[12/09 15:12:37      0s] 
[12/09 15:12:37      0s] Cadence Innovus(TM) Implementation System.
[12/09 15:12:37      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[12/09 15:12:37      0s] 
[12/09 15:12:37      0s] Version:	v21.10-p004_1, built Tue May 18 11:58:29 PDT 2021
[12/09 15:12:37      0s] Options:	-init encounter.tcl 
[12/09 15:12:37      0s] Date:		Fri Dec  9 15:12:37 2022
[12/09 15:12:37      0s] Host:		ece-498hk-01.ece.illinois.edu (x86_64 w/Linux 4.18.0-372.26.1.el8_6.x86_64) (1core*4cpus*Intel(R) Xeon(R) Silver 4216 CPU @ 2.10GHz 22528KB)
[12/09 15:12:37      0s] OS:		AlmaLinux release 8.6 (Sky Tiger)
[12/09 15:12:37      0s] 
[12/09 15:12:37      0s] License:
[12/09 15:12:38      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[12/09 15:12:38      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[12/09 15:13:19     14s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.10-p004_1 (64bit) 05/18/2021 11:58 (Linux 3.10.0-693.el7.x86_64)
[12/09 15:13:27     17s] @(#)CDS: NanoRoute 21.10-p004_1 NR210506-1544/21_10-UB (database version 18.20.544) {superthreading v2.14}
[12/09 15:13:27     17s] @(#)CDS: AAE 21.10-p006 (64bit) 05/18/2021 (Linux 3.10.0-693.el7.x86_64)
[12/09 15:13:27     17s] @(#)CDS: CTE 21.10-p004_1 () May 13 2021 20:04:41 ( )
[12/09 15:13:27     17s] @(#)CDS: SYNTECH 21.10-b006_1 () Apr 18 2021 22:44:07 ( )
[12/09 15:13:27     17s] @(#)CDS: CPE v21.10-p004
[12/09 15:13:27     17s] @(#)CDS: IQuantus/TQuantus 20.1.2-s510 (64bit) Sun Apr 18 10:29:16 PDT 2021 (Linux 2.6.32-431.11.2.el6.x86_64)
[12/09 15:13:27     17s] @(#)CDS: OA 22.60-p052 Thu Feb 25 10:35:13 2021
[12/09 15:13:27     17s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[12/09 15:13:27     17s] @(#)CDS: RCDB 11.15.0
[12/09 15:13:27     17s] @(#)CDS: STYLUS 21.10-d038_1 (02/12/2021 04:34 PST)
[12/09 15:13:27     17s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_1318001_ece-498hk-01.ece.illinois.edu_hfaroo9_ndBuTK.

[12/09 15:13:28     17s] Change the soft stacksize limit to 0.2%RAM (31 mbytes). Set global soft_stack_size_limit to change the value.
[12/09 15:13:36     19s] 
[12/09 15:13:36     19s] **INFO:  MMMC transition support version v31-84 
[12/09 15:13:36     19s] 
[12/09 15:13:36     19s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[12/09 15:13:36     19s] <CMD> suppressMessage ENCEXT-2799
[12/09 15:13:37     20s] <CMD> getVersion
[12/09 15:13:37     20s] <CMD> getVersion
[12/09 15:13:37     20s] <CMD> getVersion
[12/09 15:13:42     20s] [INFO] Loading PVS 21.10 fill procedures
[12/09 15:13:43     20s] Sourcing file "encounter.tcl" ...
[12/09 15:13:43     20s] <CMD> set init_lef_file {/ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc65_rvt_sc_adv10_macro.lef}
[12/09 15:13:43     20s] <CMD> set init_verilog .././vlogout/toplevel_498.gate.v
[12/09 15:13:43     20s] <CMD> set init_top_cell toplevel_498
[12/09 15:13:43     20s] <CMD> set init_design_netlisttype Verilog
[12/09 15:13:43     20s] <CMD> set init_design_settop 1
[12/09 15:13:43     20s] Set Using Default Delay Limit as 1000.
[12/09 15:13:43     20s] <CMD> set delaycal_use_default_delay_limit 1000
[12/09 15:13:43     20s] Set Default Net Delay as 1000 ps.
[12/09 15:13:43     20s] <CMD> set delaycal_default_net_delay 1000.0ps
[12/09 15:13:43     20s] Set Default Net Load as 0.5 pF. 
[12/09 15:13:43     20s] <CMD> set delaycal_default_net_load 0.5pf
[12/09 15:13:43     20s] Set Default Input Pin Transition as 120 ps.
[12/09 15:13:43     20s] <CMD> set delaycal_input_transition_delay 120.0ps
[12/09 15:13:43     20s] <CMD> set extract_shrink_factor 1.0
[12/09 15:13:43     20s] <CMD> setLibraryUnit -time 1ns
[12/09 15:13:43     20s] <CMD> setLibraryUnit -cap 1pf
[12/09 15:13:43     20s] <CMD> set init_pwr_net vdd
[12/09 15:13:43     20s] <CMD> set init_gnd_net vss
[12/09 15:13:43     20s] <CMD> set init_assign_buffer 0
[12/09 15:13:43     20s] <CMD> set init_mmmc_file timingSetup.viewDefinition
[12/09 15:13:43     20s] <CMD> init_design
[12/09 15:13:43     20s] #% Begin Load MMMC data ... (date=12/09 15:13:43, mem=809.4M)
[12/09 15:13:43     20s] #% End Load MMMC data ... (date=12/09 15:13:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=810.4M, current mem=810.4M)
[12/09 15:13:44     20s] 
[12/09 15:13:44     20s] Loading LEF file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef ...
[12/09 15:13:44     20s] WARNING (LEFPARS-2009): USEMINSPACING PIN statement is obsolete in version 5.6 or later.
[12/09 15:13:44     20s]  The USEMINSPACING PIN statement will be ignored. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 57.
[12/09 15:13:44     20s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[12/09 15:13:44     20s] The LEF parser will ignore this statement.
[12/09 15:13:44     20s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1382.
[12/09 15:13:44     20s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[12/09 15:13:44     20s] The LEF parser will ignore this statement.
[12/09 15:13:44     20s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1385.
[12/09 15:13:44     20s] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[12/09 15:13:44     20s] The LEF parser will ignore this statement.
[12/09 15:13:44     20s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1386.
[12/09 15:13:44     20s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[12/09 15:13:44     20s] The LEF parser will ignore this statement.
[12/09 15:13:44     20s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1390.
[12/09 15:13:44     20s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[12/09 15:13:44     20s] The LEF parser will ignore this statement.
[12/09 15:13:44     20s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1393.
[12/09 15:13:44     20s] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[12/09 15:13:44     20s] The LEF parser will ignore this statement.
[12/09 15:13:44     20s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1394.
[12/09 15:13:44     20s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[12/09 15:13:44     20s] The LEF parser will ignore this statement.
[12/09 15:13:44     20s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1398.
[12/09 15:13:44     20s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[12/09 15:13:44     20s] The LEF parser will ignore this statement.
[12/09 15:13:44     20s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1401.
[12/09 15:13:44     20s] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[12/09 15:13:44     20s] The LEF parser will ignore this statement.
[12/09 15:13:44     20s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1402.
[12/09 15:13:44     20s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[12/09 15:13:44     20s] The LEF parser will ignore this statement.
[12/09 15:13:44     20s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1406.
[12/09 15:13:44     20s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[12/09 15:13:44     20s] The LEF parser will ignore this statement.
[12/09 15:13:44     20s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1409.
[12/09 15:13:44     20s] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[12/09 15:13:44     20s] The LEF parser will ignore this statement.
[12/09 15:13:44     20s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1410.
[12/09 15:13:44     20s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[12/09 15:13:44     20s] The LEF parser will ignore this statement.
[12/09 15:13:44     20s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1414.
[12/09 15:13:44     20s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[12/09 15:13:44     20s] The LEF parser will ignore this statement.
[12/09 15:13:44     20s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1417.
[12/09 15:13:44     20s] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[12/09 15:13:44     20s] The LEF parser will ignore this statement.
[12/09 15:13:44     20s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1418.
[12/09 15:13:44     20s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[12/09 15:13:44     20s] The LEF parser will ignore this statement.
[12/09 15:13:44     20s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1422.
[12/09 15:13:44     20s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[12/09 15:13:44     20s] The LEF parser will ignore this statement.
[12/09 15:13:44     20s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1425.
[12/09 15:13:44     20s] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[12/09 15:13:44     20s] The LEF parser will ignore this statement.
[12/09 15:13:44     20s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1426.
[12/09 15:13:44     20s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[12/09 15:13:44     20s] The LEF parser will ignore this statement.
[12/09 15:13:44     20s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc_cln65_a10_6X2Z_tech.lef at line 1430.
[12/09 15:13:44     20s] 
[12/09 15:13:44     20s] Loading LEF file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc65_rvt_sc_adv10_macro.lef ...
[12/09 15:13:44     20s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[12/09 15:13:44     20s] The LEF parser will ignore this statement.
[12/09 15:13:44     20s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/lef/tsmc65_rvt_sc_adv10_macro.lef at line 2.
[12/09 15:13:44     20s] Set DBUPerIGU to M2 pitch 400.
[12/09 15:13:44     20s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA2A10TR' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/09 15:13:44     20s] Type 'man IMPLF-200' for more detail.
[12/09 15:13:44     20s] 
[12/09 15:13:44     20s] viaInitial starts at Fri Dec  9 15:13:44 2022
viaInitial ends at Fri Dec  9 15:13:44 2022

##  Check design process and node:  
##  Both design process and tech node are not set.

[12/09 15:13:44     20s] Loading view definition file from timingSetup.viewDefinition
[12/09 15:13:44     20s] Reading slowLib timing library '/ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib' ...
[12/09 15:13:46     22s] Both ff/latch and statetable are present in cell 'RF1R2WSX1MA10TR'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/09 15:13:46     22s] Both ff/latch and statetable are present in cell 'RF1R2WSX1P4MA10TR'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/09 15:13:46     22s] Both ff/latch and statetable are present in cell 'RF1R2WSX2MA10TR'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/09 15:13:47     22s] Both ff/latch and statetable are present in cell 'RF2R2WSX1MA10TR'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/09 15:13:47     22s] Both ff/latch and statetable are present in cell 'RF2R2WSX1P4MA10TR'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/09 15:13:47     22s] Both ff/latch and statetable are present in cell 'RF2R2WSX2MA10TR'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/09 15:13:47     22s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAPTIE8A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/09 15:13:47     22s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAPTIE6A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/09 15:13:47     22s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAPTIE64A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/09 15:13:47     22s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAPTIE32A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/09 15:13:47     22s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAPTIE16A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/09 15:13:47     22s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAPTIE128A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/09 15:13:47     22s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAP8A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/09 15:13:47     22s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAP64A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/09 15:13:47     22s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAP4A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/09 15:13:47     22s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAP3A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/09 15:13:47     22s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAP32A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/09 15:13:47     22s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAP16A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/09 15:13:47     22s] **WARN: (TECHLIB-302):	No function defined for cell 'FILLCAP128A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/09 15:13:47     22s] **WARN: (TECHLIB-302):	No function defined for cell 'FILL18CAPTIE64A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/09 15:13:47     22s] **WARN: (TECHLIB-302):	No function defined for cell 'FILL18CAPTIE32A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/09 15:13:47     22s] **WARN: (TECHLIB-302):	No function defined for cell 'FILL18CAPTIE16A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/09 15:13:47     22s] **WARN: (TECHLIB-302):	No function defined for cell 'FILL18CAPTIE12A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/09 15:13:47     22s] **WARN: (TECHLIB-302):	No function defined for cell 'FILL18CAPTIE128A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/09 15:13:47     22s] **WARN: (TECHLIB-302):	No function defined for cell 'FILL18CAP64A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/09 15:13:47     22s] **WARN: (TECHLIB-302):	No function defined for cell 'FILL18CAP32A10TR'. The cell will only be used for analysis. (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ss_0p9v_125c.lib)
[12/09 15:13:47     22s] Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[12/09 15:13:47     22s] Read 890 cells in library 'scadv10_cln65gp_rvt_ss_0p9v_125c' 
[12/09 15:13:47     22s] Reading fastLib timing library '/ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ff_1p1v_m40c.lib' ...
[12/09 15:13:49     23s] Both ff/latch and statetable are present in cell 'RF1R2WSX1MA10TR'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ff_1p1v_m40c.lib)
[12/09 15:13:49     23s] Both ff/latch and statetable are present in cell 'RF1R2WSX1P4MA10TR'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ff_1p1v_m40c.lib)
[12/09 15:13:49     23s] Both ff/latch and statetable are present in cell 'RF1R2WSX2MA10TR'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ff_1p1v_m40c.lib)
[12/09 15:13:49     23s] Both ff/latch and statetable are present in cell 'RF2R2WSX1MA10TR'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ff_1p1v_m40c.lib)
[12/09 15:13:49     23s] Both ff/latch and statetable are present in cell 'RF2R2WSX1P4MA10TR'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ff_1p1v_m40c.lib)
[12/09 15:13:49     23s] Both ff/latch and statetable are present in cell 'RF2R2WSX2MA10TR'. Only ff/latch will be used to model sequential cell behavior and statetable will be ignored (File /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/synopsys/scadv10_cln65gp_rvt_ff_1p1v_m40c.lib)
[12/09 15:13:49     23s] Read 890 cells in library 'scadv10_cln65gp_rvt_ff_1p1v_m40c' 
[12/09 15:13:49     23s] Ending "PreSetAnalysisView" (total cpu=0:00:03.1, real=0:00:05.0, peak res=937.9M, current mem=839.7M)
[12/09 15:13:49     23s] *** End library_loading (cpu=0.05min, real=0.08min, mem=65.3M, fe_cpu=0.40min, fe_real=1.20min, fe_mem=871.2M) ***
[12/09 15:13:49     23s] #% Begin Load netlist data ... (date=12/09 15:13:49, mem=839.7M)
[12/09 15:13:49     23s] *** Begin netlist parsing (mem=871.2M) ***
[12/09 15:13:49     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X4MA10TR' is defined in LEF but not in the timing library.
[12/09 15:13:49     23s] Type 'man IMPVL-159' for more detail.
[12/09 15:13:49     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X4MA10TR' is defined in LEF but not in the timing library.
[12/09 15:13:49     23s] Type 'man IMPVL-159' for more detail.
[12/09 15:13:49     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X3MA10TR' is defined in LEF but not in the timing library.
[12/09 15:13:49     23s] Type 'man IMPVL-159' for more detail.
[12/09 15:13:49     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X3MA10TR' is defined in LEF but not in the timing library.
[12/09 15:13:49     23s] Type 'man IMPVL-159' for more detail.
[12/09 15:13:49     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X2MA10TR' is defined in LEF but not in the timing library.
[12/09 15:13:49     23s] Type 'man IMPVL-159' for more detail.
[12/09 15:13:49     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X2MA10TR' is defined in LEF but not in the timing library.
[12/09 15:13:49     23s] Type 'man IMPVL-159' for more detail.
[12/09 15:13:49     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1P4MA10TR' is defined in LEF but not in the timing library.
[12/09 15:13:49     23s] Type 'man IMPVL-159' for more detail.
[12/09 15:13:49     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1P4MA10TR' is defined in LEF but not in the timing library.
[12/09 15:13:49     23s] Type 'man IMPVL-159' for more detail.
[12/09 15:13:49     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1MA10TR' is defined in LEF but not in the timing library.
[12/09 15:13:49     23s] Type 'man IMPVL-159' for more detail.
[12/09 15:13:49     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1MA10TR' is defined in LEF but not in the timing library.
[12/09 15:13:49     23s] Type 'man IMPVL-159' for more detail.
[12/09 15:13:49     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X0P7MA10TR' is defined in LEF but not in the timing library.
[12/09 15:13:49     23s] Type 'man IMPVL-159' for more detail.
[12/09 15:13:49     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X0P7MA10TR' is defined in LEF but not in the timing library.
[12/09 15:13:49     23s] Type 'man IMPVL-159' for more detail.
[12/09 15:13:49     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X0P5MA10TR' is defined in LEF but not in the timing library.
[12/09 15:13:49     23s] Type 'man IMPVL-159' for more detail.
[12/09 15:13:49     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X0P5MA10TR' is defined in LEF but not in the timing library.
[12/09 15:13:49     23s] Type 'man IMPVL-159' for more detail.
[12/09 15:13:49     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4MA10TR' is defined in LEF but not in the timing library.
[12/09 15:13:49     23s] Type 'man IMPVL-159' for more detail.
[12/09 15:13:49     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4MA10TR' is defined in LEF but not in the timing library.
[12/09 15:13:49     23s] Type 'man IMPVL-159' for more detail.
[12/09 15:13:49     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X3MA10TR' is defined in LEF but not in the timing library.
[12/09 15:13:49     23s] Type 'man IMPVL-159' for more detail.
[12/09 15:13:49     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X3MA10TR' is defined in LEF but not in the timing library.
[12/09 15:13:49     23s] Type 'man IMPVL-159' for more detail.
[12/09 15:13:49     23s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2MA10TR' is defined in LEF but not in the timing library.
[12/09 15:13:49     23s] Type 'man IMPVL-159' for more detail.
[12/09 15:13:49     23s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2MA10TR' is defined in LEF but not in the timing library.
[12/09 15:13:49     23s] Type 'man IMPVL-159' for more detail.
[12/09 15:13:49     23s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[12/09 15:13:49     23s] To increase the message display limit, refer to the product command reference manual.
[12/09 15:13:49     23s] Created 890 new cells from 2 timing libraries.
[12/09 15:13:49     23s] Reading netlist ...
[12/09 15:13:49     23s] Backslashed names will retain backslash and a trailing blank character.
[12/09 15:13:50     24s] Reading verilog netlist '.././vlogout/toplevel_498.gate.v'
[12/09 15:13:51     25s] 
[12/09 15:13:51     25s] *** Memory Usage v#1 (Current mem = 942.184M, initial mem = 316.102M) ***
[12/09 15:13:51     25s] *** End netlist parsing (cpu=0:00:01.2, real=0:00:02.0, mem=942.2M) ***
[12/09 15:13:51     25s] #% End Load netlist data ... (date=12/09 15:13:51, total cpu=0:00:01.2, real=0:00:02.0, peak res=945.6M, current mem=944.6M)
[12/09 15:13:51     25s] Set top cell to toplevel_498.
[12/09 15:13:52     25s] Hooked 1780 DB cells to tlib cells.
[12/09 15:13:52     25s] Ending "BindLib:" (total cpu=0:00:00.3, real=0:00:01.0, peak res=959.2M, current mem=959.2M)
[12/09 15:13:53     25s] Starting recursive module instantiation check.
[12/09 15:13:53     25s] No recursion found.
[12/09 15:13:53     25s] Building hierarchical netlist for Cell toplevel_498 ...
[12/09 15:13:53     26s] *** Netlist is unique.
[12/09 15:13:53     26s] Setting Std. cell height to 4000 DBU (smallest netlist inst).
[12/09 15:13:53     26s] ** info: there are 1823 modules.
[12/09 15:13:53     26s] ** info: there are 156095 stdCell insts.
[12/09 15:13:53     26s] 
[12/09 15:13:53     26s] *** Memory Usage v#1 (Current mem = 1066.098M, initial mem = 316.102M) ***
[12/09 15:13:54     26s] Set Default Net Delay as 1000 ps.
[12/09 15:13:54     26s] Set Default Net Load as 0.5 pF. 
[12/09 15:13:54     26s] Set Default Input Pin Transition as 0.1 ps.
[12/09 15:13:55     26s] Extraction setup Started 
[12/09 15:13:55     26s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[12/09 15:13:55     26s] **WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[12/09 15:13:55     26s] Type 'man IMPEXT-2773' for more detail.
[12/09 15:13:55     26s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 1.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/09 15:13:55     26s] Type 'man IMPEXT-2776' for more detail.
[12/09 15:13:55     26s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 1.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/09 15:13:55     26s] Type 'man IMPEXT-2776' for more detail.
[12/09 15:13:55     26s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 1.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/09 15:13:55     26s] Type 'man IMPEXT-2776' for more detail.
[12/09 15:13:55     26s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 1.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/09 15:13:55     26s] Type 'man IMPEXT-2776' for more detail.
[12/09 15:13:55     26s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 1.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/09 15:13:55     26s] Type 'man IMPEXT-2776' for more detail.
[12/09 15:13:55     26s] **WARN: (IMPEXT-2776):	The via resistance between layers M6 and M7 is not defined in the capacitance table file. The via resistance of 1.5 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/09 15:13:55     26s] Type 'man IMPEXT-2776' for more detail.
[12/09 15:13:55     26s] **WARN: (IMPEXT-2776):	The via resistance between layers M7 and M8 is not defined in the capacitance table file. The via resistance of 0.22 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/09 15:13:55     26s] Type 'man IMPEXT-2776' for more detail.
[12/09 15:13:55     26s] **WARN: (IMPEXT-2776):	The via resistance between layers M8 and M9 is not defined in the capacitance table file. The via resistance of 0.22 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[12/09 15:13:55     26s] Type 'man IMPEXT-2776' for more detail.
[12/09 15:13:55     26s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.16 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/09 15:13:55     26s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.14 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/09 15:13:55     26s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.14 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/09 15:13:55     26s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.14 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/09 15:13:55     26s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.14 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/09 15:13:55     26s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.14 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/09 15:13:55     26s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.14 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/09 15:13:55     26s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.022 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/09 15:13:55     26s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.022 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[12/09 15:13:55     26s] Summary of Active RC-Corners : 
[12/09 15:13:55     26s]  
[12/09 15:13:55     26s]  Analysis View: slowView
[12/09 15:13:55     26s]     RC-Corner Name        : default_rc_corner
[12/09 15:13:55     26s]     RC-Corner Index       : 0
[12/09 15:13:55     26s]     RC-Corner Temperature : 25 Celsius
[12/09 15:13:55     26s]     RC-Corner Cap Table   : ''
[12/09 15:13:55     26s]     RC-Corner PreRoute Res Factor         : 1
[12/09 15:13:55     26s]     RC-Corner PreRoute Cap Factor         : 1
[12/09 15:13:55     26s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/09 15:13:55     26s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/09 15:13:55     26s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/09 15:13:55     26s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[12/09 15:13:55     26s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[12/09 15:13:55     26s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/09 15:13:55     26s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/09 15:13:55     26s]  
[12/09 15:13:55     26s]  Analysis View: fastView
[12/09 15:13:55     26s]     RC-Corner Name        : default_rc_corner
[12/09 15:13:55     26s]     RC-Corner Index       : 0
[12/09 15:13:55     26s]     RC-Corner Temperature : 25 Celsius
[12/09 15:13:55     26s]     RC-Corner Cap Table   : ''
[12/09 15:13:55     26s]     RC-Corner PreRoute Res Factor         : 1
[12/09 15:13:55     26s]     RC-Corner PreRoute Cap Factor         : 1
[12/09 15:13:55     26s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/09 15:13:55     26s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/09 15:13:55     26s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/09 15:13:55     26s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[12/09 15:13:55     26s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[12/09 15:13:55     26s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/09 15:13:55     26s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/09 15:13:55     26s] LayerId::1 widthSet size::1
[12/09 15:13:55     26s] LayerId::2 widthSet size::1
[12/09 15:13:55     26s] LayerId::3 widthSet size::1
[12/09 15:13:55     26s] LayerId::4 widthSet size::1
[12/09 15:13:55     26s] LayerId::5 widthSet size::1
[12/09 15:13:55     26s] LayerId::6 widthSet size::1
[12/09 15:13:55     26s] LayerId::7 widthSet size::1
[12/09 15:13:55     26s] LayerId::8 widthSet size::1
[12/09 15:13:55     26s] LayerId::9 widthSet size::1
[12/09 15:13:55     26s] Updating RC grid for preRoute extraction ...
[12/09 15:13:55     26s] eee: pegSigSF::1.070000
[12/09 15:13:55     26s] Initializing multi-corner resistance tables ...
[12/09 15:13:55     26s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/09 15:13:55     26s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/09 15:13:55     26s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/09 15:13:55     26s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/09 15:13:55     26s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/09 15:13:55     26s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/09 15:13:55     26s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/09 15:13:55     26s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/09 15:13:55     26s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/09 15:13:55     26s] **Info: Trial Route has Max Route Layer 15/9.
[12/09 15:13:55     26s] {RT default_rc_corner 0 9 9 {8 0} 1}
[12/09 15:13:55     26s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[12/09 15:13:55     26s] *Info: initialize multi-corner CTS.
[12/09 15:13:55     26s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1287.3M, current mem=1038.7M)
[12/09 15:13:55     27s] Reading timing constraints file '.././sdcout/toplevel_498.gate.sdc' ...
[12/09 15:13:55     27s] Current (total cpu=0:00:27.1, real=0:01:18, peak res=1319.5M, current mem=1319.5M)
[12/09 15:13:55     27s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File .././sdcout/toplevel_498.gate.sdc, Line 8).
[12/09 15:13:55     27s] 
[12/09 15:13:55     27s] **ERROR: (TCLCMD-290):	Could not find technology library 'scadv10_cln65gp_rvt_ss_0p9v_125c' (File .././sdcout/toplevel_498.gate.sdc, Line 9).

**WARN: (TCLCMD-1531):	'create_generated_clock' has been applied on hierarchical pin 'mmu_storage_controller_qspi_controller/s_pclk' (File .././sdcout/toplevel_498.gate.sdc, Line 70).
[12/09 15:13:56     27s] 
[12/09 15:13:56     27s] **WARN: (TCLCMD-1531):	'create_generated_clock' has been applied on hierarchical pin 'mmu_storage_controller_qspi_controller/qspi_ck_o' (File .././sdcout/toplevel_498.gate.sdc, Line 70).
[12/09 15:13:56     27s] 
[12/09 15:13:56     27s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File .././sdcout/toplevel_498.gate.sdc, Line 80).
[12/09 15:13:56     27s] 
[12/09 15:13:56     27s] INFO (CTE): Reading of timing constraints file .././sdcout/toplevel_498.gate.sdc completed, with 4 Warnings and 1 Errors.
[12/09 15:13:56     27s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:01.0, peak res=1362.4M, current mem=1362.4M)
[12/09 15:13:56     27s] Current (total cpu=0:00:27.3, real=0:01:19, peak res=1362.4M, current mem=1362.4M)
[12/09 15:13:56     27s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/09 15:13:56     27s] 
[12/09 15:13:56     27s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[12/09 15:13:56     27s] Summary for sequential cells identification: 
[12/09 15:13:56     27s]   Identified SBFF number: 148
[12/09 15:13:56     27s]   Identified MBFF number: 0
[12/09 15:13:56     27s]   Identified SB Latch number: 0
[12/09 15:13:56     27s]   Identified MB Latch number: 0
[12/09 15:13:56     27s]   Not identified SBFF number: 0
[12/09 15:13:56     27s]   Not identified MBFF number: 0
[12/09 15:13:56     27s]   Not identified SB Latch number: 0
[12/09 15:13:56     27s]   Not identified MB Latch number: 0
[12/09 15:13:56     27s]   Number of sequential cells which are not FFs: 106
[12/09 15:13:56     27s] Total number of combinational cells: 627
[12/09 15:13:56     27s] Total number of sequential cells: 254
[12/09 15:13:56     27s] Total number of tristate cells: 9
[12/09 15:13:56     27s] Total number of level shifter cells: 0
[12/09 15:13:56     27s] Total number of power gating cells: 0
[12/09 15:13:56     27s] Total number of isolation cells: 0
[12/09 15:13:56     27s] Total number of power switch cells: 0
[12/09 15:13:56     27s] Total number of pulse generator cells: 0
[12/09 15:13:56     27s] Total number of always on buffers: 0
[12/09 15:13:56     27s] Total number of retention cells: 0
[12/09 15:13:56     27s] List of usable buffers: FRICGX0P5BA10TR FRICGX0P6BA10TR FRICGX0P8BA10TR FRICGX0P7BA10TR FRICGX11BA10TR FRICGX13BA10TR FRICGX16BA10TR FRICGX1BA10TR FRICGX1P2BA10TR FRICGX1P4BA10TR FRICGX2BA10TR FRICGX1P7BA10TR FRICGX3BA10TR FRICGX2P5BA10TR FRICGX4BA10TR FRICGX3P5BA10TR FRICGX5BA10TR FRICGX6BA10TR FRICGX7P5BA10TR FRICGX9BA10TR BUFHX0P8MA10TR BUFHX0P7MA10TR BUFHX11MA10TR BUFHX13MA10TR BUFHX16MA10TR BUFHX1MA10TR BUFHX1P2MA10TR BUFHX1P7MA10TR BUFHX1P4MA10TR BUFHX2MA10TR BUFHX3MA10TR BUFHX2P5MA10TR BUFHX4MA10TR BUFHX3P5MA10TR BUFHX5MA10TR BUFHX6MA10TR BUFHX7P5MA10TR BUFHX9MA10TR BUFX0P7BA10TR BUFX0P7MA10TR BUFX0P8MA10TR BUFX0P8BA10TR BUFX11MA10TR BUFX11BA10TR BUFX13MA10TR BUFX13BA10TR BUFX16BA10TR BUFX16MA10TR BUFX1MA10TR BUFX1BA10TR BUFX1P2BA10TR BUFX1P2MA10TR BUFX1P4BA10TR BUFX1P4MA10TR BUFX1P7BA10TR BUFX1P7MA10TR BUFX2MA10TR BUFX2BA10TR BUFX2P5BA10TR BUFX2P5MA10TR BUFX3MA10TR BUFX3BA10TR BUFX3P5BA10TR BUFX3P5MA10TR BUFX4MA10TR BUFX4BA10TR BUFX5MA10TR BUFX5BA10TR BUFX6MA10TR BUFX6BA10TR BUFX7P5MA10TR BUFX7P5BA10TR BUFX9BA10TR BUFX9MA10TR
[12/09 15:13:56     27s] Total number of usable buffers: 74
[12/09 15:13:56     27s] List of unusable buffers:
[12/09 15:13:56     27s] Total number of unusable buffers: 0
[12/09 15:13:56     27s] List of usable inverters: INVX0P5BA10TR INVX0P5MA10TR INVX0P6BA10TR INVX0P6MA10TR INVX0P7BA10TR INVX0P7MA10TR INVX0P8MA10TR INVX0P8BA10TR INVX11MA10TR INVX11BA10TR INVX13MA10TR INVX13BA10TR INVX16BA10TR INVX16MA10TR INVX1MA10TR INVX1BA10TR INVX1P2BA10TR INVX1P2MA10TR INVX1P4BA10TR INVX1P4MA10TR INVX1P7BA10TR INVX1P7MA10TR INVX2MA10TR INVX2BA10TR INVX2P5BA10TR INVX2P5MA10TR INVX3MA10TR INVX3BA10TR INVX3P5BA10TR INVX3P5MA10TR INVX4MA10TR INVX4BA10TR INVX5MA10TR INVX5BA10TR INVX6MA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9MA10TR INVX9BA10TR
[12/09 15:13:56     27s] Total number of usable inverters: 40
[12/09 15:13:56     27s] List of unusable inverters:
[12/09 15:13:56     27s] Total number of unusable inverters: 0
[12/09 15:13:56     27s] List of identified usable delay cells: DLY2X0P5MA10TR DLY4X0P5MA10TR
[12/09 15:13:56     27s] Total number of identified usable delay cells: 2
[12/09 15:13:56     27s] List of identified unusable delay cells:
[12/09 15:13:56     27s] Total number of identified unusable delay cells: 0
[12/09 15:13:56     27s] 
[12/09 15:13:56     27s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[12/09 15:13:56     27s] 
[12/09 15:13:56     27s] TimeStamp Deleting Cell Server Begin ...
[12/09 15:13:56     27s] 
[12/09 15:13:56     27s] TimeStamp Deleting Cell Server End ...
[12/09 15:13:56     27s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1363.9M, current mem=1363.8M)
[12/09 15:13:56     27s] 
[12/09 15:13:56     27s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/09 15:13:56     27s] Summary for sequential cells identification: 
[12/09 15:13:56     27s]   Identified SBFF number: 148
[12/09 15:13:56     27s]   Identified MBFF number: 0
[12/09 15:13:56     27s]   Identified SB Latch number: 0
[12/09 15:13:56     27s]   Identified MB Latch number: 0
[12/09 15:13:56     27s]   Not identified SBFF number: 0
[12/09 15:13:56     27s]   Not identified MBFF number: 0
[12/09 15:13:56     27s]   Not identified SB Latch number: 0
[12/09 15:13:56     27s]   Not identified MB Latch number: 0
[12/09 15:13:56     27s]   Number of sequential cells which are not FFs: 106
[12/09 15:13:56     27s]  Visiting view : slowView
[12/09 15:13:56     27s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/09 15:13:56     27s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/09 15:13:56     27s]  Visiting view : fastView
[12/09 15:13:56     27s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/09 15:13:56     27s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/09 15:13:56     27s] TLC MultiMap info (StdDelay):
[12/09 15:13:56     27s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/09 15:13:56     27s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/09 15:13:56     27s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/09 15:13:56     27s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/09 15:13:56     27s]  Setting StdDelay to: 15.6ps
[12/09 15:13:56     27s] 
[12/09 15:13:56     27s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/09 15:13:56     27s] 
[12/09 15:13:56     27s] *** Summary of all messages that are not suppressed in this session:
[12/09 15:13:56     27s] Severity  ID               Count  Summary                                  
[12/09 15:13:56     27s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/09 15:13:56     27s] WARNING   IMPEXT-2766          9  The sheet resistance for layer %s is not...
[12/09 15:13:56     27s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[12/09 15:13:56     27s] WARNING   IMPEXT-2776          8  The via resistance between layers %s and...
[12/09 15:13:56     27s] WARNING   IMPVL-159         1780  Pin '%s' of cell '%s' is defined in LEF ...
[12/09 15:13:56     27s] ERROR     TCLCMD-290           1  Could not find technology library '%s'   
[12/09 15:13:56     27s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[12/09 15:13:56     27s] WARNING   TCLCMD-1531          2  '%s' has been applied on hierarchical pi...
[12/09 15:13:56     27s] WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
[12/09 15:13:56     27s] WARNING   TECHLIB-302         46  No function defined for cell '%s'. The c...
[12/09 15:13:56     27s] *** Message Summary: 1849 warning(s), 1 error(s)
[12/09 15:13:56     27s] 
[12/09 15:13:56     27s] <CMD> saveDesign toplevel_498.init.enc
[12/09 15:13:56     27s] #% Begin save design ... (date=12/09 15:13:56, mem=1368.0M)
[12/09 15:13:56     27s] % Begin Save ccopt configuration ... (date=12/09 15:13:56, mem=1368.0M)
[12/09 15:13:56     27s] % End Save ccopt configuration ... (date=12/09 15:13:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1369.6M, current mem=1369.6M)
[12/09 15:13:56     27s] % Begin Save netlist data ... (date=12/09 15:13:56, mem=1369.6M)
[12/09 15:13:56     27s] Writing Binary DB to toplevel_498.init.enc.dat/toplevel_498.v.bin in single-threaded mode...
[12/09 15:13:57     28s] % End Save netlist data ... (date=12/09 15:13:57, total cpu=0:00:00.3, real=0:00:01.0, peak res=1372.2M, current mem=1369.7M)
[12/09 15:13:57     28s] Saving symbol-table file ...
[12/09 15:13:58     28s] Saving congestion map file toplevel_498.init.enc.dat/toplevel_498.route.congmap.gz ...
[12/09 15:13:58     28s] % Begin Save AAE data ... (date=12/09 15:13:58, mem=1372.2M)
[12/09 15:13:58     28s] Saving AAE Data ...
[12/09 15:13:58     28s] % End Save AAE data ... (date=12/09 15:13:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1372.2M, current mem=1372.2M)
[12/09 15:13:59     28s] Saving preference file toplevel_498.init.enc.dat/gui.pref.tcl ...
[12/09 15:13:59     28s] Saving mode setting ...
[12/09 15:13:59     28s] Saving global file ...
[12/09 15:14:00     28s] % Begin Save floorplan data ... (date=12/09 15:14:00, mem=1374.9M)
[12/09 15:14:00     28s] Saving floorplan file ...
[12/09 15:14:01     28s] % End Save floorplan data ... (date=12/09 15:14:01, total cpu=0:00:00.2, real=0:00:01.0, peak res=1376.9M, current mem=1376.9M)
[12/09 15:14:01     28s] Saving Drc markers ...
[12/09 15:14:01     28s] ... No Drc file written since there is no markers found.
[12/09 15:14:01     28s] % Begin Save placement data ... (date=12/09 15:14:01, mem=1377.4M)
[12/09 15:14:01     28s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/09 15:14:01     28s] Save Adaptive View Pruning View Names to Binary file
[12/09 15:14:01     28s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1384.4M) ***
[12/09 15:14:01     28s] % End Save placement data ... (date=12/09 15:14:01, total cpu=0:00:00.1, real=0:00:00.0, peak res=1377.6M, current mem=1377.6M)
[12/09 15:14:01     28s] % Begin Save routing data ... (date=12/09 15:14:01, mem=1377.6M)
[12/09 15:14:01     28s] Saving route file ...
[12/09 15:14:02     29s] *** Completed saveRoute (cpu=0:00:00.2 real=0:00:01.0 mem=1381.4M) ***
[12/09 15:14:02     29s] % End Save routing data ... (date=12/09 15:14:02, total cpu=0:00:00.2, real=0:00:01.0, peak res=1378.5M, current mem=1378.5M)
[12/09 15:14:02     29s] Saving property file toplevel_498.init.enc.dat/toplevel_498.prop
[12/09 15:14:02     29s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1384.4M) ***
[12/09 15:14:03     29s] % Begin Save power constraints data ... (date=12/09 15:14:03, mem=1379.9M)
[12/09 15:14:03     29s] % End Save power constraints data ... (date=12/09 15:14:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1380.1M, current mem=1380.1M)
[12/09 15:14:04     29s] Generated self-contained design toplevel_498.init.enc.dat
[12/09 15:14:04     29s] #% End save design ... (date=12/09 15:14:04, total cpu=0:00:02.0, real=0:00:08.0, peak res=1406.5M, current mem=1383.0M)
[12/09 15:14:04     29s] *** Message Summary: 0 warning(s), 0 error(s)
[12/09 15:14:04     29s] 
[12/09 15:14:04     29s] <CMD> floorPlan -s 800 800 0 0 0 0
[12/09 15:14:04     29s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[12/09 15:14:05     29s] <CMD> setObjFPlanPolygon cell toplevel_498 0 0 800 800
[12/09 15:14:05     29s] **ERROR: (IMPFP-10102):	Design boundary shape cannot be adjusted due to the design has rectilinear shape.  Do "setFPlanMode -enableRectilinearDesign true" and re-run the command again.
[12/09 15:14:05     29s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 2000 4 -pin external_qspi_ck_o
[12/09 15:14:05     29s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/09 15:14:06     30s] #create default rule from bind_ndr_rule rule=0x7f0753b6c5e0 0x7f0750fa4a88
[12/09 15:14:06     30s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/09 15:14:06     30s] Successfully spread [1] pins.
[12/09 15:14:06     30s] editPin : finished (cpu = 0:00:00.7 real = 0:00:01.0, mem = 1423.4M).
[12/09 15:14:06     30s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 2000 4.4 -pin external_qspi_cs_o
[12/09 15:14:06     30s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/09 15:14:06     30s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/09 15:14:06     30s] Successfully spread [1] pins.
[12/09 15:14:06     30s] editPin : finished (cpu = 0:00:00.1 real = 0:00:00.0, mem = 1424.4M).
[12/09 15:14:06     30s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 2000 7 -pin {gpio_pins[0]}
[12/09 15:14:06     30s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/09 15:14:06     30s] ### import design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/09 15:14:06     30s] Successfully spread [1] pins.
[12/09 15:14:06     30s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1424.4M).
[12/09 15:14:06     30s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 2000 7.2 -pin {gpio_pins[1]}
[12/09 15:14:06     30s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/09 15:14:06     30s] ### import design signature (4): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/09 15:14:06     30s] Successfully spread [1] pins.
[12/09 15:14:06     30s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1424.4M).
[12/09 15:14:06     30s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 2000 7.4 -pin {gpio_pins[2]}
[12/09 15:14:06     30s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/09 15:14:06     30s] ### import design signature (5): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/09 15:14:06     30s] Successfully spread [1] pins.
[12/09 15:14:06     30s] editPin : finished (cpu = 0:00:00.1 real = 0:00:00.0, mem = 1424.4M).
[12/09 15:14:06     30s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 2000 7.6 -pin {gpio_pins[3]}
[12/09 15:14:06     30s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/09 15:14:06     30s] ### import design signature (6): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/09 15:14:06     30s] Successfully spread [1] pins.
[12/09 15:14:06     30s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1424.4M).
[12/09 15:14:06     30s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 2000 7.8 -pin {gpio_pins[4]}
[12/09 15:14:06     30s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/09 15:14:06     30s] ### import design signature (7): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/09 15:14:06     30s] Successfully spread [1] pins.
[12/09 15:14:06     30s] editPin : finished (cpu = 0:00:00.1 real = 0:00:00.0, mem = 1424.4M).
[12/09 15:14:06     30s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 2000 8 -pin {gpio_pins[5]}
[12/09 15:14:06     30s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/09 15:14:06     30s] ### import design signature (8): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/09 15:14:06     30s] Successfully spread [1] pins.
[12/09 15:14:06     30s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1424.4M).
[12/09 15:14:06     30s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 2000 8.2 -pin {gpio_pins[6]}
[12/09 15:14:06     30s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/09 15:14:07     30s] ### import design signature (9): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/09 15:14:07     31s] Successfully spread [1] pins.
[12/09 15:14:07     31s] editPin : finished (cpu = 0:00:00.0 real = 0:00:01.0, mem = 1424.4M).
[12/09 15:14:07     31s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 2000 8.4 -pin {gpio_pins[7]}
[12/09 15:14:07     31s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/09 15:14:07     31s] ### import design signature (10): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/09 15:14:07     31s] Successfully spread [1] pins.
[12/09 15:14:07     31s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1424.4M).
[12/09 15:14:07     31s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 2000 8.6 -pin {gpio_pins[8]}
[12/09 15:14:07     31s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/09 15:14:07     31s] ### import design signature (11): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/09 15:14:07     31s] Successfully spread [1] pins.
[12/09 15:14:07     31s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1424.4M).
[12/09 15:14:07     31s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 2000 8.8 -pin {gpio_pins[9]}
[12/09 15:14:07     31s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/09 15:14:07     31s] ### import design signature (12): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/09 15:14:07     31s] Successfully spread [1] pins.
[12/09 15:14:07     31s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1424.4M).
[12/09 15:14:07     31s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 2000 10 -pin {external_qspi_pins[0]}
[12/09 15:14:07     31s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/09 15:14:07     31s] ### import design signature (13): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/09 15:14:07     31s] Successfully spread [1] pins.
[12/09 15:14:07     31s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1424.4M).
[12/09 15:14:07     31s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 2000 10.2 -pin {external_qspi_pins[1]}
[12/09 15:14:07     31s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/09 15:14:07     31s] ### import design signature (14): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/09 15:14:07     31s] Successfully spread [1] pins.
[12/09 15:14:07     31s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1424.4M).
[12/09 15:14:07     31s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 2000 10.4 -pin {external_qspi_pins[2]}
[12/09 15:14:07     31s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/09 15:14:07     31s] ### import design signature (15): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/09 15:14:07     31s] Successfully spread [1] pins.
[12/09 15:14:07     31s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1424.4M).
[12/09 15:14:07     31s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 2000 10.8 -pin {external_qspi_pins[3]}
[12/09 15:14:07     31s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/09 15:14:07     31s] ### import design signature (16): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/09 15:14:07     31s] Successfully spread [1] pins.
[12/09 15:14:07     31s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1424.4M).
[12/09 15:14:07     31s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 0 1 -pin clk
[12/09 15:14:07     31s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/09 15:14:07     31s] ### import design signature (17): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/09 15:14:07     31s] Successfully spread [1] pins.
[12/09 15:14:07     31s] editPin : finished (cpu = 0:00:00.1 real = 0:00:00.0, mem = 1424.4M).
[12/09 15:14:07     31s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 0 1.4 -pin rst
[12/09 15:14:07     31s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/09 15:14:07     31s] ### import design signature (18): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/09 15:14:07     31s] Successfully spread [1] pins.
[12/09 15:14:07     31s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1424.4M).
[12/09 15:14:07     31s] <CMD> editPin -snap TRACK -side INSIDE -layer 3 -assign 0 1.8 -pin set_programming_mode
[12/09 15:14:07     31s] To speed up, if you have to run multiple editPin commands then wrap all editPin commands within  'setPinAssignMode -pinEditInBatch true' (then editPin commands) and 'setPinAssignMode -pinEditInBatch false'
[12/09 15:14:07     31s] ### import design signature (19): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/09 15:14:07     31s] Successfully spread [1] pins.
[12/09 15:14:07     31s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1424.4M).
[12/09 15:14:07     31s] <CMD> setMultiCpuUsage -localCpu 4
[12/09 15:14:07     31s] <CMD> timeDesign -preplace
[12/09 15:14:07     31s] *** timeDesign #1 [begin] : totSession cpu/real = 0:00:31.5/0:01:17.4 (0.4), mem = 1424.4M
[12/09 15:14:08     31s] Setting timing_disable_library_data_to_data_checks to 'true'.
[12/09 15:14:08     31s] Setting timing_disable_user_data_to_data_checks to 'true'.
[12/09 15:14:08     31s] Multithreaded Timing Analysis is initialized with 4 threads
[12/09 15:14:08     31s] 
[12/09 15:14:08     31s] Set Using Default Delay Limit as 101.
[12/09 15:14:08     31s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/09 15:14:08     31s] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[12/09 15:14:08     31s] Set Default Net Delay as 0 ps.
[12/09 15:14:08     31s] Set Default Net Load as 0 pF. 
[12/09 15:14:08     31s] 
[12/09 15:14:08     31s] TimeStamp Deleting Cell Server Begin ...
[12/09 15:14:08     31s] 
[12/09 15:14:08     31s] TimeStamp Deleting Cell Server End ...
[12/09 15:14:08     31s] Effort level <high> specified for reg2reg path_group
[12/09 15:14:16     39s] Effort level <high> specified for reg2cgate path_group
[12/09 15:14:16     39s] All LLGs are deleted
[12/09 15:14:16     39s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1681.3M, EPOCH TIME: 1670620456.527540
[12/09 15:14:16     39s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.005, MEM:1681.3M, EPOCH TIME: 1670620456.532588
[12/09 15:14:16     39s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1681.3M, EPOCH TIME: 1670620456.599102
[12/09 15:14:16     39s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1681.3M, EPOCH TIME: 1670620456.600988
[12/09 15:14:16     39s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1681.3M, EPOCH TIME: 1670620456.651219
[12/09 15:14:16     39s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.021, REAL:0.026, MEM:1713.3M, EPOCH TIME: 1670620456.677196
[12/09 15:14:16     39s] Use non-trimmed site array because memory saving is not enough.
[12/09 15:14:16     39s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1719.5M, EPOCH TIME: 1670620456.718839
[12/09 15:14:16     39s] Process 0 wires and vias for routing blockage analysis
[12/09 15:14:16     39s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.003, REAL:0.019, MEM:1719.5M, EPOCH TIME: 1670620456.737614
[12/09 15:14:16     39s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.126, REAL:0.178, MEM:1719.5M, EPOCH TIME: 1670620456.779040
[12/09 15:14:16     39s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.163, REAL:0.238, MEM:1719.5M, EPOCH TIME: 1670620456.836761
[12/09 15:14:16     39s] All LLGs are deleted
[12/09 15:14:16     39s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1719.5M, EPOCH TIME: 1670620456.930795
[12/09 15:14:16     39s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:1719.5M, EPOCH TIME: 1670620456.931565
[12/09 15:14:16     39s] Starting delay calculation for Setup views
[12/09 15:14:17     39s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/09 15:14:18     40s] AAE DB initialization (MEM=1719.54 CPU=0:00:00.1 REAL=0:00:00.0) 
[12/09 15:14:18     40s] #################################################################################
[12/09 15:14:18     40s] # Design Stage: PreRoute
[12/09 15:14:18     40s] # Design Name: toplevel_498
[12/09 15:14:18     40s] # Design Mode: 90nm
[12/09 15:14:18     40s] # Analysis Mode: MMMC Non-OCV 
[12/09 15:14:18     40s] # Parasitics Mode: No SPEF/RCDB 
[12/09 15:14:18     40s] # Signoff Settings: SI Off 
[12/09 15:14:18     40s] #################################################################################
[12/09 15:14:19     42s] Topological Sorting (REAL = 0:00:00.0, MEM = 1739.2M, InitMEM = 1724.6M)
[12/09 15:14:22     44s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'slowView'
[12/09 15:14:22     44s] Calculate delays in BcWc mode...
[12/09 15:14:22     45s] Start delay calculation (fullDC) (4 T). (MEM=1758.64)
[12/09 15:14:23     45s] Start AAE Lib Loading. (MEM=1772.16)
[12/09 15:14:23     45s] End AAE Lib Loading. (MEM=1800.78 CPU=0:00:00.0 Real=0:00:00.0)
[12/09 15:14:23     45s] End AAE Lib Interpolated Model. (MEM=1800.78 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/09 15:14:38     67s] Total number of fetched objects 157137
[12/09 15:14:38     68s] End Timing Check Calculation. (CPU Time=0:00:00.7, Real Time=0:00:00.0)
[12/09 15:14:38     68s] End delay calculation. (MEM=2191.51 CPU=0:00:19.8 REAL=0:00:12.0)
[12/09 15:14:38     68s] End delay calculation (fullDC). (MEM=2191.51 CPU=0:00:23.6 REAL=0:00:16.0)
[12/09 15:14:38     68s] *** CDM Built up (cpu=0:00:28.0  real=0:00:20.0  mem= 2191.5M) ***
[12/09 15:14:43     72s] *** Done Building Timing Graph (cpu=0:00:33.1 real=0:00:27.0 totSessionCpu=0:01:13 mem=2190.5M)
[12/09 15:14:46     75s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| 29.320  | 33.073  | 32.853  | 29.320  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  32087  |  32081  |    2    |    4    |
+--------------------+---------+---------+---------+---------+

Density: 93.509%
------------------------------------------------------------------
Set Using Default Delay Limit as 1000.
[12/09 15:14:48     76s] Resetting back High Fanout Nets as non-ideal
[12/09 15:14:48     76s] Set Default Net Delay as 1000 ps.
[12/09 15:14:48     76s] Set Default Net Load as 0.5 pF. 
[12/09 15:14:48     76s] Reported timing to dir ./timingReports
[12/09 15:14:48     76s] Total CPU time: 45.06 sec
[12/09 15:14:48     76s] Total Real time: 41.0 sec
[12/09 15:14:48     76s] Total Memory Usage: 1874.988281 Mbytes
[12/09 15:14:48     76s] *** timeDesign #1 [finish] : cpu/real = 0:00:45.1/0:00:40.7 (1.1), totSession cpu/real = 0:01:16.5/0:01:58.1 (0.6), mem = 1875.0M
[12/09 15:14:48     76s] 
[12/09 15:14:48     76s] =============================================================================================
[12/09 15:14:48     76s]  Final TAT Report for timeDesign #1                                             21.10-p004_1
[12/09 15:14:48     76s] =============================================================================================
[12/09 15:14:48     76s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/09 15:14:48     76s] ---------------------------------------------------------------------------------------------
[12/09 15:14:48     76s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/09 15:14:48     76s] [ OptSummaryReport       ]      1   0:00:00.6  (   1.6 % )     0:00:30.6 /  0:00:36.3    1.2
[12/09 15:14:48     76s] [ TimingUpdate           ]      1   0:00:04.5  (  11.0 % )     0:00:26.5 /  0:00:33.2    1.3
[12/09 15:14:48     76s] [ FullDelayCalc          ]      1   0:00:22.0  (  54.1 % )     0:00:22.0 /  0:00:29.1    1.3
[12/09 15:14:48     76s] [ TimingReport           ]      1   0:00:00.8  (   1.9 % )     0:00:00.8 /  0:00:00.9    1.3
[12/09 15:14:48     76s] [ GenerateReports        ]      1   0:00:02.7  (   6.6 % )     0:00:02.7 /  0:00:01.7    0.6
[12/09 15:14:48     76s] [ MISC                   ]          0:00:10.2  (  24.9 % )     0:00:10.2 /  0:00:08.8    0.9
[12/09 15:14:48     76s] ---------------------------------------------------------------------------------------------
[12/09 15:14:48     76s]  timeDesign #1 TOTAL                0:00:40.7  ( 100.0 % )     0:00:40.7 /  0:00:45.1    1.1
[12/09 15:14:48     76s] ---------------------------------------------------------------------------------------------
[12/09 15:14:48     76s] 
[12/09 15:14:48     76s] <CMD> setPlaceMode -congEffort high
[12/09 15:14:48     76s] <CMD> setPlaceMode -clkGateAware false
[12/09 15:14:48     76s] <CMD> setPlaceMode -placeIoPins false
[12/09 15:14:48     76s] <CMD> setPlaceMode -timingDriven true
[12/09 15:14:48     76s] <CMD> setPlaceMode -fp true
[12/09 15:14:48     76s] <CMD> setOptMode -preserveAssertions false
[12/09 15:14:48     76s] <CMD> setOptMode -leakagePowerEffort none
[12/09 15:14:48     76s] **ERROR: (IMPOPT-7109):	The "-leakagePowerEffort" & "-dynamicPowerEffort" switches are obsolete, pls use "setOptMode -powerEffort <none | low | high> -leakageToDynamicRatio <0.0 -> 1.0>"
<CMD> setOptMode -allEndPoints true
[12/09 15:14:48     76s] <CMD> setOptMode -fixFanoutLoad true
[12/09 15:14:48     76s] <CMD> setOptMode -holdFixingEffort high
[12/09 15:14:48     76s] **WARN: (IMPTCM-125):	Option "-holdFixingEffort" for command setOptMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[12/09 15:14:48     76s] <CMD> setOptMode -effort high
[12/09 15:14:48     76s] <CMD> setOptMode -fixHoldAllowSetupTnsDegrade false
[12/09 15:14:48     76s] <CMD> setRouteMode -earlyGlobalMaxRouteLayer 6
[12/09 15:14:48     76s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/09 15:14:48     76s] <CMD> setPinAssignMode -maxLayer 6
[12/09 15:14:48     76s] **WARN: (IMPPTN-867):	Found use of setPinAssignMode -maxLayer. This will continue to work in this release; however, it is recommended to use setDesignMode -topRoutingLayer instead.
[12/09 15:14:48     76s] <CMD> setNanoRouteMode -routeTopRoutingLayer 6
[12/09 15:14:48     76s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[12/09 15:14:48     76s] <CMD> setDesignMode -topRoutingLayer M6
[12/09 15:14:48     76s] **WARN: (IMPSYT-21024):	Command "setMaxRouteLayer" has become obsolete. It will be removed in the next release and is replaced by "setDesignMode -topRoutingLayer". The obsolete command still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your scripts.
[12/09 15:14:48     76s] <CMD> setViaGenMode -invoke_verifyGeometry true -create_double_row_cut_via 1 -add_pin_to_pin_via true -respect_signal_routes 1
[12/09 15:14:48     76s] Setting -add_pin_to_pin_via to 1. ViaGen will drop vias between pins of different cover macro cell.
[12/09 15:14:48     76s] **WARN: (IMPPP-5022):	Option "-create_double_row_cut_via" is obsolete and can be replaced by "-optimize_cross_via". To avoid this warning and ensure compatibility with future releases, please update your script to use "-optimize_cross_via".
[12/09 15:14:48     76s] Setting -create_double_row_cut_via to 1. ViaGen will try to fit vias with an additional cut than original by allowing via-metal enclosure to overlap existing metal wires outside the intersection area for one-row or one-column vias.
[12/09 15:14:48     76s] Setting -invoke_verifyGeometry to 1. ViaGen will call verify_drc at the end to detect minStep violations and then fixVia to fix them. This may impact its performance negatively.
[12/09 15:14:48     76s] Setting -respect_signal_routes to 1. ViaGen will read pre-existing signal routes and will avoid DRC violations with them. This may impact its performance negatively.
[12/09 15:14:48     76s] <CMD> setAddRingOption -avoid_short 1
[12/09 15:14:48     76s] **WARN: (IMPPP-4018):	Command "setAddRingOption" is obsolete and has been replaced by "setAddRingMode". The obsolete command still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "setAddRingMode".
[12/09 15:14:48     76s] addRing command will avoid shorts while creating rings.
[12/09 15:14:48     76s] <CMD> addRing -spacing {top 0.2 bottom 0.2 left 0.2 right 0.2} -width {top 0.6 bottom 0.6 left 0.6 right 0.6} -layer {top M1 bottom M1 left M2 right M2} -center 1 -nets {vss vdd}
[12/09 15:14:48     76s] #% Begin addRing (date=12/09 15:14:48, mem=1641.4M)
[12/09 15:14:48     76s] 
[12/09 15:14:48     76s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1875.0M)
[12/09 15:14:48     76s] **WARN: (IMPPP-193):	The currently specified top spacing 0.200000  might create min enclosed area violation. The required min enclosed area for layer M1 is 0.200000. If violation happens, increase the spacing to around 0.497214. The recommended spacing is the square root of min enclosure area.
[12/09 15:14:48     76s] **WARN: (IMPPP-193):	The currently specified bottom spacing 0.200000  might create min enclosed area violation. The required min enclosed area for layer M1 is 0.200000. If violation happens, increase the spacing to around 0.497214. The recommended spacing is the square root of min enclosure area.
[12/09 15:14:48     76s] **WARN: (IMPPP-193):	The currently specified left spacing 0.200000  might create min enclosed area violation. The required min enclosed area for layer M2 is 0.200000. If violation happens, increase the spacing to around 0.497214. The recommended spacing is the square root of min enclosure area.
[12/09 15:14:48     76s] **WARN: (IMPPP-193):	The currently specified right spacing 0.200000  might create min enclosed area violation. The required min enclosed area for layer M2 is 0.200000. If violation happens, increase the spacing to around 0.497214. The recommended spacing is the square root of min enclosure area.
[12/09 15:14:48     76s] **WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
[12/09 15:14:48     76s] **WARN: (IMPPP-4051):	Failed to add rings, because the IO cells might contain gaps. Run the 'addIoFiller' command to fill gaps between the cells and try again.
[12/09 15:14:48     76s] Type 'man IMPPP-4051' for more detail.
[12/09 15:14:48     76s] #% End addRing (date=12/09 15:14:48, total cpu=0:00:00.1, real=0:00:00.0, peak res=1642.2M, current mem=1642.2M)
[12/09 15:14:48     76s] <CMD> addStripe -block_ring_top_layer_limit M5 -max_same_layer_jog_length 0.56 -padcore_ring_bottom_layer_limit M1 -number_of_sets 6 -padcore_ring_top_layer_limit M4 -spacing 1.84 -merge_stripes_value 0.28 -layer M5 -block_ring_bottom_layer_limit M1 -width 1 -nets { vss vdd }
[12/09 15:14:49     76s] #% Begin addStripe (date=12/09 15:14:48, mem=1642.2M)
[12/09 15:14:49     76s] 
[12/09 15:14:49     76s] Initialize fgc environment(mem: 1875.0M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1875.0M)
[12/09 15:14:49     76s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1875.0M)
[12/09 15:14:49     76s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1875.0M)
[12/09 15:14:49     76s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1875.0M)
[12/09 15:14:49     76s] Starting stripe generation ...
[12/09 15:14:49     76s] Non-Default Mode Option Settings :
[12/09 15:14:49     76s]   NONE
[12/09 15:14:49     76s] The core ring for vss is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[12/09 15:14:49     76s] The core ring for vdd is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[12/09 15:14:49     76s] **WARN: (IMPPP-4063):	Multi-CPU is set to 1 in addStripe automatically according to the free memory on the current machine.  When the number of CPU in setMultiCpuUsage is more than 1, addStripe gets worse runtime caused by data exchange and other time consuming operations
[12/09 15:14:49     76s] Stripe generation is complete.
[12/09 15:14:49     76s] vias are now being generated.
[12/09 15:14:49     76s] addStripe created 12 wires.
[12/09 15:14:49     76s] ViaGen created 0 via, deleted 0 via to avoid violation.
[12/09 15:14:49     76s] +--------+----------------+----------------+
[12/09 15:14:49     76s] |  Layer |     Created    |     Deleted    |
[12/09 15:14:49     76s] +--------+----------------+----------------+
[12/09 15:14:49     76s] |   M5   |       12       |       NA       |
[12/09 15:14:49     76s] +--------+----------------+----------------+
[12/09 15:14:49     76s] #% End addStripe (date=12/09 15:14:49, total cpu=0:00:00.1, real=0:00:00.0, peak res=1644.2M, current mem=1644.2M)
[12/09 15:14:49     76s] <CMD> sroute
[12/09 15:14:49     76s] #% Begin sroute (date=12/09 15:14:49, mem=1644.2M)
[12/09 15:14:49     76s] *** Begin SPECIAL ROUTE on Fri Dec  9 15:14:49 2022 ***
[12/09 15:14:49     76s] SPECIAL ROUTE ran on directory: /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/pnr
[12/09 15:14:49     76s] SPECIAL ROUTE ran on machine: ece-498hk-01.ece.illinois.edu (Linux 4.18.0-372.26.1.el8_6.x86_64 Xeon 2.10Ghz)
[12/09 15:14:49     76s] 
[12/09 15:14:49     76s] Begin option processing ...
[12/09 15:14:49     76s] srouteConnectPowerBump set to false
[12/09 15:14:49     76s] routeSpecial set to true
[12/09 15:14:49     76s] srouteConnectConverterPin set to false
[12/09 15:14:49     76s] srouteFollowCorePinEnd set to 3
[12/09 15:14:49     76s] srouteJogControl set to "preferWithChanges differentLayer"
[12/09 15:14:49     76s] sroutePadPinAllPorts set to true
[12/09 15:14:49     76s] sroutePreserveExistingRoutes set to true
[12/09 15:14:49     76s] srouteRoutePowerBarPortOnBothDir set to true
[12/09 15:14:49     76s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3215.00 megs.
[12/09 15:14:49     76s] 
[12/09 15:14:49     76s] Reading DB technology information...
[12/09 15:14:49     76s] Finished reading DB technology information.
[12/09 15:14:49     76s] Reading floorplan and netlist information...
[12/09 15:14:49     77s] Finished reading floorplan and netlist information.
[12/09 15:14:49     77s] Read in 18 layers, 9 routing layers, 1 overlap layer
[12/09 15:14:49     77s] Read in 916 macros, 291 used
[12/09 15:14:49     77s] Read in 290 components
[12/09 15:14:49     77s]   290 core components: 290 unplaced, 0 placed, 0 fixed
[12/09 15:14:49     77s] Read in 43 physical pins
[12/09 15:14:49     77s]   43 physical pins: 0 unplaced, 19 placed, 24 fixed
[12/09 15:14:49     77s] Read in 21 nets
[12/09 15:14:49     77s] Read in 2 special nets, 2 routed
[12/09 15:14:49     77s] Read in 43 terminals
[12/09 15:14:49     77s] Begin power routing ...
[12/09 15:14:49     77s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the vdd net.
[12/09 15:14:49     77s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[12/09 15:14:49     77s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the vdd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[12/09 15:14:49     77s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the vdd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[12/09 15:14:49     77s] Type 'man IMPSR-1256' for more detail.
[12/09 15:14:49     77s] Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[12/09 15:14:49     77s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the vss net.
[12/09 15:14:49     77s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[12/09 15:14:49     77s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the vss net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[12/09 15:14:49     77s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the vss net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[12/09 15:14:49     77s] Type 'man IMPSR-1256' for more detail.
[12/09 15:14:49     77s] Cannot find any AREAIO class pad pin of net vss. Check net list, or change port class in the technology file, or change option to include pin in given range.
[12/09 15:14:49     77s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[12/09 15:14:49     77s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[12/09 15:14:49     77s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[12/09 15:14:49     77s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[12/09 15:14:49     77s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vss.
[12/09 15:14:49     77s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[12/09 15:14:49     77s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vss.
[12/09 15:14:49     77s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[12/09 15:14:49     77s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vdd.
[12/09 15:14:49     77s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[12/09 15:14:50     77s] CPU time for vdd FollowPin 0 seconds
[12/09 15:14:50     77s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net vss.
[12/09 15:14:50     77s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[12/09 15:14:50     77s] CPU time for vss FollowPin 0 seconds
[12/09 15:14:50     77s]   Number of IO ports routed: 0
[12/09 15:14:50     77s]   Number of Block ports routed: 0
[12/09 15:14:50     77s]   Number of Stripe ports routed: 0
[12/09 15:14:50     77s]   Number of Core ports routed: 0
[12/09 15:14:50     77s]   Number of Pad ports routed: 0
[12/09 15:14:50     77s]   Number of Power Bump ports routed: 0
[12/09 15:14:50     77s]   Number of Followpin connections: 401
[12/09 15:14:50     77s] End power routing: cpu: 0:00:00, real: 0:00:01, peak: 3218.00 megs.
[12/09 15:14:50     77s] 
[12/09 15:14:50     77s] 
[12/09 15:14:50     77s] 
[12/09 15:14:50     77s]  Begin updating DB with routing results ...
[12/09 15:14:50     77s]  Updating DB with 43 io pins ...
[12/09 15:14:50     77s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[12/09 15:14:50     77s] Pin and blockage extraction finished
[12/09 15:14:50     77s] 
[12/09 15:14:50     77s] 
[12/09 15:14:50     77s] Calling verify_drc with messages suppressed...
[12/09 15:14:50     77s] verify_drc starts at Fri Dec  9 15:14:50 2022
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {483.840 0.000 564.480 80.640} 7 of 100  Thread : 0
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {564.480 0.000 645.120 80.640} 8 of 100  Thread : 0
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {645.120 0.000 725.760 80.640} 9 of 100  Thread : 0
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {725.760 0.000 800.000 80.640} 10 of 100  Thread : 0
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {483.840 80.640 564.480 161.280} 17 of 100  Thread : 0
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {564.480 80.640 645.120 161.280} 18 of 100  Thread : 0
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {645.120 80.640 725.760 161.280} 19 of 100  Thread : 0
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {725.760 80.640 800.000 161.280} 20 of 100  Thread : 0
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {0.000 161.280 80.640 241.920} 21 of 100  Thread : 0
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {161.280 0.000 241.920 80.640} 3 of 100  Thread : 2
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {161.280 161.280 241.920 241.920} 23 of 100  Thread : 0
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {322.560 161.280 403.200 241.920} 25 of 100  Thread : 2
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {403.200 161.280 483.840 241.920} 26 of 100  Thread : 2
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {483.840 161.280 564.480 241.920} 27 of 100  Thread : 2
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {241.920 161.280 322.560 241.920} 24 of 100  Thread : 0
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {564.480 161.280 645.120 241.920} 28 of 100  Thread : 2
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {725.760 161.280 800.000 241.920} 30 of 100  Thread : 0
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {645.120 161.280 725.760 241.920} 29 of 100  Thread : 0
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {80.640 241.920 161.280 322.560} 32 of 100  Thread : 2
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {241.920 241.920 322.560 322.560} 34 of 100  Thread : 0
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {0.000 241.920 80.640 322.560} 31 of 100  Thread : 2
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {322.560 241.920 403.200 322.560} 35 of 100  Thread : 2
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {161.280 241.920 241.920 322.560} 33 of 100  Thread : 0
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {403.200 241.920 483.840 322.560} 36 of 100  Thread : 2
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {564.480 241.920 645.120 322.560} 38 of 100  Thread : 0
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {483.840 241.920 564.480 322.560} 37 of 100  Thread : 0
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {725.760 241.920 800.000 322.560} 40 of 100  Thread : 2
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {645.120 241.920 725.760 322.560} 39 of 100  Thread : 2
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {80.640 322.560 161.280 403.200} 42 of 100  Thread : 0
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {241.920 322.560 322.560 403.200} 44 of 100  Thread : 2
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {161.280 322.560 241.920 403.200} 43 of 100  Thread : 2
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {322.560 322.560 403.200 403.200} 45 of 100  Thread : 2
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {403.200 322.560 483.840 403.200} 46 of 100  Thread : 2
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {483.840 322.560 564.480 403.200} 47 of 100  Thread : 2
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {322.560 0.000 403.200 80.640} 5 of 100  Thread : 3
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {241.920 0.000 322.560 80.640} 4 of 100  Thread : 3
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {403.200 0.000 483.840 80.640} 6 of 100  Thread : 3
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {241.920 80.640 322.560 161.280} 14 of 100  Thread : 3
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {322.560 80.640 403.200 161.280} 15 of 100  Thread : 3
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {403.200 80.640 483.840 161.280} 16 of 100  Thread : 3
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {725.760 322.560 800.000 403.200} 50 of 100  Thread : 3
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {161.280 403.200 241.920 483.840} 53 of 100  Thread : 3
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {0.000 322.560 80.640 403.200} 41 of 100  Thread : 0
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {241.920 403.200 322.560 483.840} 54 of 100  Thread : 3
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {322.560 403.200 403.200 483.840} 55 of 100  Thread : 3
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {0.000 403.200 80.640 483.840} 51 of 100  Thread : 0
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {403.200 403.200 483.840 483.840} 56 of 100  Thread : 3
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {80.640 403.200 161.280 483.840} 52 of 100  Thread : 0
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {725.760 403.200 800.000 483.840} 60 of 100  Thread : 3
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {0.000 0.000 80.640 80.640} 1 of 100  Thread : 1
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {80.640 483.840 161.280 564.480} 62 of 100  Thread : 0
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {80.640 0.000 161.280 80.640} 2 of 100  Thread : 1
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {0.000 483.840 80.640 564.480} 61 of 100  Thread : 0
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {0.000 80.640 80.640 161.280} 11 of 100  Thread : 1
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {403.200 483.840 483.840 564.480} 66 of 100  Thread : 0
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {483.840 483.840 564.480 564.480} 67 of 100  Thread : 0
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {80.640 80.640 161.280 161.280} 12 of 100  Thread : 1
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {564.480 483.840 645.120 564.480} 68 of 100  Thread : 0
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {725.760 483.840 800.000 564.480} 70 of 100  Thread : 1
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {645.120 483.840 725.760 564.480} 69 of 100  Thread : 1
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {80.640 564.480 161.280 645.120} 72 of 100  Thread : 0
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {403.200 564.480 483.840 645.120} 76 of 100  Thread : 1
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {483.840 564.480 564.480 645.120} 77 of 100  Thread : 1
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {0.000 564.480 80.640 645.120} 71 of 100  Thread : 0
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {564.480 564.480 645.120 645.120} 78 of 100  Thread : 1
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {725.760 564.480 800.000 645.120} 80 of 100  Thread : 0
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {645.120 564.480 725.760 645.120} 79 of 100  Thread : 0
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {80.640 645.120 161.280 725.760} 82 of 100  Thread : 1
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {0.000 645.120 80.640 725.760} 81 of 100  Thread : 1
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {403.200 645.120 483.840 725.760} 86 of 100  Thread : 1
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {483.840 645.120 564.480 725.760} 87 of 100  Thread : 1
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {241.920 483.840 322.560 564.480} 64 of 100  Thread : 3
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {161.280 483.840 241.920 564.480} 63 of 100  Thread : 3
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {322.560 483.840 403.200 564.480} 65 of 100  Thread : 3
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {725.760 645.120 800.000 725.760} 90 of 100  Thread : 3
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {0.000 725.760 80.640 800.000} 91 of 100  Thread : 3
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {80.640 725.760 161.280 800.000} 92 of 100  Thread : 3
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {403.200 725.760 483.840 800.000} 96 of 100  Thread : 3
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {725.760 725.760 800.000 800.000} 100 of 100  Thread : 3
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {645.120 645.120 725.760 725.760} 89 of 100  Thread : 1
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {483.840 725.760 564.480 800.000} 97 of 100  Thread : 1
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {564.480 725.760 645.120 800.000} 98 of 100  Thread : 1
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {645.120 725.760 725.760 800.000} 99 of 100  Thread : 1
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {564.480 322.560 645.120 403.200} 48 of 100  Thread : 2
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {645.120 322.560 725.760 403.200} 49 of 100  Thread : 2
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {483.840 403.200 564.480 483.840} 57 of 100  Thread : 2
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {564.480 403.200 645.120 483.840} 58 of 100  Thread : 2
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {645.120 403.200 725.760 483.840} 59 of 100  Thread : 2
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {241.920 645.120 322.560 725.760} 84 of 100  Thread : 0
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {161.280 564.480 241.920 645.120} 73 of 100  Thread : 0
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {241.920 564.480 322.560 645.120} 74 of 100  Thread : 0
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {322.560 564.480 403.200 645.120} 75 of 100  Thread : 0
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {161.280 645.120 241.920 725.760} 83 of 100  Thread : 0
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {322.560 645.120 403.200 725.760} 85 of 100  Thread : 0
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {161.280 725.760 241.920 800.000} 93 of 100  Thread : 0
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {322.560 725.760 403.200 800.000} 95 of 100  Thread : 1
[12/09 15:14:50     77s]  VERIFY DRC ...... Sub-Area: {241.920 725.760 322.560 800.000} 94 of 100  Thread : 1
[12/09 15:14:50     77s]  VERIFY DRC ...... Thread : 1 finished.
[12/09 15:14:50     77s]  VERIFY DRC ...... Thread : 2 finished.
[12/09 15:14:50     77s]  VERIFY DRC ...... Thread : 3 finished.
[12/09 15:14:50     77s]  VERIFY DRC ...... Thread : 0 finished.

[12/09 15:14:50     77s]   Verification Complete : 0 Viols.
[12/09 15:14:50     77s] 
[12/09 15:14:50     77s]  *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: -7.0M) ***
[12/09 15:14:50     77s] 
[12/09 15:14:50     77s] Un-suppress "**DIAG ..." messages.
[12/09 15:14:50     77s] Un-suppress "**WARN ..." messages.
[12/09 15:14:50     77s] verify_drc ends at Fri Dec  9 15:14:50 2022
sroute created 401 wires.
[12/09 15:14:51     77s] ViaGen created 9624 vias, deleted 0 via to avoid violation.
[12/09 15:14:51     77s] +--------+----------------+----------------+
[12/09 15:14:51     77s] |  Layer |     Created    |     Deleted    |
[12/09 15:14:51     77s] +--------+----------------+----------------+
[12/09 15:14:51     77s] |   M1   |       401      |       NA       |
[12/09 15:14:51     77s] |  VIA1  |      2406      |        0       |
[12/09 15:14:51     77s] |  VIA2  |      2406      |        0       |
[12/09 15:14:51     77s] |  VIA3  |      2406      |        0       |
[12/09 15:14:51     77s] |  VIA4  |      2406      |        0       |
[12/09 15:14:51     77s] +--------+----------------+----------------+
[12/09 15:14:51     77s] #% End sroute (date=12/09 15:14:51, total cpu=0:00:01.0, real=0:00:02.0, peak res=1653.3M, current mem=1653.3M)
[12/09 15:14:51     77s] <CMD> addEndCap -prefix PwrCap -preCap FILLCAP16A10TR -postCap FILLCAP16A10TR -flipY
[12/09 15:14:51     77s] **WARN: (IMPSP-5224):	Option '-preCap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -rightEdge cell_name'. 
[12/09 15:14:51     77s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
[12/09 15:14:51     77s] update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
[12/09 15:14:51     77s] **WARN: (IMPSP-5224):	Option '-postcap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -leftEdge cell_name'. 
[12/09 15:14:51     77s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
[12/09 15:14:51     77s] update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
[12/09 15:14:51     77s] **WARN: (IMPSP-5224):	Option '-flipY' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -flipY true'. 
[12/09 15:14:51     77s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
[12/09 15:14:51     77s] update your script to use 'setEndCapMode -flipY true' and 'addEndCap'.
[12/09 15:14:51     77s] **WARN: (IMPSP-5534):	'setEndCapMode -leftEdge' and 'setEndCapMode -rightEdge' are using the same endcap cells
[12/09 15:14:51     77s] **WARN: (IMPSP-5534):	'setEndCapMode -leftBottomCorner' and 'setEndCapMode -rightBottomCorner' are using the same endcap cells
[12/09 15:14:51     77s] **WARN: (IMPSP-5534):	'setEndCapMode -leftTopCorner' and 'setEndCapMode -rightTopCorner' are using the same endcap cells
[12/09 15:14:51     77s] OPERPROF: Starting DPlace-Init at level 1, MEM:1865.3M, EPOCH TIME: 1670620491.175232
[12/09 15:14:51     77s] z: 2, totalTracks: 1
[12/09 15:14:51     77s] z: 4, totalTracks: 1
[12/09 15:14:51     77s] z: 6, totalTracks: 1
[12/09 15:14:51     77s] z: 8, totalTracks: 1
[12/09 15:14:51     77s] #spOpts: VtWidth mergeVia=F 
[12/09 15:14:51     77s] All LLGs are deleted
[12/09 15:14:51     77s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1882.3M, EPOCH TIME: 1670620491.285509
[12/09 15:14:51     77s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:1882.3M, EPOCH TIME: 1670620491.286354
[12/09 15:14:51     78s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1889.3M, EPOCH TIME: 1670620491.391010
[12/09 15:14:51     78s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1889.3M, EPOCH TIME: 1670620491.391312
[12/09 15:14:51     78s] Core basic site is TSMC65ADV10TSITE
[12/09 15:14:51     78s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1889.3M, EPOCH TIME: 1670620491.401402
[12/09 15:14:51     78s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.012, REAL:0.039, MEM:1897.3M, EPOCH TIME: 1670620491.440559
[12/09 15:14:51     78s] SiteArray: non-trimmed site array dimensions = 400 x 4000
[12/09 15:14:51     78s] SiteArray: use 6,553,600 bytes
[12/09 15:14:51     78s] SiteArray: current memory after site array memory allocation 1897.3M
[12/09 15:14:51     78s] SiteArray: FP blocked sites are writable
[12/09 15:14:51     78s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.076, REAL:0.124, MEM:1897.3M, EPOCH TIME: 1670620491.515720
[12/09 15:14:51     78s] 
[12/09 15:14:51     78s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/09 15:14:51     78s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.112, REAL:0.186, MEM:1897.3M, EPOCH TIME: 1670620491.577338
[12/09 15:14:51     78s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=1897.3MB).
[12/09 15:14:51     78s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.282, REAL:0.445, MEM:1897.3M, EPOCH TIME: 1670620491.620007
[12/09 15:14:51     78s] OPERPROF: Starting ECCreateSitePattern at level 1, MEM:1897.3M, EPOCH TIME: 1670620491.669926
[12/09 15:14:51     78s] OPERPROF: Finished ECCreateSitePattern at level 1, CPU:0.007, REAL:0.007, MEM:1897.3M, EPOCH TIME: 1670620491.677244
[12/09 15:14:51     78s] Minimum row-size in sites for endcap insertion = 33.
[12/09 15:14:51     78s] Minimum number of sites for row blockage       = 1.
[12/09 15:14:51     78s] Inserted 400 pre-endcap <FILLCAP16A10TR> cells (prefix PwrCap).
[12/09 15:14:51     78s] Inserted 400 post-endcap <FILLCAP16A10TR> cells (prefix PwrCap).
[12/09 15:14:51     78s] OPERPROF: Starting DB-Batch-Applying-GNC-RULES at level 1, MEM:1897.3M, EPOCH TIME: 1670620491.735752
[12/09 15:14:51     78s] For 800 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
[12/09 15:14:51     78s] OPERPROF: Finished DB-Batch-Applying-GNC-RULES at level 1, CPU:0.004, REAL:0.004, MEM:1897.3M, EPOCH TIME: 1670620491.739625
[12/09 15:14:51     78s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1897.3M, EPOCH TIME: 1670620491.739722
[12/09 15:14:51     78s] All LLGs are deleted
[12/09 15:14:51     78s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1897.3M, EPOCH TIME: 1670620491.759568
[12/09 15:14:51     78s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:1897.3M, EPOCH TIME: 1670620491.760501
[12/09 15:14:51     78s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.026, REAL:0.026, MEM:1886.3M, EPOCH TIME: 1670620491.765782
[12/09 15:14:51     78s] <CMD> addWellTap -cell FILLTIE2A10TR -cellInterval 30 -prefix TAP
[12/09 15:14:51     78s] OPERPROF: Starting DPlace-Init at level 1, MEM:1886.3M, EPOCH TIME: 1670620491.815708
[12/09 15:14:51     78s] z: 2, totalTracks: 1
[12/09 15:14:51     78s] z: 4, totalTracks: 1
[12/09 15:14:51     78s] z: 6, totalTracks: 1
[12/09 15:14:51     78s] z: 8, totalTracks: 1
[12/09 15:14:51     78s] #spOpts: VtWidth mergeVia=F 
[12/09 15:14:51     78s] All LLGs are deleted
[12/09 15:14:51     78s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1889.3M, EPOCH TIME: 1670620491.905699
[12/09 15:14:51     78s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:1889.3M, EPOCH TIME: 1670620491.906856
[12/09 15:14:51     78s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1896.3M, EPOCH TIME: 1670620491.966365
[12/09 15:14:51     78s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1896.3M, EPOCH TIME: 1670620491.966662
[12/09 15:14:51     78s] Core basic site is TSMC65ADV10TSITE
[12/09 15:14:51     78s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1896.3M, EPOCH TIME: 1670620491.976467
[12/09 15:14:51     78s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.016, REAL:0.019, MEM:1896.3M, EPOCH TIME: 1670620491.995065
[12/09 15:14:51     78s] Fast DP-INIT is on for default
[12/09 15:14:52     78s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.077, REAL:0.110, MEM:1896.3M, EPOCH TIME: 1670620492.076254
[12/09 15:14:52     78s] 
[12/09 15:14:52     78s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/09 15:14:52     78s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.115, REAL:0.163, MEM:1896.3M, EPOCH TIME: 1670620492.129456
[12/09 15:14:52     78s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=1896.3MB).
[12/09 15:14:52     78s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.284, REAL:0.337, MEM:1896.3M, EPOCH TIME: 1670620492.152571
[12/09 15:14:52     78s] For 11200 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
[12/09 15:14:52     78s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1899.9M, EPOCH TIME: 1670620492.322766
[12/09 15:14:52     78s] All LLGs are deleted
[12/09 15:14:52     78s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1899.9M, EPOCH TIME: 1670620492.342638
[12/09 15:14:52     78s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.003, REAL:0.003, MEM:1899.9M, EPOCH TIME: 1670620492.345221
[12/09 15:14:52     78s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.027, REAL:0.027, MEM:1899.9M, EPOCH TIME: 1670620492.349611
[12/09 15:14:52     78s] Inserted 11200 well-taps <FILLTIE2A10TR> cells (prefix TAP).
[12/09 15:14:52     78s] <CMD> setNanoRouteMode -routeInsertAntennaDiode false
[12/09 15:14:52     78s] <CMD> getPlaceMode -place_hierarchical_flow -quiet
[12/09 15:14:52     78s] <CMD> report_message -start_cmd
[12/09 15:14:52     78s] <CMD> getRouteMode -maxRouteLayer -quiet
[12/09 15:14:52     78s] <CMD> getRouteMode -user -maxRouteLayer
[12/09 15:14:52     78s] <CMD> getPlaceMode -place_global_place_io_pins -quiet
[12/09 15:14:52     78s] <CMD> getPlaceMode -user -maxRouteLayer
[12/09 15:14:52     78s] <CMD> getPlaceMode -quiet -adaptiveFlowMode
[12/09 15:14:52     78s] <CMD> getPlaceMode -timingDriven -quiet
[12/09 15:14:52     78s] <CMD> getPlaceMode -adaptive -quiet
[12/09 15:14:52     78s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[12/09 15:14:52     78s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[12/09 15:14:52     78s] <CMD> getPlaceMode -ignoreScan -quiet
[12/09 15:14:52     78s] <CMD> getPlaceMode -user -ignoreScan
[12/09 15:14:52     78s] <CMD> getPlaceMode -repairPlace -quiet
[12/09 15:14:52     78s] <CMD> getPlaceMode -user -repairPlace
[12/09 15:14:52     78s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[12/09 15:14:52     78s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[12/09 15:14:52     78s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/09 15:14:52     78s] <CMD> um::push_snapshot_stack
[12/09 15:14:52     78s] <CMD> getDesignMode -quiet -flowEffort
[12/09 15:14:52     78s] <CMD> getDesignMode -highSpeedCore -quiet
[12/09 15:14:52     78s] <CMD> getPlaceMode -quiet -adaptive
[12/09 15:14:52     78s] <CMD> set spgFlowInInitialPlace 1
[12/09 15:14:52     78s] <CMD> getPlaceMode -sdpAlignment -quiet
[12/09 15:14:52     78s] <CMD> getPlaceMode -softGuide -quiet
[12/09 15:14:52     78s] <CMD> getPlaceMode -useSdpGroup -quiet
[12/09 15:14:52     78s] <CMD> getPlaceMode -sdpAlignment -quiet
[12/09 15:14:52     78s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[12/09 15:14:52     78s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/09 15:14:52     78s] <CMD> getPlaceMode -sdpPlace -quiet
[12/09 15:14:52     78s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/09 15:14:52     78s] <CMD> getPlaceMode -sdpPlace -quiet
[12/09 15:14:52     78s] <CMD> getPlaceMode -groupHighLevelClkGate -quiet
[12/09 15:14:52     78s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
[12/09 15:14:52     78s] <CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
[12/09 15:14:52     78s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 30792, percentage of missing scan cell = 0.00% (0 / 30792)
[12/09 15:14:52     79s] <CMD> getPlaceMode -place_check_library -quiet
[12/09 15:14:52     79s] <CMD> getPlaceMode -trimView -quiet
[12/09 15:14:52     79s] <CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
[12/09 15:14:52     79s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[12/09 15:14:52     79s] <CMD> getPlaceMode -congEffort -quiet
[12/09 15:14:52     79s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[12/09 15:14:52     79s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[12/09 15:14:52     79s] <CMD> getPlaceMode -ignoreScan -quiet
[12/09 15:14:52     79s] <CMD> getPlaceMode -user -ignoreScan
[12/09 15:14:52     79s] <CMD> getPlaceMode -repairPlace -quiet
[12/09 15:14:52     79s] <CMD> getPlaceMode -user -repairPlace
[12/09 15:14:52     79s] <CMD> getPlaceMode -congEffort -quiet
[12/09 15:14:52     79s] <CMD> getPlaceMode -fp -quiet
[12/09 15:14:52     79s] <CMD> getPlaceMode -timingDriven -quiet
[12/09 15:14:52     79s] <CMD> getPlaceMode -user -timingDriven
[12/09 15:14:52     79s] <CMD> getPlaceMode -fastFp -quiet
[12/09 15:14:52     79s] <CMD> getPlaceMode -clusterMode -quiet
[12/09 15:14:52     79s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[12/09 15:14:52     79s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[12/09 15:14:52     79s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[12/09 15:14:52     79s] <CMD> getPlaceMode -ultraCongEffortFlow -quiet
[12/09 15:14:52     79s] <CMD> getPlaceMode -forceTiming -quiet
[12/09 15:14:52     79s] <CMD> getPlaceMode -fp -quiet
[12/09 15:14:52     79s] <CMD> getPlaceMode -fp -quiet
[12/09 15:14:52     79s] <CMD> getExtractRCMode -quiet -engine
[12/09 15:14:52     79s] <CMD> getAnalysisMode -quiet -clkSrcPath
[12/09 15:14:52     79s] <CMD> getAnalysisMode -quiet -clockPropagation
[12/09 15:14:52     79s] <CMD> getAnalysisMode -quiet -cppr
[12/09 15:14:52     79s] <CMD> setExtractRCMode -engine preRoute
[12/09 15:14:52     79s] <CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
[12/09 15:14:52     79s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/09 15:14:52     79s] <CMD_INTERNAL> isAnalysisModeSetup
[12/09 15:14:52     79s] <CMD> getPlaceMode -quiet -place_global_exp_solve_unbalance_path
[12/09 15:14:52     79s] <CMD> getPlaceMode -quiet -NMPsuppressInfo
[12/09 15:14:52     79s] <CMD> getPlaceMode -quiet -place_global_exp_wns_focus_v2
[12/09 15:14:52     79s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/09 15:14:52     79s] <CMD> getPlaceMode -quiet -clusterMode
[12/09 15:14:52     79s] <CMD> getPlaceMode -wl_budget_mode -quiet
[12/09 15:14:52     79s] <CMD> setPlaceMode -reset -place_global_exp_balance_buffer_chain
[12/09 15:14:52     79s] <CMD> getPlaceMode -wl_budget_mode -quiet
[12/09 15:14:52     79s] <CMD> setPlaceMode -reset -place_global_exp_balance_pipeline
[12/09 15:14:52     79s] <CMD> getPlaceMode -place_global_exp_balance_buffer_chain -quiet
[12/09 15:14:52     79s] <CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
[12/09 15:14:52     79s] <CMD> getPlaceMode -tdgpMemFlow -quiet
[12/09 15:14:52     79s] <CMD> getPlaceMode -user -resetCombineRFLevel
[12/09 15:14:52     79s] <CMD> getPlaceMode -quiet -resetCombineRFLevel
[12/09 15:14:52     79s] <CMD> setPlaceMode -resetCombineRFLevel 1000
[12/09 15:14:52     79s] <CMD_INTERNAL> setvar spgSpeedupBuildVSM 1
[12/09 15:14:52     79s] <CMD> getPlaceMode -tdgpResetCteTG -quiet
[12/09 15:14:52     79s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/09 15:14:52     79s] <CMD> getPlaceMode -place_global_replace_QP -quiet
[12/09 15:14:52     79s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/09 15:14:52     79s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/09 15:14:52     79s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/09 15:14:52     79s] <CMD> getPlaceMode -place_global_ignore_spare -quiet
[12/09 15:14:52     79s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/09 15:14:52     79s] <CMD> getPlaceMode -quiet -expNewFastMode
[12/09 15:14:52     79s] <CMD> setPlaceMode -expHiddenFastMode 1
[12/09 15:14:52     79s] <CMD> setPlaceMode -reset -ignoreScan
[12/09 15:14:52     79s] <CMD> getPlaceMode -quiet -place_global_exp_auto_finish_floorplan
[12/09 15:14:52     79s] <CMD_INTERNAL> colorizeGeometry
[12/09 15:14:52     79s] #Start colorize_geometry on Fri Dec  9 15:14:52 2022
[12/09 15:14:52     79s] #
[12/09 15:14:52     79s] ### Time Record (colorize_geometry) is installed.
[12/09 15:14:52     79s] ### Time Record (Pre Callback) is installed.
[12/09 15:14:52     79s] ### Time Record (Pre Callback) is uninstalled.
[12/09 15:14:52     79s] ### Time Record (DB Import) is installed.
[12/09 15:14:52     79s] ### info: trigger incremental cell import ( 916 new cells ).
[12/09 15:14:52     79s] ### info: trigger incremental reloading library data ( #cell = 916 ).
[12/09 15:14:53     79s] #WARNING (NRDB-166) Boundary for CELL_VIEW toplevel_498,init is not properly defined. Correct the SIZE of the corresponding MACRO in the library.
[12/09 15:14:54     80s] ### import design signature (20): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=915752812 placement=1991893766 pin_access=1 inst_pattern=1
[12/09 15:14:54     80s] ### Time Record (DB Import) is uninstalled.
[12/09 15:14:54     80s] ### Time Record (DB Export) is installed.
[12/09 15:14:54     80s] Extracting standard cell pins and blockage ...... 
[12/09 15:14:54     80s] Pin and blockage extraction finished
[12/09 15:14:54     80s] ### export design design signature (21): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=915752812 placement=1991893766 pin_access=1 inst_pattern=1
[12/09 15:14:54     80s] ### Time Record (DB Export) is uninstalled.
[12/09 15:14:54     80s] ### Time Record (Post Callback) is installed.
[12/09 15:14:54     80s] ### Time Record (Post Callback) is uninstalled.
[12/09 15:14:54     80s] #
[12/09 15:14:54     80s] #colorize_geometry statistics:
[12/09 15:14:54     80s] #Cpu time = 00:00:01
[12/09 15:14:54     80s] #Elapsed time = 00:00:01
[12/09 15:14:54     80s] #Increased memory = 103.09 (MB)
[12/09 15:14:54     80s] #Total memory = 1781.06 (MB)
[12/09 15:14:54     80s] #Peak memory = 1878.83 (MB)
[12/09 15:14:54     80s] #Number of warnings = 1
[12/09 15:14:54     80s] #Total number of warnings = 2
[12/09 15:14:54     80s] #Number of fails = 0
[12/09 15:14:54     80s] #Total number of fails = 0
[12/09 15:14:54     80s] #Complete colorize_geometry on Fri Dec  9 15:14:54 2022
[12/09 15:14:54     80s] #
[12/09 15:14:54     80s] ### import design signature (22): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[12/09 15:14:54     80s] ### Time Record (colorize_geometry) is uninstalled.
[12/09 15:14:54     80s] ### 
[12/09 15:14:54     80s] ###   Scalability Statistics
[12/09 15:14:54     80s] ### 
[12/09 15:14:54     80s] ### ------------------------+----------------+----------------+----------------+
[12/09 15:14:54     80s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[12/09 15:14:54     80s] ### ------------------------+----------------+----------------+----------------+
[12/09 15:14:54     80s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[12/09 15:14:54     80s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[12/09 15:14:54     80s] ###   DB Import             |        00:00:01|        00:00:01|             0.8|
[12/09 15:14:54     80s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[12/09 15:14:54     80s] ###   Entire Command        |        00:00:01|        00:00:01|             0.8|
[12/09 15:14:54     80s] ### ------------------------+----------------+----------------+----------------+
[12/09 15:14:54     80s] ### 
[12/09 15:14:54     80s] <CMD> getPlaceMode -quiet -IOSlackAdjust
[12/09 15:14:54     80s] *** Starting placeDesign default flow ***
[12/09 15:14:54     80s] <CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
[12/09 15:14:54     80s] <CMD> set_global timing_enable_zero_delay_analysis_mode true
[12/09 15:14:54     80s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[12/09 15:14:54     80s] <CMD> getPlaceMode -quiet -prePlaceOptSimplifyNetlist
[12/09 15:14:54     80s] <CMD> getPlaceMode -quiet -enablePrePlaceOptimizations
[12/09 15:14:54     80s] <CMD> getPlaceMode -quiet -prePlaceOptDecloneInv
[12/09 15:14:54     80s] <CMD> deleteBufferTree -decloneInv
[12/09 15:14:54     80s] ### Creating LA Mngr. totSessionCpu=0:01:21 mem=1991.6M
[12/09 15:14:54     80s] ### Creating LA Mngr, finished. totSessionCpu=0:01:21 mem=1991.6M
[12/09 15:14:54     80s] *** Start deleteBufferTree ***
[12/09 15:15:01     86s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'slowView'
[12/09 15:15:02     86s] Info: Detect buffers to remove automatically.
[12/09 15:15:02     86s] Analyzing netlist ...
[12/09 15:15:05     88s] Updating netlist
[12/09 15:15:06     89s] 
[12/09 15:15:08     91s] *summary: 4469 instances (buffers/inverters) removed
[12/09 15:15:08     91s] *** Finish deleteBufferTree (0:00:10.5) ***
[12/09 15:15:08     91s] <CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
[12/09 15:15:08     91s] <CMD> set_global timing_enable_zero_delay_analysis_mode false
[12/09 15:15:09     91s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/09 15:15:09     91s] <CMD> all_setup_analysis_views
[12/09 15:15:09     91s] <CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
[12/09 15:15:09     91s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/09 15:15:09     91s] <CMD> getPlaceMode -ignoreUnproperPowerInit -quiet
[12/09 15:15:09     91s] <CMD> getPlaceMode -quiet -expSkipGP
[12/09 15:15:09     91s] Enhanced MH flow has been turned off for floorplan mode.
[12/09 15:15:09     91s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:2048.3M, EPOCH TIME: 1670620509.370244
[12/09 15:15:09     91s] Deleted 0 physical inst  (cell - / prefix -).
[12/09 15:15:09     91s] Did not delete 12000 physical insts as they were marked preplaced.
[12/09 15:15:09     91s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.008, REAL:0.008, MEM:2048.3M, EPOCH TIME: 1670620509.378646
[12/09 15:15:09     91s] INFO: #ExclusiveGroups=0
[12/09 15:15:09     91s] INFO: There are no Exclusive Groups.
[12/09 15:15:09     91s] *** Starting "NanoPlace(TM) placement v#2 (mem=2048.3M)" ...
[12/09 15:15:09     91s] <CMD> setDelayCalMode -engine feDc
[12/09 15:15:09     91s] No user-set net weight.
[12/09 15:15:09     91s] Net fanout histogram:
[12/09 15:15:09     91s] 2		: 90977 (59.5%) nets
[12/09 15:15:09     91s] 3		: 39250 (25.7%) nets
[12/09 15:15:09     91s] 4     -	14	: 19419 (12.7%) nets
[12/09 15:15:09     91s] 15    -	39	: 2883 (1.9%) nets
[12/09 15:15:09     91s] 40    -	79	: 155 (0.1%) nets
[12/09 15:15:09     91s] 80    -	159	: 192 (0.1%) nets
[12/09 15:15:09     91s] 160   -	319	: 68 (0.0%) nets
[12/09 15:15:09     91s] 320   -	639	: 18 (0.0%) nets
[12/09 15:15:09     91s] 640   -	1279	: 1 (0.0%) nets
[12/09 15:15:09     91s] 1280  -	2559	: 2 (0.0%) nets
[12/09 15:15:09     91s] 2560  -	5119	: 0 (0.0%) nets
[12/09 15:15:09     91s] 5120+		: 1 (0.0%) nets
[12/09 15:15:09     91s] no activity file in design. spp won't run.
[12/09 15:15:09     91s] Options: ignoreScan pinGuide congEffort=low gpeffort=fp 
[12/09 15:15:09     91s] Scan chains were not defined.
[12/09 15:15:09     91s] z: 2, totalTracks: 1
[12/09 15:15:09     91s] z: 4, totalTracks: 1
[12/09 15:15:09     91s] z: 6, totalTracks: 1
[12/09 15:15:09     91s] z: 8, totalTracks: 1
[12/09 15:15:09     91s] All LLGs are deleted
[12/09 15:15:09     91s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2048.3M, EPOCH TIME: 1670620509.661207
[12/09 15:15:09     91s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:2048.3M, EPOCH TIME: 1670620509.662012
[12/09 15:15:09     91s] #std cell=163943 (12000 fixed + 151943 movable) #buf cell=0 #inv cell=14194 #block=0 (0 floating + 0 preplaced)
[12/09 15:15:09     91s] #ioInst=0 #net=152966 #term=574855 #term/net=3.76, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=19
[12/09 15:15:09     91s] stdCell: 163943 single + 0 double + 0 multi
[12/09 15:15:09     91s] Total standard cell length = 301.6006 (mm), area = 0.6032 (mm^2)
[12/09 15:15:09     91s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2048.3M, EPOCH TIME: 1670620509.773011
[12/09 15:15:09     91s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2048.3M, EPOCH TIME: 1670620509.773264
[12/09 15:15:09     91s] Core basic site is TSMC65ADV10TSITE
[12/09 15:15:09     91s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2048.3M, EPOCH TIME: 1670620509.784193
[12/09 15:15:09     91s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.015, REAL:0.098, MEM:2056.3M, EPOCH TIME: 1670620509.881924
[12/09 15:15:09     91s] SiteArray: non-trimmed site array dimensions = 400 x 4000
[12/09 15:15:09     91s] SiteArray: use 6,553,600 bytes
[12/09 15:15:09     91s] SiteArray: current memory after site array memory allocation 2056.3M
[12/09 15:15:09     91s] SiteArray: FP blocked sites are writable
[12/09 15:15:09     91s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.085, REAL:0.191, MEM:2056.3M, EPOCH TIME: 1670620509.964614
[12/09 15:15:10     91s] 
[12/09 15:15:10     91s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/09 15:15:10     91s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.141, REAL:0.294, MEM:2056.3M, EPOCH TIME: 1670620510.067466
[12/09 15:15:10     91s] OPERPROF: Starting pre-place ADS at level 1, MEM:2056.3M, EPOCH TIME: 1670620510.074011
[12/09 15:15:10     91s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:2056.3M, EPOCH TIME: 1670620510.266573
[12/09 15:15:10     91s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:2056.3M, EPOCH TIME: 1670620510.266712
[12/09 15:15:10     91s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:2056.3M, EPOCH TIME: 1670620510.266842
[12/09 15:15:10     91s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:2056.3M, EPOCH TIME: 1670620510.266873
[12/09 15:15:10     91s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:2056.3M, EPOCH TIME: 1670620510.266918
[12/09 15:15:10     91s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.012, REAL:0.012, MEM:2056.3M, EPOCH TIME: 1670620510.278611
[12/09 15:15:10     91s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:2056.3M, EPOCH TIME: 1670620510.278738
[12/09 15:15:10     91s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.001, REAL:0.001, MEM:2056.3M, EPOCH TIME: 1670620510.279584
[12/09 15:15:10     91s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.012, REAL:0.013, MEM:2056.3M, EPOCH TIME: 1670620510.279652
[12/09 15:15:10     91s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.014, REAL:0.014, MEM:2056.3M, EPOCH TIME: 1670620510.280411
[12/09 15:15:10     92s] ADSU 0.941 -> 0.949. GS 16.000
[12/09 15:15:10     92s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.287, REAL:0.552, MEM:2056.3M, EPOCH TIME: 1670620510.626254
[12/09 15:15:10     92s] Average module density = 0.949.
[12/09 15:15:10     92s] Density for the design = 0.949.
[12/09 15:15:10     92s]        = stdcell_area 1472803 sites (589121 um^2) / alloc_area 1551501 sites (620600 um^2).
[12/09 15:15:10     92s] Pin Density = 0.3593.
[12/09 15:15:10     92s]             = total # of pins 574855 / total area 1600000.
[12/09 15:15:10     92s] OPERPROF: Starting spMPad at level 1, MEM:2004.3M, EPOCH TIME: 1670620510.710826
[12/09 15:15:10     92s] OPERPROF:   Starting spContextMPad at level 2, MEM:2004.3M, EPOCH TIME: 1670620510.722948
[12/09 15:15:10     92s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:2004.3M, EPOCH TIME: 1670620510.723076
[12/09 15:15:10     92s] OPERPROF: Finished spMPad at level 1, CPU:0.012, REAL:0.012, MEM:2004.3M, EPOCH TIME: 1670620510.723105
[12/09 15:15:11     92s] Initial padding reaches pin density 0.750 for top
[12/09 15:15:11     92s] InitPadU 0.949 -> 0.950 for top
[12/09 15:15:11     92s] Enabling multi-CPU acceleration with 4 CPU(s) for placement
[12/09 15:15:11     92s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:2005.8M, EPOCH TIME: 1670620511.198185
[12/09 15:15:11     92s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.034, REAL:0.034, MEM:2005.8M, EPOCH TIME: 1670620511.232296
[12/09 15:15:11     92s] === lastAutoLevel = 10 
[12/09 15:15:11     92s] OPERPROF: Starting spInitNetWt at level 1, MEM:2005.8M, EPOCH TIME: 1670620511.648222
[12/09 15:15:11     92s] no activity file in design. spp won't run.
[12/09 15:15:11     92s] [spp] 0
[12/09 15:15:11     92s] [adp] 0:1:1:3
[12/09 15:15:11     92s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.048, REAL:0.098, MEM:2005.8M, EPOCH TIME: 1670620511.746010
[12/09 15:15:11     92s] **WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
[12/09 15:15:11     92s] OPERPROF: Starting npMain at level 1, MEM:2005.8M, EPOCH TIME: 1670620511.811880
[12/09 15:15:13     93s] OPERPROF:   Starting npPlace at level 2, MEM:2268.1M, EPOCH TIME: 1670620513.570365
[12/09 15:15:17     99s] Iteration  1: Total net bbox = 1.260e+05 (9.78e+04 2.82e+04)
[12/09 15:15:17     99s]               Est.  stn bbox = 1.443e+05 (1.11e+05 3.29e+04)
[12/09 15:15:17     99s]               cpu = 0:00:05.6 real = 0:00:04.0 mem = 2515.2M
[12/09 15:15:17     99s] Iteration  2: Total net bbox = 1.260e+05 (9.78e+04 2.82e+04)
[12/09 15:15:17     99s]               Est.  stn bbox = 1.443e+05 (1.11e+05 3.29e+04)
[12/09 15:15:17     99s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2517.6M
[12/09 15:15:18     99s] exp_mt_sequential is set from setPlaceMode option to 1
[12/09 15:15:18     99s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=4)
[12/09 15:15:18     99s] place_exp_mt_interval set to default 32
[12/09 15:15:18     99s] place_exp_mt_interval_bias (first half) set to default 0.750000
[12/09 15:15:29    110s] Iteration  3: Total net bbox = 1.165e+05 (8.01e+04 3.64e+04)
[12/09 15:15:29    110s]               Est.  stn bbox = 1.576e+05 (1.08e+05 4.95e+04)
[12/09 15:15:29    110s]               cpu = 0:00:10.8 real = 0:00:12.0 mem = 2858.5M
[12/09 15:15:48    128s] Iteration  4: Total net bbox = 1.257e+06 (7.59e+05 4.98e+05)
[12/09 15:15:49    128s]               Est.  stn bbox = 1.675e+06 (1.01e+06 6.69e+05)
[12/09 15:15:49    128s]               cpu = 0:00:18.1 real = 0:00:20.0 mem = 2859.0M
[12/09 15:16:06    146s] Iteration  5: Total net bbox = 1.325e+06 (8.08e+05 5.16e+05)
[12/09 15:16:06    146s]               Est.  stn bbox = 1.824e+06 (1.09e+06 7.31e+05)
[12/09 15:16:06    146s]               cpu = 0:00:18.3 real = 0:00:17.0 mem = 2859.5M
[12/09 15:16:07    146s] OPERPROF:   Finished npPlace at level 2, CPU:53.065, REAL:53.440, MEM:2827.5M, EPOCH TIME: 1670620567.010060
[12/09 15:16:07    147s] OPERPROF: Finished npMain at level 1, CPU:54.122, REAL:55.466, MEM:2827.5M, EPOCH TIME: 1670620567.277604
[12/09 15:16:07    147s] OPERPROF: Starting npMain at level 1, MEM:2827.5M, EPOCH TIME: 1670620567.388673
[12/09 15:16:08    148s] OPERPROF:   Starting npPlace at level 2, MEM:2859.5M, EPOCH TIME: 1670620568.716565
[12/09 15:16:33    178s] Iteration  6: Total net bbox = 1.539e+06 (8.22e+05 7.17e+05)
[12/09 15:16:33    178s]               Est.  stn bbox = 2.152e+06 (1.14e+06 1.01e+06)
[12/09 15:16:33    178s]               cpu = 0:00:29.3 real = 0:00:25.0 mem = 2995.1M
[12/09 15:16:33    178s] OPERPROF:   Finished npPlace at level 2, CPU:29.586, REAL:24.474, MEM:2963.1M, EPOCH TIME: 1670620593.191010
[12/09 15:16:33    178s] OPERPROF: Finished npMain at level 1, CPU:31.353, REAL:26.186, MEM:2899.1M, EPOCH TIME: 1670620593.574715
[12/09 15:16:33    178s] Iteration  7: Total net bbox = 1.625e+06 (9.00e+05 7.25e+05)
[12/09 15:16:33    178s]               Est.  stn bbox = 2.239e+06 (1.22e+06 1.02e+06)
[12/09 15:16:33    178s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 2899.1M
[12/09 15:16:34    178s] Iteration  8: Total net bbox = 1.625e+06 (9.00e+05 7.25e+05)
[12/09 15:16:34    178s]               Est.  stn bbox = 2.239e+06 (1.22e+06 1.02e+06)
[12/09 15:16:34    178s]               cpu = 0:00:00.3 real = 0:00:01.0 mem = 2899.1M
[12/09 15:16:34    179s] OPERPROF: Starting npMain at level 1, MEM:2899.1M, EPOCH TIME: 1670620594.347797
[12/09 15:16:35    180s] OPERPROF:   Starting npPlace at level 2, MEM:2931.1M, EPOCH TIME: 1670620595.889162
[12/09 15:17:03    210s] OPERPROF:   Finished npPlace at level 2, CPU:29.758, REAL:27.297, MEM:2963.1M, EPOCH TIME: 1670620623.186357
[12/09 15:17:03    210s] OPERPROF: Finished npMain at level 1, CPU:31.489, REAL:29.054, MEM:2899.1M, EPOCH TIME: 1670620623.402221
[12/09 15:17:03    210s] Iteration  9: Total net bbox = 1.793e+06 (9.80e+05 8.12e+05)
[12/09 15:17:03    210s]               Est.  stn bbox = 2.502e+06 (1.35e+06 1.16e+06)
[12/09 15:17:03    210s]               cpu = 0:00:31.8 real = 0:00:29.0 mem = 2899.1M
[12/09 15:17:04    211s] Iteration 10: Total net bbox = 1.793e+06 (9.80e+05 8.12e+05)
[12/09 15:17:04    211s]               Est.  stn bbox = 2.502e+06 (1.35e+06 1.16e+06)
[12/09 15:17:04    211s]               cpu = 0:00:00.3 real = 0:00:01.0 mem = 2899.1M
[12/09 15:17:04    211s] OPERPROF: Starting npMain at level 1, MEM:2899.1M, EPOCH TIME: 1670620624.094431
[12/09 15:17:05    212s] OPERPROF:   Starting npPlace at level 2, MEM:2931.1M, EPOCH TIME: 1670620625.511538
[12/09 15:17:44    258s] OPERPROF:   Finished npPlace at level 2, CPU:46.079, REAL:38.843, MEM:2963.1M, EPOCH TIME: 1670620664.355028
[12/09 15:17:44    258s] OPERPROF: Finished npMain at level 1, CPU:47.858, REAL:40.550, MEM:2899.1M, EPOCH TIME: 1670620664.644405
[12/09 15:17:44    259s] Iteration 11: Total net bbox = 1.965e+06 (1.07e+06 8.99e+05)
[12/09 15:17:44    259s]               Est.  stn bbox = 2.724e+06 (1.45e+06 1.27e+06)
[12/09 15:17:44    259s]               cpu = 0:00:48.2 real = 0:00:40.0 mem = 2899.1M
[12/09 15:17:45    259s] Iteration 12: Total net bbox = 1.965e+06 (1.07e+06 8.99e+05)
[12/09 15:17:45    259s]               Est.  stn bbox = 2.724e+06 (1.45e+06 1.27e+06)
[12/09 15:17:45    259s]               cpu = 0:00:00.3 real = 0:00:01.0 mem = 2899.1M
[12/09 15:17:45    259s] OPERPROF: Starting npMain at level 1, MEM:2899.1M, EPOCH TIME: 1670620665.361694
[12/09 15:17:46    261s] OPERPROF:   Starting npPlace at level 2, MEM:2931.1M, EPOCH TIME: 1670620666.855200
[12/09 15:18:20    299s] OPERPROF:   Finished npPlace at level 2, CPU:38.382, REAL:33.458, MEM:2823.0M, EPOCH TIME: 1670620700.312952
[12/09 15:18:20    299s] OPERPROF: Finished npMain at level 1, CPU:40.181, REAL:35.153, MEM:2759.0M, EPOCH TIME: 1670620700.514570
[12/09 15:18:20    299s] Iteration 13: Total net bbox = 2.014e+06 (1.09e+06 9.22e+05)
[12/09 15:18:20    299s]               Est.  stn bbox = 2.785e+06 (1.48e+06 1.30e+06)
[12/09 15:18:20    299s]               cpu = 0:00:40.5 real = 0:00:35.0 mem = 2759.0M
[12/09 15:18:21    300s] Iteration 14: Total net bbox = 2.014e+06 (1.09e+06 9.22e+05)
[12/09 15:18:21    300s]               Est.  stn bbox = 2.785e+06 (1.48e+06 1.30e+06)
[12/09 15:18:21    300s]               cpu = 0:00:00.3 real = 0:00:01.0 mem = 2759.0M
[12/09 15:18:21    300s] [adp] clock
[12/09 15:18:21    300s] [adp] weight, nr nets, wire length
[12/09 15:18:21    300s] [adp]      0       11  4140.276500
[12/09 15:18:21    300s] [adp] data
[12/09 15:18:21    300s] [adp] weight, nr nets, wire length
[12/09 15:18:21    300s] [adp]      0   152955  2010124.892000
[12/09 15:18:21    300s] [adp] 0.000000|0.000000|0.000000
[12/09 15:18:21    300s] Iteration 15: Total net bbox = 2.014e+06 (1.09e+06 9.22e+05)
[12/09 15:18:21    300s]               Est.  stn bbox = 2.785e+06 (1.48e+06 1.30e+06)
[12/09 15:18:21    300s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 2759.0M
[12/09 15:18:21    300s] *** cost = 2.014e+06 (1.09e+06 9.22e+05) (cpu for global=0:03:28) real=0:03:10***
[12/09 15:18:21    300s] Placement multithread real runtime: 0:03:10 with 4 threads.
[12/09 15:18:21    300s] Saved padding area to DB
[12/09 15:18:21    300s] All LLGs are deleted
[12/09 15:18:21    300s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2759.0M, EPOCH TIME: 1670620701.597864
[12/09 15:18:21    300s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.003, REAL:0.007, MEM:2759.0M, EPOCH TIME: 1670620701.604648
[12/09 15:18:21    300s] Solver runtime cpu: 0:03:05 real: 0:02:47
[12/09 15:18:21    300s] Core Placement runtime cpu: 0:03:25 real: 0:03:06
[12/09 15:18:21    300s] *** End of Placement (cpu=0:03:29, real=0:03:12, mem=2759.0M) ***
[12/09 15:18:21    300s] <CMD> setDelayCalMode -engine aae
[12/09 15:18:22    300s] <CMD> all_setup_analysis_views
[12/09 15:18:22    300s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/09 15:18:22    300s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[12/09 15:18:22    300s] <CMD> get_ccopt_clock_trees *
[12/09 15:18:22    300s] <CMD> getPlaceMode -exp_insert_guidance_clock_tree -quiet
[12/09 15:18:22    300s] <CMD> getPlaceMode -exp_cluster_based_high_fanout_buffering -quiet
[12/09 15:18:22    300s] <CMD> getPlaceMode -place_global_exp_incr_skp_preserve_mode_v2 -quiet
[12/09 15:18:22    300s] <CMD> getPlaceMode -quiet -place_global_exp_netlist_balance_flow
[12/09 15:18:22    300s] <CMD> getPlaceMode -quiet -timingEffort
[12/09 15:18:22    300s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/09 15:18:22    300s] <CMD> all_setup_analysis_views
[12/09 15:18:22    300s] <CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
[12/09 15:18:22    300s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/09 15:18:22    300s] <CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
[12/09 15:18:22    300s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[12/09 15:18:22    300s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/09 15:18:22    300s] <CMD> setPlaceMode -reset -improveWithPsp
[12/09 15:18:22    300s] <CMD> getPlaceMode -quiet -debugGlobalPlace
[12/09 15:18:22    300s] <CMD> getPlaceMode -congRepair -quiet
[12/09 15:18:22    300s] <CMD> getPlaceMode -fp -quiet
[12/09 15:18:22    300s] <CMD> getPlaceMode -nrgrAware -quiet
[12/09 15:18:22    300s] <CMD> getPlaceMode -fp -quiet
[12/09 15:18:22    300s] <CMD> getPlaceMode -enableCongRepairV3 -quiet
[12/09 15:18:22    300s] <CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
[12/09 15:18:22    300s] <CMD> getPlaceMode -user -congRepairMaxIter
[12/09 15:18:22    300s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[12/09 15:18:22    300s] <CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
[12/09 15:18:22    300s] <CMD> getPlaceMode -quiet -expCongRepairPDOneLoop
[12/09 15:18:22    300s] <CMD> setPlaceMode -congRepairMaxIter 1
[12/09 15:18:22    300s] <CMD> getPlaceMode -quiet -congRepair
[12/09 15:18:22    300s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[12/09 15:18:22    300s] <CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
[12/09 15:18:22    300s] <CMD> setPlaceMode -reset -congRepairMaxIter
[12/09 15:18:22    300s] <CMD> getPlaceMode -congRepairCleanupPadding -quiet
[12/09 15:18:22    300s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/09 15:18:22    300s] <CMD> all_setup_analysis_views
[12/09 15:18:22    300s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/09 15:18:22    300s] <CMD> getPlaceMode -place_global_exp_incr_skp_preserve_mode_v2 -quiet
[12/09 15:18:22    300s] <CMD> getPlaceMode -quiet -place_global_exp_netlist_balance_flow
[12/09 15:18:22    300s] <CMD> getPlaceMode -quiet -timingEffort
[12/09 15:18:22    300s] <CMD> getPlaceMode -tdgpDumpStageTiming -quiet
[12/09 15:18:22    300s] *** Finishing placeDesign default flow ***
[12/09 15:18:22    300s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[12/09 15:18:22    300s] **placeDesign ... cpu = 0: 3:42, real = 0: 3:30, mem = 2223.0M **
[12/09 15:18:22    300s] <CMD> getPlaceMode -trimView -quiet
[12/09 15:18:22    300s] <CMD> getOptMode -quiet -viewOptPolishing
[12/09 15:18:22    300s] <CMD> getOptMode -quiet -fastViewOpt
[12/09 15:18:22    300s] <CMD_INTERNAL> spInternalUse deleteViewOptManager
[12/09 15:18:22    300s] <CMD_INTERNAL> spInternalUse tdgp clearSkpData
[12/09 15:18:22    300s] Tdgp not successfully inited but do clear! skip clearing
[12/09 15:18:22    300s] <CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
[12/09 15:18:22    300s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/09 15:18:22    300s] <CMD> setExtractRCMode -engine preRoute
[12/09 15:18:22    300s] <CMD> setPlaceMode -reset -relaxSoftBlockageMode
[12/09 15:18:22    300s] <CMD> setPlaceMode -reset -ignoreScan
[12/09 15:18:22    300s] <CMD> setPlaceMode -reset -repairPlace
[12/09 15:18:22    300s] <CMD> getPlaceMode -quiet -NMPsuppressInfo
[12/09 15:18:22    300s] <CMD_INTERNAL> setvar spgSpeedupBuildVSM 0
[12/09 15:18:22    300s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/09 15:18:22    300s] <CMD> getPlaceMode -place_global_replace_QP -quiet
[12/09 15:18:22    300s] <CMD> getPlaceMode -macroPlaceMode -quiet
[12/09 15:18:22    300s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/09 15:18:22    300s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/09 15:18:22    300s] <CMD> getPlaceMode -place_global_ignore_spare -quiet
[12/09 15:18:22    300s] <CMD> getPlaceMode -tdgpMemFlow -quiet
[12/09 15:18:22    300s] <CMD> setPlaceMode -reset -resetCombineRFLevel
[12/09 15:18:22    300s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/09 15:18:22    300s] <CMD> getPlaceMode -quiet -clusterMode
[12/09 15:18:22    300s] <CMD> getPlaceMode -quiet -place_global_exp_solve_unbalance_path
[12/09 15:18:22    300s] <CMD> getPlaceMode -enableDistPlace -quiet
[12/09 15:18:22    300s] <CMD> setPlaceMode -reset -expHiddenFastMode
[12/09 15:18:22    300s] <CMD> getPlaceMode -tcg2Pass -quiet
[12/09 15:18:22    300s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[12/09 15:18:22    300s] <CMD> getPlaceMode -fp -quiet
[12/09 15:18:22    300s] INFO: Finished place_design in floorplan mode - no legalization done.
[12/09 15:18:22    300s] 
[12/09 15:18:22    300s] <CMD> getPlaceMode -quickCTS -quiet
[12/09 15:18:22    300s] <CMD> set spgFlowInInitialPlace 0
[12/09 15:18:22    300s] <CMD> getPlaceMode -user -maxRouteLayer
[12/09 15:18:22    300s] <CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
[12/09 15:18:22    301s] <CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
[12/09 15:18:22    301s] <CMD> getDesignMode -quiet -flowEffort
[12/09 15:18:22    301s] <CMD> report_message -end_cmd
[12/09 15:18:22    301s] 
[12/09 15:18:22    301s] *** Summary of all messages that are not suppressed in this session:
[12/09 15:18:22    301s] Severity  ID               Count  Summary                                  
[12/09 15:18:22    301s] WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
[12/09 15:18:22    301s] *** Message Summary: 1 warning(s), 0 error(s)
[12/09 15:18:22    301s] 
[12/09 15:18:22    301s] <CMD> um::create_snapshot -name final -auto min
[12/09 15:18:22    301s] <CMD> um::pop_snapshot_stack
[12/09 15:18:22    301s] <CMD> um::create_snapshot -name place_design
[12/09 15:18:22    301s] <CMD> getPlaceMode -exp_slack_driven -quiet
[12/09 15:18:22    301s] <CMD> refinePlace -checkRoute 0 -preserveRouting 0 -rmAffectedRouting 0 -swapEEQ 0 -checkPinLayerForAccess 1
[12/09 15:18:22    301s] **WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command refinePlace is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[12/09 15:18:22    301s] Enhanced MH flow has been turned off for floorplan mode.
[12/09 15:18:22    301s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2223.0M, EPOCH TIME: 1670620702.189460
[12/09 15:18:22    301s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2223.0M, EPOCH TIME: 1670620702.190604
[12/09 15:18:22    301s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2223.0M, EPOCH TIME: 1670620702.190671
[12/09 15:18:22    301s] z: 2, totalTracks: 1
[12/09 15:18:22    301s] z: 4, totalTracks: 1
[12/09 15:18:22    301s] z: 6, totalTracks: 1
[12/09 15:18:22    301s] z: 8, totalTracks: 1
[12/09 15:18:22    301s] All LLGs are deleted
[12/09 15:18:22    301s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2223.0M, EPOCH TIME: 1670620702.309205
[12/09 15:18:22    301s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.001, REAL:0.001, MEM:2223.0M, EPOCH TIME: 1670620702.310068
[12/09 15:18:22    301s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2223.0M, EPOCH TIME: 1670620702.379836
[12/09 15:18:22    301s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2223.0M, EPOCH TIME: 1670620702.385553
[12/09 15:18:22    301s] Core basic site is TSMC65ADV10TSITE
[12/09 15:18:22    301s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2223.0M, EPOCH TIME: 1670620702.403827
[12/09 15:18:22    301s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.011, REAL:0.025, MEM:2223.0M, EPOCH TIME: 1670620702.429160
[12/09 15:18:22    301s] Fast DP-INIT is on for default
[12/09 15:18:22    301s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.071, REAL:0.108, MEM:2223.0M, EPOCH TIME: 1670620702.493872
[12/09 15:18:22    301s] 
[12/09 15:18:22    301s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/09 15:18:22    301s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.138, REAL:0.180, MEM:2223.0M, EPOCH TIME: 1670620702.560138
[12/09 15:18:22    301s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=2223.0MB).
[12/09 15:18:22    301s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.364, REAL:0.473, MEM:2223.0M, EPOCH TIME: 1670620702.663804
[12/09 15:18:22    301s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.364, REAL:0.473, MEM:2223.0M, EPOCH TIME: 1670620702.663855
[12/09 15:18:22    301s] TDRefine: refinePlace mode is spiral
[12/09 15:18:22    301s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1318001.1
[12/09 15:18:22    301s] OPERPROF:   Starting RefinePlace at level 2, MEM:2223.0M, EPOCH TIME: 1670620702.671859
[12/09 15:18:22    301s] *** Starting refinePlace (0:05:01 mem=2223.0M) ***
[12/09 15:18:22    301s] Total net bbox length = 2.014e+06 (1.092e+06 9.225e+05) (ext = 2.069e+04)
[12/09 15:18:22    301s] 
[12/09 15:18:22    301s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/09 15:18:22    301s] **WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
[12/09 15:18:23    301s] (I)      Default power domain name = toplevel_498
[12/09 15:18:23    301s] .Default power domain name = toplevel_498
[12/09 15:18:23    301s] .OPERPROF:     Starting RefinePlace2 at level 3, MEM:2223.0M, EPOCH TIME: 1670620703.288386
[12/09 15:18:23    301s] Starting refinePlace ...
[12/09 15:18:23    301s] Default power domain name = toplevel_498
[12/09 15:18:23    301s] .One DDP V2 for no tweak run.
[12/09 15:18:23    301s] Default power domain name = toplevel_498
[12/09 15:18:23    301s] .** Cut row section cpu time 0:00:00.0.
[12/09 15:18:23    302s]    Spread Effort: high, standalone mode, useDDP on.
[12/09 15:18:26    304s] [CPU] RefinePlace/preRPlace (cpu=0:00:02.4, real=0:00:03.0, mem=2268.8MB) @(0:05:02 - 0:05:04).
[12/09 15:18:26    304s] Move report: preRPlace moves 151943 insts, mean move: 3.13 um, max move: 24.82 um 
[12/09 15:18:26    304s] 	Max move on inst (vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/U21412): (526.26, 611.24) --> (518.20, 628.00)
[12/09 15:18:26    304s] 	Length: 3 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: INVX0P5MA10TR
[12/09 15:18:26    304s] wireLenOptFixPriorityInst 0 inst fixed
[12/09 15:18:27    304s] 
[12/09 15:18:27    304s] Running Spiral MT with 4 threads  fetchWidth=400 
[12/09 15:18:32    307s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/09 15:18:32    307s] [CPU] RefinePlace/Spiral (cpu=0:00:00.9, real=0:00:02.0)
[12/09 15:18:32    307s] [CPU] RefinePlace/Commit (cpu=0:00:02.0, real=0:00:03.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:02.0, real=0:00:03.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/09 15:18:32    307s] [CPU] RefinePlace/Legalization (cpu=0:00:03.6, real=0:00:06.0, mem=2268.8MB) @(0:05:04 - 0:05:08).
[12/09 15:18:33    307s] Move report: Detail placement moves 151943 insts, mean move: 3.13 um, max move: 24.82 um 
[12/09 15:18:33    307s] 	Max move on inst (vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/U21412): (526.26, 611.24) --> (518.20, 628.00)
[12/09 15:18:33    307s] 	Runtime: CPU: 0:00:06.2 REAL: 0:00:10.0 MEM: 2268.8MB
[12/09 15:18:33    307s] Statistics of distance of Instance movement in refine placement:
[12/09 15:18:33    307s]   maximum (X+Y) =        24.82 um
[12/09 15:18:33    307s]   inst (vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/U21412) with max move: (526.265, 611.241) -> (518.2, 628)
[12/09 15:18:33    307s]   mean    (X+Y) =         3.13 um
[12/09 15:18:33    307s] Summary Report:
[12/09 15:18:33    307s] Instances move: 151943 (out of 151943 movable)
[12/09 15:18:33    307s] Instances flipped: 0
[12/09 15:18:33    307s] Mean displacement: 3.13 um
[12/09 15:18:33    307s] Max displacement: 24.82 um (Instance: vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/U21412) (526.265, 611.241) -> (518.2, 628)
[12/09 15:18:33    307s] 	Length: 3 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: INVX0P5MA10TR
[12/09 15:18:33    307s] Total instances moved : 151943
[12/09 15:18:33    307s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:6.220, REAL:9.872, MEM:2268.8M, EPOCH TIME: 1670620713.160848
[12/09 15:18:33    307s] Total net bbox length = 2.420e+06 (1.320e+06 1.100e+06) (ext = 2.074e+04)
[12/09 15:18:33    307s] Runtime: CPU: 0:00:06.5 REAL: 0:00:11.0 MEM: 2268.8MB
[12/09 15:18:33    307s] [CPU] RefinePlace/total (cpu=0:00:06.5, real=0:00:11.0, mem=2268.8MB) @(0:05:01 - 0:05:08).
[12/09 15:18:33    307s] *** Finished refinePlace (0:05:08 mem=2268.8M) ***
[12/09 15:18:33    307s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1318001.1
[12/09 15:18:33    307s] OPERPROF:   Finished RefinePlace at level 2, CPU:6.606, REAL:10.688, MEM:2268.8M, EPOCH TIME: 1670620713.359363
[12/09 15:18:33    308s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2268.8M, EPOCH TIME: 1670620713.378297
[12/09 15:18:33    308s] All LLGs are deleted
[12/09 15:18:33    308s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2268.8M, EPOCH TIME: 1670620713.420918
[12/09 15:18:33    308s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.086, REAL:0.163, MEM:2268.8M, EPOCH TIME: 1670620713.584165
[12/09 15:18:33    308s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.115, REAL:0.234, MEM:2226.8M, EPOCH TIME: 1670620713.612408
[12/09 15:18:33    308s] OPERPROF: Finished RefinePlace2 at level 1, CPU:7.101, REAL:11.423, MEM:2226.8M, EPOCH TIME: 1670620713.612539
[12/09 15:18:33    308s] <CMD> addTieHiLo -cell {TIEHIX1MA10TR TIELOX1MA10TR} -createHierPort true -reportHierPort true
[12/09 15:18:33    308s] OPERPROF: Starting DPlace-Init at level 1, MEM:2226.8M, EPOCH TIME: 1670620713.651067
[12/09 15:18:33    308s] z: 2, totalTracks: 1
[12/09 15:18:33    308s] z: 4, totalTracks: 1
[12/09 15:18:33    308s] z: 6, totalTracks: 1
[12/09 15:18:33    308s] z: 8, totalTracks: 1
[12/09 15:18:33    308s] All LLGs are deleted
[12/09 15:18:33    308s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2226.8M, EPOCH TIME: 1670620713.837503
[12/09 15:18:33    308s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:2226.8M, EPOCH TIME: 1670620713.838327
[12/09 15:18:33    308s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2226.8M, EPOCH TIME: 1670620713.956748
[12/09 15:18:33    308s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2226.8M, EPOCH TIME: 1670620713.962481
[12/09 15:18:33    308s] Core basic site is TSMC65ADV10TSITE
[12/09 15:18:33    308s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2226.8M, EPOCH TIME: 1670620713.984311
[12/09 15:18:34    308s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.011, REAL:0.054, MEM:2226.8M, EPOCH TIME: 1670620714.038094
[12/09 15:18:34    308s] Fast DP-INIT is on for default
[12/09 15:18:34    308s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.071, REAL:0.168, MEM:2226.8M, EPOCH TIME: 1670620714.129994
[12/09 15:18:34    308s] 
[12/09 15:18:34    308s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/09 15:18:34    308s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.132, REAL:0.273, MEM:2226.8M, EPOCH TIME: 1670620714.230086
[12/09 15:18:34    308s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:01.0, mem=2226.8MB).
[12/09 15:18:34    308s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.355, REAL:0.666, MEM:2226.8M, EPOCH TIME: 1670620714.317490
[12/09 15:18:34    308s] Options: No distance constraint, No Fan-out constraint.
[12/09 15:18:34    308s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:2226.8M, EPOCH TIME: 1670620714.317613
[12/09 15:18:34    308s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.007, REAL:0.007, MEM:2226.8M, EPOCH TIME: 1670620714.324711
[12/09 15:18:35    308s] ### Creating TopoMgr, started
[12/09 15:18:35    308s] ### Creating TopoMgr, finished
[12/09 15:18:35    309s] #optDebug: Start CG creation (mem=2231.3M)
[12/09 15:18:35    309s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 2.000000 defLenToSkip 14.000000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 14.000000 
[12/09 15:18:35    309s] (cpu=0:00:00.1, mem=2332.9M)
[12/09 15:18:35    309s]  ...processing cgPrt (cpu=0:00:00.1, mem=2332.9M)
[12/09 15:18:35    309s]  ...processing cgEgp (cpu=0:00:00.1, mem=2332.9M)
[12/09 15:18:35    309s]  ...processing cgPbk (cpu=0:00:00.1, mem=2332.9M)
[12/09 15:18:35    309s]  ...processing cgNrb(cpu=0:00:00.1, mem=2332.9M)
[12/09 15:18:35    309s]  ...processing cgObs (cpu=0:00:00.1, mem=2332.9M)
[12/09 15:18:35    309s]  ...processing cgCon (cpu=0:00:00.1, mem=2332.9M)
[12/09 15:18:35    309s]  ...processing cgPdm (cpu=0:00:00.1, mem=2332.9M)
[12/09 15:18:35    309s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2332.9M)
[12/09 15:18:58    326s] **WARN: (IMPOPT-664):	Net gpio_pins[8] cannot be routed. The reason could be any one of the following: one of its terms is unplaced, the net is connected to at least one unplaced instance or the net is constrained to be routed on a layer which has no vias.  Please check this net & retry.
[12/09 15:18:58    326s] **WARN: (IMPOPT-664):	Net gpio_pins[7] cannot be routed. The reason could be any one of the following: one of its terms is unplaced, the net is connected to at least one unplaced instance or the net is constrained to be routed on a layer which has no vias.  Please check this net & retry.
[12/09 15:18:58    326s] **WARN: (IMPOPT-664):	Net gpio_pins[6] cannot be routed. The reason could be any one of the following: one of its terms is unplaced, the net is connected to at least one unplaced instance or the net is constrained to be routed on a layer which has no vias.  Please check this net & retry.
[12/09 15:18:58    326s] **WARN: (IMPOPT-664):	Net gpio_pins[4] cannot be routed. The reason could be any one of the following: one of its terms is unplaced, the net is connected to at least one unplaced instance or the net is constrained to be routed on a layer which has no vias.  Please check this net & retry.
[12/09 15:18:58    326s] **WARN: (IMPOPT-664):	Net gpio_pins[3] cannot be routed. The reason could be any one of the following: one of its terms is unplaced, the net is connected to at least one unplaced instance or the net is constrained to be routed on a layer which has no vias.  Please check this net & retry.
[12/09 15:18:58    326s] **WARN: (IMPOPT-664):	Net gpio_pins[2] cannot be routed. The reason could be any one of the following: one of its terms is unplaced, the net is connected to at least one unplaced instance or the net is constrained to be routed on a layer which has no vias.  Please check this net & retry.
[12/09 15:18:58    326s] **WARN: (IMPOPT-664):	Net gpio_pins[0] cannot be routed. The reason could be any one of the following: one of its terms is unplaced, the net is connected to at least one unplaced instance or the net is constrained to be routed on a layer which has no vias.  Please check this net & retry.
[12/09 15:18:58    326s] **WARN: (IMPOPT-664):	Net external_qspi_ck_o cannot be routed. The reason could be any one of the following: one of its terms is unplaced, the net is connected to at least one unplaced instance or the net is constrained to be routed on a layer which has no vias.  Please check this net & retry.
[12/09 15:18:58    326s] **WARN: (IMPOPT-664):	Net external_qspi_cs_o cannot be routed. The reason could be any one of the following: one of its terms is unplaced, the net is connected to at least one unplaced instance or the net is constrained to be routed on a layer which has no vias.  Please check this net & retry.
[12/09 15:19:06    332s] Re-routed 152967 nets
[12/09 15:19:06    332s] INFO: Total Number of Tie Cells (TIEHIX1MA10TR) placed: 1  
[12/09 15:19:06    332s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:2377.9M, EPOCH TIME: 1670620746.424939
[12/09 15:19:06    332s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.007, REAL:0.007, MEM:2377.9M, EPOCH TIME: 1670620746.432050
[12/09 15:19:06    332s] **WARN: (IMPOPT-664):	Net gpio_pins[8] cannot be routed. The reason could be any one of the following: one of its terms is unplaced, the net is connected to at least one unplaced instance or the net is constrained to be routed on a layer which has no vias.  Please check this net & retry.
[12/09 15:19:06    332s] **WARN: (IMPOPT-664):	Net gpio_pins[7] cannot be routed. The reason could be any one of the following: one of its terms is unplaced, the net is connected to at least one unplaced instance or the net is constrained to be routed on a layer which has no vias.  Please check this net & retry.
[12/09 15:19:06    332s] **WARN: (IMPOPT-664):	Net gpio_pins[6] cannot be routed. The reason could be any one of the following: one of its terms is unplaced, the net is connected to at least one unplaced instance or the net is constrained to be routed on a layer which has no vias.  Please check this net & retry.
[12/09 15:19:06    332s] **WARN: (IMPOPT-664):	Net gpio_pins[4] cannot be routed. The reason could be any one of the following: one of its terms is unplaced, the net is connected to at least one unplaced instance or the net is constrained to be routed on a layer which has no vias.  Please check this net & retry.
[12/09 15:19:06    332s] **WARN: (IMPOPT-664):	Net gpio_pins[3] cannot be routed. The reason could be any one of the following: one of its terms is unplaced, the net is connected to at least one unplaced instance or the net is constrained to be routed on a layer which has no vias.  Please check this net & retry.
[12/09 15:19:06    332s] **WARN: (IMPOPT-664):	Net gpio_pins[2] cannot be routed. The reason could be any one of the following: one of its terms is unplaced, the net is connected to at least one unplaced instance or the net is constrained to be routed on a layer which has no vias.  Please check this net & retry.
[12/09 15:19:06    332s] **WARN: (IMPOPT-664):	Net gpio_pins[0] cannot be routed. The reason could be any one of the following: one of its terms is unplaced, the net is connected to at least one unplaced instance or the net is constrained to be routed on a layer which has no vias.  Please check this net & retry.
[12/09 15:19:06    332s] **WARN: (IMPOPT-664):	Net external_qspi_ck_o cannot be routed. The reason could be any one of the following: one of its terms is unplaced, the net is connected to at least one unplaced instance or the net is constrained to be routed on a layer which has no vias.  Please check this net & retry.
[12/09 15:19:06    332s] **WARN: (IMPOPT-664):	Net external_qspi_cs_o cannot be routed. The reason could be any one of the following: one of its terms is unplaced, the net is connected to at least one unplaced instance or the net is constrained to be routed on a layer which has no vias.  Please check this net & retry.
[12/09 15:19:06    332s] Re-routed 10 nets
[12/09 15:19:06    332s] INFO: Total Number of Tie Cells (TIELOX1MA10TR) placed: 1  
[12/09 15:19:06    332s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2377.9M, EPOCH TIME: 1670620746.843292
[12/09 15:19:06    332s] All LLGs are deleted
[12/09 15:19:06    332s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2377.9M, EPOCH TIME: 1670620746.863386
[12/09 15:19:06    332s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.053, REAL:0.060, MEM:2377.9M, EPOCH TIME: 1670620746.923018
[12/09 15:19:06    332s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.077, REAL:0.084, MEM:2374.9M, EPOCH TIME: 1670620746.927644
[12/09 15:19:07    333s] <CMD> optDesign -preCTS
[12/09 15:19:07    333s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2028.7M, totSessionCpu=0:05:33 **
[12/09 15:19:07    333s] Executing: place_opt_design -opt
[12/09 15:19:07    333s] **ERROR: (IMPSP-9537):	'setPlaceMode -place_design_floorplan_mode true' is not supported in place_opt_design. Please use place_design instead.<CMD> optDesign -preCTS -drv
[12/09 15:19:07    333s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2028.8M, totSessionCpu=0:05:33 **
[12/09 15:19:07    333s] **WARN: (IMPOPT-576):	16 nets have unplaced terms. 
[12/09 15:19:07    333s] **INFO: User settings:
[12/09 15:19:07    333s] setDesignMode -topRoutingLayer               M6
[12/09 15:19:07    333s] setExtractRCMode -engine                     preRoute
[12/09 15:19:07    333s] setDelayCalMode -enable_high_fanout          true
[12/09 15:19:07    333s] setDelayCalMode -engine                      aae
[12/09 15:19:07    333s] setDelayCalMode -ignoreNetLoad               false
[12/09 15:19:07    333s] setDelayCalMode -socv_accuracy_mode          low
[12/09 15:19:07    333s] setOptMode -allEndPoints                     true
[12/09 15:19:07    333s] setOptMode -effort                           high
[12/09 15:19:07    333s] setOptMode -fixFanoutLoad                    true
[12/09 15:19:07    333s] setOptMode -fixHoldAllowSetupTnsDegrade      false
[12/09 15:19:07    333s] setOptMode -leakagePowerEffort               none
[12/09 15:19:07    333s] setOptMode -preserveAssertions               false
[12/09 15:19:07    333s] setPlaceMode -place_design_floorplan_mode    true
[12/09 15:19:07    333s] setPlaceMode -place_global_clock_gate_aware  false
[12/09 15:19:07    333s] setPlaceMode -place_global_cong_effort       high
[12/09 15:19:07    333s] setPlaceMode -place_global_place_io_pins     false
[12/09 15:19:07    333s] setPlaceMode -timingDriven                   true
[12/09 15:19:07    333s] setAnalysisMode -analysisType                bcwc
[12/09 15:19:07    333s] setAnalysisMode -checkType                   setup
[12/09 15:19:07    333s] setAnalysisMode -clkSrcPath                  false
[12/09 15:19:07    333s] setAnalysisMode -clockPropagation            forcedIdeal
[12/09 15:19:07    333s] setRouteMode -earlyGlobalMaxRouteLayer       6
[12/09 15:19:07    333s] 
[12/09 15:19:07    333s] **INFO: Enabling NR-eGR flow for DRV Fixing.
[12/09 15:19:07    333s] [EEQ-INFO] #EEQ #Cell
[12/09 15:19:07    333s] [EEQ-INFO] 1    868
[12/09 15:19:07    333s] [EEQ-INFO] Opt(LEF/DEF) master EEQ cnt: 868(868)
[12/09 15:19:07    333s] *** optDesign #1 [begin] : totSession cpu/real = 0:05:33.3/0:06:16.8 (0.9), mem = 2374.9M
[12/09 15:19:07    333s] *** InitOpt #1 [begin] : totSession cpu/real = 0:05:33.3/0:06:16.8 (0.9), mem = 2374.9M
[12/09 15:19:07    333s] GigaOpt running with 4 threads.
[12/09 15:19:07    333s] Info: 4 threads available for lower-level modules during optimization.
[12/09 15:19:07    333s] OPERPROF: Starting DPlace-Init at level 1, MEM:2374.9M, EPOCH TIME: 1670620747.368310
[12/09 15:19:07    333s] z: 2, totalTracks: 1
[12/09 15:19:07    333s] z: 4, totalTracks: 1
[12/09 15:19:07    333s] z: 6, totalTracks: 1
[12/09 15:19:07    333s] z: 8, totalTracks: 1
[12/09 15:19:07    333s] All LLGs are deleted
[12/09 15:19:07    333s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2374.9M, EPOCH TIME: 1670620747.515484
[12/09 15:19:07    333s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:2374.9M, EPOCH TIME: 1670620747.516346
[12/09 15:19:07    333s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2374.9M, EPOCH TIME: 1670620747.654069
[12/09 15:19:07    333s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2374.9M, EPOCH TIME: 1670620747.659771
[12/09 15:19:07    333s] Core basic site is TSMC65ADV10TSITE
[12/09 15:19:07    333s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2374.9M, EPOCH TIME: 1670620747.688368
[12/09 15:19:07    333s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.008, REAL:0.051, MEM:2374.9M, EPOCH TIME: 1670620747.739046
[12/09 15:19:07    333s] Fast DP-INIT is on for default
[12/09 15:19:07    333s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.067, REAL:0.121, MEM:2374.9M, EPOCH TIME: 1670620747.780846
[12/09 15:19:07    333s] 
[12/09 15:19:07    333s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/09 15:19:07    333s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.129, REAL:0.186, MEM:2374.9M, EPOCH TIME: 1670620747.840462
[12/09 15:19:07    333s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=2374.9MB).
[12/09 15:19:07    333s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.356, REAL:0.559, MEM:2374.9M, EPOCH TIME: 1670620747.927679
[12/09 15:19:07    333s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2374.9M, EPOCH TIME: 1670620747.928067
[12/09 15:19:07    333s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.023, REAL:0.028, MEM:2374.9M, EPOCH TIME: 1670620747.955657
[12/09 15:19:07    333s] 
[12/09 15:19:07    333s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/09 15:19:07    333s] Summary for sequential cells identification: 
[12/09 15:19:07    333s]   Identified SBFF number: 148
[12/09 15:19:07    333s]   Identified MBFF number: 0
[12/09 15:19:07    333s]   Identified SB Latch number: 0
[12/09 15:19:07    333s]   Identified MB Latch number: 0
[12/09 15:19:07    333s]   Not identified SBFF number: 0
[12/09 15:19:07    333s]   Not identified MBFF number: 0
[12/09 15:19:07    333s]   Not identified SB Latch number: 0
[12/09 15:19:07    333s]   Not identified MB Latch number: 0
[12/09 15:19:07    333s]   Number of sequential cells which are not FFs: 106
[12/09 15:19:08    333s]  Visiting view : slowView
[12/09 15:19:08    333s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/09 15:19:08    333s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/09 15:19:08    333s]  Visiting view : fastView
[12/09 15:19:08    333s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/09 15:19:08    333s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/09 15:19:08    333s] TLC MultiMap info (StdDelay):
[12/09 15:19:08    333s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/09 15:19:08    333s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/09 15:19:08    333s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/09 15:19:08    333s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/09 15:19:08    333s]  Setting StdDelay to: 15.6ps
[12/09 15:19:08    333s] 
[12/09 15:19:08    333s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/09 15:19:08    333s] 
[12/09 15:19:08    333s] Creating Lib Analyzer ...
[12/09 15:19:08    333s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/09 15:19:08    333s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/09 15:19:08    333s] Total number of usable buffers from Lib Analyzer: 74 ( BUFX1MA10TR BUFX1BA10TR BUFX0P8MA10TR BUFX0P8BA10TR BUFX0P7MA10TR BUFX0P7BA10TR BUFHX1MA10TR BUFHX0P8MA10TR BUFHX0P7MA10TR BUFX2MA10TR BUFX2BA10TR BUFX1P7MA10TR BUFX1P7BA10TR BUFX1P4MA10TR BUFX1P4BA10TR BUFX1P2MA10TR BUFX1P2BA10TR BUFHX1P7MA10TR BUFHX1P4MA10TR BUFHX1P2MA10TR BUFX3MA10TR BUFX3BA10TR BUFX2P5MA10TR BUFX2P5BA10TR BUFHX2MA10TR FRICGX1BA10TR FRICGX0P8BA10TR FRICGX0P7BA10TR FRICGX0P6BA10TR FRICGX0P5BA10TR BUFHX3MA10TR BUFHX2P5MA10TR FRICGX2BA10TR FRICGX1P7BA10TR FRICGX1P4BA10TR FRICGX1P2BA10TR BUFX4MA10TR BUFX4BA10TR BUFX3P5MA10TR BUFX3P5BA10TR FRICGX3BA10TR FRICGX2P5BA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFHX3P5MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR FRICGX4BA10TR FRICGX3P5BA10TR BUFHX6MA10TR FRICGX5BA10TR BUFX7P5MA10TR BUFX7P5BA10TR FRICGX6BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR FRICGX7P5BA10TR BUFX11MA10TR BUFX11BA10TR BUFHX9MA10TR FRICGX9BA10TR BUFX13MA10TR BUFX13BA10TR BUFHX11MA10TR FRICGX11BA10TR FRICGX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX13MA10TR FRICGX16BA10TR BUFHX16MA10TR)
[12/09 15:19:08    333s] Total number of usable inverters from Lib Analyzer: 40 ( INVX1MA10TR INVX1BA10TR INVX0P8MA10TR INVX0P8BA10TR INVX0P7MA10TR INVX0P7BA10TR INVX0P6MA10TR INVX0P6BA10TR INVX0P5MA10TR INVX0P5BA10TR INVX2MA10TR INVX2BA10TR INVX1P7MA10TR INVX1P7BA10TR INVX1P4MA10TR INVX1P4BA10TR INVX1P2MA10TR INVX1P2BA10TR INVX3MA10TR INVX3BA10TR INVX2P5MA10TR INVX2P5BA10TR INVX4MA10TR INVX4BA10TR INVX3P5MA10TR INVX3P5BA10TR INVX5MA10TR INVX5BA10TR INVX6MA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9MA10TR INVX9BA10TR INVX11MA10TR INVX11BA10TR INVX13MA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/09 15:19:08    333s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/09 15:19:08    333s] 
[12/09 15:19:08    333s] {RT default_rc_corner 0 6 6 0}
[12/09 15:19:11    336s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:36 mem=2378.9M
[12/09 15:19:11    336s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:36 mem=2378.9M
[12/09 15:19:11    336s] Creating Lib Analyzer, finished. 
[12/09 15:19:11    336s] **WARN: (IMPOPT-665):	gpio_pins[9] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 15:19:11    336s] Type 'man IMPOPT-665' for more detail.
[12/09 15:19:11    336s] **WARN: (IMPOPT-665):	gpio_pins[8] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 15:19:11    336s] Type 'man IMPOPT-665' for more detail.
[12/09 15:19:11    336s] **WARN: (IMPOPT-665):	gpio_pins[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 15:19:11    336s] Type 'man IMPOPT-665' for more detail.
[12/09 15:19:11    336s] **WARN: (IMPOPT-665):	gpio_pins[6] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 15:19:11    336s] Type 'man IMPOPT-665' for more detail.
[12/09 15:19:11    336s] **WARN: (IMPOPT-665):	gpio_pins[5] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 15:19:11    336s] Type 'man IMPOPT-665' for more detail.
[12/09 15:19:11    336s] **WARN: (IMPOPT-665):	gpio_pins[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 15:19:11    336s] Type 'man IMPOPT-665' for more detail.
[12/09 15:19:11    336s] **WARN: (IMPOPT-665):	gpio_pins[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 15:19:11    336s] Type 'man IMPOPT-665' for more detail.
[12/09 15:19:11    336s] **WARN: (IMPOPT-665):	gpio_pins[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 15:19:11    336s] Type 'man IMPOPT-665' for more detail.
[12/09 15:19:11    336s] **WARN: (IMPOPT-665):	gpio_pins[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 15:19:11    336s] Type 'man IMPOPT-665' for more detail.
[12/09 15:19:11    336s] **WARN: (IMPOPT-665):	gpio_pins[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 15:19:11    336s] Type 'man IMPOPT-665' for more detail.
[12/09 15:19:11    336s] **WARN: (IMPOPT-665):	external_qspi_pins[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 15:19:11    336s] Type 'man IMPOPT-665' for more detail.
[12/09 15:19:11    336s] **WARN: (IMPOPT-665):	external_qspi_pins[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 15:19:11    336s] Type 'man IMPOPT-665' for more detail.
[12/09 15:19:11    336s] **WARN: (IMPOPT-665):	external_qspi_pins[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 15:19:11    336s] Type 'man IMPOPT-665' for more detail.
[12/09 15:19:11    336s] **WARN: (IMPOPT-665):	external_qspi_pins[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 15:19:11    336s] Type 'man IMPOPT-665' for more detail.
[12/09 15:19:11    336s] **WARN: (IMPOPT-665):	external_qspi_ck_o : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 15:19:11    336s] Type 'man IMPOPT-665' for more detail.
[12/09 15:19:11    336s] **WARN: (IMPOPT-665):	external_qspi_cs_o : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 15:19:11    336s] Type 'man IMPOPT-665' for more detail.
[12/09 15:19:11    336s] #optDebug: fT-S <1 1 0 0 0>
[12/09 15:19:11    336s] **optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 1988.8M, totSessionCpu=0:05:36 **
[12/09 15:19:11    336s] *** optDesign -preCTS ***
[12/09 15:19:11    336s] DRC Margin: user margin 0.0; extra margin 0.2
[12/09 15:19:11    336s] Setup Target Slack: user slack 0; extra slack 0.0
[12/09 15:19:11    336s] Hold Target Slack: user slack 0
[12/09 15:19:11    336s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[12/09 15:19:11    336s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2342.9M, EPOCH TIME: 1670620751.972486
[12/09 15:19:12    336s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.185, MEM:2342.9M, EPOCH TIME: 1670620752.157023
[12/09 15:19:12    336s] 
[12/09 15:19:12    336s] TimeStamp Deleting Cell Server Begin ...
[12/09 15:19:12    336s] Deleting Lib Analyzer.
[12/09 15:19:12    336s] 
[12/09 15:19:12    336s] TimeStamp Deleting Cell Server End ...
[12/09 15:19:12    336s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/09 15:19:12    336s] 
[12/09 15:19:12    336s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/09 15:19:12    336s] Summary for sequential cells identification: 
[12/09 15:19:12    336s]   Identified SBFF number: 148
[12/09 15:19:12    336s]   Identified MBFF number: 0
[12/09 15:19:12    336s]   Identified SB Latch number: 0
[12/09 15:19:12    336s]   Identified MB Latch number: 0
[12/09 15:19:12    336s]   Not identified SBFF number: 0
[12/09 15:19:12    336s]   Not identified MBFF number: 0
[12/09 15:19:12    336s]   Not identified SB Latch number: 0
[12/09 15:19:12    336s]   Not identified MB Latch number: 0
[12/09 15:19:12    336s]   Number of sequential cells which are not FFs: 106
[12/09 15:19:12    336s]  Visiting view : slowView
[12/09 15:19:12    336s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/09 15:19:12    336s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/09 15:19:12    336s]  Visiting view : fastView
[12/09 15:19:12    336s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/09 15:19:12    336s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/09 15:19:12    336s] TLC MultiMap info (StdDelay):
[12/09 15:19:12    336s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/09 15:19:12    336s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/09 15:19:12    336s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/09 15:19:12    336s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/09 15:19:12    336s]  Setting StdDelay to: 15.6ps
[12/09 15:19:12    336s] 
[12/09 15:19:12    336s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/09 15:19:12    336s] 
[12/09 15:19:12    336s] TimeStamp Deleting Cell Server Begin ...
[12/09 15:19:12    336s] 
[12/09 15:19:12    336s] TimeStamp Deleting Cell Server End ...
[12/09 15:19:12    336s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2342.9M, EPOCH TIME: 1670620752.616729
[12/09 15:19:12    336s] All LLGs are deleted
[12/09 15:19:12    336s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2342.9M, EPOCH TIME: 1670620752.616830
[12/09 15:19:12    336s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.002, REAL:0.002, MEM:2342.9M, EPOCH TIME: 1670620752.618653
[12/09 15:19:12    336s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.003, REAL:0.003, MEM:2336.9M, EPOCH TIME: 1670620752.619318
[12/09 15:19:12    336s] Start to check current routing status for nets...
[12/09 15:19:13    337s] Net external_qspi_ck_o is not routed.
[12/09 15:19:13    337s] Early Global Route is going to be called for routing.
[12/09 15:19:13    337s] End to check current routing status for nets (mem=2336.9M)
[12/09 15:19:13    337s] ### Creating LA Mngr. totSessionCpu=0:05:38 mem=2336.9M
[12/09 15:19:13    337s] ### Creating LA Mngr, finished. totSessionCpu=0:05:38 mem=2336.9M
[12/09 15:19:13    337s] Started Early Global Route kernel ( Curr Mem: 2336.89 MB )
[12/09 15:19:13    337s] (I)      ==================== Layers =====================
[12/09 15:19:13    337s] (I)      +-----+----+---------+---------+--------+-------+
[12/09 15:19:13    337s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/09 15:19:13    337s] (I)      +-----+----+---------+---------+--------+-------+
[12/09 15:19:13    337s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/09 15:19:13    337s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/09 15:19:13    337s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/09 15:19:13    337s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/09 15:19:13    337s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/09 15:19:13    337s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/09 15:19:13    337s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/09 15:19:13    337s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/09 15:19:13    337s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/09 15:19:13    337s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/09 15:19:13    337s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/09 15:19:13    337s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/09 15:19:13    337s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/09 15:19:13    337s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/09 15:19:13    337s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/09 15:19:13    337s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/09 15:19:13    337s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/09 15:19:13    337s] (I)      +-----+----+---------+---------+--------+-------+
[12/09 15:19:13    337s] (I)      |  64 | 64 |     RVT | implant |        |       |
[12/09 15:19:13    337s] (I)      |  65 | 65 |     HVT | implant |        |       |
[12/09 15:19:13    337s] (I)      |  66 | 66 |     LVT | implant |        |       |
[12/09 15:19:13    337s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[12/09 15:19:13    337s] (I)      |  67 | 67 | OVERLAP | overlap |        |       |
[12/09 15:19:13    337s] (I)      +-----+----+---------+---------+--------+-------+
[12/09 15:19:13    337s] (I)      Started Import and model ( Curr Mem: 2336.89 MB )
[12/09 15:19:13    337s] (I)      Default power domain name = toplevel_498
[12/09 15:19:13    337s] .== Non-default Options ==
[12/09 15:19:15    338s] (I)      Maximum routing layer                              : 6
[12/09 15:19:15    338s] (I)      Number of threads                                  : 4
[12/09 15:19:15    338s] (I)      Method to set GCell size                           : row
[12/09 15:19:15    338s] (I)      Counted 10037 PG shapes. We will not process PG shapes layer by layer.
[12/09 15:19:15    338s] (I)      Use row-based GCell size
[12/09 15:19:15    338s] (I)      Use row-based GCell align
[12/09 15:19:15    338s] (I)      layer 0 area = 168000
[12/09 15:19:15    338s] (I)      layer 1 area = 208000
[12/09 15:19:15    338s] (I)      layer 2 area = 208000
[12/09 15:19:15    338s] (I)      layer 3 area = 208000
[12/09 15:19:15    338s] (I)      layer 4 area = 208000
[12/09 15:19:15    338s] (I)      layer 5 area = 208000
[12/09 15:19:15    338s] (I)      GCell unit size   : 4000
[12/09 15:19:15    338s] (I)      GCell multiplier  : 1
[12/09 15:19:15    338s] (I)      GCell row height  : 4000
[12/09 15:19:15    338s] (I)      Actual row height : 4000
[12/09 15:19:15    338s] (I)      GCell align ref   : 0 0
[12/09 15:19:15    338s] [NR-eGR] Track table information for default rule: 
[12/09 15:19:15    338s] [NR-eGR] M1 has no routable track
[12/09 15:19:15    338s] [NR-eGR] M2 has single uniform track structure
[12/09 15:19:15    338s] [NR-eGR] M3 has single uniform track structure
[12/09 15:19:15    338s] [NR-eGR] M4 has single uniform track structure
[12/09 15:19:15    338s] [NR-eGR] M5 has single uniform track structure
[12/09 15:19:15    338s] [NR-eGR] M6 has single uniform track structure
[12/09 15:19:15    338s] (I)      =============== Default via ================
[12/09 15:19:15    338s] (I)      +---+------------------+-------------------+
[12/09 15:19:15    338s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[12/09 15:19:15    338s] (I)      +---+------------------+-------------------+
[12/09 15:19:15    338s] (I)      | 1 |    3  VIA1_X     |   34  VIA1_2CUT_W |
[12/09 15:19:15    338s] (I)      | 2 |    7  VIA2_X     |   39  VIA2_2CUT_N |
[12/09 15:19:15    338s] (I)      | 3 |   11  VIA3_X     |   41  VIA3_2CUT_E |
[12/09 15:19:15    338s] (I)      | 4 |   15  VIA4_X     |   45  VIA4_2CUT_E |
[12/09 15:19:15    338s] (I)      | 5 |   19  VIA5_X     |   51  VIA5_2CUT_N |
[12/09 15:19:15    338s] (I)      | 6 |   23  VIA6_X     |   54  VIA6_2CUT_W |
[12/09 15:19:15    338s] (I)      | 7 |   27  VIA7_X     |   57  VIA7_2CUT_E |
[12/09 15:19:15    338s] (I)      | 8 |   31  VIA8_X     |   62  VIA8_2CUT_W |
[12/09 15:19:15    338s] (I)      +---+------------------+-------------------+
[12/09 15:19:15    338s] [NR-eGR] Read 16854 PG shapes
[12/09 15:19:15    338s] [NR-eGR] Read 0 clock shapes
[12/09 15:19:15    338s] [NR-eGR] Read 0 other shapes
[12/09 15:19:15    338s] [NR-eGR] #Routing Blockages  : 0
[12/09 15:19:15    338s] [NR-eGR] #Instance Blockages : 0
[12/09 15:19:15    338s] [NR-eGR] #PG Blockages       : 16854
[12/09 15:19:15    338s] [NR-eGR] #Halo Blockages     : 0
[12/09 15:19:15    338s] [NR-eGR] #Boundary Blockages : 0
[12/09 15:19:15    338s] [NR-eGR] #Clock Blockages    : 0
[12/09 15:19:15    338s] [NR-eGR] #Other Blockages    : 0
[12/09 15:19:15    338s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/09 15:19:15    338s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/09 15:19:15    338s] [NR-eGR] Read 152968 nets ( ignored 0 )
[12/09 15:19:15    338s] (I)      early_global_route_priority property id does not exist.
[12/09 15:19:15    338s] (I)      Read Num Blocks=16854  Num Prerouted Wires=0  Num CS=0
[12/09 15:19:15    338s] (I)      Layer 1 (V) : #blockages 4812 : #preroutes 0
[12/09 15:19:15    338s] (I)      Layer 2 (H) : #blockages 4812 : #preroutes 0
[12/09 15:19:15    338s] (I)      Layer 3 (V) : #blockages 4812 : #preroutes 0
[12/09 15:19:15    338s] (I)      Layer 4 (H) : #blockages 2418 : #preroutes 0
[12/09 15:19:15    338s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[12/09 15:19:15    338s] (I)      Number of ignored nets                =      0
[12/09 15:19:15    338s] (I)      Number of connected nets              =      0
[12/09 15:19:15    338s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/09 15:19:15    338s] (I)      Number of clock nets                  =     11.  Ignored: No
[12/09 15:19:15    338s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/09 15:19:15    338s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/09 15:19:15    338s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/09 15:19:15    338s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/09 15:19:15    338s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/09 15:19:15    338s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/09 15:19:15    338s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/09 15:19:15    338s] [NR-eGR] There are 11 clock nets ( 0 with NDR ).
[12/09 15:19:15    338s] (I)      Ndr track 0 does not exist
[12/09 15:19:15    338s] (I)      ---------------------Grid Graph Info--------------------
[12/09 15:19:15    338s] (I)      Routing area        : (0, 0) - (1600000, 1600000)
[12/09 15:19:15    338s] (I)      Core area           : (0, 0) - (1600000, 1600000)
[12/09 15:19:15    338s] (I)      Site width          :   400  (dbu)
[12/09 15:19:15    338s] (I)      Row height          :  4000  (dbu)
[12/09 15:19:15    338s] (I)      GCell row height    :  4000  (dbu)
[12/09 15:19:15    338s] (I)      GCell width         :  4000  (dbu)
[12/09 15:19:15    338s] (I)      GCell height        :  4000  (dbu)
[12/09 15:19:15    338s] (I)      Grid                :   400   400     6
[12/09 15:19:15    338s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/09 15:19:15    338s] (I)      Vertical capacity   :     0  4000     0  4000     0  4000
[12/09 15:19:15    338s] (I)      Horizontal capacity :     0     0  4000     0  4000     0
[12/09 15:19:15    338s] (I)      Default wire width  :   180   200   200   200   200   200
[12/09 15:19:15    338s] (I)      Default wire space  :   180   200   200   200   200   200
[12/09 15:19:15    338s] (I)      Default wire pitch  :   360   400   400   400   400   400
[12/09 15:19:15    338s] (I)      Default pitch size  :   360   400   400   400   400   400
[12/09 15:19:15    338s] (I)      First track coord   :     0   200   200   200   200   200
[12/09 15:19:15    338s] (I)      Num tracks per GCell: 11.11 10.00 10.00 10.00 10.00 10.00
[12/09 15:19:15    338s] (I)      Total num of tracks :     0  4000  4000  4000  4000  4000
[12/09 15:19:15    338s] (I)      Num of masks        :     1     1     1     1     1     1
[12/09 15:19:15    338s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/09 15:19:15    338s] (I)      --------------------------------------------------------
[12/09 15:19:15    338s] 
[12/09 15:19:15    338s] [NR-eGR] ============ Routing rule table ============
[12/09 15:19:15    338s] [NR-eGR] Rule id: 0  Nets: 152968
[12/09 15:19:15    338s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/09 15:19:15    338s] (I)                    Layer    2    3    4    5    6 
[12/09 15:19:15    338s] (I)                    Pitch  400  400  400  400  400 
[12/09 15:19:15    338s] (I)             #Used tracks    1    1    1    1    1 
[12/09 15:19:15    338s] (I)       #Fully used tracks    1    1    1    1    1 
[12/09 15:19:15    338s] [NR-eGR] ========================================
[12/09 15:19:15    338s] [NR-eGR] 
[12/09 15:19:15    338s] (I)      =============== Blocked Tracks ===============
[12/09 15:19:15    338s] (I)      +-------+---------+----------+---------------+
[12/09 15:19:15    338s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/09 15:19:15    338s] (I)      +-------+---------+----------+---------------+
[12/09 15:19:15    338s] (I)      |     1 |       0 |        0 |         0.00% |
[12/09 15:19:15    338s] (I)      |     2 | 1600000 |    30800 |         1.93% |
[12/09 15:19:15    338s] (I)      |     3 | 1600000 |    14400 |         0.90% |
[12/09 15:19:15    338s] (I)      |     4 | 1600000 |    30800 |         1.93% |
[12/09 15:19:15    338s] (I)      |     5 | 1600000 |    64000 |         4.00% |
[12/09 15:19:15    338s] (I)      |     6 | 1600000 |        0 |         0.00% |
[12/09 15:19:15    338s] (I)      +-------+---------+----------+---------------+
[12/09 15:19:15    338s] (I)      Finished Import and model ( CPU: 1.17 sec, Real: 1.95 sec, Curr Mem: 2506.95 MB )
[12/09 15:19:15    338s] (I)      Reset routing kernel
[12/09 15:19:15    338s] (I)      Started Global Routing ( Curr Mem: 2506.95 MB )
[12/09 15:19:15    338s] (I)      totalPins=576313  totalGlobalPin=557462 (96.73%)
[12/09 15:19:16    339s] (I)      total 2D Cap : 7930800 = (3152800 H, 4778000 V)
[12/09 15:19:16    339s] [NR-eGR] Layer group 1: route 152968 net(s) in layer range [2, 6]
[12/09 15:19:16    339s] (I)      
[12/09 15:19:16    339s] (I)      ============  Phase 1a Route ============
[12/09 15:19:16    340s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/09 15:19:16    340s] (I)      Usage: 1584569 = (840197 H, 744372 V) = (26.65% H, 15.58% V) = (1.680e+06um H, 1.489e+06um V)
[12/09 15:19:17    340s] (I)      
[12/09 15:19:17    340s] (I)      ============  Phase 1b Route ============
[12/09 15:19:17    340s] (I)      Usage: 1584750 = (840244 H, 744506 V) = (26.65% H, 15.58% V) = (1.680e+06um H, 1.489e+06um V)
[12/09 15:19:17    340s] (I)      Overflow of layer group 1: 0.06% H + 0.00% V. EstWL: 3.169500e+06um
[12/09 15:19:17    340s] (I)      Congestion metric : 0.06%H 0.00%V, 0.06%HV
[12/09 15:19:17    340s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/09 15:19:17    340s] (I)      
[12/09 15:19:17    340s] (I)      ============  Phase 1c Route ============
[12/09 15:19:17    340s] (I)      Level2 Grid: 80 x 80
[12/09 15:19:17    340s] (I)      Usage: 1584752 = (840244 H, 744508 V) = (26.65% H, 15.58% V) = (1.680e+06um H, 1.489e+06um V)
[12/09 15:19:17    340s] (I)      
[12/09 15:19:17    340s] (I)      ============  Phase 1d Route ============
[12/09 15:19:17    340s] (I)      Usage: 1584830 = (840234 H, 744596 V) = (26.65% H, 15.58% V) = (1.680e+06um H, 1.489e+06um V)
[12/09 15:19:17    340s] (I)      
[12/09 15:19:17    340s] (I)      ============  Phase 1e Route ============
[12/09 15:19:17    340s] (I)      Usage: 1584830 = (840234 H, 744596 V) = (26.65% H, 15.58% V) = (1.680e+06um H, 1.489e+06um V)
[12/09 15:19:17    340s] [NR-eGR] Early Global Route overflow of layer group 1: 0.06% H + 0.00% V. EstWL: 3.169660e+06um
[12/09 15:19:17    340s] (I)      
[12/09 15:19:17    340s] (I)      ============  Phase 1l Route ============
[12/09 15:19:18    341s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/09 15:19:18    341s] (I)      Layer  2:    1586783    689242        82           0     1596000    ( 0.00%) 
[12/09 15:19:18    341s] (I)      Layer  3:    1586081    678291       125           0     1596000    ( 0.00%) 
[12/09 15:19:18    341s] (I)      Layer  4:    1586783    287436         0           0     1596000    ( 0.00%) 
[12/09 15:19:18    341s] (I)      Layer  5:    1564328    196191       291           0     1596000    ( 0.00%) 
[12/09 15:19:18    341s] (I)      Layer  6:    1596000     22565         0           0     1596000    ( 0.00%) 
[12/09 15:19:18    341s] (I)      Total:       7919975   1873725       498           0     7980000    ( 0.00%) 
[12/09 15:19:18    341s] (I)      
[12/09 15:19:18    341s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/09 15:19:18    341s] [NR-eGR]                        OverCon           OverCon           OverCon            
[12/09 15:19:18    341s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[12/09 15:19:18    341s] [NR-eGR]        Layer             (1-2)             (3-4)             (5-6)    OverCon
[12/09 15:19:18    341s] [NR-eGR] --------------------------------------------------------------------------------
[12/09 15:19:18    341s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/09 15:19:18    341s] [NR-eGR]      M2 ( 2)        75( 0.05%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[12/09 15:19:18    341s] [NR-eGR]      M3 ( 3)        99( 0.06%)         2( 0.00%)         0( 0.00%)   ( 0.06%) 
[12/09 15:19:18    341s] [NR-eGR]      M4 ( 4)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/09 15:19:18    341s] [NR-eGR]      M5 ( 5)       152( 0.10%)        22( 0.01%)         6( 0.00%)   ( 0.11%) 
[12/09 15:19:18    341s] [NR-eGR]      M6 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/09 15:19:18    341s] [NR-eGR] --------------------------------------------------------------------------------
[12/09 15:19:18    341s] [NR-eGR]        Total       326( 0.04%)        24( 0.00%)         6( 0.00%)   ( 0.04%) 
[12/09 15:19:18    341s] [NR-eGR] 
[12/09 15:19:18    341s] (I)      Finished Global Routing ( CPU: 3.04 sec, Real: 2.87 sec, Curr Mem: 2506.95 MB )
[12/09 15:19:18    341s] (I)      total 2D Cap : 7936800 = (3155200 H, 4781600 V)
[12/09 15:19:18    341s] [NR-eGR] Overflow after Early Global Route 0.02% H + 0.00% V
[12/09 15:19:18    341s] (I)      ============= Track Assignment ============
[12/09 15:19:18    341s] (I)      Started Track Assignment (4T) ( Curr Mem: 2506.95 MB )
[12/09 15:19:18    341s] (I)      Initialize Track Assignment ( max pin layer : 9 )
[12/09 15:19:18    341s] (I)      Run Multi-thread track assignment
[12/09 15:19:20    344s] (I)      Finished Track Assignment (4T) ( CPU: 2.90 sec, Real: 1.65 sec, Curr Mem: 2561.37 MB )
[12/09 15:19:20    344s] (I)      Started Export ( Curr Mem: 2561.37 MB )
[12/09 15:19:21    345s] [NR-eGR]             Length (um)     Vias 
[12/09 15:19:21    345s] [NR-eGR] ---------------------------------
[12/09 15:19:21    345s] [NR-eGR]  M1  (1H)             0   576294 
[12/09 15:19:21    345s] [NR-eGR]  M2  (2V)       1008857   852012 
[12/09 15:19:21    345s] [NR-eGR]  M3  (3H)       1353209   100185 
[12/09 15:19:21    345s] [NR-eGR]  M4  (4V)        558747    36825 
[12/09 15:19:21    345s] [NR-eGR]  M5  (5H)        393107     2769 
[12/09 15:19:21    345s] [NR-eGR]  M6  (6V)         45257        0 
[12/09 15:19:21    345s] [NR-eGR]  M7  (7H)             0        0 
[12/09 15:19:21    345s] [NR-eGR]  M8  (8V)             0        0 
[12/09 15:19:21    345s] [NR-eGR]  M9  (9H)             0        0 
[12/09 15:19:21    345s] [NR-eGR] ---------------------------------
[12/09 15:19:21    345s] [NR-eGR]      Total      3359178  1568085 
[12/09 15:19:21    345s] [NR-eGR] --------------------------------------------------------------------------
[12/09 15:19:21    345s] [NR-eGR] Total half perimeter of net bounding box: 2422060um
[12/09 15:19:21    345s] [NR-eGR] Total length: 3359178um, number of vias: 1568085
[12/09 15:19:21    345s] [NR-eGR] --------------------------------------------------------------------------
[12/09 15:19:21    345s] [NR-eGR] Total eGR-routed clock nets wire length: 111121um, number of vias: 84859
[12/09 15:19:21    345s] [NR-eGR] --------------------------------------------------------------------------
[12/09 15:19:21    346s] (I)      Finished Export ( CPU: 1.50 sec, Real: 1.16 sec, Curr Mem: 2602.37 MB )
[12/09 15:19:21    346s] [NR-eGR] Finished Early Global Route kernel ( CPU: 8.75 sec, Real: 7.85 sec, Curr Mem: 2602.37 MB )
[12/09 15:19:21    346s] (I)      ====================================== Runtime Summary ======================================
[12/09 15:19:21    346s] (I)       Step                                              %     Start    Finish      Real       CPU 
[12/09 15:19:21    346s] (I)      ---------------------------------------------------------------------------------------------
[12/09 15:19:21    346s] (I)       Early Global Route kernel                   100.00%  0.00 sec  7.85 sec  7.85 sec  8.75 sec 
[12/09 15:19:21    346s] (I)       +-Import and model                           24.80%  0.03 sec  1.98 sec  1.95 sec  1.17 sec 
[12/09 15:19:21    346s] (I)       | +-Create place DB                          16.94%  0.03 sec  1.36 sec  1.33 sec  0.82 sec 
[12/09 15:19:21    346s] (I)       | | +-Import place data                      16.94%  0.03 sec  1.36 sec  1.33 sec  0.82 sec 
[12/09 15:19:21    346s] (I)       | | | +-Read instances and placement          4.82%  0.05 sec  0.43 sec  0.38 sec  0.25 sec 
[12/09 15:19:21    346s] (I)       | | | +-Read nets                            11.80%  0.43 sec  1.36 sec  0.93 sec  0.57 sec 
[12/09 15:19:21    346s] (I)       | +-Create route DB                           6.83%  1.36 sec  1.90 sec  0.54 sec  0.29 sec 
[12/09 15:19:21    346s] (I)       | | +-Import route data (4T)                  6.51%  1.38 sec  1.90 sec  0.51 sec  0.29 sec 
[12/09 15:19:21    346s] (I)       | | | +-Read blockages ( Layer 2-6 )          0.51%  1.41 sec  1.45 sec  0.04 sec  0.04 sec 
[12/09 15:19:21    346s] (I)       | | | | +-Read routing blockages              0.00%  1.41 sec  1.41 sec  0.00 sec  0.00 sec 
[12/09 15:19:21    346s] (I)       | | | | +-Read instance blockages             0.47%  1.41 sec  1.45 sec  0.04 sec  0.04 sec 
[12/09 15:19:21    346s] (I)       | | | | +-Read PG blockages                   0.03%  1.45 sec  1.45 sec  0.00 sec  0.00 sec 
[12/09 15:19:21    346s] (I)       | | | | +-Read clock blockages                0.00%  1.45 sec  1.45 sec  0.00 sec  0.00 sec 
[12/09 15:19:21    346s] (I)       | | | | +-Read other blockages                0.00%  1.45 sec  1.45 sec  0.00 sec  0.00 sec 
[12/09 15:19:21    346s] (I)       | | | | +-Read boundary cut boxes             0.00%  1.45 sec  1.45 sec  0.00 sec  0.00 sec 
[12/09 15:19:21    346s] (I)       | | | +-Read blackboxes                       0.00%  1.45 sec  1.45 sec  0.00 sec  0.00 sec 
[12/09 15:19:21    346s] (I)       | | | +-Read prerouted                        0.08%  1.45 sec  1.46 sec  0.01 sec  0.01 sec 
[12/09 15:19:21    346s] (I)       | | | +-Read unlegalized nets                 0.50%  1.46 sec  1.50 sec  0.04 sec  0.04 sec 
[12/09 15:19:21    346s] (I)       | | | +-Read nets                             1.93%  1.50 sec  1.65 sec  0.15 sec  0.07 sec 
[12/09 15:19:21    346s] (I)       | | | +-Set up via pillars                    0.04%  1.69 sec  1.70 sec  0.00 sec  0.00 sec 
[12/09 15:19:21    346s] (I)       | | | +-Initialize 3D grid graph              0.03%  1.72 sec  1.72 sec  0.00 sec  0.00 sec 
[12/09 15:19:21    346s] (I)       | | | +-Model blockage capacity               1.93%  1.72 sec  1.88 sec  0.15 sec  0.08 sec 
[12/09 15:19:21    346s] (I)       | | | | +-Initialize 3D capacity              1.76%  1.72 sec  1.86 sec  0.14 sec  0.07 sec 
[12/09 15:19:21    346s] (I)       | +-Read aux data                             0.00%  1.90 sec  1.90 sec  0.00 sec  0.00 sec 
[12/09 15:19:21    346s] (I)       | +-Others data preparation                   0.49%  1.90 sec  1.93 sec  0.04 sec  0.02 sec 
[12/09 15:19:21    346s] (I)       | +-Create route kernel                       0.10%  1.93 sec  1.94 sec  0.01 sec  0.00 sec 
[12/09 15:19:21    346s] (I)       +-Global Routing                             36.48%  1.98 sec  4.84 sec  2.87 sec  3.04 sec 
[12/09 15:19:21    346s] (I)       | +-Initialization                            0.71%  1.98 sec  2.03 sec  0.06 sec  0.05 sec 
[12/09 15:19:21    346s] (I)       | +-Net group 1                              35.15%  2.04 sec  4.80 sec  2.76 sec  2.96 sec 
[12/09 15:19:21    346s] (I)       | | +-Generate topology (4T)                  2.19%  2.04 sec  2.21 sec  0.17 sec  0.26 sec 
[12/09 15:19:21    346s] (I)       | | +-Phase 1a                               13.19%  2.25 sec  3.28 sec  1.04 sec  1.06 sec 
[12/09 15:19:21    346s] (I)       | | | +-Pattern routing (4T)                  9.86%  2.25 sec  3.02 sec  0.77 sec  0.83 sec 
[12/09 15:19:21    346s] (I)       | | | +-Pattern Routing Avoiding Blockages    1.70%  3.02 sec  3.15 sec  0.13 sec  0.11 sec 
[12/09 15:19:21    346s] (I)       | | | +-Add via demand to 2D                  1.63%  3.15 sec  3.28 sec  0.13 sec  0.12 sec 
[12/09 15:19:21    346s] (I)       | | +-Phase 1b                                3.53%  3.28 sec  3.56 sec  0.28 sec  0.30 sec 
[12/09 15:19:21    346s] (I)       | | | +-Monotonic routing (4T)                3.49%  3.28 sec  3.56 sec  0.27 sec  0.29 sec 
[12/09 15:19:21    346s] (I)       | | +-Phase 1c                                0.66%  3.56 sec  3.61 sec  0.05 sec  0.05 sec 
[12/09 15:19:21    346s] (I)       | | | +-Two level Routing                     0.66%  3.56 sec  3.61 sec  0.05 sec  0.05 sec 
[12/09 15:19:21    346s] (I)       | | | | +-Two Level Routing (Regular)         0.47%  3.56 sec  3.60 sec  0.04 sec  0.04 sec 
[12/09 15:19:21    346s] (I)       | | | | +-Two Level Routing (Strong)          0.16%  3.60 sec  3.61 sec  0.01 sec  0.01 sec 
[12/09 15:19:21    346s] (I)       | | +-Phase 1d                                3.25%  3.61 sec  3.87 sec  0.25 sec  0.19 sec 
[12/09 15:19:21    346s] (I)       | | | +-Detoured routing                      3.24%  3.61 sec  3.87 sec  0.25 sec  0.19 sec 
[12/09 15:19:21    346s] (I)       | | +-Phase 1e                                0.01%  3.87 sec  3.87 sec  0.00 sec  0.00 sec 
[12/09 15:19:21    346s] (I)       | | | +-Route legalization                    0.00%  3.87 sec  3.87 sec  0.00 sec  0.00 sec 
[12/09 15:19:21    346s] (I)       | | +-Phase 1l                               11.90%  3.87 sec  4.80 sec  0.93 sec  1.07 sec 
[12/09 15:19:21    346s] (I)       | | | +-Layer assignment (4T)                11.75%  3.88 sec  4.80 sec  0.92 sec  1.06 sec 
[12/09 15:19:21    346s] (I)       | +-Clean cong LA                             0.00%  4.80 sec  4.80 sec  0.00 sec  0.00 sec 
[12/09 15:19:21    346s] (I)       +-Export 3D cong map                          0.74%  4.84 sec  4.90 sec  0.06 sec  0.04 sec 
[12/09 15:19:21    346s] (I)       | +-Export 2D cong map                        0.17%  4.89 sec  4.90 sec  0.01 sec  0.00 sec 
[12/09 15:19:21    346s] (I)       +-Extract Global 3D Wires                     0.68%  4.91 sec  4.96 sec  0.05 sec  0.04 sec 
[12/09 15:19:21    346s] (I)       +-Track Assignment (4T)                      21.03%  4.96 sec  6.61 sec  1.65 sec  2.90 sec 
[12/09 15:19:21    346s] (I)       | +-Initialization                            0.26%  4.96 sec  4.98 sec  0.02 sec  0.01 sec 
[12/09 15:19:21    346s] (I)       | +-Track Assignment Kernel                  20.76%  4.98 sec  6.61 sec  1.63 sec  2.89 sec 
[12/09 15:19:21    346s] (I)       | +-Free Memory                               0.01%  6.61 sec  6.61 sec  0.00 sec  0.00 sec 
[12/09 15:19:21    346s] (I)       +-Export                                     14.80%  6.61 sec  7.78 sec  1.16 sec  1.50 sec 
[12/09 15:19:21    346s] (I)       | +-Export DB wires                           8.18%  6.61 sec  7.26 sec  0.64 sec  0.93 sec 
[12/09 15:19:21    346s] (I)       | | +-Export all nets (4T)                    6.12%  6.68 sec  7.16 sec  0.48 sec  0.71 sec 
[12/09 15:19:21    346s] (I)       | | +-Set wire vias (4T)                      1.24%  7.16 sec  7.26 sec  0.10 sec  0.16 sec 
[12/09 15:19:21    346s] (I)       | +-Report wirelength                         3.84%  7.26 sec  7.56 sec  0.30 sec  0.26 sec 
[12/09 15:19:21    346s] (I)       | +-Update net boxes                          2.78%  7.56 sec  7.78 sec  0.22 sec  0.31 sec 
[12/09 15:19:21    346s] (I)       | +-Update timing                             0.00%  7.78 sec  7.78 sec  0.00 sec  0.00 sec 
[12/09 15:19:21    346s] (I)       +-Postprocess design                          0.01%  7.78 sec  7.78 sec  0.00 sec  0.00 sec 
[12/09 15:19:21    346s] (I)      ======================= Summary by functions ========================
[12/09 15:19:21    346s] (I)       Lv  Step                                      %      Real       CPU 
[12/09 15:19:21    346s] (I)      ---------------------------------------------------------------------
[12/09 15:19:21    346s] (I)        0  Early Global Route kernel           100.00%  7.85 sec  8.75 sec 
[12/09 15:19:21    346s] (I)        1  Global Routing                       36.48%  2.87 sec  3.04 sec 
[12/09 15:19:21    346s] (I)        1  Import and model                     24.80%  1.95 sec  1.17 sec 
[12/09 15:19:21    346s] (I)        1  Track Assignment (4T)                21.03%  1.65 sec  2.90 sec 
[12/09 15:19:21    346s] (I)        1  Export                               14.80%  1.16 sec  1.50 sec 
[12/09 15:19:21    346s] (I)        1  Export 3D cong map                    0.74%  0.06 sec  0.04 sec 
[12/09 15:19:21    346s] (I)        1  Extract Global 3D Wires               0.68%  0.05 sec  0.04 sec 
[12/09 15:19:21    346s] (I)        1  Postprocess design                    0.01%  0.00 sec  0.00 sec 
[12/09 15:19:21    346s] (I)        2  Net group 1                          35.15%  2.76 sec  2.96 sec 
[12/09 15:19:21    346s] (I)        2  Track Assignment Kernel              20.76%  1.63 sec  2.89 sec 
[12/09 15:19:21    346s] (I)        2  Create place DB                      16.94%  1.33 sec  0.82 sec 
[12/09 15:19:21    346s] (I)        2  Export DB wires                       8.18%  0.64 sec  0.93 sec 
[12/09 15:19:21    346s] (I)        2  Create route DB                       6.83%  0.54 sec  0.29 sec 
[12/09 15:19:21    346s] (I)        2  Report wirelength                     3.84%  0.30 sec  0.26 sec 
[12/09 15:19:21    346s] (I)        2  Update net boxes                      2.78%  0.22 sec  0.31 sec 
[12/09 15:19:21    346s] (I)        2  Initialization                        0.97%  0.08 sec  0.06 sec 
[12/09 15:19:21    346s] (I)        2  Others data preparation               0.49%  0.04 sec  0.02 sec 
[12/09 15:19:21    346s] (I)        2  Export 2D cong map                    0.17%  0.01 sec  0.00 sec 
[12/09 15:19:21    346s] (I)        2  Create route kernel                   0.10%  0.01 sec  0.00 sec 
[12/09 15:19:21    346s] (I)        2  Free Memory                           0.01%  0.00 sec  0.00 sec 
[12/09 15:19:21    346s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[12/09 15:19:21    346s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/09 15:19:21    346s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[12/09 15:19:21    346s] (I)        3  Import place data                    16.94%  1.33 sec  0.82 sec 
[12/09 15:19:21    346s] (I)        3  Phase 1a                             13.19%  1.04 sec  1.06 sec 
[12/09 15:19:21    346s] (I)        3  Phase 1l                             11.90%  0.93 sec  1.07 sec 
[12/09 15:19:21    346s] (I)        3  Import route data (4T)                6.51%  0.51 sec  0.29 sec 
[12/09 15:19:21    346s] (I)        3  Export all nets (4T)                  6.12%  0.48 sec  0.71 sec 
[12/09 15:19:21    346s] (I)        3  Phase 1b                              3.53%  0.28 sec  0.30 sec 
[12/09 15:19:21    346s] (I)        3  Phase 1d                              3.25%  0.25 sec  0.19 sec 
[12/09 15:19:21    346s] (I)        3  Generate topology (4T)                2.19%  0.17 sec  0.26 sec 
[12/09 15:19:21    346s] (I)        3  Set wire vias (4T)                    1.24%  0.10 sec  0.16 sec 
[12/09 15:19:21    346s] (I)        3  Phase 1c                              0.66%  0.05 sec  0.05 sec 
[12/09 15:19:21    346s] (I)        3  Phase 1e                              0.01%  0.00 sec  0.00 sec 
[12/09 15:19:21    346s] (I)        4  Read nets                            13.73%  1.08 sec  0.64 sec 
[12/09 15:19:21    346s] (I)        4  Layer assignment (4T)                11.75%  0.92 sec  1.06 sec 
[12/09 15:19:21    346s] (I)        4  Pattern routing (4T)                  9.86%  0.77 sec  0.83 sec 
[12/09 15:19:21    346s] (I)        4  Read instances and placement          4.82%  0.38 sec  0.25 sec 
[12/09 15:19:21    346s] (I)        4  Monotonic routing (4T)                3.49%  0.27 sec  0.29 sec 
[12/09 15:19:21    346s] (I)        4  Detoured routing                      3.24%  0.25 sec  0.19 sec 
[12/09 15:19:21    346s] (I)        4  Model blockage capacity               1.93%  0.15 sec  0.08 sec 
[12/09 15:19:21    346s] (I)        4  Pattern Routing Avoiding Blockages    1.70%  0.13 sec  0.11 sec 
[12/09 15:19:21    346s] (I)        4  Add via demand to 2D                  1.63%  0.13 sec  0.12 sec 
[12/09 15:19:21    346s] (I)        4  Two level Routing                     0.66%  0.05 sec  0.05 sec 
[12/09 15:19:21    346s] (I)        4  Read blockages ( Layer 2-6 )          0.51%  0.04 sec  0.04 sec 
[12/09 15:19:21    346s] (I)        4  Read unlegalized nets                 0.50%  0.04 sec  0.04 sec 
[12/09 15:19:21    346s] (I)        4  Read prerouted                        0.08%  0.01 sec  0.01 sec 
[12/09 15:19:21    346s] (I)        4  Set up via pillars                    0.04%  0.00 sec  0.00 sec 
[12/09 15:19:21    346s] (I)        4  Initialize 3D grid graph              0.03%  0.00 sec  0.00 sec 
[12/09 15:19:21    346s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/09 15:19:21    346s] (I)        4  Route legalization                    0.00%  0.00 sec  0.00 sec 
[12/09 15:19:21    346s] (I)        5  Initialize 3D capacity                1.76%  0.14 sec  0.07 sec 
[12/09 15:19:21    346s] (I)        5  Read instance blockages               0.47%  0.04 sec  0.04 sec 
[12/09 15:19:21    346s] (I)        5  Two Level Routing (Regular)           0.47%  0.04 sec  0.04 sec 
[12/09 15:19:21    346s] (I)        5  Two Level Routing (Strong)            0.16%  0.01 sec  0.01 sec 
[12/09 15:19:21    346s] (I)        5  Read PG blockages                     0.03%  0.00 sec  0.00 sec 
[12/09 15:19:21    346s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[12/09 15:19:21    346s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[12/09 15:19:21    346s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/09 15:19:21    346s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/09 15:19:21    346s] Extraction called for design 'toplevel_498' of instances=163945 and nets=155450 using extraction engine 'preRoute' .
[12/09 15:19:21    346s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/09 15:19:21    346s] Type 'man IMPEXT-3530' for more detail.
[12/09 15:19:21    346s] PreRoute RC Extraction called for design toplevel_498.
[12/09 15:19:21    346s] RC Extraction called in multi-corner(1) mode.
[12/09 15:19:21    346s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/09 15:19:21    346s] Type 'man IMPEXT-6197' for more detail.
[12/09 15:19:21    346s] RCMode: PreRoute
[12/09 15:19:21    346s]       RC Corner Indexes            0   
[12/09 15:19:21    346s] Capacitance Scaling Factor   : 1.00000 
[12/09 15:19:21    346s] Resistance Scaling Factor    : 1.00000 
[12/09 15:19:21    346s] Clock Cap. Scaling Factor    : 1.00000 
[12/09 15:19:21    346s] Clock Res. Scaling Factor    : 1.00000 
[12/09 15:19:21    346s] Shrink Factor                : 1.00000
[12/09 15:19:21    346s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/09 15:19:22    346s] LayerId::1 widthSet size::1
[12/09 15:19:22    346s] LayerId::2 widthSet size::1
[12/09 15:19:22    346s] LayerId::3 widthSet size::1
[12/09 15:19:22    346s] LayerId::4 widthSet size::1
[12/09 15:19:22    346s] LayerId::5 widthSet size::1
[12/09 15:19:22    346s] LayerId::6 widthSet size::1
[12/09 15:19:22    346s] LayerId::7 widthSet size::1
[12/09 15:19:22    346s] LayerId::8 widthSet size::1
[12/09 15:19:22    346s] LayerId::9 widthSet size::1
[12/09 15:19:22    346s] Updating RC grid for preRoute extraction ...
[12/09 15:19:22    346s] eee: pegSigSF::1.070000
[12/09 15:19:22    346s] Initializing multi-corner resistance tables ...
[12/09 15:19:22    346s] eee: l::1 avDens::0.107317 usedTrk::17600.000000 availTrk::164000.000000 sigTrk::17600.000000
[12/09 15:19:22    346s] eee: l::2 avDens::0.315268 usedTrk::50442.857425 availTrk::160000.000000 sigTrk::50442.857425
[12/09 15:19:22    346s] eee: l::3 avDens::0.416717 usedTrk::66716.465010 availTrk::160100.000000 sigTrk::66716.465010
[12/09 15:19:22    346s] eee: l::4 avDens::0.174609 usedTrk::27937.371021 availTrk::160000.000000 sigTrk::27937.371021
[12/09 15:19:22    346s] eee: l::5 avDens::0.122312 usedTrk::19679.929986 availTrk::160900.000000 sigTrk::19679.929986
[12/09 15:19:22    346s] eee: l::6 avDens::0.037777 usedTrk::2262.857998 availTrk::59900.000000 sigTrk::2262.857998
[12/09 15:19:22    346s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/09 15:19:22    346s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/09 15:19:22    346s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/09 15:19:22    346s] {RT default_rc_corner 0 6 6 0}
[12/09 15:19:22    346s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.289711 ; uaWl: 1.000000 ; uaWlH: 0.296832 ; aWlH: 0.000000 ; Pmax: 0.844400 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 81 ; 
[12/09 15:19:23    347s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.2  Real Time: 0:00:02.0  MEM: 2602.371M)
[12/09 15:19:23    347s] All LLGs are deleted
[12/09 15:19:23    347s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2602.4M, EPOCH TIME: 1670620763.172839
[12/09 15:19:23    347s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:2602.4M, EPOCH TIME: 1670620763.173645
[12/09 15:19:23    347s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2602.4M, EPOCH TIME: 1670620763.235614
[12/09 15:19:23    347s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2602.4M, EPOCH TIME: 1670620763.241281
[12/09 15:19:23    347s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2602.4M, EPOCH TIME: 1670620763.252395
[12/09 15:19:23    347s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.008, REAL:0.019, MEM:2602.4M, EPOCH TIME: 1670620763.271737
[12/09 15:19:23    347s] Fast DP-INIT is on for default
[12/09 15:19:23    347s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.068, REAL:0.087, MEM:2602.4M, EPOCH TIME: 1670620763.327981
[12/09 15:19:23    347s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.130, REAL:0.202, MEM:2602.4M, EPOCH TIME: 1670620763.437715
[12/09 15:19:23    347s] Starting delay calculation for Setup views
[12/09 15:19:23    348s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/09 15:19:24    348s] #################################################################################
[12/09 15:19:24    348s] # Design Stage: PreRoute
[12/09 15:19:24    348s] # Design Name: toplevel_498
[12/09 15:19:24    348s] # Design Mode: 90nm
[12/09 15:19:24    348s] # Analysis Mode: MMMC Non-OCV 
[12/09 15:19:24    348s] # Parasitics Mode: No SPEF/RCDB 
[12/09 15:19:24    348s] # Signoff Settings: SI Off 
[12/09 15:19:24    348s] #################################################################################
[12/09 15:19:28    353s] Topological Sorting (REAL = 0:00:01.0, MEM = 2600.4M, InitMEM = 2600.4M)
[12/09 15:19:30    355s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'slowView'
[12/09 15:19:30    355s] Calculate delays in BcWc mode...
[12/09 15:19:30    355s] Start delay calculation (fullDC) (4 T). (MEM=2600.37)
[12/09 15:19:31    356s] End AAE Lib Interpolated Model. (MEM=2613.89 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/09 15:19:48    385s] Total number of fetched objects 152987
[12/09 15:19:49    386s] End Timing Check Calculation. (CPU Time=0:00:00.7, Real Time=0:00:01.0)
[12/09 15:19:49    386s] End delay calculation. (MEM=2768.68 CPU=0:00:25.4 REAL=0:00:14.0)
[12/09 15:19:49    386s] End delay calculation (fullDC). (MEM=2768.68 CPU=0:00:31.1 REAL=0:00:19.0)
[12/09 15:19:49    386s] *** CDM Built up (cpu=0:00:38.1  real=0:00:26.0  mem= 2768.7M) ***
[12/09 15:19:52    390s] *** Done Building Timing Graph (cpu=0:00:42.3 real=0:00:29.0 totSessionCpu=0:06:30 mem=2799.7M)
[12/09 15:19:55    393s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 16.300  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  32087  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    780 (780)     |   -4.784   |    782 (782)     |
|   max_tran     |  11230 (101999)  |  -53.445   |  11230 (102191)  |
|   max_fanout   |      2 (2)       |    -79     |      3 (3)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 94.121%
------------------------------------------------------------------
**optDesign ... cpu = 0:01:00, real = 0:00:48, mem = 2289.2M, totSessionCpu=0:06:33 **
[12/09 15:19:55    393s] *** InitOpt #1 [finish] : cpu/real = 0:00:59.9/0:00:48.1 (1.2), totSession cpu/real = 0:06:33.2/0:07:04.9 (0.9), mem = 2581.2M
[12/09 15:19:55    393s] 
[12/09 15:19:55    393s] =============================================================================================
[12/09 15:19:55    393s]  Step TAT Report for InitOpt #1                                                 21.10-p004_1
[12/09 15:19:55    393s] =============================================================================================
[12/09 15:19:55    393s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/09 15:19:55    393s] ---------------------------------------------------------------------------------------------
[12/09 15:19:55    393s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/09 15:19:55    393s] [ OptSummaryReport       ]      1   0:00:00.5  (   1.0 % )     0:00:32.3 /  0:00:45.7    1.4
[12/09 15:19:55    393s] [ DrvReport              ]      1   0:00:02.4  (   4.9 % )     0:00:02.4 /  0:00:02.6    1.1
[12/09 15:19:55    393s] [ CellServerInit         ]      2   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.6
[12/09 15:19:55    393s] [ LibAnalyzerInit        ]      1   0:00:03.3  (   6.9 % )     0:00:03.3 /  0:00:02.4    0.7
[12/09 15:19:55    393s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/09 15:19:55    393s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/09 15:19:55    393s] [ EarlyGlobalRoute       ]      1   0:00:07.9  (  16.3 % )     0:00:07.9 /  0:00:08.8    1.1
[12/09 15:19:55    393s] [ ExtractRC              ]      1   0:00:01.3  (   2.8 % )     0:00:01.3 /  0:00:01.2    0.9
[12/09 15:19:55    393s] [ TimingUpdate           ]      1   0:00:03.3  (   7.0 % )     0:00:29.2 /  0:00:42.3    1.5
[12/09 15:19:55    393s] [ FullDelayCalc          ]      1   0:00:25.8  (  53.7 % )     0:00:25.8 /  0:00:38.6    1.5
[12/09 15:19:55    393s] [ TimingReport           ]      1   0:00:00.4  (   0.8 % )     0:00:00.4 /  0:00:00.4    1.1
[12/09 15:19:55    393s] [ MISC                   ]          0:00:03.1  (   6.5 % )     0:00:03.1 /  0:00:01.8    0.6
[12/09 15:19:55    393s] ---------------------------------------------------------------------------------------------
[12/09 15:19:55    393s]  InitOpt #1 TOTAL                   0:00:48.1  ( 100.0 % )     0:00:48.1 /  0:00:59.9    1.2
[12/09 15:19:55    393s] ---------------------------------------------------------------------------------------------
[12/09 15:19:55    393s] 
[12/09 15:19:55    393s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/09 15:19:55    393s] ### Creating PhyDesignMc. totSessionCpu=0:06:33 mem=2581.2M
[12/09 15:19:55    393s] OPERPROF: Starting DPlace-Init at level 1, MEM:2581.2M, EPOCH TIME: 1670620795.514109
[12/09 15:19:55    393s] z: 2, totalTracks: 1
[12/09 15:19:55    393s] z: 4, totalTracks: 1
[12/09 15:19:55    393s] z: 6, totalTracks: 1
[12/09 15:19:55    393s] z: 8, totalTracks: 1
[12/09 15:19:55    393s] #spOpts: VtWidth mergeVia=F 
[12/09 15:19:55    393s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2581.2M, EPOCH TIME: 1670620795.764739
[12/09 15:19:55    393s] 
[12/09 15:19:55    393s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/09 15:19:55    393s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.214, MEM:2581.2M, EPOCH TIME: 1670620795.978372
[12/09 15:19:56    393s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=2581.2MB).
[12/09 15:19:56    393s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.268, REAL:0.545, MEM:2581.2M, EPOCH TIME: 1670620796.059013
[12/09 15:19:56    393s] TotalInstCnt at PhyDesignMc Initialization: 151,945
[12/09 15:19:56    393s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:34 mem=2581.2M
[12/09 15:19:56    393s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2581.2M, EPOCH TIME: 1670620796.831217
[12/09 15:19:56    393s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.024, REAL:0.026, MEM:2581.2M, EPOCH TIME: 1670620796.857399
[12/09 15:19:56    393s] TotalInstCnt at PhyDesignMc Destruction: 151,945
[12/09 15:19:56    393s] *** Starting optimizing excluded clock nets MEM= 2581.2M) ***
[12/09 15:19:58    395s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:01.8  MEM= 2582.4M) ***
[12/09 15:19:58    395s] 
[12/09 15:19:58    395s] Creating Lib Analyzer ...
[12/09 15:19:58    395s] 
[12/09 15:19:58    395s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/09 15:19:58    395s] Summary for sequential cells identification: 
[12/09 15:19:58    395s]   Identified SBFF number: 148
[12/09 15:19:58    395s]   Identified MBFF number: 0
[12/09 15:19:58    395s]   Identified SB Latch number: 0
[12/09 15:19:58    395s]   Identified MB Latch number: 0
[12/09 15:19:58    395s]   Not identified SBFF number: 0
[12/09 15:19:58    395s]   Not identified MBFF number: 0
[12/09 15:19:58    395s]   Not identified SB Latch number: 0
[12/09 15:19:58    395s]   Not identified MB Latch number: 0
[12/09 15:19:58    395s]   Number of sequential cells which are not FFs: 106
[12/09 15:19:58    395s]  Visiting view : slowView
[12/09 15:19:58    395s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/09 15:19:58    395s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/09 15:19:58    395s]  Visiting view : fastView
[12/09 15:19:58    395s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/09 15:19:58    395s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/09 15:19:58    395s] TLC MultiMap info (StdDelay):
[12/09 15:19:58    395s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/09 15:19:58    395s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/09 15:19:58    395s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/09 15:19:58    395s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/09 15:19:58    395s]  Setting StdDelay to: 15.6ps
[12/09 15:19:58    395s] 
[12/09 15:19:58    395s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/09 15:19:58    395s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/09 15:19:58    395s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/09 15:19:58    395s] Total number of usable buffers from Lib Analyzer: 28 ( BUFX1MA10TR BUFHX1MA10TR BUFX2MA10TR BUFX2BA10TR BUFHX1P7MA10TR BUFX3MA10TR BUFX3BA10TR BUFHX3MA10TR BUFX4MA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR BUFHX6MA10TR BUFX7P5MA10TR BUFX7P5BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR BUFX11MA10TR BUFX11BA10TR BUFX13MA10TR BUFX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX16MA10TR)
[12/09 15:19:58    395s] Total number of usable inverters from Lib Analyzer: 20 ( INVX1MA10TR INVX1BA10TR INVX0P8BA10TR INVX0P6BA10TR INVX2MA10TR INVX2BA10TR INVX1P7BA10TR INVX3MA10TR INVX3BA10TR INVX2P5BA10TR INVX4BA10TR INVX5BA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9BA10TR INVX11BA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/09 15:19:58    395s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/09 15:19:58    395s] 
[12/09 15:19:58    395s] {RT default_rc_corner 0 6 6 0}
[12/09 15:20:00    397s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:06:37 mem=2591.9M
[12/09 15:20:00    397s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:06:37 mem=2591.9M
[12/09 15:20:00    397s] Creating Lib Analyzer, finished. 
[12/09 15:20:00    397s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2591.9M, EPOCH TIME: 1670620800.038450
[12/09 15:20:00    397s] All LLGs are deleted
[12/09 15:20:00    397s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2591.9M, EPOCH TIME: 1670620800.038514
[12/09 15:20:00    397s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.008, REAL:0.008, MEM:2591.9M, EPOCH TIME: 1670620800.047006
[12/09 15:20:00    397s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.009, REAL:0.009, MEM:2589.9M, EPOCH TIME: 1670620800.047744
[12/09 15:20:00    397s] ### Creating LA Mngr. totSessionCpu=0:06:38 mem=2589.9M
[12/09 15:20:00    397s] ### Creating LA Mngr, finished. totSessionCpu=0:06:38 mem=2589.9M
[12/09 15:20:00    397s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2589.88 MB )
[12/09 15:20:00    397s] (I)      ==================== Layers =====================
[12/09 15:20:00    397s] (I)      +-----+----+---------+---------+--------+-------+
[12/09 15:20:00    397s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/09 15:20:00    397s] (I)      +-----+----+---------+---------+--------+-------+
[12/09 15:20:00    397s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/09 15:20:00    397s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/09 15:20:00    397s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/09 15:20:00    397s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/09 15:20:00    397s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/09 15:20:00    397s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/09 15:20:00    397s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/09 15:20:00    397s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/09 15:20:00    397s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/09 15:20:00    397s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/09 15:20:00    397s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/09 15:20:00    397s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/09 15:20:00    397s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/09 15:20:00    397s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/09 15:20:00    397s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/09 15:20:00    397s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/09 15:20:00    397s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/09 15:20:00    397s] (I)      +-----+----+---------+---------+--------+-------+
[12/09 15:20:00    397s] (I)      |  64 | 64 |     RVT | implant |        |       |
[12/09 15:20:00    397s] (I)      |  65 | 65 |     HVT | implant |        |       |
[12/09 15:20:00    397s] (I)      |  66 | 66 |     LVT | implant |        |       |
[12/09 15:20:00    397s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[12/09 15:20:00    397s] (I)      |  67 | 67 | OVERLAP | overlap |        |       |
[12/09 15:20:00    397s] (I)      +-----+----+---------+---------+--------+-------+
[12/09 15:20:00    397s] (I)      Started Import and model ( Curr Mem: 2589.88 MB )
[12/09 15:20:00    397s] (I)      Default power domain name = toplevel_498
[12/09 15:20:00    397s] .Number of ignored instance 0
[12/09 15:20:00    397s] (I)      Number of inbound cells 0
[12/09 15:20:00    397s] (I)      Number of opened ILM blockages 0
[12/09 15:20:00    397s] (I)      Number of instances temporarily fixed by detailed placement 12000
[12/09 15:20:00    397s] (I)      numMoveCells=151945, numMacros=0  numPads=21  numMultiRowHeightInsts=0
[12/09 15:20:00    397s] (I)      cell height: 4000, count: 151945
[12/09 15:20:01    398s] (I)      Number of nets = 152968 ( 0 ignored )
[12/09 15:20:01    398s] (I)      Read rows... (mem=2723.8M)
[12/09 15:20:01    398s] (I)      Done Read rows (cpu=0.000s, mem=2723.8M)
[12/09 15:20:01    398s] (I)      Identified Clock instances: Flop 30789, Clock buffer/inverter 2, Gate 0, Logic 8
[12/09 15:20:01    398s] (I)      Read module constraints... (mem=2723.8M)
[12/09 15:20:01    398s] (I)      Done Read module constraints (cpu=0.000s, mem=2723.8M)
[12/09 15:20:01    398s] (I)      == Non-default Options ==
[12/09 15:20:01    398s] (I)      Maximum routing layer                              : 6
[12/09 15:20:01    398s] (I)      Buffering-aware routing                            : true
[12/09 15:20:01    398s] (I)      Spread congestion away from blockages              : true
[12/09 15:20:01    398s] (I)      Number of threads                                  : 4
[12/09 15:20:01    398s] (I)      Overflow penalty cost                              : 10
[12/09 15:20:01    398s] (I)      Source-to-sink ratio                               : 0.300000
[12/09 15:20:01    398s] (I)      Method to set GCell size                           : row
[12/09 15:20:01    398s] (I)      Counted 10037 PG shapes. We will not process PG shapes layer by layer.
[12/09 15:20:01    398s] (I)      Use row-based GCell size
[12/09 15:20:01    398s] (I)      Use row-based GCell align
[12/09 15:20:01    398s] (I)      layer 0 area = 168000
[12/09 15:20:01    398s] (I)      layer 1 area = 208000
[12/09 15:20:01    398s] (I)      layer 2 area = 208000
[12/09 15:20:01    398s] (I)      layer 3 area = 208000
[12/09 15:20:01    398s] (I)      layer 4 area = 208000
[12/09 15:20:01    398s] (I)      layer 5 area = 208000
[12/09 15:20:01    398s] (I)      GCell unit size   : 4000
[12/09 15:20:01    398s] (I)      GCell multiplier  : 1
[12/09 15:20:01    398s] (I)      GCell row height  : 4000
[12/09 15:20:01    398s] (I)      Actual row height : 4000
[12/09 15:20:01    398s] (I)      GCell align ref   : 0 0
[12/09 15:20:01    398s] [NR-eGR] Track table information for default rule: 
[12/09 15:20:01    398s] [NR-eGR] M1 has no routable track
[12/09 15:20:01    398s] [NR-eGR] M2 has single uniform track structure
[12/09 15:20:01    398s] [NR-eGR] M3 has single uniform track structure
[12/09 15:20:01    398s] [NR-eGR] M4 has single uniform track structure
[12/09 15:20:01    398s] [NR-eGR] M5 has single uniform track structure
[12/09 15:20:01    398s] [NR-eGR] M6 has single uniform track structure
[12/09 15:20:01    398s] (I)      =============== Default via ================
[12/09 15:20:01    398s] (I)      +---+------------------+-------------------+
[12/09 15:20:01    398s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[12/09 15:20:01    398s] (I)      +---+------------------+-------------------+
[12/09 15:20:01    398s] (I)      | 1 |    3  VIA1_X     |   34  VIA1_2CUT_W |
[12/09 15:20:01    398s] (I)      | 2 |    7  VIA2_X     |   39  VIA2_2CUT_N |
[12/09 15:20:01    398s] (I)      | 3 |   11  VIA3_X     |   41  VIA3_2CUT_E |
[12/09 15:20:01    398s] (I)      | 4 |   15  VIA4_X     |   45  VIA4_2CUT_E |
[12/09 15:20:01    398s] (I)      | 5 |   19  VIA5_X     |   51  VIA5_2CUT_N |
[12/09 15:20:01    398s] (I)      | 6 |   23  VIA6_X     |   54  VIA6_2CUT_W |
[12/09 15:20:01    398s] (I)      | 7 |   27  VIA7_X     |   57  VIA7_2CUT_E |
[12/09 15:20:01    398s] (I)      | 8 |   31  VIA8_X     |   62  VIA8_2CUT_W |
[12/09 15:20:01    398s] (I)      +---+------------------+-------------------+
[12/09 15:20:01    398s] [NR-eGR] Read 16854 PG shapes
[12/09 15:20:01    398s] [NR-eGR] Read 0 clock shapes
[12/09 15:20:01    398s] [NR-eGR] Read 0 other shapes
[12/09 15:20:01    398s] [NR-eGR] #Routing Blockages  : 0
[12/09 15:20:01    398s] [NR-eGR] #Instance Blockages : 0
[12/09 15:20:01    398s] [NR-eGR] #PG Blockages       : 16854
[12/09 15:20:01    398s] [NR-eGR] #Halo Blockages     : 0
[12/09 15:20:01    398s] [NR-eGR] #Boundary Blockages : 0
[12/09 15:20:01    398s] [NR-eGR] #Clock Blockages    : 0
[12/09 15:20:01    398s] [NR-eGR] #Other Blockages    : 0
[12/09 15:20:01    398s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/09 15:20:01    398s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/09 15:20:01    398s] [NR-eGR] Read 152968 nets ( ignored 0 )
[12/09 15:20:01    398s] (I)      early_global_route_priority property id does not exist.
[12/09 15:20:01    398s] (I)      Read Num Blocks=16854  Num Prerouted Wires=0  Num CS=0
[12/09 15:20:01    398s] (I)      Layer 1 (V) : #blockages 4812 : #preroutes 0
[12/09 15:20:02    398s] (I)      Layer 2 (H) : #blockages 4812 : #preroutes 0
[12/09 15:20:02    398s] (I)      Layer 3 (V) : #blockages 4812 : #preroutes 0
[12/09 15:20:02    398s] (I)      Layer 4 (H) : #blockages 2418 : #preroutes 0
[12/09 15:20:02    398s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[12/09 15:20:02    398s] (I)      Number of ignored nets                =      0
[12/09 15:20:02    398s] (I)      Number of connected nets              =      0
[12/09 15:20:02    398s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/09 15:20:02    398s] (I)      Number of clock nets                  =     11.  Ignored: No
[12/09 15:20:02    398s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/09 15:20:02    398s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/09 15:20:02    398s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/09 15:20:02    398s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/09 15:20:02    398s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/09 15:20:02    398s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/09 15:20:02    398s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/09 15:20:02    398s] (I)      Constructing bin map
[12/09 15:20:02    398s] (I)      Initialize bin information with width=8000 height=8000
[12/09 15:20:02    398s] (I)      Done constructing bin map
[12/09 15:20:02    398s] [NR-eGR] There are 11 clock nets ( 0 with NDR ).
[12/09 15:20:02    399s] (I)      Ndr track 0 does not exist
[12/09 15:20:02    399s] (I)      ---------------------Grid Graph Info--------------------
[12/09 15:20:02    399s] (I)      Routing area        : (0, 0) - (1600000, 1600000)
[12/09 15:20:02    399s] (I)      Core area           : (0, 0) - (1600000, 1600000)
[12/09 15:20:02    399s] (I)      Site width          :   400  (dbu)
[12/09 15:20:02    399s] (I)      Row height          :  4000  (dbu)
[12/09 15:20:02    399s] (I)      GCell row height    :  4000  (dbu)
[12/09 15:20:02    399s] (I)      GCell width         :  4000  (dbu)
[12/09 15:20:02    399s] (I)      GCell height        :  4000  (dbu)
[12/09 15:20:02    399s] (I)      Grid                :   400   400     6
[12/09 15:20:02    399s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/09 15:20:02    399s] (I)      Vertical capacity   :     0  4000     0  4000     0  4000
[12/09 15:20:02    399s] (I)      Horizontal capacity :     0     0  4000     0  4000     0
[12/09 15:20:02    399s] (I)      Default wire width  :   180   200   200   200   200   200
[12/09 15:20:02    399s] (I)      Default wire space  :   180   200   200   200   200   200
[12/09 15:20:02    399s] (I)      Default wire pitch  :   360   400   400   400   400   400
[12/09 15:20:02    399s] (I)      Default pitch size  :   360   400   400   400   400   400
[12/09 15:20:02    399s] (I)      First track coord   :     0   200   200   200   200   200
[12/09 15:20:02    399s] (I)      Num tracks per GCell: 11.11 10.00 10.00 10.00 10.00 10.00
[12/09 15:20:02    399s] (I)      Total num of tracks :     0  4000  4000  4000  4000  4000
[12/09 15:20:02    399s] (I)      Num of masks        :     1     1     1     1     1     1
[12/09 15:20:02    399s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/09 15:20:02    399s] (I)      --------------------------------------------------------
[12/09 15:20:02    399s] 
[12/09 15:20:02    399s] [NR-eGR] ============ Routing rule table ============
[12/09 15:20:02    399s] [NR-eGR] Rule id: 0  Nets: 152968
[12/09 15:20:02    399s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/09 15:20:02    399s] (I)                    Layer    2    3    4    5    6 
[12/09 15:20:02    399s] (I)                    Pitch  400  400  400  400  400 
[12/09 15:20:02    399s] (I)             #Used tracks    1    1    1    1    1 
[12/09 15:20:02    399s] (I)       #Fully used tracks    1    1    1    1    1 
[12/09 15:20:02    399s] [NR-eGR] ========================================
[12/09 15:20:02    399s] [NR-eGR] 
[12/09 15:20:02    399s] (I)      =============== Blocked Tracks ===============
[12/09 15:20:02    399s] (I)      +-------+---------+----------+---------------+
[12/09 15:20:02    399s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/09 15:20:02    399s] (I)      +-------+---------+----------+---------------+
[12/09 15:20:02    399s] (I)      |     1 |       0 |        0 |         0.00% |
[12/09 15:20:02    399s] (I)      |     2 | 1600000 |    30800 |         1.93% |
[12/09 15:20:02    399s] (I)      |     3 | 1600000 |    14400 |         0.90% |
[12/09 15:20:02    399s] (I)      |     4 | 1600000 |    30800 |         1.93% |
[12/09 15:20:02    399s] (I)      |     5 | 1600000 |    64000 |         4.00% |
[12/09 15:20:02    399s] (I)      |     6 | 1600000 |        0 |         0.00% |
[12/09 15:20:02    399s] (I)      +-------+---------+----------+---------------+
[12/09 15:20:02    399s] (I)      Finished Import and model ( CPU: 1.36 sec, Real: 1.79 sec, Curr Mem: 2730.17 MB )
[12/09 15:20:02    399s] (I)      Reset routing kernel
[12/09 15:20:02    399s] (I)      Started Global Routing ( Curr Mem: 2730.17 MB )
[12/09 15:20:02    399s] (I)      totalPins=576313  totalGlobalPin=557462 (96.73%)
[12/09 15:20:02    399s] (I)      total 2D Cap : 7930800 = (3152800 H, 4778000 V)
[12/09 15:20:02    399s] (I)      #blocked areas for congestion spreading : 0
[12/09 15:20:02    399s] [NR-eGR] Layer group 1: route 152968 net(s) in layer range [2, 6]
[12/09 15:20:02    399s] (I)      
[12/09 15:20:02    399s] (I)      ============  Phase 1a Route ============
[12/09 15:20:03    400s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/09 15:20:03    400s] (I)      Usage: 1609581 = (852623 H, 756958 V) = (27.04% H, 15.84% V) = (1.705e+06um H, 1.514e+06um V)
[12/09 15:20:03    400s] (I)      
[12/09 15:20:03    400s] (I)      ============  Phase 1b Route ============
[12/09 15:20:04    400s] (I)      Usage: 1609822 = (852706 H, 757116 V) = (27.05% H, 15.85% V) = (1.705e+06um H, 1.514e+06um V)
[12/09 15:20:04    400s] (I)      Overflow of layer group 1: 0.06% H + 0.00% V. EstWL: 3.219644e+06um
[12/09 15:20:04    400s] (I)      Congestion metric : 0.06%H 0.00%V, 0.06%HV
[12/09 15:20:04    400s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/09 15:20:04    400s] (I)      
[12/09 15:20:04    400s] (I)      ============  Phase 1c Route ============
[12/09 15:20:04    400s] (I)      Level2 Grid: 80 x 80
[12/09 15:20:04    400s] (I)      Usage: 1609824 = (852706 H, 757118 V) = (27.05% H, 15.85% V) = (1.705e+06um H, 1.514e+06um V)
[12/09 15:20:04    400s] (I)      
[12/09 15:20:04    400s] (I)      ============  Phase 1d Route ============
[12/09 15:20:04    401s] (I)      Usage: 1609941 = (852677 H, 757264 V) = (27.05% H, 15.85% V) = (1.705e+06um H, 1.515e+06um V)
[12/09 15:20:04    401s] (I)      
[12/09 15:20:04    401s] (I)      ============  Phase 1e Route ============
[12/09 15:20:04    401s] (I)      Usage: 1609941 = (852677 H, 757264 V) = (27.05% H, 15.85% V) = (1.705e+06um H, 1.515e+06um V)
[12/09 15:20:04    401s] [NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 0.00% V. EstWL: 3.219882e+06um
[12/09 15:20:04    401s] (I)      
[12/09 15:20:04    401s] (I)      ============  Phase 1l Route ============
[12/09 15:20:05    402s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/09 15:20:05    402s] (I)      Layer  2:    1586783    692421        98           0     1596000    ( 0.00%) 
[12/09 15:20:05    402s] (I)      Layer  3:    1586081    683603       127           0     1596000    ( 0.00%) 
[12/09 15:20:05    402s] (I)      Layer  4:    1586783    294499         0           0     1596000    ( 0.00%) 
[12/09 15:20:05    402s] (I)      Layer  5:    1564328    203921       321           0     1596000    ( 0.00%) 
[12/09 15:20:05    402s] (I)      Layer  6:    1596000     24673         0           0     1596000    ( 0.00%) 
[12/09 15:20:05    402s] (I)      Total:       7919975   1899117       546           0     7980000    ( 0.00%) 
[12/09 15:20:05    402s] (I)      
[12/09 15:20:05    402s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/09 15:20:05    402s] [NR-eGR]                        OverCon           OverCon           OverCon            
[12/09 15:20:05    402s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[12/09 15:20:05    402s] [NR-eGR]        Layer             (1-2)             (3-4)             (5-6)    OverCon
[12/09 15:20:05    402s] [NR-eGR] --------------------------------------------------------------------------------
[12/09 15:20:05    402s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/09 15:20:05    402s] [NR-eGR]      M2 ( 2)        82( 0.05%)         1( 0.00%)         0( 0.00%)   ( 0.05%) 
[12/09 15:20:05    402s] [NR-eGR]      M3 ( 3)       100( 0.06%)         4( 0.00%)         0( 0.00%)   ( 0.07%) 
[12/09 15:20:05    402s] [NR-eGR]      M4 ( 4)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/09 15:20:05    402s] [NR-eGR]      M5 ( 5)       170( 0.11%)        23( 0.01%)         6( 0.00%)   ( 0.12%) 
[12/09 15:20:05    402s] [NR-eGR]      M6 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/09 15:20:05    402s] [NR-eGR] --------------------------------------------------------------------------------
[12/09 15:20:05    402s] [NR-eGR]        Total       352( 0.04%)        28( 0.00%)         6( 0.00%)   ( 0.05%) 
[12/09 15:20:05    402s] [NR-eGR] 
[12/09 15:20:05    402s] (I)      Finished Global Routing ( CPU: 3.30 sec, Real: 3.06 sec, Curr Mem: 2774.17 MB )
[12/09 15:20:05    402s] (I)      total 2D Cap : 7936800 = (3155200 H, 4781600 V)
[12/09 15:20:05    402s] [NR-eGR] Overflow after Early Global Route 0.03% H + 0.00% V
[12/09 15:20:05    402s] (I)      ============= Track Assignment ============
[12/09 15:20:05    402s] (I)      Started Track Assignment (4T) ( Curr Mem: 2774.17 MB )
[12/09 15:20:05    402s] (I)      Initialize Track Assignment ( max pin layer : 9 )
[12/09 15:20:05    402s] (I)      Run Multi-thread track assignment
[12/09 15:20:07    405s] (I)      Finished Track Assignment (4T) ( CPU: 3.10 sec, Real: 1.72 sec, Curr Mem: 2774.17 MB )
[12/09 15:20:07    405s] (I)      Started Export ( Curr Mem: 2774.17 MB )
[12/09 15:20:08    406s] [NR-eGR]             Length (um)     Vias 
[12/09 15:20:08    406s] [NR-eGR] ---------------------------------
[12/09 15:20:08    406s] [NR-eGR]  M1  (1H)             0   576294 
[12/09 15:20:08    406s] [NR-eGR]  M2  (2V)       1018024   850576 
[12/09 15:20:08    406s] [NR-eGR]  M3  (3H)       1361930   101693 
[12/09 15:20:08    406s] [NR-eGR]  M4  (4V)        572495    39112 
[12/09 15:20:08    406s] [NR-eGR]  M5  (5H)        408863     3079 
[12/09 15:20:08    406s] [NR-eGR]  M6  (6V)         49519        0 
[12/09 15:20:08    406s] [NR-eGR]  M7  (7H)             0        0 
[12/09 15:20:08    406s] [NR-eGR]  M8  (8V)             0        0 
[12/09 15:20:08    406s] [NR-eGR]  M9  (9H)             0        0 
[12/09 15:20:08    406s] [NR-eGR] ---------------------------------
[12/09 15:20:08    406s] [NR-eGR]      Total      3410832  1570754 
[12/09 15:20:08    406s] [NR-eGR] --------------------------------------------------------------------------
[12/09 15:20:08    406s] [NR-eGR] Total half perimeter of net bounding box: 2422060um
[12/09 15:20:08    406s] [NR-eGR] Total length: 3410832um, number of vias: 1570754
[12/09 15:20:08    406s] [NR-eGR] --------------------------------------------------------------------------
[12/09 15:20:08    406s] [NR-eGR] Total eGR-routed clock nets wire length: 116206um, number of vias: 84187
[12/09 15:20:08    406s] [NR-eGR] --------------------------------------------------------------------------
[12/09 15:20:09    408s] (I)      Finished Export ( CPU: 2.51 sec, Real: 2.52 sec, Curr Mem: 2770.65 MB )
[12/09 15:20:09    408s] [NR-eGR] Finished Early Global Route kernel ( CPU: 10.41 sec, Real: 9.29 sec, Curr Mem: 2770.65 MB )
[12/09 15:20:09    408s] (I)      =========================================== Runtime Summary ===========================================
[12/09 15:20:09    408s] (I)       Step                                                     %      Start     Finish      Real        CPU 
[12/09 15:20:09    408s] (I)      -------------------------------------------------------------------------------------------------------
[12/09 15:20:09    408s] (I)       Early Global Route kernel                          100.00%  46.55 sec  55.84 sec  9.29 sec  10.41 sec 
[12/09 15:20:09    408s] (I)       +-Import and model                                  19.27%  46.55 sec  48.34 sec  1.79 sec   1.36 sec 
[12/09 15:20:09    408s] (I)       | +-Create place DB                                 15.02%  46.55 sec  47.95 sec  1.40 sec   0.99 sec 
[12/09 15:20:09    408s] (I)       | | +-Import place data                             15.02%  46.55 sec  47.95 sec  1.40 sec   0.99 sec 
[12/09 15:20:09    408s] (I)       | | | +-Read instances and placement                 3.84%  46.55 sec  46.91 sec  0.36 sec   0.25 sec 
[12/09 15:20:09    408s] (I)       | | | +-Read nets                                    9.53%  46.91 sec  47.79 sec  0.89 sec   0.61 sec 
[12/09 15:20:09    408s] (I)       | +-Create route DB                                  3.28%  47.95 sec  48.25 sec  0.30 sec   0.28 sec 
[12/09 15:20:09    408s] (I)       | | +-Import route data (4T)                         3.28%  47.95 sec  48.25 sec  0.30 sec   0.28 sec 
[12/09 15:20:09    408s] (I)       | | | +-Read blockages ( Layer 2-6 )                 0.55%  47.95 sec  48.00 sec  0.05 sec   0.04 sec 
[12/09 15:20:09    408s] (I)       | | | | +-Read routing blockages                     0.00%  47.95 sec  47.95 sec  0.00 sec   0.00 sec 
[12/09 15:20:09    408s] (I)       | | | | +-Read instance blockages                    0.52%  47.95 sec  48.00 sec  0.05 sec   0.04 sec 
[12/09 15:20:09    408s] (I)       | | | | +-Read PG blockages                          0.02%  48.00 sec  48.00 sec  0.00 sec   0.00 sec 
[12/09 15:20:09    408s] (I)       | | | | +-Read clock blockages                       0.00%  48.00 sec  48.00 sec  0.00 sec   0.00 sec 
[12/09 15:20:09    408s] (I)       | | | | +-Read other blockages                       0.00%  48.00 sec  48.00 sec  0.00 sec   0.00 sec 
[12/09 15:20:09    408s] (I)       | | | | +-Read boundary cut boxes                    0.00%  48.00 sec  48.00 sec  0.00 sec   0.00 sec 
[12/09 15:20:09    408s] (I)       | | | +-Read blackboxes                              0.00%  48.00 sec  48.00 sec  0.00 sec   0.00 sec 
[12/09 15:20:09    408s] (I)       | | | +-Read prerouted                               0.08%  48.00 sec  48.01 sec  0.01 sec   0.01 sec 
[12/09 15:20:09    408s] (I)       | | | +-Read unlegalized nets                        0.45%  48.01 sec  48.05 sec  0.04 sec   0.04 sec 
[12/09 15:20:09    408s] (I)       | | | +-Read nets                                    0.63%  48.05 sec  48.11 sec  0.06 sec   0.06 sec 
[12/09 15:20:09    408s] (I)       | | | +-Set up via pillars                           0.03%  48.13 sec  48.13 sec  0.00 sec   0.00 sec 
[12/09 15:20:09    408s] (I)       | | | +-Initialize 3D grid graph                     0.01%  48.15 sec  48.15 sec  0.00 sec   0.00 sec 
[12/09 15:20:09    408s] (I)       | | | +-Model blockage capacity                      0.90%  48.15 sec  48.23 sec  0.08 sec   0.08 sec 
[12/09 15:20:09    408s] (I)       | | | | +-Initialize 3D capacity                     0.87%  48.15 sec  48.23 sec  0.08 sec   0.07 sec 
[12/09 15:20:09    408s] (I)       | +-Read aux data                                    0.34%  48.25 sec  48.28 sec  0.03 sec   0.03 sec 
[12/09 15:20:09    408s] (I)       | +-Others data preparation                          0.18%  48.28 sec  48.30 sec  0.02 sec   0.02 sec 
[12/09 15:20:09    408s] (I)       | +-Create route kernel                              0.07%  48.30 sec  48.31 sec  0.01 sec   0.01 sec 
[12/09 15:20:09    408s] (I)       +-Global Routing                                    32.90%  48.34 sec  51.40 sec  3.06 sec   3.30 sec 
[12/09 15:20:09    408s] (I)       | +-Initialization                                   0.60%  48.34 sec  48.40 sec  0.06 sec   0.05 sec 
[12/09 15:20:09    408s] (I)       | +-Net group 1                                     31.74%  48.41 sec  51.36 sec  2.95 sec   3.21 sec 
[12/09 15:20:09    408s] (I)       | | +-Generate topology (4T)                         3.45%  48.41 sec  48.73 sec  0.32 sec   0.31 sec 
[12/09 15:20:09    408s] (I)       | | +-Phase 1a                                      11.70%  48.79 sec  49.87 sec  1.09 sec   1.11 sec 
[12/09 15:20:09    408s] (I)       | | | +-Pattern routing (4T)                         8.52%  48.79 sec  49.58 sec  0.79 sec   0.86 sec 
[12/09 15:20:09    408s] (I)       | | | +-Pattern Routing Avoiding Blockages           1.79%  49.58 sec  49.75 sec  0.17 sec   0.12 sec 
[12/09 15:20:09    408s] (I)       | | | +-Add via demand to 2D                         1.39%  49.75 sec  49.87 sec  0.13 sec   0.13 sec 
[12/09 15:20:09    408s] (I)       | | +-Phase 1b                                       3.76%  49.87 sec  50.22 sec  0.35 sec   0.33 sec 
[12/09 15:20:09    408s] (I)       | | | +-Monotonic routing (4T)                       3.73%  49.87 sec  50.22 sec  0.35 sec   0.33 sec 
[12/09 15:20:09    408s] (I)       | | +-Phase 1c                                       0.74%  50.22 sec  50.29 sec  0.07 sec   0.07 sec 
[12/09 15:20:09    408s] (I)       | | | +-Two level Routing                            0.74%  50.22 sec  50.29 sec  0.07 sec   0.07 sec 
[12/09 15:20:09    408s] (I)       | | | | +-Two Level Routing (Regular)                0.42%  50.23 sec  50.27 sec  0.04 sec   0.04 sec 
[12/09 15:20:09    408s] (I)       | | | | +-Two Level Routing (Strong)                 0.14%  50.27 sec  50.28 sec  0.01 sec   0.01 sec 
[12/09 15:20:09    408s] (I)       | | | | +-Two Level Routing ( Reach Aware Clean )    0.16%  50.28 sec  50.29 sec  0.01 sec   0.01 sec 
[12/09 15:20:09    408s] (I)       | | +-Phase 1d                                       2.14%  50.29 sec  50.49 sec  0.20 sec   0.20 sec 
[12/09 15:20:09    408s] (I)       | | | +-Detoured routing                             2.13%  50.29 sec  50.49 sec  0.20 sec   0.20 sec 
[12/09 15:20:09    408s] (I)       | | +-Phase 1e                                       0.20%  50.49 sec  50.51 sec  0.02 sec   0.02 sec 
[12/09 15:20:09    408s] (I)       | | | +-Route legalization                           0.19%  50.49 sec  50.51 sec  0.02 sec   0.02 sec 
[12/09 15:20:09    408s] (I)       | | | | +-Legalize Reach Aware Violations            0.19%  50.49 sec  50.51 sec  0.02 sec   0.02 sec 
[12/09 15:20:09    408s] (I)       | | +-Phase 1l                                       9.10%  50.51 sec  51.36 sec  0.85 sec   1.14 sec 
[12/09 15:20:09    408s] (I)       | | | +-Layer assignment (4T)                        8.99%  50.52 sec  51.36 sec  0.83 sec   1.13 sec 
[12/09 15:20:09    408s] (I)       | +-Clean cong LA                                    0.00%  51.36 sec  51.36 sec  0.00 sec   0.00 sec 
[12/09 15:20:09    408s] (I)       +-Export 3D cong map                                 0.72%  51.40 sec  51.47 sec  0.07 sec   0.03 sec 
[12/09 15:20:09    408s] (I)       | +-Export 2D cong map                               0.15%  51.45 sec  51.47 sec  0.01 sec   0.01 sec 
[12/09 15:20:09    408s] (I)       +-Extract Global 3D Wires                            0.82%  51.48 sec  51.55 sec  0.08 sec   0.04 sec 
[12/09 15:20:09    408s] (I)       +-Track Assignment (4T)                             18.47%  51.55 sec  53.27 sec  1.72 sec   3.10 sec 
[12/09 15:20:09    408s] (I)       | +-Initialization                                   0.11%  51.55 sec  51.56 sec  0.01 sec   0.01 sec 
[12/09 15:20:09    408s] (I)       | +-Track Assignment Kernel                         18.35%  51.56 sec  53.27 sec  1.71 sec   3.09 sec 
[12/09 15:20:09    408s] (I)       | +-Free Memory                                      0.00%  53.27 sec  53.27 sec  0.00 sec   0.00 sec 
[12/09 15:20:09    408s] (I)       +-Export                                            27.12%  53.27 sec  55.79 sec  2.52 sec   2.51 sec 
[12/09 15:20:09    408s] (I)       | +-Export DB wires                                  7.31%  53.27 sec  53.95 sec  0.68 sec   0.92 sec 
[12/09 15:20:09    408s] (I)       | | +-Export all nets (4T)                           4.58%  53.40 sec  53.83 sec  0.43 sec   0.70 sec 
[12/09 15:20:09    408s] (I)       | | +-Set wire vias (4T)                             1.28%  53.83 sec  53.95 sec  0.12 sec   0.16 sec 
[12/09 15:20:09    408s] (I)       | +-Report wirelength                                4.99%  53.95 sec  54.41 sec  0.46 sec   0.27 sec 
[12/09 15:20:09    408s] (I)       | +-Update net boxes                                 2.07%  54.41 sec  54.60 sec  0.19 sec   0.32 sec 
[12/09 15:20:09    408s] (I)       | +-Update timing                                   12.76%  54.60 sec  55.79 sec  1.19 sec   1.01 sec 
[12/09 15:20:09    408s] (I)       +-Postprocess design                                 0.00%  55.79 sec  55.79 sec  0.00 sec   0.00 sec 
[12/09 15:20:09    408s] (I)      ========================== Summary by functions ===========================
[12/09 15:20:09    408s] (I)       Lv  Step                                           %      Real        CPU 
[12/09 15:20:09    408s] (I)      ---------------------------------------------------------------------------
[12/09 15:20:09    408s] (I)        0  Early Global Route kernel                100.00%  9.29 sec  10.41 sec 
[12/09 15:20:09    408s] (I)        1  Global Routing                            32.90%  3.06 sec   3.30 sec 
[12/09 15:20:09    408s] (I)        1  Export                                    27.12%  2.52 sec   2.51 sec 
[12/09 15:20:09    408s] (I)        1  Import and model                          19.27%  1.79 sec   1.36 sec 
[12/09 15:20:09    408s] (I)        1  Track Assignment (4T)                     18.47%  1.72 sec   3.10 sec 
[12/09 15:20:09    408s] (I)        1  Extract Global 3D Wires                    0.82%  0.08 sec   0.04 sec 
[12/09 15:20:09    408s] (I)        1  Export 3D cong map                         0.72%  0.07 sec   0.03 sec 
[12/09 15:20:09    408s] (I)        1  Postprocess design                         0.00%  0.00 sec   0.00 sec 
[12/09 15:20:09    408s] (I)        2  Net group 1                               31.74%  2.95 sec   3.21 sec 
[12/09 15:20:09    408s] (I)        2  Track Assignment Kernel                   18.35%  1.71 sec   3.09 sec 
[12/09 15:20:09    408s] (I)        2  Create place DB                           15.02%  1.40 sec   0.99 sec 
[12/09 15:20:09    408s] (I)        2  Update timing                             12.76%  1.19 sec   1.01 sec 
[12/09 15:20:09    408s] (I)        2  Export DB wires                            7.31%  0.68 sec   0.92 sec 
[12/09 15:20:09    408s] (I)        2  Report wirelength                          4.99%  0.46 sec   0.27 sec 
[12/09 15:20:09    408s] (I)        2  Create route DB                            3.28%  0.30 sec   0.28 sec 
[12/09 15:20:09    408s] (I)        2  Update net boxes                           2.07%  0.19 sec   0.32 sec 
[12/09 15:20:09    408s] (I)        2  Initialization                             0.71%  0.07 sec   0.06 sec 
[12/09 15:20:09    408s] (I)        2  Read aux data                              0.34%  0.03 sec   0.03 sec 
[12/09 15:20:09    408s] (I)        2  Others data preparation                    0.18%  0.02 sec   0.02 sec 
[12/09 15:20:09    408s] (I)        2  Export 2D cong map                         0.15%  0.01 sec   0.01 sec 
[12/09 15:20:09    408s] (I)        2  Create route kernel                        0.07%  0.01 sec   0.01 sec 
[12/09 15:20:09    408s] (I)        2  Free Memory                                0.00%  0.00 sec   0.00 sec 
[12/09 15:20:09    408s] (I)        2  Clean cong LA                              0.00%  0.00 sec   0.00 sec 
[12/09 15:20:09    408s] (I)        3  Import place data                         15.02%  1.40 sec   0.99 sec 
[12/09 15:20:09    408s] (I)        3  Phase 1a                                  11.70%  1.09 sec   1.11 sec 
[12/09 15:20:09    408s] (I)        3  Phase 1l                                   9.10%  0.85 sec   1.14 sec 
[12/09 15:20:09    408s] (I)        3  Export all nets (4T)                       4.58%  0.43 sec   0.70 sec 
[12/09 15:20:09    408s] (I)        3  Phase 1b                                   3.76%  0.35 sec   0.33 sec 
[12/09 15:20:09    408s] (I)        3  Generate topology (4T)                     3.45%  0.32 sec   0.31 sec 
[12/09 15:20:09    408s] (I)        3  Import route data (4T)                     3.28%  0.30 sec   0.28 sec 
[12/09 15:20:09    408s] (I)        3  Phase 1d                                   2.14%  0.20 sec   0.20 sec 
[12/09 15:20:09    408s] (I)        3  Set wire vias (4T)                         1.28%  0.12 sec   0.16 sec 
[12/09 15:20:09    408s] (I)        3  Phase 1c                                   0.74%  0.07 sec   0.07 sec 
[12/09 15:20:09    408s] (I)        3  Phase 1e                                   0.20%  0.02 sec   0.02 sec 
[12/09 15:20:09    408s] (I)        4  Read nets                                 10.16%  0.94 sec   0.67 sec 
[12/09 15:20:09    408s] (I)        4  Layer assignment (4T)                      8.99%  0.83 sec   1.13 sec 
[12/09 15:20:09    408s] (I)        4  Pattern routing (4T)                       8.52%  0.79 sec   0.86 sec 
[12/09 15:20:09    408s] (I)        4  Read instances and placement               3.84%  0.36 sec   0.25 sec 
[12/09 15:20:09    408s] (I)        4  Monotonic routing (4T)                     3.73%  0.35 sec   0.33 sec 
[12/09 15:20:09    408s] (I)        4  Detoured routing                           2.13%  0.20 sec   0.20 sec 
[12/09 15:20:09    408s] (I)        4  Pattern Routing Avoiding Blockages         1.79%  0.17 sec   0.12 sec 
[12/09 15:20:09    408s] (I)        4  Add via demand to 2D                       1.39%  0.13 sec   0.13 sec 
[12/09 15:20:09    408s] (I)        4  Model blockage capacity                    0.90%  0.08 sec   0.08 sec 
[12/09 15:20:09    408s] (I)        4  Two level Routing                          0.74%  0.07 sec   0.07 sec 
[12/09 15:20:09    408s] (I)        4  Read blockages ( Layer 2-6 )               0.55%  0.05 sec   0.04 sec 
[12/09 15:20:09    408s] (I)        4  Read unlegalized nets                      0.45%  0.04 sec   0.04 sec 
[12/09 15:20:09    408s] (I)        4  Route legalization                         0.19%  0.02 sec   0.02 sec 
[12/09 15:20:09    408s] (I)        4  Read prerouted                             0.08%  0.01 sec   0.01 sec 
[12/09 15:20:09    408s] (I)        4  Set up via pillars                         0.03%  0.00 sec   0.00 sec 
[12/09 15:20:09    408s] (I)        4  Initialize 3D grid graph                   0.01%  0.00 sec   0.00 sec 
[12/09 15:20:09    408s] (I)        4  Read blackboxes                            0.00%  0.00 sec   0.00 sec 
[12/09 15:20:09    408s] (I)        5  Initialize 3D capacity                     0.87%  0.08 sec   0.07 sec 
[12/09 15:20:09    408s] (I)        5  Read instance blockages                    0.52%  0.05 sec   0.04 sec 
[12/09 15:20:09    408s] (I)        5  Two Level Routing (Regular)                0.42%  0.04 sec   0.04 sec 
[12/09 15:20:09    408s] (I)        5  Legalize Reach Aware Violations            0.19%  0.02 sec   0.02 sec 
[12/09 15:20:09    408s] (I)        5  Two Level Routing ( Reach Aware Clean )    0.16%  0.01 sec   0.01 sec 
[12/09 15:20:09    408s] (I)        5  Two Level Routing (Strong)                 0.14%  0.01 sec   0.01 sec 
[12/09 15:20:09    408s] (I)        5  Read PG blockages                          0.02%  0.00 sec   0.00 sec 
[12/09 15:20:09    408s] (I)        5  Read clock blockages                       0.00%  0.00 sec   0.00 sec 
[12/09 15:20:09    408s] (I)        5  Read other blockages                       0.00%  0.00 sec   0.00 sec 
[12/09 15:20:09    408s] (I)        5  Read routing blockages                     0.00%  0.00 sec   0.00 sec 
[12/09 15:20:09    408s] (I)        5  Read boundary cut boxes                    0.00%  0.00 sec   0.00 sec 
[12/09 15:20:09    408s] Extraction called for design 'toplevel_498' of instances=163945 and nets=155450 using extraction engine 'preRoute' .
[12/09 15:20:09    408s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/09 15:20:09    408s] Type 'man IMPEXT-3530' for more detail.
[12/09 15:20:09    408s] PreRoute RC Extraction called for design toplevel_498.
[12/09 15:20:09    408s] RC Extraction called in multi-corner(1) mode.
[12/09 15:20:09    408s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/09 15:20:09    408s] Type 'man IMPEXT-6197' for more detail.
[12/09 15:20:09    408s] RCMode: PreRoute
[12/09 15:20:09    408s]       RC Corner Indexes            0   
[12/09 15:20:09    408s] Capacitance Scaling Factor   : 1.00000 
[12/09 15:20:09    408s] Resistance Scaling Factor    : 1.00000 
[12/09 15:20:09    408s] Clock Cap. Scaling Factor    : 1.00000 
[12/09 15:20:09    408s] Clock Res. Scaling Factor    : 1.00000 
[12/09 15:20:09    408s] Shrink Factor                : 1.00000
[12/09 15:20:09    408s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/09 15:20:10    408s] LayerId::1 widthSet size::1
[12/09 15:20:10    408s] LayerId::2 widthSet size::1
[12/09 15:20:10    408s] LayerId::3 widthSet size::1
[12/09 15:20:10    408s] LayerId::4 widthSet size::1
[12/09 15:20:10    408s] LayerId::5 widthSet size::1
[12/09 15:20:10    408s] LayerId::6 widthSet size::1
[12/09 15:20:10    408s] LayerId::7 widthSet size::1
[12/09 15:20:10    408s] LayerId::8 widthSet size::1
[12/09 15:20:10    408s] LayerId::9 widthSet size::1
[12/09 15:20:10    408s] Updating RC grid for preRoute extraction ...
[12/09 15:20:10    408s] eee: pegSigSF::1.070000
[12/09 15:20:10    408s] Initializing multi-corner resistance tables ...
[12/09 15:20:10    408s] eee: l::1 avDens::0.107317 usedTrk::17600.000000 availTrk::164000.000000 sigTrk::17600.000000
[12/09 15:20:10    408s] eee: l::2 avDens::0.318133 usedTrk::50901.218238 availTrk::160000.000000 sigTrk::50901.218238
[12/09 15:20:10    408s] eee: l::3 avDens::0.419441 usedTrk::67152.510005 availTrk::160100.000000 sigTrk::67152.510005
[12/09 15:20:10    408s] eee: l::4 avDens::0.178905 usedTrk::28624.749794 availTrk::160000.000000 sigTrk::28624.749794
[12/09 15:20:10    408s] eee: l::5 avDens::0.127208 usedTrk::20467.770040 availTrk::160900.000000 sigTrk::20467.770040
[12/09 15:20:10    408s] eee: l::6 avDens::0.038991 usedTrk::2475.942258 availTrk::63500.000000 sigTrk::2475.942258
[12/09 15:20:10    408s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/09 15:20:10    408s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/09 15:20:10    408s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/09 15:20:10    408s] {RT default_rc_corner 0 6 6 0}
[12/09 15:20:10    408s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.290627 ; uaWl: 1.000000 ; uaWlH: 0.302236 ; aWlH: 0.000000 ; Pmax: 0.845600 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 81 ; 
[12/09 15:20:11    409s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.2  Real Time: 0:00:02.0  MEM: 2770.648M)
[12/09 15:20:11    409s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/09 15:20:11    409s] #################################################################################
[12/09 15:20:11    409s] # Design Stage: PreRoute
[12/09 15:20:11    409s] # Design Name: toplevel_498
[12/09 15:20:11    409s] # Design Mode: 90nm
[12/09 15:20:11    409s] # Analysis Mode: MMMC Non-OCV 
[12/09 15:20:11    409s] # Parasitics Mode: No SPEF/RCDB 
[12/09 15:20:11    409s] # Signoff Settings: SI Off 
[12/09 15:20:11    409s] #################################################################################
[12/09 15:20:15    414s] Topological Sorting (REAL = 0:00:01.0, MEM = 2768.6M, InitMEM = 2768.6M)
[12/09 15:20:17    416s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'slowView'
[12/09 15:20:17    416s] Calculate delays in BcWc mode...
[12/09 15:20:17    416s] Start delay calculation (fullDC) (4 T). (MEM=2768.65)
[12/09 15:20:19    417s] End AAE Lib Interpolated Model. (MEM=2782.17 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/09 15:20:36    447s] Total number of fetched objects 152987
[12/09 15:20:36    448s] End Timing Check Calculation. (CPU Time=0:00:00.7, Real Time=0:00:00.0)
[12/09 15:20:36    448s] End delay calculation. (MEM=2864.64 CPU=0:00:25.5 REAL=0:00:14.0)
[12/09 15:20:36    448s] End delay calculation (fullDC). (MEM=2864.64 CPU=0:00:31.3 REAL=0:00:19.0)
[12/09 15:20:36    448s] *** CDM Built up (cpu=0:00:38.5  real=0:00:25.0  mem= 2864.6M) ***
[12/09 15:20:43    456s] 
[12/09 15:20:43    456s] TimeStamp Deleting Cell Server Begin ...
[12/09 15:20:43    456s] Deleting Lib Analyzer.
[12/09 15:20:43    456s] 
[12/09 15:20:43    456s] TimeStamp Deleting Cell Server End ...
[12/09 15:20:43    456s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/09 15:20:43    456s] 
[12/09 15:20:43    456s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/09 15:20:43    456s] Summary for sequential cells identification: 
[12/09 15:20:43    456s]   Identified SBFF number: 148
[12/09 15:20:43    456s]   Identified MBFF number: 0
[12/09 15:20:43    456s]   Identified SB Latch number: 0
[12/09 15:20:43    456s]   Identified MB Latch number: 0
[12/09 15:20:43    456s]   Not identified SBFF number: 0
[12/09 15:20:43    456s]   Not identified MBFF number: 0
[12/09 15:20:43    456s]   Not identified SB Latch number: 0
[12/09 15:20:43    456s]   Not identified MB Latch number: 0
[12/09 15:20:43    456s]   Number of sequential cells which are not FFs: 106
[12/09 15:20:43    456s]  Visiting view : slowView
[12/09 15:20:43    456s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/09 15:20:43    456s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/09 15:20:43    456s]  Visiting view : fastView
[12/09 15:20:43    456s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/09 15:20:43    456s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/09 15:20:43    456s] TLC MultiMap info (StdDelay):
[12/09 15:20:43    456s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/09 15:20:43    456s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/09 15:20:43    456s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/09 15:20:43    456s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/09 15:20:43    456s]  Setting StdDelay to: 15.6ps
[12/09 15:20:43    456s] 
[12/09 15:20:43    456s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/09 15:20:44    456s] 
[12/09 15:20:44    456s] TimeStamp Deleting Cell Server Begin ...
[12/09 15:20:44    456s] 
[12/09 15:20:44    456s] TimeStamp Deleting Cell Server End ...
[12/09 15:20:44    456s] Begin: GigaOpt high fanout net optimization
[12/09 15:20:44    456s] GigaOpt HFN: use maxLocalDensity 1.2
[12/09 15:20:44    456s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 4 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/09 15:20:44    456s] *** DrvOpt #1 [begin] : totSession cpu/real = 0:07:36.8/0:07:53.6 (1.0), mem = 2895.6M
[12/09 15:20:44    457s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[12/09 15:20:44    457s] Info: 11 clock nets excluded from IPO operation.
[12/09 15:20:44    457s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1318001.1
[12/09 15:20:44    457s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/09 15:20:44    457s] ### Creating PhyDesignMc. totSessionCpu=0:07:37 mem=2895.6M
[12/09 15:20:44    457s] OPERPROF: Starting DPlace-Init at level 1, MEM:2895.6M, EPOCH TIME: 1670620844.903216
[12/09 15:20:44    457s] z: 2, totalTracks: 1
[12/09 15:20:44    457s] z: 4, totalTracks: 1
[12/09 15:20:44    457s] z: 6, totalTracks: 1
[12/09 15:20:44    457s] z: 8, totalTracks: 1
[12/09 15:20:44    457s] #spOpts: VtWidth mergeVia=F 
[12/09 15:20:45    457s] All LLGs are deleted
[12/09 15:20:45    457s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2895.6M, EPOCH TIME: 1670620845.074185
[12/09 15:20:45    457s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.012, MEM:2895.6M, EPOCH TIME: 1670620845.086481
[12/09 15:20:45    457s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2895.6M, EPOCH TIME: 1670620845.157313
[12/09 15:20:45    457s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2895.6M, EPOCH TIME: 1670620845.163030
[12/09 15:20:45    457s] Core basic site is TSMC65ADV10TSITE
[12/09 15:20:45    457s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2895.6M, EPOCH TIME: 1670620845.173905
[12/09 15:20:45    457s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.015, MEM:2896.6M, EPOCH TIME: 1670620845.189005
[12/09 15:20:45    457s] Fast DP-INIT is on for default
[12/09 15:20:45    457s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.072, REAL:0.083, MEM:2896.6M, EPOCH TIME: 1670620845.245641
[12/09 15:20:45    457s] 
[12/09 15:20:45    457s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/09 15:20:45    457s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.133, REAL:0.144, MEM:2896.6M, EPOCH TIME: 1670620845.301482
[12/09 15:20:45    457s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=2896.6MB).
[12/09 15:20:45    457s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.315, REAL:0.438, MEM:2896.6M, EPOCH TIME: 1670620845.341160
[12/09 15:20:46    459s] TotalInstCnt at PhyDesignMc Initialization: 151,945
[12/09 15:20:46    459s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:39 mem=2896.6M
[12/09 15:20:46    459s] 
[12/09 15:20:46    459s] Footprint cell information for calculating maxBufDist
[12/09 15:20:46    459s] 
[12/09 15:20:46    459s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/09 15:20:46    459s] Summary for sequential cells identification: 
[12/09 15:20:46    459s]   Identified SBFF number: 148
[12/09 15:20:46    459s]   Identified MBFF number: 0
[12/09 15:20:46    459s]   Identified SB Latch number: 0
[12/09 15:20:46    459s]   Identified MB Latch number: 0
[12/09 15:20:46    459s]   Not identified SBFF number: 0
[12/09 15:20:46    459s]   Not identified MBFF number: 0
[12/09 15:20:46    459s]   Not identified SB Latch number: 0
[12/09 15:20:46    459s]   Not identified MB Latch number: 0
[12/09 15:20:46    459s]   Number of sequential cells which are not FFs: 106
[12/09 15:20:46    459s]  Visiting view : slowView
[12/09 15:20:46    459s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/09 15:20:46    459s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/09 15:20:46    459s]  Visiting view : fastView
[12/09 15:20:46    459s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/09 15:20:46    459s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/09 15:20:46    459s] TLC MultiMap info (StdDelay):
[12/09 15:20:46    459s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/09 15:20:46    459s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/09 15:20:46    459s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/09 15:20:46    459s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/09 15:20:46    459s]  Setting StdDelay to: 15.6ps
[12/09 15:20:46    459s] 
[12/09 15:20:46    459s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/09 15:20:46    459s] *info: There are 28 candidate Buffer cells
[12/09 15:20:46    459s] *info: There are 20 candidate Inverter cells
[12/09 15:20:46    459s] 
[12/09 15:20:47    459s] #optDebug: Start CG creation (mem=2896.6M)
[12/09 15:20:47    459s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 2.000000 defLenToSkip 14.000000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 14.000000 
[12/09 15:20:47    459s] (cpu=0:00:00.1, mem=2896.6M)
[12/09 15:20:47    459s]  ...processing cgPrt (cpu=0:00:00.1, mem=2896.6M)
[12/09 15:20:47    459s]  ...processing cgEgp (cpu=0:00:00.1, mem=2896.6M)
[12/09 15:20:47    459s]  ...processing cgPbk (cpu=0:00:00.1, mem=2896.6M)
[12/09 15:20:47    459s]  ...processing cgNrb(cpu=0:00:00.1, mem=2896.6M)
[12/09 15:20:47    459s]  ...processing cgObs (cpu=0:00:00.1, mem=2896.6M)
[12/09 15:20:47    459s]  ...processing cgCon (cpu=0:00:00.1, mem=2896.6M)
[12/09 15:20:47    459s]  ...processing cgPdm (cpu=0:00:00.1, mem=2896.6M)
[12/09 15:20:47    459s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2896.6M)
[12/09 15:20:47    459s] ### Creating RouteCongInterface, started
[12/09 15:20:47    459s] 
[12/09 15:20:47    459s] Creating Lib Analyzer ...
[12/09 15:20:47    459s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/09 15:20:47    459s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/09 15:20:47    459s] Total number of usable buffers from Lib Analyzer: 28 ( BUFX1MA10TR BUFHX1MA10TR BUFX2MA10TR BUFX2BA10TR BUFHX1P7MA10TR BUFX3MA10TR BUFX3BA10TR BUFHX3MA10TR BUFX4MA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR BUFHX6MA10TR BUFX7P5MA10TR BUFX7P5BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR BUFX11MA10TR BUFX11BA10TR BUFX13MA10TR BUFX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX16MA10TR)
[12/09 15:20:47    459s] Total number of usable inverters from Lib Analyzer: 20 ( INVX1MA10TR INVX1BA10TR INVX0P8BA10TR INVX0P6BA10TR INVX2MA10TR INVX2BA10TR INVX1P7BA10TR INVX3MA10TR INVX3BA10TR INVX2P5BA10TR INVX4BA10TR INVX5BA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9BA10TR INVX11BA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/09 15:20:47    459s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/09 15:20:47    459s] 
[12/09 15:20:47    460s] {RT default_rc_corner 0 6 6 0}
[12/09 15:20:49    461s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:07:41 mem=2896.6M
[12/09 15:20:49    461s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:07:41 mem=2896.6M
[12/09 15:20:49    461s] Creating Lib Analyzer, finished. 
[12/09 15:20:49    461s] 
[12/09 15:20:49    461s] #optDebug:  {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.7135} {6, 0.200, 0.4971} 
[12/09 15:20:49    461s] 
[12/09 15:20:49    461s] #optDebug: {0, 1.000}
[12/09 15:20:49    461s] ### Creating RouteCongInterface, finished
[12/09 15:20:53    466s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/09 15:20:53    466s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/09 15:20:53    466s] Info: violation cost 2.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 2.000000, glitch 0.000000)
[12/09 15:20:53    466s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3006.1M, EPOCH TIME: 1670620853.928095
[12/09 15:20:53    466s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.004, REAL:0.020, MEM:3006.1M, EPOCH TIME: 1670620853.947856
[12/09 15:20:55    467s] +---------+---------+--------+--------+------------+--------+
[12/09 15:20:55    467s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/09 15:20:55    467s] +---------+---------+--------+--------+------------+--------+
[12/09 15:20:55    467s] |   94.12%|        -|   0.000|   0.000|   0:00:00.0| 3006.1M|
[12/09 15:20:55    467s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/09 15:20:55    468s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/09 15:20:55    468s] Info: violation cost 2.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 2.000000, glitch 0.000000)
[12/09 15:21:02    474s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/09 15:21:02    474s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/09 15:21:02    474s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/09 15:21:02    474s] |   94.26%|      270|   0.000|   0.000|   0:00:07.0| 3053.7M|
[12/09 15:21:02    474s] +---------+---------+--------+--------+------------+--------+
[12/09 15:21:02    474s] 
[12/09 15:21:02    474s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:06.3 real=0:00:07.0 mem=3053.7M) ***
[12/09 15:21:02    474s] 
[12/09 15:21:02    474s] ###############################################################################
[12/09 15:21:02    474s] #
[12/09 15:21:02    474s] #  Large fanout net report:  
[12/09 15:21:02    474s] #     - there are 6 high fanout ( > 75) nets in the design. (excluding clock nets)
[12/09 15:21:02    474s] #     - current density: 94.26
[12/09 15:21:02    474s] #
[12/09 15:21:02    474s] #  List of high fanout nets:
[12/09 15:21:02    474s] #        Net(1):  vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/unpack/n248: (fanouts = 129)
[12/09 15:21:02    474s] #        Net(2):  vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/unpack/n998: (fanouts = 128)
[12/09 15:21:02    474s] #        Net(3):  vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/unpack/n632: (fanouts = 122)
[12/09 15:21:02    474s] #        Net(4):  vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/unpack/FE_DBTN314_n389: (fanouts = 121)
[12/09 15:21:02    474s] #        Net(5):  vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/unpack/FE_DBTN313_n287: (fanouts = 104)
[12/09 15:21:02    474s] #        Net(6):  vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/unpack/n628: (fanouts = 99)
[12/09 15:21:02    474s] #
[12/09 15:21:02    474s] ###############################################################################
[12/09 15:21:02    474s] 
[12/09 15:21:02    474s] 
[12/09 15:21:02    474s] =======================================================================
[12/09 15:21:02    474s]                 Reasons for remaining drv violations
[12/09 15:21:02    474s] =======================================================================
[12/09 15:21:02    474s] *info: Total 6 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.
[12/09 15:21:02    474s] 
[12/09 15:21:02    474s] Total-nets :: 153238, Stn-nets :: 291, ratio :: 0.189901 %
[12/09 15:21:02    474s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2942.7M, EPOCH TIME: 1670620862.597075
[12/09 15:21:02    474s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.055, MEM:2730.7M, EPOCH TIME: 1670620862.652232
[12/09 15:21:02    474s] TotalInstCnt at PhyDesignMc Destruction: 152,215
[12/09 15:21:02    474s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1318001.1
[12/09 15:21:02    474s] *** DrvOpt #1 [finish] : cpu/real = 0:00:17.6/0:00:18.5 (0.9), totSession cpu/real = 0:07:54.4/0:08:12.1 (1.0), mem = 2730.7M
[12/09 15:21:02    474s] 
[12/09 15:21:02    474s] =============================================================================================
[12/09 15:21:02    474s]  Step TAT Report for DrvOpt #1                                                  21.10-p004_1
[12/09 15:21:02    474s] =============================================================================================
[12/09 15:21:02    474s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/09 15:21:02    474s] ---------------------------------------------------------------------------------------------
[12/09 15:21:02    474s] [ SlackTraversorInit     ]      1   0:00:01.2  (   6.5 % )     0:00:01.2 /  0:00:01.0    0.8
[12/09 15:21:02    474s] [ CellServerInit         ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.0    0.5
[12/09 15:21:02    474s] [ LibAnalyzerInit        ]      1   0:00:02.1  (  11.2 % )     0:00:02.1 /  0:00:01.5    0.7
[12/09 15:21:02    474s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/09 15:21:02    474s] [ PlacerInterfaceInit    ]      1   0:00:01.6  (   8.6 % )     0:00:01.6 /  0:00:01.9    1.2
[12/09 15:21:02    474s] [ RouteCongInterfaceInit ]      1   0:00:00.5  (   2.6 % )     0:00:02.6 /  0:00:02.0    0.8
[12/09 15:21:02    474s] [ SteinerInterfaceInit   ]      1   0:00:00.9  (   4.6 % )     0:00:00.9 /  0:00:00.6    0.6
[12/09 15:21:02    474s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:06.5 /  0:00:06.2    1.0
[12/09 15:21:02    474s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/09 15:21:02    474s] [ OptEval                ]      1   0:00:00.6  (   3.3 % )     0:00:00.6 /  0:00:00.8    1.3
[12/09 15:21:02    474s] [ OptCommit              ]      1   0:00:00.9  (   5.0 % )     0:00:00.9 /  0:00:00.4    0.5
[12/09 15:21:02    474s] [ PostCommitDelayUpdate  ]      1   0:00:00.3  (   1.4 % )     0:00:01.7 /  0:00:02.7    1.6
[12/09 15:21:02    474s] [ IncrDelayCalc          ]     10   0:00:01.4  (   7.7 % )     0:00:01.4 /  0:00:02.5    1.8
[12/09 15:21:02    474s] [ DrvFindVioNets         ]      3   0:00:00.3  (   1.9 % )     0:00:00.3 /  0:00:00.2    0.5
[12/09 15:21:02    474s] [ IncrTimingUpdate       ]      1   0:00:03.3  (  17.6 % )     0:00:03.3 /  0:00:02.2    0.7
[12/09 15:21:02    474s] [ MISC                   ]          0:00:05.4  (  29.3 % )     0:00:05.4 /  0:00:05.7    1.1
[12/09 15:21:02    474s] ---------------------------------------------------------------------------------------------
[12/09 15:21:02    474s]  DrvOpt #1 TOTAL                    0:00:18.5  ( 100.0 % )     0:00:18.5 /  0:00:17.6    0.9
[12/09 15:21:02    474s] ---------------------------------------------------------------------------------------------
[12/09 15:21:02    474s] 
[12/09 15:21:02    474s] GigaOpt HFN: restore maxLocalDensity to 0.98
[12/09 15:21:02    474s] End: GigaOpt high fanout net optimization
[12/09 15:21:02    474s] Begin: GigaOpt DRV Optimization
[12/09 15:21:02    474s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 4 -largeScaleFixing -maxIter 2 -max_fanout -preCTS
[12/09 15:21:02    474s] *** DrvOpt #2 [begin] : totSession cpu/real = 0:07:54.4/0:08:12.1 (1.0), mem = 2730.7M
[12/09 15:21:02    474s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[12/09 15:21:03    474s] Info: 11 clock nets excluded from IPO operation.
[12/09 15:21:03    474s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1318001.2
[12/09 15:21:03    474s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/09 15:21:03    474s] ### Creating PhyDesignMc. totSessionCpu=0:07:55 mem=2730.7M
[12/09 15:21:03    474s] OPERPROF: Starting DPlace-Init at level 1, MEM:2730.7M, EPOCH TIME: 1670620863.190826
[12/09 15:21:03    474s] z: 2, totalTracks: 1
[12/09 15:21:03    474s] z: 4, totalTracks: 1
[12/09 15:21:03    474s] z: 6, totalTracks: 1
[12/09 15:21:03    474s] z: 8, totalTracks: 1
[12/09 15:21:03    474s] #spOpts: VtWidth mergeVia=F 
[12/09 15:21:03    474s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2730.7M, EPOCH TIME: 1670620863.375443
[12/09 15:21:03    475s] 
[12/09 15:21:03    475s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/09 15:21:03    475s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.144, REAL:0.174, MEM:2730.7M, EPOCH TIME: 1670620863.549235
[12/09 15:21:03    475s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2730.7MB).
[12/09 15:21:03    475s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.329, REAL:0.445, MEM:2730.7M, EPOCH TIME: 1670620863.635333
[12/09 15:21:04    476s] TotalInstCnt at PhyDesignMc Initialization: 152,215
[12/09 15:21:04    476s] ### Creating PhyDesignMc, finished. totSessionCpu=0:07:57 mem=2739.5M
[12/09 15:21:04    476s] ### Creating RouteCongInterface, started
[12/09 15:21:05    477s] 
[12/09 15:21:05    477s] #optDebug:  {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.7135} {6, 0.200, 0.4971} 
[12/09 15:21:05    477s] 
[12/09 15:21:05    477s] #optDebug: {0, 1.000}
[12/09 15:21:05    477s] ### Creating RouteCongInterface, finished
[12/09 15:21:09    481s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2930.3M, EPOCH TIME: 1670620869.305552
[12/09 15:21:09    481s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.004, REAL:0.015, MEM:2930.3M, EPOCH TIME: 1670620869.320570
[12/09 15:21:11    483s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/09 15:21:11    483s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/09 15:21:11    483s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/09 15:21:11    483s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/09 15:21:11    483s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/09 15:21:11    483s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/09 15:21:12    484s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/09 15:21:12    484s] Info: violation cost 642628.500000 (cap = 1427.666260, tran = 640952.562500, len = 0.000000, fanout load = 80.000000, fanout count = 169.000000, glitch 0.000000)
[12/09 15:21:12    484s] | 10465|101443|   -19.27|  1041|  1041|    -0.68|     2|     2|     0|     0|    27.68|     0.00|       0|       0|       0| 94.26%|          |         |
[12/09 15:22:06    556s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/09 15:22:07    557s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/09 15:22:07    557s] Info: violation cost 0.000250 (cap = 0.000000, tran = 0.000250, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/09 15:22:07    557s] |     1|     1|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|    28.78|     0.00|    1363|     176|    1327| 94.72%| 0:00:55.0|  3143.3M|
[12/09 15:22:07    557s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/09 15:22:07    557s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/09 15:22:07    557s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/09 15:22:07    557s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    28.78|     0.00|       0|       0|       1| 94.72%| 0:00:00.0|  3143.3M|
[12/09 15:22:07    557s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/09 15:22:07    557s] 
[12/09 15:22:07    557s] *** Finish DRV Fixing (cpu=0:01:15 real=0:00:58.0 mem=3143.3M) ***
[12/09 15:22:07    557s] 
[12/09 15:22:07    557s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3143.3M, EPOCH TIME: 1670620927.591243
[12/09 15:22:07    557s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.032, REAL:0.033, MEM:3112.3M, EPOCH TIME: 1670620927.624656
[12/09 15:22:07    557s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3112.3M, EPOCH TIME: 1670620927.717989
[12/09 15:22:07    557s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3112.3M, EPOCH TIME: 1670620927.718134
[12/09 15:22:07    557s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3112.3M, EPOCH TIME: 1670620927.953152
[12/09 15:22:08    557s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.155, REAL:0.221, MEM:3112.3M, EPOCH TIME: 1670620928.174198
[12/09 15:22:08    557s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:3112.3M, EPOCH TIME: 1670620928.216390
[12/09 15:22:08    557s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.004, REAL:0.004, MEM:3112.3M, EPOCH TIME: 1670620928.220231
[12/09 15:22:08    557s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.347, REAL:0.502, MEM:3112.3M, EPOCH TIME: 1670620928.220364
[12/09 15:22:08    557s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.348, REAL:0.502, MEM:3112.3M, EPOCH TIME: 1670620928.220401
[12/09 15:22:08    557s] TDRefine: refinePlace mode is spiral
[12/09 15:22:08    557s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1318001.2
[12/09 15:22:08    557s] OPERPROF: Starting RefinePlace at level 1, MEM:3112.3M, EPOCH TIME: 1670620928.220547
[12/09 15:22:08    557s] *** Starting refinePlace (0:09:18 mem=3112.3M) ***
[12/09 15:22:08    557s] Total net bbox length = 2.562e+06 (1.388e+06 1.174e+06) (ext = 2.002e+04)
[12/09 15:22:08    557s] 
[12/09 15:22:08    557s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/09 15:22:08    557s] **WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
[12/09 15:22:08    558s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/09 15:22:08    558s] Enhanced MH flow has been turned off for floorplan mode.
[12/09 15:22:08    558s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[12/09 15:22:08    558s] Type 'man IMPSP-5140' for more detail.
[12/09 15:22:08    558s] **WARN: (IMPSP-315):	Found 165754 instances insts with no PG Term connections.
[12/09 15:22:08    558s] Type 'man IMPSP-315' for more detail.
[12/09 15:22:08    558s] (I)      Default power domain name = toplevel_498
[12/09 15:22:08    558s] .Default power domain name = toplevel_498
[12/09 15:22:08    558s] .OPERPROF:   Starting RefinePlace2 at level 2, MEM:3113.5M, EPOCH TIME: 1670620928.586108
[12/09 15:22:08    558s] Starting refinePlace ...
[12/09 15:22:08    558s] Default power domain name = toplevel_498
[12/09 15:22:08    558s] .One DDP V2 for no tweak run.
[12/09 15:22:08    558s] Default power domain name = toplevel_498
[12/09 15:22:08    558s] .DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/09 15:22:09    558s] ** Cut row section cpu time 0:00:00.0.
[12/09 15:22:09    558s]    Spread Effort: high, pre-route mode, useDDP on.
[12/09 15:22:10    559s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.8, real=0:00:02.0, mem=3162.7MB) @(0:09:18 - 0:09:20).
[12/09 15:22:10    559s] Move report: preRPlace moves 23117 insts, mean move: 1.45 um, max move: 25.20 um 
[12/09 15:22:10    559s] 	Max move on inst (vproc_top_genblk4_vcache_way0/U6943): (600.60, 252.00) --> (599.40, 276.00)
[12/09 15:22:10    559s] 	Length: 3 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: INVX0P8BA10TR
[12/09 15:22:10    559s] wireLenOptFixPriorityInst 0 inst fixed
[12/09 15:22:11    560s] 
[12/09 15:22:11    560s] Running Spiral MT with 4 threads  fetchWidth=400 
[12/09 15:22:16    563s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/09 15:22:16    563s] [CPU] RefinePlace/Spiral (cpu=0:00:01.0, real=0:00:00.0)
[12/09 15:22:16    563s] [CPU] RefinePlace/Commit (cpu=0:00:02.0, real=0:00:05.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:02.0, real=0:00:05.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/09 15:22:16    563s] [CPU] RefinePlace/Legalization (cpu=0:00:03.7, real=0:00:06.0, mem=3162.7MB) @(0:09:20 - 0:09:24).
[12/09 15:22:16    563s] Move report: Detail placement moves 23117 insts, mean move: 1.45 um, max move: 25.20 um 
[12/09 15:22:16    563s] 	Max move on inst (vproc_top_genblk4_vcache_way0/U6943): (600.60, 252.00) --> (599.40, 276.00)
[12/09 15:22:16    563s] 	Runtime: CPU: 0:00:05.7 REAL: 0:00:08.0 MEM: 3162.7MB
[12/09 15:22:16    563s] Statistics of distance of Instance movement in refine placement:
[12/09 15:22:16    563s]   maximum (X+Y) =        25.20 um
[12/09 15:22:16    563s]   inst (vproc_top_genblk4_vcache_way0/U6943) with max move: (600.6, 252) -> (599.4, 276)
[12/09 15:22:16    563s]   mean    (X+Y) =         1.45 um
[12/09 15:22:16    563s] Summary Report:
[12/09 15:22:16    563s] Instances move: 23117 (out of 153754 movable)
[12/09 15:22:16    563s] Instances flipped: 0
[12/09 15:22:16    563s] Mean displacement: 1.45 um
[12/09 15:22:16    563s] Max displacement: 25.20 um (Instance: vproc_top_genblk4_vcache_way0/U6943) (600.6, 252) -> (599.4, 276)
[12/09 15:22:16    563s] 	Length: 3 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: INVX0P8BA10TR
[12/09 15:22:16    563s] Total instances moved : 23117
[12/09 15:22:16    563s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:5.752, REAL:8.140, MEM:3162.7M, EPOCH TIME: 1670620936.726060
[12/09 15:22:16    563s] Total net bbox length = 2.580e+06 (1.397e+06 1.183e+06) (ext = 2.002e+04)
[12/09 15:22:16    563s] Runtime: CPU: 0:00:06.0 REAL: 0:00:08.0 MEM: 3162.7MB
[12/09 15:22:16    563s] [CPU] RefinePlace/total (cpu=0:00:06.0, real=0:00:08.0, mem=3162.7MB) @(0:09:18 - 0:09:24).
[12/09 15:22:16    563s] *** Finished refinePlace (0:09:24 mem=3162.7M) ***
[12/09 15:22:16    563s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1318001.2
[12/09 15:22:16    563s] OPERPROF: Finished RefinePlace at level 1, CPU:6.148, REAL:8.611, MEM:3162.7M, EPOCH TIME: 1670620936.831640
[12/09 15:22:17    564s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3162.7M, EPOCH TIME: 1670620937.501280
[12/09 15:22:17    564s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.028, REAL:0.028, MEM:3124.7M, EPOCH TIME: 1670620937.529463
[12/09 15:22:17    564s] *** maximum move = 25.20 um ***
[12/09 15:22:17    564s] *** Finished re-routing un-routed nets (3124.7M) ***
[12/09 15:22:18    564s] TotalInstCnt at stopUpdate before init: 153,754
[12/09 15:22:18    564s] OPERPROF: Starting DPlace-Init at level 1, MEM:3124.7M, EPOCH TIME: 1670620938.235445
[12/09 15:22:18    564s] z: 2, totalTracks: 1
[12/09 15:22:18    564s] z: 4, totalTracks: 1
[12/09 15:22:18    564s] z: 6, totalTracks: 1
[12/09 15:22:18    564s] z: 8, totalTracks: 1
[12/09 15:22:18    564s] #spOpts: VtWidth mergeVia=F 
[12/09 15:22:18    565s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3124.7M, EPOCH TIME: 1670620938.464204
[12/09 15:22:18    565s] 
[12/09 15:22:18    565s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/09 15:22:18    565s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.176, REAL:0.275, MEM:3124.7M, EPOCH TIME: 1670620938.739465
[12/09 15:22:18    565s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:3124.7M, EPOCH TIME: 1670620938.779490
[12/09 15:22:18    565s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.004, REAL:0.004, MEM:3124.7M, EPOCH TIME: 1670620938.783221
[12/09 15:22:18    565s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=3124.7MB).
[12/09 15:22:18    565s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.361, REAL:0.548, MEM:3124.7M, EPOCH TIME: 1670620938.783378
[12/09 15:22:20    566s] TotalInstCnt at stopUpdate after init: 153,754
[12/09 15:22:20    566s] 
[12/09 15:22:20    566s] *** Finish Physical Update (cpu=0:00:09.7 real=0:00:13.0 mem=3124.7M) ***
[12/09 15:22:22    568s] Total-nets :: 154777, Stn-nets :: 346, ratio :: 0.223547 %
[12/09 15:22:22    568s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3014.5M, EPOCH TIME: 1670620942.146956
[12/09 15:22:22    568s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.033, REAL:0.034, MEM:2811.5M, EPOCH TIME: 1670620942.180509
[12/09 15:22:22    568s] TotalInstCnt at PhyDesignMc Destruction: 153,754
[12/09 15:22:22    568s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1318001.2
[12/09 15:22:22    568s] *** DrvOpt #2 [finish] : cpu/real = 0:01:33.7/0:01:19.5 (1.2), totSession cpu/real = 0:09:28.1/0:09:31.6 (1.0), mem = 2811.5M
[12/09 15:22:22    568s] 
[12/09 15:22:22    568s] =============================================================================================
[12/09 15:22:22    568s]  Step TAT Report for DrvOpt #2                                                  21.10-p004_1
[12/09 15:22:22    568s] =============================================================================================
[12/09 15:22:22    568s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/09 15:22:22    568s] ---------------------------------------------------------------------------------------------
[12/09 15:22:22    568s] [ SlackTraversorInit     ]      2   0:00:03.0  (   3.8 % )     0:00:03.0 /  0:00:02.0    0.7
[12/09 15:22:22    568s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/09 15:22:22    568s] [ PlacerInterfaceInit    ]      1   0:00:01.6  (   2.0 % )     0:00:01.6 /  0:00:01.9    1.2
[12/09 15:22:22    568s] [ RouteCongInterfaceInit ]      1   0:00:00.6  (   0.8 % )     0:00:00.6 /  0:00:00.5    0.8
[12/09 15:22:22    568s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/09 15:22:22    568s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.0 % )     0:00:54.2 /  0:01:11.5    1.3
[12/09 15:22:22    568s] [ OptGetWeight           ]     11   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/09 15:22:22    568s] [ OptEval                ]     11   0:00:05.7  (   7.1 % )     0:00:05.7 /  0:00:11.5    2.0
[12/09 15:22:22    568s] [ OptCommit              ]     11   0:00:02.1  (   2.7 % )     0:00:02.1 /  0:00:01.8    0.8
[12/09 15:22:22    568s] [ PostCommitDelayUpdate  ]      9   0:00:03.6  (   4.6 % )     0:00:23.2 /  0:00:42.9    1.9
[12/09 15:22:22    568s] [ IncrDelayCalc          ]    172   0:00:19.6  (  24.6 % )     0:00:19.6 /  0:00:39.8    2.0
[12/09 15:22:22    568s] [ DrvFindVioNets         ]      3   0:00:01.9  (   2.4 % )     0:00:01.9 /  0:00:02.1    1.1
[12/09 15:22:22    568s] [ DrvComputeSummary      ]      3   0:00:00.3  (   0.3 % )     0:00:00.3 /  0:00:00.3    1.0
[12/09 15:22:22    568s] [ RefinePlace            ]      1   0:00:12.8  (  16.1 % )     0:00:12.8 /  0:00:09.7    0.8
[12/09 15:22:22    568s] [ IncrTimingUpdate       ]      9   0:00:23.1  (  29.1 % )     0:00:23.1 /  0:00:15.2    0.7
[12/09 15:22:22    568s] [ MISC                   ]          0:00:05.1  (   6.5 % )     0:00:05.1 /  0:00:05.7    1.1
[12/09 15:22:22    568s] ---------------------------------------------------------------------------------------------
[12/09 15:22:22    568s]  DrvOpt #2 TOTAL                    0:01:19.5  ( 100.0 % )     0:01:19.5 /  0:01:33.7    1.2
[12/09 15:22:22    568s] ---------------------------------------------------------------------------------------------
[12/09 15:22:22    568s] 
[12/09 15:22:22    568s] End: GigaOpt DRV Optimization
[12/09 15:22:22    568s] GigaOpt: Cleaning up trial route
[12/09 15:22:22    568s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2811.5M, EPOCH TIME: 1670620942.182251
[12/09 15:22:22    568s] All LLGs are deleted
[12/09 15:22:22    568s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2811.5M, EPOCH TIME: 1670620942.182307
[12/09 15:22:22    568s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.010, MEM:2811.5M, EPOCH TIME: 1670620942.192292
[12/09 15:22:22    568s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.011, REAL:0.011, MEM:2809.5M, EPOCH TIME: 1670620942.193380
[12/09 15:22:22    568s] ### Creating LA Mngr. totSessionCpu=0:09:28 mem=2809.5M
[12/09 15:22:22    568s] ### Creating LA Mngr, finished. totSessionCpu=0:09:28 mem=2809.5M
[12/09 15:22:22    568s] Started Early Global Route kernel ( Curr Mem: 2809.47 MB )
[12/09 15:22:22    568s] (I)      ==================== Layers =====================
[12/09 15:22:22    568s] (I)      +-----+----+---------+---------+--------+-------+
[12/09 15:22:22    568s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/09 15:22:22    568s] (I)      +-----+----+---------+---------+--------+-------+
[12/09 15:22:22    568s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/09 15:22:22    568s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/09 15:22:22    568s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/09 15:22:22    568s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/09 15:22:22    568s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/09 15:22:22    568s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/09 15:22:22    568s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/09 15:22:22    568s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/09 15:22:22    568s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/09 15:22:22    568s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/09 15:22:22    568s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/09 15:22:22    568s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/09 15:22:22    568s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/09 15:22:22    568s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/09 15:22:22    568s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/09 15:22:22    568s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/09 15:22:22    568s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/09 15:22:22    568s] (I)      +-----+----+---------+---------+--------+-------+
[12/09 15:22:22    568s] (I)      |  64 | 64 |     RVT | implant |        |       |
[12/09 15:22:22    568s] (I)      |  65 | 65 |     HVT | implant |        |       |
[12/09 15:22:22    568s] (I)      |  66 | 66 |     LVT | implant |        |       |
[12/09 15:22:22    568s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[12/09 15:22:22    568s] (I)      |  67 | 67 | OVERLAP | overlap |        |       |
[12/09 15:22:22    568s] (I)      +-----+----+---------+---------+--------+-------+
[12/09 15:22:22    568s] (I)      Started Import and model ( Curr Mem: 2809.47 MB )
[12/09 15:22:22    568s] (I)      Default power domain name = toplevel_498
[12/09 15:22:22    568s] .== Non-default Options ==
[12/09 15:22:23    569s] (I)      Maximum routing layer                              : 6
[12/09 15:22:23    569s] (I)      Number of threads                                  : 4
[12/09 15:22:23    569s] (I)      Method to set GCell size                           : row
[12/09 15:22:23    569s] (I)      Counted 10037 PG shapes. We will not process PG shapes layer by layer.
[12/09 15:22:23    569s] (I)      Use row-based GCell size
[12/09 15:22:23    569s] (I)      Use row-based GCell align
[12/09 15:22:23    569s] (I)      layer 0 area = 168000
[12/09 15:22:23    569s] (I)      layer 1 area = 208000
[12/09 15:22:23    569s] (I)      layer 2 area = 208000
[12/09 15:22:23    569s] (I)      layer 3 area = 208000
[12/09 15:22:23    569s] (I)      layer 4 area = 208000
[12/09 15:22:23    569s] (I)      layer 5 area = 208000
[12/09 15:22:23    569s] (I)      GCell unit size   : 4000
[12/09 15:22:23    569s] (I)      GCell multiplier  : 1
[12/09 15:22:23    569s] (I)      GCell row height  : 4000
[12/09 15:22:23    569s] (I)      Actual row height : 4000
[12/09 15:22:23    569s] (I)      GCell align ref   : 0 0
[12/09 15:22:23    569s] [NR-eGR] Track table information for default rule: 
[12/09 15:22:23    569s] [NR-eGR] M1 has no routable track
[12/09 15:22:23    569s] [NR-eGR] M2 has single uniform track structure
[12/09 15:22:23    569s] [NR-eGR] M3 has single uniform track structure
[12/09 15:22:23    569s] [NR-eGR] M4 has single uniform track structure
[12/09 15:22:23    569s] [NR-eGR] M5 has single uniform track structure
[12/09 15:22:23    569s] [NR-eGR] M6 has single uniform track structure
[12/09 15:22:23    569s] (I)      =============== Default via ================
[12/09 15:22:23    569s] (I)      +---+------------------+-------------------+
[12/09 15:22:23    569s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[12/09 15:22:23    569s] (I)      +---+------------------+-------------------+
[12/09 15:22:23    569s] (I)      | 1 |    3  VIA1_X     |   34  VIA1_2CUT_W |
[12/09 15:22:23    569s] (I)      | 2 |    7  VIA2_X     |   39  VIA2_2CUT_N |
[12/09 15:22:23    569s] (I)      | 3 |   11  VIA3_X     |   41  VIA3_2CUT_E |
[12/09 15:22:23    569s] (I)      | 4 |   15  VIA4_X     |   45  VIA4_2CUT_E |
[12/09 15:22:23    569s] (I)      | 5 |   19  VIA5_X     |   51  VIA5_2CUT_N |
[12/09 15:22:23    569s] (I)      | 6 |   23  VIA6_X     |   54  VIA6_2CUT_W |
[12/09 15:22:23    569s] (I)      | 7 |   27  VIA7_X     |   57  VIA7_2CUT_E |
[12/09 15:22:23    569s] (I)      | 8 |   31  VIA8_X     |   62  VIA8_2CUT_W |
[12/09 15:22:23    569s] (I)      +---+------------------+-------------------+
[12/09 15:22:23    569s] [NR-eGR] Read 16854 PG shapes
[12/09 15:22:23    569s] [NR-eGR] Read 0 clock shapes
[12/09 15:22:23    569s] [NR-eGR] Read 0 other shapes
[12/09 15:22:23    569s] [NR-eGR] #Routing Blockages  : 0
[12/09 15:22:23    569s] [NR-eGR] #Instance Blockages : 0
[12/09 15:22:23    569s] [NR-eGR] #PG Blockages       : 16854
[12/09 15:22:23    569s] [NR-eGR] #Halo Blockages     : 0
[12/09 15:22:23    569s] [NR-eGR] #Boundary Blockages : 0
[12/09 15:22:23    569s] [NR-eGR] #Clock Blockages    : 0
[12/09 15:22:23    569s] [NR-eGR] #Other Blockages    : 0
[12/09 15:22:23    569s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/09 15:22:23    569s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/09 15:22:23    569s] [NR-eGR] Read 154777 nets ( ignored 0 )
[12/09 15:22:23    569s] (I)      early_global_route_priority property id does not exist.
[12/09 15:22:23    569s] (I)      Read Num Blocks=16854  Num Prerouted Wires=0  Num CS=0
[12/09 15:22:23    569s] (I)      Layer 1 (V) : #blockages 4812 : #preroutes 0
[12/09 15:22:23    569s] (I)      Layer 2 (H) : #blockages 4812 : #preroutes 0
[12/09 15:22:23    569s] (I)      Layer 3 (V) : #blockages 4812 : #preroutes 0
[12/09 15:22:23    569s] (I)      Layer 4 (H) : #blockages 2418 : #preroutes 0
[12/09 15:22:23    569s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[12/09 15:22:23    569s] (I)      Number of ignored nets                =      0
[12/09 15:22:23    569s] (I)      Number of connected nets              =      0
[12/09 15:22:23    569s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/09 15:22:23    569s] (I)      Number of clock nets                  =     11.  Ignored: No
[12/09 15:22:23    569s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/09 15:22:23    569s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/09 15:22:23    569s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/09 15:22:23    569s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/09 15:22:23    569s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/09 15:22:23    569s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/09 15:22:23    569s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/09 15:22:23    569s] [NR-eGR] There are 11 clock nets ( 0 with NDR ).
[12/09 15:22:23    569s] (I)      Ndr track 0 does not exist
[12/09 15:22:23    569s] (I)      ---------------------Grid Graph Info--------------------
[12/09 15:22:23    569s] (I)      Routing area        : (0, 0) - (1600000, 1600000)
[12/09 15:22:23    569s] (I)      Core area           : (0, 0) - (1600000, 1600000)
[12/09 15:22:23    569s] (I)      Site width          :   400  (dbu)
[12/09 15:22:23    569s] (I)      Row height          :  4000  (dbu)
[12/09 15:22:23    569s] (I)      GCell row height    :  4000  (dbu)
[12/09 15:22:23    569s] (I)      GCell width         :  4000  (dbu)
[12/09 15:22:23    569s] (I)      GCell height        :  4000  (dbu)
[12/09 15:22:23    569s] (I)      Grid                :   400   400     6
[12/09 15:22:23    569s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/09 15:22:23    569s] (I)      Vertical capacity   :     0  4000     0  4000     0  4000
[12/09 15:22:23    569s] (I)      Horizontal capacity :     0     0  4000     0  4000     0
[12/09 15:22:23    569s] (I)      Default wire width  :   180   200   200   200   200   200
[12/09 15:22:23    569s] (I)      Default wire space  :   180   200   200   200   200   200
[12/09 15:22:23    569s] (I)      Default wire pitch  :   360   400   400   400   400   400
[12/09 15:22:23    569s] (I)      Default pitch size  :   360   400   400   400   400   400
[12/09 15:22:23    569s] (I)      First track coord   :     0   200   200   200   200   200
[12/09 15:22:23    569s] (I)      Num tracks per GCell: 11.11 10.00 10.00 10.00 10.00 10.00
[12/09 15:22:23    569s] (I)      Total num of tracks :     0  4000  4000  4000  4000  4000
[12/09 15:22:23    569s] (I)      Num of masks        :     1     1     1     1     1     1
[12/09 15:22:23    569s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/09 15:22:23    569s] (I)      --------------------------------------------------------
[12/09 15:22:23    569s] 
[12/09 15:22:23    569s] [NR-eGR] ============ Routing rule table ============
[12/09 15:22:23    569s] [NR-eGR] Rule id: 0  Nets: 154777
[12/09 15:22:23    569s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/09 15:22:23    569s] (I)                    Layer    2    3    4    5    6 
[12/09 15:22:23    569s] (I)                    Pitch  400  400  400  400  400 
[12/09 15:22:23    569s] (I)             #Used tracks    1    1    1    1    1 
[12/09 15:22:23    569s] (I)       #Fully used tracks    1    1    1    1    1 
[12/09 15:22:23    569s] [NR-eGR] ========================================
[12/09 15:22:23    569s] [NR-eGR] 
[12/09 15:22:23    569s] (I)      =============== Blocked Tracks ===============
[12/09 15:22:23    569s] (I)      +-------+---------+----------+---------------+
[12/09 15:22:23    569s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/09 15:22:23    569s] (I)      +-------+---------+----------+---------------+
[12/09 15:22:23    569s] (I)      |     1 |       0 |        0 |         0.00% |
[12/09 15:22:23    569s] (I)      |     2 | 1600000 |    30800 |         1.93% |
[12/09 15:22:23    569s] (I)      |     3 | 1600000 |    14400 |         0.90% |
[12/09 15:22:23    569s] (I)      |     4 | 1600000 |    30800 |         1.93% |
[12/09 15:22:23    569s] (I)      |     5 | 1600000 |    64000 |         4.00% |
[12/09 15:22:23    569s] (I)      |     6 | 1600000 |        0 |         0.00% |
[12/09 15:22:23    569s] (I)      +-------+---------+----------+---------------+
[12/09 15:22:24    569s] (I)      Finished Import and model ( CPU: 1.19 sec, Real: 1.46 sec, Curr Mem: 2959.08 MB )
[12/09 15:22:24    569s] (I)      Reset routing kernel
[12/09 15:22:24    569s] (I)      Started Global Routing ( Curr Mem: 2959.08 MB )
[12/09 15:22:24    569s] (I)      totalPins=579931  totalGlobalPin=561041 (96.74%)
[12/09 15:22:24    569s] (I)      total 2D Cap : 7930800 = (3152800 H, 4778000 V)
[12/09 15:22:24    569s] [NR-eGR] Layer group 1: route 154777 net(s) in layer range [2, 6]
[12/09 15:22:24    569s] (I)      
[12/09 15:22:24    569s] (I)      ============  Phase 1a Route ============
[12/09 15:22:25    570s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/09 15:22:25    570s] (I)      Usage: 1611147 = (853438 H, 757709 V) = (27.07% H, 15.86% V) = (1.707e+06um H, 1.515e+06um V)
[12/09 15:22:25    571s] (I)      
[12/09 15:22:25    571s] (I)      ============  Phase 1b Route ============
[12/09 15:22:25    571s] (I)      Usage: 1611301 = (853486 H, 757815 V) = (27.07% H, 15.86% V) = (1.707e+06um H, 1.516e+06um V)
[12/09 15:22:25    571s] (I)      Overflow of layer group 1: 0.05% H + 0.00% V. EstWL: 3.222602e+06um
[12/09 15:22:25    571s] (I)      Congestion metric : 0.05%H 0.00%V, 0.05%HV
[12/09 15:22:25    571s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/09 15:22:25    571s] (I)      
[12/09 15:22:25    571s] (I)      ============  Phase 1c Route ============
[12/09 15:22:25    571s] (I)      Level2 Grid: 80 x 80
[12/09 15:22:26    571s] (I)      Usage: 1611301 = (853486 H, 757815 V) = (27.07% H, 15.86% V) = (1.707e+06um H, 1.516e+06um V)
[12/09 15:22:26    571s] (I)      
[12/09 15:22:26    571s] (I)      ============  Phase 1d Route ============
[12/09 15:22:26    571s] (I)      Usage: 1611413 = (853485 H, 757928 V) = (27.07% H, 15.86% V) = (1.707e+06um H, 1.516e+06um V)
[12/09 15:22:26    571s] (I)      
[12/09 15:22:26    571s] (I)      ============  Phase 1e Route ============
[12/09 15:22:26    571s] (I)      Usage: 1611413 = (853485 H, 757928 V) = (27.07% H, 15.86% V) = (1.707e+06um H, 1.516e+06um V)
[12/09 15:22:26    571s] [NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 0.00% V. EstWL: 3.222826e+06um
[12/09 15:22:26    571s] (I)      
[12/09 15:22:26    571s] (I)      ============  Phase 1l Route ============
[12/09 15:22:27    572s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/09 15:22:27    572s] (I)      Layer  2:    1586783    694735        84           0     1596000    ( 0.00%) 
[12/09 15:22:27    572s] (I)      Layer  3:    1586081    683986       121           0     1596000    ( 0.00%) 
[12/09 15:22:27    572s] (I)      Layer  4:    1586783    296201         0           0     1596000    ( 0.00%) 
[12/09 15:22:27    572s] (I)      Layer  5:    1564328    204854       328           0     1596000    ( 0.00%) 
[12/09 15:22:27    572s] (I)      Layer  6:    1596000     23685         0           0     1596000    ( 0.00%) 
[12/09 15:22:27    572s] (I)      Total:       7919975   1903461       533           0     7980000    ( 0.00%) 
[12/09 15:22:27    572s] (I)      
[12/09 15:22:27    572s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/09 15:22:27    572s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[12/09 15:22:27    572s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[12/09 15:22:27    572s] [NR-eGR]        Layer             (1-2)             (3-4)             (5-6)               (7)    OverCon
[12/09 15:22:27    572s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/09 15:22:27    572s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/09 15:22:27    572s] [NR-eGR]      M2 ( 2)        74( 0.05%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[12/09 15:22:27    572s] [NR-eGR]      M3 ( 3)        99( 0.06%)         2( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[12/09 15:22:27    572s] [NR-eGR]      M4 ( 4)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/09 15:22:27    572s] [NR-eGR]      M5 ( 5)       156( 0.10%)        27( 0.02%)         7( 0.00%)         1( 0.00%)   ( 0.12%) 
[12/09 15:22:27    572s] [NR-eGR]      M6 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/09 15:22:27    572s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/09 15:22:27    572s] [NR-eGR]        Total       329( 0.04%)        29( 0.00%)         7( 0.00%)         1( 0.00%)   ( 0.05%) 
[12/09 15:22:27    572s] [NR-eGR] 
[12/09 15:22:27    572s] (I)      Finished Global Routing ( CPU: 3.17 sec, Real: 2.99 sec, Curr Mem: 3011.82 MB )
[12/09 15:22:27    572s] (I)      total 2D Cap : 7936800 = (3155200 H, 4781600 V)
[12/09 15:22:27    572s] [NR-eGR] Overflow after Early Global Route 0.02% H + 0.00% V
[12/09 15:22:27    572s] (I)      ============= Track Assignment ============
[12/09 15:22:27    572s] (I)      Started Track Assignment (4T) ( Curr Mem: 3011.82 MB )
[12/09 15:22:27    572s] (I)      Initialize Track Assignment ( max pin layer : 9 )
[12/09 15:22:27    572s] (I)      Run Multi-thread track assignment
[12/09 15:22:28    575s] (I)      Finished Track Assignment (4T) ( CPU: 2.83 sec, Real: 1.47 sec, Curr Mem: 3011.82 MB )
[12/09 15:22:28    575s] (I)      Started Export ( Curr Mem: 3011.82 MB )
[12/09 15:22:29    576s] [NR-eGR]             Length (um)     Vias 
[12/09 15:22:29    576s] [NR-eGR] ---------------------------------
[12/09 15:22:29    576s] [NR-eGR]  M1  (1H)             0   579912 
[12/09 15:22:29    576s] [NR-eGR]  M2  (2V)       1017635   857814 
[12/09 15:22:29    576s] [NR-eGR]  M3  (3H)       1362949   101396 
[12/09 15:22:29    576s] [NR-eGR]  M4  (4V)        575117    38189 
[12/09 15:22:29    576s] [NR-eGR]  M5  (5H)        410253     2928 
[12/09 15:22:29    576s] [NR-eGR]  M6  (6V)         47521        0 
[12/09 15:22:29    576s] [NR-eGR]  M7  (7H)             0        0 
[12/09 15:22:29    576s] [NR-eGR]  M8  (8V)             0        0 
[12/09 15:22:29    576s] [NR-eGR]  M9  (9H)             0        0 
[12/09 15:22:29    576s] [NR-eGR] ---------------------------------
[12/09 15:22:29    576s] [NR-eGR]      Total      3413475  1580239 
[12/09 15:22:29    576s] [NR-eGR] --------------------------------------------------------------------------
[12/09 15:22:29    576s] [NR-eGR] Total half perimeter of net bounding box: 2580026um
[12/09 15:22:29    576s] [NR-eGR] Total length: 3413475um, number of vias: 1580239
[12/09 15:22:29    576s] [NR-eGR] --------------------------------------------------------------------------
[12/09 15:22:29    576s] [NR-eGR] Total eGR-routed clock nets wire length: 111430um, number of vias: 85107
[12/09 15:22:29    576s] [NR-eGR] --------------------------------------------------------------------------
[12/09 15:22:30    578s] (I)      Finished Export ( CPU: 2.47 sec, Real: 2.20 sec, Curr Mem: 3000.29 MB )
[12/09 15:22:30    578s] [NR-eGR] Finished Early Global Route kernel ( CPU: 9.80 sec, Real: 8.26 sec, Curr Mem: 3000.29 MB )
[12/09 15:22:30    578s] (I)      ======================================== Runtime Summary ========================================
[12/09 15:22:30    578s] (I)       Step                                              %       Start      Finish      Real       CPU 
[12/09 15:22:30    578s] (I)      -------------------------------------------------------------------------------------------------
[12/09 15:22:30    578s] (I)       Early Global Route kernel                   100.00%  188.75 sec  197.01 sec  8.26 sec  9.80 sec 
[12/09 15:22:30    578s] (I)       +-Import and model                           17.66%  188.75 sec  190.21 sec  1.46 sec  1.19 sec 
[12/09 15:22:30    578s] (I)       | +-Create place DB                          12.61%  188.75 sec  189.80 sec  1.04 sec  0.85 sec 
[12/09 15:22:30    578s] (I)       | | +-Import place data                      12.60%  188.75 sec  189.80 sec  1.04 sec  0.85 sec 
[12/09 15:22:30    578s] (I)       | | | +-Read instances and placement          4.00%  188.75 sec  189.08 sec  0.33 sec  0.25 sec 
[12/09 15:22:30    578s] (I)       | | | +-Read nets                             8.60%  189.09 sec  189.80 sec  0.71 sec  0.59 sec 
[12/09 15:22:30    578s] (I)       | +-Create route DB                           4.10%  189.80 sec  190.13 sec  0.34 sec  0.29 sec 
[12/09 15:22:30    578s] (I)       | | +-Import route data (4T)                  4.09%  189.80 sec  190.13 sec  0.34 sec  0.29 sec 
[12/09 15:22:30    578s] (I)       | | | +-Read blockages ( Layer 2-6 )          0.56%  189.80 sec  189.85 sec  0.05 sec  0.04 sec 
[12/09 15:22:30    578s] (I)       | | | | +-Read routing blockages              0.00%  189.80 sec  189.80 sec  0.00 sec  0.00 sec 
[12/09 15:22:30    578s] (I)       | | | | +-Read instance blockages             0.52%  189.80 sec  189.85 sec  0.04 sec  0.03 sec 
[12/09 15:22:30    578s] (I)       | | | | +-Read PG blockages                   0.03%  189.85 sec  189.85 sec  0.00 sec  0.00 sec 
[12/09 15:22:30    578s] (I)       | | | | +-Read clock blockages                0.00%  189.85 sec  189.85 sec  0.00 sec  0.00 sec 
[12/09 15:22:30    578s] (I)       | | | | +-Read other blockages                0.00%  189.85 sec  189.85 sec  0.00 sec  0.00 sec 
[12/09 15:22:30    578s] (I)       | | | | +-Read boundary cut boxes             0.00%  189.85 sec  189.85 sec  0.00 sec  0.00 sec 
[12/09 15:22:30    578s] (I)       | | | +-Read blackboxes                       0.00%  189.85 sec  189.85 sec  0.00 sec  0.00 sec 
[12/09 15:22:30    578s] (I)       | | | +-Read prerouted                        0.09%  189.85 sec  189.86 sec  0.01 sec  0.01 sec 
[12/09 15:22:30    578s] (I)       | | | +-Read unlegalized nets                 0.64%  189.86 sec  189.91 sec  0.05 sec  0.04 sec 
[12/09 15:22:30    578s] (I)       | | | +-Read nets                             0.94%  189.91 sec  189.99 sec  0.08 sec  0.07 sec 
[12/09 15:22:30    578s] (I)       | | | +-Set up via pillars                    0.03%  190.01 sec  190.01 sec  0.00 sec  0.00 sec 
[12/09 15:22:30    578s] (I)       | | | +-Initialize 3D grid graph              0.02%  190.02 sec  190.02 sec  0.00 sec  0.00 sec 
[12/09 15:22:30    578s] (I)       | | | +-Model blockage capacity               1.14%  190.02 sec  190.12 sec  0.09 sec  0.08 sec 
[12/09 15:22:30    578s] (I)       | | | | +-Initialize 3D capacity              1.11%  190.02 sec  190.11 sec  0.09 sec  0.07 sec 
[12/09 15:22:30    578s] (I)       | +-Read aux data                             0.00%  190.13 sec  190.13 sec  0.00 sec  0.00 sec 
[12/09 15:22:30    578s] (I)       | +-Others data preparation                   0.32%  190.13 sec  190.16 sec  0.03 sec  0.02 sec 
[12/09 15:22:30    578s] (I)       | +-Create route kernel                       0.05%  190.16 sec  190.17 sec  0.00 sec  0.00 sec 
[12/09 15:22:30    578s] (I)       +-Global Routing                             36.20%  190.21 sec  193.20 sec  2.99 sec  3.17 sec 
[12/09 15:22:30    578s] (I)       | +-Initialization                            0.61%  190.21 sec  190.26 sec  0.05 sec  0.05 sec 
[12/09 15:22:30    578s] (I)       | +-Net group 1                              34.96%  190.29 sec  193.18 sec  2.89 sec  3.09 sec 
[12/09 15:22:30    578s] (I)       | | +-Generate topology (4T)                  3.68%  190.29 sec  190.59 sec  0.30 sec  0.24 sec 
[12/09 15:22:30    578s] (I)       | | +-Phase 1a                               14.28%  190.64 sec  191.82 sec  1.18 sec  1.16 sec 
[12/09 15:22:30    578s] (I)       | | | +-Pattern routing (4T)                 10.04%  190.64 sec  191.47 sec  0.83 sec  0.90 sec 
[12/09 15:22:30    578s] (I)       | | | +-Pattern Routing Avoiding Blockages    2.58%  191.47 sec  191.69 sec  0.21 sec  0.12 sec 
[12/09 15:22:30    578s] (I)       | | | +-Add via demand to 2D                  1.66%  191.69 sec  191.82 sec  0.14 sec  0.14 sec 
[12/09 15:22:30    578s] (I)       | | +-Phase 1b                                3.80%  191.82 sec  192.14 sec  0.31 sec  0.33 sec 
[12/09 15:22:30    578s] (I)       | | | +-Monotonic routing (4T)                3.76%  191.82 sec  192.13 sec  0.31 sec  0.33 sec 
[12/09 15:22:30    578s] (I)       | | +-Phase 1c                                0.64%  192.14 sec  192.19 sec  0.05 sec  0.05 sec 
[12/09 15:22:30    578s] (I)       | | | +-Two level Routing                     0.64%  192.14 sec  192.19 sec  0.05 sec  0.05 sec 
[12/09 15:22:30    578s] (I)       | | | | +-Two Level Routing (Regular)         0.46%  192.14 sec  192.18 sec  0.04 sec  0.04 sec 
[12/09 15:22:30    578s] (I)       | | | | +-Two Level Routing (Strong)          0.16%  192.18 sec  192.19 sec  0.01 sec  0.01 sec 
[12/09 15:22:30    578s] (I)       | | +-Phase 1d                                3.26%  192.19 sec  192.46 sec  0.27 sec  0.21 sec 
[12/09 15:22:30    578s] (I)       | | | +-Detoured routing                      3.26%  192.19 sec  192.46 sec  0.27 sec  0.21 sec 
[12/09 15:22:30    578s] (I)       | | +-Phase 1e                                0.01%  192.46 sec  192.46 sec  0.00 sec  0.00 sec 
[12/09 15:22:30    578s] (I)       | | | +-Route legalization                    0.00%  192.46 sec  192.46 sec  0.00 sec  0.00 sec 
[12/09 15:22:30    578s] (I)       | | +-Phase 1l                                8.64%  192.46 sec  193.18 sec  0.71 sec  1.06 sec 
[12/09 15:22:30    578s] (I)       | | | +-Layer assignment (4T)                 8.45%  192.48 sec  193.18 sec  0.70 sec  1.05 sec 
[12/09 15:22:30    578s] (I)       | +-Clean cong LA                             0.00%  193.18 sec  193.18 sec  0.00 sec  0.00 sec 
[12/09 15:22:30    578s] (I)       +-Export 3D cong map                          0.42%  193.20 sec  193.24 sec  0.03 sec  0.03 sec 
[12/09 15:22:30    578s] (I)       | +-Export 2D cong map                        0.06%  193.23 sec  193.24 sec  0.01 sec  0.01 sec 
[12/09 15:22:30    578s] (I)       +-Extract Global 3D Wires                     0.49%  193.25 sec  193.29 sec  0.04 sec  0.04 sec 
[12/09 15:22:30    578s] (I)       +-Track Assignment (4T)                      17.79%  193.29 sec  194.76 sec  1.47 sec  2.83 sec 
[12/09 15:22:30    578s] (I)       | +-Initialization                            0.13%  193.29 sec  193.30 sec  0.01 sec  0.01 sec 
[12/09 15:22:30    578s] (I)       | +-Track Assignment Kernel                  17.31%  193.30 sec  194.73 sec  1.43 sec  2.79 sec 
[12/09 15:22:30    578s] (I)       | +-Free Memory                               0.01%  194.76 sec  194.76 sec  0.00 sec  0.00 sec 
[12/09 15:22:30    578s] (I)       +-Export                                     26.59%  194.76 sec  196.96 sec  2.20 sec  2.47 sec 
[12/09 15:22:30    578s] (I)       | +-Export DB wires                           5.67%  194.76 sec  195.23 sec  0.47 sec  0.92 sec 
[12/09 15:22:30    578s] (I)       | | +-Export all nets (4T)                    4.01%  194.82 sec  195.15 sec  0.33 sec  0.70 sec 
[12/09 15:22:30    578s] (I)       | | +-Set wire vias (4T)                      0.93%  195.15 sec  195.23 sec  0.08 sec  0.16 sec 
[12/09 15:22:30    578s] (I)       | +-Report wirelength                         3.36%  195.23 sec  195.50 sec  0.28 sec  0.27 sec 
[12/09 15:22:30    578s] (I)       | +-Update net boxes                          2.41%  195.51 sec  195.70 sec  0.20 sec  0.32 sec 
[12/09 15:22:30    578s] (I)       | +-Update timing                            15.15%  195.70 sec  196.96 sec  1.25 sec  0.96 sec 
[12/09 15:22:30    578s] (I)       +-Postprocess design                          0.00%  196.96 sec  196.96 sec  0.00 sec  0.00 sec 
[12/09 15:22:30    578s] (I)      ======================= Summary by functions ========================
[12/09 15:22:30    578s] (I)       Lv  Step                                      %      Real       CPU 
[12/09 15:22:30    578s] (I)      ---------------------------------------------------------------------
[12/09 15:22:30    578s] (I)        0  Early Global Route kernel           100.00%  8.26 sec  9.80 sec 
[12/09 15:22:30    578s] (I)        1  Global Routing                       36.20%  2.99 sec  3.17 sec 
[12/09 15:22:30    578s] (I)        1  Export                               26.59%  2.20 sec  2.47 sec 
[12/09 15:22:30    578s] (I)        1  Track Assignment (4T)                17.79%  1.47 sec  2.83 sec 
[12/09 15:22:30    578s] (I)        1  Import and model                     17.66%  1.46 sec  1.19 sec 
[12/09 15:22:30    578s] (I)        1  Extract Global 3D Wires               0.49%  0.04 sec  0.04 sec 
[12/09 15:22:30    578s] (I)        1  Export 3D cong map                    0.42%  0.03 sec  0.03 sec 
[12/09 15:22:30    578s] (I)        1  Postprocess design                    0.00%  0.00 sec  0.00 sec 
[12/09 15:22:30    578s] (I)        2  Net group 1                          34.96%  2.89 sec  3.09 sec 
[12/09 15:22:30    578s] (I)        2  Track Assignment Kernel              17.31%  1.43 sec  2.79 sec 
[12/09 15:22:30    578s] (I)        2  Update timing                        15.15%  1.25 sec  0.96 sec 
[12/09 15:22:30    578s] (I)        2  Create place DB                      12.61%  1.04 sec  0.85 sec 
[12/09 15:22:30    578s] (I)        2  Export DB wires                       5.67%  0.47 sec  0.92 sec 
[12/09 15:22:30    578s] (I)        2  Create route DB                       4.10%  0.34 sec  0.29 sec 
[12/09 15:22:30    578s] (I)        2  Report wirelength                     3.36%  0.28 sec  0.27 sec 
[12/09 15:22:30    578s] (I)        2  Update net boxes                      2.41%  0.20 sec  0.32 sec 
[12/09 15:22:30    578s] (I)        2  Initialization                        0.73%  0.06 sec  0.06 sec 
[12/09 15:22:30    578s] (I)        2  Others data preparation               0.32%  0.03 sec  0.02 sec 
[12/09 15:22:30    578s] (I)        2  Export 2D cong map                    0.06%  0.01 sec  0.01 sec 
[12/09 15:22:30    578s] (I)        2  Create route kernel                   0.05%  0.00 sec  0.00 sec 
[12/09 15:22:30    578s] (I)        2  Free Memory                           0.01%  0.00 sec  0.00 sec 
[12/09 15:22:30    578s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/09 15:22:30    578s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[12/09 15:22:30    578s] (I)        3  Phase 1a                             14.28%  1.18 sec  1.16 sec 
[12/09 15:22:30    578s] (I)        3  Import place data                    12.60%  1.04 sec  0.85 sec 
[12/09 15:22:30    578s] (I)        3  Phase 1l                              8.64%  0.71 sec  1.06 sec 
[12/09 15:22:30    578s] (I)        3  Import route data (4T)                4.09%  0.34 sec  0.29 sec 
[12/09 15:22:30    578s] (I)        3  Export all nets (4T)                  4.01%  0.33 sec  0.70 sec 
[12/09 15:22:30    578s] (I)        3  Phase 1b                              3.80%  0.31 sec  0.33 sec 
[12/09 15:22:30    578s] (I)        3  Generate topology (4T)                3.68%  0.30 sec  0.24 sec 
[12/09 15:22:30    578s] (I)        3  Phase 1d                              3.26%  0.27 sec  0.21 sec 
[12/09 15:22:30    578s] (I)        3  Set wire vias (4T)                    0.93%  0.08 sec  0.16 sec 
[12/09 15:22:30    578s] (I)        3  Phase 1c                              0.64%  0.05 sec  0.05 sec 
[12/09 15:22:30    578s] (I)        3  Phase 1e                              0.01%  0.00 sec  0.00 sec 
[12/09 15:22:30    578s] (I)        4  Pattern routing (4T)                 10.04%  0.83 sec  0.90 sec 
[12/09 15:22:30    578s] (I)        4  Read nets                             9.55%  0.79 sec  0.66 sec 
[12/09 15:22:30    578s] (I)        4  Layer assignment (4T)                 8.45%  0.70 sec  1.05 sec 
[12/09 15:22:30    578s] (I)        4  Read instances and placement          4.00%  0.33 sec  0.25 sec 
[12/09 15:22:30    578s] (I)        4  Monotonic routing (4T)                3.76%  0.31 sec  0.33 sec 
[12/09 15:22:30    578s] (I)        4  Detoured routing                      3.26%  0.27 sec  0.21 sec 
[12/09 15:22:30    578s] (I)        4  Pattern Routing Avoiding Blockages    2.58%  0.21 sec  0.12 sec 
[12/09 15:22:30    578s] (I)        4  Add via demand to 2D                  1.66%  0.14 sec  0.14 sec 
[12/09 15:22:30    578s] (I)        4  Model blockage capacity               1.14%  0.09 sec  0.08 sec 
[12/09 15:22:30    578s] (I)        4  Two level Routing                     0.64%  0.05 sec  0.05 sec 
[12/09 15:22:30    578s] (I)        4  Read unlegalized nets                 0.64%  0.05 sec  0.04 sec 
[12/09 15:22:30    578s] (I)        4  Read blockages ( Layer 2-6 )          0.56%  0.05 sec  0.04 sec 
[12/09 15:22:30    578s] (I)        4  Read prerouted                        0.09%  0.01 sec  0.01 sec 
[12/09 15:22:30    578s] (I)        4  Set up via pillars                    0.03%  0.00 sec  0.00 sec 
[12/09 15:22:30    578s] (I)        4  Initialize 3D grid graph              0.02%  0.00 sec  0.00 sec 
[12/09 15:22:30    578s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/09 15:22:30    578s] (I)        4  Route legalization                    0.00%  0.00 sec  0.00 sec 
[12/09 15:22:30    578s] (I)        5  Initialize 3D capacity                1.11%  0.09 sec  0.07 sec 
[12/09 15:22:30    578s] (I)        5  Read instance blockages               0.52%  0.04 sec  0.03 sec 
[12/09 15:22:30    578s] (I)        5  Two Level Routing (Regular)           0.46%  0.04 sec  0.04 sec 
[12/09 15:22:30    578s] (I)        5  Two Level Routing (Strong)            0.16%  0.01 sec  0.01 sec 
[12/09 15:22:30    578s] (I)        5  Read PG blockages                     0.03%  0.00 sec  0.00 sec 
[12/09 15:22:30    578s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[12/09 15:22:30    578s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[12/09 15:22:30    578s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/09 15:22:30    578s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/09 15:22:30    578s] GigaOpt: Cleaning up extraction
[12/09 15:22:30    578s] Extraction called for design 'toplevel_498' of instances=165754 and nets=157259 using extraction engine 'preRoute' .
[12/09 15:22:30    578s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/09 15:22:30    578s] Type 'man IMPEXT-3530' for more detail.
[12/09 15:22:30    578s] PreRoute RC Extraction called for design toplevel_498.
[12/09 15:22:30    578s] RC Extraction called in multi-corner(1) mode.
[12/09 15:22:30    578s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/09 15:22:30    578s] Type 'man IMPEXT-6197' for more detail.
[12/09 15:22:30    578s] RCMode: PreRoute
[12/09 15:22:30    578s]       RC Corner Indexes            0   
[12/09 15:22:30    578s] Capacitance Scaling Factor   : 1.00000 
[12/09 15:22:30    578s] Resistance Scaling Factor    : 1.00000 
[12/09 15:22:30    578s] Clock Cap. Scaling Factor    : 1.00000 
[12/09 15:22:30    578s] Clock Res. Scaling Factor    : 1.00000 
[12/09 15:22:30    578s] Shrink Factor                : 1.00000
[12/09 15:22:30    578s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/09 15:22:31    578s] LayerId::1 widthSet size::1
[12/09 15:22:31    578s] LayerId::2 widthSet size::1
[12/09 15:22:31    578s] LayerId::3 widthSet size::1
[12/09 15:22:31    578s] LayerId::4 widthSet size::1
[12/09 15:22:31    578s] LayerId::5 widthSet size::1
[12/09 15:22:31    578s] LayerId::6 widthSet size::1
[12/09 15:22:31    578s] LayerId::7 widthSet size::1
[12/09 15:22:31    578s] LayerId::8 widthSet size::1
[12/09 15:22:31    578s] LayerId::9 widthSet size::1
[12/09 15:22:31    578s] Updating RC grid for preRoute extraction ...
[12/09 15:22:31    578s] eee: pegSigSF::1.070000
[12/09 15:22:31    578s] Initializing multi-corner resistance tables ...
[12/09 15:22:31    578s] eee: l::1 avDens::0.107317 usedTrk::17600.000000 availTrk::164000.000000 sigTrk::17600.000000
[12/09 15:22:31    578s] eee: l::2 avDens::0.318011 usedTrk::50881.730778 availTrk::160000.000000 sigTrk::50881.730778
[12/09 15:22:31    578s] eee: l::3 avDens::0.419759 usedTrk::67203.464940 availTrk::160100.000000 sigTrk::67203.464940
[12/09 15:22:31    578s] eee: l::4 avDens::0.179836 usedTrk::28755.848471 availTrk::159900.000000 sigTrk::28755.848471
[12/09 15:22:31    578s] eee: l::5 avDens::0.127561 usedTrk::20537.254976 availTrk::161000.000000 sigTrk::20537.254976
[12/09 15:22:31    578s] eee: l::6 avDens::0.036498 usedTrk::2376.033490 availTrk::65100.000000 sigTrk::2376.033490
[12/09 15:22:31    578s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/09 15:22:31    578s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/09 15:22:31    578s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/09 15:22:31    578s] {RT default_rc_corner 0 6 6 0}
[12/09 15:22:31    578s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.289073 ; uaWl: 1.000000 ; uaWlH: 0.302592 ; aWlH: 0.000000 ; Pmax: 0.845700 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 81 ; 
[12/09 15:22:32    579s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.2  Real Time: 0:00:02.0  MEM: 3000.293M)
[12/09 15:22:32    579s] GigaOpt: Cleaning up delay & timing
[12/09 15:22:32    579s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/09 15:22:32    579s] #################################################################################
[12/09 15:22:32    579s] # Design Stage: PreRoute
[12/09 15:22:32    579s] # Design Name: toplevel_498
[12/09 15:22:32    579s] # Design Mode: 90nm
[12/09 15:22:32    579s] # Analysis Mode: MMMC Non-OCV 
[12/09 15:22:32    579s] # Parasitics Mode: No SPEF/RCDB 
[12/09 15:22:32    579s] # Signoff Settings: SI Off 
[12/09 15:22:32    579s] #################################################################################
[12/09 15:22:36    584s] Topological Sorting (REAL = 0:00:00.0, MEM = 2966.3M, InitMEM = 2966.3M)
[12/09 15:22:38    586s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'slowView'
[12/09 15:22:38    586s] Calculate delays in BcWc mode...
[12/09 15:22:38    586s] Start delay calculation (fullDC) (4 T). (MEM=2966.29)
[12/09 15:22:39    588s] End AAE Lib Interpolated Model. (MEM=2979.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/09 15:22:56    616s] Total number of fetched objects 154796
[12/09 15:22:56    617s] End Timing Check Calculation. (CPU Time=0:00:00.7, Real Time=0:00:00.0)
[12/09 15:22:56    617s] End delay calculation. (MEM=3093.18 CPU=0:00:24.6 REAL=0:00:13.0)
[12/09 15:22:56    617s] End delay calculation (fullDC). (MEM=3093.18 CPU=0:00:30.5 REAL=0:00:18.0)
[12/09 15:22:56    617s] *** CDM Built up (cpu=0:00:37.7  real=0:00:24.0  mem= 3093.2M) ***
[12/09 15:23:00    621s] Begin: GigaOpt DRV Optimization (small scale fixing)
[12/09 15:23:00    621s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 4 -max_fanout -preCTS -smallScaleFixing  -maxIter 3 -setupTNSCostFactor 3.0
[12/09 15:23:00    621s] *** DrvOpt #3 [begin] : totSession cpu/real = 0:10:21.3/0:10:09.8 (1.0), mem = 3124.2M
[12/09 15:23:00    621s] Info: 16 top-level, potential tri-state nets excluded from IPO operation.
[12/09 15:23:00    621s] Info: 11 clock nets excluded from IPO operation.
[12/09 15:23:00    621s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1318001.3
[12/09 15:23:00    621s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/09 15:23:00    621s] ### Creating PhyDesignMc. totSessionCpu=0:10:22 mem=3124.2M
[12/09 15:23:00    621s] OPERPROF: Starting DPlace-Init at level 1, MEM:3124.2M, EPOCH TIME: 1670620980.984941
[12/09 15:23:00    621s] z: 2, totalTracks: 1
[12/09 15:23:00    621s] z: 4, totalTracks: 1
[12/09 15:23:00    621s] z: 6, totalTracks: 1
[12/09 15:23:00    621s] z: 8, totalTracks: 1
[12/09 15:23:00    621s] #spOpts: VtWidth mergeVia=F 
[12/09 15:23:01    621s] All LLGs are deleted
[12/09 15:23:01    621s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3124.2M, EPOCH TIME: 1670620981.075734
[12/09 15:23:01    621s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:3124.2M, EPOCH TIME: 1670620981.076578
[12/09 15:23:01    621s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3124.2M, EPOCH TIME: 1670620981.147562
[12/09 15:23:01    621s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3124.2M, EPOCH TIME: 1670620981.153422
[12/09 15:23:01    621s] Core basic site is TSMC65ADV10TSITE
[12/09 15:23:01    621s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3124.2M, EPOCH TIME: 1670620981.164463
[12/09 15:23:01    621s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.016, REAL:0.015, MEM:3125.2M, EPOCH TIME: 1670620981.179332
[12/09 15:23:01    621s] Fast DP-INIT is on for default
[12/09 15:23:01    621s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.078, REAL:0.120, MEM:3125.2M, EPOCH TIME: 1670620981.273706
[12/09 15:23:01    621s] 
[12/09 15:23:01    621s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/09 15:23:01    622s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.140, REAL:0.183, MEM:3125.2M, EPOCH TIME: 1670620981.330768
[12/09 15:23:01    622s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=3125.2MB).
[12/09 15:23:01    622s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.328, REAL:0.387, MEM:3125.2M, EPOCH TIME: 1670620981.371868
[12/09 15:23:02    623s] TotalInstCnt at PhyDesignMc Initialization: 153,754
[12/09 15:23:02    623s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:24 mem=3125.2M
[12/09 15:23:02    623s] ### Creating RouteCongInterface, started
[12/09 15:23:03    624s] 
[12/09 15:23:03    624s] #optDebug:  {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.7135} {6, 0.200, 0.4971} 
[12/09 15:23:03    624s] 
[12/09 15:23:03    624s] #optDebug: {0, 1.000}
[12/09 15:23:03    624s] ### Creating RouteCongInterface, finished
[12/09 15:23:06    629s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3218.7M, EPOCH TIME: 1670620986.991199
[12/09 15:23:06    629s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.004, REAL:0.004, MEM:3218.7M, EPOCH TIME: 1670620986.995505
[12/09 15:23:11    633s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/09 15:23:11    633s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/09 15:23:11    633s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/09 15:23:11    633s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/09 15:23:11    633s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/09 15:23:11    633s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/09 15:23:12    634s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/09 15:23:12    634s] Info: violation cost 0.689044 (cap = 0.010294, tran = 0.678750, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/09 15:23:12    634s] |    10|   122|    -0.03|     1|     1|    -0.00|     0|     0|     0|     0|    28.78|     0.00|       0|       0|       0| 94.72%|          |         |
[12/09 15:23:13    635s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/09 15:23:13    635s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/09 15:23:13    635s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/09 15:23:13    635s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    28.78|     0.00|       4|       0|       8| 94.72%| 0:00:01.0|  3234.7M|
[12/09 15:23:13    635s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/09 15:23:13    635s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/09 15:23:13    635s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/09 15:23:13    635s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    28.78|     0.00|       0|       0|       0| 94.72%| 0:00:00.0|  3234.7M|
[12/09 15:23:13    635s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/09 15:23:13    635s] 
[12/09 15:23:13    635s] *** Finish DRV Fixing (cpu=0:00:05.9 real=0:00:07.0 mem=3234.7M) ***
[12/09 15:23:13    635s] 
[12/09 15:23:13    635s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3234.7M, EPOCH TIME: 1670620993.348689
[12/09 15:23:13    635s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.034, REAL:0.042, MEM:3124.7M, EPOCH TIME: 1670620993.391141
[12/09 15:23:13    635s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3124.7M, EPOCH TIME: 1670620993.437226
[12/09 15:23:13    635s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3124.7M, EPOCH TIME: 1670620993.437378
[12/09 15:23:13    635s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3124.7M, EPOCH TIME: 1670620993.620693
[12/09 15:23:13    635s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.152, REAL:0.207, MEM:3124.7M, EPOCH TIME: 1670620993.827582
[12/09 15:23:13    635s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:3124.7M, EPOCH TIME: 1670620993.879468
[12/09 15:23:13    635s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.004, REAL:0.004, MEM:3124.7M, EPOCH TIME: 1670620993.883295
[12/09 15:23:13    635s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.339, REAL:0.446, MEM:3124.7M, EPOCH TIME: 1670620993.883424
[12/09 15:23:13    635s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.339, REAL:0.446, MEM:3124.7M, EPOCH TIME: 1670620993.883453
[12/09 15:23:13    635s] TDRefine: refinePlace mode is spiral
[12/09 15:23:13    635s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1318001.3
[12/09 15:23:13    635s] OPERPROF: Starting RefinePlace at level 1, MEM:3124.7M, EPOCH TIME: 1670620993.883516
[12/09 15:23:13    635s] *** Starting refinePlace (0:10:36 mem=3124.7M) ***
[12/09 15:23:14    636s] Total net bbox length = 2.580e+06 (1.397e+06 1.183e+06) (ext = 2.002e+04)
[12/09 15:23:14    636s] 
[12/09 15:23:14    636s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/09 15:23:14    636s] **WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
[12/09 15:23:14    636s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/09 15:23:14    636s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[12/09 15:23:14    636s] Type 'man IMPSP-5140' for more detail.
[12/09 15:23:14    636s] **WARN: (IMPSP-315):	Found 165758 instances insts with no PG Term connections.
[12/09 15:23:14    636s] Type 'man IMPSP-315' for more detail.
[12/09 15:23:14    636s] (I)      Default power domain name = toplevel_498
[12/09 15:23:14    636s] .Default power domain name = toplevel_498
[12/09 15:23:14    636s] .OPERPROF:   Starting RefinePlace2 at level 2, MEM:3125.8M, EPOCH TIME: 1670620994.252487
[12/09 15:23:14    636s] Starting refinePlace ...
[12/09 15:23:14    636s] Default power domain name = toplevel_498
[12/09 15:23:14    636s] .One DDP V2 for no tweak run.
[12/09 15:23:14    636s] Default power domain name = toplevel_498
[12/09 15:23:14    636s] .  Spread Effort: high, pre-route mode, useDDP on.
[12/09 15:23:15    636s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:01.0, mem=3176.0MB) @(0:10:36 - 0:10:37).
[12/09 15:23:15    636s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/09 15:23:15    636s] wireLenOptFixPriorityInst 0 inst fixed
[12/09 15:23:16    637s] 
[12/09 15:23:16    637s] Running Spiral MT with 4 threads  fetchWidth=400 
[12/09 15:23:20    640s] Move report: legalization moves 24 insts, mean move: 4.26 um, max move: 10.20 um spiral
[12/09 15:23:20    640s] 	Max move on inst (vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/U12579): (215.00, 546.00) --> (217.20, 554.00)
[12/09 15:23:20    640s] [CPU] RefinePlace/Spiral (cpu=0:00:00.8, real=0:00:00.0)
[12/09 15:23:20    640s] [CPU] RefinePlace/Commit (cpu=0:00:02.0, real=0:00:04.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.9, real=0:00:04.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/09 15:23:20    640s] [CPU] RefinePlace/Legalization (cpu=0:00:03.5, real=0:00:05.0, mem=3176.0MB) @(0:10:37 - 0:10:40).
[12/09 15:23:20    640s] Move report: Detail placement moves 24 insts, mean move: 4.26 um, max move: 10.20 um 
[12/09 15:23:20    640s] 	Max move on inst (vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/U12579): (215.00, 546.00) --> (217.20, 554.00)
[12/09 15:23:20    640s] 	Runtime: CPU: 0:00:04.2 REAL: 0:00:06.0 MEM: 3176.0MB
[12/09 15:23:20    640s] Statistics of distance of Instance movement in refine placement:
[12/09 15:23:20    640s]   maximum (X+Y) =        10.20 um
[12/09 15:23:20    640s]   inst (vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/U12579) with max move: (215, 546) -> (217.2, 554)
[12/09 15:23:20    640s]   mean    (X+Y) =         4.26 um
[12/09 15:23:20    640s] Summary Report:
[12/09 15:23:20    640s] Instances move: 24 (out of 153758 movable)
[12/09 15:23:20    640s] Instances flipped: 0
[12/09 15:23:20    640s] Mean displacement: 4.26 um
[12/09 15:23:20    640s] Max displacement: 10.20 um (Instance: vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/U12579) (215, 546) -> (217.2, 554)
[12/09 15:23:20    640s] 	Length: 3 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: INVX0P5MA10TR
[12/09 15:23:20    640s] Total instances moved : 24
[12/09 15:23:20    640s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:4.241, REAL:6.613, MEM:3176.0M, EPOCH TIME: 1670621000.865771
[12/09 15:23:20    640s] Total net bbox length = 2.580e+06 (1.397e+06 1.183e+06) (ext = 2.002e+04)
[12/09 15:23:20    640s] Runtime: CPU: 0:00:04.5 REAL: 0:00:07.0 MEM: 3176.0MB
[12/09 15:23:20    640s] [CPU] RefinePlace/total (cpu=0:00:04.5, real=0:00:07.0, mem=3176.0MB) @(0:10:36 - 0:10:40).
[12/09 15:23:20    640s] *** Finished refinePlace (0:10:41 mem=3176.0M) ***
[12/09 15:23:20    640s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1318001.3
[12/09 15:23:20    640s] OPERPROF: Finished RefinePlace at level 1, CPU:4.633, REAL:7.093, MEM:3176.0M, EPOCH TIME: 1670621000.976187
[12/09 15:23:22    641s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3176.0M, EPOCH TIME: 1670621002.169052
[12/09 15:23:22    641s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.029, REAL:0.037, MEM:3128.0M, EPOCH TIME: 1670621002.205928
[12/09 15:23:22    641s] *** maximum move = 10.20 um ***
[12/09 15:23:22    641s] *** Finished re-routing un-routed nets (3128.0M) ***
[12/09 15:23:22    641s] OPERPROF: Starting DPlace-Init at level 1, MEM:3128.0M, EPOCH TIME: 1670621002.581053
[12/09 15:23:22    641s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3128.0M, EPOCH TIME: 1670621002.833630
[12/09 15:23:23    641s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.195, REAL:0.292, MEM:3128.0M, EPOCH TIME: 1670621003.125823
[12/09 15:23:23    641s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:3128.0M, EPOCH TIME: 1670621003.216643
[12/09 15:23:23    641s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.004, REAL:0.015, MEM:3128.0M, EPOCH TIME: 1670621003.231351
[12/09 15:23:23    641s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.386, REAL:0.650, MEM:3128.0M, EPOCH TIME: 1670621003.231502
[12/09 15:23:24    643s] 
[12/09 15:23:24    643s] *** Finish Physical Update (cpu=0:00:08.1 real=0:00:11.0 mem=3128.0M) ***
[12/09 15:23:25    644s] Total-nets :: 154781, Stn-nets :: 0, ratio :: 0 %
[12/09 15:23:25    644s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3017.1M, EPOCH TIME: 1670621005.892861
[12/09 15:23:25    644s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.037, REAL:0.037, MEM:2811.1M, EPOCH TIME: 1670621005.929734
[12/09 15:23:25    644s] TotalInstCnt at PhyDesignMc Destruction: 153,758
[12/09 15:23:25    644s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1318001.3
[12/09 15:23:25    644s] *** DrvOpt #3 [finish] : cpu/real = 0:00:23.4/0:00:25.6 (0.9), totSession cpu/real = 0:10:44.7/0:10:35.4 (1.0), mem = 2811.1M
[12/09 15:23:25    644s] 
[12/09 15:23:25    644s] =============================================================================================
[12/09 15:23:25    644s]  Step TAT Report for DrvOpt #3                                                  21.10-p004_1
[12/09 15:23:25    644s] =============================================================================================
[12/09 15:23:25    644s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/09 15:23:25    644s] ---------------------------------------------------------------------------------------------
[12/09 15:23:25    644s] [ SlackTraversorInit     ]      2   0:00:04.8  (  18.6 % )     0:00:04.8 /  0:00:04.2    0.9
[12/09 15:23:25    644s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/09 15:23:25    644s] [ PlacerInterfaceInit    ]      1   0:00:01.6  (   6.2 % )     0:00:01.6 /  0:00:01.9    1.2
[12/09 15:23:25    644s] [ RouteCongInterfaceInit ]      1   0:00:00.5  (   1.9 % )     0:00:00.5 /  0:00:00.5    1.0
[12/09 15:23:25    644s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/09 15:23:25    644s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.8 /  0:00:00.6    0.7
[12/09 15:23:25    644s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/09 15:23:25    644s] [ OptEval                ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.2    2.7
[12/09 15:23:25    644s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/09 15:23:25    644s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.1
[12/09 15:23:25    644s] [ IncrDelayCalc          ]     11   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.1
[12/09 15:23:25    644s] [ DrvFindVioNets         ]      3   0:00:01.0  (   4.0 % )     0:00:01.0 /  0:00:01.3    1.2
[12/09 15:23:25    644s] [ DrvComputeSummary      ]      3   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.3    1.3
[12/09 15:23:25    644s] [ RefinePlace            ]      1   0:00:11.2  (  43.9 % )     0:00:11.2 /  0:00:08.1    0.7
[12/09 15:23:25    644s] [ IncrTimingUpdate       ]      1   0:00:00.6  (   2.5 % )     0:00:00.6 /  0:00:00.3    0.4
[12/09 15:23:25    644s] [ MISC                   ]          0:00:05.4  (  21.2 % )     0:00:05.4 /  0:00:06.6    1.2
[12/09 15:23:25    644s] ---------------------------------------------------------------------------------------------
[12/09 15:23:25    644s]  DrvOpt #3 TOTAL                    0:00:25.6  ( 100.0 % )     0:00:25.6 /  0:00:23.4    0.9
[12/09 15:23:25    644s] ---------------------------------------------------------------------------------------------
[12/09 15:23:25    644s] 
[12/09 15:23:25    644s] End: GigaOpt DRV Optimization (small scale fixing)
[12/09 15:23:25    644s] GigaOpt: Cleaning up delay & timing
[12/09 15:23:25    644s] GigaOpt DRV: restore maxLocalDensity to 0.98
[12/09 15:23:26    644s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2811.1M, EPOCH TIME: 1670621006.135574
[12/09 15:23:26    644s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.100, REAL:0.100, MEM:2811.1M, EPOCH TIME: 1670621006.236062
[12/09 15:23:28    647s] 
------------------------------------------------------------------
     Summary (cpu=3.13min real=2.68min mem=2811.1M)
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 28.779  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  32087  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 94.716%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:05:15, real = 0:04:21, mem = 2476.4M, totSessionCpu=0:10:48 **
[12/09 15:23:28    647s] Started Early Global Route kernel ( Curr Mem: 2811.82 MB )
[12/09 15:23:28    647s] (I)      ==================== Layers =====================
[12/09 15:23:28    647s] (I)      +-----+----+---------+---------+--------+-------+
[12/09 15:23:28    647s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/09 15:23:28    647s] (I)      +-----+----+---------+---------+--------+-------+
[12/09 15:23:28    647s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/09 15:23:28    647s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/09 15:23:28    647s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/09 15:23:28    647s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/09 15:23:28    647s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/09 15:23:28    647s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/09 15:23:28    647s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/09 15:23:28    647s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/09 15:23:28    647s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/09 15:23:28    647s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/09 15:23:28    647s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/09 15:23:28    647s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/09 15:23:28    647s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/09 15:23:28    647s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/09 15:23:28    647s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/09 15:23:28    647s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/09 15:23:28    647s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/09 15:23:28    647s] (I)      +-----+----+---------+---------+--------+-------+
[12/09 15:23:28    647s] (I)      |  64 | 64 |     RVT | implant |        |       |
[12/09 15:23:28    647s] (I)      |  65 | 65 |     HVT | implant |        |       |
[12/09 15:23:28    647s] (I)      |  66 | 66 |     LVT | implant |        |       |
[12/09 15:23:28    647s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[12/09 15:23:28    647s] (I)      |  67 | 67 | OVERLAP | overlap |        |       |
[12/09 15:23:28    647s] (I)      +-----+----+---------+---------+--------+-------+
[12/09 15:23:28    647s] (I)      Started Import and model ( Curr Mem: 2811.82 MB )
[12/09 15:23:28    647s] (I)      Default power domain name = toplevel_498
[12/09 15:23:28    647s] .== Non-default Options ==
[12/09 15:23:29    648s] (I)      Build term to term wires                           : false
[12/09 15:23:29    648s] (I)      Maximum routing layer                              : 6
[12/09 15:23:29    648s] (I)      Number of threads                                  : 4
[12/09 15:23:29    648s] (I)      Method to set GCell size                           : row
[12/09 15:23:29    648s] (I)      Counted 10037 PG shapes. We will not process PG shapes layer by layer.
[12/09 15:23:29    648s] (I)      Use row-based GCell size
[12/09 15:23:29    648s] (I)      Use row-based GCell align
[12/09 15:23:29    648s] (I)      layer 0 area = 168000
[12/09 15:23:29    648s] (I)      layer 1 area = 208000
[12/09 15:23:29    648s] (I)      layer 2 area = 208000
[12/09 15:23:29    648s] (I)      layer 3 area = 208000
[12/09 15:23:29    648s] (I)      layer 4 area = 208000
[12/09 15:23:29    648s] (I)      layer 5 area = 208000
[12/09 15:23:29    648s] (I)      GCell unit size   : 4000
[12/09 15:23:29    648s] (I)      GCell multiplier  : 1
[12/09 15:23:29    648s] (I)      GCell row height  : 4000
[12/09 15:23:29    648s] (I)      Actual row height : 4000
[12/09 15:23:29    648s] (I)      GCell align ref   : 0 0
[12/09 15:23:29    648s] [NR-eGR] Track table information for default rule: 
[12/09 15:23:29    648s] [NR-eGR] M1 has no routable track
[12/09 15:23:29    648s] [NR-eGR] M2 has single uniform track structure
[12/09 15:23:29    648s] [NR-eGR] M3 has single uniform track structure
[12/09 15:23:29    648s] [NR-eGR] M4 has single uniform track structure
[12/09 15:23:29    648s] [NR-eGR] M5 has single uniform track structure
[12/09 15:23:29    648s] [NR-eGR] M6 has single uniform track structure
[12/09 15:23:29    648s] (I)      =============== Default via ================
[12/09 15:23:29    648s] (I)      +---+------------------+-------------------+
[12/09 15:23:29    648s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[12/09 15:23:29    648s] (I)      +---+------------------+-------------------+
[12/09 15:23:29    648s] (I)      | 1 |    3  VIA1_X     |   34  VIA1_2CUT_W |
[12/09 15:23:29    648s] (I)      | 2 |    7  VIA2_X     |   39  VIA2_2CUT_N |
[12/09 15:23:29    648s] (I)      | 3 |   11  VIA3_X     |   41  VIA3_2CUT_E |
[12/09 15:23:29    648s] (I)      | 4 |   15  VIA4_X     |   45  VIA4_2CUT_E |
[12/09 15:23:29    648s] (I)      | 5 |   19  VIA5_X     |   51  VIA5_2CUT_N |
[12/09 15:23:29    648s] (I)      | 6 |   23  VIA6_X     |   54  VIA6_2CUT_W |
[12/09 15:23:29    648s] (I)      | 7 |   27  VIA7_X     |   57  VIA7_2CUT_E |
[12/09 15:23:29    648s] (I)      | 8 |   31  VIA8_X     |   62  VIA8_2CUT_W |
[12/09 15:23:29    648s] (I)      +---+------------------+-------------------+
[12/09 15:23:29    648s] [NR-eGR] Read 16854 PG shapes
[12/09 15:23:29    648s] [NR-eGR] Read 0 clock shapes
[12/09 15:23:29    648s] [NR-eGR] Read 0 other shapes
[12/09 15:23:29    648s] [NR-eGR] #Routing Blockages  : 0
[12/09 15:23:29    648s] [NR-eGR] #Instance Blockages : 0
[12/09 15:23:29    648s] [NR-eGR] #PG Blockages       : 16854
[12/09 15:23:29    648s] [NR-eGR] #Halo Blockages     : 0
[12/09 15:23:29    648s] [NR-eGR] #Boundary Blockages : 0
[12/09 15:23:29    648s] [NR-eGR] #Clock Blockages    : 0
[12/09 15:23:29    648s] [NR-eGR] #Other Blockages    : 0
[12/09 15:23:29    648s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/09 15:23:29    648s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/09 15:23:29    648s] [NR-eGR] Read 154781 nets ( ignored 0 )
[12/09 15:23:29    648s] (I)      early_global_route_priority property id does not exist.
[12/09 15:23:29    648s] (I)      Read Num Blocks=16854  Num Prerouted Wires=0  Num CS=0
[12/09 15:23:29    648s] (I)      Layer 1 (V) : #blockages 4812 : #preroutes 0
[12/09 15:23:29    648s] (I)      Layer 2 (H) : #blockages 4812 : #preroutes 0
[12/09 15:23:29    648s] (I)      Layer 3 (V) : #blockages 4812 : #preroutes 0
[12/09 15:23:30    648s] (I)      Layer 4 (H) : #blockages 2418 : #preroutes 0
[12/09 15:23:30    648s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[12/09 15:23:30    648s] (I)      Number of ignored nets                =      0
[12/09 15:23:30    648s] (I)      Number of connected nets              =      0
[12/09 15:23:30    648s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/09 15:23:30    648s] (I)      Number of clock nets                  =     11.  Ignored: No
[12/09 15:23:30    648s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/09 15:23:30    648s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/09 15:23:30    648s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/09 15:23:30    648s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/09 15:23:30    648s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/09 15:23:30    648s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/09 15:23:30    648s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/09 15:23:30    648s] [NR-eGR] There are 11 clock nets ( 0 with NDR ).
[12/09 15:23:30    648s] (I)      Ndr track 0 does not exist
[12/09 15:23:30    648s] (I)      ---------------------Grid Graph Info--------------------
[12/09 15:23:30    648s] (I)      Routing area        : (0, 0) - (1600000, 1600000)
[12/09 15:23:30    648s] (I)      Core area           : (0, 0) - (1600000, 1600000)
[12/09 15:23:30    648s] (I)      Site width          :   400  (dbu)
[12/09 15:23:30    648s] (I)      Row height          :  4000  (dbu)
[12/09 15:23:30    648s] (I)      GCell row height    :  4000  (dbu)
[12/09 15:23:30    648s] (I)      GCell width         :  4000  (dbu)
[12/09 15:23:30    648s] (I)      GCell height        :  4000  (dbu)
[12/09 15:23:30    648s] (I)      Grid                :   400   400     6
[12/09 15:23:30    648s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/09 15:23:30    648s] (I)      Vertical capacity   :     0  4000     0  4000     0  4000
[12/09 15:23:30    648s] (I)      Horizontal capacity :     0     0  4000     0  4000     0
[12/09 15:23:30    648s] (I)      Default wire width  :   180   200   200   200   200   200
[12/09 15:23:30    648s] (I)      Default wire space  :   180   200   200   200   200   200
[12/09 15:23:30    648s] (I)      Default wire pitch  :   360   400   400   400   400   400
[12/09 15:23:30    648s] (I)      Default pitch size  :   360   400   400   400   400   400
[12/09 15:23:30    648s] (I)      First track coord   :     0   200   200   200   200   200
[12/09 15:23:30    648s] (I)      Num tracks per GCell: 11.11 10.00 10.00 10.00 10.00 10.00
[12/09 15:23:30    648s] (I)      Total num of tracks :     0  4000  4000  4000  4000  4000
[12/09 15:23:30    648s] (I)      Num of masks        :     1     1     1     1     1     1
[12/09 15:23:30    648s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/09 15:23:30    648s] (I)      --------------------------------------------------------
[12/09 15:23:30    648s] 
[12/09 15:23:30    648s] [NR-eGR] ============ Routing rule table ============
[12/09 15:23:30    648s] [NR-eGR] Rule id: 0  Nets: 154781
[12/09 15:23:30    648s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/09 15:23:30    648s] (I)                    Layer    2    3    4    5    6 
[12/09 15:23:30    648s] (I)                    Pitch  400  400  400  400  400 
[12/09 15:23:30    648s] (I)             #Used tracks    1    1    1    1    1 
[12/09 15:23:30    648s] (I)       #Fully used tracks    1    1    1    1    1 
[12/09 15:23:30    648s] [NR-eGR] ========================================
[12/09 15:23:30    648s] [NR-eGR] 
[12/09 15:23:30    648s] (I)      =============== Blocked Tracks ===============
[12/09 15:23:30    648s] (I)      +-------+---------+----------+---------------+
[12/09 15:23:30    648s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/09 15:23:30    648s] (I)      +-------+---------+----------+---------------+
[12/09 15:23:30    648s] (I)      |     1 |       0 |        0 |         0.00% |
[12/09 15:23:30    648s] (I)      |     2 | 1600000 |    30800 |         1.93% |
[12/09 15:23:30    648s] (I)      |     3 | 1600000 |    14400 |         0.90% |
[12/09 15:23:30    648s] (I)      |     4 | 1600000 |    30800 |         1.93% |
[12/09 15:23:30    648s] (I)      |     5 | 1600000 |    64000 |         4.00% |
[12/09 15:23:30    648s] (I)      |     6 | 1600000 |        0 |         0.00% |
[12/09 15:23:30    648s] (I)      +-------+---------+----------+---------------+
[12/09 15:23:30    648s] (I)      Finished Import and model ( CPU: 1.20 sec, Real: 1.67 sec, Curr Mem: 2953.34 MB )
[12/09 15:23:30    648s] (I)      Reset routing kernel
[12/09 15:23:30    648s] (I)      Started Global Routing ( Curr Mem: 2953.34 MB )
[12/09 15:23:30    649s] (I)      totalPins=579939  totalGlobalPin=561051 (96.74%)
[12/09 15:23:30    649s] (I)      total 2D Cap : 7930800 = (3152800 H, 4778000 V)
[12/09 15:23:30    649s] [NR-eGR] Layer group 1: route 154781 net(s) in layer range [2, 6]
[12/09 15:23:30    649s] (I)      
[12/09 15:23:30    649s] (I)      ============  Phase 1a Route ============
[12/09 15:23:31    650s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/09 15:23:31    650s] (I)      Usage: 1611191 = (853512 H, 757679 V) = (27.07% H, 15.86% V) = (1.707e+06um H, 1.515e+06um V)
[12/09 15:23:31    650s] (I)      
[12/09 15:23:31    650s] (I)      ============  Phase 1b Route ============
[12/09 15:23:31    650s] (I)      Usage: 1611346 = (853555 H, 757791 V) = (27.07% H, 15.86% V) = (1.707e+06um H, 1.516e+06um V)
[12/09 15:23:31    650s] (I)      Overflow of layer group 1: 0.05% H + 0.00% V. EstWL: 3.222692e+06um
[12/09 15:23:31    650s] (I)      Congestion metric : 0.05%H 0.00%V, 0.05%HV
[12/09 15:23:31    650s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/09 15:23:31    650s] (I)      
[12/09 15:23:31    650s] (I)      ============  Phase 1c Route ============
[12/09 15:23:31    650s] (I)      Level2 Grid: 80 x 80
[12/09 15:23:31    650s] (I)      Usage: 1611346 = (853555 H, 757791 V) = (27.07% H, 15.86% V) = (1.707e+06um H, 1.516e+06um V)
[12/09 15:23:31    650s] (I)      
[12/09 15:23:31    650s] (I)      ============  Phase 1d Route ============
[12/09 15:23:32    651s] (I)      Usage: 1611445 = (853558 H, 757887 V) = (27.07% H, 15.86% V) = (1.707e+06um H, 1.516e+06um V)
[12/09 15:23:32    651s] (I)      
[12/09 15:23:32    651s] (I)      ============  Phase 1e Route ============
[12/09 15:23:32    651s] (I)      Usage: 1611445 = (853558 H, 757887 V) = (27.07% H, 15.86% V) = (1.707e+06um H, 1.516e+06um V)
[12/09 15:23:32    651s] [NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 0.00% V. EstWL: 3.222890e+06um
[12/09 15:23:32    651s] (I)      
[12/09 15:23:32    651s] (I)      ============  Phase 1l Route ============
[12/09 15:23:33    652s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/09 15:23:33    652s] (I)      Layer  2:    1586783    694614        84           0     1596000    ( 0.00%) 
[12/09 15:23:33    652s] (I)      Layer  3:    1586081    683909       118           0     1596000    ( 0.00%) 
[12/09 15:23:33    652s] (I)      Layer  4:    1586783    295757         1           0     1596000    ( 0.00%) 
[12/09 15:23:33    652s] (I)      Layer  5:    1564328    205012       317           0     1596000    ( 0.00%) 
[12/09 15:23:33    652s] (I)      Layer  6:    1596000     24265         0           0     1596000    ( 0.00%) 
[12/09 15:23:33    652s] (I)      Total:       7919975   1903557       520           0     7980000    ( 0.00%) 
[12/09 15:23:33    652s] (I)      
[12/09 15:23:33    652s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/09 15:23:33    652s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[12/09 15:23:33    652s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[12/09 15:23:33    652s] [NR-eGR]        Layer             (1-2)             (3-4)             (5-6)               (7)    OverCon
[12/09 15:23:33    652s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/09 15:23:33    652s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/09 15:23:33    652s] [NR-eGR]      M2 ( 2)        74( 0.05%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[12/09 15:23:33    652s] [NR-eGR]      M3 ( 3)        99( 0.06%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[12/09 15:23:33    652s] [NR-eGR]      M4 ( 4)         1( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/09 15:23:33    652s] [NR-eGR]      M5 ( 5)       158( 0.10%)        22( 0.01%)         8( 0.01%)         1( 0.00%)   ( 0.12%) 
[12/09 15:23:33    652s] [NR-eGR]      M6 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/09 15:23:33    652s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/09 15:23:33    652s] [NR-eGR]        Total       332( 0.04%)        23( 0.00%)         8( 0.00%)         1( 0.00%)   ( 0.05%) 
[12/09 15:23:33    652s] [NR-eGR] 
[12/09 15:23:33    652s] (I)      Finished Global Routing ( CPU: 3.17 sec, Real: 3.00 sec, Curr Mem: 3006.07 MB )
[12/09 15:23:33    652s] (I)      total 2D Cap : 7936800 = (3155200 H, 4781600 V)
[12/09 15:23:33    652s] [NR-eGR] Overflow after Early Global Route 0.02% H + 0.00% V
[12/09 15:23:33    652s] [NR-eGR] Finished Early Global Route kernel ( CPU: 4.43 sec, Real: 4.75 sec, Curr Mem: 3006.07 MB )
[12/09 15:23:33    652s] (I)      ======================================== Runtime Summary ========================================
[12/09 15:23:33    652s] (I)       Step                                              %       Start      Finish      Real       CPU 
[12/09 15:23:33    652s] (I)      -------------------------------------------------------------------------------------------------
[12/09 15:23:33    652s] (I)       Early Global Route kernel                   100.00%  254.63 sec  259.39 sec  4.75 sec  4.43 sec 
[12/09 15:23:33    652s] (I)       +-Import and model                           35.04%  254.63 sec  256.30 sec  1.67 sec  1.20 sec 
[12/09 15:23:33    652s] (I)       | +-Create place DB                          22.12%  254.63 sec  255.69 sec  1.05 sec  0.82 sec 
[12/09 15:23:33    652s] (I)       | | +-Import place data                      22.12%  254.63 sec  255.69 sec  1.05 sec  0.82 sec 
[12/09 15:23:33    652s] (I)       | | | +-Read instances and placement          5.16%  254.63 sec  254.88 sec  0.25 sec  0.24 sec 
[12/09 15:23:33    652s] (I)       | | | +-Read nets                            16.95%  254.88 sec  255.69 sec  0.81 sec  0.58 sec 
[12/09 15:23:33    652s] (I)       | +-Create route DB                          11.68%  255.69 sec  256.24 sec  0.56 sec  0.32 sec 
[12/09 15:23:33    652s] (I)       | | +-Import route data (4T)                 11.67%  255.69 sec  256.24 sec  0.56 sec  0.32 sec 
[12/09 15:23:33    652s] (I)       | | | +-Read blockages ( Layer 2-6 )          1.07%  255.70 sec  255.75 sec  0.05 sec  0.04 sec 
[12/09 15:23:33    652s] (I)       | | | | +-Read routing blockages              0.00%  255.70 sec  255.70 sec  0.00 sec  0.00 sec 
[12/09 15:23:33    652s] (I)       | | | | +-Read instance blockages             0.98%  255.70 sec  255.74 sec  0.05 sec  0.04 sec 
[12/09 15:23:33    652s] (I)       | | | | +-Read PG blockages                   0.04%  255.74 sec  255.75 sec  0.00 sec  0.00 sec 
[12/09 15:23:33    652s] (I)       | | | | +-Read clock blockages                0.00%  255.75 sec  255.75 sec  0.00 sec  0.00 sec 
[12/09 15:23:33    652s] (I)       | | | | +-Read other blockages                0.00%  255.75 sec  255.75 sec  0.00 sec  0.00 sec 
[12/09 15:23:33    652s] (I)       | | | | +-Read boundary cut boxes             0.00%  255.75 sec  255.75 sec  0.00 sec  0.00 sec 
[12/09 15:23:33    652s] (I)       | | | +-Read blackboxes                       0.00%  255.75 sec  255.75 sec  0.00 sec  0.00 sec 
[12/09 15:23:33    652s] (I)       | | | +-Read prerouted                        2.85%  255.75 sec  255.88 sec  0.14 sec  0.06 sec 
[12/09 15:23:33    652s] (I)       | | | +-Read unlegalized nets                 1.35%  255.88 sec  255.95 sec  0.06 sec  0.04 sec 
[12/09 15:23:33    652s] (I)       | | | +-Read nets                             1.76%  255.95 sec  256.03 sec  0.08 sec  0.06 sec 
[12/09 15:23:33    652s] (I)       | | | +-Set up via pillars                    0.06%  256.05 sec  256.05 sec  0.00 sec  0.00 sec 
[12/09 15:23:33    652s] (I)       | | | +-Initialize 3D grid graph              0.02%  256.09 sec  256.09 sec  0.00 sec  0.00 sec 
[12/09 15:23:33    652s] (I)       | | | +-Model blockage capacity               2.84%  256.09 sec  256.23 sec  0.14 sec  0.08 sec 
[12/09 15:23:33    652s] (I)       | | | | +-Initialize 3D capacity              2.78%  256.09 sec  256.22 sec  0.13 sec  0.07 sec 
[12/09 15:23:33    652s] (I)       | +-Read aux data                             0.00%  256.24 sec  256.24 sec  0.00 sec  0.00 sec 
[12/09 15:23:33    652s] (I)       | +-Others data preparation                   0.34%  256.24 sec  256.26 sec  0.02 sec  0.02 sec 
[12/09 15:23:33    652s] (I)       | +-Create route kernel                       0.14%  256.26 sec  256.26 sec  0.01 sec  0.01 sec 
[12/09 15:23:33    652s] (I)       +-Global Routing                             63.15%  256.30 sec  259.30 sec  3.00 sec  3.17 sec 
[12/09 15:23:33    652s] (I)       | +-Initialization                            0.99%  256.30 sec  256.35 sec  0.05 sec  0.05 sec 
[12/09 15:23:33    652s] (I)       | +-Net group 1                              60.94%  256.35 sec  259.25 sec  2.90 sec  3.09 sec 
[12/09 15:23:33    652s] (I)       | | +-Generate topology (4T)                  3.56%  256.35 sec  256.52 sec  0.17 sec  0.24 sec 
[12/09 15:23:33    652s] (I)       | | +-Phase 1a                               21.09%  256.56 sec  257.56 sec  1.00 sec  1.12 sec 
[12/09 15:23:33    652s] (I)       | | | +-Pattern routing (4T)                 15.16%  256.56 sec  257.28 sec  0.72 sec  0.87 sec 
[12/09 15:23:33    652s] (I)       | | | +-Pattern Routing Avoiding Blockages    2.49%  257.28 sec  257.40 sec  0.12 sec  0.12 sec 
[12/09 15:23:33    652s] (I)       | | | +-Add via demand to 2D                  3.42%  257.40 sec  257.56 sec  0.16 sec  0.13 sec 
[12/09 15:23:33    652s] (I)       | | +-Phase 1b                                7.90%  257.56 sec  257.93 sec  0.38 sec  0.33 sec 
[12/09 15:23:33    652s] (I)       | | | +-Monotonic routing (4T)                7.84%  257.56 sec  257.93 sec  0.37 sec  0.32 sec 
[12/09 15:23:33    652s] (I)       | | +-Phase 1c                                1.43%  257.93 sec  258.00 sec  0.07 sec  0.05 sec 
[12/09 15:23:33    652s] (I)       | | | +-Two level Routing                     1.43%  257.93 sec  258.00 sec  0.07 sec  0.05 sec 
[12/09 15:23:33    652s] (I)       | | | | +-Two Level Routing (Regular)         1.11%  257.94 sec  257.99 sec  0.05 sec  0.04 sec 
[12/09 15:23:33    652s] (I)       | | | | +-Two Level Routing (Strong)          0.27%  257.99 sec  258.00 sec  0.01 sec  0.01 sec 
[12/09 15:23:33    652s] (I)       | | +-Phase 1d                                6.13%  258.00 sec  258.29 sec  0.29 sec  0.20 sec 
[12/09 15:23:33    652s] (I)       | | | +-Detoured routing                      6.13%  258.00 sec  258.29 sec  0.29 sec  0.20 sec 
[12/09 15:23:33    652s] (I)       | | +-Phase 1e                                0.02%  258.29 sec  258.30 sec  0.00 sec  0.00 sec 
[12/09 15:23:33    652s] (I)       | | | +-Route legalization                    0.00%  258.29 sec  258.29 sec  0.00 sec  0.00 sec 
[12/09 15:23:33    652s] (I)       | | +-Phase 1l                               20.10%  258.30 sec  259.25 sec  0.96 sec  1.12 sec 
[12/09 15:23:33    652s] (I)       | | | +-Layer assignment (4T)                19.56%  258.32 sec  259.25 sec  0.93 sec  1.11 sec 
[12/09 15:23:33    652s] (I)       | +-Clean cong LA                             0.00%  259.25 sec  259.25 sec  0.00 sec  0.00 sec 
[12/09 15:23:33    652s] (I)       +-Export 3D cong map                          1.12%  259.30 sec  259.36 sec  0.05 sec  0.04 sec 
[12/09 15:23:33    652s] (I)       | +-Export 2D cong map                        0.12%  259.35 sec  259.36 sec  0.01 sec  0.01 sec 
[12/09 15:23:33    652s] (I)      ======================= Summary by functions ========================
[12/09 15:23:33    652s] (I)       Lv  Step                                      %      Real       CPU 
[12/09 15:23:33    652s] (I)      ---------------------------------------------------------------------
[12/09 15:23:33    652s] (I)        0  Early Global Route kernel           100.00%  4.75 sec  4.43 sec 
[12/09 15:23:33    652s] (I)        1  Global Routing                       63.15%  3.00 sec  3.17 sec 
[12/09 15:23:33    652s] (I)        1  Import and model                     35.04%  1.67 sec  1.20 sec 
[12/09 15:23:33    652s] (I)        1  Export 3D cong map                    1.12%  0.05 sec  0.04 sec 
[12/09 15:23:33    652s] (I)        2  Net group 1                          60.94%  2.90 sec  3.09 sec 
[12/09 15:23:33    652s] (I)        2  Create place DB                      22.12%  1.05 sec  0.82 sec 
[12/09 15:23:33    652s] (I)        2  Create route DB                      11.68%  0.56 sec  0.32 sec 
[12/09 15:23:33    652s] (I)        2  Initialization                        0.99%  0.05 sec  0.05 sec 
[12/09 15:23:33    652s] (I)        2  Others data preparation               0.34%  0.02 sec  0.02 sec 
[12/09 15:23:33    652s] (I)        2  Create route kernel                   0.14%  0.01 sec  0.01 sec 
[12/09 15:23:33    652s] (I)        2  Export 2D cong map                    0.12%  0.01 sec  0.01 sec 
[12/09 15:23:33    652s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/09 15:23:33    652s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[12/09 15:23:33    652s] (I)        3  Import place data                    22.12%  1.05 sec  0.82 sec 
[12/09 15:23:33    652s] (I)        3  Phase 1a                             21.09%  1.00 sec  1.12 sec 
[12/09 15:23:33    652s] (I)        3  Phase 1l                             20.10%  0.96 sec  1.12 sec 
[12/09 15:23:33    652s] (I)        3  Import route data (4T)               11.67%  0.56 sec  0.32 sec 
[12/09 15:23:33    652s] (I)        3  Phase 1b                              7.90%  0.38 sec  0.33 sec 
[12/09 15:23:33    652s] (I)        3  Phase 1d                              6.13%  0.29 sec  0.20 sec 
[12/09 15:23:33    652s] (I)        3  Generate topology (4T)                3.56%  0.17 sec  0.24 sec 
[12/09 15:23:33    652s] (I)        3  Phase 1c                              1.43%  0.07 sec  0.05 sec 
[12/09 15:23:33    652s] (I)        3  Phase 1e                              0.02%  0.00 sec  0.00 sec 
[12/09 15:23:33    652s] (I)        4  Layer assignment (4T)                19.56%  0.93 sec  1.11 sec 
[12/09 15:23:33    652s] (I)        4  Read nets                            18.71%  0.89 sec  0.63 sec 
[12/09 15:23:33    652s] (I)        4  Pattern routing (4T)                 15.16%  0.72 sec  0.87 sec 
[12/09 15:23:33    652s] (I)        4  Monotonic routing (4T)                7.84%  0.37 sec  0.32 sec 
[12/09 15:23:33    652s] (I)        4  Detoured routing                      6.13%  0.29 sec  0.20 sec 
[12/09 15:23:33    652s] (I)        4  Read instances and placement          5.16%  0.25 sec  0.24 sec 
[12/09 15:23:33    652s] (I)        4  Add via demand to 2D                  3.42%  0.16 sec  0.13 sec 
[12/09 15:23:33    652s] (I)        4  Read prerouted                        2.85%  0.14 sec  0.06 sec 
[12/09 15:23:33    652s] (I)        4  Model blockage capacity               2.84%  0.14 sec  0.08 sec 
[12/09 15:23:33    652s] (I)        4  Pattern Routing Avoiding Blockages    2.49%  0.12 sec  0.12 sec 
[12/09 15:23:33    652s] (I)        4  Two level Routing                     1.43%  0.07 sec  0.05 sec 
[12/09 15:23:33    652s] (I)        4  Read unlegalized nets                 1.35%  0.06 sec  0.04 sec 
[12/09 15:23:33    652s] (I)        4  Read blockages ( Layer 2-6 )          1.07%  0.05 sec  0.04 sec 
[12/09 15:23:33    652s] (I)        4  Set up via pillars                    0.06%  0.00 sec  0.00 sec 
[12/09 15:23:33    652s] (I)        4  Initialize 3D grid graph              0.02%  0.00 sec  0.00 sec 
[12/09 15:23:33    652s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/09 15:23:33    652s] (I)        4  Route legalization                    0.00%  0.00 sec  0.00 sec 
[12/09 15:23:33    652s] (I)        5  Initialize 3D capacity                2.78%  0.13 sec  0.07 sec 
[12/09 15:23:33    652s] (I)        5  Two Level Routing (Regular)           1.11%  0.05 sec  0.04 sec 
[12/09 15:23:33    652s] (I)        5  Read instance blockages               0.98%  0.05 sec  0.04 sec 
[12/09 15:23:33    652s] (I)        5  Two Level Routing (Strong)            0.27%  0.01 sec  0.01 sec 
[12/09 15:23:33    652s] (I)        5  Read PG blockages                     0.04%  0.00 sec  0.00 sec 
[12/09 15:23:33    652s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[12/09 15:23:33    652s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[12/09 15:23:33    652s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/09 15:23:33    652s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/09 15:23:33    652s] OPERPROF: Starting HotSpotCal at level 1, MEM:3006.1M, EPOCH TIME: 1670621013.224874
[12/09 15:23:33    652s] [hotspot] +------------+---------------+---------------+
[12/09 15:23:33    652s] [hotspot] |            |   max hotspot | total hotspot |
[12/09 15:23:33    652s] [hotspot] +------------+---------------+---------------+
[12/09 15:23:33    652s] [hotspot] | normalized |          2.75 |          2.75 |
[12/09 15:23:33    652s] [hotspot] +------------+---------------+---------------+
[12/09 15:23:33    652s] Local HotSpot Analysis: normalized max congestion hotspot area = 2.75, normalized total congestion hotspot area = 2.75 (area is in unit of 4 std-cell row bins)
[12/09 15:23:33    652s] [hotspot] max/total 2.75/2.75, big hotspot (>10) total 0.00
[12/09 15:23:33    652s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[12/09 15:23:33    652s] [hotspot] +-----+-------------------------------------+---------------+
[12/09 15:23:33    652s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/09 15:23:33    652s] [hotspot] +-----+-------------------------------------+---------------+
[12/09 15:23:33    652s] [hotspot] |  1  |   624.00   480.00   656.00   512.00 |        2.75   |
[12/09 15:23:33    652s] [hotspot] +-----+-------------------------------------+---------------+
[12/09 15:23:33    652s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.031, REAL:0.080, MEM:2998.8M, EPOCH TIME: 1670621013.305338
[12/09 15:23:33    652s] [hotspot] Hotspot report including placement blocked areas
[12/09 15:23:33    652s] OPERPROF: Starting HotSpotCal at level 1, MEM:2998.8M, EPOCH TIME: 1670621013.305562
[12/09 15:23:33    652s] [hotspot] +------------+---------------+---------------+
[12/09 15:23:33    652s] [hotspot] |            |   max hotspot | total hotspot |
[12/09 15:23:33    652s] [hotspot] +------------+---------------+---------------+
[12/09 15:23:33    652s] [hotspot] | normalized |          2.75 |          2.75 |
[12/09 15:23:33    652s] [hotspot] +------------+---------------+---------------+
[12/09 15:23:33    652s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 2.75, normalized total congestion hotspot area = 2.75 (area is in unit of 4 std-cell row bins)
[12/09 15:23:33    652s] [hotspot] max/total 2.75/2.75, big hotspot (>10) total 0.00
[12/09 15:23:33    652s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[12/09 15:23:33    652s] [hotspot] +-----+-------------------------------------+---------------+
[12/09 15:23:33    652s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/09 15:23:33    652s] [hotspot] +-----+-------------------------------------+---------------+
[12/09 15:23:33    652s] [hotspot] |  1  |   624.00   480.00   656.00   512.00 |        2.75   |
[12/09 15:23:33    652s] [hotspot] +-----+-------------------------------------+---------------+
[12/09 15:23:33    652s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.030, REAL:0.065, MEM:2998.8M, EPOCH TIME: 1670621013.370580
[12/09 15:23:33    652s] Effort level <high> specified for reg2reg path_group
[12/09 15:23:38    656s] Effort level <high> specified for reg2cgate path_group
[12/09 15:23:47    664s] Reported timing to dir ./timingReports
[12/09 15:23:47    664s] **optDesign ... cpu = 0:05:31, real = 0:04:40, mem = 2496.8M, totSessionCpu=0:11:04 **
[12/09 15:23:48    664s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2815.8M, EPOCH TIME: 1670621028.038696
[12/09 15:23:48    664s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.095, REAL:0.095, MEM:2815.8M, EPOCH TIME: 1670621028.134121
[12/09 15:24:02    672s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| 28.779  | 33.058  | 32.495  | 28.779  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  32087  |  32081  |    2    |    4    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      1 (1)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 94.716%
Routing Overflow: 0.02% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:05:39, real = 0:04:55, mem = 2480.2M, totSessionCpu=0:11:13 **
[12/09 15:24:02    672s] 
[12/09 15:24:02    672s] TimeStamp Deleting Cell Server Begin ...
[12/09 15:24:02    672s] Deleting Lib Analyzer.
[12/09 15:24:02    672s] 
[12/09 15:24:02    672s] TimeStamp Deleting Cell Server End ...
[12/09 15:24:02    672s] *** Finished optDesign ***
[12/09 15:24:02    672s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/09 15:24:02    672s] Info: pop threads available for lower-level modules during optimization.
[12/09 15:24:02    672s] clean pInstBBox. size 0
[12/09 15:24:03    672s] All LLGs are deleted
[12/09 15:24:03    672s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2814.5M, EPOCH TIME: 1670621043.122397
[12/09 15:24:03    672s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.002, REAL:0.003, MEM:2814.5M, EPOCH TIME: 1670621043.124901
[12/09 15:24:03    672s] *** optDesign #1 [finish] : cpu/real = 0:05:39.6/0:04:55.8 (1.1), totSession cpu/real = 0:11:12.9/0:11:12.6 (1.0), mem = 2814.5M
[12/09 15:24:03    672s] 
[12/09 15:24:03    672s] =============================================================================================
[12/09 15:24:03    672s]  Final TAT Report for optDesign #1                                              21.10-p004_1
[12/09 15:24:03    672s] =============================================================================================
[12/09 15:24:03    672s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/09 15:24:03    672s] ---------------------------------------------------------------------------------------------
[12/09 15:24:03    672s] [ InitOpt                ]      1   0:00:06.5  (   2.2 % )     0:00:48.1 /  0:00:59.9    1.2
[12/09 15:24:03    672s] [ DrvOpt                 ]      3   0:01:39.6  (  33.7 % )     0:02:03.6 /  0:02:14.7    1.1
[12/09 15:24:03    672s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/09 15:24:03    672s] [ OptSummaryReport       ]      3   0:00:01.2  (   0.4 % )     0:00:49.6 /  0:00:57.1    1.2
[12/09 15:24:03    672s] [ DrvReport              ]      3   0:00:15.5  (   5.2 % )     0:00:15.5 /  0:00:10.3    0.7
[12/09 15:24:03    672s] [ SlackTraversorInit     ]      1   0:00:02.9  (   1.0 % )     0:00:02.9 /  0:00:03.9    1.4
[12/09 15:24:03    672s] [ CellServerInit         ]      2   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    0.8
[12/09 15:24:03    672s] [ LibAnalyzerInit        ]      1   0:00:01.9  (   0.6 % )     0:00:01.9 /  0:00:01.6    0.8
[12/09 15:24:03    672s] [ ReportFanoutViolation  ]      1   0:00:00.9  (   0.3 % )     0:00:00.9 /  0:00:00.7    0.7
[12/09 15:24:03    672s] [ RefinePlace            ]      2   0:00:24.0  (   8.1 % )     0:00:24.0 /  0:00:17.8    0.7
[12/09 15:24:03    672s] [ EarlyGlobalRoute       ]      4   0:00:30.2  (  10.2 % )     0:00:30.2 /  0:00:33.4    1.1
[12/09 15:24:03    672s] [ ExtractRC              ]      3   0:00:04.4  (   1.5 % )     0:00:04.4 /  0:00:03.5    0.8
[12/09 15:24:03    672s] [ TimingUpdate           ]      4   0:00:03.3  (   1.1 % )     0:00:29.2 /  0:00:42.3    1.5
[12/09 15:24:03    672s] [ FullDelayCalc          ]      3   0:01:03.1  (  21.3 % )     0:01:03.1 /  0:01:40.4    1.6
[12/09 15:24:03    672s] [ TimingReport           ]      3   0:00:01.5  (   0.5 % )     0:00:01.5 /  0:00:01.8    1.3
[12/09 15:24:03    672s] [ GenerateReports        ]      1   0:00:02.2  (   0.8 % )     0:00:02.2 /  0:00:01.7    0.7
[12/09 15:24:03    672s] [ MISC                   ]          0:00:38.5  (  13.0 % )     0:00:38.5 /  0:00:38.6    1.0
[12/09 15:24:03    672s] ---------------------------------------------------------------------------------------------
[12/09 15:24:03    672s]  optDesign #1 TOTAL                 0:04:55.8  ( 100.0 % )     0:04:55.8 /  0:05:39.6    1.1
[12/09 15:24:03    672s] ---------------------------------------------------------------------------------------------
[12/09 15:24:03    672s] 
[12/09 15:24:03    672s] <CMD> group_path -name CLOCK -from $env(DESIGN_CLOCK)
[12/09 15:24:03    672s] **WARN: (IMPCK-8086):	The command setCTSMode is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[12/09 15:24:03    672s] <CMD> set_ccopt_property buffer_cells {BUFX16MA10TR BUFX16BA10TR FRICGX11BA10TR BUFX5BA10TR FRICGX13BA10TR INVX16BA10TR INVX9BA10TR}
[12/09 15:24:03    672s] <CMD> ccopt_design
[12/09 15:24:03    672s] #% Begin ccopt_design (date=12/09 15:24:03, mem=2406.8M)
[12/09 15:24:03    672s] Turning off fast DC mode.
[12/09 15:24:04    673s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:11:13.8/0:11:13.6 (1.0), mem = 2755.0M
[12/09 15:24:04    673s] Runtime...
[12/09 15:24:04    673s] **INFO: User's settings:
[12/09 15:24:04    673s] setNanoRouteMode -drouteUseMinSpacingForBlockage    auto
[12/09 15:24:04    673s] setNanoRouteMode -extractThirdPartyCompatible       false
[12/09 15:24:04    673s] setNanoRouteMode -routeInsertAntennaDiode           false
[12/09 15:24:04    673s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule  false
[12/09 15:24:04    673s] setNanoRouteMode -routeTopRoutingLayer              6
[12/09 15:24:04    673s] setDesignMode -topRoutingLayer                      M6
[12/09 15:24:04    673s] setExtractRCMode -engine                            preRoute
[12/09 15:24:04    673s] setDelayCalMode -enable_high_fanout                 true
[12/09 15:24:04    673s] setDelayCalMode -engine                             aae
[12/09 15:24:04    673s] setDelayCalMode -ignoreNetLoad                      false
[12/09 15:24:04    673s] setDelayCalMode -socv_accuracy_mode                 low
[12/09 15:24:04    673s] setOptMode -allEndPoints                            true
[12/09 15:24:04    673s] setOptMode -drcMargin                               0
[12/09 15:24:04    673s] setOptMode -effort                                  high
[12/09 15:24:04    673s] setOptMode -fixFanoutLoad                           true
[12/09 15:24:04    673s] setOptMode -fixHoldAllowSetupTnsDegrade             false
[12/09 15:24:04    673s] setOptMode -leakagePowerEffort                      none
[12/09 15:24:04    673s] setOptMode -preserveAllSequential                   true
[12/09 15:24:04    673s] setOptMode -preserveAssertions                      false
[12/09 15:24:04    673s] setOptMode -setupTargetSlack                        0
[12/09 15:24:04    673s] setPlaceMode -place_design_floorplan_mode           true
[12/09 15:24:04    673s] setPlaceMode -place_global_clock_gate_aware         false
[12/09 15:24:04    673s] setPlaceMode -place_global_cong_effort              high
[12/09 15:24:04    673s] setPlaceMode -place_global_place_io_pins            false
[12/09 15:24:04    673s] setPlaceMode -timingDriven                          true
[12/09 15:24:04    673s] setRouteMode -earlyGlobalMaxRouteLayer              6
[12/09 15:24:04    673s] 
[12/09 15:24:04    673s] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[12/09 15:24:04    673s] (ccopt_design): create_ccopt_clock_tree_spec
[12/09 15:24:04    673s] Creating clock tree spec for modes (timing configs): mode
[12/09 15:24:04    673s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[12/09 15:24:04    673s] 
[12/09 15:24:04    673s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/09 15:24:04    673s] Summary for sequential cells identification: 
[12/09 15:24:04    673s]   Identified SBFF number: 148
[12/09 15:24:04    673s]   Identified MBFF number: 0
[12/09 15:24:04    673s]   Identified SB Latch number: 0
[12/09 15:24:04    673s]   Identified MB Latch number: 0
[12/09 15:24:04    673s]   Not identified SBFF number: 0
[12/09 15:24:04    673s]   Not identified MBFF number: 0
[12/09 15:24:04    673s]   Not identified SB Latch number: 0
[12/09 15:24:04    673s]   Not identified MB Latch number: 0
[12/09 15:24:04    673s]   Number of sequential cells which are not FFs: 106
[12/09 15:24:04    673s]  Visiting view : slowView
[12/09 15:24:04    673s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/09 15:24:04    673s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/09 15:24:04    673s]  Visiting view : fastView
[12/09 15:24:04    673s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/09 15:24:04    673s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/09 15:24:04    673s] TLC MultiMap info (StdDelay):
[12/09 15:24:04    673s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/09 15:24:04    673s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/09 15:24:04    673s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/09 15:24:04    673s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/09 15:24:04    673s]  Setting StdDelay to: 15.6ps
[12/09 15:24:04    673s] 
[12/09 15:24:04    673s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/09 15:24:04    673s] Reset timing graph...
[12/09 15:24:04    673s] Ignoring AAE DB Resetting ...
[12/09 15:24:04    673s] Reset timing graph done.
[12/09 15:24:04    673s] Ignoring AAE DB Resetting ...
[12/09 15:24:14    680s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'slowView'
[12/09 15:24:14    680s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'fastView'
[12/09 15:24:14    680s] **WARN: (IMPCCOPT-2248):	Clock external_qspi_ck_o has a source defined at module port mmu_storage_controller_qspi_controller/qspi_ck_o. CCOpt does not support module port clocks and will consider the clock to be sourced at mmu_storage_controller_qspi_controller/U156/Y. This may lead to clock latency differences between CCOpt and timing analysis. Consider changing the clock source in the SDC file.
[12/09 15:24:14    680s] Analyzing clock structure...
[12/09 15:24:16    682s]   Creating skew group _clock_gen_my_clk_state_reg_0_/mode to balance generator flop mmu_storage_controller_qspi_controller/state_reg_0_ with adjacent flops with respect to master clock my_clk and generated clock(s) [ ] in constraint mode mode:
[12/09 15:24:16    682s]     mmu_storage_controller_qspi_controller/state_reg_1_/CK
[12/09 15:24:16    682s]     mmu_storage_controller_qspi_controller/state_reg_2_/CK
[12/09 15:24:16    682s]     mmu_storage_controller_state_reg_0_/CK
[12/09 15:24:16    682s]     mmu_storage_controller_state_reg_1_/CK
[12/09 15:24:16    682s]     mmu_storage_controller_qspi_controller/nibble_counter_q_reg_2_/CK
[12/09 15:24:16    682s]     mmu_storage_controller_qspi_controller/nibble_counter_q_reg_0_/CK
[12/09 15:24:16    682s]     mmu_storage_controller_qspi_controller/nibble_counter_q_reg_1_/CK
[12/09 15:24:16    682s]     mmu_storage_controller_state_reg_2_/CK
[12/09 15:24:16    682s]     mmu_storage_controller_qspi_controller/state_reg_0_/CK
[12/09 15:24:16    682s]   Creating skew group _clock_gen_my_clk_state_reg_1_/mode to balance generator flop mmu_storage_controller_qspi_controller/state_reg_1_ with adjacent flops with respect to master clock my_clk and generated clock(s) [ ] in constraint mode mode:
[12/09 15:24:16    682s]     mmu_storage_controller_qspi_controller/state_reg_0_/CK
[12/09 15:24:16    682s]     mmu_storage_controller_qspi_controller/state_reg_2_/CK
[12/09 15:24:16    682s]     mmu_storage_controller_qspi_controller/nibble_counter_q_reg_2_/CK
[12/09 15:24:16    682s]     mmu_storage_controller_qspi_controller/nibble_counter_q_reg_0_/CK
[12/09 15:24:16    682s]     mmu_storage_controller_qspi_controller/nibble_counter_q_reg_1_/CK
[12/09 15:24:16    682s]     mmu_storage_controller_qspi_controller/state_reg_1_/CK
[12/09 15:24:16    682s]   Creating skew group _clock_gen_my_clk_state_reg_2_/mode to balance generator flop mmu_storage_controller_qspi_controller/state_reg_2_ with adjacent flops with respect to master clock my_clk and generated clock(s) [ ] in constraint mode mode:
[12/09 15:24:16    682s]     mmu_storage_controller_qspi_controller/state_reg_0_/CK
[12/09 15:24:16    682s]     mmu_storage_controller_qspi_controller/state_reg_1_/CK
[12/09 15:24:16    682s]     mmu_storage_controller_qspi_controller/nibble_counter_q_reg_2_/CK
[12/09 15:24:16    682s]     mmu_storage_controller_qspi_controller/nibble_counter_q_reg_0_/CK
[12/09 15:24:16    682s]     mmu_storage_controller_qspi_controller/nibble_counter_q_reg_1_/CK
[12/09 15:24:16    682s]     mmu_storage_controller_qspi_controller/state_reg_2_/CK
[12/09 15:24:17    683s] Analyzing clock structure done.
[12/09 15:24:17    683s] Reset timing graph...
[12/09 15:24:19    683s] Ignoring AAE DB Resetting ...
[12/09 15:24:19    683s] Reset timing graph done.
[12/09 15:24:19    683s] Extracting original clock gating for my_clk...
[12/09 15:24:21    684s]   clock_tree my_clk contains 30693 sinks and 1 clock gates.
[12/09 15:24:21    684s] Extracting original clock gating for my_clk done.
[12/09 15:24:21    684s] Extracting original clock gating for my_clk_generator_for_external_qspi_ck_o<1>...
[12/09 15:24:21    684s]   clock_tree my_clk_generator_for_external_qspi_ck_o<1> contains 10 sinks and 0 clock gates.
[12/09 15:24:21    684s] Extracting original clock gating for my_clk_generator_for_external_qspi_ck_o<1> done.
[12/09 15:24:21    684s] Found 1 generator input for clock tree my_clk_generator_for_external_qspi_ck_o<1>.
[12/09 15:24:21    684s] Extracting original clock gating for my_clk_generator_for_external_qspi_ck_o<2>...
[12/09 15:24:21    684s]   clock_tree my_clk_generator_for_external_qspi_ck_o<2> contains 8 sinks and 0 clock gates.
[12/09 15:24:21    684s] Extracting original clock gating for my_clk_generator_for_external_qspi_ck_o<2> done.
[12/09 15:24:21    684s] Found 1 generator input for clock tree my_clk_generator_for_external_qspi_ck_o<2>.
[12/09 15:24:21    684s] Extracting original clock gating for my_clk_generator_for_external_qspi_ck_o<3>...
[12/09 15:24:21    684s]   clock_tree my_clk_generator_for_external_qspi_ck_o<3> contains 7 sinks and 0 clock gates.
[12/09 15:24:21    684s] Extracting original clock gating for my_clk_generator_for_external_qspi_ck_o<3> done.
[12/09 15:24:21    685s] Found 1 generator input for clock tree my_clk_generator_for_external_qspi_ck_o<3>.
[12/09 15:24:21    685s] The skew group external_qspi_ck_o/mode was created. It contains 1 sinks and 1 sources.
[12/09 15:24:21    685s] The skew group my_clk/mode was created. It contains 30705 sinks and 1 sources.
[12/09 15:24:21    685s] The skew group _clock_gen_my_clk_state_reg_0_/mode was created. It contains 9 sinks and 1 sources.
[12/09 15:24:21    685s] The skew group _clock_gen_my_clk_state_reg_1_/mode was created. It contains 6 sinks and 1 sources.
[12/09 15:24:21    685s] The skew group _clock_gen_my_clk_state_reg_2_/mode was created. It contains 6 sinks and 1 sources.
[12/09 15:24:21    685s] Checking clock tree convergence...
[12/09 15:24:21    685s] Checking clock tree convergence done.
[12/09 15:24:21    685s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[12/09 15:24:21    685s] Set place::cacheFPlanSiteMark to 1
[12/09 15:24:21    685s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[12/09 15:24:21    685s] Using CCOpt effort standard.
[12/09 15:24:21    685s] CCOpt::Phase::Initialization...
[12/09 15:24:21    685s] Check Prerequisites...
[12/09 15:24:21    685s] Leaving CCOpt scope - CheckPlace...
[12/09 15:24:21    685s] OPERPROF: Starting checkPlace at level 1, MEM:2755.0M, EPOCH TIME: 1670621061.609624
[12/09 15:24:21    685s] z: 2, totalTracks: 1
[12/09 15:24:21    685s] z: 4, totalTracks: 1
[12/09 15:24:21    685s] z: 6, totalTracks: 1
[12/09 15:24:21    685s] z: 8, totalTracks: 1
[12/09 15:24:21    685s] All LLGs are deleted
[12/09 15:24:21    685s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2755.0M, EPOCH TIME: 1670621061.740650
[12/09 15:24:21    685s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:2755.0M, EPOCH TIME: 1670621061.741501
[12/09 15:24:21    685s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2755.0M, EPOCH TIME: 1670621061.748188
[12/09 15:24:21    685s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2755.0M, EPOCH TIME: 1670621061.754298
[12/09 15:24:21    685s] Core basic site is TSMC65ADV10TSITE
[12/09 15:24:21    685s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2755.0M, EPOCH TIME: 1670621061.766486
[12/09 15:24:21    685s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.030, REAL:0.028, MEM:2763.8M, EPOCH TIME: 1670621061.794977
[12/09 15:24:21    685s] SiteArray: non-trimmed site array dimensions = 400 x 4000
[12/09 15:24:21    685s] SiteArray: use 6,553,600 bytes
[12/09 15:24:21    685s] SiteArray: current memory after site array memory allocation 2763.8M
[12/09 15:24:21    685s] SiteArray: FP blocked sites are writable
[12/09 15:24:21    685s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.088, REAL:0.213, MEM:2756.5M, EPOCH TIME: 1670621061.967411
[12/09 15:24:21    685s] 
[12/09 15:24:21    685s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/09 15:24:21    685s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.104, REAL:0.229, MEM:2756.5M, EPOCH TIME: 1670621061.977313
[12/09 15:24:22    685s] Begin checking placement ... (start mem=2755.0M, init mem=2756.5M)
[12/09 15:24:22    685s] 
[12/09 15:24:22    685s] Running CheckPlace using 4 threads!...
[12/09 15:24:24    687s] 
[12/09 15:24:24    687s] ...checkPlace MT is done!
[12/09 15:24:24    687s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2756.5M, EPOCH TIME: 1670621064.066011
[12/09 15:24:24    687s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.078, REAL:0.095, MEM:2756.5M, EPOCH TIME: 1670621064.161241
[12/09 15:24:24    687s] *info: Placed = 165758         (Fixed = 12000)
[12/09 15:24:24    687s] *info: Unplaced = 0           
[12/09 15:24:24    687s] Placement Density:94.72%(592848/625920)
[12/09 15:24:24    687s] Placement Density (including fixed std cells):94.83%(606928/640000)
[12/09 15:24:24    687s] All LLGs are deleted
[12/09 15:24:24    687s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2756.5M, EPOCH TIME: 1670621064.212348
[12/09 15:24:24    687s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.058, REAL:0.115, MEM:2756.5M, EPOCH TIME: 1670621064.327023
[12/09 15:24:24    687s] Finished checkPlace (total: cpu=0:00:02.7, real=0:00:03.0; vio checks: cpu=0:00:02.4, real=0:00:02.0; mem=2756.5M)
[12/09 15:24:24    687s] OPERPROF: Finished checkPlace at level 1, CPU:2.682, REAL:2.722, MEM:2756.5M, EPOCH TIME: 1670621064.331329
[12/09 15:24:24    687s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:02.7 real=0:00:02.8)
[12/09 15:24:24    687s] Innovus will update I/O latencies
[12/09 15:24:24    687s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[12/09 15:24:24    687s] 
[12/09 15:24:24    687s] 
[12/09 15:24:24    687s] 
[12/09 15:24:24    687s] Check Prerequisites done. (took cpu=0:00:02.7 real=0:00:02.8)
[12/09 15:24:24    687s] CCOpt::Phase::Initialization done. (took cpu=0:00:02.7 real=0:00:02.8)
[12/09 15:24:24    687s] Executing ccopt post-processing.
[12/09 15:24:24    687s] Synthesizing clock trees with CCOpt...
[12/09 15:24:24    687s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/09 15:24:24    687s] CCOpt::Phase::PreparingToBalance...
[12/09 15:24:24    687s] Leaving CCOpt scope - Initializing power interface...
[12/09 15:24:24    687s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/09 15:24:24    687s] 
[12/09 15:24:24    687s] Positive (advancing) pin insertion delays
[12/09 15:24:24    687s] =========================================
[12/09 15:24:24    687s] 
[12/09 15:24:24    687s] Found 0 advancing pin insertion delay (0.000% of 30705 clock tree sinks)
[12/09 15:24:24    687s] 
[12/09 15:24:24    687s] Negative (delaying) pin insertion delays
[12/09 15:24:24    687s] ========================================
[12/09 15:24:24    687s] 
[12/09 15:24:24    687s] Found 0 delaying pin insertion delay (0.000% of 30705 clock tree sinks)
[12/09 15:24:24    687s] **WARN: (IMPCCOPT-1127):	The skew group default._clock_gen_my_clk_state_reg_2_/mode has been identified as a duplicate of: _clock_gen_my_clk_state_reg_1_/mode
[12/09 15:24:24    687s] The skew group _clock_gen_my_clk_state_reg_2_/mode has been identified as a duplicate of: _clock_gen_my_clk_state_reg_1_/mode, so it will not be cloned.
[12/09 15:24:24    687s] Notify start of optimization...
[12/09 15:24:24    687s] Notify start of optimization done.
[12/09 15:24:24    687s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[12/09 15:24:24    687s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2756.5M, EPOCH TIME: 1670621064.708397
[12/09 15:24:24    687s] All LLGs are deleted
[12/09 15:24:24    687s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2756.5M, EPOCH TIME: 1670621064.708501
[12/09 15:24:24    687s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2756.5M, EPOCH TIME: 1670621064.708539
[12/09 15:24:24    687s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.016, MEM:2668.5M, EPOCH TIME: 1670621064.724134
[12/09 15:24:25    688s] ### Creating LA Mngr. totSessionCpu=0:11:28 mem=2668.5M
[12/09 15:24:25    688s] ### Creating LA Mngr, finished. totSessionCpu=0:11:28 mem=2668.5M
[12/09 15:24:25    688s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2668.50 MB )
[12/09 15:24:25    688s] (I)      ==================== Layers =====================
[12/09 15:24:25    688s] (I)      +-----+----+---------+---------+--------+-------+
[12/09 15:24:25    688s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/09 15:24:25    688s] (I)      +-----+----+---------+---------+--------+-------+
[12/09 15:24:25    688s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/09 15:24:25    688s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/09 15:24:25    688s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/09 15:24:25    688s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/09 15:24:25    688s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/09 15:24:25    688s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/09 15:24:25    688s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/09 15:24:25    688s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/09 15:24:25    688s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/09 15:24:25    688s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/09 15:24:25    688s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/09 15:24:25    688s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/09 15:24:25    688s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/09 15:24:25    688s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/09 15:24:25    688s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/09 15:24:25    688s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/09 15:24:25    688s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/09 15:24:25    688s] (I)      +-----+----+---------+---------+--------+-------+
[12/09 15:24:25    688s] (I)      |  64 | 64 |     RVT | implant |        |       |
[12/09 15:24:25    688s] (I)      |  65 | 65 |     HVT | implant |        |       |
[12/09 15:24:25    688s] (I)      |  66 | 66 |     LVT | implant |        |       |
[12/09 15:24:25    688s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[12/09 15:24:25    688s] (I)      |  67 | 67 | OVERLAP | overlap |        |       |
[12/09 15:24:25    688s] (I)      +-----+----+---------+---------+--------+-------+
[12/09 15:24:25    688s] (I)      Started Import and model ( Curr Mem: 2668.50 MB )
[12/09 15:24:25    688s] (I)      Default power domain name = toplevel_498
[12/09 15:24:25    688s] .== Non-default Options ==
[12/09 15:24:26    689s] (I)      Maximum routing layer                              : 6
[12/09 15:24:26    689s] (I)      Number of threads                                  : 4
[12/09 15:24:26    689s] (I)      Method to set GCell size                           : row
[12/09 15:24:26    689s] (I)      Counted 10037 PG shapes. We will not process PG shapes layer by layer.
[12/09 15:24:26    689s] (I)      Use row-based GCell size
[12/09 15:24:26    689s] (I)      Use row-based GCell align
[12/09 15:24:26    689s] (I)      layer 0 area = 168000
[12/09 15:24:26    689s] (I)      layer 1 area = 208000
[12/09 15:24:26    689s] (I)      layer 2 area = 208000
[12/09 15:24:26    689s] (I)      layer 3 area = 208000
[12/09 15:24:26    689s] (I)      layer 4 area = 208000
[12/09 15:24:26    689s] (I)      layer 5 area = 208000
[12/09 15:24:26    689s] (I)      GCell unit size   : 4000
[12/09 15:24:26    689s] (I)      GCell multiplier  : 1
[12/09 15:24:26    689s] (I)      GCell row height  : 4000
[12/09 15:24:26    689s] (I)      Actual row height : 4000
[12/09 15:24:26    689s] (I)      GCell align ref   : 0 0
[12/09 15:24:26    689s] [NR-eGR] Track table information for default rule: 
[12/09 15:24:26    689s] [NR-eGR] M1 has no routable track
[12/09 15:24:26    689s] [NR-eGR] M2 has single uniform track structure
[12/09 15:24:26    689s] [NR-eGR] M3 has single uniform track structure
[12/09 15:24:26    689s] [NR-eGR] M4 has single uniform track structure
[12/09 15:24:26    689s] [NR-eGR] M5 has single uniform track structure
[12/09 15:24:26    689s] [NR-eGR] M6 has single uniform track structure
[12/09 15:24:26    689s] (I)      =============== Default via ================
[12/09 15:24:26    689s] (I)      +---+------------------+-------------------+
[12/09 15:24:26    689s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[12/09 15:24:26    689s] (I)      +---+------------------+-------------------+
[12/09 15:24:26    689s] (I)      | 1 |    3  VIA1_X     |   34  VIA1_2CUT_W |
[12/09 15:24:26    689s] (I)      | 2 |    7  VIA2_X     |   39  VIA2_2CUT_N |
[12/09 15:24:26    689s] (I)      | 3 |   11  VIA3_X     |   41  VIA3_2CUT_E |
[12/09 15:24:26    689s] (I)      | 4 |   15  VIA4_X     |   45  VIA4_2CUT_E |
[12/09 15:24:26    689s] (I)      | 5 |   19  VIA5_X     |   51  VIA5_2CUT_N |
[12/09 15:24:26    689s] (I)      | 6 |   23  VIA6_X     |   54  VIA6_2CUT_W |
[12/09 15:24:26    689s] (I)      | 7 |   27  VIA7_X     |   57  VIA7_2CUT_E |
[12/09 15:24:26    689s] (I)      | 8 |   31  VIA8_X     |   62  VIA8_2CUT_W |
[12/09 15:24:26    689s] (I)      +---+------------------+-------------------+
[12/09 15:24:26    689s] [NR-eGR] Read 16854 PG shapes
[12/09 15:24:26    689s] [NR-eGR] Read 0 clock shapes
[12/09 15:24:26    689s] [NR-eGR] Read 0 other shapes
[12/09 15:24:26    689s] [NR-eGR] #Routing Blockages  : 0
[12/09 15:24:26    689s] [NR-eGR] #Instance Blockages : 0
[12/09 15:24:26    689s] [NR-eGR] #PG Blockages       : 16854
[12/09 15:24:26    689s] [NR-eGR] #Halo Blockages     : 0
[12/09 15:24:26    689s] [NR-eGR] #Boundary Blockages : 0
[12/09 15:24:26    689s] [NR-eGR] #Clock Blockages    : 0
[12/09 15:24:26    689s] [NR-eGR] #Other Blockages    : 0
[12/09 15:24:26    689s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/09 15:24:26    689s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/09 15:24:26    689s] [NR-eGR] Read 154781 nets ( ignored 0 )
[12/09 15:24:26    689s] (I)      early_global_route_priority property id does not exist.
[12/09 15:24:26    689s] (I)      Read Num Blocks=16854  Num Prerouted Wires=0  Num CS=0
[12/09 15:24:26    689s] (I)      Layer 1 (V) : #blockages 4812 : #preroutes 0
[12/09 15:24:26    689s] (I)      Layer 2 (H) : #blockages 4812 : #preroutes 0
[12/09 15:24:26    689s] (I)      Layer 3 (V) : #blockages 4812 : #preroutes 0
[12/09 15:24:26    689s] (I)      Layer 4 (H) : #blockages 2418 : #preroutes 0
[12/09 15:24:26    689s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[12/09 15:24:27    689s] (I)      Number of ignored nets                =      0
[12/09 15:24:27    689s] (I)      Number of connected nets              =      0
[12/09 15:24:27    689s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/09 15:24:27    689s] (I)      Number of clock nets                  =     11.  Ignored: No
[12/09 15:24:27    689s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/09 15:24:27    689s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/09 15:24:27    689s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/09 15:24:27    689s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/09 15:24:27    689s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/09 15:24:27    689s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/09 15:24:27    689s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/09 15:24:27    689s] [NR-eGR] There are 11 clock nets ( 0 with NDR ).
[12/09 15:24:27    689s] (I)      Ndr track 0 does not exist
[12/09 15:24:27    689s] (I)      ---------------------Grid Graph Info--------------------
[12/09 15:24:27    689s] (I)      Routing area        : (0, 0) - (1600000, 1600000)
[12/09 15:24:27    689s] (I)      Core area           : (0, 0) - (1600000, 1600000)
[12/09 15:24:27    689s] (I)      Site width          :   400  (dbu)
[12/09 15:24:27    689s] (I)      Row height          :  4000  (dbu)
[12/09 15:24:27    689s] (I)      GCell row height    :  4000  (dbu)
[12/09 15:24:27    689s] (I)      GCell width         :  4000  (dbu)
[12/09 15:24:27    689s] (I)      GCell height        :  4000  (dbu)
[12/09 15:24:27    689s] (I)      Grid                :   400   400     6
[12/09 15:24:27    689s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/09 15:24:27    689s] (I)      Vertical capacity   :     0  4000     0  4000     0  4000
[12/09 15:24:27    689s] (I)      Horizontal capacity :     0     0  4000     0  4000     0
[12/09 15:24:27    689s] (I)      Default wire width  :   180   200   200   200   200   200
[12/09 15:24:27    689s] (I)      Default wire space  :   180   200   200   200   200   200
[12/09 15:24:27    689s] (I)      Default wire pitch  :   360   400   400   400   400   400
[12/09 15:24:27    689s] (I)      Default pitch size  :   360   400   400   400   400   400
[12/09 15:24:27    689s] (I)      First track coord   :     0   200   200   200   200   200
[12/09 15:24:27    689s] (I)      Num tracks per GCell: 11.11 10.00 10.00 10.00 10.00 10.00
[12/09 15:24:27    689s] (I)      Total num of tracks :     0  4000  4000  4000  4000  4000
[12/09 15:24:27    689s] (I)      Num of masks        :     1     1     1     1     1     1
[12/09 15:24:27    689s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/09 15:24:27    689s] (I)      --------------------------------------------------------
[12/09 15:24:27    689s] 
[12/09 15:24:27    689s] [NR-eGR] ============ Routing rule table ============
[12/09 15:24:27    689s] [NR-eGR] Rule id: 0  Nets: 154781
[12/09 15:24:27    689s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/09 15:24:27    689s] (I)                    Layer    2    3    4    5    6 
[12/09 15:24:27    689s] (I)                    Pitch  400  400  400  400  400 
[12/09 15:24:27    689s] (I)             #Used tracks    1    1    1    1    1 
[12/09 15:24:27    689s] (I)       #Fully used tracks    1    1    1    1    1 
[12/09 15:24:27    689s] [NR-eGR] ========================================
[12/09 15:24:27    689s] [NR-eGR] 
[12/09 15:24:27    689s] (I)      =============== Blocked Tracks ===============
[12/09 15:24:27    689s] (I)      +-------+---------+----------+---------------+
[12/09 15:24:27    689s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/09 15:24:27    689s] (I)      +-------+---------+----------+---------------+
[12/09 15:24:27    689s] (I)      |     1 |       0 |        0 |         0.00% |
[12/09 15:24:27    689s] (I)      |     2 | 1600000 |    30800 |         1.93% |
[12/09 15:24:27    689s] (I)      |     3 | 1600000 |    14400 |         0.90% |
[12/09 15:24:27    689s] (I)      |     4 | 1600000 |    30800 |         1.93% |
[12/09 15:24:27    689s] (I)      |     5 | 1600000 |    64000 |         4.00% |
[12/09 15:24:27    689s] (I)      |     6 | 1600000 |        0 |         0.00% |
[12/09 15:24:27    689s] (I)      +-------+---------+----------+---------------+
[12/09 15:24:27    689s] (I)      Finished Import and model ( CPU: 1.25 sec, Real: 1.76 sec, Curr Mem: 2838.98 MB )
[12/09 15:24:27    689s] (I)      Reset routing kernel
[12/09 15:24:27    689s] (I)      Started Global Routing ( Curr Mem: 2838.98 MB )
[12/09 15:24:27    689s] (I)      totalPins=579939  totalGlobalPin=561051 (96.74%)
[12/09 15:24:27    689s] (I)      total 2D Cap : 7930800 = (3152800 H, 4778000 V)
[12/09 15:24:27    689s] [NR-eGR] Layer group 1: route 154781 net(s) in layer range [2, 6]
[12/09 15:24:27    689s] (I)      
[12/09 15:24:27    689s] (I)      ============  Phase 1a Route ============
[12/09 15:24:28    690s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/09 15:24:28    690s] (I)      Usage: 1611191 = (853512 H, 757679 V) = (27.07% H, 15.86% V) = (1.707e+06um H, 1.515e+06um V)
[12/09 15:24:28    691s] (I)      
[12/09 15:24:28    691s] (I)      ============  Phase 1b Route ============
[12/09 15:24:29    691s] (I)      Usage: 1611346 = (853555 H, 757791 V) = (27.07% H, 15.86% V) = (1.707e+06um H, 1.516e+06um V)
[12/09 15:24:29    691s] (I)      Overflow of layer group 1: 0.05% H + 0.00% V. EstWL: 3.222692e+06um
[12/09 15:24:29    691s] (I)      Congestion metric : 0.05%H 0.00%V, 0.05%HV
[12/09 15:24:29    691s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/09 15:24:29    691s] (I)      
[12/09 15:24:29    691s] (I)      ============  Phase 1c Route ============
[12/09 15:24:29    691s] (I)      Level2 Grid: 80 x 80
[12/09 15:24:29    691s] (I)      Usage: 1611346 = (853555 H, 757791 V) = (27.07% H, 15.86% V) = (1.707e+06um H, 1.516e+06um V)
[12/09 15:24:29    691s] (I)      
[12/09 15:24:29    691s] (I)      ============  Phase 1d Route ============
[12/09 15:24:29    691s] (I)      Usage: 1611445 = (853558 H, 757887 V) = (27.07% H, 15.86% V) = (1.707e+06um H, 1.516e+06um V)
[12/09 15:24:29    691s] (I)      
[12/09 15:24:29    691s] (I)      ============  Phase 1e Route ============
[12/09 15:24:29    691s] (I)      Usage: 1611445 = (853558 H, 757887 V) = (27.07% H, 15.86% V) = (1.707e+06um H, 1.516e+06um V)
[12/09 15:24:29    691s] [NR-eGR] Early Global Route overflow of layer group 1: 0.05% H + 0.00% V. EstWL: 3.222890e+06um
[12/09 15:24:29    691s] (I)      
[12/09 15:24:29    691s] (I)      ============  Phase 1l Route ============
[12/09 15:24:30    692s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/09 15:24:30    692s] (I)      Layer  2:    1586783    694614        84           0     1596000    ( 0.00%) 
[12/09 15:24:30    692s] (I)      Layer  3:    1586081    683909       118           0     1596000    ( 0.00%) 
[12/09 15:24:30    692s] (I)      Layer  4:    1586783    295757         1           0     1596000    ( 0.00%) 
[12/09 15:24:30    692s] (I)      Layer  5:    1564328    205012       317           0     1596000    ( 0.00%) 
[12/09 15:24:30    692s] (I)      Layer  6:    1596000     24265         0           0     1596000    ( 0.00%) 
[12/09 15:24:30    692s] (I)      Total:       7919975   1903557       520           0     7980000    ( 0.00%) 
[12/09 15:24:30    692s] (I)      
[12/09 15:24:30    692s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/09 15:24:30    692s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[12/09 15:24:30    692s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[12/09 15:24:30    692s] [NR-eGR]        Layer             (1-2)             (3-4)             (5-6)               (7)    OverCon
[12/09 15:24:30    692s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/09 15:24:30    692s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/09 15:24:30    692s] [NR-eGR]      M2 ( 2)        74( 0.05%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.05%) 
[12/09 15:24:30    692s] [NR-eGR]      M3 ( 3)        99( 0.06%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[12/09 15:24:30    692s] [NR-eGR]      M4 ( 4)         1( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/09 15:24:30    692s] [NR-eGR]      M5 ( 5)       158( 0.10%)        22( 0.01%)         8( 0.01%)         1( 0.00%)   ( 0.12%) 
[12/09 15:24:30    692s] [NR-eGR]      M6 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/09 15:24:30    692s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/09 15:24:30    692s] [NR-eGR]        Total       332( 0.04%)        23( 0.00%)         8( 0.00%)         1( 0.00%)   ( 0.05%) 
[12/09 15:24:30    692s] [NR-eGR] 
[12/09 15:24:30    692s] (I)      Finished Global Routing ( CPU: 3.32 sec, Real: 3.74 sec, Curr Mem: 2838.98 MB )
[12/09 15:24:30    692s] (I)      total 2D Cap : 7936800 = (3155200 H, 4781600 V)
[12/09 15:24:30    692s] [NR-eGR] Overflow after Early Global Route 0.02% H + 0.00% V
[12/09 15:24:30    692s] (I)      ============= Track Assignment ============
[12/09 15:24:31    692s] (I)      Started Track Assignment (4T) ( Curr Mem: 2838.98 MB )
[12/09 15:24:31    692s] (I)      Initialize Track Assignment ( max pin layer : 9 )
[12/09 15:24:31    692s] (I)      Run Multi-thread track assignment
[12/09 15:24:32    695s] (I)      Finished Track Assignment (4T) ( CPU: 2.85 sec, Real: 1.99 sec, Curr Mem: 2838.98 MB )
[12/09 15:24:32    695s] (I)      Started Export ( Curr Mem: 2838.98 MB )
[12/09 15:24:34    696s] [NR-eGR]             Length (um)     Vias 
[12/09 15:24:34    696s] [NR-eGR] ---------------------------------
[12/09 15:24:34    696s] [NR-eGR]  M1  (1H)             0   579920 
[12/09 15:24:34    696s] [NR-eGR]  M2  (2V)       1017121   857570 
[12/09 15:24:34    696s] [NR-eGR]  M3  (3H)       1362678   101489 
[12/09 15:24:34    696s] [NR-eGR]  M4  (4V)        574260    38059 
[12/09 15:24:34    696s] [NR-eGR]  M5  (5H)        410641     2965 
[12/09 15:24:34    696s] [NR-eGR]  M6  (6V)         48698        0 
[12/09 15:24:34    696s] [NR-eGR]  M7  (7H)             0        0 
[12/09 15:24:34    696s] [NR-eGR]  M8  (8V)             0        0 
[12/09 15:24:34    696s] [NR-eGR]  M9  (9H)             0        0 
[12/09 15:24:34    696s] [NR-eGR] ---------------------------------
[12/09 15:24:34    696s] [NR-eGR]      Total      3413399  1580003 
[12/09 15:24:34    696s] [NR-eGR] --------------------------------------------------------------------------
[12/09 15:24:34    696s] [NR-eGR] Total half perimeter of net bounding box: 2580128um
[12/09 15:24:34    696s] [NR-eGR] Total length: 3413399um, number of vias: 1580003
[12/09 15:24:34    696s] [NR-eGR] --------------------------------------------------------------------------
[12/09 15:24:34    696s] [NR-eGR] Total eGR-routed clock nets wire length: 111415um, number of vias: 85101
[12/09 15:24:34    696s] [NR-eGR] --------------------------------------------------------------------------
[12/09 15:24:34    697s] (I)      Finished Export ( CPU: 1.60 sec, Real: 1.82 sec, Curr Mem: 2838.98 MB )
[12/09 15:24:34    697s] [NR-eGR] Finished Early Global Route kernel ( CPU: 9.16 sec, Real: 9.58 sec, Curr Mem: 2838.98 MB )
[12/09 15:24:34    697s] (I)      ======================================== Runtime Summary ========================================
[12/09 15:24:34    697s] (I)       Step                                              %       Start      Finish      Real       CPU 
[12/09 15:24:34    697s] (I)      -------------------------------------------------------------------------------------------------
[12/09 15:24:34    697s] (I)       Early Global Route kernel                   100.00%  311.51 sec  321.08 sec  9.58 sec  9.16 sec 
[12/09 15:24:34    697s] (I)       +-Import and model                           18.37%  311.51 sec  313.27 sec  1.76 sec  1.25 sec 
[12/09 15:24:34    697s] (I)       | +-Create place DB                          14.01%  311.51 sec  312.85 sec  1.34 sec  0.89 sec 
[12/09 15:24:34    697s] (I)       | | +-Import place data                      14.00%  311.51 sec  312.85 sec  1.34 sec  0.89 sec 
[12/09 15:24:34    697s] (I)       | | | +-Read instances and placement          4.94%  311.51 sec  311.98 sec  0.47 sec  0.27 sec 
[12/09 15:24:34    697s] (I)       | | | +-Read nets                             9.06%  311.98 sec  312.85 sec  0.87 sec  0.62 sec 
[12/09 15:24:34    697s] (I)       | +-Create route DB                           3.71%  312.85 sec  313.21 sec  0.36 sec  0.30 sec 
[12/09 15:24:34    697s] (I)       | | +-Import route data (4T)                  3.71%  312.85 sec  313.21 sec  0.36 sec  0.30 sec 
[12/09 15:24:34    697s] (I)       | | | +-Read blockages ( Layer 2-6 )          0.41%  312.86 sec  312.90 sec  0.04 sec  0.04 sec 
[12/09 15:24:34    697s] (I)       | | | | +-Read routing blockages              0.00%  312.86 sec  312.86 sec  0.00 sec  0.00 sec 
[12/09 15:24:34    697s] (I)       | | | | +-Read instance blockages             0.38%  312.86 sec  312.90 sec  0.04 sec  0.04 sec 
[12/09 15:24:34    697s] (I)       | | | | +-Read PG blockages                   0.02%  312.90 sec  312.90 sec  0.00 sec  0.00 sec 
[12/09 15:24:34    697s] (I)       | | | | +-Read clock blockages                0.00%  312.90 sec  312.90 sec  0.00 sec  0.00 sec 
[12/09 15:24:34    697s] (I)       | | | | +-Read other blockages                0.00%  312.90 sec  312.90 sec  0.00 sec  0.00 sec 
[12/09 15:24:34    697s] (I)       | | | | +-Read boundary cut boxes             0.00%  312.90 sec  312.90 sec  0.00 sec  0.00 sec 
[12/09 15:24:34    697s] (I)       | | | +-Read blackboxes                       0.00%  312.90 sec  312.90 sec  0.00 sec  0.00 sec 
[12/09 15:24:34    697s] (I)       | | | +-Read prerouted                        0.08%  312.90 sec  312.91 sec  0.01 sec  0.01 sec 
[12/09 15:24:34    697s] (I)       | | | +-Read unlegalized nets                 0.47%  312.91 sec  312.95 sec  0.04 sec  0.04 sec 
[12/09 15:24:34    697s] (I)       | | | +-Read nets                             0.90%  312.95 sec  313.04 sec  0.09 sec  0.07 sec 
[12/09 15:24:34    697s] (I)       | | | +-Set up via pillars                    0.04%  313.05 sec  313.06 sec  0.00 sec  0.00 sec 
[12/09 15:24:34    697s] (I)       | | | +-Initialize 3D grid graph              0.03%  313.07 sec  313.08 sec  0.00 sec  0.00 sec 
[12/09 15:24:34    697s] (I)       | | | +-Model blockage capacity               0.95%  313.08 sec  313.17 sec  0.09 sec  0.08 sec 
[12/09 15:24:34    697s] (I)       | | | | +-Initialize 3D capacity              0.92%  313.08 sec  313.16 sec  0.09 sec  0.08 sec 
[12/09 15:24:34    697s] (I)       | +-Read aux data                             0.00%  313.21 sec  313.21 sec  0.00 sec  0.00 sec 
[12/09 15:24:34    697s] (I)       | +-Others data preparation                   0.19%  313.21 sec  313.23 sec  0.02 sec  0.02 sec 
[12/09 15:24:34    697s] (I)       | +-Create route kernel                       0.06%  313.23 sec  313.23 sec  0.01 sec  0.01 sec 
[12/09 15:24:34    697s] (I)       +-Global Routing                             39.10%  313.27 sec  317.01 sec  3.74 sec  3.32 sec 
[12/09 15:24:34    697s] (I)       | +-Initialization                            0.52%  313.27 sec  313.32 sec  0.05 sec  0.05 sec 
[12/09 15:24:34    697s] (I)       | +-Net group 1                              37.78%  313.33 sec  316.94 sec  3.62 sec  3.23 sec 
[12/09 15:24:34    697s] (I)       | | +-Generate topology (4T)                  1.63%  313.33 sec  313.48 sec  0.16 sec  0.24 sec 
[12/09 15:24:34    697s] (I)       | | +-Phase 1a                               14.18%  313.52 sec  314.88 sec  1.36 sec  1.22 sec 
[12/09 15:24:34    697s] (I)       | | | +-Pattern routing (4T)                  9.35%  313.52 sec  314.42 sec  0.90 sec  0.95 sec 
[12/09 15:24:34    697s] (I)       | | | +-Pattern Routing Avoiding Blockages    2.58%  314.42 sec  314.67 sec  0.25 sec  0.12 sec 
[12/09 15:24:34    697s] (I)       | | | +-Add via demand to 2D                  2.24%  314.67 sec  314.88 sec  0.21 sec  0.14 sec 
[12/09 15:24:34    697s] (I)       | | +-Phase 1b                                4.03%  314.88 sec  315.27 sec  0.39 sec  0.34 sec 
[12/09 15:24:34    697s] (I)       | | | +-Monotonic routing (4T)                4.00%  314.88 sec  315.26 sec  0.38 sec  0.34 sec 
[12/09 15:24:34    697s] (I)       | | +-Phase 1c                                0.71%  315.27 sec  315.34 sec  0.07 sec  0.05 sec 
[12/09 15:24:34    697s] (I)       | | | +-Two level Routing                     0.71%  315.27 sec  315.34 sec  0.07 sec  0.05 sec 
[12/09 15:24:34    697s] (I)       | | | | +-Two Level Routing (Regular)         0.44%  315.27 sec  315.31 sec  0.04 sec  0.04 sec 
[12/09 15:24:34    697s] (I)       | | | | +-Two Level Routing (Strong)          0.24%  315.31 sec  315.34 sec  0.02 sec  0.01 sec 
[12/09 15:24:34    697s] (I)       | | +-Phase 1d                                4.46%  315.34 sec  315.76 sec  0.43 sec  0.22 sec 
[12/09 15:24:34    697s] (I)       | | | +-Detoured routing                      4.46%  315.34 sec  315.76 sec  0.43 sec  0.22 sec 
[12/09 15:24:34    697s] (I)       | | +-Phase 1e                                0.04%  315.76 sec  315.77 sec  0.00 sec  0.00 sec 
[12/09 15:24:34    697s] (I)       | | | +-Route legalization                    0.00%  315.76 sec  315.76 sec  0.00 sec  0.00 sec 
[12/09 15:24:34    697s] (I)       | | +-Phase 1l                               12.30%  315.77 sec  316.94 sec  1.18 sec  1.13 sec 
[12/09 15:24:34    697s] (I)       | | | +-Layer assignment (4T)                12.06%  315.79 sec  316.94 sec  1.16 sec  1.12 sec 
[12/09 15:24:34    697s] (I)       | +-Clean cong LA                             0.00%  316.94 sec  316.94 sec  0.00 sec  0.00 sec 
[12/09 15:24:34    697s] (I)       +-Export 3D cong map                          0.71%  317.01 sec  317.08 sec  0.07 sec  0.03 sec 
[12/09 15:24:34    697s] (I)       | +-Export 2D cong map                        0.05%  317.08 sec  317.08 sec  0.01 sec  0.01 sec 
[12/09 15:24:34    697s] (I)       +-Extract Global 3D Wires                     0.88%  317.09 sec  317.18 sec  0.08 sec  0.04 sec 
[12/09 15:24:34    697s] (I)       +-Track Assignment (4T)                      20.78%  317.18 sec  319.17 sec  1.99 sec  2.85 sec 
[12/09 15:24:34    697s] (I)       | +-Initialization                            0.16%  317.18 sec  317.19 sec  0.02 sec  0.01 sec 
[12/09 15:24:34    697s] (I)       | +-Track Assignment Kernel                  20.60%  317.19 sec  319.17 sec  1.97 sec  2.84 sec 
[12/09 15:24:34    697s] (I)       | +-Free Memory                               0.01%  319.17 sec  319.17 sec  0.00 sec  0.00 sec 
[12/09 15:24:34    697s] (I)       +-Export                                     18.96%  319.17 sec  320.98 sec  1.82 sec  1.60 sec 
[12/09 15:24:34    697s] (I)       | +-Export DB wires                          10.94%  319.17 sec  320.22 sec  1.05 sec  1.00 sec 
[12/09 15:24:34    697s] (I)       | | +-Export all nets (4T)                    7.63%  319.35 sec  320.08 sec  0.73 sec  0.76 sec 
[12/09 15:24:34    697s] (I)       | | +-Set wire vias (4T)                      1.34%  320.09 sec  320.21 sec  0.13 sec  0.17 sec 
[12/09 15:24:34    697s] (I)       | +-Report wirelength                         5.17%  320.22 sec  320.71 sec  0.50 sec  0.28 sec 
[12/09 15:24:34    697s] (I)       | +-Update net boxes                          2.84%  320.71 sec  320.98 sec  0.27 sec  0.33 sec 
[12/09 15:24:34    697s] (I)       | +-Update timing                             0.00%  320.98 sec  320.98 sec  0.00 sec  0.00 sec 
[12/09 15:24:34    697s] (I)       +-Postprocess design                          0.00%  320.98 sec  320.98 sec  0.00 sec  0.00 sec 
[12/09 15:24:34    697s] (I)      ======================= Summary by functions ========================
[12/09 15:24:34    697s] (I)       Lv  Step                                      %      Real       CPU 
[12/09 15:24:34    697s] (I)      ---------------------------------------------------------------------
[12/09 15:24:34    697s] (I)        0  Early Global Route kernel           100.00%  9.58 sec  9.16 sec 
[12/09 15:24:34    697s] (I)        1  Global Routing                       39.10%  3.74 sec  3.32 sec 
[12/09 15:24:34    697s] (I)        1  Track Assignment (4T)                20.78%  1.99 sec  2.85 sec 
[12/09 15:24:34    697s] (I)        1  Export                               18.96%  1.82 sec  1.60 sec 
[12/09 15:24:34    697s] (I)        1  Import and model                     18.37%  1.76 sec  1.25 sec 
[12/09 15:24:34    697s] (I)        1  Extract Global 3D Wires               0.88%  0.08 sec  0.04 sec 
[12/09 15:24:34    697s] (I)        1  Export 3D cong map                    0.71%  0.07 sec  0.03 sec 
[12/09 15:24:34    697s] (I)        1  Postprocess design                    0.00%  0.00 sec  0.00 sec 
[12/09 15:24:34    697s] (I)        2  Net group 1                          37.78%  3.62 sec  3.23 sec 
[12/09 15:24:34    697s] (I)        2  Track Assignment Kernel              20.60%  1.97 sec  2.84 sec 
[12/09 15:24:34    697s] (I)        2  Create place DB                      14.01%  1.34 sec  0.89 sec 
[12/09 15:24:34    697s] (I)        2  Export DB wires                      10.94%  1.05 sec  1.00 sec 
[12/09 15:24:34    697s] (I)        2  Report wirelength                     5.17%  0.50 sec  0.28 sec 
[12/09 15:24:34    697s] (I)        2  Create route DB                       3.71%  0.36 sec  0.30 sec 
[12/09 15:24:34    697s] (I)        2  Update net boxes                      2.84%  0.27 sec  0.33 sec 
[12/09 15:24:34    697s] (I)        2  Initialization                        0.68%  0.06 sec  0.06 sec 
[12/09 15:24:34    697s] (I)        2  Others data preparation               0.19%  0.02 sec  0.02 sec 
[12/09 15:24:34    697s] (I)        2  Create route kernel                   0.06%  0.01 sec  0.01 sec 
[12/09 15:24:34    697s] (I)        2  Export 2D cong map                    0.05%  0.01 sec  0.01 sec 
[12/09 15:24:34    697s] (I)        2  Free Memory                           0.01%  0.00 sec  0.00 sec 
[12/09 15:24:34    697s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[12/09 15:24:34    697s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/09 15:24:34    697s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[12/09 15:24:34    697s] (I)        3  Phase 1a                             14.18%  1.36 sec  1.22 sec 
[12/09 15:24:34    697s] (I)        3  Import place data                    14.00%  1.34 sec  0.89 sec 
[12/09 15:24:34    697s] (I)        3  Phase 1l                             12.30%  1.18 sec  1.13 sec 
[12/09 15:24:34    697s] (I)        3  Export all nets (4T)                  7.63%  0.73 sec  0.76 sec 
[12/09 15:24:34    697s] (I)        3  Phase 1d                              4.46%  0.43 sec  0.22 sec 
[12/09 15:24:34    697s] (I)        3  Phase 1b                              4.03%  0.39 sec  0.34 sec 
[12/09 15:24:34    697s] (I)        3  Import route data (4T)                3.71%  0.36 sec  0.30 sec 
[12/09 15:24:34    697s] (I)        3  Generate topology (4T)                1.63%  0.16 sec  0.24 sec 
[12/09 15:24:34    697s] (I)        3  Set wire vias (4T)                    1.34%  0.13 sec  0.17 sec 
[12/09 15:24:34    697s] (I)        3  Phase 1c                              0.71%  0.07 sec  0.05 sec 
[12/09 15:24:34    697s] (I)        3  Phase 1e                              0.04%  0.00 sec  0.00 sec 
[12/09 15:24:34    697s] (I)        4  Layer assignment (4T)                12.06%  1.16 sec  1.12 sec 
[12/09 15:24:34    697s] (I)        4  Read nets                             9.95%  0.95 sec  0.69 sec 
[12/09 15:24:34    697s] (I)        4  Pattern routing (4T)                  9.35%  0.90 sec  0.95 sec 
[12/09 15:24:34    697s] (I)        4  Read instances and placement          4.94%  0.47 sec  0.27 sec 
[12/09 15:24:34    697s] (I)        4  Detoured routing                      4.46%  0.43 sec  0.22 sec 
[12/09 15:24:34    697s] (I)        4  Monotonic routing (4T)                4.00%  0.38 sec  0.34 sec 
[12/09 15:24:34    697s] (I)        4  Pattern Routing Avoiding Blockages    2.58%  0.25 sec  0.12 sec 
[12/09 15:24:34    697s] (I)        4  Add via demand to 2D                  2.24%  0.21 sec  0.14 sec 
[12/09 15:24:34    697s] (I)        4  Model blockage capacity               0.95%  0.09 sec  0.08 sec 
[12/09 15:24:34    697s] (I)        4  Two level Routing                     0.71%  0.07 sec  0.05 sec 
[12/09 15:24:34    697s] (I)        4  Read unlegalized nets                 0.47%  0.04 sec  0.04 sec 
[12/09 15:24:34    697s] (I)        4  Read blockages ( Layer 2-6 )          0.41%  0.04 sec  0.04 sec 
[12/09 15:24:34    697s] (I)        4  Read prerouted                        0.08%  0.01 sec  0.01 sec 
[12/09 15:24:34    697s] (I)        4  Set up via pillars                    0.04%  0.00 sec  0.00 sec 
[12/09 15:24:34    697s] (I)        4  Initialize 3D grid graph              0.03%  0.00 sec  0.00 sec 
[12/09 15:24:34    697s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/09 15:24:34    697s] (I)        4  Route legalization                    0.00%  0.00 sec  0.00 sec 
[12/09 15:24:34    697s] (I)        5  Initialize 3D capacity                0.92%  0.09 sec  0.08 sec 
[12/09 15:24:34    697s] (I)        5  Two Level Routing (Regular)           0.44%  0.04 sec  0.04 sec 
[12/09 15:24:34    697s] (I)        5  Read instance blockages               0.38%  0.04 sec  0.04 sec 
[12/09 15:24:34    697s] (I)        5  Two Level Routing (Strong)            0.24%  0.02 sec  0.01 sec 
[12/09 15:24:34    697s] (I)        5  Read PG blockages                     0.02%  0.00 sec  0.00 sec 
[12/09 15:24:34    697s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[12/09 15:24:34    697s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[12/09 15:24:34    697s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/09 15:24:34    697s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/09 15:24:34    697s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:09.5 real=0:00:10.2)
[12/09 15:24:34    697s] Legalization setup...
[12/09 15:24:34    697s] Using cell based legalization.
[12/09 15:24:34    697s] Initializing placement interface...
[12/09 15:24:34    697s]   Use check_library -place or consult logv if problems occur.
[12/09 15:24:34    697s]   Leaving CCOpt scope - Initializing placement interface...
[12/09 15:24:34    697s] OPERPROF: Starting DPlace-Init at level 1, MEM:2839.0M, EPOCH TIME: 1670621074.940224
[12/09 15:24:34    697s] z: 2, totalTracks: 1
[12/09 15:24:34    697s] z: 4, totalTracks: 1
[12/09 15:24:34    697s] z: 6, totalTracks: 1
[12/09 15:24:34    697s] z: 8, totalTracks: 1
[12/09 15:24:35    697s] All LLGs are deleted
[12/09 15:24:35    697s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2839.0M, EPOCH TIME: 1670621075.092735
[12/09 15:24:35    697s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:2839.0M, EPOCH TIME: 1670621075.093583
[12/09 15:24:35    697s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2839.0M, EPOCH TIME: 1670621075.185977
[12/09 15:24:35    697s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2839.0M, EPOCH TIME: 1670621075.191967
[12/09 15:24:35    697s] Core basic site is TSMC65ADV10TSITE
[12/09 15:24:35    697s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2839.0M, EPOCH TIME: 1670621075.222500
[12/09 15:24:35    697s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.016, REAL:0.074, MEM:2839.0M, EPOCH TIME: 1670621075.296082
[12/09 15:24:35    697s] SiteArray: non-trimmed site array dimensions = 400 x 4000
[12/09 15:24:35    697s] SiteArray: use 6,553,600 bytes
[12/09 15:24:35    697s] SiteArray: current memory after site array memory allocation 2839.0M
[12/09 15:24:35    697s] SiteArray: FP blocked sites are writable
[12/09 15:24:35    697s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.084, REAL:0.235, MEM:2839.0M, EPOCH TIME: 1670621075.426915
[12/09 15:24:35    697s] 
[12/09 15:24:35    697s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/09 15:24:35    697s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.148, REAL:0.352, MEM:2839.0M, EPOCH TIME: 1670621075.537616
[12/09 15:24:35    697s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:01.0, mem=2839.0MB).
[12/09 15:24:35    697s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.388, REAL:0.791, MEM:2839.0M, EPOCH TIME: 1670621075.731405
[12/09 15:24:35    697s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.4 real=0:00:00.8)
[12/09 15:24:35    697s] Initializing placement interface done.
[12/09 15:24:35    697s] Leaving CCOpt scope - Cleaning up placement interface...
[12/09 15:24:35    697s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2839.0M, EPOCH TIME: 1670621075.751521
[12/09 15:24:35    697s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.042, REAL:0.082, MEM:2668.0M, EPOCH TIME: 1670621075.833100
[12/09 15:24:35    697s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.1)
[12/09 15:24:35    697s] Leaving CCOpt scope - Initializing placement interface...
[12/09 15:24:35    697s] OPERPROF: Starting DPlace-Init at level 1, MEM:2668.0M, EPOCH TIME: 1670621075.984742
[12/09 15:24:35    697s] z: 2, totalTracks: 1
[12/09 15:24:35    697s] z: 4, totalTracks: 1
[12/09 15:24:35    697s] z: 6, totalTracks: 1
[12/09 15:24:35    697s] z: 8, totalTracks: 1
[12/09 15:24:35    697s] #spOpts: VtWidth mergeVia=F 
[12/09 15:24:36    698s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2668.0M, EPOCH TIME: 1670621076.333067
[12/09 15:24:36    698s] 
[12/09 15:24:36    698s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/09 15:24:36    698s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.095, REAL:0.186, MEM:2668.0M, EPOCH TIME: 1670621076.518914
[12/09 15:24:36    698s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=2668.0MB).
[12/09 15:24:36    698s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.282, REAL:0.650, MEM:2668.0M, EPOCH TIME: 1670621076.634984
[12/09 15:24:36    698s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.3 real=0:00:00.7)
[12/09 15:24:36    698s] (I)      Default power domain name = toplevel_498
[12/09 15:24:36    698s] .Load db... (mem=2668.0M)
[12/09 15:24:36    698s] (I)      Read data from FE... (mem=2668.0M)
[12/09 15:24:37    698s] (I)      Number of ignored instance 0
[12/09 15:24:37    698s] (I)      Number of inbound cells 0
[12/09 15:24:37    698s] (I)      Number of opened ILM blockages 0
[12/09 15:24:37    698s] (I)      Number of instances temporarily fixed by detailed placement 12003
[12/09 15:24:37    698s] (I)      numMoveCells=153755, numMacros=0  numPads=21  numMultiRowHeightInsts=0
[12/09 15:24:37    698s] (I)      cell height: 4000, count: 153758
[12/09 15:24:37    698s] (I)      Read rows... (mem=2733.9M)
[12/09 15:24:37    698s] (I)      Done Read rows (cpu=0.000s, mem=2733.9M)
[12/09 15:24:37    698s] (I)      Done Read data from FE (cpu=0.280s, mem=2733.9M)
[12/09 15:24:37    698s] (I)      Done Load db (cpu=0.280s, mem=2733.9M)
[12/09 15:24:37    698s] (I)      Constructing placeable region... (mem=2733.9M)
[12/09 15:24:37    698s] (I)      Constructing bin map
[12/09 15:24:37    698s] (I)      Initialize bin information with width=40000 height=40000
[12/09 15:24:37    698s] (I)      Done constructing bin map
[12/09 15:24:37    698s] (I)      Removing 0 blocked bin with high fixed inst density
[12/09 15:24:37    698s] (I)      Compute region effective width... (mem=2733.9M)
[12/09 15:24:37    698s] (I)      Done Compute region effective width (cpu=0.003s, mem=2733.9M)
[12/09 15:24:37    698s] (I)      Done Constructing placeable region (cpu=0.071s, mem=2733.9M)
[12/09 15:24:37    698s] Legalization setup done. (took cpu=0:00:01.1 real=0:00:02.4)
[12/09 15:24:37    698s] Validating CTS configuration...
[12/09 15:24:37    698s] Checking module port directions...
[12/09 15:24:37    698s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/09 15:24:37    698s] Non-default CCOpt properties:
[12/09 15:24:37    698s]   Public non-default CCOpt properties:
[12/09 15:24:37    698s]     buffer_cells is set for at least one object
[12/09 15:24:37    698s]     cts_merge_clock_gates is set for at least one object
[12/09 15:24:37    698s]     cts_merge_clock_logic is set for at least one object
[12/09 15:24:37    698s]     exclusive_sinks_rank is set for at least one object
[12/09 15:24:37    698s]     route_type is set for at least one object
[12/09 15:24:37    698s]     source_driver is set for at least one object
[12/09 15:24:37    698s]   No private non-default CCOpt properties
[12/09 15:24:37    698s] Route type trimming info:
[12/09 15:24:37    698s]   No route type modifications were made.
[12/09 15:24:37    698s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX16BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<3> -power_domain auto-default.
[12/09 15:24:37    698s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX9BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<3> -power_domain auto-default.
[12/09 15:24:38    699s] LayerId::1 widthSet size::1
[12/09 15:24:38    699s] LayerId::2 widthSet size::1
[12/09 15:24:38    699s] LayerId::3 widthSet size::1
[12/09 15:24:38    699s] LayerId::4 widthSet size::1
[12/09 15:24:38    699s] LayerId::5 widthSet size::1
[12/09 15:24:38    699s] LayerId::6 widthSet size::1
[12/09 15:24:38    699s] LayerId::7 widthSet size::1
[12/09 15:24:38    699s] LayerId::8 widthSet size::1
[12/09 15:24:38    699s] LayerId::9 widthSet size::1
[12/09 15:24:38    699s] Updating RC grid for preRoute extraction ...
[12/09 15:24:38    699s] eee: pegSigSF::1.070000
[12/09 15:24:38    699s] Initializing multi-corner resistance tables ...
[12/09 15:24:38    699s] eee: l::1 avDens::0.107317 usedTrk::17600.000000 availTrk::164000.000000 sigTrk::17600.000000
[12/09 15:24:38    699s] eee: l::2 avDens::0.317850 usedTrk::50856.059494 availTrk::160000.000000 sigTrk::50856.059494
[12/09 15:24:38    699s] eee: l::3 avDens::0.419675 usedTrk::67189.895023 availTrk::160100.000000 sigTrk::67189.895023
[12/09 15:24:38    699s] eee: l::4 avDens::0.179569 usedTrk::28713.018233 availTrk::159900.000000 sigTrk::28713.018233
[12/09 15:24:38    699s] eee: l::5 avDens::0.127761 usedTrk::20556.665007 availTrk::160900.000000 sigTrk::20556.665007
[12/09 15:24:38    699s] eee: l::6 avDens::0.036451 usedTrk::2434.917747 availTrk::66800.000000 sigTrk::2434.917747
[12/09 15:24:38    699s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/09 15:24:38    699s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/09 15:24:38    699s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/09 15:24:38    699s] {RT default_rc_corner 0 6 6 0}
[12/09 15:24:38    699s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.289373 ; uaWl: 1.000000 ; uaWlH: 0.302807 ; aWlH: 0.000000 ; Pmax: 0.845800 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 81 ; 
[12/09 15:24:39    699s] End AAE Lib Interpolated Model. (MEM=2733.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/09 15:24:39    699s] Accumulated time to calculate placeable region: 4e-05
[12/09 15:24:39    699s] Accumulated time to calculate placeable region: 8.8e-05
[12/09 15:24:39    699s] Accumulated time to calculate placeable region: 0.000159
[12/09 15:24:39    699s] Accumulated time to calculate placeable region: 0.000227
[12/09 15:24:39    699s] Accumulated time to calculate placeable region: 0.000321
[12/09 15:24:39    699s] (I)      Initializing Steiner engine. 
[12/09 15:24:39    699s] (I)      ==================== Layers =====================
[12/09 15:24:39    699s] (I)      +-----+----+---------+---------+--------+-------+
[12/09 15:24:39    699s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/09 15:24:39    699s] (I)      +-----+----+---------+---------+--------+-------+
[12/09 15:24:39    699s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/09 15:24:39    699s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/09 15:24:39    699s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/09 15:24:39    699s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/09 15:24:39    699s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/09 15:24:39    699s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/09 15:24:39    699s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/09 15:24:39    699s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/09 15:24:39    699s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/09 15:24:39    699s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/09 15:24:39    699s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/09 15:24:39    699s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/09 15:24:39    699s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/09 15:24:39    699s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/09 15:24:39    699s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/09 15:24:39    699s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/09 15:24:39    699s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/09 15:24:39    699s] (I)      +-----+----+---------+---------+--------+-------+
[12/09 15:24:39    699s] (I)      |  64 | 64 |     RVT | implant |        |       |
[12/09 15:24:39    699s] (I)      |  65 | 65 |     HVT | implant |        |       |
[12/09 15:24:39    699s] (I)      |  66 | 66 |     LVT | implant |        |       |
[12/09 15:24:39    699s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[12/09 15:24:39    699s] (I)      |  67 | 67 | OVERLAP | overlap |        |       |
[12/09 15:24:39    699s] (I)      +-----+----+---------+---------+--------+-------+
[12/09 15:24:40    700s] Library trimming buffers in power domain auto-default and half-corner slowDC:setup.late removed 1 of 5 cells
[12/09 15:24:40    700s] Original list had 5 cells:
[12/09 15:24:40    700s] BUFX16MA10TR BUFX16BA10TR FRICGX13BA10TR FRICGX11BA10TR BUFX5BA10TR 
[12/09 15:24:40    700s] New trimmed list has 4 cells:
[12/09 15:24:40    700s] BUFX16MA10TR FRICGX13BA10TR FRICGX11BA10TR BUFX5BA10TR 
[12/09 15:24:40    700s] Accumulated time to calculate placeable region: 0.000353
[12/09 15:24:40    700s] Accumulated time to calculate placeable region: 0.000361
[12/09 15:24:40    700s] Accumulated time to calculate placeable region: 0.000367
[12/09 15:24:40    700s] Accumulated time to calculate placeable region: 0.000371
[12/09 15:24:40    700s] Accumulated time to calculate placeable region: 0.000375
[12/09 15:24:40    700s] Accumulated time to calculate placeable region: 0.000381
[12/09 15:24:40    700s] Accumulated time to calculate placeable region: 0.000386
[12/09 15:24:40    700s] Accumulated time to calculate placeable region: 0.00039
[12/09 15:24:40    700s] Accumulated time to calculate placeable region: 0.000395
[12/09 15:24:40    700s] Accumulated time to calculate placeable region: 0.000399
[12/09 15:24:40    700s] Accumulated time to calculate placeable region: 0.00041
[12/09 15:24:40    700s] Accumulated time to calculate placeable region: 0.000415
[12/09 15:24:40    700s] Accumulated time to calculate placeable region: 0.000419
[12/09 15:24:40    700s] Accumulated time to calculate placeable region: 0.000425
[12/09 15:24:40    700s] Accumulated time to calculate placeable region: 0.00043
[12/09 15:24:40    700s] Accumulated time to calculate placeable region: 0.000435
[12/09 15:24:40    700s] Accumulated time to calculate placeable region: 0.000438
[12/09 15:24:40    700s] Accumulated time to calculate placeable region: 0.000444
[12/09 15:24:40    700s] Accumulated time to calculate placeable region: 0.000448
[12/09 15:24:40    700s] Accumulated time to calculate placeable region: 0.000453
[12/09 15:24:40    700s] Accumulated time to calculate placeable region: 0.000576
[12/09 15:24:40    700s] Accumulated time to calculate placeable region: 0.000586
[12/09 15:24:40    700s] Accumulated time to calculate placeable region: 0.000594
[12/09 15:24:40    700s] Accumulated time to calculate placeable region: 0.000623
[12/09 15:24:40    700s] Accumulated time to calculate placeable region: 0.000631
[12/09 15:24:40    700s] Accumulated time to calculate placeable region: 0.000652
[12/09 15:24:40    700s] Accumulated time to calculate placeable region: 0.000681
[12/09 15:24:40    700s] Accumulated time to calculate placeable region: 0.000694
[12/09 15:24:40    700s] Accumulated time to calculate placeable region: 0.000714
[12/09 15:24:40    700s] Accumulated time to calculate placeable region: 0.00072
[12/09 15:24:40    700s] Accumulated time to calculate placeable region: 0.000726
[12/09 15:24:40    700s] Accumulated time to calculate placeable region: 0.000739
[12/09 15:24:40    700s] Accumulated time to calculate placeable region: 0.000772
[12/09 15:24:40    700s] Accumulated time to calculate placeable region: 0.00078
[12/09 15:24:40    700s] Accumulated time to calculate placeable region: 0.000802
[12/09 15:24:40    700s] Accumulated time to calculate placeable region: 0.000814
[12/09 15:24:40    700s] Accumulated time to calculate placeable region: 0.000837
[12/09 15:24:40    700s] Accumulated time to calculate placeable region: 0.000849
[12/09 15:24:40    700s] Accumulated time to calculate placeable region: 0.000876
[12/09 15:24:40    700s] Library trimming inverters in power domain auto-default and half-corner slowDC:setup.late removed 9 of 20 cells
[12/09 15:24:40    700s] Original list had 20 cells:
[12/09 15:24:40    700s] INVX16BA10TR INVX13BA10TR INVX11BA10TR INVX9BA10TR INVX7P5BA10TR INVX6BA10TR INVX5BA10TR INVX4BA10TR INVX3P5BA10TR INVX3BA10TR INVX2P5BA10TR INVX2BA10TR INVX1P7BA10TR INVX1P4BA10TR INVX1P2BA10TR INVX1BA10TR INVX0P8BA10TR INVX0P7BA10TR INVX0P6BA10TR INVX0P5BA10TR 
[12/09 15:24:40    700s] New trimmed list has 11 cells:
[12/09 15:24:40    700s] INVX16BA10TR INVX13BA10TR INVX11BA10TR INVX9BA10TR INVX7P5BA10TR INVX6BA10TR INVX5BA10TR INVX4BA10TR INVX3BA10TR INVX2BA10TR INVX1BA10TR 
[12/09 15:24:40    700s] Accumulated time to calculate placeable region: 0.000576
[12/09 15:24:40    700s] Accumulated time to calculate placeable region: 0.000906
[12/09 15:24:40    700s] Accumulated time to calculate placeable region: 0.000921
[12/09 15:24:40    700s] Accumulated time to calculate placeable region: 0.000946
[12/09 15:24:40    700s] Accumulated time to calculate placeable region: 0.000958
[12/09 15:24:40    700s] Accumulated time to calculate placeable region: 0.000968
[12/09 15:24:40    700s] Accumulated time to calculate placeable region: 0.000984
[12/09 15:24:40    700s] Accumulated time to calculate placeable region: 0.000995
[12/09 15:24:40    700s] Accumulated time to calculate placeable region: 0.00101
[12/09 15:24:40    700s] Accumulated time to calculate placeable region: 0.00102
[12/09 15:24:40    700s] Accumulated time to calculate placeable region: 0.00104
[12/09 15:24:40    700s] Accumulated time to calculate placeable region: 0.00105
[12/09 15:24:40    700s] Accumulated time to calculate placeable region: 0.00105
[12/09 15:24:40    700s] Accumulated time to calculate placeable region: 0.00101
[12/09 15:24:40    700s] Accumulated time to calculate placeable region: 0.00107
[12/09 15:24:40    700s] Accumulated time to calculate placeable region: 0.00108
[12/09 15:24:40    700s] Accumulated time to calculate placeable region: 0.00108
[12/09 15:24:40    700s] Accumulated time to calculate placeable region: 0.00106
[12/09 15:24:40    700s] Accumulated time to calculate placeable region: 0.000984
[12/09 15:24:40    700s] Accumulated time to calculate placeable region: 0.00114
[12/09 15:24:40    700s] Accumulated time to calculate placeable region: 0.00117
[12/09 15:24:40    700s] Accumulated time to calculate placeable region: 0.00119
[12/09 15:24:40    700s] Accumulated time to calculate placeable region: 0.00121
[12/09 15:24:40    700s] Accumulated time to calculate placeable region: 0.00121
[12/09 15:24:40    700s] Accumulated time to calculate placeable region: 0.00122
[12/09 15:24:40    700s] Accumulated time to calculate placeable region: 0.00125
[12/09 15:24:40    700s] Accumulated time to calculate placeable region: 0.00125
[12/09 15:24:40    700s] Accumulated time to calculate placeable region: 0.00127
[12/09 15:24:40    700s] Accumulated time to calculate placeable region: 0.00129
[12/09 15:24:40    700s] Accumulated time to calculate placeable region: 0.00129
[12/09 15:24:40    700s] Accumulated time to calculate placeable region: 0.00131
[12/09 15:24:40    700s] Accumulated time to calculate placeable region: 0.00131
[12/09 15:24:40    700s] Accumulated time to calculate placeable region: 0.00132
[12/09 15:24:40    700s] Accumulated time to calculate placeable region: 0.00133
[12/09 15:24:40    700s] Accumulated time to calculate placeable region: 0.00121
[12/09 15:24:40    700s] Accumulated time to calculate placeable region: 0.00135
[12/09 15:24:40    700s] Accumulated time to calculate placeable region: 0.00114
[12/09 15:24:40    700s] Accumulated time to calculate placeable region: 0.00136
[12/09 15:24:40    700s] Accumulated time to calculate placeable region: 0.00138
[12/09 15:24:40    700s] Accumulated time to calculate placeable region: 0.0014
[12/09 15:24:40    700s] Accumulated time to calculate placeable region: 0.00141
[12/09 15:24:40    700s] Accumulated time to calculate placeable region: 0.00142
[12/09 15:24:40    700s] Accumulated time to calculate placeable region: 0.00144
[12/09 15:24:40    700s] Accumulated time to calculate placeable region: 0.00148
[12/09 15:24:40    700s] Accumulated time to calculate placeable region: 0.00149
[12/09 15:24:40    700s] Accumulated time to calculate placeable region: 0.00143
[12/09 15:24:44    703s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX16BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<2> -power_domain auto-default.
[12/09 15:24:44    703s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX9BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<2> -power_domain auto-default.
[12/09 15:24:44    703s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX16BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<1> -power_domain auto-default.
[12/09 15:24:44    703s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX9BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<1> -power_domain auto-default.
[12/09 15:24:44    703s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX16BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk -power_domain auto-default.
[12/09 15:24:44    703s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX9BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk -power_domain auto-default.
[12/09 15:24:44    703s] Clock tree balancer configuration for clock_trees my_clk_generator_for_external_qspi_ck_o<3> my_clk_generator_for_external_qspi_ck_o<2> my_clk_generator_for_external_qspi_ck_o<1>:
[12/09 15:24:44    703s] Non-default CCOpt properties:
[12/09 15:24:44    703s]   Public non-default CCOpt properties:
[12/09 15:24:44    703s]     cts_merge_clock_gates: true (default: false)
[12/09 15:24:44    703s]     cts_merge_clock_logic: true (default: false)
[12/09 15:24:44    703s]     route_type (leaf): default_route_type_leaf (default: default)
[12/09 15:24:44    703s]     route_type (top): default_route_type_nonleaf (default: default)
[12/09 15:24:44    703s]     route_type (trunk): default_route_type_nonleaf (default: default)
[12/09 15:24:44    703s]   No private non-default CCOpt properties
[12/09 15:24:44    703s] For power domain auto-default:
[12/09 15:24:44    703s]   Buffers:     {BUFX16MA10TR FRICGX13BA10TR FRICGX11BA10TR BUFX5BA10TR}
[12/09 15:24:44    703s]   Inverters:   {INVX16BA10TR INVX13BA10TR INVX11BA10TR INVX9BA10TR INVX7P5BA10TR INVX6BA10TR INVX5BA10TR INVX4BA10TR INVX3BA10TR INVX2BA10TR INVX1BA10TR}
[12/09 15:24:44    703s]   Clock gates: PREICGX16BA10TR PREICGX13BA10TR PREICGX11BA10TR PREICGX9BA10TR PREICGX7P5BA10TR PREICGX6BA10TR PREICGX5BA10TR PREICGX4BA10TR PREICGX3P5BA10TR PREICGX3BA10TR PREICGX2P5BA10TR PREICGX2BA10TR PREICGX1P7BA10TR PREICGX1P4BA10TR PREICGX1P2BA10TR PREICGX1BA10TR PREICGX0P8BA10TR PREICGX0P7BA10TR PREICGX0P6BA10TR PREICGX0P5BA10TR 
[12/09 15:24:44    703s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 634240.000um^2
[12/09 15:24:44    703s] Top Routing info:
[12/09 15:24:44    703s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/09 15:24:44    703s]   Unshielded; Mask Constraint: 0; Source: route_type.
[12/09 15:24:44    703s] Trunk Routing info:
[12/09 15:24:44    703s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/09 15:24:44    703s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/09 15:24:44    703s] Leaf Routing info:
[12/09 15:24:44    703s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[12/09 15:24:44    703s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/09 15:24:44    703s] For timing_corner slowDC:setup, late and power domain auto-default:
[12/09 15:24:44    703s]   Slew time target (leaf):    0.118ns
[12/09 15:24:44    703s]   Slew time target (trunk):   0.118ns
[12/09 15:24:44    703s]   Slew time target (top):     0.118ns (Note: no nets are considered top nets in this clock tree)
[12/09 15:24:44    703s]   Buffer unit delay: 0.058ns
[12/09 15:24:44    703s]   Buffer max distance: 650.909um
[12/09 15:24:44    703s] Fastest wire driving cells and distances:
[12/09 15:24:44    703s]   Buffer    : {lib_cell:BUFX16MA10TR, fastest_considered_half_corner=slowDC:setup.late, optimalDrivingDistance=650.909um, saturatedSlew=0.100ns, speed=5572.851um per ns, cellArea=17.821um^2 per 1000um}
[12/09 15:24:44    703s]   Inverter  : {lib_cell:INVX16BA10TR, fastest_considered_half_corner=slowDC:setup.late, optimalDrivingDistance=475.762um, saturatedSlew=0.090ns, speed=6468.545um per ns, cellArea=19.337um^2 per 1000um}
[12/09 15:24:44    703s]   Clock gate: {lib_cell:PREICGX16BA10TR, fastest_considered_half_corner=slowDC:setup.late, optimalDrivingDistance=626.796um, saturatedSlew=0.101ns, speed=5133.465um per ns, cellArea=29.356um^2 per 1000um}
[12/09 15:24:44    703s] 
[12/09 15:24:44    703s] Clock tree balancer configuration for clock_tree my_clk:
[12/09 15:24:44    703s] Non-default CCOpt properties:
[12/09 15:24:44    703s]   Public non-default CCOpt properties:
[12/09 15:24:44    703s]     cts_merge_clock_gates: true (default: false)
[12/09 15:24:44    703s]     cts_merge_clock_logic: true (default: false)
[12/09 15:24:44    703s]     route_type (leaf): default_route_type_leaf (default: default)
[12/09 15:24:44    703s]     route_type (top): default_route_type_nonleaf (default: default)
[12/09 15:24:44    703s]     route_type (trunk): default_route_type_nonleaf (default: default)
[12/09 15:24:44    703s]     source_driver: INVX1BA10TR/A INVX1BA10TR/Y (default: )
[12/09 15:24:44    703s]   No private non-default CCOpt properties
[12/09 15:24:44    703s] For power domain auto-default:
[12/09 15:24:44    703s]   Buffers:     {BUFX16MA10TR FRICGX13BA10TR FRICGX11BA10TR BUFX5BA10TR}
[12/09 15:24:44    703s]   Inverters:   {INVX16BA10TR INVX13BA10TR INVX11BA10TR INVX9BA10TR INVX7P5BA10TR INVX6BA10TR INVX5BA10TR INVX4BA10TR INVX3BA10TR INVX2BA10TR INVX1BA10TR}
[12/09 15:24:44    703s]   Clock gates: PREICGX16BA10TR PREICGX13BA10TR PREICGX11BA10TR PREICGX9BA10TR PREICGX7P5BA10TR PREICGX6BA10TR PREICGX5BA10TR PREICGX4BA10TR PREICGX3P5BA10TR PREICGX3BA10TR PREICGX2P5BA10TR PREICGX2BA10TR PREICGX1P7BA10TR PREICGX1P4BA10TR PREICGX1P2BA10TR PREICGX1BA10TR PREICGX0P8BA10TR PREICGX0P7BA10TR PREICGX0P6BA10TR PREICGX0P5BA10TR 
[12/09 15:24:44    703s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 634240.000um^2
[12/09 15:24:44    703s] Top Routing info:
[12/09 15:24:44    703s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/09 15:24:44    703s]   Unshielded; Mask Constraint: 0; Source: route_type.
[12/09 15:24:44    703s] Trunk Routing info:
[12/09 15:24:44    703s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/09 15:24:44    703s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/09 15:24:44    703s] Leaf Routing info:
[12/09 15:24:44    703s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[12/09 15:24:44    703s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/09 15:24:44    703s] For timing_corner slowDC:setup, late and power domain auto-default:
[12/09 15:24:44    703s]   Slew time target (leaf):    0.118ns
[12/09 15:24:44    703s]   Slew time target (trunk):   0.118ns
[12/09 15:24:44    703s]   Slew time target (top):     0.118ns (Note: no nets are considered top nets in this clock tree)
[12/09 15:24:44    703s]   Buffer unit delay: 0.058ns
[12/09 15:24:44    703s]   Buffer max distance: 650.909um
[12/09 15:24:44    703s] Fastest wire driving cells and distances:
[12/09 15:24:44    703s]   Buffer    : {lib_cell:BUFX16MA10TR, fastest_considered_half_corner=slowDC:setup.late, optimalDrivingDistance=650.909um, saturatedSlew=0.100ns, speed=5572.851um per ns, cellArea=17.821um^2 per 1000um}
[12/09 15:24:44    703s]   Inverter  : {lib_cell:INVX16BA10TR, fastest_considered_half_corner=slowDC:setup.late, optimalDrivingDistance=475.762um, saturatedSlew=0.090ns, speed=6468.545um per ns, cellArea=19.337um^2 per 1000um}
[12/09 15:24:44    703s]   Clock gate: {lib_cell:PREICGX16BA10TR, fastest_considered_half_corner=slowDC:setup.late, optimalDrivingDistance=626.796um, saturatedSlew=0.101ns, speed=5133.465um per ns, cellArea=29.356um^2 per 1000um}
[12/09 15:24:44    703s] 
[12/09 15:24:44    703s] 
[12/09 15:24:44    703s] Logic Sizing Table:
[12/09 15:24:44    703s] 
[12/09 15:24:44    703s] -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/09 15:24:44    703s] Cell               Instance count    Source         Eligible library cells
[12/09 15:24:44    703s] -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/09 15:24:44    703s] BUFZX1MA10TR             1           library set    {BUFZX16MA10TR BUFZX11MA10TR BUFZX8MA10TR BUFZX6MA10TR BUFZX4MA10TR BUFZX3MA10TR BUFZX2MA10TR BUFZX1P4MA10TR BUFZX1MA10TR}
[12/09 15:24:44    703s] NAND2X0P5AA10TR          1           library set    {NAND2X8BA10TR NAND2X8AA10TR NAND2X6BA10TR NAND2X6AA10TR NAND2X4BA10TR NAND2X4AA10TR NAND2X3BA10TR NAND2X3AA10TR NAND2X2BA10TR NAND2X2AA10TR NAND2X1P4BA10TR NAND2X1P4AA10TR NAND2X1BA10TR NAND2X1AA10TR NAND2X0P7BA10TR NAND2X0P7AA10TR NAND2X0P5BA10TR NAND2X0P5AA10TR}
[12/09 15:24:44    703s] NOR2X0P5MA10TR           2           library set    {NOR2X8AA10TR NOR2X8MA10TR NOR2X6AA10TR NOR2X6MA10TR NOR2X4AA10TR NOR2X4MA10TR NOR2X3AA10TR NOR2X3MA10TR NOR2X2AA10TR NOR2X2MA10TR NOR2X1P4AA10TR NOR2X1P4MA10TR NOR2X1AA10TR NOR2X1MA10TR NOR2X0P7AA10TR NOR2X0P7MA10TR NOR2X0P5AA10TR NOR2X0P5MA10TR}
[12/09 15:24:44    703s] -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/09 15:24:44    703s] 
[12/09 15:24:44    703s] 
[12/09 15:24:44    703s] Clock tree balancer configuration for skew_group _clock_gen_my_clk_state_reg_0_/mode:
[12/09 15:24:44    703s]   Sources:                     pin clk
[12/09 15:24:44    703s]   Total number of sinks:       9
[12/09 15:24:44    703s]   Delay constrained sinks:     9
[12/09 15:24:44    703s]   Constrains:                  default
[12/09 15:24:44    703s]   Non-leaf sinks:              3
[12/09 15:24:44    703s]   Ignore pins:                 0
[12/09 15:24:44    703s]  Timing corner slowDC:setup.late:
[12/09 15:24:44    703s]   Skew target:                 0.058ns
[12/09 15:24:44    703s] Clock tree balancer configuration for skew_group _clock_gen_my_clk_state_reg_1_/mode:
[12/09 15:24:44    703s]   Sources:                     pin clk
[12/09 15:24:44    703s]   Total number of sinks:       6
[12/09 15:24:44    703s]   Delay constrained sinks:     6
[12/09 15:24:44    703s]   Constrains:                  default
[12/09 15:24:44    703s]   Non-leaf sinks:              3
[12/09 15:24:44    703s]   Ignore pins:                 0
[12/09 15:24:44    703s]  Timing corner slowDC:setup.late:
[12/09 15:24:44    703s]   Skew target:                 0.058ns
[12/09 15:24:44    703s] Clock tree balancer configuration for skew_group my_clk/mode:
[12/09 15:24:44    703s]   Sources:                     pin clk
[12/09 15:24:44    703s]   Total number of sinks:       30705
[12/09 15:24:44    703s]   Delay constrained sinks:     30682
[12/09 15:24:44    703s]   Constrains:                  default
[12/09 15:24:44    703s]   Non-leaf sinks:              0
[12/09 15:24:44    703s]   Ignore pins:                 0
[12/09 15:24:44    703s]  Timing corner slowDC:setup.late:
[12/09 15:24:44    703s]   Skew target:                 0.058ns
[12/09 15:24:44    703s] Primary reporting skew groups are:
[12/09 15:24:44    703s] skew_group my_clk/mode with 30705 clock sinks
[12/09 15:24:44    703s] 
[12/09 15:24:44    703s] Clock DAG stats initial state:
[12/09 15:24:44    703s]   cell counts      : b=0, i=2, icg=0, nicg=1, l=4, total=7
[12/09 15:24:44    703s]   misc counts      : r=4, pp=2
[12/09 15:24:44    703s]   cell areas       : b=0.000um^2, i=2.400um^2, icg=0.000um^2, nicg=2.400um^2, l=9.200um^2, total=14.000um^2
[12/09 15:24:44    703s]   hp wire lengths  : top=0.000um, trunk=105.800um, leaf=2453.400um, total=2559.200um
[12/09 15:24:44    703s] Clock DAG library cell distribution initial state {count}:
[12/09 15:24:44    703s]    Invs: INVX0P5MA10TR: 2 
[12/09 15:24:44    703s]   NICGs: AND2X0P5MA10TR: 1 
[12/09 15:24:44    703s]  Logics: BUFZX1MA10TR: 1 NAND2X0P5AA10TR: 1 NOR2X0P5MA10TR: 2 
[12/09 15:24:44    703s] Clock DAG hash initial state: 3408263879891252469 4305305258189716380
[12/09 15:24:44    703s] 
[12/09 15:24:44    703s] Distribution of half-perimeter wire length by ICG depth:
[12/09 15:24:44    703s] 
[12/09 15:24:44    703s] -------------------------------------------------------------------------------
[12/09 15:24:44    703s] Min ICG    Max ICG    Count    HPWL
[12/09 15:24:44    703s] Depth      Depth               (um)
[12/09 15:24:44    703s] -------------------------------------------------------------------------------
[12/09 15:24:44    703s]    0          0        10      [min=6, max=1228, avg=259, sd=448, total=2592]
[12/09 15:24:44    703s]    0          1         1      [min=1594, max=1594, avg=1594, sd=0, total=1594]
[12/09 15:24:44    703s] -------------------------------------------------------------------------------
[12/09 15:24:44    703s] 
[12/09 15:24:44    703s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[12/09 15:24:44    703s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/09 15:24:44    703s] 
[12/09 15:24:44    703s] Layer information for route type default_route_type_leaf:
[12/09 15:24:44    703s] 
[12/09 15:24:44    703s] --------------------------------------------------------------------
[12/09 15:24:44    703s] Layer    Preferred    Route    Res.          Cap.          RC
[12/09 15:24:44    703s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/09 15:24:44    703s] --------------------------------------------------------------------
[12/09 15:24:44    703s] M1       N            H          1.778         0.160         0.284
[12/09 15:24:44    703s] M2       N            V          1.400         0.174         0.244
[12/09 15:24:44    703s] M3       Y            H          1.400         0.174         0.244
[12/09 15:24:44    703s] M4       Y            V          1.400         0.174         0.244
[12/09 15:24:44    703s] M5       N            H          1.400         0.174         0.244
[12/09 15:24:44    703s] M6       N            V          1.400         0.174         0.244
[12/09 15:24:44    703s] M7       N            H          1.400         0.174         0.244
[12/09 15:24:44    703s] M8       N            V          0.055         0.208         0.011
[12/09 15:24:44    703s] M9       N            H          0.055         0.194         0.011
[12/09 15:24:44    703s] --------------------------------------------------------------------
[12/09 15:24:44    703s] 
[12/09 15:24:44    703s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/09 15:24:44    703s] Unshielded; Mask Constraint: 0; Source: route_type.
[12/09 15:24:44    703s] 
[12/09 15:24:44    703s] Layer information for route type default_route_type_nonleaf:
[12/09 15:24:44    703s] 
[12/09 15:24:44    703s] --------------------------------------------------------------------
[12/09 15:24:44    703s] Layer    Preferred    Route    Res.          Cap.          RC
[12/09 15:24:44    703s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/09 15:24:44    703s] --------------------------------------------------------------------
[12/09 15:24:44    703s] M1       N            H          1.778         0.243         0.431
[12/09 15:24:44    703s] M2       N            V          1.400         0.267         0.374
[12/09 15:24:44    703s] M3       Y            H          1.400         0.267         0.374
[12/09 15:24:44    703s] M4       Y            V          1.400         0.267         0.374
[12/09 15:24:44    703s] M5       N            H          1.400         0.267         0.374
[12/09 15:24:44    703s] M6       N            V          1.400         0.267         0.374
[12/09 15:24:44    703s] M7       N            H          1.400         0.267         0.374
[12/09 15:24:44    703s] M8       N            V          0.055         0.293         0.016
[12/09 15:24:44    703s] M9       N            H          0.055         0.308         0.017
[12/09 15:24:44    703s] --------------------------------------------------------------------
[12/09 15:24:44    703s] 
[12/09 15:24:44    703s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/09 15:24:44    703s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/09 15:24:44    703s] 
[12/09 15:24:44    703s] Layer information for route type default_route_type_nonleaf:
[12/09 15:24:44    703s] 
[12/09 15:24:44    703s] --------------------------------------------------------------------
[12/09 15:24:44    703s] Layer    Preferred    Route    Res.          Cap.          RC
[12/09 15:24:44    703s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/09 15:24:44    703s] --------------------------------------------------------------------
[12/09 15:24:44    703s] M1       N            H          1.778         0.160         0.284
[12/09 15:24:44    703s] M2       N            V          1.400         0.174         0.244
[12/09 15:24:44    703s] M3       Y            H          1.400         0.174         0.244
[12/09 15:24:44    703s] M4       Y            V          1.400         0.174         0.244
[12/09 15:24:44    703s] M5       N            H          1.400         0.174         0.244
[12/09 15:24:44    703s] M6       N            V          1.400         0.174         0.244
[12/09 15:24:44    703s] M7       N            H          1.400         0.174         0.244
[12/09 15:24:44    703s] M8       N            V          0.055         0.208         0.011
[12/09 15:24:44    703s] M9       N            H          0.055         0.194         0.011
[12/09 15:24:44    703s] --------------------------------------------------------------------
[12/09 15:24:44    703s] 
[12/09 15:24:44    703s] 
[12/09 15:24:44    703s] Via selection for estimated routes (rule default):
[12/09 15:24:44    703s] 
[12/09 15:24:44    703s] ------------------------------------------------------------
[12/09 15:24:44    703s] Layer    Via Cell    Res.     Cap.     RC       Top of Stack
[12/09 15:24:44    703s] Range                (Ohm)    (fF)     (fs)     Only
[12/09 15:24:44    703s] ------------------------------------------------------------
[12/09 15:24:44    703s] M1-M2    VIA1_X      1.500    0.000    0.000    false
[12/09 15:24:44    703s] M2-M3    VIA2_X      1.500    0.000    0.000    false
[12/09 15:24:44    703s] M3-M4    VIA3_X      1.500    0.000    0.000    false
[12/09 15:24:44    703s] M4-M5    VIA4_X      1.500    0.000    0.000    false
[12/09 15:24:44    703s] M5-M6    VIA5_X      1.500    0.000    0.000    false
[12/09 15:24:44    703s] M6-M7    VIA6_X      1.500    0.000    0.000    false
[12/09 15:24:44    703s] M7-M8    VIA7_X      0.220    0.000    0.000    false
[12/09 15:24:44    703s] M8-M9    VIA8_X      0.220    0.000    0.000    false
[12/09 15:24:44    703s] ------------------------------------------------------------
[12/09 15:24:44    703s] 
[12/09 15:24:44    703s] Have 4 CPUs available for CTS. Selected algorithms will run multithreaded.
[12/09 15:24:44    703s] No ideal or dont_touch nets found in the clock tree
[12/09 15:24:44    703s] No dont_touch hnets found in the clock tree
[12/09 15:24:44    703s] 
[12/09 15:24:44    703s] Total number of dont_touch hpins in the clock network: 2
[12/09 15:24:44    703s]   Large numbers of dont_touch hpins may damage runtime and QoR.
[12/09 15:24:44    703s]   Use report_ccopt_clock_tree_structure or the Clock Tree Debugger in unit delay mode to debug these.
[12/09 15:24:44    703s] 
[12/09 15:24:44    703s] Summary of reasons for dont_touch hpins in the clock network:
[12/09 15:24:44    703s] 
[12/09 15:24:44    703s] -----------------------
[12/09 15:24:44    703s] Reason            Count
[12/09 15:24:44    703s] -----------------------
[12/09 15:24:44    703s] sdc_constraint      2
[12/09 15:24:44    703s] -----------------------
[12/09 15:24:44    703s] 
[12/09 15:24:44    703s] Total number of dont_touch hpins in the clock network with a physical location (typically partition pins): 0
[12/09 15:24:44    703s] 
[12/09 15:24:44    703s] Summary of dont_touch hpins in the clock network representing physical hierarchy:
[12/09 15:24:44    703s] 
[12/09 15:24:44    703s] ---------------------
[12/09 15:24:44    703s] Type            Count
[12/09 15:24:44    703s] ---------------------
[12/09 15:24:44    703s] ilm               0
[12/09 15:24:44    703s] partition         0
[12/09 15:24:44    703s] power_domain      0
[12/09 15:24:44    703s] fence             0
[12/09 15:24:44    703s] none              2
[12/09 15:24:44    703s] ---------------------
[12/09 15:24:44    703s] Total             2
[12/09 15:24:44    703s] ---------------------
[12/09 15:24:44    703s] 
[12/09 15:24:44    703s] Checking for illegal sizes of clock logic instances...
[12/09 15:24:44    703s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/09 15:24:45    703s] 
[12/09 15:24:45    703s] Filtering reasons for cell type: buffer
[12/09 15:24:45    703s] =======================================
[12/09 15:24:45    703s] 
[12/09 15:24:45    703s] -------------------------------------------------------------------
[12/09 15:24:45    703s] Clock trees    Power domain    Reason              Library cells
[12/09 15:24:45    703s] -------------------------------------------------------------------
[12/09 15:24:45    703s] all            auto-default    Library trimming    { BUFX16BA10TR }
[12/09 15:24:45    703s] -------------------------------------------------------------------
[12/09 15:24:45    703s] 
[12/09 15:24:45    703s] Filtering reasons for cell type: inverter
[12/09 15:24:45    703s] =========================================
[12/09 15:24:45    703s] 
[12/09 15:24:45    703s] -------------------------------------------------------------------------------------------------------------------------------------
[12/09 15:24:45    703s] Clock trees    Power domain    Reason                         Library cells
[12/09 15:24:45    703s] -------------------------------------------------------------------------------------------------------------------------------------
[12/09 15:24:45    703s] all            auto-default    Library trimming               { INVX0P5BA10TR INVX0P6BA10TR INVX0P7BA10TR INVX0P8BA10TR INVX1P2BA10TR
[12/09 15:24:45    703s]                                                                 INVX1P4BA10TR INVX1P7BA10TR INVX2P5BA10TR INVX3P5BA10TR }
[12/09 15:24:45    703s] all            auto-default    Unbalanced rise/fall delays    { INVX0P5MA10TR INVX0P6MA10TR INVX0P7MA10TR INVX0P8MA10TR INVX11MA10TR
[12/09 15:24:45    703s]                                                                 INVX13MA10TR INVX16MA10TR INVX1MA10TR INVX1P2MA10TR INVX1P4MA10TR
[12/09 15:24:45    703s]                                                                 INVX1P7MA10TR INVX2MA10TR INVX2P5MA10TR INVX3MA10TR INVX3P5MA10TR
[12/09 15:24:45    703s]                                                                 INVX4MA10TR INVX5MA10TR INVX6MA10TR INVX7P5MA10TR INVX9MA10TR }
[12/09 15:24:45    703s] -------------------------------------------------------------------------------------------------------------------------------------
[12/09 15:24:45    703s] 
[12/09 15:24:45    703s] 
[12/09 15:24:45    703s] Validating CTS configuration done. (took cpu=0:00:04.8 real=0:00:07.9)
[12/09 15:24:45    703s] CCOpt configuration status: all checks passed.
[12/09 15:24:45    703s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[12/09 15:24:45    703s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[12/09 15:24:45    703s]   No exclusion drivers are needed.
[12/09 15:24:45    703s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[12/09 15:24:45    703s] Antenna diode management...
[12/09 15:24:45    703s]   Found 0 antenna diodes in the clock trees.
[12/09 15:24:45    703s]   
[12/09 15:24:45    703s] Antenna diode management done.
[12/09 15:24:45    703s] Adding driver cells for primary IOs...
[12/09 15:24:45    703s]   
[12/09 15:24:45    703s]   ----------------------------------------------------------------------------------------------
[12/09 15:24:45    703s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[12/09 15:24:45    703s]   ----------------------------------------------------------------------------------------------
[12/09 15:24:45    703s]     (empty table)
[12/09 15:24:45    703s]   ----------------------------------------------------------------------------------------------
[12/09 15:24:45    703s]   
[12/09 15:24:45    703s]   
[12/09 15:24:45    703s] Adding driver cells for primary IOs done.
[12/09 15:24:45    703s] Adding driver cell for primary IO roots...
[12/09 15:24:45    703s] Adding driver cell for primary IO roots done.
[12/09 15:24:45    703s] Maximizing clock DAG abstraction...
[12/09 15:24:45    703s]   Removing clock DAG drivers
[12/09 15:24:45    703s] Maximizing clock DAG abstraction done.
[12/09 15:24:45    703s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:15.8 real=0:00:21.3)
[12/09 15:24:45    703s] Synthesizing clock trees...
[12/09 15:24:45    703s]   Preparing To Balance...
[12/09 15:24:45    703s]   Leaving CCOpt scope - Cleaning up placement interface...
[12/09 15:24:45    703s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2887.4M, EPOCH TIME: 1670621085.976715
[12/09 15:24:46    703s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.029, REAL:0.065, MEM:2864.4M, EPOCH TIME: 1670621086.042020
[12/09 15:24:46    703s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.1)
[12/09 15:24:46    703s]   Leaving CCOpt scope - Initializing placement interface...
[12/09 15:24:46    703s] OPERPROF: Starting DPlace-Init at level 1, MEM:2835.9M, EPOCH TIME: 1670621086.046008
[12/09 15:24:46    703s] z: 2, totalTracks: 1
[12/09 15:24:46    703s] z: 4, totalTracks: 1
[12/09 15:24:46    703s] z: 6, totalTracks: 1
[12/09 15:24:46    703s] z: 8, totalTracks: 1
[12/09 15:24:46    703s] #spOpts: VtWidth mergeVia=F 
[12/09 15:24:46    703s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2835.9M, EPOCH TIME: 1670621086.335066
[12/09 15:24:46    703s] 
[12/09 15:24:46    703s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/09 15:24:46    703s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.101, REAL:0.264, MEM:2835.9M, EPOCH TIME: 1670621086.599137
[12/09 15:24:46    703s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2835.9MB).
[12/09 15:24:46    703s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.291, REAL:0.627, MEM:2835.9M, EPOCH TIME: 1670621086.672773
[12/09 15:24:46    703s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.3 real=0:00:00.6)
[12/09 15:24:46    704s] End AAE Lib Interpolated Model. (MEM=2835.9 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/09 15:24:46    704s]   Merging duplicate siblings in DAG...
[12/09 15:24:46    704s]     Clock DAG stats before merging:
[12/09 15:24:46    704s]       cell counts      : b=0, i=2, icg=0, nicg=1, l=4, total=7
[12/09 15:24:46    704s]       misc counts      : r=4, pp=2
[12/09 15:24:46    704s]       cell areas       : b=0.000um^2, i=2.400um^2, icg=0.000um^2, nicg=2.400um^2, l=9.200um^2, total=14.000um^2
[12/09 15:24:46    704s]       hp wire lengths  : top=0.000um, trunk=105.800um, leaf=2453.400um, total=2559.200um
[12/09 15:24:46    704s]     Clock DAG library cell distribution before merging {count}:
[12/09 15:24:46    704s]        Invs: INVX0P5MA10TR: 2 
[12/09 15:24:46    704s]       NICGs: AND2X0P5MA10TR: 1 
[12/09 15:24:46    704s]      Logics: BUFZX1MA10TR: 1 NAND2X0P5AA10TR: 1 NOR2X0P5MA10TR: 2 
[12/09 15:24:46    704s]     Clock DAG hash before merging: 3408263879891252469 4305305258189716380
[12/09 15:24:46    704s]     Resynthesising clock tree into netlist...
[12/09 15:24:46    704s]       Reset timing graph...
[12/09 15:24:46    704s] Ignoring AAE DB Resetting ...
[12/09 15:24:46    704s]       Reset timing graph done.
[12/09 15:24:46    704s]     Resynthesising clock tree into netlist done.
[12/09 15:24:46    704s]     
[12/09 15:24:46    704s]     Clock gate merging summary:
[12/09 15:24:46    704s]     
[12/09 15:24:46    704s]     ----------------------------------------------------------
[12/09 15:24:46    704s]     Description                          Number of occurrences
[12/09 15:24:46    704s]     ----------------------------------------------------------
[12/09 15:24:46    704s]     Total clock gates                              1
[12/09 15:24:46    704s]     Globally unique enables                        1
[12/09 15:24:46    704s]     Potentially mergeable clock gates              0
[12/09 15:24:46    704s]     Actually merged clock gates                    0
[12/09 15:24:46    704s]     ----------------------------------------------------------
[12/09 15:24:46    704s]     
[12/09 15:24:46    704s]     --------------------------------------------
[12/09 15:24:46    704s]     Cannot merge reason    Number of occurrences
[12/09 15:24:46    704s]     --------------------------------------------
[12/09 15:24:46    704s]     GloballyUnique                   1
[12/09 15:24:46    704s]     --------------------------------------------
[12/09 15:24:46    704s]     
[12/09 15:24:46    704s]     Clock logic merging summary:
[12/09 15:24:46    704s]     
[12/09 15:24:46    704s]     -----------------------------------------------------------
[12/09 15:24:46    704s]     Description                           Number of occurrences
[12/09 15:24:46    704s]     -----------------------------------------------------------
[12/09 15:24:46    704s]     Total clock logics                              4
[12/09 15:24:46    704s]     Globally unique logic expressions               4
[12/09 15:24:46    704s]     Potentially mergeable clock logics              0
[12/09 15:24:46    704s]     Actually merged clock logics                    0
[12/09 15:24:46    704s]     -----------------------------------------------------------
[12/09 15:24:46    704s]     
[12/09 15:24:46    704s]     --------------------------------------------
[12/09 15:24:46    704s]     Cannot merge reason    Number of occurrences
[12/09 15:24:46    704s]     --------------------------------------------
[12/09 15:24:46    704s]     GloballyUnique                   4
[12/09 15:24:46    704s]     --------------------------------------------
[12/09 15:24:46    704s]     
[12/09 15:24:46    704s]     Disconnecting clock tree from netlist...
[12/09 15:24:46    704s]     Disconnecting clock tree from netlist done.
[12/09 15:24:46    704s]   Merging duplicate siblings in DAG done.
[12/09 15:24:46    704s]   Accumulated time to calculate placeable region: 0.00152
[12/09 15:24:46    704s]   Preparing To Balance done. (took cpu=0:00:00.6 real=0:00:01.1)
[12/09 15:24:46    704s]   CCOpt::Phase::Construction...
[12/09 15:24:46    704s]   Stage::Clustering...
[12/09 15:24:46    704s]   Clustering...
[12/09 15:24:47    704s]     Clock DAG hash before 'Clustering': 10117004920677913009 7682689622845434812
[12/09 15:24:47    704s]     Initialize for clustering...
[12/09 15:24:47    704s]     Clock DAG stats before clustering:
[12/09 15:24:47    704s]       cell counts      : b=0, i=2, icg=0, nicg=1, l=4, total=7
[12/09 15:24:47    704s]       misc counts      : r=4, pp=2
[12/09 15:24:47    704s]       cell areas       : b=0.000um^2, i=18.400um^2, icg=0.000um^2, nicg=12.800um^2, l=51.600um^2, total=82.800um^2
[12/09 15:24:47    704s]       hp wire lengths  : top=0.000um, trunk=105.800um, leaf=2453.400um, total=2559.200um
[12/09 15:24:47    704s]     Clock DAG library cell distribution before clustering {count}:
[12/09 15:24:47    704s]        Invs: INVX16BA10TR: 2 
[12/09 15:24:47    704s]       NICGs: AND2X11MA10TR: 1 
[12/09 15:24:47    704s]      Logics: BUFZX16MA10TR: 1 NAND2X8BA10TR: 1 NOR2X8AA10TR: 2 
[12/09 15:24:47    704s]     Clock DAG hash before clustering: 10117004920677913009 7682689622845434812
[12/09 15:24:47    704s]     Computing optimal clock node locations...
[12/09 15:24:47    704s] End AAE Lib Interpolated Model. (MEM=2854.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/09 15:24:47    704s]       Optimal path computation stats:
[12/09 15:24:47    704s]         Successful          : 6
[12/09 15:24:47    704s]         Unsuccessful        : 0
[12/09 15:24:47    704s]         Immovable           : 4
[12/09 15:24:47    704s]         lockedParentLocation: 3
[12/09 15:24:47    704s]       Unsuccessful details:
[12/09 15:24:47    704s]       
[12/09 15:24:47    704s]     Computing optimal clock node locations done.
[12/09 15:24:47    704s]     Computing max distances from locked parents...
[12/09 15:24:47    704s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[12/09 15:24:47    704s]     Computing max distances from locked parents done.
[12/09 15:24:47    704s]     
[12/09 15:24:47    704s]     MT Status Report:
[12/09 15:24:47    704s]     
[12/09 15:24:47    704s]     -----------------------------------------------------------------------
[12/09 15:24:47    704s]     Node                                           Reason
[12/09 15:24:47    704s]     -----------------------------------------------------------------------
[12/09 15:24:47    704s]     U20250                                         IsNonIntegratedClockGate
[12/09 15:24:47    704s]     mmu_storage_controller_qspi_controller/U13     IsMultiInputNode
[12/09 15:24:47    704s]     mmu_storage_controller_qspi_controller/U156    IsMultiInputNode
[12/09 15:24:47    704s]     mmu_storage_controller_qspi_controller/U27     IsMultiInputNode
[12/09 15:24:47    704s]     -----------------------------------------------------------------------
[12/09 15:24:47    704s]     
[12/09 15:24:47    704s]     Found 2 MT nodes and marked 15 non-MT because of 4 problematic nodes.
[12/09 15:24:47    704s]     
[12/09 15:24:47    704s]     
[12/09 15:24:47    704s]     Initialize for clustering done. (took cpu=0:00:00.5 real=0:00:00.4)
[12/09 15:24:47    704s]     Bottom-up phase...
[12/09 15:24:47    704s]     Clustering bottom-up starting from leaves...
[12/09 15:24:48    705s]         Clock tree timing engine global stage delay update for slowDC:setup.late...
[12/09 15:24:48    705s]         Clock tree timing engine global stage delay update for slowDC:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/09 15:24:48    705s]       Clustering clock_tree my_clk_generator_for_external_qspi_ck_o<3>...
[12/09 15:24:48    705s]       Clustering clock_tree my_clk_generator_for_external_qspi_ck_o<3> done.
[12/09 15:24:48    705s]       Clustering clock_tree my_clk_generator_for_external_qspi_ck_o<2>...
[12/09 15:24:48    705s]       Clustering clock_tree my_clk_generator_for_external_qspi_ck_o<2> done.
[12/09 15:24:48    705s]       Clustering clock_tree my_clk_generator_for_external_qspi_ck_o<1>...
[12/09 15:24:48    705s]       Clustering clock_tree my_clk_generator_for_external_qspi_ck_o<1> done.
[12/09 15:24:48    705s]       Clustering clock_tree my_clk...
[12/09 15:24:48    705s]         Accumulated time to calculate placeable region: 0.00154
[12/09 15:25:02    720s]       Clustering clock_tree my_clk done.
[12/09 15:25:02    720s]     Clustering bottom-up starting from leaves done.
[12/09 15:25:02    720s]     Rebuilding the clock tree after clustering...
[12/09 15:25:02    720s]     Rebuilding the clock tree after clustering done.
[12/09 15:25:02    720s]     Clock DAG stats after bottom-up phase:
[12/09 15:25:02    720s]       cell counts      : b=349, i=2, icg=0, nicg=1, l=4, total=356
[12/09 15:25:02    720s]       misc counts      : r=4, pp=2
[12/09 15:25:02    720s]       cell areas       : b=3700.400um^2, i=18.400um^2, icg=0.000um^2, nicg=12.800um^2, l=51.600um^2, total=3783.200um^2
[12/09 15:25:02    720s]       hp wire lengths  : top=0.000um, trunk=8723.000um, leaf=28424.400um, total=37147.400um
[12/09 15:25:02    720s]     Clock DAG library cell distribution after bottom-up phase {count}:
[12/09 15:25:02    720s]        Bufs: BUFX16MA10TR: 59 FRICGX11BA10TR: 290 
[12/09 15:25:02    720s]        Invs: INVX16BA10TR: 2 
[12/09 15:25:02    720s]       NICGs: AND2X11MA10TR: 1 
[12/09 15:25:02    720s]      Logics: BUFZX16MA10TR: 1 NAND2X8BA10TR: 1 NOR2X8AA10TR: 2 
[12/09 15:25:03    720s]     Clock DAG hash after bottom-up phase: 18370911798874673677 15932799929202360563
[12/09 15:25:03    720s]     Bottom-up phase done. (took cpu=0:00:15.7 real=0:00:15.8)
[12/09 15:25:03    720s]     Legalizing clock trees...
[12/09 15:25:03    720s]     Resynthesising clock tree into netlist...
[12/09 15:25:03    720s]       Reset timing graph...
[12/09 15:25:03    720s] Ignoring AAE DB Resetting ...
[12/09 15:25:03    720s]       Reset timing graph done.
[12/09 15:25:03    720s]     Resynthesising clock tree into netlist done.
[12/09 15:25:03    720s]     Commiting net attributes....
[12/09 15:25:04    720s]     Commiting net attributes. done.
[12/09 15:25:04    720s]     Leaving CCOpt scope - ClockRefiner...
[12/09 15:25:04    720s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3013.9M, EPOCH TIME: 1670621104.179570
[12/09 15:25:04    720s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.033, REAL:0.036, MEM:2852.9M, EPOCH TIME: 1670621104.215095
[12/09 15:25:04    720s]     Assigned high priority to 31057 instances.
[12/09 15:25:04    720s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[12/09 15:25:04    720s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[12/09 15:25:04    720s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2852.9M, EPOCH TIME: 1670621104.270986
[12/09 15:25:04    720s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2852.9M, EPOCH TIME: 1670621104.271098
[12/09 15:25:04    720s] z: 2, totalTracks: 1
[12/09 15:25:04    720s] z: 4, totalTracks: 1
[12/09 15:25:04    720s] z: 6, totalTracks: 1
[12/09 15:25:04    720s] z: 8, totalTracks: 1
[12/09 15:25:04    720s] #spOpts: VtWidth mergeVia=F 
[12/09 15:25:04    721s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2852.9M, EPOCH TIME: 1670621104.422921
[12/09 15:25:04    721s] 
[12/09 15:25:04    721s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/09 15:25:04    721s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.100, REAL:0.119, MEM:2852.9M, EPOCH TIME: 1670621104.541508
[12/09 15:25:04    721s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2852.9MB).
[12/09 15:25:04    721s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.287, REAL:0.316, MEM:2852.9M, EPOCH TIME: 1670621104.587377
[12/09 15:25:04    721s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.287, REAL:0.316, MEM:2852.9M, EPOCH TIME: 1670621104.587410
[12/09 15:25:04    721s] TDRefine: refinePlace mode is spiral
[12/09 15:25:04    721s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1318001.4
[12/09 15:25:04    721s] OPERPROF: Starting RefinePlace at level 1, MEM:2852.9M, EPOCH TIME: 1670621104.587568
[12/09 15:25:04    721s] *** Starting refinePlace (0:12:01 mem=2852.9M) ***
[12/09 15:25:04    721s] Total net bbox length = 2.614e+06 (1.415e+06 1.199e+06) (ext = 2.000e+04)
[12/09 15:25:04    721s] 
[12/09 15:25:04    721s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/09 15:25:04    721s] **WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
[12/09 15:25:04    721s] # spcSbClkGt: 8
[12/09 15:25:04    721s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/09 15:25:04    721s] Enhanced MH flow has been turned off for floorplan mode.
[12/09 15:25:04    721s] (I)      Default power domain name = toplevel_498
[12/09 15:25:04    721s] .Default power domain name = toplevel_498
[12/09 15:25:04    721s] .OPERPROF:   Starting RefinePlace2 at level 2, MEM:2852.9M, EPOCH TIME: 1670621104.943867
[12/09 15:25:04    721s] Starting refinePlace ...
[12/09 15:25:04    721s] Default power domain name = toplevel_498
[12/09 15:25:04    721s] .One DDP V2 for no tweak run.
[12/09 15:25:05    721s] Default power domain name = toplevel_498
[12/09 15:25:05    721s] .** Cut row section cpu time 0:00:00.0.
[12/09 15:25:05    722s]    Spread Effort: high, standalone mode, useDDP on.
[12/09 15:25:08    723s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.9, real=0:00:03.0, mem=2902.2MB) @(0:12:02 - 0:12:04).
[12/09 15:25:08    723s] Move report: preRPlace moves 24276 insts, mean move: 1.78 um, max move: 27.80 um 
[12/09 15:25:08    723s] 	Max move on inst (vproc_top_genblk3_icache_way0/U1269): (366.60, 298.00) --> (390.40, 302.00)
[12/09 15:25:08    723s] 	Length: 6 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: NOR3X0P5AA10TR
[12/09 15:25:08    723s] wireLenOptFixPriorityInst 30700 inst fixed
[12/09 15:25:09    724s] 
[12/09 15:25:09    724s] Running Spiral MT with 4 threads  fetchWidth=400 
[12/09 15:25:16    727s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/09 15:25:16    727s] [CPU] RefinePlace/Spiral (cpu=0:00:01.0, real=0:00:02.0)
[12/09 15:25:16    727s] [CPU] RefinePlace/Commit (cpu=0:00:02.3, real=0:00:05.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:02.2, real=0:00:05.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/09 15:25:16    727s] [CPU] RefinePlace/Legalization (cpu=0:00:04.0, real=0:00:08.0, mem=2902.2MB) @(0:12:04 - 0:12:08).
[12/09 15:25:16    727s] Move report: Detail placement moves 24276 insts, mean move: 1.78 um, max move: 27.80 um 
[12/09 15:25:16    727s] 	Max move on inst (vproc_top_genblk3_icache_way0/U1269): (366.60, 298.00) --> (390.40, 302.00)
[12/09 15:25:16    727s] 	Runtime: CPU: 0:00:06.2 REAL: 0:00:12.0 MEM: 2902.2MB
[12/09 15:25:16    727s] Statistics of distance of Instance movement in refine placement:
[12/09 15:25:16    727s]   maximum (X+Y) =        27.80 um
[12/09 15:25:16    727s]   inst (vproc_top_genblk3_icache_way0/U1269) with max move: (366.6, 298) -> (390.4, 302)
[12/09 15:25:16    727s]   mean    (X+Y) =         1.78 um
[12/09 15:25:16    727s] Summary Report:
[12/09 15:25:16    727s] Instances move: 24276 (out of 154107 movable)
[12/09 15:25:16    727s] Instances flipped: 0
[12/09 15:25:16    727s] Mean displacement: 1.78 um
[12/09 15:25:16    727s] Max displacement: 27.80 um (Instance: vproc_top_genblk3_icache_way0/U1269) (366.6, 298) -> (390.4, 302)
[12/09 15:25:16    727s] 	Length: 6 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: NOR3X0P5AA10TR
[12/09 15:25:16    727s] Total instances moved : 24276
[12/09 15:25:16    727s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:6.226, REAL:11.864, MEM:2902.2M, EPOCH TIME: 1670621116.808135
[12/09 15:25:16    727s] Total net bbox length = 2.636e+06 (1.426e+06 1.210e+06) (ext = 2.001e+04)
[12/09 15:25:16    727s] Runtime: CPU: 0:00:06.5 REAL: 0:00:12.0 MEM: 2902.2MB
[12/09 15:25:16    727s] [CPU] RefinePlace/total (cpu=0:00:06.5, real=0:00:12.0, mem=2902.2MB) @(0:12:01 - 0:12:08).
[12/09 15:25:16    727s] *** Finished refinePlace (0:12:08 mem=2902.2M) ***
[12/09 15:25:16    727s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1318001.4
[12/09 15:25:16    727s] OPERPROF: Finished RefinePlace at level 1, CPU:6.643, REAL:12.350, MEM:2902.2M, EPOCH TIME: 1670621116.937801
[12/09 15:25:16    727s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2902.2M, EPOCH TIME: 1670621116.937841
[12/09 15:25:16    727s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.032, REAL:0.042, MEM:2855.2M, EPOCH TIME: 1670621116.980269
[12/09 15:25:16    727s]     ClockRefiner summary
[12/09 15:25:16    727s]     All clock instances: Moved 7210, flipped 3415 and cell swapped 0 (out of a total of 31060).
[12/09 15:25:16    727s]     The largest move was 16.4 um for vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/unpack/stage_state_q_reg_1__op_vaddr__3__0_.
[12/09 15:25:16    727s]     Non-sink clock instances: Moved 47, flipped 6 and cell swapped 0 (out of a total of 359).
[12/09 15:25:16    727s]     The largest move was 8 um for vproc_top_genblk3_icache_way0/CTS_ccl_a_buf_00243.
[12/09 15:25:16    727s]     Clock sinks: Moved 7163, flipped 3409 and cell swapped 0 (out of a total of 30701).
[12/09 15:25:16    727s]     The largest move was 16.4 um for vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/unpack/stage_state_q_reg_1__op_vaddr__3__0_.
[12/09 15:25:16    727s]     Revert refine place priority changes on 0 instances.
[12/09 15:25:17    727s] OPERPROF: Starting DPlace-Init at level 1, MEM:2855.2M, EPOCH TIME: 1670621117.047980
[12/09 15:25:17    727s] z: 2, totalTracks: 1
[12/09 15:25:17    727s] z: 4, totalTracks: 1
[12/09 15:25:17    727s] z: 6, totalTracks: 1
[12/09 15:25:17    727s] z: 8, totalTracks: 1
[12/09 15:25:17    727s] #spOpts: VtWidth mergeVia=F 
[12/09 15:25:17    728s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2855.2M, EPOCH TIME: 1670621117.227420
[12/09 15:25:17    728s] 
[12/09 15:25:17    728s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/09 15:25:17    728s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.184, REAL:0.228, MEM:2855.2M, EPOCH TIME: 1670621117.455222
[12/09 15:25:17    728s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=2855.2MB).
[12/09 15:25:17    728s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.374, REAL:0.469, MEM:2855.2M, EPOCH TIME: 1670621117.516673
[12/09 15:25:17    728s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:07.5 real=0:00:13.3)
[12/09 15:25:17    728s]     Disconnecting clock tree from netlist...
[12/09 15:25:17    728s]     Disconnecting clock tree from netlist done.
[12/09 15:25:17    728s]     Leaving CCOpt scope - Cleaning up placement interface...
[12/09 15:25:17    728s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2855.2M, EPOCH TIME: 1670621117.592607
[12/09 15:25:17    728s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.027, REAL:0.037, MEM:2855.2M, EPOCH TIME: 1670621117.629364
[12/09 15:25:17    728s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/09 15:25:17    728s]     Leaving CCOpt scope - Initializing placement interface...
[12/09 15:25:17    728s] OPERPROF: Starting DPlace-Init at level 1, MEM:2855.2M, EPOCH TIME: 1670621117.632261
[12/09 15:25:17    728s] z: 2, totalTracks: 1
[12/09 15:25:17    728s] z: 4, totalTracks: 1
[12/09 15:25:17    728s] z: 6, totalTracks: 1
[12/09 15:25:17    728s] z: 8, totalTracks: 1
[12/09 15:25:17    728s] #spOpts: VtWidth mergeVia=F 
[12/09 15:25:17    728s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2855.2M, EPOCH TIME: 1670621117.812449
[12/09 15:25:17    728s] 
[12/09 15:25:17    728s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/09 15:25:18    728s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.183, REAL:0.226, MEM:2855.2M, EPOCH TIME: 1670621118.038938
[12/09 15:25:18    728s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:01.0, mem=2855.2MB).
[12/09 15:25:18    728s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.369, REAL:0.455, MEM:2855.2M, EPOCH TIME: 1670621118.087121
[12/09 15:25:18    728s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.4 real=0:00:00.5)
[12/09 15:25:18    728s]     Clock tree timing engine global stage delay update for slowDC:setup.late...
[12/09 15:25:18    728s] End AAE Lib Interpolated Model. (MEM=2855.17 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/09 15:25:19    729s]     Clock tree timing engine global stage delay update for slowDC:setup.late done. (took cpu=0:00:01.1 real=0:00:01.0)
[12/09 15:25:19    730s]     
[12/09 15:25:19    730s]     Clock tree legalization - Histogram:
[12/09 15:25:19    730s]     ====================================
[12/09 15:25:19    730s]     
[12/09 15:25:19    730s]     --------------------------------
[12/09 15:25:19    730s]     Movement (um)    Number of cells
[12/09 15:25:19    730s]     --------------------------------
[12/09 15:25:19    730s]     [0.6,1.34)              2
[12/09 15:25:19    730s]     [1.34,2.08)            11
[12/09 15:25:19    730s]     [2.08,2.82)             2
[12/09 15:25:19    730s]     [2.82,3.56)             4
[12/09 15:25:19    730s]     [3.56,4.3)             25
[12/09 15:25:19    730s]     [4.3,5.04)              0
[12/09 15:25:19    730s]     [5.04,5.78)             0
[12/09 15:25:19    730s]     [5.78,6.52)             3
[12/09 15:25:19    730s]     [6.52,7.26)             0
[12/09 15:25:19    730s]     [7.26,8)                4
[12/09 15:25:19    730s]     --------------------------------
[12/09 15:25:19    730s]     
[12/09 15:25:19    730s]     
[12/09 15:25:19    730s]     Clock tree legalization - Top 10 Movements:
[12/09 15:25:19    730s]     ===========================================
[12/09 15:25:19    730s]     
[12/09 15:25:19    730s]     ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/09 15:25:19    730s]     Movement (um)    Desired              Achieved             Node
[12/09 15:25:19    730s]                      location             location             
[12/09 15:25:19    730s]     ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/09 15:25:19    730s]         8            (345.600,298.000)    (345.600,290.000)    CTS_ccl_a_buf_00243 (a lib_cell FRICGX11BA10TR) at (345.600,290.000), in power domain auto-default
[12/09 15:25:19    730s]         7.8          (346.000,298.000)    (338.200,298.000)    CTS_ccl_buf_00339 (a lib_cell BUFX16MA10TR) at (338.200,298.000), in power domain auto-default
[12/09 15:25:19    730s]         7.8          (346.000,298.000)    (353.800,298.000)    CTS_ccl_buf_00340 (a lib_cell BUFX16MA10TR) at (353.800,298.000), in power domain auto-default
[12/09 15:25:19    730s]         7.77         (667.530,405.315)    (668.670,398.685)    CTS_ccl_a_buf_00314 (a lib_cell BUFX16MA10TR) at (665.200,398.000), in power domain auto-default
[12/09 15:25:19    730s]         6.2          (624.200,208.000)    (630.400,208.000)    CTS_ccl_a_buf_00344 (a lib_cell BUFX16MA10TR) at (630.400,208.000), in power domain auto-default
[12/09 15:25:19    730s]         6            (443.200,518.000)    (443.200,512.000)    CTS_ccl_a_buf_00160 (a lib_cell FRICGX11BA10TR) at (443.200,512.000), in power domain auto-default
[12/09 15:25:19    730s]         6            (624.200,214.000)    (624.200,220.000)    CTS_ccl_a_buf_00347 (a lib_cell BUFX16MA10TR) at (624.200,220.000), in power domain auto-default
[12/09 15:25:19    730s]         4            (516.400,520.000)    (516.400,516.000)    CTS_ccl_a_buf_00184 (a lib_cell FRICGX11BA10TR) at (516.400,516.000), in power domain auto-default
[12/09 15:25:19    730s]         4            (620.700,210.500)    (621.700,213.500)    the root driver for clock_tree my_clk_generator_for_external_qspi_ck_o<2> at (621.700,213.500), in power domain auto-default
[12/09 15:25:19    730s]         4            (443.200,520.000)    (443.200,516.000)    CTS_ccl_a_buf_00322 (a lib_cell BUFX16MA10TR) at (443.200,516.000), in power domain auto-default
[12/09 15:25:19    730s]     ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/09 15:25:19    730s]     
[12/09 15:25:19    730s]     Legalizing clock trees done. (took cpu=0:00:09.7 real=0:00:16.2)
[12/09 15:25:19    730s]     Clock DAG stats after 'Clustering':
[12/09 15:25:19    730s]       cell counts      : b=349, i=2, icg=0, nicg=1, l=4, total=356
[12/09 15:25:19    730s]       misc counts      : r=4, pp=2
[12/09 15:25:19    730s]       cell areas       : b=3700.400um^2, i=18.400um^2, icg=0.000um^2, nicg=12.800um^2, l=51.600um^2, total=3783.200um^2
[12/09 15:25:19    730s]       cell capacitance : b=2.351pF, i=0.052pF, icg=0.000pF, nicg=0.009pF, l=0.099pF, total=2.511pF
[12/09 15:25:19    730s]       sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/09 15:25:19    730s]       wire capacitance : top=0.000pF, trunk=1.476pF, leaf=12.636pF, total=14.111pF
[12/09 15:25:19    730s]       wire lengths     : top=0.000um, trunk=12817.295um, leaf=112329.641um, total=125146.937um
[12/09 15:25:19    730s]       hp wire lengths  : top=0.000um, trunk=8803.000um, leaf=28865.500um, total=37668.500um
[12/09 15:25:19    730s]     Clock DAG net violations after 'Clustering':
[12/09 15:25:19    730s]       Remaining Transition : {count=3, worst=[0.020ns, 0.019ns, 0.012ns]} avg=0.017ns sd=0.005ns sum=0.052ns
[12/09 15:25:19    730s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[12/09 15:25:19    730s]       Trunk : target=0.118ns count=43 avg=0.064ns sd=0.034ns min=0.000ns max=0.139ns {19 <= 0.071ns, 21 <= 0.094ns, 0 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns} {0 <= 0.124ns, 1 <= 0.130ns, 2 <= 0.142ns, 0 <= 0.177ns, 0 > 0.177ns}
[12/09 15:25:19    730s]       Leaf  : target=0.118ns count=320 avg=0.085ns sd=0.012ns min=0.017ns max=0.102ns {27 <= 0.071ns, 292 <= 0.094ns, 1 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/09 15:25:19    730s]     Clock DAG library cell distribution after 'Clustering' {count}:
[12/09 15:25:19    730s]        Bufs: BUFX16MA10TR: 59 FRICGX11BA10TR: 290 
[12/09 15:25:19    730s]        Invs: INVX16BA10TR: 2 
[12/09 15:25:19    730s]       NICGs: AND2X11MA10TR: 1 
[12/09 15:25:19    730s]      Logics: BUFZX16MA10TR: 1 NAND2X8BA10TR: 1 NOR2X8AA10TR: 2 
[12/09 15:25:19    730s]     Clock DAG hash after 'Clustering': 5400537897557395333 4216924745694647539
[12/09 15:25:19    730s]     Clock DAG hash after 'Clustering': 5400537897557395333 4216924745694647539
[12/09 15:25:20    730s]     Primary reporting skew groups after 'Clustering':
[12/09 15:25:20    730s]       skew_group my_clk/mode: insertion delay [min=0.228, max=0.555, avg=0.518, sd=0.016], skew [0.327 vs 0.058*], 97.3% {0.491, 0.548} (wid=0.101 ws=0.066) (gid=0.471 gs=0.289)
[12/09 15:25:20    731s]           min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_18_/CK
[12/09 15:25:20    731s]           max path sink: vproc_top_u_core_gen_regfile_ff_register_file_i/rf_reg_q_reg_2__7_/CK
[12/09 15:25:20    731s]     Skew group summary after 'Clustering':
[12/09 15:25:20    731s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.217, max=0.256, avg=0.243, sd=0.020], skew [0.039 vs 0.058], 100% {0.217, 0.256} (wid=0.046 ws=0.001) (gid=0.210 gs=0.038)
[12/09 15:25:20    731s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.256, max=0.256, avg=0.256, sd=0.000], skew [0.000 vs 0.058], 100% {0.256, 0.256} (wid=0.046 ws=0.000) (gid=0.210 gs=0.000)
[12/09 15:25:21    731s]       skew_group my_clk/mode: insertion delay [min=0.228, max=0.555, avg=0.518, sd=0.016], skew [0.327 vs 0.058*], 97.3% {0.491, 0.548} (wid=0.101 ws=0.066) (gid=0.471 gs=0.289)
[12/09 15:25:21    731s]     Legalizer API calls during this step: 6626 succeeded with high effort: 6626 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/09 15:25:21    731s]   Clustering done. (took cpu=0:00:27.2 real=0:00:34.0)
[12/09 15:25:21    731s]   
[12/09 15:25:21    731s]   Post-Clustering Statistics Report
[12/09 15:25:21    731s]   =================================
[12/09 15:25:21    731s]   
[12/09 15:25:21    731s]   Fanout Statistics:
[12/09 15:25:21    731s]   
[12/09 15:25:21    731s]   -------------------------------------------------------------------------------------------------------------
[12/09 15:25:21    731s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[12/09 15:25:21    731s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[12/09 15:25:21    731s]   -------------------------------------------------------------------------------------------------------------
[12/09 15:25:21    731s]   Trunk         46      7.913      1         18        7.007      {23 <= 4, 4 <= 8, 1 <= 12, 11 <= 16, 7 <= 20}
[12/09 15:25:21    731s]   Leaf         320     95.972      1        100       17.240      {10 <= 20, 1 <= 40, 309 <= 100}
[12/09 15:25:21    731s]   -------------------------------------------------------------------------------------------------------------
[12/09 15:25:21    731s]   
[12/09 15:25:21    731s]   Clustering Failure Statistics:
[12/09 15:25:21    731s]   
[12/09 15:25:21    731s]   ----------------------------------------------------------
[12/09 15:25:21    731s]   Net Type    Clusters    Clusters    Net Skew    Transition
[12/09 15:25:21    731s]               Tried       Failed      Failures    Failures
[12/09 15:25:21    731s]   ----------------------------------------------------------
[12/09 15:25:21    731s]   Trunk          14           1           1            1
[12/09 15:25:21    731s]   Leaf          543          81          59           78
[12/09 15:25:21    731s]   ----------------------------------------------------------
[12/09 15:25:21    731s]   
[12/09 15:25:21    731s]   Clustering Partition Statistics:
[12/09 15:25:21    731s]   
[12/09 15:25:21    731s]   ---------------------------------------------------------------------------------------
[12/09 15:25:21    731s]   Net Type    Case B      Case C      Partition    Mean        Min     Max      Std. Dev.
[12/09 15:25:21    731s]               Fraction    Fraction    Count        Size        Size    Size     Size
[12/09 15:25:21    731s]   ---------------------------------------------------------------------------------------
[12/09 15:25:21    731s]   Trunk        0.444       0.556          9           3.667     1         19       5.809
[12/09 15:25:21    731s]   Leaf         0.636       0.364         11        2819.182     3      28751    8619.084
[12/09 15:25:21    731s]   ---------------------------------------------------------------------------------------
[12/09 15:25:21    731s]   
[12/09 15:25:21    731s]   
[12/09 15:25:21    731s]   Looking for fanout violations...
[12/09 15:25:21    731s]   Looking for fanout violations done.
[12/09 15:25:21    731s]   CongRepair After Initial Clustering...
[12/09 15:25:21    731s]   Reset timing graph...
[12/09 15:25:21    731s] Ignoring AAE DB Resetting ...
[12/09 15:25:21    731s]   Reset timing graph done.
[12/09 15:25:21    731s]   Leaving CCOpt scope - Early Global Route...
[12/09 15:25:21    731s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3010.9M, EPOCH TIME: 1670621121.619441
[12/09 15:25:21    731s] All LLGs are deleted
[12/09 15:25:21    731s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3010.9M, EPOCH TIME: 1670621121.652558
[12/09 15:25:21    731s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.014, REAL:0.027, MEM:3010.9M, EPOCH TIME: 1670621121.679306
[12/09 15:25:21    731s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.045, REAL:0.079, MEM:2855.9M, EPOCH TIME: 1670621121.698084
[12/09 15:25:21    732s]   Clock implementation routing...
[12/09 15:25:22    732s] Net route status summary:
[12/09 15:25:22    732s]   Clock:       360 (unrouted=360, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/09 15:25:22    732s]   Non-clock: 158920 (unrouted=4153, trialRouted=154767, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4150, (crossesIlmBoundary AND tooFewTerms=0)])
[12/09 15:25:22    732s]     Routing using eGR only...
[12/09 15:25:22    732s]       Early Global Route - eGR only step...
[12/09 15:25:22    732s] (ccopt eGR): There are 360 nets for routing of which 360 have one or more fixed wires.
[12/09 15:25:22    732s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/09 15:25:22    732s] (ccopt eGR): Start to route 360 all nets
[12/09 15:25:22    732s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/09 15:25:23    732s] Started Early Global Route kernel ( Curr Mem: 2858.50 MB )
[12/09 15:25:23    732s] (I)      ==================== Layers =====================
[12/09 15:25:23    732s] (I)      +-----+----+---------+---------+--------+-------+
[12/09 15:25:23    732s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/09 15:25:23    732s] (I)      +-----+----+---------+---------+--------+-------+
[12/09 15:25:23    732s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/09 15:25:23    732s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/09 15:25:23    732s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/09 15:25:23    732s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/09 15:25:23    732s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/09 15:25:23    732s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/09 15:25:23    732s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/09 15:25:23    732s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/09 15:25:23    732s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/09 15:25:23    732s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/09 15:25:23    732s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/09 15:25:23    732s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/09 15:25:23    732s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/09 15:25:23    732s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/09 15:25:23    732s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/09 15:25:23    732s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/09 15:25:23    732s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/09 15:25:23    732s] (I)      +-----+----+---------+---------+--------+-------+
[12/09 15:25:23    732s] (I)      |  64 | 64 |     RVT | implant |        |       |
[12/09 15:25:23    732s] (I)      |  65 | 65 |     HVT | implant |        |       |
[12/09 15:25:23    732s] (I)      |  66 | 66 |     LVT | implant |        |       |
[12/09 15:25:23    732s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[12/09 15:25:23    732s] (I)      |  67 | 67 | OVERLAP | overlap |        |       |
[12/09 15:25:23    732s] (I)      +-----+----+---------+---------+--------+-------+
[12/09 15:25:23    732s] (I)      Started Import and model ( Curr Mem: 2858.50 MB )
[12/09 15:25:23    732s] (I)      Default power domain name = toplevel_498
[12/09 15:25:23    732s] .== Non-default Options ==
[12/09 15:25:24    733s] (I)      Clean congestion better                            : true
[12/09 15:25:24    733s] (I)      Estimate vias on DPT layer                         : true
[12/09 15:25:24    733s] (I)      Clean congestion layer assignment rounds           : 3
[12/09 15:25:24    733s] (I)      Layer constraints as soft constraints              : true
[12/09 15:25:24    733s] (I)      Soft top layer                                     : true
[12/09 15:25:24    733s] (I)      Skip prospective layer relax nets                  : true
[12/09 15:25:24    733s] (I)      Better NDR handling                                : true
[12/09 15:25:24    733s] (I)      Improved NDR modeling in LA                        : true
[12/09 15:25:24    733s] (I)      Routing cost fix for NDR handling                  : true
[12/09 15:25:24    733s] (I)      Update initial WL after Phase 1a                   : true
[12/09 15:25:24    733s] (I)      Block tracks for preroutes                         : true
[12/09 15:25:24    733s] (I)      Assign IRoute by net group key                     : true
[12/09 15:25:24    733s] (I)      Block unroutable channels                          : true
[12/09 15:25:24    733s] (I)      Block unroutable channels 3D                       : true
[12/09 15:25:24    733s] (I)      Bound layer relaxed segment wl                     : true
[12/09 15:25:24    733s] (I)      Blocked pin reach length threshold                 : 2
[12/09 15:25:24    733s] (I)      Check blockage within NDR space in TA              : true
[12/09 15:25:24    733s] (I)      Skip must join for term with via pillar            : true
[12/09 15:25:24    733s] (I)      Model find APA for IO pin                          : true
[12/09 15:25:24    733s] (I)      On pin location for off pin term                   : true
[12/09 15:25:24    733s] (I)      Handle EOL spacing                                 : true
[12/09 15:25:24    733s] (I)      Merge PG vias by gap                               : true
[12/09 15:25:24    733s] (I)      Maximum routing layer                              : 6
[12/09 15:25:24    733s] (I)      Route selected nets only                           : true
[12/09 15:25:24    733s] (I)      Refine MST                                         : true
[12/09 15:25:24    733s] (I)      Honor PRL                                          : true
[12/09 15:25:24    733s] (I)      Strong congestion aware                            : true
[12/09 15:25:24    733s] (I)      Improved initial location for IRoutes              : true
[12/09 15:25:24    733s] (I)      Multi panel TA                                     : true
[12/09 15:25:24    733s] (I)      Penalize wire overlap                              : true
[12/09 15:25:24    733s] (I)      Expand small instance blockage                     : true
[12/09 15:25:24    733s] (I)      Reduce via in TA                                   : true
[12/09 15:25:24    733s] (I)      SS-aware routing                                   : true
[12/09 15:25:24    733s] (I)      Improve tree edge sharing                          : true
[12/09 15:25:24    733s] (I)      Improve 2D via estimation                          : true
[12/09 15:25:24    733s] (I)      Refine Steiner tree                                : true
[12/09 15:25:24    733s] (I)      Build spine tree                                   : true
[12/09 15:25:24    733s] (I)      Model pass through capacity                        : true
[12/09 15:25:24    733s] (I)      Extend blockages by a half GCell                   : true
[12/09 15:25:24    733s] (I)      Consider pin shapes                                : true
[12/09 15:25:24    733s] (I)      Consider pin shapes for all nodes                  : true
[12/09 15:25:24    733s] (I)      Consider NR APA                                    : true
[12/09 15:25:24    733s] (I)      Consider IO pin shape                              : true
[12/09 15:25:24    733s] (I)      Fix pin connection bug                             : true
[12/09 15:25:24    733s] (I)      Consider layer RC for local wires                  : true
[12/09 15:25:24    733s] (I)      LA-aware pin escape length                         : 2
[12/09 15:25:24    733s] (I)      Connect multiple ports                             : true
[12/09 15:25:24    733s] (I)      Split for must join                                : true
[12/09 15:25:24    733s] (I)      Number of threads                                  : 4
[12/09 15:25:24    733s] (I)      Routing effort level                               : 10000
[12/09 15:25:24    733s] (I)      Prefer layer length threshold                      : 8
[12/09 15:25:24    733s] (I)      Overflow penalty cost                              : 10
[12/09 15:25:24    733s] (I)      A-star cost                                        : 0.300000
[12/09 15:25:24    733s] (I)      Misalignment cost                                  : 10.000000
[12/09 15:25:24    733s] (I)      Threshold for short IRoute                         : 6
[12/09 15:25:24    733s] (I)      Via cost during post routing                       : 1.000000
[12/09 15:25:24    733s] (I)      Layer congestion ratios                            : { { 1.0 } }
[12/09 15:25:24    733s] (I)      Source-to-sink ratio                               : 0.300000
[12/09 15:25:24    733s] (I)      Scenic ratio bound                                 : 3.000000
[12/09 15:25:24    733s] (I)      Segment layer relax scenic ratio                   : 1.250000
[12/09 15:25:24    733s] (I)      Source-sink aware LA ratio                         : 0.500000
[12/09 15:25:24    733s] (I)      PG-aware similar topology routing                  : true
[12/09 15:25:24    733s] (I)      Maze routing via cost fix                          : true
[12/09 15:25:24    733s] (I)      Apply PRL on PG terms                              : true
[12/09 15:25:24    733s] (I)      Apply PRL on obs objects                           : true
[12/09 15:25:24    733s] (I)      Handle range-type spacing rules                    : true
[12/09 15:25:24    733s] (I)      PG gap threshold multiplier                        : 10.000000
[12/09 15:25:24    733s] (I)      Parallel spacing query fix                         : true
[12/09 15:25:24    733s] (I)      Force source to root IR                            : true
[12/09 15:25:24    733s] (I)      Layer Weights                                      : L2:4 L3:2.5
[12/09 15:25:24    733s] (I)      Do not relax to DPT layer                          : true
[12/09 15:25:24    733s] (I)      No DPT in post routing                             : true
[12/09 15:25:24    733s] (I)      Modeling PG via merging fix                        : true
[12/09 15:25:24    733s] (I)      Shield aware TA                                    : true
[12/09 15:25:24    733s] (I)      Strong shield aware TA                             : true
[12/09 15:25:24    733s] (I)      Overflow calculation fix in LA                     : true
[12/09 15:25:24    733s] (I)      Post routing fix                                   : true
[12/09 15:25:24    733s] (I)      Strong post routing                                : true
[12/09 15:25:24    733s] (I)      Access via pillar from top                         : true
[12/09 15:25:24    733s] (I)      NDR via pillar fix                                 : true
[12/09 15:25:24    733s] (I)      Violation on path threshold                        : 1
[12/09 15:25:24    733s] (I)      Pass through capacity modeling                     : true
[12/09 15:25:24    733s] (I)      Select the non-relaxed segments in post routing stage : true
[12/09 15:25:24    733s] (I)      Select term pin box for io pin                     : true
[12/09 15:25:24    733s] (I)      Penalize NDR sharing                               : true
[12/09 15:25:24    733s] (I)      Enable special modeling                            : false
[12/09 15:25:24    733s] (I)      Keep fixed segments                                : true
[12/09 15:25:24    733s] (I)      Reorder net groups by key                          : true
[12/09 15:25:24    733s] (I)      Increase net scenic ratio                          : true
[12/09 15:25:24    733s] (I)      Method to set GCell size                           : row
[12/09 15:25:24    733s] (I)      Connect multiple ports and must join fix           : true
[12/09 15:25:24    733s] (I)      Avoid high resistance layers                       : true
[12/09 15:25:24    733s] (I)      Model find APA for IO pin fix                      : true
[12/09 15:25:24    733s] (I)      Avoid connecting non-metal layers                  : true
[12/09 15:25:24    733s] (I)      Use track pitch for NDR                            : true
[12/09 15:25:24    733s] (I)      Enable layer relax to lower layer                  : true
[12/09 15:25:24    733s] (I)      Enable layer relax to upper layer                  : true
[12/09 15:25:24    733s] (I)      Top layer relaxation fix                           : true
[12/09 15:25:24    733s] (I)      Counted 10037 PG shapes. We will not process PG shapes layer by layer.
[12/09 15:25:24    733s] (I)      Use row-based GCell size
[12/09 15:25:24    733s] (I)      Use row-based GCell align
[12/09 15:25:24    733s] (I)      layer 0 area = 168000
[12/09 15:25:24    733s] (I)      layer 1 area = 208000
[12/09 15:25:24    733s] (I)      layer 2 area = 208000
[12/09 15:25:24    733s] (I)      layer 3 area = 208000
[12/09 15:25:24    733s] (I)      layer 4 area = 208000
[12/09 15:25:24    733s] (I)      layer 5 area = 208000
[12/09 15:25:24    733s] (I)      GCell unit size   : 4000
[12/09 15:25:24    733s] (I)      GCell multiplier  : 1
[12/09 15:25:24    733s] (I)      GCell row height  : 4000
[12/09 15:25:24    733s] (I)      Actual row height : 4000
[12/09 15:25:24    733s] (I)      GCell align ref   : 0 0
[12/09 15:25:24    733s] [NR-eGR] Track table information for default rule: 
[12/09 15:25:24    733s] [NR-eGR] M1 has no routable track
[12/09 15:25:24    733s] [NR-eGR] M2 has single uniform track structure
[12/09 15:25:24    733s] [NR-eGR] M3 has single uniform track structure
[12/09 15:25:24    733s] [NR-eGR] M4 has single uniform track structure
[12/09 15:25:24    733s] [NR-eGR] M5 has single uniform track structure
[12/09 15:25:24    733s] [NR-eGR] M6 has single uniform track structure
[12/09 15:25:24    733s] (I)      =============== Default via ================
[12/09 15:25:24    733s] (I)      +---+------------------+-------------------+
[12/09 15:25:24    733s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[12/09 15:25:24    733s] (I)      +---+------------------+-------------------+
[12/09 15:25:24    733s] (I)      | 1 |    3  VIA1_X     |   34  VIA1_2CUT_W |
[12/09 15:25:24    733s] (I)      | 2 |    7  VIA2_X     |   39  VIA2_2CUT_N |
[12/09 15:25:24    733s] (I)      | 3 |   11  VIA3_X     |   41  VIA3_2CUT_E |
[12/09 15:25:24    733s] (I)      | 4 |   15  VIA4_X     |   45  VIA4_2CUT_E |
[12/09 15:25:24    733s] (I)      | 5 |   19  VIA5_X     |   51  VIA5_2CUT_N |
[12/09 15:25:24    733s] (I)      | 6 |   23  VIA6_X     |   54  VIA6_2CUT_W |
[12/09 15:25:24    733s] (I)      | 7 |   27  VIA7_X     |   57  VIA7_2CUT_E |
[12/09 15:25:24    733s] (I)      | 8 |   31  VIA8_X     |   62  VIA8_2CUT_W |
[12/09 15:25:24    733s] (I)      +---+------------------+-------------------+
[12/09 15:25:24    733s] [NR-eGR] Read 14472 PG shapes
[12/09 15:25:24    733s] [NR-eGR] Read 0 clock shapes
[12/09 15:25:24    733s] [NR-eGR] Read 0 other shapes
[12/09 15:25:24    733s] [NR-eGR] #Routing Blockages  : 0
[12/09 15:25:24    733s] [NR-eGR] #Instance Blockages : 0
[12/09 15:25:24    733s] [NR-eGR] #PG Blockages       : 14472
[12/09 15:25:24    733s] [NR-eGR] #Halo Blockages     : 0
[12/09 15:25:24    733s] [NR-eGR] #Boundary Blockages : 0
[12/09 15:25:24    733s] [NR-eGR] #Clock Blockages    : 0
[12/09 15:25:24    733s] [NR-eGR] #Other Blockages    : 0
[12/09 15:25:24    733s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/09 15:25:24    733s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/09 15:25:24    734s] [NR-eGR] Read 155130 nets ( ignored 154770 )
[12/09 15:25:24    734s] [NR-eGR] Connected 0 must-join pins/ports
[12/09 15:25:24    734s] (I)      early_global_route_priority property id does not exist.
[12/09 15:25:24    734s] (I)      Read Num Blocks=19310  Num Prerouted Wires=0  Num CS=0
[12/09 15:25:24    734s] (I)      Layer 1 (V) : #blockages 13 : #preroutes 0
[12/09 15:25:24    734s] (I)      Layer 2 (H) : #blockages 12006 : #preroutes 0
[12/09 15:25:24    734s] (I)      Layer 3 (V) : #blockages 13 : #preroutes 0
[12/09 15:25:24    734s] (I)      Layer 4 (H) : #blockages 7218 : #preroutes 0
[12/09 15:25:24    734s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[12/09 15:25:24    734s] (I)      Moved 2 terms for better access 
[12/09 15:25:24    734s] (I)      Number of ignored nets                =      0
[12/09 15:25:24    734s] (I)      Number of connected nets              =      0
[12/09 15:25:24    734s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/09 15:25:24    734s] (I)      Number of clock nets                  =    360.  Ignored: No
[12/09 15:25:24    734s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/09 15:25:24    734s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/09 15:25:24    734s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/09 15:25:24    734s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/09 15:25:24    734s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/09 15:25:24    734s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/09 15:25:24    734s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/09 15:25:24    734s] [NR-eGR] There are 360 clock nets ( 360 with NDR ).
[12/09 15:25:24    734s] (I)      Ndr track 0 does not exist
[12/09 15:25:24    734s] (I)      Ndr track 0 does not exist
[12/09 15:25:24    734s] (I)      ---------------------Grid Graph Info--------------------
[12/09 15:25:24    734s] (I)      Routing area        : (0, 0) - (1600000, 1600000)
[12/09 15:25:24    734s] (I)      Core area           : (0, 0) - (1600000, 1600000)
[12/09 15:25:24    734s] (I)      Site width          :   400  (dbu)
[12/09 15:25:24    734s] (I)      Row height          :  4000  (dbu)
[12/09 15:25:24    734s] (I)      GCell row height    :  4000  (dbu)
[12/09 15:25:24    734s] (I)      GCell width         :  4000  (dbu)
[12/09 15:25:24    734s] (I)      GCell height        :  4000  (dbu)
[12/09 15:25:24    734s] (I)      Grid                :   400   400     6
[12/09 15:25:24    734s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/09 15:25:24    734s] (I)      Vertical capacity   :     0  4000     0  4000     0  4000
[12/09 15:25:24    734s] (I)      Horizontal capacity :     0     0  4000     0  4000     0
[12/09 15:25:24    734s] (I)      Default wire width  :   180   200   200   200   200   200
[12/09 15:25:24    734s] (I)      Default wire space  :   180   200   200   200   200   200
[12/09 15:25:24    734s] (I)      Default wire pitch  :   360   400   400   400   400   400
[12/09 15:25:24    734s] (I)      Default pitch size  :   360   400   400   400   400   400
[12/09 15:25:24    734s] (I)      First track coord   :     0   200   200   200   200   200
[12/09 15:25:24    734s] (I)      Num tracks per GCell: 11.11 10.00 10.00 10.00 10.00 10.00
[12/09 15:25:24    734s] (I)      Total num of tracks :     0  4000  4000  4000  4000  4000
[12/09 15:25:24    734s] (I)      Num of masks        :     1     1     1     1     1     1
[12/09 15:25:24    734s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/09 15:25:24    734s] (I)      --------------------------------------------------------
[12/09 15:25:24    734s] 
[12/09 15:25:24    734s] [NR-eGR] ============ Routing rule table ============
[12/09 15:25:24    734s] [NR-eGR] Rule id: 0  Nets: 360
[12/09 15:25:24    734s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[12/09 15:25:24    734s] (I)                    Layer    2    3    4    5    6 
[12/09 15:25:24    734s] (I)                    Pitch  800  800  800  800  800 
[12/09 15:25:24    734s] (I)             #Used tracks    2    2    2    2    2 
[12/09 15:25:24    734s] (I)       #Fully used tracks    1    1    1    1    1 
[12/09 15:25:24    734s] [NR-eGR] Rule id: 1  Nets: 0
[12/09 15:25:24    734s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/09 15:25:24    734s] (I)                    Layer    2    3    4    5    6 
[12/09 15:25:24    734s] (I)                    Pitch  400  400  400  400  400 
[12/09 15:25:24    734s] (I)             #Used tracks    1    1    1    1    1 
[12/09 15:25:24    734s] (I)       #Fully used tracks    1    1    1    1    1 
[12/09 15:25:24    734s] [NR-eGR] ========================================
[12/09 15:25:24    734s] [NR-eGR] 
[12/09 15:25:24    734s] (I)      =============== Blocked Tracks ===============
[12/09 15:25:24    734s] (I)      +-------+---------+----------+---------------+
[12/09 15:25:24    734s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/09 15:25:24    734s] (I)      +-------+---------+----------+---------------+
[12/09 15:25:24    734s] (I)      |     1 |       0 |        0 |         0.00% |
[12/09 15:25:24    734s] (I)      |     2 | 1600000 |    30000 |         1.88% |
[12/09 15:25:24    734s] (I)      |     3 | 1600000 |    13600 |         0.85% |
[12/09 15:25:24    734s] (I)      |     4 | 1600000 |    30000 |         1.88% |
[12/09 15:25:24    734s] (I)      |     5 | 1600000 |    64000 |         4.00% |
[12/09 15:25:24    734s] (I)      |     6 | 1600000 |        0 |         0.00% |
[12/09 15:25:24    734s] (I)      +-------+---------+----------+---------------+
[12/09 15:25:24    734s] (I)      Finished Import and model ( CPU: 1.20 sec, Real: 1.76 sec, Curr Mem: 2990.25 MB )
[12/09 15:25:24    734s] (I)      Reset routing kernel
[12/09 15:25:24    734s] (I)      Started Global Routing ( Curr Mem: 2990.25 MB )
[12/09 15:25:24    734s] (I)      totalPins=31427  totalGlobalPin=31426 (100.00%)
[12/09 15:25:25    734s] (I)      total 2D Cap : 3158846 = (1588800 H, 1570046 V)
[12/09 15:25:25    734s] [NR-eGR] Layer group 1: route 360 net(s) in layer range [3, 4]
[12/09 15:25:25    734s] (I)      
[12/09 15:25:25    734s] (I)      ============  Phase 1a Route ============
[12/09 15:25:25    734s] (I)      Usage: 58690 = (26836 H, 31854 V) = (1.69% H, 2.03% V) = (5.367e+04um H, 6.371e+04um V)
[12/09 15:25:25    734s] (I)      
[12/09 15:25:25    734s] (I)      ============  Phase 1b Route ============
[12/09 15:25:25    734s] (I)      Usage: 58690 = (26836 H, 31854 V) = (1.69% H, 2.03% V) = (5.367e+04um H, 6.371e+04um V)
[12/09 15:25:25    734s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.173800e+05um
[12/09 15:25:25    734s] (I)      
[12/09 15:25:25    734s] (I)      ============  Phase 1c Route ============
[12/09 15:25:25    734s] (I)      Usage: 58690 = (26836 H, 31854 V) = (1.69% H, 2.03% V) = (5.367e+04um H, 6.371e+04um V)
[12/09 15:25:25    734s] (I)      
[12/09 15:25:25    734s] (I)      ============  Phase 1d Route ============
[12/09 15:25:25    734s] (I)      Usage: 58690 = (26836 H, 31854 V) = (1.69% H, 2.03% V) = (5.367e+04um H, 6.371e+04um V)
[12/09 15:25:25    734s] (I)      
[12/09 15:25:25    734s] (I)      ============  Phase 1e Route ============
[12/09 15:25:25    734s] (I)      Usage: 58690 = (26836 H, 31854 V) = (1.69% H, 2.03% V) = (5.367e+04um H, 6.371e+04um V)
[12/09 15:25:25    734s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.173800e+05um
[12/09 15:25:25    734s] (I)      
[12/09 15:25:25    734s] (I)      ============  Phase 1f Route ============
[12/09 15:25:25    734s] (I)      Usage: 58690 = (26836 H, 31854 V) = (1.69% H, 2.03% V) = (5.367e+04um H, 6.371e+04um V)
[12/09 15:25:25    734s] (I)      
[12/09 15:25:25    734s] (I)      ============  Phase 1g Route ============
[12/09 15:25:25    734s] (I)      Usage: 58183 = (26831 H, 31352 V) = (1.69% H, 2.00% V) = (5.366e+04um H, 6.270e+04um V)
[12/09 15:25:25    734s] (I)      #Nets         : 360
[12/09 15:25:25    734s] (I)      #Relaxed nets : 80
[12/09 15:25:25    734s] (I)      Wire length   : 44994
[12/09 15:25:25    734s] [NR-eGR] Create a new net group with 80 nets and layer range [3, 6]
[12/09 15:25:25    734s] (I)      
[12/09 15:25:25    734s] (I)      ============  Phase 1h Route ============
[12/09 15:25:25    734s] (I)      Usage: 57456 = (26500 H, 30956 V) = (1.67% H, 1.97% V) = (5.300e+04um H, 6.191e+04um V)
[12/09 15:25:25    734s] (I)      total 2D Cap : 6323246 = (3153200 H, 3170046 V)
[12/09 15:25:25    734s] [NR-eGR] Layer group 2: route 80 net(s) in layer range [3, 6]
[12/09 15:25:25    734s] (I)      
[12/09 15:25:25    734s] (I)      ============  Phase 1a Route ============
[12/09 15:25:25    734s] (I)      Usage: 71081 = (32713 H, 38368 V) = (1.04% H, 1.21% V) = (6.543e+04um H, 7.674e+04um V)
[12/09 15:25:25    734s] (I)      
[12/09 15:25:25    734s] (I)      ============  Phase 1b Route ============
[12/09 15:25:25    734s] (I)      Usage: 71081 = (32713 H, 38368 V) = (1.04% H, 1.21% V) = (6.543e+04um H, 7.674e+04um V)
[12/09 15:25:25    734s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.421620e+05um
[12/09 15:25:25    734s] (I)      
[12/09 15:25:25    734s] (I)      ============  Phase 1c Route ============
[12/09 15:25:25    734s] (I)      Usage: 71081 = (32713 H, 38368 V) = (1.04% H, 1.21% V) = (6.543e+04um H, 7.674e+04um V)
[12/09 15:25:25    734s] (I)      
[12/09 15:25:25    734s] (I)      ============  Phase 1d Route ============
[12/09 15:25:25    734s] (I)      Usage: 71081 = (32713 H, 38368 V) = (1.04% H, 1.21% V) = (6.543e+04um H, 7.674e+04um V)
[12/09 15:25:25    734s] (I)      
[12/09 15:25:25    734s] (I)      ============  Phase 1e Route ============
[12/09 15:25:25    734s] (I)      Usage: 71081 = (32713 H, 38368 V) = (1.04% H, 1.21% V) = (6.543e+04um H, 7.674e+04um V)
[12/09 15:25:25    734s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.421620e+05um
[12/09 15:25:25    734s] (I)      
[12/09 15:25:25    734s] (I)      ============  Phase 1f Route ============
[12/09 15:25:25    734s] (I)      Usage: 71081 = (32713 H, 38368 V) = (1.04% H, 1.21% V) = (6.543e+04um H, 7.674e+04um V)
[12/09 15:25:25    734s] (I)      
[12/09 15:25:25    734s] (I)      ============  Phase 1g Route ============
[12/09 15:25:25    734s] (I)      Usage: 70654 = (32563 H, 38091 V) = (1.03% H, 1.20% V) = (6.513e+04um H, 7.618e+04um V)
[12/09 15:25:25    734s] (I)      #Nets         : 80
[12/09 15:25:25    734s] (I)      #Relaxed nets : 76
[12/09 15:25:25    734s] (I)      Wire length   : 736
[12/09 15:25:25    734s] [NR-eGR] Create a new net group with 76 nets and layer range [2, 6]
[12/09 15:25:25    734s] (I)      
[12/09 15:25:25    734s] (I)      ============  Phase 1h Route ============
[12/09 15:25:25    734s] (I)      Usage: 70653 = (32562 H, 38091 V) = (1.03% H, 1.20% V) = (6.512e+04um H, 7.618e+04um V)
[12/09 15:25:25    734s] (I)      total 2D Cap : 7893296 = (3153200 H, 4740096 V)
[12/09 15:25:25    734s] [NR-eGR] Layer group 3: route 76 net(s) in layer range [2, 6]
[12/09 15:25:25    734s] (I)      
[12/09 15:25:25    734s] (I)      ============  Phase 1a Route ============
[12/09 15:25:25    734s] (I)      Usage: 96138 = (44259 H, 51879 V) = (1.40% H, 1.09% V) = (8.852e+04um H, 1.038e+05um V)
[12/09 15:25:25    734s] (I)      
[12/09 15:25:25    734s] (I)      ============  Phase 1b Route ============
[12/09 15:25:25    734s] (I)      Usage: 96138 = (44259 H, 51879 V) = (1.40% H, 1.09% V) = (8.852e+04um H, 1.038e+05um V)
[12/09 15:25:25    734s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.922760e+05um
[12/09 15:25:25    734s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/09 15:25:25    734s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/09 15:25:25    734s] (I)      
[12/09 15:25:25    734s] (I)      ============  Phase 1c Route ============
[12/09 15:25:25    734s] (I)      Usage: 96138 = (44259 H, 51879 V) = (1.40% H, 1.09% V) = (8.852e+04um H, 1.038e+05um V)
[12/09 15:25:25    734s] (I)      
[12/09 15:25:25    734s] (I)      ============  Phase 1d Route ============
[12/09 15:25:25    734s] (I)      Usage: 96138 = (44259 H, 51879 V) = (1.40% H, 1.09% V) = (8.852e+04um H, 1.038e+05um V)
[12/09 15:25:25    734s] (I)      
[12/09 15:25:25    734s] (I)      ============  Phase 1e Route ============
[12/09 15:25:25    734s] (I)      Usage: 96138 = (44259 H, 51879 V) = (1.40% H, 1.09% V) = (8.852e+04um H, 1.038e+05um V)
[12/09 15:25:25    734s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.922760e+05um
[12/09 15:25:25    734s] (I)      
[12/09 15:25:25    734s] (I)      ============  Phase 1f Route ============
[12/09 15:25:25    734s] (I)      Usage: 96138 = (44259 H, 51879 V) = (1.40% H, 1.09% V) = (8.852e+04um H, 1.038e+05um V)
[12/09 15:25:25    734s] (I)      
[12/09 15:25:25    734s] (I)      ============  Phase 1g Route ============
[12/09 15:25:25    734s] (I)      Usage: 96112 = (44252 H, 51860 V) = (1.40% H, 1.09% V) = (8.850e+04um H, 1.037e+05um V)
[12/09 15:25:25    734s] (I)      
[12/09 15:25:25    734s] (I)      ============  Phase 1h Route ============
[12/09 15:25:25    734s] (I)      Usage: 96113 = (44253 H, 51860 V) = (1.40% H, 1.09% V) = (8.851e+04um H, 1.037e+05um V)
[12/09 15:25:25    734s] (I)      
[12/09 15:25:25    734s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/09 15:25:25    734s] [NR-eGR]                        OverCon            
[12/09 15:25:25    734s] [NR-eGR]                         #Gcell     %Gcell
[12/09 15:25:25    734s] [NR-eGR]        Layer             (1-0)    OverCon
[12/09 15:25:25    734s] [NR-eGR] ----------------------------------------------
[12/09 15:25:25    734s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/09 15:25:25    734s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[12/09 15:25:25    734s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[12/09 15:25:25    734s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[12/09 15:25:25    734s] [NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[12/09 15:25:25    734s] [NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[12/09 15:25:25    734s] [NR-eGR] ----------------------------------------------
[12/09 15:25:25    734s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[12/09 15:25:25    734s] [NR-eGR] 
[12/09 15:25:25    734s] (I)      Finished Global Routing ( CPU: 0.72 sec, Real: 0.98 sec, Curr Mem: 2990.25 MB )
[12/09 15:25:25    734s] (I)      total 2D Cap : 7898104 = (3158002 H, 4740102 V)
[12/09 15:25:25    734s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/09 15:25:25    734s] (I)      ============= Track Assignment ============
[12/09 15:25:25    734s] (I)      Started Track Assignment (4T) ( Curr Mem: 2990.25 MB )
[12/09 15:25:25    734s] (I)      Initialize Track Assignment ( max pin layer : 9 )
[12/09 15:25:25    734s] (I)      Run Multi-thread track assignment
[12/09 15:25:26    735s] (I)      Finished Track Assignment (4T) ( CPU: 0.35 sec, Real: 0.37 sec, Curr Mem: 2990.25 MB )
[12/09 15:25:26    735s] (I)      Started Export ( Curr Mem: 2990.25 MB )
[12/09 15:25:26    735s] [NR-eGR]             Length (um)     Vias 
[12/09 15:25:26    735s] [NR-eGR] ---------------------------------
[12/09 15:25:26    735s] [NR-eGR]  M1  (1H)             0   580611 
[12/09 15:25:26    735s] [NR-eGR]  M2  (2V)        993927   838836 
[12/09 15:25:26    735s] [NR-eGR]  M3  (3H)       1368876   113447 
[12/09 15:25:26    735s] [NR-eGR]  M4  (4V)        604956    38100 
[12/09 15:25:26    735s] [NR-eGR]  M5  (5H)        410853     2965 
[12/09 15:25:26    735s] [NR-eGR]  M6  (6V)         48698        0 
[12/09 15:25:26    735s] [NR-eGR]  M7  (7H)             0        0 
[12/09 15:25:26    735s] [NR-eGR]  M8  (8V)             0        0 
[12/09 15:25:26    735s] [NR-eGR]  M9  (9H)             0        0 
[12/09 15:25:26    735s] [NR-eGR] ---------------------------------
[12/09 15:25:26    735s] [NR-eGR]      Total      3427310  1573959 
[12/09 15:25:26    735s] [NR-eGR] --------------------------------------------------------------------------
[12/09 15:25:26    735s] [NR-eGR] Total half perimeter of net bounding box: 2635776um
[12/09 15:25:26    735s] [NR-eGR] Total length: 3427310um, number of vias: 1573959
[12/09 15:25:26    735s] [NR-eGR] --------------------------------------------------------------------------
[12/09 15:25:26    735s] [NR-eGR] Total eGR-routed clock nets wire length: 125382um, number of vias: 79070
[12/09 15:25:26    735s] [NR-eGR] --------------------------------------------------------------------------
[12/09 15:25:26    735s] [NR-eGR] Report for selected net(s) only.
[12/09 15:25:26    735s] [NR-eGR]             Length (um)   Vias 
[12/09 15:25:26    735s] [NR-eGR] -------------------------------
[12/09 15:25:26    735s] [NR-eGR]  M1  (1H)             0  31425 
[12/09 15:25:26    735s] [NR-eGR]  M2  (2V)         34254  35016 
[12/09 15:25:26    735s] [NR-eGR]  M3  (3H)         59809  12584 
[12/09 15:25:26    735s] [NR-eGR]  M4  (4V)         30973     45 
[12/09 15:25:26    735s] [NR-eGR]  M5  (5H)           347      0 
[12/09 15:25:26    735s] [NR-eGR]  M6  (6V)             0      0 
[12/09 15:25:26    735s] [NR-eGR]  M7  (7H)             0      0 
[12/09 15:25:26    735s] [NR-eGR]  M8  (8V)             0      0 
[12/09 15:25:26    735s] [NR-eGR]  M9  (9H)             0      0 
[12/09 15:25:26    735s] [NR-eGR] -------------------------------
[12/09 15:25:26    735s] [NR-eGR]      Total       125382  79070 
[12/09 15:25:26    735s] [NR-eGR] --------------------------------------------------------------------------
[12/09 15:25:26    735s] [NR-eGR] Total half perimeter of net bounding box: 37829um
[12/09 15:25:26    735s] [NR-eGR] Total length: 125382um, number of vias: 79070
[12/09 15:25:26    735s] [NR-eGR] --------------------------------------------------------------------------
[12/09 15:25:26    735s] [NR-eGR] Total routed clock nets wire length: 125382um, number of vias: 79070
[12/09 15:25:26    735s] [NR-eGR] --------------------------------------------------------------------------
[12/09 15:25:26    735s] (I)      Finished Export ( CPU: 0.66 sec, Real: 0.56 sec, Curr Mem: 2990.25 MB )
[12/09 15:25:26    735s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.97 sec, Real: 3.77 sec, Curr Mem: 2990.25 MB )
[12/09 15:25:26    735s] (I)      ===================================== Runtime Summary =====================================
[12/09 15:25:26    735s] (I)       Step                                        %       Start      Finish      Real       CPU 
[12/09 15:25:26    735s] (I)      -------------------------------------------------------------------------------------------
[12/09 15:25:26    735s] (I)       Early Global Route kernel             100.00%  369.25 sec  373.02 sec  3.77 sec  2.97 sec 
[12/09 15:25:26    735s] (I)       +-Import and model                     46.63%  369.25 sec  371.01 sec  1.76 sec  1.20 sec 
[12/09 15:25:26    735s] (I)       | +-Create place DB                    36.77%  369.25 sec  370.64 sec  1.39 sec  0.88 sec 
[12/09 15:25:26    735s] (I)       | | +-Import place data                36.77%  369.25 sec  370.64 sec  1.39 sec  0.88 sec 
[12/09 15:25:26    735s] (I)       | | | +-Read instances and placement   13.88%  369.25 sec  369.78 sec  0.52 sec  0.27 sec 
[12/09 15:25:26    735s] (I)       | | | +-Read nets                      22.88%  369.78 sec  370.64 sec  0.86 sec  0.61 sec 
[12/09 15:25:26    735s] (I)       | +-Create route DB                     8.46%  370.64 sec  370.96 sec  0.32 sec  0.27 sec 
[12/09 15:25:26    735s] (I)       | | +-Import route data (4T)            8.44%  370.64 sec  370.96 sec  0.32 sec  0.27 sec 
[12/09 15:25:26    735s] (I)       | | | +-Read blockages ( Layer 2-6 )    1.06%  370.65 sec  370.69 sec  0.04 sec  0.04 sec 
[12/09 15:25:26    735s] (I)       | | | | +-Read routing blockages        0.00%  370.65 sec  370.65 sec  0.00 sec  0.00 sec 
[12/09 15:25:26    735s] (I)       | | | | +-Read instance blockages       0.92%  370.65 sec  370.68 sec  0.03 sec  0.03 sec 
[12/09 15:25:26    735s] (I)       | | | | +-Read PG blockages             0.12%  370.68 sec  370.69 sec  0.00 sec  0.00 sec 
[12/09 15:25:26    735s] (I)       | | | | +-Read clock blockages          0.00%  370.69 sec  370.69 sec  0.00 sec  0.00 sec 
[12/09 15:25:26    735s] (I)       | | | | +-Read other blockages          0.00%  370.69 sec  370.69 sec  0.00 sec  0.00 sec 
[12/09 15:25:26    735s] (I)       | | | | +-Read boundary cut boxes       0.00%  370.69 sec  370.69 sec  0.00 sec  0.00 sec 
[12/09 15:25:26    735s] (I)       | | | +-Read blackboxes                 0.00%  370.69 sec  370.69 sec  0.00 sec  0.00 sec 
[12/09 15:25:26    735s] (I)       | | | +-Read prerouted                  2.01%  370.69 sec  370.76 sec  0.08 sec  0.05 sec 
[12/09 15:25:26    735s] (I)       | | | +-Read unlegalized nets           1.74%  370.76 sec  370.83 sec  0.07 sec  0.04 sec 
[12/09 15:25:26    735s] (I)       | | | +-Read nets                       0.15%  370.83 sec  370.84 sec  0.01 sec  0.01 sec 
[12/09 15:25:26    735s] (I)       | | | +-Set up via pillars              0.00%  370.84 sec  370.84 sec  0.00 sec  0.00 sec 
[12/09 15:25:26    735s] (I)       | | | +-Initialize 3D grid graph        0.17%  370.84 sec  370.85 sec  0.01 sec  0.01 sec 
[12/09 15:25:26    735s] (I)       | | | +-Model blockage capacity         2.45%  370.85 sec  370.94 sec  0.09 sec  0.09 sec 
[12/09 15:25:26    735s] (I)       | | | | +-Initialize 3D capacity        2.35%  370.85 sec  370.94 sec  0.09 sec  0.09 sec 
[12/09 15:25:26    735s] (I)       | | | +-Move terms for access (4T)      0.38%  370.94 sec  370.96 sec  0.01 sec  0.02 sec 
[12/09 15:25:26    735s] (I)       | +-Read aux data                       0.00%  370.96 sec  370.96 sec  0.00 sec  0.00 sec 
[12/09 15:25:26    735s] (I)       | +-Others data preparation             0.03%  370.96 sec  370.96 sec  0.00 sec  0.00 sec 
[12/09 15:25:26    735s] (I)       | +-Create route kernel                 0.13%  370.96 sec  370.96 sec  0.01 sec  0.00 sec 
[12/09 15:25:26    735s] (I)       +-Global Routing                       26.07%  371.01 sec  371.99 sec  0.98 sec  0.72 sec 
[12/09 15:25:26    735s] (I)       | +-Initialization                      0.07%  371.01 sec  371.01 sec  0.00 sec  0.00 sec 
[12/09 15:25:26    735s] (I)       | +-Net group 1                        18.30%  371.01 sec  371.70 sec  0.69 sec  0.53 sec 
[12/09 15:25:26    735s] (I)       | | +-Generate topology (4T)            4.23%  371.01 sec  371.17 sec  0.16 sec  0.23 sec 
[12/09 15:25:26    735s] (I)       | | +-Phase 1a                          1.61%  371.20 sec  371.26 sec  0.06 sec  0.04 sec 
[12/09 15:25:26    735s] (I)       | | | +-Pattern routing (4T)            1.29%  371.21 sec  371.26 sec  0.05 sec  0.02 sec 
[12/09 15:25:26    735s] (I)       | | +-Phase 1b                          0.95%  371.26 sec  371.30 sec  0.04 sec  0.01 sec 
[12/09 15:25:26    735s] (I)       | | +-Phase 1c                          0.00%  371.30 sec  371.30 sec  0.00 sec  0.00 sec 
[12/09 15:25:26    735s] (I)       | | +-Phase 1d                          0.00%  371.30 sec  371.30 sec  0.00 sec  0.00 sec 
[12/09 15:25:26    735s] (I)       | | +-Phase 1e                          0.03%  371.30 sec  371.30 sec  0.00 sec  0.00 sec 
[12/09 15:25:26    735s] (I)       | | | +-Route legalization              0.00%  371.30 sec  371.30 sec  0.00 sec  0.00 sec 
[12/09 15:25:26    735s] (I)       | | +-Phase 1f                          0.00%  371.30 sec  371.30 sec  0.00 sec  0.00 sec 
[12/09 15:25:26    735s] (I)       | | +-Phase 1g                          3.37%  371.30 sec  371.42 sec  0.13 sec  0.06 sec 
[12/09 15:25:26    735s] (I)       | | | +-Post Routing                    3.36%  371.30 sec  371.42 sec  0.13 sec  0.06 sec 
[12/09 15:25:26    735s] (I)       | | +-Phase 1h                          3.97%  371.44 sec  371.59 sec  0.15 sec  0.06 sec 
[12/09 15:25:26    735s] (I)       | | | +-Post Routing                    3.96%  371.44 sec  371.59 sec  0.15 sec  0.06 sec 
[12/09 15:25:26    735s] (I)       | | +-Layer assignment (4T)             3.05%  371.59 sec  371.70 sec  0.12 sec  0.09 sec 
[12/09 15:25:26    735s] (I)       | +-Net group 2                         3.54%  371.70 sec  371.84 sec  0.13 sec  0.11 sec 
[12/09 15:25:26    735s] (I)       | | +-Generate topology (4T)            1.26%  371.70 sec  371.75 sec  0.05 sec  0.06 sec 
[12/09 15:25:26    735s] (I)       | | +-Phase 1a                          0.17%  371.77 sec  371.77 sec  0.01 sec  0.01 sec 
[12/09 15:25:26    735s] (I)       | | | +-Pattern routing (4T)            0.10%  371.77 sec  371.77 sec  0.00 sec  0.00 sec 
[12/09 15:25:26    735s] (I)       | | +-Phase 1b                          0.10%  371.77 sec  371.78 sec  0.00 sec  0.00 sec 
[12/09 15:25:26    735s] (I)       | | +-Phase 1c                          0.00%  371.78 sec  371.78 sec  0.00 sec  0.00 sec 
[12/09 15:25:26    735s] (I)       | | +-Phase 1d                          0.00%  371.78 sec  371.78 sec  0.00 sec  0.00 sec 
[12/09 15:25:26    735s] (I)       | | +-Phase 1e                          0.02%  371.78 sec  371.78 sec  0.00 sec  0.00 sec 
[12/09 15:25:26    735s] (I)       | | | +-Route legalization              0.00%  371.78 sec  371.78 sec  0.00 sec  0.00 sec 
[12/09 15:25:26    735s] (I)       | | +-Phase 1f                          0.00%  371.78 sec  371.78 sec  0.00 sec  0.00 sec 
[12/09 15:25:26    735s] (I)       | | +-Phase 1g                          0.39%  371.78 sec  371.79 sec  0.01 sec  0.01 sec 
[12/09 15:25:26    735s] (I)       | | | +-Post Routing                    0.38%  371.78 sec  371.79 sec  0.01 sec  0.01 sec 
[12/09 15:25:26    735s] (I)       | | +-Phase 1h                          0.08%  371.80 sec  371.80 sec  0.00 sec  0.00 sec 
[12/09 15:25:26    735s] (I)       | | | +-Post Routing                    0.07%  371.80 sec  371.80 sec  0.00 sec  0.00 sec 
[12/09 15:25:26    735s] (I)       | | +-Layer assignment (4T)             1.05%  371.80 sec  371.84 sec  0.04 sec  0.00 sec 
[12/09 15:25:26    735s] (I)       | +-Net group 3                         3.80%  371.84 sec  371.98 sec  0.14 sec  0.07 sec 
[12/09 15:25:26    735s] (I)       | | +-Generate topology (4T)            0.31%  371.84 sec  371.85 sec  0.01 sec  0.00 sec 
[12/09 15:25:26    735s] (I)       | | +-Phase 1a                          0.26%  371.87 sec  371.88 sec  0.01 sec  0.01 sec 
[12/09 15:25:26    735s] (I)       | | | +-Pattern routing (4T)            0.15%  371.87 sec  371.88 sec  0.01 sec  0.00 sec 
[12/09 15:25:26    735s] (I)       | | | +-Add via demand to 2D            0.04%  371.88 sec  371.88 sec  0.00 sec  0.00 sec 
[12/09 15:25:26    735s] (I)       | | +-Phase 1b                          0.10%  371.88 sec  371.89 sec  0.00 sec  0.00 sec 
[12/09 15:25:26    735s] (I)       | | +-Phase 1c                          0.00%  371.89 sec  371.89 sec  0.00 sec  0.00 sec 
[12/09 15:25:26    735s] (I)       | | +-Phase 1d                          0.00%  371.89 sec  371.89 sec  0.00 sec  0.00 sec 
[12/09 15:25:26    735s] (I)       | | +-Phase 1e                          0.02%  371.89 sec  371.89 sec  0.00 sec  0.00 sec 
[12/09 15:25:26    735s] (I)       | | | +-Route legalization              0.00%  371.89 sec  371.89 sec  0.00 sec  0.00 sec 
[12/09 15:25:26    735s] (I)       | | +-Phase 1f                          0.00%  371.89 sec  371.89 sec  0.00 sec  0.00 sec 
[12/09 15:25:26    735s] (I)       | | +-Phase 1g                          0.04%  371.89 sec  371.89 sec  0.00 sec  0.00 sec 
[12/09 15:25:26    735s] (I)       | | | +-Post Routing                    0.04%  371.89 sec  371.89 sec  0.00 sec  0.00 sec 
[12/09 15:25:26    735s] (I)       | | +-Phase 1h                          0.63%  371.89 sec  371.91 sec  0.02 sec  0.00 sec 
[12/09 15:25:26    735s] (I)       | | | +-Post Routing                    0.62%  371.89 sec  371.91 sec  0.02 sec  0.00 sec 
[12/09 15:25:26    735s] (I)       | | +-Layer assignment (4T)             1.34%  371.93 sec  371.98 sec  0.05 sec  0.02 sec 
[12/09 15:25:26    735s] (I)       +-Export 3D cong map                    2.26%  371.99 sec  372.08 sec  0.09 sec  0.03 sec 
[12/09 15:25:26    735s] (I)       | +-Export 2D cong map                  0.89%  372.05 sec  372.08 sec  0.03 sec  0.01 sec 
[12/09 15:25:26    735s] (I)       +-Extract Global 3D Wires               0.04%  372.08 sec  372.08 sec  0.00 sec  0.00 sec 
[12/09 15:25:26    735s] (I)       +-Track Assignment (4T)                 9.90%  372.08 sec  372.45 sec  0.37 sec  0.35 sec 
[12/09 15:25:26    735s] (I)       | +-Initialization                      0.00%  372.08 sec  372.08 sec  0.00 sec  0.00 sec 
[12/09 15:25:26    735s] (I)       | +-Track Assignment Kernel             9.89%  372.08 sec  372.45 sec  0.37 sec  0.35 sec 
[12/09 15:25:26    735s] (I)       | +-Free Memory                         0.00%  372.45 sec  372.45 sec  0.00 sec  0.00 sec 
[12/09 15:25:26    735s] (I)       +-Export                               14.91%  372.46 sec  373.02 sec  0.56 sec  0.66 sec 
[12/09 15:25:26    735s] (I)       | +-Export DB wires                     0.87%  372.46 sec  372.49 sec  0.03 sec  0.05 sec 
[12/09 15:25:26    735s] (I)       | | +-Export all nets (4T)              0.67%  372.46 sec  372.48 sec  0.03 sec  0.04 sec 
[12/09 15:25:26    735s] (I)       | | +-Set wire vias (4T)                0.17%  372.48 sec  372.49 sec  0.01 sec  0.01 sec 
[12/09 15:25:26    735s] (I)       | +-Report wirelength                   8.03%  372.49 sec  372.79 sec  0.30 sec  0.27 sec 
[12/09 15:25:26    735s] (I)       | +-Update net boxes                    6.00%  372.79 sec  373.02 sec  0.23 sec  0.33 sec 
[12/09 15:25:26    735s] (I)       | +-Update timing                       0.00%  373.02 sec  373.02 sec  0.00 sec  0.00 sec 
[12/09 15:25:26    735s] (I)       +-Postprocess design                    0.01%  373.02 sec  373.02 sec  0.00 sec  0.00 sec 
[12/09 15:25:26    735s] (I)      ==================== Summary by functions =====================
[12/09 15:25:26    735s] (I)       Lv  Step                                %      Real       CPU 
[12/09 15:25:26    735s] (I)      ---------------------------------------------------------------
[12/09 15:25:26    735s] (I)        0  Early Global Route kernel     100.00%  3.77 sec  2.97 sec 
[12/09 15:25:26    735s] (I)        1  Import and model               46.63%  1.76 sec  1.20 sec 
[12/09 15:25:26    735s] (I)        1  Global Routing                 26.07%  0.98 sec  0.72 sec 
[12/09 15:25:26    735s] (I)        1  Export                         14.91%  0.56 sec  0.66 sec 
[12/09 15:25:26    735s] (I)        1  Track Assignment (4T)           9.90%  0.37 sec  0.35 sec 
[12/09 15:25:26    735s] (I)        1  Export 3D cong map              2.26%  0.09 sec  0.03 sec 
[12/09 15:25:26    735s] (I)        1  Extract Global 3D Wires         0.04%  0.00 sec  0.00 sec 
[12/09 15:25:26    735s] (I)        1  Postprocess design              0.01%  0.00 sec  0.00 sec 
[12/09 15:25:26    735s] (I)        2  Create place DB                36.77%  1.39 sec  0.88 sec 
[12/09 15:25:26    735s] (I)        2  Net group 1                    18.30%  0.69 sec  0.53 sec 
[12/09 15:25:26    735s] (I)        2  Track Assignment Kernel         9.89%  0.37 sec  0.35 sec 
[12/09 15:25:26    735s] (I)        2  Create route DB                 8.46%  0.32 sec  0.27 sec 
[12/09 15:25:26    735s] (I)        2  Report wirelength               8.03%  0.30 sec  0.27 sec 
[12/09 15:25:26    735s] (I)        2  Update net boxes                6.00%  0.23 sec  0.33 sec 
[12/09 15:25:26    735s] (I)        2  Net group 3                     3.80%  0.14 sec  0.07 sec 
[12/09 15:25:26    735s] (I)        2  Net group 2                     3.54%  0.13 sec  0.11 sec 
[12/09 15:25:26    735s] (I)        2  Export 2D cong map              0.89%  0.03 sec  0.01 sec 
[12/09 15:25:26    735s] (I)        2  Export DB wires                 0.87%  0.03 sec  0.05 sec 
[12/09 15:25:26    735s] (I)        2  Create route kernel             0.13%  0.01 sec  0.00 sec 
[12/09 15:25:26    735s] (I)        2  Initialization                  0.07%  0.00 sec  0.00 sec 
[12/09 15:25:26    735s] (I)        2  Others data preparation         0.03%  0.00 sec  0.00 sec 
[12/09 15:25:26    735s] (I)        2  Update timing                   0.00%  0.00 sec  0.00 sec 
[12/09 15:25:26    735s] (I)        2  Free Memory                     0.00%  0.00 sec  0.00 sec 
[12/09 15:25:26    735s] (I)        2  Read aux data                   0.00%  0.00 sec  0.00 sec 
[12/09 15:25:26    735s] (I)        3  Import place data              36.77%  1.39 sec  0.88 sec 
[12/09 15:25:26    735s] (I)        3  Import route data (4T)          8.44%  0.32 sec  0.27 sec 
[12/09 15:25:26    735s] (I)        3  Generate topology (4T)          5.80%  0.22 sec  0.29 sec 
[12/09 15:25:26    735s] (I)        3  Layer assignment (4T)           5.44%  0.21 sec  0.12 sec 
[12/09 15:25:26    735s] (I)        3  Phase 1h                        4.67%  0.18 sec  0.07 sec 
[12/09 15:25:26    735s] (I)        3  Phase 1g                        3.80%  0.14 sec  0.08 sec 
[12/09 15:25:26    735s] (I)        3  Phase 1a                        2.05%  0.08 sec  0.05 sec 
[12/09 15:25:26    735s] (I)        3  Phase 1b                        1.15%  0.04 sec  0.02 sec 
[12/09 15:25:26    735s] (I)        3  Export all nets (4T)            0.67%  0.03 sec  0.04 sec 
[12/09 15:25:26    735s] (I)        3  Set wire vias (4T)              0.17%  0.01 sec  0.01 sec 
[12/09 15:25:26    735s] (I)        3  Phase 1e                        0.07%  0.00 sec  0.00 sec 
[12/09 15:25:26    735s] (I)        3  Phase 1c                        0.00%  0.00 sec  0.00 sec 
[12/09 15:25:26    735s] (I)        3  Phase 1f                        0.00%  0.00 sec  0.00 sec 
[12/09 15:25:26    735s] (I)        3  Phase 1d                        0.00%  0.00 sec  0.00 sec 
[12/09 15:25:26    735s] (I)        4  Read nets                      23.03%  0.87 sec  0.62 sec 
[12/09 15:25:26    735s] (I)        4  Read instances and placement   13.88%  0.52 sec  0.27 sec 
[12/09 15:25:26    735s] (I)        4  Post Routing                    8.43%  0.32 sec  0.14 sec 
[12/09 15:25:26    735s] (I)        4  Model blockage capacity         2.45%  0.09 sec  0.09 sec 
[12/09 15:25:26    735s] (I)        4  Read prerouted                  2.01%  0.08 sec  0.05 sec 
[12/09 15:25:26    735s] (I)        4  Read unlegalized nets           1.74%  0.07 sec  0.04 sec 
[12/09 15:25:26    735s] (I)        4  Pattern routing (4T)            1.54%  0.06 sec  0.03 sec 
[12/09 15:25:26    735s] (I)        4  Read blockages ( Layer 2-6 )    1.06%  0.04 sec  0.04 sec 
[12/09 15:25:26    735s] (I)        4  Move terms for access (4T)      0.38%  0.01 sec  0.02 sec 
[12/09 15:25:26    735s] (I)        4  Initialize 3D grid graph        0.17%  0.01 sec  0.01 sec 
[12/09 15:25:26    735s] (I)        4  Add via demand to 2D            0.04%  0.00 sec  0.00 sec 
[12/09 15:25:26    735s] (I)        4  Read blackboxes                 0.00%  0.00 sec  0.00 sec 
[12/09 15:25:26    735s] (I)        4  Set up via pillars              0.00%  0.00 sec  0.00 sec 
[12/09 15:25:26    735s] (I)        4  Route legalization              0.00%  0.00 sec  0.00 sec 
[12/09 15:25:26    735s] (I)        5  Initialize 3D capacity          2.35%  0.09 sec  0.09 sec 
[12/09 15:25:26    735s] (I)        5  Read instance blockages         0.92%  0.03 sec  0.03 sec 
[12/09 15:25:26    735s] (I)        5  Read PG blockages               0.12%  0.00 sec  0.00 sec 
[12/09 15:25:26    735s] (I)        5  Read clock blockages            0.00%  0.00 sec  0.00 sec 
[12/09 15:25:26    735s] (I)        5  Read other blockages            0.00%  0.00 sec  0.00 sec 
[12/09 15:25:26    735s] (I)        5  Read routing blockages          0.00%  0.00 sec  0.00 sec 
[12/09 15:25:26    735s] (I)        5  Read boundary cut boxes         0.00%  0.00 sec  0.00 sec 
[12/09 15:25:26    735s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/09 15:25:27    736s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[12/09 15:25:27    736s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/09 15:25:27    736s]       Early Global Route - eGR only step done. (took cpu=0:00:03.3 real=0:00:04.3)
[12/09 15:25:27    736s]     Routing using eGR only done.
[12/09 15:25:27    736s] Net route status summary:
[12/09 15:25:27    736s]   Clock:       360 (unrouted=0, trialRouted=0, noStatus=0, routed=360, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/09 15:25:27    736s]   Non-clock: 158920 (unrouted=4153, trialRouted=154767, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4150, (crossesIlmBoundary AND tooFewTerms=0)])
[12/09 15:25:27    736s] 
[12/09 15:25:27    736s] CCOPT: Done with clock implementation routing.
[12/09 15:25:27    736s] 
[12/09 15:25:27    736s]   Clock implementation routing done.
[12/09 15:25:27    736s]   Fixed 360 wires.
[12/09 15:25:27    736s]   CCOpt: Starting congestion repair using flow wrapper...
[12/09 15:25:27    736s]     Congestion Repair...
[12/09 15:25:27    736s] *** IncrReplace #1 [begin] : totSession cpu/real = 0:12:16.4/0:12:36.8 (1.0), mem = 2990.2M
[12/09 15:25:27    736s] Info: Disable timing driven in postCTS congRepair.
[12/09 15:25:27    736s] 
[12/09 15:25:27    736s] Starting congRepair ...
[12/09 15:25:27    736s] User Input Parameters:
[12/09 15:25:27    736s] - Congestion Driven    : On
[12/09 15:25:27    736s] - Timing Driven        : Off
[12/09 15:25:27    736s] - Area-Violation Based : On
[12/09 15:25:27    736s] - Start Rollback Level : -5
[12/09 15:25:27    736s] - Legalized            : On
[12/09 15:25:27    736s] - Window Based         : Off
[12/09 15:25:27    736s] - eDen incr mode       : Off
[12/09 15:25:27    736s] - Small incr mode      : Off
[12/09 15:25:27    736s] 
[12/09 15:25:27    736s] Enhanced MH flow has been turned off for floorplan mode.
[12/09 15:25:27    736s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2990.2M, EPOCH TIME: 1670621127.331874
[12/09 15:25:27    736s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.052, REAL:0.062, MEM:2990.2M, EPOCH TIME: 1670621127.393654
[12/09 15:25:27    736s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2990.2M, EPOCH TIME: 1670621127.393784
[12/09 15:25:27    736s] Starting Early Global Route congestion estimation: mem = 2990.2M
[12/09 15:25:27    736s] (I)      ==================== Layers =====================
[12/09 15:25:27    736s] (I)      +-----+----+---------+---------+--------+-------+
[12/09 15:25:27    736s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/09 15:25:27    736s] (I)      +-----+----+---------+---------+--------+-------+
[12/09 15:25:27    736s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/09 15:25:27    736s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/09 15:25:27    736s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/09 15:25:27    736s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/09 15:25:27    736s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/09 15:25:27    736s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/09 15:25:27    736s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/09 15:25:27    736s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/09 15:25:27    736s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/09 15:25:27    736s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/09 15:25:27    736s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/09 15:25:27    736s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/09 15:25:27    736s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/09 15:25:27    736s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/09 15:25:27    736s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/09 15:25:27    736s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/09 15:25:27    736s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/09 15:25:27    736s] (I)      +-----+----+---------+---------+--------+-------+
[12/09 15:25:27    736s] (I)      |  64 | 64 |     RVT | implant |        |       |
[12/09 15:25:27    736s] (I)      |  65 | 65 |     HVT | implant |        |       |
[12/09 15:25:27    736s] (I)      |  66 | 66 |     LVT | implant |        |       |
[12/09 15:25:27    736s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[12/09 15:25:27    736s] (I)      |  67 | 67 | OVERLAP | overlap |        |       |
[12/09 15:25:27    736s] (I)      +-----+----+---------+---------+--------+-------+
[12/09 15:25:27    736s] (I)      Started Import and model ( Curr Mem: 2990.25 MB )
[12/09 15:25:27    736s] (I)      Default power domain name = toplevel_498
[12/09 15:25:27    736s] .== Non-default Options ==
[12/09 15:25:28    737s] (I)      Maximum routing layer                              : 6
[12/09 15:25:28    737s] (I)      Number of threads                                  : 4
[12/09 15:25:28    737s] (I)      Use non-blocking free Dbs wires                    : false
[12/09 15:25:28    737s] (I)      Method to set GCell size                           : row
[12/09 15:25:28    737s] (I)      Counted 10037 PG shapes. We will not process PG shapes layer by layer.
[12/09 15:25:28    737s] (I)      Use row-based GCell size
[12/09 15:25:28    737s] (I)      Use row-based GCell align
[12/09 15:25:28    737s] (I)      layer 0 area = 168000
[12/09 15:25:28    737s] (I)      layer 1 area = 208000
[12/09 15:25:28    737s] (I)      layer 2 area = 208000
[12/09 15:25:28    737s] (I)      layer 3 area = 208000
[12/09 15:25:28    737s] (I)      layer 4 area = 208000
[12/09 15:25:28    737s] (I)      layer 5 area = 208000
[12/09 15:25:28    737s] (I)      GCell unit size   : 4000
[12/09 15:25:28    737s] (I)      GCell multiplier  : 1
[12/09 15:25:28    737s] (I)      GCell row height  : 4000
[12/09 15:25:28    737s] (I)      Actual row height : 4000
[12/09 15:25:28    737s] (I)      GCell align ref   : 0 0
[12/09 15:25:28    737s] [NR-eGR] Track table information for default rule: 
[12/09 15:25:28    737s] [NR-eGR] M1 has no routable track
[12/09 15:25:28    737s] [NR-eGR] M2 has single uniform track structure
[12/09 15:25:28    737s] [NR-eGR] M3 has single uniform track structure
[12/09 15:25:28    737s] [NR-eGR] M4 has single uniform track structure
[12/09 15:25:28    737s] [NR-eGR] M5 has single uniform track structure
[12/09 15:25:28    737s] [NR-eGR] M6 has single uniform track structure
[12/09 15:25:28    737s] (I)      =============== Default via ================
[12/09 15:25:28    737s] (I)      +---+------------------+-------------------+
[12/09 15:25:28    737s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[12/09 15:25:28    737s] (I)      +---+------------------+-------------------+
[12/09 15:25:28    737s] (I)      | 1 |    3  VIA1_X     |   34  VIA1_2CUT_W |
[12/09 15:25:28    737s] (I)      | 2 |    7  VIA2_X     |   39  VIA2_2CUT_N |
[12/09 15:25:28    737s] (I)      | 3 |   11  VIA3_X     |   41  VIA3_2CUT_E |
[12/09 15:25:28    737s] (I)      | 4 |   15  VIA4_X     |   45  VIA4_2CUT_E |
[12/09 15:25:28    737s] (I)      | 5 |   19  VIA5_X     |   51  VIA5_2CUT_N |
[12/09 15:25:28    737s] (I)      | 6 |   23  VIA6_X     |   54  VIA6_2CUT_W |
[12/09 15:25:28    737s] (I)      | 7 |   27  VIA7_X     |   57  VIA7_2CUT_E |
[12/09 15:25:28    737s] (I)      | 8 |   31  VIA8_X     |   62  VIA8_2CUT_W |
[12/09 15:25:28    737s] (I)      +---+------------------+-------------------+
[12/09 15:25:28    737s] [NR-eGR] Read 16854 PG shapes
[12/09 15:25:28    737s] [NR-eGR] Read 0 clock shapes
[12/09 15:25:28    737s] [NR-eGR] Read 0 other shapes
[12/09 15:25:28    737s] [NR-eGR] #Routing Blockages  : 0
[12/09 15:25:28    737s] [NR-eGR] #Instance Blockages : 0
[12/09 15:25:28    737s] [NR-eGR] #PG Blockages       : 16854
[12/09 15:25:28    737s] [NR-eGR] #Halo Blockages     : 0
[12/09 15:25:28    737s] [NR-eGR] #Boundary Blockages : 0
[12/09 15:25:28    737s] [NR-eGR] #Clock Blockages    : 0
[12/09 15:25:28    737s] [NR-eGR] #Other Blockages    : 0
[12/09 15:25:28    737s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/09 15:25:28    737s] [NR-eGR] Num Prerouted Nets = 360  Num Prerouted Wires = 75163
[12/09 15:25:28    737s] [NR-eGR] Read 155130 nets ( ignored 360 )
[12/09 15:25:28    737s] (I)      early_global_route_priority property id does not exist.
[12/09 15:25:28    737s] (I)      Read Num Blocks=16854  Num Prerouted Wires=75163  Num CS=0
[12/09 15:25:28    737s] (I)      Layer 1 (V) : #blockages 4812 : #preroutes 44261
[12/09 15:25:28    737s] (I)      Layer 2 (H) : #blockages 4812 : #preroutes 27642
[12/09 15:25:28    737s] (I)      Layer 3 (V) : #blockages 4812 : #preroutes 3241
[12/09 15:25:28    737s] (I)      Layer 4 (H) : #blockages 2418 : #preroutes 19
[12/09 15:25:28    737s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[12/09 15:25:28    737s] (I)      Number of ignored nets                =    360
[12/09 15:25:28    737s] (I)      Number of connected nets              =      0
[12/09 15:25:28    737s] (I)      Number of fixed nets                  =    360.  Ignored: Yes
[12/09 15:25:28    737s] (I)      Number of clock nets                  =    360.  Ignored: No
[12/09 15:25:28    737s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/09 15:25:28    737s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/09 15:25:28    737s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/09 15:25:28    737s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/09 15:25:28    737s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/09 15:25:28    737s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/09 15:25:28    737s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/09 15:25:28    737s] (I)      Ndr track 0 does not exist
[12/09 15:25:28    737s] (I)      Ndr track 0 does not exist
[12/09 15:25:28    737s] (I)      ---------------------Grid Graph Info--------------------
[12/09 15:25:28    737s] (I)      Routing area        : (0, 0) - (1600000, 1600000)
[12/09 15:25:28    737s] (I)      Core area           : (0, 0) - (1600000, 1600000)
[12/09 15:25:28    737s] (I)      Site width          :   400  (dbu)
[12/09 15:25:28    737s] (I)      Row height          :  4000  (dbu)
[12/09 15:25:28    737s] (I)      GCell row height    :  4000  (dbu)
[12/09 15:25:28    737s] (I)      GCell width         :  4000  (dbu)
[12/09 15:25:28    737s] (I)      GCell height        :  4000  (dbu)
[12/09 15:25:28    737s] (I)      Grid                :   400   400     6
[12/09 15:25:28    737s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/09 15:25:28    737s] (I)      Vertical capacity   :     0  4000     0  4000     0  4000
[12/09 15:25:28    737s] (I)      Horizontal capacity :     0     0  4000     0  4000     0
[12/09 15:25:28    737s] (I)      Default wire width  :   180   200   200   200   200   200
[12/09 15:25:28    737s] (I)      Default wire space  :   180   200   200   200   200   200
[12/09 15:25:28    737s] (I)      Default wire pitch  :   360   400   400   400   400   400
[12/09 15:25:28    737s] (I)      Default pitch size  :   360   400   400   400   400   400
[12/09 15:25:28    737s] (I)      First track coord   :     0   200   200   200   200   200
[12/09 15:25:28    737s] (I)      Num tracks per GCell: 11.11 10.00 10.00 10.00 10.00 10.00
[12/09 15:25:28    737s] (I)      Total num of tracks :     0  4000  4000  4000  4000  4000
[12/09 15:25:28    737s] (I)      Num of masks        :     1     1     1     1     1     1
[12/09 15:25:28    737s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/09 15:25:28    737s] (I)      --------------------------------------------------------
[12/09 15:25:28    737s] 
[12/09 15:25:28    737s] [NR-eGR] ============ Routing rule table ============
[12/09 15:25:28    737s] [NR-eGR] Rule id: 0  Nets: 0
[12/09 15:25:28    737s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[12/09 15:25:28    737s] (I)                    Layer    2    3    4    5    6 
[12/09 15:25:28    737s] (I)                    Pitch  800  800  800  800  800 
[12/09 15:25:28    737s] (I)             #Used tracks    2    2    2    2    2 
[12/09 15:25:28    737s] (I)       #Fully used tracks    1    1    1    1    1 
[12/09 15:25:28    737s] [NR-eGR] Rule id: 1  Nets: 154770
[12/09 15:25:28    737s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/09 15:25:28    737s] (I)                    Layer    2    3    4    5    6 
[12/09 15:25:28    737s] (I)                    Pitch  400  400  400  400  400 
[12/09 15:25:28    737s] (I)             #Used tracks    1    1    1    1    1 
[12/09 15:25:28    737s] (I)       #Fully used tracks    1    1    1    1    1 
[12/09 15:25:28    737s] [NR-eGR] ========================================
[12/09 15:25:28    737s] [NR-eGR] 
[12/09 15:25:28    737s] (I)      =============== Blocked Tracks ===============
[12/09 15:25:28    737s] (I)      +-------+---------+----------+---------------+
[12/09 15:25:28    737s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/09 15:25:28    737s] (I)      +-------+---------+----------+---------------+
[12/09 15:25:28    737s] (I)      |     1 |       0 |        0 |         0.00% |
[12/09 15:25:28    737s] (I)      |     2 | 1600000 |    30800 |         1.93% |
[12/09 15:25:28    737s] (I)      |     3 | 1600000 |    14400 |         0.90% |
[12/09 15:25:28    737s] (I)      |     4 | 1600000 |    30800 |         1.93% |
[12/09 15:25:28    737s] (I)      |     5 | 1600000 |    64000 |         4.00% |
[12/09 15:25:28    737s] (I)      |     6 | 1600000 |        0 |         0.00% |
[12/09 15:25:28    737s] (I)      +-------+---------+----------+---------------+
[12/09 15:25:28    737s] (I)      Finished Import and model ( CPU: 1.26 sec, Real: 1.54 sec, Curr Mem: 3026.86 MB )
[12/09 15:25:28    737s] (I)      Reset routing kernel
[12/09 15:25:28    737s] (I)      Started Global Routing ( Curr Mem: 3026.86 MB )
[12/09 15:25:28    737s] (I)      totalPins=549210  totalGlobalPin=530568 (96.61%)
[12/09 15:25:29    737s] (I)      total 2D Cap : 7930800 = (3152800 H, 4778000 V)
[12/09 15:25:29    737s] [NR-eGR] Layer group 1: route 154770 net(s) in layer range [2, 6]
[12/09 15:25:29    737s] (I)      
[12/09 15:25:29    737s] (I)      ============  Phase 1a Route ============
[12/09 15:25:30    739s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/09 15:25:30    739s] (I)      Usage: 1575560 = (837239 H, 738321 V) = (26.56% H, 15.45% V) = (1.674e+06um H, 1.477e+06um V)
[12/09 15:25:30    739s] (I)      
[12/09 15:25:30    739s] (I)      ============  Phase 1b Route ============
[12/09 15:25:30    739s] (I)      Usage: 1575768 = (837316 H, 738452 V) = (26.56% H, 15.46% V) = (1.675e+06um H, 1.477e+06um V)
[12/09 15:25:30    739s] (I)      Overflow of layer group 1: 0.08% H + 0.00% V. EstWL: 3.151536e+06um
[12/09 15:25:30    739s] (I)      Congestion metric : 0.08%H 0.00%V, 0.08%HV
[12/09 15:25:30    739s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/09 15:25:30    739s] (I)      
[12/09 15:25:30    739s] (I)      ============  Phase 1c Route ============
[12/09 15:25:30    739s] (I)      Level2 Grid: 80 x 80
[12/09 15:25:30    739s] (I)      Usage: 1575768 = (837316 H, 738452 V) = (26.56% H, 15.46% V) = (1.675e+06um H, 1.477e+06um V)
[12/09 15:25:30    739s] (I)      
[12/09 15:25:30    739s] (I)      ============  Phase 1d Route ============
[12/09 15:25:31    739s] (I)      Usage: 1575904 = (837321 H, 738583 V) = (26.56% H, 15.46% V) = (1.675e+06um H, 1.477e+06um V)
[12/09 15:25:31    739s] (I)      
[12/09 15:25:31    739s] (I)      ============  Phase 1e Route ============
[12/09 15:25:31    739s] (I)      Usage: 1575904 = (837321 H, 738583 V) = (26.56% H, 15.46% V) = (1.675e+06um H, 1.477e+06um V)
[12/09 15:25:31    739s] [NR-eGR] Early Global Route overflow of layer group 1: 0.07% H + 0.00% V. EstWL: 3.151808e+06um
[12/09 15:25:31    739s] (I)      
[12/09 15:25:31    739s] (I)      ============  Phase 1l Route ============
[12/09 15:25:31    740s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/09 15:25:31    740s] (I)      Layer  2:    1586783    707057       112           0     1596000    ( 0.00%) 
[12/09 15:25:31    740s] (I)      Layer  3:    1586081    714842       159           0     1596000    ( 0.00%) 
[12/09 15:25:31    740s] (I)      Layer  4:    1586783    364065         0           0     1596000    ( 0.00%) 
[12/09 15:25:31    740s] (I)      Layer  5:    1564328    257617       399           0     1596000    ( 0.00%) 
[12/09 15:25:31    740s] (I)      Layer  6:    1596000     35185         0           0     1596000    ( 0.00%) 
[12/09 15:25:31    740s] (I)      Total:       7919975   2078766       670           0     7980000    ( 0.00%) 
[12/09 15:25:31    740s] (I)      
[12/09 15:25:31    740s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/09 15:25:31    740s] [NR-eGR]                        OverCon           OverCon           OverCon            
[12/09 15:25:31    740s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[12/09 15:25:31    740s] [NR-eGR]        Layer             (1-2)             (3-4)             (5-6)    OverCon
[12/09 15:25:31    740s] [NR-eGR] --------------------------------------------------------------------------------
[12/09 15:25:31    740s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/09 15:25:31    740s] [NR-eGR]      M2 ( 2)        98( 0.06%)         1( 0.00%)         0( 0.00%)   ( 0.06%) 
[12/09 15:25:31    740s] [NR-eGR]      M3 ( 3)       119( 0.07%)         6( 0.00%)         0( 0.00%)   ( 0.08%) 
[12/09 15:25:31    740s] [NR-eGR]      M4 ( 4)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/09 15:25:31    740s] [NR-eGR]      M5 ( 5)       213( 0.13%)        33( 0.02%)         3( 0.00%)   ( 0.16%) 
[12/09 15:25:31    740s] [NR-eGR]      M6 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/09 15:25:31    740s] [NR-eGR] --------------------------------------------------------------------------------
[12/09 15:25:31    740s] [NR-eGR]        Total       430( 0.05%)        40( 0.01%)         3( 0.00%)   ( 0.06%) 
[12/09 15:25:31    740s] [NR-eGR] 
[12/09 15:25:31    740s] (I)      Finished Global Routing ( CPU: 3.04 sec, Real: 2.89 sec, Curr Mem: 3026.86 MB )
[12/09 15:25:31    740s] (I)      total 2D Cap : 7936800 = (3155200 H, 4781600 V)
[12/09 15:25:31    740s] [NR-eGR] Overflow after Early Global Route 0.03% H + 0.00% V
[12/09 15:25:31    740s] Early Global Route congestion estimation runtime: 4.46 seconds, mem = 3026.9M
[12/09 15:25:31    740s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:4.341, REAL:4.465, MEM:3026.9M, EPOCH TIME: 1670621131.858701
[12/09 15:25:31    740s] OPERPROF: Starting HotSpotCal at level 1, MEM:3026.9M, EPOCH TIME: 1670621131.858738
[12/09 15:25:31    740s] [hotspot] +------------+---------------+---------------+
[12/09 15:25:31    740s] [hotspot] |            |   max hotspot | total hotspot |
[12/09 15:25:31    740s] [hotspot] +------------+---------------+---------------+
[12/09 15:25:31    740s] [hotspot] | normalized |          3.02 |          3.02 |
[12/09 15:25:31    740s] [hotspot] +------------+---------------+---------------+
[12/09 15:25:31    740s] Local HotSpot Analysis: normalized max congestion hotspot area = 3.02, normalized total congestion hotspot area = 3.02 (area is in unit of 4 std-cell row bins)
[12/09 15:25:31    740s] [hotspot] max/total 3.02/3.02, big hotspot (>10) total 0.00
[12/09 15:25:31    740s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[12/09 15:25:31    740s] [hotspot] +-----+-------------------------------------+---------------+
[12/09 15:25:31    740s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/09 15:25:31    740s] [hotspot] +-----+-------------------------------------+---------------+
[12/09 15:25:31    740s] [hotspot] |  1  |   624.00   480.00   656.00   512.00 |        3.02   |
[12/09 15:25:31    740s] [hotspot] +-----+-------------------------------------+---------------+
[12/09 15:25:31    740s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.031, REAL:0.071, MEM:3026.9M, EPOCH TIME: 1670621131.930200
[12/09 15:25:31    740s] Skipped repairing congestion.
[12/09 15:25:31    740s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:3026.9M, EPOCH TIME: 1670621131.930315
[12/09 15:25:31    740s] Starting Early Global Route wiring: mem = 3026.9M
[12/09 15:25:32    741s] (I)      ============= Track Assignment ============
[12/09 15:25:32    741s] (I)      Started Track Assignment (4T) ( Curr Mem: 3026.86 MB )
[12/09 15:25:32    741s] (I)      Initialize Track Assignment ( max pin layer : 9 )
[12/09 15:25:32    741s] (I)      Run Multi-thread track assignment
[12/09 15:25:33    743s] (I)      Finished Track Assignment (4T) ( CPU: 2.68 sec, Real: 1.56 sec, Curr Mem: 3123.52 MB )
[12/09 15:25:33    743s] (I)      Started Export ( Curr Mem: 3123.52 MB )
[12/09 15:25:34    744s] [NR-eGR]             Length (um)     Vias 
[12/09 15:25:34    744s] [NR-eGR] ---------------------------------
[12/09 15:25:34    744s] [NR-eGR]  M1  (1H)             0   580618 
[12/09 15:25:34    744s] [NR-eGR]  M2  (2V)        943077   825376 
[12/09 15:25:34    744s] [NR-eGR]  M3  (3H)       1278183   127646 
[12/09 15:25:34    744s] [NR-eGR]  M4  (4V)        639781    54148 
[12/09 15:25:34    744s] [NR-eGR]  M5  (5H)        514923     4592 
[12/09 15:25:34    744s] [NR-eGR]  M6  (6V)         70670        0 
[12/09 15:25:34    744s] [NR-eGR]  M7  (7H)             0        0 
[12/09 15:25:34    744s] [NR-eGR]  M8  (8V)             0        0 
[12/09 15:25:34    744s] [NR-eGR]  M9  (9H)             0        0 
[12/09 15:25:34    744s] [NR-eGR] ---------------------------------
[12/09 15:25:34    744s] [NR-eGR]      Total      3446634  1592380 
[12/09 15:25:34    744s] [NR-eGR] --------------------------------------------------------------------------
[12/09 15:25:34    744s] [NR-eGR] Total half perimeter of net bounding box: 2635776um
[12/09 15:25:34    744s] [NR-eGR] Total length: 3446634um, number of vias: 1592380
[12/09 15:25:34    744s] [NR-eGR] --------------------------------------------------------------------------
[12/09 15:25:34    744s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[12/09 15:25:34    744s] [NR-eGR] --------------------------------------------------------------------------
[12/09 15:25:35    745s] (I)      Finished Export ( CPU: 1.64 sec, Real: 1.46 sec, Curr Mem: 3123.52 MB )
[12/09 15:25:35    745s] Early Global Route wiring runtime: 3.37 seconds, mem = 3123.5M
[12/09 15:25:35    745s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:4.618, REAL:3.367, MEM:3123.5M, EPOCH TIME: 1670621135.297721
[12/09 15:25:35    745s] Tdgp not successfully inited but do clear! skip clearing
[12/09 15:25:35    745s] End of congRepair (cpu=0:00:09.1, real=0:00:08.0)
[12/09 15:25:35    745s] *** IncrReplace #1 [finish] : cpu/real = 0:00:09.1/0:00:08.1 (1.1), totSession cpu/real = 0:12:25.5/0:12:44.9 (1.0), mem = 3123.5M
[12/09 15:25:35    745s] 
[12/09 15:25:35    745s] =============================================================================================
[12/09 15:25:35    745s]  Step TAT Report for IncrReplace #1                                             21.10-p004_1
[12/09 15:25:35    745s] =============================================================================================
[12/09 15:25:35    745s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/09 15:25:35    745s] ---------------------------------------------------------------------------------------------
[12/09 15:25:35    745s] [ MISC                   ]          0:00:08.1  ( 100.0 % )     0:00:08.1 /  0:00:09.1    1.1
[12/09 15:25:35    745s] ---------------------------------------------------------------------------------------------
[12/09 15:25:35    745s]  IncrReplace #1 TOTAL               0:00:08.1  ( 100.0 % )     0:00:08.1 /  0:00:09.1    1.1
[12/09 15:25:35    745s] ---------------------------------------------------------------------------------------------
[12/09 15:25:35    745s] 
[12/09 15:25:35    745s]     Congestion Repair done. (took cpu=0:00:09.1 real=0:00:08.1)
[12/09 15:25:35    745s]   CCOpt: Starting congestion repair using flow wrapper done.
[12/09 15:25:35    745s] OPERPROF: Starting DPlace-Init at level 1, MEM:3123.5M, EPOCH TIME: 1670621135.590203
[12/09 15:25:35    745s] z: 2, totalTracks: 1
[12/09 15:25:35    745s] z: 4, totalTracks: 1
[12/09 15:25:35    745s] z: 6, totalTracks: 1
[12/09 15:25:35    745s] z: 8, totalTracks: 1
[12/09 15:25:35    745s] All LLGs are deleted
[12/09 15:25:35    745s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3123.5M, EPOCH TIME: 1670621135.767903
[12/09 15:25:35    745s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:3123.5M, EPOCH TIME: 1670621135.768776
[12/09 15:25:35    745s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3123.5M, EPOCH TIME: 1670621135.882769
[12/09 15:25:35    745s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3123.5M, EPOCH TIME: 1670621135.889168
[12/09 15:25:35    745s] Core basic site is TSMC65ADV10TSITE
[12/09 15:25:35    745s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3123.5M, EPOCH TIME: 1670621135.912204
[12/09 15:25:35    745s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.009, REAL:0.049, MEM:3123.5M, EPOCH TIME: 1670621135.961501
[12/09 15:25:35    745s] Fast DP-INIT is on for default
[12/09 15:25:36    745s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.072, REAL:0.144, MEM:3123.5M, EPOCH TIME: 1670621136.032774
[12/09 15:25:36    745s] 
[12/09 15:25:36    745s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/09 15:25:36    745s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.223, REAL:0.437, MEM:3123.5M, EPOCH TIME: 1670621136.319588
[12/09 15:25:36    745s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:01.0, mem=3123.5MB).
[12/09 15:25:36    745s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.410, REAL:0.799, MEM:3123.5M, EPOCH TIME: 1670621136.389048
[12/09 15:25:36    745s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:14.1 real=0:00:14.8)
[12/09 15:25:36    745s]   Leaving CCOpt scope - extractRC...
[12/09 15:25:36    745s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[12/09 15:25:36    745s] Extraction called for design 'toplevel_498' of instances=166107 and nets=159280 using extraction engine 'preRoute' .
[12/09 15:25:36    745s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/09 15:25:36    745s] Type 'man IMPEXT-3530' for more detail.
[12/09 15:25:36    745s] PreRoute RC Extraction called for design toplevel_498.
[12/09 15:25:36    745s] RC Extraction called in multi-corner(1) mode.
[12/09 15:25:36    745s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/09 15:25:36    745s] Type 'man IMPEXT-6197' for more detail.
[12/09 15:25:36    745s] RCMode: PreRoute
[12/09 15:25:36    745s]       RC Corner Indexes            0   
[12/09 15:25:36    745s] Capacitance Scaling Factor   : 1.00000 
[12/09 15:25:36    745s] Resistance Scaling Factor    : 1.00000 
[12/09 15:25:36    745s] Clock Cap. Scaling Factor    : 1.00000 
[12/09 15:25:36    745s] Clock Res. Scaling Factor    : 1.00000 
[12/09 15:25:36    745s] Shrink Factor                : 1.00000
[12/09 15:25:36    745s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/09 15:25:36    746s] LayerId::1 widthSet size::1
[12/09 15:25:36    746s] LayerId::2 widthSet size::1
[12/09 15:25:36    746s] LayerId::3 widthSet size::1
[12/09 15:25:36    746s] LayerId::4 widthSet size::1
[12/09 15:25:36    746s] LayerId::5 widthSet size::1
[12/09 15:25:36    746s] LayerId::6 widthSet size::1
[12/09 15:25:36    746s] LayerId::7 widthSet size::1
[12/09 15:25:36    746s] LayerId::8 widthSet size::1
[12/09 15:25:36    746s] LayerId::9 widthSet size::1
[12/09 15:25:36    746s] Updating RC grid for preRoute extraction ...
[12/09 15:25:36    746s] eee: pegSigSF::1.070000
[12/09 15:25:36    746s] Initializing multi-corner resistance tables ...
[12/09 15:25:37    746s] eee: l::1 avDens::0.107317 usedTrk::17600.000000 availTrk::164000.000000 sigTrk::17600.000000
[12/09 15:25:37    746s] eee: l::2 avDens::0.294712 usedTrk::47153.854717 availTrk::160000.000000 sigTrk::47153.854717
[12/09 15:25:37    746s] eee: l::3 avDens::0.393286 usedTrk::62965.149564 availTrk::160100.000000 sigTrk::62965.149564
[12/09 15:25:37    746s] eee: l::4 avDens::0.199932 usedTrk::31989.058022 availTrk::160000.000000 sigTrk::31989.058022
[12/09 15:25:37    746s] eee: l::5 avDens::0.160166 usedTrk::25770.750048 availTrk::160900.000000 sigTrk::25770.750048
[12/09 15:25:37    746s] eee: l::6 avDens::0.036204 usedTrk::3533.495253 availTrk::97600.000000 sigTrk::3533.495253
[12/09 15:25:37    746s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/09 15:25:37    746s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/09 15:25:37    746s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/09 15:25:37    746s] {RT default_rc_corner 0 6 6 0}
[12/09 15:25:37    746s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.290679 ; uaWl: 1.000000 ; uaWlH: 0.359519 ; aWlH: 0.000000 ; Pmax: 0.859200 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 81 ; 
[12/09 15:25:38    747s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.2  Real Time: 0:00:02.0  MEM: 3123.516M)
[12/09 15:25:38    747s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/09 15:25:38    747s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:01.2 real=0:00:02.0)
[12/09 15:25:38    747s]   Clock tree timing engine global stage delay update for slowDC:setup.late...
[12/09 15:25:38    747s] End AAE Lib Interpolated Model. (MEM=3123.52 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/09 15:25:39    748s]   Clock tree timing engine global stage delay update for slowDC:setup.late done. (took cpu=0:00:01.1 real=0:00:01.1)
[12/09 15:25:40    748s]   Clock DAG stats after clustering cong repair call:
[12/09 15:25:40    748s]     cell counts      : b=349, i=2, icg=0, nicg=1, l=4, total=356
[12/09 15:25:40    748s]     misc counts      : r=4, pp=2
[12/09 15:25:40    748s]     cell areas       : b=3700.400um^2, i=18.400um^2, icg=0.000um^2, nicg=12.800um^2, l=51.600um^2, total=3783.200um^2
[12/09 15:25:40    748s]     cell capacitance : b=2.351pF, i=0.052pF, icg=0.000pF, nicg=0.009pF, l=0.099pF, total=2.511pF
[12/09 15:25:40    748s]     sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/09 15:25:40    748s]     wire capacitance : top=0.000pF, trunk=1.480pF, leaf=12.655pF, total=14.135pF
[12/09 15:25:40    748s]     wire lengths     : top=0.000um, trunk=12817.295um, leaf=112329.641um, total=125146.937um
[12/09 15:25:40    748s]     hp wire lengths  : top=0.000um, trunk=8803.000um, leaf=28865.500um, total=37668.500um
[12/09 15:25:40    748s]   Clock DAG net violations after clustering cong repair call:
[12/09 15:25:40    748s]     Remaining Transition : {count=3, worst=[0.020ns, 0.019ns, 0.012ns]} avg=0.017ns sd=0.005ns sum=0.051ns
[12/09 15:25:40    748s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[12/09 15:25:40    748s]     Trunk : target=0.118ns count=43 avg=0.064ns sd=0.034ns min=0.000ns max=0.138ns {19 <= 0.071ns, 21 <= 0.094ns, 0 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns} {0 <= 0.124ns, 1 <= 0.130ns, 2 <= 0.142ns, 0 <= 0.177ns, 0 > 0.177ns}
[12/09 15:25:40    748s]     Leaf  : target=0.118ns count=320 avg=0.085ns sd=0.012ns min=0.017ns max=0.102ns {27 <= 0.071ns, 292 <= 0.094ns, 1 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/09 15:25:40    748s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[12/09 15:25:40    748s]      Bufs: BUFX16MA10TR: 59 FRICGX11BA10TR: 290 
[12/09 15:25:40    748s]      Invs: INVX16BA10TR: 2 
[12/09 15:25:40    748s]     NICGs: AND2X11MA10TR: 1 
[12/09 15:25:40    748s]    Logics: BUFZX16MA10TR: 1 NAND2X8BA10TR: 1 NOR2X8AA10TR: 2 
[12/09 15:25:40    748s]   Clock DAG hash after clustering cong repair call: 5400537897557395333 4216924745694647539
[12/09 15:25:40    748s]   Clock DAG hash after clustering cong repair call: 5400537897557395333 4216924745694647539
[12/09 15:25:41    749s]   Primary reporting skew groups after clustering cong repair call:
[12/09 15:25:41    749s]     skew_group my_clk/mode: insertion delay [min=0.229, max=0.557, avg=0.519, sd=0.017], skew [0.328 vs 0.058*], 96.9% {0.488, 0.545} (wid=0.102 ws=0.066) (gid=0.472 gs=0.290)
[12/09 15:25:41    749s]         min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_18_/CK
[12/09 15:25:41    749s]         max path sink: vproc_top_u_core_gen_regfile_ff_register_file_i/rf_reg_q_reg_31__7_/CK
[12/09 15:25:41    749s]   Skew group summary after clustering cong repair call:
[12/09 15:25:41    749s]     skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.217, max=0.257, avg=0.244, sd=0.020], skew [0.039 vs 0.058], 100% {0.217, 0.257} (wid=0.047 ws=0.001) (gid=0.210 gs=0.038)
[12/09 15:25:41    749s]     skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.257, max=0.257, avg=0.257, sd=0.000], skew [0.000 vs 0.058], 100% {0.257, 0.257} (wid=0.047 ws=0.000) (gid=0.210 gs=0.000)
[12/09 15:25:41    749s]     skew_group my_clk/mode: insertion delay [min=0.229, max=0.557, avg=0.519, sd=0.017], skew [0.328 vs 0.058*], 96.9% {0.488, 0.545} (wid=0.102 ws=0.066) (gid=0.472 gs=0.290)
[12/09 15:25:41    749s]   CongRepair After Initial Clustering done. (took cpu=0:00:18.2 real=0:00:20.4)
[12/09 15:25:41    749s]   Stage::Clustering done. (took cpu=0:00:45.6 real=0:00:54.7)
[12/09 15:25:41    749s]   Stage::DRV Fixing...
[12/09 15:25:41    749s]   Fixing clock tree slew time and max cap violations...
[12/09 15:25:41    749s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 5400537897557395333 4216924745694647539
[12/09 15:25:41    749s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[12/09 15:25:42    750s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[12/09 15:25:42    750s]       cell counts      : b=349, i=2, icg=0, nicg=1, l=4, total=356
[12/09 15:25:42    750s]       misc counts      : r=4, pp=2
[12/09 15:25:42    750s]       cell areas       : b=3697.600um^2, i=18.400um^2, icg=0.000um^2, nicg=12.800um^2, l=51.600um^2, total=3780.400um^2
[12/09 15:25:42    750s]       cell capacitance : b=2.346pF, i=0.052pF, icg=0.000pF, nicg=0.009pF, l=0.099pF, total=2.506pF
[12/09 15:25:42    750s]       sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/09 15:25:42    750s]       wire capacitance : top=0.000pF, trunk=1.480pF, leaf=12.655pF, total=14.134pF
[12/09 15:25:42    750s]       wire lengths     : top=0.000um, trunk=12814.895um, leaf=112329.441um, total=125144.337um
[12/09 15:25:42    750s]       hp wire lengths  : top=0.000um, trunk=8803.000um, leaf=28865.500um, total=37668.500um
[12/09 15:25:42    750s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[12/09 15:25:42    750s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[12/09 15:25:42    750s]       Trunk : target=0.118ns count=43 avg=0.063ns sd=0.030ns min=0.000ns max=0.114ns {19 <= 0.071ns, 21 <= 0.094ns, 0 <= 0.106ns, 2 <= 0.112ns, 1 <= 0.118ns}
[12/09 15:25:42    750s]       Leaf  : target=0.118ns count=320 avg=0.085ns sd=0.012ns min=0.017ns max=0.102ns {27 <= 0.071ns, 292 <= 0.094ns, 1 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/09 15:25:42    750s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[12/09 15:25:42    750s]        Bufs: BUFX16MA10TR: 56 FRICGX13BA10TR: 1 FRICGX11BA10TR: 292 
[12/09 15:25:42    750s]        Invs: INVX16BA10TR: 2 
[12/09 15:25:42    750s]       NICGs: AND2X11MA10TR: 1 
[12/09 15:25:42    750s]      Logics: BUFZX16MA10TR: 1 NAND2X8BA10TR: 1 NOR2X8AA10TR: 2 
[12/09 15:25:42    750s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 9124412529748469094 6350931443765071464
[12/09 15:25:42    750s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 9124412529748469094 6350931443765071464
[12/09 15:25:42    750s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[12/09 15:25:42    750s]       skew_group my_clk/mode: insertion delay [min=0.229, max=0.557], skew [0.328 vs 0.058*]
[12/09 15:25:42    750s]           min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_18_/CK
[12/09 15:25:42    750s]           max path sink: vproc_top_u_core_gen_regfile_ff_register_file_i/rf_reg_q_reg_31__7_/CK
[12/09 15:25:42    750s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[12/09 15:25:42    750s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.217, max=0.257], skew [0.039 vs 0.058]
[12/09 15:25:42    750s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.257, max=0.257], skew [0.000 vs 0.058]
[12/09 15:25:42    750s]       skew_group my_clk/mode: insertion delay [min=0.229, max=0.557], skew [0.328 vs 0.058*]
[12/09 15:25:42    750s]     Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/09 15:25:42    750s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.9 real=0:00:01.2)
[12/09 15:25:42    750s]   Fixing clock tree slew time and max cap violations - detailed pass...
[12/09 15:25:42    750s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 9124412529748469094 6350931443765071464
[12/09 15:25:42    750s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[12/09 15:25:43    751s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/09 15:25:43    751s]       cell counts      : b=349, i=2, icg=0, nicg=1, l=4, total=356
[12/09 15:25:43    751s]       misc counts      : r=4, pp=2
[12/09 15:25:43    751s]       cell areas       : b=3697.600um^2, i=18.400um^2, icg=0.000um^2, nicg=12.800um^2, l=51.600um^2, total=3780.400um^2
[12/09 15:25:43    751s]       cell capacitance : b=2.346pF, i=0.052pF, icg=0.000pF, nicg=0.009pF, l=0.099pF, total=2.506pF
[12/09 15:25:43    751s]       sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/09 15:25:43    751s]       wire capacitance : top=0.000pF, trunk=1.480pF, leaf=12.655pF, total=14.134pF
[12/09 15:25:43    751s]       wire lengths     : top=0.000um, trunk=12814.895um, leaf=112329.441um, total=125144.337um
[12/09 15:25:43    751s]       hp wire lengths  : top=0.000um, trunk=8803.000um, leaf=28865.500um, total=37668.500um
[12/09 15:25:43    751s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[12/09 15:25:43    751s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/09 15:25:43    751s]       Trunk : target=0.118ns count=43 avg=0.063ns sd=0.030ns min=0.000ns max=0.114ns {19 <= 0.071ns, 21 <= 0.094ns, 0 <= 0.106ns, 2 <= 0.112ns, 1 <= 0.118ns}
[12/09 15:25:43    751s]       Leaf  : target=0.118ns count=320 avg=0.085ns sd=0.012ns min=0.017ns max=0.102ns {27 <= 0.071ns, 292 <= 0.094ns, 1 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/09 15:25:43    751s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[12/09 15:25:43    751s]        Bufs: BUFX16MA10TR: 56 FRICGX13BA10TR: 1 FRICGX11BA10TR: 292 
[12/09 15:25:43    751s]        Invs: INVX16BA10TR: 2 
[12/09 15:25:43    751s]       NICGs: AND2X11MA10TR: 1 
[12/09 15:25:43    751s]      Logics: BUFZX16MA10TR: 1 NAND2X8BA10TR: 1 NOR2X8AA10TR: 2 
[12/09 15:25:43    751s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 9124412529748469094 6350931443765071464
[12/09 15:25:43    751s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 9124412529748469094 6350931443765071464
[12/09 15:25:44    751s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/09 15:25:44    751s]       skew_group my_clk/mode: insertion delay [min=0.229, max=0.557, avg=0.519, sd=0.017], skew [0.328 vs 0.058*], 96.9% {0.488, 0.545} (wid=0.102 ws=0.066) (gid=0.472 gs=0.290)
[12/09 15:25:44    751s]           min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_18_/CK
[12/09 15:25:44    751s]           max path sink: vproc_top_u_core_gen_regfile_ff_register_file_i/rf_reg_q_reg_31__7_/CK
[12/09 15:25:44    751s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/09 15:25:44    751s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.217, max=0.257, avg=0.244, sd=0.020], skew [0.039 vs 0.058], 100% {0.217, 0.257} (wid=0.047 ws=0.001) (gid=0.210 gs=0.038)
[12/09 15:25:44    751s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.257, max=0.257, avg=0.257, sd=0.000], skew [0.000 vs 0.058], 100% {0.257, 0.257} (wid=0.047 ws=0.000) (gid=0.210 gs=0.000)
[12/09 15:25:44    751s]       skew_group my_clk/mode: insertion delay [min=0.229, max=0.557, avg=0.519, sd=0.017], skew [0.328 vs 0.058*], 96.9% {0.488, 0.545} (wid=0.102 ws=0.066) (gid=0.472 gs=0.290)
[12/09 15:25:44    751s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/09 15:25:44    751s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:01.1 real=0:00:01.4)
[12/09 15:25:44    751s]   Stage::DRV Fixing done. (took cpu=0:00:02.0 real=0:00:02.7)
[12/09 15:25:44    751s]   Stage::Insertion Delay Reduction...
[12/09 15:25:44    751s]   Removing unnecessary root buffering...
[12/09 15:25:44    751s]     Clock DAG hash before 'Removing unnecessary root buffering': 9124412529748469094 6350931443765071464
[12/09 15:25:45    752s]     Clock DAG stats after 'Removing unnecessary root buffering':
[12/09 15:25:45    752s]       cell counts      : b=347, i=2, icg=0, nicg=1, l=4, total=354
[12/09 15:25:45    752s]       misc counts      : r=4, pp=2
[12/09 15:25:45    752s]       cell areas       : b=3675.200um^2, i=18.400um^2, icg=0.000um^2, nicg=12.800um^2, l=51.600um^2, total=3758.000um^2
[12/09 15:25:45    752s]       cell capacitance : b=2.330pF, i=0.052pF, icg=0.000pF, nicg=0.009pF, l=0.099pF, total=2.489pF
[12/09 15:25:45    752s]       sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/09 15:25:45    752s]       wire capacitance : top=0.000pF, trunk=1.476pF, leaf=12.655pF, total=14.131pF
[12/09 15:25:45    752s]       wire lengths     : top=0.000um, trunk=12783.895um, leaf=112329.841um, total=125113.737um
[12/09 15:25:45    752s]       hp wire lengths  : top=0.000um, trunk=8781.400um, leaf=28865.500um, total=37646.900um
[12/09 15:25:45    752s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[12/09 15:25:45    752s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[12/09 15:25:45    752s]       Trunk : target=0.118ns count=41 avg=0.064ns sd=0.029ns min=0.000ns max=0.110ns {17 <= 0.071ns, 21 <= 0.094ns, 0 <= 0.106ns, 3 <= 0.112ns, 0 <= 0.118ns}
[12/09 15:25:45    752s]       Leaf  : target=0.118ns count=320 avg=0.085ns sd=0.011ns min=0.017ns max=0.102ns {27 <= 0.071ns, 292 <= 0.094ns, 1 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/09 15:25:45    752s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[12/09 15:25:45    752s]        Bufs: BUFX16MA10TR: 54 FRICGX13BA10TR: 2 FRICGX11BA10TR: 291 
[12/09 15:25:45    752s]        Invs: INVX16BA10TR: 2 
[12/09 15:25:45    752s]       NICGs: AND2X11MA10TR: 1 
[12/09 15:25:45    752s]      Logics: BUFZX16MA10TR: 1 NAND2X8BA10TR: 1 NOR2X8AA10TR: 2 
[12/09 15:25:45    752s]     Clock DAG hash after 'Removing unnecessary root buffering': 14978915687683296732 2807454551212492306
[12/09 15:25:45    752s]     Clock DAG hash after 'Removing unnecessary root buffering': 14978915687683296732 2807454551212492306
[12/09 15:25:45    752s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[12/09 15:25:45    752s]       skew_group my_clk/mode: insertion delay [min=0.229, max=0.557], skew [0.328 vs 0.058*]
[12/09 15:25:45    752s]           min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_18_/CK
[12/09 15:25:45    752s]           max path sink: vproc_top_u_core_gen_regfile_ff_register_file_i/rf_reg_q_reg_31__7_/CK
[12/09 15:25:45    752s]     Skew group summary after 'Removing unnecessary root buffering':
[12/09 15:25:45    752s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.217, max=0.257], skew [0.039 vs 0.058]
[12/09 15:25:45    752s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.257, max=0.257], skew [0.000 vs 0.058]
[12/09 15:25:45    752s]       skew_group my_clk/mode: insertion delay [min=0.229, max=0.557], skew [0.328 vs 0.058*]
[12/09 15:25:45    752s]     Legalizer API calls during this step: 35 succeeded with high effort: 35 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/09 15:25:45    752s]   Removing unnecessary root buffering done. (took cpu=0:00:00.7 real=0:00:01.0)
[12/09 15:25:45    752s]   Removing unconstrained drivers...
[12/09 15:25:45    752s]     Clock DAG hash before 'Removing unconstrained drivers': 14978915687683296732 2807454551212492306
[12/09 15:25:45    752s]     Clock DAG stats after 'Removing unconstrained drivers':
[12/09 15:25:45    752s]       cell counts      : b=347, i=2, icg=0, nicg=1, l=4, total=354
[12/09 15:25:45    752s]       misc counts      : r=4, pp=2
[12/09 15:25:45    752s]       cell areas       : b=3675.200um^2, i=18.400um^2, icg=0.000um^2, nicg=12.800um^2, l=51.600um^2, total=3758.000um^2
[12/09 15:25:45    752s]       cell capacitance : b=2.330pF, i=0.052pF, icg=0.000pF, nicg=0.009pF, l=0.099pF, total=2.489pF
[12/09 15:25:45    752s]       sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/09 15:25:45    752s]       wire capacitance : top=0.000pF, trunk=1.476pF, leaf=12.655pF, total=14.131pF
[12/09 15:25:45    752s]       wire lengths     : top=0.000um, trunk=12783.895um, leaf=112329.841um, total=125113.737um
[12/09 15:25:45    752s]       hp wire lengths  : top=0.000um, trunk=8781.400um, leaf=28865.500um, total=37646.900um
[12/09 15:25:45    752s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[12/09 15:25:45    752s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[12/09 15:25:45    752s]       Trunk : target=0.118ns count=41 avg=0.064ns sd=0.029ns min=0.000ns max=0.110ns {17 <= 0.071ns, 21 <= 0.094ns, 0 <= 0.106ns, 3 <= 0.112ns, 0 <= 0.118ns}
[12/09 15:25:45    752s]       Leaf  : target=0.118ns count=320 avg=0.085ns sd=0.011ns min=0.017ns max=0.102ns {27 <= 0.071ns, 292 <= 0.094ns, 1 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/09 15:25:45    752s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[12/09 15:25:45    752s]        Bufs: BUFX16MA10TR: 54 FRICGX13BA10TR: 2 FRICGX11BA10TR: 291 
[12/09 15:25:45    752s]        Invs: INVX16BA10TR: 2 
[12/09 15:25:45    752s]       NICGs: AND2X11MA10TR: 1 
[12/09 15:25:45    752s]      Logics: BUFZX16MA10TR: 1 NAND2X8BA10TR: 1 NOR2X8AA10TR: 2 
[12/09 15:25:45    752s]     Clock DAG hash after 'Removing unconstrained drivers': 14978915687683296732 2807454551212492306
[12/09 15:25:45    752s]     Clock DAG hash after 'Removing unconstrained drivers': 14978915687683296732 2807454551212492306
[12/09 15:25:45    752s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[12/09 15:25:45    752s]       skew_group my_clk/mode: insertion delay [min=0.229, max=0.557], skew [0.328 vs 0.058*]
[12/09 15:25:45    752s]           min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_18_/CK
[12/09 15:25:45    752s]           max path sink: vproc_top_u_core_gen_regfile_ff_register_file_i/rf_reg_q_reg_31__7_/CK
[12/09 15:25:45    752s]     Skew group summary after 'Removing unconstrained drivers':
[12/09 15:25:45    752s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.217, max=0.257], skew [0.039 vs 0.058]
[12/09 15:25:45    752s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.257, max=0.257], skew [0.000 vs 0.058]
[12/09 15:25:45    752s]       skew_group my_clk/mode: insertion delay [min=0.229, max=0.557], skew [0.328 vs 0.058*]
[12/09 15:25:45    752s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/09 15:25:45    752s]   Removing unconstrained drivers done. (took cpu=0:00:00.6 real=0:00:00.6)
[12/09 15:25:46    753s]   Reducing insertion delay 1...
[12/09 15:25:46    753s]     Clock DAG hash before 'Reducing insertion delay 1': 14978915687683296732 2807454551212492306
[12/09 15:25:46    753s]     Clock DAG stats after 'Reducing insertion delay 1':
[12/09 15:25:46    753s]       cell counts      : b=347, i=2, icg=0, nicg=1, l=4, total=354
[12/09 15:25:46    753s]       misc counts      : r=4, pp=2
[12/09 15:25:46    753s]       cell areas       : b=3675.200um^2, i=18.400um^2, icg=0.000um^2, nicg=12.800um^2, l=51.600um^2, total=3758.000um^2
[12/09 15:25:46    753s]       cell capacitance : b=2.330pF, i=0.052pF, icg=0.000pF, nicg=0.009pF, l=0.099pF, total=2.489pF
[12/09 15:25:46    753s]       sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/09 15:25:46    753s]       wire capacitance : top=0.000pF, trunk=1.476pF, leaf=12.655pF, total=14.131pF
[12/09 15:25:46    753s]       wire lengths     : top=0.000um, trunk=12783.895um, leaf=112329.841um, total=125113.737um
[12/09 15:25:46    753s]       hp wire lengths  : top=0.000um, trunk=8781.400um, leaf=28865.500um, total=37646.900um
[12/09 15:25:46    753s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[12/09 15:25:46    753s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[12/09 15:25:46    753s]       Trunk : target=0.118ns count=41 avg=0.064ns sd=0.029ns min=0.000ns max=0.110ns {17 <= 0.071ns, 21 <= 0.094ns, 0 <= 0.106ns, 3 <= 0.112ns, 0 <= 0.118ns}
[12/09 15:25:46    753s]       Leaf  : target=0.118ns count=320 avg=0.085ns sd=0.011ns min=0.017ns max=0.102ns {27 <= 0.071ns, 292 <= 0.094ns, 1 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/09 15:25:46    753s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[12/09 15:25:46    753s]        Bufs: BUFX16MA10TR: 54 FRICGX13BA10TR: 2 FRICGX11BA10TR: 291 
[12/09 15:25:46    753s]        Invs: INVX16BA10TR: 2 
[12/09 15:25:46    753s]       NICGs: AND2X11MA10TR: 1 
[12/09 15:25:46    753s]      Logics: BUFZX16MA10TR: 1 NAND2X8BA10TR: 1 NOR2X8AA10TR: 2 
[12/09 15:25:46    753s]     Clock DAG hash after 'Reducing insertion delay 1': 14978915687683296732 2807454551212492306
[12/09 15:25:46    753s]     Clock DAG hash after 'Reducing insertion delay 1': 14978915687683296732 2807454551212492306
[12/09 15:25:46    753s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[12/09 15:25:46    753s]       skew_group my_clk/mode: insertion delay [min=0.229, max=0.557], skew [0.328 vs 0.058*]
[12/09 15:25:46    753s]           min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_18_/CK
[12/09 15:25:46    753s]           max path sink: vproc_top_u_core_gen_regfile_ff_register_file_i/rf_reg_q_reg_31__7_/CK
[12/09 15:25:46    753s]     Skew group summary after 'Reducing insertion delay 1':
[12/09 15:25:46    753s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.217, max=0.257], skew [0.039 vs 0.058]
[12/09 15:25:46    753s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.257, max=0.257], skew [0.000 vs 0.058]
[12/09 15:25:46    753s]       skew_group my_clk/mode: insertion delay [min=0.229, max=0.557], skew [0.328 vs 0.058*]
[12/09 15:25:46    753s]     Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/09 15:25:46    753s]   Reducing insertion delay 1 done. (took cpu=0:00:00.6 real=0:00:00.7)
[12/09 15:25:46    753s]   Removing longest path buffering...
[12/09 15:25:46    753s]     Clock DAG hash before 'Removing longest path buffering': 14978915687683296732 2807454551212492306
[12/09 15:25:49    755s]     Clock DAG stats after 'Removing longest path buffering':
[12/09 15:25:49    755s]       cell counts      : b=345, i=2, icg=0, nicg=1, l=4, total=352
[12/09 15:25:49    755s]       misc counts      : r=4, pp=2
[12/09 15:25:49    755s]       cell areas       : b=3649.600um^2, i=18.400um^2, icg=0.000um^2, nicg=12.800um^2, l=51.600um^2, total=3732.400um^2
[12/09 15:25:49    755s]       cell capacitance : b=2.309pF, i=0.052pF, icg=0.000pF, nicg=0.009pF, l=0.099pF, total=2.468pF
[12/09 15:25:49    755s]       sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/09 15:25:49    755s]       wire capacitance : top=0.000pF, trunk=1.522pF, leaf=12.798pF, total=14.320pF
[12/09 15:25:49    755s]       wire lengths     : top=0.000um, trunk=13186.396um, leaf=113552.242um, total=126738.638um
[12/09 15:25:49    755s]       hp wire lengths  : top=0.000um, trunk=9218.000um, leaf=30090.400um, total=39308.400um
[12/09 15:25:49    755s]     Clock DAG net violations after 'Removing longest path buffering': none
[12/09 15:25:49    755s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[12/09 15:25:49    755s]       Trunk : target=0.118ns count=39 avg=0.070ns sd=0.031ns min=0.000ns max=0.116ns {12 <= 0.071ns, 21 <= 0.094ns, 1 <= 0.106ns, 3 <= 0.112ns, 2 <= 0.118ns}
[12/09 15:25:49    755s]       Leaf  : target=0.118ns count=320 avg=0.086ns sd=0.011ns min=0.017ns max=0.117ns {25 <= 0.071ns, 292 <= 0.094ns, 1 <= 0.106ns, 0 <= 0.112ns, 2 <= 0.118ns}
[12/09 15:25:49    755s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[12/09 15:25:49    755s]        Bufs: BUFX16MA10TR: 50 FRICGX13BA10TR: 2 FRICGX11BA10TR: 293 
[12/09 15:25:49    755s]        Invs: INVX16BA10TR: 2 
[12/09 15:25:49    755s]       NICGs: AND2X11MA10TR: 1 
[12/09 15:25:49    755s]      Logics: BUFZX16MA10TR: 1 NAND2X8BA10TR: 1 NOR2X8AA10TR: 2 
[12/09 15:25:49    755s]     Clock DAG hash after 'Removing longest path buffering': 5333249232191256074 11589775877549769180
[12/09 15:25:49    755s]     Clock DAG hash after 'Removing longest path buffering': 5333249232191256074 11589775877549769180
[12/09 15:25:49    755s]     Primary reporting skew groups after 'Removing longest path buffering':
[12/09 15:25:49    755s]       skew_group my_clk/mode: insertion delay [min=0.216, max=0.537], skew [0.321 vs 0.058*]
[12/09 15:25:49    755s]           min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_18_/CK
[12/09 15:25:49    755s]           max path sink: vproc_top_genblk3_icache_way1/lines_reg_17__28_/CK
[12/09 15:25:49    755s]     Skew group summary after 'Removing longest path buffering':
[12/09 15:25:49    755s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.184, max=0.226], skew [0.042 vs 0.058]
[12/09 15:25:49    755s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.225, max=0.226], skew [0.000 vs 0.058]
[12/09 15:25:49    755s]       skew_group my_clk/mode: insertion delay [min=0.216, max=0.537], skew [0.321 vs 0.058*]
[12/09 15:25:49    755s]     Legalizer API calls during this step: 204 succeeded with high effort: 204 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/09 15:25:49    755s]   Removing longest path buffering done. (took cpu=0:00:02.0 real=0:00:02.7)
[12/09 15:25:49    755s]   Reducing insertion delay 2...
[12/09 15:25:49    755s]     Clock DAG hash before 'Reducing insertion delay 2': 5333249232191256074 11589775877549769180
[12/09 15:25:54    759s]     Accumulated time to calculate placeable region: 0.00156
[12/09 15:25:54    759s]     Accumulated time to calculate placeable region: 0.00159
[12/09 15:25:57    761s]     Path optimization required 1564 stage delay updates 
[12/09 15:25:58    762s]     Clock DAG stats after 'Reducing insertion delay 2':
[12/09 15:25:58    762s]       cell counts      : b=345, i=2, icg=0, nicg=1, l=4, total=352
[12/09 15:25:58    762s]       misc counts      : r=4, pp=2
[12/09 15:25:58    762s]       cell areas       : b=3652.800um^2, i=18.400um^2, icg=0.000um^2, nicg=12.800um^2, l=51.600um^2, total=3735.600um^2
[12/09 15:25:58    762s]       cell capacitance : b=2.314pF, i=0.052pF, icg=0.000pF, nicg=0.009pF, l=0.099pF, total=2.473pF
[12/09 15:25:58    762s]       sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/09 15:25:58    762s]       wire capacitance : top=0.000pF, trunk=1.524pF, leaf=12.801pF, total=14.325pF
[12/09 15:25:58    762s]       wire lengths     : top=0.000um, trunk=13209.494um, leaf=113579.544um, total=126789.038um
[12/09 15:25:58    762s]       hp wire lengths  : top=0.000um, trunk=9192.300um, leaf=30118.200um, total=39310.500um
[12/09 15:25:58    762s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[12/09 15:25:58    762s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[12/09 15:25:58    762s]       Trunk : target=0.118ns count=39 avg=0.069ns sd=0.029ns min=0.000ns max=0.112ns {12 <= 0.071ns, 23 <= 0.094ns, 0 <= 0.106ns, 4 <= 0.112ns, 0 <= 0.118ns}
[12/09 15:25:58    762s]       Leaf  : target=0.118ns count=320 avg=0.086ns sd=0.011ns min=0.018ns max=0.117ns {25 <= 0.071ns, 293 <= 0.094ns, 0 <= 0.106ns, 0 <= 0.112ns, 2 <= 0.118ns}
[12/09 15:25:58    762s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[12/09 15:25:58    762s]        Bufs: BUFX16MA10TR: 52 FRICGX13BA10TR: 3 FRICGX11BA10TR: 290 
[12/09 15:25:58    762s]        Invs: INVX16BA10TR: 2 
[12/09 15:25:58    762s]       NICGs: AND2X11MA10TR: 1 
[12/09 15:25:58    762s]      Logics: BUFZX16MA10TR: 1 NAND2X8BA10TR: 1 NOR2X8AA10TR: 2 
[12/09 15:25:58    762s]     Clock DAG hash after 'Reducing insertion delay 2': 10676959965975483220 5629435925991074502
[12/09 15:25:58    762s]     Clock DAG hash after 'Reducing insertion delay 2': 10676959965975483220 5629435925991074502
[12/09 15:25:58    762s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[12/09 15:25:58    762s]       skew_group my_clk/mode: insertion delay [min=0.205, max=0.506, avg=0.481, sd=0.018], skew [0.301 vs 0.058*], 97.7% {0.447, 0.505} (wid=0.120 ws=0.074) (gid=0.427 gs=0.305)
[12/09 15:25:58    762s]           min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_18_/CK
[12/09 15:25:58    762s]           max path sink: vproc_top_u_core_gen_regfile_ff_register_file_i/rf_reg_q_reg_31__10_/CK
[12/09 15:25:58    762s]     Skew group summary after 'Reducing insertion delay 2':
[12/09 15:25:58    762s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.184, max=0.220, avg=0.208, sd=0.018], skew [0.035 vs 0.058], 100% {0.184, 0.220} (wid=0.055 ws=0.005) (gid=0.165 gs=0.030)
[12/09 15:25:58    762s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.219, max=0.220, avg=0.220, sd=0.000], skew [0.000 vs 0.058], 100% {0.219, 0.220} (wid=0.055 ws=0.000) (gid=0.165 gs=0.001)
[12/09 15:25:59    762s]       skew_group my_clk/mode: insertion delay [min=0.205, max=0.506, avg=0.481, sd=0.018], skew [0.301 vs 0.058*], 97.7% {0.447, 0.505} (wid=0.120 ws=0.074) (gid=0.427 gs=0.305)
[12/09 15:25:59    762s]     Legalizer API calls during this step: 876 succeeded with high effort: 876 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/09 15:25:59    762s]   Reducing insertion delay 2 done. (took cpu=0:00:07.2 real=0:00:09.6)
[12/09 15:25:59    762s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:11.1 real=0:00:14.8)
[12/09 15:25:59    762s]   CCOpt::Phase::Construction done. (took cpu=0:00:58.7 real=0:01:12)
[12/09 15:25:59    762s]   CCOpt::Phase::Implementation...
[12/09 15:25:59    762s]   Stage::Reducing Power...
[12/09 15:25:59    762s]   Improving clock tree routing...
[12/09 15:25:59    762s]     Clock DAG hash before 'Improving clock tree routing': 10676959965975483220 5629435925991074502
[12/09 15:25:59    762s]     Iteration 1...
[12/09 15:26:00    763s]     Iteration 1 done.
[12/09 15:26:00    763s]     Clock DAG stats after 'Improving clock tree routing':
[12/09 15:26:00    763s]       cell counts      : b=345, i=2, icg=0, nicg=1, l=4, total=352
[12/09 15:26:00    763s]       misc counts      : r=4, pp=2
[12/09 15:26:00    763s]       cell areas       : b=3652.800um^2, i=18.400um^2, icg=0.000um^2, nicg=12.800um^2, l=51.600um^2, total=3735.600um^2
[12/09 15:26:00    763s]       cell capacitance : b=2.314pF, i=0.052pF, icg=0.000pF, nicg=0.009pF, l=0.099pF, total=2.473pF
[12/09 15:26:00    763s]       sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/09 15:26:00    763s]       wire capacitance : top=0.000pF, trunk=1.458pF, leaf=12.801pF, total=14.259pF
[12/09 15:26:00    763s]       wire lengths     : top=0.000um, trunk=12644.594um, leaf=113579.544um, total=126224.138um
[12/09 15:26:00    763s]       hp wire lengths  : top=0.000um, trunk=8777.700um, leaf=30118.200um, total=38895.900um
[12/09 15:26:00    763s]     Clock DAG net violations after 'Improving clock tree routing': none
[12/09 15:26:00    763s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[12/09 15:26:00    763s]       Trunk : target=0.118ns count=39 avg=0.068ns sd=0.030ns min=0.000ns max=0.112ns {13 <= 0.071ns, 21 <= 0.094ns, 1 <= 0.106ns, 4 <= 0.112ns, 0 <= 0.118ns}
[12/09 15:26:00    763s]       Leaf  : target=0.118ns count=320 avg=0.086ns sd=0.011ns min=0.018ns max=0.117ns {25 <= 0.071ns, 293 <= 0.094ns, 0 <= 0.106ns, 0 <= 0.112ns, 2 <= 0.118ns}
[12/09 15:26:00    763s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[12/09 15:26:00    763s]        Bufs: BUFX16MA10TR: 52 FRICGX13BA10TR: 3 FRICGX11BA10TR: 290 
[12/09 15:26:00    763s]        Invs: INVX16BA10TR: 2 
[12/09 15:26:00    763s]       NICGs: AND2X11MA10TR: 1 
[12/09 15:26:00    763s]      Logics: BUFZX16MA10TR: 1 NAND2X8BA10TR: 1 NOR2X8AA10TR: 2 
[12/09 15:26:00    763s]     Clock DAG hash after 'Improving clock tree routing': 15945010079927185642 922960634380059896
[12/09 15:26:00    764s]     Clock DAG hash after 'Improving clock tree routing': 15945010079927185642 922960634380059896
[12/09 15:26:00    764s]     Primary reporting skew groups after 'Improving clock tree routing':
[12/09 15:26:00    764s]       skew_group my_clk/mode: insertion delay [min=0.211, max=0.509], skew [0.298 vs 0.058*]
[12/09 15:26:00    764s]           min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_18_/CK
[12/09 15:26:00    764s]           max path sink: vproc_top_u_core_gen_regfile_ff_register_file_i/rf_reg_q_reg_31__10_/CK
[12/09 15:26:00    764s]     Skew group summary after 'Improving clock tree routing':
[12/09 15:26:00    764s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.180, max=0.228], skew [0.048 vs 0.058]
[12/09 15:26:00    764s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.228, max=0.228], skew [0.000 vs 0.058]
[12/09 15:26:00    764s]       skew_group my_clk/mode: insertion delay [min=0.211, max=0.509], skew [0.298 vs 0.058*]
[12/09 15:26:00    764s]     Legalizer API calls during this step: 113 succeeded with high effort: 113 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/09 15:26:00    764s]   Improving clock tree routing done. (took cpu=0:00:01.2 real=0:00:01.7)
[12/09 15:26:00    764s]   Reducing clock tree power 1...
[12/09 15:26:00    764s]     Clock DAG hash before 'Reducing clock tree power 1': 15945010079927185642 922960634380059896
[12/09 15:26:00    764s]     Resizing gates: 
[12/09 15:26:00    764s]     Legalizer releasing space for clock trees
[12/09 15:26:01    764s] Accumulated time to calculate placeable region: 0.00162
[12/09 15:26:01    764s]     .[12/09 15:26:01    764s] 
[12/09 15:26:01    764s] Accumulated time to calculate placeable region: 0.00164
    ..20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/09 15:26:04    769s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/09 15:26:04    769s]     100% 
[12/09 15:26:04    769s]     Clock DAG stats after reducing clock tree power 1 iteration 1:
[12/09 15:26:04    769s]       cell counts      : b=345, i=2, icg=0, nicg=1, l=4, total=352
[12/09 15:26:04    769s]       misc counts      : r=4, pp=2
[12/09 15:26:04    769s]       cell areas       : b=3610.000um^2, i=4.400um^2, icg=0.000um^2, nicg=12.800um^2, l=26.800um^2, total=3654.000um^2
[12/09 15:26:04    769s]       cell capacitance : b=2.267pF, i=0.010pF, icg=0.000pF, nicg=0.009pF, l=0.039pF, total=2.326pF
[12/09 15:26:04    769s]       sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/09 15:26:04    769s]       wire capacitance : top=0.000pF, trunk=1.459pF, leaf=12.804pF, total=14.262pF
[12/09 15:26:04    769s]       wire lengths     : top=0.000um, trunk=12650.493um, leaf=113606.641um, total=126257.133um
[12/09 15:26:04    769s]       hp wire lengths  : top=0.000um, trunk=8777.700um, leaf=30118.200um, total=38895.900um
[12/09 15:26:04    769s]     Clock DAG net violations after reducing clock tree power 1 iteration 1: none
[12/09 15:26:04    769s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
[12/09 15:26:04    769s]       Trunk : target=0.118ns count=39 avg=0.068ns sd=0.030ns min=0.000ns max=0.107ns {15 <= 0.071ns, 16 <= 0.094ns, 7 <= 0.106ns, 1 <= 0.112ns, 0 <= 0.118ns}
[12/09 15:26:04    769s]       Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.009ns min=0.018ns max=0.117ns {17 <= 0.071ns, 299 <= 0.094ns, 2 <= 0.106ns, 0 <= 0.112ns, 2 <= 0.118ns}
[12/09 15:26:04    769s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
[12/09 15:26:04    769s]        Bufs: BUFX16MA10TR: 36 FRICGX13BA10TR: 11 FRICGX11BA10TR: 293 BUFX5BA10TR: 5 
[12/09 15:26:04    769s]        Invs: INVX4BA10TR: 1 INVX2BA10TR: 1 
[12/09 15:26:04    769s]       NICGs: AND2X11MA10TR: 1 
[12/09 15:26:04    769s]      Logics: BUFZX8MA10TR: 1 NAND2X3BA10TR: 1 NOR2X4MA10TR: 1 NOR2X3MA10TR: 1 
[12/09 15:26:04    769s]     Clock DAG hash after reducing clock tree power 1 iteration 1: 4661100633786761290 13542903485642350152
[12/09 15:26:04    769s]     Clock DAG hash after reducing clock tree power 1 iteration 1: 4661100633786761290 13542903485642350152
[12/09 15:26:04    769s]     Primary reporting skew groups after reducing clock tree power 1 iteration 1:
[12/09 15:26:04    769s]       skew_group my_clk/mode: insertion delay [min=0.205, max=0.501], skew [0.297 vs 0.058*]
[12/09 15:26:04    769s]           min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_18_/CK
[12/09 15:26:04    769s]           max path sink: vproc_top_genblk3_icache_way0/lines_reg_30__43_/CK
[12/09 15:26:04    769s]     Skew group summary after reducing clock tree power 1 iteration 1:
[12/09 15:26:04    769s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.180, max=0.223], skew [0.043 vs 0.058]
[12/09 15:26:04    769s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.217, max=0.223], skew [0.006 vs 0.058]
[12/09 15:26:04    769s]       skew_group my_clk/mode: insertion delay [min=0.205, max=0.501], skew [0.297 vs 0.058*]
[12/09 15:26:04    769s]     Resizing gates: 
[12/09 15:26:04    769s]     Legalizer releasing space for clock trees
[12/09 15:26:04    769s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/09 15:26:08    775s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/09 15:26:08    775s]     100% 
[12/09 15:26:08    775s]     Clock DAG stats after reducing clock tree power 1 iteration 2:
[12/09 15:26:08    775s]       cell counts      : b=345, i=2, icg=0, nicg=1, l=4, total=352
[12/09 15:26:08    775s]       misc counts      : r=4, pp=2
[12/09 15:26:08    775s]       cell areas       : b=3602.000um^2, i=4.400um^2, icg=0.000um^2, nicg=12.800um^2, l=20.400um^2, total=3639.600um^2
[12/09 15:26:08    775s]       cell capacitance : b=2.261pF, i=0.010pF, icg=0.000pF, nicg=0.009pF, l=0.028pF, total=2.307pF
[12/09 15:26:08    775s]       sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/09 15:26:08    775s]       wire capacitance : top=0.000pF, trunk=1.458pF, leaf=12.804pF, total=14.262pF
[12/09 15:26:08    775s]       wire lengths     : top=0.000um, trunk=12649.293um, leaf=113607.641um, total=126256.933um
[12/09 15:26:08    775s]       hp wire lengths  : top=0.000um, trunk=8777.700um, leaf=30118.200um, total=38895.900um
[12/09 15:26:08    775s]     Clock DAG net violations after reducing clock tree power 1 iteration 2: none
[12/09 15:26:08    775s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 2:
[12/09 15:26:08    775s]       Trunk : target=0.118ns count=39 avg=0.069ns sd=0.031ns min=0.000ns max=0.108ns {15 <= 0.071ns, 15 <= 0.094ns, 7 <= 0.106ns, 2 <= 0.112ns, 0 <= 0.118ns}
[12/09 15:26:08    775s]       Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.008ns min=0.024ns max=0.117ns {16 <= 0.071ns, 300 <= 0.094ns, 2 <= 0.106ns, 0 <= 0.112ns, 2 <= 0.118ns}
[12/09 15:26:08    775s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 2 {count}:
[12/09 15:26:08    775s]        Bufs: BUFX16MA10TR: 35 FRICGX13BA10TR: 10 FRICGX11BA10TR: 294 BUFX5BA10TR: 6 
[12/09 15:26:08    775s]        Invs: INVX4BA10TR: 1 INVX2BA10TR: 1 
[12/09 15:26:08    775s]       NICGs: AND2X11MA10TR: 1 
[12/09 15:26:08    775s]      Logics: BUFZX6MA10TR: 1 NOR2X3MA10TR: 1 NAND2X2AA10TR: 1 NOR2X2MA10TR: 1 
[12/09 15:26:08    775s]     Clock DAG hash after reducing clock tree power 1 iteration 2: 10822165992896042749 13430594937496247623
[12/09 15:26:08    775s]     Clock DAG hash after reducing clock tree power 1 iteration 2: 10822165992896042749 13430594937496247623
[12/09 15:26:08    775s]     Primary reporting skew groups after reducing clock tree power 1 iteration 2:
[12/09 15:26:08    775s]       skew_group my_clk/mode: insertion delay [min=0.204, max=0.501], skew [0.296 vs 0.058*]
[12/09 15:26:08    775s]           min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_18_/CK
[12/09 15:26:08    775s]           max path sink: vproc_top_genblk3_icache_way0/lines_reg_30__43_/CK
[12/09 15:26:08    775s]     Skew group summary after reducing clock tree power 1 iteration 2:
[12/09 15:26:08    775s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.180, max=0.221], skew [0.041 vs 0.058]
[12/09 15:26:08    775s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.218, max=0.221], skew [0.003 vs 0.058]
[12/09 15:26:08    775s]       skew_group my_clk/mode: insertion delay [min=0.204, max=0.501], skew [0.296 vs 0.058*]
[12/09 15:26:08    775s]     Resizing gates: 
[12/09 15:26:08    775s]     Legalizer releasing space for clock trees
[12/09 15:26:08    775s]     ...20% ...40% ...60% ...80% ..Legalizing clock trees...
[12/09 15:26:11    780s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/09 15:26:11    780s]     .100% 
[12/09 15:26:12    780s]     Clock DAG stats after 'Reducing clock tree power 1':
[12/09 15:26:12    780s]       cell counts      : b=345, i=2, icg=0, nicg=1, l=4, total=352
[12/09 15:26:12    780s]       misc counts      : r=4, pp=2
[12/09 15:26:12    780s]       cell areas       : b=3602.000um^2, i=4.400um^2, icg=0.000um^2, nicg=12.800um^2, l=19.200um^2, total=3638.400um^2
[12/09 15:26:12    780s]       cell capacitance : b=2.261pF, i=0.010pF, icg=0.000pF, nicg=0.009pF, l=0.025pF, total=2.304pF
[12/09 15:26:12    780s]       sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/09 15:26:12    780s]       wire capacitance : top=0.000pF, trunk=1.458pF, leaf=12.804pF, total=14.262pF
[12/09 15:26:12    780s]       wire lengths     : top=0.000um, trunk=12649.293um, leaf=113607.841um, total=126257.133um
[12/09 15:26:12    780s]       hp wire lengths  : top=0.000um, trunk=8777.700um, leaf=30118.200um, total=38895.900um
[12/09 15:26:12    780s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[12/09 15:26:12    780s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[12/09 15:26:12    780s]       Trunk : target=0.118ns count=39 avg=0.069ns sd=0.031ns min=0.000ns max=0.108ns {15 <= 0.071ns, 15 <= 0.094ns, 7 <= 0.106ns, 2 <= 0.112ns, 0 <= 0.118ns}
[12/09 15:26:12    780s]       Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.009ns min=0.024ns max=0.117ns {16 <= 0.071ns, 299 <= 0.094ns, 3 <= 0.106ns, 0 <= 0.112ns, 2 <= 0.118ns}
[12/09 15:26:12    780s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[12/09 15:26:12    780s]        Bufs: BUFX16MA10TR: 35 FRICGX13BA10TR: 10 FRICGX11BA10TR: 294 BUFX5BA10TR: 6 
[12/09 15:26:12    780s]        Invs: INVX4BA10TR: 1 INVX2BA10TR: 1 
[12/09 15:26:12    780s]       NICGs: AND2X11MA10TR: 1 
[12/09 15:26:12    780s]      Logics: BUFZX6MA10TR: 1 NAND2X2AA10TR: 1 NOR2X2MA10TR: 2 
[12/09 15:26:12    781s]     Clock DAG hash after 'Reducing clock tree power 1': 13012545685292498596 9787678314670737602
[12/09 15:26:12    781s]     Clock DAG hash after 'Reducing clock tree power 1': 13012545685292498596 9787678314670737602
[12/09 15:26:12    781s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[12/09 15:26:12    781s]       skew_group my_clk/mode: insertion delay [min=0.204, max=0.501], skew [0.296 vs 0.058*]
[12/09 15:26:13    781s]           min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_18_/CK
[12/09 15:26:13    781s]           max path sink: vproc_top_genblk3_icache_way0/lines_reg_30__43_/CK
[12/09 15:26:13    781s]     Skew group summary after 'Reducing clock tree power 1':
[12/09 15:26:13    781s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.180, max=0.221], skew [0.041 vs 0.058]
[12/09 15:26:13    781s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.218, max=0.221], skew [0.003 vs 0.058]
[12/09 15:26:13    781s]       skew_group my_clk/mode: insertion delay [min=0.204, max=0.501], skew [0.296 vs 0.058*]
[12/09 15:26:13    781s]     Legalizer API calls during this step: 2403 succeeded with high effort: 2403 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/09 15:26:13    781s]   Reducing clock tree power 1 done. (took cpu=0:00:17.2 real=0:00:12.4)
[12/09 15:26:13    781s]   Reducing clock tree power 2...
[12/09 15:26:13    781s]     Clock DAG hash before 'Reducing clock tree power 2': 13012545685292498596 9787678314670737602
[12/09 15:26:13    781s]     Path optimization required 58 stage delay updates 
[12/09 15:26:14    781s]     Clock DAG stats after 'Reducing clock tree power 2':
[12/09 15:26:14    781s]       cell counts      : b=345, i=2, icg=0, nicg=1, l=4, total=352
[12/09 15:26:14    781s]       misc counts      : r=4, pp=2
[12/09 15:26:14    781s]       cell areas       : b=3602.000um^2, i=4.400um^2, icg=0.000um^2, nicg=12.800um^2, l=19.200um^2, total=3638.400um^2
[12/09 15:26:14    781s]       cell capacitance : b=2.261pF, i=0.010pF, icg=0.000pF, nicg=0.009pF, l=0.025pF, total=2.304pF
[12/09 15:26:14    781s]       sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/09 15:26:14    781s]       wire capacitance : top=0.000pF, trunk=1.458pF, leaf=12.804pF, total=14.262pF
[12/09 15:26:14    781s]       wire lengths     : top=0.000um, trunk=12649.293um, leaf=113607.841um, total=126257.133um
[12/09 15:26:14    781s]       hp wire lengths  : top=0.000um, trunk=8777.700um, leaf=30118.200um, total=38895.900um
[12/09 15:26:14    781s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[12/09 15:26:14    781s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[12/09 15:26:14    781s]       Trunk : target=0.118ns count=39 avg=0.069ns sd=0.031ns min=0.000ns max=0.108ns {15 <= 0.071ns, 15 <= 0.094ns, 7 <= 0.106ns, 2 <= 0.112ns, 0 <= 0.118ns}
[12/09 15:26:14    781s]       Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.009ns min=0.024ns max=0.117ns {16 <= 0.071ns, 299 <= 0.094ns, 3 <= 0.106ns, 0 <= 0.112ns, 2 <= 0.118ns}
[12/09 15:26:14    781s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[12/09 15:26:14    781s]        Bufs: BUFX16MA10TR: 35 FRICGX13BA10TR: 10 FRICGX11BA10TR: 294 BUFX5BA10TR: 6 
[12/09 15:26:14    781s]        Invs: INVX4BA10TR: 1 INVX2BA10TR: 1 
[12/09 15:26:14    781s]       NICGs: AND2X11MA10TR: 1 
[12/09 15:26:14    781s]      Logics: BUFZX6MA10TR: 1 NAND2X2AA10TR: 1 NOR2X2MA10TR: 2 
[12/09 15:26:14    782s]     Clock DAG hash after 'Reducing clock tree power 2': 13012545685292498596 9787678314670737602
[12/09 15:26:14    782s]     Clock DAG hash after 'Reducing clock tree power 2': 13012545685292498596 9787678314670737602
[12/09 15:26:14    782s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[12/09 15:26:14    782s]       skew_group my_clk/mode: insertion delay [min=0.204, max=0.501, avg=0.484, sd=0.012], skew [0.296 vs 0.058*], 99.9% {0.454, 0.501} (wid=0.121 ws=0.071) (gid=0.441 gs=0.320)
[12/09 15:26:14    782s]           min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_18_/CK
[12/09 15:26:14    782s]           max path sink: vproc_top_genblk3_icache_way0/lines_reg_30__43_/CK
[12/09 15:26:14    782s]     Skew group summary after 'Reducing clock tree power 2':
[12/09 15:26:14    782s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.180, max=0.221, avg=0.207, sd=0.020], skew [0.041 vs 0.058], 100% {0.180, 0.221} (wid=0.052 ws=0.002) (gid=0.169 gs=0.039)
[12/09 15:26:14    782s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.218, max=0.221, avg=0.220, sd=0.001], skew [0.003 vs 0.058], 100% {0.218, 0.221} (wid=0.052 ws=0.000) (gid=0.169 gs=0.003)
[12/09 15:26:14    782s]       skew_group my_clk/mode: insertion delay [min=0.204, max=0.501, avg=0.484, sd=0.012], skew [0.296 vs 0.058*], 99.9% {0.454, 0.501} (wid=0.121 ws=0.071) (gid=0.441 gs=0.320)
[12/09 15:26:14    782s]     Legalizer API calls during this step: 33 succeeded with high effort: 33 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/09 15:26:14    782s]   Reducing clock tree power 2 done. (took cpu=0:00:01.2 real=0:00:01.6)
[12/09 15:26:14    782s]   Stage::Reducing Power done. (took cpu=0:00:19.7 real=0:00:15.8)
[12/09 15:26:14    782s]   Stage::Balancing...
[12/09 15:26:14    782s]   Approximately balancing fragments step...
[12/09 15:26:15    782s]     Clock DAG hash before 'Approximately balancing fragments step': 13012545685292498596 9787678314670737602
[12/09 15:26:15    782s]     Resolve constraints - Approximately balancing fragments...
[12/09 15:26:15    782s]     Resolving skew group constraints...
[12/09 15:26:16    784s]       Solving LP: 3 skew groups; 23 fragments, 37 fraglets and 38 vertices; 117 variables and 349 constraints; tolerance 1
[12/09 15:26:18    785s]     Resolving skew group constraints done.
[12/09 15:26:18    785s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:02.6 real=0:00:03.4)
[12/09 15:26:18    785s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[12/09 15:26:19    786s]     Trial balancer estimated the amount of delay to be added in balancing: 0.239ns
[12/09 15:26:19    786s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.9 real=0:00:01.3)
[12/09 15:26:19    786s]     Approximately balancing fragments...
[12/09 15:26:19    786s]       Moving gates to improve sub-tree skew...
[12/09 15:26:19    786s]         Clock DAG hash before 'Moving gates to improve sub-tree skew': 13012545685292498596 9787678314670737602
[12/09 15:26:20    786s]         Tried: 360 Succeeded: 0
[12/09 15:26:20    786s]         Topology Tried: 0 Succeeded: 0
[12/09 15:26:20    786s]         0 Succeeded with SS ratio
[12/09 15:26:20    786s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[12/09 15:26:20    786s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[12/09 15:26:20    786s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[12/09 15:26:20    786s]           cell counts      : b=345, i=2, icg=0, nicg=1, l=4, total=352
[12/09 15:26:20    786s]           misc counts      : r=4, pp=2
[12/09 15:26:20    786s]           cell areas       : b=3602.000um^2, i=4.400um^2, icg=0.000um^2, nicg=12.800um^2, l=19.200um^2, total=3638.400um^2
[12/09 15:26:20    786s]           cell capacitance : b=2.261pF, i=0.010pF, icg=0.000pF, nicg=0.009pF, l=0.025pF, total=2.304pF
[12/09 15:26:20    786s]           sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/09 15:26:20    786s]           wire capacitance : top=0.000pF, trunk=1.458pF, leaf=12.804pF, total=14.262pF
[12/09 15:26:20    786s]           wire lengths     : top=0.000um, trunk=12649.293um, leaf=113607.841um, total=126257.133um
[12/09 15:26:20    786s]           hp wire lengths  : top=0.000um, trunk=8777.700um, leaf=30118.200um, total=38895.900um
[12/09 15:26:20    786s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[12/09 15:26:20    786s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[12/09 15:26:20    786s]           Trunk : target=0.118ns count=39 avg=0.069ns sd=0.031ns min=0.000ns max=0.108ns {15 <= 0.071ns, 15 <= 0.094ns, 7 <= 0.106ns, 2 <= 0.112ns, 0 <= 0.118ns}
[12/09 15:26:20    786s]           Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.009ns min=0.024ns max=0.117ns {16 <= 0.071ns, 299 <= 0.094ns, 3 <= 0.106ns, 0 <= 0.112ns, 2 <= 0.118ns}
[12/09 15:26:20    786s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[12/09 15:26:20    786s]            Bufs: BUFX16MA10TR: 35 FRICGX13BA10TR: 10 FRICGX11BA10TR: 294 BUFX5BA10TR: 6 
[12/09 15:26:20    786s]            Invs: INVX4BA10TR: 1 INVX2BA10TR: 1 
[12/09 15:26:20    786s]           NICGs: AND2X11MA10TR: 1 
[12/09 15:26:20    786s]          Logics: BUFZX6MA10TR: 1 NAND2X2AA10TR: 1 NOR2X2MA10TR: 2 
[12/09 15:26:20    786s]         Clock DAG hash after 'Moving gates to improve sub-tree skew': 13012545685292498596 9787678314670737602
[12/09 15:26:21    786s]         Clock DAG hash after 'Moving gates to improve sub-tree skew': 13012545685292498596 9787678314670737602
[12/09 15:26:21    786s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/09 15:26:21    786s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.7 real=0:00:01.2)
[12/09 15:26:21    786s]       Approximately balancing fragments bottom up...
[12/09 15:26:21    786s]         Clock DAG hash before 'Approximately balancing fragments bottom up': 13012545685292498596 9787678314670737602
[12/09 15:26:21    786s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[12/09 15:26:24    789s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[12/09 15:26:24    789s]           cell counts      : b=345, i=2, icg=0, nicg=1, l=4, total=352
[12/09 15:26:24    789s]           misc counts      : r=4, pp=2
[12/09 15:26:24    789s]           cell areas       : b=3602.000um^2, i=4.400um^2, icg=0.000um^2, nicg=12.800um^2, l=19.200um^2, total=3638.400um^2
[12/09 15:26:24    789s]           cell capacitance : b=2.261pF, i=0.010pF, icg=0.000pF, nicg=0.009pF, l=0.025pF, total=2.304pF
[12/09 15:26:24    789s]           sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/09 15:26:24    789s]           wire capacitance : top=0.000pF, trunk=1.458pF, leaf=12.804pF, total=14.262pF
[12/09 15:26:24    789s]           wire lengths     : top=0.000um, trunk=12649.293um, leaf=113607.841um, total=126257.133um
[12/09 15:26:24    789s]           hp wire lengths  : top=0.000um, trunk=8777.700um, leaf=30118.200um, total=38895.900um
[12/09 15:26:24    789s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[12/09 15:26:24    789s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[12/09 15:26:24    789s]           Trunk : target=0.118ns count=39 avg=0.069ns sd=0.031ns min=0.000ns max=0.108ns {15 <= 0.071ns, 15 <= 0.094ns, 7 <= 0.106ns, 2 <= 0.112ns, 0 <= 0.118ns}
[12/09 15:26:24    789s]           Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.009ns min=0.024ns max=0.117ns {16 <= 0.071ns, 299 <= 0.094ns, 3 <= 0.106ns, 0 <= 0.112ns, 2 <= 0.118ns}
[12/09 15:26:24    789s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[12/09 15:26:24    789s]            Bufs: BUFX16MA10TR: 35 FRICGX13BA10TR: 10 FRICGX11BA10TR: 294 BUFX5BA10TR: 6 
[12/09 15:26:24    789s]            Invs: INVX4BA10TR: 1 INVX2BA10TR: 1 
[12/09 15:26:24    789s]           NICGs: AND2X11MA10TR: 1 
[12/09 15:26:24    789s]          Logics: BUFZX6MA10TR: 1 NAND2X2AA10TR: 1 NOR2X2MA10TR: 2 
[12/09 15:26:24    789s]         Clock DAG hash after 'Approximately balancing fragments bottom up': 13012545685292498596 9787678314670737602
[12/09 15:26:24    789s]         Clock DAG hash after 'Approximately balancing fragments bottom up': 13012545685292498596 9787678314670737602
[12/09 15:26:24    789s]         Legalizer API calls during this step: 35 succeeded with high effort: 35 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/09 15:26:24    789s]       Approximately balancing fragments bottom up done. (took cpu=0:00:02.5 real=0:00:03.5)
[12/09 15:26:24    789s]       Approximately balancing fragments, wire and cell delays...
[12/09 15:26:24    789s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[12/09 15:26:25    790s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[12/09 15:26:25    790s]           cell counts      : b=348, i=2, icg=0, nicg=1, l=4, total=355
[12/09 15:26:25    790s]           misc counts      : r=4, pp=2
[12/09 15:26:25    790s]           cell areas       : b=3615.200um^2, i=4.400um^2, icg=0.000um^2, nicg=12.800um^2, l=19.200um^2, total=3651.600um^2
[12/09 15:26:25    790s]           cell capacitance : b=2.269pF, i=0.010pF, icg=0.000pF, nicg=0.009pF, l=0.025pF, total=2.312pF
[12/09 15:26:25    790s]           sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/09 15:26:25    790s]           wire capacitance : top=0.000pF, trunk=1.548pF, leaf=12.803pF, total=14.352pF
[12/09 15:26:25    790s]           wire lengths     : top=0.000um, trunk=13404.493um, leaf=113614.441um, total=127018.933um
[12/09 15:26:25    790s]           hp wire lengths  : top=0.000um, trunk=9524.100um, leaf=30128.200um, total=39652.300um
[12/09 15:26:25    790s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[12/09 15:26:25    790s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[12/09 15:26:25    790s]           Trunk : target=0.118ns count=42 avg=0.068ns sd=0.030ns min=0.000ns max=0.108ns {17 <= 0.071ns, 16 <= 0.094ns, 7 <= 0.106ns, 2 <= 0.112ns, 0 <= 0.118ns}
[12/09 15:26:25    790s]           Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.009ns min=0.024ns max=0.118ns {16 <= 0.071ns, 299 <= 0.094ns, 3 <= 0.106ns, 0 <= 0.112ns, 2 <= 0.118ns}
[12/09 15:26:25    790s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[12/09 15:26:25    790s]            Bufs: BUFX16MA10TR: 35 FRICGX13BA10TR: 10 FRICGX11BA10TR: 294 BUFX5BA10TR: 9 
[12/09 15:26:25    790s]            Invs: INVX4BA10TR: 1 INVX2BA10TR: 1 
[12/09 15:26:25    790s]           NICGs: AND2X11MA10TR: 1 
[12/09 15:26:25    790s]          Logics: BUFZX6MA10TR: 1 NAND2X2AA10TR: 1 NOR2X2MA10TR: 2 
[12/09 15:26:25    790s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 14635672198482532219 3445205658232865689
[12/09 15:26:25    790s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[12/09 15:26:25    790s]       Approximately balancing fragments, wire and cell delays, iteration 2...
[12/09 15:26:26    790s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
[12/09 15:26:26    790s]           cell counts      : b=348, i=2, icg=0, nicg=1, l=4, total=355
[12/09 15:26:26    790s]           misc counts      : r=4, pp=2
[12/09 15:26:26    790s]           cell areas       : b=3615.200um^2, i=4.400um^2, icg=0.000um^2, nicg=12.800um^2, l=19.200um^2, total=3651.600um^2
[12/09 15:26:26    790s]           cell capacitance : b=2.269pF, i=0.010pF, icg=0.000pF, nicg=0.009pF, l=0.025pF, total=2.312pF
[12/09 15:26:26    790s]           sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/09 15:26:26    790s]           wire capacitance : top=0.000pF, trunk=1.548pF, leaf=12.803pF, total=14.352pF
[12/09 15:26:26    790s]           wire lengths     : top=0.000um, trunk=13404.493um, leaf=113614.441um, total=127018.933um
[12/09 15:26:26    790s]           hp wire lengths  : top=0.000um, trunk=9524.100um, leaf=30128.200um, total=39652.300um
[12/09 15:26:26    790s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2: none
[12/09 15:26:26    790s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 2:
[12/09 15:26:26    790s]           Trunk : target=0.118ns count=42 avg=0.068ns sd=0.030ns min=0.000ns max=0.108ns {17 <= 0.071ns, 16 <= 0.094ns, 7 <= 0.106ns, 2 <= 0.112ns, 0 <= 0.118ns}
[12/09 15:26:26    790s]           Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.009ns min=0.024ns max=0.118ns {16 <= 0.071ns, 299 <= 0.094ns, 3 <= 0.106ns, 0 <= 0.112ns, 2 <= 0.118ns}
[12/09 15:26:26    790s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 2 {count}:
[12/09 15:26:26    790s]            Bufs: BUFX16MA10TR: 35 FRICGX13BA10TR: 10 FRICGX11BA10TR: 294 BUFX5BA10TR: 9 
[12/09 15:26:26    790s]            Invs: INVX4BA10TR: 1 INVX2BA10TR: 1 
[12/09 15:26:26    790s]           NICGs: AND2X11MA10TR: 1 
[12/09 15:26:26    790s]          Logics: BUFZX6MA10TR: 1 NAND2X2AA10TR: 1 NOR2X2MA10TR: 2 
[12/09 15:26:26    791s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 2: 14635672198482532219 3445205658232865689
[12/09 15:26:26    791s]       Approximately balancing fragments, wire and cell delays, iteration 2 done.
[12/09 15:26:26    791s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:01.6 real=0:00:01.9)
[12/09 15:26:26    791s]     Approximately balancing fragments done.
[12/09 15:26:26    791s]     Clock DAG stats after 'Approximately balancing fragments step':
[12/09 15:26:26    791s]       cell counts      : b=348, i=2, icg=0, nicg=1, l=4, total=355
[12/09 15:26:26    791s]       misc counts      : r=4, pp=2
[12/09 15:26:26    791s]       cell areas       : b=3615.200um^2, i=4.400um^2, icg=0.000um^2, nicg=12.800um^2, l=19.200um^2, total=3651.600um^2
[12/09 15:26:26    791s]       cell capacitance : b=2.269pF, i=0.010pF, icg=0.000pF, nicg=0.009pF, l=0.025pF, total=2.312pF
[12/09 15:26:26    791s]       sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/09 15:26:26    791s]       wire capacitance : top=0.000pF, trunk=1.548pF, leaf=12.803pF, total=14.352pF
[12/09 15:26:26    791s]       wire lengths     : top=0.000um, trunk=13404.493um, leaf=113614.441um, total=127018.933um
[12/09 15:26:26    791s]       hp wire lengths  : top=0.000um, trunk=9524.100um, leaf=30128.200um, total=39652.300um
[12/09 15:26:26    791s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[12/09 15:26:26    791s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[12/09 15:26:26    791s]       Trunk : target=0.118ns count=42 avg=0.068ns sd=0.030ns min=0.000ns max=0.108ns {17 <= 0.071ns, 16 <= 0.094ns, 7 <= 0.106ns, 2 <= 0.112ns, 0 <= 0.118ns}
[12/09 15:26:26    791s]       Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.009ns min=0.024ns max=0.118ns {16 <= 0.071ns, 299 <= 0.094ns, 3 <= 0.106ns, 0 <= 0.112ns, 2 <= 0.118ns}
[12/09 15:26:26    791s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[12/09 15:26:26    791s]        Bufs: BUFX16MA10TR: 35 FRICGX13BA10TR: 10 FRICGX11BA10TR: 294 BUFX5BA10TR: 9 
[12/09 15:26:26    791s]        Invs: INVX4BA10TR: 1 INVX2BA10TR: 1 
[12/09 15:26:26    791s]       NICGs: AND2X11MA10TR: 1 
[12/09 15:26:26    791s]      Logics: BUFZX6MA10TR: 1 NAND2X2AA10TR: 1 NOR2X2MA10TR: 2 
[12/09 15:26:26    791s]     Clock DAG hash after 'Approximately balancing fragments step': 14635672198482532219 3445205658232865689
[12/09 15:26:26    791s]     Clock DAG hash after 'Approximately balancing fragments step': 14635672198482532219 3445205658232865689
[12/09 15:26:26    791s]     Legalizer API calls during this step: 253 succeeded with high effort: 253 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/09 15:26:26    791s]   Approximately balancing fragments step done. (took cpu=0:00:08.9 real=0:00:12.0)
[12/09 15:26:27    791s]   Clock DAG stats after Approximately balancing fragments:
[12/09 15:26:27    791s]     cell counts      : b=348, i=2, icg=0, nicg=1, l=4, total=355
[12/09 15:26:27    791s]     misc counts      : r=4, pp=2
[12/09 15:26:27    791s]     cell areas       : b=3615.200um^2, i=4.400um^2, icg=0.000um^2, nicg=12.800um^2, l=19.200um^2, total=3651.600um^2
[12/09 15:26:27    791s]     cell capacitance : b=2.269pF, i=0.010pF, icg=0.000pF, nicg=0.009pF, l=0.025pF, total=2.312pF
[12/09 15:26:27    791s]     sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/09 15:26:27    791s]     wire capacitance : top=0.000pF, trunk=1.548pF, leaf=12.803pF, total=14.352pF
[12/09 15:26:27    791s]     wire lengths     : top=0.000um, trunk=13404.493um, leaf=113614.441um, total=127018.933um
[12/09 15:26:27    791s]     hp wire lengths  : top=0.000um, trunk=9524.100um, leaf=30128.200um, total=39652.300um
[12/09 15:26:27    791s]   Clock DAG net violations after Approximately balancing fragments: none
[12/09 15:26:27    791s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[12/09 15:26:27    791s]     Trunk : target=0.118ns count=42 avg=0.068ns sd=0.030ns min=0.000ns max=0.108ns {17 <= 0.071ns, 16 <= 0.094ns, 7 <= 0.106ns, 2 <= 0.112ns, 0 <= 0.118ns}
[12/09 15:26:27    791s]     Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.009ns min=0.024ns max=0.118ns {16 <= 0.071ns, 299 <= 0.094ns, 3 <= 0.106ns, 0 <= 0.112ns, 2 <= 0.118ns}
[12/09 15:26:27    791s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[12/09 15:26:27    791s]      Bufs: BUFX16MA10TR: 35 FRICGX13BA10TR: 10 FRICGX11BA10TR: 294 BUFX5BA10TR: 9 
[12/09 15:26:27    791s]      Invs: INVX4BA10TR: 1 INVX2BA10TR: 1 
[12/09 15:26:27    791s]     NICGs: AND2X11MA10TR: 1 
[12/09 15:26:27    791s]    Logics: BUFZX6MA10TR: 1 NAND2X2AA10TR: 1 NOR2X2MA10TR: 2 
[12/09 15:26:27    791s]   Clock DAG hash after Approximately balancing fragments: 14635672198482532219 3445205658232865689
[12/09 15:26:27    792s]   Clock DAG hash after Approximately balancing fragments: 14635672198482532219 3445205658232865689
[12/09 15:26:27    792s]   Primary reporting skew groups after Approximately balancing fragments:
[12/09 15:26:27    792s]     skew_group my_clk/mode: insertion delay [min=0.451, max=0.497], skew [0.047 vs 0.058]
[12/09 15:26:27    792s]         min path sink: vproc_top_genblk3_icache_way0/lines_reg_16__71_/CK
[12/09 15:26:27    792s]         max path sink: vproc_top_genblk3_icache_way0/lines_reg_30__43_/CK
[12/09 15:26:27    792s]   Skew group summary after Approximately balancing fragments:
[12/09 15:26:27    792s]     skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.180, max=0.218], skew [0.038 vs 0.058]
[12/09 15:26:27    792s]     skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.215, max=0.218], skew [0.003 vs 0.058]
[12/09 15:26:27    792s]     skew_group my_clk/mode: insertion delay [min=0.451, max=0.497], skew [0.047 vs 0.058]
[12/09 15:26:27    792s]   Improving fragments clock skew...
[12/09 15:26:28    792s]     Clock DAG hash before 'Improving fragments clock skew': 14635672198482532219 3445205658232865689
[12/09 15:26:28    793s]     Clock DAG stats after 'Improving fragments clock skew':
[12/09 15:26:28    793s]       cell counts      : b=348, i=2, icg=0, nicg=1, l=4, total=355
[12/09 15:26:28    793s]       misc counts      : r=4, pp=2
[12/09 15:26:28    793s]       cell areas       : b=3615.200um^2, i=4.400um^2, icg=0.000um^2, nicg=12.800um^2, l=19.200um^2, total=3651.600um^2
[12/09 15:26:28    793s]       cell capacitance : b=2.269pF, i=0.010pF, icg=0.000pF, nicg=0.009pF, l=0.025pF, total=2.312pF
[12/09 15:26:28    793s]       sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/09 15:26:28    793s]       wire capacitance : top=0.000pF, trunk=1.548pF, leaf=12.803pF, total=14.352pF
[12/09 15:26:28    793s]       wire lengths     : top=0.000um, trunk=13404.493um, leaf=113614.441um, total=127018.933um
[12/09 15:26:28    793s]       hp wire lengths  : top=0.000um, trunk=9524.100um, leaf=30128.200um, total=39652.300um
[12/09 15:26:28    793s]     Clock DAG net violations after 'Improving fragments clock skew': none
[12/09 15:26:28    793s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[12/09 15:26:28    793s]       Trunk : target=0.118ns count=42 avg=0.068ns sd=0.030ns min=0.000ns max=0.108ns {17 <= 0.071ns, 16 <= 0.094ns, 7 <= 0.106ns, 2 <= 0.112ns, 0 <= 0.118ns}
[12/09 15:26:28    793s]       Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.009ns min=0.024ns max=0.118ns {16 <= 0.071ns, 299 <= 0.094ns, 3 <= 0.106ns, 0 <= 0.112ns, 2 <= 0.118ns}
[12/09 15:26:28    793s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[12/09 15:26:28    793s]        Bufs: BUFX16MA10TR: 35 FRICGX13BA10TR: 10 FRICGX11BA10TR: 294 BUFX5BA10TR: 9 
[12/09 15:26:28    793s]        Invs: INVX4BA10TR: 1 INVX2BA10TR: 1 
[12/09 15:26:28    793s]       NICGs: AND2X11MA10TR: 1 
[12/09 15:26:28    793s]      Logics: BUFZX6MA10TR: 1 NAND2X2AA10TR: 1 NOR2X2MA10TR: 2 
[12/09 15:26:29    793s]     Clock DAG hash after 'Improving fragments clock skew': 14635672198482532219 3445205658232865689
[12/09 15:26:29    793s]     Clock DAG hash after 'Improving fragments clock skew': 14635672198482532219 3445205658232865689
[12/09 15:26:29    793s]     Primary reporting skew groups after 'Improving fragments clock skew':
[12/09 15:26:29    793s]       skew_group my_clk/mode: insertion delay [min=0.451, max=0.497], skew [0.047 vs 0.058]
[12/09 15:26:29    793s]           min path sink: vproc_top_genblk3_icache_way0/lines_reg_16__71_/CK
[12/09 15:26:29    793s]           max path sink: vproc_top_genblk3_icache_way0/lines_reg_30__43_/CK
[12/09 15:26:29    793s]     Skew group summary after 'Improving fragments clock skew':
[12/09 15:26:29    793s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.180, max=0.218], skew [0.038 vs 0.058]
[12/09 15:26:29    793s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.215, max=0.218], skew [0.003 vs 0.058]
[12/09 15:26:29    793s]       skew_group my_clk/mode: insertion delay [min=0.451, max=0.497], skew [0.047 vs 0.058]
[12/09 15:26:29    793s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/09 15:26:29    793s]   Improving fragments clock skew done. (took cpu=0:00:01.2 real=0:00:01.5)
[12/09 15:26:29    793s]   Approximately balancing step...
[12/09 15:26:29    793s]     Clock DAG hash before 'Approximately balancing step': 14635672198482532219 3445205658232865689
[12/09 15:26:29    793s]     Resolve constraints - Approximately balancing...
[12/09 15:26:29    793s]     Resolving skew group constraints...
[12/09 15:26:31    794s]       Solving LP: 3 skew groups; 23 fragments, 37 fraglets and 38 vertices; 117 variables and 349 constraints; tolerance 1
[12/09 15:26:31    794s]     Resolving skew group constraints done.
[12/09 15:26:31    794s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:01.1 real=0:00:01.7)
[12/09 15:26:31    794s]     Approximately balancing...
[12/09 15:26:31    794s]       Approximately balancing, wire and cell delays...
[12/09 15:26:31    794s]       Approximately balancing, wire and cell delays, iteration 1...
[12/09 15:26:32    795s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[12/09 15:26:32    795s]           cell counts      : b=348, i=2, icg=0, nicg=1, l=4, total=355
[12/09 15:26:32    795s]           misc counts      : r=4, pp=2
[12/09 15:26:32    795s]           cell areas       : b=3615.200um^2, i=4.400um^2, icg=0.000um^2, nicg=12.800um^2, l=19.200um^2, total=3651.600um^2
[12/09 15:26:32    795s]           cell capacitance : b=2.269pF, i=0.010pF, icg=0.000pF, nicg=0.009pF, l=0.025pF, total=2.312pF
[12/09 15:26:32    795s]           sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/09 15:26:32    795s]           wire capacitance : top=0.000pF, trunk=1.548pF, leaf=12.803pF, total=14.352pF
[12/09 15:26:32    795s]           wire lengths     : top=0.000um, trunk=13404.493um, leaf=113614.441um, total=127018.933um
[12/09 15:26:32    795s]           hp wire lengths  : top=0.000um, trunk=9524.100um, leaf=30128.200um, total=39652.300um
[12/09 15:26:32    795s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[12/09 15:26:32    795s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[12/09 15:26:32    795s]           Trunk : target=0.118ns count=42 avg=0.068ns sd=0.030ns min=0.000ns max=0.108ns {17 <= 0.071ns, 16 <= 0.094ns, 7 <= 0.106ns, 2 <= 0.112ns, 0 <= 0.118ns}
[12/09 15:26:32    795s]           Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.009ns min=0.024ns max=0.118ns {16 <= 0.071ns, 299 <= 0.094ns, 3 <= 0.106ns, 0 <= 0.112ns, 2 <= 0.118ns}
[12/09 15:26:32    795s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[12/09 15:26:32    795s]            Bufs: BUFX16MA10TR: 35 FRICGX13BA10TR: 10 FRICGX11BA10TR: 294 BUFX5BA10TR: 9 
[12/09 15:26:32    795s]            Invs: INVX4BA10TR: 1 INVX2BA10TR: 1 
[12/09 15:26:32    795s]           NICGs: AND2X11MA10TR: 1 
[12/09 15:26:32    795s]          Logics: BUFZX6MA10TR: 1 NAND2X2AA10TR: 1 NOR2X2MA10TR: 2 
[12/09 15:26:32    795s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 14635672198482532219 3445205658232865689
[12/09 15:26:32    795s]       Approximately balancing, wire and cell delays, iteration 1 done.
[12/09 15:26:32    795s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.6 real=0:00:01.1)
[12/09 15:26:32    795s]     Approximately balancing done.
[12/09 15:26:32    795s]     Clock DAG stats after 'Approximately balancing step':
[12/09 15:26:32    795s]       cell counts      : b=348, i=2, icg=0, nicg=1, l=4, total=355
[12/09 15:26:32    795s]       misc counts      : r=4, pp=2
[12/09 15:26:32    795s]       cell areas       : b=3615.200um^2, i=4.400um^2, icg=0.000um^2, nicg=12.800um^2, l=19.200um^2, total=3651.600um^2
[12/09 15:26:32    795s]       cell capacitance : b=2.269pF, i=0.010pF, icg=0.000pF, nicg=0.009pF, l=0.025pF, total=2.312pF
[12/09 15:26:32    795s]       sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/09 15:26:32    795s]       wire capacitance : top=0.000pF, trunk=1.548pF, leaf=12.803pF, total=14.352pF
[12/09 15:26:32    795s]       wire lengths     : top=0.000um, trunk=13404.493um, leaf=113614.441um, total=127018.933um
[12/09 15:26:32    795s]       hp wire lengths  : top=0.000um, trunk=9524.100um, leaf=30128.200um, total=39652.300um
[12/09 15:26:32    795s]     Clock DAG net violations after 'Approximately balancing step': none
[12/09 15:26:32    795s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[12/09 15:26:32    795s]       Trunk : target=0.118ns count=42 avg=0.068ns sd=0.030ns min=0.000ns max=0.108ns {17 <= 0.071ns, 16 <= 0.094ns, 7 <= 0.106ns, 2 <= 0.112ns, 0 <= 0.118ns}
[12/09 15:26:32    795s]       Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.009ns min=0.024ns max=0.118ns {16 <= 0.071ns, 299 <= 0.094ns, 3 <= 0.106ns, 0 <= 0.112ns, 2 <= 0.118ns}
[12/09 15:26:32    795s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[12/09 15:26:32    795s]        Bufs: BUFX16MA10TR: 35 FRICGX13BA10TR: 10 FRICGX11BA10TR: 294 BUFX5BA10TR: 9 
[12/09 15:26:32    795s]        Invs: INVX4BA10TR: 1 INVX2BA10TR: 1 
[12/09 15:26:32    795s]       NICGs: AND2X11MA10TR: 1 
[12/09 15:26:32    795s]      Logics: BUFZX6MA10TR: 1 NAND2X2AA10TR: 1 NOR2X2MA10TR: 2 
[12/09 15:26:32    795s]     Clock DAG hash after 'Approximately balancing step': 14635672198482532219 3445205658232865689
[12/09 15:26:32    795s]     Clock DAG hash after 'Approximately balancing step': 14635672198482532219 3445205658232865689
[12/09 15:26:32    795s]     Primary reporting skew groups after 'Approximately balancing step':
[12/09 15:26:32    795s]       skew_group my_clk/mode: insertion delay [min=0.451, max=0.497], skew [0.047 vs 0.058]
[12/09 15:26:32    795s]           min path sink: vproc_top_genblk3_icache_way0/lines_reg_16__71_/CK
[12/09 15:26:32    795s]           max path sink: vproc_top_genblk3_icache_way0/lines_reg_30__43_/CK
[12/09 15:26:32    795s]     Skew group summary after 'Approximately balancing step':
[12/09 15:26:32    795s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.180, max=0.218], skew [0.038 vs 0.058]
[12/09 15:26:32    795s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.215, max=0.218], skew [0.003 vs 0.058]
[12/09 15:26:32    795s]       skew_group my_clk/mode: insertion delay [min=0.451, max=0.497], skew [0.047 vs 0.058]
[12/09 15:26:32    795s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/09 15:26:32    795s]   Approximately balancing step done. (took cpu=0:00:02.3 real=0:00:03.4)
[12/09 15:26:32    795s]   Fixing clock tree overload...
[12/09 15:26:33    796s]     Clock DAG hash before 'Fixing clock tree overload': 14635672198482532219 3445205658232865689
[12/09 15:26:33    796s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[12/09 15:26:33    796s]     Clock DAG stats after 'Fixing clock tree overload':
[12/09 15:26:33    796s]       cell counts      : b=348, i=2, icg=0, nicg=1, l=4, total=355
[12/09 15:26:33    796s]       misc counts      : r=4, pp=2
[12/09 15:26:33    796s]       cell areas       : b=3615.200um^2, i=4.400um^2, icg=0.000um^2, nicg=12.800um^2, l=19.200um^2, total=3651.600um^2
[12/09 15:26:33    796s]       cell capacitance : b=2.269pF, i=0.010pF, icg=0.000pF, nicg=0.009pF, l=0.025pF, total=2.312pF
[12/09 15:26:33    796s]       sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/09 15:26:33    796s]       wire capacitance : top=0.000pF, trunk=1.548pF, leaf=12.803pF, total=14.352pF
[12/09 15:26:33    796s]       wire lengths     : top=0.000um, trunk=13404.493um, leaf=113614.441um, total=127018.933um
[12/09 15:26:33    796s]       hp wire lengths  : top=0.000um, trunk=9524.100um, leaf=30128.200um, total=39652.300um
[12/09 15:26:33    796s]     Clock DAG net violations after 'Fixing clock tree overload': none
[12/09 15:26:33    796s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[12/09 15:26:33    796s]       Trunk : target=0.118ns count=42 avg=0.068ns sd=0.030ns min=0.000ns max=0.108ns {17 <= 0.071ns, 16 <= 0.094ns, 7 <= 0.106ns, 2 <= 0.112ns, 0 <= 0.118ns}
[12/09 15:26:33    796s]       Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.009ns min=0.024ns max=0.118ns {16 <= 0.071ns, 299 <= 0.094ns, 3 <= 0.106ns, 0 <= 0.112ns, 2 <= 0.118ns}
[12/09 15:26:33    796s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[12/09 15:26:33    796s]        Bufs: BUFX16MA10TR: 35 FRICGX13BA10TR: 10 FRICGX11BA10TR: 294 BUFX5BA10TR: 9 
[12/09 15:26:33    796s]        Invs: INVX4BA10TR: 1 INVX2BA10TR: 1 
[12/09 15:26:33    796s]       NICGs: AND2X11MA10TR: 1 
[12/09 15:26:33    796s]      Logics: BUFZX6MA10TR: 1 NAND2X2AA10TR: 1 NOR2X2MA10TR: 2 
[12/09 15:26:33    796s]     Clock DAG hash after 'Fixing clock tree overload': 14635672198482532219 3445205658232865689
[12/09 15:26:33    796s]     Clock DAG hash after 'Fixing clock tree overload': 14635672198482532219 3445205658232865689
[12/09 15:26:33    796s]     Primary reporting skew groups after 'Fixing clock tree overload':
[12/09 15:26:33    796s]       skew_group my_clk/mode: insertion delay [min=0.451, max=0.497], skew [0.047 vs 0.058]
[12/09 15:26:33    796s]           min path sink: vproc_top_genblk3_icache_way0/lines_reg_16__71_/CK
[12/09 15:26:33    796s]           max path sink: vproc_top_genblk3_icache_way0/lines_reg_30__43_/CK
[12/09 15:26:33    796s]     Skew group summary after 'Fixing clock tree overload':
[12/09 15:26:33    796s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.180, max=0.218], skew [0.038 vs 0.058]
[12/09 15:26:33    796s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.215, max=0.218], skew [0.003 vs 0.058]
[12/09 15:26:33    796s]       skew_group my_clk/mode: insertion delay [min=0.451, max=0.497], skew [0.047 vs 0.058]
[12/09 15:26:33    796s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/09 15:26:33    796s]   Fixing clock tree overload done. (took cpu=0:00:00.6 real=0:00:00.8)
[12/09 15:26:33    796s]   Approximately balancing paths...
[12/09 15:26:33    796s]     Clock DAG hash before 'Approximately balancing paths': 14635672198482532219 3445205658232865689
[12/09 15:26:33    796s]     Added 0 buffers.
[12/09 15:26:34    796s]     Clock DAG stats after 'Approximately balancing paths':
[12/09 15:26:34    796s]       cell counts      : b=348, i=2, icg=0, nicg=1, l=4, total=355
[12/09 15:26:34    796s]       misc counts      : r=4, pp=2
[12/09 15:26:34    796s]       cell areas       : b=3615.200um^2, i=4.400um^2, icg=0.000um^2, nicg=12.800um^2, l=19.200um^2, total=3651.600um^2
[12/09 15:26:34    796s]       cell capacitance : b=2.269pF, i=0.010pF, icg=0.000pF, nicg=0.009pF, l=0.025pF, total=2.312pF
[12/09 15:26:34    796s]       sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/09 15:26:34    796s]       wire capacitance : top=0.000pF, trunk=1.548pF, leaf=12.803pF, total=14.352pF
[12/09 15:26:34    796s]       wire lengths     : top=0.000um, trunk=13404.493um, leaf=113614.441um, total=127018.933um
[12/09 15:26:34    796s]       hp wire lengths  : top=0.000um, trunk=9524.100um, leaf=30128.200um, total=39652.300um
[12/09 15:26:34    796s]     Clock DAG net violations after 'Approximately balancing paths': none
[12/09 15:26:34    796s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[12/09 15:26:34    796s]       Trunk : target=0.118ns count=42 avg=0.068ns sd=0.030ns min=0.000ns max=0.108ns {17 <= 0.071ns, 16 <= 0.094ns, 7 <= 0.106ns, 2 <= 0.112ns, 0 <= 0.118ns}
[12/09 15:26:34    796s]       Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.009ns min=0.024ns max=0.118ns {16 <= 0.071ns, 299 <= 0.094ns, 3 <= 0.106ns, 0 <= 0.112ns, 2 <= 0.118ns}
[12/09 15:26:34    796s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[12/09 15:26:34    796s]        Bufs: BUFX16MA10TR: 35 FRICGX13BA10TR: 10 FRICGX11BA10TR: 294 BUFX5BA10TR: 9 
[12/09 15:26:34    796s]        Invs: INVX4BA10TR: 1 INVX2BA10TR: 1 
[12/09 15:26:34    796s]       NICGs: AND2X11MA10TR: 1 
[12/09 15:26:34    796s]      Logics: BUFZX6MA10TR: 1 NAND2X2AA10TR: 1 NOR2X2MA10TR: 2 
[12/09 15:26:34    797s]     Clock DAG hash after 'Approximately balancing paths': 14635672198482532219 3445205658232865689
[12/09 15:26:34    797s]     Clock DAG hash after 'Approximately balancing paths': 14635672198482532219 3445205658232865689
[12/09 15:26:34    797s]     Primary reporting skew groups after 'Approximately balancing paths':
[12/09 15:26:34    797s]       skew_group my_clk/mode: insertion delay [min=0.451, max=0.497, avg=0.481, sd=0.008], skew [0.047 vs 0.058], 100% {0.451, 0.497} (wid=0.119 ws=0.071) (gid=0.440 gs=0.097)
[12/09 15:26:34    797s]           min path sink: vproc_top_genblk3_icache_way0/lines_reg_16__71_/CK
[12/09 15:26:34    797s]           max path sink: vproc_top_genblk3_icache_way0/lines_reg_30__43_/CK
[12/09 15:26:34    797s]     Skew group summary after 'Approximately balancing paths':
[12/09 15:26:34    797s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.180, max=0.218, avg=0.205, sd=0.018], skew [0.038 vs 0.058], 100% {0.180, 0.218} (wid=0.050 ws=0.000) (gid=0.168 gs=0.037)
[12/09 15:26:34    797s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.215, max=0.218, avg=0.217, sd=0.001], skew [0.003 vs 0.058], 100% {0.215, 0.218} (wid=0.050 ws=0.000) (gid=0.168 gs=0.003)
[12/09 15:26:35    797s]       skew_group my_clk/mode: insertion delay [min=0.451, max=0.497, avg=0.481, sd=0.008], skew [0.047 vs 0.058], 100% {0.451, 0.497} (wid=0.119 ws=0.071) (gid=0.440 gs=0.097)
[12/09 15:26:35    797s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/09 15:26:35    797s]   Approximately balancing paths done. (took cpu=0:00:01.0 real=0:00:01.5)
[12/09 15:26:35    797s]   Stage::Balancing done. (took cpu=0:00:14.9 real=0:00:20.2)
[12/09 15:26:35    797s]   Stage::Polishing...
[12/09 15:26:35    797s]   Clock tree timing engine global stage delay update for slowDC:setup.late...
[12/09 15:26:35    798s]   Clock tree timing engine global stage delay update for slowDC:setup.late done. (took cpu=0:00:01.0 real=0:00:00.7)
[12/09 15:26:36    798s]   Clock DAG stats before polishing:
[12/09 15:26:36    798s]     cell counts      : b=348, i=2, icg=0, nicg=1, l=4, total=355
[12/09 15:26:36    798s]     misc counts      : r=4, pp=2
[12/09 15:26:36    798s]     cell areas       : b=3615.200um^2, i=4.400um^2, icg=0.000um^2, nicg=12.800um^2, l=19.200um^2, total=3651.600um^2
[12/09 15:26:36    798s]     cell capacitance : b=2.269pF, i=0.010pF, icg=0.000pF, nicg=0.009pF, l=0.025pF, total=2.312pF
[12/09 15:26:36    798s]     sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/09 15:26:36    798s]     wire capacitance : top=0.000pF, trunk=1.548pF, leaf=12.803pF, total=14.352pF
[12/09 15:26:36    798s]     wire lengths     : top=0.000um, trunk=13404.493um, leaf=113614.441um, total=127018.933um
[12/09 15:26:36    798s]     hp wire lengths  : top=0.000um, trunk=9524.100um, leaf=30128.200um, total=39652.300um
[12/09 15:26:36    798s]   Clock DAG net violations before polishing: none
[12/09 15:26:36    798s]   Clock DAG primary half-corner transition distribution before polishing:
[12/09 15:26:36    798s]     Trunk : target=0.118ns count=42 avg=0.068ns sd=0.030ns min=0.000ns max=0.108ns {17 <= 0.071ns, 16 <= 0.094ns, 7 <= 0.106ns, 2 <= 0.112ns, 0 <= 0.118ns}
[12/09 15:26:36    798s]     Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.009ns min=0.024ns max=0.118ns {16 <= 0.071ns, 299 <= 0.094ns, 3 <= 0.106ns, 0 <= 0.112ns, 2 <= 0.118ns}
[12/09 15:26:36    798s]   Clock DAG library cell distribution before polishing {count}:
[12/09 15:26:36    798s]      Bufs: BUFX16MA10TR: 35 FRICGX13BA10TR: 10 FRICGX11BA10TR: 294 BUFX5BA10TR: 9 
[12/09 15:26:36    798s]      Invs: INVX4BA10TR: 1 INVX2BA10TR: 1 
[12/09 15:26:36    798s]     NICGs: AND2X11MA10TR: 1 
[12/09 15:26:36    798s]    Logics: BUFZX6MA10TR: 1 NAND2X2AA10TR: 1 NOR2X2MA10TR: 2 
[12/09 15:26:36    798s]   Clock DAG hash before polishing: 14635672198482532219 3445205658232865689
[12/09 15:26:36    799s]   Clock DAG hash before polishing: 14635672198482532219 3445205658232865689
[12/09 15:26:36    799s]   Primary reporting skew groups before polishing:
[12/09 15:26:36    799s]     skew_group my_clk/mode: insertion delay [min=0.451, max=0.496], skew [0.045 vs 0.058]
[12/09 15:26:37    799s]         min path sink: vproc_top_genblk3_icache_way0/lines_reg_16__71_/CK
[12/09 15:26:37    799s]         max path sink: vproc_top_u_core_u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_8_/CK
[12/09 15:26:37    799s]   Skew group summary before polishing:
[12/09 15:26:37    799s]     skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.180, max=0.218], skew [0.038 vs 0.058]
[12/09 15:26:37    799s]     skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.216, max=0.218], skew [0.003 vs 0.058]
[12/09 15:26:37    799s]     skew_group my_clk/mode: insertion delay [min=0.451, max=0.496], skew [0.045 vs 0.058]
[12/09 15:26:37    799s]   Merging balancing drivers for power...
[12/09 15:26:37    799s]     Clock DAG hash before 'Merging balancing drivers for power': 14635672198482532219 3445205658232865689
[12/09 15:26:37    799s]     Tried: 363 Succeeded: 0
[12/09 15:26:37    799s]     Clock DAG stats after 'Merging balancing drivers for power':
[12/09 15:26:37    799s]       cell counts      : b=348, i=2, icg=0, nicg=1, l=4, total=355
[12/09 15:26:37    799s]       misc counts      : r=4, pp=2
[12/09 15:26:37    799s]       cell areas       : b=3615.200um^2, i=4.400um^2, icg=0.000um^2, nicg=12.800um^2, l=19.200um^2, total=3651.600um^2
[12/09 15:26:37    799s]       cell capacitance : b=2.269pF, i=0.010pF, icg=0.000pF, nicg=0.009pF, l=0.025pF, total=2.312pF
[12/09 15:26:37    799s]       sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/09 15:26:37    799s]       wire capacitance : top=0.000pF, trunk=1.548pF, leaf=12.803pF, total=14.352pF
[12/09 15:26:37    799s]       wire lengths     : top=0.000um, trunk=13404.493um, leaf=113614.441um, total=127018.933um
[12/09 15:26:37    799s]       hp wire lengths  : top=0.000um, trunk=9524.100um, leaf=30128.200um, total=39652.300um
[12/09 15:26:37    799s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[12/09 15:26:37    799s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[12/09 15:26:37    799s]       Trunk : target=0.118ns count=42 avg=0.068ns sd=0.030ns min=0.000ns max=0.108ns {17 <= 0.071ns, 16 <= 0.094ns, 7 <= 0.106ns, 2 <= 0.112ns, 0 <= 0.118ns}
[12/09 15:26:37    799s]       Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.009ns min=0.024ns max=0.118ns {16 <= 0.071ns, 299 <= 0.094ns, 3 <= 0.106ns, 0 <= 0.112ns, 2 <= 0.118ns}
[12/09 15:26:37    799s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[12/09 15:26:37    799s]        Bufs: BUFX16MA10TR: 35 FRICGX13BA10TR: 10 FRICGX11BA10TR: 294 BUFX5BA10TR: 9 
[12/09 15:26:37    799s]        Invs: INVX4BA10TR: 1 INVX2BA10TR: 1 
[12/09 15:26:37    799s]       NICGs: AND2X11MA10TR: 1 
[12/09 15:26:37    799s]      Logics: BUFZX6MA10TR: 1 NAND2X2AA10TR: 1 NOR2X2MA10TR: 2 
[12/09 15:26:37    799s]     Clock DAG hash after 'Merging balancing drivers for power': 14635672198482532219 3445205658232865689
[12/09 15:26:37    800s]     Clock DAG hash after 'Merging balancing drivers for power': 14635672198482532219 3445205658232865689
[12/09 15:26:37    800s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[12/09 15:26:37    800s]       skew_group my_clk/mode: insertion delay [min=0.451, max=0.496], skew [0.045 vs 0.058]
[12/09 15:26:37    800s]           min path sink: vproc_top_genblk3_icache_way0/lines_reg_16__71_/CK
[12/09 15:26:37    800s]           max path sink: vproc_top_u_core_u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_8_/CK
[12/09 15:26:37    800s]     Skew group summary after 'Merging balancing drivers for power':
[12/09 15:26:37    800s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.180, max=0.218], skew [0.038 vs 0.058]
[12/09 15:26:37    800s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.216, max=0.218], skew [0.003 vs 0.058]
[12/09 15:26:37    800s]       skew_group my_clk/mode: insertion delay [min=0.451, max=0.496], skew [0.045 vs 0.058]
[12/09 15:26:37    800s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/09 15:26:37    800s]   Merging balancing drivers for power done. (took cpu=0:00:00.5 real=0:00:00.8)
[12/09 15:26:37    800s]   Improving clock skew...
[12/09 15:26:38    800s]     Clock DAG hash before 'Improving clock skew': 14635672198482532219 3445205658232865689
[12/09 15:26:38    800s]     Clock DAG stats after 'Improving clock skew':
[12/09 15:26:38    800s]       cell counts      : b=348, i=2, icg=0, nicg=1, l=4, total=355
[12/09 15:26:38    800s]       misc counts      : r=4, pp=2
[12/09 15:26:38    800s]       cell areas       : b=3615.200um^2, i=4.400um^2, icg=0.000um^2, nicg=12.800um^2, l=19.200um^2, total=3651.600um^2
[12/09 15:26:38    800s]       cell capacitance : b=2.269pF, i=0.010pF, icg=0.000pF, nicg=0.009pF, l=0.025pF, total=2.312pF
[12/09 15:26:38    800s]       sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/09 15:26:38    800s]       wire capacitance : top=0.000pF, trunk=1.548pF, leaf=12.803pF, total=14.352pF
[12/09 15:26:38    800s]       wire lengths     : top=0.000um, trunk=13404.493um, leaf=113614.441um, total=127018.933um
[12/09 15:26:38    800s]       hp wire lengths  : top=0.000um, trunk=9524.100um, leaf=30128.200um, total=39652.300um
[12/09 15:26:38    800s]     Clock DAG net violations after 'Improving clock skew': none
[12/09 15:26:38    800s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[12/09 15:26:38    800s]       Trunk : target=0.118ns count=42 avg=0.068ns sd=0.030ns min=0.000ns max=0.108ns {17 <= 0.071ns, 16 <= 0.094ns, 7 <= 0.106ns, 2 <= 0.112ns, 0 <= 0.118ns}
[12/09 15:26:38    800s]       Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.009ns min=0.024ns max=0.118ns {16 <= 0.071ns, 299 <= 0.094ns, 3 <= 0.106ns, 0 <= 0.112ns, 2 <= 0.118ns}
[12/09 15:26:38    800s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[12/09 15:26:38    800s]        Bufs: BUFX16MA10TR: 35 FRICGX13BA10TR: 10 FRICGX11BA10TR: 294 BUFX5BA10TR: 9 
[12/09 15:26:38    800s]        Invs: INVX4BA10TR: 1 INVX2BA10TR: 1 
[12/09 15:26:38    800s]       NICGs: AND2X11MA10TR: 1 
[12/09 15:26:38    800s]      Logics: BUFZX6MA10TR: 1 NAND2X2AA10TR: 1 NOR2X2MA10TR: 2 
[12/09 15:26:38    800s]     Clock DAG hash after 'Improving clock skew': 14635672198482532219 3445205658232865689
[12/09 15:26:38    800s]     Clock DAG hash after 'Improving clock skew': 14635672198482532219 3445205658232865689
[12/09 15:26:39    800s]     Primary reporting skew groups after 'Improving clock skew':
[12/09 15:26:39    800s]       skew_group my_clk/mode: insertion delay [min=0.451, max=0.496, avg=0.481, sd=0.008], skew [0.045 vs 0.058], 100% {0.451, 0.496} (wid=0.119 ws=0.071) (gid=0.440 gs=0.097)
[12/09 15:26:39    800s]           min path sink: vproc_top_genblk3_icache_way0/lines_reg_16__71_/CK
[12/09 15:26:39    800s]           max path sink: vproc_top_u_core_u_ibex_core_if_stage_i_gen_prefetch_buffer_prefetch_buffer_i_fetch_addr_q_reg_8_/CK
[12/09 15:26:39    800s]     Skew group summary after 'Improving clock skew':
[12/09 15:26:39    800s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.180, max=0.218, avg=0.205, sd=0.018], skew [0.038 vs 0.058], 100% {0.180, 0.218} (wid=0.050 ws=0.000) (gid=0.169 gs=0.038)
[12/09 15:26:39    800s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.216, max=0.218, avg=0.217, sd=0.001], skew [0.003 vs 0.058], 100% {0.216, 0.218} (wid=0.050 ws=0.000) (gid=0.169 gs=0.003)
[12/09 15:26:39    801s]       skew_group my_clk/mode: insertion delay [min=0.451, max=0.496, avg=0.481, sd=0.008], skew [0.045 vs 0.058], 100% {0.451, 0.496} (wid=0.119 ws=0.071) (gid=0.440 gs=0.097)
[12/09 15:26:39    801s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/09 15:26:39    801s]   Improving clock skew done. (took cpu=0:00:01.1 real=0:00:01.6)
[12/09 15:26:39    801s]   Moving gates to reduce wire capacitance...
[12/09 15:26:39    801s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 14635672198482532219 3445205658232865689
[12/09 15:26:39    801s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[12/09 15:26:40    801s]     Iteration 1...
[12/09 15:26:40    801s]       Artificially removing short and long paths...
[12/09 15:26:40    801s]         Clock DAG hash before 'Artificially removing short and long paths': 14635672198482532219 3445205658232865689
[12/09 15:26:41    801s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/09 15:26:41    801s]       Artificially removing short and long paths done. (took cpu=0:00:00.4 real=0:00:00.7)
[12/09 15:26:41    801s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[12/09 15:26:41    802s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 14635672198482532219 3445205658232865689
[12/09 15:26:41    802s]         Legalizer releasing space for clock trees
[12/09 15:26:47    809s]         Legalizing clock trees...
[12/09 15:26:47    809s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/09 15:26:47    809s]         Legalizer API calls during this step: 2368 succeeded with high effort: 2368 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/09 15:26:47    809s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:07.6 real=0:00:06.7)
[12/09 15:26:47    809s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[12/09 15:26:47    809s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': 6766164518715584411 7473740334200625605
[12/09 15:26:47    809s]         Moving gates: 
[12/09 15:26:47    809s]         Legalizer releasing space for clock trees
[12/09 15:26:48    810s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/09 15:27:03    835s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/09 15:27:03    835s]         100% 
[12/09 15:27:03    835s]         Legalizer API calls during this step: 4967 succeeded with high effort: 4967 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/09 15:27:03    835s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:26.0 real=0:00:16.1)
[12/09 15:27:03    835s]     Iteration 1 done.
[12/09 15:27:03    835s]     Iteration 2...
[12/09 15:27:03    835s]       Artificially removing short and long paths...
[12/09 15:27:03    835s]         Clock DAG hash before 'Artificially removing short and long paths': 6746117221460034629 10160148444842103787
[12/09 15:27:04    836s]         For skew group my_clk/mode, artificially shortened or lengthened 5 paths.
[12/09 15:27:04    836s]         	The smallest offset applied was -0.001ns.
[12/09 15:27:04    836s]         	The largest offset applied was -0.000ns.
[12/09 15:27:04    836s]         
[12/09 15:27:04    836s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/09 15:27:04    836s]       Artificially removing short and long paths done. (took cpu=0:00:00.6 real=0:00:00.6)
[12/09 15:27:04    836s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
[12/09 15:27:04    836s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction': 6746117221460034629 10160148444842103787
[12/09 15:27:04    836s]         Legalizer releasing space for clock trees
[12/09 15:27:09    843s]         Legalizing clock trees...
[12/09 15:27:09    843s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/09 15:27:09    843s]         Legalizer API calls during this step: 2094 succeeded with high effort: 2094 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/09 15:27:09    843s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:07.2 real=0:00:05.4)
[12/09 15:27:09    843s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates...
[12/09 15:27:10    843s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates': 8351554838010528063 10380313480325493201
[12/09 15:27:10    843s]         Moving gates: 
[12/09 15:27:10    843s]         Legalizer releasing space for clock trees
[12/09 15:27:10    844s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/09 15:27:24    862s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/09 15:27:24    862s]         100% 
[12/09 15:27:24    862s]         Legalizer API calls during this step: 4970 succeeded with high effort: 4970 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/09 15:27:24    862s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:19.1 real=0:00:14.1)
[12/09 15:27:24    862s]       Reverting Artificially removing short and long paths...
[12/09 15:27:24    862s]         Clock DAG hash before 'Reverting Artificially removing short and long paths': 12724982106276264955 10751967163620978633
[12/09 15:27:24    862s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/09 15:27:24    862s]       Reverting Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/09 15:27:24    862s]     Iteration 2 done.
[12/09 15:27:24    862s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[12/09 15:27:24    863s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[12/09 15:27:24    863s]       cell counts      : b=348, i=2, icg=0, nicg=1, l=4, total=355
[12/09 15:27:24    863s]       misc counts      : r=4, pp=2
[12/09 15:27:24    863s]       cell areas       : b=3615.200um^2, i=4.400um^2, icg=0.000um^2, nicg=12.800um^2, l=19.200um^2, total=3651.600um^2
[12/09 15:27:24    863s]       cell capacitance : b=2.269pF, i=0.010pF, icg=0.000pF, nicg=0.009pF, l=0.025pF, total=2.312pF
[12/09 15:27:24    863s]       sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/09 15:27:24    863s]       wire capacitance : top=0.000pF, trunk=1.442pF, leaf=12.579pF, total=14.021pF
[12/09 15:27:24    863s]       wire lengths     : top=0.000um, trunk=12575.595um, leaf=111738.847um, total=124314.442um
[12/09 15:27:24    863s]       hp wire lengths  : top=0.000um, trunk=9499.500um, leaf=29648.900um, total=39148.400um
[12/09 15:27:24    863s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
[12/09 15:27:24    863s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[12/09 15:27:24    863s]       Trunk : target=0.118ns count=42 avg=0.068ns sd=0.030ns min=0.000ns max=0.109ns {17 <= 0.071ns, 17 <= 0.094ns, 6 <= 0.106ns, 2 <= 0.112ns, 0 <= 0.118ns}
[12/09 15:27:24    863s]       Leaf  : target=0.118ns count=320 avg=0.086ns sd=0.009ns min=0.020ns max=0.110ns {17 <= 0.071ns, 299 <= 0.094ns, 3 <= 0.106ns, 1 <= 0.112ns, 0 <= 0.118ns}
[12/09 15:27:24    863s]     Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
[12/09 15:27:24    863s]        Bufs: BUFX16MA10TR: 35 FRICGX13BA10TR: 10 FRICGX11BA10TR: 294 BUFX5BA10TR: 9 
[12/09 15:27:24    863s]        Invs: INVX4BA10TR: 1 INVX2BA10TR: 1 
[12/09 15:27:24    863s]       NICGs: AND2X11MA10TR: 1 
[12/09 15:27:24    863s]      Logics: BUFZX6MA10TR: 1 NAND2X2AA10TR: 1 NOR2X2MA10TR: 2 
[12/09 15:27:25    863s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 12724982106276264955 10751967163620978633
[12/09 15:27:25    863s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 12724982106276264955 10751967163620978633
[12/09 15:27:25    863s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[12/09 15:27:25    863s]       skew_group my_clk/mode: insertion delay [min=0.439, max=0.498, avg=0.477, sd=0.010], skew [0.059 vs 0.058*], 100% {0.440, 0.498} (wid=0.126 ws=0.079) (gid=0.433 gs=0.070)
[12/09 15:27:25    863s]           min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_18_/CK
[12/09 15:27:25    863s]           max path sink: vproc_top_u_core_gen_regfile_ff_register_file_i/rf_reg_q_reg_31__7_/CK
[12/09 15:27:25    863s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[12/09 15:27:25    863s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.180, max=0.215, avg=0.203, sd=0.018], skew [0.035 vs 0.058], 100% {0.180, 0.215} (wid=0.050 ws=0.001) (gid=0.165 gs=0.034)
[12/09 15:27:25    863s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.215, max=0.215, avg=0.215, sd=0.000], skew [0.000 vs 0.058], 100% {0.215, 0.215} (wid=0.050 ws=0.000) (gid=0.165 gs=0.000)
[12/09 15:27:26    864s]       skew_group my_clk/mode: insertion delay [min=0.439, max=0.498, avg=0.477, sd=0.010], skew [0.059 vs 0.058*], 100% {0.440, 0.498} (wid=0.126 ws=0.079) (gid=0.433 gs=0.070)
[12/09 15:27:26    864s]     Legalizer API calls during this step: 14399 succeeded with high effort: 14399 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/09 15:27:26    864s]   Moving gates to reduce wire capacitance done. (took cpu=0:01:03 real=0:00:46.5)
[12/09 15:27:26    864s]   Reducing clock tree power 3...
[12/09 15:27:26    864s]     Clock DAG hash before 'Reducing clock tree power 3': 12724982106276264955 10751967163620978633
[12/09 15:27:26    864s]     Artificially removing short and long paths...
[12/09 15:27:26    864s]       Clock DAG hash before 'Artificially removing short and long paths': 12724982106276264955 10751967163620978633
[12/09 15:27:26    864s]       For skew group my_clk/mode, artificially shortened or lengthened 12 paths.
[12/09 15:27:26    864s]       	The smallest offset applied was -0.002ns.
[12/09 15:27:26    864s]       	The largest offset applied was -0.000ns.
[12/09 15:27:26    864s]       
[12/09 15:27:26    864s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/09 15:27:26    864s]     Artificially removing short and long paths done. (took cpu=0:00:00.4 real=0:00:00.6)
[12/09 15:27:26    864s]     Initial gate capacitance is (rise=29.073pF fall=29.073pF).
[12/09 15:27:27    864s]     Resizing gates: 
[12/09 15:27:27    864s]     Legalizer releasing space for clock trees
[12/09 15:27:27    864s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/09 15:27:30    869s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/09 15:27:30    869s]     100% 
[12/09 15:27:30    869s]     Stopping in iteration 1: unable to make further power recovery in this step.
[12/09 15:27:30    869s]     Iteration 1: gate capacitance is (rise=29.050pF fall=29.050pF).
[12/09 15:27:30    869s]     Reverting Artificially removing short and long paths...
[12/09 15:27:30    870s]       Clock DAG hash before 'Reverting Artificially removing short and long paths': 10227205643878950088 11707715549030471242
[12/09 15:27:30    870s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/09 15:27:30    870s]     Reverting Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/09 15:27:31    870s]     Clock DAG stats after 'Reducing clock tree power 3':
[12/09 15:27:31    870s]       cell counts      : b=348, i=2, icg=0, nicg=1, l=4, total=355
[12/09 15:27:31    870s]       misc counts      : r=4, pp=2
[12/09 15:27:31    870s]       cell areas       : b=3594.800um^2, i=4.000um^2, icg=0.000um^2, nicg=12.800um^2, l=19.200um^2, total=3630.800um^2
[12/09 15:27:31    870s]       cell capacitance : b=2.250pF, i=0.008pF, icg=0.000pF, nicg=0.009pF, l=0.022pF, total=2.290pF
[12/09 15:27:31    870s]       sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/09 15:27:31    870s]       wire capacitance : top=0.000pF, trunk=1.441pF, leaf=12.580pF, total=14.021pF
[12/09 15:27:31    870s]       wire lengths     : top=0.000um, trunk=12571.595um, leaf=111739.247um, total=124310.842um
[12/09 15:27:31    870s]       hp wire lengths  : top=0.000um, trunk=9499.500um, leaf=29648.900um, total=39148.400um
[12/09 15:27:31    870s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[12/09 15:27:31    870s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[12/09 15:27:31    870s]       Trunk : target=0.118ns count=42 avg=0.069ns sd=0.030ns min=0.000ns max=0.113ns {19 <= 0.071ns, 13 <= 0.094ns, 6 <= 0.106ns, 3 <= 0.112ns, 1 <= 0.118ns}
[12/09 15:27:31    870s]       Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.009ns min=0.020ns max=0.111ns {15 <= 0.071ns, 296 <= 0.094ns, 6 <= 0.106ns, 3 <= 0.112ns, 0 <= 0.118ns}
[12/09 15:27:31    870s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[12/09 15:27:31    870s]        Bufs: BUFX16MA10TR: 32 FRICGX13BA10TR: 4 FRICGX11BA10TR: 301 BUFX5BA10TR: 11 
[12/09 15:27:31    870s]        Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
[12/09 15:27:31    870s]       NICGs: AND2X11MA10TR: 1 
[12/09 15:27:31    870s]      Logics: BUFZX6MA10TR: 1 NAND2X1P4BA10TR: 1 NOR2X2MA10TR: 1 NOR2X1P4MA10TR: 1 
[12/09 15:27:31    870s]     Clock DAG hash after 'Reducing clock tree power 3': 10227205643878950088 11707715549030471242
[12/09 15:27:31    870s]     Clock DAG hash after 'Reducing clock tree power 3': 10227205643878950088 11707715549030471242
[12/09 15:27:31    870s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[12/09 15:27:31    870s]       skew_group my_clk/mode: insertion delay [min=0.456, max=0.512, avg=0.494, sd=0.011], skew [0.056 vs 0.058], 100% {0.456, 0.512} (wid=0.126 ws=0.079) (gid=0.445 gs=0.070)
[12/09 15:27:31    870s]           min path sink: vproc_top_genblk4_vcache_way1/rline_o_reg_333_/CK
[12/09 15:27:31    870s]           max path sink: vproc_top_u_core_u_ibex_core_cs_registers_i_u_dcsr_csr_rdata_q_reg_1_/CK
[12/09 15:27:31    870s]     Skew group summary after 'Reducing clock tree power 3':
[12/09 15:27:31    870s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.196, max=0.230, avg=0.218, sd=0.017], skew [0.034 vs 0.058], 100% {0.196, 0.230} (wid=0.051 ws=0.002) (gid=0.179 gs=0.033)
[12/09 15:27:31    870s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.230, max=0.230, avg=0.230, sd=0.000], skew [0.000 vs 0.058], 100% {0.230, 0.230} (wid=0.051 ws=0.000) (gid=0.179 gs=0.000)
[12/09 15:27:32    871s]       skew_group my_clk/mode: insertion delay [min=0.456, max=0.512, avg=0.494, sd=0.011], skew [0.056 vs 0.058], 100% {0.456, 0.512} (wid=0.126 ws=0.079) (gid=0.445 gs=0.070)
[12/09 15:27:32    871s]     Legalizer API calls during this step: 796 succeeded with high effort: 796 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/09 15:27:32    871s]   Reducing clock tree power 3 done. (took cpu=0:00:07.0 real=0:00:06.1)
[12/09 15:27:32    871s]   Improving insertion delay...
[12/09 15:27:32    871s]     Clock DAG hash before 'Improving insertion delay': 10227205643878950088 11707715549030471242
[12/09 15:27:32    871s]     Clock DAG stats after 'Improving insertion delay':
[12/09 15:27:32    871s]       cell counts      : b=348, i=2, icg=0, nicg=1, l=4, total=355
[12/09 15:27:32    871s]       misc counts      : r=4, pp=2
[12/09 15:27:32    871s]       cell areas       : b=3595.200um^2, i=4.000um^2, icg=0.000um^2, nicg=12.800um^2, l=19.200um^2, total=3631.200um^2
[12/09 15:27:32    871s]       cell capacitance : b=2.252pF, i=0.008pF, icg=0.000pF, nicg=0.009pF, l=0.022pF, total=2.291pF
[12/09 15:27:32    871s]       sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/09 15:27:32    871s]       wire capacitance : top=0.000pF, trunk=1.441pF, leaf=12.580pF, total=14.021pF
[12/09 15:27:32    871s]       wire lengths     : top=0.000um, trunk=12571.995um, leaf=111739.247um, total=124311.242um
[12/09 15:27:32    871s]       hp wire lengths  : top=0.000um, trunk=9501.900um, leaf=29648.900um, total=39150.800um
[12/09 15:27:32    871s]     Clock DAG net violations after 'Improving insertion delay': none
[12/09 15:27:32    871s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[12/09 15:27:32    871s]       Trunk : target=0.118ns count=42 avg=0.069ns sd=0.030ns min=0.000ns max=0.113ns {18 <= 0.071ns, 15 <= 0.094ns, 5 <= 0.106ns, 3 <= 0.112ns, 1 <= 0.118ns}
[12/09 15:27:32    871s]       Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.009ns min=0.020ns max=0.111ns {15 <= 0.071ns, 296 <= 0.094ns, 6 <= 0.106ns, 3 <= 0.112ns, 0 <= 0.118ns}
[12/09 15:27:32    871s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[12/09 15:27:32    871s]        Bufs: BUFX16MA10TR: 33 FRICGX13BA10TR: 3 FRICGX11BA10TR: 301 BUFX5BA10TR: 11 
[12/09 15:27:32    871s]        Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
[12/09 15:27:32    871s]       NICGs: AND2X11MA10TR: 1 
[12/09 15:27:32    871s]      Logics: BUFZX6MA10TR: 1 NAND2X1P4BA10TR: 1 NOR2X2MA10TR: 1 NOR2X1P4MA10TR: 1 
[12/09 15:27:32    871s]     Clock DAG hash after 'Improving insertion delay': 9275704415430893130 10891336069806790416
[12/09 15:27:32    871s]     Clock DAG hash after 'Improving insertion delay': 9275704415430893130 10891336069806790416
[12/09 15:27:33    871s]     Primary reporting skew groups after 'Improving insertion delay':
[12/09 15:27:33    871s]       skew_group my_clk/mode: insertion delay [min=0.442, max=0.498, avg=0.480, sd=0.011], skew [0.056 vs 0.058], 100% {0.442, 0.498} (wid=0.126 ws=0.079) (gid=0.432 gs=0.070)
[12/09 15:27:33    871s]           min path sink: vproc_top_genblk4_vcache_way1/rline_o_reg_333_/CK
[12/09 15:27:33    871s]           max path sink: vproc_top_u_core_u_ibex_core_cs_registers_i_u_dcsr_csr_rdata_q_reg_1_/CK
[12/09 15:27:33    871s]     Skew group summary after 'Improving insertion delay':
[12/09 15:27:33    871s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.180, max=0.216, avg=0.204, sd=0.018], skew [0.036 vs 0.058], 100% {0.180, 0.216} (wid=0.050 ws=0.001) (gid=0.165 gs=0.035)
[12/09 15:27:33    871s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.216, max=0.216, avg=0.216, sd=0.000], skew [0.000 vs 0.058], 100% {0.216, 0.216} (wid=0.050 ws=0.000) (gid=0.165 gs=0.000)
[12/09 15:27:33    872s]       skew_group my_clk/mode: insertion delay [min=0.442, max=0.498, avg=0.480, sd=0.011], skew [0.056 vs 0.058], 100% {0.442, 0.498} (wid=0.126 ws=0.079) (gid=0.432 gs=0.070)
[12/09 15:27:33    872s]     Legalizer API calls during this step: 22 succeeded with high effort: 22 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/09 15:27:33    872s]   Improving insertion delay done. (took cpu=0:00:01.0 real=0:00:01.1)
[12/09 15:27:33    872s]   Wire Opt OverFix...
[12/09 15:27:33    872s]     Clock DAG hash before 'Wire Opt OverFix': 9275704415430893130 10891336069806790416
[12/09 15:27:33    872s]     Wire Reduction extra effort...
[12/09 15:27:33    872s]       Clock DAG hash before 'Wire Reduction extra effort': 9275704415430893130 10891336069806790416
[12/09 15:27:33    872s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[12/09 15:27:33    872s]       Artificially removing short and long paths...
[12/09 15:27:33    872s]         Clock DAG hash before 'Artificially removing short and long paths': 9275704415430893130 10891336069806790416
[12/09 15:27:34    872s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/09 15:27:34    872s]       Artificially removing short and long paths done. (took cpu=0:00:00.4 real=0:00:00.5)
[12/09 15:27:34    872s]       Global shorten wires A0...
[12/09 15:27:34    872s]         Clock DAG hash before 'Global shorten wires A0': 9275704415430893130 10891336069806790416
[12/09 15:27:34    873s]         Legalizer API calls during this step: 142 succeeded with high effort: 142 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/09 15:27:34    873s]       Global shorten wires A0 done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/09 15:27:34    873s]       Move For Wirelength - core...
[12/09 15:27:34    873s]         Clock DAG hash before 'Move For Wirelength - core': 9275704415430893130 10891336069806790416
[12/09 15:27:41    877s]         Move for wirelength. considered=359, filtered=359, permitted=355, cannotCompute=19, computed=336, moveTooSmall=355, resolved=0, predictFail=129, currentlyIllegal=0, legalizationFail=10, legalizedMoveTooSmall=228, ignoredLeafDriver=0, worse=851, accepted=64
[12/09 15:27:41    877s]         Max accepted move=202.400um, total accepted move=1455.600um, average move=22.744um
[12/09 15:27:47    882s]         Move for wirelength. considered=359, filtered=359, permitted=355, cannotCompute=21, computed=334, moveTooSmall=384, resolved=0, predictFail=123, currentlyIllegal=0, legalizationFail=8, legalizedMoveTooSmall=241, ignoredLeafDriver=0, worse=910, accepted=39
[12/09 15:27:47    882s]         Max accepted move=65.400um, total accepted move=537.200um, average move=13.774um
[12/09 15:27:52    886s]         Move for wirelength. considered=359, filtered=359, permitted=355, cannotCompute=21, computed=334, moveTooSmall=386, resolved=0, predictFail=123, currentlyIllegal=0, legalizationFail=10, legalizedMoveTooSmall=254, ignoredLeafDriver=0, worse=925, accepted=19
[12/09 15:27:52    886s]         Max accepted move=41.000um, total accepted move=223.400um, average move=11.758um
[12/09 15:27:52    886s]         Legalizer API calls during this step: 3943 succeeded with high effort: 3943 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/09 15:27:52    886s]       Move For Wirelength - core done. (took cpu=0:00:13.3 real=0:00:18.1)
[12/09 15:27:52    886s]       Global shorten wires A1...
[12/09 15:27:52    886s]         Clock DAG hash before 'Global shorten wires A1': 544373245602849852 5379108071623813066
[12/09 15:27:52    886s]         Legalizer API calls during this step: 137 succeeded with high effort: 137 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/09 15:27:52    886s]       Global shorten wires A1 done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/09 15:27:52    886s]       Move For Wirelength - core...
[12/09 15:27:52    886s]         Clock DAG hash before 'Move For Wirelength - core': 544373245602849852 5379108071623813066
[12/09 15:27:53    887s]         Move for wirelength. considered=359, filtered=359, permitted=355, cannotCompute=317, computed=38, moveTooSmall=573, resolved=0, predictFail=3, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=25, ignoredLeafDriver=0, worse=24, accepted=2
[12/09 15:27:53    887s]         Max accepted move=5.800um, total accepted move=7.800um, average move=3.900um
[12/09 15:27:53    887s]         Move for wirelength. considered=359, filtered=359, permitted=355, cannotCompute=318, computed=37, moveTooSmall=576, resolved=0, predictFail=3, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=25, ignoredLeafDriver=0, worse=25, accepted=0
[12/09 15:27:53    887s]         Max accepted move=0.000um, total accepted move=0.000um
[12/09 15:27:53    887s]         Legalizer API calls during this step: 111 succeeded with high effort: 111 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/09 15:27:53    887s]       Move For Wirelength - core done. (took cpu=0:00:01.1 real=0:00:01.2)
[12/09 15:27:53    887s]       Global shorten wires B...
[12/09 15:27:54    887s]         Clock DAG hash before 'Global shorten wires B': 17928538016053746231 18002585448690701561
[12/09 15:27:57    890s]         Legalizer API calls during this step: 1554 succeeded with high effort: 1554 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/09 15:27:57    890s]       Global shorten wires B done. (took cpu=0:00:02.6 real=0:00:03.2)
[12/09 15:27:57    890s]       Move For Wirelength - branch...
[12/09 15:27:57    890s]         Clock DAG hash before 'Move For Wirelength - branch': 3034638887794048599 3427658591685651529
[12/09 15:27:58    891s]         Move for wirelength. considered=359, filtered=359, permitted=355, cannotCompute=0, computed=355, moveTooSmall=0, resolved=0, predictFail=3, currentlyIllegal=0, legalizationFail=3, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=359, accepted=20
[12/09 15:27:58    891s]         Max accepted move=1.800um, total accepted move=11.400um, average move=0.570um
[12/09 15:27:59    891s]         Move for wirelength. considered=359, filtered=359, permitted=355, cannotCompute=331, computed=24, moveTooSmall=0, resolved=0, predictFail=591, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=20, accepted=0
[12/09 15:27:59    891s]         Max accepted move=0.000um, total accepted move=0.000um
[12/09 15:27:59    891s]         Legalizer API calls during this step: 410 succeeded with high effort: 410 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/09 15:27:59    891s]       Move For Wirelength - branch done. (took cpu=0:00:01.4 real=0:00:02.2)
[12/09 15:27:59    891s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[12/09 15:27:59    891s]       Clock DAG stats after 'Wire Reduction extra effort':
[12/09 15:27:59    891s]         cell counts      : b=348, i=2, icg=0, nicg=1, l=4, total=355
[12/09 15:27:59    891s]         misc counts      : r=4, pp=2
[12/09 15:27:59    891s]         cell areas       : b=3595.200um^2, i=4.000um^2, icg=0.000um^2, nicg=12.800um^2, l=19.200um^2, total=3631.200um^2
[12/09 15:27:59    891s]         cell capacitance : b=2.252pF, i=0.008pF, icg=0.000pF, nicg=0.009pF, l=0.022pF, total=2.291pF
[12/09 15:27:59    891s]         sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/09 15:27:59    891s]         wire capacitance : top=0.000pF, trunk=1.361pF, leaf=12.574pF, total=13.935pF
[12/09 15:27:59    891s]         wire lengths     : top=0.000um, trunk=11846.998um, leaf=111700.345um, total=123547.343um
[12/09 15:27:59    891s]         hp wire lengths  : top=0.000um, trunk=9164.200um, leaf=29710.500um, total=38874.700um
[12/09 15:27:59    891s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[12/09 15:27:59    891s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[12/09 15:27:59    891s]         Trunk : target=0.118ns count=42 avg=0.067ns sd=0.030ns min=0.000ns max=0.113ns {19 <= 0.071ns, 14 <= 0.094ns, 8 <= 0.106ns, 0 <= 0.112ns, 1 <= 0.118ns}
[12/09 15:27:59    891s]         Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.009ns min=0.020ns max=0.100ns {15 <= 0.071ns, 297 <= 0.094ns, 8 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/09 15:27:59    891s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[12/09 15:27:59    891s]          Bufs: BUFX16MA10TR: 33 FRICGX13BA10TR: 3 FRICGX11BA10TR: 301 BUFX5BA10TR: 11 
[12/09 15:27:59    891s]          Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
[12/09 15:27:59    891s]         NICGs: AND2X11MA10TR: 1 
[12/09 15:27:59    891s]        Logics: BUFZX6MA10TR: 1 NAND2X1P4BA10TR: 1 NOR2X2MA10TR: 1 NOR2X1P4MA10TR: 1 
[12/09 15:27:59    891s]       Clock DAG hash after 'Wire Reduction extra effort': 17465130824488173796 1001359376788159594
[12/09 15:27:59    891s]       Clock DAG hash after 'Wire Reduction extra effort': 17465130824488173796 1001359376788159594
[12/09 15:28:00    892s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[12/09 15:28:00    892s]         skew_group my_clk/mode: insertion delay [min=0.441, max=0.497, avg=0.476, sd=0.011], skew [0.056 vs 0.058], 100% {0.441, 0.497} (wid=0.132 ws=0.084) (gid=0.424 gs=0.063)
[12/09 15:28:00    892s]             min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_18_/CK
[12/09 15:28:00    892s]             max path sink: vproc_top_u_core_gen_regfile_ff_register_file_i/rf_reg_q_reg_31__7_/CK
[12/09 15:28:00    892s]       Skew group summary after 'Wire Reduction extra effort':
[12/09 15:28:00    892s]         skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.183, max=0.218, avg=0.206, sd=0.017], skew [0.035 vs 0.058], 100% {0.183, 0.218} (wid=0.053 ws=0.004) (gid=0.165 gs=0.031)
[12/09 15:28:00    892s]         skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.218, max=0.218, avg=0.218, sd=0.000], skew [0.000 vs 0.058], 100% {0.218, 0.218} (wid=0.053 ws=0.000) (gid=0.165 gs=0.000)
[12/09 15:28:00    892s]         skew_group my_clk/mode: insertion delay [min=0.441, max=0.497, avg=0.476, sd=0.011], skew [0.056 vs 0.058], 100% {0.441, 0.497} (wid=0.132 ws=0.084) (gid=0.424 gs=0.063)
[12/09 15:28:00    892s]       Legalizer API calls during this step: 6297 succeeded with high effort: 6297 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/09 15:28:00    892s]     Wire Reduction extra effort done. (took cpu=0:00:20.4 real=0:00:27.5)
[12/09 15:28:00    892s]     Optimizing orientation...
[12/09 15:28:00    892s]     FlipOpt...
[12/09 15:28:00    892s]     Disconnecting clock tree from netlist...
[12/09 15:28:00    892s]     Disconnecting clock tree from netlist done.
[12/09 15:28:00    892s]     Performing Single Threaded FlipOpt
[12/09 15:28:00    892s]     Optimizing orientation on clock cells...
[12/09 15:28:02    893s]       Orientation Wirelength Optimization: Attempted = 363 , Succeeded = 63 , Constraints Broken = 292 , CannotMove = 8 , Illegal = 0 , Other = 0
[12/09 15:28:02    893s]     Optimizing orientation on clock cells done.
[12/09 15:28:02    893s]     Resynthesising clock tree into netlist...
[12/09 15:28:02    893s]       Reset timing graph...
[12/09 15:28:02    893s] Ignoring AAE DB Resetting ...
[12/09 15:28:02    893s]       Reset timing graph done.
[12/09 15:28:02    894s]     Resynthesising clock tree into netlist done.
[12/09 15:28:02    894s]     FlipOpt done. (took cpu=0:00:01.4 real=0:00:01.7)
[12/09 15:28:02    894s]     Optimizing orientation done. (took cpu=0:00:01.4 real=0:00:01.7)
[12/09 15:28:02    894s] End AAE Lib Interpolated Model. (MEM=3218.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/09 15:28:04    895s]     Clock DAG stats after 'Wire Opt OverFix':
[12/09 15:28:04    895s]       cell counts      : b=348, i=2, icg=0, nicg=1, l=4, total=355
[12/09 15:28:04    895s]       misc counts      : r=4, pp=2
[12/09 15:28:04    895s]       cell areas       : b=3595.200um^2, i=4.000um^2, icg=0.000um^2, nicg=12.800um^2, l=19.200um^2, total=3631.200um^2
[12/09 15:28:04    895s]       cell capacitance : b=2.252pF, i=0.008pF, icg=0.000pF, nicg=0.009pF, l=0.022pF, total=2.291pF
[12/09 15:28:04    895s]       sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/09 15:28:04    895s]       wire capacitance : top=0.000pF, trunk=1.352pF, leaf=12.573pF, total=13.925pF
[12/09 15:28:04    895s]       wire lengths     : top=0.000um, trunk=11768.397um, leaf=111690.846um, total=123459.244um
[12/09 15:28:04    895s]       hp wire lengths  : top=0.000um, trunk=9164.200um, leaf=29710.500um, total=38874.700um
[12/09 15:28:04    895s]     Clock DAG net violations after 'Wire Opt OverFix': none
[12/09 15:28:04    895s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[12/09 15:28:04    895s]       Trunk : target=0.118ns count=42 avg=0.067ns sd=0.030ns min=0.000ns max=0.113ns {20 <= 0.071ns, 13 <= 0.094ns, 8 <= 0.106ns, 0 <= 0.112ns, 1 <= 0.118ns}
[12/09 15:28:04    895s]       Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.009ns min=0.020ns max=0.100ns {15 <= 0.071ns, 297 <= 0.094ns, 8 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/09 15:28:04    895s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[12/09 15:28:04    895s]        Bufs: BUFX16MA10TR: 33 FRICGX13BA10TR: 3 FRICGX11BA10TR: 301 BUFX5BA10TR: 11 
[12/09 15:28:04    895s]        Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
[12/09 15:28:04    895s]       NICGs: AND2X11MA10TR: 1 
[12/09 15:28:04    895s]      Logics: BUFZX6MA10TR: 1 NAND2X1P4BA10TR: 1 NOR2X2MA10TR: 1 NOR2X1P4MA10TR: 1 
[12/09 15:28:04    895s]     Clock DAG hash after 'Wire Opt OverFix': 5126254026431892197 17297989291284062819
[12/09 15:28:04    895s]     Clock DAG hash after 'Wire Opt OverFix': 5126254026431892197 17297989291284062819
[12/09 15:28:04    896s]     Primary reporting skew groups after 'Wire Opt OverFix':
[12/09 15:28:04    896s]       skew_group my_clk/mode: insertion delay [min=0.441, max=0.497, avg=0.476, sd=0.011], skew [0.056 vs 0.058], 100% {0.441, 0.497} (wid=0.132 ws=0.084) (gid=0.424 gs=0.063)
[12/09 15:28:05    896s]           min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_18_/CK
[12/09 15:28:05    896s]           max path sink: vproc_top_u_core_gen_regfile_ff_register_file_i/rf_reg_q_reg_2__7_/CK
[12/09 15:28:05    896s]     Skew group summary after 'Wire Opt OverFix':
[12/09 15:28:05    896s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.182, max=0.218, avg=0.206, sd=0.018], skew [0.036 vs 0.058], 100% {0.182, 0.218} (wid=0.053 ws=0.004) (gid=0.165 gs=0.032)
[12/09 15:28:05    896s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.218, max=0.218, avg=0.218, sd=0.000], skew [0.000 vs 0.058], 100% {0.218, 0.218} (wid=0.053 ws=0.000) (gid=0.165 gs=0.000)
[12/09 15:28:05    896s]       skew_group my_clk/mode: insertion delay [min=0.441, max=0.497, avg=0.476, sd=0.011], skew [0.056 vs 0.058], 100% {0.441, 0.497} (wid=0.132 ws=0.084) (gid=0.424 gs=0.063)
[12/09 15:28:05    896s]     Legalizer API calls during this step: 6297 succeeded with high effort: 6297 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/09 15:28:05    896s]   Wire Opt OverFix done. (took cpu=0:00:24.4 real=0:00:32.1)
[12/09 15:28:05    896s]   Total capacitance is (rise=42.976pF fall=42.976pF), of which (rise=13.925pF fall=13.925pF) is wire, and (rise=29.052pF fall=29.052pF) is gate.
[12/09 15:28:05    896s]   Stage::Polishing done. (took cpu=0:01:39 real=0:01:30)
[12/09 15:28:05    896s]   Stage::Updating netlist...
[12/09 15:28:05    896s]   Reset timing graph...
[12/09 15:28:05    896s] Ignoring AAE DB Resetting ...
[12/09 15:28:05    896s]   Reset timing graph done.
[12/09 15:28:05    896s]   Setting non-default rules before calling refine place.
[12/09 15:28:05    896s]   Leaving CCOpt scope - Cleaning up placement interface...
[12/09 15:28:05    896s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3218.9M, EPOCH TIME: 1670621285.796269
[12/09 15:28:05    896s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.048, REAL:0.141, MEM:2947.9M, EPOCH TIME: 1670621285.936928
[12/09 15:28:05    896s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/09 15:28:05    896s]   Leaving CCOpt scope - ClockRefiner...
[12/09 15:28:05    896s]   Assigned high priority to 350 instances.
[12/09 15:28:05    896s]   Soft fixed 355 clock instances.
[12/09 15:28:06    896s]   Performing Clock Only Refine Place.
[12/09 15:28:06    896s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[12/09 15:28:06    896s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2947.9M, EPOCH TIME: 1670621286.042653
[12/09 15:28:06    896s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2947.9M, EPOCH TIME: 1670621286.042767
[12/09 15:28:06    896s] z: 2, totalTracks: 1
[12/09 15:28:06    896s] z: 4, totalTracks: 1
[12/09 15:28:06    896s] z: 6, totalTracks: 1
[12/09 15:28:06    896s] z: 8, totalTracks: 1
[12/09 15:28:06    896s] #spOpts: VtWidth mergeVia=F 
[12/09 15:28:06    897s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2947.9M, EPOCH TIME: 1670621286.378383
[12/09 15:28:06    897s] Info: 355 insts are soft-fixed.
[12/09 15:28:06    897s] 
[12/09 15:28:06    897s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/09 15:28:06    897s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.119, REAL:0.120, MEM:2947.9M, EPOCH TIME: 1670621286.498756
[12/09 15:28:06    897s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2947.9MB).
[12/09 15:28:06    897s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.307, REAL:0.505, MEM:2947.9M, EPOCH TIME: 1670621286.548199
[12/09 15:28:06    897s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.307, REAL:0.506, MEM:2947.9M, EPOCH TIME: 1670621286.548233
[12/09 15:28:06    897s] TDRefine: refinePlace mode is spiral
[12/09 15:28:06    897s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1318001.5
[12/09 15:28:06    897s] OPERPROF: Starting RefinePlace at level 1, MEM:2947.9M, EPOCH TIME: 1670621286.548392
[12/09 15:28:06    897s] *** Starting refinePlace (0:14:57 mem=2947.9M) ***
[12/09 15:28:06    897s] Total net bbox length = 2.637e+06 (1.427e+06 1.210e+06) (ext = 2.002e+04)
[12/09 15:28:06    897s] 
[12/09 15:28:06    897s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/09 15:28:06    897s] **WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
[12/09 15:28:06    897s] Info: 355 insts are soft-fixed.
[12/09 15:28:06    897s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/09 15:28:06    897s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/09 15:28:07    897s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/09 15:28:07    897s] Enhanced MH flow has been turned off for floorplan mode.
[12/09 15:28:07    897s] (I)      Default power domain name = toplevel_498
[12/09 15:28:07    897s] .Default power domain name = toplevel_498
[12/09 15:28:07    897s] .OPERPROF:   Starting RefinePlace2 at level 2, MEM:2947.9M, EPOCH TIME: 1670621287.019174
[12/09 15:28:07    897s] Starting refinePlace ...
[12/09 15:28:07    897s] Default power domain name = toplevel_498
[12/09 15:28:07    897s] .One DDP V2 for no tweak run.
[12/09 15:28:07    897s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/09 15:28:07    897s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2947.9MB
[12/09 15:28:07    897s] Statistics of distance of Instance movement in refine placement:
[12/09 15:28:07    897s]   maximum (X+Y) =         0.00 um
[12/09 15:28:07    897s]   mean    (X+Y) =         0.00 um
[12/09 15:28:07    897s] Summary Report:
[12/09 15:28:07    897s] Instances move: 0 (out of 154106 movable)
[12/09 15:28:07    897s] Instances flipped: 0
[12/09 15:28:07    897s] Mean displacement: 0.00 um
[12/09 15:28:07    897s] Max displacement: 0.00 um 
[12/09 15:28:07    897s] Total instances moved : 0
[12/09 15:28:07    897s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.136, REAL:0.174, MEM:2947.9M, EPOCH TIME: 1670621287.193253
[12/09 15:28:07    897s] Total net bbox length = 2.637e+06 (1.427e+06 1.210e+06) (ext = 2.002e+04)
[12/09 15:28:07    897s] Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2947.9MB
[12/09 15:28:07    897s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:01.0, mem=2947.9MB) @(0:14:57 - 0:14:58).
[12/09 15:28:07    897s] *** Finished refinePlace (0:14:58 mem=2947.9M) ***
[12/09 15:28:07    897s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1318001.5
[12/09 15:28:07    897s] OPERPROF: Finished RefinePlace at level 1, CPU:0.604, REAL:0.773, MEM:2947.9M, EPOCH TIME: 1670621287.321868
[12/09 15:28:07    897s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2947.9M, EPOCH TIME: 1670621287.321920
[12/09 15:28:07    897s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.027, REAL:0.027, MEM:2943.9M, EPOCH TIME: 1670621287.349346
[12/09 15:28:07    897s]   ClockRefiner summary
[12/09 15:28:07    897s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 31059).
[12/09 15:28:07    897s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 358).
[12/09 15:28:07    897s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 30701).
[12/09 15:28:07    897s]   Restoring pStatusCts on 355 clock instances.
[12/09 15:28:07    897s]   Revert refine place priority changes on 0 instances.
[12/09 15:28:07    897s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.0 real=0:00:01.4)
[12/09 15:28:07    897s]   Stage::Updating netlist done. (took cpu=0:00:01.3 real=0:00:01.9)
[12/09 15:28:07    897s]   CCOpt::Phase::Implementation done. (took cpu=0:02:15 real=0:02:08)
[12/09 15:28:07    897s]   CCOpt::Phase::eGRPC...
[12/09 15:28:07    897s]   eGR Post Conditioning loop iteration 0...
[12/09 15:28:07    897s]     Clock implementation routing...
[12/09 15:28:07    897s]       Leaving CCOpt scope - Routing Tools...
[12/09 15:28:07    898s] Net route status summary:
[12/09 15:28:07    898s]   Clock:       359 (unrouted=359, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/09 15:28:07    898s]   Non-clock: 158920 (unrouted=4153, trialRouted=154767, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4150, (crossesIlmBoundary AND tooFewTerms=0)])
[12/09 15:28:08    898s]       Routing using eGR only...
[12/09 15:28:08    898s]         Early Global Route - eGR only step...
[12/09 15:28:08    898s] (ccopt eGR): There are 359 nets for routing of which 359 have one or more fixed wires.
[12/09 15:28:08    898s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[12/09 15:28:08    898s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/09 15:28:08    898s] (ccopt eGR): Start to route 359 all nets
[12/09 15:28:08    898s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/09 15:28:08    898s] Started Early Global Route kernel ( Curr Mem: 2946.55 MB )
[12/09 15:28:08    898s] (I)      ==================== Layers =====================
[12/09 15:28:08    898s] (I)      +-----+----+---------+---------+--------+-------+
[12/09 15:28:08    898s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/09 15:28:08    898s] (I)      +-----+----+---------+---------+--------+-------+
[12/09 15:28:08    898s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/09 15:28:08    898s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/09 15:28:08    898s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/09 15:28:08    898s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/09 15:28:08    898s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/09 15:28:08    898s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/09 15:28:08    898s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/09 15:28:08    898s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/09 15:28:08    898s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/09 15:28:08    898s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/09 15:28:08    898s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/09 15:28:08    898s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/09 15:28:08    898s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/09 15:28:08    898s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/09 15:28:08    898s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/09 15:28:08    898s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/09 15:28:08    898s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/09 15:28:08    898s] (I)      +-----+----+---------+---------+--------+-------+
[12/09 15:28:08    898s] (I)      |  64 | 64 |     RVT | implant |        |       |
[12/09 15:28:08    898s] (I)      |  65 | 65 |     HVT | implant |        |       |
[12/09 15:28:08    898s] (I)      |  66 | 66 |     LVT | implant |        |       |
[12/09 15:28:08    898s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[12/09 15:28:08    898s] (I)      |  67 | 67 | OVERLAP | overlap |        |       |
[12/09 15:28:08    898s] (I)      +-----+----+---------+---------+--------+-------+
[12/09 15:28:08    898s] (I)      Started Import and model ( Curr Mem: 2946.55 MB )
[12/09 15:28:08    898s] (I)      Default power domain name = toplevel_498
[12/09 15:28:08    898s] .== Non-default Options ==
[12/09 15:28:10    899s] (I)      Clean congestion better                            : true
[12/09 15:28:10    899s] (I)      Estimate vias on DPT layer                         : true
[12/09 15:28:10    899s] (I)      Clean congestion layer assignment rounds           : 3
[12/09 15:28:10    899s] (I)      Layer constraints as soft constraints              : true
[12/09 15:28:10    899s] (I)      Soft top layer                                     : true
[12/09 15:28:10    899s] (I)      Skip prospective layer relax nets                  : true
[12/09 15:28:10    899s] (I)      Better NDR handling                                : true
[12/09 15:28:10    899s] (I)      Improved NDR modeling in LA                        : true
[12/09 15:28:10    899s] (I)      Routing cost fix for NDR handling                  : true
[12/09 15:28:10    899s] (I)      Update initial WL after Phase 1a                   : true
[12/09 15:28:10    899s] (I)      Block tracks for preroutes                         : true
[12/09 15:28:10    899s] (I)      Assign IRoute by net group key                     : true
[12/09 15:28:10    899s] (I)      Block unroutable channels                          : true
[12/09 15:28:10    899s] (I)      Block unroutable channels 3D                       : true
[12/09 15:28:10    899s] (I)      Bound layer relaxed segment wl                     : true
[12/09 15:28:10    899s] (I)      Blocked pin reach length threshold                 : 2
[12/09 15:28:10    899s] (I)      Check blockage within NDR space in TA              : true
[12/09 15:28:10    899s] (I)      Skip must join for term with via pillar            : true
[12/09 15:28:10    899s] (I)      Model find APA for IO pin                          : true
[12/09 15:28:10    899s] (I)      On pin location for off pin term                   : true
[12/09 15:28:10    899s] (I)      Handle EOL spacing                                 : true
[12/09 15:28:10    899s] (I)      Merge PG vias by gap                               : true
[12/09 15:28:10    899s] (I)      Maximum routing layer                              : 6
[12/09 15:28:10    899s] (I)      Route selected nets only                           : true
[12/09 15:28:10    899s] (I)      Refine MST                                         : true
[12/09 15:28:10    899s] (I)      Honor PRL                                          : true
[12/09 15:28:10    899s] (I)      Strong congestion aware                            : true
[12/09 15:28:10    899s] (I)      Improved initial location for IRoutes              : true
[12/09 15:28:10    899s] (I)      Multi panel TA                                     : true
[12/09 15:28:10    899s] (I)      Penalize wire overlap                              : true
[12/09 15:28:10    899s] (I)      Expand small instance blockage                     : true
[12/09 15:28:10    899s] (I)      Reduce via in TA                                   : true
[12/09 15:28:10    899s] (I)      SS-aware routing                                   : true
[12/09 15:28:10    899s] (I)      Improve tree edge sharing                          : true
[12/09 15:28:10    899s] (I)      Improve 2D via estimation                          : true
[12/09 15:28:10    899s] (I)      Refine Steiner tree                                : true
[12/09 15:28:10    899s] (I)      Build spine tree                                   : true
[12/09 15:28:10    899s] (I)      Model pass through capacity                        : true
[12/09 15:28:10    899s] (I)      Extend blockages by a half GCell                   : true
[12/09 15:28:10    899s] (I)      Consider pin shapes                                : true
[12/09 15:28:10    899s] (I)      Consider pin shapes for all nodes                  : true
[12/09 15:28:10    899s] (I)      Consider NR APA                                    : true
[12/09 15:28:10    899s] (I)      Consider IO pin shape                              : true
[12/09 15:28:10    899s] (I)      Fix pin connection bug                             : true
[12/09 15:28:10    899s] (I)      Consider layer RC for local wires                  : true
[12/09 15:28:10    899s] (I)      LA-aware pin escape length                         : 2
[12/09 15:28:10    899s] (I)      Connect multiple ports                             : true
[12/09 15:28:10    899s] (I)      Split for must join                                : true
[12/09 15:28:10    899s] (I)      Number of threads                                  : 4
[12/09 15:28:10    899s] (I)      Routing effort level                               : 10000
[12/09 15:28:10    899s] (I)      Prefer layer length threshold                      : 8
[12/09 15:28:10    899s] (I)      Overflow penalty cost                              : 10
[12/09 15:28:10    899s] (I)      A-star cost                                        : 0.300000
[12/09 15:28:10    899s] (I)      Misalignment cost                                  : 10.000000
[12/09 15:28:10    899s] (I)      Threshold for short IRoute                         : 6
[12/09 15:28:10    899s] (I)      Via cost during post routing                       : 1.000000
[12/09 15:28:10    899s] (I)      Layer congestion ratios                            : { { 1.0 } }
[12/09 15:28:10    899s] (I)      Source-to-sink ratio                               : 0.300000
[12/09 15:28:10    899s] (I)      Scenic ratio bound                                 : 3.000000
[12/09 15:28:10    899s] (I)      Segment layer relax scenic ratio                   : 1.250000
[12/09 15:28:10    899s] (I)      Source-sink aware LA ratio                         : 0.500000
[12/09 15:28:10    899s] (I)      PG-aware similar topology routing                  : true
[12/09 15:28:10    899s] (I)      Maze routing via cost fix                          : true
[12/09 15:28:10    899s] (I)      Apply PRL on PG terms                              : true
[12/09 15:28:10    899s] (I)      Apply PRL on obs objects                           : true
[12/09 15:28:10    899s] (I)      Handle range-type spacing rules                    : true
[12/09 15:28:10    899s] (I)      PG gap threshold multiplier                        : 10.000000
[12/09 15:28:10    899s] (I)      Parallel spacing query fix                         : true
[12/09 15:28:10    899s] (I)      Force source to root IR                            : true
[12/09 15:28:10    899s] (I)      Layer Weights                                      : L2:4 L3:2.5
[12/09 15:28:10    899s] (I)      Do not relax to DPT layer                          : true
[12/09 15:28:10    899s] (I)      No DPT in post routing                             : true
[12/09 15:28:10    899s] (I)      Modeling PG via merging fix                        : true
[12/09 15:28:10    899s] (I)      Shield aware TA                                    : true
[12/09 15:28:10    899s] (I)      Strong shield aware TA                             : true
[12/09 15:28:10    899s] (I)      Overflow calculation fix in LA                     : true
[12/09 15:28:10    899s] (I)      Post routing fix                                   : true
[12/09 15:28:10    899s] (I)      Strong post routing                                : true
[12/09 15:28:10    899s] (I)      Access via pillar from top                         : true
[12/09 15:28:10    899s] (I)      NDR via pillar fix                                 : true
[12/09 15:28:10    899s] (I)      Violation on path threshold                        : 1
[12/09 15:28:10    899s] (I)      Pass through capacity modeling                     : true
[12/09 15:28:10    899s] (I)      Select the non-relaxed segments in post routing stage : true
[12/09 15:28:10    899s] (I)      Select term pin box for io pin                     : true
[12/09 15:28:10    899s] (I)      Penalize NDR sharing                               : true
[12/09 15:28:10    899s] (I)      Enable special modeling                            : false
[12/09 15:28:10    899s] (I)      Keep fixed segments                                : true
[12/09 15:28:10    899s] (I)      Reorder net groups by key                          : true
[12/09 15:28:10    899s] (I)      Increase net scenic ratio                          : true
[12/09 15:28:10    899s] (I)      Method to set GCell size                           : row
[12/09 15:28:10    899s] (I)      Connect multiple ports and must join fix           : true
[12/09 15:28:10    899s] (I)      Avoid high resistance layers                       : true
[12/09 15:28:10    899s] (I)      Model find APA for IO pin fix                      : true
[12/09 15:28:10    899s] (I)      Avoid connecting non-metal layers                  : true
[12/09 15:28:10    899s] (I)      Use track pitch for NDR                            : true
[12/09 15:28:10    899s] (I)      Enable layer relax to lower layer                  : true
[12/09 15:28:10    899s] (I)      Enable layer relax to upper layer                  : true
[12/09 15:28:10    899s] (I)      Top layer relaxation fix                           : true
[12/09 15:28:10    899s] (I)      Counted 10037 PG shapes. We will not process PG shapes layer by layer.
[12/09 15:28:10    899s] (I)      Use row-based GCell size
[12/09 15:28:10    899s] (I)      Use row-based GCell align
[12/09 15:28:10    899s] (I)      layer 0 area = 168000
[12/09 15:28:10    899s] (I)      layer 1 area = 208000
[12/09 15:28:10    899s] (I)      layer 2 area = 208000
[12/09 15:28:10    899s] (I)      layer 3 area = 208000
[12/09 15:28:10    899s] (I)      layer 4 area = 208000
[12/09 15:28:10    899s] (I)      layer 5 area = 208000
[12/09 15:28:10    899s] (I)      GCell unit size   : 4000
[12/09 15:28:10    899s] (I)      GCell multiplier  : 1
[12/09 15:28:10    899s] (I)      GCell row height  : 4000
[12/09 15:28:10    899s] (I)      Actual row height : 4000
[12/09 15:28:10    899s] (I)      GCell align ref   : 0 0
[12/09 15:28:10    899s] [NR-eGR] Track table information for default rule: 
[12/09 15:28:10    899s] [NR-eGR] M1 has no routable track
[12/09 15:28:10    899s] [NR-eGR] M2 has single uniform track structure
[12/09 15:28:10    899s] [NR-eGR] M3 has single uniform track structure
[12/09 15:28:10    899s] [NR-eGR] M4 has single uniform track structure
[12/09 15:28:10    899s] [NR-eGR] M5 has single uniform track structure
[12/09 15:28:10    899s] [NR-eGR] M6 has single uniform track structure
[12/09 15:28:10    899s] (I)      =============== Default via ================
[12/09 15:28:10    899s] (I)      +---+------------------+-------------------+
[12/09 15:28:10    899s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[12/09 15:28:10    899s] (I)      +---+------------------+-------------------+
[12/09 15:28:10    899s] (I)      | 1 |    3  VIA1_X     |   34  VIA1_2CUT_W |
[12/09 15:28:10    899s] (I)      | 2 |    7  VIA2_X     |   39  VIA2_2CUT_N |
[12/09 15:28:10    899s] (I)      | 3 |   11  VIA3_X     |   41  VIA3_2CUT_E |
[12/09 15:28:10    899s] (I)      | 4 |   15  VIA4_X     |   45  VIA4_2CUT_E |
[12/09 15:28:10    899s] (I)      | 5 |   19  VIA5_X     |   51  VIA5_2CUT_N |
[12/09 15:28:10    899s] (I)      | 6 |   23  VIA6_X     |   54  VIA6_2CUT_W |
[12/09 15:28:10    899s] (I)      | 7 |   27  VIA7_X     |   57  VIA7_2CUT_E |
[12/09 15:28:10    899s] (I)      | 8 |   31  VIA8_X     |   62  VIA8_2CUT_W |
[12/09 15:28:10    899s] (I)      +---+------------------+-------------------+
[12/09 15:28:10    899s] [NR-eGR] Read 14472 PG shapes
[12/09 15:28:10    899s] [NR-eGR] Read 0 clock shapes
[12/09 15:28:10    899s] [NR-eGR] Read 0 other shapes
[12/09 15:28:10    899s] [NR-eGR] #Routing Blockages  : 0
[12/09 15:28:10    899s] [NR-eGR] #Instance Blockages : 0
[12/09 15:28:10    899s] [NR-eGR] #PG Blockages       : 14472
[12/09 15:28:10    899s] [NR-eGR] #Halo Blockages     : 0
[12/09 15:28:10    899s] [NR-eGR] #Boundary Blockages : 0
[12/09 15:28:10    899s] [NR-eGR] #Clock Blockages    : 0
[12/09 15:28:10    899s] [NR-eGR] #Other Blockages    : 0
[12/09 15:28:10    899s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/09 15:28:10    899s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/09 15:28:10    900s] [NR-eGR] Read 155129 nets ( ignored 154770 )
[12/09 15:28:10    900s] [NR-eGR] Connected 0 must-join pins/ports
[12/09 15:28:10    900s] (I)      early_global_route_priority property id does not exist.
[12/09 15:28:10    900s] (I)      Read Num Blocks=19310  Num Prerouted Wires=0  Num CS=0
[12/09 15:28:10    900s] (I)      Layer 1 (V) : #blockages 13 : #preroutes 0
[12/09 15:28:10    900s] (I)      Layer 2 (H) : #blockages 12006 : #preroutes 0
[12/09 15:28:10    900s] (I)      Layer 3 (V) : #blockages 13 : #preroutes 0
[12/09 15:28:10    900s] (I)      Layer 4 (H) : #blockages 7218 : #preroutes 0
[12/09 15:28:10    900s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[12/09 15:28:10    900s] (I)      Moved 2 terms for better access 
[12/09 15:28:10    900s] (I)      Number of ignored nets                =      0
[12/09 15:28:10    900s] (I)      Number of connected nets              =      0
[12/09 15:28:10    900s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/09 15:28:10    900s] (I)      Number of clock nets                  =    359.  Ignored: No
[12/09 15:28:10    900s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/09 15:28:10    900s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/09 15:28:10    900s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/09 15:28:10    900s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/09 15:28:10    900s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/09 15:28:10    900s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/09 15:28:10    900s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/09 15:28:10    900s] [NR-eGR] There are 359 clock nets ( 359 with NDR ).
[12/09 15:28:10    900s] (I)      Ndr track 0 does not exist
[12/09 15:28:10    900s] (I)      Ndr track 0 does not exist
[12/09 15:28:10    900s] (I)      ---------------------Grid Graph Info--------------------
[12/09 15:28:10    900s] (I)      Routing area        : (0, 0) - (1600000, 1600000)
[12/09 15:28:10    900s] (I)      Core area           : (0, 0) - (1600000, 1600000)
[12/09 15:28:10    900s] (I)      Site width          :   400  (dbu)
[12/09 15:28:10    900s] (I)      Row height          :  4000  (dbu)
[12/09 15:28:10    900s] (I)      GCell row height    :  4000  (dbu)
[12/09 15:28:10    900s] (I)      GCell width         :  4000  (dbu)
[12/09 15:28:10    900s] (I)      GCell height        :  4000  (dbu)
[12/09 15:28:10    900s] (I)      Grid                :   400   400     6
[12/09 15:28:10    900s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/09 15:28:10    900s] (I)      Vertical capacity   :     0  4000     0  4000     0  4000
[12/09 15:28:10    900s] (I)      Horizontal capacity :     0     0  4000     0  4000     0
[12/09 15:28:10    900s] (I)      Default wire width  :   180   200   200   200   200   200
[12/09 15:28:10    900s] (I)      Default wire space  :   180   200   200   200   200   200
[12/09 15:28:10    900s] (I)      Default wire pitch  :   360   400   400   400   400   400
[12/09 15:28:10    900s] (I)      Default pitch size  :   360   400   400   400   400   400
[12/09 15:28:10    900s] (I)      First track coord   :     0   200   200   200   200   200
[12/09 15:28:10    900s] (I)      Num tracks per GCell: 11.11 10.00 10.00 10.00 10.00 10.00
[12/09 15:28:10    900s] (I)      Total num of tracks :     0  4000  4000  4000  4000  4000
[12/09 15:28:10    900s] (I)      Num of masks        :     1     1     1     1     1     1
[12/09 15:28:10    900s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/09 15:28:10    900s] (I)      --------------------------------------------------------
[12/09 15:28:10    900s] 
[12/09 15:28:10    900s] [NR-eGR] ============ Routing rule table ============
[12/09 15:28:10    900s] [NR-eGR] Rule id: 0  Nets: 359
[12/09 15:28:10    900s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[12/09 15:28:10    900s] (I)                    Layer    2    3    4    5    6 
[12/09 15:28:10    900s] (I)                    Pitch  800  800  800  800  800 
[12/09 15:28:10    900s] (I)             #Used tracks    2    2    2    2    2 
[12/09 15:28:10    900s] (I)       #Fully used tracks    1    1    1    1    1 
[12/09 15:28:10    900s] [NR-eGR] Rule id: 1  Nets: 0
[12/09 15:28:10    900s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/09 15:28:10    900s] (I)                    Layer    2    3    4    5    6 
[12/09 15:28:10    900s] (I)                    Pitch  400  400  400  400  400 
[12/09 15:28:10    900s] (I)             #Used tracks    1    1    1    1    1 
[12/09 15:28:10    900s] (I)       #Fully used tracks    1    1    1    1    1 
[12/09 15:28:10    900s] [NR-eGR] ========================================
[12/09 15:28:10    900s] [NR-eGR] 
[12/09 15:28:10    900s] (I)      =============== Blocked Tracks ===============
[12/09 15:28:10    900s] (I)      +-------+---------+----------+---------------+
[12/09 15:28:10    900s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/09 15:28:10    900s] (I)      +-------+---------+----------+---------------+
[12/09 15:28:10    900s] (I)      |     1 |       0 |        0 |         0.00% |
[12/09 15:28:10    900s] (I)      |     2 | 1600000 |    30000 |         1.88% |
[12/09 15:28:10    900s] (I)      |     3 | 1600000 |    13600 |         0.85% |
[12/09 15:28:10    900s] (I)      |     4 | 1600000 |    30000 |         1.88% |
[12/09 15:28:10    900s] (I)      |     5 | 1600000 |    64000 |         4.00% |
[12/09 15:28:10    900s] (I)      |     6 | 1600000 |        0 |         0.00% |
[12/09 15:28:10    900s] (I)      +-------+---------+----------+---------------+
[12/09 15:28:10    900s] (I)      Finished Import and model ( CPU: 1.25 sec, Real: 2.08 sec, Curr Mem: 3078.30 MB )
[12/09 15:28:10    900s] (I)      Reset routing kernel
[12/09 15:28:10    900s] (I)      Started Global Routing ( Curr Mem: 3078.30 MB )
[12/09 15:28:10    900s] (I)      totalPins=31425  totalGlobalPin=31424 (100.00%)
[12/09 15:28:11    900s] (I)      total 2D Cap : 3158846 = (1588800 H, 1570046 V)
[12/09 15:28:11    900s] [NR-eGR] Layer group 1: route 359 net(s) in layer range [3, 4]
[12/09 15:28:11    900s] (I)      
[12/09 15:28:11    900s] (I)      ============  Phase 1a Route ============
[12/09 15:28:11    900s] (I)      Usage: 58378 = (26543 H, 31835 V) = (1.67% H, 2.03% V) = (5.309e+04um H, 6.367e+04um V)
[12/09 15:28:11    900s] (I)      
[12/09 15:28:11    900s] (I)      ============  Phase 1b Route ============
[12/09 15:28:11    900s] (I)      Usage: 58378 = (26543 H, 31835 V) = (1.67% H, 2.03% V) = (5.309e+04um H, 6.367e+04um V)
[12/09 15:28:11    900s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.167560e+05um
[12/09 15:28:11    900s] (I)      
[12/09 15:28:11    900s] (I)      ============  Phase 1c Route ============
[12/09 15:28:11    900s] (I)      Usage: 58378 = (26543 H, 31835 V) = (1.67% H, 2.03% V) = (5.309e+04um H, 6.367e+04um V)
[12/09 15:28:11    900s] (I)      
[12/09 15:28:11    900s] (I)      ============  Phase 1d Route ============
[12/09 15:28:11    900s] (I)      Usage: 58378 = (26543 H, 31835 V) = (1.67% H, 2.03% V) = (5.309e+04um H, 6.367e+04um V)
[12/09 15:28:11    900s] (I)      
[12/09 15:28:11    900s] (I)      ============  Phase 1e Route ============
[12/09 15:28:11    900s] (I)      Usage: 58378 = (26543 H, 31835 V) = (1.67% H, 2.03% V) = (5.309e+04um H, 6.367e+04um V)
[12/09 15:28:11    900s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.167560e+05um
[12/09 15:28:11    900s] (I)      
[12/09 15:28:11    900s] (I)      ============  Phase 1f Route ============
[12/09 15:28:11    900s] (I)      Usage: 58378 = (26543 H, 31835 V) = (1.67% H, 2.03% V) = (5.309e+04um H, 6.367e+04um V)
[12/09 15:28:11    900s] (I)      
[12/09 15:28:11    900s] (I)      ============  Phase 1g Route ============
[12/09 15:28:11    900s] (I)      Usage: 57931 = (26538 H, 31393 V) = (1.67% H, 2.00% V) = (5.308e+04um H, 6.279e+04um V)
[12/09 15:28:11    900s] (I)      #Nets         : 359
[12/09 15:28:11    900s] (I)      #Relaxed nets : 80
[12/09 15:28:11    900s] (I)      Wire length   : 44833
[12/09 15:28:11    900s] [NR-eGR] Create a new net group with 80 nets and layer range [3, 6]
[12/09 15:28:11    900s] (I)      
[12/09 15:28:11    900s] (I)      ============  Phase 1h Route ============
[12/09 15:28:11    900s] (I)      Usage: 57899 = (26541 H, 31358 V) = (1.67% H, 2.00% V) = (5.308e+04um H, 6.272e+04um V)
[12/09 15:28:11    900s] (I)      total 2D Cap : 6323246 = (3153200 H, 3170046 V)
[12/09 15:28:11    900s] [NR-eGR] Layer group 2: route 80 net(s) in layer range [3, 6]
[12/09 15:28:11    900s] (I)      
[12/09 15:28:11    900s] (I)      ============  Phase 1a Route ============
[12/09 15:28:11    900s] (I)      Usage: 71376 = (32561 H, 38815 V) = (1.03% H, 1.22% V) = (6.512e+04um H, 7.763e+04um V)
[12/09 15:28:11    900s] (I)      
[12/09 15:28:11    900s] (I)      ============  Phase 1b Route ============
[12/09 15:28:11    900s] (I)      Usage: 71376 = (32561 H, 38815 V) = (1.03% H, 1.22% V) = (6.512e+04um H, 7.763e+04um V)
[12/09 15:28:11    900s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.427520e+05um
[12/09 15:28:11    900s] (I)      
[12/09 15:28:11    900s] (I)      ============  Phase 1c Route ============
[12/09 15:28:11    900s] (I)      Usage: 71376 = (32561 H, 38815 V) = (1.03% H, 1.22% V) = (6.512e+04um H, 7.763e+04um V)
[12/09 15:28:11    900s] (I)      
[12/09 15:28:11    900s] (I)      ============  Phase 1d Route ============
[12/09 15:28:11    900s] (I)      Usage: 71376 = (32561 H, 38815 V) = (1.03% H, 1.22% V) = (6.512e+04um H, 7.763e+04um V)
[12/09 15:28:11    900s] (I)      
[12/09 15:28:11    900s] (I)      ============  Phase 1e Route ============
[12/09 15:28:11    900s] (I)      Usage: 71376 = (32561 H, 38815 V) = (1.03% H, 1.22% V) = (6.512e+04um H, 7.763e+04um V)
[12/09 15:28:11    900s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.427520e+05um
[12/09 15:28:11    900s] (I)      
[12/09 15:28:11    900s] (I)      ============  Phase 1f Route ============
[12/09 15:28:11    900s] (I)      Usage: 71376 = (32561 H, 38815 V) = (1.03% H, 1.22% V) = (6.512e+04um H, 7.763e+04um V)
[12/09 15:28:11    900s] (I)      
[12/09 15:28:11    900s] (I)      ============  Phase 1g Route ============
[12/09 15:28:11    900s] (I)      Usage: 70997 = (32417 H, 38580 V) = (1.03% H, 1.22% V) = (6.483e+04um H, 7.716e+04um V)
[12/09 15:28:11    900s] (I)      #Nets         : 80
[12/09 15:28:11    900s] (I)      #Relaxed nets : 80
[12/09 15:28:11    900s] (I)      Wire length   : 0
[12/09 15:28:11    900s] [NR-eGR] Create a new net group with 80 nets and layer range [2, 6]
[12/09 15:28:11    900s] (I)      
[12/09 15:28:11    900s] (I)      ============  Phase 1h Route ============
[12/09 15:28:11    900s] (I)      Usage: 70997 = (32417 H, 38580 V) = (1.03% H, 1.22% V) = (6.483e+04um H, 7.716e+04um V)
[12/09 15:28:11    900s] (I)      total 2D Cap : 7893296 = (3153200 H, 4740096 V)
[12/09 15:28:11    900s] [NR-eGR] Layer group 3: route 80 net(s) in layer range [2, 6]
[12/09 15:28:11    900s] (I)      
[12/09 15:28:11    900s] (I)      ============  Phase 1a Route ============
[12/09 15:28:11    900s] (I)      Usage: 97661 = (44428 H, 53233 V) = (1.41% H, 1.12% V) = (8.886e+04um H, 1.065e+05um V)
[12/09 15:28:11    900s] (I)      
[12/09 15:28:11    900s] (I)      ============  Phase 1b Route ============
[12/09 15:28:11    900s] (I)      Usage: 97661 = (44428 H, 53233 V) = (1.41% H, 1.12% V) = (8.886e+04um H, 1.065e+05um V)
[12/09 15:28:11    900s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.953220e+05um
[12/09 15:28:11    900s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/09 15:28:11    900s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/09 15:28:11    900s] (I)      
[12/09 15:28:11    900s] (I)      ============  Phase 1c Route ============
[12/09 15:28:11    900s] (I)      Usage: 97661 = (44428 H, 53233 V) = (1.41% H, 1.12% V) = (8.886e+04um H, 1.065e+05um V)
[12/09 15:28:11    900s] (I)      
[12/09 15:28:11    900s] (I)      ============  Phase 1d Route ============
[12/09 15:28:11    900s] (I)      Usage: 97661 = (44428 H, 53233 V) = (1.41% H, 1.12% V) = (8.886e+04um H, 1.065e+05um V)
[12/09 15:28:11    900s] (I)      
[12/09 15:28:11    900s] (I)      ============  Phase 1e Route ============
[12/09 15:28:11    900s] (I)      Usage: 97661 = (44428 H, 53233 V) = (1.41% H, 1.12% V) = (8.886e+04um H, 1.065e+05um V)
[12/09 15:28:11    900s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.953220e+05um
[12/09 15:28:11    900s] (I)      
[12/09 15:28:11    900s] (I)      ============  Phase 1f Route ============
[12/09 15:28:11    900s] (I)      Usage: 97661 = (44428 H, 53233 V) = (1.41% H, 1.12% V) = (8.886e+04um H, 1.065e+05um V)
[12/09 15:28:11    900s] (I)      
[12/09 15:28:11    900s] (I)      ============  Phase 1g Route ============
[12/09 15:28:11    900s] (I)      Usage: 97635 = (44410 H, 53225 V) = (1.41% H, 1.12% V) = (8.882e+04um H, 1.064e+05um V)
[12/09 15:28:11    900s] (I)      
[12/09 15:28:11    900s] (I)      ============  Phase 1h Route ============
[12/09 15:28:11    900s] (I)      Usage: 97641 = (44411 H, 53230 V) = (1.41% H, 1.12% V) = (8.882e+04um H, 1.065e+05um V)
[12/09 15:28:11    900s] (I)      
[12/09 15:28:11    900s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/09 15:28:11    900s] [NR-eGR]                        OverCon            
[12/09 15:28:11    900s] [NR-eGR]                         #Gcell     %Gcell
[12/09 15:28:11    900s] [NR-eGR]        Layer             (1-0)    OverCon
[12/09 15:28:11    900s] [NR-eGR] ----------------------------------------------
[12/09 15:28:11    900s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/09 15:28:11    900s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[12/09 15:28:11    900s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[12/09 15:28:11    900s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[12/09 15:28:11    900s] [NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[12/09 15:28:11    900s] [NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[12/09 15:28:11    900s] [NR-eGR] ----------------------------------------------
[12/09 15:28:11    900s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[12/09 15:28:11    900s] [NR-eGR] 
[12/09 15:28:11    900s] (I)      Finished Global Routing ( CPU: 0.70 sec, Real: 1.02 sec, Curr Mem: 3078.30 MB )
[12/09 15:28:11    900s] (I)      total 2D Cap : 7898104 = (3158002 H, 4740102 V)
[12/09 15:28:11    900s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/09 15:28:11    900s] (I)      ============= Track Assignment ============
[12/09 15:28:11    900s] (I)      Started Track Assignment (4T) ( Curr Mem: 3078.30 MB )
[12/09 15:28:11    900s] (I)      Initialize Track Assignment ( max pin layer : 9 )
[12/09 15:28:11    900s] (I)      Run Multi-thread track assignment
[12/09 15:28:12    901s] (I)      Finished Track Assignment (4T) ( CPU: 0.37 sec, Real: 0.31 sec, Curr Mem: 3078.30 MB )
[12/09 15:28:12    901s] (I)      Started Export ( Curr Mem: 3078.30 MB )
[12/09 15:28:12    901s] [NR-eGR]             Length (um)     Vias 
[12/09 15:28:12    901s] [NR-eGR] ---------------------------------
[12/09 15:28:12    901s] [NR-eGR]  M1  (1H)             0   580609 
[12/09 15:28:12    901s] [NR-eGR]  M2  (2V)        942965   825380 
[12/09 15:28:12    901s] [NR-eGR]  M3  (3H)       1277782   127547 
[12/09 15:28:12    901s] [NR-eGR]  M4  (4V)        639553    54128 
[12/09 15:28:12    901s] [NR-eGR]  M5  (5H)        514226     4592 
[12/09 15:28:12    901s] [NR-eGR]  M6  (6V)         70670        0 
[12/09 15:28:12    901s] [NR-eGR]  M7  (7H)             0        0 
[12/09 15:28:12    901s] [NR-eGR]  M8  (8V)             0        0 
[12/09 15:28:12    901s] [NR-eGR]  M9  (9H)             0        0 
[12/09 15:28:12    901s] [NR-eGR] ---------------------------------
[12/09 15:28:12    901s] [NR-eGR]      Total      3445196  1592256 
[12/09 15:28:12    901s] [NR-eGR] --------------------------------------------------------------------------
[12/09 15:28:12    901s] [NR-eGR] Total half perimeter of net bounding box: 2636750um
[12/09 15:28:12    901s] [NR-eGR] Total length: 3445196um, number of vias: 1592256
[12/09 15:28:12    901s] [NR-eGR] --------------------------------------------------------------------------
[12/09 15:28:12    901s] [NR-eGR] Total eGR-routed clock nets wire length: 124498um, number of vias: 78963
[12/09 15:28:12    901s] [NR-eGR] --------------------------------------------------------------------------
[12/09 15:28:12    901s] [NR-eGR] Report for selected net(s) only.
[12/09 15:28:12    901s] [NR-eGR]             Length (um)   Vias 
[12/09 15:28:12    901s] [NR-eGR] -------------------------------
[12/09 15:28:12    901s] [NR-eGR]  M1  (1H)             0  31423 
[12/09 15:28:12    901s] [NR-eGR]  M2  (2V)         34148  35026 
[12/09 15:28:12    901s] [NR-eGR]  M3  (3H)         59429  12487 
[12/09 15:28:12    901s] [NR-eGR]  M4  (4V)         30830     27 
[12/09 15:28:12    901s] [NR-eGR]  M5  (5H)            91      0 
[12/09 15:28:12    901s] [NR-eGR]  M6  (6V)             0      0 
[12/09 15:28:12    901s] [NR-eGR]  M7  (7H)             0      0 
[12/09 15:28:12    901s] [NR-eGR]  M8  (8V)             0      0 
[12/09 15:28:12    901s] [NR-eGR]  M9  (9H)             0      0 
[12/09 15:28:12    901s] [NR-eGR] -------------------------------
[12/09 15:28:12    901s] [NR-eGR]      Total       124498  78963 
[12/09 15:28:12    901s] [NR-eGR] --------------------------------------------------------------------------
[12/09 15:28:12    901s] [NR-eGR] Total half perimeter of net bounding box: 38800um
[12/09 15:28:12    901s] [NR-eGR] Total length: 124498um, number of vias: 78963
[12/09 15:28:12    901s] [NR-eGR] --------------------------------------------------------------------------
[12/09 15:28:12    901s] [NR-eGR] Total routed clock nets wire length: 124498um, number of vias: 78963
[12/09 15:28:12    901s] [NR-eGR] --------------------------------------------------------------------------
[12/09 15:28:13    901s] (I)      Finished Export ( CPU: 0.72 sec, Real: 1.09 sec, Curr Mem: 3078.30 MB )
[12/09 15:28:13    901s] [NR-eGR] Finished Early Global Route kernel ( CPU: 3.08 sec, Real: 4.59 sec, Curr Mem: 3078.30 MB )
[12/09 15:28:13    901s] (I)      ===================================== Runtime Summary =====================================
[12/09 15:28:13    901s] (I)       Step                                        %       Start      Finish      Real       CPU 
[12/09 15:28:13    901s] (I)      -------------------------------------------------------------------------------------------
[12/09 15:28:13    901s] (I)       Early Global Route kernel             100.00%  534.85 sec  539.43 sec  4.59 sec  3.08 sec 
[12/09 15:28:13    901s] (I)       +-Import and model                     45.32%  534.85 sec  536.93 sec  2.08 sec  1.25 sec 
[12/09 15:28:13    901s] (I)       | +-Create place DB                    34.62%  534.85 sec  536.44 sec  1.59 sec  0.93 sec 
[12/09 15:28:13    901s] (I)       | | +-Import place data                34.62%  534.85 sec  536.44 sec  1.59 sec  0.93 sec 
[12/09 15:28:13    901s] (I)       | | | +-Read instances and placement   10.13%  534.85 sec  535.31 sec  0.46 sec  0.27 sec 
[12/09 15:28:13    901s] (I)       | | | +-Read nets                      24.48%  535.31 sec  536.44 sec  1.12 sec  0.66 sec 
[12/09 15:28:13    901s] (I)       | +-Create route DB                     9.20%  536.44 sec  536.86 sec  0.42 sec  0.27 sec 
[12/09 15:28:13    901s] (I)       | | +-Import route data (4T)            9.18%  536.44 sec  536.86 sec  0.42 sec  0.27 sec 
[12/09 15:28:13    901s] (I)       | | | +-Read blockages ( Layer 2-6 )    0.87%  536.45 sec  536.49 sec  0.04 sec  0.04 sec 
[12/09 15:28:13    901s] (I)       | | | | +-Read routing blockages        0.00%  536.45 sec  536.45 sec  0.00 sec  0.00 sec 
[12/09 15:28:13    901s] (I)       | | | | +-Read instance blockages       0.75%  536.45 sec  536.48 sec  0.03 sec  0.03 sec 
[12/09 15:28:13    901s] (I)       | | | | +-Read PG blockages             0.10%  536.48 sec  536.49 sec  0.00 sec  0.00 sec 
[12/09 15:28:13    901s] (I)       | | | | +-Read clock blockages          0.00%  536.49 sec  536.49 sec  0.00 sec  0.00 sec 
[12/09 15:28:13    901s] (I)       | | | | +-Read other blockages          0.00%  536.49 sec  536.49 sec  0.00 sec  0.00 sec 
[12/09 15:28:13    901s] (I)       | | | | +-Read boundary cut boxes       0.00%  536.49 sec  536.49 sec  0.00 sec  0.00 sec 
[12/09 15:28:13    901s] (I)       | | | +-Read blackboxes                 0.00%  536.49 sec  536.49 sec  0.00 sec  0.00 sec 
[12/09 15:28:13    901s] (I)       | | | +-Read prerouted                  1.33%  536.49 sec  536.55 sec  0.06 sec  0.05 sec 
[12/09 15:28:13    901s] (I)       | | | +-Read unlegalized nets           1.39%  536.55 sec  536.61 sec  0.06 sec  0.04 sec 
[12/09 15:28:13    901s] (I)       | | | +-Read nets                       0.60%  536.61 sec  536.64 sec  0.03 sec  0.01 sec 
[12/09 15:28:13    901s] (I)       | | | +-Set up via pillars              0.00%  536.65 sec  536.65 sec  0.00 sec  0.00 sec 
[12/09 15:28:13    901s] (I)       | | | +-Initialize 3D grid graph        0.38%  536.65 sec  536.66 sec  0.02 sec  0.01 sec 
[12/09 15:28:13    901s] (I)       | | | +-Model blockage capacity         3.63%  536.66 sec  536.83 sec  0.17 sec  0.09 sec 
[12/09 15:28:13    901s] (I)       | | | | +-Initialize 3D capacity        3.55%  536.66 sec  536.83 sec  0.16 sec  0.09 sec 
[12/09 15:28:13    901s] (I)       | | | +-Move terms for access (4T)      0.61%  536.83 sec  536.86 sec  0.03 sec  0.02 sec 
[12/09 15:28:13    901s] (I)       | +-Read aux data                       0.00%  536.86 sec  536.86 sec  0.00 sec  0.00 sec 
[12/09 15:28:13    901s] (I)       | +-Others data preparation             0.02%  536.86 sec  536.86 sec  0.00 sec  0.00 sec 
[12/09 15:28:13    901s] (I)       | +-Create route kernel                 0.12%  536.86 sec  536.87 sec  0.01 sec  0.01 sec 
[12/09 15:28:13    901s] (I)       +-Global Routing                       22.29%  536.93 sec  537.95 sec  1.02 sec  0.70 sec 
[12/09 15:28:13    901s] (I)       | +-Initialization                      0.55%  536.93 sec  536.95 sec  0.03 sec  0.00 sec 
[12/09 15:28:13    901s] (I)       | +-Net group 1                        12.84%  536.95 sec  537.54 sec  0.59 sec  0.50 sec 
[12/09 15:28:13    901s] (I)       | | +-Generate topology (4T)            4.90%  536.95 sec  537.18 sec  0.22 sec  0.24 sec 
[12/09 15:28:13    901s] (I)       | | +-Phase 1a                          1.03%  537.19 sec  537.24 sec  0.05 sec  0.02 sec 
[12/09 15:28:13    901s] (I)       | | | +-Pattern routing (4T)            0.78%  537.21 sec  537.24 sec  0.04 sec  0.01 sec 
[12/09 15:28:13    901s] (I)       | | +-Phase 1b                          0.57%  537.24 sec  537.27 sec  0.03 sec  0.01 sec 
[12/09 15:28:13    901s] (I)       | | +-Phase 1c                          0.00%  537.27 sec  537.27 sec  0.00 sec  0.00 sec 
[12/09 15:28:13    901s] (I)       | | +-Phase 1d                          0.00%  537.27 sec  537.27 sec  0.00 sec  0.00 sec 
[12/09 15:28:13    901s] (I)       | | +-Phase 1e                          0.02%  537.27 sec  537.27 sec  0.00 sec  0.00 sec 
[12/09 15:28:13    901s] (I)       | | | +-Route legalization              0.00%  537.27 sec  537.27 sec  0.00 sec  0.00 sec 
[12/09 15:28:13    901s] (I)       | | +-Phase 1f                          0.00%  537.27 sec  537.27 sec  0.00 sec  0.00 sec 
[12/09 15:28:13    901s] (I)       | | +-Phase 1g                          1.99%  537.27 sec  537.36 sec  0.09 sec  0.07 sec 
[12/09 15:28:13    901s] (I)       | | | +-Post Routing                    1.99%  537.27 sec  537.36 sec  0.09 sec  0.07 sec 
[12/09 15:28:13    901s] (I)       | | +-Phase 1h                          1.71%  537.37 sec  537.45 sec  0.08 sec  0.07 sec 
[12/09 15:28:13    901s] (I)       | | | +-Post Routing                    1.70%  537.37 sec  537.45 sec  0.08 sec  0.07 sec 
[12/09 15:28:13    901s] (I)       | | +-Layer assignment (4T)             1.97%  537.45 sec  537.54 sec  0.09 sec  0.06 sec 
[12/09 15:28:13    901s] (I)       | +-Net group 2                         3.03%  537.54 sec  537.68 sec  0.14 sec  0.11 sec 
[12/09 15:28:13    901s] (I)       | | +-Generate topology (4T)            1.46%  537.54 sec  537.61 sec  0.07 sec  0.06 sec 
[12/09 15:28:13    901s] (I)       | | +-Phase 1a                          0.75%  537.63 sec  537.66 sec  0.03 sec  0.01 sec 
[12/09 15:28:13    901s] (I)       | | | +-Pattern routing (4T)            0.69%  537.63 sec  537.66 sec  0.03 sec  0.00 sec 
[12/09 15:28:13    901s] (I)       | | +-Phase 1b                          0.08%  537.66 sec  537.67 sec  0.00 sec  0.00 sec 
[12/09 15:28:13    901s] (I)       | | +-Phase 1c                          0.00%  537.67 sec  537.67 sec  0.00 sec  0.00 sec 
[12/09 15:28:13    901s] (I)       | | +-Phase 1d                          0.00%  537.67 sec  537.67 sec  0.00 sec  0.00 sec 
[12/09 15:28:13    901s] (I)       | | +-Phase 1e                          0.02%  537.67 sec  537.67 sec  0.00 sec  0.00 sec 
[12/09 15:28:13    901s] (I)       | | | +-Route legalization              0.00%  537.67 sec  537.67 sec  0.00 sec  0.00 sec 
[12/09 15:28:13    901s] (I)       | | +-Phase 1f                          0.00%  537.67 sec  537.67 sec  0.00 sec  0.00 sec 
[12/09 15:28:13    901s] (I)       | | +-Phase 1g                          0.31%  537.67 sec  537.68 sec  0.01 sec  0.01 sec 
[12/09 15:28:13    901s] (I)       | | | +-Post Routing                    0.30%  537.67 sec  537.68 sec  0.01 sec  0.01 sec 
[12/09 15:28:13    901s] (I)       | | +-Phase 1h                          0.02%  537.68 sec  537.68 sec  0.00 sec  0.00 sec 
[12/09 15:28:13    901s] (I)       | | | +-Post Routing                    0.02%  537.68 sec  537.68 sec  0.00 sec  0.00 sec 
[12/09 15:28:13    901s] (I)       | +-Net group 3                         5.51%  537.68 sec  537.94 sec  0.25 sec  0.07 sec 
[12/09 15:28:13    901s] (I)       | | +-Generate topology (4T)            0.72%  537.68 sec  537.72 sec  0.03 sec  0.00 sec 
[12/09 15:28:13    901s] (I)       | | +-Phase 1a                          0.86%  537.78 sec  537.81 sec  0.04 sec  0.01 sec 
[12/09 15:28:13    901s] (I)       | | | +-Pattern routing (4T)            0.79%  537.78 sec  537.81 sec  0.04 sec  0.00 sec 
[12/09 15:28:13    901s] (I)       | | | +-Add via demand to 2D            0.05%  537.81 sec  537.81 sec  0.00 sec  0.00 sec 
[12/09 15:28:13    901s] (I)       | | +-Phase 1b                          0.09%  537.82 sec  537.82 sec  0.00 sec  0.00 sec 
[12/09 15:28:13    901s] (I)       | | +-Phase 1c                          0.00%  537.82 sec  537.82 sec  0.00 sec  0.00 sec 
[12/09 15:28:13    901s] (I)       | | +-Phase 1d                          0.00%  537.82 sec  537.82 sec  0.00 sec  0.00 sec 
[12/09 15:28:13    901s] (I)       | | +-Phase 1e                          0.02%  537.82 sec  537.82 sec  0.00 sec  0.00 sec 
[12/09 15:28:13    901s] (I)       | | | +-Route legalization              0.00%  537.82 sec  537.82 sec  0.00 sec  0.00 sec 
[12/09 15:28:13    901s] (I)       | | +-Phase 1f                          0.00%  537.82 sec  537.82 sec  0.00 sec  0.00 sec 
[12/09 15:28:13    901s] (I)       | | +-Phase 1g                          0.04%  537.82 sec  537.82 sec  0.00 sec  0.00 sec 
[12/09 15:28:13    901s] (I)       | | | +-Post Routing                    0.03%  537.82 sec  537.82 sec  0.00 sec  0.00 sec 
[12/09 15:28:13    901s] (I)       | | +-Phase 1h                          0.04%  537.83 sec  537.83 sec  0.00 sec  0.00 sec 
[12/09 15:28:13    901s] (I)       | | | +-Post Routing                    0.04%  537.83 sec  537.83 sec  0.00 sec  0.00 sec 
[12/09 15:28:13    901s] (I)       | | +-Layer assignment (4T)             1.96%  537.84 sec  537.93 sec  0.09 sec  0.02 sec 
[12/09 15:28:13    901s] (I)       +-Export 3D cong map                    1.49%  537.95 sec  538.02 sec  0.07 sec  0.03 sec 
[12/09 15:28:13    901s] (I)       | +-Export 2D cong map                  0.24%  538.01 sec  538.02 sec  0.01 sec  0.01 sec 
[12/09 15:28:13    901s] (I)       +-Extract Global 3D Wires               0.03%  538.02 sec  538.02 sec  0.00 sec  0.00 sec 
[12/09 15:28:13    901s] (I)       +-Track Assignment (4T)                 6.82%  538.02 sec  538.33 sec  0.31 sec  0.37 sec 
[12/09 15:28:13    901s] (I)       | +-Initialization                      0.00%  538.02 sec  538.02 sec  0.00 sec  0.00 sec 
[12/09 15:28:13    901s] (I)       | +-Track Assignment Kernel             6.82%  538.02 sec  538.33 sec  0.31 sec  0.36 sec 
[12/09 15:28:13    901s] (I)       | +-Free Memory                         0.00%  538.33 sec  538.33 sec  0.00 sec  0.00 sec 
[12/09 15:28:13    901s] (I)       +-Export                               23.86%  538.33 sec  539.43 sec  1.09 sec  0.72 sec 
[12/09 15:28:13    901s] (I)       | +-Export DB wires                     1.95%  538.33 sec  538.42 sec  0.09 sec  0.06 sec 
[12/09 15:28:13    901s] (I)       | | +-Export all nets (4T)              1.13%  538.33 sec  538.39 sec  0.05 sec  0.05 sec 
[12/09 15:28:13    901s] (I)       | | +-Set wire vias (4T)                0.79%  538.39 sec  538.42 sec  0.04 sec  0.01 sec 
[12/09 15:28:13    901s] (I)       | +-Report wirelength                  14.67%  538.42 sec  539.10 sec  0.67 sec  0.30 sec 
[12/09 15:28:13    901s] (I)       | +-Update net boxes                    7.23%  539.10 sec  539.43 sec  0.33 sec  0.37 sec 
[12/09 15:28:13    901s] (I)       | +-Update timing                       0.00%  539.43 sec  539.43 sec  0.00 sec  0.00 sec 
[12/09 15:28:13    901s] (I)       +-Postprocess design                    0.01%  539.43 sec  539.43 sec  0.00 sec  0.00 sec 
[12/09 15:28:13    901s] (I)      ==================== Summary by functions =====================
[12/09 15:28:13    901s] (I)       Lv  Step                                %      Real       CPU 
[12/09 15:28:13    901s] (I)      ---------------------------------------------------------------
[12/09 15:28:13    901s] (I)        0  Early Global Route kernel     100.00%  4.59 sec  3.08 sec 
[12/09 15:28:13    901s] (I)        1  Import and model               45.32%  2.08 sec  1.25 sec 
[12/09 15:28:13    901s] (I)        1  Export                         23.86%  1.09 sec  0.72 sec 
[12/09 15:28:13    901s] (I)        1  Global Routing                 22.29%  1.02 sec  0.70 sec 
[12/09 15:28:13    901s] (I)        1  Track Assignment (4T)           6.82%  0.31 sec  0.37 sec 
[12/09 15:28:13    901s] (I)        1  Export 3D cong map              1.49%  0.07 sec  0.03 sec 
[12/09 15:28:13    901s] (I)        1  Extract Global 3D Wires         0.03%  0.00 sec  0.00 sec 
[12/09 15:28:13    901s] (I)        1  Postprocess design              0.01%  0.00 sec  0.00 sec 
[12/09 15:28:13    901s] (I)        2  Create place DB                34.62%  1.59 sec  0.93 sec 
[12/09 15:28:13    901s] (I)        2  Report wirelength              14.67%  0.67 sec  0.30 sec 
[12/09 15:28:13    901s] (I)        2  Net group 1                    12.84%  0.59 sec  0.50 sec 
[12/09 15:28:13    901s] (I)        2  Create route DB                 9.20%  0.42 sec  0.27 sec 
[12/09 15:28:13    901s] (I)        2  Update net boxes                7.23%  0.33 sec  0.37 sec 
[12/09 15:28:13    901s] (I)        2  Track Assignment Kernel         6.82%  0.31 sec  0.36 sec 
[12/09 15:28:13    901s] (I)        2  Net group 3                     5.51%  0.25 sec  0.07 sec 
[12/09 15:28:13    901s] (I)        2  Net group 2                     3.03%  0.14 sec  0.11 sec 
[12/09 15:28:13    901s] (I)        2  Export DB wires                 1.95%  0.09 sec  0.06 sec 
[12/09 15:28:13    901s] (I)        2  Initialization                  0.55%  0.03 sec  0.00 sec 
[12/09 15:28:13    901s] (I)        2  Export 2D cong map              0.24%  0.01 sec  0.01 sec 
[12/09 15:28:13    901s] (I)        2  Create route kernel             0.12%  0.01 sec  0.01 sec 
[12/09 15:28:13    901s] (I)        2  Others data preparation         0.02%  0.00 sec  0.00 sec 
[12/09 15:28:13    901s] (I)        2  Update timing                   0.00%  0.00 sec  0.00 sec 
[12/09 15:28:13    901s] (I)        2  Free Memory                     0.00%  0.00 sec  0.00 sec 
[12/09 15:28:13    901s] (I)        2  Read aux data                   0.00%  0.00 sec  0.00 sec 
[12/09 15:28:13    901s] (I)        3  Import place data              34.62%  1.59 sec  0.93 sec 
[12/09 15:28:13    901s] (I)        3  Import route data (4T)          9.18%  0.42 sec  0.27 sec 
[12/09 15:28:13    901s] (I)        3  Generate topology (4T)          7.08%  0.32 sec  0.30 sec 
[12/09 15:28:13    901s] (I)        3  Layer assignment (4T)           3.93%  0.18 sec  0.08 sec 
[12/09 15:28:13    901s] (I)        3  Phase 1a                        2.65%  0.12 sec  0.04 sec 
[12/09 15:28:13    901s] (I)        3  Phase 1g                        2.34%  0.11 sec  0.08 sec 
[12/09 15:28:13    901s] (I)        3  Phase 1h                        1.78%  0.08 sec  0.07 sec 
[12/09 15:28:13    901s] (I)        3  Export all nets (4T)            1.13%  0.05 sec  0.05 sec 
[12/09 15:28:13    902s] (I)        3  Set wire vias (4T)              0.79%  0.04 sec  0.01 sec 
[12/09 15:28:13    902s] (I)        3  Phase 1b                        0.74%  0.03 sec  0.02 sec 
[12/09 15:28:13    902s] (I)        3  Phase 1e                        0.06%  0.00 sec  0.00 sec 
[12/09 15:28:13    902s] (I)        3  Phase 1c                        0.00%  0.00 sec  0.00 sec 
[12/09 15:28:13    902s] (I)        3  Phase 1d                        0.00%  0.00 sec  0.00 sec 
[12/09 15:28:13    902s] (I)        3  Phase 1f                        0.00%  0.00 sec  0.00 sec 
[12/09 15:28:13    902s] (I)        4  Read nets                      25.08%  1.15 sec  0.67 sec 
[12/09 15:28:13    902s] (I)        4  Read instances and placement   10.13%  0.46 sec  0.27 sec 
[12/09 15:28:13    902s] (I)        4  Post Routing                    4.08%  0.19 sec  0.15 sec 
[12/09 15:28:13    902s] (I)        4  Model blockage capacity         3.63%  0.17 sec  0.09 sec 
[12/09 15:28:13    902s] (I)        4  Pattern routing (4T)            2.26%  0.10 sec  0.02 sec 
[12/09 15:28:13    902s] (I)        4  Read unlegalized nets           1.39%  0.06 sec  0.04 sec 
[12/09 15:28:13    902s] (I)        4  Read prerouted                  1.33%  0.06 sec  0.05 sec 
[12/09 15:28:13    902s] (I)        4  Read blockages ( Layer 2-6 )    0.87%  0.04 sec  0.04 sec 
[12/09 15:28:13    902s] (I)        4  Move terms for access (4T)      0.61%  0.03 sec  0.02 sec 
[12/09 15:28:13    902s] (I)        4  Initialize 3D grid graph        0.38%  0.02 sec  0.01 sec 
[12/09 15:28:13    902s] (I)        4  Add via demand to 2D            0.05%  0.00 sec  0.00 sec 
[12/09 15:28:13    902s] (I)        4  Route legalization              0.00%  0.00 sec  0.00 sec 
[12/09 15:28:13    902s] (I)        4  Read blackboxes                 0.00%  0.00 sec  0.00 sec 
[12/09 15:28:13    902s] (I)        4  Set up via pillars              0.00%  0.00 sec  0.00 sec 
[12/09 15:28:13    902s] (I)        5  Initialize 3D capacity          3.55%  0.16 sec  0.09 sec 
[12/09 15:28:13    902s] (I)        5  Read instance blockages         0.75%  0.03 sec  0.03 sec 
[12/09 15:28:13    902s] (I)        5  Read PG blockages               0.10%  0.00 sec  0.00 sec 
[12/09 15:28:13    902s] (I)        5  Read clock blockages            0.00%  0.00 sec  0.00 sec 
[12/09 15:28:13    902s] (I)        5  Read other blockages            0.00%  0.00 sec  0.00 sec 
[12/09 15:28:13    902s] (I)        5  Read routing blockages          0.00%  0.00 sec  0.00 sec 
[12/09 15:28:13    902s] (I)        5  Read boundary cut boxes         0.00%  0.00 sec  0.00 sec 
[12/09 15:28:13    902s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/09 15:28:13    902s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[12/09 15:28:13    902s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/09 15:28:13    902s]         Early Global Route - eGR only step done. (took cpu=0:00:03.5 real=0:00:05.2)
[12/09 15:28:13    902s]       Routing using eGR only done.
[12/09 15:28:13    902s] Net route status summary:
[12/09 15:28:13    902s]   Clock:       359 (unrouted=0, trialRouted=0, noStatus=0, routed=359, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/09 15:28:13    902s]   Non-clock: 158920 (unrouted=4153, trialRouted=154767, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4150, (crossesIlmBoundary AND tooFewTerms=0)])
[12/09 15:28:13    902s] 
[12/09 15:28:13    902s] CCOPT: Done with clock implementation routing.
[12/09 15:28:13    902s] 
[12/09 15:28:13    902s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:04.4 real=0:00:06.4)
[12/09 15:28:13    902s]     Clock implementation routing done.
[12/09 15:28:13    902s]     Leaving CCOpt scope - extractRC...
[12/09 15:28:13    902s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[12/09 15:28:13    902s] Extraction called for design 'toplevel_498' of instances=166106 and nets=159279 using extraction engine 'preRoute' .
[12/09 15:28:13    902s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/09 15:28:13    902s] Type 'man IMPEXT-3530' for more detail.
[12/09 15:28:13    902s] PreRoute RC Extraction called for design toplevel_498.
[12/09 15:28:13    902s] RC Extraction called in multi-corner(1) mode.
[12/09 15:28:13    902s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/09 15:28:13    902s] Type 'man IMPEXT-6197' for more detail.
[12/09 15:28:13    902s] RCMode: PreRoute
[12/09 15:28:13    902s]       RC Corner Indexes            0   
[12/09 15:28:13    902s] Capacitance Scaling Factor   : 1.00000 
[12/09 15:28:13    902s] Resistance Scaling Factor    : 1.00000 
[12/09 15:28:13    902s] Clock Cap. Scaling Factor    : 1.00000 
[12/09 15:28:13    902s] Clock Res. Scaling Factor    : 1.00000 
[12/09 15:28:13    902s] Shrink Factor                : 1.00000
[12/09 15:28:13    902s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/09 15:28:14    902s] LayerId::1 widthSet size::1
[12/09 15:28:14    902s] LayerId::2 widthSet size::1
[12/09 15:28:14    902s] LayerId::3 widthSet size::1
[12/09 15:28:14    902s] LayerId::4 widthSet size::1
[12/09 15:28:14    902s] LayerId::5 widthSet size::1
[12/09 15:28:14    902s] LayerId::6 widthSet size::1
[12/09 15:28:14    902s] LayerId::7 widthSet size::1
[12/09 15:28:14    902s] LayerId::8 widthSet size::1
[12/09 15:28:14    902s] LayerId::9 widthSet size::1
[12/09 15:28:14    902s] Updating RC grid for preRoute extraction ...
[12/09 15:28:14    902s] eee: pegSigSF::1.070000
[12/09 15:28:14    902s] Initializing multi-corner resistance tables ...
[12/09 15:28:14    902s] eee: l::1 avDens::0.107317 usedTrk::17600.000000 availTrk::164000.000000 sigTrk::17600.000000
[12/09 15:28:14    902s] eee: l::2 avDens::0.294676 usedTrk::47148.229776 availTrk::160000.000000 sigTrk::47148.229776
[12/09 15:28:14    902s] eee: l::3 avDens::0.393161 usedTrk::62945.129551 availTrk::160100.000000 sigTrk::62945.129551
[12/09 15:28:14    902s] eee: l::4 avDens::0.199860 usedTrk::31977.633022 availTrk::160000.000000 sigTrk::31977.633022
[12/09 15:28:14    902s] eee: l::5 avDens::0.159950 usedTrk::25735.900045 availTrk::160900.000000 sigTrk::25735.900045
[12/09 15:28:14    902s] eee: l::6 avDens::0.036204 usedTrk::3533.495253 availTrk::97600.000000 sigTrk::3533.495253
[12/09 15:28:14    902s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/09 15:28:14    902s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/09 15:28:14    902s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/09 15:28:14    902s] {RT default_rc_corner 0 6 6 0}
[12/09 15:28:14    902s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.290109 ; uaWl: 1.000000 ; uaWlH: 0.359421 ; aWlH: 0.000000 ; Pmax: 0.859200 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 81 ; 
[12/09 15:28:15    903s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.2  Real Time: 0:00:02.0  MEM: 3078.297M)
[12/09 15:28:15    903s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/09 15:28:15    903s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:01.2 real=0:00:01.3)
[12/09 15:28:15    903s]     Leaving CCOpt scope - Initializing placement interface...
[12/09 15:28:15    903s] OPERPROF: Starting DPlace-Init at level 1, MEM:3078.3M, EPOCH TIME: 1670621295.312719
[12/09 15:28:15    903s] z: 2, totalTracks: 1
[12/09 15:28:15    903s] z: 4, totalTracks: 1
[12/09 15:28:15    903s] z: 6, totalTracks: 1
[12/09 15:28:15    903s] z: 8, totalTracks: 1
[12/09 15:28:15    903s] #spOpts: VtWidth mergeVia=F 
[12/09 15:28:15    903s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3078.3M, EPOCH TIME: 1670621295.464607
[12/09 15:28:15    903s] 
[12/09 15:28:15    903s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/09 15:28:15    903s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.095, REAL:0.098, MEM:3078.3M, EPOCH TIME: 1670621295.562981
[12/09 15:28:15    903s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3078.3MB).
[12/09 15:28:15    903s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.283, REAL:0.293, MEM:3078.3M, EPOCH TIME: 1670621295.605488
[12/09 15:28:15    903s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/09 15:28:15    903s]     Legalizer reserving space for clock trees
[12/09 15:28:15    903s]     Calling post conditioning for eGRPC...
[12/09 15:28:15    903s]       eGRPC...
[12/09 15:28:15    903s]         eGRPC active optimizations:
[12/09 15:28:15    903s]          - Move Down
[12/09 15:28:15    903s]          - Downsizing before DRV sizing
[12/09 15:28:15    903s]          - DRV fixing with sizing
[12/09 15:28:15    903s]          - Move to fanout
[12/09 15:28:15    903s]          - Cloning
[12/09 15:28:15    903s]         
[12/09 15:28:15    903s]         Currently running CTS, using active skew data
[12/09 15:28:15    903s]         Reset bufferability constraints...
[12/09 15:28:15    903s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[12/09 15:28:15    903s]         Clock tree timing engine global stage delay update for slowDC:setup.late...
[12/09 15:28:15    903s] End AAE Lib Interpolated Model. (MEM=3078.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/09 15:28:16    904s]         Clock tree timing engine global stage delay update for slowDC:setup.late done. (took cpu=0:00:00.9 real=0:00:00.6)
[12/09 15:28:16    904s]         Reset bufferability constraints done. (took cpu=0:00:00.9 real=0:00:00.6)
[12/09 15:28:16    905s]         Clock DAG stats eGRPC initial state:
[12/09 15:28:16    905s]           cell counts      : b=348, i=2, icg=0, nicg=1, l=4, total=355
[12/09 15:28:16    905s]           misc counts      : r=4, pp=2
[12/09 15:28:16    905s]           cell areas       : b=3595.200um^2, i=4.000um^2, icg=0.000um^2, nicg=12.800um^2, l=19.200um^2, total=3631.200um^2
[12/09 15:28:16    905s]           cell capacitance : b=2.252pF, i=0.008pF, icg=0.000pF, nicg=0.009pF, l=0.022pF, total=2.291pF
[12/09 15:28:16    905s]           sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/09 15:28:16    905s]           wire capacitance : top=0.000pF, trunk=1.366pF, leaf=12.895pF, total=14.261pF
[12/09 15:28:16    905s]           wire lengths     : top=0.000um, trunk=11842.490um, leaf=112655.290um, total=124497.780um
[12/09 15:28:16    905s]           hp wire lengths  : top=0.000um, trunk=9164.200um, leaf=29710.500um, total=38874.700um
[12/09 15:28:16    905s]         Clock DAG net violations eGRPC initial state: none
[12/09 15:28:16    905s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[12/09 15:28:16    905s]           Trunk : target=0.118ns count=42 avg=0.067ns sd=0.030ns min=0.000ns max=0.113ns {19 <= 0.071ns, 14 <= 0.094ns, 8 <= 0.106ns, 0 <= 0.112ns, 1 <= 0.118ns}
[12/09 15:28:16    905s]           Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.009ns min=0.021ns max=0.101ns {15 <= 0.071ns, 297 <= 0.094ns, 8 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/09 15:28:16    905s]         Clock DAG library cell distribution eGRPC initial state {count}:
[12/09 15:28:16    905s]            Bufs: BUFX16MA10TR: 33 FRICGX13BA10TR: 3 FRICGX11BA10TR: 301 BUFX5BA10TR: 11 
[12/09 15:28:16    905s]            Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
[12/09 15:28:16    905s]           NICGs: AND2X11MA10TR: 1 
[12/09 15:28:16    905s]          Logics: BUFZX6MA10TR: 1 NAND2X1P4BA10TR: 1 NOR2X2MA10TR: 1 NOR2X1P4MA10TR: 1 
[12/09 15:28:16    905s]         Clock DAG hash eGRPC initial state: 5126254026431892197 17297989291284062819
[12/09 15:28:17    905s]         Clock DAG hash eGRPC initial state: 5126254026431892197 17297989291284062819
[12/09 15:28:17    905s]         Primary reporting skew groups eGRPC initial state:
[12/09 15:28:17    905s]           skew_group my_clk/mode: insertion delay [min=0.443, max=0.496, avg=0.476, sd=0.010], skew [0.053 vs 0.058], 100% {0.443, 0.496} (wid=0.131 ws=0.083) (gid=0.424 gs=0.065)
[12/09 15:28:17    906s]               min path sink: vproc_top_genblk4_vcache_way1/rline_o_reg_333_/CK
[12/09 15:28:17    906s]               max path sink: vproc_top_u_core_u_ibex_core_cs_registers_i_mcycle_counter_i_counter_q_reg_40_/CK
[12/09 15:28:17    906s]         Skew group summary eGRPC initial state:
[12/09 15:28:17    906s]           skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.184, max=0.218, avg=0.207, sd=0.017], skew [0.034 vs 0.058], 100% {0.184, 0.218} (wid=0.053 ws=0.000) (gid=0.165 gs=0.034)
[12/09 15:28:17    906s]           skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.218, max=0.218, avg=0.218, sd=0.000], skew [0.000 vs 0.058], 100% {0.218, 0.218} (wid=0.053 ws=0.000) (gid=0.165 gs=0.000)
[12/09 15:28:17    906s]           skew_group my_clk/mode: insertion delay [min=0.443, max=0.496, avg=0.476, sd=0.010], skew [0.053 vs 0.058], 100% {0.443, 0.496} (wid=0.131 ws=0.083) (gid=0.424 gs=0.065)
[12/09 15:28:17    906s]         eGRPC Moving buffers...
[12/09 15:28:18    906s]           Clock DAG hash before 'eGRPC Moving buffers': 5126254026431892197 17297989291284062819
[12/09 15:28:18    906s]           Violation analysis...
[12/09 15:28:18    906s]           Violation analysis done. (took cpu=0:00:00.3 real=0:00:00.5)
[12/09 15:28:18    906s]           Clock DAG stats after 'eGRPC Moving buffers':
[12/09 15:28:18    906s]             cell counts      : b=348, i=2, icg=0, nicg=1, l=4, total=355
[12/09 15:28:18    906s]             misc counts      : r=4, pp=2
[12/09 15:28:18    906s]             cell areas       : b=3595.200um^2, i=4.000um^2, icg=0.000um^2, nicg=12.800um^2, l=19.200um^2, total=3631.200um^2
[12/09 15:28:18    906s]             cell capacitance : b=2.252pF, i=0.008pF, icg=0.000pF, nicg=0.009pF, l=0.022pF, total=2.291pF
[12/09 15:28:18    906s]             sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/09 15:28:18    906s]             wire capacitance : top=0.000pF, trunk=1.366pF, leaf=12.895pF, total=14.261pF
[12/09 15:28:18    906s]             wire lengths     : top=0.000um, trunk=11842.490um, leaf=112655.290um, total=124497.780um
[12/09 15:28:18    906s]             hp wire lengths  : top=0.000um, trunk=9164.200um, leaf=29710.500um, total=38874.700um
[12/09 15:28:18    906s]           Clock DAG net violations after 'eGRPC Moving buffers': none
[12/09 15:28:18    906s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[12/09 15:28:18    906s]             Trunk : target=0.118ns count=42 avg=0.067ns sd=0.030ns min=0.000ns max=0.113ns {19 <= 0.071ns, 14 <= 0.094ns, 8 <= 0.106ns, 0 <= 0.112ns, 1 <= 0.118ns}
[12/09 15:28:18    906s]             Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.009ns min=0.021ns max=0.101ns {15 <= 0.071ns, 297 <= 0.094ns, 8 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/09 15:28:18    906s]           Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
[12/09 15:28:18    906s]              Bufs: BUFX16MA10TR: 33 FRICGX13BA10TR: 3 FRICGX11BA10TR: 301 BUFX5BA10TR: 11 
[12/09 15:28:18    906s]              Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
[12/09 15:28:18    906s]             NICGs: AND2X11MA10TR: 1 
[12/09 15:28:18    906s]            Logics: BUFZX6MA10TR: 1 NAND2X1P4BA10TR: 1 NOR2X2MA10TR: 1 NOR2X1P4MA10TR: 1 
[12/09 15:28:18    906s]           Clock DAG hash after 'eGRPC Moving buffers': 5126254026431892197 17297989291284062819
[12/09 15:28:19    907s]           Clock DAG hash after 'eGRPC Moving buffers': 5126254026431892197 17297989291284062819
[12/09 15:28:19    907s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[12/09 15:28:19    907s]             skew_group my_clk/mode: insertion delay [min=0.443, max=0.496], skew [0.053 vs 0.058]
[12/09 15:28:19    907s]                 min path sink: vproc_top_genblk4_vcache_way1/rline_o_reg_333_/CK
[12/09 15:28:19    907s]                 max path sink: vproc_top_u_core_u_ibex_core_cs_registers_i_mcycle_counter_i_counter_q_reg_40_/CK
[12/09 15:28:19    907s]           Skew group summary after 'eGRPC Moving buffers':
[12/09 15:28:19    907s]             skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.184, max=0.218], skew [0.034 vs 0.058]
[12/09 15:28:19    907s]             skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.218, max=0.218], skew [0.000 vs 0.058]
[12/09 15:28:19    907s]             skew_group my_clk/mode: insertion delay [min=0.443, max=0.496], skew [0.053 vs 0.058]
[12/09 15:28:19    907s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/09 15:28:19    907s]         eGRPC Moving buffers done. (took cpu=0:00:00.8 real=0:00:01.2)
[12/09 15:28:19    907s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[12/09 15:28:19    907s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': 5126254026431892197 17297989291284062819
[12/09 15:28:19    907s]           Artificially removing long paths...
[12/09 15:28:19    907s]             Clock DAG hash before 'Artificially removing long paths': 5126254026431892197 17297989291284062819
[12/09 15:28:19    907s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/09 15:28:19    907s]           Artificially removing long paths done. (took cpu=0:00:00.2 real=0:00:00.3)
[12/09 15:28:19    907s]           Modifying slew-target multiplier from 1 to 0.9
[12/09 15:28:19    907s]           Downsizing prefiltering...
[12/09 15:28:20    907s]           Downsizing prefiltering done.
[12/09 15:28:20    907s]           Downsizing: Library trimming buffers in power domain auto-default and half-corner slowDC:setup.late removed 0 of 2 cells
[12/09 15:28:20    908s]           Original list had 2 cells:
[12/09 15:28:20    908s]           BUFX16MA10TR BUFX5BA10TR 
[12/09 15:28:20    908s]           Library trimming was not able to trim any cells:
[12/09 15:28:20    908s]           BUFX16MA10TR BUFX5BA10TR 
[12/09 15:28:20    908s]           .Library trimming buffers in power domain auto-default and half-corner slowDC:setup.late removed 0 of 2 cells
[12/09 15:28:20    908s]           Original list had 2 cells:
[12/09 15:28:20    908s]           FRICGX13BA10TR FRICGX11BA10TR 
[12/09 15:28:20    908s]           Library trimming was not able to trim any cells:
[12/09 15:28:20    908s]           FRICGX13BA10TR FRICGX11BA10TR 
[12/09 15:28:20    908s]           ..20% ...40% ...60% ...80% ...100% 
[12/09 15:28:23    909s]           DoDownSizing Summary : numSized = 1, numUnchanged = 271, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 15, numSkippedDueToCloseToSkewTarget = 72
[12/09 15:28:23    909s]           CCOpt-eGRPC Downsizing: considered: 272, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 4, attempted: 268, unsuccessful: 0, sized: 1
[12/09 15:28:23    909s]           Downsizing prefiltering...
[12/09 15:28:23    909s]           Downsizing prefiltering done.
[12/09 15:28:23    909s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[12/09 15:28:23    909s]           DoDownSizing Summary : numSized = 0, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 1, numSkippedDueToCloseToSkewTarget = 0
[12/09 15:28:23    909s]           CCOpt-eGRPC Downsizing: considered: 0, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[12/09 15:28:23    909s]           Reverting slew-target multiplier from 0.9 to 1
[12/09 15:28:23    909s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/09 15:28:23    909s]             cell counts      : b=348, i=2, icg=0, nicg=1, l=4, total=355
[12/09 15:28:23    909s]             misc counts      : r=4, pp=2
[12/09 15:28:23    909s]             cell areas       : b=3594.400um^2, i=4.000um^2, icg=0.000um^2, nicg=12.800um^2, l=19.200um^2, total=3630.400um^2
[12/09 15:28:23    909s]             cell capacitance : b=2.251pF, i=0.008pF, icg=0.000pF, nicg=0.009pF, l=0.022pF, total=2.291pF
[12/09 15:28:23    909s]             sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/09 15:28:23    909s]             wire capacitance : top=0.000pF, trunk=1.366pF, leaf=12.895pF, total=14.261pF
[12/09 15:28:23    909s]             wire lengths     : top=0.000um, trunk=11842.490um, leaf=112655.290um, total=124497.780um
[12/09 15:28:23    909s]             hp wire lengths  : top=0.000um, trunk=9164.200um, leaf=29710.500um, total=38874.700um
[12/09 15:28:23    909s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
[12/09 15:28:23    909s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/09 15:28:23    909s]             Trunk : target=0.118ns count=42 avg=0.067ns sd=0.030ns min=0.000ns max=0.113ns {19 <= 0.071ns, 13 <= 0.094ns, 9 <= 0.106ns, 0 <= 0.112ns, 1 <= 0.118ns}
[12/09 15:28:23    909s]             Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.009ns min=0.021ns max=0.101ns {15 <= 0.071ns, 297 <= 0.094ns, 8 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/09 15:28:23    909s]           Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
[12/09 15:28:23    909s]              Bufs: BUFX16MA10TR: 33 FRICGX13BA10TR: 2 FRICGX11BA10TR: 302 BUFX5BA10TR: 11 
[12/09 15:28:23    909s]              Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
[12/09 15:28:23    909s]             NICGs: AND2X11MA10TR: 1 
[12/09 15:28:23    909s]            Logics: BUFZX6MA10TR: 1 NAND2X1P4BA10TR: 1 NOR2X2MA10TR: 1 NOR2X1P4MA10TR: 1 
[12/09 15:28:23    909s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 16920083266376940682 2939472220505889564
[12/09 15:28:23    910s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 16920083266376940682 2939472220505889564
[12/09 15:28:23    910s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/09 15:28:23    910s]             skew_group my_clk/mode: insertion delay [min=0.443, max=0.496], skew [0.053 vs 0.058]
[12/09 15:28:23    910s]                 min path sink: vproc_top_genblk4_vcache_way1/rline_o_reg_333_/CK
[12/09 15:28:23    910s]                 max path sink: vproc_top_u_core_u_ibex_core_cs_registers_i_mcycle_counter_i_counter_q_reg_40_/CK
[12/09 15:28:23    910s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/09 15:28:23    910s]             skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.184, max=0.218], skew [0.034 vs 0.058]
[12/09 15:28:23    910s]             skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.218, max=0.218], skew [0.000 vs 0.058]
[12/09 15:28:23    910s]             skew_group my_clk/mode: insertion delay [min=0.443, max=0.496], skew [0.053 vs 0.058]
[12/09 15:28:23    910s]           Legalizer API calls during this step: 273 succeeded with high effort: 273 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/09 15:28:23    910s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:03.0 real=0:00:04.6)
[12/09 15:28:23    910s]         eGRPC Fixing DRVs...
[12/09 15:28:23    910s]           Clock DAG hash before 'eGRPC Fixing DRVs': 16920083266376940682 2939472220505889564
[12/09 15:28:23    910s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/09 15:28:24    910s]           CCOpt-eGRPC: considered: 359, tested: 359, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[12/09 15:28:24    910s]           
[12/09 15:28:24    910s]           PRO Statistics: Fix DRVs (cell sizing):
[12/09 15:28:24    910s]           =======================================
[12/09 15:28:24    910s]           
[12/09 15:28:24    910s]           Cell changes by Net Type:
[12/09 15:28:24    910s]           
[12/09 15:28:24    910s]           -------------------------------------------------------------------------------------------------
[12/09 15:28:24    910s]           Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/09 15:28:24    910s]           -------------------------------------------------------------------------------------------------
[12/09 15:28:24    910s]           top                0            0           0            0                    0                0
[12/09 15:28:24    910s]           trunk              0            0           0            0                    0                0
[12/09 15:28:24    910s]           leaf               0            0           0            0                    0                0
[12/09 15:28:24    910s]           -------------------------------------------------------------------------------------------------
[12/09 15:28:24    910s]           Total              0            0           0            0                    0                0
[12/09 15:28:24    910s]           -------------------------------------------------------------------------------------------------
[12/09 15:28:24    910s]           
[12/09 15:28:24    910s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[12/09 15:28:24    910s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/09 15:28:24    910s]           
[12/09 15:28:24    910s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[12/09 15:28:24    910s]             cell counts      : b=348, i=2, icg=0, nicg=1, l=4, total=355
[12/09 15:28:24    910s]             misc counts      : r=4, pp=2
[12/09 15:28:24    910s]             cell areas       : b=3594.400um^2, i=4.000um^2, icg=0.000um^2, nicg=12.800um^2, l=19.200um^2, total=3630.400um^2
[12/09 15:28:24    910s]             cell capacitance : b=2.251pF, i=0.008pF, icg=0.000pF, nicg=0.009pF, l=0.022pF, total=2.291pF
[12/09 15:28:24    910s]             sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/09 15:28:24    910s]             wire capacitance : top=0.000pF, trunk=1.366pF, leaf=12.895pF, total=14.261pF
[12/09 15:28:24    910s]             wire lengths     : top=0.000um, trunk=11842.490um, leaf=112655.290um, total=124497.780um
[12/09 15:28:24    910s]             hp wire lengths  : top=0.000um, trunk=9164.200um, leaf=29710.500um, total=38874.700um
[12/09 15:28:24    910s]           Clock DAG net violations after 'eGRPC Fixing DRVs': none
[12/09 15:28:24    910s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[12/09 15:28:24    910s]             Trunk : target=0.118ns count=42 avg=0.067ns sd=0.030ns min=0.000ns max=0.113ns {19 <= 0.071ns, 13 <= 0.094ns, 9 <= 0.106ns, 0 <= 0.112ns, 1 <= 0.118ns}
[12/09 15:28:24    910s]             Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.009ns min=0.021ns max=0.101ns {15 <= 0.071ns, 297 <= 0.094ns, 8 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/09 15:28:24    910s]           Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
[12/09 15:28:24    910s]              Bufs: BUFX16MA10TR: 33 FRICGX13BA10TR: 2 FRICGX11BA10TR: 302 BUFX5BA10TR: 11 
[12/09 15:28:24    910s]              Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
[12/09 15:28:24    910s]             NICGs: AND2X11MA10TR: 1 
[12/09 15:28:24    910s]            Logics: BUFZX6MA10TR: 1 NAND2X1P4BA10TR: 1 NOR2X2MA10TR: 1 NOR2X1P4MA10TR: 1 
[12/09 15:28:24    910s]           Clock DAG hash after 'eGRPC Fixing DRVs': 16920083266376940682 2939472220505889564
[12/09 15:28:24    910s]           Clock DAG hash after 'eGRPC Fixing DRVs': 16920083266376940682 2939472220505889564
[12/09 15:28:24    910s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[12/09 15:28:24    910s]             skew_group my_clk/mode: insertion delay [min=0.443, max=0.496], skew [0.053 vs 0.058]
[12/09 15:28:24    910s]                 min path sink: vproc_top_genblk4_vcache_way1/rline_o_reg_333_/CK
[12/09 15:28:24    910s]                 max path sink: vproc_top_u_core_u_ibex_core_cs_registers_i_mcycle_counter_i_counter_q_reg_40_/CK
[12/09 15:28:24    910s]           Skew group summary after 'eGRPC Fixing DRVs':
[12/09 15:28:24    910s]             skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.184, max=0.218], skew [0.034 vs 0.058]
[12/09 15:28:24    910s]             skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.218, max=0.218], skew [0.000 vs 0.058]
[12/09 15:28:24    910s]             skew_group my_clk/mode: insertion delay [min=0.443, max=0.496], skew [0.053 vs 0.058]
[12/09 15:28:24    910s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/09 15:28:24    910s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.7 real=0:00:01.2)
[12/09 15:28:25    910s]         
[12/09 15:28:25    910s]         Slew Diagnostics: After DRV fixing
[12/09 15:28:25    910s]         ==================================
[12/09 15:28:25    910s]         
[12/09 15:28:25    910s]         Global Causes:
[12/09 15:28:25    910s]         
[12/09 15:28:25    910s]         -------------------------------------
[12/09 15:28:25    910s]         Cause
[12/09 15:28:25    910s]         -------------------------------------
[12/09 15:28:25    910s]         DRV fixing with buffering is disabled
[12/09 15:28:25    910s]         -------------------------------------
[12/09 15:28:25    910s]         
[12/09 15:28:25    910s]         Top 5 overslews:
[12/09 15:28:25    910s]         
[12/09 15:28:25    910s]         ---------------------------------
[12/09 15:28:25    910s]         Overslew    Causes    Driving Pin
[12/09 15:28:25    910s]         ---------------------------------
[12/09 15:28:25    910s]           (empty table)
[12/09 15:28:25    910s]         ---------------------------------
[12/09 15:28:25    910s]         
[12/09 15:28:25    910s]         Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[12/09 15:28:25    910s]         
[12/09 15:28:25    910s]         -------------------
[12/09 15:28:25    910s]         Cause    Occurences
[12/09 15:28:25    910s]         -------------------
[12/09 15:28:25    910s]           (empty table)
[12/09 15:28:25    910s]         -------------------
[12/09 15:28:25    910s]         
[12/09 15:28:25    910s]         Violation diagnostics counts from the 0 nodes that have violations:
[12/09 15:28:25    910s]         
[12/09 15:28:25    910s]         -------------------
[12/09 15:28:25    910s]         Cause    Occurences
[12/09 15:28:25    910s]         -------------------
[12/09 15:28:25    910s]           (empty table)
[12/09 15:28:25    910s]         -------------------
[12/09 15:28:25    910s]         
[12/09 15:28:25    910s]         Reconnecting optimized routes...
[12/09 15:28:25    910s]         Reset timing graph...
[12/09 15:28:25    910s] Ignoring AAE DB Resetting ...
[12/09 15:28:25    910s]         Reset timing graph done.
[12/09 15:28:25    911s]         Reconnecting optimized routes done. (took cpu=0:00:00.3 real=0:00:00.5)
[12/09 15:28:25    911s]         Violation analysis...
[12/09 15:28:25    911s] End AAE Lib Interpolated Model. (MEM=3079.69 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/09 15:28:25    911s]         Violation analysis done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/09 15:28:25    911s]         Clock instances to consider for cloning: 0
[12/09 15:28:25    911s]         Reset timing graph...
[12/09 15:28:25    911s] Ignoring AAE DB Resetting ...
[12/09 15:28:25    911s]         Reset timing graph done.
[12/09 15:28:25    911s]         Set dirty flag on 1 instances, 2 nets
[12/09 15:28:26    911s]         Clock DAG stats before routing clock trees:
[12/09 15:28:26    911s]           cell counts      : b=348, i=2, icg=0, nicg=1, l=4, total=355
[12/09 15:28:26    911s]           misc counts      : r=4, pp=2
[12/09 15:28:26    911s]           cell areas       : b=3594.400um^2, i=4.000um^2, icg=0.000um^2, nicg=12.800um^2, l=19.200um^2, total=3630.400um^2
[12/09 15:28:26    911s]           cell capacitance : b=2.251pF, i=0.008pF, icg=0.000pF, nicg=0.009pF, l=0.022pF, total=2.291pF
[12/09 15:28:26    911s]           sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/09 15:28:26    911s]           wire capacitance : top=0.000pF, trunk=1.366pF, leaf=12.895pF, total=14.261pF
[12/09 15:28:26    911s]           wire lengths     : top=0.000um, trunk=11842.490um, leaf=112655.290um, total=124497.780um
[12/09 15:28:26    911s]           hp wire lengths  : top=0.000um, trunk=9164.200um, leaf=29710.500um, total=38874.700um
[12/09 15:28:26    911s]         Clock DAG net violations before routing clock trees: none
[12/09 15:28:26    911s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[12/09 15:28:26    911s]           Trunk : target=0.118ns count=42 avg=0.067ns sd=0.030ns min=0.000ns max=0.113ns {19 <= 0.071ns, 13 <= 0.094ns, 9 <= 0.106ns, 0 <= 0.112ns, 1 <= 0.118ns}
[12/09 15:28:26    911s]           Leaf  : target=0.118ns count=320 avg=0.087ns sd=0.009ns min=0.021ns max=0.101ns {15 <= 0.071ns, 297 <= 0.094ns, 8 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/09 15:28:26    911s]         Clock DAG library cell distribution before routing clock trees {count}:
[12/09 15:28:26    911s]            Bufs: BUFX16MA10TR: 33 FRICGX13BA10TR: 2 FRICGX11BA10TR: 302 BUFX5BA10TR: 11 
[12/09 15:28:26    911s]            Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
[12/09 15:28:26    911s]           NICGs: AND2X11MA10TR: 1 
[12/09 15:28:26    911s]          Logics: BUFZX6MA10TR: 1 NAND2X1P4BA10TR: 1 NOR2X2MA10TR: 1 NOR2X1P4MA10TR: 1 
[12/09 15:28:26    911s]         Clock DAG hash before routing clock trees: 16920083266376940682 2939472220505889564
[12/09 15:28:26    911s]         Clock DAG hash before routing clock trees: 16920083266376940682 2939472220505889564
[12/09 15:28:26    912s]         Primary reporting skew groups before routing clock trees:
[12/09 15:28:26    912s]           skew_group my_clk/mode: insertion delay [min=0.443, max=0.496, avg=0.477, sd=0.011], skew [0.053 vs 0.058], 100% {0.443, 0.496} (wid=0.131 ws=0.083) (gid=0.436 gs=0.077)
[12/09 15:28:26    912s]               min path sink: vproc_top_genblk4_vcache_way1/rline_o_reg_333_/CK
[12/09 15:28:26    912s]               max path sink: vproc_top_u_core_u_ibex_core_cs_registers_i_mcycle_counter_i_counter_q_reg_40_/CK
[12/09 15:28:26    912s]         Skew group summary before routing clock trees:
[12/09 15:28:26    912s]           skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.184, max=0.218, avg=0.207, sd=0.017], skew [0.034 vs 0.058], 100% {0.184, 0.218} (wid=0.053 ws=0.000) (gid=0.165 gs=0.034)
[12/09 15:28:26    912s]           skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.218, max=0.218, avg=0.218, sd=0.000], skew [0.000 vs 0.058], 100% {0.218, 0.218} (wid=0.053 ws=0.000) (gid=0.165 gs=0.000)
[12/09 15:28:26    912s]           skew_group my_clk/mode: insertion delay [min=0.443, max=0.496, avg=0.477, sd=0.011], skew [0.053 vs 0.058], 100% {0.443, 0.496} (wid=0.131 ws=0.083) (gid=0.436 gs=0.077)
[12/09 15:28:27    912s]       eGRPC done.
[12/09 15:28:27    912s]     Calling post conditioning for eGRPC done.
[12/09 15:28:27    912s]   eGR Post Conditioning loop iteration 0 done.
[12/09 15:28:27    912s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[12/09 15:28:27    912s]   Leaving CCOpt scope - Cleaning up placement interface...
[12/09 15:28:27    912s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3079.7M, EPOCH TIME: 1670621307.001435
[12/09 15:28:27    912s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.041, REAL:0.041, MEM:2819.7M, EPOCH TIME: 1670621307.042744
[12/09 15:28:27    912s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/09 15:28:27    912s]   Leaving CCOpt scope - ClockRefiner...
[12/09 15:28:27    912s]   Assigned high priority to 0 instances.
[12/09 15:28:27    912s]   Soft fixed 355 clock instances.
[12/09 15:28:27    912s]   Performing Single Pass Refine Place.
[12/09 15:28:27    912s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[12/09 15:28:27    912s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2819.7M, EPOCH TIME: 1670621307.087822
[12/09 15:28:27    912s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2819.7M, EPOCH TIME: 1670621307.088033
[12/09 15:28:27    912s] z: 2, totalTracks: 1
[12/09 15:28:27    912s] z: 4, totalTracks: 1
[12/09 15:28:27    912s] z: 6, totalTracks: 1
[12/09 15:28:27    912s] z: 8, totalTracks: 1
[12/09 15:28:27    912s] #spOpts: VtWidth mergeVia=F 
[12/09 15:28:27    912s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2819.7M, EPOCH TIME: 1670621307.244517
[12/09 15:28:27    912s] Info: 355 insts are soft-fixed.
[12/09 15:28:27    912s] 
[12/09 15:28:27    912s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/09 15:28:27    912s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.109, REAL:0.135, MEM:2819.7M, EPOCH TIME: 1670621307.379501
[12/09 15:28:27    912s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2819.7MB).
[12/09 15:28:27    912s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.297, REAL:0.335, MEM:2819.7M, EPOCH TIME: 1670621307.423358
[12/09 15:28:27    912s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.297, REAL:0.336, MEM:2819.7M, EPOCH TIME: 1670621307.423391
[12/09 15:28:27    912s] TDRefine: refinePlace mode is spiral
[12/09 15:28:27    912s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1318001.6
[12/09 15:28:27    912s] OPERPROF: Starting RefinePlace at level 1, MEM:2819.7M, EPOCH TIME: 1670621307.423531
[12/09 15:28:27    912s] *** Starting refinePlace (0:15:13 mem=2819.7M) ***
[12/09 15:28:27    912s] Total net bbox length = 2.637e+06 (1.427e+06 1.210e+06) (ext = 2.002e+04)
[12/09 15:28:27    912s] 
[12/09 15:28:27    912s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/09 15:28:27    912s] **WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
[12/09 15:28:27    912s] Info: 355 insts are soft-fixed.
[12/09 15:28:27    912s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/09 15:28:27    912s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/09 15:28:27    912s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/09 15:28:27    913s] (I)      Default power domain name = toplevel_498
[12/09 15:28:27    913s] .Default power domain name = toplevel_498
[12/09 15:28:27    913s] .OPERPROF:   Starting RefinePlace2 at level 2, MEM:2819.7M, EPOCH TIME: 1670621307.823810
[12/09 15:28:27    913s] Starting refinePlace ...
[12/09 15:28:27    913s] Default power domain name = toplevel_498
[12/09 15:28:27    913s] .One DDP V2 for no tweak run.
[12/09 15:28:28    913s] Default power domain name = toplevel_498
[12/09 15:28:28    913s] .** Cut row section cpu time 0:00:00.0.
[12/09 15:28:28    913s]    Spread Effort: high, standalone mode, useDDP on.
[12/09 15:28:29    914s] [CPU] RefinePlace/preRPlace (cpu=0:00:01.7, real=0:00:02.0, mem=2865.9MB) @(0:15:13 - 0:15:15).
[12/09 15:28:29    914s] Move report: preRPlace moves 15247 insts, mean move: 1.62 um, max move: 21.80 um 
[12/09 15:28:29    914s] 	Max move on inst (vproc_top_genblk4_vcache_way0/U6735): (589.20, 266.00) --> (569.40, 264.00)
[12/09 15:28:29    914s] 	Length: 3 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: INVX0P8BA10TR
[12/09 15:28:29    914s] wireLenOptFixPriorityInst 30700 inst fixed
[12/09 15:28:30    915s] 
[12/09 15:28:30    915s] Running Spiral MT with 4 threads  fetchWidth=400 
[12/09 15:28:37    918s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/09 15:28:37    918s] [CPU] RefinePlace/Spiral (cpu=0:00:00.9, real=0:00:02.0)
[12/09 15:28:37    918s] [CPU] RefinePlace/Commit (cpu=0:00:02.2, real=0:00:05.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:02.2, real=0:00:05.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/09 15:28:37    918s] [CPU] RefinePlace/Legalization (cpu=0:00:03.9, real=0:00:08.0, mem=2866.9MB) @(0:15:15 - 0:15:19).
[12/09 15:28:37    918s] Move report: Detail placement moves 15247 insts, mean move: 1.62 um, max move: 21.80 um 
[12/09 15:28:37    918s] 	Max move on inst (vproc_top_genblk4_vcache_way0/U6735): (589.20, 266.00) --> (569.40, 264.00)
[12/09 15:28:37    918s] 	Runtime: CPU: 0:00:05.8 REAL: 0:00:10.0 MEM: 2866.9MB
[12/09 15:28:37    918s] Statistics of distance of Instance movement in refine placement:
[12/09 15:28:37    918s]   maximum (X+Y) =        21.80 um
[12/09 15:28:37    918s]   inst (vproc_top_genblk4_vcache_way0/U6735) with max move: (589.2, 266) -> (569.4, 264)
[12/09 15:28:37    918s]   mean    (X+Y) =         1.62 um
[12/09 15:28:37    918s] Summary Report:
[12/09 15:28:37    918s] Instances move: 15247 (out of 154106 movable)
[12/09 15:28:37    918s] Instances flipped: 0
[12/09 15:28:37    918s] Mean displacement: 1.62 um
[12/09 15:28:37    918s] Max displacement: 21.80 um (Instance: vproc_top_genblk4_vcache_way0/U6735) (589.2, 266) -> (569.4, 264)
[12/09 15:28:37    918s] 	Length: 3 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: INVX0P8BA10TR
[12/09 15:28:37    918s] Total instances moved : 15247
[12/09 15:28:37    918s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:5.888, REAL:9.555, MEM:2866.9M, EPOCH TIME: 1670621317.378880
[12/09 15:28:37    919s] Total net bbox length = 2.647e+06 (1.432e+06 1.215e+06) (ext = 2.003e+04)
[12/09 15:28:37    919s] Runtime: CPU: 0:00:06.3 REAL: 0:00:10.0 MEM: 2866.9MB
[12/09 15:28:37    919s] [CPU] RefinePlace/total (cpu=0:00:06.3, real=0:00:10.0, mem=2866.9MB) @(0:15:13 - 0:15:19).
[12/09 15:28:37    919s] *** Finished refinePlace (0:15:19 mem=2866.9M) ***
[12/09 15:28:37    919s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1318001.6
[12/09 15:28:37    919s] OPERPROF: Finished RefinePlace at level 1, CPU:6.358, REAL:10.170, MEM:2866.9M, EPOCH TIME: 1670621317.593252
[12/09 15:28:37    919s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2866.9M, EPOCH TIME: 1670621317.593290
[12/09 15:28:37    919s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.030, REAL:0.032, MEM:2819.9M, EPOCH TIME: 1670621317.625330
[12/09 15:28:37    919s]   ClockRefiner summary
[12/09 15:28:37    919s]   All clock instances: Moved 4273, flipped 1941 and cell swapped 0 (out of a total of 31059).
[12/09 15:28:37    919s]   The largest move was 8.8 um for vproc_top_u_core_gen_regfile_ff_register_file_i/rf_reg_q_reg_17__18_.
[12/09 15:28:37    919s]   Non-sink clock instances: Moved 2, flipped 1 and cell swapped 0 (out of a total of 358).
[12/09 15:28:37    919s]   The largest move was 2 um for mmu_storage_controller_qspi_controller/state_reg_0_.
[12/09 15:28:37    919s]   Clock sinks: Moved 4271, flipped 1940 and cell swapped 0 (out of a total of 30701).
[12/09 15:28:37    919s]   The largest move was 8.8 um for vproc_top_u_core_gen_regfile_ff_register_file_i/rf_reg_q_reg_17__18_.
[12/09 15:28:37    919s]   Restoring pStatusCts on 355 clock instances.
[12/09 15:28:37    919s]   Revert refine place priority changes on 0 instances.
[12/09 15:28:37    919s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:06.7 real=0:00:10.6)
[12/09 15:28:37    919s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:21.2 real=0:00:30.3)
[12/09 15:28:37    919s]   CCOpt::Phase::Routing...
[12/09 15:28:37    919s]   Clock implementation routing...
[12/09 15:28:37    919s]     Leaving CCOpt scope - Routing Tools...
[12/09 15:28:38    919s] Net route status summary:
[12/09 15:28:38    919s]   Clock:       359 (unrouted=0, trialRouted=0, noStatus=0, routed=359, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/09 15:28:38    919s]   Non-clock: 158920 (unrouted=4153, trialRouted=154767, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4150, (crossesIlmBoundary AND tooFewTerms=0)])
[12/09 15:28:38    920s]     Routing using eGR in eGR->NR Step...
[12/09 15:28:38    920s]       Early Global Route - eGR->Nr High Frequency step...
[12/09 15:28:39    920s] (ccopt eGR): There are 359 nets for routing of which 359 have one or more fixed wires.
[12/09 15:28:39    920s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[12/09 15:28:39    920s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/09 15:28:39    920s] (ccopt eGR): Start to route 359 all nets
[12/09 15:28:39    920s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/09 15:28:39    920s] Started Early Global Route kernel ( Curr Mem: 2822.58 MB )
[12/09 15:28:39    920s] (I)      ==================== Layers =====================
[12/09 15:28:39    920s] (I)      +-----+----+---------+---------+--------+-------+
[12/09 15:28:39    920s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/09 15:28:39    920s] (I)      +-----+----+---------+---------+--------+-------+
[12/09 15:28:39    920s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/09 15:28:39    920s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/09 15:28:39    920s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/09 15:28:39    920s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/09 15:28:39    920s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/09 15:28:39    920s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/09 15:28:39    920s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/09 15:28:39    920s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/09 15:28:39    920s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/09 15:28:39    920s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/09 15:28:39    920s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/09 15:28:39    920s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/09 15:28:39    920s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/09 15:28:39    920s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/09 15:28:39    920s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/09 15:28:39    920s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/09 15:28:39    920s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/09 15:28:39    920s] (I)      +-----+----+---------+---------+--------+-------+
[12/09 15:28:39    920s] (I)      |  64 | 64 |     RVT | implant |        |       |
[12/09 15:28:39    920s] (I)      |  65 | 65 |     HVT | implant |        |       |
[12/09 15:28:39    920s] (I)      |  66 | 66 |     LVT | implant |        |       |
[12/09 15:28:39    920s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[12/09 15:28:39    920s] (I)      |  67 | 67 | OVERLAP | overlap |        |       |
[12/09 15:28:39    920s] (I)      +-----+----+---------+---------+--------+-------+
[12/09 15:28:39    920s] (I)      Started Import and model ( Curr Mem: 2822.58 MB )
[12/09 15:28:39    920s] (I)      Default power domain name = toplevel_498
[12/09 15:28:39    920s] .== Non-default Options ==
[12/09 15:28:40    921s] (I)      Clean congestion better                            : true
[12/09 15:28:40    921s] (I)      Estimate vias on DPT layer                         : true
[12/09 15:28:40    921s] (I)      Clean congestion layer assignment rounds           : 3
[12/09 15:28:40    921s] (I)      Layer constraints as soft constraints              : true
[12/09 15:28:40    921s] (I)      Soft top layer                                     : true
[12/09 15:28:40    921s] (I)      Skip prospective layer relax nets                  : true
[12/09 15:28:40    921s] (I)      Better NDR handling                                : true
[12/09 15:28:40    921s] (I)      Improved NDR modeling in LA                        : true
[12/09 15:28:40    921s] (I)      Routing cost fix for NDR handling                  : true
[12/09 15:28:40    921s] (I)      Update initial WL after Phase 1a                   : true
[12/09 15:28:40    921s] (I)      Block tracks for preroutes                         : true
[12/09 15:28:40    921s] (I)      Assign IRoute by net group key                     : true
[12/09 15:28:40    921s] (I)      Block unroutable channels                          : true
[12/09 15:28:40    921s] (I)      Block unroutable channels 3D                       : true
[12/09 15:28:40    921s] (I)      Bound layer relaxed segment wl                     : true
[12/09 15:28:40    921s] (I)      Blocked pin reach length threshold                 : 2
[12/09 15:28:40    921s] (I)      Check blockage within NDR space in TA              : true
[12/09 15:28:40    921s] (I)      Skip must join for term with via pillar            : true
[12/09 15:28:40    921s] (I)      Model find APA for IO pin                          : true
[12/09 15:28:40    921s] (I)      On pin location for off pin term                   : true
[12/09 15:28:40    921s] (I)      Handle EOL spacing                                 : true
[12/09 15:28:40    921s] (I)      Merge PG vias by gap                               : true
[12/09 15:28:40    921s] (I)      Maximum routing layer                              : 6
[12/09 15:28:40    921s] (I)      Route selected nets only                           : true
[12/09 15:28:40    921s] (I)      Refine MST                                         : true
[12/09 15:28:40    921s] (I)      Honor PRL                                          : true
[12/09 15:28:40    921s] (I)      Strong congestion aware                            : true
[12/09 15:28:40    921s] (I)      Improved initial location for IRoutes              : true
[12/09 15:28:40    921s] (I)      Multi panel TA                                     : true
[12/09 15:28:40    921s] (I)      Penalize wire overlap                              : true
[12/09 15:28:40    921s] (I)      Expand small instance blockage                     : true
[12/09 15:28:40    921s] (I)      Reduce via in TA                                   : true
[12/09 15:28:40    921s] (I)      SS-aware routing                                   : true
[12/09 15:28:40    921s] (I)      Improve tree edge sharing                          : true
[12/09 15:28:40    921s] (I)      Improve 2D via estimation                          : true
[12/09 15:28:40    921s] (I)      Refine Steiner tree                                : true
[12/09 15:28:40    921s] (I)      Build spine tree                                   : true
[12/09 15:28:40    921s] (I)      Model pass through capacity                        : true
[12/09 15:28:40    921s] (I)      Extend blockages by a half GCell                   : true
[12/09 15:28:40    921s] (I)      Consider pin shapes                                : true
[12/09 15:28:40    921s] (I)      Consider pin shapes for all nodes                  : true
[12/09 15:28:40    921s] (I)      Consider NR APA                                    : true
[12/09 15:28:40    921s] (I)      Consider IO pin shape                              : true
[12/09 15:28:40    921s] (I)      Fix pin connection bug                             : true
[12/09 15:28:40    921s] (I)      Consider layer RC for local wires                  : true
[12/09 15:28:40    921s] (I)      LA-aware pin escape length                         : 2
[12/09 15:28:40    921s] (I)      Connect multiple ports                             : true
[12/09 15:28:40    921s] (I)      Split for must join                                : true
[12/09 15:28:40    921s] (I)      Number of threads                                  : 4
[12/09 15:28:40    921s] (I)      Routing effort level                               : 10000
[12/09 15:28:40    921s] (I)      Prefer layer length threshold                      : 8
[12/09 15:28:40    921s] (I)      Overflow penalty cost                              : 10
[12/09 15:28:40    921s] (I)      A-star cost                                        : 0.300000
[12/09 15:28:40    921s] (I)      Misalignment cost                                  : 10.000000
[12/09 15:28:40    921s] (I)      Threshold for short IRoute                         : 6
[12/09 15:28:40    921s] (I)      Via cost during post routing                       : 1.000000
[12/09 15:28:40    921s] (I)      Layer congestion ratios                            : { { 1.0 } }
[12/09 15:28:40    921s] (I)      Source-to-sink ratio                               : 0.300000
[12/09 15:28:40    921s] (I)      Scenic ratio bound                                 : 3.000000
[12/09 15:28:40    921s] (I)      Segment layer relax scenic ratio                   : 1.250000
[12/09 15:28:40    921s] (I)      Source-sink aware LA ratio                         : 0.500000
[12/09 15:28:40    921s] (I)      PG-aware similar topology routing                  : true
[12/09 15:28:40    921s] (I)      Maze routing via cost fix                          : true
[12/09 15:28:40    921s] (I)      Apply PRL on PG terms                              : true
[12/09 15:28:40    921s] (I)      Apply PRL on obs objects                           : true
[12/09 15:28:40    921s] (I)      Handle range-type spacing rules                    : true
[12/09 15:28:40    921s] (I)      PG gap threshold multiplier                        : 10.000000
[12/09 15:28:40    921s] (I)      Parallel spacing query fix                         : true
[12/09 15:28:40    921s] (I)      Force source to root IR                            : true
[12/09 15:28:40    921s] (I)      Layer Weights                                      : L2:4 L3:2.5
[12/09 15:28:40    921s] (I)      Do not relax to DPT layer                          : true
[12/09 15:28:40    921s] (I)      No DPT in post routing                             : true
[12/09 15:28:40    921s] (I)      Modeling PG via merging fix                        : true
[12/09 15:28:40    921s] (I)      Shield aware TA                                    : true
[12/09 15:28:40    921s] (I)      Strong shield aware TA                             : true
[12/09 15:28:40    921s] (I)      Overflow calculation fix in LA                     : true
[12/09 15:28:40    921s] (I)      Post routing fix                                   : true
[12/09 15:28:40    921s] (I)      Strong post routing                                : true
[12/09 15:28:40    921s] (I)      Access via pillar from top                         : true
[12/09 15:28:40    921s] (I)      NDR via pillar fix                                 : true
[12/09 15:28:40    921s] (I)      Violation on path threshold                        : 1
[12/09 15:28:40    921s] (I)      Pass through capacity modeling                     : true
[12/09 15:28:40    921s] (I)      Select the non-relaxed segments in post routing stage : true
[12/09 15:28:40    921s] (I)      Select term pin box for io pin                     : true
[12/09 15:28:40    921s] (I)      Penalize NDR sharing                               : true
[12/09 15:28:40    921s] (I)      Enable special modeling                            : false
[12/09 15:28:40    921s] (I)      Keep fixed segments                                : true
[12/09 15:28:40    921s] (I)      Reorder net groups by key                          : true
[12/09 15:28:40    921s] (I)      Increase net scenic ratio                          : true
[12/09 15:28:40    921s] (I)      Method to set GCell size                           : row
[12/09 15:28:40    921s] (I)      Connect multiple ports and must join fix           : true
[12/09 15:28:40    921s] (I)      Avoid high resistance layers                       : true
[12/09 15:28:40    921s] (I)      Model find APA for IO pin fix                      : true
[12/09 15:28:40    921s] (I)      Avoid connecting non-metal layers                  : true
[12/09 15:28:40    921s] (I)      Use track pitch for NDR                            : true
[12/09 15:28:40    921s] (I)      Enable layer relax to lower layer                  : true
[12/09 15:28:40    921s] (I)      Enable layer relax to upper layer                  : true
[12/09 15:28:40    921s] (I)      Top layer relaxation fix                           : true
[12/09 15:28:40    921s] (I)      Counted 10037 PG shapes. We will not process PG shapes layer by layer.
[12/09 15:28:40    921s] (I)      Use row-based GCell size
[12/09 15:28:40    921s] (I)      Use row-based GCell align
[12/09 15:28:40    921s] (I)      layer 0 area = 168000
[12/09 15:28:40    921s] (I)      layer 1 area = 208000
[12/09 15:28:40    921s] (I)      layer 2 area = 208000
[12/09 15:28:40    921s] (I)      layer 3 area = 208000
[12/09 15:28:40    921s] (I)      layer 4 area = 208000
[12/09 15:28:40    921s] (I)      layer 5 area = 208000
[12/09 15:28:40    921s] (I)      GCell unit size   : 4000
[12/09 15:28:40    921s] (I)      GCell multiplier  : 1
[12/09 15:28:40    921s] (I)      GCell row height  : 4000
[12/09 15:28:40    921s] (I)      Actual row height : 4000
[12/09 15:28:40    921s] (I)      GCell align ref   : 0 0
[12/09 15:28:40    921s] [NR-eGR] Track table information for default rule: 
[12/09 15:28:40    921s] [NR-eGR] M1 has no routable track
[12/09 15:28:40    921s] [NR-eGR] M2 has single uniform track structure
[12/09 15:28:40    921s] [NR-eGR] M3 has single uniform track structure
[12/09 15:28:40    921s] [NR-eGR] M4 has single uniform track structure
[12/09 15:28:40    921s] [NR-eGR] M5 has single uniform track structure
[12/09 15:28:40    921s] [NR-eGR] M6 has single uniform track structure
[12/09 15:28:40    921s] (I)      =============== Default via ================
[12/09 15:28:40    921s] (I)      +---+------------------+-------------------+
[12/09 15:28:40    921s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[12/09 15:28:40    921s] (I)      +---+------------------+-------------------+
[12/09 15:28:40    921s] (I)      | 1 |    3  VIA1_X     |   34  VIA1_2CUT_W |
[12/09 15:28:40    921s] (I)      | 2 |    7  VIA2_X     |   39  VIA2_2CUT_N |
[12/09 15:28:40    921s] (I)      | 3 |   11  VIA3_X     |   41  VIA3_2CUT_E |
[12/09 15:28:40    921s] (I)      | 4 |   15  VIA4_X     |   45  VIA4_2CUT_E |
[12/09 15:28:40    921s] (I)      | 5 |   19  VIA5_X     |   51  VIA5_2CUT_N |
[12/09 15:28:40    921s] (I)      | 6 |   23  VIA6_X     |   54  VIA6_2CUT_W |
[12/09 15:28:40    921s] (I)      | 7 |   27  VIA7_X     |   57  VIA7_2CUT_E |
[12/09 15:28:40    921s] (I)      | 8 |   31  VIA8_X     |   62  VIA8_2CUT_W |
[12/09 15:28:40    921s] (I)      +---+------------------+-------------------+
[12/09 15:28:40    921s] [NR-eGR] Read 14472 PG shapes
[12/09 15:28:40    921s] [NR-eGR] Read 0 clock shapes
[12/09 15:28:40    921s] [NR-eGR] Read 0 other shapes
[12/09 15:28:40    921s] [NR-eGR] #Routing Blockages  : 0
[12/09 15:28:40    921s] [NR-eGR] #Instance Blockages : 0
[12/09 15:28:40    921s] [NR-eGR] #PG Blockages       : 14472
[12/09 15:28:40    921s] [NR-eGR] #Halo Blockages     : 0
[12/09 15:28:40    921s] [NR-eGR] #Boundary Blockages : 0
[12/09 15:28:40    921s] [NR-eGR] #Clock Blockages    : 0
[12/09 15:28:40    921s] [NR-eGR] #Other Blockages    : 0
[12/09 15:28:40    921s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/09 15:28:40    921s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/09 15:28:40    921s] [NR-eGR] Read 155129 nets ( ignored 154770 )
[12/09 15:28:40    921s] [NR-eGR] Connected 0 must-join pins/ports
[12/09 15:28:40    921s] (I)      early_global_route_priority property id does not exist.
[12/09 15:28:40    921s] (I)      Read Num Blocks=19310  Num Prerouted Wires=0  Num CS=0
[12/09 15:28:40    921s] (I)      Layer 1 (V) : #blockages 13 : #preroutes 0
[12/09 15:28:40    921s] (I)      Layer 2 (H) : #blockages 12006 : #preroutes 0
[12/09 15:28:40    921s] (I)      Layer 3 (V) : #blockages 13 : #preroutes 0
[12/09 15:28:40    921s] (I)      Layer 4 (H) : #blockages 7218 : #preroutes 0
[12/09 15:28:40    921s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[12/09 15:28:40    921s] (I)      Moved 2 terms for better access 
[12/09 15:28:40    921s] (I)      Number of ignored nets                =      0
[12/09 15:28:40    921s] (I)      Number of connected nets              =      0
[12/09 15:28:40    921s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/09 15:28:40    921s] (I)      Number of clock nets                  =    359.  Ignored: No
[12/09 15:28:40    921s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/09 15:28:40    921s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/09 15:28:40    921s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/09 15:28:40    921s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/09 15:28:40    921s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/09 15:28:40    921s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/09 15:28:40    921s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/09 15:28:40    921s] [NR-eGR] There are 359 clock nets ( 359 with NDR ).
[12/09 15:28:40    921s] (I)      Ndr track 0 does not exist
[12/09 15:28:40    921s] (I)      Ndr track 0 does not exist
[12/09 15:28:40    921s] (I)      ---------------------Grid Graph Info--------------------
[12/09 15:28:40    921s] (I)      Routing area        : (0, 0) - (1600000, 1600000)
[12/09 15:28:40    921s] (I)      Core area           : (0, 0) - (1600000, 1600000)
[12/09 15:28:40    921s] (I)      Site width          :   400  (dbu)
[12/09 15:28:40    921s] (I)      Row height          :  4000  (dbu)
[12/09 15:28:40    921s] (I)      GCell row height    :  4000  (dbu)
[12/09 15:28:40    921s] (I)      GCell width         :  4000  (dbu)
[12/09 15:28:40    921s] (I)      GCell height        :  4000  (dbu)
[12/09 15:28:40    921s] (I)      Grid                :   400   400     6
[12/09 15:28:40    921s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/09 15:28:40    921s] (I)      Vertical capacity   :     0  4000     0  4000     0  4000
[12/09 15:28:40    921s] (I)      Horizontal capacity :     0     0  4000     0  4000     0
[12/09 15:28:40    921s] (I)      Default wire width  :   180   200   200   200   200   200
[12/09 15:28:40    921s] (I)      Default wire space  :   180   200   200   200   200   200
[12/09 15:28:40    921s] (I)      Default wire pitch  :   360   400   400   400   400   400
[12/09 15:28:40    921s] (I)      Default pitch size  :   360   400   400   400   400   400
[12/09 15:28:40    921s] (I)      First track coord   :     0   200   200   200   200   200
[12/09 15:28:40    921s] (I)      Num tracks per GCell: 11.11 10.00 10.00 10.00 10.00 10.00
[12/09 15:28:40    921s] (I)      Total num of tracks :     0  4000  4000  4000  4000  4000
[12/09 15:28:40    921s] (I)      Num of masks        :     1     1     1     1     1     1
[12/09 15:28:40    921s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/09 15:28:40    921s] (I)      --------------------------------------------------------
[12/09 15:28:40    921s] 
[12/09 15:28:40    921s] [NR-eGR] ============ Routing rule table ============
[12/09 15:28:40    921s] [NR-eGR] Rule id: 0  Nets: 359
[12/09 15:28:40    921s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[12/09 15:28:40    921s] (I)                    Layer    2    3    4    5    6 
[12/09 15:28:40    921s] (I)                    Pitch  800  800  800  800  800 
[12/09 15:28:40    921s] (I)             #Used tracks    2    2    2    2    2 
[12/09 15:28:40    921s] (I)       #Fully used tracks    1    1    1    1    1 
[12/09 15:28:40    921s] [NR-eGR] Rule id: 1  Nets: 0
[12/09 15:28:40    921s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/09 15:28:40    921s] (I)                    Layer    2    3    4    5    6 
[12/09 15:28:40    921s] (I)                    Pitch  400  400  400  400  400 
[12/09 15:28:40    921s] (I)             #Used tracks    1    1    1    1    1 
[12/09 15:28:40    921s] (I)       #Fully used tracks    1    1    1    1    1 
[12/09 15:28:40    921s] [NR-eGR] ========================================
[12/09 15:28:40    921s] [NR-eGR] 
[12/09 15:28:40    921s] (I)      =============== Blocked Tracks ===============
[12/09 15:28:40    921s] (I)      +-------+---------+----------+---------------+
[12/09 15:28:40    921s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/09 15:28:40    921s] (I)      +-------+---------+----------+---------------+
[12/09 15:28:40    921s] (I)      |     1 |       0 |        0 |         0.00% |
[12/09 15:28:40    921s] (I)      |     2 | 1600000 |    30000 |         1.88% |
[12/09 15:28:40    921s] (I)      |     3 | 1600000 |    13600 |         0.85% |
[12/09 15:28:40    921s] (I)      |     4 | 1600000 |    30000 |         1.88% |
[12/09 15:28:40    921s] (I)      |     5 | 1600000 |    64000 |         4.00% |
[12/09 15:28:40    921s] (I)      |     6 | 1600000 |        0 |         0.00% |
[12/09 15:28:40    921s] (I)      +-------+---------+----------+---------------+
[12/09 15:28:40    921s] (I)      Finished Import and model ( CPU: 1.21 sec, Real: 1.42 sec, Curr Mem: 2954.33 MB )
[12/09 15:28:40    921s] (I)      Reset routing kernel
[12/09 15:28:40    921s] (I)      Started Global Routing ( Curr Mem: 2954.33 MB )
[12/09 15:28:40    921s] (I)      totalPins=31425  totalGlobalPin=31424 (100.00%)
[12/09 15:28:40    921s] (I)      total 2D Cap : 3158846 = (1588800 H, 1570046 V)
[12/09 15:28:40    921s] [NR-eGR] Layer group 1: route 359 net(s) in layer range [3, 4]
[12/09 15:28:40    921s] (I)      
[12/09 15:28:40    921s] (I)      ============  Phase 1a Route ============
[12/09 15:28:40    921s] (I)      Usage: 58548 = (26651 H, 31897 V) = (1.68% H, 2.03% V) = (5.330e+04um H, 6.379e+04um V)
[12/09 15:28:40    921s] (I)      
[12/09 15:28:40    921s] (I)      ============  Phase 1b Route ============
[12/09 15:28:40    921s] (I)      Usage: 58548 = (26651 H, 31897 V) = (1.68% H, 2.03% V) = (5.330e+04um H, 6.379e+04um V)
[12/09 15:28:40    921s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.170960e+05um
[12/09 15:28:40    921s] (I)      
[12/09 15:28:40    921s] (I)      ============  Phase 1c Route ============
[12/09 15:28:40    921s] (I)      Usage: 58548 = (26651 H, 31897 V) = (1.68% H, 2.03% V) = (5.330e+04um H, 6.379e+04um V)
[12/09 15:28:40    921s] (I)      
[12/09 15:28:40    921s] (I)      ============  Phase 1d Route ============
[12/09 15:28:40    921s] (I)      Usage: 58548 = (26651 H, 31897 V) = (1.68% H, 2.03% V) = (5.330e+04um H, 6.379e+04um V)
[12/09 15:28:40    921s] (I)      
[12/09 15:28:40    921s] (I)      ============  Phase 1e Route ============
[12/09 15:28:40    921s] (I)      Usage: 58548 = (26651 H, 31897 V) = (1.68% H, 2.03% V) = (5.330e+04um H, 6.379e+04um V)
[12/09 15:28:40    921s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.170960e+05um
[12/09 15:28:40    921s] (I)      
[12/09 15:28:40    921s] (I)      ============  Phase 1f Route ============
[12/09 15:28:40    921s] (I)      Usage: 58548 = (26651 H, 31897 V) = (1.68% H, 2.03% V) = (5.330e+04um H, 6.379e+04um V)
[12/09 15:28:40    921s] (I)      
[12/09 15:28:40    921s] (I)      ============  Phase 1g Route ============
[12/09 15:28:41    921s] (I)      Usage: 58133 = (26705 H, 31428 V) = (1.68% H, 2.00% V) = (5.341e+04um H, 6.286e+04um V)
[12/09 15:28:41    921s] (I)      #Nets         : 359
[12/09 15:28:41    921s] (I)      #Relaxed nets : 77
[12/09 15:28:41    921s] (I)      Wire length   : 45538
[12/09 15:28:41    921s] [NR-eGR] Create a new net group with 77 nets and layer range [3, 6]
[12/09 15:28:41    921s] (I)      
[12/09 15:28:41    921s] (I)      ============  Phase 1h Route ============
[12/09 15:28:41    921s] (I)      Usage: 57757 = (26537 H, 31220 V) = (1.67% H, 1.99% V) = (5.307e+04um H, 6.244e+04um V)
[12/09 15:28:41    922s] (I)      total 2D Cap : 6323246 = (3153200 H, 3170046 V)
[12/09 15:28:41    922s] [NR-eGR] Layer group 2: route 77 net(s) in layer range [3, 6]
[12/09 15:28:41    922s] (I)      
[12/09 15:28:41    922s] (I)      ============  Phase 1a Route ============
[12/09 15:28:41    922s] (I)      Usage: 70685 = (32348 H, 38337 V) = (1.03% H, 1.21% V) = (6.470e+04um H, 7.667e+04um V)
[12/09 15:28:41    922s] (I)      
[12/09 15:28:41    922s] (I)      ============  Phase 1b Route ============
[12/09 15:28:41    922s] (I)      Usage: 70685 = (32348 H, 38337 V) = (1.03% H, 1.21% V) = (6.470e+04um H, 7.667e+04um V)
[12/09 15:28:41    922s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.413700e+05um
[12/09 15:28:41    922s] (I)      
[12/09 15:28:41    922s] (I)      ============  Phase 1c Route ============
[12/09 15:28:41    922s] (I)      Usage: 70685 = (32348 H, 38337 V) = (1.03% H, 1.21% V) = (6.470e+04um H, 7.667e+04um V)
[12/09 15:28:41    922s] (I)      
[12/09 15:28:41    922s] (I)      ============  Phase 1d Route ============
[12/09 15:28:41    922s] (I)      Usage: 70685 = (32348 H, 38337 V) = (1.03% H, 1.21% V) = (6.470e+04um H, 7.667e+04um V)
[12/09 15:28:41    922s] (I)      
[12/09 15:28:41    922s] (I)      ============  Phase 1e Route ============
[12/09 15:28:41    922s] (I)      Usage: 70685 = (32348 H, 38337 V) = (1.03% H, 1.21% V) = (6.470e+04um H, 7.667e+04um V)
[12/09 15:28:41    922s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.413700e+05um
[12/09 15:28:41    922s] (I)      
[12/09 15:28:41    922s] (I)      ============  Phase 1f Route ============
[12/09 15:28:41    922s] (I)      Usage: 70685 = (32348 H, 38337 V) = (1.03% H, 1.21% V) = (6.470e+04um H, 7.667e+04um V)
[12/09 15:28:41    922s] (I)      
[12/09 15:28:41    922s] (I)      ============  Phase 1g Route ============
[12/09 15:28:41    922s] (I)      Usage: 70352 = (32237 H, 38115 V) = (1.02% H, 1.20% V) = (6.447e+04um H, 7.623e+04um V)
[12/09 15:28:41    922s] (I)      #Nets         : 77
[12/09 15:28:41    922s] (I)      #Relaxed nets : 75
[12/09 15:28:41    922s] (I)      Wire length   : 341
[12/09 15:28:41    922s] [NR-eGR] Create a new net group with 75 nets and layer range [2, 6]
[12/09 15:28:41    922s] (I)      
[12/09 15:28:41    922s] (I)      ============  Phase 1h Route ============
[12/09 15:28:41    922s] (I)      Usage: 70352 = (32237 H, 38115 V) = (1.02% H, 1.20% V) = (6.447e+04um H, 7.623e+04um V)
[12/09 15:28:41    922s] (I)      total 2D Cap : 7893296 = (3153200 H, 4740096 V)
[12/09 15:28:41    922s] [NR-eGR] Layer group 3: route 75 net(s) in layer range [2, 6]
[12/09 15:28:41    922s] (I)      
[12/09 15:28:41    922s] (I)      ============  Phase 1a Route ============
[12/09 15:28:41    922s] (I)      Usage: 95273 = (43525 H, 51748 V) = (1.38% H, 1.09% V) = (8.705e+04um H, 1.035e+05um V)
[12/09 15:28:41    922s] (I)      
[12/09 15:28:41    922s] (I)      ============  Phase 1b Route ============
[12/09 15:28:41    922s] (I)      Usage: 95273 = (43525 H, 51748 V) = (1.38% H, 1.09% V) = (8.705e+04um H, 1.035e+05um V)
[12/09 15:28:41    922s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.905460e+05um
[12/09 15:28:41    922s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/09 15:28:41    922s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/09 15:28:41    922s] (I)      
[12/09 15:28:41    922s] (I)      ============  Phase 1c Route ============
[12/09 15:28:41    922s] (I)      Usage: 95273 = (43525 H, 51748 V) = (1.38% H, 1.09% V) = (8.705e+04um H, 1.035e+05um V)
[12/09 15:28:41    922s] (I)      
[12/09 15:28:41    922s] (I)      ============  Phase 1d Route ============
[12/09 15:28:41    922s] (I)      Usage: 95273 = (43525 H, 51748 V) = (1.38% H, 1.09% V) = (8.705e+04um H, 1.035e+05um V)
[12/09 15:28:41    922s] (I)      
[12/09 15:28:41    922s] (I)      ============  Phase 1e Route ============
[12/09 15:28:41    922s] (I)      Usage: 95273 = (43525 H, 51748 V) = (1.38% H, 1.09% V) = (8.705e+04um H, 1.035e+05um V)
[12/09 15:28:41    922s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.905460e+05um
[12/09 15:28:41    922s] (I)      
[12/09 15:28:41    922s] (I)      ============  Phase 1f Route ============
[12/09 15:28:41    922s] (I)      Usage: 95273 = (43525 H, 51748 V) = (1.38% H, 1.09% V) = (8.705e+04um H, 1.035e+05um V)
[12/09 15:28:41    922s] (I)      
[12/09 15:28:41    922s] (I)      ============  Phase 1g Route ============
[12/09 15:28:41    922s] (I)      Usage: 95256 = (43522 H, 51734 V) = (1.38% H, 1.09% V) = (8.704e+04um H, 1.035e+05um V)
[12/09 15:28:41    922s] (I)      
[12/09 15:28:41    922s] (I)      ============  Phase 1h Route ============
[12/09 15:28:41    922s] (I)      Usage: 95259 = (43525 H, 51734 V) = (1.38% H, 1.09% V) = (8.705e+04um H, 1.035e+05um V)
[12/09 15:28:41    922s] (I)      
[12/09 15:28:41    922s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/09 15:28:41    922s] [NR-eGR]                        OverCon            
[12/09 15:28:41    922s] [NR-eGR]                         #Gcell     %Gcell
[12/09 15:28:41    922s] [NR-eGR]        Layer             (1-0)    OverCon
[12/09 15:28:41    922s] [NR-eGR] ----------------------------------------------
[12/09 15:28:41    922s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/09 15:28:41    922s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[12/09 15:28:41    922s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[12/09 15:28:41    922s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[12/09 15:28:41    922s] [NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[12/09 15:28:41    922s] [NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[12/09 15:28:41    922s] [NR-eGR] ----------------------------------------------
[12/09 15:28:41    922s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[12/09 15:28:41    922s] [NR-eGR] 
[12/09 15:28:41    922s] (I)      Finished Global Routing ( CPU: 0.74 sec, Real: 1.10 sec, Curr Mem: 2954.33 MB )
[12/09 15:28:41    922s] (I)      total 2D Cap : 7898104 = (3158002 H, 4740102 V)
[12/09 15:28:41    922s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/09 15:28:41    922s] (I)      ============= Track Assignment ============
[12/09 15:28:41    922s] (I)      Started Track Assignment (4T) ( Curr Mem: 2954.33 MB )
[12/09 15:28:41    922s] (I)      Initialize Track Assignment ( max pin layer : 9 )
[12/09 15:28:41    922s] (I)      Run Multi-thread track assignment
[12/09 15:28:42    922s] (I)      Finished Track Assignment (4T) ( CPU: 0.35 sec, Real: 0.33 sec, Curr Mem: 2954.33 MB )
[12/09 15:28:42    922s] (I)      Started Export ( Curr Mem: 2954.33 MB )
[12/09 15:28:42    922s] [NR-eGR]             Length (um)     Vias 
[12/09 15:28:42    922s] [NR-eGR] ---------------------------------
[12/09 15:28:42    922s] [NR-eGR]  M1  (1H)             0   580609 
[12/09 15:28:42    922s] [NR-eGR]  M2  (2V)        943129   825449 
[12/09 15:28:42    922s] [NR-eGR]  M3  (3H)       1278107   127567 
[12/09 15:28:42    922s] [NR-eGR]  M4  (4V)        639373    54134 
[12/09 15:28:42    922s] [NR-eGR]  M5  (5H)        514241     4592 
[12/09 15:28:42    922s] [NR-eGR]  M6  (6V)         70670        0 
[12/09 15:28:42    922s] [NR-eGR]  M7  (7H)             0        0 
[12/09 15:28:42    922s] [NR-eGR]  M8  (8V)             0        0 
[12/09 15:28:42    922s] [NR-eGR]  M9  (9H)             0        0 
[12/09 15:28:42    922s] [NR-eGR] ---------------------------------
[12/09 15:28:42    922s] [NR-eGR]      Total      3445520  1592351 
[12/09 15:28:42    922s] [NR-eGR] --------------------------------------------------------------------------
[12/09 15:28:42    922s] [NR-eGR] Total half perimeter of net bounding box: 2647205um
[12/09 15:28:42    922s] [NR-eGR] Total length: 3445520um, number of vias: 1592351
[12/09 15:28:42    922s] [NR-eGR] --------------------------------------------------------------------------
[12/09 15:28:42    922s] [NR-eGR] Total eGR-routed clock nets wire length: 124822um, number of vias: 79058
[12/09 15:28:42    922s] [NR-eGR] --------------------------------------------------------------------------
[12/09 15:28:42    922s] [NR-eGR] Report for selected net(s) only.
[12/09 15:28:42    922s] [NR-eGR]             Length (um)   Vias 
[12/09 15:28:42    922s] [NR-eGR] -------------------------------
[12/09 15:28:42    922s] [NR-eGR]  M1  (1H)             0  31423 
[12/09 15:28:42    922s] [NR-eGR]  M2  (2V)         34312  35095 
[12/09 15:28:42    922s] [NR-eGR]  M3  (3H)         59753  12507 
[12/09 15:28:42    922s] [NR-eGR]  M4  (4V)         30651     33 
[12/09 15:28:42    922s] [NR-eGR]  M5  (5H)           106      0 
[12/09 15:28:42    922s] [NR-eGR]  M6  (6V)             0      0 
[12/09 15:28:42    922s] [NR-eGR]  M7  (7H)             0      0 
[12/09 15:28:42    922s] [NR-eGR]  M8  (8V)             0      0 
[12/09 15:28:42    922s] [NR-eGR]  M9  (9H)             0      0 
[12/09 15:28:42    922s] [NR-eGR] -------------------------------
[12/09 15:28:42    922s] [NR-eGR]      Total       124822  79058 
[12/09 15:28:42    922s] [NR-eGR] --------------------------------------------------------------------------
[12/09 15:28:42    922s] [NR-eGR] Total half perimeter of net bounding box: 38951um
[12/09 15:28:42    922s] [NR-eGR] Total length: 124822um, number of vias: 79058
[12/09 15:28:42    922s] [NR-eGR] --------------------------------------------------------------------------
[12/09 15:28:42    922s] [NR-eGR] Total routed clock nets wire length: 124822um, number of vias: 79058
[12/09 15:28:42    922s] [NR-eGR] --------------------------------------------------------------------------
[12/09 15:28:42    923s] (I)      Finished Export ( CPU: 0.70 sec, Real: 0.72 sec, Curr Mem: 2954.33 MB )
[12/09 15:28:42    923s] [NR-eGR] Finished Early Global Route kernel ( CPU: 3.05 sec, Real: 3.64 sec, Curr Mem: 2954.33 MB )
[12/09 15:28:42    923s] (I)      ===================================== Runtime Summary =====================================
[12/09 15:28:42    923s] (I)       Step                                        %       Start      Finish      Real       CPU 
[12/09 15:28:42    923s] (I)      -------------------------------------------------------------------------------------------
[12/09 15:28:42    923s] (I)       Early Global Route kernel             100.00%  565.36 sec  569.00 sec  3.64 sec  3.05 sec 
[12/09 15:28:42    923s] (I)       +-Import and model                     38.95%  565.36 sec  566.78 sec  1.42 sec  1.21 sec 
[12/09 15:28:42    923s] (I)       | +-Create place DB                    26.37%  565.36 sec  566.32 sec  0.96 sec  0.85 sec 
[12/09 15:28:42    923s] (I)       | | +-Import place data                26.36%  565.36 sec  566.32 sec  0.96 sec  0.85 sec 
[12/09 15:28:42    923s] (I)       | | | +-Read instances and placement    7.35%  565.36 sec  565.63 sec  0.27 sec  0.25 sec 
[12/09 15:28:42    923s] (I)       | | | +-Read nets                      19.01%  565.63 sec  566.32 sec  0.69 sec  0.60 sec 
[12/09 15:28:42    923s] (I)       | +-Create route DB                    10.73%  566.32 sec  566.71 sec  0.39 sec  0.32 sec 
[12/09 15:28:42    923s] (I)       | | +-Import route data (4T)           10.70%  566.32 sec  566.71 sec  0.39 sec  0.32 sec 
[12/09 15:28:42    923s] (I)       | | | +-Read blockages ( Layer 2-6 )    1.91%  566.33 sec  566.40 sec  0.07 sec  0.04 sec 
[12/09 15:28:42    923s] (I)       | | | | +-Read routing blockages        0.00%  566.33 sec  566.33 sec  0.00 sec  0.00 sec 
[12/09 15:28:42    923s] (I)       | | | | +-Read instance blockages       1.77%  566.33 sec  566.39 sec  0.06 sec  0.04 sec 
[12/09 15:28:42    923s] (I)       | | | | +-Read PG blockages             0.12%  566.39 sec  566.40 sec  0.00 sec  0.00 sec 
[12/09 15:28:42    923s] (I)       | | | | +-Read clock blockages          0.00%  566.40 sec  566.40 sec  0.00 sec  0.00 sec 
[12/09 15:28:42    923s] (I)       | | | | +-Read other blockages          0.00%  566.40 sec  566.40 sec  0.00 sec  0.00 sec 
[12/09 15:28:42    923s] (I)       | | | | +-Read boundary cut boxes       0.00%  566.40 sec  566.40 sec  0.00 sec  0.00 sec 
[12/09 15:28:42    923s] (I)       | | | +-Read blackboxes                 0.00%  566.40 sec  566.40 sec  0.00 sec  0.00 sec 
[12/09 15:28:42    923s] (I)       | | | +-Read prerouted                  2.92%  566.40 sec  566.51 sec  0.11 sec  0.10 sec 
[12/09 15:28:42    923s] (I)       | | | +-Read unlegalized nets           1.24%  566.51 sec  566.55 sec  0.05 sec  0.04 sec 
[12/09 15:28:42    923s] (I)       | | | +-Read nets                       0.15%  566.55 sec  566.56 sec  0.01 sec  0.01 sec 
[12/09 15:28:42    923s] (I)       | | | +-Set up via pillars              0.00%  566.57 sec  566.57 sec  0.00 sec  0.00 sec 
[12/09 15:28:42    923s] (I)       | | | +-Initialize 3D grid graph        0.18%  566.57 sec  566.57 sec  0.01 sec  0.01 sec 
[12/09 15:28:42    923s] (I)       | | | +-Model blockage capacity         3.25%  566.57 sec  566.69 sec  0.12 sec  0.09 sec 
[12/09 15:28:42    923s] (I)       | | | | +-Initialize 3D capacity        3.14%  566.57 sec  566.69 sec  0.11 sec  0.09 sec 
[12/09 15:28:42    923s] (I)       | | | +-Move terms for access (4T)      0.57%  566.69 sec  566.71 sec  0.02 sec  0.02 sec 
[12/09 15:28:42    923s] (I)       | +-Read aux data                       0.00%  566.71 sec  566.71 sec  0.00 sec  0.00 sec 
[12/09 15:28:42    923s] (I)       | +-Others data preparation             0.02%  566.71 sec  566.71 sec  0.00 sec  0.00 sec 
[12/09 15:28:42    923s] (I)       | +-Create route kernel                 0.15%  566.71 sec  566.72 sec  0.01 sec  0.01 sec 
[12/09 15:28:42    923s] (I)       +-Global Routing                       30.06%  566.78 sec  567.88 sec  1.10 sec  0.74 sec 
[12/09 15:28:42    923s] (I)       | +-Initialization                      0.07%  566.78 sec  566.78 sec  0.00 sec  0.00 sec 
[12/09 15:28:42    923s] (I)       | +-Net group 1                        19.96%  566.78 sec  567.51 sec  0.73 sec  0.53 sec 
[12/09 15:28:42    923s] (I)       | | +-Generate topology (4T)            4.35%  566.78 sec  566.94 sec  0.16 sec  0.23 sec 
[12/09 15:28:42    923s] (I)       | | +-Phase 1a                          2.11%  566.96 sec  567.03 sec  0.08 sec  0.02 sec 
[12/09 15:28:42    923s] (I)       | | | +-Pattern routing (4T)            1.25%  566.99 sec  567.03 sec  0.05 sec  0.01 sec 
[12/09 15:28:42    923s] (I)       | | +-Phase 1b                          0.38%  567.03 sec  567.05 sec  0.01 sec  0.01 sec 
[12/09 15:28:42    923s] (I)       | | +-Phase 1c                          0.00%  567.05 sec  567.05 sec  0.00 sec  0.00 sec 
[12/09 15:28:42    923s] (I)       | | +-Phase 1d                          0.00%  567.05 sec  567.05 sec  0.00 sec  0.00 sec 
[12/09 15:28:42    923s] (I)       | | +-Phase 1e                          0.02%  567.05 sec  567.05 sec  0.00 sec  0.00 sec 
[12/09 15:28:42    923s] (I)       | | | +-Route legalization              0.00%  567.05 sec  567.05 sec  0.00 sec  0.00 sec 
[12/09 15:28:42    923s] (I)       | | +-Phase 1f                          0.00%  567.05 sec  567.05 sec  0.00 sec  0.00 sec 
[12/09 15:28:42    923s] (I)       | | +-Phase 1g                          3.67%  567.05 sec  567.18 sec  0.13 sec  0.07 sec 
[12/09 15:28:42    923s] (I)       | | | +-Post Routing                    3.67%  567.05 sec  567.18 sec  0.13 sec  0.07 sec 
[12/09 15:28:42    923s] (I)       | | +-Phase 1h                          3.52%  567.22 sec  567.35 sec  0.13 sec  0.07 sec 
[12/09 15:28:42    923s] (I)       | | | +-Post Routing                    3.51%  567.22 sec  567.35 sec  0.13 sec  0.07 sec 
[12/09 15:28:42    923s] (I)       | | +-Layer assignment (4T)             4.41%  567.35 sec  567.51 sec  0.16 sec  0.10 sec 
[12/09 15:28:42    923s] (I)       | +-Net group 2                         4.53%  567.51 sec  567.68 sec  0.17 sec  0.10 sec 
[12/09 15:28:42    923s] (I)       | | +-Generate topology (4T)            1.91%  567.51 sec  567.58 sec  0.07 sec  0.06 sec 
[12/09 15:28:42    923s] (I)       | | +-Phase 1a                          0.56%  567.60 sec  567.62 sec  0.02 sec  0.01 sec 
[12/09 15:28:42    923s] (I)       | | | +-Pattern routing (4T)            0.49%  567.60 sec  567.62 sec  0.02 sec  0.00 sec 
[12/09 15:28:42    923s] (I)       | | +-Phase 1b                          0.10%  567.62 sec  567.62 sec  0.00 sec  0.00 sec 
[12/09 15:28:42    923s] (I)       | | +-Phase 1c                          0.00%  567.62 sec  567.62 sec  0.00 sec  0.00 sec 
[12/09 15:28:42    923s] (I)       | | +-Phase 1d                          0.00%  567.62 sec  567.62 sec  0.00 sec  0.00 sec 
[12/09 15:28:42    923s] (I)       | | +-Phase 1e                          0.02%  567.62 sec  567.62 sec  0.00 sec  0.00 sec 
[12/09 15:28:42    923s] (I)       | | | +-Route legalization              0.00%  567.62 sec  567.62 sec  0.00 sec  0.00 sec 
[12/09 15:28:42    923s] (I)       | | +-Phase 1f                          0.00%  567.62 sec  567.62 sec  0.00 sec  0.00 sec 
[12/09 15:28:42    923s] (I)       | | +-Phase 1g                          0.38%  567.62 sec  567.64 sec  0.01 sec  0.01 sec 
[12/09 15:28:42    923s] (I)       | | | +-Post Routing                    0.38%  567.62 sec  567.64 sec  0.01 sec  0.01 sec 
[12/09 15:28:42    923s] (I)       | | +-Phase 1h                          0.04%  567.64 sec  567.64 sec  0.00 sec  0.00 sec 
[12/09 15:28:42    923s] (I)       | | | +-Post Routing                    0.03%  567.64 sec  567.64 sec  0.00 sec  0.00 sec 
[12/09 15:28:42    923s] (I)       | | +-Layer assignment (4T)             1.02%  567.64 sec  567.68 sec  0.04 sec  0.00 sec 
[12/09 15:28:42    923s] (I)       | +-Net group 3                         4.83%  567.68 sec  567.85 sec  0.18 sec  0.10 sec 
[12/09 15:28:42    923s] (I)       | | +-Generate topology (4T)            0.61%  567.68 sec  567.70 sec  0.02 sec  0.00 sec 
[12/09 15:28:42    923s] (I)       | | +-Phase 1a                          0.90%  567.73 sec  567.76 sec  0.03 sec  0.01 sec 
[12/09 15:28:42    923s] (I)       | | | +-Pattern routing (4T)            0.81%  567.73 sec  567.76 sec  0.03 sec  0.00 sec 
[12/09 15:28:42    923s] (I)       | | | +-Add via demand to 2D            0.06%  567.76 sec  567.76 sec  0.00 sec  0.00 sec 
[12/09 15:28:42    923s] (I)       | | +-Phase 1b                          0.10%  567.76 sec  567.77 sec  0.00 sec  0.00 sec 
[12/09 15:28:42    923s] (I)       | | +-Phase 1c                          0.00%  567.77 sec  567.77 sec  0.00 sec  0.00 sec 
[12/09 15:28:42    923s] (I)       | | +-Phase 1d                          0.00%  567.77 sec  567.77 sec  0.00 sec  0.00 sec 
[12/09 15:28:42    923s] (I)       | | +-Phase 1e                          0.02%  567.77 sec  567.77 sec  0.00 sec  0.00 sec 
[12/09 15:28:42    923s] (I)       | | | +-Route legalization              0.00%  567.77 sec  567.77 sec  0.00 sec  0.00 sec 
[12/09 15:28:42    923s] (I)       | | +-Phase 1f                          0.00%  567.77 sec  567.77 sec  0.00 sec  0.00 sec 
[12/09 15:28:42    923s] (I)       | | +-Phase 1g                          0.04%  567.77 sec  567.77 sec  0.00 sec  0.00 sec 
[12/09 15:28:42    923s] (I)       | | | +-Post Routing                    0.04%  567.77 sec  567.77 sec  0.00 sec  0.00 sec 
[12/09 15:28:42    923s] (I)       | | +-Phase 1h                          0.04%  567.77 sec  567.77 sec  0.00 sec  0.00 sec 
[12/09 15:28:42    923s] (I)       | | | +-Post Routing                    0.03%  567.77 sec  567.77 sec  0.00 sec  0.00 sec 
[12/09 15:28:42    923s] (I)       | | +-Layer assignment (4T)             1.85%  567.78 sec  567.85 sec  0.07 sec  0.05 sec 
[12/09 15:28:42    923s] (I)       +-Export 3D cong map                    2.00%  567.88 sec  567.95 sec  0.07 sec  0.03 sec 
[12/09 15:28:42    923s] (I)       | +-Export 2D cong map                  0.14%  567.94 sec  567.95 sec  0.00 sec  0.00 sec 
[12/09 15:28:42    923s] (I)       +-Extract Global 3D Wires               0.03%  567.95 sec  567.95 sec  0.00 sec  0.00 sec 
[12/09 15:28:42    923s] (I)       +-Track Assignment (4T)                 9.02%  567.95 sec  568.28 sec  0.33 sec  0.35 sec 
[12/09 15:28:42    923s] (I)       | +-Initialization                      0.00%  567.95 sec  567.95 sec  0.00 sec  0.00 sec 
[12/09 15:28:42    923s] (I)       | +-Track Assignment Kernel             8.99%  567.95 sec  568.28 sec  0.33 sec  0.35 sec 
[12/09 15:28:42    923s] (I)       | +-Free Memory                         0.00%  568.28 sec  568.28 sec  0.00 sec  0.00 sec 
[12/09 15:28:42    923s] (I)       +-Export                               19.71%  568.28 sec  569.00 sec  0.72 sec  0.70 sec 
[12/09 15:28:42    923s] (I)       | +-Export DB wires                     2.05%  568.28 sec  568.35 sec  0.07 sec  0.05 sec 
[12/09 15:28:42    923s] (I)       | | +-Export all nets (4T)              1.07%  568.28 sec  568.32 sec  0.04 sec  0.04 sec 
[12/09 15:28:42    923s] (I)       | | +-Set wire vias (4T)                0.94%  568.32 sec  568.35 sec  0.03 sec  0.01 sec 
[12/09 15:28:42    923s] (I)       | +-Report wirelength                  11.61%  568.35 sec  568.78 sec  0.42 sec  0.29 sec 
[12/09 15:28:42    923s] (I)       | +-Update net boxes                    6.03%  568.78 sec  569.00 sec  0.22 sec  0.36 sec 
[12/09 15:28:42    923s] (I)       | +-Update timing                       0.00%  569.00 sec  569.00 sec  0.00 sec  0.00 sec 
[12/09 15:28:42    923s] (I)       +-Postprocess design                    0.02%  569.00 sec  569.00 sec  0.00 sec  0.00 sec 
[12/09 15:28:42    923s] (I)      ==================== Summary by functions =====================
[12/09 15:28:42    923s] (I)       Lv  Step                                %      Real       CPU 
[12/09 15:28:42    923s] (I)      ---------------------------------------------------------------
[12/09 15:28:42    923s] (I)        0  Early Global Route kernel     100.00%  3.64 sec  3.05 sec 
[12/09 15:28:42    923s] (I)        1  Import and model               38.95%  1.42 sec  1.21 sec 
[12/09 15:28:42    923s] (I)        1  Global Routing                 30.06%  1.10 sec  0.74 sec 
[12/09 15:28:42    923s] (I)        1  Export                         19.71%  0.72 sec  0.70 sec 
[12/09 15:28:42    923s] (I)        1  Track Assignment (4T)           9.02%  0.33 sec  0.35 sec 
[12/09 15:28:42    923s] (I)        1  Export 3D cong map              2.00%  0.07 sec  0.03 sec 
[12/09 15:28:42    923s] (I)        1  Extract Global 3D Wires         0.03%  0.00 sec  0.00 sec 
[12/09 15:28:42    923s] (I)        1  Postprocess design              0.02%  0.00 sec  0.00 sec 
[12/09 15:28:42    923s] (I)        2  Create place DB                26.37%  0.96 sec  0.85 sec 
[12/09 15:28:42    923s] (I)        2  Net group 1                    19.96%  0.73 sec  0.53 sec 
[12/09 15:28:42    923s] (I)        2  Report wirelength              11.61%  0.42 sec  0.29 sec 
[12/09 15:28:42    923s] (I)        2  Create route DB                10.73%  0.39 sec  0.32 sec 
[12/09 15:28:42    923s] (I)        2  Track Assignment Kernel         8.99%  0.33 sec  0.35 sec 
[12/09 15:28:42    923s] (I)        2  Update net boxes                6.03%  0.22 sec  0.36 sec 
[12/09 15:28:42    923s] (I)        2  Net group 3                     4.83%  0.18 sec  0.10 sec 
[12/09 15:28:42    923s] (I)        2  Net group 2                     4.53%  0.17 sec  0.10 sec 
[12/09 15:28:42    923s] (I)        2  Export DB wires                 2.05%  0.07 sec  0.05 sec 
[12/09 15:28:42    923s] (I)        2  Create route kernel             0.15%  0.01 sec  0.01 sec 
[12/09 15:28:42    923s] (I)        2  Export 2D cong map              0.14%  0.00 sec  0.00 sec 
[12/09 15:28:42    923s] (I)        2  Initialization                  0.07%  0.00 sec  0.00 sec 
[12/09 15:28:42    923s] (I)        2  Others data preparation         0.02%  0.00 sec  0.00 sec 
[12/09 15:28:42    923s] (I)        2  Free Memory                     0.00%  0.00 sec  0.00 sec 
[12/09 15:28:42    923s] (I)        2  Update timing                   0.00%  0.00 sec  0.00 sec 
[12/09 15:28:42    923s] (I)        2  Read aux data                   0.00%  0.00 sec  0.00 sec 
[12/09 15:28:42    923s] (I)        3  Import place data              26.36%  0.96 sec  0.85 sec 
[12/09 15:28:42    923s] (I)        3  Import route data (4T)         10.70%  0.39 sec  0.32 sec 
[12/09 15:28:42    923s] (I)        3  Layer assignment (4T)           7.29%  0.27 sec  0.15 sec 
[12/09 15:28:42    923s] (I)        3  Generate topology (4T)          6.87%  0.25 sec  0.28 sec 
[12/09 15:28:42    923s] (I)        3  Phase 1g                        4.09%  0.15 sec  0.08 sec 
[12/09 15:28:42    923s] (I)        3  Phase 1h                        3.59%  0.13 sec  0.07 sec 
[12/09 15:28:42    923s] (I)        3  Phase 1a                        3.57%  0.13 sec  0.04 sec 
[12/09 15:28:42    923s] (I)        3  Export all nets (4T)            1.07%  0.04 sec  0.04 sec 
[12/09 15:28:42    923s] (I)        3  Set wire vias (4T)              0.94%  0.03 sec  0.01 sec 
[12/09 15:28:42    923s] (I)        3  Phase 1b                        0.58%  0.02 sec  0.02 sec 
[12/09 15:28:42    923s] (I)        3  Phase 1e                        0.07%  0.00 sec  0.00 sec 
[12/09 15:28:42    923s] (I)        3  Phase 1f                        0.00%  0.00 sec  0.00 sec 
[12/09 15:28:42    923s] (I)        3  Phase 1c                        0.00%  0.00 sec  0.00 sec 
[12/09 15:28:42    923s] (I)        3  Phase 1d                        0.00%  0.00 sec  0.00 sec 
[12/09 15:28:42    923s] (I)        4  Read nets                      19.16%  0.70 sec  0.60 sec 
[12/09 15:28:42    923s] (I)        4  Post Routing                    7.65%  0.28 sec  0.15 sec 
[12/09 15:28:42    923s] (I)        4  Read instances and placement    7.35%  0.27 sec  0.25 sec 
[12/09 15:28:42    923s] (I)        4  Model blockage capacity         3.25%  0.12 sec  0.09 sec 
[12/09 15:28:42    923s] (I)        4  Read prerouted                  2.92%  0.11 sec  0.10 sec 
[12/09 15:28:42    923s] (I)        4  Pattern routing (4T)            2.54%  0.09 sec  0.02 sec 
[12/09 15:28:42    923s] (I)        4  Read blockages ( Layer 2-6 )    1.91%  0.07 sec  0.04 sec 
[12/09 15:28:42    923s] (I)        4  Read unlegalized nets           1.24%  0.05 sec  0.04 sec 
[12/09 15:28:42    923s] (I)        4  Move terms for access (4T)      0.57%  0.02 sec  0.02 sec 
[12/09 15:28:42    923s] (I)        4  Initialize 3D grid graph        0.18%  0.01 sec  0.01 sec 
[12/09 15:28:42    923s] (I)        4  Add via demand to 2D            0.06%  0.00 sec  0.00 sec 
[12/09 15:28:42    923s] (I)        4  Read blackboxes                 0.00%  0.00 sec  0.00 sec 
[12/09 15:28:42    923s] (I)        4  Set up via pillars              0.00%  0.00 sec  0.00 sec 
[12/09 15:28:42    923s] (I)        4  Route legalization              0.00%  0.00 sec  0.00 sec 
[12/09 15:28:42    923s] (I)        5  Initialize 3D capacity          3.14%  0.11 sec  0.09 sec 
[12/09 15:28:42    923s] (I)        5  Read instance blockages         1.77%  0.06 sec  0.04 sec 
[12/09 15:28:42    923s] (I)        5  Read PG blockages               0.12%  0.00 sec  0.00 sec 
[12/09 15:28:42    923s] (I)        5  Read clock blockages            0.00%  0.00 sec  0.00 sec 
[12/09 15:28:42    923s] (I)        5  Read other blockages            0.00%  0.00 sec  0.00 sec 
[12/09 15:28:42    923s] (I)        5  Read routing blockages          0.00%  0.00 sec  0.00 sec 
[12/09 15:28:42    923s] (I)        5  Read boundary cut boxes         0.00%  0.00 sec  0.00 sec 
[12/09 15:28:42    923s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/09 15:28:43    923s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[12/09 15:28:43    923s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[12/09 15:28:43    923s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:03.4 real=0:00:04.2)
[12/09 15:28:43    923s]     Routing using eGR in eGR->NR Step done.
[12/09 15:28:43    923s]     Routing using NR in eGR->NR Step...
[12/09 15:28:43    923s] 
[12/09 15:28:43    923s] CCOPT: Preparing to route 359 clock nets with NanoRoute.
[12/09 15:28:43    923s]   All net are default rule.
[12/09 15:28:43    923s]   Preferred NanoRoute mode settings: Current
[12/09 15:28:43    923s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[12/09 15:28:43    923s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[12/09 15:28:43    923s] **WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/09 15:28:43    923s]       Clock detailed routing...
[12/09 15:28:43    923s]         NanoRoute...
[12/09 15:28:43    923s] % Begin globalDetailRoute (date=12/09 15:28:43, mem=2422.8M)
[12/09 15:28:43    923s] 
[12/09 15:28:43    923s] globalDetailRoute
[12/09 15:28:43    923s] 
[12/09 15:28:43    923s] #Start globalDetailRoute on Fri Dec  9 15:28:43 2022
[12/09 15:28:43    923s] #
[12/09 15:28:43    923s] ### Time Record (globalDetailRoute) is installed.
[12/09 15:28:43    923s] ### Time Record (Pre Callback) is installed.
[12/09 15:28:43    923s] ### Time Record (Pre Callback) is uninstalled.
[12/09 15:28:43    923s] ### Time Record (DB Import) is installed.
[12/09 15:28:43    923s] ### Time Record (Timing Data Generation) is installed.
[12/09 15:28:43    923s] ### Time Record (Timing Data Generation) is uninstalled.
[12/09 15:28:44    924s] ### Net info: total nets: 159279
[12/09 15:28:44    924s] ### Net info: dirty nets: 0
[12/09 15:28:44    924s] ### Net info: marked as disconnected nets: 0
[12/09 15:28:45    925s] #num needed restored net=0
[12/09 15:28:45    925s] #need_extraction net=0 (total=159279)
[12/09 15:28:45    925s] ### Net info: fully routed nets: 359
[12/09 15:28:45    925s] ### Net info: trivial (< 2 pins) nets: 4150
[12/09 15:28:45    925s] ### Net info: unrouted nets: 154770
[12/09 15:28:45    925s] ### Net info: re-extraction nets: 0
[12/09 15:28:45    925s] ### Net info: selected nets: 359
[12/09 15:28:45    925s] ### Net info: ignored nets: 0
[12/09 15:28:45    925s] ### Net info: skip routing nets: 0
[12/09 15:28:45    925s] #WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[12/09 15:28:45    925s] #WARNING (NRDB-2005) SPECIAL_NET vss has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[12/09 15:28:46    926s] ### import design signature (23): route=290439272 fixed_route=1765533348 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1716454028 dirty_area=0 del_dirty_area=0 cell=944168742 placement=963904784 pin_access=1 inst_pattern=1
[12/09 15:28:46    926s] ### Time Record (DB Import) is uninstalled.
[12/09 15:28:46    926s] #NanoRoute Version 21.10-p004_1 NR210506-1544/21_10-UB
[12/09 15:28:47    926s] #Wire/Via statistics before line assignment ...
[12/09 15:28:47    927s] #Total number of nets with non-default rule or having extra spacing = 359
[12/09 15:28:47    927s] #Total wire length = 124822 um.
[12/09 15:28:47    927s] #Total half perimeter of net bounding box = 39261 um.
[12/09 15:28:47    927s] #Total wire length on LAYER M1 = 0 um.
[12/09 15:28:47    927s] #Total wire length on LAYER M2 = 34312 um.
[12/09 15:28:47    927s] #Total wire length on LAYER M3 = 59753 um.
[12/09 15:28:47    927s] #Total wire length on LAYER M4 = 30650 um.
[12/09 15:28:47    927s] #Total wire length on LAYER M5 = 106 um.
[12/09 15:28:47    927s] #Total wire length on LAYER M6 = 0 um.
[12/09 15:28:47    927s] #Total wire length on LAYER M7 = 0 um.
[12/09 15:28:47    927s] #Total wire length on LAYER M8 = 0 um.
[12/09 15:28:47    927s] #Total wire length on LAYER M9 = 0 um.
[12/09 15:28:47    927s] #Total number of vias = 79058
[12/09 15:28:47    927s] #Up-Via Summary (total 79058):
[12/09 15:28:47    927s] #           
[12/09 15:28:47    927s] #-----------------------
[12/09 15:28:47    927s] # M1              31423
[12/09 15:28:47    927s] # M2              35095
[12/09 15:28:47    927s] # M3              12507
[12/09 15:28:47    927s] # M4                 33
[12/09 15:28:47    927s] #-----------------------
[12/09 15:28:47    927s] #                 79058 
[12/09 15:28:47    927s] #
[12/09 15:28:47    927s] ### Time Record (Data Preparation) is installed.
[12/09 15:28:47    927s] #Start routing data preparation on Fri Dec  9 15:28:47 2022
[12/09 15:28:47    927s] #
[12/09 15:28:47    927s] #Minimum voltage of a net in the design = 0.000.
[12/09 15:28:47    927s] #Maximum voltage of a net in the design = 1.100.
[12/09 15:28:47    927s] #Voltage range [0.000 - 1.100] has 159277 nets.
[12/09 15:28:47    927s] #Voltage range [0.000 - 0.000] has 1 net.
[12/09 15:28:47    927s] #Voltage range [0.900 - 1.100] has 1 net.
[12/09 15:28:47    927s] ### Time Record (Cell Pin Access) is installed.
[12/09 15:28:48    927s] #Initial pin access analysis.
[12/09 15:28:54    941s] #Detail pin access analysis.
[12/09 15:28:55    941s] ### Time Record (Cell Pin Access) is uninstalled.
[12/09 15:28:57    943s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[12/09 15:28:57    943s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/09 15:28:57    943s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/09 15:28:57    943s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/09 15:28:57    943s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/09 15:28:57    943s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/09 15:28:57    943s] # M7           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/09 15:28:57    943s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[12/09 15:28:57    943s] # M9           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[12/09 15:28:57    944s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2499.38 (MB), peak = 2753.52 (MB)
[12/09 15:28:58    944s] #Regenerating Ggrids automatically.
[12/09 15:28:58    944s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[12/09 15:28:58    944s] #Using automatically generated G-grids.
[12/09 15:28:59    944s] #Done routing data preparation.
[12/09 15:28:59    944s] #cpu time = 00:00:18, elapsed time = 00:00:12, memory = 2514.32 (MB), peak = 2753.52 (MB)
[12/09 15:28:59    944s] ### Time Record (Data Preparation) is uninstalled.
[12/09 15:28:59    945s] #
[12/09 15:28:59    945s] #Connectivity extraction summary:
[12/09 15:28:59    945s] #359 routed net(s) are imported.
[12/09 15:28:59    945s] #4148 nets are fixed|skipped|trivial (not extracted).
[12/09 15:28:59    945s] #Total number of nets = 4507.
[12/09 15:28:59    945s] ### Total number of dirty nets = 361.
[12/09 15:28:59    945s] #
[12/09 15:28:59    945s] #Data initialization: cpu:00:00:18, real:00:00:12, mem:2.5 GB, peak:2.7 GB --1.47 [4]--
[12/09 15:28:59    945s] LayerId::1 widthSet size::1
[12/09 15:28:59    945s] LayerId::2 widthSet size::1
[12/09 15:28:59    945s] LayerId::3 widthSet size::1
[12/09 15:28:59    945s] LayerId::4 widthSet size::1
[12/09 15:28:59    945s] LayerId::5 widthSet size::1
[12/09 15:28:59    945s] LayerId::6 widthSet size::1
[12/09 15:28:59    945s] LayerId::7 widthSet size::1
[12/09 15:28:59    945s] LayerId::8 widthSet size::1
[12/09 15:28:59    945s] LayerId::9 widthSet size::1
[12/09 15:28:59    945s] Updating RC grid for preRoute extraction ...
[12/09 15:28:59    945s] eee: pegSigSF::1.070000
[12/09 15:28:59    945s] Initializing multi-corner resistance tables ...
[12/09 15:28:59    945s] eee: l::1 avDens::0.107317 usedTrk::17600.000000 availTrk::164000.000000 sigTrk::17600.000000
[12/09 15:28:59    945s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/09 15:28:59    945s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/09 15:28:59    945s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/09 15:28:59    945s] eee: l::5 avDens::0.000600 usedTrk::24.600000 availTrk::41000.000000 sigTrk::24.600000
[12/09 15:28:59    945s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/09 15:28:59    945s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/09 15:28:59    945s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/09 15:28:59    945s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/09 15:28:59    945s] {RT default_rc_corner 0 6 6 0}
[12/09 15:28:59    945s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.859200 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 81 ; 
[12/09 15:28:59    945s] #Successfully loaded pre-route RC model
[12/09 15:28:59    945s] #Enabled timing driven Line Assignment.
[12/09 15:28:59    945s] ### Time Record (Line Assignment) is installed.
[12/09 15:28:59    945s] #
[12/09 15:28:59    945s] #Begin Line Assignment ...
[12/09 15:28:59    945s] #
[12/09 15:28:59    945s] #Begin build data ...
[12/09 15:29:00    945s] #
[12/09 15:29:00    945s] #Distribution of nets:
[12/09 15:29:00    945s] #     4148 ( 0         pin),      2 ( 1         pin),  91768 ( 2         pin),
[12/09 15:29:00    945s] #    39330 ( 3         pin),  10239 ( 4         pin),   2324 ( 5         pin),
[12/09 15:29:00    945s] #     1247 ( 6         pin),    628 ( 7         pin),    395 ( 8         pin),
[12/09 15:29:00    945s] #     2135 ( 9         pin),   3929 (10-19      pin),    645 (20-29      pin),
[12/09 15:29:00    945s] #     1266 (30-39      pin),    262 (40-49      pin),    229 (50-59      pin),
[12/09 15:29:00    945s] #      228 (60-69      pin),    195 (70-79      pin),     60 (90-99      pin),
[12/09 15:29:00    945s] #      249 (100-199    pin),      0 (>=2000     pin).
[12/09 15:29:00    945s] #Total: 159279 nets, 359 fully global routed, 359 clocks, 2 tie-nets,
[12/09 15:29:00    945s] #       359 nets have extra space, 359 nets have layer range,
[12/09 15:29:00    945s] #       359 nets have weight, 359 nets have avoid detour,
[12/09 15:29:00    945s] #       359 nets have priority.
[12/09 15:29:00    945s] #
[12/09 15:29:00    945s] #Nets in 1 layer range:
[12/09 15:29:00    945s] #   (M3, M4) :      359 ( 0.2%)
[12/09 15:29:00    945s] #
[12/09 15:29:00    945s] #Nets in 1 priority group:
[12/09 15:29:00    945s] #  clock:      359 ( 0.2%)
[12/09 15:29:00    945s] #
[12/09 15:29:00    945s] #359 nets selected.
[12/09 15:29:00    945s] #
[12/09 15:29:00    946s] #End build data: cpu:00:00:01, real:00:00:01, mem:2.5 GB, peak:2.7 GB --0.62 [4]--
[12/09 15:29:00    946s] #
[12/09 15:29:00    946s] #Net length summary:
[12/09 15:29:00    946s] #Layer   H-Len   V-Len         Total       #Up-Via
[12/09 15:29:00    946s] #-------------------------------------------------
[12/09 15:29:00    946s] #   M1       0       0       0(  0%)   31423( 40%)
[12/09 15:29:00    946s] #   M2       0   34312   34312( 27%)   35095( 44%)
[12/09 15:29:00    946s] #   M3   59753       0   59753( 48%)   12507( 16%)
[12/09 15:29:00    946s] #   M4       0   30650   30650( 25%)      33(  0%)
[12/09 15:29:00    946s] #   M5     106       0     106(  0%)       0(  0%)
[12/09 15:29:00    946s] #   M6       0       0       0(  0%)       0(  0%)
[12/09 15:29:00    946s] #   M7       0       0       0(  0%)       0(  0%)
[12/09 15:29:00    946s] #   M8       0       0       0(  0%)       0(  0%)
[12/09 15:29:00    946s] #   M9       0       0       0(  0%)       0(  0%)
[12/09 15:29:00    946s] #-------------------------------------------------
[12/09 15:29:00    946s] #        59859   64962  124822         79058      
[12/09 15:29:08    951s] ### Top 6 overlap violations ...
[12/09 15:29:08    951s] ###   Net: external_qspi_ck_o
[12/09 15:29:08    951s] ###     M3: (800.00050, 4.45000, 839.99950, 4.55000), length: 39.99900, total: 40.79800
[12/09 15:29:08    951s] ###       fixed object
[12/09 15:29:08    951s] ###   Net: CTS_121
[12/09 15:29:08    951s] ###     M3: (754.10050, 325.05000, 755.41950, 325.15000), length: 1.31900, total: 1.31900
[12/09 15:29:08    951s] ###       CTS_118
[12/09 15:29:08    951s] ###   Net: vproc_top_genblk3_icache_way1/CTS_10
[12/09 15:29:08    951s] ###     M3: (171.38050, 26.85000, 172.29950, 26.95000), length: 0.91900, total: 0.91900
[12/09 15:29:08    951s] ###       vproc_top_genblk3_icache_way1/CTS_10
[12/09 15:29:08    951s] ###   Net: CTS_50
[12/09 15:29:08    951s] ###     M3: (206.70050, 445.05000, 207.49950, 445.15000), length: 0.79900, total: 0.79900
[12/09 15:29:08    951s] ###       vproc_top_v_core_vregfile/CTS_24
[12/09 15:29:08    951s] ###   Net: vproc_top_genblk3_icache_way0/CTS_27
[12/09 15:29:08    951s] ###     M3: (278.10050, 361.05000, 278.89950, 361.15000), length: 0.79900, total: 0.79900
[12/09 15:29:08    951s] ###       vproc_top_genblk3_icache_way0/CTS_27
[12/09 15:29:08    951s] ###   Net: external_qspi_ck_o
[12/09 15:29:08    951s] ###     M3: (1998.99050, 4.45000, 1999.78950, 4.55000), length: 0.79900, total: 40.79800
[12/09 15:29:08    951s] ###       fixed object
[12/09 15:29:08    951s] #
[12/09 15:29:08    951s] #Net length and overlap summary:
[12/09 15:29:08    951s] #Layer   H-Len   V-Len         Total       #Up-Via      #Overlap    Overlap-Len       Trim-Len
[12/09 15:29:08    951s] #---------------------------------------------------------------------------------------------
[12/09 15:29:08    951s] #   M1     369       0     369(  0%)   31422( 43%)       0(  0%)      0(  0.0%)      0(  0.0%)
[12/09 15:29:08    951s] #   M2       0   37404   37404( 30%)   31841( 43%)       0(  0%)      0(  0.0%)      0(  0.0%)
[12/09 15:29:08    951s] #   M3   58464       0   58464( 47%)    9947( 14%)       2(100%)     40(100.0%)      5(  0.0%)
[12/09 15:29:08    951s] #   M4       0   28816   28816( 23%)      19(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[12/09 15:29:08    951s] #   M5      81       0      81(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[12/09 15:29:08    951s] #   M6       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[12/09 15:29:08    951s] #   M7       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[12/09 15:29:08    951s] #   M8       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[12/09 15:29:08    951s] #   M9       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
[12/09 15:29:08    951s] #---------------------------------------------------------------------------------------------
[12/09 15:29:08    951s] #        58914   66220  125135         73229             2           40              5        
[12/09 15:29:08    951s] #
[12/09 15:29:08    951s] #Line Assignment statistics:
[12/09 15:29:08    951s] #Cpu time = 00:00:05
[12/09 15:29:08    951s] #Elapsed time = 00:00:08
[12/09 15:29:08    951s] #Increased memory = 29.00 (MB)
[12/09 15:29:08    951s] #Total memory = 2617.65 (MB)
[12/09 15:29:08    951s] #Peak memory = 2753.52 (MB)
[12/09 15:29:08    951s] #End Line Assignment: cpu:00:00:06, real:00:00:09, mem:2.6 GB, peak:2.7 GB --0.70 [4]--
[12/09 15:29:08    951s] #
[12/09 15:29:08    951s] #Begin assignment summary ...
[12/09 15:29:08    951s] #
[12/09 15:29:08    951s] #  Total number of segments             = 17280
[12/09 15:29:08    951s] #  Total number of overlap segments     =     0 (  0.0%)
[12/09 15:29:08    951s] #  Total number of assigned segments    = 17280 (100.0%)
[12/09 15:29:08    951s] #  Total number of shifted segments     =   406 (  2.3%)
[12/09 15:29:08    951s] #  Average movement of shifted segments =     6.12 tracks
[12/09 15:29:08    951s] #
[12/09 15:29:08    951s] #  Total number of overlaps             =     2
[12/09 15:29:08    951s] #  Total length of overlaps             =    40 um
[12/09 15:29:08    951s] #
[12/09 15:29:08    951s] #End assignment summary.
[12/09 15:29:08    951s] ### Time Record (Line Assignment) is uninstalled.
[12/09 15:29:08    951s] #Wire/Via statistics after line assignment ...
[12/09 15:29:08    951s] #Total number of nets with non-default rule or having extra spacing = 359
[12/09 15:29:08    951s] #Total wire length = 118524 um.
[12/09 15:29:08    951s] #Total half perimeter of net bounding box = 39261 um.
[12/09 15:29:08    951s] #Total wire length on LAYER M1 = 87 um.
[12/09 15:29:08    951s] #Total wire length on LAYER M2 = 31077 um.
[12/09 15:29:08    951s] #Total wire length on LAYER M3 = 58463 um.
[12/09 15:29:08    951s] #Total wire length on LAYER M4 = 28816 um.
[12/09 15:29:08    951s] #Total wire length on LAYER M5 = 81 um.
[12/09 15:29:08    951s] #Total wire length on LAYER M6 = 0 um.
[12/09 15:29:08    951s] #Total wire length on LAYER M7 = 0 um.
[12/09 15:29:08    951s] #Total wire length on LAYER M8 = 0 um.
[12/09 15:29:08    951s] #Total wire length on LAYER M9 = 0 um.
[12/09 15:29:08    951s] #Total number of vias = 73229
[12/09 15:29:08    951s] #Up-Via Summary (total 73229):
[12/09 15:29:08    951s] #           
[12/09 15:29:08    951s] #-----------------------
[12/09 15:29:08    951s] # M1              31422
[12/09 15:29:08    951s] # M2              31841
[12/09 15:29:08    951s] # M3               9947
[12/09 15:29:08    951s] # M4                 19
[12/09 15:29:08    951s] #-----------------------
[12/09 15:29:08    951s] #                 73229 
[12/09 15:29:08    951s] #
[12/09 15:29:08    951s] #Routing data preparation, pin analysis, line assignment statistics:
[12/09 15:29:08    951s] #Cpu time = 00:00:25
[12/09 15:29:08    951s] #Elapsed time = 00:00:22
[12/09 15:29:08    951s] #Increased memory = 130.18 (MB)
[12/09 15:29:08    951s] #Total memory = 2601.78 (MB)
[12/09 15:29:08    951s] #Peak memory = 2753.52 (MB)
[12/09 15:29:09    951s] #RTESIG:78da8d924f4b033110c53dfb2986b4870a5633f9db3d7811bcaa14f5bac46eba2cee2625
[12/09 15:29:09    951s] #       9b55faed8d4510a54d3c26f965e6bd37339bbfdcad8130bc42badc512a6a84fb35432aa9
[12/09 15:29:09    951s] #       5aa214e29a619d9e9e6fc9f96cfef0f8c4808019c7ae75f5e01b7bb3e9fde60d623774ae
[12/09 15:29:09    951s] #       3ddc10588c31a4d3254ca30d30da18d3e9e2fbbb8618260b8b57effba304720d5bd38f39
[12/09 15:29:09    951s] #       86710a8cc2a273d1b6369ce854fdaed3ec9d19ba0d34766ba63efec1398a9232c993f9e8
[12/09 15:29:09    951s] #       77bef7ed1e7a9f0c7f74a16058e9151033459fb0688333617f94abb82ada46a45f0a92ca
[12/09 15:29:09    951s] #       54ccba69384149550c59725e6ea764d27ea0b2fd945280323f0dd46964e49de7c3429da4
[12/09 15:29:09    951s] #       93311ad798d0649b6aa98138eff2d22a21ca362b4d8b79552bf113456ebf29435085cda4
[12/09 15:29:09    951s] #       ac2aaf384ddb568604fe07ca8670f60981c23dd6
[12/09 15:29:09    951s] #
[12/09 15:29:09    951s] #Skip comparing routing design signature in db-snapshot flow
[12/09 15:29:09    951s] #Using multithreading with 4 threads.
[12/09 15:29:09    952s] ### Time Record (Detail Routing) is installed.
[12/09 15:29:10    952s] ### drc_pitch = 4160 ( 2.08000 um) drc_range = 3940 ( 1.97000 um) route_pitch = 2120 ( 1.06000 um) patch_pitch = 6640 ( 3.32000 um) top_route_layer = 6 top_pin_layer = 6
[12/09 15:29:10    953s] #
[12/09 15:29:10    953s] #Start Detail Routing..
[12/09 15:29:10    953s] #start initial detail routing ...
[12/09 15:29:10    953s] ### Design has 159279 dirty nets
[12/09 15:30:44   1142s] #   number of violations = 6
[12/09 15:30:44   1142s] #
[12/09 15:30:44   1142s] #    By Layer and Type :
[12/09 15:30:44   1142s] #	         MetSpc    Short   Totals
[12/09 15:30:44   1142s] #	M1            1        1        2
[12/09 15:30:44   1142s] #	M2            0        0        0
[12/09 15:30:44   1142s] #	M3            1        2        3
[12/09 15:30:44   1142s] #	M4            0        1        1
[12/09 15:30:44   1142s] #	Totals        2        4        6
[12/09 15:30:44   1142s] #cpu time = 00:03:09, elapsed time = 00:01:34, memory = 2604.15 (MB), peak = 2753.52 (MB)
[12/09 15:30:44   1142s] #start 1st optimization iteration ...
[12/09 15:30:45   1143s] #   number of violations = 2
[12/09 15:30:45   1143s] #
[12/09 15:30:45   1143s] #    By Layer and Type :
[12/09 15:30:45   1143s] #	          Short   Totals
[12/09 15:30:45   1143s] #	M1            0        0
[12/09 15:30:45   1143s] #	M2            0        0
[12/09 15:30:45   1143s] #	M3            2        2
[12/09 15:30:45   1143s] #	Totals        2        2
[12/09 15:30:45   1143s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2603.86 (MB), peak = 2753.52 (MB)
[12/09 15:30:45   1143s] #start 2nd optimization iteration ...
[12/09 15:30:45   1143s] #   number of violations = 3
[12/09 15:30:45   1143s] #
[12/09 15:30:45   1143s] #    By Layer and Type :
[12/09 15:30:45   1143s] #	          Short   Totals
[12/09 15:30:45   1143s] #	M1            0        0
[12/09 15:30:45   1143s] #	M2            0        0
[12/09 15:30:45   1143s] #	M3            1        1
[12/09 15:30:45   1143s] #	M4            2        2
[12/09 15:30:45   1143s] #	Totals        3        3
[12/09 15:30:45   1143s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2603.14 (MB), peak = 2753.52 (MB)
[12/09 15:30:45   1143s] #start 3rd optimization iteration ...
[12/09 15:30:45   1143s] #   number of violations = 2
[12/09 15:30:45   1143s] #
[12/09 15:30:45   1143s] #    By Layer and Type :
[12/09 15:30:45   1143s] #	          Short   Totals
[12/09 15:30:45   1143s] #	M1            0        0
[12/09 15:30:45   1143s] #	M2            0        0
[12/09 15:30:45   1143s] #	M3            2        2
[12/09 15:30:45   1143s] #	Totals        2        2
[12/09 15:30:45   1143s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2603.52 (MB), peak = 2753.52 (MB)
[12/09 15:30:45   1143s] #start 4th optimization iteration ...
[12/09 15:30:46   1143s] #   number of violations = 3
[12/09 15:30:46   1143s] #
[12/09 15:30:46   1143s] #    By Layer and Type :
[12/09 15:30:46   1143s] #	          Short   Totals
[12/09 15:30:46   1143s] #	M1            0        0
[12/09 15:30:46   1143s] #	M2            0        0
[12/09 15:30:46   1143s] #	M3            1        1
[12/09 15:30:46   1143s] #	M4            2        2
[12/09 15:30:46   1143s] #	Totals        3        3
[12/09 15:30:46   1143s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2603.88 (MB), peak = 2753.52 (MB)
[12/09 15:30:46   1143s] #start 5th optimization iteration ...
[12/09 15:30:46   1143s] #   number of violations = 2
[12/09 15:30:46   1143s] #
[12/09 15:30:46   1143s] #    By Layer and Type :
[12/09 15:30:46   1143s] #	          Short   Totals
[12/09 15:30:46   1143s] #	M1            0        0
[12/09 15:30:46   1143s] #	M2            0        0
[12/09 15:30:46   1143s] #	M3            2        2
[12/09 15:30:46   1143s] #	Totals        2        2
[12/09 15:30:46   1143s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2603.86 (MB), peak = 2753.52 (MB)
[12/09 15:30:46   1143s] #start 6th optimization iteration ...
[12/09 15:30:47   1143s] #   number of violations = 5
[12/09 15:30:47   1143s] #
[12/09 15:30:47   1143s] #    By Layer and Type :
[12/09 15:30:47   1143s] #	          Short   Totals
[12/09 15:30:47   1143s] #	M1            0        0
[12/09 15:30:47   1143s] #	M2            2        2
[12/09 15:30:47   1143s] #	M3            3        3
[12/09 15:30:47   1143s] #	Totals        5        5
[12/09 15:30:47   1143s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2605.09 (MB), peak = 2753.52 (MB)
[12/09 15:30:47   1143s] #start 7th optimization iteration ...
[12/09 15:30:47   1144s] #   number of violations = 5
[12/09 15:30:47   1144s] #
[12/09 15:30:47   1144s] #    By Layer and Type :
[12/09 15:30:47   1144s] #	          Short   Totals
[12/09 15:30:47   1144s] #	M1            0        0
[12/09 15:30:47   1144s] #	M2            0        0
[12/09 15:30:47   1144s] #	M3            3        3
[12/09 15:30:47   1144s] #	M4            2        2
[12/09 15:30:47   1144s] #	Totals        5        5
[12/09 15:30:47   1144s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2604.72 (MB), peak = 2753.52 (MB)
[12/09 15:30:47   1144s] #start 8th optimization iteration ...
[12/09 15:30:47   1144s] #   number of violations = 5
[12/09 15:30:47   1144s] #
[12/09 15:30:47   1144s] #    By Layer and Type :
[12/09 15:30:47   1144s] #	          Short   Totals
[12/09 15:30:47   1144s] #	M1            0        0
[12/09 15:30:47   1144s] #	M2            2        2
[12/09 15:30:47   1144s] #	M3            3        3
[12/09 15:30:47   1144s] #	Totals        5        5
[12/09 15:30:47   1144s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2604.50 (MB), peak = 2753.52 (MB)
[12/09 15:30:47   1144s] #start 9th optimization iteration ...
[12/09 15:30:47   1144s] #   number of violations = 2
[12/09 15:30:47   1144s] #
[12/09 15:30:47   1144s] #    By Layer and Type :
[12/09 15:30:47   1144s] #	          Short   Totals
[12/09 15:30:47   1144s] #	M1            0        0
[12/09 15:30:47   1144s] #	M2            0        0
[12/09 15:30:47   1144s] #	M3            2        2
[12/09 15:30:47   1144s] #	Totals        2        2
[12/09 15:30:47   1144s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2603.67 (MB), peak = 2753.52 (MB)
[12/09 15:30:47   1144s] #start 10th optimization iteration ...
[12/09 15:30:48   1144s] #   number of violations = 2
[12/09 15:30:48   1144s] #
[12/09 15:30:48   1144s] #    By Layer and Type :
[12/09 15:30:48   1144s] #	          Short   Totals
[12/09 15:30:48   1144s] #	M1            0        0
[12/09 15:30:48   1144s] #	M2            0        0
[12/09 15:30:48   1144s] #	M3            2        2
[12/09 15:30:48   1144s] #	Totals        2        2
[12/09 15:30:48   1144s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2603.73 (MB), peak = 2753.52 (MB)
[12/09 15:30:48   1144s] #start 11th optimization iteration ...
[12/09 15:30:48   1144s] #   number of violations = 5
[12/09 15:30:48   1144s] #
[12/09 15:30:48   1144s] #    By Layer and Type :
[12/09 15:30:48   1144s] #	          Short   Totals
[12/09 15:30:48   1144s] #	M1            0        0
[12/09 15:30:48   1144s] #	M2            2        2
[12/09 15:30:48   1144s] #	M3            3        3
[12/09 15:30:48   1144s] #	Totals        5        5
[12/09 15:30:48   1144s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2604.17 (MB), peak = 2753.52 (MB)
[12/09 15:30:48   1144s] #start 12th optimization iteration ...
[12/09 15:30:48   1145s] #   number of violations = 2
[12/09 15:30:48   1145s] #
[12/09 15:30:48   1145s] #    By Layer and Type :
[12/09 15:30:48   1145s] #	          Short   Totals
[12/09 15:30:48   1145s] #	M1            0        0
[12/09 15:30:48   1145s] #	M2            0        0
[12/09 15:30:48   1145s] #	M3            2        2
[12/09 15:30:48   1145s] #	Totals        2        2
[12/09 15:30:48   1145s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2604.59 (MB), peak = 2753.52 (MB)
[12/09 15:30:48   1145s] #start 13th optimization iteration ...
[12/09 15:30:48   1145s] #   number of violations = 5
[12/09 15:30:48   1145s] #
[12/09 15:30:48   1145s] #    By Layer and Type :
[12/09 15:30:48   1145s] #	          Short   Totals
[12/09 15:30:48   1145s] #	M1            0        0
[12/09 15:30:48   1145s] #	M2            2        2
[12/09 15:30:48   1145s] #	M3            3        3
[12/09 15:30:48   1145s] #	Totals        5        5
[12/09 15:30:48   1145s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2604.20 (MB), peak = 2753.52 (MB)
[12/09 15:30:48   1145s] #start 14th optimization iteration ...
[12/09 15:30:49   1145s] #   number of violations = 2
[12/09 15:30:49   1145s] #
[12/09 15:30:49   1145s] #    By Layer and Type :
[12/09 15:30:49   1145s] #	          Short   Totals
[12/09 15:30:49   1145s] #	M1            0        0
[12/09 15:30:49   1145s] #	M2            0        0
[12/09 15:30:49   1145s] #	M3            2        2
[12/09 15:30:49   1145s] #	Totals        2        2
[12/09 15:30:49   1145s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2604.52 (MB), peak = 2753.52 (MB)
[12/09 15:30:49   1145s] #start 15th optimization iteration ...
[12/09 15:30:49   1145s] #   number of violations = 2
[12/09 15:30:49   1145s] #
[12/09 15:30:49   1145s] #    By Layer and Type :
[12/09 15:30:49   1145s] #	          Short   Totals
[12/09 15:30:49   1145s] #	M1            0        0
[12/09 15:30:49   1145s] #	M2            0        0
[12/09 15:30:49   1145s] #	M3            2        2
[12/09 15:30:49   1145s] #	Totals        2        2
[12/09 15:30:49   1145s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2603.93 (MB), peak = 2753.52 (MB)
[12/09 15:30:49   1145s] #start 16th optimization iteration ...
[12/09 15:30:49   1145s] #   number of violations = 5
[12/09 15:30:49   1145s] #
[12/09 15:30:49   1145s] #    By Layer and Type :
[12/09 15:30:49   1145s] #	          Short   Totals
[12/09 15:30:49   1145s] #	M1            0        0
[12/09 15:30:49   1145s] #	M2            2        2
[12/09 15:30:49   1145s] #	M3            3        3
[12/09 15:30:49   1145s] #	Totals        5        5
[12/09 15:30:49   1146s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2604.72 (MB), peak = 2753.52 (MB)
[12/09 15:30:49   1146s] #start 17th optimization iteration ...
[12/09 15:30:49   1146s] #   number of violations = 5
[12/09 15:30:49   1146s] #
[12/09 15:30:49   1146s] #    By Layer and Type :
[12/09 15:30:49   1146s] #	          Short   Totals
[12/09 15:30:49   1146s] #	M1            0        0
[12/09 15:30:49   1146s] #	M2            2        2
[12/09 15:30:49   1146s] #	M3            3        3
[12/09 15:30:49   1146s] #	Totals        5        5
[12/09 15:30:49   1146s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2604.14 (MB), peak = 2753.52 (MB)
[12/09 15:30:50   1146s] #start 18th optimization iteration ...
[12/09 15:30:50   1146s] #   number of violations = 5
[12/09 15:30:50   1146s] #
[12/09 15:30:50   1146s] #    By Layer and Type :
[12/09 15:30:50   1146s] #	          Short   Totals
[12/09 15:30:50   1146s] #	M1            0        0
[12/09 15:30:50   1146s] #	M2            0        0
[12/09 15:30:50   1146s] #	M3            3        3
[12/09 15:30:50   1146s] #	M4            2        2
[12/09 15:30:50   1146s] #	Totals        5        5
[12/09 15:30:50   1146s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2602.32 (MB), peak = 2753.52 (MB)
[12/09 15:30:50   1146s] #start 19th optimization iteration ...
[12/09 15:30:50   1146s] #   number of violations = 3
[12/09 15:30:50   1146s] #
[12/09 15:30:50   1146s] #    By Layer and Type :
[12/09 15:30:50   1146s] #	          Short   Totals
[12/09 15:30:50   1146s] #	M1            0        0
[12/09 15:30:50   1146s] #	M2            0        0
[12/09 15:30:50   1146s] #	M3            1        1
[12/09 15:30:50   1146s] #	M4            2        2
[12/09 15:30:50   1146s] #	Totals        3        3
[12/09 15:30:50   1146s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2603.03 (MB), peak = 2753.52 (MB)
[12/09 15:30:50   1146s] #start 20th optimization iteration ...
[12/09 15:30:50   1146s] #   number of violations = 3
[12/09 15:30:50   1146s] #
[12/09 15:30:50   1146s] #    By Layer and Type :
[12/09 15:30:50   1146s] #	          Short   Totals
[12/09 15:30:50   1146s] #	M1            0        0
[12/09 15:30:50   1146s] #	M2            0        0
[12/09 15:30:50   1146s] #	M3            1        1
[12/09 15:30:50   1146s] #	M4            2        2
[12/09 15:30:50   1146s] #	Totals        3        3
[12/09 15:30:50   1146s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2602.68 (MB), peak = 2753.52 (MB)
[12/09 15:30:51   1146s] #Complete Detail Routing.
[12/09 15:30:51   1147s] #Total number of nets with non-default rule or having extra spacing = 359
[12/09 15:30:51   1147s] #Total wire length = 134252 um.
[12/09 15:30:51   1147s] #Total half perimeter of net bounding box = 39261 um.
[12/09 15:30:51   1147s] #Total wire length on LAYER M1 = 0 um.
[12/09 15:30:51   1147s] #Total wire length on LAYER M2 = 22166 um.
[12/09 15:30:51   1147s] #Total wire length on LAYER M3 = 71481 um.
[12/09 15:30:51   1147s] #Total wire length on LAYER M4 = 40520 um.
[12/09 15:30:51   1147s] #Total wire length on LAYER M5 = 85 um.
[12/09 15:30:51   1147s] #Total wire length on LAYER M6 = 0 um.
[12/09 15:30:51   1147s] #Total wire length on LAYER M7 = 0 um.
[12/09 15:30:51   1147s] #Total wire length on LAYER M8 = 0 um.
[12/09 15:30:51   1147s] #Total wire length on LAYER M9 = 0 um.
[12/09 15:30:51   1147s] #Total number of vias = 77761
[12/09 15:30:51   1147s] #Up-Via Summary (total 77761):
[12/09 15:30:51   1147s] #           
[12/09 15:30:51   1147s] #-----------------------
[12/09 15:30:51   1147s] # M1              31425
[12/09 15:30:51   1147s] # M2              29086
[12/09 15:30:51   1147s] # M3              17232
[12/09 15:30:51   1147s] # M4                 18
[12/09 15:30:51   1147s] #-----------------------
[12/09 15:30:51   1147s] #                 77761 
[12/09 15:30:51   1147s] #
[12/09 15:30:51   1147s] #Total number of DRC violations = 3
[12/09 15:30:51   1147s] #Total number of violations on LAYER M1 = 0
[12/09 15:30:51   1147s] #Total number of violations on LAYER M2 = 0
[12/09 15:30:51   1147s] #Total number of violations on LAYER M3 = 1
[12/09 15:30:51   1147s] #Total number of violations on LAYER M4 = 2
[12/09 15:30:51   1147s] #Total number of violations on LAYER M5 = 0
[12/09 15:30:51   1147s] #Total number of violations on LAYER M6 = 0
[12/09 15:30:51   1147s] #Total number of violations on LAYER M7 = 0
[12/09 15:30:51   1147s] #Total number of violations on LAYER M8 = 0
[12/09 15:30:51   1147s] #Total number of violations on LAYER M9 = 0
[12/09 15:30:51   1147s] ### Time Record (Detail Routing) is uninstalled.
[12/09 15:30:51   1147s] #Cpu time = 00:03:15
[12/09 15:30:51   1147s] #Elapsed time = 00:01:42
[12/09 15:30:51   1147s] #Increased memory = 0.91 (MB)
[12/09 15:30:51   1147s] #Total memory = 2602.68 (MB)
[12/09 15:30:51   1147s] #Peak memory = 2753.52 (MB)
[12/09 15:30:51   1147s] #Skip updating routing design signature in db-snapshot flow
[12/09 15:30:51   1147s] #detailRoute Statistics:
[12/09 15:30:51   1147s] #Cpu time = 00:03:15
[12/09 15:30:51   1147s] #Elapsed time = 00:01:42
[12/09 15:30:51   1147s] #Increased memory = 0.91 (MB)
[12/09 15:30:51   1147s] #Total memory = 2602.68 (MB)
[12/09 15:30:51   1147s] #Peak memory = 2753.52 (MB)
[12/09 15:30:51   1147s] ### Time Record (DB Export) is installed.
[12/09 15:30:51   1147s] ### export design design signature (68): route=2084213293 fixed_route=1765533348 flt_obj=0 vio=2096244052 swire=282492057 shield_wire=1 net_attr=1829882440 dirty_area=0 del_dirty_area=0 cell=944168742 placement=963904784 pin_access=2096170339 inst_pattern=1
[12/09 15:30:53   1149s] ### Time Record (DB Export) is uninstalled.
[12/09 15:30:53   1149s] ### Time Record (Post Callback) is installed.
[12/09 15:30:53   1149s] ### Time Record (Post Callback) is uninstalled.
[12/09 15:30:53   1149s] #
[12/09 15:30:53   1149s] #globalDetailRoute statistics:
[12/09 15:30:53   1149s] #Cpu time = 00:03:46
[12/09 15:30:53   1149s] #Elapsed time = 00:02:10
[12/09 15:30:53   1149s] #Increased memory = 167.38 (MB)
[12/09 15:30:53   1149s] #Total memory = 2590.18 (MB)
[12/09 15:30:53   1149s] #Peak memory = 2753.52 (MB)
[12/09 15:30:53   1149s] #Number of warnings = 2
[12/09 15:30:53   1149s] #Total number of warnings = 6
[12/09 15:30:53   1149s] #Number of fails = 0
[12/09 15:30:53   1149s] #Total number of fails = 0
[12/09 15:30:53   1149s] #Complete globalDetailRoute on Fri Dec  9 15:30:53 2022
[12/09 15:30:53   1149s] #
[12/09 15:30:53   1149s] ### import design signature (69): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=2096170339 inst_pattern=1
[12/09 15:30:53   1149s] ### Time Record (globalDetailRoute) is uninstalled.
[12/09 15:30:53   1149s] ### 
[12/09 15:30:53   1149s] ###   Scalability Statistics
[12/09 15:30:53   1149s] ### 
[12/09 15:30:53   1149s] ### --------------------------------+----------------+----------------+----------------+
[12/09 15:30:53   1149s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[12/09 15:30:53   1149s] ### --------------------------------+----------------+----------------+----------------+
[12/09 15:30:53   1149s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/09 15:30:53   1149s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/09 15:30:53   1149s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/09 15:30:53   1149s] ###   DB Import                     |        00:00:03|        00:00:03|             0.9|
[12/09 15:30:53   1149s] ###   DB Export                     |        00:00:02|        00:00:02|             1.0|
[12/09 15:30:53   1149s] ###   Cell Pin Access               |        00:00:14|        00:00:07|             2.0|
[12/09 15:30:53   1149s] ###   Data Preparation              |        00:00:03|        00:00:05|             0.7|
[12/09 15:30:53   1149s] ###   Detail Routing                |        00:03:15|        00:01:42|             1.9|
[12/09 15:30:53   1149s] ###   Line Assignment               |        00:00:06|        00:00:09|             0.7|
[12/09 15:30:53   1149s] ###   Entire Command                |        00:03:46|        00:02:10|             1.7|
[12/09 15:30:53   1149s] ### --------------------------------+----------------+----------------+----------------+
[12/09 15:30:53   1149s] ### 
[12/09 15:30:53   1149s] % End globalDetailRoute (date=12/09 15:30:53, total cpu=0:03:46, real=0:02:10, peak res=2701.5M, current mem=2583.9M)
[12/09 15:30:53   1149s]         NanoRoute done. (took cpu=0:03:46 real=0:02:10)
[12/09 15:30:53   1149s]       Clock detailed routing done.
[12/09 15:30:53   1149s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[12/09 15:30:53   1149s] Skipping check of guided vs. routed net lengths.
[12/09 15:30:53   1149s] Set FIXED routing status on 359 net(s)
[12/09 15:30:53   1149s] Set FIXED placed status on 358 instance(s)
[12/09 15:30:53   1149s]       Route Remaining Unrouted Nets...
[12/09 15:30:53   1149s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[12/09 15:30:53   1149s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2976.2M, EPOCH TIME: 1670621453.696291
[12/09 15:30:53   1149s] All LLGs are deleted
[12/09 15:30:53   1149s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2976.2M, EPOCH TIME: 1670621453.696421
[12/09 15:30:53   1149s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.089, REAL:0.094, MEM:2976.2M, EPOCH TIME: 1670621453.790048
[12/09 15:30:53   1149s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.089, REAL:0.094, MEM:2976.2M, EPOCH TIME: 1670621453.790470
[12/09 15:30:53   1149s] ### Creating LA Mngr. totSessionCpu=0:19:09 mem=2976.2M
[12/09 15:30:53   1149s] ### Creating LA Mngr, finished. totSessionCpu=0:19:09 mem=2976.2M
[12/09 15:30:53   1149s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2976.23 MB )
[12/09 15:30:53   1149s] (I)      ==================== Layers =====================
[12/09 15:30:53   1149s] (I)      +-----+----+---------+---------+--------+-------+
[12/09 15:30:53   1149s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/09 15:30:53   1149s] (I)      +-----+----+---------+---------+--------+-------+
[12/09 15:30:53   1149s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/09 15:30:53   1149s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/09 15:30:53   1149s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/09 15:30:53   1149s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/09 15:30:53   1149s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/09 15:30:53   1149s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/09 15:30:53   1149s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/09 15:30:53   1149s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/09 15:30:53   1149s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/09 15:30:53   1149s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/09 15:30:53   1149s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/09 15:30:53   1149s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/09 15:30:53   1149s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/09 15:30:53   1149s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/09 15:30:53   1149s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/09 15:30:53   1149s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/09 15:30:53   1149s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/09 15:30:53   1149s] (I)      +-----+----+---------+---------+--------+-------+
[12/09 15:30:53   1149s] (I)      |  64 | 64 |     RVT | implant |        |       |
[12/09 15:30:53   1149s] (I)      |  65 | 65 |     HVT | implant |        |       |
[12/09 15:30:53   1149s] (I)      |  66 | 66 |     LVT | implant |        |       |
[12/09 15:30:53   1149s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[12/09 15:30:53   1149s] (I)      |  67 | 67 | OVERLAP | overlap |        |       |
[12/09 15:30:53   1149s] (I)      +-----+----+---------+---------+--------+-------+
[12/09 15:30:53   1149s] (I)      Started Import and model ( Curr Mem: 2976.23 MB )
[12/09 15:30:53   1149s] (I)      Default power domain name = toplevel_498
[12/09 15:30:53   1149s] .== Non-default Options ==
[12/09 15:30:55   1150s] (I)      Maximum routing layer                              : 6
[12/09 15:30:55   1150s] (I)      Number of threads                                  : 4
[12/09 15:30:55   1150s] (I)      Method to set GCell size                           : row
[12/09 15:30:55   1150s] (I)      Counted 10037 PG shapes. We will not process PG shapes layer by layer.
[12/09 15:30:55   1150s] (I)      Use row-based GCell size
[12/09 15:30:55   1150s] (I)      Use row-based GCell align
[12/09 15:30:55   1150s] (I)      layer 0 area = 168000
[12/09 15:30:55   1150s] (I)      layer 1 area = 208000
[12/09 15:30:55   1150s] (I)      layer 2 area = 208000
[12/09 15:30:55   1150s] (I)      layer 3 area = 208000
[12/09 15:30:55   1150s] (I)      layer 4 area = 208000
[12/09 15:30:55   1150s] (I)      layer 5 area = 208000
[12/09 15:30:55   1150s] (I)      GCell unit size   : 4000
[12/09 15:30:55   1150s] (I)      GCell multiplier  : 1
[12/09 15:30:55   1150s] (I)      GCell row height  : 4000
[12/09 15:30:55   1150s] (I)      Actual row height : 4000
[12/09 15:30:55   1150s] (I)      GCell align ref   : 0 0
[12/09 15:30:55   1150s] [NR-eGR] Track table information for default rule: 
[12/09 15:30:55   1150s] [NR-eGR] M1 has no routable track
[12/09 15:30:55   1150s] [NR-eGR] M2 has single uniform track structure
[12/09 15:30:55   1150s] [NR-eGR] M3 has single uniform track structure
[12/09 15:30:55   1150s] [NR-eGR] M4 has single uniform track structure
[12/09 15:30:55   1150s] [NR-eGR] M5 has single uniform track structure
[12/09 15:30:55   1150s] [NR-eGR] M6 has single uniform track structure
[12/09 15:30:55   1150s] (I)      =============== Default via ================
[12/09 15:30:55   1150s] (I)      +---+------------------+-------------------+
[12/09 15:30:55   1150s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[12/09 15:30:55   1150s] (I)      +---+------------------+-------------------+
[12/09 15:30:55   1150s] (I)      | 1 |    3  VIA1_X     |   35  VIA1_2CUT_N |
[12/09 15:30:55   1150s] (I)      | 2 |    7  VIA2_X     |   37  VIA2_2CUT_E |
[12/09 15:30:55   1150s] (I)      | 3 |   11  VIA3_X     |   41  VIA3_2CUT_E |
[12/09 15:30:55   1150s] (I)      | 4 |   15  VIA4_X     |   45  VIA4_2CUT_E |
[12/09 15:30:55   1150s] (I)      | 5 |   19  VIA5_X     |   51  VIA5_2CUT_N |
[12/09 15:30:55   1150s] (I)      | 6 |   23  VIA6_X     |   53  VIA6_2CUT_E |
[12/09 15:30:55   1150s] (I)      | 7 |   27  VIA7_X     |   57  VIA7_2CUT_E |
[12/09 15:30:55   1150s] (I)      | 8 |   31  VIA8_X     |   61  VIA8_2CUT_E |
[12/09 15:30:55   1150s] (I)      +---+------------------+-------------------+
[12/09 15:30:55   1150s] [NR-eGR] Read 16854 PG shapes
[12/09 15:30:55   1150s] [NR-eGR] Read 0 clock shapes
[12/09 15:30:55   1150s] [NR-eGR] Read 0 other shapes
[12/09 15:30:55   1150s] [NR-eGR] #Routing Blockages  : 0
[12/09 15:30:55   1150s] [NR-eGR] #Instance Blockages : 0
[12/09 15:30:55   1150s] [NR-eGR] #PG Blockages       : 16854
[12/09 15:30:55   1150s] [NR-eGR] #Halo Blockages     : 0
[12/09 15:30:55   1150s] [NR-eGR] #Boundary Blockages : 0
[12/09 15:30:55   1150s] [NR-eGR] #Clock Blockages    : 0
[12/09 15:30:55   1150s] [NR-eGR] #Other Blockages    : 0
[12/09 15:30:55   1150s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/09 15:30:55   1150s] [NR-eGR] Num Prerouted Nets = 359  Num Prerouted Wires = 73718
[12/09 15:30:55   1150s] [NR-eGR] Read 155129 nets ( ignored 359 )
[12/09 15:30:55   1150s] (I)      early_global_route_priority property id does not exist.
[12/09 15:30:55   1150s] (I)      Read Num Blocks=16854  Num Prerouted Wires=73718  Num CS=0
[12/09 15:30:55   1150s] (I)      Layer 1 (V) : #blockages 4812 : #preroutes 38608
[12/09 15:30:55   1150s] (I)      Layer 2 (H) : #blockages 4812 : #preroutes 31110
[12/09 15:30:55   1150s] (I)      Layer 3 (V) : #blockages 4812 : #preroutes 3991
[12/09 15:30:55   1150s] (I)      Layer 4 (H) : #blockages 2418 : #preroutes 7
[12/09 15:30:55   1150s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[12/09 15:30:55   1150s] (I)      Number of ignored nets                =    359
[12/09 15:30:55   1150s] (I)      Number of connected nets              =      0
[12/09 15:30:55   1150s] (I)      Number of fixed nets                  =    359.  Ignored: Yes
[12/09 15:30:55   1150s] (I)      Number of clock nets                  =    359.  Ignored: No
[12/09 15:30:55   1150s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/09 15:30:55   1150s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/09 15:30:55   1150s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/09 15:30:55   1150s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/09 15:30:55   1150s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/09 15:30:55   1150s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/09 15:30:55   1150s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/09 15:30:55   1150s] (I)      Ndr track 0 does not exist
[12/09 15:30:55   1150s] (I)      Ndr track 0 does not exist
[12/09 15:30:55   1150s] (I)      ---------------------Grid Graph Info--------------------
[12/09 15:30:55   1150s] (I)      Routing area        : (0, 0) - (1600000, 1600000)
[12/09 15:30:55   1150s] (I)      Core area           : (0, 0) - (1600000, 1600000)
[12/09 15:30:55   1150s] (I)      Site width          :   400  (dbu)
[12/09 15:30:55   1150s] (I)      Row height          :  4000  (dbu)
[12/09 15:30:55   1150s] (I)      GCell row height    :  4000  (dbu)
[12/09 15:30:55   1150s] (I)      GCell width         :  4000  (dbu)
[12/09 15:30:55   1150s] (I)      GCell height        :  4000  (dbu)
[12/09 15:30:55   1150s] (I)      Grid                :   400   400     6
[12/09 15:30:55   1150s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/09 15:30:55   1150s] (I)      Vertical capacity   :     0  4000     0  4000     0  4000
[12/09 15:30:55   1150s] (I)      Horizontal capacity :     0     0  4000     0  4000     0
[12/09 15:30:55   1150s] (I)      Default wire width  :   180   200   200   200   200   200
[12/09 15:30:55   1150s] (I)      Default wire space  :   180   200   200   200   200   200
[12/09 15:30:55   1150s] (I)      Default wire pitch  :   360   400   400   400   400   400
[12/09 15:30:55   1150s] (I)      Default pitch size  :   360   400   400   400   400   400
[12/09 15:30:55   1150s] (I)      First track coord   :     0   200   200   200   200   200
[12/09 15:30:55   1150s] (I)      Num tracks per GCell: 11.11 10.00 10.00 10.00 10.00 10.00
[12/09 15:30:55   1150s] (I)      Total num of tracks :     0  4000  4000  4000  4000  4000
[12/09 15:30:55   1150s] (I)      Num of masks        :     1     1     1     1     1     1
[12/09 15:30:55   1150s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/09 15:30:55   1150s] (I)      --------------------------------------------------------
[12/09 15:30:55   1150s] 
[12/09 15:30:55   1150s] [NR-eGR] ============ Routing rule table ============
[12/09 15:30:55   1150s] [NR-eGR] Rule id: 0  Nets: 0
[12/09 15:30:55   1150s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[12/09 15:30:55   1150s] (I)                    Layer    2    3    4    5    6 
[12/09 15:30:55   1150s] (I)                    Pitch  800  800  800  800  800 
[12/09 15:30:55   1150s] (I)             #Used tracks    2    2    2    2    2 
[12/09 15:30:55   1150s] (I)       #Fully used tracks    1    1    1    1    1 
[12/09 15:30:55   1150s] [NR-eGR] Rule id: 1  Nets: 154770
[12/09 15:30:55   1150s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/09 15:30:55   1150s] (I)                    Layer    2    3    4    5    6 
[12/09 15:30:55   1150s] (I)                    Pitch  400  400  400  400  400 
[12/09 15:30:55   1150s] (I)             #Used tracks    1    1    1    1    1 
[12/09 15:30:55   1150s] (I)       #Fully used tracks    1    1    1    1    1 
[12/09 15:30:55   1150s] [NR-eGR] ========================================
[12/09 15:30:55   1150s] [NR-eGR] 
[12/09 15:30:55   1150s] (I)      =============== Blocked Tracks ===============
[12/09 15:30:55   1150s] (I)      +-------+---------+----------+---------------+
[12/09 15:30:55   1150s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/09 15:30:55   1150s] (I)      +-------+---------+----------+---------------+
[12/09 15:30:55   1150s] (I)      |     1 |       0 |        0 |         0.00% |
[12/09 15:30:55   1150s] (I)      |     2 | 1600000 |    30800 |         1.93% |
[12/09 15:30:55   1150s] (I)      |     3 | 1600000 |    14400 |         0.90% |
[12/09 15:30:55   1150s] (I)      |     4 | 1600000 |    30800 |         1.93% |
[12/09 15:30:55   1150s] (I)      |     5 | 1600000 |    64000 |         4.00% |
[12/09 15:30:55   1150s] (I)      |     6 | 1600000 |        0 |         0.00% |
[12/09 15:30:55   1150s] (I)      +-------+---------+----------+---------------+
[12/09 15:30:55   1150s] (I)      Finished Import and model ( CPU: 1.24 sec, Real: 1.69 sec, Curr Mem: 3146.71 MB )
[12/09 15:30:55   1150s] (I)      Reset routing kernel
[12/09 15:30:55   1150s] (I)      Started Global Routing ( Curr Mem: 3146.71 MB )
[12/09 15:30:55   1150s] (I)      totalPins=549210  totalGlobalPin=530734 (96.64%)
[12/09 15:30:55   1151s] (I)      total 2D Cap : 7930800 = (3152800 H, 4778000 V)
[12/09 15:30:55   1151s] [NR-eGR] Layer group 1: route 154770 net(s) in layer range [2, 6]
[12/09 15:30:55   1151s] (I)      
[12/09 15:30:55   1151s] (I)      ============  Phase 1a Route ============
[12/09 15:30:56   1152s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/09 15:30:56   1152s] (I)      Usage: 1581957 = (840219 H, 741738 V) = (26.65% H, 15.52% V) = (1.680e+06um H, 1.483e+06um V)
[12/09 15:30:56   1152s] (I)      
[12/09 15:30:56   1152s] (I)      ============  Phase 1b Route ============
[12/09 15:30:57   1152s] (I)      Usage: 1582135 = (840275 H, 741860 V) = (26.65% H, 15.53% V) = (1.681e+06um H, 1.484e+06um V)
[12/09 15:30:57   1152s] (I)      Overflow of layer group 1: 0.08% H + 0.00% V. EstWL: 3.164270e+06um
[12/09 15:30:57   1152s] (I)      Congestion metric : 0.08%H 0.00%V, 0.08%HV
[12/09 15:30:57   1152s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/09 15:30:57   1152s] (I)      
[12/09 15:30:57   1152s] (I)      ============  Phase 1c Route ============
[12/09 15:30:57   1152s] (I)      Level2 Grid: 80 x 80
[12/09 15:30:57   1152s] (I)      Usage: 1582135 = (840275 H, 741860 V) = (26.65% H, 15.53% V) = (1.681e+06um H, 1.484e+06um V)
[12/09 15:30:57   1152s] (I)      
[12/09 15:30:57   1152s] (I)      ============  Phase 1d Route ============
[12/09 15:30:57   1152s] (I)      Usage: 1582265 = (840285 H, 741980 V) = (26.65% H, 15.53% V) = (1.681e+06um H, 1.484e+06um V)
[12/09 15:30:57   1152s] (I)      
[12/09 15:30:57   1152s] (I)      ============  Phase 1e Route ============
[12/09 15:30:57   1152s] (I)      Usage: 1582265 = (840285 H, 741980 V) = (26.65% H, 15.53% V) = (1.681e+06um H, 1.484e+06um V)
[12/09 15:30:57   1152s] [NR-eGR] Early Global Route overflow of layer group 1: 0.08% H + 0.00% V. EstWL: 3.164530e+06um
[12/09 15:30:57   1152s] (I)      
[12/09 15:30:57   1152s] (I)      ============  Phase 1l Route ============
[12/09 15:30:58   1153s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/09 15:30:58   1153s] (I)      Layer  2:    1586783    694666       105           0     1596000    ( 0.00%) 
[12/09 15:30:58   1153s] (I)      Layer  3:    1586081    730304       190           0     1596000    ( 0.00%) 
[12/09 15:30:58   1153s] (I)      Layer  4:    1586783    369025         1           0     1596000    ( 0.00%) 
[12/09 15:30:58   1153s] (I)      Layer  5:    1564328    266630       441           0     1596000    ( 0.00%) 
[12/09 15:30:58   1153s] (I)      Layer  6:    1596000     40092         1           0     1596000    ( 0.00%) 
[12/09 15:30:58   1153s] (I)      Total:       7919975   2100717       738           0     7980000    ( 0.00%) 
[12/09 15:30:58   1153s] (I)      
[12/09 15:30:58   1153s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/09 15:30:58   1153s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[12/09 15:30:58   1153s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[12/09 15:30:58   1153s] [NR-eGR]        Layer             (1-2)             (3-4)             (5-6)               (7)    OverCon
[12/09 15:30:58   1153s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/09 15:30:58   1153s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/09 15:30:58   1153s] [NR-eGR]      M2 ( 2)        91( 0.06%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[12/09 15:30:58   1153s] [NR-eGR]      M3 ( 3)       147( 0.09%)         5( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.10%) 
[12/09 15:30:58   1153s] [NR-eGR]      M4 ( 4)         1( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/09 15:30:58   1153s] [NR-eGR]      M5 ( 5)       239( 0.15%)        33( 0.02%)         3( 0.00%)         1( 0.00%)   ( 0.17%) 
[12/09 15:30:58   1153s] [NR-eGR]      M6 ( 6)         1( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/09 15:30:58   1153s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/09 15:30:58   1153s] [NR-eGR]        Total       479( 0.06%)        39( 0.00%)         3( 0.00%)         1( 0.00%)   ( 0.07%) 
[12/09 15:30:58   1153s] [NR-eGR] 
[12/09 15:30:58   1153s] (I)      Finished Global Routing ( CPU: 2.98 sec, Real: 2.73 sec, Curr Mem: 3190.71 MB )
[12/09 15:30:58   1153s] (I)      total 2D Cap : 7936800 = (3155200 H, 4781600 V)
[12/09 15:30:58   1153s] [NR-eGR] Overflow after Early Global Route 0.03% H + 0.00% V
[12/09 15:30:58   1153s] (I)      ============= Track Assignment ============
[12/09 15:30:58   1153s] (I)      Started Track Assignment (4T) ( Curr Mem: 3190.71 MB )
[12/09 15:30:58   1153s] (I)      Initialize Track Assignment ( max pin layer : 9 )
[12/09 15:30:58   1153s] (I)      Run Multi-thread track assignment
[12/09 15:30:59   1156s] (I)      Finished Track Assignment (4T) ( CPU: 2.72 sec, Real: 1.45 sec, Curr Mem: 3190.71 MB )
[12/09 15:30:59   1156s] (I)      Started Export ( Curr Mem: 3190.71 MB )
[12/09 15:31:01   1157s] [NR-eGR]             Length (um)     Vias 
[12/09 15:31:01   1157s] [NR-eGR] ---------------------------------
[12/09 15:31:01   1157s] [NR-eGR]  M1  (1H)             0   580618 
[12/09 15:31:01   1157s] [NR-eGR]  M2  (2V)        944468   821471 
[12/09 15:31:01   1157s] [NR-eGR]  M3  (3H)       1277332   131296 
[12/09 15:31:01   1157s] [NR-eGR]  M4  (4V)        631860    57145 
[12/09 15:31:01   1157s] [NR-eGR]  M5  (5H)        533534     4891 
[12/09 15:31:01   1157s] [NR-eGR]  M6  (6V)         80467        0 
[12/09 15:31:01   1157s] [NR-eGR]  M7  (7H)             0        0 
[12/09 15:31:01   1157s] [NR-eGR]  M8  (8V)             0        0 
[12/09 15:31:01   1157s] [NR-eGR]  M9  (9H)             0        0 
[12/09 15:31:01   1157s] [NR-eGR] ---------------------------------
[12/09 15:31:01   1157s] [NR-eGR]      Total      3467660  1595421 
[12/09 15:31:01   1157s] [NR-eGR] --------------------------------------------------------------------------
[12/09 15:31:01   1157s] [NR-eGR] Total half perimeter of net bounding box: 2647205um
[12/09 15:31:01   1157s] [NR-eGR] Total length: 3467660um, number of vias: 1595421
[12/09 15:31:01   1157s] [NR-eGR] --------------------------------------------------------------------------
[12/09 15:31:01   1157s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[12/09 15:31:01   1157s] [NR-eGR] --------------------------------------------------------------------------
[12/09 15:31:01   1158s] (I)      Finished Export ( CPU: 1.84 sec, Real: 1.57 sec, Curr Mem: 3190.71 MB )
[12/09 15:31:01   1158s] [NR-eGR] Finished Early Global Route kernel ( CPU: 8.92 sec, Real: 7.68 sec, Curr Mem: 3190.71 MB )
[12/09 15:31:01   1158s] (I)      ======================================== Runtime Summary ========================================
[12/09 15:31:01   1158s] (I)       Step                                              %       Start      Finish      Real       CPU 
[12/09 15:31:01   1158s] (I)      -------------------------------------------------------------------------------------------------
[12/09 15:31:01   1158s] (I)       Early Global Route kernel                   100.00%  700.07 sec  707.75 sec  7.68 sec  8.92 sec 
[12/09 15:31:01   1158s] (I)       +-Import and model                           22.06%  700.08 sec  701.77 sec  1.69 sec  1.24 sec 
[12/09 15:31:01   1158s] (I)       | +-Create place DB                          15.68%  700.08 sec  701.28 sec  1.20 sec  0.86 sec 
[12/09 15:31:01   1158s] (I)       | | +-Import place data                      15.68%  700.08 sec  701.28 sec  1.20 sec  0.86 sec 
[12/09 15:31:01   1158s] (I)       | | | +-Read instances and placement          3.65%  700.08 sec  700.36 sec  0.28 sec  0.25 sec 
[12/09 15:31:01   1158s] (I)       | | | +-Read nets                            12.03%  700.36 sec  701.28 sec  0.92 sec  0.60 sec 
[12/09 15:31:01   1158s] (I)       | +-Create route DB                           5.63%  701.28 sec  701.71 sec  0.43 sec  0.33 sec 
[12/09 15:31:01   1158s] (I)       | | +-Import route data (4T)                  5.63%  701.28 sec  701.71 sec  0.43 sec  0.33 sec 
[12/09 15:31:01   1158s] (I)       | | | +-Read blockages ( Layer 2-6 )          0.83%  701.29 sec  701.35 sec  0.06 sec  0.04 sec 
[12/09 15:31:01   1158s] (I)       | | | | +-Read routing blockages              0.00%  701.29 sec  701.29 sec  0.00 sec  0.00 sec 
[12/09 15:31:01   1158s] (I)       | | | | +-Read instance blockages             0.79%  701.29 sec  701.35 sec  0.06 sec  0.04 sec 
[12/09 15:31:01   1158s] (I)       | | | | +-Read PG blockages                   0.04%  701.35 sec  701.35 sec  0.00 sec  0.00 sec 
[12/09 15:31:01   1158s] (I)       | | | | +-Read clock blockages                0.00%  701.35 sec  701.35 sec  0.00 sec  0.00 sec 
[12/09 15:31:01   1158s] (I)       | | | | +-Read other blockages                0.00%  701.35 sec  701.35 sec  0.00 sec  0.00 sec 
[12/09 15:31:01   1158s] (I)       | | | | +-Read boundary cut boxes             0.00%  701.35 sec  701.35 sec  0.00 sec  0.00 sec 
[12/09 15:31:01   1158s] (I)       | | | +-Read blackboxes                       0.00%  701.35 sec  701.35 sec  0.00 sec  0.00 sec 
[12/09 15:31:01   1158s] (I)       | | | +-Read prerouted                        0.78%  701.35 sec  701.41 sec  0.06 sec  0.03 sec 
[12/09 15:31:01   1158s] (I)       | | | +-Read unlegalized nets                 0.52%  701.41 sec  701.45 sec  0.04 sec  0.04 sec 
[12/09 15:31:01   1158s] (I)       | | | +-Read nets                             1.40%  701.45 sec  701.56 sec  0.11 sec  0.06 sec 
[12/09 15:31:01   1158s] (I)       | | | +-Set up via pillars                    0.03%  701.58 sec  701.58 sec  0.00 sec  0.00 sec 
[12/09 15:31:01   1158s] (I)       | | | +-Initialize 3D grid graph              0.05%  701.59 sec  701.60 sec  0.00 sec  0.00 sec 
[12/09 15:31:01   1158s] (I)       | | | +-Model blockage capacity               1.28%  701.60 sec  701.69 sec  0.10 sec  0.09 sec 
[12/09 15:31:01   1158s] (I)       | | | | +-Initialize 3D capacity              1.22%  701.60 sec  701.69 sec  0.09 sec  0.09 sec 
[12/09 15:31:01   1158s] (I)       | +-Read aux data                             0.00%  701.71 sec  701.71 sec  0.00 sec  0.00 sec 
[12/09 15:31:01   1158s] (I)       | +-Others data preparation                   0.20%  701.71 sec  701.73 sec  0.02 sec  0.02 sec 
[12/09 15:31:01   1158s] (I)       | +-Create route kernel                       0.06%  701.73 sec  701.73 sec  0.00 sec  0.00 sec 
[12/09 15:31:01   1158s] (I)       +-Global Routing                             35.60%  701.77 sec  704.50 sec  2.73 sec  2.98 sec 
[12/09 15:31:01   1158s] (I)       | +-Initialization                            1.05%  701.77 sec  701.85 sec  0.08 sec  0.05 sec 
[12/09 15:31:01   1158s] (I)       | +-Net group 1                              33.73%  701.86 sec  704.44 sec  2.59 sec  2.89 sec 
[12/09 15:31:01   1158s] (I)       | | +-Generate topology (4T)                  1.62%  701.86 sec  701.98 sec  0.12 sec  0.19 sec 
[12/09 15:31:01   1158s] (I)       | | +-Phase 1a                               15.00%  702.01 sec  703.17 sec  1.15 sec  1.12 sec 
[12/09 15:31:01   1158s] (I)       | | | +-Pattern routing (4T)                  9.85%  702.01 sec  702.77 sec  0.76 sec  0.86 sec 
[12/09 15:31:01   1158s] (I)       | | | +-Pattern Routing Avoiding Blockages    2.92%  702.77 sec  702.99 sec  0.22 sec  0.12 sec 
[12/09 15:31:01   1158s] (I)       | | | +-Add via demand to 2D                  2.22%  702.99 sec  703.17 sec  0.17 sec  0.14 sec 
[12/09 15:31:01   1158s] (I)       | | +-Phase 1b                                3.69%  703.17 sec  703.45 sec  0.28 sec  0.32 sec 
[12/09 15:31:01   1158s] (I)       | | | +-Monotonic routing (4T)                3.65%  703.17 sec  703.45 sec  0.28 sec  0.31 sec 
[12/09 15:31:01   1158s] (I)       | | +-Phase 1c                                0.66%  703.45 sec  703.50 sec  0.05 sec  0.05 sec 
[12/09 15:31:01   1158s] (I)       | | | +-Two level Routing                     0.66%  703.45 sec  703.50 sec  0.05 sec  0.05 sec 
[12/09 15:31:01   1158s] (I)       | | | | +-Two Level Routing (Regular)         0.46%  703.45 sec  703.49 sec  0.04 sec  0.04 sec 
[12/09 15:31:01   1158s] (I)       | | | | +-Two Level Routing (Strong)          0.16%  703.49 sec  703.50 sec  0.01 sec  0.01 sec 
[12/09 15:31:01   1158s] (I)       | | +-Phase 1d                                3.07%  703.50 sec  703.74 sec  0.24 sec  0.20 sec 
[12/09 15:31:01   1158s] (I)       | | | +-Detoured routing                      3.07%  703.50 sec  703.74 sec  0.24 sec  0.20 sec 
[12/09 15:31:01   1158s] (I)       | | +-Phase 1e                                0.01%  703.74 sec  703.74 sec  0.00 sec  0.00 sec 
[12/09 15:31:01   1158s] (I)       | | | +-Route legalization                    0.00%  703.74 sec  703.74 sec  0.00 sec  0.00 sec 
[12/09 15:31:01   1158s] (I)       | | +-Phase 1l                                9.22%  703.74 sec  704.44 sec  0.71 sec  0.98 sec 
[12/09 15:31:01   1158s] (I)       | | | +-Layer assignment (4T)                 9.07%  703.75 sec  704.44 sec  0.70 sec  0.97 sec 
[12/09 15:31:01   1158s] (I)       | +-Clean cong LA                             0.00%  704.44 sec  704.44 sec  0.00 sec  0.00 sec 
[12/09 15:31:01   1158s] (I)       +-Export 3D cong map                          1.21%  704.50 sec  704.59 sec  0.09 sec  0.03 sec 
[12/09 15:31:01   1158s] (I)       | +-Export 2D cong map                        0.37%  704.57 sec  704.59 sec  0.03 sec  0.01 sec 
[12/09 15:31:01   1158s] (I)       +-Extract Global 3D Wires                     0.71%  704.60 sec  704.66 sec  0.05 sec  0.04 sec 
[12/09 15:31:01   1158s] (I)       +-Track Assignment (4T)                      18.89%  704.66 sec  706.11 sec  1.45 sec  2.72 sec 
[12/09 15:31:01   1158s] (I)       | +-Initialization                            0.21%  704.66 sec  704.67 sec  0.02 sec  0.01 sec 
[12/09 15:31:01   1158s] (I)       | +-Track Assignment Kernel                  18.59%  704.67 sec  706.10 sec  1.43 sec  2.71 sec 
[12/09 15:31:01   1158s] (I)       | +-Free Memory                               0.09%  706.10 sec  706.11 sec  0.01 sec  0.00 sec 
[12/09 15:31:01   1158s] (I)       +-Export                                     20.48%  706.11 sec  707.68 sec  1.57 sec  1.84 sec 
[12/09 15:31:01   1158s] (I)       | +-Export DB wires                           9.83%  706.11 sec  706.86 sec  0.75 sec  1.09 sec 
[12/09 15:31:01   1158s] (I)       | | +-Export all nets (4T)                    6.84%  706.23 sec  706.75 sec  0.52 sec  0.81 sec 
[12/09 15:31:01   1158s] (I)       | | +-Set wire vias (4T)                      1.41%  706.75 sec  706.86 sec  0.11 sec  0.21 sec 
[12/09 15:31:01   1158s] (I)       | +-Report wirelength                         6.76%  706.86 sec  707.38 sec  0.52 sec  0.37 sec 
[12/09 15:31:01   1158s] (I)       | +-Update net boxes                          3.88%  707.38 sec  707.68 sec  0.30 sec  0.38 sec 
[12/09 15:31:01   1158s] (I)       | +-Update timing                             0.00%  707.68 sec  707.68 sec  0.00 sec  0.00 sec 
[12/09 15:31:01   1158s] (I)       +-Postprocess design                          0.00%  707.68 sec  707.68 sec  0.00 sec  0.00 sec 
[12/09 15:31:01   1158s] (I)      ======================= Summary by functions ========================
[12/09 15:31:01   1158s] (I)       Lv  Step                                      %      Real       CPU 
[12/09 15:31:01   1158s] (I)      ---------------------------------------------------------------------
[12/09 15:31:01   1158s] (I)        0  Early Global Route kernel           100.00%  7.68 sec  8.92 sec 
[12/09 15:31:01   1158s] (I)        1  Global Routing                       35.60%  2.73 sec  2.98 sec 
[12/09 15:31:01   1158s] (I)        1  Import and model                     22.06%  1.69 sec  1.24 sec 
[12/09 15:31:01   1158s] (I)        1  Export                               20.48%  1.57 sec  1.84 sec 
[12/09 15:31:01   1158s] (I)        1  Track Assignment (4T)                18.89%  1.45 sec  2.72 sec 
[12/09 15:31:01   1158s] (I)        1  Export 3D cong map                    1.21%  0.09 sec  0.03 sec 
[12/09 15:31:01   1158s] (I)        1  Extract Global 3D Wires               0.71%  0.05 sec  0.04 sec 
[12/09 15:31:01   1158s] (I)        1  Postprocess design                    0.00%  0.00 sec  0.00 sec 
[12/09 15:31:01   1158s] (I)        2  Net group 1                          33.73%  2.59 sec  2.89 sec 
[12/09 15:31:01   1158s] (I)        2  Track Assignment Kernel              18.59%  1.43 sec  2.71 sec 
[12/09 15:31:01   1158s] (I)        2  Create place DB                      15.68%  1.20 sec  0.86 sec 
[12/09 15:31:01   1158s] (I)        2  Export DB wires                       9.83%  0.75 sec  1.09 sec 
[12/09 15:31:01   1158s] (I)        2  Report wirelength                     6.76%  0.52 sec  0.37 sec 
[12/09 15:31:01   1158s] (I)        2  Create route DB                       5.63%  0.43 sec  0.33 sec 
[12/09 15:31:01   1158s] (I)        2  Update net boxes                      3.88%  0.30 sec  0.38 sec 
[12/09 15:31:01   1158s] (I)        2  Initialization                        1.26%  0.10 sec  0.06 sec 
[12/09 15:31:01   1158s] (I)        2  Export 2D cong map                    0.37%  0.03 sec  0.01 sec 
[12/09 15:31:01   1158s] (I)        2  Others data preparation               0.20%  0.02 sec  0.02 sec 
[12/09 15:31:01   1158s] (I)        2  Free Memory                           0.09%  0.01 sec  0.00 sec 
[12/09 15:31:01   1158s] (I)        2  Create route kernel                   0.06%  0.00 sec  0.00 sec 
[12/09 15:31:01   1158s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[12/09 15:31:01   1158s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/09 15:31:01   1158s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[12/09 15:31:01   1158s] (I)        3  Import place data                    15.68%  1.20 sec  0.86 sec 
[12/09 15:31:01   1158s] (I)        3  Phase 1a                             15.00%  1.15 sec  1.12 sec 
[12/09 15:31:01   1158s] (I)        3  Phase 1l                              9.22%  0.71 sec  0.98 sec 
[12/09 15:31:01   1158s] (I)        3  Export all nets (4T)                  6.84%  0.52 sec  0.81 sec 
[12/09 15:31:01   1158s] (I)        3  Import route data (4T)                5.63%  0.43 sec  0.33 sec 
[12/09 15:31:01   1158s] (I)        3  Phase 1b                              3.69%  0.28 sec  0.32 sec 
[12/09 15:31:01   1158s] (I)        3  Phase 1d                              3.07%  0.24 sec  0.20 sec 
[12/09 15:31:01   1158s] (I)        3  Generate topology (4T)                1.62%  0.12 sec  0.19 sec 
[12/09 15:31:01   1158s] (I)        3  Set wire vias (4T)                    1.41%  0.11 sec  0.21 sec 
[12/09 15:31:01   1158s] (I)        3  Phase 1c                              0.66%  0.05 sec  0.05 sec 
[12/09 15:31:01   1158s] (I)        3  Phase 1e                              0.01%  0.00 sec  0.00 sec 
[12/09 15:31:01   1158s] (I)        4  Read nets                            13.43%  1.03 sec  0.67 sec 
[12/09 15:31:01   1158s] (I)        4  Pattern routing (4T)                  9.85%  0.76 sec  0.86 sec 
[12/09 15:31:01   1158s] (I)        4  Layer assignment (4T)                 9.07%  0.70 sec  0.97 sec 
[12/09 15:31:01   1158s] (I)        4  Monotonic routing (4T)                3.65%  0.28 sec  0.31 sec 
[12/09 15:31:01   1158s] (I)        4  Read instances and placement          3.65%  0.28 sec  0.25 sec 
[12/09 15:31:01   1158s] (I)        4  Detoured routing                      3.07%  0.24 sec  0.20 sec 
[12/09 15:31:01   1158s] (I)        4  Pattern Routing Avoiding Blockages    2.92%  0.22 sec  0.12 sec 
[12/09 15:31:01   1158s] (I)        4  Add via demand to 2D                  2.22%  0.17 sec  0.14 sec 
[12/09 15:31:01   1158s] (I)        4  Model blockage capacity               1.28%  0.10 sec  0.09 sec 
[12/09 15:31:01   1158s] (I)        4  Read blockages ( Layer 2-6 )          0.83%  0.06 sec  0.04 sec 
[12/09 15:31:01   1158s] (I)        4  Read prerouted                        0.78%  0.06 sec  0.03 sec 
[12/09 15:31:01   1158s] (I)        4  Two level Routing                     0.66%  0.05 sec  0.05 sec 
[12/09 15:31:01   1158s] (I)        4  Read unlegalized nets                 0.52%  0.04 sec  0.04 sec 
[12/09 15:31:01   1158s] (I)        4  Initialize 3D grid graph              0.05%  0.00 sec  0.00 sec 
[12/09 15:31:01   1158s] (I)        4  Set up via pillars                    0.03%  0.00 sec  0.00 sec 
[12/09 15:31:01   1158s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/09 15:31:01   1158s] (I)        4  Route legalization                    0.00%  0.00 sec  0.00 sec 
[12/09 15:31:01   1158s] (I)        5  Initialize 3D capacity                1.22%  0.09 sec  0.09 sec 
[12/09 15:31:01   1158s] (I)        5  Read instance blockages               0.79%  0.06 sec  0.04 sec 
[12/09 15:31:01   1158s] (I)        5  Two Level Routing (Regular)           0.46%  0.04 sec  0.04 sec 
[12/09 15:31:01   1158s] (I)        5  Two Level Routing (Strong)            0.16%  0.01 sec  0.01 sec 
[12/09 15:31:01   1158s] (I)        5  Read PG blockages                     0.04%  0.00 sec  0.00 sec 
[12/09 15:31:01   1158s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[12/09 15:31:01   1158s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[12/09 15:31:01   1158s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/09 15:31:01   1158s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/09 15:31:01   1158s]       Route Remaining Unrouted Nets done. (took cpu=0:00:09.1 real=0:00:08.0)
[12/09 15:31:01   1158s]     Routing using NR in eGR->NR Step done.
[12/09 15:31:01   1158s] Net route status summary:
[12/09 15:31:01   1158s]   Clock:       359 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=359, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/09 15:31:01   1158s]   Non-clock: 158920 (unrouted=4150, trialRouted=154770, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4150, (crossesIlmBoundary AND tooFewTerms=0)])
[12/09 15:31:01   1158s] 
[12/09 15:31:01   1158s] CCOPT: Done with clock implementation routing.
[12/09 15:31:01   1158s] 
[12/09 15:31:01   1158s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:03:59 real=0:02:24)
[12/09 15:31:01   1158s]   Clock implementation routing done.
[12/09 15:31:01   1158s]   Leaving CCOpt scope - extractRC...
[12/09 15:31:01   1158s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[12/09 15:31:01   1158s] Extraction called for design 'toplevel_498' of instances=166106 and nets=159279 using extraction engine 'preRoute' .
[12/09 15:31:01   1158s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/09 15:31:01   1158s] Type 'man IMPEXT-3530' for more detail.
[12/09 15:31:01   1158s] PreRoute RC Extraction called for design toplevel_498.
[12/09 15:31:01   1158s] RC Extraction called in multi-corner(1) mode.
[12/09 15:31:01   1158s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/09 15:31:01   1158s] Type 'man IMPEXT-6197' for more detail.
[12/09 15:31:01   1158s] RCMode: PreRoute
[12/09 15:31:01   1158s]       RC Corner Indexes            0   
[12/09 15:31:01   1158s] Capacitance Scaling Factor   : 1.00000 
[12/09 15:31:01   1158s] Resistance Scaling Factor    : 1.00000 
[12/09 15:31:01   1158s] Clock Cap. Scaling Factor    : 1.00000 
[12/09 15:31:01   1158s] Clock Res. Scaling Factor    : 1.00000 
[12/09 15:31:01   1158s] Shrink Factor                : 1.00000
[12/09 15:31:01   1158s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/09 15:31:02   1158s] **WARN: (IMPEXT-7040):	A vertical wire, passing through or close to location (4000000,0), lies outside of design boundary. Correct the wire routing and rerun extraction.
[12/09 15:31:02   1159s] LayerId::1 widthSet size::1
[12/09 15:31:02   1159s] LayerId::2 widthSet size::1
[12/09 15:31:02   1159s] LayerId::3 widthSet size::1
[12/09 15:31:02   1159s] LayerId::4 widthSet size::1
[12/09 15:31:02   1159s] LayerId::5 widthSet size::1
[12/09 15:31:02   1159s] LayerId::6 widthSet size::1
[12/09 15:31:02   1159s] LayerId::7 widthSet size::1
[12/09 15:31:02   1159s] LayerId::8 widthSet size::1
[12/09 15:31:02   1159s] LayerId::9 widthSet size::1
[12/09 15:31:02   1159s] Updating RC grid for preRoute extraction ...
[12/09 15:31:02   1159s] eee: pegSigSF::1.070000
[12/09 15:31:02   1159s] Initializing multi-corner resistance tables ...
[12/09 15:31:02   1159s] eee: l::1 avDens::0.107317 usedTrk::17600.000000 availTrk::164000.000000 sigTrk::17600.000000
[12/09 15:31:02   1159s] eee: l::2 avDens::0.295146 usedTrk::47223.375055 availTrk::160000.000000 sigTrk::47223.375055
[12/09 15:31:02   1159s] eee: l::3 avDens::0.393389 usedTrk::62981.580058 availTrk::160100.000000 sigTrk::62981.580058
[12/09 15:31:02   1159s] eee: l::4 avDens::0.196964 usedTrk::31533.988265 availTrk::160100.000000 sigTrk::31533.988265
[12/09 15:31:02   1159s] eee: l::5 avDens::0.165847 usedTrk::26701.290036 availTrk::161000.000000 sigTrk::26701.290036
[12/09 15:31:02   1159s] eee: l::6 avDens::0.038538 usedTrk::4023.352252 availTrk::104400.000000 sigTrk::4023.352252
[12/09 15:31:02   1159s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/09 15:31:02   1159s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/09 15:31:02   1159s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/09 15:31:02   1159s] {RT default_rc_corner 0 6 6 0}
[12/09 15:31:02   1159s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.289507 ; uaWl: 1.000000 ; uaWlH: 0.361569 ; aWlH: 0.000000 ; Pmax: 0.859700 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 81 ; 
[12/09 15:31:03   1160s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.4  Real Time: 0:00:02.0  MEM: 3190.711M)
[12/09 15:31:03   1160s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/09 15:31:03   1160s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:01.4 real=0:00:01.7)
[12/09 15:31:03   1160s]   Clock tree timing engine global stage delay update for slowDC:setup.late...
[12/09 15:31:03   1160s] End AAE Lib Interpolated Model. (MEM=3190.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/09 15:31:04   1161s]   Clock tree timing engine global stage delay update for slowDC:setup.late done. (took cpu=0:00:01.0 real=0:00:00.6)
[12/09 15:31:04   1161s]   Clock DAG stats after routing clock trees:
[12/09 15:31:04   1161s]     cell counts      : b=348, i=2, icg=0, nicg=1, l=4, total=355
[12/09 15:31:04   1161s]     misc counts      : r=4, pp=2
[12/09 15:31:04   1161s]     cell areas       : b=3594.400um^2, i=4.000um^2, icg=0.000um^2, nicg=12.800um^2, l=19.200um^2, total=3630.400um^2
[12/09 15:31:04   1161s]     cell capacitance : b=2.251pF, i=0.008pF, icg=0.000pF, nicg=0.009pF, l=0.022pF, total=2.291pF
[12/09 15:31:04   1161s]     sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/09 15:31:04   1161s]     wire capacitance : top=0.000pF, trunk=1.360pF, leaf=14.023pF, total=15.383pF
[12/09 15:31:04   1161s]     wire lengths     : top=0.000um, trunk=11853.200um, leaf=122399.300um, total=134252.500um
[12/09 15:31:04   1161s]     hp wire lengths  : top=0.000um, trunk=9164.200um, leaf=29858.700um, total=39022.900um
[12/09 15:31:04   1161s]   Clock DAG net violations after routing clock trees: none
[12/09 15:31:04   1161s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[12/09 15:31:04   1161s]     Trunk : target=0.118ns count=42 avg=0.067ns sd=0.030ns min=0.000ns max=0.113ns {20 <= 0.071ns, 12 <= 0.094ns, 9 <= 0.106ns, 0 <= 0.112ns, 1 <= 0.118ns}
[12/09 15:31:04   1161s]     Leaf  : target=0.118ns count=320 avg=0.089ns sd=0.009ns min=0.020ns max=0.102ns {16 <= 0.071ns, 290 <= 0.094ns, 14 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/09 15:31:04   1161s]   Clock DAG library cell distribution after routing clock trees {count}:
[12/09 15:31:04   1161s]      Bufs: BUFX16MA10TR: 33 FRICGX13BA10TR: 2 FRICGX11BA10TR: 302 BUFX5BA10TR: 11 
[12/09 15:31:04   1161s]      Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
[12/09 15:31:04   1161s]     NICGs: AND2X11MA10TR: 1 
[12/09 15:31:04   1161s]    Logics: BUFZX6MA10TR: 1 NAND2X1P4BA10TR: 1 NOR2X2MA10TR: 1 NOR2X1P4MA10TR: 1 
[12/09 15:31:04   1161s]   Clock DAG hash after routing clock trees: 7187049185032644805 10349148530056473275
[12/09 15:31:04   1161s]   Clock DAG hash after routing clock trees: 7187049185032644805 10349148530056473275
[12/09 15:31:05   1161s]   Primary reporting skew groups after routing clock trees:
[12/09 15:31:05   1161s]     skew_group my_clk/mode: insertion delay [min=0.442, max=0.496, avg=0.477, sd=0.010], skew [0.055 vs 0.058], 100% {0.442, 0.496} (wid=0.131 ws=0.084) (gid=0.438 gs=0.077)
[12/09 15:31:05   1162s]         min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_18_/CK
[12/09 15:31:05   1162s]         max path sink: vproc_top_u_core_u_ibex_core_cs_registers_i_mcycle_counter_i_counter_q_reg_40_/CK
[12/09 15:31:05   1162s]   Skew group summary after routing clock trees:
[12/09 15:31:05   1162s]     skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.184, max=0.218, avg=0.207, sd=0.017], skew [0.034 vs 0.058], 100% {0.184, 0.218} (wid=0.053 ws=0.000) (gid=0.165 gs=0.034)
[12/09 15:31:05   1162s]     skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.218, max=0.218, avg=0.218, sd=0.000], skew [0.000 vs 0.058], 100% {0.218, 0.218} (wid=0.053 ws=0.000) (gid=0.165 gs=0.000)
[12/09 15:31:06   1162s]     skew_group my_clk/mode: insertion delay [min=0.442, max=0.496, avg=0.477, sd=0.010], skew [0.055 vs 0.058], 100% {0.442, 0.496} (wid=0.131 ws=0.084) (gid=0.438 gs=0.077)
[12/09 15:31:06   1162s]   CCOpt::Phase::Routing done. (took cpu=0:04:03 real=0:02:28)
[12/09 15:31:06   1162s]   CCOpt::Phase::PostConditioning...
[12/09 15:31:06   1162s]   Leaving CCOpt scope - Initializing placement interface...
[12/09 15:31:06   1162s] OPERPROF: Starting DPlace-Init at level 1, MEM:3340.9M, EPOCH TIME: 1670621466.236281
[12/09 15:31:06   1162s] z: 2, totalTracks: 1
[12/09 15:31:06   1162s] z: 4, totalTracks: 1
[12/09 15:31:06   1162s] z: 6, totalTracks: 1
[12/09 15:31:06   1162s] z: 8, totalTracks: 1
[12/09 15:31:06   1162s] #spOpts: VtWidth mergeVia=F 
[12/09 15:31:06   1162s] All LLGs are deleted
[12/09 15:31:06   1162s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3340.9M, EPOCH TIME: 1670621466.426152
[12/09 15:31:06   1162s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:3340.9M, EPOCH TIME: 1670621466.427108
[12/09 15:31:06   1162s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3340.9M, EPOCH TIME: 1670621466.507914
[12/09 15:31:06   1162s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3340.9M, EPOCH TIME: 1670621466.513979
[12/09 15:31:06   1162s] Core basic site is TSMC65ADV10TSITE
[12/09 15:31:06   1162s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3340.9M, EPOCH TIME: 1670621466.526423
[12/09 15:31:06   1162s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.019, REAL:0.026, MEM:3340.9M, EPOCH TIME: 1670621466.552314
[12/09 15:31:06   1162s] Fast DP-INIT is on for default
[12/09 15:31:06   1162s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.087, REAL:0.089, MEM:3340.9M, EPOCH TIME: 1670621466.602598
[12/09 15:31:06   1162s] 
[12/09 15:31:06   1162s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/09 15:31:06   1162s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.235, REAL:0.300, MEM:3340.9M, EPOCH TIME: 1670621466.808134
[12/09 15:31:06   1162s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=3340.9MB).
[12/09 15:31:06   1162s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.425, REAL:0.652, MEM:3340.9M, EPOCH TIME: 1670621466.888055
[12/09 15:31:06   1162s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.4 real=0:00:00.7)
[12/09 15:31:06   1162s]   Removing CTS place status from clock tree and sinks.
[12/09 15:31:06   1162s]   Removed CTS place status from 355 clock cells (out of 365 ) and 0 clock sinks (out of 1 ).
[12/09 15:31:06   1162s]   Legalizer reserving space for clock trees
[12/09 15:31:06   1162s]   PostConditioning...
[12/09 15:31:06   1162s]     PostConditioning active optimizations:
[12/09 15:31:06   1162s]      - DRV fixing with initial upsizing, sizing and buffering
[12/09 15:31:06   1162s]      - Skew fixing with sizing
[12/09 15:31:06   1162s]     
[12/09 15:31:06   1162s]     Currently running CTS, using active skew data
[12/09 15:31:06   1162s]     Reset bufferability constraints...
[12/09 15:31:06   1162s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[12/09 15:31:06   1162s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/09 15:31:06   1162s]     PostConditioning Upsizing To Fix DRVs...
[12/09 15:31:07   1163s]       Clock DAG hash before 'PostConditioning Upsizing To Fix DRVs': 7187049185032644805 10349148530056473275
[12/09 15:31:07   1163s]       Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[12/09 15:31:07   1163s]       CCOpt-PostConditioning: considered: 359, tested: 359, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[12/09 15:31:07   1163s]       
[12/09 15:31:07   1163s]       PRO Statistics: Fix DRVs (initial upsizing):
[12/09 15:31:07   1163s]       ============================================
[12/09 15:31:07   1163s]       
[12/09 15:31:07   1163s]       Cell changes by Net Type:
[12/09 15:31:07   1163s]       
[12/09 15:31:07   1163s]       -------------------------------------------------------------------------------------------------
[12/09 15:31:07   1163s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/09 15:31:07   1163s]       -------------------------------------------------------------------------------------------------
[12/09 15:31:07   1163s]       top                0            0           0            0                    0                0
[12/09 15:31:07   1163s]       trunk              0            0           0            0                    0                0
[12/09 15:31:07   1163s]       leaf               0            0           0            0                    0                0
[12/09 15:31:07   1163s]       -------------------------------------------------------------------------------------------------
[12/09 15:31:07   1163s]       Total              0            0           0            0                    0                0
[12/09 15:31:07   1163s]       -------------------------------------------------------------------------------------------------
[12/09 15:31:07   1163s]       
[12/09 15:31:07   1163s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[12/09 15:31:07   1163s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/09 15:31:07   1163s]       
[12/09 15:31:08   1163s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[12/09 15:31:08   1163s]         cell counts      : b=348, i=2, icg=0, nicg=1, l=4, total=355
[12/09 15:31:08   1163s]         misc counts      : r=4, pp=2
[12/09 15:31:08   1163s]         cell areas       : b=3594.400um^2, i=4.000um^2, icg=0.000um^2, nicg=12.800um^2, l=19.200um^2, total=3630.400um^2
[12/09 15:31:08   1163s]         cell capacitance : b=2.251pF, i=0.008pF, icg=0.000pF, nicg=0.009pF, l=0.022pF, total=2.291pF
[12/09 15:31:08   1163s]         sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/09 15:31:08   1163s]         wire capacitance : top=0.000pF, trunk=1.360pF, leaf=14.023pF, total=15.383pF
[12/09 15:31:08   1163s]         wire lengths     : top=0.000um, trunk=11853.200um, leaf=122399.300um, total=134252.500um
[12/09 15:31:08   1163s]         hp wire lengths  : top=0.000um, trunk=9164.200um, leaf=29858.700um, total=39022.900um
[12/09 15:31:08   1163s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
[12/09 15:31:08   1163s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[12/09 15:31:08   1163s]         Trunk : target=0.118ns count=42 avg=0.067ns sd=0.030ns min=0.000ns max=0.113ns {20 <= 0.071ns, 12 <= 0.094ns, 9 <= 0.106ns, 0 <= 0.112ns, 1 <= 0.118ns}
[12/09 15:31:08   1163s]         Leaf  : target=0.118ns count=320 avg=0.089ns sd=0.009ns min=0.020ns max=0.102ns {16 <= 0.071ns, 290 <= 0.094ns, 14 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/09 15:31:08   1163s]       Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
[12/09 15:31:08   1163s]          Bufs: BUFX16MA10TR: 33 FRICGX13BA10TR: 2 FRICGX11BA10TR: 302 BUFX5BA10TR: 11 
[12/09 15:31:08   1163s]          Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
[12/09 15:31:08   1163s]         NICGs: AND2X11MA10TR: 1 
[12/09 15:31:08   1163s]        Logics: BUFZX6MA10TR: 1 NAND2X1P4BA10TR: 1 NOR2X2MA10TR: 1 NOR2X1P4MA10TR: 1 
[12/09 15:31:08   1163s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 7187049185032644805 10349148530056473275
[12/09 15:31:08   1163s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 7187049185032644805 10349148530056473275
[12/09 15:31:08   1163s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[12/09 15:31:08   1163s]         skew_group my_clk/mode: insertion delay [min=0.442, max=0.496], skew [0.055 vs 0.058]
[12/09 15:31:08   1163s]             min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_18_/CK
[12/09 15:31:08   1163s]             max path sink: vproc_top_u_core_u_ibex_core_cs_registers_i_mcycle_counter_i_counter_q_reg_40_/CK
[12/09 15:31:08   1163s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[12/09 15:31:08   1163s]         skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.184, max=0.218], skew [0.034 vs 0.058]
[12/09 15:31:08   1163s]         skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.218, max=0.218], skew [0.000 vs 0.058]
[12/09 15:31:08   1163s]         skew_group my_clk/mode: insertion delay [min=0.442, max=0.496], skew [0.055 vs 0.058]
[12/09 15:31:08   1163s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/09 15:31:08   1163s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.8 real=0:00:01.5)
[12/09 15:31:08   1163s]     Recomputing CTS skew targets...
[12/09 15:31:08   1163s]     Resolving skew group constraints...
[12/09 15:31:09   1164s]       Solving LP: 3 skew groups; 23 fragments, 37 fraglets and 38 vertices; 117 variables and 349 constraints; tolerance 1
[12/09 15:31:09   1165s]     Resolving skew group constraints done.
[12/09 15:31:09   1165s]     Recomputing CTS skew targets done. (took cpu=0:00:01.2 real=0:00:01.4)
[12/09 15:31:09   1165s]     PostConditioning Fixing DRVs...
[12/09 15:31:09   1165s]       Clock DAG hash before 'PostConditioning Fixing DRVs': 7187049185032644805 10349148530056473275
[12/09 15:31:09   1165s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/09 15:31:10   1165s]       CCOpt-PostConditioning: considered: 359, tested: 359, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[12/09 15:31:10   1165s]       
[12/09 15:31:10   1165s]       PRO Statistics: Fix DRVs (cell sizing):
[12/09 15:31:10   1165s]       =======================================
[12/09 15:31:10   1165s]       
[12/09 15:31:10   1165s]       Cell changes by Net Type:
[12/09 15:31:10   1165s]       
[12/09 15:31:10   1165s]       -------------------------------------------------------------------------------------------------
[12/09 15:31:10   1165s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/09 15:31:10   1165s]       -------------------------------------------------------------------------------------------------
[12/09 15:31:10   1165s]       top                0            0           0            0                    0                0
[12/09 15:31:10   1165s]       trunk              0            0           0            0                    0                0
[12/09 15:31:10   1165s]       leaf               0            0           0            0                    0                0
[12/09 15:31:10   1165s]       -------------------------------------------------------------------------------------------------
[12/09 15:31:10   1165s]       Total              0            0           0            0                    0                0
[12/09 15:31:10   1165s]       -------------------------------------------------------------------------------------------------
[12/09 15:31:10   1165s]       
[12/09 15:31:10   1165s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[12/09 15:31:10   1165s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/09 15:31:10   1165s]       
[12/09 15:31:10   1165s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[12/09 15:31:10   1165s]         cell counts      : b=348, i=2, icg=0, nicg=1, l=4, total=355
[12/09 15:31:10   1165s]         misc counts      : r=4, pp=2
[12/09 15:31:10   1165s]         cell areas       : b=3594.400um^2, i=4.000um^2, icg=0.000um^2, nicg=12.800um^2, l=19.200um^2, total=3630.400um^2
[12/09 15:31:10   1165s]         cell capacitance : b=2.251pF, i=0.008pF, icg=0.000pF, nicg=0.009pF, l=0.022pF, total=2.291pF
[12/09 15:31:10   1165s]         sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/09 15:31:10   1165s]         wire capacitance : top=0.000pF, trunk=1.360pF, leaf=14.023pF, total=15.383pF
[12/09 15:31:10   1165s]         wire lengths     : top=0.000um, trunk=11853.200um, leaf=122399.300um, total=134252.500um
[12/09 15:31:10   1165s]         hp wire lengths  : top=0.000um, trunk=9164.200um, leaf=29858.700um, total=39022.900um
[12/09 15:31:10   1165s]       Clock DAG net violations after 'PostConditioning Fixing DRVs': none
[12/09 15:31:10   1165s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[12/09 15:31:10   1165s]         Trunk : target=0.118ns count=42 avg=0.067ns sd=0.030ns min=0.000ns max=0.113ns {20 <= 0.071ns, 12 <= 0.094ns, 9 <= 0.106ns, 0 <= 0.112ns, 1 <= 0.118ns}
[12/09 15:31:10   1165s]         Leaf  : target=0.118ns count=320 avg=0.089ns sd=0.009ns min=0.020ns max=0.102ns {16 <= 0.071ns, 290 <= 0.094ns, 14 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/09 15:31:10   1165s]       Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
[12/09 15:31:10   1165s]          Bufs: BUFX16MA10TR: 33 FRICGX13BA10TR: 2 FRICGX11BA10TR: 302 BUFX5BA10TR: 11 
[12/09 15:31:10   1165s]          Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
[12/09 15:31:10   1165s]         NICGs: AND2X11MA10TR: 1 
[12/09 15:31:10   1165s]        Logics: BUFZX6MA10TR: 1 NAND2X1P4BA10TR: 1 NOR2X2MA10TR: 1 NOR2X1P4MA10TR: 1 
[12/09 15:31:10   1165s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 7187049185032644805 10349148530056473275
[12/09 15:31:10   1165s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 7187049185032644805 10349148530056473275
[12/09 15:31:10   1165s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[12/09 15:31:10   1165s]         skew_group my_clk/mode: insertion delay [min=0.442, max=0.496], skew [0.055 vs 0.058]
[12/09 15:31:10   1165s]             min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_18_/CK
[12/09 15:31:10   1165s]             max path sink: vproc_top_u_core_u_ibex_core_cs_registers_i_mcycle_counter_i_counter_q_reg_40_/CK
[12/09 15:31:10   1165s]       Skew group summary after 'PostConditioning Fixing DRVs':
[12/09 15:31:10   1165s]         skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.184, max=0.218], skew [0.034 vs 0.058]
[12/09 15:31:10   1165s]         skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.218, max=0.218], skew [0.000 vs 0.058]
[12/09 15:31:10   1165s]         skew_group my_clk/mode: insertion delay [min=0.442, max=0.496], skew [0.055 vs 0.058]
[12/09 15:31:10   1165s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/09 15:31:10   1165s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.6 real=0:00:00.7)
[12/09 15:31:10   1165s]     Buffering to fix DRVs...
[12/09 15:31:10   1165s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[12/09 15:31:10   1165s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/09 15:31:10   1165s]     Inserted 0 buffers and inverters.
[12/09 15:31:10   1165s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[12/09 15:31:10   1165s]     CCOpt-PostConditioning: nets considered: 359, nets tested: 359, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[12/09 15:31:10   1165s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[12/09 15:31:10   1165s]       cell counts      : b=348, i=2, icg=0, nicg=1, l=4, total=355
[12/09 15:31:10   1165s]       misc counts      : r=4, pp=2
[12/09 15:31:10   1165s]       cell areas       : b=3594.400um^2, i=4.000um^2, icg=0.000um^2, nicg=12.800um^2, l=19.200um^2, total=3630.400um^2
[12/09 15:31:10   1165s]       cell capacitance : b=2.251pF, i=0.008pF, icg=0.000pF, nicg=0.009pF, l=0.022pF, total=2.291pF
[12/09 15:31:10   1165s]       sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/09 15:31:10   1165s]       wire capacitance : top=0.000pF, trunk=1.360pF, leaf=14.023pF, total=15.383pF
[12/09 15:31:10   1165s]       wire lengths     : top=0.000um, trunk=11853.200um, leaf=122399.300um, total=134252.500um
[12/09 15:31:10   1165s]       hp wire lengths  : top=0.000um, trunk=9164.200um, leaf=29858.700um, total=39022.900um
[12/09 15:31:10   1165s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
[12/09 15:31:10   1165s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[12/09 15:31:10   1165s]       Trunk : target=0.118ns count=42 avg=0.067ns sd=0.030ns min=0.000ns max=0.113ns {20 <= 0.071ns, 12 <= 0.094ns, 9 <= 0.106ns, 0 <= 0.112ns, 1 <= 0.118ns}
[12/09 15:31:10   1165s]       Leaf  : target=0.118ns count=320 avg=0.089ns sd=0.009ns min=0.020ns max=0.102ns {16 <= 0.071ns, 290 <= 0.094ns, 14 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/09 15:31:10   1165s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[12/09 15:31:10   1165s]        Bufs: BUFX16MA10TR: 33 FRICGX13BA10TR: 2 FRICGX11BA10TR: 302 BUFX5BA10TR: 11 
[12/09 15:31:10   1165s]        Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
[12/09 15:31:10   1165s]       NICGs: AND2X11MA10TR: 1 
[12/09 15:31:10   1165s]      Logics: BUFZX6MA10TR: 1 NAND2X1P4BA10TR: 1 NOR2X2MA10TR: 1 NOR2X1P4MA10TR: 1 
[12/09 15:31:11   1166s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 7187049185032644805 10349148530056473275
[12/09 15:31:11   1166s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 7187049185032644805 10349148530056473275
[12/09 15:31:11   1166s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[12/09 15:31:11   1166s]       skew_group my_clk/mode: insertion delay [min=0.442, max=0.496, avg=0.477, sd=0.010], skew [0.055 vs 0.058], 100% {0.442, 0.496} (wid=0.131 ws=0.084) (gid=0.438 gs=0.077)
[12/09 15:31:11   1166s]           min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_18_/CK
[12/09 15:31:11   1166s]           max path sink: vproc_top_u_core_u_ibex_core_cs_registers_i_mcycle_counter_i_counter_q_reg_40_/CK
[12/09 15:31:11   1166s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[12/09 15:31:11   1166s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.184, max=0.218, avg=0.207, sd=0.017], skew [0.034 vs 0.058], 100% {0.184, 0.218} (wid=0.053 ws=0.000) (gid=0.165 gs=0.034)
[12/09 15:31:11   1166s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.218, max=0.218, avg=0.218, sd=0.000], skew [0.000 vs 0.058], 100% {0.218, 0.218} (wid=0.053 ws=0.000) (gid=0.165 gs=0.000)
[12/09 15:31:11   1166s]       skew_group my_clk/mode: insertion delay [min=0.442, max=0.496, avg=0.477, sd=0.010], skew [0.055 vs 0.058], 100% {0.442, 0.496} (wid=0.131 ws=0.084) (gid=0.438 gs=0.077)
[12/09 15:31:11   1166s]     Buffering to fix DRVs done. (took cpu=0:00:00.9 real=0:00:01.1)
[12/09 15:31:11   1166s]     
[12/09 15:31:11   1166s]     Slew Diagnostics: After DRV fixing
[12/09 15:31:11   1166s]     ==================================
[12/09 15:31:11   1166s]     
[12/09 15:31:11   1166s]     Global Causes:
[12/09 15:31:11   1166s]     
[12/09 15:31:11   1166s]     -----
[12/09 15:31:11   1166s]     Cause
[12/09 15:31:11   1166s]     -----
[12/09 15:31:11   1166s]       (empty table)
[12/09 15:31:11   1166s]     -----
[12/09 15:31:11   1166s]     
[12/09 15:31:11   1166s]     Top 5 overslews:
[12/09 15:31:11   1166s]     
[12/09 15:31:11   1166s]     ---------------------------------
[12/09 15:31:11   1166s]     Overslew    Causes    Driving Pin
[12/09 15:31:11   1166s]     ---------------------------------
[12/09 15:31:11   1166s]       (empty table)
[12/09 15:31:11   1166s]     ---------------------------------
[12/09 15:31:11   1166s]     
[12/09 15:31:11   1166s]     Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[12/09 15:31:11   1166s]     
[12/09 15:31:11   1166s]     -------------------
[12/09 15:31:11   1166s]     Cause    Occurences
[12/09 15:31:11   1166s]     -------------------
[12/09 15:31:11   1166s]       (empty table)
[12/09 15:31:11   1166s]     -------------------
[12/09 15:31:11   1166s]     
[12/09 15:31:11   1166s]     Violation diagnostics counts from the 0 nodes that have violations:
[12/09 15:31:11   1166s]     
[12/09 15:31:11   1166s]     -------------------
[12/09 15:31:11   1166s]     Cause    Occurences
[12/09 15:31:11   1166s]     -------------------
[12/09 15:31:11   1166s]       (empty table)
[12/09 15:31:11   1166s]     -------------------
[12/09 15:31:11   1166s]     
[12/09 15:31:11   1166s]     PostConditioning Fixing Skew by cell sizing...
[12/09 15:31:11   1166s]       Clock DAG hash before 'PostConditioning Fixing Skew by cell sizing': 7187049185032644805 10349148530056473275
[12/09 15:31:11   1166s]       Path optimization required 0 stage delay updates 
[12/09 15:31:11   1166s]       Resized 0 clock insts to decrease delay.
[12/09 15:31:11   1166s]       Fixing short paths with downsize only
[12/09 15:31:11   1166s]       Path optimization required 0 stage delay updates 
[12/09 15:31:11   1166s]       Resized 0 clock insts to increase delay.
[12/09 15:31:11   1166s]       
[12/09 15:31:11   1166s]       PRO Statistics: Fix Skew (cell sizing):
[12/09 15:31:11   1166s]       =======================================
[12/09 15:31:11   1166s]       
[12/09 15:31:11   1166s]       Cell changes by Net Type:
[12/09 15:31:11   1166s]       
[12/09 15:31:11   1166s]       -------------------------------------------------------------------------------------------------
[12/09 15:31:11   1166s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/09 15:31:11   1166s]       -------------------------------------------------------------------------------------------------
[12/09 15:31:11   1166s]       top                0            0           0            0                    0                0
[12/09 15:31:11   1166s]       trunk              0            0           0            0                    0                0
[12/09 15:31:11   1166s]       leaf               0            0           0            0                    0                0
[12/09 15:31:11   1166s]       -------------------------------------------------------------------------------------------------
[12/09 15:31:11   1166s]       Total              0            0           0            0                    0                0
[12/09 15:31:11   1166s]       -------------------------------------------------------------------------------------------------
[12/09 15:31:11   1166s]       
[12/09 15:31:11   1166s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[12/09 15:31:11   1166s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/09 15:31:11   1166s]       
[12/09 15:31:12   1167s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[12/09 15:31:12   1167s]         cell counts      : b=348, i=2, icg=0, nicg=1, l=4, total=355
[12/09 15:31:12   1167s]         misc counts      : r=4, pp=2
[12/09 15:31:12   1167s]         cell areas       : b=3594.400um^2, i=4.000um^2, icg=0.000um^2, nicg=12.800um^2, l=19.200um^2, total=3630.400um^2
[12/09 15:31:12   1167s]         cell capacitance : b=2.251pF, i=0.008pF, icg=0.000pF, nicg=0.009pF, l=0.022pF, total=2.291pF
[12/09 15:31:12   1167s]         sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/09 15:31:12   1167s]         wire capacitance : top=0.000pF, trunk=1.360pF, leaf=14.023pF, total=15.383pF
[12/09 15:31:12   1167s]         wire lengths     : top=0.000um, trunk=11853.200um, leaf=122399.300um, total=134252.500um
[12/09 15:31:12   1167s]         hp wire lengths  : top=0.000um, trunk=9164.200um, leaf=29858.700um, total=39022.900um
[12/09 15:31:12   1167s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
[12/09 15:31:12   1167s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[12/09 15:31:12   1167s]         Trunk : target=0.118ns count=42 avg=0.067ns sd=0.030ns min=0.000ns max=0.113ns {20 <= 0.071ns, 12 <= 0.094ns, 9 <= 0.106ns, 0 <= 0.112ns, 1 <= 0.118ns}
[12/09 15:31:12   1167s]         Leaf  : target=0.118ns count=320 avg=0.089ns sd=0.009ns min=0.020ns max=0.102ns {16 <= 0.071ns, 290 <= 0.094ns, 14 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/09 15:31:12   1167s]       Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
[12/09 15:31:12   1167s]          Bufs: BUFX16MA10TR: 33 FRICGX13BA10TR: 2 FRICGX11BA10TR: 302 BUFX5BA10TR: 11 
[12/09 15:31:12   1167s]          Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
[12/09 15:31:12   1167s]         NICGs: AND2X11MA10TR: 1 
[12/09 15:31:12   1167s]        Logics: BUFZX6MA10TR: 1 NAND2X1P4BA10TR: 1 NOR2X2MA10TR: 1 NOR2X1P4MA10TR: 1 
[12/09 15:31:12   1167s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 7187049185032644805 10349148530056473275
[12/09 15:31:12   1167s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 7187049185032644805 10349148530056473275
[12/09 15:31:12   1167s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[12/09 15:31:12   1167s]         skew_group my_clk/mode: insertion delay [min=0.442, max=0.496, avg=0.477, sd=0.010], skew [0.055 vs 0.058], 100% {0.442, 0.496} (wid=0.131 ws=0.084) (gid=0.438 gs=0.077)
[12/09 15:31:12   1167s]             min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_18_/CK
[12/09 15:31:12   1167s]             max path sink: vproc_top_u_core_u_ibex_core_cs_registers_i_mcycle_counter_i_counter_q_reg_40_/CK
[12/09 15:31:12   1167s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[12/09 15:31:12   1167s]         skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.184, max=0.218, avg=0.207, sd=0.017], skew [0.034 vs 0.058], 100% {0.184, 0.218} (wid=0.053 ws=0.000) (gid=0.165 gs=0.034)
[12/09 15:31:12   1167s]         skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.218, max=0.218, avg=0.218, sd=0.000], skew [0.000 vs 0.058], 100% {0.218, 0.218} (wid=0.053 ws=0.000) (gid=0.165 gs=0.000)
[12/09 15:31:13   1167s]         skew_group my_clk/mode: insertion delay [min=0.442, max=0.496, avg=0.477, sd=0.010], skew [0.055 vs 0.058], 100% {0.442, 0.496} (wid=0.131 ws=0.084) (gid=0.438 gs=0.077)
[12/09 15:31:13   1167s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/09 15:31:13   1167s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:01.1 real=0:00:01.4)
[12/09 15:31:13   1167s]     Reconnecting optimized routes...
[12/09 15:31:13   1167s]     Reset timing graph...
[12/09 15:31:13   1167s] Ignoring AAE DB Resetting ...
[12/09 15:31:13   1167s]     Reset timing graph done.
[12/09 15:31:13   1167s]     Reconnecting optimized routes done. (took cpu=0:00:00.3 real=0:00:00.4)
[12/09 15:31:13   1167s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
[12/09 15:31:13   1167s]     Set dirty flag on 0 instances, 0 nets
[12/09 15:31:13   1167s]   PostConditioning done.
[12/09 15:31:13   1168s] Net route status summary:
[12/09 15:31:13   1168s]   Clock:       359 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=359, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/09 15:31:13   1168s]   Non-clock: 158920 (unrouted=4150, trialRouted=154770, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=4150, (crossesIlmBoundary AND tooFewTerms=0)])
[12/09 15:31:13   1168s]   Update timing and DAG stats after post-conditioning...
[12/09 15:31:13   1168s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/09 15:31:13   1168s]   Clock tree timing engine global stage delay update for slowDC:setup.late...
[12/09 15:31:13   1168s] End AAE Lib Interpolated Model. (MEM=3208.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/09 15:31:14   1169s]   Clock tree timing engine global stage delay update for slowDC:setup.late done. (took cpu=0:00:01.0 real=0:00:00.7)
[12/09 15:31:15   1169s]   Clock DAG stats after post-conditioning:
[12/09 15:31:15   1169s]     cell counts      : b=348, i=2, icg=0, nicg=1, l=4, total=355
[12/09 15:31:15   1169s]     misc counts      : r=4, pp=2
[12/09 15:31:15   1169s]     cell areas       : b=3594.400um^2, i=4.000um^2, icg=0.000um^2, nicg=12.800um^2, l=19.200um^2, total=3630.400um^2
[12/09 15:31:15   1169s]     cell capacitance : b=2.251pF, i=0.008pF, icg=0.000pF, nicg=0.009pF, l=0.022pF, total=2.291pF
[12/09 15:31:15   1169s]     sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/09 15:31:15   1169s]     wire capacitance : top=0.000pF, trunk=1.360pF, leaf=14.023pF, total=15.383pF
[12/09 15:31:15   1169s]     wire lengths     : top=0.000um, trunk=11853.200um, leaf=122399.300um, total=134252.500um
[12/09 15:31:15   1169s]     hp wire lengths  : top=0.000um, trunk=9164.200um, leaf=29858.700um, total=39022.900um
[12/09 15:31:15   1169s]   Clock DAG net violations after post-conditioning: none
[12/09 15:31:15   1169s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[12/09 15:31:15   1169s]     Trunk : target=0.118ns count=42 avg=0.067ns sd=0.030ns min=0.000ns max=0.113ns {20 <= 0.071ns, 12 <= 0.094ns, 9 <= 0.106ns, 0 <= 0.112ns, 1 <= 0.118ns}
[12/09 15:31:15   1169s]     Leaf  : target=0.118ns count=320 avg=0.089ns sd=0.009ns min=0.020ns max=0.102ns {16 <= 0.071ns, 290 <= 0.094ns, 14 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/09 15:31:15   1169s]   Clock DAG library cell distribution after post-conditioning {count}:
[12/09 15:31:15   1169s]      Bufs: BUFX16MA10TR: 33 FRICGX13BA10TR: 2 FRICGX11BA10TR: 302 BUFX5BA10TR: 11 
[12/09 15:31:15   1169s]      Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
[12/09 15:31:15   1169s]     NICGs: AND2X11MA10TR: 1 
[12/09 15:31:15   1169s]    Logics: BUFZX6MA10TR: 1 NAND2X1P4BA10TR: 1 NOR2X2MA10TR: 1 NOR2X1P4MA10TR: 1 
[12/09 15:31:15   1169s]   Clock DAG hash after post-conditioning: 7187049185032644805 10349148530056473275
[12/09 15:31:15   1169s]   Clock DAG hash after post-conditioning: 7187049185032644805 10349148530056473275
[12/09 15:31:16   1170s]   Primary reporting skew groups after post-conditioning:
[12/09 15:31:16   1170s]     skew_group my_clk/mode: insertion delay [min=0.442, max=0.496, avg=0.477, sd=0.010], skew [0.055 vs 0.058], 100% {0.442, 0.496} (wid=0.131 ws=0.084) (gid=0.438 gs=0.077)
[12/09 15:31:16   1170s]         min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_18_/CK
[12/09 15:31:16   1170s]         max path sink: vproc_top_u_core_u_ibex_core_cs_registers_i_mcycle_counter_i_counter_q_reg_40_/CK
[12/09 15:31:16   1170s]   Skew group summary after post-conditioning:
[12/09 15:31:16   1170s]     skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.184, max=0.218, avg=0.207, sd=0.017], skew [0.034 vs 0.058], 100% {0.184, 0.218} (wid=0.053 ws=0.000) (gid=0.165 gs=0.034)
[12/09 15:31:16   1170s]     skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.218, max=0.218, avg=0.218, sd=0.000], skew [0.000 vs 0.058], 100% {0.218, 0.218} (wid=0.053 ws=0.000) (gid=0.165 gs=0.000)
[12/09 15:31:16   1170s]     skew_group my_clk/mode: insertion delay [min=0.442, max=0.496, avg=0.477, sd=0.010], skew [0.055 vs 0.058], 100% {0.442, 0.496} (wid=0.131 ws=0.084) (gid=0.438 gs=0.077)
[12/09 15:31:16   1170s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:08.1 real=0:00:10.5)
[12/09 15:31:16   1170s]   Setting CTS place status to fixed for clock tree and sinks.
[12/09 15:31:16   1170s]   numClockCells = 365, numClockCellsFixed = 365, numClockCellsRestored = 0, numClockLatches = 1, numClockLatchesFixed =  1, numClockLatchesRestored = 0
[12/09 15:31:16   1170s]   Post-balance tidy up or trial balance steps...
[12/09 15:31:16   1170s]   
[12/09 15:31:16   1170s]   Clock DAG stats at end of CTS:
[12/09 15:31:16   1170s]   ==============================
[12/09 15:31:16   1170s]   
[12/09 15:31:16   1170s]   --------------------------------------------------------------
[12/09 15:31:16   1170s]   Cell type                     Count    Area        Capacitance
[12/09 15:31:16   1170s]   --------------------------------------------------------------
[12/09 15:31:16   1170s]   Buffers                        348     3594.400       2.251
[12/09 15:31:16   1170s]   Inverters                        2        4.000       0.008
[12/09 15:31:16   1170s]   Integrated Clock Gates           0        0.000       0.000
[12/09 15:31:16   1170s]   Non-Integrated Clock Gates       1       12.800       0.009
[12/09 15:31:16   1170s]   Clock Logic                      4       19.200       0.022
[12/09 15:31:16   1170s]   All                            355     3630.400       2.291
[12/09 15:31:16   1170s]   --------------------------------------------------------------
[12/09 15:31:16   1170s]   
[12/09 15:31:16   1170s]   
[12/09 15:31:16   1170s]   Clock DAG wire lengths at end of CTS:
[12/09 15:31:16   1170s]   =====================================
[12/09 15:31:16   1170s]   
[12/09 15:31:16   1170s]   --------------------
[12/09 15:31:16   1170s]   Type     Wire Length
[12/09 15:31:16   1170s]   --------------------
[12/09 15:31:16   1170s]   Top           0.000
[12/09 15:31:16   1170s]   Trunk     11853.200
[12/09 15:31:16   1170s]   Leaf     122399.300
[12/09 15:31:16   1170s]   Total    134252.500
[12/09 15:31:16   1170s]   --------------------
[12/09 15:31:16   1170s]   
[12/09 15:31:16   1170s]   
[12/09 15:31:16   1170s]   Clock DAG hp wire lengths at end of CTS:
[12/09 15:31:16   1170s]   ========================================
[12/09 15:31:16   1170s]   
[12/09 15:31:16   1170s]   -----------------------
[12/09 15:31:16   1170s]   Type     hp Wire Length
[12/09 15:31:16   1170s]   -----------------------
[12/09 15:31:16   1170s]   Top            0.000
[12/09 15:31:16   1170s]   Trunk       9164.200
[12/09 15:31:16   1170s]   Leaf       29858.700
[12/09 15:31:16   1170s]   Total      39022.900
[12/09 15:31:16   1170s]   -----------------------
[12/09 15:31:16   1170s]   
[12/09 15:31:16   1170s]   
[12/09 15:31:16   1170s]   Clock DAG capacitances at end of CTS:
[12/09 15:31:16   1170s]   =====================================
[12/09 15:31:16   1170s]   
[12/09 15:31:16   1170s]   -----------------------------------
[12/09 15:31:16   1170s]   Type     Gate      Wire      Total
[12/09 15:31:16   1170s]   -----------------------------------
[12/09 15:31:16   1170s]   Top       0.000     0.000     0.000
[12/09 15:31:16   1170s]   Trunk     2.280     1.360     3.640
[12/09 15:31:16   1170s]   Leaf     26.771    14.023    40.794
[12/09 15:31:16   1170s]   Total    29.051    15.383    44.434
[12/09 15:31:16   1170s]   -----------------------------------
[12/09 15:31:16   1170s]   
[12/09 15:31:16   1170s]   
[12/09 15:31:16   1170s]   Clock DAG sink capacitances at end of CTS:
[12/09 15:31:16   1170s]   ==========================================
[12/09 15:31:16   1170s]   
[12/09 15:31:16   1170s]   ---------------------------------------------------------
[12/09 15:31:16   1170s]   Count    Total     Average    Std. Dev.    Min      Max
[12/09 15:31:16   1170s]   ---------------------------------------------------------
[12/09 15:31:16   1170s]   30705    26.751     0.001       0.000      0.001    0.040
[12/09 15:31:16   1170s]   ---------------------------------------------------------
[12/09 15:31:16   1170s]   
[12/09 15:31:16   1170s]   
[12/09 15:31:16   1170s]   Clock DAG net violations at end of CTS:
[12/09 15:31:16   1170s]   =======================================
[12/09 15:31:16   1170s]   
[12/09 15:31:16   1170s]   None
[12/09 15:31:16   1170s]   
[12/09 15:31:16   1170s]   
[12/09 15:31:16   1170s]   Clock DAG primary half-corner transition distribution at end of CTS:
[12/09 15:31:16   1170s]   ====================================================================
[12/09 15:31:16   1170s]   
[12/09 15:31:16   1170s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/09 15:31:16   1170s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                  Over Target
[12/09 15:31:16   1170s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/09 15:31:16   1170s]   Trunk       0.118       42      0.067       0.030      0.000    0.113    {20 <= 0.071ns, 12 <= 0.094ns, 9 <= 0.106ns, 0 <= 0.112ns, 1 <= 0.118ns}           -
[12/09 15:31:16   1170s]   Leaf        0.118      320      0.089       0.009      0.020    0.102    {16 <= 0.071ns, 290 <= 0.094ns, 14 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}         -
[12/09 15:31:16   1170s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/09 15:31:16   1170s]   
[12/09 15:31:16   1170s]   
[12/09 15:31:16   1170s]   Clock DAG library cell distribution at end of CTS:
[12/09 15:31:16   1170s]   ==================================================
[12/09 15:31:16   1170s]   
[12/09 15:31:16   1170s]   --------------------------------------------------
[12/09 15:31:16   1170s]   Name               Type        Inst     Inst Area 
[12/09 15:31:16   1170s]                                  Count    (um^2)
[12/09 15:31:16   1170s]   --------------------------------------------------
[12/09 15:31:16   1170s]   BUFX16MA10TR       buffer        33       382.800
[12/09 15:31:16   1170s]   FRICGX13BA10TR     buffer         2        22.400
[12/09 15:31:16   1170s]   FRICGX11BA10TR     buffer       302      3140.800
[12/09 15:31:16   1170s]   BUFX5BA10TR        buffer        11        48.400
[12/09 15:31:16   1170s]   INVX4BA10TR        inverter       1         2.800
[12/09 15:31:16   1170s]   INVX1BA10TR        inverter       1         1.200
[12/09 15:31:16   1170s]   AND2X11MA10TR      nicg           1        12.800
[12/09 15:31:16   1170s]   BUFZX6MA10TR       logic          1        10.800
[12/09 15:31:16   1170s]   NAND2X1P4BA10TR    logic          1         2.800
[12/09 15:31:16   1170s]   NOR2X2MA10TR       logic          1         2.800
[12/09 15:31:16   1170s]   NOR2X1P4MA10TR     logic          1         2.800
[12/09 15:31:16   1170s]   --------------------------------------------------
[12/09 15:31:16   1170s]   
[12/09 15:31:17   1170s]   Clock DAG hash at end of CTS: 7187049185032644805 10349148530056473275
[12/09 15:31:17   1171s]   Clock DAG hash at end of CTS: 7187049185032644805 10349148530056473275
[12/09 15:31:17   1171s]   
[12/09 15:31:17   1171s]   Primary reporting skew groups summary at end of CTS:
[12/09 15:31:17   1171s]   ====================================================
[12/09 15:31:17   1171s]   
[12/09 15:31:17   1171s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/09 15:31:17   1171s]   Half-corner          Skew Group     Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[12/09 15:31:17   1171s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/09 15:31:17   1171s]   slowDC:setup.late    my_clk/mode    0.442     0.496     0.055       0.058         0.084           0.035           0.477        0.010     100% {0.442, 0.496}
[12/09 15:31:17   1171s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/09 15:31:17   1171s]   
[12/09 15:31:17   1171s]   
[12/09 15:31:17   1171s]   Skew group summary at end of CTS:
[12/09 15:31:17   1171s]   =================================
[12/09 15:31:17   1171s]   
[12/09 15:31:17   1171s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/09 15:31:17   1171s]   Half-corner          Skew Group                             Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[12/09 15:31:17   1171s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/09 15:31:17   1171s]   slowDC:setup.late    _clock_gen_my_clk_state_reg_0_/mode    0.184     0.218     0.034       0.058         0.000           0.000           0.207        0.017     100% {0.184, 0.218}
[12/09 15:31:17   1171s]   slowDC:setup.late    _clock_gen_my_clk_state_reg_1_/mode    0.218     0.218     0.000       0.058         0.000           0.000           0.218        0.000     100% {0.218, 0.218}
[12/09 15:31:17   1171s]   slowDC:setup.late    my_clk/mode                            0.442     0.496     0.055       0.058         0.084           0.035           0.477        0.010     100% {0.442, 0.496}
[12/09 15:31:17   1171s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/09 15:31:17   1171s]   
[12/09 15:31:17   1171s]   
[12/09 15:31:17   1171s]   Found a total of 0 clock tree pins with a slew violation.
[12/09 15:31:17   1171s]   
[12/09 15:31:17   1171s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:01.2 real=0:00:01.4)
[12/09 15:31:17   1171s] Synthesizing clock trees done.
[12/09 15:31:17   1171s] Tidy Up And Update Timing...
[12/09 15:31:18   1171s] External - Set all clocks to propagated mode...
[12/09 15:31:18   1171s] Innovus updating I/O latencies
[12/09 15:31:25   1179s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'slowView'
[12/09 15:31:25   1179s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'fastView'
[12/09 15:31:26   1180s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/09 15:31:26   1181s] #################################################################################
[12/09 15:31:26   1181s] # Design Stage: PreRoute
[12/09 15:31:26   1181s] # Design Name: toplevel_498
[12/09 15:31:26   1181s] # Design Mode: 90nm
[12/09 15:31:26   1181s] # Analysis Mode: MMMC Non-OCV 
[12/09 15:31:26   1181s] # Parasitics Mode: No SPEF/RCDB 
[12/09 15:31:26   1181s] # Signoff Settings: SI Off 
[12/09 15:31:26   1181s] #################################################################################
[12/09 15:31:30   1186s] Topological Sorting (REAL = 0:00:00.0, MEM = 3333.0M, InitMEM = 3318.5M)
[12/09 15:31:33   1189s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'slowView'
[12/09 15:31:33   1189s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'fastView'
[12/09 15:31:33   1189s] Start delay calculation (fullDC) (4 T). (MEM=3333.04)
[12/09 15:31:34   1190s] End AAE Lib Interpolated Model. (MEM=3354.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/09 15:31:42   1200s] Total number of fetched objects 155148
[12/09 15:31:43   1202s] Total number of fetched objects 155148
[12/09 15:31:44   1203s] End Timing Check Calculation. (CPU Time=0:00:01.3, Real Time=0:00:01.0)
[12/09 15:31:44   1204s] End Timing Check Calculation. (CPU Time=0:00:01.4, Real Time=0:00:00.0)
[12/09 15:31:44   1204s] End delay calculation. (MEM=3567.58 CPU=0:00:05.3 REAL=0:00:04.0)
[12/09 15:31:44   1204s] End delay calculation (fullDC). (MEM=3567.58 CPU=0:00:15.7 REAL=0:00:11.0)
[12/09 15:31:44   1204s] *** CDM Built up (cpu=0:00:23.9  real=0:00:18.0  mem= 3567.6M) ***
[12/09 15:31:47   1206s] Setting all clocks to propagated mode.
[12/09 15:31:47   1206s] External - Set all clocks to propagated mode done. (took cpu=0:00:34.5 real=0:00:29.0)
[12/09 15:31:47   1206s] Clock DAG stats after update timingGraph:
[12/09 15:31:47   1206s]   cell counts      : b=348, i=2, icg=0, nicg=1, l=4, total=355
[12/09 15:31:47   1206s]   misc counts      : r=4, pp=2
[12/09 15:31:47   1206s]   cell areas       : b=3594.400um^2, i=4.000um^2, icg=0.000um^2, nicg=12.800um^2, l=19.200um^2, total=3630.400um^2
[12/09 15:31:47   1206s]   cell capacitance : b=2.251pF, i=0.008pF, icg=0.000pF, nicg=0.009pF, l=0.022pF, total=2.291pF
[12/09 15:31:47   1206s]   sink capacitance : count=30705, total=26.751pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/09 15:31:47   1206s]   wire capacitance : top=0.000pF, trunk=1.360pF, leaf=14.023pF, total=15.383pF
[12/09 15:31:47   1206s]   wire lengths     : top=0.000um, trunk=11853.200um, leaf=122399.300um, total=134252.500um
[12/09 15:31:47   1206s]   hp wire lengths  : top=0.000um, trunk=9164.200um, leaf=29858.700um, total=39022.900um
[12/09 15:31:47   1206s] Clock DAG net violations after update timingGraph: none
[12/09 15:31:47   1206s] Clock DAG primary half-corner transition distribution after update timingGraph:
[12/09 15:31:47   1206s]   Trunk : target=0.118ns count=42 avg=0.067ns sd=0.030ns min=0.000ns max=0.113ns {20 <= 0.071ns, 12 <= 0.094ns, 9 <= 0.106ns, 0 <= 0.112ns, 1 <= 0.118ns}
[12/09 15:31:47   1206s]   Leaf  : target=0.118ns count=320 avg=0.089ns sd=0.009ns min=0.020ns max=0.102ns {16 <= 0.071ns, 290 <= 0.094ns, 14 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns}
[12/09 15:31:47   1206s] Clock DAG library cell distribution after update timingGraph {count}:
[12/09 15:31:47   1206s]    Bufs: BUFX16MA10TR: 33 FRICGX13BA10TR: 2 FRICGX11BA10TR: 302 BUFX5BA10TR: 11 
[12/09 15:31:47   1206s]    Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
[12/09 15:31:47   1206s]   NICGs: AND2X11MA10TR: 1 
[12/09 15:31:47   1206s]  Logics: BUFZX6MA10TR: 1 NAND2X1P4BA10TR: 1 NOR2X2MA10TR: 1 NOR2X1P4MA10TR: 1 
[12/09 15:31:47   1206s] Clock DAG hash after update timingGraph: 7187049185032644805 10349148530056473275
[12/09 15:31:47   1206s] Clock DAG hash after update timingGraph: 7187049185032644805 10349148530056473275
[12/09 15:31:48   1207s] Primary reporting skew groups after update timingGraph:
[12/09 15:31:48   1207s]   skew_group my_clk/mode: insertion delay [min=0.442, max=0.496, avg=0.477, sd=0.010], skew [0.055 vs 0.058], 100% {0.442, 0.496} (wid=0.131 ws=0.084) (gid=0.438 gs=0.077)
[12/09 15:31:48   1207s]       min path sink: mmu_storage_controller_qspi_controller/rdata_q_reg_18_/CK
[12/09 15:31:48   1207s]       max path sink: vproc_top_u_core_u_ibex_core_cs_registers_i_mcycle_counter_i_counter_q_reg_40_/CK
[12/09 15:31:48   1207s] Skew group summary after update timingGraph:
[12/09 15:31:48   1207s]   skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.184, max=0.218, avg=0.207, sd=0.017], skew [0.034 vs 0.058], 100% {0.184, 0.218} (wid=0.053 ws=0.000) (gid=0.165 gs=0.034)
[12/09 15:31:48   1207s]   skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.218, max=0.218, avg=0.218, sd=0.000], skew [0.000 vs 0.058], 100% {0.218, 0.218} (wid=0.053 ws=0.000) (gid=0.165 gs=0.000)
[12/09 15:31:48   1207s]   skew_group my_clk/mode: insertion delay [min=0.442, max=0.496, avg=0.477, sd=0.010], skew [0.055 vs 0.058], 100% {0.442, 0.496} (wid=0.131 ws=0.084) (gid=0.438 gs=0.077)
[12/09 15:31:48   1207s] Logging CTS constraint violations...
[12/09 15:31:48   1207s]   No violations found.
[12/09 15:31:48   1207s] Logging CTS constraint violations done.
[12/09 15:31:48   1207s] Tidy Up And Update Timing done. (took cpu=0:00:35.8 real=0:00:30.7)
[12/09 15:31:48   1207s] Copying last skew targets (including wire skew targets) from _clock_gen_my_clk_state_reg_1_/mode to _clock_gen_my_clk_state_reg_2_/mode (the duplicate skew group).
[12/09 15:31:48   1207s] Copying last insertion target (including wire insertion delay target) from _clock_gen_my_clk_state_reg_1_/mode to _clock_gen_my_clk_state_reg_2_/mode (the duplicate skew group).
[12/09 15:31:48   1207s] Runtime done. (took cpu=0:08:54 real=0:07:45)
[12/09 15:31:48   1207s] Runtime Report Coverage % = 96.2
[12/09 15:31:48   1207s] Runtime Summary
[12/09 15:31:48   1207s] ===============
[12/09 15:31:48   1207s] Clock Runtime:  (48%) Core CTS         216.46 (Init 12.24, Construction 41.99, Implementation 126.85, eGRPC 13.17, PostConditioning 10.47, Other 11.73)
[12/09 15:31:48   1207s] Clock Runtime:  (38%) CTS services     172.44 (RefinePlace 25.33, EarlyGlobalClock 11.91, NanoRoute 130.21, ExtractRC 4.99, TimingAnalysis 0.00)
[12/09 15:31:48   1207s] Clock Runtime:  (13%) Other CTS         58.11 (Init 13.05, CongRepair/EGR-DP 16.06, TimingUpdate 29.00, Other 0.00)
[12/09 15:31:48   1207s] Clock Runtime: (100%) Total            447.01
[12/09 15:31:48   1207s] 
[12/09 15:31:48   1207s] 
[12/09 15:31:48   1207s] Runtime Summary:
[12/09 15:31:48   1207s] ================
[12/09 15:31:48   1207s] 
[12/09 15:31:48   1207s] -------------------------------------------------------------------------------------------------------------------
[12/09 15:31:48   1207s] wall    % time  children  called  name
[12/09 15:31:48   1207s] -------------------------------------------------------------------------------------------------------------------
[12/09 15:31:48   1207s] 464.57  100.00   464.57     0       
[12/09 15:31:48   1207s] 464.57  100.00   447.01     1     Runtime
[12/09 15:31:48   1207s]   2.84    0.61     2.84     1     CCOpt::Phase::Initialization
[12/09 15:31:48   1207s]   2.84    0.61     2.83     1       Check Prerequisites
[12/09 15:31:48   1207s]   2.83    0.61     0.00     1         Leaving CCOpt scope - CheckPlace
[12/09 15:31:48   1207s]  21.33    4.59    20.55     1     CCOpt::Phase::PreparingToBalance
[12/09 15:31:48   1207s]   0.02    0.00     0.00     1       Leaving CCOpt scope - Initializing power interface
[12/09 15:31:48   1207s]  10.21    2.20     0.00     1       Leaving CCOpt scope - optDesignGlobalRouteStep
[12/09 15:31:48   1207s]   2.38    0.51     1.52     1       Legalization setup
[12/09 15:31:48   1207s]   1.44    0.31     0.00     2         Leaving CCOpt scope - Initializing placement interface
[12/09 15:31:48   1207s]   0.08    0.02     0.00     1         Leaving CCOpt scope - Cleaning up placement interface
[12/09 15:31:48   1207s]   7.94    1.71     0.00     1       Validating CTS configuration
[12/09 15:31:48   1207s]   0.00    0.00     0.00     1         Checking module port directions
[12/09 15:31:48   1207s]   0.00    0.00     0.00     1         Checking for illegal sizes of clock logic instances
[12/09 15:31:48   1207s]   1.12    0.24     0.70     1     Preparing To Balance
[12/09 15:31:48   1207s]   0.07    0.01     0.00     1       Leaving CCOpt scope - Cleaning up placement interface
[12/09 15:31:48   1207s]   0.63    0.14     0.00     1       Leaving CCOpt scope - Initializing placement interface
[12/09 15:31:48   1207s]  72.12   15.52    72.12     1     CCOpt::Phase::Construction
[12/09 15:31:48   1207s]  54.69   11.77    54.48     1       Stage::Clustering
[12/09 15:31:48   1207s]  34.04    7.33    32.29     1         Clustering
[12/09 15:31:48   1207s]   0.36    0.08     0.00     1           Initialize for clustering
[12/09 15:31:48   1207s]  15.76    3.39     0.07     1           Bottom-up phase
[12/09 15:31:48   1207s]   0.07    0.02     0.00     1             Clock tree timing engine global stage delay update for slowDC:setup.late
[12/09 15:31:48   1207s]  16.17    3.48    14.79     1           Legalizing clock trees
[12/09 15:31:48   1207s]  13.34    2.87     0.00     1             Leaving CCOpt scope - ClockRefiner
[12/09 15:31:48   1207s]   0.04    0.01     0.00     1             Leaving CCOpt scope - Cleaning up placement interface
[12/09 15:31:48   1207s]   0.46    0.10     0.00     1             Leaving CCOpt scope - Initializing placement interface
[12/09 15:31:48   1207s]   0.95    0.21     0.00     1             Clock tree timing engine global stage delay update for slowDC:setup.late
[12/09 15:31:48   1207s]  20.44    4.40    17.88     1         CongRepair After Initial Clustering
[12/09 15:31:48   1207s]  14.78    3.18    12.45     1           Leaving CCOpt scope - Early Global Route
[12/09 15:31:48   1207s]   4.35    0.94     0.00     1             Early Global Route - eGR only step
[12/09 15:31:48   1207s]   8.10    1.74     0.00     1             Congestion Repair
[12/09 15:31:48   1207s]   2.01    0.43     0.00     1           Leaving CCOpt scope - extractRC
[12/09 15:31:48   1207s]   1.09    0.23     0.00     1           Clock tree timing engine global stage delay update for slowDC:setup.late
[12/09 15:31:48   1207s]   2.68    0.58     2.68     1       Stage::DRV Fixing
[12/09 15:31:48   1207s]   1.23    0.27     0.00     1         Fixing clock tree slew time and max cap violations
[12/09 15:31:48   1207s]   1.45    0.31     0.00     1         Fixing clock tree slew time and max cap violations - detailed pass
[12/09 15:31:48   1207s]  14.75    3.18    14.64     1       Stage::Insertion Delay Reduction
[12/09 15:31:48   1207s]   0.98    0.21     0.00     1         Removing unnecessary root buffering
[12/09 15:31:48   1207s]   0.63    0.14     0.00     1         Removing unconstrained drivers
[12/09 15:31:48   1207s]   0.72    0.15     0.00     1         Reducing insertion delay 1
[12/09 15:31:48   1207s]   2.66    0.57     0.00     1         Removing longest path buffering
[12/09 15:31:48   1207s]   9.64    2.08     0.00     1         Reducing insertion delay 2
[12/09 15:31:48   1207s] 128.26   27.61   128.18     1     CCOpt::Phase::Implementation
[12/09 15:31:48   1207s]  15.76    3.39    15.64     1       Stage::Reducing Power
[12/09 15:31:48   1207s]   1.66    0.36     0.00     1         Improving clock tree routing
[12/09 15:31:48   1207s]  12.38    2.67     0.06     1         Reducing clock tree power 1
[12/09 15:31:48   1207s]   0.06    0.01     0.00     3           Legalizing clock trees
[12/09 15:31:48   1207s]   1.60    0.35     0.00     1         Reducing clock tree power 2
[12/09 15:31:48   1207s]  20.24    4.36    19.20     1       Stage::Balancing
[12/09 15:31:48   1207s]  12.04    2.59    11.33     1         Approximately balancing fragments step
[12/09 15:31:48   1207s]   3.44    0.74     0.00     1           Resolve constraints - Approximately balancing fragments
[12/09 15:31:48   1207s]   1.31    0.28     0.00     1           Estimate delay to be added in balancing - Approximately balancing fragments
[12/09 15:31:48   1207s]   1.16    0.25     0.00     1           Moving gates to improve sub-tree skew
[12/09 15:31:48   1207s]   3.54    0.76     0.00     1           Approximately balancing fragments bottom up
[12/09 15:31:48   1207s]   1.89    0.41     0.00     1           Approximately balancing fragments, wire and cell delays
[12/09 15:31:48   1207s]   1.47    0.32     0.00     1         Improving fragments clock skew
[12/09 15:31:48   1207s]   3.41    0.74     2.71     1         Approximately balancing step
[12/09 15:31:48   1207s]   1.65    0.36     0.00     1           Resolve constraints - Approximately balancing
[12/09 15:31:48   1207s]   1.06    0.23     0.00     1           Approximately balancing, wire and cell delays
[12/09 15:31:48   1207s]   0.81    0.17     0.00     1         Fixing clock tree overload
[12/09 15:31:48   1207s]   1.46    0.31     0.00     1         Approximately balancing paths
[12/09 15:31:48   1207s]  90.32   19.44    88.87     1       Stage::Polishing
[12/09 15:31:48   1207s]   0.71    0.15     0.00     1         Clock tree timing engine global stage delay update for slowDC:setup.late
[12/09 15:31:48   1207s]   0.75    0.16     0.00     1         Merging balancing drivers for power
[12/09 15:31:48   1207s]   1.65    0.36     0.00     1         Improving clock skew
[12/09 15:31:48   1207s]  46.49   10.01    43.75     1         Moving gates to reduce wire capacitance
[12/09 15:31:48   1207s]   1.33    0.29     0.00     2           Artificially removing short and long paths
[12/09 15:31:48   1207s]   6.69    1.44     0.03     1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[12/09 15:31:48   1207s]   0.03    0.01     0.00     1             Legalizing clock trees
[12/09 15:31:48   1207s]  16.11    3.47     0.02     1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[12/09 15:31:48   1207s]   0.02    0.00     0.00     1             Legalizing clock trees
[12/09 15:31:48   1207s]   5.35    1.15     0.03     1           Moving gates to reduce wire capacitance - iteration 2: WireCapReduction
[12/09 15:31:48   1207s]   0.03    0.01     0.00     1             Legalizing clock trees
[12/09 15:31:48   1207s]  14.14    3.04     0.02     1           Moving gates to reduce wire capacitance - iteration 2: MoveGates
[12/09 15:31:48   1207s]   0.02    0.00     0.00     1             Legalizing clock trees
[12/09 15:31:48   1207s]   0.12    0.03     0.00     1           Reverting Artificially removing short and long paths
[12/09 15:31:48   1207s]   6.12    1.32     0.74     1         Reducing clock tree power 3
[12/09 15:31:48   1207s]   0.64    0.14     0.00     1           Artificially removing short and long paths
[12/09 15:31:48   1207s]   0.01    0.00     0.00     1           Legalizing clock trees
[12/09 15:31:48   1207s]   0.09    0.02     0.00     1           Reverting Artificially removing short and long paths
[12/09 15:31:48   1207s]   1.09    0.24     0.00     1         Improving insertion delay
[12/09 15:31:48   1207s]  32.06    6.90    29.16     1         Wire Opt OverFix
[12/09 15:31:48   1207s]  27.49    5.92    25.85     1           Wire Reduction extra effort
[12/09 15:31:48   1207s]   0.50    0.11     0.00     1             Artificially removing short and long paths
[12/09 15:31:48   1207s]   0.34    0.07     0.00     1             Global shorten wires A0
[12/09 15:31:48   1207s]  19.34    4.16     0.00     2             Move For Wirelength - core
[12/09 15:31:48   1207s]   0.24    0.05     0.00     1             Global shorten wires A1
[12/09 15:31:48   1207s]   3.19    0.69     0.00     1             Global shorten wires B
[12/09 15:31:48   1207s]   2.23    0.48     0.00     1             Move For Wirelength - branch
[12/09 15:31:48   1207s]   1.67    0.36     1.67     1           Optimizing orientation
[12/09 15:31:48   1207s]   1.67    0.36     0.00     1             FlipOpt
[12/09 15:31:48   1207s]   1.87    0.40     1.55     1       Stage::Updating netlist
[12/09 15:31:48   1207s]   0.14    0.03     0.00     1         Leaving CCOpt scope - Cleaning up placement interface
[12/09 15:31:48   1207s]   1.41    0.30     0.00     1         Leaving CCOpt scope - ClockRefiner
[12/09 15:31:48   1207s]  30.29    6.52    27.09     1     CCOpt::Phase::eGRPC
[12/09 15:31:48   1207s]   6.41    1.38     5.23     1       Leaving CCOpt scope - Routing Tools
[12/09 15:31:48   1207s]   5.23    1.13     0.00     1         Early Global Route - eGR only step
[12/09 15:31:48   1207s]   1.31    0.28     0.00     1       Leaving CCOpt scope - extractRC
[12/09 15:31:48   1207s]   0.30    0.06     0.00     1       Leaving CCOpt scope - Initializing placement interface
[12/09 15:31:48   1207s]   0.64    0.14     0.64     1       Reset bufferability constraints
[12/09 15:31:48   1207s]   0.64    0.14     0.00     1         Clock tree timing engine global stage delay update for slowDC:setup.late
[12/09 15:31:48   1207s]   1.21    0.26     0.47     1       eGRPC Moving buffers
[12/09 15:31:48   1207s]   0.47    0.10     0.00     1         Violation analysis
[12/09 15:31:48   1207s]   4.63    1.00     0.31     1       eGRPC Initial Pass of Downsizing Clock Tree cells
[12/09 15:31:48   1207s]   0.31    0.07     0.00     1         Artificially removing long paths
[12/09 15:31:48   1207s]   1.19    0.26     0.00     1       eGRPC Fixing DRVs
[12/09 15:31:48   1207s]   0.53    0.12     0.00     1       Reconnecting optimized routes
[12/09 15:31:48   1207s]   0.24    0.05     0.00     1       Violation analysis
[12/09 15:31:48   1207s]   0.04    0.01     0.00     1       Leaving CCOpt scope - Cleaning up placement interface
[12/09 15:31:48   1207s]  10.58    2.28     0.00     1       Leaving CCOpt scope - ClockRefiner
[12/09 15:31:48   1207s] 148.47   31.96   146.25     1     CCOpt::Phase::Routing
[12/09 15:31:48   1207s] 143.98   30.99   142.33     1       Leaving CCOpt scope - Routing Tools
[12/09 15:31:48   1207s]   4.15    0.89     0.00     1         Early Global Route - eGR->Nr High Frequency step
[12/09 15:31:48   1207s] 130.21   28.03     0.00     1         NanoRoute
[12/09 15:31:48   1207s]   7.96    1.71     0.00     1         Route Remaining Unrouted Nets
[12/09 15:31:48   1207s]   1.67    0.36     0.00     1       Leaving CCOpt scope - extractRC
[12/09 15:31:48   1207s]   0.60    0.13     0.00     1       Clock tree timing engine global stage delay update for slowDC:setup.late
[12/09 15:31:48   1207s]  10.47    2.25     7.81     1     CCOpt::Phase::PostConditioning
[12/09 15:31:48   1207s]   0.65    0.14     0.00     1       Leaving CCOpt scope - Initializing placement interface
[12/09 15:31:48   1207s]   0.00    0.00     0.00     1       Reset bufferability constraints
[12/09 15:31:48   1207s]   1.50    0.32     0.00     1       PostConditioning Upsizing To Fix DRVs
[12/09 15:31:48   1207s]   1.38    0.30     0.00     1       Recomputing CTS skew targets
[12/09 15:31:48   1207s]   0.68    0.15     0.00     1       PostConditioning Fixing DRVs
[12/09 15:31:48   1207s]   1.05    0.23     0.00     1       Buffering to fix DRVs
[12/09 15:31:48   1207s]   1.43    0.31     0.00     1       PostConditioning Fixing Skew by cell sizing
[12/09 15:31:48   1207s]   0.41    0.09     0.00     1       Reconnecting optimized routes
[12/09 15:31:48   1207s]   0.00    0.00     0.00     1       Update timing and DAG stats after post-conditioning
[12/09 15:31:48   1207s]   0.72    0.15     0.00     1       Clock tree timing engine global stage delay update for slowDC:setup.late
[12/09 15:31:48   1207s]   1.36    0.29     0.00     1     Post-balance tidy up or trial balance steps
[12/09 15:31:48   1207s]  30.75    6.62    29.00     1     Tidy Up And Update Timing
[12/09 15:31:48   1207s]  29.00    6.24     0.00     1       External - Set all clocks to propagated mode
[12/09 15:31:48   1207s] -------------------------------------------------------------------------------------------------------------------
[12/09 15:31:48   1207s] 
[12/09 15:31:48   1207s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/09 15:31:48   1207s] Leaving CCOpt scope - Cleaning up placement interface...
[12/09 15:31:48   1207s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:3509.8M, EPOCH TIME: 1670621508.753671
[12/09 15:31:48   1207s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.050, REAL:0.058, MEM:3060.8M, EPOCH TIME: 1670621508.811326
[12/09 15:31:48   1207s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.1)
[12/09 15:31:48   1207s] Synthesizing clock trees with CCOpt done.
[12/09 15:31:48   1207s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/09 15:31:48   1207s] Type 'man IMPSP-9025' for more detail.
[12/09 15:31:48   1207s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2579.4M, totSessionCpu=0:20:08 **
[12/09 15:31:49   1207s] **WARN: (IMPOPT-576):	16 nets have unplaced terms. 
[12/09 15:31:54   1214s] info: unfix 1 clock instance placement location
[12/09 15:31:54   1214s] info: this clock instance will be remarked as fixed at the end of optimiztion
[12/09 15:31:54   1214s] Need call spDPlaceInit before registerPrioInstLoc.
[12/09 15:31:54   1214s] [EEQ-INFO] #EEQ #Cell
[12/09 15:31:54   1214s] [EEQ-INFO] 1    868
[12/09 15:31:54   1214s] [EEQ-INFO] Opt(LEF/DEF) master EEQ cnt: 868(868)
[12/09 15:31:54   1214s] *** InitOpt #2 [begin] : totSession cpu/real = 0:20:14.3/0:19:04.1 (1.1), mem = 3020.8M
[12/09 15:31:54   1214s] GigaOpt running with 4 threads.
[12/09 15:31:54   1214s] Info: 4 threads available for lower-level modules during optimization.
[12/09 15:31:54   1214s] OPERPROF: Starting DPlace-Init at level 1, MEM:3020.8M, EPOCH TIME: 1670621514.776971
[12/09 15:31:54   1214s] z: 2, totalTracks: 1
[12/09 15:31:54   1214s] z: 4, totalTracks: 1
[12/09 15:31:54   1214s] z: 6, totalTracks: 1
[12/09 15:31:54   1214s] z: 8, totalTracks: 1
[12/09 15:31:54   1214s] #spOpts: VtWidth mergeVia=F 
[12/09 15:31:54   1214s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3020.8M, EPOCH TIME: 1670621514.940996
[12/09 15:31:55   1214s] 
[12/09 15:31:55   1214s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/09 15:31:55   1214s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.106, REAL:0.110, MEM:3020.8M, EPOCH TIME: 1670621515.050580
[12/09 15:31:55   1214s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=3020.8MB).
[12/09 15:31:55   1214s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.294, REAL:0.316, MEM:3020.8M, EPOCH TIME: 1670621515.093278
[12/09 15:31:55   1214s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3020.8M, EPOCH TIME: 1670621515.093632
[12/09 15:31:55   1214s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.027, REAL:0.027, MEM:3020.8M, EPOCH TIME: 1670621515.120586
[12/09 15:31:55   1214s] 
[12/09 15:31:55   1214s] Creating Lib Analyzer ...
[12/09 15:31:55   1214s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/09 15:31:55   1214s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/09 15:31:55   1214s] Total number of usable buffers from Lib Analyzer: 74 ( BUFX1MA10TR BUFX1BA10TR BUFX0P8MA10TR BUFX0P8BA10TR BUFX0P7MA10TR BUFX0P7BA10TR BUFHX1MA10TR BUFHX0P8MA10TR BUFHX0P7MA10TR BUFX2MA10TR BUFX2BA10TR BUFX1P7MA10TR BUFX1P7BA10TR BUFX1P4MA10TR BUFX1P4BA10TR BUFX1P2MA10TR BUFX1P2BA10TR BUFHX1P7MA10TR BUFHX1P4MA10TR BUFHX1P2MA10TR BUFX3MA10TR BUFX3BA10TR BUFX2P5MA10TR BUFX2P5BA10TR BUFHX2MA10TR FRICGX1BA10TR FRICGX0P8BA10TR FRICGX0P7BA10TR FRICGX0P6BA10TR FRICGX0P5BA10TR BUFHX3MA10TR BUFHX2P5MA10TR FRICGX2BA10TR FRICGX1P7BA10TR FRICGX1P4BA10TR FRICGX1P2BA10TR BUFX4MA10TR BUFX4BA10TR BUFX3P5MA10TR BUFX3P5BA10TR FRICGX3BA10TR FRICGX2P5BA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFHX3P5MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR FRICGX4BA10TR FRICGX3P5BA10TR BUFHX6MA10TR FRICGX5BA10TR BUFX7P5MA10TR BUFX7P5BA10TR FRICGX6BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR FRICGX7P5BA10TR BUFX11MA10TR BUFX11BA10TR BUFHX9MA10TR FRICGX9BA10TR BUFX13MA10TR BUFX13BA10TR BUFHX11MA10TR FRICGX11BA10TR FRICGX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX13MA10TR FRICGX16BA10TR BUFHX16MA10TR)
[12/09 15:31:55   1214s] Total number of usable inverters from Lib Analyzer: 40 ( INVX1MA10TR INVX1BA10TR INVX0P8MA10TR INVX0P8BA10TR INVX0P7MA10TR INVX0P7BA10TR INVX0P6MA10TR INVX0P6BA10TR INVX0P5MA10TR INVX0P5BA10TR INVX2MA10TR INVX2BA10TR INVX1P7MA10TR INVX1P7BA10TR INVX1P4MA10TR INVX1P4BA10TR INVX1P2MA10TR INVX1P2BA10TR INVX3MA10TR INVX3BA10TR INVX2P5MA10TR INVX2P5BA10TR INVX4MA10TR INVX4BA10TR INVX3P5MA10TR INVX3P5BA10TR INVX5MA10TR INVX5BA10TR INVX6MA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9MA10TR INVX9BA10TR INVX11MA10TR INVX11BA10TR INVX13MA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/09 15:31:55   1214s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/09 15:31:55   1214s] 
[12/09 15:31:55   1214s] {RT default_rc_corner 0 6 6 0}
[12/09 15:31:58   1217s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:20:17 mem=3027.8M
[12/09 15:31:58   1217s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:20:17 mem=3027.8M
[12/09 15:31:58   1217s] Creating Lib Analyzer, finished. 
[12/09 15:31:58   1217s] **WARN: (IMPOPT-665):	gpio_pins[9] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 15:31:58   1217s] Type 'man IMPOPT-665' for more detail.
[12/09 15:31:58   1217s] **WARN: (IMPOPT-665):	gpio_pins[8] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 15:31:58   1217s] Type 'man IMPOPT-665' for more detail.
[12/09 15:31:58   1217s] **WARN: (IMPOPT-665):	gpio_pins[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 15:31:58   1217s] Type 'man IMPOPT-665' for more detail.
[12/09 15:31:58   1217s] **WARN: (IMPOPT-665):	gpio_pins[6] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 15:31:58   1217s] Type 'man IMPOPT-665' for more detail.
[12/09 15:31:58   1217s] **WARN: (IMPOPT-665):	gpio_pins[5] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 15:31:58   1217s] Type 'man IMPOPT-665' for more detail.
[12/09 15:31:58   1217s] **WARN: (IMPOPT-665):	gpio_pins[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 15:31:58   1217s] Type 'man IMPOPT-665' for more detail.
[12/09 15:31:58   1217s] **WARN: (IMPOPT-665):	gpio_pins[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 15:31:58   1217s] Type 'man IMPOPT-665' for more detail.
[12/09 15:31:58   1217s] **WARN: (IMPOPT-665):	gpio_pins[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 15:31:58   1217s] Type 'man IMPOPT-665' for more detail.
[12/09 15:31:58   1217s] **WARN: (IMPOPT-665):	gpio_pins[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 15:31:58   1217s] Type 'man IMPOPT-665' for more detail.
[12/09 15:31:58   1217s] **WARN: (IMPOPT-665):	gpio_pins[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 15:31:58   1217s] Type 'man IMPOPT-665' for more detail.
[12/09 15:31:58   1217s] **WARN: (IMPOPT-665):	external_qspi_pins[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 15:31:58   1217s] Type 'man IMPOPT-665' for more detail.
[12/09 15:31:58   1217s] **WARN: (IMPOPT-665):	external_qspi_pins[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 15:31:58   1217s] Type 'man IMPOPT-665' for more detail.
[12/09 15:31:58   1217s] **WARN: (IMPOPT-665):	external_qspi_pins[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 15:31:58   1217s] Type 'man IMPOPT-665' for more detail.
[12/09 15:31:58   1217s] **WARN: (IMPOPT-665):	external_qspi_pins[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 15:31:58   1217s] Type 'man IMPOPT-665' for more detail.
[12/09 15:31:58   1217s] **WARN: (IMPOPT-665):	external_qspi_ck_o : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 15:31:58   1217s] Type 'man IMPOPT-665' for more detail.
[12/09 15:31:58   1217s] **WARN: (IMPOPT-665):	external_qspi_cs_o : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 15:31:58   1217s] Type 'man IMPOPT-665' for more detail.
[12/09 15:31:58   1217s] **optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 2655.8M, totSessionCpu=0:20:17 **
[12/09 15:31:58   1217s] *** optDesign -postCTS ***
[12/09 15:31:58   1217s] DRC Margin: user margin 0.0; extra margin 0.2
[12/09 15:31:58   1217s] Hold Target Slack: user slack 0
[12/09 15:31:58   1217s] Setup Target Slack: user slack 0; extra slack 0.0
[12/09 15:31:58   1217s] setUsefulSkewMode -ecoRoute false
[12/09 15:31:58   1217s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3027.8M, EPOCH TIME: 1670621518.868200
[12/09 15:31:58   1217s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.096, REAL:0.102, MEM:3027.8M, EPOCH TIME: 1670621518.970437
[12/09 15:31:59   1217s] 
[12/09 15:31:59   1217s] TimeStamp Deleting Cell Server Begin ...
[12/09 15:31:59   1217s] Deleting Lib Analyzer.
[12/09 15:31:59   1217s] 
[12/09 15:31:59   1217s] TimeStamp Deleting Cell Server End ...
[12/09 15:31:59   1217s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/09 15:31:59   1217s] 
[12/09 15:31:59   1217s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/09 15:31:59   1217s] Summary for sequential cells identification: 
[12/09 15:31:59   1217s]   Identified SBFF number: 148
[12/09 15:31:59   1217s]   Identified MBFF number: 0
[12/09 15:31:59   1217s]   Identified SB Latch number: 0
[12/09 15:31:59   1217s]   Identified MB Latch number: 0
[12/09 15:31:59   1217s]   Not identified SBFF number: 0
[12/09 15:31:59   1217s]   Not identified MBFF number: 0
[12/09 15:31:59   1217s]   Not identified SB Latch number: 0
[12/09 15:31:59   1217s]   Not identified MB Latch number: 0
[12/09 15:31:59   1217s]   Number of sequential cells which are not FFs: 106
[12/09 15:31:59   1217s]  Visiting view : slowView
[12/09 15:31:59   1217s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/09 15:31:59   1217s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/09 15:31:59   1217s]  Visiting view : fastView
[12/09 15:31:59   1217s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/09 15:31:59   1217s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/09 15:31:59   1217s] TLC MultiMap info (StdDelay):
[12/09 15:31:59   1217s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/09 15:31:59   1217s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/09 15:31:59   1217s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/09 15:31:59   1217s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/09 15:31:59   1217s]  Setting StdDelay to: 15.6ps
[12/09 15:31:59   1217s] 
[12/09 15:31:59   1217s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/09 15:31:59   1218s] 
[12/09 15:31:59   1218s] TimeStamp Deleting Cell Server Begin ...
[12/09 15:31:59   1218s] 
[12/09 15:31:59   1218s] TimeStamp Deleting Cell Server End ...
[12/09 15:31:59   1218s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3025.8M, EPOCH TIME: 1670621519.530969
[12/09 15:31:59   1218s] All LLGs are deleted
[12/09 15:31:59   1218s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3025.8M, EPOCH TIME: 1670621519.531071
[12/09 15:31:59   1218s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.002, REAL:0.002, MEM:3025.8M, EPOCH TIME: 1670621519.533479
[12/09 15:31:59   1218s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.004, REAL:0.004, MEM:3021.8M, EPOCH TIME: 1670621519.534730
[12/09 15:31:59   1218s] Start to check current routing status for nets...
[12/09 15:32:00   1219s] All nets are already routed correctly.
[12/09 15:32:00   1219s] End to check current routing status for nets (mem=3021.8M)
[12/09 15:32:01   1219s] #optDebug: Start CG creation (mem=3050.4M)
[12/09 15:32:01   1219s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 2.000000 defLenToSkip 14.000000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 14.000000 
[12/09 15:32:01   1219s] (cpu=0:00:00.2, mem=3152.0M)
[12/09 15:32:01   1219s]  ...processing cgPrt (cpu=0:00:00.2, mem=3152.0M)
[12/09 15:32:01   1219s]  ...processing cgEgp (cpu=0:00:00.2, mem=3152.0M)
[12/09 15:32:01   1219s]  ...processing cgPbk (cpu=0:00:00.2, mem=3152.0M)
[12/09 15:32:01   1219s]  ...processing cgNrb(cpu=0:00:00.2, mem=3152.0M)
[12/09 15:32:01   1219s]  ...processing cgObs (cpu=0:00:00.2, mem=3152.0M)
[12/09 15:32:01   1219s]  ...processing cgCon (cpu=0:00:00.2, mem=3152.0M)
[12/09 15:32:01   1219s]  ...processing cgPdm (cpu=0:00:00.2, mem=3152.0M)
[12/09 15:32:01   1219s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=3152.0M)
[12/09 15:32:53   1259s] Compute RC Scale Done ...
[12/09 15:32:53   1259s] All LLGs are deleted
[12/09 15:32:53   1259s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3142.5M, EPOCH TIME: 1670621573.704495
[12/09 15:32:53   1259s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:3142.5M, EPOCH TIME: 1670621573.705391
[12/09 15:32:53   1259s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3142.5M, EPOCH TIME: 1670621573.780128
[12/09 15:32:53   1259s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3142.5M, EPOCH TIME: 1670621573.786071
[12/09 15:32:53   1259s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3142.5M, EPOCH TIME: 1670621573.797823
[12/09 15:32:53   1259s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.008, REAL:0.011, MEM:3142.5M, EPOCH TIME: 1670621573.808996
[12/09 15:32:53   1259s] Fast DP-INIT is on for default
[12/09 15:32:53   1259s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.070, REAL:0.084, MEM:3142.5M, EPOCH TIME: 1670621573.869762
[12/09 15:32:53   1259s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.136, REAL:0.152, MEM:3142.5M, EPOCH TIME: 1670621573.932313
[12/09 15:32:54   1260s] Starting delay calculation for Setup views
[12/09 15:32:54   1260s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/09 15:32:54   1260s] #################################################################################
[12/09 15:32:54   1260s] # Design Stage: PreRoute
[12/09 15:32:54   1260s] # Design Name: toplevel_498
[12/09 15:32:54   1260s] # Design Mode: 90nm
[12/09 15:32:54   1260s] # Analysis Mode: MMMC Non-OCV 
[12/09 15:32:54   1260s] # Parasitics Mode: No SPEF/RCDB 
[12/09 15:32:54   1260s] # Signoff Settings: SI Off 
[12/09 15:32:54   1260s] #################################################################################
[12/09 15:32:56   1262s] Topological Sorting (REAL = 0:00:00.0, MEM = 3140.5M, InitMEM = 3140.5M)
[12/09 15:32:59   1264s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'slowView'
[12/09 15:32:59   1264s] Calculate delays in BcWc mode...
[12/09 15:32:59   1264s] Start delay calculation (fullDC) (4 T). (MEM=3140.47)
[12/09 15:33:00   1265s] End AAE Lib Interpolated Model. (MEM=3153.99 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/09 15:33:18   1295s] Total number of fetched objects 155148
[12/09 15:33:19   1295s] End Timing Check Calculation. (CPU Time=0:00:00.8, Real Time=0:00:01.0)
[12/09 15:33:19   1295s] End delay calculation. (MEM=3240.98 CPU=0:00:25.5 REAL=0:00:15.0)
[12/09 15:33:19   1295s] End delay calculation (fullDC). (MEM=3240.98 CPU=0:00:31.2 REAL=0:00:20.0)
[12/09 15:33:19   1295s] *** CDM Built up (cpu=0:00:35.4  real=0:00:25.0  mem= 3241.0M) ***
[12/09 15:33:23   1299s] *** Done Building Timing Graph (cpu=0:00:39.6 real=0:00:29.0 totSessionCpu=0:21:40 mem=3272.0M)
[12/09 15:33:26   1302s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 28.665  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  32088  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 95.294%
------------------------------------------------------------------
**optDesign ... cpu = 0:01:35, real = 0:01:38, mem = 2737.6M, totSessionCpu=0:21:43 **
[12/09 15:33:26   1302s] *** InitOpt #2 [finish] : cpu/real = 0:01:28.4/0:01:31.6 (1.0), totSession cpu/real = 0:21:42.7/0:20:35.7 (1.1), mem = 3100.5M
[12/09 15:33:26   1302s] 
[12/09 15:33:26   1302s] =============================================================================================
[12/09 15:33:26   1302s]  Step TAT Report for InitOpt #2                                                 21.10-p004_1
[12/09 15:33:26   1302s] =============================================================================================
[12/09 15:33:26   1302s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/09 15:33:26   1302s] ---------------------------------------------------------------------------------------------
[12/09 15:33:26   1302s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/09 15:33:26   1302s] [ OptSummaryReport       ]      1   0:00:00.5  (   0.5 % )     0:00:32.7 /  0:00:43.0    1.3
[12/09 15:33:26   1302s] [ DrvReport              ]      1   0:00:02.2  (   2.4 % )     0:00:02.2 /  0:00:02.7    1.2
[12/09 15:33:26   1302s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.7
[12/09 15:33:26   1302s] [ LibAnalyzerInit        ]      1   0:00:03.0  (   3.3 % )     0:00:03.0 /  0:00:02.4    0.8
[12/09 15:33:26   1302s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/09 15:33:26   1302s] [ SteinerInterfaceInit   ]      1   0:00:00.3  (   0.3 % )     0:00:00.3 /  0:00:00.3    1.0
[12/09 15:33:26   1302s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/09 15:33:26   1302s] [ TimingUpdate           ]      1   0:00:04.5  (   5.0 % )     0:00:29.7 /  0:00:39.6    1.3
[12/09 15:33:26   1302s] [ FullDelayCalc          ]      1   0:00:25.2  (  27.5 % )     0:00:25.2 /  0:00:35.8    1.4
[12/09 15:33:26   1302s] [ TimingReport           ]      1   0:00:00.3  (   0.4 % )     0:00:00.3 /  0:00:00.4    1.2
[12/09 15:33:26   1302s] [ MISC                   ]          0:00:55.6  (  60.7 % )     0:00:55.6 /  0:00:42.7    0.8
[12/09 15:33:26   1302s] ---------------------------------------------------------------------------------------------
[12/09 15:33:26   1302s]  InitOpt #2 TOTAL                   0:01:31.6  ( 100.0 % )     0:01:31.6 /  0:01:28.4    1.0
[12/09 15:33:26   1302s] ---------------------------------------------------------------------------------------------
[12/09 15:33:26   1302s] 
[12/09 15:33:26   1302s] ** INFO : this run is activating low effort ccoptDesign flow
[12/09 15:33:26   1302s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/09 15:33:26   1302s] ### Creating PhyDesignMc. totSessionCpu=0:21:43 mem=3100.5M
[12/09 15:33:26   1302s] OPERPROF: Starting DPlace-Init at level 1, MEM:3100.5M, EPOCH TIME: 1670621606.251364
[12/09 15:33:26   1302s] z: 2, totalTracks: 1
[12/09 15:33:26   1302s] z: 4, totalTracks: 1
[12/09 15:33:26   1302s] z: 6, totalTracks: 1
[12/09 15:33:26   1302s] z: 8, totalTracks: 1
[12/09 15:33:26   1302s] #spOpts: VtWidth mergeVia=F 
[12/09 15:33:26   1302s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3100.5M, EPOCH TIME: 1670621606.490987
[12/09 15:33:26   1302s] 
[12/09 15:33:26   1302s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/09 15:33:26   1303s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.140, MEM:3100.5M, EPOCH TIME: 1670621606.630944
[12/09 15:33:26   1303s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3100.5MB).
[12/09 15:33:26   1303s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.293, REAL:0.438, MEM:3100.5M, EPOCH TIME: 1670621606.689187
[12/09 15:33:27   1303s] InstCnt mismatch: prevInstCnt = 153758, ttlInstCnt = 154106
[12/09 15:33:27   1303s] TotalInstCnt at PhyDesignMc Initialization: 154,106
[12/09 15:33:27   1303s] ### Creating PhyDesignMc, finished. totSessionCpu=0:21:44 mem=3100.5M
[12/09 15:33:27   1303s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3100.5M, EPOCH TIME: 1670621607.375352
[12/09 15:33:27   1303s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.029, REAL:0.029, MEM:3100.5M, EPOCH TIME: 1670621607.404699
[12/09 15:33:27   1303s] TotalInstCnt at PhyDesignMc Destruction: 154,106
[12/09 15:33:28   1305s] #optDebug: fT-E <X 2 0 0 1>
[12/09 15:33:28   1305s] -congRepairInPostCTS false                 # bool, default=false, private
[12/09 15:33:31   1307s] 
[12/09 15:33:31   1307s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/09 15:33:32   1307s] Summary for sequential cells identification: 
[12/09 15:33:32   1307s]   Identified SBFF number: 148
[12/09 15:33:32   1307s]   Identified MBFF number: 0
[12/09 15:33:32   1307s]   Identified SB Latch number: 0
[12/09 15:33:32   1307s]   Identified MB Latch number: 0
[12/09 15:33:32   1307s]   Not identified SBFF number: 0
[12/09 15:33:32   1307s]   Not identified MBFF number: 0
[12/09 15:33:32   1307s]   Not identified SB Latch number: 0
[12/09 15:33:32   1307s]   Not identified MB Latch number: 0
[12/09 15:33:32   1307s]   Number of sequential cells which are not FFs: 106
[12/09 15:33:32   1307s]  Visiting view : slowView
[12/09 15:33:32   1307s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/09 15:33:32   1307s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/09 15:33:32   1307s]  Visiting view : fastView
[12/09 15:33:32   1307s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/09 15:33:32   1307s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/09 15:33:32   1307s] TLC MultiMap info (StdDelay):
[12/09 15:33:32   1307s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/09 15:33:32   1307s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/09 15:33:32   1307s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/09 15:33:32   1307s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/09 15:33:32   1307s]  Setting StdDelay to: 15.6ps
[12/09 15:33:32   1307s] 
[12/09 15:33:32   1307s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/09 15:33:32   1307s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -numThreads 4 -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 31.2
[12/09 15:33:32   1307s] Begin: GigaOpt Route Type Constraints Refinement
[12/09 15:33:32   1307s] *** CongRefineRouteType #1 [begin] : totSession cpu/real = 0:21:47.5/0:20:41.6 (1.1), mem = 3104.5M
[12/09 15:33:32   1307s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1318001.4
[12/09 15:33:32   1307s] ### Creating RouteCongInterface, started
[12/09 15:33:32   1307s] 
[12/09 15:33:32   1307s] Creating Lib Analyzer ...
[12/09 15:33:32   1307s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/09 15:33:32   1307s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/09 15:33:32   1307s] Total number of usable buffers from Lib Analyzer: 28 ( BUFX1MA10TR BUFHX1MA10TR BUFX2MA10TR BUFX2BA10TR BUFHX1P7MA10TR BUFX3MA10TR BUFX3BA10TR BUFHX3MA10TR BUFX4MA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR BUFHX6MA10TR BUFX7P5MA10TR BUFX7P5BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR BUFX11MA10TR BUFX11BA10TR BUFX13MA10TR BUFX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX16MA10TR)
[12/09 15:33:32   1307s] Total number of usable inverters from Lib Analyzer: 20 ( INVX1MA10TR INVX1BA10TR INVX0P8BA10TR INVX0P6BA10TR INVX2MA10TR INVX2BA10TR INVX1P7BA10TR INVX3MA10TR INVX3BA10TR INVX2P5BA10TR INVX4BA10TR INVX5BA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9BA10TR INVX11BA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/09 15:33:32   1307s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/09 15:33:32   1307s] 
[12/09 15:33:32   1307s] {RT default_rc_corner 0 6 6 0}
[12/09 15:33:34   1309s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:21:49 mem=3110.0M
[12/09 15:33:34   1309s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:21:49 mem=3110.0M
[12/09 15:33:34   1309s] Creating Lib Analyzer, finished. 
[12/09 15:33:34   1309s] ### Creating LA Mngr. totSessionCpu=0:21:49 mem=3110.0M
[12/09 15:33:34   1309s] ### Creating LA Mngr, finished. totSessionCpu=0:21:49 mem=3110.0M
[12/09 15:33:34   1309s] 
[12/09 15:33:34   1309s] #optDebug:  {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.8500} {6, 0.200, 0.6214} 
[12/09 15:33:34   1309s] 
[12/09 15:33:34   1309s] #optDebug: {0, 1.000}
[12/09 15:33:34   1309s] ### Creating RouteCongInterface, finished
[12/09 15:33:35   1309s] Updated routing constraints on 0 nets.
[12/09 15:33:35   1309s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1318001.4
[12/09 15:33:35   1309s] Bottom Preferred Layer:
[12/09 15:33:35   1309s] +-----------+------------+----------+
[12/09 15:33:35   1309s] |   Layer   |    CLK     |   Rule   |
[12/09 15:33:35   1309s] +-----------+------------+----------+
[12/09 15:33:35   1309s] | M3 (z=3)  |        359 | default  |
[12/09 15:33:35   1309s] +-----------+------------+----------+
[12/09 15:33:35   1309s] Via Pillar Rule:
[12/09 15:33:35   1309s]     None
[12/09 15:33:35   1309s] *** CongRefineRouteType #1 [finish] : cpu/real = 0:00:02.5/0:00:03.0 (0.8), totSession cpu/real = 0:21:50.0/0:20:44.6 (1.1), mem = 3110.0M
[12/09 15:33:35   1309s] 
[12/09 15:33:35   1309s] =============================================================================================
[12/09 15:33:35   1309s]  Step TAT Report for CongRefineRouteType #1                                     21.10-p004_1
[12/09 15:33:35   1309s] =============================================================================================
[12/09 15:33:35   1309s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/09 15:33:35   1309s] ---------------------------------------------------------------------------------------------
[12/09 15:33:35   1309s] [ LibAnalyzerInit        ]      1   0:00:02.0  (  65.8 % )     0:00:02.0 /  0:00:01.6    0.8
[12/09 15:33:35   1309s] [ RouteCongInterfaceInit ]      1   0:00:00.8  (  28.1 % )     0:00:02.8 /  0:00:02.3    0.8
[12/09 15:33:35   1309s] [ MISC                   ]          0:00:00.2  (   6.1 % )     0:00:00.2 /  0:00:00.2    1.2
[12/09 15:33:35   1309s] ---------------------------------------------------------------------------------------------
[12/09 15:33:35   1309s]  CongRefineRouteType #1 TOTAL       0:00:03.0  ( 100.0 % )     0:00:03.0 /  0:00:02.5    0.8
[12/09 15:33:35   1309s] ---------------------------------------------------------------------------------------------
[12/09 15:33:35   1309s] 
[12/09 15:33:35   1309s] End: GigaOpt Route Type Constraints Refinement
[12/09 15:33:35   1309s] *** Starting optimizing excluded clock nets MEM= 3110.0M) ***
[12/09 15:33:35   1309s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3110.0M) ***
[12/09 15:33:35   1309s] *** Starting optimizing excluded clock nets MEM= 3110.0M) ***
[12/09 15:33:35   1309s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3110.0M) ***
[12/09 15:33:35   1310s] Info: Done creating the CCOpt slew target map.
[12/09 15:33:35   1310s] Begin: GigaOpt high fanout net optimization
[12/09 15:33:35   1310s] GigaOpt HFN: use maxLocalDensity 1.2
[12/09 15:33:35   1310s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 4 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/09 15:33:35   1310s] *** DrvOpt #4 [begin] : totSession cpu/real = 0:21:50.3/0:20:45.2 (1.1), mem = 3110.0M
[12/09 15:33:35   1310s] Info: 15 top-level, potential tri-state nets excluded from IPO operation.
[12/09 15:33:36   1310s] Info: 359 nets with fixed/cover wires excluded.
[12/09 15:33:36   1310s] Info: 359 clock nets excluded from IPO operation.
[12/09 15:33:36   1310s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1318001.5
[12/09 15:33:36   1310s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/09 15:33:36   1310s] ### Creating PhyDesignMc. totSessionCpu=0:21:51 mem=3110.0M
[12/09 15:33:36   1310s] OPERPROF: Starting DPlace-Init at level 1, MEM:3110.0M, EPOCH TIME: 1670621616.497722
[12/09 15:33:36   1310s] z: 2, totalTracks: 1
[12/09 15:33:36   1310s] z: 4, totalTracks: 1
[12/09 15:33:36   1310s] z: 6, totalTracks: 1
[12/09 15:33:36   1310s] z: 8, totalTracks: 1
[12/09 15:33:36   1310s] #spOpts: VtWidth mergeVia=F 
[12/09 15:33:36   1311s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3110.0M, EPOCH TIME: 1670621616.693968
[12/09 15:33:36   1311s] 
[12/09 15:33:36   1311s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/09 15:33:36   1311s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.104, REAL:0.120, MEM:3110.0M, EPOCH TIME: 1670621616.813680
[12/09 15:33:36   1311s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3110.0MB).
[12/09 15:33:36   1311s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.296, REAL:0.358, MEM:3110.0M, EPOCH TIME: 1670621616.855742
[12/09 15:33:38   1312s] TotalInstCnt at PhyDesignMc Initialization: 154,106
[12/09 15:33:38   1312s] ### Creating PhyDesignMc, finished. totSessionCpu=0:21:53 mem=3110.0M
[12/09 15:33:38   1312s] ### Creating RouteCongInterface, started
[12/09 15:33:38   1313s] 
[12/09 15:33:38   1313s] #optDebug:  {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.7135} {6, 0.200, 0.4971} 
[12/09 15:33:38   1313s] 
[12/09 15:33:38   1313s] #optDebug: {0, 1.000}
[12/09 15:33:38   1313s] ### Creating RouteCongInterface, finished
[12/09 15:33:38   1313s] ### Creating LA Mngr. totSessionCpu=0:21:54 mem=3110.0M
[12/09 15:33:38   1313s] ### Creating LA Mngr, finished. totSessionCpu=0:21:54 mem=3110.0M
[12/09 15:33:42   1318s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/09 15:33:42   1318s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/09 15:33:42   1318s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/09 15:33:42   1318s] Total-nets :: 155129, Stn-nets :: 0, ratio :: 0 %
[12/09 15:33:42   1318s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3205.9M, EPOCH TIME: 1670621622.792737
[12/09 15:33:42   1318s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.026, REAL:0.026, MEM:3108.9M, EPOCH TIME: 1670621622.818755
[12/09 15:33:42   1318s] TotalInstCnt at PhyDesignMc Destruction: 154,106
[12/09 15:33:42   1318s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1318001.5
[12/09 15:33:42   1318s] *** DrvOpt #4 [finish] : cpu/real = 0:00:08.0/0:00:07.1 (1.1), totSession cpu/real = 0:21:58.4/0:20:52.3 (1.1), mem = 3108.9M
[12/09 15:33:42   1318s] 
[12/09 15:33:42   1318s] =============================================================================================
[12/09 15:33:42   1318s]  Step TAT Report for DrvOpt #4                                                  21.10-p004_1
[12/09 15:33:42   1318s] =============================================================================================
[12/09 15:33:42   1318s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/09 15:33:42   1318s] ---------------------------------------------------------------------------------------------
[12/09 15:33:42   1318s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/09 15:33:42   1318s] [ PlacerInterfaceInit    ]      1   0:00:01.6  (  22.3 % )     0:00:01.6 /  0:00:02.0    1.3
[12/09 15:33:42   1318s] [ RouteCongInterfaceInit ]      1   0:00:00.7  (   9.9 % )     0:00:00.7 /  0:00:00.6    0.8
[12/09 15:33:42   1318s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/09 15:33:42   1318s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.5
[12/09 15:33:42   1318s] [ MISC                   ]          0:00:04.8  (  67.5 % )     0:00:04.8 /  0:00:05.4    1.1
[12/09 15:33:42   1318s] ---------------------------------------------------------------------------------------------
[12/09 15:33:42   1318s]  DrvOpt #4 TOTAL                    0:00:07.1  ( 100.0 % )     0:00:07.1 /  0:00:08.0    1.1
[12/09 15:33:42   1318s] ---------------------------------------------------------------------------------------------
[12/09 15:33:42   1318s] 
[12/09 15:33:42   1318s] GigaOpt HFN: restore maxLocalDensity to 0.98
[12/09 15:33:42   1318s] End: GigaOpt high fanout net optimization
[12/09 15:33:47   1322s] Deleting Lib Analyzer.
[12/09 15:33:47   1322s] Begin: GigaOpt Global Optimization
[12/09 15:33:47   1322s] *info: use new DP (enabled)
[12/09 15:33:47   1322s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 4 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[12/09 15:33:47   1322s] Info: 15 top-level, potential tri-state nets excluded from IPO operation.
[12/09 15:33:48   1322s] Info: 359 nets with fixed/cover wires excluded.
[12/09 15:33:48   1322s] Info: 359 clock nets excluded from IPO operation.
[12/09 15:33:48   1322s] *** GlobalOpt #1 [begin] : totSession cpu/real = 0:22:02.9/0:20:57.8 (1.1), mem = 3114.6M
[12/09 15:33:48   1322s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1318001.6
[12/09 15:33:48   1322s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/09 15:33:48   1322s] ### Creating PhyDesignMc. totSessionCpu=0:22:03 mem=3114.6M
[12/09 15:33:48   1322s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/09 15:33:48   1322s] OPERPROF: Starting DPlace-Init at level 1, MEM:3114.6M, EPOCH TIME: 1670621628.307997
[12/09 15:33:48   1322s] z: 2, totalTracks: 1
[12/09 15:33:48   1322s] z: 4, totalTracks: 1
[12/09 15:33:48   1322s] z: 6, totalTracks: 1
[12/09 15:33:48   1322s] z: 8, totalTracks: 1
[12/09 15:33:48   1322s] #spOpts: VtWidth mergeVia=F 
[12/09 15:33:48   1323s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3114.6M, EPOCH TIME: 1670621628.554185
[12/09 15:33:48   1323s] 
[12/09 15:33:48   1323s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/09 15:33:48   1323s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.104, REAL:0.119, MEM:3114.6M, EPOCH TIME: 1670621628.672989
[12/09 15:33:48   1323s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3114.6MB).
[12/09 15:33:48   1323s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.300, REAL:0.409, MEM:3114.6M, EPOCH TIME: 1670621628.716637
[12/09 15:33:50   1324s] TotalInstCnt at PhyDesignMc Initialization: 154,106
[12/09 15:33:50   1324s] ### Creating PhyDesignMc, finished. totSessionCpu=0:22:05 mem=3114.6M
[12/09 15:33:50   1324s] ### Creating RouteCongInterface, started
[12/09 15:33:50   1324s] 
[12/09 15:33:50   1324s] Creating Lib Analyzer ...
[12/09 15:33:50   1325s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/09 15:33:50   1325s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/09 15:33:50   1325s] Total number of usable buffers from Lib Analyzer: 28 ( BUFX1MA10TR BUFHX1MA10TR BUFX2MA10TR BUFX2BA10TR BUFHX1P7MA10TR BUFX3MA10TR BUFX3BA10TR BUFHX3MA10TR BUFX4MA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR BUFHX6MA10TR BUFX7P5MA10TR BUFX7P5BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR BUFX11MA10TR BUFX11BA10TR BUFX13MA10TR BUFX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX16MA10TR)
[12/09 15:33:50   1325s] Total number of usable inverters from Lib Analyzer: 20 ( INVX1MA10TR INVX1BA10TR INVX0P8BA10TR INVX0P6BA10TR INVX2MA10TR INVX2BA10TR INVX1P7BA10TR INVX3MA10TR INVX3BA10TR INVX2P5BA10TR INVX4BA10TR INVX5BA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9BA10TR INVX11BA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/09 15:33:50   1325s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/09 15:33:50   1325s] 
[12/09 15:33:50   1325s] {RT default_rc_corner 0 6 6 0}
[12/09 15:33:52   1326s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:22:07 mem=3114.6M
[12/09 15:33:52   1326s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:22:07 mem=3114.6M
[12/09 15:33:52   1326s] Creating Lib Analyzer, finished. 
[12/09 15:33:53   1327s] 
[12/09 15:33:53   1327s] #optDebug:  {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.8500} {6, 0.200, 0.6214} 
[12/09 15:33:53   1327s] 
[12/09 15:33:53   1327s] #optDebug: {0, 1.000}
[12/09 15:33:53   1327s] ### Creating RouteCongInterface, finished
[12/09 15:33:53   1327s] ### Creating LA Mngr. totSessionCpu=0:22:07 mem=3114.6M
[12/09 15:33:53   1327s] ### Creating LA Mngr, finished. totSessionCpu=0:22:07 mem=3114.6M
[12/09 15:33:57   1329s] Info: 15 top-level, potential tri-state nets excluded from IPO operation.
[12/09 15:33:57   1329s] *info: 359 clock nets excluded
[12/09 15:33:57   1329s] *info: 2 special nets excluded.
[12/09 15:33:57   1329s] *info: 1 external net with a tri-state driver excluded.
[12/09 15:33:57   1329s] *info: 14 multi-driver nets excluded.
[12/09 15:33:57   1329s] *info: 2480 no-driver nets excluded.
[12/09 15:33:58   1329s] *info: 359 nets with fixed/cover wires excluded.
[12/09 15:33:59   1331s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3303.4M, EPOCH TIME: 1670621639.492199
[12/09 15:33:59   1331s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.004, REAL:0.004, MEM:3303.4M, EPOCH TIME: 1670621639.496170
[12/09 15:34:00   1331s] Info: Begin MT loop @oiCellDelayCachingJob with 4 threads.
[12/09 15:34:00   1332s] Info: End MT loop @oiCellDelayCachingJob.
[12/09 15:34:02   1333s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[12/09 15:34:03   1333s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[12/09 15:34:03   1333s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[12/09 15:34:03   1333s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[12/09 15:34:03   1333s] |   0.000|   0.000|   95.29%|   0:00:01.0| 3322.4M|  slowView|       NA| NA                                                 |
[12/09 15:34:03   1333s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[12/09 15:34:03   1333s] 
[12/09 15:34:03   1333s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.4 real=0:00:01.0 mem=3322.4M) ***
[12/09 15:34:03   1333s] 
[12/09 15:34:03   1333s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.4 real=0:00:01.0 mem=3322.4M) ***
[12/09 15:34:03   1333s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[12/09 15:34:03   1333s] Total-nets :: 155129, Stn-nets :: 0, ratio :: 0 %
[12/09 15:34:03   1333s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3211.4M, EPOCH TIME: 1670621643.299752
[12/09 15:34:03   1333s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.027, REAL:0.031, MEM:3110.4M, EPOCH TIME: 1670621643.330493
[12/09 15:34:03   1333s] TotalInstCnt at PhyDesignMc Destruction: 154,106
[12/09 15:34:03   1333s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1318001.6
[12/09 15:34:03   1333s] *** GlobalOpt #1 [finish] : cpu/real = 0:00:10.8/0:00:15.0 (0.7), totSession cpu/real = 0:22:13.7/0:21:12.8 (1.0), mem = 3110.4M
[12/09 15:34:03   1333s] 
[12/09 15:34:03   1333s] =============================================================================================
[12/09 15:34:03   1333s]  Step TAT Report for GlobalOpt #1                                               21.10-p004_1
[12/09 15:34:03   1333s] =============================================================================================
[12/09 15:34:03   1333s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/09 15:34:03   1333s] ---------------------------------------------------------------------------------------------
[12/09 15:34:03   1333s] [ SlackTraversorInit     ]      1   0:00:01.9  (  12.4 % )     0:00:01.9 /  0:00:01.0    0.6
[12/09 15:34:03   1333s] [ LibAnalyzerInit        ]      1   0:00:02.6  (  17.2 % )     0:00:02.6 /  0:00:01.6    0.6
[12/09 15:34:03   1333s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/09 15:34:03   1333s] [ PlacerInterfaceInit    ]      1   0:00:01.9  (  12.7 % )     0:00:01.9 /  0:00:02.0    1.1
[12/09 15:34:03   1333s] [ RouteCongInterfaceInit ]      1   0:00:00.6  (   3.9 % )     0:00:03.2 /  0:00:02.2    0.7
[12/09 15:34:03   1333s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/09 15:34:03   1333s] [ TransformInit          ]      1   0:00:06.0  (  39.7 % )     0:00:06.0 /  0:00:03.9    0.6
[12/09 15:34:03   1333s] [ MISC                   ]          0:00:02.1  (  14.0 % )     0:00:02.1 /  0:00:01.7    0.8
[12/09 15:34:03   1333s] ---------------------------------------------------------------------------------------------
[12/09 15:34:03   1333s]  GlobalOpt #1 TOTAL                 0:00:15.0  ( 100.0 % )     0:00:15.0 /  0:00:10.8    0.7
[12/09 15:34:03   1333s] ---------------------------------------------------------------------------------------------
[12/09 15:34:03   1333s] 
[12/09 15:34:03   1333s] End: GigaOpt Global Optimization
[12/09 15:34:03   1333s] *** Timing Is met
[12/09 15:34:03   1333s] *** Check timing (0:00:00.0)
[12/09 15:34:03   1333s] Deleting Lib Analyzer.
[12/09 15:34:03   1333s] GigaOpt Checkpoint: Internal reclaim -numThreads 4 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[12/09 15:34:03   1333s] Info: 15 top-level, potential tri-state nets excluded from IPO operation.
[12/09 15:34:03   1334s] Info: 359 nets with fixed/cover wires excluded.
[12/09 15:34:04   1334s] Info: 359 clock nets excluded from IPO operation.
[12/09 15:34:04   1334s] ### Creating LA Mngr. totSessionCpu=0:22:14 mem=3110.4M
[12/09 15:34:04   1334s] ### Creating LA Mngr, finished. totSessionCpu=0:22:14 mem=3110.4M
[12/09 15:34:04   1334s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/09 15:34:04   1334s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3110.4M, EPOCH TIME: 1670621644.229276
[12/09 15:34:04   1334s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.151, REAL:0.244, MEM:3110.4M, EPOCH TIME: 1670621644.472859
[12/09 15:34:10   1340s] 
[12/09 15:34:10   1340s] Active setup views:
[12/09 15:34:10   1340s]  slowView
[12/09 15:34:10   1340s]   Dominating endpoints: 0
[12/09 15:34:10   1340s]   Dominating TNS: -0.000
[12/09 15:34:10   1340s] 
[12/09 15:34:11   1340s] **INFO: Flow update: Design timing is met.
[12/09 15:34:11   1340s] **INFO: Flow update: Design timing is met.
[12/09 15:34:13   1341s] GigaOpt Checkpoint: Internal reclaim -numThreads 4 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[12/09 15:34:13   1341s] Info: 15 top-level, potential tri-state nets excluded from IPO operation.
[12/09 15:34:13   1341s] Info: 359 nets with fixed/cover wires excluded.
[12/09 15:34:13   1342s] Info: 359 clock nets excluded from IPO operation.
[12/09 15:34:13   1342s] ### Creating LA Mngr. totSessionCpu=0:22:22 mem=3114.9M
[12/09 15:34:13   1342s] ### Creating LA Mngr, finished. totSessionCpu=0:22:22 mem=3114.9M
[12/09 15:34:13   1342s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/09 15:34:13   1342s] ### Creating PhyDesignMc. totSessionCpu=0:22:22 mem=3288.5M
[12/09 15:34:13   1342s] OPERPROF: Starting DPlace-Init at level 1, MEM:3288.5M, EPOCH TIME: 1670621653.909523
[12/09 15:34:13   1342s] z: 2, totalTracks: 1
[12/09 15:34:13   1342s] z: 4, totalTracks: 1
[12/09 15:34:13   1342s] z: 6, totalTracks: 1
[12/09 15:34:13   1342s] z: 8, totalTracks: 1
[12/09 15:34:13   1342s] #spOpts: VtWidth mergeVia=F 
[12/09 15:34:14   1342s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3288.5M, EPOCH TIME: 1670621654.077840
[12/09 15:34:14   1342s] 
[12/09 15:34:14   1342s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/09 15:34:14   1342s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.106, MEM:3288.5M, EPOCH TIME: 1670621654.183452
[12/09 15:34:14   1342s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=3288.5MB).
[12/09 15:34:14   1342s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.307, REAL:0.317, MEM:3288.5M, EPOCH TIME: 1670621654.227017
[12/09 15:34:15   1344s] TotalInstCnt at PhyDesignMc Initialization: 154,106
[12/09 15:34:15   1344s] ### Creating PhyDesignMc, finished. totSessionCpu=0:22:24 mem=3320.5M
[12/09 15:34:15   1344s] Begin: Area Reclaim Optimization
[12/09 15:34:15   1344s] *** AreaOpt #1 [begin] : totSession cpu/real = 0:22:24.1/0:21:25.1 (1.0), mem = 3320.5M
[12/09 15:34:15   1344s] 
[12/09 15:34:15   1344s] Creating Lib Analyzer ...
[12/09 15:34:15   1344s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/09 15:34:15   1344s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/09 15:34:15   1344s] Total number of usable buffers from Lib Analyzer: 28 ( BUFX1MA10TR BUFHX1MA10TR BUFX2MA10TR BUFX2BA10TR BUFHX1P7MA10TR BUFX3MA10TR BUFX3BA10TR BUFHX3MA10TR BUFX4MA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR BUFHX6MA10TR BUFX7P5MA10TR BUFX7P5BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR BUFX11MA10TR BUFX11BA10TR BUFX13MA10TR BUFX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX16MA10TR)
[12/09 15:34:15   1344s] Total number of usable inverters from Lib Analyzer: 20 ( INVX1MA10TR INVX1BA10TR INVX0P8BA10TR INVX0P6BA10TR INVX2MA10TR INVX2BA10TR INVX1P7BA10TR INVX3MA10TR INVX3BA10TR INVX2P5BA10TR INVX4BA10TR INVX5BA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9BA10TR INVX11BA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/09 15:34:15   1344s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/09 15:34:15   1344s] 
[12/09 15:34:15   1344s] {RT default_rc_corner 0 6 6 0}
[12/09 15:34:17   1345s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:22:26 mem=3322.6M
[12/09 15:34:17   1345s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:22:26 mem=3322.6M
[12/09 15:34:17   1345s] Creating Lib Analyzer, finished. 
[12/09 15:34:17   1345s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1318001.7
[12/09 15:34:17   1345s] ### Creating RouteCongInterface, started
[12/09 15:34:18   1346s] 
[12/09 15:34:18   1346s] #optDebug:  {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.8500} {6, 0.200, 0.6214} 
[12/09 15:34:18   1346s] 
[12/09 15:34:18   1346s] #optDebug: {0, 1.000}
[12/09 15:34:18   1346s] ### Creating RouteCongInterface, finished
[12/09 15:34:18   1346s] ### Creating LA Mngr. totSessionCpu=0:22:26 mem=3322.6M
[12/09 15:34:18   1346s] ### Creating LA Mngr, finished. totSessionCpu=0:22:26 mem=3322.6M
[12/09 15:34:19   1346s] Usable buffer cells for single buffer setup transform:
[12/09 15:34:19   1346s] BUFX1MA10TR BUFHX1MA10TR BUFX2MA10TR BUFX2BA10TR BUFHX1P7MA10TR BUFX3MA10TR BUFX3BA10TR BUFHX3MA10TR BUFX4MA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR BUFHX6MA10TR BUFX7P5MA10TR BUFX7P5BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR BUFX11MA10TR BUFX11BA10TR BUFX13MA10TR BUFX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX16MA10TR 
[12/09 15:34:19   1346s] Number of usable buffer cells above: 28
[12/09 15:34:20   1347s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3322.6M, EPOCH TIME: 1670621660.243033
[12/09 15:34:20   1347s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.004, REAL:0.004, MEM:3322.6M, EPOCH TIME: 1670621660.247162
[12/09 15:34:22   1349s] Reclaim Optimization WNS Slack 0.031  TNS Slack 0.000 Density 95.29
[12/09 15:34:22   1349s] +---------+---------+--------+--------+------------+--------+
[12/09 15:34:22   1349s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/09 15:34:22   1349s] +---------+---------+--------+--------+------------+--------+
[12/09 15:34:22   1349s] |   95.29%|        -|   0.031|   0.000|   0:00:00.0| 3326.7M|
[12/09 15:34:36   1362s] |   95.29%|       51|   0.031|   0.000|   0:00:14.0| 3507.2M|
[12/09 15:34:41   1365s] |   95.29%|       32|   0.031|   0.000|   0:00:05.0| 3507.2M|
[12/09 15:34:44   1367s] |   95.29%|        8|   0.031|   0.000|   0:00:03.0| 3507.2M|
[12/09 15:34:46   1368s] |   95.29%|        5|   0.031|   0.000|   0:00:02.0| 3507.2M|
[12/09 15:34:47   1369s] |   95.29%|        2|   0.031|   0.000|   0:00:01.0| 3507.2M|
[12/09 15:34:48   1369s] #optDebug: <stH: 2.0000 MiSeL: 30.3560>
[12/09 15:34:48   1370s] |   95.29%|        0|   0.031|   0.000|   0:00:01.0| 3507.2M|
[12/09 15:34:54   1375s] |   95.25%|      107|   0.031|   0.000|   0:00:06.0| 3507.2M|
[12/09 15:36:13   1438s] |   94.78%|     2425|   0.031|   0.000|   0:01:19.0| 3540.7M|
[12/09 15:36:21   1444s] |   94.78%|       53|   0.031|   0.000|   0:00:08.0| 3540.7M|
[12/09 15:36:23   1446s] |   94.78%|        3|   0.031|   0.000|   0:00:02.0| 3540.7M|
[12/09 15:36:23   1446s] |   94.78%|        0|   0.031|   0.000|   0:00:00.0| 3540.7M|
[12/09 15:36:23   1446s] #optDebug: <stH: 2.0000 MiSeL: 30.3560>
[12/09 15:36:23   1446s] #optDebug: RTR_SNLTF <10.0000 2.0000> <20.0000> 
[12/09 15:36:24   1447s] |   94.78%|        0|   0.031|   0.000|   0:00:01.0| 3540.7M|
[12/09 15:36:24   1447s] +---------+---------+--------+--------+------------+--------+
[12/09 15:36:24   1447s] Reclaim Optimization End WNS Slack 0.031  TNS Slack 0.000 Density 94.78
[12/09 15:36:24   1447s] 
[12/09 15:36:24   1447s] ** Summary: Restruct = 98 Buffer Deletion = 6 Declone = 116 Resize = 2481 **
[12/09 15:36:24   1447s] --------------------------------------------------------------
[12/09 15:36:24   1447s] |                                   | Total     | Sequential |
[12/09 15:36:24   1447s] --------------------------------------------------------------
[12/09 15:36:24   1447s] | Num insts resized                 |    2445  |     229    |
[12/09 15:36:24   1447s] | Num insts undone                  |       0  |       0    |
[12/09 15:36:24   1447s] | Num insts Downsized               |    2445  |     229    |
[12/09 15:36:24   1447s] | Num insts Samesized               |       0  |       0    |
[12/09 15:36:24   1447s] | Num insts Upsized                 |       0  |       0    |
[12/09 15:36:24   1447s] | Num multiple commits+uncommits    |      36  |       -    |
[12/09 15:36:24   1447s] --------------------------------------------------------------
[12/09 15:36:24   1447s] End: Core Area Reclaim Optimization (cpu = 0:01:44) (real = 0:02:09) **
[12/09 15:36:25   1447s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3540.7M, EPOCH TIME: 1670621785.011962
[12/09 15:36:25   1447s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.032, REAL:0.038, MEM:3485.7M, EPOCH TIME: 1670621785.050093
[12/09 15:36:25   1447s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3485.7M, EPOCH TIME: 1670621785.081989
[12/09 15:36:25   1447s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3485.7M, EPOCH TIME: 1670621785.082125
[12/09 15:36:25   1447s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3485.7M, EPOCH TIME: 1670621785.234900
[12/09 15:36:25   1448s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.161, REAL:0.211, MEM:3485.7M, EPOCH TIME: 1670621785.445926
[12/09 15:36:25   1448s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:3485.7M, EPOCH TIME: 1670621785.502178
[12/09 15:36:25   1448s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.004, REAL:0.004, MEM:3485.7M, EPOCH TIME: 1670621785.506483
[12/09 15:36:25   1448s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.358, REAL:0.425, MEM:3485.7M, EPOCH TIME: 1670621785.506636
[12/09 15:36:25   1448s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.358, REAL:0.425, MEM:3485.7M, EPOCH TIME: 1670621785.506697
[12/09 15:36:25   1448s] TDRefine: refinePlace mode is spiral
[12/09 15:36:25   1448s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1318001.7
[12/09 15:36:25   1448s] OPERPROF: Starting RefinePlace at level 1, MEM:3485.7M, EPOCH TIME: 1670621785.506866
[12/09 15:36:25   1448s] *** Starting refinePlace (0:24:08 mem=3485.7M) ***
[12/09 15:36:25   1448s] Total net bbox length = 2.646e+06 (1.432e+06 1.215e+06) (ext = 2.003e+04)
[12/09 15:36:25   1448s] 
[12/09 15:36:25   1448s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/09 15:36:25   1448s] **WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
[12/09 15:36:25   1448s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/09 15:36:26   1448s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[12/09 15:36:26   1448s] Type 'man IMPSP-5140' for more detail.
[12/09 15:36:26   1448s] **WARN: (IMPSP-315):	Found 165983 instances insts with no PG Term connections.
[12/09 15:36:26   1448s] Type 'man IMPSP-315' for more detail.
[12/09 15:36:26   1448s] (I)      Default power domain name = toplevel_498
[12/09 15:36:26   1448s] .Default power domain name = toplevel_498
[12/09 15:36:26   1448s] .OPERPROF:   Starting RefinePlace2 at level 2, MEM:3489.3M, EPOCH TIME: 1670621786.018628
[12/09 15:36:26   1448s] Starting refinePlace ...
[12/09 15:36:26   1448s] Default power domain name = toplevel_498
[12/09 15:36:26   1448s] .One DDP V2 for no tweak run.
[12/09 15:36:26   1449s] 
[12/09 15:36:26   1449s] Running Spiral MT with 4 threads  fetchWidth=400 
[12/09 15:36:33   1452s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/09 15:36:33   1452s] [CPU] RefinePlace/Spiral (cpu=0:00:00.9, real=0:00:02.0)
[12/09 15:36:33   1452s] [CPU] RefinePlace/Commit (cpu=0:00:02.3, real=0:00:05.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:02.3, real=0:00:05.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/09 15:36:33   1452s] [CPU] RefinePlace/Legalization (cpu=0:00:04.0, real=0:00:07.0, mem=3494.0MB) @(0:24:09 - 0:24:12).
[12/09 15:36:33   1452s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/09 15:36:33   1452s] 	Runtime: CPU: 0:00:04.0 REAL: 0:00:07.0 MEM: 3494.0MB
[12/09 15:36:33   1452s] Statistics of distance of Instance movement in refine placement:
[12/09 15:36:33   1452s]   maximum (X+Y) =         0.00 um
[12/09 15:36:33   1452s]   mean    (X+Y) =         0.00 um
[12/09 15:36:33   1452s] Summary Report:
[12/09 15:36:33   1452s] Instances move: 0 (out of 153625 movable)
[12/09 15:36:33   1452s] Instances flipped: 0
[12/09 15:36:33   1452s] Mean displacement: 0.00 um
[12/09 15:36:33   1452s] Max displacement: 0.00 um 
[12/09 15:36:33   1452s] Total instances moved : 0
[12/09 15:36:33   1452s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:4.109, REAL:7.478, MEM:3494.0M, EPOCH TIME: 1670621793.496147
[12/09 15:36:33   1452s] Total net bbox length = 2.646e+06 (1.432e+06 1.215e+06) (ext = 2.003e+04)
[12/09 15:36:33   1452s] Runtime: CPU: 0:00:04.4 REAL: 0:00:08.0 MEM: 3494.0MB
[12/09 15:36:33   1452s] [CPU] RefinePlace/total (cpu=0:00:04.4, real=0:00:08.0, mem=3494.0MB) @(0:24:08 - 0:24:13).
[12/09 15:36:33   1452s] *** Finished refinePlace (0:24:13 mem=3494.0M) ***
[12/09 15:36:33   1452s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1318001.7
[12/09 15:36:33   1452s] OPERPROF: Finished RefinePlace at level 1, CPU:4.534, REAL:8.163, MEM:3494.0M, EPOCH TIME: 1670621793.670347
[12/09 15:36:34   1453s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3494.0M, EPOCH TIME: 1670621794.658743
[12/09 15:36:34   1453s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.028, REAL:0.028, MEM:3492.0M, EPOCH TIME: 1670621794.686951
[12/09 15:36:34   1453s] *** maximum move = 0.00 um ***
[12/09 15:36:34   1453s] *** Finished re-routing un-routed nets (3492.0M) ***
[12/09 15:36:35   1453s] OPERPROF: Starting DPlace-Init at level 1, MEM:3492.0M, EPOCH TIME: 1670621795.151458
[12/09 15:36:35   1453s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3492.0M, EPOCH TIME: 1670621795.308049
[12/09 15:36:35   1454s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.194, REAL:0.195, MEM:3492.0M, EPOCH TIME: 1670621795.503118
[12/09 15:36:35   1454s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:3492.0M, EPOCH TIME: 1670621795.548274
[12/09 15:36:35   1454s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.004, REAL:0.004, MEM:3492.0M, EPOCH TIME: 1670621795.552400
[12/09 15:36:35   1454s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.396, REAL:0.401, MEM:3492.0M, EPOCH TIME: 1670621795.552557
[12/09 15:36:36   1455s] 
[12/09 15:36:36   1455s] *** Finish Physical Update (cpu=0:00:08.1 real=0:00:12.0 mem=3492.0M) ***
[12/09 15:36:36   1455s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1318001.7
[12/09 15:36:36   1455s] *** AreaOpt #1 [finish] : cpu/real = 0:01:51.7/0:02:21.1 (0.8), totSession cpu/real = 0:24:15.8/0:23:46.2 (1.0), mem = 3492.0M
[12/09 15:36:36   1455s] 
[12/09 15:36:36   1455s] =============================================================================================
[12/09 15:36:36   1455s]  Step TAT Report for AreaOpt #1                                                 21.10-p004_1
[12/09 15:36:36   1455s] =============================================================================================
[12/09 15:36:36   1455s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/09 15:36:36   1455s] ---------------------------------------------------------------------------------------------
[12/09 15:36:36   1455s] [ SlackTraversorInit     ]      1   0:00:01.4  (   1.0 % )     0:00:01.4 /  0:00:01.0    0.8
[12/09 15:36:36   1455s] [ LibAnalyzerInit        ]      1   0:00:02.1  (   1.5 % )     0:00:02.1 /  0:00:01.7    0.8
[12/09 15:36:36   1455s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/09 15:36:36   1455s] [ RouteCongInterfaceInit ]      1   0:00:00.6  (   0.4 % )     0:00:00.6 /  0:00:00.6    1.0
[12/09 15:36:36   1455s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/09 15:36:36   1455s] [ OptSingleIteration     ]     12   0:00:01.7  (   1.2 % )     0:01:54.3 /  0:01:32.1    0.8
[12/09 15:36:36   1455s] [ OptGetWeight           ]   1874   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.0    0.7
[12/09 15:36:36   1455s] [ OptEval                ]   1874   0:00:15.4  (  10.9 % )     0:00:15.4 /  0:00:21.0    1.4
[12/09 15:36:36   1455s] [ OptCommit              ]   1874   0:00:00.6  (   0.4 % )     0:00:00.6 /  0:00:00.6    1.0
[12/09 15:36:36   1455s] [ PostCommitDelayUpdate  ]   1874   0:00:02.8  (   2.0 % )     0:00:20.6 /  0:00:29.4    1.4
[12/09 15:36:36   1455s] [ IncrDelayCalc          ]   1357   0:00:17.8  (  12.6 % )     0:00:17.8 /  0:00:26.9    1.5
[12/09 15:36:36   1455s] [ RefinePlace            ]      1   0:00:11.8  (   8.3 % )     0:00:11.8 /  0:00:08.1    0.7
[12/09 15:36:36   1455s] [ IncrTimingUpdate       ]    238   0:01:16.0  (  53.8 % )     0:01:16.0 /  0:00:39.6    0.5
[12/09 15:36:36   1455s] [ MISC                   ]          0:00:10.9  (   7.8 % )     0:00:10.9 /  0:00:08.2    0.7
[12/09 15:36:36   1455s] ---------------------------------------------------------------------------------------------
[12/09 15:36:36   1455s]  AreaOpt #1 TOTAL                   0:02:21.1  ( 100.0 % )     0:02:21.1 /  0:01:51.7    0.8
[12/09 15:36:36   1455s] ---------------------------------------------------------------------------------------------
[12/09 15:36:36   1455s] 
[12/09 15:36:36   1455s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3381.8M, EPOCH TIME: 1670621796.768385
[12/09 15:36:36   1455s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.036, REAL:0.058, MEM:3190.8M, EPOCH TIME: 1670621796.826145
[12/09 15:36:36   1455s] TotalInstCnt at PhyDesignMc Destruction: 153,983
[12/09 15:36:36   1455s] End: Area Reclaim Optimization (cpu=0:01:52, real=0:02:21, mem=3190.77M, totSessionCpu=0:24:16).
[12/09 15:36:36   1455s] Starting local wire reclaim
[12/09 15:36:36   1455s] Enhanced MH flow has been turned off for floorplan mode.
[12/09 15:36:36   1455s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3190.8M, EPOCH TIME: 1670621796.885614
[12/09 15:36:36   1455s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3190.8M, EPOCH TIME: 1670621796.885690
[12/09 15:36:36   1455s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3190.8M, EPOCH TIME: 1670621796.885737
[12/09 15:36:36   1455s] z: 2, totalTracks: 1
[12/09 15:36:36   1455s] z: 4, totalTracks: 1
[12/09 15:36:36   1455s] z: 6, totalTracks: 1
[12/09 15:36:36   1455s] z: 8, totalTracks: 1
[12/09 15:36:37   1456s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3190.8M, EPOCH TIME: 1670621797.093694
[12/09 15:36:37   1456s] 
[12/09 15:36:37   1456s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/09 15:36:37   1456s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.114, REAL:0.145, MEM:3190.8M, EPOCH TIME: 1670621797.238995
[12/09 15:36:37   1456s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=3190.8MB).
[12/09 15:36:37   1456s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.310, REAL:0.397, MEM:3190.8M, EPOCH TIME: 1670621797.282567
[12/09 15:36:37   1456s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.310, REAL:0.397, MEM:3190.8M, EPOCH TIME: 1670621797.282601
[12/09 15:36:37   1456s] TDRefine: refinePlace mode is spiral
[12/09 15:36:37   1456s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1318001.8
[12/09 15:36:37   1456s] OPERPROF:   Starting RefinePlace at level 2, MEM:3190.8M, EPOCH TIME: 1670621797.282678
[12/09 15:36:37   1456s] *** Starting refinePlace (0:24:16 mem=3190.8M) ***
[12/09 15:36:37   1456s] Total net bbox length = 2.646e+06 (1.432e+06 1.215e+06) (ext = 2.003e+04)
[12/09 15:36:37   1456s] 
[12/09 15:36:37   1456s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/09 15:36:37   1456s] **WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
[12/09 15:36:37   1456s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[12/09 15:36:37   1456s] Type 'man IMPSP-5140' for more detail.
[12/09 15:36:37   1456s] **WARN: (IMPSP-315):	Found 165983 instances insts with no PG Term connections.
[12/09 15:36:37   1456s] Type 'man IMPSP-315' for more detail.
[12/09 15:36:37   1456s] Default power domain name = toplevel_498
[12/09 15:36:37   1456s] .Default power domain name = toplevel_498
[12/09 15:36:37   1456s] .OPERPROF:     Starting RefinePlace2 at level 3, MEM:3190.8M, EPOCH TIME: 1670621797.709005
[12/09 15:36:37   1456s] Starting refinePlace ...
[12/09 15:36:37   1456s] Default power domain name = toplevel_498
[12/09 15:36:37   1456s] .One DDP V2 for no tweak run.
[12/09 15:36:38   1457s] 
[12/09 15:36:38   1457s] Running Spiral MT with 4 threads  fetchWidth=400 
[12/09 15:36:43   1460s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/09 15:36:43   1460s] [CPU] RefinePlace/Spiral (cpu=0:00:01.0, real=0:00:02.0)
[12/09 15:36:43   1460s] [CPU] RefinePlace/Commit (cpu=0:00:02.2, real=0:00:03.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:02.1, real=0:00:03.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/09 15:36:43   1460s] [CPU] RefinePlace/Legalization (cpu=0:00:03.9, real=0:00:06.0, mem=3195.4MB) @(0:24:17 - 0:24:21).
[12/09 15:36:43   1460s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/09 15:36:43   1460s] 	Runtime: CPU: 0:00:04.1 REAL: 0:00:06.0 MEM: 3195.4MB
[12/09 15:36:43   1460s] Statistics of distance of Instance movement in refine placement:
[12/09 15:36:43   1460s]   maximum (X+Y) =         0.00 um
[12/09 15:36:43   1460s]   mean    (X+Y) =         0.00 um
[12/09 15:36:43   1460s] Summary Report:
[12/09 15:36:43   1460s] Instances move: 0 (out of 153625 movable)
[12/09 15:36:43   1460s] Instances flipped: 0
[12/09 15:36:43   1460s] Mean displacement: 0.00 um
[12/09 15:36:43   1460s] Max displacement: 0.00 um 
[12/09 15:36:43   1460s] Total instances moved : 0
[12/09 15:36:43   1460s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:4.123, REAL:5.854, MEM:3195.4M, EPOCH TIME: 1670621803.562991
[12/09 15:36:43   1460s] Total net bbox length = 2.646e+06 (1.432e+06 1.215e+06) (ext = 2.003e+04)
[12/09 15:36:43   1460s] Runtime: CPU: 0:00:04.5 REAL: 0:00:06.0 MEM: 3195.4MB
[12/09 15:36:43   1460s] [CPU] RefinePlace/total (cpu=0:00:04.5, real=0:00:06.0, mem=3195.4MB) @(0:24:16 - 0:24:21).
[12/09 15:36:43   1460s] *** Finished refinePlace (0:24:21 mem=3195.4M) ***
[12/09 15:36:43   1460s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1318001.8
[12/09 15:36:43   1460s] OPERPROF:   Finished RefinePlace at level 2, CPU:4.560, REAL:6.387, MEM:3195.4M, EPOCH TIME: 1670621803.669856
[12/09 15:36:43   1460s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3195.4M, EPOCH TIME: 1670621803.669907
[12/09 15:36:43   1460s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.027, REAL:0.027, MEM:3193.4M, EPOCH TIME: 1670621803.697392
[12/09 15:36:43   1460s] OPERPROF: Finished RefinePlace2 at level 1, CPU:4.898, REAL:6.812, MEM:3193.4M, EPOCH TIME: 1670621803.697514
[12/09 15:36:45   1461s] eGR doReRoute: optGuide
[12/09 15:36:45   1461s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3196.4M, EPOCH TIME: 1670621805.030470
[12/09 15:36:45   1461s] All LLGs are deleted
[12/09 15:36:45   1461s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3196.4M, EPOCH TIME: 1670621805.030572
[12/09 15:36:45   1462s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.098, REAL:0.125, MEM:3196.4M, EPOCH TIME: 1670621805.155188
[12/09 15:36:45   1462s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.099, REAL:0.126, MEM:3193.4M, EPOCH TIME: 1670621805.156117
[12/09 15:36:45   1462s] ### Creating LA Mngr. totSessionCpu=0:24:22 mem=3193.4M
[12/09 15:36:45   1462s] ### Creating LA Mngr, finished. totSessionCpu=0:24:22 mem=3193.4M
[12/09 15:36:45   1462s] Started Early Global Route kernel ( Curr Mem: 3193.40 MB )
[12/09 15:36:45   1462s] (I)      ==================== Layers =====================
[12/09 15:36:45   1462s] (I)      +-----+----+---------+---------+--------+-------+
[12/09 15:36:45   1462s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/09 15:36:45   1462s] (I)      +-----+----+---------+---------+--------+-------+
[12/09 15:36:45   1462s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/09 15:36:45   1462s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/09 15:36:45   1462s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/09 15:36:45   1462s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/09 15:36:45   1462s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/09 15:36:45   1462s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/09 15:36:45   1462s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/09 15:36:45   1462s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/09 15:36:45   1462s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/09 15:36:45   1462s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/09 15:36:45   1462s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/09 15:36:45   1462s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/09 15:36:45   1462s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/09 15:36:45   1462s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/09 15:36:45   1462s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/09 15:36:45   1462s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/09 15:36:45   1462s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/09 15:36:45   1462s] (I)      +-----+----+---------+---------+--------+-------+
[12/09 15:36:45   1462s] (I)      |  64 | 64 |     RVT | implant |        |       |
[12/09 15:36:45   1462s] (I)      |  65 | 65 |     HVT | implant |        |       |
[12/09 15:36:45   1462s] (I)      |  66 | 66 |     LVT | implant |        |       |
[12/09 15:36:45   1462s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[12/09 15:36:45   1462s] (I)      |  67 | 67 | OVERLAP | overlap |        |       |
[12/09 15:36:45   1462s] (I)      +-----+----+---------+---------+--------+-------+
[12/09 15:36:45   1462s] (I)      Started Import and model ( Curr Mem: 3193.40 MB )
[12/09 15:36:45   1462s] (I)      Default power domain name = toplevel_498
[12/09 15:36:45   1462s] .== Non-default Options ==
[12/09 15:36:46   1462s] (I)      Maximum routing layer                              : 6
[12/09 15:36:46   1462s] (I)      Number of threads                                  : 4
[12/09 15:36:46   1462s] (I)      Method to set GCell size                           : row
[12/09 15:36:46   1462s] (I)      Counted 10037 PG shapes. We will not process PG shapes layer by layer.
[12/09 15:36:46   1462s] (I)      Use row-based GCell size
[12/09 15:36:46   1462s] (I)      Use row-based GCell align
[12/09 15:36:46   1462s] (I)      layer 0 area = 168000
[12/09 15:36:46   1462s] (I)      layer 1 area = 208000
[12/09 15:36:46   1462s] (I)      layer 2 area = 208000
[12/09 15:36:46   1462s] (I)      layer 3 area = 208000
[12/09 15:36:46   1462s] (I)      layer 4 area = 208000
[12/09 15:36:46   1462s] (I)      layer 5 area = 208000
[12/09 15:36:46   1462s] (I)      GCell unit size   : 4000
[12/09 15:36:46   1462s] (I)      GCell multiplier  : 1
[12/09 15:36:46   1462s] (I)      GCell row height  : 4000
[12/09 15:36:46   1462s] (I)      Actual row height : 4000
[12/09 15:36:46   1462s] (I)      GCell align ref   : 0 0
[12/09 15:36:46   1462s] [NR-eGR] Track table information for default rule: 
[12/09 15:36:46   1462s] [NR-eGR] M1 has no routable track
[12/09 15:36:46   1462s] [NR-eGR] M2 has single uniform track structure
[12/09 15:36:46   1462s] [NR-eGR] M3 has single uniform track structure
[12/09 15:36:46   1462s] [NR-eGR] M4 has single uniform track structure
[12/09 15:36:46   1462s] [NR-eGR] M5 has single uniform track structure
[12/09 15:36:46   1462s] [NR-eGR] M6 has single uniform track structure
[12/09 15:36:46   1462s] (I)      =============== Default via ================
[12/09 15:36:46   1462s] (I)      +---+------------------+-------------------+
[12/09 15:36:46   1462s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[12/09 15:36:46   1462s] (I)      +---+------------------+-------------------+
[12/09 15:36:46   1462s] (I)      | 1 |    3  VIA1_X     |   35  VIA1_2CUT_N |
[12/09 15:36:46   1462s] (I)      | 2 |    7  VIA2_X     |   37  VIA2_2CUT_E |
[12/09 15:36:46   1462s] (I)      | 3 |   11  VIA3_X     |   41  VIA3_2CUT_E |
[12/09 15:36:46   1462s] (I)      | 4 |   15  VIA4_X     |   45  VIA4_2CUT_E |
[12/09 15:36:46   1462s] (I)      | 5 |   19  VIA5_X     |   51  VIA5_2CUT_N |
[12/09 15:36:46   1462s] (I)      | 6 |   23  VIA6_X     |   53  VIA6_2CUT_E |
[12/09 15:36:46   1462s] (I)      | 7 |   27  VIA7_X     |   57  VIA7_2CUT_E |
[12/09 15:36:46   1462s] (I)      | 8 |   31  VIA8_X     |   61  VIA8_2CUT_E |
[12/09 15:36:46   1462s] (I)      +---+------------------+-------------------+
[12/09 15:36:46   1463s] [NR-eGR] Read 16854 PG shapes
[12/09 15:36:46   1463s] [NR-eGR] Read 0 clock shapes
[12/09 15:36:46   1463s] [NR-eGR] Read 0 other shapes
[12/09 15:36:46   1463s] [NR-eGR] #Routing Blockages  : 0
[12/09 15:36:46   1463s] [NR-eGR] #Instance Blockages : 0
[12/09 15:36:46   1463s] [NR-eGR] #PG Blockages       : 16854
[12/09 15:36:46   1463s] [NR-eGR] #Halo Blockages     : 0
[12/09 15:36:46   1463s] [NR-eGR] #Boundary Blockages : 0
[12/09 15:36:46   1463s] [NR-eGR] #Clock Blockages    : 0
[12/09 15:36:46   1463s] [NR-eGR] #Other Blockages    : 0
[12/09 15:36:46   1463s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/09 15:36:46   1463s] [NR-eGR] Num Prerouted Nets = 359  Num Prerouted Wires = 73718
[12/09 15:36:46   1463s] [NR-eGR] Read 155006 nets ( ignored 359 )
[12/09 15:36:46   1463s] (I)      early_global_route_priority property id does not exist.
[12/09 15:36:46   1463s] (I)      Read Num Blocks=16854  Num Prerouted Wires=73718  Num CS=0
[12/09 15:36:46   1463s] (I)      Layer 1 (V) : #blockages 4812 : #preroutes 38608
[12/09 15:36:46   1463s] (I)      Layer 2 (H) : #blockages 4812 : #preroutes 31110
[12/09 15:36:46   1463s] (I)      Layer 3 (V) : #blockages 4812 : #preroutes 3991
[12/09 15:36:46   1463s] (I)      Layer 4 (H) : #blockages 2418 : #preroutes 7
[12/09 15:36:46   1463s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[12/09 15:36:46   1463s] (I)      Number of ignored nets                =    359
[12/09 15:36:46   1463s] (I)      Number of connected nets              =      0
[12/09 15:36:46   1463s] (I)      Number of fixed nets                  =    359.  Ignored: Yes
[12/09 15:36:46   1463s] (I)      Number of clock nets                  =    359.  Ignored: No
[12/09 15:36:46   1463s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/09 15:36:46   1463s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/09 15:36:46   1463s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/09 15:36:46   1463s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/09 15:36:46   1463s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/09 15:36:46   1463s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/09 15:36:46   1463s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/09 15:36:46   1463s] (I)      Ndr track 0 does not exist
[12/09 15:36:46   1463s] (I)      Ndr track 0 does not exist
[12/09 15:36:46   1463s] (I)      ---------------------Grid Graph Info--------------------
[12/09 15:36:46   1463s] (I)      Routing area        : (0, 0) - (1600000, 1600000)
[12/09 15:36:46   1463s] (I)      Core area           : (0, 0) - (1600000, 1600000)
[12/09 15:36:46   1463s] (I)      Site width          :   400  (dbu)
[12/09 15:36:46   1463s] (I)      Row height          :  4000  (dbu)
[12/09 15:36:46   1463s] (I)      GCell row height    :  4000  (dbu)
[12/09 15:36:46   1463s] (I)      GCell width         :  4000  (dbu)
[12/09 15:36:46   1463s] (I)      GCell height        :  4000  (dbu)
[12/09 15:36:46   1463s] (I)      Grid                :   400   400     6
[12/09 15:36:46   1463s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/09 15:36:46   1463s] (I)      Vertical capacity   :     0  4000     0  4000     0  4000
[12/09 15:36:46   1463s] (I)      Horizontal capacity :     0     0  4000     0  4000     0
[12/09 15:36:46   1463s] (I)      Default wire width  :   180   200   200   200   200   200
[12/09 15:36:46   1463s] (I)      Default wire space  :   180   200   200   200   200   200
[12/09 15:36:46   1463s] (I)      Default wire pitch  :   360   400   400   400   400   400
[12/09 15:36:46   1463s] (I)      Default pitch size  :   360   400   400   400   400   400
[12/09 15:36:46   1463s] (I)      First track coord   :     0   200   200   200   200   200
[12/09 15:36:46   1463s] (I)      Num tracks per GCell: 11.11 10.00 10.00 10.00 10.00 10.00
[12/09 15:36:46   1463s] (I)      Total num of tracks :     0  4000  4000  4000  4000  4000
[12/09 15:36:46   1463s] (I)      Num of masks        :     1     1     1     1     1     1
[12/09 15:36:46   1463s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/09 15:36:46   1463s] (I)      --------------------------------------------------------
[12/09 15:36:46   1463s] 
[12/09 15:36:46   1463s] [NR-eGR] ============ Routing rule table ============
[12/09 15:36:46   1463s] [NR-eGR] Rule id: 0  Nets: 0
[12/09 15:36:46   1463s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[12/09 15:36:46   1463s] (I)                    Layer    2    3    4    5    6 
[12/09 15:36:46   1463s] (I)                    Pitch  800  800  800  800  800 
[12/09 15:36:46   1463s] (I)             #Used tracks    2    2    2    2    2 
[12/09 15:36:46   1463s] (I)       #Fully used tracks    1    1    1    1    1 
[12/09 15:36:46   1463s] [NR-eGR] Rule id: 1  Nets: 154647
[12/09 15:36:46   1463s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/09 15:36:46   1463s] (I)                    Layer    2    3    4    5    6 
[12/09 15:36:46   1463s] (I)                    Pitch  400  400  400  400  400 
[12/09 15:36:46   1463s] (I)             #Used tracks    1    1    1    1    1 
[12/09 15:36:46   1463s] (I)       #Fully used tracks    1    1    1    1    1 
[12/09 15:36:46   1463s] [NR-eGR] ========================================
[12/09 15:36:46   1463s] [NR-eGR] 
[12/09 15:36:46   1463s] (I)      =============== Blocked Tracks ===============
[12/09 15:36:46   1463s] (I)      +-------+---------+----------+---------------+
[12/09 15:36:46   1463s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/09 15:36:46   1463s] (I)      +-------+---------+----------+---------------+
[12/09 15:36:46   1463s] (I)      |     1 |       0 |        0 |         0.00% |
[12/09 15:36:46   1463s] (I)      |     2 | 1600000 |    30800 |         1.93% |
[12/09 15:36:46   1463s] (I)      |     3 | 1600000 |    14400 |         0.90% |
[12/09 15:36:46   1463s] (I)      |     4 | 1600000 |    30800 |         1.93% |
[12/09 15:36:46   1463s] (I)      |     5 | 1600000 |    64000 |         4.00% |
[12/09 15:36:46   1463s] (I)      |     6 | 1600000 |        0 |         0.00% |
[12/09 15:36:46   1463s] (I)      +-------+---------+----------+---------------+
[12/09 15:36:46   1463s] (I)      Finished Import and model ( CPU: 1.39 sec, Real: 1.72 sec, Curr Mem: 3363.85 MB )
[12/09 15:36:46   1463s] (I)      Reset routing kernel
[12/09 15:36:46   1463s] (I)      Started Global Routing ( Curr Mem: 3363.85 MB )
[12/09 15:36:47   1463s] (I)      totalPins=548745  totalGlobalPin=530399 (96.66%)
[12/09 15:36:47   1463s] (I)      total 2D Cap : 7930800 = (3152800 H, 4778000 V)
[12/09 15:36:47   1463s] [NR-eGR] Layer group 1: route 154647 net(s) in layer range [2, 6]
[12/09 15:36:47   1463s] (I)      
[12/09 15:36:47   1463s] (I)      ============  Phase 1a Route ============
[12/09 15:36:48   1464s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/09 15:36:48   1464s] (I)      Usage: 1581556 = (839928 H, 741628 V) = (26.64% H, 15.52% V) = (1.680e+06um H, 1.483e+06um V)
[12/09 15:36:48   1464s] (I)      
[12/09 15:36:48   1464s] (I)      ============  Phase 1b Route ============
[12/09 15:36:48   1465s] (I)      Usage: 1581735 = (839989 H, 741746 V) = (26.64% H, 15.52% V) = (1.680e+06um H, 1.483e+06um V)
[12/09 15:36:48   1465s] (I)      Overflow of layer group 1: 0.08% H + 0.00% V. EstWL: 3.163470e+06um
[12/09 15:36:48   1465s] (I)      Congestion metric : 0.08%H 0.00%V, 0.08%HV
[12/09 15:36:48   1465s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/09 15:36:48   1465s] (I)      
[12/09 15:36:48   1465s] (I)      ============  Phase 1c Route ============
[12/09 15:36:48   1465s] (I)      Level2 Grid: 80 x 80
[12/09 15:36:48   1465s] (I)      Usage: 1581735 = (839989 H, 741746 V) = (26.64% H, 15.52% V) = (1.680e+06um H, 1.483e+06um V)
[12/09 15:36:48   1465s] (I)      
[12/09 15:36:48   1465s] (I)      ============  Phase 1d Route ============
[12/09 15:36:49   1465s] (I)      Usage: 1581867 = (840010 H, 741857 V) = (26.64% H, 15.53% V) = (1.680e+06um H, 1.484e+06um V)
[12/09 15:36:49   1465s] (I)      
[12/09 15:36:49   1465s] (I)      ============  Phase 1e Route ============
[12/09 15:36:49   1465s] (I)      Usage: 1581867 = (840010 H, 741857 V) = (26.64% H, 15.53% V) = (1.680e+06um H, 1.484e+06um V)
[12/09 15:36:49   1465s] [NR-eGR] Early Global Route overflow of layer group 1: 0.07% H + 0.00% V. EstWL: 3.163734e+06um
[12/09 15:36:49   1465s] (I)      
[12/09 15:36:49   1465s] (I)      ============  Phase 1l Route ============
[12/09 15:36:49   1466s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/09 15:36:49   1466s] (I)      Layer  2:    1586783    694410       103           0     1596000    ( 0.00%) 
[12/09 15:36:49   1466s] (I)      Layer  3:    1586081    730376       185           0     1596000    ( 0.00%) 
[12/09 15:36:49   1466s] (I)      Layer  4:    1586783    369359         1           0     1596000    ( 0.00%) 
[12/09 15:36:49   1466s] (I)      Layer  5:    1564328    266333       445           0     1596000    ( 0.00%) 
[12/09 15:36:49   1466s] (I)      Layer  6:    1596000     39675         0           0     1596000    ( 0.00%) 
[12/09 15:36:49   1466s] (I)      Total:       7919975   2100153       734           0     7980000    ( 0.00%) 
[12/09 15:36:49   1466s] (I)      
[12/09 15:36:49   1466s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/09 15:36:49   1466s] [NR-eGR]                        OverCon           OverCon           OverCon            
[12/09 15:36:49   1466s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[12/09 15:36:49   1466s] [NR-eGR]        Layer             (1-2)             (3-4)             (5-6)    OverCon
[12/09 15:36:49   1466s] [NR-eGR] --------------------------------------------------------------------------------
[12/09 15:36:49   1466s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/09 15:36:49   1466s] [NR-eGR]      M2 ( 2)        91( 0.06%)         1( 0.00%)         0( 0.00%)   ( 0.06%) 
[12/09 15:36:49   1466s] [NR-eGR]      M3 ( 3)       141( 0.09%)         4( 0.00%)         0( 0.00%)   ( 0.09%) 
[12/09 15:36:49   1466s] [NR-eGR]      M4 ( 4)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/09 15:36:49   1466s] [NR-eGR]      M5 ( 5)       230( 0.14%)        34( 0.02%)         7( 0.00%)   ( 0.17%) 
[12/09 15:36:49   1466s] [NR-eGR]      M6 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/09 15:36:49   1466s] [NR-eGR] --------------------------------------------------------------------------------
[12/09 15:36:49   1466s] [NR-eGR]        Total       463( 0.06%)        39( 0.00%)         7( 0.00%)   ( 0.06%) 
[12/09 15:36:49   1466s] [NR-eGR] 
[12/09 15:36:49   1466s] (I)      Finished Global Routing ( CPU: 3.09 sec, Real: 2.99 sec, Curr Mem: 3407.85 MB )
[12/09 15:36:49   1466s] (I)      total 2D Cap : 7936800 = (3155200 H, 4781600 V)
[12/09 15:36:49   1466s] [NR-eGR] Overflow after Early Global Route 0.03% H + 0.00% V
[12/09 15:36:50   1466s] (I)      ============= Track Assignment ============
[12/09 15:36:50   1466s] (I)      Started Track Assignment (4T) ( Curr Mem: 3407.85 MB )
[12/09 15:36:50   1466s] (I)      Initialize Track Assignment ( max pin layer : 9 )
[12/09 15:36:50   1466s] (I)      Run Multi-thread track assignment
[12/09 15:36:51   1469s] (I)      Finished Track Assignment (4T) ( CPU: 2.58 sec, Real: 1.43 sec, Curr Mem: 3407.85 MB )
[12/09 15:36:51   1469s] (I)      Started Export ( Curr Mem: 3407.85 MB )
[12/09 15:36:53   1470s] [NR-eGR]             Length (um)     Vias 
[12/09 15:36:53   1470s] [NR-eGR] ---------------------------------
[12/09 15:36:53   1470s] [NR-eGR]  M1  (1H)             0   580153 
[12/09 15:36:53   1470s] [NR-eGR]  M2  (2V)        944041   821231 
[12/09 15:36:53   1470s] [NR-eGR]  M3  (3H)       1277505   131270 
[12/09 15:36:53   1470s] [NR-eGR]  M4  (4V)        632599    57182 
[12/09 15:36:53   1470s] [NR-eGR]  M5  (5H)        532804     4954 
[12/09 15:36:53   1470s] [NR-eGR]  M6  (6V)         79633        0 
[12/09 15:36:53   1470s] [NR-eGR]  M7  (7H)             0        0 
[12/09 15:36:53   1470s] [NR-eGR]  M8  (8V)             0        0 
[12/09 15:36:53   1470s] [NR-eGR]  M9  (9H)             0        0 
[12/09 15:36:53   1470s] [NR-eGR] ---------------------------------
[12/09 15:36:53   1470s] [NR-eGR]      Total      3466583  1594790 
[12/09 15:36:53   1470s] [NR-eGR] --------------------------------------------------------------------------
[12/09 15:36:53   1470s] [NR-eGR] Total half perimeter of net bounding box: 2646423um
[12/09 15:36:53   1470s] [NR-eGR] Total length: 3466583um, number of vias: 1594790
[12/09 15:36:53   1470s] [NR-eGR] --------------------------------------------------------------------------
[12/09 15:36:53   1470s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[12/09 15:36:53   1470s] [NR-eGR] --------------------------------------------------------------------------
[12/09 15:36:55   1472s] (I)      Finished Export ( CPU: 3.05 sec, Real: 3.13 sec, Curr Mem: 3396.33 MB )
[12/09 15:36:55   1472s] [NR-eGR] Finished Early Global Route kernel ( CPU: 10.56 sec, Real: 9.92 sec, Curr Mem: 3396.33 MB )
[12/09 15:36:55   1472s] (I)      ========================================= Runtime Summary ==========================================
[12/09 15:36:55   1472s] (I)       Step                                              %        Start       Finish      Real        CPU 
[12/09 15:36:55   1472s] (I)      ----------------------------------------------------------------------------------------------------
[12/09 15:36:55   1472s] (I)       Early Global Route kernel                   100.00%  1051.42 sec  1061.34 sec  9.92 sec  10.56 sec 
[12/09 15:36:55   1472s] (I)       +-Import and model                           17.37%  1051.42 sec  1053.14 sec  1.72 sec   1.39 sec 
[12/09 15:36:55   1472s] (I)       | +-Create place DB                          11.84%  1051.42 sec  1052.59 sec  1.17 sec   0.91 sec 
[12/09 15:36:55   1472s] (I)       | | +-Import place data                      11.84%  1051.42 sec  1052.59 sec  1.17 sec   0.91 sec 
[12/09 15:36:55   1472s] (I)       | | | +-Read instances and placement          3.57%  1051.42 sec  1051.77 sec  0.35 sec   0.28 sec 
[12/09 15:36:55   1472s] (I)       | | | +-Read nets                             8.26%  1051.77 sec  1052.59 sec  0.82 sec   0.63 sec 
[12/09 15:36:55   1472s] (I)       | +-Create route DB                           4.94%  1052.59 sec  1053.08 sec  0.49 sec   0.43 sec 
[12/09 15:36:55   1472s] (I)       | | +-Import route data (4T)                  4.94%  1052.59 sec  1053.08 sec  0.49 sec   0.42 sec 
[12/09 15:36:55   1472s] (I)       | | | +-Read blockages ( Layer 2-6 )          0.43%  1052.60 sec  1052.64 sec  0.04 sec   0.04 sec 
[12/09 15:36:55   1472s] (I)       | | | | +-Read routing blockages              0.00%  1052.60 sec  1052.60 sec  0.00 sec   0.00 sec 
[12/09 15:36:55   1472s] (I)       | | | | +-Read instance blockages             0.41%  1052.60 sec  1052.64 sec  0.04 sec   0.04 sec 
[12/09 15:36:55   1472s] (I)       | | | | +-Read PG blockages                   0.02%  1052.64 sec  1052.64 sec  0.00 sec   0.00 sec 
[12/09 15:36:55   1472s] (I)       | | | | +-Read clock blockages                0.00%  1052.64 sec  1052.64 sec  0.00 sec   0.00 sec 
[12/09 15:36:55   1472s] (I)       | | | | +-Read other blockages                0.00%  1052.64 sec  1052.64 sec  0.00 sec   0.00 sec 
[12/09 15:36:55   1472s] (I)       | | | | +-Read boundary cut boxes             0.00%  1052.64 sec  1052.64 sec  0.00 sec   0.00 sec 
[12/09 15:36:55   1472s] (I)       | | | +-Read blackboxes                       0.00%  1052.64 sec  1052.64 sec  0.00 sec   0.00 sec 
[12/09 15:36:55   1472s] (I)       | | | +-Read prerouted                        1.32%  1052.64 sec  1052.77 sec  0.13 sec   0.12 sec 
[12/09 15:36:55   1472s] (I)       | | | +-Read unlegalized nets                 0.43%  1052.78 sec  1052.82 sec  0.04 sec   0.04 sec 
[12/09 15:36:55   1472s] (I)       | | | +-Read nets                             0.90%  1052.82 sec  1052.91 sec  0.09 sec   0.07 sec 
[12/09 15:36:55   1472s] (I)       | | | +-Set up via pillars                    0.03%  1052.92 sec  1052.93 sec  0.00 sec   0.00 sec 
[12/09 15:36:55   1472s] (I)       | | | +-Initialize 3D grid graph              0.02%  1052.95 sec  1052.95 sec  0.00 sec   0.00 sec 
[12/09 15:36:55   1472s] (I)       | | | +-Model blockage capacity               1.16%  1052.95 sec  1053.07 sec  0.12 sec   0.09 sec 
[12/09 15:36:55   1472s] (I)       | | | | +-Initialize 3D capacity              1.13%  1052.95 sec  1053.06 sec  0.11 sec   0.09 sec 
[12/09 15:36:55   1472s] (I)       | +-Read aux data                             0.00%  1053.08 sec  1053.08 sec  0.00 sec   0.00 sec 
[12/09 15:36:55   1472s] (I)       | +-Others data preparation                   0.17%  1053.08 sec  1053.10 sec  0.02 sec   0.02 sec 
[12/09 15:36:55   1472s] (I)       | +-Create route kernel                       0.05%  1053.10 sec  1053.10 sec  0.00 sec   0.00 sec 
[12/09 15:36:55   1472s] (I)       +-Global Routing                             30.18%  1053.14 sec  1056.14 sec  2.99 sec   3.09 sec 
[12/09 15:36:55   1472s] (I)       | +-Initialization                            0.57%  1053.14 sec  1053.20 sec  0.06 sec   0.05 sec 
[12/09 15:36:55   1472s] (I)       | +-Net group 1                              29.21%  1053.21 sec  1056.10 sec  2.90 sec   3.01 sec 
[12/09 15:36:55   1472s] (I)       | | +-Generate topology (4T)                  1.46%  1053.21 sec  1053.35 sec  0.14 sec   0.20 sec 
[12/09 15:36:55   1472s] (I)       | | +-Phase 1a                               12.10%  1053.40 sec  1054.60 sec  1.20 sec   1.12 sec 
[12/09 15:36:55   1472s] (I)       | | | +-Pattern routing (4T)                  9.28%  1053.40 sec  1054.32 sec  0.92 sec   0.87 sec 
[12/09 15:36:55   1472s] (I)       | | | +-Pattern Routing Avoiding Blockages    1.22%  1054.32 sec  1054.44 sec  0.12 sec   0.11 sec 
[12/09 15:36:55   1472s] (I)       | | | +-Add via demand to 2D                  1.60%  1054.44 sec  1054.60 sec  0.16 sec   0.14 sec 
[12/09 15:36:55   1472s] (I)       | | +-Phase 1b                                3.07%  1054.60 sec  1054.91 sec  0.30 sec   0.33 sec 
[12/09 15:36:55   1472s] (I)       | | | +-Monotonic routing (4T)                3.03%  1054.60 sec  1054.90 sec  0.30 sec   0.33 sec 
[12/09 15:36:55   1472s] (I)       | | +-Phase 1c                                0.70%  1054.91 sec  1054.97 sec  0.07 sec   0.05 sec 
[12/09 15:36:55   1472s] (I)       | | | +-Two level Routing                     0.69%  1054.91 sec  1054.97 sec  0.07 sec   0.05 sec 
[12/09 15:36:55   1472s] (I)       | | | | +-Two Level Routing (Regular)         0.35%  1054.91 sec  1054.94 sec  0.03 sec   0.03 sec 
[12/09 15:36:55   1472s] (I)       | | | | +-Two Level Routing (Strong)          0.32%  1054.94 sec  1054.97 sec  0.03 sec   0.01 sec 
[12/09 15:36:55   1472s] (I)       | | +-Phase 1d                                2.46%  1054.97 sec  1055.22 sec  0.24 sec   0.20 sec 
[12/09 15:36:55   1472s] (I)       | | | +-Detoured routing                      2.46%  1054.97 sec  1055.22 sec  0.24 sec   0.20 sec 
[12/09 15:36:55   1472s] (I)       | | +-Phase 1e                                0.01%  1055.22 sec  1055.22 sec  0.00 sec   0.00 sec 
[12/09 15:36:55   1472s] (I)       | | | +-Route legalization                    0.00%  1055.22 sec  1055.22 sec  0.00 sec   0.00 sec 
[12/09 15:36:55   1472s] (I)       | | +-Phase 1l                                8.91%  1055.22 sec  1056.10 sec  0.88 sec   1.07 sec 
[12/09 15:36:55   1472s] (I)       | | | +-Layer assignment (4T)                 8.80%  1055.23 sec  1056.10 sec  0.87 sec   1.06 sec 
[12/09 15:36:55   1472s] (I)       | +-Clean cong LA                             0.00%  1056.10 sec  1056.10 sec  0.00 sec   0.00 sec 
[12/09 15:36:55   1472s] (I)       +-Export 3D cong map                          0.36%  1056.14 sec  1056.17 sec  0.04 sec   0.03 sec 
[12/09 15:36:55   1472s] (I)       | +-Export 2D cong map                        0.05%  1056.17 sec  1056.17 sec  0.00 sec   0.00 sec 
[12/09 15:36:55   1472s] (I)       +-Extract Global 3D Wires                     0.67%  1056.64 sec  1056.71 sec  0.07 sec   0.04 sec 
[12/09 15:36:55   1472s] (I)       +-Track Assignment (4T)                      14.41%  1056.71 sec  1058.14 sec  1.43 sec   2.58 sec 
[12/09 15:36:55   1472s] (I)       | +-Initialization                            0.22%  1056.71 sec  1056.73 sec  0.02 sec   0.01 sec 
[12/09 15:36:55   1472s] (I)       | +-Track Assignment Kernel                  14.18%  1056.73 sec  1058.14 sec  1.41 sec   2.57 sec 
[12/09 15:36:55   1472s] (I)       | +-Free Memory                               0.00%  1058.14 sec  1058.14 sec  0.00 sec   0.00 sec 
[12/09 15:36:55   1472s] (I)       +-Export                                     31.52%  1058.14 sec  1061.27 sec  3.13 sec   3.05 sec 
[12/09 15:36:55   1472s] (I)       | +-Export DB wires                           8.77%  1058.14 sec  1059.01 sec  0.87 sec   1.20 sec 
[12/09 15:36:55   1472s] (I)       | | +-Export all nets (4T)                    6.70%  1058.20 sec  1058.86 sec  0.66 sec   0.90 sec 
[12/09 15:36:55   1472s] (I)       | | +-Set wire vias (4T)                      1.47%  1058.86 sec  1059.01 sec  0.15 sec   0.24 sec 
[12/09 15:36:55   1472s] (I)       | +-Report wirelength                         6.20%  1059.01 sec  1059.63 sec  0.61 sec   0.44 sec 
[12/09 15:36:55   1472s] (I)       | +-Update net boxes                          2.27%  1059.63 sec  1059.85 sec  0.22 sec   0.42 sec 
[12/09 15:36:55   1472s] (I)       | +-Update timing                            14.29%  1059.85 sec  1061.27 sec  1.42 sec   0.99 sec 
[12/09 15:36:55   1472s] (I)       +-Postprocess design                          0.00%  1061.27 sec  1061.27 sec  0.00 sec   0.00 sec 
[12/09 15:36:55   1472s] (I)      ======================== Summary by functions ========================
[12/09 15:36:55   1472s] (I)       Lv  Step                                      %      Real        CPU 
[12/09 15:36:55   1472s] (I)      ----------------------------------------------------------------------
[12/09 15:36:55   1472s] (I)        0  Early Global Route kernel           100.00%  9.92 sec  10.56 sec 
[12/09 15:36:55   1472s] (I)        1  Export                               31.52%  3.13 sec   3.05 sec 
[12/09 15:36:55   1472s] (I)        1  Global Routing                       30.18%  2.99 sec   3.09 sec 
[12/09 15:36:55   1472s] (I)        1  Import and model                     17.37%  1.72 sec   1.39 sec 
[12/09 15:36:55   1472s] (I)        1  Track Assignment (4T)                14.41%  1.43 sec   2.58 sec 
[12/09 15:36:55   1472s] (I)        1  Extract Global 3D Wires               0.67%  0.07 sec   0.04 sec 
[12/09 15:36:55   1472s] (I)        1  Export 3D cong map                    0.36%  0.04 sec   0.03 sec 
[12/09 15:36:55   1472s] (I)        1  Postprocess design                    0.00%  0.00 sec   0.00 sec 
[12/09 15:36:55   1472s] (I)        2  Net group 1                          29.21%  2.90 sec   3.01 sec 
[12/09 15:36:55   1472s] (I)        2  Update timing                        14.29%  1.42 sec   0.99 sec 
[12/09 15:36:55   1472s] (I)        2  Track Assignment Kernel              14.18%  1.41 sec   2.57 sec 
[12/09 15:36:55   1472s] (I)        2  Create place DB                      11.84%  1.17 sec   0.91 sec 
[12/09 15:36:55   1472s] (I)        2  Export DB wires                       8.77%  0.87 sec   1.20 sec 
[12/09 15:36:55   1472s] (I)        2  Report wirelength                     6.20%  0.61 sec   0.44 sec 
[12/09 15:36:55   1472s] (I)        2  Create route DB                       4.94%  0.49 sec   0.43 sec 
[12/09 15:36:55   1472s] (I)        2  Update net boxes                      2.27%  0.22 sec   0.42 sec 
[12/09 15:36:55   1472s] (I)        2  Initialization                        0.79%  0.08 sec   0.06 sec 
[12/09 15:36:55   1472s] (I)        2  Others data preparation               0.17%  0.02 sec   0.02 sec 
[12/09 15:36:55   1472s] (I)        2  Export 2D cong map                    0.05%  0.00 sec   0.00 sec 
[12/09 15:36:55   1472s] (I)        2  Create route kernel                   0.05%  0.00 sec   0.00 sec 
[12/09 15:36:55   1472s] (I)        2  Free Memory                           0.00%  0.00 sec   0.00 sec 
[12/09 15:36:55   1472s] (I)        2  Read aux data                         0.00%  0.00 sec   0.00 sec 
[12/09 15:36:55   1472s] (I)        2  Clean cong LA                         0.00%  0.00 sec   0.00 sec 
[12/09 15:36:55   1472s] (I)        3  Phase 1a                             12.10%  1.20 sec   1.12 sec 
[12/09 15:36:55   1472s] (I)        3  Import place data                    11.84%  1.17 sec   0.91 sec 
[12/09 15:36:55   1472s] (I)        3  Phase 1l                              8.91%  0.88 sec   1.07 sec 
[12/09 15:36:55   1472s] (I)        3  Export all nets (4T)                  6.70%  0.66 sec   0.90 sec 
[12/09 15:36:55   1472s] (I)        3  Import route data (4T)                4.94%  0.49 sec   0.42 sec 
[12/09 15:36:55   1472s] (I)        3  Phase 1b                              3.07%  0.30 sec   0.33 sec 
[12/09 15:36:55   1472s] (I)        3  Phase 1d                              2.46%  0.24 sec   0.20 sec 
[12/09 15:36:55   1472s] (I)        3  Set wire vias (4T)                    1.47%  0.15 sec   0.24 sec 
[12/09 15:36:55   1472s] (I)        3  Generate topology (4T)                1.46%  0.14 sec   0.20 sec 
[12/09 15:36:55   1472s] (I)        3  Phase 1c                              0.70%  0.07 sec   0.05 sec 
[12/09 15:36:55   1472s] (I)        3  Phase 1e                              0.01%  0.00 sec   0.00 sec 
[12/09 15:36:55   1472s] (I)        4  Pattern routing (4T)                  9.28%  0.92 sec   0.87 sec 
[12/09 15:36:55   1472s] (I)        4  Read nets                             9.16%  0.91 sec   0.70 sec 
[12/09 15:36:55   1472s] (I)        4  Layer assignment (4T)                 8.80%  0.87 sec   1.06 sec 
[12/09 15:36:55   1472s] (I)        4  Read instances and placement          3.57%  0.35 sec   0.28 sec 
[12/09 15:36:55   1472s] (I)        4  Monotonic routing (4T)                3.03%  0.30 sec   0.33 sec 
[12/09 15:36:55   1472s] (I)        4  Detoured routing                      2.46%  0.24 sec   0.20 sec 
[12/09 15:36:55   1472s] (I)        4  Add via demand to 2D                  1.60%  0.16 sec   0.14 sec 
[12/09 15:36:55   1472s] (I)        4  Read prerouted                        1.32%  0.13 sec   0.12 sec 
[12/09 15:36:55   1472s] (I)        4  Pattern Routing Avoiding Blockages    1.22%  0.12 sec   0.11 sec 
[12/09 15:36:55   1472s] (I)        4  Model blockage capacity               1.16%  0.12 sec   0.09 sec 
[12/09 15:36:55   1472s] (I)        4  Two level Routing                     0.69%  0.07 sec   0.05 sec 
[12/09 15:36:55   1472s] (I)        4  Read unlegalized nets                 0.43%  0.04 sec   0.04 sec 
[12/09 15:36:55   1472s] (I)        4  Read blockages ( Layer 2-6 )          0.43%  0.04 sec   0.04 sec 
[12/09 15:36:55   1472s] (I)        4  Set up via pillars                    0.03%  0.00 sec   0.00 sec 
[12/09 15:36:55   1472s] (I)        4  Initialize 3D grid graph              0.02%  0.00 sec   0.00 sec 
[12/09 15:36:55   1472s] (I)        4  Read blackboxes                       0.00%  0.00 sec   0.00 sec 
[12/09 15:36:55   1472s] (I)        4  Route legalization                    0.00%  0.00 sec   0.00 sec 
[12/09 15:36:55   1472s] (I)        5  Initialize 3D capacity                1.13%  0.11 sec   0.09 sec 
[12/09 15:36:55   1472s] (I)        5  Read instance blockages               0.41%  0.04 sec   0.04 sec 
[12/09 15:36:55   1472s] (I)        5  Two Level Routing (Regular)           0.35%  0.03 sec   0.03 sec 
[12/09 15:36:55   1472s] (I)        5  Two Level Routing (Strong)            0.32%  0.03 sec   0.01 sec 
[12/09 15:36:55   1472s] (I)        5  Read PG blockages                     0.02%  0.00 sec   0.00 sec 
[12/09 15:36:55   1472s] (I)        5  Read clock blockages                  0.00%  0.00 sec   0.00 sec 
[12/09 15:36:55   1472s] (I)        5  Read other blockages                  0.00%  0.00 sec   0.00 sec 
[12/09 15:36:55   1472s] (I)        5  Read routing blockages                0.00%  0.00 sec   0.00 sec 
[12/09 15:36:55   1472s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec   0.00 sec 
[12/09 15:36:55   1472s] Extraction called for design 'toplevel_498' of instances=165983 and nets=157488 using extraction engine 'preRoute' .
[12/09 15:36:55   1472s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/09 15:36:55   1472s] Type 'man IMPEXT-3530' for more detail.
[12/09 15:36:55   1472s] PreRoute RC Extraction called for design toplevel_498.
[12/09 15:36:55   1472s] RC Extraction called in multi-corner(1) mode.
[12/09 15:36:55   1472s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/09 15:36:55   1472s] Type 'man IMPEXT-6197' for more detail.
[12/09 15:36:55   1472s] RCMode: PreRoute
[12/09 15:36:55   1472s]       RC Corner Indexes            0   
[12/09 15:36:55   1472s] Capacitance Scaling Factor   : 1.00000 
[12/09 15:36:55   1472s] Resistance Scaling Factor    : 1.00000 
[12/09 15:36:55   1472s] Clock Cap. Scaling Factor    : 1.00000 
[12/09 15:36:55   1472s] Clock Res. Scaling Factor    : 1.00000 
[12/09 15:36:55   1472s] Shrink Factor                : 1.00000
[12/09 15:36:55   1472s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/09 15:36:55   1472s] **WARN: (IMPEXT-7040):	A vertical wire, passing through or close to location (4000000,0), lies outside of design boundary. Correct the wire routing and rerun extraction.
[12/09 15:36:55   1473s] LayerId::1 widthSet size::1
[12/09 15:36:55   1473s] LayerId::2 widthSet size::1
[12/09 15:36:55   1473s] LayerId::3 widthSet size::1
[12/09 15:36:55   1473s] LayerId::4 widthSet size::1
[12/09 15:36:55   1473s] LayerId::5 widthSet size::1
[12/09 15:36:55   1473s] LayerId::6 widthSet size::1
[12/09 15:36:55   1473s] LayerId::7 widthSet size::1
[12/09 15:36:55   1473s] LayerId::8 widthSet size::1
[12/09 15:36:55   1473s] LayerId::9 widthSet size::1
[12/09 15:36:55   1473s] Updating RC grid for preRoute extraction ...
[12/09 15:36:55   1473s] eee: pegSigSF::1.070000
[12/09 15:36:55   1473s] Initializing multi-corner resistance tables ...
[12/09 15:36:55   1473s] eee: l::1 avDens::0.107317 usedTrk::17600.000000 availTrk::164000.000000 sigTrk::17600.000000
[12/09 15:36:55   1473s] eee: l::2 avDens::0.295013 usedTrk::47202.067492 availTrk::160000.000000 sigTrk::47202.067492
[12/09 15:36:55   1473s] eee: l::3 avDens::0.393443 usedTrk::62990.235003 availTrk::160100.000000 sigTrk::62990.235003
[12/09 15:36:55   1473s] eee: l::4 avDens::0.197195 usedTrk::31570.929938 availTrk::160100.000000 sigTrk::31570.929938
[12/09 15:36:55   1473s] eee: l::5 avDens::0.165620 usedTrk::26664.804968 availTrk::161000.000000 sigTrk::26664.804968
[12/09 15:36:55   1473s] eee: l::6 avDens::0.039190 usedTrk::3981.658496 availTrk::101600.000000 sigTrk::3981.658496
[12/09 15:36:55   1473s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/09 15:36:55   1473s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/09 15:36:55   1473s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/09 15:36:55   1473s] {RT default_rc_corner 0 6 6 0}
[12/09 15:36:56   1473s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.288430 ; uaWl: 1.000000 ; uaWlH: 0.361438 ; aWlH: 0.000000 ; Pmax: 0.859700 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 81 ; 
[12/09 15:36:57   1474s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.5  Real Time: 0:00:02.0  MEM: 3396.328M)
[12/09 15:37:04   1479s] Compute RC Scale Done ...
[12/09 15:37:04   1479s] OPERPROF: Starting HotSpotCal at level 1, MEM:3396.3M, EPOCH TIME: 1670621824.243306
[12/09 15:37:04   1479s] [hotspot] +------------+---------------+---------------+
[12/09 15:37:04   1479s] [hotspot] |            |   max hotspot | total hotspot |
[12/09 15:37:04   1479s] [hotspot] +------------+---------------+---------------+
[12/09 15:37:04   1479s] [hotspot] | normalized |          2.75 |          2.75 |
[12/09 15:37:04   1479s] [hotspot] +------------+---------------+---------------+
[12/09 15:37:04   1479s] Local HotSpot Analysis: normalized max congestion hotspot area = 2.75, normalized total congestion hotspot area = 2.75 (area is in unit of 4 std-cell row bins)
[12/09 15:37:04   1479s] [hotspot] max/total 2.75/2.75, big hotspot (>10) total 0.00
[12/09 15:37:04   1479s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[12/09 15:37:04   1479s] [hotspot] +-----+-------------------------------------+---------------+
[12/09 15:37:04   1479s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/09 15:37:04   1479s] [hotspot] +-----+-------------------------------------+---------------+
[12/09 15:37:04   1479s] [hotspot] |  1  |   624.00   480.00   656.00   512.00 |        2.75   |
[12/09 15:37:04   1479s] [hotspot] +-----+-------------------------------------+---------------+
[12/09 15:37:04   1479s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.032, REAL:0.149, MEM:3396.3M, EPOCH TIME: 1670621824.391817
[12/09 15:37:04   1479s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -numThreads 4 -resetVeryShortNets -rescheduleForAdherence  
[12/09 15:37:04   1479s] Begin: GigaOpt Route Type Constraints Refinement
[12/09 15:37:04   1479s] *** CongRefineRouteType #2 [begin] : totSession cpu/real = 0:24:39.6/0:24:13.8 (1.0), mem = 3396.3M
[12/09 15:37:04   1479s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1318001.8
[12/09 15:37:04   1479s] ### Creating RouteCongInterface, started
[12/09 15:37:05   1480s] 
[12/09 15:37:05   1480s] #optDebug:  {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.8500} {6, 0.200, 0.6214} 
[12/09 15:37:05   1480s] 
[12/09 15:37:05   1480s] #optDebug: {0, 1.000}
[12/09 15:37:05   1480s] ### Creating RouteCongInterface, finished
[12/09 15:37:05   1480s] Updated routing constraints on 0 nets.
[12/09 15:37:05   1480s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1318001.8
[12/09 15:37:05   1480s] Bottom Preferred Layer:
[12/09 15:37:05   1480s] +-----------+------------+----------+
[12/09 15:37:05   1480s] |   Layer   |    CLK     |   Rule   |
[12/09 15:37:05   1480s] +-----------+------------+----------+
[12/09 15:37:05   1480s] | M3 (z=3)  |        359 | default  |
[12/09 15:37:05   1480s] +-----------+------------+----------+
[12/09 15:37:05   1480s] Via Pillar Rule:
[12/09 15:37:05   1480s]     None
[12/09 15:37:05   1480s] *** CongRefineRouteType #2 [finish] : cpu/real = 0:00:00.9/0:00:00.9 (0.9), totSession cpu/real = 0:24:40.5/0:24:14.8 (1.0), mem = 3396.3M
[12/09 15:37:05   1480s] 
[12/09 15:37:05   1480s] =============================================================================================
[12/09 15:37:05   1480s]  Step TAT Report for CongRefineRouteType #2                                     21.10-p004_1
[12/09 15:37:05   1480s] =============================================================================================
[12/09 15:37:05   1480s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/09 15:37:05   1480s] ---------------------------------------------------------------------------------------------
[12/09 15:37:05   1480s] [ RouteCongInterfaceInit ]      1   0:00:00.8  (  83.9 % )     0:00:00.8 /  0:00:00.7    0.9
[12/09 15:37:05   1480s] [ MISC                   ]          0:00:00.1  (  16.1 % )     0:00:00.1 /  0:00:00.2    1.3
[12/09 15:37:05   1480s] ---------------------------------------------------------------------------------------------
[12/09 15:37:05   1480s]  CongRefineRouteType #2 TOTAL       0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    0.9
[12/09 15:37:05   1480s] ---------------------------------------------------------------------------------------------
[12/09 15:37:05   1480s] 
[12/09 15:37:05   1480s] End: GigaOpt Route Type Constraints Refinement
[12/09 15:37:05   1480s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/09 15:37:05   1480s] #################################################################################
[12/09 15:37:05   1480s] # Design Stage: PreRoute
[12/09 15:37:05   1480s] # Design Name: toplevel_498
[12/09 15:37:05   1480s] # Design Mode: 90nm
[12/09 15:37:05   1480s] # Analysis Mode: MMMC Non-OCV 
[12/09 15:37:05   1480s] # Parasitics Mode: No SPEF/RCDB 
[12/09 15:37:05   1480s] # Signoff Settings: SI Off 
[12/09 15:37:05   1480s] #################################################################################
[12/09 15:37:09   1485s] Topological Sorting (REAL = 0:00:01.0, MEM = 3362.3M, InitMEM = 3362.3M)
[12/09 15:37:11   1488s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'slowView'
[12/09 15:37:11   1488s] Calculate delays in BcWc mode...
[12/09 15:37:11   1488s] Start delay calculation (fullDC) (4 T). (MEM=3362.33)
[12/09 15:37:13   1489s] End AAE Lib Interpolated Model. (MEM=3375.85 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/09 15:37:29   1518s] Total number of fetched objects 155025
[12/09 15:37:30   1519s] End Timing Check Calculation. (CPU Time=0:00:00.8, Real Time=0:00:01.0)
[12/09 15:37:30   1519s] End delay calculation. (MEM=3401.09 CPU=0:00:25.4 REAL=0:00:14.0)
[12/09 15:37:30   1519s] End delay calculation (fullDC). (MEM=3401.09 CPU=0:00:31.1 REAL=0:00:19.0)
[12/09 15:37:30   1519s] *** CDM Built up (cpu=0:00:38.5  real=0:00:25.0  mem= 3401.1M) ***
[12/09 15:37:33   1523s] Begin: GigaOpt postEco DRV Optimization
[12/09 15:37:33   1523s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 4 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS -max_fanout
[12/09 15:37:33   1523s] *** DrvOpt #5 [begin] : totSession cpu/real = 0:25:23.0/0:24:43.4 (1.0), mem = 3432.1M
[12/09 15:37:34   1523s] Info: 15 top-level, potential tri-state nets excluded from IPO operation.
[12/09 15:37:34   1523s] Info: 359 nets with fixed/cover wires excluded.
[12/09 15:37:34   1523s] Info: 359 clock nets excluded from IPO operation.
[12/09 15:37:34   1523s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1318001.9
[12/09 15:37:34   1523s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/09 15:37:34   1523s] ### Creating PhyDesignMc. totSessionCpu=0:25:24 mem=3432.1M
[12/09 15:37:34   1523s] OPERPROF: Starting DPlace-Init at level 1, MEM:3432.1M, EPOCH TIME: 1670621854.506079
[12/09 15:37:34   1523s] z: 2, totalTracks: 1
[12/09 15:37:34   1523s] z: 4, totalTracks: 1
[12/09 15:37:34   1523s] z: 6, totalTracks: 1
[12/09 15:37:34   1523s] z: 8, totalTracks: 1
[12/09 15:37:34   1523s] All LLGs are deleted
[12/09 15:37:34   1523s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3432.1M, EPOCH TIME: 1670621854.650125
[12/09 15:37:34   1523s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:3432.1M, EPOCH TIME: 1670621854.650977
[12/09 15:37:34   1523s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3432.1M, EPOCH TIME: 1670621854.761270
[12/09 15:37:34   1523s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3432.1M, EPOCH TIME: 1670621854.787067
[12/09 15:37:34   1523s] Core basic site is TSMC65ADV10TSITE
[12/09 15:37:34   1523s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3432.1M, EPOCH TIME: 1670621854.815073
[12/09 15:37:34   1523s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.017, REAL:0.059, MEM:3433.1M, EPOCH TIME: 1670621854.873919
[12/09 15:37:34   1523s] Fast DP-INIT is on for default
[12/09 15:37:34   1523s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.079, REAL:0.148, MEM:3433.1M, EPOCH TIME: 1670621854.935509
[12/09 15:37:34   1523s] 
[12/09 15:37:34   1523s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/09 15:37:34   1523s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.146, REAL:0.236, MEM:3433.1M, EPOCH TIME: 1670621854.997186
[12/09 15:37:35   1523s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=3433.1MB).
[12/09 15:37:35   1523s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.341, REAL:0.543, MEM:3433.1M, EPOCH TIME: 1670621855.049419
[12/09 15:37:36   1525s] TotalInstCnt at PhyDesignMc Initialization: 153,983
[12/09 15:37:36   1525s] ### Creating PhyDesignMc, finished. totSessionCpu=0:25:26 mem=3433.1M
[12/09 15:37:36   1525s] ### Creating RouteCongInterface, started
[12/09 15:37:37   1526s] 
[12/09 15:37:37   1526s] #optDebug:  {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.7135} {6, 0.200, 0.4971} 
[12/09 15:37:37   1526s] 
[12/09 15:37:37   1526s] #optDebug: {0, 1.000}
[12/09 15:37:37   1526s] ### Creating RouteCongInterface, finished
[12/09 15:37:37   1526s] ### Creating LA Mngr. totSessionCpu=0:25:26 mem=3433.1M
[12/09 15:37:37   1526s] ### Creating LA Mngr, finished. totSessionCpu=0:25:26 mem=3433.1M
[12/09 15:37:41   1532s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3526.6M, EPOCH TIME: 1670621861.881809
[12/09 15:37:41   1532s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.004, REAL:0.004, MEM:3526.6M, EPOCH TIME: 1670621861.885979
[12/09 15:37:46   1535s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/09 15:37:46   1535s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/09 15:37:46   1535s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/09 15:37:46   1535s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/09 15:37:46   1535s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/09 15:37:46   1535s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/09 15:37:47   1537s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/09 15:37:47   1537s] Info: violation cost 0.290463 (cap = 0.102838, tran = 0.187625, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/09 15:37:47   1537s] |     5|    48|    -0.01|     5|     5|    -0.00|     0|     0|     0|     0|    28.58|     0.00|       0|       0|       0| 94.78%|          |         |
[12/09 15:37:48   1537s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/09 15:37:48   1537s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/09 15:37:48   1537s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/09 15:37:48   1537s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    28.58|     0.00|       6|       0|       2| 94.78%| 0:00:01.0|  3561.6M|
[12/09 15:37:48   1537s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/09 15:37:48   1537s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/09 15:37:48   1537s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/09 15:37:48   1537s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    28.58|     0.00|       0|       0|       0| 94.78%| 0:00:00.0|  3561.6M|
[12/09 15:37:48   1537s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/09 15:37:48   1537s] 
[12/09 15:37:48   1537s] *** Finish DRV Fixing (cpu=0:00:05.6 real=0:00:07.0 mem=3561.6M) ***
[12/09 15:37:48   1537s] 
[12/09 15:37:48   1538s] Total-nets :: 155012, Stn-nets :: 0, ratio :: 0 %
[12/09 15:37:48   1538s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3450.7M, EPOCH TIME: 1670621868.754306
[12/09 15:37:48   1538s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.044, REAL:0.044, MEM:3184.7M, EPOCH TIME: 1670621868.798500
[12/09 15:37:48   1538s] TotalInstCnt at PhyDesignMc Destruction: 153,989
[12/09 15:37:48   1538s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1318001.9
[12/09 15:37:48   1538s] *** DrvOpt #5 [finish] : cpu/real = 0:00:15.0/0:00:14.9 (1.0), totSession cpu/real = 0:25:38.0/0:24:58.3 (1.0), mem = 3184.7M
[12/09 15:37:48   1538s] 
[12/09 15:37:48   1538s] =============================================================================================
[12/09 15:37:48   1538s]  Step TAT Report for DrvOpt #5                                                  21.10-p004_1
[12/09 15:37:48   1538s] =============================================================================================
[12/09 15:37:48   1538s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/09 15:37:48   1538s] ---------------------------------------------------------------------------------------------
[12/09 15:37:48   1538s] [ SlackTraversorInit     ]      1   0:00:03.9  (  26.3 % )     0:00:03.9 /  0:00:03.0    0.8
[12/09 15:37:48   1538s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/09 15:37:48   1538s] [ PlacerInterfaceInit    ]      1   0:00:02.0  (  13.3 % )     0:00:02.0 /  0:00:02.0    1.0
[12/09 15:37:48   1538s] [ RouteCongInterfaceInit ]      1   0:00:00.8  (   5.3 % )     0:00:00.8 /  0:00:00.7    0.9
[12/09 15:37:48   1538s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/09 15:37:48   1538s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.7 /  0:00:00.3    0.4
[12/09 15:37:48   1538s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/09 15:37:48   1538s] [ OptEval                ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.2
[12/09 15:37:48   1538s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/09 15:37:48   1538s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[12/09 15:37:48   1538s] [ IncrDelayCalc          ]     11   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.7
[12/09 15:37:48   1538s] [ DrvFindVioNets         ]      3   0:00:01.3  (   8.8 % )     0:00:01.3 /  0:00:01.4    1.1
[12/09 15:37:48   1538s] [ DrvComputeSummary      ]      3   0:00:00.3  (   2.1 % )     0:00:00.3 /  0:00:00.3    1.0
[12/09 15:37:48   1538s] [ IncrTimingUpdate       ]      1   0:00:00.6  (   3.9 % )     0:00:00.6 /  0:00:00.2    0.3
[12/09 15:37:48   1538s] [ MISC                   ]          0:00:05.9  (  39.6 % )     0:00:05.9 /  0:00:07.3    1.2
[12/09 15:37:48   1538s] ---------------------------------------------------------------------------------------------
[12/09 15:37:48   1538s]  DrvOpt #5 TOTAL                    0:00:14.9  ( 100.0 % )     0:00:14.9 /  0:00:15.0    1.0
[12/09 15:37:48   1538s] ---------------------------------------------------------------------------------------------
[12/09 15:37:48   1538s] 
[12/09 15:37:48   1538s] End: GigaOpt postEco DRV Optimization
[12/09 15:37:48   1538s] **INFO: Flow update: Design timing is met.
[12/09 15:37:48   1538s] Running refinePlace -preserveRouting true -hardFence false
[12/09 15:37:48   1538s] Enhanced MH flow has been turned off for floorplan mode.
[12/09 15:37:48   1538s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3184.7M, EPOCH TIME: 1670621868.842691
[12/09 15:37:48   1538s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3184.7M, EPOCH TIME: 1670621868.842750
[12/09 15:37:48   1538s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3184.7M, EPOCH TIME: 1670621868.842798
[12/09 15:37:48   1538s] z: 2, totalTracks: 1
[12/09 15:37:48   1538s] z: 4, totalTracks: 1
[12/09 15:37:48   1538s] z: 6, totalTracks: 1
[12/09 15:37:48   1538s] z: 8, totalTracks: 1
[12/09 15:37:49   1538s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3184.7M, EPOCH TIME: 1670621869.037128
[12/09 15:37:49   1538s] 
[12/09 15:37:49   1538s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/09 15:37:49   1538s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.159, REAL:0.194, MEM:3184.7M, EPOCH TIME: 1670621869.230933
[12/09 15:37:49   1538s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:01.0, mem=3184.7MB).
[12/09 15:37:49   1538s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.347, REAL:0.431, MEM:3184.7M, EPOCH TIME: 1670621869.274087
[12/09 15:37:49   1538s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.347, REAL:0.431, MEM:3184.7M, EPOCH TIME: 1670621869.274121
[12/09 15:37:49   1538s] TDRefine: refinePlace mode is spiral
[12/09 15:37:49   1538s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1318001.9
[12/09 15:37:49   1538s] OPERPROF:   Starting RefinePlace at level 2, MEM:3184.7M, EPOCH TIME: 1670621869.274198
[12/09 15:37:49   1538s] *** Starting refinePlace (0:25:38 mem=3184.7M) ***
[12/09 15:37:49   1538s] Total net bbox length = 2.646e+06 (1.432e+06 1.215e+06) (ext = 2.003e+04)
[12/09 15:37:49   1538s] 
[12/09 15:37:49   1538s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/09 15:37:49   1538s] **WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
[12/09 15:37:49   1538s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[12/09 15:37:49   1538s] Type 'man IMPSP-5140' for more detail.
[12/09 15:37:49   1538s] **WARN: (IMPSP-315):	Found 165989 instances insts with no PG Term connections.
[12/09 15:37:49   1538s] Type 'man IMPSP-315' for more detail.
[12/09 15:37:49   1538s] (I)      Default power domain name = toplevel_498
[12/09 15:37:49   1538s] .Default power domain name = toplevel_498
[12/09 15:37:49   1538s] .
[12/09 15:37:49   1538s] Starting Small incrNP...
[12/09 15:37:49   1538s] User Input Parameters:
[12/09 15:37:49   1538s] - Congestion Driven    : Off
[12/09 15:37:49   1538s] - Timing Driven        : Off
[12/09 15:37:49   1538s] - Area-Violation Based : Off
[12/09 15:37:49   1538s] - Start Rollback Level : -5
[12/09 15:37:49   1538s] - Legalized            : On
[12/09 15:37:49   1538s] - Window Based         : Off
[12/09 15:37:49   1538s] - eDen incr mode       : Off
[12/09 15:37:49   1538s] - Small incr mode      : On
[12/09 15:37:49   1538s] 
[12/09 15:37:49   1538s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3184.7M, EPOCH TIME: 1670621869.709262
[12/09 15:37:49   1538s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.080, REAL:0.130, MEM:3184.7M, EPOCH TIME: 1670621869.839461
[12/09 15:37:49   1538s] default core: bins with density > 0.750 = 99.69 % ( 1595 / 1600 )
[12/09 15:37:49   1538s] Density distribution unevenness ratio = 1.300%
[12/09 15:37:49   1538s] cost 1.000000, thresh 1.000000
[12/09 15:37:49   1538s] Skipped incrNP (cpu=0:00:00.1, real=0:00:00.0, mem=3184.7M)
[12/09 15:37:49   1538s] End of Small incrNP (cpu=0:00:00.1, real=0:00:00.0)
[12/09 15:37:49   1538s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3184.7M, EPOCH TIME: 1670621869.839776
[12/09 15:37:49   1538s] Starting refinePlace ...
[12/09 15:37:49   1538s] Default power domain name = toplevel_498
[12/09 15:37:49   1538s] .One DDP V2 for no tweak run.
[12/09 15:37:50   1539s] Default power domain name = toplevel_498
[12/09 15:37:50   1539s] .  Spread Effort: high, pre-route mode, useDDP on.
[12/09 15:37:50   1539s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:01.0, mem=3228.9MB) @(0:25:39 - 0:25:39).
[12/09 15:37:50   1539s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/09 15:37:50   1539s] wireLenOptFixPriorityInst 30701 inst fixed
[12/09 15:37:51   1540s] 
[12/09 15:37:51   1540s] Running Spiral MT with 4 threads  fetchWidth=400 
[12/09 15:37:56   1543s] Move report: legalization moves 9 insts, mean move: 2.16 um, max move: 4.00 um spiral
[12/09 15:37:56   1543s] 	Max move on inst (vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/FE_OFC781_n524000): (416.40, 494.00) --> (418.40, 492.00)
[12/09 15:37:56   1543s] [CPU] RefinePlace/Spiral (cpu=0:00:00.9, real=0:00:02.0)
[12/09 15:37:56   1543s] [CPU] RefinePlace/Commit (cpu=0:00:02.1, real=0:00:03.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:02.1, real=0:00:03.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/09 15:37:56   1543s] [CPU] RefinePlace/Legalization (cpu=0:00:03.8, real=0:00:06.0, mem=3230.4MB) @(0:25:39 - 0:25:43).
[12/09 15:37:56   1543s] Move report: Detail placement moves 9 insts, mean move: 2.16 um, max move: 4.00 um 
[12/09 15:37:56   1543s] 	Max move on inst (vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/FE_OFC781_n524000): (416.40, 494.00) --> (418.40, 492.00)
[12/09 15:37:56   1543s] 	Runtime: CPU: 0:00:04.5 REAL: 0:00:07.0 MEM: 3230.4MB
[12/09 15:37:56   1543s] Statistics of distance of Instance movement in refine placement:
[12/09 15:37:56   1543s]   maximum (X+Y) =         4.00 um
[12/09 15:37:56   1543s]   inst (vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/FE_OFC781_n524000) with max move: (416.4, 494) -> (418.4, 492)
[12/09 15:37:56   1543s]   mean    (X+Y) =         2.16 um
[12/09 15:37:56   1543s] Summary Report:
[12/09 15:37:56   1543s] Instances move: 9 (out of 153631 movable)
[12/09 15:37:56   1543s] Instances flipped: 0
[12/09 15:37:56   1543s] Mean displacement: 2.16 um
[12/09 15:37:56   1543s] Max displacement: 4.00 um (Instance: vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/FE_OFC781_n524000) (416.4, 494) -> (418.4, 492)
[12/09 15:37:56   1543s] 	Length: 4 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: BUFX1MA10TR
[12/09 15:37:56   1543s] Total instances moved : 9
[12/09 15:37:56   1543s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:4.567, REAL:6.718, MEM:3230.4M, EPOCH TIME: 1670621876.558072
[12/09 15:37:56   1543s] Total net bbox length = 2.646e+06 (1.432e+06 1.215e+06) (ext = 2.003e+04)
[12/09 15:37:56   1543s] Runtime: CPU: 0:00:05.0 REAL: 0:00:07.0 MEM: 3230.4MB
[12/09 15:37:56   1543s] [CPU] RefinePlace/total (cpu=0:00:05.0, real=0:00:07.0, mem=3230.4MB) @(0:25:38 - 0:25:43).
[12/09 15:37:56   1543s] *** Finished refinePlace (0:25:44 mem=3230.4M) ***
[12/09 15:37:56   1543s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1318001.9
[12/09 15:37:56   1543s] OPERPROF:   Finished RefinePlace at level 2, CPU:5.104, REAL:7.472, MEM:3230.4M, EPOCH TIME: 1670621876.746254
[12/09 15:37:56   1543s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3230.4M, EPOCH TIME: 1670621876.746288
[12/09 15:37:56   1543s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.031, REAL:0.061, MEM:3175.4M, EPOCH TIME: 1670621876.807055
[12/09 15:37:56   1543s] OPERPROF: Finished RefinePlace2 at level 1, CPU:5.483, REAL:7.964, MEM:3175.4M, EPOCH TIME: 1670621876.807187
[12/09 15:37:56   1543s] **INFO: Flow update: Design timing is met.
[12/09 15:37:56   1543s] **INFO: Flow update: Design timing is met.
[12/09 15:37:57   1543s] OPERPROF: Starting checkPlace at level 1, MEM:3175.4M, EPOCH TIME: 1670621877.203436
[12/09 15:37:57   1543s] z: 2, totalTracks: 1
[12/09 15:37:57   1543s] z: 4, totalTracks: 1
[12/09 15:37:57   1543s] z: 6, totalTracks: 1
[12/09 15:37:57   1543s] z: 8, totalTracks: 1
[12/09 15:37:57   1543s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3175.4M, EPOCH TIME: 1670621877.293283
[12/09 15:37:57   1544s] 
[12/09 15:37:57   1544s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/09 15:37:57   1544s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.186, REAL:0.187, MEM:3175.4M, EPOCH TIME: 1670621877.480559
[12/09 15:37:57   1544s] Begin checking placement ... (start mem=3175.4M, init mem=3175.4M)
[12/09 15:37:57   1544s] 
[12/09 15:37:57   1544s] Running CheckPlace using 4 threads!...
[12/09 15:37:59   1547s] 
[12/09 15:37:59   1547s] ...checkPlace MT is done!
[12/09 15:37:59   1547s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3179.4M, EPOCH TIME: 1670621879.271415
[12/09 15:37:59   1547s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.078, REAL:0.121, MEM:3179.4M, EPOCH TIME: 1670621879.392273
[12/09 15:37:59   1547s] *info: Placed = 165989         (Fixed = 12358)
[12/09 15:37:59   1547s] *info: Unplaced = 0           
[12/09 15:37:59   1547s] Placement Density:94.78%(593230/625920)
[12/09 15:37:59   1547s] Placement Density (including fixed std cells):94.89%(607310/640000)
[12/09 15:37:59   1547s] All LLGs are deleted
[12/09 15:37:59   1547s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3179.4M, EPOCH TIME: 1670621879.476486
[12/09 15:37:59   1547s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.059, REAL:0.085, MEM:3179.4M, EPOCH TIME: 1670621879.561554
[12/09 15:37:59   1547s] Finished checkPlace (total: cpu=0:00:03.5, real=0:00:02.0; vio checks: cpu=0:00:03.1, real=0:00:02.0; mem=3179.4M)
[12/09 15:37:59   1547s] OPERPROF: Finished checkPlace at level 1, CPU:3.515, REAL:2.383, MEM:3179.4M, EPOCH TIME: 1670621879.586025
[12/09 15:37:59   1547s] #optDebug: fT-D <X 1 0 0 0>
[12/09 15:37:59   1547s] Register exp ratio and priority group on 0 nets on 155012 nets : 
[12/09 15:38:01   1548s] 
[12/09 15:38:01   1548s] Active setup views:
[12/09 15:38:01   1548s]  slowView
[12/09 15:38:01   1548s]   Dominating endpoints: 0
[12/09 15:38:01   1548s]   Dominating TNS: -0.000
[12/09 15:38:01   1548s] 
[12/09 15:38:02   1549s] Extraction called for design 'toplevel_498' of instances=165989 and nets=157494 using extraction engine 'preRoute' .
[12/09 15:38:02   1549s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/09 15:38:02   1549s] Type 'man IMPEXT-3530' for more detail.
[12/09 15:38:02   1549s] PreRoute RC Extraction called for design toplevel_498.
[12/09 15:38:02   1549s] RC Extraction called in multi-corner(1) mode.
[12/09 15:38:02   1549s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/09 15:38:02   1549s] Type 'man IMPEXT-6197' for more detail.
[12/09 15:38:02   1549s] RCMode: PreRoute
[12/09 15:38:02   1549s]       RC Corner Indexes            0   
[12/09 15:38:02   1549s] Capacitance Scaling Factor   : 1.00000 
[12/09 15:38:02   1549s] Resistance Scaling Factor    : 1.00000 
[12/09 15:38:02   1549s] Clock Cap. Scaling Factor    : 1.00000 
[12/09 15:38:02   1549s] Clock Res. Scaling Factor    : 1.00000 
[12/09 15:38:02   1549s] Shrink Factor                : 1.00000
[12/09 15:38:02   1549s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/09 15:38:03   1549s] **WARN: (IMPEXT-7040):	A vertical wire, passing through or close to location (4000000,0), lies outside of design boundary. Correct the wire routing and rerun extraction.
[12/09 15:38:03   1550s] LayerId::1 widthSet size::1
[12/09 15:38:03   1550s] LayerId::2 widthSet size::1
[12/09 15:38:03   1550s] LayerId::3 widthSet size::1
[12/09 15:38:03   1550s] LayerId::4 widthSet size::1
[12/09 15:38:03   1550s] LayerId::5 widthSet size::1
[12/09 15:38:03   1550s] LayerId::6 widthSet size::1
[12/09 15:38:03   1550s] LayerId::7 widthSet size::1
[12/09 15:38:03   1550s] LayerId::8 widthSet size::1
[12/09 15:38:03   1550s] LayerId::9 widthSet size::1
[12/09 15:38:03   1550s] Updating RC grid for preRoute extraction ...
[12/09 15:38:03   1550s] eee: pegSigSF::1.070000
[12/09 15:38:03   1550s] Initializing multi-corner resistance tables ...
[12/09 15:38:03   1550s] eee: l::1 avDens::0.107317 usedTrk::17600.000150 availTrk::164000.000000 sigTrk::17600.000150
[12/09 15:38:03   1550s] eee: l::2 avDens::0.295013 usedTrk::47202.067491 availTrk::160000.000000 sigTrk::47202.067491
[12/09 15:38:03   1550s] eee: l::3 avDens::0.393443 usedTrk::62990.235003 availTrk::160100.000000 sigTrk::62990.235003
[12/09 15:38:03   1550s] eee: l::4 avDens::0.197195 usedTrk::31570.909938 availTrk::160100.000000 sigTrk::31570.909938
[12/09 15:38:03   1550s] eee: l::5 avDens::0.165620 usedTrk::26664.804968 availTrk::161000.000000 sigTrk::26664.804968
[12/09 15:38:03   1550s] eee: l::6 avDens::0.039190 usedTrk::3981.658496 availTrk::101600.000000 sigTrk::3981.658496
[12/09 15:38:03   1550s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/09 15:38:03   1550s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/09 15:38:03   1550s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/09 15:38:03   1550s] {RT default_rc_corner 0 6 6 0}
[12/09 15:38:03   1550s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.288430 ; uaWl: 1.000000 ; uaWlH: 0.361438 ; aWlH: 0.000000 ; Pmax: 0.859700 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 81 ; 
[12/09 15:38:05   1551s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.5  Real Time: 0:00:03.0  MEM: 3264.750M)
[12/09 15:38:05   1551s] Starting delay calculation for Setup views
[12/09 15:38:05   1551s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/09 15:38:05   1551s] #################################################################################
[12/09 15:38:05   1551s] # Design Stage: PreRoute
[12/09 15:38:05   1551s] # Design Name: toplevel_498
[12/09 15:38:05   1551s] # Design Mode: 90nm
[12/09 15:38:05   1551s] # Analysis Mode: MMMC Non-OCV 
[12/09 15:38:05   1551s] # Parasitics Mode: No SPEF/RCDB 
[12/09 15:38:05   1551s] # Signoff Settings: SI Off 
[12/09 15:38:05   1551s] #################################################################################
[12/09 15:38:09   1557s] Topological Sorting (REAL = 0:00:00.0, MEM = 3262.8M, InitMEM = 3262.8M)
[12/09 15:38:12   1558s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'slowView'
[12/09 15:38:12   1559s] Calculate delays in BcWc mode...
[12/09 15:38:12   1559s] Start delay calculation (fullDC) (4 T). (MEM=3262.75)
[12/09 15:38:13   1560s] End AAE Lib Interpolated Model. (MEM=3276.27 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/09 15:38:30   1590s] Total number of fetched objects 155031
[12/09 15:38:31   1591s] End Timing Check Calculation. (CPU Time=0:00:00.8, Real Time=0:00:01.0)
[12/09 15:38:31   1591s] End delay calculation. (MEM=3312.03 CPU=0:00:26.2 REAL=0:00:14.0)
[12/09 15:38:31   1591s] End delay calculation (fullDC). (MEM=3312.03 CPU=0:00:32.0 REAL=0:00:19.0)
[12/09 15:38:31   1591s] *** CDM Built up (cpu=0:00:39.4  real=0:00:26.0  mem= 3312.0M) ***
[12/09 15:38:35   1595s] *** Done Building Timing Graph (cpu=0:00:43.8 real=0:00:30.0 totSessionCpu=0:26:35 mem=3343.0M)
[12/09 15:38:37   1596s] Reported timing to dir ./timingReports
[12/09 15:38:37   1596s] **optDesign ... cpu = 0:06:29, real = 0:06:49, mem = 2747.5M, totSessionCpu=0:26:37 **
[12/09 15:38:37   1596s] All LLGs are deleted
[12/09 15:38:37   1596s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3164.0M, EPOCH TIME: 1670621917.556114
[12/09 15:38:37   1596s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:3164.0M, EPOCH TIME: 1670621917.556988
[12/09 15:38:37   1597s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3164.0M, EPOCH TIME: 1670621917.620791
[12/09 15:38:37   1597s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3164.0M, EPOCH TIME: 1670621917.635528
[12/09 15:38:37   1597s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3164.0M, EPOCH TIME: 1670621917.659100
[12/09 15:38:37   1597s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.009, REAL:0.053, MEM:3165.0M, EPOCH TIME: 1670621917.712027
[12/09 15:38:37   1597s] Fast DP-INIT is on for default
[12/09 15:38:37   1597s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.073, REAL:0.181, MEM:3165.0M, EPOCH TIME: 1670621917.816085
[12/09 15:38:37   1597s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.142, REAL:0.348, MEM:3165.0M, EPOCH TIME: 1670621917.968476
[12/09 15:38:56   1612s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | default |  CLOCK  |
+--------------------+---------+---------+---------+
|           WNS (ns):| 28.584  | 28.584  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |   N/A   |
|          All Paths:|  32088  |  32088  |   N/A   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 94.777%
Routing Overflow: 0.03% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:06:45, real = 0:07:08, mem = 2765.7M, totSessionCpu=0:26:52 **
[12/09 15:38:56   1612s] 
[12/09 15:38:56   1612s] TimeStamp Deleting Cell Server Begin ...
[12/09 15:38:56   1612s] Deleting Lib Analyzer.
[12/09 15:38:56   1612s] 
[12/09 15:38:56   1612s] TimeStamp Deleting Cell Server End ...
[12/09 15:38:56   1612s] *** Finished optDesign ***
[12/09 15:38:56   1612s] 
[12/09 15:38:56   1612s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:08:23 real=  0:08:51)
[12/09 15:38:56   1612s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:11.4 real=0:00:15.7)
[12/09 15:38:56   1612s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=  0:01:55 real=  0:02:25)
[12/09 15:38:56   1612s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=  0:01:03 real=0:00:51.9)
[12/09 15:38:56   1612s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/09 15:38:57   1612s] Info: pop threads available for lower-level modules during optimization.
[12/09 15:38:57   1612s] Info: Destroy the CCOpt slew target map.
[12/09 15:38:57   1612s] clean pInstBBox. size 0
[12/09 15:38:57   1612s] Set place::cacheFPlanSiteMark to 0
[12/09 15:38:57   1612s] All LLGs are deleted
[12/09 15:38:57   1612s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3164.0M, EPOCH TIME: 1670621937.114204
[12/09 15:38:57   1612s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.003, REAL:0.004, MEM:3164.0M, EPOCH TIME: 1670621937.117711
[12/09 15:38:57   1612s] 
[12/09 15:38:57   1612s] *** Summary of all messages that are not suppressed in this session:
[12/09 15:38:57   1612s] Severity  ID               Count  Summary                                  
[12/09 15:38:57   1612s] WARNING   IMPEXT-6197          5  The Cap table file is not specified. Thi...
[12/09 15:38:57   1612s] WARNING   IMPEXT-7040          3  A %s wire, passing through or close to l...
[12/09 15:38:57   1612s] WARNING   IMPEXT-3530          5  The process node is not set. Use the com...
[12/09 15:38:57   1612s] WARNING   IMPSP-5140           3  Global net connect rules have not been c...
[12/09 15:38:57   1612s] WARNING   IMPSP-315            3  Found %d instances insts with no PG Term...
[12/09 15:38:57   1612s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/09 15:38:57   1612s] WARNING   IMPSP-2035           6  Cell-to-preRoute spacing and short viola...
[12/09 15:38:57   1612s] WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
[12/09 15:38:57   1612s] WARNING   IMPOPT-665          16  %s : Net has unplaced terms or is connec...
[12/09 15:38:57   1612s] WARNING   IMPCCOPT-1285        8  The lib cell '%s' specified in %s %s. %s...
[12/09 15:38:57   1612s] WARNING   IMPCCOPT-1127        1  The skew group %s has been identified as...
[12/09 15:38:57   1612s] WARNING   IMPCCOPT-2248        1  Clock %s has a source defined at module ...
[12/09 15:38:57   1612s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[12/09 15:38:57   1612s] WARNING   IMPPSP-1003         17  Found use of '%s'. This will continue to...
[12/09 15:38:57   1612s] *** Message Summary: 71 warning(s), 0 error(s)
[12/09 15:38:57   1612s] 
[12/09 15:38:57   1612s] *** ccopt_design #1 [finish] : cpu/real = 0:15:38.8/0:14:53.0 (1.1), totSession cpu/real = 0:26:52.6/0:26:06.6 (1.0), mem = 3164.0M
[12/09 15:38:57   1612s] 
[12/09 15:38:57   1612s] =============================================================================================
[12/09 15:38:57   1612s]  Final TAT Report for ccopt_design #1                                           21.10-p004_1
[12/09 15:38:57   1612s] =============================================================================================
[12/09 15:38:57   1612s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/09 15:38:57   1612s] ---------------------------------------------------------------------------------------------
[12/09 15:38:57   1612s] [ InitOpt                ]      1   0:00:58.9  (   6.6 % )     0:01:31.6 /  0:01:28.4    1.0
[12/09 15:38:57   1612s] [ GlobalOpt              ]      1   0:00:15.0  (   1.7 % )     0:00:15.0 /  0:00:10.8    0.7
[12/09 15:38:57   1612s] [ DrvOpt                 ]      2   0:00:22.0  (   2.5 % )     0:00:22.0 /  0:00:23.0    1.0
[12/09 15:38:57   1612s] [ AreaOpt                ]      1   0:02:09.3  (  14.5 % )     0:02:21.1 /  0:01:51.7    0.8
[12/09 15:38:57   1612s] [ ViewPruning            ]      8   0:00:03.9  (   0.4 % )     0:00:03.9 /  0:00:03.0    0.8
[12/09 15:38:57   1612s] [ OptSummaryReport       ]      2   0:00:01.2  (   0.1 % )     0:00:52.1 /  0:00:58.6    1.1
[12/09 15:38:57   1612s] [ DrvReport              ]      2   0:00:11.2  (   1.3 % )     0:00:11.2 /  0:00:08.4    0.8
[12/09 15:38:57   1612s] [ CongRefineRouteType    ]      2   0:00:03.9  (   0.4 % )     0:00:03.9 /  0:00:03.4    0.9
[12/09 15:38:57   1612s] [ SlackTraversorInit     ]      4   0:00:05.6  (   0.6 % )     0:00:05.6 /  0:00:04.3    0.8
[12/09 15:38:57   1612s] [ CellServerInit         ]      2   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.0    0.8
[12/09 15:38:57   1612s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/09 15:38:57   1612s] [ PlacerInterfaceInit    ]      1   0:00:01.8  (   0.2 % )     0:00:01.8 /  0:00:02.0    1.1
[12/09 15:38:57   1612s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/09 15:38:57   1612s] [ ReportTranViolation    ]      2   0:00:02.7  (   0.3 % )     0:00:02.7 /  0:00:02.2    0.8
[12/09 15:38:57   1612s] [ ReportCapViolation     ]      2   0:00:01.8  (   0.2 % )     0:00:01.8 /  0:00:02.0    1.1
[12/09 15:38:57   1612s] [ ReportFanoutViolation  ]      2   0:00:02.0  (   0.2 % )     0:00:02.0 /  0:00:01.5    0.8
[12/09 15:38:57   1612s] [ CheckPlace             ]      1   0:00:02.4  (   0.3 % )     0:00:02.4 /  0:00:03.5    1.5
[12/09 15:38:57   1612s] [ IncrReplace            ]      1   0:00:08.1  (   0.9 % )     0:00:08.1 /  0:00:09.1    1.1
[12/09 15:38:57   1612s] [ RefinePlace            ]      2   0:00:19.7  (   2.2 % )     0:00:19.7 /  0:00:13.6    0.7
[12/09 15:38:57   1612s] [ EarlyGlobalRoute       ]      6   0:00:39.2  (   4.4 % )     0:00:39.2 /  0:00:37.8    1.0
[12/09 15:38:57   1612s] [ DetailRoute            ]      1   0:01:41.9  (  11.4 % )     0:01:41.9 /  0:03:15.0    1.9
[12/09 15:38:57   1612s] [ ExtractRC              ]      5   0:00:09.2  (   1.0 % )     0:00:09.2 /  0:00:06.8    0.7
[12/09 15:38:57   1612s] [ TimingUpdate           ]      4   0:00:16.5  (   1.8 % )     0:01:07.7 /  0:01:30.5    1.3
[12/09 15:38:57   1612s] [ FullDelayCalc          ]      4   0:01:20.9  (   9.1 % )     0:01:20.9 /  0:02:02.5    1.5
[12/09 15:38:57   1612s] [ TimingReport           ]      2   0:00:01.1  (   0.1 % )     0:00:01.1 /  0:00:01.4    1.3
[12/09 15:38:57   1612s] [ GenerateReports        ]      1   0:00:01.9  (   0.2 % )     0:00:01.9 /  0:00:01.6    0.8
[12/09 15:38:57   1612s] [ MISC                   ]          0:05:52.8  (  39.5 % )     0:05:52.8 /  0:05:22.1    0.9
[12/09 15:38:57   1612s] ---------------------------------------------------------------------------------------------
[12/09 15:38:57   1612s]  ccopt_design #1 TOTAL              0:14:53.0  ( 100.0 % )     0:14:53.0 /  0:15:38.8    1.1
[12/09 15:38:57   1612s] ---------------------------------------------------------------------------------------------
[12/09 15:38:57   1612s] 
[12/09 15:38:57   1612s] #% End ccopt_design (date=12/09 15:38:57, total cpu=0:15:40, real=0:14:54, peak res=3031.4M, current mem=2713.0M)
[12/09 15:38:57   1612s] <CMD> optDesign -postCTS
[12/09 15:38:57   1612s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2713.0M, totSessionCpu=0:26:53 **
[12/09 15:38:57   1612s] **WARN: (IMPOPT-576):	16 nets have unplaced terms. 
[12/09 15:38:57   1612s] **INFO: User settings:
[12/09 15:38:57   1612s] setDesignMode -topRoutingLayer               M6
[12/09 15:38:57   1612s] setExtractRCMode -engine                     preRoute
[12/09 15:38:57   1612s] setUsefulSkewMode -ecoRoute                  false
[12/09 15:38:57   1612s] setDelayCalMode -enable_high_fanout          true
[12/09 15:38:57   1612s] setDelayCalMode -engine                      aae
[12/09 15:38:57   1612s] setDelayCalMode -ignoreNetLoad               false
[12/09 15:38:57   1612s] setDelayCalMode -socv_accuracy_mode          low
[12/09 15:38:57   1612s] setOptMode -activeHoldViews                  { fastView }
[12/09 15:38:57   1612s] setOptMode -activeSetupViews                 { slowView }
[12/09 15:38:57   1612s] setOptMode -allEndPoints                     true
[12/09 15:38:57   1612s] setOptMode -autoSetupViews                   { slowView}
[12/09 15:38:57   1612s] setOptMode -autoTDGRSetupViews               { slowView}
[12/09 15:38:57   1612s] setOptMode -drcMargin                        0
[12/09 15:38:57   1612s] setOptMode -effort                           high
[12/09 15:38:57   1612s] setOptMode -fixDrc                           true
[12/09 15:38:57   1612s] setOptMode -fixFanoutLoad                    true
[12/09 15:38:57   1612s] setOptMode -fixHoldAllowSetupTnsDegrade      false
[12/09 15:38:57   1612s] setOptMode -leakagePowerEffort               none
[12/09 15:38:57   1612s] setOptMode -preserveAllSequential            false
[12/09 15:38:57   1612s] setOptMode -preserveAssertions               false
[12/09 15:38:57   1612s] setOptMode -setupTargetSlack                 0
[12/09 15:38:57   1612s] setPlaceMode -place_design_floorplan_mode    true
[12/09 15:38:57   1612s] setPlaceMode -place_global_clock_gate_aware  false
[12/09 15:38:57   1612s] setPlaceMode -place_global_cong_effort       high
[12/09 15:38:57   1612s] setPlaceMode -place_global_place_io_pins     false
[12/09 15:38:57   1612s] setPlaceMode -timingDriven                   true
[12/09 15:38:57   1612s] setAnalysisMode -analysisType                bcwc
[12/09 15:38:57   1612s] setAnalysisMode -checkType                   setup
[12/09 15:38:57   1612s] setAnalysisMode -clkSrcPath                  true
[12/09 15:38:57   1612s] setAnalysisMode -clockPropagation            sdcControl
[12/09 15:38:57   1612s] setRouteMode -earlyGlobalMaxRouteLayer       6
[12/09 15:38:57   1612s] setRouteMode -earlyGlobalMinRouteLayer       2
[12/09 15:38:57   1612s] 
[12/09 15:38:57   1612s] 
[12/09 15:38:57   1612s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/09 15:38:57   1612s] Summary for sequential cells identification: 
[12/09 15:38:57   1612s]   Identified SBFF number: 148
[12/09 15:38:57   1612s]   Identified MBFF number: 0
[12/09 15:38:57   1612s]   Identified SB Latch number: 0
[12/09 15:38:57   1612s]   Identified MB Latch number: 0
[12/09 15:38:57   1612s]   Not identified SBFF number: 0
[12/09 15:38:57   1612s]   Not identified MBFF number: 0
[12/09 15:38:57   1612s]   Not identified SB Latch number: 0
[12/09 15:38:57   1612s]   Not identified MB Latch number: 0
[12/09 15:38:57   1612s]   Number of sequential cells which are not FFs: 106
[12/09 15:38:57   1613s]  Visiting view : slowView
[12/09 15:38:57   1613s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/09 15:38:57   1613s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/09 15:38:57   1613s]  Visiting view : fastView
[12/09 15:38:57   1613s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/09 15:38:57   1613s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/09 15:38:57   1613s] TLC MultiMap info (StdDelay):
[12/09 15:38:57   1613s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/09 15:38:57   1613s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/09 15:38:57   1613s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/09 15:38:57   1613s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/09 15:38:57   1613s]  Setting StdDelay to: 15.6ps
[12/09 15:38:57   1613s] 
[12/09 15:38:57   1613s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/09 15:38:57   1613s] info: unfix 1 clock instance placement location
[12/09 15:38:57   1613s] info: this clock instance will be remarked as fixed at the end of optimiztion
[12/09 15:38:57   1613s] Need call spDPlaceInit before registerPrioInstLoc.
[12/09 15:38:57   1613s] [EEQ-INFO] #EEQ #Cell
[12/09 15:38:57   1613s] [EEQ-INFO] 1    868
[12/09 15:38:57   1613s] [EEQ-INFO] Opt(LEF/DEF) master EEQ cnt: 868(868)
[12/09 15:38:57   1613s] *** optDesign #2 [begin] : totSession cpu/real = 0:26:53.0/0:26:07.2 (1.0), mem = 3118.0M
[12/09 15:38:57   1613s] *** InitOpt #3 [begin] : totSession cpu/real = 0:26:53.0/0:26:07.2 (1.0), mem = 3118.0M
[12/09 15:38:57   1613s] GigaOpt running with 4 threads.
[12/09 15:38:57   1613s] Info: 4 threads available for lower-level modules during optimization.
[12/09 15:38:57   1613s] OPERPROF: Starting DPlace-Init at level 1, MEM:3118.0M, EPOCH TIME: 1670621937.856154
[12/09 15:38:57   1613s] z: 2, totalTracks: 1
[12/09 15:38:57   1613s] z: 4, totalTracks: 1
[12/09 15:38:57   1613s] z: 6, totalTracks: 1
[12/09 15:38:57   1613s] z: 8, totalTracks: 1
[12/09 15:38:57   1613s] #spOpts: VtWidth mergeVia=F 
[12/09 15:38:57   1613s] All LLGs are deleted
[12/09 15:38:57   1613s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3118.0M, EPOCH TIME: 1670621937.945876
[12/09 15:38:57   1613s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:3118.0M, EPOCH TIME: 1670621937.946765
[12/09 15:38:58   1613s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3118.0M, EPOCH TIME: 1670621938.011124
[12/09 15:38:58   1613s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3118.0M, EPOCH TIME: 1670621938.017212
[12/09 15:38:58   1613s] Core basic site is TSMC65ADV10TSITE
[12/09 15:38:58   1613s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3118.0M, EPOCH TIME: 1670621938.028712
[12/09 15:38:58   1613s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.017, REAL:0.018, MEM:3126.7M, EPOCH TIME: 1670621938.046716
[12/09 15:38:58   1613s] Fast DP-INIT is on for default
[12/09 15:38:58   1613s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.081, REAL:0.112, MEM:3119.4M, EPOCH TIME: 1670621938.128966
[12/09 15:38:58   1613s] 
[12/09 15:38:58   1613s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/09 15:38:58   1613s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.149, REAL:0.239, MEM:3119.4M, EPOCH TIME: 1670621938.249820
[12/09 15:38:58   1613s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:01.0, mem=3119.4MB).
[12/09 15:38:58   1613s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.395, REAL:0.559, MEM:3119.4M, EPOCH TIME: 1670621938.415379
[12/09 15:38:58   1613s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3119.4M, EPOCH TIME: 1670621938.415768
[12/09 15:38:58   1613s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.028, REAL:0.043, MEM:3114.4M, EPOCH TIME: 1670621938.459157
[12/09 15:38:58   1613s] 
[12/09 15:38:58   1613s] Creating Lib Analyzer ...
[12/09 15:38:58   1613s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/09 15:38:58   1613s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/09 15:38:58   1613s] Total number of usable buffers from Lib Analyzer: 74 ( BUFX1MA10TR BUFX1BA10TR BUFX0P8MA10TR BUFX0P8BA10TR BUFX0P7MA10TR BUFX0P7BA10TR BUFHX1MA10TR BUFHX0P8MA10TR BUFHX0P7MA10TR BUFX2MA10TR BUFX2BA10TR BUFX1P7MA10TR BUFX1P7BA10TR BUFX1P4MA10TR BUFX1P4BA10TR BUFX1P2MA10TR BUFX1P2BA10TR BUFHX1P7MA10TR BUFHX1P4MA10TR BUFHX1P2MA10TR BUFX3MA10TR BUFX3BA10TR BUFX2P5MA10TR BUFX2P5BA10TR BUFHX2MA10TR FRICGX1BA10TR FRICGX0P8BA10TR FRICGX0P7BA10TR FRICGX0P6BA10TR FRICGX0P5BA10TR BUFHX3MA10TR BUFHX2P5MA10TR FRICGX2BA10TR FRICGX1P7BA10TR FRICGX1P4BA10TR FRICGX1P2BA10TR BUFX4MA10TR BUFX4BA10TR BUFX3P5MA10TR BUFX3P5BA10TR FRICGX3BA10TR FRICGX2P5BA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFHX3P5MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR FRICGX4BA10TR FRICGX3P5BA10TR BUFHX6MA10TR FRICGX5BA10TR BUFX7P5MA10TR BUFX7P5BA10TR FRICGX6BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR FRICGX7P5BA10TR BUFX11MA10TR BUFX11BA10TR BUFHX9MA10TR FRICGX9BA10TR BUFX13MA10TR BUFX13BA10TR BUFHX11MA10TR FRICGX11BA10TR FRICGX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX13MA10TR FRICGX16BA10TR BUFHX16MA10TR)
[12/09 15:38:58   1613s] Total number of usable inverters from Lib Analyzer: 40 ( INVX1MA10TR INVX1BA10TR INVX0P8MA10TR INVX0P8BA10TR INVX0P7MA10TR INVX0P7BA10TR INVX0P6MA10TR INVX0P6BA10TR INVX0P5MA10TR INVX0P5BA10TR INVX2MA10TR INVX2BA10TR INVX1P7MA10TR INVX1P7BA10TR INVX1P4MA10TR INVX1P4BA10TR INVX1P2MA10TR INVX1P2BA10TR INVX3MA10TR INVX3BA10TR INVX2P5MA10TR INVX2P5BA10TR INVX4MA10TR INVX4BA10TR INVX3P5MA10TR INVX3P5BA10TR INVX5MA10TR INVX5BA10TR INVX6MA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9MA10TR INVX9BA10TR INVX11MA10TR INVX11BA10TR INVX13MA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/09 15:38:58   1613s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/09 15:38:58   1613s] 
[12/09 15:38:58   1613s] {RT default_rc_corner 0 6 6 0}
[12/09 15:39:01   1616s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:26:56 mem=3120.5M
[12/09 15:39:01   1616s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:26:56 mem=3120.5M
[12/09 15:39:01   1616s] Creating Lib Analyzer, finished. 
[12/09 15:39:01   1616s] **WARN: (IMPOPT-665):	gpio_pins[9] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 15:39:01   1616s] Type 'man IMPOPT-665' for more detail.
[12/09 15:39:01   1616s] **WARN: (IMPOPT-665):	gpio_pins[8] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 15:39:01   1616s] Type 'man IMPOPT-665' for more detail.
[12/09 15:39:01   1616s] **WARN: (IMPOPT-665):	gpio_pins[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 15:39:01   1616s] Type 'man IMPOPT-665' for more detail.
[12/09 15:39:01   1616s] **WARN: (IMPOPT-665):	gpio_pins[6] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 15:39:01   1616s] Type 'man IMPOPT-665' for more detail.
[12/09 15:39:01   1616s] **WARN: (IMPOPT-665):	gpio_pins[5] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 15:39:01   1616s] Type 'man IMPOPT-665' for more detail.
[12/09 15:39:01   1616s] **WARN: (IMPOPT-665):	gpio_pins[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 15:39:01   1616s] Type 'man IMPOPT-665' for more detail.
[12/09 15:39:01   1616s] **WARN: (IMPOPT-665):	gpio_pins[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 15:39:01   1616s] Type 'man IMPOPT-665' for more detail.
[12/09 15:39:01   1616s] **WARN: (IMPOPT-665):	gpio_pins[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 15:39:01   1616s] Type 'man IMPOPT-665' for more detail.
[12/09 15:39:01   1616s] **WARN: (IMPOPT-665):	gpio_pins[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 15:39:01   1616s] Type 'man IMPOPT-665' for more detail.
[12/09 15:39:01   1616s] **WARN: (IMPOPT-665):	gpio_pins[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 15:39:01   1616s] Type 'man IMPOPT-665' for more detail.
[12/09 15:39:01   1616s] **WARN: (IMPOPT-665):	external_qspi_pins[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 15:39:01   1616s] Type 'man IMPOPT-665' for more detail.
[12/09 15:39:01   1616s] **WARN: (IMPOPT-665):	external_qspi_pins[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 15:39:01   1616s] Type 'man IMPOPT-665' for more detail.
[12/09 15:39:01   1616s] **WARN: (IMPOPT-665):	external_qspi_pins[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 15:39:01   1616s] Type 'man IMPOPT-665' for more detail.
[12/09 15:39:01   1616s] **WARN: (IMPOPT-665):	external_qspi_pins[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 15:39:01   1616s] Type 'man IMPOPT-665' for more detail.
[12/09 15:39:01   1616s] **WARN: (IMPOPT-665):	external_qspi_ck_o : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 15:39:01   1616s] Type 'man IMPOPT-665' for more detail.
[12/09 15:39:01   1616s] **WARN: (IMPOPT-665):	external_qspi_cs_o : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 15:39:01   1616s] Type 'man IMPOPT-665' for more detail.
[12/09 15:39:01   1616s] **optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 2709.5M, totSessionCpu=0:26:56 **
[12/09 15:39:01   1616s] *** optDesign -postCTS ***
[12/09 15:39:01   1616s] DRC Margin: user margin 0.0; extra margin 0.2
[12/09 15:39:01   1616s] Hold Target Slack: user slack 0
[12/09 15:39:01   1616s] Setup Target Slack: user slack 0; extra slack 0.0
[12/09 15:39:01   1616s] setUsefulSkewMode -ecoRoute false
[12/09 15:39:02   1616s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3120.5M, EPOCH TIME: 1670621942.510137
[12/09 15:39:02   1616s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.100, REAL:0.184, MEM:3120.5M, EPOCH TIME: 1670621942.694623
[12/09 15:39:02   1616s] 
[12/09 15:39:02   1616s] TimeStamp Deleting Cell Server Begin ...
[12/09 15:39:02   1616s] Deleting Lib Analyzer.
[12/09 15:39:02   1616s] 
[12/09 15:39:02   1616s] TimeStamp Deleting Cell Server End ...
[12/09 15:39:02   1616s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/09 15:39:02   1616s] 
[12/09 15:39:02   1616s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/09 15:39:02   1616s] Summary for sequential cells identification: 
[12/09 15:39:02   1616s]   Identified SBFF number: 148
[12/09 15:39:02   1616s]   Identified MBFF number: 0
[12/09 15:39:02   1616s]   Identified SB Latch number: 0
[12/09 15:39:02   1616s]   Identified MB Latch number: 0
[12/09 15:39:02   1616s]   Not identified SBFF number: 0
[12/09 15:39:02   1616s]   Not identified MBFF number: 0
[12/09 15:39:02   1616s]   Not identified SB Latch number: 0
[12/09 15:39:02   1616s]   Not identified MB Latch number: 0
[12/09 15:39:02   1616s]   Number of sequential cells which are not FFs: 106
[12/09 15:39:02   1616s]  Visiting view : slowView
[12/09 15:39:02   1616s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/09 15:39:02   1616s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/09 15:39:02   1616s]  Visiting view : fastView
[12/09 15:39:02   1616s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/09 15:39:02   1616s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/09 15:39:02   1616s] TLC MultiMap info (StdDelay):
[12/09 15:39:02   1616s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/09 15:39:02   1616s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/09 15:39:02   1616s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/09 15:39:02   1616s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/09 15:39:02   1616s]  Setting StdDelay to: 15.6ps
[12/09 15:39:02   1616s] 
[12/09 15:39:02   1616s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/09 15:39:03   1617s] 
[12/09 15:39:03   1617s] TimeStamp Deleting Cell Server Begin ...
[12/09 15:39:03   1617s] 
[12/09 15:39:03   1617s] TimeStamp Deleting Cell Server End ...
[12/09 15:39:03   1617s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3120.5M, EPOCH TIME: 1670621943.594471
[12/09 15:39:03   1617s] All LLGs are deleted
[12/09 15:39:03   1617s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3120.5M, EPOCH TIME: 1670621943.594693
[12/09 15:39:03   1617s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.003, REAL:0.003, MEM:3120.5M, EPOCH TIME: 1670621943.597810
[12/09 15:39:03   1617s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.007, REAL:0.007, MEM:3114.5M, EPOCH TIME: 1670621943.601120
[12/09 15:39:03   1617s] Start to check current routing status for nets...
[12/09 15:39:05   1618s] All nets are already routed correctly.
[12/09 15:39:05   1618s] End to check current routing status for nets (mem=3114.5M)
[12/09 15:39:06   1618s] #optDebug: Start CG creation (mem=3143.1M)
[12/09 15:39:06   1618s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 2.000000 defLenToSkip 14.000000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 14.000000 
[12/09 15:39:06   1618s] (cpu=0:00:00.2, mem=3243.8M)
[12/09 15:39:06   1618s]  ...processing cgPrt (cpu=0:00:00.2, mem=3243.8M)
[12/09 15:39:06   1618s]  ...processing cgEgp (cpu=0:00:00.2, mem=3243.8M)
[12/09 15:39:06   1618s]  ...processing cgPbk (cpu=0:00:00.2, mem=3243.8M)
[12/09 15:39:06   1618s]  ...processing cgNrb(cpu=0:00:00.2, mem=3243.8M)
[12/09 15:39:06   1618s]  ...processing cgObs (cpu=0:00:00.2, mem=3243.8M)
[12/09 15:39:06   1618s]  ...processing cgCon (cpu=0:00:00.2, mem=3243.8M)
[12/09 15:39:06   1618s]  ...processing cgPdm (cpu=0:00:00.2, mem=3243.8M)
[12/09 15:39:06   1618s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=3243.8M)
[12/09 15:39:53   1658s] Compute RC Scale Done ...
[12/09 15:39:54   1658s] All LLGs are deleted
[12/09 15:39:54   1658s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3234.3M, EPOCH TIME: 1670621994.187262
[12/09 15:39:54   1658s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:3234.3M, EPOCH TIME: 1670621994.188131
[12/09 15:39:54   1658s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3234.3M, EPOCH TIME: 1670621994.313827
[12/09 15:39:54   1658s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3234.3M, EPOCH TIME: 1670621994.322858
[12/09 15:39:54   1658s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3234.3M, EPOCH TIME: 1670621994.341824
[12/09 15:39:54   1658s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.016, REAL:0.027, MEM:3234.3M, EPOCH TIME: 1670621994.369017
[12/09 15:39:54   1658s] Fast DP-INIT is on for default
[12/09 15:39:54   1658s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.079, REAL:0.105, MEM:3234.3M, EPOCH TIME: 1670621994.428006
[12/09 15:39:54   1658s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.146, REAL:0.183, MEM:3234.3M, EPOCH TIME: 1670621994.496733
[12/09 15:40:05   1668s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 28.584  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  32088  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 94.777%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:56, real = 0:01:08, mem = 2765.3M, totSessionCpu=0:27:49 **
[12/09 15:40:05   1668s] *** InitOpt #3 [finish] : cpu/real = 0:00:55.6/0:01:07.8 (0.8), totSession cpu/real = 0:27:48.7/0:27:14.9 (1.0), mem = 3159.0M
[12/09 15:40:05   1668s] 
[12/09 15:40:05   1668s] =============================================================================================
[12/09 15:40:05   1668s]  Step TAT Report for InitOpt #3                                                 21.10-p004_1
[12/09 15:40:05   1668s] =============================================================================================
[12/09 15:40:05   1668s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/09 15:40:05   1668s] ---------------------------------------------------------------------------------------------
[12/09 15:40:05   1668s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/09 15:40:05   1668s] [ OptSummaryReport       ]      1   0:00:00.6  (   0.9 % )     0:00:11.5 /  0:00:10.4    0.9
[12/09 15:40:05   1668s] [ DrvReport              ]      1   0:00:02.7  (   4.0 % )     0:00:02.7 /  0:00:02.7    1.0
[12/09 15:40:05   1668s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[12/09 15:40:05   1668s] [ LibAnalyzerInit        ]      1   0:00:02.8  (   4.1 % )     0:00:02.8 /  0:00:02.5    0.9
[12/09 15:40:05   1668s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/09 15:40:05   1668s] [ SteinerInterfaceInit   ]      1   0:00:00.6  (   0.9 % )     0:00:00.6 /  0:00:00.3    0.5
[12/09 15:40:05   1668s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/09 15:40:05   1668s] [ TimingUpdate           ]      1   0:00:07.9  (  11.6 % )     0:00:07.9 /  0:00:06.8    0.9
[12/09 15:40:05   1668s] [ TimingReport           ]      1   0:00:00.3  (   0.4 % )     0:00:00.3 /  0:00:00.5    1.6
[12/09 15:40:05   1668s] [ MISC                   ]          0:00:52.8  (  77.9 % )     0:00:52.8 /  0:00:42.4    0.8
[12/09 15:40:05   1668s] ---------------------------------------------------------------------------------------------
[12/09 15:40:05   1668s]  InitOpt #3 TOTAL                   0:01:07.8  ( 100.0 % )     0:01:07.8 /  0:00:55.6    0.8
[12/09 15:40:05   1668s] ---------------------------------------------------------------------------------------------
[12/09 15:40:05   1668s] 
[12/09 15:40:05   1668s] ** INFO : this run is activating low effort ccoptDesign flow
[12/09 15:40:05   1668s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/09 15:40:05   1668s] ### Creating PhyDesignMc. totSessionCpu=0:27:49 mem=3159.0M
[12/09 15:40:05   1668s] OPERPROF: Starting DPlace-Init at level 1, MEM:3159.0M, EPOCH TIME: 1670622005.504753
[12/09 15:40:05   1668s] z: 2, totalTracks: 1
[12/09 15:40:05   1668s] z: 4, totalTracks: 1
[12/09 15:40:05   1668s] z: 6, totalTracks: 1
[12/09 15:40:05   1668s] z: 8, totalTracks: 1
[12/09 15:40:05   1668s] #spOpts: VtWidth mergeVia=F 
[12/09 15:40:05   1668s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3159.0M, EPOCH TIME: 1670622005.784357
[12/09 15:40:05   1668s] 
[12/09 15:40:05   1668s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/09 15:40:05   1668s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.097, REAL:0.100, MEM:3159.0M, EPOCH TIME: 1670622005.883951
[12/09 15:40:05   1668s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3159.0MB).
[12/09 15:40:05   1668s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.288, REAL:0.421, MEM:3159.0M, EPOCH TIME: 1670622005.925650
[12/09 15:40:06   1669s] TotalInstCnt at PhyDesignMc Initialization: 153,989
[12/09 15:40:06   1669s] ### Creating PhyDesignMc, finished. totSessionCpu=0:27:49 mem=3159.0M
[12/09 15:40:06   1669s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3159.0M, EPOCH TIME: 1670622006.440583
[12/09 15:40:06   1669s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.029, REAL:0.029, MEM:3159.0M, EPOCH TIME: 1670622006.469337
[12/09 15:40:06   1669s] TotalInstCnt at PhyDesignMc Destruction: 153,989
[12/09 15:40:07   1671s] #optDebug: fT-E <X 2 0 0 1>
[12/09 15:40:07   1671s] -congRepairInPostCTS false                 # bool, default=false, private
[12/09 15:40:10   1673s] 
[12/09 15:40:10   1673s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/09 15:40:10   1673s] Summary for sequential cells identification: 
[12/09 15:40:10   1673s]   Identified SBFF number: 148
[12/09 15:40:10   1673s]   Identified MBFF number: 0
[12/09 15:40:10   1673s]   Identified SB Latch number: 0
[12/09 15:40:10   1673s]   Identified MB Latch number: 0
[12/09 15:40:10   1673s]   Not identified SBFF number: 0
[12/09 15:40:10   1673s]   Not identified MBFF number: 0
[12/09 15:40:10   1673s]   Not identified SB Latch number: 0
[12/09 15:40:10   1673s]   Not identified MB Latch number: 0
[12/09 15:40:10   1673s]   Number of sequential cells which are not FFs: 106
[12/09 15:40:10   1673s]  Visiting view : slowView
[12/09 15:40:10   1673s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/09 15:40:10   1673s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/09 15:40:10   1673s]  Visiting view : fastView
[12/09 15:40:10   1673s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/09 15:40:10   1673s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/09 15:40:10   1673s] TLC MultiMap info (StdDelay):
[12/09 15:40:10   1673s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/09 15:40:10   1673s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/09 15:40:10   1673s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/09 15:40:10   1673s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/09 15:40:10   1673s]  Setting StdDelay to: 15.6ps
[12/09 15:40:10   1673s] 
[12/09 15:40:10   1673s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/09 15:40:10   1673s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -numThreads 4 -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 31.2
[12/09 15:40:10   1673s] Begin: GigaOpt Route Type Constraints Refinement
[12/09 15:40:10   1673s] *** CongRefineRouteType #3 [begin] : totSession cpu/real = 0:27:53.3/0:27:20.2 (1.0), mem = 3163.0M
[12/09 15:40:10   1673s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1318001.10
[12/09 15:40:10   1673s] ### Creating RouteCongInterface, started
[12/09 15:40:10   1673s] 
[12/09 15:40:10   1673s] Creating Lib Analyzer ...
[12/09 15:40:10   1673s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/09 15:40:10   1673s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/09 15:40:10   1673s] Total number of usable buffers from Lib Analyzer: 28 ( BUFX1MA10TR BUFHX1MA10TR BUFX2MA10TR BUFX2BA10TR BUFHX1P7MA10TR BUFX3MA10TR BUFX3BA10TR BUFHX3MA10TR BUFX4MA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR BUFHX6MA10TR BUFX7P5MA10TR BUFX7P5BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR BUFX11MA10TR BUFX11BA10TR BUFX13MA10TR BUFX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX16MA10TR)
[12/09 15:40:10   1673s] Total number of usable inverters from Lib Analyzer: 20 ( INVX1MA10TR INVX1BA10TR INVX0P8BA10TR INVX0P6BA10TR INVX2MA10TR INVX2BA10TR INVX1P7BA10TR INVX3MA10TR INVX3BA10TR INVX2P5BA10TR INVX4BA10TR INVX5BA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9BA10TR INVX11BA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/09 15:40:10   1673s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/09 15:40:10   1673s] 
[12/09 15:40:10   1673s] {RT default_rc_corner 0 6 6 0}
[12/09 15:40:12   1674s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:27:55 mem=3168.5M
[12/09 15:40:12   1674s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:27:55 mem=3168.5M
[12/09 15:40:12   1674s] Creating Lib Analyzer, finished. 
[12/09 15:40:12   1675s] ### Creating LA Mngr. totSessionCpu=0:27:55 mem=3168.5M
[12/09 15:40:12   1675s] ### Creating LA Mngr, finished. totSessionCpu=0:27:55 mem=3168.5M
[12/09 15:40:13   1675s] 
[12/09 15:40:13   1675s] #optDebug:  {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.8500} {6, 0.200, 0.6214} 
[12/09 15:40:13   1675s] 
[12/09 15:40:13   1675s] #optDebug: {0, 1.000}
[12/09 15:40:13   1675s] ### Creating RouteCongInterface, finished
[12/09 15:40:13   1675s] Updated routing constraints on 0 nets.
[12/09 15:40:13   1675s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1318001.10
[12/09 15:40:13   1675s] Bottom Preferred Layer:
[12/09 15:40:13   1675s] +-----------+------------+----------+
[12/09 15:40:13   1675s] |   Layer   |    CLK     |   Rule   |
[12/09 15:40:13   1675s] +-----------+------------+----------+
[12/09 15:40:13   1675s] | M3 (z=3)  |        359 | default  |
[12/09 15:40:13   1675s] +-----------+------------+----------+
[12/09 15:40:13   1675s] Via Pillar Rule:
[12/09 15:40:13   1675s]     None
[12/09 15:40:13   1675s] *** CongRefineRouteType #3 [finish] : cpu/real = 0:00:02.6/0:00:03.0 (0.9), totSession cpu/real = 0:27:55.9/0:27:23.1 (1.0), mem = 3168.5M
[12/09 15:40:13   1675s] 
[12/09 15:40:13   1675s] =============================================================================================
[12/09 15:40:13   1675s]  Step TAT Report for CongRefineRouteType #3                                     21.10-p004_1
[12/09 15:40:13   1675s] =============================================================================================
[12/09 15:40:13   1675s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/09 15:40:13   1675s] ---------------------------------------------------------------------------------------------
[12/09 15:40:13   1675s] [ LibAnalyzerInit        ]      1   0:00:01.9  (  62.4 % )     0:00:01.9 /  0:00:01.7    0.9
[12/09 15:40:13   1675s] [ RouteCongInterfaceInit ]      1   0:00:00.9  (  30.9 % )     0:00:02.8 /  0:00:02.4    0.9
[12/09 15:40:13   1675s] [ MISC                   ]          0:00:00.2  (   6.8 % )     0:00:00.2 /  0:00:00.2    1.0
[12/09 15:40:13   1675s] ---------------------------------------------------------------------------------------------
[12/09 15:40:13   1675s]  CongRefineRouteType #3 TOTAL       0:00:03.0  ( 100.0 % )     0:00:03.0 /  0:00:02.6    0.9
[12/09 15:40:13   1675s] ---------------------------------------------------------------------------------------------
[12/09 15:40:13   1675s] 
[12/09 15:40:13   1675s] End: GigaOpt Route Type Constraints Refinement
[12/09 15:40:13   1675s] *** Starting optimizing excluded clock nets MEM= 3168.5M) ***
[12/09 15:40:13   1675s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3168.5M) ***
[12/09 15:40:13   1675s] *** Starting optimizing excluded clock nets MEM= 3168.5M) ***
[12/09 15:40:13   1675s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3168.5M) ***
[12/09 15:40:14   1676s] Info: Done creating the CCOpt slew target map.
[12/09 15:40:14   1676s] Begin: GigaOpt high fanout net optimization
[12/09 15:40:14   1676s] GigaOpt HFN: use maxLocalDensity 1.2
[12/09 15:40:14   1676s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 4 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/09 15:40:14   1676s] *** DrvOpt #6 [begin] : totSession cpu/real = 0:27:56.2/0:27:23.7 (1.0), mem = 3168.5M
[12/09 15:40:14   1676s] Info: 15 top-level, potential tri-state nets excluded from IPO operation.
[12/09 15:40:14   1676s] Info: 359 nets with fixed/cover wires excluded.
[12/09 15:40:15   1676s] Info: 359 clock nets excluded from IPO operation.
[12/09 15:40:15   1676s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1318001.11
[12/09 15:40:15   1676s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/09 15:40:15   1676s] ### Creating PhyDesignMc. totSessionCpu=0:27:57 mem=3168.5M
[12/09 15:40:15   1676s] OPERPROF: Starting DPlace-Init at level 1, MEM:3168.5M, EPOCH TIME: 1670622015.324573
[12/09 15:40:15   1676s] z: 2, totalTracks: 1
[12/09 15:40:15   1676s] z: 4, totalTracks: 1
[12/09 15:40:15   1676s] z: 6, totalTracks: 1
[12/09 15:40:15   1676s] z: 8, totalTracks: 1
[12/09 15:40:15   1676s] #spOpts: VtWidth mergeVia=F 
[12/09 15:40:15   1676s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3168.5M, EPOCH TIME: 1670622015.518024
[12/09 15:40:15   1677s] 
[12/09 15:40:15   1677s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/09 15:40:15   1677s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.106, REAL:0.108, MEM:3168.5M, EPOCH TIME: 1670622015.625559
[12/09 15:40:15   1677s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3168.5MB).
[12/09 15:40:15   1677s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.303, REAL:0.347, MEM:3168.5M, EPOCH TIME: 1670622015.671162
[12/09 15:40:17   1678s] TotalInstCnt at PhyDesignMc Initialization: 153,989
[12/09 15:40:17   1678s] ### Creating PhyDesignMc, finished. totSessionCpu=0:27:59 mem=3168.5M
[12/09 15:40:17   1678s] ### Creating RouteCongInterface, started
[12/09 15:40:17   1679s] 
[12/09 15:40:17   1679s] #optDebug:  {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.7135} {6, 0.200, 0.4971} 
[12/09 15:40:17   1679s] 
[12/09 15:40:17   1679s] #optDebug: {0, 1.000}
[12/09 15:40:17   1679s] ### Creating RouteCongInterface, finished
[12/09 15:40:17   1679s] ### Creating LA Mngr. totSessionCpu=0:28:00 mem=3168.5M
[12/09 15:40:17   1679s] ### Creating LA Mngr, finished. totSessionCpu=0:28:00 mem=3168.5M
[12/09 15:40:21   1684s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/09 15:40:21   1684s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/09 15:40:21   1684s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/09 15:40:21   1684s] Total-nets :: 155012, Stn-nets :: 0, ratio :: 0 %
[12/09 15:40:21   1684s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3264.4M, EPOCH TIME: 1670622021.489712
[12/09 15:40:21   1684s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.026, REAL:0.027, MEM:3167.4M, EPOCH TIME: 1670622021.516363
[12/09 15:40:21   1684s] TotalInstCnt at PhyDesignMc Destruction: 153,989
[12/09 15:40:21   1684s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1318001.11
[12/09 15:40:21   1684s] *** DrvOpt #6 [finish] : cpu/real = 0:00:08.4/0:00:07.3 (1.1), totSession cpu/real = 0:28:04.5/0:27:31.0 (1.0), mem = 3167.4M
[12/09 15:40:21   1684s] 
[12/09 15:40:21   1684s] =============================================================================================
[12/09 15:40:21   1684s]  Step TAT Report for DrvOpt #6                                                  21.10-p004_1
[12/09 15:40:21   1684s] =============================================================================================
[12/09 15:40:21   1684s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/09 15:40:21   1684s] ---------------------------------------------------------------------------------------------
[12/09 15:40:21   1684s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/09 15:40:21   1684s] [ PlacerInterfaceInit    ]      1   0:00:01.7  (  23.8 % )     0:00:01.7 /  0:00:02.0    1.2
[12/09 15:40:21   1684s] [ RouteCongInterfaceInit ]      1   0:00:00.8  (  11.5 % )     0:00:00.8 /  0:00:00.7    0.8
[12/09 15:40:21   1684s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/09 15:40:21   1684s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.2
[12/09 15:40:21   1684s] [ MISC                   ]          0:00:04.7  (  64.3 % )     0:00:04.7 /  0:00:05.6    1.2
[12/09 15:40:21   1684s] ---------------------------------------------------------------------------------------------
[12/09 15:40:21   1684s]  DrvOpt #6 TOTAL                    0:00:07.3  ( 100.0 % )     0:00:07.3 /  0:00:08.4    1.1
[12/09 15:40:21   1684s] ---------------------------------------------------------------------------------------------
[12/09 15:40:21   1684s] 
[12/09 15:40:21   1684s] GigaOpt HFN: restore maxLocalDensity to 0.98
[12/09 15:40:21   1684s] End: GigaOpt high fanout net optimization
[12/09 15:40:26   1688s] Deleting Lib Analyzer.
[12/09 15:40:26   1688s] Begin: GigaOpt Global Optimization
[12/09 15:40:26   1688s] *info: use new DP (enabled)
[12/09 15:40:26   1688s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 4 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[12/09 15:40:27   1688s] Info: 15 top-level, potential tri-state nets excluded from IPO operation.
[12/09 15:40:27   1689s] Info: 359 nets with fixed/cover wires excluded.
[12/09 15:40:27   1689s] Info: 359 clock nets excluded from IPO operation.
[12/09 15:40:27   1689s] *** GlobalOpt #2 [begin] : totSession cpu/real = 0:28:09.2/0:27:37.2 (1.0), mem = 3171.8M
[12/09 15:40:27   1689s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1318001.12
[12/09 15:40:27   1689s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/09 15:40:27   1689s] ### Creating PhyDesignMc. totSessionCpu=0:28:09 mem=3171.8M
[12/09 15:40:27   1689s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/09 15:40:27   1689s] OPERPROF: Starting DPlace-Init at level 1, MEM:3171.8M, EPOCH TIME: 1670622027.776965
[12/09 15:40:27   1689s] z: 2, totalTracks: 1
[12/09 15:40:27   1689s] z: 4, totalTracks: 1
[12/09 15:40:27   1689s] z: 6, totalTracks: 1
[12/09 15:40:27   1689s] z: 8, totalTracks: 1
[12/09 15:40:27   1689s] #spOpts: VtWidth mergeVia=F 
[12/09 15:40:27   1689s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3171.8M, EPOCH TIME: 1670622027.948758
[12/09 15:40:28   1689s] 
[12/09 15:40:28   1689s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/09 15:40:28   1689s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.103, REAL:0.122, MEM:3171.8M, EPOCH TIME: 1670622028.070760
[12/09 15:40:28   1689s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=3171.8MB).
[12/09 15:40:28   1689s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.294, REAL:0.336, MEM:3171.8M, EPOCH TIME: 1670622028.112512
[12/09 15:40:29   1691s] TotalInstCnt at PhyDesignMc Initialization: 153,989
[12/09 15:40:29   1691s] ### Creating PhyDesignMc, finished. totSessionCpu=0:28:11 mem=3171.8M
[12/09 15:40:29   1691s] ### Creating RouteCongInterface, started
[12/09 15:40:29   1691s] 
[12/09 15:40:29   1691s] Creating Lib Analyzer ...
[12/09 15:40:29   1691s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/09 15:40:29   1691s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/09 15:40:29   1691s] Total number of usable buffers from Lib Analyzer: 28 ( BUFX1MA10TR BUFHX1MA10TR BUFX2MA10TR BUFX2BA10TR BUFHX1P7MA10TR BUFX3MA10TR BUFX3BA10TR BUFHX3MA10TR BUFX4MA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR BUFHX6MA10TR BUFX7P5MA10TR BUFX7P5BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR BUFX11MA10TR BUFX11BA10TR BUFX13MA10TR BUFX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX16MA10TR)
[12/09 15:40:29   1691s] Total number of usable inverters from Lib Analyzer: 20 ( INVX1MA10TR INVX1BA10TR INVX0P8BA10TR INVX0P6BA10TR INVX2MA10TR INVX2BA10TR INVX1P7BA10TR INVX3MA10TR INVX3BA10TR INVX2P5BA10TR INVX4BA10TR INVX5BA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9BA10TR INVX11BA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/09 15:40:29   1691s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/09 15:40:29   1691s] 
[12/09 15:40:29   1691s] {RT default_rc_corner 0 6 6 0}
[12/09 15:40:31   1692s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:28:13 mem=3171.8M
[12/09 15:40:31   1692s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:28:13 mem=3171.8M
[12/09 15:40:31   1692s] Creating Lib Analyzer, finished. 
[12/09 15:40:32   1693s] 
[12/09 15:40:32   1693s] #optDebug:  {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.8500} {6, 0.200, 0.6214} 
[12/09 15:40:32   1693s] 
[12/09 15:40:32   1693s] #optDebug: {0, 1.000}
[12/09 15:40:32   1693s] ### Creating RouteCongInterface, finished
[12/09 15:40:32   1693s] ### Creating LA Mngr. totSessionCpu=0:28:14 mem=3171.8M
[12/09 15:40:32   1693s] ### Creating LA Mngr, finished. totSessionCpu=0:28:14 mem=3171.8M
[12/09 15:40:36   1696s] Info: 15 top-level, potential tri-state nets excluded from IPO operation.
[12/09 15:40:36   1696s] *info: 359 clock nets excluded
[12/09 15:40:36   1696s] *info: 2 special nets excluded.
[12/09 15:40:36   1696s] *info: 1 external net with a tri-state driver excluded.
[12/09 15:40:36   1696s] *info: 14 multi-driver nets excluded.
[12/09 15:40:36   1696s] *info: 2480 no-driver nets excluded.
[12/09 15:40:36   1696s] *info: 359 nets with fixed/cover wires excluded.
[12/09 15:40:37   1697s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3360.7M, EPOCH TIME: 1670622037.850916
[12/09 15:40:37   1697s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.004, REAL:0.004, MEM:3360.7M, EPOCH TIME: 1670622037.855265
[12/09 15:40:38   1698s] Info: Begin MT loop @oiCellDelayCachingJob with 4 threads.
[12/09 15:40:39   1698s] Info: End MT loop @oiCellDelayCachingJob.
[12/09 15:40:40   1699s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[12/09 15:40:40   1700s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[12/09 15:40:40   1700s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[12/09 15:40:40   1700s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[12/09 15:40:40   1700s] |   0.000|   0.000|   94.78%|   0:00:00.0| 3376.7M|  slowView|       NA| NA                                                 |
[12/09 15:40:40   1700s] +--------+--------+---------+------------+--------+----------+---------+----------------------------------------------------+
[12/09 15:40:40   1700s] 
[12/09 15:40:40   1700s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=3376.7M) ***
[12/09 15:40:40   1700s] 
[12/09 15:40:40   1700s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=3376.7M) ***
[12/09 15:40:40   1700s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[12/09 15:40:41   1700s] Total-nets :: 155012, Stn-nets :: 0, ratio :: 0 %
[12/09 15:40:41   1700s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3265.7M, EPOCH TIME: 1670622041.042011
[12/09 15:40:41   1700s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.028, REAL:0.061, MEM:3164.7M, EPOCH TIME: 1670622041.103063
[12/09 15:40:41   1700s] TotalInstCnt at PhyDesignMc Destruction: 153,989
[12/09 15:40:41   1700s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1318001.12
[12/09 15:40:41   1700s] *** GlobalOpt #2 [finish] : cpu/real = 0:00:11.2/0:00:13.3 (0.8), totSession cpu/real = 0:28:20.5/0:27:50.6 (1.0), mem = 3164.7M
[12/09 15:40:41   1700s] 
[12/09 15:40:41   1700s] =============================================================================================
[12/09 15:40:41   1700s]  Step TAT Report for GlobalOpt #2                                               21.10-p004_1
[12/09 15:40:41   1700s] =============================================================================================
[12/09 15:40:41   1700s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/09 15:40:41   1700s] ---------------------------------------------------------------------------------------------
[12/09 15:40:41   1700s] [ SlackTraversorInit     ]      1   0:00:01.1  (   8.4 % )     0:00:01.1 /  0:00:01.1    1.0
[12/09 15:40:41   1700s] [ LibAnalyzerInit        ]      1   0:00:02.1  (  15.8 % )     0:00:02.1 /  0:00:01.6    0.8
[12/09 15:40:41   1700s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/09 15:40:41   1700s] [ PlacerInterfaceInit    ]      1   0:00:01.8  (  13.3 % )     0:00:01.8 /  0:00:02.0    1.1
[12/09 15:40:41   1700s] [ RouteCongInterfaceInit ]      1   0:00:00.9  (   6.5 % )     0:00:03.0 /  0:00:02.3    0.8
[12/09 15:40:41   1700s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/09 15:40:41   1700s] [ TransformInit          ]      1   0:00:05.2  (  39.0 % )     0:00:05.2 /  0:00:03.8    0.7
[12/09 15:40:41   1700s] [ MISC                   ]          0:00:02.3  (  17.0 % )     0:00:02.3 /  0:00:02.1    0.9
[12/09 15:40:41   1700s] ---------------------------------------------------------------------------------------------
[12/09 15:40:41   1700s]  GlobalOpt #2 TOTAL                 0:00:13.3  ( 100.0 % )     0:00:13.3 /  0:00:11.2    0.8
[12/09 15:40:41   1700s] ---------------------------------------------------------------------------------------------
[12/09 15:40:41   1700s] 
[12/09 15:40:41   1700s] End: GigaOpt Global Optimization
[12/09 15:40:41   1700s] *** Timing Is met
[12/09 15:40:41   1700s] *** Check timing (0:00:00.0)
[12/09 15:40:41   1700s] Deleting Lib Analyzer.
[12/09 15:40:41   1700s] GigaOpt Checkpoint: Internal reclaim -numThreads 4 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[12/09 15:40:41   1700s] Info: 15 top-level, potential tri-state nets excluded from IPO operation.
[12/09 15:40:41   1700s] Info: 359 nets with fixed/cover wires excluded.
[12/09 15:40:42   1701s] Info: 359 clock nets excluded from IPO operation.
[12/09 15:40:42   1701s] ### Creating LA Mngr. totSessionCpu=0:28:21 mem=3164.7M
[12/09 15:40:42   1701s] ### Creating LA Mngr, finished. totSessionCpu=0:28:21 mem=3164.7M
[12/09 15:40:42   1701s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/09 15:40:42   1701s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3164.7M, EPOCH TIME: 1670622042.594698
[12/09 15:40:42   1701s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.152, REAL:0.303, MEM:3164.7M, EPOCH TIME: 1670622042.898058
[12/09 15:40:48   1705s] **INFO: Flow update: Design timing is met.
[12/09 15:40:48   1705s] **INFO: Flow update: Design timing is met.
[12/09 15:40:49   1707s] GigaOpt Checkpoint: Internal reclaim -numThreads 4 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[12/09 15:40:49   1707s] Info: 15 top-level, potential tri-state nets excluded from IPO operation.
[12/09 15:40:50   1707s] Info: 359 nets with fixed/cover wires excluded.
[12/09 15:40:50   1707s] Info: 359 clock nets excluded from IPO operation.
[12/09 15:40:50   1707s] ### Creating LA Mngr. totSessionCpu=0:28:28 mem=3164.1M
[12/09 15:40:50   1707s] ### Creating LA Mngr, finished. totSessionCpu=0:28:28 mem=3164.1M
[12/09 15:40:50   1707s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/09 15:40:50   1707s] ### Creating PhyDesignMc. totSessionCpu=0:28:28 mem=3337.8M
[12/09 15:40:50   1707s] OPERPROF: Starting DPlace-Init at level 1, MEM:3337.8M, EPOCH TIME: 1670622050.404575
[12/09 15:40:50   1707s] z: 2, totalTracks: 1
[12/09 15:40:50   1707s] z: 4, totalTracks: 1
[12/09 15:40:50   1707s] z: 6, totalTracks: 1
[12/09 15:40:50   1707s] z: 8, totalTracks: 1
[12/09 15:40:50   1707s] #spOpts: VtWidth mergeVia=F 
[12/09 15:40:50   1707s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3337.8M, EPOCH TIME: 1670622050.551689
[12/09 15:40:50   1707s] 
[12/09 15:40:50   1707s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/09 15:40:50   1707s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.098, REAL:0.159, MEM:3337.8M, EPOCH TIME: 1670622050.710230
[12/09 15:40:50   1707s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3337.8MB).
[12/09 15:40:50   1707s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.284, REAL:0.347, MEM:3337.8M, EPOCH TIME: 1670622050.751334
[12/09 15:40:52   1709s] TotalInstCnt at PhyDesignMc Initialization: 153,989
[12/09 15:40:52   1709s] ### Creating PhyDesignMc, finished. totSessionCpu=0:28:30 mem=3369.8M
[12/09 15:40:52   1709s] Begin: Area Reclaim Optimization
[12/09 15:40:52   1709s] *** AreaOpt #2 [begin] : totSession cpu/real = 0:28:29.5/0:28:01.5 (1.0), mem = 3369.8M
[12/09 15:40:52   1709s] 
[12/09 15:40:52   1709s] Creating Lib Analyzer ...
[12/09 15:40:52   1709s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/09 15:40:52   1709s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/09 15:40:52   1709s] Total number of usable buffers from Lib Analyzer: 28 ( BUFX1MA10TR BUFHX1MA10TR BUFX2MA10TR BUFX2BA10TR BUFHX1P7MA10TR BUFX3MA10TR BUFX3BA10TR BUFHX3MA10TR BUFX4MA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR BUFHX6MA10TR BUFX7P5MA10TR BUFX7P5BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR BUFX11MA10TR BUFX11BA10TR BUFX13MA10TR BUFX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX16MA10TR)
[12/09 15:40:52   1709s] Total number of usable inverters from Lib Analyzer: 20 ( INVX1MA10TR INVX1BA10TR INVX0P8BA10TR INVX0P6BA10TR INVX2MA10TR INVX2BA10TR INVX1P7BA10TR INVX3MA10TR INVX3BA10TR INVX2P5BA10TR INVX4BA10TR INVX5BA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9BA10TR INVX11BA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/09 15:40:52   1709s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/09 15:40:52   1709s] 
[12/09 15:40:52   1709s] {RT default_rc_corner 0 6 6 0}
[12/09 15:40:53   1711s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:28:31 mem=3371.8M
[12/09 15:40:53   1711s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:28:31 mem=3371.8M
[12/09 15:40:53   1711s] Creating Lib Analyzer, finished. 
[12/09 15:40:53   1711s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1318001.13
[12/09 15:40:53   1711s] ### Creating RouteCongInterface, started
[12/09 15:40:54   1711s] 
[12/09 15:40:54   1711s] #optDebug:  {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.8500} {6, 0.200, 0.6214} 
[12/09 15:40:54   1711s] 
[12/09 15:40:54   1711s] #optDebug: {0, 1.000}
[12/09 15:40:54   1711s] ### Creating RouteCongInterface, finished
[12/09 15:40:54   1711s] ### Creating LA Mngr. totSessionCpu=0:28:32 mem=3371.8M
[12/09 15:40:54   1711s] ### Creating LA Mngr, finished. totSessionCpu=0:28:32 mem=3371.8M
[12/09 15:40:55   1712s] Usable buffer cells for single buffer setup transform:
[12/09 15:40:55   1712s] BUFX1MA10TR BUFHX1MA10TR BUFX2MA10TR BUFX2BA10TR BUFHX1P7MA10TR BUFX3MA10TR BUFX3BA10TR BUFHX3MA10TR BUFX4MA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR BUFHX6MA10TR BUFX7P5MA10TR BUFX7P5BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR BUFX11MA10TR BUFX11BA10TR BUFX13MA10TR BUFX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX16MA10TR 
[12/09 15:40:55   1712s] Number of usable buffer cells above: 28
[12/09 15:40:56   1713s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3373.0M, EPOCH TIME: 1670622056.781923
[12/09 15:40:56   1713s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.004, REAL:0.004, MEM:3373.0M, EPOCH TIME: 1670622056.785968
[12/09 15:40:58   1714s] Reclaim Optimization WNS Slack 0.031  TNS Slack 0.000 Density 94.78
[12/09 15:40:58   1714s] +---------+---------+--------+--------+------------+--------+
[12/09 15:40:58   1714s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/09 15:40:58   1714s] +---------+---------+--------+--------+------------+--------+
[12/09 15:40:58   1714s] |   94.78%|        -|   0.031|   0.000|   0:00:00.0| 3378.4M|
[12/09 15:41:06   1724s] |   94.78%|       21|   0.031|   0.000|   0:00:08.0| 3491.4M|
[12/09 15:41:06   1725s] |   94.77%|        1|   0.031|   0.000|   0:00:00.0| 3491.4M|
[12/09 15:41:07   1725s] #optDebug: <stH: 2.0000 MiSeL: 30.3560>
[12/09 15:41:07   1725s] |   94.77%|        0|   0.031|   0.000|   0:00:01.0| 3491.4M|
[12/09 15:41:12   1729s] |   94.77%|       13|   0.031|   0.000|   0:00:05.0| 3491.4M|
[12/09 15:41:16   1734s] |   94.77%|        6|   0.031|   0.000|   0:00:04.0| 3495.1M|
[12/09 15:41:18   1734s] |   94.77%|        0|   0.031|   0.000|   0:00:02.0| 3495.1M|
[12/09 15:41:18   1734s] #optDebug: <stH: 2.0000 MiSeL: 30.3560>
[12/09 15:41:18   1734s] #optDebug: RTR_SNLTF <10.0000 2.0000> <20.0000> 
[12/09 15:41:18   1735s] |   94.77%|        0|   0.031|   0.000|   0:00:00.0| 3495.1M|
[12/09 15:41:19   1735s] +---------+---------+--------+--------+------------+--------+
[12/09 15:41:19   1735s] Reclaim Optimization End WNS Slack 0.031  TNS Slack 0.000 Density 94.77
[12/09 15:41:19   1735s] 
[12/09 15:41:19   1735s] ** Summary: Restruct = 22 Buffer Deletion = 5 Declone = 8 Resize = 6 **
[12/09 15:41:19   1735s] --------------------------------------------------------------
[12/09 15:41:19   1735s] |                                   | Total     | Sequential |
[12/09 15:41:19   1735s] --------------------------------------------------------------
[12/09 15:41:19   1735s] | Num insts resized                 |       6  |       1    |
[12/09 15:41:19   1735s] | Num insts undone                  |       0  |       0    |
[12/09 15:41:19   1735s] | Num insts Downsized               |       6  |       1    |
[12/09 15:41:19   1735s] | Num insts Samesized               |       0  |       0    |
[12/09 15:41:19   1735s] | Num insts Upsized                 |       0  |       0    |
[12/09 15:41:19   1735s] | Num multiple commits+uncommits    |       0  |       -    |
[12/09 15:41:19   1735s] --------------------------------------------------------------
[12/09 15:41:19   1735s] End: Core Area Reclaim Optimization (cpu = 0:00:26.3) (real = 0:00:27.0) **
[12/09 15:41:19   1735s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3495.1M, EPOCH TIME: 1670622079.199475
[12/09 15:41:19   1735s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.027, REAL:0.028, MEM:3489.1M, EPOCH TIME: 1670622079.227257
[12/09 15:41:19   1735s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3489.1M, EPOCH TIME: 1670622079.258748
[12/09 15:41:19   1735s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3489.1M, EPOCH TIME: 1670622079.258908
[12/09 15:41:19   1736s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3489.1M, EPOCH TIME: 1670622079.431416
[12/09 15:41:19   1736s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.159, REAL:0.183, MEM:3489.1M, EPOCH TIME: 1670622079.614782
[12/09 15:41:19   1736s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:3489.1M, EPOCH TIME: 1670622079.668790
[12/09 15:41:19   1736s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.004, REAL:0.004, MEM:3489.1M, EPOCH TIME: 1670622079.672903
[12/09 15:41:19   1736s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.355, REAL:0.414, MEM:3489.1M, EPOCH TIME: 1670622079.673044
[12/09 15:41:19   1736s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.355, REAL:0.414, MEM:3489.1M, EPOCH TIME: 1670622079.673085
[12/09 15:41:19   1736s] TDRefine: refinePlace mode is spiral
[12/09 15:41:19   1736s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1318001.10
[12/09 15:41:19   1736s] OPERPROF: Starting RefinePlace at level 1, MEM:3489.1M, EPOCH TIME: 1670622079.673234
[12/09 15:41:19   1736s] *** Starting refinePlace (0:28:56 mem=3489.1M) ***
[12/09 15:41:19   1736s] Total net bbox length = 2.646e+06 (1.431e+06 1.215e+06) (ext = 2.003e+04)
[12/09 15:41:19   1736s] 
[12/09 15:41:19   1736s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/09 15:41:19   1736s] **WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
[12/09 15:41:20   1736s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/09 15:41:20   1736s] Enhanced MH flow has been turned off for floorplan mode.
[12/09 15:41:20   1736s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[12/09 15:41:20   1736s] Type 'man IMPSP-5140' for more detail.
[12/09 15:41:20   1736s] **WARN: (IMPSP-315):	Found 165968 instances insts with no PG Term connections.
[12/09 15:41:20   1736s] Type 'man IMPSP-315' for more detail.
[12/09 15:41:20   1736s] Default power domain name = toplevel_498
[12/09 15:41:20   1736s] .Default power domain name = toplevel_498
[12/09 15:41:20   1736s] .OPERPROF:   Starting RefinePlace2 at level 2, MEM:3489.1M, EPOCH TIME: 1670622080.070478
[12/09 15:41:20   1736s] Starting refinePlace ...
[12/09 15:41:20   1736s] Default power domain name = toplevel_498
[12/09 15:41:20   1736s] .One DDP V2 for no tweak run.
[12/09 15:41:21   1737s] 
[12/09 15:41:21   1737s] Running Spiral MT with 4 threads  fetchWidth=400 
[12/09 15:41:25   1740s] Move report: legalization moves 27 insts, mean move: 3.21 um, max move: 11.40 um spiral
[12/09 15:41:25   1740s] 	Max move on inst (U14741): (756.80, 536.00) --> (758.20, 526.00)
[12/09 15:41:25   1740s] [CPU] RefinePlace/Spiral (cpu=0:00:00.9, real=0:00:00.0)
[12/09 15:41:25   1740s] [CPU] RefinePlace/Commit (cpu=0:00:02.2, real=0:00:04.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:02.2, real=0:00:04.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/09 15:41:25   1740s] [CPU] RefinePlace/Legalization (cpu=0:00:03.9, real=0:00:05.0, mem=3517.1MB) @(0:28:57 - 0:29:00).
[12/09 15:41:25   1740s] Move report: Detail placement moves 27 insts, mean move: 3.21 um, max move: 11.40 um 
[12/09 15:41:25   1740s] 	Max move on inst (U14741): (756.80, 536.00) --> (758.20, 526.00)
[12/09 15:41:25   1740s] 	Runtime: CPU: 0:00:04.0 REAL: 0:00:05.0 MEM: 3517.1MB
[12/09 15:41:25   1740s] Statistics of distance of Instance movement in refine placement:
[12/09 15:41:25   1740s]   maximum (X+Y) =        11.40 um
[12/09 15:41:25   1740s]   inst (U14741) with max move: (756.8, 536) -> (758.2, 526)
[12/09 15:41:25   1740s]   mean    (X+Y) =         3.21 um
[12/09 15:41:25   1740s] Summary Report:
[12/09 15:41:25   1740s] Instances move: 27 (out of 153610 movable)
[12/09 15:41:25   1740s] Instances flipped: 0
[12/09 15:41:25   1740s] Mean displacement: 3.21 um
[12/09 15:41:25   1740s] Max displacement: 11.40 um (Instance: U14741) (756.8, 536) -> (758.2, 526)
[12/09 15:41:25   1740s] 	Length: 6 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: AOI21X0P5MA10TR
[12/09 15:41:25   1740s] Total instances moved : 27
[12/09 15:41:25   1740s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:4.051, REAL:5.927, MEM:3517.1M, EPOCH TIME: 1670622085.997600
[12/09 15:41:26   1740s] Total net bbox length = 2.646e+06 (1.431e+06 1.215e+06) (ext = 2.003e+04)
[12/09 15:41:26   1740s] Runtime: CPU: 0:00:04.4 REAL: 0:00:06.0 MEM: 3517.1MB
[12/09 15:41:26   1740s] [CPU] RefinePlace/total (cpu=0:00:04.4, real=0:00:06.0, mem=3517.1MB) @(0:28:56 - 0:29:01).
[12/09 15:41:26   1740s] *** Finished refinePlace (0:29:01 mem=3517.1M) ***
[12/09 15:41:26   1740s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1318001.10
[12/09 15:41:26   1740s] OPERPROF: Finished RefinePlace at level 1, CPU:4.474, REAL:6.518, MEM:3517.1M, EPOCH TIME: 1670622086.191222
[12/09 15:41:27   1741s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3517.1M, EPOCH TIME: 1670622087.159233
[12/09 15:41:27   1741s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.029, REAL:0.029, MEM:3494.1M, EPOCH TIME: 1670622087.188136
[12/09 15:41:27   1741s] *** maximum move = 11.40 um ***
[12/09 15:41:27   1741s] *** Finished re-routing un-routed nets (3494.1M) ***
[12/09 15:41:27   1741s] OPERPROF: Starting DPlace-Init at level 1, MEM:3494.1M, EPOCH TIME: 1670622087.580362
[12/09 15:41:27   1741s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3494.1M, EPOCH TIME: 1670622087.749818
[12/09 15:41:27   1742s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.185, REAL:0.230, MEM:3494.1M, EPOCH TIME: 1670622087.979802
[12/09 15:41:28   1742s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:3494.1M, EPOCH TIME: 1670622088.024626
[12/09 15:41:28   1742s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.004, REAL:0.004, MEM:3494.1M, EPOCH TIME: 1670622088.028688
[12/09 15:41:28   1742s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.384, REAL:0.448, MEM:3494.1M, EPOCH TIME: 1670622088.028825
[12/09 15:41:29   1743s] 
[12/09 15:41:29   1743s] *** Finish Physical Update (cpu=0:00:08.0 real=0:00:10.0 mem=3494.1M) ***
[12/09 15:41:29   1743s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1318001.13
[12/09 15:41:29   1743s] *** AreaOpt #2 [finish] : cpu/real = 0:00:34.3/0:00:37.2 (0.9), totSession cpu/real = 0:29:03.8/0:28:38.7 (1.0), mem = 3494.1M
[12/09 15:41:29   1743s] 
[12/09 15:41:29   1743s] =============================================================================================
[12/09 15:41:29   1743s]  Step TAT Report for AreaOpt #2                                                 21.10-p004_1
[12/09 15:41:29   1743s] =============================================================================================
[12/09 15:41:29   1743s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/09 15:41:29   1743s] ---------------------------------------------------------------------------------------------
[12/09 15:41:29   1743s] [ SlackTraversorInit     ]      1   0:00:01.2  (   3.3 % )     0:00:01.2 /  0:00:01.0    0.9
[12/09 15:41:29   1743s] [ LibAnalyzerInit        ]      1   0:00:01.9  (   5.1 % )     0:00:01.9 /  0:00:01.5    0.8
[12/09 15:41:29   1743s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/09 15:41:29   1743s] [ RouteCongInterfaceInit ]      1   0:00:00.9  (   2.4 % )     0:00:00.9 /  0:00:00.7    0.7
[12/09 15:41:29   1743s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/09 15:41:29   1743s] [ OptSingleIteration     ]      7   0:00:00.9  (   2.3 % )     0:00:15.1 /  0:00:16.9    1.1
[12/09 15:41:29   1743s] [ OptGetWeight           ]    943   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/09 15:41:29   1743s] [ OptEval                ]    943   0:00:09.2  (  24.8 % )     0:00:09.2 /  0:00:13.5    1.5
[12/09 15:41:29   1743s] [ OptCommit              ]    943   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[12/09 15:41:29   1743s] [ PostCommitDelayUpdate  ]    943   0:00:00.1  (   0.2 % )     0:00:00.8 /  0:00:00.6    0.8
[12/09 15:41:29   1743s] [ IncrDelayCalc          ]    140   0:00:00.7  (   2.0 % )     0:00:00.7 /  0:00:00.6    0.8
[12/09 15:41:29   1743s] [ RefinePlace            ]      1   0:00:10.1  (  27.2 % )     0:00:10.1 /  0:00:08.0    0.8
[12/09 15:41:29   1743s] [ IncrTimingUpdate       ]     32   0:00:04.0  (  10.9 % )     0:00:04.0 /  0:00:01.9    0.5
[12/09 15:41:29   1743s] [ MISC                   ]          0:00:08.0  (  21.6 % )     0:00:08.0 /  0:00:06.1    0.8
[12/09 15:41:29   1743s] ---------------------------------------------------------------------------------------------
[12/09 15:41:29   1743s]  AreaOpt #2 TOTAL                   0:00:37.2  ( 100.0 % )     0:00:37.2 /  0:00:34.3    0.9
[12/09 15:41:29   1743s] ---------------------------------------------------------------------------------------------
[12/09 15:41:29   1743s] 
[12/09 15:41:29   1743s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3382.4M, EPOCH TIME: 1670622089.305583
[12/09 15:41:29   1743s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.031, REAL:0.032, MEM:3191.4M, EPOCH TIME: 1670622089.337940
[12/09 15:41:29   1743s] TotalInstCnt at PhyDesignMc Destruction: 153,968
[12/09 15:41:29   1743s] End: Area Reclaim Optimization (cpu=0:00:34, real=0:00:37, mem=3191.45M, totSessionCpu=0:29:04).
[12/09 15:41:29   1743s] Starting local wire reclaim
[12/09 15:41:29   1743s] Enhanced MH flow has been turned off for floorplan mode.
[12/09 15:41:29   1743s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3191.4M, EPOCH TIME: 1670622089.389941
[12/09 15:41:29   1743s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3191.4M, EPOCH TIME: 1670622089.390013
[12/09 15:41:29   1743s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3191.4M, EPOCH TIME: 1670622089.390062
[12/09 15:41:29   1743s] z: 2, totalTracks: 1
[12/09 15:41:29   1743s] z: 4, totalTracks: 1
[12/09 15:41:29   1743s] z: 6, totalTracks: 1
[12/09 15:41:29   1743s] z: 8, totalTracks: 1
[12/09 15:41:29   1744s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3191.4M, EPOCH TIME: 1670622089.692078
[12/09 15:41:29   1744s] 
[12/09 15:41:29   1744s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/09 15:41:29   1744s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.112, REAL:0.183, MEM:3191.4M, EPOCH TIME: 1670622089.874646
[12/09 15:41:29   1744s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3191.4MB).
[12/09 15:41:29   1744s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.302, REAL:0.526, MEM:3191.4M, EPOCH TIME: 1670622089.916373
[12/09 15:41:29   1744s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.302, REAL:0.526, MEM:3191.4M, EPOCH TIME: 1670622089.916406
[12/09 15:41:29   1744s] TDRefine: refinePlace mode is spiral
[12/09 15:41:29   1744s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1318001.11
[12/09 15:41:29   1744s] OPERPROF:   Starting RefinePlace at level 2, MEM:3191.4M, EPOCH TIME: 1670622089.916451
[12/09 15:41:29   1744s] *** Starting refinePlace (0:29:04 mem=3191.4M) ***
[12/09 15:41:30   1744s] Total net bbox length = 2.646e+06 (1.431e+06 1.215e+06) (ext = 2.003e+04)
[12/09 15:41:30   1744s] 
[12/09 15:41:30   1744s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/09 15:41:30   1744s] **WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
[12/09 15:41:30   1744s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[12/09 15:41:30   1744s] Type 'man IMPSP-5140' for more detail.
[12/09 15:41:30   1744s] **WARN: (IMPSP-315):	Found 165968 instances insts with no PG Term connections.
[12/09 15:41:30   1744s] Type 'man IMPSP-315' for more detail.
[12/09 15:41:30   1744s] Default power domain name = toplevel_498
[12/09 15:41:30   1744s] .Default power domain name = toplevel_498
[12/09 15:41:30   1744s] .OPERPROF:     Starting RefinePlace2 at level 3, MEM:3191.4M, EPOCH TIME: 1670622090.243847
[12/09 15:41:30   1744s] Starting refinePlace ...
[12/09 15:41:30   1744s] Default power domain name = toplevel_498
[12/09 15:41:30   1744s] .One DDP V2 for no tweak run.
[12/09 15:41:31   1745s] 
[12/09 15:41:31   1745s] Running Spiral MT with 4 threads  fetchWidth=400 
[12/09 15:41:34   1748s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/09 15:41:34   1748s] [CPU] RefinePlace/Spiral (cpu=0:00:01.0, real=0:00:01.0)
[12/09 15:41:34   1748s] [CPU] RefinePlace/Commit (cpu=0:00:01.9, real=0:00:02.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:01.9, real=0:00:02.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/09 15:41:34   1748s] [CPU] RefinePlace/Legalization (cpu=0:00:03.6, real=0:00:04.0, mem=3197.3MB) @(0:29:05 - 0:29:08).
[12/09 15:41:35   1748s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/09 15:41:35   1748s] 	Runtime: CPU: 0:00:03.7 REAL: 0:00:05.0 MEM: 3197.3MB
[12/09 15:41:35   1748s] Statistics of distance of Instance movement in refine placement:
[12/09 15:41:35   1748s]   maximum (X+Y) =         0.00 um
[12/09 15:41:35   1748s]   mean    (X+Y) =         0.00 um
[12/09 15:41:35   1748s] Summary Report:
[12/09 15:41:35   1748s] Instances move: 0 (out of 153610 movable)
[12/09 15:41:35   1748s] Instances flipped: 0
[12/09 15:41:35   1748s] Mean displacement: 0.00 um
[12/09 15:41:35   1748s] Max displacement: 0.00 um 
[12/09 15:41:35   1748s] Total instances moved : 0
[12/09 15:41:35   1748s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:3.794, REAL:4.847, MEM:3197.3M, EPOCH TIME: 1670622095.090928
[12/09 15:41:35   1748s] Total net bbox length = 2.646e+06 (1.431e+06 1.215e+06) (ext = 2.003e+04)
[12/09 15:41:35   1748s] Runtime: CPU: 0:00:04.1 REAL: 0:00:06.0 MEM: 3197.3MB
[12/09 15:41:35   1748s] [CPU] RefinePlace/total (cpu=0:00:04.1, real=0:00:06.0, mem=3197.3MB) @(0:29:04 - 0:29:08).
[12/09 15:41:35   1748s] *** Finished refinePlace (0:29:08 mem=3197.3M) ***
[12/09 15:41:35   1748s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1318001.11
[12/09 15:41:35   1748s] OPERPROF:   Finished RefinePlace at level 2, CPU:4.217, REAL:5.281, MEM:3197.3M, EPOCH TIME: 1670622095.197200
[12/09 15:41:35   1748s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3197.3M, EPOCH TIME: 1670622095.197234
[12/09 15:41:35   1748s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.026, REAL:0.026, MEM:3193.3M, EPOCH TIME: 1670622095.223125
[12/09 15:41:35   1748s] OPERPROF: Finished RefinePlace2 at level 1, CPU:4.545, REAL:5.833, MEM:3193.3M, EPOCH TIME: 1670622095.223249
[12/09 15:41:36   1749s] eGR doReRoute: optGuide
[12/09 15:41:36   1749s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3196.2M, EPOCH TIME: 1670622096.489013
[12/09 15:41:36   1749s] All LLGs are deleted
[12/09 15:41:36   1749s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3196.2M, EPOCH TIME: 1670622096.489122
[12/09 15:41:36   1749s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.091, REAL:0.102, MEM:3196.2M, EPOCH TIME: 1670622096.591393
[12/09 15:41:36   1749s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.092, REAL:0.103, MEM:3193.2M, EPOCH TIME: 1670622096.592350
[12/09 15:41:36   1749s] ### Creating LA Mngr. totSessionCpu=0:29:10 mem=3193.2M
[12/09 15:41:36   1749s] ### Creating LA Mngr, finished. totSessionCpu=0:29:10 mem=3193.2M
[12/09 15:41:36   1749s] Started Early Global Route kernel ( Curr Mem: 3193.25 MB )
[12/09 15:41:36   1749s] (I)      ==================== Layers =====================
[12/09 15:41:36   1749s] (I)      +-----+----+---------+---------+--------+-------+
[12/09 15:41:36   1749s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/09 15:41:36   1749s] (I)      +-----+----+---------+---------+--------+-------+
[12/09 15:41:36   1749s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/09 15:41:36   1749s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/09 15:41:36   1749s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/09 15:41:36   1749s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/09 15:41:36   1749s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/09 15:41:36   1749s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/09 15:41:36   1749s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/09 15:41:36   1749s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/09 15:41:36   1749s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/09 15:41:36   1749s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/09 15:41:36   1749s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/09 15:41:36   1749s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/09 15:41:36   1749s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/09 15:41:36   1749s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/09 15:41:36   1749s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/09 15:41:36   1749s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/09 15:41:36   1749s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/09 15:41:36   1749s] (I)      +-----+----+---------+---------+--------+-------+
[12/09 15:41:36   1749s] (I)      |  64 | 64 |     RVT | implant |        |       |
[12/09 15:41:36   1749s] (I)      |  65 | 65 |     HVT | implant |        |       |
[12/09 15:41:36   1749s] (I)      |  66 | 66 |     LVT | implant |        |       |
[12/09 15:41:36   1749s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[12/09 15:41:36   1749s] (I)      |  67 | 67 | OVERLAP | overlap |        |       |
[12/09 15:41:36   1749s] (I)      +-----+----+---------+---------+--------+-------+
[12/09 15:41:36   1749s] (I)      Started Import and model ( Curr Mem: 3193.25 MB )
[12/09 15:41:36   1749s] (I)      Default power domain name = toplevel_498
[12/09 15:41:36   1749s] .== Non-default Options ==
[12/09 15:41:37   1750s] (I)      Maximum routing layer                              : 6
[12/09 15:41:37   1750s] (I)      Number of threads                                  : 4
[12/09 15:41:37   1750s] (I)      Method to set GCell size                           : row
[12/09 15:41:37   1750s] (I)      Counted 10037 PG shapes. We will not process PG shapes layer by layer.
[12/09 15:41:37   1750s] (I)      Use row-based GCell size
[12/09 15:41:37   1750s] (I)      Use row-based GCell align
[12/09 15:41:37   1750s] (I)      layer 0 area = 168000
[12/09 15:41:37   1750s] (I)      layer 1 area = 208000
[12/09 15:41:37   1750s] (I)      layer 2 area = 208000
[12/09 15:41:37   1750s] (I)      layer 3 area = 208000
[12/09 15:41:37   1750s] (I)      layer 4 area = 208000
[12/09 15:41:37   1750s] (I)      layer 5 area = 208000
[12/09 15:41:37   1750s] (I)      GCell unit size   : 4000
[12/09 15:41:37   1750s] (I)      GCell multiplier  : 1
[12/09 15:41:37   1750s] (I)      GCell row height  : 4000
[12/09 15:41:37   1750s] (I)      Actual row height : 4000
[12/09 15:41:37   1750s] (I)      GCell align ref   : 0 0
[12/09 15:41:37   1750s] [NR-eGR] Track table information for default rule: 
[12/09 15:41:37   1750s] [NR-eGR] M1 has no routable track
[12/09 15:41:37   1750s] [NR-eGR] M2 has single uniform track structure
[12/09 15:41:37   1750s] [NR-eGR] M3 has single uniform track structure
[12/09 15:41:37   1750s] [NR-eGR] M4 has single uniform track structure
[12/09 15:41:37   1750s] [NR-eGR] M5 has single uniform track structure
[12/09 15:41:37   1750s] [NR-eGR] M6 has single uniform track structure
[12/09 15:41:37   1750s] (I)      =============== Default via ================
[12/09 15:41:37   1750s] (I)      +---+------------------+-------------------+
[12/09 15:41:37   1750s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[12/09 15:41:37   1750s] (I)      +---+------------------+-------------------+
[12/09 15:41:37   1750s] (I)      | 1 |    3  VIA1_X     |   35  VIA1_2CUT_N |
[12/09 15:41:37   1750s] (I)      | 2 |    7  VIA2_X     |   37  VIA2_2CUT_E |
[12/09 15:41:37   1750s] (I)      | 3 |   11  VIA3_X     |   41  VIA3_2CUT_E |
[12/09 15:41:37   1750s] (I)      | 4 |   15  VIA4_X     |   45  VIA4_2CUT_E |
[12/09 15:41:37   1750s] (I)      | 5 |   19  VIA5_X     |   51  VIA5_2CUT_N |
[12/09 15:41:37   1750s] (I)      | 6 |   23  VIA6_X     |   53  VIA6_2CUT_E |
[12/09 15:41:37   1750s] (I)      | 7 |   27  VIA7_X     |   57  VIA7_2CUT_E |
[12/09 15:41:37   1750s] (I)      | 8 |   31  VIA8_X     |   61  VIA8_2CUT_E |
[12/09 15:41:37   1750s] (I)      +---+------------------+-------------------+
[12/09 15:41:37   1750s] [NR-eGR] Read 16854 PG shapes
[12/09 15:41:37   1750s] [NR-eGR] Read 0 clock shapes
[12/09 15:41:37   1750s] [NR-eGR] Read 0 other shapes
[12/09 15:41:37   1750s] [NR-eGR] #Routing Blockages  : 0
[12/09 15:41:37   1750s] [NR-eGR] #Instance Blockages : 0
[12/09 15:41:37   1750s] [NR-eGR] #PG Blockages       : 16854
[12/09 15:41:37   1750s] [NR-eGR] #Halo Blockages     : 0
[12/09 15:41:37   1750s] [NR-eGR] #Boundary Blockages : 0
[12/09 15:41:37   1750s] [NR-eGR] #Clock Blockages    : 0
[12/09 15:41:37   1750s] [NR-eGR] #Other Blockages    : 0
[12/09 15:41:37   1750s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/09 15:41:38   1750s] [NR-eGR] Num Prerouted Nets = 359  Num Prerouted Wires = 73718
[12/09 15:41:38   1750s] [NR-eGR] Read 154991 nets ( ignored 359 )
[12/09 15:41:38   1750s] (I)      early_global_route_priority property id does not exist.
[12/09 15:41:38   1750s] (I)      Read Num Blocks=16854  Num Prerouted Wires=73718  Num CS=0
[12/09 15:41:38   1750s] (I)      Layer 1 (V) : #blockages 4812 : #preroutes 38608
[12/09 15:41:38   1750s] (I)      Layer 2 (H) : #blockages 4812 : #preroutes 31110
[12/09 15:41:38   1750s] (I)      Layer 3 (V) : #blockages 4812 : #preroutes 3991
[12/09 15:41:38   1750s] (I)      Layer 4 (H) : #blockages 2418 : #preroutes 7
[12/09 15:41:38   1750s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[12/09 15:41:38   1751s] (I)      Number of ignored nets                =    359
[12/09 15:41:38   1751s] (I)      Number of connected nets              =      0
[12/09 15:41:38   1751s] (I)      Number of fixed nets                  =    359.  Ignored: Yes
[12/09 15:41:38   1751s] (I)      Number of clock nets                  =    359.  Ignored: No
[12/09 15:41:38   1751s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/09 15:41:38   1751s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/09 15:41:38   1751s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/09 15:41:38   1751s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/09 15:41:38   1751s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/09 15:41:38   1751s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/09 15:41:38   1751s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/09 15:41:38   1751s] (I)      Ndr track 0 does not exist
[12/09 15:41:38   1751s] (I)      Ndr track 0 does not exist
[12/09 15:41:38   1751s] (I)      ---------------------Grid Graph Info--------------------
[12/09 15:41:38   1751s] (I)      Routing area        : (0, 0) - (1600000, 1600000)
[12/09 15:41:38   1751s] (I)      Core area           : (0, 0) - (1600000, 1600000)
[12/09 15:41:38   1751s] (I)      Site width          :   400  (dbu)
[12/09 15:41:38   1751s] (I)      Row height          :  4000  (dbu)
[12/09 15:41:38   1751s] (I)      GCell row height    :  4000  (dbu)
[12/09 15:41:38   1751s] (I)      GCell width         :  4000  (dbu)
[12/09 15:41:38   1751s] (I)      GCell height        :  4000  (dbu)
[12/09 15:41:38   1751s] (I)      Grid                :   400   400     6
[12/09 15:41:38   1751s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/09 15:41:38   1751s] (I)      Vertical capacity   :     0  4000     0  4000     0  4000
[12/09 15:41:38   1751s] (I)      Horizontal capacity :     0     0  4000     0  4000     0
[12/09 15:41:38   1751s] (I)      Default wire width  :   180   200   200   200   200   200
[12/09 15:41:38   1751s] (I)      Default wire space  :   180   200   200   200   200   200
[12/09 15:41:38   1751s] (I)      Default wire pitch  :   360   400   400   400   400   400
[12/09 15:41:38   1751s] (I)      Default pitch size  :   360   400   400   400   400   400
[12/09 15:41:38   1751s] (I)      First track coord   :     0   200   200   200   200   200
[12/09 15:41:38   1751s] (I)      Num tracks per GCell: 11.11 10.00 10.00 10.00 10.00 10.00
[12/09 15:41:38   1751s] (I)      Total num of tracks :     0  4000  4000  4000  4000  4000
[12/09 15:41:38   1751s] (I)      Num of masks        :     1     1     1     1     1     1
[12/09 15:41:38   1751s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/09 15:41:38   1751s] (I)      --------------------------------------------------------
[12/09 15:41:38   1751s] 
[12/09 15:41:38   1751s] [NR-eGR] ============ Routing rule table ============
[12/09 15:41:38   1751s] [NR-eGR] Rule id: 0  Nets: 154632
[12/09 15:41:38   1751s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/09 15:41:38   1751s] (I)                    Layer    2    3    4    5    6 
[12/09 15:41:38   1751s] (I)                    Pitch  400  400  400  400  400 
[12/09 15:41:38   1751s] (I)             #Used tracks    1    1    1    1    1 
[12/09 15:41:38   1751s] (I)       #Fully used tracks    1    1    1    1    1 
[12/09 15:41:38   1751s] [NR-eGR] Rule id: 1  Nets: 0
[12/09 15:41:38   1751s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[12/09 15:41:38   1751s] (I)                    Layer    2    3    4    5    6 
[12/09 15:41:38   1751s] (I)                    Pitch  800  800  800  800  800 
[12/09 15:41:38   1751s] (I)             #Used tracks    2    2    2    2    2 
[12/09 15:41:38   1751s] (I)       #Fully used tracks    1    1    1    1    1 
[12/09 15:41:38   1751s] [NR-eGR] ========================================
[12/09 15:41:38   1751s] [NR-eGR] 
[12/09 15:41:38   1751s] (I)      =============== Blocked Tracks ===============
[12/09 15:41:38   1751s] (I)      +-------+---------+----------+---------------+
[12/09 15:41:38   1751s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/09 15:41:38   1751s] (I)      +-------+---------+----------+---------------+
[12/09 15:41:38   1751s] (I)      |     1 |       0 |        0 |         0.00% |
[12/09 15:41:38   1751s] (I)      |     2 | 1600000 |    30800 |         1.93% |
[12/09 15:41:38   1751s] (I)      |     3 | 1600000 |    14400 |         0.90% |
[12/09 15:41:38   1751s] (I)      |     4 | 1600000 |    30800 |         1.93% |
[12/09 15:41:38   1751s] (I)      |     5 | 1600000 |    64000 |         4.00% |
[12/09 15:41:38   1751s] (I)      |     6 | 1600000 |        0 |         0.00% |
[12/09 15:41:38   1751s] (I)      +-------+---------+----------+---------------+
[12/09 15:41:38   1751s] (I)      Finished Import and model ( CPU: 1.38 sec, Real: 1.75 sec, Curr Mem: 3363.70 MB )
[12/09 15:41:38   1751s] (I)      Reset routing kernel
[12/09 15:41:38   1751s] (I)      Started Global Routing ( Curr Mem: 3363.70 MB )
[12/09 15:41:38   1751s] (I)      totalPins=548683  totalGlobalPin=530357 (96.66%)
[12/09 15:41:38   1751s] (I)      total 2D Cap : 7930800 = (3152800 H, 4778000 V)
[12/09 15:41:38   1751s] [NR-eGR] Layer group 1: route 154632 net(s) in layer range [2, 6]
[12/09 15:41:38   1751s] (I)      
[12/09 15:41:38   1751s] (I)      ============  Phase 1a Route ============
[12/09 15:41:39   1752s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/09 15:41:39   1752s] (I)      Usage: 1581454 = (839840 H, 741614 V) = (26.64% H, 15.52% V) = (1.680e+06um H, 1.483e+06um V)
[12/09 15:41:39   1752s] (I)      
[12/09 15:41:39   1752s] (I)      ============  Phase 1b Route ============
[12/09 15:41:40   1752s] (I)      Usage: 1581647 = (839908 H, 741739 V) = (26.64% H, 15.52% V) = (1.680e+06um H, 1.483e+06um V)
[12/09 15:41:40   1752s] (I)      Overflow of layer group 1: 0.08% H + 0.00% V. EstWL: 3.163294e+06um
[12/09 15:41:40   1752s] (I)      Congestion metric : 0.08%H 0.00%V, 0.08%HV
[12/09 15:41:40   1752s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/09 15:41:40   1752s] (I)      
[12/09 15:41:40   1752s] (I)      ============  Phase 1c Route ============
[12/09 15:41:40   1752s] (I)      Level2 Grid: 80 x 80
[12/09 15:41:40   1752s] (I)      Usage: 1581647 = (839908 H, 741739 V) = (26.64% H, 15.52% V) = (1.680e+06um H, 1.483e+06um V)
[12/09 15:41:40   1752s] (I)      
[12/09 15:41:40   1752s] (I)      ============  Phase 1d Route ============
[12/09 15:41:40   1753s] (I)      Usage: 1581765 = (839925 H, 741840 V) = (26.64% H, 15.53% V) = (1.680e+06um H, 1.484e+06um V)
[12/09 15:41:40   1753s] (I)      
[12/09 15:41:40   1753s] (I)      ============  Phase 1e Route ============
[12/09 15:41:40   1753s] (I)      Usage: 1581765 = (839925 H, 741840 V) = (26.64% H, 15.53% V) = (1.680e+06um H, 1.484e+06um V)
[12/09 15:41:40   1753s] [NR-eGR] Early Global Route overflow of layer group 1: 0.07% H + 0.00% V. EstWL: 3.163530e+06um
[12/09 15:41:40   1753s] (I)      
[12/09 15:41:40   1753s] (I)      ============  Phase 1l Route ============
[12/09 15:41:41   1754s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/09 15:41:41   1754s] (I)      Layer  2:    1586783    694174       107           0     1596000    ( 0.00%) 
[12/09 15:41:41   1754s] (I)      Layer  3:    1586081    730195       185           0     1596000    ( 0.00%) 
[12/09 15:41:41   1754s] (I)      Layer  4:    1586783    369460         1           0     1596000    ( 0.00%) 
[12/09 15:41:41   1754s] (I)      Layer  5:    1564328    266396       450           0     1596000    ( 0.00%) 
[12/09 15:41:41   1754s] (I)      Layer  6:    1596000     39762         0           0     1596000    ( 0.00%) 
[12/09 15:41:41   1754s] (I)      Total:       7919975   2099987       743           0     7980000    ( 0.00%) 
[12/09 15:41:41   1754s] (I)      
[12/09 15:41:41   1754s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/09 15:41:41   1754s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[12/09 15:41:41   1754s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[12/09 15:41:41   1754s] [NR-eGR]        Layer             (1-2)             (3-4)             (5-6)             (7-8)    OverCon
[12/09 15:41:41   1754s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/09 15:41:41   1754s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/09 15:41:41   1754s] [NR-eGR]      M2 ( 2)        97( 0.06%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[12/09 15:41:41   1754s] [NR-eGR]      M3 ( 3)       144( 0.09%)         4( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.09%) 
[12/09 15:41:41   1754s] [NR-eGR]      M4 ( 4)         1( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/09 15:41:41   1754s] [NR-eGR]      M5 ( 5)       238( 0.15%)        31( 0.02%)         4( 0.00%)         2( 0.00%)   ( 0.17%) 
[12/09 15:41:41   1754s] [NR-eGR]      M6 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/09 15:41:41   1754s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/09 15:41:41   1754s] [NR-eGR]        Total       480( 0.06%)        36( 0.00%)         4( 0.00%)         2( 0.00%)   ( 0.07%) 
[12/09 15:41:41   1754s] [NR-eGR] 
[12/09 15:41:41   1754s] (I)      Finished Global Routing ( CPU: 3.16 sec, Real: 3.25 sec, Curr Mem: 3407.70 MB )
[12/09 15:41:41   1754s] (I)      total 2D Cap : 7936800 = (3155200 H, 4781600 V)
[12/09 15:41:41   1754s] [NR-eGR] Overflow after Early Global Route 0.03% H + 0.00% V
[12/09 15:41:42   1754s] (I)      ============= Track Assignment ============
[12/09 15:41:42   1754s] (I)      Started Track Assignment (4T) ( Curr Mem: 3407.70 MB )
[12/09 15:41:42   1754s] (I)      Initialize Track Assignment ( max pin layer : 9 )
[12/09 15:41:42   1754s] (I)      Run Multi-thread track assignment
[12/09 15:41:43   1757s] (I)      Finished Track Assignment (4T) ( CPU: 2.60 sec, Real: 1.57 sec, Curr Mem: 3407.70 MB )
[12/09 15:41:43   1757s] (I)      Started Export ( Curr Mem: 3407.70 MB )
[12/09 15:41:45   1758s] [NR-eGR]             Length (um)     Vias 
[12/09 15:41:45   1758s] [NR-eGR] ---------------------------------
[12/09 15:41:45   1758s] [NR-eGR]  M1  (1H)             0   580091 
[12/09 15:41:45   1758s] [NR-eGR]  M2  (2V)        943871   820833 
[12/09 15:41:45   1758s] [NR-eGR]  M3  (3H)       1277085   131375 
[12/09 15:41:45   1758s] [NR-eGR]  M4  (4V)        632741    57133 
[12/09 15:41:45   1758s] [NR-eGR]  M5  (5H)        533022     4921 
[12/09 15:41:45   1758s] [NR-eGR]  M6  (6V)         79832        0 
[12/09 15:41:45   1758s] [NR-eGR]  M7  (7H)             0        0 
[12/09 15:41:45   1758s] [NR-eGR]  M8  (8V)             0        0 
[12/09 15:41:45   1758s] [NR-eGR]  M9  (9H)             0        0 
[12/09 15:41:45   1758s] [NR-eGR] ---------------------------------
[12/09 15:41:45   1758s] [NR-eGR]      Total      3466551  1594353 
[12/09 15:41:45   1758s] [NR-eGR] --------------------------------------------------------------------------
[12/09 15:41:45   1758s] [NR-eGR] Total half perimeter of net bounding box: 2646215um
[12/09 15:41:45   1758s] [NR-eGR] Total length: 3466551um, number of vias: 1594353
[12/09 15:41:45   1758s] [NR-eGR] --------------------------------------------------------------------------
[12/09 15:41:45   1758s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[12/09 15:41:45   1758s] [NR-eGR] --------------------------------------------------------------------------
[12/09 15:41:47   1760s] (I)      Finished Export ( CPU: 3.23 sec, Real: 3.48 sec, Curr Mem: 3396.18 MB )
[12/09 15:41:47   1760s] [NR-eGR] Finished Early Global Route kernel ( CPU: 10.85 sec, Real: 10.68 sec, Curr Mem: 3396.18 MB )
[12/09 15:41:47   1760s] (I)      ========================================== Runtime Summary ==========================================
[12/09 15:41:47   1760s] (I)       Step                                              %        Start       Finish       Real        CPU 
[12/09 15:41:47   1760s] (I)      -----------------------------------------------------------------------------------------------------
[12/09 15:41:47   1760s] (I)       Early Global Route kernel                   100.00%  1342.82 sec  1353.50 sec  10.68 sec  10.85 sec 
[12/09 15:41:47   1760s] (I)       +-Import and model                           16.41%  1342.83 sec  1344.58 sec   1.75 sec   1.38 sec 
[12/09 15:41:47   1760s] (I)       | +-Create place DB                          10.33%  1342.83 sec  1343.93 sec   1.10 sec   0.88 sec 
[12/09 15:41:47   1760s] (I)       | | +-Import place data                      10.33%  1342.83 sec  1343.93 sec   1.10 sec   0.88 sec 
[12/09 15:41:47   1760s] (I)       | | | +-Read instances and placement          3.51%  1342.83 sec  1343.20 sec   0.37 sec   0.27 sec 
[12/09 15:41:47   1760s] (I)       | | | +-Read nets                             6.64%  1343.22 sec  1343.93 sec   0.71 sec   0.61 sec 
[12/09 15:41:47   1760s] (I)       | +-Create route DB                           5.53%  1343.93 sec  1344.52 sec   0.59 sec   0.45 sec 
[12/09 15:41:47   1760s] (I)       | | +-Import route data (4T)                  5.52%  1343.93 sec  1344.52 sec   0.59 sec   0.45 sec 
[12/09 15:41:47   1760s] (I)       | | | +-Read blockages ( Layer 2-6 )          0.67%  1343.95 sec  1344.02 sec   0.07 sec   0.04 sec 
[12/09 15:41:47   1760s] (I)       | | | | +-Read routing blockages              0.00%  1343.95 sec  1343.95 sec   0.00 sec   0.00 sec 
[12/09 15:41:47   1760s] (I)       | | | | +-Read instance blockages             0.62%  1343.95 sec  1344.02 sec   0.07 sec   0.04 sec 
[12/09 15:41:47   1760s] (I)       | | | | +-Read PG blockages                   0.04%  1344.02 sec  1344.02 sec   0.00 sec   0.00 sec 
[12/09 15:41:47   1760s] (I)       | | | | +-Read clock blockages                0.00%  1344.02 sec  1344.02 sec   0.00 sec   0.00 sec 
[12/09 15:41:47   1760s] (I)       | | | | +-Read other blockages                0.00%  1344.02 sec  1344.02 sec   0.00 sec   0.00 sec 
[12/09 15:41:47   1760s] (I)       | | | | +-Read boundary cut boxes             0.00%  1344.02 sec  1344.02 sec   0.00 sec   0.00 sec 
[12/09 15:41:47   1760s] (I)       | | | +-Read blackboxes                       0.00%  1344.02 sec  1344.02 sec   0.00 sec   0.00 sec 
[12/09 15:41:47   1760s] (I)       | | | +-Read prerouted                        1.71%  1344.02 sec  1344.20 sec   0.18 sec   0.15 sec 
[12/09 15:41:47   1760s] (I)       | | | +-Read unlegalized nets                 0.54%  1344.20 sec  1344.26 sec   0.06 sec   0.04 sec 
[12/09 15:41:47   1760s] (I)       | | | +-Read nets                             0.99%  1344.26 sec  1344.37 sec   0.11 sec   0.07 sec 
[12/09 15:41:47   1760s] (I)       | | | +-Set up via pillars                    0.03%  1344.38 sec  1344.39 sec   0.00 sec   0.00 sec 
[12/09 15:41:47   1760s] (I)       | | | +-Initialize 3D grid graph              0.02%  1344.40 sec  1344.40 sec   0.00 sec   0.00 sec 
[12/09 15:41:47   1760s] (I)       | | | +-Model blockage capacity               0.92%  1344.40 sec  1344.50 sec   0.10 sec   0.09 sec 
[12/09 15:41:47   1760s] (I)       | | | | +-Initialize 3D capacity              0.89%  1344.40 sec  1344.50 sec   0.10 sec   0.09 sec 
[12/09 15:41:47   1760s] (I)       | +-Read aux data                             0.00%  1344.52 sec  1344.52 sec   0.00 sec   0.00 sec 
[12/09 15:41:47   1760s] (I)       | +-Others data preparation                   0.15%  1344.52 sec  1344.54 sec   0.02 sec   0.02 sec 
[12/09 15:41:47   1760s] (I)       | +-Create route kernel                       0.04%  1344.54 sec  1344.54 sec   0.00 sec   0.00 sec 
[12/09 15:41:47   1760s] (I)       +-Global Routing                             30.47%  1344.58 sec  1347.83 sec   3.25 sec   3.16 sec 
[12/09 15:41:47   1760s] (I)       | +-Initialization                            0.44%  1344.58 sec  1344.63 sec   0.05 sec   0.05 sec 
[12/09 15:41:47   1760s] (I)       | +-Net group 1                              29.67%  1344.63 sec  1347.80 sec   3.17 sec   3.08 sec 
[12/09 15:41:47   1760s] (I)       | | +-Generate topology (4T)                  1.33%  1344.63 sec  1344.77 sec   0.14 sec   0.19 sec 
[12/09 15:41:47   1760s] (I)       | | +-Phase 1a                               10.52%  1344.81 sec  1345.93 sec   1.12 sec   1.15 sec 
[12/09 15:41:47   1760s] (I)       | | | +-Pattern routing (4T)                  7.22%  1344.81 sec  1345.58 sec   0.77 sec   0.89 sec 
[12/09 15:41:47   1760s] (I)       | | | +-Pattern Routing Avoiding Blockages    1.75%  1345.58 sec  1345.77 sec   0.19 sec   0.12 sec 
[12/09 15:41:47   1760s] (I)       | | | +-Add via demand to 2D                  1.54%  1345.77 sec  1345.93 sec   0.16 sec   0.14 sec 
[12/09 15:41:47   1760s] (I)       | | +-Phase 1b                                3.06%  1345.93 sec  1346.26 sec   0.33 sec   0.35 sec 
[12/09 15:41:47   1760s] (I)       | | | +-Monotonic routing (4T)                3.03%  1345.93 sec  1346.25 sec   0.32 sec   0.34 sec 
[12/09 15:41:47   1760s] (I)       | | +-Phase 1c                                0.91%  1346.26 sec  1346.36 sec   0.10 sec   0.05 sec 
[12/09 15:41:47   1760s] (I)       | | | +-Two level Routing                     0.91%  1346.26 sec  1346.36 sec   0.10 sec   0.05 sec 
[12/09 15:41:47   1760s] (I)       | | | | +-Two Level Routing (Regular)         0.66%  1346.26 sec  1346.33 sec   0.07 sec   0.04 sec 
[12/09 15:41:47   1760s] (I)       | | | | +-Two Level Routing (Strong)          0.23%  1346.33 sec  1346.35 sec   0.02 sec   0.01 sec 
[12/09 15:41:47   1760s] (I)       | | +-Phase 1d                                4.58%  1346.36 sec  1346.84 sec   0.49 sec   0.21 sec 
[12/09 15:41:47   1760s] (I)       | | | +-Detoured routing                      4.58%  1346.36 sec  1346.84 sec   0.49 sec   0.21 sec 
[12/09 15:41:47   1760s] (I)       | | +-Phase 1e                                0.01%  1346.84 sec  1346.85 sec   0.00 sec   0.00 sec 
[12/09 15:41:47   1760s] (I)       | | | +-Route legalization                    0.00%  1346.84 sec  1346.84 sec   0.00 sec   0.00 sec 
[12/09 15:41:47   1760s] (I)       | | +-Phase 1l                                8.95%  1346.85 sec  1347.80 sec   0.96 sec   1.09 sec 
[12/09 15:41:47   1760s] (I)       | | | +-Layer assignment (4T)                 8.66%  1346.88 sec  1347.80 sec   0.92 sec   1.08 sec 
[12/09 15:41:47   1760s] (I)       | +-Clean cong LA                             0.00%  1347.80 sec  1347.80 sec   0.00 sec   0.00 sec 
[12/09 15:41:47   1760s] (I)       +-Export 3D cong map                          0.33%  1347.83 sec  1347.87 sec   0.03 sec   0.03 sec 
[12/09 15:41:47   1760s] (I)       | +-Export 2D cong map                        0.05%  1347.86 sec  1347.87 sec   0.01 sec   0.00 sec 
[12/09 15:41:47   1760s] (I)       +-Extract Global 3D Wires                     0.51%  1348.35 sec  1348.40 sec   0.05 sec   0.04 sec 
[12/09 15:41:47   1760s] (I)       +-Track Assignment (4T)                      14.71%  1348.40 sec  1349.97 sec   1.57 sec   2.60 sec 
[12/09 15:41:47   1760s] (I)       | +-Initialization                            0.11%  1348.40 sec  1348.41 sec   0.01 sec   0.01 sec 
[12/09 15:41:47   1760s] (I)       | +-Track Assignment Kernel                  14.59%  1348.41 sec  1349.97 sec   1.56 sec   2.59 sec 
[12/09 15:41:47   1760s] (I)       | +-Free Memory                               0.00%  1349.97 sec  1349.97 sec   0.00 sec   0.00 sec 
[12/09 15:41:47   1760s] (I)       +-Export                                     32.59%  1349.97 sec  1353.45 sec   3.48 sec   3.23 sec 
[12/09 15:41:47   1760s] (I)       | +-Export DB wires                          10.30%  1349.97 sec  1351.07 sec   1.10 sec   1.31 sec 
[12/09 15:41:47   1760s] (I)       | | +-Export all nets (4T)                    7.83%  1350.04 sec  1350.88 sec   0.84 sec   0.99 sec 
[12/09 15:41:47   1760s] (I)       | | +-Set wire vias (4T)                      1.81%  1350.88 sec  1351.07 sec   0.19 sec   0.26 sec 
[12/09 15:41:47   1760s] (I)       | +-Report wirelength                         6.75%  1351.07 sec  1351.80 sec   0.72 sec   0.47 sec 
[12/09 15:41:47   1760s] (I)       | +-Update net boxes                          2.62%  1351.80 sec  1352.08 sec   0.28 sec   0.44 sec 
[12/09 15:41:47   1760s] (I)       | +-Update timing                            12.91%  1352.08 sec  1353.45 sec   1.38 sec   1.00 sec 
[12/09 15:41:47   1760s] (I)       +-Postprocess design                          0.00%  1353.45 sec  1353.46 sec   0.00 sec   0.00 sec 
[12/09 15:41:47   1760s] (I)      ======================== Summary by functions =========================
[12/09 15:41:47   1760s] (I)       Lv  Step                                      %       Real        CPU 
[12/09 15:41:47   1760s] (I)      -----------------------------------------------------------------------
[12/09 15:41:47   1760s] (I)        0  Early Global Route kernel           100.00%  10.68 sec  10.85 sec 
[12/09 15:41:47   1760s] (I)        1  Export                               32.59%   3.48 sec   3.23 sec 
[12/09 15:41:47   1760s] (I)        1  Global Routing                       30.47%   3.25 sec   3.16 sec 
[12/09 15:41:47   1760s] (I)        1  Import and model                     16.41%   1.75 sec   1.38 sec 
[12/09 15:41:47   1760s] (I)        1  Track Assignment (4T)                14.71%   1.57 sec   2.60 sec 
[12/09 15:41:47   1760s] (I)        1  Extract Global 3D Wires               0.51%   0.05 sec   0.04 sec 
[12/09 15:41:47   1760s] (I)        1  Export 3D cong map                    0.33%   0.03 sec   0.03 sec 
[12/09 15:41:47   1760s] (I)        1  Postprocess design                    0.00%   0.00 sec   0.00 sec 
[12/09 15:41:47   1760s] (I)        2  Net group 1                          29.67%   3.17 sec   3.08 sec 
[12/09 15:41:47   1760s] (I)        2  Track Assignment Kernel              14.59%   1.56 sec   2.59 sec 
[12/09 15:41:47   1760s] (I)        2  Update timing                        12.91%   1.38 sec   1.00 sec 
[12/09 15:41:47   1760s] (I)        2  Create place DB                      10.33%   1.10 sec   0.88 sec 
[12/09 15:41:47   1760s] (I)        2  Export DB wires                      10.30%   1.10 sec   1.31 sec 
[12/09 15:41:47   1760s] (I)        2  Report wirelength                     6.75%   0.72 sec   0.47 sec 
[12/09 15:41:47   1760s] (I)        2  Create route DB                       5.53%   0.59 sec   0.45 sec 
[12/09 15:41:47   1760s] (I)        2  Update net boxes                      2.62%   0.28 sec   0.44 sec 
[12/09 15:41:47   1760s] (I)        2  Initialization                        0.56%   0.06 sec   0.06 sec 
[12/09 15:41:47   1760s] (I)        2  Others data preparation               0.15%   0.02 sec   0.02 sec 
[12/09 15:41:47   1760s] (I)        2  Export 2D cong map                    0.05%   0.01 sec   0.00 sec 
[12/09 15:41:47   1760s] (I)        2  Create route kernel                   0.04%   0.00 sec   0.00 sec 
[12/09 15:41:47   1760s] (I)        2  Free Memory                           0.00%   0.00 sec   0.00 sec 
[12/09 15:41:47   1760s] (I)        2  Read aux data                         0.00%   0.00 sec   0.00 sec 
[12/09 15:41:47   1760s] (I)        2  Clean cong LA                         0.00%   0.00 sec   0.00 sec 
[12/09 15:41:47   1760s] (I)        3  Phase 1a                             10.52%   1.12 sec   1.15 sec 
[12/09 15:41:47   1760s] (I)        3  Import place data                    10.33%   1.10 sec   0.88 sec 
[12/09 15:41:47   1760s] (I)        3  Phase 1l                              8.95%   0.96 sec   1.09 sec 
[12/09 15:41:47   1760s] (I)        3  Export all nets (4T)                  7.83%   0.84 sec   0.99 sec 
[12/09 15:41:47   1760s] (I)        3  Import route data (4T)                5.52%   0.59 sec   0.45 sec 
[12/09 15:41:47   1760s] (I)        3  Phase 1d                              4.58%   0.49 sec   0.21 sec 
[12/09 15:41:47   1760s] (I)        3  Phase 1b                              3.06%   0.33 sec   0.35 sec 
[12/09 15:41:47   1760s] (I)        3  Set wire vias (4T)                    1.81%   0.19 sec   0.26 sec 
[12/09 15:41:47   1760s] (I)        3  Generate topology (4T)                1.33%   0.14 sec   0.19 sec 
[12/09 15:41:47   1760s] (I)        3  Phase 1c                              0.91%   0.10 sec   0.05 sec 
[12/09 15:41:47   1760s] (I)        3  Phase 1e                              0.01%   0.00 sec   0.00 sec 
[12/09 15:41:47   1760s] (I)        4  Layer assignment (4T)                 8.66%   0.92 sec   1.08 sec 
[12/09 15:41:47   1760s] (I)        4  Read nets                             7.63%   0.81 sec   0.67 sec 
[12/09 15:41:47   1760s] (I)        4  Pattern routing (4T)                  7.22%   0.77 sec   0.89 sec 
[12/09 15:41:47   1760s] (I)        4  Detoured routing                      4.58%   0.49 sec   0.21 sec 
[12/09 15:41:47   1760s] (I)        4  Read instances and placement          3.51%   0.37 sec   0.27 sec 
[12/09 15:41:47   1760s] (I)        4  Monotonic routing (4T)                3.03%   0.32 sec   0.34 sec 
[12/09 15:41:47   1760s] (I)        4  Pattern Routing Avoiding Blockages    1.75%   0.19 sec   0.12 sec 
[12/09 15:41:47   1760s] (I)        4  Read prerouted                        1.71%   0.18 sec   0.15 sec 
[12/09 15:41:47   1760s] (I)        4  Add via demand to 2D                  1.54%   0.16 sec   0.14 sec 
[12/09 15:41:47   1760s] (I)        4  Model blockage capacity               0.92%   0.10 sec   0.09 sec 
[12/09 15:41:47   1760s] (I)        4  Two level Routing                     0.91%   0.10 sec   0.05 sec 
[12/09 15:41:47   1760s] (I)        4  Read blockages ( Layer 2-6 )          0.67%   0.07 sec   0.04 sec 
[12/09 15:41:47   1760s] (I)        4  Read unlegalized nets                 0.54%   0.06 sec   0.04 sec 
[12/09 15:41:47   1760s] (I)        4  Set up via pillars                    0.03%   0.00 sec   0.00 sec 
[12/09 15:41:47   1760s] (I)        4  Initialize 3D grid graph              0.02%   0.00 sec   0.00 sec 
[12/09 15:41:47   1760s] (I)        4  Read blackboxes                       0.00%   0.00 sec   0.00 sec 
[12/09 15:41:47   1760s] (I)        4  Route legalization                    0.00%   0.00 sec   0.00 sec 
[12/09 15:41:47   1760s] (I)        5  Initialize 3D capacity                0.89%   0.10 sec   0.09 sec 
[12/09 15:41:47   1760s] (I)        5  Two Level Routing (Regular)           0.66%   0.07 sec   0.04 sec 
[12/09 15:41:47   1760s] (I)        5  Read instance blockages               0.62%   0.07 sec   0.04 sec 
[12/09 15:41:47   1760s] (I)        5  Two Level Routing (Strong)            0.23%   0.02 sec   0.01 sec 
[12/09 15:41:47   1760s] (I)        5  Read PG blockages                     0.04%   0.00 sec   0.00 sec 
[12/09 15:41:47   1760s] (I)        5  Read clock blockages                  0.00%   0.00 sec   0.00 sec 
[12/09 15:41:47   1760s] (I)        5  Read other blockages                  0.00%   0.00 sec   0.00 sec 
[12/09 15:41:47   1760s] (I)        5  Read routing blockages                0.00%   0.00 sec   0.00 sec 
[12/09 15:41:47   1760s] (I)        5  Read boundary cut boxes               0.00%   0.00 sec   0.00 sec 
[12/09 15:41:47   1760s] Extraction called for design 'toplevel_498' of instances=165968 and nets=157473 using extraction engine 'preRoute' .
[12/09 15:41:47   1760s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/09 15:41:47   1760s] Type 'man IMPEXT-3530' for more detail.
[12/09 15:41:47   1760s] PreRoute RC Extraction called for design toplevel_498.
[12/09 15:41:47   1760s] RC Extraction called in multi-corner(1) mode.
[12/09 15:41:47   1760s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/09 15:41:47   1760s] Type 'man IMPEXT-6197' for more detail.
[12/09 15:41:47   1760s] RCMode: PreRoute
[12/09 15:41:47   1760s]       RC Corner Indexes            0   
[12/09 15:41:47   1760s] Capacitance Scaling Factor   : 1.00000 
[12/09 15:41:47   1760s] Resistance Scaling Factor    : 1.00000 
[12/09 15:41:47   1760s] Clock Cap. Scaling Factor    : 1.00000 
[12/09 15:41:47   1760s] Clock Res. Scaling Factor    : 1.00000 
[12/09 15:41:47   1760s] Shrink Factor                : 1.00000
[12/09 15:41:47   1760s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/09 15:41:47   1760s] **WARN: (IMPEXT-7040):	A vertical wire, passing through or close to location (4000000,0), lies outside of design boundary. Correct the wire routing and rerun extraction.
[12/09 15:41:47   1761s] LayerId::1 widthSet size::1
[12/09 15:41:47   1761s] LayerId::2 widthSet size::1
[12/09 15:41:47   1761s] LayerId::3 widthSet size::1
[12/09 15:41:47   1761s] LayerId::4 widthSet size::1
[12/09 15:41:47   1761s] LayerId::5 widthSet size::1
[12/09 15:41:47   1761s] LayerId::6 widthSet size::1
[12/09 15:41:47   1761s] LayerId::7 widthSet size::1
[12/09 15:41:47   1761s] LayerId::8 widthSet size::1
[12/09 15:41:47   1761s] LayerId::9 widthSet size::1
[12/09 15:41:47   1761s] Updating RC grid for preRoute extraction ...
[12/09 15:41:47   1761s] eee: pegSigSF::1.070000
[12/09 15:41:47   1761s] Initializing multi-corner resistance tables ...
[12/09 15:41:47   1761s] eee: l::1 avDens::0.107317 usedTrk::17600.000000 availTrk::164000.000000 sigTrk::17600.000000
[12/09 15:41:47   1761s] eee: l::2 avDens::0.294960 usedTrk::47193.545318 availTrk::160000.000000 sigTrk::47193.545318
[12/09 15:41:47   1761s] eee: l::3 avDens::0.393312 usedTrk::62969.235029 availTrk::160100.000000 sigTrk::62969.235029
[12/09 15:41:47   1761s] eee: l::4 avDens::0.197239 usedTrk::31578.031763 availTrk::160100.000000 sigTrk::31578.031763
[12/09 15:41:47   1761s] eee: l::5 avDens::0.165688 usedTrk::26675.715009 availTrk::161000.000000 sigTrk::26675.715009
[12/09 15:41:47   1761s] eee: l::6 avDens::0.038641 usedTrk::3991.584998 availTrk::103300.000000 sigTrk::3991.584998
[12/09 15:41:47   1761s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/09 15:41:47   1761s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/09 15:41:47   1761s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/09 15:41:47   1761s] {RT default_rc_corner 0 6 6 0}
[12/09 15:41:48   1761s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.289814 ; uaWl: 1.000000 ; uaWlH: 0.361609 ; aWlH: 0.000000 ; Pmax: 0.859700 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 81 ; 
[12/09 15:41:49   1762s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.7  Real Time: 0:00:02.0  MEM: 3396.180M)
[12/09 15:41:56   1767s] Compute RC Scale Done ...
[12/09 15:41:56   1767s] OPERPROF: Starting HotSpotCal at level 1, MEM:3396.2M, EPOCH TIME: 1670622116.711416
[12/09 15:41:56   1767s] [hotspot] +------------+---------------+---------------+
[12/09 15:41:56   1767s] [hotspot] |            |   max hotspot | total hotspot |
[12/09 15:41:56   1767s] [hotspot] +------------+---------------+---------------+
[12/09 15:41:56   1767s] [hotspot] | normalized |          3.02 |          3.02 |
[12/09 15:41:56   1767s] [hotspot] +------------+---------------+---------------+
[12/09 15:41:56   1767s] Local HotSpot Analysis: normalized max congestion hotspot area = 3.02, normalized total congestion hotspot area = 3.02 (area is in unit of 4 std-cell row bins)
[12/09 15:41:56   1767s] [hotspot] max/total 3.02/3.02, big hotspot (>10) total 0.00
[12/09 15:41:56   1767s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[12/09 15:41:56   1767s] [hotspot] +-----+-------------------------------------+---------------+
[12/09 15:41:56   1767s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/09 15:41:56   1767s] [hotspot] +-----+-------------------------------------+---------------+
[12/09 15:41:56   1767s] [hotspot] |  1  |   624.00   480.00   656.00   512.00 |        3.02   |
[12/09 15:41:56   1767s] [hotspot] +-----+-------------------------------------+---------------+
[12/09 15:41:56   1767s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.031, REAL:0.103, MEM:3396.2M, EPOCH TIME: 1670622116.814788
[12/09 15:41:56   1767s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -numThreads 4 -resetVeryShortNets -rescheduleForAdherence  
[12/09 15:41:56   1767s] Begin: GigaOpt Route Type Constraints Refinement
[12/09 15:41:56   1767s] *** CongRefineRouteType #4 [begin] : totSession cpu/real = 0:29:27.7/0:29:06.3 (1.0), mem = 3396.2M
[12/09 15:41:56   1767s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1318001.14
[12/09 15:41:56   1767s] ### Creating RouteCongInterface, started
[12/09 15:41:57   1768s] 
[12/09 15:41:57   1768s] #optDebug:  {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.8500} {6, 0.200, 0.6214} 
[12/09 15:41:57   1768s] 
[12/09 15:41:57   1768s] #optDebug: {0, 1.000}
[12/09 15:41:57   1768s] ### Creating RouteCongInterface, finished
[12/09 15:41:58   1768s] Updated routing constraints on 0 nets.
[12/09 15:41:58   1768s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1318001.14
[12/09 15:41:58   1768s] Bottom Preferred Layer:
[12/09 15:41:58   1768s] +-----------+------------+----------+
[12/09 15:41:58   1768s] |   Layer   |    CLK     |   Rule   |
[12/09 15:41:58   1768s] +-----------+------------+----------+
[12/09 15:41:58   1768s] | M3 (z=3)  |        359 | default  |
[12/09 15:41:58   1768s] +-----------+------------+----------+
[12/09 15:41:58   1768s] Via Pillar Rule:
[12/09 15:41:58   1768s]     None
[12/09 15:41:58   1768s] *** CongRefineRouteType #4 [finish] : cpu/real = 0:00:00.9/0:00:01.3 (0.7), totSession cpu/real = 0:29:28.6/0:29:07.6 (1.0), mem = 3396.2M
[12/09 15:41:58   1768s] 
[12/09 15:41:58   1768s] =============================================================================================
[12/09 15:41:58   1768s]  Step TAT Report for CongRefineRouteType #4                                     21.10-p004_1
[12/09 15:41:58   1768s] =============================================================================================
[12/09 15:41:58   1768s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/09 15:41:58   1768s] ---------------------------------------------------------------------------------------------
[12/09 15:41:58   1768s] [ RouteCongInterfaceInit ]      1   0:00:01.1  (  85.7 % )     0:00:01.1 /  0:00:00.7    0.7
[12/09 15:41:58   1768s] [ MISC                   ]          0:00:00.2  (  14.3 % )     0:00:00.2 /  0:00:00.2    0.9
[12/09 15:41:58   1768s] ---------------------------------------------------------------------------------------------
[12/09 15:41:58   1768s]  CongRefineRouteType #4 TOTAL       0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:00.9    0.7
[12/09 15:41:58   1768s] ---------------------------------------------------------------------------------------------
[12/09 15:41:58   1768s] 
[12/09 15:41:58   1768s] End: GigaOpt Route Type Constraints Refinement
[12/09 15:41:58   1768s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/09 15:41:58   1768s] #################################################################################
[12/09 15:41:58   1768s] # Design Stage: PreRoute
[12/09 15:41:58   1768s] # Design Name: toplevel_498
[12/09 15:41:58   1768s] # Design Mode: 90nm
[12/09 15:41:58   1768s] # Analysis Mode: MMMC Non-OCV 
[12/09 15:41:58   1768s] # Parasitics Mode: No SPEF/RCDB 
[12/09 15:41:58   1768s] # Signoff Settings: SI Off 
[12/09 15:41:58   1768s] #################################################################################
[12/09 15:42:03   1773s] Topological Sorting (REAL = 0:00:01.0, MEM = 3394.2M, InitMEM = 3394.2M)
[12/09 15:42:05   1776s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'slowView'
[12/09 15:42:05   1776s] Calculate delays in BcWc mode...
[12/09 15:42:06   1776s] Start delay calculation (fullDC) (4 T). (MEM=3394.18)
[12/09 15:42:07   1777s] End AAE Lib Interpolated Model. (MEM=3407.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/09 15:42:23   1806s] Total number of fetched objects 155010
[12/09 15:42:23   1807s] End Timing Check Calculation. (CPU Time=0:00:00.8, Real Time=0:00:00.0)
[12/09 15:42:23   1807s] End delay calculation. (MEM=3432.94 CPU=0:00:25.5 REAL=0:00:13.0)
[12/09 15:42:23   1807s] End delay calculation (fullDC). (MEM=3432.94 CPU=0:00:31.2 REAL=0:00:17.0)
[12/09 15:42:23   1807s] *** CDM Built up (cpu=0:00:38.5  real=0:00:25.0  mem= 3432.9M) ***
[12/09 15:42:28   1811s] Begin: GigaOpt postEco DRV Optimization
[12/09 15:42:28   1811s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 4 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS -max_fanout
[12/09 15:42:28   1811s] *** DrvOpt #7 [begin] : totSession cpu/real = 0:30:11.2/0:29:38.2 (1.0), mem = 3463.9M
[12/09 15:42:29   1811s] Info: 15 top-level, potential tri-state nets excluded from IPO operation.
[12/09 15:42:29   1811s] Info: 359 nets with fixed/cover wires excluded.
[12/09 15:42:29   1811s] Info: 359 clock nets excluded from IPO operation.
[12/09 15:42:29   1811s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1318001.15
[12/09 15:42:29   1811s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/09 15:42:29   1811s] ### Creating PhyDesignMc. totSessionCpu=0:30:12 mem=3463.9M
[12/09 15:42:29   1811s] OPERPROF: Starting DPlace-Init at level 1, MEM:3463.9M, EPOCH TIME: 1670622149.677959
[12/09 15:42:29   1811s] z: 2, totalTracks: 1
[12/09 15:42:29   1811s] z: 4, totalTracks: 1
[12/09 15:42:29   1811s] z: 6, totalTracks: 1
[12/09 15:42:29   1811s] z: 8, totalTracks: 1
[12/09 15:42:29   1811s] All LLGs are deleted
[12/09 15:42:29   1811s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3463.9M, EPOCH TIME: 1670622149.816316
[12/09 15:42:29   1811s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:3463.9M, EPOCH TIME: 1670622149.817315
[12/09 15:42:29   1811s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3463.9M, EPOCH TIME: 1670622149.923399
[12/09 15:42:29   1811s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3463.9M, EPOCH TIME: 1670622149.939691
[12/09 15:42:29   1811s] Core basic site is TSMC65ADV10TSITE
[12/09 15:42:29   1811s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3463.9M, EPOCH TIME: 1670622149.957283
[12/09 15:42:29   1811s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.009, REAL:0.042, MEM:3464.9M, EPOCH TIME: 1670622149.998976
[12/09 15:42:30   1811s] Fast DP-INIT is on for default
[12/09 15:42:30   1811s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.072, REAL:0.146, MEM:3464.9M, EPOCH TIME: 1670622150.086189
[12/09 15:42:30   1812s] 
[12/09 15:42:30   1812s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/09 15:42:30   1812s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.140, REAL:0.269, MEM:3464.9M, EPOCH TIME: 1670622150.191969
[12/09 15:42:30   1812s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=3464.9MB).
[12/09 15:42:30   1812s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.338, REAL:0.587, MEM:3464.9M, EPOCH TIME: 1670622150.264642
[12/09 15:42:31   1813s] TotalInstCnt at PhyDesignMc Initialization: 153,968
[12/09 15:42:31   1813s] ### Creating PhyDesignMc, finished. totSessionCpu=0:30:14 mem=3464.9M
[12/09 15:42:31   1813s] ### Creating RouteCongInterface, started
[12/09 15:42:32   1814s] 
[12/09 15:42:32   1814s] #optDebug:  {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.7135} {6, 0.200, 0.4971} 
[12/09 15:42:32   1814s] 
[12/09 15:42:32   1814s] #optDebug: {0, 1.000}
[12/09 15:42:32   1814s] ### Creating RouteCongInterface, finished
[12/09 15:42:32   1814s] ### Creating LA Mngr. totSessionCpu=0:30:15 mem=3464.9M
[12/09 15:42:32   1814s] ### Creating LA Mngr, finished. totSessionCpu=0:30:15 mem=3464.9M
[12/09 15:42:36   1820s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3558.4M, EPOCH TIME: 1670622156.878007
[12/09 15:42:36   1820s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.004, REAL:0.004, MEM:3558.4M, EPOCH TIME: 1670622156.882065
[12/09 15:42:41   1824s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/09 15:42:41   1824s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/09 15:42:41   1824s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/09 15:42:41   1824s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/09 15:42:41   1824s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/09 15:42:41   1824s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/09 15:42:42   1825s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/09 15:42:42   1825s] Info: violation cost 0.136047 (cap = 0.052422, tran = 0.083625, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/09 15:42:42   1825s] |     2|    17|    -0.00|     3|     3|    -0.00|     0|     0|     0|     0|    28.59|     0.00|       0|       0|       0| 94.77%|          |         |
[12/09 15:42:42   1825s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/09 15:42:42   1825s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/09 15:42:42   1825s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/09 15:42:42   1825s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    28.59|     0.00|       3|       0|       1| 94.77%| 0:00:00.0|  3593.5M|
[12/09 15:42:42   1825s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/09 15:42:42   1825s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/09 15:42:43   1825s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/09 15:42:43   1825s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    28.59|     0.00|       0|       0|       0| 94.77%| 0:00:01.0|  3593.5M|
[12/09 15:42:43   1825s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/09 15:42:43   1825s] 
[12/09 15:42:43   1825s] *** Finish DRV Fixing (cpu=0:00:05.3 real=0:00:07.0 mem=3593.5M) ***
[12/09 15:42:43   1825s] 
[12/09 15:42:43   1825s] Total-nets :: 154994, Stn-nets :: 0, ratio :: 0 %
[12/09 15:42:43   1825s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3482.5M, EPOCH TIME: 1670622163.225360
[12/09 15:42:43   1826s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.047, REAL:0.096, MEM:3230.5M, EPOCH TIME: 1670622163.321590
[12/09 15:42:43   1826s] TotalInstCnt at PhyDesignMc Destruction: 153,971
[12/09 15:42:43   1826s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1318001.15
[12/09 15:42:43   1826s] *** DrvOpt #7 [finish] : cpu/real = 0:00:14.8/0:00:14.5 (1.0), totSession cpu/real = 0:30:26.0/0:29:52.8 (1.0), mem = 3230.5M
[12/09 15:42:43   1826s] 
[12/09 15:42:43   1826s] =============================================================================================
[12/09 15:42:43   1826s]  Step TAT Report for DrvOpt #7                                                  21.10-p004_1
[12/09 15:42:43   1826s] =============================================================================================
[12/09 15:42:43   1826s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/09 15:42:43   1826s] ---------------------------------------------------------------------------------------------
[12/09 15:42:43   1826s] [ SlackTraversorInit     ]      1   0:00:03.8  (  26.2 % )     0:00:03.8 /  0:00:02.9    0.8
[12/09 15:42:43   1826s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/09 15:42:43   1826s] [ PlacerInterfaceInit    ]      1   0:00:01.8  (  12.6 % )     0:00:01.8 /  0:00:02.0    1.1
[12/09 15:42:43   1826s] [ RouteCongInterfaceInit ]      1   0:00:00.9  (   6.1 % )     0:00:00.9 /  0:00:00.7    0.8
[12/09 15:42:43   1826s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/09 15:42:43   1826s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.2    0.8
[12/09 15:42:43   1826s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/09 15:42:43   1826s] [ OptEval                ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.5
[12/09 15:42:43   1826s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/09 15:42:43   1826s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.0    0.5
[12/09 15:42:43   1826s] [ IncrDelayCalc          ]      7   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.0    0.5
[12/09 15:42:43   1826s] [ DrvFindVioNets         ]      3   0:00:01.3  (   9.0 % )     0:00:01.3 /  0:00:01.3    1.0
[12/09 15:42:43   1826s] [ DrvComputeSummary      ]      3   0:00:00.3  (   1.9 % )     0:00:00.3 /  0:00:00.3    1.2
[12/09 15:42:43   1826s] [ IncrTimingUpdate       ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.0    0.6
[12/09 15:42:43   1826s] [ MISC                   ]          0:00:06.2  (  42.8 % )     0:00:06.2 /  0:00:07.4    1.2
[12/09 15:42:43   1826s] ---------------------------------------------------------------------------------------------
[12/09 15:42:43   1826s]  DrvOpt #7 TOTAL                    0:00:14.5  ( 100.0 % )     0:00:14.5 /  0:00:14.8    1.0
[12/09 15:42:43   1826s] ---------------------------------------------------------------------------------------------
[12/09 15:42:43   1826s] 
[12/09 15:42:43   1826s] End: GigaOpt postEco DRV Optimization
[12/09 15:42:43   1826s] **INFO: Flow update: Design timing is met.
[12/09 15:42:43   1826s] Running refinePlace -preserveRouting true -hardFence false
[12/09 15:42:43   1826s] Enhanced MH flow has been turned off for floorplan mode.
[12/09 15:42:43   1826s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3230.5M, EPOCH TIME: 1670622163.383942
[12/09 15:42:43   1826s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3230.5M, EPOCH TIME: 1670622163.384479
[12/09 15:42:43   1826s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3230.5M, EPOCH TIME: 1670622163.384530
[12/09 15:42:43   1826s] z: 2, totalTracks: 1
[12/09 15:42:43   1826s] z: 4, totalTracks: 1
[12/09 15:42:43   1826s] z: 6, totalTracks: 1
[12/09 15:42:43   1826s] z: 8, totalTracks: 1
[12/09 15:42:43   1826s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3230.5M, EPOCH TIME: 1670622163.557204
[12/09 15:42:43   1826s] 
[12/09 15:42:43   1826s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/09 15:42:43   1826s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.161, REAL:0.165, MEM:3230.5M, EPOCH TIME: 1670622163.721716
[12/09 15:42:43   1826s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=3230.5MB).
[12/09 15:42:43   1826s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.352, REAL:0.396, MEM:3230.5M, EPOCH TIME: 1670622163.780554
[12/09 15:42:43   1826s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.352, REAL:0.396, MEM:3230.5M, EPOCH TIME: 1670622163.780591
[12/09 15:42:43   1826s] TDRefine: refinePlace mode is spiral
[12/09 15:42:43   1826s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1318001.12
[12/09 15:42:43   1826s] OPERPROF:   Starting RefinePlace at level 2, MEM:3230.5M, EPOCH TIME: 1670622163.780639
[12/09 15:42:43   1826s] *** Starting refinePlace (0:30:26 mem=3230.5M) ***
[12/09 15:42:43   1826s] Total net bbox length = 2.646e+06 (1.431e+06 1.215e+06) (ext = 2.003e+04)
[12/09 15:42:43   1826s] 
[12/09 15:42:43   1826s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/09 15:42:43   1826s] **WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
[12/09 15:42:44   1826s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[12/09 15:42:44   1826s] Type 'man IMPSP-5140' for more detail.
[12/09 15:42:44   1826s] **WARN: (IMPSP-315):	Found 165971 instances insts with no PG Term connections.
[12/09 15:42:44   1826s] Type 'man IMPSP-315' for more detail.
[12/09 15:42:44   1826s] (I)      Default power domain name = toplevel_498
[12/09 15:42:44   1826s] .Default power domain name = toplevel_498
[12/09 15:42:44   1826s] .
[12/09 15:42:44   1826s] Starting Small incrNP...
[12/09 15:42:44   1826s] User Input Parameters:
[12/09 15:42:44   1826s] - Congestion Driven    : Off
[12/09 15:42:44   1826s] - Timing Driven        : Off
[12/09 15:42:44   1826s] - Area-Violation Based : Off
[12/09 15:42:44   1826s] - Start Rollback Level : -5
[12/09 15:42:44   1826s] - Legalized            : On
[12/09 15:42:44   1826s] - Window Based         : Off
[12/09 15:42:44   1826s] - eDen incr mode       : Off
[12/09 15:42:44   1826s] - Small incr mode      : On
[12/09 15:42:44   1826s] 
[12/09 15:42:44   1826s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:3230.5M, EPOCH TIME: 1670622164.249450
[12/09 15:42:44   1826s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.081, REAL:0.083, MEM:3230.5M, EPOCH TIME: 1670622164.332832
[12/09 15:42:44   1826s] default core: bins with density > 0.750 = 99.69 % ( 1595 / 1600 )
[12/09 15:42:44   1826s] Density distribution unevenness ratio = 1.301%
[12/09 15:42:44   1826s] cost 1.000000, thresh 1.000000
[12/09 15:42:44   1826s] Skipped incrNP (cpu=0:00:00.1, real=0:00:00.0, mem=3230.5M)
[12/09 15:42:44   1826s] End of Small incrNP (cpu=0:00:00.1, real=0:00:00.0)
[12/09 15:42:44   1826s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:3230.5M, EPOCH TIME: 1670622164.333120
[12/09 15:42:44   1826s] Starting refinePlace ...
[12/09 15:42:44   1826s] Default power domain name = toplevel_498
[12/09 15:42:44   1826s] .One DDP V2 for no tweak run.
[12/09 15:42:44   1826s] Default power domain name = toplevel_498
[12/09 15:42:44   1826s] .  Spread Effort: high, pre-route mode, useDDP on.
[12/09 15:42:45   1827s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:01.0, mem=3276.8MB) @(0:30:27 - 0:30:27).
[12/09 15:42:45   1827s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/09 15:42:45   1827s] wireLenOptFixPriorityInst 30701 inst fixed
[12/09 15:42:45   1828s] 
[12/09 15:42:45   1828s] Running Spiral MT with 4 threads  fetchWidth=400 
[12/09 15:42:52   1831s] Move report: legalization moves 3 insts, mean move: 1.87 um, max move: 3.40 um spiral
[12/09 15:42:52   1831s] 	Max move on inst (vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/unpack/FE_OFC1821_unpack_out_ops_5): (354.20, 550.00) --> (355.60, 552.00)
[12/09 15:42:52   1831s] [CPU] RefinePlace/Spiral (cpu=0:00:01.0, real=0:00:01.0)
[12/09 15:42:52   1831s] [CPU] RefinePlace/Commit (cpu=0:00:02.3, real=0:00:06.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:02.3, real=0:00:06.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/09 15:42:52   1831s] [CPU] RefinePlace/Legalization (cpu=0:00:04.1, real=0:00:07.0, mem=3278.2MB) @(0:30:27 - 0:30:32).
[12/09 15:42:52   1831s] Move report: Detail placement moves 3 insts, mean move: 1.87 um, max move: 3.40 um 
[12/09 15:42:52   1831s] 	Max move on inst (vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/unpack/FE_OFC1821_unpack_out_ops_5): (354.20, 550.00) --> (355.60, 552.00)
[12/09 15:42:52   1831s] 	Runtime: CPU: 0:00:04.8 REAL: 0:00:08.0 MEM: 3278.2MB
[12/09 15:42:52   1831s] Statistics of distance of Instance movement in refine placement:
[12/09 15:42:52   1831s]   maximum (X+Y) =         3.40 um
[12/09 15:42:52   1831s]   inst (vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/unpack/FE_OFC1821_unpack_out_ops_5) with max move: (354.2, 550) -> (355.6, 552)
[12/09 15:42:52   1831s]   mean    (X+Y) =         1.87 um
[12/09 15:42:52   1831s] Summary Report:
[12/09 15:42:52   1831s] Instances move: 3 (out of 153613 movable)
[12/09 15:42:52   1831s] Instances flipped: 0
[12/09 15:42:52   1831s] Mean displacement: 1.87 um
[12/09 15:42:52   1831s] Max displacement: 3.40 um (Instance: vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/unpack/FE_OFC1821_unpack_out_ops_5) (354.2, 550) -> (355.6, 552)
[12/09 15:42:52   1831s] 	Length: 4 sites, height: 1 rows, site name: TSMC65ADV10TSITE, cell type: BUFX1MA10TR
[12/09 15:42:52   1831s] Total instances moved : 3
[12/09 15:42:52   1831s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:4.811, REAL:8.402, MEM:3278.2M, EPOCH TIME: 1670622172.734895
[12/09 15:42:52   1831s] Total net bbox length = 2.646e+06 (1.431e+06 1.215e+06) (ext = 2.003e+04)
[12/09 15:42:52   1831s] Runtime: CPU: 0:00:05.2 REAL: 0:00:09.0 MEM: 3278.2MB
[12/09 15:42:52   1831s] [CPU] RefinePlace/total (cpu=0:00:05.2, real=0:00:09.0, mem=3278.2MB) @(0:30:26 - 0:30:32).
[12/09 15:42:52   1831s] *** Finished refinePlace (0:30:32 mem=3278.2M) ***
[12/09 15:42:52   1831s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1318001.12
[12/09 15:42:52   1831s] OPERPROF:   Finished RefinePlace at level 2, CPU:5.358, REAL:9.184, MEM:3278.2M, EPOCH TIME: 1670622172.964440
[12/09 15:42:52   1831s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3278.2M, EPOCH TIME: 1670622172.964474
[12/09 15:42:53   1831s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.033, REAL:0.060, MEM:3222.2M, EPOCH TIME: 1670622173.024661
[12/09 15:42:53   1831s] OPERPROF: Finished RefinePlace2 at level 1, CPU:5.743, REAL:9.641, MEM:3222.2M, EPOCH TIME: 1670622173.024799
[12/09 15:42:53   1831s] **INFO: Flow update: Design timing is met.
[12/09 15:42:53   1831s] **INFO: Flow update: Design timing is met.
[12/09 15:42:53   1832s] OPERPROF: Starting checkPlace at level 1, MEM:3222.2M, EPOCH TIME: 1670622173.538766
[12/09 15:42:53   1832s] z: 2, totalTracks: 1
[12/09 15:42:53   1832s] z: 4, totalTracks: 1
[12/09 15:42:53   1832s] z: 6, totalTracks: 1
[12/09 15:42:53   1832s] z: 8, totalTracks: 1
[12/09 15:42:53   1832s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3222.2M, EPOCH TIME: 1670622173.619011
[12/09 15:42:53   1832s] 
[12/09 15:42:53   1832s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/09 15:42:53   1832s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.190, REAL:0.192, MEM:3222.2M, EPOCH TIME: 1670622173.811261
[12/09 15:42:53   1832s] Begin checking placement ... (start mem=3222.2M, init mem=3222.2M)
[12/09 15:42:54   1832s] 
[12/09 15:42:54   1832s] Running CheckPlace using 4 threads!...
[12/09 15:42:55   1835s] 
[12/09 15:42:55   1835s] ...checkPlace MT is done!
[12/09 15:42:55   1835s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3226.2M, EPOCH TIME: 1670622175.646323
[12/09 15:42:55   1835s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.078, REAL:0.090, MEM:3226.2M, EPOCH TIME: 1670622175.736656
[12/09 15:42:55   1835s] *info: Placed = 165971         (Fixed = 12358)
[12/09 15:42:55   1835s] *info: Unplaced = 0           
[12/09 15:42:55   1835s] Placement Density:94.77%(593192/625920)
[12/09 15:42:55   1835s] Placement Density (including fixed std cells):94.89%(607272/640000)
[12/09 15:42:55   1835s] All LLGs are deleted
[12/09 15:42:55   1835s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3226.2M, EPOCH TIME: 1670622175.818058
[12/09 15:42:55   1835s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.060, REAL:0.104, MEM:3226.2M, EPOCH TIME: 1670622175.922517
[12/09 15:42:55   1835s] Finished checkPlace (total: cpu=0:00:03.5, real=0:00:02.0; vio checks: cpu=0:00:03.1, real=0:00:02.0; mem=3226.2M)
[12/09 15:42:55   1835s] OPERPROF: Finished checkPlace at level 1, CPU:3.508, REAL:2.393, MEM:3226.2M, EPOCH TIME: 1670622175.931914
[12/09 15:42:55   1835s] #optDebug: fT-D <X 1 0 0 0>
[12/09 15:42:55   1835s] Register exp ratio and priority group on 0 nets on 154994 nets : 
[12/09 15:42:58   1837s] 
[12/09 15:42:58   1837s] Active setup views:
[12/09 15:42:58   1837s]  slowView
[12/09 15:42:58   1837s]   Dominating endpoints: 0
[12/09 15:42:58   1837s]   Dominating TNS: -0.000
[12/09 15:42:58   1837s] 
[12/09 15:42:59   1838s] Extraction called for design 'toplevel_498' of instances=165971 and nets=157476 using extraction engine 'preRoute' .
[12/09 15:42:59   1838s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/09 15:42:59   1838s] Type 'man IMPEXT-3530' for more detail.
[12/09 15:42:59   1838s] PreRoute RC Extraction called for design toplevel_498.
[12/09 15:42:59   1838s] RC Extraction called in multi-corner(1) mode.
[12/09 15:42:59   1838s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/09 15:42:59   1838s] Type 'man IMPEXT-6197' for more detail.
[12/09 15:42:59   1838s] RCMode: PreRoute
[12/09 15:42:59   1838s]       RC Corner Indexes            0   
[12/09 15:42:59   1838s] Capacitance Scaling Factor   : 1.00000 
[12/09 15:42:59   1838s] Resistance Scaling Factor    : 1.00000 
[12/09 15:42:59   1838s] Clock Cap. Scaling Factor    : 1.00000 
[12/09 15:42:59   1838s] Clock Res. Scaling Factor    : 1.00000 
[12/09 15:42:59   1838s] Shrink Factor                : 1.00000
[12/09 15:42:59   1838s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/09 15:42:59   1838s] **WARN: (IMPEXT-7040):	A vertical wire, passing through or close to location (4000000,0), lies outside of design boundary. Correct the wire routing and rerun extraction.
[12/09 15:43:00   1838s] LayerId::1 widthSet size::1
[12/09 15:43:00   1838s] LayerId::2 widthSet size::1
[12/09 15:43:00   1838s] LayerId::3 widthSet size::1
[12/09 15:43:00   1838s] LayerId::4 widthSet size::1
[12/09 15:43:00   1838s] LayerId::5 widthSet size::1
[12/09 15:43:00   1838s] LayerId::6 widthSet size::1
[12/09 15:43:00   1838s] LayerId::7 widthSet size::1
[12/09 15:43:00   1838s] LayerId::8 widthSet size::1
[12/09 15:43:00   1838s] LayerId::9 widthSet size::1
[12/09 15:43:00   1838s] Updating RC grid for preRoute extraction ...
[12/09 15:43:00   1838s] eee: pegSigSF::1.070000
[12/09 15:43:00   1838s] Initializing multi-corner resistance tables ...
[12/09 15:43:00   1838s] eee: l::1 avDens::0.107317 usedTrk::17600.000100 availTrk::164000.000000 sigTrk::17600.000100
[12/09 15:43:00   1838s] eee: l::2 avDens::0.294960 usedTrk::47193.545318 availTrk::160000.000000 sigTrk::47193.545318
[12/09 15:43:00   1838s] eee: l::3 avDens::0.393312 usedTrk::62969.235029 availTrk::160100.000000 sigTrk::62969.235029
[12/09 15:43:00   1838s] eee: l::4 avDens::0.197239 usedTrk::31578.031763 availTrk::160100.000000 sigTrk::31578.031763
[12/09 15:43:00   1838s] eee: l::5 avDens::0.165688 usedTrk::26675.715009 availTrk::161000.000000 sigTrk::26675.715009
[12/09 15:43:00   1838s] eee: l::6 avDens::0.038641 usedTrk::3991.584998 availTrk::103300.000000 sigTrk::3991.584998
[12/09 15:43:00   1838s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/09 15:43:00   1838s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/09 15:43:00   1838s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/09 15:43:00   1838s] {RT default_rc_corner 0 6 6 0}
[12/09 15:43:00   1838s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.289814 ; uaWl: 1.000000 ; uaWlH: 0.361609 ; aWlH: 0.000000 ; Pmax: 0.859700 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 81 ; 
[12/09 15:43:02   1839s] PreRoute RC Extraction DONE (CPU Time: 0:00:01.6  Real Time: 0:00:03.0  MEM: 3308.633M)
[12/09 15:43:02   1839s] Starting delay calculation for Setup views
[12/09 15:43:02   1839s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/09 15:43:02   1840s] #################################################################################
[12/09 15:43:02   1840s] # Design Stage: PreRoute
[12/09 15:43:02   1840s] # Design Name: toplevel_498
[12/09 15:43:02   1840s] # Design Mode: 90nm
[12/09 15:43:02   1840s] # Analysis Mode: MMMC Non-OCV 
[12/09 15:43:02   1840s] # Parasitics Mode: No SPEF/RCDB 
[12/09 15:43:02   1840s] # Signoff Settings: SI Off 
[12/09 15:43:02   1840s] #################################################################################
[12/09 15:43:06   1845s] Topological Sorting (REAL = 0:00:01.0, MEM = 3306.6M, InitMEM = 3306.6M)
[12/09 15:43:08   1847s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'slowView'
[12/09 15:43:08   1847s] Calculate delays in BcWc mode...
[12/09 15:43:08   1847s] Start delay calculation (fullDC) (4 T). (MEM=3306.63)
[12/09 15:43:10   1848s] End AAE Lib Interpolated Model. (MEM=3320.16 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/09 15:43:26   1877s] Total number of fetched objects 155013
[12/09 15:43:27   1878s] End Timing Check Calculation. (CPU Time=0:00:00.8, Real Time=0:00:01.0)
[12/09 15:43:27   1878s] End delay calculation. (MEM=3364.96 CPU=0:00:25.2 REAL=0:00:14.0)
[12/09 15:43:27   1878s] End delay calculation (fullDC). (MEM=3364.96 CPU=0:00:30.9 REAL=0:00:19.0)
[12/09 15:43:27   1878s] *** CDM Built up (cpu=0:00:38.2  real=0:00:25.0  mem= 3365.0M) ***
[12/09 15:43:31   1882s] *** Done Building Timing Graph (cpu=0:00:42.3 real=0:00:29.0 totSessionCpu=0:31:22 mem=3396.0M)
[12/09 15:43:33   1883s] Reported timing to dir ./timingReports
[12/09 15:43:33   1883s] **optDesign ... cpu = 0:04:31, real = 0:04:36, mem = 2773.3M, totSessionCpu=0:31:24 **
[12/09 15:43:33   1883s] All LLGs are deleted
[12/09 15:43:33   1883s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3210.0M, EPOCH TIME: 1670622213.257691
[12/09 15:43:33   1883s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:3210.0M, EPOCH TIME: 1670622213.258541
[12/09 15:43:33   1883s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3210.0M, EPOCH TIME: 1670622213.332086
[12/09 15:43:33   1883s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3210.0M, EPOCH TIME: 1670622213.338030
[12/09 15:43:33   1883s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3210.0M, EPOCH TIME: 1670622213.349219
[12/09 15:43:33   1883s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.013, REAL:0.012, MEM:3211.0M, EPOCH TIME: 1670622213.361427
[12/09 15:43:33   1883s] Fast DP-INIT is on for default
[12/09 15:43:33   1883s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.075, REAL:0.105, MEM:3211.0M, EPOCH TIME: 1670622213.443084
[12/09 15:43:33   1883s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.143, REAL:0.222, MEM:3211.0M, EPOCH TIME: 1670622213.553980
[12/09 15:43:52   1898s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | default |  CLOCK  |
+--------------------+---------+---------+---------+
|           WNS (ns):| 28.585  | 28.585  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |   N/A   |
|          All Paths:|  32088  |  32088  |   N/A   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 94.771%
Routing Overflow: 0.03% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:04:46, real = 0:04:55, mem = 2794.7M, totSessionCpu=0:31:39 **
[12/09 15:43:52   1898s] 
[12/09 15:43:52   1898s] TimeStamp Deleting Cell Server Begin ...
[12/09 15:43:52   1898s] Deleting Lib Analyzer.
[12/09 15:43:52   1898s] 
[12/09 15:43:52   1898s] TimeStamp Deleting Cell Server End ...
[12/09 15:43:52   1899s] *** Finished optDesign ***
[12/09 15:43:52   1899s] 
[12/09 15:43:52   1899s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:05:58 real=  0:06:20)
[12/09 15:43:52   1899s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:11.8 real=0:00:14.1)
[12/09 15:43:52   1899s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:37.9 real=0:00:41.5)
[12/09 15:43:52   1899s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=  0:01:03 real=0:00:55.4)
[12/09 15:43:52   1899s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/09 15:43:52   1899s] Info: pop threads available for lower-level modules during optimization.
[12/09 15:43:53   1899s] Info: Destroy the CCOpt slew target map.
[12/09 15:43:53   1899s] clean pInstBBox. size 0
[12/09 15:43:53   1899s] All LLGs are deleted
[12/09 15:43:53   1899s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3210.5M, EPOCH TIME: 1670622233.056523
[12/09 15:43:53   1899s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.003, REAL:0.003, MEM:3210.5M, EPOCH TIME: 1670622233.060003
[12/09 15:43:53   1899s] *** optDesign #2 [finish] : cpu/real = 0:04:46.1/0:04:55.3 (1.0), totSession cpu/real = 0:31:39.1/0:31:02.5 (1.0), mem = 3210.5M
[12/09 15:43:53   1899s] 
[12/09 15:43:53   1899s] =============================================================================================
[12/09 15:43:53   1899s]  Final TAT Report for optDesign #2                                              21.10-p004_1
[12/09 15:43:53   1899s] =============================================================================================
[12/09 15:43:53   1899s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/09 15:43:53   1899s] ---------------------------------------------------------------------------------------------
[12/09 15:43:53   1899s] [ InitOpt                ]      1   0:00:56.3  (  19.1 % )     0:01:07.8 /  0:00:55.6    0.8
[12/09 15:43:53   1899s] [ GlobalOpt              ]      1   0:00:13.3  (   4.5 % )     0:00:13.3 /  0:00:11.2    0.8
[12/09 15:43:53   1899s] [ DrvOpt                 ]      2   0:00:21.8  (   7.4 % )     0:00:21.8 /  0:00:23.2    1.1
[12/09 15:43:53   1899s] [ AreaOpt                ]      1   0:00:27.1  (   9.2 % )     0:00:37.2 /  0:00:34.3    0.9
[12/09 15:43:53   1899s] [ ViewPruning            ]      8   0:00:02.2  (   0.7 % )     0:00:02.2 /  0:00:01.6    0.7
[12/09 15:43:53   1899s] [ OptSummaryReport       ]      2   0:00:01.1  (   0.4 % )     0:00:31.1 /  0:00:25.8    0.8
[12/09 15:43:53   1899s] [ DrvReport              ]      2   0:00:12.1  (   4.1 % )     0:00:12.1 /  0:00:08.5    0.7
[12/09 15:43:53   1899s] [ CongRefineRouteType    ]      2   0:00:04.3  (   1.4 % )     0:00:04.3 /  0:00:03.5    0.8
[12/09 15:43:53   1899s] [ SlackTraversorInit     ]      4   0:00:05.4  (   1.8 % )     0:00:05.4 /  0:00:04.3    0.8
[12/09 15:43:53   1899s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.1
[12/09 15:43:53   1899s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/09 15:43:53   1899s] [ PlacerInterfaceInit    ]      1   0:00:01.7  (   0.6 % )     0:00:01.7 /  0:00:02.0    1.2
[12/09 15:43:53   1899s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/09 15:43:53   1899s] [ ReportTranViolation    ]      2   0:00:03.4  (   1.2 % )     0:00:03.4 /  0:00:02.3    0.7
[12/09 15:43:53   1899s] [ ReportCapViolation     ]      2   0:00:02.0  (   0.7 % )     0:00:02.0 /  0:00:02.1    1.0
[12/09 15:43:53   1899s] [ ReportFanoutViolation  ]      2   0:00:02.0  (   0.7 % )     0:00:02.0 /  0:00:01.6    0.8
[12/09 15:43:53   1899s] [ CheckPlace             ]      1   0:00:02.4  (   0.8 % )     0:00:02.4 /  0:00:03.5    1.5
[12/09 15:43:53   1899s] [ RefinePlace            ]      2   0:00:19.8  (   6.7 % )     0:00:19.8 /  0:00:13.8    0.7
[12/09 15:43:53   1899s] [ EarlyGlobalRoute       ]      1   0:00:10.7  (   3.6 % )     0:00:10.7 /  0:00:10.8    1.0
[12/09 15:43:53   1899s] [ ExtractRC              ]      2   0:00:04.2  (   1.4 % )     0:00:04.2 /  0:00:03.3    0.8
[12/09 15:43:53   1899s] [ TimingUpdate           ]      4   0:00:18.4  (   6.2 % )     0:00:43.9 /  0:00:55.9    1.3
[12/09 15:43:53   1899s] [ FullDelayCalc          ]      2   0:00:43.3  (  14.7 % )     0:00:43.3 /  0:01:09.9    1.6
[12/09 15:43:53   1899s] [ TimingReport           ]      2   0:00:01.1  (   0.4 % )     0:00:01.1 /  0:00:01.4    1.2
[12/09 15:43:53   1899s] [ GenerateReports        ]      1   0:00:02.8  (   0.9 % )     0:00:02.8 /  0:00:01.7    0.6
[12/09 15:43:53   1899s] [ MISC                   ]          0:00:40.1  (  13.6 % )     0:00:40.1 /  0:00:31.9    0.8
[12/09 15:43:53   1899s] ---------------------------------------------------------------------------------------------
[12/09 15:43:53   1899s]  optDesign #2 TOTAL                 0:04:55.3  ( 100.0 % )     0:04:55.3 /  0:04:46.1    1.0
[12/09 15:43:53   1899s] ---------------------------------------------------------------------------------------------
[12/09 15:43:53   1899s] 
[12/09 15:43:53   1899s] <CMD> optDesign -postCTS -drv
[12/09 15:43:53   1899s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2735.1M, totSessionCpu=0:31:39 **
[12/09 15:43:53   1899s] **WARN: (IMPOPT-576):	16 nets have unplaced terms. 
[12/09 15:43:53   1899s] **INFO: User settings:
[12/09 15:43:53   1899s] setDesignMode -topRoutingLayer               M6
[12/09 15:43:53   1899s] setExtractRCMode -engine                     preRoute
[12/09 15:43:53   1899s] setUsefulSkewMode -ecoRoute                  false
[12/09 15:43:53   1899s] setDelayCalMode -enable_high_fanout          true
[12/09 15:43:53   1899s] setDelayCalMode -engine                      aae
[12/09 15:43:53   1899s] setDelayCalMode -ignoreNetLoad               false
[12/09 15:43:53   1899s] setDelayCalMode -socv_accuracy_mode          low
[12/09 15:43:53   1899s] setOptMode -activeSetupViews                 { slowView }
[12/09 15:43:53   1899s] setOptMode -allEndPoints                     true
[12/09 15:43:53   1899s] setOptMode -autoSetupViews                   { slowView}
[12/09 15:43:53   1899s] setOptMode -autoTDGRSetupViews               { slowView}
[12/09 15:43:53   1899s] setOptMode -drcMargin                        0
[12/09 15:43:53   1899s] setOptMode -effort                           high
[12/09 15:43:53   1899s] setOptMode -fixDrc                           true
[12/09 15:43:53   1899s] setOptMode -fixFanoutLoad                    true
[12/09 15:43:53   1899s] setOptMode -fixHoldAllowSetupTnsDegrade      false
[12/09 15:43:53   1899s] setOptMode -leakagePowerEffort               none
[12/09 15:43:53   1899s] setOptMode -preserveAllSequential            false
[12/09 15:43:53   1899s] setOptMode -preserveAssertions               false
[12/09 15:43:53   1899s] setOptMode -setupTargetSlack                 0
[12/09 15:43:53   1899s] setPlaceMode -place_design_floorplan_mode    true
[12/09 15:43:53   1899s] setPlaceMode -place_global_clock_gate_aware  false
[12/09 15:43:53   1899s] setPlaceMode -place_global_cong_effort       high
[12/09 15:43:53   1899s] setPlaceMode -place_global_place_io_pins     false
[12/09 15:43:53   1899s] setPlaceMode -timingDriven                   true
[12/09 15:43:53   1899s] setAnalysisMode -analysisType                bcwc
[12/09 15:43:53   1899s] setAnalysisMode -checkType                   setup
[12/09 15:43:53   1899s] setAnalysisMode -clkSrcPath                  true
[12/09 15:43:53   1899s] setAnalysisMode -clockPropagation            sdcControl
[12/09 15:43:53   1899s] setRouteMode -earlyGlobalMaxRouteLayer       6
[12/09 15:43:53   1899s] setRouteMode -earlyGlobalMinRouteLayer       2
[12/09 15:43:53   1899s] 
[12/09 15:43:53   1899s] **INFO: Enabling NR-eGR flow for DRV Fixing.
[12/09 15:43:53   1899s] 
[12/09 15:43:53   1899s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/09 15:43:53   1899s] Summary for sequential cells identification: 
[12/09 15:43:53   1899s]   Identified SBFF number: 148
[12/09 15:43:53   1899s]   Identified MBFF number: 0
[12/09 15:43:53   1899s]   Identified SB Latch number: 0
[12/09 15:43:53   1899s]   Identified MB Latch number: 0
[12/09 15:43:53   1899s]   Not identified SBFF number: 0
[12/09 15:43:53   1899s]   Not identified MBFF number: 0
[12/09 15:43:53   1899s]   Not identified SB Latch number: 0
[12/09 15:43:53   1899s]   Not identified MB Latch number: 0
[12/09 15:43:53   1899s]   Number of sequential cells which are not FFs: 106
[12/09 15:43:53   1899s]  Visiting view : slowView
[12/09 15:43:53   1899s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/09 15:43:53   1899s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/09 15:43:53   1899s]  Visiting view : fastView
[12/09 15:43:53   1899s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/09 15:43:53   1899s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/09 15:43:53   1899s] TLC MultiMap info (StdDelay):
[12/09 15:43:53   1899s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/09 15:43:53   1899s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/09 15:43:53   1899s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/09 15:43:53   1899s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/09 15:43:53   1899s]  Setting StdDelay to: 15.6ps
[12/09 15:43:53   1899s] 
[12/09 15:43:53   1899s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/09 15:43:53   1899s] info: unfix 1 clock instance placement location
[12/09 15:43:53   1899s] info: this clock instance will be remarked as fixed at the end of optimiztion
[12/09 15:43:53   1899s] Need call spDPlaceInit before registerPrioInstLoc.
[12/09 15:43:53   1899s] [EEQ-INFO] #EEQ #Cell
[12/09 15:43:53   1899s] [EEQ-INFO] 1    868
[12/09 15:43:53   1899s] [EEQ-INFO] Opt(LEF/DEF) master EEQ cnt: 868(868)
[12/09 15:43:53   1899s] *** optDesign #3 [begin] : totSession cpu/real = 0:31:39.4/0:31:03.1 (1.0), mem = 3161.5M
[12/09 15:43:53   1899s] *** InitOpt #4 [begin] : totSession cpu/real = 0:31:39.4/0:31:03.1 (1.0), mem = 3161.5M
[12/09 15:43:53   1899s] GigaOpt running with 4 threads.
[12/09 15:43:53   1899s] Info: 4 threads available for lower-level modules during optimization.
[12/09 15:43:53   1899s] OPERPROF: Starting DPlace-Init at level 1, MEM:3161.5M, EPOCH TIME: 1670622233.927688
[12/09 15:43:53   1899s] z: 2, totalTracks: 1
[12/09 15:43:53   1899s] z: 4, totalTracks: 1
[12/09 15:43:53   1899s] z: 6, totalTracks: 1
[12/09 15:43:53   1899s] z: 8, totalTracks: 1
[12/09 15:43:53   1899s] #spOpts: VtWidth mergeVia=F 
[12/09 15:43:54   1899s] All LLGs are deleted
[12/09 15:43:54   1899s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3161.5M, EPOCH TIME: 1670622234.018104
[12/09 15:43:54   1899s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.015, MEM:3161.5M, EPOCH TIME: 1670622234.032969
[12/09 15:43:54   1899s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3161.5M, EPOCH TIME: 1670622234.096169
[12/09 15:43:54   1899s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3161.5M, EPOCH TIME: 1670622234.102176
[12/09 15:43:54   1899s] Core basic site is TSMC65ADV10TSITE
[12/09 15:43:54   1899s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3161.5M, EPOCH TIME: 1670622234.113595
[12/09 15:43:54   1899s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.017, REAL:0.020, MEM:3170.2M, EPOCH TIME: 1670622234.133838
[12/09 15:43:54   1899s] Fast DP-INIT is on for default
[12/09 15:43:54   1899s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.078, REAL:0.086, MEM:3163.0M, EPOCH TIME: 1670622234.188088
[12/09 15:43:54   1899s] 
[12/09 15:43:54   1899s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/09 15:43:54   1899s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.146, REAL:0.154, MEM:3163.0M, EPOCH TIME: 1670622234.249824
[12/09 15:43:54   1899s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:01.0, mem=3163.0MB).
[12/09 15:43:54   1899s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.386, REAL:0.414, MEM:3163.0M, EPOCH TIME: 1670622234.341269
[12/09 15:43:54   1899s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3163.0M, EPOCH TIME: 1670622234.341633
[12/09 15:43:54   1899s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.028, REAL:0.033, MEM:3159.0M, EPOCH TIME: 1670622234.374715
[12/09 15:43:54   1900s] 
[12/09 15:43:54   1900s] Creating Lib Analyzer ...
[12/09 15:43:54   1900s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/09 15:43:54   1900s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/09 15:43:54   1900s] Total number of usable buffers from Lib Analyzer: 74 ( BUFX1MA10TR BUFX1BA10TR BUFX0P8MA10TR BUFX0P8BA10TR BUFX0P7MA10TR BUFX0P7BA10TR BUFHX1MA10TR BUFHX0P8MA10TR BUFHX0P7MA10TR BUFX2MA10TR BUFX2BA10TR BUFX1P7MA10TR BUFX1P7BA10TR BUFX1P4MA10TR BUFX1P4BA10TR BUFX1P2MA10TR BUFX1P2BA10TR BUFHX1P7MA10TR BUFHX1P4MA10TR BUFHX1P2MA10TR BUFX3MA10TR BUFX3BA10TR BUFX2P5MA10TR BUFX2P5BA10TR BUFHX2MA10TR FRICGX1BA10TR FRICGX0P8BA10TR FRICGX0P7BA10TR FRICGX0P6BA10TR FRICGX0P5BA10TR BUFHX3MA10TR BUFHX2P5MA10TR FRICGX2BA10TR FRICGX1P7BA10TR FRICGX1P4BA10TR FRICGX1P2BA10TR BUFX4MA10TR BUFX4BA10TR BUFX3P5MA10TR BUFX3P5BA10TR FRICGX3BA10TR FRICGX2P5BA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFHX3P5MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR FRICGX4BA10TR FRICGX3P5BA10TR BUFHX6MA10TR FRICGX5BA10TR BUFX7P5MA10TR BUFX7P5BA10TR FRICGX6BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR FRICGX7P5BA10TR BUFX11MA10TR BUFX11BA10TR BUFHX9MA10TR FRICGX9BA10TR BUFX13MA10TR BUFX13BA10TR BUFHX11MA10TR FRICGX11BA10TR FRICGX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX13MA10TR FRICGX16BA10TR BUFHX16MA10TR)
[12/09 15:43:54   1900s] Total number of usable inverters from Lib Analyzer: 40 ( INVX1MA10TR INVX1BA10TR INVX0P8MA10TR INVX0P8BA10TR INVX0P7MA10TR INVX0P7BA10TR INVX0P6MA10TR INVX0P6BA10TR INVX0P5MA10TR INVX0P5BA10TR INVX2MA10TR INVX2BA10TR INVX1P7MA10TR INVX1P7BA10TR INVX1P4MA10TR INVX1P4BA10TR INVX1P2MA10TR INVX1P2BA10TR INVX3MA10TR INVX3BA10TR INVX2P5MA10TR INVX2P5BA10TR INVX4MA10TR INVX4BA10TR INVX3P5MA10TR INVX3P5BA10TR INVX5MA10TR INVX5BA10TR INVX6MA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9MA10TR INVX9BA10TR INVX11MA10TR INVX11BA10TR INVX13MA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/09 15:43:54   1900s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/09 15:43:54   1900s] 
[12/09 15:43:54   1900s] {RT default_rc_corner 0 6 6 0}
[12/09 15:43:56   1902s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:31:42 mem=3165.0M
[12/09 15:43:56   1902s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:31:42 mem=3165.0M
[12/09 15:43:56   1902s] Creating Lib Analyzer, finished. 
[12/09 15:43:56   1902s] **WARN: (IMPOPT-665):	gpio_pins[9] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 15:43:56   1902s] Type 'man IMPOPT-665' for more detail.
[12/09 15:43:56   1902s] **WARN: (IMPOPT-665):	gpio_pins[8] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 15:43:56   1902s] Type 'man IMPOPT-665' for more detail.
[12/09 15:43:56   1902s] **WARN: (IMPOPT-665):	gpio_pins[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 15:43:56   1902s] Type 'man IMPOPT-665' for more detail.
[12/09 15:43:56   1902s] **WARN: (IMPOPT-665):	gpio_pins[6] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 15:43:56   1902s] Type 'man IMPOPT-665' for more detail.
[12/09 15:43:56   1902s] **WARN: (IMPOPT-665):	gpio_pins[5] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 15:43:56   1902s] Type 'man IMPOPT-665' for more detail.
[12/09 15:43:56   1902s] **WARN: (IMPOPT-665):	gpio_pins[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 15:43:56   1902s] Type 'man IMPOPT-665' for more detail.
[12/09 15:43:56   1902s] **WARN: (IMPOPT-665):	gpio_pins[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 15:43:56   1902s] Type 'man IMPOPT-665' for more detail.
[12/09 15:43:56   1902s] **WARN: (IMPOPT-665):	gpio_pins[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 15:43:56   1902s] Type 'man IMPOPT-665' for more detail.
[12/09 15:43:56   1902s] **WARN: (IMPOPT-665):	gpio_pins[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 15:43:56   1902s] Type 'man IMPOPT-665' for more detail.
[12/09 15:43:56   1902s] **WARN: (IMPOPT-665):	gpio_pins[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 15:43:56   1902s] Type 'man IMPOPT-665' for more detail.
[12/09 15:43:56   1902s] **WARN: (IMPOPT-665):	external_qspi_pins[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 15:43:56   1902s] Type 'man IMPOPT-665' for more detail.
[12/09 15:43:56   1902s] **WARN: (IMPOPT-665):	external_qspi_pins[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 15:43:56   1902s] Type 'man IMPOPT-665' for more detail.
[12/09 15:43:56   1902s] **WARN: (IMPOPT-665):	external_qspi_pins[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 15:43:56   1902s] Type 'man IMPOPT-665' for more detail.
[12/09 15:43:56   1902s] **WARN: (IMPOPT-665):	external_qspi_pins[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 15:43:56   1902s] Type 'man IMPOPT-665' for more detail.
[12/09 15:43:56   1902s] **WARN: (IMPOPT-665):	external_qspi_ck_o : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 15:43:56   1902s] Type 'man IMPOPT-665' for more detail.
[12/09 15:43:56   1902s] **WARN: (IMPOPT-665):	external_qspi_cs_o : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 15:43:56   1902s] Type 'man IMPOPT-665' for more detail.
[12/09 15:43:57   1902s] **optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 2732.3M, totSessionCpu=0:31:43 **
[12/09 15:43:57   1902s] *** optDesign -postCTS ***
[12/09 15:43:57   1902s] DRC Margin: user margin 0.0; extra margin 0.2
[12/09 15:43:57   1902s] Hold Target Slack: user slack 0
[12/09 15:43:57   1902s] Setup Target Slack: user slack 0; extra slack 0.0
[12/09 15:43:57   1902s] setUsefulSkewMode -ecoRoute false
[12/09 15:43:57   1902s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3165.0M, EPOCH TIME: 1670622237.600821
[12/09 15:43:57   1903s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.097, REAL:0.099, MEM:3165.0M, EPOCH TIME: 1670622237.699324
[12/09 15:43:57   1903s] 
[12/09 15:43:57   1903s] TimeStamp Deleting Cell Server Begin ...
[12/09 15:43:57   1903s] Deleting Lib Analyzer.
[12/09 15:43:57   1903s] 
[12/09 15:43:57   1903s] TimeStamp Deleting Cell Server End ...
[12/09 15:43:57   1903s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/09 15:43:57   1903s] 
[12/09 15:43:57   1903s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/09 15:43:57   1903s] Summary for sequential cells identification: 
[12/09 15:43:57   1903s]   Identified SBFF number: 148
[12/09 15:43:57   1903s]   Identified MBFF number: 0
[12/09 15:43:57   1903s]   Identified SB Latch number: 0
[12/09 15:43:57   1903s]   Identified MB Latch number: 0
[12/09 15:43:57   1903s]   Not identified SBFF number: 0
[12/09 15:43:57   1903s]   Not identified MBFF number: 0
[12/09 15:43:57   1903s]   Not identified SB Latch number: 0
[12/09 15:43:57   1903s]   Not identified MB Latch number: 0
[12/09 15:43:57   1903s]   Number of sequential cells which are not FFs: 106
[12/09 15:43:57   1903s]  Visiting view : slowView
[12/09 15:43:57   1903s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/09 15:43:57   1903s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/09 15:43:57   1903s]  Visiting view : fastView
[12/09 15:43:57   1903s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/09 15:43:57   1903s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/09 15:43:57   1903s] TLC MultiMap info (StdDelay):
[12/09 15:43:57   1903s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/09 15:43:57   1903s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/09 15:43:57   1903s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/09 15:43:57   1903s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/09 15:43:57   1903s]  Setting StdDelay to: 15.6ps
[12/09 15:43:57   1903s] 
[12/09 15:43:57   1903s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/09 15:43:58   1903s] 
[12/09 15:43:58   1903s] TimeStamp Deleting Cell Server Begin ...
[12/09 15:43:58   1903s] 
[12/09 15:43:58   1903s] TimeStamp Deleting Cell Server End ...
[12/09 15:43:58   1903s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3165.0M, EPOCH TIME: 1670622238.245502
[12/09 15:43:58   1903s] All LLGs are deleted
[12/09 15:43:58   1903s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3165.0M, EPOCH TIME: 1670622238.245615
[12/09 15:43:58   1903s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.003, REAL:0.003, MEM:3165.0M, EPOCH TIME: 1670622238.248604
[12/09 15:43:58   1903s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.006, REAL:0.006, MEM:3157.0M, EPOCH TIME: 1670622238.251607
[12/09 15:43:58   1903s] Start to check current routing status for nets...
[12/09 15:43:59   1904s] All nets are already routed correctly.
[12/09 15:43:59   1904s] End to check current routing status for nets (mem=3157.0M)
[12/09 15:43:59   1904s] All LLGs are deleted
[12/09 15:43:59   1904s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3157.0M, EPOCH TIME: 1670622239.699093
[12/09 15:43:59   1904s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:3157.0M, EPOCH TIME: 1670622239.699964
[12/09 15:43:59   1904s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3157.0M, EPOCH TIME: 1670622239.797538
[12/09 15:43:59   1904s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3157.0M, EPOCH TIME: 1670622239.804595
[12/09 15:43:59   1904s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3157.0M, EPOCH TIME: 1670622239.829021
[12/09 15:43:59   1904s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.016, REAL:0.040, MEM:3157.0M, EPOCH TIME: 1670622239.869036
[12/09 15:43:59   1904s] Fast DP-INIT is on for default
[12/09 15:43:59   1904s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.079, REAL:0.171, MEM:3157.0M, EPOCH TIME: 1670622239.975768
[12/09 15:44:00   1904s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.149, REAL:0.349, MEM:3157.0M, EPOCH TIME: 1670622240.146202
[12/09 15:44:11   1915s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 28.585  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  32088  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 94.771%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:16, real = 0:00:18, mem = 2736.8M, totSessionCpu=0:31:55 **
[12/09 15:44:11   1915s] *** InitOpt #4 [finish] : cpu/real = 0:00:15.6/0:00:17.7 (0.9), totSession cpu/real = 0:31:55.0/0:31:20.8 (1.0), mem = 3156.2M
[12/09 15:44:11   1915s] 
[12/09 15:44:11   1915s] =============================================================================================
[12/09 15:44:11   1915s]  Step TAT Report for InitOpt #4                                                 21.10-p004_1
[12/09 15:44:11   1915s] =============================================================================================
[12/09 15:44:11   1915s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/09 15:44:11   1915s] ---------------------------------------------------------------------------------------------
[12/09 15:44:11   1915s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/09 15:44:11   1915s] [ OptSummaryReport       ]      1   0:00:00.7  (   4.1 % )     0:00:11.8 /  0:00:10.3    0.9
[12/09 15:44:11   1915s] [ DrvReport              ]      1   0:00:02.3  (  13.0 % )     0:00:02.3 /  0:00:02.7    1.2
[12/09 15:44:11   1915s] [ CellServerInit         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[12/09 15:44:11   1915s] [ LibAnalyzerInit        ]      1   0:00:02.4  (  13.7 % )     0:00:02.4 /  0:00:02.3    1.0
[12/09 15:44:11   1915s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/09 15:44:11   1915s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/09 15:44:11   1915s] [ TimingUpdate           ]      1   0:00:08.5  (  47.9 % )     0:00:08.5 /  0:00:06.8    0.8
[12/09 15:44:11   1915s] [ TimingReport           ]      1   0:00:00.3  (   1.7 % )     0:00:00.3 /  0:00:00.4    1.5
[12/09 15:44:11   1915s] [ MISC                   ]          0:00:03.4  (  19.4 % )     0:00:03.4 /  0:00:02.9    0.8
[12/09 15:44:11   1915s] ---------------------------------------------------------------------------------------------
[12/09 15:44:11   1915s]  InitOpt #4 TOTAL                   0:00:17.7  ( 100.0 % )     0:00:17.7 /  0:00:15.6    0.9
[12/09 15:44:11   1915s] ---------------------------------------------------------------------------------------------
[12/09 15:44:11   1915s] 
[12/09 15:44:11   1915s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/09 15:44:11   1915s] ### Creating PhyDesignMc. totSessionCpu=0:31:55 mem=3156.2M
[12/09 15:44:11   1915s] OPERPROF: Starting DPlace-Init at level 1, MEM:3156.2M, EPOCH TIME: 1670622251.394475
[12/09 15:44:11   1915s] z: 2, totalTracks: 1
[12/09 15:44:11   1915s] z: 4, totalTracks: 1
[12/09 15:44:11   1915s] z: 6, totalTracks: 1
[12/09 15:44:11   1915s] z: 8, totalTracks: 1
[12/09 15:44:11   1915s] #spOpts: VtWidth mergeVia=F 
[12/09 15:44:11   1915s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3156.2M, EPOCH TIME: 1670622251.623292
[12/09 15:44:11   1915s] 
[12/09 15:44:11   1915s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/09 15:44:11   1915s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.099, REAL:0.105, MEM:3156.2M, EPOCH TIME: 1670622251.728259
[12/09 15:44:11   1915s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3156.2MB).
[12/09 15:44:11   1915s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.293, REAL:0.378, MEM:3156.2M, EPOCH TIME: 1670622251.772527
[12/09 15:44:12   1915s] TotalInstCnt at PhyDesignMc Initialization: 153,971
[12/09 15:44:12   1915s] ### Creating PhyDesignMc, finished. totSessionCpu=0:31:56 mem=3156.2M
[12/09 15:44:12   1915s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3156.2M, EPOCH TIME: 1670622252.310490
[12/09 15:44:12   1915s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.029, REAL:0.055, MEM:3156.2M, EPOCH TIME: 1670622252.365524
[12/09 15:44:12   1915s] TotalInstCnt at PhyDesignMc Destruction: 153,971
[12/09 15:44:12   1915s] *** Starting optimizing excluded clock nets MEM= 3156.2M) ***
[12/09 15:44:12   1915s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3156.2M) ***
[12/09 15:44:12   1915s] *** Starting optimizing excluded clock nets MEM= 3156.2M) ***
[12/09 15:44:12   1915s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3156.2M) ***
[12/09 15:44:12   1916s] Info: Done creating the CCOpt slew target map.
[12/09 15:44:20   1923s] Reported timing to dir ./timingReports
[12/09 15:44:20   1923s] **optDesign ... cpu = 0:00:24, real = 0:00:27, mem = 2703.7M, totSessionCpu=0:32:03 **
[12/09 15:44:21   1923s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3157.7M, EPOCH TIME: 1670622261.003815
[12/09 15:44:21   1923s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.105, REAL:0.106, MEM:3157.7M, EPOCH TIME: 1670622261.109986
[12/09 15:44:38   1938s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | default |  CLOCK  |
+--------------------+---------+---------+---------+
|           WNS (ns):| 28.585  | 28.585  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |   N/A   |
|          All Paths:|  32088  |  32088  |   N/A   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 94.771%
Routing Overflow: 0.03% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:40, real = 0:00:45, mem = 2739.4M, totSessionCpu=0:32:19 **
[12/09 15:44:38   1938s] *** Finished optDesign ***
[12/09 15:44:38   1938s] 
[12/09 15:44:38   1938s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:38.6 real=0:00:44.3)
[12/09 15:44:38   1938s] Info: pop threads available for lower-level modules during optimization.
[12/09 15:44:38   1938s] Info: Destroy the CCOpt slew target map.
[12/09 15:44:38   1938s] clean pInstBBox. size 0
[12/09 15:44:38   1938s] All LLGs are deleted
[12/09 15:44:38   1938s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3157.0M, EPOCH TIME: 1670622278.919310
[12/09 15:44:38   1938s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.003, REAL:0.003, MEM:3157.0M, EPOCH TIME: 1670622278.922196
[12/09 15:44:38   1938s] *** optDesign #3 [finish] : cpu/real = 0:00:39.3/0:00:45.2 (0.9), totSession cpu/real = 0:32:18.7/0:31:48.4 (1.0), mem = 3157.0M
[12/09 15:44:38   1938s] 
[12/09 15:44:38   1938s] =============================================================================================
[12/09 15:44:38   1938s]  Final TAT Report for optDesign #3                                              21.10-p004_1
[12/09 15:44:38   1938s] =============================================================================================
[12/09 15:44:38   1938s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/09 15:44:38   1938s] ---------------------------------------------------------------------------------------------
[12/09 15:44:38   1938s] [ InitOpt                ]      1   0:00:05.9  (  13.0 % )     0:00:17.7 /  0:00:15.6    0.9
[12/09 15:44:38   1938s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/09 15:44:38   1938s] [ OptSummaryReport       ]      2   0:00:01.1  (   2.4 % )     0:00:29.6 /  0:00:25.5    0.9
[12/09 15:44:38   1938s] [ DrvReport              ]      2   0:00:10.7  (  23.8 % )     0:00:10.7 /  0:00:08.5    0.8
[12/09 15:44:38   1938s] [ SlackTraversorInit     ]      1   0:00:03.9  (   8.5 % )     0:00:03.9 /  0:00:04.0    1.0
[12/09 15:44:38   1938s] [ ReportTranViolation    ]      1   0:00:01.7  (   3.8 % )     0:00:01.7 /  0:00:01.2    0.7
[12/09 15:44:38   1938s] [ ReportCapViolation     ]      1   0:00:01.1  (   2.4 % )     0:00:01.1 /  0:00:01.0    0.9
[12/09 15:44:38   1938s] [ ReportFanoutViolation  ]      1   0:00:01.0  (   2.3 % )     0:00:01.0 /  0:00:00.8    0.8
[12/09 15:44:38   1938s] [ TimingUpdate           ]      3   0:00:15.1  (  33.4 % )     0:00:15.1 /  0:00:13.5    0.9
[12/09 15:44:38   1938s] [ TimingReport           ]      2   0:00:01.0  (   2.2 % )     0:00:01.0 /  0:00:01.4    1.3
[12/09 15:44:38   1938s] [ GenerateReports        ]      1   0:00:01.8  (   4.1 % )     0:00:01.8 /  0:00:01.5    0.8
[12/09 15:44:38   1938s] [ MISC                   ]          0:00:01.8  (   4.1 % )     0:00:01.8 /  0:00:01.5    0.8
[12/09 15:44:38   1938s] ---------------------------------------------------------------------------------------------
[12/09 15:44:38   1938s]  optDesign #3 TOTAL                 0:00:45.2  ( 100.0 % )     0:00:45.2 /  0:00:39.3    0.9
[12/09 15:44:38   1938s] ---------------------------------------------------------------------------------------------
[12/09 15:44:38   1938s] 
[12/09 15:44:38   1938s] <CMD> reset_path_group -name CLOCK
[12/09 15:44:38   1938s] <CMD> optDesign -postCTS -hold
[12/09 15:44:38   1938s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2738.9M, totSessionCpu=0:32:19 **
[12/09 15:44:39   1938s] **WARN: (IMPOPT-576):	16 nets have unplaced terms. 
[12/09 15:44:39   1938s] **INFO: User settings:
[12/09 15:44:39   1938s] setDesignMode -topRoutingLayer               M6
[12/09 15:44:39   1938s] setExtractRCMode -engine                     preRoute
[12/09 15:44:39   1938s] setUsefulSkewMode -ecoRoute                  false
[12/09 15:44:39   1938s] setDelayCalMode -enable_high_fanout          true
[12/09 15:44:39   1938s] setDelayCalMode -engine                      aae
[12/09 15:44:39   1938s] setDelayCalMode -ignoreNetLoad               false
[12/09 15:44:39   1938s] setDelayCalMode -socv_accuracy_mode          low
[12/09 15:44:39   1938s] setOptMode -activeSetupViews                 { slowView }
[12/09 15:44:39   1938s] setOptMode -allEndPoints                     true
[12/09 15:44:39   1938s] setOptMode -autoSetupViews                   { slowView}
[12/09 15:44:39   1938s] setOptMode -autoTDGRSetupViews               { slowView}
[12/09 15:44:39   1938s] setOptMode -drcMargin                        0
[12/09 15:44:39   1938s] setOptMode -effort                           high
[12/09 15:44:39   1938s] setOptMode -fixDrc                           true
[12/09 15:44:39   1938s] setOptMode -fixFanoutLoad                    true
[12/09 15:44:39   1938s] setOptMode -fixHoldAllowSetupTnsDegrade      false
[12/09 15:44:39   1938s] setOptMode -leakagePowerEffort               none
[12/09 15:44:39   1938s] setOptMode -preserveAllSequential            false
[12/09 15:44:39   1938s] setOptMode -preserveAssertions               false
[12/09 15:44:39   1938s] setOptMode -setupTargetSlack                 0
[12/09 15:44:39   1938s] setPlaceMode -place_design_floorplan_mode    true
[12/09 15:44:39   1938s] setPlaceMode -place_global_clock_gate_aware  false
[12/09 15:44:39   1938s] setPlaceMode -place_global_cong_effort       high
[12/09 15:44:39   1938s] setPlaceMode -place_global_place_io_pins     false
[12/09 15:44:39   1938s] setPlaceMode -timingDriven                   true
[12/09 15:44:39   1938s] setAnalysisMode -analysisType                bcwc
[12/09 15:44:39   1938s] setAnalysisMode -checkType                   setup
[12/09 15:44:39   1938s] setAnalysisMode -clkSrcPath                  true
[12/09 15:44:39   1938s] setAnalysisMode -clockPropagation            sdcControl
[12/09 15:44:39   1938s] setRouteMode -earlyGlobalMaxRouteLayer       6
[12/09 15:44:39   1938s] setRouteMode -earlyGlobalMinRouteLayer       2
[12/09 15:44:39   1938s] 
[12/09 15:44:39   1939s] GigaOpt running with 4 threads.
[12/09 15:44:39   1939s] Info: 4 threads available for lower-level modules during optimization.
[12/09 15:44:39   1939s] 
[12/09 15:44:39   1939s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/09 15:44:39   1939s] Summary for sequential cells identification: 
[12/09 15:44:39   1939s]   Identified SBFF number: 148
[12/09 15:44:39   1939s]   Identified MBFF number: 0
[12/09 15:44:39   1939s]   Identified SB Latch number: 0
[12/09 15:44:39   1939s]   Identified MB Latch number: 0
[12/09 15:44:39   1939s]   Not identified SBFF number: 0
[12/09 15:44:39   1939s]   Not identified MBFF number: 0
[12/09 15:44:39   1939s]   Not identified SB Latch number: 0
[12/09 15:44:39   1939s]   Not identified MB Latch number: 0
[12/09 15:44:39   1939s]   Number of sequential cells which are not FFs: 106
[12/09 15:44:39   1939s]  Visiting view : slowView
[12/09 15:44:39   1939s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/09 15:44:39   1939s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/09 15:44:39   1939s]  Visiting view : fastView
[12/09 15:44:39   1939s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/09 15:44:39   1939s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/09 15:44:39   1939s] TLC MultiMap info (StdDelay):
[12/09 15:44:39   1939s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/09 15:44:39   1939s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/09 15:44:39   1939s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/09 15:44:39   1939s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/09 15:44:39   1939s]  Setting StdDelay to: 15.6ps
[12/09 15:44:39   1939s] 
[12/09 15:44:39   1939s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/09 15:44:39   1939s] info: unfix 1 clock instance placement location
[12/09 15:44:39   1939s] info: this clock instance will be remarked as fixed at the end of optimiztion
[12/09 15:44:39   1939s] Need call spDPlaceInit before registerPrioInstLoc.
[12/09 15:44:39   1939s] [EEQ-INFO] #EEQ #Cell
[12/09 15:44:39   1939s] [EEQ-INFO] 1    868
[12/09 15:44:39   1939s] [EEQ-INFO] Opt(LEF/DEF) master EEQ cnt: 868(868)
[12/09 15:44:39   1939s] *** optDesign #4 [begin] : totSession cpu/real = 0:32:19.2/0:31:49.1 (1.0), mem = 3161.0M
[12/09 15:44:39   1939s] *** InitOpt #5 [begin] : totSession cpu/real = 0:32:19.2/0:31:49.1 (1.0), mem = 3161.0M
[12/09 15:44:39   1939s] OPERPROF: Starting DPlace-Init at level 1, MEM:3161.0M, EPOCH TIME: 1670622279.815270
[12/09 15:44:39   1939s] z: 2, totalTracks: 1
[12/09 15:44:39   1939s] z: 4, totalTracks: 1
[12/09 15:44:39   1939s] z: 6, totalTracks: 1
[12/09 15:44:39   1939s] z: 8, totalTracks: 1
[12/09 15:44:39   1939s] #spOpts: VtWidth mergeVia=F 
[12/09 15:44:39   1939s] All LLGs are deleted
[12/09 15:44:39   1939s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3161.0M, EPOCH TIME: 1670622279.955450
[12/09 15:44:39   1939s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:3161.0M, EPOCH TIME: 1670622279.956369
[12/09 15:44:40   1939s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3161.0M, EPOCH TIME: 1670622280.060227
[12/09 15:44:40   1939s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3161.0M, EPOCH TIME: 1670622280.066174
[12/09 15:44:40   1939s] Core basic site is TSMC65ADV10TSITE
[12/09 15:44:40   1939s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3161.0M, EPOCH TIME: 1670622280.077849
[12/09 15:44:40   1939s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.013, REAL:0.021, MEM:3169.8M, EPOCH TIME: 1670622280.099189
[12/09 15:44:40   1939s] Fast DP-INIT is on for default
[12/09 15:44:40   1939s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.075, REAL:0.079, MEM:3162.5M, EPOCH TIME: 1670622280.144841
[12/09 15:44:40   1939s] 
[12/09 15:44:40   1939s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/09 15:44:40   1939s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.141, REAL:0.146, MEM:3162.5M, EPOCH TIME: 1670622280.206406
[12/09 15:44:40   1939s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:01.0, mem=3162.5MB).
[12/09 15:44:40   1939s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.383, REAL:0.512, MEM:3162.5M, EPOCH TIME: 1670622280.326930
[12/09 15:44:40   1939s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3162.5M, EPOCH TIME: 1670622280.327304
[12/09 15:44:40   1939s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.028, REAL:0.028, MEM:3158.5M, EPOCH TIME: 1670622280.355399
[12/09 15:44:40   1939s] 
[12/09 15:44:40   1939s] Creating Lib Analyzer ...
[12/09 15:44:40   1939s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/09 15:44:40   1939s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/09 15:44:40   1939s] Total number of usable buffers from Lib Analyzer: 74 ( BUFX1MA10TR BUFX1BA10TR BUFX0P8MA10TR BUFX0P8BA10TR BUFX0P7MA10TR BUFX0P7BA10TR BUFHX1MA10TR BUFHX0P8MA10TR BUFHX0P7MA10TR BUFX2MA10TR BUFX2BA10TR BUFX1P7MA10TR BUFX1P7BA10TR BUFX1P4MA10TR BUFX1P4BA10TR BUFX1P2MA10TR BUFX1P2BA10TR BUFHX1P7MA10TR BUFHX1P4MA10TR BUFHX1P2MA10TR BUFX3MA10TR BUFX3BA10TR BUFX2P5MA10TR BUFX2P5BA10TR BUFHX2MA10TR FRICGX1BA10TR FRICGX0P8BA10TR FRICGX0P7BA10TR FRICGX0P6BA10TR FRICGX0P5BA10TR BUFHX3MA10TR BUFHX2P5MA10TR FRICGX2BA10TR FRICGX1P7BA10TR FRICGX1P4BA10TR FRICGX1P2BA10TR BUFX4MA10TR BUFX4BA10TR BUFX3P5MA10TR BUFX3P5BA10TR FRICGX3BA10TR FRICGX2P5BA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFHX3P5MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR FRICGX4BA10TR FRICGX3P5BA10TR BUFHX6MA10TR FRICGX5BA10TR BUFX7P5MA10TR BUFX7P5BA10TR FRICGX6BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR FRICGX7P5BA10TR BUFX11MA10TR BUFX11BA10TR BUFHX9MA10TR FRICGX9BA10TR BUFX13MA10TR BUFX13BA10TR BUFHX11MA10TR FRICGX11BA10TR FRICGX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX13MA10TR FRICGX16BA10TR BUFHX16MA10TR)
[12/09 15:44:40   1939s] Total number of usable inverters from Lib Analyzer: 40 ( INVX1MA10TR INVX1BA10TR INVX0P8MA10TR INVX0P8BA10TR INVX0P7MA10TR INVX0P7BA10TR INVX0P6MA10TR INVX0P6BA10TR INVX0P5MA10TR INVX0P5BA10TR INVX2MA10TR INVX2BA10TR INVX1P7MA10TR INVX1P7BA10TR INVX1P4MA10TR INVX1P4BA10TR INVX1P2MA10TR INVX1P2BA10TR INVX3MA10TR INVX3BA10TR INVX2P5MA10TR INVX2P5BA10TR INVX4MA10TR INVX4BA10TR INVX3P5MA10TR INVX3P5BA10TR INVX5MA10TR INVX5BA10TR INVX6MA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9MA10TR INVX9BA10TR INVX11MA10TR INVX11BA10TR INVX13MA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/09 15:44:40   1939s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/09 15:44:40   1939s] 
[12/09 15:44:40   1939s] {RT default_rc_corner 0 6 6 0}
[12/09 15:44:44   1942s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:32:22 mem=3164.5M
[12/09 15:44:44   1942s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:32:22 mem=3164.5M
[12/09 15:44:44   1942s] Creating Lib Analyzer, finished. 
[12/09 15:44:44   1942s] **WARN: (IMPOPT-665):	gpio_pins[9] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 15:44:44   1942s] Type 'man IMPOPT-665' for more detail.
[12/09 15:44:44   1942s] **WARN: (IMPOPT-665):	gpio_pins[8] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 15:44:44   1942s] Type 'man IMPOPT-665' for more detail.
[12/09 15:44:44   1942s] **WARN: (IMPOPT-665):	gpio_pins[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 15:44:44   1942s] Type 'man IMPOPT-665' for more detail.
[12/09 15:44:44   1942s] **WARN: (IMPOPT-665):	gpio_pins[6] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 15:44:44   1942s] Type 'man IMPOPT-665' for more detail.
[12/09 15:44:44   1942s] **WARN: (IMPOPT-665):	gpio_pins[5] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 15:44:44   1942s] Type 'man IMPOPT-665' for more detail.
[12/09 15:44:44   1942s] **WARN: (IMPOPT-665):	gpio_pins[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 15:44:44   1942s] Type 'man IMPOPT-665' for more detail.
[12/09 15:44:44   1942s] **WARN: (IMPOPT-665):	gpio_pins[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 15:44:44   1942s] Type 'man IMPOPT-665' for more detail.
[12/09 15:44:44   1942s] **WARN: (IMPOPT-665):	gpio_pins[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 15:44:44   1942s] Type 'man IMPOPT-665' for more detail.
[12/09 15:44:44   1942s] **WARN: (IMPOPT-665):	gpio_pins[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 15:44:44   1942s] Type 'man IMPOPT-665' for more detail.
[12/09 15:44:44   1942s] **WARN: (IMPOPT-665):	gpio_pins[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 15:44:44   1942s] Type 'man IMPOPT-665' for more detail.
[12/09 15:44:44   1942s] **WARN: (IMPOPT-665):	external_qspi_pins[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 15:44:44   1942s] Type 'man IMPOPT-665' for more detail.
[12/09 15:44:44   1942s] **WARN: (IMPOPT-665):	external_qspi_pins[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 15:44:44   1942s] Type 'man IMPOPT-665' for more detail.
[12/09 15:44:44   1942s] **WARN: (IMPOPT-665):	external_qspi_pins[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 15:44:44   1942s] Type 'man IMPOPT-665' for more detail.
[12/09 15:44:44   1942s] **WARN: (IMPOPT-665):	external_qspi_pins[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 15:44:44   1942s] Type 'man IMPOPT-665' for more detail.
[12/09 15:44:44   1942s] **WARN: (IMPOPT-665):	external_qspi_ck_o : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 15:44:44   1942s] Type 'man IMPOPT-665' for more detail.
[12/09 15:44:44   1942s] **WARN: (IMPOPT-665):	external_qspi_cs_o : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 15:44:44   1942s] Type 'man IMPOPT-665' for more detail.
[12/09 15:44:44   1942s] **optDesign ... cpu = 0:00:04, real = 0:00:06, mem = 2730.2M, totSessionCpu=0:32:22 **
[12/09 15:44:44   1942s] *** optDesign -postCTS ***
[12/09 15:44:44   1942s] DRC Margin: user margin 0.0
[12/09 15:44:44   1942s] Hold Target Slack: user slack 0
[12/09 15:44:44   1942s] Setup Target Slack: user slack 0;
[12/09 15:44:44   1942s] setUsefulSkewMode -ecoRoute false
[12/09 15:44:44   1942s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3164.5M, EPOCH TIME: 1670622284.873763
[12/09 15:44:44   1942s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.097, REAL:0.106, MEM:3164.5M, EPOCH TIME: 1670622284.979840
[12/09 15:44:45   1942s] 
[12/09 15:44:45   1942s] TimeStamp Deleting Cell Server Begin ...
[12/09 15:44:45   1942s] Deleting Lib Analyzer.
[12/09 15:44:45   1942s] 
[12/09 15:44:45   1942s] TimeStamp Deleting Cell Server End ...
[12/09 15:44:45   1942s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/09 15:44:45   1942s] 
[12/09 15:44:45   1942s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/09 15:44:45   1942s] Summary for sequential cells identification: 
[12/09 15:44:45   1942s]   Identified SBFF number: 148
[12/09 15:44:45   1942s]   Identified MBFF number: 0
[12/09 15:44:45   1942s]   Identified SB Latch number: 0
[12/09 15:44:45   1942s]   Identified MB Latch number: 0
[12/09 15:44:45   1942s]   Not identified SBFF number: 0
[12/09 15:44:45   1942s]   Not identified MBFF number: 0
[12/09 15:44:45   1942s]   Not identified SB Latch number: 0
[12/09 15:44:45   1942s]   Not identified MB Latch number: 0
[12/09 15:44:45   1942s]   Number of sequential cells which are not FFs: 106
[12/09 15:44:45   1942s]  Visiting view : slowView
[12/09 15:44:45   1942s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/09 15:44:45   1942s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/09 15:44:45   1942s]  Visiting view : fastView
[12/09 15:44:45   1942s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/09 15:44:45   1942s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/09 15:44:45   1942s] TLC MultiMap info (StdDelay):
[12/09 15:44:45   1942s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/09 15:44:45   1942s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/09 15:44:45   1942s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/09 15:44:45   1942s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/09 15:44:45   1942s]  Setting StdDelay to: 15.6ps
[12/09 15:44:45   1942s] 
[12/09 15:44:45   1942s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/09 15:44:45   1942s] 
[12/09 15:44:45   1942s] TimeStamp Deleting Cell Server Begin ...
[12/09 15:44:45   1942s] 
[12/09 15:44:45   1942s] TimeStamp Deleting Cell Server End ...
[12/09 15:44:45   1942s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:3164.5M, EPOCH TIME: 1670622285.125305
[12/09 15:44:45   1942s] All LLGs are deleted
[12/09 15:44:45   1942s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3164.5M, EPOCH TIME: 1670622285.125411
[12/09 15:44:45   1942s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.003, REAL:0.003, MEM:3164.5M, EPOCH TIME: 1670622285.128396
[12/09 15:44:45   1942s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.004, REAL:0.004, MEM:3158.5M, EPOCH TIME: 1670622285.129519
[12/09 15:44:45   1942s] Start to check current routing status for nets...
[12/09 15:44:46   1943s] All nets are already routed correctly.
[12/09 15:44:46   1943s] End to check current routing status for nets (mem=3158.5M)
[12/09 15:44:46   1944s] #optDebug: Start CG creation (mem=3187.1M)
[12/09 15:44:46   1944s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 2.000000 defLenToSkip 14.000000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 14.000000 
[12/09 15:44:47   1944s] (cpu=0:00:00.2, mem=3288.7M)
[12/09 15:44:47   1944s]  ...processing cgPrt (cpu=0:00:00.2, mem=3288.7M)
[12/09 15:44:47   1944s]  ...processing cgEgp (cpu=0:00:00.2, mem=3288.7M)
[12/09 15:44:47   1944s]  ...processing cgPbk (cpu=0:00:00.2, mem=3288.7M)
[12/09 15:44:47   1944s]  ...processing cgNrb(cpu=0:00:00.2, mem=3288.7M)
[12/09 15:44:47   1944s]  ...processing cgObs (cpu=0:00:00.2, mem=3288.7M)
[12/09 15:44:47   1944s]  ...processing cgCon (cpu=0:00:00.2, mem=3288.7M)
[12/09 15:44:47   1944s]  ...processing cgPdm (cpu=0:00:00.2, mem=3288.7M)
[12/09 15:44:47   1944s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=3288.7M)
[12/09 15:45:35   1983s] Compute RC Scale Done ...
[12/09 15:45:35   1983s] *** InitOpt #5 [finish] : cpu/real = 0:00:44.2/0:00:55.6 (0.8), totSession cpu/real = 0:33:03.4/0:32:44.8 (1.0), mem = 3279.2M
[12/09 15:45:35   1983s] 
[12/09 15:45:35   1983s] =============================================================================================
[12/09 15:45:35   1983s]  Step TAT Report for InitOpt #5                                                 21.10-p004_1
[12/09 15:45:35   1983s] =============================================================================================
[12/09 15:45:35   1983s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/09 15:45:35   1983s] ---------------------------------------------------------------------------------------------
[12/09 15:45:35   1983s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[12/09 15:45:35   1983s] [ LibAnalyzerInit        ]      1   0:00:03.7  (   6.7 % )     0:00:03.7 /  0:00:02.4    0.6
[12/09 15:45:35   1983s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/09 15:45:35   1983s] [ SteinerInterfaceInit   ]      1   0:00:00.3  (   0.5 % )     0:00:00.3 /  0:00:00.3    1.0
[12/09 15:45:35   1983s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/09 15:45:35   1983s] [ MISC                   ]          0:00:51.6  (  92.7 % )     0:00:51.6 /  0:00:41.5    0.8
[12/09 15:45:35   1983s] ---------------------------------------------------------------------------------------------
[12/09 15:45:35   1983s]  InitOpt #5 TOTAL                   0:00:55.6  ( 100.0 % )     0:00:55.6 /  0:00:44.2    0.8
[12/09 15:45:35   1983s] ---------------------------------------------------------------------------------------------
[12/09 15:45:35   1983s] 
[12/09 15:45:35   1983s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/09 15:45:35   1983s] ### Creating PhyDesignMc. totSessionCpu=0:33:03 mem=3279.2M
[12/09 15:45:35   1983s] OPERPROF: Starting DPlace-Init at level 1, MEM:3279.2M, EPOCH TIME: 1670622335.317186
[12/09 15:45:35   1983s] z: 2, totalTracks: 1
[12/09 15:45:35   1983s] z: 4, totalTracks: 1
[12/09 15:45:35   1983s] z: 6, totalTracks: 1
[12/09 15:45:35   1983s] z: 8, totalTracks: 1
[12/09 15:45:35   1983s] #spOpts: VtWidth mergeVia=F 
[12/09 15:45:35   1983s] All LLGs are deleted
[12/09 15:45:35   1983s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3279.2M, EPOCH TIME: 1670622335.434645
[12/09 15:45:35   1983s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:3279.2M, EPOCH TIME: 1670622335.435560
[12/09 15:45:35   1983s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3279.2M, EPOCH TIME: 1670622335.512621
[12/09 15:45:35   1983s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3279.2M, EPOCH TIME: 1670622335.518637
[12/09 15:45:35   1983s] Core basic site is TSMC65ADV10TSITE
[12/09 15:45:35   1983s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3279.2M, EPOCH TIME: 1670622335.530408
[12/09 15:45:35   1983s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.028, REAL:0.031, MEM:3279.2M, EPOCH TIME: 1670622335.561165
[12/09 15:45:35   1983s] Fast DP-INIT is on for default
[12/09 15:45:35   1983s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.089, REAL:0.092, MEM:3279.2M, EPOCH TIME: 1670622335.611107
[12/09 15:45:35   1983s] 
[12/09 15:45:35   1983s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/09 15:45:35   1983s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.156, REAL:0.160, MEM:3279.2M, EPOCH TIME: 1670622335.672227
[12/09 15:45:35   1983s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3279.2MB).
[12/09 15:45:35   1983s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.349, REAL:0.397, MEM:3279.2M, EPOCH TIME: 1670622335.714349
[12/09 15:45:36   1984s] TotalInstCnt at PhyDesignMc Initialization: 153,971
[12/09 15:45:36   1984s] ### Creating PhyDesignMc, finished. totSessionCpu=0:33:04 mem=3279.2M
[12/09 15:45:36   1984s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3279.2M, EPOCH TIME: 1670622336.275152
[12/09 15:45:36   1984s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.026, REAL:0.026, MEM:3207.2M, EPOCH TIME: 1670622336.301102
[12/09 15:45:36   1984s] TotalInstCnt at PhyDesignMc Destruction: 153,971
[12/09 15:45:36   1984s] GigaOpt Hold Optimizer is used
[12/09 15:45:36   1984s] End AAE Lib Interpolated Model. (MEM=3207.17 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/09 15:45:36   1984s] 
[12/09 15:45:36   1984s] Creating Lib Analyzer ...
[12/09 15:45:36   1984s] 
[12/09 15:45:36   1984s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/09 15:45:36   1984s] Summary for sequential cells identification: 
[12/09 15:45:36   1984s]   Identified SBFF number: 148
[12/09 15:45:36   1984s]   Identified MBFF number: 0
[12/09 15:45:36   1984s]   Identified SB Latch number: 0
[12/09 15:45:36   1984s]   Identified MB Latch number: 0
[12/09 15:45:36   1984s]   Not identified SBFF number: 0
[12/09 15:45:36   1984s]   Not identified MBFF number: 0
[12/09 15:45:36   1984s]   Not identified SB Latch number: 0
[12/09 15:45:36   1984s]   Not identified MB Latch number: 0
[12/09 15:45:36   1984s]   Number of sequential cells which are not FFs: 106
[12/09 15:45:36   1984s]  Visiting view : slowView
[12/09 15:45:36   1984s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/09 15:45:36   1984s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/09 15:45:36   1984s]  Visiting view : fastView
[12/09 15:45:36   1984s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/09 15:45:36   1984s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/09 15:45:36   1984s] TLC MultiMap info (StdDelay):
[12/09 15:45:36   1984s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/09 15:45:36   1984s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/09 15:45:36   1984s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/09 15:45:36   1984s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/09 15:45:36   1984s]  Setting StdDelay to: 15.6ps
[12/09 15:45:36   1984s] 
[12/09 15:45:36   1984s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/09 15:45:36   1984s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/09 15:45:36   1984s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/09 15:45:36   1984s] Total number of usable buffers from Lib Analyzer: 39 ( BUFX0P8BA10TR BUFHX1MA10TR BUFX2MA10TR BUFX1P7BA10TR BUFX1P4MA10TR BUFX1P2MA10TR BUFHX1P4MA10TR BUFX3MA10TR BUFX3BA10TR BUFX2P5MA10TR BUFX2P5BA10TR FRICGX0P8BA10TR FRICGX0P6BA10TR BUFHX3MA10TR BUFHX2P5MA10TR FRICGX2BA10TR FRICGX1P7BA10TR FRICGX1P2BA10TR BUFX4MA10TR BUFX3P5MA10TR BUFX3P5BA10TR FRICGX2P5BA10TR BUFX5MA10TR BUFX5BA10TR BUFX6BA10TR BUFHX5MA10TR FRICGX4BA10TR FRICGX3P5BA10TR BUFHX6MA10TR FRICGX5BA10TR BUFX7P5MA10TR BUFX7P5BA10TR BUFX9BA10TR BUFHX7P5MA10TR FRICGX7P5BA10TR BUFX11MA10TR BUFHX9MA10TR BUFHX13MA10TR FRICGX16BA10TR)
[12/09 15:45:36   1984s] Total number of usable inverters from Lib Analyzer: 40 ( INVX1MA10TR INVX1BA10TR INVX0P8MA10TR INVX0P8BA10TR INVX0P7MA10TR INVX0P7BA10TR INVX0P6MA10TR INVX0P6BA10TR INVX0P5MA10TR INVX0P5BA10TR INVX2MA10TR INVX2BA10TR INVX1P7MA10TR INVX1P7BA10TR INVX1P4MA10TR INVX1P4BA10TR INVX1P2MA10TR INVX1P2BA10TR INVX3MA10TR INVX3BA10TR INVX2P5MA10TR INVX2P5BA10TR INVX4MA10TR INVX4BA10TR INVX3P5MA10TR INVX3P5BA10TR INVX5MA10TR INVX5BA10TR INVX6MA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9MA10TR INVX9BA10TR INVX11MA10TR INVX11BA10TR INVX13MA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/09 15:45:36   1984s] Total number of usable delay cells from Lib Analyzer: 1 ( DLY2X0P5MA10TR)
[12/09 15:45:36   1984s] 
[12/09 15:45:36   1984s] {RT default_rc_corner 0 6 6 0}
[12/09 15:45:38   1986s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:33:06 mem=3215.2M
[12/09 15:45:38   1986s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:33:06 mem=3215.2M
[12/09 15:45:38   1986s] Creating Lib Analyzer, finished. 
[12/09 15:45:38   1986s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:33:06 mem=3215.2M ***
[12/09 15:45:38   1986s] *** BuildHoldData #1 [begin] : totSession cpu/real = 0:33:06.4/0:32:48.0 (1.0), mem = 3215.2M
[12/09 15:45:39   1986s] Effort level <high> specified for reg2reg path_group
[12/09 15:45:42   1990s] Effort level <high> specified for reg2cgate path_group
[12/09 15:45:50   1999s] Saving timing graph ...
[12/09 15:45:53   2003s] Done save timing graph
[12/09 15:45:54   2004s] 
[12/09 15:45:54   2004s] TimeStamp Deleting Cell Server Begin ...
[12/09 15:45:54   2004s] Deleting Lib Analyzer.
[12/09 15:45:54   2004s] 
[12/09 15:45:54   2004s] TimeStamp Deleting Cell Server End ...
[12/09 15:46:01   2012s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'fastView'
[12/09 15:46:01   2012s] Starting delay calculation for Hold views
[12/09 15:46:01   2012s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/09 15:46:01   2012s] #################################################################################
[12/09 15:46:01   2012s] # Design Stage: PreRoute
[12/09 15:46:01   2012s] # Design Name: toplevel_498
[12/09 15:46:01   2012s] # Design Mode: 90nm
[12/09 15:46:01   2012s] # Analysis Mode: MMMC Non-OCV 
[12/09 15:46:01   2012s] # Parasitics Mode: No SPEF/RCDB 
[12/09 15:46:01   2012s] # Signoff Settings: SI Off 
[12/09 15:46:01   2012s] #################################################################################
[12/09 15:46:02   2013s] Topological Sorting (REAL = 0:00:01.0, MEM = 3361.3M, InitMEM = 3361.3M)
[12/09 15:46:02   2013s] Calculate delays in BcWc mode...
[12/09 15:46:02   2013s] Start delay calculation (fullDC) (4 T). (MEM=3361.28)
[12/09 15:46:02   2013s] *** Calculating scaling factor for fastLib libraries using the default operating condition of each library.
[12/09 15:46:03   2014s] End AAE Lib Interpolated Model. (MEM=3374.8 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/09 15:46:22   2043s] Total number of fetched objects 155013
[12/09 15:46:23   2044s] End Timing Check Calculation. (CPU Time=0:00:00.5, Real Time=0:00:01.0)
[12/09 15:46:23   2044s] End delay calculation. (MEM=3373.96 CPU=0:00:25.5 REAL=0:00:17.0)
[12/09 15:46:23   2044s] End delay calculation (fullDC). (MEM=3373.96 CPU=0:00:31.1 REAL=0:00:21.0)
[12/09 15:46:23   2044s] *** CDM Built up (cpu=0:00:32.0  real=0:00:22.0  mem= 3374.0M) ***
[12/09 15:46:28   2048s] *** Done Building Timing Graph (cpu=0:00:36.8 real=0:00:27.0 totSessionCpu=0:34:09 mem=3405.0M)
[12/09 15:46:33   2054s] 
[12/09 15:46:33   2054s] Active hold views:
[12/09 15:46:33   2054s]  fastView
[12/09 15:46:33   2054s]   Dominating endpoints: 0
[12/09 15:46:33   2054s]   Dominating TNS: -0.000
[12/09 15:46:33   2054s] 
[12/09 15:46:33   2054s] Done building cte hold timing graph (fixHold) cpu=0:01:08 real=0:00:55.0 totSessionCpu=0:34:14 mem=3404.5M ***
[12/09 15:46:48   2071s] Done building hold timer [376962 node(s), 809011 edge(s), 1 view(s)] (fixHold) cpu=0:01:25 real=0:01:10 totSessionCpu=0:34:31 mem=3524.4M ***
[12/09 15:46:49   2072s] Restoring timing graph ...
[12/09 15:46:54   2075s] Done restore timing graph
[12/09 15:46:55   2077s] Done building cte setup timing graph (fixHold) cpu=0:01:31 real=0:01:17 totSessionCpu=0:34:38 mem=3524.4M ***
[12/09 15:47:00   2081s] *info: category slack lower bound [L 0.0] default
[12/09 15:47:00   2081s] *info: category slack lower bound [H 0.0] reg2cgate 
[12/09 15:47:00   2081s] *info: category slack lower bound [H 0.0] reg2reg 
[12/09 15:47:00   2081s] --------------------------------------------------- 
[12/09 15:47:00   2081s]    Setup Violation Summary with Target Slack (0.000 ns)
[12/09 15:47:00   2081s] --------------------------------------------------- 
[12/09 15:47:00   2081s]          WNS    reg2regWNS
[12/09 15:47:00   2081s]    28.585 ns     32.673 ns
[12/09 15:47:00   2081s] --------------------------------------------------- 
[12/09 15:47:02   2083s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/09 15:47:02   2083s] 
[12/09 15:47:02   2083s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/09 15:47:02   2083s] Summary for sequential cells identification: 
[12/09 15:47:02   2083s]   Identified SBFF number: 148
[12/09 15:47:02   2083s]   Identified MBFF number: 0
[12/09 15:47:02   2083s]   Identified SB Latch number: 0
[12/09 15:47:02   2083s]   Identified MB Latch number: 0
[12/09 15:47:02   2083s]   Not identified SBFF number: 0
[12/09 15:47:02   2083s]   Not identified MBFF number: 0
[12/09 15:47:02   2083s]   Not identified SB Latch number: 0
[12/09 15:47:02   2083s]   Not identified MB Latch number: 0
[12/09 15:47:02   2083s]   Number of sequential cells which are not FFs: 106
[12/09 15:47:02   2083s]  Visiting view : slowView
[12/09 15:47:02   2083s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/09 15:47:02   2083s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/09 15:47:02   2083s]  Visiting view : fastView
[12/09 15:47:02   2083s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/09 15:47:02   2083s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/09 15:47:02   2083s] TLC MultiMap info (StdDelay):
[12/09 15:47:02   2083s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/09 15:47:02   2083s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/09 15:47:02   2083s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/09 15:47:02   2083s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/09 15:47:02   2083s]  Setting StdDelay to: 15.6ps
[12/09 15:47:02   2083s] 
[12/09 15:47:02   2083s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/09 15:47:02   2083s] 
[12/09 15:47:02   2083s] TimeStamp Deleting Cell Server Begin ...
[12/09 15:47:02   2083s] 
[12/09 15:47:02   2083s] TimeStamp Deleting Cell Server End ...
[12/09 15:47:02   2083s] 
[12/09 15:47:02   2083s] Creating Lib Analyzer ...
[12/09 15:47:02   2083s] 
[12/09 15:47:02   2083s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/09 15:47:03   2083s] Summary for sequential cells identification: 
[12/09 15:47:03   2083s]   Identified SBFF number: 148
[12/09 15:47:03   2083s]   Identified MBFF number: 0
[12/09 15:47:03   2083s]   Identified SB Latch number: 0
[12/09 15:47:03   2083s]   Identified MB Latch number: 0
[12/09 15:47:03   2083s]   Not identified SBFF number: 0
[12/09 15:47:03   2083s]   Not identified MBFF number: 0
[12/09 15:47:03   2083s]   Not identified SB Latch number: 0
[12/09 15:47:03   2083s]   Not identified MB Latch number: 0
[12/09 15:47:03   2083s]   Number of sequential cells which are not FFs: 106
[12/09 15:47:03   2083s]  Visiting view : slowView
[12/09 15:47:03   2083s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/09 15:47:03   2083s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/09 15:47:03   2083s]  Visiting view : fastView
[12/09 15:47:03   2083s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/09 15:47:03   2083s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/09 15:47:03   2083s] TLC MultiMap info (StdDelay):
[12/09 15:47:03   2083s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/09 15:47:03   2083s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/09 15:47:03   2083s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/09 15:47:03   2083s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/09 15:47:03   2083s]  Setting StdDelay to: 15.6ps
[12/09 15:47:03   2083s] 
[12/09 15:47:03   2083s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/09 15:47:03   2083s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/09 15:47:03   2083s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/09 15:47:03   2083s] Total number of usable buffers from Lib Analyzer: 39 ( BUFX0P8BA10TR BUFHX1MA10TR BUFX2MA10TR BUFX1P7BA10TR BUFX1P4MA10TR BUFX1P2MA10TR BUFHX1P4MA10TR BUFX3MA10TR BUFX3BA10TR BUFX2P5MA10TR BUFX2P5BA10TR FRICGX0P8BA10TR FRICGX0P6BA10TR BUFHX3MA10TR BUFHX2P5MA10TR FRICGX2BA10TR FRICGX1P7BA10TR FRICGX1P2BA10TR BUFX4MA10TR BUFX3P5MA10TR BUFX3P5BA10TR FRICGX2P5BA10TR BUFX5MA10TR BUFX5BA10TR BUFX6BA10TR BUFHX5MA10TR FRICGX4BA10TR FRICGX3P5BA10TR BUFHX6MA10TR FRICGX5BA10TR BUFX7P5MA10TR BUFX7P5BA10TR BUFX9BA10TR BUFHX7P5MA10TR FRICGX7P5BA10TR BUFX11MA10TR BUFHX9MA10TR BUFHX13MA10TR FRICGX16BA10TR)
[12/09 15:47:03   2083s] Total number of usable inverters from Lib Analyzer: 40 ( INVX1MA10TR INVX1BA10TR INVX0P8MA10TR INVX0P8BA10TR INVX0P7MA10TR INVX0P7BA10TR INVX0P6MA10TR INVX0P6BA10TR INVX0P5MA10TR INVX0P5BA10TR INVX2MA10TR INVX2BA10TR INVX1P7MA10TR INVX1P7BA10TR INVX1P4MA10TR INVX1P4BA10TR INVX1P2MA10TR INVX1P2BA10TR INVX3MA10TR INVX3BA10TR INVX2P5MA10TR INVX2P5BA10TR INVX4MA10TR INVX4BA10TR INVX3P5MA10TR INVX3P5BA10TR INVX5MA10TR INVX5BA10TR INVX6MA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9MA10TR INVX9BA10TR INVX11MA10TR INVX11BA10TR INVX13MA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/09 15:47:03   2083s] Total number of usable delay cells from Lib Analyzer: 1 ( DLY2X0P5MA10TR)
[12/09 15:47:03   2083s] 
[12/09 15:47:03   2083s] {RT default_rc_corner 0 6 6 0}
[12/09 15:47:05   2085s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:34:45 mem=3525.8M
[12/09 15:47:05   2085s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:34:45 mem=3525.8M
[12/09 15:47:05   2085s] Creating Lib Analyzer, finished. 
[12/09 15:47:05   2085s] 
[12/09 15:47:05   2085s] *Info: minBufDelay = 39.6 ps, libStdDelay = 15.6 ps, minBufSize = 6400000 (4.0)
[12/09 15:47:05   2085s] *Info: worst delay setup view: slowView
[12/09 15:47:05   2085s] Footprint list for hold buffering (delay unit: ps)
[12/09 15:47:05   2085s] =================================================================
[12/09 15:47:05   2085s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[12/09 15:47:05   2085s] ------------------------------------------------------------------
[12/09 15:47:05   2085s] *Info:       22.0       2.36    4.0  29.91 BUFHX1MA10TR (A,Y)
[12/09 15:47:05   2085s] *Info:       24.8       2.48    4.0  43.60 BUFX0P8BA10TR (A,Y)
[12/09 15:47:05   2085s] *Info:       19.9       2.17    6.0  14.27 BUFX2MA10TR (A,Y)
[12/09 15:47:05   2085s] *Info:       21.6       2.41    6.0  19.79 BUFX1P7BA10TR (A,Y)
[12/09 15:47:05   2085s] *Info:       20.4       2.32    6.0  20.10 BUFHX1P4MA10TR (A,Y)
[12/09 15:47:05   2085s] *Info:       20.8       2.39    6.0  20.43 BUFX1P4MA10TR (A,Y)
[12/09 15:47:05   2085s] *Info:       21.7       2.44    6.0  23.86 BUFX1P2MA10TR (A,Y)
[12/09 15:47:05   2085s] *Info:       48.7       2.68    6.0  60.83 DLY2X0P5MA10TR (A,Y)
[12/09 15:47:05   2085s] *Info:       19.1       2.29    7.0   9.47 BUFX3MA10TR (A,Y)
[12/09 15:47:05   2085s] *Info:       21.6       2.22    7.0  11.20 BUFX3BA10TR (A,Y)
[12/09 15:47:05   2085s] *Info:       20.3       2.21    7.0  11.32 BUFX2P5MA10TR (A,Y)
[12/09 15:47:05   2085s] *Info:       21.3       2.34    7.0  13.39 BUFX2P5BA10TR (A,Y)
[12/09 15:47:05   2085s] *Info:       18.6       2.26    8.0   9.38 BUFHX3MA10TR (A,Y)
[12/09 15:47:05   2085s] *Info:       19.3       2.30    8.0  11.20 BUFHX2P5MA10TR (A,Y)
[12/09 15:47:05   2085s] *Info:       30.0       2.33    8.0  43.18 FRICGX0P8BA10TR (CK,ECK)
[12/09 15:47:05   2085s] *Info:       27.6       2.65    8.0  58.15 FRICGX0P6BA10TR (CK,ECK)
[12/09 15:47:05   2085s] *Info:       18.5       2.28   10.0   7.03 BUFX4MA10TR (A,Y)
[12/09 15:47:05   2085s] *Info:       19.2       2.22   10.0   7.97 BUFX3P5MA10TR (A,Y)
[12/09 15:47:05   2085s] *Info:       19.9       2.38   10.0   9.44 BUFX3P5BA10TR (A,Y)
[12/09 15:47:05   2085s] *Info:       25.7       2.35   10.0  16.83 FRICGX2BA10TR (CK,ECK)
[12/09 15:47:05   2085s] *Info:       24.6       2.39   10.0  19.80 FRICGX1P7BA10TR (CK,ECK)
[12/09 15:47:05   2085s] *Info:       26.9       2.51   10.0  27.88 FRICGX1P2BA10TR (CK,ECK)
[12/09 15:47:05   2085s] *Info:       18.7       2.20   11.0   5.61 BUFX5MA10TR (A,Y)
[12/09 15:47:05   2085s] *Info:       20.2       2.24   11.0   6.64 BUFX5BA10TR (A,Y)
[12/09 15:47:05   2085s] *Info:       24.7       2.21   11.0  13.34 FRICGX2P5BA10TR (CK,ECK)
[12/09 15:47:05   2085s] *Info:       19.9       2.23   12.0   5.48 BUFX6BA10TR (A,Y)
[12/09 15:47:05   2085s] *Info:       18.9       2.12   12.0   5.55 BUFHX5MA10TR (A,Y)
[12/09 15:47:05   2085s] *Info:       18.1       2.19   15.0   4.59 BUFHX6MA10TR (A,Y)
[12/09 15:47:05   2085s] *Info:       25.1       2.25   15.0   8.33 FRICGX4BA10TR (CK,ECK)
[12/09 15:47:05   2085s] *Info:       24.7       2.28   15.0   9.50 FRICGX3P5BA10TR (CK,ECK)
[12/09 15:47:05   2085s] *Info:       19.4       2.21   16.0   3.68 BUFX7P5MA10TR (A,Y)
[12/09 15:47:05   2085s] *Info:       20.8       2.25   16.0   4.35 BUFX7P5BA10TR (A,Y)
[12/09 15:47:05   2085s] *Info:       24.2       2.22   16.0   6.61 FRICGX5BA10TR (CK,ECK)
[12/09 15:47:05   2085s] *Info:       20.6       2.24   17.0   3.65 BUFX9BA10TR (A,Y)
[12/09 15:47:05   2085s] *Info:       18.8       2.16   19.0   3.64 BUFHX7P5MA10TR (A,Y)
[12/09 15:47:05   2085s] *Info:       23.5       2.25   20.0   4.38 FRICGX7P5BA10TR (CK,ECK)
[12/09 15:47:05   2085s] *Info:       18.8       2.19   21.0   2.52 BUFX11MA10TR (A,Y)
[12/09 15:47:05   2085s] *Info:       18.6       2.18   21.0   3.06 BUFHX9MA10TR (A,Y)
[12/09 15:47:05   2085s] *Info:       18.3       2.16   29.0   2.11 BUFHX13MA10TR (A,Y)
[12/09 15:47:05   2085s] *Info:       23.2       2.19   34.0   2.07 FRICGX16BA10TR (CK,ECK)
[12/09 15:47:05   2085s] =================================================================
[12/09 15:47:07   2087s] 
[12/09 15:47:07   2087s] TimeStamp Deleting Cell Server Begin ...
[12/09 15:47:07   2087s] Deleting Lib Analyzer.
[12/09 15:47:07   2087s] 
[12/09 15:47:07   2087s] TimeStamp Deleting Cell Server End ...
[12/09 15:47:07   2087s] 
[12/09 15:47:07   2087s] Creating Lib Analyzer ...
[12/09 15:47:07   2087s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/09 15:47:07   2087s] 
[12/09 15:47:07   2087s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/09 15:47:07   2087s] Summary for sequential cells identification: 
[12/09 15:47:07   2087s]   Identified SBFF number: 148
[12/09 15:47:07   2087s]   Identified MBFF number: 0
[12/09 15:47:07   2087s]   Identified SB Latch number: 0
[12/09 15:47:07   2087s]   Identified MB Latch number: 0
[12/09 15:47:07   2087s]   Not identified SBFF number: 0
[12/09 15:47:07   2087s]   Not identified MBFF number: 0
[12/09 15:47:07   2087s]   Not identified SB Latch number: 0
[12/09 15:47:07   2087s]   Not identified MB Latch number: 0
[12/09 15:47:07   2087s]   Number of sequential cells which are not FFs: 106
[12/09 15:47:07   2087s]  Visiting view : slowView
[12/09 15:47:07   2087s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/09 15:47:07   2087s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/09 15:47:07   2087s]  Visiting view : fastView
[12/09 15:47:07   2087s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/09 15:47:07   2087s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/09 15:47:07   2087s] TLC MultiMap info (StdDelay):
[12/09 15:47:07   2087s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/09 15:47:07   2087s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/09 15:47:07   2087s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/09 15:47:07   2087s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/09 15:47:07   2087s]  Setting StdDelay to: 15.6ps
[12/09 15:47:07   2087s] 
[12/09 15:47:07   2087s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/09 15:47:07   2087s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/09 15:47:07   2087s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/09 15:47:07   2087s] Total number of usable buffers from Lib Analyzer: 74 ( BUFX1MA10TR BUFX1BA10TR BUFX0P8MA10TR BUFX0P8BA10TR BUFX0P7MA10TR BUFX0P7BA10TR BUFHX1MA10TR BUFHX0P8MA10TR BUFHX0P7MA10TR BUFX2MA10TR BUFX2BA10TR BUFX1P7MA10TR BUFX1P7BA10TR BUFX1P4MA10TR BUFX1P4BA10TR BUFX1P2MA10TR BUFX1P2BA10TR BUFHX1P7MA10TR BUFHX1P4MA10TR BUFHX1P2MA10TR BUFX3MA10TR BUFX3BA10TR BUFX2P5MA10TR BUFX2P5BA10TR BUFHX2MA10TR FRICGX1BA10TR FRICGX0P8BA10TR FRICGX0P7BA10TR FRICGX0P6BA10TR FRICGX0P5BA10TR BUFHX3MA10TR BUFHX2P5MA10TR FRICGX2BA10TR FRICGX1P7BA10TR FRICGX1P4BA10TR FRICGX1P2BA10TR BUFX4MA10TR BUFX4BA10TR BUFX3P5MA10TR BUFX3P5BA10TR FRICGX3BA10TR FRICGX2P5BA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFHX3P5MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR FRICGX4BA10TR FRICGX3P5BA10TR BUFHX6MA10TR FRICGX5BA10TR BUFX7P5MA10TR BUFX7P5BA10TR FRICGX6BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR FRICGX7P5BA10TR BUFX11MA10TR BUFX11BA10TR BUFHX9MA10TR FRICGX9BA10TR BUFX13MA10TR BUFX13BA10TR BUFHX11MA10TR FRICGX11BA10TR FRICGX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX13MA10TR FRICGX16BA10TR BUFHX16MA10TR)
[12/09 15:47:07   2087s] Total number of usable inverters from Lib Analyzer: 40 ( INVX1MA10TR INVX1BA10TR INVX0P8MA10TR INVX0P8BA10TR INVX0P7MA10TR INVX0P7BA10TR INVX0P6MA10TR INVX0P6BA10TR INVX0P5MA10TR INVX0P5BA10TR INVX2MA10TR INVX2BA10TR INVX1P7MA10TR INVX1P7BA10TR INVX1P4MA10TR INVX1P4BA10TR INVX1P2MA10TR INVX1P2BA10TR INVX3MA10TR INVX3BA10TR INVX2P5MA10TR INVX2P5BA10TR INVX4MA10TR INVX4BA10TR INVX3P5MA10TR INVX3P5BA10TR INVX5MA10TR INVX5BA10TR INVX6MA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9MA10TR INVX9BA10TR INVX11MA10TR INVX11BA10TR INVX13MA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/09 15:47:07   2087s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/09 15:47:07   2087s] 
[12/09 15:47:08   2087s] {RT default_rc_corner 0 6 6 0}
[12/09 15:47:10   2089s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:34:49 mem=3525.8M
[12/09 15:47:10   2089s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:34:49 mem=3525.8M
[12/09 15:47:10   2089s] Creating Lib Analyzer, finished. 
[12/09 15:47:10   2089s] Hold Timer stdDelay = 15.6ps
[12/09 15:47:10   2089s]  Visiting view : fastView
[12/09 15:47:10   2089s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/09 15:47:10   2089s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/09 15:47:10   2089s] Hold Timer stdDelay =  7.4ps (fastView)
[12/09 15:47:11   2089s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3525.8M, EPOCH TIME: 1670622431.009017
[12/09 15:47:11   2089s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.112, REAL:0.181, MEM:3525.8M, EPOCH TIME: 1670622431.190305
[12/09 15:47:13   2092s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 slowView
Hold views included:
 fastView

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| 28.585  | 32.789  | 32.673  | 28.585  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  32088  |  32081  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.079  | -0.079  | -0.018  |  0.843  |
|           TNS (ns):| -6.017  | -5.999  | -0.018  |  0.000  |
|    Violating Paths:|   571   |   570   |    1    |    0    |
|          All Paths:|  32088  |  32081  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 94.771%
------------------------------------------------------------------
**optDesign ... cpu = 0:02:34, real = 0:02:35, mem = 2945.1M, totSessionCpu=0:34:52 **
[12/09 15:47:13   2092s] *** BuildHoldData #1 [finish] : cpu/real = 0:01:46.0/0:01:35.1 (1.1), totSession cpu/real = 0:34:52.4/0:34:23.0 (1.0), mem = 3331.4M
[12/09 15:47:13   2092s] 
[12/09 15:47:13   2092s] =============================================================================================
[12/09 15:47:13   2092s]  Step TAT Report for BuildHoldData #1                                           21.10-p004_1
[12/09 15:47:13   2092s] =============================================================================================
[12/09 15:47:13   2092s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/09 15:47:13   2092s] ---------------------------------------------------------------------------------------------
[12/09 15:47:13   2092s] [ ViewPruning            ]      5   0:00:06.7  (   7.0 % )     0:00:06.7 /  0:00:07.3    1.1
[12/09 15:47:13   2092s] [ OptSummaryReport       ]      1   0:00:00.6  (   0.7 % )     0:00:02.8 /  0:00:02.9    1.1
[12/09 15:47:13   2092s] [ DrvReport              ]      1   0:00:02.2  (   2.3 % )     0:00:02.2 /  0:00:02.6    1.2
[12/09 15:47:13   2092s] [ SlackTraversorInit     ]      3   0:00:06.2  (   6.6 % )     0:00:06.2 /  0:00:05.2    0.8
[12/09 15:47:13   2092s] [ CellServerInit         ]      3   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[12/09 15:47:13   2092s] [ LibAnalyzerInit        ]      2   0:00:05.1  (   5.3 % )     0:00:05.1 /  0:00:04.1    0.8
[12/09 15:47:13   2092s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/09 15:47:13   2092s] [ HoldTimerInit          ]      1   0:00:08.3  (   8.8 % )     0:00:08.3 /  0:00:10.7    1.3
[12/09 15:47:13   2092s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/09 15:47:13   2092s] [ HoldTimerNodeList      ]      1   0:00:04.9  (   5.1 % )     0:00:04.9 /  0:00:04.1    0.8
[12/09 15:47:13   2092s] [ HoldTimerRestoreData   ]      1   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.1    0.5
[12/09 15:47:13   2092s] [ TimingUpdate           ]      5   0:00:04.9  (   5.2 % )     0:00:26.9 /  0:00:37.0    1.4
[12/09 15:47:13   2092s] [ FullDelayCalc          ]      1   0:00:22.0  (  23.2 % )     0:00:22.0 /  0:00:32.4    1.5
[12/09 15:47:13   2092s] [ TimingReport           ]      2   0:00:01.6  (   1.7 % )     0:00:01.6 /  0:00:02.1    1.3
[12/09 15:47:13   2092s] [ SaveTimingGraph        ]      1   0:00:03.1  (   3.2 % )     0:00:03.1 /  0:00:04.1    1.3
[12/09 15:47:13   2092s] [ RestoreTimingGraph     ]      1   0:00:02.4  (   2.6 % )     0:00:02.4 /  0:00:02.6    1.1
[12/09 15:47:13   2092s] [ MISC                   ]          0:00:26.7  (  28.1 % )     0:00:26.7 /  0:00:25.8    1.0
[12/09 15:47:13   2092s] ---------------------------------------------------------------------------------------------
[12/09 15:47:13   2092s]  BuildHoldData #1 TOTAL             0:01:35.1  ( 100.0 % )     0:01:35.1 /  0:01:46.0    1.1
[12/09 15:47:13   2092s] ---------------------------------------------------------------------------------------------
[12/09 15:47:13   2092s] 
[12/09 15:47:13   2092s] *** HoldOpt #1 [begin] : totSession cpu/real = 0:34:52.4/0:34:23.0 (1.0), mem = 3331.4M
[12/09 15:47:13   2092s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1318001.16
[12/09 15:47:13   2092s] ### Creating LA Mngr. totSessionCpu=0:34:53 mem=3331.4M
[12/09 15:47:13   2092s] ### Creating LA Mngr, finished. totSessionCpu=0:34:53 mem=3331.4M
[12/09 15:47:13   2092s] GigaOpt Hold fixing search radius: 40 5 125 (stdCellHgt 4000 dbu)
[12/09 15:47:13   2092s] *info: Run optDesign holdfix with 4 threads.
[12/09 15:47:14   2092s] Info: 15 top-level, potential tri-state nets excluded from IPO operation.
[12/09 15:47:14   2093s] Info: 359 nets with fixed/cover wires excluded.
[12/09 15:47:15   2093s] Info: 359 clock nets excluded from IPO operation.
[12/09 15:47:16   2094s] --------------------------------------------------- 
[12/09 15:47:16   2094s]    Hold Timing Summary  - Initial 
[12/09 15:47:16   2094s] --------------------------------------------------- 
[12/09 15:47:16   2094s]  Target slack:       0.0000 ns
[12/09 15:47:16   2094s]  View: fastView 
[12/09 15:47:16   2094s]    WNS:      -0.0790
[12/09 15:47:16   2094s]    TNS:      -6.0161
[12/09 15:47:16   2094s]    VP :          570
[12/09 15:47:16   2094s]    Worst hold path end point: mmu_state_reg_0_/D 
[12/09 15:47:16   2094s] --------------------------------------------------- 
[12/09 15:47:16   2094s] Info: Done creating the CCOpt slew target map.
[12/09 15:47:16   2094s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/09 15:47:16   2094s] ### Creating PhyDesignMc. totSessionCpu=0:34:55 mem=3505.0M
[12/09 15:47:16   2094s] OPERPROF: Starting DPlace-Init at level 1, MEM:3505.0M, EPOCH TIME: 1670622436.739014
[12/09 15:47:16   2094s] z: 2, totalTracks: 1
[12/09 15:47:16   2094s] z: 4, totalTracks: 1
[12/09 15:47:16   2094s] z: 6, totalTracks: 1
[12/09 15:47:16   2094s] z: 8, totalTracks: 1
[12/09 15:47:16   2094s] #spOpts: VtWidth mergeVia=F 
[12/09 15:47:16   2094s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3505.0M, EPOCH TIME: 1670622436.951619
[12/09 15:47:17   2094s] 
[12/09 15:47:17   2094s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/09 15:47:17   2094s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.098, REAL:0.259, MEM:3505.0M, EPOCH TIME: 1670622437.210876
[12/09 15:47:17   2094s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=3505.0MB).
[12/09 15:47:17   2094s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.291, REAL:0.541, MEM:3505.0M, EPOCH TIME: 1670622437.280276
[12/09 15:47:18   2096s] TotalInstCnt at PhyDesignMc Initialization: 153,971
[12/09 15:47:18   2096s] ### Creating PhyDesignMc, finished. totSessionCpu=0:34:57 mem=3543.0M
[12/09 15:47:18   2096s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:3543.0M, EPOCH TIME: 1670622438.893105
[12/09 15:47:18   2096s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.004, REAL:0.004, MEM:3543.0M, EPOCH TIME: 1670622438.896960
[12/09 15:47:19   2097s] 
[12/09 15:47:19   2097s] *** Starting Core Fixing (fixHold) cpu=0:01:51 real=0:01:41 totSessionCpu=0:34:57 mem=3543.0M density=94.771% ***
[12/09 15:47:19   2097s] Optimizer Target Slack 0.000 StdDelay is 0.01560  
[12/09 15:47:30   2104s] ### Creating RouteCongInterface, started
[12/09 15:47:31   2105s] 
[12/09 15:47:31   2105s] #optDebug:  {2, 1.000, 0.8500} {3, 0.800, 0.8500} {4, 0.600, 0.8500} {5, 0.400, 0.8500} {6, 0.200, 0.6214} 
[12/09 15:47:31   2105s] 
[12/09 15:47:31   2105s] #optDebug: {0, 0.900}
[12/09 15:47:31   2105s] ### Creating RouteCongInterface, finished

------------------------------------------------------------------
     Phase Initial Timing Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| 28.585  | 32.789  | 32.673  | 28.585  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  32088  |  32081  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

Density: 94.771%
------------------------------------------------------------------
[12/09 15:47:32   2106s] *info: Hold Batch Commit is enabled
[12/09 15:47:32   2106s] *info: Levelized Batch Commit is enabled
[12/09 15:47:32   2106s] 
[12/09 15:47:32   2106s] Phase I ......
[12/09 15:47:32   2106s] Executing transform: ECO Safe Resize
[12/09 15:47:32   2106s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[12/09 15:47:32   2106s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[12/09 15:47:32   2106s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[12/09 15:47:32   2107s] Worst hold path end point:
[12/09 15:47:32   2107s]   mmu_state_reg_0_/D
[12/09 15:47:32   2107s]     net: mmu_N207 (nrTerm=2)
[12/09 15:47:32   2107s] |   0|  -0.079|    -6.02|     570|          0|       0(     0)|   94.77%|   0:00:00.0|  3665.7M|
[12/09 15:47:32   2107s] Worst hold path end point:
[12/09 15:47:32   2107s]   mmu_state_reg_0_/D
[12/09 15:47:32   2107s]     net: mmu_N207 (nrTerm=2)
[12/09 15:47:32   2107s] |   1|  -0.079|    -6.02|     570|          0|       0(     0)|   94.77%|   0:00:00.0|  3665.7M|
[12/09 15:47:32   2107s] 
[12/09 15:47:32   2107s] Capturing REF for hold ...
[12/09 15:47:32   2107s]    Hold Timing Snapshot: (REF)
[12/09 15:47:32   2107s]              All PG WNS: -0.079
[12/09 15:47:32   2107s]              All PG TNS: -6.016
[12/09 15:47:32   2107s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[12/09 15:47:33   2107s] Executing transform: AddBuffer + LegalResize
[12/09 15:47:33   2107s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[12/09 15:47:33   2107s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[12/09 15:47:33   2107s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[12/09 15:47:33   2108s] Worst hold path end point:
[12/09 15:47:33   2108s]   mmu_state_reg_0_/D
[12/09 15:47:33   2108s]     net: mmu_N207 (nrTerm=2)
[12/09 15:47:33   2108s] |   0|  -0.079|    -6.02|     570|          0|       0(     0)|   94.77%|   0:00:00.0|  3665.7M|
[12/09 15:47:36   2113s] Worst hold path end point:
[12/09 15:47:36   2113s]   vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/unpack/stage_state_q_reg_4__op_data__1__16_/D
[12/09 15:47:36   2113s]     net: vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/unpack/FE_PHN2115_stage_state_q_3__op_data__1__16 (nrTerm=2)
[12/09 15:47:36   2113s] |   1|  -0.000|    -0.00|       2|        559|       0(     0)|   94.92%|   0:00:03.0|  3791.1M|
[12/09 15:47:37   2114s] |   2|   0.000|     0.00|       0|          2|       0(     0)|   94.92%|   0:00:00.0|  3794.0M|
[12/09 15:47:37   2114s] 
[12/09 15:47:37   2114s] Capturing REF for hold ...
[12/09 15:47:37   2114s]    Hold Timing Snapshot: (REF)
[12/09 15:47:37   2114s]              All PG WNS: 0.000
[12/09 15:47:37   2114s]              All PG TNS: 0.000
[12/09 15:47:37   2114s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[12/09 15:47:37   2114s] 
[12/09 15:47:37   2114s] *info:    Total 561 cells added for Phase I
[12/09 15:47:37   2114s] *info:        in which 0 is ripple commits (0.000%)
[12/09 15:47:38   2115s] --------------------------------------------------- 
[12/09 15:47:38   2115s]    Hold Timing Summary  - Phase I 
[12/09 15:47:38   2115s] --------------------------------------------------- 
[12/09 15:47:38   2115s]  Target slack:       0.0000 ns
[12/09 15:47:38   2115s]  View: fastView 
[12/09 15:47:38   2115s]    WNS:       0.0000
[12/09 15:47:38   2115s]    TNS:       0.0000
[12/09 15:47:38   2115s]    VP :            0
[12/09 15:47:38   2115s]    Worst hold path end point: vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/unpack/stage_state_q_reg_2__ctrl__9_/D 
[12/09 15:47:38   2115s] --------------------------------------------------- 

------------------------------------------------------------------
      Phase I Timing Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| 28.585  | 32.789  | 32.673  | 28.585  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  32088  |  32081  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

Density: 94.917%
Routing Overflow: 0.03% H and 0.00% V
------------------------------------------------------------------
[12/09 15:47:39   2116s] 
[12/09 15:47:39   2116s] *** Finished Core Fixing (fixHold) cpu=0:02:11 real=0:02:01 totSessionCpu=0:35:17 mem=3839.8M density=94.917% ***
[12/09 15:47:39   2116s] 
[12/09 15:47:39   2116s] *info:
[12/09 15:47:39   2116s] *info: Added a total of 561 cells to fix/reduce hold violation
[12/09 15:47:39   2116s] *info:          in which 497 termBuffering
[12/09 15:47:39   2116s] *info:          in which 0 dummyBuffering
[12/09 15:47:39   2116s] *info:
[12/09 15:47:39   2116s] *info: Summary: 
[12/09 15:47:39   2116s] *info:           15 cells of type 'BUFHX0P7MA10TR' (4.0, 	42.369) used
[12/09 15:47:39   2116s] *info:          517 cells of type 'BUFHX1MA10TR' (4.0, 	29.914) used
[12/09 15:47:39   2116s] *info:            1 cell  of type 'BUFHX1P4MA10TR' (6.0, 	20.104) used
[12/09 15:47:39   2116s] *info:            2 cells of type 'BUFX0P7BA10TR' (4.0, 	49.502) used
[12/09 15:47:39   2116s] *info:            8 cells of type 'BUFX0P7MA10TR' (4.0, 	43.072) used
[12/09 15:47:39   2116s] *info:            1 cell  of type 'BUFX0P8MA10TR' (4.0, 	37.510) used
[12/09 15:47:39   2116s] *info:           16 cells of type 'DLY2X0P5MA10TR' (6.0, 	60.825) used
[12/09 15:47:39   2116s] *info:            1 cell  of type 'DLY4X0P5MA10TR' (11.0, 	60.412) used
[12/09 15:47:39   2116s] 
[12/09 15:47:40   2117s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3839.8M, EPOCH TIME: 1670622460.008175
[12/09 15:47:40   2117s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.037, REAL:0.039, MEM:3706.8M, EPOCH TIME: 1670622460.047232
[12/09 15:47:40   2117s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:3706.8M, EPOCH TIME: 1670622460.097269
[12/09 15:47:40   2117s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3706.8M, EPOCH TIME: 1670622460.097440
[12/09 15:47:40   2117s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3706.8M, EPOCH TIME: 1670622460.385263
[12/09 15:47:40   2117s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.160, REAL:0.162, MEM:3706.8M, EPOCH TIME: 1670622460.547020
[12/09 15:47:40   2117s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:3706.8M, EPOCH TIME: 1670622460.590068
[12/09 15:47:40   2117s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.004, REAL:0.004, MEM:3706.8M, EPOCH TIME: 1670622460.594284
[12/09 15:47:40   2117s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.357, REAL:0.497, MEM:3706.8M, EPOCH TIME: 1670622460.594425
[12/09 15:47:40   2117s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.357, REAL:0.497, MEM:3706.8M, EPOCH TIME: 1670622460.594455
[12/09 15:47:40   2117s] TDRefine: refinePlace mode is spiral
[12/09 15:47:40   2117s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1318001.13
[12/09 15:47:40   2117s] OPERPROF: Starting RefinePlace at level 1, MEM:3706.8M, EPOCH TIME: 1670622460.594605
[12/09 15:47:40   2117s] *** Starting refinePlace (0:35:17 mem=3706.8M) ***
[12/09 15:47:40   2117s] Total net bbox length = 2.653e+06 (1.434e+06 1.219e+06) (ext = 2.003e+04)
[12/09 15:47:40   2117s] 
[12/09 15:47:40   2117s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/09 15:47:40   2117s] **WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
[12/09 15:47:40   2117s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/09 15:47:40   2117s] Enhanced MH flow has been turned off for floorplan mode.
[12/09 15:47:40   2117s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[12/09 15:47:40   2117s] Type 'man IMPSP-5140' for more detail.
[12/09 15:47:40   2117s] **WARN: (IMPSP-315):	Found 166532 instances insts with no PG Term connections.
[12/09 15:47:40   2117s] Type 'man IMPSP-315' for more detail.
[12/09 15:47:40   2117s] Default power domain name = toplevel_498
[12/09 15:47:40   2117s] .Default power domain name = toplevel_498
[12/09 15:47:40   2117s] .OPERPROF:   Starting RefinePlace2 at level 2, MEM:3707.9M, EPOCH TIME: 1670622460.916064
[12/09 15:47:40   2117s] Starting refinePlace ...
[12/09 15:47:40   2117s] Default power domain name = toplevel_498
[12/09 15:47:40   2117s] .One DDP V2 for no tweak run.
[12/09 15:47:41   2117s] Default power domain name = toplevel_498
[12/09 15:47:41   2117s] .  Spread Effort: high, pre-route mode, useDDP on.
[12/09 15:47:41   2118s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:01.0, mem=3758.3MB) @(0:35:18 - 0:35:18).
[12/09 15:47:41   2118s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/09 15:47:41   2118s] wireLenOptFixPriorityInst 30701 inst fixed
[12/09 15:47:42   2119s] 
[12/09 15:47:42   2119s] Running Spiral MT with 4 threads  fetchWidth=400 
[12/09 15:47:49   2122s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/09 15:47:49   2122s] [CPU] RefinePlace/Spiral (cpu=0:00:01.0, real=0:00:04.0)
[12/09 15:47:49   2122s] [CPU] RefinePlace/Commit (cpu=0:00:02.3, real=0:00:03.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:02.3, real=0:00:03.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/09 15:47:49   2122s] [CPU] RefinePlace/Legalization (cpu=0:00:04.0, real=0:00:08.0, mem=3758.3MB) @(0:35:18 - 0:35:22).
[12/09 15:47:49   2122s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/09 15:47:49   2122s] 	Runtime: CPU: 0:00:04.7 REAL: 0:00:09.0 MEM: 3758.3MB
[12/09 15:47:49   2122s] Statistics of distance of Instance movement in refine placement:
[12/09 15:47:49   2122s]   maximum (X+Y) =         0.00 um
[12/09 15:47:49   2122s]   mean    (X+Y) =         0.00 um
[12/09 15:47:49   2122s] Summary Report:
[12/09 15:47:49   2122s] Instances move: 0 (out of 154174 movable)
[12/09 15:47:49   2122s] Instances flipped: 0
[12/09 15:47:49   2122s] Mean displacement: 0.00 um
[12/09 15:47:49   2122s] Max displacement: 0.00 um 
[12/09 15:47:49   2122s] Total instances moved : 0
[12/09 15:47:49   2122s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:4.781, REAL:8.386, MEM:3758.3M, EPOCH TIME: 1670622469.302036
[12/09 15:47:49   2122s] Total net bbox length = 2.653e+06 (1.434e+06 1.219e+06) (ext = 2.003e+04)
[12/09 15:47:49   2122s] Runtime: CPU: 0:00:05.1 REAL: 0:00:09.0 MEM: 3758.3MB
[12/09 15:47:49   2122s] [CPU] RefinePlace/total (cpu=0:00:05.1, real=0:00:09.0, mem=3758.3MB) @(0:35:17 - 0:35:23).
[12/09 15:47:49   2122s] *** Finished refinePlace (0:35:23 mem=3758.3M) ***
[12/09 15:47:49   2122s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1318001.13
[12/09 15:47:49   2122s] OPERPROF: Finished RefinePlace at level 1, CPU:5.209, REAL:8.885, MEM:3758.3M, EPOCH TIME: 1670622469.479654
[12/09 15:47:50   2123s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3758.3M, EPOCH TIME: 1670622470.293481
[12/09 15:47:50   2123s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.033, REAL:0.033, MEM:3709.3M, EPOCH TIME: 1670622470.326701
[12/09 15:47:50   2123s] *** maximum move = 0.00 um ***
[12/09 15:47:50   2123s] *** Finished re-routing un-routed nets (3709.3M) ***
[12/09 15:47:50   2123s] OPERPROF: Starting DPlace-Init at level 1, MEM:3709.3M, EPOCH TIME: 1670622470.443141
[12/09 15:47:50   2123s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3709.3M, EPOCH TIME: 1670622470.599804
[12/09 15:47:50   2123s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.190, REAL:0.290, MEM:3709.3M, EPOCH TIME: 1670622470.890234
[12/09 15:47:50   2123s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:3709.3M, EPOCH TIME: 1670622470.950408
[12/09 15:47:50   2123s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.004, REAL:0.004, MEM:3709.3M, EPOCH TIME: 1670622470.954728
[12/09 15:47:50   2123s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.390, REAL:0.512, MEM:3709.3M, EPOCH TIME: 1670622470.954869
[12/09 15:47:52   2125s] 
[12/09 15:47:52   2125s] *** Finish Physical Update (cpu=0:00:08.7 real=0:00:13.0 mem=3709.3M) ***

------------------------------------------------------------------
     After refinePlace Timing Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| 28.585  | 32.789  | 32.673  | 28.585  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  32088  |  32081  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

Density: 94.917%
Routing Overflow: 0.03% H and 0.00% V
------------------------------------------------------------------
[12/09 15:47:53   2126s] *** Finish Post CTS Hold Fixing (cpu=0:02:20 real=0:02:15 totSessionCpu=0:35:27 mem=3780.7M density=94.917%) ***
[12/09 15:47:53   2126s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1318001.16
[12/09 15:47:53   2126s] **INFO: total 56222 insts, 55578 nets marked don't touch
[12/09 15:47:54   2127s] **INFO: total 56222 insts, 55578 nets marked don't touch DB property
[12/09 15:47:54   2127s] **INFO: total 56222 insts, 55578 nets unmarked don't touch

[12/09 15:47:54   2127s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3670.5M, EPOCH TIME: 1670622474.207462
[12/09 15:47:54   2127s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.039, REAL:0.075, MEM:3286.5M, EPOCH TIME: 1670622474.282173
[12/09 15:47:54   2127s] TotalInstCnt at PhyDesignMc Destruction: 154,532
[12/09 15:47:54   2127s] *** HoldOpt #1 [finish] : cpu/real = 0:00:34.8/0:00:40.7 (0.9), totSession cpu/real = 0:35:27.2/0:35:03.7 (1.0), mem = 3286.5M
[12/09 15:47:54   2127s] 
[12/09 15:47:54   2127s] =============================================================================================
[12/09 15:47:54   2127s]  Step TAT Report for HoldOpt #1                                                 21.10-p004_1
[12/09 15:47:54   2127s] =============================================================================================
[12/09 15:47:54   2127s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/09 15:47:54   2127s] ---------------------------------------------------------------------------------------------
[12/09 15:47:54   2127s] [ OptSummaryReport       ]      3   0:00:00.1  (   0.4 % )     0:00:02.9 /  0:00:03.3    1.1
[12/09 15:47:54   2127s] [ SlackTraversorInit     ]      1   0:00:01.3  (   3.3 % )     0:00:01.3 /  0:00:01.0    0.8
[12/09 15:47:54   2127s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/09 15:47:54   2127s] [ PlacerInterfaceInit    ]      1   0:00:02.2  (   5.3 % )     0:00:02.2 /  0:00:01.9    0.9
[12/09 15:47:54   2127s] [ RouteCongInterfaceInit ]      1   0:00:00.8  (   2.0 % )     0:00:00.8 /  0:00:00.7    0.9
[12/09 15:47:54   2127s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/09 15:47:54   2127s] [ OptimizationStep       ]      2   0:00:00.4  (   1.1 % )     0:00:05.0 /  0:00:07.6    1.5
[12/09 15:47:54   2127s] [ OptSingleIteration     ]      3   0:00:00.0  (   0.0 % )     0:00:03.1 /  0:00:05.0    1.6
[12/09 15:47:54   2127s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/09 15:47:54   2127s] [ OptEval                ]      3   0:00:02.0  (   5.0 % )     0:00:02.0 /  0:00:03.6    1.8
[12/09 15:47:54   2127s] [ OptCommit              ]      3   0:00:00.1  (   0.3 % )     0:00:01.0 /  0:00:01.4    1.4
[12/09 15:47:54   2127s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.2    1.5
[12/09 15:47:54   2127s] [ IncrDelayCalc          ]      8   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.2    1.6
[12/09 15:47:54   2127s] [ HoldReEval             ]      2   0:00:00.4  (   1.1 % )     0:00:00.4 /  0:00:00.8    1.8
[12/09 15:47:54   2127s] [ HoldCollectNode        ]      6   0:00:01.8  (   4.3 % )     0:00:01.8 /  0:00:02.7    1.5
[12/09 15:47:54   2127s] [ HoldSortNodeList       ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/09 15:47:54   2127s] [ HoldBottleneckCount    ]      4   0:00:09.5  (  23.4 % )     0:00:09.5 /  0:00:06.7    0.7
[12/09 15:47:54   2127s] [ HoldCacheNodeWeight    ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.2
[12/09 15:47:54   2127s] [ HoldBuildSlackGraph    ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/09 15:47:54   2127s] [ HoldDBCommit           ]      2   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.1    0.7
[12/09 15:47:54   2127s] [ HoldTimerCalcSummary   ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/09 15:47:54   2127s] [ RefinePlace            ]      1   0:00:12.7  (  31.1 % )     0:00:12.7 /  0:00:08.7    0.7
[12/09 15:47:54   2127s] [ TimingUpdate           ]      3   0:00:00.3  (   0.9 % )     0:00:00.3 /  0:00:00.3    0.7
[12/09 15:47:54   2127s] [ TimingReport           ]      3   0:00:02.4  (   5.9 % )     0:00:02.4 /  0:00:03.0    1.2
[12/09 15:47:54   2127s] [ IncrTimingUpdate       ]      5   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    0.8
[12/09 15:47:54   2127s] [ MISC                   ]          0:00:06.0  (  14.7 % )     0:00:06.0 /  0:00:04.4    0.7
[12/09 15:47:54   2127s] ---------------------------------------------------------------------------------------------
[12/09 15:47:54   2127s]  HoldOpt #1 TOTAL                   0:00:40.7  ( 100.0 % )     0:00:40.7 /  0:00:34.8    0.9
[12/09 15:47:54   2127s] ---------------------------------------------------------------------------------------------
[12/09 15:47:54   2127s] 
[12/09 15:47:54   2127s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3286.5M, EPOCH TIME: 1670622474.571578
[12/09 15:47:54   2127s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.106, REAL:0.189, MEM:3286.5M, EPOCH TIME: 1670622474.760948
[12/09 15:47:54   2127s] *** Steiner Routed Nets: 0.720%; Threshold: 100; Threshold for Hold: 100
[12/09 15:47:55   2127s] ### Creating LA Mngr. totSessionCpu=0:35:28 mem=3286.5M
[12/09 15:47:55   2127s] ### Creating LA Mngr, finished. totSessionCpu=0:35:28 mem=3286.5M
[12/09 15:47:55   2127s] Re-routed 0 nets
[12/09 15:47:55   2127s] GigaOpt_HOLD: Recover setup timing after hold fixing
[12/09 15:47:55   2127s] 
[12/09 15:47:55   2127s] TimeStamp Deleting Cell Server Begin ...
[12/09 15:47:55   2127s] Deleting Lib Analyzer.
[12/09 15:47:55   2127s] 
[12/09 15:47:55   2127s] TimeStamp Deleting Cell Server End ...
[12/09 15:47:55   2127s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/09 15:47:55   2127s] 
[12/09 15:47:55   2127s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/09 15:47:55   2127s] Summary for sequential cells identification: 
[12/09 15:47:55   2127s]   Identified SBFF number: 148
[12/09 15:47:55   2127s]   Identified MBFF number: 0
[12/09 15:47:55   2127s]   Identified SB Latch number: 0
[12/09 15:47:55   2127s]   Identified MB Latch number: 0
[12/09 15:47:55   2127s]   Not identified SBFF number: 0
[12/09 15:47:55   2127s]   Not identified MBFF number: 0
[12/09 15:47:55   2127s]   Not identified SB Latch number: 0
[12/09 15:47:55   2127s]   Not identified MB Latch number: 0
[12/09 15:47:55   2127s]   Number of sequential cells which are not FFs: 106
[12/09 15:47:55   2127s]  Visiting view : slowView
[12/09 15:47:55   2127s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/09 15:47:55   2127s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/09 15:47:55   2127s]  Visiting view : fastView
[12/09 15:47:55   2127s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/09 15:47:55   2127s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/09 15:47:55   2127s] TLC MultiMap info (StdDelay):
[12/09 15:47:55   2127s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/09 15:47:55   2127s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/09 15:47:55   2127s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/09 15:47:55   2127s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/09 15:47:55   2127s]  Setting StdDelay to: 15.6ps
[12/09 15:47:55   2127s] 
[12/09 15:47:55   2127s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/09 15:47:55   2127s] 
[12/09 15:47:55   2127s] TimeStamp Deleting Cell Server Begin ...
[12/09 15:47:55   2127s] 
[12/09 15:47:55   2127s] TimeStamp Deleting Cell Server End ...
[12/09 15:47:57   2128s] 
[12/09 15:47:57   2128s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/09 15:47:57   2128s] Summary for sequential cells identification: 
[12/09 15:47:57   2128s]   Identified SBFF number: 148
[12/09 15:47:57   2128s]   Identified MBFF number: 0
[12/09 15:47:57   2128s]   Identified SB Latch number: 0
[12/09 15:47:57   2128s]   Identified MB Latch number: 0
[12/09 15:47:57   2128s]   Not identified SBFF number: 0
[12/09 15:47:57   2128s]   Not identified MBFF number: 0
[12/09 15:47:57   2128s]   Not identified SB Latch number: 0
[12/09 15:47:57   2128s]   Not identified MB Latch number: 0
[12/09 15:47:57   2128s]   Number of sequential cells which are not FFs: 106
[12/09 15:47:57   2128s]  Visiting view : slowView
[12/09 15:47:57   2128s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/09 15:47:57   2128s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/09 15:47:57   2128s]  Visiting view : fastView
[12/09 15:47:57   2128s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/09 15:47:57   2128s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/09 15:47:57   2128s] TLC MultiMap info (StdDelay):
[12/09 15:47:57   2128s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/09 15:47:57   2128s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/09 15:47:57   2128s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/09 15:47:57   2128s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/09 15:47:57   2128s]  Setting StdDelay to: 15.6ps
[12/09 15:47:57   2128s] 
[12/09 15:47:57   2128s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/09 15:47:57   2129s] GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
[12/09 15:47:57   2129s] GigaOpt: WNS bump threshold: 0.0078
[12/09 15:47:57   2129s] GigaOpt: Skipping postEco optimization
[12/09 15:47:58   2130s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
[12/09 15:47:58   2130s] GigaOpt: Skipping nonLegal postEco optimization
[12/09 15:48:01   2132s] 
[12/09 15:48:01   2132s] Active setup views:
[12/09 15:48:01   2132s]  slowView
[12/09 15:48:01   2132s]   Dominating endpoints: 0
[12/09 15:48:01   2132s]   Dominating TNS: -0.000
[12/09 15:48:01   2132s] 
[12/09 15:48:01   2132s] Started Early Global Route kernel ( Curr Mem: 3381.86 MB )
[12/09 15:48:01   2132s] (I)      ==================== Layers =====================
[12/09 15:48:01   2132s] (I)      +-----+----+---------+---------+--------+-------+
[12/09 15:48:01   2132s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/09 15:48:01   2132s] (I)      +-----+----+---------+---------+--------+-------+
[12/09 15:48:01   2132s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/09 15:48:01   2132s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/09 15:48:01   2132s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/09 15:48:01   2132s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/09 15:48:01   2132s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/09 15:48:01   2132s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/09 15:48:01   2132s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/09 15:48:01   2132s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/09 15:48:01   2132s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/09 15:48:01   2132s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/09 15:48:01   2132s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/09 15:48:01   2132s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/09 15:48:01   2132s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/09 15:48:01   2132s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/09 15:48:01   2132s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/09 15:48:01   2132s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/09 15:48:01   2132s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/09 15:48:01   2132s] (I)      +-----+----+---------+---------+--------+-------+
[12/09 15:48:01   2132s] (I)      |  64 | 64 |     RVT | implant |        |       |
[12/09 15:48:01   2132s] (I)      |  65 | 65 |     HVT | implant |        |       |
[12/09 15:48:01   2132s] (I)      |  66 | 66 |     LVT | implant |        |       |
[12/09 15:48:01   2132s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[12/09 15:48:01   2132s] (I)      |  67 | 67 | OVERLAP | overlap |        |       |
[12/09 15:48:01   2132s] (I)      +-----+----+---------+---------+--------+-------+
[12/09 15:48:01   2132s] (I)      Started Import and model ( Curr Mem: 3381.86 MB )
[12/09 15:48:01   2132s] (I)      Default power domain name = toplevel_498
[12/09 15:48:01   2132s] .== Non-default Options ==
[12/09 15:48:02   2133s] (I)      Build term to term wires                           : false
[12/09 15:48:02   2133s] (I)      Maximum routing layer                              : 6
[12/09 15:48:02   2133s] (I)      Number of threads                                  : 4
[12/09 15:48:02   2133s] (I)      Method to set GCell size                           : row
[12/09 15:48:02   2133s] (I)      Counted 10037 PG shapes. We will not process PG shapes layer by layer.
[12/09 15:48:02   2133s] (I)      Use row-based GCell size
[12/09 15:48:02   2133s] (I)      Use row-based GCell align
[12/09 15:48:02   2133s] (I)      layer 0 area = 168000
[12/09 15:48:02   2133s] (I)      layer 1 area = 208000
[12/09 15:48:02   2133s] (I)      layer 2 area = 208000
[12/09 15:48:02   2133s] (I)      layer 3 area = 208000
[12/09 15:48:02   2133s] (I)      layer 4 area = 208000
[12/09 15:48:02   2133s] (I)      layer 5 area = 208000
[12/09 15:48:02   2133s] (I)      GCell unit size   : 4000
[12/09 15:48:02   2133s] (I)      GCell multiplier  : 1
[12/09 15:48:02   2133s] (I)      GCell row height  : 4000
[12/09 15:48:02   2133s] (I)      Actual row height : 4000
[12/09 15:48:02   2133s] (I)      GCell align ref   : 0 0
[12/09 15:48:02   2133s] [NR-eGR] Track table information for default rule: 
[12/09 15:48:02   2133s] [NR-eGR] M1 has no routable track
[12/09 15:48:02   2133s] [NR-eGR] M2 has single uniform track structure
[12/09 15:48:02   2133s] [NR-eGR] M3 has single uniform track structure
[12/09 15:48:02   2133s] [NR-eGR] M4 has single uniform track structure
[12/09 15:48:02   2133s] [NR-eGR] M5 has single uniform track structure
[12/09 15:48:02   2133s] [NR-eGR] M6 has single uniform track structure
[12/09 15:48:02   2133s] (I)      =============== Default via ================
[12/09 15:48:02   2133s] (I)      +---+------------------+-------------------+
[12/09 15:48:02   2133s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[12/09 15:48:02   2133s] (I)      +---+------------------+-------------------+
[12/09 15:48:02   2133s] (I)      | 1 |    3  VIA1_X     |   35  VIA1_2CUT_N |
[12/09 15:48:02   2133s] (I)      | 2 |    7  VIA2_X     |   37  VIA2_2CUT_E |
[12/09 15:48:02   2133s] (I)      | 3 |   11  VIA3_X     |   41  VIA3_2CUT_E |
[12/09 15:48:02   2133s] (I)      | 4 |   15  VIA4_X     |   45  VIA4_2CUT_E |
[12/09 15:48:02   2133s] (I)      | 5 |   19  VIA5_X     |   51  VIA5_2CUT_N |
[12/09 15:48:02   2133s] (I)      | 6 |   23  VIA6_X     |   53  VIA6_2CUT_E |
[12/09 15:48:02   2133s] (I)      | 7 |   27  VIA7_X     |   57  VIA7_2CUT_E |
[12/09 15:48:02   2133s] (I)      | 8 |   31  VIA8_X     |   61  VIA8_2CUT_E |
[12/09 15:48:02   2133s] (I)      +---+------------------+-------------------+
[12/09 15:48:02   2133s] [NR-eGR] Read 16854 PG shapes
[12/09 15:48:02   2133s] [NR-eGR] Read 0 clock shapes
[12/09 15:48:02   2133s] [NR-eGR] Read 0 other shapes
[12/09 15:48:02   2133s] [NR-eGR] #Routing Blockages  : 0
[12/09 15:48:02   2133s] [NR-eGR] #Instance Blockages : 0
[12/09 15:48:02   2133s] [NR-eGR] #PG Blockages       : 16854
[12/09 15:48:02   2133s] [NR-eGR] #Halo Blockages     : 0
[12/09 15:48:02   2133s] [NR-eGR] #Boundary Blockages : 0
[12/09 15:48:02   2133s] [NR-eGR] #Clock Blockages    : 0
[12/09 15:48:02   2133s] [NR-eGR] #Other Blockages    : 0
[12/09 15:48:02   2133s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/09 15:48:03   2133s] [NR-eGR] Num Prerouted Nets = 359  Num Prerouted Wires = 73718
[12/09 15:48:03   2134s] [NR-eGR] Read 155555 nets ( ignored 359 )
[12/09 15:48:03   2134s] (I)      early_global_route_priority property id does not exist.
[12/09 15:48:03   2134s] (I)      Read Num Blocks=16854  Num Prerouted Wires=73718  Num CS=0
[12/09 15:48:03   2134s] (I)      Layer 1 (V) : #blockages 4812 : #preroutes 38608
[12/09 15:48:03   2134s] (I)      Layer 2 (H) : #blockages 4812 : #preroutes 31110
[12/09 15:48:03   2134s] (I)      Layer 3 (V) : #blockages 4812 : #preroutes 3991
[12/09 15:48:03   2134s] (I)      Layer 4 (H) : #blockages 2418 : #preroutes 7
[12/09 15:48:03   2134s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[12/09 15:48:03   2134s] (I)      Number of ignored nets                =    359
[12/09 15:48:03   2134s] (I)      Number of connected nets              =      0
[12/09 15:48:03   2134s] (I)      Number of fixed nets                  =    359.  Ignored: Yes
[12/09 15:48:03   2134s] (I)      Number of clock nets                  =    359.  Ignored: No
[12/09 15:48:03   2134s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/09 15:48:03   2134s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/09 15:48:03   2134s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/09 15:48:03   2134s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/09 15:48:03   2134s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/09 15:48:03   2134s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/09 15:48:03   2134s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/09 15:48:03   2134s] (I)      Ndr track 0 does not exist
[12/09 15:48:03   2134s] (I)      Ndr track 0 does not exist
[12/09 15:48:03   2134s] (I)      ---------------------Grid Graph Info--------------------
[12/09 15:48:03   2134s] (I)      Routing area        : (0, 0) - (1600000, 1600000)
[12/09 15:48:03   2134s] (I)      Core area           : (0, 0) - (1600000, 1600000)
[12/09 15:48:03   2134s] (I)      Site width          :   400  (dbu)
[12/09 15:48:03   2134s] (I)      Row height          :  4000  (dbu)
[12/09 15:48:03   2134s] (I)      GCell row height    :  4000  (dbu)
[12/09 15:48:03   2134s] (I)      GCell width         :  4000  (dbu)
[12/09 15:48:03   2134s] (I)      GCell height        :  4000  (dbu)
[12/09 15:48:03   2134s] (I)      Grid                :   400   400     6
[12/09 15:48:03   2134s] (I)      Layer numbers       :     1     2     3     4     5     6
[12/09 15:48:03   2134s] (I)      Vertical capacity   :     0  4000     0  4000     0  4000
[12/09 15:48:03   2134s] (I)      Horizontal capacity :     0     0  4000     0  4000     0
[12/09 15:48:03   2134s] (I)      Default wire width  :   180   200   200   200   200   200
[12/09 15:48:03   2134s] (I)      Default wire space  :   180   200   200   200   200   200
[12/09 15:48:03   2134s] (I)      Default wire pitch  :   360   400   400   400   400   400
[12/09 15:48:03   2134s] (I)      Default pitch size  :   360   400   400   400   400   400
[12/09 15:48:03   2134s] (I)      First track coord   :     0   200   200   200   200   200
[12/09 15:48:03   2134s] (I)      Num tracks per GCell: 11.11 10.00 10.00 10.00 10.00 10.00
[12/09 15:48:03   2134s] (I)      Total num of tracks :     0  4000  4000  4000  4000  4000
[12/09 15:48:03   2134s] (I)      Num of masks        :     1     1     1     1     1     1
[12/09 15:48:03   2134s] (I)      Num of trim masks   :     0     0     0     0     0     0
[12/09 15:48:03   2134s] (I)      --------------------------------------------------------
[12/09 15:48:03   2134s] 
[12/09 15:48:03   2134s] [NR-eGR] ============ Routing rule table ============
[12/09 15:48:03   2134s] [NR-eGR] Rule id: 0  Nets: 155196
[12/09 15:48:03   2134s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/09 15:48:03   2134s] (I)                    Layer    2    3    4    5    6 
[12/09 15:48:03   2134s] (I)                    Pitch  400  400  400  400  400 
[12/09 15:48:03   2134s] (I)             #Used tracks    1    1    1    1    1 
[12/09 15:48:03   2134s] (I)       #Fully used tracks    1    1    1    1    1 
[12/09 15:48:03   2134s] [NR-eGR] Rule id: 1  Nets: 0
[12/09 15:48:03   2134s] (I)      ID:1 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[12/09 15:48:03   2134s] (I)                    Layer    2    3    4    5    6 
[12/09 15:48:03   2134s] (I)                    Pitch  800  800  800  800  800 
[12/09 15:48:03   2134s] (I)             #Used tracks    2    2    2    2    2 
[12/09 15:48:03   2134s] (I)       #Fully used tracks    1    1    1    1    1 
[12/09 15:48:03   2134s] [NR-eGR] ========================================
[12/09 15:48:03   2134s] [NR-eGR] 
[12/09 15:48:03   2134s] (I)      =============== Blocked Tracks ===============
[12/09 15:48:03   2134s] (I)      +-------+---------+----------+---------------+
[12/09 15:48:03   2134s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/09 15:48:03   2134s] (I)      +-------+---------+----------+---------------+
[12/09 15:48:03   2134s] (I)      |     1 |       0 |        0 |         0.00% |
[12/09 15:48:03   2134s] (I)      |     2 | 1600000 |    30800 |         1.93% |
[12/09 15:48:03   2134s] (I)      |     3 | 1600000 |    14400 |         0.90% |
[12/09 15:48:03   2134s] (I)      |     4 | 1600000 |    30800 |         1.93% |
[12/09 15:48:03   2134s] (I)      |     5 | 1600000 |    64000 |         4.00% |
[12/09 15:48:03   2134s] (I)      |     6 | 1600000 |        0 |         0.00% |
[12/09 15:48:03   2134s] (I)      +-------+---------+----------+---------------+
[12/09 15:48:03   2134s] (I)      Finished Import and model ( CPU: 1.43 sec, Real: 2.31 sec, Curr Mem: 3504.57 MB )
[12/09 15:48:03   2134s] (I)      Reset routing kernel
[12/09 15:48:03   2134s] (I)      Started Global Routing ( Curr Mem: 3504.57 MB )
[12/09 15:48:03   2134s] (I)      totalPins=549811  totalGlobalPin=531474 (96.66%)
[12/09 15:48:04   2134s] (I)      total 2D Cap : 7930800 = (3152800 H, 4778000 V)
[12/09 15:48:04   2134s] [NR-eGR] Layer group 1: route 155196 net(s) in layer range [2, 6]
[12/09 15:48:04   2134s] (I)      
[12/09 15:48:04   2134s] (I)      ============  Phase 1a Route ============
[12/09 15:48:05   2135s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/09 15:48:05   2135s] (I)      Usage: 1584905 = (841336 H, 743569 V) = (26.69% H, 15.56% V) = (1.683e+06um H, 1.487e+06um V)
[12/09 15:48:05   2135s] (I)      
[12/09 15:48:05   2135s] (I)      ============  Phase 1b Route ============
[12/09 15:48:05   2136s] (I)      Usage: 1585083 = (841398 H, 743685 V) = (26.69% H, 15.56% V) = (1.683e+06um H, 1.487e+06um V)
[12/09 15:48:05   2136s] (I)      Overflow of layer group 1: 0.08% H + 0.00% V. EstWL: 3.170166e+06um
[12/09 15:48:05   2136s] (I)      Congestion metric : 0.08%H 0.00%V, 0.08%HV
[12/09 15:48:05   2136s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/09 15:48:05   2136s] (I)      
[12/09 15:48:05   2136s] (I)      ============  Phase 1c Route ============
[12/09 15:48:05   2136s] (I)      Level2 Grid: 80 x 80
[12/09 15:48:05   2136s] (I)      Usage: 1585083 = (841398 H, 743685 V) = (26.69% H, 15.56% V) = (1.683e+06um H, 1.487e+06um V)
[12/09 15:48:05   2136s] (I)      
[12/09 15:48:05   2136s] (I)      ============  Phase 1d Route ============
[12/09 15:48:06   2136s] (I)      Usage: 1585235 = (841416 H, 743819 V) = (26.69% H, 15.57% V) = (1.683e+06um H, 1.488e+06um V)
[12/09 15:48:06   2136s] (I)      
[12/09 15:48:06   2136s] (I)      ============  Phase 1e Route ============
[12/09 15:48:06   2136s] (I)      Usage: 1585235 = (841416 H, 743819 V) = (26.69% H, 15.57% V) = (1.683e+06um H, 1.488e+06um V)
[12/09 15:48:06   2136s] [NR-eGR] Early Global Route overflow of layer group 1: 0.08% H + 0.00% V. EstWL: 3.170470e+06um
[12/09 15:48:06   2136s] (I)      
[12/09 15:48:06   2136s] (I)      ============  Phase 1l Route ============
[12/09 15:48:06   2137s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/09 15:48:06   2137s] (I)      Layer  2:    1586783    695944       105           0     1596000    ( 0.00%) 
[12/09 15:48:06   2137s] (I)      Layer  3:    1586081    731261       181           0     1596000    ( 0.00%) 
[12/09 15:48:06   2137s] (I)      Layer  4:    1586783    370467         1           0     1596000    ( 0.00%) 
[12/09 15:48:06   2137s] (I)      Layer  5:    1564328    266897       454           0     1596000    ( 0.00%) 
[12/09 15:48:06   2137s] (I)      Layer  6:    1596000     39546         0           0     1596000    ( 0.00%) 
[12/09 15:48:06   2137s] (I)      Total:       7919975   2104115       741           0     7980000    ( 0.00%) 
[12/09 15:48:06   2137s] (I)      
[12/09 15:48:06   2137s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/09 15:48:06   2137s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[12/09 15:48:06   2137s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[12/09 15:48:06   2137s] [NR-eGR]        Layer             (1-2)             (3-4)             (5-6)               (7)    OverCon
[12/09 15:48:06   2137s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/09 15:48:06   2137s] [NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/09 15:48:06   2137s] [NR-eGR]      M2 ( 2)        94( 0.06%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[12/09 15:48:06   2137s] [NR-eGR]      M3 ( 3)       139( 0.09%)         5( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.09%) 
[12/09 15:48:06   2137s] [NR-eGR]      M4 ( 4)         1( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/09 15:48:06   2137s] [NR-eGR]      M5 ( 5)       240( 0.15%)        36( 0.02%)         5( 0.00%)         1( 0.00%)   ( 0.18%) 
[12/09 15:48:06   2137s] [NR-eGR]      M6 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[12/09 15:48:06   2137s] [NR-eGR] -------------------------------------------------------------------------------------------------
[12/09 15:48:06   2137s] [NR-eGR]        Total       474( 0.06%)        42( 0.01%)         5( 0.00%)         1( 0.00%)   ( 0.07%) 
[12/09 15:48:06   2137s] [NR-eGR] 
[12/09 15:48:06   2137s] (I)      Finished Global Routing ( CPU: 3.08 sec, Real: 3.10 sec, Curr Mem: 3557.31 MB )
[12/09 15:48:06   2137s] (I)      total 2D Cap : 7936800 = (3155200 H, 4781600 V)
[12/09 15:48:07   2137s] [NR-eGR] Overflow after Early Global Route 0.03% H + 0.00% V
[12/09 15:48:07   2137s] [NR-eGR] Finished Early Global Route kernel ( CPU: 4.56 sec, Real: 5.50 sec, Curr Mem: 3557.31 MB )
[12/09 15:48:07   2137s] (I)      ========================================= Runtime Summary =========================================
[12/09 15:48:07   2137s] (I)       Step                                              %        Start       Finish      Real       CPU 
[12/09 15:48:07   2137s] (I)      ---------------------------------------------------------------------------------------------------
[12/09 15:48:07   2137s] (I)       Early Global Route kernel                   100.00%  1727.72 sec  1733.23 sec  5.50 sec  4.56 sec 
[12/09 15:48:07   2137s] (I)       +-Import and model                           41.97%  1727.72 sec  1730.03 sec  2.31 sec  1.43 sec 
[12/09 15:48:07   2137s] (I)       | +-Create place DB                          22.93%  1727.72 sec  1728.99 sec  1.26 sec  0.88 sec 
[12/09 15:48:07   2137s] (I)       | | +-Import place data                      22.93%  1727.72 sec  1728.99 sec  1.26 sec  0.88 sec 
[12/09 15:48:07   2137s] (I)       | | | +-Read instances and placement          9.16%  1727.72 sec  1728.23 sec  0.50 sec  0.27 sec 
[12/09 15:48:07   2137s] (I)       | | | +-Read nets                            13.77%  1728.23 sec  1728.99 sec  0.76 sec  0.62 sec 
[12/09 15:48:07   2137s] (I)       | +-Create route DB                          16.97%  1728.99 sec  1729.92 sec  0.93 sec  0.49 sec 
[12/09 15:48:07   2137s] (I)       | | +-Import route data (4T)                 16.97%  1728.99 sec  1729.92 sec  0.93 sec  0.49 sec 
[12/09 15:48:07   2137s] (I)       | | | +-Read blockages ( Layer 2-6 )          1.22%  1729.00 sec  1729.06 sec  0.07 sec  0.04 sec 
[12/09 15:48:07   2137s] (I)       | | | | +-Read routing blockages              0.00%  1729.00 sec  1729.00 sec  0.00 sec  0.00 sec 
[12/09 15:48:07   2137s] (I)       | | | | +-Read instance blockages             1.17%  1729.00 sec  1729.06 sec  0.06 sec  0.04 sec 
[12/09 15:48:07   2137s] (I)       | | | | +-Read PG blockages                   0.04%  1729.06 sec  1729.06 sec  0.00 sec  0.00 sec 
[12/09 15:48:07   2137s] (I)       | | | | +-Read clock blockages                0.00%  1729.06 sec  1729.06 sec  0.00 sec  0.00 sec 
[12/09 15:48:07   2137s] (I)       | | | | +-Read other blockages                0.00%  1729.06 sec  1729.06 sec  0.00 sec  0.00 sec 
[12/09 15:48:07   2137s] (I)       | | | | +-Read boundary cut boxes             0.00%  1729.06 sec  1729.06 sec  0.00 sec  0.00 sec 
[12/09 15:48:07   2137s] (I)       | | | +-Read blackboxes                       0.00%  1729.06 sec  1729.06 sec  0.00 sec  0.00 sec 
[12/09 15:48:07   2137s] (I)       | | | +-Read prerouted                        7.25%  1729.06 sec  1729.46 sec  0.40 sec  0.19 sec 
[12/09 15:48:07   2137s] (I)       | | | +-Read unlegalized nets                 1.18%  1729.46 sec  1729.53 sec  0.06 sec  0.04 sec 
[12/09 15:48:07   2137s] (I)       | | | +-Read nets                             2.69%  1729.53 sec  1729.68 sec  0.15 sec  0.07 sec 
[12/09 15:48:07   2137s] (I)       | | | +-Set up via pillars                    0.05%  1729.69 sec  1729.70 sec  0.00 sec  0.00 sec 
[12/09 15:48:07   2137s] (I)       | | | +-Initialize 3D grid graph              0.04%  1729.73 sec  1729.73 sec  0.00 sec  0.00 sec 
[12/09 15:48:07   2137s] (I)       | | | +-Model blockage capacity               2.69%  1729.73 sec  1729.88 sec  0.15 sec  0.09 sec 
[12/09 15:48:07   2137s] (I)       | | | | +-Initialize 3D capacity              2.64%  1729.73 sec  1729.88 sec  0.15 sec  0.09 sec 
[12/09 15:48:07   2137s] (I)       | +-Read aux data                             0.00%  1729.92 sec  1729.92 sec  0.00 sec  0.00 sec 
[12/09 15:48:07   2137s] (I)       | +-Others data preparation                   0.63%  1729.92 sec  1729.96 sec  0.03 sec  0.02 sec 
[12/09 15:48:07   2137s] (I)       | +-Create route kernel                       0.08%  1729.96 sec  1729.96 sec  0.00 sec  0.00 sec 
[12/09 15:48:07   2137s] (I)       +-Global Routing                             56.30%  1730.03 sec  1733.13 sec  3.10 sec  3.08 sec 
[12/09 15:48:07   2137s] (I)       | +-Initialization                            1.86%  1730.03 sec  1730.14 sec  0.10 sec  0.05 sec 
[12/09 15:48:07   2137s] (I)       | +-Net group 1                              53.55%  1730.14 sec  1733.09 sec  2.95 sec  2.99 sec 
[12/09 15:48:07   2137s] (I)       | | +-Generate topology (4T)                  1.81%  1730.14 sec  1730.24 sec  0.10 sec  0.20 sec 
[12/09 15:48:07   2137s] (I)       | | +-Phase 1a                               21.70%  1730.28 sec  1731.47 sec  1.19 sec  1.12 sec 
[12/09 15:48:07   2137s] (I)       | | | +-Pattern routing (4T)                 14.79%  1730.28 sec  1731.09 sec  0.81 sec  0.86 sec 
[12/09 15:48:07   2137s] (I)       | | | +-Pattern Routing Avoiding Blockages    4.40%  1731.09 sec  1731.33 sec  0.24 sec  0.12 sec 
[12/09 15:48:07   2137s] (I)       | | | +-Add via demand to 2D                  2.50%  1731.33 sec  1731.47 sec  0.14 sec  0.13 sec 
[12/09 15:48:07   2137s] (I)       | | +-Phase 1b                                5.65%  1731.47 sec  1731.78 sec  0.31 sec  0.35 sec 
[12/09 15:48:07   2137s] (I)       | | | +-Monotonic routing (4T)                5.59%  1731.47 sec  1731.78 sec  0.31 sec  0.35 sec 
[12/09 15:48:07   2137s] (I)       | | +-Phase 1c                                1.44%  1731.78 sec  1731.86 sec  0.08 sec  0.05 sec 
[12/09 15:48:07   2137s] (I)       | | | +-Two level Routing                     1.43%  1731.78 sec  1731.86 sec  0.08 sec  0.05 sec 
[12/09 15:48:07   2137s] (I)       | | | | +-Two Level Routing (Regular)         0.76%  1731.78 sec  1731.83 sec  0.04 sec  0.03 sec 
[12/09 15:48:07   2137s] (I)       | | | | +-Two Level Routing (Strong)          0.64%  1731.83 sec  1731.86 sec  0.04 sec  0.01 sec 
[12/09 15:48:07   2137s] (I)       | | +-Phase 1d                                6.36%  1731.86 sec  1732.21 sec  0.35 sec  0.20 sec 
[12/09 15:48:07   2137s] (I)       | | | +-Detoured routing                      6.35%  1731.86 sec  1732.21 sec  0.35 sec  0.20 sec 
[12/09 15:48:07   2137s] (I)       | | +-Phase 1e                                0.02%  1732.21 sec  1732.21 sec  0.00 sec  0.00 sec 
[12/09 15:48:07   2137s] (I)       | | | +-Route legalization                    0.00%  1732.21 sec  1732.21 sec  0.00 sec  0.00 sec 
[12/09 15:48:07   2137s] (I)       | | +-Phase 1l                               15.97%  1732.21 sec  1733.09 sec  0.88 sec  1.04 sec 
[12/09 15:48:07   2137s] (I)       | | | +-Layer assignment (4T)                15.36%  1732.25 sec  1733.09 sec  0.85 sec  1.03 sec 
[12/09 15:48:07   2137s] (I)       | +-Clean cong LA                             0.00%  1733.09 sec  1733.09 sec  0.00 sec  0.00 sec 
[12/09 15:48:07   2137s] (I)       +-Export 3D cong map                          0.99%  1733.13 sec  1733.19 sec  0.05 sec  0.03 sec 
[12/09 15:48:07   2137s] (I)       | +-Export 2D cong map                        0.09%  1733.18 sec  1733.19 sec  0.00 sec  0.00 sec 
[12/09 15:48:07   2137s] (I)      ======================= Summary by functions ========================
[12/09 15:48:07   2137s] (I)       Lv  Step                                      %      Real       CPU 
[12/09 15:48:07   2137s] (I)      ---------------------------------------------------------------------
[12/09 15:48:07   2137s] (I)        0  Early Global Route kernel           100.00%  5.50 sec  4.56 sec 
[12/09 15:48:07   2137s] (I)        1  Global Routing                       56.30%  3.10 sec  3.08 sec 
[12/09 15:48:07   2137s] (I)        1  Import and model                     41.97%  2.31 sec  1.43 sec 
[12/09 15:48:07   2137s] (I)        1  Export 3D cong map                    0.99%  0.05 sec  0.03 sec 
[12/09 15:48:07   2137s] (I)        2  Net group 1                          53.55%  2.95 sec  2.99 sec 
[12/09 15:48:07   2137s] (I)        2  Create place DB                      22.93%  1.26 sec  0.88 sec 
[12/09 15:48:07   2137s] (I)        2  Create route DB                      16.97%  0.93 sec  0.49 sec 
[12/09 15:48:07   2137s] (I)        2  Initialization                        1.86%  0.10 sec  0.05 sec 
[12/09 15:48:07   2137s] (I)        2  Others data preparation               0.63%  0.03 sec  0.02 sec 
[12/09 15:48:07   2137s] (I)        2  Export 2D cong map                    0.09%  0.00 sec  0.00 sec 
[12/09 15:48:07   2137s] (I)        2  Create route kernel                   0.08%  0.00 sec  0.00 sec 
[12/09 15:48:07   2137s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/09 15:48:07   2137s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[12/09 15:48:07   2137s] (I)        3  Import place data                    22.93%  1.26 sec  0.88 sec 
[12/09 15:48:07   2137s] (I)        3  Phase 1a                             21.70%  1.19 sec  1.12 sec 
[12/09 15:48:07   2137s] (I)        3  Import route data (4T)               16.97%  0.93 sec  0.49 sec 
[12/09 15:48:07   2137s] (I)        3  Phase 1l                             15.97%  0.88 sec  1.04 sec 
[12/09 15:48:07   2137s] (I)        3  Phase 1d                              6.36%  0.35 sec  0.20 sec 
[12/09 15:48:07   2137s] (I)        3  Phase 1b                              5.65%  0.31 sec  0.35 sec 
[12/09 15:48:07   2137s] (I)        3  Generate topology (4T)                1.81%  0.10 sec  0.20 sec 
[12/09 15:48:07   2137s] (I)        3  Phase 1c                              1.44%  0.08 sec  0.05 sec 
[12/09 15:48:07   2137s] (I)        3  Phase 1e                              0.02%  0.00 sec  0.00 sec 
[12/09 15:48:07   2137s] (I)        4  Read nets                            16.46%  0.91 sec  0.69 sec 
[12/09 15:48:07   2137s] (I)        4  Layer assignment (4T)                15.36%  0.85 sec  1.03 sec 
[12/09 15:48:07   2137s] (I)        4  Pattern routing (4T)                 14.79%  0.81 sec  0.86 sec 
[12/09 15:48:07   2137s] (I)        4  Read instances and placement          9.16%  0.50 sec  0.27 sec 
[12/09 15:48:07   2137s] (I)        4  Read prerouted                        7.25%  0.40 sec  0.19 sec 
[12/09 15:48:07   2137s] (I)        4  Detoured routing                      6.35%  0.35 sec  0.20 sec 
[12/09 15:48:07   2137s] (I)        4  Monotonic routing (4T)                5.59%  0.31 sec  0.35 sec 
[12/09 15:48:07   2137s] (I)        4  Pattern Routing Avoiding Blockages    4.40%  0.24 sec  0.12 sec 
[12/09 15:48:07   2137s] (I)        4  Model blockage capacity               2.69%  0.15 sec  0.09 sec 
[12/09 15:48:07   2137s] (I)        4  Add via demand to 2D                  2.50%  0.14 sec  0.13 sec 
[12/09 15:48:07   2137s] (I)        4  Two level Routing                     1.43%  0.08 sec  0.05 sec 
[12/09 15:48:07   2137s] (I)        4  Read blockages ( Layer 2-6 )          1.22%  0.07 sec  0.04 sec 
[12/09 15:48:07   2137s] (I)        4  Read unlegalized nets                 1.18%  0.06 sec  0.04 sec 
[12/09 15:48:07   2137s] (I)        4  Set up via pillars                    0.05%  0.00 sec  0.00 sec 
[12/09 15:48:07   2137s] (I)        4  Initialize 3D grid graph              0.04%  0.00 sec  0.00 sec 
[12/09 15:48:07   2137s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/09 15:48:07   2137s] (I)        4  Route legalization                    0.00%  0.00 sec  0.00 sec 
[12/09 15:48:07   2137s] (I)        5  Initialize 3D capacity                2.64%  0.15 sec  0.09 sec 
[12/09 15:48:07   2137s] (I)        5  Read instance blockages               1.17%  0.06 sec  0.04 sec 
[12/09 15:48:07   2137s] (I)        5  Two Level Routing (Regular)           0.76%  0.04 sec  0.03 sec 
[12/09 15:48:07   2137s] (I)        5  Two Level Routing (Strong)            0.64%  0.04 sec  0.01 sec 
[12/09 15:48:07   2137s] (I)        5  Read PG blockages                     0.04%  0.00 sec  0.00 sec 
[12/09 15:48:07   2137s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[12/09 15:48:07   2137s] (I)        5  Read other blockages                  0.00%  0.00 sec  0.00 sec 
[12/09 15:48:07   2137s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/09 15:48:07   2137s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/09 15:48:07   2137s] OPERPROF: Starting HotSpotCal at level 1, MEM:3557.3M, EPOCH TIME: 1670622487.057021
[12/09 15:48:07   2137s] [hotspot] +------------+---------------+---------------+
[12/09 15:48:07   2137s] [hotspot] |            |   max hotspot | total hotspot |
[12/09 15:48:07   2137s] [hotspot] +------------+---------------+---------------+
[12/09 15:48:07   2137s] [hotspot] | normalized |          2.75 |          2.75 |
[12/09 15:48:07   2137s] [hotspot] +------------+---------------+---------------+
[12/09 15:48:07   2137s] Local HotSpot Analysis: normalized max congestion hotspot area = 2.75, normalized total congestion hotspot area = 2.75 (area is in unit of 4 std-cell row bins)
[12/09 15:48:07   2137s] [hotspot] max/total 2.75/2.75, big hotspot (>10) total 0.00
[12/09 15:48:07   2137s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[12/09 15:48:07   2137s] [hotspot] +-----+-------------------------------------+---------------+
[12/09 15:48:07   2137s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/09 15:48:07   2137s] [hotspot] +-----+-------------------------------------+---------------+
[12/09 15:48:07   2137s] [hotspot] |  1  |   624.00   480.00   656.00   512.00 |        2.75   |
[12/09 15:48:07   2137s] [hotspot] +-----+-------------------------------------+---------------+
[12/09 15:48:07   2137s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.031, REAL:0.045, MEM:3550.0M, EPOCH TIME: 1670622487.102109
[12/09 15:48:07   2137s] [hotspot] Hotspot report including placement blocked areas
[12/09 15:48:07   2137s] OPERPROF: Starting HotSpotCal at level 1, MEM:3550.0M, EPOCH TIME: 1670622487.102339
[12/09 15:48:07   2137s] [hotspot] +------------+---------------+---------------+
[12/09 15:48:07   2137s] [hotspot] |            |   max hotspot | total hotspot |
[12/09 15:48:07   2137s] [hotspot] +------------+---------------+---------------+
[12/09 15:48:07   2137s] [hotspot] | normalized |          2.75 |          2.75 |
[12/09 15:48:07   2137s] [hotspot] +------------+---------------+---------------+
[12/09 15:48:07   2137s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 2.75, normalized total congestion hotspot area = 2.75 (area is in unit of 4 std-cell row bins)
[12/09 15:48:07   2137s] [hotspot] max/total 2.75/2.75, big hotspot (>10) total 0.00
[12/09 15:48:07   2137s] [hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[12/09 15:48:07   2137s] [hotspot] +-----+-------------------------------------+---------------+
[12/09 15:48:07   2137s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/09 15:48:07   2137s] [hotspot] +-----+-------------------------------------+---------------+
[12/09 15:48:07   2137s] [hotspot] |  1  |   624.00   480.00   656.00   512.00 |        2.75   |
[12/09 15:48:07   2137s] [hotspot] +-----+-------------------------------------+---------------+
[12/09 15:48:07   2137s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.030, REAL:0.031, MEM:3550.0M, EPOCH TIME: 1670622487.133808
[12/09 15:48:08   2138s] Reported timing to dir ./timingReports
[12/09 15:48:08   2138s] **optDesign ... cpu = 0:03:20, real = 0:03:30, mem = 2712.9M, totSessionCpu=0:35:38 **
[12/09 15:48:08   2138s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3222.5M, EPOCH TIME: 1670622488.589310
[12/09 15:48:08   2138s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.099, REAL:0.176, MEM:3222.5M, EPOCH TIME: 1670622488.764912
[12/09 15:48:08   2138s] 
[12/09 15:48:08   2138s] TimeStamp Deleting Cell Server Begin ...
[12/09 15:48:08   2138s] 
[12/09 15:48:08   2138s] TimeStamp Deleting Cell Server End ...
[12/09 15:48:15   2146s] Starting delay calculation for Hold views
[12/09 15:48:16   2146s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/09 15:48:16   2147s] #################################################################################
[12/09 15:48:16   2147s] # Design Stage: PreRoute
[12/09 15:48:16   2147s] # Design Name: toplevel_498
[12/09 15:48:16   2147s] # Design Mode: 90nm
[12/09 15:48:16   2147s] # Analysis Mode: MMMC Non-OCV 
[12/09 15:48:16   2147s] # Parasitics Mode: No SPEF/RCDB 
[12/09 15:48:16   2147s] # Signoff Settings: SI Off 
[12/09 15:48:16   2147s] #################################################################################
[12/09 15:48:17   2147s] Topological Sorting (REAL = 0:00:01.0, MEM = 3263.2M, InitMEM = 3248.7M)
[12/09 15:48:17   2147s] Calculate delays in BcWc mode...
[12/09 15:48:17   2147s] Start delay calculation (fullDC) (4 T). (MEM=3263.25)
[12/09 15:48:17   2147s] *** Calculating scaling factor for fastLib libraries using the default operating condition of each library.
[12/09 15:48:18   2148s] End AAE Lib Interpolated Model. (MEM=3276.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/09 15:48:34   2178s] Total number of fetched objects 155574
[12/09 15:48:34   2178s] End Timing Check Calculation. (CPU Time=0:00:00.5, Real Time=0:00:00.0)
[12/09 15:48:34   2178s] End delay calculation. (MEM=3423.02 CPU=0:00:25.6 REAL=0:00:13.0)
[12/09 15:48:34   2178s] End delay calculation (fullDC). (MEM=3423.02 CPU=0:00:31.1 REAL=0:00:17.0)
[12/09 15:48:34   2178s] *** CDM Built up (cpu=0:00:31.9  real=0:00:18.0  mem= 3423.0M) ***
[12/09 15:48:39   2183s] *** Done Building Timing Graph (cpu=0:00:36.3 real=0:00:24.0 totSessionCpu=0:36:23 mem=3454.0M)
[12/09 15:48:46   2193s] Using master clock 'my_clk' for generated clock 'external_qspi_ck_o' in view 'slowView'
[12/09 15:48:46   2193s] Starting delay calculation for Setup views
[12/09 15:48:46   2193s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/09 15:48:46   2193s] #################################################################################
[12/09 15:48:46   2193s] # Design Stage: PreRoute
[12/09 15:48:46   2193s] # Design Name: toplevel_498
[12/09 15:48:46   2193s] # Design Mode: 90nm
[12/09 15:48:46   2193s] # Analysis Mode: MMMC Non-OCV 
[12/09 15:48:46   2193s] # Parasitics Mode: No SPEF/RCDB 
[12/09 15:48:46   2193s] # Signoff Settings: SI Off 
[12/09 15:48:46   2193s] #################################################################################
[12/09 15:48:47   2194s] Topological Sorting (REAL = 0:00:00.0, MEM = 3289.6M, InitMEM = 3275.0M)
[12/09 15:48:47   2194s] Calculate delays in BcWc mode...
[12/09 15:48:47   2194s] Start delay calculation (fullDC) (4 T). (MEM=3289.56)
[12/09 15:48:47   2194s] *** Calculating scaling factor for slowLib libraries using the default operating condition of each library.
[12/09 15:48:49   2195s] End AAE Lib Interpolated Model. (MEM=3303.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/09 15:49:05   2224s] Total number of fetched objects 155574
[12/09 15:49:05   2225s] End Timing Check Calculation. (CPU Time=0:00:00.8, Real Time=0:00:00.0)
[12/09 15:49:05   2225s] End delay calculation. (MEM=3443.79 CPU=0:00:25.5 REAL=0:00:13.0)
[12/09 15:49:05   2225s] End delay calculation (fullDC). (MEM=3443.79 CPU=0:00:30.9 REAL=0:00:18.0)
[12/09 15:49:05   2225s] *** CDM Built up (cpu=0:00:31.7  real=0:00:19.0  mem= 3443.8M) ***
[12/09 15:49:10   2229s] *** Done Building Timing Graph (cpu=0:00:36.2 real=0:00:24.0 totSessionCpu=0:37:10 mem=3474.8M)
[12/09 15:49:22   2238s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 slowView 
Hold views included:
 fastView

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| 28.586  | 32.789  | 32.673  | 28.586  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  32088  |  32081  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.000  | -0.000  |  0.002  |  0.843  |
|           TNS (ns):| -0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |    0    |
|          All Paths:|  32088  |  32081  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 94.917%
Routing Overflow: 0.03% H and 0.00% V
------------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:01:40, REAL=0:01:14, MEM=3296.9M
[12/09 15:49:22   2238s] **optDesign ... cpu = 0:05:00, real = 0:04:44, mem = 2897.5M, totSessionCpu=0:37:18 **
[12/09 15:49:22   2238s] *** Finished optDesign ***
[12/09 15:49:22   2238s] 
[12/09 15:49:22   2238s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=  0:04:59 real=  0:04:42)
[12/09 15:49:22   2238s] Info: pop threads available for lower-level modules during optimization.
[12/09 15:49:22   2238s] Info: Destroy the CCOpt slew target map.
[12/09 15:49:22   2238s] clean pInstBBox. size 0
[12/09 15:49:23   2238s] All LLGs are deleted
[12/09 15:49:23   2238s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3296.9M, EPOCH TIME: 1670622563.218805
[12/09 15:49:23   2238s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.003, REAL:0.003, MEM:3296.9M, EPOCH TIME: 1670622563.222119
[12/09 15:49:23   2238s] *** optDesign #4 [finish] : cpu/real = 0:04:59.5/0:04:43.5 (1.1), totSession cpu/real = 0:37:18.7/0:36:32.7 (1.0), mem = 3296.9M
[12/09 15:49:23   2238s] 
[12/09 15:49:23   2238s] =============================================================================================
[12/09 15:49:23   2238s]  Final TAT Report for optDesign #4                                              21.10-p004_1
[12/09 15:49:23   2238s] =============================================================================================
[12/09 15:49:23   2238s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/09 15:49:23   2238s] ---------------------------------------------------------------------------------------------
[12/09 15:49:23   2238s] [ InitOpt                ]      1   0:00:55.6  (  19.6 % )     0:00:55.6 /  0:00:44.2    0.8
[12/09 15:49:23   2238s] [ HoldOpt                ]      1   0:00:25.1  (   8.9 % )     0:00:40.7 /  0:00:34.8    0.9
[12/09 15:49:23   2238s] [ ViewPruning            ]      8   0:00:08.3  (   2.9 % )     0:00:08.3 /  0:00:08.7    1.1
[12/09 15:49:23   2238s] [ BuildHoldData          ]      1   0:00:57.0  (  20.1 % )     0:01:35.1 /  0:01:46.1    1.1
[12/09 15:49:23   2238s] [ OptSummaryReport       ]      5   0:00:14.5  (   5.1 % )     0:01:20.0 /  0:01:46.2    1.3
[12/09 15:49:23   2238s] [ DrvReport              ]      2   0:00:11.5  (   4.0 % )     0:00:11.5 /  0:00:08.5    0.7
[12/09 15:49:23   2238s] [ SlackTraversorInit     ]      3   0:00:03.8  (   1.3 % )     0:00:03.8 /  0:00:03.0    0.8
[12/09 15:49:23   2238s] [ CellServerInit         ]      3   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.1    0.6
[12/09 15:49:23   2238s] [ LibAnalyzerInit        ]      1   0:00:01.9  (   0.7 % )     0:00:01.9 /  0:00:01.7    0.9
[12/09 15:49:23   2238s] [ RefinePlace            ]      1   0:00:12.7  (   4.5 % )     0:00:12.7 /  0:00:08.7    0.7
[12/09 15:49:23   2238s] [ EarlyGlobalRoute       ]      1   0:00:05.5  (   1.9 % )     0:00:05.5 /  0:00:04.6    0.8
[12/09 15:49:23   2238s] [ TimingUpdate           ]     11   0:00:13.8  (   4.9 % )     0:01:14.0 /  0:01:49.7    1.5
[12/09 15:49:23   2238s] [ FullDelayCalc          ]      3   0:01:00.3  (  21.2 % )     0:01:00.3 /  0:01:36.4    1.6
[12/09 15:49:23   2238s] [ TimingReport           ]      7   0:00:05.6  (   2.0 % )     0:00:05.6 /  0:00:07.0    1.2
[12/09 15:49:23   2238s] [ GenerateReports        ]      2   0:00:03.0  (   1.1 % )     0:00:03.0 /  0:00:02.1    0.7
[12/09 15:49:23   2238s] [ MISC                   ]          0:00:05.0  (   1.8 % )     0:00:05.0 /  0:00:03.6    0.7
[12/09 15:49:23   2238s] ---------------------------------------------------------------------------------------------
[12/09 15:49:23   2238s]  optDesign #4 TOTAL                 0:04:43.5  ( 100.0 % )     0:04:43.5 /  0:04:59.5    1.1
[12/09 15:49:23   2238s] ---------------------------------------------------------------------------------------------
[12/09 15:49:23   2238s] 
[12/09 15:49:23   2238s] <CMD> setFillerMode -core {"FILL128A10TR FILL64A10TR FILL32A10TR FILL16A10TR FILLCAP8A10TR FILL4A10TR FILL2A10TR FILL1A10TR"} -corePrefix FILL -merge true
[12/09 15:49:23   2238s] <CMD> addFiller
[12/09 15:49:23   2238s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:3296.9M, EPOCH TIME: 1670622563.249133
[12/09 15:49:23   2238s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3296.9M, EPOCH TIME: 1670622563.249560
[12/09 15:49:23   2238s] z: 2, totalTracks: 1
[12/09 15:49:23   2238s] z: 4, totalTracks: 1
[12/09 15:49:23   2238s] z: 6, totalTracks: 1
[12/09 15:49:23   2238s] z: 8, totalTracks: 1
[12/09 15:49:23   2238s] All LLGs are deleted
[12/09 15:49:23   2238s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:3296.9M, EPOCH TIME: 1670622563.338557
[12/09 15:49:23   2238s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.001, REAL:0.001, MEM:3296.9M, EPOCH TIME: 1670622563.339401
[12/09 15:49:23   2238s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3296.9M, EPOCH TIME: 1670622563.406297
[12/09 15:49:23   2238s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:3296.9M, EPOCH TIME: 1670622563.406605
[12/09 15:49:23   2238s] Core basic site is TSMC65ADV10TSITE
[12/09 15:49:23   2238s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:3296.9M, EPOCH TIME: 1670622563.418296
[12/09 15:49:23   2239s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.816, REAL:0.410, MEM:3305.6M, EPOCH TIME: 1670622563.828707
[12/09 15:49:23   2239s] SiteArray: non-trimmed site array dimensions = 400 x 4000
[12/09 15:49:23   2239s] SiteArray: use 6,553,600 bytes
[12/09 15:49:23   2239s] SiteArray: current memory after site array memory allocation 3305.6M
[12/09 15:49:23   2239s] SiteArray: FP blocked sites are writable
[12/09 15:49:23   2239s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.885, REAL:0.567, MEM:3298.4M, EPOCH TIME: 1670622563.973660
[12/09 15:49:24   2239s] 
[12/09 15:49:24   2239s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/09 15:49:24   2239s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.946, REAL:0.650, MEM:3298.4M, EPOCH TIME: 1670622564.056592
[12/09 15:49:24   2239s] [CPU] DPlace-Init (cpu=0:00:01.1, real=0:00:01.0, mem=3298.4MB).
[12/09 15:49:24   2239s] OPERPROF:   Finished DPlace-Init at level 2, CPU:1.128, REAL:0.866, MEM:3298.4M, EPOCH TIME: 1670622564.115206
[12/09 15:49:24   2239s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:3298.4M, EPOCH TIME: 1670622564.115241
[12/09 15:49:24   2239s]   Signal wire search tree: 158557 elements. (cpu=0:00:00.2, mem=0.0M)
[12/09 15:49:24   2239s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.169, REAL:0.300, MEM:3298.4M, EPOCH TIME: 1670622564.414930
[12/09 15:49:25   2240s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:3298.4M, EPOCH TIME: 1670622565.092445
[12/09 15:49:25   2240s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:3298.4M, EPOCH TIME: 1670622565.092589
[12/09 15:49:25   2240s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:3298.4M, EPOCH TIME: 1670622565.136794
[12/09 15:49:25   2240s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3298.4M, EPOCH TIME: 1670622565.140488
[12/09 15:49:25   2240s] AddFiller init all instances time CPU:0.012, REAL:0.028
[12/09 15:49:25   2240s] AddFiller main function time CPU:0.521, REAL:0.552
[12/09 15:49:25   2240s] Filler instance commit time CPU:0.297, REAL:0.303
[12/09 15:49:25   2240s] *INFO: Adding fillers to top-module.
[12/09 15:49:25   2240s] *INFO:   Added 9 filler insts (cell FILL128A10TR / prefix FILL).
[12/09 15:49:25   2240s] *INFO:   Added 9 filler insts (cell FILL64A10TR / prefix FILL).
[12/09 15:49:25   2240s] *INFO:   Added 59 filler insts (cell FILL32A10TR / prefix FILL).
[12/09 15:49:25   2240s] *INFO:   Added 746 filler insts (cell FILL16A10TR / prefix FILL).
[12/09 15:49:25   2240s] *INFO:   Added 2466 filler insts (cell FILLCAP8A10TR / prefix FILL).
[12/09 15:49:25   2240s] *INFO:   Added 4914 filler insts (cell FILL4A10TR / prefix FILL).
[12/09 15:49:25   2240s] *INFO:   Added 7588 filler insts (cell FILL2A10TR / prefix FILL).
[12/09 15:49:25   2240s] *INFO:   Added 9424 filler insts (cell FILL1A10TR / prefix FILL).
[12/09 15:49:25   2240s] *INFO: Swapped 0 special filler inst. 
[12/09 15:49:25   2240s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.544, REAL:0.606, MEM:3298.4M, EPOCH TIME: 1670622565.746462
[12/09 15:49:25   2240s] *INFO: Total 25215 filler insts added - prefix FILL (CPU: 0:00:02.3).
[12/09 15:49:25   2240s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.548, REAL:0.610, MEM:3298.4M, EPOCH TIME: 1670622565.746577
[12/09 15:49:25   2240s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:3298.4M, EPOCH TIME: 1670622565.746610
[12/09 15:49:25   2241s] For 25215 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
[12/09 15:49:25   2241s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.008, REAL:0.008, MEM:3298.4M, EPOCH TIME: 1670622565.754533
[12/09 15:49:25   2241s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.600, REAL:0.662, MEM:3298.4M, EPOCH TIME: 1670622565.754627
[12/09 15:49:25   2241s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.600, REAL:0.662, MEM:3298.4M, EPOCH TIME: 1670622565.754657
[12/09 15:49:25   2241s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3298.4M, EPOCH TIME: 1670622565.756249
[12/09 15:49:25   2241s] All LLGs are deleted
[12/09 15:49:25   2241s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:3298.4M, EPOCH TIME: 1670622565.804980
[12/09 15:49:25   2241s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.069, REAL:0.124, MEM:3298.4M, EPOCH TIME: 1670622565.928695
[12/09 15:49:25   2241s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.104, REAL:0.186, MEM:3254.4M, EPOCH TIME: 1670622565.942215
[12/09 15:49:25   2241s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:2.418, REAL:2.693, MEM:3254.4M, EPOCH TIME: 1670622565.942341
[12/09 15:49:25   2241s] <CMD> routeDesign -globalDetail
[12/09 15:49:25   2241s] #% Begin routeDesign (date=12/09 15:49:25, mem=2815.7M)
[12/09 15:49:25   2241s] ### Time Record (routeDesign) is installed.
[12/09 15:49:26   2241s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2815.74 (MB), peak = 3220.12 (MB)
[12/09 15:49:26   2241s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[12/09 15:49:26   2241s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[12/09 15:49:26   2241s] **INFO: User settings:
[12/09 15:49:26   2241s] setNanoRouteMode -drouteUseMinSpacingForBlockage    auto
[12/09 15:49:26   2241s] setNanoRouteMode -extractThirdPartyCompatible       false
[12/09 15:49:26   2241s] setNanoRouteMode -grouteExpTdStdDelay               15.6
[12/09 15:49:26   2241s] setNanoRouteMode -routeInsertAntennaDiode           false
[12/09 15:49:26   2241s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule  false
[12/09 15:49:26   2241s] setNanoRouteMode -routeTopRoutingLayer              6
[12/09 15:49:26   2241s] setDesignMode -topRoutingLayer                      M6
[12/09 15:49:26   2241s] setExtractRCMode -engine                            preRoute
[12/09 15:49:26   2241s] setDelayCalMode -enable_high_fanout                 true
[12/09 15:49:26   2241s] setDelayCalMode -engine                             aae
[12/09 15:49:26   2241s] setDelayCalMode -ignoreNetLoad                      false
[12/09 15:49:26   2241s] setDelayCalMode -socv_accuracy_mode                 low
[12/09 15:49:26   2241s] setSIMode -separate_delta_delay_on_data             true
[12/09 15:49:26   2241s] 
[12/09 15:49:26   2241s] #default_rc_corner has no qx tech file defined
[12/09 15:49:26   2241s] #No active RC corner or QRC tech file is missing.
[12/09 15:49:26   2241s] #**INFO: setDesignMode -flowEffort standard
[12/09 15:49:26   2241s] #**INFO: multi-cut via swapping will not be performed after routing.
[12/09 15:49:26   2241s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[12/09 15:49:26   2241s] OPERPROF: Starting checkPlace at level 1, MEM:3254.4M, EPOCH TIME: 1670622566.050247
[12/09 15:49:26   2241s] z: 2, totalTracks: 1
[12/09 15:49:26   2241s] z: 4, totalTracks: 1
[12/09 15:49:26   2241s] z: 6, totalTracks: 1
[12/09 15:49:26   2241s] z: 8, totalTracks: 1
[12/09 15:49:26   2241s] All LLGs are deleted
[12/09 15:49:26   2241s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3254.4M, EPOCH TIME: 1670622566.218224
[12/09 15:49:26   2241s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:3254.4M, EPOCH TIME: 1670622566.219104
[12/09 15:49:26   2241s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3254.4M, EPOCH TIME: 1670622566.237798
[12/09 15:49:26   2241s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3254.4M, EPOCH TIME: 1670622566.255668
[12/09 15:49:26   2241s] Core basic site is TSMC65ADV10TSITE
[12/09 15:49:26   2241s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3254.4M, EPOCH TIME: 1670622566.272539
[12/09 15:49:26   2241s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.019, REAL:0.026, MEM:3254.4M, EPOCH TIME: 1670622566.298773
[12/09 15:49:26   2241s] SiteArray: non-trimmed site array dimensions = 400 x 4000
[12/09 15:49:26   2241s] SiteArray: use 6,553,600 bytes
[12/09 15:49:26   2241s] SiteArray: current memory after site array memory allocation 3254.4M
[12/09 15:49:26   2241s] SiteArray: FP blocked sites are writable
[12/09 15:49:26   2241s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.081, REAL:0.133, MEM:3254.4M, EPOCH TIME: 1670622566.388512
[12/09 15:49:26   2241s] 
[12/09 15:49:26   2241s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/09 15:49:26   2241s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.098, REAL:0.170, MEM:3254.4M, EPOCH TIME: 1670622566.407734
[12/09 15:49:26   2241s] Begin checking placement ... (start mem=3254.4M, init mem=3254.4M)
[12/09 15:49:27   2241s] 
[12/09 15:49:27   2241s] Running CheckPlace using 4 threads!...
[12/09 15:49:27   2243s] 
[12/09 15:49:27   2243s] ...checkPlace MT is done!
[12/09 15:49:27   2243s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3258.4M, EPOCH TIME: 1670622567.889074
[12/09 15:49:27   2243s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.088, REAL:0.089, MEM:3258.4M, EPOCH TIME: 1670622567.978265
[12/09 15:49:27   2243s] *info: Placed = 191747         (Fixed = 12359)
[12/09 15:49:27   2243s] *info: Unplaced = 0           
[12/09 15:49:28   2243s] Placement Density:100.00%(625920/625920)
[12/09 15:49:28   2243s] Placement Density (including fixed std cells):100.00%(640000/640000)
[12/09 15:49:28   2243s] All LLGs are deleted
[12/09 15:49:28   2243s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3258.4M, EPOCH TIME: 1670622568.032118
[12/09 15:49:28   2243s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.064, REAL:0.066, MEM:3258.4M, EPOCH TIME: 1670622568.098464
[12/09 15:49:28   2243s] Finished checkPlace (total: cpu=0:00:02.7, real=0:00:02.0; vio checks: cpu=0:00:02.4, real=0:00:01.0; mem=3258.4M)
[12/09 15:49:28   2243s] OPERPROF: Finished checkPlace at level 1, CPU:2.723, REAL:2.052, MEM:3258.4M, EPOCH TIME: 1670622568.102674
[12/09 15:49:28   2243s] 
[12/09 15:49:28   2243s] changeUseClockNetStatus Option :  -noFixedNetWires 
[12/09 15:49:28   2243s] *** Changed status on (359) nets in Clock.
[12/09 15:49:28   2243s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=3258.4M) ***
[12/09 15:49:28   2243s] % Begin globalDetailRoute (date=12/09 15:49:28, mem=2815.2M)
[12/09 15:49:28   2243s] 
[12/09 15:49:28   2243s] globalDetailRoute
[12/09 15:49:28   2243s] 
[12/09 15:49:28   2243s] #Start globalDetailRoute on Fri Dec  9 15:49:28 2022
[12/09 15:49:28   2243s] #
[12/09 15:49:28   2244s] ### Time Record (globalDetailRoute) is installed.
[12/09 15:49:28   2244s] ### Time Record (Pre Callback) is installed.
[12/09 15:49:28   2244s] RC Grid backup saved.
[12/09 15:49:28   2244s] ### Time Record (Pre Callback) is uninstalled.
[12/09 15:49:28   2244s] ### Time Record (DB Import) is installed.
[12/09 15:49:28   2244s] ### Time Record (Timing Data Generation) is installed.
[12/09 15:49:28   2244s] #Generating timing data, please wait...
[12/09 15:49:29   2245s] #155555 total nets, 155555 already routed, 155555 will ignore in trialRoute
[12/09 15:49:29   2245s] ### run_trial_route starts on Fri Dec  9 15:49:29 2022 with memory = 2804.69 (MB), peak = 3220.12 (MB)
[12/09 15:49:32   2247s] ### run_trial_route cpu:00:00:02, real:00:00:03, mem:2.8 GB, peak:3.1 GB --0.74 [4]--
[12/09 15:49:32   2247s] ### dump_timing_file starts on Fri Dec  9 15:49:32 2022 with memory = 2870.20 (MB), peak = 3220.12 (MB)
[12/09 15:49:32   2247s] ### extractRC starts on Fri Dec  9 15:49:32 2022 with memory = 2870.20 (MB), peak = 3220.12 (MB)
[12/09 15:49:32   2247s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/09 15:49:32   2247s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/09 15:49:33   2247s] **WARN: (IMPEXT-7040):	A vertical wire, passing through or close to location (4000000,0), lies outside of design boundary. Correct the wire routing and rerun extraction.
[12/09 15:49:33   2247s] {RT default_rc_corner 0 6 6 0}
[12/09 15:49:35   2248s] ### extractRC cpu:00:00:02, real:00:00:02, mem:2.8 GB, peak:3.1 GB --0.67 [4]--
[12/09 15:49:35   2248s] #Dump tif for version 2.1
[12/09 15:49:44   2256s] End AAE Lib Interpolated Model. (MEM=3388.37 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/09 15:50:02   2285s] Total number of fetched objects 155574
[12/09 15:50:03   2286s] End Timing Check Calculation. (CPU Time=0:00:00.8, Real Time=0:00:01.0)
[12/09 15:50:03   2286s] End delay calculation. (MEM=3451.76 CPU=0:00:25.5 REAL=0:00:16.0)
[12/09 15:50:36   2312s] #Generating timing data took: cpu time = 00:01:05, elapsed time = 00:01:03, memory = 2718.78 (MB), peak = 3220.12 (MB)
[12/09 15:50:36   2312s] ### dump_timing_file cpu:00:01:05, real:00:01:03, mem:2.7 GB, peak:3.1 GB --1.03 [4]--
[12/09 15:50:36   2313s] #Done generating timing data.
[12/09 15:50:36   2313s] ### Time Record (Timing Data Generation) is uninstalled.
[12/09 15:50:36   2313s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[12/09 15:50:37   2314s] ### Net info: total nets: 158037
[12/09 15:50:37   2314s] ### Net info: dirty nets: 1120
[12/09 15:50:37   2314s] ### Net info: marked as disconnected nets: 0
[12/09 15:50:38   2315s] #num needed restored net=0
[12/09 15:50:39   2315s] #need_extraction net=0 (total=158037)
[12/09 15:50:39   2315s] ### Net info: fully routed nets: 359
[12/09 15:50:39   2315s] ### Net info: trivial (< 2 pins) nets: 2482
[12/09 15:50:39   2315s] ### Net info: unrouted nets: 155196
[12/09 15:50:39   2315s] ### Net info: re-extraction nets: 0
[12/09 15:50:39   2315s] ### Net info: ignored nets: 0
[12/09 15:50:39   2315s] ### Net info: skip routing nets: 0
[12/09 15:50:39   2315s] #WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[12/09 15:50:39   2315s] #WARNING (NRDB-2005) SPECIAL_NET vss has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[12/09 15:50:40   2316s] #Start reading timing information from file .timing_file_1318001.tif.gz ...
[12/09 15:50:44   2318s] #Read in timing information for 21 ports, 154532 instances from timing file .timing_file_1318001.tif.gz.
[12/09 15:50:45   2318s] ### import design signature (70): route=2080804129 fixed_route=2047590728 flt_obj=0 vio=1181870154 swire=282492057 shield_wire=1 net_attr=1148050563 dirty_area=0 del_dirty_area=0 cell=2005776749 placement=1566277590 pin_access=2096170339 inst_pattern=1
[12/09 15:50:45   2318s] ### Time Record (DB Import) is uninstalled.
[12/09 15:50:45   2318s] #NanoRoute Version 21.10-p004_1 NR210506-1544/21_10-UB
[12/09 15:50:45   2318s] #RTESIG:78da8d92314fc330108599f91527b74390dae2731c3b190b0209a982aa2aac95214e1a29
[12/09 15:50:45   2318s] #       7590e30cfdf7b865488ad2044fcfbaefeedd933d997e3c6d80305c209d7f53ca7708af1b
[12/09 15:50:45   2318s] #       8634a2628e11e7f70c77bef4fe406e27d3b7f596c9043255d61a82cfaa2a67901e8d3a14
[12/09 15:50:45   2318s] #       5f90ea4c35a5835a3b5798fcee17e74c0285a0304ee7dacea0a9b5fd83081903518dab08
[12/09 15:50:45   2318s] #       044e5ba3ecb1974b4271e9dcc320170c305a087a3a106465a5dc15328ec7c74502c72121
[12/09 15:50:45   2318s] #       05907d91ef7d80da595fe9e764e4b9da29932a9b7a569be6708d94404c65f42095840cc8
[12/09 15:50:45   2318s] #       f3cb6a35e29b703e1e22f149cfc390c54ba4db0d9c2e82b73a64ad46d1eac7e5bad3d169
[12/09 15:50:45   2318s] #       e8f26739b6a77fbb7fec29c1d96698893990f3a4614746198218fe9d8c721c33f40c1f60
[12/09 15:50:45   2318s] #       6e7e00e9c601bf
[12/09 15:50:45   2318s] #
[12/09 15:50:45   2318s] ### Time Record (Data Preparation) is installed.
[12/09 15:50:45   2318s] #RTESIG:78da8dd24f4fc230140070cf7e8a97c26126807d5dd76e47349a9810250b7a25d575b064
[12/09 15:50:45   2318s] #       74a6eb0e7c7bcb3c8006567a7acdfbb5eff5cf68fcf194036138433afda694af115e7386
[12/09 15:50:45   2318s] #       34a1628a09e7f70cd73ef5fe406e47e3b7e58ac90c4a55b71aa2cfa6a92750ec8dda555f
[12/09 15:50:45   2318s] #       50e85275b583563b5799cddd2fe74c0285a8324e6fb49d40d76afb8f089902519d6b0844
[12/09 15:50:45   2318s] #       4e5ba3ecfeaccb62f1b7f219835c30c06426e8614054d68d7217649a86b74b0486919002
[12/09 15:50:45   2318s] #       c8b6da6cfd015a677de6bc938977ad53a650b6f0569b6e77494a20a6317a58650990bebb
[12/09 15:50:45   2318s] #       40e12c66409e5f168b90e33c7cdacc5f49bf19b2748e7495c36122f8318ed93146718c1f
[12/09 15:50:45   2318s] #       e7cb9315270b4e7d1f86faf48f7c459f129ced864dcaafba4146198218fec68c720c15f4
[12/09 15:50:45   2318s] #       860f989b1f50220e79
[12/09 15:50:45   2318s] #
[12/09 15:50:45   2318s] ### Time Record (Data Preparation) is uninstalled.
[12/09 15:50:45   2318s] ### Time Record (Global Routing) is installed.
[12/09 15:50:45   2318s] ### Time Record (Global Routing) is uninstalled.
[12/09 15:50:45   2318s] #Total number of trivial nets (e.g. < 2 pins) = 2480 (skipped).
[12/09 15:50:45   2318s] #Total number of routable nets = 155557.
[12/09 15:50:45   2318s] #Total number of nets in the design = 158037.
[12/09 15:50:45   2318s] #155233 routable nets do not have any wires.
[12/09 15:50:45   2318s] #324 routable nets have routed wires.
[12/09 15:50:45   2318s] #155233 nets will be global routed.
[12/09 15:50:45   2318s] #35 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/09 15:50:45   2318s] #324 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/09 15:50:45   2318s] #Using multithreading with 4 threads.
[12/09 15:50:45   2318s] ### Time Record (Data Preparation) is installed.
[12/09 15:50:46   2318s] #Start routing data preparation on Fri Dec  9 15:50:46 2022
[12/09 15:50:46   2318s] #
[12/09 15:50:46   2319s] #Minimum voltage of a net in the design = 0.000.
[12/09 15:50:46   2319s] #Maximum voltage of a net in the design = 1.100.
[12/09 15:50:46   2319s] #Voltage range [0.000 - 1.100] has 158035 nets.
[12/09 15:50:46   2319s] #Voltage range [0.000 - 0.000] has 1 net.
[12/09 15:50:46   2319s] #Voltage range [0.900 - 1.100] has 1 net.
[12/09 15:50:46   2319s] ### Time Record (Cell Pin Access) is installed.
[12/09 15:50:46   2319s] #Rebuild pin access data for design.
[12/09 15:50:46   2319s] #Initial pin access analysis.
[12/09 15:50:52   2330s] #Detail pin access analysis.
[12/09 15:50:52   2330s] ### Time Record (Cell Pin Access) is uninstalled.
[12/09 15:50:54   2332s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[12/09 15:50:54   2332s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/09 15:50:54   2332s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/09 15:50:54   2332s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/09 15:50:54   2332s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/09 15:50:54   2332s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/09 15:50:54   2332s] # M7           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/09 15:50:54   2332s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[12/09 15:50:54   2332s] # M9           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[12/09 15:50:55   2332s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2836.62 (MB), peak = 3220.12 (MB)
[12/09 15:50:56   2333s] #Regenerating Ggrids automatically.
[12/09 15:50:56   2333s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[12/09 15:50:56   2333s] #Using automatically generated G-grids.
[12/09 15:50:56   2334s] #Done routing data preparation.
[12/09 15:50:56   2334s] #cpu time = 00:00:15, elapsed time = 00:00:11, memory = 2839.67 (MB), peak = 3220.12 (MB)
[12/09 15:50:57   2334s] #
[12/09 15:50:57   2334s] #Connectivity extraction summary:
[12/09 15:50:57   2334s] #2 routed nets are extracted.
[12/09 15:50:57   2334s] #359 routed net(s) are imported.
[12/09 15:50:57   2334s] #155196 (98.20%) nets are without wires.
[12/09 15:50:57   2334s] #2480 nets are fixed|skipped|trivial (not extracted).
[12/09 15:50:57   2334s] #Total number of nets = 158037.
[12/09 15:50:57   2334s] #
[12/09 15:50:57   2334s] #
[12/09 15:50:57   2334s] #Finished routing data preparation on Fri Dec  9 15:50:57 2022
[12/09 15:50:57   2334s] #
[12/09 15:50:57   2334s] #Cpu time = 00:00:16
[12/09 15:50:57   2334s] #Elapsed time = 00:00:12
[12/09 15:50:57   2334s] #Increased memory = 23.71 (MB)
[12/09 15:50:57   2334s] #Total memory = 2841.58 (MB)
[12/09 15:50:57   2334s] #Peak memory = 3220.12 (MB)
[12/09 15:50:57   2334s] #
[12/09 15:50:57   2334s] ### Time Record (Data Preparation) is uninstalled.
[12/09 15:50:57   2334s] ### Time Record (Global Routing) is installed.
[12/09 15:50:57   2334s] #
[12/09 15:50:57   2334s] #Start global routing on Fri Dec  9 15:50:57 2022
[12/09 15:50:57   2334s] #
[12/09 15:50:57   2334s] #
[12/09 15:50:57   2334s] #Start global routing initialization on Fri Dec  9 15:50:57 2022
[12/09 15:50:57   2334s] #
[12/09 15:50:57   2334s] #Number of eco nets is 35
[12/09 15:50:57   2334s] #
[12/09 15:50:57   2334s] #Start global routing data preparation on Fri Dec  9 15:50:57 2022
[12/09 15:50:57   2334s] #
[12/09 15:50:57   2335s] ### build_merged_routing_blockage_rect_list starts on Fri Dec  9 15:50:57 2022 with memory = 2852.25 (MB), peak = 3220.12 (MB)
[12/09 15:50:58   2335s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.1 GB --0.89 [4]--
[12/09 15:50:58   2335s] #Start routing resource analysis on Fri Dec  9 15:50:58 2022
[12/09 15:50:58   2335s] #
[12/09 15:50:58   2335s] ### init_is_bin_blocked starts on Fri Dec  9 15:50:58 2022 with memory = 2852.25 (MB), peak = 3220.12 (MB)
[12/09 15:50:58   2335s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.1 GB --1.00 [4]--
[12/09 15:50:58   2335s] ### PDHT_Row_Thread::compute_flow_cap starts on Fri Dec  9 15:50:58 2022 with memory = 2858.47 (MB), peak = 3220.12 (MB)
[12/09 15:50:59   2337s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:02, real:00:00:01, mem:2.8 GB, peak:3.1 GB --1.75 [4]--
[12/09 15:50:59   2337s] ### adjust_flow_cap starts on Fri Dec  9 15:50:59 2022 with memory = 2863.01 (MB), peak = 3220.12 (MB)
[12/09 15:50:59   2337s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.1 GB --0.56 [4]--
[12/09 15:50:59   2337s] ### adjust_flow_per_partial_route_obs starts on Fri Dec  9 15:50:59 2022 with memory = 2863.77 (MB), peak = 3220.12 (MB)
[12/09 15:50:59   2337s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.1 GB --1.00 [4]--
[12/09 15:50:59   2337s] ### set_via_blocked starts on Fri Dec  9 15:50:59 2022 with memory = 2863.77 (MB), peak = 3220.12 (MB)
[12/09 15:50:59   2337s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.1 GB --0.50 [4]--
[12/09 15:50:59   2337s] ### copy_flow starts on Fri Dec  9 15:50:59 2022 with memory = 2863.77 (MB), peak = 3220.12 (MB)
[12/09 15:50:59   2337s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.1 GB --0.38 [4]--
[12/09 15:50:59   2337s] #Routing resource analysis is done on Fri Dec  9 15:50:59 2022
[12/09 15:50:59   2337s] #
[12/09 15:50:59   2337s] ### report_flow_cap starts on Fri Dec  9 15:50:59 2022 with memory = 2863.12 (MB), peak = 3220.12 (MB)
[12/09 15:50:59   2337s] #  Resource Analysis:
[12/09 15:50:59   2337s] #
[12/09 15:50:59   2337s] #               Routing  #Avail      #Track     #Total     %Gcell
[12/09 15:50:59   2337s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[12/09 15:50:59   2337s] #  --------------------------------------------------------------
[12/09 15:50:59   2337s] #  M1             H          12        3988       71556    98.80%
[12/09 15:50:59   2337s] #  M2             V        3810         190       71556     0.37%
[12/09 15:50:59   2337s] #  M3             H        3830         170       71556     0.00%
[12/09 15:50:59   2337s] #  M4             V        3868         132       71556     0.37%
[12/09 15:50:59   2337s] #  M5             H        3820         180       71556     4.48%
[12/09 15:50:59   2337s] #  M6             V        4000           0       71556     0.37%
[12/09 15:50:59   2337s] #  --------------------------------------------------------------
[12/09 15:50:59   2337s] #  Total                  19341      19.41%      429336    17.40%
[12/09 15:50:59   2337s] #
[12/09 15:50:59   2337s] #  359 nets (0.23%) with 1 preferred extra spacing.
[12/09 15:50:59   2337s] #
[12/09 15:50:59   2337s] #
[12/09 15:50:59   2337s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.1 GB --0.48 [4]--
[12/09 15:50:59   2337s] ### analyze_m2_tracks starts on Fri Dec  9 15:50:59 2022 with memory = 2863.13 (MB), peak = 3220.12 (MB)
[12/09 15:50:59   2337s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.1 GB --0.99 [4]--
[12/09 15:50:59   2337s] ### report_initial_resource starts on Fri Dec  9 15:50:59 2022 with memory = 2863.13 (MB), peak = 3220.12 (MB)
[12/09 15:50:59   2337s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.1 GB --1.00 [4]--
[12/09 15:50:59   2337s] ### mark_pg_pins_accessibility starts on Fri Dec  9 15:50:59 2022 with memory = 2863.13 (MB), peak = 3220.12 (MB)
[12/09 15:50:59   2337s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.1 GB --1.06 [4]--
[12/09 15:50:59   2337s] ### set_net_region starts on Fri Dec  9 15:50:59 2022 with memory = 2863.13 (MB), peak = 3220.12 (MB)
[12/09 15:50:59   2337s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.1 GB --0.49 [4]--
[12/09 15:50:59   2337s] #
[12/09 15:50:59   2337s] #Global routing data preparation is done on Fri Dec  9 15:50:59 2022
[12/09 15:50:59   2337s] #
[12/09 15:50:59   2337s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2863.13 (MB), peak = 3220.12 (MB)
[12/09 15:50:59   2337s] #
[12/09 15:50:59   2337s] ### prepare_level starts on Fri Dec  9 15:50:59 2022 with memory = 2863.13 (MB), peak = 3220.12 (MB)
[12/09 15:50:59   2337s] ### init level 1 starts on Fri Dec  9 15:50:59 2022 with memory = 2863.13 (MB), peak = 3220.12 (MB)
[12/09 15:50:59   2337s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.1 GB --0.74 [4]--
[12/09 15:50:59   2337s] ### Level 1 hgrid = 268 X 267
[12/09 15:50:59   2337s] ### init level 2 starts on Fri Dec  9 15:50:59 2022 with memory = 2863.13 (MB), peak = 3220.12 (MB)
[12/09 15:50:59   2337s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.1 GB --0.86 [4]--
[12/09 15:50:59   2337s] ### Level 2 hgrid = 67 X 67
[12/09 15:50:59   2337s] ### init level 3 starts on Fri Dec  9 15:50:59 2022 with memory = 2865.26 (MB), peak = 3220.12 (MB)
[12/09 15:50:59   2337s] ### init level 3 cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.1 GB --0.67 [4]--
[12/09 15:50:59   2337s] ### Level 3 hgrid = 17 X 17  (large_net only)
[12/09 15:50:59   2337s] ### prepare_level_flow starts on Fri Dec  9 15:50:59 2022 with memory = 2865.48 (MB), peak = 3220.12 (MB)
[12/09 15:50:59   2337s] ### init_flow_edge starts on Fri Dec  9 15:50:59 2022 with memory = 2865.48 (MB), peak = 3220.12 (MB)
[12/09 15:50:59   2337s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.1 GB --0.57 [4]--
[12/09 15:50:59   2337s] ### init_flow_edge starts on Fri Dec  9 15:50:59 2022 with memory = 2865.48 (MB), peak = 3220.12 (MB)
[12/09 15:50:59   2337s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.1 GB --0.53 [4]--
[12/09 15:50:59   2337s] ### init_flow_edge starts on Fri Dec  9 15:50:59 2022 with memory = 2865.54 (MB), peak = 3220.12 (MB)
[12/09 15:50:59   2337s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.1 GB --0.57 [4]--
[12/09 15:50:59   2337s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.1 GB --0.55 [4]--
[12/09 15:50:59   2337s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.1 GB --0.63 [4]--
[12/09 15:50:59   2337s] #
[12/09 15:50:59   2337s] #Global routing initialization is done on Fri Dec  9 15:50:59 2022
[12/09 15:50:59   2337s] #
[12/09 15:50:59   2337s] #cpu time = 00:00:03, elapsed time = 00:00:02, memory = 2865.54 (MB), peak = 3220.12 (MB)
[12/09 15:50:59   2337s] #
[12/09 15:50:59   2337s] ### routing large nets 
[12/09 15:50:59   2337s] #start global routing iteration 1...
[12/09 15:50:59   2337s] ### init_flow_edge starts on Fri Dec  9 15:50:59 2022 with memory = 2865.54 (MB), peak = 3220.12 (MB)
[12/09 15:50:59   2337s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.1 GB --1.15 [4]--
[12/09 15:50:59   2337s] ### routing at level 3 (topmost level) iter 0
[12/09 15:51:00   2337s] ### Uniform Hboxes (4x4)
[12/09 15:51:00   2337s] ### routing at level 2 iter 0 for 0 hboxes
[12/09 15:51:00   2338s] ### Uniform Hboxes (17x17)
[12/09 15:51:00   2338s] ### routing at level 1 iter 0 for 0 hboxes
[12/09 15:51:01   2338s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2888.34 (MB), peak = 3220.12 (MB)
[12/09 15:51:01   2338s] #
[12/09 15:51:01   2338s] #start global routing iteration 2...
[12/09 15:51:01   2338s] ### init_flow_edge starts on Fri Dec  9 15:51:01 2022 with memory = 2888.34 (MB), peak = 3220.12 (MB)
[12/09 15:51:01   2338s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.1 GB --0.24 [4]--
[12/09 15:51:01   2338s] ### cal_flow starts on Fri Dec  9 15:51:01 2022 with memory = 2888.70 (MB), peak = 3220.12 (MB)
[12/09 15:51:01   2339s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.8 GB, peak:3.1 GB --0.94 [4]--
[12/09 15:51:01   2339s] ### Uniform Hboxes (3x3)
[12/09 15:51:01   2339s] ### routing at level 1 iter 0 for 0 hboxes
[12/09 15:51:23   2364s] ### measure_qor starts on Fri Dec  9 15:51:23 2022 with memory = 3082.01 (MB), peak = 3220.12 (MB)
[12/09 15:51:23   2364s] ### measure_congestion starts on Fri Dec  9 15:51:23 2022 with memory = 3082.01 (MB), peak = 3220.12 (MB)
[12/09 15:51:23   2364s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.1 GB --0.99 [4]--
[12/09 15:51:23   2364s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.0 GB, peak:3.1 GB --1.71 [4]--
[12/09 15:51:23   2364s] #cpu time = 00:00:26, elapsed time = 00:00:23, memory = 3012.86 (MB), peak = 3220.12 (MB)
[12/09 15:51:23   2364s] #
[12/09 15:51:23   2364s] #start global routing iteration 3...
[12/09 15:51:24   2364s] ### init_flow_edge starts on Fri Dec  9 15:51:24 2022 with memory = 3012.86 (MB), peak = 3220.12 (MB)
[12/09 15:51:24   2364s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.1 GB --1.01 [4]--
[12/09 15:51:24   2364s] ### cal_flow starts on Fri Dec  9 15:51:24 2022 with memory = 3012.85 (MB), peak = 3220.12 (MB)
[12/09 15:51:24   2364s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.1 GB --0.97 [4]--
[12/09 15:51:24   2364s] ### routing at level 2 (topmost level) iter 0
[12/09 15:51:34   2372s] ### measure_qor starts on Fri Dec  9 15:51:34 2022 with memory = 3013.10 (MB), peak = 3220.12 (MB)
[12/09 15:51:34   2372s] ### measure_congestion starts on Fri Dec  9 15:51:34 2022 with memory = 3013.10 (MB), peak = 3220.12 (MB)
[12/09 15:51:34   2372s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.1 GB --0.95 [4]--
[12/09 15:51:35   2372s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.1 GB --1.00 [4]--
[12/09 15:51:35   2372s] ### routing at level 2 (topmost level) iter 1
[12/09 15:51:38   2375s] ### measure_qor starts on Fri Dec  9 15:51:38 2022 with memory = 3013.10 (MB), peak = 3220.12 (MB)
[12/09 15:51:38   2375s] ### measure_congestion starts on Fri Dec  9 15:51:38 2022 with memory = 3013.10 (MB), peak = 3220.12 (MB)
[12/09 15:51:38   2375s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.1 GB --0.98 [4]--
[12/09 15:51:38   2375s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.1 GB --1.17 [4]--
[12/09 15:51:38   2375s] #cpu time = 00:00:11, elapsed time = 00:00:15, memory = 2996.09 (MB), peak = 3220.12 (MB)
[12/09 15:51:38   2375s] #
[12/09 15:51:38   2375s] #start global routing iteration 4...
[12/09 15:51:39   2376s] ### Uniform Hboxes (3x3)
[12/09 15:51:39   2376s] ### routing at level 1 iter 0 for 0 hboxes
[12/09 15:51:53   2391s] ### measure_qor starts on Fri Dec  9 15:51:53 2022 with memory = 3004.95 (MB), peak = 3220.12 (MB)
[12/09 15:51:53   2391s] ### measure_congestion starts on Fri Dec  9 15:51:53 2022 with memory = 3004.95 (MB), peak = 3220.12 (MB)
[12/09 15:51:54   2391s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.1 GB --0.99 [4]--
[12/09 15:51:54   2392s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.1 GB --1.52 [4]--
[12/09 15:51:54   2392s] ### measure_congestion starts on Fri Dec  9 15:51:54 2022 with memory = 3004.95 (MB), peak = 3220.12 (MB)
[12/09 15:51:54   2392s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.9 GB, peak:3.1 GB --0.99 [4]--
[12/09 15:51:54   2392s] ### Uniform Hboxes (3x3)
[12/09 15:51:54   2392s] ### routing at level 1 iter 1 for 0 hboxes
[12/09 15:55:26   2615s] ### measure_qor starts on Fri Dec  9 15:55:26 2022 with memory = 3248.55 (MB), peak = 3248.55 (MB)
[12/09 15:55:26   2615s] ### measure_congestion starts on Fri Dec  9 15:55:26 2022 with memory = 3248.55 (MB), peak = 3248.55 (MB)
[12/09 15:55:26   2615s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.2 GB --0.90 [4]--
[12/09 15:55:26   2615s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.2 GB --1.75 [4]--
[12/09 15:55:26   2616s] #cpu time = 00:04:01, elapsed time = 00:03:48, memory = 3156.71 (MB), peak = 3248.55 (MB)
[12/09 15:55:26   2616s] #
[12/09 15:55:26   2616s] ### route_end starts on Fri Dec  9 15:55:26 2022 with memory = 3156.71 (MB), peak = 3248.55 (MB)
[12/09 15:55:27   2616s] #
[12/09 15:55:27   2616s] #Total number of trivial nets (e.g. < 2 pins) = 2480 (skipped).
[12/09 15:55:27   2616s] #Total number of nets with skipped attribute = 2 (skipped).
[12/09 15:55:27   2616s] #Total number of routable nets = 155555.
[12/09 15:55:27   2616s] #Total number of nets in the design = 158037.
[12/09 15:55:27   2616s] #
[12/09 15:55:27   2616s] #155555 routable nets have routed wires.
[12/09 15:55:27   2616s] #2 skipped nets have only detail routed wires.
[12/09 15:55:27   2616s] #35 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/09 15:55:27   2616s] #324 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/09 15:55:27   2616s] #
[12/09 15:55:27   2616s] #Routed nets constraints summary:
[12/09 15:55:27   2616s] #------------------------------------------------
[12/09 15:55:27   2616s] #        Rules   Pref Extra Space   Unconstrained  
[12/09 15:55:27   2616s] #------------------------------------------------
[12/09 15:55:27   2616s] #      Default                 35          155196  
[12/09 15:55:27   2616s] #------------------------------------------------
[12/09 15:55:27   2616s] #        Total                 35          155196  
[12/09 15:55:27   2616s] #------------------------------------------------
[12/09 15:55:27   2616s] #
[12/09 15:55:27   2616s] #Routing constraints summary of the whole design:
[12/09 15:55:27   2616s] #------------------------------------------------
[12/09 15:55:27   2616s] #        Rules   Pref Extra Space   Unconstrained  
[12/09 15:55:27   2616s] #------------------------------------------------
[12/09 15:55:27   2616s] #      Default                359          155198  
[12/09 15:55:27   2616s] #------------------------------------------------
[12/09 15:55:27   2616s] #        Total                359          155198  
[12/09 15:55:27   2616s] #------------------------------------------------
[12/09 15:55:27   2616s] #
[12/09 15:55:27   2616s] ### adjust_flow_per_partial_route_obs starts on Fri Dec  9 15:55:27 2022 with memory = 3156.71 (MB), peak = 3248.55 (MB)
[12/09 15:55:27   2616s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.2 GB --1.06 [4]--
[12/09 15:55:27   2616s] ### cal_base_flow starts on Fri Dec  9 15:55:27 2022 with memory = 3156.71 (MB), peak = 3248.55 (MB)
[12/09 15:55:27   2616s] ### init_flow_edge starts on Fri Dec  9 15:55:27 2022 with memory = 3156.71 (MB), peak = 3248.55 (MB)
[12/09 15:55:27   2616s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.2 GB --0.74 [4]--
[12/09 15:55:27   2616s] ### cal_flow starts on Fri Dec  9 15:55:27 2022 with memory = 3156.70 (MB), peak = 3248.55 (MB)
[12/09 15:55:28   2617s] ### cal_flow cpu:00:00:01, real:00:00:01, mem:3.1 GB, peak:3.2 GB --0.90 [4]--
[12/09 15:55:28   2617s] ### cal_base_flow cpu:00:00:01, real:00:00:01, mem:3.1 GB, peak:3.2 GB --0.90 [4]--
[12/09 15:55:28   2617s] ### report_overcon starts on Fri Dec  9 15:55:28 2022 with memory = 3156.70 (MB), peak = 3248.55 (MB)
[12/09 15:55:28   2617s] #
[12/09 15:55:28   2617s] #  Congestion Analysis: (blocked Gcells are excluded)
[12/09 15:55:28   2617s] #
[12/09 15:55:28   2617s] #                 OverCon       OverCon       OverCon          
[12/09 15:55:28   2617s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[12/09 15:55:28   2617s] #     Layer         (1-2)         (3-4)         (5-6)   OverCon  Flow/Cap
[12/09 15:55:28   2617s] #  --------------------------------------------------------------------------
[12/09 15:55:28   2617s] #  M1            1(0.05%)      0(0.00%)      0(0.00%)   (0.05%)     0.89  
[12/09 15:55:28   2617s] #  M2          129(0.18%)     15(0.02%)      2(0.00%)   (0.20%)     0.56  
[12/09 15:55:28   2617s] #  M3          738(1.03%)    156(0.22%)      6(0.01%)   (1.26%)     0.65  
[12/09 15:55:28   2617s] #  M4           11(0.02%)      0(0.00%)      0(0.00%)   (0.02%)     0.35  
[12/09 15:55:28   2617s] #  M5          208(0.29%)     16(0.02%)      0(0.00%)   (0.31%)     0.25  
[12/09 15:55:28   2617s] #  M6            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.04  
[12/09 15:55:28   2617s] #  --------------------------------------------------------------------------
[12/09 15:55:28   2617s] #     Total   1087(0.30%)    187(0.05%)      8(0.00%)   (0.36%)
[12/09 15:55:28   2617s] #
[12/09 15:55:28   2617s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 6
[12/09 15:55:28   2617s] #  Overflow after GR: 0.31% H + 0.04% V
[12/09 15:55:28   2617s] #
[12/09 15:55:28   2617s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.2 GB --0.99 [4]--
[12/09 15:55:28   2617s] ### cal_base_flow starts on Fri Dec  9 15:55:28 2022 with memory = 3156.70 (MB), peak = 3248.55 (MB)
[12/09 15:55:28   2617s] ### init_flow_edge starts on Fri Dec  9 15:55:28 2022 with memory = 3156.70 (MB), peak = 3248.55 (MB)
[12/09 15:55:28   2617s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.2 GB --0.84 [4]--
[12/09 15:55:28   2617s] ### cal_flow starts on Fri Dec  9 15:55:28 2022 with memory = 3156.70 (MB), peak = 3248.55 (MB)
[12/09 15:55:29   2618s] ### cal_flow cpu:00:00:01, real:00:00:01, mem:3.1 GB, peak:3.2 GB --0.77 [4]--
[12/09 15:55:29   2618s] ### cal_base_flow cpu:00:00:01, real:00:00:01, mem:3.1 GB, peak:3.2 GB --0.77 [4]--
[12/09 15:55:29   2618s] ### generate_cong_map_content starts on Fri Dec  9 15:55:29 2022 with memory = 3156.70 (MB), peak = 3248.55 (MB)
[12/09 15:55:29   2618s] ### Sync with Inovus CongMap starts on Fri Dec  9 15:55:29 2022 with memory = 3157.79 (MB), peak = 3248.55 (MB)
[12/09 15:55:29   2618s] #Hotspot report including placement blocked areas
[12/09 15:55:29   2618s] OPERPROF: Starting HotSpotCal at level 1, MEM:3659.3M, EPOCH TIME: 1670622929.338901
[12/09 15:55:29   2618s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[12/09 15:55:29   2618s] [hotspot] |   layer    |  max hotspot  | total hotspot |            hotspot bbox             |
[12/09 15:55:29   2618s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[12/09 15:55:29   2618s] [hotspot] |   M1(H)    |          0.00 |          0.00 |   (none)                            |
[12/09 15:55:29   2618s] [hotspot] |   M2(V)    |          0.26 |          0.52 |   607.74   463.85   639.74   495.85 |
[12/09 15:55:29   2618s] [hotspot] |   M3(H)    |         53.84 |         92.00 |   623.74   479.85   655.74   527.85 |
[12/09 15:55:29   2618s] [hotspot] |   M4(V)    |          0.00 |          0.00 |   (none)                            |
[12/09 15:55:29   2618s] [hotspot] |   M5(H)    |          5.11 |          6.16 |   623.74   479.85   655.74   511.85 |
[12/09 15:55:29   2618s] [hotspot] |   M6(V)    |          0.00 |          0.00 |   (none)                            |
[12/09 15:55:29   2618s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[12/09 15:55:29   2618s] [hotspot] |   worst    | (M3)    53.84 | (M3)    92.00 |                                     |
[12/09 15:55:29   2618s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[12/09 15:55:29   2618s] [hotspot] | all layers |         48.07 |         82.03 |                                     |
[12/09 15:55:29   2618s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[12/09 15:55:29   2618s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 48.07, normalized total congestion hotspot area = 82.03 (area is in unit of 4 std-cell row bins)
[12/09 15:55:29   2618s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 48.07/82.03 (area is in unit of 4 std-cell row bins)
[12/09 15:55:29   2618s] [hotspot] max/total 48.07/82.03, big hotspot (>10) total 66.69
[12/09 15:55:29   2618s] [hotspot] top 5 congestion hotspot bounding boxes and scores of all layers hotspot
[12/09 15:55:29   2618s] [hotspot] +-----+-------------------------------------+---------------+
[12/09 15:55:29   2618s] [hotspot] | top |            hotspot bbox             | hotspot score |
[12/09 15:55:29   2618s] [hotspot] +-----+-------------------------------------+---------------+
[12/09 15:55:29   2618s] [hotspot] |  1  |   623.74   479.85   655.74   511.85 |       12.59   |
[12/09 15:55:29   2618s] [hotspot] +-----+-------------------------------------+---------------+
[12/09 15:55:29   2618s] [hotspot] |  2  |   623.74   511.85   655.74   543.85 |        5.38   |
[12/09 15:55:29   2618s] [hotspot] +-----+-------------------------------------+---------------+
[12/09 15:55:29   2618s] [hotspot] |  3  |   623.74   447.85   655.74   479.85 |        4.79   |
[12/09 15:55:29   2618s] [hotspot] +-----+-------------------------------------+---------------+
[12/09 15:55:29   2618s] [hotspot] |  4  |   463.74   671.85   495.74   703.85 |        4.72   |
[12/09 15:55:29   2618s] [hotspot] +-----+-------------------------------------+---------------+
[12/09 15:55:29   2618s] [hotspot] |  5  |   463.74   703.85   495.74   735.85 |        4.72   |
[12/09 15:55:29   2618s] [hotspot] +-----+-------------------------------------+---------------+
[12/09 15:55:29   2618s] Top 5 hotspots total area: 32.20
[12/09 15:55:29   2618s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.338, REAL:0.626, MEM:3659.3M, EPOCH TIME: 1670622929.965163
[12/09 15:55:29   2618s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:01, mem:3.1 GB, peak:3.2 GB --0.54 [4]--
[12/09 15:55:29   2618s] ### generate_cong_map_content cpu:00:00:00, real:00:00:01, mem:3.1 GB, peak:3.2 GB --0.55 [4]--
[12/09 15:55:29   2618s] ### update starts on Fri Dec  9 15:55:29 2022 with memory = 3159.41 (MB), peak = 3248.55 (MB)
[12/09 15:55:30   2618s] #Complete Global Routing.
[12/09 15:55:30   2619s] #Total number of nets with non-default rule or having extra spacing = 359
[12/09 15:55:30   2619s] #Total wire length = 3286414 um.
[12/09 15:55:30   2619s] #Total half perimeter of net bounding box = 2804483 um.
[12/09 15:55:30   2619s] #Total wire length on LAYER M1 = 30 um.
[12/09 15:55:30   2619s] #Total wire length on LAYER M2 = 647544 um.
[12/09 15:55:30   2619s] #Total wire length on LAYER M3 = 1146911 um.
[12/09 15:55:30   2619s] #Total wire length on LAYER M4 = 798628 um.
[12/09 15:55:30   2619s] #Total wire length on LAYER M5 = 576892 um.
[12/09 15:55:30   2619s] #Total wire length on LAYER M6 = 116409 um.
[12/09 15:55:30   2619s] #Total wire length on LAYER M7 = 0 um.
[12/09 15:55:30   2619s] #Total wire length on LAYER M8 = 0 um.
[12/09 15:55:30   2619s] #Total wire length on LAYER M9 = 0 um.
[12/09 15:55:30   2619s] #Total number of vias = 1209648
[12/09 15:55:30   2619s] #Up-Via Summary (total 1209648):
[12/09 15:55:30   2619s] #           
[12/09 15:55:30   2619s] #-----------------------
[12/09 15:55:30   2619s] # M1             571807
[12/09 15:55:30   2619s] # M2             437249
[12/09 15:55:30   2619s] # M3             138110
[12/09 15:55:30   2619s] # M4              55832
[12/09 15:55:30   2619s] # M5               6650
[12/09 15:55:30   2619s] #-----------------------
[12/09 15:55:30   2619s] #               1209648 
[12/09 15:55:30   2619s] #
[12/09 15:55:30   2619s] ### update cpu:00:00:01, real:00:00:01, mem:3.1 GB, peak:3.2 GB --1.10 [4]--
[12/09 15:55:30   2619s] ### report_overcon starts on Fri Dec  9 15:55:30 2022 with memory = 3161.47 (MB), peak = 3248.55 (MB)
[12/09 15:55:30   2619s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.2 GB --1.00 [4]--
[12/09 15:55:30   2619s] ### report_overcon starts on Fri Dec  9 15:55:30 2022 with memory = 3161.47 (MB), peak = 3248.55 (MB)
[12/09 15:55:30   2619s] #Max overcon = 6 tracks.
[12/09 15:55:30   2619s] #Total overcon = 0.36%.
[12/09 15:55:30   2619s] #Worst layer Gcell overcon rate = 1.26%.
[12/09 15:55:30   2619s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.2 GB --0.94 [4]--
[12/09 15:55:31   2619s] ### route_end cpu:00:00:04, real:00:00:04, mem:3.1 GB, peak:3.2 GB --0.87 [4]--
[12/09 15:55:31   2620s] ### global_route design signature (73): route=1319089008 net_attr=2068561884
[12/09 15:55:31   2620s] #
[12/09 15:55:31   2620s] #Global routing statistics:
[12/09 15:55:31   2620s] #Cpu time = 00:04:46
[12/09 15:55:31   2620s] #Elapsed time = 00:04:34
[12/09 15:55:31   2620s] #Increased memory = 298.71 (MB)
[12/09 15:55:31   2620s] #Total memory = 3140.29 (MB)
[12/09 15:55:31   2620s] #Peak memory = 3248.55 (MB)
[12/09 15:55:31   2620s] #
[12/09 15:55:31   2620s] #Finished global routing on Fri Dec  9 15:55:31 2022
[12/09 15:55:31   2620s] #
[12/09 15:55:31   2620s] #
[12/09 15:55:31   2620s] ### Time Record (Global Routing) is uninstalled.
[12/09 15:55:31   2620s] ### Time Record (Data Preparation) is installed.
[12/09 15:55:31   2621s] ### Time Record (Data Preparation) is uninstalled.
[12/09 15:55:33   2622s] ### track-assign external-init starts on Fri Dec  9 15:55:33 2022 with memory = 3134.12 (MB), peak = 3248.55 (MB)
[12/09 15:55:33   2622s] ### Time Record (Track Assignment) is installed.
[12/09 15:55:33   2622s] ### Time Record (Track Assignment) is uninstalled.
[12/09 15:55:33   2622s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.1 GB, peak:3.2 GB --0.85 [4]--
[12/09 15:55:33   2622s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3134.12 (MB), peak = 3248.55 (MB)
[12/09 15:55:33   2622s] ### track-assign engine-init starts on Fri Dec  9 15:55:33 2022 with memory = 3134.12 (MB), peak = 3248.55 (MB)
[12/09 15:55:33   2622s] ### Time Record (Track Assignment) is installed.
[12/09 15:55:34   2623s] ### track-assign engine-init cpu:00:00:01, real:00:00:01, mem:3.1 GB, peak:3.2 GB --0.88 [4]--
[12/09 15:55:34   2623s] ### track-assign core-engine starts on Fri Dec  9 15:55:34 2022 with memory = 3134.12 (MB), peak = 3248.55 (MB)
[12/09 15:55:34   2623s] #Start Track Assignment.
[12/09 15:55:49   2650s] #Done with 294196 horizontal wires in 17 hboxes and 256699 vertical wires in 17 hboxes.
[12/09 15:56:05   2681s] #Done with 71822 horizontal wires in 17 hboxes and 52361 vertical wires in 17 hboxes.
[12/09 15:56:09   2688s] #Done with 17 horizontal wires in 17 hboxes and 17 vertical wires in 17 hboxes.
[12/09 15:56:09   2688s] #
[12/09 15:56:09   2688s] #Track assignment summary:
[12/09 15:56:09   2688s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[12/09 15:56:09   2688s] #------------------------------------------------------------------------
[12/09 15:56:09   2688s] # M1            27.52 	102.94%  	  0.00% 	102.94%
[12/09 15:56:09   2688s] # M2        618896.49 	  0.05%  	  0.00% 	  0.00%
[12/09 15:56:09   2688s] # M3       1068274.47 	  0.15%  	  0.00% 	  0.02%
[12/09 15:56:09   2688s] # M4        752337.69 	  0.02%  	  0.00% 	  0.00%
[12/09 15:56:09   2688s] # M5        576198.93 	  0.01%  	  0.00% 	  0.00%
[12/09 15:56:09   2688s] # M6        116289.61 	  0.01%  	  0.00% 	  0.00%
[12/09 15:56:09   2688s] #------------------------------------------------------------------------
[12/09 15:56:09   2688s] # All     3132024.70  	  0.07% 	  0.00% 	  0.00%
[12/09 15:56:10   2688s] #Complete Track Assignment.
[12/09 15:56:10   2688s] #Total number of nets with non-default rule or having extra spacing = 359
[12/09 15:56:10   2688s] #Total wire length = 3245701 um.
[12/09 15:56:10   2688s] #Total half perimeter of net bounding box = 2804483 um.
[12/09 15:56:10   2688s] #Total wire length on LAYER M1 = 27 um.
[12/09 15:56:10   2688s] #Total wire length on LAYER M2 = 629950 um.
[12/09 15:56:10   2688s] #Total wire length on LAYER M3 = 1132459 um.
[12/09 15:56:10   2688s] #Total wire length on LAYER M4 = 791917 um.
[12/09 15:56:10   2688s] #Total wire length on LAYER M5 = 575248 um.
[12/09 15:56:10   2688s] #Total wire length on LAYER M6 = 116100 um.
[12/09 15:56:10   2688s] #Total wire length on LAYER M7 = 0 um.
[12/09 15:56:10   2688s] #Total wire length on LAYER M8 = 0 um.
[12/09 15:56:10   2688s] #Total wire length on LAYER M9 = 0 um.
[12/09 15:56:10   2688s] #Total number of vias = 1209648
[12/09 15:56:10   2688s] #Up-Via Summary (total 1209648):
[12/09 15:56:10   2688s] #           
[12/09 15:56:10   2688s] #-----------------------
[12/09 15:56:10   2688s] # M1             571807
[12/09 15:56:10   2688s] # M2             437249
[12/09 15:56:10   2688s] # M3             138110
[12/09 15:56:10   2688s] # M4              55832
[12/09 15:56:10   2688s] # M5               6650
[12/09 15:56:10   2688s] #-----------------------
[12/09 15:56:10   2688s] #               1209648 
[12/09 15:56:10   2688s] #
[12/09 15:56:11   2689s] ### track_assign design signature (76): route=1278341647
[12/09 15:56:11   2689s] ### track-assign core-engine cpu:00:01:06, real:00:00:37, mem:3.1 GB, peak:3.2 GB --1.79 [4]--
[12/09 15:56:11   2689s] ### Time Record (Track Assignment) is uninstalled.
[12/09 15:56:12   2689s] #cpu time = 00:01:08, elapsed time = 00:00:39, memory = 3133.99 (MB), peak = 3248.55 (MB)
[12/09 15:56:12   2689s] #
[12/09 15:56:13   2690s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/09 15:56:13   2690s] #Cpu time = 00:06:12
[12/09 15:56:13   2690s] #Elapsed time = 00:05:28
[12/09 15:56:13   2690s] #Increased memory = 316.24 (MB)
[12/09 15:56:13   2690s] #Total memory = 3133.99 (MB)
[12/09 15:56:13   2690s] #Peak memory = 3248.55 (MB)
[12/09 15:56:13   2690s] #Using multithreading with 4 threads.
[12/09 15:56:14   2691s] ### Time Record (Detail Routing) is installed.
[12/09 15:56:16   2693s] ### drc_pitch = 4160 ( 2.08000 um) drc_range = 3940 ( 1.97000 um) route_pitch = 2120 ( 1.06000 um) patch_pitch = 6640 ( 3.32000 um) top_route_layer = 6 top_pin_layer = 6
[12/09 15:56:17   2694s] #
[12/09 15:56:17   2694s] #Start Detail Routing..
[12/09 15:56:17   2694s] #start initial detail routing ...
[12/09 15:56:17   2695s] ### Design has 0 dirty nets, 217945 dirty-areas)
[12/09 16:10:54   4415s] #   number of violations = 14863
[12/09 16:10:54   4415s] #
[12/09 16:10:54   4415s] #    By Layer and Type :
[12/09 16:10:54   4415s] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
[12/09 16:10:54   4415s] #	M1            3       10        0        0    13213        0        0    13226
[12/09 16:10:54   4415s] #	M2          264      160     1076        6        0       53        3     1562
[12/09 16:10:54   4415s] #	M3            3        2       54        0        0        0        0       59
[12/09 16:10:54   4415s] #	M4            0        0       15        0        0        0        0       15
[12/09 16:10:54   4415s] #	M5            0        0        0        0        0        0        0        0
[12/09 16:10:54   4415s] #	M6            0        0        1        0        0        0        0        1
[12/09 16:10:54   4415s] #	Totals      270      172     1146        6    13213       53        3    14863
[12/09 16:10:54   4415s] #28373 out of 191747 instances (14.8%) need to be verified(marked ipoed), dirty area = 3.2%.
[12/09 16:10:54   4415s] #99.9% of the total area is being checked for drcs
[12/09 16:11:53   4528s] #99.9% of the total area was checked
[12/09 16:11:54   4528s] #   number of violations = 15040
[12/09 16:11:54   4528s] #
[12/09 16:11:54   4528s] #    By Layer and Type :
[12/09 16:11:54   4528s] #	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Others   Totals
[12/09 16:11:54   4528s] #	M1            3       10        0        0    13386        0        0    13399
[12/09 16:11:54   4528s] #	M2          264      162     1075        6        0       54        3     1564
[12/09 16:11:54   4528s] #	M3            3        2       55        0        0        0        0       60
[12/09 16:11:54   4528s] #	M4            0        0       16        0        0        0        0       16
[12/09 16:11:54   4528s] #	M5            0        0        0        0        0        0        0        0
[12/09 16:11:54   4528s] #	M6            0        0        1        0        0        0        0        1
[12/09 16:11:54   4528s] #	Totals      270      174     1147        6    13386       54        3    15040
[12/09 16:11:54   4528s] #cpu time = 00:30:34, elapsed time = 00:15:37, memory = 3148.70 (MB), peak = 3410.02 (MB)
[12/09 16:12:02   4544s] #start 1st optimization iteration ...
[12/09 16:12:34   4608s] #    completing 10% with 12801 violations
[12/09 16:12:34   4608s] #    elapsed time = 00:00:32, memory = 3308.97 (MB)
[12/09 16:13:05   4666s] #    completing 20% with 10864 violations
[12/09 16:13:05   4666s] #    elapsed time = 00:01:03, memory = 3320.41 (MB)
[12/09 16:13:35   4723s] #    completing 30% with 9130 violations
[12/09 16:13:35   4723s] #    elapsed time = 00:01:33, memory = 3323.82 (MB)
[12/09 16:14:04   4778s] #    completing 40% with 7540 violations
[12/09 16:14:04   4778s] #    elapsed time = 00:02:02, memory = 3320.18 (MB)
[12/09 16:14:32   4833s] #    completing 50% with 6005 violations
[12/09 16:14:32   4833s] #    elapsed time = 00:02:31, memory = 3319.26 (MB)
[12/09 16:14:58   4887s] #    completing 60% with 4606 violations
[12/09 16:14:58   4887s] #    elapsed time = 00:02:56, memory = 3319.04 (MB)
[12/09 16:15:24   4938s] #    completing 70% with 3382 violations
[12/09 16:15:24   4938s] #    elapsed time = 00:03:22, memory = 3317.58 (MB)
[12/09 16:15:48   4986s] #    completing 80% with 2164 violations
[12/09 16:15:48   4986s] #    elapsed time = 00:03:47, memory = 3317.29 (MB)
[12/09 16:16:12   5031s] #    completing 90% with 1203 violations
[12/09 16:16:12   5031s] #    elapsed time = 00:04:10, memory = 3315.11 (MB)
[12/09 16:16:34   5074s] #    completing 100% with 307 violations
[12/09 16:16:34   5074s] #    elapsed time = 00:04:32, memory = 3319.57 (MB)
[12/09 16:16:35   5076s] #   number of violations = 307
[12/09 16:16:35   5076s] #
[12/09 16:16:35   5076s] #    By Layer and Type :
[12/09 16:16:35   5076s] #	         MetSpc   EOLSpc    Short     Loop   CutSpc   Totals
[12/09 16:16:35   5076s] #	M1            0        0        0        0      260      260
[12/09 16:16:35   5076s] #	M2            2        1        2        3        0        8
[12/09 16:16:35   5076s] #	M3            0        0       30        0        0       30
[12/09 16:16:35   5076s] #	M4            0        0        9        0        0        9
[12/09 16:16:35   5076s] #	Totals        2        1       41        3      260      307
[12/09 16:16:35   5076s] #cpu time = 00:08:52, elapsed time = 00:04:34, memory = 3147.80 (MB), peak = 3410.02 (MB)
[12/09 16:16:36   5076s] #start 2nd optimization iteration ...
[12/09 16:16:55   5111s] #   number of violations = 95
[12/09 16:16:55   5111s] #
[12/09 16:16:55   5111s] #    By Layer and Type :
[12/09 16:16:55   5111s] #	         EOLSpc    Short   CutSpc   Totals
[12/09 16:16:55   5111s] #	M1            1        1       51       53
[12/09 16:16:55   5111s] #	M2            1        2        0        3
[12/09 16:16:55   5111s] #	M3            0       30        0       30
[12/09 16:16:55   5111s] #	M4            0        9        0        9
[12/09 16:16:55   5111s] #	Totals        2       42       51       95
[12/09 16:16:55   5111s] #cpu time = 00:00:35, elapsed time = 00:00:19, memory = 3127.50 (MB), peak = 3410.02 (MB)
[12/09 16:16:55   5111s] #start 3rd optimization iteration ...
[12/09 16:17:00   5121s] #   number of violations = 67
[12/09 16:17:00   5121s] #
[12/09 16:17:00   5121s] #    By Layer and Type :
[12/09 16:17:00   5121s] #	          Short   CutSpc   Totals
[12/09 16:17:00   5121s] #	M1            0       29       29
[12/09 16:17:00   5121s] #	M2            4        0        4
[12/09 16:17:00   5121s] #	M3           30        0       30
[12/09 16:17:00   5121s] #	M4            4        0        4
[12/09 16:17:00   5121s] #	Totals       38       29       67
[12/09 16:17:00   5121s] #cpu time = 00:00:09, elapsed time = 00:00:05, memory = 3128.26 (MB), peak = 3410.02 (MB)
[12/09 16:17:00   5121s] #start 4th optimization iteration ...
[12/09 16:17:03   5126s] #   number of violations = 46
[12/09 16:17:03   5126s] #
[12/09 16:17:03   5126s] #    By Layer and Type :
[12/09 16:17:03   5126s] #	         EOLSpc    Short   CutSpc   Totals
[12/09 16:17:03   5126s] #	M1            0        0       11       11
[12/09 16:17:03   5126s] #	M2            1        0        0        1
[12/09 16:17:03   5126s] #	M3            0       27        0       27
[12/09 16:17:03   5126s] #	M4            0        7        0        7
[12/09 16:17:03   5126s] #	Totals        1       34       11       46
[12/09 16:17:03   5126s] #cpu time = 00:00:05, elapsed time = 00:00:03, memory = 3127.57 (MB), peak = 3410.02 (MB)
[12/09 16:17:03   5126s] #start 5th optimization iteration ...
[12/09 16:17:06   5129s] #   number of violations = 45
[12/09 16:17:06   5129s] #
[12/09 16:17:06   5129s] #    By Layer and Type :
[12/09 16:17:06   5129s] #	          Short   CutSpc   Totals
[12/09 16:17:06   5129s] #	M1            0        8        8
[12/09 16:17:06   5129s] #	M2            2        0        2
[12/09 16:17:06   5129s] #	M3           28        0       28
[12/09 16:17:06   5129s] #	M4            7        0        7
[12/09 16:17:06   5129s] #	Totals       37        8       45
[12/09 16:17:06   5129s] #cpu time = 00:00:03, elapsed time = 00:00:02, memory = 3128.65 (MB), peak = 3410.02 (MB)
[12/09 16:17:06   5129s] #start 6th optimization iteration ...
[12/09 16:17:08   5133s] #   number of violations = 42
[12/09 16:17:08   5133s] #
[12/09 16:17:08   5133s] #    By Layer and Type :
[12/09 16:17:08   5133s] #	          Short   CutSpc   Totals
[12/09 16:17:08   5133s] #	M1            0        6        6
[12/09 16:17:08   5133s] #	M2            2        0        2
[12/09 16:17:08   5133s] #	M3           25        0       25
[12/09 16:17:08   5133s] #	M4            9        0        9
[12/09 16:17:08   5133s] #	Totals       36        6       42
[12/09 16:17:08   5133s] #cpu time = 00:00:04, elapsed time = 00:00:02, memory = 3127.96 (MB), peak = 3410.02 (MB)
[12/09 16:17:08   5133s] #start 7th optimization iteration ...
[12/09 16:17:10   5136s] #   number of violations = 46
[12/09 16:17:10   5136s] #
[12/09 16:17:10   5136s] #    By Layer and Type :
[12/09 16:17:10   5136s] #	          Short   CutSpc   Totals
[12/09 16:17:10   5136s] #	M1            0        6        6
[12/09 16:17:10   5136s] #	M2            2        0        2
[12/09 16:17:10   5136s] #	M3           27        0       27
[12/09 16:17:10   5136s] #	M4           11        0       11
[12/09 16:17:10   5136s] #	Totals       40        6       46
[12/09 16:17:10   5136s] #cpu time = 00:00:03, elapsed time = 00:00:02, memory = 3128.00 (MB), peak = 3410.02 (MB)
[12/09 16:17:10   5136s] #start 8th optimization iteration ...
[12/09 16:17:12   5140s] #   number of violations = 41
[12/09 16:17:12   5140s] #
[12/09 16:17:12   5140s] #    By Layer and Type :
[12/09 16:17:12   5140s] #	          Short   CutSpc   Totals
[12/09 16:17:12   5140s] #	M1            0        4        4
[12/09 16:17:12   5140s] #	M2            2        0        2
[12/09 16:17:12   5140s] #	M3           28        0       28
[12/09 16:17:12   5140s] #	M4            7        0        7
[12/09 16:17:12   5140s] #	Totals       37        4       41
[12/09 16:17:12   5140s] #cpu time = 00:00:03, elapsed time = 00:00:02, memory = 3127.69 (MB), peak = 3410.02 (MB)
[12/09 16:17:12   5140s] #start 9th optimization iteration ...
[12/09 16:17:14   5142s] #   number of violations = 44
[12/09 16:17:14   5142s] #
[12/09 16:17:14   5142s] #    By Layer and Type :
[12/09 16:17:14   5142s] #	          Short   CutSpc   Totals
[12/09 16:17:14   5142s] #	M1            0        4        4
[12/09 16:17:14   5142s] #	M2            2        0        2
[12/09 16:17:14   5142s] #	M3           29        0       29
[12/09 16:17:14   5142s] #	M4            9        0        9
[12/09 16:17:14   5142s] #	Totals       40        4       44
[12/09 16:17:14   5142s] #cpu time = 00:00:03, elapsed time = 00:00:02, memory = 3129.23 (MB), peak = 3410.02 (MB)
[12/09 16:17:14   5142s] #start 10th optimization iteration ...
[12/09 16:17:16   5145s] #   number of violations = 50
[12/09 16:17:16   5145s] #
[12/09 16:17:16   5145s] #    By Layer and Type :
[12/09 16:17:16   5145s] #	         MetSpc    Short   CutSpc   Totals
[12/09 16:17:16   5145s] #	M1            0        0        4        4
[12/09 16:17:16   5145s] #	M2            0        2        0        2
[12/09 16:17:16   5145s] #	M3            0       32        0       32
[12/09 16:17:16   5145s] #	M4            1       11        0       12
[12/09 16:17:16   5145s] #	Totals        1       45        4       50
[12/09 16:17:16   5145s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3129.46 (MB), peak = 3410.02 (MB)
[12/09 16:17:16   5145s] #start 11th optimization iteration ...
[12/09 16:17:18   5148s] #   number of violations = 42
[12/09 16:17:18   5148s] #
[12/09 16:17:18   5148s] #    By Layer and Type :
[12/09 16:17:18   5148s] #	          Short   CutSpc   Totals
[12/09 16:17:18   5148s] #	M1            0        3        3
[12/09 16:17:18   5148s] #	M2            2        0        2
[12/09 16:17:18   5148s] #	M3           28        0       28
[12/09 16:17:18   5148s] #	M4            9        0        9
[12/09 16:17:18   5148s] #	Totals       39        3       42
[12/09 16:17:18   5148s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3128.29 (MB), peak = 3410.02 (MB)
[12/09 16:17:18   5148s] #start 12th optimization iteration ...
[12/09 16:17:20   5151s] #   number of violations = 46
[12/09 16:17:20   5151s] #
[12/09 16:17:20   5151s] #    By Layer and Type :
[12/09 16:17:20   5151s] #	          Short   CutSpc   Totals
[12/09 16:17:20   5151s] #	M1            0        3        3
[12/09 16:17:20   5151s] #	M2            4        0        4
[12/09 16:17:20   5151s] #	M3           30        0       30
[12/09 16:17:20   5151s] #	M4            9        0        9
[12/09 16:17:20   5151s] #	Totals       43        3       46
[12/09 16:17:20   5151s] #cpu time = 00:00:03, elapsed time = 00:00:02, memory = 3127.89 (MB), peak = 3410.02 (MB)
[12/09 16:17:21   5151s] #start 13th optimization iteration ...
[12/09 16:17:23   5153s] #   number of violations = 40
[12/09 16:17:23   5153s] #
[12/09 16:17:23   5153s] #    By Layer and Type :
[12/09 16:17:23   5153s] #	          Short   CutSpc   Totals
[12/09 16:17:23   5153s] #	M1            0        3        3
[12/09 16:17:23   5153s] #	M2            2        0        2
[12/09 16:17:23   5153s] #	M3           28        0       28
[12/09 16:17:23   5153s] #	M4            7        0        7
[12/09 16:17:23   5153s] #	Totals       37        3       40
[12/09 16:17:23   5153s] #cpu time = 00:00:03, elapsed time = 00:00:02, memory = 3127.73 (MB), peak = 3410.02 (MB)
[12/09 16:17:23   5154s] #start 14th optimization iteration ...
[12/09 16:17:24   5156s] #   number of violations = 46
[12/09 16:17:24   5156s] #
[12/09 16:17:24   5156s] #    By Layer and Type :
[12/09 16:17:24   5156s] #	         MetSpc    Short   CutSpc   Totals
[12/09 16:17:24   5156s] #	M1            0        0        3        3
[12/09 16:17:24   5156s] #	M2            0        4        0        4
[12/09 16:17:24   5156s] #	M3            0       30        0       30
[12/09 16:17:24   5156s] #	M4            1        8        0        9
[12/09 16:17:24   5156s] #	Totals        1       42        3       46
[12/09 16:17:25   5156s] #cpu time = 00:00:03, elapsed time = 00:00:02, memory = 3129.31 (MB), peak = 3410.02 (MB)
[12/09 16:17:25   5156s] #start 15th optimization iteration ...
[12/09 16:17:26   5159s] #   number of violations = 47
[12/09 16:17:26   5159s] #
[12/09 16:17:26   5159s] #    By Layer and Type :
[12/09 16:17:26   5159s] #	         MetSpc   EOLSpc    Short   CutSpc   Totals
[12/09 16:17:26   5159s] #	M1            0        0        0        4        4
[12/09 16:17:26   5159s] #	M2            1        1        2        0        4
[12/09 16:17:26   5159s] #	M3            0        0       28        0       28
[12/09 16:17:26   5159s] #	M4            1        1        9        0       11
[12/09 16:17:26   5159s] #	Totals        2        2       39        4       47
[12/09 16:17:26   5159s] #cpu time = 00:00:03, elapsed time = 00:00:02, memory = 3127.73 (MB), peak = 3410.02 (MB)
[12/09 16:17:27   5159s] #start 16th optimization iteration ...
[12/09 16:17:29   5162s] #   number of violations = 44
[12/09 16:17:29   5162s] #
[12/09 16:17:29   5162s] #    By Layer and Type :
[12/09 16:17:29   5162s] #	         MetSpc    Short   CutSpc   Totals
[12/09 16:17:29   5162s] #	M1            0        0        1        1
[12/09 16:17:29   5162s] #	M2            0        4        0        4
[12/09 16:17:29   5162s] #	M3            0       28        0       28
[12/09 16:17:29   5162s] #	M4            1       10        0       11
[12/09 16:17:29   5162s] #	Totals        1       42        1       44
[12/09 16:17:29   5162s] #cpu time = 00:00:03, elapsed time = 00:00:02, memory = 3127.97 (MB), peak = 3410.02 (MB)
[12/09 16:17:29   5162s] #start 17th optimization iteration ...
[12/09 16:17:31   5164s] #   number of violations = 41
[12/09 16:17:31   5164s] #
[12/09 16:17:31   5164s] #    By Layer and Type :
[12/09 16:17:31   5164s] #	          Short   CutSpc   Totals
[12/09 16:17:31   5164s] #	M1            0        1        1
[12/09 16:17:31   5164s] #	M2            2        0        2
[12/09 16:17:31   5164s] #	M3           29        0       29
[12/09 16:17:31   5164s] #	M4            9        0        9
[12/09 16:17:31   5164s] #	Totals       40        1       41
[12/09 16:17:31   5164s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3127.46 (MB), peak = 3410.02 (MB)
[12/09 16:17:31   5164s] #start 18th optimization iteration ...
[12/09 16:17:33   5167s] #   number of violations = 42
[12/09 16:17:33   5167s] #
[12/09 16:17:33   5167s] #    By Layer and Type :
[12/09 16:17:33   5167s] #	          Short   CutSpc   Totals
[12/09 16:17:33   5167s] #	M1            0        1        1
[12/09 16:17:33   5167s] #	M2            4        0        4
[12/09 16:17:33   5167s] #	M3           30        0       30
[12/09 16:17:33   5167s] #	M4            7        0        7
[12/09 16:17:33   5167s] #	Totals       41        1       42
[12/09 16:17:33   5167s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3127.48 (MB), peak = 3410.02 (MB)
[12/09 16:17:33   5167s] #start 19th optimization iteration ...
[12/09 16:17:34   5169s] #   number of violations = 41
[12/09 16:17:34   5169s] #
[12/09 16:17:34   5169s] #    By Layer and Type :
[12/09 16:17:34   5169s] #	          Short   CutSpc   Totals
[12/09 16:17:34   5169s] #	M1            0        2        2
[12/09 16:17:34   5169s] #	M2            2        0        2
[12/09 16:17:34   5169s] #	M3           28        0       28
[12/09 16:17:34   5169s] #	M4            9        0        9
[12/09 16:17:34   5169s] #	Totals       39        2       41
[12/09 16:17:34   5169s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3126.81 (MB), peak = 3410.02 (MB)
[12/09 16:17:34   5169s] #start 20th optimization iteration ...
[12/09 16:17:35   5170s] #   number of violations = 41
[12/09 16:17:35   5170s] #
[12/09 16:17:35   5170s] #    By Layer and Type :
[12/09 16:17:35   5170s] #	          Short   Totals
[12/09 16:17:35   5170s] #	M1            0        0
[12/09 16:17:35   5170s] #	M2            2        2
[12/09 16:17:35   5170s] #	M3           31       31
[12/09 16:17:35   5170s] #	M4            8        8
[12/09 16:17:35   5170s] #	Totals       41       41
[12/09 16:17:35   5170s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3128.40 (MB), peak = 3410.02 (MB)
[12/09 16:17:35   5170s] #start 21th optimization iteration ...
[12/09 16:17:37   5173s] #   number of violations = 44
[12/09 16:17:37   5173s] #
[12/09 16:17:37   5173s] #    By Layer and Type :
[12/09 16:17:37   5173s] #	         MetSpc    Short   Totals
[12/09 16:17:37   5173s] #	M1            0        0        0
[12/09 16:17:37   5173s] #	M2            0        2        2
[12/09 16:17:37   5173s] #	M3            0       28       28
[12/09 16:17:37   5173s] #	M4            1       13       14
[12/09 16:17:37   5173s] #	Totals        1       43       44
[12/09 16:17:37   5173s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3128.24 (MB), peak = 3410.02 (MB)
[12/09 16:17:37   5173s] #start 22th optimization iteration ...
[12/09 16:17:39   5174s] #   number of violations = 39
[12/09 16:17:39   5174s] #
[12/09 16:17:39   5174s] #    By Layer and Type :
[12/09 16:17:39   5174s] #	          Short   Totals
[12/09 16:17:39   5174s] #	M1            0        0
[12/09 16:17:39   5174s] #	M2            2        2
[12/09 16:17:39   5174s] #	M3           26       26
[12/09 16:17:39   5174s] #	M4           11       11
[12/09 16:17:39   5174s] #	Totals       39       39
[12/09 16:17:39   5174s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3127.72 (MB), peak = 3410.02 (MB)
[12/09 16:17:39   5174s] #start 23th optimization iteration ...
[12/09 16:17:40   5176s] #   number of violations = 39
[12/09 16:17:40   5176s] #
[12/09 16:17:40   5176s] #    By Layer and Type :
[12/09 16:17:40   5176s] #	          Short   Totals
[12/09 16:17:40   5176s] #	M1            0        0
[12/09 16:17:40   5176s] #	M2            2        2
[12/09 16:17:40   5176s] #	M3           27       27
[12/09 16:17:40   5176s] #	M4           10       10
[12/09 16:17:40   5176s] #	Totals       39       39
[12/09 16:17:40   5176s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3126.46 (MB), peak = 3410.02 (MB)
[12/09 16:17:40   5176s] #start 24th optimization iteration ...
[12/09 16:17:42   5178s] #   number of violations = 44
[12/09 16:17:42   5178s] #
[12/09 16:17:42   5178s] #    By Layer and Type :
[12/09 16:17:42   5178s] #	          Short      Mar   Totals
[12/09 16:17:42   5178s] #	M1            0        0        0
[12/09 16:17:42   5178s] #	M2            2        0        2
[12/09 16:17:42   5178s] #	M3           30        0       30
[12/09 16:17:42   5178s] #	M4            7        1        8
[12/09 16:17:42   5178s] #	M5            1        1        2
[12/09 16:17:42   5178s] #	M6            2        0        2
[12/09 16:17:42   5178s] #	Totals       42        2       44
[12/09 16:17:42   5178s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3126.06 (MB), peak = 3410.02 (MB)
[12/09 16:17:42   5178s] #start 25th optimization iteration ...
[12/09 16:17:43   5180s] #   number of violations = 39
[12/09 16:17:43   5180s] #
[12/09 16:17:43   5180s] #    By Layer and Type :
[12/09 16:17:43   5180s] #	          Short   Totals
[12/09 16:17:43   5180s] #	M1            0        0
[12/09 16:17:43   5180s] #	M2            2        2
[12/09 16:17:43   5180s] #	M3           28       28
[12/09 16:17:43   5180s] #	M4            9        9
[12/09 16:17:43   5180s] #	Totals       39       39
[12/09 16:17:43   5180s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3126.48 (MB), peak = 3410.02 (MB)
[12/09 16:17:43   5180s] #start 26th optimization iteration ...
[12/09 16:17:45   5182s] #   number of violations = 37
[12/09 16:17:45   5182s] #
[12/09 16:17:45   5182s] #    By Layer and Type :
[12/09 16:17:45   5182s] #	          Short   Totals
[12/09 16:17:45   5182s] #	M1            0        0
[12/09 16:17:45   5182s] #	M2            2        2
[12/09 16:17:45   5182s] #	M3           28       28
[12/09 16:17:45   5182s] #	M4            7        7
[12/09 16:17:45   5182s] #	Totals       37       37
[12/09 16:17:45   5182s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3126.00 (MB), peak = 3410.02 (MB)
[12/09 16:17:45   5182s] #start 27th optimization iteration ...
[12/09 16:17:47   5184s] #   number of violations = 40
[12/09 16:17:47   5184s] #
[12/09 16:17:47   5184s] #    By Layer and Type :
[12/09 16:17:47   5184s] #	         MetSpc    Short   Totals
[12/09 16:17:47   5184s] #	M1            0        0        0
[12/09 16:17:47   5184s] #	M2            0        2        2
[12/09 16:17:47   5184s] #	M3            0       24       24
[12/09 16:17:47   5184s] #	M4            1       13       14
[12/09 16:17:47   5184s] #	Totals        1       39       40
[12/09 16:17:47   5184s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3126.21 (MB), peak = 3410.02 (MB)
[12/09 16:17:47   5184s] #start 28th optimization iteration ...
[12/09 16:17:48   5186s] #   number of violations = 39
[12/09 16:17:48   5186s] #
[12/09 16:17:48   5186s] #    By Layer and Type :
[12/09 16:17:48   5186s] #	          Short   Totals
[12/09 16:17:48   5186s] #	M1            0        0
[12/09 16:17:48   5186s] #	M2            2        2
[12/09 16:17:48   5186s] #	M3           28       28
[12/09 16:17:48   5186s] #	M4            9        9
[12/09 16:17:48   5186s] #	Totals       39       39
[12/09 16:17:48   5186s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3126.46 (MB), peak = 3410.02 (MB)
[12/09 16:17:48   5186s] #start 29th optimization iteration ...
[12/09 16:17:50   5188s] #   number of violations = 41
[12/09 16:17:50   5188s] #
[12/09 16:17:50   5188s] #    By Layer and Type :
[12/09 16:17:50   5188s] #	          Short   CShort   Totals
[12/09 16:17:50   5188s] #	M1            0        0        0
[12/09 16:17:50   5188s] #	M2            0        0        0
[12/09 16:17:50   5188s] #	M3           28        1       29
[12/09 16:17:50   5188s] #	M4           12        0       12
[12/09 16:17:50   5188s] #	Totals       40        1       41
[12/09 16:17:50   5188s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3126.70 (MB), peak = 3410.02 (MB)
[12/09 16:17:50   5188s] #start 30th optimization iteration ...
[12/09 16:17:52   5190s] #   number of violations = 37
[12/09 16:17:52   5190s] #
[12/09 16:17:52   5190s] #    By Layer and Type :
[12/09 16:17:52   5190s] #	          Short   CShort   Totals
[12/09 16:17:52   5190s] #	M1            0        0        0
[12/09 16:17:52   5190s] #	M2            0        0        0
[12/09 16:17:52   5190s] #	M3           28        1       29
[12/09 16:17:52   5190s] #	M4            8        0        8
[12/09 16:17:52   5190s] #	Totals       36        1       37
[12/09 16:17:52   5190s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3127.17 (MB), peak = 3410.02 (MB)
[12/09 16:17:52   5190s] #start 31th optimization iteration ...
[12/09 16:17:54   5192s] #   number of violations = 37
[12/09 16:17:54   5192s] #
[12/09 16:17:54   5192s] #    By Layer and Type :
[12/09 16:17:54   5192s] #	          Short   Totals
[12/09 16:17:54   5192s] #	M1            0        0
[12/09 16:17:54   5192s] #	M2            2        2
[12/09 16:17:54   5192s] #	M3           26       26
[12/09 16:17:54   5192s] #	M4            9        9
[12/09 16:17:54   5192s] #	Totals       37       37
[12/09 16:17:54   5192s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3127.29 (MB), peak = 3410.02 (MB)
[12/09 16:17:54   5192s] #start 32th optimization iteration ...
[12/09 16:17:55   5193s] #   number of violations = 44
[12/09 16:17:55   5193s] #
[12/09 16:17:55   5193s] #    By Layer and Type :
[12/09 16:17:55   5193s] #	         MetSpc   EOLSpc    Short   Totals
[12/09 16:17:55   5193s] #	M1            0        0        0        0
[12/09 16:17:55   5193s] #	M2            0        0        4        4
[12/09 16:17:55   5193s] #	M3            1        1       30       32
[12/09 16:17:55   5193s] #	M4            0        0        8        8
[12/09 16:17:55   5193s] #	Totals        1        1       42       44
[12/09 16:17:55   5193s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3127.24 (MB), peak = 3410.02 (MB)
[12/09 16:17:55   5193s] #start 33th optimization iteration ...
[12/09 16:17:57   5195s] #   number of violations = 42
[12/09 16:17:57   5195s] #
[12/09 16:17:57   5195s] #    By Layer and Type :
[12/09 16:17:57   5195s] #	          Short   Totals
[12/09 16:17:57   5195s] #	M1            0        0
[12/09 16:17:57   5195s] #	M2            4        4
[12/09 16:17:57   5195s] #	M3           31       31
[12/09 16:17:57   5195s] #	M4            7        7
[12/09 16:17:57   5195s] #	Totals       42       42
[12/09 16:17:57   5195s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3126.96 (MB), peak = 3410.02 (MB)
[12/09 16:17:57   5195s] #start 34th optimization iteration ...
[12/09 16:17:59   5197s] #   number of violations = 38
[12/09 16:17:59   5197s] #
[12/09 16:17:59   5197s] #    By Layer and Type :
[12/09 16:17:59   5197s] #	          Short   Totals
[12/09 16:17:59   5197s] #	M1            0        0
[12/09 16:17:59   5197s] #	M2            0        0
[12/09 16:17:59   5197s] #	M3           27       27
[12/09 16:17:59   5197s] #	M4           11       11
[12/09 16:17:59   5197s] #	Totals       38       38
[12/09 16:17:59   5197s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3128.94 (MB), peak = 3410.02 (MB)
[12/09 16:17:59   5197s] #start 35th optimization iteration ...
[12/09 16:18:01   5199s] #   number of violations = 34
[12/09 16:18:01   5199s] #
[12/09 16:18:01   5199s] #    By Layer and Type :
[12/09 16:18:01   5199s] #	          Short   Totals
[12/09 16:18:01   5199s] #	M1            0        0
[12/09 16:18:01   5199s] #	M2            0        0
[12/09 16:18:01   5199s] #	M3           25       25
[12/09 16:18:01   5199s] #	M4            9        9
[12/09 16:18:01   5199s] #	Totals       34       34
[12/09 16:18:01   5199s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3128.16 (MB), peak = 3410.02 (MB)
[12/09 16:18:01   5199s] #start 36th optimization iteration ...
[12/09 16:18:02   5201s] #   number of violations = 39
[12/09 16:18:02   5201s] #
[12/09 16:18:02   5201s] #    By Layer and Type :
[12/09 16:18:02   5201s] #	          Short   Totals
[12/09 16:18:02   5201s] #	M1            0        0
[12/09 16:18:02   5201s] #	M2            0        0
[12/09 16:18:02   5201s] #	M3           28       28
[12/09 16:18:02   5201s] #	M4           11       11
[12/09 16:18:02   5201s] #	Totals       39       39
[12/09 16:18:02   5201s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3126.73 (MB), peak = 3410.02 (MB)
[12/09 16:18:02   5201s] #start 37th optimization iteration ...
[12/09 16:18:04   5203s] #   number of violations = 40
[12/09 16:18:04   5203s] #
[12/09 16:18:04   5203s] #    By Layer and Type :
[12/09 16:18:04   5203s] #	          Short   Totals
[12/09 16:18:04   5203s] #	M1            0        0
[12/09 16:18:04   5203s] #	M2            2        2
[12/09 16:18:04   5203s] #	M3           30       30
[12/09 16:18:04   5203s] #	M4            8        8
[12/09 16:18:04   5203s] #	Totals       40       40
[12/09 16:18:04   5203s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3127.09 (MB), peak = 3410.02 (MB)
[12/09 16:18:04   5203s] #start 38th optimization iteration ...
[12/09 16:18:06   5205s] #   number of violations = 41
[12/09 16:18:06   5205s] #
[12/09 16:18:06   5205s] #    By Layer and Type :
[12/09 16:18:06   5205s] #	          Short   Totals
[12/09 16:18:06   5205s] #	M1            0        0
[12/09 16:18:06   5205s] #	M2            2        2
[12/09 16:18:06   5205s] #	M3           30       30
[12/09 16:18:06   5205s] #	M4            9        9
[12/09 16:18:06   5205s] #	Totals       41       41
[12/09 16:18:06   5205s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3127.55 (MB), peak = 3410.02 (MB)
[12/09 16:18:06   5205s] #start 39th optimization iteration ...
[12/09 16:18:07   5207s] #   number of violations = 39
[12/09 16:18:07   5207s] #
[12/09 16:18:07   5207s] #    By Layer and Type :
[12/09 16:18:07   5207s] #	          Short   Totals
[12/09 16:18:07   5207s] #	M1            0        0
[12/09 16:18:07   5207s] #	M2            2        2
[12/09 16:18:07   5207s] #	M3           26       26
[12/09 16:18:07   5207s] #	M4           11       11
[12/09 16:18:07   5207s] #	Totals       39       39
[12/09 16:18:07   5207s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3127.56 (MB), peak = 3410.02 (MB)
[12/09 16:18:07   5207s] #start 40th optimization iteration ...
[12/09 16:18:09   5209s] #   number of violations = 40
[12/09 16:18:09   5209s] #
[12/09 16:18:09   5209s] #    By Layer and Type :
[12/09 16:18:09   5209s] #	          Short   Totals
[12/09 16:18:09   5209s] #	M1            0        0
[12/09 16:18:09   5209s] #	M2            2        2
[12/09 16:18:09   5209s] #	M3           29       29
[12/09 16:18:09   5209s] #	M4            9        9
[12/09 16:18:09   5209s] #	Totals       40       40
[12/09 16:18:09   5209s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3127.69 (MB), peak = 3410.02 (MB)
[12/09 16:18:09   5209s] #start 41th optimization iteration ...
[12/09 16:18:11   5211s] #   number of violations = 41
[12/09 16:18:11   5211s] #
[12/09 16:18:11   5211s] #    By Layer and Type :
[12/09 16:18:11   5211s] #	          Short   Totals
[12/09 16:18:11   5211s] #	M1            0        0
[12/09 16:18:11   5211s] #	M2            4        4
[12/09 16:18:11   5211s] #	M3           29       29
[12/09 16:18:11   5211s] #	M4            8        8
[12/09 16:18:11   5211s] #	Totals       41       41
[12/09 16:18:11   5211s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3128.40 (MB), peak = 3410.02 (MB)
[12/09 16:18:11   5211s] #start 42th optimization iteration ...
[12/09 16:18:12   5213s] #   number of violations = 39
[12/09 16:18:12   5213s] #
[12/09 16:18:12   5213s] #    By Layer and Type :
[12/09 16:18:12   5213s] #	          Short   Totals
[12/09 16:18:12   5213s] #	M1            0        0
[12/09 16:18:12   5213s] #	M2            2        2
[12/09 16:18:12   5213s] #	M3           28       28
[12/09 16:18:12   5213s] #	M4            9        9
[12/09 16:18:12   5213s] #	Totals       39       39
[12/09 16:18:12   5213s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3127.92 (MB), peak = 3410.02 (MB)
[12/09 16:18:12   5213s] #start 43th optimization iteration ...
[12/09 16:18:14   5215s] #   number of violations = 37
[12/09 16:18:14   5215s] #
[12/09 16:18:14   5215s] #    By Layer and Type :
[12/09 16:18:14   5215s] #	          Short   Totals
[12/09 16:18:14   5215s] #	M1            0        0
[12/09 16:18:14   5215s] #	M2            4        4
[12/09 16:18:14   5215s] #	M3           29       29
[12/09 16:18:14   5215s] #	M4            4        4
[12/09 16:18:14   5215s] #	Totals       37       37
[12/09 16:18:14   5215s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3126.44 (MB), peak = 3410.02 (MB)
[12/09 16:18:14   5215s] #start 44th optimization iteration ...
[12/09 16:18:17   5218s] #   number of violations = 46
[12/09 16:18:17   5218s] #
[12/09 16:18:17   5218s] #    By Layer and Type :
[12/09 16:18:17   5218s] #	          Short   Totals
[12/09 16:18:17   5218s] #	M1            0        0
[12/09 16:18:17   5218s] #	M2            4        4
[12/09 16:18:17   5218s] #	M3           31       31
[12/09 16:18:17   5218s] #	M4           11       11
[12/09 16:18:17   5218s] #	Totals       46       46
[12/09 16:18:17   5218s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3126.78 (MB), peak = 3410.02 (MB)
[12/09 16:18:17   5218s] #start 45th optimization iteration ...
[12/09 16:18:18   5220s] #   number of violations = 34
[12/09 16:18:18   5220s] #
[12/09 16:18:18   5220s] #    By Layer and Type :
[12/09 16:18:18   5220s] #	          Short   CShort   Totals
[12/09 16:18:18   5220s] #	M1            0        0        0
[12/09 16:18:18   5220s] #	M2            0        0        0
[12/09 16:18:18   5220s] #	M3           26        1       27
[12/09 16:18:18   5220s] #	M4            7        0        7
[12/09 16:18:18   5220s] #	Totals       33        1       34
[12/09 16:18:18   5220s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3128.50 (MB), peak = 3410.02 (MB)
[12/09 16:18:18   5220s] #start 46th optimization iteration ...
[12/09 16:18:20   5222s] #   number of violations = 37
[12/09 16:18:20   5222s] #
[12/09 16:18:20   5222s] #    By Layer and Type :
[12/09 16:18:20   5222s] #	         MetSpc    Short   Totals
[12/09 16:18:20   5222s] #	M1            0        0        0
[12/09 16:18:20   5222s] #	M2            0        2        2
[12/09 16:18:20   5222s] #	M3            0       25       25
[12/09 16:18:20   5222s] #	M4            1        9       10
[12/09 16:18:20   5222s] #	Totals        1       36       37
[12/09 16:18:20   5222s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3128.50 (MB), peak = 3410.02 (MB)
[12/09 16:18:20   5222s] #start 47th optimization iteration ...
[12/09 16:18:22   5224s] #   number of violations = 42
[12/09 16:18:22   5224s] #
[12/09 16:18:22   5224s] #    By Layer and Type :
[12/09 16:18:22   5224s] #	          Short   Totals
[12/09 16:18:22   5224s] #	M1            0        0
[12/09 16:18:22   5224s] #	M2            2        2
[12/09 16:18:22   5224s] #	M3           31       31
[12/09 16:18:22   5224s] #	M4            9        9
[12/09 16:18:22   5224s] #	Totals       42       42
[12/09 16:18:22   5224s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3128.05 (MB), peak = 3410.02 (MB)
[12/09 16:18:22   5224s] #start 48th optimization iteration ...
[12/09 16:18:24   5226s] #   number of violations = 43
[12/09 16:18:24   5226s] #
[12/09 16:18:24   5226s] #    By Layer and Type :
[12/09 16:18:24   5226s] #	          Short   Totals
[12/09 16:18:24   5226s] #	M1            0        0
[12/09 16:18:24   5226s] #	M2            4        4
[12/09 16:18:24   5226s] #	M3           30       30
[12/09 16:18:24   5226s] #	M4            9        9
[12/09 16:18:24   5226s] #	Totals       43       43
[12/09 16:18:24   5226s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3126.26 (MB), peak = 3410.02 (MB)
[12/09 16:18:24   5226s] #start 49th optimization iteration ...
[12/09 16:18:26   5228s] #   number of violations = 47
[12/09 16:18:26   5228s] #
[12/09 16:18:26   5228s] #    By Layer and Type :
[12/09 16:18:26   5228s] #	         MetSpc   EOLSpc    Short   Totals
[12/09 16:18:26   5228s] #	M1            0        0        0        0
[12/09 16:18:26   5228s] #	M2            0        0        6        6
[12/09 16:18:26   5228s] #	M3            1        1       30       32
[12/09 16:18:26   5228s] #	M4            0        0        9        9
[12/09 16:18:26   5228s] #	Totals        1        1       45       47
[12/09 16:18:26   5228s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3126.11 (MB), peak = 3410.02 (MB)
[12/09 16:18:26   5228s] #start 50th optimization iteration ...
[12/09 16:18:27   5230s] #   number of violations = 43
[12/09 16:18:27   5230s] #
[12/09 16:18:27   5230s] #    By Layer and Type :
[12/09 16:18:27   5230s] #	         MetSpc    Short   CShort   Totals
[12/09 16:18:27   5230s] #	M1            0        0        0        0
[12/09 16:18:27   5230s] #	M2            0        0        0        0
[12/09 16:18:27   5230s] #	M3            0       30        1       31
[12/09 16:18:27   5230s] #	M4            1       11        0       12
[12/09 16:18:27   5230s] #	Totals        1       41        1       43
[12/09 16:18:27   5230s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3125.96 (MB), peak = 3410.02 (MB)
[12/09 16:18:27   5230s] #start 51th optimization iteration ...
[12/09 16:18:29   5232s] #   number of violations = 41
[12/09 16:18:29   5232s] #
[12/09 16:18:29   5232s] #    By Layer and Type :
[12/09 16:18:29   5232s] #	          Short   Totals
[12/09 16:18:29   5232s] #	M1            0        0
[12/09 16:18:29   5232s] #	M2            2        2
[12/09 16:18:29   5232s] #	M3           28       28
[12/09 16:18:29   5232s] #	M4           11       11
[12/09 16:18:29   5232s] #	Totals       41       41
[12/09 16:18:29   5232s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3125.47 (MB), peak = 3410.02 (MB)
[12/09 16:18:29   5232s] #start 52th optimization iteration ...
[12/09 16:18:31   5234s] #   number of violations = 37
[12/09 16:18:31   5234s] #
[12/09 16:18:31   5234s] #    By Layer and Type :
[12/09 16:18:31   5234s] #	          Short   Totals
[12/09 16:18:31   5234s] #	M1            0        0
[12/09 16:18:31   5234s] #	M2            2        2
[12/09 16:18:31   5234s] #	M3           28       28
[12/09 16:18:31   5234s] #	M4            7        7
[12/09 16:18:31   5234s] #	Totals       37       37
[12/09 16:18:31   5234s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3125.76 (MB), peak = 3410.02 (MB)
[12/09 16:18:31   5234s] #start 53th optimization iteration ...
[12/09 16:18:33   5236s] #   number of violations = 38
[12/09 16:18:33   5236s] #
[12/09 16:18:33   5236s] #    By Layer and Type :
[12/09 16:18:33   5236s] #	          Short   Totals
[12/09 16:18:33   5236s] #	M1            0        0
[12/09 16:18:33   5236s] #	M2            2        2
[12/09 16:18:33   5236s] #	M3           27       27
[12/09 16:18:33   5236s] #	M4            9        9
[12/09 16:18:33   5236s] #	Totals       38       38
[12/09 16:18:33   5236s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3125.84 (MB), peak = 3410.02 (MB)
[12/09 16:18:33   5236s] #start 54th optimization iteration ...
[12/09 16:18:34   5238s] #   number of violations = 42
[12/09 16:18:34   5238s] #
[12/09 16:18:34   5238s] #    By Layer and Type :
[12/09 16:18:34   5238s] #	          Short      Mar   Totals
[12/09 16:18:34   5238s] #	M1            0        0        0
[12/09 16:18:34   5238s] #	M2            2        0        2
[12/09 16:18:34   5238s] #	M3           28        0       28
[12/09 16:18:34   5238s] #	M4            7        1        8
[12/09 16:18:34   5238s] #	M5            1        1        2
[12/09 16:18:34   5238s] #	M6            2        0        2
[12/09 16:18:34   5238s] #	Totals       40        2       42
[12/09 16:18:34   5238s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3126.29 (MB), peak = 3410.02 (MB)
[12/09 16:18:34   5238s] #start 55th optimization iteration ...
[12/09 16:18:36   5240s] #   number of violations = 41
[12/09 16:18:36   5240s] #
[12/09 16:18:36   5240s] #    By Layer and Type :
[12/09 16:18:36   5240s] #	          Short   CShort   Totals
[12/09 16:18:36   5240s] #	M1            0        0        0
[12/09 16:18:36   5240s] #	M2            2        0        2
[12/09 16:18:36   5240s] #	M3           26        1       27
[12/09 16:18:36   5240s] #	M4           12        0       12
[12/09 16:18:36   5240s] #	Totals       40        1       41
[12/09 16:18:36   5240s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3126.06 (MB), peak = 3410.02 (MB)
[12/09 16:18:36   5240s] #start 56th optimization iteration ...
[12/09 16:18:38   5242s] #   number of violations = 44
[12/09 16:18:38   5242s] #
[12/09 16:18:38   5242s] #    By Layer and Type :
[12/09 16:18:38   5242s] #	          Short   Totals
[12/09 16:18:38   5242s] #	M1            0        0
[12/09 16:18:38   5242s] #	M2            2        2
[12/09 16:18:38   5242s] #	M3           31       31
[12/09 16:18:38   5242s] #	M4           11       11
[12/09 16:18:38   5242s] #	Totals       44       44
[12/09 16:18:38   5242s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3125.98 (MB), peak = 3410.02 (MB)
[12/09 16:18:38   5242s] #start 57th optimization iteration ...
[12/09 16:18:40   5244s] #   number of violations = 42
[12/09 16:18:40   5244s] #
[12/09 16:18:40   5244s] #    By Layer and Type :
[12/09 16:18:40   5244s] #	         MetSpc   EOLSpc    Short   Totals
[12/09 16:18:40   5244s] #	M1            0        0        0        0
[12/09 16:18:40   5244s] #	M2            0        0        2        2
[12/09 16:18:40   5244s] #	M3            1        1       27       29
[12/09 16:18:40   5244s] #	M4            0        0       11       11
[12/09 16:18:40   5244s] #	Totals        1        1       40       42
[12/09 16:18:40   5244s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3124.94 (MB), peak = 3410.02 (MB)
[12/09 16:18:40   5244s] #start 58th optimization iteration ...
[12/09 16:18:41   5246s] #   number of violations = 44
[12/09 16:18:41   5246s] #
[12/09 16:18:41   5246s] #    By Layer and Type :
[12/09 16:18:41   5246s] #	         MetSpc    Short   Totals
[12/09 16:18:41   5246s] #	M1            0        0        0
[12/09 16:18:41   5246s] #	M2            0        4        4
[12/09 16:18:41   5246s] #	M3            0       31       31
[12/09 16:18:41   5246s] #	M4            1        8        9
[12/09 16:18:41   5246s] #	Totals        1       43       44
[12/09 16:18:41   5246s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3125.43 (MB), peak = 3410.02 (MB)
[12/09 16:18:41   5246s] #start 59th optimization iteration ...
[12/09 16:18:43   5248s] #   number of violations = 46
[12/09 16:18:43   5248s] #
[12/09 16:18:43   5248s] #    By Layer and Type :
[12/09 16:18:43   5248s] #	         MetSpc    Short   Totals
[12/09 16:18:43   5248s] #	M1            0        0        0
[12/09 16:18:43   5248s] #	M2            0        2        2
[12/09 16:18:43   5248s] #	M3            0       32       32
[12/09 16:18:43   5248s] #	M4            1       11       12
[12/09 16:18:43   5248s] #	Totals        1       45       46
[12/09 16:18:43   5248s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3124.97 (MB), peak = 3410.02 (MB)
[12/09 16:18:43   5248s] #start 60th optimization iteration ...
[12/09 16:18:45   5250s] #   number of violations = 36
[12/09 16:18:45   5250s] #
[12/09 16:18:45   5250s] #    By Layer and Type :
[12/09 16:18:45   5250s] #	          Short   Totals
[12/09 16:18:45   5250s] #	M1            0        0
[12/09 16:18:45   5250s] #	M2            2        2
[12/09 16:18:45   5250s] #	M3           27       27
[12/09 16:18:45   5250s] #	M4            7        7
[12/09 16:18:45   5250s] #	Totals       36       36
[12/09 16:18:45   5250s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3125.65 (MB), peak = 3410.02 (MB)
[12/09 16:18:45   5250s] #start 61th optimization iteration ...
[12/09 16:18:48   5253s] #   number of violations = 49
[12/09 16:18:48   5253s] #
[12/09 16:18:48   5253s] #    By Layer and Type :
[12/09 16:18:48   5253s] #	          Short   Totals
[12/09 16:18:48   5253s] #	M1            0        0
[12/09 16:18:48   5253s] #	M2            6        6
[12/09 16:18:48   5253s] #	M3           35       35
[12/09 16:18:48   5253s] #	M4            8        8
[12/09 16:18:48   5253s] #	Totals       49       49
[12/09 16:18:48   5253s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3125.50 (MB), peak = 3410.02 (MB)
[12/09 16:18:48   5253s] #start 62th optimization iteration ...
[12/09 16:18:50   5255s] #   number of violations = 42
[12/09 16:18:50   5255s] #
[12/09 16:18:50   5255s] #    By Layer and Type :
[12/09 16:18:50   5255s] #	         MetSpc    Short   Totals
[12/09 16:18:50   5255s] #	M1            0        0        0
[12/09 16:18:50   5255s] #	M2            0        2        2
[12/09 16:18:50   5255s] #	M3            0       29       29
[12/09 16:18:50   5255s] #	M4            1       10       11
[12/09 16:18:50   5255s] #	Totals        1       41       42
[12/09 16:18:50   5255s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3125.55 (MB), peak = 3410.02 (MB)
[12/09 16:18:50   5255s] #start 63th optimization iteration ...
[12/09 16:18:51   5257s] #   number of violations = 43
[12/09 16:18:51   5257s] #
[12/09 16:18:51   5257s] #    By Layer and Type :
[12/09 16:18:51   5257s] #	          Short   Totals
[12/09 16:18:51   5257s] #	M1            0        0
[12/09 16:18:51   5257s] #	M2            2        2
[12/09 16:18:51   5257s] #	M3           27       27
[12/09 16:18:51   5257s] #	M4           14       14
[12/09 16:18:51   5257s] #	Totals       43       43
[12/09 16:18:51   5257s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3125.32 (MB), peak = 3410.02 (MB)
[12/09 16:18:51   5257s] #start 64th optimization iteration ...
[12/09 16:18:53   5259s] #   number of violations = 39
[12/09 16:18:53   5259s] #
[12/09 16:18:53   5259s] #    By Layer and Type :
[12/09 16:18:53   5259s] #	          Short   Totals
[12/09 16:18:53   5259s] #	M1            0        0
[12/09 16:18:53   5259s] #	M2            2        2
[12/09 16:18:53   5259s] #	M3           28       28
[12/09 16:18:53   5259s] #	M4            9        9
[12/09 16:18:53   5259s] #	Totals       39       39
[12/09 16:18:53   5259s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3125.53 (MB), peak = 3410.02 (MB)
[12/09 16:18:53   5259s] #start 65th optimization iteration ...
[12/09 16:18:55   5261s] #   number of violations = 45
[12/09 16:18:55   5261s] #
[12/09 16:18:55   5261s] #    By Layer and Type :
[12/09 16:18:55   5261s] #	         MetSpc    Short   Totals
[12/09 16:18:55   5261s] #	M1            0        0        0
[12/09 16:18:55   5261s] #	M2            0        2        2
[12/09 16:18:55   5261s] #	M3            0       29       29
[12/09 16:18:55   5261s] #	M4            1       13       14
[12/09 16:18:55   5261s] #	Totals        1       44       45
[12/09 16:18:55   5261s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3127.48 (MB), peak = 3410.02 (MB)
[12/09 16:18:55   5261s] #start 66th optimization iteration ...
[12/09 16:18:56   5263s] #   number of violations = 49
[12/09 16:18:56   5263s] #
[12/09 16:18:56   5263s] #    By Layer and Type :
[12/09 16:18:56   5263s] #	         MetSpc    Short      Mar   Totals
[12/09 16:18:56   5263s] #	M1            0        2        0        2
[12/09 16:18:56   5263s] #	M2            0        5        2        7
[12/09 16:18:56   5263s] #	M3            0       28        0       28
[12/09 16:18:56   5263s] #	M4            1       11        0       12
[12/09 16:18:56   5263s] #	Totals        1       46        2       49
[12/09 16:18:56   5263s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3126.32 (MB), peak = 3410.02 (MB)
[12/09 16:18:56   5263s] #start 67th optimization iteration ...
[12/09 16:18:58   5265s] #   number of violations = 43
[12/09 16:18:58   5265s] #
[12/09 16:18:58   5265s] #    By Layer and Type :
[12/09 16:18:58   5265s] #	          Short   Totals
[12/09 16:18:58   5265s] #	M1            0        0
[12/09 16:18:58   5265s] #	M2            2        2
[12/09 16:18:58   5265s] #	M3           30       30
[12/09 16:18:58   5265s] #	M4           11       11
[12/09 16:18:58   5265s] #	Totals       43       43
[12/09 16:18:58   5265s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3126.00 (MB), peak = 3410.02 (MB)
[12/09 16:18:58   5265s] #start 68th optimization iteration ...
[12/09 16:18:59   5267s] #   number of violations = 43
[12/09 16:18:59   5267s] #
[12/09 16:18:59   5267s] #    By Layer and Type :
[12/09 16:18:59   5267s] #	          Short   Totals
[12/09 16:18:59   5267s] #	M1            0        0
[12/09 16:18:59   5267s] #	M2            2        2
[12/09 16:18:59   5267s] #	M3           30       30
[12/09 16:18:59   5267s] #	M4           11       11
[12/09 16:18:59   5267s] #	Totals       43       43
[12/09 16:18:59   5267s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3126.01 (MB), peak = 3410.02 (MB)
[12/09 16:18:59   5267s] #start 69th optimization iteration ...
[12/09 16:19:01   5269s] #   number of violations = 38
[12/09 16:19:01   5269s] #
[12/09 16:19:01   5269s] #    By Layer and Type :
[12/09 16:19:01   5269s] #	         MetSpc    Short   Totals
[12/09 16:19:01   5269s] #	M1            0        0        0
[12/09 16:19:01   5269s] #	M2            0        2        2
[12/09 16:19:01   5269s] #	M3            0       24       24
[12/09 16:19:01   5269s] #	M4            1       11       12
[12/09 16:19:01   5269s] #	Totals        1       37       38
[12/09 16:19:01   5269s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3126.17 (MB), peak = 3410.02 (MB)
[12/09 16:19:01   5269s] #start 70th optimization iteration ...
[12/09 16:19:02   5270s] #   number of violations = 38
[12/09 16:19:02   5270s] #
[12/09 16:19:02   5270s] #    By Layer and Type :
[12/09 16:19:02   5270s] #	         MetSpc    Short   Totals
[12/09 16:19:02   5270s] #	M1            0        0        0
[12/09 16:19:02   5270s] #	M2            0        2        2
[12/09 16:19:02   5270s] #	M3            0       24       24
[12/09 16:19:02   5270s] #	M4            1       11       12
[12/09 16:19:02   5270s] #	Totals        1       37       38
[12/09 16:19:02   5270s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3125.96 (MB), peak = 3410.02 (MB)
[12/09 16:19:02   5270s] #start 71th optimization iteration ...
[12/09 16:19:03   5272s] #   number of violations = 42
[12/09 16:19:03   5272s] #
[12/09 16:19:03   5272s] #    By Layer and Type :
[12/09 16:19:03   5272s] #	          Short   Totals
[12/09 16:19:03   5272s] #	M1            0        0
[12/09 16:19:03   5272s] #	M2            2        2
[12/09 16:19:03   5272s] #	M3           31       31
[12/09 16:19:03   5272s] #	M4            9        9
[12/09 16:19:03   5272s] #	Totals       42       42
[12/09 16:19:03   5272s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3125.70 (MB), peak = 3410.02 (MB)
[12/09 16:19:03   5272s] #start 72th optimization iteration ...
[12/09 16:19:05   5274s] #   number of violations = 42
[12/09 16:19:05   5274s] #
[12/09 16:19:05   5274s] #    By Layer and Type :
[12/09 16:19:05   5274s] #	          Short   Totals
[12/09 16:19:05   5274s] #	M1            0        0
[12/09 16:19:05   5274s] #	M2            4        4
[12/09 16:19:05   5274s] #	M3           30       30
[12/09 16:19:05   5274s] #	M4            8        8
[12/09 16:19:05   5274s] #	Totals       42       42
[12/09 16:19:05   5274s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3126.16 (MB), peak = 3410.02 (MB)
[12/09 16:19:05   5274s] #start 73th optimization iteration ...
[12/09 16:19:06   5276s] #   number of violations = 42
[12/09 16:19:06   5276s] #
[12/09 16:19:06   5276s] #    By Layer and Type :
[12/09 16:19:06   5276s] #	          Short   Totals
[12/09 16:19:06   5276s] #	M1            0        0
[12/09 16:19:06   5276s] #	M2            4        4
[12/09 16:19:06   5276s] #	M3           30       30
[12/09 16:19:06   5276s] #	M4            8        8
[12/09 16:19:06   5276s] #	Totals       42       42
[12/09 16:19:06   5276s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3126.48 (MB), peak = 3410.02 (MB)
[12/09 16:19:06   5276s] #start 74th optimization iteration ...
[12/09 16:19:08   5277s] #   number of violations = 42
[12/09 16:19:08   5277s] #
[12/09 16:19:08   5277s] #    By Layer and Type :
[12/09 16:19:08   5277s] #	          Short   Totals
[12/09 16:19:08   5277s] #	M1            0        0
[12/09 16:19:08   5277s] #	M2            4        4
[12/09 16:19:08   5277s] #	M3           30       30
[12/09 16:19:08   5277s] #	M4            8        8
[12/09 16:19:08   5277s] #	Totals       42       42
[12/09 16:19:08   5277s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3127.23 (MB), peak = 3410.02 (MB)
[12/09 16:19:09   5280s] #Complete Detail Routing.
[12/09 16:19:09   5280s] #Total number of nets with non-default rule or having extra spacing = 359
[12/09 16:19:09   5280s] #Total wire length = 3576265 um.
[12/09 16:19:09   5280s] #Total half perimeter of net bounding box = 2804483 um.
[12/09 16:19:09   5280s] #Total wire length on LAYER M1 = 6212 um.
[12/09 16:19:09   5280s] #Total wire length on LAYER M2 = 785235 um.
[12/09 16:19:09   5280s] #Total wire length on LAYER M3 = 1171527 um.
[12/09 16:19:09   5280s] #Total wire length on LAYER M4 = 888368 um.
[12/09 16:19:09   5280s] #Total wire length on LAYER M5 = 606161 um.
[12/09 16:19:09   5280s] #Total wire length on LAYER M6 = 118761 um.
[12/09 16:19:09   5280s] #Total wire length on LAYER M7 = 0 um.
[12/09 16:19:09   5280s] #Total wire length on LAYER M8 = 0 um.
[12/09 16:19:09   5280s] #Total wire length on LAYER M9 = 0 um.
[12/09 16:19:09   5280s] #Total number of vias = 1374401
[12/09 16:19:09   5280s] #Up-Via Summary (total 1374401):
[12/09 16:19:09   5280s] #           
[12/09 16:19:09   5280s] #-----------------------
[12/09 16:19:09   5280s] # M1             577557
[12/09 16:19:09   5280s] # M2             533459
[12/09 16:19:09   5280s] # M3             187839
[12/09 16:19:09   5280s] # M4              67631
[12/09 16:19:09   5280s] # M5               7915
[12/09 16:19:09   5280s] #-----------------------
[12/09 16:19:09   5280s] #               1374401 
[12/09 16:19:09   5280s] #
[12/09 16:19:09   5280s] #Total number of DRC violations = 42
[12/09 16:19:09   5280s] #Total number of violations on LAYER M1 = 0
[12/09 16:19:09   5280s] #Total number of violations on LAYER M2 = 4
[12/09 16:19:09   5280s] #Total number of violations on LAYER M3 = 30
[12/09 16:19:09   5280s] #Total number of violations on LAYER M4 = 8
[12/09 16:19:09   5280s] #Total number of violations on LAYER M5 = 0
[12/09 16:19:09   5280s] #Total number of violations on LAYER M6 = 0
[12/09 16:19:09   5280s] #Total number of violations on LAYER M7 = 0
[12/09 16:19:09   5280s] #Total number of violations on LAYER M8 = 0
[12/09 16:19:09   5280s] #Total number of violations on LAYER M9 = 0
[12/09 16:19:10   5281s] ### Time Record (Detail Routing) is uninstalled.
[12/09 16:19:10   5281s] #Cpu time = 00:43:11
[12/09 16:19:10   5281s] #Elapsed time = 00:22:57
[12/09 16:19:10   5281s] #Increased memory = -6.84 (MB)
[12/09 16:19:10   5281s] #Total memory = 3127.15 (MB)
[12/09 16:19:10   5281s] #Peak memory = 3410.02 (MB)
[12/09 16:19:10   5281s] ### Time Record (Antenna Fixing) is installed.
[12/09 16:19:11   5282s] #
[12/09 16:19:11   5282s] #start routing for process antenna violation fix ...
[12/09 16:19:13   5284s] ### drc_pitch = 4160 ( 2.08000 um) drc_range = 3940 ( 1.97000 um) route_pitch = 2120 ( 1.06000 um) patch_pitch = 6640 ( 3.32000 um) top_route_layer = 6 top_pin_layer = 6
[12/09 16:19:16   5291s] #
[12/09 16:19:16   5291s] #    By Layer and Type :
[12/09 16:19:16   5291s] #	          Short   Totals
[12/09 16:19:16   5291s] #	M1            0        0
[12/09 16:19:16   5291s] #	M2            4        4
[12/09 16:19:16   5291s] #	M3           30       30
[12/09 16:19:16   5291s] #	M4            8        8
[12/09 16:19:16   5291s] #	Totals       42       42
[12/09 16:19:16   5291s] #cpu time = 00:00:09, elapsed time = 00:00:05, memory = 3126.96 (MB), peak = 3410.02 (MB)
[12/09 16:19:16   5291s] #
[12/09 16:19:16   5291s] #Total number of nets with non-default rule or having extra spacing = 359
[12/09 16:19:16   5291s] #Total wire length = 3576265 um.
[12/09 16:19:16   5291s] #Total half perimeter of net bounding box = 2804483 um.
[12/09 16:19:16   5291s] #Total wire length on LAYER M1 = 6212 um.
[12/09 16:19:16   5291s] #Total wire length on LAYER M2 = 785235 um.
[12/09 16:19:16   5291s] #Total wire length on LAYER M3 = 1171527 um.
[12/09 16:19:16   5291s] #Total wire length on LAYER M4 = 888368 um.
[12/09 16:19:16   5291s] #Total wire length on LAYER M5 = 606161 um.
[12/09 16:19:16   5291s] #Total wire length on LAYER M6 = 118761 um.
[12/09 16:19:16   5291s] #Total wire length on LAYER M7 = 0 um.
[12/09 16:19:16   5291s] #Total wire length on LAYER M8 = 0 um.
[12/09 16:19:16   5291s] #Total wire length on LAYER M9 = 0 um.
[12/09 16:19:16   5291s] #Total number of vias = 1374401
[12/09 16:19:16   5291s] #Up-Via Summary (total 1374401):
[12/09 16:19:16   5291s] #           
[12/09 16:19:16   5291s] #-----------------------
[12/09 16:19:16   5291s] # M1             577557
[12/09 16:19:16   5291s] # M2             533459
[12/09 16:19:16   5291s] # M3             187839
[12/09 16:19:16   5291s] # M4              67631
[12/09 16:19:16   5291s] # M5               7915
[12/09 16:19:16   5291s] #-----------------------
[12/09 16:19:16   5291s] #               1374401 
[12/09 16:19:16   5291s] #
[12/09 16:19:16   5291s] #Total number of DRC violations = 42
[12/09 16:19:16   5291s] #Total number of process antenna violations = 0
[12/09 16:19:16   5291s] #Total number of net violated process antenna rule = 0 ant fix stage
[12/09 16:19:16   5291s] #Total number of violations on LAYER M1 = 0
[12/09 16:19:16   5291s] #Total number of violations on LAYER M2 = 4
[12/09 16:19:16   5291s] #Total number of violations on LAYER M3 = 30
[12/09 16:19:16   5291s] #Total number of violations on LAYER M4 = 8
[12/09 16:19:16   5291s] #Total number of violations on LAYER M5 = 0
[12/09 16:19:16   5291s] #Total number of violations on LAYER M6 = 0
[12/09 16:19:16   5291s] #Total number of violations on LAYER M7 = 0
[12/09 16:19:16   5291s] #Total number of violations on LAYER M8 = 0
[12/09 16:19:16   5291s] #Total number of violations on LAYER M9 = 0
[12/09 16:19:16   5291s] #
[12/09 16:19:25   5308s] #
[12/09 16:19:25   5309s] #Total number of nets with non-default rule or having extra spacing = 359
[12/09 16:19:25   5309s] #Total wire length = 3576265 um.
[12/09 16:19:25   5309s] #Total half perimeter of net bounding box = 2804483 um.
[12/09 16:19:25   5309s] #Total wire length on LAYER M1 = 6212 um.
[12/09 16:19:25   5309s] #Total wire length on LAYER M2 = 785235 um.
[12/09 16:19:25   5309s] #Total wire length on LAYER M3 = 1171527 um.
[12/09 16:19:25   5309s] #Total wire length on LAYER M4 = 888368 um.
[12/09 16:19:25   5309s] #Total wire length on LAYER M5 = 606161 um.
[12/09 16:19:25   5309s] #Total wire length on LAYER M6 = 118761 um.
[12/09 16:19:25   5309s] #Total wire length on LAYER M7 = 0 um.
[12/09 16:19:25   5309s] #Total wire length on LAYER M8 = 0 um.
[12/09 16:19:25   5309s] #Total wire length on LAYER M9 = 0 um.
[12/09 16:19:25   5309s] #Total number of vias = 1374401
[12/09 16:19:25   5309s] #Up-Via Summary (total 1374401):
[12/09 16:19:25   5309s] #           
[12/09 16:19:25   5309s] #-----------------------
[12/09 16:19:25   5309s] # M1             577557
[12/09 16:19:25   5309s] # M2             533459
[12/09 16:19:25   5309s] # M3             187839
[12/09 16:19:25   5309s] # M4              67631
[12/09 16:19:25   5309s] # M5               7915
[12/09 16:19:25   5309s] #-----------------------
[12/09 16:19:25   5309s] #               1374401 
[12/09 16:19:25   5309s] #
[12/09 16:19:25   5309s] #Total number of DRC violations = 42
[12/09 16:19:25   5309s] #Total number of process antenna violations = 0
[12/09 16:19:25   5309s] #Total number of net violated process antenna rule = 0 ant fix stage
[12/09 16:19:25   5309s] #Total number of violations on LAYER M1 = 0
[12/09 16:19:25   5309s] #Total number of violations on LAYER M2 = 4
[12/09 16:19:25   5309s] #Total number of violations on LAYER M3 = 30
[12/09 16:19:25   5309s] #Total number of violations on LAYER M4 = 8
[12/09 16:19:25   5309s] #Total number of violations on LAYER M5 = 0
[12/09 16:19:25   5309s] #Total number of violations on LAYER M6 = 0
[12/09 16:19:25   5309s] #Total number of violations on LAYER M7 = 0
[12/09 16:19:25   5309s] #Total number of violations on LAYER M8 = 0
[12/09 16:19:25   5309s] #Total number of violations on LAYER M9 = 0
[12/09 16:19:25   5309s] #
[12/09 16:19:25   5309s] ### Time Record (Antenna Fixing) is uninstalled.
[12/09 16:19:25   5309s] #detailRoute Statistics:
[12/09 16:19:25   5309s] #Cpu time = 00:43:38
[12/09 16:19:25   5309s] #Elapsed time = 00:23:13
[12/09 16:19:25   5309s] #Increased memory = -6.51 (MB)
[12/09 16:19:25   5309s] #Total memory = 3127.48 (MB)
[12/09 16:19:25   5309s] #Peak memory = 3410.02 (MB)
[12/09 16:19:26   5310s] ### global_detail_route design signature (235): route=2022003773 flt_obj=0 vio=558063498 shield_wire=1
[12/09 16:19:26   5310s] ### Time Record (DB Export) is installed.
[12/09 16:19:27   5311s] ### export design design signature (236): route=2022003773 fixed_route=957934468 flt_obj=0 vio=558063498 swire=282492057 shield_wire=1 net_attr=2124452740 dirty_area=0 del_dirty_area=0 cell=2005776749 placement=1566277590 pin_access=1629603179 inst_pattern=1
[12/09 16:19:32   5317s] ### Time Record (DB Export) is uninstalled.
[12/09 16:19:32   5317s] ### Time Record (Post Callback) is installed.
[12/09 16:19:32   5317s] ### Time Record (Post Callback) is uninstalled.
[12/09 16:19:32   5317s] #
[12/09 16:19:32   5317s] #globalDetailRoute statistics:
[12/09 16:19:32   5317s] #Cpu time = 00:51:14
[12/09 16:19:32   5317s] #Elapsed time = 00:30:04
[12/09 16:19:32   5317s] #Increased memory = 129.98 (MB)
[12/09 16:19:32   5317s] #Total memory = 2945.23 (MB)
[12/09 16:19:32   5317s] #Peak memory = 3410.02 (MB)
[12/09 16:19:32   5317s] #Number of warnings = 3
[12/09 16:19:32   5317s] #Total number of warnings = 12
[12/09 16:19:32   5317s] #Number of fails = 0
[12/09 16:19:32   5317s] #Total number of fails = 0
[12/09 16:19:32   5317s] #Complete globalDetailRoute on Fri Dec  9 16:19:32 2022
[12/09 16:19:32   5317s] #
[12/09 16:19:33   5318s] ### import design signature (237): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1629603179 inst_pattern=1
[12/09 16:19:33   5318s] ### Time Record (globalDetailRoute) is uninstalled.
[12/09 16:19:33   5318s] % End globalDetailRoute (date=12/09 16:19:33, total cpu=0:51:14, real=0:30:05, peak res=3410.0M, current mem=2920.8M)
[12/09 16:19:34   5318s] #Default setup view is reset to slowView.
[12/09 16:19:34   5318s] #Default setup view is reset to slowView.
[12/09 16:19:34   5318s] AAE_INFO: Post Route call back at the end of routeDesign
[12/09 16:19:34   5318s] #routeDesign: cpu time = 00:51:17, elapsed time = 00:30:08, memory = 2872.63 (MB), peak = 3410.02 (MB)
[12/09 16:19:34   5318s] 
[12/09 16:19:34   5318s] *** Summary of all messages that are not suppressed in this session:
[12/09 16:19:34   5318s] Severity  ID               Count  Summary                                  
[12/09 16:19:34   5318s] WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
[12/09 16:19:34   5318s] WARNING   IMPEXT-7040          1  A %s wire, passing through or close to l...
[12/09 16:19:34   5318s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[12/09 16:19:34   5318s] *** Message Summary: 3 warning(s), 0 error(s)
[12/09 16:19:34   5318s] 
[12/09 16:19:34   5318s] ### Time Record (routeDesign) is uninstalled.
[12/09 16:19:34   5318s] ### 
[12/09 16:19:34   5318s] ###   Scalability Statistics
[12/09 16:19:34   5318s] ### 
[12/09 16:19:34   5318s] ### --------------------------------+----------------+----------------+----------------+
[12/09 16:19:34   5318s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[12/09 16:19:34   5318s] ### --------------------------------+----------------+----------------+----------------+
[12/09 16:19:34   5318s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/09 16:19:34   5318s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/09 16:19:34   5318s] ###   Timing Data Generation        |        00:01:09|        00:01:08|             1.0|
[12/09 16:19:34   5318s] ###   DB Import                     |        00:00:05|        00:00:09|             0.6|
[12/09 16:19:34   5318s] ###   DB Export                     |        00:00:07|        00:00:06|             1.2|
[12/09 16:19:34   5318s] ###   Cell Pin Access               |        00:00:12|        00:00:06|             2.0|
[12/09 16:19:34   5318s] ###   Data Preparation              |        00:00:05|        00:00:06|             0.8|
[12/09 16:19:34   5318s] ###   Global Routing                |        00:04:46|        00:04:34|             1.0|
[12/09 16:19:34   5318s] ###   Track Assignment              |        00:01:07|        00:00:38|             1.8|
[12/09 16:19:34   5318s] ###   Detail Routing                |        00:43:10|        00:22:56|             1.9|
[12/09 16:19:34   5318s] ###   Antenna Fixing                |        00:00:28|        00:00:15|             1.8|
[12/09 16:19:34   5318s] ###   Entire Command                |        00:51:17|        00:30:08|             1.7|
[12/09 16:19:34   5318s] ### --------------------------------+----------------+----------------+----------------+
[12/09 16:19:34   5318s] ### 
[12/09 16:19:34   5318s] #% End routeDesign (date=12/09 16:19:34, total cpu=0:51:17, real=0:30:09, peak res=3410.0M, current mem=2872.6M)
[12/09 16:19:34   5318s] <CMD> setDelayCalMode -engine aae -SIAware true
[12/09 16:19:34   5318s] AAE_INFO: switching -siAware from false to true ...
[12/09 16:19:34   5318s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[12/09 16:19:34   5318s] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both
[12/09 16:19:34   5318s] <CMD> optDesign -postRoute
[12/09 16:19:34   5318s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2872.6M, totSessionCpu=1:28:39 **
[12/09 16:19:34   5318s] **WARN: (IMPOPT-576):	16 nets have unplaced terms. 
[12/09 16:19:34   5318s] **INFO: User settings:
[12/09 16:19:34   5318s] setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
[12/09 16:19:34   5318s] setNanoRouteMode -extractThirdPartyCompatible                   false
[12/09 16:19:34   5318s] setNanoRouteMode -grouteExpTdStdDelay                           15.6
[12/09 16:19:34   5318s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[12/09 16:19:34   5318s] setNanoRouteMode -routeFillerInstPrefix                         FILL
[12/09 16:19:34   5318s] setNanoRouteMode -routeInsertAntennaDiode                       false
[12/09 16:19:34   5318s] setNanoRouteMode -routeReInsertFillerCellList                   {FILL128A10TR FILL64A10TR FILL32A10TR FILL16A10TR FILLCAP8A10TR FILL4A10TR FILL2A10TR FILL1A10TR}
[12/09 16:19:34   5318s] setNanoRouteMode -routeReInsertFillerCellListFromFile           false
[12/09 16:19:34   5318s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
[12/09 16:19:34   5318s] setNanoRouteMode -routeTopRoutingLayer                          6
[12/09 16:19:34   5318s] setDesignMode -topRoutingLayer                                  M6
[12/09 16:19:34   5318s] setExtractRCMode -engine                                        preRoute
[12/09 16:19:34   5318s] setUsefulSkewMode -ecoRoute                                     false
[12/09 16:19:34   5318s] setDelayCalMode -enable_high_fanout                             true
[12/09 16:19:34   5318s] setDelayCalMode -engine                                         aae
[12/09 16:19:34   5318s] setDelayCalMode -ignoreNetLoad                                  false
[12/09 16:19:34   5318s] setDelayCalMode -SIAware                                        true
[12/09 16:19:34   5318s] setDelayCalMode -socv_accuracy_mode                             low
[12/09 16:19:34   5318s] setOptMode -activeHoldViews                                     { fastView }
[12/09 16:19:34   5318s] setOptMode -activeSetupViews                                    { slowView }
[12/09 16:19:34   5318s] setOptMode -allEndPoints                                        true
[12/09 16:19:34   5318s] setOptMode -autoHoldViews                                       { fastView}
[12/09 16:19:34   5318s] setOptMode -autoSetupViews                                      { slowView}
[12/09 16:19:34   5318s] setOptMode -autoTDGRSetupViews                                  { slowView}
[12/09 16:19:34   5318s] setOptMode -autoViewHoldTargetSlack                             0
[12/09 16:19:34   5318s] setOptMode -drcMargin                                           0
[12/09 16:19:34   5318s] setOptMode -effort                                              high
[12/09 16:19:34   5318s] setOptMode -fixDrc                                              true
[12/09 16:19:34   5318s] setOptMode -fixFanoutLoad                                       true
[12/09 16:19:34   5318s] setOptMode -fixHoldAllowSetupTnsDegrade                         false
[12/09 16:19:34   5318s] setOptMode -leakagePowerEffort                                  none
[12/09 16:19:34   5318s] setOptMode -preserveAllSequential                               false
[12/09 16:19:34   5318s] setOptMode -preserveAssertions                                  false
[12/09 16:19:34   5318s] setOptMode -setupTargetSlack                                    0
[12/09 16:19:34   5318s] setSIMode -separate_delta_delay_on_data                         true
[12/09 16:19:34   5318s] setPlaceMode -place_design_floorplan_mode                       true
[12/09 16:19:34   5318s] setPlaceMode -place_global_clock_gate_aware                     false
[12/09 16:19:34   5318s] setPlaceMode -place_global_cong_effort                          high
[12/09 16:19:34   5318s] setPlaceMode -place_global_place_io_pins                        false
[12/09 16:19:34   5318s] setPlaceMode -timingDriven                                      true
[12/09 16:19:34   5318s] setAnalysisMode -analysisType                                   onChipVariation
[12/09 16:19:34   5318s] setAnalysisMode -checkType                                      setup
[12/09 16:19:34   5318s] setAnalysisMode -clkSrcPath                                     true
[12/09 16:19:34   5318s] setAnalysisMode -clockPropagation                               sdcControl
[12/09 16:19:34   5318s] setAnalysisMode -cppr                                           both
[12/09 16:19:34   5318s] 
[12/09 16:19:34   5318s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[12/09 16:19:41   5323s] 
[12/09 16:19:41   5323s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/09 16:19:41   5323s] Summary for sequential cells identification: 
[12/09 16:19:41   5323s]   Identified SBFF number: 148
[12/09 16:19:41   5323s]   Identified MBFF number: 0
[12/09 16:19:41   5323s]   Identified SB Latch number: 0
[12/09 16:19:41   5323s]   Identified MB Latch number: 0
[12/09 16:19:41   5323s]   Not identified SBFF number: 0
[12/09 16:19:41   5323s]   Not identified MBFF number: 0
[12/09 16:19:41   5323s]   Not identified SB Latch number: 0
[12/09 16:19:41   5323s]   Not identified MB Latch number: 0
[12/09 16:19:41   5323s]   Number of sequential cells which are not FFs: 106
[12/09 16:19:41   5323s]  Visiting view : slowView
[12/09 16:19:41   5323s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/09 16:19:41   5323s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/09 16:19:41   5323s]  Visiting view : fastView
[12/09 16:19:41   5323s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/09 16:19:41   5323s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/09 16:19:41   5323s] TLC MultiMap info (StdDelay):
[12/09 16:19:41   5323s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/09 16:19:41   5323s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/09 16:19:41   5323s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/09 16:19:41   5323s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/09 16:19:41   5323s]  Setting StdDelay to: 15.6ps
[12/09 16:19:41   5323s] 
[12/09 16:19:41   5323s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/09 16:19:41   5323s] info: unfix 1 clock instance placement location
[12/09 16:19:41   5323s] info: this clock instance will be remarked as fixed at the end of optimiztion
[12/09 16:19:41   5323s] Need call spDPlaceInit before registerPrioInstLoc.
[12/09 16:19:41   5323s] [EEQ-INFO] #EEQ #Cell
[12/09 16:19:41   5323s] [EEQ-INFO] 1    868
[12/09 16:19:41   5323s] [EEQ-INFO] Opt(LEF/DEF) master EEQ cnt: 868(868)
[12/09 16:19:41   5323s] *** optDesign #5 [begin] : totSession cpu/real = 1:28:44.0/1:06:50.8 (1.3), mem = 3525.7M
[12/09 16:19:41   5323s] *** InitOpt #6 [begin] : totSession cpu/real = 1:28:44.0/1:06:50.8 (1.3), mem = 3525.7M
[12/09 16:19:41   5324s] GigaOpt running with 4 threads.
[12/09 16:19:41   5324s] Info: 4 threads available for lower-level modules during optimization.
[12/09 16:19:41   5324s] OPERPROF: Starting DPlace-Init at level 1, MEM:3525.7M, EPOCH TIME: 1670624381.523294
[12/09 16:19:41   5324s] z: 2, totalTracks: 1
[12/09 16:19:41   5324s] z: 4, totalTracks: 1
[12/09 16:19:41   5324s] z: 6, totalTracks: 1
[12/09 16:19:41   5324s] z: 8, totalTracks: 1
[12/09 16:19:41   5324s] All LLGs are deleted
[12/09 16:19:41   5324s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3525.7M, EPOCH TIME: 1670624381.647364
[12/09 16:19:41   5324s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:3525.7M, EPOCH TIME: 1670624381.648262
[12/09 16:19:41   5324s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3525.7M, EPOCH TIME: 1670624381.725976
[12/09 16:19:41   5324s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3525.7M, EPOCH TIME: 1670624381.732834
[12/09 16:19:41   5324s] Core basic site is TSMC65ADV10TSITE
[12/09 16:19:41   5324s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3525.7M, EPOCH TIME: 1670624381.748824
[12/09 16:19:41   5324s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.012, REAL:0.023, MEM:3525.7M, EPOCH TIME: 1670624381.772097
[12/09 16:19:41   5324s] SiteArray: non-trimmed site array dimensions = 400 x 4000
[12/09 16:19:41   5324s] SiteArray: use 6,553,600 bytes
[12/09 16:19:41   5324s] SiteArray: current memory after site array memory allocation 3525.7M
[12/09 16:19:41   5324s] SiteArray: FP blocked sites are writable
[12/09 16:19:41   5324s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.082, REAL:0.144, MEM:3525.7M, EPOCH TIME: 1670624381.876982
[12/09 16:19:41   5324s] 
[12/09 16:19:41   5324s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/09 16:19:41   5324s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.159, REAL:0.254, MEM:3525.7M, EPOCH TIME: 1670624381.980128
[12/09 16:19:42   5324s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:01.0, mem=3525.7MB).
[12/09 16:19:42   5324s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.452, REAL:0.560, MEM:3525.7M, EPOCH TIME: 1670624382.083196
[12/09 16:19:42   5324s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3525.7M, EPOCH TIME: 1670624382.083579
[12/09 16:19:42   5324s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.033, REAL:0.033, MEM:3521.7M, EPOCH TIME: 1670624382.116832
[12/09 16:19:42   5324s] 
[12/09 16:19:42   5324s] Creating Lib Analyzer ...
[12/09 16:19:42   5324s] **WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
[12/09 16:19:42   5324s] Type 'man IMPOPT-7077' for more detail.
[12/09 16:19:42   5324s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/09 16:19:42   5324s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/09 16:19:42   5324s] Total number of usable buffers from Lib Analyzer: 74 ( BUFX1MA10TR BUFX1BA10TR BUFX0P8MA10TR BUFX0P8BA10TR BUFX0P7MA10TR BUFX0P7BA10TR BUFHX1MA10TR BUFHX0P8MA10TR BUFHX0P7MA10TR BUFX2MA10TR BUFX2BA10TR BUFX1P7MA10TR BUFX1P7BA10TR BUFX1P4MA10TR BUFX1P4BA10TR BUFX1P2MA10TR BUFX1P2BA10TR BUFHX1P7MA10TR BUFHX1P4MA10TR BUFHX1P2MA10TR BUFX3MA10TR BUFX3BA10TR BUFX2P5MA10TR BUFX2P5BA10TR BUFHX2MA10TR FRICGX1BA10TR FRICGX0P8BA10TR FRICGX0P7BA10TR FRICGX0P6BA10TR FRICGX0P5BA10TR BUFHX3MA10TR BUFHX2P5MA10TR FRICGX2BA10TR FRICGX1P7BA10TR FRICGX1P4BA10TR FRICGX1P2BA10TR BUFX4MA10TR BUFX4BA10TR BUFX3P5MA10TR BUFX3P5BA10TR FRICGX3BA10TR FRICGX2P5BA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFHX3P5MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR FRICGX4BA10TR FRICGX3P5BA10TR BUFHX6MA10TR FRICGX5BA10TR BUFX7P5MA10TR BUFX7P5BA10TR FRICGX6BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR FRICGX7P5BA10TR BUFX11MA10TR BUFX11BA10TR BUFHX9MA10TR FRICGX9BA10TR BUFX13MA10TR BUFX13BA10TR BUFHX11MA10TR FRICGX11BA10TR FRICGX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX13MA10TR FRICGX16BA10TR BUFHX16MA10TR)
[12/09 16:19:42   5324s] Total number of usable inverters from Lib Analyzer: 40 ( INVX1MA10TR INVX1BA10TR INVX0P8MA10TR INVX0P8BA10TR INVX0P7MA10TR INVX0P7BA10TR INVX0P6MA10TR INVX0P6BA10TR INVX0P5MA10TR INVX0P5BA10TR INVX2MA10TR INVX2BA10TR INVX1P7MA10TR INVX1P7BA10TR INVX1P4MA10TR INVX1P4BA10TR INVX1P2MA10TR INVX1P2BA10TR INVX3MA10TR INVX3BA10TR INVX2P5MA10TR INVX2P5BA10TR INVX4MA10TR INVX4BA10TR INVX3P5MA10TR INVX3P5BA10TR INVX5MA10TR INVX5BA10TR INVX6MA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9MA10TR INVX9BA10TR INVX11MA10TR INVX11BA10TR INVX13MA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/09 16:19:42   5324s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/09 16:19:42   5324s] 
[12/09 16:19:42   5324s] {RT default_rc_corner 0 6 6 0}
[12/09 16:19:44   5326s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:28:47 mem=3527.8M
[12/09 16:19:45   5327s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:28:47 mem=3527.8M
[12/09 16:19:45   5327s] Creating Lib Analyzer, finished. 
[12/09 16:19:45   5327s] **WARN: (IMPOPT-665):	gpio_pins[9] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 16:19:45   5327s] Type 'man IMPOPT-665' for more detail.
[12/09 16:19:45   5327s] **WARN: (IMPOPT-665):	gpio_pins[8] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 16:19:45   5327s] Type 'man IMPOPT-665' for more detail.
[12/09 16:19:45   5327s] **WARN: (IMPOPT-665):	gpio_pins[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 16:19:45   5327s] Type 'man IMPOPT-665' for more detail.
[12/09 16:19:45   5327s] **WARN: (IMPOPT-665):	gpio_pins[6] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 16:19:45   5327s] Type 'man IMPOPT-665' for more detail.
[12/09 16:19:45   5327s] **WARN: (IMPOPT-665):	gpio_pins[5] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 16:19:45   5327s] Type 'man IMPOPT-665' for more detail.
[12/09 16:19:45   5327s] **WARN: (IMPOPT-665):	gpio_pins[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 16:19:45   5327s] Type 'man IMPOPT-665' for more detail.
[12/09 16:19:45   5327s] **WARN: (IMPOPT-665):	gpio_pins[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 16:19:45   5327s] Type 'man IMPOPT-665' for more detail.
[12/09 16:19:45   5327s] **WARN: (IMPOPT-665):	gpio_pins[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 16:19:45   5327s] Type 'man IMPOPT-665' for more detail.
[12/09 16:19:45   5327s] **WARN: (IMPOPT-665):	gpio_pins[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 16:19:45   5327s] Type 'man IMPOPT-665' for more detail.
[12/09 16:19:45   5327s] **WARN: (IMPOPT-665):	gpio_pins[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 16:19:45   5327s] Type 'man IMPOPT-665' for more detail.
[12/09 16:19:45   5327s] **WARN: (IMPOPT-665):	external_qspi_pins[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 16:19:45   5327s] Type 'man IMPOPT-665' for more detail.
[12/09 16:19:45   5327s] **WARN: (IMPOPT-665):	external_qspi_pins[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 16:19:45   5327s] Type 'man IMPOPT-665' for more detail.
[12/09 16:19:45   5327s] **WARN: (IMPOPT-665):	external_qspi_pins[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 16:19:45   5327s] Type 'man IMPOPT-665' for more detail.
[12/09 16:19:45   5327s] **WARN: (IMPOPT-665):	external_qspi_pins[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 16:19:45   5327s] Type 'man IMPOPT-665' for more detail.
[12/09 16:19:45   5327s] **WARN: (IMPOPT-665):	external_qspi_ck_o : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 16:19:45   5327s] Type 'man IMPOPT-665' for more detail.
[12/09 16:19:45   5327s] **WARN: (IMPOPT-665):	external_qspi_cs_o : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 16:19:45   5327s] Type 'man IMPOPT-665' for more detail.
[12/09 16:19:45   5327s] Effort level <high> specified for reg2reg path_group
[12/09 16:19:50   5330s] Effort level <high> specified for reg2cgate path_group
[12/09 16:19:50   5330s] **optDesign ... cpu = 0:00:12, real = 0:00:16, mem = 2953.3M, totSessionCpu=1:28:51 **
[12/09 16:19:50   5331s] Existing Dirty Nets : 0
[12/09 16:19:50   5331s] New Signature Flow (optDesignCheckOptions) ....
[12/09 16:19:50   5331s] #Taking db snapshot
[12/09 16:19:50   5331s] #Taking db snapshot ... done
[12/09 16:19:50   5331s] OPERPROF: Starting checkPlace at level 1, MEM:3531.8M, EPOCH TIME: 1670624390.993860
[12/09 16:19:50   5331s] z: 2, totalTracks: 1
[12/09 16:19:50   5331s] z: 4, totalTracks: 1
[12/09 16:19:50   5331s] z: 6, totalTracks: 1
[12/09 16:19:50   5331s] z: 8, totalTracks: 1
[12/09 16:19:51   5331s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3531.8M, EPOCH TIME: 1670624391.121540
[12/09 16:19:51   5331s] 
[12/09 16:19:51   5331s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/09 16:19:51   5331s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.106, REAL:0.179, MEM:3531.8M, EPOCH TIME: 1670624391.300735
[12/09 16:19:51   5331s] Begin checking placement ... (start mem=3531.8M, init mem=3531.8M)
[12/09 16:19:52   5332s] 
[12/09 16:19:52   5332s] Running CheckPlace using 4 threads!...
[12/09 16:19:53   5335s] 
[12/09 16:19:53   5335s] ...checkPlace MT is done!
[12/09 16:19:54   5335s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3533.8M, EPOCH TIME: 1670624394.033300
[12/09 16:19:54   5335s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.089, REAL:0.127, MEM:3533.8M, EPOCH TIME: 1670624394.160408
[12/09 16:19:54   5335s] *info: Placed = 191747         (Fixed = 12358)
[12/09 16:19:54   5335s] *info: Unplaced = 0           
[12/09 16:19:54   5335s] Placement Density:100.00%(625920/625920)
[12/09 16:19:54   5335s] Placement Density (including fixed std cells):100.00%(640000/640000)
[12/09 16:19:54   5335s] All LLGs are deleted
[12/09 16:19:54   5335s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3533.8M, EPOCH TIME: 1670624394.247027
[12/09 16:19:54   5335s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.065, REAL:0.115, MEM:3533.8M, EPOCH TIME: 1670624394.361760
[12/09 16:19:54   5335s] Finished checkPlace (total: cpu=0:00:04.1, real=0:00:04.0; vio checks: cpu=0:00:03.8, real=0:00:03.0; mem=3533.8M)
[12/09 16:19:54   5335s] OPERPROF: Finished checkPlace at level 1, CPU:4.111, REAL:3.390, MEM:3533.8M, EPOCH TIME: 1670624394.383543
[12/09 16:19:54   5335s]  Initial DC engine is -> aae
[12/09 16:19:54   5335s]  
[12/09 16:19:54   5335s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[12/09 16:19:54   5335s]  
[12/09 16:19:54   5335s]  
[12/09 16:19:54   5335s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[12/09 16:19:54   5335s]  
[12/09 16:19:54   5335s] Reset EOS DB
[12/09 16:19:54   5335s] Ignoring AAE DB Resetting ...
[12/09 16:19:54   5335s]  Set Options for AAE Based Opt flow 
[12/09 16:19:54   5335s] *** optDesign -postRoute ***
[12/09 16:19:54   5335s] DRC Margin: user margin 0.0; extra margin 0
[12/09 16:19:54   5335s] Setup Target Slack: user slack 0
[12/09 16:19:54   5335s] Hold Target Slack: user slack 0
[12/09 16:19:54   5335s] Opt: RC extraction mode changed to 'detail'
[12/09 16:19:54   5336s] All LLGs are deleted
[12/09 16:19:54   5336s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3533.8M, EPOCH TIME: 1670624394.783710
[12/09 16:19:54   5336s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:3533.8M, EPOCH TIME: 1670624394.784556
[12/09 16:19:54   5336s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3533.8M, EPOCH TIME: 1670624394.863732
[12/09 16:19:54   5336s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3533.8M, EPOCH TIME: 1670624394.882315
[12/09 16:19:54   5336s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3533.8M, EPOCH TIME: 1670624394.901872
[12/09 16:19:54   5336s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.010, MEM:3533.8M, EPOCH TIME: 1670624394.912158
[12/09 16:19:54   5336s] Fast DP-INIT is on for default
[12/09 16:19:54   5336s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.074, REAL:0.073, MEM:3533.8M, EPOCH TIME: 1670624394.955255
[12/09 16:19:55   5336s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.147, REAL:0.159, MEM:3533.8M, EPOCH TIME: 1670624395.022274
[12/09 16:19:55   5336s] 
[12/09 16:19:55   5336s] TimeStamp Deleting Cell Server Begin ...
[12/09 16:19:55   5336s] Deleting Lib Analyzer.
[12/09 16:19:55   5336s] 
[12/09 16:19:55   5336s] TimeStamp Deleting Cell Server End ...
[12/09 16:19:55   5336s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/09 16:19:55   5336s] 
[12/09 16:19:55   5336s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/09 16:19:55   5336s] Summary for sequential cells identification: 
[12/09 16:19:55   5336s]   Identified SBFF number: 148
[12/09 16:19:55   5336s]   Identified MBFF number: 0
[12/09 16:19:55   5336s]   Identified SB Latch number: 0
[12/09 16:19:55   5336s]   Identified MB Latch number: 0
[12/09 16:19:55   5336s]   Not identified SBFF number: 0
[12/09 16:19:55   5336s]   Not identified MBFF number: 0
[12/09 16:19:55   5336s]   Not identified SB Latch number: 0
[12/09 16:19:55   5336s]   Not identified MB Latch number: 0
[12/09 16:19:55   5336s]   Number of sequential cells which are not FFs: 106
[12/09 16:19:55   5336s]  Visiting view : slowView
[12/09 16:19:55   5336s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/09 16:19:55   5336s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/09 16:19:55   5336s]  Visiting view : fastView
[12/09 16:19:55   5336s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/09 16:19:55   5336s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/09 16:19:55   5336s] TLC MultiMap info (StdDelay):
[12/09 16:19:55   5336s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/09 16:19:55   5336s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/09 16:19:55   5336s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/09 16:19:55   5336s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/09 16:19:55   5336s]  Setting StdDelay to: 15.6ps
[12/09 16:19:55   5336s] 
[12/09 16:19:55   5336s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/09 16:19:55   5336s] 
[12/09 16:19:55   5336s] TimeStamp Deleting Cell Server Begin ...
[12/09 16:19:55   5336s] 
[12/09 16:19:55   5336s] TimeStamp Deleting Cell Server End ...
[12/09 16:19:55   5336s] *** InitOpt #6 [finish] : cpu/real = 0:00:12.6/0:00:14.0 (0.9), totSession cpu/real = 1:28:56.5/1:07:04.8 (1.3), mem = 3533.8M
[12/09 16:19:55   5336s] 
[12/09 16:19:55   5336s] =============================================================================================
[12/09 16:19:55   5336s]  Step TAT Report for InitOpt #6                                                 21.10-p004_1
[12/09 16:19:55   5336s] =============================================================================================
[12/09 16:19:55   5336s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/09 16:19:55   5336s] ---------------------------------------------------------------------------------------------
[12/09 16:19:55   5336s] [ CellServerInit         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[12/09 16:19:55   5336s] [ LibAnalyzerInit        ]      1   0:00:02.8  (  20.2 % )     0:00:02.8 /  0:00:02.4    0.8
[12/09 16:19:55   5336s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/09 16:19:55   5336s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/09 16:19:55   5336s] [ CheckPlace             ]      1   0:00:03.4  (  24.2 % )     0:00:03.4 /  0:00:04.1    1.2
[12/09 16:19:55   5336s] [ MISC                   ]          0:00:07.8  (  55.4 % )     0:00:07.8 /  0:00:06.1    0.8
[12/09 16:19:55   5336s] ---------------------------------------------------------------------------------------------
[12/09 16:19:55   5336s]  InitOpt #6 TOTAL                   0:00:14.0  ( 100.0 % )     0:00:14.0 /  0:00:12.6    0.9
[12/09 16:19:55   5336s] ---------------------------------------------------------------------------------------------
[12/09 16:19:55   5336s] 
[12/09 16:19:55   5336s] ** INFO : this run is activating 'postRoute' automaton
[12/09 16:19:55   5336s] **INFO: flowCheckPoint #1 InitialSummary
[12/09 16:19:55   5336s] Extraction called for design 'toplevel_498' of instances=191747 and nets=158037 using extraction engine 'postRoute' at effort level 'low' .
[12/09 16:19:55   5336s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/09 16:19:55   5336s] Type 'man IMPEXT-3530' for more detail.
[12/09 16:19:55   5336s] PostRoute (effortLevel low) RC Extraction called for design toplevel_498.
[12/09 16:19:55   5336s] RC Extraction called in multi-corner(1) mode.
[12/09 16:19:55   5336s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/09 16:19:55   5336s] Type 'man IMPEXT-6197' for more detail.
[12/09 16:19:55   5336s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[12/09 16:19:55   5336s] * Layer Id             : 1 - M1
[12/09 16:19:55   5336s]       Thickness        : 0.18
[12/09 16:19:55   5336s]       Min Width        : 0.09
[12/09 16:19:55   5336s]       Layer Dielectric : 4.1
[12/09 16:19:55   5336s] * Layer Id             : 2 - M2
[12/09 16:19:55   5336s]       Thickness        : 0.22
[12/09 16:19:55   5336s]       Min Width        : 0.1
[12/09 16:19:55   5336s]       Layer Dielectric : 4.1
[12/09 16:19:55   5336s] * Layer Id             : 3 - M3
[12/09 16:19:55   5336s]       Thickness        : 0.22
[12/09 16:19:55   5336s]       Min Width        : 0.1
[12/09 16:19:55   5336s]       Layer Dielectric : 4.1
[12/09 16:19:55   5336s] * Layer Id             : 4 - M4
[12/09 16:19:55   5336s]       Thickness        : 0.22
[12/09 16:19:55   5336s]       Min Width        : 0.1
[12/09 16:19:55   5336s]       Layer Dielectric : 4.1
[12/09 16:19:55   5336s] * Layer Id             : 5 - M5
[12/09 16:19:55   5336s]       Thickness        : 0.22
[12/09 16:19:55   5336s]       Min Width        : 0.1
[12/09 16:19:55   5336s]       Layer Dielectric : 4.1
[12/09 16:19:55   5336s] * Layer Id             : 6 - M6
[12/09 16:19:55   5336s]       Thickness        : 0.22
[12/09 16:19:55   5336s]       Min Width        : 0.1
[12/09 16:19:55   5336s]       Layer Dielectric : 4.1
[12/09 16:19:55   5336s] * Layer Id             : 7 - M7
[12/09 16:19:55   5336s]       Thickness        : 0.22
[12/09 16:19:55   5336s]       Min Width        : 0.1
[12/09 16:19:55   5336s]       Layer Dielectric : 4.1
[12/09 16:19:55   5336s] * Layer Id             : 8 - M8
[12/09 16:19:55   5336s]       Thickness        : 0.9
[12/09 16:19:55   5336s]       Min Width        : 0.4
[12/09 16:19:55   5336s]       Layer Dielectric : 4.1
[12/09 16:19:55   5336s] * Layer Id             : 9 - M9
[12/09 16:19:55   5336s]       Thickness        : 0.9
[12/09 16:19:55   5336s]       Min Width        : 0.4
[12/09 16:19:55   5336s]       Layer Dielectric : 4.1
[12/09 16:19:55   5336s] extractDetailRC Option : -outfile /tmp/innovus_temp_1318001_ece-498hk-01.ece.illinois.edu_hfaroo9_ndBuTK/toplevel_498_1318001_Ps3RvR.rcdb.d  -basic
[12/09 16:19:55   5336s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[12/09 16:19:55   5336s]       RC Corner Indexes            0   
[12/09 16:19:55   5336s] Capacitance Scaling Factor   : 1.00000 
[12/09 16:19:55   5336s] Coupling Cap. Scaling Factor : 1.00000 
[12/09 16:19:55   5336s] Resistance Scaling Factor    : 1.00000 
[12/09 16:19:55   5336s] Clock Cap. Scaling Factor    : 1.00000 
[12/09 16:19:55   5336s] Clock Res. Scaling Factor    : 1.00000 
[12/09 16:19:55   5336s] Shrink Factor                : 1.00000
[12/09 16:20:01   5341s] **WARN: (IMPEXT-7040):	A vertical wire, passing through or close to location (4000000,0), lies outside of design boundary. Correct the wire routing and rerun extraction.
[12/09 16:20:01   5341s] **WARN: (IMPEXT-7040):	A vertical wire, passing through or close to location (4000000,0), lies outside of design boundary. Correct the wire routing and rerun extraction.
[12/09 16:20:01   5341s] **WARN: (IMPEXT-7040):	A vertical wire, passing through or close to location (4000000,0), lies outside of design boundary. Correct the wire routing and rerun extraction.
[12/09 16:20:01   5341s] **WARN: (IMPEXT-7040):	A vertical wire, passing through or close to location (4000000,0), lies outside of design boundary. Correct the wire routing and rerun extraction.
[12/09 16:20:01   5341s] **WARN: (IMPEXT-7040):	A vertical wire, passing through or close to location (4000000,0), lies outside of design boundary. Correct the wire routing and rerun extraction.
[12/09 16:20:01   5341s] **WARN: (IMPEXT-7040):	A vertical wire, passing through or close to location (4000000,0), lies outside of design boundary. Correct the wire routing and rerun extraction.
[12/09 16:20:01   5341s] **WARN: (IMPEXT-7040):	A vertical wire, passing through or close to location (4000000,0), lies outside of design boundary. Correct the wire routing and rerun extraction.
[12/09 16:20:01   5341s] **WARN: (IMPEXT-7040):	A vertical wire, passing through or close to location (4000000,0), lies outside of design boundary. Correct the wire routing and rerun extraction.
[12/09 16:20:01   5341s] **WARN: (IMPEXT-7040):	A vertical wire, passing through or close to location (4000000,0), lies outside of design boundary. Correct the wire routing and rerun extraction.
[12/09 16:20:01   5341s] **WARN: (IMPEXT-7040):	A vertical wire, passing through or close to location (4000000,0), lies outside of design boundary. Correct the wire routing and rerun extraction.
[12/09 16:20:01   5341s] **WARN: (IMPEXT-7040):	A vertical wire, passing through or close to location (4000000,0), lies outside of design boundary. Correct the wire routing and rerun extraction.
[12/09 16:20:01   5341s] LayerId::1 widthSet size::1
[12/09 16:20:01   5341s] LayerId::2 widthSet size::1
[12/09 16:20:01   5341s] LayerId::3 widthSet size::1
[12/09 16:20:01   5341s] LayerId::4 widthSet size::1
[12/09 16:20:01   5341s] LayerId::5 widthSet size::1
[12/09 16:20:01   5341s] LayerId::6 widthSet size::1
[12/09 16:20:01   5341s] LayerId::7 widthSet size::1
[12/09 16:20:01   5341s] LayerId::8 widthSet size::1
[12/09 16:20:01   5341s] LayerId::9 widthSet size::1
[12/09 16:20:01   5341s] eee: pegSigSF::1.070000
[12/09 16:20:01   5341s] Initializing multi-corner resistance tables ...
[12/09 16:20:01   5341s] eee: l::1 avDens::0.109085 usedTrk::17890.018775 availTrk::164000.000000 sigTrk::17890.018775
[12/09 16:20:01   5341s] eee: l::2 avDens::0.245257 usedTrk::39241.045500 availTrk::160000.000000 sigTrk::39241.045500
[12/09 16:20:01   5341s] eee: l::3 avDens::0.361082 usedTrk::57809.258195 availTrk::160100.000000 sigTrk::57809.258195
[12/09 16:20:01   5341s] eee: l::4 avDens::0.276335 usedTrk::44241.304988 availTrk::160100.000000 sigTrk::44241.304988
[12/09 16:20:01   5341s] eee: l::5 avDens::0.188402 usedTrk::30332.649980 availTrk::161000.000000 sigTrk::30332.649980
[12/09 16:20:01   5341s] eee: l::6 avDens::0.066347 usedTrk::5938.060014 availTrk::89500.000000 sigTrk::5938.060014
[12/09 16:20:01   5341s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/09 16:20:01   5341s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/09 16:20:01   5341s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/09 16:20:02   5341s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.306035 ; uaWl: 1.000000 ; uaWlH: 0.447497 ; aWlH: 0.000000 ; Pmax: 0.882100 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 79 ; 
[12/09 16:20:05   5344s] Checking LVS Completed (CPU Time= 0:00:01.0  MEM= 3536.0M)
[12/09 16:20:06   5344s] Creating parasitic data file '/tmp/innovus_temp_1318001_ece-498hk-01.ece.illinois.edu_hfaroo9_ndBuTK/toplevel_498_1318001_Ps3RvR.rcdb.d' for storing RC.
[12/09 16:20:10   5348s] Extracted 10.0001% (CPU Time= 0:00:07.2  MEM= 3592.4M)
[12/09 16:20:13   5350s] Extracted 20.0001% (CPU Time= 0:00:09.9  MEM= 3592.4M)
[12/09 16:20:17   5353s] Extracted 30.0001% (CPU Time= 0:00:12.7  MEM= 3596.4M)
[12/09 16:20:20   5356s] Extracted 40.0001% (CPU Time= 0:00:15.4  MEM= 3596.4M)
[12/09 16:20:29   5363s] Extracted 50.0001% (CPU Time= 0:00:22.3  MEM= 3596.4M)
[12/09 16:20:34   5367s] Extracted 60.0001% (CPU Time= 0:00:26.4  MEM= 3596.4M)
[12/09 16:20:42   5372s] Extracted 70.0001% (CPU Time= 0:00:32.1  MEM= 3596.4M)
[12/09 16:20:46   5376s] Extracted 80.0001% (CPU Time= 0:00:35.8  MEM= 3596.4M)
[12/09 16:20:50   5379s] Extracted 90.0001% (CPU Time= 0:00:38.8  MEM= 3596.4M)
[12/09 16:21:11   5396s] Extracted 100% (CPU Time= 0:00:55.8  MEM= 3596.4M)
[12/09 16:21:14   5398s] Number of Extracted Resistors     : 3176173
[12/09 16:21:14   5398s] Number of Extracted Ground Cap.   : 3063043
[12/09 16:21:14   5398s] Number of Extracted Coupling Cap. : 6563332
[12/09 16:21:14   5398s] Opening parasitic data file '/tmp/innovus_temp_1318001_ece-498hk-01.ece.illinois.edu_hfaroo9_ndBuTK/toplevel_498_1318001_Ps3RvR.rcdb.d' for reading (mem: 3568.406M)
[12/09 16:21:14   5398s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[12/09 16:21:15   5399s] Checking LVS Completed (CPU Time= 0:00:01.0  MEM= 3568.4M)
[12/09 16:21:15   5399s] Creating parasitic data file '/tmp/innovus_temp_1318001_ece-498hk-01.ece.illinois.edu_hfaroo9_ndBuTK/toplevel_498_1318001_Ps3RvR.rcdb_Filter.rcdb.d' for storing RC.
[12/09 16:21:18   5401s] Closing parasitic data file '/tmp/innovus_temp_1318001_ece-498hk-01.ece.illinois.edu_hfaroo9_ndBuTK/toplevel_498_1318001_Ps3RvR.rcdb.d': 155555 access done (mem: 3576.406M)
[12/09 16:21:18   5401s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3576.406M)
[12/09 16:21:18   5401s] Opening parasitic data file '/tmp/innovus_temp_1318001_ece-498hk-01.ece.illinois.edu_hfaroo9_ndBuTK/toplevel_498_1318001_Ps3RvR.rcdb.d' for reading (mem: 3576.406M)
[12/09 16:21:18   5401s] processing rcdb (/tmp/innovus_temp_1318001_ece-498hk-01.ece.illinois.edu_hfaroo9_ndBuTK/toplevel_498_1318001_Ps3RvR.rcdb.d) for hinst (top) of cell (toplevel_498);
[12/09 16:21:22   5405s] Closing parasitic data file '/tmp/innovus_temp_1318001_ece-498hk-01.ece.illinois.edu_hfaroo9_ndBuTK/toplevel_498_1318001_Ps3RvR.rcdb.d': 0 access done (mem: 3576.406M)
[12/09 16:21:22   5405s] Lumped Parasitic Loading Completed (total cpu=0:00:03.8, real=0:00:04.0, current mem=3576.406M)
[12/09 16:21:22   5405s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:01:09  Real Time: 0:01:27  MEM: 3576.406M)
[12/09 16:21:22   5405s] Opening parasitic data file '/tmp/innovus_temp_1318001_ece-498hk-01.ece.illinois.edu_hfaroo9_ndBuTK/toplevel_498_1318001_Ps3RvR.rcdb.d' for reading (mem: 3576.406M)
[12/09 16:21:22   5405s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3576.4M)
[12/09 16:21:22   5405s] **WARN: (IMPEXT-7040):	A vertical wire, passing through or close to location (4000000,0), lies outside of design boundary. Correct the wire routing and rerun extraction.
[12/09 16:21:22   5405s] **WARN: (IMPEXT-7040):	A vertical wire, passing through or close to location (4000000,0), lies outside of design boundary. Correct the wire routing and rerun extraction.
[12/09 16:21:22   5405s] **WARN: (IMPEXT-7040):	A vertical wire, passing through or close to location (4000000,0), lies outside of design boundary. Correct the wire routing and rerun extraction.
[12/09 16:21:22   5405s] **WARN: (IMPEXT-7040):	A vertical wire, passing through or close to location (4000000,0), lies outside of design boundary. Correct the wire routing and rerun extraction.
[12/09 16:21:22   5405s] **WARN: (IMPEXT-7040):	A vertical wire, passing through or close to location (4000000,0), lies outside of design boundary. Correct the wire routing and rerun extraction.
[12/09 16:21:22   5405s] **WARN: (IMPEXT-7040):	A vertical wire, passing through or close to location (4000000,0), lies outside of design boundary. Correct the wire routing and rerun extraction.
[12/09 16:21:22   5405s] **WARN: (IMPEXT-7040):	A vertical wire, passing through or close to location (4000000,0), lies outside of design boundary. Correct the wire routing and rerun extraction.
[12/09 16:21:22   5405s] **WARN: (IMPEXT-7040):	A vertical wire, passing through or close to location (4000000,0), lies outside of design boundary. Correct the wire routing and rerun extraction.
[12/09 16:21:22   5405s] **WARN: (IMPEXT-7040):	A vertical wire, passing through or close to location (4000000,0), lies outside of design boundary. Correct the wire routing and rerun extraction.
[12/09 16:21:22   5405s] **WARN: (EMS-27):	Message (IMPEXT-7040) has exceeded the current message display limit of 20.
[12/09 16:21:22   5405s] To increase the message display limit, refer to the product command reference manual.
[12/09 16:21:23   5406s] LayerId::1 widthSet size::1
[12/09 16:21:23   5406s] LayerId::2 widthSet size::1
[12/09 16:21:23   5406s] LayerId::3 widthSet size::1
[12/09 16:21:23   5406s] LayerId::4 widthSet size::1
[12/09 16:21:23   5406s] LayerId::5 widthSet size::1
[12/09 16:21:23   5406s] LayerId::6 widthSet size::1
[12/09 16:21:23   5406s] LayerId::7 widthSet size::1
[12/09 16:21:23   5406s] LayerId::8 widthSet size::1
[12/09 16:21:23   5406s] LayerId::9 widthSet size::1
[12/09 16:21:23   5406s] eee: pegSigSF::1.070000
[12/09 16:21:23   5406s] Initializing multi-corner resistance tables ...
[12/09 16:21:23   5406s] eee: l::1 avDens::0.109085 usedTrk::17890.018775 availTrk::164000.000000 sigTrk::17890.018775
[12/09 16:21:23   5406s] eee: l::2 avDens::0.245257 usedTrk::39241.045500 availTrk::160000.000000 sigTrk::39241.045500
[12/09 16:21:23   5406s] eee: l::3 avDens::0.361082 usedTrk::57809.258195 availTrk::160100.000000 sigTrk::57809.258195
[12/09 16:21:23   5406s] eee: l::4 avDens::0.276335 usedTrk::44241.304988 availTrk::160100.000000 sigTrk::44241.304988
[12/09 16:21:23   5406s] eee: l::5 avDens::0.188402 usedTrk::30332.649980 availTrk::161000.000000 sigTrk::30332.649980
[12/09 16:21:23   5406s] eee: l::6 avDens::0.066347 usedTrk::5938.060014 availTrk::89500.000000 sigTrk::5938.060014
[12/09 16:21:23   5406s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/09 16:21:23   5406s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/09 16:21:23   5406s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/09 16:21:23   5406s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.306035 ; uaWl: 1.000000 ; uaWlH: 0.447497 ; aWlH: 0.000000 ; Pmax: 0.882100 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 79 ; 
[12/09 16:21:24   5407s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:3576.4M, EPOCH TIME: 1670624484.540430
[12/09 16:21:24   5407s] Deleted 9 physical insts (cell FILL128A10TR / prefix FILL).
[12/09 16:21:24   5407s] Deleted 9 physical insts (cell FILL64A10TR / prefix FILL).
[12/09 16:21:24   5407s] Deleted 59 physical insts (cell FILL32A10TR / prefix FILL).
[12/09 16:21:24   5407s] Deleted 746 physical insts (cell FILL16A10TR / prefix FILL).
[12/09 16:21:24   5407s] Deleted 2466 physical insts (cell FILLCAP8A10TR / prefix FILL).
[12/09 16:21:24   5407s] Deleted 4914 physical insts (cell FILL4A10TR / prefix FILL).
[12/09 16:21:24   5407s] Deleted 7588 physical insts (cell FILL2A10TR / prefix FILL).
[12/09 16:21:24   5407s] Deleted 9424 physical insts (cell FILL1A10TR / prefix FILL).
[12/09 16:21:24   5407s] Total physical insts deleted = 25215.
[12/09 16:21:24   5407s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.153, REAL:0.286, MEM:3576.4M, EPOCH TIME: 1670624484.825946
[12/09 16:21:25   5407s] *** BuildHoldData #2 [begin] : totSession cpu/real = 1:30:07.7/1:08:34.5 (1.3), mem = 3576.4M
[12/09 16:21:25   5407s] AAE_INFO: switching -siAware from true to false ...
[12/09 16:21:25   5407s] AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
[12/09 16:21:32   5415s] Message <TCLCMD-1005> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[12/09 16:21:32   5415s] Starting delay calculation for Hold views
[12/09 16:21:33   5416s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/09 16:21:33   5416s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[12/09 16:21:33   5416s] AAE DB initialization (MEM=3595.78 CPU=0:00:00.3 REAL=0:00:00.0) 
[12/09 16:21:33   5416s] #################################################################################
[12/09 16:21:33   5416s] # Design Stage: PostRoute
[12/09 16:21:33   5416s] # Design Name: toplevel_498
[12/09 16:21:33   5416s] # Design Mode: 90nm
[12/09 16:21:33   5416s] # Analysis Mode: MMMC OCV 
[12/09 16:21:33   5416s] # Parasitics Mode: SPEF/RCDB 
[12/09 16:21:33   5416s] # Signoff Settings: SI Off 
[12/09 16:21:33   5416s] #################################################################################
[12/09 16:21:34   5417s] Topological Sorting (REAL = 0:00:01.0, MEM = 3610.4M, InitMEM = 3595.8M)
[12/09 16:21:34   5417s] Calculate late delays in OCV mode...
[12/09 16:21:34   5417s] Calculate early delays in OCV mode...
[12/09 16:21:34   5417s] Start delay calculation (fullDC) (4 T). (MEM=3610.36)
[12/09 16:21:34   5417s] *** Calculating scaling factor for fastLib libraries using the default operating condition of each library.
[12/09 16:21:36   5418s] Start AAE Lib Loading. (MEM=3632.09)
[12/09 16:21:36   5418s] End AAE Lib Loading. (MEM=3641.63 CPU=0:00:00.0 Real=0:00:00.0)
[12/09 16:21:37   5418s] End AAE Lib Interpolated Model. (MEM=3641.63 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/09 16:21:55   5449s] Total number of fetched objects 155574
[12/09 16:21:56   5449s] End Timing Check Calculation. (CPU Time=0:00:00.8, Real Time=0:00:01.0)
[12/09 16:21:56   5450s] End delay calculation. (MEM=3893.6 CPU=0:00:28.1 REAL=0:00:16.0)
[12/09 16:21:56   5450s] End delay calculation (fullDC). (MEM=3893.6 CPU=0:00:32.4 REAL=0:00:22.0)
[12/09 16:21:56   5450s] *** CDM Built up (cpu=0:00:33.4  real=0:00:23.0  mem= 3893.6M) ***
[12/09 16:22:06   5458s] *** Done Building Timing Graph (cpu=0:00:42.4 real=0:00:34.0 totSessionCpu=1:30:58 mem=3892.6M)
[12/09 16:22:06   5458s] Done building cte hold timing graph (HoldAware) cpu=0:00:50.6 real=0:00:41.0 totSessionCpu=1:30:58 mem=3892.6M ***
[12/09 16:22:14   5464s] AAE_INFO: switching -siAware from false to true ...
[12/09 16:22:15   5465s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[12/09 16:22:23   5473s] Starting delay calculation for Setup views
[12/09 16:22:23   5473s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/09 16:22:23   5473s] Starting SI iteration 1 using Infinite Timing Windows
[12/09 16:22:24   5474s] #################################################################################
[12/09 16:22:24   5474s] # Design Stage: PostRoute
[12/09 16:22:24   5474s] # Design Name: toplevel_498
[12/09 16:22:24   5474s] # Design Mode: 90nm
[12/09 16:22:24   5474s] # Analysis Mode: MMMC OCV 
[12/09 16:22:24   5474s] # Parasitics Mode: SPEF/RCDB 
[12/09 16:22:24   5474s] # Signoff Settings: SI On 
[12/09 16:22:24   5474s] #################################################################################
[12/09 16:22:25   5475s] Topological Sorting (REAL = 0:00:01.0, MEM = 3870.4M, InitMEM = 3870.4M)
[12/09 16:22:29   5477s] Setting infinite Tws ...
[12/09 16:22:29   5477s] First Iteration Infinite Tw... 
[12/09 16:22:29   5477s] Calculate early delays in OCV mode...
[12/09 16:22:29   5477s] Calculate late delays in OCV mode...
[12/09 16:22:29   5477s] Start delay calculation (fullDC) (4 T). (MEM=3870.39)
[12/09 16:22:29   5477s] *** Calculating scaling factor for slowLib libraries using the default operating condition of each library.
[12/09 16:22:31   5478s] End AAE Lib Interpolated Model. (MEM=3892.01 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/09 16:22:34   5481s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[8]' has no receivers. SI analysis is not performed.
[12/09 16:22:34   5481s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[7]' has no receivers. SI analysis is not performed.
[12/09 16:22:34   5481s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[7]' has no receivers. SI analysis is not performed.
[12/09 16:22:34   5481s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[6]' has no receivers. SI analysis is not performed.
[12/09 16:22:34   5481s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[6]' has no receivers. SI analysis is not performed.
[12/09 16:22:34   5481s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[4]' has no receivers. SI analysis is not performed.
[12/09 16:22:34   5481s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[4]' has no receivers. SI analysis is not performed.
[12/09 16:22:34   5481s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[3]' has no receivers. SI analysis is not performed.
[12/09 16:22:34   5481s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[2]' has no receivers. SI analysis is not performed.
[12/09 16:22:34   5481s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[3]' has no receivers. SI analysis is not performed.
[12/09 16:22:34   5481s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[2]' has no receivers. SI analysis is not performed.
[12/09 16:22:34   5481s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[0]' has no receivers. SI analysis is not performed.
[12/09 16:22:34   5481s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[0]' has no receivers. SI analysis is not performed.
[12/09 16:22:34   5481s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[8]' has no receivers. SI analysis is not performed.
[12/09 16:22:44   5500s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[8]' has no receivers. SI analysis is not performed.
[12/09 16:22:44   5500s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[6]' has no receivers. SI analysis is not performed.
[12/09 16:22:44   5500s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[8]' has no receivers. SI analysis is not performed.
[12/09 16:22:44   5500s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[4]' has no receivers. SI analysis is not performed.
[12/09 16:22:44   5500s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[2]' has no receivers. SI analysis is not performed.
[12/09 16:22:44   5500s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[2]' has no receivers. SI analysis is not performed.
[12/09 16:22:58   5525s] Total number of fetched objects 155574
[12/09 16:22:58   5525s] AAE_INFO-618: Total number of nets in the design is 158037,  98.5 percent of the nets selected for SI analysis
[12/09 16:22:59   5526s] End Timing Check Calculation. (CPU Time=0:00:01.3, Real Time=0:00:00.0)
[12/09 16:22:59   5526s] End delay calculation. (MEM=3883.17 CPU=0:00:45.3 REAL=0:00:25.0)
[12/09 16:22:59   5526s] End delay calculation (fullDC). (MEM=3883.17 CPU=0:00:49.3 REAL=0:00:30.0)
[12/09 16:22:59   5526s] *** CDM Built up (cpu=0:00:52.8  real=0:00:35.0  mem= 3883.2M) ***
[12/09 16:23:13   5538s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3914.2M)
[12/09 16:23:13   5538s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/09 16:23:13   5538s] Loading CTE timing window is completed (CPU = 0:00:00.9, REAL = 0:00:00.0, MEM = 3883.2M)
[12/09 16:23:13   5538s] 
[12/09 16:23:13   5538s] Executing IPO callback for view pruning ..
[12/09 16:23:13   5539s] Starting SI iteration 2
[12/09 16:23:15   5540s] Calculate early delays in OCV mode...
[12/09 16:23:15   5540s] Calculate late delays in OCV mode...
[12/09 16:23:15   5540s] Start delay calculation (fullDC) (4 T). (MEM=3737.3)
[12/09 16:23:15   5541s] End AAE Lib Interpolated Model. (MEM=3737.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/09 16:23:17   5543s] Glitch Analysis: View slowView -- Total Number of Nets Skipped = 0. 
[12/09 16:23:17   5543s] Glitch Analysis: View slowView -- Total Number of Nets Analyzed = 155574. 
[12/09 16:23:17   5543s] Total number of fetched objects 155574
[12/09 16:23:17   5543s] AAE_INFO-618: Total number of nets in the design is 158037,  0.4 percent of the nets selected for SI analysis
[12/09 16:23:18   5543s] End delay calculation. (MEM=3918.59 CPU=0:00:02.3 REAL=0:00:03.0)
[12/09 16:23:18   5543s] End delay calculation (fullDC). (MEM=3918.59 CPU=0:00:02.9 REAL=0:00:03.0)
[12/09 16:23:18   5543s] *** CDM Built up (cpu=0:00:03.1  real=0:00:04.0  mem= 3918.6M) ***
[12/09 16:23:24   5551s] *** Done Building Timing Graph (cpu=0:01:19 real=0:01:02 totSessionCpu=1:32:32 mem=3947.6M)
[12/09 16:23:26   5553s] End AAE Lib Interpolated Model. (MEM=3947.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/09 16:23:26   5553s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3947.6M, EPOCH TIME: 1670624606.877306
[12/09 16:23:27   5554s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.105, REAL:0.143, MEM:3947.6M, EPOCH TIME: 1670624607.020780
[12/09 16:23:32   5558s] 
------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| 25.921  | 33.311  | 33.156  | 25.921  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  32088  |  32081  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     12 (23)      |
|   max_tran     |      0 (0)       |   0.000    |     12 (29)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 94.917%
Total number of glitch violations: 0
------------------------------------------------------------------
*** BuildHoldData #2 [finish] : cpu/real = 0:02:30.9/0:02:07.8 (1.2), totSession cpu/real = 1:32:38.6/1:10:42.2 (1.3), mem = 3947.1M
[12/09 16:23:32   5558s] 
[12/09 16:23:32   5558s] =============================================================================================
[12/09 16:23:32   5558s]  Step TAT Report for BuildHoldData #2                                           21.10-p004_1
[12/09 16:23:32   5558s] =============================================================================================
[12/09 16:23:32   5558s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/09 16:23:32   5558s] ---------------------------------------------------------------------------------------------
[12/09 16:23:32   5558s] [ ViewPruning            ]      6   0:00:01.2  (   1.0 % )     0:00:01.2 /  0:00:01.5    1.2
[12/09 16:23:32   5558s] [ OptSummaryReport       ]      1   0:00:00.4  (   0.4 % )     0:00:06.1 /  0:00:04.9    0.8
[12/09 16:23:32   5558s] [ DrvReport              ]      1   0:00:04.4  (   3.4 % )     0:00:04.4 /  0:00:03.1    0.7
[12/09 16:23:32   5558s] [ SlackTraversorInit     ]      1   0:00:04.5  (   3.5 % )     0:00:04.5 /  0:00:04.0    0.9
[12/09 16:23:32   5558s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/09 16:23:32   5558s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/09 16:23:32   5558s] [ TimingUpdate           ]      3   0:00:17.3  (  13.6 % )     0:01:36.0 /  0:02:01.1    1.3
[12/09 16:23:32   5558s] [ FullDelayCalc          ]      2   0:01:18.3  (  61.3 % )     0:01:18.7 /  0:01:44.7    1.3
[12/09 16:23:32   5558s] [ TimingReport           ]      1   0:00:01.1  (   0.9 % )     0:00:01.1 /  0:00:01.3    1.1
[12/09 16:23:32   5558s] [ MISC                   ]          0:00:20.4  (  16.0 % )     0:00:20.4 /  0:00:19.7    1.0
[12/09 16:23:32   5558s] ---------------------------------------------------------------------------------------------
[12/09 16:23:32   5558s]  BuildHoldData #2 TOTAL             0:02:07.8  ( 100.0 % )     0:02:07.8 /  0:02:30.9    1.2
[12/09 16:23:32   5558s] ---------------------------------------------------------------------------------------------
[12/09 16:23:32   5558s] 
[12/09 16:23:32   5558s] **optDesign ... cpu = 0:04:00, real = 0:03:58, mem = 3245.1M, totSessionCpu=1:32:39 **
[12/09 16:23:33   5558s] Setting latch borrow mode to budget during optimization.
[12/09 16:23:48   5572s] Info: Done creating the CCOpt slew target map.
[12/09 16:23:48   5572s] **INFO: flowCheckPoint #2 OptimizationPass1
[12/09 16:23:49   5572s] Glitch fixing enabled
[12/09 16:23:49   5572s] *** ClockDrv #1 [begin] : totSession cpu/real = 1:32:52.5/1:10:58.6 (1.3), mem = 3796.2M
[12/09 16:23:49   5572s] Running CCOpt-PRO on entire clock network
[12/09 16:23:49   5573s] Net route status summary:
[12/09 16:23:49   5573s]   Clock:       359 (unrouted=0, trialRouted=0, noStatus=0, routed=359, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/09 16:23:49   5573s]   Non-clock: 157678 (unrouted=2482, trialRouted=0, noStatus=0, routed=155196, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2482, (crossesIlmBoundary AND tooFewTerms=0)])
[12/09 16:23:49   5573s] Clock tree cells fixed by user: 0 out of 355 (0%)
[12/09 16:23:49   5573s] PRO...
[12/09 16:23:49   5573s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[12/09 16:23:49   5573s] Initializing clock structures...
[12/09 16:23:50   5573s]   Creating own balancer
[12/09 16:23:50   5573s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[12/09 16:23:50   5573s]   Removing CTS place status from clock tree and sinks.
[12/09 16:23:50   5573s]   Removed CTS place status from 355 clock cells (out of 365 ) and 0 clock sinks (out of 1 ).
[12/09 16:23:50   5573s]   Initializing legalizer
[12/09 16:23:50   5573s]   Using cell based legalization.
[12/09 16:23:50   5573s]   Leaving CCOpt scope - Initializing placement interface...
[12/09 16:23:50   5573s] OPERPROF: Starting DPlace-Init at level 1, MEM:3796.2M, EPOCH TIME: 1670624630.462751
[12/09 16:23:50   5573s] z: 2, totalTracks: 1
[12/09 16:23:50   5573s] z: 4, totalTracks: 1
[12/09 16:23:50   5573s] z: 6, totalTracks: 1
[12/09 16:23:50   5573s] z: 8, totalTracks: 1
[12/09 16:23:50   5573s] #spOpts: VtWidth mergeVia=F 
[12/09 16:23:50   5573s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3796.2M, EPOCH TIME: 1670624630.736776
[12/09 16:23:50   5573s] 
[12/09 16:23:50   5573s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/09 16:23:50   5573s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.184, REAL:0.194, MEM:3796.2M, EPOCH TIME: 1670624630.930577
[12/09 16:23:50   5573s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=3796.2MB).
[12/09 16:23:50   5573s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.376, REAL:0.507, MEM:3796.2M, EPOCH TIME: 1670624630.969527
[12/09 16:23:50   5573s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.4 real=0:00:00.5)
[12/09 16:23:50   5573s] (I)      Default power domain name = toplevel_498
[12/09 16:23:50   5573s] .Load db... (mem=3796.2M)
[12/09 16:23:50   5573s] (I)      Read data from FE... (mem=3796.2M)
[12/09 16:23:51   5574s] (I)      Number of ignored instance 0
[12/09 16:23:51   5574s] (I)      Number of inbound cells 0
[12/09 16:23:51   5574s] (I)      Number of opened ILM blockages 0
[12/09 16:23:51   5574s] (I)      Number of instances temporarily fixed by detailed placement 42704
[12/09 16:23:51   5574s] (I)      numMoveCells=123828, numMacros=0  numPads=21  numMultiRowHeightInsts=0
[12/09 16:23:51   5574s] (I)      cell height: 4000, count: 154529
[12/09 16:23:51   5574s] (I)      Read rows... (mem=3862.1M)
[12/09 16:23:51   5574s] (I)      Done Read rows (cpu=0.000s, mem=3862.1M)
[12/09 16:23:51   5574s] (I)      Done Read data from FE (cpu=0.288s, mem=3862.1M)
[12/09 16:23:51   5574s] (I)      Done Load db (cpu=0.288s, mem=3862.1M)
[12/09 16:23:51   5574s] (I)      Constructing placeable region... (mem=3862.1M)
[12/09 16:23:51   5574s] (I)      Constructing bin map
[12/09 16:23:51   5574s] (I)      Initialize bin information with width=40000 height=40000
[12/09 16:23:51   5574s] (I)      Done constructing bin map
[12/09 16:23:51   5574s] (I)      Removing 0 blocked bin with high fixed inst density
[12/09 16:23:51   5574s] (I)      Compute region effective width... (mem=3862.1M)
[12/09 16:23:51   5574s] (I)      Done Compute region effective width (cpu=0.002s, mem=3862.1M)
[12/09 16:23:51   5574s] (I)      Done Constructing placeable region (cpu=0.070s, mem=3862.1M)
[12/09 16:23:51   5574s]   Legalizer reserving space for clock trees
[12/09 16:23:51   5574s]   Accumulated time to calculate placeable region: 0.00167
[12/09 16:23:51   5574s]   Accumulated time to calculate placeable region: 0.00168
[12/09 16:23:51   5574s]   Accumulated time to calculate placeable region: 0.00169
[12/09 16:23:51   5574s]   Accumulated time to calculate placeable region: 0.00169
[12/09 16:23:51   5574s]   Accumulated time to calculate placeable region: 0.0017
[12/09 16:23:51   5574s]   Accumulated time to calculate placeable region: 0.0017
[12/09 16:23:51   5574s]   Accumulated time to calculate placeable region: 0.00171
[12/09 16:23:51   5574s]   Accumulated time to calculate placeable region: 0.00171
[12/09 16:23:51   5574s]   Accumulated time to calculate placeable region: 0.00172
[12/09 16:23:51   5574s]   Accumulated time to calculate placeable region: 0.00172
[12/09 16:23:51   5574s]   Accumulated time to calculate placeable region: 0.00173
[12/09 16:23:51   5574s]   Reconstructing clock tree datastructures, skew aware...
[12/09 16:23:51   5574s]     Validating CTS configuration...
[12/09 16:23:51   5574s]     Checking module port directions...
[12/09 16:23:51   5574s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/09 16:23:51   5574s]     Non-default CCOpt properties:
[12/09 16:23:51   5574s]       Public non-default CCOpt properties:
[12/09 16:23:51   5574s]         adjacent_rows_legal: true (default: false)
[12/09 16:23:51   5574s]         buffer_cells is set for at least one object
[12/09 16:23:51   5574s]         cannot_merge_reason is set for at least one object
[12/09 16:23:51   5574s]         cell_density is set for at least one object
[12/09 16:23:51   5574s]         cell_halo_rows: 0 (default: 1)
[12/09 16:23:51   5574s]         cell_halo_sites: 0 (default: 4)
[12/09 16:23:51   5574s]         exclusive_sinks_rank is set for at least one object
[12/09 16:23:51   5574s]         route_type is set for at least one object
[12/09 16:23:51   5574s]         source_driver is set for at least one object
[12/09 16:23:51   5574s]         target_insertion_delay is set for at least one object
[12/09 16:23:51   5574s]         target_skew is set for at least one object
[12/09 16:23:51   5574s]         target_skew_wire is set for at least one object
[12/09 16:23:51   5574s]       Private non-default CCOpt properties:
[12/09 16:23:51   5574s]         allow_non_fterm_identical_swaps: 0 (default: true)
[12/09 16:23:51   5574s]         clock_nets_detailed_routed: 1 (default: false)
[12/09 16:23:51   5574s]         exp_use_early_global_min_max_route_layers: 0 (default: true)
[12/09 16:23:51   5574s]         force_design_routing_status: 1 (default: auto)
[12/09 16:23:51   5574s]         pro_enable_post_commit_delay_update: 1 (default: false)
[12/09 16:23:51   5574s]     Route type trimming info:
[12/09 16:23:51   5574s]       No route type modifications were made.
[12/09 16:23:51   5574s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX16BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<3> -power_domain auto-default.
[12/09 16:23:51   5574s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX9BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<3> -power_domain auto-default.
[12/09 16:23:51   5574s] End AAE Lib Interpolated Model. (MEM=3862.08 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/09 16:23:51   5574s]     Accumulated time to calculate placeable region: 0.0018
[12/09 16:23:51   5574s] (I)      Initializing Steiner engine. 
[12/09 16:23:51   5574s] (I)      ==================== Layers =====================
[12/09 16:23:51   5574s] (I)      +-----+----+---------+---------+--------+-------+
[12/09 16:23:51   5574s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/09 16:23:51   5574s] (I)      +-----+----+---------+---------+--------+-------+
[12/09 16:23:51   5574s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/09 16:23:51   5574s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/09 16:23:51   5574s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/09 16:23:51   5574s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/09 16:23:51   5574s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/09 16:23:51   5574s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/09 16:23:51   5574s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/09 16:23:51   5574s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/09 16:23:51   5574s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/09 16:23:51   5574s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/09 16:23:51   5574s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/09 16:23:51   5574s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/09 16:23:51   5574s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/09 16:23:51   5574s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/09 16:23:51   5574s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/09 16:23:51   5574s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/09 16:23:51   5574s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/09 16:23:51   5574s] (I)      +-----+----+---------+---------+--------+-------+
[12/09 16:23:51   5574s] (I)      |  64 | 64 |     RVT | implant |        |       |
[12/09 16:23:51   5574s] (I)      |  65 | 65 |     HVT | implant |        |       |
[12/09 16:23:51   5574s] (I)      |  66 | 66 |     LVT | implant |        |       |
[12/09 16:23:51   5574s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[12/09 16:23:51   5574s] (I)      |  67 | 67 | OVERLAP | overlap |        |       |
[12/09 16:23:51   5574s] (I)      +-----+----+---------+---------+--------+-------+
[12/09 16:23:52   5575s]     Library trimming buffers in power domain auto-default and half-corner slowDC:setup.late removed 1 of 5 cells
[12/09 16:23:52   5575s]     Original list had 5 cells:
[12/09 16:23:52   5575s]     BUFX16MA10TR BUFX16BA10TR FRICGX13BA10TR FRICGX11BA10TR BUFX5BA10TR 
[12/09 16:23:52   5575s]     New trimmed list has 4 cells:
[12/09 16:23:52   5575s]     BUFX16MA10TR FRICGX13BA10TR FRICGX11BA10TR BUFX5BA10TR 
[12/09 16:23:52   5575s]     Accumulated time to calculate placeable region: 0.00184
[12/09 16:23:52   5575s]     Accumulated time to calculate placeable region: 0.00184
[12/09 16:23:52   5575s]     Accumulated time to calculate placeable region: 0.00185
[12/09 16:23:52   5575s]     Accumulated time to calculate placeable region: 0.00185
[12/09 16:23:52   5575s]     Accumulated time to calculate placeable region: 0.00186
[12/09 16:23:52   5575s]     Accumulated time to calculate placeable region: 0.00187
[12/09 16:23:52   5575s]     Accumulated time to calculate placeable region: 0.00187
[12/09 16:23:52   5575s]     Accumulated time to calculate placeable region: 0.00188
[12/09 16:23:52   5575s]     Accumulated time to calculate placeable region: 0.00188
[12/09 16:23:52   5575s]     Accumulated time to calculate placeable region: 0.00188
[12/09 16:23:52   5575s]     Accumulated time to calculate placeable region: 0.00189
[12/09 16:23:52   5575s]     Accumulated time to calculate placeable region: 0.0019
[12/09 16:23:52   5575s]     Accumulated time to calculate placeable region: 0.0019
[12/09 16:23:52   5575s]     Accumulated time to calculate placeable region: 0.00191
[12/09 16:23:52   5575s]     Accumulated time to calculate placeable region: 0.00191
[12/09 16:23:52   5575s]     Accumulated time to calculate placeable region: 0.00192
[12/09 16:23:52   5575s]     Accumulated time to calculate placeable region: 0.00192
[12/09 16:23:52   5575s]     Accumulated time to calculate placeable region: 0.00192
[12/09 16:23:52   5575s]     Library trimming inverters in power domain auto-default and half-corner slowDC:setup.late removed 9 of 20 cells
[12/09 16:23:52   5575s]     Original list had 20 cells:
[12/09 16:23:52   5575s]     INVX16BA10TR INVX13BA10TR INVX11BA10TR INVX9BA10TR INVX7P5BA10TR INVX6BA10TR INVX5BA10TR INVX4BA10TR INVX3P5BA10TR INVX3BA10TR INVX2P5BA10TR INVX2BA10TR INVX1P7BA10TR INVX1P4BA10TR INVX1P2BA10TR INVX1BA10TR INVX0P8BA10TR INVX0P7BA10TR INVX0P6BA10TR INVX0P5BA10TR 
[12/09 16:23:52   5575s]     New trimmed list has 11 cells:
[12/09 16:23:52   5575s]     INVX16BA10TR INVX13BA10TR INVX11BA10TR INVX9BA10TR INVX7P5BA10TR INVX6BA10TR INVX5BA10TR INVX4BA10TR INVX3BA10TR INVX2BA10TR INVX1BA10TR 
[12/09 16:23:52   5575s]     Accumulated time to calculate placeable region: 0.00196
[12/09 16:23:52   5575s]     Accumulated time to calculate placeable region: 0.00196
[12/09 16:23:52   5575s]     Accumulated time to calculate placeable region: 0.00198
[12/09 16:23:52   5575s]     Accumulated time to calculate placeable region: 0.00198
[12/09 16:23:52   5575s]     Accumulated time to calculate placeable region: 0.00199
[12/09 16:23:52   5575s]     Accumulated time to calculate placeable region: 0.002
[12/09 16:23:52   5575s]     Accumulated time to calculate placeable region: 0.002
[12/09 16:23:52   5575s]     Accumulated time to calculate placeable region: 0.00201
[12/09 16:23:52   5575s]     Accumulated time to calculate placeable region: 0.00201
[12/09 16:23:52   5575s]     Accumulated time to calculate placeable region: 0.00202
[12/09 16:23:52   5575s]     Accumulated time to calculate placeable region: 0.00203
[12/09 16:23:52   5575s]     Accumulated time to calculate placeable region: 0.00203
[12/09 16:23:52   5575s]     Accumulated time to calculate placeable region: 0.00204
[12/09 16:23:52   5575s]     Accumulated time to calculate placeable region: 0.00204
[12/09 16:23:52   5575s]     Accumulated time to calculate placeable region: 0.00205
[12/09 16:23:52   5575s]     Accumulated time to calculate placeable region: 0.00205
[12/09 16:23:52   5575s]     Accumulated time to calculate placeable region: 0.00206
[12/09 16:23:52   5575s]     Accumulated time to calculate placeable region: 0.00206
[12/09 16:23:52   5575s]     Accumulated time to calculate placeable region: 0.00207
[12/09 16:23:52   5575s]     Accumulated time to calculate placeable region: 0.00208
[12/09 16:23:52   5575s]     Accumulated time to calculate placeable region: 0.00209
[12/09 16:23:52   5575s]     Accumulated time to calculate placeable region: 0.0021
[12/09 16:23:52   5575s]     Accumulated time to calculate placeable region: 0.0021
[12/09 16:23:52   5575s]     Accumulated time to calculate placeable region: 0.0021
[12/09 16:23:52   5575s]     Accumulated time to calculate placeable region: 0.00211
[12/09 16:23:52   5575s]     Accumulated time to calculate placeable region: 0.00212
[12/09 16:23:52   5575s]     Accumulated time to calculate placeable region: 0.00212
[12/09 16:23:52   5575s]     Accumulated time to calculate placeable region: 0.00212
[12/09 16:23:52   5575s]     Accumulated time to calculate placeable region: 0.00213
[12/09 16:23:52   5575s]     Accumulated time to calculate placeable region: 0.00213
[12/09 16:23:52   5575s]     Accumulated time to calculate placeable region: 0.00214
[12/09 16:23:52   5575s]     Accumulated time to calculate placeable region: 0.00214
[12/09 16:23:52   5575s]     Accumulated time to calculate placeable region: 0.00214
[12/09 16:23:52   5575s]     Accumulated time to calculate placeable region: 0.00215
[12/09 16:23:52   5575s]     Accumulated time to calculate placeable region: 0.00215
[12/09 16:23:52   5575s]     Accumulated time to calculate placeable region: 0.00216
[12/09 16:23:52   5575s]     Accumulated time to calculate placeable region: 0.00216
[12/09 16:23:52   5575s]     Accumulated time to calculate placeable region: 0.00217
[12/09 16:23:52   5575s]     Accumulated time to calculate placeable region: 0.00218
[12/09 16:23:52   5575s]     Accumulated time to calculate placeable region: 0.00218
[12/09 16:23:52   5575s]     Accumulated time to calculate placeable region: 0.00219
[12/09 16:23:52   5575s]     Accumulated time to calculate placeable region: 0.00219
[12/09 16:23:52   5575s]     Accumulated time to calculate placeable region: 0.0022
[12/09 16:23:52   5575s]     Accumulated time to calculate placeable region: 0.00221
[12/09 16:23:52   5575s]     Accumulated time to calculate placeable region: 0.00221
[12/09 16:23:52   5575s]     Accumulated time to calculate placeable region: 0.00221
[12/09 16:23:52   5575s]     Accumulated time to calculate placeable region: 0.00222
[12/09 16:23:52   5575s]     Accumulated time to calculate placeable region: 0.00222
[12/09 16:23:52   5575s]     Accumulated time to calculate placeable region: 0.00222
[12/09 16:23:52   5575s]     Accumulated time to calculate placeable region: 0.00223
[12/09 16:23:52   5575s]     Accumulated time to calculate placeable region: 0.00223
[12/09 16:23:52   5575s]     Accumulated time to calculate placeable region: 0.00223
[12/09 16:23:52   5575s]     Accumulated time to calculate placeable region: 0.00224
[12/09 16:23:52   5575s]     Accumulated time to calculate placeable region: 0.00225
[12/09 16:23:52   5575s]     Accumulated time to calculate placeable region: 0.00225
[12/09 16:23:52   5575s]     Accumulated time to calculate placeable region: 0.00226
[12/09 16:23:52   5575s]     Accumulated time to calculate placeable region: 0.00226
[12/09 16:23:52   5575s]     Accumulated time to calculate placeable region: 0.00227
[12/09 16:23:52   5575s]     Accumulated time to calculate placeable region: 0.00227
[12/09 16:23:52   5575s]     Accumulated time to calculate placeable region: 0.00228
[12/09 16:23:52   5575s]     Accumulated time to calculate placeable region: 0.00228
[12/09 16:23:55   5577s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX16BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<2> -power_domain auto-default.
[12/09 16:23:55   5577s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX9BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<2> -power_domain auto-default.
[12/09 16:23:55   5577s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX16BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<1> -power_domain auto-default.
[12/09 16:23:55   5577s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX9BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<1> -power_domain auto-default.
[12/09 16:23:55   5577s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX16BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk -power_domain auto-default.
[12/09 16:23:55   5577s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX9BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk -power_domain auto-default.
[12/09 16:23:55   5577s]     Clock tree balancer configuration for clock_trees my_clk_generator_for_external_qspi_ck_o<3> my_clk_generator_for_external_qspi_ck_o<2> my_clk_generator_for_external_qspi_ck_o<1>:
[12/09 16:23:55   5577s]     Non-default CCOpt properties:
[12/09 16:23:55   5577s]       Public non-default CCOpt properties:
[12/09 16:23:55   5577s]         cell_density: 1 (default: 0.75)
[12/09 16:23:55   5577s]         route_type (leaf): default_route_type_leaf (default: default)
[12/09 16:23:55   5577s]         route_type (top): default_route_type_nonleaf (default: default)
[12/09 16:23:55   5577s]         route_type (trunk): default_route_type_nonleaf (default: default)
[12/09 16:23:55   5577s]       No private non-default CCOpt properties
[12/09 16:23:55   5577s]     For power domain auto-default:
[12/09 16:23:55   5577s]       Buffers:     {BUFX16MA10TR FRICGX13BA10TR FRICGX11BA10TR BUFX5BA10TR}
[12/09 16:23:55   5577s]       Inverters:   {INVX16BA10TR INVX13BA10TR INVX11BA10TR INVX9BA10TR INVX7P5BA10TR INVX6BA10TR INVX5BA10TR INVX4BA10TR INVX3BA10TR INVX2BA10TR INVX1BA10TR}
[12/09 16:23:55   5577s]       Clock gates: PREICGX16BA10TR PREICGX13BA10TR PREICGX11BA10TR PREICGX9BA10TR PREICGX7P5BA10TR PREICGX6BA10TR PREICGX5BA10TR PREICGX4BA10TR PREICGX3P5BA10TR PREICGX3BA10TR PREICGX2P5BA10TR PREICGX2BA10TR PREICGX1P7BA10TR PREICGX1P4BA10TR PREICGX1P2BA10TR PREICGX1BA10TR PREICGX0P8BA10TR PREICGX0P7BA10TR PREICGX0P6BA10TR PREICGX0P5BA10TR 
[12/09 16:23:55   5577s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 634240.000um^2
[12/09 16:23:55   5577s]     Top Routing info:
[12/09 16:23:55   5577s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/09 16:23:55   5577s]       Unshielded; Mask Constraint: 0; Source: route_type.
[12/09 16:23:55   5577s]     Trunk Routing info:
[12/09 16:23:55   5577s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/09 16:23:55   5577s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/09 16:23:55   5577s]     Leaf Routing info:
[12/09 16:23:55   5577s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[12/09 16:23:55   5577s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/09 16:23:55   5577s]     For timing_corner slowDC:setup, late and power domain auto-default:
[12/09 16:23:55   5577s]       Slew time target (leaf):    0.118ns
[12/09 16:23:55   5577s]       Slew time target (trunk):   0.118ns
[12/09 16:23:55   5577s]       Slew time target (top):     0.118ns (Note: no nets are considered top nets in this clock tree)
[12/09 16:23:55   5577s]       Buffer unit delay: 0.058ns
[12/09 16:23:55   5577s]       Buffer max distance: 650.909um
[12/09 16:23:55   5577s]     Fastest wire driving cells and distances:
[12/09 16:23:55   5577s]       Buffer    : {lib_cell:BUFX16MA10TR, fastest_considered_half_corner=slowDC:setup.late, optimalDrivingDistance=650.909um, saturatedSlew=0.100ns, speed=5572.851um per ns, cellArea=17.821um^2 per 1000um}
[12/09 16:23:55   5577s]       Inverter  : {lib_cell:INVX16BA10TR, fastest_considered_half_corner=slowDC:setup.late, optimalDrivingDistance=475.762um, saturatedSlew=0.090ns, speed=6468.545um per ns, cellArea=19.337um^2 per 1000um}
[12/09 16:23:55   5577s]       Clock gate: {lib_cell:PREICGX16BA10TR, fastest_considered_half_corner=slowDC:setup.late, optimalDrivingDistance=626.796um, saturatedSlew=0.101ns, speed=5133.465um per ns, cellArea=29.356um^2 per 1000um}
[12/09 16:23:55   5577s]     
[12/09 16:23:55   5577s]     Clock tree balancer configuration for clock_tree my_clk:
[12/09 16:23:55   5577s]     Non-default CCOpt properties:
[12/09 16:23:55   5577s]       Public non-default CCOpt properties:
[12/09 16:23:55   5577s]         cell_density: 1 (default: 0.75)
[12/09 16:23:55   5577s]         route_type (leaf): default_route_type_leaf (default: default)
[12/09 16:23:55   5577s]         route_type (top): default_route_type_nonleaf (default: default)
[12/09 16:23:55   5577s]         route_type (trunk): default_route_type_nonleaf (default: default)
[12/09 16:23:55   5577s]         source_driver: INVX1BA10TR/A INVX1BA10TR/Y (default: )
[12/09 16:23:55   5577s]       No private non-default CCOpt properties
[12/09 16:23:55   5577s]     For power domain auto-default:
[12/09 16:23:55   5577s]       Buffers:     {BUFX16MA10TR FRICGX13BA10TR FRICGX11BA10TR BUFX5BA10TR}
[12/09 16:23:55   5577s]       Inverters:   {INVX16BA10TR INVX13BA10TR INVX11BA10TR INVX9BA10TR INVX7P5BA10TR INVX6BA10TR INVX5BA10TR INVX4BA10TR INVX3BA10TR INVX2BA10TR INVX1BA10TR}
[12/09 16:23:55   5577s]       Clock gates: PREICGX16BA10TR PREICGX13BA10TR PREICGX11BA10TR PREICGX9BA10TR PREICGX7P5BA10TR PREICGX6BA10TR PREICGX5BA10TR PREICGX4BA10TR PREICGX3P5BA10TR PREICGX3BA10TR PREICGX2P5BA10TR PREICGX2BA10TR PREICGX1P7BA10TR PREICGX1P4BA10TR PREICGX1P2BA10TR PREICGX1BA10TR PREICGX0P8BA10TR PREICGX0P7BA10TR PREICGX0P6BA10TR PREICGX0P5BA10TR 
[12/09 16:23:55   5577s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 634240.000um^2
[12/09 16:23:55   5577s]     Top Routing info:
[12/09 16:23:55   5577s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/09 16:23:55   5577s]       Unshielded; Mask Constraint: 0; Source: route_type.
[12/09 16:23:55   5577s]     Trunk Routing info:
[12/09 16:23:55   5577s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/09 16:23:55   5577s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/09 16:23:55   5577s]     Leaf Routing info:
[12/09 16:23:55   5577s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[12/09 16:23:55   5577s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/09 16:23:55   5577s]     For timing_corner slowDC:setup, late and power domain auto-default:
[12/09 16:23:55   5577s]       Slew time target (leaf):    0.118ns
[12/09 16:23:55   5577s]       Slew time target (trunk):   0.118ns
[12/09 16:23:55   5577s]       Slew time target (top):     0.118ns (Note: no nets are considered top nets in this clock tree)
[12/09 16:23:55   5577s]       Buffer unit delay: 0.058ns
[12/09 16:23:55   5577s]       Buffer max distance: 650.909um
[12/09 16:23:55   5577s]     Fastest wire driving cells and distances:
[12/09 16:23:55   5577s]       Buffer    : {lib_cell:BUFX16MA10TR, fastest_considered_half_corner=slowDC:setup.late, optimalDrivingDistance=650.909um, saturatedSlew=0.100ns, speed=5572.851um per ns, cellArea=17.821um^2 per 1000um}
[12/09 16:23:55   5577s]       Inverter  : {lib_cell:INVX16BA10TR, fastest_considered_half_corner=slowDC:setup.late, optimalDrivingDistance=475.762um, saturatedSlew=0.090ns, speed=6468.545um per ns, cellArea=19.337um^2 per 1000um}
[12/09 16:23:55   5577s]       Clock gate: {lib_cell:PREICGX16BA10TR, fastest_considered_half_corner=slowDC:setup.late, optimalDrivingDistance=626.796um, saturatedSlew=0.101ns, speed=5133.465um per ns, cellArea=29.356um^2 per 1000um}
[12/09 16:23:55   5577s]     
[12/09 16:23:55   5577s]     
[12/09 16:23:55   5577s]     Logic Sizing Table:
[12/09 16:23:55   5577s]     
[12/09 16:23:55   5577s]     -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/09 16:23:55   5577s]     Cell               Instance count    Source         Eligible library cells
[12/09 16:23:55   5577s]     -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/09 16:23:55   5577s]     BUFZX6MA10TR             1           library set    {BUFZX16MA10TR BUFZX11MA10TR BUFZX8MA10TR BUFZX6MA10TR BUFZX4MA10TR BUFZX3MA10TR BUFZX2MA10TR BUFZX1P4MA10TR BUFZX1MA10TR}
[12/09 16:23:55   5577s]     NAND2X1P4BA10TR          1           library set    {NAND2X8BA10TR NAND2X8AA10TR NAND2X6BA10TR NAND2X6AA10TR NAND2X4BA10TR NAND2X4AA10TR NAND2X3BA10TR NAND2X3AA10TR NAND2X2BA10TR NAND2X2AA10TR NAND2X1P4BA10TR NAND2X1P4AA10TR NAND2X1BA10TR NAND2X1AA10TR NAND2X0P7BA10TR NAND2X0P7AA10TR NAND2X0P5BA10TR NAND2X0P5AA10TR}
[12/09 16:23:55   5577s]     NOR2X1P4MA10TR           1           library set    {NOR2X8AA10TR NOR2X8MA10TR NOR2X6AA10TR NOR2X6MA10TR NOR2X4AA10TR NOR2X4MA10TR NOR2X3AA10TR NOR2X3MA10TR NOR2X2AA10TR NOR2X2MA10TR NOR2X1P4AA10TR NOR2X1P4MA10TR NOR2X1AA10TR NOR2X1MA10TR NOR2X0P7AA10TR NOR2X0P7MA10TR NOR2X0P5AA10TR NOR2X0P5MA10TR}
[12/09 16:23:55   5577s]     NOR2X2MA10TR             1           library set    {NOR2X8AA10TR NOR2X8MA10TR NOR2X6AA10TR NOR2X6MA10TR NOR2X4AA10TR NOR2X4MA10TR NOR2X3AA10TR NOR2X3MA10TR NOR2X2AA10TR NOR2X2MA10TR NOR2X1P4AA10TR NOR2X1P4MA10TR NOR2X1AA10TR NOR2X1MA10TR NOR2X0P7AA10TR NOR2X0P7MA10TR NOR2X0P5AA10TR NOR2X0P5MA10TR}
[12/09 16:23:55   5577s]     -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/09 16:23:55   5577s]     
[12/09 16:23:55   5577s]     
[12/09 16:23:55   5577s]     Clock tree balancer configuration for skew_group _clock_gen_my_clk_state_reg_0_/mode:
[12/09 16:23:55   5577s]       Sources:                     pin clk
[12/09 16:23:55   5577s]       Total number of sinks:       9
[12/09 16:23:55   5577s]       Delay constrained sinks:     9
[12/09 16:23:55   5577s]       Constrains:                  default
[12/09 16:23:55   5577s]       Non-leaf sinks:              3
[12/09 16:23:55   5577s]       Ignore pins:                 0
[12/09 16:23:55   5577s]      Timing corner slowDC:setup.late:
[12/09 16:23:55   5577s]       Skew target:                 0.058ns
[12/09 16:23:55   5577s]     Clock tree balancer configuration for skew_group _clock_gen_my_clk_state_reg_1_/mode:
[12/09 16:23:55   5577s]       Sources:                     pin clk
[12/09 16:23:55   5577s]       Total number of sinks:       6
[12/09 16:23:55   5577s]       Delay constrained sinks:     6
[12/09 16:23:55   5577s]       Constrains:                  default
[12/09 16:23:55   5577s]       Non-leaf sinks:              3
[12/09 16:23:55   5577s]       Ignore pins:                 0
[12/09 16:23:55   5577s]      Timing corner slowDC:setup.late:
[12/09 16:23:55   5577s]       Skew target:                 0.058ns
[12/09 16:23:55   5577s]     Clock tree balancer configuration for skew_group _clock_gen_my_clk_state_reg_2_/mode:
[12/09 16:23:55   5577s]       Sources:                     pin clk
[12/09 16:23:55   5577s]       Total number of sinks:       6
[12/09 16:23:55   5577s]       Delay constrained sinks:     6
[12/09 16:23:55   5577s]       Constrains:                  default
[12/09 16:23:55   5577s]       Non-leaf sinks:              3
[12/09 16:23:55   5577s]       Ignore pins:                 0
[12/09 16:23:55   5577s]      Timing corner slowDC:setup.late:
[12/09 16:23:55   5577s]       Skew target:                 0.058ns
[12/09 16:23:55   5577s]     Clock tree balancer configuration for skew_group my_clk/mode:
[12/09 16:23:55   5577s]       Sources:                     pin clk
[12/09 16:23:55   5577s]       Total number of sinks:       30705
[12/09 16:23:55   5577s]       Delay constrained sinks:     30682
[12/09 16:23:55   5577s]       Constrains:                  default
[12/09 16:23:55   5577s]       Non-leaf sinks:              0
[12/09 16:23:55   5577s]       Ignore pins:                 0
[12/09 16:23:55   5577s]      Timing corner slowDC:setup.late:
[12/09 16:23:55   5577s]       Skew target:                 0.058ns
[12/09 16:23:55   5577s]     Primary reporting skew groups are:
[12/09 16:23:55   5577s]     skew_group my_clk/mode with 30705 clock sinks
[12/09 16:23:55   5577s]     
[12/09 16:23:55   5577s]     Clock DAG stats initial state:
[12/09 16:23:55   5577s]       cell counts      : b=348, i=2, icg=0, nicg=1, l=4, total=355
[12/09 16:23:55   5577s]       misc counts      : r=4, pp=2
[12/09 16:23:55   5577s]       cell areas       : b=3594.400um^2, i=4.000um^2, icg=0.000um^2, nicg=12.800um^2, l=19.200um^2, total=3630.400um^2
[12/09 16:23:55   5577s]       hp wire lengths  : top=0.000um, trunk=9164.200um, leaf=29858.500um, total=39022.700um
[12/09 16:23:55   5577s]     Clock DAG library cell distribution initial state {count}:
[12/09 16:23:55   5577s]        Bufs: BUFX16MA10TR: 33 FRICGX13BA10TR: 2 FRICGX11BA10TR: 302 BUFX5BA10TR: 11 
[12/09 16:23:55   5577s]        Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
[12/09 16:23:55   5577s]       NICGs: AND2X11MA10TR: 1 
[12/09 16:23:55   5577s]      Logics: BUFZX6MA10TR: 1 NAND2X1P4BA10TR: 1 NOR2X2MA10TR: 1 NOR2X1P4MA10TR: 1 
[12/09 16:23:55   5578s]     Clock DAG hash initial state: 16970672239639281469 531064422768222483
[12/09 16:23:55   5578s]     
[12/09 16:23:55   5578s]     Distribution of half-perimeter wire length by ICG depth:
[12/09 16:23:55   5578s]     
[12/09 16:23:55   5578s]     -----------------------------------------------------------------------------
[12/09 16:23:55   5578s]     Min ICG    Max ICG    Count    HPWL
[12/09 16:23:55   5578s]     Depth      Depth               (um)
[12/09 16:23:55   5578s]     -----------------------------------------------------------------------------
[12/09 16:23:55   5578s]        0          0        355     [min=2, max=1224, avg=106, sd=92, total=37765]
[12/09 16:23:55   5578s]        0          1          4     [min=8, max=597, avg=320, sd=318, total=1282]
[12/09 16:23:55   5578s]     -----------------------------------------------------------------------------
[12/09 16:23:55   5578s]     
[12/09 16:23:55   5578s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[12/09 16:23:55   5578s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/09 16:23:55   5578s]     
[12/09 16:23:55   5578s]     Layer information for route type default_route_type_leaf:
[12/09 16:23:55   5578s]     
[12/09 16:23:55   5578s]     --------------------------------------------------------------------
[12/09 16:23:55   5578s]     Layer    Preferred    Route    Res.          Cap.          RC
[12/09 16:23:55   5578s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/09 16:23:55   5578s]     --------------------------------------------------------------------
[12/09 16:23:55   5578s]     M1       N            H          1.778         0.160         0.284
[12/09 16:23:55   5578s]     M2       N            V          1.400         0.174         0.244
[12/09 16:23:55   5578s]     M3       Y            H          1.400         0.174         0.244
[12/09 16:23:55   5578s]     M4       Y            V          1.400         0.174         0.244
[12/09 16:23:55   5578s]     M5       N            H          1.400         0.174         0.244
[12/09 16:23:55   5578s]     M6       N            V          1.400         0.174         0.244
[12/09 16:23:55   5578s]     M7       N            H          1.400         0.174         0.244
[12/09 16:23:55   5578s]     M8       N            V          0.055         0.208         0.011
[12/09 16:23:55   5578s]     M9       N            H          0.055         0.194         0.011
[12/09 16:23:55   5578s]     --------------------------------------------------------------------
[12/09 16:23:55   5578s]     
[12/09 16:23:55   5578s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/09 16:23:55   5578s]     Unshielded; Mask Constraint: 0; Source: route_type.
[12/09 16:23:55   5578s]     
[12/09 16:23:55   5578s]     Layer information for route type default_route_type_nonleaf:
[12/09 16:23:55   5578s]     
[12/09 16:23:55   5578s]     --------------------------------------------------------------------
[12/09 16:23:55   5578s]     Layer    Preferred    Route    Res.          Cap.          RC
[12/09 16:23:55   5578s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/09 16:23:55   5578s]     --------------------------------------------------------------------
[12/09 16:23:55   5578s]     M1       N            H          1.778         0.243         0.431
[12/09 16:23:55   5578s]     M2       N            V          1.400         0.267         0.374
[12/09 16:23:55   5578s]     M3       Y            H          1.400         0.267         0.374
[12/09 16:23:55   5578s]     M4       Y            V          1.400         0.267         0.374
[12/09 16:23:55   5578s]     M5       N            H          1.400         0.267         0.374
[12/09 16:23:55   5578s]     M6       N            V          1.400         0.267         0.374
[12/09 16:23:55   5578s]     M7       N            H          1.400         0.267         0.374
[12/09 16:23:55   5578s]     M8       N            V          0.055         0.293         0.016
[12/09 16:23:55   5578s]     M9       N            H          0.055         0.308         0.017
[12/09 16:23:55   5578s]     --------------------------------------------------------------------
[12/09 16:23:55   5578s]     
[12/09 16:23:55   5578s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/09 16:23:55   5578s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/09 16:23:55   5578s]     
[12/09 16:23:55   5578s]     Layer information for route type default_route_type_nonleaf:
[12/09 16:23:55   5578s]     
[12/09 16:23:55   5578s]     --------------------------------------------------------------------
[12/09 16:23:55   5578s]     Layer    Preferred    Route    Res.          Cap.          RC
[12/09 16:23:55   5578s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/09 16:23:55   5578s]     --------------------------------------------------------------------
[12/09 16:23:55   5578s]     M1       N            H          1.778         0.160         0.284
[12/09 16:23:55   5578s]     M2       N            V          1.400         0.174         0.244
[12/09 16:23:55   5578s]     M3       Y            H          1.400         0.174         0.244
[12/09 16:23:55   5578s]     M4       Y            V          1.400         0.174         0.244
[12/09 16:23:55   5578s]     M5       N            H          1.400         0.174         0.244
[12/09 16:23:55   5578s]     M6       N            V          1.400         0.174         0.244
[12/09 16:23:55   5578s]     M7       N            H          1.400         0.174         0.244
[12/09 16:23:55   5578s]     M8       N            V          0.055         0.208         0.011
[12/09 16:23:55   5578s]     M9       N            H          0.055         0.194         0.011
[12/09 16:23:55   5578s]     --------------------------------------------------------------------
[12/09 16:23:55   5578s]     
[12/09 16:23:55   5578s]     
[12/09 16:23:55   5578s]     Via selection for estimated routes (rule default):
[12/09 16:23:55   5578s]     
[12/09 16:23:55   5578s]     ------------------------------------------------------------
[12/09 16:23:55   5578s]     Layer    Via Cell    Res.     Cap.     RC       Top of Stack
[12/09 16:23:55   5578s]     Range                (Ohm)    (fF)     (fs)     Only
[12/09 16:23:55   5578s]     ------------------------------------------------------------
[12/09 16:23:55   5578s]     M1-M2    VIA1_V      1.500    0.000    0.000    false
[12/09 16:23:55   5578s]     M2-M3    VIA2_X      1.500    0.000    0.000    false
[12/09 16:23:55   5578s]     M3-M4    VIA3_X      1.500    0.000    0.000    false
[12/09 16:23:55   5578s]     M4-M5    VIA4_X      1.500    0.000    0.000    false
[12/09 16:23:55   5578s]     M5-M6    VIA5_X      1.500    0.000    0.000    false
[12/09 16:23:55   5578s]     M6-M7    VIA6_X      1.500    0.000    0.000    false
[12/09 16:23:55   5578s]     M7-M8    VIA7_X      0.220    0.000    0.000    false
[12/09 16:23:55   5578s]     M8-M9    VIA8_X      0.220    0.000    0.000    false
[12/09 16:23:55   5578s]     ------------------------------------------------------------
[12/09 16:23:55   5578s]     
[12/09 16:23:55   5578s]     Have 4 CPUs available for CTS. Selected algorithms will run multithreaded.
[12/09 16:23:55   5578s]     No ideal or dont_touch nets found in the clock tree
[12/09 16:23:55   5578s]     No dont_touch hnets found in the clock tree
[12/09 16:23:55   5578s]     
[12/09 16:23:55   5578s]     Total number of dont_touch hpins in the clock network: 2
[12/09 16:23:55   5578s]       Large numbers of dont_touch hpins may damage runtime and QoR.
[12/09 16:23:55   5578s]       Use report_ccopt_clock_tree_structure or the Clock Tree Debugger in unit delay mode to debug these.
[12/09 16:23:55   5578s]     
[12/09 16:23:55   5578s]     Summary of reasons for dont_touch hpins in the clock network:
[12/09 16:23:55   5578s]     
[12/09 16:23:55   5578s]     -----------------------
[12/09 16:23:55   5578s]     Reason            Count
[12/09 16:23:55   5578s]     -----------------------
[12/09 16:23:55   5578s]     sdc_constraint      2
[12/09 16:23:55   5578s]     -----------------------
[12/09 16:23:55   5578s]     
[12/09 16:23:55   5578s]     Total number of dont_touch hpins in the clock network with a physical location (typically partition pins): 0
[12/09 16:23:55   5578s]     
[12/09 16:23:55   5578s]     Summary of dont_touch hpins in the clock network representing physical hierarchy:
[12/09 16:23:55   5578s]     
[12/09 16:23:55   5578s]     ---------------------
[12/09 16:23:55   5578s]     Type            Count
[12/09 16:23:55   5578s]     ---------------------
[12/09 16:23:55   5578s]     ilm               0
[12/09 16:23:55   5578s]     partition         0
[12/09 16:23:55   5578s]     power_domain      0
[12/09 16:23:55   5578s]     fence             0
[12/09 16:23:55   5578s]     none              2
[12/09 16:23:55   5578s]     ---------------------
[12/09 16:23:55   5578s]     Total             2
[12/09 16:23:55   5578s]     ---------------------
[12/09 16:23:55   5578s]     
[12/09 16:23:55   5578s]     Checking for illegal sizes of clock logic instances...
[12/09 16:23:55   5578s]     Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/09 16:23:55   5578s]     
[12/09 16:23:55   5578s]     Filtering reasons for cell type: buffer
[12/09 16:23:55   5578s]     =======================================
[12/09 16:23:55   5578s]     
[12/09 16:23:55   5578s]     -------------------------------------------------------------------
[12/09 16:23:55   5578s]     Clock trees    Power domain    Reason              Library cells
[12/09 16:23:55   5578s]     -------------------------------------------------------------------
[12/09 16:23:55   5578s]     all            auto-default    Library trimming    { BUFX16BA10TR }
[12/09 16:23:55   5578s]     -------------------------------------------------------------------
[12/09 16:23:55   5578s]     
[12/09 16:23:55   5578s]     Filtering reasons for cell type: inverter
[12/09 16:23:55   5578s]     =========================================
[12/09 16:23:55   5578s]     
[12/09 16:23:55   5578s]     -------------------------------------------------------------------------------------------------------------------------------------
[12/09 16:23:55   5578s]     Clock trees    Power domain    Reason                         Library cells
[12/09 16:23:55   5578s]     -------------------------------------------------------------------------------------------------------------------------------------
[12/09 16:23:55   5578s]     all            auto-default    Library trimming               { INVX0P5BA10TR INVX0P6BA10TR INVX0P7BA10TR INVX0P8BA10TR INVX1P2BA10TR
[12/09 16:23:55   5578s]                                                                     INVX1P4BA10TR INVX1P7BA10TR INVX2P5BA10TR INVX3P5BA10TR }
[12/09 16:23:55   5578s]     all            auto-default    Unbalanced rise/fall delays    { INVX0P5MA10TR INVX0P6MA10TR INVX0P7MA10TR INVX0P8MA10TR INVX11MA10TR
[12/09 16:23:55   5578s]                                                                     INVX13MA10TR INVX16MA10TR INVX1MA10TR INVX1P2MA10TR INVX1P4MA10TR
[12/09 16:23:55   5578s]                                                                     INVX1P7MA10TR INVX2MA10TR INVX2P5MA10TR INVX3MA10TR INVX3P5MA10TR
[12/09 16:23:55   5578s]                                                                     INVX4MA10TR INVX5MA10TR INVX6MA10TR INVX7P5MA10TR INVX9MA10TR }
[12/09 16:23:55   5578s]     -------------------------------------------------------------------------------------------------------------------------------------
[12/09 16:23:55   5578s]     
[12/09 16:23:55   5578s]     
[12/09 16:23:55   5578s]     Validating CTS configuration done. (took cpu=0:00:03.9 real=0:00:04.5)
[12/09 16:23:56   5578s]     CCOpt configuration status: all checks passed.
[12/09 16:23:56   5578s]   Reconstructing clock tree datastructures, skew aware done.
[12/09 16:23:56   5578s] Initializing clock structures done.
[12/09 16:23:56   5578s] PRO...
[12/09 16:23:56   5578s]   PRO active optimizations:
[12/09 16:23:56   5578s]    - DRV fixing with sizing
[12/09 16:23:56   5578s]   
[12/09 16:23:56   5578s]   Detected clock skew data from CTS
[12/09 16:23:56   5578s]   Clock tree timing engine global stage delay update for slowDC:setup.late...
[12/09 16:23:56   5579s]   Clock tree timing engine global stage delay update for slowDC:setup.late done. (took cpu=0:00:01.0 real=0:00:00.6)
[12/09 16:23:57   5579s]   Clock DAG stats PRO initial state:
[12/09 16:23:57   5579s]     cell counts      : b=348, i=2, icg=0, nicg=1, l=4, total=355
[12/09 16:23:57   5579s]     misc counts      : r=4, pp=2
[12/09 16:23:57   5579s]     cell areas       : b=3594.400um^2, i=4.000um^2, icg=0.000um^2, nicg=12.800um^2, l=19.200um^2, total=3630.400um^2
[12/09 16:23:57   5579s]     cell capacitance : b=2.251pF, i=0.008pF, icg=0.000pF, nicg=0.009pF, l=0.022pF, total=2.291pF
[12/09 16:23:57   5579s]     sink capacitance : count=30705, total=26.736pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/09 16:23:57   5579s]     wire capacitance : top=0.000pF, trunk=1.502pF, leaf=16.161pF, total=17.663pF
[12/09 16:23:57   5579s]     wire lengths     : top=0.000um, trunk=11850.600um, leaf=122823.955um, total=134674.555um
[12/09 16:23:57   5579s]     hp wire lengths  : top=0.000um, trunk=9164.200um, leaf=29858.500um, total=39022.700um
[12/09 16:23:57   5579s]   Clock DAG net violations PRO initial state:
[12/09 16:23:57   5579s]     Remaining Transition : {count=1, worst=[0.252ns]} avg=0.252ns sd=0.000ns sum=0.252ns
[12/09 16:23:57   5579s]   Clock DAG primary half-corner transition distribution PRO initial state:
[12/09 16:23:57   5579s]     Trunk : target=0.118ns count=42 avg=0.069ns sd=0.031ns min=0.000ns max=0.117ns {18 <= 0.071ns, 12 <= 0.094ns, 8 <= 0.106ns, 2 <= 0.112ns, 2 <= 0.118ns}
[12/09 16:23:57   5579s]     Leaf  : target=0.118ns count=320 avg=0.093ns sd=0.018ns min=0.021ns max=0.370ns {15 <= 0.071ns, 175 <= 0.094ns, 129 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns} {0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.142ns, 0 <= 0.177ns, 1 > 0.177ns}
[12/09 16:23:57   5579s]   Clock DAG library cell distribution PRO initial state {count}:
[12/09 16:23:57   5579s]      Bufs: BUFX16MA10TR: 33 FRICGX13BA10TR: 2 FRICGX11BA10TR: 302 BUFX5BA10TR: 11 
[12/09 16:23:57   5579s]      Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
[12/09 16:23:57   5579s]     NICGs: AND2X11MA10TR: 1 
[12/09 16:23:57   5579s]    Logics: BUFZX6MA10TR: 1 NAND2X1P4BA10TR: 1 NOR2X2MA10TR: 1 NOR2X1P4MA10TR: 1 
[12/09 16:23:57   5579s]   Clock DAG hash PRO initial state: 16970672239639281469 531064422768222483
[12/09 16:23:57   5579s]   Clock DAG hash PRO initial state: 16970672239639281469 531064422768222483
[12/09 16:23:57   5579s]   Primary reporting skew groups PRO initial state:
[12/09 16:23:57   5579s]     skew_group default.my_clk/mode: unconstrained
[12/09 16:23:57   5579s]         min path sink: vproc_top_genblk4_vcache_way1/rline_o_reg_333_/CK
[12/09 16:23:57   5579s]         max path sink: vproc_top_u_core_u_ibex_core_cs_registers_i_mcycle_counter_i_counter_q_reg_40_/CK
[12/09 16:23:57   5580s]   Skew group summary PRO initial state:
[12/09 16:23:57   5580s]     skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.188, max=0.223, avg=0.212, sd=0.017], skew [0.035 vs 0.058], 100% {0.188, 0.223} (wid=0.056 ws=0.000) (gid=0.168 gs=0.035)
[12/09 16:23:57   5580s]     skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.223, max=0.223, avg=0.223, sd=0.000], skew [0.000 vs 0.058], 100% {0.223, 0.223} (wid=0.056 ws=0.000) (gid=0.168 gs=0.000)
[12/09 16:23:58   5580s]     skew_group my_clk/mode: insertion delay [min=0.455, max=0.512, avg=0.489, sd=0.011], skew [0.056 vs 0.058], 100% {0.455, 0.512} (wid=0.139 ws=0.089) (gid=0.446 gs=0.078)
[12/09 16:23:58   5580s]   Recomputing CTS skew targets...
[12/09 16:23:58   5580s]   Resolving skew group constraints...
[12/09 16:23:59   5581s]     Solving LP: 3 skew groups; 23 fragments, 37 fraglets and 38 vertices; 117 variables and 349 constraints; tolerance 1
[12/09 16:23:59   5581s]   Resolving skew group constraints done.
[12/09 16:23:59   5581s]   Recomputing CTS skew targets done. (took cpu=0:00:01.2 real=0:00:01.4)
[12/09 16:23:59   5581s]   PRO Fixing DRVs...
[12/09 16:23:59   5581s]     Clock DAG hash before 'PRO Fixing DRVs': 16970672239639281469 531064422768222483
[12/09 16:23:59   5581s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...Library trimming buffers in power domain auto-default and half-corner slowDC:setup.late removed 0 of 2 cells
[12/09 16:24:00   5581s]     Original list had 2 cells:
[12/09 16:24:00   5581s]     BUFX16MA10TR BUFX5BA10TR 
[12/09 16:24:00   5581s]     Library trimming was not able to trim any cells:
[12/09 16:24:00   5581s]     BUFX16MA10TR BUFX5BA10TR 
[12/09 16:24:00   5581s]     100% 
[12/09 16:24:00   5581s]     CCOpt-PRO: considered: 359, tested: 359, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 0
[12/09 16:24:00   5581s]     
[12/09 16:24:00   5581s]     PRO Statistics: Fix DRVs (cell sizing):
[12/09 16:24:00   5581s]     =======================================
[12/09 16:24:00   5581s]     
[12/09 16:24:00   5581s]     Cell changes by Net Type:
[12/09 16:24:00   5581s]     
[12/09 16:24:00   5581s]     -------------------------------------------------------------------------------------------------------------------
[12/09 16:24:00   5581s]     Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[12/09 16:24:00   5581s]     -------------------------------------------------------------------------------------------------------------------
[12/09 16:24:00   5581s]     top                0                    0           0            0                    0                  0
[12/09 16:24:00   5581s]     trunk              0                    0           0            0                    0                  0
[12/09 16:24:00   5581s]     leaf               1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
[12/09 16:24:00   5581s]     -------------------------------------------------------------------------------------------------------------------
[12/09 16:24:00   5581s]     Total              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
[12/09 16:24:00   5581s]     -------------------------------------------------------------------------------------------------------------------
[12/09 16:24:00   5581s]     
[12/09 16:24:00   5581s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 0.000um^2 (0.000%)
[12/09 16:24:00   5581s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[12/09 16:24:00   5581s]     
[12/09 16:24:00   5582s]     Clock DAG stats after 'PRO Fixing DRVs':
[12/09 16:24:00   5582s]       cell counts      : b=348, i=2, icg=0, nicg=1, l=4, total=355
[12/09 16:24:00   5582s]       misc counts      : r=4, pp=2
[12/09 16:24:00   5582s]       cell areas       : b=3594.400um^2, i=4.000um^2, icg=0.000um^2, nicg=12.800um^2, l=19.200um^2, total=3630.400um^2
[12/09 16:24:00   5582s]       cell capacitance : b=2.251pF, i=0.008pF, icg=0.000pF, nicg=0.009pF, l=0.022pF, total=2.291pF
[12/09 16:24:00   5582s]       sink capacitance : count=30705, total=26.736pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/09 16:24:00   5582s]       wire capacitance : top=0.000pF, trunk=1.502pF, leaf=16.161pF, total=17.663pF
[12/09 16:24:00   5582s]       wire lengths     : top=0.000um, trunk=11850.600um, leaf=122823.955um, total=134674.555um
[12/09 16:24:00   5582s]       hp wire lengths  : top=0.000um, trunk=9164.200um, leaf=29858.500um, total=39022.700um
[12/09 16:24:00   5582s]     Clock DAG net violations after 'PRO Fixing DRVs':
[12/09 16:24:00   5582s]       Remaining Transition : {count=1, worst=[0.252ns]} avg=0.252ns sd=0.000ns sum=0.252ns
[12/09 16:24:00   5582s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[12/09 16:24:00   5582s]       Trunk : target=0.118ns count=42 avg=0.069ns sd=0.031ns min=0.000ns max=0.117ns {18 <= 0.071ns, 12 <= 0.094ns, 8 <= 0.106ns, 2 <= 0.112ns, 2 <= 0.118ns}
[12/09 16:24:00   5582s]       Leaf  : target=0.118ns count=320 avg=0.093ns sd=0.018ns min=0.021ns max=0.370ns {15 <= 0.071ns, 175 <= 0.094ns, 129 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns} {0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.142ns, 0 <= 0.177ns, 1 > 0.177ns}
[12/09 16:24:00   5582s]     Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
[12/09 16:24:00   5582s]        Bufs: BUFX16MA10TR: 33 FRICGX13BA10TR: 2 FRICGX11BA10TR: 302 BUFX5BA10TR: 11 
[12/09 16:24:00   5582s]        Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
[12/09 16:24:00   5582s]       NICGs: AND2X11MA10TR: 1 
[12/09 16:24:00   5582s]      Logics: BUFZX6MA10TR: 1 NAND2X1P4BA10TR: 1 NOR2X2MA10TR: 1 NOR2X1P4MA10TR: 1 
[12/09 16:24:00   5582s]     Clock DAG hash after 'PRO Fixing DRVs': 16970672239639281469 531064422768222483
[12/09 16:24:00   5582s]     Clock DAG hash after 'PRO Fixing DRVs': 16970672239639281469 531064422768222483
[12/09 16:24:00   5582s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[12/09 16:24:00   5582s]       skew_group default.my_clk/mode: unconstrained
[12/09 16:24:00   5582s]           min path sink: vproc_top_genblk4_vcache_way1/rline_o_reg_333_/CK
[12/09 16:24:00   5582s]           max path sink: vproc_top_u_core_u_ibex_core_cs_registers_i_mcycle_counter_i_counter_q_reg_40_/CK
[12/09 16:24:00   5582s]     Skew group summary after 'PRO Fixing DRVs':
[12/09 16:24:00   5582s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.188, max=0.223], skew [0.035 vs 0.058]
[12/09 16:24:00   5582s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.223, max=0.223], skew [0.000 vs 0.058]
[12/09 16:24:00   5582s]       skew_group my_clk/mode: insertion delay [min=0.455, max=0.512], skew [0.056 vs 0.058]
[12/09 16:24:00   5582s]     Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/09 16:24:00   5582s]   PRO Fixing DRVs done. (took cpu=0:00:00.7 real=0:00:01.0)
[12/09 16:24:00   5582s]   
[12/09 16:24:00   5582s]   Slew Diagnostics: After DRV fixing
[12/09 16:24:00   5582s]   ==================================
[12/09 16:24:00   5582s]   
[12/09 16:24:00   5582s]   Global Causes:
[12/09 16:24:00   5582s]   
[12/09 16:24:00   5582s]   -------------------------------------
[12/09 16:24:00   5582s]   Cause
[12/09 16:24:00   5582s]   -------------------------------------
[12/09 16:24:00   5582s]   DRV fixing with buffering is disabled
[12/09 16:24:00   5582s]   -------------------------------------
[12/09 16:24:00   5582s]   
[12/09 16:24:00   5582s]   Top 5 overslews:
[12/09 16:24:00   5582s]   
[12/09 16:24:00   5582s]   -----------------------------------------------------------------------------
[12/09 16:24:00   5582s]   Overslew    Causes                                        Driving Pin
[12/09 16:24:00   5582s]   -----------------------------------------------------------------------------
[12/09 16:24:00   5582s]   0.252ns     Inst already optimally sized (BUFX5BA10TR)    CTS_ccl_buf_00313/Y
[12/09 16:24:00   5582s]   -----------------------------------------------------------------------------
[12/09 16:24:00   5582s]   
[12/09 16:24:00   5582s]   Slew diagnostics counts from the 1 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[12/09 16:24:00   5582s]   
[12/09 16:24:00   5582s]   ------------------------------------------
[12/09 16:24:00   5582s]   Cause                           Occurences
[12/09 16:24:00   5582s]   ------------------------------------------
[12/09 16:24:00   5582s]   Inst already optimally sized        1
[12/09 16:24:00   5582s]   ------------------------------------------
[12/09 16:24:00   5582s]   
[12/09 16:24:00   5582s]   Violation diagnostics counts from the 1 nodes that have violations:
[12/09 16:24:00   5582s]   
[12/09 16:24:00   5582s]   ------------------------------------------
[12/09 16:24:00   5582s]   Cause                           Occurences
[12/09 16:24:00   5582s]   ------------------------------------------
[12/09 16:24:00   5582s]   Inst already optimally sized        1
[12/09 16:24:00   5582s]   ------------------------------------------
[12/09 16:24:00   5582s]   
[12/09 16:24:00   5582s]   Reconnecting optimized routes...
[12/09 16:24:01   5582s]   Reconnecting optimized routes done. (took cpu=0:00:00.2 real=0:00:00.4)
[12/09 16:24:01   5582s]   Set dirty flag on 0 instances, 0 nets
[12/09 16:24:01   5582s]   Clock tree timing engine global stage delay update for slowDC:setup.late...
[12/09 16:24:01   5582s] End AAE Lib Interpolated Model. (MEM=4029.62 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/09 16:24:01   5583s]   Clock tree timing engine global stage delay update for slowDC:setup.late done. (took cpu=0:00:01.0 real=0:00:00.8)
[12/09 16:24:02   5583s]   Clock DAG stats PRO final:
[12/09 16:24:02   5583s]     cell counts      : b=348, i=2, icg=0, nicg=1, l=4, total=355
[12/09 16:24:02   5583s]     misc counts      : r=4, pp=2
[12/09 16:24:02   5583s]     cell areas       : b=3594.400um^2, i=4.000um^2, icg=0.000um^2, nicg=12.800um^2, l=19.200um^2, total=3630.400um^2
[12/09 16:24:02   5583s]     cell capacitance : b=2.251pF, i=0.008pF, icg=0.000pF, nicg=0.009pF, l=0.022pF, total=2.291pF
[12/09 16:24:02   5583s]     sink capacitance : count=30705, total=26.736pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/09 16:24:02   5583s]     wire capacitance : top=0.000pF, trunk=1.502pF, leaf=16.161pF, total=17.663pF
[12/09 16:24:02   5583s]     wire lengths     : top=0.000um, trunk=11850.600um, leaf=122823.955um, total=134674.555um
[12/09 16:24:02   5583s]     hp wire lengths  : top=0.000um, trunk=9164.200um, leaf=29858.500um, total=39022.700um
[12/09 16:24:02   5583s]   Clock DAG net violations PRO final:
[12/09 16:24:02   5583s]     Remaining Transition : {count=1, worst=[0.252ns]} avg=0.252ns sd=0.000ns sum=0.252ns
[12/09 16:24:02   5583s]   Clock DAG primary half-corner transition distribution PRO final:
[12/09 16:24:02   5583s]     Trunk : target=0.118ns count=42 avg=0.069ns sd=0.031ns min=0.000ns max=0.117ns {18 <= 0.071ns, 12 <= 0.094ns, 8 <= 0.106ns, 2 <= 0.112ns, 2 <= 0.118ns}
[12/09 16:24:02   5583s]     Leaf  : target=0.118ns count=320 avg=0.093ns sd=0.018ns min=0.021ns max=0.370ns {15 <= 0.071ns, 175 <= 0.094ns, 129 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns} {0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.142ns, 0 <= 0.177ns, 1 > 0.177ns}
[12/09 16:24:02   5583s]   Clock DAG library cell distribution PRO final {count}:
[12/09 16:24:02   5583s]      Bufs: BUFX16MA10TR: 33 FRICGX13BA10TR: 2 FRICGX11BA10TR: 302 BUFX5BA10TR: 11 
[12/09 16:24:02   5583s]      Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
[12/09 16:24:02   5583s]     NICGs: AND2X11MA10TR: 1 
[12/09 16:24:02   5583s]    Logics: BUFZX6MA10TR: 1 NAND2X1P4BA10TR: 1 NOR2X2MA10TR: 1 NOR2X1P4MA10TR: 1 
[12/09 16:24:02   5583s]   Clock DAG hash PRO final: 16970672239639281469 531064422768222483
[12/09 16:24:03   5584s]   Clock DAG hash PRO final: 16970672239639281469 531064422768222483
[12/09 16:24:03   5584s]   Primary reporting skew groups PRO final:
[12/09 16:24:03   5584s]     skew_group default.my_clk/mode: unconstrained
[12/09 16:24:03   5584s]         min path sink: vproc_top_genblk4_vcache_way1/rline_o_reg_333_/CK
[12/09 16:24:03   5584s]         max path sink: vproc_top_u_core_u_ibex_core_cs_registers_i_mcycle_counter_i_counter_q_reg_40_/CK
[12/09 16:24:04   5584s]   Skew group summary PRO final:
[12/09 16:24:04   5584s]     skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.188, max=0.223, avg=0.212, sd=0.017], skew [0.035 vs 0.058], 100% {0.188, 0.223} (wid=0.056 ws=0.000) (gid=0.168 gs=0.035)
[12/09 16:24:04   5584s]     skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.223, max=0.223, avg=0.223, sd=0.000], skew [0.000 vs 0.058], 100% {0.223, 0.223} (wid=0.056 ws=0.000) (gid=0.168 gs=0.000)
[12/09 16:24:04   5584s]     skew_group my_clk/mode: insertion delay [min=0.455, max=0.512, avg=0.489, sd=0.011], skew [0.056 vs 0.058], 100% {0.455, 0.512} (wid=0.139 ws=0.089) (gid=0.446 gs=0.078)
[12/09 16:24:04   5584s] PRO done.
[12/09 16:24:04   5584s] Restoring CTS place status for unmodified clock tree cells and sinks.
[12/09 16:24:04   5584s] numClockCells = 365, numClockCellsFixed = 0, numClockCellsRestored = 355, numClockLatches = 1, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[12/09 16:24:05   5585s] Net route status summary:
[12/09 16:24:05   5585s]   Clock:       359 (unrouted=0, trialRouted=0, noStatus=0, routed=359, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/09 16:24:05   5585s]   Non-clock: 157678 (unrouted=2482, trialRouted=0, noStatus=0, routed=155196, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2482, (crossesIlmBoundary AND tooFewTerms=0)])
[12/09 16:24:05   5585s] Updating delays...
[12/09 16:24:07   5586s] Updating delays done.
[12/09 16:24:07   5586s] PRO done. (took cpu=0:00:13.6 real=0:00:17.4)
[12/09 16:24:07   5586s] Leaving CCOpt scope - Cleaning up placement interface...
[12/09 16:24:07   5586s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:4302.9M, EPOCH TIME: 1670624647.179260
[12/09 16:24:07   5586s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.039, REAL:0.060, MEM:3946.9M, EPOCH TIME: 1670624647.239598
[12/09 16:24:07   5586s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.1)
[12/09 16:24:07   5586s] *** ClockDrv #1 [finish] : cpu/real = 0:00:14.2/0:00:18.1 (0.8), totSession cpu/real = 1:33:06.7/1:11:16.8 (1.3), mem = 3916.4M
[12/09 16:24:07   5586s] 
[12/09 16:24:07   5586s] =============================================================================================
[12/09 16:24:07   5586s]  Step TAT Report for ClockDrv #1                                                21.10-p004_1
[12/09 16:24:07   5586s] =============================================================================================
[12/09 16:24:07   5586s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/09 16:24:07   5586s] ---------------------------------------------------------------------------------------------
[12/09 16:24:07   5586s] [ PostCommitDelayUpdate  ]      1   0:00:00.5  (   2.7 % )     0:00:01.3 /  0:00:01.3    1.0
[12/09 16:24:07   5586s] [ IncrDelayCalc          ]      8   0:00:00.8  (   4.3 % )     0:00:00.8 /  0:00:01.0    1.3
[12/09 16:24:07   5586s] [ MISC                   ]          0:00:16.8  (  92.9 % )     0:00:16.8 /  0:00:12.9    0.8
[12/09 16:24:07   5586s] ---------------------------------------------------------------------------------------------
[12/09 16:24:07   5586s]  ClockDrv #1 TOTAL                  0:00:18.1  ( 100.0 % )     0:00:18.1 /  0:00:14.2    0.8
[12/09 16:24:07   5586s] ---------------------------------------------------------------------------------------------
[12/09 16:24:07   5586s] 
[12/09 16:24:12   5592s] **INFO: Start fixing DRV (Mem = 3804.38M) ...
[12/09 16:24:12   5592s] Begin: GigaOpt DRV Optimization
[12/09 16:24:12   5592s] Glitch fixing enabled
[12/09 16:24:12   5592s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -max_fanout -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 4  -glitch
[12/09 16:24:12   5592s] *** DrvOpt #8 [begin] : totSession cpu/real = 1:33:12.3/1:11:22.3 (1.3), mem = 3804.4M
[12/09 16:24:13   5592s] Info: 15 top-level, potential tri-state nets excluded from IPO operation.
[12/09 16:24:14   5593s] Info: 359 clock nets excluded from IPO operation.
[12/09 16:24:14   5593s] End AAE Lib Interpolated Model. (MEM=3804.38 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/09 16:24:14   5593s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1318001.17
[12/09 16:24:14   5593s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/09 16:24:14   5593s] ### Creating PhyDesignMc. totSessionCpu=1:33:13 mem=3804.4M
[12/09 16:24:14   5593s] OPERPROF: Starting DPlace-Init at level 1, MEM:3804.4M, EPOCH TIME: 1670624654.364160
[12/09 16:24:14   5593s] z: 2, totalTracks: 1
[12/09 16:24:14   5593s] z: 4, totalTracks: 1
[12/09 16:24:14   5593s] z: 6, totalTracks: 1
[12/09 16:24:14   5593s] z: 8, totalTracks: 1
[12/09 16:24:14   5593s] #spOpts: VtWidth mergeVia=F 
[12/09 16:24:14   5593s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3804.4M, EPOCH TIME: 1670624654.516536
[12/09 16:24:14   5593s] 
[12/09 16:24:14   5593s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/09 16:24:14   5593s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.109, REAL:0.113, MEM:3804.4M, EPOCH TIME: 1670624654.629505
[12/09 16:24:14   5593s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3804.4MB).
[12/09 16:24:14   5593s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.299, REAL:0.338, MEM:3804.4M, EPOCH TIME: 1670624654.702457
[12/09 16:24:16   5595s] TotalInstCnt at PhyDesignMc Initialization: 154,532
[12/09 16:24:16   5595s] ### Creating PhyDesignMc, finished. totSessionCpu=1:33:15 mem=3805.4M
[12/09 16:24:16   5595s] #optDebug: Start CG creation (mem=3805.4M)
[12/09 16:24:16   5595s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 2.000000 defLenToSkip 14.000000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 14.000000 
[12/09 16:24:16   5595s] (cpu=0:00:00.2, mem=3898.3M)
[12/09 16:24:16   5595s]  ...processing cgPrt (cpu=0:00:00.2, mem=3898.3M)
[12/09 16:24:16   5595s]  ...processing cgEgp (cpu=0:00:00.2, mem=3898.3M)
[12/09 16:24:16   5595s]  ...processing cgPbk (cpu=0:00:00.2, mem=3898.3M)
[12/09 16:24:16   5595s]  ...processing cgNrb(cpu=0:00:00.2, mem=3898.3M)
[12/09 16:24:16   5595s]  ...processing cgObs (cpu=0:00:00.2, mem=3898.3M)
[12/09 16:24:16   5595s]  ...processing cgCon (cpu=0:00:00.2, mem=3898.3M)
[12/09 16:24:16   5595s]  ...processing cgPdm (cpu=0:00:00.2, mem=3898.3M)
[12/09 16:24:16   5595s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=3898.3M)
[12/09 16:24:16   5595s] ### Creating RouteCongInterface, started
[12/09 16:24:16   5595s] ### Creating LA Mngr. totSessionCpu=1:33:15 mem=3898.3M
[12/09 16:24:16   5595s] ### Creating LA Mngr, finished. totSessionCpu=1:33:15 mem=3898.3M
[12/09 16:24:17   5596s] ### Creating RouteCongInterface, finished
[12/09 16:24:17   5596s] 
[12/09 16:24:17   5596s] Creating Lib Analyzer ...
[12/09 16:24:17   5596s] 
[12/09 16:24:17   5596s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/09 16:24:17   5596s] Summary for sequential cells identification: 
[12/09 16:24:17   5596s]   Identified SBFF number: 148
[12/09 16:24:17   5596s]   Identified MBFF number: 0
[12/09 16:24:17   5596s]   Identified SB Latch number: 0
[12/09 16:24:17   5596s]   Identified MB Latch number: 0
[12/09 16:24:17   5596s]   Not identified SBFF number: 0
[12/09 16:24:17   5596s]   Not identified MBFF number: 0
[12/09 16:24:17   5596s]   Not identified SB Latch number: 0
[12/09 16:24:17   5596s]   Not identified MB Latch number: 0
[12/09 16:24:17   5596s]   Number of sequential cells which are not FFs: 106
[12/09 16:24:17   5596s]  Visiting view : slowView
[12/09 16:24:17   5596s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/09 16:24:17   5596s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/09 16:24:17   5596s]  Visiting view : fastView
[12/09 16:24:17   5596s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/09 16:24:17   5596s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/09 16:24:17   5596s] TLC MultiMap info (StdDelay):
[12/09 16:24:17   5596s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/09 16:24:17   5596s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/09 16:24:17   5596s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/09 16:24:17   5596s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/09 16:24:17   5596s]  Setting StdDelay to: 15.6ps
[12/09 16:24:17   5596s] 
[12/09 16:24:17   5596s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/09 16:24:17   5596s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/09 16:24:17   5596s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/09 16:24:17   5596s] Total number of usable buffers from Lib Analyzer: 40 ( BUFX1MA10TR BUFX1BA10TR BUFHX1MA10TR BUFHX0P8MA10TR BUFX2MA10TR BUFX2BA10TR BUFX1P7MA10TR BUFHX1P7MA10TR BUFX3MA10TR BUFX3BA10TR BUFX2P5MA10TR BUFHX2MA10TR BUFHX3MA10TR BUFHX2P5MA10TR BUFX4MA10TR BUFX4BA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR BUFHX6MA10TR BUFX7P5MA10TR BUFX7P5BA10TR FRICGX6BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR FRICGX7P5BA10TR BUFX11MA10TR BUFX11BA10TR BUFHX9MA10TR BUFX13MA10TR BUFX13BA10TR BUFHX11MA10TR BUFX16MA10TR BUFX16BA10TR BUFHX13MA10TR BUFHX16MA10TR)
[12/09 16:24:17   5596s] Total number of usable inverters from Lib Analyzer: 28 ( INVX1MA10TR INVX1BA10TR INVX0P8BA10TR INVX0P6BA10TR INVX2MA10TR INVX2BA10TR INVX1P7BA10TR INVX1P4BA10TR INVX3MA10TR INVX3BA10TR INVX2P5BA10TR INVX4MA10TR INVX4BA10TR INVX3P5BA10TR INVX5MA10TR INVX5BA10TR INVX6MA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9MA10TR INVX9BA10TR INVX11MA10TR INVX11BA10TR INVX13MA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/09 16:24:17   5596s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/09 16:24:17   5596s] 
[12/09 16:24:17   5596s] {RT default_rc_corner 0 6 6 0}
[12/09 16:24:19   5598s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:33:18 mem=3898.3M
[12/09 16:24:19   5598s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:33:18 mem=3898.3M
[12/09 16:24:19   5598s] Creating Lib Analyzer, finished. 
[12/09 16:24:22   5600s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
[12/09 16:24:22   5600s] **INFO: Disabling fanout fix in postRoute stage.
[12/09 16:24:22   5600s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4049.0M, EPOCH TIME: 1670624662.566216
[12/09 16:24:22   5600s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.004, REAL:0.004, MEM:4049.0M, EPOCH TIME: 1670624662.570226
[12/09 16:24:26   5603s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/09 16:24:26   5603s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[12/09 16:24:26   5603s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/09 16:24:26   5603s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/09 16:24:26   5603s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/09 16:24:26   5603s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/09 16:24:27   5605s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/09 16:24:27   5605s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/09 16:24:31   5607s] |    12|    29|    -1.20|    12|    23|    -0.14|     0|     0|     0|     0|     0|     0|    25.92|     0.00|       0|       0|       0| 94.92%|          |         |
[12/09 16:24:31   5608s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/09 16:24:31   5608s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/09 16:24:31   5608s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/09 16:24:32   5608s] |    11|    28|    -1.20|    11|    22|    -0.14|     0|     0|     0|     0|     0|     0|    25.92|     0.00|       0|       0|       1| 94.92%| 0:00:00.0|  4197.7M|
[12/09 16:24:32   5608s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/09 16:24:33   5608s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/09 16:24:33   5608s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/09 16:24:33   5609s] |    11|    28|    -1.18|    11|    22|    -0.14|     0|     0|     0|     0|     0|     0|    25.92|     0.00|       0|       0|       0| 94.92%| 0:00:01.0|  4197.7M|
[12/09 16:24:33   5609s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/09 16:24:33   5609s] 
[12/09 16:24:33   5609s] ###############################################################################
[12/09 16:24:33   5609s] #
[12/09 16:24:33   5609s] #  Large fanout net report:  
[12/09 16:24:33   5609s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[12/09 16:24:33   5609s] #     - current density: 94.92
[12/09 16:24:33   5609s] #
[12/09 16:24:33   5609s] #  List of high fanout nets:
[12/09 16:24:33   5609s] #
[12/09 16:24:33   5609s] ###############################################################################
[12/09 16:24:33   5609s] 
[12/09 16:24:33   5609s] 
[12/09 16:24:33   5609s] =======================================================================
[12/09 16:24:33   5609s]                 Reasons for remaining drv violations
[12/09 16:24:33   5609s] =======================================================================
[12/09 16:24:33   5609s] *info: Total 11 net(s) have violations which can't be fixed by DRV optimization.
[12/09 16:24:33   5609s] 
[12/09 16:24:33   5609s] MultiBuffering failure reasons
[12/09 16:24:33   5609s] ------------------------------------------------
[12/09 16:24:33   5609s] *info:    11 net(s): Could not be fixed because it is multi driver net.
[12/09 16:24:33   5609s] 
[12/09 16:24:33   5609s] 
[12/09 16:24:33   5609s] *** Finish DRV Fixing (cpu=0:00:09.1 real=0:00:11.0 mem=4197.7M) ***
[12/09 16:24:33   5609s] 
[12/09 16:24:33   5609s] Begin: glitch net info
[12/09 16:24:34   5609s] glitch slack range: number of glitch nets
[12/09 16:24:34   5609s] glitch slack < -0.32 : 0
[12/09 16:24:34   5609s] -0.32 < glitch slack < -0.28 : 0
[12/09 16:24:34   5609s] -0.28 < glitch slack < -0.24 : 0
[12/09 16:24:34   5609s] -0.24 < glitch slack < -0.2 : 0
[12/09 16:24:34   5609s] -0.2 < glitch slack < -0.16 : 0
[12/09 16:24:34   5609s] -0.16 < glitch slack < -0.12 : 0
[12/09 16:24:34   5609s] -0.12 < glitch slack < -0.08 : 0
[12/09 16:24:34   5609s] -0.08 < glitch slack < -0.04 : 0
[12/09 16:24:34   5609s] -0.04 < glitch slack : 0
[12/09 16:24:34   5609s] End: glitch net info
[12/09 16:24:34   5610s] Total-nets :: 155555, Stn-nets :: 0, ratio :: 0 %
[12/09 16:24:34   5610s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4105.8M, EPOCH TIME: 1670624674.577794
[12/09 16:24:34   5610s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.031, REAL:0.036, MEM:3933.8M, EPOCH TIME: 1670624674.613834
[12/09 16:24:34   5610s] TotalInstCnt at PhyDesignMc Destruction: 154,532
[12/09 16:24:34   5610s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1318001.17
[12/09 16:24:34   5610s] *** DrvOpt #8 [finish] : cpu/real = 0:00:17.8/0:00:21.8 (0.8), totSession cpu/real = 1:33:30.1/1:11:44.1 (1.3), mem = 3933.8M
[12/09 16:24:34   5610s] 
[12/09 16:24:34   5610s] =============================================================================================
[12/09 16:24:34   5610s]  Step TAT Report for DrvOpt #8                                                  21.10-p004_1
[12/09 16:24:34   5610s] =============================================================================================
[12/09 16:24:34   5610s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/09 16:24:34   5610s] ---------------------------------------------------------------------------------------------
[12/09 16:24:34   5610s] [ SlackTraversorInit     ]      1   0:00:03.0  (  13.9 % )     0:00:03.0 /  0:00:02.2    0.7
[12/09 16:24:34   5610s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[12/09 16:24:34   5610s] [ LibAnalyzerInit        ]      1   0:00:02.0  (   9.3 % )     0:00:02.0 /  0:00:01.7    0.9
[12/09 16:24:34   5610s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/09 16:24:34   5610s] [ PlacerInterfaceInit    ]      1   0:00:01.7  (   7.7 % )     0:00:01.7 /  0:00:01.9    1.2
[12/09 16:24:34   5610s] [ RouteCongInterfaceInit ]      1   0:00:01.0  (   4.8 % )     0:00:01.0 /  0:00:00.9    0.9
[12/09 16:24:34   5610s] [ SteinerInterfaceInit   ]      1   0:00:00.3  (   1.4 % )     0:00:00.3 /  0:00:00.2    0.7
[12/09 16:24:34   5610s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    0.6
[12/09 16:24:34   5610s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/09 16:24:34   5610s] [ OptEval                ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[12/09 16:24:34   5610s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/09 16:24:34   5610s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/09 16:24:34   5610s] [ IncrDelayCalc          ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/09 16:24:34   5610s] [ AAESlewUpdate          ]      1   0:00:00.5  (   2.4 % )     0:00:00.5 /  0:00:00.3    0.6
[12/09 16:24:34   5610s] [ DrvFindVioNets         ]      3   0:00:01.6  (   7.1 % )     0:00:01.6 /  0:00:01.9    1.3
[12/09 16:24:34   5610s] [ DrvComputeSummary      ]      3   0:00:05.4  (  25.0 % )     0:00:05.4 /  0:00:03.9    0.7
[12/09 16:24:34   5610s] [ ReportGlitchViolation  ]      1   0:00:00.6  (   2.8 % )     0:00:00.6 /  0:00:00.4    0.7
[12/09 16:24:34   5610s] [ IncrTimingUpdate       ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.0    0.0
[12/09 16:24:34   5610s] [ MISC                   ]          0:00:05.5  (  25.1 % )     0:00:05.5 /  0:00:03.9    0.7
[12/09 16:24:34   5610s] ---------------------------------------------------------------------------------------------
[12/09 16:24:34   5610s]  DrvOpt #8 TOTAL                    0:00:21.8  ( 100.0 % )     0:00:21.8 /  0:00:17.8    0.8
[12/09 16:24:34   5610s] ---------------------------------------------------------------------------------------------
[12/09 16:24:34   5610s] 
[12/09 16:24:34   5610s] Running refinePlace -preserveRouting true -hardFence false
[12/09 16:24:34   5610s] Enhanced MH flow has been turned off for floorplan mode.
[12/09 16:24:34   5610s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3933.8M, EPOCH TIME: 1670624674.627988
[12/09 16:24:34   5610s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3933.8M, EPOCH TIME: 1670624674.628064
[12/09 16:24:34   5610s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3933.8M, EPOCH TIME: 1670624674.628111
[12/09 16:24:34   5610s] z: 2, totalTracks: 1
[12/09 16:24:34   5610s] z: 4, totalTracks: 1
[12/09 16:24:34   5610s] z: 6, totalTracks: 1
[12/09 16:24:34   5610s] z: 8, totalTracks: 1
[12/09 16:24:34   5610s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3933.8M, EPOCH TIME: 1670624674.909314
[12/09 16:24:35   5610s] 
[12/09 16:24:35   5610s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/09 16:24:35   5610s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.159, REAL:0.254, MEM:3933.8M, EPOCH TIME: 1670624675.163335
[12/09 16:24:35   5610s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=3933.8MB).
[12/09 16:24:35   5610s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.352, REAL:0.590, MEM:3933.8M, EPOCH TIME: 1670624675.217820
[12/09 16:24:35   5610s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.353, REAL:0.590, MEM:3933.8M, EPOCH TIME: 1670624675.217853
[12/09 16:24:35   5610s] TDRefine: refinePlace mode is spiral
[12/09 16:24:35   5610s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1318001.14
[12/09 16:24:35   5610s] OPERPROF:   Starting RefinePlace at level 2, MEM:3933.8M, EPOCH TIME: 1670624675.217982
[12/09 16:24:35   5610s] *** Starting refinePlace (1:33:30 mem=3933.8M) ***
[12/09 16:24:35   5610s] Total net bbox length = 2.653e+06 (1.434e+06 1.219e+06) (ext = 2.003e+04)
[12/09 16:24:35   5610s] 
[12/09 16:24:35   5610s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/09 16:24:35   5610s] **WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
[12/09 16:24:35   5610s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[12/09 16:24:35   5610s] Type 'man IMPSP-5140' for more detail.
[12/09 16:24:35   5610s] **WARN: (IMPSP-315):	Found 166532 instances insts with no PG Term connections.
[12/09 16:24:35   5610s] Type 'man IMPSP-315' for more detail.
[12/09 16:24:35   5610s] (I)      Default power domain name = toplevel_498
[12/09 16:24:35   5610s] .Default power domain name = toplevel_498
[12/09 16:24:35   5610s] .OPERPROF:     Starting RefinePlace2 at level 3, MEM:3937.3M, EPOCH TIME: 1670624675.662948
[12/09 16:24:35   5610s] Starting refinePlace ...
[12/09 16:24:35   5610s] Default power domain name = toplevel_498
[12/09 16:24:35   5610s] .One DDP V2 for no tweak run.
[12/09 16:24:35   5610s] Default power domain name = toplevel_498
[12/09 16:24:35   5610s] .  Spread Effort: high, post-route mode, useDDP on.
[12/09 16:24:36   5611s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.6, real=0:00:01.0, mem=3987.7MB) @(1:33:31 - 1:33:31).
[12/09 16:24:36   5611s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/09 16:24:36   5611s] wireLenOptFixPriorityInst 30701 inst fixed
[12/09 16:24:37   5612s] 
[12/09 16:24:37   5612s] Running Spiral MT with 4 threads  fetchWidth=400 
[12/09 16:24:44   5615s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/09 16:24:44   5615s] [CPU] RefinePlace/Spiral (cpu=0:00:00.9, real=0:00:00.0)
[12/09 16:24:44   5615s] [CPU] RefinePlace/Commit (cpu=0:00:02.2, real=0:00:07.0), EEQ(cpu=0:00:00.0, real=0:00:01.0), MTComit(cpu=0:00:02.2, real=0:00:06.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/09 16:24:44   5615s] [CPU] RefinePlace/Legalization (cpu=0:00:03.9, real=0:00:08.0, mem=3989.1MB) @(1:33:31 - 1:33:35).
[12/09 16:24:44   5615s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/09 16:24:44   5615s] 	Runtime: CPU: 0:00:04.7 REAL: 0:00:09.0 MEM: 3989.1MB
[12/09 16:24:44   5615s] Statistics of distance of Instance movement in refine placement:
[12/09 16:24:44   5615s]   maximum (X+Y) =         0.00 um
[12/09 16:24:44   5615s]   mean    (X+Y) =         0.00 um
[12/09 16:24:44   5615s] Summary Report:
[12/09 16:24:44   5615s] Instances move: 0 (out of 154174 movable)
[12/09 16:24:44   5615s] Instances flipped: 0
[12/09 16:24:44   5615s] Mean displacement: 0.00 um
[12/09 16:24:44   5615s] Max displacement: 0.00 um 
[12/09 16:24:44   5615s] Total instances moved : 0
[12/09 16:24:44   5615s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:4.711, REAL:9.117, MEM:3989.1M, EPOCH TIME: 1670624684.780183
[12/09 16:24:44   5615s] Total net bbox length = 2.653e+06 (1.434e+06 1.219e+06) (ext = 2.003e+04)
[12/09 16:24:44   5615s] Runtime: CPU: 0:00:05.1 REAL: 0:00:09.0 MEM: 3989.1MB
[12/09 16:24:44   5615s] [CPU] RefinePlace/total (cpu=0:00:05.1, real=0:00:09.0, mem=3989.1MB) @(1:33:30 - 1:33:35).
[12/09 16:24:44   5615s] *** Finished refinePlace (1:33:36 mem=3989.1M) ***
[12/09 16:24:44   5615s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1318001.14
[12/09 16:24:44   5615s] OPERPROF:   Finished RefinePlace at level 2, CPU:5.152, REAL:9.685, MEM:3989.1M, EPOCH TIME: 1670624684.903440
[12/09 16:24:44   5615s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3989.1M, EPOCH TIME: 1670624684.903486
[12/09 16:24:44   5615s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.030, REAL:0.031, MEM:3948.1M, EPOCH TIME: 1670624684.934128
[12/09 16:24:44   5615s] OPERPROF: Finished RefinePlace2 at level 1, CPU:5.535, REAL:10.306, MEM:3948.1M, EPOCH TIME: 1670624684.934255
[12/09 16:24:44   5615s] End: GigaOpt DRV Optimization
[12/09 16:24:44   5615s] **optDesign ... cpu = 0:04:57, real = 0:05:10, mem = 3524.5M, totSessionCpu=1:33:36 **
[12/09 16:24:44   5615s] *info:
[12/09 16:24:44   5615s] **INFO: Completed fixing DRV (CPU Time = 0:00:23, Mem = 3948.13M).
[12/09 16:24:45   5615s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3948.1M, EPOCH TIME: 1670624685.316682
[12/09 16:24:45   5615s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.183, REAL:0.189, MEM:3948.1M, EPOCH TIME: 1670624685.505374
[12/09 16:24:49   5620s] 
------------------------------------------------------------------
     SI Timing Summary (cpu=0.39min real=0.53min mem=3948.1M)
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| 25.921  | 33.198  | 33.156  | 25.921  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  32088  |  32081  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     11 (22)      |
|   max_tran     |      0 (0)       |   0.000    |     11 (28)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 94.917%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:05:02, real = 0:05:15, mem = 3518.3M, totSessionCpu=1:33:40 **
[12/09 16:24:52   5623s]   DRV Snapshot: (REF)
[12/09 16:24:52   5623s]          Tran DRV: 0 (11)
[12/09 16:24:52   5623s]           Cap DRV: 0 (22)
[12/09 16:24:52   5623s]        Fanout DRV: 0 (0)
[12/09 16:24:52   5623s]            Glitch: 0 (0)
[12/09 16:24:52   5623s] *** Timing Is met
[12/09 16:24:52   5623s] *** Check timing (0:00:00.0)
[12/09 16:24:52   5623s] *** Setup timing is met (target slack 0ns)
[12/09 16:24:54   5624s]   Timing Snapshot: (REF)
[12/09 16:24:54   5624s]      Weighted WNS: 0.000
[12/09 16:24:54   5624s]       All  PG WNS: 0.000
[12/09 16:24:54   5624s]       High PG WNS: 0.000
[12/09 16:24:54   5624s]       All  PG TNS: 0.000
[12/09 16:24:54   5624s]       High PG TNS: 0.000
[12/09 16:24:54   5624s]       Low  PG TNS: 0.000
[12/09 16:24:54   5624s]    Category Slack: { [L, 25.921] [H, 33.156] [H, 33.198] }
[12/09 16:24:54   5624s] 
[12/09 16:24:54   5625s] **INFO: flowCheckPoint #3 OptimizationPreEco
[12/09 16:24:54   5625s] Running postRoute recovery in preEcoRoute mode
[12/09 16:24:54   5625s] **optDesign ... cpu = 0:05:07, real = 0:05:20, mem = 3451.6M, totSessionCpu=1:33:45 **
[12/09 16:24:57   5628s]   DRV Snapshot: (TGT)
[12/09 16:24:57   5628s]          Tran DRV: 0 (11)
[12/09 16:24:57   5628s]           Cap DRV: 0 (22)
[12/09 16:24:57   5628s]        Fanout DRV: 0 (0)
[12/09 16:24:57   5628s]            Glitch: 0 (0)
[12/09 16:24:57   5628s] Checking DRV degradation...
[12/09 16:24:57   5628s] 
[12/09 16:24:57   5628s] Recovery Manager:
[12/09 16:24:57   5628s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/09 16:24:57   5628s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/09 16:24:57   5628s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/09 16:24:57   5628s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[12/09 16:24:57   5628s] 
[12/09 16:24:57   5628s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[12/09 16:24:57   5628s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:03, real=0:00:03, mem=3901.25M, totSessionCpu=1:33:48).
[12/09 16:24:57   5628s] **optDesign ... cpu = 0:05:10, real = 0:05:23, mem = 3452.1M, totSessionCpu=1:33:48 **
[12/09 16:24:57   5628s] 
[12/09 16:25:00   5631s]   DRV Snapshot: (REF)
[12/09 16:25:00   5631s]          Tran DRV: 0 (11)
[12/09 16:25:00   5631s]           Cap DRV: 0 (22)
[12/09 16:25:00   5631s]        Fanout DRV: 0 (0)
[12/09 16:25:00   5631s]            Glitch: 0 (0)
[12/09 16:25:00   5631s] Skipping post route harden opt
[12/09 16:25:01   5631s] ### Creating LA Mngr. totSessionCpu=1:33:52 mem=3998.6M
[12/09 16:25:01   5631s] ### Creating LA Mngr, finished. totSessionCpu=1:33:52 mem=3998.6M
[12/09 16:25:02   5632s] Default Rule : ""
[12/09 16:25:02   5632s] Non Default Rules :
[12/09 16:25:02   5632s] Worst Slack : 33.156 ns
[12/09 16:25:02   5632s] 
[12/09 16:25:02   5632s] Start Layer Assignment ...
[12/09 16:25:02   5632s] WNS(33.156ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)
[12/09 16:25:02   5632s] 
[12/09 16:25:02   5632s] Select 0 cadidates out of 158037.
[12/09 16:25:02   5632s] No critical nets selected. Skipped !
[12/09 16:25:02   5632s] GigaOpt: setting up router preferences
[12/09 16:25:03   5633s] GigaOpt: 0 nets assigned router directives
[12/09 16:25:03   5633s] 
[12/09 16:25:03   5633s] Start Assign Priority Nets ...
[12/09 16:25:03   5633s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[12/09 16:25:04   5633s] Existing Priority Nets 0 (0.0%)
[12/09 16:25:04   5633s] Assigned Priority Nets 0 (0.0%)
[12/09 16:25:04   5633s] ### Creating LA Mngr. totSessionCpu=1:33:53 mem=3998.6M
[12/09 16:25:04   5633s] ### Creating LA Mngr, finished. totSessionCpu=1:33:53 mem=3998.6M
[12/09 16:25:04   5633s] #optDebug: Start CG creation (mem=3998.6M)
[12/09 16:25:04   5633s]  ...initializing CG  maxDriveDist 571.605500 stdCellHgt 2.000000 defLenToSkip 14.000000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 57.160500 
[12/09 16:25:04   5633s] (cpu=0:00:00.2, mem=4042.4M)
[12/09 16:25:04   5633s]  ...processing cgPrt (cpu=0:00:00.2, mem=4042.4M)
[12/09 16:25:04   5633s]  ...processing cgEgp (cpu=0:00:00.2, mem=4042.4M)
[12/09 16:25:04   5633s]  ...processing cgPbk (cpu=0:00:00.2, mem=4042.4M)
[12/09 16:25:04   5633s]  ...processing cgNrb(cpu=0:00:00.2, mem=4042.4M)
[12/09 16:25:04   5633s]  ...processing cgObs (cpu=0:00:00.2, mem=4042.4M)
[12/09 16:25:04   5633s]  ...processing cgCon (cpu=0:00:00.2, mem=4042.4M)
[12/09 16:25:04   5633s]  ...processing cgPdm (cpu=0:00:00.2, mem=4042.4M)
[12/09 16:25:04   5633s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=4042.4M)
[12/09 16:25:05   5634s] Default Rule : ""
[12/09 16:25:05   5634s] Non Default Rules :
[12/09 16:25:05   5634s] Worst Slack : 25.921 ns
[12/09 16:25:05   5634s] 
[12/09 16:25:05   5634s] Start Layer Assignment ...
[12/09 16:25:05   5634s] WNS(25.921ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)
[12/09 16:25:05   5634s] 
[12/09 16:25:05   5634s] Select 0 cadidates out of 158037.
[12/09 16:25:05   5634s] No critical nets selected. Skipped !
[12/09 16:25:05   5634s] GigaOpt: setting up router preferences
[12/09 16:25:06   5635s] GigaOpt: 0 nets assigned router directives
[12/09 16:25:06   5635s] 
[12/09 16:25:06   5635s] Start Assign Priority Nets ...
[12/09 16:25:06   5635s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[12/09 16:25:06   5635s] Existing Priority Nets 0 (0.0%)
[12/09 16:25:06   5635s] Assigned Priority Nets 0 (0.0%)
[12/09 16:25:06   5635s] ### Creating LA Mngr. totSessionCpu=1:33:55 mem=4042.4M
[12/09 16:25:06   5635s] ### Creating LA Mngr, finished. totSessionCpu=1:33:55 mem=4042.4M
[12/09 16:25:07   5635s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4042.4M, EPOCH TIME: 1670624707.010487
[12/09 16:25:07   5635s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.098, REAL:0.101, MEM:4042.4M, EPOCH TIME: 1670624707.111327
[12/09 16:25:10   5639s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| 25.921  | 33.198  | 33.156  | 25.921  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  32088  |  32081  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     11 (22)      |
|   max_tran     |      0 (0)       |   0.000    |     11 (28)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 94.917%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:05:21, real = 0:05:36, mem = 3384.4M, totSessionCpu=1:34:00 **
[12/09 16:25:10   5639s] **INFO: flowCheckPoint #4 GlobalDetailRoute
[12/09 16:25:10   5639s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:3850.4M, EPOCH TIME: 1670624710.214615
[12/09 16:25:10   5639s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3850.4M, EPOCH TIME: 1670624710.228534
[12/09 16:25:10   5639s] z: 2, totalTracks: 1
[12/09 16:25:10   5639s] z: 4, totalTracks: 1
[12/09 16:25:10   5639s] z: 6, totalTracks: 1
[12/09 16:25:10   5639s] z: 8, totalTracks: 1
[12/09 16:25:10   5639s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:3850.4M, EPOCH TIME: 1670624710.343768
[12/09 16:25:10   5639s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.005, REAL:0.005, MEM:3850.4M, EPOCH TIME: 1670624710.348389
[12/09 16:25:10   5639s] All LLGs are deleted
[12/09 16:25:10   5639s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:3850.4M, EPOCH TIME: 1670624710.348527
[12/09 16:25:10   5639s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.001, REAL:0.001, MEM:3850.4M, EPOCH TIME: 1670624710.349147
[12/09 16:25:10   5639s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3850.4M, EPOCH TIME: 1670624710.462953
[12/09 16:25:10   5639s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:3850.4M, EPOCH TIME: 1670624710.463244
[12/09 16:25:10   5639s] Core basic site is TSMC65ADV10TSITE
[12/09 16:25:10   5639s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:3850.4M, EPOCH TIME: 1670624710.474470
[12/09 16:25:11   5641s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:1.170, REAL:0.588, MEM:3859.1M, EPOCH TIME: 1670624711.062601
[12/09 16:25:11   5641s] SiteArray: non-trimmed site array dimensions = 400 x 4000
[12/09 16:25:11   5641s] SiteArray: use 6,553,600 bytes
[12/09 16:25:11   5641s] SiteArray: current memory after site array memory allocation 3859.1M
[12/09 16:25:11   5641s] SiteArray: FP blocked sites are writable
[12/09 16:25:11   5641s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:1.236, REAL:0.669, MEM:3851.9M, EPOCH TIME: 1670624711.132386
[12/09 16:25:11   5641s] 
[12/09 16:25:11   5641s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/09 16:25:11   5641s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:1.297, REAL:0.740, MEM:3851.9M, EPOCH TIME: 1670624711.202619
[12/09 16:25:11   5641s] [CPU] DPlace-Init (cpu=0:00:01.5, real=0:00:01.0, mem=3851.9MB).
[12/09 16:25:11   5641s] OPERPROF:   Finished DPlace-Init at level 2, CPU:1.483, REAL:1.012, MEM:3851.9M, EPOCH TIME: 1670624711.240769
[12/09 16:25:11   5641s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:3851.9M, EPOCH TIME: 1670624711.240802
[12/09 16:25:13   5642s]   Signal wire search tree: 3146350 elements. (cpu=0:00:01.7, mem=0.0M)
[12/09 16:25:13   5642s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:1.648, REAL:1.914, MEM:3851.9M, EPOCH TIME: 1670624713.154351
[12/09 16:25:14   5643s] Restore filler instances time, CPU:0.332s,REAL:0.402s.
[12/09 16:25:14   5643s] *INFO: Total 25215 filler insts restored.
[12/09 16:25:14   5643s] For 25215 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
[12/09 16:25:14   5643s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:3851.9M, EPOCH TIME: 1670624714.218086
[12/09 16:25:14   5643s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.000, MEM:3851.9M, EPOCH TIME: 1670624714.218205
[12/09 16:25:14   5643s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:3851.9M, EPOCH TIME: 1670624714.485249
[12/09 16:25:14   5643s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:3851.9M, EPOCH TIME: 1670624714.485380
[12/09 16:25:14   5643s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:3851.9M, EPOCH TIME: 1670624714.555143
[12/09 16:25:14   5643s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3851.9M, EPOCH TIME: 1670624714.559396
[12/09 16:25:14   5643s] AddFiller init all instances time CPU:0.012, REAL:0.012
[12/09 16:25:14   5644s] AddFiller main function time CPU:0.056, REAL:0.036
[12/09 16:25:14   5644s] Filler instance commit time CPU:0.000, REAL:0.000
[12/09 16:25:14   5644s] *INFO: Adding fillers to top-module.
[12/09 16:25:14   5644s] *INFO:   Added 9 filler insts (cell FILL128A10TR / prefix FILL).
[12/09 16:25:14   5644s] *INFO:   Added 9 filler insts (cell FILL64A10TR / prefix FILL).
[12/09 16:25:14   5644s] *INFO:   Added 59 filler insts (cell FILL32A10TR / prefix FILL).
[12/09 16:25:14   5644s] *INFO:   Added 746 filler insts (cell FILL16A10TR / prefix FILL).
[12/09 16:25:14   5644s] *INFO:   Added 2466 filler insts (cell FILLCAP8A10TR / prefix FILL).
[12/09 16:25:14   5644s] *INFO:   Added 4914 filler insts (cell FILL4A10TR / prefix FILL).
[12/09 16:25:14   5644s] *INFO:   Added 7588 filler insts (cell FILL2A10TR / prefix FILL).
[12/09 16:25:14   5644s] *INFO:   Added 9424 filler insts (cell FILL1A10TR / prefix FILL).
[12/09 16:25:14   5644s] *INFO: Swapped 0 special filler inst. 
[12/09 16:25:14   5644s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.082, REAL:0.058, MEM:3851.9M, EPOCH TIME: 1670624714.617795
[12/09 16:25:14   5644s] *INFO: Total 25215 filler insts added - prefix FILL (CPU: 0:00:04.2).
[12/09 16:25:14   5644s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.086, REAL:0.063, MEM:3851.9M, EPOCH TIME: 1670624714.617903
[12/09 16:25:14   5644s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:3851.9M, EPOCH TIME: 1670624714.617935
[12/09 16:25:14   5644s] For 0 new insts, *** Applied 0 GNC rules.
[12/09 16:25:14   5644s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.005, REAL:0.005, MEM:3851.9M, EPOCH TIME: 1670624714.623115
[12/09 16:25:14   5644s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.143, REAL:0.138, MEM:3851.9M, EPOCH TIME: 1670624714.623199
[12/09 16:25:14   5644s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.143, REAL:0.138, MEM:3851.9M, EPOCH TIME: 1670624714.623226
[12/09 16:25:14   5644s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3851.9M, EPOCH TIME: 1670624714.623263
[12/09 16:25:14   5644s] OPERPROF:     Starting spSiteCleanup(false) at level 3, MEM:3851.9M, EPOCH TIME: 1670624714.663360
[12/09 16:25:14   5644s] OPERPROF:     Finished spSiteCleanup(false) at level 3, CPU:0.068, REAL:0.130, MEM:3851.9M, EPOCH TIME: 1670624714.793805
[12/09 16:25:14   5644s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.104, REAL:0.188, MEM:3851.9M, EPOCH TIME: 1670624714.810962
[12/09 16:25:14   5644s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:4.364, REAL:4.597, MEM:3851.9M, EPOCH TIME: 1670624714.811122
[12/09 16:25:14   5644s] -routeWithEco false                       # bool, default=false
[12/09 16:25:14   5644s] -routeWithEco true                        # bool, default=false, user setting
[12/09 16:25:14   5644s] -routeSelectedNetOnly false               # bool, default=false
[12/09 16:25:14   5644s] -routeWithTimingDriven false              # bool, default=false
[12/09 16:25:14   5644s] -routeWithSiDriven false                  # bool, default=false
[12/09 16:25:15   5644s] Existing Dirty Nets : 0
[12/09 16:25:15   5644s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[12/09 16:25:15   5644s] Reset Dirty Nets : 0
[12/09 16:25:15   5644s] *** EcoRoute #1 [begin] : totSession cpu/real = 1:34:04.4/1:12:24.8 (1.3), mem = 3851.9M
[12/09 16:25:15   5644s] 
[12/09 16:25:15   5644s] globalDetailRoute
[12/09 16:25:15   5644s] 
[12/09 16:25:15   5644s] #Start globalDetailRoute on Fri Dec  9 16:25:15 2022
[12/09 16:25:15   5644s] #
[12/09 16:25:15   5644s] ### Time Record (globalDetailRoute) is installed.
[12/09 16:25:15   5644s] ### Time Record (Pre Callback) is installed.
[12/09 16:25:15   5644s] Closing parasitic data file '/tmp/innovus_temp_1318001_ece-498hk-01.ece.illinois.edu_hfaroo9_ndBuTK/toplevel_498_1318001_Ps3RvR.rcdb.d': 211501 access done (mem: 3867.867M)
[12/09 16:25:15   5644s] ### Time Record (Pre Callback) is uninstalled.
[12/09 16:25:15   5644s] ### Time Record (DB Import) is installed.
[12/09 16:25:15   5644s] ### Time Record (Timing Data Generation) is installed.
[12/09 16:25:15   5644s] ### Time Record (Timing Data Generation) is uninstalled.
[12/09 16:25:17   5646s] ### Net info: total nets: 158037
[12/09 16:25:17   5646s] ### Net info: dirty nets: 0
[12/09 16:25:17   5646s] ### Net info: marked as disconnected nets: 0
[12/09 16:25:20   5650s] #num needed restored net=0
[12/09 16:25:20   5650s] #need_extraction net=0 (total=158037)
[12/09 16:25:20   5650s] ### Net info: fully routed nets: 155557
[12/09 16:25:20   5650s] ### Net info: trivial (< 2 pins) nets: 2480
[12/09 16:25:20   5650s] ### Net info: unrouted nets: 0
[12/09 16:25:20   5650s] ### Net info: re-extraction nets: 0
[12/09 16:25:20   5650s] ### Net info: ignored nets: 0
[12/09 16:25:20   5650s] ### Net info: skip routing nets: 0
[12/09 16:25:20   5650s] #WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[12/09 16:25:20   5650s] #WARNING (NRDB-2005) SPECIAL_NET vss has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[12/09 16:25:22   5653s] ### import design signature (238): route=749790331 fixed_route=2047590728 flt_obj=0 vio=1999011452 swire=282492057 shield_wire=1 net_attr=1758025376 dirty_area=0 del_dirty_area=0 cell=798963616 placement=1566479310 pin_access=1629603179 inst_pattern=1
[12/09 16:25:22   5653s] ### Time Record (DB Import) is uninstalled.
[12/09 16:25:22   5653s] #NanoRoute Version 21.10-p004_1 NR210506-1544/21_10-UB
[12/09 16:25:22   5653s] #RTESIG:78da8d92314fc330108599f91527b74390dae2b31d27190b0209a9822a2aac95214e1529
[12/09 16:25:22   5653s] #       7590e30cfdf7b861484124c6d3b3eebb77e727cfe66f0f3910862ba4cb4f4ac51ee13967
[12/09 16:25:22   5653s] #       48632a97180b71cb70ef4baf77e47a367fd9ee589241a9ea5643f4de34f5028a9351c7ea
[12/09 16:25:22   5653s] #       030a5daaae76d06ae72a73b8f9c6659202519d6b08444e5ba3ec69015dabed2f2ee3f2a7
[12/09 16:25:22   5653s] #       ed1f0c0ac900e395a4e703515937ca8d90691ab68b29ff0724310c25b104d23a650a650b
[12/09 16:25:22   5653s] #       ff526dbae3189900318dd1d394a4e06c373933e522cc2432c8649c01797cda6cfc46adb3
[12/09 16:25:22   5653s] #       be32c209110e22f369f566c8d235d25d0ee78b1483e66cd028077dbfde5e745c345cf2bd
[12/09 16:25:22   5653s] #       0cede93f4978cf5400e9a9693746198284a8324e1fb41d617c82819419157c82b9fa0287
[12/09 16:25:22   5653s] #       060ca7
[12/09 16:25:22   5653s] #
[12/09 16:25:22   5653s] #Skip comparing routing design signature in db-snapshot flow
[12/09 16:25:22   5653s] ### Time Record (Data Preparation) is installed.
[12/09 16:25:23   5653s] #RTESIG:78da8d92c14fc23014c63dfb57bc140e3301ecebbaae3da2d1c4842821e89554d79125a3
[12/09 16:25:23   5653s] #       335d77e0bfb7cc03d300a5a7af79bff7bdd72f1d8d3f9e564018ce904ebf29e51b84d715
[12/09 16:25:23   5653s] #       439a5131c58cf37b869b507a7f20b7a3f1db72cd7205a5ae5b03c967d3d41328f656efaa
[12/09 16:25:23   5653s] #       2f284ca9bbda436bbcafecf6ee1717b904a23bdf1048bc7156bbfd04bad6b87f9c4ac55f
[12/09 16:25:23   5653s] #       db130c72c100b399a08703495937da9f21a58cdb6534bd02121887f24c0069bdb6857645
[12/09 16:25:23   5653s] #       78a9b1ddee1c9903b18d35972941c1bbeef24c9501e9370b56ad77a1741a94298f9ac95c
[12/09 16:25:23   5653s] #       4419953220cf2f8b45649ee23c9e980ab1f666c8e41ce97a05878be0479db2a34671d48f
[12/09 16:25:23   5653s] #       f3e5a063d030e47b19db33fca6f89e925f9532a30c414052596fb6c69d614282919419e5
[12/09 16:25:23   5653s] #       e905e6e607aac91961
[12/09 16:25:23   5653s] #
[12/09 16:25:23   5653s] ### Time Record (Data Preparation) is uninstalled.
[12/09 16:25:23   5653s] ### Time Record (Global Routing) is installed.
[12/09 16:25:23   5653s] ### Time Record (Global Routing) is uninstalled.
[12/09 16:25:23   5654s] #Total number of trivial nets (e.g. < 2 pins) = 2480 (skipped).
[12/09 16:25:23   5654s] #Total number of routable nets = 155557.
[12/09 16:25:23   5654s] #Total number of nets in the design = 158037.
[12/09 16:25:23   5654s] #155557 routable nets have routed wires.
[12/09 16:25:23   5654s] #359 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/09 16:25:23   5654s] #No nets have been global routed.
[12/09 16:25:23   5654s] #Using multithreading with 4 threads.
[12/09 16:25:23   5654s] ### Time Record (Data Preparation) is installed.
[12/09 16:25:24   5654s] #Start routing data preparation on Fri Dec  9 16:25:24 2022
[12/09 16:25:24   5654s] #
[12/09 16:25:25   5655s] #Minimum voltage of a net in the design = 0.000.
[12/09 16:25:25   5655s] #Maximum voltage of a net in the design = 1.100.
[12/09 16:25:25   5655s] #Voltage range [0.000 - 1.100] has 158035 nets.
[12/09 16:25:25   5655s] #Voltage range [0.000 - 0.000] has 1 net.
[12/09 16:25:25   5655s] #Voltage range [0.900 - 1.100] has 1 net.
[12/09 16:25:25   5655s] ### Time Record (Cell Pin Access) is installed.
[12/09 16:25:25   5655s] #Initial pin access analysis.
[12/09 16:25:25   5656s] #Detail pin access analysis.
[12/09 16:25:25   5656s] ### Time Record (Cell Pin Access) is uninstalled.
[12/09 16:25:28   5657s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[12/09 16:25:28   5657s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/09 16:25:28   5657s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/09 16:25:28   5657s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/09 16:25:28   5657s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/09 16:25:28   5657s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/09 16:25:28   5657s] # M7           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/09 16:25:28   5657s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[12/09 16:25:28   5657s] # M9           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[12/09 16:25:28   5658s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3320.42 (MB), peak = 3586.46 (MB)
[12/09 16:25:30   5658s] #Processed 1/0 dirty instance, 0/8 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(1 inst marked dirty, reset pre-exisiting dirty flag on 2 insts, 0 nets marked need extraction)
[12/09 16:25:32   5661s] #Regenerating Ggrids automatically.
[12/09 16:25:32   5661s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[12/09 16:25:32   5661s] #Using automatically generated G-grids.
[12/09 16:25:34   5662s] #Done routing data preparation.
[12/09 16:25:34   5662s] #cpu time = 00:00:08, elapsed time = 00:00:10, memory = 3323.30 (MB), peak = 3586.46 (MB)
[12/09 16:25:35   5663s] #Found 0 nets for post-route si or timing fixing.
[12/09 16:25:35   5664s] #
[12/09 16:25:35   5664s] #Finished routing data preparation on Fri Dec  9 16:25:35 2022
[12/09 16:25:35   5664s] #
[12/09 16:25:35   5664s] #Cpu time = 00:00:10
[12/09 16:25:35   5664s] #Elapsed time = 00:00:12
[12/09 16:25:35   5664s] #Increased memory = 7.75 (MB)
[12/09 16:25:35   5664s] #Total memory = 3323.30 (MB)
[12/09 16:25:35   5664s] #Peak memory = 3586.46 (MB)
[12/09 16:25:35   5664s] #
[12/09 16:25:35   5664s] ### Time Record (Data Preparation) is uninstalled.
[12/09 16:25:35   5664s] ### Time Record (Global Routing) is installed.
[12/09 16:25:35   5664s] #
[12/09 16:25:35   5664s] #Start global routing on Fri Dec  9 16:25:35 2022
[12/09 16:25:35   5664s] #
[12/09 16:25:35   5664s] #
[12/09 16:25:35   5664s] #Start global routing initialization on Fri Dec  9 16:25:35 2022
[12/09 16:25:35   5664s] #
[12/09 16:25:35   5664s] #WARNING (NRGR-22) Design is already detail routed.
[12/09 16:25:35   5664s] ### Time Record (Global Routing) is uninstalled.
[12/09 16:25:35   5664s] ### Time Record (Data Preparation) is installed.
[12/09 16:25:36   5664s] ### Time Record (Data Preparation) is uninstalled.
[12/09 16:25:39   5667s] ### track-assign external-init starts on Fri Dec  9 16:25:39 2022 with memory = 3323.30 (MB), peak = 3586.46 (MB)
[12/09 16:25:39   5667s] ### Time Record (Track Assignment) is installed.
[12/09 16:25:39   5667s] ### Time Record (Track Assignment) is uninstalled.
[12/09 16:25:39   5667s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.5 GB --0.70 [4]--
[12/09 16:25:42   5670s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/09 16:25:42   5670s] #Cpu time = 00:00:17
[12/09 16:25:42   5670s] #Elapsed time = 00:00:20
[12/09 16:25:42   5670s] #Increased memory = 7.75 (MB)
[12/09 16:25:42   5670s] #Total memory = 3323.30 (MB)
[12/09 16:25:42   5670s] #Peak memory = 3586.46 (MB)
[12/09 16:25:42   5670s] #Using multithreading with 4 threads.
[12/09 16:25:43   5671s] ### Time Record (Detail Routing) is installed.
[12/09 16:25:45   5673s] ### drc_pitch = 4160 ( 2.08000 um) drc_range = 3940 ( 1.97000 um) route_pitch = 2120 ( 1.06000 um) patch_pitch = 6640 ( 3.32000 um) top_route_layer = 6 top_pin_layer = 6
[12/09 16:25:46   5674s] #
[12/09 16:25:46   5674s] #Start Detail Routing..
[12/09 16:25:46   5674s] #start initial detail routing ...
[12/09 16:25:47   5675s] ### Design has 0 dirty nets, 1 dirty-area)
[12/09 16:25:50   5680s] # ECO: 0.1% of the total area was rechecked for DRC, and 0.0% required routing.
[12/09 16:25:51   5681s] #   number of violations = 42
[12/09 16:25:51   5681s] #
[12/09 16:25:51   5681s] #    By Layer and Type :
[12/09 16:25:51   5681s] #	          Short   Totals
[12/09 16:25:51   5681s] #	M1            0        0
[12/09 16:25:51   5681s] #	M2            4        4
[12/09 16:25:51   5681s] #	M3           30       30
[12/09 16:25:51   5681s] #	M4            8        8
[12/09 16:25:51   5681s] #	Totals       42       42
[12/09 16:25:51   5681s] #1 out of 191747 instances (0.0%) need to be verified(marked ipoed), dirty area = 0.0%.
[12/09 16:25:51   5681s] #0.0% of the total area is being checked for drcs
[12/09 16:25:51   5681s] #0.0% of the total area was checked
[12/09 16:25:52   5682s] #   number of violations = 42
[12/09 16:25:52   5682s] #
[12/09 16:25:52   5682s] #    By Layer and Type :
[12/09 16:25:52   5682s] #	          Short   Totals
[12/09 16:25:52   5682s] #	M1            0        0
[12/09 16:25:52   5682s] #	M2            4        4
[12/09 16:25:52   5682s] #	M3           30       30
[12/09 16:25:52   5682s] #	M4            8        8
[12/09 16:25:52   5682s] #	Totals       42       42
[12/09 16:25:52   5682s] #cpu time = 00:00:08, elapsed time = 00:00:06, memory = 3323.08 (MB), peak = 3586.46 (MB)
[12/09 16:25:59   5697s] #start 1st optimization iteration ...
[12/09 16:26:00   5698s] #   number of violations = 46
[12/09 16:26:00   5698s] #
[12/09 16:26:00   5698s] #    By Layer and Type :
[12/09 16:26:00   5698s] #	         MetSpc    Short      Mar   Totals
[12/09 16:26:00   5698s] #	M1            0        2        0        2
[12/09 16:26:00   5698s] #	M2            0        5        2        7
[12/09 16:26:00   5698s] #	M3            0       28        0       28
[12/09 16:26:00   5698s] #	M4            1        8        0        9
[12/09 16:26:00   5698s] #	Totals        1       43        2       46
[12/09 16:26:00   5698s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3322.71 (MB), peak = 3586.46 (MB)
[12/09 16:26:01   5698s] #start 2nd optimization iteration ...
[12/09 16:26:02   5700s] #   number of violations = 38
[12/09 16:26:02   5700s] #
[12/09 16:26:02   5700s] #    By Layer and Type :
[12/09 16:26:02   5700s] #	          Short   Totals
[12/09 16:26:02   5700s] #	M1            0        0
[12/09 16:26:02   5700s] #	M2            2        2
[12/09 16:26:02   5700s] #	M3           29       29
[12/09 16:26:02   5700s] #	M4            7        7
[12/09 16:26:02   5700s] #	Totals       38       38
[12/09 16:26:02   5700s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3322.52 (MB), peak = 3586.46 (MB)
[12/09 16:26:02   5700s] #start 3rd optimization iteration ...
[12/09 16:26:04   5702s] #   number of violations = 37
[12/09 16:26:04   5702s] #
[12/09 16:26:04   5702s] #    By Layer and Type :
[12/09 16:26:04   5702s] #	          Short   Totals
[12/09 16:26:04   5702s] #	M1            0        0
[12/09 16:26:04   5702s] #	M2            2        2
[12/09 16:26:04   5702s] #	M3           28       28
[12/09 16:26:04   5702s] #	M4            7        7
[12/09 16:26:04   5702s] #	Totals       37       37
[12/09 16:26:04   5702s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3322.30 (MB), peak = 3586.46 (MB)
[12/09 16:26:04   5702s] #start 4th optimization iteration ...
[12/09 16:26:06   5704s] #   number of violations = 39
[12/09 16:26:06   5704s] #
[12/09 16:26:06   5704s] #    By Layer and Type :
[12/09 16:26:06   5704s] #	         MetSpc   EOLSpc    Short   Totals
[12/09 16:26:06   5704s] #	M1            0        0        0        0
[12/09 16:26:06   5704s] #	M2            0        0        2        2
[12/09 16:26:06   5704s] #	M3            1        1       26       28
[12/09 16:26:06   5704s] #	M4            0        0        9        9
[12/09 16:26:06   5704s] #	Totals        1        1       37       39
[12/09 16:26:06   5704s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3322.44 (MB), peak = 3586.46 (MB)
[12/09 16:26:06   5704s] #start 5th optimization iteration ...
[12/09 16:26:08   5705s] #   number of violations = 37
[12/09 16:26:08   5705s] #
[12/09 16:26:08   5705s] #    By Layer and Type :
[12/09 16:26:08   5705s] #	          Short   Totals
[12/09 16:26:08   5705s] #	M1            0        0
[12/09 16:26:08   5705s] #	M2            2        2
[12/09 16:26:08   5705s] #	M3           28       28
[12/09 16:26:08   5705s] #	M4            7        7
[12/09 16:26:08   5705s] #	Totals       37       37
[12/09 16:26:08   5705s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3322.42 (MB), peak = 3586.46 (MB)
[12/09 16:26:08   5705s] #start 6th optimization iteration ...
[12/09 16:26:09   5707s] #   number of violations = 38
[12/09 16:26:09   5707s] #
[12/09 16:26:09   5707s] #    By Layer and Type :
[12/09 16:26:09   5707s] #	          Short   Totals
[12/09 16:26:09   5707s] #	M1            0        0
[12/09 16:26:09   5707s] #	M2            2        2
[12/09 16:26:09   5707s] #	M3           29       29
[12/09 16:26:09   5707s] #	M4            7        7
[12/09 16:26:09   5707s] #	Totals       38       38
[12/09 16:26:09   5707s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3321.52 (MB), peak = 3586.46 (MB)
[12/09 16:26:09   5707s] #start 7th optimization iteration ...
[12/09 16:26:11   5709s] #   number of violations = 37
[12/09 16:26:11   5709s] #
[12/09 16:26:11   5709s] #    By Layer and Type :
[12/09 16:26:11   5709s] #	          Short   Totals
[12/09 16:26:11   5709s] #	M1            0        0
[12/09 16:26:11   5709s] #	M2            2        2
[12/09 16:26:11   5709s] #	M3           28       28
[12/09 16:26:11   5709s] #	M4            7        7
[12/09 16:26:11   5709s] #	Totals       37       37
[12/09 16:26:11   5709s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3320.73 (MB), peak = 3586.46 (MB)
[12/09 16:26:11   5709s] #start 8th optimization iteration ...
[12/09 16:26:12   5710s] #   number of violations = 38
[12/09 16:26:12   5710s] #
[12/09 16:26:12   5710s] #    By Layer and Type :
[12/09 16:26:12   5710s] #	          Short   Totals
[12/09 16:26:12   5710s] #	M1            0        0
[12/09 16:26:12   5710s] #	M2            2        2
[12/09 16:26:12   5710s] #	M3           29       29
[12/09 16:26:12   5710s] #	M4            7        7
[12/09 16:26:12   5710s] #	Totals       38       38
[12/09 16:26:12   5710s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3320.49 (MB), peak = 3586.46 (MB)
[12/09 16:26:12   5710s] #start 9th optimization iteration ...
[12/09 16:26:14   5712s] #   number of violations = 41
[12/09 16:26:14   5712s] #
[12/09 16:26:14   5712s] #    By Layer and Type :
[12/09 16:26:14   5712s] #	          Short   Totals
[12/09 16:26:14   5712s] #	M1            0        0
[12/09 16:26:14   5712s] #	M2            4        4
[12/09 16:26:14   5712s] #	M3           30       30
[12/09 16:26:14   5712s] #	M4            7        7
[12/09 16:26:14   5712s] #	Totals       41       41
[12/09 16:26:14   5712s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3320.03 (MB), peak = 3586.46 (MB)
[12/09 16:26:14   5712s] #start 10th optimization iteration ...
[12/09 16:26:15   5714s] #   number of violations = 37
[12/09 16:26:15   5714s] #
[12/09 16:26:15   5714s] #    By Layer and Type :
[12/09 16:26:15   5714s] #	          Short   Totals
[12/09 16:26:15   5714s] #	M1            0        0
[12/09 16:26:15   5714s] #	M2            2        2
[12/09 16:26:15   5714s] #	M3           26       26
[12/09 16:26:15   5714s] #	M4            9        9
[12/09 16:26:15   5714s] #	Totals       37       37
[12/09 16:26:15   5714s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3320.74 (MB), peak = 3586.46 (MB)
[12/09 16:26:15   5714s] #start 11th optimization iteration ...
[12/09 16:26:16   5715s] #   number of violations = 43
[12/09 16:26:16   5715s] #
[12/09 16:26:16   5715s] #    By Layer and Type :
[12/09 16:26:16   5715s] #	          Short      Mar   Totals
[12/09 16:26:16   5715s] #	M1            2        0        2
[12/09 16:26:16   5715s] #	M2            5        1        6
[12/09 16:26:16   5715s] #	M3           31        0       31
[12/09 16:26:16   5715s] #	M4            4        0        4
[12/09 16:26:16   5715s] #	Totals       42        1       43
[12/09 16:26:16   5715s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3319.93 (MB), peak = 3586.46 (MB)
[12/09 16:26:16   5715s] #start 12th optimization iteration ...
[12/09 16:26:18   5717s] #   number of violations = 39
[12/09 16:26:18   5717s] #
[12/09 16:26:18   5717s] #    By Layer and Type :
[12/09 16:26:18   5717s] #	          Short   Totals
[12/09 16:26:18   5717s] #	M1            0        0
[12/09 16:26:18   5717s] #	M2            2        2
[12/09 16:26:18   5717s] #	M3           28       28
[12/09 16:26:18   5717s] #	M4            9        9
[12/09 16:26:18   5717s] #	Totals       39       39
[12/09 16:26:18   5717s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3319.88 (MB), peak = 3586.46 (MB)
[12/09 16:26:18   5717s] #start 13th optimization iteration ...
[12/09 16:26:19   5718s] #   number of violations = 45
[12/09 16:26:19   5718s] #
[12/09 16:26:19   5718s] #    By Layer and Type :
[12/09 16:26:19   5718s] #	         MetSpc    Short      Mar   Totals
[12/09 16:26:19   5718s] #	M1            0        0        0        0
[12/09 16:26:19   5718s] #	M2            0        2        0        2
[12/09 16:26:19   5718s] #	M3            0       30        0       30
[12/09 16:26:19   5718s] #	M4            1        7        1        9
[12/09 16:26:19   5718s] #	M5            0        2        0        2
[12/09 16:26:19   5718s] #	M6            0        2        0        2
[12/09 16:26:19   5718s] #	Totals        1       43        1       45
[12/09 16:26:19   5718s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3319.80 (MB), peak = 3586.46 (MB)
[12/09 16:26:19   5718s] #start 14th optimization iteration ...
[12/09 16:26:20   5720s] #   number of violations = 47
[12/09 16:26:20   5720s] #
[12/09 16:26:20   5720s] #    By Layer and Type :
[12/09 16:26:20   5720s] #	         MetSpc    Short      Mar   Totals
[12/09 16:26:20   5720s] #	M1            0        0        0        0
[12/09 16:26:20   5720s] #	M2            0        4        0        4
[12/09 16:26:20   5720s] #	M3            0       30        0       30
[12/09 16:26:20   5720s] #	M4            1        7        1        9
[12/09 16:26:20   5720s] #	M5            0        1        1        2
[12/09 16:26:20   5720s] #	M6            0        2        0        2
[12/09 16:26:20   5720s] #	Totals        1       44        2       47
[12/09 16:26:20   5720s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3320.50 (MB), peak = 3586.46 (MB)
[12/09 16:26:20   5720s] #start 15th optimization iteration ...
[12/09 16:26:22   5722s] #   number of violations = 41
[12/09 16:26:22   5722s] #
[12/09 16:26:22   5722s] #    By Layer and Type :
[12/09 16:26:22   5722s] #	         MetSpc    Short   Totals
[12/09 16:26:22   5722s] #	M1            0        0        0
[12/09 16:26:22   5722s] #	M2            0        4        4
[12/09 16:26:22   5722s] #	M3            0       25       25
[12/09 16:26:22   5722s] #	M4            1       11       12
[12/09 16:26:22   5722s] #	Totals        1       40       41
[12/09 16:26:22   5722s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3320.00 (MB), peak = 3586.46 (MB)
[12/09 16:26:22   5722s] #start 16th optimization iteration ...
[12/09 16:26:24   5724s] #   number of violations = 42
[12/09 16:26:24   5724s] #
[12/09 16:26:24   5724s] #    By Layer and Type :
[12/09 16:26:24   5724s] #	          Short   Totals
[12/09 16:26:24   5724s] #	M1            0        0
[12/09 16:26:24   5724s] #	M2            6        6
[12/09 16:26:24   5724s] #	M3           32       32
[12/09 16:26:24   5724s] #	M4            4        4
[12/09 16:26:24   5724s] #	Totals       42       42
[12/09 16:26:24   5724s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3320.02 (MB), peak = 3586.46 (MB)
[12/09 16:26:24   5724s] #start 17th optimization iteration ...
[12/09 16:26:26   5725s] #   number of violations = 39
[12/09 16:26:26   5725s] #
[12/09 16:26:26   5725s] #    By Layer and Type :
[12/09 16:26:26   5725s] #	         MetSpc   EOLSpc    Short   Totals
[12/09 16:26:26   5725s] #	M1            0        0        0        0
[12/09 16:26:26   5725s] #	M2            0        0        2        2
[12/09 16:26:26   5725s] #	M3            1        1       26       28
[12/09 16:26:26   5725s] #	M4            0        0        9        9
[12/09 16:26:26   5725s] #	Totals        1        1       37       39
[12/09 16:26:26   5725s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3319.69 (MB), peak = 3586.46 (MB)
[12/09 16:26:26   5726s] #start 18th optimization iteration ...
[12/09 16:26:27   5727s] #   number of violations = 41
[12/09 16:26:27   5727s] #
[12/09 16:26:27   5727s] #    By Layer and Type :
[12/09 16:26:27   5727s] #	         MetSpc    Short   Totals
[12/09 16:26:27   5727s] #	M1            0        0        0
[12/09 16:26:27   5727s] #	M2            0        2        2
[12/09 16:26:27   5727s] #	M3            0       29       29
[12/09 16:26:27   5727s] #	M4            1        9       10
[12/09 16:26:27   5727s] #	Totals        1       40       41
[12/09 16:26:27   5727s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3319.61 (MB), peak = 3586.46 (MB)
[12/09 16:26:27   5727s] #start 19th optimization iteration ...
[12/09 16:26:28   5729s] #   number of violations = 38
[12/09 16:26:28   5729s] #
[12/09 16:26:28   5729s] #    By Layer and Type :
[12/09 16:26:28   5729s] #	          Short   CShort   Totals
[12/09 16:26:28   5729s] #	M1            0        0        0
[12/09 16:26:28   5729s] #	M2            2        0        2
[12/09 16:26:28   5729s] #	M3           28        1       29
[12/09 16:26:28   5729s] #	M4            7        0        7
[12/09 16:26:28   5729s] #	Totals       37        1       38
[12/09 16:26:28   5729s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3319.57 (MB), peak = 3586.46 (MB)
[12/09 16:26:29   5729s] #start 20th optimization iteration ...
[12/09 16:26:30   5730s] #   number of violations = 38
[12/09 16:26:30   5730s] #
[12/09 16:26:30   5730s] #    By Layer and Type :
[12/09 16:26:30   5730s] #	          Short   Totals
[12/09 16:26:30   5730s] #	M1            0        0
[12/09 16:26:30   5730s] #	M2            2        2
[12/09 16:26:30   5730s] #	M3           25       25
[12/09 16:26:30   5730s] #	M4           11       11
[12/09 16:26:30   5730s] #	Totals       38       38
[12/09 16:26:30   5730s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3319.77 (MB), peak = 3586.46 (MB)
[12/09 16:26:30   5730s] #start 21th optimization iteration ...
[12/09 16:26:32   5732s] #   number of violations = 38
[12/09 16:26:32   5732s] #
[12/09 16:26:32   5732s] #    By Layer and Type :
[12/09 16:26:32   5732s] #	          Short   Totals
[12/09 16:26:32   5732s] #	M1            0        0
[12/09 16:26:32   5732s] #	M2            2        2
[12/09 16:26:32   5732s] #	M3           27       27
[12/09 16:26:32   5732s] #	M4            9        9
[12/09 16:26:32   5732s] #	Totals       38       38
[12/09 16:26:32   5732s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3320.04 (MB), peak = 3586.46 (MB)
[12/09 16:26:32   5732s] #start 22th optimization iteration ...
[12/09 16:26:33   5734s] #   number of violations = 44
[12/09 16:26:33   5734s] #
[12/09 16:26:33   5734s] #    By Layer and Type :
[12/09 16:26:33   5734s] #	         MetSpc    Short   Totals
[12/09 16:26:33   5734s] #	M1            0        0        0
[12/09 16:26:33   5734s] #	M2            0        4        4
[12/09 16:26:33   5734s] #	M3            0       30       30
[12/09 16:26:33   5734s] #	M4            1        9       10
[12/09 16:26:33   5734s] #	Totals        1       43       44
[12/09 16:26:33   5734s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3319.77 (MB), peak = 3586.46 (MB)
[12/09 16:26:33   5734s] #start 23th optimization iteration ...
[12/09 16:26:35   5736s] #   number of violations = 44
[12/09 16:26:35   5736s] #
[12/09 16:26:35   5736s] #    By Layer and Type :
[12/09 16:26:35   5736s] #	         MetSpc    Short   Totals
[12/09 16:26:35   5736s] #	M1            0        0        0
[12/09 16:26:35   5736s] #	M2            0        4        4
[12/09 16:26:35   5736s] #	M3            0       28       28
[12/09 16:26:35   5736s] #	M4            1       11       12
[12/09 16:26:35   5736s] #	Totals        1       43       44
[12/09 16:26:35   5736s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3320.02 (MB), peak = 3586.46 (MB)
[12/09 16:26:35   5736s] #start 24th optimization iteration ...
[12/09 16:26:37   5738s] #   number of violations = 40
[12/09 16:26:37   5738s] #
[12/09 16:26:37   5738s] #    By Layer and Type :
[12/09 16:26:37   5738s] #	          Short   Totals
[12/09 16:26:37   5738s] #	M1            0        0
[12/09 16:26:37   5738s] #	M2            2        2
[12/09 16:26:37   5738s] #	M3           27       27
[12/09 16:26:37   5738s] #	M4           11       11
[12/09 16:26:37   5738s] #	Totals       40       40
[12/09 16:26:37   5738s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3319.57 (MB), peak = 3586.46 (MB)
[12/09 16:26:37   5738s] #start 25th optimization iteration ...
[12/09 16:26:39   5740s] #   number of violations = 41
[12/09 16:26:39   5740s] #
[12/09 16:26:39   5740s] #    By Layer and Type :
[12/09 16:26:39   5740s] #	          Short   CutSpc   Totals
[12/09 16:26:39   5740s] #	M1            0        0        0
[12/09 16:26:39   5740s] #	M2            0        0        0
[12/09 16:26:39   5740s] #	M3           28        1       29
[12/09 16:26:39   5740s] #	M4           10        0       10
[12/09 16:26:39   5740s] #	M5            2        0        2
[12/09 16:26:39   5740s] #	Totals       40        1       41
[12/09 16:26:39   5740s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3319.75 (MB), peak = 3586.46 (MB)
[12/09 16:26:39   5740s] #start 26th optimization iteration ...
[12/09 16:26:41   5741s] #   number of violations = 45
[12/09 16:26:41   5741s] #
[12/09 16:26:41   5741s] #    By Layer and Type :
[12/09 16:26:41   5741s] #	         MetSpc    Short   Totals
[12/09 16:26:41   5741s] #	M1            0        0        0
[12/09 16:26:41   5741s] #	M2            0        4        4
[12/09 16:26:41   5741s] #	M3            0       29       29
[12/09 16:26:41   5741s] #	M4            1       11       12
[12/09 16:26:41   5741s] #	Totals        1       44       45
[12/09 16:26:41   5741s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3319.78 (MB), peak = 3586.46 (MB)
[12/09 16:26:41   5741s] #start 27th optimization iteration ...
[12/09 16:26:42   5743s] #   number of violations = 38
[12/09 16:26:42   5743s] #
[12/09 16:26:42   5743s] #    By Layer and Type :
[12/09 16:26:42   5743s] #	         MetSpc    Short   Totals
[12/09 16:26:42   5743s] #	M1            0        0        0
[12/09 16:26:42   5743s] #	M2            0        2        2
[12/09 16:26:42   5743s] #	M3            0       24       24
[12/09 16:26:42   5743s] #	M4            1       11       12
[12/09 16:26:42   5743s] #	Totals        1       37       38
[12/09 16:26:42   5743s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3319.49 (MB), peak = 3586.46 (MB)
[12/09 16:26:42   5743s] #start 28th optimization iteration ...
[12/09 16:26:43   5745s] #   number of violations = 41
[12/09 16:26:43   5745s] #
[12/09 16:26:43   5745s] #    By Layer and Type :
[12/09 16:26:43   5745s] #	          Short   Totals
[12/09 16:26:43   5745s] #	M1            0        0
[12/09 16:26:43   5745s] #	M2            4        4
[12/09 16:26:43   5745s] #	M3           30       30
[12/09 16:26:43   5745s] #	M4            7        7
[12/09 16:26:43   5745s] #	Totals       41       41
[12/09 16:26:43   5745s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3319.72 (MB), peak = 3586.46 (MB)
[12/09 16:26:43   5745s] #start 29th optimization iteration ...
[12/09 16:26:45   5747s] #   number of violations = 37
[12/09 16:26:45   5747s] #
[12/09 16:26:45   5747s] #    By Layer and Type :
[12/09 16:26:45   5747s] #	          Short   Totals
[12/09 16:26:45   5747s] #	M1            0        0
[12/09 16:26:45   5747s] #	M2            2        2
[12/09 16:26:45   5747s] #	M3           28       28
[12/09 16:26:45   5747s] #	M4            7        7
[12/09 16:26:45   5747s] #	Totals       37       37
[12/09 16:26:45   5747s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3319.93 (MB), peak = 3586.46 (MB)
[12/09 16:26:45   5747s] #start 30th optimization iteration ...
[12/09 16:26:47   5749s] #   number of violations = 38
[12/09 16:26:47   5749s] #
[12/09 16:26:47   5749s] #    By Layer and Type :
[12/09 16:26:47   5749s] #	         MetSpc    Short   Totals
[12/09 16:26:47   5749s] #	M1            0        0        0
[12/09 16:26:47   5749s] #	M2            1        2        3
[12/09 16:26:47   5749s] #	M3            0       26       26
[12/09 16:26:47   5749s] #	M4            0        9        9
[12/09 16:26:47   5749s] #	Totals        1       37       38
[12/09 16:26:47   5749s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3319.68 (MB), peak = 3586.46 (MB)
[12/09 16:26:47   5749s] #start 31th optimization iteration ...
[12/09 16:26:49   5750s] #   number of violations = 37
[12/09 16:26:49   5750s] #
[12/09 16:26:49   5750s] #    By Layer and Type :
[12/09 16:26:49   5750s] #	          Short   Totals
[12/09 16:26:49   5750s] #	M1            0        0
[12/09 16:26:49   5750s] #	M2            2        2
[12/09 16:26:49   5750s] #	M3           26       26
[12/09 16:26:49   5750s] #	M4            9        9
[12/09 16:26:49   5750s] #	Totals       37       37
[12/09 16:26:49   5751s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3319.71 (MB), peak = 3586.46 (MB)
[12/09 16:26:49   5751s] #start 32th optimization iteration ...
[12/09 16:26:50   5752s] #   number of violations = 44
[12/09 16:26:50   5752s] #
[12/09 16:26:50   5752s] #    By Layer and Type :
[12/09 16:26:50   5752s] #	          Short   Totals
[12/09 16:26:50   5752s] #	M1            0        0
[12/09 16:26:50   5752s] #	M2            4        4
[12/09 16:26:50   5752s] #	M3           33       33
[12/09 16:26:50   5752s] #	M4            7        7
[12/09 16:26:50   5752s] #	Totals       44       44
[12/09 16:26:50   5752s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3319.74 (MB), peak = 3586.46 (MB)
[12/09 16:26:50   5752s] #start 33th optimization iteration ...
[12/09 16:26:52   5754s] #   number of violations = 48
[12/09 16:26:52   5754s] #
[12/09 16:26:52   5754s] #    By Layer and Type :
[12/09 16:26:52   5754s] #	         MetSpc    Short      Mar   Totals
[12/09 16:26:52   5754s] #	M1            0        2        0        2
[12/09 16:26:52   5754s] #	M2            0        5        1        6
[12/09 16:26:52   5754s] #	M3            0       28        0       28
[12/09 16:26:52   5754s] #	M4            1       11        0       12
[12/09 16:26:52   5754s] #	Totals        1       46        1       48
[12/09 16:26:52   5754s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3319.62 (MB), peak = 3586.46 (MB)
[12/09 16:26:52   5754s] #start 34th optimization iteration ...
[12/09 16:26:53   5756s] #   number of violations = 38
[12/09 16:26:53   5756s] #
[12/09 16:26:53   5756s] #    By Layer and Type :
[12/09 16:26:53   5756s] #	          Short   Totals
[12/09 16:26:53   5756s] #	M1            0        0
[12/09 16:26:53   5756s] #	M2            2        2
[12/09 16:26:53   5756s] #	M3           29       29
[12/09 16:26:53   5756s] #	M4            7        7
[12/09 16:26:53   5756s] #	Totals       38       38
[12/09 16:26:53   5756s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3319.71 (MB), peak = 3586.46 (MB)
[12/09 16:26:53   5756s] #start 35th optimization iteration ...
[12/09 16:26:55   5757s] #   number of violations = 40
[12/09 16:26:55   5757s] #
[12/09 16:26:55   5757s] #    By Layer and Type :
[12/09 16:26:55   5757s] #	          Short   Totals
[12/09 16:26:55   5757s] #	M1            0        0
[12/09 16:26:55   5757s] #	M2            2        2
[12/09 16:26:55   5757s] #	M3           31       31
[12/09 16:26:55   5757s] #	M4            7        7
[12/09 16:26:55   5757s] #	Totals       40       40
[12/09 16:26:55   5757s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3320.11 (MB), peak = 3586.46 (MB)
[12/09 16:26:55   5757s] #start 36th optimization iteration ...
[12/09 16:26:56   5759s] #   number of violations = 46
[12/09 16:26:56   5759s] #
[12/09 16:26:56   5759s] #    By Layer and Type :
[12/09 16:26:56   5759s] #	          Short      Mar   Totals
[12/09 16:26:56   5759s] #	M1            0        0        0
[12/09 16:26:56   5759s] #	M2            6        0        6
[12/09 16:26:56   5759s] #	M3           28        0       28
[12/09 16:26:56   5759s] #	M4            7        1        8
[12/09 16:26:56   5759s] #	M5            2        0        2
[12/09 16:26:56   5759s] #	M6            2        0        2
[12/09 16:26:56   5759s] #	Totals       45        1       46
[12/09 16:26:56   5759s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3319.68 (MB), peak = 3586.46 (MB)
[12/09 16:26:56   5759s] #start 37th optimization iteration ...
[12/09 16:26:58   5761s] #   number of violations = 48
[12/09 16:26:58   5761s] #
[12/09 16:26:58   5761s] #    By Layer and Type :
[12/09 16:26:58   5761s] #	          Short      Mar   Totals
[12/09 16:26:58   5761s] #	M1            0        0        0
[12/09 16:26:58   5761s] #	M2            4        0        4
[12/09 16:26:58   5761s] #	M3           32        0       32
[12/09 16:26:58   5761s] #	M4            7        1        8
[12/09 16:26:58   5761s] #	M5            2        0        2
[12/09 16:26:58   5761s] #	M6            2        0        2
[12/09 16:26:58   5761s] #	Totals       47        1       48
[12/09 16:26:58   5761s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3319.89 (MB), peak = 3586.46 (MB)
[12/09 16:26:58   5761s] #start 38th optimization iteration ...
[12/09 16:26:59   5762s] #   number of violations = 37
[12/09 16:26:59   5762s] #
[12/09 16:26:59   5762s] #    By Layer and Type :
[12/09 16:26:59   5762s] #	          Short   Totals
[12/09 16:26:59   5762s] #	M1            0        0
[12/09 16:26:59   5762s] #	M2            2        2
[12/09 16:26:59   5762s] #	M3           31       31
[12/09 16:26:59   5762s] #	M4            4        4
[12/09 16:26:59   5762s] #	Totals       37       37
[12/09 16:26:59   5762s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3319.78 (MB), peak = 3586.46 (MB)
[12/09 16:26:59   5762s] #start 39th optimization iteration ...
[12/09 16:27:01   5764s] #   number of violations = 44
[12/09 16:27:01   5764s] #
[12/09 16:27:01   5764s] #    By Layer and Type :
[12/09 16:27:01   5764s] #	          Short      Mar   Totals
[12/09 16:27:01   5764s] #	M1            0        0        0
[12/09 16:27:01   5764s] #	M2            4        0        4
[12/09 16:27:01   5764s] #	M3           32        0       32
[12/09 16:27:01   5764s] #	M4            3        1        4
[12/09 16:27:01   5764s] #	M5            1        1        2
[12/09 16:27:01   5764s] #	M6            2        0        2
[12/09 16:27:01   5764s] #	Totals       42        2       44
[12/09 16:27:01   5764s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3319.37 (MB), peak = 3586.46 (MB)
[12/09 16:27:01   5764s] #start 40th optimization iteration ...
[12/09 16:27:02   5766s] #   number of violations = 44
[12/09 16:27:02   5766s] #
[12/09 16:27:02   5766s] #    By Layer and Type :
[12/09 16:27:02   5766s] #	          Short      Mar   Totals
[12/09 16:27:02   5766s] #	M1            2        0        2
[12/09 16:27:02   5766s] #	M2            4        2        6
[12/09 16:27:02   5766s] #	M3           32        0       32
[12/09 16:27:02   5766s] #	M4            4        0        4
[12/09 16:27:02   5766s] #	Totals       42        2       44
[12/09 16:27:02   5766s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3319.44 (MB), peak = 3586.46 (MB)
[12/09 16:27:02   5766s] #start 41th optimization iteration ...
[12/09 16:27:04   5767s] #   number of violations = 46
[12/09 16:27:04   5767s] #
[12/09 16:27:04   5767s] #    By Layer and Type :
[12/09 16:27:04   5767s] #	         MetSpc    Short      Mar   Totals
[12/09 16:27:04   5767s] #	M1            0        2        0        2
[12/09 16:27:04   5767s] #	M2            0        4        2        6
[12/09 16:27:04   5767s] #	M3            0       26        0       26
[12/09 16:27:04   5767s] #	M4            1       11        0       12
[12/09 16:27:04   5767s] #	Totals        1       43        2       46
[12/09 16:27:04   5767s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3319.37 (MB), peak = 3586.46 (MB)
[12/09 16:27:04   5767s] #start 42th optimization iteration ...
[12/09 16:27:05   5769s] #   number of violations = 48
[12/09 16:27:05   5769s] #
[12/09 16:27:05   5769s] #    By Layer and Type :
[12/09 16:27:05   5769s] #	          Short      Mar   Totals
[12/09 16:27:05   5769s] #	M1            2        0        2
[12/09 16:27:05   5769s] #	M2            2        2        4
[12/09 16:27:05   5769s] #	M3           30        0       30
[12/09 16:27:05   5769s] #	M4            7        1        8
[12/09 16:27:05   5769s] #	M5            2        0        2
[12/09 16:27:05   5769s] #	M6            2        0        2
[12/09 16:27:05   5769s] #	Totals       45        3       48
[12/09 16:27:05   5769s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3319.25 (MB), peak = 3586.46 (MB)
[12/09 16:27:05   5769s] #start 43th optimization iteration ...
[12/09 16:27:06   5771s] #   number of violations = 52
[12/09 16:27:06   5771s] #
[12/09 16:27:06   5771s] #    By Layer and Type :
[12/09 16:27:06   5771s] #	         MetSpc    Short      Mar   Totals
[12/09 16:27:06   5771s] #	M1            0        2        0        2
[12/09 16:27:06   5771s] #	M2            0        6        2        8
[12/09 16:27:06   5771s] #	M3            0       30        0       30
[12/09 16:27:06   5771s] #	M4            1       11        0       12
[12/09 16:27:06   5771s] #	Totals        1       49        2       52
[12/09 16:27:06   5771s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3319.14 (MB), peak = 3586.46 (MB)
[12/09 16:27:06   5771s] #start 44th optimization iteration ...
[12/09 16:27:09   5773s] #   number of violations = 48
[12/09 16:27:09   5773s] #
[12/09 16:27:09   5773s] #    By Layer and Type :
[12/09 16:27:09   5773s] #	          Short      Mar   Totals
[12/09 16:27:09   5773s] #	M1            2        0        2
[12/09 16:27:09   5773s] #	M2            6        2        8
[12/09 16:27:09   5773s] #	M3           32        0       32
[12/09 16:27:09   5773s] #	M4            6        0        6
[12/09 16:27:09   5773s] #	Totals       46        2       48
[12/09 16:27:09   5773s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3319.70 (MB), peak = 3586.46 (MB)
[12/09 16:27:09   5773s] #start 45th optimization iteration ...
[12/09 16:27:11   5775s] #   number of violations = 43
[12/09 16:27:11   5775s] #
[12/09 16:27:11   5775s] #    By Layer and Type :
[12/09 16:27:11   5775s] #	          Short   Totals
[12/09 16:27:11   5775s] #	M1            0        0
[12/09 16:27:11   5775s] #	M2            2        2
[12/09 16:27:11   5775s] #	M3           30       30
[12/09 16:27:11   5775s] #	M4           11       11
[12/09 16:27:11   5775s] #	Totals       43       43
[12/09 16:27:11   5775s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3319.31 (MB), peak = 3586.46 (MB)
[12/09 16:27:11   5775s] #start 46th optimization iteration ...
[12/09 16:27:13   5776s] #   number of violations = 46
[12/09 16:27:13   5776s] #
[12/09 16:27:13   5776s] #    By Layer and Type :
[12/09 16:27:13   5776s] #	         MetSpc    Short      Mar   Totals
[12/09 16:27:13   5776s] #	M1            0        0        0        0
[12/09 16:27:13   5776s] #	M2            0        4        0        4
[12/09 16:27:13   5776s] #	M3            0       27        0       27
[12/09 16:27:13   5776s] #	M4            1        9        1       11
[12/09 16:27:13   5776s] #	M5            0        2        0        2
[12/09 16:27:13   5776s] #	M6            0        2        0        2
[12/09 16:27:13   5776s] #	Totals        1       44        1       46
[12/09 16:27:13   5776s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3319.40 (MB), peak = 3586.46 (MB)
[12/09 16:27:13   5776s] #start 47th optimization iteration ...
[12/09 16:27:14   5778s] #   number of violations = 39
[12/09 16:27:14   5778s] #
[12/09 16:27:14   5778s] #    By Layer and Type :
[12/09 16:27:14   5778s] #	          Short   Totals
[12/09 16:27:14   5778s] #	M1            0        0
[12/09 16:27:14   5778s] #	M2            4        4
[12/09 16:27:14   5778s] #	M3           27       27
[12/09 16:27:14   5778s] #	M4            8        8
[12/09 16:27:14   5778s] #	Totals       39       39
[12/09 16:27:14   5778s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3319.49 (MB), peak = 3586.46 (MB)
[12/09 16:27:14   5778s] #start 48th optimization iteration ...
[12/09 16:27:16   5780s] #   number of violations = 39
[12/09 16:27:16   5780s] #
[12/09 16:27:16   5780s] #    By Layer and Type :
[12/09 16:27:16   5780s] #	          Short   Totals
[12/09 16:27:16   5780s] #	M1            0        0
[12/09 16:27:16   5780s] #	M2            4        4
[12/09 16:27:16   5780s] #	M3           31       31
[12/09 16:27:16   5780s] #	M4            4        4
[12/09 16:27:16   5780s] #	Totals       39       39
[12/09 16:27:16   5780s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3319.60 (MB), peak = 3586.46 (MB)
[12/09 16:27:16   5780s] #start 49th optimization iteration ...
[12/09 16:27:17   5781s] #   number of violations = 50
[12/09 16:27:17   5781s] #
[12/09 16:27:17   5781s] #    By Layer and Type :
[12/09 16:27:17   5781s] #	          Short      Mar   Totals
[12/09 16:27:17   5781s] #	M1            2        0        2
[12/09 16:27:17   5781s] #	M2            6        2        8
[12/09 16:27:17   5781s] #	M3           28        0       28
[12/09 16:27:17   5781s] #	M4           12        0       12
[12/09 16:27:17   5781s] #	Totals       48        2       50
[12/09 16:27:17   5781s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3319.23 (MB), peak = 3586.46 (MB)
[12/09 16:27:17   5781s] #start 50th optimization iteration ...
[12/09 16:27:18   5783s] #   number of violations = 39
[12/09 16:27:18   5783s] #
[12/09 16:27:18   5783s] #    By Layer and Type :
[12/09 16:27:18   5783s] #	          Short   Totals
[12/09 16:27:18   5783s] #	M1            0        0
[12/09 16:27:18   5783s] #	M2            2        2
[12/09 16:27:18   5783s] #	M3           26       26
[12/09 16:27:18   5783s] #	M4           11       11
[12/09 16:27:18   5783s] #	Totals       39       39
[12/09 16:27:18   5783s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3319.10 (MB), peak = 3586.46 (MB)
[12/09 16:27:18   5783s] #start 51th optimization iteration ...
[12/09 16:27:20   5784s] #   number of violations = 41
[12/09 16:27:20   5784s] #
[12/09 16:27:20   5784s] #    By Layer and Type :
[12/09 16:27:20   5784s] #	          Short   Totals
[12/09 16:27:20   5784s] #	M1            0        0
[12/09 16:27:20   5784s] #	M2            2        2
[12/09 16:27:20   5784s] #	M3           28       28
[12/09 16:27:20   5784s] #	M4           11       11
[12/09 16:27:20   5784s] #	Totals       41       41
[12/09 16:27:20   5784s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3319.21 (MB), peak = 3586.46 (MB)
[12/09 16:27:20   5784s] #start 52th optimization iteration ...
[12/09 16:27:21   5786s] #   number of violations = 43
[12/09 16:27:21   5786s] #
[12/09 16:27:21   5786s] #    By Layer and Type :
[12/09 16:27:21   5786s] #	          Short      Mar   Totals
[12/09 16:27:21   5786s] #	M1            2        0        2
[12/09 16:27:21   5786s] #	M2            5        1        6
[12/09 16:27:21   5786s] #	M3           27        0       27
[12/09 16:27:21   5786s] #	M4            8        0        8
[12/09 16:27:21   5786s] #	Totals       42        1       43
[12/09 16:27:21   5786s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3319.08 (MB), peak = 3586.46 (MB)
[12/09 16:27:21   5786s] #start 53th optimization iteration ...
[12/09 16:27:23   5788s] #   number of violations = 48
[12/09 16:27:23   5788s] #
[12/09 16:27:23   5788s] #    By Layer and Type :
[12/09 16:27:23   5788s] #	         MetSpc    Short   Totals
[12/09 16:27:23   5788s] #	M1            0        0        0
[12/09 16:27:23   5788s] #	M2            0        6        6
[12/09 16:27:23   5788s] #	M3            0       32       32
[12/09 16:27:23   5788s] #	M4            1        9       10
[12/09 16:27:23   5788s] #	Totals        1       47       48
[12/09 16:27:23   5788s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3319.11 (MB), peak = 3586.46 (MB)
[12/09 16:27:23   5788s] #start 54th optimization iteration ...
[12/09 16:27:24   5790s] #   number of violations = 49
[12/09 16:27:24   5790s] #
[12/09 16:27:24   5790s] #    By Layer and Type :
[12/09 16:27:24   5790s] #	         MetSpc    Short      Mar   Totals
[12/09 16:27:24   5790s] #	M1            0        0        0        0
[12/09 16:27:24   5790s] #	M2            0        4        0        4
[12/09 16:27:24   5790s] #	M3            0       29        0       29
[12/09 16:27:24   5790s] #	M4            1       10        1       12
[12/09 16:27:24   5790s] #	M5            0        1        1        2
[12/09 16:27:24   5790s] #	M6            0        2        0        2
[12/09 16:27:24   5790s] #	Totals        1       46        2       49
[12/09 16:27:24   5790s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3319.48 (MB), peak = 3586.46 (MB)
[12/09 16:27:24   5790s] #start 55th optimization iteration ...
[12/09 16:27:26   5791s] #   number of violations = 51
[12/09 16:27:26   5791s] #
[12/09 16:27:26   5791s] #    By Layer and Type :
[12/09 16:27:26   5791s] #	         MetSpc   EOLSpc    Short      Mar   Totals
[12/09 16:27:26   5791s] #	M1            0        0        2        0        2
[12/09 16:27:26   5791s] #	M2            0        0        4        2        6
[12/09 16:27:26   5791s] #	M3            1        1       25        0       27
[12/09 16:27:26   5791s] #	M4            0        0       11        1       12
[12/09 16:27:26   5791s] #	M5            0        0        1        1        2
[12/09 16:27:26   5791s] #	M6            0        0        2        0        2
[12/09 16:27:26   5791s] #	Totals        1        1       45        4       51
[12/09 16:27:26   5791s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3319.50 (MB), peak = 3586.46 (MB)
[12/09 16:27:26   5791s] #start 56th optimization iteration ...
[12/09 16:27:28   5793s] #   number of violations = 43
[12/09 16:27:28   5793s] #
[12/09 16:27:28   5793s] #    By Layer and Type :
[12/09 16:27:28   5793s] #	         MetSpc   EOLSpc    Short   Totals
[12/09 16:27:28   5793s] #	M1            0        0        0        0
[12/09 16:27:28   5793s] #	M2            0        0        2        2
[12/09 16:27:28   5793s] #	M3            1        1       28       30
[12/09 16:27:28   5793s] #	M4            0        0       11       11
[12/09 16:27:28   5793s] #	Totals        1        1       41       43
[12/09 16:27:28   5793s] #cpu time = 00:00:02, elapsed time = 00:00:03, memory = 3319.86 (MB), peak = 3586.46 (MB)
[12/09 16:27:28   5793s] #start 57th optimization iteration ...
[12/09 16:27:30   5795s] #   number of violations = 40
[12/09 16:27:30   5795s] #
[12/09 16:27:30   5795s] #    By Layer and Type :
[12/09 16:27:30   5795s] #	          Short   Totals
[12/09 16:27:30   5795s] #	M1            0        0
[12/09 16:27:30   5795s] #	M2            2        2
[12/09 16:27:30   5795s] #	M3           27       27
[12/09 16:27:30   5795s] #	M4           11       11
[12/09 16:27:30   5795s] #	Totals       40       40
[12/09 16:27:30   5795s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3319.95 (MB), peak = 3586.46 (MB)
[12/09 16:27:30   5795s] #start 58th optimization iteration ...
[12/09 16:27:32   5797s] #   number of violations = 55
[12/09 16:27:32   5797s] #
[12/09 16:27:32   5797s] #    By Layer and Type :
[12/09 16:27:32   5797s] #	         MetSpc    Short      Mar   Totals
[12/09 16:27:32   5797s] #	M1            0        2        0        2
[12/09 16:27:32   5797s] #	M2            0        6        2        8
[12/09 16:27:32   5797s] #	M3            1       32        0       33
[12/09 16:27:32   5797s] #	M4            3        9        0       12
[12/09 16:27:32   5797s] #	Totals        4       49        2       55
[12/09 16:27:32   5797s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3320.03 (MB), peak = 3586.46 (MB)
[12/09 16:27:32   5797s] #start 59th optimization iteration ...
[12/09 16:27:33   5798s] #   number of violations = 41
[12/09 16:27:33   5798s] #
[12/09 16:27:33   5798s] #    By Layer and Type :
[12/09 16:27:33   5798s] #	          Short   Totals
[12/09 16:27:33   5798s] #	M1            0        0
[12/09 16:27:33   5798s] #	M2            2        2
[12/09 16:27:33   5798s] #	M3           26       26
[12/09 16:27:33   5798s] #	M4           13       13
[12/09 16:27:33   5798s] #	Totals       41       41
[12/09 16:27:33   5798s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3320.08 (MB), peak = 3586.46 (MB)
[12/09 16:27:33   5798s] #start 60th optimization iteration ...
[12/09 16:27:35   5800s] #   number of violations = 43
[12/09 16:27:35   5800s] #
[12/09 16:27:35   5800s] #    By Layer and Type :
[12/09 16:27:35   5800s] #	         MetSpc    Short      Mar   Totals
[12/09 16:27:35   5800s] #	M1            0        0        0        0
[12/09 16:27:35   5800s] #	M2            0        2        0        2
[12/09 16:27:35   5800s] #	M3            0       28        0       28
[12/09 16:27:35   5800s] #	M4            1        7        1        9
[12/09 16:27:35   5800s] #	M5            0        1        1        2
[12/09 16:27:35   5800s] #	M6            0        2        0        2
[12/09 16:27:35   5800s] #	Totals        1       40        2       43
[12/09 16:27:35   5800s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3320.44 (MB), peak = 3586.46 (MB)
[12/09 16:27:35   5800s] #start 61th optimization iteration ...
[12/09 16:27:37   5802s] #   number of violations = 43
[12/09 16:27:37   5802s] #
[12/09 16:27:37   5802s] #    By Layer and Type :
[12/09 16:27:37   5802s] #	          Short   Totals
[12/09 16:27:37   5802s] #	M1            0        0
[12/09 16:27:37   5802s] #	M2            4        4
[12/09 16:27:37   5802s] #	M3           30       30
[12/09 16:27:37   5802s] #	M4            9        9
[12/09 16:27:37   5802s] #	Totals       43       43
[12/09 16:27:37   5802s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3320.30 (MB), peak = 3586.46 (MB)
[12/09 16:27:37   5802s] #start 62th optimization iteration ...
[12/09 16:27:38   5804s] #   number of violations = 40
[12/09 16:27:38   5804s] #
[12/09 16:27:38   5804s] #    By Layer and Type :
[12/09 16:27:38   5804s] #	          Short   CShort   Totals
[12/09 16:27:38   5804s] #	M1            0        0        0
[12/09 16:27:38   5804s] #	M2            2        0        2
[12/09 16:27:38   5804s] #	M3           26        1       27
[12/09 16:27:38   5804s] #	M4           11        0       11
[12/09 16:27:38   5804s] #	Totals       39        1       40
[12/09 16:27:38   5804s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3320.09 (MB), peak = 3586.46 (MB)
[12/09 16:27:38   5804s] #start 63th optimization iteration ...
[12/09 16:27:40   5805s] #   number of violations = 47
[12/09 16:27:40   5805s] #
[12/09 16:27:40   5805s] #    By Layer and Type :
[12/09 16:27:40   5805s] #	          Short      Mar   Totals
[12/09 16:27:40   5805s] #	M1            2        0        2
[12/09 16:27:40   5805s] #	M2            4        2        6
[12/09 16:27:40   5805s] #	M3           28        0       28
[12/09 16:27:40   5805s] #	M4            6        1        7
[12/09 16:27:40   5805s] #	M5            2        0        2
[12/09 16:27:40   5805s] #	M6            2        0        2
[12/09 16:27:40   5805s] #	Totals       44        3       47
[12/09 16:27:40   5805s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3320.22 (MB), peak = 3586.46 (MB)
[12/09 16:27:40   5805s] #start 64th optimization iteration ...
[12/09 16:27:41   5807s] #   number of violations = 48
[12/09 16:27:41   5807s] #
[12/09 16:27:41   5807s] #    By Layer and Type :
[12/09 16:27:41   5807s] #	         MetSpc    Short   Totals
[12/09 16:27:41   5807s] #	M1            0        0        0
[12/09 16:27:41   5807s] #	M2            0        6        6
[12/09 16:27:41   5807s] #	M3            0       28       28
[12/09 16:27:41   5807s] #	M4            1       13       14
[12/09 16:27:41   5807s] #	Totals        1       47       48
[12/09 16:27:41   5807s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3320.04 (MB), peak = 3586.46 (MB)
[12/09 16:27:41   5807s] #start 65th optimization iteration ...
[12/09 16:27:43   5809s] #   number of violations = 40
[12/09 16:27:43   5809s] #
[12/09 16:27:43   5809s] #    By Layer and Type :
[12/09 16:27:43   5809s] #	         MetSpc    Short   Totals
[12/09 16:27:43   5809s] #	M1            0        0        0
[12/09 16:27:43   5809s] #	M2            0        4        4
[12/09 16:27:43   5809s] #	M3            0       25       25
[12/09 16:27:43   5809s] #	M4            1       10       11
[12/09 16:27:43   5809s] #	Totals        1       39       40
[12/09 16:27:43   5809s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3320.21 (MB), peak = 3586.46 (MB)
[12/09 16:27:43   5809s] #start 66th optimization iteration ...
[12/09 16:27:44   5810s] #   number of violations = 45
[12/09 16:27:44   5810s] #
[12/09 16:27:44   5810s] #    By Layer and Type :
[12/09 16:27:44   5810s] #	          Short      Mar   Totals
[12/09 16:27:44   5810s] #	M1            2        0        2
[12/09 16:27:44   5810s] #	M2            5        2        7
[12/09 16:27:44   5810s] #	M3           27        0       27
[12/09 16:27:44   5810s] #	M4            9        0        9
[12/09 16:27:44   5810s] #	Totals       43        2       45
[12/09 16:27:44   5810s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3320.08 (MB), peak = 3586.46 (MB)
[12/09 16:27:44   5810s] #start 67th optimization iteration ...
[12/09 16:27:46   5812s] #   number of violations = 39
[12/09 16:27:46   5812s] #
[12/09 16:27:46   5812s] #    By Layer and Type :
[12/09 16:27:46   5812s] #	          Short   Totals
[12/09 16:27:46   5812s] #	M1            0        0
[12/09 16:27:46   5812s] #	M2            2        2
[12/09 16:27:46   5812s] #	M3           26       26
[12/09 16:27:46   5812s] #	M4           11       11
[12/09 16:27:46   5812s] #	Totals       39       39
[12/09 16:27:46   5812s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3320.20 (MB), peak = 3586.46 (MB)
[12/09 16:27:46   5812s] #start 68th optimization iteration ...
[12/09 16:27:48   5814s] #   number of violations = 38
[12/09 16:27:48   5814s] #
[12/09 16:27:48   5814s] #    By Layer and Type :
[12/09 16:27:48   5814s] #	         MetSpc    Short   Totals
[12/09 16:27:48   5814s] #	M1            0        0        0
[12/09 16:27:48   5814s] #	M2            0        2        2
[12/09 16:27:48   5814s] #	M3            0       27       27
[12/09 16:27:48   5814s] #	M4            1        8        9
[12/09 16:27:48   5814s] #	Totals        1       37       38
[12/09 16:27:48   5814s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3319.62 (MB), peak = 3586.46 (MB)
[12/09 16:27:48   5814s] #start 69th optimization iteration ...
[12/09 16:27:49   5815s] #   number of violations = 39
[12/09 16:27:49   5815s] #
[12/09 16:27:49   5815s] #    By Layer and Type :
[12/09 16:27:49   5815s] #	         MetSpc   EOLSpc    Short   Totals
[12/09 16:27:49   5815s] #	M1            0        0        0        0
[12/09 16:27:49   5815s] #	M2            0        0        2        2
[12/09 16:27:49   5815s] #	M3            1        1       25       27
[12/09 16:27:49   5815s] #	M4            0        0       10       10
[12/09 16:27:49   5815s] #	Totals        1        1       37       39
[12/09 16:27:49   5815s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3319.82 (MB), peak = 3586.46 (MB)
[12/09 16:27:49   5815s] #start 70th optimization iteration ...
[12/09 16:27:50   5817s] #   number of violations = 39
[12/09 16:27:50   5817s] #
[12/09 16:27:50   5817s] #    By Layer and Type :
[12/09 16:27:50   5817s] #	         MetSpc   EOLSpc    Short   Totals
[12/09 16:27:50   5817s] #	M1            0        0        0        0
[12/09 16:27:50   5817s] #	M2            0        0        2        2
[12/09 16:27:50   5817s] #	M3            1        1       25       27
[12/09 16:27:50   5817s] #	M4            0        0       10       10
[12/09 16:27:50   5817s] #	Totals        1        1       37       39
[12/09 16:27:50   5817s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3319.89 (MB), peak = 3586.46 (MB)
[12/09 16:27:50   5817s] #start 71th optimization iteration ...
[12/09 16:27:52   5819s] #   number of violations = 39
[12/09 16:27:52   5819s] #
[12/09 16:27:52   5819s] #    By Layer and Type :
[12/09 16:27:52   5819s] #	         MetSpc   EOLSpc    Short   Totals
[12/09 16:27:52   5819s] #	M1            0        0        0        0
[12/09 16:27:52   5819s] #	M2            0        0        2        2
[12/09 16:27:52   5819s] #	M3            1        1       25       27
[12/09 16:27:52   5819s] #	M4            0        0       10       10
[12/09 16:27:52   5819s] #	Totals        1        1       37       39
[12/09 16:27:52   5819s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3319.65 (MB), peak = 3586.46 (MB)
[12/09 16:27:52   5819s] #start 72th optimization iteration ...
[12/09 16:27:53   5820s] #   number of violations = 39
[12/09 16:27:53   5820s] #
[12/09 16:27:53   5820s] #    By Layer and Type :
[12/09 16:27:53   5820s] #	         MetSpc   EOLSpc    Short   Totals
[12/09 16:27:53   5820s] #	M1            0        0        0        0
[12/09 16:27:53   5820s] #	M2            0        0        2        2
[12/09 16:27:53   5820s] #	M3            1        1       25       27
[12/09 16:27:53   5820s] #	M4            0        0       10       10
[12/09 16:27:53   5820s] #	Totals        1        1       37       39
[12/09 16:27:53   5820s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3319.72 (MB), peak = 3586.46 (MB)
[12/09 16:27:53   5820s] #start 73th optimization iteration ...
[12/09 16:27:55   5822s] #   number of violations = 39
[12/09 16:27:55   5822s] #
[12/09 16:27:55   5822s] #    By Layer and Type :
[12/09 16:27:55   5822s] #	         MetSpc   EOLSpc    Short   Totals
[12/09 16:27:55   5822s] #	M1            0        0        0        0
[12/09 16:27:55   5822s] #	M2            0        0        2        2
[12/09 16:27:55   5822s] #	M3            1        1       25       27
[12/09 16:27:55   5822s] #	M4            0        0       10       10
[12/09 16:27:55   5822s] #	Totals        1        1       37       39
[12/09 16:27:55   5822s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3319.48 (MB), peak = 3586.46 (MB)
[12/09 16:27:55   5822s] #start 74th optimization iteration ...
[12/09 16:27:56   5824s] #   number of violations = 39
[12/09 16:27:56   5824s] #
[12/09 16:27:56   5824s] #    By Layer and Type :
[12/09 16:27:56   5824s] #	         MetSpc   EOLSpc    Short   Totals
[12/09 16:27:56   5824s] #	M1            0        0        0        0
[12/09 16:27:56   5824s] #	M2            0        0        2        2
[12/09 16:27:56   5824s] #	M3            1        1       25       27
[12/09 16:27:56   5824s] #	M4            0        0       10       10
[12/09 16:27:56   5824s] #	Totals        1        1       37       39
[12/09 16:27:56   5824s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3319.55 (MB), peak = 3586.46 (MB)
[12/09 16:27:57   5826s] #Complete Detail Routing.
[12/09 16:27:58   5826s] #Total number of nets with non-default rule or having extra spacing = 359
[12/09 16:27:58   5826s] #Total wire length = 3576265 um.
[12/09 16:27:58   5826s] #Total half perimeter of net bounding box = 2807678 um.
[12/09 16:27:58   5826s] #Total wire length on LAYER M1 = 6212 um.
[12/09 16:27:58   5826s] #Total wire length on LAYER M2 = 785236 um.
[12/09 16:27:58   5826s] #Total wire length on LAYER M3 = 1169125 um.
[12/09 16:27:58   5826s] #Total wire length on LAYER M4 = 890769 um.
[12/09 16:27:58   5826s] #Total wire length on LAYER M5 = 606161 um.
[12/09 16:27:58   5826s] #Total wire length on LAYER M6 = 118761 um.
[12/09 16:27:58   5826s] #Total wire length on LAYER M7 = 0 um.
[12/09 16:27:58   5826s] #Total wire length on LAYER M8 = 0 um.
[12/09 16:27:58   5826s] #Total wire length on LAYER M9 = 0 um.
[12/09 16:27:58   5826s] #Total number of vias = 1374400
[12/09 16:27:58   5826s] #Up-Via Summary (total 1374400):
[12/09 16:27:58   5826s] #           
[12/09 16:27:58   5826s] #-----------------------
[12/09 16:27:58   5826s] # M1             577557
[12/09 16:27:58   5826s] # M2             533456
[12/09 16:27:58   5826s] # M3             187841
[12/09 16:27:58   5826s] # M4              67631
[12/09 16:27:58   5826s] # M5               7915
[12/09 16:27:58   5826s] #-----------------------
[12/09 16:27:58   5826s] #               1374400 
[12/09 16:27:58   5826s] #
[12/09 16:27:58   5826s] #Total number of DRC violations = 39
[12/09 16:27:58   5826s] #Total number of violations on LAYER M1 = 0
[12/09 16:27:58   5826s] #Total number of violations on LAYER M2 = 2
[12/09 16:27:58   5826s] #Total number of violations on LAYER M3 = 27
[12/09 16:27:58   5826s] #Total number of violations on LAYER M4 = 10
[12/09 16:27:58   5826s] #Total number of violations on LAYER M5 = 0
[12/09 16:27:58   5826s] #Total number of violations on LAYER M6 = 0
[12/09 16:27:58   5826s] #Total number of violations on LAYER M7 = 0
[12/09 16:27:58   5826s] #Total number of violations on LAYER M8 = 0
[12/09 16:27:58   5826s] #Total number of violations on LAYER M9 = 0
[12/09 16:27:58   5827s] ### Time Record (Detail Routing) is uninstalled.
[12/09 16:27:58   5827s] #Cpu time = 00:02:37
[12/09 16:27:58   5827s] #Elapsed time = 00:02:16
[12/09 16:27:58   5827s] #Increased memory = -3.75 (MB)
[12/09 16:27:58   5827s] #Total memory = 3319.55 (MB)
[12/09 16:27:58   5827s] #Peak memory = 3586.46 (MB)
[12/09 16:27:58   5827s] ### Time Record (Antenna Fixing) is installed.
[12/09 16:27:59   5828s] #
[12/09 16:27:59   5828s] #start routing for process antenna violation fix ...
[12/09 16:28:00   5830s] ### drc_pitch = 4160 ( 2.08000 um) drc_range = 3940 ( 1.97000 um) route_pitch = 2120 ( 1.06000 um) patch_pitch = 6640 ( 3.32000 um) top_route_layer = 6 top_pin_layer = 6
[12/09 16:28:01   5830s] #
[12/09 16:28:01   5830s] #    By Layer and Type :
[12/09 16:28:01   5830s] #	         MetSpc   EOLSpc    Short   Totals
[12/09 16:28:01   5830s] #	M1            0        0        0        0
[12/09 16:28:01   5830s] #	M2            0        0        2        2
[12/09 16:28:01   5830s] #	M3            1        1       25       27
[12/09 16:28:01   5830s] #	M4            0        0       10       10
[12/09 16:28:01   5830s] #	Totals        1        1       37       39
[12/09 16:28:01   5830s] #cpu time = 00:00:03, elapsed time = 00:00:02, memory = 3319.55 (MB), peak = 3586.46 (MB)
[12/09 16:28:01   5830s] #
[12/09 16:28:01   5831s] #Total number of nets with non-default rule or having extra spacing = 359
[12/09 16:28:01   5831s] #Total wire length = 3576265 um.
[12/09 16:28:01   5831s] #Total half perimeter of net bounding box = 2807678 um.
[12/09 16:28:01   5831s] #Total wire length on LAYER M1 = 6212 um.
[12/09 16:28:01   5831s] #Total wire length on LAYER M2 = 785236 um.
[12/09 16:28:01   5831s] #Total wire length on LAYER M3 = 1169125 um.
[12/09 16:28:01   5831s] #Total wire length on LAYER M4 = 890769 um.
[12/09 16:28:01   5831s] #Total wire length on LAYER M5 = 606161 um.
[12/09 16:28:01   5831s] #Total wire length on LAYER M6 = 118761 um.
[12/09 16:28:01   5831s] #Total wire length on LAYER M7 = 0 um.
[12/09 16:28:01   5831s] #Total wire length on LAYER M8 = 0 um.
[12/09 16:28:01   5831s] #Total wire length on LAYER M9 = 0 um.
[12/09 16:28:01   5831s] #Total number of vias = 1374400
[12/09 16:28:01   5831s] #Up-Via Summary (total 1374400):
[12/09 16:28:01   5831s] #           
[12/09 16:28:01   5831s] #-----------------------
[12/09 16:28:01   5831s] # M1             577557
[12/09 16:28:01   5831s] # M2             533456
[12/09 16:28:01   5831s] # M3             187841
[12/09 16:28:01   5831s] # M4              67631
[12/09 16:28:01   5831s] # M5               7915
[12/09 16:28:01   5831s] #-----------------------
[12/09 16:28:01   5831s] #               1374400 
[12/09 16:28:01   5831s] #
[12/09 16:28:02   5831s] #Total number of DRC violations = 39
[12/09 16:28:02   5831s] #Total number of process antenna violations = 0
[12/09 16:28:02   5831s] #Total number of net violated process antenna rule = 0 ant fix stage
[12/09 16:28:02   5831s] #Total number of violations on LAYER M1 = 0
[12/09 16:28:02   5831s] #Total number of violations on LAYER M2 = 2
[12/09 16:28:02   5831s] #Total number of violations on LAYER M3 = 27
[12/09 16:28:02   5831s] #Total number of violations on LAYER M4 = 10
[12/09 16:28:02   5831s] #Total number of violations on LAYER M5 = 0
[12/09 16:28:02   5831s] #Total number of violations on LAYER M6 = 0
[12/09 16:28:02   5831s] #Total number of violations on LAYER M7 = 0
[12/09 16:28:02   5831s] #Total number of violations on LAYER M8 = 0
[12/09 16:28:02   5831s] #Total number of violations on LAYER M9 = 0
[12/09 16:28:02   5831s] #
[12/09 16:28:09   5847s] #
[12/09 16:28:10   5847s] #Total number of nets with non-default rule or having extra spacing = 359
[12/09 16:28:10   5847s] #Total wire length = 3576265 um.
[12/09 16:28:10   5847s] #Total half perimeter of net bounding box = 2807678 um.
[12/09 16:28:10   5847s] #Total wire length on LAYER M1 = 6212 um.
[12/09 16:28:10   5847s] #Total wire length on LAYER M2 = 785236 um.
[12/09 16:28:10   5847s] #Total wire length on LAYER M3 = 1169125 um.
[12/09 16:28:10   5847s] #Total wire length on LAYER M4 = 890769 um.
[12/09 16:28:10   5847s] #Total wire length on LAYER M5 = 606161 um.
[12/09 16:28:10   5847s] #Total wire length on LAYER M6 = 118761 um.
[12/09 16:28:10   5847s] #Total wire length on LAYER M7 = 0 um.
[12/09 16:28:10   5847s] #Total wire length on LAYER M8 = 0 um.
[12/09 16:28:10   5847s] #Total wire length on LAYER M9 = 0 um.
[12/09 16:28:10   5847s] #Total number of vias = 1374400
[12/09 16:28:10   5847s] #Up-Via Summary (total 1374400):
[12/09 16:28:10   5847s] #           
[12/09 16:28:10   5847s] #-----------------------
[12/09 16:28:10   5847s] # M1             577557
[12/09 16:28:10   5847s] # M2             533456
[12/09 16:28:10   5847s] # M3             187841
[12/09 16:28:10   5847s] # M4              67631
[12/09 16:28:10   5847s] # M5               7915
[12/09 16:28:10   5847s] #-----------------------
[12/09 16:28:10   5847s] #               1374400 
[12/09 16:28:10   5847s] #
[12/09 16:28:10   5847s] #Total number of DRC violations = 39
[12/09 16:28:10   5847s] #Total number of process antenna violations = 0
[12/09 16:28:10   5847s] #Total number of net violated process antenna rule = 0 ant fix stage
[12/09 16:28:10   5847s] #Total number of violations on LAYER M1 = 0
[12/09 16:28:10   5847s] #Total number of violations on LAYER M2 = 2
[12/09 16:28:10   5847s] #Total number of violations on LAYER M3 = 27
[12/09 16:28:10   5847s] #Total number of violations on LAYER M4 = 10
[12/09 16:28:10   5847s] #Total number of violations on LAYER M5 = 0
[12/09 16:28:10   5847s] #Total number of violations on LAYER M6 = 0
[12/09 16:28:10   5847s] #Total number of violations on LAYER M7 = 0
[12/09 16:28:10   5847s] #Total number of violations on LAYER M8 = 0
[12/09 16:28:10   5847s] #Total number of violations on LAYER M9 = 0
[12/09 16:28:10   5847s] #
[12/09 16:28:10   5847s] ### Time Record (Antenna Fixing) is uninstalled.
[12/09 16:28:10   5847s] #detailRoute Statistics:
[12/09 16:28:10   5847s] #Cpu time = 00:02:57
[12/09 16:28:10   5847s] #Elapsed time = 00:02:28
[12/09 16:28:10   5847s] #Increased memory = -3.67 (MB)
[12/09 16:28:10   5847s] #Total memory = 3319.63 (MB)
[12/09 16:28:10   5847s] #Peak memory = 3586.46 (MB)
[12/09 16:28:10   5847s] #Skip updating routing design signature in db-snapshot flow
[12/09 16:28:10   5848s] ### global_detail_route design signature (398): route=357658932 flt_obj=0 vio=933882751 shield_wire=1
[12/09 16:28:10   5848s] ### Time Record (DB Export) is installed.
[12/09 16:28:12   5849s] ### export design design signature (399): route=357658932 fixed_route=2047590728 flt_obj=0 vio=933882751 swire=282492057 shield_wire=1 net_attr=1366872578 dirty_area=0 del_dirty_area=0 cell=798963616 placement=1566479310 pin_access=2011082590 inst_pattern=1
[12/09 16:28:16   5855s] ### Time Record (DB Export) is uninstalled.
[12/09 16:28:16   5855s] ### Time Record (Post Callback) is installed.
[12/09 16:28:17   5856s] ### Time Record (Post Callback) is uninstalled.
[12/09 16:28:17   5856s] #
[12/09 16:28:17   5856s] #globalDetailRoute statistics:
[12/09 16:28:17   5856s] #Cpu time = 00:03:32
[12/09 16:28:17   5856s] #Elapsed time = 00:03:02
[12/09 16:28:17   5856s] #Increased memory = -290.88 (MB)
[12/09 16:28:17   5856s] #Total memory = 3087.40 (MB)
[12/09 16:28:17   5856s] #Peak memory = 3586.46 (MB)
[12/09 16:28:17   5856s] #Number of warnings = 3
[12/09 16:28:17   5856s] #Total number of warnings = 15
[12/09 16:28:17   5856s] #Number of fails = 0
[12/09 16:28:17   5856s] #Total number of fails = 0
[12/09 16:28:17   5856s] #Complete globalDetailRoute on Fri Dec  9 16:28:17 2022
[12/09 16:28:17   5856s] #
[12/09 16:28:18   5856s] ### import design signature (400): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=2011082590 inst_pattern=1
[12/09 16:28:18   5856s] ### Time Record (globalDetailRoute) is uninstalled.
[12/09 16:28:18   5856s] ### 
[12/09 16:28:18   5856s] ###   Scalability Statistics
[12/09 16:28:18   5856s] ### 
[12/09 16:28:18   5856s] ### --------------------------------+----------------+----------------+----------------+
[12/09 16:28:18   5856s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[12/09 16:28:18   5856s] ### --------------------------------+----------------+----------------+----------------+
[12/09 16:28:18   5856s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/09 16:28:18   5856s] ###   Post Callback                 |        00:00:01|        00:00:01|             0.8|
[12/09 16:28:18   5856s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/09 16:28:18   5856s] ###   DB Import                     |        00:00:09|        00:00:07|             1.3|
[12/09 16:28:18   5856s] ###   DB Export                     |        00:00:07|        00:00:05|             1.3|
[12/09 16:28:18   5856s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[12/09 16:28:18   5856s] ###   Data Preparation              |        00:00:10|        00:00:12|             0.8|
[12/09 16:28:18   5856s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[12/09 16:28:18   5856s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[12/09 16:28:18   5856s] ###   Detail Routing                |        00:02:36|        00:02:15|             1.2|
[12/09 16:28:18   5856s] ###   Antenna Fixing                |        00:00:20|        00:00:12|             1.8|
[12/09 16:28:18   5856s] ###   Entire Command                |        00:03:32|        00:03:03|             1.2|
[12/09 16:28:18   5856s] ### --------------------------------+----------------+----------------+----------------+
[12/09 16:28:18   5856s] ### 
[12/09 16:28:18   5856s] *** EcoRoute #1 [finish] : cpu/real = 0:03:32.1/0:03:02.8 (1.2), totSession cpu/real = 1:37:36.6/1:15:27.6 (1.3), mem = 3721.3M
[12/09 16:28:18   5856s] 
[12/09 16:28:18   5856s] =============================================================================================
[12/09 16:28:18   5856s]  Step TAT Report for EcoRoute #1                                                21.10-p004_1
[12/09 16:28:18   5856s] =============================================================================================
[12/09 16:28:18   5856s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/09 16:28:18   5856s] ---------------------------------------------------------------------------------------------
[12/09 16:28:18   5856s] [ GlobalRoute            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/09 16:28:18   5856s] [ DetailRoute            ]      1   0:02:15.1  (  73.9 % )     0:02:15.1 /  0:02:36.1    1.2
[12/09 16:28:18   5856s] [ MISC                   ]          0:00:47.7  (  26.1 % )     0:00:47.7 /  0:00:56.0    1.2
[12/09 16:28:18   5856s] ---------------------------------------------------------------------------------------------
[12/09 16:28:18   5856s]  EcoRoute #1 TOTAL                  0:03:02.8  ( 100.0 % )     0:03:02.8 /  0:03:32.1    1.2
[12/09 16:28:18   5856s] ---------------------------------------------------------------------------------------------
[12/09 16:28:18   5856s] 
[12/09 16:28:18   5856s] **optDesign ... cpu = 0:08:58, real = 0:08:44, mem = 3083.3M, totSessionCpu=1:37:37 **
[12/09 16:28:18   5856s] -routeWithEco false                       # bool, default=false
[12/09 16:28:18   5856s] -routeSelectedNetOnly false               # bool, default=false
[12/09 16:28:18   5856s] -routeWithTimingDriven false              # bool, default=false
[12/09 16:28:18   5856s] -routeWithSiDriven false                  # bool, default=false
[12/09 16:28:18   5856s] New Signature Flow (restoreNanoRouteOptions) ....
[12/09 16:28:18   5856s] Extraction called for design 'toplevel_498' of instances=191747 and nets=158037 using extraction engine 'postRoute' at effort level 'low' .
[12/09 16:28:18   5856s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/09 16:28:18   5856s] Type 'man IMPEXT-3530' for more detail.
[12/09 16:28:18   5856s] PostRoute (effortLevel low) RC Extraction called for design toplevel_498.
[12/09 16:28:18   5856s] RC Extraction called in multi-corner(1) mode.
[12/09 16:28:18   5856s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/09 16:28:18   5856s] Type 'man IMPEXT-6197' for more detail.
[12/09 16:28:18   5856s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[12/09 16:28:18   5856s] * Layer Id             : 1 - M1
[12/09 16:28:18   5856s]       Thickness        : 0.18
[12/09 16:28:18   5856s]       Min Width        : 0.09
[12/09 16:28:18   5856s]       Layer Dielectric : 4.1
[12/09 16:28:18   5856s] * Layer Id             : 2 - M2
[12/09 16:28:18   5856s]       Thickness        : 0.22
[12/09 16:28:18   5856s]       Min Width        : 0.1
[12/09 16:28:18   5856s]       Layer Dielectric : 4.1
[12/09 16:28:18   5856s] * Layer Id             : 3 - M3
[12/09 16:28:18   5856s]       Thickness        : 0.22
[12/09 16:28:18   5856s]       Min Width        : 0.1
[12/09 16:28:18   5856s]       Layer Dielectric : 4.1
[12/09 16:28:18   5856s] * Layer Id             : 4 - M4
[12/09 16:28:18   5856s]       Thickness        : 0.22
[12/09 16:28:18   5856s]       Min Width        : 0.1
[12/09 16:28:18   5856s]       Layer Dielectric : 4.1
[12/09 16:28:18   5856s] * Layer Id             : 5 - M5
[12/09 16:28:18   5856s]       Thickness        : 0.22
[12/09 16:28:18   5856s]       Min Width        : 0.1
[12/09 16:28:18   5856s]       Layer Dielectric : 4.1
[12/09 16:28:18   5856s] * Layer Id             : 6 - M6
[12/09 16:28:18   5856s]       Thickness        : 0.22
[12/09 16:28:18   5856s]       Min Width        : 0.1
[12/09 16:28:18   5856s]       Layer Dielectric : 4.1
[12/09 16:28:18   5856s] * Layer Id             : 7 - M7
[12/09 16:28:18   5856s]       Thickness        : 0.22
[12/09 16:28:18   5856s]       Min Width        : 0.1
[12/09 16:28:18   5856s]       Layer Dielectric : 4.1
[12/09 16:28:18   5856s] * Layer Id             : 8 - M8
[12/09 16:28:18   5856s]       Thickness        : 0.9
[12/09 16:28:18   5856s]       Min Width        : 0.4
[12/09 16:28:18   5856s]       Layer Dielectric : 4.1
[12/09 16:28:18   5856s] * Layer Id             : 9 - M9
[12/09 16:28:18   5856s]       Thickness        : 0.9
[12/09 16:28:18   5856s]       Min Width        : 0.4
[12/09 16:28:18   5856s]       Layer Dielectric : 4.1
[12/09 16:28:18   5856s] extractDetailRC Option : -outfile /tmp/innovus_temp_1318001_ece-498hk-01.ece.illinois.edu_hfaroo9_ndBuTK/toplevel_498_1318001_Ps3RvR.rcdb.d -maxResLength 200  -basic
[12/09 16:28:18   5856s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[12/09 16:28:18   5856s]       RC Corner Indexes            0   
[12/09 16:28:18   5856s] Capacitance Scaling Factor   : 1.00000 
[12/09 16:28:18   5856s] Coupling Cap. Scaling Factor : 1.00000 
[12/09 16:28:18   5856s] Resistance Scaling Factor    : 1.00000 
[12/09 16:28:18   5856s] Clock Cap. Scaling Factor    : 1.00000 
[12/09 16:28:18   5856s] Clock Res. Scaling Factor    : 1.00000 
[12/09 16:28:18   5856s] Shrink Factor                : 1.00000
[12/09 16:28:24   5861s] LayerId::1 widthSet size::1
[12/09 16:28:24   5861s] LayerId::2 widthSet size::1
[12/09 16:28:24   5861s] LayerId::3 widthSet size::1
[12/09 16:28:24   5861s] LayerId::4 widthSet size::1
[12/09 16:28:24   5861s] LayerId::5 widthSet size::1
[12/09 16:28:24   5861s] LayerId::6 widthSet size::1
[12/09 16:28:24   5861s] LayerId::7 widthSet size::1
[12/09 16:28:24   5861s] LayerId::8 widthSet size::1
[12/09 16:28:24   5861s] LayerId::9 widthSet size::1
[12/09 16:28:24   5861s] eee: pegSigSF::1.070000
[12/09 16:28:24   5861s] Initializing multi-corner resistance tables ...
[12/09 16:28:24   5861s] eee: l::1 avDens::0.109085 usedTrk::17890.018775 availTrk::164000.000000 sigTrk::17890.018775
[12/09 16:28:24   5861s] eee: l::2 avDens::0.245257 usedTrk::39241.130001 availTrk::160000.000000 sigTrk::39241.130001
[12/09 16:28:24   5861s] eee: l::3 avDens::0.361069 usedTrk::57807.218196 availTrk::160100.000000 sigTrk::57807.218196
[12/09 16:28:24   5861s] eee: l::4 avDens::0.276348 usedTrk::44243.374988 availTrk::160100.000000 sigTrk::44243.374988
[12/09 16:28:24   5861s] eee: l::5 avDens::0.188402 usedTrk::30332.649980 availTrk::161000.000000 sigTrk::30332.649980
[12/09 16:28:24   5861s] eee: l::6 avDens::0.066347 usedTrk::5938.060014 availTrk::89500.000000 sigTrk::5938.060014
[12/09 16:28:24   5861s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/09 16:28:24   5861s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/09 16:28:24   5861s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/09 16:28:25   5862s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.306035 ; uaWl: 1.000000 ; uaWlH: 0.447838 ; aWlH: 0.000000 ; Pmax: 0.882100 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 79 ; 
[12/09 16:28:28   5864s] Checking LVS Completed (CPU Time= 0:00:01.0  MEM= 3723.5M)
[12/09 16:28:29   5864s] Creating parasitic data file '/tmp/innovus_temp_1318001_ece-498hk-01.ece.illinois.edu_hfaroo9_ndBuTK/toplevel_498_1318001_Ps3RvR.rcdb.d' for storing RC.
[12/09 16:28:33   5868s] Extracted 10.0001% (CPU Time= 0:00:07.0  MEM= 3771.9M)
[12/09 16:28:36   5870s] Extracted 20.0001% (CPU Time= 0:00:09.7  MEM= 3771.9M)
[12/09 16:28:39   5873s] Extracted 30.0001% (CPU Time= 0:00:12.3  MEM= 3775.9M)
[12/09 16:28:42   5875s] Extracted 40.0001% (CPU Time= 0:00:14.9  MEM= 3775.9M)
[12/09 16:28:51   5882s] Extracted 50.0001% (CPU Time= 0:00:21.9  MEM= 3775.9M)
[12/09 16:28:56   5886s] Extracted 60.0001% (CPU Time= 0:00:25.8  MEM= 3775.9M)
[12/09 16:29:04   5892s] Extracted 70.0001% (CPU Time= 0:00:31.4  MEM= 3775.9M)
[12/09 16:29:08   5896s] Extracted 80.0001% (CPU Time= 0:00:35.0  MEM= 3775.9M)
[12/09 16:29:12   5898s] Extracted 90.0001% (CPU Time= 0:00:37.9  MEM= 3775.9M)
[12/09 16:29:33   5916s] Extracted 100% (CPU Time= 0:00:55.3  MEM= 3775.9M)
[12/09 16:29:36   5918s] Number of Extracted Resistors     : 3176166
[12/09 16:29:36   5918s] Number of Extracted Ground Cap.   : 3063037
[12/09 16:29:36   5918s] Number of Extracted Coupling Cap. : 6563288
[12/09 16:29:36   5918s] Opening parasitic data file '/tmp/innovus_temp_1318001_ece-498hk-01.ece.illinois.edu_hfaroo9_ndBuTK/toplevel_498_1318001_Ps3RvR.rcdb.d' for reading (mem: 3755.922M)
[12/09 16:29:36   5918s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[12/09 16:29:37   5919s] Checking LVS Completed (CPU Time= 0:00:01.0  MEM= 3755.9M)
[12/09 16:29:37   5919s] Creating parasitic data file '/tmp/innovus_temp_1318001_ece-498hk-01.ece.illinois.edu_hfaroo9_ndBuTK/toplevel_498_1318001_Ps3RvR.rcdb_Filter.rcdb.d' for storing RC.
[12/09 16:29:40   5921s] Closing parasitic data file '/tmp/innovus_temp_1318001_ece-498hk-01.ece.illinois.edu_hfaroo9_ndBuTK/toplevel_498_1318001_Ps3RvR.rcdb.d': 155555 access done (mem: 3767.922M)
[12/09 16:29:41   5921s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3767.922M)
[12/09 16:29:41   5921s] Opening parasitic data file '/tmp/innovus_temp_1318001_ece-498hk-01.ece.illinois.edu_hfaroo9_ndBuTK/toplevel_498_1318001_Ps3RvR.rcdb.d' for reading (mem: 3767.922M)
[12/09 16:29:41   5921s] processing rcdb (/tmp/innovus_temp_1318001_ece-498hk-01.ece.illinois.edu_hfaroo9_ndBuTK/toplevel_498_1318001_Ps3RvR.rcdb.d) for hinst (top) of cell (toplevel_498);
[12/09 16:29:44   5925s] Closing parasitic data file '/tmp/innovus_temp_1318001_ece-498hk-01.ece.illinois.edu_hfaroo9_ndBuTK/toplevel_498_1318001_Ps3RvR.rcdb.d': 0 access done (mem: 3767.922M)
[12/09 16:29:44   5925s] Lumped Parasitic Loading Completed (total cpu=0:00:03.9, real=0:00:03.0, current mem=3767.922M)
[12/09 16:29:44   5925s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:01:09  Real Time: 0:01:26  MEM: 3767.922M)
[12/09 16:29:44   5925s] **optDesign ... cpu = 0:10:07, real = 0:10:10, mem = 3094.2M, totSessionCpu=1:38:45 **
[12/09 16:29:44   5925s] Starting delay calculation for Setup views
[12/09 16:29:45   5925s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/09 16:29:45   5926s] Starting SI iteration 1 using Infinite Timing Windows
[12/09 16:29:46   5926s] #################################################################################
[12/09 16:29:46   5926s] # Design Stage: PostRoute
[12/09 16:29:46   5926s] # Design Name: toplevel_498
[12/09 16:29:46   5926s] # Design Mode: 90nm
[12/09 16:29:46   5926s] # Analysis Mode: MMMC OCV 
[12/09 16:29:46   5926s] # Parasitics Mode: SPEF/RCDB 
[12/09 16:29:46   5926s] # Signoff Settings: SI On 
[12/09 16:29:46   5926s] #################################################################################
[12/09 16:29:50   5932s] Topological Sorting (REAL = 0:00:01.0, MEM = 3766.7M, InitMEM = 3752.1M)
[12/09 16:29:51   5933s] Setting infinite Tws ...
[12/09 16:29:51   5933s] First Iteration Infinite Tw... 
[12/09 16:29:52   5933s] Calculate early delays in OCV mode...
[12/09 16:29:52   5933s] Calculate late delays in OCV mode...
[12/09 16:29:52   5933s] Start delay calculation (fullDC) (4 T). (MEM=3766.67)
[12/09 16:29:53   5934s] LayerId::1 widthSet size::1
[12/09 16:29:53   5934s] LayerId::2 widthSet size::1
[12/09 16:29:53   5934s] LayerId::3 widthSet size::1
[12/09 16:29:53   5934s] LayerId::4 widthSet size::1
[12/09 16:29:53   5934s] LayerId::5 widthSet size::1
[12/09 16:29:53   5934s] LayerId::6 widthSet size::1
[12/09 16:29:53   5934s] LayerId::7 widthSet size::1
[12/09 16:29:53   5934s] LayerId::8 widthSet size::1
[12/09 16:29:53   5934s] LayerId::9 widthSet size::1
[12/09 16:29:53   5934s] eee: pegSigSF::1.070000
[12/09 16:29:53   5934s] Initializing multi-corner resistance tables ...
[12/09 16:29:53   5934s] eee: l::1 avDens::0.109085 usedTrk::17890.018775 availTrk::164000.000000 sigTrk::17890.018775
[12/09 16:29:53   5934s] eee: l::2 avDens::0.245257 usedTrk::39241.130001 availTrk::160000.000000 sigTrk::39241.130001
[12/09 16:29:53   5934s] eee: l::3 avDens::0.361069 usedTrk::57807.218196 availTrk::160100.000000 sigTrk::57807.218196
[12/09 16:29:53   5934s] eee: l::4 avDens::0.276348 usedTrk::44243.374988 availTrk::160100.000000 sigTrk::44243.374988
[12/09 16:29:53   5934s] eee: l::5 avDens::0.188402 usedTrk::30332.649980 availTrk::161000.000000 sigTrk::30332.649980
[12/09 16:29:53   5934s] eee: l::6 avDens::0.066347 usedTrk::5938.060014 availTrk::89500.000000 sigTrk::5938.060014
[12/09 16:29:53   5934s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/09 16:29:53   5934s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/09 16:29:53   5934s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/09 16:29:53   5934s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.306035 ; uaWl: 1.000000 ; uaWlH: 0.447838 ; aWlH: 0.000000 ; Pmax: 0.882100 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 79 ; 
[12/09 16:29:55   5936s] End AAE Lib Interpolated Model. (MEM=3788.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/09 16:29:56   5937s] Opening parasitic data file '/tmp/innovus_temp_1318001_ece-498hk-01.ece.illinois.edu_hfaroo9_ndBuTK/toplevel_498_1318001_Ps3RvR.rcdb.d' for reading (mem: 3788.293M)
[12/09 16:29:56   5937s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3788.3M)
[12/09 16:29:56   5937s] AAE_INFO: 4 threads acquired from CTE.
[12/09 16:30:22   5985s] Total number of fetched objects 155574
[12/09 16:30:22   5985s] AAE_INFO-618: Total number of nets in the design is 158037,  98.5 percent of the nets selected for SI analysis
[12/09 16:30:23   5987s] End Timing Check Calculation. (CPU Time=0:00:01.5, Real Time=0:00:01.0)
[12/09 16:30:23   5987s] End delay calculation. (MEM=3949.71 CPU=0:00:47.3 REAL=0:00:25.0)
[12/09 16:30:23   5987s] End delay calculation (fullDC). (MEM=3949.71 CPU=0:00:53.4 REAL=0:00:31.0)
[12/09 16:30:23   5987s] *** CDM Built up (cpu=0:01:01  real=0:00:38.0  mem= 3949.7M) ***
[12/09 16:30:35   5998s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3980.7M)
[12/09 16:30:35   5998s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/09 16:30:35   5999s] Loading CTE timing window is completed (CPU = 0:00:00.9, REAL = 0:00:00.0, MEM = 3949.7M)
[12/09 16:30:35   5999s] Starting SI iteration 2
[12/09 16:30:36   6000s] Calculate early delays in OCV mode...
[12/09 16:30:36   6000s] Calculate late delays in OCV mode...
[12/09 16:30:36   6000s] Start delay calculation (fullDC) (4 T). (MEM=3817.85)
[12/09 16:30:37   6001s] End AAE Lib Interpolated Model. (MEM=3817.85 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/09 16:30:39   6003s] Glitch Analysis: View slowView -- Total Number of Nets Skipped = 0. 
[12/09 16:30:39   6003s] Glitch Analysis: View slowView -- Total Number of Nets Analyzed = 155574. 
[12/09 16:30:39   6003s] Total number of fetched objects 155574
[12/09 16:30:39   6003s] AAE_INFO-618: Total number of nets in the design is 158037,  0.4 percent of the nets selected for SI analysis
[12/09 16:30:39   6003s] End delay calculation. (MEM=3990.95 CPU=0:00:02.2 REAL=0:00:02.0)
[12/09 16:30:39   6003s] End delay calculation (fullDC). (MEM=3990.95 CPU=0:00:02.9 REAL=0:00:03.0)
[12/09 16:30:39   6003s] *** CDM Built up (cpu=0:00:03.0  real=0:00:03.0  mem= 3990.9M) ***
[12/09 16:30:51   6015s] *** Done Building Timing Graph (cpu=0:01:30 real=0:01:07 totSessionCpu=1:40:15 mem=4019.9M)
[12/09 16:30:51   6015s] End AAE Lib Interpolated Model. (MEM=4019.95 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/09 16:30:52   6016s] All LLGs are deleted
[12/09 16:30:52   6016s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:4019.9M, EPOCH TIME: 1670625052.397591
[12/09 16:30:52   6016s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:4019.9M, EPOCH TIME: 1670625052.398515
[12/09 16:30:52   6016s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4019.9M, EPOCH TIME: 1670625052.474154
[12/09 16:30:52   6016s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:4019.9M, EPOCH TIME: 1670625052.480841
[12/09 16:30:52   6016s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:4019.9M, EPOCH TIME: 1670625052.491979
[12/09 16:30:52   6016s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.008, REAL:0.006, MEM:4020.9M, EPOCH TIME: 1670625052.498239
[12/09 16:30:52   6016s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.074, REAL:0.064, MEM:4020.9M, EPOCH TIME: 1670625052.545298
[12/09 16:30:52   6016s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.146, REAL:0.137, MEM:4020.9M, EPOCH TIME: 1670625052.610765
[12/09 16:30:56   6020s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| 25.952  | 33.199  | 33.156  | 25.952  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  32088  |  32081  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     10 (20)      |
|   max_tran     |      0 (0)       |   0.000    |     10 (25)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 94.917%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:11:42, real = 0:11:22, mem = 3370.5M, totSessionCpu=1:40:21 **
[12/09 16:30:56   6020s] Executing marking Critical Nets1
[12/09 16:30:56   6020s] **INFO: flowCheckPoint #5 OptimizationRecovery
[12/09 16:30:56   6021s] *** Timing Is met
[12/09 16:30:56   6021s] *** Check timing (0:00:00.2)
[12/09 16:30:56   6021s] Running postRoute recovery in postEcoRoute mode
[12/09 16:30:56   6021s] **optDesign ... cpu = 0:11:43, real = 0:11:22, mem = 3370.5M, totSessionCpu=1:40:21 **
[12/09 16:31:01   6025s]   Timing/DRV Snapshot: (TGT)
[12/09 16:31:01   6025s]      Weighted WNS: 0.000
[12/09 16:31:01   6025s]       All  PG WNS: 0.000
[12/09 16:31:01   6025s]       High PG WNS: 0.000
[12/09 16:31:01   6025s]       All  PG TNS: 0.000
[12/09 16:31:01   6025s]       High PG TNS: 0.000
[12/09 16:31:01   6025s]       Low  PG TNS: 0.000
[12/09 16:31:01   6025s]          Tran DRV: 0 (10)
[12/09 16:31:01   6025s]           Cap DRV: 0 (20)
[12/09 16:31:01   6025s]        Fanout DRV: 0 (0)
[12/09 16:31:01   6025s]            Glitch: 0 (0)
[12/09 16:31:01   6025s]    Category Slack: { [L, 25.952] [H, 33.156] [H, 33.199] }
[12/09 16:31:01   6025s] 
[12/09 16:31:01   6025s] Checking setup slack degradation ...
[12/09 16:31:01   6025s] 
[12/09 16:31:01   6025s] Recovery Manager:
[12/09 16:31:01   6025s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.150) - Skip
[12/09 16:31:01   6025s]   High Effort WNS Jump: 0.000 (REF: { 0.000, 0.000 }, TGT: { 0.000, 0.000 }, Threshold: 0.075) - Skip
[12/09 16:31:01   6025s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[12/09 16:31:01   6025s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[12/09 16:31:01   6025s] 
[12/09 16:31:01   6025s] Checking DRV degradation...
[12/09 16:31:01   6025s] 
[12/09 16:31:01   6025s] Recovery Manager:
[12/09 16:31:01   6025s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[12/09 16:31:01   6025s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[12/09 16:31:01   6025s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[12/09 16:31:01   6025s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[12/09 16:31:01   6025s] 
[12/09 16:31:01   6025s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[12/09 16:31:01   6025s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:04, real=0:00:05, mem=3847.83M, totSessionCpu=1:40:25).
[12/09 16:31:01   6025s] **optDesign ... cpu = 0:11:47, real = 0:11:27, mem = 3370.5M, totSessionCpu=1:40:25 **
[12/09 16:31:01   6025s] 
[12/09 16:31:01   6025s] Latch borrow mode reset to max_borrow
[12/09 16:31:10   6035s] **INFO: flowCheckPoint #6 FinalSummary
[12/09 16:31:10   6035s] Reported timing to dir ./timingReports
[12/09 16:31:10   6035s] **optDesign ... cpu = 0:11:57, real = 0:11:36, mem = 3378.6M, totSessionCpu=1:40:35 **
[12/09 16:31:11   6035s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3848.3M, EPOCH TIME: 1670625071.238094
[12/09 16:31:11   6035s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.106, REAL:0.107, MEM:3848.3M, EPOCH TIME: 1670625071.345482
[12/09 16:31:26   6046s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| 25.952  | 33.311  | 33.156  | 25.952  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  32088  |  32081  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     10 (20)      |
|   max_tran     |      0 (0)       |   0.000    |     10 (25)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 94.917%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:12:08, real = 0:11:52, mem = 3368.4M, totSessionCpu=1:40:46 **
[12/09 16:31:26   6046s]  ReSet Options after AAE Based Opt flow 
[12/09 16:31:26   6046s] 
[12/09 16:31:26   6046s] TimeStamp Deleting Cell Server Begin ...
[12/09 16:31:26   6046s] Deleting Lib Analyzer.
[12/09 16:31:26   6046s] 
[12/09 16:31:26   6046s] TimeStamp Deleting Cell Server End ...
[12/09 16:31:26   6046s] Opt: RC extraction mode changed to 'detail'
[12/09 16:31:26   6046s] *** Finished optDesign ***
[12/09 16:31:26   6046s] 
[12/09 16:31:26   6046s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:12:11 real=  0:11:55)
[12/09 16:31:26   6046s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[12/09 16:31:26   6046s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=  0:02:20 real=  0:02:56)
[12/09 16:31:26   6046s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=  0:02:45 real=  0:02:24)
[12/09 16:31:26   6046s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[12/09 16:31:26   6046s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:19.8 real=0:00:23.7)
[12/09 16:31:26   6046s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:31.4 real=0:00:39.9)
[12/09 16:31:26   6046s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=0:00:07.9 real=0:00:08.1)
[12/09 16:31:26   6046s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:08.2 real=0:00:09.4)
[12/09 16:31:26   6046s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=  0:03:37 real=  0:03:08)
[12/09 16:31:26   6046s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=  0:01:35 real=  0:01:12)
[12/09 16:31:26   6046s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.2 real=0:00:00.3)
[12/09 16:31:26   6046s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:14.3 real=0:00:14.1)
[12/09 16:31:26   6046s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[12/09 16:31:26   6046s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/09 16:31:26   6046s] Info: pop threads available for lower-level modules during optimization.
[12/09 16:31:26   6046s] Info: Destroy the CCOpt slew target map.
[12/09 16:31:26   6046s] clean pInstBBox. size 0
[12/09 16:31:27   6046s] All LLGs are deleted
[12/09 16:31:27   6046s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3848.6M, EPOCH TIME: 1670625087.133164
[12/09 16:31:27   6046s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.003, REAL:0.003, MEM:3848.6M, EPOCH TIME: 1670625087.136534
[12/09 16:31:27   6046s] *** optDesign #5 [finish] : cpu/real = 0:12:02.7/0:11:45.8 (1.0), totSession cpu/real = 1:40:46.7/1:18:36.6 (1.3), mem = 3848.6M
[12/09 16:31:27   6046s] 
[12/09 16:31:27   6046s] =============================================================================================
[12/09 16:31:27   6046s]  Final TAT Report for optDesign #5                                              21.10-p004_1
[12/09 16:31:27   6046s] =============================================================================================
[12/09 16:31:27   6046s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/09 16:31:27   6046s] ---------------------------------------------------------------------------------------------
[12/09 16:31:27   6046s] [ InitOpt                ]      1   0:00:10.6  (   1.5 % )     0:00:14.0 /  0:00:12.6    0.9
[12/09 16:31:27   6046s] [ DrvOpt                 ]      1   0:00:21.8  (   3.1 % )     0:00:21.8 /  0:00:17.8    0.8
[12/09 16:31:27   6046s] [ ViewPruning            ]     10   0:00:01.2  (   0.2 % )     0:00:01.2 /  0:00:01.5    1.2
[12/09 16:31:27   6046s] [ LayerAssignment        ]      2   0:00:05.8  (   0.8 % )     0:00:05.9 /  0:00:03.8    0.6
[12/09 16:31:27   6046s] [ BuildHoldData          ]      1   0:00:24.9  (   3.5 % )     0:02:07.8 /  0:02:30.9    1.2
[12/09 16:31:27   6046s] [ OptSummaryReport       ]      5   0:00:02.3  (   0.3 % )     0:00:33.7 /  0:00:29.5    0.9
[12/09 16:31:27   6046s] [ DrvReport              ]      9   0:00:35.4  (   5.0 % )     0:00:35.4 /  0:00:31.8    0.9
[12/09 16:31:27   6046s] [ SlackTraversorInit     ]      2   0:00:02.5  (   0.4 % )     0:00:02.5 /  0:00:02.1    0.8
[12/09 16:31:27   6046s] [ CheckPlace             ]      1   0:00:03.4  (   0.5 % )     0:00:03.4 /  0:00:04.1    1.2
[12/09 16:31:27   6046s] [ RefinePlace            ]      1   0:00:10.3  (   1.5 % )     0:00:10.3 /  0:00:05.5    0.5
[12/09 16:31:27   6046s] [ AddFiller              ]      1   0:00:04.6  (   0.7 % )     0:00:04.6 /  0:00:04.4    0.9
[12/09 16:31:27   6046s] [ ClockDrv               ]      1   0:00:18.1  (   2.6 % )     0:00:18.1 /  0:00:14.2    0.8
[12/09 16:31:27   6046s] [ EcoRoute               ]      1   0:03:02.8  (  25.9 % )     0:03:02.8 /  0:03:32.1    1.2
[12/09 16:31:27   6046s] [ ExtractRC              ]      2   0:02:53.5  (  24.6 % )     0:02:53.5 /  0:02:17.8    0.8
[12/09 16:31:27   6046s] [ TimingUpdate           ]     13   0:00:54.4  (   7.7 % )     0:03:08.2 /  0:03:54.4    1.2
[12/09 16:31:27   6046s] [ FullDelayCalc          ]      3   0:02:13.4  (  18.9 % )     0:02:13.8 /  0:03:03.2    1.4
[12/09 16:31:27   6046s] [ TimingReport           ]      5   0:00:04.9  (   0.7 % )     0:00:04.9 /  0:00:06.2    1.3
[12/09 16:31:27   6046s] [ GenerateReports        ]      1   0:00:02.4  (   0.3 % )     0:00:02.4 /  0:00:01.7    0.7
[12/09 16:31:27   6046s] [ MISC                   ]          0:00:13.4  (   1.9 % )     0:00:13.4 /  0:00:11.4    0.8
[12/09 16:31:27   6046s] ---------------------------------------------------------------------------------------------
[12/09 16:31:27   6046s]  optDesign #5 TOTAL                 0:11:45.8  ( 100.0 % )     0:11:45.8 /  0:12:02.7    1.0
[12/09 16:31:27   6046s] ---------------------------------------------------------------------------------------------
[12/09 16:31:27   6046s] 
[12/09 16:31:27   6046s] <CMD> optDesign -postRoute -drv
[12/09 16:31:27   6046s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3337.0M, totSessionCpu=1:40:47 **
[12/09 16:31:27   6046s] **WARN: (IMPOPT-576):	16 nets have unplaced terms. 
[12/09 16:31:27   6046s] **INFO: User settings:
[12/09 16:31:27   6046s] setNanoRouteMode -drouteStartIteration                          0
[12/09 16:31:27   6046s] setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
[12/09 16:31:27   6046s] setNanoRouteMode -extractThirdPartyCompatible                   false
[12/09 16:31:27   6046s] setNanoRouteMode -grouteExpTdStdDelay                           15.6
[12/09 16:31:27   6046s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[12/09 16:31:27   6046s] setNanoRouteMode -routeFillerInstPrefix                         FILL
[12/09 16:31:27   6046s] setNanoRouteMode -routeInsertAntennaDiode                       false
[12/09 16:31:27   6046s] setNanoRouteMode -routeReInsertFillerCellList                   {FILL128A10TR FILL64A10TR FILL32A10TR FILL16A10TR FILLCAP8A10TR FILL4A10TR FILL2A10TR FILL1A10TR}
[12/09 16:31:27   6046s] setNanoRouteMode -routeReInsertFillerCellListFromFile           false
[12/09 16:31:27   6046s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
[12/09 16:31:27   6046s] setNanoRouteMode -routeTopRoutingLayer                          6
[12/09 16:31:27   6046s] setNanoRouteMode -routeWithSiPostRouteFix                       false
[12/09 16:31:27   6046s] setDesignMode -topRoutingLayer                                  M6
[12/09 16:31:27   6046s] setExtractRCMode -basic                                         true
[12/09 16:31:27   6046s] setExtractRCMode -coupled                                       true
[12/09 16:31:27   6046s] setExtractRCMode -engine                                        postRoute
[12/09 16:31:27   6046s] setExtractRCMode -extended                                      false
[12/09 16:31:27   6046s] setExtractRCMode -noCleanRCDB                                   true
[12/09 16:31:27   6046s] setExtractRCMode -nrNetInMemory                                 100000
[12/09 16:31:27   6046s] setUsefulSkewMode -ecoRoute                                     false
[12/09 16:31:27   6046s] setDelayCalMode -enable_high_fanout                             true
[12/09 16:31:27   6046s] setDelayCalMode -engine                                         aae
[12/09 16:31:27   6046s] setDelayCalMode -ignoreNetLoad                                  false
[12/09 16:31:27   6046s] setDelayCalMode -SIAware                                        true
[12/09 16:31:27   6046s] setDelayCalMode -socv_accuracy_mode                             low
[12/09 16:31:27   6046s] setOptMode -activeSetupViews                                    { slowView }
[12/09 16:31:27   6046s] setOptMode -allEndPoints                                        true
[12/09 16:31:27   6046s] setOptMode -autoSetupViews                                      { slowView}
[12/09 16:31:27   6046s] setOptMode -autoTDGRSetupViews                                  { slowView}
[12/09 16:31:27   6046s] setOptMode -deleteInst                                          true
[12/09 16:31:27   6046s] setOptMode -drcMargin                                           0
[12/09 16:31:27   6046s] setOptMode -effort                                              high
[12/09 16:31:27   6046s] setOptMode -fixDrc                                              true
[12/09 16:31:27   6046s] setOptMode -fixFanoutLoad                                       true
[12/09 16:31:27   6046s] setOptMode -fixHoldAllowSetupTnsDegrade                         false
[12/09 16:31:27   6046s] setOptMode -leakagePowerEffort                                  none
[12/09 16:31:27   6046s] setOptMode -preserveAllSequential                               false
[12/09 16:31:27   6046s] setOptMode -preserveAssertions                                  false
[12/09 16:31:27   6046s] setOptMode -setupTargetSlack                                    0
[12/09 16:31:27   6046s] setSIMode -separate_delta_delay_on_data                         true
[12/09 16:31:27   6046s] setSIMode -si_reselection                                       slack
[12/09 16:31:27   6046s] setPlaceMode -place_design_floorplan_mode                       true
[12/09 16:31:27   6046s] setPlaceMode -place_global_clock_gate_aware                     false
[12/09 16:31:27   6046s] setPlaceMode -place_global_cong_effort                          high
[12/09 16:31:27   6046s] setPlaceMode -place_global_place_io_pins                        false
[12/09 16:31:27   6046s] setPlaceMode -timingDriven                                      true
[12/09 16:31:27   6046s] setAnalysisMode -analysisType                                   onChipVariation
[12/09 16:31:27   6046s] setAnalysisMode -checkType                                      setup
[12/09 16:31:27   6046s] setAnalysisMode -clkSrcPath                                     true
[12/09 16:31:27   6046s] setAnalysisMode -clockPropagation                               sdcControl
[12/09 16:31:27   6046s] setAnalysisMode -cppr                                           both
[12/09 16:31:27   6046s] 
[12/09 16:31:27   6046s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[12/09 16:31:30   6049s] 
[12/09 16:31:30   6049s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/09 16:31:30   6049s] Summary for sequential cells identification: 
[12/09 16:31:30   6049s]   Identified SBFF number: 148
[12/09 16:31:30   6049s]   Identified MBFF number: 0
[12/09 16:31:30   6049s]   Identified SB Latch number: 0
[12/09 16:31:30   6049s]   Identified MB Latch number: 0
[12/09 16:31:30   6049s]   Not identified SBFF number: 0
[12/09 16:31:30   6049s]   Not identified MBFF number: 0
[12/09 16:31:30   6049s]   Not identified SB Latch number: 0
[12/09 16:31:30   6049s]   Not identified MB Latch number: 0
[12/09 16:31:30   6049s]   Number of sequential cells which are not FFs: 106
[12/09 16:31:30   6049s]  Visiting view : slowView
[12/09 16:31:30   6049s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/09 16:31:30   6049s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/09 16:31:30   6049s]  Visiting view : fastView
[12/09 16:31:30   6049s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/09 16:31:30   6049s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/09 16:31:30   6049s] TLC MultiMap info (StdDelay):
[12/09 16:31:30   6049s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/09 16:31:30   6049s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/09 16:31:30   6049s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/09 16:31:30   6049s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/09 16:31:30   6049s]  Setting StdDelay to: 15.6ps
[12/09 16:31:30   6049s] 
[12/09 16:31:30   6049s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/09 16:31:30   6049s] info: unfix 1 clock instance placement location
[12/09 16:31:30   6049s] info: this clock instance will be remarked as fixed at the end of optimiztion
[12/09 16:31:30   6049s] Need call spDPlaceInit before registerPrioInstLoc.
[12/09 16:31:30   6049s] [EEQ-INFO] #EEQ #Cell
[12/09 16:31:30   6049s] [EEQ-INFO] 1    868
[12/09 16:31:30   6049s] [EEQ-INFO] Opt(LEF/DEF) master EEQ cnt: 868(868)
[12/09 16:31:30   6049s] *** optDesign #6 [begin] : totSession cpu/real = 1:40:49.3/1:18:40.0 (1.3), mem = 3846.6M
[12/09 16:31:30   6049s] *** InitOpt #7 [begin] : totSession cpu/real = 1:40:49.3/1:18:40.0 (1.3), mem = 3846.6M
[12/09 16:31:30   6049s] GigaOpt running with 4 threads.
[12/09 16:31:30   6049s] Info: 4 threads available for lower-level modules during optimization.
[12/09 16:31:30   6049s] OPERPROF: Starting DPlace-Init at level 1, MEM:3846.6M, EPOCH TIME: 1670625090.768397
[12/09 16:31:30   6049s] z: 2, totalTracks: 1
[12/09 16:31:30   6049s] z: 4, totalTracks: 1
[12/09 16:31:30   6049s] z: 6, totalTracks: 1
[12/09 16:31:30   6049s] z: 8, totalTracks: 1
[12/09 16:31:30   6049s] #spOpts: VtWidth mergeVia=F 
[12/09 16:31:30   6049s] All LLGs are deleted
[12/09 16:31:30   6049s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3846.6M, EPOCH TIME: 1670625090.983262
[12/09 16:31:30   6049s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:3846.6M, EPOCH TIME: 1670625090.984102
[12/09 16:31:31   6049s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3846.6M, EPOCH TIME: 1670625091.109580
[12/09 16:31:31   6049s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:3846.6M, EPOCH TIME: 1670625091.117157
[12/09 16:31:31   6049s] Core basic site is TSMC65ADV10TSITE
[12/09 16:31:31   6049s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:3846.6M, EPOCH TIME: 1670625091.133242
[12/09 16:31:31   6049s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.009, REAL:0.036, MEM:3855.4M, EPOCH TIME: 1670625091.168934
[12/09 16:31:31   6049s] Fast DP-INIT is on for default
[12/09 16:31:31   6049s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.076, REAL:0.136, MEM:3848.1M, EPOCH TIME: 1670625091.252998
[12/09 16:31:31   6049s] 
[12/09 16:31:31   6049s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/09 16:31:31   6049s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.152, REAL:0.300, MEM:3848.1M, EPOCH TIME: 1670625091.409247
[12/09 16:31:31   6049s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:01.0, mem=3848.1MB).
[12/09 16:31:31   6049s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.425, REAL:0.838, MEM:3848.1M, EPOCH TIME: 1670625091.606838
[12/09 16:31:31   6049s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:3848.1M, EPOCH TIME: 1670625091.607253
[12/09 16:31:31   6049s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.028, REAL:0.042, MEM:3844.1M, EPOCH TIME: 1670625091.649682
[12/09 16:31:31   6049s] 
[12/09 16:31:31   6049s] Creating Lib Analyzer ...
[12/09 16:31:31   6050s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/09 16:31:31   6050s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/09 16:31:31   6050s] Total number of usable buffers from Lib Analyzer: 74 ( BUFX1MA10TR BUFX1BA10TR BUFX0P8MA10TR BUFX0P8BA10TR BUFX0P7MA10TR BUFX0P7BA10TR BUFHX1MA10TR BUFHX0P8MA10TR BUFHX0P7MA10TR BUFX2MA10TR BUFX2BA10TR BUFX1P7MA10TR BUFX1P7BA10TR BUFX1P4MA10TR BUFX1P4BA10TR BUFX1P2MA10TR BUFX1P2BA10TR BUFHX1P7MA10TR BUFHX1P4MA10TR BUFHX1P2MA10TR BUFX3MA10TR BUFX3BA10TR BUFX2P5MA10TR BUFX2P5BA10TR BUFHX2MA10TR FRICGX1BA10TR FRICGX0P8BA10TR FRICGX0P7BA10TR FRICGX0P6BA10TR FRICGX0P5BA10TR BUFHX3MA10TR BUFHX2P5MA10TR FRICGX2BA10TR FRICGX1P7BA10TR FRICGX1P4BA10TR FRICGX1P2BA10TR BUFX4MA10TR BUFX4BA10TR BUFX3P5MA10TR BUFX3P5BA10TR FRICGX3BA10TR FRICGX2P5BA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFHX3P5MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR FRICGX4BA10TR FRICGX3P5BA10TR BUFHX6MA10TR FRICGX5BA10TR BUFX7P5MA10TR BUFX7P5BA10TR FRICGX6BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR FRICGX7P5BA10TR BUFX11MA10TR BUFX11BA10TR BUFHX9MA10TR FRICGX9BA10TR BUFX13MA10TR BUFX13BA10TR BUFHX11MA10TR FRICGX11BA10TR FRICGX13BA10TR BUFX16MA10TR BUFX16BA10TR BUFHX13MA10TR FRICGX16BA10TR BUFHX16MA10TR)
[12/09 16:31:31   6050s] Total number of usable inverters from Lib Analyzer: 40 ( INVX1MA10TR INVX1BA10TR INVX0P8MA10TR INVX0P8BA10TR INVX0P7MA10TR INVX0P7BA10TR INVX0P6MA10TR INVX0P6BA10TR INVX0P5MA10TR INVX0P5BA10TR INVX2MA10TR INVX2BA10TR INVX1P7MA10TR INVX1P7BA10TR INVX1P4MA10TR INVX1P4BA10TR INVX1P2MA10TR INVX1P2BA10TR INVX3MA10TR INVX3BA10TR INVX2P5MA10TR INVX2P5BA10TR INVX4MA10TR INVX4BA10TR INVX3P5MA10TR INVX3P5BA10TR INVX5MA10TR INVX5BA10TR INVX6MA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9MA10TR INVX9BA10TR INVX11MA10TR INVX11BA10TR INVX13MA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/09 16:31:31   6050s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/09 16:31:31   6050s] 
[12/09 16:31:31   6050s] {RT default_rc_corner 0 6 6 0}
[12/09 16:31:35   6052s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:40:52 mem=3850.1M
[12/09 16:31:35   6052s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:40:52 mem=3850.1M
[12/09 16:31:35   6052s] Creating Lib Analyzer, finished. 
[12/09 16:31:35   6052s] **WARN: (IMPOPT-665):	gpio_pins[9] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 16:31:35   6052s] Type 'man IMPOPT-665' for more detail.
[12/09 16:31:35   6052s] **WARN: (IMPOPT-665):	gpio_pins[8] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 16:31:35   6052s] Type 'man IMPOPT-665' for more detail.
[12/09 16:31:35   6052s] **WARN: (IMPOPT-665):	gpio_pins[7] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 16:31:35   6052s] Type 'man IMPOPT-665' for more detail.
[12/09 16:31:35   6052s] **WARN: (IMPOPT-665):	gpio_pins[6] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 16:31:35   6052s] Type 'man IMPOPT-665' for more detail.
[12/09 16:31:35   6052s] **WARN: (IMPOPT-665):	gpio_pins[5] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 16:31:35   6052s] Type 'man IMPOPT-665' for more detail.
[12/09 16:31:35   6052s] **WARN: (IMPOPT-665):	gpio_pins[4] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 16:31:35   6052s] Type 'man IMPOPT-665' for more detail.
[12/09 16:31:35   6052s] **WARN: (IMPOPT-665):	gpio_pins[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 16:31:35   6052s] Type 'man IMPOPT-665' for more detail.
[12/09 16:31:35   6052s] **WARN: (IMPOPT-665):	gpio_pins[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 16:31:35   6052s] Type 'man IMPOPT-665' for more detail.
[12/09 16:31:35   6052s] **WARN: (IMPOPT-665):	gpio_pins[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 16:31:35   6052s] Type 'man IMPOPT-665' for more detail.
[12/09 16:31:35   6052s] **WARN: (IMPOPT-665):	gpio_pins[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 16:31:35   6052s] Type 'man IMPOPT-665' for more detail.
[12/09 16:31:35   6052s] **WARN: (IMPOPT-665):	external_qspi_pins[3] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 16:31:35   6052s] Type 'man IMPOPT-665' for more detail.
[12/09 16:31:35   6052s] **WARN: (IMPOPT-665):	external_qspi_pins[2] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 16:31:35   6052s] Type 'man IMPOPT-665' for more detail.
[12/09 16:31:35   6052s] **WARN: (IMPOPT-665):	external_qspi_pins[1] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 16:31:35   6052s] Type 'man IMPOPT-665' for more detail.
[12/09 16:31:35   6052s] **WARN: (IMPOPT-665):	external_qspi_pins[0] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 16:31:35   6052s] Type 'man IMPOPT-665' for more detail.
[12/09 16:31:35   6052s] **WARN: (IMPOPT-665):	external_qspi_ck_o : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 16:31:35   6052s] Type 'man IMPOPT-665' for more detail.
[12/09 16:31:35   6052s] **WARN: (IMPOPT-665):	external_qspi_cs_o : Net has unplaced terms or is connected to uplaced instances in design. 
[12/09 16:31:35   6052s] Type 'man IMPOPT-665' for more detail.
[12/09 16:31:36   6052s] Effort level <high> specified for reg2reg path_group
[12/09 16:31:41   6056s] Effort level <high> specified for reg2cgate path_group
[12/09 16:31:50   6065s] **optDesign ... cpu = 0:00:19, real = 0:00:23, mem = 3383.1M, totSessionCpu=1:41:06 **
[12/09 16:31:50   6065s] Existing Dirty Nets : 0
[12/09 16:31:50   6065s] New Signature Flow (optDesignCheckOptions) ....
[12/09 16:31:50   6065s] #Taking db snapshot
[12/09 16:31:51   6066s] #Taking db snapshot ... done
[12/09 16:31:51   6066s] OPERPROF: Starting checkPlace at level 1, MEM:3861.1M, EPOCH TIME: 1670625111.174958
[12/09 16:31:51   6066s] z: 2, totalTracks: 1
[12/09 16:31:51   6066s] z: 4, totalTracks: 1
[12/09 16:31:51   6066s] z: 6, totalTracks: 1
[12/09 16:31:51   6066s] z: 8, totalTracks: 1
[12/09 16:31:51   6066s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3861.1M, EPOCH TIME: 1670625111.298839
[12/09 16:31:51   6066s] 
[12/09 16:31:51   6066s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/09 16:31:51   6066s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.103, REAL:0.108, MEM:3861.1M, EPOCH TIME: 1670625111.407245
[12/09 16:31:51   6066s] Begin checking placement ... (start mem=3861.1M, init mem=3861.1M)
[12/09 16:31:52   6066s] 
[12/09 16:31:52   6066s] Running CheckPlace using 4 threads!...
[12/09 16:31:53   6069s] 
[12/09 16:31:53   6069s] ...checkPlace MT is done!
[12/09 16:31:53   6069s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:3855.1M, EPOCH TIME: 1670625113.596824
[12/09 16:31:53   6069s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.087, REAL:0.087, MEM:3855.1M, EPOCH TIME: 1670625113.683856
[12/09 16:31:53   6069s] *info: Placed = 191747         (Fixed = 12358)
[12/09 16:31:53   6069s] *info: Unplaced = 0           
[12/09 16:31:53   6069s] Placement Density:100.00%(625920/625920)
[12/09 16:31:53   6069s] Placement Density (including fixed std cells):100.00%(640000/640000)
[12/09 16:31:53   6069s] All LLGs are deleted
[12/09 16:31:53   6069s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:3855.1M, EPOCH TIME: 1670625113.734119
[12/09 16:31:53   6069s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.063, REAL:0.064, MEM:3855.1M, EPOCH TIME: 1670625113.797656
[12/09 16:31:53   6069s] Finished checkPlace (total: cpu=0:00:03.9, real=0:00:02.0; vio checks: cpu=0:00:03.5, real=0:00:02.0; mem=3855.1M)
[12/09 16:31:53   6069s] OPERPROF: Finished checkPlace at level 1, CPU:3.843, REAL:2.627, MEM:3855.1M, EPOCH TIME: 1670625113.801695
[12/09 16:31:53   6070s]  Initial DC engine is -> aae
[12/09 16:31:53   6070s]  
[12/09 16:31:53   6070s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[12/09 16:31:53   6070s]  
[12/09 16:31:53   6070s]  
[12/09 16:31:53   6070s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[12/09 16:31:53   6070s]  
[12/09 16:31:53   6070s] Reset EOS DB
[12/09 16:31:53   6070s] Ignoring AAE DB Resetting ...
[12/09 16:31:53   6070s]  Set Options for AAE Based Opt flow 
[12/09 16:31:53   6070s] *** optDesign -postRoute ***
[12/09 16:31:53   6070s] DRC Margin: user margin 0.0; extra margin 0
[12/09 16:31:53   6070s] Setup Target Slack: user slack 0
[12/09 16:31:53   6070s] Hold Target Slack: user slack 0
[12/09 16:31:54   6070s] All LLGs are deleted
[12/09 16:31:54   6070s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3855.1M, EPOCH TIME: 1670625114.136773
[12/09 16:31:54   6070s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:3855.1M, EPOCH TIME: 1670625114.137586
[12/09 16:31:54   6070s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3855.1M, EPOCH TIME: 1670625114.211602
[12/09 16:31:54   6070s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:3855.1M, EPOCH TIME: 1670625114.231656
[12/09 16:31:54   6070s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:3855.1M, EPOCH TIME: 1670625114.245355
[12/09 16:31:54   6070s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.010, MEM:3856.1M, EPOCH TIME: 1670625114.255792
[12/09 16:31:54   6070s] Fast DP-INIT is on for default
[12/09 16:31:54   6070s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.077, REAL:0.098, MEM:3856.1M, EPOCH TIME: 1670625114.329678
[12/09 16:31:54   6070s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.152, REAL:0.250, MEM:3856.1M, EPOCH TIME: 1670625114.461177
[12/09 16:31:54   6070s] 
[12/09 16:31:54   6070s] TimeStamp Deleting Cell Server Begin ...
[12/09 16:31:54   6070s] Deleting Lib Analyzer.
[12/09 16:31:54   6070s] 
[12/09 16:31:54   6070s] TimeStamp Deleting Cell Server End ...
[12/09 16:31:54   6070s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/09 16:31:54   6070s] 
[12/09 16:31:54   6070s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/09 16:31:54   6070s] Summary for sequential cells identification: 
[12/09 16:31:54   6070s]   Identified SBFF number: 148
[12/09 16:31:54   6070s]   Identified MBFF number: 0
[12/09 16:31:54   6070s]   Identified SB Latch number: 0
[12/09 16:31:54   6070s]   Identified MB Latch number: 0
[12/09 16:31:54   6070s]   Not identified SBFF number: 0
[12/09 16:31:54   6070s]   Not identified MBFF number: 0
[12/09 16:31:54   6070s]   Not identified SB Latch number: 0
[12/09 16:31:54   6070s]   Not identified MB Latch number: 0
[12/09 16:31:54   6070s]   Number of sequential cells which are not FFs: 106
[12/09 16:31:54   6070s]  Visiting view : slowView
[12/09 16:31:54   6070s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/09 16:31:54   6070s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/09 16:31:54   6070s]  Visiting view : fastView
[12/09 16:31:54   6070s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/09 16:31:54   6070s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/09 16:31:54   6070s] TLC MultiMap info (StdDelay):
[12/09 16:31:54   6070s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/09 16:31:54   6070s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/09 16:31:54   6070s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/09 16:31:54   6070s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/09 16:31:54   6070s]  Setting StdDelay to: 15.6ps
[12/09 16:31:54   6070s] 
[12/09 16:31:54   6070s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/09 16:31:54   6070s] 
[12/09 16:31:54   6070s] TimeStamp Deleting Cell Server Begin ...
[12/09 16:31:54   6070s] 
[12/09 16:31:54   6070s] TimeStamp Deleting Cell Server End ...
[12/09 16:31:54   6070s] *** InitOpt #7 [finish] : cpu/real = 0:00:21.4/0:00:24.3 (0.9), totSession cpu/real = 1:41:10.8/1:19:04.3 (1.3), mem = 3856.1M
[12/09 16:31:54   6070s] 
[12/09 16:31:54   6070s] =============================================================================================
[12/09 16:31:54   6070s]  Step TAT Report for InitOpt #7                                                 21.10-p004_1
[12/09 16:31:54   6070s] =============================================================================================
[12/09 16:31:54   6070s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/09 16:31:54   6070s] ---------------------------------------------------------------------------------------------
[12/09 16:31:54   6070s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[12/09 16:31:54   6070s] [ LibAnalyzerInit        ]      1   0:00:04.1  (  16.8 % )     0:00:04.1 /  0:00:02.3    0.6
[12/09 16:31:54   6070s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/09 16:31:54   6070s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/09 16:31:54   6070s] [ CheckPlace             ]      1   0:00:02.6  (  10.8 % )     0:00:02.6 /  0:00:03.9    1.5
[12/09 16:31:54   6070s] [ MISC                   ]          0:00:17.5  (  72.3 % )     0:00:17.5 /  0:00:15.2    0.9
[12/09 16:31:54   6070s] ---------------------------------------------------------------------------------------------
[12/09 16:31:54   6070s]  InitOpt #7 TOTAL                   0:00:24.3  ( 100.0 % )     0:00:24.3 /  0:00:21.4    0.9
[12/09 16:31:54   6070s] ---------------------------------------------------------------------------------------------
[12/09 16:31:54   6070s] 
[12/09 16:31:54   6070s] ** INFO : this run is activating 'postRoute' automaton
[12/09 16:31:54   6070s] **INFO: flowCheckPoint #7 InitialSummary
[12/09 16:31:55   6070s] Closing parasitic data file '/tmp/innovus_temp_1318001_ece-498hk-01.ece.illinois.edu_hfaroo9_ndBuTK/toplevel_498_1318001_Ps3RvR.rcdb.d': 155689 access done (mem: 3856.141M)
[12/09 16:31:55   6070s] Extraction called for design 'toplevel_498' of instances=191747 and nets=158037 using extraction engine 'postRoute' at effort level 'low' .
[12/09 16:31:55   6070s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/09 16:31:55   6070s] Type 'man IMPEXT-3530' for more detail.
[12/09 16:31:55   6070s] PostRoute (effortLevel low) RC Extraction called for design toplevel_498.
[12/09 16:31:55   6070s] RC Extraction called in multi-corner(1) mode.
[12/09 16:31:55   6070s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/09 16:31:55   6070s] Type 'man IMPEXT-6197' for more detail.
[12/09 16:31:55   6071s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[12/09 16:31:55   6071s] * Layer Id             : 1 - M1
[12/09 16:31:55   6071s]       Thickness        : 0.18
[12/09 16:31:55   6071s]       Min Width        : 0.09
[12/09 16:31:55   6071s]       Layer Dielectric : 4.1
[12/09 16:31:55   6071s] * Layer Id             : 2 - M2
[12/09 16:31:55   6071s]       Thickness        : 0.22
[12/09 16:31:55   6071s]       Min Width        : 0.1
[12/09 16:31:55   6071s]       Layer Dielectric : 4.1
[12/09 16:31:55   6071s] * Layer Id             : 3 - M3
[12/09 16:31:55   6071s]       Thickness        : 0.22
[12/09 16:31:55   6071s]       Min Width        : 0.1
[12/09 16:31:55   6071s]       Layer Dielectric : 4.1
[12/09 16:31:55   6071s] * Layer Id             : 4 - M4
[12/09 16:31:55   6071s]       Thickness        : 0.22
[12/09 16:31:55   6071s]       Min Width        : 0.1
[12/09 16:31:55   6071s]       Layer Dielectric : 4.1
[12/09 16:31:55   6071s] * Layer Id             : 5 - M5
[12/09 16:31:55   6071s]       Thickness        : 0.22
[12/09 16:31:55   6071s]       Min Width        : 0.1
[12/09 16:31:55   6071s]       Layer Dielectric : 4.1
[12/09 16:31:55   6071s] * Layer Id             : 6 - M6
[12/09 16:31:55   6071s]       Thickness        : 0.22
[12/09 16:31:55   6071s]       Min Width        : 0.1
[12/09 16:31:55   6071s]       Layer Dielectric : 4.1
[12/09 16:31:55   6071s] * Layer Id             : 7 - M7
[12/09 16:31:55   6071s]       Thickness        : 0.22
[12/09 16:31:55   6071s]       Min Width        : 0.1
[12/09 16:31:55   6071s]       Layer Dielectric : 4.1
[12/09 16:31:55   6071s] * Layer Id             : 8 - M8
[12/09 16:31:55   6071s]       Thickness        : 0.9
[12/09 16:31:55   6071s]       Min Width        : 0.4
[12/09 16:31:55   6071s]       Layer Dielectric : 4.1
[12/09 16:31:55   6071s] * Layer Id             : 9 - M9
[12/09 16:31:55   6071s]       Thickness        : 0.9
[12/09 16:31:55   6071s]       Min Width        : 0.4
[12/09 16:31:55   6071s]       Layer Dielectric : 4.1
[12/09 16:31:55   6071s] extractDetailRC Option : -outfile /tmp/innovus_temp_1318001_ece-498hk-01.ece.illinois.edu_hfaroo9_ndBuTK/toplevel_498_1318001_Ps3RvR.rcdb.d -maxResLength 200  -basic
[12/09 16:31:55   6071s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[12/09 16:31:55   6071s]       RC Corner Indexes            0   
[12/09 16:31:55   6071s] Capacitance Scaling Factor   : 1.00000 
[12/09 16:31:55   6071s] Coupling Cap. Scaling Factor : 1.00000 
[12/09 16:31:55   6071s] Resistance Scaling Factor    : 1.00000 
[12/09 16:31:55   6071s] Clock Cap. Scaling Factor    : 1.00000 
[12/09 16:31:55   6071s] Clock Res. Scaling Factor    : 1.00000 
[12/09 16:31:55   6071s] Shrink Factor                : 1.00000
[12/09 16:32:00   6075s] **WARN: (IMPEXT-7040):	A vertical wire, passing through or close to location (4000000,0), lies outside of design boundary. Correct the wire routing and rerun extraction.
[12/09 16:32:00   6075s] **WARN: (IMPEXT-7040):	A vertical wire, passing through or close to location (4000000,0), lies outside of design boundary. Correct the wire routing and rerun extraction.
[12/09 16:32:00   6075s] **WARN: (IMPEXT-7040):	A vertical wire, passing through or close to location (4000000,0), lies outside of design boundary. Correct the wire routing and rerun extraction.
[12/09 16:32:00   6075s] **WARN: (IMPEXT-7040):	A vertical wire, passing through or close to location (4000000,0), lies outside of design boundary. Correct the wire routing and rerun extraction.
[12/09 16:32:00   6075s] **WARN: (IMPEXT-7040):	A vertical wire, passing through or close to location (4000000,0), lies outside of design boundary. Correct the wire routing and rerun extraction.
[12/09 16:32:00   6075s] **WARN: (IMPEXT-7040):	A vertical wire, passing through or close to location (4000000,0), lies outside of design boundary. Correct the wire routing and rerun extraction.
[12/09 16:32:00   6075s] **WARN: (IMPEXT-7040):	A vertical wire, passing through or close to location (4000000,0), lies outside of design boundary. Correct the wire routing and rerun extraction.
[12/09 16:32:00   6075s] **WARN: (IMPEXT-7040):	A vertical wire, passing through or close to location (4000000,0), lies outside of design boundary. Correct the wire routing and rerun extraction.
[12/09 16:32:01   6076s] LayerId::1 widthSet size::1
[12/09 16:32:01   6076s] LayerId::2 widthSet size::1
[12/09 16:32:01   6076s] LayerId::3 widthSet size::1
[12/09 16:32:01   6076s] LayerId::4 widthSet size::1
[12/09 16:32:01   6076s] LayerId::5 widthSet size::1
[12/09 16:32:01   6076s] LayerId::6 widthSet size::1
[12/09 16:32:01   6076s] LayerId::7 widthSet size::1
[12/09 16:32:01   6076s] LayerId::8 widthSet size::1
[12/09 16:32:01   6076s] LayerId::9 widthSet size::1
[12/09 16:32:01   6076s] eee: pegSigSF::1.070000
[12/09 16:32:01   6076s] Initializing multi-corner resistance tables ...
[12/09 16:32:01   6076s] eee: l::1 avDens::0.109085 usedTrk::17890.018775 availTrk::164000.000000 sigTrk::17890.018775
[12/09 16:32:01   6076s] eee: l::2 avDens::0.245257 usedTrk::39241.130001 availTrk::160000.000000 sigTrk::39241.130001
[12/09 16:32:01   6076s] eee: l::3 avDens::0.361069 usedTrk::57807.218196 availTrk::160100.000000 sigTrk::57807.218196
[12/09 16:32:01   6076s] eee: l::4 avDens::0.276348 usedTrk::44243.374988 availTrk::160100.000000 sigTrk::44243.374988
[12/09 16:32:01   6076s] eee: l::5 avDens::0.188402 usedTrk::30332.649980 availTrk::161000.000000 sigTrk::30332.649980
[12/09 16:32:01   6076s] eee: l::6 avDens::0.066347 usedTrk::5938.060014 availTrk::89500.000000 sigTrk::5938.060014
[12/09 16:32:01   6076s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/09 16:32:01   6076s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/09 16:32:01   6076s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/09 16:32:01   6076s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.306035 ; uaWl: 1.000000 ; uaWlH: 0.447838 ; aWlH: 0.000000 ; Pmax: 0.882100 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 79 ; 
[12/09 16:32:05   6078s] Checking LVS Completed (CPU Time= 0:00:01.0  MEM= 3856.1M)
[12/09 16:32:06   6079s] Creating parasitic data file '/tmp/innovus_temp_1318001_ece-498hk-01.ece.illinois.edu_hfaroo9_ndBuTK/toplevel_498_1318001_Ps3RvR.rcdb.d' for storing RC.
[12/09 16:32:11   6082s] Extracted 10.0001% (CPU Time= 0:00:07.4  MEM= 3912.6M)
[12/09 16:32:14   6085s] Extracted 20.0001% (CPU Time= 0:00:10.0  MEM= 3912.6M)
[12/09 16:32:18   6087s] Extracted 30.0001% (CPU Time= 0:00:12.6  MEM= 3916.6M)
[12/09 16:32:22   6090s] Extracted 40.0001% (CPU Time= 0:00:15.3  MEM= 3916.6M)
[12/09 16:32:31   6097s] Extracted 50.0001% (CPU Time= 0:00:22.2  MEM= 3916.6M)
[12/09 16:32:36   6101s] Extracted 60.0001% (CPU Time= 0:00:26.3  MEM= 3916.6M)
[12/09 16:32:45   6107s] Extracted 70.0001% (CPU Time= 0:00:32.5  MEM= 3916.6M)
[12/09 16:32:49   6111s] Extracted 80.0001% (CPU Time= 0:00:36.2  MEM= 3916.6M)
[12/09 16:32:53   6114s] Extracted 90.0001% (CPU Time= 0:00:39.2  MEM= 3916.6M)
[12/09 16:33:15   6132s] Extracted 100% (CPU Time= 0:00:56.8  MEM= 3916.6M)
[12/09 16:33:18   6133s] Number of Extracted Resistors     : 3176166
[12/09 16:33:18   6133s] Number of Extracted Ground Cap.   : 3063037
[12/09 16:33:18   6133s] Number of Extracted Coupling Cap. : 6563288
[12/09 16:33:18   6133s] Opening parasitic data file '/tmp/innovus_temp_1318001_ece-498hk-01.ece.illinois.edu_hfaroo9_ndBuTK/toplevel_498_1318001_Ps3RvR.rcdb.d' for reading (mem: 3888.578M)
[12/09 16:33:18   6133s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[12/09 16:33:19   6134s] Checking LVS Completed (CPU Time= 0:00:01.0  MEM= 3888.6M)
[12/09 16:33:19   6134s] Creating parasitic data file '/tmp/innovus_temp_1318001_ece-498hk-01.ece.illinois.edu_hfaroo9_ndBuTK/toplevel_498_1318001_Ps3RvR.rcdb_Filter.rcdb.d' for storing RC.
[12/09 16:33:21   6137s] Closing parasitic data file '/tmp/innovus_temp_1318001_ece-498hk-01.ece.illinois.edu_hfaroo9_ndBuTK/toplevel_498_1318001_Ps3RvR.rcdb.d': 155555 access done (mem: 3896.578M)
[12/09 16:33:21   6137s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3896.578M)
[12/09 16:33:21   6137s] Opening parasitic data file '/tmp/innovus_temp_1318001_ece-498hk-01.ece.illinois.edu_hfaroo9_ndBuTK/toplevel_498_1318001_Ps3RvR.rcdb.d' for reading (mem: 3896.578M)
[12/09 16:33:21   6137s] processing rcdb (/tmp/innovus_temp_1318001_ece-498hk-01.ece.illinois.edu_hfaroo9_ndBuTK/toplevel_498_1318001_Ps3RvR.rcdb.d) for hinst (top) of cell (toplevel_498);
[12/09 16:33:26   6141s] Closing parasitic data file '/tmp/innovus_temp_1318001_ece-498hk-01.ece.illinois.edu_hfaroo9_ndBuTK/toplevel_498_1318001_Ps3RvR.rcdb.d': 0 access done (mem: 3896.578M)
[12/09 16:33:26   6141s] Lumped Parasitic Loading Completed (total cpu=0:00:04.4, real=0:00:05.0, current mem=3896.578M)
[12/09 16:33:26   6141s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:01:11  Real Time: 0:01:31  MEM: 3896.578M)
[12/09 16:33:27   6142s] Opening parasitic data file '/tmp/innovus_temp_1318001_ece-498hk-01.ece.illinois.edu_hfaroo9_ndBuTK/toplevel_498_1318001_Ps3RvR.rcdb.d' for reading (mem: 3828.820M)
[12/09 16:33:27   6142s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3828.8M)
[12/09 16:33:27   6142s] **WARN: (IMPEXT-7040):	A vertical wire, passing through or close to location (4000000,0), lies outside of design boundary. Correct the wire routing and rerun extraction.
[12/09 16:33:27   6142s] **WARN: (IMPEXT-7040):	A vertical wire, passing through or close to location (4000000,0), lies outside of design boundary. Correct the wire routing and rerun extraction.
[12/09 16:33:27   6142s] **WARN: (IMPEXT-7040):	A vertical wire, passing through or close to location (4000000,0), lies outside of design boundary. Correct the wire routing and rerun extraction.
[12/09 16:33:27   6142s] **WARN: (IMPEXT-7040):	A vertical wire, passing through or close to location (4000000,0), lies outside of design boundary. Correct the wire routing and rerun extraction.
[12/09 16:33:27   6142s] **WARN: (IMPEXT-7040):	A vertical wire, passing through or close to location (4000000,0), lies outside of design boundary. Correct the wire routing and rerun extraction.
[12/09 16:33:27   6142s] **WARN: (IMPEXT-7040):	A vertical wire, passing through or close to location (4000000,0), lies outside of design boundary. Correct the wire routing and rerun extraction.
[12/09 16:33:27   6142s] **WARN: (IMPEXT-7040):	A vertical wire, passing through or close to location (4000000,0), lies outside of design boundary. Correct the wire routing and rerun extraction.
[12/09 16:33:27   6142s] **WARN: (IMPEXT-7040):	A vertical wire, passing through or close to location (4000000,0), lies outside of design boundary. Correct the wire routing and rerun extraction.
[12/09 16:33:28   6143s] LayerId::1 widthSet size::1
[12/09 16:33:28   6143s] LayerId::2 widthSet size::1
[12/09 16:33:28   6143s] LayerId::3 widthSet size::1
[12/09 16:33:28   6143s] LayerId::4 widthSet size::1
[12/09 16:33:28   6143s] LayerId::5 widthSet size::1
[12/09 16:33:28   6143s] LayerId::6 widthSet size::1
[12/09 16:33:28   6143s] LayerId::7 widthSet size::1
[12/09 16:33:28   6143s] LayerId::8 widthSet size::1
[12/09 16:33:28   6143s] LayerId::9 widthSet size::1
[12/09 16:33:28   6143s] eee: pegSigSF::1.070000
[12/09 16:33:28   6143s] Initializing multi-corner resistance tables ...
[12/09 16:33:28   6143s] eee: l::1 avDens::0.109085 usedTrk::17890.018775 availTrk::164000.000000 sigTrk::17890.018775
[12/09 16:33:28   6143s] eee: l::2 avDens::0.245257 usedTrk::39241.130001 availTrk::160000.000000 sigTrk::39241.130001
[12/09 16:33:28   6143s] eee: l::3 avDens::0.361069 usedTrk::57807.218196 availTrk::160100.000000 sigTrk::57807.218196
[12/09 16:33:28   6143s] eee: l::4 avDens::0.276348 usedTrk::44243.374988 availTrk::160100.000000 sigTrk::44243.374988
[12/09 16:33:28   6143s] eee: l::5 avDens::0.188402 usedTrk::30332.649980 availTrk::161000.000000 sigTrk::30332.649980
[12/09 16:33:28   6143s] eee: l::6 avDens::0.066347 usedTrk::5938.060014 availTrk::89500.000000 sigTrk::5938.060014
[12/09 16:33:28   6143s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/09 16:33:28   6143s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/09 16:33:28   6143s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/09 16:33:28   6143s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.306035 ; uaWl: 1.000000 ; uaWlH: 0.447838 ; aWlH: 0.000000 ; Pmax: 0.882100 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 79 ; 
[12/09 16:33:30   6144s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:3828.8M, EPOCH TIME: 1670625210.131609
[12/09 16:33:30   6144s] Deleted 9 physical insts (cell FILL128A10TR / prefix FILL).
[12/09 16:33:30   6144s] Deleted 9 physical insts (cell FILL64A10TR / prefix FILL).
[12/09 16:33:30   6144s] Deleted 59 physical insts (cell FILL32A10TR / prefix FILL).
[12/09 16:33:30   6144s] Deleted 746 physical insts (cell FILL16A10TR / prefix FILL).
[12/09 16:33:30   6144s] Deleted 2466 physical insts (cell FILLCAP8A10TR / prefix FILL).
[12/09 16:33:30   6144s] Deleted 4914 physical insts (cell FILL4A10TR / prefix FILL).
[12/09 16:33:30   6144s] Deleted 7588 physical insts (cell FILL2A10TR / prefix FILL).
[12/09 16:33:30   6144s] Deleted 9424 physical insts (cell FILL1A10TR / prefix FILL).
[12/09 16:33:30   6144s] Total physical insts deleted = 25215.
[12/09 16:33:30   6144s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.144, REAL:0.146, MEM:3828.8M, EPOCH TIME: 1670625210.277693
[12/09 16:33:30   6145s] Starting delay calculation for Setup views
[12/09 16:33:30   6145s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/09 16:33:30   6145s] Starting SI iteration 1 using Infinite Timing Windows
[12/09 16:33:31   6145s] #################################################################################
[12/09 16:33:31   6145s] # Design Stage: PostRoute
[12/09 16:33:31   6145s] # Design Name: toplevel_498
[12/09 16:33:31   6145s] # Design Mode: 90nm
[12/09 16:33:31   6145s] # Analysis Mode: MMMC OCV 
[12/09 16:33:31   6145s] # Parasitics Mode: SPEF/RCDB 
[12/09 16:33:31   6145s] # Signoff Settings: SI On 
[12/09 16:33:31   6145s] #################################################################################
[12/09 16:33:35   6151s] Topological Sorting (REAL = 0:00:01.0, MEM = 3835.4M, InitMEM = 3820.8M)
[12/09 16:33:36   6153s] Setting infinite Tws ...
[12/09 16:33:36   6153s] First Iteration Infinite Tw... 
[12/09 16:33:37   6153s] Calculate early delays in OCV mode...
[12/09 16:33:37   6153s] Calculate late delays in OCV mode...
[12/09 16:33:37   6153s] Start delay calculation (fullDC) (4 T). (MEM=3835.4)
[12/09 16:33:38   6154s] End AAE Lib Interpolated Model. (MEM=3857.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/09 16:33:40   6157s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[8]' has no receivers. SI analysis is not performed.
[12/09 16:33:40   6157s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[7]' has no receivers. SI analysis is not performed.
[12/09 16:33:40   6157s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[8]' has no receivers. SI analysis is not performed.
[12/09 16:33:40   6157s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[7]' has no receivers. SI analysis is not performed.
[12/09 16:33:40   6157s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[6]' has no receivers. SI analysis is not performed.
[12/09 16:33:40   6157s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[6]' has no receivers. SI analysis is not performed.
[12/09 16:33:40   6157s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[4]' has no receivers. SI analysis is not performed.
[12/09 16:33:40   6157s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[3]' has no receivers. SI analysis is not performed.
[12/09 16:33:40   6157s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[4]' has no receivers. SI analysis is not performed.
[12/09 16:33:40   6157s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[2]' has no receivers. SI analysis is not performed.
[12/09 16:33:40   6157s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[3]' has no receivers. SI analysis is not performed.
[12/09 16:33:40   6157s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[2]' has no receivers. SI analysis is not performed.
[12/09 16:33:40   6157s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[0]' has no receivers. SI analysis is not performed.
[12/09 16:33:40   6157s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[0]' has no receivers. SI analysis is not performed.
[12/09 16:33:52   6178s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[8]' has no receivers. SI analysis is not performed.
[12/09 16:33:52   6178s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[6]' has no receivers. SI analysis is not performed.
[12/09 16:33:52   6178s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[6]' has no receivers. SI analysis is not performed.
[12/09 16:33:52   6178s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[4]' has no receivers. SI analysis is not performed.
[12/09 16:33:52   6178s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[2]' has no receivers. SI analysis is not performed.
[12/09 16:33:52   6178s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[8]' has no receivers. SI analysis is not performed.
[12/09 16:34:07   6205s] Total number of fetched objects 155574
[12/09 16:34:07   6205s] AAE_INFO-618: Total number of nets in the design is 158037,  98.5 percent of the nets selected for SI analysis
[12/09 16:34:08   6206s] End Timing Check Calculation. (CPU Time=0:00:01.3, Real Time=0:00:01.0)
[12/09 16:34:08   6206s] End delay calculation. (MEM=3977.64 CPU=0:00:49.3 REAL=0:00:28.0)
[12/09 16:34:08   6206s] End delay calculation (fullDC). (MEM=3977.64 CPU=0:00:53.4 REAL=0:00:31.0)
[12/09 16:34:08   6206s] *** CDM Built up (cpu=0:01:01  real=0:00:37.0  mem= 3977.6M) ***
[12/09 16:34:20   6217s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4008.6M)
[12/09 16:34:20   6217s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/09 16:34:20   6218s] Loading CTE timing window is completed (CPU = 0:00:00.9, REAL = 0:00:00.0, MEM = 3977.6M)
[12/09 16:34:20   6218s] Starting SI iteration 2
[12/09 16:34:21   6220s] Calculate early delays in OCV mode...
[12/09 16:34:22   6220s] Calculate late delays in OCV mode...
[12/09 16:34:22   6220s] Start delay calculation (fullDC) (4 T). (MEM=3818.78)
[12/09 16:34:23   6220s] End AAE Lib Interpolated Model. (MEM=3818.78 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/09 16:34:25   6223s] Glitch Analysis: View slowView -- Total Number of Nets Skipped = 0. 
[12/09 16:34:25   6223s] Glitch Analysis: View slowView -- Total Number of Nets Analyzed = 155574. 
[12/09 16:34:25   6223s] Total number of fetched objects 155574
[12/09 16:34:25   6223s] AAE_INFO-618: Total number of nets in the design is 158037,  0.4 percent of the nets selected for SI analysis
[12/09 16:34:25   6223s] End delay calculation. (MEM=3991.88 CPU=0:00:02.4 REAL=0:00:02.0)
[12/09 16:34:25   6223s] End delay calculation (fullDC). (MEM=3991.88 CPU=0:00:03.1 REAL=0:00:03.0)
[12/09 16:34:25   6223s] *** CDM Built up (cpu=0:00:03.2  real=0:00:04.0  mem= 3991.9M) ***
[12/09 16:34:34   6231s] *** Done Building Timing Graph (cpu=0:01:27 real=0:01:04 totSessionCpu=1:43:52 mem=4020.9M)
[12/09 16:34:35   6232s] End AAE Lib Interpolated Model. (MEM=4020.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/09 16:34:35   6232s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4020.9M, EPOCH TIME: 1670625275.967803
[12/09 16:34:36   6233s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.102, REAL:0.102, MEM:4020.9M, EPOCH TIME: 1670625276.069922
[12/09 16:34:40   6237s] 
------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| 25.952  | 33.311  | 33.156  | 25.952  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  32088  |  32081  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     10 (20)      |
|   max_tran     |      0 (0)       |   0.000    |     10 (25)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 94.917%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:03:11, real = 0:03:13, mem = 3368.0M, totSessionCpu=1:43:58 **
[12/09 16:34:40   6237s] Setting latch borrow mode to budget during optimization.
[12/09 16:34:59   6252s] Info: Done creating the CCOpt slew target map.
[12/09 16:34:59   6252s] **INFO: flowCheckPoint #8 OptimizationPass1
[12/09 16:34:59   6252s] Glitch fixing enabled
[12/09 16:34:59   6252s] *** ClockDrv #2 [begin] : totSession cpu/real = 1:44:12.7/1:22:08.8 (1.3), mem = 3875.5M
[12/09 16:34:59   6252s] Running CCOpt-PRO on entire clock network
[12/09 16:35:00   6253s] Net route status summary:
[12/09 16:35:00   6253s]   Clock:       359 (unrouted=0, trialRouted=0, noStatus=0, routed=359, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/09 16:35:00   6253s]   Non-clock: 157678 (unrouted=2482, trialRouted=0, noStatus=0, routed=155196, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2482, (crossesIlmBoundary AND tooFewTerms=0)])
[12/09 16:35:00   6253s] Clock tree cells fixed by user: 0 out of 355 (0%)
[12/09 16:35:00   6253s] PRO...
[12/09 16:35:00   6253s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[12/09 16:35:00   6253s] Initializing clock structures...
[12/09 16:35:00   6253s]   Creating own balancer
[12/09 16:35:00   6253s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[12/09 16:35:00   6253s]   Removing CTS place status from clock tree and sinks.
[12/09 16:35:00   6253s]   Removed CTS place status from 355 clock cells (out of 365 ) and 0 clock sinks (out of 1 ).
[12/09 16:35:00   6253s]   Initializing legalizer
[12/09 16:35:00   6253s]   Using cell based legalization.
[12/09 16:35:00   6253s]   Leaving CCOpt scope - Initializing placement interface...
[12/09 16:35:00   6253s] OPERPROF: Starting DPlace-Init at level 1, MEM:3875.5M, EPOCH TIME: 1670625300.497103
[12/09 16:35:00   6253s] z: 2, totalTracks: 1
[12/09 16:35:00   6253s] z: 4, totalTracks: 1
[12/09 16:35:00   6253s] z: 6, totalTracks: 1
[12/09 16:35:00   6253s] z: 8, totalTracks: 1
[12/09 16:35:00   6253s] #spOpts: VtWidth mergeVia=F 
[12/09 16:35:00   6253s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3875.5M, EPOCH TIME: 1670625300.684764
[12/09 16:35:00   6253s] 
[12/09 16:35:00   6253s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/09 16:35:00   6253s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.187, REAL:0.194, MEM:3875.5M, EPOCH TIME: 1670625300.879118
[12/09 16:35:00   6253s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=3875.5MB).
[12/09 16:35:00   6253s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.381, REAL:0.469, MEM:3875.5M, EPOCH TIME: 1670625300.966411
[12/09 16:35:00   6253s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.4 real=0:00:00.5)
[12/09 16:35:00   6254s] Default power domain name = toplevel_498
[12/09 16:35:00   6254s] .Load db... (mem=3875.5M)
[12/09 16:35:00   6254s] (I)      Read data from FE... (mem=3875.5M)
[12/09 16:35:01   6254s] (I)      Number of ignored instance 0
[12/09 16:35:01   6254s] (I)      Number of inbound cells 0
[12/09 16:35:01   6254s] (I)      Number of opened ILM blockages 0
[12/09 16:35:01   6254s] (I)      Number of instances temporarily fixed by detailed placement 42704
[12/09 16:35:01   6254s] (I)      numMoveCells=123828, numMacros=0  numPads=21  numMultiRowHeightInsts=0
[12/09 16:35:01   6254s] (I)      cell height: 4000, count: 154529
[12/09 16:35:01   6254s] (I)      Read rows... (mem=3941.4M)
[12/09 16:35:01   6254s] (I)      Done Read rows (cpu=0.000s, mem=3941.4M)
[12/09 16:35:01   6254s] (I)      Done Read data from FE (cpu=0.314s, mem=3941.4M)
[12/09 16:35:01   6254s] (I)      Done Load db (cpu=0.314s, mem=3941.4M)
[12/09 16:35:01   6254s] (I)      Constructing placeable region... (mem=3941.4M)
[12/09 16:35:01   6254s] (I)      Constructing bin map
[12/09 16:35:01   6254s] (I)      Initialize bin information with width=40000 height=40000
[12/09 16:35:01   6254s] (I)      Done constructing bin map
[12/09 16:35:01   6254s] (I)      Removing 0 blocked bin with high fixed inst density
[12/09 16:35:01   6254s] (I)      Compute region effective width... (mem=3941.4M)
[12/09 16:35:01   6254s] (I)      Done Compute region effective width (cpu=0.003s, mem=3941.4M)
[12/09 16:35:01   6254s] (I)      Done Constructing placeable region (cpu=0.070s, mem=3941.4M)
[12/09 16:35:01   6254s]   Legalizer reserving space for clock trees
[12/09 16:35:01   6254s]   Accumulated time to calculate placeable region: 0.00232
[12/09 16:35:01   6254s]   Accumulated time to calculate placeable region: 0.00233
[12/09 16:35:01   6254s]   Accumulated time to calculate placeable region: 0.00234
[12/09 16:35:01   6254s]   Accumulated time to calculate placeable region: 0.00234
[12/09 16:35:01   6254s]   Accumulated time to calculate placeable region: 0.00235
[12/09 16:35:01   6254s]   Accumulated time to calculate placeable region: 0.00235
[12/09 16:35:01   6254s]   Accumulated time to calculate placeable region: 0.00236
[12/09 16:35:01   6254s]   Accumulated time to calculate placeable region: 0.00236
[12/09 16:35:01   6254s]   Accumulated time to calculate placeable region: 0.00237
[12/09 16:35:01   6254s]   Accumulated time to calculate placeable region: 0.00237
[12/09 16:35:01   6254s]   Accumulated time to calculate placeable region: 0.00238
[12/09 16:35:01   6254s]   Reconstructing clock tree datastructures, skew aware...
[12/09 16:35:01   6254s]     Validating CTS configuration...
[12/09 16:35:01   6254s]     Checking module port directions...
[12/09 16:35:01   6254s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/09 16:35:01   6254s]     Non-default CCOpt properties:
[12/09 16:35:01   6254s]       Public non-default CCOpt properties:
[12/09 16:35:01   6254s]         adjacent_rows_legal: true (default: false)
[12/09 16:35:01   6254s]         buffer_cells is set for at least one object
[12/09 16:35:01   6254s]         cannot_merge_reason is set for at least one object
[12/09 16:35:01   6254s]         cell_density is set for at least one object
[12/09 16:35:01   6254s]         cell_halo_rows: 0 (default: 1)
[12/09 16:35:01   6254s]         cell_halo_sites: 0 (default: 4)
[12/09 16:35:01   6254s]         exclusive_sinks_rank is set for at least one object
[12/09 16:35:01   6254s]         route_type is set for at least one object
[12/09 16:35:01   6254s]         source_driver is set for at least one object
[12/09 16:35:01   6254s]         target_insertion_delay is set for at least one object
[12/09 16:35:01   6254s]         target_skew is set for at least one object
[12/09 16:35:01   6254s]         target_skew_wire is set for at least one object
[12/09 16:35:01   6254s]       Private non-default CCOpt properties:
[12/09 16:35:01   6254s]         allow_non_fterm_identical_swaps: 0 (default: true)
[12/09 16:35:01   6254s]         clock_nets_detailed_routed: 1 (default: false)
[12/09 16:35:01   6254s]         exp_use_early_global_min_max_route_layers: 0 (default: true)
[12/09 16:35:01   6254s]         force_design_routing_status: 1 (default: auto)
[12/09 16:35:01   6254s]         pro_enable_post_commit_delay_update: 1 (default: false)
[12/09 16:35:01   6254s]     Route type trimming info:
[12/09 16:35:01   6254s]       No route type modifications were made.
[12/09 16:35:01   6254s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX16BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<3> -power_domain auto-default.
[12/09 16:35:01   6254s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX9BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<3> -power_domain auto-default.
[12/09 16:35:01   6254s] End AAE Lib Interpolated Model. (MEM=3941.37 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/09 16:35:01   6254s]     Accumulated time to calculate placeable region: 0.00241
[12/09 16:35:01   6254s] (I)      Initializing Steiner engine. 
[12/09 16:35:01   6254s] (I)      ==================== Layers =====================
[12/09 16:35:01   6254s] (I)      +-----+----+---------+---------+--------+-------+
[12/09 16:35:01   6254s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/09 16:35:01   6254s] (I)      +-----+----+---------+---------+--------+-------+
[12/09 16:35:01   6254s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/09 16:35:01   6254s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/09 16:35:01   6254s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/09 16:35:01   6254s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/09 16:35:01   6254s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/09 16:35:01   6254s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/09 16:35:01   6254s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/09 16:35:01   6254s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/09 16:35:01   6254s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/09 16:35:01   6254s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/09 16:35:01   6254s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/09 16:35:01   6254s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/09 16:35:01   6254s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/09 16:35:01   6254s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/09 16:35:01   6254s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/09 16:35:01   6254s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/09 16:35:01   6254s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/09 16:35:01   6254s] (I)      +-----+----+---------+---------+--------+-------+
[12/09 16:35:01   6254s] (I)      |  64 | 64 |     RVT | implant |        |       |
[12/09 16:35:01   6254s] (I)      |  65 | 65 |     HVT | implant |        |       |
[12/09 16:35:01   6254s] (I)      |  66 | 66 |     LVT | implant |        |       |
[12/09 16:35:01   6254s] (I)      |   0 |  0 |   POLY1 |   other |        |    MS |
[12/09 16:35:01   6254s] (I)      |  67 | 67 | OVERLAP | overlap |        |       |
[12/09 16:35:01   6254s] (I)      +-----+----+---------+---------+--------+-------+
[12/09 16:35:02   6255s]     Library trimming buffers in power domain auto-default and half-corner slowDC:setup.late removed 1 of 5 cells
[12/09 16:35:02   6255s]     Original list had 5 cells:
[12/09 16:35:02   6255s]     BUFX16MA10TR BUFX16BA10TR FRICGX13BA10TR FRICGX11BA10TR BUFX5BA10TR 
[12/09 16:35:02   6255s]     New trimmed list has 4 cells:
[12/09 16:35:02   6255s]     BUFX16MA10TR FRICGX13BA10TR FRICGX11BA10TR BUFX5BA10TR 
[12/09 16:35:02   6255s]     Accumulated time to calculate placeable region: 0.00245
[12/09 16:35:02   6255s]     Accumulated time to calculate placeable region: 0.00245
[12/09 16:35:02   6255s]     Accumulated time to calculate placeable region: 0.00246
[12/09 16:35:02   6255s]     Accumulated time to calculate placeable region: 0.00247
[12/09 16:35:02   6255s]     Accumulated time to calculate placeable region: 0.00247
[12/09 16:35:02   6255s]     Accumulated time to calculate placeable region: 0.00248
[12/09 16:35:02   6255s]     Accumulated time to calculate placeable region: 0.00248
[12/09 16:35:02   6255s]     Accumulated time to calculate placeable region: 0.00249
[12/09 16:35:02   6255s]     Accumulated time to calculate placeable region: 0.00249
[12/09 16:35:02   6255s]     Accumulated time to calculate placeable region: 0.0025
[12/09 16:35:02   6255s]     Accumulated time to calculate placeable region: 0.0025
[12/09 16:35:02   6255s]     Accumulated time to calculate placeable region: 0.00251
[12/09 16:35:02   6255s]     Accumulated time to calculate placeable region: 0.00252
[12/09 16:35:02   6255s]     Accumulated time to calculate placeable region: 0.00252
[12/09 16:35:02   6255s]     Accumulated time to calculate placeable region: 0.00253
[12/09 16:35:02   6255s]     Accumulated time to calculate placeable region: 0.00253
[12/09 16:35:02   6255s]     Accumulated time to calculate placeable region: 0.00254
[12/09 16:35:02   6255s]     Accumulated time to calculate placeable region: 0.00254
[12/09 16:35:02   6255s]     Library trimming inverters in power domain auto-default and half-corner slowDC:setup.late removed 9 of 20 cells
[12/09 16:35:02   6255s]     Original list had 20 cells:
[12/09 16:35:02   6255s]     INVX16BA10TR INVX13BA10TR INVX11BA10TR INVX9BA10TR INVX7P5BA10TR INVX6BA10TR INVX5BA10TR INVX4BA10TR INVX3P5BA10TR INVX3BA10TR INVX2P5BA10TR INVX2BA10TR INVX1P7BA10TR INVX1P4BA10TR INVX1P2BA10TR INVX1BA10TR INVX0P8BA10TR INVX0P7BA10TR INVX0P6BA10TR INVX0P5BA10TR 
[12/09 16:35:02   6255s]     New trimmed list has 11 cells:
[12/09 16:35:02   6255s]     INVX16BA10TR INVX13BA10TR INVX11BA10TR INVX9BA10TR INVX7P5BA10TR INVX6BA10TR INVX5BA10TR INVX4BA10TR INVX3BA10TR INVX2BA10TR INVX1BA10TR 
[12/09 16:35:02   6255s]     Accumulated time to calculate placeable region: 0.00258
[12/09 16:35:02   6255s]     Accumulated time to calculate placeable region: 0.00259
[12/09 16:35:02   6255s]     Accumulated time to calculate placeable region: 0.00263
[12/09 16:35:02   6255s]     Accumulated time to calculate placeable region: 0.00265
[12/09 16:35:02   6255s]     Accumulated time to calculate placeable region: 0.00267
[12/09 16:35:02   6255s]     Accumulated time to calculate placeable region: 0.00269
[12/09 16:35:02   6255s]     Accumulated time to calculate placeable region: 0.0027
[12/09 16:35:02   6255s]     Accumulated time to calculate placeable region: 0.00272
[12/09 16:35:02   6255s]     Accumulated time to calculate placeable region: 0.00274
[12/09 16:35:02   6255s]     Accumulated time to calculate placeable region: 0.00276
[12/09 16:35:02   6255s]     Accumulated time to calculate placeable region: 0.00278
[12/09 16:35:02   6255s]     Accumulated time to calculate placeable region: 0.00279
[12/09 16:35:02   6255s]     Accumulated time to calculate placeable region: 0.00281
[12/09 16:35:02   6255s]     Accumulated time to calculate placeable region: 0.00283
[12/09 16:35:02   6255s] Accumulated time to calculate placeable region: 0.003
[12/09 16:35:02   6255s] Accumulated time to calculate placeable region: 0.00315
[12/09 16:35:02   6255s] Accumulated time to calculate placeable region: 0.0033
[12/09 16:35:02   6255s] Accumulated time to calculate placeable region: 0.00332
[12/09 16:35:02   6255s] Accumulated time to calculate placeable region: 0.00337
[12/09 16:35:02   6255s] Accumulated time to calculate placeable region: 0.0034
[12/09 16:35:02   6255s]     Accumulated time to calculate placeable region: 0.00345
[12/09 16:35:02   6255s] Accumulated time to calculate placeable region: 0.00353
[12/09 16:35:02   6255s]     Accumulated time to calculate placeable region: 0.00356
[12/09 16:35:02   6255s]     Accumulated time to calculate placeable region: 0.00357
[12/09 16:35:02   6255s] Accumulated time to calculate placeable region: 0.00359
[12/09 16:35:02   6255s]     Accumulated time to calculate placeable region: 0.0036
[12/09 16:35:02   6255s] Accumulated time to calculate placeable region: 0.00361
[12/09 16:35:02   6255s]     Accumulated time to calculate placeable region: 0.00362
[12/09 16:35:02   6255s] Accumulated time to calculate placeable region: 0.00354
[12/09 16:35:02   6255s]     Accumulated time to calculate placeable region: 0.00363
[12/09 16:35:02   6255s]     Accumulated time to calculate placeable region: 0.00364
[12/09 16:35:02   6255s] Accumulated time to calculate placeable region: 0.00365
[12/09 16:35:02   6255s]     Accumulated time to calculate placeable region: 0.00366
[12/09 16:35:02   6255s] Accumulated time to calculate placeable region: 0.00367
[12/09 16:35:02   6255s]     Accumulated time to calculate placeable region: 0.00368
[12/09 16:35:02   6255s] Accumulated time to calculate placeable region: 0.00362
[12/09 16:35:02   6255s]     Accumulated time to calculate placeable region: 0.00372
[12/09 16:35:02   6255s]     Accumulated time to calculate placeable region: 0.00373
[12/09 16:35:02   6255s]     Accumulated time to calculate placeable region: 0.00373
[12/09 16:35:02   6255s]     Accumulated time to calculate placeable region: 0.00376
[12/09 16:35:02   6255s]     Accumulated time to calculate placeable region: 0.00383
[12/09 16:35:02   6255s] Accumulated time to calculate placeable region: 0.00383
[12/09 16:35:02   6255s]     Accumulated time to calculate placeable region: 0.00384
[12/09 16:35:02   6255s]     Accumulated time to calculate placeable region: 0.00385
[12/09 16:35:02   6255s] Accumulated time to calculate placeable region: 0.00386
[12/09 16:35:02   6255s]     Accumulated time to calculate placeable region: 0.00387
[12/09 16:35:02   6255s] Accumulated time to calculate placeable region: 0.00388
[12/09 16:35:02   6255s]     Accumulated time to calculate placeable region: 0.00389
[12/09 16:35:02   6255s]     Accumulated time to calculate placeable region: 0.0039
[12/09 16:35:02   6255s]     Accumulated time to calculate placeable region: 0.0039
[12/09 16:35:02   6255s]     Accumulated time to calculate placeable region: 0.0039
[12/09 16:35:02   6255s]     Accumulated time to calculate placeable region: 0.00391
[12/09 16:35:02   6255s] Accumulated time to calculate placeable region: 0.00389
[12/09 16:35:02   6255s]     Accumulated time to calculate placeable region: 0.00397
[12/09 16:35:02   6255s] Accumulated time to calculate placeable region: 0.0041
[12/09 16:35:02   6255s] Accumulated time to calculate placeable region: 0.00403
[12/09 16:35:02   6255s]     Accumulated time to calculate placeable region: 0.00411
[12/09 16:35:02   6255s] Accumulated time to calculate placeable region: 0.00415
[12/09 16:35:02   6255s] Accumulated time to calculate placeable region: 0.00413
[12/09 16:35:02   6255s] Accumulated time to calculate placeable region: 0.00419
[12/09 16:35:02   6255s]     Accumulated time to calculate placeable region: 0.00416
[12/09 16:35:05   6257s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX16BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<2> -power_domain auto-default.
[12/09 16:35:05   6257s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX9BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<2> -power_domain auto-default.
[12/09 16:35:05   6257s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX16BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<1> -power_domain auto-default.
[12/09 16:35:05   6257s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX9BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk_generator_for_external_qspi_ck_o<1> -power_domain auto-default.
[12/09 16:35:05   6257s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX16BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk -power_domain auto-default.
[12/09 16:35:05   6257s] **WARN: (IMPCCOPT-1285):	The lib cell 'INVX9BA10TR' specified in the buffer_cells property  isn't a buffer..  This cell will not be used when synthesizing -clock_tree my_clk -power_domain auto-default.
[12/09 16:35:05   6257s]     Clock tree balancer configuration for clock_trees my_clk_generator_for_external_qspi_ck_o<3> my_clk_generator_for_external_qspi_ck_o<2> my_clk_generator_for_external_qspi_ck_o<1>:
[12/09 16:35:05   6257s]     Non-default CCOpt properties:
[12/09 16:35:05   6257s]       Public non-default CCOpt properties:
[12/09 16:35:05   6257s]         cell_density: 1 (default: 0.75)
[12/09 16:35:05   6257s]         route_type (leaf): default_route_type_leaf (default: default)
[12/09 16:35:05   6257s]         route_type (top): default_route_type_nonleaf (default: default)
[12/09 16:35:05   6257s]         route_type (trunk): default_route_type_nonleaf (default: default)
[12/09 16:35:05   6257s]       No private non-default CCOpt properties
[12/09 16:35:05   6257s]     For power domain auto-default:
[12/09 16:35:05   6257s]       Buffers:     {BUFX16MA10TR FRICGX13BA10TR FRICGX11BA10TR BUFX5BA10TR}
[12/09 16:35:05   6257s]       Inverters:   {INVX16BA10TR INVX13BA10TR INVX11BA10TR INVX9BA10TR INVX7P5BA10TR INVX6BA10TR INVX5BA10TR INVX4BA10TR INVX3BA10TR INVX2BA10TR INVX1BA10TR}
[12/09 16:35:05   6257s]       Clock gates: PREICGX16BA10TR PREICGX13BA10TR PREICGX11BA10TR PREICGX9BA10TR PREICGX7P5BA10TR PREICGX6BA10TR PREICGX5BA10TR PREICGX4BA10TR PREICGX3P5BA10TR PREICGX3BA10TR PREICGX2P5BA10TR PREICGX2BA10TR PREICGX1P7BA10TR PREICGX1P4BA10TR PREICGX1P2BA10TR PREICGX1BA10TR PREICGX0P8BA10TR PREICGX0P7BA10TR PREICGX0P6BA10TR PREICGX0P5BA10TR 
[12/09 16:35:05   6257s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 634240.000um^2
[12/09 16:35:05   6257s]     Top Routing info:
[12/09 16:35:05   6257s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/09 16:35:05   6257s]       Unshielded; Mask Constraint: 0; Source: route_type.
[12/09 16:35:05   6257s]     Trunk Routing info:
[12/09 16:35:05   6257s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/09 16:35:05   6257s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/09 16:35:05   6257s]     Leaf Routing info:
[12/09 16:35:05   6257s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[12/09 16:35:05   6257s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/09 16:35:05   6257s]     For timing_corner slowDC:setup, late and power domain auto-default:
[12/09 16:35:05   6257s]       Slew time target (leaf):    0.118ns
[12/09 16:35:05   6257s]       Slew time target (trunk):   0.118ns
[12/09 16:35:05   6257s]       Slew time target (top):     0.118ns (Note: no nets are considered top nets in this clock tree)
[12/09 16:35:05   6257s]       Buffer unit delay: 0.058ns
[12/09 16:35:05   6257s]       Buffer max distance: 650.909um
[12/09 16:35:05   6257s]     Fastest wire driving cells and distances:
[12/09 16:35:05   6257s]       Buffer    : {lib_cell:BUFX16MA10TR, fastest_considered_half_corner=slowDC:setup.late, optimalDrivingDistance=650.909um, saturatedSlew=0.100ns, speed=5572.851um per ns, cellArea=17.821um^2 per 1000um}
[12/09 16:35:05   6257s]       Inverter  : {lib_cell:INVX16BA10TR, fastest_considered_half_corner=slowDC:setup.late, optimalDrivingDistance=475.762um, saturatedSlew=0.090ns, speed=6468.545um per ns, cellArea=19.337um^2 per 1000um}
[12/09 16:35:05   6257s]       Clock gate: {lib_cell:PREICGX16BA10TR, fastest_considered_half_corner=slowDC:setup.late, optimalDrivingDistance=626.796um, saturatedSlew=0.101ns, speed=5133.465um per ns, cellArea=29.356um^2 per 1000um}
[12/09 16:35:05   6257s]     
[12/09 16:35:05   6257s]     Clock tree balancer configuration for clock_tree my_clk:
[12/09 16:35:05   6257s]     Non-default CCOpt properties:
[12/09 16:35:05   6257s]       Public non-default CCOpt properties:
[12/09 16:35:05   6257s]         cell_density: 1 (default: 0.75)
[12/09 16:35:05   6257s]         route_type (leaf): default_route_type_leaf (default: default)
[12/09 16:35:05   6257s]         route_type (top): default_route_type_nonleaf (default: default)
[12/09 16:35:05   6257s]         route_type (trunk): default_route_type_nonleaf (default: default)
[12/09 16:35:05   6257s]         source_driver: INVX1BA10TR/A INVX1BA10TR/Y (default: )
[12/09 16:35:05   6257s]       No private non-default CCOpt properties
[12/09 16:35:05   6257s]     For power domain auto-default:
[12/09 16:35:05   6257s]       Buffers:     {BUFX16MA10TR FRICGX13BA10TR FRICGX11BA10TR BUFX5BA10TR}
[12/09 16:35:05   6257s]       Inverters:   {INVX16BA10TR INVX13BA10TR INVX11BA10TR INVX9BA10TR INVX7P5BA10TR INVX6BA10TR INVX5BA10TR INVX4BA10TR INVX3BA10TR INVX2BA10TR INVX1BA10TR}
[12/09 16:35:05   6257s]       Clock gates: PREICGX16BA10TR PREICGX13BA10TR PREICGX11BA10TR PREICGX9BA10TR PREICGX7P5BA10TR PREICGX6BA10TR PREICGX5BA10TR PREICGX4BA10TR PREICGX3P5BA10TR PREICGX3BA10TR PREICGX2P5BA10TR PREICGX2BA10TR PREICGX1P7BA10TR PREICGX1P4BA10TR PREICGX1P2BA10TR PREICGX1BA10TR PREICGX0P8BA10TR PREICGX0P7BA10TR PREICGX0P6BA10TR PREICGX0P5BA10TR 
[12/09 16:35:05   6257s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 634240.000um^2
[12/09 16:35:05   6257s]     Top Routing info:
[12/09 16:35:05   6257s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/09 16:35:05   6257s]       Unshielded; Mask Constraint: 0; Source: route_type.
[12/09 16:35:05   6257s]     Trunk Routing info:
[12/09 16:35:05   6257s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/09 16:35:05   6257s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/09 16:35:05   6257s]     Leaf Routing info:
[12/09 16:35:05   6257s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[12/09 16:35:05   6257s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/09 16:35:05   6257s]     For timing_corner slowDC:setup, late and power domain auto-default:
[12/09 16:35:05   6257s]       Slew time target (leaf):    0.118ns
[12/09 16:35:05   6257s]       Slew time target (trunk):   0.118ns
[12/09 16:35:05   6257s]       Slew time target (top):     0.118ns (Note: no nets are considered top nets in this clock tree)
[12/09 16:35:05   6257s]       Buffer unit delay: 0.058ns
[12/09 16:35:05   6257s]       Buffer max distance: 650.909um
[12/09 16:35:05   6257s]     Fastest wire driving cells and distances:
[12/09 16:35:05   6257s]       Buffer    : {lib_cell:BUFX16MA10TR, fastest_considered_half_corner=slowDC:setup.late, optimalDrivingDistance=650.909um, saturatedSlew=0.100ns, speed=5572.851um per ns, cellArea=17.821um^2 per 1000um}
[12/09 16:35:05   6257s]       Inverter  : {lib_cell:INVX16BA10TR, fastest_considered_half_corner=slowDC:setup.late, optimalDrivingDistance=475.762um, saturatedSlew=0.090ns, speed=6468.545um per ns, cellArea=19.337um^2 per 1000um}
[12/09 16:35:05   6257s]       Clock gate: {lib_cell:PREICGX16BA10TR, fastest_considered_half_corner=slowDC:setup.late, optimalDrivingDistance=626.796um, saturatedSlew=0.101ns, speed=5133.465um per ns, cellArea=29.356um^2 per 1000um}
[12/09 16:35:05   6257s]     
[12/09 16:35:05   6257s]     
[12/09 16:35:05   6257s]     Logic Sizing Table:
[12/09 16:35:05   6257s]     
[12/09 16:35:05   6257s]     -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/09 16:35:05   6257s]     Cell               Instance count    Source         Eligible library cells
[12/09 16:35:05   6257s]     -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/09 16:35:05   6257s]     BUFZX6MA10TR             1           library set    {BUFZX16MA10TR BUFZX11MA10TR BUFZX8MA10TR BUFZX6MA10TR BUFZX4MA10TR BUFZX3MA10TR BUFZX2MA10TR BUFZX1P4MA10TR BUFZX1MA10TR}
[12/09 16:35:05   6257s]     NAND2X1P4BA10TR          1           library set    {NAND2X8BA10TR NAND2X8AA10TR NAND2X6BA10TR NAND2X6AA10TR NAND2X4BA10TR NAND2X4AA10TR NAND2X3BA10TR NAND2X3AA10TR NAND2X2BA10TR NAND2X2AA10TR NAND2X1P4BA10TR NAND2X1P4AA10TR NAND2X1BA10TR NAND2X1AA10TR NAND2X0P7BA10TR NAND2X0P7AA10TR NAND2X0P5BA10TR NAND2X0P5AA10TR}
[12/09 16:35:05   6257s]     NOR2X1P4MA10TR           1           library set    {NOR2X8AA10TR NOR2X8MA10TR NOR2X6AA10TR NOR2X6MA10TR NOR2X4AA10TR NOR2X4MA10TR NOR2X3AA10TR NOR2X3MA10TR NOR2X2AA10TR NOR2X2MA10TR NOR2X1P4AA10TR NOR2X1P4MA10TR NOR2X1AA10TR NOR2X1MA10TR NOR2X0P7AA10TR NOR2X0P7MA10TR NOR2X0P5AA10TR NOR2X0P5MA10TR}
[12/09 16:35:05   6257s]     NOR2X2MA10TR             1           library set    {NOR2X8AA10TR NOR2X8MA10TR NOR2X6AA10TR NOR2X6MA10TR NOR2X4AA10TR NOR2X4MA10TR NOR2X3AA10TR NOR2X3MA10TR NOR2X2AA10TR NOR2X2MA10TR NOR2X1P4AA10TR NOR2X1P4MA10TR NOR2X1AA10TR NOR2X1MA10TR NOR2X0P7AA10TR NOR2X0P7MA10TR NOR2X0P5AA10TR NOR2X0P5MA10TR}
[12/09 16:35:05   6257s]     -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/09 16:35:05   6257s]     
[12/09 16:35:05   6257s]     
[12/09 16:35:05   6258s]     Clock tree balancer configuration for skew_group _clock_gen_my_clk_state_reg_0_/mode:
[12/09 16:35:05   6258s]       Sources:                     pin clk
[12/09 16:35:05   6258s]       Total number of sinks:       9
[12/09 16:35:05   6258s]       Delay constrained sinks:     9
[12/09 16:35:05   6258s]       Constrains:                  default
[12/09 16:35:05   6258s]       Non-leaf sinks:              3
[12/09 16:35:05   6258s]       Ignore pins:                 0
[12/09 16:35:05   6258s]      Timing corner slowDC:setup.late:
[12/09 16:35:05   6258s]       Skew target:                 0.058ns
[12/09 16:35:05   6258s]     Clock tree balancer configuration for skew_group _clock_gen_my_clk_state_reg_1_/mode:
[12/09 16:35:05   6258s]       Sources:                     pin clk
[12/09 16:35:05   6258s]       Total number of sinks:       6
[12/09 16:35:05   6258s]       Delay constrained sinks:     6
[12/09 16:35:05   6258s]       Constrains:                  default
[12/09 16:35:05   6258s]       Non-leaf sinks:              3
[12/09 16:35:05   6258s]       Ignore pins:                 0
[12/09 16:35:05   6258s]      Timing corner slowDC:setup.late:
[12/09 16:35:05   6258s]       Skew target:                 0.058ns
[12/09 16:35:05   6258s]     Clock tree balancer configuration for skew_group _clock_gen_my_clk_state_reg_2_/mode:
[12/09 16:35:05   6258s]       Sources:                     pin clk
[12/09 16:35:05   6258s]       Total number of sinks:       6
[12/09 16:35:05   6258s]       Delay constrained sinks:     6
[12/09 16:35:05   6258s]       Constrains:                  default
[12/09 16:35:05   6258s]       Non-leaf sinks:              3
[12/09 16:35:05   6258s]       Ignore pins:                 0
[12/09 16:35:05   6258s]      Timing corner slowDC:setup.late:
[12/09 16:35:05   6258s]       Skew target:                 0.058ns
[12/09 16:35:05   6258s]     Clock tree balancer configuration for skew_group my_clk/mode:
[12/09 16:35:05   6258s]       Sources:                     pin clk
[12/09 16:35:05   6258s]       Total number of sinks:       30705
[12/09 16:35:05   6258s]       Delay constrained sinks:     30682
[12/09 16:35:05   6258s]       Constrains:                  default
[12/09 16:35:05   6258s]       Non-leaf sinks:              0
[12/09 16:35:05   6258s]       Ignore pins:                 0
[12/09 16:35:05   6258s]      Timing corner slowDC:setup.late:
[12/09 16:35:05   6258s]       Skew target:                 0.058ns
[12/09 16:35:05   6258s]     Primary reporting skew groups are:
[12/09 16:35:05   6258s]     skew_group my_clk/mode with 30705 clock sinks
[12/09 16:35:05   6258s]     
[12/09 16:35:05   6258s]     Clock DAG stats initial state:
[12/09 16:35:05   6258s]       cell counts      : b=348, i=2, icg=0, nicg=1, l=4, total=355
[12/09 16:35:05   6258s]       misc counts      : r=4, pp=2
[12/09 16:35:05   6258s]       cell areas       : b=3594.400um^2, i=4.000um^2, icg=0.000um^2, nicg=12.800um^2, l=19.200um^2, total=3630.400um^2
[12/09 16:35:05   6258s]       hp wire lengths  : top=0.000um, trunk=9164.200um, leaf=29858.500um, total=39022.700um
[12/09 16:35:05   6258s]     Clock DAG library cell distribution initial state {count}:
[12/09 16:35:05   6258s]        Bufs: BUFX16MA10TR: 33 FRICGX13BA10TR: 2 FRICGX11BA10TR: 302 BUFX5BA10TR: 11 
[12/09 16:35:05   6258s]        Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
[12/09 16:35:05   6258s]       NICGs: AND2X11MA10TR: 1 
[12/09 16:35:05   6258s]      Logics: BUFZX6MA10TR: 1 NAND2X1P4BA10TR: 1 NOR2X2MA10TR: 1 NOR2X1P4MA10TR: 1 
[12/09 16:35:06   6258s]     Clock DAG hash initial state: 16970672239639281469 531064422768222483
[12/09 16:35:06   6258s]     
[12/09 16:35:06   6258s]     Distribution of half-perimeter wire length by ICG depth:
[12/09 16:35:06   6258s]     
[12/09 16:35:06   6258s]     -----------------------------------------------------------------------------
[12/09 16:35:06   6258s]     Min ICG    Max ICG    Count    HPWL
[12/09 16:35:06   6258s]     Depth      Depth               (um)
[12/09 16:35:06   6258s]     -----------------------------------------------------------------------------
[12/09 16:35:06   6258s]        0          0        355     [min=2, max=1224, avg=106, sd=92, total=37765]
[12/09 16:35:06   6258s]        0          1          4     [min=8, max=597, avg=320, sd=318, total=1282]
[12/09 16:35:06   6258s]     -----------------------------------------------------------------------------
[12/09 16:35:06   6258s]     
[12/09 16:35:06   6258s]     Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[12/09 16:35:06   6258s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/09 16:35:06   6258s]     
[12/09 16:35:06   6258s]     Layer information for route type default_route_type_leaf:
[12/09 16:35:06   6258s]     
[12/09 16:35:06   6258s]     --------------------------------------------------------------------
[12/09 16:35:06   6258s]     Layer    Preferred    Route    Res.          Cap.          RC
[12/09 16:35:06   6258s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/09 16:35:06   6258s]     --------------------------------------------------------------------
[12/09 16:35:06   6258s]     M1       N            H          1.778         0.160         0.284
[12/09 16:35:06   6258s]     M2       N            V          1.400         0.174         0.244
[12/09 16:35:06   6258s]     M3       Y            H          1.400         0.174         0.244
[12/09 16:35:06   6258s]     M4       Y            V          1.400         0.174         0.244
[12/09 16:35:06   6258s]     M5       N            H          1.400         0.174         0.244
[12/09 16:35:06   6258s]     M6       N            V          1.400         0.174         0.244
[12/09 16:35:06   6258s]     M7       N            H          1.400         0.174         0.244
[12/09 16:35:06   6258s]     M8       N            V          0.055         0.208         0.011
[12/09 16:35:06   6258s]     M9       N            H          0.055         0.194         0.011
[12/09 16:35:06   6258s]     --------------------------------------------------------------------
[12/09 16:35:06   6258s]     
[12/09 16:35:06   6258s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/09 16:35:06   6258s]     Unshielded; Mask Constraint: 0; Source: route_type.
[12/09 16:35:06   6258s]     
[12/09 16:35:06   6258s]     Layer information for route type default_route_type_nonleaf:
[12/09 16:35:06   6258s]     
[12/09 16:35:06   6258s]     --------------------------------------------------------------------
[12/09 16:35:06   6258s]     Layer    Preferred    Route    Res.          Cap.          RC
[12/09 16:35:06   6258s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/09 16:35:06   6258s]     --------------------------------------------------------------------
[12/09 16:35:06   6258s]     M1       N            H          1.778         0.243         0.431
[12/09 16:35:06   6258s]     M2       N            V          1.400         0.267         0.374
[12/09 16:35:06   6258s]     M3       Y            H          1.400         0.267         0.374
[12/09 16:35:06   6258s]     M4       Y            V          1.400         0.267         0.374
[12/09 16:35:06   6258s]     M5       N            H          1.400         0.267         0.374
[12/09 16:35:06   6258s]     M6       N            V          1.400         0.267         0.374
[12/09 16:35:06   6258s]     M7       N            H          1.400         0.267         0.374
[12/09 16:35:06   6258s]     M8       N            V          0.055         0.293         0.016
[12/09 16:35:06   6258s]     M9       N            H          0.055         0.308         0.017
[12/09 16:35:06   6258s]     --------------------------------------------------------------------
[12/09 16:35:06   6258s]     
[12/09 16:35:06   6258s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/09 16:35:06   6258s]     Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/09 16:35:06   6258s]     
[12/09 16:35:06   6258s]     Layer information for route type default_route_type_nonleaf:
[12/09 16:35:06   6258s]     
[12/09 16:35:06   6258s]     --------------------------------------------------------------------
[12/09 16:35:06   6258s]     Layer    Preferred    Route    Res.          Cap.          RC
[12/09 16:35:06   6258s]                           Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/09 16:35:06   6258s]     --------------------------------------------------------------------
[12/09 16:35:06   6258s]     M1       N            H          1.778         0.160         0.284
[12/09 16:35:06   6258s]     M2       N            V          1.400         0.174         0.244
[12/09 16:35:06   6258s]     M3       Y            H          1.400         0.174         0.244
[12/09 16:35:06   6258s]     M4       Y            V          1.400         0.174         0.244
[12/09 16:35:06   6258s]     M5       N            H          1.400         0.174         0.244
[12/09 16:35:06   6258s]     M6       N            V          1.400         0.174         0.244
[12/09 16:35:06   6258s]     M7       N            H          1.400         0.174         0.244
[12/09 16:35:06   6258s]     M8       N            V          0.055         0.208         0.011
[12/09 16:35:06   6258s]     M9       N            H          0.055         0.194         0.011
[12/09 16:35:06   6258s]     --------------------------------------------------------------------
[12/09 16:35:06   6258s]     
[12/09 16:35:06   6258s]     
[12/09 16:35:06   6258s]     Via selection for estimated routes (rule default):
[12/09 16:35:06   6258s]     
[12/09 16:35:06   6258s]     ------------------------------------------------------------
[12/09 16:35:06   6258s]     Layer    Via Cell    Res.     Cap.     RC       Top of Stack
[12/09 16:35:06   6258s]     Range                (Ohm)    (fF)     (fs)     Only
[12/09 16:35:06   6258s]     ------------------------------------------------------------
[12/09 16:35:06   6258s]     M1-M2    VIA1_V      1.500    0.000    0.000    false
[12/09 16:35:06   6258s]     M2-M3    VIA2_X      1.500    0.000    0.000    false
[12/09 16:35:06   6258s]     M3-M4    VIA3_X      1.500    0.000    0.000    false
[12/09 16:35:06   6258s]     M4-M5    VIA4_X      1.500    0.000    0.000    false
[12/09 16:35:06   6258s]     M5-M6    VIA5_X      1.500    0.000    0.000    false
[12/09 16:35:06   6258s]     M6-M7    VIA6_X      1.500    0.000    0.000    false
[12/09 16:35:06   6258s]     M7-M8    VIA7_X      0.220    0.000    0.000    false
[12/09 16:35:06   6258s]     M8-M9    VIA8_X      0.220    0.000    0.000    false
[12/09 16:35:06   6258s]     ------------------------------------------------------------
[12/09 16:35:06   6258s]     
[12/09 16:35:06   6258s]     Have 4 CPUs available for CTS. Selected algorithms will run multithreaded.
[12/09 16:35:06   6258s]     No ideal or dont_touch nets found in the clock tree
[12/09 16:35:06   6258s]     No dont_touch hnets found in the clock tree
[12/09 16:35:06   6258s]     
[12/09 16:35:06   6258s]     Total number of dont_touch hpins in the clock network: 2
[12/09 16:35:06   6258s]       Large numbers of dont_touch hpins may damage runtime and QoR.
[12/09 16:35:06   6258s]       Use report_ccopt_clock_tree_structure or the Clock Tree Debugger in unit delay mode to debug these.
[12/09 16:35:06   6258s]     
[12/09 16:35:06   6258s]     Summary of reasons for dont_touch hpins in the clock network:
[12/09 16:35:06   6258s]     
[12/09 16:35:06   6258s]     -----------------------
[12/09 16:35:06   6258s]     Reason            Count
[12/09 16:35:06   6258s]     -----------------------
[12/09 16:35:06   6258s]     sdc_constraint      2
[12/09 16:35:06   6258s]     -----------------------
[12/09 16:35:06   6258s]     
[12/09 16:35:06   6258s]     Total number of dont_touch hpins in the clock network with a physical location (typically partition pins): 0
[12/09 16:35:06   6258s]     
[12/09 16:35:06   6258s]     Summary of dont_touch hpins in the clock network representing physical hierarchy:
[12/09 16:35:06   6258s]     
[12/09 16:35:06   6258s]     ---------------------
[12/09 16:35:06   6258s]     Type            Count
[12/09 16:35:06   6258s]     ---------------------
[12/09 16:35:06   6258s]     ilm               0
[12/09 16:35:06   6258s]     partition         0
[12/09 16:35:06   6258s]     power_domain      0
[12/09 16:35:06   6258s]     fence             0
[12/09 16:35:06   6258s]     none              2
[12/09 16:35:06   6258s]     ---------------------
[12/09 16:35:06   6258s]     Total             2
[12/09 16:35:06   6258s]     ---------------------
[12/09 16:35:06   6258s]     
[12/09 16:35:06   6258s]     Checking for illegal sizes of clock logic instances...
[12/09 16:35:06   6258s]     Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/09 16:35:06   6258s]     
[12/09 16:35:06   6258s]     Filtering reasons for cell type: buffer
[12/09 16:35:06   6258s]     =======================================
[12/09 16:35:06   6258s]     
[12/09 16:35:06   6258s]     -------------------------------------------------------------------
[12/09 16:35:06   6258s]     Clock trees    Power domain    Reason              Library cells
[12/09 16:35:06   6258s]     -------------------------------------------------------------------
[12/09 16:35:06   6258s]     all            auto-default    Library trimming    { BUFX16BA10TR }
[12/09 16:35:06   6258s]     -------------------------------------------------------------------
[12/09 16:35:06   6258s]     
[12/09 16:35:06   6258s]     Filtering reasons for cell type: inverter
[12/09 16:35:06   6258s]     =========================================
[12/09 16:35:06   6258s]     
[12/09 16:35:06   6258s]     -------------------------------------------------------------------------------------------------------------------------------------
[12/09 16:35:06   6258s]     Clock trees    Power domain    Reason                         Library cells
[12/09 16:35:06   6258s]     -------------------------------------------------------------------------------------------------------------------------------------
[12/09 16:35:06   6258s]     all            auto-default    Library trimming               { INVX0P5BA10TR INVX0P6BA10TR INVX0P7BA10TR INVX0P8BA10TR INVX1P2BA10TR
[12/09 16:35:06   6258s]                                                                     INVX1P4BA10TR INVX1P7BA10TR INVX2P5BA10TR INVX3P5BA10TR }
[12/09 16:35:06   6258s]     all            auto-default    Unbalanced rise/fall delays    { INVX0P5MA10TR INVX0P6MA10TR INVX0P7MA10TR INVX0P8MA10TR INVX11MA10TR
[12/09 16:35:06   6258s]                                                                     INVX13MA10TR INVX16MA10TR INVX1MA10TR INVX1P2MA10TR INVX1P4MA10TR
[12/09 16:35:06   6258s]                                                                     INVX1P7MA10TR INVX2MA10TR INVX2P5MA10TR INVX3MA10TR INVX3P5MA10TR
[12/09 16:35:06   6258s]                                                                     INVX4MA10TR INVX5MA10TR INVX6MA10TR INVX7P5MA10TR INVX9MA10TR }
[12/09 16:35:06   6258s]     -------------------------------------------------------------------------------------------------------------------------------------
[12/09 16:35:06   6258s]     
[12/09 16:35:06   6258s]     
[12/09 16:35:06   6258s]     Validating CTS configuration done. (took cpu=0:00:03.9 real=0:00:04.7)
[12/09 16:35:06   6258s]     CCOpt configuration status: all checks passed.
[12/09 16:35:06   6258s]   Reconstructing clock tree datastructures, skew aware done.
[12/09 16:35:06   6258s] Initializing clock structures done.
[12/09 16:35:06   6258s] PRO...
[12/09 16:35:06   6258s]   PRO active optimizations:
[12/09 16:35:06   6258s]    - DRV fixing with sizing
[12/09 16:35:06   6258s]   
[12/09 16:35:06   6258s]   Detected clock skew data from CTS
[12/09 16:35:06   6258s]   Clock tree timing engine global stage delay update for slowDC:setup.late...
[12/09 16:35:06   6259s]   Clock tree timing engine global stage delay update for slowDC:setup.late done. (took cpu=0:00:01.0 real=0:00:00.5)
[12/09 16:35:07   6259s]   Clock DAG stats PRO initial state:
[12/09 16:35:07   6259s]     cell counts      : b=348, i=2, icg=0, nicg=1, l=4, total=355
[12/09 16:35:07   6259s]     misc counts      : r=4, pp=2
[12/09 16:35:07   6259s]     cell areas       : b=3594.400um^2, i=4.000um^2, icg=0.000um^2, nicg=12.800um^2, l=19.200um^2, total=3630.400um^2
[12/09 16:35:07   6259s]     cell capacitance : b=2.251pF, i=0.008pF, icg=0.000pF, nicg=0.009pF, l=0.022pF, total=2.291pF
[12/09 16:35:07   6259s]     sink capacitance : count=30705, total=26.736pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/09 16:35:07   6259s]     wire capacitance : top=0.000pF, trunk=1.502pF, leaf=16.055pF, total=17.557pF
[12/09 16:35:07   6259s]     wire lengths     : top=0.000um, trunk=11850.600um, leaf=122823.955um, total=134674.555um
[12/09 16:35:07   6259s]     hp wire lengths  : top=0.000um, trunk=9164.200um, leaf=29858.500um, total=39022.700um
[12/09 16:35:07   6259s]   Clock DAG net violations PRO initial state:
[12/09 16:35:07   6259s]     Remaining Transition : {count=1, worst=[0.042ns]} avg=0.042ns sd=0.000ns sum=0.042ns
[12/09 16:35:07   6259s]   Clock DAG primary half-corner transition distribution PRO initial state:
[12/09 16:35:07   6259s]     Trunk : target=0.118ns count=42 avg=0.069ns sd=0.031ns min=0.000ns max=0.117ns {18 <= 0.071ns, 12 <= 0.094ns, 8 <= 0.106ns, 2 <= 0.112ns, 2 <= 0.118ns}
[12/09 16:35:07   6259s]     Leaf  : target=0.118ns count=320 avg=0.093ns sd=0.010ns min=0.021ns max=0.160ns {15 <= 0.071ns, 175 <= 0.094ns, 129 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns} {0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.142ns, 1 <= 0.177ns, 0 > 0.177ns}
[12/09 16:35:07   6259s]   Clock DAG library cell distribution PRO initial state {count}:
[12/09 16:35:07   6259s]      Bufs: BUFX16MA10TR: 33 FRICGX13BA10TR: 2 FRICGX11BA10TR: 302 BUFX5BA10TR: 11 
[12/09 16:35:07   6259s]      Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
[12/09 16:35:07   6259s]     NICGs: AND2X11MA10TR: 1 
[12/09 16:35:07   6259s]    Logics: BUFZX6MA10TR: 1 NAND2X1P4BA10TR: 1 NOR2X2MA10TR: 1 NOR2X1P4MA10TR: 1 
[12/09 16:35:07   6259s]   Clock DAG hash PRO initial state: 16970672239639281469 531064422768222483
[12/09 16:35:07   6259s]   Clock DAG hash PRO initial state: 16970672239639281469 531064422768222483
[12/09 16:35:07   6259s]   Primary reporting skew groups PRO initial state:
[12/09 16:35:07   6259s]     skew_group default.my_clk/mode: unconstrained
[12/09 16:35:07   6260s]         min path sink: vproc_top_genblk4_vcache_way1/rline_o_reg_333_/CK
[12/09 16:35:07   6260s]         max path sink: vproc_top_u_core_u_ibex_core_cs_registers_i_mcycle_counter_i_counter_q_reg_40_/CK
[12/09 16:35:07   6260s]   Skew group summary PRO initial state:
[12/09 16:35:07   6260s]     skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.188, max=0.223, avg=0.212, sd=0.017], skew [0.035 vs 0.058], 100% {0.188, 0.223} (wid=0.056 ws=0.000) (gid=0.168 gs=0.035)
[12/09 16:35:07   6260s]     skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.223, max=0.223, avg=0.223, sd=0.000], skew [0.000 vs 0.058], 100% {0.223, 0.223} (wid=0.056 ws=0.000) (gid=0.168 gs=0.000)
[12/09 16:35:07   6260s]     skew_group my_clk/mode: insertion delay [min=0.455, max=0.512, avg=0.489, sd=0.011], skew [0.056 vs 0.058], 100% {0.455, 0.512} (wid=0.139 ws=0.089) (gid=0.446 gs=0.078)
[12/09 16:35:07   6260s]   Recomputing CTS skew targets...
[12/09 16:35:07   6260s]   Resolving skew group constraints...
[12/09 16:35:09   6261s]     Solving LP: 3 skew groups; 23 fragments, 37 fraglets and 38 vertices; 117 variables and 349 constraints; tolerance 1
[12/09 16:35:09   6261s]   Resolving skew group constraints done.
[12/09 16:35:09   6261s]   Recomputing CTS skew targets done. (took cpu=0:00:01.3 real=0:00:01.4)
[12/09 16:35:09   6261s]   PRO Fixing DRVs...
[12/09 16:35:09   6261s]     Clock DAG hash before 'PRO Fixing DRVs': 16970672239639281469 531064422768222483
[12/09 16:35:09   6261s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...Library trimming buffers in power domain auto-default and half-corner slowDC:setup.late removed 0 of 2 cells
[12/09 16:35:09   6262s]     Original list had 2 cells:
[12/09 16:35:09   6262s]     BUFX16MA10TR BUFX5BA10TR 
[12/09 16:35:09   6262s]     Library trimming was not able to trim any cells:
[12/09 16:35:09   6262s]     BUFX16MA10TR BUFX5BA10TR 
[12/09 16:35:09   6262s]     100% 
[12/09 16:35:09   6262s]     CCOpt-PRO: considered: 359, tested: 359, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 0
[12/09 16:35:09   6262s]     
[12/09 16:35:09   6262s]     PRO Statistics: Fix DRVs (cell sizing):
[12/09 16:35:09   6262s]     =======================================
[12/09 16:35:09   6262s]     
[12/09 16:35:09   6262s]     Cell changes by Net Type:
[12/09 16:35:09   6262s]     
[12/09 16:35:09   6262s]     -------------------------------------------------------------------------------------------------------------------
[12/09 16:35:09   6262s]     Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[12/09 16:35:09   6262s]     -------------------------------------------------------------------------------------------------------------------
[12/09 16:35:09   6262s]     top                0                    0           0            0                    0                  0
[12/09 16:35:09   6262s]     trunk              0                    0           0            0                    0                  0
[12/09 16:35:09   6262s]     leaf               1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
[12/09 16:35:09   6262s]     -------------------------------------------------------------------------------------------------------------------
[12/09 16:35:09   6262s]     Total              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
[12/09 16:35:09   6262s]     -------------------------------------------------------------------------------------------------------------------
[12/09 16:35:09   6262s]     
[12/09 16:35:09   6262s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 0.000um^2 (0.000%)
[12/09 16:35:09   6262s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[12/09 16:35:09   6262s]     
[12/09 16:35:09   6262s]     Clock DAG stats after 'PRO Fixing DRVs':
[12/09 16:35:09   6262s]       cell counts      : b=348, i=2, icg=0, nicg=1, l=4, total=355
[12/09 16:35:09   6262s]       misc counts      : r=4, pp=2
[12/09 16:35:09   6262s]       cell areas       : b=3594.400um^2, i=4.000um^2, icg=0.000um^2, nicg=12.800um^2, l=19.200um^2, total=3630.400um^2
[12/09 16:35:09   6262s]       cell capacitance : b=2.251pF, i=0.008pF, icg=0.000pF, nicg=0.009pF, l=0.022pF, total=2.291pF
[12/09 16:35:09   6262s]       sink capacitance : count=30705, total=26.736pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/09 16:35:09   6262s]       wire capacitance : top=0.000pF, trunk=1.502pF, leaf=16.055pF, total=17.557pF
[12/09 16:35:09   6262s]       wire lengths     : top=0.000um, trunk=11850.600um, leaf=122823.955um, total=134674.555um
[12/09 16:35:09   6262s]       hp wire lengths  : top=0.000um, trunk=9164.200um, leaf=29858.500um, total=39022.700um
[12/09 16:35:09   6262s]     Clock DAG net violations after 'PRO Fixing DRVs':
[12/09 16:35:09   6262s]       Remaining Transition : {count=1, worst=[0.042ns]} avg=0.042ns sd=0.000ns sum=0.042ns
[12/09 16:35:09   6262s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[12/09 16:35:09   6262s]       Trunk : target=0.118ns count=42 avg=0.069ns sd=0.031ns min=0.000ns max=0.117ns {18 <= 0.071ns, 12 <= 0.094ns, 8 <= 0.106ns, 2 <= 0.112ns, 2 <= 0.118ns}
[12/09 16:35:09   6262s]       Leaf  : target=0.118ns count=320 avg=0.093ns sd=0.010ns min=0.021ns max=0.160ns {15 <= 0.071ns, 175 <= 0.094ns, 129 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns} {0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.142ns, 1 <= 0.177ns, 0 > 0.177ns}
[12/09 16:35:09   6262s]     Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
[12/09 16:35:09   6262s]        Bufs: BUFX16MA10TR: 33 FRICGX13BA10TR: 2 FRICGX11BA10TR: 302 BUFX5BA10TR: 11 
[12/09 16:35:09   6262s]        Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
[12/09 16:35:09   6262s]       NICGs: AND2X11MA10TR: 1 
[12/09 16:35:09   6262s]      Logics: BUFZX6MA10TR: 1 NAND2X1P4BA10TR: 1 NOR2X2MA10TR: 1 NOR2X1P4MA10TR: 1 
[12/09 16:35:10   6262s]     Clock DAG hash after 'PRO Fixing DRVs': 16970672239639281469 531064422768222483
[12/09 16:35:10   6262s]     Clock DAG hash after 'PRO Fixing DRVs': 16970672239639281469 531064422768222483
[12/09 16:35:10   6262s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[12/09 16:35:10   6262s]       skew_group default.my_clk/mode: unconstrained
[12/09 16:35:10   6262s]           min path sink: vproc_top_genblk4_vcache_way1/rline_o_reg_333_/CK
[12/09 16:35:10   6262s]           max path sink: vproc_top_u_core_u_ibex_core_cs_registers_i_mcycle_counter_i_counter_q_reg_40_/CK
[12/09 16:35:10   6262s]     Skew group summary after 'PRO Fixing DRVs':
[12/09 16:35:10   6262s]       skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.188, max=0.223], skew [0.035 vs 0.058]
[12/09 16:35:10   6262s]       skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.223, max=0.223], skew [0.000 vs 0.058]
[12/09 16:35:10   6262s]       skew_group my_clk/mode: insertion delay [min=0.455, max=0.512], skew [0.056 vs 0.058]
[12/09 16:35:10   6262s]     Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/09 16:35:10   6262s]   PRO Fixing DRVs done. (took cpu=0:00:00.7 real=0:00:00.8)
[12/09 16:35:10   6262s]   
[12/09 16:35:10   6262s]   Slew Diagnostics: After DRV fixing
[12/09 16:35:10   6262s]   ==================================
[12/09 16:35:10   6262s]   
[12/09 16:35:10   6262s]   Global Causes:
[12/09 16:35:10   6262s]   
[12/09 16:35:10   6262s]   -------------------------------------
[12/09 16:35:10   6262s]   Cause
[12/09 16:35:10   6262s]   -------------------------------------
[12/09 16:35:10   6262s]   DRV fixing with buffering is disabled
[12/09 16:35:10   6262s]   -------------------------------------
[12/09 16:35:10   6262s]   
[12/09 16:35:10   6262s]   Top 5 overslews:
[12/09 16:35:10   6262s]   
[12/09 16:35:10   6262s]   -----------------------------------------------------------------------------
[12/09 16:35:10   6262s]   Overslew    Causes                                        Driving Pin
[12/09 16:35:10   6262s]   -----------------------------------------------------------------------------
[12/09 16:35:10   6262s]   0.042ns     Inst already optimally sized (BUFX5BA10TR)    CTS_ccl_buf_00313/Y
[12/09 16:35:10   6262s]   -----------------------------------------------------------------------------
[12/09 16:35:10   6262s]   
[12/09 16:35:10   6262s]   Slew diagnostics counts from the 1 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[12/09 16:35:10   6262s]   
[12/09 16:35:10   6262s]   ------------------------------------------
[12/09 16:35:10   6262s]   Cause                           Occurences
[12/09 16:35:10   6262s]   ------------------------------------------
[12/09 16:35:10   6262s]   Inst already optimally sized        1
[12/09 16:35:10   6262s]   ------------------------------------------
[12/09 16:35:10   6262s]   
[12/09 16:35:10   6262s]   Violation diagnostics counts from the 1 nodes that have violations:
[12/09 16:35:10   6262s]   
[12/09 16:35:10   6262s]   ------------------------------------------
[12/09 16:35:10   6262s]   Cause                           Occurences
[12/09 16:35:10   6262s]   ------------------------------------------
[12/09 16:35:10   6262s]   Inst already optimally sized        1
[12/09 16:35:10   6262s]   ------------------------------------------
[12/09 16:35:10   6262s]   
[12/09 16:35:10   6262s]   Reconnecting optimized routes...
[12/09 16:35:10   6262s]   Reconnecting optimized routes done. (took cpu=0:00:00.2 real=0:00:00.3)
[12/09 16:35:10   6262s]   Set dirty flag on 0 instances, 0 nets
[12/09 16:35:10   6262s]   Clock tree timing engine global stage delay update for slowDC:setup.late...
[12/09 16:35:10   6262s] End AAE Lib Interpolated Model. (MEM=4108.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/09 16:35:11   6263s]   Clock tree timing engine global stage delay update for slowDC:setup.late done. (took cpu=0:00:01.0 real=0:00:00.7)
[12/09 16:35:11   6264s]   Clock DAG stats PRO final:
[12/09 16:35:11   6264s]     cell counts      : b=348, i=2, icg=0, nicg=1, l=4, total=355
[12/09 16:35:11   6264s]     misc counts      : r=4, pp=2
[12/09 16:35:11   6264s]     cell areas       : b=3594.400um^2, i=4.000um^2, icg=0.000um^2, nicg=12.800um^2, l=19.200um^2, total=3630.400um^2
[12/09 16:35:11   6264s]     cell capacitance : b=2.251pF, i=0.008pF, icg=0.000pF, nicg=0.009pF, l=0.022pF, total=2.291pF
[12/09 16:35:11   6264s]     sink capacitance : count=30705, total=26.736pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.040pF
[12/09 16:35:11   6264s]     wire capacitance : top=0.000pF, trunk=1.502pF, leaf=16.055pF, total=17.557pF
[12/09 16:35:11   6264s]     wire lengths     : top=0.000um, trunk=11850.600um, leaf=122823.955um, total=134674.555um
[12/09 16:35:11   6264s]     hp wire lengths  : top=0.000um, trunk=9164.200um, leaf=29858.500um, total=39022.700um
[12/09 16:35:11   6264s]   Clock DAG net violations PRO final:
[12/09 16:35:11   6264s]     Remaining Transition : {count=1, worst=[0.042ns]} avg=0.042ns sd=0.000ns sum=0.042ns
[12/09 16:35:11   6264s]   Clock DAG primary half-corner transition distribution PRO final:
[12/09 16:35:11   6264s]     Trunk : target=0.118ns count=42 avg=0.069ns sd=0.031ns min=0.000ns max=0.117ns {18 <= 0.071ns, 12 <= 0.094ns, 8 <= 0.106ns, 2 <= 0.112ns, 2 <= 0.118ns}
[12/09 16:35:11   6264s]     Leaf  : target=0.118ns count=320 avg=0.093ns sd=0.010ns min=0.021ns max=0.160ns {15 <= 0.071ns, 175 <= 0.094ns, 129 <= 0.106ns, 0 <= 0.112ns, 0 <= 0.118ns} {0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.142ns, 1 <= 0.177ns, 0 > 0.177ns}
[12/09 16:35:11   6264s]   Clock DAG library cell distribution PRO final {count}:
[12/09 16:35:11   6264s]      Bufs: BUFX16MA10TR: 33 FRICGX13BA10TR: 2 FRICGX11BA10TR: 302 BUFX5BA10TR: 11 
[12/09 16:35:11   6264s]      Invs: INVX4BA10TR: 1 INVX1BA10TR: 1 
[12/09 16:35:11   6264s]     NICGs: AND2X11MA10TR: 1 
[12/09 16:35:11   6264s]    Logics: BUFZX6MA10TR: 1 NAND2X1P4BA10TR: 1 NOR2X2MA10TR: 1 NOR2X1P4MA10TR: 1 
[12/09 16:35:11   6264s]   Clock DAG hash PRO final: 16970672239639281469 531064422768222483
[12/09 16:35:11   6264s]   Clock DAG hash PRO final: 16970672239639281469 531064422768222483
[12/09 16:35:11   6264s]   Primary reporting skew groups PRO final:
[12/09 16:35:11   6264s]     skew_group default.my_clk/mode: unconstrained
[12/09 16:35:12   6264s]         min path sink: vproc_top_genblk4_vcache_way1/rline_o_reg_333_/CK
[12/09 16:35:12   6264s]         max path sink: vproc_top_u_core_u_ibex_core_cs_registers_i_mcycle_counter_i_counter_q_reg_40_/CK
[12/09 16:35:12   6264s]   Skew group summary PRO final:
[12/09 16:35:12   6264s]     skew_group _clock_gen_my_clk_state_reg_0_/mode: insertion delay [min=0.188, max=0.223, avg=0.212, sd=0.017], skew [0.035 vs 0.058], 100% {0.188, 0.223} (wid=0.056 ws=0.000) (gid=0.168 gs=0.035)
[12/09 16:35:12   6264s]     skew_group _clock_gen_my_clk_state_reg_1_/mode: insertion delay [min=0.223, max=0.223, avg=0.223, sd=0.000], skew [0.000 vs 0.058], 100% {0.223, 0.223} (wid=0.056 ws=0.000) (gid=0.168 gs=0.000)
[12/09 16:35:12   6264s]     skew_group my_clk/mode: insertion delay [min=0.455, max=0.512, avg=0.489, sd=0.011], skew [0.056 vs 0.058], 100% {0.455, 0.512} (wid=0.139 ws=0.089) (gid=0.446 gs=0.078)
[12/09 16:35:12   6264s] PRO done.
[12/09 16:35:12   6265s] Restoring CTS place status for unmodified clock tree cells and sinks.
[12/09 16:35:12   6265s] numClockCells = 365, numClockCellsFixed = 0, numClockCellsRestored = 355, numClockLatches = 1, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[12/09 16:35:13   6265s] Net route status summary:
[12/09 16:35:13   6265s]   Clock:       359 (unrouted=0, trialRouted=0, noStatus=0, routed=359, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/09 16:35:13   6265s]   Non-clock: 157678 (unrouted=2482, trialRouted=0, noStatus=0, routed=155196, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2482, (crossesIlmBoundary AND tooFewTerms=0)])
[12/09 16:35:13   6265s] Updating delays...
[12/09 16:35:14   6266s] Updating delays done.
[12/09 16:35:14   6266s] PRO done. (took cpu=0:00:13.7 real=0:00:14.6)
[12/09 16:35:14   6266s] Leaving CCOpt scope - Cleaning up placement interface...
[12/09 16:35:14   6266s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:4382.2M, EPOCH TIME: 1670625314.653340
[12/09 16:35:14   6266s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.038, REAL:0.040, MEM:4021.2M, EPOCH TIME: 1670625314.693413
[12/09 16:35:14   6266s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/09 16:35:14   6267s] *** ClockDrv #2 [finish] : cpu/real = 0:00:14.4/0:00:15.4 (0.9), totSession cpu/real = 1:44:27.0/1:22:24.2 (1.3), mem = 4021.2M
[12/09 16:35:14   6267s] 
[12/09 16:35:14   6267s] =============================================================================================
[12/09 16:35:14   6267s]  Step TAT Report for ClockDrv #2                                                21.10-p004_1
[12/09 16:35:14   6267s] =============================================================================================
[12/09 16:35:14   6267s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/09 16:35:14   6267s] ---------------------------------------------------------------------------------------------
[12/09 16:35:14   6267s] [ PostCommitDelayUpdate  ]      1   0:00:00.5  (   3.2 % )     0:00:01.1 /  0:00:01.3    1.2
[12/09 16:35:14   6267s] [ IncrDelayCalc          ]      8   0:00:00.6  (   3.6 % )     0:00:00.6 /  0:00:01.0    1.9
[12/09 16:35:14   6267s] [ MISC                   ]          0:00:14.4  (  93.2 % )     0:00:14.4 /  0:00:13.1    0.9
[12/09 16:35:14   6267s] ---------------------------------------------------------------------------------------------
[12/09 16:35:14   6267s]  ClockDrv #2 TOTAL                  0:00:15.4  ( 100.0 % )     0:00:15.4 /  0:00:14.4    0.9
[12/09 16:35:14   6267s] ---------------------------------------------------------------------------------------------
[12/09 16:35:14   6267s] 
[12/09 16:35:21   6272s] **INFO: Start fixing DRV (Mem = 3880.66M) ...
[12/09 16:35:21   6272s] Begin: GigaOpt DRV Optimization
[12/09 16:35:21   6272s] Glitch fixing enabled
[12/09 16:35:21   6272s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -max_fanout -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 4  -glitch
[12/09 16:35:21   6272s] *** DrvOpt #9 [begin] : totSession cpu/real = 1:44:32.7/1:22:30.7 (1.3), mem = 3880.7M
[12/09 16:35:21   6272s] Info: 15 top-level, potential tri-state nets excluded from IPO operation.
[12/09 16:35:22   6273s] Info: 359 clock nets excluded from IPO operation.
[12/09 16:35:22   6273s] End AAE Lib Interpolated Model. (MEM=3880.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/09 16:35:22   6273s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1318001.18
[12/09 16:35:22   6273s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/09 16:35:22   6273s] ### Creating PhyDesignMc. totSessionCpu=1:44:34 mem=3880.7M
[12/09 16:35:22   6273s] OPERPROF: Starting DPlace-Init at level 1, MEM:3880.7M, EPOCH TIME: 1670625322.540405
[12/09 16:35:22   6273s] z: 2, totalTracks: 1
[12/09 16:35:22   6273s] z: 4, totalTracks: 1
[12/09 16:35:22   6273s] z: 6, totalTracks: 1
[12/09 16:35:22   6273s] z: 8, totalTracks: 1
[12/09 16:35:22   6273s] #spOpts: VtWidth mergeVia=F 
[12/09 16:35:22   6273s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:3880.7M, EPOCH TIME: 1670625322.750906
[12/09 16:35:22   6273s] 
[12/09 16:35:22   6273s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/09 16:35:22   6273s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.146, MEM:3880.7M, EPOCH TIME: 1670625322.896808
[12/09 16:35:22   6273s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3880.7MB).
[12/09 16:35:22   6273s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.299, REAL:0.407, MEM:3880.7M, EPOCH TIME: 1670625322.947241
[12/09 16:35:24   6275s] TotalInstCnt at PhyDesignMc Initialization: 154,532
[12/09 16:35:24   6275s] ### Creating PhyDesignMc, finished. totSessionCpu=1:44:36 mem=3881.7M
[12/09 16:35:24   6275s] #optDebug: Start CG creation (mem=3881.7M)
[12/09 16:35:24   6275s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 2.000000 defLenToSkip 14.000000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 14.000000 
[12/09 16:35:24   6275s] (cpu=0:00:00.2, mem=3974.6M)
[12/09 16:35:24   6275s]  ...processing cgPrt (cpu=0:00:00.2, mem=3974.6M)
[12/09 16:35:24   6275s]  ...processing cgEgp (cpu=0:00:00.2, mem=3974.6M)
[12/09 16:35:24   6275s]  ...processing cgPbk (cpu=0:00:00.2, mem=3974.6M)
[12/09 16:35:24   6275s]  ...processing cgNrb(cpu=0:00:00.2, mem=3974.6M)
[12/09 16:35:24   6275s]  ...processing cgObs (cpu=0:00:00.2, mem=3974.6M)
[12/09 16:35:24   6275s]  ...processing cgCon (cpu=0:00:00.2, mem=3974.6M)
[12/09 16:35:24   6275s]  ...processing cgPdm (cpu=0:00:00.2, mem=3974.6M)
[12/09 16:35:24   6275s] #optDebug: Finish CG creation (cpu=0:00:00.2, mem=3974.6M)
[12/09 16:35:24   6275s] ### Creating RouteCongInterface, started
[12/09 16:35:24   6275s] ### Creating LA Mngr. totSessionCpu=1:44:36 mem=3974.6M
[12/09 16:35:24   6275s] ### Creating LA Mngr, finished. totSessionCpu=1:44:36 mem=3974.6M
[12/09 16:35:25   6276s] ### Creating RouteCongInterface, finished
[12/09 16:35:25   6276s] 
[12/09 16:35:25   6276s] Creating Lib Analyzer ...
[12/09 16:35:25   6276s] 
[12/09 16:35:25   6276s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/09 16:35:25   6276s] Summary for sequential cells identification: 
[12/09 16:35:25   6276s]   Identified SBFF number: 148
[12/09 16:35:25   6276s]   Identified MBFF number: 0
[12/09 16:35:25   6276s]   Identified SB Latch number: 0
[12/09 16:35:25   6276s]   Identified MB Latch number: 0
[12/09 16:35:25   6276s]   Not identified SBFF number: 0
[12/09 16:35:25   6276s]   Not identified MBFF number: 0
[12/09 16:35:25   6276s]   Not identified SB Latch number: 0
[12/09 16:35:25   6276s]   Not identified MB Latch number: 0
[12/09 16:35:25   6276s]   Number of sequential cells which are not FFs: 106
[12/09 16:35:25   6276s]  Visiting view : slowView
[12/09 16:35:25   6276s]    : PowerDomain = none : Weighted F : unweighted  = 15.60 (1.000) with rcCorner = 0
[12/09 16:35:25   6276s]    : PowerDomain = none : Weighted F : unweighted  = 14.60 (1.000) with rcCorner = -1
[12/09 16:35:25   6276s]  Visiting view : fastView
[12/09 16:35:25   6276s]    : PowerDomain = none : Weighted F : unweighted  = 7.40 (1.000) with rcCorner = 0
[12/09 16:35:25   6276s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = -1
[12/09 16:35:25   6276s] TLC MultiMap info (StdDelay):
[12/09 16:35:25   6276s]   : fastDC + fastLib + 1 + no RcCorner := 6.9ps
[12/09 16:35:25   6276s]   : fastDC + fastLib + 1 + default_rc_corner := 7.4ps
[12/09 16:35:25   6276s]   : slowDC + slowLib + 1 + no RcCorner := 14.6ps
[12/09 16:35:25   6276s]   : slowDC + slowLib + 1 + default_rc_corner := 15.6ps
[12/09 16:35:25   6276s]  Setting StdDelay to: 15.6ps
[12/09 16:35:25   6276s] 
[12/09 16:35:25   6276s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/09 16:35:25   6276s] Info: Begin MT loop @oiLibAnalyzer::calcCellSensitivities with 4 threads.
[12/09 16:35:25   6277s] Info: End MT loop @oiLibAnalyzer::calcCellSensitivities.
[12/09 16:35:25   6277s] Total number of usable buffers from Lib Analyzer: 40 ( BUFX1MA10TR BUFX1BA10TR BUFHX1MA10TR BUFHX0P8MA10TR BUFX2MA10TR BUFX2BA10TR BUFX1P7MA10TR BUFHX1P7MA10TR BUFX3MA10TR BUFX3BA10TR BUFX2P5MA10TR BUFHX2MA10TR BUFHX3MA10TR BUFHX2P5MA10TR BUFX4MA10TR BUFX4BA10TR BUFX5MA10TR BUFX5BA10TR BUFHX4MA10TR BUFX6MA10TR BUFX6BA10TR BUFHX5MA10TR BUFHX6MA10TR BUFX7P5MA10TR BUFX7P5BA10TR FRICGX6BA10TR BUFX9MA10TR BUFX9BA10TR BUFHX7P5MA10TR FRICGX7P5BA10TR BUFX11MA10TR BUFX11BA10TR BUFHX9MA10TR BUFX13MA10TR BUFX13BA10TR BUFHX11MA10TR BUFX16MA10TR BUFX16BA10TR BUFHX13MA10TR BUFHX16MA10TR)
[12/09 16:35:25   6277s] Total number of usable inverters from Lib Analyzer: 28 ( INVX1MA10TR INVX1BA10TR INVX0P8BA10TR INVX0P6BA10TR INVX2MA10TR INVX2BA10TR INVX1P7BA10TR INVX1P4BA10TR INVX3MA10TR INVX3BA10TR INVX2P5BA10TR INVX4MA10TR INVX4BA10TR INVX3P5BA10TR INVX5MA10TR INVX5BA10TR INVX6MA10TR INVX6BA10TR INVX7P5MA10TR INVX7P5BA10TR INVX9MA10TR INVX9BA10TR INVX11MA10TR INVX11BA10TR INVX13MA10TR INVX13BA10TR INVX16MA10TR INVX16BA10TR)
[12/09 16:35:25   6277s] Total number of usable delay cells from Lib Analyzer: 2 ( DLY2X0P5MA10TR DLY4X0P5MA10TR)
[12/09 16:35:25   6277s] 
[12/09 16:35:26   6277s] {RT default_rc_corner 0 6 6 0}
[12/09 16:35:28   6278s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:44:39 mem=3974.6M
[12/09 16:35:28   6278s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:44:39 mem=3974.6M
[12/09 16:35:28   6278s] Creating Lib Analyzer, finished. 
[12/09 16:35:31   6281s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
[12/09 16:35:31   6281s] **INFO: Disabling fanout fix in postRoute stage.
[12/09 16:35:31   6281s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:4125.3M, EPOCH TIME: 1670625331.585348
[12/09 16:35:31   6281s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.004, REAL:0.007, MEM:4125.3M, EPOCH TIME: 1670625331.592351
[12/09 16:35:35   6283s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/09 16:35:35   6283s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[12/09 16:35:35   6283s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/09 16:35:35   6283s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/09 16:35:35   6283s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/09 16:35:35   6283s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/09 16:35:36   6285s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/09 16:35:36   6285s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/09 16:35:40   6288s] |    10|    25|    -1.75|    10|    20|    -0.22|     0|     0|     0|     0|     0|     0|    25.95|     0.00|       0|       0|       0| 94.92%|          |         |
[12/09 16:35:40   6288s] Info: Begin MT loop @findViolatingNetDriverNodesAndSetAttribute with 4 threads.
[12/09 16:35:40   6288s] Info: End MT loop @findViolatingNetDriverNodesAndSetAttribute.
[12/09 16:35:40   6288s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/09 16:35:41   6289s] |    10|    25|    -1.73|    10|    20|    -0.21|     0|     0|     0|     0|     0|     0|    25.95|     0.00|       0|       0|       0| 94.92%| 0:00:00.0|  4271.2M|
[12/09 16:35:41   6289s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/09 16:35:41   6289s] 
[12/09 16:35:41   6289s] ###############################################################################
[12/09 16:35:41   6289s] #
[12/09 16:35:41   6289s] #  Large fanout net report:  
[12/09 16:35:41   6289s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[12/09 16:35:41   6289s] #     - current density: 94.92
[12/09 16:35:41   6289s] #
[12/09 16:35:41   6289s] #  List of high fanout nets:
[12/09 16:35:41   6289s] #
[12/09 16:35:41   6289s] ###############################################################################
[12/09 16:35:41   6289s] 
[12/09 16:35:41   6289s] 
[12/09 16:35:41   6289s] =======================================================================
[12/09 16:35:41   6289s]                 Reasons for remaining drv violations
[12/09 16:35:41   6289s] =======================================================================
[12/09 16:35:41   6289s] *info: Total 10 net(s) have violations which can't be fixed by DRV optimization.
[12/09 16:35:41   6289s] 
[12/09 16:35:41   6289s] MultiBuffering failure reasons
[12/09 16:35:41   6289s] ------------------------------------------------
[12/09 16:35:41   6289s] *info:    10 net(s): Could not be fixed because it is multi driver net.
[12/09 16:35:41   6289s] 
[12/09 16:35:41   6289s] 
[12/09 16:35:41   6289s] *** Finish DRV Fixing (cpu=0:00:08.4 real=0:00:10.0 mem=4271.2M) ***
[12/09 16:35:41   6289s] 
[12/09 16:35:41   6289s] Begin: glitch net info
[12/09 16:35:41   6289s] glitch slack range: number of glitch nets
[12/09 16:35:41   6289s] glitch slack < -0.32 : 0
[12/09 16:35:41   6289s] -0.32 < glitch slack < -0.28 : 0
[12/09 16:35:41   6289s] -0.28 < glitch slack < -0.24 : 0
[12/09 16:35:41   6289s] -0.24 < glitch slack < -0.2 : 0
[12/09 16:35:41   6289s] -0.2 < glitch slack < -0.16 : 0
[12/09 16:35:41   6289s] -0.16 < glitch slack < -0.12 : 0
[12/09 16:35:41   6289s] -0.12 < glitch slack < -0.08 : 0
[12/09 16:35:41   6289s] -0.08 < glitch slack < -0.04 : 0
[12/09 16:35:41   6289s] -0.04 < glitch slack : 0
[12/09 16:35:41   6289s] End: glitch net info
[12/09 16:35:41   6289s] Total-nets :: 155555, Stn-nets :: 0, ratio :: 0 %
[12/09 16:35:41   6289s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:4179.3M, EPOCH TIME: 1670625341.996893
[12/09 16:35:42   6290s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.037, MEM:4045.3M, EPOCH TIME: 1670625342.034110
[12/09 16:35:42   6290s] TotalInstCnt at PhyDesignMc Destruction: 154,532
[12/09 16:35:42   6290s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1318001.18
[12/09 16:35:42   6290s] *** DrvOpt #9 [finish] : cpu/real = 0:00:17.3/0:00:20.8 (0.8), totSession cpu/real = 1:44:50.0/1:22:51.5 (1.3), mem = 4045.3M
[12/09 16:35:42   6290s] 
[12/09 16:35:42   6290s] =============================================================================================
[12/09 16:35:42   6290s]  Step TAT Report for DrvOpt #9                                                  21.10-p004_1
[12/09 16:35:42   6290s] =============================================================================================
[12/09 16:35:42   6290s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/09 16:35:42   6290s] ---------------------------------------------------------------------------------------------
[12/09 16:35:42   6290s] [ SlackTraversorInit     ]      1   0:00:03.0  (  14.2 % )     0:00:03.0 /  0:00:02.3    0.8
[12/09 16:35:42   6290s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.1
[12/09 16:35:42   6290s] [ LibAnalyzerInit        ]      1   0:00:02.5  (  12.1 % )     0:00:02.5 /  0:00:01.8    0.7
[12/09 16:35:42   6290s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/09 16:35:42   6290s] [ PlacerInterfaceInit    ]      1   0:00:01.7  (   8.4 % )     0:00:01.7 /  0:00:02.0    1.1
[12/09 16:35:42   6290s] [ RouteCongInterfaceInit ]      1   0:00:01.2  (   5.6 % )     0:00:01.2 /  0:00:00.9    0.8
[12/09 16:35:42   6290s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.2    0.9
[12/09 16:35:42   6290s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/09 16:35:42   6290s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/09 16:35:42   6290s] [ OptEval                ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/09 16:35:42   6290s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/09 16:35:42   6290s] [ AAESlewUpdate          ]      1   0:00:00.4  (   1.9 % )     0:00:00.4 /  0:00:00.3    0.9
[12/09 16:35:42   6290s] [ DrvFindVioNets         ]      2   0:00:01.6  (   7.6 % )     0:00:01.6 /  0:00:01.9    1.2
[12/09 16:35:42   6290s] [ DrvComputeSummary      ]      2   0:00:04.2  (  20.3 % )     0:00:04.2 /  0:00:03.3    0.8
[12/09 16:35:42   6290s] [ ReportGlitchViolation  ]      1   0:00:00.5  (   2.5 % )     0:00:00.5 /  0:00:00.5    0.9
[12/09 16:35:42   6290s] [ MISC                   ]          0:00:05.4  (  26.2 % )     0:00:05.4 /  0:00:04.1    0.8
[12/09 16:35:42   6290s] ---------------------------------------------------------------------------------------------
[12/09 16:35:42   6290s]  DrvOpt #9 TOTAL                    0:00:20.8  ( 100.0 % )     0:00:20.8 /  0:00:17.3    0.8
[12/09 16:35:42   6290s] ---------------------------------------------------------------------------------------------
[12/09 16:35:42   6290s] 
[12/09 16:35:42   6290s] drv optimizer changes nothing and skips refinePlace
[12/09 16:35:42   6290s] End: GigaOpt DRV Optimization
[12/09 16:35:42   6290s] **optDesign ... cpu = 0:04:03, real = 0:04:15, mem = 3600.4M, totSessionCpu=1:44:50 **
[12/09 16:35:42   6290s] *info:
[12/09 16:35:42   6290s] **INFO: Completed fixing DRV (CPU Time = 0:00:17, Mem = 4045.34M).
[12/09 16:35:42   6290s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4045.3M, EPOCH TIME: 1670625342.308911
[12/09 16:35:42   6290s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.155, REAL:0.219, MEM:4045.3M, EPOCH TIME: 1670625342.527801
[12/09 16:35:45   6294s] 
------------------------------------------------------------------
     SI Timing Summary (cpu=0.29min real=0.35min mem=4045.3M)
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| 25.952  | 33.198  | 33.156  | 25.952  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  32088  |  32081  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     10 (20)      |
|   max_tran     |      0 (0)       |   0.000    |     10 (25)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 94.917%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:04:08, real = 0:04:18, mem = 3596.7M, totSessionCpu=1:44:55 **
[12/09 16:35:49   6297s]   DRV Snapshot: (REF)
[12/09 16:35:49   6297s]          Tran DRV: 0 (10)
[12/09 16:35:49   6297s]           Cap DRV: 0 (20)
[12/09 16:35:49   6297s]        Fanout DRV: 0 (0)
[12/09 16:35:49   6297s]            Glitch: 0 (0)
[12/09 16:35:50   6299s]   Timing Snapshot: (REF)
[12/09 16:35:50   6299s]      Weighted WNS: 0.000
[12/09 16:35:50   6299s]       All  PG WNS: 0.000
[12/09 16:35:50   6299s]       High PG WNS: 0.000
[12/09 16:35:50   6299s]       All  PG TNS: 0.000
[12/09 16:35:50   6299s]       High PG TNS: 0.000
[12/09 16:35:50   6299s]       Low  PG TNS: 0.000
[12/09 16:35:50   6299s]    Category Slack: { [L, 25.952] [H, 33.156] [H, 33.198] }
[12/09 16:35:50   6299s] 
[12/09 16:35:51   6299s] **INFO: flowCheckPoint #9 OptimizationPreEco
[12/09 16:35:51   6299s] Running postRoute recovery in preEcoRoute mode
[12/09 16:35:51   6299s] **optDesign ... cpu = 0:04:13, real = 0:04:24, mem = 3542.4M, totSessionCpu=1:45:00 **
[12/09 16:35:55   6302s]   DRV Snapshot: (TGT)
[12/09 16:35:55   6302s]          Tran DRV: 0 (10)
[12/09 16:35:55   6302s]           Cap DRV: 0 (20)
[12/09 16:35:55   6302s]        Fanout DRV: 0 (0)
[12/09 16:35:55   6302s]            Glitch: 0 (0)
[12/09 16:35:55   6302s] Checking DRV degradation...
[12/09 16:35:55   6302s] 
[12/09 16:35:55   6302s] Recovery Manager:
[12/09 16:35:55   6302s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/09 16:35:55   6302s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/09 16:35:55   6302s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[12/09 16:35:55   6302s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[12/09 16:35:55   6302s] 
[12/09 16:35:55   6302s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[12/09 16:35:55   6302s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:03, real=0:00:04, mem=4009.93M, totSessionCpu=1:45:03).
[12/09 16:35:55   6302s] **optDesign ... cpu = 0:04:16, real = 0:04:28, mem = 3542.8M, totSessionCpu=1:45:03 **
[12/09 16:35:55   6302s] 
[12/09 16:35:59   6306s]   DRV Snapshot: (REF)
[12/09 16:35:59   6306s]          Tran DRV: 0 (10)
[12/09 16:35:59   6306s]           Cap DRV: 0 (20)
[12/09 16:35:59   6306s]        Fanout DRV: 0 (0)
[12/09 16:35:59   6306s]            Glitch: 0 (0)
[12/09 16:35:59   6306s] Skipping post route harden opt
[12/09 16:35:59   6306s] ### Creating LA Mngr. totSessionCpu=1:45:06 mem=4107.3M
[12/09 16:35:59   6306s] ### Creating LA Mngr, finished. totSessionCpu=1:45:06 mem=4107.3M
[12/09 16:36:00   6306s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4107.3M, EPOCH TIME: 1670625360.329213
[12/09 16:36:00   6306s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.099, REAL:0.360, MEM:4107.3M, EPOCH TIME: 1670625360.689568
[12/09 16:36:04   6310s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| 25.952  | 33.198  | 33.156  | 25.952  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  32088  |  32081  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     10 (20)      |
|   max_tran     |      0 (0)       |   0.000    |     10 (25)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 94.917%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:04:24, real = 0:04:37, mem = 3526.7M, totSessionCpu=1:45:11 **
[12/09 16:36:04   6310s] **INFO: flowCheckPoint #10 GlobalDetailRoute
[12/09 16:36:04   6310s] Running refinePlace -preserveRouting true -hardFence false
[12/09 16:36:04   6310s] Enhanced MH flow has been turned off for floorplan mode.
[12/09 16:36:04   6310s] OPERPROF: Starting RefinePlace2 at level 1, MEM:3983.3M, EPOCH TIME: 1670625364.029396
[12/09 16:36:04   6310s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:3983.3M, EPOCH TIME: 1670625364.029449
[12/09 16:36:04   6310s] OPERPROF:     Starting DPlace-Init at level 3, MEM:3983.3M, EPOCH TIME: 1670625364.029496
[12/09 16:36:04   6310s] z: 2, totalTracks: 1
[12/09 16:36:04   6310s] z: 4, totalTracks: 1
[12/09 16:36:04   6310s] z: 6, totalTracks: 1
[12/09 16:36:04   6310s] z: 8, totalTracks: 1
[12/09 16:36:04   6310s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:3983.3M, EPOCH TIME: 1670625364.361187
[12/09 16:36:04   6310s] 
[12/09 16:36:04   6310s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/09 16:36:04   6310s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.108, REAL:0.221, MEM:3983.3M, EPOCH TIME: 1670625364.581721
[12/09 16:36:04   6310s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=3983.3MB).
[12/09 16:36:04   6310s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.300, REAL:0.675, MEM:3983.3M, EPOCH TIME: 1670625364.704515
[12/09 16:36:04   6310s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.300, REAL:0.675, MEM:3983.3M, EPOCH TIME: 1670625364.704590
[12/09 16:36:04   6310s] TDRefine: refinePlace mode is spiral
[12/09 16:36:04   6310s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1318001.15
[12/09 16:36:04   6310s] OPERPROF:   Starting RefinePlace at level 2, MEM:3983.3M, EPOCH TIME: 1670625364.704652
[12/09 16:36:04   6310s] *** Starting refinePlace (1:45:11 mem=3983.3M) ***
[12/09 16:36:04   6311s] Total net bbox length = 2.653e+06 (1.434e+06 1.219e+06) (ext = 2.003e+04)
[12/09 16:36:04   6311s] 
[12/09 16:36:04   6311s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/09 16:36:04   6311s] **WARN: (IMPSP-2035):	Cell-to-preRoute spacing and short violation checking has been switched off in this legalization run.  This will result in a non-legal placement.
[12/09 16:36:05   6311s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[12/09 16:36:05   6311s] Type 'man IMPSP-5140' for more detail.
[12/09 16:36:05   6311s] **WARN: (IMPSP-315):	Found 166532 instances insts with no PG Term connections.
[12/09 16:36:05   6311s] Type 'man IMPSP-315' for more detail.
[12/09 16:36:05   6311s] (I)      Default power domain name = toplevel_498
[12/09 16:36:05   6311s] .Default power domain name = toplevel_498
[12/09 16:36:05   6311s] .OPERPROF:     Starting RefinePlace2 at level 3, MEM:3983.3M, EPOCH TIME: 1670625365.383463
[12/09 16:36:05   6311s] Starting refinePlace ...
[12/09 16:36:05   6311s] Default power domain name = toplevel_498
[12/09 16:36:05   6311s] .One DDP V2 for no tweak run.
[12/09 16:36:05   6311s] Default power domain name = toplevel_498
[12/09 16:36:05   6311s] .  Spread Effort: high, post-route mode, useDDP on.
[12/09 16:36:06   6311s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:01.0, mem=4029.7MB) @(1:45:11 - 1:45:12).
[12/09 16:36:06   6311s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/09 16:36:06   6311s] wireLenOptFixPriorityInst 30701 inst fixed
[12/09 16:36:07   6312s] 
[12/09 16:36:07   6312s] Running Spiral MT with 4 threads  fetchWidth=400 
[12/09 16:36:11   6315s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/09 16:36:11   6315s] [CPU] RefinePlace/Spiral (cpu=0:00:00.9, real=0:00:00.0)
[12/09 16:36:11   6315s] [CPU] RefinePlace/Commit (cpu=0:00:02.0, real=0:00:04.0), EEQ(cpu=0:00:00.0, real=0:00:01.0), MTComit(cpu=0:00:02.0, real=0:00:03.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/09 16:36:11   6315s] [CPU] RefinePlace/Legalization (cpu=0:00:03.7, real=0:00:05.0, mem=4031.2MB) @(1:45:12 - 1:45:16).
[12/09 16:36:11   6315s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/09 16:36:11   6315s] 	Runtime: CPU: 0:00:04.4 REAL: 0:00:06.0 MEM: 4031.2MB
[12/09 16:36:11   6315s] Statistics of distance of Instance movement in refine placement:
[12/09 16:36:11   6315s]   maximum (X+Y) =         0.00 um
[12/09 16:36:11   6315s]   mean    (X+Y) =         0.00 um
[12/09 16:36:11   6315s] Summary Report:
[12/09 16:36:11   6315s] Instances move: 0 (out of 154174 movable)
[12/09 16:36:11   6315s] Instances flipped: 0
[12/09 16:36:11   6315s] Mean displacement: 0.00 um
[12/09 16:36:11   6315s] Max displacement: 0.00 um 
[12/09 16:36:11   6315s] Total instances moved : 0
[12/09 16:36:11   6315s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:4.485, REAL:6.082, MEM:4031.2M, EPOCH TIME: 1670625371.465915
[12/09 16:36:11   6315s] Total net bbox length = 2.653e+06 (1.434e+06 1.219e+06) (ext = 2.003e+04)
[12/09 16:36:11   6315s] Runtime: CPU: 0:00:04.8 REAL: 0:00:07.0 MEM: 4031.2MB
[12/09 16:36:11   6315s] [CPU] RefinePlace/total (cpu=0:00:04.8, real=0:00:07.0, mem=4031.2MB) @(1:45:11 - 1:45:16).
[12/09 16:36:11   6315s] *** Finished refinePlace (1:45:16 mem=4031.2M) ***
[12/09 16:36:11   6315s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1318001.15
[12/09 16:36:11   6315s] OPERPROF:   Finished RefinePlace at level 2, CPU:4.921, REAL:6.906, MEM:4031.2M, EPOCH TIME: 1670625371.610773
[12/09 16:36:11   6315s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:4031.2M, EPOCH TIME: 1670625371.610808
[12/09 16:36:11   6315s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.031, REAL:0.032, MEM:3979.2M, EPOCH TIME: 1670625371.642609
[12/09 16:36:11   6315s] OPERPROF: Finished RefinePlace2 at level 1, CPU:5.253, REAL:7.613, MEM:3979.2M, EPOCH TIME: 1670625371.642733
[12/09 16:36:11   6315s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:3979.2M, EPOCH TIME: 1670625371.647604
[12/09 16:36:11   6315s] OPERPROF:   Starting DPlace-Init at level 2, MEM:3979.2M, EPOCH TIME: 1670625371.652084
[12/09 16:36:11   6315s] z: 2, totalTracks: 1
[12/09 16:36:11   6315s] z: 4, totalTracks: 1
[12/09 16:36:11   6315s] z: 6, totalTracks: 1
[12/09 16:36:11   6315s] z: 8, totalTracks: 1
[12/09 16:36:11   6315s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:3979.2M, EPOCH TIME: 1670625371.744770
[12/09 16:36:11   6316s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.093, REAL:0.118, MEM:3979.2M, EPOCH TIME: 1670625371.863269
[12/09 16:36:11   6316s] All LLGs are deleted
[12/09 16:36:11   6316s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:3979.2M, EPOCH TIME: 1670625371.863404
[12/09 16:36:11   6316s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.001, REAL:0.001, MEM:3979.2M, EPOCH TIME: 1670625371.864017
[12/09 16:36:11   6316s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:3979.2M, EPOCH TIME: 1670625371.932712
[12/09 16:36:11   6316s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:3979.2M, EPOCH TIME: 1670625371.933013
[12/09 16:36:11   6316s] Core basic site is TSMC65ADV10TSITE
[12/09 16:36:11   6316s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:3979.2M, EPOCH TIME: 1670625371.944931
[12/09 16:36:12   6317s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:1.135, REAL:0.572, MEM:3979.2M, EPOCH TIME: 1670625372.517085
[12/09 16:36:12   6317s] SiteArray: non-trimmed site array dimensions = 400 x 4000
[12/09 16:36:12   6317s] SiteArray: use 6,553,600 bytes
[12/09 16:36:12   6317s] SiteArray: current memory after site array memory allocation 3979.2M
[12/09 16:36:12   6317s] SiteArray: FP blocked sites are writable
[12/09 16:36:12   6317s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:1.203, REAL:0.658, MEM:3979.2M, EPOCH TIME: 1670625372.590790
[12/09 16:36:12   6317s] 
[12/09 16:36:12   6317s]  Pre_CCE_Colorizing is not ON! (0:0:916:0)
[12/09 16:36:12   6317s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:1.264, REAL:0.795, MEM:3979.2M, EPOCH TIME: 1670625372.727799
[12/09 16:36:12   6317s] [CPU] DPlace-Init (cpu=0:00:01.5, real=0:00:01.0, mem=3979.2MB).
[12/09 16:36:12   6317s] OPERPROF:   Finished DPlace-Init at level 2, CPU:1.537, REAL:1.112, MEM:3979.2M, EPOCH TIME: 1670625372.764282
[12/09 16:36:12   6317s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:3979.2M, EPOCH TIME: 1670625372.764316
[12/09 16:36:14   6319s]   Signal wire search tree: 3146355 elements. (cpu=0:00:01.7, mem=0.0M)
[12/09 16:36:14   6319s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:1.704, REAL:2.055, MEM:3979.2M, EPOCH TIME: 1670625374.819551
[12/09 16:36:15   6319s] Restore filler instances time, CPU:0.338s,REAL:0.538s.
[12/09 16:36:15   6319s] *INFO: Total 25215 filler insts restored.
[12/09 16:36:15   6319s] For 25215 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
[12/09 16:36:15   6319s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:3979.2M, EPOCH TIME: 1670625375.795608
[12/09 16:36:15   6319s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.000, MEM:3979.2M, EPOCH TIME: 1670625375.795711
[12/09 16:36:16   6320s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:3979.2M, EPOCH TIME: 1670625376.230354
[12/09 16:36:16   6320s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:3979.2M, EPOCH TIME: 1670625376.230498
[12/09 16:36:16   6320s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:3979.2M, EPOCH TIME: 1670625376.335950
[12/09 16:36:16   6320s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3979.2M, EPOCH TIME: 1670625376.342987
[12/09 16:36:16   6320s] AddFiller init all instances time CPU:0.013, REAL:0.021
[12/09 16:36:16   6320s] AddFiller main function time CPU:0.056, REAL:0.076
[12/09 16:36:16   6320s] Filler instance commit time CPU:0.000, REAL:0.000
[12/09 16:36:16   6320s] *INFO: Adding fillers to top-module.
[12/09 16:36:16   6320s] *INFO:   Added 9 filler insts (cell FILL128A10TR / prefix FILL).
[12/09 16:36:16   6320s] *INFO:   Added 9 filler insts (cell FILL64A10TR / prefix FILL).
[12/09 16:36:16   6320s] *INFO:   Added 59 filler insts (cell FILL32A10TR / prefix FILL).
[12/09 16:36:16   6320s] *INFO:   Added 746 filler insts (cell FILL16A10TR / prefix FILL).
[12/09 16:36:16   6320s] *INFO:   Added 2466 filler insts (cell FILLCAP8A10TR / prefix FILL).
[12/09 16:36:16   6320s] *INFO:   Added 4914 filler insts (cell FILL4A10TR / prefix FILL).
[12/09 16:36:16   6320s] *INFO:   Added 7588 filler insts (cell FILL2A10TR / prefix FILL).
[12/09 16:36:16   6320s] *INFO:   Added 9424 filler insts (cell FILL1A10TR / prefix FILL).
[12/09 16:36:16   6320s] *INFO: Swapped 0 special filler inst. 
[12/09 16:36:16   6320s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.084, REAL:0.114, MEM:3979.2M, EPOCH TIME: 1670625376.456965
[12/09 16:36:16   6320s] *INFO: Total 25215 filler insts added - prefix FILL (CPU: 0:00:04.4).
[12/09 16:36:16   6320s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.088, REAL:0.121, MEM:3979.2M, EPOCH TIME: 1670625376.457059
[12/09 16:36:16   6320s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:3979.2M, EPOCH TIME: 1670625376.457090
[12/09 16:36:16   6320s] For 0 new insts, *** Applied 0 GNC rules.
[12/09 16:36:16   6320s] OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.005, REAL:0.005, MEM:3979.2M, EPOCH TIME: 1670625376.462219
[12/09 16:36:16   6320s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.145, REAL:0.232, MEM:3979.2M, EPOCH TIME: 1670625376.462324
[12/09 16:36:16   6320s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.146, REAL:0.232, MEM:3979.2M, EPOCH TIME: 1670625376.462356
[12/09 16:36:16   6320s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:3979.2M, EPOCH TIME: 1670625376.462384
[12/09 16:36:16   6320s] OPERPROF:     Starting spSiteCleanup(false) at level 3, MEM:3979.2M, EPOCH TIME: 1670625376.492084
[12/09 16:36:16   6320s] OPERPROF:     Finished spSiteCleanup(false) at level 3, CPU:0.071, REAL:0.172, MEM:3979.2M, EPOCH TIME: 1670625376.663881
[12/09 16:36:16   6320s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.108, REAL:0.214, MEM:3977.2M, EPOCH TIME: 1670625376.676476
[12/09 16:36:16   6320s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:4.485, REAL:5.029, MEM:3977.2M, EPOCH TIME: 1670625376.676623
[12/09 16:36:16   6320s] -routeWithEco false                       # bool, default=false
[12/09 16:36:16   6320s] -routeWithEco true                        # bool, default=false, user setting
[12/09 16:36:16   6320s] -routeSelectedNetOnly false               # bool, default=false
[12/09 16:36:16   6320s] -routeWithTimingDriven false              # bool, default=false
[12/09 16:36:16   6320s] -routeWithSiDriven false                  # bool, default=false
[12/09 16:36:16   6320s] Existing Dirty Nets : 0
[12/09 16:36:16   6320s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[12/09 16:36:17   6320s] Reset Dirty Nets : 0
[12/09 16:36:17   6320s] *** EcoRoute #2 [begin] : totSession cpu/real = 1:45:20.7/1:23:26.5 (1.3), mem = 3977.2M
[12/09 16:36:17   6320s] 
[12/09 16:36:17   6320s] globalDetailRoute
[12/09 16:36:17   6320s] 
[12/09 16:36:17   6320s] #Start globalDetailRoute on Fri Dec  9 16:36:17 2022
[12/09 16:36:17   6320s] #
[12/09 16:36:17   6320s] ### Time Record (globalDetailRoute) is installed.
[12/09 16:36:17   6320s] ### Time Record (Pre Callback) is installed.
[12/09 16:36:17   6320s] Closing parasitic data file '/tmp/innovus_temp_1318001_ece-498hk-01.ece.illinois.edu_hfaroo9_ndBuTK/toplevel_498_1318001_Ps3RvR.rcdb.d': 155701 access done (mem: 3993.172M)
[12/09 16:36:17   6320s] ### Time Record (Pre Callback) is uninstalled.
[12/09 16:36:17   6320s] ### Time Record (DB Import) is installed.
[12/09 16:36:17   6320s] ### Time Record (Timing Data Generation) is installed.
[12/09 16:36:17   6320s] ### Time Record (Timing Data Generation) is uninstalled.
[12/09 16:36:19   6322s] ### Net info: total nets: 158037
[12/09 16:36:19   6322s] ### Net info: dirty nets: 0
[12/09 16:36:19   6322s] ### Net info: marked as disconnected nets: 0
[12/09 16:36:22   6327s] #num needed restored net=0
[12/09 16:36:22   6327s] #need_extraction net=0 (total=158037)
[12/09 16:36:22   6327s] ### Net info: fully routed nets: 155557
[12/09 16:36:22   6327s] ### Net info: trivial (< 2 pins) nets: 2480
[12/09 16:36:22   6327s] ### Net info: unrouted nets: 0
[12/09 16:36:22   6327s] ### Net info: re-extraction nets: 0
[12/09 16:36:22   6327s] ### Net info: ignored nets: 0
[12/09 16:36:22   6327s] ### Net info: skip routing nets: 0
[12/09 16:36:22   6327s] #WARNING (NRDB-2005) SPECIAL_NET vdd has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[12/09 16:36:22   6327s] #WARNING (NRDB-2005) SPECIAL_NET vss has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[12/09 16:36:24   6329s] ### import design signature (401): route=581542686 fixed_route=2047590728 flt_obj=0 vio=265014281 swire=282492057 shield_wire=1 net_attr=1758025376 dirty_area=0 del_dirty_area=0 cell=798963616 placement=1566479310 pin_access=2011082590 inst_pattern=1
[12/09 16:36:24   6329s] ### Time Record (DB Import) is uninstalled.
[12/09 16:36:24   6329s] #NanoRoute Version 21.10-p004_1 NR210506-1544/21_10-UB
[12/09 16:36:24   6329s] #RTESIG:78da8d923d4fc330108699f91527b74390dae2731cc7190b0209a9822a2aac95214e1529
[12/09 16:36:24   6329s] #       7590e30cfdf7b861484124c6d36bdd73ef7de866f3b7871c08c315d2e527a57c8ff09c33
[12/09 16:36:24   6329s] #       a409154b4c38bf65b8f7a1d73b723d9bbf6c772ccda05475ab217a6f9a7a01c5c9a863f5
[12/09 16:36:24   6329s] #       01852e55573b68b5739539dc7ce322954054e71a0291d3d6287b5a40d76afb8bcb62f1d3
[12/09 16:36:24   6329s] #       f60f06b96080c94ad0f383a8ac1be5464829c376098dff01090c43692280b44e9942d9c2
[12/09 16:36:24   6329s] #       4faa4d771c235320a6317a9a12149ced266bca5404992c66401e9f361b5fad75d6474638
[12/09 16:36:24   6329s] #       cec343667e13bd1932b946bacbe1fc117cd0311b348a41dfafb717191709977c2f437dfa
[12/09 16:36:24   6329s] #       0308f72939909e9a7663942108882ae3f441db11c66f30b06546793cc15c7d0177ca016d
[12/09 16:36:24   6329s] #
[12/09 16:36:24   6329s] #Skip comparing routing design signature in db-snapshot flow
[12/09 16:36:24   6329s] ### Time Record (Data Preparation) is installed.
[12/09 16:36:24   6329s] #RTESIG:78da8d92314fc330108599f91527b74390dae2731c27190b0209a9822a2aac95214e1529
[12/09 16:36:24   6329s] #       7590e30cfdf7b86148404d5c4fcfbaefde9d9f3c9b7f3c654018ae902ebf29e57b84d78c
[12/09 16:36:24   6329s] #       218da85862c4f93dc3bd2bbd3f90dbd9fc6dbb63710a85ac1a05c1675d570bc84f5a1ecb
[12/09 16:36:24   6329s] #       2fc85521dbca42a3ac2df5e1ee1717710244b6b626105865b434a705b48d32ffb834147f
[12/09 16:36:24   6329s] #       6d2f30c805038c56829e0f0445554b3b422689df2ea2e11590403f1447024863a5cea5c9
[12/09 16:36:24   6329s] #       dd4b956e8f63640c44d75a4d53828235edf4cc3402d26de6ac1a6b5ce93298c4c26b9686
[12/09 16:36:24   6329s] #       0cc8f3cb66e3f14a39f7a791bac83a3364c91ae92e83f345f05e87acd7287afdb8de0e3a
[12/09 16:36:24   6329s] #       060d43be93be3ddd4ff1ef99f0ab1264942108084a6dd5419911c625e84999511e4e3037
[12/09 16:36:24   6329s] #       3fd1470e27
[12/09 16:36:24   6329s] #
[12/09 16:36:24   6329s] ### Time Record (Data Preparation) is uninstalled.
[12/09 16:36:24   6329s] ### Time Record (Global Routing) is installed.
[12/09 16:36:24   6330s] ### Time Record (Global Routing) is uninstalled.
[12/09 16:36:25   6330s] #Total number of trivial nets (e.g. < 2 pins) = 2480 (skipped).
[12/09 16:36:25   6330s] #Total number of routable nets = 155557.
[12/09 16:36:25   6330s] #Total number of nets in the design = 158037.
[12/09 16:36:25   6330s] #155557 routable nets have routed wires.
[12/09 16:36:25   6330s] #359 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/09 16:36:25   6330s] #No nets have been global routed.
[12/09 16:36:25   6330s] #Using multithreading with 4 threads.
[12/09 16:36:25   6330s] ### Time Record (Data Preparation) is installed.
[12/09 16:36:25   6331s] #Start routing data preparation on Fri Dec  9 16:36:25 2022
[12/09 16:36:25   6331s] #
[12/09 16:36:26   6331s] #Minimum voltage of a net in the design = 0.000.
[12/09 16:36:26   6331s] #Maximum voltage of a net in the design = 1.100.
[12/09 16:36:26   6331s] #Voltage range [0.000 - 1.100] has 158035 nets.
[12/09 16:36:26   6331s] #Voltage range [0.000 - 0.000] has 1 net.
[12/09 16:36:26   6331s] #Voltage range [0.900 - 1.100] has 1 net.
[12/09 16:36:27   6332s] ### Time Record (Cell Pin Access) is installed.
[12/09 16:36:27   6332s] #Initial pin access analysis.
[12/09 16:36:27   6332s] #Detail pin access analysis.
[12/09 16:36:27   6332s] ### Time Record (Cell Pin Access) is uninstalled.
[12/09 16:36:29   6334s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[12/09 16:36:29   6334s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/09 16:36:29   6334s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/09 16:36:29   6334s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/09 16:36:29   6334s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/09 16:36:29   6334s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/09 16:36:29   6334s] # M7           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/09 16:36:29   6334s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[12/09 16:36:29   6334s] # M9           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[12/09 16:36:29   6334s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3452.11 (MB), peak = 3644.72 (MB)
[12/09 16:36:30   6335s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 1 inst, 0 nets marked need extraction)
[12/09 16:36:33   6337s] #Regenerating Ggrids automatically.
[12/09 16:36:33   6337s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[12/09 16:36:33   6337s] #Using automatically generated G-grids.
[12/09 16:36:35   6339s] #Done routing data preparation.
[12/09 16:36:35   6339s] #cpu time = 00:00:08, elapsed time = 00:00:10, memory = 3454.88 (MB), peak = 3644.72 (MB)
[12/09 16:36:36   6340s] #Found 0 nets for post-route si or timing fixing.
[12/09 16:36:36   6340s] #
[12/09 16:36:36   6340s] #Finished routing data preparation on Fri Dec  9 16:36:36 2022
[12/09 16:36:36   6340s] #
[12/09 16:36:36   6340s] #Cpu time = 00:00:10
[12/09 16:36:36   6340s] #Elapsed time = 00:00:11
[12/09 16:36:36   6340s] #Increased memory = 7.54 (MB)
[12/09 16:36:36   6340s] #Total memory = 3454.88 (MB)
[12/09 16:36:36   6340s] #Peak memory = 3644.72 (MB)
[12/09 16:36:36   6340s] #
[12/09 16:36:36   6340s] ### Time Record (Data Preparation) is uninstalled.
[12/09 16:36:36   6340s] ### Time Record (Global Routing) is installed.
[12/09 16:36:36   6340s] #
[12/09 16:36:36   6340s] #Start global routing on Fri Dec  9 16:36:36 2022
[12/09 16:36:36   6340s] #
[12/09 16:36:36   6340s] #
[12/09 16:36:36   6340s] #Start global routing initialization on Fri Dec  9 16:36:36 2022
[12/09 16:36:36   6340s] #
[12/09 16:36:36   6340s] #WARNING (NRGR-22) Design is already detail routed.
[12/09 16:36:36   6340s] ### Time Record (Global Routing) is uninstalled.
[12/09 16:36:36   6340s] ### Time Record (Data Preparation) is installed.
[12/09 16:36:37   6341s] ### Time Record (Data Preparation) is uninstalled.
[12/09 16:36:40   6343s] ### track-assign external-init starts on Fri Dec  9 16:36:40 2022 with memory = 3454.88 (MB), peak = 3644.72 (MB)
[12/09 16:36:40   6343s] ### Time Record (Track Assignment) is installed.
[12/09 16:36:40   6344s] ### Time Record (Track Assignment) is uninstalled.
[12/09 16:36:40   6344s] ### track-assign external-init cpu:00:00:00, real:00:00:01, mem:3.4 GB, peak:3.6 GB --0.76 [4]--
[12/09 16:36:43   6347s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/09 16:36:43   6347s] #Cpu time = 00:00:18
[12/09 16:36:43   6347s] #Elapsed time = 00:00:20
[12/09 16:36:43   6347s] #Increased memory = 7.54 (MB)
[12/09 16:36:43   6347s] #Total memory = 3454.88 (MB)
[12/09 16:36:43   6347s] #Peak memory = 3644.72 (MB)
[12/09 16:36:43   6347s] #Using multithreading with 4 threads.
[12/09 16:36:45   6348s] ### Time Record (Detail Routing) is installed.
[12/09 16:36:47   6350s] ### drc_pitch = 4160 ( 2.08000 um) drc_range = 3940 ( 1.97000 um) route_pitch = 2120 ( 1.06000 um) patch_pitch = 6640 ( 3.32000 um) top_route_layer = 6 top_pin_layer = 6
[12/09 16:36:48   6351s] #
[12/09 16:36:48   6351s] #Start Detail Routing..
[12/09 16:36:48   6351s] #start initial detail routing ...
[12/09 16:36:49   6352s] ### Design has 0 dirty nets, has valid drcs
[12/09 16:36:53   6358s] #   number of violations = 39
[12/09 16:36:53   6358s] #
[12/09 16:36:53   6358s] #    By Layer and Type :
[12/09 16:36:53   6358s] #	         MetSpc   EOLSpc    Short   Totals
[12/09 16:36:53   6358s] #	M1            0        0        0        0
[12/09 16:36:53   6358s] #	M2            0        0        2        2
[12/09 16:36:53   6358s] #	M3            1        1       25       27
[12/09 16:36:53   6358s] #	M4            0        0       10       10
[12/09 16:36:53   6358s] #	Totals        1        1       37       39
[12/09 16:36:53   6359s] #0.0% of the total area was checked
[12/09 16:36:54   6359s] #   number of violations = 39
[12/09 16:36:54   6359s] #
[12/09 16:36:54   6359s] #    By Layer and Type :
[12/09 16:36:54   6359s] #	         MetSpc   EOLSpc    Short   Totals
[12/09 16:36:54   6359s] #	M1            0        0        0        0
[12/09 16:36:54   6359s] #	M2            0        0        2        2
[12/09 16:36:54   6359s] #	M3            1        1       25       27
[12/09 16:36:54   6359s] #	M4            0        0       10       10
[12/09 16:36:54   6359s] #	Totals        1        1       37       39
[12/09 16:36:54   6359s] #cpu time = 00:00:08, elapsed time = 00:00:06, memory = 3455.16 (MB), peak = 3644.72 (MB)
[12/09 16:37:02   6374s] #start 1st optimization iteration ...
[12/09 16:37:03   6376s] #   number of violations = 37
[12/09 16:37:03   6376s] #
[12/09 16:37:03   6376s] #    By Layer and Type :
[12/09 16:37:03   6376s] #	          Short   Totals
[12/09 16:37:03   6376s] #	M1            0        0
[12/09 16:37:03   6376s] #	M2            2        2
[12/09 16:37:03   6376s] #	M3           28       28
[12/09 16:37:03   6376s] #	M4            7        7
[12/09 16:37:03   6376s] #	Totals       37       37
[12/09 16:37:03   6376s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3453.90 (MB), peak = 3644.72 (MB)
[12/09 16:37:03   6376s] #start 2nd optimization iteration ...
[12/09 16:37:05   6378s] #   number of violations = 37
[12/09 16:37:05   6378s] #
[12/09 16:37:05   6378s] #    By Layer and Type :
[12/09 16:37:05   6378s] #	          Short   Totals
[12/09 16:37:05   6378s] #	M1            0        0
[12/09 16:37:05   6378s] #	M2            2        2
[12/09 16:37:05   6378s] #	M3           28       28
[12/09 16:37:05   6378s] #	M4            7        7
[12/09 16:37:05   6378s] #	Totals       37       37
[12/09 16:37:05   6378s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3453.32 (MB), peak = 3644.72 (MB)
[12/09 16:37:05   6378s] #start 3rd optimization iteration ...
[12/09 16:37:06   6379s] #   number of violations = 37
[12/09 16:37:06   6379s] #
[12/09 16:37:06   6379s] #    By Layer and Type :
[12/09 16:37:06   6379s] #	          Short   Totals
[12/09 16:37:06   6379s] #	M1            0        0
[12/09 16:37:06   6379s] #	M2            2        2
[12/09 16:37:06   6379s] #	M3           28       28
[12/09 16:37:06   6379s] #	M4            7        7
[12/09 16:37:06   6379s] #	Totals       37       37
[12/09 16:37:06   6379s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3453.39 (MB), peak = 3644.72 (MB)
[12/09 16:37:06   6379s] #start 4th optimization iteration ...
[12/09 16:37:08   6381s] #   number of violations = 40
[12/09 16:37:08   6381s] #
[12/09 16:37:08   6381s] #    By Layer and Type :
[12/09 16:37:08   6381s] #	          Short   Totals
[12/09 16:37:08   6381s] #	M1            0        0
[12/09 16:37:08   6381s] #	M2            4        4
[12/09 16:37:08   6381s] #	M3           29       29
[12/09 16:37:08   6381s] #	M4            7        7
[12/09 16:37:08   6381s] #	Totals       40       40
[12/09 16:37:08   6381s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3453.22 (MB), peak = 3644.72 (MB)
[12/09 16:37:08   6381s] #start 5th optimization iteration ...
[12/09 16:37:09   6383s] #   number of violations = 37
[12/09 16:37:09   6383s] #
[12/09 16:37:09   6383s] #    By Layer and Type :
[12/09 16:37:09   6383s] #	          Short   Totals
[12/09 16:37:09   6383s] #	M1            0        0
[12/09 16:37:09   6383s] #	M2            2        2
[12/09 16:37:09   6383s] #	M3           28       28
[12/09 16:37:09   6383s] #	M4            7        7
[12/09 16:37:09   6383s] #	Totals       37       37
[12/09 16:37:09   6383s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3453.48 (MB), peak = 3644.72 (MB)
[12/09 16:37:09   6383s] #start 6th optimization iteration ...
[12/09 16:37:11   6385s] #   number of violations = 37
[12/09 16:37:11   6385s] #
[12/09 16:37:11   6385s] #    By Layer and Type :
[12/09 16:37:11   6385s] #	          Short   Totals
[12/09 16:37:11   6385s] #	M1            0        0
[12/09 16:37:11   6385s] #	M2            2        2
[12/09 16:37:11   6385s] #	M3           31       31
[12/09 16:37:11   6385s] #	M4            4        4
[12/09 16:37:11   6385s] #	Totals       37       37
[12/09 16:37:11   6385s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3452.81 (MB), peak = 3644.72 (MB)
[12/09 16:37:11   6385s] #start 7th optimization iteration ...
[12/09 16:37:12   6387s] #   number of violations = 37
[12/09 16:37:12   6387s] #
[12/09 16:37:12   6387s] #    By Layer and Type :
[12/09 16:37:12   6387s] #	          Short   Totals
[12/09 16:37:12   6387s] #	M1            0        0
[12/09 16:37:12   6387s] #	M2            2        2
[12/09 16:37:12   6387s] #	M3           28       28
[12/09 16:37:12   6387s] #	M4            7        7
[12/09 16:37:12   6387s] #	Totals       37       37
[12/09 16:37:12   6387s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3451.69 (MB), peak = 3644.72 (MB)
[12/09 16:37:13   6387s] #start 8th optimization iteration ...
[12/09 16:37:14   6388s] #   number of violations = 40
[12/09 16:37:14   6388s] #
[12/09 16:37:14   6388s] #    By Layer and Type :
[12/09 16:37:14   6388s] #	          Short   Totals
[12/09 16:37:14   6388s] #	M1            0        0
[12/09 16:37:14   6388s] #	M2            4        4
[12/09 16:37:14   6388s] #	M3           30       30
[12/09 16:37:14   6388s] #	M4            6        6
[12/09 16:37:14   6388s] #	Totals       40       40
[12/09 16:37:14   6388s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3451.72 (MB), peak = 3644.72 (MB)
[12/09 16:37:14   6388s] #start 9th optimization iteration ...
[12/09 16:37:15   6390s] #   number of violations = 41
[12/09 16:37:15   6390s] #
[12/09 16:37:15   6390s] #    By Layer and Type :
[12/09 16:37:15   6390s] #	          Short   Totals
[12/09 16:37:15   6390s] #	M1            0        0
[12/09 16:37:15   6390s] #	M2            4        4
[12/09 16:37:15   6390s] #	M3           28       28
[12/09 16:37:15   6390s] #	M4            9        9
[12/09 16:37:15   6390s] #	Totals       41       41
[12/09 16:37:15   6390s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3451.28 (MB), peak = 3644.72 (MB)
[12/09 16:37:15   6390s] #start 10th optimization iteration ...
[12/09 16:37:17   6392s] #   number of violations = 37
[12/09 16:37:17   6392s] #
[12/09 16:37:17   6392s] #    By Layer and Type :
[12/09 16:37:17   6392s] #	          Short   Totals
[12/09 16:37:17   6392s] #	M1            0        0
[12/09 16:37:17   6392s] #	M2            2        2
[12/09 16:37:17   6392s] #	M3           28       28
[12/09 16:37:17   6392s] #	M4            7        7
[12/09 16:37:17   6392s] #	Totals       37       37
[12/09 16:37:17   6392s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3451.21 (MB), peak = 3644.72 (MB)
[12/09 16:37:17   6392s] #start 11th optimization iteration ...
[12/09 16:37:18   6394s] #   number of violations = 41
[12/09 16:37:18   6394s] #
[12/09 16:37:18   6394s] #    By Layer and Type :
[12/09 16:37:18   6394s] #	          Short      Mar   Totals
[12/09 16:37:18   6394s] #	M1            0        0        0
[12/09 16:37:18   6394s] #	M2            2        0        2
[12/09 16:37:18   6394s] #	M3           29        0       29
[12/09 16:37:18   6394s] #	M4            5        1        6
[12/09 16:37:18   6394s] #	M5            2        0        2
[12/09 16:37:18   6394s] #	M6            2        0        2
[12/09 16:37:18   6394s] #	Totals       40        1       41
[12/09 16:37:18   6394s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3451.62 (MB), peak = 3644.72 (MB)
[12/09 16:37:18   6394s] #start 12th optimization iteration ...
[12/09 16:37:20   6395s] #   number of violations = 38
[12/09 16:37:20   6395s] #
[12/09 16:37:20   6395s] #    By Layer and Type :
[12/09 16:37:20   6395s] #	         MetSpc    Short   Totals
[12/09 16:37:20   6395s] #	M1            0        0        0
[12/09 16:37:20   6395s] #	M2            1        2        3
[12/09 16:37:20   6395s] #	M3            0       26       26
[12/09 16:37:20   6395s] #	M4            0        9        9
[12/09 16:37:20   6395s] #	Totals        1       37       38
[12/09 16:37:20   6395s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3451.41 (MB), peak = 3644.72 (MB)
[12/09 16:37:20   6395s] #start 13th optimization iteration ...
[12/09 16:37:22   6397s] #   number of violations = 39
[12/09 16:37:22   6397s] #
[12/09 16:37:22   6397s] #    By Layer and Type :
[12/09 16:37:22   6397s] #	          Short   Totals
[12/09 16:37:22   6397s] #	M1            0        0
[12/09 16:37:22   6397s] #	M2            2        2
[12/09 16:37:22   6397s] #	M3           28       28
[12/09 16:37:22   6397s] #	M4            9        9
[12/09 16:37:22   6397s] #	Totals       39       39
[12/09 16:37:22   6397s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3451.52 (MB), peak = 3644.72 (MB)
[12/09 16:37:22   6397s] #start 14th optimization iteration ...
[12/09 16:37:23   6399s] #   number of violations = 43
[12/09 16:37:23   6399s] #
[12/09 16:37:23   6399s] #    By Layer and Type :
[12/09 16:37:23   6399s] #	          Short   Totals
[12/09 16:37:23   6399s] #	M1            0        0
[12/09 16:37:23   6399s] #	M2            4        4
[12/09 16:37:23   6399s] #	M3           30       30
[12/09 16:37:23   6399s] #	M4            9        9
[12/09 16:37:23   6399s] #	Totals       43       43
[12/09 16:37:23   6399s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3451.71 (MB), peak = 3644.72 (MB)
[12/09 16:37:23   6399s] #start 15th optimization iteration ...
[12/09 16:37:26   6401s] #   number of violations = 37
[12/09 16:37:26   6401s] #
[12/09 16:37:26   6401s] #    By Layer and Type :
[12/09 16:37:26   6401s] #	          Short   Totals
[12/09 16:37:26   6401s] #	M1            0        0
[12/09 16:37:26   6401s] #	M2            2        2
[12/09 16:37:26   6401s] #	M3           28       28
[12/09 16:37:26   6401s] #	M4            7        7
[12/09 16:37:26   6401s] #	Totals       37       37
[12/09 16:37:26   6401s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3451.14 (MB), peak = 3644.72 (MB)
[12/09 16:37:26   6401s] #start 16th optimization iteration ...
[12/09 16:37:28   6403s] #   number of violations = 43
[12/09 16:37:28   6403s] #
[12/09 16:37:28   6403s] #    By Layer and Type :
[12/09 16:37:28   6403s] #	          Short      Mar   Totals
[12/09 16:37:28   6403s] #	M1            2        0        2
[12/09 16:37:28   6403s] #	M2            4        2        6
[12/09 16:37:28   6403s] #	M3           29        0       29
[12/09 16:37:28   6403s] #	M4            6        0        6
[12/09 16:37:28   6403s] #	Totals       41        2       43
[12/09 16:37:28   6403s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3450.99 (MB), peak = 3644.72 (MB)
[12/09 16:37:28   6403s] #start 17th optimization iteration ...
[12/09 16:37:30   6405s] #   number of violations = 38
[12/09 16:37:30   6405s] #
[12/09 16:37:30   6405s] #    By Layer and Type :
[12/09 16:37:30   6405s] #	         MetSpc    Short   CShort   Totals
[12/09 16:37:30   6405s] #	M1            0        0        0        0
[12/09 16:37:30   6405s] #	M2            0        0        0        0
[12/09 16:37:30   6405s] #	M3            0       27        1       28
[12/09 16:37:30   6405s] #	M4            1        9        0       10
[12/09 16:37:30   6405s] #	Totals        1       36        1       38
[12/09 16:37:30   6405s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3450.99 (MB), peak = 3644.72 (MB)
[12/09 16:37:30   6405s] #start 18th optimization iteration ...
[12/09 16:37:32   6407s] #   number of violations = 37
[12/09 16:37:32   6407s] #
[12/09 16:37:32   6407s] #    By Layer and Type :
[12/09 16:37:32   6407s] #	          Short   Totals
[12/09 16:37:32   6407s] #	M1            0        0
[12/09 16:37:32   6407s] #	M2            2        2
[12/09 16:37:32   6407s] #	M3           28       28
[12/09 16:37:32   6407s] #	M4            7        7
[12/09 16:37:32   6407s] #	Totals       37       37
[12/09 16:37:32   6407s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3451.25 (MB), peak = 3644.72 (MB)
[12/09 16:37:32   6407s] #start 19th optimization iteration ...
[12/09 16:37:33   6409s] #   number of violations = 44
[12/09 16:37:33   6409s] #
[12/09 16:37:33   6409s] #    By Layer and Type :
[12/09 16:37:33   6409s] #	          Short      Mar   Totals
[12/09 16:37:33   6409s] #	M1            0        0        0
[12/09 16:37:33   6409s] #	M2            4        0        4
[12/09 16:37:33   6409s] #	M3           29        0       29
[12/09 16:37:33   6409s] #	M4            6        1        7
[12/09 16:37:33   6409s] #	M5            1        1        2
[12/09 16:37:33   6409s] #	M6            2        0        2
[12/09 16:37:33   6409s] #	Totals       42        2       44
[12/09 16:37:33   6409s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3450.97 (MB), peak = 3644.72 (MB)
[12/09 16:37:33   6409s] #start 20th optimization iteration ...
[12/09 16:37:35   6410s] #   number of violations = 41
[12/09 16:37:35   6410s] #
[12/09 16:37:35   6410s] #    By Layer and Type :
[12/09 16:37:35   6410s] #	          Short      Mar   Totals
[12/09 16:37:35   6410s] #	M1            0        0        0
[12/09 16:37:35   6410s] #	M2            2        0        2
[12/09 16:37:35   6410s] #	M3           27        0       27
[12/09 16:37:35   6410s] #	M4            7        1        8
[12/09 16:37:35   6410s] #	M5            1        1        2
[12/09 16:37:35   6410s] #	M6            2        0        2
[12/09 16:37:35   6410s] #	Totals       39        2       41
[12/09 16:37:35   6410s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3451.39 (MB), peak = 3644.72 (MB)
[12/09 16:37:35   6410s] #start 21th optimization iteration ...
[12/09 16:37:37   6412s] #   number of violations = 38
[12/09 16:37:37   6412s] #
[12/09 16:37:37   6412s] #    By Layer and Type :
[12/09 16:37:37   6412s] #	          Short   Totals
[12/09 16:37:37   6412s] #	M1            0        0
[12/09 16:37:37   6412s] #	M2            2        2
[12/09 16:37:37   6412s] #	M3           29       29
[12/09 16:37:37   6412s] #	M4            7        7
[12/09 16:37:37   6412s] #	Totals       38       38
[12/09 16:37:37   6412s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3451.40 (MB), peak = 3644.72 (MB)
[12/09 16:37:37   6412s] #start 22th optimization iteration ...
[12/09 16:37:39   6414s] #   number of violations = 43
[12/09 16:37:39   6414s] #
[12/09 16:37:39   6414s] #    By Layer and Type :
[12/09 16:37:39   6414s] #	          Short   CShort   Totals
[12/09 16:37:39   6414s] #	M1            0        0        0
[12/09 16:37:39   6414s] #	M2            4        0        4
[12/09 16:37:39   6414s] #	M3           28        1       29
[12/09 16:37:39   6414s] #	M4           10        0       10
[12/09 16:37:39   6414s] #	Totals       42        1       43
[12/09 16:37:39   6414s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3451.21 (MB), peak = 3644.72 (MB)
[12/09 16:37:39   6414s] #start 23th optimization iteration ...
[12/09 16:37:40   6416s] #   number of violations = 51
[12/09 16:37:40   6416s] #
[12/09 16:37:40   6416s] #    By Layer and Type :
[12/09 16:37:40   6416s] #	          Short      Mar   Totals
[12/09 16:37:40   6416s] #	M1            2        0        2
[12/09 16:37:40   6416s] #	M2            7        2        9
[12/09 16:37:40   6416s] #	M3           34        0       34
[12/09 16:37:40   6416s] #	M4            6        0        6
[12/09 16:37:40   6416s] #	Totals       49        2       51
[12/09 16:37:40   6416s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3450.91 (MB), peak = 3644.72 (MB)
[12/09 16:37:40   6416s] #start 24th optimization iteration ...
[12/09 16:37:42   6418s] #   number of violations = 37
[12/09 16:37:42   6418s] #
[12/09 16:37:42   6418s] #    By Layer and Type :
[12/09 16:37:42   6418s] #	          Short   Totals
[12/09 16:37:42   6418s] #	M1            0        0
[12/09 16:37:42   6418s] #	M2            2        2
[12/09 16:37:42   6418s] #	M3           28       28
[12/09 16:37:42   6418s] #	M4            7        7
[12/09 16:37:42   6418s] #	Totals       37       37
[12/09 16:37:42   6418s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3450.77 (MB), peak = 3644.72 (MB)
[12/09 16:37:42   6418s] #start 25th optimization iteration ...
[12/09 16:37:44   6419s] #   number of violations = 38
[12/09 16:37:44   6419s] #
[12/09 16:37:44   6419s] #    By Layer and Type :
[12/09 16:37:44   6419s] #	          Short   Totals
[12/09 16:37:44   6419s] #	M1            0        0
[12/09 16:37:44   6419s] #	M2            2        2
[12/09 16:37:44   6419s] #	M3           28       28
[12/09 16:37:44   6419s] #	M4            8        8
[12/09 16:37:44   6419s] #	Totals       38       38
[12/09 16:37:44   6419s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3450.77 (MB), peak = 3644.72 (MB)
[12/09 16:37:44   6419s] #start 26th optimization iteration ...
[12/09 16:37:45   6421s] #   number of violations = 38
[12/09 16:37:45   6421s] #
[12/09 16:37:45   6421s] #    By Layer and Type :
[12/09 16:37:45   6421s] #	          Short   Totals
[12/09 16:37:45   6421s] #	M1            0        0
[12/09 16:37:45   6421s] #	M2            2        2
[12/09 16:37:45   6421s] #	M3           29       29
[12/09 16:37:45   6421s] #	M4            7        7
[12/09 16:37:45   6421s] #	Totals       38       38
[12/09 16:37:45   6421s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3450.70 (MB), peak = 3644.72 (MB)
[12/09 16:37:45   6421s] #start 27th optimization iteration ...
[12/09 16:37:47   6423s] #   number of violations = 44
[12/09 16:37:47   6423s] #
[12/09 16:37:47   6423s] #    By Layer and Type :
[12/09 16:37:47   6423s] #	          Short   CShort   Totals
[12/09 16:37:47   6423s] #	M1            0        0        0
[12/09 16:37:47   6423s] #	M2            4        0        4
[12/09 16:37:47   6423s] #	M3           32        1       33
[12/09 16:37:47   6423s] #	M4            7        0        7
[12/09 16:37:47   6423s] #	Totals       43        1       44
[12/09 16:37:47   6423s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3450.66 (MB), peak = 3644.72 (MB)
[12/09 16:37:47   6423s] #start 28th optimization iteration ...
[12/09 16:37:49   6424s] #   number of violations = 51
[12/09 16:37:49   6424s] #
[12/09 16:37:49   6424s] #    By Layer and Type :
[12/09 16:37:49   6424s] #	         MetSpc    Short      Mar   Totals
[12/09 16:37:49   6424s] #	M1            0        2        0        2
[12/09 16:37:49   6424s] #	M2            0        7        2        9
[12/09 16:37:49   6424s] #	M3            0       30        0       30
[12/09 16:37:49   6424s] #	M4            1        9        0       10
[12/09 16:37:49   6424s] #	Totals        1       48        2       51
[12/09 16:37:49   6424s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3450.67 (MB), peak = 3644.72 (MB)
[12/09 16:37:49   6424s] #start 29th optimization iteration ...
[12/09 16:37:51   6426s] #   number of violations = 45
[12/09 16:37:51   6426s] #
[12/09 16:37:51   6426s] #    By Layer and Type :
[12/09 16:37:51   6426s] #	          Short      Mar   Totals
[12/09 16:37:51   6426s] #	M1            2        0        2
[12/09 16:37:51   6426s] #	M2            4        2        6
[12/09 16:37:51   6426s] #	M3           28        0       28
[12/09 16:37:51   6426s] #	M4            9        0        9
[12/09 16:37:51   6426s] #	Totals       43        2       45
[12/09 16:37:51   6426s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3450.88 (MB), peak = 3644.72 (MB)
[12/09 16:37:51   6426s] #start 30th optimization iteration ...
[12/09 16:37:53   6428s] #   number of violations = 38
[12/09 16:37:53   6428s] #
[12/09 16:37:53   6428s] #    By Layer and Type :
[12/09 16:37:53   6428s] #	          Short   Totals
[12/09 16:37:53   6428s] #	M1            0        0
[12/09 16:37:53   6428s] #	M2            2        2
[12/09 16:37:53   6428s] #	M3           29       29
[12/09 16:37:53   6428s] #	M4            7        7
[12/09 16:37:53   6428s] #	Totals       38       38
[12/09 16:37:53   6428s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3450.39 (MB), peak = 3644.72 (MB)
[12/09 16:37:53   6428s] #start 31th optimization iteration ...
[12/09 16:37:55   6430s] #   number of violations = 45
[12/09 16:37:55   6430s] #
[12/09 16:37:55   6430s] #    By Layer and Type :
[12/09 16:37:55   6430s] #	          Short      Mar   Totals
[12/09 16:37:55   6430s] #	M1            2        0        2
[12/09 16:37:55   6430s] #	M2            5        1        6
[12/09 16:37:55   6430s] #	M3           31        0       31
[12/09 16:37:55   6430s] #	M4            6        0        6
[12/09 16:37:55   6430s] #	Totals       44        1       45
[12/09 16:37:55   6430s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3450.34 (MB), peak = 3644.72 (MB)
[12/09 16:37:55   6430s] #start 32th optimization iteration ...
[12/09 16:37:57   6431s] #   number of violations = 41
[12/09 16:37:57   6431s] #
[12/09 16:37:57   6431s] #    By Layer and Type :
[12/09 16:37:57   6431s] #	          Short   Totals
[12/09 16:37:57   6431s] #	M1            0        0
[12/09 16:37:57   6431s] #	M2            4        4
[12/09 16:37:57   6431s] #	M3           29       29
[12/09 16:37:57   6431s] #	M4            8        8
[12/09 16:37:57   6431s] #	Totals       41       41
[12/09 16:37:57   6431s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3450.55 (MB), peak = 3644.72 (MB)
[12/09 16:37:57   6431s] #start 33th optimization iteration ...
[12/09 16:37:59   6433s] #   number of violations = 41
[12/09 16:37:59   6433s] #
[12/09 16:37:59   6433s] #    By Layer and Type :
[12/09 16:37:59   6433s] #	         MetSpc    Short   Totals
[12/09 16:37:59   6433s] #	M1            0        0        0
[12/09 16:37:59   6433s] #	M2            0        2        2
[12/09 16:37:59   6433s] #	M3            0       29       29
[12/09 16:37:59   6433s] #	M4            1        9       10
[12/09 16:37:59   6433s] #	Totals        1       40       41
[12/09 16:37:59   6433s] #cpu time = 00:00:02, elapsed time = 00:00:03, memory = 3450.36 (MB), peak = 3644.72 (MB)
[12/09 16:37:59   6433s] #start 34th optimization iteration ...
[12/09 16:38:01   6435s] #   number of violations = 37
[12/09 16:38:01   6435s] #
[12/09 16:38:01   6435s] #    By Layer and Type :
[12/09 16:38:01   6435s] #	          Short   Totals
[12/09 16:38:01   6435s] #	M1            0        0
[12/09 16:38:01   6435s] #	M2            2        2
[12/09 16:38:01   6435s] #	M3           28       28
[12/09 16:38:01   6435s] #	M4            7        7
[12/09 16:38:01   6435s] #	Totals       37       37
[12/09 16:38:01   6435s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3450.45 (MB), peak = 3644.72 (MB)
[12/09 16:38:01   6435s] #start 35th optimization iteration ...
[12/09 16:38:03   6437s] #   number of violations = 45
[12/09 16:38:03   6437s] #
[12/09 16:38:03   6437s] #    By Layer and Type :
[12/09 16:38:03   6437s] #	         MetSpc    Short      Mar   Totals
[12/09 16:38:03   6437s] #	M1            0        0        0        0
[12/09 16:38:03   6437s] #	M2            0        2        0        2
[12/09 16:38:03   6437s] #	M3            0       27        0       27
[12/09 16:38:03   6437s] #	M4            1       10        1       12
[12/09 16:38:03   6437s] #	M5            0        1        1        2
[12/09 16:38:03   6437s] #	M6            0        2        0        2
[12/09 16:38:03   6437s] #	Totals        1       42        2       45
[12/09 16:38:03   6437s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3450.94 (MB), peak = 3644.72 (MB)
[12/09 16:38:03   6437s] #start 36th optimization iteration ...
[12/09 16:38:05   6438s] #   number of violations = 42
[12/09 16:38:05   6438s] #
[12/09 16:38:05   6438s] #    By Layer and Type :
[12/09 16:38:05   6438s] #	         MetSpc    Short   Totals
[12/09 16:38:05   6438s] #	M1            0        0        0
[12/09 16:38:05   6438s] #	M2            0        4        4
[12/09 16:38:05   6438s] #	M3            0       28       28
[12/09 16:38:05   6438s] #	M4            1        9       10
[12/09 16:38:05   6438s] #	Totals        1       41       42
[12/09 16:38:05   6438s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3450.69 (MB), peak = 3644.72 (MB)
[12/09 16:38:05   6438s] #start 37th optimization iteration ...
[12/09 16:38:07   6440s] #   number of violations = 45
[12/09 16:38:07   6440s] #
[12/09 16:38:07   6440s] #    By Layer and Type :
[12/09 16:38:07   6440s] #	         MetSpc   EOLSpc    Short   Totals
[12/09 16:38:07   6440s] #	M1            0        0        0        0
[12/09 16:38:07   6440s] #	M2            0        0        4        4
[12/09 16:38:07   6440s] #	M3            1        1       33       35
[12/09 16:38:07   6440s] #	M4            0        0        6        6
[12/09 16:38:07   6440s] #	Totals        1        1       43       45
[12/09 16:38:07   6440s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3450.64 (MB), peak = 3644.72 (MB)
[12/09 16:38:07   6440s] #start 38th optimization iteration ...
[12/09 16:38:09   6442s] #   number of violations = 43
[12/09 16:38:09   6442s] #
[12/09 16:38:09   6442s] #    By Layer and Type :
[12/09 16:38:09   6442s] #	          Short      Mar   Totals
[12/09 16:38:09   6442s] #	M1            2        0        2
[12/09 16:38:09   6442s] #	M2            4        2        6
[12/09 16:38:09   6442s] #	M3           27        0       27
[12/09 16:38:09   6442s] #	M4            8        0        8
[12/09 16:38:09   6442s] #	Totals       41        2       43
[12/09 16:38:09   6442s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3450.57 (MB), peak = 3644.72 (MB)
[12/09 16:38:09   6442s] #start 39th optimization iteration ...
[12/09 16:38:11   6444s] #   number of violations = 42
[12/09 16:38:11   6444s] #
[12/09 16:38:11   6444s] #    By Layer and Type :
[12/09 16:38:11   6444s] #	          Short   Totals
[12/09 16:38:11   6444s] #	M1            0        0
[12/09 16:38:11   6444s] #	M2            4        4
[12/09 16:38:11   6444s] #	M3           29       29
[12/09 16:38:11   6444s] #	M4            9        9
[12/09 16:38:11   6444s] #	Totals       42       42
[12/09 16:38:11   6444s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3450.21 (MB), peak = 3644.72 (MB)
[12/09 16:38:11   6444s] #start 40th optimization iteration ...
[12/09 16:38:13   6446s] #   number of violations = 41
[12/09 16:38:13   6446s] #
[12/09 16:38:13   6446s] #    By Layer and Type :
[12/09 16:38:13   6446s] #	         MetSpc    Short   Totals
[12/09 16:38:13   6446s] #	M1            0        0        0
[12/09 16:38:13   6446s] #	M2            2        4        6
[12/09 16:38:13   6446s] #	M3            0       26       26
[12/09 16:38:13   6446s] #	M4            0        9        9
[12/09 16:38:13   6446s] #	Totals        2       39       41
[12/09 16:38:13   6446s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3450.54 (MB), peak = 3644.72 (MB)
[12/09 16:38:13   6446s] #start 41th optimization iteration ...
[12/09 16:38:14   6447s] #   number of violations = 41
[12/09 16:38:14   6447s] #
[12/09 16:38:14   6447s] #    By Layer and Type :
[12/09 16:38:14   6447s] #	          Short      Mar   Totals
[12/09 16:38:14   6447s] #	M1            0        0        0
[12/09 16:38:14   6447s] #	M2            2        0        2
[12/09 16:38:14   6447s] #	M3           29        0       29
[12/09 16:38:14   6447s] #	M4            5        1        6
[12/09 16:38:14   6447s] #	M5            1        1        2
[12/09 16:38:14   6447s] #	M6            2        0        2
[12/09 16:38:14   6447s] #	Totals       39        2       41
[12/09 16:38:14   6447s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3450.33 (MB), peak = 3644.72 (MB)
[12/09 16:38:14   6447s] #start 42th optimization iteration ...
[12/09 16:38:16   6449s] #   number of violations = 41
[12/09 16:38:16   6449s] #
[12/09 16:38:16   6449s] #    By Layer and Type :
[12/09 16:38:16   6449s] #	         MetSpc    Short   Totals
[12/09 16:38:16   6449s] #	M1            0        0        0
[12/09 16:38:16   6449s] #	M2            0        2        2
[12/09 16:38:16   6449s] #	M3            0       29       29
[12/09 16:38:16   6449s] #	M4            1        9       10
[12/09 16:38:16   6449s] #	Totals        1       40       41
[12/09 16:38:16   6449s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3450.23 (MB), peak = 3644.72 (MB)
[12/09 16:38:16   6449s] #start 43th optimization iteration ...
[12/09 16:38:17   6451s] #   number of violations = 47
[12/09 16:38:17   6451s] #
[12/09 16:38:17   6451s] #    By Layer and Type :
[12/09 16:38:17   6451s] #	          Short      Mar   Totals
[12/09 16:38:17   6451s] #	M1            2        0        2
[12/09 16:38:17   6451s] #	M2            5        2        7
[12/09 16:38:17   6451s] #	M3           27        0       27
[12/09 16:38:17   6451s] #	M4           11        0       11
[12/09 16:38:17   6451s] #	Totals       45        2       47
[12/09 16:38:17   6451s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3450.62 (MB), peak = 3644.72 (MB)
[12/09 16:38:17   6451s] #start 44th optimization iteration ...
[12/09 16:38:20   6453s] #   number of violations = 38
[12/09 16:38:20   6453s] #
[12/09 16:38:20   6453s] #    By Layer and Type :
[12/09 16:38:20   6453s] #	          Short   Totals
[12/09 16:38:20   6453s] #	M1            0        0
[12/09 16:38:20   6453s] #	M2            2        2
[12/09 16:38:20   6453s] #	M3           27       27
[12/09 16:38:20   6453s] #	M4            9        9
[12/09 16:38:20   6453s] #	Totals       38       38
[12/09 16:38:20   6453s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3450.69 (MB), peak = 3644.72 (MB)
[12/09 16:38:20   6453s] #start 45th optimization iteration ...
[12/09 16:38:22   6455s] #   number of violations = 41
[12/09 16:38:22   6455s] #
[12/09 16:38:22   6455s] #    By Layer and Type :
[12/09 16:38:22   6455s] #	         MetSpc    Short   Totals
[12/09 16:38:22   6455s] #	M1            0        0        0
[12/09 16:38:22   6455s] #	M2            0        2        2
[12/09 16:38:22   6455s] #	M3            0       27       27
[12/09 16:38:22   6455s] #	M4            1       11       12
[12/09 16:38:22   6455s] #	Totals        1       40       41
[12/09 16:38:22   6455s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3450.79 (MB), peak = 3644.72 (MB)
[12/09 16:38:22   6455s] #start 46th optimization iteration ...
[12/09 16:38:25   6457s] #   number of violations = 43
[12/09 16:38:25   6457s] #
[12/09 16:38:25   6457s] #    By Layer and Type :
[12/09 16:38:25   6457s] #	          Short   Totals
[12/09 16:38:25   6457s] #	M1            0        0
[12/09 16:38:25   6457s] #	M2            4        4
[12/09 16:38:25   6457s] #	M3           32       32
[12/09 16:38:25   6457s] #	M4            7        7
[12/09 16:38:25   6457s] #	Totals       43       43
[12/09 16:38:25   6457s] #cpu time = 00:00:02, elapsed time = 00:00:03, memory = 3450.25 (MB), peak = 3644.72 (MB)
[12/09 16:38:25   6457s] #start 47th optimization iteration ...
[12/09 16:38:27   6459s] #   number of violations = 41
[12/09 16:38:27   6459s] #
[12/09 16:38:27   6459s] #    By Layer and Type :
[12/09 16:38:27   6459s] #	          Short   Totals
[12/09 16:38:27   6459s] #	M1            0        0
[12/09 16:38:27   6459s] #	M2            4        4
[12/09 16:38:27   6459s] #	M3           31       31
[12/09 16:38:27   6459s] #	M4            6        6
[12/09 16:38:27   6459s] #	Totals       41       41
[12/09 16:38:27   6459s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3450.25 (MB), peak = 3644.72 (MB)
[12/09 16:38:27   6459s] #start 48th optimization iteration ...
[12/09 16:38:28   6460s] #   number of violations = 48
[12/09 16:38:28   6460s] #
[12/09 16:38:28   6460s] #    By Layer and Type :
[12/09 16:38:28   6460s] #	          Short   Totals
[12/09 16:38:28   6460s] #	M1            0        0
[12/09 16:38:28   6460s] #	M2            6        6
[12/09 16:38:28   6460s] #	M3           30       30
[12/09 16:38:28   6460s] #	M4           12       12
[12/09 16:38:28   6460s] #	Totals       48       48
[12/09 16:38:28   6460s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3450.27 (MB), peak = 3644.72 (MB)
[12/09 16:38:29   6460s] #start 49th optimization iteration ...
[12/09 16:38:31   6462s] #   number of violations = 48
[12/09 16:38:31   6462s] #
[12/09 16:38:31   6462s] #    By Layer and Type :
[12/09 16:38:31   6462s] #	         MetSpc    Short      Mar   Totals
[12/09 16:38:31   6462s] #	M1            0        2        0        2
[12/09 16:38:31   6462s] #	M2            0        5        2        7
[12/09 16:38:31   6462s] #	M3            0       25        0       25
[12/09 16:38:31   6462s] #	M4            1       13        0       14
[12/09 16:38:31   6462s] #	Totals        1       45        2       48
[12/09 16:38:31   6462s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3450.21 (MB), peak = 3644.72 (MB)
[12/09 16:38:31   6462s] #start 50th optimization iteration ...
[12/09 16:38:33   6464s] #   number of violations = 42
[12/09 16:38:33   6464s] #
[12/09 16:38:33   6464s] #    By Layer and Type :
[12/09 16:38:33   6464s] #	          Short   Totals
[12/09 16:38:33   6464s] #	M1            0        0
[12/09 16:38:33   6464s] #	M2            4        4
[12/09 16:38:33   6464s] #	M3           27       27
[12/09 16:38:33   6464s] #	M4           11       11
[12/09 16:38:33   6464s] #	Totals       42       42
[12/09 16:38:33   6464s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3450.05 (MB), peak = 3644.72 (MB)
[12/09 16:38:33   6464s] #start 51th optimization iteration ...
[12/09 16:38:35   6466s] #   number of violations = 50
[12/09 16:38:35   6466s] #
[12/09 16:38:35   6466s] #    By Layer and Type :
[12/09 16:38:35   6466s] #	          Short      Mar   Totals
[12/09 16:38:35   6466s] #	M1            2        0        2
[12/09 16:38:35   6466s] #	M2            5        2        7
[12/09 16:38:35   6466s] #	M3           31        0       31
[12/09 16:38:35   6466s] #	M4            5        1        6
[12/09 16:38:35   6466s] #	M5            2        0        2
[12/09 16:38:35   6466s] #	M6            2        0        2
[12/09 16:38:35   6466s] #	Totals       47        3       50
[12/09 16:38:35   6466s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3450.08 (MB), peak = 3644.72 (MB)
[12/09 16:38:35   6466s] #start 52th optimization iteration ...
[12/09 16:38:37   6468s] #   number of violations = 53
[12/09 16:38:37   6468s] #
[12/09 16:38:37   6468s] #    By Layer and Type :
[12/09 16:38:37   6468s] #	         MetSpc    Short     Loop      Mar   Totals
[12/09 16:38:37   6468s] #	M1            0        4        0        0        4
[12/09 16:38:37   6468s] #	M2            0        5        1        2        8
[12/09 16:38:37   6468s] #	M3            0       24        0        0       24
[12/09 16:38:37   6468s] #	M4            1       11        0        1       13
[12/09 16:38:37   6468s] #	M5            0        1        0        1        2
[12/09 16:38:37   6468s] #	M6            0        2        0        0        2
[12/09 16:38:37   6468s] #	Totals        1       47        1        4       53
[12/09 16:38:37   6468s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3450.07 (MB), peak = 3644.72 (MB)
[12/09 16:38:37   6468s] #start 53th optimization iteration ...
[12/09 16:38:39   6470s] #   number of violations = 50
[12/09 16:38:39   6470s] #
[12/09 16:38:39   6470s] #    By Layer and Type :
[12/09 16:38:39   6470s] #	          Short      Mar   Totals
[12/09 16:38:39   6470s] #	M1            2        0        2
[12/09 16:38:39   6470s] #	M2            6        2        8
[12/09 16:38:39   6470s] #	M3           33        0       33
[12/09 16:38:39   6470s] #	M4            7        0        7
[12/09 16:38:39   6470s] #	Totals       48        2       50
[12/09 16:38:39   6470s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3450.06 (MB), peak = 3644.72 (MB)
[12/09 16:38:39   6470s] #start 54th optimization iteration ...
[12/09 16:38:41   6471s] #   number of violations = 48
[12/09 16:38:41   6471s] #
[12/09 16:38:41   6471s] #    By Layer and Type :
[12/09 16:38:41   6471s] #	         MetSpc    Short      Mar   Totals
[12/09 16:38:41   6471s] #	M1            0        0        0        0
[12/09 16:38:41   6471s] #	M2            0        2        0        2
[12/09 16:38:41   6471s] #	M3            0       28        0       28
[12/09 16:38:41   6471s] #	M4            1       12        1       14
[12/09 16:38:41   6471s] #	M5            0        1        1        2
[12/09 16:38:41   6471s] #	M6            0        2        0        2
[12/09 16:38:41   6471s] #	Totals        1       45        2       48
[12/09 16:38:41   6471s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3450.57 (MB), peak = 3644.72 (MB)
[12/09 16:38:41   6471s] #start 55th optimization iteration ...
[12/09 16:38:43   6473s] #   number of violations = 41
[12/09 16:38:43   6473s] #
[12/09 16:38:43   6473s] #    By Layer and Type :
[12/09 16:38:43   6473s] #	         MetSpc    Short   Totals
[12/09 16:38:43   6473s] #	M1            0        0        0
[12/09 16:38:43   6473s] #	M2            0        4        4
[12/09 16:38:43   6473s] #	M3            0       28       28
[12/09 16:38:43   6473s] #	M4            1        8        9
[12/09 16:38:43   6473s] #	Totals        1       40       41
[12/09 16:38:43   6473s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3450.57 (MB), peak = 3644.72 (MB)
[12/09 16:38:43   6473s] #start 56th optimization iteration ...
[12/09 16:38:46   6475s] #   number of violations = 40
[12/09 16:38:46   6475s] #
[12/09 16:38:46   6475s] #    By Layer and Type :
[12/09 16:38:46   6475s] #	          Short   Totals
[12/09 16:38:46   6475s] #	M1            0        0
[12/09 16:38:46   6475s] #	M2            2        2
[12/09 16:38:46   6475s] #	M3           27       27
[12/09 16:38:46   6475s] #	M4           11       11
[12/09 16:38:46   6475s] #	Totals       40       40
[12/09 16:38:46   6475s] #cpu time = 00:00:02, elapsed time = 00:00:03, memory = 3450.85 (MB), peak = 3644.72 (MB)
[12/09 16:38:46   6475s] #start 57th optimization iteration ...
[12/09 16:38:49   6477s] #   number of violations = 42
[12/09 16:38:49   6477s] #
[12/09 16:38:49   6477s] #    By Layer and Type :
[12/09 16:38:49   6477s] #	          Short      Mar   Totals
[12/09 16:38:49   6477s] #	M1            0        0        0
[12/09 16:38:49   6477s] #	M2            2        0        2
[12/09 16:38:49   6477s] #	M3           23        0       23
[12/09 16:38:49   6477s] #	M4           12        1       13
[12/09 16:38:49   6477s] #	M5            1        1        2
[12/09 16:38:49   6477s] #	M6            2        0        2
[12/09 16:38:49   6477s] #	Totals       40        2       42
[12/09 16:38:49   6477s] #cpu time = 00:00:02, elapsed time = 00:00:03, memory = 3450.76 (MB), peak = 3644.72 (MB)
[12/09 16:38:49   6477s] #start 58th optimization iteration ...
[12/09 16:38:51   6479s] #   number of violations = 41
[12/09 16:38:51   6479s] #
[12/09 16:38:51   6479s] #    By Layer and Type :
[12/09 16:38:51   6479s] #	         MetSpc    Short   Totals
[12/09 16:38:51   6479s] #	M1            0        0        0
[12/09 16:38:51   6479s] #	M2            0        2        2
[12/09 16:38:51   6479s] #	M3            0       27       27
[12/09 16:38:51   6479s] #	M4            1       11       12
[12/09 16:38:51   6479s] #	Totals        1       40       41
[12/09 16:38:51   6479s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3450.42 (MB), peak = 3644.72 (MB)
[12/09 16:38:51   6479s] #start 59th optimization iteration ...
[12/09 16:38:53   6481s] #   number of violations = 46
[12/09 16:38:53   6481s] #
[12/09 16:38:53   6481s] #    By Layer and Type :
[12/09 16:38:53   6481s] #	         MetSpc    Short   Totals
[12/09 16:38:53   6481s] #	M1            0        0        0
[12/09 16:38:53   6481s] #	M2            0        4        4
[12/09 16:38:53   6481s] #	M3            0       30       30
[12/09 16:38:53   6481s] #	M4            1       11       12
[12/09 16:38:53   6481s] #	Totals        1       45       46
[12/09 16:38:53   6481s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3450.41 (MB), peak = 3644.72 (MB)
[12/09 16:38:53   6481s] #start 60th optimization iteration ...
[12/09 16:38:54   6483s] #   number of violations = 44
[12/09 16:38:54   6483s] #
[12/09 16:38:54   6483s] #    By Layer and Type :
[12/09 16:38:54   6483s] #	         MetSpc   EOLSpc    Short   Totals
[12/09 16:38:54   6483s] #	M1            0        0        0        0
[12/09 16:38:54   6483s] #	M2            0        0        4        4
[12/09 16:38:54   6483s] #	M3            0        0       28       28
[12/09 16:38:54   6483s] #	M4            2        1        9       12
[12/09 16:38:54   6483s] #	Totals        2        1       41       44
[12/09 16:38:54   6483s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3450.97 (MB), peak = 3644.72 (MB)
[12/09 16:38:54   6483s] #start 61th optimization iteration ...
[12/09 16:38:57   6485s] #   number of violations = 50
[12/09 16:38:57   6485s] #
[12/09 16:38:57   6485s] #    By Layer and Type :
[12/09 16:38:57   6485s] #	          Short      Mar   Totals
[12/09 16:38:57   6485s] #	M1            2        0        2
[12/09 16:38:57   6485s] #	M2            4        2        6
[12/09 16:38:57   6485s] #	M3           29        0       29
[12/09 16:38:57   6485s] #	M4            8        1        9
[12/09 16:38:57   6485s] #	M5            2        0        2
[12/09 16:38:57   6485s] #	M6            2        0        2
[12/09 16:38:57   6485s] #	Totals       47        3       50
[12/09 16:38:57   6485s] #cpu time = 00:00:02, elapsed time = 00:00:03, memory = 3451.31 (MB), peak = 3644.72 (MB)
[12/09 16:38:57   6485s] #start 62th optimization iteration ...
[12/09 16:38:59   6487s] #   number of violations = 40
[12/09 16:38:59   6487s] #
[12/09 16:38:59   6487s] #    By Layer and Type :
[12/09 16:38:59   6487s] #	          Short   Totals
[12/09 16:38:59   6487s] #	M1            0        0
[12/09 16:38:59   6487s] #	M2            2        2
[12/09 16:38:59   6487s] #	M3           26       26
[12/09 16:38:59   6487s] #	M4           12       12
[12/09 16:38:59   6487s] #	Totals       40       40
[12/09 16:38:59   6487s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3451.13 (MB), peak = 3644.72 (MB)
[12/09 16:39:00   6487s] #start 63th optimization iteration ...
[12/09 16:39:02   6489s] #   number of violations = 47
[12/09 16:39:02   6489s] #
[12/09 16:39:02   6489s] #    By Layer and Type :
[12/09 16:39:02   6489s] #	          Short      Mar   Totals
[12/09 16:39:02   6489s] #	M1            2        0        2
[12/09 16:39:02   6489s] #	M2            4        2        6
[12/09 16:39:02   6489s] #	M3           30        0       30
[12/09 16:39:02   6489s] #	M4            9        0        9
[12/09 16:39:02   6489s] #	Totals       45        2       47
[12/09 16:39:02   6489s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3450.76 (MB), peak = 3644.72 (MB)
[12/09 16:39:02   6489s] #start 64th optimization iteration ...
[12/09 16:39:04   6491s] #   number of violations = 44
[12/09 16:39:04   6491s] #
[12/09 16:39:04   6491s] #    By Layer and Type :
[12/09 16:39:04   6491s] #	         MetSpc   EOLSpc    Short      Mar   Totals
[12/09 16:39:04   6491s] #	M1            0        0        2        0        2
[12/09 16:39:04   6491s] #	M2            0        0        3        1        4
[12/09 16:39:04   6491s] #	M3            1        1       28        0       30
[12/09 16:39:04   6491s] #	M4            0        0        8        0        8
[12/09 16:39:04   6491s] #	Totals        1        1       41        1       44
[12/09 16:39:04   6491s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3450.88 (MB), peak = 3644.72 (MB)
[12/09 16:39:04   6491s] #start 65th optimization iteration ...
[12/09 16:39:06   6493s] #   number of violations = 48
[12/09 16:39:06   6493s] #
[12/09 16:39:06   6493s] #    By Layer and Type :
[12/09 16:39:06   6493s] #	         MetSpc   EOLSpc    Short      Mar   Totals
[12/09 16:39:06   6493s] #	M1            0        0        2        0        2
[12/09 16:39:06   6493s] #	M2            0        0        3        2        5
[12/09 16:39:06   6493s] #	M3            1        1       25        0       27
[12/09 16:39:06   6493s] #	M4            1        0       13        0       14
[12/09 16:39:06   6493s] #	Totals        2        1       43        2       48
[12/09 16:39:06   6493s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3450.45 (MB), peak = 3644.72 (MB)
[12/09 16:39:06   6493s] #start 66th optimization iteration ...
[12/09 16:39:08   6495s] #   number of violations = 54
[12/09 16:39:08   6495s] #
[12/09 16:39:08   6495s] #    By Layer and Type :
[12/09 16:39:08   6495s] #	          Short      Mar   Totals
[12/09 16:39:08   6495s] #	M1            2        0        2
[12/09 16:39:08   6495s] #	M2            5        1        6
[12/09 16:39:08   6495s] #	M3           28        0       28
[12/09 16:39:08   6495s] #	M4            8        2       10
[12/09 16:39:08   6495s] #	M5            4        0        4
[12/09 16:39:08   6495s] #	M6            4        0        4
[12/09 16:39:08   6495s] #	Totals       51        3       54
[12/09 16:39:08   6495s] #cpu time = 00:00:02, elapsed time = 00:00:03, memory = 3450.59 (MB), peak = 3644.72 (MB)
[12/09 16:39:08   6495s] #start 67th optimization iteration ...
[12/09 16:39:11   6497s] #   number of violations = 42
[12/09 16:39:11   6497s] #
[12/09 16:39:11   6497s] #    By Layer and Type :
[12/09 16:39:11   6497s] #	          Short   Totals
[12/09 16:39:11   6497s] #	M1            0        0
[12/09 16:39:11   6497s] #	M2            2        2
[12/09 16:39:11   6497s] #	M3           27       27
[12/09 16:39:11   6497s] #	M4           13       13
[12/09 16:39:11   6497s] #	Totals       42       42
[12/09 16:39:11   6497s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3450.34 (MB), peak = 3644.72 (MB)
[12/09 16:39:11   6497s] #start 68th optimization iteration ...
[12/09 16:39:13   6498s] #   number of violations = 43
[12/09 16:39:13   6498s] #
[12/09 16:39:13   6498s] #    By Layer and Type :
[12/09 16:39:13   6498s] #	          Short   Totals
[12/09 16:39:13   6498s] #	M1            0        0
[12/09 16:39:13   6498s] #	M2            4        4
[12/09 16:39:13   6498s] #	M3           30       30
[12/09 16:39:13   6498s] #	M4            9        9
[12/09 16:39:13   6498s] #	Totals       43       43
[12/09 16:39:13   6498s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3450.21 (MB), peak = 3644.72 (MB)
[12/09 16:39:13   6499s] #start 69th optimization iteration ...
[12/09 16:39:15   6501s] #   number of violations = 43
[12/09 16:39:15   6501s] #
[12/09 16:39:15   6501s] #    By Layer and Type :
[12/09 16:39:15   6501s] #	          Short   Totals
[12/09 16:39:15   6501s] #	M1            0        0
[12/09 16:39:15   6501s] #	M2            4        4
[12/09 16:39:15   6501s] #	M3           30       30
[12/09 16:39:15   6501s] #	M4            9        9
[12/09 16:39:15   6501s] #	Totals       43       43
[12/09 16:39:15   6501s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3450.20 (MB), peak = 3644.72 (MB)
[12/09 16:39:15   6501s] #start 70th optimization iteration ...
[12/09 16:39:17   6503s] #   number of violations = 39
[12/09 16:39:17   6503s] #
[12/09 16:39:17   6503s] #    By Layer and Type :
[12/09 16:39:17   6503s] #	          Short   Totals
[12/09 16:39:17   6503s] #	M1            0        0
[12/09 16:39:17   6503s] #	M2            2        2
[12/09 16:39:17   6503s] #	M3           26       26
[12/09 16:39:17   6503s] #	M4           11       11
[12/09 16:39:17   6503s] #	Totals       39       39
[12/09 16:39:17   6503s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3450.26 (MB), peak = 3644.72 (MB)
[12/09 16:39:17   6503s] #start 71th optimization iteration ...
[12/09 16:39:19   6505s] #   number of violations = 39
[12/09 16:39:19   6505s] #
[12/09 16:39:19   6505s] #    By Layer and Type :
[12/09 16:39:19   6505s] #	          Short   Totals
[12/09 16:39:19   6505s] #	M1            0        0
[12/09 16:39:19   6505s] #	M2            2        2
[12/09 16:39:19   6505s] #	M3           26       26
[12/09 16:39:19   6505s] #	M4           11       11
[12/09 16:39:19   6505s] #	Totals       39       39
[12/09 16:39:19   6505s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3450.13 (MB), peak = 3644.72 (MB)
[12/09 16:39:19   6505s] #start 72th optimization iteration ...
[12/09 16:39:20   6506s] #   number of violations = 39
[12/09 16:39:20   6506s] #
[12/09 16:39:20   6506s] #    By Layer and Type :
[12/09 16:39:20   6506s] #	          Short   Totals
[12/09 16:39:20   6506s] #	M1            0        0
[12/09 16:39:20   6506s] #	M2            2        2
[12/09 16:39:20   6506s] #	M3           26       26
[12/09 16:39:20   6506s] #	M4           11       11
[12/09 16:39:20   6506s] #	Totals       39       39
[12/09 16:39:20   6506s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3449.99 (MB), peak = 3644.72 (MB)
[12/09 16:39:20   6506s] #start 73th optimization iteration ...
[12/09 16:39:22   6508s] #   number of violations = 39
[12/09 16:39:22   6508s] #
[12/09 16:39:22   6508s] #    By Layer and Type :
[12/09 16:39:22   6508s] #	          Short   Totals
[12/09 16:39:22   6508s] #	M1            0        0
[12/09 16:39:22   6508s] #	M2            2        2
[12/09 16:39:22   6508s] #	M3           26       26
[12/09 16:39:22   6508s] #	M4           11       11
[12/09 16:39:22   6508s] #	Totals       39       39
[12/09 16:39:22   6508s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3450.11 (MB), peak = 3644.72 (MB)
[12/09 16:39:22   6508s] #start 74th optimization iteration ...
[12/09 16:39:24   6510s] #   number of violations = 39
[12/09 16:39:24   6510s] #
[12/09 16:39:24   6510s] #    By Layer and Type :
[12/09 16:39:24   6510s] #	          Short   Totals
[12/09 16:39:24   6510s] #	M1            0        0
[12/09 16:39:24   6510s] #	M2            2        2
[12/09 16:39:24   6510s] #	M3           26       26
[12/09 16:39:24   6510s] #	M4           11       11
[12/09 16:39:24   6510s] #	Totals       39       39
[12/09 16:39:24   6510s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3450.26 (MB), peak = 3644.72 (MB)
[12/09 16:39:25   6512s] #Complete Detail Routing.
[12/09 16:39:26   6513s] #Total number of nets with non-default rule or having extra spacing = 359
[12/09 16:39:26   6513s] #Total wire length = 3576265 um.
[12/09 16:39:26   6513s] #Total half perimeter of net bounding box = 2807678 um.
[12/09 16:39:26   6513s] #Total wire length on LAYER M1 = 6212 um.
[12/09 16:39:26   6513s] #Total wire length on LAYER M2 = 785239 um.
[12/09 16:39:26   6513s] #Total wire length on LAYER M3 = 1169125 um.
[12/09 16:39:26   6513s] #Total wire length on LAYER M4 = 890766 um.
[12/09 16:39:26   6513s] #Total wire length on LAYER M5 = 606161 um.
[12/09 16:39:26   6513s] #Total wire length on LAYER M6 = 118761 um.
[12/09 16:39:26   6513s] #Total wire length on LAYER M7 = 0 um.
[12/09 16:39:26   6513s] #Total wire length on LAYER M8 = 0 um.
[12/09 16:39:26   6513s] #Total wire length on LAYER M9 = 0 um.
[12/09 16:39:26   6513s] #Total number of vias = 1374399
[12/09 16:39:26   6513s] #Up-Via Summary (total 1374399):
[12/09 16:39:26   6513s] #           
[12/09 16:39:26   6513s] #-----------------------
[12/09 16:39:26   6513s] # M1             577557
[12/09 16:39:26   6513s] # M2             533455
[12/09 16:39:26   6513s] # M3             187841
[12/09 16:39:26   6513s] # M4              67631
[12/09 16:39:26   6513s] # M5               7915
[12/09 16:39:26   6513s] #-----------------------
[12/09 16:39:26   6513s] #               1374399 
[12/09 16:39:26   6513s] #
[12/09 16:39:26   6513s] #Total number of DRC violations = 39
[12/09 16:39:26   6513s] #Total number of violations on LAYER M1 = 0
[12/09 16:39:26   6513s] #Total number of violations on LAYER M2 = 2
[12/09 16:39:26   6513s] #Total number of violations on LAYER M3 = 26
[12/09 16:39:26   6513s] #Total number of violations on LAYER M4 = 11
[12/09 16:39:26   6513s] #Total number of violations on LAYER M5 = 0
[12/09 16:39:26   6513s] #Total number of violations on LAYER M6 = 0
[12/09 16:39:26   6513s] #Total number of violations on LAYER M7 = 0
[12/09 16:39:26   6513s] #Total number of violations on LAYER M8 = 0
[12/09 16:39:26   6513s] #Total number of violations on LAYER M9 = 0
[12/09 16:39:27   6514s] ### Time Record (Detail Routing) is uninstalled.
[12/09 16:39:27   6514s] #Cpu time = 00:02:47
[12/09 16:39:27   6514s] #Elapsed time = 00:02:43
[12/09 16:39:27   6514s] #Increased memory = -4.62 (MB)
[12/09 16:39:27   6514s] #Total memory = 3450.26 (MB)
[12/09 16:39:27   6514s] #Peak memory = 3644.72 (MB)
[12/09 16:39:27   6514s] ### Time Record (Antenna Fixing) is installed.
[12/09 16:39:27   6515s] #
[12/09 16:39:27   6515s] #start routing for process antenna violation fix ...
[12/09 16:39:30   6517s] ### drc_pitch = 4160 ( 2.08000 um) drc_range = 3940 ( 1.97000 um) route_pitch = 2120 ( 1.06000 um) patch_pitch = 6640 ( 3.32000 um) top_route_layer = 6 top_pin_layer = 6
[12/09 16:39:31   6518s] #
[12/09 16:39:31   6518s] #    By Layer and Type :
[12/09 16:39:31   6518s] #	          Short   Totals
[12/09 16:39:31   6518s] #	M1            0        0
[12/09 16:39:31   6518s] #	M2            2        2
[12/09 16:39:31   6518s] #	M3           26       26
[12/09 16:39:31   6518s] #	M4           11       11
[12/09 16:39:31   6518s] #	Totals       39       39
[12/09 16:39:31   6518s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3450.26 (MB), peak = 3644.72 (MB)
[12/09 16:39:31   6518s] #
[12/09 16:39:31   6518s] #Total number of nets with non-default rule or having extra spacing = 359
[12/09 16:39:31   6518s] #Total wire length = 3576265 um.
[12/09 16:39:31   6518s] #Total half perimeter of net bounding box = 2807678 um.
[12/09 16:39:31   6518s] #Total wire length on LAYER M1 = 6212 um.
[12/09 16:39:31   6518s] #Total wire length on LAYER M2 = 785239 um.
[12/09 16:39:31   6518s] #Total wire length on LAYER M3 = 1169125 um.
[12/09 16:39:31   6518s] #Total wire length on LAYER M4 = 890766 um.
[12/09 16:39:31   6518s] #Total wire length on LAYER M5 = 606161 um.
[12/09 16:39:31   6518s] #Total wire length on LAYER M6 = 118761 um.
[12/09 16:39:31   6518s] #Total wire length on LAYER M7 = 0 um.
[12/09 16:39:31   6518s] #Total wire length on LAYER M8 = 0 um.
[12/09 16:39:31   6518s] #Total wire length on LAYER M9 = 0 um.
[12/09 16:39:31   6518s] #Total number of vias = 1374399
[12/09 16:39:31   6518s] #Up-Via Summary (total 1374399):
[12/09 16:39:31   6518s] #           
[12/09 16:39:31   6518s] #-----------------------
[12/09 16:39:31   6518s] # M1             577557
[12/09 16:39:31   6518s] # M2             533455
[12/09 16:39:31   6518s] # M3             187841
[12/09 16:39:31   6518s] # M4              67631
[12/09 16:39:31   6518s] # M5               7915
[12/09 16:39:31   6518s] #-----------------------
[12/09 16:39:31   6518s] #               1374399 
[12/09 16:39:31   6518s] #
[12/09 16:39:31   6518s] #Total number of DRC violations = 39
[12/09 16:39:31   6518s] #Total number of process antenna violations = 0
[12/09 16:39:31   6518s] #Total number of net violated process antenna rule = 0 ant fix stage
[12/09 16:39:31   6518s] #Total number of violations on LAYER M1 = 0
[12/09 16:39:31   6518s] #Total number of violations on LAYER M2 = 2
[12/09 16:39:31   6518s] #Total number of violations on LAYER M3 = 26
[12/09 16:39:31   6518s] #Total number of violations on LAYER M4 = 11
[12/09 16:39:31   6518s] #Total number of violations on LAYER M5 = 0
[12/09 16:39:31   6518s] #Total number of violations on LAYER M6 = 0
[12/09 16:39:31   6518s] #Total number of violations on LAYER M7 = 0
[12/09 16:39:31   6518s] #Total number of violations on LAYER M8 = 0
[12/09 16:39:31   6518s] #Total number of violations on LAYER M9 = 0
[12/09 16:39:31   6518s] #
[12/09 16:39:43   6535s] #
[12/09 16:39:43   6536s] #Total number of nets with non-default rule or having extra spacing = 359
[12/09 16:39:43   6536s] #Total wire length = 3576265 um.
[12/09 16:39:43   6536s] #Total half perimeter of net bounding box = 2807678 um.
[12/09 16:39:43   6536s] #Total wire length on LAYER M1 = 6212 um.
[12/09 16:39:43   6536s] #Total wire length on LAYER M2 = 785239 um.
[12/09 16:39:43   6536s] #Total wire length on LAYER M3 = 1169125 um.
[12/09 16:39:43   6536s] #Total wire length on LAYER M4 = 890766 um.
[12/09 16:39:43   6536s] #Total wire length on LAYER M5 = 606161 um.
[12/09 16:39:43   6536s] #Total wire length on LAYER M6 = 118761 um.
[12/09 16:39:43   6536s] #Total wire length on LAYER M7 = 0 um.
[12/09 16:39:43   6536s] #Total wire length on LAYER M8 = 0 um.
[12/09 16:39:43   6536s] #Total wire length on LAYER M9 = 0 um.
[12/09 16:39:43   6536s] #Total number of vias = 1374399
[12/09 16:39:43   6536s] #Up-Via Summary (total 1374399):
[12/09 16:39:43   6536s] #           
[12/09 16:39:43   6536s] #-----------------------
[12/09 16:39:43   6536s] # M1             577557
[12/09 16:39:43   6536s] # M2             533455
[12/09 16:39:43   6536s] # M3             187841
[12/09 16:39:43   6536s] # M4              67631
[12/09 16:39:43   6536s] # M5               7915
[12/09 16:39:43   6536s] #-----------------------
[12/09 16:39:43   6536s] #               1374399 
[12/09 16:39:43   6536s] #
[12/09 16:39:43   6536s] #Total number of DRC violations = 39
[12/09 16:39:43   6536s] #Total number of process antenna violations = 0
[12/09 16:39:43   6536s] #Total number of net violated process antenna rule = 0 ant fix stage
[12/09 16:39:43   6536s] #Total number of violations on LAYER M1 = 0
[12/09 16:39:43   6536s] #Total number of violations on LAYER M2 = 2
[12/09 16:39:43   6536s] #Total number of violations on LAYER M3 = 26
[12/09 16:39:43   6536s] #Total number of violations on LAYER M4 = 11
[12/09 16:39:43   6536s] #Total number of violations on LAYER M5 = 0
[12/09 16:39:43   6536s] #Total number of violations on LAYER M6 = 0
[12/09 16:39:43   6536s] #Total number of violations on LAYER M7 = 0
[12/09 16:39:43   6536s] #Total number of violations on LAYER M8 = 0
[12/09 16:39:43   6536s] #Total number of violations on LAYER M9 = 0
[12/09 16:39:43   6536s] #
[12/09 16:39:43   6536s] ### Time Record (Antenna Fixing) is uninstalled.
[12/09 16:39:43   6536s] #detailRoute Statistics:
[12/09 16:39:43   6536s] #Cpu time = 00:03:09
[12/09 16:39:43   6536s] #Elapsed time = 00:03:00
[12/09 16:39:43   6536s] #Increased memory = -4.08 (MB)
[12/09 16:39:43   6536s] #Total memory = 3450.80 (MB)
[12/09 16:39:43   6536s] #Peak memory = 3644.72 (MB)
[12/09 16:39:43   6536s] #Skip updating routing design signature in db-snapshot flow
[12/09 16:39:44   6537s] ### global_detail_route design signature (561): route=914329492 flt_obj=0 vio=1866470496 shield_wire=1
[12/09 16:39:44   6537s] ### Time Record (DB Export) is installed.
[12/09 16:39:46   6538s] ### export design design signature (562): route=914329492 fixed_route=2047590728 flt_obj=0 vio=1866470496 swire=282492057 shield_wire=1 net_attr=1366872578 dirty_area=0 del_dirty_area=0 cell=798963616 placement=1566479310 pin_access=2011082590 inst_pattern=1
[12/09 16:39:51   6544s] ### Time Record (DB Export) is uninstalled.
[12/09 16:39:51   6544s] ### Time Record (Post Callback) is installed.
[12/09 16:39:52   6545s] ### Time Record (Post Callback) is uninstalled.
[12/09 16:39:52   6545s] #
[12/09 16:39:52   6545s] #globalDetailRoute statistics:
[12/09 16:39:52   6545s] #Cpu time = 00:03:44
[12/09 16:39:52   6545s] #Elapsed time = 00:03:35
[12/09 16:39:52   6545s] #Increased memory = -296.57 (MB)
[12/09 16:39:52   6545s] #Total memory = 3212.66 (MB)
[12/09 16:39:52   6545s] #Peak memory = 3644.72 (MB)
[12/09 16:39:52   6545s] #Number of warnings = 3
[12/09 16:39:52   6545s] #Total number of warnings = 18
[12/09 16:39:52   6545s] #Number of fails = 0
[12/09 16:39:52   6545s] #Total number of fails = 0
[12/09 16:39:52   6545s] #Complete globalDetailRoute on Fri Dec  9 16:39:52 2022
[12/09 16:39:52   6545s] #
[12/09 16:39:53   6545s] ### import design signature (563): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=2011082590 inst_pattern=1
[12/09 16:39:53   6545s] ### Time Record (globalDetailRoute) is uninstalled.
[12/09 16:39:53   6545s] ### 
[12/09 16:39:53   6545s] ###   Scalability Statistics
[12/09 16:39:53   6545s] ### 
[12/09 16:39:53   6545s] ### --------------------------------+----------------+----------------+----------------+
[12/09 16:39:53   6545s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[12/09 16:39:53   6545s] ### --------------------------------+----------------+----------------+----------------+
[12/09 16:39:53   6545s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/09 16:39:53   6545s] ###   Post Callback                 |        00:00:01|        00:00:01|             0.8|
[12/09 16:39:53   6545s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/09 16:39:53   6545s] ###   DB Import                     |        00:00:09|        00:00:07|             1.3|
[12/09 16:39:53   6545s] ###   DB Export                     |        00:00:07|        00:00:07|             1.1|
[12/09 16:39:53   6545s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[12/09 16:39:53   6545s] ###   Data Preparation              |        00:00:11|        00:00:12|             0.9|
[12/09 16:39:53   6545s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[12/09 16:39:53   6545s] ###   Track Assignment              |        00:00:00|        00:00:01|             1.0|
[12/09 16:39:53   6545s] ###   Detail Routing                |        00:02:46|        00:02:42|             1.0|
[12/09 16:39:53   6545s] ###   Antenna Fixing                |        00:00:22|        00:00:17|             1.3|
[12/09 16:39:53   6545s] ###   Entire Command                |        00:03:45|        00:03:36|             1.0|
[12/09 16:39:53   6545s] ### --------------------------------+----------------+----------------+----------------+
[12/09 16:39:53   6545s] ### 
[12/09 16:39:53   6545s] *** EcoRoute #2 [finish] : cpu/real = 0:03:45.1/0:03:36.3 (1.0), totSession cpu/real = 1:49:05.8/1:27:02.8 (1.3), mem = 3838.3M
[12/09 16:39:53   6545s] 
[12/09 16:39:53   6545s] =============================================================================================
[12/09 16:39:53   6545s]  Step TAT Report for EcoRoute #2                                                21.10-p004_1
[12/09 16:39:53   6545s] =============================================================================================
[12/09 16:39:53   6545s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/09 16:39:53   6545s] ---------------------------------------------------------------------------------------------
[12/09 16:39:53   6545s] [ GlobalRoute            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/09 16:39:53   6545s] [ DetailRoute            ]      1   0:02:41.6  (  74.7 % )     0:02:41.6 /  0:02:45.9    1.0
[12/09 16:39:53   6545s] [ MISC                   ]          0:00:54.7  (  25.3 % )     0:00:54.7 /  0:00:59.2    1.1
[12/09 16:39:53   6545s] ---------------------------------------------------------------------------------------------
[12/09 16:39:53   6545s]  EcoRoute #2 TOTAL                  0:03:36.3  ( 100.0 % )     0:03:36.3 /  0:03:45.1    1.0
[12/09 16:39:53   6545s] ---------------------------------------------------------------------------------------------
[12/09 16:39:53   6545s] 
[12/09 16:39:53   6545s] **optDesign ... cpu = 0:08:19, real = 0:08:26, mem = 3205.5M, totSessionCpu=1:49:06 **
[12/09 16:39:53   6545s] -routeWithEco false                       # bool, default=false
[12/09 16:39:53   6545s] -routeSelectedNetOnly false               # bool, default=false
[12/09 16:39:53   6545s] -routeWithTimingDriven false              # bool, default=false
[12/09 16:39:53   6545s] -routeWithSiDriven false                  # bool, default=false
[12/09 16:39:53   6545s] New Signature Flow (restoreNanoRouteOptions) ....
[12/09 16:39:53   6545s] Extraction called for design 'toplevel_498' of instances=191747 and nets=158037 using extraction engine 'postRoute' at effort level 'low' .
[12/09 16:39:53   6545s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/09 16:39:53   6545s] Type 'man IMPEXT-3530' for more detail.
[12/09 16:39:53   6545s] PostRoute (effortLevel low) RC Extraction called for design toplevel_498.
[12/09 16:39:53   6545s] RC Extraction called in multi-corner(1) mode.
[12/09 16:39:53   6545s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[12/09 16:39:53   6545s] Type 'man IMPEXT-6197' for more detail.
[12/09 16:39:54   6546s] **WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
[12/09 16:39:54   6546s] * Layer Id             : 1 - M1
[12/09 16:39:54   6546s]       Thickness        : 0.18
[12/09 16:39:54   6546s]       Min Width        : 0.09
[12/09 16:39:54   6546s]       Layer Dielectric : 4.1
[12/09 16:39:54   6546s] * Layer Id             : 2 - M2
[12/09 16:39:54   6546s]       Thickness        : 0.22
[12/09 16:39:54   6546s]       Min Width        : 0.1
[12/09 16:39:54   6546s]       Layer Dielectric : 4.1
[12/09 16:39:54   6546s] * Layer Id             : 3 - M3
[12/09 16:39:54   6546s]       Thickness        : 0.22
[12/09 16:39:54   6546s]       Min Width        : 0.1
[12/09 16:39:54   6546s]       Layer Dielectric : 4.1
[12/09 16:39:54   6546s] * Layer Id             : 4 - M4
[12/09 16:39:54   6546s]       Thickness        : 0.22
[12/09 16:39:54   6546s]       Min Width        : 0.1
[12/09 16:39:54   6546s]       Layer Dielectric : 4.1
[12/09 16:39:54   6546s] * Layer Id             : 5 - M5
[12/09 16:39:54   6546s]       Thickness        : 0.22
[12/09 16:39:54   6546s]       Min Width        : 0.1
[12/09 16:39:54   6546s]       Layer Dielectric : 4.1
[12/09 16:39:54   6546s] * Layer Id             : 6 - M6
[12/09 16:39:54   6546s]       Thickness        : 0.22
[12/09 16:39:54   6546s]       Min Width        : 0.1
[12/09 16:39:54   6546s]       Layer Dielectric : 4.1
[12/09 16:39:54   6546s] * Layer Id             : 7 - M7
[12/09 16:39:54   6546s]       Thickness        : 0.22
[12/09 16:39:54   6546s]       Min Width        : 0.1
[12/09 16:39:54   6546s]       Layer Dielectric : 4.1
[12/09 16:39:54   6546s] * Layer Id             : 8 - M8
[12/09 16:39:54   6546s]       Thickness        : 0.9
[12/09 16:39:54   6546s]       Min Width        : 0.4
[12/09 16:39:54   6546s]       Layer Dielectric : 4.1
[12/09 16:39:54   6546s] * Layer Id             : 9 - M9
[12/09 16:39:54   6546s]       Thickness        : 0.9
[12/09 16:39:54   6546s]       Min Width        : 0.4
[12/09 16:39:54   6546s]       Layer Dielectric : 4.1
[12/09 16:39:54   6546s] extractDetailRC Option : -outfile /tmp/innovus_temp_1318001_ece-498hk-01.ece.illinois.edu_hfaroo9_ndBuTK/toplevel_498_1318001_Ps3RvR.rcdb.d -maxResLength 200  -basic
[12/09 16:39:54   6546s] RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
[12/09 16:39:54   6546s]       RC Corner Indexes            0   
[12/09 16:39:54   6546s] Capacitance Scaling Factor   : 1.00000 
[12/09 16:39:54   6546s] Coupling Cap. Scaling Factor : 1.00000 
[12/09 16:39:54   6546s] Resistance Scaling Factor    : 1.00000 
[12/09 16:39:54   6546s] Clock Cap. Scaling Factor    : 1.00000 
[12/09 16:39:54   6546s] Clock Res. Scaling Factor    : 1.00000 
[12/09 16:39:54   6546s] Shrink Factor                : 1.00000
[12/09 16:40:01   6550s] **WARN: (IMPEXT-7040):	A vertical wire, passing through or close to location (4000000,0), lies outside of design boundary. Correct the wire routing and rerun extraction.
[12/09 16:40:01   6550s] **WARN: (IMPEXT-7040):	A vertical wire, passing through or close to location (4000000,0), lies outside of design boundary. Correct the wire routing and rerun extraction.
[12/09 16:40:01   6550s] **WARN: (IMPEXT-7040):	A vertical wire, passing through or close to location (4000000,0), lies outside of design boundary. Correct the wire routing and rerun extraction.
[12/09 16:40:01   6550s] **WARN: (IMPEXT-7040):	A vertical wire, passing through or close to location (4000000,0), lies outside of design boundary. Correct the wire routing and rerun extraction.
[12/09 16:40:01   6550s] **WARN: (EMS-27):	Message (IMPEXT-7040) has exceeded the current message display limit of 20.
[12/09 16:40:01   6550s] To increase the message display limit, refer to the product command reference manual.
[12/09 16:40:02   6551s] LayerId::1 widthSet size::1
[12/09 16:40:02   6551s] LayerId::2 widthSet size::1
[12/09 16:40:02   6551s] LayerId::3 widthSet size::1
[12/09 16:40:02   6551s] LayerId::4 widthSet size::1
[12/09 16:40:02   6551s] LayerId::5 widthSet size::1
[12/09 16:40:02   6551s] LayerId::6 widthSet size::1
[12/09 16:40:02   6551s] LayerId::7 widthSet size::1
[12/09 16:40:02   6551s] LayerId::8 widthSet size::1
[12/09 16:40:02   6551s] LayerId::9 widthSet size::1
[12/09 16:40:02   6551s] eee: pegSigSF::1.070000
[12/09 16:40:02   6551s] Initializing multi-corner resistance tables ...
[12/09 16:40:02   6551s] eee: l::1 avDens::0.109085 usedTrk::17890.018775 availTrk::164000.000000 sigTrk::17890.018775
[12/09 16:40:02   6551s] eee: l::2 avDens::0.245258 usedTrk::39241.270001 availTrk::160000.000000 sigTrk::39241.270001
[12/09 16:40:02   6551s] eee: l::3 avDens::0.361069 usedTrk::57807.188195 availTrk::160100.000000 sigTrk::57807.188195
[12/09 16:40:02   6551s] eee: l::4 avDens::0.276347 usedTrk::44243.184988 availTrk::160100.000000 sigTrk::44243.184988
[12/09 16:40:02   6551s] eee: l::5 avDens::0.188402 usedTrk::30332.649980 availTrk::161000.000000 sigTrk::30332.649980
[12/09 16:40:02   6551s] eee: l::6 avDens::0.066347 usedTrk::5938.060014 availTrk::89500.000000 sigTrk::5938.060014
[12/09 16:40:02   6551s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/09 16:40:02   6551s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/09 16:40:02   6551s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/09 16:40:03   6551s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.306035 ; uaWl: 1.000000 ; uaWlH: 0.447837 ; aWlH: 0.000000 ; Pmax: 0.882100 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 79 ; 
[12/09 16:40:07   6554s] Checking LVS Completed (CPU Time= 0:00:01.1  MEM= 3838.5M)
[12/09 16:40:08   6554s] Creating parasitic data file '/tmp/innovus_temp_1318001_ece-498hk-01.ece.illinois.edu_hfaroo9_ndBuTK/toplevel_498_1318001_Ps3RvR.rcdb.d' for storing RC.
[12/09 16:40:12   6558s] Extracted 10.0001% (CPU Time= 0:00:07.6  MEM= 3887.0M)
[12/09 16:40:16   6561s] Extracted 20.0001% (CPU Time= 0:00:10.6  MEM= 3887.0M)
[12/09 16:40:20   6564s] Extracted 30.0001% (CPU Time= 0:00:13.4  MEM= 3891.0M)
[12/09 16:40:23   6566s] Extracted 40.0001% (CPU Time= 0:00:16.2  MEM= 3891.0M)
[12/09 16:40:35   6574s] Extracted 50.0001% (CPU Time= 0:00:24.0  MEM= 3891.0M)
[12/09 16:40:43   6579s] Extracted 60.0001% (CPU Time= 0:00:28.5  MEM= 3891.0M)
[12/09 16:40:51   6585s] Extracted 70.0001% (CPU Time= 0:00:34.8  MEM= 3891.0M)
[12/09 16:40:57   6589s] Extracted 80.0001% (CPU Time= 0:00:39.0  MEM= 3891.0M)
[12/09 16:41:01   6592s] Extracted 90.0001% (CPU Time= 0:00:42.1  MEM= 3891.0M)
[12/09 16:41:21   6610s] Extracted 100% (CPU Time= 0:01:00  MEM= 3891.0M)
[12/09 16:41:23   6612s] Number of Extracted Resistors     : 3176163
[12/09 16:41:23   6612s] Number of Extracted Ground Cap.   : 3063034
[12/09 16:41:23   6612s] Number of Extracted Coupling Cap. : 6563276
[12/09 16:41:23   6612s] Opening parasitic data file '/tmp/innovus_temp_1318001_ece-498hk-01.ece.illinois.edu_hfaroo9_ndBuTK/toplevel_498_1318001_Ps3RvR.rcdb.d' for reading (mem: 3870.953M)
[12/09 16:41:23   6612s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[12/09 16:41:24   6613s] Checking LVS Completed (CPU Time= 0:00:01.0  MEM= 3871.0M)
[12/09 16:41:24   6613s] Creating parasitic data file '/tmp/innovus_temp_1318001_ece-498hk-01.ece.illinois.edu_hfaroo9_ndBuTK/toplevel_498_1318001_Ps3RvR.rcdb_Filter.rcdb.d' for storing RC.
[12/09 16:41:26   6616s] Closing parasitic data file '/tmp/innovus_temp_1318001_ece-498hk-01.ece.illinois.edu_hfaroo9_ndBuTK/toplevel_498_1318001_Ps3RvR.rcdb.d': 155555 access done (mem: 3882.953M)
[12/09 16:41:27   6616s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=3882.953M)
[12/09 16:41:27   6616s] Opening parasitic data file '/tmp/innovus_temp_1318001_ece-498hk-01.ece.illinois.edu_hfaroo9_ndBuTK/toplevel_498_1318001_Ps3RvR.rcdb.d' for reading (mem: 3882.953M)
[12/09 16:41:27   6616s] processing rcdb (/tmp/innovus_temp_1318001_ece-498hk-01.ece.illinois.edu_hfaroo9_ndBuTK/toplevel_498_1318001_Ps3RvR.rcdb.d) for hinst (top) of cell (toplevel_498);
[12/09 16:41:28   6619s] Closing parasitic data file '/tmp/innovus_temp_1318001_ece-498hk-01.ece.illinois.edu_hfaroo9_ndBuTK/toplevel_498_1318001_Ps3RvR.rcdb.d': 0 access done (mem: 3882.953M)
[12/09 16:41:28   6619s] Lumped Parasitic Loading Completed (total cpu=0:00:02.8, real=0:00:01.0, current mem=3882.953M)
[12/09 16:41:28   6619s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:01:13  Real Time: 0:01:35  MEM: 3882.953M)
[12/09 16:41:28   6619s] **optDesign ... cpu = 0:09:32, real = 0:10:01, mem = 3220.6M, totSessionCpu=1:50:19 **
[12/09 16:41:28   6619s] Starting delay calculation for Setup views
[12/09 16:41:28   6619s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/09 16:41:29   6619s] Starting SI iteration 1 using Infinite Timing Windows
[12/09 16:41:29   6620s] #################################################################################
[12/09 16:41:29   6620s] # Design Stage: PostRoute
[12/09 16:41:29   6620s] # Design Name: toplevel_498
[12/09 16:41:29   6620s] # Design Mode: 90nm
[12/09 16:41:29   6620s] # Analysis Mode: MMMC OCV 
[12/09 16:41:29   6620s] # Parasitics Mode: SPEF/RCDB 
[12/09 16:41:29   6620s] # Signoff Settings: SI On 
[12/09 16:41:29   6620s] #################################################################################
[12/09 16:41:31   6625s] Topological Sorting (REAL = 0:00:00.0, MEM = 3895.7M, InitMEM = 3881.1M)
[12/09 16:41:32   6627s] Setting infinite Tws ...
[12/09 16:41:32   6627s] First Iteration Infinite Tw... 
[12/09 16:41:32   6627s] Calculate early delays in OCV mode...
[12/09 16:41:32   6627s] Calculate late delays in OCV mode...
[12/09 16:41:33   6628s] Start delay calculation (fullDC) (4 T). (MEM=3895.7)
[12/09 16:41:33   6628s] LayerId::1 widthSet size::1
[12/09 16:41:33   6628s] LayerId::2 widthSet size::1
[12/09 16:41:33   6628s] LayerId::3 widthSet size::1
[12/09 16:41:33   6628s] LayerId::4 widthSet size::1
[12/09 16:41:33   6628s] LayerId::5 widthSet size::1
[12/09 16:41:33   6628s] LayerId::6 widthSet size::1
[12/09 16:41:33   6628s] LayerId::7 widthSet size::1
[12/09 16:41:33   6628s] LayerId::8 widthSet size::1
[12/09 16:41:33   6628s] LayerId::9 widthSet size::1
[12/09 16:41:33   6628s] eee: pegSigSF::1.070000
[12/09 16:41:33   6628s] Initializing multi-corner resistance tables ...
[12/09 16:41:33   6628s] eee: l::1 avDens::0.109085 usedTrk::17890.018775 availTrk::164000.000000 sigTrk::17890.018775
[12/09 16:41:33   6628s] eee: l::2 avDens::0.245258 usedTrk::39241.270001 availTrk::160000.000000 sigTrk::39241.270001
[12/09 16:41:33   6628s] eee: l::3 avDens::0.361069 usedTrk::57807.188195 availTrk::160100.000000 sigTrk::57807.188195
[12/09 16:41:33   6628s] eee: l::4 avDens::0.276347 usedTrk::44243.184988 availTrk::160100.000000 sigTrk::44243.184988
[12/09 16:41:33   6628s] eee: l::5 avDens::0.188402 usedTrk::30332.649980 availTrk::161000.000000 sigTrk::30332.649980
[12/09 16:41:33   6628s] eee: l::6 avDens::0.066347 usedTrk::5938.060014 availTrk::89500.000000 sigTrk::5938.060014
[12/09 16:41:33   6628s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/09 16:41:33   6628s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/09 16:41:33   6628s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/09 16:41:34   6629s] Preroute length aware model : n: 40 ; LLS: 2-3 ; HLS: 3-5 ; rDens: 0.306035 ; uaWl: 1.000000 ; uaWlH: 0.447837 ; aWlH: 0.000000 ; Pmax: 0.882100 ; wcR: 0.600000 ; newSi: 0.079200 ; pMod: 79 ; 
[12/09 16:41:36   6631s] End AAE Lib Interpolated Model. (MEM=3917.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/09 16:41:36   6631s] Opening parasitic data file '/tmp/innovus_temp_1318001_ece-498hk-01.ece.illinois.edu_hfaroo9_ndBuTK/toplevel_498_1318001_Ps3RvR.rcdb.d' for reading (mem: 3917.316M)
[12/09 16:41:36   6631s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 3917.3M)
[12/09 16:41:36   6631s] AAE_INFO: 4 threads acquired from CTE.
[12/09 16:41:53   6681s] Total number of fetched objects 155574
[12/09 16:41:53   6681s] AAE_INFO-618: Total number of nets in the design is 158037,  98.5 percent of the nets selected for SI analysis
[12/09 16:41:54   6683s] End Timing Check Calculation. (CPU Time=0:00:01.8, Real Time=0:00:01.0)
[12/09 16:41:54   6683s] End delay calculation. (MEM=4099.7 CPU=0:00:49.1 REAL=0:00:17.0)
[12/09 16:41:54   6683s] End delay calculation (fullDC). (MEM=4099.7 CPU=0:00:55.4 REAL=0:00:21.0)
[12/09 16:41:54   6683s] *** CDM Built up (cpu=0:01:03  real=0:00:25.0  mem= 4099.7M) ***
[12/09 16:41:59   6694s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4130.7M)
[12/09 16:41:59   6694s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/09 16:41:59   6695s] Loading CTE timing window is completed (CPU = 0:00:01.0, REAL = 0:00:00.0, MEM = 4099.7M)
[12/09 16:41:59   6695s] Starting SI iteration 2
[12/09 16:42:00   6697s] Calculate early delays in OCV mode...
[12/09 16:42:00   6697s] Calculate late delays in OCV mode...
[12/09 16:42:00   6697s] Start delay calculation (fullDC) (4 T). (MEM=3935.84)
[12/09 16:42:00   6698s] End AAE Lib Interpolated Model. (MEM=3935.84 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/09 16:42:01   6700s] Glitch Analysis: View slowView -- Total Number of Nets Skipped = 0. 
[12/09 16:42:01   6700s] Glitch Analysis: View slowView -- Total Number of Nets Analyzed = 155574. 
[12/09 16:42:01   6700s] Total number of fetched objects 155574
[12/09 16:42:01   6700s] AAE_INFO-618: Total number of nets in the design is 158037,  0.4 percent of the nets selected for SI analysis
[12/09 16:42:01   6700s] End delay calculation. (MEM=4109.01 CPU=0:00:02.4 REAL=0:00:00.0)
[12/09 16:42:01   6700s] End delay calculation (fullDC). (MEM=4109.01 CPU=0:00:03.0 REAL=0:00:01.0)
[12/09 16:42:01   6700s] *** CDM Built up (cpu=0:00:03.2  real=0:00:01.0  mem= 4109.0M) ***
[12/09 16:42:07   6712s] *** Done Building Timing Graph (cpu=0:01:34 real=0:00:39.0 totSessionCpu=1:51:53 mem=4138.0M)
[12/09 16:42:07   6713s] End AAE Lib Interpolated Model. (MEM=4138.01 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/09 16:42:08   6713s] All LLGs are deleted
[12/09 16:42:08   6713s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:4138.0M, EPOCH TIME: 1670625728.612045
[12/09 16:42:08   6713s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:4138.0M, EPOCH TIME: 1670625728.612878
[12/09 16:42:08   6713s] OPERPROF: Starting spInitSiteArr at level 1, MEM:4138.0M, EPOCH TIME: 1670625728.692441
[12/09 16:42:08   6713s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:4138.0M, EPOCH TIME: 1670625728.699386
[12/09 16:42:08   6713s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:4138.0M, EPOCH TIME: 1670625728.712488
[12/09 16:42:08   6713s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.009, REAL:0.013, MEM:4139.0M, EPOCH TIME: 1670625728.724989
[12/09 16:42:08   6713s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.078, REAL:0.098, MEM:4139.0M, EPOCH TIME: 1670625728.797833
[12/09 16:42:08   6713s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.151, REAL:0.178, MEM:4139.0M, EPOCH TIME: 1670625728.870036
[12/09 16:42:11   6718s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| 26.156  | 33.199  | 33.156  | 26.156  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  32088  |  32081  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     10 (20)      |
|   max_tran     |      0 (0)       |   0.000    |     10 (26)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 94.917%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:11:12, real = 0:10:44, mem = 3491.1M, totSessionCpu=1:51:58 **
[12/09 16:42:11   6718s] Executing marking Critical Nets1
[12/09 16:42:11   6718s] **INFO: flowCheckPoint #11 OptimizationRecovery
[12/09 16:42:12   6718s] Latch borrow mode reset to max_borrow
[12/09 16:42:15   6729s] **INFO: flowCheckPoint #12 FinalSummary
[12/09 16:42:15   6729s] Reported timing to dir ./timingReports
[12/09 16:42:15   6729s] **optDesign ... cpu = 0:11:22, real = 0:10:48, mem = 3501.4M, totSessionCpu=1:52:09 **
[12/09 16:42:16   6729s] OPERPROF: Starting spInitSiteArr at level 1, MEM:3967.0M, EPOCH TIME: 1670625736.030075
[12/09 16:42:16   6729s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.108, REAL:0.109, MEM:3967.0M, EPOCH TIME: 1670625736.138612
[12/09 16:42:26   6740s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 slowView 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| 26.156  | 33.311  | 33.156  | 26.156  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  32088  |  32081  |    2    |    5    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |     10 (20)      |
|   max_tran     |      0 (0)       |   0.000    |     10 (26)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 94.917%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:11:34, real = 0:10:59, mem = 3492.0M, totSessionCpu=1:52:20 **
[12/09 16:42:26   6740s]  ReSet Options after AAE Based Opt flow 
[12/09 16:42:26   6740s] 
[12/09 16:42:26   6740s] TimeStamp Deleting Cell Server Begin ...
[12/09 16:42:26   6740s] Deleting Lib Analyzer.
[12/09 16:42:26   6740s] 
[12/09 16:42:26   6740s] TimeStamp Deleting Cell Server End ...
[12/09 16:42:26   6740s] *** Finished optDesign ***
[12/09 16:42:26   6740s] 
[12/09 16:42:26   6740s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:11:49 real=  0:11:14)
[12/09 16:42:26   6740s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[12/09 16:42:26   6740s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=  0:02:27 real=  0:03:11)
[12/09 16:42:26   6740s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=  0:01:48 real=  0:01:29)
[12/09 16:42:26   6740s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[12/09 16:42:26   6740s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:20.1 real=0:00:22.0)
[12/09 16:42:26   6740s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:33.4 real=0:00:38.6)
[12/09 16:42:26   6740s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:09.8 real=0:00:11.8)
[12/09 16:42:26   6740s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=  0:03:50 real=  0:03:42)
[12/09 16:42:26   6740s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=  0:01:39 real=0:00:43.2)
[12/09 16:42:26   6740s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[12/09 16:42:26   6740s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:10.6 real=0:00:04.0)
[12/09 16:42:26   6740s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[12/09 16:42:26   6740s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/09 16:42:26   6740s] Info: pop threads available for lower-level modules during optimization.
[12/09 16:42:26   6740s] Info: Destroy the CCOpt slew target map.
[12/09 16:42:26   6740s] clean pInstBBox. size 0
[12/09 16:42:26   6740s] All LLGs are deleted
[12/09 16:42:26   6740s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:3968.4M, EPOCH TIME: 1670625746.781494
[12/09 16:42:26   6740s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.003, REAL:0.003, MEM:3968.4M, EPOCH TIME: 1670625746.784793
[12/09 16:42:26   6740s] *** optDesign #6 [finish] : cpu/real = 0:11:31.3/0:10:56.2 (1.1), totSession cpu/real = 1:52:20.6/1:29:36.2 (1.3), mem = 3968.4M
[12/09 16:42:26   6740s] 
[12/09 16:42:26   6740s] =============================================================================================
[12/09 16:42:26   6740s]  Final TAT Report for optDesign #6                                              21.10-p004_1
[12/09 16:42:26   6740s] =============================================================================================
[12/09 16:42:26   6740s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/09 16:42:26   6740s] ---------------------------------------------------------------------------------------------
[12/09 16:42:26   6740s] [ InitOpt                ]      1   0:00:21.6  (   3.3 % )     0:00:24.3 /  0:00:21.4    0.9
[12/09 16:42:26   6740s] [ DrvOpt                 ]      1   0:00:20.8  (   3.2 % )     0:00:20.8 /  0:00:17.3    0.8
[12/09 16:42:26   6740s] [ ViewPruning            ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/09 16:42:26   6740s] [ OptSummaryReport       ]      5   0:00:02.6  (   0.4 % )     0:00:26.1 /  0:00:29.7    1.1
[12/09 16:42:26   6740s] [ DrvReport              ]      8   0:00:29.6  (   4.5 % )     0:00:29.6 /  0:00:29.4    1.0
[12/09 16:42:26   6740s] [ SlackTraversorInit     ]      1   0:00:01.1  (   0.2 % )     0:00:01.1 /  0:00:01.1    0.9
[12/09 16:42:26   6740s] [ CheckPlace             ]      1   0:00:02.6  (   0.4 % )     0:00:02.6 /  0:00:03.9    1.5
[12/09 16:42:26   6740s] [ RefinePlace            ]      1   0:00:07.6  (   1.2 % )     0:00:07.6 /  0:00:05.3    0.7
[12/09 16:42:26   6740s] [ AddFiller              ]      1   0:00:05.0  (   0.8 % )     0:00:05.0 /  0:00:04.5    0.9
[12/09 16:42:26   6740s] [ ClockDrv               ]      1   0:00:15.4  (   2.3 % )     0:00:15.4 /  0:00:14.4    0.9
[12/09 16:42:26   6740s] [ EcoRoute               ]      1   0:03:36.3  (  33.0 % )     0:03:36.3 /  0:03:45.1    1.0
[12/09 16:42:26   6740s] [ ExtractRC              ]      2   0:03:07.8  (  28.6 % )     0:03:07.8 /  0:02:25.3    0.8
[12/09 16:42:26   6740s] [ TimingUpdate           ]     12   0:00:37.1  (   5.7 % )     0:02:05.3 /  0:03:25.5    1.6
[12/09 16:42:26   6740s] [ FullDelayCalc          ]      2   0:01:28.2  (  13.4 % )     0:01:28.2 /  0:02:40.2    1.8
[12/09 16:42:26   6740s] [ TimingReport           ]      5   0:00:04.1  (   0.6 % )     0:00:04.1 /  0:00:06.3    1.5
[12/09 16:42:26   6740s] [ GenerateReports        ]      1   0:00:01.7  (   0.3 % )     0:00:01.7 /  0:00:01.7    1.0
[12/09 16:42:26   6740s] [ MISC                   ]          0:00:14.5  (   2.2 % )     0:00:14.5 /  0:00:12.3    0.8
[12/09 16:42:26   6740s] ---------------------------------------------------------------------------------------------
[12/09 16:42:26   6740s]  optDesign #6 TOTAL                 0:10:56.2  ( 100.0 % )     0:10:56.2 /  0:11:31.3    1.1
[12/09 16:42:26   6740s] ---------------------------------------------------------------------------------------------
[12/09 16:42:26   6740s] 
[12/09 16:42:26   6740s] <CMD> defOut -routing -floorplan final.def
[12/09 16:42:26   6740s] Writing DEF file 'final.def', current time is Fri Dec  9 16:42:26 2022 ...
[12/09 16:42:26   6740s] unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
[12/09 16:42:32   6745s] DEF file 'final.def' is written, current time is Fri Dec  9 16:42:32 2022 ...
[12/09 16:42:32   6745s] <CMD> streamOut final.gds2 -mapFile tsmc065.map -libName DesignLib -merge /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/gds2/tsmc65_rvt_sc_adv10.gds2 -stripes 1 -mode ALL
[12/09 16:42:32   6745s] **WARN: (IMPTCM-125):	Option "-stripes" for command streamOut is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[12/09 16:42:32   6745s] Merge file: /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/gds2/tsmc65_rvt_sc_adv10.gds2 has version number: 5
[12/09 16:42:32   6745s] Parse flat map file...
[12/09 16:42:32   6745s] Writing GDSII file ...
[12/09 16:42:32   6745s] 	****** db unit per micron = 2000 ******
[12/09 16:42:32   6745s] 	****** output gds2 file unit per micron = 2000 ******
[12/09 16:42:32   6745s] 	****** unit scaling factor = 1 ******
[12/09 16:42:32   6745s] Output for instance
[12/09 16:42:32   6745s] Output for bump
[12/09 16:42:32   6745s] Output for physical terminals
[12/09 16:42:32   6745s] Output for logical terminals
[12/09 16:42:32   6745s] Output for regular nets
[12/09 16:42:34   6747s] Output for special nets and metal fills
[12/09 16:42:34   6747s] Output for via structure generation total number 17
[12/09 16:42:34   6747s] Statistics for GDS generated (version 5)
[12/09 16:42:34   6747s] ----------------------------------------
[12/09 16:42:34   6747s] Stream Out Layer Mapping Information:
[12/09 16:42:34   6747s] GDS Layer Number          GDS Layer Name
[12/09 16:42:34   6747s] ----------------------------------------
[12/09 16:42:34   6747s]     39                                M9
[12/09 16:42:34   6747s]     35                                M5
[12/09 16:42:34   6747s]     32                                M2
[12/09 16:42:34   6747s]     34                                M4
[12/09 16:42:34   6747s]     38                                M8
[12/09 16:42:34   6747s]     33                                M3
[12/09 16:42:34   6747s]     31                                M1
[12/09 16:42:34   6747s]     36                                M6
[12/09 16:42:34   6747s]     58                              VIA8
[12/09 16:42:34   6747s]     37                                M7
[12/09 16:42:34   6747s]     57                              VIA7
[12/09 16:42:34   6747s]     51                              VIA1
[12/09 16:42:34   6747s]     52                              VIA2
[12/09 16:42:34   6747s]     53                              VIA3
[12/09 16:42:34   6747s]     54                              VIA4
[12/09 16:42:34   6747s]     55                              VIA5
[12/09 16:42:34   6747s]     56                              VIA6
[12/09 16:42:34   6747s]     134                               M4
[12/09 16:42:34   6747s]     135                               M5
[12/09 16:42:34   6747s]     132                               M2
[12/09 16:42:34   6747s]     133                               M3
[12/09 16:42:34   6747s]     136                               M6
[12/09 16:42:34   6747s]     137                               M7
[12/09 16:42:34   6747s]     138                               M8
[12/09 16:42:34   6747s] 
[12/09 16:42:34   6747s] 
[12/09 16:42:34   6747s] Stream Out Information Processed for GDS version 5:
[12/09 16:42:34   6747s] Units: 2000 DBU
[12/09 16:42:34   6747s] 
[12/09 16:42:34   6747s] Object                             Count
[12/09 16:42:34   6747s] ----------------------------------------
[12/09 16:42:34   6747s] Instances                         191747
[12/09 16:42:34   6747s] 
[12/09 16:42:34   6747s] Ports/Pins                            43
[12/09 16:42:34   6747s]     metal layer M3                    19
[12/09 16:42:34   6747s]     metal layer M5                    24
[12/09 16:42:34   6747s] 
[12/09 16:42:34   6747s] Nets                             1771953
[12/09 16:42:34   6747s]     metal layer M1                 11477
[12/09 16:42:34   6747s]     metal layer M2                964845
[12/09 16:42:34   6747s]     metal layer M3                555366
[12/09 16:42:34   6747s]     metal layer M4                183968
[12/09 16:42:34   6747s]     metal layer M5                 50928
[12/09 16:42:34   6747s]     metal layer M6                  5369
[12/09 16:42:34   6747s] 
[12/09 16:42:34   6747s]     Via Instances                1374399
[12/09 16:42:34   6747s] 
[12/09 16:42:34   6747s] Special Nets                         413
[12/09 16:42:34   6747s]     metal layer M1                   401
[12/09 16:42:34   6747s]     metal layer M5                    12
[12/09 16:42:34   6747s] 
[12/09 16:42:34   6747s]     Via Instances                   9624
[12/09 16:42:34   6747s] 
[12/09 16:42:34   6747s] Metal Fills                            0
[12/09 16:42:34   6747s] 
[12/09 16:42:34   6747s]     Via Instances                      0
[12/09 16:42:34   6747s] 
[12/09 16:42:34   6747s] Metal FillOPCs                         0
[12/09 16:42:34   6747s] 
[12/09 16:42:34   6747s]     Via Instances                      0
[12/09 16:42:34   6747s] 
[12/09 16:42:34   6747s] Metal FillDRCs                         0
[12/09 16:42:34   6747s] 
[12/09 16:42:34   6747s]     Via Instances                      0
[12/09 16:42:34   6747s] 
[12/09 16:42:34   6747s] Text                              155600
[12/09 16:42:34   6747s]     metal layer M1                  3602
[12/09 16:42:34   6747s]     metal layer M2                113359
[12/09 16:42:34   6747s]     metal layer M3                 33778
[12/09 16:42:34   6747s]     metal layer M4                  3966
[12/09 16:42:34   6747s]     metal layer M5                   829
[12/09 16:42:34   6747s]     metal layer M6                    66
[12/09 16:42:34   6747s] 
[12/09 16:42:34   6747s] 
[12/09 16:42:34   6747s] Blockages                              0
[12/09 16:42:34   6747s] 
[12/09 16:42:34   6747s] 
[12/09 16:42:34   6747s] Custom Text                            0
[12/09 16:42:34   6747s] 
[12/09 16:42:34   6747s] 
[12/09 16:42:34   6747s] Custom Box                             0
[12/09 16:42:34   6747s] 
[12/09 16:42:34   6747s] Trim Metal                             0
[12/09 16:42:34   6747s] 
[12/09 16:42:34   6747s] Scanning GDS file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/gds2/tsmc65_rvt_sc_adv10.gds2 to register cell name ......
[12/09 16:42:35   6748s] Merging GDS file /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/gds2/tsmc65_rvt_sc_adv10.gds2 ......
[12/09 16:42:35   6748s] 	****** Merge file: /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/gds2/tsmc65_rvt_sc_adv10.gds2 has version number: 5.
[12/09 16:42:35   6748s] 	****** Merge file: /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/gds2/tsmc65_rvt_sc_adv10.gds2 has units: 1000 per micron.
[12/09 16:42:35   6748s] 	****** unit scaling factor = 2 ******
[12/09 16:42:35   6748s] ######Streamout is finished!
[12/09 16:42:35   6748s] <CMD> saveNetlist .././vlogout/toplevel_498.pnr.v -flat -includePhysicalCell {FILLCAP16A10TR FILLCAP8A10TR} -excludeLeafCell -excludeCellInst {FILL128A10TR FILLTIE128A10TR FILL64A10TR FILLTIE64A10TR FILL32A10TR FILLTIE32A10TR FILL16A10TR FILLTIE16A10TR FILL8A10TR FILLTIE8A10TR FILL4A10TR FILLTIE4A10TR FILL2A10TR FILLTIE2A10TR FILL1A10TR}
[12/09 16:42:35   6748s] Writing Netlist ".././vlogout/toplevel_498.pnr.v" ...
[12/09 16:42:36   6748s] # of physical inst of cell toplevel_498 = 37215 but actual = 191747
[12/09 16:42:36   6748s] <CMD> write_sdf -view slowView -min_period_edges posedge $env(SDF_OUT_DIR)/$env(TOP_LEVEL).pnr.sdf
[12/09 16:42:37   6749s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
[12/09 16:42:37   6749s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/09 16:42:37   6749s] Starting SI iteration 1 using Infinite Timing Windows
[12/09 16:42:38   6750s] #################################################################################
[12/09 16:42:38   6750s] # Design Stage: PostRoute
[12/09 16:42:38   6750s] # Design Name: toplevel_498
[12/09 16:42:38   6750s] # Design Mode: 90nm
[12/09 16:42:38   6750s] # Analysis Mode: MMMC OCV 
[12/09 16:42:38   6750s] # Parasitics Mode: SPEF/RCDB 
[12/09 16:42:38   6750s] # Signoff Settings: SI On 
[12/09 16:42:38   6750s] #################################################################################
[12/09 16:42:40   6756s] Topological Sorting (REAL = 0:00:00.0, MEM = 3907.9M, InitMEM = 3893.3M)
[12/09 16:42:41   6758s] Setting infinite Tws ...
[12/09 16:42:41   6758s] First Iteration Infinite Tw... 
[12/09 16:42:41   6758s] Calculate early delays in OCV mode...
[12/09 16:42:41   6758s] Calculate late delays in OCV mode...
[12/09 16:42:41   6758s] Calculate late delays in OCV mode...
[12/09 16:42:41   6758s] Calculate early delays in OCV mode...
[12/09 16:42:41   6758s] Start delay calculation (fullDC) (4 T). (MEM=3907.91)
[12/09 16:42:43   6759s] End AAE Lib Interpolated Model. (MEM=3937.72 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/09 16:42:45   6765s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[8]' has no receivers. SI analysis is not performed.
[12/09 16:42:45   6765s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[7]' has no receivers. SI analysis is not performed.
[12/09 16:42:45   6765s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[8]' has no receivers. SI analysis is not performed.
[12/09 16:42:45   6765s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[7]' has no receivers. SI analysis is not performed.
[12/09 16:42:45   6765s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[6]' has no receivers. SI analysis is not performed.
[12/09 16:42:45   6765s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[4]' has no receivers. SI analysis is not performed.
[12/09 16:42:45   6765s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[6]' has no receivers. SI analysis is not performed.
[12/09 16:42:45   6765s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[4]' has no receivers. SI analysis is not performed.
[12/09 16:42:45   6765s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[3]' has no receivers. SI analysis is not performed.
[12/09 16:42:45   6765s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[3]' has no receivers. SI analysis is not performed.
[12/09 16:42:45   6765s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[2]' has no receivers. SI analysis is not performed.
[12/09 16:42:45   6765s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[0]' has no receivers. SI analysis is not performed.
[12/09 16:42:45   6765s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[2]' has no receivers. SI analysis is not performed.
[12/09 16:42:45   6765s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[0]' has no receivers. SI analysis is not performed.
[12/09 16:42:51   6784s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[8]' has no receivers. SI analysis is not performed.
[12/09 16:42:51   6784s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[8]' has no receivers. SI analysis is not performed.
[12/09 16:42:51   6784s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[6]' has no receivers. SI analysis is not performed.
[12/09 16:42:51   6784s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[4]' has no receivers. SI analysis is not performed.
[12/09 16:42:51   6784s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[4]' has no receivers. SI analysis is not performed.
[12/09 16:42:51   6784s] **WARN: (IMPESI-3095):	Net: 'gpio_pins[6]' has no receivers. SI analysis is not performed.
[12/09 16:42:51   6784s] **WARN: (EMS-27):	Message (IMPESI-3095) has exceeded the current message display limit of 20.
[12/09 16:42:51   6784s] To increase the message display limit, refer to the product command reference manual.
[12/09 16:43:01   6809s] Total number of fetched objects 155574
[12/09 16:43:01   6809s] AAE_INFO-618: Total number of nets in the design is 158037,  98.5 percent of the nets selected for SI analysis
[12/09 16:43:17   6853s] Total number of fetched objects 155574
[12/09 16:43:17   6853s] AAE_INFO-618: Total number of nets in the design is 158037,  98.5 percent of the nets selected for SI analysis
[12/09 16:43:17   6855s] End Timing Check Calculation. (CPU Time=0:00:01.6, Real Time=0:00:00.0)
[12/09 16:43:18   6856s] End Timing Check Calculation. (CPU Time=0:00:01.7, Real Time=0:00:01.0)
[12/09 16:43:18   6856s] End delay calculation. (MEM=4087.21 CPU=0:01:32 REAL=0:00:33.0)
[12/09 16:43:18   6856s] End delay calculation (fullDC). (MEM=4087.21 CPU=0:01:38 REAL=0:00:37.0)
[12/09 16:43:18   6856s] *** CDM Built up (cpu=0:01:47  real=0:00:40.0  mem= 4087.2M) ***
[12/09 16:43:24   6870s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4118.2M)
[12/09 16:43:24   6870s] Add other clocks and setupCteToAAEClockMapping during iter 1
[12/09 16:43:25   6871s] Loading CTE timing window is completed (CPU = 0:00:01.3, REAL = 0:00:01.0, MEM = 4087.2M)
[12/09 16:43:25   6871s] Starting SI iteration 2
[12/09 16:43:26   6873s] Calculate early delays in OCV mode...
[12/09 16:43:26   6873s] Calculate late delays in OCV mode...
[12/09 16:43:26   6873s] Calculate late delays in OCV mode...
[12/09 16:43:26   6873s] Calculate early delays in OCV mode...
[12/09 16:43:26   6873s] Start delay calculation (fullDC) (4 T). (MEM=3948.44)
[12/09 16:43:26   6873s] End AAE Lib Interpolated Model. (MEM=3948.44 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/09 16:43:27   6876s] Glitch Analysis: View slowView -- Total Number of Nets Skipped = 0. 
[12/09 16:43:27   6876s] Glitch Analysis: View slowView -- Total Number of Nets Analyzed = 0. 
[12/09 16:43:27   6876s] Total number of fetched objects 155574
[12/09 16:43:27   6876s] AAE_INFO-618: Total number of nets in the design is 158037,  0.4 percent of the nets selected for SI analysis
[12/09 16:43:30   6885s] Glitch Analysis: View fastView -- Total Number of Nets Skipped = 0. 
[12/09 16:43:30   6885s] Glitch Analysis: View fastView -- Total Number of Nets Analyzed = 155574. 
[12/09 16:43:30   6885s] Total number of fetched objects 155574
[12/09 16:43:30   6885s] AAE_INFO-618: Total number of nets in the design is 158037,  20.2 percent of the nets selected for SI analysis
[12/09 16:43:31   6885s] End delay calculation. (MEM=4121.53 CPU=0:00:11.2 REAL=0:00:05.0)
[12/09 16:43:31   6885s] End delay calculation (fullDC). (MEM=4121.53 CPU=0:00:11.9 REAL=0:00:05.0)
[12/09 16:43:31   6885s] *** CDM Built up (cpu=0:00:12.1  real=0:00:06.0  mem= 4121.5M) ***
[12/09 16:43:44   6915s]  *** Starting Verify Geometry (MEM: 4079.5) ***
[12/09 16:43:44   6915s] 
[12/09 16:43:44   6915s] **WARN: (IMPVFG-257):	setVerifyGeometryMode/verifyGeometry command is obsolete and should not be used any more. It still works in this release but will be removed in future release. You should change to use set_verify_drc_mode/verify_drc which is the replacement tool for verifyGeometry.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... Starting Verification
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... Initializing
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... Deleting Existing Violations
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... Creating Sub-Areas
[12/09 16:43:44   6915s]                   ...... bin size: 2880
[12/09 16:43:44   6915s] Multi-CPU acceleration using 4 CPU(s).
[12/09 16:43:44   6915s] <CMD> saveDrc /tmp/innovus_temp_1318001_ece-498hk-01.ece.illinois.edu_hfaroo9_ndBuTK/vergQTmpBc3Tyi/qthread_src.drc
[12/09 16:43:44   6915s] Saving Drc markers ...
[12/09 16:43:44   6915s] ... 39 markers are saved ...
[12/09 16:43:44   6915s] ... 39 geometry drc markers are saved ...
[12/09 16:43:44   6915s] ... 0 antenna drc markers are saved ...
[12/09 16:43:44   6915s] <CMD> clearDrc
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... SubArea : 1 of 25  Thread : 0
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... SubArea : 2 of 25  Thread : 1
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... SubArea : 3 of 25  Thread : 2
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... SubArea : 4 of 25  Thread : 3
[12/09 16:43:44   6915s] **WARN: (IMPVFG-47):	This warning message means the PG pin of macro/macros is not connected to relevant PG net in the design. If we query the particular PG pin 'net:NULL' will be displayed in the Innovus GUI.
[12/09 16:43:44   6915s] 
[12/09 16:43:44   6915s] **WARN: (IMPVFG-47):	This warning message means the PG pin of macro/macros is not connected to relevant PG net in the design. If we query the particular PG pin 'net:NULL' will be displayed in the Innovus GUI.
[12/09 16:43:44   6915s] 
[12/09 16:43:44   6915s] **WARN: (IMPVFG-47):	This warning message means the PG pin of macro/macros is not connected to relevant PG net in the design. If we query the particular PG pin 'net:NULL' will be displayed in the Innovus GUI.
[12/09 16:43:44   6915s] 
[12/09 16:43:44   6915s] **WARN: (IMPVFG-47):	This warning message means the PG pin of macro/macros is not connected to relevant PG net in the design. If we query the particular PG pin 'net:NULL' will be displayed in the Innovus GUI.
[12/09 16:43:44   6915s] 
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... SubArea : 5 of 25  Thread : 0
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... SubArea : 6 of 25  Thread : 1
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... SubArea : 8 of 25  Thread : 3
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... SubArea : 7 of 25  Thread : 2
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... SubArea : 9 of 25  Thread : 0
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... SubArea : 10 of 25  Thread : 1
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... SubArea : 11 of 25  Thread : 2
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... SubArea : 12 of 25  Thread : 3
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... SubArea : 13 of 25  Thread : 0
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... SubArea : 14 of 25  Thread : 1
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... SubArea : 15 of 25  Thread : 2
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... SubArea : 16 of 25  Thread : 3
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... SubArea : 17 of 25  Thread : 0
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... SubArea : 19 of 25  Thread : 2
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... SubArea : 20 of 25  Thread : 3
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... SubArea : 18 of 25  Thread : 1
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... SubArea : 21 of 25  Thread : 0
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... SubArea : 23 of 25  Thread : 2
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... SubArea : 25 of 25  Thread : 0
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... SubArea : 24 of 25  Thread : 3
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... SubArea : 22 of 25  Thread : 1
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... Cells          :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... SameNet        :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... Wiring         :  0 Viols.
[12/09 16:43:44   6915s]   VERIFY GEOMETRY ...... Antenna        :  0 Viols.
[12/09 16:44:19   7006s] VG: elapsed time: 35.00
[12/09 16:44:19   7006s] Begin Summary ...
[12/09 16:44:19   7006s]   Cells       : 0
[12/09 16:44:19   7006s]   SameNet     : 0
[12/09 16:44:19   7006s]   Wiring      : 0
[12/09 16:44:19   7006s]   Antenna     : 0
[12/09 16:44:19   7006s]   Short       : 0
[12/09 16:44:19   7006s]   Overlap     : 0
[12/09 16:44:19   7006s] End Summary
[12/09 16:44:19   7006s] 
[12/09 16:44:19   7006s]   Verification Complete : 0 Viols.  0 Wrngs.
[12/09 16:44:19   7006s] 
[12/09 16:44:19   7006s] **********End: VERIFY GEOMETRY**********
[12/09 16:44:19   7006s]  *** verify geometry (CPU: 0:01:32  MEM: 504.1M)
[12/09 16:44:19   7006s] 
[12/09 16:44:19   7006s] <CMD> verifyConnectivity -type all -noAntenna
[12/09 16:44:19   7006s] VERIFY_CONNECTIVITY use new engine.
[12/09 16:44:19   7006s] 
[12/09 16:44:19   7006s] ******** Start: VERIFY CONNECTIVITY ********
[12/09 16:44:19   7006s] Start Time: Fri Dec  9 16:44:19 2022
[12/09 16:44:19   7006s] 
[12/09 16:44:19   7006s] Design Name: toplevel_498
[12/09 16:44:19   7006s] Database Units: 2000
[12/09 16:44:19   7006s] Design Boundary: (0.0000, 0.0000) (800.0000, 800.0000)
[12/09 16:44:19   7006s] Error Limit = 1000; Warning Limit = 50
[12/09 16:44:19   7006s] Check all nets
[12/09 16:44:19   7006s] Use 4 pthreads
[12/09 16:44:21   7012s] Net clk: Found a geometry with bounding box (-0.26,1.05) (0.26,1.15) outside the design boundary.
[12/09 16:44:21   7012s] Violations for such geometries will be reported.
[12/09 16:44:21   7012s] Net gpio_pins[8]: Found a geometry with bounding box (1999.74,8.65) (2000.26,8.75) outside the design boundary.
[12/09 16:44:21   7012s] Violations for such geometries will be reported.
[12/09 16:44:22   7013s] Net rst: Found a geometry with bounding box (-0.26,1.45) (0.26,1.55) outside the design boundary.
[12/09 16:44:22   7013s] Violations for such geometries will be reported.
[12/09 16:44:22   7014s] Net gpio_pins[9]: Found a geometry with bounding box (1999.74,8.65) (2000.26,8.75) outside the design boundary.
[12/09 16:44:22   7014s] Violations for such geometries will be reported.
[12/09 16:44:22   7014s] 
[12/09 16:44:22   7014s] Begin Summary 
[12/09 16:44:22   7014s]   Found no problems or warnings.
[12/09 16:44:22   7014s] End Summary
[12/09 16:44:22   7014s] 
[12/09 16:44:22   7014s] End Time: Fri Dec  9 16:44:22 2022
[12/09 16:44:22   7014s] Time Elapsed: 0:00:03.0
[12/09 16:44:22   7014s] 
[12/09 16:44:22   7014s] ******** End: VERIFY CONNECTIVITY ********
[12/09 16:44:22   7014s]   Verification Complete : 0 Viols.  0 Wrngs.
[12/09 16:44:22   7014s]   (CPU Time: 0:00:07.7  MEM: 24.000M)
[12/09 16:44:22   7014s] 
[12/09 16:44:22   7014s] <CMD> saveDesign toplevel_498.finished.enc
[12/09 16:44:23   7014s] The in-memory database contained RC information but was not saved. To save 
[12/09 16:44:23   7014s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[12/09 16:44:23   7014s] so it should only be saved when it is really desired.
[12/09 16:44:23   7015s] #% Begin save design ... (date=12/09 16:44:23, mem=3157.4M)
[12/09 16:44:23   7015s] % Begin Save ccopt configuration ... (date=12/09 16:44:23, mem=3157.6M)
[12/09 16:44:24   7015s] % End Save ccopt configuration ... (date=12/09 16:44:24, total cpu=0:00:00.8, real=0:00:01.0, peak res=3159.1M, current mem=3159.1M)
[12/09 16:44:24   7015s] % Begin Save netlist data ... (date=12/09 16:44:24, mem=3159.3M)
[12/09 16:44:24   7015s] Writing Binary DB to toplevel_498.finished.enc.dat/vbin/toplevel_498.v.bin in multi-threaded mode...
[12/09 16:44:24   7016s] % End Save netlist data ... (date=12/09 16:44:24, total cpu=0:00:00.6, real=0:00:00.0, peak res=3159.5M, current mem=3159.5M)
[12/09 16:44:24   7016s] Saving symbol-table file in separate thread ...
[12/09 16:44:24   7016s] Saving congestion map file in separate thread ...
[12/09 16:44:24   7016s] % Begin Save AAE data ... (date=12/09 16:44:24, mem=3162.3M)
[12/09 16:44:24   7016s] Saving AAE Data ...
[12/09 16:44:24   7016s] Saving congestion map file toplevel_498.finished.enc.dat/toplevel_498.route.congmap.gz ...
[12/09 16:44:24   7016s] % End Save AAE data ... (date=12/09 16:44:24, total cpu=0:00:00.1, real=0:00:00.0, peak res=3163.2M, current mem=3163.2M)
[12/09 16:44:26   7017s] Saving preference file toplevel_498.finished.enc.dat/gui.pref.tcl ...
[12/09 16:44:26   7017s] Saving mode setting ...
[12/09 16:44:26   7017s] Saving global file ...
[12/09 16:44:26   7017s] Saving Drc markers ...
[12/09 16:44:26   7017s] ... 39 markers are saved ...
[12/09 16:44:26   7017s] ... 39 geometry drc markers are saved ...
[12/09 16:44:26   7017s] ... 0 antenna drc markers are saved ...
[12/09 16:44:26   7018s] % Begin Save routing data ... (date=12/09 16:44:26, mem=3165.7M)
[12/09 16:44:26   7018s] Saving route file ...
[12/09 16:44:30   7020s] *** Completed saveRoute (cpu=0:00:02.2 real=0:00:04.0 mem=3970.0M) ***
[12/09 16:44:30   7020s] % End Save routing data ... (date=12/09 16:44:30, total cpu=0:00:02.3, real=0:00:04.0, peak res=3166.5M, current mem=3166.5M)
[12/09 16:44:30   7020s] Saving special route data file in separate thread ...
[12/09 16:44:30   7020s] Saving PG Conn data in separate thread ...
[12/09 16:44:30   7020s] Saving placement file in separate thread ...
[12/09 16:44:30   7020s] ** Saving stdCellPlacement_binary (version# 2) ...
[12/09 16:44:30   7020s] Save Adaptive View Pruning View Names to Binary file
[12/09 16:44:30   7020s] *** Completed savePlace (cpu=0:00:00.2 real=0:00:00.0 mem=4016.0M) ***
[12/09 16:44:31   7020s] TAT_INFO: ::saveSpecialRoute REAL = 1 : CPU = 0 : MEM = 0.
[12/09 16:44:31   7020s] TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
[12/09 16:44:31   7020s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[12/09 16:44:31   7021s] Saving property file toplevel_498.finished.enc.dat/toplevel_498.prop
[12/09 16:44:31   7021s] *** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=3992.0M) ***
[12/09 16:44:32   7021s] #Saving pin access data to file toplevel_498.finished.enc.dat/toplevel_498.apa ...
[12/09 16:44:33   7022s] #
[12/09 16:44:33   7022s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[12/09 16:44:33   7022s] TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
[12/09 16:44:33   7022s] % Begin Save power constraints data ... (date=12/09 16:44:33, mem=3169.6M)
[12/09 16:44:33   7022s] % End Save power constraints data ... (date=12/09 16:44:33, total cpu=0:00:00.1, real=0:00:00.0, peak res=3169.6M, current mem=3169.6M)
[12/09 16:44:34   7022s] Generated self-contained design toplevel_498.finished.enc.dat
[12/09 16:44:34   7023s] #% End save design ... (date=12/09 16:44:34, total cpu=0:00:08.0, real=0:00:11.0, peak res=3196.4M, current mem=3168.7M)
[12/09 16:44:34   7023s] *** Message Summary: 0 warning(s), 0 error(s)
[12/09 16:44:34   7023s] 
[12/09 16:47:01   7031s] <CMD> win
[12/09 16:47:06   7033s] <CMD> pan -158.84550 -21.95650
[12/09 17:03:50   7088s] <CMD> pan -339.75250 50.11250
[12/09 17:03:53   7089s] <CMD> zoomBox -456.17300 -97.19400 1622.86150 907.94350
[12/09 17:03:55   7089s] <CMD> zoomBox 216.15200 404.36750 1138.63150 850.35300
[12/09 17:03:55   7090s] <CMD> zoomBox 296.94500 463.86000 1081.05300 842.94750
[12/09 17:03:56   7090s] <CMD> zoomBox 587.32750 671.91300 883.05400 814.88600
[12/09 17:03:58   7091s] <CMD> zoomBox 636.42750 706.06100 850.09000 809.35900
[12/09 17:03:58   7091s] <CMD> zoomBox 716.05100 761.43750 796.63500 800.39700
[12/09 17:04:02   7091s] <CMD> zoomBox 729.76650 769.14250 787.98900 797.29100
[12/09 17:04:05   7092s] <CMD> zoomBox 470.11200 623.27750 951.67200 856.09400
[12/09 17:04:06   7092s] <CMD> zoomBox -2108.57200 -825.33650 2577.25400 1440.09000
[12/09 17:04:08   7092s] <CMD> zoomBox -1690.98950 -595.83550 2291.96250 1329.77700
[12/09 17:04:08   7093s] <CMD> zoomBox -1336.04450 -401.11850 2049.46450 1235.65200
[12/09 17:04:09   7093s] <CMD> zoomBox -558.64800 16.44900 1520.47850 1021.63100
[12/09 17:04:13   7096s] <CMD> pan -86.26550 433.82150
[12/09 17:06:43   7105s] <CMD> selectWire 719.0500 739.4500 719.1500 764.3500 4 vproc_top_u_core_gen_regfile_ff_register_file_i/FE_OFN713_n1550
[12/09 17:06:45   7105s] <CMD> zoomBox -109.89900 205.63850 1166.94600 822.94650
[12/09 17:06:47   7106s] <CMD> deselectAll
[12/09 17:06:47   7106s] <CMD> selectInst vproc_top_u_core_gen_regfile_ff_register_file_i/U2341
[12/09 17:06:48   7106s] <CMD> deselectAll
[12/09 17:06:49   7107s] <CMD> selectInst vproc_top_u_core_gen_regfile_ff_register_file_i/U1734
[12/09 17:06:52   7107s] <CMD> deselectAll
[12/09 17:06:53   7107s] <CMD> zoomSelected
[12/09 17:06:54   7107s] <CMD> selectWire 738.4500 740.0500 738.5500 742.9500 2 {vproc_top_u_core_gen_regfile_ff_register_file_i/rf_reg_q[255]}
[12/09 17:06:56   7107s] <CMD> deselectAll
[12/09 17:06:58   7107s] <CMD> selectWire 419.8500 524.2500 421.3500 524.3500 3 vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/FE_DBTN102_unpack_out_ops_8
[12/09 17:07:04   7108s] <CMD> deselectAll
[12/09 17:07:04   7108s] <CMD> selectWire 214.0500 569.0500 214.1500 570.9500 2 CTS_59
[12/09 17:07:07   7108s] <CMD> deselectAll
[12/09 17:07:07   7108s] <CMD> selectWire 125.2500 419.8500 129.1500 419.9500 3 vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/n1827
[12/09 17:07:10   7108s] <CMD> deselectAll
[12/09 17:07:10   7108s] <CMD> selectInst FE_OFC517_n9406
[12/09 17:07:11   7108s] <CMD> deselectAll
[12/09 17:07:11   7108s] <CMD> selectInst TAP_5737
[12/09 17:07:13   7109s] <CMD> deselectAll
[12/09 17:07:13   7109s] <CMD> selectInst U8659
[12/09 17:07:14   7109s] <CMD> deselectAll
[12/09 17:07:14   7109s] <CMD> selectInst U9938
[12/09 17:07:16   7109s] <CMD> deselectAll
[12/09 17:07:16   7109s] <CMD> selectInst vproc_top_v_core_genblk9_0__pipe_genblk2_pipeline/U45671
[12/09 17:07:18   7109s] <CMD> deselectAll
[12/09 17:07:18   7109s] <CMD> selectInst vproc_top_v_core_vregfile/genblk1_0__genblk1_genblk1_1__ram_reg_8__58_
[12/09 17:07:20   7109s] <CMD> deselectAll
[12/09 17:07:20   7109s] <CMD> selectInst vproc_top_v_core_vregfile/genblk1_0__genblk1_genblk1_1__ram_reg_3__77_
[12/09 17:07:25   7109s] <CMD> zoomBox 20.81850 294.54900 1106.13650 819.26100
[12/09 17:07:26   7110s] <CMD> zoomBox 131.92700 370.12300 1054.44850 816.12850
[12/09 17:07:30   7111s] <CMD> zoomBox 375.95300 533.66300 942.49600 807.56600
[12/09 17:07:31   7111s] <CMD> zoomBox 525.81500 634.09650 873.74350 802.30750
[12/09 17:07:36   7112s] <CMD> zoomBox 541.91350 651.07450 837.65350 794.05400
[12/09 17:07:36   7112s] <CMD> zoomBox 555.59800 665.50600 806.97700 787.03850
[12/09 17:09:58   7114s] <CMD> zoomBox 597.08300 685.13700 778.70450 772.94450
[12/09 17:09:59   7115s] <CMD> deselectAll
[12/09 17:09:59   7115s] <CMD> selectInst vproc_top_u_core_gen_regfile_ff_register_file_i/rf_reg_q_reg_20__31_
[12/09 17:09:59   7115s] <CMD> zoomBox 627.05600 699.32050 758.27800 762.76150
[12/09 17:10:03   7115s] <CMD> zoomBox 639.21150 705.33300 750.75050 759.25800
[12/09 17:10:05   7115s] <CMD> zoomBox 695.98100 732.03250 714.64750 741.05700
[12/09 17:10:09   7115s] <CMD> zoomBox 693.96850 731.09750 715.92900 741.71450
[12/09 17:10:10   7115s] <CMD> zoomBox 691.60100 729.99700 717.43700 742.48800
[12/09 17:10:10   7115s] <CMD> zoomBox 688.81500 728.70250 719.21100 743.39800
[12/09 17:10:10   7116s] <CMD> zoomBox 685.53750 727.18000 721.29800 744.46900
[12/09 17:10:11   7116s] <CMD> zoomBox 681.68150 725.39250 723.75300 745.73250
[12/09 17:10:12   7116s] <CMD> zoomBox 677.14550 723.28950 726.64150 747.21900
[12/09 17:10:13   7116s] <CMD> zoomBox 665.53050 717.90500 734.03750 751.02550
[12/09 17:10:14   7116s] <CMD> zoomBox 457.27050 621.35950 866.65800 819.28350
[12/09 17:10:16   7116s] <CMD> zoomBox 413.13250 600.94150 894.76550 833.79350
[12/09 17:10:18   7117s] <CMD> zoomBox 300.11600 548.66050 966.73600 870.94700
[12/09 17:10:22   7118s] <CMD> pan -89.79100 137.50800
[12/09 17:10:26   7119s] <CMD> zoomBox 100.53800 410.17750 884.79700 789.33800
[12/09 17:10:44   7120s] <CMD> zoomBox 34.87500 372.39450 957.53300 818.46600
[12/09 17:10:45   7120s] <CMD> zoomBox -133.25700 275.64950 1143.77800 893.04950
[12/09 17:10:49   7122s] <CMD> pan -55.28950 243.03800
[12/09 17:17:56   7129s] <CMD> deselectAll
[12/09 17:17:57   7129s] <CMD> zoomBox -3568.68850 -846.44600 1944.87750 1819.16250
[12/09 17:17:58   7130s] <CMD> zoomBox -5303.06150 -1322.69800 2328.17150 2366.72550
[12/09 17:17:59   7130s] **ERROR: (IMPQTF-4044):	Error occurs when '0xW' is executed with the error message: 'invalid command name "0xW"'. This is probably an inner GUI action error. Use the TCL command directly instead of the GUI interactive.
<CMD> zoomBox -13138.97900 -3474.41100 4059.89750 4840.62000
[12/09 17:18:02   7131s] <CMD> zoomBox -7575.87450 -2224.18550 2986.38550 2882.28300
[12/09 17:18:03   7131s] <CMD> zoomBox -3349.90900 -1119.11950 2163.65800 1546.48950
[12/09 17:18:05   7132s] <CMD> zoomBox -2657.64700 -938.09700 2028.88550 1327.67100
[12/09 17:23:53   7139s] **ERROR: (IMPQTF-4044):	Error occurs when '+' is executed with the error message: 'invalid command name "+"'. This is probably an inner GUI action error. Use the TCL command directly instead of the GUI interactive.
<CMD> zoomBox -144.19700 32.84250 941.28400 557.63300
[12/09 17:31:46   7147s] <CMD> zoomBox -213.65450 -23.36850 1063.38200 594.03200
[12/09 17:31:49   7149s] <CMD> pan -212.71150 114.26300
[12/09 17:31:56   7151s] <CMD> pan 479.94450 659.48000
[12/10 00:59:11   8345s] <CMD> pan -211.17600 19.04200
[12/10 00:59:12   8346s] <CMD> zoomBox -336.61100 7.70950 1165.78450 734.06300
[12/10 00:59:14   8348s] <CMD> pan 12.64800 59.74150
[12/10 00:59:15   8348s] <CMD> zoomBox 56.91200 -154.66200 841.17250 224.49950
[12/10 00:59:16   8349s] <CMD> zoomBox 468.93950 -3.53500 487.60900 5.49100
[12/10 00:59:21   8349s] <CMD> zoomBox 466.69250 -5.20400 492.53300 7.28900
[12/10 00:59:22   8349s] <CMD> zoomBox 461.60600 -8.98250 503.68250 11.36000
[12/10 00:59:23   8349s] <CMD> zoomBox 445.07750 -21.25950 539.90950 24.58850
[12/10 00:59:25   8350s] <CMD> zoomBox 417.81900 -41.41550 599.48950 46.41550
[12/10 00:59:26   8350s] <CMD> zoomBox -177.96350 -481.97350 1901.75750 523.49600
[12/10 00:59:31   8355s] <CMD> pan -493.98050 144.95000
[12/10 00:59:35   8356s] <CMD> zoomBox 247.57750 533.59700 289.65700 553.94100
