
cube_jun17_attempt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000072ac  080001f8  080001f8  000101f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001ac  080074a4  080074a4  000174a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08007650  08007650  00017650  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08007658  08007658  00017658  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800765c  0800765c  0001765c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000188  20000000  08007660  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       0000fa00  20000188  080077e8  00020188  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .bss          00001b5c  2000fb88  080171e8  0002fb88  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  200116e4  080171e8  000316e4  2**0
                  ALLOC
 10 .ARM.attributes 0000002e  00000000  00000000  0002fb88  2**0
                  CONTENTS, READONLY
 11 .debug_info   0001aa3e  00000000  00000000  0002fbb6  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 000037b0  00000000  00000000  0004a5f4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000c80  00000000  00000000  0004dda8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000b28  00000000  00000000  0004ea28  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0000785b  00000000  00000000  0004f550  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    0000431c  00000000  00000000  00056dab  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  0005b0c7  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00003024  00000000  00000000  0005b144  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001f8 <__do_global_dtors_aux>:
 80001f8:	b510      	push	{r4, lr}
 80001fa:	4c05      	ldr	r4, [pc, #20]	; (8000210 <__do_global_dtors_aux+0x18>)
 80001fc:	7823      	ldrb	r3, [r4, #0]
 80001fe:	b933      	cbnz	r3, 800020e <__do_global_dtors_aux+0x16>
 8000200:	4b04      	ldr	r3, [pc, #16]	; (8000214 <__do_global_dtors_aux+0x1c>)
 8000202:	b113      	cbz	r3, 800020a <__do_global_dtors_aux+0x12>
 8000204:	4804      	ldr	r0, [pc, #16]	; (8000218 <__do_global_dtors_aux+0x20>)
 8000206:	f3af 8000 	nop.w
 800020a:	2301      	movs	r3, #1
 800020c:	7023      	strb	r3, [r4, #0]
 800020e:	bd10      	pop	{r4, pc}
 8000210:	2000fb88 	.word	0x2000fb88
 8000214:	00000000 	.word	0x00000000
 8000218:	0800748c 	.word	0x0800748c

0800021c <frame_dummy>:
 800021c:	b508      	push	{r3, lr}
 800021e:	4b03      	ldr	r3, [pc, #12]	; (800022c <frame_dummy+0x10>)
 8000220:	b11b      	cbz	r3, 800022a <frame_dummy+0xe>
 8000222:	4903      	ldr	r1, [pc, #12]	; (8000230 <frame_dummy+0x14>)
 8000224:	4803      	ldr	r0, [pc, #12]	; (8000234 <frame_dummy+0x18>)
 8000226:	f3af 8000 	nop.w
 800022a:	bd08      	pop	{r3, pc}
 800022c:	00000000 	.word	0x00000000
 8000230:	2000fb8c 	.word	0x2000fb8c
 8000234:	0800748c 	.word	0x0800748c

08000238 <__aeabi_uldivmod>:
 8000238:	b953      	cbnz	r3, 8000250 <__aeabi_uldivmod+0x18>
 800023a:	b94a      	cbnz	r2, 8000250 <__aeabi_uldivmod+0x18>
 800023c:	2900      	cmp	r1, #0
 800023e:	bf08      	it	eq
 8000240:	2800      	cmpeq	r0, #0
 8000242:	bf1c      	itt	ne
 8000244:	f04f 31ff 	movne.w	r1, #4294967295
 8000248:	f04f 30ff 	movne.w	r0, #4294967295
 800024c:	f000 b97a 	b.w	8000544 <__aeabi_idiv0>
 8000250:	f1ad 0c08 	sub.w	ip, sp, #8
 8000254:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000258:	f000 f806 	bl	8000268 <__udivmoddi4>
 800025c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000260:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000264:	b004      	add	sp, #16
 8000266:	4770      	bx	lr

08000268 <__udivmoddi4>:
 8000268:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800026c:	468c      	mov	ip, r1
 800026e:	460d      	mov	r5, r1
 8000270:	4604      	mov	r4, r0
 8000272:	9e08      	ldr	r6, [sp, #32]
 8000274:	2b00      	cmp	r3, #0
 8000276:	d151      	bne.n	800031c <__udivmoddi4+0xb4>
 8000278:	428a      	cmp	r2, r1
 800027a:	4617      	mov	r7, r2
 800027c:	d96d      	bls.n	800035a <__udivmoddi4+0xf2>
 800027e:	fab2 fe82 	clz	lr, r2
 8000282:	f1be 0f00 	cmp.w	lr, #0
 8000286:	d00b      	beq.n	80002a0 <__udivmoddi4+0x38>
 8000288:	f1ce 0c20 	rsb	ip, lr, #32
 800028c:	fa01 f50e 	lsl.w	r5, r1, lr
 8000290:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000294:	fa02 f70e 	lsl.w	r7, r2, lr
 8000298:	ea4c 0c05 	orr.w	ip, ip, r5
 800029c:	fa00 f40e 	lsl.w	r4, r0, lr
 80002a0:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 80002a4:	0c25      	lsrs	r5, r4, #16
 80002a6:	fbbc f8fa 	udiv	r8, ip, sl
 80002aa:	fa1f f987 	uxth.w	r9, r7
 80002ae:	fb0a cc18 	mls	ip, sl, r8, ip
 80002b2:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 80002b6:	fb08 f309 	mul.w	r3, r8, r9
 80002ba:	42ab      	cmp	r3, r5
 80002bc:	d90a      	bls.n	80002d4 <__udivmoddi4+0x6c>
 80002be:	19ed      	adds	r5, r5, r7
 80002c0:	f108 32ff 	add.w	r2, r8, #4294967295
 80002c4:	f080 8123 	bcs.w	800050e <__udivmoddi4+0x2a6>
 80002c8:	42ab      	cmp	r3, r5
 80002ca:	f240 8120 	bls.w	800050e <__udivmoddi4+0x2a6>
 80002ce:	f1a8 0802 	sub.w	r8, r8, #2
 80002d2:	443d      	add	r5, r7
 80002d4:	1aed      	subs	r5, r5, r3
 80002d6:	b2a4      	uxth	r4, r4
 80002d8:	fbb5 f0fa 	udiv	r0, r5, sl
 80002dc:	fb0a 5510 	mls	r5, sl, r0, r5
 80002e0:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80002e4:	fb00 f909 	mul.w	r9, r0, r9
 80002e8:	45a1      	cmp	r9, r4
 80002ea:	d909      	bls.n	8000300 <__udivmoddi4+0x98>
 80002ec:	19e4      	adds	r4, r4, r7
 80002ee:	f100 33ff 	add.w	r3, r0, #4294967295
 80002f2:	f080 810a 	bcs.w	800050a <__udivmoddi4+0x2a2>
 80002f6:	45a1      	cmp	r9, r4
 80002f8:	f240 8107 	bls.w	800050a <__udivmoddi4+0x2a2>
 80002fc:	3802      	subs	r0, #2
 80002fe:	443c      	add	r4, r7
 8000300:	eba4 0409 	sub.w	r4, r4, r9
 8000304:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000308:	2100      	movs	r1, #0
 800030a:	2e00      	cmp	r6, #0
 800030c:	d061      	beq.n	80003d2 <__udivmoddi4+0x16a>
 800030e:	fa24 f40e 	lsr.w	r4, r4, lr
 8000312:	2300      	movs	r3, #0
 8000314:	6034      	str	r4, [r6, #0]
 8000316:	6073      	str	r3, [r6, #4]
 8000318:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800031c:	428b      	cmp	r3, r1
 800031e:	d907      	bls.n	8000330 <__udivmoddi4+0xc8>
 8000320:	2e00      	cmp	r6, #0
 8000322:	d054      	beq.n	80003ce <__udivmoddi4+0x166>
 8000324:	2100      	movs	r1, #0
 8000326:	e886 0021 	stmia.w	r6, {r0, r5}
 800032a:	4608      	mov	r0, r1
 800032c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000330:	fab3 f183 	clz	r1, r3
 8000334:	2900      	cmp	r1, #0
 8000336:	f040 808e 	bne.w	8000456 <__udivmoddi4+0x1ee>
 800033a:	42ab      	cmp	r3, r5
 800033c:	d302      	bcc.n	8000344 <__udivmoddi4+0xdc>
 800033e:	4282      	cmp	r2, r0
 8000340:	f200 80fa 	bhi.w	8000538 <__udivmoddi4+0x2d0>
 8000344:	1a84      	subs	r4, r0, r2
 8000346:	eb65 0503 	sbc.w	r5, r5, r3
 800034a:	2001      	movs	r0, #1
 800034c:	46ac      	mov	ip, r5
 800034e:	2e00      	cmp	r6, #0
 8000350:	d03f      	beq.n	80003d2 <__udivmoddi4+0x16a>
 8000352:	e886 1010 	stmia.w	r6, {r4, ip}
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	b912      	cbnz	r2, 8000362 <__udivmoddi4+0xfa>
 800035c:	2701      	movs	r7, #1
 800035e:	fbb7 f7f2 	udiv	r7, r7, r2
 8000362:	fab7 fe87 	clz	lr, r7
 8000366:	f1be 0f00 	cmp.w	lr, #0
 800036a:	d134      	bne.n	80003d6 <__udivmoddi4+0x16e>
 800036c:	1beb      	subs	r3, r5, r7
 800036e:	0c3a      	lsrs	r2, r7, #16
 8000370:	fa1f fc87 	uxth.w	ip, r7
 8000374:	2101      	movs	r1, #1
 8000376:	fbb3 f8f2 	udiv	r8, r3, r2
 800037a:	0c25      	lsrs	r5, r4, #16
 800037c:	fb02 3318 	mls	r3, r2, r8, r3
 8000380:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000384:	fb0c f308 	mul.w	r3, ip, r8
 8000388:	42ab      	cmp	r3, r5
 800038a:	d907      	bls.n	800039c <__udivmoddi4+0x134>
 800038c:	19ed      	adds	r5, r5, r7
 800038e:	f108 30ff 	add.w	r0, r8, #4294967295
 8000392:	d202      	bcs.n	800039a <__udivmoddi4+0x132>
 8000394:	42ab      	cmp	r3, r5
 8000396:	f200 80d1 	bhi.w	800053c <__udivmoddi4+0x2d4>
 800039a:	4680      	mov	r8, r0
 800039c:	1aed      	subs	r5, r5, r3
 800039e:	b2a3      	uxth	r3, r4
 80003a0:	fbb5 f0f2 	udiv	r0, r5, r2
 80003a4:	fb02 5510 	mls	r5, r2, r0, r5
 80003a8:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 80003ac:	fb0c fc00 	mul.w	ip, ip, r0
 80003b0:	45a4      	cmp	ip, r4
 80003b2:	d907      	bls.n	80003c4 <__udivmoddi4+0x15c>
 80003b4:	19e4      	adds	r4, r4, r7
 80003b6:	f100 33ff 	add.w	r3, r0, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x15a>
 80003bc:	45a4      	cmp	ip, r4
 80003be:	f200 80b8 	bhi.w	8000532 <__udivmoddi4+0x2ca>
 80003c2:	4618      	mov	r0, r3
 80003c4:	eba4 040c 	sub.w	r4, r4, ip
 80003c8:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80003cc:	e79d      	b.n	800030a <__udivmoddi4+0xa2>
 80003ce:	4631      	mov	r1, r6
 80003d0:	4630      	mov	r0, r6
 80003d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003d6:	f1ce 0420 	rsb	r4, lr, #32
 80003da:	fa05 f30e 	lsl.w	r3, r5, lr
 80003de:	fa07 f70e 	lsl.w	r7, r7, lr
 80003e2:	fa20 f804 	lsr.w	r8, r0, r4
 80003e6:	0c3a      	lsrs	r2, r7, #16
 80003e8:	fa25 f404 	lsr.w	r4, r5, r4
 80003ec:	ea48 0803 	orr.w	r8, r8, r3
 80003f0:	fbb4 f1f2 	udiv	r1, r4, r2
 80003f4:	ea4f 4518 	mov.w	r5, r8, lsr #16
 80003f8:	fb02 4411 	mls	r4, r2, r1, r4
 80003fc:	fa1f fc87 	uxth.w	ip, r7
 8000400:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000404:	fb01 f30c 	mul.w	r3, r1, ip
 8000408:	42ab      	cmp	r3, r5
 800040a:	fa00 f40e 	lsl.w	r4, r0, lr
 800040e:	d909      	bls.n	8000424 <__udivmoddi4+0x1bc>
 8000410:	19ed      	adds	r5, r5, r7
 8000412:	f101 30ff 	add.w	r0, r1, #4294967295
 8000416:	f080 808a 	bcs.w	800052e <__udivmoddi4+0x2c6>
 800041a:	42ab      	cmp	r3, r5
 800041c:	f240 8087 	bls.w	800052e <__udivmoddi4+0x2c6>
 8000420:	3902      	subs	r1, #2
 8000422:	443d      	add	r5, r7
 8000424:	1aeb      	subs	r3, r5, r3
 8000426:	fa1f f588 	uxth.w	r5, r8
 800042a:	fbb3 f0f2 	udiv	r0, r3, r2
 800042e:	fb02 3310 	mls	r3, r2, r0, r3
 8000432:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000436:	fb00 f30c 	mul.w	r3, r0, ip
 800043a:	42ab      	cmp	r3, r5
 800043c:	d907      	bls.n	800044e <__udivmoddi4+0x1e6>
 800043e:	19ed      	adds	r5, r5, r7
 8000440:	f100 38ff 	add.w	r8, r0, #4294967295
 8000444:	d26f      	bcs.n	8000526 <__udivmoddi4+0x2be>
 8000446:	42ab      	cmp	r3, r5
 8000448:	d96d      	bls.n	8000526 <__udivmoddi4+0x2be>
 800044a:	3802      	subs	r0, #2
 800044c:	443d      	add	r5, r7
 800044e:	1aeb      	subs	r3, r5, r3
 8000450:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000454:	e78f      	b.n	8000376 <__udivmoddi4+0x10e>
 8000456:	f1c1 0720 	rsb	r7, r1, #32
 800045a:	fa22 f807 	lsr.w	r8, r2, r7
 800045e:	408b      	lsls	r3, r1
 8000460:	fa05 f401 	lsl.w	r4, r5, r1
 8000464:	ea48 0303 	orr.w	r3, r8, r3
 8000468:	fa20 fe07 	lsr.w	lr, r0, r7
 800046c:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000470:	40fd      	lsrs	r5, r7
 8000472:	ea4e 0e04 	orr.w	lr, lr, r4
 8000476:	fbb5 f9fc 	udiv	r9, r5, ip
 800047a:	ea4f 441e 	mov.w	r4, lr, lsr #16
 800047e:	fb0c 5519 	mls	r5, ip, r9, r5
 8000482:	fa1f f883 	uxth.w	r8, r3
 8000486:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 800048a:	fb09 f408 	mul.w	r4, r9, r8
 800048e:	42ac      	cmp	r4, r5
 8000490:	fa02 f201 	lsl.w	r2, r2, r1
 8000494:	fa00 fa01 	lsl.w	sl, r0, r1
 8000498:	d908      	bls.n	80004ac <__udivmoddi4+0x244>
 800049a:	18ed      	adds	r5, r5, r3
 800049c:	f109 30ff 	add.w	r0, r9, #4294967295
 80004a0:	d243      	bcs.n	800052a <__udivmoddi4+0x2c2>
 80004a2:	42ac      	cmp	r4, r5
 80004a4:	d941      	bls.n	800052a <__udivmoddi4+0x2c2>
 80004a6:	f1a9 0902 	sub.w	r9, r9, #2
 80004aa:	441d      	add	r5, r3
 80004ac:	1b2d      	subs	r5, r5, r4
 80004ae:	fa1f fe8e 	uxth.w	lr, lr
 80004b2:	fbb5 f0fc 	udiv	r0, r5, ip
 80004b6:	fb0c 5510 	mls	r5, ip, r0, r5
 80004ba:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 80004be:	fb00 f808 	mul.w	r8, r0, r8
 80004c2:	45a0      	cmp	r8, r4
 80004c4:	d907      	bls.n	80004d6 <__udivmoddi4+0x26e>
 80004c6:	18e4      	adds	r4, r4, r3
 80004c8:	f100 35ff 	add.w	r5, r0, #4294967295
 80004cc:	d229      	bcs.n	8000522 <__udivmoddi4+0x2ba>
 80004ce:	45a0      	cmp	r8, r4
 80004d0:	d927      	bls.n	8000522 <__udivmoddi4+0x2ba>
 80004d2:	3802      	subs	r0, #2
 80004d4:	441c      	add	r4, r3
 80004d6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004da:	eba4 0408 	sub.w	r4, r4, r8
 80004de:	fba0 8902 	umull	r8, r9, r0, r2
 80004e2:	454c      	cmp	r4, r9
 80004e4:	46c6      	mov	lr, r8
 80004e6:	464d      	mov	r5, r9
 80004e8:	d315      	bcc.n	8000516 <__udivmoddi4+0x2ae>
 80004ea:	d012      	beq.n	8000512 <__udivmoddi4+0x2aa>
 80004ec:	b156      	cbz	r6, 8000504 <__udivmoddi4+0x29c>
 80004ee:	ebba 030e 	subs.w	r3, sl, lr
 80004f2:	eb64 0405 	sbc.w	r4, r4, r5
 80004f6:	fa04 f707 	lsl.w	r7, r4, r7
 80004fa:	40cb      	lsrs	r3, r1
 80004fc:	431f      	orrs	r7, r3
 80004fe:	40cc      	lsrs	r4, r1
 8000500:	6037      	str	r7, [r6, #0]
 8000502:	6074      	str	r4, [r6, #4]
 8000504:	2100      	movs	r1, #0
 8000506:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800050a:	4618      	mov	r0, r3
 800050c:	e6f8      	b.n	8000300 <__udivmoddi4+0x98>
 800050e:	4690      	mov	r8, r2
 8000510:	e6e0      	b.n	80002d4 <__udivmoddi4+0x6c>
 8000512:	45c2      	cmp	sl, r8
 8000514:	d2ea      	bcs.n	80004ec <__udivmoddi4+0x284>
 8000516:	ebb8 0e02 	subs.w	lr, r8, r2
 800051a:	eb69 0503 	sbc.w	r5, r9, r3
 800051e:	3801      	subs	r0, #1
 8000520:	e7e4      	b.n	80004ec <__udivmoddi4+0x284>
 8000522:	4628      	mov	r0, r5
 8000524:	e7d7      	b.n	80004d6 <__udivmoddi4+0x26e>
 8000526:	4640      	mov	r0, r8
 8000528:	e791      	b.n	800044e <__udivmoddi4+0x1e6>
 800052a:	4681      	mov	r9, r0
 800052c:	e7be      	b.n	80004ac <__udivmoddi4+0x244>
 800052e:	4601      	mov	r1, r0
 8000530:	e778      	b.n	8000424 <__udivmoddi4+0x1bc>
 8000532:	3802      	subs	r0, #2
 8000534:	443c      	add	r4, r7
 8000536:	e745      	b.n	80003c4 <__udivmoddi4+0x15c>
 8000538:	4608      	mov	r0, r1
 800053a:	e708      	b.n	800034e <__udivmoddi4+0xe6>
 800053c:	f1a8 0802 	sub.w	r8, r8, #2
 8000540:	443d      	add	r5, r7
 8000542:	e72b      	b.n	800039c <__udivmoddi4+0x134>

08000544 <__aeabi_idiv0>:
 8000544:	4770      	bx	lr
 8000546:	bf00      	nop

08000548 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000548:	b580      	push	{r7, lr}
 800054a:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800054c:	2003      	movs	r0, #3
 800054e:	f000 f945 	bl	80007dc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000552:	2000      	movs	r0, #0
 8000554:	f000 f806 	bl	8000564 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8000558:	f006 fa05 	bl	8006966 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 800055c:	2300      	movs	r3, #0
}
 800055e:	4618      	mov	r0, r3
 8000560:	bd80      	pop	{r7, pc}
	...

08000564 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000564:	b580      	push	{r7, lr}
 8000566:	b082      	sub	sp, #8
 8000568:	af00      	add	r7, sp, #0
 800056a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800056c:	4b12      	ldr	r3, [pc, #72]	; (80005b8 <HAL_InitTick+0x54>)
 800056e:	681a      	ldr	r2, [r3, #0]
 8000570:	4b12      	ldr	r3, [pc, #72]	; (80005bc <HAL_InitTick+0x58>)
 8000572:	781b      	ldrb	r3, [r3, #0]
 8000574:	4619      	mov	r1, r3
 8000576:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800057a:	fbb3 f3f1 	udiv	r3, r3, r1
 800057e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000582:	4618      	mov	r0, r3
 8000584:	f000 f98e 	bl	80008a4 <HAL_SYSTICK_Config>
 8000588:	4603      	mov	r3, r0
 800058a:	2b00      	cmp	r3, #0
 800058c:	d001      	beq.n	8000592 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800058e:	2301      	movs	r3, #1
 8000590:	e00e      	b.n	80005b0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	2b0f      	cmp	r3, #15
 8000596:	d80a      	bhi.n	80005ae <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000598:	2200      	movs	r2, #0
 800059a:	6879      	ldr	r1, [r7, #4]
 800059c:	f04f 30ff 	mov.w	r0, #4294967295
 80005a0:	f000 f93c 	bl	800081c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80005a4:	4a06      	ldr	r2, [pc, #24]	; (80005c0 <HAL_InitTick+0x5c>)
 80005a6:	687b      	ldr	r3, [r7, #4]
 80005a8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80005aa:	2300      	movs	r3, #0
 80005ac:	e000      	b.n	80005b0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80005ae:	2301      	movs	r3, #1
}
 80005b0:	4618      	mov	r0, r3
 80005b2:	3708      	adds	r7, #8
 80005b4:	46bd      	mov	sp, r7
 80005b6:	bd80      	pop	{r7, pc}
 80005b8:	20000140 	.word	0x20000140
 80005bc:	20000004 	.word	0x20000004
 80005c0:	20000000 	.word	0x20000000

080005c4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80005c4:	b480      	push	{r7}
 80005c6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80005c8:	4b06      	ldr	r3, [pc, #24]	; (80005e4 <HAL_IncTick+0x20>)
 80005ca:	781b      	ldrb	r3, [r3, #0]
 80005cc:	461a      	mov	r2, r3
 80005ce:	4b06      	ldr	r3, [pc, #24]	; (80005e8 <HAL_IncTick+0x24>)
 80005d0:	681b      	ldr	r3, [r3, #0]
 80005d2:	4413      	add	r3, r2
 80005d4:	4a04      	ldr	r2, [pc, #16]	; (80005e8 <HAL_IncTick+0x24>)
 80005d6:	6013      	str	r3, [r2, #0]
}
 80005d8:	bf00      	nop
 80005da:	46bd      	mov	sp, r7
 80005dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e0:	4770      	bx	lr
 80005e2:	bf00      	nop
 80005e4:	20000004 	.word	0x20000004
 80005e8:	2000febc 	.word	0x2000febc

080005ec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80005ec:	b480      	push	{r7}
 80005ee:	af00      	add	r7, sp, #0
  return uwTick;
 80005f0:	4b03      	ldr	r3, [pc, #12]	; (8000600 <HAL_GetTick+0x14>)
 80005f2:	681b      	ldr	r3, [r3, #0]
}
 80005f4:	4618      	mov	r0, r3
 80005f6:	46bd      	mov	sp, r7
 80005f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005fc:	4770      	bx	lr
 80005fe:	bf00      	nop
 8000600:	2000febc 	.word	0x2000febc

08000604 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	b084      	sub	sp, #16
 8000608:	af00      	add	r7, sp, #0
 800060a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800060c:	f7ff ffee 	bl	80005ec <HAL_GetTick>
 8000610:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000616:	68fb      	ldr	r3, [r7, #12]
 8000618:	f1b3 3fff 	cmp.w	r3, #4294967295
 800061c:	d005      	beq.n	800062a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800061e:	4b09      	ldr	r3, [pc, #36]	; (8000644 <HAL_Delay+0x40>)
 8000620:	781b      	ldrb	r3, [r3, #0]
 8000622:	461a      	mov	r2, r3
 8000624:	68fb      	ldr	r3, [r7, #12]
 8000626:	4413      	add	r3, r2
 8000628:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800062a:	bf00      	nop
 800062c:	f7ff ffde 	bl	80005ec <HAL_GetTick>
 8000630:	4602      	mov	r2, r0
 8000632:	68bb      	ldr	r3, [r7, #8]
 8000634:	1ad2      	subs	r2, r2, r3
 8000636:	68fb      	ldr	r3, [r7, #12]
 8000638:	429a      	cmp	r2, r3
 800063a:	d3f7      	bcc.n	800062c <HAL_Delay+0x28>
  {
  }
}
 800063c:	bf00      	nop
 800063e:	3710      	adds	r7, #16
 8000640:	46bd      	mov	sp, r7
 8000642:	bd80      	pop	{r7, pc}
 8000644:	20000004 	.word	0x20000004

08000648 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000648:	b480      	push	{r7}
 800064a:	b085      	sub	sp, #20
 800064c:	af00      	add	r7, sp, #0
 800064e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000650:	687b      	ldr	r3, [r7, #4]
 8000652:	f003 0307 	and.w	r3, r3, #7
 8000656:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000658:	4b0b      	ldr	r3, [pc, #44]	; (8000688 <NVIC_SetPriorityGrouping+0x40>)
 800065a:	68db      	ldr	r3, [r3, #12]
 800065c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800065e:	68ba      	ldr	r2, [r7, #8]
 8000660:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000664:	4013      	ands	r3, r2
 8000666:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000668:	68fb      	ldr	r3, [r7, #12]
 800066a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800066c:	68bb      	ldr	r3, [r7, #8]
 800066e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000670:	4b06      	ldr	r3, [pc, #24]	; (800068c <NVIC_SetPriorityGrouping+0x44>)
 8000672:	4313      	orrs	r3, r2
 8000674:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000676:	4a04      	ldr	r2, [pc, #16]	; (8000688 <NVIC_SetPriorityGrouping+0x40>)
 8000678:	68bb      	ldr	r3, [r7, #8]
 800067a:	60d3      	str	r3, [r2, #12]
}
 800067c:	bf00      	nop
 800067e:	3714      	adds	r7, #20
 8000680:	46bd      	mov	sp, r7
 8000682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000686:	4770      	bx	lr
 8000688:	e000ed00 	.word	0xe000ed00
 800068c:	05fa0000 	.word	0x05fa0000

08000690 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8000690:	b480      	push	{r7}
 8000692:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000694:	4b04      	ldr	r3, [pc, #16]	; (80006a8 <NVIC_GetPriorityGrouping+0x18>)
 8000696:	68db      	ldr	r3, [r3, #12]
 8000698:	0a1b      	lsrs	r3, r3, #8
 800069a:	f003 0307 	and.w	r3, r3, #7
}
 800069e:	4618      	mov	r0, r3
 80006a0:	46bd      	mov	sp, r7
 80006a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006a6:	4770      	bx	lr
 80006a8:	e000ed00 	.word	0xe000ed00

080006ac <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80006ac:	b480      	push	{r7}
 80006ae:	b083      	sub	sp, #12
 80006b0:	af00      	add	r7, sp, #0
 80006b2:	4603      	mov	r3, r0
 80006b4:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80006b6:	4909      	ldr	r1, [pc, #36]	; (80006dc <NVIC_EnableIRQ+0x30>)
 80006b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006bc:	095b      	lsrs	r3, r3, #5
 80006be:	79fa      	ldrb	r2, [r7, #7]
 80006c0:	f002 021f 	and.w	r2, r2, #31
 80006c4:	2001      	movs	r0, #1
 80006c6:	fa00 f202 	lsl.w	r2, r0, r2
 80006ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80006ce:	bf00      	nop
 80006d0:	370c      	adds	r7, #12
 80006d2:	46bd      	mov	sp, r7
 80006d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d8:	4770      	bx	lr
 80006da:	bf00      	nop
 80006dc:	e000e100 	.word	0xe000e100

080006e0 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80006e0:	b480      	push	{r7}
 80006e2:	b083      	sub	sp, #12
 80006e4:	af00      	add	r7, sp, #0
 80006e6:	4603      	mov	r3, r0
 80006e8:	6039      	str	r1, [r7, #0]
 80006ea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 80006ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	da0b      	bge.n	800070c <NVIC_SetPriority+0x2c>
  {
    SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006f4:	490d      	ldr	r1, [pc, #52]	; (800072c <NVIC_SetPriority+0x4c>)
 80006f6:	79fb      	ldrb	r3, [r7, #7]
 80006f8:	f003 030f 	and.w	r3, r3, #15
 80006fc:	3b04      	subs	r3, #4
 80006fe:	683a      	ldr	r2, [r7, #0]
 8000700:	b2d2      	uxtb	r2, r2
 8000702:	0112      	lsls	r2, r2, #4
 8000704:	b2d2      	uxtb	r2, r2
 8000706:	440b      	add	r3, r1
 8000708:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800070a:	e009      	b.n	8000720 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800070c:	4908      	ldr	r1, [pc, #32]	; (8000730 <NVIC_SetPriority+0x50>)
 800070e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000712:	683a      	ldr	r2, [r7, #0]
 8000714:	b2d2      	uxtb	r2, r2
 8000716:	0112      	lsls	r2, r2, #4
 8000718:	b2d2      	uxtb	r2, r2
 800071a:	440b      	add	r3, r1
 800071c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000720:	bf00      	nop
 8000722:	370c      	adds	r7, #12
 8000724:	46bd      	mov	sp, r7
 8000726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800072a:	4770      	bx	lr
 800072c:	e000ed00 	.word	0xe000ed00
 8000730:	e000e100 	.word	0xe000e100

08000734 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000734:	b480      	push	{r7}
 8000736:	b089      	sub	sp, #36	; 0x24
 8000738:	af00      	add	r7, sp, #0
 800073a:	60f8      	str	r0, [r7, #12]
 800073c:	60b9      	str	r1, [r7, #8]
 800073e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000740:	68fb      	ldr	r3, [r7, #12]
 8000742:	f003 0307 	and.w	r3, r3, #7
 8000746:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000748:	69fb      	ldr	r3, [r7, #28]
 800074a:	f1c3 0307 	rsb	r3, r3, #7
 800074e:	2b04      	cmp	r3, #4
 8000750:	bf28      	it	cs
 8000752:	2304      	movcs	r3, #4
 8000754:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000756:	69fb      	ldr	r3, [r7, #28]
 8000758:	3304      	adds	r3, #4
 800075a:	2b06      	cmp	r3, #6
 800075c:	d902      	bls.n	8000764 <NVIC_EncodePriority+0x30>
 800075e:	69fb      	ldr	r3, [r7, #28]
 8000760:	3b03      	subs	r3, #3
 8000762:	e000      	b.n	8000766 <NVIC_EncodePriority+0x32>
 8000764:	2300      	movs	r3, #0
 8000766:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000768:	2201      	movs	r2, #1
 800076a:	69bb      	ldr	r3, [r7, #24]
 800076c:	fa02 f303 	lsl.w	r3, r2, r3
 8000770:	1e5a      	subs	r2, r3, #1
 8000772:	68bb      	ldr	r3, [r7, #8]
 8000774:	401a      	ands	r2, r3
 8000776:	697b      	ldr	r3, [r7, #20]
 8000778:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800077a:	2101      	movs	r1, #1
 800077c:	697b      	ldr	r3, [r7, #20]
 800077e:	fa01 f303 	lsl.w	r3, r1, r3
 8000782:	1e59      	subs	r1, r3, #1
 8000784:	687b      	ldr	r3, [r7, #4]
 8000786:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000788:	4313      	orrs	r3, r2
         );
}
 800078a:	4618      	mov	r0, r3
 800078c:	3724      	adds	r7, #36	; 0x24
 800078e:	46bd      	mov	sp, r7
 8000790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000794:	4770      	bx	lr
	...

08000798 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	b082      	sub	sp, #8
 800079c:	af00      	add	r7, sp, #0
 800079e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	3b01      	subs	r3, #1
 80007a4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80007a8:	d301      	bcc.n	80007ae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80007aa:	2301      	movs	r3, #1
 80007ac:	e00f      	b.n	80007ce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80007ae:	4a0a      	ldr	r2, [pc, #40]	; (80007d8 <SysTick_Config+0x40>)
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	3b01      	subs	r3, #1
 80007b4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80007b6:	210f      	movs	r1, #15
 80007b8:	f04f 30ff 	mov.w	r0, #4294967295
 80007bc:	f7ff ff90 	bl	80006e0 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80007c0:	4b05      	ldr	r3, [pc, #20]	; (80007d8 <SysTick_Config+0x40>)
 80007c2:	2200      	movs	r2, #0
 80007c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80007c6:	4b04      	ldr	r3, [pc, #16]	; (80007d8 <SysTick_Config+0x40>)
 80007c8:	2207      	movs	r2, #7
 80007ca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80007cc:	2300      	movs	r3, #0
}
 80007ce:	4618      	mov	r0, r3
 80007d0:	3708      	adds	r7, #8
 80007d2:	46bd      	mov	sp, r7
 80007d4:	bd80      	pop	{r7, pc}
 80007d6:	bf00      	nop
 80007d8:	e000e010 	.word	0xe000e010

080007dc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	b082      	sub	sp, #8
 80007e0:	af00      	add	r7, sp, #0
 80007e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	2b07      	cmp	r3, #7
 80007e8:	d00f      	beq.n	800080a <HAL_NVIC_SetPriorityGrouping+0x2e>
 80007ea:	687b      	ldr	r3, [r7, #4]
 80007ec:	2b06      	cmp	r3, #6
 80007ee:	d00c      	beq.n	800080a <HAL_NVIC_SetPriorityGrouping+0x2e>
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	2b05      	cmp	r3, #5
 80007f4:	d009      	beq.n	800080a <HAL_NVIC_SetPriorityGrouping+0x2e>
 80007f6:	687b      	ldr	r3, [r7, #4]
 80007f8:	2b04      	cmp	r3, #4
 80007fa:	d006      	beq.n	800080a <HAL_NVIC_SetPriorityGrouping+0x2e>
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	2b03      	cmp	r3, #3
 8000800:	d003      	beq.n	800080a <HAL_NVIC_SetPriorityGrouping+0x2e>
 8000802:	21a2      	movs	r1, #162	; 0xa2
 8000804:	4804      	ldr	r0, [pc, #16]	; (8000818 <HAL_NVIC_SetPriorityGrouping+0x3c>)
 8000806:	f006 f8a3 	bl	8006950 <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800080a:	6878      	ldr	r0, [r7, #4]
 800080c:	f7ff ff1c 	bl	8000648 <NVIC_SetPriorityGrouping>
}
 8000810:	bf00      	nop
 8000812:	3708      	adds	r7, #8
 8000814:	46bd      	mov	sp, r7
 8000816:	bd80      	pop	{r7, pc}
 8000818:	080074a4 	.word	0x080074a4

0800081c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800081c:	b580      	push	{r7, lr}
 800081e:	b086      	sub	sp, #24
 8000820:	af00      	add	r7, sp, #0
 8000822:	4603      	mov	r3, r0
 8000824:	60b9      	str	r1, [r7, #8]
 8000826:	607a      	str	r2, [r7, #4]
 8000828:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800082a:	2300      	movs	r3, #0
 800082c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	2b0f      	cmp	r3, #15
 8000832:	d903      	bls.n	800083c <HAL_NVIC_SetPriority+0x20>
 8000834:	21ba      	movs	r1, #186	; 0xba
 8000836:	480e      	ldr	r0, [pc, #56]	; (8000870 <HAL_NVIC_SetPriority+0x54>)
 8000838:	f006 f88a 	bl	8006950 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 800083c:	68bb      	ldr	r3, [r7, #8]
 800083e:	2b0f      	cmp	r3, #15
 8000840:	d903      	bls.n	800084a <HAL_NVIC_SetPriority+0x2e>
 8000842:	21bb      	movs	r1, #187	; 0xbb
 8000844:	480a      	ldr	r0, [pc, #40]	; (8000870 <HAL_NVIC_SetPriority+0x54>)
 8000846:	f006 f883 	bl	8006950 <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800084a:	f7ff ff21 	bl	8000690 <NVIC_GetPriorityGrouping>
 800084e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000850:	687a      	ldr	r2, [r7, #4]
 8000852:	68b9      	ldr	r1, [r7, #8]
 8000854:	6978      	ldr	r0, [r7, #20]
 8000856:	f7ff ff6d 	bl	8000734 <NVIC_EncodePriority>
 800085a:	4602      	mov	r2, r0
 800085c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000860:	4611      	mov	r1, r2
 8000862:	4618      	mov	r0, r3
 8000864:	f7ff ff3c 	bl	80006e0 <NVIC_SetPriority>
}
 8000868:	bf00      	nop
 800086a:	3718      	adds	r7, #24
 800086c:	46bd      	mov	sp, r7
 800086e:	bd80      	pop	{r7, pc}
 8000870:	080074a4 	.word	0x080074a4

08000874 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	b082      	sub	sp, #8
 8000878:	af00      	add	r7, sp, #0
 800087a:	4603      	mov	r3, r0
 800087c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 800087e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000882:	2b00      	cmp	r3, #0
 8000884:	da03      	bge.n	800088e <HAL_NVIC_EnableIRQ+0x1a>
 8000886:	21ce      	movs	r1, #206	; 0xce
 8000888:	4805      	ldr	r0, [pc, #20]	; (80008a0 <HAL_NVIC_EnableIRQ+0x2c>)
 800088a:	f006 f861 	bl	8006950 <assert_failed>
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800088e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000892:	4618      	mov	r0, r3
 8000894:	f7ff ff0a 	bl	80006ac <NVIC_EnableIRQ>
}
 8000898:	bf00      	nop
 800089a:	3708      	adds	r7, #8
 800089c:	46bd      	mov	sp, r7
 800089e:	bd80      	pop	{r7, pc}
 80008a0:	080074a4 	.word	0x080074a4

080008a4 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	b082      	sub	sp, #8
 80008a8:	af00      	add	r7, sp, #0
 80008aa:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80008ac:	6878      	ldr	r0, [r7, #4]
 80008ae:	f7ff ff73 	bl	8000798 <SysTick_Config>
 80008b2:	4603      	mov	r3, r0
}
 80008b4:	4618      	mov	r0, r3
 80008b6:	3708      	adds	r7, #8
 80008b8:	46bd      	mov	sp, r7
 80008ba:	bd80      	pop	{r7, pc}

080008bc <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	b082      	sub	sp, #8
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	2b04      	cmp	r3, #4
 80008c8:	d007      	beq.n	80008da <HAL_SYSTICK_CLKSourceConfig+0x1e>
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	2b00      	cmp	r3, #0
 80008ce:	d004      	beq.n	80008da <HAL_SYSTICK_CLKSourceConfig+0x1e>
 80008d0:	f240 11d9 	movw	r1, #473	; 0x1d9
 80008d4:	480b      	ldr	r0, [pc, #44]	; (8000904 <HAL_SYSTICK_CLKSourceConfig+0x48>)
 80008d6:	f006 f83b 	bl	8006950 <assert_failed>
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	2b04      	cmp	r3, #4
 80008de:	d106      	bne.n	80008ee <HAL_SYSTICK_CLKSourceConfig+0x32>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80008e0:	4a09      	ldr	r2, [pc, #36]	; (8000908 <HAL_SYSTICK_CLKSourceConfig+0x4c>)
 80008e2:	4b09      	ldr	r3, [pc, #36]	; (8000908 <HAL_SYSTICK_CLKSourceConfig+0x4c>)
 80008e4:	681b      	ldr	r3, [r3, #0]
 80008e6:	f043 0304 	orr.w	r3, r3, #4
 80008ea:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 80008ec:	e005      	b.n	80008fa <HAL_SYSTICK_CLKSourceConfig+0x3e>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 80008ee:	4a06      	ldr	r2, [pc, #24]	; (8000908 <HAL_SYSTICK_CLKSourceConfig+0x4c>)
 80008f0:	4b05      	ldr	r3, [pc, #20]	; (8000908 <HAL_SYSTICK_CLKSourceConfig+0x4c>)
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	f023 0304 	bic.w	r3, r3, #4
 80008f8:	6013      	str	r3, [r2, #0]
}
 80008fa:	bf00      	nop
 80008fc:	3708      	adds	r7, #8
 80008fe:	46bd      	mov	sp, r7
 8000900:	bd80      	pop	{r7, pc}
 8000902:	bf00      	nop
 8000904:	080074a4 	.word	0x080074a4
 8000908:	e000e010 	.word	0xe000e010

0800090c <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8000910:	f000 f802 	bl	8000918 <HAL_SYSTICK_Callback>
}
 8000914:	bf00      	nop
 8000916:	bd80      	pop	{r7, pc}

08000918 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8000918:	b480      	push	{r7}
 800091a:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 800091c:	bf00      	nop
 800091e:	46bd      	mov	sp, r7
 8000920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000924:	4770      	bx	lr
	...

08000928 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	b088      	sub	sp, #32
 800092c:	af00      	add	r7, sp, #0
 800092e:	6078      	str	r0, [r7, #4]
 8000930:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8000932:	2300      	movs	r3, #0
 8000934:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8000936:	2300      	movs	r3, #0
 8000938:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800093a:	2300      	movs	r3, #0
 800093c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800093e:	2300      	movs	r3, #0
 8000940:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8000942:	687b      	ldr	r3, [r7, #4]
 8000944:	4a42      	ldr	r2, [pc, #264]	; (8000a50 <HAL_GPIO_Init+0x128>)
 8000946:	4293      	cmp	r3, r2
 8000948:	d02b      	beq.n	80009a2 <HAL_GPIO_Init+0x7a>
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	4a41      	ldr	r2, [pc, #260]	; (8000a54 <HAL_GPIO_Init+0x12c>)
 800094e:	4293      	cmp	r3, r2
 8000950:	d027      	beq.n	80009a2 <HAL_GPIO_Init+0x7a>
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	4a40      	ldr	r2, [pc, #256]	; (8000a58 <HAL_GPIO_Init+0x130>)
 8000956:	4293      	cmp	r3, r2
 8000958:	d023      	beq.n	80009a2 <HAL_GPIO_Init+0x7a>
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	4a3f      	ldr	r2, [pc, #252]	; (8000a5c <HAL_GPIO_Init+0x134>)
 800095e:	4293      	cmp	r3, r2
 8000960:	d01f      	beq.n	80009a2 <HAL_GPIO_Init+0x7a>
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	4a3e      	ldr	r2, [pc, #248]	; (8000a60 <HAL_GPIO_Init+0x138>)
 8000966:	4293      	cmp	r3, r2
 8000968:	d01b      	beq.n	80009a2 <HAL_GPIO_Init+0x7a>
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	4a3d      	ldr	r2, [pc, #244]	; (8000a64 <HAL_GPIO_Init+0x13c>)
 800096e:	4293      	cmp	r3, r2
 8000970:	d017      	beq.n	80009a2 <HAL_GPIO_Init+0x7a>
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	4a3c      	ldr	r2, [pc, #240]	; (8000a68 <HAL_GPIO_Init+0x140>)
 8000976:	4293      	cmp	r3, r2
 8000978:	d013      	beq.n	80009a2 <HAL_GPIO_Init+0x7a>
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	4a3b      	ldr	r2, [pc, #236]	; (8000a6c <HAL_GPIO_Init+0x144>)
 800097e:	4293      	cmp	r3, r2
 8000980:	d00f      	beq.n	80009a2 <HAL_GPIO_Init+0x7a>
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	4a3a      	ldr	r2, [pc, #232]	; (8000a70 <HAL_GPIO_Init+0x148>)
 8000986:	4293      	cmp	r3, r2
 8000988:	d00b      	beq.n	80009a2 <HAL_GPIO_Init+0x7a>
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	4a39      	ldr	r2, [pc, #228]	; (8000a74 <HAL_GPIO_Init+0x14c>)
 800098e:	4293      	cmp	r3, r2
 8000990:	d007      	beq.n	80009a2 <HAL_GPIO_Init+0x7a>
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	4a38      	ldr	r2, [pc, #224]	; (8000a78 <HAL_GPIO_Init+0x150>)
 8000996:	4293      	cmp	r3, r2
 8000998:	d003      	beq.n	80009a2 <HAL_GPIO_Init+0x7a>
 800099a:	21c1      	movs	r1, #193	; 0xc1
 800099c:	4837      	ldr	r0, [pc, #220]	; (8000a7c <HAL_GPIO_Init+0x154>)
 800099e:	f005 ffd7 	bl	8006950 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 80009a2:	683b      	ldr	r3, [r7, #0]
 80009a4:	681b      	ldr	r3, [r3, #0]
 80009a6:	b29b      	uxth	r3, r3
 80009a8:	2b00      	cmp	r3, #0
 80009aa:	d103      	bne.n	80009b4 <HAL_GPIO_Init+0x8c>
 80009ac:	21c2      	movs	r1, #194	; 0xc2
 80009ae:	4833      	ldr	r0, [pc, #204]	; (8000a7c <HAL_GPIO_Init+0x154>)
 80009b0:	f005 ffce 	bl	8006950 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 80009b4:	683b      	ldr	r3, [r7, #0]
 80009b6:	685b      	ldr	r3, [r3, #4]
 80009b8:	2b00      	cmp	r3, #0
 80009ba:	d035      	beq.n	8000a28 <HAL_GPIO_Init+0x100>
 80009bc:	683b      	ldr	r3, [r7, #0]
 80009be:	685b      	ldr	r3, [r3, #4]
 80009c0:	2b01      	cmp	r3, #1
 80009c2:	d031      	beq.n	8000a28 <HAL_GPIO_Init+0x100>
 80009c4:	683b      	ldr	r3, [r7, #0]
 80009c6:	685b      	ldr	r3, [r3, #4]
 80009c8:	2b11      	cmp	r3, #17
 80009ca:	d02d      	beq.n	8000a28 <HAL_GPIO_Init+0x100>
 80009cc:	683b      	ldr	r3, [r7, #0]
 80009ce:	685b      	ldr	r3, [r3, #4]
 80009d0:	2b02      	cmp	r3, #2
 80009d2:	d029      	beq.n	8000a28 <HAL_GPIO_Init+0x100>
 80009d4:	683b      	ldr	r3, [r7, #0]
 80009d6:	685b      	ldr	r3, [r3, #4]
 80009d8:	2b12      	cmp	r3, #18
 80009da:	d025      	beq.n	8000a28 <HAL_GPIO_Init+0x100>
 80009dc:	683b      	ldr	r3, [r7, #0]
 80009de:	685b      	ldr	r3, [r3, #4]
 80009e0:	4a27      	ldr	r2, [pc, #156]	; (8000a80 <HAL_GPIO_Init+0x158>)
 80009e2:	4293      	cmp	r3, r2
 80009e4:	d020      	beq.n	8000a28 <HAL_GPIO_Init+0x100>
 80009e6:	683b      	ldr	r3, [r7, #0]
 80009e8:	685b      	ldr	r3, [r3, #4]
 80009ea:	4a26      	ldr	r2, [pc, #152]	; (8000a84 <HAL_GPIO_Init+0x15c>)
 80009ec:	4293      	cmp	r3, r2
 80009ee:	d01b      	beq.n	8000a28 <HAL_GPIO_Init+0x100>
 80009f0:	683b      	ldr	r3, [r7, #0]
 80009f2:	685b      	ldr	r3, [r3, #4]
 80009f4:	4a24      	ldr	r2, [pc, #144]	; (8000a88 <HAL_GPIO_Init+0x160>)
 80009f6:	4293      	cmp	r3, r2
 80009f8:	d016      	beq.n	8000a28 <HAL_GPIO_Init+0x100>
 80009fa:	683b      	ldr	r3, [r7, #0]
 80009fc:	685b      	ldr	r3, [r3, #4]
 80009fe:	4a23      	ldr	r2, [pc, #140]	; (8000a8c <HAL_GPIO_Init+0x164>)
 8000a00:	4293      	cmp	r3, r2
 8000a02:	d011      	beq.n	8000a28 <HAL_GPIO_Init+0x100>
 8000a04:	683b      	ldr	r3, [r7, #0]
 8000a06:	685b      	ldr	r3, [r3, #4]
 8000a08:	4a21      	ldr	r2, [pc, #132]	; (8000a90 <HAL_GPIO_Init+0x168>)
 8000a0a:	4293      	cmp	r3, r2
 8000a0c:	d00c      	beq.n	8000a28 <HAL_GPIO_Init+0x100>
 8000a0e:	683b      	ldr	r3, [r7, #0]
 8000a10:	685b      	ldr	r3, [r3, #4]
 8000a12:	4a20      	ldr	r2, [pc, #128]	; (8000a94 <HAL_GPIO_Init+0x16c>)
 8000a14:	4293      	cmp	r3, r2
 8000a16:	d007      	beq.n	8000a28 <HAL_GPIO_Init+0x100>
 8000a18:	683b      	ldr	r3, [r7, #0]
 8000a1a:	685b      	ldr	r3, [r3, #4]
 8000a1c:	2b03      	cmp	r3, #3
 8000a1e:	d003      	beq.n	8000a28 <HAL_GPIO_Init+0x100>
 8000a20:	21c3      	movs	r1, #195	; 0xc3
 8000a22:	4816      	ldr	r0, [pc, #88]	; (8000a7c <HAL_GPIO_Init+0x154>)
 8000a24:	f005 ff94 	bl	8006950 <assert_failed>
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8000a28:	683b      	ldr	r3, [r7, #0]
 8000a2a:	689b      	ldr	r3, [r3, #8]
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d00b      	beq.n	8000a48 <HAL_GPIO_Init+0x120>
 8000a30:	683b      	ldr	r3, [r7, #0]
 8000a32:	689b      	ldr	r3, [r3, #8]
 8000a34:	2b01      	cmp	r3, #1
 8000a36:	d007      	beq.n	8000a48 <HAL_GPIO_Init+0x120>
 8000a38:	683b      	ldr	r3, [r7, #0]
 8000a3a:	689b      	ldr	r3, [r3, #8]
 8000a3c:	2b02      	cmp	r3, #2
 8000a3e:	d003      	beq.n	8000a48 <HAL_GPIO_Init+0x120>
 8000a40:	21c4      	movs	r1, #196	; 0xc4
 8000a42:	480e      	ldr	r0, [pc, #56]	; (8000a7c <HAL_GPIO_Init+0x154>)
 8000a44:	f005 ff84 	bl	8006950 <assert_failed>

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8000a48:	2300      	movs	r3, #0
 8000a4a:	61fb      	str	r3, [r7, #28]
 8000a4c:	e2df      	b.n	800100e <HAL_GPIO_Init+0x6e6>
 8000a4e:	bf00      	nop
 8000a50:	40020000 	.word	0x40020000
 8000a54:	40020400 	.word	0x40020400
 8000a58:	40020800 	.word	0x40020800
 8000a5c:	40020c00 	.word	0x40020c00
 8000a60:	40021000 	.word	0x40021000
 8000a64:	40021400 	.word	0x40021400
 8000a68:	40021800 	.word	0x40021800
 8000a6c:	40021c00 	.word	0x40021c00
 8000a70:	40022000 	.word	0x40022000
 8000a74:	40022400 	.word	0x40022400
 8000a78:	40022800 	.word	0x40022800
 8000a7c:	080074e0 	.word	0x080074e0
 8000a80:	10110000 	.word	0x10110000
 8000a84:	10210000 	.word	0x10210000
 8000a88:	10310000 	.word	0x10310000
 8000a8c:	10120000 	.word	0x10120000
 8000a90:	10220000 	.word	0x10220000
 8000a94:	10320000 	.word	0x10320000
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8000a98:	2201      	movs	r2, #1
 8000a9a:	69fb      	ldr	r3, [r7, #28]
 8000a9c:	fa02 f303 	lsl.w	r3, r2, r3
 8000aa0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000aa2:	683b      	ldr	r3, [r7, #0]
 8000aa4:	681a      	ldr	r2, [r3, #0]
 8000aa6:	697b      	ldr	r3, [r7, #20]
 8000aa8:	4013      	ands	r3, r2
 8000aaa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000aac:	693a      	ldr	r2, [r7, #16]
 8000aae:	697b      	ldr	r3, [r7, #20]
 8000ab0:	429a      	cmp	r2, r3
 8000ab2:	f040 82a9 	bne.w	8001008 <HAL_GPIO_Init+0x6e0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000ab6:	683b      	ldr	r3, [r7, #0]
 8000ab8:	685b      	ldr	r3, [r3, #4]
 8000aba:	2b02      	cmp	r3, #2
 8000abc:	d004      	beq.n	8000ac8 <HAL_GPIO_Init+0x1a0>
 8000abe:	683b      	ldr	r3, [r7, #0]
 8000ac0:	685b      	ldr	r3, [r3, #4]
 8000ac2:	2b12      	cmp	r3, #18
 8000ac4:	f040 8139 	bne.w	8000d3a <HAL_GPIO_Init+0x412>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 8000ac8:	683b      	ldr	r3, [r7, #0]
 8000aca:	691b      	ldr	r3, [r3, #16]
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	f000 8110 	beq.w	8000cf2 <HAL_GPIO_Init+0x3ca>
 8000ad2:	683b      	ldr	r3, [r7, #0]
 8000ad4:	691b      	ldr	r3, [r3, #16]
 8000ad6:	2b01      	cmp	r3, #1
 8000ad8:	f000 810b 	beq.w	8000cf2 <HAL_GPIO_Init+0x3ca>
 8000adc:	683b      	ldr	r3, [r7, #0]
 8000ade:	691b      	ldr	r3, [r3, #16]
 8000ae0:	2b00      	cmp	r3, #0
 8000ae2:	f000 8106 	beq.w	8000cf2 <HAL_GPIO_Init+0x3ca>
 8000ae6:	683b      	ldr	r3, [r7, #0]
 8000ae8:	691b      	ldr	r3, [r3, #16]
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	f000 8101 	beq.w	8000cf2 <HAL_GPIO_Init+0x3ca>
 8000af0:	683b      	ldr	r3, [r7, #0]
 8000af2:	691b      	ldr	r3, [r3, #16]
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	f000 80fc 	beq.w	8000cf2 <HAL_GPIO_Init+0x3ca>
 8000afa:	683b      	ldr	r3, [r7, #0]
 8000afc:	691b      	ldr	r3, [r3, #16]
 8000afe:	2b01      	cmp	r3, #1
 8000b00:	f000 80f7 	beq.w	8000cf2 <HAL_GPIO_Init+0x3ca>
 8000b04:	683b      	ldr	r3, [r7, #0]
 8000b06:	691b      	ldr	r3, [r3, #16]
 8000b08:	2b02      	cmp	r3, #2
 8000b0a:	f000 80f2 	beq.w	8000cf2 <HAL_GPIO_Init+0x3ca>
 8000b0e:	683b      	ldr	r3, [r7, #0]
 8000b10:	691b      	ldr	r3, [r3, #16]
 8000b12:	2b02      	cmp	r3, #2
 8000b14:	f000 80ed 	beq.w	8000cf2 <HAL_GPIO_Init+0x3ca>
 8000b18:	683b      	ldr	r3, [r7, #0]
 8000b1a:	691b      	ldr	r3, [r3, #16]
 8000b1c:	2b02      	cmp	r3, #2
 8000b1e:	f000 80e8 	beq.w	8000cf2 <HAL_GPIO_Init+0x3ca>
 8000b22:	683b      	ldr	r3, [r7, #0]
 8000b24:	691b      	ldr	r3, [r3, #16]
 8000b26:	2b03      	cmp	r3, #3
 8000b28:	f000 80e3 	beq.w	8000cf2 <HAL_GPIO_Init+0x3ca>
 8000b2c:	683b      	ldr	r3, [r7, #0]
 8000b2e:	691b      	ldr	r3, [r3, #16]
 8000b30:	2b03      	cmp	r3, #3
 8000b32:	f000 80de 	beq.w	8000cf2 <HAL_GPIO_Init+0x3ca>
 8000b36:	683b      	ldr	r3, [r7, #0]
 8000b38:	691b      	ldr	r3, [r3, #16]
 8000b3a:	2b03      	cmp	r3, #3
 8000b3c:	f000 80d9 	beq.w	8000cf2 <HAL_GPIO_Init+0x3ca>
 8000b40:	683b      	ldr	r3, [r7, #0]
 8000b42:	691b      	ldr	r3, [r3, #16]
 8000b44:	2b03      	cmp	r3, #3
 8000b46:	f000 80d4 	beq.w	8000cf2 <HAL_GPIO_Init+0x3ca>
 8000b4a:	683b      	ldr	r3, [r7, #0]
 8000b4c:	691b      	ldr	r3, [r3, #16]
 8000b4e:	2b03      	cmp	r3, #3
 8000b50:	f000 80cf 	beq.w	8000cf2 <HAL_GPIO_Init+0x3ca>
 8000b54:	683b      	ldr	r3, [r7, #0]
 8000b56:	691b      	ldr	r3, [r3, #16]
 8000b58:	2b03      	cmp	r3, #3
 8000b5a:	f000 80ca 	beq.w	8000cf2 <HAL_GPIO_Init+0x3ca>
 8000b5e:	683b      	ldr	r3, [r7, #0]
 8000b60:	691b      	ldr	r3, [r3, #16]
 8000b62:	2b04      	cmp	r3, #4
 8000b64:	f000 80c5 	beq.w	8000cf2 <HAL_GPIO_Init+0x3ca>
 8000b68:	683b      	ldr	r3, [r7, #0]
 8000b6a:	691b      	ldr	r3, [r3, #16]
 8000b6c:	2b04      	cmp	r3, #4
 8000b6e:	f000 80c0 	beq.w	8000cf2 <HAL_GPIO_Init+0x3ca>
 8000b72:	683b      	ldr	r3, [r7, #0]
 8000b74:	691b      	ldr	r3, [r3, #16]
 8000b76:	2b04      	cmp	r3, #4
 8000b78:	f000 80bb 	beq.w	8000cf2 <HAL_GPIO_Init+0x3ca>
 8000b7c:	683b      	ldr	r3, [r7, #0]
 8000b7e:	691b      	ldr	r3, [r3, #16]
 8000b80:	2b04      	cmp	r3, #4
 8000b82:	f000 80b6 	beq.w	8000cf2 <HAL_GPIO_Init+0x3ca>
 8000b86:	683b      	ldr	r3, [r7, #0]
 8000b88:	691b      	ldr	r3, [r3, #16]
 8000b8a:	2b04      	cmp	r3, #4
 8000b8c:	f000 80b1 	beq.w	8000cf2 <HAL_GPIO_Init+0x3ca>
 8000b90:	683b      	ldr	r3, [r7, #0]
 8000b92:	691b      	ldr	r3, [r3, #16]
 8000b94:	2b05      	cmp	r3, #5
 8000b96:	f000 80ac 	beq.w	8000cf2 <HAL_GPIO_Init+0x3ca>
 8000b9a:	683b      	ldr	r3, [r7, #0]
 8000b9c:	691b      	ldr	r3, [r3, #16]
 8000b9e:	2b05      	cmp	r3, #5
 8000ba0:	f000 80a7 	beq.w	8000cf2 <HAL_GPIO_Init+0x3ca>
 8000ba4:	683b      	ldr	r3, [r7, #0]
 8000ba6:	691b      	ldr	r3, [r3, #16]
 8000ba8:	2b05      	cmp	r3, #5
 8000baa:	f000 80a2 	beq.w	8000cf2 <HAL_GPIO_Init+0x3ca>
 8000bae:	683b      	ldr	r3, [r7, #0]
 8000bb0:	691b      	ldr	r3, [r3, #16]
 8000bb2:	2b05      	cmp	r3, #5
 8000bb4:	f000 809d 	beq.w	8000cf2 <HAL_GPIO_Init+0x3ca>
 8000bb8:	683b      	ldr	r3, [r7, #0]
 8000bba:	691b      	ldr	r3, [r3, #16]
 8000bbc:	2b05      	cmp	r3, #5
 8000bbe:	f000 8098 	beq.w	8000cf2 <HAL_GPIO_Init+0x3ca>
 8000bc2:	683b      	ldr	r3, [r7, #0]
 8000bc4:	691b      	ldr	r3, [r3, #16]
 8000bc6:	2b05      	cmp	r3, #5
 8000bc8:	f000 8093 	beq.w	8000cf2 <HAL_GPIO_Init+0x3ca>
 8000bcc:	683b      	ldr	r3, [r7, #0]
 8000bce:	691b      	ldr	r3, [r3, #16]
 8000bd0:	2b06      	cmp	r3, #6
 8000bd2:	f000 808e 	beq.w	8000cf2 <HAL_GPIO_Init+0x3ca>
 8000bd6:	683b      	ldr	r3, [r7, #0]
 8000bd8:	691b      	ldr	r3, [r3, #16]
 8000bda:	2b06      	cmp	r3, #6
 8000bdc:	f000 8089 	beq.w	8000cf2 <HAL_GPIO_Init+0x3ca>
 8000be0:	683b      	ldr	r3, [r7, #0]
 8000be2:	691b      	ldr	r3, [r3, #16]
 8000be4:	2b07      	cmp	r3, #7
 8000be6:	f000 8084 	beq.w	8000cf2 <HAL_GPIO_Init+0x3ca>
 8000bea:	683b      	ldr	r3, [r7, #0]
 8000bec:	691b      	ldr	r3, [r3, #16]
 8000bee:	2b07      	cmp	r3, #7
 8000bf0:	d07f      	beq.n	8000cf2 <HAL_GPIO_Init+0x3ca>
 8000bf2:	683b      	ldr	r3, [r7, #0]
 8000bf4:	691b      	ldr	r3, [r3, #16]
 8000bf6:	2b07      	cmp	r3, #7
 8000bf8:	d07b      	beq.n	8000cf2 <HAL_GPIO_Init+0x3ca>
 8000bfa:	683b      	ldr	r3, [r7, #0]
 8000bfc:	691b      	ldr	r3, [r3, #16]
 8000bfe:	2b07      	cmp	r3, #7
 8000c00:	d077      	beq.n	8000cf2 <HAL_GPIO_Init+0x3ca>
 8000c02:	683b      	ldr	r3, [r7, #0]
 8000c04:	691b      	ldr	r3, [r3, #16]
 8000c06:	2b07      	cmp	r3, #7
 8000c08:	d073      	beq.n	8000cf2 <HAL_GPIO_Init+0x3ca>
 8000c0a:	683b      	ldr	r3, [r7, #0]
 8000c0c:	691b      	ldr	r3, [r3, #16]
 8000c0e:	2b07      	cmp	r3, #7
 8000c10:	d06f      	beq.n	8000cf2 <HAL_GPIO_Init+0x3ca>
 8000c12:	683b      	ldr	r3, [r7, #0]
 8000c14:	691b      	ldr	r3, [r3, #16]
 8000c16:	2b07      	cmp	r3, #7
 8000c18:	d06b      	beq.n	8000cf2 <HAL_GPIO_Init+0x3ca>
 8000c1a:	683b      	ldr	r3, [r7, #0]
 8000c1c:	691b      	ldr	r3, [r3, #16]
 8000c1e:	2b08      	cmp	r3, #8
 8000c20:	d067      	beq.n	8000cf2 <HAL_GPIO_Init+0x3ca>
 8000c22:	683b      	ldr	r3, [r7, #0]
 8000c24:	691b      	ldr	r3, [r3, #16]
 8000c26:	2b08      	cmp	r3, #8
 8000c28:	d063      	beq.n	8000cf2 <HAL_GPIO_Init+0x3ca>
 8000c2a:	683b      	ldr	r3, [r7, #0]
 8000c2c:	691b      	ldr	r3, [r3, #16]
 8000c2e:	2b08      	cmp	r3, #8
 8000c30:	d05f      	beq.n	8000cf2 <HAL_GPIO_Init+0x3ca>
 8000c32:	683b      	ldr	r3, [r7, #0]
 8000c34:	691b      	ldr	r3, [r3, #16]
 8000c36:	2b08      	cmp	r3, #8
 8000c38:	d05b      	beq.n	8000cf2 <HAL_GPIO_Init+0x3ca>
 8000c3a:	683b      	ldr	r3, [r7, #0]
 8000c3c:	691b      	ldr	r3, [r3, #16]
 8000c3e:	2b08      	cmp	r3, #8
 8000c40:	d057      	beq.n	8000cf2 <HAL_GPIO_Init+0x3ca>
 8000c42:	683b      	ldr	r3, [r7, #0]
 8000c44:	691b      	ldr	r3, [r3, #16]
 8000c46:	2b08      	cmp	r3, #8
 8000c48:	d053      	beq.n	8000cf2 <HAL_GPIO_Init+0x3ca>
 8000c4a:	683b      	ldr	r3, [r7, #0]
 8000c4c:	691b      	ldr	r3, [r3, #16]
 8000c4e:	2b08      	cmp	r3, #8
 8000c50:	d04f      	beq.n	8000cf2 <HAL_GPIO_Init+0x3ca>
 8000c52:	683b      	ldr	r3, [r7, #0]
 8000c54:	691b      	ldr	r3, [r3, #16]
 8000c56:	2b09      	cmp	r3, #9
 8000c58:	d04b      	beq.n	8000cf2 <HAL_GPIO_Init+0x3ca>
 8000c5a:	683b      	ldr	r3, [r7, #0]
 8000c5c:	691b      	ldr	r3, [r3, #16]
 8000c5e:	2b09      	cmp	r3, #9
 8000c60:	d047      	beq.n	8000cf2 <HAL_GPIO_Init+0x3ca>
 8000c62:	683b      	ldr	r3, [r7, #0]
 8000c64:	691b      	ldr	r3, [r3, #16]
 8000c66:	2b09      	cmp	r3, #9
 8000c68:	d043      	beq.n	8000cf2 <HAL_GPIO_Init+0x3ca>
 8000c6a:	683b      	ldr	r3, [r7, #0]
 8000c6c:	691b      	ldr	r3, [r3, #16]
 8000c6e:	2b09      	cmp	r3, #9
 8000c70:	d03f      	beq.n	8000cf2 <HAL_GPIO_Init+0x3ca>
 8000c72:	683b      	ldr	r3, [r7, #0]
 8000c74:	691b      	ldr	r3, [r3, #16]
 8000c76:	2b09      	cmp	r3, #9
 8000c78:	d03b      	beq.n	8000cf2 <HAL_GPIO_Init+0x3ca>
 8000c7a:	683b      	ldr	r3, [r7, #0]
 8000c7c:	691b      	ldr	r3, [r3, #16]
 8000c7e:	2b09      	cmp	r3, #9
 8000c80:	d037      	beq.n	8000cf2 <HAL_GPIO_Init+0x3ca>
 8000c82:	683b      	ldr	r3, [r7, #0]
 8000c84:	691b      	ldr	r3, [r3, #16]
 8000c86:	2b0a      	cmp	r3, #10
 8000c88:	d033      	beq.n	8000cf2 <HAL_GPIO_Init+0x3ca>
 8000c8a:	683b      	ldr	r3, [r7, #0]
 8000c8c:	691b      	ldr	r3, [r3, #16]
 8000c8e:	2b0a      	cmp	r3, #10
 8000c90:	d02f      	beq.n	8000cf2 <HAL_GPIO_Init+0x3ca>
 8000c92:	683b      	ldr	r3, [r7, #0]
 8000c94:	691b      	ldr	r3, [r3, #16]
 8000c96:	2b0a      	cmp	r3, #10
 8000c98:	d02b      	beq.n	8000cf2 <HAL_GPIO_Init+0x3ca>
 8000c9a:	683b      	ldr	r3, [r7, #0]
 8000c9c:	691b      	ldr	r3, [r3, #16]
 8000c9e:	2b0b      	cmp	r3, #11
 8000ca0:	d027      	beq.n	8000cf2 <HAL_GPIO_Init+0x3ca>
 8000ca2:	683b      	ldr	r3, [r7, #0]
 8000ca4:	691b      	ldr	r3, [r3, #16]
 8000ca6:	2b0a      	cmp	r3, #10
 8000ca8:	d023      	beq.n	8000cf2 <HAL_GPIO_Init+0x3ca>
 8000caa:	683b      	ldr	r3, [r7, #0]
 8000cac:	691b      	ldr	r3, [r3, #16]
 8000cae:	2b0b      	cmp	r3, #11
 8000cb0:	d01f      	beq.n	8000cf2 <HAL_GPIO_Init+0x3ca>
 8000cb2:	683b      	ldr	r3, [r7, #0]
 8000cb4:	691b      	ldr	r3, [r3, #16]
 8000cb6:	2b0b      	cmp	r3, #11
 8000cb8:	d01b      	beq.n	8000cf2 <HAL_GPIO_Init+0x3ca>
 8000cba:	683b      	ldr	r3, [r7, #0]
 8000cbc:	691b      	ldr	r3, [r3, #16]
 8000cbe:	2b0c      	cmp	r3, #12
 8000cc0:	d017      	beq.n	8000cf2 <HAL_GPIO_Init+0x3ca>
 8000cc2:	683b      	ldr	r3, [r7, #0]
 8000cc4:	691b      	ldr	r3, [r3, #16]
 8000cc6:	2b0c      	cmp	r3, #12
 8000cc8:	d013      	beq.n	8000cf2 <HAL_GPIO_Init+0x3ca>
 8000cca:	683b      	ldr	r3, [r7, #0]
 8000ccc:	691b      	ldr	r3, [r3, #16]
 8000cce:	2b0c      	cmp	r3, #12
 8000cd0:	d00f      	beq.n	8000cf2 <HAL_GPIO_Init+0x3ca>
 8000cd2:	683b      	ldr	r3, [r7, #0]
 8000cd4:	691b      	ldr	r3, [r3, #16]
 8000cd6:	2b0f      	cmp	r3, #15
 8000cd8:	d00b      	beq.n	8000cf2 <HAL_GPIO_Init+0x3ca>
 8000cda:	683b      	ldr	r3, [r7, #0]
 8000cdc:	691b      	ldr	r3, [r3, #16]
 8000cde:	2b0d      	cmp	r3, #13
 8000ce0:	d007      	beq.n	8000cf2 <HAL_GPIO_Init+0x3ca>
 8000ce2:	683b      	ldr	r3, [r7, #0]
 8000ce4:	691b      	ldr	r3, [r3, #16]
 8000ce6:	2b0a      	cmp	r3, #10
 8000ce8:	d003      	beq.n	8000cf2 <HAL_GPIO_Init+0x3ca>
 8000cea:	21d5      	movs	r1, #213	; 0xd5
 8000cec:	4887      	ldr	r0, [pc, #540]	; (8000f0c <HAL_GPIO_Init+0x5e4>)
 8000cee:	f005 fe2f 	bl	8006950 <assert_failed>
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8000cf2:	69fb      	ldr	r3, [r7, #28]
 8000cf4:	08da      	lsrs	r2, r3, #3
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	3208      	adds	r2, #8
 8000cfa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000cfe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8000d00:	69fb      	ldr	r3, [r7, #28]
 8000d02:	f003 0307 	and.w	r3, r3, #7
 8000d06:	009b      	lsls	r3, r3, #2
 8000d08:	220f      	movs	r2, #15
 8000d0a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d0e:	43db      	mvns	r3, r3
 8000d10:	69ba      	ldr	r2, [r7, #24]
 8000d12:	4013      	ands	r3, r2
 8000d14:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8000d16:	683b      	ldr	r3, [r7, #0]
 8000d18:	691a      	ldr	r2, [r3, #16]
 8000d1a:	69fb      	ldr	r3, [r7, #28]
 8000d1c:	f003 0307 	and.w	r3, r3, #7
 8000d20:	009b      	lsls	r3, r3, #2
 8000d22:	fa02 f303 	lsl.w	r3, r2, r3
 8000d26:	69ba      	ldr	r2, [r7, #24]
 8000d28:	4313      	orrs	r3, r2
 8000d2a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8000d2c:	69fb      	ldr	r3, [r7, #28]
 8000d2e:	08da      	lsrs	r2, r3, #3
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	3208      	adds	r2, #8
 8000d34:	69b9      	ldr	r1, [r7, #24]
 8000d36:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8000d40:	69fb      	ldr	r3, [r7, #28]
 8000d42:	005b      	lsls	r3, r3, #1
 8000d44:	2203      	movs	r2, #3
 8000d46:	fa02 f303 	lsl.w	r3, r2, r3
 8000d4a:	43db      	mvns	r3, r3
 8000d4c:	69ba      	ldr	r2, [r7, #24]
 8000d4e:	4013      	ands	r3, r2
 8000d50:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8000d52:	683b      	ldr	r3, [r7, #0]
 8000d54:	685b      	ldr	r3, [r3, #4]
 8000d56:	f003 0203 	and.w	r2, r3, #3
 8000d5a:	69fb      	ldr	r3, [r7, #28]
 8000d5c:	005b      	lsls	r3, r3, #1
 8000d5e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d62:	69ba      	ldr	r2, [r7, #24]
 8000d64:	4313      	orrs	r3, r2
 8000d66:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	69ba      	ldr	r2, [r7, #24]
 8000d6c:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000d6e:	683b      	ldr	r3, [r7, #0]
 8000d70:	685b      	ldr	r3, [r3, #4]
 8000d72:	2b01      	cmp	r3, #1
 8000d74:	d00b      	beq.n	8000d8e <HAL_GPIO_Init+0x466>
 8000d76:	683b      	ldr	r3, [r7, #0]
 8000d78:	685b      	ldr	r3, [r3, #4]
 8000d7a:	2b02      	cmp	r3, #2
 8000d7c:	d007      	beq.n	8000d8e <HAL_GPIO_Init+0x466>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000d7e:	683b      	ldr	r3, [r7, #0]
 8000d80:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000d82:	2b11      	cmp	r3, #17
 8000d84:	d003      	beq.n	8000d8e <HAL_GPIO_Init+0x466>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000d86:	683b      	ldr	r3, [r7, #0]
 8000d88:	685b      	ldr	r3, [r3, #4]
 8000d8a:	2b12      	cmp	r3, #18
 8000d8c:	d144      	bne.n	8000e18 <HAL_GPIO_Init+0x4f0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8000d8e:	683b      	ldr	r3, [r7, #0]
 8000d90:	68db      	ldr	r3, [r3, #12]
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d00f      	beq.n	8000db6 <HAL_GPIO_Init+0x48e>
 8000d96:	683b      	ldr	r3, [r7, #0]
 8000d98:	68db      	ldr	r3, [r3, #12]
 8000d9a:	2b01      	cmp	r3, #1
 8000d9c:	d00b      	beq.n	8000db6 <HAL_GPIO_Init+0x48e>
 8000d9e:	683b      	ldr	r3, [r7, #0]
 8000da0:	68db      	ldr	r3, [r3, #12]
 8000da2:	2b02      	cmp	r3, #2
 8000da4:	d007      	beq.n	8000db6 <HAL_GPIO_Init+0x48e>
 8000da6:	683b      	ldr	r3, [r7, #0]
 8000da8:	68db      	ldr	r3, [r3, #12]
 8000daa:	2b03      	cmp	r3, #3
 8000dac:	d003      	beq.n	8000db6 <HAL_GPIO_Init+0x48e>
 8000dae:	21e9      	movs	r1, #233	; 0xe9
 8000db0:	4856      	ldr	r0, [pc, #344]	; (8000f0c <HAL_GPIO_Init+0x5e4>)
 8000db2:	f005 fdcd 	bl	8006950 <assert_failed>
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	689b      	ldr	r3, [r3, #8]
 8000dba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8000dbc:	69fb      	ldr	r3, [r7, #28]
 8000dbe:	005b      	lsls	r3, r3, #1
 8000dc0:	2203      	movs	r2, #3
 8000dc2:	fa02 f303 	lsl.w	r3, r2, r3
 8000dc6:	43db      	mvns	r3, r3
 8000dc8:	69ba      	ldr	r2, [r7, #24]
 8000dca:	4013      	ands	r3, r2
 8000dcc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8000dce:	683b      	ldr	r3, [r7, #0]
 8000dd0:	68da      	ldr	r2, [r3, #12]
 8000dd2:	69fb      	ldr	r3, [r7, #28]
 8000dd4:	005b      	lsls	r3, r3, #1
 8000dd6:	fa02 f303 	lsl.w	r3, r2, r3
 8000dda:	69ba      	ldr	r2, [r7, #24]
 8000ddc:	4313      	orrs	r3, r2
 8000dde:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	69ba      	ldr	r2, [r7, #24]
 8000de4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	685b      	ldr	r3, [r3, #4]
 8000dea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000dec:	2201      	movs	r2, #1
 8000dee:	69fb      	ldr	r3, [r7, #28]
 8000df0:	fa02 f303 	lsl.w	r3, r2, r3
 8000df4:	43db      	mvns	r3, r3
 8000df6:	69ba      	ldr	r2, [r7, #24]
 8000df8:	4013      	ands	r3, r2
 8000dfa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8000dfc:	683b      	ldr	r3, [r7, #0]
 8000dfe:	685b      	ldr	r3, [r3, #4]
 8000e00:	091b      	lsrs	r3, r3, #4
 8000e02:	f003 0201 	and.w	r2, r3, #1
 8000e06:	69fb      	ldr	r3, [r7, #28]
 8000e08:	fa02 f303 	lsl.w	r3, r2, r3
 8000e0c:	69ba      	ldr	r2, [r7, #24]
 8000e0e:	4313      	orrs	r3, r2
 8000e10:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	69ba      	ldr	r2, [r7, #24]
 8000e16:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	68db      	ldr	r3, [r3, #12]
 8000e1c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8000e1e:	69fb      	ldr	r3, [r7, #28]
 8000e20:	005b      	lsls	r3, r3, #1
 8000e22:	2203      	movs	r2, #3
 8000e24:	fa02 f303 	lsl.w	r3, r2, r3
 8000e28:	43db      	mvns	r3, r3
 8000e2a:	69ba      	ldr	r2, [r7, #24]
 8000e2c:	4013      	ands	r3, r2
 8000e2e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8000e30:	683b      	ldr	r3, [r7, #0]
 8000e32:	689a      	ldr	r2, [r3, #8]
 8000e34:	69fb      	ldr	r3, [r7, #28]
 8000e36:	005b      	lsls	r3, r3, #1
 8000e38:	fa02 f303 	lsl.w	r3, r2, r3
 8000e3c:	69ba      	ldr	r2, [r7, #24]
 8000e3e:	4313      	orrs	r3, r2
 8000e40:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	69ba      	ldr	r2, [r7, #24]
 8000e46:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000e48:	683b      	ldr	r3, [r7, #0]
 8000e4a:	685b      	ldr	r3, [r3, #4]
 8000e4c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	f000 80d9 	beq.w	8001008 <HAL_GPIO_Init+0x6e0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e56:	4a2e      	ldr	r2, [pc, #184]	; (8000f10 <HAL_GPIO_Init+0x5e8>)
 8000e58:	4b2d      	ldr	r3, [pc, #180]	; (8000f10 <HAL_GPIO_Init+0x5e8>)
 8000e5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e5c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000e60:	6453      	str	r3, [r2, #68]	; 0x44
 8000e62:	4b2b      	ldr	r3, [pc, #172]	; (8000f10 <HAL_GPIO_Init+0x5e8>)
 8000e64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e66:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000e6a:	60fb      	str	r3, [r7, #12]
 8000e6c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8000e6e:	4a29      	ldr	r2, [pc, #164]	; (8000f14 <HAL_GPIO_Init+0x5ec>)
 8000e70:	69fb      	ldr	r3, [r7, #28]
 8000e72:	089b      	lsrs	r3, r3, #2
 8000e74:	3302      	adds	r3, #2
 8000e76:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e7a:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8000e7c:	69fb      	ldr	r3, [r7, #28]
 8000e7e:	f003 0303 	and.w	r3, r3, #3
 8000e82:	009b      	lsls	r3, r3, #2
 8000e84:	220f      	movs	r2, #15
 8000e86:	fa02 f303 	lsl.w	r3, r2, r3
 8000e8a:	43db      	mvns	r3, r3
 8000e8c:	69ba      	ldr	r2, [r7, #24]
 8000e8e:	4013      	ands	r3, r2
 8000e90:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	4a20      	ldr	r2, [pc, #128]	; (8000f18 <HAL_GPIO_Init+0x5f0>)
 8000e96:	4293      	cmp	r3, r2
 8000e98:	d052      	beq.n	8000f40 <HAL_GPIO_Init+0x618>
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	4a1f      	ldr	r2, [pc, #124]	; (8000f1c <HAL_GPIO_Init+0x5f4>)
 8000e9e:	4293      	cmp	r3, r2
 8000ea0:	d031      	beq.n	8000f06 <HAL_GPIO_Init+0x5de>
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	4a1e      	ldr	r2, [pc, #120]	; (8000f20 <HAL_GPIO_Init+0x5f8>)
 8000ea6:	4293      	cmp	r3, r2
 8000ea8:	d02b      	beq.n	8000f02 <HAL_GPIO_Init+0x5da>
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	4a1d      	ldr	r2, [pc, #116]	; (8000f24 <HAL_GPIO_Init+0x5fc>)
 8000eae:	4293      	cmp	r3, r2
 8000eb0:	d025      	beq.n	8000efe <HAL_GPIO_Init+0x5d6>
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	4a1c      	ldr	r2, [pc, #112]	; (8000f28 <HAL_GPIO_Init+0x600>)
 8000eb6:	4293      	cmp	r3, r2
 8000eb8:	d01f      	beq.n	8000efa <HAL_GPIO_Init+0x5d2>
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	4a1b      	ldr	r2, [pc, #108]	; (8000f2c <HAL_GPIO_Init+0x604>)
 8000ebe:	4293      	cmp	r3, r2
 8000ec0:	d019      	beq.n	8000ef6 <HAL_GPIO_Init+0x5ce>
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	4a1a      	ldr	r2, [pc, #104]	; (8000f30 <HAL_GPIO_Init+0x608>)
 8000ec6:	4293      	cmp	r3, r2
 8000ec8:	d013      	beq.n	8000ef2 <HAL_GPIO_Init+0x5ca>
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	4a19      	ldr	r2, [pc, #100]	; (8000f34 <HAL_GPIO_Init+0x60c>)
 8000ece:	4293      	cmp	r3, r2
 8000ed0:	d00d      	beq.n	8000eee <HAL_GPIO_Init+0x5c6>
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	4a18      	ldr	r2, [pc, #96]	; (8000f38 <HAL_GPIO_Init+0x610>)
 8000ed6:	4293      	cmp	r3, r2
 8000ed8:	d007      	beq.n	8000eea <HAL_GPIO_Init+0x5c2>
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	4a17      	ldr	r2, [pc, #92]	; (8000f3c <HAL_GPIO_Init+0x614>)
 8000ede:	4293      	cmp	r3, r2
 8000ee0:	d101      	bne.n	8000ee6 <HAL_GPIO_Init+0x5be>
 8000ee2:	2309      	movs	r3, #9
 8000ee4:	e02d      	b.n	8000f42 <HAL_GPIO_Init+0x61a>
 8000ee6:	230a      	movs	r3, #10
 8000ee8:	e02b      	b.n	8000f42 <HAL_GPIO_Init+0x61a>
 8000eea:	2308      	movs	r3, #8
 8000eec:	e029      	b.n	8000f42 <HAL_GPIO_Init+0x61a>
 8000eee:	2307      	movs	r3, #7
 8000ef0:	e027      	b.n	8000f42 <HAL_GPIO_Init+0x61a>
 8000ef2:	2306      	movs	r3, #6
 8000ef4:	e025      	b.n	8000f42 <HAL_GPIO_Init+0x61a>
 8000ef6:	2305      	movs	r3, #5
 8000ef8:	e023      	b.n	8000f42 <HAL_GPIO_Init+0x61a>
 8000efa:	2304      	movs	r3, #4
 8000efc:	e021      	b.n	8000f42 <HAL_GPIO_Init+0x61a>
 8000efe:	2303      	movs	r3, #3
 8000f00:	e01f      	b.n	8000f42 <HAL_GPIO_Init+0x61a>
 8000f02:	2302      	movs	r3, #2
 8000f04:	e01d      	b.n	8000f42 <HAL_GPIO_Init+0x61a>
 8000f06:	2301      	movs	r3, #1
 8000f08:	e01b      	b.n	8000f42 <HAL_GPIO_Init+0x61a>
 8000f0a:	bf00      	nop
 8000f0c:	080074e0 	.word	0x080074e0
 8000f10:	40023800 	.word	0x40023800
 8000f14:	40013800 	.word	0x40013800
 8000f18:	40020000 	.word	0x40020000
 8000f1c:	40020400 	.word	0x40020400
 8000f20:	40020800 	.word	0x40020800
 8000f24:	40020c00 	.word	0x40020c00
 8000f28:	40021000 	.word	0x40021000
 8000f2c:	40021400 	.word	0x40021400
 8000f30:	40021800 	.word	0x40021800
 8000f34:	40021c00 	.word	0x40021c00
 8000f38:	40022000 	.word	0x40022000
 8000f3c:	40022400 	.word	0x40022400
 8000f40:	2300      	movs	r3, #0
 8000f42:	69fa      	ldr	r2, [r7, #28]
 8000f44:	f002 0203 	and.w	r2, r2, #3
 8000f48:	0092      	lsls	r2, r2, #2
 8000f4a:	4093      	lsls	r3, r2
 8000f4c:	69ba      	ldr	r2, [r7, #24]
 8000f4e:	4313      	orrs	r3, r2
 8000f50:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8000f52:	4933      	ldr	r1, [pc, #204]	; (8001020 <HAL_GPIO_Init+0x6f8>)
 8000f54:	69fb      	ldr	r3, [r7, #28]
 8000f56:	089b      	lsrs	r3, r3, #2
 8000f58:	3302      	adds	r3, #2
 8000f5a:	69ba      	ldr	r2, [r7, #24]
 8000f5c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000f60:	4b30      	ldr	r3, [pc, #192]	; (8001024 <HAL_GPIO_Init+0x6fc>)
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000f66:	693b      	ldr	r3, [r7, #16]
 8000f68:	43db      	mvns	r3, r3
 8000f6a:	69ba      	ldr	r2, [r7, #24]
 8000f6c:	4013      	ands	r3, r2
 8000f6e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000f70:	683b      	ldr	r3, [r7, #0]
 8000f72:	685b      	ldr	r3, [r3, #4]
 8000f74:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d003      	beq.n	8000f84 <HAL_GPIO_Init+0x65c>
        {
          temp |= iocurrent;
 8000f7c:	69ba      	ldr	r2, [r7, #24]
 8000f7e:	693b      	ldr	r3, [r7, #16]
 8000f80:	4313      	orrs	r3, r2
 8000f82:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000f84:	4a27      	ldr	r2, [pc, #156]	; (8001024 <HAL_GPIO_Init+0x6fc>)
 8000f86:	69bb      	ldr	r3, [r7, #24]
 8000f88:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000f8a:	4b26      	ldr	r3, [pc, #152]	; (8001024 <HAL_GPIO_Init+0x6fc>)
 8000f8c:	685b      	ldr	r3, [r3, #4]
 8000f8e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000f90:	693b      	ldr	r3, [r7, #16]
 8000f92:	43db      	mvns	r3, r3
 8000f94:	69ba      	ldr	r2, [r7, #24]
 8000f96:	4013      	ands	r3, r2
 8000f98:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000f9a:	683b      	ldr	r3, [r7, #0]
 8000f9c:	685b      	ldr	r3, [r3, #4]
 8000f9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d003      	beq.n	8000fae <HAL_GPIO_Init+0x686>
        {
          temp |= iocurrent;
 8000fa6:	69ba      	ldr	r2, [r7, #24]
 8000fa8:	693b      	ldr	r3, [r7, #16]
 8000faa:	4313      	orrs	r3, r2
 8000fac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000fae:	4a1d      	ldr	r2, [pc, #116]	; (8001024 <HAL_GPIO_Init+0x6fc>)
 8000fb0:	69bb      	ldr	r3, [r7, #24]
 8000fb2:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000fb4:	4b1b      	ldr	r3, [pc, #108]	; (8001024 <HAL_GPIO_Init+0x6fc>)
 8000fb6:	689b      	ldr	r3, [r3, #8]
 8000fb8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000fba:	693b      	ldr	r3, [r7, #16]
 8000fbc:	43db      	mvns	r3, r3
 8000fbe:	69ba      	ldr	r2, [r7, #24]
 8000fc0:	4013      	ands	r3, r2
 8000fc2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000fc4:	683b      	ldr	r3, [r7, #0]
 8000fc6:	685b      	ldr	r3, [r3, #4]
 8000fc8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d003      	beq.n	8000fd8 <HAL_GPIO_Init+0x6b0>
        {
          temp |= iocurrent;
 8000fd0:	69ba      	ldr	r2, [r7, #24]
 8000fd2:	693b      	ldr	r3, [r7, #16]
 8000fd4:	4313      	orrs	r3, r2
 8000fd6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000fd8:	4a12      	ldr	r2, [pc, #72]	; (8001024 <HAL_GPIO_Init+0x6fc>)
 8000fda:	69bb      	ldr	r3, [r7, #24]
 8000fdc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000fde:	4b11      	ldr	r3, [pc, #68]	; (8001024 <HAL_GPIO_Init+0x6fc>)
 8000fe0:	68db      	ldr	r3, [r3, #12]
 8000fe2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000fe4:	693b      	ldr	r3, [r7, #16]
 8000fe6:	43db      	mvns	r3, r3
 8000fe8:	69ba      	ldr	r2, [r7, #24]
 8000fea:	4013      	ands	r3, r2
 8000fec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000fee:	683b      	ldr	r3, [r7, #0]
 8000ff0:	685b      	ldr	r3, [r3, #4]
 8000ff2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d003      	beq.n	8001002 <HAL_GPIO_Init+0x6da>
        {
          temp |= iocurrent;
 8000ffa:	69ba      	ldr	r2, [r7, #24]
 8000ffc:	693b      	ldr	r3, [r7, #16]
 8000ffe:	4313      	orrs	r3, r2
 8001000:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001002:	4a08      	ldr	r2, [pc, #32]	; (8001024 <HAL_GPIO_Init+0x6fc>)
 8001004:	69bb      	ldr	r3, [r7, #24]
 8001006:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8001008:	69fb      	ldr	r3, [r7, #28]
 800100a:	3301      	adds	r3, #1
 800100c:	61fb      	str	r3, [r7, #28]
 800100e:	69fb      	ldr	r3, [r7, #28]
 8001010:	2b0f      	cmp	r3, #15
 8001012:	f67f ad41 	bls.w	8000a98 <HAL_GPIO_Init+0x170>
      }
    }
  }
}
 8001016:	bf00      	nop
 8001018:	3720      	adds	r7, #32
 800101a:	46bd      	mov	sp, r7
 800101c:	bd80      	pop	{r7, pc}
 800101e:	bf00      	nop
 8001020:	40013800 	.word	0x40013800
 8001024:	40013c00 	.word	0x40013c00

08001028 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and create the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001028:	b5f0      	push	{r4, r5, r6, r7, lr}
 800102a:	b08f      	sub	sp, #60	; 0x3c
 800102c:	af0a      	add	r7, sp, #40	; 0x28
 800102e:	6078      	str	r0, [r7, #4]
  uint32_t i = 0;
 8001030:	2300      	movs	r3, #0
 8001032:	60fb      	str	r3, [r7, #12]

  /* Check the PCD handle allocation */
  if(hpcd == NULL)
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	2b00      	cmp	r3, #0
 8001038:	d101      	bne.n	800103e <HAL_PCD_Init+0x16>
  {
    return HAL_ERROR;
 800103a:	2301      	movs	r3, #1
 800103c:	e10c      	b.n	8001258 <HAL_PCD_Init+0x230>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001046:	d008      	beq.n	800105a <HAL_PCD_Init+0x32>
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	4a84      	ldr	r2, [pc, #528]	; (8001260 <HAL_PCD_Init+0x238>)
 800104e:	4293      	cmp	r3, r2
 8001050:	d003      	beq.n	800105a <HAL_PCD_Init+0x32>
 8001052:	2190      	movs	r1, #144	; 0x90
 8001054:	4883      	ldr	r0, [pc, #524]	; (8001264 <HAL_PCD_Init+0x23c>)
 8001056:	f005 fc7b 	bl	8006950 <assert_failed>

  hpcd->State = HAL_PCD_STATE_BUSY;
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	2203      	movs	r2, #3
 800105e:	f883 23b9 	strb.w	r2, [r3, #953]	; 0x3b9

  /* Init the low level hardware : GPIO, CLOCK, NVIC... */
  HAL_PCD_MspInit(hpcd);
 8001062:	6878      	ldr	r0, [r7, #4]
 8001064:	f005 fd3c 	bl	8006ae0 <HAL_PCD_MspInit>

  /* Disable the Interrupts */
 __HAL_PCD_DISABLE(hpcd);
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	4618      	mov	r0, r3
 800106e:	f002 ffe0 	bl	8004032 <USB_DisableGlobalInt>

 /*Init the Core (common init.) */
 USB_CoreInit(hpcd->Instance, hpcd->Init);
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	603b      	str	r3, [r7, #0]
 8001078:	687e      	ldr	r6, [r7, #4]
 800107a:	466d      	mov	r5, sp
 800107c:	f106 0410 	add.w	r4, r6, #16
 8001080:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001082:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001084:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001086:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001088:	e894 0003 	ldmia.w	r4, {r0, r1}
 800108c:	e885 0003 	stmia.w	r5, {r0, r1}
 8001090:	1d33      	adds	r3, r6, #4
 8001092:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001094:	6838      	ldr	r0, [r7, #0]
 8001096:	f002 ff69 	bl	8003f6c <USB_CoreInit>

 /* Force Device Mode*/
 USB_SetCurrentMode(hpcd->Instance , USB_OTG_DEVICE_MODE);
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	2100      	movs	r1, #0
 80010a0:	4618      	mov	r0, r3
 80010a2:	f002 ffd7 	bl	8004054 <USB_SetCurrentMode>

 /* Init endpoints structures */
 for (i = 0; i < 15 ; i++)
 80010a6:	2300      	movs	r3, #0
 80010a8:	60fb      	str	r3, [r7, #12]
 80010aa:	e04c      	b.n	8001146 <HAL_PCD_Init+0x11e>
 {
   /* Init ep structure */
   hpcd->IN_ep[i].is_in = 1;
 80010ac:	6879      	ldr	r1, [r7, #4]
 80010ae:	68fa      	ldr	r2, [r7, #12]
 80010b0:	4613      	mov	r3, r2
 80010b2:	00db      	lsls	r3, r3, #3
 80010b4:	1a9b      	subs	r3, r3, r2
 80010b6:	009b      	lsls	r3, r3, #2
 80010b8:	440b      	add	r3, r1
 80010ba:	3339      	adds	r3, #57	; 0x39
 80010bc:	2201      	movs	r2, #1
 80010be:	701a      	strb	r2, [r3, #0]
   hpcd->IN_ep[i].num = i;
 80010c0:	68fb      	ldr	r3, [r7, #12]
 80010c2:	b2d8      	uxtb	r0, r3
 80010c4:	6879      	ldr	r1, [r7, #4]
 80010c6:	68fa      	ldr	r2, [r7, #12]
 80010c8:	4613      	mov	r3, r2
 80010ca:	00db      	lsls	r3, r3, #3
 80010cc:	1a9b      	subs	r3, r3, r2
 80010ce:	009b      	lsls	r3, r3, #2
 80010d0:	440b      	add	r3, r1
 80010d2:	3338      	adds	r3, #56	; 0x38
 80010d4:	4602      	mov	r2, r0
 80010d6:	701a      	strb	r2, [r3, #0]
   hpcd->IN_ep[i].tx_fifo_num = i;
 80010d8:	68fb      	ldr	r3, [r7, #12]
 80010da:	b298      	uxth	r0, r3
 80010dc:	6879      	ldr	r1, [r7, #4]
 80010de:	68fa      	ldr	r2, [r7, #12]
 80010e0:	4613      	mov	r3, r2
 80010e2:	00db      	lsls	r3, r3, #3
 80010e4:	1a9b      	subs	r3, r3, r2
 80010e6:	009b      	lsls	r3, r3, #2
 80010e8:	440b      	add	r3, r1
 80010ea:	333e      	adds	r3, #62	; 0x3e
 80010ec:	4602      	mov	r2, r0
 80010ee:	801a      	strh	r2, [r3, #0]
   /* Control until ep is activated */
   hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80010f0:	6879      	ldr	r1, [r7, #4]
 80010f2:	68fa      	ldr	r2, [r7, #12]
 80010f4:	4613      	mov	r3, r2
 80010f6:	00db      	lsls	r3, r3, #3
 80010f8:	1a9b      	subs	r3, r3, r2
 80010fa:	009b      	lsls	r3, r3, #2
 80010fc:	440b      	add	r3, r1
 80010fe:	333b      	adds	r3, #59	; 0x3b
 8001100:	2200      	movs	r2, #0
 8001102:	701a      	strb	r2, [r3, #0]
   hpcd->IN_ep[i].maxpacket =  0;
 8001104:	6879      	ldr	r1, [r7, #4]
 8001106:	68fa      	ldr	r2, [r7, #12]
 8001108:	4613      	mov	r3, r2
 800110a:	00db      	lsls	r3, r3, #3
 800110c:	1a9b      	subs	r3, r3, r2
 800110e:	009b      	lsls	r3, r3, #2
 8001110:	440b      	add	r3, r1
 8001112:	3340      	adds	r3, #64	; 0x40
 8001114:	2200      	movs	r2, #0
 8001116:	601a      	str	r2, [r3, #0]
   hpcd->IN_ep[i].xfer_buff = 0;
 8001118:	6879      	ldr	r1, [r7, #4]
 800111a:	68fa      	ldr	r2, [r7, #12]
 800111c:	4613      	mov	r3, r2
 800111e:	00db      	lsls	r3, r3, #3
 8001120:	1a9b      	subs	r3, r3, r2
 8001122:	009b      	lsls	r3, r3, #2
 8001124:	440b      	add	r3, r1
 8001126:	3344      	adds	r3, #68	; 0x44
 8001128:	2200      	movs	r2, #0
 800112a:	601a      	str	r2, [r3, #0]
   hpcd->IN_ep[i].xfer_len = 0;
 800112c:	6879      	ldr	r1, [r7, #4]
 800112e:	68fa      	ldr	r2, [r7, #12]
 8001130:	4613      	mov	r3, r2
 8001132:	00db      	lsls	r3, r3, #3
 8001134:	1a9b      	subs	r3, r3, r2
 8001136:	009b      	lsls	r3, r3, #2
 8001138:	440b      	add	r3, r1
 800113a:	334c      	adds	r3, #76	; 0x4c
 800113c:	2200      	movs	r2, #0
 800113e:	601a      	str	r2, [r3, #0]
 for (i = 0; i < 15 ; i++)
 8001140:	68fb      	ldr	r3, [r7, #12]
 8001142:	3301      	adds	r3, #1
 8001144:	60fb      	str	r3, [r7, #12]
 8001146:	68fb      	ldr	r3, [r7, #12]
 8001148:	2b0e      	cmp	r3, #14
 800114a:	d9af      	bls.n	80010ac <HAL_PCD_Init+0x84>
 }

 for (i = 0; i < 15 ; i++)
 800114c:	2300      	movs	r3, #0
 800114e:	60fb      	str	r3, [r7, #12]
 8001150:	e05a      	b.n	8001208 <HAL_PCD_Init+0x1e0>
 {
   hpcd->OUT_ep[i].is_in = 0;
 8001152:	6879      	ldr	r1, [r7, #4]
 8001154:	68fa      	ldr	r2, [r7, #12]
 8001156:	4613      	mov	r3, r2
 8001158:	00db      	lsls	r3, r3, #3
 800115a:	1a9b      	subs	r3, r3, r2
 800115c:	009b      	lsls	r3, r3, #2
 800115e:	440b      	add	r3, r1
 8001160:	f203 13f9 	addw	r3, r3, #505	; 0x1f9
 8001164:	2200      	movs	r2, #0
 8001166:	701a      	strb	r2, [r3, #0]
   hpcd->OUT_ep[i].num = i;
 8001168:	68fb      	ldr	r3, [r7, #12]
 800116a:	b2d8      	uxtb	r0, r3
 800116c:	6879      	ldr	r1, [r7, #4]
 800116e:	68fa      	ldr	r2, [r7, #12]
 8001170:	4613      	mov	r3, r2
 8001172:	00db      	lsls	r3, r3, #3
 8001174:	1a9b      	subs	r3, r3, r2
 8001176:	009b      	lsls	r3, r3, #2
 8001178:	440b      	add	r3, r1
 800117a:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800117e:	4602      	mov	r2, r0
 8001180:	701a      	strb	r2, [r3, #0]
   hpcd->IN_ep[i].tx_fifo_num = i;
 8001182:	68fb      	ldr	r3, [r7, #12]
 8001184:	b298      	uxth	r0, r3
 8001186:	6879      	ldr	r1, [r7, #4]
 8001188:	68fa      	ldr	r2, [r7, #12]
 800118a:	4613      	mov	r3, r2
 800118c:	00db      	lsls	r3, r3, #3
 800118e:	1a9b      	subs	r3, r3, r2
 8001190:	009b      	lsls	r3, r3, #2
 8001192:	440b      	add	r3, r1
 8001194:	333e      	adds	r3, #62	; 0x3e
 8001196:	4602      	mov	r2, r0
 8001198:	801a      	strh	r2, [r3, #0]
   /* Control until ep is activated */
   hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800119a:	6879      	ldr	r1, [r7, #4]
 800119c:	68fa      	ldr	r2, [r7, #12]
 800119e:	4613      	mov	r3, r2
 80011a0:	00db      	lsls	r3, r3, #3
 80011a2:	1a9b      	subs	r3, r3, r2
 80011a4:	009b      	lsls	r3, r3, #2
 80011a6:	440b      	add	r3, r1
 80011a8:	f203 13fb 	addw	r3, r3, #507	; 0x1fb
 80011ac:	2200      	movs	r2, #0
 80011ae:	701a      	strb	r2, [r3, #0]
   hpcd->OUT_ep[i].maxpacket = 0;
 80011b0:	6879      	ldr	r1, [r7, #4]
 80011b2:	68fa      	ldr	r2, [r7, #12]
 80011b4:	4613      	mov	r3, r2
 80011b6:	00db      	lsls	r3, r3, #3
 80011b8:	1a9b      	subs	r3, r3, r2
 80011ba:	009b      	lsls	r3, r3, #2
 80011bc:	440b      	add	r3, r1
 80011be:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80011c2:	2200      	movs	r2, #0
 80011c4:	601a      	str	r2, [r3, #0]
   hpcd->OUT_ep[i].xfer_buff = 0;
 80011c6:	6879      	ldr	r1, [r7, #4]
 80011c8:	68fa      	ldr	r2, [r7, #12]
 80011ca:	4613      	mov	r3, r2
 80011cc:	00db      	lsls	r3, r3, #3
 80011ce:	1a9b      	subs	r3, r3, r2
 80011d0:	009b      	lsls	r3, r3, #2
 80011d2:	440b      	add	r3, r1
 80011d4:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80011d8:	2200      	movs	r2, #0
 80011da:	601a      	str	r2, [r3, #0]
   hpcd->OUT_ep[i].xfer_len = 0;
 80011dc:	6879      	ldr	r1, [r7, #4]
 80011de:	68fa      	ldr	r2, [r7, #12]
 80011e0:	4613      	mov	r3, r2
 80011e2:	00db      	lsls	r3, r3, #3
 80011e4:	1a9b      	subs	r3, r3, r2
 80011e6:	009b      	lsls	r3, r3, #2
 80011e8:	440b      	add	r3, r1
 80011ea:	f503 7303 	add.w	r3, r3, #524	; 0x20c
 80011ee:	2200      	movs	r2, #0
 80011f0:	601a      	str	r2, [r3, #0]

   hpcd->Instance->DIEPTXF[i] = 0;
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	681a      	ldr	r2, [r3, #0]
 80011f6:	68fb      	ldr	r3, [r7, #12]
 80011f8:	3340      	adds	r3, #64	; 0x40
 80011fa:	009b      	lsls	r3, r3, #2
 80011fc:	4413      	add	r3, r2
 80011fe:	2200      	movs	r2, #0
 8001200:	605a      	str	r2, [r3, #4]
 for (i = 0; i < 15 ; i++)
 8001202:	68fb      	ldr	r3, [r7, #12]
 8001204:	3301      	adds	r3, #1
 8001206:	60fb      	str	r3, [r7, #12]
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	2b0e      	cmp	r3, #14
 800120c:	d9a1      	bls.n	8001152 <HAL_PCD_Init+0x12a>
 }

 /* Init Device */
 USB_DevInit(hpcd->Instance, hpcd->Init);
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	603b      	str	r3, [r7, #0]
 8001214:	687e      	ldr	r6, [r7, #4]
 8001216:	466d      	mov	r5, sp
 8001218:	f106 0410 	add.w	r4, r6, #16
 800121c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800121e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001220:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001222:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001224:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001228:	e885 0003 	stmia.w	r5, {r0, r1}
 800122c:	1d33      	adds	r3, r6, #4
 800122e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001230:	6838      	ldr	r0, [r7, #0]
 8001232:	f002 ff37 	bl	80040a4 <USB_DevInit>

 hpcd->State= HAL_PCD_STATE_READY;
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	2201      	movs	r2, #1
 800123a:	f883 23b9 	strb.w	r2, [r3, #953]	; 0x3b9

 /* Activate LPM */
 if (hpcd->Init.lpm_enable ==1)
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001242:	2b01      	cmp	r3, #1
 8001244:	d102      	bne.n	800124c <HAL_PCD_Init+0x224>
 {
   HAL_PCDEx_ActivateLPM(hpcd);
 8001246:	6878      	ldr	r0, [r7, #4]
 8001248:	f001 f864 	bl	8002314 <HAL_PCDEx_ActivateLPM>
 {
   HAL_PCDEx_ActivateBCD(hpcd);
 }
#endif /* USB_OTG_GCCFG_BCDEN */

 USB_DevDisconnect (hpcd->Instance);
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	4618      	mov	r0, r3
 8001252:	f003 ff2c 	bl	80050ae <USB_DevDisconnect>
 return HAL_OK;
 8001256:	2300      	movs	r3, #0
}
 8001258:	4618      	mov	r0, r3
 800125a:	3714      	adds	r7, #20
 800125c:	46bd      	mov	sp, r7
 800125e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001260:	40040000 	.word	0x40040000
 8001264:	0800751c 	.word	0x0800751c

08001268 <HAL_PCD_Start>:
  * @brief  Start The USB OTG Device.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8001268:	b580      	push	{r7, lr}
 800126a:	b082      	sub	sp, #8
 800126c:	af00      	add	r7, sp, #0
 800126e:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	f893 33b8 	ldrb.w	r3, [r3, #952]	; 0x3b8
 8001276:	2b01      	cmp	r3, #1
 8001278:	d101      	bne.n	800127e <HAL_PCD_Start+0x16>
 800127a:	2302      	movs	r3, #2
 800127c:	e012      	b.n	80012a4 <HAL_PCD_Start+0x3c>
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	2201      	movs	r2, #1
 8001282:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
  USB_DevConnect (hpcd->Instance);
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	4618      	mov	r0, r3
 800128c:	f003 fef8 	bl	8005080 <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	4618      	mov	r0, r3
 8001296:	f002 febb 	bl	8004010 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	2200      	movs	r2, #0
 800129e:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
  return HAL_OK;
 80012a2:	2300      	movs	r3, #0
}
 80012a4:	4618      	mov	r0, r3
 80012a6:	3708      	adds	r7, #8
 80012a8:	46bd      	mov	sp, r7
 80012aa:	bd80      	pop	{r7, pc}

080012ac <HAL_PCD_IRQHandler>:
  * @brief  Handle PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b08c      	sub	sp, #48	; 0x30
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	623b      	str	r3, [r7, #32]
  uint32_t i = 0, ep_intr = 0, epint = 0, epnum = 0;
 80012ba:	2300      	movs	r3, #0
 80012bc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80012be:	2300      	movs	r3, #0
 80012c0:	62bb      	str	r3, [r7, #40]	; 0x28
 80012c2:	2300      	movs	r3, #0
 80012c4:	61fb      	str	r3, [r7, #28]
 80012c6:	2300      	movs	r3, #0
 80012c8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t fifoemptymsk = 0, temp = 0;
 80012ca:	2300      	movs	r3, #0
 80012cc:	61bb      	str	r3, [r7, #24]
 80012ce:	2300      	movs	r3, #0
 80012d0:	617b      	str	r3, [r7, #20]
  USB_OTG_EPTypeDef *ep = NULL;
 80012d2:	2300      	movs	r3, #0
 80012d4:	613b      	str	r3, [r7, #16]
  uint32_t hclk = 200000000;
 80012d6:	4b98      	ldr	r3, [pc, #608]	; (8001538 <HAL_PCD_IRQHandler+0x28c>)
 80012d8:	60fb      	str	r3, [r7, #12]

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	4618      	mov	r0, r3
 80012e0:	f003 ff87 	bl	80051f2 <USB_GetMode>
 80012e4:	4603      	mov	r3, r0
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	f040 84e1 	bne.w	8001cae <HAL_PCD_IRQHandler+0xa02>
  {
    /* avoid spurious interrupt */
    if(__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	4618      	mov	r0, r3
 80012f2:	f003 fef3 	bl	80050dc <USB_ReadInterrupts>
 80012f6:	4603      	mov	r3, r0
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	f000 84d7 	beq.w	8001cac <HAL_PCD_IRQHandler+0xa00>
    {
      return;
    }

    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	4618      	mov	r0, r3
 8001304:	f003 feea 	bl	80050dc <USB_ReadInterrupts>
 8001308:	4603      	mov	r3, r0
 800130a:	f003 0302 	and.w	r3, r3, #2
 800130e:	2b02      	cmp	r3, #2
 8001310:	d103      	bne.n	800131a <HAL_PCD_IRQHandler+0x6e>
    {
     /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	2202      	movs	r2, #2
 8001318:	615a      	str	r2, [r3, #20]
    }

    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	4618      	mov	r0, r3
 8001320:	f003 fedc 	bl	80050dc <USB_ReadInterrupts>
 8001324:	4603      	mov	r3, r0
 8001326:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800132a:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800132e:	f040 80ed 	bne.w	800150c <HAL_PCD_IRQHandler+0x260>
    {
      epnum = 0;
 8001332:	2300      	movs	r3, #0
 8001334:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	4618      	mov	r0, r3
 800133c:	f003 fee3 	bl	8005106 <USB_ReadDevAllOutEpInterrupt>
 8001340:	62b8      	str	r0, [r7, #40]	; 0x28

      while ( ep_intr )
 8001342:	e0df      	b.n	8001504 <HAL_PCD_IRQHandler+0x258>
      {
        if (ep_intr & 0x1)
 8001344:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001346:	f003 0301 	and.w	r3, r3, #1
 800134a:	2b00      	cmp	r3, #0
 800134c:	f000 80d4 	beq.w	80014f8 <HAL_PCD_IRQHandler+0x24c>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, epnum);
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001356:	b2d2      	uxtb	r2, r2
 8001358:	4611      	mov	r1, r2
 800135a:	4618      	mov	r0, r3
 800135c:	f003 ff03 	bl	8005166 <USB_ReadDevOutEPInterrupt>
 8001360:	61f8      	str	r0, [r7, #28]

          if(( epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8001362:	69fb      	ldr	r3, [r7, #28]
 8001364:	f003 0301 	and.w	r3, r3, #1
 8001368:	2b00      	cmp	r3, #0
 800136a:	f000 8082 	beq.w	8001472 <HAL_PCD_IRQHandler+0x1c6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800136e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001370:	015a      	lsls	r2, r3, #5
 8001372:	6a3b      	ldr	r3, [r7, #32]
 8001374:	4413      	add	r3, r2
 8001376:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800137a:	461a      	mov	r2, r3
 800137c:	2301      	movs	r3, #1
 800137e:	6093      	str	r3, [r2, #8]

            /* setup/out transaction management for Core ID >= 310A */
            if (hpcd->Init.dma_enable == 1)
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	691b      	ldr	r3, [r3, #16]
 8001384:	2b01      	cmp	r3, #1
 8001386:	d111      	bne.n	80013ac <HAL_PCD_IRQHandler+0x100>
            {
              if (USBx_OUTEP(0)->DOEPINT & (1 << 15))
 8001388:	6a3b      	ldr	r3, [r7, #32]
 800138a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800138e:	689b      	ldr	r3, [r3, #8]
 8001390:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001394:	2b00      	cmp	r3, #0
 8001396:	d009      	beq.n	80013ac <HAL_PCD_IRQHandler+0x100>
              {
                CLEAR_OUT_EP_INTR(epnum, (1 << 15));
 8001398:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800139a:	015a      	lsls	r2, r3, #5
 800139c:	6a3b      	ldr	r3, [r7, #32]
 800139e:	4413      	add	r3, r2
 80013a0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80013a4:	461a      	mov	r2, r3
 80013a6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80013aa:	6093      	str	r3, [r2, #8]
              }
            }

            if(hpcd->Init.dma_enable == 1)
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	691b      	ldr	r3, [r3, #16]
 80013b0:	2b01      	cmp	r3, #1
 80013b2:	d13c      	bne.n	800142e <HAL_PCD_IRQHandler+0x182>
            {
              hpcd->OUT_ep[epnum].xfer_count = hpcd->OUT_ep[epnum].maxpacket- (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80013b4:	6879      	ldr	r1, [r7, #4]
 80013b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80013b8:	4613      	mov	r3, r2
 80013ba:	00db      	lsls	r3, r3, #3
 80013bc:	1a9b      	subs	r3, r3, r2
 80013be:	009b      	lsls	r3, r3, #2
 80013c0:	440b      	add	r3, r1
 80013c2:	f503 7300 	add.w	r3, r3, #512	; 0x200
 80013c6:	681a      	ldr	r2, [r3, #0]
 80013c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013ca:	0159      	lsls	r1, r3, #5
 80013cc:	6a3b      	ldr	r3, [r7, #32]
 80013ce:	440b      	add	r3, r1
 80013d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80013d4:	691b      	ldr	r3, [r3, #16]
 80013d6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80013da:	1ad1      	subs	r1, r2, r3
 80013dc:	6878      	ldr	r0, [r7, #4]
 80013de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80013e0:	4613      	mov	r3, r2
 80013e2:	00db      	lsls	r3, r3, #3
 80013e4:	1a9b      	subs	r3, r3, r2
 80013e6:	009b      	lsls	r3, r3, #2
 80013e8:	4403      	add	r3, r0
 80013ea:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80013ee:	6019      	str	r1, [r3, #0]
              hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 80013f0:	6879      	ldr	r1, [r7, #4]
 80013f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80013f4:	4613      	mov	r3, r2
 80013f6:	00db      	lsls	r3, r3, #3
 80013f8:	1a9b      	subs	r3, r3, r2
 80013fa:	009b      	lsls	r3, r3, #2
 80013fc:	440b      	add	r3, r1
 80013fe:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8001402:	6819      	ldr	r1, [r3, #0]
 8001404:	6878      	ldr	r0, [r7, #4]
 8001406:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001408:	4613      	mov	r3, r2
 800140a:	00db      	lsls	r3, r3, #3
 800140c:	1a9b      	subs	r3, r3, r2
 800140e:	009b      	lsls	r3, r3, #2
 8001410:	4403      	add	r3, r0
 8001412:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	4419      	add	r1, r3
 800141a:	6878      	ldr	r0, [r7, #4]
 800141c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800141e:	4613      	mov	r3, r2
 8001420:	00db      	lsls	r3, r3, #3
 8001422:	1a9b      	subs	r3, r3, r2
 8001424:	009b      	lsls	r3, r3, #2
 8001426:	4403      	add	r3, r0
 8001428:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800142c:	6019      	str	r1, [r3, #0]
            }

            HAL_PCD_DataOutStageCallback(hpcd, epnum);
 800142e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001430:	b2db      	uxtb	r3, r3
 8001432:	4619      	mov	r1, r3
 8001434:	6878      	ldr	r0, [r7, #4]
 8001436:	f005 fbb5 	bl	8006ba4 <HAL_PCD_DataOutStageCallback>
            if(hpcd->Init.dma_enable == 1)
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	691b      	ldr	r3, [r3, #16]
 800143e:	2b01      	cmp	r3, #1
 8001440:	d117      	bne.n	8001472 <HAL_PCD_IRQHandler+0x1c6>
            {
              if((epnum == 0) && (hpcd->OUT_ep[epnum].xfer_len == 0))
 8001442:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001444:	2b00      	cmp	r3, #0
 8001446:	d114      	bne.n	8001472 <HAL_PCD_IRQHandler+0x1c6>
 8001448:	6879      	ldr	r1, [r7, #4]
 800144a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800144c:	4613      	mov	r3, r2
 800144e:	00db      	lsls	r3, r3, #3
 8001450:	1a9b      	subs	r3, r3, r2
 8001452:	009b      	lsls	r3, r3, #2
 8001454:	440b      	add	r3, r1
 8001456:	f503 7303 	add.w	r3, r3, #524	; 0x20c
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	2b00      	cmp	r3, #0
 800145e:	d108      	bne.n	8001472 <HAL_PCD_IRQHandler+0x1c6>
              {
                 /* this is ZLP, so prepare EP0 for next setup */
                USB_EP0_OutStart(hpcd->Instance, 1, (uint8_t *)hpcd->Setup);
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	6818      	ldr	r0, [r3, #0]
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	f503 736f 	add.w	r3, r3, #956	; 0x3bc
 800146a:	461a      	mov	r2, r3
 800146c:	2101      	movs	r1, #1
 800146e:	f003 ff05 	bl	800527c <USB_EP0_OutStart>
              }
            }
          }

          if(( epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8001472:	69fb      	ldr	r3, [r7, #28]
 8001474:	f003 0308 	and.w	r3, r3, #8
 8001478:	2b00      	cmp	r3, #0
 800147a:	d021      	beq.n	80014c0 <HAL_PCD_IRQHandler+0x214>
          {
            /* setup/out transaction management for Core ID >= 310A */
            if (hpcd->Init.dma_enable == 1)
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	691b      	ldr	r3, [r3, #16]
 8001480:	2b01      	cmp	r3, #1
 8001482:	d111      	bne.n	80014a8 <HAL_PCD_IRQHandler+0x1fc>
            {
              if (USBx_OUTEP(0)->DOEPINT & (1 << 15))
 8001484:	6a3b      	ldr	r3, [r7, #32]
 8001486:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800148a:	689b      	ldr	r3, [r3, #8]
 800148c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001490:	2b00      	cmp	r3, #0
 8001492:	d009      	beq.n	80014a8 <HAL_PCD_IRQHandler+0x1fc>
              {
                CLEAR_OUT_EP_INTR(epnum, (1 << 15));
 8001494:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001496:	015a      	lsls	r2, r3, #5
 8001498:	6a3b      	ldr	r3, [r7, #32]
 800149a:	4413      	add	r3, r2
 800149c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80014a0:	461a      	mov	r2, r3
 80014a2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80014a6:	6093      	str	r3, [r2, #8]
              }
            }

            /* Inform the upper layer that a setup packet is available */
            HAL_PCD_SetupStageCallback(hpcd);
 80014a8:	6878      	ldr	r0, [r7, #4]
 80014aa:	f005 fb69 	bl	8006b80 <HAL_PCD_SetupStageCallback>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80014ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014b0:	015a      	lsls	r2, r3, #5
 80014b2:	6a3b      	ldr	r3, [r7, #32]
 80014b4:	4413      	add	r3, r2
 80014b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80014ba:	461a      	mov	r2, r3
 80014bc:	2308      	movs	r3, #8
 80014be:	6093      	str	r3, [r2, #8]
          }

          if(( epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80014c0:	69fb      	ldr	r3, [r7, #28]
 80014c2:	f003 0310 	and.w	r3, r3, #16
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d008      	beq.n	80014dc <HAL_PCD_IRQHandler+0x230>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80014ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014cc:	015a      	lsls	r2, r3, #5
 80014ce:	6a3b      	ldr	r3, [r7, #32]
 80014d0:	4413      	add	r3, r2
 80014d2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80014d6:	461a      	mov	r2, r3
 80014d8:	2310      	movs	r3, #16
 80014da:	6093      	str	r3, [r2, #8]
          }
          /* Clear Status Phase Received interrupt */
          if(( epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80014dc:	69fb      	ldr	r3, [r7, #28]
 80014de:	f003 0320 	and.w	r3, r3, #32
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d008      	beq.n	80014f8 <HAL_PCD_IRQHandler+0x24c>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80014e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014e8:	015a      	lsls	r2, r3, #5
 80014ea:	6a3b      	ldr	r3, [r7, #32]
 80014ec:	4413      	add	r3, r2
 80014ee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80014f2:	461a      	mov	r2, r3
 80014f4:	2320      	movs	r3, #32
 80014f6:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80014f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014fa:	3301      	adds	r3, #1
 80014fc:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1;
 80014fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001500:	085b      	lsrs	r3, r3, #1
 8001502:	62bb      	str	r3, [r7, #40]	; 0x28
      while ( ep_intr )
 8001504:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001506:	2b00      	cmp	r3, #0
 8001508:	f47f af1c 	bne.w	8001344 <HAL_PCD_IRQHandler+0x98>
      }
    }

    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	4618      	mov	r0, r3
 8001512:	f003 fde3 	bl	80050dc <USB_ReadInterrupts>
 8001516:	4603      	mov	r3, r0
 8001518:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800151c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8001520:	f040 80c6 	bne.w	80016b0 <HAL_PCD_IRQHandler+0x404>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	4618      	mov	r0, r3
 800152a:	f003 fe04 	bl	8005136 <USB_ReadDevAllInEpInterrupt>
 800152e:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0;
 8001530:	2300      	movs	r3, #0
 8001532:	627b      	str	r3, [r7, #36]	; 0x24

      while ( ep_intr )
 8001534:	e0b8      	b.n	80016a8 <HAL_PCD_IRQHandler+0x3fc>
 8001536:	bf00      	nop
 8001538:	0bebc200 	.word	0x0bebc200
      {
        if (ep_intr & 0x1) /* In ITR */
 800153c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800153e:	f003 0301 	and.w	r3, r3, #1
 8001542:	2b00      	cmp	r3, #0
 8001544:	f000 80aa 	beq.w	800169c <HAL_PCD_IRQHandler+0x3f0>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, epnum);
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800154e:	b2d2      	uxtb	r2, r2
 8001550:	4611      	mov	r1, r2
 8001552:	4618      	mov	r0, r3
 8001554:	f003 fe23 	bl	800519e <USB_ReadDevInEPInterrupt>
 8001558:	61f8      	str	r0, [r7, #28]

           if(( epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800155a:	69fb      	ldr	r3, [r7, #28]
 800155c:	f003 0301 	and.w	r3, r3, #1
 8001560:	2b00      	cmp	r3, #0
 8001562:	d05a      	beq.n	800161a <HAL_PCD_IRQHandler+0x36e>
          {
            fifoemptymsk = 0x1 << epnum;
 8001564:	2201      	movs	r2, #1
 8001566:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001568:	fa02 f303 	lsl.w	r3, r2, r3
 800156c:	61bb      	str	r3, [r7, #24]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800156e:	6a3b      	ldr	r3, [r7, #32]
 8001570:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001574:	4619      	mov	r1, r3
 8001576:	6a3b      	ldr	r3, [r7, #32]
 8001578:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800157c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800157e:	69bb      	ldr	r3, [r7, #24]
 8001580:	43db      	mvns	r3, r3
 8001582:	4013      	ands	r3, r2
 8001584:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8001586:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001588:	015a      	lsls	r2, r3, #5
 800158a:	6a3b      	ldr	r3, [r7, #32]
 800158c:	4413      	add	r3, r2
 800158e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001592:	461a      	mov	r2, r3
 8001594:	2301      	movs	r3, #1
 8001596:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1)
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	691b      	ldr	r3, [r3, #16]
 800159c:	2b01      	cmp	r3, #1
 800159e:	d11b      	bne.n	80015d8 <HAL_PCD_IRQHandler+0x32c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80015a0:	6879      	ldr	r1, [r7, #4]
 80015a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80015a4:	4613      	mov	r3, r2
 80015a6:	00db      	lsls	r3, r3, #3
 80015a8:	1a9b      	subs	r3, r3, r2
 80015aa:	009b      	lsls	r3, r3, #2
 80015ac:	440b      	add	r3, r1
 80015ae:	3344      	adds	r3, #68	; 0x44
 80015b0:	6819      	ldr	r1, [r3, #0]
 80015b2:	6878      	ldr	r0, [r7, #4]
 80015b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80015b6:	4613      	mov	r3, r2
 80015b8:	00db      	lsls	r3, r3, #3
 80015ba:	1a9b      	subs	r3, r3, r2
 80015bc:	009b      	lsls	r3, r3, #2
 80015be:	4403      	add	r3, r0
 80015c0:	3340      	adds	r3, #64	; 0x40
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	4419      	add	r1, r3
 80015c6:	6878      	ldr	r0, [r7, #4]
 80015c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80015ca:	4613      	mov	r3, r2
 80015cc:	00db      	lsls	r3, r3, #3
 80015ce:	1a9b      	subs	r3, r3, r2
 80015d0:	009b      	lsls	r3, r3, #2
 80015d2:	4403      	add	r3, r0
 80015d4:	3344      	adds	r3, #68	; 0x44
 80015d6:	6019      	str	r1, [r3, #0]
            }

            HAL_PCD_DataInStageCallback(hpcd, epnum);
 80015d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015da:	b2db      	uxtb	r3, r3
 80015dc:	4619      	mov	r1, r3
 80015de:	6878      	ldr	r0, [r7, #4]
 80015e0:	f005 fafb 	bl	8006bda <HAL_PCD_DataInStageCallback>

            if (hpcd->Init.dma_enable == 1)
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	691b      	ldr	r3, [r3, #16]
 80015e8:	2b01      	cmp	r3, #1
 80015ea:	d116      	bne.n	800161a <HAL_PCD_IRQHandler+0x36e>
            {
              /* this is ZLP, so prepare EP0 for next setup */
              if((epnum == 0) && (hpcd->IN_ep[epnum].xfer_len == 0))
 80015ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d113      	bne.n	800161a <HAL_PCD_IRQHandler+0x36e>
 80015f2:	6879      	ldr	r1, [r7, #4]
 80015f4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80015f6:	4613      	mov	r3, r2
 80015f8:	00db      	lsls	r3, r3, #3
 80015fa:	1a9b      	subs	r3, r3, r2
 80015fc:	009b      	lsls	r3, r3, #2
 80015fe:	440b      	add	r3, r1
 8001600:	334c      	adds	r3, #76	; 0x4c
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	2b00      	cmp	r3, #0
 8001606:	d108      	bne.n	800161a <HAL_PCD_IRQHandler+0x36e>
              {
                /* prepare to rx more setup packets */
                USB_EP0_OutStart(hpcd->Instance, 1, (uint8_t *)hpcd->Setup);
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	6818      	ldr	r0, [r3, #0]
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	f503 736f 	add.w	r3, r3, #956	; 0x3bc
 8001612:	461a      	mov	r2, r3
 8001614:	2101      	movs	r1, #1
 8001616:	f003 fe31 	bl	800527c <USB_EP0_OutStart>
              }
            }
          }
           if(( epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800161a:	69fb      	ldr	r3, [r7, #28]
 800161c:	f003 0308 	and.w	r3, r3, #8
 8001620:	2b00      	cmp	r3, #0
 8001622:	d008      	beq.n	8001636 <HAL_PCD_IRQHandler+0x38a>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8001624:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001626:	015a      	lsls	r2, r3, #5
 8001628:	6a3b      	ldr	r3, [r7, #32]
 800162a:	4413      	add	r3, r2
 800162c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001630:	461a      	mov	r2, r3
 8001632:	2308      	movs	r3, #8
 8001634:	6093      	str	r3, [r2, #8]
          }
          if(( epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8001636:	69fb      	ldr	r3, [r7, #28]
 8001638:	f003 0310 	and.w	r3, r3, #16
 800163c:	2b00      	cmp	r3, #0
 800163e:	d008      	beq.n	8001652 <HAL_PCD_IRQHandler+0x3a6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8001640:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001642:	015a      	lsls	r2, r3, #5
 8001644:	6a3b      	ldr	r3, [r7, #32]
 8001646:	4413      	add	r3, r2
 8001648:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800164c:	461a      	mov	r2, r3
 800164e:	2310      	movs	r3, #16
 8001650:	6093      	str	r3, [r2, #8]
          }
          if(( epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8001652:	69fb      	ldr	r3, [r7, #28]
 8001654:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001658:	2b00      	cmp	r3, #0
 800165a:	d008      	beq.n	800166e <HAL_PCD_IRQHandler+0x3c2>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800165c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800165e:	015a      	lsls	r2, r3, #5
 8001660:	6a3b      	ldr	r3, [r7, #32]
 8001662:	4413      	add	r3, r2
 8001664:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001668:	461a      	mov	r2, r3
 800166a:	2340      	movs	r3, #64	; 0x40
 800166c:	6093      	str	r3, [r2, #8]
          }
          if(( epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800166e:	69fb      	ldr	r3, [r7, #28]
 8001670:	f003 0302 	and.w	r3, r3, #2
 8001674:	2b00      	cmp	r3, #0
 8001676:	d008      	beq.n	800168a <HAL_PCD_IRQHandler+0x3de>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8001678:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800167a:	015a      	lsls	r2, r3, #5
 800167c:	6a3b      	ldr	r3, [r7, #32]
 800167e:	4413      	add	r3, r2
 8001680:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8001684:	461a      	mov	r2, r3
 8001686:	2302      	movs	r3, #2
 8001688:	6093      	str	r3, [r2, #8]
          }
          if(( epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800168a:	69fb      	ldr	r3, [r7, #28]
 800168c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001690:	2b00      	cmp	r3, #0
 8001692:	d003      	beq.n	800169c <HAL_PCD_IRQHandler+0x3f0>
          {
            PCD_WriteEmptyTxFifo(hpcd , epnum);
 8001694:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001696:	6878      	ldr	r0, [r7, #4]
 8001698:	f000 fd57 	bl	800214a <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800169c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800169e:	3301      	adds	r3, #1
 80016a0:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1;
 80016a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80016a4:	085b      	lsrs	r3, r3, #1
 80016a6:	62bb      	str	r3, [r7, #40]	; 0x28
      while ( ep_intr )
 80016a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	f47f af46 	bne.w	800153c <HAL_PCD_IRQHandler+0x290>
      }
    }

    /* Handle Resume Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	4618      	mov	r0, r3
 80016b6:	f003 fd11 	bl	80050dc <USB_ReadInterrupts>
 80016ba:	4603      	mov	r3, r0
 80016bc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80016c0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80016c4:	d120      	bne.n	8001708 <HAL_PCD_IRQHandler+0x45c>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80016c6:	6a3b      	ldr	r3, [r7, #32]
 80016c8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80016cc:	461a      	mov	r2, r3
 80016ce:	6a3b      	ldr	r3, [r7, #32]
 80016d0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80016d4:	685b      	ldr	r3, [r3, #4]
 80016d6:	f023 0301 	bic.w	r3, r3, #1
 80016da:	6053      	str	r3, [r2, #4]

      if(hpcd->LPM_State == LPM_L1)
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	f893 33ec 	ldrb.w	r3, [r3, #1004]	; 0x3ec
 80016e2:	2b01      	cmp	r3, #1
 80016e4:	d108      	bne.n	80016f8 <HAL_PCD_IRQHandler+0x44c>
      {
        hpcd->LPM_State = LPM_L0;
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	2200      	movs	r2, #0
 80016ea:	f883 23ec 	strb.w	r2, [r3, #1004]	; 0x3ec
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80016ee:	2100      	movs	r1, #0
 80016f0:	6878      	ldr	r0, [r7, #4]
 80016f2:	f000 fe33 	bl	800235c <HAL_PCDEx_LPM_Callback>
 80016f6:	e002      	b.n	80016fe <HAL_PCD_IRQHandler+0x452>
      }
      else
      {
        HAL_PCD_ResumeCallback(hpcd);
 80016f8:	6878      	ldr	r0, [r7, #4]
 80016fa:	f005 fae7 	bl	8006ccc <HAL_PCD_ResumeCallback>
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8001706:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	4618      	mov	r0, r3
 800170e:	f003 fce5 	bl	80050dc <USB_ReadInterrupts>
 8001712:	4603      	mov	r3, r0
 8001714:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001718:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800171c:	d10f      	bne.n	800173e <HAL_PCD_IRQHandler+0x492>
    {
      if((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800171e:	6a3b      	ldr	r3, [r7, #32]
 8001720:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001724:	689b      	ldr	r3, [r3, #8]
 8001726:	f003 0301 	and.w	r3, r3, #1
 800172a:	2b01      	cmp	r3, #1
 800172c:	d102      	bne.n	8001734 <HAL_PCD_IRQHandler+0x488>
      {

        HAL_PCD_SuspendCallback(hpcd);
 800172e:	6878      	ldr	r0, [r7, #4]
 8001730:	f005 faa4 	bl	8006c7c <HAL_PCD_SuspendCallback>
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800173c:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	4618      	mov	r0, r3
 8001744:	f003 fcca 	bl	80050dc <USB_ReadInterrupts>
 8001748:	4603      	mov	r3, r0
 800174a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800174e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8001752:	d11e      	bne.n	8001792 <HAL_PCD_IRQHandler+0x4e6>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800175c:	615a      	str	r2, [r3, #20]
      if( hpcd->LPM_State == LPM_L0)
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	f893 33ec 	ldrb.w	r3, [r3, #1004]	; 0x3ec
 8001764:	2b00      	cmp	r3, #0
 8001766:	d111      	bne.n	800178c <HAL_PCD_IRQHandler+0x4e0>
      {
        hpcd->LPM_State = LPM_L1;
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	2201      	movs	r2, #1
 800176c:	f883 23ec 	strb.w	r2, [r3, #1004]	; 0x3ec
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >>2 ;
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001776:	089b      	lsrs	r3, r3, #2
 8001778:	f003 020f 	and.w	r2, r3, #15
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	f8c3 23f0 	str.w	r2, [r3, #1008]	; 0x3f0
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8001782:	2101      	movs	r1, #1
 8001784:	6878      	ldr	r0, [r7, #4]
 8001786:	f000 fde9 	bl	800235c <HAL_PCDEx_LPM_Callback>
 800178a:	e002      	b.n	8001792 <HAL_PCD_IRQHandler+0x4e6>
      }
      else
      {
        HAL_PCD_SuspendCallback(hpcd);
 800178c:	6878      	ldr	r0, [r7, #4]
 800178e:	f005 fa75 	bl	8006c7c <HAL_PCD_SuspendCallback>
      }
    }

    /* Handle Reset Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	4618      	mov	r0, r3
 8001798:	f003 fca0 	bl	80050dc <USB_ReadInterrupts>
 800179c:	4603      	mov	r3, r0
 800179e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80017a2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80017a6:	f040 80b0 	bne.w	800190a <HAL_PCD_IRQHandler+0x65e>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80017aa:	6a3b      	ldr	r3, [r7, #32]
 80017ac:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80017b0:	461a      	mov	r2, r3
 80017b2:	6a3b      	ldr	r3, [r7, #32]
 80017b4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80017b8:	685b      	ldr	r3, [r3, #4]
 80017ba:	f023 0301 	bic.w	r3, r3, #1
 80017be:	6053      	str	r3, [r2, #4]
      USB_FlushTxFifo(hpcd->Instance, 0x10);
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	2110      	movs	r1, #16
 80017c6:	4618      	mov	r0, r3
 80017c8:	f002 fdba 	bl	8004340 <USB_FlushTxFifo>

      for (i = 0; i < hpcd->Init.dev_endpoints ; i++)
 80017cc:	2300      	movs	r3, #0
 80017ce:	62fb      	str	r3, [r7, #44]	; 0x2c
 80017d0:	e036      	b.n	8001840 <HAL_PCD_IRQHandler+0x594>
      {
        USBx_INEP(i)->DIEPINT = 0xFF;
 80017d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80017d4:	015a      	lsls	r2, r3, #5
 80017d6:	6a3b      	ldr	r3, [r7, #32]
 80017d8:	4413      	add	r3, r2
 80017da:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80017de:	461a      	mov	r2, r3
 80017e0:	23ff      	movs	r3, #255	; 0xff
 80017e2:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80017e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80017e6:	015a      	lsls	r2, r3, #5
 80017e8:	6a3b      	ldr	r3, [r7, #32]
 80017ea:	4413      	add	r3, r2
 80017ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80017f0:	4619      	mov	r1, r3
 80017f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80017f4:	015a      	lsls	r2, r3, #5
 80017f6:	6a3b      	ldr	r3, [r7, #32]
 80017f8:	4413      	add	r3, r2
 80017fa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8001804:	600b      	str	r3, [r1, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFF;
 8001806:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001808:	015a      	lsls	r2, r3, #5
 800180a:	6a3b      	ldr	r3, [r7, #32]
 800180c:	4413      	add	r3, r2
 800180e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001812:	461a      	mov	r2, r3
 8001814:	23ff      	movs	r3, #255	; 0xff
 8001816:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8001818:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800181a:	015a      	lsls	r2, r3, #5
 800181c:	6a3b      	ldr	r3, [r7, #32]
 800181e:	4413      	add	r3, r2
 8001820:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001824:	4619      	mov	r1, r3
 8001826:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001828:	015a      	lsls	r2, r3, #5
 800182a:	6a3b      	ldr	r3, [r7, #32]
 800182c:	4413      	add	r3, r2
 800182e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8001838:	600b      	str	r3, [r1, #0]
      for (i = 0; i < hpcd->Init.dev_endpoints ; i++)
 800183a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800183c:	3301      	adds	r3, #1
 800183e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	685a      	ldr	r2, [r3, #4]
 8001844:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001846:	429a      	cmp	r2, r3
 8001848:	d8c3      	bhi.n	80017d2 <HAL_PCD_IRQHandler+0x526>
      }
      USBx_DEVICE->DAINT = 0xFFFFFFFF;
 800184a:	6a3b      	ldr	r3, [r7, #32]
 800184c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001850:	461a      	mov	r2, r3
 8001852:	f04f 33ff 	mov.w	r3, #4294967295
 8001856:	6193      	str	r3, [r2, #24]
      USBx_DEVICE->DAINTMSK |= 0x10001;
 8001858:	6a3b      	ldr	r3, [r7, #32]
 800185a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800185e:	461a      	mov	r2, r3
 8001860:	6a3b      	ldr	r3, [r7, #32]
 8001862:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001866:	69db      	ldr	r3, [r3, #28]
 8001868:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 800186c:	61d3      	str	r3, [r2, #28]

      if(hpcd->Init.use_dedicated_ep1)
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001872:	2b00      	cmp	r3, #0
 8001874:	d018      	beq.n	80018a8 <HAL_PCD_IRQHandler+0x5fc>
      {
        USBx_DEVICE->DOUTEP1MSK |= (USB_OTG_DOEPMSK_STUPM | USB_OTG_DOEPMSK_XFRCM | USB_OTG_DOEPMSK_EPDM);
 8001876:	6a3b      	ldr	r3, [r7, #32]
 8001878:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800187c:	461a      	mov	r2, r3
 800187e:	6a3b      	ldr	r3, [r7, #32]
 8001880:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001884:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001888:	f043 030b 	orr.w	r3, r3, #11
 800188c:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
        USBx_DEVICE->DINEP1MSK |= (USB_OTG_DIEPMSK_TOM | USB_OTG_DIEPMSK_XFRCM | USB_OTG_DIEPMSK_EPDM);
 8001890:	6a3b      	ldr	r3, [r7, #32]
 8001892:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8001896:	461a      	mov	r2, r3
 8001898:	6a3b      	ldr	r3, [r7, #32]
 800189a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800189e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018a0:	f043 030b 	orr.w	r3, r3, #11
 80018a4:	6453      	str	r3, [r2, #68]	; 0x44
 80018a6:	e015      	b.n	80018d4 <HAL_PCD_IRQHandler+0x628>
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= (USB_OTG_DOEPMSK_STUPM | USB_OTG_DOEPMSK_XFRCM | USB_OTG_DOEPMSK_EPDM | USB_OTG_DOEPMSK_OTEPSPRM);
 80018a8:	6a3b      	ldr	r3, [r7, #32]
 80018aa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80018ae:	461a      	mov	r2, r3
 80018b0:	6a3b      	ldr	r3, [r7, #32]
 80018b2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80018b6:	695b      	ldr	r3, [r3, #20]
 80018b8:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 80018bc:	6153      	str	r3, [r2, #20]
        USBx_DEVICE->DIEPMSK |= (USB_OTG_DIEPMSK_TOM | USB_OTG_DIEPMSK_XFRCM | USB_OTG_DIEPMSK_EPDM);
 80018be:	6a3b      	ldr	r3, [r7, #32]
 80018c0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80018c4:	461a      	mov	r2, r3
 80018c6:	6a3b      	ldr	r3, [r7, #32]
 80018c8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80018cc:	691b      	ldr	r3, [r3, #16]
 80018ce:	f043 030b 	orr.w	r3, r3, #11
 80018d2:	6113      	str	r3, [r2, #16]
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80018d4:	6a3b      	ldr	r3, [r7, #32]
 80018d6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80018da:	461a      	mov	r2, r3
 80018dc:	6a3b      	ldr	r3, [r7, #32]
 80018de:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80018e8:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      USB_EP0_OutStart(hpcd->Instance, hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	6818      	ldr	r0, [r3, #0]
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	691b      	ldr	r3, [r3, #16]
 80018f2:	b2d9      	uxtb	r1, r3
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	f503 736f 	add.w	r3, r3, #956	; 0x3bc
 80018fa:	461a      	mov	r2, r3
 80018fc:	f003 fcbe 	bl	800527c <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001908:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	4618      	mov	r0, r3
 8001910:	f003 fbe4 	bl	80050dc <USB_ReadInterrupts>
 8001914:	4603      	mov	r3, r0
 8001916:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800191a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800191e:	f040 80d7 	bne.w	8001ad0 <HAL_PCD_IRQHandler+0x824>
    {
      USB_ActivateSetup(hpcd->Instance);
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	4618      	mov	r0, r3
 8001928:	f003 fc72 	bl	8005210 <USB_ActivateSetup>
      hpcd->Instance->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	687a      	ldr	r2, [r7, #4]
 8001932:	6812      	ldr	r2, [r2, #0]
 8001934:	68d2      	ldr	r2, [r2, #12]
 8001936:	f422 5270 	bic.w	r2, r2, #15360	; 0x3c00
 800193a:	60da      	str	r2, [r3, #12]

      if ( USB_GetDevSpeed(hpcd->Instance) == USB_OTG_SPEED_HIGH)
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	4618      	mov	r0, r3
 8001942:	f002 fd5d 	bl	8004400 <USB_GetDevSpeed>
 8001946:	4603      	mov	r3, r0
 8001948:	2b00      	cmp	r3, #0
 800194a:	d10f      	bne.n	800196c <HAL_PCD_IRQHandler+0x6c0>
      {
        hpcd->Init.speed            = USB_OTG_SPEED_HIGH;
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	2200      	movs	r2, #0
 8001950:	60da      	str	r2, [r3, #12]
        hpcd->Init.ep0_mps          = USB_OTG_HS_MAX_PACKET_SIZE ;
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001958:	615a      	str	r2, [r3, #20]
        hpcd->Instance->GUSBCFG |= (uint32_t)((USBD_HS_TRDT_VALUE << 10) & USB_OTG_GUSBCFG_TRDT);
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	687a      	ldr	r2, [r7, #4]
 8001960:	6812      	ldr	r2, [r2, #0]
 8001962:	68d2      	ldr	r2, [r2, #12]
 8001964:	f442 5210 	orr.w	r2, r2, #9216	; 0x2400
 8001968:	60da      	str	r2, [r3, #12]
 800196a:	e0a9      	b.n	8001ac0 <HAL_PCD_IRQHandler+0x814>
      }
      else
      {
        hpcd->Init.speed            = USB_OTG_SPEED_FULL;
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	2203      	movs	r2, #3
 8001970:	60da      	str	r2, [r3, #12]
        hpcd->Init.ep0_mps          = USB_OTG_FS_MAX_PACKET_SIZE ;
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	2240      	movs	r2, #64	; 0x40
 8001976:	615a      	str	r2, [r3, #20]
        used by application. In the low AHB frequency range it is used to stretch enough the USB response
        time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
        latency to the Data FIFO */

        /* Get hclk frequency value */
        hclk = HAL_RCC_GetHCLKFreq();
 8001978:	f001 fade 	bl	8002f38 <HAL_RCC_GetHCLKFreq>
 800197c:	60f8      	str	r0, [r7, #12]

		if((hclk >= 14200000)&&(hclk < 15000000))
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	4a79      	ldr	r2, [pc, #484]	; (8001b68 <HAL_PCD_IRQHandler+0x8bc>)
 8001982:	4293      	cmp	r3, r2
 8001984:	d90c      	bls.n	80019a0 <HAL_PCD_IRQHandler+0x6f4>
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	4a78      	ldr	r2, [pc, #480]	; (8001b6c <HAL_PCD_IRQHandler+0x8c0>)
 800198a:	4293      	cmp	r3, r2
 800198c:	d808      	bhi.n	80019a0 <HAL_PCD_IRQHandler+0x6f4>
        {
          /* hclk Clock Range between 14.2-15 MHz */
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xF << 10) & USB_OTG_GUSBCFG_TRDT);
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	687a      	ldr	r2, [r7, #4]
 8001994:	6812      	ldr	r2, [r2, #0]
 8001996:	68d2      	ldr	r2, [r2, #12]
 8001998:	f442 5270 	orr.w	r2, r2, #15360	; 0x3c00
 800199c:	60da      	str	r2, [r3, #12]
 800199e:	e08f      	b.n	8001ac0 <HAL_PCD_IRQHandler+0x814>
        }

        else if((hclk >= 15000000)&&(hclk < 16000000))
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	4a72      	ldr	r2, [pc, #456]	; (8001b6c <HAL_PCD_IRQHandler+0x8c0>)
 80019a4:	4293      	cmp	r3, r2
 80019a6:	d90c      	bls.n	80019c2 <HAL_PCD_IRQHandler+0x716>
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	4a71      	ldr	r2, [pc, #452]	; (8001b70 <HAL_PCD_IRQHandler+0x8c4>)
 80019ac:	4293      	cmp	r3, r2
 80019ae:	d808      	bhi.n	80019c2 <HAL_PCD_IRQHandler+0x716>
        {
          /* hclk Clock Range between 15-16 MHz */
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xE << 10) & USB_OTG_GUSBCFG_TRDT);
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	687a      	ldr	r2, [r7, #4]
 80019b6:	6812      	ldr	r2, [r2, #0]
 80019b8:	68d2      	ldr	r2, [r2, #12]
 80019ba:	f442 5260 	orr.w	r2, r2, #14336	; 0x3800
 80019be:	60da      	str	r2, [r3, #12]
 80019c0:	e07e      	b.n	8001ac0 <HAL_PCD_IRQHandler+0x814>
        }

        else if((hclk >= 16000000)&&(hclk < 17200000))
 80019c2:	68fb      	ldr	r3, [r7, #12]
 80019c4:	4a6a      	ldr	r2, [pc, #424]	; (8001b70 <HAL_PCD_IRQHandler+0x8c4>)
 80019c6:	4293      	cmp	r3, r2
 80019c8:	d90c      	bls.n	80019e4 <HAL_PCD_IRQHandler+0x738>
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	4a69      	ldr	r2, [pc, #420]	; (8001b74 <HAL_PCD_IRQHandler+0x8c8>)
 80019ce:	4293      	cmp	r3, r2
 80019d0:	d808      	bhi.n	80019e4 <HAL_PCD_IRQHandler+0x738>
        {
          /* hclk Clock Range between 16-17.2 MHz */
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xD << 10) & USB_OTG_GUSBCFG_TRDT);
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	687a      	ldr	r2, [r7, #4]
 80019d8:	6812      	ldr	r2, [r2, #0]
 80019da:	68d2      	ldr	r2, [r2, #12]
 80019dc:	f442 5250 	orr.w	r2, r2, #13312	; 0x3400
 80019e0:	60da      	str	r2, [r3, #12]
 80019e2:	e06d      	b.n	8001ac0 <HAL_PCD_IRQHandler+0x814>
        }

        else if((hclk >= 17200000)&&(hclk < 18500000))
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	4a63      	ldr	r2, [pc, #396]	; (8001b74 <HAL_PCD_IRQHandler+0x8c8>)
 80019e8:	4293      	cmp	r3, r2
 80019ea:	d90c      	bls.n	8001a06 <HAL_PCD_IRQHandler+0x75a>
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	4a62      	ldr	r2, [pc, #392]	; (8001b78 <HAL_PCD_IRQHandler+0x8cc>)
 80019f0:	4293      	cmp	r3, r2
 80019f2:	d808      	bhi.n	8001a06 <HAL_PCD_IRQHandler+0x75a>
        {
          /* hclk Clock Range between 17.2-18.5 MHz */
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xC << 10) & USB_OTG_GUSBCFG_TRDT);
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	687a      	ldr	r2, [r7, #4]
 80019fa:	6812      	ldr	r2, [r2, #0]
 80019fc:	68d2      	ldr	r2, [r2, #12]
 80019fe:	f442 5240 	orr.w	r2, r2, #12288	; 0x3000
 8001a02:	60da      	str	r2, [r3, #12]
 8001a04:	e05c      	b.n	8001ac0 <HAL_PCD_IRQHandler+0x814>
        }

        else if((hclk >= 18500000)&&(hclk < 20000000))
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	4a5b      	ldr	r2, [pc, #364]	; (8001b78 <HAL_PCD_IRQHandler+0x8cc>)
 8001a0a:	4293      	cmp	r3, r2
 8001a0c:	d90c      	bls.n	8001a28 <HAL_PCD_IRQHandler+0x77c>
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	4a5a      	ldr	r2, [pc, #360]	; (8001b7c <HAL_PCD_IRQHandler+0x8d0>)
 8001a12:	4293      	cmp	r3, r2
 8001a14:	d808      	bhi.n	8001a28 <HAL_PCD_IRQHandler+0x77c>
        {
          /* hclk Clock Range between 18.5-20 MHz */
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xB << 10) & USB_OTG_GUSBCFG_TRDT);
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	687a      	ldr	r2, [r7, #4]
 8001a1c:	6812      	ldr	r2, [r2, #0]
 8001a1e:	68d2      	ldr	r2, [r2, #12]
 8001a20:	f442 5230 	orr.w	r2, r2, #11264	; 0x2c00
 8001a24:	60da      	str	r2, [r3, #12]
 8001a26:	e04b      	b.n	8001ac0 <HAL_PCD_IRQHandler+0x814>
        }

        else if((hclk >= 20000000)&&(hclk < 21800000))
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	4a54      	ldr	r2, [pc, #336]	; (8001b7c <HAL_PCD_IRQHandler+0x8d0>)
 8001a2c:	4293      	cmp	r3, r2
 8001a2e:	d90c      	bls.n	8001a4a <HAL_PCD_IRQHandler+0x79e>
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	4a53      	ldr	r2, [pc, #332]	; (8001b80 <HAL_PCD_IRQHandler+0x8d4>)
 8001a34:	4293      	cmp	r3, r2
 8001a36:	d808      	bhi.n	8001a4a <HAL_PCD_IRQHandler+0x79e>
        {
          /* hclk Clock Range between 20-21.8 MHz */
          hpcd->Instance->GUSBCFG |= (uint32_t)((0xA << 10) & USB_OTG_GUSBCFG_TRDT);
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	687a      	ldr	r2, [r7, #4]
 8001a3e:	6812      	ldr	r2, [r2, #0]
 8001a40:	68d2      	ldr	r2, [r2, #12]
 8001a42:	f442 5220 	orr.w	r2, r2, #10240	; 0x2800
 8001a46:	60da      	str	r2, [r3, #12]
 8001a48:	e03a      	b.n	8001ac0 <HAL_PCD_IRQHandler+0x814>
        }

        else if((hclk >= 21800000)&&(hclk < 24000000))
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	4a4c      	ldr	r2, [pc, #304]	; (8001b80 <HAL_PCD_IRQHandler+0x8d4>)
 8001a4e:	4293      	cmp	r3, r2
 8001a50:	d90c      	bls.n	8001a6c <HAL_PCD_IRQHandler+0x7c0>
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	4a4b      	ldr	r2, [pc, #300]	; (8001b84 <HAL_PCD_IRQHandler+0x8d8>)
 8001a56:	4293      	cmp	r3, r2
 8001a58:	d808      	bhi.n	8001a6c <HAL_PCD_IRQHandler+0x7c0>
        {
          /* hclk Clock Range between 21.8-24 MHz */
          hpcd->Instance->GUSBCFG |= (uint32_t)((0x9 << 10) & USB_OTG_GUSBCFG_TRDT);
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	687a      	ldr	r2, [r7, #4]
 8001a60:	6812      	ldr	r2, [r2, #0]
 8001a62:	68d2      	ldr	r2, [r2, #12]
 8001a64:	f442 5210 	orr.w	r2, r2, #9216	; 0x2400
 8001a68:	60da      	str	r2, [r3, #12]
 8001a6a:	e029      	b.n	8001ac0 <HAL_PCD_IRQHandler+0x814>
        }

        else if((hclk >= 24000000)&&(hclk < 27700000))
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	4a45      	ldr	r2, [pc, #276]	; (8001b84 <HAL_PCD_IRQHandler+0x8d8>)
 8001a70:	4293      	cmp	r3, r2
 8001a72:	d90c      	bls.n	8001a8e <HAL_PCD_IRQHandler+0x7e2>
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	4a44      	ldr	r2, [pc, #272]	; (8001b88 <HAL_PCD_IRQHandler+0x8dc>)
 8001a78:	4293      	cmp	r3, r2
 8001a7a:	d808      	bhi.n	8001a8e <HAL_PCD_IRQHandler+0x7e2>
        {
          /* hclk Clock Range between 24-27.7 MHz */
          hpcd->Instance->GUSBCFG |= (uint32_t)((0x8 << 10) & USB_OTG_GUSBCFG_TRDT);
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	687a      	ldr	r2, [r7, #4]
 8001a82:	6812      	ldr	r2, [r2, #0]
 8001a84:	68d2      	ldr	r2, [r2, #12]
 8001a86:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001a8a:	60da      	str	r2, [r3, #12]
 8001a8c:	e018      	b.n	8001ac0 <HAL_PCD_IRQHandler+0x814>
        }

        else if((hclk >= 27700000)&&(hclk < 32000000))
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	4a3d      	ldr	r2, [pc, #244]	; (8001b88 <HAL_PCD_IRQHandler+0x8dc>)
 8001a92:	4293      	cmp	r3, r2
 8001a94:	d90c      	bls.n	8001ab0 <HAL_PCD_IRQHandler+0x804>
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	4a3c      	ldr	r2, [pc, #240]	; (8001b8c <HAL_PCD_IRQHandler+0x8e0>)
 8001a9a:	4293      	cmp	r3, r2
 8001a9c:	d808      	bhi.n	8001ab0 <HAL_PCD_IRQHandler+0x804>
        {
          /* hclk Clock Range between 27.7-32 MHz */
          hpcd->Instance->GUSBCFG |= (uint32_t)((0x7 << 10) & USB_OTG_GUSBCFG_TRDT);
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	687a      	ldr	r2, [r7, #4]
 8001aa4:	6812      	ldr	r2, [r2, #0]
 8001aa6:	68d2      	ldr	r2, [r2, #12]
 8001aa8:	f442 52e0 	orr.w	r2, r2, #7168	; 0x1c00
 8001aac:	60da      	str	r2, [r3, #12]
 8001aae:	e007      	b.n	8001ac0 <HAL_PCD_IRQHandler+0x814>
        }

        else /* if(hclk >= 32000000) */
        {
          /* hclk Clock Range between 32-200 MHz */
          hpcd->Instance->GUSBCFG |= (uint32_t)((0x6 << 10) & USB_OTG_GUSBCFG_TRDT);
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	687a      	ldr	r2, [r7, #4]
 8001ab6:	6812      	ldr	r2, [r2, #0]
 8001ab8:	68d2      	ldr	r2, [r2, #12]
 8001aba:	f442 52c0 	orr.w	r2, r2, #6144	; 0x1800
 8001abe:	60da      	str	r2, [r3, #12]
        }
      }

      HAL_PCD_ResetCallback(hpcd);
 8001ac0:	6878      	ldr	r0, [r7, #4]
 8001ac2:	f005 f8b2 	bl	8006c2a <HAL_PCD_ResetCallback>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001ace:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	f003 fb01 	bl	80050dc <USB_ReadInterrupts>
 8001ada:	4603      	mov	r3, r0
 8001adc:	f003 0310 	and.w	r3, r3, #16
 8001ae0:	2b10      	cmp	r3, #16
 8001ae2:	d174      	bne.n	8001bce <HAL_PCD_IRQHandler+0x922>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	687a      	ldr	r2, [r7, #4]
 8001aea:	6812      	ldr	r2, [r2, #0]
 8001aec:	6992      	ldr	r2, [r2, #24]
 8001aee:	f022 0210 	bic.w	r2, r2, #16
 8001af2:	619a      	str	r2, [r3, #24]
      temp = USBx->GRXSTSP;
 8001af4:	6a3b      	ldr	r3, [r7, #32]
 8001af6:	6a1b      	ldr	r3, [r3, #32]
 8001af8:	617b      	str	r3, [r7, #20]
      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8001afa:	697b      	ldr	r3, [r7, #20]
 8001afc:	f003 020f 	and.w	r2, r3, #15
 8001b00:	4613      	mov	r3, r2
 8001b02:	00db      	lsls	r3, r3, #3
 8001b04:	1a9b      	subs	r3, r3, r2
 8001b06:	009b      	lsls	r3, r3, #2
 8001b08:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8001b0c:	687a      	ldr	r2, [r7, #4]
 8001b0e:	4413      	add	r3, r2
 8001b10:	613b      	str	r3, [r7, #16]

      if(((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8001b12:	697b      	ldr	r3, [r7, #20]
 8001b14:	0c5b      	lsrs	r3, r3, #17
 8001b16:	f003 030f 	and.w	r3, r3, #15
 8001b1a:	2b02      	cmp	r3, #2
 8001b1c:	d138      	bne.n	8001b90 <HAL_PCD_IRQHandler+0x8e4>
      {
        if((temp & USB_OTG_GRXSTSP_BCNT) != 0)
 8001b1e:	697a      	ldr	r2, [r7, #20]
 8001b20:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8001b24:	4013      	ands	r3, r2
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d049      	beq.n	8001bbe <HAL_PCD_IRQHandler+0x912>
        {
          USB_ReadPacket(USBx, ep->xfer_buff, (temp & USB_OTG_GRXSTSP_BCNT) >> 4);
 8001b2a:	693b      	ldr	r3, [r7, #16]
 8001b2c:	68d9      	ldr	r1, [r3, #12]
 8001b2e:	697b      	ldr	r3, [r7, #20]
 8001b30:	091b      	lsrs	r3, r3, #4
 8001b32:	b29b      	uxth	r3, r3
 8001b34:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001b38:	b29b      	uxth	r3, r3
 8001b3a:	461a      	mov	r2, r3
 8001b3c:	6a38      	ldr	r0, [r7, #32]
 8001b3e:	f003 f971 	bl	8004e24 <USB_ReadPacket>
          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001b42:	693b      	ldr	r3, [r7, #16]
 8001b44:	68da      	ldr	r2, [r3, #12]
 8001b46:	697b      	ldr	r3, [r7, #20]
 8001b48:	091b      	lsrs	r3, r3, #4
 8001b4a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001b4e:	441a      	add	r2, r3
 8001b50:	693b      	ldr	r3, [r7, #16]
 8001b52:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001b54:	693b      	ldr	r3, [r7, #16]
 8001b56:	699a      	ldr	r2, [r3, #24]
 8001b58:	697b      	ldr	r3, [r7, #20]
 8001b5a:	091b      	lsrs	r3, r3, #4
 8001b5c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001b60:	441a      	add	r2, r3
 8001b62:	693b      	ldr	r3, [r7, #16]
 8001b64:	619a      	str	r2, [r3, #24]
 8001b66:	e02a      	b.n	8001bbe <HAL_PCD_IRQHandler+0x912>
 8001b68:	00d8acbf 	.word	0x00d8acbf
 8001b6c:	00e4e1bf 	.word	0x00e4e1bf
 8001b70:	00f423ff 	.word	0x00f423ff
 8001b74:	0106737f 	.word	0x0106737f
 8001b78:	011a499f 	.word	0x011a499f
 8001b7c:	01312cff 	.word	0x01312cff
 8001b80:	014ca43f 	.word	0x014ca43f
 8001b84:	016e35ff 	.word	0x016e35ff
 8001b88:	01a6ab1f 	.word	0x01a6ab1f
 8001b8c:	01e847ff 	.word	0x01e847ff
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8001b90:	697b      	ldr	r3, [r7, #20]
 8001b92:	0c5b      	lsrs	r3, r3, #17
 8001b94:	f003 030f 	and.w	r3, r3, #15
 8001b98:	2b06      	cmp	r3, #6
 8001b9a:	d110      	bne.n	8001bbe <HAL_PCD_IRQHandler+0x912>
      {
        USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8);
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	f503 736f 	add.w	r3, r3, #956	; 0x3bc
 8001ba2:	2208      	movs	r2, #8
 8001ba4:	4619      	mov	r1, r3
 8001ba6:	6a38      	ldr	r0, [r7, #32]
 8001ba8:	f003 f93c 	bl	8004e24 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001bac:	693b      	ldr	r3, [r7, #16]
 8001bae:	699a      	ldr	r2, [r3, #24]
 8001bb0:	697b      	ldr	r3, [r7, #20]
 8001bb2:	091b      	lsrs	r3, r3, #4
 8001bb4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001bb8:	441a      	add	r2, r3
 8001bba:	693b      	ldr	r3, [r7, #16]
 8001bbc:	619a      	str	r2, [r3, #24]
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	687a      	ldr	r2, [r7, #4]
 8001bc4:	6812      	ldr	r2, [r2, #0]
 8001bc6:	6992      	ldr	r2, [r2, #24]
 8001bc8:	f042 0210 	orr.w	r2, r2, #16
 8001bcc:	619a      	str	r2, [r3, #24]
    }

    /* Handle SOF Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	f003 fa82 	bl	80050dc <USB_ReadInterrupts>
 8001bd8:	4603      	mov	r3, r0
 8001bda:	f003 0308 	and.w	r3, r3, #8
 8001bde:	2b08      	cmp	r3, #8
 8001be0:	d106      	bne.n	8001bf0 <HAL_PCD_IRQHandler+0x944>
    {
      HAL_PCD_SOFCallback(hpcd);
 8001be2:	6878      	ldr	r0, [r7, #4]
 8001be4:	f005 f813 	bl	8006c0e <HAL_PCD_SOFCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	2208      	movs	r2, #8
 8001bee:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	f003 fa71 	bl	80050dc <USB_ReadInterrupts>
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001c00:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001c04:	d10a      	bne.n	8001c1c <HAL_PCD_IRQHandler+0x970>
    {
      HAL_PCD_ISOINIncompleteCallback(hpcd, epnum);
 8001c06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c08:	b2db      	uxtb	r3, r3
 8001c0a:	4619      	mov	r1, r3
 8001c0c:	6878      	ldr	r0, [r7, #4]
 8001c0e:	f005 f87d 	bl	8006d0c <HAL_PCD_ISOINIncompleteCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001c1a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	4618      	mov	r0, r3
 8001c22:	f003 fa5b 	bl	80050dc <USB_ReadInterrupts>
 8001c26:	4603      	mov	r3, r0
 8001c28:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c2c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001c30:	d10a      	bne.n	8001c48 <HAL_PCD_IRQHandler+0x99c>
    {
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, epnum);
 8001c32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c34:	b2db      	uxtb	r3, r3
 8001c36:	4619      	mov	r1, r3
 8001c38:	6878      	ldr	r0, [r7, #4]
 8001c3a:	f005 f855 	bl	8006ce8 <HAL_PCD_ISOOUTIncompleteCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001c46:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	f003 fa45 	bl	80050dc <USB_ReadInterrupts>
 8001c52:	4603      	mov	r3, r0
 8001c54:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8001c58:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001c5c:	d107      	bne.n	8001c6e <HAL_PCD_IRQHandler+0x9c2>
    {
      HAL_PCD_ConnectCallback(hpcd);
 8001c5e:	6878      	ldr	r0, [r7, #4]
 8001c60:	f005 f866 	bl	8006d30 <HAL_PCD_ConnectCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001c6c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if(__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	4618      	mov	r0, r3
 8001c74:	f003 fa32 	bl	80050dc <USB_ReadInterrupts>
 8001c78:	4603      	mov	r3, r0
 8001c7a:	f003 0304 	and.w	r3, r3, #4
 8001c7e:	2b04      	cmp	r3, #4
 8001c80:	d115      	bne.n	8001cae <HAL_PCD_IRQHandler+0xa02>
    {
      temp = hpcd->Instance->GOTGINT;
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	685b      	ldr	r3, [r3, #4]
 8001c88:	617b      	str	r3, [r7, #20]

      if((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8001c8a:	697b      	ldr	r3, [r7, #20]
 8001c8c:	f003 0304 	and.w	r3, r3, #4
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d002      	beq.n	8001c9a <HAL_PCD_IRQHandler+0x9ee>
      {
        HAL_PCD_DisconnectCallback(hpcd);
 8001c94:	6878      	ldr	r0, [r7, #4]
 8001c96:	f005 f859 	bl	8006d4c <HAL_PCD_DisconnectCallback>
      }
      hpcd->Instance->GOTGINT |= temp;
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	687a      	ldr	r2, [r7, #4]
 8001ca0:	6812      	ldr	r2, [r2, #0]
 8001ca2:	6851      	ldr	r1, [r2, #4]
 8001ca4:	697a      	ldr	r2, [r7, #20]
 8001ca6:	430a      	orrs	r2, r1
 8001ca8:	605a      	str	r2, [r3, #4]
 8001caa:	e000      	b.n	8001cae <HAL_PCD_IRQHandler+0xa02>
      return;
 8001cac:	bf00      	nop
    }
  }
}
 8001cae:	3730      	adds	r7, #48	; 0x30
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	bd80      	pop	{r7, pc}

08001cb4 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b082      	sub	sp, #8
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
 8001cbc:	460b      	mov	r3, r1
 8001cbe:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	f893 33b8 	ldrb.w	r3, [r3, #952]	; 0x3b8
 8001cc6:	2b01      	cmp	r3, #1
 8001cc8:	d101      	bne.n	8001cce <HAL_PCD_SetAddress+0x1a>
 8001cca:	2302      	movs	r3, #2
 8001ccc:	e00f      	b.n	8001cee <HAL_PCD_SetAddress+0x3a>
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	2201      	movs	r2, #1
 8001cd2:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
  USB_SetDevAddress(hpcd->Instance, address);
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	78fa      	ldrb	r2, [r7, #3]
 8001cdc:	4611      	mov	r1, r2
 8001cde:	4618      	mov	r0, r3
 8001ce0:	f003 f9a8 	bl	8005034 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
  return HAL_OK;
 8001cec:	2300      	movs	r3, #0
}
 8001cee:	4618      	mov	r0, r3
 8001cf0:	3708      	adds	r7, #8
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	bd80      	pop	{r7, pc}

08001cf6 <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 8001cf6:	b580      	push	{r7, lr}
 8001cf8:	b084      	sub	sp, #16
 8001cfa:	af00      	add	r7, sp, #0
 8001cfc:	6078      	str	r0, [r7, #4]
 8001cfe:	4608      	mov	r0, r1
 8001d00:	4611      	mov	r1, r2
 8001d02:	461a      	mov	r2, r3
 8001d04:	4603      	mov	r3, r0
 8001d06:	70fb      	strb	r3, [r7, #3]
 8001d08:	460b      	mov	r3, r1
 8001d0a:	803b      	strh	r3, [r7, #0]
 8001d0c:	4613      	mov	r3, r2
 8001d0e:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8001d10:	2300      	movs	r3, #0
 8001d12:	72fb      	strb	r3, [r7, #11]
  USB_OTG_EPTypeDef *ep;

  if ((ep_addr & 0x80) == 0x80)
 8001d14:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	da0b      	bge.n	8001d34 <HAL_PCD_EP_Open+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8001d1c:	78fb      	ldrb	r3, [r7, #3]
 8001d1e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8001d22:	4613      	mov	r3, r2
 8001d24:	00db      	lsls	r3, r3, #3
 8001d26:	1a9b      	subs	r3, r3, r2
 8001d28:	009b      	lsls	r3, r3, #2
 8001d2a:	3338      	adds	r3, #56	; 0x38
 8001d2c:	687a      	ldr	r2, [r7, #4]
 8001d2e:	4413      	add	r3, r2
 8001d30:	60fb      	str	r3, [r7, #12]
 8001d32:	e00b      	b.n	8001d4c <HAL_PCD_EP_Open+0x56>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 8001d34:	78fb      	ldrb	r3, [r7, #3]
 8001d36:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8001d3a:	4613      	mov	r3, r2
 8001d3c:	00db      	lsls	r3, r3, #3
 8001d3e:	1a9b      	subs	r3, r3, r2
 8001d40:	009b      	lsls	r3, r3, #2
 8001d42:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8001d46:	687a      	ldr	r2, [r7, #4]
 8001d48:	4413      	add	r3, r2
 8001d4a:	60fb      	str	r3, [r7, #12]
  }
  ep->num   = ep_addr & 0x7F;
 8001d4c:	78fb      	ldrb	r3, [r7, #3]
 8001d4e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001d52:	b2da      	uxtb	r2, r3
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	701a      	strb	r2, [r3, #0]

  ep->is_in = (0x80 & ep_addr) != 0;
 8001d58:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001d5c:	b2db      	uxtb	r3, r3
 8001d5e:	09db      	lsrs	r3, r3, #7
 8001d60:	b2db      	uxtb	r3, r3
 8001d62:	461a      	mov	r2, r3
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	705a      	strb	r2, [r3, #1]
  ep->maxpacket = ep_mps;
 8001d68:	883a      	ldrh	r2, [r7, #0]
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	78ba      	ldrb	r2, [r7, #2]
 8001d72:	70da      	strb	r2, [r3, #3]
  if (ep->is_in)
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	785b      	ldrb	r3, [r3, #1]
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d004      	beq.n	8001d86 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	781b      	ldrb	r3, [r3, #0]
 8001d80:	b29a      	uxth	r2, r3
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK )
 8001d86:	78bb      	ldrb	r3, [r7, #2]
 8001d88:	2b02      	cmp	r3, #2
 8001d8a:	d102      	bne.n	8001d92 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0;
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	2200      	movs	r2, #0
 8001d90:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	f893 33b8 	ldrb.w	r3, [r3, #952]	; 0x3b8
 8001d98:	2b01      	cmp	r3, #1
 8001d9a:	d101      	bne.n	8001da0 <HAL_PCD_EP_Open+0xaa>
 8001d9c:	2302      	movs	r3, #2
 8001d9e:	e00e      	b.n	8001dbe <HAL_PCD_EP_Open+0xc8>
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	2201      	movs	r2, #1
 8001da4:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
  USB_ActivateEndpoint(hpcd->Instance , ep);
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	68f9      	ldr	r1, [r7, #12]
 8001dae:	4618      	mov	r0, r3
 8001db0:	f002 fb5c 	bl	800446c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	2200      	movs	r2, #0
 8001db8:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
  return ret;
 8001dbc:	7afb      	ldrb	r3, [r7, #11]
}
 8001dbe:	4618      	mov	r0, r3
 8001dc0:	3710      	adds	r7, #16
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	bd80      	pop	{r7, pc}

08001dc6 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001dc6:	b580      	push	{r7, lr}
 8001dc8:	b084      	sub	sp, #16
 8001dca:	af00      	add	r7, sp, #0
 8001dcc:	6078      	str	r0, [r7, #4]
 8001dce:	460b      	mov	r3, r1
 8001dd0:	70fb      	strb	r3, [r7, #3]
  USB_OTG_EPTypeDef *ep;

  if ((ep_addr & 0x80) == 0x80)
 8001dd2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	da0b      	bge.n	8001df2 <HAL_PCD_EP_Close+0x2c>
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8001dda:	78fb      	ldrb	r3, [r7, #3]
 8001ddc:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8001de0:	4613      	mov	r3, r2
 8001de2:	00db      	lsls	r3, r3, #3
 8001de4:	1a9b      	subs	r3, r3, r2
 8001de6:	009b      	lsls	r3, r3, #2
 8001de8:	3338      	adds	r3, #56	; 0x38
 8001dea:	687a      	ldr	r2, [r7, #4]
 8001dec:	4413      	add	r3, r2
 8001dee:	60fb      	str	r3, [r7, #12]
 8001df0:	e00b      	b.n	8001e0a <HAL_PCD_EP_Close+0x44>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 8001df2:	78fb      	ldrb	r3, [r7, #3]
 8001df4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8001df8:	4613      	mov	r3, r2
 8001dfa:	00db      	lsls	r3, r3, #3
 8001dfc:	1a9b      	subs	r3, r3, r2
 8001dfe:	009b      	lsls	r3, r3, #2
 8001e00:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8001e04:	687a      	ldr	r2, [r7, #4]
 8001e06:	4413      	add	r3, r2
 8001e08:	60fb      	str	r3, [r7, #12]
  }
  ep->num   = ep_addr & 0x7F;
 8001e0a:	78fb      	ldrb	r3, [r7, #3]
 8001e0c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001e10:	b2da      	uxtb	r2, r3
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	701a      	strb	r2, [r3, #0]

  ep->is_in = (0x80 & ep_addr) != 0;
 8001e16:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001e1a:	b2db      	uxtb	r3, r3
 8001e1c:	09db      	lsrs	r3, r3, #7
 8001e1e:	b2db      	uxtb	r3, r3
 8001e20:	461a      	mov	r2, r3
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	705a      	strb	r2, [r3, #1]

  __HAL_LOCK(hpcd);
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	f893 33b8 	ldrb.w	r3, [r3, #952]	; 0x3b8
 8001e2c:	2b01      	cmp	r3, #1
 8001e2e:	d101      	bne.n	8001e34 <HAL_PCD_EP_Close+0x6e>
 8001e30:	2302      	movs	r3, #2
 8001e32:	e00e      	b.n	8001e52 <HAL_PCD_EP_Close+0x8c>
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	2201      	movs	r2, #1
 8001e38:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
  USB_DeactivateEndpoint(hpcd->Instance , ep);
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	68f9      	ldr	r1, [r7, #12]
 8001e42:	4618      	mov	r0, r3
 8001e44:	f002 fb9a 	bl	800457c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
  return HAL_OK;
 8001e50:	2300      	movs	r3, #0
}
 8001e52:	4618      	mov	r0, r3
 8001e54:	3710      	adds	r7, #16
 8001e56:	46bd      	mov	sp, r7
 8001e58:	bd80      	pop	{r7, pc}

08001e5a <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001e5a:	b580      	push	{r7, lr}
 8001e5c:	b086      	sub	sp, #24
 8001e5e:	af00      	add	r7, sp, #0
 8001e60:	60f8      	str	r0, [r7, #12]
 8001e62:	607a      	str	r2, [r7, #4]
 8001e64:	603b      	str	r3, [r7, #0]
 8001e66:	460b      	mov	r3, r1
 8001e68:	72fb      	strb	r3, [r7, #11]
  USB_OTG_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 8001e6a:	7afb      	ldrb	r3, [r7, #11]
 8001e6c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8001e70:	4613      	mov	r3, r2
 8001e72:	00db      	lsls	r3, r3, #3
 8001e74:	1a9b      	subs	r3, r3, r2
 8001e76:	009b      	lsls	r3, r3, #2
 8001e78:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8001e7c:	68fa      	ldr	r2, [r7, #12]
 8001e7e:	4413      	add	r3, r2
 8001e80:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001e82:	697b      	ldr	r3, [r7, #20]
 8001e84:	687a      	ldr	r2, [r7, #4]
 8001e86:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8001e88:	697b      	ldr	r3, [r7, #20]
 8001e8a:	683a      	ldr	r2, [r7, #0]
 8001e8c:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0;
 8001e8e:	697b      	ldr	r3, [r7, #20]
 8001e90:	2200      	movs	r2, #0
 8001e92:	619a      	str	r2, [r3, #24]
  ep->is_in = 0;
 8001e94:	697b      	ldr	r3, [r7, #20]
 8001e96:	2200      	movs	r2, #0
 8001e98:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & 0x7F;
 8001e9a:	7afb      	ldrb	r3, [r7, #11]
 8001e9c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001ea0:	b2da      	uxtb	r2, r3
 8001ea2:	697b      	ldr	r3, [r7, #20]
 8001ea4:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1)
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	691b      	ldr	r3, [r3, #16]
 8001eaa:	2b01      	cmp	r3, #1
 8001eac:	d102      	bne.n	8001eb4 <HAL_PCD_EP_Receive+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8001eae:	687a      	ldr	r2, [r7, #4]
 8001eb0:	697b      	ldr	r3, [r7, #20]
 8001eb2:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & 0x7F) == 0)
 8001eb4:	7afb      	ldrb	r3, [r7, #11]
 8001eb6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d109      	bne.n	8001ed2 <HAL_PCD_EP_Receive+0x78>
  {
    USB_EP0StartXfer(hpcd->Instance, ep, hpcd->Init.dma_enable);
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	6818      	ldr	r0, [r3, #0]
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	691b      	ldr	r3, [r3, #16]
 8001ec6:	b2db      	uxtb	r3, r3
 8001ec8:	461a      	mov	r2, r3
 8001eca:	6979      	ldr	r1, [r7, #20]
 8001ecc:	f002 fe16 	bl	8004afc <USB_EP0StartXfer>
 8001ed0:	e008      	b.n	8001ee4 <HAL_PCD_EP_Receive+0x8a>
  }
  else
  {
    USB_EPStartXfer(hpcd->Instance, ep, hpcd->Init.dma_enable);
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	6818      	ldr	r0, [r3, #0]
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	691b      	ldr	r3, [r3, #16]
 8001eda:	b2db      	uxtb	r3, r3
 8001edc:	461a      	mov	r2, r3
 8001ede:	6979      	ldr	r1, [r7, #20]
 8001ee0:	f002 fbc8 	bl	8004674 <USB_EPStartXfer>
  }

  return HAL_OK;
 8001ee4:	2300      	movs	r3, #0
}
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	3718      	adds	r7, #24
 8001eea:	46bd      	mov	sp, r7
 8001eec:	bd80      	pop	{r7, pc}

08001eee <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001eee:	b580      	push	{r7, lr}
 8001ef0:	b086      	sub	sp, #24
 8001ef2:	af00      	add	r7, sp, #0
 8001ef4:	60f8      	str	r0, [r7, #12]
 8001ef6:	607a      	str	r2, [r7, #4]
 8001ef8:	603b      	str	r3, [r7, #0]
 8001efa:	460b      	mov	r3, r1
 8001efc:	72fb      	strb	r3, [r7, #11]
  USB_OTG_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8001efe:	7afb      	ldrb	r3, [r7, #11]
 8001f00:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8001f04:	4613      	mov	r3, r2
 8001f06:	00db      	lsls	r3, r3, #3
 8001f08:	1a9b      	subs	r3, r3, r2
 8001f0a:	009b      	lsls	r3, r3, #2
 8001f0c:	3338      	adds	r3, #56	; 0x38
 8001f0e:	68fa      	ldr	r2, [r7, #12]
 8001f10:	4413      	add	r3, r2
 8001f12:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001f14:	697b      	ldr	r3, [r7, #20]
 8001f16:	687a      	ldr	r2, [r7, #4]
 8001f18:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8001f1a:	697b      	ldr	r3, [r7, #20]
 8001f1c:	683a      	ldr	r2, [r7, #0]
 8001f1e:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0;
 8001f20:	697b      	ldr	r3, [r7, #20]
 8001f22:	2200      	movs	r2, #0
 8001f24:	619a      	str	r2, [r3, #24]
  ep->is_in = 1;
 8001f26:	697b      	ldr	r3, [r7, #20]
 8001f28:	2201      	movs	r2, #1
 8001f2a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & 0x7F;
 8001f2c:	7afb      	ldrb	r3, [r7, #11]
 8001f2e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001f32:	b2da      	uxtb	r2, r3
 8001f34:	697b      	ldr	r3, [r7, #20]
 8001f36:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1)
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	691b      	ldr	r3, [r3, #16]
 8001f3c:	2b01      	cmp	r3, #1
 8001f3e:	d102      	bne.n	8001f46 <HAL_PCD_EP_Transmit+0x58>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8001f40:	687a      	ldr	r2, [r7, #4]
 8001f42:	697b      	ldr	r3, [r7, #20]
 8001f44:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & 0x7F) == 0)
 8001f46:	7afb      	ldrb	r3, [r7, #11]
 8001f48:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d109      	bne.n	8001f64 <HAL_PCD_EP_Transmit+0x76>
  {
    USB_EP0StartXfer(hpcd->Instance, ep, hpcd->Init.dma_enable);
 8001f50:	68fb      	ldr	r3, [r7, #12]
 8001f52:	6818      	ldr	r0, [r3, #0]
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	691b      	ldr	r3, [r3, #16]
 8001f58:	b2db      	uxtb	r3, r3
 8001f5a:	461a      	mov	r2, r3
 8001f5c:	6979      	ldr	r1, [r7, #20]
 8001f5e:	f002 fdcd 	bl	8004afc <USB_EP0StartXfer>
 8001f62:	e008      	b.n	8001f76 <HAL_PCD_EP_Transmit+0x88>
  }
  else
  {
    USB_EPStartXfer(hpcd->Instance, ep, hpcd->Init.dma_enable);
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	6818      	ldr	r0, [r3, #0]
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	691b      	ldr	r3, [r3, #16]
 8001f6c:	b2db      	uxtb	r3, r3
 8001f6e:	461a      	mov	r2, r3
 8001f70:	6979      	ldr	r1, [r7, #20]
 8001f72:	f002 fb7f 	bl	8004674 <USB_EPStartXfer>
  }

  return HAL_OK;
 8001f76:	2300      	movs	r3, #0
}
 8001f78:	4618      	mov	r0, r3
 8001f7a:	3718      	adds	r7, #24
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	bd80      	pop	{r7, pc}

08001f80 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001f80:	b580      	push	{r7, lr}
 8001f82:	b084      	sub	sp, #16
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	6078      	str	r0, [r7, #4]
 8001f88:	460b      	mov	r3, r1
 8001f8a:	70fb      	strb	r3, [r7, #3]
  USB_OTG_EPTypeDef *ep;

  if ((ep_addr & 0x0F) > hpcd->Init.dev_endpoints)
 8001f8c:	78fb      	ldrb	r3, [r7, #3]
 8001f8e:	f003 020f 	and.w	r2, r3, #15
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	685b      	ldr	r3, [r3, #4]
 8001f96:	429a      	cmp	r2, r3
 8001f98:	d901      	bls.n	8001f9e <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8001f9a:	2301      	movs	r3, #1
 8001f9c:	e050      	b.n	8002040 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80 & ep_addr) == 0x80)
 8001f9e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	da0b      	bge.n	8001fbe <HAL_PCD_EP_SetStall+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8001fa6:	78fb      	ldrb	r3, [r7, #3]
 8001fa8:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8001fac:	4613      	mov	r3, r2
 8001fae:	00db      	lsls	r3, r3, #3
 8001fb0:	1a9b      	subs	r3, r3, r2
 8001fb2:	009b      	lsls	r3, r3, #2
 8001fb4:	3338      	adds	r3, #56	; 0x38
 8001fb6:	687a      	ldr	r2, [r7, #4]
 8001fb8:	4413      	add	r3, r2
 8001fba:	60fb      	str	r3, [r7, #12]
 8001fbc:	e009      	b.n	8001fd2 <HAL_PCD_EP_SetStall+0x52>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8001fbe:	78fa      	ldrb	r2, [r7, #3]
 8001fc0:	4613      	mov	r3, r2
 8001fc2:	00db      	lsls	r3, r3, #3
 8001fc4:	1a9b      	subs	r3, r3, r2
 8001fc6:	009b      	lsls	r3, r3, #2
 8001fc8:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8001fcc:	687a      	ldr	r2, [r7, #4]
 8001fce:	4413      	add	r3, r2
 8001fd0:	60fb      	str	r3, [r7, #12]
  }

  ep->is_stall = 1;
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	2201      	movs	r2, #1
 8001fd6:	709a      	strb	r2, [r3, #2]
  ep->num   = ep_addr & 0x7F;
 8001fd8:	78fb      	ldrb	r3, [r7, #3]
 8001fda:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001fde:	b2da      	uxtb	r2, r3
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	701a      	strb	r2, [r3, #0]
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 8001fe4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001fe8:	b2db      	uxtb	r3, r3
 8001fea:	09db      	lsrs	r3, r3, #7
 8001fec:	b2db      	uxtb	r3, r3
 8001fee:	461a      	mov	r2, r3
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	705a      	strb	r2, [r3, #1]


  __HAL_LOCK(hpcd);
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	f893 33b8 	ldrb.w	r3, [r3, #952]	; 0x3b8
 8001ffa:	2b01      	cmp	r3, #1
 8001ffc:	d101      	bne.n	8002002 <HAL_PCD_EP_SetStall+0x82>
 8001ffe:	2302      	movs	r3, #2
 8002000:	e01e      	b.n	8002040 <HAL_PCD_EP_SetStall+0xc0>
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	2201      	movs	r2, #1
 8002006:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
  USB_EPSetStall(hpcd->Instance , ep);
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	68f9      	ldr	r1, [r7, #12]
 8002010:	4618      	mov	r0, r3
 8002012:	f002 ff31 	bl	8004e78 <USB_EPSetStall>
  if((ep_addr & 0x7F) == 0)
 8002016:	78fb      	ldrb	r3, [r7, #3]
 8002018:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800201c:	2b00      	cmp	r3, #0
 800201e:	d10a      	bne.n	8002036 <HAL_PCD_EP_SetStall+0xb6>
  {
    USB_EP0_OutStart(hpcd->Instance, hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	6818      	ldr	r0, [r3, #0]
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	691b      	ldr	r3, [r3, #16]
 8002028:	b2d9      	uxtb	r1, r3
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	f503 736f 	add.w	r3, r3, #956	; 0x3bc
 8002030:	461a      	mov	r2, r3
 8002032:	f003 f923 	bl	800527c <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd);
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	2200      	movs	r2, #0
 800203a:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8

  return HAL_OK;
 800203e:	2300      	movs	r3, #0
}
 8002040:	4618      	mov	r0, r3
 8002042:	3710      	adds	r7, #16
 8002044:	46bd      	mov	sp, r7
 8002046:	bd80      	pop	{r7, pc}

08002048 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	b084      	sub	sp, #16
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
 8002050:	460b      	mov	r3, r1
 8002052:	70fb      	strb	r3, [r7, #3]
  USB_OTG_EPTypeDef *ep;

  if ((ep_addr & 0x0F) > hpcd->Init.dev_endpoints)
 8002054:	78fb      	ldrb	r3, [r7, #3]
 8002056:	f003 020f 	and.w	r2, r3, #15
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	685b      	ldr	r3, [r3, #4]
 800205e:	429a      	cmp	r2, r3
 8002060:	d901      	bls.n	8002066 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8002062:	2301      	movs	r3, #1
 8002064:	e040      	b.n	80020e8 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80 & ep_addr) == 0x80)
 8002066:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800206a:	2b00      	cmp	r3, #0
 800206c:	da0b      	bge.n	8002086 <HAL_PCD_EP_ClrStall+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 800206e:	78fb      	ldrb	r3, [r7, #3]
 8002070:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8002074:	4613      	mov	r3, r2
 8002076:	00db      	lsls	r3, r3, #3
 8002078:	1a9b      	subs	r3, r3, r2
 800207a:	009b      	lsls	r3, r3, #2
 800207c:	3338      	adds	r3, #56	; 0x38
 800207e:	687a      	ldr	r2, [r7, #4]
 8002080:	4413      	add	r3, r2
 8002082:	60fb      	str	r3, [r7, #12]
 8002084:	e009      	b.n	800209a <HAL_PCD_EP_ClrStall+0x52>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002086:	78fa      	ldrb	r2, [r7, #3]
 8002088:	4613      	mov	r3, r2
 800208a:	00db      	lsls	r3, r3, #3
 800208c:	1a9b      	subs	r3, r3, r2
 800208e:	009b      	lsls	r3, r3, #2
 8002090:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8002094:	687a      	ldr	r2, [r7, #4]
 8002096:	4413      	add	r3, r2
 8002098:	60fb      	str	r3, [r7, #12]
  }

  ep->is_stall = 0;
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	2200      	movs	r2, #0
 800209e:	709a      	strb	r2, [r3, #2]
  ep->num   = ep_addr & 0x7F;
 80020a0:	78fb      	ldrb	r3, [r7, #3]
 80020a2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80020a6:	b2da      	uxtb	r2, r3
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	701a      	strb	r2, [r3, #0]
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 80020ac:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80020b0:	b2db      	uxtb	r3, r3
 80020b2:	09db      	lsrs	r3, r3, #7
 80020b4:	b2db      	uxtb	r3, r3
 80020b6:	461a      	mov	r2, r3
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	705a      	strb	r2, [r3, #1]

  __HAL_LOCK(hpcd);
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	f893 33b8 	ldrb.w	r3, [r3, #952]	; 0x3b8
 80020c2:	2b01      	cmp	r3, #1
 80020c4:	d101      	bne.n	80020ca <HAL_PCD_EP_ClrStall+0x82>
 80020c6:	2302      	movs	r3, #2
 80020c8:	e00e      	b.n	80020e8 <HAL_PCD_EP_ClrStall+0xa0>
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	2201      	movs	r2, #1
 80020ce:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
  USB_EPClearStall(hpcd->Instance , ep);
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	68f9      	ldr	r1, [r7, #12]
 80020d8:	4618      	mov	r0, r3
 80020da:	f002 ff3e 	bl	8004f5a <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	2200      	movs	r2, #0
 80020e2:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8

  return HAL_OK;
 80020e6:	2300      	movs	r3, #0
}
 80020e8:	4618      	mov	r0, r3
 80020ea:	3710      	adds	r7, #16
 80020ec:	46bd      	mov	sp, r7
 80020ee:	bd80      	pop	{r7, pc}

080020f0 <HAL_PCD_EP_Flush>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Flush(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b082      	sub	sp, #8
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]
 80020f8:	460b      	mov	r3, r1
 80020fa:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	f893 33b8 	ldrb.w	r3, [r3, #952]	; 0x3b8
 8002102:	2b01      	cmp	r3, #1
 8002104:	d101      	bne.n	800210a <HAL_PCD_EP_Flush+0x1a>
 8002106:	2302      	movs	r3, #2
 8002108:	e01b      	b.n	8002142 <HAL_PCD_EP_Flush+0x52>
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	2201      	movs	r2, #1
 800210e:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8

  if ((ep_addr & 0x80) == 0x80)
 8002112:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002116:	2b00      	cmp	r3, #0
 8002118:	da09      	bge.n	800212e <HAL_PCD_EP_Flush+0x3e>
  {
    USB_FlushTxFifo(hpcd->Instance, ep_addr & 0x7F);
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681a      	ldr	r2, [r3, #0]
 800211e:	78fb      	ldrb	r3, [r7, #3]
 8002120:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002124:	4619      	mov	r1, r3
 8002126:	4610      	mov	r0, r2
 8002128:	f002 f90a 	bl	8004340 <USB_FlushTxFifo>
 800212c:	e004      	b.n	8002138 <HAL_PCD_EP_Flush+0x48>
  }
  else
  {
    USB_FlushRxFifo(hpcd->Instance);
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	4618      	mov	r0, r3
 8002134:	f002 f92a 	bl	800438c <USB_FlushRxFifo>
  }

  __HAL_UNLOCK(hpcd);
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	2200      	movs	r2, #0
 800213c:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8

  return HAL_OK;
 8002140:	2300      	movs	r3, #0
}
 8002142:	4618      	mov	r0, r3
 8002144:	3708      	adds	r7, #8
 8002146:	46bd      	mov	sp, r7
 8002148:	bd80      	pop	{r7, pc}

0800214a <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum  endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800214a:	b580      	push	{r7, lr}
 800214c:	b08a      	sub	sp, #40	; 0x28
 800214e:	af02      	add	r7, sp, #8
 8002150:	6078      	str	r0, [r7, #4]
 8002152:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	617b      	str	r3, [r7, #20]
  USB_OTG_EPTypeDef *ep;
  int32_t len = 0;
 800215a:	2300      	movs	r3, #0
 800215c:	61fb      	str	r3, [r7, #28]
  uint32_t len32b;
  uint32_t fifoemptymsk = 0;
 800215e:	2300      	movs	r3, #0
 8002160:	613b      	str	r3, [r7, #16]

  ep = &hpcd->IN_ep[epnum];
 8002162:	683a      	ldr	r2, [r7, #0]
 8002164:	4613      	mov	r3, r2
 8002166:	00db      	lsls	r3, r3, #3
 8002168:	1a9b      	subs	r3, r3, r2
 800216a:	009b      	lsls	r3, r3, #2
 800216c:	3338      	adds	r3, #56	; 0x38
 800216e:	687a      	ldr	r2, [r7, #4]
 8002170:	4413      	add	r3, r2
 8002172:	60fb      	str	r3, [r7, #12]
  len = ep->xfer_len - ep->xfer_count;
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	695a      	ldr	r2, [r3, #20]
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	699b      	ldr	r3, [r3, #24]
 800217c:	1ad3      	subs	r3, r2, r3
 800217e:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	689a      	ldr	r2, [r3, #8]
 8002184:	69fb      	ldr	r3, [r7, #28]
 8002186:	429a      	cmp	r2, r3
 8002188:	d202      	bcs.n	8002190 <PCD_WriteEmptyTxFifo+0x46>
  {
    len = ep->maxpacket;
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	689b      	ldr	r3, [r3, #8]
 800218e:	61fb      	str	r3, [r7, #28]
  }


  len32b = (len + 3) / 4;
 8002190:	69fb      	ldr	r3, [r7, #28]
 8002192:	3303      	adds	r3, #3
 8002194:	2b00      	cmp	r3, #0
 8002196:	da00      	bge.n	800219a <PCD_WriteEmptyTxFifo+0x50>
 8002198:	3303      	adds	r3, #3
 800219a:	109b      	asrs	r3, r3, #2
 800219c:	61bb      	str	r3, [r7, #24]

  while  ( (USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) > len32b &&
 800219e:	e02e      	b.n	80021fe <PCD_WriteEmptyTxFifo+0xb4>
          ep->xfer_count < ep->xfer_len &&
            ep->xfer_len != 0)
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	695a      	ldr	r2, [r3, #20]
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	699b      	ldr	r3, [r3, #24]
 80021a8:	1ad3      	subs	r3, r2, r3
 80021aa:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	689a      	ldr	r2, [r3, #8]
 80021b0:	69fb      	ldr	r3, [r7, #28]
 80021b2:	429a      	cmp	r2, r3
 80021b4:	d202      	bcs.n	80021bc <PCD_WriteEmptyTxFifo+0x72>
    {
      len = ep->maxpacket;
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	689b      	ldr	r3, [r3, #8]
 80021ba:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3) / 4;
 80021bc:	69fb      	ldr	r3, [r7, #28]
 80021be:	3303      	adds	r3, #3
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	da00      	bge.n	80021c6 <PCD_WriteEmptyTxFifo+0x7c>
 80021c4:	3303      	adds	r3, #3
 80021c6:	109b      	asrs	r3, r3, #2
 80021c8:	61bb      	str	r3, [r7, #24]

    USB_WritePacket(USBx, ep->xfer_buff, epnum, len, hpcd->Init.dma_enable);
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	68d9      	ldr	r1, [r3, #12]
 80021ce:	683b      	ldr	r3, [r7, #0]
 80021d0:	b2da      	uxtb	r2, r3
 80021d2:	69fb      	ldr	r3, [r7, #28]
 80021d4:	b298      	uxth	r0, r3
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	691b      	ldr	r3, [r3, #16]
 80021da:	b2db      	uxtb	r3, r3
 80021dc:	9300      	str	r3, [sp, #0]
 80021de:	4603      	mov	r3, r0
 80021e0:	6978      	ldr	r0, [r7, #20]
 80021e2:	f002 fde7 	bl	8004db4 <USB_WritePacket>

    ep->xfer_buff  += len;
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	68da      	ldr	r2, [r3, #12]
 80021ea:	69fb      	ldr	r3, [r7, #28]
 80021ec:	441a      	add	r2, r3
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	699a      	ldr	r2, [r3, #24]
 80021f6:	69fb      	ldr	r3, [r7, #28]
 80021f8:	441a      	add	r2, r3
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	619a      	str	r2, [r3, #24]
  while  ( (USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) > len32b &&
 80021fe:	683b      	ldr	r3, [r7, #0]
 8002200:	015a      	lsls	r2, r3, #5
 8002202:	697b      	ldr	r3, [r7, #20]
 8002204:	4413      	add	r3, r2
 8002206:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800220a:	699b      	ldr	r3, [r3, #24]
 800220c:	b29a      	uxth	r2, r3
 800220e:	69bb      	ldr	r3, [r7, #24]
 8002210:	429a      	cmp	r2, r3
 8002212:	d909      	bls.n	8002228 <PCD_WriteEmptyTxFifo+0xde>
          ep->xfer_count < ep->xfer_len &&
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	699a      	ldr	r2, [r3, #24]
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	695b      	ldr	r3, [r3, #20]
  while  ( (USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) > len32b &&
 800221c:	429a      	cmp	r2, r3
 800221e:	d203      	bcs.n	8002228 <PCD_WriteEmptyTxFifo+0xde>
            ep->xfer_len != 0)
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	695b      	ldr	r3, [r3, #20]
          ep->xfer_count < ep->xfer_len &&
 8002224:	2b00      	cmp	r3, #0
 8002226:	d1bb      	bne.n	80021a0 <PCD_WriteEmptyTxFifo+0x56>
  }

  if(len <= 0)
 8002228:	69fb      	ldr	r3, [r7, #28]
 800222a:	2b00      	cmp	r3, #0
 800222c:	dc10      	bgt.n	8002250 <PCD_WriteEmptyTxFifo+0x106>
  {
    fifoemptymsk = 0x1 << epnum;
 800222e:	2201      	movs	r2, #1
 8002230:	683b      	ldr	r3, [r7, #0]
 8002232:	fa02 f303 	lsl.w	r3, r2, r3
 8002236:	613b      	str	r3, [r7, #16]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002238:	697b      	ldr	r3, [r7, #20]
 800223a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800223e:	4619      	mov	r1, r3
 8002240:	697b      	ldr	r3, [r7, #20]
 8002242:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002246:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002248:	693b      	ldr	r3, [r7, #16]
 800224a:	43db      	mvns	r3, r3
 800224c:	4013      	ands	r3, r2
 800224e:	634b      	str	r3, [r1, #52]	; 0x34

  }

  return HAL_OK;
 8002250:	2300      	movs	r3, #0
}
 8002252:	4618      	mov	r0, r3
 8002254:	3720      	adds	r7, #32
 8002256:	46bd      	mov	sp, r7
 8002258:	bd80      	pop	{r7, pc}

0800225a <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800225a:	b480      	push	{r7}
 800225c:	b085      	sub	sp, #20
 800225e:	af00      	add	r7, sp, #0
 8002260:	6078      	str	r0, [r7, #4]
 8002262:	460b      	mov	r3, r1
 8002264:	70fb      	strb	r3, [r7, #3]
 8002266:	4613      	mov	r3, r2
 8002268:	803b      	strh	r3, [r7, #0]
  uint8_t i = 0;
 800226a:	2300      	movs	r3, #0
 800226c:	73fb      	strb	r3, [r7, #15]
  uint32_t Tx_Offset = 0;
 800226e:	2300      	movs	r3, #0
 8002270:	60bb      	str	r3, [r7, #8]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top 
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */
  
  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002278:	60bb      	str	r3, [r7, #8]
  
  if(fifo == 0)
 800227a:	78fb      	ldrb	r3, [r7, #3]
 800227c:	2b00      	cmp	r3, #0
 800227e:	d107      	bne.n	8002290 <HAL_PCDEx_SetTxFiFo+0x36>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((uint32_t)size << 16) | Tx_Offset);
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	883a      	ldrh	r2, [r7, #0]
 8002286:	0411      	lsls	r1, r2, #16
 8002288:	68ba      	ldr	r2, [r7, #8]
 800228a:	430a      	orrs	r2, r1
 800228c:	629a      	str	r2, [r3, #40]	; 0x28
 800228e:	e028      	b.n	80022e2 <HAL_PCDEx_SetTxFiFo+0x88>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002296:	0c1b      	lsrs	r3, r3, #16
 8002298:	68ba      	ldr	r2, [r7, #8]
 800229a:	4413      	add	r3, r2
 800229c:	60bb      	str	r3, [r7, #8]
    for (i = 0; i < (fifo - 1); i++)
 800229e:	2300      	movs	r3, #0
 80022a0:	73fb      	strb	r3, [r7, #15]
 80022a2:	e00d      	b.n	80022c0 <HAL_PCDEx_SetTxFiFo+0x66>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681a      	ldr	r2, [r3, #0]
 80022a8:	7bfb      	ldrb	r3, [r7, #15]
 80022aa:	3340      	adds	r3, #64	; 0x40
 80022ac:	009b      	lsls	r3, r3, #2
 80022ae:	4413      	add	r3, r2
 80022b0:	685b      	ldr	r3, [r3, #4]
 80022b2:	0c1b      	lsrs	r3, r3, #16
 80022b4:	68ba      	ldr	r2, [r7, #8]
 80022b6:	4413      	add	r3, r2
 80022b8:	60bb      	str	r3, [r7, #8]
    for (i = 0; i < (fifo - 1); i++)
 80022ba:	7bfb      	ldrb	r3, [r7, #15]
 80022bc:	3301      	adds	r3, #1
 80022be:	73fb      	strb	r3, [r7, #15]
 80022c0:	7bfa      	ldrb	r2, [r7, #15]
 80022c2:	78fb      	ldrb	r3, [r7, #3]
 80022c4:	3b01      	subs	r3, #1
 80022c6:	429a      	cmp	r2, r3
 80022c8:	dbec      	blt.n	80022a4 <HAL_PCDEx_SetTxFiFo+0x4a>
    }
    
    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1] = (uint32_t)(((uint32_t)size << 16) | Tx_Offset);
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	6819      	ldr	r1, [r3, #0]
 80022ce:	78fb      	ldrb	r3, [r7, #3]
 80022d0:	3b01      	subs	r3, #1
 80022d2:	883a      	ldrh	r2, [r7, #0]
 80022d4:	0410      	lsls	r0, r2, #16
 80022d6:	68ba      	ldr	r2, [r7, #8]
 80022d8:	4302      	orrs	r2, r0
 80022da:	3340      	adds	r3, #64	; 0x40
 80022dc:	009b      	lsls	r3, r3, #2
 80022de:	440b      	add	r3, r1
 80022e0:	605a      	str	r2, [r3, #4]
  }
  
  return HAL_OK;
 80022e2:	2300      	movs	r3, #0
}
 80022e4:	4618      	mov	r0, r3
 80022e6:	3714      	adds	r7, #20
 80022e8:	46bd      	mov	sp, r7
 80022ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ee:	4770      	bx	lr

080022f0 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80022f0:	b480      	push	{r7}
 80022f2:	b083      	sub	sp, #12
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
 80022f8:	460b      	mov	r3, r1
 80022fa:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	887a      	ldrh	r2, [r7, #2]
 8002302:	625a      	str	r2, [r3, #36]	; 0x24
  
  return HAL_OK;
 8002304:	2300      	movs	r3, #0
}
 8002306:	4618      	mov	r0, r3
 8002308:	370c      	adds	r7, #12
 800230a:	46bd      	mov	sp, r7
 800230c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002310:	4770      	bx	lr
	...

08002314 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM Feature
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8002314:	b480      	push	{r7}
 8002316:	b085      	sub	sp, #20
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;  
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	60fb      	str	r3, [r7, #12]
  
  hpcd->lpm_active = ENABLE;
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	2201      	movs	r2, #1
 8002326:	f8c3 23f4 	str.w	r2, [r3, #1012]	; 0x3f4
  hpcd->LPM_State = LPM_L0;
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	2200      	movs	r2, #0
 800232e:	f883 23ec 	strb.w	r2, [r3, #1004]	; 0x3ec
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	699b      	ldr	r3, [r3, #24]
 8002336:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002342:	4b05      	ldr	r3, [pc, #20]	; (8002358 <HAL_PCDEx_ActivateLPM+0x44>)
 8002344:	4313      	orrs	r3, r2
 8002346:	68fa      	ldr	r2, [r7, #12]
 8002348:	6553      	str	r3, [r2, #84]	; 0x54
  
  return HAL_OK;  
 800234a:	2300      	movs	r3, #0
}
 800234c:	4618      	mov	r0, r3
 800234e:	3714      	adds	r7, #20
 8002350:	46bd      	mov	sp, r7
 8002352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002356:	4770      	bx	lr
 8002358:	10000003 	.word	0x10000003

0800235c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800235c:	b480      	push	{r7}
 800235e:	b083      	sub	sp, #12
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
 8002364:	460b      	mov	r3, r1
 8002366:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);
  
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */	
}
 8002368:	bf00      	nop
 800236a:	370c      	adds	r7, #12
 800236c:	46bd      	mov	sp, r7
 800236e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002372:	4770      	bx	lr

08002374 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002374:	b580      	push	{r7, lr}
 8002376:	b082      	sub	sp, #8
 8002378:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800237a:	2300      	movs	r3, #0
 800237c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800237e:	4a23      	ldr	r2, [pc, #140]	; (800240c <HAL_PWREx_EnableOverDrive+0x98>)
 8002380:	4b22      	ldr	r3, [pc, #136]	; (800240c <HAL_PWREx_EnableOverDrive+0x98>)
 8002382:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002384:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002388:	6413      	str	r3, [r2, #64]	; 0x40
 800238a:	4b20      	ldr	r3, [pc, #128]	; (800240c <HAL_PWREx_EnableOverDrive+0x98>)
 800238c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800238e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002392:	603b      	str	r3, [r7, #0]
 8002394:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8002396:	4a1e      	ldr	r2, [pc, #120]	; (8002410 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002398:	4b1d      	ldr	r3, [pc, #116]	; (8002410 <HAL_PWREx_EnableOverDrive+0x9c>)
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80023a0:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80023a2:	f7fe f923 	bl	80005ec <HAL_GetTick>
 80023a6:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80023a8:	e009      	b.n	80023be <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80023aa:	f7fe f91f 	bl	80005ec <HAL_GetTick>
 80023ae:	4602      	mov	r2, r0
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	1ad3      	subs	r3, r2, r3
 80023b4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80023b8:	d901      	bls.n	80023be <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80023ba:	2303      	movs	r3, #3
 80023bc:	e022      	b.n	8002404 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80023be:	4b14      	ldr	r3, [pc, #80]	; (8002410 <HAL_PWREx_EnableOverDrive+0x9c>)
 80023c0:	685b      	ldr	r3, [r3, #4]
 80023c2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80023c6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80023ca:	d1ee      	bne.n	80023aa <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80023cc:	4a10      	ldr	r2, [pc, #64]	; (8002410 <HAL_PWREx_EnableOverDrive+0x9c>)
 80023ce:	4b10      	ldr	r3, [pc, #64]	; (8002410 <HAL_PWREx_EnableOverDrive+0x9c>)
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80023d6:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80023d8:	f7fe f908 	bl	80005ec <HAL_GetTick>
 80023dc:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80023de:	e009      	b.n	80023f4 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80023e0:	f7fe f904 	bl	80005ec <HAL_GetTick>
 80023e4:	4602      	mov	r2, r0
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	1ad3      	subs	r3, r2, r3
 80023ea:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80023ee:	d901      	bls.n	80023f4 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 80023f0:	2303      	movs	r3, #3
 80023f2:	e007      	b.n	8002404 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80023f4:	4b06      	ldr	r3, [pc, #24]	; (8002410 <HAL_PWREx_EnableOverDrive+0x9c>)
 80023f6:	685b      	ldr	r3, [r3, #4]
 80023f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023fc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002400:	d1ee      	bne.n	80023e0 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8002402:	2300      	movs	r3, #0
}
 8002404:	4618      	mov	r0, r3
 8002406:	3708      	adds	r7, #8
 8002408:	46bd      	mov	sp, r7
 800240a:	bd80      	pop	{r7, pc}
 800240c:	40023800 	.word	0x40023800
 8002410:	40007000 	.word	0x40007000

08002414 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	b086      	sub	sp, #24
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  FlagStatus pwrclkchanged = RESET;
 800241c:	2300      	movs	r3, #0
 800241e:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	2b00      	cmp	r3, #0
 8002424:	d101      	bne.n	800242a <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8002426:	2301      	movs	r3, #1
 8002428:	e324      	b.n	8002a74 <HAL_RCC_OscConfig+0x660>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	2b0f      	cmp	r3, #15
 8002430:	d904      	bls.n	800243c <HAL_RCC_OscConfig+0x28>
 8002432:	f44f 71ba 	mov.w	r1, #372	; 0x174
 8002436:	4892      	ldr	r0, [pc, #584]	; (8002680 <HAL_RCC_OscConfig+0x26c>)
 8002438:	f004 fa8a 	bl	8006950 <assert_failed>

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f003 0301 	and.w	r3, r3, #1
 8002444:	2b00      	cmp	r3, #0
 8002446:	f000 809a 	beq.w	800257e <HAL_RCC_OscConfig+0x16a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	685b      	ldr	r3, [r3, #4]
 800244e:	2b00      	cmp	r3, #0
 8002450:	d00e      	beq.n	8002470 <HAL_RCC_OscConfig+0x5c>
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	685b      	ldr	r3, [r3, #4]
 8002456:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800245a:	d009      	beq.n	8002470 <HAL_RCC_OscConfig+0x5c>
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	685b      	ldr	r3, [r3, #4]
 8002460:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002464:	d004      	beq.n	8002470 <HAL_RCC_OscConfig+0x5c>
 8002466:	f44f 71bd 	mov.w	r1, #378	; 0x17a
 800246a:	4885      	ldr	r0, [pc, #532]	; (8002680 <HAL_RCC_OscConfig+0x26c>)
 800246c:	f004 fa70 	bl	8006950 <assert_failed>
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002470:	4b84      	ldr	r3, [pc, #528]	; (8002684 <HAL_RCC_OscConfig+0x270>)
 8002472:	689b      	ldr	r3, [r3, #8]
 8002474:	f003 030c 	and.w	r3, r3, #12
 8002478:	2b04      	cmp	r3, #4
 800247a:	d00c      	beq.n	8002496 <HAL_RCC_OscConfig+0x82>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800247c:	4b81      	ldr	r3, [pc, #516]	; (8002684 <HAL_RCC_OscConfig+0x270>)
 800247e:	689b      	ldr	r3, [r3, #8]
 8002480:	f003 030c 	and.w	r3, r3, #12
 8002484:	2b08      	cmp	r3, #8
 8002486:	d112      	bne.n	80024ae <HAL_RCC_OscConfig+0x9a>
 8002488:	4b7e      	ldr	r3, [pc, #504]	; (8002684 <HAL_RCC_OscConfig+0x270>)
 800248a:	685b      	ldr	r3, [r3, #4]
 800248c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002490:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002494:	d10b      	bne.n	80024ae <HAL_RCC_OscConfig+0x9a>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002496:	4b7b      	ldr	r3, [pc, #492]	; (8002684 <HAL_RCC_OscConfig+0x270>)
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d06c      	beq.n	800257c <HAL_RCC_OscConfig+0x168>
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	685b      	ldr	r3, [r3, #4]
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d168      	bne.n	800257c <HAL_RCC_OscConfig+0x168>
      {
        return HAL_ERROR;
 80024aa:	2301      	movs	r3, #1
 80024ac:	e2e2      	b.n	8002a74 <HAL_RCC_OscConfig+0x660>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	685b      	ldr	r3, [r3, #4]
 80024b2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80024b6:	d106      	bne.n	80024c6 <HAL_RCC_OscConfig+0xb2>
 80024b8:	4a72      	ldr	r2, [pc, #456]	; (8002684 <HAL_RCC_OscConfig+0x270>)
 80024ba:	4b72      	ldr	r3, [pc, #456]	; (8002684 <HAL_RCC_OscConfig+0x270>)
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80024c2:	6013      	str	r3, [r2, #0]
 80024c4:	e02e      	b.n	8002524 <HAL_RCC_OscConfig+0x110>
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	685b      	ldr	r3, [r3, #4]
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d10c      	bne.n	80024e8 <HAL_RCC_OscConfig+0xd4>
 80024ce:	4a6d      	ldr	r2, [pc, #436]	; (8002684 <HAL_RCC_OscConfig+0x270>)
 80024d0:	4b6c      	ldr	r3, [pc, #432]	; (8002684 <HAL_RCC_OscConfig+0x270>)
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80024d8:	6013      	str	r3, [r2, #0]
 80024da:	4a6a      	ldr	r2, [pc, #424]	; (8002684 <HAL_RCC_OscConfig+0x270>)
 80024dc:	4b69      	ldr	r3, [pc, #420]	; (8002684 <HAL_RCC_OscConfig+0x270>)
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80024e4:	6013      	str	r3, [r2, #0]
 80024e6:	e01d      	b.n	8002524 <HAL_RCC_OscConfig+0x110>
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	685b      	ldr	r3, [r3, #4]
 80024ec:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80024f0:	d10c      	bne.n	800250c <HAL_RCC_OscConfig+0xf8>
 80024f2:	4a64      	ldr	r2, [pc, #400]	; (8002684 <HAL_RCC_OscConfig+0x270>)
 80024f4:	4b63      	ldr	r3, [pc, #396]	; (8002684 <HAL_RCC_OscConfig+0x270>)
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80024fc:	6013      	str	r3, [r2, #0]
 80024fe:	4a61      	ldr	r2, [pc, #388]	; (8002684 <HAL_RCC_OscConfig+0x270>)
 8002500:	4b60      	ldr	r3, [pc, #384]	; (8002684 <HAL_RCC_OscConfig+0x270>)
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002508:	6013      	str	r3, [r2, #0]
 800250a:	e00b      	b.n	8002524 <HAL_RCC_OscConfig+0x110>
 800250c:	4a5d      	ldr	r2, [pc, #372]	; (8002684 <HAL_RCC_OscConfig+0x270>)
 800250e:	4b5d      	ldr	r3, [pc, #372]	; (8002684 <HAL_RCC_OscConfig+0x270>)
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002516:	6013      	str	r3, [r2, #0]
 8002518:	4a5a      	ldr	r2, [pc, #360]	; (8002684 <HAL_RCC_OscConfig+0x270>)
 800251a:	4b5a      	ldr	r3, [pc, #360]	; (8002684 <HAL_RCC_OscConfig+0x270>)
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002522:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	685b      	ldr	r3, [r3, #4]
 8002528:	2b00      	cmp	r3, #0
 800252a:	d013      	beq.n	8002554 <HAL_RCC_OscConfig+0x140>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800252c:	f7fe f85e 	bl	80005ec <HAL_GetTick>
 8002530:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002532:	e008      	b.n	8002546 <HAL_RCC_OscConfig+0x132>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002534:	f7fe f85a 	bl	80005ec <HAL_GetTick>
 8002538:	4602      	mov	r2, r0
 800253a:	693b      	ldr	r3, [r7, #16]
 800253c:	1ad3      	subs	r3, r2, r3
 800253e:	2b64      	cmp	r3, #100	; 0x64
 8002540:	d901      	bls.n	8002546 <HAL_RCC_OscConfig+0x132>
          {
            return HAL_TIMEOUT;
 8002542:	2303      	movs	r3, #3
 8002544:	e296      	b.n	8002a74 <HAL_RCC_OscConfig+0x660>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002546:	4b4f      	ldr	r3, [pc, #316]	; (8002684 <HAL_RCC_OscConfig+0x270>)
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800254e:	2b00      	cmp	r3, #0
 8002550:	d0f0      	beq.n	8002534 <HAL_RCC_OscConfig+0x120>
 8002552:	e014      	b.n	800257e <HAL_RCC_OscConfig+0x16a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002554:	f7fe f84a 	bl	80005ec <HAL_GetTick>
 8002558:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800255a:	e008      	b.n	800256e <HAL_RCC_OscConfig+0x15a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800255c:	f7fe f846 	bl	80005ec <HAL_GetTick>
 8002560:	4602      	mov	r2, r0
 8002562:	693b      	ldr	r3, [r7, #16]
 8002564:	1ad3      	subs	r3, r2, r3
 8002566:	2b64      	cmp	r3, #100	; 0x64
 8002568:	d901      	bls.n	800256e <HAL_RCC_OscConfig+0x15a>
          {
            return HAL_TIMEOUT;
 800256a:	2303      	movs	r3, #3
 800256c:	e282      	b.n	8002a74 <HAL_RCC_OscConfig+0x660>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800256e:	4b45      	ldr	r3, [pc, #276]	; (8002684 <HAL_RCC_OscConfig+0x270>)
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002576:	2b00      	cmp	r3, #0
 8002578:	d1f0      	bne.n	800255c <HAL_RCC_OscConfig+0x148>
 800257a:	e000      	b.n	800257e <HAL_RCC_OscConfig+0x16a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800257c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	f003 0302 	and.w	r3, r3, #2
 8002586:	2b00      	cmp	r3, #0
 8002588:	f000 8084 	beq.w	8002694 <HAL_RCC_OscConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	68db      	ldr	r3, [r3, #12]
 8002590:	2b00      	cmp	r3, #0
 8002592:	d008      	beq.n	80025a6 <HAL_RCC_OscConfig+0x192>
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	68db      	ldr	r3, [r3, #12]
 8002598:	2b01      	cmp	r3, #1
 800259a:	d004      	beq.n	80025a6 <HAL_RCC_OscConfig+0x192>
 800259c:	f44f 71d6 	mov.w	r1, #428	; 0x1ac
 80025a0:	4837      	ldr	r0, [pc, #220]	; (8002680 <HAL_RCC_OscConfig+0x26c>)
 80025a2:	f004 f9d5 	bl	8006950 <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	691b      	ldr	r3, [r3, #16]
 80025aa:	2b1f      	cmp	r3, #31
 80025ac:	d904      	bls.n	80025b8 <HAL_RCC_OscConfig+0x1a4>
 80025ae:	f240 11ad 	movw	r1, #429	; 0x1ad
 80025b2:	4833      	ldr	r0, [pc, #204]	; (8002680 <HAL_RCC_OscConfig+0x26c>)
 80025b4:	f004 f9cc 	bl	8006950 <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80025b8:	4b32      	ldr	r3, [pc, #200]	; (8002684 <HAL_RCC_OscConfig+0x270>)
 80025ba:	689b      	ldr	r3, [r3, #8]
 80025bc:	f003 030c 	and.w	r3, r3, #12
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d00b      	beq.n	80025dc <HAL_RCC_OscConfig+0x1c8>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80025c4:	4b2f      	ldr	r3, [pc, #188]	; (8002684 <HAL_RCC_OscConfig+0x270>)
 80025c6:	689b      	ldr	r3, [r3, #8]
 80025c8:	f003 030c 	and.w	r3, r3, #12
 80025cc:	2b08      	cmp	r3, #8
 80025ce:	d11c      	bne.n	800260a <HAL_RCC_OscConfig+0x1f6>
 80025d0:	4b2c      	ldr	r3, [pc, #176]	; (8002684 <HAL_RCC_OscConfig+0x270>)
 80025d2:	685b      	ldr	r3, [r3, #4]
 80025d4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d116      	bne.n	800260a <HAL_RCC_OscConfig+0x1f6>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80025dc:	4b29      	ldr	r3, [pc, #164]	; (8002684 <HAL_RCC_OscConfig+0x270>)
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	f003 0302 	and.w	r3, r3, #2
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d005      	beq.n	80025f4 <HAL_RCC_OscConfig+0x1e0>
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	68db      	ldr	r3, [r3, #12]
 80025ec:	2b01      	cmp	r3, #1
 80025ee:	d001      	beq.n	80025f4 <HAL_RCC_OscConfig+0x1e0>
      {
        return HAL_ERROR;
 80025f0:	2301      	movs	r3, #1
 80025f2:	e23f      	b.n	8002a74 <HAL_RCC_OscConfig+0x660>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025f4:	4923      	ldr	r1, [pc, #140]	; (8002684 <HAL_RCC_OscConfig+0x270>)
 80025f6:	4b23      	ldr	r3, [pc, #140]	; (8002684 <HAL_RCC_OscConfig+0x270>)
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	691b      	ldr	r3, [r3, #16]
 8002602:	00db      	lsls	r3, r3, #3
 8002604:	4313      	orrs	r3, r2
 8002606:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002608:	e044      	b.n	8002694 <HAL_RCC_OscConfig+0x280>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	68db      	ldr	r3, [r3, #12]
 800260e:	2b00      	cmp	r3, #0
 8002610:	d023      	beq.n	800265a <HAL_RCC_OscConfig+0x246>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002612:	4a1c      	ldr	r2, [pc, #112]	; (8002684 <HAL_RCC_OscConfig+0x270>)
 8002614:	4b1b      	ldr	r3, [pc, #108]	; (8002684 <HAL_RCC_OscConfig+0x270>)
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	f043 0301 	orr.w	r3, r3, #1
 800261c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800261e:	f7fd ffe5 	bl	80005ec <HAL_GetTick>
 8002622:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002624:	e008      	b.n	8002638 <HAL_RCC_OscConfig+0x224>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002626:	f7fd ffe1 	bl	80005ec <HAL_GetTick>
 800262a:	4602      	mov	r2, r0
 800262c:	693b      	ldr	r3, [r7, #16]
 800262e:	1ad3      	subs	r3, r2, r3
 8002630:	2b02      	cmp	r3, #2
 8002632:	d901      	bls.n	8002638 <HAL_RCC_OscConfig+0x224>
          {
            return HAL_TIMEOUT;
 8002634:	2303      	movs	r3, #3
 8002636:	e21d      	b.n	8002a74 <HAL_RCC_OscConfig+0x660>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002638:	4b12      	ldr	r3, [pc, #72]	; (8002684 <HAL_RCC_OscConfig+0x270>)
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	f003 0302 	and.w	r3, r3, #2
 8002640:	2b00      	cmp	r3, #0
 8002642:	d0f0      	beq.n	8002626 <HAL_RCC_OscConfig+0x212>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002644:	490f      	ldr	r1, [pc, #60]	; (8002684 <HAL_RCC_OscConfig+0x270>)
 8002646:	4b0f      	ldr	r3, [pc, #60]	; (8002684 <HAL_RCC_OscConfig+0x270>)
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	691b      	ldr	r3, [r3, #16]
 8002652:	00db      	lsls	r3, r3, #3
 8002654:	4313      	orrs	r3, r2
 8002656:	600b      	str	r3, [r1, #0]
 8002658:	e01c      	b.n	8002694 <HAL_RCC_OscConfig+0x280>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800265a:	4a0a      	ldr	r2, [pc, #40]	; (8002684 <HAL_RCC_OscConfig+0x270>)
 800265c:	4b09      	ldr	r3, [pc, #36]	; (8002684 <HAL_RCC_OscConfig+0x270>)
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f023 0301 	bic.w	r3, r3, #1
 8002664:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002666:	f7fd ffc1 	bl	80005ec <HAL_GetTick>
 800266a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800266c:	e00c      	b.n	8002688 <HAL_RCC_OscConfig+0x274>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800266e:	f7fd ffbd 	bl	80005ec <HAL_GetTick>
 8002672:	4602      	mov	r2, r0
 8002674:	693b      	ldr	r3, [r7, #16]
 8002676:	1ad3      	subs	r3, r2, r3
 8002678:	2b02      	cmp	r3, #2
 800267a:	d905      	bls.n	8002688 <HAL_RCC_OscConfig+0x274>
          {
            return HAL_TIMEOUT;
 800267c:	2303      	movs	r3, #3
 800267e:	e1f9      	b.n	8002a74 <HAL_RCC_OscConfig+0x660>
 8002680:	08007554 	.word	0x08007554
 8002684:	40023800 	.word	0x40023800
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002688:	4b7e      	ldr	r3, [pc, #504]	; (8002884 <HAL_RCC_OscConfig+0x470>)
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	f003 0302 	and.w	r3, r3, #2
 8002690:	2b00      	cmp	r3, #0
 8002692:	d1ec      	bne.n	800266e <HAL_RCC_OscConfig+0x25a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f003 0308 	and.w	r3, r3, #8
 800269c:	2b00      	cmp	r3, #0
 800269e:	d043      	beq.n	8002728 <HAL_RCC_OscConfig+0x314>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	695b      	ldr	r3, [r3, #20]
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d008      	beq.n	80026ba <HAL_RCC_OscConfig+0x2a6>
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	695b      	ldr	r3, [r3, #20]
 80026ac:	2b01      	cmp	r3, #1
 80026ae:	d004      	beq.n	80026ba <HAL_RCC_OscConfig+0x2a6>
 80026b0:	f240 11ed 	movw	r1, #493	; 0x1ed
 80026b4:	4874      	ldr	r0, [pc, #464]	; (8002888 <HAL_RCC_OscConfig+0x474>)
 80026b6:	f004 f94b 	bl	8006950 <assert_failed>

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	695b      	ldr	r3, [r3, #20]
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d019      	beq.n	80026f6 <HAL_RCC_OscConfig+0x2e2>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80026c2:	4a70      	ldr	r2, [pc, #448]	; (8002884 <HAL_RCC_OscConfig+0x470>)
 80026c4:	4b6f      	ldr	r3, [pc, #444]	; (8002884 <HAL_RCC_OscConfig+0x470>)
 80026c6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80026c8:	f043 0301 	orr.w	r3, r3, #1
 80026cc:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026ce:	f7fd ff8d 	bl	80005ec <HAL_GetTick>
 80026d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80026d4:	e008      	b.n	80026e8 <HAL_RCC_OscConfig+0x2d4>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80026d6:	f7fd ff89 	bl	80005ec <HAL_GetTick>
 80026da:	4602      	mov	r2, r0
 80026dc:	693b      	ldr	r3, [r7, #16]
 80026de:	1ad3      	subs	r3, r2, r3
 80026e0:	2b02      	cmp	r3, #2
 80026e2:	d901      	bls.n	80026e8 <HAL_RCC_OscConfig+0x2d4>
        {
          return HAL_TIMEOUT;
 80026e4:	2303      	movs	r3, #3
 80026e6:	e1c5      	b.n	8002a74 <HAL_RCC_OscConfig+0x660>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80026e8:	4b66      	ldr	r3, [pc, #408]	; (8002884 <HAL_RCC_OscConfig+0x470>)
 80026ea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80026ec:	f003 0302 	and.w	r3, r3, #2
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d0f0      	beq.n	80026d6 <HAL_RCC_OscConfig+0x2c2>
 80026f4:	e018      	b.n	8002728 <HAL_RCC_OscConfig+0x314>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80026f6:	4a63      	ldr	r2, [pc, #396]	; (8002884 <HAL_RCC_OscConfig+0x470>)
 80026f8:	4b62      	ldr	r3, [pc, #392]	; (8002884 <HAL_RCC_OscConfig+0x470>)
 80026fa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80026fc:	f023 0301 	bic.w	r3, r3, #1
 8002700:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002702:	f7fd ff73 	bl	80005ec <HAL_GetTick>
 8002706:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002708:	e008      	b.n	800271c <HAL_RCC_OscConfig+0x308>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800270a:	f7fd ff6f 	bl	80005ec <HAL_GetTick>
 800270e:	4602      	mov	r2, r0
 8002710:	693b      	ldr	r3, [r7, #16]
 8002712:	1ad3      	subs	r3, r2, r3
 8002714:	2b02      	cmp	r3, #2
 8002716:	d901      	bls.n	800271c <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8002718:	2303      	movs	r3, #3
 800271a:	e1ab      	b.n	8002a74 <HAL_RCC_OscConfig+0x660>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800271c:	4b59      	ldr	r3, [pc, #356]	; (8002884 <HAL_RCC_OscConfig+0x470>)
 800271e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002720:	f003 0302 	and.w	r3, r3, #2
 8002724:	2b00      	cmp	r3, #0
 8002726:	d1f0      	bne.n	800270a <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	f003 0304 	and.w	r3, r3, #4
 8002730:	2b00      	cmp	r3, #0
 8002732:	f000 80bc 	beq.w	80028ae <HAL_RCC_OscConfig+0x49a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	689b      	ldr	r3, [r3, #8]
 800273a:	2b00      	cmp	r3, #0
 800273c:	d00c      	beq.n	8002758 <HAL_RCC_OscConfig+0x344>
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	689b      	ldr	r3, [r3, #8]
 8002742:	2b01      	cmp	r3, #1
 8002744:	d008      	beq.n	8002758 <HAL_RCC_OscConfig+0x344>
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	689b      	ldr	r3, [r3, #8]
 800274a:	2b05      	cmp	r3, #5
 800274c:	d004      	beq.n	8002758 <HAL_RCC_OscConfig+0x344>
 800274e:	f240 2117 	movw	r1, #535	; 0x217
 8002752:	484d      	ldr	r0, [pc, #308]	; (8002888 <HAL_RCC_OscConfig+0x474>)
 8002754:	f004 f8fc 	bl	8006950 <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002758:	4b4a      	ldr	r3, [pc, #296]	; (8002884 <HAL_RCC_OscConfig+0x470>)
 800275a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800275c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002760:	2b00      	cmp	r3, #0
 8002762:	d10d      	bne.n	8002780 <HAL_RCC_OscConfig+0x36c>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8002764:	4a47      	ldr	r2, [pc, #284]	; (8002884 <HAL_RCC_OscConfig+0x470>)
 8002766:	4b47      	ldr	r3, [pc, #284]	; (8002884 <HAL_RCC_OscConfig+0x470>)
 8002768:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800276a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800276e:	6413      	str	r3, [r2, #64]	; 0x40
 8002770:	4b44      	ldr	r3, [pc, #272]	; (8002884 <HAL_RCC_OscConfig+0x470>)
 8002772:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002774:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002778:	60fb      	str	r3, [r7, #12]
 800277a:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800277c:	2301      	movs	r3, #1
 800277e:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002780:	4b42      	ldr	r3, [pc, #264]	; (800288c <HAL_RCC_OscConfig+0x478>)
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002788:	2b00      	cmp	r3, #0
 800278a:	d118      	bne.n	80027be <HAL_RCC_OscConfig+0x3aa>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800278c:	4a3f      	ldr	r2, [pc, #252]	; (800288c <HAL_RCC_OscConfig+0x478>)
 800278e:	4b3f      	ldr	r3, [pc, #252]	; (800288c <HAL_RCC_OscConfig+0x478>)
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002796:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002798:	f7fd ff28 	bl	80005ec <HAL_GetTick>
 800279c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800279e:	e008      	b.n	80027b2 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80027a0:	f7fd ff24 	bl	80005ec <HAL_GetTick>
 80027a4:	4602      	mov	r2, r0
 80027a6:	693b      	ldr	r3, [r7, #16]
 80027a8:	1ad3      	subs	r3, r2, r3
 80027aa:	2b64      	cmp	r3, #100	; 0x64
 80027ac:	d901      	bls.n	80027b2 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80027ae:	2303      	movs	r3, #3
 80027b0:	e160      	b.n	8002a74 <HAL_RCC_OscConfig+0x660>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80027b2:	4b36      	ldr	r3, [pc, #216]	; (800288c <HAL_RCC_OscConfig+0x478>)
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d0f0      	beq.n	80027a0 <HAL_RCC_OscConfig+0x38c>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	689b      	ldr	r3, [r3, #8]
 80027c2:	2b01      	cmp	r3, #1
 80027c4:	d106      	bne.n	80027d4 <HAL_RCC_OscConfig+0x3c0>
 80027c6:	4a2f      	ldr	r2, [pc, #188]	; (8002884 <HAL_RCC_OscConfig+0x470>)
 80027c8:	4b2e      	ldr	r3, [pc, #184]	; (8002884 <HAL_RCC_OscConfig+0x470>)
 80027ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027cc:	f043 0301 	orr.w	r3, r3, #1
 80027d0:	6713      	str	r3, [r2, #112]	; 0x70
 80027d2:	e02d      	b.n	8002830 <HAL_RCC_OscConfig+0x41c>
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	689b      	ldr	r3, [r3, #8]
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d10c      	bne.n	80027f6 <HAL_RCC_OscConfig+0x3e2>
 80027dc:	4a29      	ldr	r2, [pc, #164]	; (8002884 <HAL_RCC_OscConfig+0x470>)
 80027de:	4b29      	ldr	r3, [pc, #164]	; (8002884 <HAL_RCC_OscConfig+0x470>)
 80027e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027e2:	f023 0301 	bic.w	r3, r3, #1
 80027e6:	6713      	str	r3, [r2, #112]	; 0x70
 80027e8:	4a26      	ldr	r2, [pc, #152]	; (8002884 <HAL_RCC_OscConfig+0x470>)
 80027ea:	4b26      	ldr	r3, [pc, #152]	; (8002884 <HAL_RCC_OscConfig+0x470>)
 80027ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027ee:	f023 0304 	bic.w	r3, r3, #4
 80027f2:	6713      	str	r3, [r2, #112]	; 0x70
 80027f4:	e01c      	b.n	8002830 <HAL_RCC_OscConfig+0x41c>
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	689b      	ldr	r3, [r3, #8]
 80027fa:	2b05      	cmp	r3, #5
 80027fc:	d10c      	bne.n	8002818 <HAL_RCC_OscConfig+0x404>
 80027fe:	4a21      	ldr	r2, [pc, #132]	; (8002884 <HAL_RCC_OscConfig+0x470>)
 8002800:	4b20      	ldr	r3, [pc, #128]	; (8002884 <HAL_RCC_OscConfig+0x470>)
 8002802:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002804:	f043 0304 	orr.w	r3, r3, #4
 8002808:	6713      	str	r3, [r2, #112]	; 0x70
 800280a:	4a1e      	ldr	r2, [pc, #120]	; (8002884 <HAL_RCC_OscConfig+0x470>)
 800280c:	4b1d      	ldr	r3, [pc, #116]	; (8002884 <HAL_RCC_OscConfig+0x470>)
 800280e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002810:	f043 0301 	orr.w	r3, r3, #1
 8002814:	6713      	str	r3, [r2, #112]	; 0x70
 8002816:	e00b      	b.n	8002830 <HAL_RCC_OscConfig+0x41c>
 8002818:	4a1a      	ldr	r2, [pc, #104]	; (8002884 <HAL_RCC_OscConfig+0x470>)
 800281a:	4b1a      	ldr	r3, [pc, #104]	; (8002884 <HAL_RCC_OscConfig+0x470>)
 800281c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800281e:	f023 0301 	bic.w	r3, r3, #1
 8002822:	6713      	str	r3, [r2, #112]	; 0x70
 8002824:	4a17      	ldr	r2, [pc, #92]	; (8002884 <HAL_RCC_OscConfig+0x470>)
 8002826:	4b17      	ldr	r3, [pc, #92]	; (8002884 <HAL_RCC_OscConfig+0x470>)
 8002828:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800282a:	f023 0304 	bic.w	r3, r3, #4
 800282e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	689b      	ldr	r3, [r3, #8]
 8002834:	2b00      	cmp	r3, #0
 8002836:	d015      	beq.n	8002864 <HAL_RCC_OscConfig+0x450>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002838:	f7fd fed8 	bl	80005ec <HAL_GetTick>
 800283c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800283e:	e00a      	b.n	8002856 <HAL_RCC_OscConfig+0x442>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002840:	f7fd fed4 	bl	80005ec <HAL_GetTick>
 8002844:	4602      	mov	r2, r0
 8002846:	693b      	ldr	r3, [r7, #16]
 8002848:	1ad3      	subs	r3, r2, r3
 800284a:	f241 3288 	movw	r2, #5000	; 0x1388
 800284e:	4293      	cmp	r3, r2
 8002850:	d901      	bls.n	8002856 <HAL_RCC_OscConfig+0x442>
        {
          return HAL_TIMEOUT;
 8002852:	2303      	movs	r3, #3
 8002854:	e10e      	b.n	8002a74 <HAL_RCC_OscConfig+0x660>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002856:	4b0b      	ldr	r3, [pc, #44]	; (8002884 <HAL_RCC_OscConfig+0x470>)
 8002858:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800285a:	f003 0302 	and.w	r3, r3, #2
 800285e:	2b00      	cmp	r3, #0
 8002860:	d0ee      	beq.n	8002840 <HAL_RCC_OscConfig+0x42c>
 8002862:	e01b      	b.n	800289c <HAL_RCC_OscConfig+0x488>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002864:	f7fd fec2 	bl	80005ec <HAL_GetTick>
 8002868:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800286a:	e011      	b.n	8002890 <HAL_RCC_OscConfig+0x47c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800286c:	f7fd febe 	bl	80005ec <HAL_GetTick>
 8002870:	4602      	mov	r2, r0
 8002872:	693b      	ldr	r3, [r7, #16]
 8002874:	1ad3      	subs	r3, r2, r3
 8002876:	f241 3288 	movw	r2, #5000	; 0x1388
 800287a:	4293      	cmp	r3, r2
 800287c:	d908      	bls.n	8002890 <HAL_RCC_OscConfig+0x47c>
        {
          return HAL_TIMEOUT;
 800287e:	2303      	movs	r3, #3
 8002880:	e0f8      	b.n	8002a74 <HAL_RCC_OscConfig+0x660>
 8002882:	bf00      	nop
 8002884:	40023800 	.word	0x40023800
 8002888:	08007554 	.word	0x08007554
 800288c:	40007000 	.word	0x40007000
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002890:	4b7a      	ldr	r3, [pc, #488]	; (8002a7c <HAL_RCC_OscConfig+0x668>)
 8002892:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002894:	f003 0302 	and.w	r3, r3, #2
 8002898:	2b00      	cmp	r3, #0
 800289a:	d1e7      	bne.n	800286c <HAL_RCC_OscConfig+0x458>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800289c:	7dfb      	ldrb	r3, [r7, #23]
 800289e:	2b01      	cmp	r3, #1
 80028a0:	d105      	bne.n	80028ae <HAL_RCC_OscConfig+0x49a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80028a2:	4a76      	ldr	r2, [pc, #472]	; (8002a7c <HAL_RCC_OscConfig+0x668>)
 80028a4:	4b75      	ldr	r3, [pc, #468]	; (8002a7c <HAL_RCC_OscConfig+0x668>)
 80028a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028a8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80028ac:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	699b      	ldr	r3, [r3, #24]
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d00c      	beq.n	80028d0 <HAL_RCC_OscConfig+0x4bc>
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	699b      	ldr	r3, [r3, #24]
 80028ba:	2b01      	cmp	r3, #1
 80028bc:	d008      	beq.n	80028d0 <HAL_RCC_OscConfig+0x4bc>
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	699b      	ldr	r3, [r3, #24]
 80028c2:	2b02      	cmp	r3, #2
 80028c4:	d004      	beq.n	80028d0 <HAL_RCC_OscConfig+0x4bc>
 80028c6:	f240 215b 	movw	r1, #603	; 0x25b
 80028ca:	486d      	ldr	r0, [pc, #436]	; (8002a80 <HAL_RCC_OscConfig+0x66c>)
 80028cc:	f004 f840 	bl	8006950 <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	699b      	ldr	r3, [r3, #24]
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	f000 80cc 	beq.w	8002a72 <HAL_RCC_OscConfig+0x65e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80028da:	4b68      	ldr	r3, [pc, #416]	; (8002a7c <HAL_RCC_OscConfig+0x668>)
 80028dc:	689b      	ldr	r3, [r3, #8]
 80028de:	f003 030c 	and.w	r3, r3, #12
 80028e2:	2b08      	cmp	r3, #8
 80028e4:	f000 80c3 	beq.w	8002a6e <HAL_RCC_OscConfig+0x65a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	699b      	ldr	r3, [r3, #24]
 80028ec:	2b02      	cmp	r3, #2
 80028ee:	f040 80a4 	bne.w	8002a3a <HAL_RCC_OscConfig+0x626>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	69db      	ldr	r3, [r3, #28]
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d009      	beq.n	800290e <HAL_RCC_OscConfig+0x4fa>
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	69db      	ldr	r3, [r3, #28]
 80028fe:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002902:	d004      	beq.n	800290e <HAL_RCC_OscConfig+0x4fa>
 8002904:	f44f 7119 	mov.w	r1, #612	; 0x264
 8002908:	485d      	ldr	r0, [pc, #372]	; (8002a80 <HAL_RCC_OscConfig+0x66c>)
 800290a:	f004 f821 	bl	8006950 <assert_failed>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	6a1b      	ldr	r3, [r3, #32]
 8002912:	2b01      	cmp	r3, #1
 8002914:	d903      	bls.n	800291e <HAL_RCC_OscConfig+0x50a>
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	6a1b      	ldr	r3, [r3, #32]
 800291a:	2b3f      	cmp	r3, #63	; 0x3f
 800291c:	d904      	bls.n	8002928 <HAL_RCC_OscConfig+0x514>
 800291e:	f240 2165 	movw	r1, #613	; 0x265
 8002922:	4857      	ldr	r0, [pc, #348]	; (8002a80 <HAL_RCC_OscConfig+0x66c>)
 8002924:	f004 f814 	bl	8006950 <assert_failed>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800292c:	2b31      	cmp	r3, #49	; 0x31
 800292e:	d904      	bls.n	800293a <HAL_RCC_OscConfig+0x526>
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002934:	f5b3 7fd8 	cmp.w	r3, #432	; 0x1b0
 8002938:	d904      	bls.n	8002944 <HAL_RCC_OscConfig+0x530>
 800293a:	f240 2166 	movw	r1, #614	; 0x266
 800293e:	4850      	ldr	r0, [pc, #320]	; (8002a80 <HAL_RCC_OscConfig+0x66c>)
 8002940:	f004 f806 	bl	8006950 <assert_failed>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002948:	2b02      	cmp	r3, #2
 800294a:	d010      	beq.n	800296e <HAL_RCC_OscConfig+0x55a>
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002950:	2b04      	cmp	r3, #4
 8002952:	d00c      	beq.n	800296e <HAL_RCC_OscConfig+0x55a>
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002958:	2b06      	cmp	r3, #6
 800295a:	d008      	beq.n	800296e <HAL_RCC_OscConfig+0x55a>
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002960:	2b08      	cmp	r3, #8
 8002962:	d004      	beq.n	800296e <HAL_RCC_OscConfig+0x55a>
 8002964:	f240 2167 	movw	r1, #615	; 0x267
 8002968:	4845      	ldr	r0, [pc, #276]	; (8002a80 <HAL_RCC_OscConfig+0x66c>)
 800296a:	f003 fff1 	bl	8006950 <assert_failed>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002972:	2b01      	cmp	r3, #1
 8002974:	d903      	bls.n	800297e <HAL_RCC_OscConfig+0x56a>
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800297a:	2b0f      	cmp	r3, #15
 800297c:	d904      	bls.n	8002988 <HAL_RCC_OscConfig+0x574>
 800297e:	f44f 711a 	mov.w	r1, #616	; 0x268
 8002982:	483f      	ldr	r0, [pc, #252]	; (8002a80 <HAL_RCC_OscConfig+0x66c>)
 8002984:	f003 ffe4 	bl	8006950 <assert_failed>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800298c:	2b01      	cmp	r3, #1
 800298e:	d903      	bls.n	8002998 <HAL_RCC_OscConfig+0x584>
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002994:	2b07      	cmp	r3, #7
 8002996:	d904      	bls.n	80029a2 <HAL_RCC_OscConfig+0x58e>
 8002998:	f240 216a 	movw	r1, #618	; 0x26a
 800299c:	4838      	ldr	r0, [pc, #224]	; (8002a80 <HAL_RCC_OscConfig+0x66c>)
 800299e:	f003 ffd7 	bl	8006950 <assert_failed>
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80029a2:	4a36      	ldr	r2, [pc, #216]	; (8002a7c <HAL_RCC_OscConfig+0x668>)
 80029a4:	4b35      	ldr	r3, [pc, #212]	; (8002a7c <HAL_RCC_OscConfig+0x668>)
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80029ac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029ae:	f7fd fe1d 	bl	80005ec <HAL_GetTick>
 80029b2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80029b4:	e008      	b.n	80029c8 <HAL_RCC_OscConfig+0x5b4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80029b6:	f7fd fe19 	bl	80005ec <HAL_GetTick>
 80029ba:	4602      	mov	r2, r0
 80029bc:	693b      	ldr	r3, [r7, #16]
 80029be:	1ad3      	subs	r3, r2, r3
 80029c0:	2b02      	cmp	r3, #2
 80029c2:	d901      	bls.n	80029c8 <HAL_RCC_OscConfig+0x5b4>
          {
            return HAL_TIMEOUT;
 80029c4:	2303      	movs	r3, #3
 80029c6:	e055      	b.n	8002a74 <HAL_RCC_OscConfig+0x660>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80029c8:	4b2c      	ldr	r3, [pc, #176]	; (8002a7c <HAL_RCC_OscConfig+0x668>)
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d1f0      	bne.n	80029b6 <HAL_RCC_OscConfig+0x5a2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80029d4:	4929      	ldr	r1, [pc, #164]	; (8002a7c <HAL_RCC_OscConfig+0x668>)
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	69da      	ldr	r2, [r3, #28]
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	6a1b      	ldr	r3, [r3, #32]
 80029de:	431a      	orrs	r2, r3
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029e4:	019b      	lsls	r3, r3, #6
 80029e6:	431a      	orrs	r2, r3
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029ec:	085b      	lsrs	r3, r3, #1
 80029ee:	3b01      	subs	r3, #1
 80029f0:	041b      	lsls	r3, r3, #16
 80029f2:	431a      	orrs	r2, r3
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029f8:	061b      	lsls	r3, r3, #24
 80029fa:	431a      	orrs	r2, r3
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a00:	071b      	lsls	r3, r3, #28
 8002a02:	4313      	orrs	r3, r2
 8002a04:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002a06:	4a1d      	ldr	r2, [pc, #116]	; (8002a7c <HAL_RCC_OscConfig+0x668>)
 8002a08:	4b1c      	ldr	r3, [pc, #112]	; (8002a7c <HAL_RCC_OscConfig+0x668>)
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002a10:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a12:	f7fd fdeb 	bl	80005ec <HAL_GetTick>
 8002a16:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a18:	e008      	b.n	8002a2c <HAL_RCC_OscConfig+0x618>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a1a:	f7fd fde7 	bl	80005ec <HAL_GetTick>
 8002a1e:	4602      	mov	r2, r0
 8002a20:	693b      	ldr	r3, [r7, #16]
 8002a22:	1ad3      	subs	r3, r2, r3
 8002a24:	2b02      	cmp	r3, #2
 8002a26:	d901      	bls.n	8002a2c <HAL_RCC_OscConfig+0x618>
          {
            return HAL_TIMEOUT;
 8002a28:	2303      	movs	r3, #3
 8002a2a:	e023      	b.n	8002a74 <HAL_RCC_OscConfig+0x660>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a2c:	4b13      	ldr	r3, [pc, #76]	; (8002a7c <HAL_RCC_OscConfig+0x668>)
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d0f0      	beq.n	8002a1a <HAL_RCC_OscConfig+0x606>
 8002a38:	e01b      	b.n	8002a72 <HAL_RCC_OscConfig+0x65e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a3a:	4a10      	ldr	r2, [pc, #64]	; (8002a7c <HAL_RCC_OscConfig+0x668>)
 8002a3c:	4b0f      	ldr	r3, [pc, #60]	; (8002a7c <HAL_RCC_OscConfig+0x668>)
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002a44:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a46:	f7fd fdd1 	bl	80005ec <HAL_GetTick>
 8002a4a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a4c:	e008      	b.n	8002a60 <HAL_RCC_OscConfig+0x64c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a4e:	f7fd fdcd 	bl	80005ec <HAL_GetTick>
 8002a52:	4602      	mov	r2, r0
 8002a54:	693b      	ldr	r3, [r7, #16]
 8002a56:	1ad3      	subs	r3, r2, r3
 8002a58:	2b02      	cmp	r3, #2
 8002a5a:	d901      	bls.n	8002a60 <HAL_RCC_OscConfig+0x64c>
          {
            return HAL_TIMEOUT;
 8002a5c:	2303      	movs	r3, #3
 8002a5e:	e009      	b.n	8002a74 <HAL_RCC_OscConfig+0x660>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a60:	4b06      	ldr	r3, [pc, #24]	; (8002a7c <HAL_RCC_OscConfig+0x668>)
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d1f0      	bne.n	8002a4e <HAL_RCC_OscConfig+0x63a>
 8002a6c:	e001      	b.n	8002a72 <HAL_RCC_OscConfig+0x65e>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8002a6e:	2301      	movs	r3, #1
 8002a70:	e000      	b.n	8002a74 <HAL_RCC_OscConfig+0x660>
    }
  }
  return HAL_OK;
 8002a72:	2300      	movs	r3, #0
}
 8002a74:	4618      	mov	r0, r3
 8002a76:	3718      	adds	r7, #24
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	bd80      	pop	{r7, pc}
 8002a7c:	40023800 	.word	0x40023800
 8002a80:	08007554 	.word	0x08007554

08002a84 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	b084      	sub	sp, #16
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	6078      	str	r0, [r7, #4]
 8002a8c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8002a8e:	2300      	movs	r3, #0
 8002a90:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d101      	bne.n	8002a9c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002a98:	2301      	movs	r3, #1
 8002a9a:	e18a      	b.n	8002db2 <HAL_RCC_ClockConfig+0x32e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d003      	beq.n	8002aac <HAL_RCC_ClockConfig+0x28>
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	2b0f      	cmp	r3, #15
 8002aaa:	d904      	bls.n	8002ab6 <HAL_RCC_ClockConfig+0x32>
 8002aac:	f240 21da 	movw	r1, #730	; 0x2da
 8002ab0:	4887      	ldr	r0, [pc, #540]	; (8002cd0 <HAL_RCC_ClockConfig+0x24c>)
 8002ab2:	f003 ff4d 	bl	8006950 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 8002ab6:	683b      	ldr	r3, [r7, #0]
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d031      	beq.n	8002b20 <HAL_RCC_ClockConfig+0x9c>
 8002abc:	683b      	ldr	r3, [r7, #0]
 8002abe:	2b01      	cmp	r3, #1
 8002ac0:	d02e      	beq.n	8002b20 <HAL_RCC_ClockConfig+0x9c>
 8002ac2:	683b      	ldr	r3, [r7, #0]
 8002ac4:	2b02      	cmp	r3, #2
 8002ac6:	d02b      	beq.n	8002b20 <HAL_RCC_ClockConfig+0x9c>
 8002ac8:	683b      	ldr	r3, [r7, #0]
 8002aca:	2b03      	cmp	r3, #3
 8002acc:	d028      	beq.n	8002b20 <HAL_RCC_ClockConfig+0x9c>
 8002ace:	683b      	ldr	r3, [r7, #0]
 8002ad0:	2b04      	cmp	r3, #4
 8002ad2:	d025      	beq.n	8002b20 <HAL_RCC_ClockConfig+0x9c>
 8002ad4:	683b      	ldr	r3, [r7, #0]
 8002ad6:	2b05      	cmp	r3, #5
 8002ad8:	d022      	beq.n	8002b20 <HAL_RCC_ClockConfig+0x9c>
 8002ada:	683b      	ldr	r3, [r7, #0]
 8002adc:	2b06      	cmp	r3, #6
 8002ade:	d01f      	beq.n	8002b20 <HAL_RCC_ClockConfig+0x9c>
 8002ae0:	683b      	ldr	r3, [r7, #0]
 8002ae2:	2b07      	cmp	r3, #7
 8002ae4:	d01c      	beq.n	8002b20 <HAL_RCC_ClockConfig+0x9c>
 8002ae6:	683b      	ldr	r3, [r7, #0]
 8002ae8:	2b08      	cmp	r3, #8
 8002aea:	d019      	beq.n	8002b20 <HAL_RCC_ClockConfig+0x9c>
 8002aec:	683b      	ldr	r3, [r7, #0]
 8002aee:	2b09      	cmp	r3, #9
 8002af0:	d016      	beq.n	8002b20 <HAL_RCC_ClockConfig+0x9c>
 8002af2:	683b      	ldr	r3, [r7, #0]
 8002af4:	2b0a      	cmp	r3, #10
 8002af6:	d013      	beq.n	8002b20 <HAL_RCC_ClockConfig+0x9c>
 8002af8:	683b      	ldr	r3, [r7, #0]
 8002afa:	2b0b      	cmp	r3, #11
 8002afc:	d010      	beq.n	8002b20 <HAL_RCC_ClockConfig+0x9c>
 8002afe:	683b      	ldr	r3, [r7, #0]
 8002b00:	2b0c      	cmp	r3, #12
 8002b02:	d00d      	beq.n	8002b20 <HAL_RCC_ClockConfig+0x9c>
 8002b04:	683b      	ldr	r3, [r7, #0]
 8002b06:	2b0d      	cmp	r3, #13
 8002b08:	d00a      	beq.n	8002b20 <HAL_RCC_ClockConfig+0x9c>
 8002b0a:	683b      	ldr	r3, [r7, #0]
 8002b0c:	2b0e      	cmp	r3, #14
 8002b0e:	d007      	beq.n	8002b20 <HAL_RCC_ClockConfig+0x9c>
 8002b10:	683b      	ldr	r3, [r7, #0]
 8002b12:	2b0f      	cmp	r3, #15
 8002b14:	d004      	beq.n	8002b20 <HAL_RCC_ClockConfig+0x9c>
 8002b16:	f240 21db 	movw	r1, #731	; 0x2db
 8002b1a:	486d      	ldr	r0, [pc, #436]	; (8002cd0 <HAL_RCC_ClockConfig+0x24c>)
 8002b1c:	f003 ff18 	bl	8006950 <assert_failed>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002b20:	4b6c      	ldr	r3, [pc, #432]	; (8002cd4 <HAL_RCC_ClockConfig+0x250>)
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	f003 020f 	and.w	r2, r3, #15
 8002b28:	683b      	ldr	r3, [r7, #0]
 8002b2a:	429a      	cmp	r2, r3
 8002b2c:	d210      	bcs.n	8002b50 <HAL_RCC_ClockConfig+0xcc>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b2e:	4969      	ldr	r1, [pc, #420]	; (8002cd4 <HAL_RCC_ClockConfig+0x250>)
 8002b30:	4b68      	ldr	r3, [pc, #416]	; (8002cd4 <HAL_RCC_ClockConfig+0x250>)
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f023 020f 	bic.w	r2, r3, #15
 8002b38:	683b      	ldr	r3, [r7, #0]
 8002b3a:	4313      	orrs	r3, r2
 8002b3c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b3e:	4b65      	ldr	r3, [pc, #404]	; (8002cd4 <HAL_RCC_ClockConfig+0x250>)
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f003 020f 	and.w	r2, r3, #15
 8002b46:	683b      	ldr	r3, [r7, #0]
 8002b48:	429a      	cmp	r2, r3
 8002b4a:	d001      	beq.n	8002b50 <HAL_RCC_ClockConfig+0xcc>
    {
      return HAL_ERROR;
 8002b4c:	2301      	movs	r3, #1
 8002b4e:	e130      	b.n	8002db2 <HAL_RCC_ClockConfig+0x32e>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f003 0302 	and.w	r3, r3, #2
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d049      	beq.n	8002bf0 <HAL_RCC_ClockConfig+0x16c>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f003 0304 	and.w	r3, r3, #4
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d005      	beq.n	8002b74 <HAL_RCC_ClockConfig+0xf0>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002b68:	4a5b      	ldr	r2, [pc, #364]	; (8002cd8 <HAL_RCC_ClockConfig+0x254>)
 8002b6a:	4b5b      	ldr	r3, [pc, #364]	; (8002cd8 <HAL_RCC_ClockConfig+0x254>)
 8002b6c:	689b      	ldr	r3, [r3, #8]
 8002b6e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002b72:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f003 0308 	and.w	r3, r3, #8
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d005      	beq.n	8002b8c <HAL_RCC_ClockConfig+0x108>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002b80:	4a55      	ldr	r2, [pc, #340]	; (8002cd8 <HAL_RCC_ClockConfig+0x254>)
 8002b82:	4b55      	ldr	r3, [pc, #340]	; (8002cd8 <HAL_RCC_ClockConfig+0x254>)
 8002b84:	689b      	ldr	r3, [r3, #8]
 8002b86:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002b8a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	689b      	ldr	r3, [r3, #8]
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d024      	beq.n	8002bde <HAL_RCC_ClockConfig+0x15a>
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	689b      	ldr	r3, [r3, #8]
 8002b98:	2b80      	cmp	r3, #128	; 0x80
 8002b9a:	d020      	beq.n	8002bde <HAL_RCC_ClockConfig+0x15a>
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	689b      	ldr	r3, [r3, #8]
 8002ba0:	2b90      	cmp	r3, #144	; 0x90
 8002ba2:	d01c      	beq.n	8002bde <HAL_RCC_ClockConfig+0x15a>
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	689b      	ldr	r3, [r3, #8]
 8002ba8:	2ba0      	cmp	r3, #160	; 0xa0
 8002baa:	d018      	beq.n	8002bde <HAL_RCC_ClockConfig+0x15a>
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	689b      	ldr	r3, [r3, #8]
 8002bb0:	2bb0      	cmp	r3, #176	; 0xb0
 8002bb2:	d014      	beq.n	8002bde <HAL_RCC_ClockConfig+0x15a>
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	689b      	ldr	r3, [r3, #8]
 8002bb8:	2bc0      	cmp	r3, #192	; 0xc0
 8002bba:	d010      	beq.n	8002bde <HAL_RCC_ClockConfig+0x15a>
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	689b      	ldr	r3, [r3, #8]
 8002bc0:	2bd0      	cmp	r3, #208	; 0xd0
 8002bc2:	d00c      	beq.n	8002bde <HAL_RCC_ClockConfig+0x15a>
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	689b      	ldr	r3, [r3, #8]
 8002bc8:	2be0      	cmp	r3, #224	; 0xe0
 8002bca:	d008      	beq.n	8002bde <HAL_RCC_ClockConfig+0x15a>
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	689b      	ldr	r3, [r3, #8]
 8002bd0:	2bf0      	cmp	r3, #240	; 0xf0
 8002bd2:	d004      	beq.n	8002bde <HAL_RCC_ClockConfig+0x15a>
 8002bd4:	f240 21ff 	movw	r1, #767	; 0x2ff
 8002bd8:	483d      	ldr	r0, [pc, #244]	; (8002cd0 <HAL_RCC_ClockConfig+0x24c>)
 8002bda:	f003 feb9 	bl	8006950 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002bde:	493e      	ldr	r1, [pc, #248]	; (8002cd8 <HAL_RCC_ClockConfig+0x254>)
 8002be0:	4b3d      	ldr	r3, [pc, #244]	; (8002cd8 <HAL_RCC_ClockConfig+0x254>)
 8002be2:	689b      	ldr	r3, [r3, #8]
 8002be4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	689b      	ldr	r3, [r3, #8]
 8002bec:	4313      	orrs	r3, r2
 8002bee:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	f003 0301 	and.w	r3, r3, #1
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d051      	beq.n	8002ca0 <HAL_RCC_ClockConfig+0x21c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	685b      	ldr	r3, [r3, #4]
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d00c      	beq.n	8002c1e <HAL_RCC_ClockConfig+0x19a>
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	685b      	ldr	r3, [r3, #4]
 8002c08:	2b01      	cmp	r3, #1
 8002c0a:	d008      	beq.n	8002c1e <HAL_RCC_ClockConfig+0x19a>
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	685b      	ldr	r3, [r3, #4]
 8002c10:	2b02      	cmp	r3, #2
 8002c12:	d004      	beq.n	8002c1e <HAL_RCC_ClockConfig+0x19a>
 8002c14:	f240 3106 	movw	r1, #774	; 0x306
 8002c18:	482d      	ldr	r0, [pc, #180]	; (8002cd0 <HAL_RCC_ClockConfig+0x24c>)
 8002c1a:	f003 fe99 	bl	8006950 <assert_failed>

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	685b      	ldr	r3, [r3, #4]
 8002c22:	2b01      	cmp	r3, #1
 8002c24:	d107      	bne.n	8002c36 <HAL_RCC_ClockConfig+0x1b2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002c26:	4b2c      	ldr	r3, [pc, #176]	; (8002cd8 <HAL_RCC_ClockConfig+0x254>)
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d115      	bne.n	8002c5e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8002c32:	2301      	movs	r3, #1
 8002c34:	e0bd      	b.n	8002db2 <HAL_RCC_ClockConfig+0x32e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	685b      	ldr	r3, [r3, #4]
 8002c3a:	2b02      	cmp	r3, #2
 8002c3c:	d107      	bne.n	8002c4e <HAL_RCC_ClockConfig+0x1ca>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c3e:	4b26      	ldr	r3, [pc, #152]	; (8002cd8 <HAL_RCC_ClockConfig+0x254>)
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d109      	bne.n	8002c5e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8002c4a:	2301      	movs	r3, #1
 8002c4c:	e0b1      	b.n	8002db2 <HAL_RCC_ClockConfig+0x32e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c4e:	4b22      	ldr	r3, [pc, #136]	; (8002cd8 <HAL_RCC_ClockConfig+0x254>)
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	f003 0302 	and.w	r3, r3, #2
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d101      	bne.n	8002c5e <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8002c5a:	2301      	movs	r3, #1
 8002c5c:	e0a9      	b.n	8002db2 <HAL_RCC_ClockConfig+0x32e>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002c5e:	491e      	ldr	r1, [pc, #120]	; (8002cd8 <HAL_RCC_ClockConfig+0x254>)
 8002c60:	4b1d      	ldr	r3, [pc, #116]	; (8002cd8 <HAL_RCC_ClockConfig+0x254>)
 8002c62:	689b      	ldr	r3, [r3, #8]
 8002c64:	f023 0203 	bic.w	r2, r3, #3
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	685b      	ldr	r3, [r3, #4]
 8002c6c:	4313      	orrs	r3, r2
 8002c6e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002c70:	f7fd fcbc 	bl	80005ec <HAL_GetTick>
 8002c74:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c76:	e00a      	b.n	8002c8e <HAL_RCC_ClockConfig+0x20a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002c78:	f7fd fcb8 	bl	80005ec <HAL_GetTick>
 8002c7c:	4602      	mov	r2, r0
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	1ad3      	subs	r3, r2, r3
 8002c82:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c86:	4293      	cmp	r3, r2
 8002c88:	d901      	bls.n	8002c8e <HAL_RCC_ClockConfig+0x20a>
      {
        return HAL_TIMEOUT;
 8002c8a:	2303      	movs	r3, #3
 8002c8c:	e091      	b.n	8002db2 <HAL_RCC_ClockConfig+0x32e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002c8e:	4b12      	ldr	r3, [pc, #72]	; (8002cd8 <HAL_RCC_ClockConfig+0x254>)
 8002c90:	689b      	ldr	r3, [r3, #8]
 8002c92:	f003 020c 	and.w	r2, r3, #12
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	685b      	ldr	r3, [r3, #4]
 8002c9a:	009b      	lsls	r3, r3, #2
 8002c9c:	429a      	cmp	r2, r3
 8002c9e:	d1eb      	bne.n	8002c78 <HAL_RCC_ClockConfig+0x1f4>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002ca0:	4b0c      	ldr	r3, [pc, #48]	; (8002cd4 <HAL_RCC_ClockConfig+0x250>)
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	f003 020f 	and.w	r2, r3, #15
 8002ca8:	683b      	ldr	r3, [r7, #0]
 8002caa:	429a      	cmp	r2, r3
 8002cac:	d916      	bls.n	8002cdc <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002cae:	4909      	ldr	r1, [pc, #36]	; (8002cd4 <HAL_RCC_ClockConfig+0x250>)
 8002cb0:	4b08      	ldr	r3, [pc, #32]	; (8002cd4 <HAL_RCC_ClockConfig+0x250>)
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	f023 020f 	bic.w	r2, r3, #15
 8002cb8:	683b      	ldr	r3, [r7, #0]
 8002cba:	4313      	orrs	r3, r2
 8002cbc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002cbe:	4b05      	ldr	r3, [pc, #20]	; (8002cd4 <HAL_RCC_ClockConfig+0x250>)
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f003 020f 	and.w	r2, r3, #15
 8002cc6:	683b      	ldr	r3, [r7, #0]
 8002cc8:	429a      	cmp	r2, r3
 8002cca:	d007      	beq.n	8002cdc <HAL_RCC_ClockConfig+0x258>
    {
      return HAL_ERROR;
 8002ccc:	2301      	movs	r3, #1
 8002cce:	e070      	b.n	8002db2 <HAL_RCC_ClockConfig+0x32e>
 8002cd0:	08007554 	.word	0x08007554
 8002cd4:	40023c00 	.word	0x40023c00
 8002cd8:	40023800 	.word	0x40023800
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f003 0304 	and.w	r3, r3, #4
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d025      	beq.n	8002d34 <HAL_RCC_ClockConfig+0x2b0>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	68db      	ldr	r3, [r3, #12]
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d018      	beq.n	8002d22 <HAL_RCC_ClockConfig+0x29e>
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	68db      	ldr	r3, [r3, #12]
 8002cf4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002cf8:	d013      	beq.n	8002d22 <HAL_RCC_ClockConfig+0x29e>
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	68db      	ldr	r3, [r3, #12]
 8002cfe:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8002d02:	d00e      	beq.n	8002d22 <HAL_RCC_ClockConfig+0x29e>
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	68db      	ldr	r3, [r3, #12]
 8002d08:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8002d0c:	d009      	beq.n	8002d22 <HAL_RCC_ClockConfig+0x29e>
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	68db      	ldr	r3, [r3, #12]
 8002d12:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 8002d16:	d004      	beq.n	8002d22 <HAL_RCC_ClockConfig+0x29e>
 8002d18:	f240 3143 	movw	r1, #835	; 0x343
 8002d1c:	4827      	ldr	r0, [pc, #156]	; (8002dbc <HAL_RCC_ClockConfig+0x338>)
 8002d1e:	f003 fe17 	bl	8006950 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002d22:	4927      	ldr	r1, [pc, #156]	; (8002dc0 <HAL_RCC_ClockConfig+0x33c>)
 8002d24:	4b26      	ldr	r3, [pc, #152]	; (8002dc0 <HAL_RCC_ClockConfig+0x33c>)
 8002d26:	689b      	ldr	r3, [r3, #8]
 8002d28:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	68db      	ldr	r3, [r3, #12]
 8002d30:	4313      	orrs	r3, r2
 8002d32:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	f003 0308 	and.w	r3, r3, #8
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d026      	beq.n	8002d8e <HAL_RCC_ClockConfig+0x30a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	691b      	ldr	r3, [r3, #16]
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d018      	beq.n	8002d7a <HAL_RCC_ClockConfig+0x2f6>
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	691b      	ldr	r3, [r3, #16]
 8002d4c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d50:	d013      	beq.n	8002d7a <HAL_RCC_ClockConfig+0x2f6>
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	691b      	ldr	r3, [r3, #16]
 8002d56:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8002d5a:	d00e      	beq.n	8002d7a <HAL_RCC_ClockConfig+0x2f6>
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	691b      	ldr	r3, [r3, #16]
 8002d60:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8002d64:	d009      	beq.n	8002d7a <HAL_RCC_ClockConfig+0x2f6>
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	691b      	ldr	r3, [r3, #16]
 8002d6a:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 8002d6e:	d004      	beq.n	8002d7a <HAL_RCC_ClockConfig+0x2f6>
 8002d70:	f240 314a 	movw	r1, #842	; 0x34a
 8002d74:	4811      	ldr	r0, [pc, #68]	; (8002dbc <HAL_RCC_ClockConfig+0x338>)
 8002d76:	f003 fdeb 	bl	8006950 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002d7a:	4911      	ldr	r1, [pc, #68]	; (8002dc0 <HAL_RCC_ClockConfig+0x33c>)
 8002d7c:	4b10      	ldr	r3, [pc, #64]	; (8002dc0 <HAL_RCC_ClockConfig+0x33c>)
 8002d7e:	689b      	ldr	r3, [r3, #8]
 8002d80:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	691b      	ldr	r3, [r3, #16]
 8002d88:	00db      	lsls	r3, r3, #3
 8002d8a:	4313      	orrs	r3, r2
 8002d8c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002d8e:	f000 f81d 	bl	8002dcc <HAL_RCC_GetSysClockFreq>
 8002d92:	4601      	mov	r1, r0
 8002d94:	4b0a      	ldr	r3, [pc, #40]	; (8002dc0 <HAL_RCC_ClockConfig+0x33c>)
 8002d96:	689b      	ldr	r3, [r3, #8]
 8002d98:	091b      	lsrs	r3, r3, #4
 8002d9a:	f003 030f 	and.w	r3, r3, #15
 8002d9e:	4a09      	ldr	r2, [pc, #36]	; (8002dc4 <HAL_RCC_ClockConfig+0x340>)
 8002da0:	5cd3      	ldrb	r3, [r2, r3]
 8002da2:	fa21 f303 	lsr.w	r3, r1, r3
 8002da6:	4a08      	ldr	r2, [pc, #32]	; (8002dc8 <HAL_RCC_ClockConfig+0x344>)
 8002da8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002daa:	2000      	movs	r0, #0
 8002dac:	f7fd fbda 	bl	8000564 <HAL_InitTick>

  return HAL_OK;
 8002db0:	2300      	movs	r3, #0
}
 8002db2:	4618      	mov	r0, r3
 8002db4:	3710      	adds	r7, #16
 8002db6:	46bd      	mov	sp, r7
 8002db8:	bd80      	pop	{r7, pc}
 8002dba:	bf00      	nop
 8002dbc:	08007554 	.word	0x08007554
 8002dc0:	40023800 	.word	0x40023800
 8002dc4:	08007640 	.word	0x08007640
 8002dc8:	20000140 	.word	0x20000140

08002dcc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002dcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002dd0:	b087      	sub	sp, #28
 8002dd2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8002dd4:	2200      	movs	r2, #0
 8002dd6:	60fa      	str	r2, [r7, #12]
 8002dd8:	2200      	movs	r2, #0
 8002dda:	617a      	str	r2, [r7, #20]
 8002ddc:	2200      	movs	r2, #0
 8002dde:	60ba      	str	r2, [r7, #8]
  uint32_t sysclockfreq = 0;
 8002de0:	2200      	movs	r2, #0
 8002de2:	613a      	str	r2, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002de4:	4a51      	ldr	r2, [pc, #324]	; (8002f2c <HAL_RCC_GetSysClockFreq+0x160>)
 8002de6:	6892      	ldr	r2, [r2, #8]
 8002de8:	f002 020c 	and.w	r2, r2, #12
 8002dec:	2a04      	cmp	r2, #4
 8002dee:	d007      	beq.n	8002e00 <HAL_RCC_GetSysClockFreq+0x34>
 8002df0:	2a08      	cmp	r2, #8
 8002df2:	d008      	beq.n	8002e06 <HAL_RCC_GetSysClockFreq+0x3a>
 8002df4:	2a00      	cmp	r2, #0
 8002df6:	f040 8090 	bne.w	8002f1a <HAL_RCC_GetSysClockFreq+0x14e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002dfa:	4b4d      	ldr	r3, [pc, #308]	; (8002f30 <HAL_RCC_GetSysClockFreq+0x164>)
 8002dfc:	613b      	str	r3, [r7, #16]
       break;
 8002dfe:	e08f      	b.n	8002f20 <HAL_RCC_GetSysClockFreq+0x154>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002e00:	4b4c      	ldr	r3, [pc, #304]	; (8002f34 <HAL_RCC_GetSysClockFreq+0x168>)
 8002e02:	613b      	str	r3, [r7, #16]
      break;
 8002e04:	e08c      	b.n	8002f20 <HAL_RCC_GetSysClockFreq+0x154>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002e06:	4a49      	ldr	r2, [pc, #292]	; (8002f2c <HAL_RCC_GetSysClockFreq+0x160>)
 8002e08:	6852      	ldr	r2, [r2, #4]
 8002e0a:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8002e0e:	60fa      	str	r2, [r7, #12]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8002e10:	4a46      	ldr	r2, [pc, #280]	; (8002f2c <HAL_RCC_GetSysClockFreq+0x160>)
 8002e12:	6852      	ldr	r2, [r2, #4]
 8002e14:	f402 0280 	and.w	r2, r2, #4194304	; 0x400000
 8002e18:	2a00      	cmp	r2, #0
 8002e1a:	d023      	beq.n	8002e64 <HAL_RCC_GetSysClockFreq+0x98>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002e1c:	4b43      	ldr	r3, [pc, #268]	; (8002f2c <HAL_RCC_GetSysClockFreq+0x160>)
 8002e1e:	685b      	ldr	r3, [r3, #4]
 8002e20:	099b      	lsrs	r3, r3, #6
 8002e22:	f04f 0400 	mov.w	r4, #0
 8002e26:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002e2a:	f04f 0200 	mov.w	r2, #0
 8002e2e:	ea03 0301 	and.w	r3, r3, r1
 8002e32:	ea04 0402 	and.w	r4, r4, r2
 8002e36:	4a3f      	ldr	r2, [pc, #252]	; (8002f34 <HAL_RCC_GetSysClockFreq+0x168>)
 8002e38:	fb02 f104 	mul.w	r1, r2, r4
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	fb02 f203 	mul.w	r2, r2, r3
 8002e42:	440a      	add	r2, r1
 8002e44:	493b      	ldr	r1, [pc, #236]	; (8002f34 <HAL_RCC_GetSysClockFreq+0x168>)
 8002e46:	fba3 0101 	umull	r0, r1, r3, r1
 8002e4a:	1853      	adds	r3, r2, r1
 8002e4c:	4619      	mov	r1, r3
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	f04f 0400 	mov.w	r4, #0
 8002e54:	461a      	mov	r2, r3
 8002e56:	4623      	mov	r3, r4
 8002e58:	f7fd f9ee 	bl	8000238 <__aeabi_uldivmod>
 8002e5c:	4603      	mov	r3, r0
 8002e5e:	460c      	mov	r4, r1
 8002e60:	617b      	str	r3, [r7, #20]
 8002e62:	e04c      	b.n	8002efe <HAL_RCC_GetSysClockFreq+0x132>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002e64:	4a31      	ldr	r2, [pc, #196]	; (8002f2c <HAL_RCC_GetSysClockFreq+0x160>)
 8002e66:	6852      	ldr	r2, [r2, #4]
 8002e68:	0992      	lsrs	r2, r2, #6
 8002e6a:	4611      	mov	r1, r2
 8002e6c:	f04f 0200 	mov.w	r2, #0
 8002e70:	f240 15ff 	movw	r5, #511	; 0x1ff
 8002e74:	f04f 0600 	mov.w	r6, #0
 8002e78:	ea05 0501 	and.w	r5, r5, r1
 8002e7c:	ea06 0602 	and.w	r6, r6, r2
 8002e80:	4629      	mov	r1, r5
 8002e82:	4632      	mov	r2, r6
 8002e84:	ea4f 1b42 	mov.w	fp, r2, lsl #5
 8002e88:	ea4b 6bd1 	orr.w	fp, fp, r1, lsr #27
 8002e8c:	ea4f 1a41 	mov.w	sl, r1, lsl #5
 8002e90:	4651      	mov	r1, sl
 8002e92:	465a      	mov	r2, fp
 8002e94:	46aa      	mov	sl, r5
 8002e96:	46b3      	mov	fp, r6
 8002e98:	4655      	mov	r5, sl
 8002e9a:	465e      	mov	r6, fp
 8002e9c:	1b4d      	subs	r5, r1, r5
 8002e9e:	eb62 0606 	sbc.w	r6, r2, r6
 8002ea2:	4629      	mov	r1, r5
 8002ea4:	4632      	mov	r2, r6
 8002ea6:	0194      	lsls	r4, r2, #6
 8002ea8:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002eac:	018b      	lsls	r3, r1, #6
 8002eae:	1a5b      	subs	r3, r3, r1
 8002eb0:	eb64 0402 	sbc.w	r4, r4, r2
 8002eb4:	ea4f 09c4 	mov.w	r9, r4, lsl #3
 8002eb8:	ea49 7953 	orr.w	r9, r9, r3, lsr #29
 8002ebc:	ea4f 08c3 	mov.w	r8, r3, lsl #3
 8002ec0:	4643      	mov	r3, r8
 8002ec2:	464c      	mov	r4, r9
 8002ec4:	4655      	mov	r5, sl
 8002ec6:	465e      	mov	r6, fp
 8002ec8:	18ed      	adds	r5, r5, r3
 8002eca:	eb46 0604 	adc.w	r6, r6, r4
 8002ece:	462b      	mov	r3, r5
 8002ed0:	4634      	mov	r4, r6
 8002ed2:	02a2      	lsls	r2, r4, #10
 8002ed4:	607a      	str	r2, [r7, #4]
 8002ed6:	687a      	ldr	r2, [r7, #4]
 8002ed8:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8002edc:	607a      	str	r2, [r7, #4]
 8002ede:	029b      	lsls	r3, r3, #10
 8002ee0:	603b      	str	r3, [r7, #0]
 8002ee2:	e897 0018 	ldmia.w	r7, {r3, r4}
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	4621      	mov	r1, r4
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	f04f 0400 	mov.w	r4, #0
 8002ef0:	461a      	mov	r2, r3
 8002ef2:	4623      	mov	r3, r4
 8002ef4:	f7fd f9a0 	bl	8000238 <__aeabi_uldivmod>
 8002ef8:	4603      	mov	r3, r0
 8002efa:	460c      	mov	r4, r1
 8002efc:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1 ) *2);
 8002efe:	4b0b      	ldr	r3, [pc, #44]	; (8002f2c <HAL_RCC_GetSysClockFreq+0x160>)
 8002f00:	685b      	ldr	r3, [r3, #4]
 8002f02:	0c1b      	lsrs	r3, r3, #16
 8002f04:	f003 0303 	and.w	r3, r3, #3
 8002f08:	3301      	adds	r3, #1
 8002f0a:	005b      	lsls	r3, r3, #1
 8002f0c:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 8002f0e:	697a      	ldr	r2, [r7, #20]
 8002f10:	68bb      	ldr	r3, [r7, #8]
 8002f12:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f16:	613b      	str	r3, [r7, #16]
      break;
 8002f18:	e002      	b.n	8002f20 <HAL_RCC_GetSysClockFreq+0x154>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002f1a:	4b05      	ldr	r3, [pc, #20]	; (8002f30 <HAL_RCC_GetSysClockFreq+0x164>)
 8002f1c:	613b      	str	r3, [r7, #16]
      break;
 8002f1e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002f20:	693b      	ldr	r3, [r7, #16]
}
 8002f22:	4618      	mov	r0, r3
 8002f24:	371c      	adds	r7, #28
 8002f26:	46bd      	mov	sp, r7
 8002f28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002f2c:	40023800 	.word	0x40023800
 8002f30:	00f42400 	.word	0x00f42400
 8002f34:	00b71b00 	.word	0x00b71b00

08002f38 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002f38:	b480      	push	{r7}
 8002f3a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002f3c:	4b03      	ldr	r3, [pc, #12]	; (8002f4c <HAL_RCC_GetHCLKFreq+0x14>)
 8002f3e:	681b      	ldr	r3, [r3, #0]
}
 8002f40:	4618      	mov	r0, r3
 8002f42:	46bd      	mov	sp, r7
 8002f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f48:	4770      	bx	lr
 8002f4a:	bf00      	nop
 8002f4c:	20000140 	.word	0x20000140

08002f50 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	b088      	sub	sp, #32
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8002f58:	2300      	movs	r3, #0
 8002f5a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8002f5c:	2300      	movs	r3, #0
 8002f5e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8002f60:	2300      	movs	r3, #0
 8002f62:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8002f64:	2300      	movs	r3, #0
 8002f66:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8002f68:	2300      	movs	r3, #0
 8002f6a:	61bb      	str	r3, [r7, #24]
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f003 0301 	and.w	r3, r3, #1
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	f040 8097 	bne.w	80030a8 <HAL_RCCEx_PeriphCLKConfig+0x158>
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f003 0310 	and.w	r3, r3, #16
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	f040 8090 	bne.w	80030a8 <HAL_RCCEx_PeriphCLKConfig+0x158>
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	f040 8089 	bne.w	80030a8 <HAL_RCCEx_PeriphCLKConfig+0x158>
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	f040 8082 	bne.w	80030a8 <HAL_RCCEx_PeriphCLKConfig+0x158>
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d17b      	bne.n	80030a8 <HAL_RCCEx_PeriphCLKConfig+0x158>
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d175      	bne.n	80030a8 <HAL_RCCEx_PeriphCLKConfig+0x158>
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d16f      	bne.n	80030a8 <HAL_RCCEx_PeriphCLKConfig+0x158>
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d169      	bne.n	80030a8 <HAL_RCCEx_PeriphCLKConfig+0x158>
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d163      	bne.n	80030a8 <HAL_RCCEx_PeriphCLKConfig+0x158>
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d15d      	bne.n	80030a8 <HAL_RCCEx_PeriphCLKConfig+0x158>
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d157      	bne.n	80030a8 <HAL_RCCEx_PeriphCLKConfig+0x158>
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003000:	2b00      	cmp	r3, #0
 8003002:	d151      	bne.n	80030a8 <HAL_RCCEx_PeriphCLKConfig+0x158>
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800300c:	2b00      	cmp	r3, #0
 800300e:	d14b      	bne.n	80030a8 <HAL_RCCEx_PeriphCLKConfig+0x158>
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003018:	2b00      	cmp	r3, #0
 800301a:	d145      	bne.n	80030a8 <HAL_RCCEx_PeriphCLKConfig+0x158>
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003024:	2b00      	cmp	r3, #0
 8003026:	d13f      	bne.n	80030a8 <HAL_RCCEx_PeriphCLKConfig+0x158>
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003030:	2b00      	cmp	r3, #0
 8003032:	d139      	bne.n	80030a8 <HAL_RCCEx_PeriphCLKConfig+0x158>
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800303c:	2b00      	cmp	r3, #0
 800303e:	d133      	bne.n	80030a8 <HAL_RCCEx_PeriphCLKConfig+0x158>
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003048:	2b00      	cmp	r3, #0
 800304a:	d12d      	bne.n	80030a8 <HAL_RCCEx_PeriphCLKConfig+0x158>
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003054:	2b00      	cmp	r3, #0
 8003056:	d127      	bne.n	80030a8 <HAL_RCCEx_PeriphCLKConfig+0x158>
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003060:	2b00      	cmp	r3, #0
 8003062:	d121      	bne.n	80030a8 <HAL_RCCEx_PeriphCLKConfig+0x158>
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800306c:	2b00      	cmp	r3, #0
 800306e:	d11b      	bne.n	80030a8 <HAL_RCCEx_PeriphCLKConfig+0x158>
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003078:	2b00      	cmp	r3, #0
 800307a:	d115      	bne.n	80030a8 <HAL_RCCEx_PeriphCLKConfig+0x158>
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003084:	2b00      	cmp	r3, #0
 8003086:	d10f      	bne.n	80030a8 <HAL_RCCEx_PeriphCLKConfig+0x158>
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003090:	2b00      	cmp	r3, #0
 8003092:	d109      	bne.n	80030a8 <HAL_RCCEx_PeriphCLKConfig+0x158>
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f003 0320 	and.w	r3, r3, #32
 800309c:	2b00      	cmp	r3, #0
 800309e:	d103      	bne.n	80030a8 <HAL_RCCEx_PeriphCLKConfig+0x158>
 80030a0:	2183      	movs	r1, #131	; 0x83
 80030a2:	48a3      	ldr	r0, [pc, #652]	; (8003330 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80030a4:	f003 fc54 	bl	8006950 <assert_failed>
  
  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f003 0301 	and.w	r3, r3, #1
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d01f      	beq.n	80030f4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d008      	beq.n	80030ce <HAL_RCCEx_PeriphCLKConfig+0x17e>
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80030c0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80030c4:	d003      	beq.n	80030ce <HAL_RCCEx_PeriphCLKConfig+0x17e>
 80030c6:	2189      	movs	r1, #137	; 0x89
 80030c8:	4899      	ldr	r0, [pc, #612]	; (8003330 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80030ca:	f003 fc41 	bl	8006950 <assert_failed>
    
    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80030ce:	4a99      	ldr	r2, [pc, #612]	; (8003334 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80030d0:	4b98      	ldr	r3, [pc, #608]	; (8003334 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80030d2:	689b      	ldr	r3, [r3, #8]
 80030d4:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80030d8:	6093      	str	r3, [r2, #8]
 80030da:	4996      	ldr	r1, [pc, #600]	; (8003334 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80030dc:	4b95      	ldr	r3, [pc, #596]	; (8003334 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80030de:	689a      	ldr	r2, [r3, #8]
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80030e4:	4313      	orrs	r3, r2
 80030e6:	608b      	str	r3, [r1, #8]
    
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d101      	bne.n	80030f4 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
    {
      plli2sused = 1; 
 80030f0:	2301      	movs	r3, #1
 80030f2:	61fb      	str	r3, [r7, #28]
    }
  }
  
  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d02e      	beq.n	800315e <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003104:	2b00      	cmp	r3, #0
 8003106:	d012      	beq.n	800312e <HAL_RCCEx_PeriphCLKConfig+0x1de>
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800310c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003110:	d00d      	beq.n	800312e <HAL_RCCEx_PeriphCLKConfig+0x1de>
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003116:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800311a:	d008      	beq.n	800312e <HAL_RCCEx_PeriphCLKConfig+0x1de>
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003120:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003124:	d003      	beq.n	800312e <HAL_RCCEx_PeriphCLKConfig+0x1de>
 8003126:	2199      	movs	r1, #153	; 0x99
 8003128:	4881      	ldr	r0, [pc, #516]	; (8003330 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800312a:	f003 fc11 	bl	8006950 <assert_failed>
    
    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800312e:	4981      	ldr	r1, [pc, #516]	; (8003334 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003130:	4b80      	ldr	r3, [pc, #512]	; (8003334 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003132:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003136:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800313e:	4313      	orrs	r3, r2
 8003140:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003148:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800314c:	d101      	bne.n	8003152 <HAL_RCCEx_PeriphCLKConfig+0x202>
    {
      plli2sused = 1; 
 800314e:	2301      	movs	r3, #1
 8003150:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003156:	2b00      	cmp	r3, #0
 8003158:	d101      	bne.n	800315e <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      pllsaiused = 1; 
 800315a:	2301      	movs	r3, #1
 800315c:	61bb      	str	r3, [r7, #24]
    }
  }
  
  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003166:	2b00      	cmp	r3, #0
 8003168:	d02e      	beq.n	80031c8 <HAL_RCCEx_PeriphCLKConfig+0x278>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800316e:	2b00      	cmp	r3, #0
 8003170:	d012      	beq.n	8003198 <HAL_RCCEx_PeriphCLKConfig+0x248>
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003176:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800317a:	d00d      	beq.n	8003198 <HAL_RCCEx_PeriphCLKConfig+0x248>
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003180:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003184:	d008      	beq.n	8003198 <HAL_RCCEx_PeriphCLKConfig+0x248>
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800318a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800318e:	d003      	beq.n	8003198 <HAL_RCCEx_PeriphCLKConfig+0x248>
 8003190:	21ad      	movs	r1, #173	; 0xad
 8003192:	4867      	ldr	r0, [pc, #412]	; (8003330 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003194:	f003 fbdc 	bl	8006950 <assert_failed>
    
    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003198:	4966      	ldr	r1, [pc, #408]	; (8003334 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800319a:	4b66      	ldr	r3, [pc, #408]	; (8003334 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800319c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80031a0:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031a8:	4313      	orrs	r3, r2
 80031aa:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031b2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80031b6:	d101      	bne.n	80031bc <HAL_RCCEx_PeriphCLKConfig+0x26c>
    {
      plli2sused = 1; 
 80031b8:	2301      	movs	r3, #1
 80031ba:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d101      	bne.n	80031c8 <HAL_RCCEx_PeriphCLKConfig+0x278>
    {
      pllsaiused = 1; 
 80031c4:	2301      	movs	r3, #1
 80031c6:	61bb      	str	r3, [r7, #24]
    }
  }
  
  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d001      	beq.n	80031d8 <HAL_RCCEx_PeriphCLKConfig+0x288>
  {    
      plli2sused = 1; 
 80031d4:	2301      	movs	r3, #1
 80031d6:	61fb      	str	r3, [r7, #28]
  }  
  
  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	f003 0320 	and.w	r3, r3, #32
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	f000 8188 	beq.w	80034f6 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031ea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80031ee:	f000 80ec 	beq.w	80033ca <HAL_RCCEx_PeriphCLKConfig+0x47a>
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031f6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80031fa:	f000 80e6 	beq.w	80033ca <HAL_RCCEx_PeriphCLKConfig+0x47a>
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003202:	4a4d      	ldr	r2, [pc, #308]	; (8003338 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003204:	4293      	cmp	r3, r2
 8003206:	f000 80e0 	beq.w	80033ca <HAL_RCCEx_PeriphCLKConfig+0x47a>
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800320e:	4a4b      	ldr	r2, [pc, #300]	; (800333c <HAL_RCCEx_PeriphCLKConfig+0x3ec>)
 8003210:	4293      	cmp	r3, r2
 8003212:	f000 80da 	beq.w	80033ca <HAL_RCCEx_PeriphCLKConfig+0x47a>
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800321a:	4a49      	ldr	r2, [pc, #292]	; (8003340 <HAL_RCCEx_PeriphCLKConfig+0x3f0>)
 800321c:	4293      	cmp	r3, r2
 800321e:	f000 80d4 	beq.w	80033ca <HAL_RCCEx_PeriphCLKConfig+0x47a>
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003226:	4a47      	ldr	r2, [pc, #284]	; (8003344 <HAL_RCCEx_PeriphCLKConfig+0x3f4>)
 8003228:	4293      	cmp	r3, r2
 800322a:	f000 80ce 	beq.w	80033ca <HAL_RCCEx_PeriphCLKConfig+0x47a>
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003232:	4a45      	ldr	r2, [pc, #276]	; (8003348 <HAL_RCCEx_PeriphCLKConfig+0x3f8>)
 8003234:	4293      	cmp	r3, r2
 8003236:	f000 80c8 	beq.w	80033ca <HAL_RCCEx_PeriphCLKConfig+0x47a>
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800323e:	4a43      	ldr	r2, [pc, #268]	; (800334c <HAL_RCCEx_PeriphCLKConfig+0x3fc>)
 8003240:	4293      	cmp	r3, r2
 8003242:	f000 80c2 	beq.w	80033ca <HAL_RCCEx_PeriphCLKConfig+0x47a>
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800324a:	4a41      	ldr	r2, [pc, #260]	; (8003350 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800324c:	4293      	cmp	r3, r2
 800324e:	f000 80bc 	beq.w	80033ca <HAL_RCCEx_PeriphCLKConfig+0x47a>
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003256:	4a3f      	ldr	r2, [pc, #252]	; (8003354 <HAL_RCCEx_PeriphCLKConfig+0x404>)
 8003258:	4293      	cmp	r3, r2
 800325a:	f000 80b6 	beq.w	80033ca <HAL_RCCEx_PeriphCLKConfig+0x47a>
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003262:	4a3d      	ldr	r2, [pc, #244]	; (8003358 <HAL_RCCEx_PeriphCLKConfig+0x408>)
 8003264:	4293      	cmp	r3, r2
 8003266:	f000 80b0 	beq.w	80033ca <HAL_RCCEx_PeriphCLKConfig+0x47a>
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800326e:	4a3b      	ldr	r2, [pc, #236]	; (800335c <HAL_RCCEx_PeriphCLKConfig+0x40c>)
 8003270:	4293      	cmp	r3, r2
 8003272:	f000 80aa 	beq.w	80033ca <HAL_RCCEx_PeriphCLKConfig+0x47a>
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800327a:	4a39      	ldr	r2, [pc, #228]	; (8003360 <HAL_RCCEx_PeriphCLKConfig+0x410>)
 800327c:	4293      	cmp	r3, r2
 800327e:	f000 80a4 	beq.w	80033ca <HAL_RCCEx_PeriphCLKConfig+0x47a>
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003286:	4a37      	ldr	r2, [pc, #220]	; (8003364 <HAL_RCCEx_PeriphCLKConfig+0x414>)
 8003288:	4293      	cmp	r3, r2
 800328a:	f000 809e 	beq.w	80033ca <HAL_RCCEx_PeriphCLKConfig+0x47a>
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003292:	4a35      	ldr	r2, [pc, #212]	; (8003368 <HAL_RCCEx_PeriphCLKConfig+0x418>)
 8003294:	4293      	cmp	r3, r2
 8003296:	f000 8098 	beq.w	80033ca <HAL_RCCEx_PeriphCLKConfig+0x47a>
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800329e:	4a33      	ldr	r2, [pc, #204]	; (800336c <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 80032a0:	4293      	cmp	r3, r2
 80032a2:	f000 8092 	beq.w	80033ca <HAL_RCCEx_PeriphCLKConfig+0x47a>
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032aa:	4a31      	ldr	r2, [pc, #196]	; (8003370 <HAL_RCCEx_PeriphCLKConfig+0x420>)
 80032ac:	4293      	cmp	r3, r2
 80032ae:	f000 808c 	beq.w	80033ca <HAL_RCCEx_PeriphCLKConfig+0x47a>
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032b6:	4a2f      	ldr	r2, [pc, #188]	; (8003374 <HAL_RCCEx_PeriphCLKConfig+0x424>)
 80032b8:	4293      	cmp	r3, r2
 80032ba:	f000 8086 	beq.w	80033ca <HAL_RCCEx_PeriphCLKConfig+0x47a>
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032c2:	4a2d      	ldr	r2, [pc, #180]	; (8003378 <HAL_RCCEx_PeriphCLKConfig+0x428>)
 80032c4:	4293      	cmp	r3, r2
 80032c6:	f000 8080 	beq.w	80033ca <HAL_RCCEx_PeriphCLKConfig+0x47a>
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032ce:	4a2b      	ldr	r2, [pc, #172]	; (800337c <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80032d0:	4293      	cmp	r3, r2
 80032d2:	d07a      	beq.n	80033ca <HAL_RCCEx_PeriphCLKConfig+0x47a>
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032d8:	4a29      	ldr	r2, [pc, #164]	; (8003380 <HAL_RCCEx_PeriphCLKConfig+0x430>)
 80032da:	4293      	cmp	r3, r2
 80032dc:	d075      	beq.n	80033ca <HAL_RCCEx_PeriphCLKConfig+0x47a>
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032e2:	4a28      	ldr	r2, [pc, #160]	; (8003384 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 80032e4:	4293      	cmp	r3, r2
 80032e6:	d070      	beq.n	80033ca <HAL_RCCEx_PeriphCLKConfig+0x47a>
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032ec:	4a26      	ldr	r2, [pc, #152]	; (8003388 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80032ee:	4293      	cmp	r3, r2
 80032f0:	d06b      	beq.n	80033ca <HAL_RCCEx_PeriphCLKConfig+0x47a>
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032f6:	4a25      	ldr	r2, [pc, #148]	; (800338c <HAL_RCCEx_PeriphCLKConfig+0x43c>)
 80032f8:	4293      	cmp	r3, r2
 80032fa:	d066      	beq.n	80033ca <HAL_RCCEx_PeriphCLKConfig+0x47a>
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003300:	4a23      	ldr	r2, [pc, #140]	; (8003390 <HAL_RCCEx_PeriphCLKConfig+0x440>)
 8003302:	4293      	cmp	r3, r2
 8003304:	d061      	beq.n	80033ca <HAL_RCCEx_PeriphCLKConfig+0x47a>
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800330a:	4a22      	ldr	r2, [pc, #136]	; (8003394 <HAL_RCCEx_PeriphCLKConfig+0x444>)
 800330c:	4293      	cmp	r3, r2
 800330e:	d05c      	beq.n	80033ca <HAL_RCCEx_PeriphCLKConfig+0x47a>
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003314:	4a20      	ldr	r2, [pc, #128]	; (8003398 <HAL_RCCEx_PeriphCLKConfig+0x448>)
 8003316:	4293      	cmp	r3, r2
 8003318:	d057      	beq.n	80033ca <HAL_RCCEx_PeriphCLKConfig+0x47a>
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800331e:	4a1f      	ldr	r2, [pc, #124]	; (800339c <HAL_RCCEx_PeriphCLKConfig+0x44c>)
 8003320:	4293      	cmp	r3, r2
 8003322:	d052      	beq.n	80033ca <HAL_RCCEx_PeriphCLKConfig+0x47a>
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003328:	4a1d      	ldr	r2, [pc, #116]	; (80033a0 <HAL_RCCEx_PeriphCLKConfig+0x450>)
 800332a:	4293      	cmp	r3, r2
 800332c:	d04d      	beq.n	80033ca <HAL_RCCEx_PeriphCLKConfig+0x47a>
 800332e:	e039      	b.n	80033a4 <HAL_RCCEx_PeriphCLKConfig+0x454>
 8003330:	0800758c 	.word	0x0800758c
 8003334:	40023800 	.word	0x40023800
 8003338:	00020300 	.word	0x00020300
 800333c:	00030300 	.word	0x00030300
 8003340:	00040300 	.word	0x00040300
 8003344:	00050300 	.word	0x00050300
 8003348:	00060300 	.word	0x00060300
 800334c:	00070300 	.word	0x00070300
 8003350:	00080300 	.word	0x00080300
 8003354:	00090300 	.word	0x00090300
 8003358:	000a0300 	.word	0x000a0300
 800335c:	000b0300 	.word	0x000b0300
 8003360:	000c0300 	.word	0x000c0300
 8003364:	000d0300 	.word	0x000d0300
 8003368:	000e0300 	.word	0x000e0300
 800336c:	000f0300 	.word	0x000f0300
 8003370:	00100300 	.word	0x00100300
 8003374:	00110300 	.word	0x00110300
 8003378:	00120300 	.word	0x00120300
 800337c:	00130300 	.word	0x00130300
 8003380:	00140300 	.word	0x00140300
 8003384:	00150300 	.word	0x00150300
 8003388:	00160300 	.word	0x00160300
 800338c:	00170300 	.word	0x00170300
 8003390:	00180300 	.word	0x00180300
 8003394:	00190300 	.word	0x00190300
 8003398:	001a0300 	.word	0x001a0300
 800339c:	001b0300 	.word	0x001b0300
 80033a0:	001c0300 	.word	0x001c0300
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033a8:	4a44      	ldr	r2, [pc, #272]	; (80034bc <HAL_RCCEx_PeriphCLKConfig+0x56c>)
 80033aa:	4293      	cmp	r3, r2
 80033ac:	d00d      	beq.n	80033ca <HAL_RCCEx_PeriphCLKConfig+0x47a>
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033b2:	4a43      	ldr	r2, [pc, #268]	; (80034c0 <HAL_RCCEx_PeriphCLKConfig+0x570>)
 80033b4:	4293      	cmp	r3, r2
 80033b6:	d008      	beq.n	80033ca <HAL_RCCEx_PeriphCLKConfig+0x47a>
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033bc:	4a41      	ldr	r2, [pc, #260]	; (80034c4 <HAL_RCCEx_PeriphCLKConfig+0x574>)
 80033be:	4293      	cmp	r3, r2
 80033c0:	d003      	beq.n	80033ca <HAL_RCCEx_PeriphCLKConfig+0x47a>
 80033c2:	21c8      	movs	r1, #200	; 0xc8
 80033c4:	4840      	ldr	r0, [pc, #256]	; (80034c8 <HAL_RCCEx_PeriphCLKConfig+0x578>)
 80033c6:	f003 fac3 	bl	8006950 <assert_failed>
    
    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80033ca:	4a40      	ldr	r2, [pc, #256]	; (80034cc <HAL_RCCEx_PeriphCLKConfig+0x57c>)
 80033cc:	4b3f      	ldr	r3, [pc, #252]	; (80034cc <HAL_RCCEx_PeriphCLKConfig+0x57c>)
 80033ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80033d4:	6413      	str	r3, [r2, #64]	; 0x40
 80033d6:	4b3d      	ldr	r3, [pc, #244]	; (80034cc <HAL_RCCEx_PeriphCLKConfig+0x57c>)
 80033d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033de:	60bb      	str	r3, [r7, #8]
 80033e0:	68bb      	ldr	r3, [r7, #8]
    
    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80033e2:	4a3b      	ldr	r2, [pc, #236]	; (80034d0 <HAL_RCCEx_PeriphCLKConfig+0x580>)
 80033e4:	4b3a      	ldr	r3, [pc, #232]	; (80034d0 <HAL_RCCEx_PeriphCLKConfig+0x580>)
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80033ec:	6013      	str	r3, [r2, #0]
    
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80033ee:	f7fd f8fd 	bl	80005ec <HAL_GetTick>
 80033f2:	6178      	str	r0, [r7, #20]
    
    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80033f4:	e009      	b.n	800340a <HAL_RCCEx_PeriphCLKConfig+0x4ba>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033f6:	f7fd f8f9 	bl	80005ec <HAL_GetTick>
 80033fa:	4602      	mov	r2, r0
 80033fc:	697b      	ldr	r3, [r7, #20]
 80033fe:	1ad3      	subs	r3, r2, r3
 8003400:	2b64      	cmp	r3, #100	; 0x64
 8003402:	d902      	bls.n	800340a <HAL_RCCEx_PeriphCLKConfig+0x4ba>
      {
        return HAL_TIMEOUT;
 8003404:	2303      	movs	r3, #3
 8003406:	f000 bda8 	b.w	8003f5a <HAL_RCCEx_PeriphCLKConfig+0x100a>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800340a:	4b31      	ldr	r3, [pc, #196]	; (80034d0 <HAL_RCCEx_PeriphCLKConfig+0x580>)
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003412:	2b00      	cmp	r3, #0
 8003414:	d0ef      	beq.n	80033f6 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003416:	4b2d      	ldr	r3, [pc, #180]	; (80034cc <HAL_RCCEx_PeriphCLKConfig+0x57c>)
 8003418:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800341a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800341e:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003420:	693b      	ldr	r3, [r7, #16]
 8003422:	2b00      	cmp	r3, #0
 8003424:	d036      	beq.n	8003494 <HAL_RCCEx_PeriphCLKConfig+0x544>
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800342a:	f403 7240 	and.w	r2, r3, #768	; 0x300
 800342e:	693b      	ldr	r3, [r7, #16]
 8003430:	429a      	cmp	r2, r3
 8003432:	d02f      	beq.n	8003494 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003434:	4b25      	ldr	r3, [pc, #148]	; (80034cc <HAL_RCCEx_PeriphCLKConfig+0x57c>)
 8003436:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003438:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800343c:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800343e:	4a23      	ldr	r2, [pc, #140]	; (80034cc <HAL_RCCEx_PeriphCLKConfig+0x57c>)
 8003440:	4b22      	ldr	r3, [pc, #136]	; (80034cc <HAL_RCCEx_PeriphCLKConfig+0x57c>)
 8003442:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003444:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003448:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800344a:	4a20      	ldr	r2, [pc, #128]	; (80034cc <HAL_RCCEx_PeriphCLKConfig+0x57c>)
 800344c:	4b1f      	ldr	r3, [pc, #124]	; (80034cc <HAL_RCCEx_PeriphCLKConfig+0x57c>)
 800344e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003450:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003454:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8003456:	4a1d      	ldr	r2, [pc, #116]	; (80034cc <HAL_RCCEx_PeriphCLKConfig+0x57c>)
 8003458:	693b      	ldr	r3, [r7, #16]
 800345a:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800345c:	4b1b      	ldr	r3, [pc, #108]	; (80034cc <HAL_RCCEx_PeriphCLKConfig+0x57c>)
 800345e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003460:	f003 0301 	and.w	r3, r3, #1
 8003464:	2b00      	cmp	r3, #0
 8003466:	d015      	beq.n	8003494 <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003468:	f7fd f8c0 	bl	80005ec <HAL_GetTick>
 800346c:	6178      	str	r0, [r7, #20]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800346e:	e00b      	b.n	8003488 <HAL_RCCEx_PeriphCLKConfig+0x538>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003470:	f7fd f8bc 	bl	80005ec <HAL_GetTick>
 8003474:	4602      	mov	r2, r0
 8003476:	697b      	ldr	r3, [r7, #20]
 8003478:	1ad3      	subs	r3, r2, r3
 800347a:	f241 3288 	movw	r2, #5000	; 0x1388
 800347e:	4293      	cmp	r3, r2
 8003480:	d902      	bls.n	8003488 <HAL_RCCEx_PeriphCLKConfig+0x538>
          {
            return HAL_TIMEOUT;
 8003482:	2303      	movs	r3, #3
 8003484:	f000 bd69 	b.w	8003f5a <HAL_RCCEx_PeriphCLKConfig+0x100a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003488:	4b10      	ldr	r3, [pc, #64]	; (80034cc <HAL_RCCEx_PeriphCLKConfig+0x57c>)
 800348a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800348c:	f003 0302 	and.w	r3, r3, #2
 8003490:	2b00      	cmp	r3, #0
 8003492:	d0ed      	beq.n	8003470 <HAL_RCCEx_PeriphCLKConfig+0x520>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003498:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800349c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80034a0:	d11a      	bne.n	80034d8 <HAL_RCCEx_PeriphCLKConfig+0x588>
 80034a2:	480a      	ldr	r0, [pc, #40]	; (80034cc <HAL_RCCEx_PeriphCLKConfig+0x57c>)
 80034a4:	4b09      	ldr	r3, [pc, #36]	; (80034cc <HAL_RCCEx_PeriphCLKConfig+0x57c>)
 80034a6:	689b      	ldr	r3, [r3, #8]
 80034a8:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80034b0:	4b08      	ldr	r3, [pc, #32]	; (80034d4 <HAL_RCCEx_PeriphCLKConfig+0x584>)
 80034b2:	400b      	ands	r3, r1
 80034b4:	4313      	orrs	r3, r2
 80034b6:	6083      	str	r3, [r0, #8]
 80034b8:	e014      	b.n	80034e4 <HAL_RCCEx_PeriphCLKConfig+0x594>
 80034ba:	bf00      	nop
 80034bc:	001d0300 	.word	0x001d0300
 80034c0:	001e0300 	.word	0x001e0300
 80034c4:	001f0300 	.word	0x001f0300
 80034c8:	0800758c 	.word	0x0800758c
 80034cc:	40023800 	.word	0x40023800
 80034d0:	40007000 	.word	0x40007000
 80034d4:	0ffffcff 	.word	0x0ffffcff
 80034d8:	4aa8      	ldr	r2, [pc, #672]	; (800377c <HAL_RCCEx_PeriphCLKConfig+0x82c>)
 80034da:	4ba8      	ldr	r3, [pc, #672]	; (800377c <HAL_RCCEx_PeriphCLKConfig+0x82c>)
 80034dc:	689b      	ldr	r3, [r3, #8]
 80034de:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80034e2:	6093      	str	r3, [r2, #8]
 80034e4:	49a5      	ldr	r1, [pc, #660]	; (800377c <HAL_RCCEx_PeriphCLKConfig+0x82c>)
 80034e6:	4ba5      	ldr	r3, [pc, #660]	; (800377c <HAL_RCCEx_PeriphCLKConfig+0x82c>)
 80034e8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034ee:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80034f2:	4313      	orrs	r3, r2
 80034f4:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f003 0310 	and.w	r3, r3, #16
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d01e      	beq.n	8003540 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003506:	2b00      	cmp	r3, #0
 8003508:	d009      	beq.n	800351e <HAL_RCCEx_PeriphCLKConfig+0x5ce>
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800350e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003512:	d004      	beq.n	800351e <HAL_RCCEx_PeriphCLKConfig+0x5ce>
 8003514:	f44f 7181 	mov.w	r1, #258	; 0x102
 8003518:	4899      	ldr	r0, [pc, #612]	; (8003780 <HAL_RCCEx_PeriphCLKConfig+0x830>)
 800351a:	f003 fa19 	bl	8006950 <assert_failed>
    
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800351e:	4a97      	ldr	r2, [pc, #604]	; (800377c <HAL_RCCEx_PeriphCLKConfig+0x82c>)
 8003520:	4b96      	ldr	r3, [pc, #600]	; (800377c <HAL_RCCEx_PeriphCLKConfig+0x82c>)
 8003522:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003526:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800352a:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800352e:	4993      	ldr	r1, [pc, #588]	; (800377c <HAL_RCCEx_PeriphCLKConfig+0x82c>)
 8003530:	4b92      	ldr	r3, [pc, #584]	; (800377c <HAL_RCCEx_PeriphCLKConfig+0x82c>)
 8003532:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800353a:	4313      	orrs	r3, r2
 800353c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  
  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003548:	2b00      	cmp	r3, #0
 800354a:	d01d      	beq.n	8003588 <HAL_RCCEx_PeriphCLKConfig+0x638>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003550:	2b00      	cmp	r3, #0
 8003552:	d00e      	beq.n	8003572 <HAL_RCCEx_PeriphCLKConfig+0x622>
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003558:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800355c:	d009      	beq.n	8003572 <HAL_RCCEx_PeriphCLKConfig+0x622>
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003562:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003566:	d004      	beq.n	8003572 <HAL_RCCEx_PeriphCLKConfig+0x622>
 8003568:	f44f 7186 	mov.w	r1, #268	; 0x10c
 800356c:	4884      	ldr	r0, [pc, #528]	; (8003780 <HAL_RCCEx_PeriphCLKConfig+0x830>)
 800356e:	f003 f9ef 	bl	8006950 <assert_failed>
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003572:	4982      	ldr	r1, [pc, #520]	; (800377c <HAL_RCCEx_PeriphCLKConfig+0x82c>)
 8003574:	4b81      	ldr	r3, [pc, #516]	; (800377c <HAL_RCCEx_PeriphCLKConfig+0x82c>)
 8003576:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800357a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003582:	4313      	orrs	r3, r2
 8003584:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
  
  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003590:	2b00      	cmp	r3, #0
 8003592:	d01d      	beq.n	80035d0 <HAL_RCCEx_PeriphCLKConfig+0x680>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003598:	2b00      	cmp	r3, #0
 800359a:	d00e      	beq.n	80035ba <HAL_RCCEx_PeriphCLKConfig+0x66a>
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80035a0:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80035a4:	d009      	beq.n	80035ba <HAL_RCCEx_PeriphCLKConfig+0x66a>
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80035aa:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80035ae:	d004      	beq.n	80035ba <HAL_RCCEx_PeriphCLKConfig+0x66a>
 80035b0:	f44f 718b 	mov.w	r1, #278	; 0x116
 80035b4:	4872      	ldr	r0, [pc, #456]	; (8003780 <HAL_RCCEx_PeriphCLKConfig+0x830>)
 80035b6:	f003 f9cb 	bl	8006950 <assert_failed>
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80035ba:	4970      	ldr	r1, [pc, #448]	; (800377c <HAL_RCCEx_PeriphCLKConfig+0x82c>)
 80035bc:	4b6f      	ldr	r3, [pc, #444]	; (800377c <HAL_RCCEx_PeriphCLKConfig+0x82c>)
 80035be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035c2:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80035ca:	4313      	orrs	r3, r2
 80035cc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
  
  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d01d      	beq.n	8003618 <HAL_RCCEx_PeriphCLKConfig+0x6c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d00e      	beq.n	8003602 <HAL_RCCEx_PeriphCLKConfig+0x6b2>
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80035e8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80035ec:	d009      	beq.n	8003602 <HAL_RCCEx_PeriphCLKConfig+0x6b2>
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80035f2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80035f6:	d004      	beq.n	8003602 <HAL_RCCEx_PeriphCLKConfig+0x6b2>
 80035f8:	f44f 7190 	mov.w	r1, #288	; 0x120
 80035fc:	4860      	ldr	r0, [pc, #384]	; (8003780 <HAL_RCCEx_PeriphCLKConfig+0x830>)
 80035fe:	f003 f9a7 	bl	8006950 <assert_failed>
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003602:	495e      	ldr	r1, [pc, #376]	; (800377c <HAL_RCCEx_PeriphCLKConfig+0x82c>)
 8003604:	4b5d      	ldr	r3, [pc, #372]	; (800377c <HAL_RCCEx_PeriphCLKConfig+0x82c>)
 8003606:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800360a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003612:	4313      	orrs	r3, r2
 8003614:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
    
  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003620:	2b00      	cmp	r3, #0
 8003622:	d01d      	beq.n	8003660 <HAL_RCCEx_PeriphCLKConfig+0x710>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003628:	2b00      	cmp	r3, #0
 800362a:	d00e      	beq.n	800364a <HAL_RCCEx_PeriphCLKConfig+0x6fa>
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003630:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003634:	d009      	beq.n	800364a <HAL_RCCEx_PeriphCLKConfig+0x6fa>
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800363a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800363e:	d004      	beq.n	800364a <HAL_RCCEx_PeriphCLKConfig+0x6fa>
 8003640:	f44f 7195 	mov.w	r1, #298	; 0x12a
 8003644:	484e      	ldr	r0, [pc, #312]	; (8003780 <HAL_RCCEx_PeriphCLKConfig+0x830>)
 8003646:	f003 f983 	bl	8006950 <assert_failed>
    
    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800364a:	494c      	ldr	r1, [pc, #304]	; (800377c <HAL_RCCEx_PeriphCLKConfig+0x82c>)
 800364c:	4b4b      	ldr	r3, [pc, #300]	; (800377c <HAL_RCCEx_PeriphCLKConfig+0x82c>)
 800364e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003652:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800365a:	4313      	orrs	r3, r2
 800365c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003668:	2b00      	cmp	r3, #0
 800366a:	d01f      	beq.n	80036ac <HAL_RCCEx_PeriphCLKConfig+0x75c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003670:	2b00      	cmp	r3, #0
 8003672:	d010      	beq.n	8003696 <HAL_RCCEx_PeriphCLKConfig+0x746>
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003678:	2b01      	cmp	r3, #1
 800367a:	d00c      	beq.n	8003696 <HAL_RCCEx_PeriphCLKConfig+0x746>
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003680:	2b03      	cmp	r3, #3
 8003682:	d008      	beq.n	8003696 <HAL_RCCEx_PeriphCLKConfig+0x746>
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003688:	2b02      	cmp	r3, #2
 800368a:	d004      	beq.n	8003696 <HAL_RCCEx_PeriphCLKConfig+0x746>
 800368c:	f44f 719a 	mov.w	r1, #308	; 0x134
 8003690:	483b      	ldr	r0, [pc, #236]	; (8003780 <HAL_RCCEx_PeriphCLKConfig+0x830>)
 8003692:	f003 f95d 	bl	8006950 <assert_failed>
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003696:	4939      	ldr	r1, [pc, #228]	; (800377c <HAL_RCCEx_PeriphCLKConfig+0x82c>)
 8003698:	4b38      	ldr	r3, [pc, #224]	; (800377c <HAL_RCCEx_PeriphCLKConfig+0x82c>)
 800369a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800369e:	f023 0203 	bic.w	r2, r3, #3
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036a6:	4313      	orrs	r3, r2
 80036a8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d01f      	beq.n	80036f8 <HAL_RCCEx_PeriphCLKConfig+0x7a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d010      	beq.n	80036e2 <HAL_RCCEx_PeriphCLKConfig+0x792>
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80036c4:	2b04      	cmp	r3, #4
 80036c6:	d00c      	beq.n	80036e2 <HAL_RCCEx_PeriphCLKConfig+0x792>
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80036cc:	2b0c      	cmp	r3, #12
 80036ce:	d008      	beq.n	80036e2 <HAL_RCCEx_PeriphCLKConfig+0x792>
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80036d4:	2b08      	cmp	r3, #8
 80036d6:	d004      	beq.n	80036e2 <HAL_RCCEx_PeriphCLKConfig+0x792>
 80036d8:	f44f 719f 	mov.w	r1, #318	; 0x13e
 80036dc:	4828      	ldr	r0, [pc, #160]	; (8003780 <HAL_RCCEx_PeriphCLKConfig+0x830>)
 80036de:	f003 f937 	bl	8006950 <assert_failed>
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80036e2:	4926      	ldr	r1, [pc, #152]	; (800377c <HAL_RCCEx_PeriphCLKConfig+0x82c>)
 80036e4:	4b25      	ldr	r3, [pc, #148]	; (800377c <HAL_RCCEx_PeriphCLKConfig+0x82c>)
 80036e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80036ea:	f023 020c 	bic.w	r2, r3, #12
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80036f2:	4313      	orrs	r3, r2
 80036f4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003700:	2b00      	cmp	r3, #0
 8003702:	d01f      	beq.n	8003744 <HAL_RCCEx_PeriphCLKConfig+0x7f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003708:	2b00      	cmp	r3, #0
 800370a:	d010      	beq.n	800372e <HAL_RCCEx_PeriphCLKConfig+0x7de>
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003710:	2b10      	cmp	r3, #16
 8003712:	d00c      	beq.n	800372e <HAL_RCCEx_PeriphCLKConfig+0x7de>
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003718:	2b30      	cmp	r3, #48	; 0x30
 800371a:	d008      	beq.n	800372e <HAL_RCCEx_PeriphCLKConfig+0x7de>
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003720:	2b20      	cmp	r3, #32
 8003722:	d004      	beq.n	800372e <HAL_RCCEx_PeriphCLKConfig+0x7de>
 8003724:	f44f 71a4 	mov.w	r1, #328	; 0x148
 8003728:	4815      	ldr	r0, [pc, #84]	; (8003780 <HAL_RCCEx_PeriphCLKConfig+0x830>)
 800372a:	f003 f911 	bl	8006950 <assert_failed>
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800372e:	4913      	ldr	r1, [pc, #76]	; (800377c <HAL_RCCEx_PeriphCLKConfig+0x82c>)
 8003730:	4b12      	ldr	r3, [pc, #72]	; (800377c <HAL_RCCEx_PeriphCLKConfig+0x82c>)
 8003732:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003736:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800373e:	4313      	orrs	r3, r2
 8003740:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800374c:	2b00      	cmp	r3, #0
 800374e:	d024      	beq.n	800379a <HAL_RCCEx_PeriphCLKConfig+0x84a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003754:	2b00      	cmp	r3, #0
 8003756:	d015      	beq.n	8003784 <HAL_RCCEx_PeriphCLKConfig+0x834>
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800375c:	2b40      	cmp	r3, #64	; 0x40
 800375e:	d011      	beq.n	8003784 <HAL_RCCEx_PeriphCLKConfig+0x834>
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003764:	2bc0      	cmp	r3, #192	; 0xc0
 8003766:	d00d      	beq.n	8003784 <HAL_RCCEx_PeriphCLKConfig+0x834>
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800376c:	2b80      	cmp	r3, #128	; 0x80
 800376e:	d009      	beq.n	8003784 <HAL_RCCEx_PeriphCLKConfig+0x834>
 8003770:	f44f 71a9 	mov.w	r1, #338	; 0x152
 8003774:	4802      	ldr	r0, [pc, #8]	; (8003780 <HAL_RCCEx_PeriphCLKConfig+0x830>)
 8003776:	f003 f8eb 	bl	8006950 <assert_failed>
 800377a:	e003      	b.n	8003784 <HAL_RCCEx_PeriphCLKConfig+0x834>
 800377c:	40023800 	.word	0x40023800
 8003780:	0800758c 	.word	0x0800758c
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003784:	49af      	ldr	r1, [pc, #700]	; (8003a44 <HAL_RCCEx_PeriphCLKConfig+0xaf4>)
 8003786:	4baf      	ldr	r3, [pc, #700]	; (8003a44 <HAL_RCCEx_PeriphCLKConfig+0xaf4>)
 8003788:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800378c:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003794:	4313      	orrs	r3, r2
 8003796:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d022      	beq.n	80037ec <HAL_RCCEx_PeriphCLKConfig+0x89c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d013      	beq.n	80037d6 <HAL_RCCEx_PeriphCLKConfig+0x886>
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037b2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80037b6:	d00e      	beq.n	80037d6 <HAL_RCCEx_PeriphCLKConfig+0x886>
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037bc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80037c0:	d009      	beq.n	80037d6 <HAL_RCCEx_PeriphCLKConfig+0x886>
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037c6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80037ca:	d004      	beq.n	80037d6 <HAL_RCCEx_PeriphCLKConfig+0x886>
 80037cc:	f44f 71ae 	mov.w	r1, #348	; 0x15c
 80037d0:	489d      	ldr	r0, [pc, #628]	; (8003a48 <HAL_RCCEx_PeriphCLKConfig+0xaf8>)
 80037d2:	f003 f8bd 	bl	8006950 <assert_failed>
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80037d6:	499b      	ldr	r1, [pc, #620]	; (8003a44 <HAL_RCCEx_PeriphCLKConfig+0xaf4>)
 80037d8:	4b9a      	ldr	r3, [pc, #616]	; (8003a44 <HAL_RCCEx_PeriphCLKConfig+0xaf4>)
 80037da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037de:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037e6:	4313      	orrs	r3, r2
 80037e8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d022      	beq.n	800383e <HAL_RCCEx_PeriphCLKConfig+0x8ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d013      	beq.n	8003828 <HAL_RCCEx_PeriphCLKConfig+0x8d8>
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003804:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003808:	d00e      	beq.n	8003828 <HAL_RCCEx_PeriphCLKConfig+0x8d8>
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800380e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003812:	d009      	beq.n	8003828 <HAL_RCCEx_PeriphCLKConfig+0x8d8>
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003818:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800381c:	d004      	beq.n	8003828 <HAL_RCCEx_PeriphCLKConfig+0x8d8>
 800381e:	f44f 71b3 	mov.w	r1, #358	; 0x166
 8003822:	4889      	ldr	r0, [pc, #548]	; (8003a48 <HAL_RCCEx_PeriphCLKConfig+0xaf8>)
 8003824:	f003 f894 	bl	8006950 <assert_failed>
    
    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8003828:	4986      	ldr	r1, [pc, #536]	; (8003a44 <HAL_RCCEx_PeriphCLKConfig+0xaf4>)
 800382a:	4b86      	ldr	r3, [pc, #536]	; (8003a44 <HAL_RCCEx_PeriphCLKConfig+0xaf4>)
 800382c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003830:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003838:	4313      	orrs	r3, r2
 800383a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003846:	2b00      	cmp	r3, #0
 8003848:	d022      	beq.n	8003890 <HAL_RCCEx_PeriphCLKConfig+0x940>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800384e:	2b00      	cmp	r3, #0
 8003850:	d013      	beq.n	800387a <HAL_RCCEx_PeriphCLKConfig+0x92a>
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003856:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800385a:	d00e      	beq.n	800387a <HAL_RCCEx_PeriphCLKConfig+0x92a>
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003860:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8003864:	d009      	beq.n	800387a <HAL_RCCEx_PeriphCLKConfig+0x92a>
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800386a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800386e:	d004      	beq.n	800387a <HAL_RCCEx_PeriphCLKConfig+0x92a>
 8003870:	f44f 71b8 	mov.w	r1, #368	; 0x170
 8003874:	4874      	ldr	r0, [pc, #464]	; (8003a48 <HAL_RCCEx_PeriphCLKConfig+0xaf8>)
 8003876:	f003 f86b 	bl	8006950 <assert_failed>
    
    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800387a:	4972      	ldr	r1, [pc, #456]	; (8003a44 <HAL_RCCEx_PeriphCLKConfig+0xaf4>)
 800387c:	4b71      	ldr	r3, [pc, #452]	; (8003a44 <HAL_RCCEx_PeriphCLKConfig+0xaf4>)
 800387e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003882:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800388a:	4313      	orrs	r3, r2
 800388c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003898:	2b00      	cmp	r3, #0
 800389a:	d022      	beq.n	80038e2 <HAL_RCCEx_PeriphCLKConfig+0x992>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d013      	beq.n	80038cc <HAL_RCCEx_PeriphCLKConfig+0x97c>
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80038a8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80038ac:	d00e      	beq.n	80038cc <HAL_RCCEx_PeriphCLKConfig+0x97c>
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80038b2:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80038b6:	d009      	beq.n	80038cc <HAL_RCCEx_PeriphCLKConfig+0x97c>
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80038bc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80038c0:	d004      	beq.n	80038cc <HAL_RCCEx_PeriphCLKConfig+0x97c>
 80038c2:	f44f 71bd 	mov.w	r1, #378	; 0x17a
 80038c6:	4860      	ldr	r0, [pc, #384]	; (8003a48 <HAL_RCCEx_PeriphCLKConfig+0xaf8>)
 80038c8:	f003 f842 	bl	8006950 <assert_failed>
    
    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80038cc:	495d      	ldr	r1, [pc, #372]	; (8003a44 <HAL_RCCEx_PeriphCLKConfig+0xaf4>)
 80038ce:	4b5d      	ldr	r3, [pc, #372]	; (8003a44 <HAL_RCCEx_PeriphCLKConfig+0xaf4>)
 80038d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80038d4:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80038dc:	4313      	orrs	r3, r2
 80038de:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
  
  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d018      	beq.n	8003920 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80038f2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80038f6:	d008      	beq.n	800390a <HAL_RCCEx_PeriphCLKConfig+0x9ba>
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d004      	beq.n	800390a <HAL_RCCEx_PeriphCLKConfig+0x9ba>
 8003900:	f44f 71c2 	mov.w	r1, #388	; 0x184
 8003904:	4850      	ldr	r0, [pc, #320]	; (8003a48 <HAL_RCCEx_PeriphCLKConfig+0xaf8>)
 8003906:	f003 f823 	bl	8006950 <assert_failed>
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800390a:	494e      	ldr	r1, [pc, #312]	; (8003a44 <HAL_RCCEx_PeriphCLKConfig+0xaf4>)
 800390c:	4b4d      	ldr	r3, [pc, #308]	; (8003a44 <HAL_RCCEx_PeriphCLKConfig+0xaf4>)
 800390e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003912:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800391a:	4313      	orrs	r3, r2
 800391c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
  
  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003928:	2b00      	cmp	r3, #0
 800392a:	d01f      	beq.n	800396c <HAL_RCCEx_PeriphCLKConfig+0xa1c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003930:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003934:	d008      	beq.n	8003948 <HAL_RCCEx_PeriphCLKConfig+0x9f8>
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800393a:	2b00      	cmp	r3, #0
 800393c:	d004      	beq.n	8003948 <HAL_RCCEx_PeriphCLKConfig+0x9f8>
 800393e:	f44f 71c7 	mov.w	r1, #398	; 0x18e
 8003942:	4841      	ldr	r0, [pc, #260]	; (8003a48 <HAL_RCCEx_PeriphCLKConfig+0xaf8>)
 8003944:	f003 f804 	bl	8006950 <assert_failed>
    
    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8003948:	493e      	ldr	r1, [pc, #248]	; (8003a44 <HAL_RCCEx_PeriphCLKConfig+0xaf4>)
 800394a:	4b3e      	ldr	r3, [pc, #248]	; (8003a44 <HAL_RCCEx_PeriphCLKConfig+0xaf4>)
 800394c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003950:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003958:	4313      	orrs	r3, r2
 800395a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003962:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003966:	d101      	bne.n	800396c <HAL_RCCEx_PeriphCLKConfig+0xa1c>
    {
      pllsaiused = 1; 
 8003968:	2301      	movs	r3, #1
 800396a:	61bb      	str	r3, [r7, #24]
    pllsaiused = 1; 
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
  
  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003974:	2b00      	cmp	r3, #0
 8003976:	d022      	beq.n	80039be <HAL_RCCEx_PeriphCLKConfig+0xa6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800397c:	2b00      	cmp	r3, #0
 800397e:	d013      	beq.n	80039a8 <HAL_RCCEx_PeriphCLKConfig+0xa58>
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003984:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003988:	d00e      	beq.n	80039a8 <HAL_RCCEx_PeriphCLKConfig+0xa58>
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800398e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003992:	d009      	beq.n	80039a8 <HAL_RCCEx_PeriphCLKConfig+0xa58>
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003998:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800399c:	d004      	beq.n	80039a8 <HAL_RCCEx_PeriphCLKConfig+0xa58>
 800399e:	f44f 71d3 	mov.w	r1, #422	; 0x1a6
 80039a2:	4829      	ldr	r0, [pc, #164]	; (8003a48 <HAL_RCCEx_PeriphCLKConfig+0xaf8>)
 80039a4:	f002 ffd4 	bl	8006950 <assert_failed>
    
    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80039a8:	4926      	ldr	r1, [pc, #152]	; (8003a44 <HAL_RCCEx_PeriphCLKConfig+0xaf4>)
 80039aa:	4b26      	ldr	r3, [pc, #152]	; (8003a44 <HAL_RCCEx_PeriphCLKConfig+0xaf4>)
 80039ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80039b0:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80039b8:	4313      	orrs	r3, r2
 80039ba:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }
  
  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d01b      	beq.n	8003a02 <HAL_RCCEx_PeriphCLKConfig+0xab2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80039d0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80039d4:	d009      	beq.n	80039ea <HAL_RCCEx_PeriphCLKConfig+0xa9a>
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d004      	beq.n	80039ea <HAL_RCCEx_PeriphCLKConfig+0xa9a>
 80039e0:	f44f 71d8 	mov.w	r1, #432	; 0x1b0
 80039e4:	4818      	ldr	r0, [pc, #96]	; (8003a48 <HAL_RCCEx_PeriphCLKConfig+0xaf8>)
 80039e6:	f002 ffb3 	bl	8006950 <assert_failed>
    
    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80039ea:	4916      	ldr	r1, [pc, #88]	; (8003a44 <HAL_RCCEx_PeriphCLKConfig+0xaf4>)
 80039ec:	4b15      	ldr	r3, [pc, #84]	; (8003a44 <HAL_RCCEx_PeriphCLKConfig+0xaf4>)
 80039ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80039f2:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80039fc:	4313      	orrs	r3, r2
 80039fe:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
  
#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)  
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d021      	beq.n	8003a52 <HAL_RCCEx_PeriphCLKConfig+0xb02>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003a14:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003a18:	d009      	beq.n	8003a2e <HAL_RCCEx_PeriphCLKConfig+0xade>
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d004      	beq.n	8003a2e <HAL_RCCEx_PeriphCLKConfig+0xade>
 8003a24:	f240 11bb 	movw	r1, #443	; 0x1bb
 8003a28:	4807      	ldr	r0, [pc, #28]	; (8003a48 <HAL_RCCEx_PeriphCLKConfig+0xaf8>)
 8003a2a:	f002 ff91 	bl	8006950 <assert_failed>
    
    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8003a2e:	4905      	ldr	r1, [pc, #20]	; (8003a44 <HAL_RCCEx_PeriphCLKConfig+0xaf4>)
 8003a30:	4b04      	ldr	r3, [pc, #16]	; (8003a44 <HAL_RCCEx_PeriphCLKConfig+0xaf4>)
 8003a32:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003a36:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003a40:	e004      	b.n	8003a4c <HAL_RCCEx_PeriphCLKConfig+0xafc>
 8003a42:	bf00      	nop
 8003a44:	40023800 	.word	0x40023800
 8003a48:	0800758c 	.word	0x0800758c
 8003a4c:	4313      	orrs	r3, r2
 8003a4e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
	
  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d01b      	beq.n	8003a96 <HAL_RCCEx_PeriphCLKConfig+0xb46>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d00a      	beq.n	8003a7e <HAL_RCCEx_PeriphCLKConfig+0xb2e>
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a6e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003a72:	d004      	beq.n	8003a7e <HAL_RCCEx_PeriphCLKConfig+0xb2e>
 8003a74:	f240 11c5 	movw	r1, #453	; 0x1c5
 8003a78:	4826      	ldr	r0, [pc, #152]	; (8003b14 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8003a7a:	f002 ff69 	bl	8006950 <assert_failed>

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003a7e:	4926      	ldr	r1, [pc, #152]	; (8003b18 <HAL_RCCEx_PeriphCLKConfig+0xbc8>)
 8003a80:	4b25      	ldr	r3, [pc, #148]	; (8003b18 <HAL_RCCEx_PeriphCLKConfig+0xbc8>)
 8003a82:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003a86:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a90:	4313      	orrs	r3, r2
 8003a92:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
  
  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d01b      	beq.n	8003ada <HAL_RCCEx_PeriphCLKConfig+0xb8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d00a      	beq.n	8003ac2 <HAL_RCCEx_PeriphCLKConfig+0xb72>
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003ab2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003ab6:	d004      	beq.n	8003ac2 <HAL_RCCEx_PeriphCLKConfig+0xb72>
 8003ab8:	f240 11cf 	movw	r1, #463	; 0x1cf
 8003abc:	4815      	ldr	r0, [pc, #84]	; (8003b14 <HAL_RCCEx_PeriphCLKConfig+0xbc4>)
 8003abe:	f002 ff47 	bl	8006950 <assert_failed>

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003ac2:	4915      	ldr	r1, [pc, #84]	; (8003b18 <HAL_RCCEx_PeriphCLKConfig+0xbc8>)
 8003ac4:	4b14      	ldr	r3, [pc, #80]	; (8003b18 <HAL_RCCEx_PeriphCLKConfig+0xbc8>)
 8003ac6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003aca:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003ad4:	4313      	orrs	r3, r2
 8003ad6:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }  
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
  
  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 8003ada:	69fb      	ldr	r3, [r7, #28]
 8003adc:	2b01      	cmp	r3, #1
 8003ade:	d005      	beq.n	8003aec <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003ae8:	f040 8154 	bne.w	8003d94 <HAL_RCCEx_PeriphCLKConfig+0xe44>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();  
 8003aec:	4a0a      	ldr	r2, [pc, #40]	; (8003b18 <HAL_RCCEx_PeriphCLKConfig+0xbc8>)
 8003aee:	4b0a      	ldr	r3, [pc, #40]	; (8003b18 <HAL_RCCEx_PeriphCLKConfig+0xbc8>)
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003af6:	6013      	str	r3, [r2, #0]
    
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003af8:	f7fc fd78 	bl	80005ec <HAL_GetTick>
 8003afc:	6178      	str	r0, [r7, #20]
    
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003afe:	e00d      	b.n	8003b1c <HAL_RCCEx_PeriphCLKConfig+0xbcc>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003b00:	f7fc fd74 	bl	80005ec <HAL_GetTick>
 8003b04:	4602      	mov	r2, r0
 8003b06:	697b      	ldr	r3, [r7, #20]
 8003b08:	1ad3      	subs	r3, r2, r3
 8003b0a:	2b64      	cmp	r3, #100	; 0x64
 8003b0c:	d906      	bls.n	8003b1c <HAL_RCCEx_PeriphCLKConfig+0xbcc>
      {
        /* return in case of Timeout detected */         
        return HAL_TIMEOUT;
 8003b0e:	2303      	movs	r3, #3
 8003b10:	e223      	b.n	8003f5a <HAL_RCCEx_PeriphCLKConfig+0x100a>
 8003b12:	bf00      	nop
 8003b14:	0800758c 	.word	0x0800758c
 8003b18:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003b1c:	4ba9      	ldr	r3, [pc, #676]	; (8003dc4 <HAL_RCCEx_PeriphCLKConfig+0xe74>)
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d1eb      	bne.n	8003b00 <HAL_RCCEx_PeriphCLKConfig+0xbb0>
      }
    }
    
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	685b      	ldr	r3, [r3, #4]
 8003b2c:	2b31      	cmp	r3, #49	; 0x31
 8003b2e:	d904      	bls.n	8003b3a <HAL_RCCEx_PeriphCLKConfig+0xbea>
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	685b      	ldr	r3, [r3, #4]
 8003b34:	f5b3 7fd8 	cmp.w	r3, #432	; 0x1b0
 8003b38:	d904      	bls.n	8003b44 <HAL_RCCEx_PeriphCLKConfig+0xbf4>
 8003b3a:	f240 11eb 	movw	r1, #491	; 0x1eb
 8003b3e:	48a2      	ldr	r0, [pc, #648]	; (8003dc8 <HAL_RCCEx_PeriphCLKConfig+0xe78>)
 8003b40:	f002 ff06 	bl	8006950 <assert_failed>
      
    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/ 
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	f003 0301 	and.w	r3, r3, #1
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d02e      	beq.n	8003bae <HAL_RCCEx_PeriphCLKConfig+0xc5e>
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d12a      	bne.n	8003bae <HAL_RCCEx_PeriphCLKConfig+0xc5e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	689b      	ldr	r3, [r3, #8]
 8003b5c:	2b01      	cmp	r3, #1
 8003b5e:	d903      	bls.n	8003b68 <HAL_RCCEx_PeriphCLKConfig+0xc18>
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	689b      	ldr	r3, [r3, #8]
 8003b64:	2b07      	cmp	r3, #7
 8003b66:	d904      	bls.n	8003b72 <HAL_RCCEx_PeriphCLKConfig+0xc22>
 8003b68:	f240 11f1 	movw	r1, #497	; 0x1f1
 8003b6c:	4896      	ldr	r0, [pc, #600]	; (8003dc8 <HAL_RCCEx_PeriphCLKConfig+0xe78>)
 8003b6e:	f002 feef 	bl	8006950 <assert_failed>
    
      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003b72:	4b94      	ldr	r3, [pc, #592]	; (8003dc4 <HAL_RCCEx_PeriphCLKConfig+0xe74>)
 8003b74:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003b78:	0c1b      	lsrs	r3, r3, #16
 8003b7a:	f003 0303 	and.w	r3, r3, #3
 8003b7e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003b80:	4b90      	ldr	r3, [pc, #576]	; (8003dc4 <HAL_RCCEx_PeriphCLKConfig+0xe74>)
 8003b82:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003b86:	0e1b      	lsrs	r3, r3, #24
 8003b88:	f003 030f 	and.w	r3, r3, #15
 8003b8c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8003b8e:	498d      	ldr	r1, [pc, #564]	; (8003dc4 <HAL_RCCEx_PeriphCLKConfig+0xe74>)
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	685b      	ldr	r3, [r3, #4]
 8003b94:	019a      	lsls	r2, r3, #6
 8003b96:	693b      	ldr	r3, [r7, #16]
 8003b98:	041b      	lsls	r3, r3, #16
 8003b9a:	431a      	orrs	r2, r3
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	061b      	lsls	r3, r3, #24
 8003ba0:	431a      	orrs	r2, r3
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	689b      	ldr	r3, [r3, #8]
 8003ba6:	071b      	lsls	r3, r3, #28
 8003ba8:	4313      	orrs	r3, r2
 8003baa:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }
        
    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/  
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d004      	beq.n	8003bc4 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003bbe:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003bc2:	d00a      	beq.n	8003bda <HAL_RCCEx_PeriphCLKConfig+0xc8a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S))) 
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d048      	beq.n	8003c62 <HAL_RCCEx_PeriphCLKConfig+0xd12>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S))) 
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bd4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003bd8:	d143      	bne.n	8003c62 <HAL_RCCEx_PeriphCLKConfig+0xd12>
    {
      /* Check for PLLI2S Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	68db      	ldr	r3, [r3, #12]
 8003bde:	2b01      	cmp	r3, #1
 8003be0:	d903      	bls.n	8003bea <HAL_RCCEx_PeriphCLKConfig+0xc9a>
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	68db      	ldr	r3, [r3, #12]
 8003be6:	2b0f      	cmp	r3, #15
 8003be8:	d904      	bls.n	8003bf4 <HAL_RCCEx_PeriphCLKConfig+0xca4>
 8003bea:	f240 2101 	movw	r1, #513	; 0x201
 8003bee:	4876      	ldr	r0, [pc, #472]	; (8003dc8 <HAL_RCCEx_PeriphCLKConfig+0xe78>)
 8003bf0:	f002 feae 	bl	8006950 <assert_failed>
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d003      	beq.n	8003c04 <HAL_RCCEx_PeriphCLKConfig+0xcb4>
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c00:	2b20      	cmp	r3, #32
 8003c02:	d904      	bls.n	8003c0e <HAL_RCCEx_PeriphCLKConfig+0xcbe>
 8003c04:	f240 2103 	movw	r1, #515	; 0x203
 8003c08:	486f      	ldr	r0, [pc, #444]	; (8003dc8 <HAL_RCCEx_PeriphCLKConfig+0xe78>)
 8003c0a:	f002 fea1 	bl	8006950 <assert_failed>
            
      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003c0e:	4b6d      	ldr	r3, [pc, #436]	; (8003dc4 <HAL_RCCEx_PeriphCLKConfig+0xe74>)
 8003c10:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003c14:	0c1b      	lsrs	r3, r3, #16
 8003c16:	f003 0303 	and.w	r3, r3, #3
 8003c1a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003c1c:	4b69      	ldr	r3, [pc, #420]	; (8003dc4 <HAL_RCCEx_PeriphCLKConfig+0xe74>)
 8003c1e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003c22:	0f1b      	lsrs	r3, r3, #28
 8003c24:	f003 0307 	and.w	r3, r3, #7
 8003c28:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */      
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8003c2a:	4966      	ldr	r1, [pc, #408]	; (8003dc4 <HAL_RCCEx_PeriphCLKConfig+0xe74>)
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	685b      	ldr	r3, [r3, #4]
 8003c30:	019a      	lsls	r2, r3, #6
 8003c32:	693b      	ldr	r3, [r7, #16]
 8003c34:	041b      	lsls	r3, r3, #16
 8003c36:	431a      	orrs	r2, r3
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	68db      	ldr	r3, [r3, #12]
 8003c3c:	061b      	lsls	r3, r3, #24
 8003c3e:	431a      	orrs	r2, r3
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	071b      	lsls	r3, r3, #28
 8003c44:	4313      	orrs	r3, r2
 8003c46:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
   
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */ 
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);   
 8003c4a:	495e      	ldr	r1, [pc, #376]	; (8003dc4 <HAL_RCCEx_PeriphCLKConfig+0xe74>)
 8003c4c:	4b5d      	ldr	r3, [pc, #372]	; (8003dc4 <HAL_RCCEx_PeriphCLKConfig+0xe74>)
 8003c4e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003c52:	f023 021f 	bic.w	r2, r3, #31
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c5a:	3b01      	subs	r3, #1
 8003c5c:	4313      	orrs	r3, r2
 8003c5e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }          

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/  
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d032      	beq.n	8003cd4 <HAL_RCCEx_PeriphCLKConfig+0xd84>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	691b      	ldr	r3, [r3, #16]
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d010      	beq.n	8003c98 <HAL_RCCEx_PeriphCLKConfig+0xd48>
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	691b      	ldr	r3, [r3, #16]
 8003c7a:	2b01      	cmp	r3, #1
 8003c7c:	d00c      	beq.n	8003c98 <HAL_RCCEx_PeriphCLKConfig+0xd48>
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	691b      	ldr	r3, [r3, #16]
 8003c82:	2b02      	cmp	r3, #2
 8003c84:	d008      	beq.n	8003c98 <HAL_RCCEx_PeriphCLKConfig+0xd48>
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	691b      	ldr	r3, [r3, #16]
 8003c8a:	2b03      	cmp	r3, #3
 8003c8c:	d004      	beq.n	8003c98 <HAL_RCCEx_PeriphCLKConfig+0xd48>
 8003c8e:	f240 2116 	movw	r1, #534	; 0x216
 8003c92:	484d      	ldr	r0, [pc, #308]	; (8003dc8 <HAL_RCCEx_PeriphCLKConfig+0xe78>)
 8003c94:	f002 fe5c 	bl	8006950 <assert_failed>
     
     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003c98:	4b4a      	ldr	r3, [pc, #296]	; (8003dc4 <HAL_RCCEx_PeriphCLKConfig+0xe74>)
 8003c9a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003c9e:	0e1b      	lsrs	r3, r3, #24
 8003ca0:	f003 030f 	and.w	r3, r3, #15
 8003ca4:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003ca6:	4b47      	ldr	r3, [pc, #284]	; (8003dc4 <HAL_RCCEx_PeriphCLKConfig+0xe74>)
 8003ca8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003cac:	0f1b      	lsrs	r3, r3, #28
 8003cae:	f003 0307 	and.w	r3, r3, #7
 8003cb2:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8003cb4:	4943      	ldr	r1, [pc, #268]	; (8003dc4 <HAL_RCCEx_PeriphCLKConfig+0xe74>)
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	685b      	ldr	r3, [r3, #4]
 8003cba:	019a      	lsls	r2, r3, #6
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	691b      	ldr	r3, [r3, #16]
 8003cc0:	041b      	lsls	r3, r3, #16
 8003cc2:	431a      	orrs	r2, r3
 8003cc4:	693b      	ldr	r3, [r7, #16]
 8003cc6:	061b      	lsls	r3, r3, #24
 8003cc8:	431a      	orrs	r2, r3
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	071b      	lsls	r3, r3, #28
 8003cce:	4313      	orrs	r3, r2
 8003cd0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }  
         
    /*----------------- In Case of PLLI2S is just selected  -----------------*/  
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d040      	beq.n	8003d62 <HAL_RCCEx_PeriphCLKConfig+0xe12>
    {
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	691b      	ldr	r3, [r3, #16]
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d010      	beq.n	8003d0a <HAL_RCCEx_PeriphCLKConfig+0xdba>
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	691b      	ldr	r3, [r3, #16]
 8003cec:	2b01      	cmp	r3, #1
 8003cee:	d00c      	beq.n	8003d0a <HAL_RCCEx_PeriphCLKConfig+0xdba>
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	691b      	ldr	r3, [r3, #16]
 8003cf4:	2b02      	cmp	r3, #2
 8003cf6:	d008      	beq.n	8003d0a <HAL_RCCEx_PeriphCLKConfig+0xdba>
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	691b      	ldr	r3, [r3, #16]
 8003cfc:	2b03      	cmp	r3, #3
 8003cfe:	d004      	beq.n	8003d0a <HAL_RCCEx_PeriphCLKConfig+0xdba>
 8003d00:	f240 2125 	movw	r1, #549	; 0x225
 8003d04:	4830      	ldr	r0, [pc, #192]	; (8003dc8 <HAL_RCCEx_PeriphCLKConfig+0xe78>)
 8003d06:	f002 fe23 	bl	8006950 <assert_failed>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	689b      	ldr	r3, [r3, #8]
 8003d0e:	2b01      	cmp	r3, #1
 8003d10:	d903      	bls.n	8003d1a <HAL_RCCEx_PeriphCLKConfig+0xdca>
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	689b      	ldr	r3, [r3, #8]
 8003d16:	2b07      	cmp	r3, #7
 8003d18:	d904      	bls.n	8003d24 <HAL_RCCEx_PeriphCLKConfig+0xdd4>
 8003d1a:	f240 2126 	movw	r1, #550	; 0x226
 8003d1e:	482a      	ldr	r0, [pc, #168]	; (8003dc8 <HAL_RCCEx_PeriphCLKConfig+0xe78>)
 8003d20:	f002 fe16 	bl	8006950 <assert_failed>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	68db      	ldr	r3, [r3, #12]
 8003d28:	2b01      	cmp	r3, #1
 8003d2a:	d903      	bls.n	8003d34 <HAL_RCCEx_PeriphCLKConfig+0xde4>
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	68db      	ldr	r3, [r3, #12]
 8003d30:	2b0f      	cmp	r3, #15
 8003d32:	d904      	bls.n	8003d3e <HAL_RCCEx_PeriphCLKConfig+0xdee>
 8003d34:	f240 2127 	movw	r1, #551	; 0x227
 8003d38:	4823      	ldr	r0, [pc, #140]	; (8003dc8 <HAL_RCCEx_PeriphCLKConfig+0xe78>)
 8003d3a:	f002 fe09 	bl	8006950 <assert_failed>

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003d3e:	4921      	ldr	r1, [pc, #132]	; (8003dc4 <HAL_RCCEx_PeriphCLKConfig+0xe74>)
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	685b      	ldr	r3, [r3, #4]
 8003d44:	019a      	lsls	r2, r3, #6
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	691b      	ldr	r3, [r3, #16]
 8003d4a:	041b      	lsls	r3, r3, #16
 8003d4c:	431a      	orrs	r2, r3
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	68db      	ldr	r3, [r3, #12]
 8003d52:	061b      	lsls	r3, r3, #24
 8003d54:	431a      	orrs	r2, r3
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	689b      	ldr	r3, [r3, #8]
 8003d5a:	071b      	lsls	r3, r3, #28
 8003d5c:	4313      	orrs	r3, r2
 8003d5e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    } 
    
    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003d62:	4a18      	ldr	r2, [pc, #96]	; (8003dc4 <HAL_RCCEx_PeriphCLKConfig+0xe74>)
 8003d64:	4b17      	ldr	r3, [pc, #92]	; (8003dc4 <HAL_RCCEx_PeriphCLKConfig+0xe74>)
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003d6c:	6013      	str	r3, [r2, #0]
    
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003d6e:	f7fc fc3d 	bl	80005ec <HAL_GetTick>
 8003d72:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003d74:	e008      	b.n	8003d88 <HAL_RCCEx_PeriphCLKConfig+0xe38>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003d76:	f7fc fc39 	bl	80005ec <HAL_GetTick>
 8003d7a:	4602      	mov	r2, r0
 8003d7c:	697b      	ldr	r3, [r7, #20]
 8003d7e:	1ad3      	subs	r3, r2, r3
 8003d80:	2b64      	cmp	r3, #100	; 0x64
 8003d82:	d901      	bls.n	8003d88 <HAL_RCCEx_PeriphCLKConfig+0xe38>
      {
        /* return in case of Timeout detected */                
        return HAL_TIMEOUT;
 8003d84:	2303      	movs	r3, #3
 8003d86:	e0e8      	b.n	8003f5a <HAL_RCCEx_PeriphCLKConfig+0x100a>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003d88:	4b0e      	ldr	r3, [pc, #56]	; (8003dc4 <HAL_RCCEx_PeriphCLKConfig+0xe74>)
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d0f0      	beq.n	8003d76 <HAL_RCCEx_PeriphCLKConfig+0xe26>
    }
  } 
  
  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8003d94:	69bb      	ldr	r3, [r7, #24]
 8003d96:	2b01      	cmp	r3, #1
 8003d98:	f040 80de 	bne.w	8003f58 <HAL_RCCEx_PeriphCLKConfig+0x1008>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE(); 
 8003d9c:	4a09      	ldr	r2, [pc, #36]	; (8003dc4 <HAL_RCCEx_PeriphCLKConfig+0xe74>)
 8003d9e:	4b09      	ldr	r3, [pc, #36]	; (8003dc4 <HAL_RCCEx_PeriphCLKConfig+0xe74>)
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003da6:	6013      	str	r3, [r2, #0]
    
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003da8:	f7fc fc20 	bl	80005ec <HAL_GetTick>
 8003dac:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003dae:	e00d      	b.n	8003dcc <HAL_RCCEx_PeriphCLKConfig+0xe7c>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003db0:	f7fc fc1c 	bl	80005ec <HAL_GetTick>
 8003db4:	4602      	mov	r2, r0
 8003db6:	697b      	ldr	r3, [r7, #20]
 8003db8:	1ad3      	subs	r3, r2, r3
 8003dba:	2b64      	cmp	r3, #100	; 0x64
 8003dbc:	d906      	bls.n	8003dcc <HAL_RCCEx_PeriphCLKConfig+0xe7c>
      { 
        /* return in case of Timeout detected */        
        return HAL_TIMEOUT;
 8003dbe:	2303      	movs	r3, #3
 8003dc0:	e0cb      	b.n	8003f5a <HAL_RCCEx_PeriphCLKConfig+0x100a>
 8003dc2:	bf00      	nop
 8003dc4:	40023800 	.word	0x40023800
 8003dc8:	0800758c 	.word	0x0800758c
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003dcc:	4b65      	ldr	r3, [pc, #404]	; (8003f64 <HAL_RCCEx_PeriphCLKConfig+0x1014>)
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003dd4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003dd8:	d0ea      	beq.n	8003db0 <HAL_RCCEx_PeriphCLKConfig+0xe60>
      }
    } 
    
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	695b      	ldr	r3, [r3, #20]
 8003dde:	2b31      	cmp	r3, #49	; 0x31
 8003de0:	d904      	bls.n	8003dec <HAL_RCCEx_PeriphCLKConfig+0xe9c>
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	695b      	ldr	r3, [r3, #20]
 8003de6:	f5b3 7fd8 	cmp.w	r3, #432	; 0x1b0
 8003dea:	d904      	bls.n	8003df6 <HAL_RCCEx_PeriphCLKConfig+0xea6>
 8003dec:	f240 2155 	movw	r1, #597	; 0x255
 8003df0:	485d      	ldr	r0, [pc, #372]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x1018>)
 8003df2:	f002 fdad 	bl	8006950 <assert_failed>
    
    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/  
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d003      	beq.n	8003e0a <HAL_RCCEx_PeriphCLKConfig+0xeba>
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d009      	beq.n	8003e1e <HAL_RCCEx_PeriphCLKConfig+0xece>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d048      	beq.n	8003ea8 <HAL_RCCEx_PeriphCLKConfig+0xf58>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d144      	bne.n	8003ea8 <HAL_RCCEx_PeriphCLKConfig+0xf58>
    {
      /* check for PLLSAIQ Parameter */
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	699b      	ldr	r3, [r3, #24]
 8003e22:	2b01      	cmp	r3, #1
 8003e24:	d903      	bls.n	8003e2e <HAL_RCCEx_PeriphCLKConfig+0xede>
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	699b      	ldr	r3, [r3, #24]
 8003e2a:	2b0f      	cmp	r3, #15
 8003e2c:	d904      	bls.n	8003e38 <HAL_RCCEx_PeriphCLKConfig+0xee8>
 8003e2e:	f44f 7117 	mov.w	r1, #604	; 0x25c
 8003e32:	484d      	ldr	r0, [pc, #308]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x1018>)
 8003e34:	f002 fd8c 	bl	8006950 <assert_failed>
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d003      	beq.n	8003e48 <HAL_RCCEx_PeriphCLKConfig+0xef8>
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e44:	2b20      	cmp	r3, #32
 8003e46:	d904      	bls.n	8003e52 <HAL_RCCEx_PeriphCLKConfig+0xf02>
 8003e48:	f240 215e 	movw	r1, #606	; 0x25e
 8003e4c:	4846      	ldr	r0, [pc, #280]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x1018>)
 8003e4e:	f002 fd7f 	bl	8006950 <assert_failed>
    
      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003e52:	4b44      	ldr	r3, [pc, #272]	; (8003f64 <HAL_RCCEx_PeriphCLKConfig+0x1014>)
 8003e54:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e58:	0c1b      	lsrs	r3, r3, #16
 8003e5a:	f003 0303 	and.w	r3, r3, #3
 8003e5e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003e60:	4b40      	ldr	r3, [pc, #256]	; (8003f64 <HAL_RCCEx_PeriphCLKConfig+0x1014>)
 8003e62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e66:	0f1b      	lsrs	r3, r3, #28
 8003e68:	f003 0307 	and.w	r3, r3, #7
 8003e6c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8003e6e:	493d      	ldr	r1, [pc, #244]	; (8003f64 <HAL_RCCEx_PeriphCLKConfig+0x1014>)
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	695b      	ldr	r3, [r3, #20]
 8003e74:	019a      	lsls	r2, r3, #6
 8003e76:	693b      	ldr	r3, [r7, #16]
 8003e78:	041b      	lsls	r3, r3, #16
 8003e7a:	431a      	orrs	r2, r3
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	699b      	ldr	r3, [r3, #24]
 8003e80:	061b      	lsls	r3, r3, #24
 8003e82:	431a      	orrs	r2, r3
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	071b      	lsls	r3, r3, #28
 8003e88:	4313      	orrs	r3, r2
 8003e8a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */ 
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003e8e:	4935      	ldr	r1, [pc, #212]	; (8003f64 <HAL_RCCEx_PeriphCLKConfig+0x1014>)
 8003e90:	4b34      	ldr	r3, [pc, #208]	; (8003f64 <HAL_RCCEx_PeriphCLKConfig+0x1014>)
 8003e92:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003e96:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e9e:	3b01      	subs	r3, #1
 8003ea0:	021b      	lsls	r3, r3, #8
 8003ea2:	4313      	orrs	r3, r2
 8003ea4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }           

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/   
    /* In Case of PLLI2S is selected as source clock for CK48 */ 
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d037      	beq.n	8003f24 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003eb8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003ebc:	d132      	bne.n	8003f24 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	6a1b      	ldr	r3, [r3, #32]
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d010      	beq.n	8003ee8 <HAL_RCCEx_PeriphCLKConfig+0xf98>
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	6a1b      	ldr	r3, [r3, #32]
 8003eca:	2b01      	cmp	r3, #1
 8003ecc:	d00c      	beq.n	8003ee8 <HAL_RCCEx_PeriphCLKConfig+0xf98>
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	6a1b      	ldr	r3, [r3, #32]
 8003ed2:	2b02      	cmp	r3, #2
 8003ed4:	d008      	beq.n	8003ee8 <HAL_RCCEx_PeriphCLKConfig+0xf98>
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	6a1b      	ldr	r3, [r3, #32]
 8003eda:	2b03      	cmp	r3, #3
 8003edc:	d004      	beq.n	8003ee8 <HAL_RCCEx_PeriphCLKConfig+0xf98>
 8003ede:	f240 2171 	movw	r1, #625	; 0x271
 8003ee2:	4821      	ldr	r0, [pc, #132]	; (8003f68 <HAL_RCCEx_PeriphCLKConfig+0x1018>)
 8003ee4:	f002 fd34 	bl	8006950 <assert_failed>
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003ee8:	4b1e      	ldr	r3, [pc, #120]	; (8003f64 <HAL_RCCEx_PeriphCLKConfig+0x1014>)
 8003eea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003eee:	0e1b      	lsrs	r3, r3, #24
 8003ef0:	f003 030f 	and.w	r3, r3, #15
 8003ef4:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003ef6:	4b1b      	ldr	r3, [pc, #108]	; (8003f64 <HAL_RCCEx_PeriphCLKConfig+0x1014>)
 8003ef8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003efc:	0f1b      	lsrs	r3, r3, #28
 8003efe:	f003 0307 	and.w	r3, r3, #7
 8003f02:	60fb      	str	r3, [r7, #12]
      
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8003f04:	4917      	ldr	r1, [pc, #92]	; (8003f64 <HAL_RCCEx_PeriphCLKConfig+0x1014>)
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	695b      	ldr	r3, [r3, #20]
 8003f0a:	019a      	lsls	r2, r3, #6
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	6a1b      	ldr	r3, [r3, #32]
 8003f10:	041b      	lsls	r3, r3, #16
 8003f12:	431a      	orrs	r2, r3
 8003f14:	693b      	ldr	r3, [r7, #16]
 8003f16:	061b      	lsls	r3, r3, #24
 8003f18:	431a      	orrs	r2, r3
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	071b      	lsls	r3, r3, #28
 8003f1e:	4313      	orrs	r3, r2
 8003f20:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
    }    
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */  

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003f24:	4a0f      	ldr	r2, [pc, #60]	; (8003f64 <HAL_RCCEx_PeriphCLKConfig+0x1014>)
 8003f26:	4b0f      	ldr	r3, [pc, #60]	; (8003f64 <HAL_RCCEx_PeriphCLKConfig+0x1014>)
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003f2e:	6013      	str	r3, [r2, #0]
    
    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003f30:	f7fc fb5c 	bl	80005ec <HAL_GetTick>
 8003f34:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003f36:	e008      	b.n	8003f4a <HAL_RCCEx_PeriphCLKConfig+0xffa>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003f38:	f7fc fb58 	bl	80005ec <HAL_GetTick>
 8003f3c:	4602      	mov	r2, r0
 8003f3e:	697b      	ldr	r3, [r7, #20]
 8003f40:	1ad3      	subs	r3, r2, r3
 8003f42:	2b64      	cmp	r3, #100	; 0x64
 8003f44:	d901      	bls.n	8003f4a <HAL_RCCEx_PeriphCLKConfig+0xffa>
      { 
        /* return in case of Timeout detected */        
        return HAL_TIMEOUT;
 8003f46:	2303      	movs	r3, #3
 8003f48:	e007      	b.n	8003f5a <HAL_RCCEx_PeriphCLKConfig+0x100a>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003f4a:	4b06      	ldr	r3, [pc, #24]	; (8003f64 <HAL_RCCEx_PeriphCLKConfig+0x1014>)
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003f52:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003f56:	d1ef      	bne.n	8003f38 <HAL_RCCEx_PeriphCLKConfig+0xfe8>
      }
    }
  }
  return HAL_OK;
 8003f58:	2300      	movs	r3, #0
}
 8003f5a:	4618      	mov	r0, r3
 8003f5c:	3720      	adds	r7, #32
 8003f5e:	46bd      	mov	sp, r7
 8003f60:	bd80      	pop	{r7, pc}
 8003f62:	bf00      	nop
 8003f64:	40023800 	.word	0x40023800
 8003f68:	0800758c 	.word	0x0800758c

08003f6c <USB_CoreInit>:
  * @param  cfg  pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003f6c:	b084      	sub	sp, #16
 8003f6e:	b580      	push	{r7, lr}
 8003f70:	b082      	sub	sp, #8
 8003f72:	af00      	add	r7, sp, #0
 8003f74:	6078      	str	r0, [r7, #4]
 8003f76:	f107 0014 	add.w	r0, r7, #20
 8003f7a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8003f7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f80:	2b01      	cmp	r3, #1
 8003f82:	d11e      	bne.n	8003fc2 <USB_CoreInit+0x56>
  {

    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003f88:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	68da      	ldr	r2, [r3, #12]
 8003f94:	4b1d      	ldr	r3, [pc, #116]	; (800400c <USB_CoreInit+0xa0>)
 8003f96:	4013      	ands	r3, r2
 8003f98:	687a      	ldr	r2, [r7, #4]
 8003f9a:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	68db      	ldr	r3, [r3, #12]
 8003fa0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	60da      	str	r2, [r3, #12]
    if(cfg.use_external_vbus == 1)
 8003fa8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003faa:	2b01      	cmp	r3, #1
 8003fac:	d105      	bne.n	8003fba <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	68db      	ldr	r3, [r3, #12]
 8003fb2:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    USB_CoreReset(USBx);
 8003fba:	6878      	ldr	r0, [r7, #4]
 8003fbc:	f001 f9a4 	bl	8005308 <USB_CoreReset>
 8003fc0:	e00c      	b.n	8003fdc <USB_CoreInit+0x70>
  }
#endif
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	68db      	ldr	r3, [r3, #12]
 8003fc6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    USB_CoreReset(USBx);
 8003fce:	6878      	ldr	r0, [r7, #4]
 8003fd0:	f001 f99a 	bl	8005308 <USB_CoreReset>

    /* Deactivate the power down*/
    USBx->GCCFG = USB_OTG_GCCFG_PWRDWN;
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003fda:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(cfg.dma_enable == ENABLE)
 8003fdc:	6a3b      	ldr	r3, [r7, #32]
 8003fde:	2b01      	cmp	r3, #1
 8003fe0:	d10b      	bne.n	8003ffa <USB_CoreInit+0x8e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	689b      	ldr	r3, [r3, #8]
 8003fe6:	f043 0206 	orr.w	r2, r3, #6
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	689b      	ldr	r3, [r3, #8]
 8003ff2:	f043 0220 	orr.w	r2, r3, #32
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	609a      	str	r2, [r3, #8]
  }

  return HAL_OK;
 8003ffa:	2300      	movs	r3, #0
}
 8003ffc:	4618      	mov	r0, r3
 8003ffe:	3708      	adds	r7, #8
 8004000:	46bd      	mov	sp, r7
 8004002:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004006:	b004      	add	sp, #16
 8004008:	4770      	bx	lr
 800400a:	bf00      	nop
 800400c:	ffbdffbf 	.word	0xffbdffbf

08004010 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004010:	b480      	push	{r7}
 8004012:	b083      	sub	sp, #12
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	689b      	ldr	r3, [r3, #8]
 800401c:	f043 0201 	orr.w	r2, r3, #1
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004024:	2300      	movs	r3, #0
}
 8004026:	4618      	mov	r0, r3
 8004028:	370c      	adds	r7, #12
 800402a:	46bd      	mov	sp, r7
 800402c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004030:	4770      	bx	lr

08004032 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004032:	b480      	push	{r7}
 8004034:	b083      	sub	sp, #12
 8004036:	af00      	add	r7, sp, #0
 8004038:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	689b      	ldr	r3, [r3, #8]
 800403e:	f023 0201 	bic.w	r2, r3, #1
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004046:	2300      	movs	r3, #0
}
 8004048:	4618      	mov	r0, r3
 800404a:	370c      	adds	r7, #12
 800404c:	46bd      	mov	sp, r7
 800404e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004052:	4770      	bx	lr

08004054 <USB_SetCurrentMode>:
  *            @arg USB_OTG_HOST_MODE: Host mode
  *            @arg USB_OTG_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx , USB_OTG_ModeTypeDef mode)
{
 8004054:	b580      	push	{r7, lr}
 8004056:	b082      	sub	sp, #8
 8004058:	af00      	add	r7, sp, #0
 800405a:	6078      	str	r0, [r7, #4]
 800405c:	460b      	mov	r3, r1
 800405e:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	68db      	ldr	r3, [r3, #12]
 8004064:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	60da      	str	r2, [r3, #12]

  if ( mode == USB_OTG_HOST_MODE)
 800406c:	78fb      	ldrb	r3, [r7, #3]
 800406e:	2b01      	cmp	r3, #1
 8004070:	d106      	bne.n	8004080 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	68db      	ldr	r3, [r3, #12]
 8004076:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	60da      	str	r2, [r3, #12]
 800407e:	e008      	b.n	8004092 <USB_SetCurrentMode+0x3e>
  }
  else if ( mode == USB_OTG_DEVICE_MODE)
 8004080:	78fb      	ldrb	r3, [r7, #3]
 8004082:	2b00      	cmp	r3, #0
 8004084:	d105      	bne.n	8004092 <USB_SetCurrentMode+0x3e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	68db      	ldr	r3, [r3, #12]
 800408a:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	60da      	str	r2, [r3, #12]
  }
  HAL_Delay(50);
 8004092:	2032      	movs	r0, #50	; 0x32
 8004094:	f7fc fab6 	bl	8000604 <HAL_Delay>

  return HAL_OK;
 8004098:	2300      	movs	r3, #0
}
 800409a:	4618      	mov	r0, r3
 800409c:	3708      	adds	r7, #8
 800409e:	46bd      	mov	sp, r7
 80040a0:	bd80      	pop	{r7, pc}
	...

080040a4 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit (USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80040a4:	b084      	sub	sp, #16
 80040a6:	b580      	push	{r7, lr}
 80040a8:	b084      	sub	sp, #16
 80040aa:	af00      	add	r7, sp, #0
 80040ac:	6078      	str	r0, [r7, #4]
 80040ae:	f107 001c 	add.w	r0, r7, #28
 80040b2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t i = 0;
 80040b6:	2300      	movs	r3, #0
 80040b8:	60fb      	str	r3, [r7, #12]

  /*Activate VBUS Sensing B */
  USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040be:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	639a      	str	r2, [r3, #56]	; 0x38

  if (cfg.vbus_sensing_enable == 0)
 80040c6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d111      	bne.n	80040f0 <USB_DevInit+0x4c>
  {
    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~ USB_OTG_GCCFG_VBDEN;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80040d0:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable*/
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	601a      	str	r2, [r3, #0]
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80040f6:	461a      	mov	r2, r3
 80040f8:	2300      	movs	r3, #0
 80040fa:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004102:	461a      	mov	r2, r3
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	6013      	str	r3, [r2, #0]

  if(cfg.phy_itface  == USB_OTG_ULPI_PHY)
 800410e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004110:	2b01      	cmp	r3, #1
 8004112:	d10c      	bne.n	800412e <USB_DevInit+0x8a>
  {
    if(cfg.speed == USB_OTG_SPEED_HIGH)
 8004114:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004116:	2b00      	cmp	r3, #0
 8004118:	d104      	bne.n	8004124 <USB_DevInit+0x80>
    {
      /* Set High speed phy */
      USB_SetDevSpeed (USBx , USB_OTG_SPEED_HIGH);
 800411a:	2100      	movs	r1, #0
 800411c:	6878      	ldr	r0, [r7, #4]
 800411e:	f000 f957 	bl	80043d0 <USB_SetDevSpeed>
 8004122:	e018      	b.n	8004156 <USB_DevInit+0xb2>
    }
    else
    {
      /* set High speed phy in Full speed mode */
      USB_SetDevSpeed (USBx , USB_OTG_SPEED_HIGH_IN_FULL);
 8004124:	2101      	movs	r1, #1
 8004126:	6878      	ldr	r0, [r7, #4]
 8004128:	f000 f952 	bl	80043d0 <USB_SetDevSpeed>
 800412c:	e013      	b.n	8004156 <USB_DevInit+0xb2>
    }
  }

  else if(cfg.phy_itface  == USB_OTG_HS_EMBEDDED_PHY)
 800412e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004130:	2b03      	cmp	r3, #3
 8004132:	d10c      	bne.n	800414e <USB_DevInit+0xaa>
  {
    if(cfg.speed == USB_OTG_SPEED_HIGH)
 8004134:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004136:	2b00      	cmp	r3, #0
 8004138:	d104      	bne.n	8004144 <USB_DevInit+0xa0>
    {
      /* Set High speed phy */
      USB_SetDevSpeed (USBx , USB_OTG_SPEED_HIGH);
 800413a:	2100      	movs	r1, #0
 800413c:	6878      	ldr	r0, [r7, #4]
 800413e:	f000 f947 	bl	80043d0 <USB_SetDevSpeed>
 8004142:	e008      	b.n	8004156 <USB_DevInit+0xb2>
    }
    else
    {
      /* set High speed phy in Full speed mode */
      USB_SetDevSpeed (USBx , USB_OTG_SPEED_HIGH_IN_FULL);
 8004144:	2101      	movs	r1, #1
 8004146:	6878      	ldr	r0, [r7, #4]
 8004148:	f000 f942 	bl	80043d0 <USB_SetDevSpeed>
 800414c:	e003      	b.n	8004156 <USB_DevInit+0xb2>
  }

  else
  {
    /* Set Full speed phy */
    USB_SetDevSpeed (USBx , USB_OTG_SPEED_FULL);
 800414e:	2103      	movs	r1, #3
 8004150:	6878      	ldr	r0, [r7, #4]
 8004152:	f000 f93d 	bl	80043d0 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  USB_FlushTxFifo(USBx , 0x10); /* all Tx FIFOs */
 8004156:	2110      	movs	r1, #16
 8004158:	6878      	ldr	r0, [r7, #4]
 800415a:	f000 f8f1 	bl	8004340 <USB_FlushTxFifo>
  USB_FlushRxFifo(USBx);
 800415e:	6878      	ldr	r0, [r7, #4]
 8004160:	f000 f914 	bl	800438c <USB_FlushRxFifo>

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0;
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800416a:	461a      	mov	r2, r3
 800416c:	2300      	movs	r3, #0
 800416e:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0;
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004176:	461a      	mov	r2, r3
 8004178:	2300      	movs	r3, #0
 800417a:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINT = 0xFFFFFFFF;
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004182:	461a      	mov	r2, r3
 8004184:	f04f 33ff 	mov.w	r3, #4294967295
 8004188:	6193      	str	r3, [r2, #24]
  USBx_DEVICE->DAINTMSK = 0;
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004190:	461a      	mov	r2, r3
 8004192:	2300      	movs	r3, #0
 8004194:	61d3      	str	r3, [r2, #28]

  for (i = 0; i < cfg.dev_endpoints; i++)
 8004196:	2300      	movs	r3, #0
 8004198:	60fb      	str	r3, [r7, #12]
 800419a:	e034      	b.n	8004206 <USB_DevInit+0x162>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	015a      	lsls	r2, r3, #5
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	4413      	add	r3, r2
 80041a4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80041ae:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80041b2:	d10a      	bne.n	80041ca <USB_DevInit+0x126>
    {
      USBx_INEP(i)->DIEPCTL = (USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK);
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	015a      	lsls	r2, r3, #5
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	4413      	add	r3, r2
 80041bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80041c0:	461a      	mov	r2, r3
 80041c2:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80041c6:	6013      	str	r3, [r2, #0]
 80041c8:	e008      	b.n	80041dc <USB_DevInit+0x138>
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0;
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	015a      	lsls	r2, r3, #5
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	4413      	add	r3, r2
 80041d2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80041d6:	461a      	mov	r2, r3
 80041d8:	2300      	movs	r3, #0
 80041da:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0;
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	015a      	lsls	r2, r3, #5
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	4413      	add	r3, r2
 80041e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80041e8:	461a      	mov	r2, r3
 80041ea:	2300      	movs	r3, #0
 80041ec:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFF;
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	015a      	lsls	r2, r3, #5
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	4413      	add	r3, r2
 80041f6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80041fa:	461a      	mov	r2, r3
 80041fc:	23ff      	movs	r3, #255	; 0xff
 80041fe:	6093      	str	r3, [r2, #8]
  for (i = 0; i < cfg.dev_endpoints; i++)
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	3301      	adds	r3, #1
 8004204:	60fb      	str	r3, [r7, #12]
 8004206:	69fa      	ldr	r2, [r7, #28]
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	429a      	cmp	r2, r3
 800420c:	d8c6      	bhi.n	800419c <USB_DevInit+0xf8>
  }

  for (i = 0; i < cfg.dev_endpoints; i++)
 800420e:	2300      	movs	r3, #0
 8004210:	60fb      	str	r3, [r7, #12]
 8004212:	e034      	b.n	800427e <USB_DevInit+0x1da>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	015a      	lsls	r2, r3, #5
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	4413      	add	r3, r2
 800421c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004226:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800422a:	d10a      	bne.n	8004242 <USB_DevInit+0x19e>
    {
      USBx_OUTEP(i)->DOEPCTL = (USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK);
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	015a      	lsls	r2, r3, #5
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	4413      	add	r3, r2
 8004234:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004238:	461a      	mov	r2, r3
 800423a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800423e:	6013      	str	r3, [r2, #0]
 8004240:	e008      	b.n	8004254 <USB_DevInit+0x1b0>
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0;
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	015a      	lsls	r2, r3, #5
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	4413      	add	r3, r2
 800424a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800424e:	461a      	mov	r2, r3
 8004250:	2300      	movs	r3, #0
 8004252:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0;
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	015a      	lsls	r2, r3, #5
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	4413      	add	r3, r2
 800425c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004260:	461a      	mov	r2, r3
 8004262:	2300      	movs	r3, #0
 8004264:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFF;
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	015a      	lsls	r2, r3, #5
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	4413      	add	r3, r2
 800426e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004272:	461a      	mov	r2, r3
 8004274:	23ff      	movs	r3, #255	; 0xff
 8004276:	6093      	str	r3, [r2, #8]
  for (i = 0; i < cfg.dev_endpoints; i++)
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	3301      	adds	r3, #1
 800427c:	60fb      	str	r3, [r7, #12]
 800427e:	69fa      	ldr	r2, [r7, #28]
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	429a      	cmp	r2, r3
 8004284:	d8c6      	bhi.n	8004214 <USB_DevInit+0x170>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800428c:	461a      	mov	r2, r3
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004294:	691b      	ldr	r3, [r3, #16]
 8004296:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800429a:	6113      	str	r3, [r2, #16]

  if (cfg.dma_enable == 1)
 800429c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800429e:	2b01      	cmp	r3, #1
 80042a0:	d115      	bne.n	80042ce <USB_DevInit+0x22a>
  {
    /*Set threshold parameters */
    USBx_DEVICE->DTHRCTL = (USB_OTG_DTHRCTL_TXTHRLEN_6 | USB_OTG_DTHRCTL_RXTHRLEN_6);
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80042a8:	461a      	mov	r2, r3
 80042aa:	4b21      	ldr	r3, [pc, #132]	; (8004330 <USB_DevInit+0x28c>)
 80042ac:	6313      	str	r3, [r2, #48]	; 0x30
    USBx_DEVICE->DTHRCTL |= (USB_OTG_DTHRCTL_RXTHREN | USB_OTG_DTHRCTL_ISOTHREN | USB_OTG_DTHRCTL_NONISOTHREN);
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80042b4:	4619      	mov	r1, r3
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80042bc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80042be:	4b1d      	ldr	r3, [pc, #116]	; (8004334 <USB_DevInit+0x290>)
 80042c0:	4313      	orrs	r3, r2
 80042c2:	630b      	str	r3, [r1, #48]	; 0x30

    i= USBx_DEVICE->DTHRCTL;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80042ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042cc:	60fb      	str	r3, [r7, #12]
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0;
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	2200      	movs	r2, #0
 80042d2:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFF;
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 80042da:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == DISABLE)
 80042dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d105      	bne.n	80042ee <USB_DevInit+0x24a>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	699b      	ldr	r3, [r3, #24]
 80042e6:	f043 0210 	orr.w	r2, r3, #16
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |\
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	699a      	ldr	r2, [r3, #24]
 80042f2:	4b11      	ldr	r3, [pc, #68]	; (8004338 <USB_DevInit+0x294>)
 80042f4:	4313      	orrs	r3, r2
 80042f6:	687a      	ldr	r2, [r7, #4]
 80042f8:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |\
                    USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM|\
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM);

  if(cfg.Sof_enable)
 80042fa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	d005      	beq.n	800430c <USB_DevInit+0x268>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	699b      	ldr	r3, [r3, #24]
 8004304:	f043 0208 	orr.w	r2, r3, #8
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == ENABLE)
 800430c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800430e:	2b01      	cmp	r3, #1
 8004310:	d105      	bne.n	800431e <USB_DevInit+0x27a>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	699a      	ldr	r2, [r3, #24]
 8004316:	4b09      	ldr	r3, [pc, #36]	; (800433c <USB_DevInit+0x298>)
 8004318:	4313      	orrs	r3, r2
 800431a:	687a      	ldr	r2, [r7, #4]
 800431c:	6193      	str	r3, [r2, #24]
  }

  return HAL_OK;
 800431e:	2300      	movs	r3, #0
}
 8004320:	4618      	mov	r0, r3
 8004322:	3710      	adds	r7, #16
 8004324:	46bd      	mov	sp, r7
 8004326:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800432a:	b004      	add	sp, #16
 800432c:	4770      	bx	lr
 800432e:	bf00      	nop
 8004330:	00800100 	.word	0x00800100
 8004334:	00010003 	.word	0x00010003
 8004338:	803c3800 	.word	0x803c3800
 800433c:	40000004 	.word	0x40000004

08004340 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo (USB_OTG_GlobalTypeDef *USBx, uint32_t num )
{
 8004340:	b480      	push	{r7}
 8004342:	b085      	sub	sp, #20
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]
 8004348:	6039      	str	r1, [r7, #0]
  uint32_t count = 0;
 800434a:	2300      	movs	r3, #0
 800434c:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = ( USB_OTG_GRSTCTL_TXFFLSH |(uint32_t)( num << 6));
 800434e:	683b      	ldr	r3, [r7, #0]
 8004350:	019b      	lsls	r3, r3, #6
 8004352:	f043 0220 	orr.w	r2, r3, #32
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000)
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	3301      	adds	r3, #1
 800435e:	60fb      	str	r3, [r7, #12]
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	4a09      	ldr	r2, [pc, #36]	; (8004388 <USB_FlushTxFifo+0x48>)
 8004364:	4293      	cmp	r3, r2
 8004366:	d901      	bls.n	800436c <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8004368:	2303      	movs	r3, #3
 800436a:	e006      	b.n	800437a <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	691b      	ldr	r3, [r3, #16]
 8004370:	f003 0320 	and.w	r3, r3, #32
 8004374:	2b20      	cmp	r3, #32
 8004376:	d0f0      	beq.n	800435a <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8004378:	2300      	movs	r3, #0
}
 800437a:	4618      	mov	r0, r3
 800437c:	3714      	adds	r7, #20
 800437e:	46bd      	mov	sp, r7
 8004380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004384:	4770      	bx	lr
 8004386:	bf00      	nop
 8004388:	00030d40 	.word	0x00030d40

0800438c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800438c:	b480      	push	{r7}
 800438e:	b085      	sub	sp, #20
 8004390:	af00      	add	r7, sp, #0
 8004392:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8004394:	2300      	movs	r3, #0
 8004396:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	2210      	movs	r2, #16
 800439c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000)
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	3301      	adds	r3, #1
 80043a2:	60fb      	str	r3, [r7, #12]
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	4a09      	ldr	r2, [pc, #36]	; (80043cc <USB_FlushRxFifo+0x40>)
 80043a8:	4293      	cmp	r3, r2
 80043aa:	d901      	bls.n	80043b0 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 80043ac:	2303      	movs	r3, #3
 80043ae:	e006      	b.n	80043be <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	691b      	ldr	r3, [r3, #16]
 80043b4:	f003 0310 	and.w	r3, r3, #16
 80043b8:	2b10      	cmp	r3, #16
 80043ba:	d0f0      	beq.n	800439e <USB_FlushRxFifo+0x12>

  return HAL_OK;
 80043bc:	2300      	movs	r3, #0
}
 80043be:	4618      	mov	r0, r3
 80043c0:	3714      	adds	r7, #20
 80043c2:	46bd      	mov	sp, r7
 80043c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043c8:	4770      	bx	lr
 80043ca:	bf00      	nop
 80043cc:	00030d40 	.word	0x00030d40

080043d0 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  *            @arg USB_OTG_SPEED_LOW: Low speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx , uint8_t speed)
{
 80043d0:	b480      	push	{r7}
 80043d2:	b083      	sub	sp, #12
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	6078      	str	r0, [r7, #4]
 80043d8:	460b      	mov	r3, r1
 80043da:	70fb      	strb	r3, [r7, #3]
  USBx_DEVICE->DCFG |= speed;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80043e2:	4619      	mov	r1, r3
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80043ea:	681a      	ldr	r2, [r3, #0]
 80043ec:	78fb      	ldrb	r3, [r7, #3]
 80043ee:	4313      	orrs	r3, r2
 80043f0:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80043f2:	2300      	movs	r3, #0
}
 80043f4:	4618      	mov	r0, r3
 80043f6:	370c      	adds	r7, #12
 80043f8:	46bd      	mov	sp, r7
 80043fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043fe:	4770      	bx	lr

08004400 <USB_GetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH: High speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  *            @arg USB_OTG_SPEED_LOW: Low speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8004400:	b480      	push	{r7}
 8004402:	b085      	sub	sp, #20
 8004404:	af00      	add	r7, sp, #0
 8004406:	6078      	str	r0, [r7, #4]
  uint8_t speed = 0;
 8004408:	2300      	movs	r3, #0
 800440a:	73fb      	strb	r3, [r7, #15]

  if((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004412:	689b      	ldr	r3, [r3, #8]
 8004414:	f003 0306 	and.w	r3, r3, #6
 8004418:	2b00      	cmp	r3, #0
 800441a:	d102      	bne.n	8004422 <USB_GetDevSpeed+0x22>
  {
    speed = USB_OTG_SPEED_HIGH;
 800441c:	2300      	movs	r3, #0
 800441e:	73fb      	strb	r3, [r7, #15]
 8004420:	e01c      	b.n	800445c <USB_GetDevSpeed+0x5c>
  }
  else if (((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ)||
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004428:	689b      	ldr	r3, [r3, #8]
 800442a:	f003 0306 	and.w	r3, r3, #6
 800442e:	2b02      	cmp	r3, #2
 8004430:	d007      	beq.n	8004442 <USB_GetDevSpeed+0x42>
           ((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_FS_PHY_48MHZ))
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004438:	689b      	ldr	r3, [r3, #8]
 800443a:	f003 0306 	and.w	r3, r3, #6
  else if (((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ)||
 800443e:	2b06      	cmp	r3, #6
 8004440:	d102      	bne.n	8004448 <USB_GetDevSpeed+0x48>
  {
    speed = USB_OTG_SPEED_FULL;
 8004442:	2303      	movs	r3, #3
 8004444:	73fb      	strb	r3, [r7, #15]
 8004446:	e009      	b.n	800445c <USB_GetDevSpeed+0x5c>
  }
  else if((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_LS_PHY_6MHZ)
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800444e:	689b      	ldr	r3, [r3, #8]
 8004450:	f003 0306 	and.w	r3, r3, #6
 8004454:	2b04      	cmp	r3, #4
 8004456:	d101      	bne.n	800445c <USB_GetDevSpeed+0x5c>
  {
    speed = USB_OTG_SPEED_LOW;
 8004458:	2302      	movs	r3, #2
 800445a:	73fb      	strb	r3, [r7, #15]
  }

  return speed;
 800445c:	7bfb      	ldrb	r3, [r7, #15]
}
 800445e:	4618      	mov	r0, r3
 8004460:	3714      	adds	r7, #20
 8004462:	46bd      	mov	sp, r7
 8004464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004468:	4770      	bx	lr
	...

0800446c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800446c:	b480      	push	{r7}
 800446e:	b083      	sub	sp, #12
 8004470:	af00      	add	r7, sp, #0
 8004472:	6078      	str	r0, [r7, #4]
 8004474:	6039      	str	r1, [r7, #0]
  if (ep->is_in == 1)
 8004476:	683b      	ldr	r3, [r7, #0]
 8004478:	785b      	ldrb	r3, [r3, #1]
 800447a:	2b01      	cmp	r3, #1
 800447c:	d13c      	bne.n	80044f8 <USB_ActivateEndpoint+0x8c>
  {
   USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & ((1 << (ep->num)));
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004484:	4619      	mov	r1, r3
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800448c:	69da      	ldr	r2, [r3, #28]
 800448e:	683b      	ldr	r3, [r7, #0]
 8004490:	781b      	ldrb	r3, [r3, #0]
 8004492:	4618      	mov	r0, r3
 8004494:	2301      	movs	r3, #1
 8004496:	4083      	lsls	r3, r0
 8004498:	b29b      	uxth	r3, r3
 800449a:	4313      	orrs	r3, r2
 800449c:	61cb      	str	r3, [r1, #28]

    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_USBAEP) == 0)
 800449e:	683b      	ldr	r3, [r7, #0]
 80044a0:	781b      	ldrb	r3, [r3, #0]
 80044a2:	015a      	lsls	r2, r3, #5
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	4413      	add	r3, r2
 80044a8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d158      	bne.n	8004568 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(ep->num)->DIEPCTL |= ((ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ ) | (ep->type << 18 ) |\
 80044b6:	683b      	ldr	r3, [r7, #0]
 80044b8:	781b      	ldrb	r3, [r3, #0]
 80044ba:	015a      	lsls	r2, r3, #5
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	4413      	add	r3, r2
 80044c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80044c4:	4618      	mov	r0, r3
 80044c6:	683b      	ldr	r3, [r7, #0]
 80044c8:	781b      	ldrb	r3, [r3, #0]
 80044ca:	015a      	lsls	r2, r3, #5
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	4413      	add	r3, r2
 80044d0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80044d4:	681a      	ldr	r2, [r3, #0]
 80044d6:	683b      	ldr	r3, [r7, #0]
 80044d8:	689b      	ldr	r3, [r3, #8]
 80044da:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80044de:	6839      	ldr	r1, [r7, #0]
 80044e0:	78c9      	ldrb	r1, [r1, #3]
 80044e2:	0489      	lsls	r1, r1, #18
 80044e4:	430b      	orrs	r3, r1
        ((ep->num) << 22 ) | (USB_OTG_DIEPCTL_SD0PID_SEVNFRM) | (USB_OTG_DIEPCTL_USBAEP));
 80044e6:	6839      	ldr	r1, [r7, #0]
 80044e8:	7809      	ldrb	r1, [r1, #0]
 80044ea:	0589      	lsls	r1, r1, #22
      USBx_INEP(ep->num)->DIEPCTL |= ((ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ ) | (ep->type << 18 ) |\
 80044ec:	430b      	orrs	r3, r1
 80044ee:	431a      	orrs	r2, r3
 80044f0:	4b21      	ldr	r3, [pc, #132]	; (8004578 <USB_ActivateEndpoint+0x10c>)
 80044f2:	4313      	orrs	r3, r2
 80044f4:	6003      	str	r3, [r0, #0]
 80044f6:	e037      	b.n	8004568 <USB_ActivateEndpoint+0xfc>
    }

  }
  else
  {
     USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((1 << (ep->num)) << 16);
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80044fe:	4619      	mov	r1, r3
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004506:	69db      	ldr	r3, [r3, #28]
 8004508:	683a      	ldr	r2, [r7, #0]
 800450a:	7812      	ldrb	r2, [r2, #0]
 800450c:	4610      	mov	r0, r2
 800450e:	2201      	movs	r2, #1
 8004510:	4082      	lsls	r2, r0
 8004512:	0412      	lsls	r2, r2, #16
 8004514:	4313      	orrs	r3, r2
 8004516:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0)
 8004518:	683b      	ldr	r3, [r7, #0]
 800451a:	781b      	ldrb	r3, [r3, #0]
 800451c:	015a      	lsls	r2, r3, #5
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	4413      	add	r3, r2
 8004522:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800452c:	2b00      	cmp	r3, #0
 800452e:	d11b      	bne.n	8004568 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= ((ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ ) | (ep->type << 18 ) |\
 8004530:	683b      	ldr	r3, [r7, #0]
 8004532:	781b      	ldrb	r3, [r3, #0]
 8004534:	015a      	lsls	r2, r3, #5
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	4413      	add	r3, r2
 800453a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800453e:	4618      	mov	r0, r3
 8004540:	683b      	ldr	r3, [r7, #0]
 8004542:	781b      	ldrb	r3, [r3, #0]
 8004544:	015a      	lsls	r2, r3, #5
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	4413      	add	r3, r2
 800454a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800454e:	681a      	ldr	r2, [r3, #0]
 8004550:	683b      	ldr	r3, [r7, #0]
 8004552:	689b      	ldr	r3, [r3, #8]
 8004554:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004558:	6839      	ldr	r1, [r7, #0]
 800455a:	78c9      	ldrb	r1, [r1, #3]
 800455c:	0489      	lsls	r1, r1, #18
 800455e:	430b      	orrs	r3, r1
 8004560:	431a      	orrs	r2, r3
 8004562:	4b05      	ldr	r3, [pc, #20]	; (8004578 <USB_ActivateEndpoint+0x10c>)
 8004564:	4313      	orrs	r3, r2
 8004566:	6003      	str	r3, [r0, #0]
       (USB_OTG_DIEPCTL_SD0PID_SEVNFRM)| (USB_OTG_DOEPCTL_USBAEP));
    }
  }
  return HAL_OK;
 8004568:	2300      	movs	r3, #0
}
 800456a:	4618      	mov	r0, r3
 800456c:	370c      	adds	r7, #12
 800456e:	46bd      	mov	sp, r7
 8004570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004574:	4770      	bx	lr
 8004576:	bf00      	nop
 8004578:	10008000 	.word	0x10008000

0800457c <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800457c:	b480      	push	{r7}
 800457e:	b083      	sub	sp, #12
 8004580:	af00      	add	r7, sp, #0
 8004582:	6078      	str	r0, [r7, #4]
 8004584:	6039      	str	r1, [r7, #0]
  /* Read DEPCTLn register */
  if (ep->is_in == 1)
 8004586:	683b      	ldr	r3, [r7, #0]
 8004588:	785b      	ldrb	r3, [r3, #1]
 800458a:	2b01      	cmp	r3, #1
 800458c:	d135      	bne.n	80045fa <USB_DeactivateEndpoint+0x7e>
  {
   USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & ((1 << (ep->num))));
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004594:	4619      	mov	r1, r3
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800459c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800459e:	683b      	ldr	r3, [r7, #0]
 80045a0:	781b      	ldrb	r3, [r3, #0]
 80045a2:	4618      	mov	r0, r3
 80045a4:	2301      	movs	r3, #1
 80045a6:	4083      	lsls	r3, r0
 80045a8:	b29b      	uxth	r3, r3
 80045aa:	43db      	mvns	r3, r3
 80045ac:	4013      	ands	r3, r2
 80045ae:	63cb      	str	r3, [r1, #60]	; 0x3c
   USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & ((1 << (ep->num))));
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80045b6:	4619      	mov	r1, r3
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80045be:	69da      	ldr	r2, [r3, #28]
 80045c0:	683b      	ldr	r3, [r7, #0]
 80045c2:	781b      	ldrb	r3, [r3, #0]
 80045c4:	4618      	mov	r0, r3
 80045c6:	2301      	movs	r3, #1
 80045c8:	4083      	lsls	r3, r0
 80045ca:	b29b      	uxth	r3, r3
 80045cc:	43db      	mvns	r3, r3
 80045ce:	4013      	ands	r3, r2
 80045d0:	61cb      	str	r3, [r1, #28]
   USBx_INEP(ep->num)->DIEPCTL &= ~ USB_OTG_DIEPCTL_USBAEP;
 80045d2:	683b      	ldr	r3, [r7, #0]
 80045d4:	781b      	ldrb	r3, [r3, #0]
 80045d6:	015a      	lsls	r2, r3, #5
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	4413      	add	r3, r2
 80045dc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80045e0:	4619      	mov	r1, r3
 80045e2:	683b      	ldr	r3, [r7, #0]
 80045e4:	781b      	ldrb	r3, [r3, #0]
 80045e6:	015a      	lsls	r2, r3, #5
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	4413      	add	r3, r2
 80045ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80045f6:	600b      	str	r3, [r1, #0]
 80045f8:	e034      	b.n	8004664 <USB_DeactivateEndpoint+0xe8>
  }
  else
  {
     USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((1 << (ep->num)) << 16));
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004600:	4619      	mov	r1, r3
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004608:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800460a:	683b      	ldr	r3, [r7, #0]
 800460c:	781b      	ldrb	r3, [r3, #0]
 800460e:	4618      	mov	r0, r3
 8004610:	2301      	movs	r3, #1
 8004612:	4083      	lsls	r3, r0
 8004614:	041b      	lsls	r3, r3, #16
 8004616:	43db      	mvns	r3, r3
 8004618:	4013      	ands	r3, r2
 800461a:	63cb      	str	r3, [r1, #60]	; 0x3c
     USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((1 << (ep->num)) << 16));
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004622:	4619      	mov	r1, r3
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800462a:	69da      	ldr	r2, [r3, #28]
 800462c:	683b      	ldr	r3, [r7, #0]
 800462e:	781b      	ldrb	r3, [r3, #0]
 8004630:	4618      	mov	r0, r3
 8004632:	2301      	movs	r3, #1
 8004634:	4083      	lsls	r3, r0
 8004636:	041b      	lsls	r3, r3, #16
 8004638:	43db      	mvns	r3, r3
 800463a:	4013      	ands	r3, r2
 800463c:	61cb      	str	r3, [r1, #28]
     USBx_OUTEP(ep->num)->DOEPCTL &= ~USB_OTG_DOEPCTL_USBAEP;
 800463e:	683b      	ldr	r3, [r7, #0]
 8004640:	781b      	ldrb	r3, [r3, #0]
 8004642:	015a      	lsls	r2, r3, #5
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	4413      	add	r3, r2
 8004648:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800464c:	4619      	mov	r1, r3
 800464e:	683b      	ldr	r3, [r7, #0]
 8004650:	781b      	ldrb	r3, [r3, #0]
 8004652:	015a      	lsls	r2, r3, #5
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	4413      	add	r3, r2
 8004658:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004662:	600b      	str	r3, [r1, #0]
  }
  return HAL_OK;
 8004664:	2300      	movs	r3, #0
}
 8004666:	4618      	mov	r0, r3
 8004668:	370c      	adds	r7, #12
 800466a:	46bd      	mov	sp, r7
 800466c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004670:	4770      	bx	lr
	...

08004674 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx , USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8004674:	b580      	push	{r7, lr}
 8004676:	b088      	sub	sp, #32
 8004678:	af02      	add	r7, sp, #8
 800467a:	60f8      	str	r0, [r7, #12]
 800467c:	60b9      	str	r1, [r7, #8]
 800467e:	4613      	mov	r3, r2
 8004680:	71fb      	strb	r3, [r7, #7]
  uint16_t pktcnt = 0;
 8004682:	2300      	movs	r3, #0
 8004684:	82fb      	strh	r3, [r7, #22]

  /* IN endpoint */
  if (ep->is_in == 1)
 8004686:	68bb      	ldr	r3, [r7, #8]
 8004688:	785b      	ldrb	r3, [r3, #1]
 800468a:	2b01      	cmp	r3, #1
 800468c:	f040 8148 	bne.w	8004920 <USB_EPStartXfer+0x2ac>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0)
 8004690:	68bb      	ldr	r3, [r7, #8]
 8004692:	695b      	ldr	r3, [r3, #20]
 8004694:	2b00      	cmp	r3, #0
 8004696:	d139      	bne.n	800470c <USB_EPStartXfer+0x98>
    {
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8004698:	68bb      	ldr	r3, [r7, #8]
 800469a:	781b      	ldrb	r3, [r3, #0]
 800469c:	015a      	lsls	r2, r3, #5
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	4413      	add	r3, r2
 80046a2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80046a6:	4619      	mov	r1, r3
 80046a8:	68bb      	ldr	r3, [r7, #8]
 80046aa:	781b      	ldrb	r3, [r3, #0]
 80046ac:	015a      	lsls	r2, r3, #5
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	4413      	add	r3, r2
 80046b2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80046b6:	691a      	ldr	r2, [r3, #16]
 80046b8:	4b96      	ldr	r3, [pc, #600]	; (8004914 <USB_EPStartXfer+0x2a0>)
 80046ba:	4013      	ands	r3, r2
 80046bc:	610b      	str	r3, [r1, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1 << 19)) ;
 80046be:	68bb      	ldr	r3, [r7, #8]
 80046c0:	781b      	ldrb	r3, [r3, #0]
 80046c2:	015a      	lsls	r2, r3, #5
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	4413      	add	r3, r2
 80046c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80046cc:	4619      	mov	r1, r3
 80046ce:	68bb      	ldr	r3, [r7, #8]
 80046d0:	781b      	ldrb	r3, [r3, #0]
 80046d2:	015a      	lsls	r2, r3, #5
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	4413      	add	r3, r2
 80046d8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80046dc:	691b      	ldr	r3, [r3, #16]
 80046de:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80046e2:	610b      	str	r3, [r1, #16]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80046e4:	68bb      	ldr	r3, [r7, #8]
 80046e6:	781b      	ldrb	r3, [r3, #0]
 80046e8:	015a      	lsls	r2, r3, #5
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	4413      	add	r3, r2
 80046ee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80046f2:	4619      	mov	r1, r3
 80046f4:	68bb      	ldr	r3, [r7, #8]
 80046f6:	781b      	ldrb	r3, [r3, #0]
 80046f8:	015a      	lsls	r2, r3, #5
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	4413      	add	r3, r2
 80046fe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004702:	691a      	ldr	r2, [r3, #16]
 8004704:	4b84      	ldr	r3, [pc, #528]	; (8004918 <USB_EPStartXfer+0x2a4>)
 8004706:	4013      	ands	r3, r2
 8004708:	610b      	str	r3, [r1, #16]
 800470a:	e084      	b.n	8004816 <USB_EPStartXfer+0x1a2>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800470c:	68bb      	ldr	r3, [r7, #8]
 800470e:	781b      	ldrb	r3, [r3, #0]
 8004710:	015a      	lsls	r2, r3, #5
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	4413      	add	r3, r2
 8004716:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800471a:	4619      	mov	r1, r3
 800471c:	68bb      	ldr	r3, [r7, #8]
 800471e:	781b      	ldrb	r3, [r3, #0]
 8004720:	015a      	lsls	r2, r3, #5
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	4413      	add	r3, r2
 8004726:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800472a:	691a      	ldr	r2, [r3, #16]
 800472c:	4b7a      	ldr	r3, [pc, #488]	; (8004918 <USB_EPStartXfer+0x2a4>)
 800472e:	4013      	ands	r3, r2
 8004730:	610b      	str	r3, [r1, #16]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8004732:	68bb      	ldr	r3, [r7, #8]
 8004734:	781b      	ldrb	r3, [r3, #0]
 8004736:	015a      	lsls	r2, r3, #5
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	4413      	add	r3, r2
 800473c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004740:	4619      	mov	r1, r3
 8004742:	68bb      	ldr	r3, [r7, #8]
 8004744:	781b      	ldrb	r3, [r3, #0]
 8004746:	015a      	lsls	r2, r3, #5
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	4413      	add	r3, r2
 800474c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004750:	691a      	ldr	r2, [r3, #16]
 8004752:	4b70      	ldr	r3, [pc, #448]	; (8004914 <USB_EPStartXfer+0x2a0>)
 8004754:	4013      	ands	r3, r2
 8004756:	610b      	str	r3, [r1, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket -1)/ ep->maxpacket) << 19)) ;
 8004758:	68bb      	ldr	r3, [r7, #8]
 800475a:	781b      	ldrb	r3, [r3, #0]
 800475c:	015a      	lsls	r2, r3, #5
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	4413      	add	r3, r2
 8004762:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004766:	4618      	mov	r0, r3
 8004768:	68bb      	ldr	r3, [r7, #8]
 800476a:	781b      	ldrb	r3, [r3, #0]
 800476c:	015a      	lsls	r2, r3, #5
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	4413      	add	r3, r2
 8004772:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004776:	691a      	ldr	r2, [r3, #16]
 8004778:	68bb      	ldr	r3, [r7, #8]
 800477a:	6959      	ldr	r1, [r3, #20]
 800477c:	68bb      	ldr	r3, [r7, #8]
 800477e:	689b      	ldr	r3, [r3, #8]
 8004780:	440b      	add	r3, r1
 8004782:	1e59      	subs	r1, r3, #1
 8004784:	68bb      	ldr	r3, [r7, #8]
 8004786:	689b      	ldr	r3, [r3, #8]
 8004788:	fbb1 f3f3 	udiv	r3, r1, r3
 800478c:	04d9      	lsls	r1, r3, #19
 800478e:	4b63      	ldr	r3, [pc, #396]	; (800491c <USB_EPStartXfer+0x2a8>)
 8004790:	400b      	ands	r3, r1
 8004792:	4313      	orrs	r3, r2
 8004794:	6103      	str	r3, [r0, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8004796:	68bb      	ldr	r3, [r7, #8]
 8004798:	781b      	ldrb	r3, [r3, #0]
 800479a:	015a      	lsls	r2, r3, #5
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	4413      	add	r3, r2
 80047a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80047a4:	4619      	mov	r1, r3
 80047a6:	68bb      	ldr	r3, [r7, #8]
 80047a8:	781b      	ldrb	r3, [r3, #0]
 80047aa:	015a      	lsls	r2, r3, #5
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	4413      	add	r3, r2
 80047b0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80047b4:	691a      	ldr	r2, [r3, #16]
 80047b6:	68bb      	ldr	r3, [r7, #8]
 80047b8:	695b      	ldr	r3, [r3, #20]
 80047ba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80047be:	4313      	orrs	r3, r2
 80047c0:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 80047c2:	68bb      	ldr	r3, [r7, #8]
 80047c4:	78db      	ldrb	r3, [r3, #3]
 80047c6:	2b01      	cmp	r3, #1
 80047c8:	d125      	bne.n	8004816 <USB_EPStartXfer+0x1a2>
      {
        USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80047ca:	68bb      	ldr	r3, [r7, #8]
 80047cc:	781b      	ldrb	r3, [r3, #0]
 80047ce:	015a      	lsls	r2, r3, #5
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	4413      	add	r3, r2
 80047d4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80047d8:	4619      	mov	r1, r3
 80047da:	68bb      	ldr	r3, [r7, #8]
 80047dc:	781b      	ldrb	r3, [r3, #0]
 80047de:	015a      	lsls	r2, r3, #5
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	4413      	add	r3, r2
 80047e4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80047e8:	691b      	ldr	r3, [r3, #16]
 80047ea:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 80047ee:	610b      	str	r3, [r1, #16]
        USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1 << 29));
 80047f0:	68bb      	ldr	r3, [r7, #8]
 80047f2:	781b      	ldrb	r3, [r3, #0]
 80047f4:	015a      	lsls	r2, r3, #5
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	4413      	add	r3, r2
 80047fa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80047fe:	4619      	mov	r1, r3
 8004800:	68bb      	ldr	r3, [r7, #8]
 8004802:	781b      	ldrb	r3, [r3, #0]
 8004804:	015a      	lsls	r2, r3, #5
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	4413      	add	r3, r2
 800480a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800480e:	691b      	ldr	r3, [r3, #16]
 8004810:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004814:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1)
 8004816:	79fb      	ldrb	r3, [r7, #7]
 8004818:	2b01      	cmp	r3, #1
 800481a:	d10b      	bne.n	8004834 <USB_EPStartXfer+0x1c0>
    {
      USBx_INEP(ep->num)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800481c:	68bb      	ldr	r3, [r7, #8]
 800481e:	781b      	ldrb	r3, [r3, #0]
 8004820:	015a      	lsls	r2, r3, #5
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	4413      	add	r3, r2
 8004826:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800482a:	461a      	mov	r2, r3
 800482c:	68bb      	ldr	r3, [r7, #8]
 800482e:	691b      	ldr	r3, [r3, #16]
 8004830:	6153      	str	r3, [r2, #20]
 8004832:	e016      	b.n	8004862 <USB_EPStartXfer+0x1ee>
    }
    else
    {
      if (ep->type != EP_TYPE_ISOC)
 8004834:	68bb      	ldr	r3, [r7, #8]
 8004836:	78db      	ldrb	r3, [r3, #3]
 8004838:	2b01      	cmp	r3, #1
 800483a:	d012      	beq.n	8004862 <USB_EPStartXfer+0x1ee>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0)
 800483c:	68bb      	ldr	r3, [r7, #8]
 800483e:	695b      	ldr	r3, [r3, #20]
 8004840:	2b00      	cmp	r3, #0
 8004842:	d00e      	beq.n	8004862 <USB_EPStartXfer+0x1ee>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1 << ep->num;
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800484a:	4619      	mov	r1, r3
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004852:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004854:	68ba      	ldr	r2, [r7, #8]
 8004856:	7812      	ldrb	r2, [r2, #0]
 8004858:	4610      	mov	r0, r2
 800485a:	2201      	movs	r2, #1
 800485c:	4082      	lsls	r2, r0
 800485e:	4313      	orrs	r3, r2
 8004860:	634b      	str	r3, [r1, #52]	; 0x34
        }
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8004862:	68bb      	ldr	r3, [r7, #8]
 8004864:	78db      	ldrb	r3, [r3, #3]
 8004866:	2b01      	cmp	r3, #1
 8004868:	d12e      	bne.n	80048c8 <USB_EPStartXfer+0x254>
    {
      if ((USBx_DEVICE->DSTS & ( 1 << 8 )) == 0)
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004870:	689b      	ldr	r3, [r3, #8]
 8004872:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004876:	2b00      	cmp	r3, #0
 8004878:	d113      	bne.n	80048a2 <USB_EPStartXfer+0x22e>
      {
        USBx_INEP(ep->num)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800487a:	68bb      	ldr	r3, [r7, #8]
 800487c:	781b      	ldrb	r3, [r3, #0]
 800487e:	015a      	lsls	r2, r3, #5
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	4413      	add	r3, r2
 8004884:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004888:	4619      	mov	r1, r3
 800488a:	68bb      	ldr	r3, [r7, #8]
 800488c:	781b      	ldrb	r3, [r3, #0]
 800488e:	015a      	lsls	r2, r3, #5
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	4413      	add	r3, r2
 8004894:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800489e:	600b      	str	r3, [r1, #0]
 80048a0:	e012      	b.n	80048c8 <USB_EPStartXfer+0x254>
      }
      else
      {
        USBx_INEP(ep->num)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80048a2:	68bb      	ldr	r3, [r7, #8]
 80048a4:	781b      	ldrb	r3, [r3, #0]
 80048a6:	015a      	lsls	r2, r3, #5
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	4413      	add	r3, r2
 80048ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80048b0:	4619      	mov	r1, r3
 80048b2:	68bb      	ldr	r3, [r7, #8]
 80048b4:	781b      	ldrb	r3, [r3, #0]
 80048b6:	015a      	lsls	r2, r3, #5
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	4413      	add	r3, r2
 80048bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80048c6:	600b      	str	r3, [r1, #0]
      }
    }

    /* EP enable, IN data in FIFO */
    USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80048c8:	68bb      	ldr	r3, [r7, #8]
 80048ca:	781b      	ldrb	r3, [r3, #0]
 80048cc:	015a      	lsls	r2, r3, #5
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	4413      	add	r3, r2
 80048d2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80048d6:	4619      	mov	r1, r3
 80048d8:	68bb      	ldr	r3, [r7, #8]
 80048da:	781b      	ldrb	r3, [r3, #0]
 80048dc:	015a      	lsls	r2, r3, #5
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	4413      	add	r3, r2
 80048e2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80048ec:	600b      	str	r3, [r1, #0]

    if (ep->type == EP_TYPE_ISOC)
 80048ee:	68bb      	ldr	r3, [r7, #8]
 80048f0:	78db      	ldrb	r3, [r3, #3]
 80048f2:	2b01      	cmp	r3, #1
 80048f4:	f040 80f7 	bne.w	8004ae6 <USB_EPStartXfer+0x472>
    {
      USB_WritePacket(USBx, ep->xfer_buff, ep->num, ep->xfer_len, dma);
 80048f8:	68bb      	ldr	r3, [r7, #8]
 80048fa:	68d9      	ldr	r1, [r3, #12]
 80048fc:	68bb      	ldr	r3, [r7, #8]
 80048fe:	781a      	ldrb	r2, [r3, #0]
 8004900:	68bb      	ldr	r3, [r7, #8]
 8004902:	695b      	ldr	r3, [r3, #20]
 8004904:	b298      	uxth	r0, r3
 8004906:	79fb      	ldrb	r3, [r7, #7]
 8004908:	9300      	str	r3, [sp, #0]
 800490a:	4603      	mov	r3, r0
 800490c:	68f8      	ldr	r0, [r7, #12]
 800490e:	f000 fa51 	bl	8004db4 <USB_WritePacket>
 8004912:	e0e8      	b.n	8004ae6 <USB_EPStartXfer+0x472>
 8004914:	e007ffff 	.word	0xe007ffff
 8004918:	fff80000 	.word	0xfff80000
 800491c:	1ff80000 	.word	0x1ff80000
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(ep->num)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8004920:	68bb      	ldr	r3, [r7, #8]
 8004922:	781b      	ldrb	r3, [r3, #0]
 8004924:	015a      	lsls	r2, r3, #5
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	4413      	add	r3, r2
 800492a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800492e:	4619      	mov	r1, r3
 8004930:	68bb      	ldr	r3, [r7, #8]
 8004932:	781b      	ldrb	r3, [r3, #0]
 8004934:	015a      	lsls	r2, r3, #5
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	4413      	add	r3, r2
 800493a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800493e:	691a      	ldr	r2, [r3, #16]
 8004940:	4b6b      	ldr	r3, [pc, #428]	; (8004af0 <USB_EPStartXfer+0x47c>)
 8004942:	4013      	ands	r3, r2
 8004944:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(ep->num)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8004946:	68bb      	ldr	r3, [r7, #8]
 8004948:	781b      	ldrb	r3, [r3, #0]
 800494a:	015a      	lsls	r2, r3, #5
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	4413      	add	r3, r2
 8004950:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004954:	4619      	mov	r1, r3
 8004956:	68bb      	ldr	r3, [r7, #8]
 8004958:	781b      	ldrb	r3, [r3, #0]
 800495a:	015a      	lsls	r2, r3, #5
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	4413      	add	r3, r2
 8004960:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004964:	691a      	ldr	r2, [r3, #16]
 8004966:	4b63      	ldr	r3, [pc, #396]	; (8004af4 <USB_EPStartXfer+0x480>)
 8004968:	4013      	ands	r3, r2
 800496a:	610b      	str	r3, [r1, #16]

    if (ep->xfer_len == 0)
 800496c:	68bb      	ldr	r3, [r7, #8]
 800496e:	695b      	ldr	r3, [r3, #20]
 8004970:	2b00      	cmp	r3, #0
 8004972:	d129      	bne.n	80049c8 <USB_EPStartXfer+0x354>
    {
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8004974:	68bb      	ldr	r3, [r7, #8]
 8004976:	781b      	ldrb	r3, [r3, #0]
 8004978:	015a      	lsls	r2, r3, #5
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	4413      	add	r3, r2
 800497e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004982:	4619      	mov	r1, r3
 8004984:	68bb      	ldr	r3, [r7, #8]
 8004986:	781b      	ldrb	r3, [r3, #0]
 8004988:	015a      	lsls	r2, r3, #5
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	4413      	add	r3, r2
 800498e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004992:	691a      	ldr	r2, [r3, #16]
 8004994:	68bb      	ldr	r3, [r7, #8]
 8004996:	689b      	ldr	r3, [r3, #8]
 8004998:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800499c:	4313      	orrs	r3, r2
 800499e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1 << 19)) ;
 80049a0:	68bb      	ldr	r3, [r7, #8]
 80049a2:	781b      	ldrb	r3, [r3, #0]
 80049a4:	015a      	lsls	r2, r3, #5
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	4413      	add	r3, r2
 80049aa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80049ae:	4619      	mov	r1, r3
 80049b0:	68bb      	ldr	r3, [r7, #8]
 80049b2:	781b      	ldrb	r3, [r3, #0]
 80049b4:	015a      	lsls	r2, r3, #5
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	4413      	add	r3, r2
 80049ba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80049be:	691b      	ldr	r3, [r3, #16]
 80049c0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80049c4:	610b      	str	r3, [r1, #16]
 80049c6:	e03a      	b.n	8004a3e <USB_EPStartXfer+0x3ca>
    }
    else
    {
      pktcnt = (ep->xfer_len + ep->maxpacket -1)/ ep->maxpacket;
 80049c8:	68bb      	ldr	r3, [r7, #8]
 80049ca:	695a      	ldr	r2, [r3, #20]
 80049cc:	68bb      	ldr	r3, [r7, #8]
 80049ce:	689b      	ldr	r3, [r3, #8]
 80049d0:	4413      	add	r3, r2
 80049d2:	1e5a      	subs	r2, r3, #1
 80049d4:	68bb      	ldr	r3, [r7, #8]
 80049d6:	689b      	ldr	r3, [r3, #8]
 80049d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80049dc:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (pktcnt << 19));
 80049de:	68bb      	ldr	r3, [r7, #8]
 80049e0:	781b      	ldrb	r3, [r3, #0]
 80049e2:	015a      	lsls	r2, r3, #5
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	4413      	add	r3, r2
 80049e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80049ec:	4619      	mov	r1, r3
 80049ee:	68bb      	ldr	r3, [r7, #8]
 80049f0:	781b      	ldrb	r3, [r3, #0]
 80049f2:	015a      	lsls	r2, r3, #5
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	4413      	add	r3, r2
 80049f8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80049fc:	691a      	ldr	r2, [r3, #16]
 80049fe:	8afb      	ldrh	r3, [r7, #22]
 8004a00:	04db      	lsls	r3, r3, #19
 8004a02:	4618      	mov	r0, r3
 8004a04:	4b3c      	ldr	r3, [pc, #240]	; (8004af8 <USB_EPStartXfer+0x484>)
 8004a06:	4003      	ands	r3, r0
 8004a08:	4313      	orrs	r3, r2
 8004a0a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt));
 8004a0c:	68bb      	ldr	r3, [r7, #8]
 8004a0e:	781b      	ldrb	r3, [r3, #0]
 8004a10:	015a      	lsls	r2, r3, #5
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	4413      	add	r3, r2
 8004a16:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004a1a:	4618      	mov	r0, r3
 8004a1c:	68bb      	ldr	r3, [r7, #8]
 8004a1e:	781b      	ldrb	r3, [r3, #0]
 8004a20:	015a      	lsls	r2, r3, #5
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	4413      	add	r3, r2
 8004a26:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004a2a:	691a      	ldr	r2, [r3, #16]
 8004a2c:	68bb      	ldr	r3, [r7, #8]
 8004a2e:	689b      	ldr	r3, [r3, #8]
 8004a30:	8af9      	ldrh	r1, [r7, #22]
 8004a32:	fb01 f303 	mul.w	r3, r1, r3
 8004a36:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004a3a:	4313      	orrs	r3, r2
 8004a3c:	6103      	str	r3, [r0, #16]
    }

    if (dma == 1)
 8004a3e:	79fb      	ldrb	r3, [r7, #7]
 8004a40:	2b01      	cmp	r3, #1
 8004a42:	d10a      	bne.n	8004a5a <USB_EPStartXfer+0x3e6>
    {
      USBx_OUTEP(ep->num)->DOEPDMA = (uint32_t)ep->xfer_buff;
 8004a44:	68bb      	ldr	r3, [r7, #8]
 8004a46:	781b      	ldrb	r3, [r3, #0]
 8004a48:	015a      	lsls	r2, r3, #5
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	4413      	add	r3, r2
 8004a4e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004a52:	461a      	mov	r2, r3
 8004a54:	68bb      	ldr	r3, [r7, #8]
 8004a56:	68db      	ldr	r3, [r3, #12]
 8004a58:	6153      	str	r3, [r2, #20]
    }

    if (ep->type == EP_TYPE_ISOC)
 8004a5a:	68bb      	ldr	r3, [r7, #8]
 8004a5c:	78db      	ldrb	r3, [r3, #3]
 8004a5e:	2b01      	cmp	r3, #1
 8004a60:	d12e      	bne.n	8004ac0 <USB_EPStartXfer+0x44c>
    {
      if ((USBx_DEVICE->DSTS & ( 1 << 8 )) == 0)
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004a68:	689b      	ldr	r3, [r3, #8]
 8004a6a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d113      	bne.n	8004a9a <USB_EPStartXfer+0x426>
      {
        USBx_OUTEP(ep->num)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8004a72:	68bb      	ldr	r3, [r7, #8]
 8004a74:	781b      	ldrb	r3, [r3, #0]
 8004a76:	015a      	lsls	r2, r3, #5
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	4413      	add	r3, r2
 8004a7c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004a80:	4619      	mov	r1, r3
 8004a82:	68bb      	ldr	r3, [r7, #8]
 8004a84:	781b      	ldrb	r3, [r3, #0]
 8004a86:	015a      	lsls	r2, r3, #5
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	4413      	add	r3, r2
 8004a8c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004a96:	600b      	str	r3, [r1, #0]
 8004a98:	e012      	b.n	8004ac0 <USB_EPStartXfer+0x44c>
      }
      else
      {
        USBx_OUTEP(ep->num)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8004a9a:	68bb      	ldr	r3, [r7, #8]
 8004a9c:	781b      	ldrb	r3, [r3, #0]
 8004a9e:	015a      	lsls	r2, r3, #5
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	4413      	add	r3, r2
 8004aa4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004aa8:	4619      	mov	r1, r3
 8004aaa:	68bb      	ldr	r3, [r7, #8]
 8004aac:	781b      	ldrb	r3, [r3, #0]
 8004aae:	015a      	lsls	r2, r3, #5
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	4413      	add	r3, r2
 8004ab4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004abe:	600b      	str	r3, [r1, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8004ac0:	68bb      	ldr	r3, [r7, #8]
 8004ac2:	781b      	ldrb	r3, [r3, #0]
 8004ac4:	015a      	lsls	r2, r3, #5
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	4413      	add	r3, r2
 8004aca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004ace:	4619      	mov	r1, r3
 8004ad0:	68bb      	ldr	r3, [r7, #8]
 8004ad2:	781b      	ldrb	r3, [r3, #0]
 8004ad4:	015a      	lsls	r2, r3, #5
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	4413      	add	r3, r2
 8004ada:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8004ae4:	600b      	str	r3, [r1, #0]
  }
  return HAL_OK;
 8004ae6:	2300      	movs	r3, #0
}
 8004ae8:	4618      	mov	r0, r3
 8004aea:	3718      	adds	r7, #24
 8004aec:	46bd      	mov	sp, r7
 8004aee:	bd80      	pop	{r7, pc}
 8004af0:	fff80000 	.word	0xfff80000
 8004af4:	e007ffff 	.word	0xe007ffff
 8004af8:	1ff80000 	.word	0x1ff80000

08004afc <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx , USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8004afc:	b480      	push	{r7}
 8004afe:	b085      	sub	sp, #20
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	60f8      	str	r0, [r7, #12]
 8004b04:	60b9      	str	r1, [r7, #8]
 8004b06:	4613      	mov	r3, r2
 8004b08:	71fb      	strb	r3, [r7, #7]
  /* IN endpoint */
  if (ep->is_in == 1)
 8004b0a:	68bb      	ldr	r3, [r7, #8]
 8004b0c:	785b      	ldrb	r3, [r3, #1]
 8004b0e:	2b01      	cmp	r3, #1
 8004b10:	f040 80cd 	bne.w	8004cae <USB_EP0StartXfer+0x1b2>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0)
 8004b14:	68bb      	ldr	r3, [r7, #8]
 8004b16:	695b      	ldr	r3, [r3, #20]
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d139      	bne.n	8004b90 <USB_EP0StartXfer+0x94>
    {
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8004b1c:	68bb      	ldr	r3, [r7, #8]
 8004b1e:	781b      	ldrb	r3, [r3, #0]
 8004b20:	015a      	lsls	r2, r3, #5
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	4413      	add	r3, r2
 8004b26:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004b2a:	4619      	mov	r1, r3
 8004b2c:	68bb      	ldr	r3, [r7, #8]
 8004b2e:	781b      	ldrb	r3, [r3, #0]
 8004b30:	015a      	lsls	r2, r3, #5
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	4413      	add	r3, r2
 8004b36:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004b3a:	691a      	ldr	r2, [r3, #16]
 8004b3c:	4b9b      	ldr	r3, [pc, #620]	; (8004dac <USB_EP0StartXfer+0x2b0>)
 8004b3e:	4013      	ands	r3, r2
 8004b40:	610b      	str	r3, [r1, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1 << 19)) ;
 8004b42:	68bb      	ldr	r3, [r7, #8]
 8004b44:	781b      	ldrb	r3, [r3, #0]
 8004b46:	015a      	lsls	r2, r3, #5
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	4413      	add	r3, r2
 8004b4c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004b50:	4619      	mov	r1, r3
 8004b52:	68bb      	ldr	r3, [r7, #8]
 8004b54:	781b      	ldrb	r3, [r3, #0]
 8004b56:	015a      	lsls	r2, r3, #5
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	4413      	add	r3, r2
 8004b5c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004b60:	691b      	ldr	r3, [r3, #16]
 8004b62:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004b66:	610b      	str	r3, [r1, #16]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8004b68:	68bb      	ldr	r3, [r7, #8]
 8004b6a:	781b      	ldrb	r3, [r3, #0]
 8004b6c:	015a      	lsls	r2, r3, #5
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	4413      	add	r3, r2
 8004b72:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004b76:	4619      	mov	r1, r3
 8004b78:	68bb      	ldr	r3, [r7, #8]
 8004b7a:	781b      	ldrb	r3, [r3, #0]
 8004b7c:	015a      	lsls	r2, r3, #5
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	4413      	add	r3, r2
 8004b82:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004b86:	691a      	ldr	r2, [r3, #16]
 8004b88:	4b89      	ldr	r3, [pc, #548]	; (8004db0 <USB_EP0StartXfer+0x2b4>)
 8004b8a:	4013      	ands	r3, r2
 8004b8c:	610b      	str	r3, [r1, #16]
 8004b8e:	e058      	b.n	8004c42 <USB_EP0StartXfer+0x146>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8004b90:	68bb      	ldr	r3, [r7, #8]
 8004b92:	781b      	ldrb	r3, [r3, #0]
 8004b94:	015a      	lsls	r2, r3, #5
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	4413      	add	r3, r2
 8004b9a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004b9e:	4619      	mov	r1, r3
 8004ba0:	68bb      	ldr	r3, [r7, #8]
 8004ba2:	781b      	ldrb	r3, [r3, #0]
 8004ba4:	015a      	lsls	r2, r3, #5
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	4413      	add	r3, r2
 8004baa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004bae:	691a      	ldr	r2, [r3, #16]
 8004bb0:	4b7f      	ldr	r3, [pc, #508]	; (8004db0 <USB_EP0StartXfer+0x2b4>)
 8004bb2:	4013      	ands	r3, r2
 8004bb4:	610b      	str	r3, [r1, #16]
      USBx_INEP(ep->num)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8004bb6:	68bb      	ldr	r3, [r7, #8]
 8004bb8:	781b      	ldrb	r3, [r3, #0]
 8004bba:	015a      	lsls	r2, r3, #5
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	4413      	add	r3, r2
 8004bc0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004bc4:	4619      	mov	r1, r3
 8004bc6:	68bb      	ldr	r3, [r7, #8]
 8004bc8:	781b      	ldrb	r3, [r3, #0]
 8004bca:	015a      	lsls	r2, r3, #5
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	4413      	add	r3, r2
 8004bd0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004bd4:	691a      	ldr	r2, [r3, #16]
 8004bd6:	4b75      	ldr	r3, [pc, #468]	; (8004dac <USB_EP0StartXfer+0x2b0>)
 8004bd8:	4013      	ands	r3, r2
 8004bda:	610b      	str	r3, [r1, #16]

      if(ep->xfer_len > ep->maxpacket)
 8004bdc:	68bb      	ldr	r3, [r7, #8]
 8004bde:	695a      	ldr	r2, [r3, #20]
 8004be0:	68bb      	ldr	r3, [r7, #8]
 8004be2:	689b      	ldr	r3, [r3, #8]
 8004be4:	429a      	cmp	r2, r3
 8004be6:	d903      	bls.n	8004bf0 <USB_EP0StartXfer+0xf4>
      {
        ep->xfer_len = ep->maxpacket;
 8004be8:	68bb      	ldr	r3, [r7, #8]
 8004bea:	689a      	ldr	r2, [r3, #8]
 8004bec:	68bb      	ldr	r3, [r7, #8]
 8004bee:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1 << 19)) ;
 8004bf0:	68bb      	ldr	r3, [r7, #8]
 8004bf2:	781b      	ldrb	r3, [r3, #0]
 8004bf4:	015a      	lsls	r2, r3, #5
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	4413      	add	r3, r2
 8004bfa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004bfe:	4619      	mov	r1, r3
 8004c00:	68bb      	ldr	r3, [r7, #8]
 8004c02:	781b      	ldrb	r3, [r3, #0]
 8004c04:	015a      	lsls	r2, r3, #5
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	4413      	add	r3, r2
 8004c0a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004c0e:	691b      	ldr	r3, [r3, #16]
 8004c10:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004c14:	610b      	str	r3, [r1, #16]
      USBx_INEP(ep->num)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8004c16:	68bb      	ldr	r3, [r7, #8]
 8004c18:	781b      	ldrb	r3, [r3, #0]
 8004c1a:	015a      	lsls	r2, r3, #5
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	4413      	add	r3, r2
 8004c20:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004c24:	4619      	mov	r1, r3
 8004c26:	68bb      	ldr	r3, [r7, #8]
 8004c28:	781b      	ldrb	r3, [r3, #0]
 8004c2a:	015a      	lsls	r2, r3, #5
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	4413      	add	r3, r2
 8004c30:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004c34:	691a      	ldr	r2, [r3, #16]
 8004c36:	68bb      	ldr	r3, [r7, #8]
 8004c38:	695b      	ldr	r3, [r3, #20]
 8004c3a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004c3e:	4313      	orrs	r3, r2
 8004c40:	610b      	str	r3, [r1, #16]

    }

    if (dma == 1)
 8004c42:	79fb      	ldrb	r3, [r7, #7]
 8004c44:	2b01      	cmp	r3, #1
 8004c46:	d10b      	bne.n	8004c60 <USB_EP0StartXfer+0x164>
    {
      USBx_INEP(ep->num)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8004c48:	68bb      	ldr	r3, [r7, #8]
 8004c4a:	781b      	ldrb	r3, [r3, #0]
 8004c4c:	015a      	lsls	r2, r3, #5
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	4413      	add	r3, r2
 8004c52:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004c56:	461a      	mov	r2, r3
 8004c58:	68bb      	ldr	r3, [r7, #8]
 8004c5a:	691b      	ldr	r3, [r3, #16]
 8004c5c:	6153      	str	r3, [r2, #20]
 8004c5e:	e012      	b.n	8004c86 <USB_EP0StartXfer+0x18a>
    }
    else
    {
      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8004c60:	68bb      	ldr	r3, [r7, #8]
 8004c62:	695b      	ldr	r3, [r3, #20]
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d00e      	beq.n	8004c86 <USB_EP0StartXfer+0x18a>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1U << (ep->num);
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004c6e:	4619      	mov	r1, r3
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004c76:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004c78:	68bb      	ldr	r3, [r7, #8]
 8004c7a:	781b      	ldrb	r3, [r3, #0]
 8004c7c:	4618      	mov	r0, r3
 8004c7e:	2301      	movs	r3, #1
 8004c80:	4083      	lsls	r3, r0
 8004c82:	4313      	orrs	r3, r2
 8004c84:	634b      	str	r3, [r1, #52]	; 0x34
      }
    }

    /* EP enable, IN data in FIFO */
    USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8004c86:	68bb      	ldr	r3, [r7, #8]
 8004c88:	781b      	ldrb	r3, [r3, #0]
 8004c8a:	015a      	lsls	r2, r3, #5
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	4413      	add	r3, r2
 8004c90:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004c94:	4619      	mov	r1, r3
 8004c96:	68bb      	ldr	r3, [r7, #8]
 8004c98:	781b      	ldrb	r3, [r3, #0]
 8004c9a:	015a      	lsls	r2, r3, #5
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	4413      	add	r3, r2
 8004ca0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8004caa:	600b      	str	r3, [r1, #0]
 8004cac:	e077      	b.n	8004d9e <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(ep->num)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8004cae:	68bb      	ldr	r3, [r7, #8]
 8004cb0:	781b      	ldrb	r3, [r3, #0]
 8004cb2:	015a      	lsls	r2, r3, #5
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	4413      	add	r3, r2
 8004cb8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004cbc:	4619      	mov	r1, r3
 8004cbe:	68bb      	ldr	r3, [r7, #8]
 8004cc0:	781b      	ldrb	r3, [r3, #0]
 8004cc2:	015a      	lsls	r2, r3, #5
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	4413      	add	r3, r2
 8004cc8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004ccc:	691a      	ldr	r2, [r3, #16]
 8004cce:	4b38      	ldr	r3, [pc, #224]	; (8004db0 <USB_EP0StartXfer+0x2b4>)
 8004cd0:	4013      	ands	r3, r2
 8004cd2:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(ep->num)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8004cd4:	68bb      	ldr	r3, [r7, #8]
 8004cd6:	781b      	ldrb	r3, [r3, #0]
 8004cd8:	015a      	lsls	r2, r3, #5
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	4413      	add	r3, r2
 8004cde:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004ce2:	4619      	mov	r1, r3
 8004ce4:	68bb      	ldr	r3, [r7, #8]
 8004ce6:	781b      	ldrb	r3, [r3, #0]
 8004ce8:	015a      	lsls	r2, r3, #5
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	4413      	add	r3, r2
 8004cee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004cf2:	691a      	ldr	r2, [r3, #16]
 8004cf4:	4b2d      	ldr	r3, [pc, #180]	; (8004dac <USB_EP0StartXfer+0x2b0>)
 8004cf6:	4013      	ands	r3, r2
 8004cf8:	610b      	str	r3, [r1, #16]

    if (ep->xfer_len > 0)
 8004cfa:	68bb      	ldr	r3, [r7, #8]
 8004cfc:	695b      	ldr	r3, [r3, #20]
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d003      	beq.n	8004d0a <USB_EP0StartXfer+0x20e>
    {
      ep->xfer_len = ep->maxpacket;
 8004d02:	68bb      	ldr	r3, [r7, #8]
 8004d04:	689a      	ldr	r2, [r3, #8]
 8004d06:	68bb      	ldr	r3, [r7, #8]
 8004d08:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1 << 19));
 8004d0a:	68bb      	ldr	r3, [r7, #8]
 8004d0c:	781b      	ldrb	r3, [r3, #0]
 8004d0e:	015a      	lsls	r2, r3, #5
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	4413      	add	r3, r2
 8004d14:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004d18:	4619      	mov	r1, r3
 8004d1a:	68bb      	ldr	r3, [r7, #8]
 8004d1c:	781b      	ldrb	r3, [r3, #0]
 8004d1e:	015a      	lsls	r2, r3, #5
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	4413      	add	r3, r2
 8004d24:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004d28:	691b      	ldr	r3, [r3, #16]
 8004d2a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004d2e:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(ep->num)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 8004d30:	68bb      	ldr	r3, [r7, #8]
 8004d32:	781b      	ldrb	r3, [r3, #0]
 8004d34:	015a      	lsls	r2, r3, #5
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	4413      	add	r3, r2
 8004d3a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004d3e:	4619      	mov	r1, r3
 8004d40:	68bb      	ldr	r3, [r7, #8]
 8004d42:	781b      	ldrb	r3, [r3, #0]
 8004d44:	015a      	lsls	r2, r3, #5
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	4413      	add	r3, r2
 8004d4a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004d4e:	691a      	ldr	r2, [r3, #16]
 8004d50:	68bb      	ldr	r3, [r7, #8]
 8004d52:	689b      	ldr	r3, [r3, #8]
 8004d54:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004d58:	4313      	orrs	r3, r2
 8004d5a:	610b      	str	r3, [r1, #16]


    if (dma == 1)
 8004d5c:	79fb      	ldrb	r3, [r7, #7]
 8004d5e:	2b01      	cmp	r3, #1
 8004d60:	d10a      	bne.n	8004d78 <USB_EP0StartXfer+0x27c>
    {
      USBx_OUTEP(ep->num)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8004d62:	68bb      	ldr	r3, [r7, #8]
 8004d64:	781b      	ldrb	r3, [r3, #0]
 8004d66:	015a      	lsls	r2, r3, #5
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	4413      	add	r3, r2
 8004d6c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004d70:	461a      	mov	r2, r3
 8004d72:	68bb      	ldr	r3, [r7, #8]
 8004d74:	68db      	ldr	r3, [r3, #12]
 8004d76:	6153      	str	r3, [r2, #20]
    }

    /* EP enable */
    USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8004d78:	68bb      	ldr	r3, [r7, #8]
 8004d7a:	781b      	ldrb	r3, [r3, #0]
 8004d7c:	015a      	lsls	r2, r3, #5
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	4413      	add	r3, r2
 8004d82:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004d86:	4619      	mov	r1, r3
 8004d88:	68bb      	ldr	r3, [r7, #8]
 8004d8a:	781b      	ldrb	r3, [r3, #0]
 8004d8c:	015a      	lsls	r2, r3, #5
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	4413      	add	r3, r2
 8004d92:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8004d9c:	600b      	str	r3, [r1, #0]
  }
  return HAL_OK;
 8004d9e:	2300      	movs	r3, #0
}
 8004da0:	4618      	mov	r0, r3
 8004da2:	3714      	adds	r7, #20
 8004da4:	46bd      	mov	sp, r7
 8004da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004daa:	4770      	bx	lr
 8004dac:	e007ffff 	.word	0xe007ffff
 8004db0:	fff80000 	.word	0xfff80000

08004db4 <USB_WritePacket>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8004db4:	b480      	push	{r7}
 8004db6:	b087      	sub	sp, #28
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	60f8      	str	r0, [r7, #12]
 8004dbc:	60b9      	str	r1, [r7, #8]
 8004dbe:	4611      	mov	r1, r2
 8004dc0:	461a      	mov	r2, r3
 8004dc2:	460b      	mov	r3, r1
 8004dc4:	71fb      	strb	r3, [r7, #7]
 8004dc6:	4613      	mov	r3, r2
 8004dc8:	80bb      	strh	r3, [r7, #4]
  uint32_t count32b= 0 , i= 0;
 8004dca:	2300      	movs	r3, #0
 8004dcc:	613b      	str	r3, [r7, #16]
 8004dce:	2300      	movs	r3, #0
 8004dd0:	617b      	str	r3, [r7, #20]

  if (dma == 0)
 8004dd2:	f897 3020 	ldrb.w	r3, [r7, #32]
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d11d      	bne.n	8004e16 <USB_WritePacket+0x62>
  {
    count32b =  (len + 3) / 4;
 8004dda:	88bb      	ldrh	r3, [r7, #4]
 8004ddc:	3303      	adds	r3, #3
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	da00      	bge.n	8004de4 <USB_WritePacket+0x30>
 8004de2:	3303      	adds	r3, #3
 8004de4:	109b      	asrs	r3, r3, #2
 8004de6:	613b      	str	r3, [r7, #16]
    for (i = 0; i < count32b; i++, src += 4)
 8004de8:	2300      	movs	r3, #0
 8004dea:	617b      	str	r3, [r7, #20]
 8004dec:	e00f      	b.n	8004e0e <USB_WritePacket+0x5a>
    {
      USBx_DFIFO(ch_ep_num) = *((__packed uint32_t *)src);
 8004dee:	79fb      	ldrb	r3, [r7, #7]
 8004df0:	031a      	lsls	r2, r3, #12
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	4413      	add	r3, r2
 8004df6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004dfa:	461a      	mov	r2, r3
 8004dfc:	68bb      	ldr	r3, [r7, #8]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	6013      	str	r3, [r2, #0]
    for (i = 0; i < count32b; i++, src += 4)
 8004e02:	697b      	ldr	r3, [r7, #20]
 8004e04:	3301      	adds	r3, #1
 8004e06:	617b      	str	r3, [r7, #20]
 8004e08:	68bb      	ldr	r3, [r7, #8]
 8004e0a:	3304      	adds	r3, #4
 8004e0c:	60bb      	str	r3, [r7, #8]
 8004e0e:	697a      	ldr	r2, [r7, #20]
 8004e10:	693b      	ldr	r3, [r7, #16]
 8004e12:	429a      	cmp	r2, r3
 8004e14:	d3eb      	bcc.n	8004dee <USB_WritePacket+0x3a>
    }
  }
  return HAL_OK;
 8004e16:	2300      	movs	r3, #0
}
 8004e18:	4618      	mov	r0, r3
 8004e1a:	371c      	adds	r7, #28
 8004e1c:	46bd      	mov	sp, r7
 8004e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e22:	4770      	bx	lr

08004e24 <USB_ReadPacket>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8004e24:	b480      	push	{r7}
 8004e26:	b087      	sub	sp, #28
 8004e28:	af00      	add	r7, sp, #0
 8004e2a:	60f8      	str	r0, [r7, #12]
 8004e2c:	60b9      	str	r1, [r7, #8]
 8004e2e:	4613      	mov	r3, r2
 8004e30:	80fb      	strh	r3, [r7, #6]
  uint32_t i=0;
 8004e32:	2300      	movs	r3, #0
 8004e34:	617b      	str	r3, [r7, #20]
  uint32_t count32b = (len + 3) / 4;
 8004e36:	88fb      	ldrh	r3, [r7, #6]
 8004e38:	3303      	adds	r3, #3
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	da00      	bge.n	8004e40 <USB_ReadPacket+0x1c>
 8004e3e:	3303      	adds	r3, #3
 8004e40:	109b      	asrs	r3, r3, #2
 8004e42:	613b      	str	r3, [r7, #16]

  for ( i = 0; i < count32b; i++, dest += 4 )
 8004e44:	2300      	movs	r3, #0
 8004e46:	617b      	str	r3, [r7, #20]
 8004e48:	e00b      	b.n	8004e62 <USB_ReadPacket+0x3e>
  {
    *(__packed uint32_t *)dest = USBx_DFIFO(0);
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004e50:	681a      	ldr	r2, [r3, #0]
 8004e52:	68bb      	ldr	r3, [r7, #8]
 8004e54:	601a      	str	r2, [r3, #0]
  for ( i = 0; i < count32b; i++, dest += 4 )
 8004e56:	697b      	ldr	r3, [r7, #20]
 8004e58:	3301      	adds	r3, #1
 8004e5a:	617b      	str	r3, [r7, #20]
 8004e5c:	68bb      	ldr	r3, [r7, #8]
 8004e5e:	3304      	adds	r3, #4
 8004e60:	60bb      	str	r3, [r7, #8]
 8004e62:	697a      	ldr	r2, [r7, #20]
 8004e64:	693b      	ldr	r3, [r7, #16]
 8004e66:	429a      	cmp	r2, r3
 8004e68:	d3ef      	bcc.n	8004e4a <USB_ReadPacket+0x26>

  }
  return ((void *)dest);
 8004e6a:	68bb      	ldr	r3, [r7, #8]
}
 8004e6c:	4618      	mov	r0, r3
 8004e6e:	371c      	adds	r7, #28
 8004e70:	46bd      	mov	sp, r7
 8004e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e76:	4770      	bx	lr

08004e78 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx , USB_OTG_EPTypeDef *ep)
{
 8004e78:	b480      	push	{r7}
 8004e7a:	b083      	sub	sp, #12
 8004e7c:	af00      	add	r7, sp, #0
 8004e7e:	6078      	str	r0, [r7, #4]
 8004e80:	6039      	str	r1, [r7, #0]
  if (ep->is_in == 1)
 8004e82:	683b      	ldr	r3, [r7, #0]
 8004e84:	785b      	ldrb	r3, [r3, #1]
 8004e86:	2b01      	cmp	r3, #1
 8004e88:	d130      	bne.n	8004eec <USB_EPSetStall+0x74>
  {
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == 0)
 8004e8a:	683b      	ldr	r3, [r7, #0]
 8004e8c:	781b      	ldrb	r3, [r3, #0]
 8004e8e:	015a      	lsls	r2, r3, #5
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	4413      	add	r3, r2
 8004e94:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	db12      	blt.n	8004ec4 <USB_EPSetStall+0x4c>
    {
      USBx_INEP(ep->num)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8004e9e:	683b      	ldr	r3, [r7, #0]
 8004ea0:	781b      	ldrb	r3, [r3, #0]
 8004ea2:	015a      	lsls	r2, r3, #5
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	4413      	add	r3, r2
 8004ea8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004eac:	4619      	mov	r1, r3
 8004eae:	683b      	ldr	r3, [r7, #0]
 8004eb0:	781b      	ldrb	r3, [r3, #0]
 8004eb2:	015a      	lsls	r2, r3, #5
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	4413      	add	r3, r2
 8004eb8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8004ec2:	600b      	str	r3, [r1, #0]
    }
    USBx_INEP(ep->num)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8004ec4:	683b      	ldr	r3, [r7, #0]
 8004ec6:	781b      	ldrb	r3, [r3, #0]
 8004ec8:	015a      	lsls	r2, r3, #5
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	4413      	add	r3, r2
 8004ece:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004ed2:	4619      	mov	r1, r3
 8004ed4:	683b      	ldr	r3, [r7, #0]
 8004ed6:	781b      	ldrb	r3, [r3, #0]
 8004ed8:	015a      	lsls	r2, r3, #5
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	4413      	add	r3, r2
 8004ede:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004ee8:	600b      	str	r3, [r1, #0]
 8004eea:	e02f      	b.n	8004f4c <USB_EPSetStall+0xd4>
  }
  else
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == 0)
 8004eec:	683b      	ldr	r3, [r7, #0]
 8004eee:	781b      	ldrb	r3, [r3, #0]
 8004ef0:	015a      	lsls	r2, r3, #5
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	4413      	add	r3, r2
 8004ef6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	db12      	blt.n	8004f26 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(ep->num)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8004f00:	683b      	ldr	r3, [r7, #0]
 8004f02:	781b      	ldrb	r3, [r3, #0]
 8004f04:	015a      	lsls	r2, r3, #5
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	4413      	add	r3, r2
 8004f0a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004f0e:	4619      	mov	r1, r3
 8004f10:	683b      	ldr	r3, [r7, #0]
 8004f12:	781b      	ldrb	r3, [r3, #0]
 8004f14:	015a      	lsls	r2, r3, #5
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	4413      	add	r3, r2
 8004f1a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8004f24:	600b      	str	r3, [r1, #0]
    }
    USBx_OUTEP(ep->num)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8004f26:	683b      	ldr	r3, [r7, #0]
 8004f28:	781b      	ldrb	r3, [r3, #0]
 8004f2a:	015a      	lsls	r2, r3, #5
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	4413      	add	r3, r2
 8004f30:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004f34:	4619      	mov	r1, r3
 8004f36:	683b      	ldr	r3, [r7, #0]
 8004f38:	781b      	ldrb	r3, [r3, #0]
 8004f3a:	015a      	lsls	r2, r3, #5
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	4413      	add	r3, r2
 8004f40:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004f4a:	600b      	str	r3, [r1, #0]
  }
  return HAL_OK;
 8004f4c:	2300      	movs	r3, #0
}
 8004f4e:	4618      	mov	r0, r3
 8004f50:	370c      	adds	r7, #12
 8004f52:	46bd      	mov	sp, r7
 8004f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f58:	4770      	bx	lr

08004f5a <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8004f5a:	b480      	push	{r7}
 8004f5c:	b083      	sub	sp, #12
 8004f5e:	af00      	add	r7, sp, #0
 8004f60:	6078      	str	r0, [r7, #4]
 8004f62:	6039      	str	r1, [r7, #0]
  if (ep->is_in == 1)
 8004f64:	683b      	ldr	r3, [r7, #0]
 8004f66:	785b      	ldrb	r3, [r3, #1]
 8004f68:	2b01      	cmp	r3, #1
 8004f6a:	d12e      	bne.n	8004fca <USB_EPClearStall+0x70>
  {
    USBx_INEP(ep->num)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8004f6c:	683b      	ldr	r3, [r7, #0]
 8004f6e:	781b      	ldrb	r3, [r3, #0]
 8004f70:	015a      	lsls	r2, r3, #5
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	4413      	add	r3, r2
 8004f76:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004f7a:	4619      	mov	r1, r3
 8004f7c:	683b      	ldr	r3, [r7, #0]
 8004f7e:	781b      	ldrb	r3, [r3, #0]
 8004f80:	015a      	lsls	r2, r3, #5
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	4413      	add	r3, r2
 8004f86:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004f90:	600b      	str	r3, [r1, #0]
    if (ep->type == EP_TYPE_INTR || ep->type == EP_TYPE_BULK)
 8004f92:	683b      	ldr	r3, [r7, #0]
 8004f94:	78db      	ldrb	r3, [r3, #3]
 8004f96:	2b03      	cmp	r3, #3
 8004f98:	d003      	beq.n	8004fa2 <USB_EPClearStall+0x48>
 8004f9a:	683b      	ldr	r3, [r7, #0]
 8004f9c:	78db      	ldrb	r3, [r3, #3]
 8004f9e:	2b02      	cmp	r3, #2
 8004fa0:	d141      	bne.n	8005026 <USB_EPClearStall+0xcc>
    {
       USBx_INEP(ep->num)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8004fa2:	683b      	ldr	r3, [r7, #0]
 8004fa4:	781b      	ldrb	r3, [r3, #0]
 8004fa6:	015a      	lsls	r2, r3, #5
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	4413      	add	r3, r2
 8004fac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004fb0:	4619      	mov	r1, r3
 8004fb2:	683b      	ldr	r3, [r7, #0]
 8004fb4:	781b      	ldrb	r3, [r3, #0]
 8004fb6:	015a      	lsls	r2, r3, #5
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	4413      	add	r3, r2
 8004fbc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004fc6:	600b      	str	r3, [r1, #0]
 8004fc8:	e02d      	b.n	8005026 <USB_EPClearStall+0xcc>
    }
  }
  else
  {
    USBx_OUTEP(ep->num)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8004fca:	683b      	ldr	r3, [r7, #0]
 8004fcc:	781b      	ldrb	r3, [r3, #0]
 8004fce:	015a      	lsls	r2, r3, #5
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	4413      	add	r3, r2
 8004fd4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004fd8:	4619      	mov	r1, r3
 8004fda:	683b      	ldr	r3, [r7, #0]
 8004fdc:	781b      	ldrb	r3, [r3, #0]
 8004fde:	015a      	lsls	r2, r3, #5
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	4413      	add	r3, r2
 8004fe4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004fee:	600b      	str	r3, [r1, #0]
    if (ep->type == EP_TYPE_INTR || ep->type == EP_TYPE_BULK)
 8004ff0:	683b      	ldr	r3, [r7, #0]
 8004ff2:	78db      	ldrb	r3, [r3, #3]
 8004ff4:	2b03      	cmp	r3, #3
 8004ff6:	d003      	beq.n	8005000 <USB_EPClearStall+0xa6>
 8004ff8:	683b      	ldr	r3, [r7, #0]
 8004ffa:	78db      	ldrb	r3, [r3, #3]
 8004ffc:	2b02      	cmp	r3, #2
 8004ffe:	d112      	bne.n	8005026 <USB_EPClearStall+0xcc>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8005000:	683b      	ldr	r3, [r7, #0]
 8005002:	781b      	ldrb	r3, [r3, #0]
 8005004:	015a      	lsls	r2, r3, #5
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	4413      	add	r3, r2
 800500a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800500e:	4619      	mov	r1, r3
 8005010:	683b      	ldr	r3, [r7, #0]
 8005012:	781b      	ldrb	r3, [r3, #0]
 8005014:	015a      	lsls	r2, r3, #5
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	4413      	add	r3, r2
 800501a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005024:	600b      	str	r3, [r1, #0]
    }
  }
  return HAL_OK;
 8005026:	2300      	movs	r3, #0
}
 8005028:	4618      	mov	r0, r3
 800502a:	370c      	adds	r7, #12
 800502c:	46bd      	mov	sp, r7
 800502e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005032:	4770      	bx	lr

08005034 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress (USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8005034:	b480      	push	{r7}
 8005036:	b083      	sub	sp, #12
 8005038:	af00      	add	r7, sp, #0
 800503a:	6078      	str	r0, [r7, #4]
 800503c:	460b      	mov	r3, r1
 800503e:	70fb      	strb	r3, [r7, #3]
  USBx_DEVICE->DCFG &= ~ (USB_OTG_DCFG_DAD);
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005046:	461a      	mov	r2, r3
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8005054:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= (address << 4) & USB_OTG_DCFG_DAD ;
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800505c:	4619      	mov	r1, r3
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005064:	681a      	ldr	r2, [r3, #0]
 8005066:	78fb      	ldrb	r3, [r7, #3]
 8005068:	011b      	lsls	r3, r3, #4
 800506a:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800506e:	4313      	orrs	r3, r2
 8005070:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8005072:	2300      	movs	r3, #0
}
 8005074:	4618      	mov	r0, r3
 8005076:	370c      	adds	r7, #12
 8005078:	46bd      	mov	sp, r7
 800507a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800507e:	4770      	bx	lr

08005080 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect (USB_OTG_GlobalTypeDef *USBx)
{
 8005080:	b580      	push	{r7, lr}
 8005082:	b082      	sub	sp, #8
 8005084:	af00      	add	r7, sp, #0
 8005086:	6078      	str	r0, [r7, #4]
  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS ;
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800508e:	461a      	mov	r2, r3
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005096:	685b      	ldr	r3, [r3, #4]
 8005098:	f023 0302 	bic.w	r3, r3, #2
 800509c:	6053      	str	r3, [r2, #4]
  HAL_Delay(3);
 800509e:	2003      	movs	r0, #3
 80050a0:	f7fb fab0 	bl	8000604 <HAL_Delay>

  return HAL_OK;
 80050a4:	2300      	movs	r3, #0
}
 80050a6:	4618      	mov	r0, r3
 80050a8:	3708      	adds	r7, #8
 80050aa:	46bd      	mov	sp, r7
 80050ac:	bd80      	pop	{r7, pc}

080050ae <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect (USB_OTG_GlobalTypeDef *USBx)
{
 80050ae:	b580      	push	{r7, lr}
 80050b0:	b082      	sub	sp, #8
 80050b2:	af00      	add	r7, sp, #0
 80050b4:	6078      	str	r0, [r7, #4]
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS ;
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80050bc:	461a      	mov	r2, r3
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80050c4:	685b      	ldr	r3, [r3, #4]
 80050c6:	f043 0302 	orr.w	r3, r3, #2
 80050ca:	6053      	str	r3, [r2, #4]
  HAL_Delay(3);
 80050cc:	2003      	movs	r0, #3
 80050ce:	f7fb fa99 	bl	8000604 <HAL_Delay>

  return HAL_OK;
 80050d2:	2300      	movs	r3, #0
}
 80050d4:	4618      	mov	r0, r3
 80050d6:	3708      	adds	r7, #8
 80050d8:	46bd      	mov	sp, r7
 80050da:	bd80      	pop	{r7, pc}

080050dc <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts (USB_OTG_GlobalTypeDef *USBx)
{
 80050dc:	b480      	push	{r7}
 80050de:	b085      	sub	sp, #20
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	6078      	str	r0, [r7, #4]
  uint32_t v = 0;
 80050e4:	2300      	movs	r3, #0
 80050e6:	60fb      	str	r3, [r7, #12]

  v = USBx->GINTSTS;
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	695b      	ldr	r3, [r3, #20]
 80050ec:	60fb      	str	r3, [r7, #12]
  v &= USBx->GINTMSK;
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	699b      	ldr	r3, [r3, #24]
 80050f2:	68fa      	ldr	r2, [r7, #12]
 80050f4:	4013      	ands	r3, r2
 80050f6:	60fb      	str	r3, [r7, #12]
  return v;
 80050f8:	68fb      	ldr	r3, [r7, #12]
}
 80050fa:	4618      	mov	r0, r3
 80050fc:	3714      	adds	r7, #20
 80050fe:	46bd      	mov	sp, r7
 8005100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005104:	4770      	bx	lr

08005106 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt (USB_OTG_GlobalTypeDef *USBx)
{
 8005106:	b480      	push	{r7}
 8005108:	b085      	sub	sp, #20
 800510a:	af00      	add	r7, sp, #0
 800510c:	6078      	str	r0, [r7, #4]
  uint32_t v;
  v  = USBx_DEVICE->DAINT;
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005114:	699b      	ldr	r3, [r3, #24]
 8005116:	60fb      	str	r3, [r7, #12]
  v &= USBx_DEVICE->DAINTMSK;
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800511e:	69db      	ldr	r3, [r3, #28]
 8005120:	68fa      	ldr	r2, [r7, #12]
 8005122:	4013      	ands	r3, r2
 8005124:	60fb      	str	r3, [r7, #12]
  return ((v & 0xffff0000) >> 16);
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	0c1b      	lsrs	r3, r3, #16
}
 800512a:	4618      	mov	r0, r3
 800512c:	3714      	adds	r7, #20
 800512e:	46bd      	mov	sp, r7
 8005130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005134:	4770      	bx	lr

08005136 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt (USB_OTG_GlobalTypeDef *USBx)
{
 8005136:	b480      	push	{r7}
 8005138:	b085      	sub	sp, #20
 800513a:	af00      	add	r7, sp, #0
 800513c:	6078      	str	r0, [r7, #4]
  uint32_t v;
  v  = USBx_DEVICE->DAINT;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005144:	699b      	ldr	r3, [r3, #24]
 8005146:	60fb      	str	r3, [r7, #12]
  v &= USBx_DEVICE->DAINTMSK;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800514e:	69db      	ldr	r3, [r3, #28]
 8005150:	68fa      	ldr	r2, [r7, #12]
 8005152:	4013      	ands	r3, r2
 8005154:	60fb      	str	r3, [r7, #12]
  return ((v & 0xFFFF));
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	b29b      	uxth	r3, r3
}
 800515a:	4618      	mov	r0, r3
 800515c:	3714      	adds	r7, #20
 800515e:	46bd      	mov	sp, r7
 8005160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005164:	4770      	bx	lr

08005166 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt (USB_OTG_GlobalTypeDef *USBx , uint8_t epnum)
{
 8005166:	b480      	push	{r7}
 8005168:	b085      	sub	sp, #20
 800516a:	af00      	add	r7, sp, #0
 800516c:	6078      	str	r0, [r7, #4]
 800516e:	460b      	mov	r3, r1
 8005170:	70fb      	strb	r3, [r7, #3]
  uint32_t v;
  v  = USBx_OUTEP(epnum)->DOEPINT;
 8005172:	78fb      	ldrb	r3, [r7, #3]
 8005174:	015a      	lsls	r2, r3, #5
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	4413      	add	r3, r2
 800517a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800517e:	689b      	ldr	r3, [r3, #8]
 8005180:	60fb      	str	r3, [r7, #12]
  v &= USBx_DEVICE->DOEPMSK;
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005188:	695b      	ldr	r3, [r3, #20]
 800518a:	68fa      	ldr	r2, [r7, #12]
 800518c:	4013      	ands	r3, r2
 800518e:	60fb      	str	r3, [r7, #12]
  return v;
 8005190:	68fb      	ldr	r3, [r7, #12]
}
 8005192:	4618      	mov	r0, r3
 8005194:	3714      	adds	r7, #20
 8005196:	46bd      	mov	sp, r7
 8005198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800519c:	4770      	bx	lr

0800519e <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt (USB_OTG_GlobalTypeDef *USBx , uint8_t epnum)
{
 800519e:	b480      	push	{r7}
 80051a0:	b087      	sub	sp, #28
 80051a2:	af00      	add	r7, sp, #0
 80051a4:	6078      	str	r0, [r7, #4]
 80051a6:	460b      	mov	r3, r1
 80051a8:	70fb      	strb	r3, [r7, #3]
  uint32_t v, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80051b0:	691b      	ldr	r3, [r3, #16]
 80051b2:	617b      	str	r3, [r7, #20]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80051ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80051bc:	613b      	str	r3, [r7, #16]
  msk |= ((emp >> epnum) & 0x1) << 7;
 80051be:	78fb      	ldrb	r3, [r7, #3]
 80051c0:	693a      	ldr	r2, [r7, #16]
 80051c2:	fa22 f303 	lsr.w	r3, r2, r3
 80051c6:	01db      	lsls	r3, r3, #7
 80051c8:	b2db      	uxtb	r3, r3
 80051ca:	697a      	ldr	r2, [r7, #20]
 80051cc:	4313      	orrs	r3, r2
 80051ce:	617b      	str	r3, [r7, #20]
  v = USBx_INEP(epnum)->DIEPINT & msk;
 80051d0:	78fb      	ldrb	r3, [r7, #3]
 80051d2:	015a      	lsls	r2, r3, #5
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	4413      	add	r3, r2
 80051d8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80051dc:	689a      	ldr	r2, [r3, #8]
 80051de:	697b      	ldr	r3, [r7, #20]
 80051e0:	4013      	ands	r3, r2
 80051e2:	60fb      	str	r3, [r7, #12]
  return v;
 80051e4:	68fb      	ldr	r3, [r7, #12]
}
 80051e6:	4618      	mov	r0, r3
 80051e8:	371c      	adds	r7, #28
 80051ea:	46bd      	mov	sp, r7
 80051ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f0:	4770      	bx	lr

080051f2 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80051f2:	b480      	push	{r7}
 80051f4:	b083      	sub	sp, #12
 80051f6:	af00      	add	r7, sp, #0
 80051f8:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS ) & 0x1);
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	695b      	ldr	r3, [r3, #20]
 80051fe:	f003 0301 	and.w	r3, r3, #1
}
 8005202:	4618      	mov	r0, r3
 8005204:	370c      	adds	r7, #12
 8005206:	46bd      	mov	sp, r7
 8005208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800520c:	4770      	bx	lr
	...

08005210 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup (USB_OTG_GlobalTypeDef *USBx)
{
 8005210:	b480      	push	{r7}
 8005212:	b083      	sub	sp, #12
 8005214:	af00      	add	r7, sp, #0
 8005216:	6078      	str	r0, [r7, #4]
  /* Set the MPS of the IN EP based on the enumeration speed */
  USBx_INEP(0)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800521e:	4619      	mov	r1, r3
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005226:	681a      	ldr	r2, [r3, #0]
 8005228:	4b13      	ldr	r3, [pc, #76]	; (8005278 <USB_ActivateSetup+0x68>)
 800522a:	4013      	ands	r3, r2
 800522c:	600b      	str	r3, [r1, #0]

  if((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_LS_PHY_6MHZ)
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005234:	689b      	ldr	r3, [r3, #8]
 8005236:	f003 0306 	and.w	r3, r3, #6
 800523a:	2b04      	cmp	r3, #4
 800523c:	d10a      	bne.n	8005254 <USB_ActivateSetup+0x44>
  {
    USBx_INEP(0)->DIEPCTL |= 3;
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005244:	461a      	mov	r2, r3
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	f043 0303 	orr.w	r3, r3, #3
 8005252:	6013      	str	r3, [r2, #0]
  }
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800525a:	461a      	mov	r2, r3
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005262:	685b      	ldr	r3, [r3, #4]
 8005264:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005268:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800526a:	2300      	movs	r3, #0
}
 800526c:	4618      	mov	r0, r3
 800526e:	370c      	adds	r7, #12
 8005270:	46bd      	mov	sp, r7
 8005272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005276:	4770      	bx	lr
 8005278:	fffff800 	.word	0xfffff800

0800527c <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800527c:	b480      	push	{r7}
 800527e:	b085      	sub	sp, #20
 8005280:	af00      	add	r7, sp, #0
 8005282:	60f8      	str	r0, [r7, #12]
 8005284:	460b      	mov	r3, r1
 8005286:	607a      	str	r2, [r7, #4]
 8005288:	72fb      	strb	r3, [r7, #11]
  USBx_OUTEP(0)->DOEPTSIZ = 0;
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005290:	461a      	mov	r2, r3
 8005292:	2300      	movs	r3, #0
 8005294:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1 << 19)) ;
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800529c:	461a      	mov	r2, r3
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80052a4:	691b      	ldr	r3, [r3, #16]
 80052a6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80052aa:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0)->DOEPTSIZ |= (3 * 8);
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80052b2:	461a      	mov	r2, r3
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80052ba:	691b      	ldr	r3, [r3, #16]
 80052bc:	f043 0318 	orr.w	r3, r3, #24
 80052c0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80052c8:	461a      	mov	r2, r3
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80052d0:	691b      	ldr	r3, [r3, #16]
 80052d2:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 80052d6:	6113      	str	r3, [r2, #16]

  if (dma == 1)
 80052d8:	7afb      	ldrb	r3, [r7, #11]
 80052da:	2b01      	cmp	r3, #1
 80052dc:	d10c      	bne.n	80052f8 <USB_EP0_OutStart+0x7c>
  {
    USBx_OUTEP(0)->DOEPDMA = (uint32_t)psetup;
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80052e4:	461a      	mov	r2, r3
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0)->DOEPCTL = 0x80008000;
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80052f0:	461a      	mov	r2, r3
 80052f2:	f04f 2380 	mov.w	r3, #2147516416	; 0x80008000
 80052f6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80052f8:	2300      	movs	r3, #0
}
 80052fa:	4618      	mov	r0, r3
 80052fc:	3714      	adds	r7, #20
 80052fe:	46bd      	mov	sp, r7
 8005300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005304:	4770      	bx	lr
	...

08005308 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005308:	b480      	push	{r7}
 800530a:	b085      	sub	sp, #20
 800530c:	af00      	add	r7, sp, #0
 800530e:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8005310:	2300      	movs	r3, #0
 8005312:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000)
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	3301      	adds	r3, #1
 8005318:	60fb      	str	r3, [r7, #12]
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	4a13      	ldr	r2, [pc, #76]	; (800536c <USB_CoreReset+0x64>)
 800531e:	4293      	cmp	r3, r2
 8005320:	d901      	bls.n	8005326 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8005322:	2303      	movs	r3, #3
 8005324:	e01b      	b.n	800535e <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0);
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	691b      	ldr	r3, [r3, #16]
 800532a:	2b00      	cmp	r3, #0
 800532c:	daf2      	bge.n	8005314 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0;
 800532e:	2300      	movs	r3, #0
 8005330:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	691b      	ldr	r3, [r3, #16]
 8005336:	f043 0201 	orr.w	r2, r3, #1
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000)
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	3301      	adds	r3, #1
 8005342:	60fb      	str	r3, [r7, #12]
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	4a09      	ldr	r2, [pc, #36]	; (800536c <USB_CoreReset+0x64>)
 8005348:	4293      	cmp	r3, r2
 800534a:	d901      	bls.n	8005350 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800534c:	2303      	movs	r3, #3
 800534e:	e006      	b.n	800535e <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	691b      	ldr	r3, [r3, #16]
 8005354:	f003 0301 	and.w	r3, r3, #1
 8005358:	2b01      	cmp	r3, #1
 800535a:	d0f0      	beq.n	800533e <USB_CoreReset+0x36>

  return HAL_OK;
 800535c:	2300      	movs	r3, #0
}
 800535e:	4618      	mov	r0, r3
 8005360:	3714      	adds	r7, #20
 8005362:	46bd      	mov	sp, r7
 8005364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005368:	4770      	bx	lr
 800536a:	bf00      	nop
 800536c:	00030d40 	.word	0x00030d40

08005370 <usbd_video_Init>:



static uint8_t  usbd_video_Init (void  *pdev,
                                 uint8_t cfgidx)
{
 8005370:	b580      	push	{r7, lr}
 8005372:	b082      	sub	sp, #8
 8005374:	af00      	add	r7, sp, #0
 8005376:	6078      	str	r0, [r7, #4]
 8005378:	460b      	mov	r3, r1
 800537a:	70fb      	strb	r3, [r7, #3]
    /* Open EP IN */
  /*DCD_EP_Open(pdev,
		      USB_ENDPOINT_IN(1),
		      VIDEO_PACKET_SIZE,
			  USBD_EP_TYPE_ISOC);//cdigo original de Iliasam*/
  HAL_PCD_EP_Open(pdev,USB_ENDPOINT_IN(1),VIDEO_PACKET_SIZE,USBD_EP_TYPE_ISOC);
 800537c:	2301      	movs	r3, #1
 800537e:	f240 3202 	movw	r2, #770	; 0x302
 8005382:	2181      	movs	r1, #129	; 0x81
 8005384:	6878      	ldr	r0, [r7, #4]
 8005386:	f7fc fcb6 	bl	8001cf6 <HAL_PCD_EP_Open>

  /* Initialize the Video Hardware layer */

  return USBD_OK;
 800538a:	2300      	movs	r3, #0
}
 800538c:	4618      	mov	r0, r3
 800538e:	3708      	adds	r7, #8
 8005390:	46bd      	mov	sp, r7
 8005392:	bd80      	pop	{r7, pc}

08005394 <usbd_video_DeInit>:


static uint8_t  usbd_video_DeInit (void  *pdev,
                                   uint8_t cfgidx)
{
 8005394:	b580      	push	{r7, lr}
 8005396:	b082      	sub	sp, #8
 8005398:	af00      	add	r7, sp, #0
 800539a:	6078      	str	r0, [r7, #4]
 800539c:	460b      	mov	r3, r1
 800539e:	70fb      	strb	r3, [r7, #3]
  //DCD_EP_Close (pdev , USB_ENDPOINT_IN(1));//de Iliasam
	HAL_PCD_EP_Close(pdev,USB_ENDPOINT_IN(1));
 80053a0:	2181      	movs	r1, #129	; 0x81
 80053a2:	6878      	ldr	r0, [r7, #4]
 80053a4:	f7fc fd0f 	bl	8001dc6 <HAL_PCD_EP_Close>

  /* DeInitialize the Audio output Hardware layer */

  return USBD_OK;
 80053a8:	2300      	movs	r3, #0
}
 80053aa:	4618      	mov	r0, r3
 80053ac:	3708      	adds	r7, #8
 80053ae:	46bd      	mov	sp, r7
 80053b0:	bd80      	pop	{r7, pc}
	...

080053b4 <usbd_video_Setup>:

static uint8_t  usbd_video_Setup (void  *pdev,
                                  USB_SETUP_REQ *req)
{
 80053b4:	b580      	push	{r7, lr}
 80053b6:	b084      	sub	sp, #16
 80053b8:	af00      	add	r7, sp, #0
 80053ba:	6078      	str	r0, [r7, #4]
 80053bc:	6039      	str	r1, [r7, #0]
  uint16_t len;
  uint8_t  *pbuf;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80053be:	683b      	ldr	r3, [r7, #0]
 80053c0:	781b      	ldrb	r3, [r3, #0]
 80053c2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d01d      	beq.n	8005406 <usbd_video_Setup+0x52>
 80053ca:	2b20      	cmp	r3, #32
 80053cc:	d15e      	bne.n	800548c <usbd_video_Setup+0xd8>
  {
  case USB_REQ_TYPE_CLASS :
    switch (req->bRequest)
 80053ce:	683b      	ldr	r3, [r7, #0]
 80053d0:	785b      	ldrb	r3, [r3, #1]
 80053d2:	2b83      	cmp	r3, #131	; 0x83
 80053d4:	dc04      	bgt.n	80053e0 <usbd_video_Setup+0x2c>
 80053d6:	2b81      	cmp	r3, #129	; 0x81
 80053d8:	da04      	bge.n	80053e4 <usbd_video_Setup+0x30>
 80053da:	2b01      	cmp	r3, #1
 80053dc:	d007      	beq.n	80053ee <usbd_video_Setup+0x3a>
 80053de:	e00b      	b.n	80053f8 <usbd_video_Setup+0x44>
 80053e0:	2b87      	cmp	r3, #135	; 0x87
 80053e2:	d109      	bne.n	80053f8 <usbd_video_Setup+0x44>
    {
    case GET_CUR:
    case GET_DEF:
    case GET_MIN:
    case GET_MAX:
      VIDEO_Req_GetCurrent(pdev, req);
 80053e4:	6839      	ldr	r1, [r7, #0]
 80053e6:	6878      	ldr	r0, [r7, #4]
 80053e8:	f000 f96a 	bl	80056c0 <VIDEO_Req_GetCurrent>
      break;
 80053ec:	e00a      	b.n	8005404 <usbd_video_Setup+0x50>

    case SET_CUR:
    	VIDEO_Req_SetCurrent(pdev, req);
 80053ee:	6839      	ldr	r1, [r7, #0]
 80053f0:	6878      	ldr	r0, [r7, #4]
 80053f2:	f000 f98f 	bl	8005714 <VIDEO_Req_SetCurrent>
      break;
 80053f6:	e005      	b.n	8005404 <usbd_video_Setup+0x50>

    default:
      USBD_CtlError (pdev, req);
 80053f8:	6839      	ldr	r1, [r7, #0]
 80053fa:	6878      	ldr	r0, [r7, #4]
 80053fc:	f001 f8ba 	bl	8006574 <USBD_CtlError>
      return USBD_FAIL;
 8005400:	2302      	movs	r3, #2
 8005402:	e044      	b.n	800548e <usbd_video_Setup+0xda>
    }
    break;
 8005404:	e042      	b.n	800548c <usbd_video_Setup+0xd8>


    /* Standard Requests -------------------------------*/
  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 8005406:	683b      	ldr	r3, [r7, #0]
 8005408:	785b      	ldrb	r3, [r3, #1]
 800540a:	2b0a      	cmp	r3, #10
 800540c:	d018      	beq.n	8005440 <usbd_video_Setup+0x8c>
 800540e:	2b0b      	cmp	r3, #11
 8005410:	d01c      	beq.n	800544c <usbd_video_Setup+0x98>
 8005412:	2b06      	cmp	r3, #6
 8005414:	d13a      	bne.n	800548c <usbd_video_Setup+0xd8>
    {
    case USB_REQ_GET_DESCRIPTOR:
      if( (req->wValue >> 8) == CS_DEVICE)
 8005416:	683b      	ldr	r3, [r7, #0]
 8005418:	885b      	ldrh	r3, [r3, #2]
 800541a:	0a1b      	lsrs	r3, r3, #8
 800541c:	b29b      	uxth	r3, r3
 800541e:	2b21      	cmp	r3, #33	; 0x21
 8005420:	d107      	bne.n	8005432 <usbd_video_Setup+0x7e>
      {
#ifdef USB_OTG_HS_INTERNAL_DMA_ENABLED
        pbuf = usbd_video_Desc;
#else
        pbuf = usbd_video_CfgDesc + 18;
 8005422:	4b1d      	ldr	r3, [pc, #116]	; (8005498 <usbd_video_Setup+0xe4>)
 8005424:	60bb      	str	r3, [r7, #8]
#endif
        len = MIN(USB_VIDEO_DESC_SIZ , req->wLength);
 8005426:	683b      	ldr	r3, [r7, #0]
 8005428:	88db      	ldrh	r3, [r3, #6]
 800542a:	2b9f      	cmp	r3, #159	; 0x9f
 800542c:	bf28      	it	cs
 800542e:	239f      	movcs	r3, #159	; 0x9f
 8005430:	81fb      	strh	r3, [r7, #14]
      }

      USBD_CtlSendData (pdev, pbuf, len);
 8005432:	89fb      	ldrh	r3, [r7, #14]
 8005434:	461a      	mov	r2, r3
 8005436:	68b9      	ldr	r1, [r7, #8]
 8005438:	6878      	ldr	r0, [r7, #4]
 800543a:	f001 f907 	bl	800664c <USBD_CtlSendData>
      break;
 800543e:	e025      	b.n	800548c <usbd_video_Setup+0xd8>

    case USB_REQ_GET_INTERFACE :
      USBD_CtlSendData (pdev, (uint8_t *)&usbd_video_AltSet, 1);
 8005440:	2201      	movs	r2, #1
 8005442:	4916      	ldr	r1, [pc, #88]	; (800549c <usbd_video_Setup+0xe8>)
 8005444:	6878      	ldr	r0, [r7, #4]
 8005446:	f001 f901 	bl	800664c <USBD_CtlSendData>
      break;
 800544a:	e01f      	b.n	800548c <usbd_video_Setup+0xd8>

    case USB_REQ_SET_INTERFACE :
      if ((uint8_t)(req->wValue) < VIDEO_TOTAL_IF_NUM)
 800544c:	683b      	ldr	r3, [r7, #0]
 800544e:	885b      	ldrh	r3, [r3, #2]
 8005450:	b2db      	uxtb	r3, r3
 8005452:	2b01      	cmp	r3, #1
 8005454:	d815      	bhi.n	8005482 <usbd_video_Setup+0xce>
      {
        usbd_video_AltSet = (uint8_t)(req->wValue);
 8005456:	683b      	ldr	r3, [r7, #0]
 8005458:	885b      	ldrh	r3, [r3, #2]
 800545a:	b2db      	uxtb	r3, r3
 800545c:	461a      	mov	r2, r3
 800545e:	4b0f      	ldr	r3, [pc, #60]	; (800549c <usbd_video_Setup+0xe8>)
 8005460:	601a      	str	r2, [r3, #0]

        if (usbd_video_AltSet == 1) {
 8005462:	4b0e      	ldr	r3, [pc, #56]	; (800549c <usbd_video_Setup+0xe8>)
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	2b01      	cmp	r3, #1
 8005468:	d103      	bne.n	8005472 <usbd_video_Setup+0xbe>
        	//STM_EVAL_LEDOn(LED5);
        	play_status = 1;
 800546a:	4b0d      	ldr	r3, [pc, #52]	; (80054a0 <usbd_video_Setup+0xec>)
 800546c:	2201      	movs	r2, #1
 800546e:	701a      	strb	r2, [r3, #0]
      else
      {
        /* Call the error management function (command will be nacked */
        USBD_CtlError (pdev, req);
      }
      break;
 8005470:	e00b      	b.n	800548a <usbd_video_Setup+0xd6>
        	HAL_PCD_EP_Flush(pdev,USB_ENDPOINT_IN(1));
 8005472:	2181      	movs	r1, #129	; 0x81
 8005474:	6878      	ldr	r0, [r7, #4]
 8005476:	f7fc fe3b 	bl	80020f0 <HAL_PCD_EP_Flush>
        	play_status = 0;
 800547a:	4b09      	ldr	r3, [pc, #36]	; (80054a0 <usbd_video_Setup+0xec>)
 800547c:	2200      	movs	r2, #0
 800547e:	701a      	strb	r2, [r3, #0]
      break;
 8005480:	e003      	b.n	800548a <usbd_video_Setup+0xd6>
        USBD_CtlError (pdev, req);
 8005482:	6839      	ldr	r1, [r7, #0]
 8005484:	6878      	ldr	r0, [r7, #4]
 8005486:	f001 f875 	bl	8006574 <USBD_CtlError>
      break;
 800548a:	bf00      	nop
    }
  }
  return USBD_OK;
 800548c:	2300      	movs	r3, #0
}
 800548e:	4618      	mov	r0, r3
 8005490:	3710      	adds	r7, #16
 8005492:	46bd      	mov	sp, r7
 8005494:	bd80      	pop	{r7, pc}
 8005496:	bf00      	nop
 8005498:	2000009e 	.word	0x2000009e
 800549c:	2000fba4 	.word	0x2000fba4
 80054a0:	2000fba8 	.word	0x2000fba8

080054a4 <usbd_video_EP0_RxReady>:


static uint8_t  usbd_video_EP0_RxReady (void  *pdev)
{
 80054a4:	b480      	push	{r7}
 80054a6:	b083      	sub	sp, #12
 80054a8:	af00      	add	r7, sp, #0
 80054aa:	6078      	str	r0, [r7, #4]
  return USBD_OK;
 80054ac:	2300      	movs	r3, #0
}
 80054ae:	4618      	mov	r0, r3
 80054b0:	370c      	adds	r7, #12
 80054b2:	46bd      	mov	sp, r7
 80054b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b8:	4770      	bx	lr
	...

080054bc <usbd_video_DataIn>:


//handle request from HOST <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
//send data to PC
static uint8_t  usbd_video_DataIn (void *pdev, uint8_t epnum)
{
 80054bc:	b580      	push	{r7, lr}
 80054be:	b084      	sub	sp, #16
 80054c0:	af00      	add	r7, sp, #0
 80054c2:	6078      	str	r0, [r7, #4]
 80054c4:	460b      	mov	r3, r1
 80054c6:	70fb      	strb	r3, [r7, #3]
  static uint8_t packet[VIDEO_PACKET_SIZE];

  static uint8_t tx_enable_flag = 0;

  //DCD_EP_Flush(pdev,USB_ENDPOINT_IN(1));//very important
  HAL_PCD_EP_Flush(pdev,USB_ENDPOINT_IN(1));
 80054c8:	2181      	movs	r1, #129	; 0x81
 80054ca:	6878      	ldr	r0, [r7, #4]
 80054cc:	f7fc fe10 	bl	80020f0 <HAL_PCD_EP_Flush>

  if (tx_enable_flag) packets_cnt++;
 80054d0:	4b4e      	ldr	r3, [pc, #312]	; (800560c <usbd_video_DataIn+0x150>)
 80054d2:	781b      	ldrb	r3, [r3, #0]
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d005      	beq.n	80054e4 <usbd_video_DataIn+0x28>
 80054d8:	4b4d      	ldr	r3, [pc, #308]	; (8005610 <usbd_video_DataIn+0x154>)
 80054da:	881b      	ldrh	r3, [r3, #0]
 80054dc:	3301      	adds	r3, #1
 80054de:	b29a      	uxth	r2, r3
 80054e0:	4b4b      	ldr	r3, [pc, #300]	; (8005610 <usbd_video_DataIn+0x154>)
 80054e2:	801a      	strh	r2, [r3, #0]

  if (tx_enable_flag == 0)//if previous transmission ended
 80054e4:	4b49      	ldr	r3, [pc, #292]	; (800560c <usbd_video_DataIn+0x150>)
 80054e6:	781b      	ldrb	r3, [r3, #0]
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d135      	bne.n	8005558 <usbd_video_DataIn+0x9c>
  {
    if (jpeg_encode_done)//if frame endoding ended
 80054ec:	4b49      	ldr	r3, [pc, #292]	; (8005614 <usbd_video_DataIn+0x158>)
 80054ee:	781b      	ldrb	r3, [r3, #0]
 80054f0:	b2db      	uxtb	r3, r3
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d030      	beq.n	8005558 <usbd_video_DataIn+0x9c>
    {
      tx_enable_flag = 1;
 80054f6:	4b45      	ldr	r3, [pc, #276]	; (800560c <usbd_video_DataIn+0x150>)
 80054f8:	2201      	movs	r2, #1
 80054fa:	701a      	strb	r2, [r3, #0]
      switch_buffers();//switch double buffering buffers
 80054fc:	f001 f95a 	bl	80067b4 <switch_buffers>
      jpeg_encode_enabled = 1;//start new frame capture
 8005500:	4b45      	ldr	r3, [pc, #276]	; (8005618 <usbd_video_DataIn+0x15c>)
 8005502:	2201      	movs	r2, #1
 8005504:	701a      	strb	r2, [r3, #0]

      //start of new UVC frame
      packets_cnt = 0;
 8005506:	4b42      	ldr	r3, [pc, #264]	; (8005610 <usbd_video_DataIn+0x154>)
 8005508:	2200      	movs	r2, #0
 800550a:	801a      	strh	r2, [r3, #0]
      header[1]^= 1;//toggle bit0 every new frame
 800550c:	4b43      	ldr	r3, [pc, #268]	; (800561c <usbd_video_DataIn+0x160>)
 800550e:	785b      	ldrb	r3, [r3, #1]
 8005510:	f083 0301 	eor.w	r3, r3, #1
 8005514:	b2da      	uxtb	r2, r3
 8005516:	4b41      	ldr	r3, [pc, #260]	; (800561c <usbd_video_DataIn+0x160>)
 8005518:	705a      	strb	r2, [r3, #1]
      picture_pos = 0;
 800551a:	4b41      	ldr	r3, [pc, #260]	; (8005620 <usbd_video_DataIn+0x164>)
 800551c:	2200      	movs	r2, #0
 800551e:	601a      	str	r2, [r3, #0]

      packets_in_frame = (last_jpeg_frame_size/ ((uint16_t)VIDEO_PACKET_SIZE -2))+1;
 8005520:	4b40      	ldr	r3, [pc, #256]	; (8005624 <usbd_video_DataIn+0x168>)
 8005522:	881b      	ldrh	r3, [r3, #0]
 8005524:	4a40      	ldr	r2, [pc, #256]	; (8005628 <usbd_video_DataIn+0x16c>)
 8005526:	fba2 2303 	umull	r2, r3, r2, r3
 800552a:	0a5b      	lsrs	r3, r3, #9
 800552c:	b29b      	uxth	r3, r3
 800552e:	3301      	adds	r3, #1
 8005530:	b29a      	uxth	r2, r3
 8005532:	4b3e      	ldr	r3, [pc, #248]	; (800562c <usbd_video_DataIn+0x170>)
 8005534:	801a      	strh	r2, [r3, #0]
      last_packet_size = (last_jpeg_frame_size - ((packets_in_frame-1) * ((uint16_t)VIDEO_PACKET_SIZE-2)) + 2);
 8005536:	4b3d      	ldr	r3, [pc, #244]	; (800562c <usbd_video_DataIn+0x170>)
 8005538:	881b      	ldrh	r3, [r3, #0]
 800553a:	3b01      	subs	r3, #1
 800553c:	b29b      	uxth	r3, r3
 800553e:	461a      	mov	r2, r3
 8005540:	009b      	lsls	r3, r3, #2
 8005542:	1ad3      	subs	r3, r2, r3
 8005544:	021b      	lsls	r3, r3, #8
 8005546:	b29a      	uxth	r2, r3
 8005548:	4b36      	ldr	r3, [pc, #216]	; (8005624 <usbd_video_DataIn+0x168>)
 800554a:	881b      	ldrh	r3, [r3, #0]
 800554c:	4413      	add	r3, r2
 800554e:	b29b      	uxth	r3, r3
 8005550:	3302      	adds	r3, #2
 8005552:	b29a      	uxth	r2, r3
 8005554:	4b36      	ldr	r3, [pc, #216]	; (8005630 <usbd_video_DataIn+0x174>)
 8005556:	801a      	strh	r2, [r3, #0]
    }
  }

  packet[0] = header[0];
 8005558:	4b30      	ldr	r3, [pc, #192]	; (800561c <usbd_video_DataIn+0x160>)
 800555a:	781a      	ldrb	r2, [r3, #0]
 800555c:	4b35      	ldr	r3, [pc, #212]	; (8005634 <usbd_video_DataIn+0x178>)
 800555e:	701a      	strb	r2, [r3, #0]
  packet[1] = header[1];
 8005560:	4b2e      	ldr	r3, [pc, #184]	; (800561c <usbd_video_DataIn+0x160>)
 8005562:	785a      	ldrb	r2, [r3, #1]
 8005564:	4b33      	ldr	r3, [pc, #204]	; (8005634 <usbd_video_DataIn+0x178>)
 8005566:	705a      	strb	r2, [r3, #1]

  //fill payload buffer
  for (i=2;i<VIDEO_PACKET_SIZE;i++)
 8005568:	2302      	movs	r3, #2
 800556a:	81fb      	strh	r3, [r7, #14]
 800556c:	e010      	b.n	8005590 <usbd_video_DataIn+0xd4>
  {
    packet[i] = read_pointer[picture_pos];
 800556e:	89fb      	ldrh	r3, [r7, #14]
 8005570:	4a31      	ldr	r2, [pc, #196]	; (8005638 <usbd_video_DataIn+0x17c>)
 8005572:	6811      	ldr	r1, [r2, #0]
 8005574:	4a2a      	ldr	r2, [pc, #168]	; (8005620 <usbd_video_DataIn+0x164>)
 8005576:	6812      	ldr	r2, [r2, #0]
 8005578:	440a      	add	r2, r1
 800557a:	7811      	ldrb	r1, [r2, #0]
 800557c:	4a2d      	ldr	r2, [pc, #180]	; (8005634 <usbd_video_DataIn+0x178>)
 800557e:	54d1      	strb	r1, [r2, r3]
    picture_pos++;
 8005580:	4b27      	ldr	r3, [pc, #156]	; (8005620 <usbd_video_DataIn+0x164>)
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	3301      	adds	r3, #1
 8005586:	4a26      	ldr	r2, [pc, #152]	; (8005620 <usbd_video_DataIn+0x164>)
 8005588:	6013      	str	r3, [r2, #0]
  for (i=2;i<VIDEO_PACKET_SIZE;i++)
 800558a:	89fb      	ldrh	r3, [r7, #14]
 800558c:	3301      	adds	r3, #1
 800558e:	81fb      	strh	r3, [r7, #14]
 8005590:	89fb      	ldrh	r3, [r7, #14]
 8005592:	f240 3201 	movw	r2, #769	; 0x301
 8005596:	4293      	cmp	r3, r2
 8005598:	d9e9      	bls.n	800556e <usbd_video_DataIn+0xb2>
  }

  if (play_status == 2)
 800559a:	4b28      	ldr	r3, [pc, #160]	; (800563c <usbd_video_DataIn+0x180>)
 800559c:	781b      	ldrb	r3, [r3, #0]
 800559e:	2b02      	cmp	r3, #2
 80055a0:	d128      	bne.n	80055f4 <usbd_video_DataIn+0x138>
  {
    if (packets_cnt< (packets_in_frame - 1))
 80055a2:	4b1b      	ldr	r3, [pc, #108]	; (8005610 <usbd_video_DataIn+0x154>)
 80055a4:	881b      	ldrh	r3, [r3, #0]
 80055a6:	461a      	mov	r2, r3
 80055a8:	4b20      	ldr	r3, [pc, #128]	; (800562c <usbd_video_DataIn+0x170>)
 80055aa:	881b      	ldrh	r3, [r3, #0]
 80055ac:	3b01      	subs	r3, #1
 80055ae:	429a      	cmp	r2, r3
 80055b0:	da07      	bge.n	80055c2 <usbd_video_DataIn+0x106>
    {
      //DCD_EP_Tx (pdev,USB_ENDPOINT_IN(1), (uint8_t*)&packet, (uint32_t)VIDEO_PACKET_SIZE);
      HAL_PCD_EP_Transmit (pdev,USB_ENDPOINT_IN(1), (uint8_t*)&packet, (uint32_t)VIDEO_PACKET_SIZE);
 80055b2:	f240 3302 	movw	r3, #770	; 0x302
 80055b6:	4a1f      	ldr	r2, [pc, #124]	; (8005634 <usbd_video_DataIn+0x178>)
 80055b8:	2181      	movs	r1, #129	; 0x81
 80055ba:	6878      	ldr	r0, [r7, #4]
 80055bc:	f7fc fc97 	bl	8001eee <HAL_PCD_EP_Transmit>
 80055c0:	e01f      	b.n	8005602 <usbd_video_DataIn+0x146>
    }
    else if (tx_enable_flag == 1)//only if transmisson enabled
 80055c2:	4b12      	ldr	r3, [pc, #72]	; (800560c <usbd_video_DataIn+0x150>)
 80055c4:	781b      	ldrb	r3, [r3, #0]
 80055c6:	2b01      	cmp	r3, #1
 80055c8:	d10a      	bne.n	80055e0 <usbd_video_DataIn+0x124>
    {
      //last packet in UVC frame
      //DCD_EP_Tx (pdev,USB_ENDPOINT_IN(1), (uint8_t*)&packet, (uint32_t)last_packet_size);
      HAL_PCD_EP_Transmit (pdev,USB_ENDPOINT_IN(1), (uint8_t*)&packet, (uint32_t)last_packet_size);
 80055ca:	4b19      	ldr	r3, [pc, #100]	; (8005630 <usbd_video_DataIn+0x174>)
 80055cc:	881b      	ldrh	r3, [r3, #0]
 80055ce:	4a19      	ldr	r2, [pc, #100]	; (8005634 <usbd_video_DataIn+0x178>)
 80055d0:	2181      	movs	r1, #129	; 0x81
 80055d2:	6878      	ldr	r0, [r7, #4]
 80055d4:	f7fc fc8b 	bl	8001eee <HAL_PCD_EP_Transmit>
      tx_enable_flag = 0;//stop TX data
 80055d8:	4b0c      	ldr	r3, [pc, #48]	; (800560c <usbd_video_DataIn+0x150>)
 80055da:	2200      	movs	r2, #0
 80055dc:	701a      	strb	r2, [r3, #0]
 80055de:	e010      	b.n	8005602 <usbd_video_DataIn+0x146>
    }
    else
    {
      //DCD_EP_Tx (pdev,USB_ENDPOINT_IN(1), (uint8_t*)&header, 2);//header only
      HAL_PCD_EP_Transmit (pdev,USB_ENDPOINT_IN(1), (uint8_t*)&header, 2);//header only
 80055e0:	2302      	movs	r3, #2
 80055e2:	4a0e      	ldr	r2, [pc, #56]	; (800561c <usbd_video_DataIn+0x160>)
 80055e4:	2181      	movs	r1, #129	; 0x81
 80055e6:	6878      	ldr	r0, [r7, #4]
 80055e8:	f7fc fc81 	bl	8001eee <HAL_PCD_EP_Transmit>
      picture_pos = 0;
 80055ec:	4b0c      	ldr	r3, [pc, #48]	; (8005620 <usbd_video_DataIn+0x164>)
 80055ee:	2200      	movs	r2, #0
 80055f0:	601a      	str	r2, [r3, #0]
 80055f2:	e006      	b.n	8005602 <usbd_video_DataIn+0x146>
    }
  }
  else
  {
    packets_cnt = 0xffff;
 80055f4:	4b06      	ldr	r3, [pc, #24]	; (8005610 <usbd_video_DataIn+0x154>)
 80055f6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80055fa:	801a      	strh	r2, [r3, #0]
    picture_pos = 0;
 80055fc:	4b08      	ldr	r3, [pc, #32]	; (8005620 <usbd_video_DataIn+0x164>)
 80055fe:	2200      	movs	r2, #0
 8005600:	601a      	str	r2, [r3, #0]
  }


  //STM_EVAL_LEDToggle(LED6);
  return USBD_OK;
 8005602:	2300      	movs	r3, #0
}
 8005604:	4618      	mov	r0, r3
 8005606:	3710      	adds	r7, #16
 8005608:	46bd      	mov	sp, r7
 800560a:	bd80      	pop	{r7, pc}
 800560c:	2000fba9 	.word	0x2000fba9
 8005610:	2000012c 	.word	0x2000012c
 8005614:	2000feba 	.word	0x2000feba
 8005618:	2000013c 	.word	0x2000013c
 800561c:	20000130 	.word	0x20000130
 8005620:	2000fbac 	.word	0x2000fbac
 8005624:	2000feb8 	.word	0x2000feb8
 8005628:	aaaaaaab 	.word	0xaaaaaaab
 800562c:	20000132 	.word	0x20000132
 8005630:	2000fbb0 	.word	0x2000fbb0
 8005634:	2000fbb4 	.word	0x2000fbb4
 8005638:	20000138 	.word	0x20000138
 800563c:	2000fba8 	.word	0x2000fba8

08005640 <usbd_video_DataOut>:



static uint8_t  usbd_video_DataOut (void *pdev, uint8_t epnum)
{
 8005640:	b480      	push	{r7}
 8005642:	b083      	sub	sp, #12
 8005644:	af00      	add	r7, sp, #0
 8005646:	6078      	str	r0, [r7, #4]
 8005648:	460b      	mov	r3, r1
 800564a:	70fb      	strb	r3, [r7, #3]
  return USBD_OK;
 800564c:	2300      	movs	r3, #0
}
 800564e:	4618      	mov	r0, r3
 8005650:	370c      	adds	r7, #12
 8005652:	46bd      	mov	sp, r7
 8005654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005658:	4770      	bx	lr
	...

0800565c <usbd_video_SOF>:


static uint8_t  usbd_video_SOF (void *pdev)
{
 800565c:	b580      	push	{r7, lr}
 800565e:	b082      	sub	sp, #8
 8005660:	af00      	add	r7, sp, #0
 8005662:	6078      	str	r0, [r7, #4]

  if (play_status == 1)
 8005664:	4b0a      	ldr	r3, [pc, #40]	; (8005690 <usbd_video_SOF+0x34>)
 8005666:	781b      	ldrb	r3, [r3, #0]
 8005668:	2b01      	cmp	r3, #1
 800566a:	d10c      	bne.n	8005686 <usbd_video_SOF+0x2a>
  {
	  //DCD_EP_Flush(pdev,USB_ENDPOINT_IN(1));//cdigo de iliasam
	  HAL_PCD_EP_Flush(pdev,USB_ENDPOINT_IN(1));
 800566c:	2181      	movs	r1, #129	; 0x81
 800566e:	6878      	ldr	r0, [r7, #4]
 8005670:	f7fc fd3e 	bl	80020f0 <HAL_PCD_EP_Flush>
	  //DCD_EP_Tx (pdev,USB_ENDPOINT_IN(1), (uint8_t*)0x0002, 2);//header
	  HAL_PCD_EP_Transmit(pdev,USB_ENDPOINT_IN(1),(uint8_t*)0x0002, 2);
 8005674:	2302      	movs	r3, #2
 8005676:	2202      	movs	r2, #2
 8005678:	2181      	movs	r1, #129	; 0x81
 800567a:	6878      	ldr	r0, [r7, #4]
 800567c:	f7fc fc37 	bl	8001eee <HAL_PCD_EP_Transmit>
	  play_status = 2;
 8005680:	4b03      	ldr	r3, [pc, #12]	; (8005690 <usbd_video_SOF+0x34>)
 8005682:	2202      	movs	r2, #2
 8005684:	701a      	strb	r2, [r3, #0]
  }
  return USBD_OK;
 8005686:	2300      	movs	r3, #0
}
 8005688:	4618      	mov	r0, r3
 800568a:	3708      	adds	r7, #8
 800568c:	46bd      	mov	sp, r7
 800568e:	bd80      	pop	{r7, pc}
 8005690:	2000fba8 	.word	0x2000fba8

08005694 <usbd_video_OUT_Incplt>:

static uint8_t  usbd_video_OUT_Incplt (void  *pdev)
{
 8005694:	b480      	push	{r7}
 8005696:	b083      	sub	sp, #12
 8005698:	af00      	add	r7, sp, #0
 800569a:	6078      	str	r0, [r7, #4]
	return USBD_OK;
 800569c:	2300      	movs	r3, #0
}
 800569e:	4618      	mov	r0, r3
 80056a0:	370c      	adds	r7, #12
 80056a2:	46bd      	mov	sp, r7
 80056a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a8:	4770      	bx	lr

080056aa <usbd_video_IN_Incplt>:

static uint8_t  usbd_video_IN_Incplt (void  *pdev)
{
 80056aa:	b480      	push	{r7}
 80056ac:	b083      	sub	sp, #12
 80056ae:	af00      	add	r7, sp, #0
 80056b0:	6078      	str	r0, [r7, #4]
	return USBD_OK;
 80056b2:	2300      	movs	r3, #0
}
 80056b4:	4618      	mov	r0, r3
 80056b6:	370c      	adds	r7, #12
 80056b8:	46bd      	mov	sp, r7
 80056ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056be:	4770      	bx	lr

080056c0 <VIDEO_Req_GetCurrent>:



//CLASS SPECIFIC REQUEST
static void VIDEO_Req_GetCurrent(void *pdev, USB_SETUP_REQ *req)
{
 80056c0:	b580      	push	{r7, lr}
 80056c2:	b082      	sub	sp, #8
 80056c4:	af00      	add	r7, sp, #0
 80056c6:	6078      	str	r0, [r7, #4]
 80056c8:	6039      	str	r1, [r7, #0]
  /* Send the current mute state */

  //DCD_EP_Flush (pdev,USB_ENDPOINT_OUT(0));
  HAL_PCD_EP_Flush(pdev,USB_ENDPOINT_OUT(0));
 80056ca:	2100      	movs	r1, #0
 80056cc:	6878      	ldr	r0, [r7, #4]
 80056ce:	f7fc fd0f 	bl	80020f0 <HAL_PCD_EP_Flush>

  if(req->wValue == 256)
 80056d2:	683b      	ldr	r3, [r7, #0]
 80056d4:	885b      	ldrh	r3, [r3, #2]
 80056d6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80056da:	d107      	bne.n	80056ec <VIDEO_Req_GetCurrent+0x2c>
  {
	  //Probe Request
	  USBD_CtlSendData (pdev, (uint8_t*)&videoProbeControl, req->wLength);
 80056dc:	683b      	ldr	r3, [r7, #0]
 80056de:	88db      	ldrh	r3, [r3, #6]
 80056e0:	461a      	mov	r2, r3
 80056e2:	490a      	ldr	r1, [pc, #40]	; (800570c <VIDEO_Req_GetCurrent+0x4c>)
 80056e4:	6878      	ldr	r0, [r7, #4]
 80056e6:	f000 ffb1 	bl	800664c <USBD_CtlSendData>
  {
	  //Commit Request

	  USBD_CtlSendData (pdev, (uint8_t*)&videoCommitControl, req->wLength);
  }
}
 80056ea:	e00b      	b.n	8005704 <VIDEO_Req_GetCurrent+0x44>
  else if (req->wValue == 512)
 80056ec:	683b      	ldr	r3, [r7, #0]
 80056ee:	885b      	ldrh	r3, [r3, #2]
 80056f0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80056f4:	d106      	bne.n	8005704 <VIDEO_Req_GetCurrent+0x44>
	  USBD_CtlSendData (pdev, (uint8_t*)&videoCommitControl, req->wLength);
 80056f6:	683b      	ldr	r3, [r7, #0]
 80056f8:	88db      	ldrh	r3, [r3, #6]
 80056fa:	461a      	mov	r2, r3
 80056fc:	4904      	ldr	r1, [pc, #16]	; (8005710 <VIDEO_Req_GetCurrent+0x50>)
 80056fe:	6878      	ldr	r0, [r7, #4]
 8005700:	f000 ffa4 	bl	800664c <USBD_CtlSendData>
}
 8005704:	bf00      	nop
 8005706:	3708      	adds	r7, #8
 8005708:	46bd      	mov	sp, r7
 800570a:	bd80      	pop	{r7, pc}
 800570c:	2000002c 	.word	0x2000002c
 8005710:	20000008 	.word	0x20000008

08005714 <VIDEO_Req_SetCurrent>:

//PC SEND DATA TO uC
static void VIDEO_Req_SetCurrent(void *pdev, USB_SETUP_REQ *req)
{
 8005714:	b580      	push	{r7, lr}
 8005716:	b082      	sub	sp, #8
 8005718:	af00      	add	r7, sp, #0
 800571a:	6078      	str	r0, [r7, #4]
 800571c:	6039      	str	r1, [r7, #0]

  if (req->wLength)
 800571e:	683b      	ldr	r3, [r7, #0]
 8005720:	88db      	ldrh	r3, [r3, #6]
 8005722:	2b00      	cmp	r3, #0
 8005724:	d018      	beq.n	8005758 <VIDEO_Req_SetCurrent+0x44>
  {
    /* Prepare the reception of the buffer over EP0 */


	  if(req->wValue == 256)
 8005726:	683b      	ldr	r3, [r7, #0]
 8005728:	885b      	ldrh	r3, [r3, #2]
 800572a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800572e:	d107      	bne.n	8005740 <VIDEO_Req_SetCurrent+0x2c>
	  {
		  //Probe Request
		  USBD_CtlPrepareRx (pdev, (uint8_t*)&videoProbeControl, req->wLength);
 8005730:	683b      	ldr	r3, [r7, #0]
 8005732:	88db      	ldrh	r3, [r3, #6]
 8005734:	461a      	mov	r2, r3
 8005736:	490a      	ldr	r1, [pc, #40]	; (8005760 <VIDEO_Req_SetCurrent+0x4c>)
 8005738:	6878      	ldr	r0, [r7, #4]
 800573a:	f000 ffb5 	bl	80066a8 <USBD_CtlPrepareRx>
		  //Commit Request
		  USBD_CtlPrepareRx (pdev, (uint8_t*)&videoCommitControl, req->wLength);
	  }

  }
}
 800573e:	e00b      	b.n	8005758 <VIDEO_Req_SetCurrent+0x44>
	  else if (req->wValue == 512)
 8005740:	683b      	ldr	r3, [r7, #0]
 8005742:	885b      	ldrh	r3, [r3, #2]
 8005744:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005748:	d106      	bne.n	8005758 <VIDEO_Req_SetCurrent+0x44>
		  USBD_CtlPrepareRx (pdev, (uint8_t*)&videoCommitControl, req->wLength);
 800574a:	683b      	ldr	r3, [r7, #0]
 800574c:	88db      	ldrh	r3, [r3, #6]
 800574e:	461a      	mov	r2, r3
 8005750:	4904      	ldr	r1, [pc, #16]	; (8005764 <VIDEO_Req_SetCurrent+0x50>)
 8005752:	6878      	ldr	r0, [r7, #4]
 8005754:	f000 ffa8 	bl	80066a8 <USBD_CtlPrepareRx>
}
 8005758:	bf00      	nop
 800575a:	3708      	adds	r7, #8
 800575c:	46bd      	mov	sp, r7
 800575e:	bd80      	pop	{r7, pc}
 8005760:	2000002c 	.word	0x2000002c
 8005764:	20000008 	.word	0x20000008

08005768 <USBD_video_GetCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_video_GetCfgDesc (uint8_t speed, uint16_t *length)
{
 8005768:	b480      	push	{r7}
 800576a:	b083      	sub	sp, #12
 800576c:	af00      	add	r7, sp, #0
 800576e:	4603      	mov	r3, r0
 8005770:	6039      	str	r1, [r7, #0]
 8005772:	71fb      	strb	r3, [r7, #7]
  *length = sizeof (usbd_video_CfgDesc);
 8005774:	683b      	ldr	r3, [r7, #0]
 8005776:	229f      	movs	r2, #159	; 0x9f
 8005778:	801a      	strh	r2, [r3, #0]
  return usbd_video_CfgDesc;
 800577a:	4b03      	ldr	r3, [pc, #12]	; (8005788 <USBD_video_GetCfgDesc+0x20>)
}
 800577c:	4618      	mov	r0, r3
 800577e:	370c      	adds	r7, #12
 8005780:	46bd      	mov	sp, r7
 8005782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005786:	4770      	bx	lr
 8005788:	2000008c 	.word	0x2000008c

0800578c <USBD_UVC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_UVC_RegisterInterface  (USBD_HandleTypeDef   *pdev,
                                      USBD_UVC_ItfTypeDef *fops)
{
 800578c:	b480      	push	{r7}
 800578e:	b085      	sub	sp, #20
 8005790:	af00      	add	r7, sp, #0
 8005792:	6078      	str	r0, [r7, #4]
 8005794:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 8005796:	2302      	movs	r3, #2
 8005798:	73fb      	strb	r3, [r7, #15]
  
  if(fops != NULL)
 800579a:	683b      	ldr	r3, [r7, #0]
 800579c:	2b00      	cmp	r3, #0
 800579e:	d005      	beq.n	80057ac <USBD_UVC_RegisterInterface+0x20>
  {
    pdev->pUserData= fops;
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	683a      	ldr	r2, [r7, #0]
 80057a4:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    ret = USBD_OK;    
 80057a8:	2300      	movs	r3, #0
 80057aa:	73fb      	strb	r3, [r7, #15]
  }
  
  return ret;
 80057ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80057ae:	4618      	mov	r0, r3
 80057b0:	3714      	adds	r7, #20
 80057b2:	46bd      	mov	sp, r7
 80057b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b8:	4770      	bx	lr

080057ba <USBD_UVC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_UVC_SetTxBuffer  (USBD_HandleTypeDef   *pdev,
                                uint8_t  *pbuff,
                                uint16_t length)
{
 80057ba:	b480      	push	{r7}
 80057bc:	b087      	sub	sp, #28
 80057be:	af00      	add	r7, sp, #0
 80057c0:	60f8      	str	r0, [r7, #12]
 80057c2:	60b9      	str	r1, [r7, #8]
 80057c4:	4613      	mov	r3, r2
 80057c6:	80fb      	strh	r3, [r7, #6]
  USBD_UVC_HandleTypeDef   *hUVC = (USBD_UVC_HandleTypeDef*) pdev->pClassData;
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 80057ce:	617b      	str	r3, [r7, #20]
  
  hUVC->TxBuffer = pbuff;
 80057d0:	697b      	ldr	r3, [r7, #20]
 80057d2:	68ba      	ldr	r2, [r7, #8]
 80057d4:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hUVC->TxLength = length;
 80057d8:	88fa      	ldrh	r2, [r7, #6]
 80057da:	697b      	ldr	r3, [r7, #20]
 80057dc:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
  
  return USBD_OK;  
 80057e0:	2300      	movs	r3, #0
}
 80057e2:	4618      	mov	r0, r3
 80057e4:	371c      	adds	r7, #28
 80057e6:	46bd      	mov	sp, r7
 80057e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ec:	4770      	bx	lr

080057ee <USBD_UVC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_UVC_SetRxBuffer  (USBD_HandleTypeDef   *pdev,
                                   uint8_t  *pbuff)
{
 80057ee:	b480      	push	{r7}
 80057f0:	b085      	sub	sp, #20
 80057f2:	af00      	add	r7, sp, #0
 80057f4:	6078      	str	r0, [r7, #4]
 80057f6:	6039      	str	r1, [r7, #0]
  USBD_UVC_HandleTypeDef   *hUVC = (USBD_UVC_HandleTypeDef*) pdev->pClassData;
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 80057fe:	60fb      	str	r3, [r7, #12]
  
  hUVC->RxBuffer = pbuff;
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	683a      	ldr	r2, [r7, #0]
 8005804:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
  
  return USBD_OK;
 8005808:	2300      	movs	r3, #0
}
 800580a:	4618      	mov	r0, r3
 800580c:	3714      	adds	r7, #20
 800580e:	46bd      	mov	sp, r7
 8005810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005814:	4770      	bx	lr

08005816 <USBD_UVC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_UVC_ReceivePacket(USBD_HandleTypeDef *pdev)
{      
 8005816:	b580      	push	{r7, lr}
 8005818:	b084      	sub	sp, #16
 800581a:	af00      	add	r7, sp, #0
 800581c:	6078      	str	r0, [r7, #4]
  USBD_UVC_HandleTypeDef   *hUVC = (USBD_UVC_HandleTypeDef*) pdev->pClassData;
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8005824:	60fb      	str	r3, [r7, #12]
  
  /* Suspend or Resume USB Out process */
  if(pdev->pClassData != NULL)
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800582c:	2b00      	cmp	r3, #0
 800582e:	d017      	beq.n	8005860 <USBD_UVC_ReceivePacket+0x4a>
  {
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	7c1b      	ldrb	r3, [r3, #16]
 8005834:	2b00      	cmp	r3, #0
 8005836:	d109      	bne.n	800584c <USBD_UVC_ReceivePacket+0x36>
    {      
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800583e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005842:	2101      	movs	r1, #1
 8005844:	6878      	ldr	r0, [r7, #4]
 8005846:	f001 fc5b 	bl	8007100 <USBD_LL_PrepareReceive>
 800584a:	e007      	b.n	800585c <USBD_UVC_ReceivePacket+0x46>
                             UVC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005852:	2340      	movs	r3, #64	; 0x40
 8005854:	2101      	movs	r1, #1
 8005856:	6878      	ldr	r0, [r7, #4]
 8005858:	f001 fc52 	bl	8007100 <USBD_LL_PrepareReceive>
                             UVC_OUT_EP,
                             hUVC->RxBuffer,
                             UVC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 800585c:	2300      	movs	r3, #0
 800585e:	e000      	b.n	8005862 <USBD_UVC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 8005860:	2302      	movs	r3, #2
  }
}
 8005862:	4618      	mov	r0, r3
 8005864:	3710      	adds	r7, #16
 8005866:	46bd      	mov	sp, r7
 8005868:	bd80      	pop	{r7, pc}

0800586a <USBD_Init>:
* @param  pdesc: Descriptor structure address
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev, USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800586a:	b580      	push	{r7, lr}
 800586c:	b084      	sub	sp, #16
 800586e:	af00      	add	r7, sp, #0
 8005870:	60f8      	str	r0, [r7, #12]
 8005872:	60b9      	str	r1, [r7, #8]
 8005874:	4613      	mov	r3, r2
 8005876:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if(pdev == NULL)
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	2b00      	cmp	r3, #0
 800587c:	d101      	bne.n	8005882 <USBD_Init+0x18>
  {
    USBD_ErrLog("Invalid Device handle");
    return USBD_FAIL; 
 800587e:	2302      	movs	r3, #2
 8005880:	e01a      	b.n	80058b8 <USBD_Init+0x4e>
  }
  
  /* Unlink previous class*/
  if(pdev->pClass != NULL)
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005888:	2b00      	cmp	r3, #0
 800588a:	d003      	beq.n	8005894 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	2200      	movs	r2, #0
 8005890:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  }
  
  /* Assign USBD Descriptors */
  if(pdesc != NULL)
 8005894:	68bb      	ldr	r3, [r7, #8]
 8005896:	2b00      	cmp	r3, #0
 8005898:	d003      	beq.n	80058a2 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	68ba      	ldr	r2, [r7, #8]
 800589e:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
  }
  
  /* Set Device initial State */
  pdev->dev_state  = USBD_STATE_DEFAULT;
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	2201      	movs	r2, #1
 80058a6:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
  pdev->id = id;
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	79fa      	ldrb	r2, [r7, #7]
 80058ae:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 80058b0:	68f8      	ldr	r0, [r7, #12]
 80058b2:	f001 fa59 	bl	8006d68 <USBD_LL_Init>
  
  return USBD_OK; 
 80058b6:	2300      	movs	r3, #0
}
 80058b8:	4618      	mov	r0, r3
 80058ba:	3710      	adds	r7, #16
 80058bc:	46bd      	mov	sp, r7
 80058be:	bd80      	pop	{r7, pc}

080058c0 <USBD_RegisterClass>:
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
//USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, void *pclass)
{
 80058c0:	b480      	push	{r7}
 80058c2:	b085      	sub	sp, #20
 80058c4:	af00      	add	r7, sp, #0
 80058c6:	6078      	str	r0, [r7, #4]
 80058c8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef   status = USBD_OK;
 80058ca:	2300      	movs	r3, #0
 80058cc:	73fb      	strb	r3, [r7, #15]
  if(pclass != 0)
 80058ce:	683b      	ldr	r3, [r7, #0]
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d01c      	beq.n	800590e <USBD_RegisterClass+0x4e>
  {
	  switch(*(uint8_t *)pclass){
 80058d4:	683b      	ldr	r3, [r7, #0]
 80058d6:	781b      	ldrb	r3, [r3, #0]
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d002      	beq.n	80058e2 <USBD_RegisterClass+0x22>
 80058dc:	2b01      	cmp	r3, #1
 80058de:	d007      	beq.n	80058f0 <USBD_RegisterClass+0x30>
 80058e0:	e012      	b.n	8005908 <USBD_RegisterClass+0x48>
	  case CLASS_TYPEDEF_TYPE:
		  /*Simply link the class to the USB Device handle */
		  pdev->pClass = pclass;
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	683a      	ldr	r2, [r7, #0]
 80058e6:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
		  status = USBD_OK;
 80058ea:	2300      	movs	r3, #0
 80058ec:	73fb      	strb	r3, [r7, #15]
		  break;
 80058ee:	e010      	b.n	8005912 <USBD_RegisterClass+0x52>
	  case CLASS_CB_TYPEDEF_TYPE:
		  /* Crio uma pClass de pdev (uma USBD_ClassTypedef) a partir dos campos de pclass*/
		  pdev->pClass = pclass;//as duas classes diferem apenas quanto aos campos abaixo
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	683a      	ldr	r2, [r7, #0]
 80058f4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
//		  }
//
//		  pdev->pClass->GetFSConfigDescriptor 			= partially_applied_function;
//		  pdev->pClass->GetHSConfigDescriptor 			= partially_applied_function;
//		  pdev->pClass->GetOtherSpeedConfigDescriptor 	= partially_applied_function;
		  pdev->pClass->GetDeviceQualifierDescriptor 	= NULL;
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80058fe:	2200      	movs	r2, #0
 8005900:	639a      	str	r2, [r3, #56]	; 0x38
		  status = USBD_OK;
 8005902:	2300      	movs	r3, #0
 8005904:	73fb      	strb	r3, [r7, #15]
		  break;
 8005906:	e004      	b.n	8005912 <USBD_RegisterClass+0x52>
	  default:
		  status = USBD_FAIL;
 8005908:	2302      	movs	r3, #2
 800590a:	73fb      	strb	r3, [r7, #15]
 800590c:	e001      	b.n	8005912 <USBD_RegisterClass+0x52>
	  }
  }
  else
  {
    USBD_ErrLog("Invalid Class handle");
    status = USBD_FAIL; 
 800590e:	2302      	movs	r3, #2
 8005910:	73fb      	strb	r3, [r7, #15]
  }
  
  return status;
 8005912:	7bfb      	ldrb	r3, [r7, #15]
}
 8005914:	4618      	mov	r0, r3
 8005916:	3714      	adds	r7, #20
 8005918:	46bd      	mov	sp, r7
 800591a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800591e:	4770      	bx	lr

08005920 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start  (USBD_HandleTypeDef *pdev)
{
 8005920:	b580      	push	{r7, lr}
 8005922:	b082      	sub	sp, #8
 8005924:	af00      	add	r7, sp, #0
 8005926:	6078      	str	r0, [r7, #4]
  
  /* Start the low level driver  */
  USBD_LL_Start(pdev); 
 8005928:	6878      	ldr	r0, [r7, #4]
 800592a:	f001 fa71 	bl	8006e10 <USBD_LL_Start>
  
  return USBD_OK;  
 800592e:	2300      	movs	r3, #0
}
 8005930:	4618      	mov	r0, r3
 8005932:	3708      	adds	r7, #8
 8005934:	46bd      	mov	sp, r7
 8005936:	bd80      	pop	{r7, pc}

08005938 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode (USBD_HandleTypeDef  *pdev) 
{
 8005938:	b480      	push	{r7}
 800593a:	b083      	sub	sp, #12
 800593c:	af00      	add	r7, sp, #0
 800593e:	6078      	str	r0, [r7, #4]
  return USBD_OK;
 8005940:	2300      	movs	r3, #0
}
 8005942:	4618      	mov	r0, r3
 8005944:	370c      	adds	r7, #12
 8005946:	46bd      	mov	sp, r7
 8005948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800594c:	4770      	bx	lr

0800594e <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800594e:	b580      	push	{r7, lr}
 8005950:	b084      	sub	sp, #16
 8005952:	af00      	add	r7, sp, #0
 8005954:	6078      	str	r0, [r7, #4]
 8005956:	460b      	mov	r3, r1
 8005958:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef   ret = USBD_FAIL;
 800595a:	2302      	movs	r3, #2
 800595c:	73fb      	strb	r3, [r7, #15]
  
  if(pdev->pClass != NULL)
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005964:	2b00      	cmp	r3, #0
 8005966:	d00c      	beq.n	8005982 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if(pdev->pClass->Init(pdev, cfgidx) == 0)
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800596e:	685b      	ldr	r3, [r3, #4]
 8005970:	78fa      	ldrb	r2, [r7, #3]
 8005972:	4611      	mov	r1, r2
 8005974:	6878      	ldr	r0, [r7, #4]
 8005976:	4798      	blx	r3
 8005978:	4603      	mov	r3, r0
 800597a:	2b00      	cmp	r3, #0
 800597c:	d101      	bne.n	8005982 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 800597e:	2300      	movs	r3, #0
 8005980:	73fb      	strb	r3, [r7, #15]
    }
  }
  return ret; 
 8005982:	7bfb      	ldrb	r3, [r7, #15]
}
 8005984:	4618      	mov	r0, r3
 8005986:	3710      	adds	r7, #16
 8005988:	46bd      	mov	sp, r7
 800598a:	bd80      	pop	{r7, pc}

0800598c <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800598c:	b580      	push	{r7, lr}
 800598e:	b082      	sub	sp, #8
 8005990:	af00      	add	r7, sp, #0
 8005992:	6078      	str	r0, [r7, #4]
 8005994:	460b      	mov	r3, r1
 8005996:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);  
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800599e:	689b      	ldr	r3, [r3, #8]
 80059a0:	78fa      	ldrb	r2, [r7, #3]
 80059a2:	4611      	mov	r1, r2
 80059a4:	6878      	ldr	r0, [r7, #4]
 80059a6:	4798      	blx	r3
  return USBD_OK;
 80059a8:	2300      	movs	r3, #0
}
 80059aa:	4618      	mov	r0, r3
 80059ac:	3708      	adds	r7, #8
 80059ae:	46bd      	mov	sp, r7
 80059b0:	bd80      	pop	{r7, pc}

080059b2 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80059b2:	b580      	push	{r7, lr}
 80059b4:	b082      	sub	sp, #8
 80059b6:	af00      	add	r7, sp, #0
 80059b8:	6078      	str	r0, [r7, #4]
 80059ba:	6039      	str	r1, [r7, #0]

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80059c2:	6839      	ldr	r1, [r7, #0]
 80059c4:	4618      	mov	r0, r3
 80059c6:	f000 fd98 	bl	80064fa <USBD_ParseSetupRequest>
  
  pdev->ep0_state = USBD_EP0_SETUP;
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	2201      	movs	r2, #1
 80059ce:	f8c3 21f4 	str.w	r2, [r3, #500]	; 0x1f4
  pdev->ep0_data_len = pdev->request.wLength;
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	f8b3 320e 	ldrh.w	r3, [r3, #526]	; 0x20e
 80059d8:	461a      	mov	r2, r3
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	f8c3 21f8 	str.w	r2, [r3, #504]	; 0x1f8
  
  switch (pdev->request.bmRequest & 0x1F) 
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 80059e6:	f003 031f 	and.w	r3, r3, #31
 80059ea:	2b01      	cmp	r3, #1
 80059ec:	d00b      	beq.n	8005a06 <USBD_LL_SetupStage+0x54>
 80059ee:	2b02      	cmp	r3, #2
 80059f0:	d011      	beq.n	8005a16 <USBD_LL_SetupStage+0x64>
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d117      	bne.n	8005a26 <USBD_LL_SetupStage+0x74>
  {
  case USB_REQ_RECIPIENT_DEVICE:   
    USBD_StdDevReq (pdev, &pdev->request);
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80059fc:	4619      	mov	r1, r3
 80059fe:	6878      	ldr	r0, [r7, #4]
 8005a00:	f000 f9c6 	bl	8005d90 <USBD_StdDevReq>
    break;
 8005a04:	e01a      	b.n	8005a3c <USBD_LL_SetupStage+0x8a>
    
  case USB_REQ_RECIPIENT_INTERFACE:     
    USBD_StdItfReq(pdev, &pdev->request);
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8005a0c:	4619      	mov	r1, r3
 8005a0e:	6878      	ldr	r0, [r7, #4]
 8005a10:	f000 fa0e 	bl	8005e30 <USBD_StdItfReq>
    break;
 8005a14:	e012      	b.n	8005a3c <USBD_LL_SetupStage+0x8a>
    
  case USB_REQ_RECIPIENT_ENDPOINT:        
    USBD_StdEPReq(pdev, &pdev->request);   
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8005a1c:	4619      	mov	r1, r3
 8005a1e:	6878      	ldr	r0, [r7, #4]
 8005a20:	f000 fa39 	bl	8005e96 <USBD_StdEPReq>
    break;
 8005a24:	e00a      	b.n	8005a3c <USBD_LL_SetupStage+0x8a>
    
  default:           
    USBD_LL_StallEP(pdev , pdev->request.bmRequest & 0x80);
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 8005a2c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8005a30:	b2db      	uxtb	r3, r3
 8005a32:	4619      	mov	r1, r3
 8005a34:	6878      	ldr	r0, [r7, #4]
 8005a36:	f001 fa5b 	bl	8006ef0 <USBD_LL_StallEP>
    break;
 8005a3a:	bf00      	nop
  }  
  return USBD_OK;  
 8005a3c:	2300      	movs	r3, #0
}
 8005a3e:	4618      	mov	r0, r3
 8005a40:	3708      	adds	r7, #8
 8005a42:	46bd      	mov	sp, r7
 8005a44:	bd80      	pop	{r7, pc}

08005a46 <USBD_LL_DataOutStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev , uint8_t epnum, uint8_t *pdata)
{
 8005a46:	b580      	push	{r7, lr}
 8005a48:	b086      	sub	sp, #24
 8005a4a:	af00      	add	r7, sp, #0
 8005a4c:	60f8      	str	r0, [r7, #12]
 8005a4e:	460b      	mov	r3, r1
 8005a50:	607a      	str	r2, [r7, #4]
 8005a52:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef    *pep;
  
  if(epnum == 0) 
 8005a54:	7afb      	ldrb	r3, [r7, #11]
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d138      	bne.n	8005acc <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	f503 7382 	add.w	r3, r3, #260	; 0x104
 8005a60:	617b      	str	r3, [r7, #20]
    
    if ( pdev->ep0_state == USBD_EP0_DATA_OUT)
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	f8d3 31f4 	ldr.w	r3, [r3, #500]	; 0x1f4
 8005a68:	2b03      	cmp	r3, #3
 8005a6a:	d142      	bne.n	8005af2 <USBD_LL_DataOutStage+0xac>
    {
      if(pep->rem_length > pep->maxpacket)
 8005a6c:	697b      	ldr	r3, [r7, #20]
 8005a6e:	689a      	ldr	r2, [r3, #8]
 8005a70:	697b      	ldr	r3, [r7, #20]
 8005a72:	68db      	ldr	r3, [r3, #12]
 8005a74:	429a      	cmp	r2, r3
 8005a76:	d914      	bls.n	8005aa2 <USBD_LL_DataOutStage+0x5c>
      {
        pep->rem_length -=  pep->maxpacket;
 8005a78:	697b      	ldr	r3, [r7, #20]
 8005a7a:	689a      	ldr	r2, [r3, #8]
 8005a7c:	697b      	ldr	r3, [r7, #20]
 8005a7e:	68db      	ldr	r3, [r3, #12]
 8005a80:	1ad2      	subs	r2, r2, r3
 8005a82:	697b      	ldr	r3, [r7, #20]
 8005a84:	609a      	str	r2, [r3, #8]
       
        USBD_CtlContinueRx (pdev, 
                            pdata,
                            MIN(pep->rem_length ,pep->maxpacket));
 8005a86:	697b      	ldr	r3, [r7, #20]
 8005a88:	68da      	ldr	r2, [r3, #12]
 8005a8a:	697b      	ldr	r3, [r7, #20]
 8005a8c:	689b      	ldr	r3, [r3, #8]
 8005a8e:	4293      	cmp	r3, r2
 8005a90:	bf28      	it	cs
 8005a92:	4613      	movcs	r3, r2
        USBD_CtlContinueRx (pdev, 
 8005a94:	b29b      	uxth	r3, r3
 8005a96:	461a      	mov	r2, r3
 8005a98:	6879      	ldr	r1, [r7, #4]
 8005a9a:	68f8      	ldr	r0, [r7, #12]
 8005a9c:	f000 fe22 	bl	80066e4 <USBD_CtlContinueRx>
 8005aa0:	e027      	b.n	8005af2 <USBD_LL_DataOutStage+0xac>
      }
      else
      {
        if((pdev->pClass->EP0_RxReady != NULL)&&
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005aa8:	695b      	ldr	r3, [r3, #20]
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d00a      	beq.n	8005ac4 <USBD_LL_DataOutStage+0x7e>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
        if((pdev->pClass->EP0_RxReady != NULL)&&
 8005ab4:	2b03      	cmp	r3, #3
 8005ab6:	d105      	bne.n	8005ac4 <USBD_LL_DataOutStage+0x7e>
        {
          pdev->pClass->EP0_RxReady(pdev); 
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005abe:	695b      	ldr	r3, [r3, #20]
 8005ac0:	68f8      	ldr	r0, [r7, #12]
 8005ac2:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8005ac4:	68f8      	ldr	r0, [r7, #12]
 8005ac6:	f000 fe1f 	bl	8006708 <USBD_CtlSendStatus>
 8005aca:	e012      	b.n	8005af2 <USBD_LL_DataOutStage+0xac>
      }
    }
  }
  else if((pdev->pClass->DataOut != NULL)&&
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005ad2:	69db      	ldr	r3, [r3, #28]
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d00c      	beq.n	8005af2 <USBD_LL_DataOutStage+0xac>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
  else if((pdev->pClass->DataOut != NULL)&&
 8005ade:	2b03      	cmp	r3, #3
 8005ae0:	d107      	bne.n	8005af2 <USBD_LL_DataOutStage+0xac>
  {
    pdev->pClass->DataOut(pdev, epnum); 
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005ae8:	69db      	ldr	r3, [r3, #28]
 8005aea:	7afa      	ldrb	r2, [r7, #11]
 8005aec:	4611      	mov	r1, r2
 8005aee:	68f8      	ldr	r0, [r7, #12]
 8005af0:	4798      	blx	r3
  }  
  return USBD_OK;
 8005af2:	2300      	movs	r3, #0
}
 8005af4:	4618      	mov	r0, r3
 8005af6:	3718      	adds	r7, #24
 8005af8:	46bd      	mov	sp, r7
 8005afa:	bd80      	pop	{r7, pc}

08005afc <USBD_LL_DataInStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev ,uint8_t epnum, uint8_t *pdata)
{
 8005afc:	b580      	push	{r7, lr}
 8005afe:	b086      	sub	sp, #24
 8005b00:	af00      	add	r7, sp, #0
 8005b02:	60f8      	str	r0, [r7, #12]
 8005b04:	460b      	mov	r3, r1
 8005b06:	607a      	str	r2, [r7, #4]
 8005b08:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef    *pep;
    
  if(epnum == 0) 
 8005b0a:	7afb      	ldrb	r3, [r7, #11]
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d16c      	bne.n	8005bea <USBD_LL_DataInStage+0xee>
  {
    pep = &pdev->ep_in[0];
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	3314      	adds	r3, #20
 8005b14:	617b      	str	r3, [r7, #20]
    
    if ( pdev->ep0_state == USBD_EP0_DATA_IN)
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	f8d3 31f4 	ldr.w	r3, [r3, #500]	; 0x1f4
 8005b1c:	2b02      	cmp	r3, #2
 8005b1e:	d157      	bne.n	8005bd0 <USBD_LL_DataInStage+0xd4>
    {
      if(pep->rem_length > pep->maxpacket)
 8005b20:	697b      	ldr	r3, [r7, #20]
 8005b22:	689a      	ldr	r2, [r3, #8]
 8005b24:	697b      	ldr	r3, [r7, #20]
 8005b26:	68db      	ldr	r3, [r3, #12]
 8005b28:	429a      	cmp	r2, r3
 8005b2a:	d915      	bls.n	8005b58 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -=  pep->maxpacket;
 8005b2c:	697b      	ldr	r3, [r7, #20]
 8005b2e:	689a      	ldr	r2, [r3, #8]
 8005b30:	697b      	ldr	r3, [r7, #20]
 8005b32:	68db      	ldr	r3, [r3, #12]
 8005b34:	1ad2      	subs	r2, r2, r3
 8005b36:	697b      	ldr	r3, [r7, #20]
 8005b38:	609a      	str	r2, [r3, #8]
        
        USBD_CtlContinueSendData (pdev, 
                                  pdata, 
                                  pep->rem_length);
 8005b3a:	697b      	ldr	r3, [r7, #20]
 8005b3c:	689b      	ldr	r3, [r3, #8]
        USBD_CtlContinueSendData (pdev, 
 8005b3e:	b29b      	uxth	r3, r3
 8005b40:	461a      	mov	r2, r3
 8005b42:	6879      	ldr	r1, [r7, #4]
 8005b44:	68f8      	ldr	r0, [r7, #12]
 8005b46:	f000 fd9d 	bl	8006684 <USBD_CtlContinueSendData>
        
        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev,
 8005b4a:	2300      	movs	r3, #0
 8005b4c:	2200      	movs	r2, #0
 8005b4e:	2100      	movs	r1, #0
 8005b50:	68f8      	ldr	r0, [r7, #12]
 8005b52:	f001 fad5 	bl	8007100 <USBD_LL_PrepareReceive>
 8005b56:	e03b      	b.n	8005bd0 <USBD_LL_DataInStage+0xd4>
                                NULL,
                                0);  
      }
      else
      { /* last packet is MPS multiple, so send ZLP packet */
        if((pep->total_length % pep->maxpacket == 0) &&
 8005b58:	697b      	ldr	r3, [r7, #20]
 8005b5a:	685b      	ldr	r3, [r3, #4]
 8005b5c:	697a      	ldr	r2, [r7, #20]
 8005b5e:	68d2      	ldr	r2, [r2, #12]
 8005b60:	fbb3 f1f2 	udiv	r1, r3, r2
 8005b64:	fb02 f201 	mul.w	r2, r2, r1
 8005b68:	1a9b      	subs	r3, r3, r2
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d11c      	bne.n	8005ba8 <USBD_LL_DataInStage+0xac>
           (pep->total_length >= pep->maxpacket) &&
 8005b6e:	697b      	ldr	r3, [r7, #20]
 8005b70:	685a      	ldr	r2, [r3, #4]
 8005b72:	697b      	ldr	r3, [r7, #20]
 8005b74:	68db      	ldr	r3, [r3, #12]
        if((pep->total_length % pep->maxpacket == 0) &&
 8005b76:	429a      	cmp	r2, r3
 8005b78:	d316      	bcc.n	8005ba8 <USBD_LL_DataInStage+0xac>
             (pep->total_length < pdev->ep0_data_len ))
 8005b7a:	697b      	ldr	r3, [r7, #20]
 8005b7c:	685a      	ldr	r2, [r3, #4]
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	f8d3 31f8 	ldr.w	r3, [r3, #504]	; 0x1f8
           (pep->total_length >= pep->maxpacket) &&
 8005b84:	429a      	cmp	r2, r3
 8005b86:	d20f      	bcs.n	8005ba8 <USBD_LL_DataInStage+0xac>
        {
          
          USBD_CtlContinueSendData(pdev , NULL, 0);
 8005b88:	2200      	movs	r2, #0
 8005b8a:	2100      	movs	r1, #0
 8005b8c:	68f8      	ldr	r0, [r7, #12]
 8005b8e:	f000 fd79 	bl	8006684 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0;
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	2200      	movs	r2, #0
 8005b96:	f8c3 21f8 	str.w	r2, [r3, #504]	; 0x1f8
          
        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev,
 8005b9a:	2300      	movs	r3, #0
 8005b9c:	2200      	movs	r2, #0
 8005b9e:	2100      	movs	r1, #0
 8005ba0:	68f8      	ldr	r0, [r7, #12]
 8005ba2:	f001 faad 	bl	8007100 <USBD_LL_PrepareReceive>
 8005ba6:	e013      	b.n	8005bd0 <USBD_LL_DataInStage+0xd4>
                                NULL,
                                0);
        }
        else
        {
          if((pdev->pClass->EP0_TxSent != NULL)&&
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005bae:	691b      	ldr	r3, [r3, #16]
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d00a      	beq.n	8005bca <USBD_LL_DataInStage+0xce>
             (pdev->dev_state == USBD_STATE_CONFIGURED))
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
          if((pdev->pClass->EP0_TxSent != NULL)&&
 8005bba:	2b03      	cmp	r3, #3
 8005bbc:	d105      	bne.n	8005bca <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev); 
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005bc4:	691b      	ldr	r3, [r3, #16]
 8005bc6:	68f8      	ldr	r0, [r7, #12]
 8005bc8:	4798      	blx	r3
          }          
          USBD_CtlReceiveStatus(pdev);
 8005bca:	68f8      	ldr	r0, [r7, #12]
 8005bcc:	f000 fdaf 	bl	800672e <USBD_CtlReceiveStatus>
        }
      }
    }
    if (pdev->dev_test_mode == 1)
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8005bd6:	2b01      	cmp	r3, #1
 8005bd8:	d11a      	bne.n	8005c10 <USBD_LL_DataInStage+0x114>
    {
      USBD_RunTestMode(pdev); 
 8005bda:	68f8      	ldr	r0, [r7, #12]
 8005bdc:	f7ff feac 	bl	8005938 <USBD_RunTestMode>
      pdev->dev_test_mode = 0;
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	2200      	movs	r2, #0
 8005be4:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
 8005be8:	e012      	b.n	8005c10 <USBD_LL_DataInStage+0x114>
    }
  }
  else if((pdev->pClass->DataIn != NULL)&& 
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005bf0:	699b      	ldr	r3, [r3, #24]
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d00c      	beq.n	8005c10 <USBD_LL_DataInStage+0x114>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
  else if((pdev->pClass->DataIn != NULL)&& 
 8005bfc:	2b03      	cmp	r3, #3
 8005bfe:	d107      	bne.n	8005c10 <USBD_LL_DataInStage+0x114>
  {
    pdev->pClass->DataIn(pdev, epnum); 
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005c06:	699b      	ldr	r3, [r3, #24]
 8005c08:	7afa      	ldrb	r2, [r7, #11]
 8005c0a:	4611      	mov	r1, r2
 8005c0c:	68f8      	ldr	r0, [r7, #12]
 8005c0e:	4798      	blx	r3
  }  
  return USBD_OK;
 8005c10:	2300      	movs	r3, #0
}
 8005c12:	4618      	mov	r0, r3
 8005c14:	3718      	adds	r7, #24
 8005c16:	46bd      	mov	sp, r7
 8005c18:	bd80      	pop	{r7, pc}

08005c1a <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef  *pdev)
{
 8005c1a:	b580      	push	{r7, lr}
 8005c1c:	b082      	sub	sp, #8
 8005c1e:	af00      	add	r7, sp, #0
 8005c20:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev,
 8005c22:	2340      	movs	r3, #64	; 0x40
 8005c24:	2200      	movs	r2, #0
 8005c26:	2100      	movs	r1, #0
 8005c28:	6878      	ldr	r0, [r7, #4]
 8005c2a:	f001 f923 	bl	8006e74 <USBD_LL_OpenEP>
              0x00,
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	2240      	movs	r2, #64	; 0x40
 8005c32:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
  
  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev,
 8005c36:	2340      	movs	r3, #64	; 0x40
 8005c38:	2200      	movs	r2, #0
 8005c3a:	2180      	movs	r1, #128	; 0x80
 8005c3c:	6878      	ldr	r0, [r7, #4]
 8005c3e:	f001 f919 	bl	8006e74 <USBD_LL_OpenEP>
              0x80,
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	2240      	movs	r2, #64	; 0x40
 8005c46:	621a      	str	r2, [r3, #32]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	2201      	movs	r2, #1
 8005c4c:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
  
  if (pdev->pClassData) 
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d009      	beq.n	8005c6e <USBD_LL_Reset+0x54>
    pdev->pClass->DeInit(pdev, pdev->dev_config);  
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005c60:	689b      	ldr	r3, [r3, #8]
 8005c62:	687a      	ldr	r2, [r7, #4]
 8005c64:	6852      	ldr	r2, [r2, #4]
 8005c66:	b2d2      	uxtb	r2, r2
 8005c68:	4611      	mov	r1, r2
 8005c6a:	6878      	ldr	r0, [r7, #4]
 8005c6c:	4798      	blx	r3
 
  
  return USBD_OK;
 8005c6e:	2300      	movs	r3, #0
}
 8005c70:	4618      	mov	r0, r3
 8005c72:	3708      	adds	r7, #8
 8005c74:	46bd      	mov	sp, r7
 8005c76:	bd80      	pop	{r7, pc}

08005c78 <USBD_LL_SetSpeed>:
*         Handle Reset event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef  *pdev, USBD_SpeedTypeDef speed)
{
 8005c78:	b480      	push	{r7}
 8005c7a:	b083      	sub	sp, #12
 8005c7c:	af00      	add	r7, sp, #0
 8005c7e:	6078      	str	r0, [r7, #4]
 8005c80:	460b      	mov	r3, r1
 8005c82:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	78fa      	ldrb	r2, [r7, #3]
 8005c88:	741a      	strb	r2, [r3, #16]
  return USBD_OK;
 8005c8a:	2300      	movs	r3, #0
}
 8005c8c:	4618      	mov	r0, r3
 8005c8e:	370c      	adds	r7, #12
 8005c90:	46bd      	mov	sp, r7
 8005c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c96:	4770      	bx	lr

08005c98 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef  *pdev)
{
 8005c98:	b480      	push	{r7}
 8005c9a:	b083      	sub	sp, #12
 8005c9c:	af00      	add	r7, sp, #0
 8005c9e:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	f893 21fc 	ldrb.w	r2, [r3, #508]	; 0x1fc
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	f883 21fd 	strb.w	r2, [r3, #509]	; 0x1fd
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	2204      	movs	r2, #4
 8005cb0:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
  return USBD_OK;
 8005cb4:	2300      	movs	r3, #0
}
 8005cb6:	4618      	mov	r0, r3
 8005cb8:	370c      	adds	r7, #12
 8005cba:	46bd      	mov	sp, r7
 8005cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc0:	4770      	bx	lr

08005cc2 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef  *pdev)
{
 8005cc2:	b480      	push	{r7}
 8005cc4:	b083      	sub	sp, #12
 8005cc6:	af00      	add	r7, sp, #0
 8005cc8:	6078      	str	r0, [r7, #4]
  pdev->dev_state = pdev->dev_old_state;  
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	f893 21fd 	ldrb.w	r2, [r3, #509]	; 0x1fd
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
  return USBD_OK;
 8005cd6:	2300      	movs	r3, #0
}
 8005cd8:	4618      	mov	r0, r3
 8005cda:	370c      	adds	r7, #12
 8005cdc:	46bd      	mov	sp, r7
 8005cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ce2:	4770      	bx	lr

08005ce4 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef  *pdev)
{
 8005ce4:	b580      	push	{r7, lr}
 8005ce6:	b082      	sub	sp, #8
 8005ce8:	af00      	add	r7, sp, #0
 8005cea:	6078      	str	r0, [r7, #4]
  if(pdev->dev_state == USBD_STATE_CONFIGURED)
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 8005cf2:	2b03      	cmp	r3, #3
 8005cf4:	d10b      	bne.n	8005d0e <USBD_LL_SOF+0x2a>
  {
    if(pdev->pClass->SOF != NULL)
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005cfc:	6a1b      	ldr	r3, [r3, #32]
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d005      	beq.n	8005d0e <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005d08:	6a1b      	ldr	r3, [r3, #32]
 8005d0a:	6878      	ldr	r0, [r7, #4]
 8005d0c:	4798      	blx	r3
    }
  }
  return USBD_OK;
 8005d0e:	2300      	movs	r3, #0
}
 8005d10:	4618      	mov	r0, r3
 8005d12:	3708      	adds	r7, #8
 8005d14:	46bd      	mov	sp, r7
 8005d16:	bd80      	pop	{r7, pc}

08005d18 <USBD_LL_IsoINIncomplete>:
*         Handle iso in incomplete event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef  *pdev, uint8_t epnum)
{
 8005d18:	b480      	push	{r7}
 8005d1a:	b083      	sub	sp, #12
 8005d1c:	af00      	add	r7, sp, #0
 8005d1e:	6078      	str	r0, [r7, #4]
 8005d20:	460b      	mov	r3, r1
 8005d22:	70fb      	strb	r3, [r7, #3]
  return USBD_OK;
 8005d24:	2300      	movs	r3, #0
}
 8005d26:	4618      	mov	r0, r3
 8005d28:	370c      	adds	r7, #12
 8005d2a:	46bd      	mov	sp, r7
 8005d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d30:	4770      	bx	lr

08005d32 <USBD_LL_IsoOUTIncomplete>:
*         Handle iso out incomplete event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef  *pdev, uint8_t epnum)
{
 8005d32:	b480      	push	{r7}
 8005d34:	b083      	sub	sp, #12
 8005d36:	af00      	add	r7, sp, #0
 8005d38:	6078      	str	r0, [r7, #4]
 8005d3a:	460b      	mov	r3, r1
 8005d3c:	70fb      	strb	r3, [r7, #3]
  return USBD_OK;
 8005d3e:	2300      	movs	r3, #0
}
 8005d40:	4618      	mov	r0, r3
 8005d42:	370c      	adds	r7, #12
 8005d44:	46bd      	mov	sp, r7
 8005d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d4a:	4770      	bx	lr

08005d4c <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef  *pdev)
{
 8005d4c:	b480      	push	{r7}
 8005d4e:	b083      	sub	sp, #12
 8005d50:	af00      	add	r7, sp, #0
 8005d52:	6078      	str	r0, [r7, #4]
  return USBD_OK;
 8005d54:	2300      	movs	r3, #0
}
 8005d56:	4618      	mov	r0, r3
 8005d58:	370c      	adds	r7, #12
 8005d5a:	46bd      	mov	sp, r7
 8005d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d60:	4770      	bx	lr

08005d62 <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef  *pdev)
{
 8005d62:	b580      	push	{r7, lr}
 8005d64:	b082      	sub	sp, #8
 8005d66:	af00      	add	r7, sp, #0
 8005d68:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	2201      	movs	r2, #1
 8005d6e:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
  pdev->pClass->DeInit(pdev, pdev->dev_config);  
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005d78:	689b      	ldr	r3, [r3, #8]
 8005d7a:	687a      	ldr	r2, [r7, #4]
 8005d7c:	6852      	ldr	r2, [r2, #4]
 8005d7e:	b2d2      	uxtb	r2, r2
 8005d80:	4611      	mov	r1, r2
 8005d82:	6878      	ldr	r0, [r7, #4]
 8005d84:	4798      	blx	r3
   
  return USBD_OK;
 8005d86:	2300      	movs	r3, #0
}
 8005d88:	4618      	mov	r0, r3
 8005d8a:	3708      	adds	r7, #8
 8005d8c:	46bd      	mov	sp, r7
 8005d8e:	bd80      	pop	{r7, pc}

08005d90 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8005d90:	b580      	push	{r7, lr}
 8005d92:	b084      	sub	sp, #16
 8005d94:	af00      	add	r7, sp, #0
 8005d96:	6078      	str	r0, [r7, #4]
 8005d98:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;  
 8005d9a:	2300      	movs	r3, #0
 8005d9c:	73fb      	strb	r3, [r7, #15]
  
  switch (req->bRequest) 
 8005d9e:	683b      	ldr	r3, [r7, #0]
 8005da0:	785b      	ldrb	r3, [r3, #1]
 8005da2:	2b09      	cmp	r3, #9
 8005da4:	d839      	bhi.n	8005e1a <USBD_StdDevReq+0x8a>
 8005da6:	a201      	add	r2, pc, #4	; (adr r2, 8005dac <USBD_StdDevReq+0x1c>)
 8005da8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005dac:	08005dfd 	.word	0x08005dfd
 8005db0:	08005e11 	.word	0x08005e11
 8005db4:	08005e1b 	.word	0x08005e1b
 8005db8:	08005e07 	.word	0x08005e07
 8005dbc:	08005e1b 	.word	0x08005e1b
 8005dc0:	08005ddf 	.word	0x08005ddf
 8005dc4:	08005dd5 	.word	0x08005dd5
 8005dc8:	08005e1b 	.word	0x08005e1b
 8005dcc:	08005df3 	.word	0x08005df3
 8005dd0:	08005de9 	.word	0x08005de9
  {
  case USB_REQ_GET_DESCRIPTOR: 
    
    USBD_GetDescriptor (pdev, req) ;
 8005dd4:	6839      	ldr	r1, [r7, #0]
 8005dd6:	6878      	ldr	r0, [r7, #4]
 8005dd8:	f000 f936 	bl	8006048 <USBD_GetDescriptor>
    break;
 8005ddc:	e022      	b.n	8005e24 <USBD_StdDevReq+0x94>
    
  case USB_REQ_SET_ADDRESS:                      
    USBD_SetAddress(pdev, req);
 8005dde:	6839      	ldr	r1, [r7, #0]
 8005de0:	6878      	ldr	r0, [r7, #4]
 8005de2:	f000 fa25 	bl	8006230 <USBD_SetAddress>
    break;
 8005de6:	e01d      	b.n	8005e24 <USBD_StdDevReq+0x94>
    
  case USB_REQ_SET_CONFIGURATION:                    
    USBD_SetConfig (pdev , req);
 8005de8:	6839      	ldr	r1, [r7, #0]
 8005dea:	6878      	ldr	r0, [r7, #4]
 8005dec:	f000 fa5e 	bl	80062ac <USBD_SetConfig>
    break;
 8005df0:	e018      	b.n	8005e24 <USBD_StdDevReq+0x94>
    
  case USB_REQ_GET_CONFIGURATION:                 
    USBD_GetConfig (pdev , req);
 8005df2:	6839      	ldr	r1, [r7, #0]
 8005df4:	6878      	ldr	r0, [r7, #4]
 8005df6:	f000 fae1 	bl	80063bc <USBD_GetConfig>
    break;
 8005dfa:	e013      	b.n	8005e24 <USBD_StdDevReq+0x94>
    
  case USB_REQ_GET_STATUS:                                  
    USBD_GetStatus (pdev , req);
 8005dfc:	6839      	ldr	r1, [r7, #0]
 8005dfe:	6878      	ldr	r0, [r7, #4]
 8005e00:	f000 fb0e 	bl	8006420 <USBD_GetStatus>
    break;
 8005e04:	e00e      	b.n	8005e24 <USBD_StdDevReq+0x94>
    
    
  case USB_REQ_SET_FEATURE:   
    USBD_SetFeature (pdev , req);    
 8005e06:	6839      	ldr	r1, [r7, #0]
 8005e08:	6878      	ldr	r0, [r7, #4]
 8005e0a:	f000 fb33 	bl	8006474 <USBD_SetFeature>
    break;
 8005e0e:	e009      	b.n	8005e24 <USBD_StdDevReq+0x94>
    
  case USB_REQ_CLEAR_FEATURE:                                   
    USBD_ClrFeature (pdev , req);
 8005e10:	6839      	ldr	r1, [r7, #0]
 8005e12:	6878      	ldr	r0, [r7, #4]
 8005e14:	f000 fb49 	bl	80064aa <USBD_ClrFeature>
    break;
 8005e18:	e004      	b.n	8005e24 <USBD_StdDevReq+0x94>
    
  default:  
    USBD_CtlError(pdev , req);
 8005e1a:	6839      	ldr	r1, [r7, #0]
 8005e1c:	6878      	ldr	r0, [r7, #4]
 8005e1e:	f000 fba9 	bl	8006574 <USBD_CtlError>
    break;
 8005e22:	bf00      	nop
  }
  
  return ret;
 8005e24:	7bfb      	ldrb	r3, [r7, #15]
}
 8005e26:	4618      	mov	r0, r3
 8005e28:	3710      	adds	r7, #16
 8005e2a:	46bd      	mov	sp, r7
 8005e2c:	bd80      	pop	{r7, pc}
 8005e2e:	bf00      	nop

08005e30 <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8005e30:	b580      	push	{r7, lr}
 8005e32:	b084      	sub	sp, #16
 8005e34:	af00      	add	r7, sp, #0
 8005e36:	6078      	str	r0, [r7, #4]
 8005e38:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK; 
 8005e3a:	2300      	movs	r3, #0
 8005e3c:	73fb      	strb	r3, [r7, #15]
  
  switch (pdev->dev_state) 
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 8005e44:	2b03      	cmp	r3, #3
 8005e46:	d11b      	bne.n	8005e80 <USBD_StdItfReq+0x50>
  {
  case USBD_STATE_CONFIGURED:
    
    if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES) 
 8005e48:	683b      	ldr	r3, [r7, #0]
 8005e4a:	889b      	ldrh	r3, [r3, #4]
 8005e4c:	b2db      	uxtb	r3, r3
 8005e4e:	2b01      	cmp	r3, #1
 8005e50:	d811      	bhi.n	8005e76 <USBD_StdItfReq+0x46>
    {
      pdev->pClass->Setup (pdev, req); 
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005e58:	68db      	ldr	r3, [r3, #12]
 8005e5a:	6839      	ldr	r1, [r7, #0]
 8005e5c:	6878      	ldr	r0, [r7, #4]
 8005e5e:	4798      	blx	r3
      
      if((req->wLength == 0)&& (ret == USBD_OK))
 8005e60:	683b      	ldr	r3, [r7, #0]
 8005e62:	88db      	ldrh	r3, [r3, #6]
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	d110      	bne.n	8005e8a <USBD_StdItfReq+0x5a>
 8005e68:	7bfb      	ldrb	r3, [r7, #15]
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d10d      	bne.n	8005e8a <USBD_StdItfReq+0x5a>
      {
         USBD_CtlSendStatus(pdev);
 8005e6e:	6878      	ldr	r0, [r7, #4]
 8005e70:	f000 fc4a 	bl	8006708 <USBD_CtlSendStatus>
    } 
    else 
    {                                               
       USBD_CtlError(pdev , req);
    }
    break;
 8005e74:	e009      	b.n	8005e8a <USBD_StdItfReq+0x5a>
       USBD_CtlError(pdev , req);
 8005e76:	6839      	ldr	r1, [r7, #0]
 8005e78:	6878      	ldr	r0, [r7, #4]
 8005e7a:	f000 fb7b 	bl	8006574 <USBD_CtlError>
    break;
 8005e7e:	e004      	b.n	8005e8a <USBD_StdItfReq+0x5a>
    
  default:
     USBD_CtlError(pdev , req);
 8005e80:	6839      	ldr	r1, [r7, #0]
 8005e82:	6878      	ldr	r0, [r7, #4]
 8005e84:	f000 fb76 	bl	8006574 <USBD_CtlError>
    break;
 8005e88:	e000      	b.n	8005e8c <USBD_StdItfReq+0x5c>
    break;
 8005e8a:	bf00      	nop
  }
  return USBD_OK;
 8005e8c:	2300      	movs	r3, #0
}
 8005e8e:	4618      	mov	r0, r3
 8005e90:	3710      	adds	r7, #16
 8005e92:	46bd      	mov	sp, r7
 8005e94:	bd80      	pop	{r7, pc}

08005e96 <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8005e96:	b580      	push	{r7, lr}
 8005e98:	b084      	sub	sp, #16
 8005e9a:	af00      	add	r7, sp, #0
 8005e9c:	6078      	str	r0, [r7, #4]
 8005e9e:	6039      	str	r1, [r7, #0]
  
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK; 
 8005ea0:	2300      	movs	r3, #0
 8005ea2:	73fb      	strb	r3, [r7, #15]
  USBD_EndpointTypeDef   *pep;
  ep_addr  = LOBYTE(req->wIndex);   
 8005ea4:	683b      	ldr	r3, [r7, #0]
 8005ea6:	889b      	ldrh	r3, [r3, #4]
 8005ea8:	73bb      	strb	r3, [r7, #14]
  
  /* Check if it is a class request */
  if ((req->bmRequest & 0x60) == 0x20)
 8005eaa:	683b      	ldr	r3, [r7, #0]
 8005eac:	781b      	ldrb	r3, [r3, #0]
 8005eae:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8005eb2:	2b20      	cmp	r3, #32
 8005eb4:	d108      	bne.n	8005ec8 <USBD_StdEPReq+0x32>
  {
    pdev->pClass->Setup (pdev, req);
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005ebc:	68db      	ldr	r3, [r3, #12]
 8005ebe:	6839      	ldr	r1, [r7, #0]
 8005ec0:	6878      	ldr	r0, [r7, #4]
 8005ec2:	4798      	blx	r3
    
    return USBD_OK;
 8005ec4:	2300      	movs	r3, #0
 8005ec6:	e0ba      	b.n	800603e <USBD_StdEPReq+0x1a8>
  }
  
  switch (req->bRequest) 
 8005ec8:	683b      	ldr	r3, [r7, #0]
 8005eca:	785b      	ldrb	r3, [r3, #1]
 8005ecc:	2b01      	cmp	r3, #1
 8005ece:	d039      	beq.n	8005f44 <USBD_StdEPReq+0xae>
 8005ed0:	2b03      	cmp	r3, #3
 8005ed2:	d002      	beq.n	8005eda <USBD_StdEPReq+0x44>
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d06b      	beq.n	8005fb0 <USBD_StdEPReq+0x11a>
      break;
    }
    break;
    
  default:
    break;
 8005ed8:	e0b0      	b.n	800603c <USBD_StdEPReq+0x1a6>
    switch (pdev->dev_state) 
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 8005ee0:	2b02      	cmp	r3, #2
 8005ee2:	d002      	beq.n	8005eea <USBD_StdEPReq+0x54>
 8005ee4:	2b03      	cmp	r3, #3
 8005ee6:	d00c      	beq.n	8005f02 <USBD_StdEPReq+0x6c>
 8005ee8:	e025      	b.n	8005f36 <USBD_StdEPReq+0xa0>
      if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 8005eea:	7bbb      	ldrb	r3, [r7, #14]
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d027      	beq.n	8005f40 <USBD_StdEPReq+0xaa>
 8005ef0:	7bbb      	ldrb	r3, [r7, #14]
 8005ef2:	2b80      	cmp	r3, #128	; 0x80
 8005ef4:	d024      	beq.n	8005f40 <USBD_StdEPReq+0xaa>
        USBD_LL_StallEP(pdev , ep_addr);
 8005ef6:	7bbb      	ldrb	r3, [r7, #14]
 8005ef8:	4619      	mov	r1, r3
 8005efa:	6878      	ldr	r0, [r7, #4]
 8005efc:	f000 fff8 	bl	8006ef0 <USBD_LL_StallEP>
      break;	
 8005f00:	e01e      	b.n	8005f40 <USBD_StdEPReq+0xaa>
      if (req->wValue == USB_FEATURE_EP_HALT)
 8005f02:	683b      	ldr	r3, [r7, #0]
 8005f04:	885b      	ldrh	r3, [r3, #2]
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d10a      	bne.n	8005f20 <USBD_StdEPReq+0x8a>
        if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 8005f0a:	7bbb      	ldrb	r3, [r7, #14]
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d007      	beq.n	8005f20 <USBD_StdEPReq+0x8a>
 8005f10:	7bbb      	ldrb	r3, [r7, #14]
 8005f12:	2b80      	cmp	r3, #128	; 0x80
 8005f14:	d004      	beq.n	8005f20 <USBD_StdEPReq+0x8a>
          USBD_LL_StallEP(pdev , ep_addr);
 8005f16:	7bbb      	ldrb	r3, [r7, #14]
 8005f18:	4619      	mov	r1, r3
 8005f1a:	6878      	ldr	r0, [r7, #4]
 8005f1c:	f000 ffe8 	bl	8006ef0 <USBD_LL_StallEP>
      pdev->pClass->Setup (pdev, req);   
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005f26:	68db      	ldr	r3, [r3, #12]
 8005f28:	6839      	ldr	r1, [r7, #0]
 8005f2a:	6878      	ldr	r0, [r7, #4]
 8005f2c:	4798      	blx	r3
      USBD_CtlSendStatus(pdev);
 8005f2e:	6878      	ldr	r0, [r7, #4]
 8005f30:	f000 fbea 	bl	8006708 <USBD_CtlSendStatus>
      break;
 8005f34:	e005      	b.n	8005f42 <USBD_StdEPReq+0xac>
      USBD_CtlError(pdev , req);
 8005f36:	6839      	ldr	r1, [r7, #0]
 8005f38:	6878      	ldr	r0, [r7, #4]
 8005f3a:	f000 fb1b 	bl	8006574 <USBD_CtlError>
      break;    
 8005f3e:	e000      	b.n	8005f42 <USBD_StdEPReq+0xac>
      break;	
 8005f40:	bf00      	nop
    break;
 8005f42:	e07b      	b.n	800603c <USBD_StdEPReq+0x1a6>
    switch (pdev->dev_state) 
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 8005f4a:	2b02      	cmp	r3, #2
 8005f4c:	d002      	beq.n	8005f54 <USBD_StdEPReq+0xbe>
 8005f4e:	2b03      	cmp	r3, #3
 8005f50:	d00c      	beq.n	8005f6c <USBD_StdEPReq+0xd6>
 8005f52:	e024      	b.n	8005f9e <USBD_StdEPReq+0x108>
      if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 8005f54:	7bbb      	ldrb	r3, [r7, #14]
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d026      	beq.n	8005fa8 <USBD_StdEPReq+0x112>
 8005f5a:	7bbb      	ldrb	r3, [r7, #14]
 8005f5c:	2b80      	cmp	r3, #128	; 0x80
 8005f5e:	d023      	beq.n	8005fa8 <USBD_StdEPReq+0x112>
        USBD_LL_StallEP(pdev , ep_addr);
 8005f60:	7bbb      	ldrb	r3, [r7, #14]
 8005f62:	4619      	mov	r1, r3
 8005f64:	6878      	ldr	r0, [r7, #4]
 8005f66:	f000 ffc3 	bl	8006ef0 <USBD_LL_StallEP>
      break;	
 8005f6a:	e01d      	b.n	8005fa8 <USBD_StdEPReq+0x112>
      if (req->wValue == USB_FEATURE_EP_HALT)
 8005f6c:	683b      	ldr	r3, [r7, #0]
 8005f6e:	885b      	ldrh	r3, [r3, #2]
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d11b      	bne.n	8005fac <USBD_StdEPReq+0x116>
        if ((ep_addr & 0x7F) != 0x00) 
 8005f74:	7bbb      	ldrb	r3, [r7, #14]
 8005f76:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d00b      	beq.n	8005f96 <USBD_StdEPReq+0x100>
          USBD_LL_ClearStallEP(pdev , ep_addr);
 8005f7e:	7bbb      	ldrb	r3, [r7, #14]
 8005f80:	4619      	mov	r1, r3
 8005f82:	6878      	ldr	r0, [r7, #4]
 8005f84:	f000 ffea 	bl	8006f5c <USBD_LL_ClearStallEP>
          pdev->pClass->Setup (pdev, req);
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8005f8e:	68db      	ldr	r3, [r3, #12]
 8005f90:	6839      	ldr	r1, [r7, #0]
 8005f92:	6878      	ldr	r0, [r7, #4]
 8005f94:	4798      	blx	r3
        USBD_CtlSendStatus(pdev);
 8005f96:	6878      	ldr	r0, [r7, #4]
 8005f98:	f000 fbb6 	bl	8006708 <USBD_CtlSendStatus>
      break;
 8005f9c:	e006      	b.n	8005fac <USBD_StdEPReq+0x116>
      USBD_CtlError(pdev , req);
 8005f9e:	6839      	ldr	r1, [r7, #0]
 8005fa0:	6878      	ldr	r0, [r7, #4]
 8005fa2:	f000 fae7 	bl	8006574 <USBD_CtlError>
      break;    
 8005fa6:	e002      	b.n	8005fae <USBD_StdEPReq+0x118>
      break;	
 8005fa8:	bf00      	nop
 8005faa:	e047      	b.n	800603c <USBD_StdEPReq+0x1a6>
      break;
 8005fac:	bf00      	nop
    break;
 8005fae:	e045      	b.n	800603c <USBD_StdEPReq+0x1a6>
    switch (pdev->dev_state) 
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 8005fb6:	2b02      	cmp	r3, #2
 8005fb8:	d002      	beq.n	8005fc0 <USBD_StdEPReq+0x12a>
 8005fba:	2b03      	cmp	r3, #3
 8005fbc:	d00b      	beq.n	8005fd6 <USBD_StdEPReq+0x140>
 8005fbe:	e036      	b.n	800602e <USBD_StdEPReq+0x198>
      if ((ep_addr & 0x7F) != 0x00) 
 8005fc0:	7bbb      	ldrb	r3, [r7, #14]
 8005fc2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d036      	beq.n	8006038 <USBD_StdEPReq+0x1a2>
        USBD_LL_StallEP(pdev , ep_addr);
 8005fca:	7bbb      	ldrb	r3, [r7, #14]
 8005fcc:	4619      	mov	r1, r3
 8005fce:	6878      	ldr	r0, [r7, #4]
 8005fd0:	f000 ff8e 	bl	8006ef0 <USBD_LL_StallEP>
      break;	
 8005fd4:	e030      	b.n	8006038 <USBD_StdEPReq+0x1a2>
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 8005fd6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	da08      	bge.n	8005ff0 <USBD_StdEPReq+0x15a>
 8005fde:	7bbb      	ldrb	r3, [r7, #14]
 8005fe0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005fe4:	3301      	adds	r3, #1
 8005fe6:	011b      	lsls	r3, r3, #4
 8005fe8:	687a      	ldr	r2, [r7, #4]
 8005fea:	4413      	add	r3, r2
 8005fec:	3304      	adds	r3, #4
 8005fee:	e007      	b.n	8006000 <USBD_StdEPReq+0x16a>
                                         &pdev->ep_out[ep_addr & 0x7F];
 8005ff0:	7bbb      	ldrb	r3, [r7, #14]
 8005ff2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 8005ff6:	3310      	adds	r3, #16
 8005ff8:	011b      	lsls	r3, r3, #4
 8005ffa:	687a      	ldr	r2, [r7, #4]
 8005ffc:	4413      	add	r3, r2
 8005ffe:	3304      	adds	r3, #4
 8006000:	60bb      	str	r3, [r7, #8]
      if(USBD_LL_IsStallEP(pdev, ep_addr))
 8006002:	7bbb      	ldrb	r3, [r7, #14]
 8006004:	4619      	mov	r1, r3
 8006006:	6878      	ldr	r0, [r7, #4]
 8006008:	f000 ffde 	bl	8006fc8 <USBD_LL_IsStallEP>
 800600c:	4603      	mov	r3, r0
 800600e:	2b00      	cmp	r3, #0
 8006010:	d003      	beq.n	800601a <USBD_StdEPReq+0x184>
        pep->status = 0x0001;     
 8006012:	68bb      	ldr	r3, [r7, #8]
 8006014:	2201      	movs	r2, #1
 8006016:	601a      	str	r2, [r3, #0]
 8006018:	e002      	b.n	8006020 <USBD_StdEPReq+0x18a>
        pep->status = 0x0000;  
 800601a:	68bb      	ldr	r3, [r7, #8]
 800601c:	2200      	movs	r2, #0
 800601e:	601a      	str	r2, [r3, #0]
                        (uint8_t *)&pep->status,
 8006020:	68bb      	ldr	r3, [r7, #8]
      USBD_CtlSendData (pdev,
 8006022:	2202      	movs	r2, #2
 8006024:	4619      	mov	r1, r3
 8006026:	6878      	ldr	r0, [r7, #4]
 8006028:	f000 fb10 	bl	800664c <USBD_CtlSendData>
      break;
 800602c:	e005      	b.n	800603a <USBD_StdEPReq+0x1a4>
      USBD_CtlError(pdev , req);
 800602e:	6839      	ldr	r1, [r7, #0]
 8006030:	6878      	ldr	r0, [r7, #4]
 8006032:	f000 fa9f 	bl	8006574 <USBD_CtlError>
      break;
 8006036:	e000      	b.n	800603a <USBD_StdEPReq+0x1a4>
      break;	
 8006038:	bf00      	nop
    break;
 800603a:	bf00      	nop
  }
  return ret;
 800603c:	7bfb      	ldrb	r3, [r7, #15]
}
 800603e:	4618      	mov	r0, r3
 8006040:	3710      	adds	r7, #16
 8006042:	46bd      	mov	sp, r7
 8006044:	bd80      	pop	{r7, pc}
	...

08006048 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev , 
                               USBD_SetupReqTypedef *req)
{
 8006048:	b580      	push	{r7, lr}
 800604a:	b084      	sub	sp, #16
 800604c:	af00      	add	r7, sp, #0
 800604e:	6078      	str	r0, [r7, #4]
 8006050:	6039      	str	r1, [r7, #0]
  uint16_t len;
  uint8_t *pbuf;
  
    
  switch (req->wValue >> 8)
 8006052:	683b      	ldr	r3, [r7, #0]
 8006054:	885b      	ldrh	r3, [r3, #2]
 8006056:	0a1b      	lsrs	r3, r3, #8
 8006058:	b29b      	uxth	r3, r3
 800605a:	3b01      	subs	r3, #1
 800605c:	2b06      	cmp	r3, #6
 800605e:	f200 80c9 	bhi.w	80061f4 <USBD_GetDescriptor+0x1ac>
 8006062:	a201      	add	r2, pc, #4	; (adr r2, 8006068 <USBD_GetDescriptor+0x20>)
 8006064:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006068:	08006085 	.word	0x08006085
 800606c:	0800609d 	.word	0x0800609d
 8006070:	080060dd 	.word	0x080060dd
 8006074:	080061f5 	.word	0x080061f5
 8006078:	080061f5 	.word	0x080061f5
 800607c:	080061a1 	.word	0x080061a1
 8006080:	080061c7 	.word	0x080061c7
  case USB_DESC_TYPE_BOS:
    pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
    break;
#endif    
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	687a      	ldr	r2, [r7, #4]
 800608e:	7c12      	ldrb	r2, [r2, #16]
 8006090:	f107 010a 	add.w	r1, r7, #10
 8006094:	4610      	mov	r0, r2
 8006096:	4798      	blx	r3
 8006098:	60f8      	str	r0, [r7, #12]
    break;
 800609a:	e0b0      	b.n	80061fe <USBD_GetDescriptor+0x1b6>
    
  case USB_DESC_TYPE_CONFIGURATION:     
    if(pdev->dev_speed == USBD_SPEED_HIGH )   
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	7c1b      	ldrb	r3, [r3, #16]
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d10d      	bne.n	80060c0 <USBD_GetDescriptor+0x78>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetHSConfigDescriptor(&len);
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80060aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060ac:	f107 020a 	add.w	r2, r7, #10
 80060b0:	4610      	mov	r0, r2
 80060b2:	4798      	blx	r3
 80060b4:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	3301      	adds	r3, #1
 80060ba:	2202      	movs	r2, #2
 80060bc:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 80060be:	e09e      	b.n	80061fe <USBD_GetDescriptor+0x1b6>
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80060c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060c8:	f107 020a 	add.w	r2, r7, #10
 80060cc:	4610      	mov	r0, r2
 80060ce:	4798      	blx	r3
 80060d0:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	3301      	adds	r3, #1
 80060d6:	2202      	movs	r2, #2
 80060d8:	701a      	strb	r2, [r3, #0]
    break;
 80060da:	e090      	b.n	80061fe <USBD_GetDescriptor+0x1b6>
    
  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 80060dc:	683b      	ldr	r3, [r7, #0]
 80060de:	885b      	ldrh	r3, [r3, #2]
 80060e0:	b2db      	uxtb	r3, r3
 80060e2:	2b05      	cmp	r3, #5
 80060e4:	d856      	bhi.n	8006194 <USBD_GetDescriptor+0x14c>
 80060e6:	a201      	add	r2, pc, #4	; (adr r2, 80060ec <USBD_GetDescriptor+0xa4>)
 80060e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060ec:	08006105 	.word	0x08006105
 80060f0:	0800611d 	.word	0x0800611d
 80060f4:	08006135 	.word	0x08006135
 80060f8:	0800614d 	.word	0x0800614d
 80060fc:	08006165 	.word	0x08006165
 8006100:	0800617d 	.word	0x0800617d
    {
    case USBD_IDX_LANGID_STR:
     pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);        
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800610a:	685b      	ldr	r3, [r3, #4]
 800610c:	687a      	ldr	r2, [r7, #4]
 800610e:	7c12      	ldrb	r2, [r2, #16]
 8006110:	f107 010a 	add.w	r1, r7, #10
 8006114:	4610      	mov	r0, r2
 8006116:	4798      	blx	r3
 8006118:	60f8      	str	r0, [r7, #12]
      break;
 800611a:	e040      	b.n	800619e <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_MFC_STR:
      pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8006122:	689b      	ldr	r3, [r3, #8]
 8006124:	687a      	ldr	r2, [r7, #4]
 8006126:	7c12      	ldrb	r2, [r2, #16]
 8006128:	f107 010a 	add.w	r1, r7, #10
 800612c:	4610      	mov	r0, r2
 800612e:	4798      	blx	r3
 8006130:	60f8      	str	r0, [r7, #12]
      break;
 8006132:	e034      	b.n	800619e <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_PRODUCT_STR:
      pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800613a:	68db      	ldr	r3, [r3, #12]
 800613c:	687a      	ldr	r2, [r7, #4]
 800613e:	7c12      	ldrb	r2, [r2, #16]
 8006140:	f107 010a 	add.w	r1, r7, #10
 8006144:	4610      	mov	r0, r2
 8006146:	4798      	blx	r3
 8006148:	60f8      	str	r0, [r7, #12]
      break;
 800614a:	e028      	b.n	800619e <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_SERIAL_STR:
      pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8006152:	691b      	ldr	r3, [r3, #16]
 8006154:	687a      	ldr	r2, [r7, #4]
 8006156:	7c12      	ldrb	r2, [r2, #16]
 8006158:	f107 010a 	add.w	r1, r7, #10
 800615c:	4610      	mov	r0, r2
 800615e:	4798      	blx	r3
 8006160:	60f8      	str	r0, [r7, #12]
      break;
 8006162:	e01c      	b.n	800619e <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_CONFIG_STR:
      pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800616a:	695b      	ldr	r3, [r3, #20]
 800616c:	687a      	ldr	r2, [r7, #4]
 800616e:	7c12      	ldrb	r2, [r2, #16]
 8006170:	f107 010a 	add.w	r1, r7, #10
 8006174:	4610      	mov	r0, r2
 8006176:	4798      	blx	r3
 8006178:	60f8      	str	r0, [r7, #12]
      break;
 800617a:	e010      	b.n	800619e <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_INTERFACE_STR:
      pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8006182:	699b      	ldr	r3, [r3, #24]
 8006184:	687a      	ldr	r2, [r7, #4]
 8006186:	7c12      	ldrb	r2, [r2, #16]
 8006188:	f107 010a 	add.w	r1, r7, #10
 800618c:	4610      	mov	r0, r2
 800618e:	4798      	blx	r3
 8006190:	60f8      	str	r0, [r7, #12]
      break;
 8006192:	e004      	b.n	800619e <USBD_GetDescriptor+0x156>
    default:
#if (USBD_SUPPORT_USER_STRING == 1)
      pbuf = pdev->pClass->GetUsrStrDescriptor(pdev, (req->wValue) , &len);
      break;
#else      
       USBD_CtlError(pdev , req);
 8006194:	6839      	ldr	r1, [r7, #0]
 8006196:	6878      	ldr	r0, [r7, #4]
 8006198:	f000 f9ec 	bl	8006574 <USBD_CtlError>
      return;
 800619c:	e044      	b.n	8006228 <USBD_GetDescriptor+0x1e0>
#endif   
    }
    break;
 800619e:	e02e      	b.n	80061fe <USBD_GetDescriptor+0x1b6>
  case USB_DESC_TYPE_DEVICE_QUALIFIER:                   

    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	7c1b      	ldrb	r3, [r3, #16]
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d109      	bne.n	80061bc <USBD_GetDescriptor+0x174>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetDeviceQualifierDescriptor(&len);
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80061ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80061b0:	f107 020a 	add.w	r2, r7, #10
 80061b4:	4610      	mov	r0, r2
 80061b6:	4798      	blx	r3
 80061b8:	60f8      	str	r0, [r7, #12]
      break;
 80061ba:	e020      	b.n	80061fe <USBD_GetDescriptor+0x1b6>
    }
    else
    {
      USBD_CtlError(pdev , req);
 80061bc:	6839      	ldr	r1, [r7, #0]
 80061be:	6878      	ldr	r0, [r7, #4]
 80061c0:	f000 f9d8 	bl	8006574 <USBD_CtlError>
      return;
 80061c4:	e030      	b.n	8006228 <USBD_GetDescriptor+0x1e0>
    } 

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	7c1b      	ldrb	r3, [r3, #16]
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d10d      	bne.n	80061ea <USBD_GetDescriptor+0x1a2>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80061d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061d6:	f107 020a 	add.w	r2, r7, #10
 80061da:	4610      	mov	r0, r2
 80061dc:	4798      	blx	r3
 80061de:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	3301      	adds	r3, #1
 80061e4:	2207      	movs	r2, #7
 80061e6:	701a      	strb	r2, [r3, #0]
      break; 
 80061e8:	e009      	b.n	80061fe <USBD_GetDescriptor+0x1b6>
    }
    else
    {
      USBD_CtlError(pdev , req);
 80061ea:	6839      	ldr	r1, [r7, #0]
 80061ec:	6878      	ldr	r0, [r7, #4]
 80061ee:	f000 f9c1 	bl	8006574 <USBD_CtlError>
      return;
 80061f2:	e019      	b.n	8006228 <USBD_GetDescriptor+0x1e0>
    }

  default: 
     USBD_CtlError(pdev , req);
 80061f4:	6839      	ldr	r1, [r7, #0]
 80061f6:	6878      	ldr	r0, [r7, #4]
 80061f8:	f000 f9bc 	bl	8006574 <USBD_CtlError>
    return;
 80061fc:	e014      	b.n	8006228 <USBD_GetDescriptor+0x1e0>
  }
  
  if((len != 0)&& (req->wLength != 0))
 80061fe:	897b      	ldrh	r3, [r7, #10]
 8006200:	2b00      	cmp	r3, #0
 8006202:	d011      	beq.n	8006228 <USBD_GetDescriptor+0x1e0>
 8006204:	683b      	ldr	r3, [r7, #0]
 8006206:	88db      	ldrh	r3, [r3, #6]
 8006208:	2b00      	cmp	r3, #0
 800620a:	d00d      	beq.n	8006228 <USBD_GetDescriptor+0x1e0>
  {
    
    len = MIN(len , req->wLength);
 800620c:	683b      	ldr	r3, [r7, #0]
 800620e:	88da      	ldrh	r2, [r3, #6]
 8006210:	897b      	ldrh	r3, [r7, #10]
 8006212:	4293      	cmp	r3, r2
 8006214:	bf28      	it	cs
 8006216:	4613      	movcs	r3, r2
 8006218:	b29b      	uxth	r3, r3
 800621a:	817b      	strh	r3, [r7, #10]
    
    USBD_CtlSendData (pdev, 
 800621c:	897b      	ldrh	r3, [r7, #10]
 800621e:	461a      	mov	r2, r3
 8006220:	68f9      	ldr	r1, [r7, #12]
 8006222:	6878      	ldr	r0, [r7, #4]
 8006224:	f000 fa12 	bl	800664c <USBD_CtlSendData>
                      pbuf,
                      len);
  }
  
}
 8006228:	3710      	adds	r7, #16
 800622a:	46bd      	mov	sp, r7
 800622c:	bd80      	pop	{r7, pc}
 800622e:	bf00      	nop

08006230 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev , 
                            USBD_SetupReqTypedef *req)
{
 8006230:	b580      	push	{r7, lr}
 8006232:	b084      	sub	sp, #16
 8006234:	af00      	add	r7, sp, #0
 8006236:	6078      	str	r0, [r7, #4]
 8006238:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr; 
  
  if ((req->wIndex == 0) && (req->wLength == 0)) 
 800623a:	683b      	ldr	r3, [r7, #0]
 800623c:	889b      	ldrh	r3, [r3, #4]
 800623e:	2b00      	cmp	r3, #0
 8006240:	d12c      	bne.n	800629c <USBD_SetAddress+0x6c>
 8006242:	683b      	ldr	r3, [r7, #0]
 8006244:	88db      	ldrh	r3, [r3, #6]
 8006246:	2b00      	cmp	r3, #0
 8006248:	d128      	bne.n	800629c <USBD_SetAddress+0x6c>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
 800624a:	683b      	ldr	r3, [r7, #0]
 800624c:	885b      	ldrh	r3, [r3, #2]
 800624e:	b2db      	uxtb	r3, r3
 8006250:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006254:	73fb      	strb	r3, [r7, #15]
    
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 800625c:	2b03      	cmp	r3, #3
 800625e:	d104      	bne.n	800626a <USBD_SetAddress+0x3a>
    {
      USBD_CtlError(pdev , req);
 8006260:	6839      	ldr	r1, [r7, #0]
 8006262:	6878      	ldr	r0, [r7, #4]
 8006264:	f000 f986 	bl	8006574 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8006268:	e01c      	b.n	80062a4 <USBD_SetAddress+0x74>
    } 
    else 
    {
      pdev->dev_address = dev_addr;
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	7bfa      	ldrb	r2, [r7, #15]
 800626e:	f883 21fe 	strb.w	r2, [r3, #510]	; 0x1fe
      USBD_LL_SetUSBAddress(pdev, dev_addr);               
 8006272:	7bfb      	ldrb	r3, [r7, #15]
 8006274:	4619      	mov	r1, r3
 8006276:	6878      	ldr	r0, [r7, #4]
 8006278:	f000 fed2 	bl	8007020 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);                         
 800627c:	6878      	ldr	r0, [r7, #4]
 800627e:	f000 fa43 	bl	8006708 <USBD_CtlSendStatus>
      
      if (dev_addr != 0) 
 8006282:	7bfb      	ldrb	r3, [r7, #15]
 8006284:	2b00      	cmp	r3, #0
 8006286:	d004      	beq.n	8006292 <USBD_SetAddress+0x62>
      {
        pdev->dev_state  = USBD_STATE_ADDRESSED;
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	2202      	movs	r2, #2
 800628c:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8006290:	e008      	b.n	80062a4 <USBD_SetAddress+0x74>
      } 
      else 
      {
        pdev->dev_state  = USBD_STATE_DEFAULT; 
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	2201      	movs	r2, #1
 8006296:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 800629a:	e003      	b.n	80062a4 <USBD_SetAddress+0x74>
      }
    }
  } 
  else 
  {
     USBD_CtlError(pdev , req);                        
 800629c:	6839      	ldr	r1, [r7, #0]
 800629e:	6878      	ldr	r0, [r7, #4]
 80062a0:	f000 f968 	bl	8006574 <USBD_CtlError>
  } 
}
 80062a4:	bf00      	nop
 80062a6:	3710      	adds	r7, #16
 80062a8:	46bd      	mov	sp, r7
 80062aa:	bd80      	pop	{r7, pc}

080062ac <USBD_SetConfig>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev , 
                           USBD_SetupReqTypedef *req)
{
 80062ac:	b580      	push	{r7, lr}
 80062ae:	b082      	sub	sp, #8
 80062b0:	af00      	add	r7, sp, #0
 80062b2:	6078      	str	r0, [r7, #4]
 80062b4:	6039      	str	r1, [r7, #0]
  
  static uint8_t  cfgidx;
  
  cfgidx = (uint8_t)(req->wValue);                 
 80062b6:	683b      	ldr	r3, [r7, #0]
 80062b8:	885b      	ldrh	r3, [r3, #2]
 80062ba:	b2da      	uxtb	r2, r3
 80062bc:	4b3e      	ldr	r3, [pc, #248]	; (80063b8 <USBD_SetConfig+0x10c>)
 80062be:	701a      	strb	r2, [r3, #0]
  
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION ) 
 80062c0:	4b3d      	ldr	r3, [pc, #244]	; (80063b8 <USBD_SetConfig+0x10c>)
 80062c2:	781b      	ldrb	r3, [r3, #0]
 80062c4:	2b01      	cmp	r3, #1
 80062c6:	d904      	bls.n	80062d2 <USBD_SetConfig+0x26>
  {            
     USBD_CtlError(pdev , req);                              
 80062c8:	6839      	ldr	r1, [r7, #0]
 80062ca:	6878      	ldr	r0, [r7, #4]
 80062cc:	f000 f952 	bl	8006574 <USBD_CtlError>
 80062d0:	e06f      	b.n	80063b2 <USBD_SetConfig+0x106>
  } 
  else 
  {
    switch (pdev->dev_state) 
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 80062d8:	2b02      	cmp	r3, #2
 80062da:	d002      	beq.n	80062e2 <USBD_SetConfig+0x36>
 80062dc:	2b03      	cmp	r3, #3
 80062de:	d023      	beq.n	8006328 <USBD_SetConfig+0x7c>
 80062e0:	e062      	b.n	80063a8 <USBD_SetConfig+0xfc>
    {
    case USBD_STATE_ADDRESSED:
      if (cfgidx) 
 80062e2:	4b35      	ldr	r3, [pc, #212]	; (80063b8 <USBD_SetConfig+0x10c>)
 80062e4:	781b      	ldrb	r3, [r3, #0]
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d01a      	beq.n	8006320 <USBD_SetConfig+0x74>
      {                                			   							   							   				
        pdev->dev_config = cfgidx;
 80062ea:	4b33      	ldr	r3, [pc, #204]	; (80063b8 <USBD_SetConfig+0x10c>)
 80062ec:	781b      	ldrb	r3, [r3, #0]
 80062ee:	461a      	mov	r2, r3
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	605a      	str	r2, [r3, #4]
        pdev->dev_state = USBD_STATE_CONFIGURED;
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	2203      	movs	r2, #3
 80062f8:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
        if(USBD_SetClassConfig(pdev , cfgidx) == USBD_FAIL)
 80062fc:	4b2e      	ldr	r3, [pc, #184]	; (80063b8 <USBD_SetConfig+0x10c>)
 80062fe:	781b      	ldrb	r3, [r3, #0]
 8006300:	4619      	mov	r1, r3
 8006302:	6878      	ldr	r0, [r7, #4]
 8006304:	f7ff fb23 	bl	800594e <USBD_SetClassConfig>
 8006308:	4603      	mov	r3, r0
 800630a:	2b02      	cmp	r3, #2
 800630c:	d104      	bne.n	8006318 <USBD_SetConfig+0x6c>
        {
          USBD_CtlError(pdev , req);  
 800630e:	6839      	ldr	r1, [r7, #0]
 8006310:	6878      	ldr	r0, [r7, #4]
 8006312:	f000 f92f 	bl	8006574 <USBD_CtlError>
          return;
 8006316:	e04c      	b.n	80063b2 <USBD_SetConfig+0x106>
        }
        USBD_CtlSendStatus(pdev);
 8006318:	6878      	ldr	r0, [r7, #4]
 800631a:	f000 f9f5 	bl	8006708 <USBD_CtlSendStatus>
      }
      else 
      {
         USBD_CtlSendStatus(pdev);
      }
      break;
 800631e:	e048      	b.n	80063b2 <USBD_SetConfig+0x106>
         USBD_CtlSendStatus(pdev);
 8006320:	6878      	ldr	r0, [r7, #4]
 8006322:	f000 f9f1 	bl	8006708 <USBD_CtlSendStatus>
      break;
 8006326:	e044      	b.n	80063b2 <USBD_SetConfig+0x106>
      
    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0) 
 8006328:	4b23      	ldr	r3, [pc, #140]	; (80063b8 <USBD_SetConfig+0x10c>)
 800632a:	781b      	ldrb	r3, [r3, #0]
 800632c:	2b00      	cmp	r3, #0
 800632e:	d112      	bne.n	8006356 <USBD_SetConfig+0xaa>
      {                           
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	2202      	movs	r2, #2
 8006334:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
        pdev->dev_config = cfgidx;          
 8006338:	4b1f      	ldr	r3, [pc, #124]	; (80063b8 <USBD_SetConfig+0x10c>)
 800633a:	781b      	ldrb	r3, [r3, #0]
 800633c:	461a      	mov	r2, r3
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	605a      	str	r2, [r3, #4]
        USBD_ClrClassConfig(pdev , cfgidx);
 8006342:	4b1d      	ldr	r3, [pc, #116]	; (80063b8 <USBD_SetConfig+0x10c>)
 8006344:	781b      	ldrb	r3, [r3, #0]
 8006346:	4619      	mov	r1, r3
 8006348:	6878      	ldr	r0, [r7, #4]
 800634a:	f7ff fb1f 	bl	800598c <USBD_ClrClassConfig>
        USBD_CtlSendStatus(pdev);
 800634e:	6878      	ldr	r0, [r7, #4]
 8006350:	f000 f9da 	bl	8006708 <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlSendStatus(pdev);
      }
      break;
 8006354:	e02d      	b.n	80063b2 <USBD_SetConfig+0x106>
      else  if (cfgidx != pdev->dev_config) 
 8006356:	4b18      	ldr	r3, [pc, #96]	; (80063b8 <USBD_SetConfig+0x10c>)
 8006358:	781b      	ldrb	r3, [r3, #0]
 800635a:	461a      	mov	r2, r3
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	685b      	ldr	r3, [r3, #4]
 8006360:	429a      	cmp	r2, r3
 8006362:	d01d      	beq.n	80063a0 <USBD_SetConfig+0xf4>
        USBD_ClrClassConfig(pdev , pdev->dev_config);
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	685b      	ldr	r3, [r3, #4]
 8006368:	b2db      	uxtb	r3, r3
 800636a:	4619      	mov	r1, r3
 800636c:	6878      	ldr	r0, [r7, #4]
 800636e:	f7ff fb0d 	bl	800598c <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8006372:	4b11      	ldr	r3, [pc, #68]	; (80063b8 <USBD_SetConfig+0x10c>)
 8006374:	781b      	ldrb	r3, [r3, #0]
 8006376:	461a      	mov	r2, r3
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	605a      	str	r2, [r3, #4]
        if(USBD_SetClassConfig(pdev , cfgidx) == USBD_FAIL)
 800637c:	4b0e      	ldr	r3, [pc, #56]	; (80063b8 <USBD_SetConfig+0x10c>)
 800637e:	781b      	ldrb	r3, [r3, #0]
 8006380:	4619      	mov	r1, r3
 8006382:	6878      	ldr	r0, [r7, #4]
 8006384:	f7ff fae3 	bl	800594e <USBD_SetClassConfig>
 8006388:	4603      	mov	r3, r0
 800638a:	2b02      	cmp	r3, #2
 800638c:	d104      	bne.n	8006398 <USBD_SetConfig+0xec>
          USBD_CtlError(pdev , req);  
 800638e:	6839      	ldr	r1, [r7, #0]
 8006390:	6878      	ldr	r0, [r7, #4]
 8006392:	f000 f8ef 	bl	8006574 <USBD_CtlError>
          return;
 8006396:	e00c      	b.n	80063b2 <USBD_SetConfig+0x106>
        USBD_CtlSendStatus(pdev);
 8006398:	6878      	ldr	r0, [r7, #4]
 800639a:	f000 f9b5 	bl	8006708 <USBD_CtlSendStatus>
      break;
 800639e:	e008      	b.n	80063b2 <USBD_SetConfig+0x106>
        USBD_CtlSendStatus(pdev);
 80063a0:	6878      	ldr	r0, [r7, #4]
 80063a2:	f000 f9b1 	bl	8006708 <USBD_CtlSendStatus>
      break;
 80063a6:	e004      	b.n	80063b2 <USBD_SetConfig+0x106>
      
    default:					
       USBD_CtlError(pdev , req);                     
 80063a8:	6839      	ldr	r1, [r7, #0]
 80063aa:	6878      	ldr	r0, [r7, #4]
 80063ac:	f000 f8e2 	bl	8006574 <USBD_CtlError>
      break;
 80063b0:	bf00      	nop
    }
  }
}
 80063b2:	3708      	adds	r7, #8
 80063b4:	46bd      	mov	sp, r7
 80063b6:	bd80      	pop	{r7, pc}
 80063b8:	2000feb6 	.word	0x2000feb6

080063bc <USBD_GetConfig>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev , 
                           USBD_SetupReqTypedef *req)
{
 80063bc:	b580      	push	{r7, lr}
 80063be:	b082      	sub	sp, #8
 80063c0:	af00      	add	r7, sp, #0
 80063c2:	6078      	str	r0, [r7, #4]
 80063c4:	6039      	str	r1, [r7, #0]

  if (req->wLength != 1) 
 80063c6:	683b      	ldr	r3, [r7, #0]
 80063c8:	88db      	ldrh	r3, [r3, #6]
 80063ca:	2b01      	cmp	r3, #1
 80063cc:	d004      	beq.n	80063d8 <USBD_GetConfig+0x1c>
  {                   
     USBD_CtlError(pdev , req);
 80063ce:	6839      	ldr	r1, [r7, #0]
 80063d0:	6878      	ldr	r0, [r7, #4]
 80063d2:	f000 f8cf 	bl	8006574 <USBD_CtlError>
    default:
       USBD_CtlError(pdev , req);
      break;
    }
  }
}
 80063d6:	e01f      	b.n	8006418 <USBD_GetConfig+0x5c>
    switch (pdev->dev_state )  
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 80063de:	2b02      	cmp	r3, #2
 80063e0:	d002      	beq.n	80063e8 <USBD_GetConfig+0x2c>
 80063e2:	2b03      	cmp	r3, #3
 80063e4:	d00b      	beq.n	80063fe <USBD_GetConfig+0x42>
 80063e6:	e012      	b.n	800640e <USBD_GetConfig+0x52>
      pdev->dev_default_config = 0;
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	2200      	movs	r2, #0
 80063ec:	609a      	str	r2, [r3, #8]
                        (uint8_t *)&pdev->dev_default_config,
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	3308      	adds	r3, #8
      USBD_CtlSendData (pdev, 
 80063f2:	2201      	movs	r2, #1
 80063f4:	4619      	mov	r1, r3
 80063f6:	6878      	ldr	r0, [r7, #4]
 80063f8:	f000 f928 	bl	800664c <USBD_CtlSendData>
      break;
 80063fc:	e00c      	b.n	8006418 <USBD_GetConfig+0x5c>
                        (uint8_t *)&pdev->dev_config,
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	3304      	adds	r3, #4
      USBD_CtlSendData (pdev, 
 8006402:	2201      	movs	r2, #1
 8006404:	4619      	mov	r1, r3
 8006406:	6878      	ldr	r0, [r7, #4]
 8006408:	f000 f920 	bl	800664c <USBD_CtlSendData>
      break;
 800640c:	e004      	b.n	8006418 <USBD_GetConfig+0x5c>
       USBD_CtlError(pdev , req);
 800640e:	6839      	ldr	r1, [r7, #0]
 8006410:	6878      	ldr	r0, [r7, #4]
 8006412:	f000 f8af 	bl	8006574 <USBD_CtlError>
      break;
 8006416:	bf00      	nop
}
 8006418:	bf00      	nop
 800641a:	3708      	adds	r7, #8
 800641c:	46bd      	mov	sp, r7
 800641e:	bd80      	pop	{r7, pc}

08006420 <USBD_GetStatus>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev , 
                           USBD_SetupReqTypedef *req)
{
 8006420:	b580      	push	{r7, lr}
 8006422:	b082      	sub	sp, #8
 8006424:	af00      	add	r7, sp, #0
 8006426:	6078      	str	r0, [r7, #4]
 8006428:	6039      	str	r1, [r7, #0]
  
    
  switch (pdev->dev_state) 
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 8006430:	3b02      	subs	r3, #2
 8006432:	2b01      	cmp	r3, #1
 8006434:	d815      	bhi.n	8006462 <USBD_GetStatus+0x42>
  {
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    
#if ( USBD_SELF_POWERED == 1)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;                                  
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	2201      	movs	r2, #1
 800643a:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0;                                   
#endif
                      
    if (pdev->dev_remote_wakeup) 
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8006442:	2b00      	cmp	r3, #0
 8006444:	d005      	beq.n	8006452 <USBD_GetStatus+0x32>
    {
       pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;                                
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	68db      	ldr	r3, [r3, #12]
 800644a:	f043 0202 	orr.w	r2, r3, #2
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	60da      	str	r2, [r3, #12]
    }
    
    USBD_CtlSendData (pdev, 
                      (uint8_t *)& pdev->dev_config_status,
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	330c      	adds	r3, #12
    USBD_CtlSendData (pdev, 
 8006456:	2202      	movs	r2, #2
 8006458:	4619      	mov	r1, r3
 800645a:	6878      	ldr	r0, [r7, #4]
 800645c:	f000 f8f6 	bl	800664c <USBD_CtlSendData>
                      2);
    break;
 8006460:	e004      	b.n	800646c <USBD_GetStatus+0x4c>
    
  default :
    USBD_CtlError(pdev , req);                        
 8006462:	6839      	ldr	r1, [r7, #0]
 8006464:	6878      	ldr	r0, [r7, #4]
 8006466:	f000 f885 	bl	8006574 <USBD_CtlError>
    break;
 800646a:	bf00      	nop
  }
}
 800646c:	bf00      	nop
 800646e:	3708      	adds	r7, #8
 8006470:	46bd      	mov	sp, r7
 8006472:	bd80      	pop	{r7, pc}

08006474 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev , 
                            USBD_SetupReqTypedef *req)
{
 8006474:	b580      	push	{r7, lr}
 8006476:	b082      	sub	sp, #8
 8006478:	af00      	add	r7, sp, #0
 800647a:	6078      	str	r0, [r7, #4]
 800647c:	6039      	str	r1, [r7, #0]

  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800647e:	683b      	ldr	r3, [r7, #0]
 8006480:	885b      	ldrh	r3, [r3, #2]
 8006482:	2b01      	cmp	r3, #1
 8006484:	d10d      	bne.n	80064a2 <USBD_SetFeature+0x2e>
  {
    pdev->dev_remote_wakeup = 1;  
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	2201      	movs	r2, #1
 800648a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    pdev->pClass->Setup (pdev, req);   
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8006494:	68db      	ldr	r3, [r3, #12]
 8006496:	6839      	ldr	r1, [r7, #0]
 8006498:	6878      	ldr	r0, [r7, #4]
 800649a:	4798      	blx	r3
    USBD_CtlSendStatus(pdev);
 800649c:	6878      	ldr	r0, [r7, #4]
 800649e:	f000 f933 	bl	8006708 <USBD_CtlSendStatus>
  }

}
 80064a2:	bf00      	nop
 80064a4:	3708      	adds	r7, #8
 80064a6:	46bd      	mov	sp, r7
 80064a8:	bd80      	pop	{r7, pc}

080064aa <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev , 
                            USBD_SetupReqTypedef *req)
{
 80064aa:	b580      	push	{r7, lr}
 80064ac:	b082      	sub	sp, #8
 80064ae:	af00      	add	r7, sp, #0
 80064b0:	6078      	str	r0, [r7, #4]
 80064b2:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 80064ba:	3b02      	subs	r3, #2
 80064bc:	2b01      	cmp	r3, #1
 80064be:	d812      	bhi.n	80064e6 <USBD_ClrFeature+0x3c>
  {
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wValue == USB_FEATURE_REMOTE_WAKEUP) 
 80064c0:	683b      	ldr	r3, [r7, #0]
 80064c2:	885b      	ldrh	r3, [r3, #2]
 80064c4:	2b01      	cmp	r3, #1
 80064c6:	d113      	bne.n	80064f0 <USBD_ClrFeature+0x46>
    {
      pdev->dev_remote_wakeup = 0; 
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	2200      	movs	r2, #0
 80064cc:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
      pdev->pClass->Setup (pdev, req);   
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80064d6:	68db      	ldr	r3, [r3, #12]
 80064d8:	6839      	ldr	r1, [r7, #0]
 80064da:	6878      	ldr	r0, [r7, #4]
 80064dc:	4798      	blx	r3
      USBD_CtlSendStatus(pdev);
 80064de:	6878      	ldr	r0, [r7, #4]
 80064e0:	f000 f912 	bl	8006708 <USBD_CtlSendStatus>
    }
    break;
 80064e4:	e004      	b.n	80064f0 <USBD_ClrFeature+0x46>
    
  default :
     USBD_CtlError(pdev , req);
 80064e6:	6839      	ldr	r1, [r7, #0]
 80064e8:	6878      	ldr	r0, [r7, #4]
 80064ea:	f000 f843 	bl	8006574 <USBD_CtlError>
    break;
 80064ee:	e000      	b.n	80064f2 <USBD_ClrFeature+0x48>
    break;
 80064f0:	bf00      	nop
  }
}
 80064f2:	bf00      	nop
 80064f4:	3708      	adds	r7, #8
 80064f6:	46bd      	mov	sp, r7
 80064f8:	bd80      	pop	{r7, pc}

080064fa <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80064fa:	b480      	push	{r7}
 80064fc:	b083      	sub	sp, #12
 80064fe:	af00      	add	r7, sp, #0
 8006500:	6078      	str	r0, [r7, #4]
 8006502:	6039      	str	r1, [r7, #0]
  req->bmRequest     = *(uint8_t *)  (pdata);
 8006504:	683b      	ldr	r3, [r7, #0]
 8006506:	781a      	ldrb	r2, [r3, #0]
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	701a      	strb	r2, [r3, #0]
  req->bRequest      = *(uint8_t *)  (pdata +  1);
 800650c:	683b      	ldr	r3, [r7, #0]
 800650e:	785a      	ldrb	r2, [r3, #1]
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	705a      	strb	r2, [r3, #1]
  req->wValue        = SWAPBYTE      (pdata +  2);
 8006514:	683b      	ldr	r3, [r7, #0]
 8006516:	3302      	adds	r3, #2
 8006518:	781b      	ldrb	r3, [r3, #0]
 800651a:	b29a      	uxth	r2, r3
 800651c:	683b      	ldr	r3, [r7, #0]
 800651e:	3303      	adds	r3, #3
 8006520:	781b      	ldrb	r3, [r3, #0]
 8006522:	b29b      	uxth	r3, r3
 8006524:	021b      	lsls	r3, r3, #8
 8006526:	b29b      	uxth	r3, r3
 8006528:	4413      	add	r3, r2
 800652a:	b29a      	uxth	r2, r3
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	805a      	strh	r2, [r3, #2]
  req->wIndex        = SWAPBYTE      (pdata +  4);
 8006530:	683b      	ldr	r3, [r7, #0]
 8006532:	3304      	adds	r3, #4
 8006534:	781b      	ldrb	r3, [r3, #0]
 8006536:	b29a      	uxth	r2, r3
 8006538:	683b      	ldr	r3, [r7, #0]
 800653a:	3305      	adds	r3, #5
 800653c:	781b      	ldrb	r3, [r3, #0]
 800653e:	b29b      	uxth	r3, r3
 8006540:	021b      	lsls	r3, r3, #8
 8006542:	b29b      	uxth	r3, r3
 8006544:	4413      	add	r3, r2
 8006546:	b29a      	uxth	r2, r3
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	809a      	strh	r2, [r3, #4]
  req->wLength       = SWAPBYTE      (pdata +  6);
 800654c:	683b      	ldr	r3, [r7, #0]
 800654e:	3306      	adds	r3, #6
 8006550:	781b      	ldrb	r3, [r3, #0]
 8006552:	b29a      	uxth	r2, r3
 8006554:	683b      	ldr	r3, [r7, #0]
 8006556:	3307      	adds	r3, #7
 8006558:	781b      	ldrb	r3, [r3, #0]
 800655a:	b29b      	uxth	r3, r3
 800655c:	021b      	lsls	r3, r3, #8
 800655e:	b29b      	uxth	r3, r3
 8006560:	4413      	add	r3, r2
 8006562:	b29a      	uxth	r2, r3
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	80da      	strh	r2, [r3, #6]

}
 8006568:	bf00      	nop
 800656a:	370c      	adds	r7, #12
 800656c:	46bd      	mov	sp, r7
 800656e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006572:	4770      	bx	lr

08006574 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError( USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 8006574:	b580      	push	{r7, lr}
 8006576:	b082      	sub	sp, #8
 8006578:	af00      	add	r7, sp, #0
 800657a:	6078      	str	r0, [r7, #4]
 800657c:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev , 0x80);
 800657e:	2180      	movs	r1, #128	; 0x80
 8006580:	6878      	ldr	r0, [r7, #4]
 8006582:	f000 fcb5 	bl	8006ef0 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev , 0);
 8006586:	2100      	movs	r1, #0
 8006588:	6878      	ldr	r0, [r7, #4]
 800658a:	f000 fcb1 	bl	8006ef0 <USBD_LL_StallEP>
}
 800658e:	bf00      	nop
 8006590:	3708      	adds	r7, #8
 8006592:	46bd      	mov	sp, r7
 8006594:	bd80      	pop	{r7, pc}

08006596 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8006596:	b580      	push	{r7, lr}
 8006598:	b086      	sub	sp, #24
 800659a:	af00      	add	r7, sp, #0
 800659c:	60f8      	str	r0, [r7, #12]
 800659e:	60b9      	str	r1, [r7, #8]
 80065a0:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0;
 80065a2:	2300      	movs	r3, #0
 80065a4:	75fb      	strb	r3, [r7, #23]
  
  if (desc != NULL) 
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d033      	beq.n	8006614 <USBD_GetString+0x7e>
  {
    *len =  USBD_GetLen(desc) * 2 + 2;    
 80065ac:	68f8      	ldr	r0, [r7, #12]
 80065ae:	f000 f835 	bl	800661c <USBD_GetLen>
 80065b2:	4603      	mov	r3, r0
 80065b4:	3301      	adds	r3, #1
 80065b6:	b29b      	uxth	r3, r3
 80065b8:	005b      	lsls	r3, r3, #1
 80065ba:	b29a      	uxth	r2, r3
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *len;
 80065c0:	7dfb      	ldrb	r3, [r7, #23]
 80065c2:	1c5a      	adds	r2, r3, #1
 80065c4:	75fa      	strb	r2, [r7, #23]
 80065c6:	461a      	mov	r2, r3
 80065c8:	68bb      	ldr	r3, [r7, #8]
 80065ca:	4413      	add	r3, r2
 80065cc:	687a      	ldr	r2, [r7, #4]
 80065ce:	8812      	ldrh	r2, [r2, #0]
 80065d0:	b2d2      	uxtb	r2, r2
 80065d2:	701a      	strb	r2, [r3, #0]
    unicode[idx++] =  USB_DESC_TYPE_STRING;
 80065d4:	7dfb      	ldrb	r3, [r7, #23]
 80065d6:	1c5a      	adds	r2, r3, #1
 80065d8:	75fa      	strb	r2, [r7, #23]
 80065da:	461a      	mov	r2, r3
 80065dc:	68bb      	ldr	r3, [r7, #8]
 80065de:	4413      	add	r3, r2
 80065e0:	2203      	movs	r2, #3
 80065e2:	701a      	strb	r2, [r3, #0]
    
    while (*desc != '\0') 
 80065e4:	e012      	b.n	800660c <USBD_GetString+0x76>
    {
      unicode[idx++] = *desc++;
 80065e6:	7dfb      	ldrb	r3, [r7, #23]
 80065e8:	1c5a      	adds	r2, r3, #1
 80065ea:	75fa      	strb	r2, [r7, #23]
 80065ec:	461a      	mov	r2, r3
 80065ee:	68bb      	ldr	r3, [r7, #8]
 80065f0:	441a      	add	r2, r3
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	1c59      	adds	r1, r3, #1
 80065f6:	60f9      	str	r1, [r7, #12]
 80065f8:	781b      	ldrb	r3, [r3, #0]
 80065fa:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0x00;
 80065fc:	7dfb      	ldrb	r3, [r7, #23]
 80065fe:	1c5a      	adds	r2, r3, #1
 8006600:	75fa      	strb	r2, [r7, #23]
 8006602:	461a      	mov	r2, r3
 8006604:	68bb      	ldr	r3, [r7, #8]
 8006606:	4413      	add	r3, r2
 8006608:	2200      	movs	r2, #0
 800660a:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0') 
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	781b      	ldrb	r3, [r3, #0]
 8006610:	2b00      	cmp	r3, #0
 8006612:	d1e8      	bne.n	80065e6 <USBD_GetString+0x50>
    }
  } 
}
 8006614:	bf00      	nop
 8006616:	3718      	adds	r7, #24
 8006618:	46bd      	mov	sp, r7
 800661a:	bd80      	pop	{r7, pc}

0800661c <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800661c:	b480      	push	{r7}
 800661e:	b085      	sub	sp, #20
 8006620:	af00      	add	r7, sp, #0
 8006622:	6078      	str	r0, [r7, #4]
    uint8_t  len = 0;
 8006624:	2300      	movs	r3, #0
 8006626:	73fb      	strb	r3, [r7, #15]

    while (*buf != '\0') 
 8006628:	e005      	b.n	8006636 <USBD_GetLen+0x1a>
    {
        len++;
 800662a:	7bfb      	ldrb	r3, [r7, #15]
 800662c:	3301      	adds	r3, #1
 800662e:	73fb      	strb	r3, [r7, #15]
        buf++;
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	3301      	adds	r3, #1
 8006634:	607b      	str	r3, [r7, #4]
    while (*buf != '\0') 
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	781b      	ldrb	r3, [r3, #0]
 800663a:	2b00      	cmp	r3, #0
 800663c:	d1f5      	bne.n	800662a <USBD_GetLen+0xe>
    }

    return len;
 800663e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006640:	4618      	mov	r0, r3
 8006642:	3714      	adds	r7, #20
 8006644:	46bd      	mov	sp, r7
 8006646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800664a:	4770      	bx	lr

0800664c <USBD_CtlSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlSendData (USBD_HandleTypeDef  *pdev, 
                               uint8_t *pbuf,
                               uint16_t len)
{
 800664c:	b580      	push	{r7, lr}
 800664e:	b084      	sub	sp, #16
 8006650:	af00      	add	r7, sp, #0
 8006652:	60f8      	str	r0, [r7, #12]
 8006654:	60b9      	str	r1, [r7, #8]
 8006656:	4613      	mov	r3, r2
 8006658:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state          = USBD_EP0_DATA_IN;                                      
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	2202      	movs	r2, #2
 800665e:	f8c3 21f4 	str.w	r2, [r3, #500]	; 0x1f4
  pdev->ep_in[0].total_length = len;
 8006662:	88fa      	ldrh	r2, [r7, #6]
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	619a      	str	r2, [r3, #24]
  pdev->ep_in[0].rem_length   = len;
 8006668:	88fa      	ldrh	r2, [r7, #6]
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	61da      	str	r2, [r3, #28]
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);  
 800666e:	88fb      	ldrh	r3, [r7, #6]
 8006670:	68ba      	ldr	r2, [r7, #8]
 8006672:	2100      	movs	r1, #0
 8006674:	68f8      	ldr	r0, [r7, #12]
 8006676:	f000 fd09 	bl	800708c <USBD_LL_Transmit>
  
  return USBD_OK;
 800667a:	2300      	movs	r3, #0
}
 800667c:	4618      	mov	r0, r3
 800667e:	3710      	adds	r7, #16
 8006680:	46bd      	mov	sp, r7
 8006682:	bd80      	pop	{r7, pc}

08006684 <USBD_CtlContinueSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueSendData (USBD_HandleTypeDef  *pdev, 
                                       uint8_t *pbuf,
                                       uint16_t len)
{
 8006684:	b580      	push	{r7, lr}
 8006686:	b084      	sub	sp, #16
 8006688:	af00      	add	r7, sp, #0
 800668a:	60f8      	str	r0, [r7, #12]
 800668c:	60b9      	str	r1, [r7, #8]
 800668e:	4613      	mov	r3, r2
 8006690:	80fb      	strh	r3, [r7, #6]
 /* Start the next transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);   
 8006692:	88fb      	ldrh	r3, [r7, #6]
 8006694:	68ba      	ldr	r2, [r7, #8]
 8006696:	2100      	movs	r1, #0
 8006698:	68f8      	ldr	r0, [r7, #12]
 800669a:	f000 fcf7 	bl	800708c <USBD_LL_Transmit>
  
  return USBD_OK;
 800669e:	2300      	movs	r3, #0
}
 80066a0:	4618      	mov	r0, r3
 80066a2:	3710      	adds	r7, #16
 80066a4:	46bd      	mov	sp, r7
 80066a6:	bd80      	pop	{r7, pc}

080066a8 <USBD_CtlPrepareRx>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlPrepareRx (USBD_HandleTypeDef  *pdev,
                                  uint8_t *pbuf,                                  
                                  uint16_t len)
{
 80066a8:	b580      	push	{r7, lr}
 80066aa:	b084      	sub	sp, #16
 80066ac:	af00      	add	r7, sp, #0
 80066ae:	60f8      	str	r0, [r7, #12]
 80066b0:	60b9      	str	r1, [r7, #8]
 80066b2:	4613      	mov	r3, r2
 80066b4:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT; 
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	2203      	movs	r2, #3
 80066ba:	f8c3 21f4 	str.w	r2, [r3, #500]	; 0x1f4
  pdev->ep_out[0].total_length = len;
 80066be:	88fa      	ldrh	r2, [r7, #6]
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
  pdev->ep_out[0].rem_length   = len;
 80066c6:	88fa      	ldrh	r2, [r7, #6]
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
  /* Start the transfer */
  USBD_LL_PrepareReceive (pdev,
 80066ce:	88fb      	ldrh	r3, [r7, #6]
 80066d0:	68ba      	ldr	r2, [r7, #8]
 80066d2:	2100      	movs	r1, #0
 80066d4:	68f8      	ldr	r0, [r7, #12]
 80066d6:	f000 fd13 	bl	8007100 <USBD_LL_PrepareReceive>
                          0,
                          pbuf,
                         len);
  
  return USBD_OK;
 80066da:	2300      	movs	r3, #0
}
 80066dc:	4618      	mov	r0, r3
 80066de:	3710      	adds	r7, #16
 80066e0:	46bd      	mov	sp, r7
 80066e2:	bd80      	pop	{r7, pc}

080066e4 <USBD_CtlContinueRx>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueRx (USBD_HandleTypeDef  *pdev, 
                                          uint8_t *pbuf,                                          
                                          uint16_t len)
{
 80066e4:	b580      	push	{r7, lr}
 80066e6:	b084      	sub	sp, #16
 80066e8:	af00      	add	r7, sp, #0
 80066ea:	60f8      	str	r0, [r7, #12]
 80066ec:	60b9      	str	r1, [r7, #8]
 80066ee:	4613      	mov	r3, r2
 80066f0:	80fb      	strh	r3, [r7, #6]

  USBD_LL_PrepareReceive (pdev,
 80066f2:	88fb      	ldrh	r3, [r7, #6]
 80066f4:	68ba      	ldr	r2, [r7, #8]
 80066f6:	2100      	movs	r1, #0
 80066f8:	68f8      	ldr	r0, [r7, #12]
 80066fa:	f000 fd01 	bl	8007100 <USBD_LL_PrepareReceive>
                          0,                     
                          pbuf,                         
                          len);
  return USBD_OK;
 80066fe:	2300      	movs	r3, #0
}
 8006700:	4618      	mov	r0, r3
 8006702:	3710      	adds	r7, #16
 8006704:	46bd      	mov	sp, r7
 8006706:	bd80      	pop	{r7, pc}

08006708 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlSendStatus (USBD_HandleTypeDef  *pdev)
{
 8006708:	b580      	push	{r7, lr}
 800670a:	b082      	sub	sp, #8
 800670c:	af00      	add	r7, sp, #0
 800670e:	6078      	str	r0, [r7, #4]

  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	2204      	movs	r2, #4
 8006714:	f8c3 21f4 	str.w	r2, [r3, #500]	; 0x1f4
  
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, NULL, 0);   
 8006718:	2300      	movs	r3, #0
 800671a:	2200      	movs	r2, #0
 800671c:	2100      	movs	r1, #0
 800671e:	6878      	ldr	r0, [r7, #4]
 8006720:	f000 fcb4 	bl	800708c <USBD_LL_Transmit>
  
  return USBD_OK;
 8006724:	2300      	movs	r3, #0
}
 8006726:	4618      	mov	r0, r3
 8006728:	3708      	adds	r7, #8
 800672a:	46bd      	mov	sp, r7
 800672c:	bd80      	pop	{r7, pc}

0800672e <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlReceiveStatus (USBD_HandleTypeDef  *pdev)
{
 800672e:	b580      	push	{r7, lr}
 8006730:	b082      	sub	sp, #8
 8006732:	af00      	add	r7, sp, #0
 8006734:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT; 
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	2205      	movs	r2, #5
 800673a:	f8c3 21f4 	str.w	r2, [r3, #500]	; 0x1f4
  
 /* Start the transfer */  
  USBD_LL_PrepareReceive ( pdev,
 800673e:	2300      	movs	r3, #0
 8006740:	2200      	movs	r2, #0
 8006742:	2100      	movs	r1, #0
 8006744:	6878      	ldr	r0, [r7, #4]
 8006746:	f000 fcdb 	bl	8007100 <USBD_LL_PrepareReceive>
                    0,
                    NULL,
                    0);  

  return USBD_OK;
 800674a:	2300      	movs	r3, #0
}
 800674c:	4618      	mov	r0, r3
 800674e:	3708      	adds	r7, #8
 8006750:	46bd      	mov	sp, r7
 8006752:	bd80      	pop	{r7, pc}

08006754 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8006754:	b480      	push	{r7}
 8006756:	b085      	sub	sp, #20
 8006758:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800675a:	4a15      	ldr	r2, [pc, #84]	; (80067b0 <MX_GPIO_Init+0x5c>)
 800675c:	4b14      	ldr	r3, [pc, #80]	; (80067b0 <MX_GPIO_Init+0x5c>)
 800675e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006760:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006764:	6313      	str	r3, [r2, #48]	; 0x30
 8006766:	4b12      	ldr	r3, [pc, #72]	; (80067b0 <MX_GPIO_Init+0x5c>)
 8006768:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800676a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800676e:	60fb      	str	r3, [r7, #12]
 8006770:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8006772:	4a0f      	ldr	r2, [pc, #60]	; (80067b0 <MX_GPIO_Init+0x5c>)
 8006774:	4b0e      	ldr	r3, [pc, #56]	; (80067b0 <MX_GPIO_Init+0x5c>)
 8006776:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006778:	f043 0301 	orr.w	r3, r3, #1
 800677c:	6313      	str	r3, [r2, #48]	; 0x30
 800677e:	4b0c      	ldr	r3, [pc, #48]	; (80067b0 <MX_GPIO_Init+0x5c>)
 8006780:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006782:	f003 0301 	and.w	r3, r3, #1
 8006786:	60bb      	str	r3, [r7, #8]
 8006788:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800678a:	4a09      	ldr	r2, [pc, #36]	; (80067b0 <MX_GPIO_Init+0x5c>)
 800678c:	4b08      	ldr	r3, [pc, #32]	; (80067b0 <MX_GPIO_Init+0x5c>)
 800678e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006790:	f043 0304 	orr.w	r3, r3, #4
 8006794:	6313      	str	r3, [r2, #48]	; 0x30
 8006796:	4b06      	ldr	r3, [pc, #24]	; (80067b0 <MX_GPIO_Init+0x5c>)
 8006798:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800679a:	f003 0304 	and.w	r3, r3, #4
 800679e:	607b      	str	r3, [r7, #4]
 80067a0:	687b      	ldr	r3, [r7, #4]

}
 80067a2:	bf00      	nop
 80067a4:	3714      	adds	r7, #20
 80067a6:	46bd      	mov	sp, r7
 80067a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ac:	4770      	bx	lr
 80067ae:	bf00      	nop
 80067b0:	40023800 	.word	0x40023800

080067b4 <switch_buffers>:
  return out_jtail(write_pointer);//start poiter     
}

//Called from "usbd_video_core"
void switch_buffers(void)
{
 80067b4:	b480      	push	{r7}
 80067b6:	af00      	add	r7, sp, #0
  if (write_pointer == ((uint8_t*)&outbytes0))
 80067b8:	4b0b      	ldr	r3, [pc, #44]	; (80067e8 <switch_buffers+0x34>)
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	4a0b      	ldr	r2, [pc, #44]	; (80067ec <switch_buffers+0x38>)
 80067be:	4293      	cmp	r3, r2
 80067c0:	d106      	bne.n	80067d0 <switch_buffers+0x1c>
  {
    write_pointer = outbytes1;
 80067c2:	4b09      	ldr	r3, [pc, #36]	; (80067e8 <switch_buffers+0x34>)
 80067c4:	4a0a      	ldr	r2, [pc, #40]	; (80067f0 <switch_buffers+0x3c>)
 80067c6:	601a      	str	r2, [r3, #0]
    read_pointer = outbytes0;
 80067c8:	4b0a      	ldr	r3, [pc, #40]	; (80067f4 <switch_buffers+0x40>)
 80067ca:	4a08      	ldr	r2, [pc, #32]	; (80067ec <switch_buffers+0x38>)
 80067cc:	601a      	str	r2, [r3, #0]
  else
  {
    write_pointer = outbytes0;
    read_pointer = outbytes1;
  }
}
 80067ce:	e005      	b.n	80067dc <switch_buffers+0x28>
    write_pointer = outbytes0;
 80067d0:	4b05      	ldr	r3, [pc, #20]	; (80067e8 <switch_buffers+0x34>)
 80067d2:	4a06      	ldr	r2, [pc, #24]	; (80067ec <switch_buffers+0x38>)
 80067d4:	601a      	str	r2, [r3, #0]
    read_pointer = outbytes1;
 80067d6:	4b07      	ldr	r3, [pc, #28]	; (80067f4 <switch_buffers+0x40>)
 80067d8:	4a05      	ldr	r2, [pc, #20]	; (80067f0 <switch_buffers+0x3c>)
 80067da:	601a      	str	r2, [r3, #0]
}
 80067dc:	bf00      	nop
 80067de:	46bd      	mov	sp, r7
 80067e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e4:	4770      	bx	lr
 80067e6:	bf00      	nop
 80067e8:	20000134 	.word	0x20000134
 80067ec:	20000188 	.word	0x20000188
 80067f0:	20007e88 	.word	0x20007e88
 80067f4:	20000138 	.word	0x20000138

080067f8 <main>:
  * @brief  The application entry point.
  *
  * @retval None
  */
int main(void)
{
 80067f8:	b580      	push	{r7, lr}
 80067fa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration----------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80067fc:	f7f9 fea4 	bl	8000548 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8006800:	f000 f806 	bl	8006810 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8006804:	f7ff ffa6 	bl	8006754 <MX_GPIO_Init>
  MX_USB_DEVICE_Init();
 8006808:	f000 f94e 	bl	8006aa8 <MX_USB_DEVICE_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800680c:	e7fe      	b.n	800680c <main+0x14>
	...

08006810 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8006810:	b580      	push	{r7, lr}
 8006812:	b0b8      	sub	sp, #224	; 0xe0
 8006814:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct;

    /**Configure the main internal regulator output voltage 
    */
  __HAL_RCC_PWR_CLK_ENABLE();
 8006816:	4a47      	ldr	r2, [pc, #284]	; (8006934 <SystemClock_Config+0x124>)
 8006818:	4b46      	ldr	r3, [pc, #280]	; (8006934 <SystemClock_Config+0x124>)
 800681a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800681c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006820:	6413      	str	r3, [r2, #64]	; 0x40
 8006822:	4b44      	ldr	r3, [pc, #272]	; (8006934 <SystemClock_Config+0x124>)
 8006824:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006826:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800682a:	607b      	str	r3, [r7, #4]
 800682c:	687b      	ldr	r3, [r7, #4]

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800682e:	4a42      	ldr	r2, [pc, #264]	; (8006938 <SystemClock_Config+0x128>)
 8006830:	4b41      	ldr	r3, [pc, #260]	; (8006938 <SystemClock_Config+0x128>)
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006838:	6013      	str	r3, [r2, #0]
 800683a:	4b3f      	ldr	r3, [pc, #252]	; (8006938 <SystemClock_Config+0x128>)
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8006842:	603b      	str	r3, [r7, #0]
 8006844:	683b      	ldr	r3, [r7, #0]

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8006846:	2301      	movs	r3, #1
 8006848:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800684c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006850:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8006854:	2302      	movs	r3, #2
 8006856:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800685a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800685e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 6;
 8006862:	2306      	movs	r3, #6
 8006864:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 216;
 8006868:	23d8      	movs	r3, #216	; 0xd8
 800686a:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800686e:	2302      	movs	r3, #2
 8006870:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = 9;
 8006874:	2309      	movs	r3, #9
 8006876:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800687a:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 800687e:	4618      	mov	r0, r3
 8006880:	f7fb fdc8 	bl	8002414 <HAL_RCC_OscConfig>
 8006884:	4603      	mov	r3, r0
 8006886:	2b00      	cmp	r3, #0
 8006888:	d003      	beq.n	8006892 <SystemClock_Config+0x82>
  {
    _Error_Handler(__FILE__, __LINE__);
 800688a:	2197      	movs	r1, #151	; 0x97
 800688c:	482b      	ldr	r0, [pc, #172]	; (800693c <SystemClock_Config+0x12c>)
 800688e:	f000 f859 	bl	8006944 <_Error_Handler>
  }

    /**Activate the Over-Drive mode 
    */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8006892:	f7fb fd6f 	bl	8002374 <HAL_PWREx_EnableOverDrive>
 8006896:	4603      	mov	r3, r0
 8006898:	2b00      	cmp	r3, #0
 800689a:	d003      	beq.n	80068a4 <SystemClock_Config+0x94>
  {
    _Error_Handler(__FILE__, __LINE__);
 800689c:	219e      	movs	r1, #158	; 0x9e
 800689e:	4827      	ldr	r0, [pc, #156]	; (800693c <SystemClock_Config+0x12c>)
 80068a0:	f000 f850 	bl	8006944 <_Error_Handler>
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80068a4:	230f      	movs	r3, #15
 80068a6:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80068aa:	2302      	movs	r3, #2
 80068ac:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80068b0:	2300      	movs	r3, #0
 80068b2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80068b6:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80068ba:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80068be:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80068c2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 80068c6:	f107 0398 	add.w	r3, r7, #152	; 0x98
 80068ca:	2107      	movs	r1, #7
 80068cc:	4618      	mov	r0, r3
 80068ce:	f7fc f8d9 	bl	8002a84 <HAL_RCC_ClockConfig>
 80068d2:	4603      	mov	r3, r0
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d003      	beq.n	80068e0 <SystemClock_Config+0xd0>
  {
    _Error_Handler(__FILE__, __LINE__);
 80068d8:	21ac      	movs	r1, #172	; 0xac
 80068da:	4818      	ldr	r0, [pc, #96]	; (800693c <SystemClock_Config+0x12c>)
 80068dc:	f000 f832 	bl	8006944 <_Error_Handler>
  }

  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 80068e0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80068e4:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 80068e6:	2300      	movs	r3, #0
 80068e8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80068ec:	f107 0308 	add.w	r3, r7, #8
 80068f0:	4618      	mov	r0, r3
 80068f2:	f7fc fb2d 	bl	8002f50 <HAL_RCCEx_PeriphCLKConfig>
 80068f6:	4603      	mov	r3, r0
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d003      	beq.n	8006904 <SystemClock_Config+0xf4>
  {
    _Error_Handler(__FILE__, __LINE__);
 80068fc:	21b3      	movs	r1, #179	; 0xb3
 80068fe:	480f      	ldr	r0, [pc, #60]	; (800693c <SystemClock_Config+0x12c>)
 8006900:	f000 f820 	bl	8006944 <_Error_Handler>
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8006904:	f7fc fb18 	bl	8002f38 <HAL_RCC_GetHCLKFreq>
 8006908:	4602      	mov	r2, r0
 800690a:	4b0d      	ldr	r3, [pc, #52]	; (8006940 <SystemClock_Config+0x130>)
 800690c:	fba3 2302 	umull	r2, r3, r3, r2
 8006910:	099b      	lsrs	r3, r3, #6
 8006912:	4618      	mov	r0, r3
 8006914:	f7f9 ffc6 	bl	80008a4 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8006918:	2004      	movs	r0, #4
 800691a:	f7f9 ffcf 	bl	80008bc <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800691e:	2200      	movs	r2, #0
 8006920:	2100      	movs	r1, #0
 8006922:	f04f 30ff 	mov.w	r0, #4294967295
 8006926:	f7f9 ff79 	bl	800081c <HAL_NVIC_SetPriority>
}
 800692a:	bf00      	nop
 800692c:	37e0      	adds	r7, #224	; 0xe0
 800692e:	46bd      	mov	sp, r7
 8006930:	bd80      	pop	{r7, pc}
 8006932:	bf00      	nop
 8006934:	40023800 	.word	0x40023800
 8006938:	40007000 	.word	0x40007000
 800693c:	080075c8 	.word	0x080075c8
 8006940:	10624dd3 	.word	0x10624dd3

08006944 <_Error_Handler>:
  * @param  file: The file name as string.
  * @param  line: The line in file as a number.
  * @retval None
  */
void _Error_Handler(char *file, int line)
{
 8006944:	b480      	push	{r7}
 8006946:	b083      	sub	sp, #12
 8006948:	af00      	add	r7, sp, #0
 800694a:	6078      	str	r0, [r7, #4]
 800694c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while(1)
 800694e:	e7fe      	b.n	800694e <_Error_Handler+0xa>

08006950 <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t* file, uint32_t line)
{ 
 8006950:	b480      	push	{r7}
 8006952:	b083      	sub	sp, #12
 8006954:	af00      	add	r7, sp, #0
 8006956:	6078      	str	r0, [r7, #4]
 8006958:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  /* User can add his own implementation to report the file name and line number,
     tex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 800695a:	bf00      	nop
 800695c:	370c      	adds	r7, #12
 800695e:	46bd      	mov	sp, r7
 8006960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006964:	4770      	bx	lr

08006966 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8006966:	b580      	push	{r7, lr}
 8006968:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800696a:	2003      	movs	r0, #3
 800696c:	f7f9 ff36 	bl	80007dc <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8006970:	2200      	movs	r2, #0
 8006972:	2100      	movs	r1, #0
 8006974:	f06f 000b 	mvn.w	r0, #11
 8006978:	f7f9 ff50 	bl	800081c <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 800697c:	2200      	movs	r2, #0
 800697e:	2100      	movs	r1, #0
 8006980:	f06f 000a 	mvn.w	r0, #10
 8006984:	f7f9 ff4a 	bl	800081c <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8006988:	2200      	movs	r2, #0
 800698a:	2100      	movs	r1, #0
 800698c:	f06f 0009 	mvn.w	r0, #9
 8006990:	f7f9 ff44 	bl	800081c <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8006994:	2200      	movs	r2, #0
 8006996:	2100      	movs	r1, #0
 8006998:	f06f 0004 	mvn.w	r0, #4
 800699c:	f7f9 ff3e 	bl	800081c <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 80069a0:	2200      	movs	r2, #0
 80069a2:	2100      	movs	r1, #0
 80069a4:	f06f 0003 	mvn.w	r0, #3
 80069a8:	f7f9 ff38 	bl	800081c <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 80069ac:	2200      	movs	r2, #0
 80069ae:	2100      	movs	r1, #0
 80069b0:	f06f 0001 	mvn.w	r0, #1
 80069b4:	f7f9 ff32 	bl	800081c <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80069b8:	2200      	movs	r2, #0
 80069ba:	2100      	movs	r1, #0
 80069bc:	f04f 30ff 	mov.w	r0, #4294967295
 80069c0:	f7f9 ff2c 	bl	800081c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80069c4:	bf00      	nop
 80069c6:	bd80      	pop	{r7, pc}

080069c8 <NMI_Handler>:

/**
* @brief This function handles Non maskable interrupt.
*/
void NMI_Handler(void)
{
 80069c8:	b480      	push	{r7}
 80069ca:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80069cc:	bf00      	nop
 80069ce:	46bd      	mov	sp, r7
 80069d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069d4:	4770      	bx	lr

080069d6 <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 80069d6:	b480      	push	{r7}
 80069d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80069da:	e7fe      	b.n	80069da <HardFault_Handler+0x4>

080069dc <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 80069dc:	b480      	push	{r7}
 80069de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80069e0:	e7fe      	b.n	80069e0 <MemManage_Handler+0x4>

080069e2 <BusFault_Handler>:

/**
* @brief This function handles Pre-fetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 80069e2:	b480      	push	{r7}
 80069e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80069e6:	e7fe      	b.n	80069e6 <BusFault_Handler+0x4>

080069e8 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 80069e8:	b480      	push	{r7}
 80069ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80069ec:	e7fe      	b.n	80069ec <UsageFault_Handler+0x4>

080069ee <SVC_Handler>:

/**
* @brief This function handles System service call via SWI instruction.
*/
void SVC_Handler(void)
{
 80069ee:	b480      	push	{r7}
 80069f0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80069f2:	bf00      	nop
 80069f4:	46bd      	mov	sp, r7
 80069f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069fa:	4770      	bx	lr

080069fc <DebugMon_Handler>:

/**
* @brief This function handles Debug monitor.
*/
void DebugMon_Handler(void)
{
 80069fc:	b480      	push	{r7}
 80069fe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8006a00:	bf00      	nop
 8006a02:	46bd      	mov	sp, r7
 8006a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a08:	4770      	bx	lr

08006a0a <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 8006a0a:	b480      	push	{r7}
 8006a0c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8006a0e:	bf00      	nop
 8006a10:	46bd      	mov	sp, r7
 8006a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a16:	4770      	bx	lr

08006a18 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8006a18:	b580      	push	{r7, lr}
 8006a1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8006a1c:	f7f9 fdd2 	bl	80005c4 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 8006a20:	f7f9 ff74 	bl	800090c <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8006a24:	bf00      	nop
 8006a26:	bd80      	pop	{r7, pc}

08006a28 <OTG_FS_IRQHandler>:

/**
* @brief This function handles USB On The Go FS global interrupt.
*/
void OTG_FS_IRQHandler(void)
{
 8006a28:	b580      	push	{r7, lr}
 8006a2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8006a2c:	4802      	ldr	r0, [pc, #8]	; (8006a38 <OTG_FS_IRQHandler+0x10>)
 8006a2e:	f7fa fc3d 	bl	80012ac <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8006a32:	bf00      	nop
 8006a34:	bd80      	pop	{r7, pc}
 8006a36:	bf00      	nop
 8006a38:	200100e4 	.word	0x200100e4

08006a3c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8006a3c:	b480      	push	{r7}
 8006a3e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8006a40:	4a15      	ldr	r2, [pc, #84]	; (8006a98 <SystemInit+0x5c>)
 8006a42:	4b15      	ldr	r3, [pc, #84]	; (8006a98 <SystemInit+0x5c>)
 8006a44:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006a48:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006a4c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8006a50:	4a12      	ldr	r2, [pc, #72]	; (8006a9c <SystemInit+0x60>)
 8006a52:	4b12      	ldr	r3, [pc, #72]	; (8006a9c <SystemInit+0x60>)
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	f043 0301 	orr.w	r3, r3, #1
 8006a5a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8006a5c:	4b0f      	ldr	r3, [pc, #60]	; (8006a9c <SystemInit+0x60>)
 8006a5e:	2200      	movs	r2, #0
 8006a60:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8006a62:	490e      	ldr	r1, [pc, #56]	; (8006a9c <SystemInit+0x60>)
 8006a64:	4b0d      	ldr	r3, [pc, #52]	; (8006a9c <SystemInit+0x60>)
 8006a66:	681a      	ldr	r2, [r3, #0]
 8006a68:	4b0d      	ldr	r3, [pc, #52]	; (8006aa0 <SystemInit+0x64>)
 8006a6a:	4013      	ands	r3, r2
 8006a6c:	600b      	str	r3, [r1, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8006a6e:	4b0b      	ldr	r3, [pc, #44]	; (8006a9c <SystemInit+0x60>)
 8006a70:	4a0c      	ldr	r2, [pc, #48]	; (8006aa4 <SystemInit+0x68>)
 8006a72:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8006a74:	4a09      	ldr	r2, [pc, #36]	; (8006a9c <SystemInit+0x60>)
 8006a76:	4b09      	ldr	r3, [pc, #36]	; (8006a9c <SystemInit+0x60>)
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006a7e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8006a80:	4b06      	ldr	r3, [pc, #24]	; (8006a9c <SystemInit+0x60>)
 8006a82:	2200      	movs	r2, #0
 8006a84:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8006a86:	4b04      	ldr	r3, [pc, #16]	; (8006a98 <SystemInit+0x5c>)
 8006a88:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8006a8c:	609a      	str	r2, [r3, #8]
#endif
}
 8006a8e:	bf00      	nop
 8006a90:	46bd      	mov	sp, r7
 8006a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a96:	4770      	bx	lr
 8006a98:	e000ed00 	.word	0xe000ed00
 8006a9c:	40023800 	.word	0x40023800
 8006aa0:	fef6ffff 	.word	0xfef6ffff
 8006aa4:	24003010 	.word	0x24003010

08006aa8 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8006aa8:	b580      	push	{r7, lr}
 8006aaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PreTreatment */
  
  /* Init Device Library, add supported class and start the library. */
  USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS);
 8006aac:	2200      	movs	r2, #0
 8006aae:	4908      	ldr	r1, [pc, #32]	; (8006ad0 <MX_USB_DEVICE_Init+0x28>)
 8006ab0:	4808      	ldr	r0, [pc, #32]	; (8006ad4 <MX_USB_DEVICE_Init+0x2c>)
 8006ab2:	f7fe feda 	bl	800586a <USBD_Init>

  USBD_RegisterClass(&hUsbDeviceFS, &VIDEO_cb);
 8006ab6:	4908      	ldr	r1, [pc, #32]	; (8006ad8 <MX_USB_DEVICE_Init+0x30>)
 8006ab8:	4806      	ldr	r0, [pc, #24]	; (8006ad4 <MX_USB_DEVICE_Init+0x2c>)
 8006aba:	f7fe ff01 	bl	80058c0 <USBD_RegisterClass>

  USBD_UVC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS);
 8006abe:	4907      	ldr	r1, [pc, #28]	; (8006adc <MX_USB_DEVICE_Init+0x34>)
 8006ac0:	4804      	ldr	r0, [pc, #16]	; (8006ad4 <MX_USB_DEVICE_Init+0x2c>)
 8006ac2:	f7fe fe63 	bl	800578c <USBD_UVC_RegisterInterface>

  USBD_Start(&hUsbDeviceFS);
 8006ac6:	4803      	ldr	r0, [pc, #12]	; (8006ad4 <MX_USB_DEVICE_Init+0x2c>)
 8006ac8:	f7fe ff2a 	bl	8005920 <USBD_Start>

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8006acc:	bf00      	nop
 8006ace:	bd80      	pop	{r7, pc}
 8006ad0:	20000144 	.word	0x20000144
 8006ad4:	2000fec0 	.word	0x2000fec0
 8006ad8:	20000050 	.word	0x20000050
 8006adc:	20000178 	.word	0x20000178

08006ae0 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8006ae0:	b580      	push	{r7, lr}
 8006ae2:	b08a      	sub	sp, #40	; 0x28
 8006ae4:	af00      	add	r7, sp, #0
 8006ae6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  if(pcdHandle->Instance==USB_OTG_FS)
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8006af0:	d13d      	bne.n	8006b6e <HAL_PCD_MspInit+0x8e>
    /**USB_OTG_FS GPIO Configuration    
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8006af2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006af6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006af8:	2300      	movs	r3, #0
 8006afa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006afc:	2300      	movs	r3, #0
 8006afe:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006b00:	f107 0314 	add.w	r3, r7, #20
 8006b04:	4619      	mov	r1, r3
 8006b06:	481c      	ldr	r0, [pc, #112]	; (8006b78 <HAL_PCD_MspInit+0x98>)
 8006b08:	f7f9 ff0e 	bl	8000928 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8006b0c:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8006b10:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006b12:	2302      	movs	r3, #2
 8006b14:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006b16:	2300      	movs	r3, #0
 8006b18:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006b1a:	2303      	movs	r3, #3
 8006b1c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8006b1e:	230a      	movs	r3, #10
 8006b20:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006b22:	f107 0314 	add.w	r3, r7, #20
 8006b26:	4619      	mov	r1, r3
 8006b28:	4813      	ldr	r0, [pc, #76]	; (8006b78 <HAL_PCD_MspInit+0x98>)
 8006b2a:	f7f9 fefd 	bl	8000928 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8006b2e:	4a13      	ldr	r2, [pc, #76]	; (8006b7c <HAL_PCD_MspInit+0x9c>)
 8006b30:	4b12      	ldr	r3, [pc, #72]	; (8006b7c <HAL_PCD_MspInit+0x9c>)
 8006b32:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b34:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006b38:	6353      	str	r3, [r2, #52]	; 0x34
 8006b3a:	4b10      	ldr	r3, [pc, #64]	; (8006b7c <HAL_PCD_MspInit+0x9c>)
 8006b3c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b42:	613b      	str	r3, [r7, #16]
 8006b44:	693b      	ldr	r3, [r7, #16]
 8006b46:	4a0d      	ldr	r2, [pc, #52]	; (8006b7c <HAL_PCD_MspInit+0x9c>)
 8006b48:	4b0c      	ldr	r3, [pc, #48]	; (8006b7c <HAL_PCD_MspInit+0x9c>)
 8006b4a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006b4c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006b50:	6453      	str	r3, [r2, #68]	; 0x44
 8006b52:	4b0a      	ldr	r3, [pc, #40]	; (8006b7c <HAL_PCD_MspInit+0x9c>)
 8006b54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006b56:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006b5a:	60fb      	str	r3, [r7, #12]
 8006b5c:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8006b5e:	2200      	movs	r2, #0
 8006b60:	2100      	movs	r1, #0
 8006b62:	2043      	movs	r0, #67	; 0x43
 8006b64:	f7f9 fe5a 	bl	800081c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8006b68:	2043      	movs	r0, #67	; 0x43
 8006b6a:	f7f9 fe83 	bl	8000874 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8006b6e:	bf00      	nop
 8006b70:	3728      	adds	r7, #40	; 0x28
 8006b72:	46bd      	mov	sp, r7
 8006b74:	bd80      	pop	{r7, pc}
 8006b76:	bf00      	nop
 8006b78:	40020000 	.word	0x40020000
 8006b7c:	40023800 	.word	0x40023800

08006b80 <HAL_PCD_SetupStageCallback>:
  * @brief  Setup stage callback
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
{
 8006b80:	b580      	push	{r7, lr}
 8006b82:	b082      	sub	sp, #8
 8006b84:	af00      	add	r7, sp, #0
 8006b86:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	f8d3 23fc 	ldr.w	r2, [r3, #1020]	; 0x3fc
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	f503 736f 	add.w	r3, r3, #956	; 0x3bc
 8006b94:	4619      	mov	r1, r3
 8006b96:	4610      	mov	r0, r2
 8006b98:	f7fe ff0b 	bl	80059b2 <USBD_LL_SetupStage>
}
 8006b9c:	bf00      	nop
 8006b9e:	3708      	adds	r7, #8
 8006ba0:	46bd      	mov	sp, r7
 8006ba2:	bd80      	pop	{r7, pc}

08006ba4 <HAL_PCD_DataOutStageCallback>:
  * @param  hpcd: PCD handle
  * @param  epnum: Endpoint number
  * @retval None
  */
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8006ba4:	b580      	push	{r7, lr}
 8006ba6:	b082      	sub	sp, #8
 8006ba8:	af00      	add	r7, sp, #0
 8006baa:	6078      	str	r0, [r7, #4]
 8006bac:	460b      	mov	r3, r1
 8006bae:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	f8d3 03fc 	ldr.w	r0, [r3, #1020]	; 0x3fc
 8006bb6:	78fa      	ldrb	r2, [r7, #3]
 8006bb8:	6879      	ldr	r1, [r7, #4]
 8006bba:	4613      	mov	r3, r2
 8006bbc:	00db      	lsls	r3, r3, #3
 8006bbe:	1a9b      	subs	r3, r3, r2
 8006bc0:	009b      	lsls	r3, r3, #2
 8006bc2:	440b      	add	r3, r1
 8006bc4:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8006bc8:	681a      	ldr	r2, [r3, #0]
 8006bca:	78fb      	ldrb	r3, [r7, #3]
 8006bcc:	4619      	mov	r1, r3
 8006bce:	f7fe ff3a 	bl	8005a46 <USBD_LL_DataOutStage>
}
 8006bd2:	bf00      	nop
 8006bd4:	3708      	adds	r7, #8
 8006bd6:	46bd      	mov	sp, r7
 8006bd8:	bd80      	pop	{r7, pc}

08006bda <HAL_PCD_DataInStageCallback>:
  * @param  hpcd: PCD handle
  * @param  epnum: Endpoint number
  * @retval None
  */
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8006bda:	b580      	push	{r7, lr}
 8006bdc:	b082      	sub	sp, #8
 8006bde:	af00      	add	r7, sp, #0
 8006be0:	6078      	str	r0, [r7, #4]
 8006be2:	460b      	mov	r3, r1
 8006be4:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	f8d3 03fc 	ldr.w	r0, [r3, #1020]	; 0x3fc
 8006bec:	78fa      	ldrb	r2, [r7, #3]
 8006bee:	6879      	ldr	r1, [r7, #4]
 8006bf0:	4613      	mov	r3, r2
 8006bf2:	00db      	lsls	r3, r3, #3
 8006bf4:	1a9b      	subs	r3, r3, r2
 8006bf6:	009b      	lsls	r3, r3, #2
 8006bf8:	440b      	add	r3, r1
 8006bfa:	3344      	adds	r3, #68	; 0x44
 8006bfc:	681a      	ldr	r2, [r3, #0]
 8006bfe:	78fb      	ldrb	r3, [r7, #3]
 8006c00:	4619      	mov	r1, r3
 8006c02:	f7fe ff7b 	bl	8005afc <USBD_LL_DataInStage>
}
 8006c06:	bf00      	nop
 8006c08:	3708      	adds	r7, #8
 8006c0a:	46bd      	mov	sp, r7
 8006c0c:	bd80      	pop	{r7, pc}

08006c0e <HAL_PCD_SOFCallback>:
  * @brief  SOF callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
{
 8006c0e:	b580      	push	{r7, lr}
 8006c10:	b082      	sub	sp, #8
 8006c12:	af00      	add	r7, sp, #0
 8006c14:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 8006c1c:	4618      	mov	r0, r3
 8006c1e:	f7ff f861 	bl	8005ce4 <USBD_LL_SOF>
}
 8006c22:	bf00      	nop
 8006c24:	3708      	adds	r7, #8
 8006c26:	46bd      	mov	sp, r7
 8006c28:	bd80      	pop	{r7, pc}

08006c2a <HAL_PCD_ResetCallback>:
  * @brief  Reset callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{ 
 8006c2a:	b580      	push	{r7, lr}
 8006c2c:	b084      	sub	sp, #16
 8006c2e:	af00      	add	r7, sp, #0
 8006c30:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8006c32:	2301      	movs	r3, #1
 8006c34:	73fb      	strb	r3, [r7, #15]

  /* Set USB current speed. */
  switch (hpcd->Init.speed)
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	68db      	ldr	r3, [r3, #12]
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d002      	beq.n	8006c44 <HAL_PCD_ResetCallback+0x1a>
 8006c3e:	2b02      	cmp	r3, #2
 8006c40:	d003      	beq.n	8006c4a <HAL_PCD_ResetCallback+0x20>
 8006c42:	e005      	b.n	8006c50 <HAL_PCD_ResetCallback+0x26>
  {
  case PCD_SPEED_HIGH:
    speed = USBD_SPEED_HIGH;
 8006c44:	2300      	movs	r3, #0
 8006c46:	73fb      	strb	r3, [r7, #15]
    break;
 8006c48:	e005      	b.n	8006c56 <HAL_PCD_ResetCallback+0x2c>
  case PCD_SPEED_FULL:
    speed = USBD_SPEED_FULL;
 8006c4a:	2301      	movs	r3, #1
 8006c4c:	73fb      	strb	r3, [r7, #15]
    break;
 8006c4e:	e002      	b.n	8006c56 <HAL_PCD_ResetCallback+0x2c>
	
  default:
    speed = USBD_SPEED_FULL;
 8006c50:	2301      	movs	r3, #1
 8006c52:	73fb      	strb	r3, [r7, #15]
    break;    
 8006c54:	bf00      	nop
  }
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 8006c5c:	7bfa      	ldrb	r2, [r7, #15]
 8006c5e:	4611      	mov	r1, r2
 8006c60:	4618      	mov	r0, r3
 8006c62:	f7ff f809 	bl	8005c78 <USBD_LL_SetSpeed>
  
  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 8006c6c:	4618      	mov	r0, r3
 8006c6e:	f7fe ffd4 	bl	8005c1a <USBD_LL_Reset>
}
 8006c72:	bf00      	nop
 8006c74:	3710      	adds	r7, #16
 8006c76:	46bd      	mov	sp, r7
 8006c78:	bd80      	pop	{r7, pc}
	...

08006c7c <HAL_PCD_SuspendCallback>:
  * When Low power mode is enabled the debug cannot be used (IAR, Keil doesn't support it)
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
{
 8006c7c:	b580      	push	{r7, lr}
 8006c7e:	b082      	sub	sp, #8
 8006c80:	af00      	add	r7, sp, #0
 8006c82:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 8006c8a:	4618      	mov	r0, r3
 8006c8c:	f7ff f804 	bl	8005c98 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8006c98:	461a      	mov	r2, r3
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	f043 0301 	orr.w	r3, r3, #1
 8006ca8:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	6a1b      	ldr	r3, [r3, #32]
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	d005      	beq.n	8006cbe <HAL_PCD_SuspendCallback+0x42>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8006cb2:	4a05      	ldr	r2, [pc, #20]	; (8006cc8 <HAL_PCD_SuspendCallback+0x4c>)
 8006cb4:	4b04      	ldr	r3, [pc, #16]	; (8006cc8 <HAL_PCD_SuspendCallback+0x4c>)
 8006cb6:	691b      	ldr	r3, [r3, #16]
 8006cb8:	f043 0306 	orr.w	r3, r3, #6
 8006cbc:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8006cbe:	bf00      	nop
 8006cc0:	3708      	adds	r7, #8
 8006cc2:	46bd      	mov	sp, r7
 8006cc4:	bd80      	pop	{r7, pc}
 8006cc6:	bf00      	nop
 8006cc8:	e000ed00 	.word	0xe000ed00

08006ccc <HAL_PCD_ResumeCallback>:
  * When Low power mode is enabled the debug cannot be used (IAR, Keil doesn't support it)
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
{
 8006ccc:	b580      	push	{r7, lr}
 8006cce:	b082      	sub	sp, #8
 8006cd0:	af00      	add	r7, sp, #0
 8006cd2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 8006cda:	4618      	mov	r0, r3
 8006cdc:	f7fe fff1 	bl	8005cc2 <USBD_LL_Resume>
}
 8006ce0:	bf00      	nop
 8006ce2:	3708      	adds	r7, #8
 8006ce4:	46bd      	mov	sp, r7
 8006ce6:	bd80      	pop	{r7, pc}

08006ce8 <HAL_PCD_ISOOUTIncompleteCallback>:
  * @param  hpcd: PCD handle
  * @param  epnum: Endpoint number
  * @retval None
  */
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8006ce8:	b580      	push	{r7, lr}
 8006cea:	b082      	sub	sp, #8
 8006cec:	af00      	add	r7, sp, #0
 8006cee:	6078      	str	r0, [r7, #4]
 8006cf0:	460b      	mov	r3, r1
 8006cf2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 8006cfa:	78fa      	ldrb	r2, [r7, #3]
 8006cfc:	4611      	mov	r1, r2
 8006cfe:	4618      	mov	r0, r3
 8006d00:	f7ff f817 	bl	8005d32 <USBD_LL_IsoOUTIncomplete>
}
 8006d04:	bf00      	nop
 8006d06:	3708      	adds	r7, #8
 8006d08:	46bd      	mov	sp, r7
 8006d0a:	bd80      	pop	{r7, pc}

08006d0c <HAL_PCD_ISOINIncompleteCallback>:
  * @param  hpcd: PCD handle
  * @param  epnum: Endpoint number
  * @retval None
  */
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8006d0c:	b580      	push	{r7, lr}
 8006d0e:	b082      	sub	sp, #8
 8006d10:	af00      	add	r7, sp, #0
 8006d12:	6078      	str	r0, [r7, #4]
 8006d14:	460b      	mov	r3, r1
 8006d16:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 8006d1e:	78fa      	ldrb	r2, [r7, #3]
 8006d20:	4611      	mov	r1, r2
 8006d22:	4618      	mov	r0, r3
 8006d24:	f7fe fff8 	bl	8005d18 <USBD_LL_IsoINIncomplete>
}
 8006d28:	bf00      	nop
 8006d2a:	3708      	adds	r7, #8
 8006d2c:	46bd      	mov	sp, r7
 8006d2e:	bd80      	pop	{r7, pc}

08006d30 <HAL_PCD_ConnectCallback>:
  * @brief  Connect callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
{
 8006d30:	b580      	push	{r7, lr}
 8006d32:	b082      	sub	sp, #8
 8006d34:	af00      	add	r7, sp, #0
 8006d36:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 8006d3e:	4618      	mov	r0, r3
 8006d40:	f7ff f804 	bl	8005d4c <USBD_LL_DevConnected>
}
 8006d44:	bf00      	nop
 8006d46:	3708      	adds	r7, #8
 8006d48:	46bd      	mov	sp, r7
 8006d4a:	bd80      	pop	{r7, pc}

08006d4c <HAL_PCD_DisconnectCallback>:
  * @brief  Disconnect callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
{
 8006d4c:	b580      	push	{r7, lr}
 8006d4e:	b082      	sub	sp, #8
 8006d50:	af00      	add	r7, sp, #0
 8006d52:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 8006d5a:	4618      	mov	r0, r3
 8006d5c:	f7ff f801 	bl	8005d62 <USBD_LL_DevDisconnected>
}
 8006d60:	bf00      	nop
 8006d62:	3708      	adds	r7, #8
 8006d64:	46bd      	mov	sp, r7
 8006d66:	bd80      	pop	{r7, pc}

08006d68 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8006d68:	b580      	push	{r7, lr}
 8006d6a:	b082      	sub	sp, #8
 8006d6c:	af00      	add	r7, sp, #0
 8006d6e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	781b      	ldrb	r3, [r3, #0]
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d142      	bne.n	8006dfe <USBD_LL_Init+0x96>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8006d78:	4a23      	ldr	r2, [pc, #140]	; (8006e08 <USBD_LL_Init+0xa0>)
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	f8c2 33fc 	str.w	r3, [r2, #1020]	; 0x3fc
  pdev->pData = &hpcd_USB_OTG_FS;
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	4a21      	ldr	r2, [pc, #132]	; (8006e08 <USBD_LL_Init+0xa0>)
 8006d84:	f8c3 2220 	str.w	r2, [r3, #544]	; 0x220
  
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8006d88:	4b1f      	ldr	r3, [pc, #124]	; (8006e08 <USBD_LL_Init+0xa0>)
 8006d8a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8006d8e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8006d90:	4b1d      	ldr	r3, [pc, #116]	; (8006e08 <USBD_LL_Init+0xa0>)
 8006d92:	2206      	movs	r2, #6
 8006d94:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8006d96:	4b1c      	ldr	r3, [pc, #112]	; (8006e08 <USBD_LL_Init+0xa0>)
 8006d98:	2202      	movs	r2, #2
 8006d9a:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8006d9c:	4b1a      	ldr	r3, [pc, #104]	; (8006e08 <USBD_LL_Init+0xa0>)
 8006d9e:	2200      	movs	r2, #0
 8006da0:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.ep0_mps = DEP0CTL_MPS_64;
 8006da2:	4b19      	ldr	r3, [pc, #100]	; (8006e08 <USBD_LL_Init+0xa0>)
 8006da4:	2200      	movs	r2, #0
 8006da6:	615a      	str	r2, [r3, #20]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8006da8:	4b17      	ldr	r3, [pc, #92]	; (8006e08 <USBD_LL_Init+0xa0>)
 8006daa:	2202      	movs	r2, #2
 8006dac:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8006dae:	4b16      	ldr	r3, [pc, #88]	; (8006e08 <USBD_LL_Init+0xa0>)
 8006db0:	2200      	movs	r2, #0
 8006db2:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8006db4:	4b14      	ldr	r3, [pc, #80]	; (8006e08 <USBD_LL_Init+0xa0>)
 8006db6:	2200      	movs	r2, #0
 8006db8:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8006dba:	4b13      	ldr	r3, [pc, #76]	; (8006e08 <USBD_LL_Init+0xa0>)
 8006dbc:	2200      	movs	r2, #0
 8006dbe:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8006dc0:	4b11      	ldr	r3, [pc, #68]	; (8006e08 <USBD_LL_Init+0xa0>)
 8006dc2:	2201      	movs	r2, #1
 8006dc4:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8006dc6:	4b10      	ldr	r3, [pc, #64]	; (8006e08 <USBD_LL_Init+0xa0>)
 8006dc8:	2200      	movs	r2, #0
 8006dca:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8006dcc:	480e      	ldr	r0, [pc, #56]	; (8006e08 <USBD_LL_Init+0xa0>)
 8006dce:	f7fa f92b 	bl	8001028 <HAL_PCD_Init>
 8006dd2:	4603      	mov	r3, r0
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d004      	beq.n	8006de2 <USBD_LL_Init+0x7a>
  {
    _Error_Handler(__FILE__, __LINE__);
 8006dd8:	f240 1151 	movw	r1, #337	; 0x151
 8006ddc:	480b      	ldr	r0, [pc, #44]	; (8006e0c <USBD_LL_Init+0xa4>)
 8006dde:	f7ff fdb1 	bl	8006944 <_Error_Handler>
  }

  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8006de2:	2180      	movs	r1, #128	; 0x80
 8006de4:	4808      	ldr	r0, [pc, #32]	; (8006e08 <USBD_LL_Init+0xa0>)
 8006de6:	f7fb fa83 	bl	80022f0 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8006dea:	2240      	movs	r2, #64	; 0x40
 8006dec:	2100      	movs	r1, #0
 8006dee:	4806      	ldr	r0, [pc, #24]	; (8006e08 <USBD_LL_Init+0xa0>)
 8006df0:	f7fb fa33 	bl	800225a <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8006df4:	2280      	movs	r2, #128	; 0x80
 8006df6:	2101      	movs	r1, #1
 8006df8:	4803      	ldr	r0, [pc, #12]	; (8006e08 <USBD_LL_Init+0xa0>)
 8006dfa:	f7fb fa2e 	bl	800225a <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8006dfe:	2300      	movs	r3, #0
}
 8006e00:	4618      	mov	r0, r3
 8006e02:	3708      	adds	r7, #8
 8006e04:	46bd      	mov	sp, r7
 8006e06:	bd80      	pop	{r7, pc}
 8006e08:	200100e4 	.word	0x200100e4
 8006e0c:	080075d8 	.word	0x080075d8

08006e10 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8006e10:	b580      	push	{r7, lr}
 8006e12:	b084      	sub	sp, #16
 8006e14:	af00      	add	r7, sp, #0
 8006e16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006e18:	2300      	movs	r3, #0
 8006e1a:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8006e1c:	2300      	movs	r3, #0
 8006e1e:	73fb      	strb	r3, [r7, #15]
 
  hal_status = HAL_PCD_Start(pdev->pData);
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8006e26:	4618      	mov	r0, r3
 8006e28:	f7fa fa1e 	bl	8001268 <HAL_PCD_Start>
 8006e2c:	4603      	mov	r3, r0
 8006e2e:	73bb      	strb	r3, [r7, #14]
     
  switch (hal_status) {
 8006e30:	7bbb      	ldrb	r3, [r7, #14]
 8006e32:	2b03      	cmp	r3, #3
 8006e34:	d816      	bhi.n	8006e64 <USBD_LL_Start+0x54>
 8006e36:	a201      	add	r2, pc, #4	; (adr r2, 8006e3c <USBD_LL_Start+0x2c>)
 8006e38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e3c:	08006e4d 	.word	0x08006e4d
 8006e40:	08006e53 	.word	0x08006e53
 8006e44:	08006e59 	.word	0x08006e59
 8006e48:	08006e5f 	.word	0x08006e5f
    case HAL_OK :
      usb_status = USBD_OK;
 8006e4c:	2300      	movs	r3, #0
 8006e4e:	73fb      	strb	r3, [r7, #15]
    break;
 8006e50:	e00b      	b.n	8006e6a <USBD_LL_Start+0x5a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8006e52:	2302      	movs	r3, #2
 8006e54:	73fb      	strb	r3, [r7, #15]
    break;
 8006e56:	e008      	b.n	8006e6a <USBD_LL_Start+0x5a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8006e58:	2301      	movs	r3, #1
 8006e5a:	73fb      	strb	r3, [r7, #15]
    break;
 8006e5c:	e005      	b.n	8006e6a <USBD_LL_Start+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8006e5e:	2302      	movs	r3, #2
 8006e60:	73fb      	strb	r3, [r7, #15]
    break;
 8006e62:	e002      	b.n	8006e6a <USBD_LL_Start+0x5a>
    default :
      usb_status = USBD_FAIL;
 8006e64:	2302      	movs	r3, #2
 8006e66:	73fb      	strb	r3, [r7, #15]
    break;
 8006e68:	bf00      	nop
  }
  return usb_status;
 8006e6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e6c:	4618      	mov	r0, r3
 8006e6e:	3710      	adds	r7, #16
 8006e70:	46bd      	mov	sp, r7
 8006e72:	bd80      	pop	{r7, pc}

08006e74 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8006e74:	b580      	push	{r7, lr}
 8006e76:	b084      	sub	sp, #16
 8006e78:	af00      	add	r7, sp, #0
 8006e7a:	6078      	str	r0, [r7, #4]
 8006e7c:	4608      	mov	r0, r1
 8006e7e:	4611      	mov	r1, r2
 8006e80:	461a      	mov	r2, r3
 8006e82:	4603      	mov	r3, r0
 8006e84:	70fb      	strb	r3, [r7, #3]
 8006e86:	460b      	mov	r3, r1
 8006e88:	70bb      	strb	r3, [r7, #2]
 8006e8a:	4613      	mov	r3, r2
 8006e8c:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006e8e:	2300      	movs	r3, #0
 8006e90:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8006e92:	2300      	movs	r3, #0
 8006e94:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	f8d3 0220 	ldr.w	r0, [r3, #544]	; 0x220
 8006e9c:	78bb      	ldrb	r3, [r7, #2]
 8006e9e:	883a      	ldrh	r2, [r7, #0]
 8006ea0:	78f9      	ldrb	r1, [r7, #3]
 8006ea2:	f7fa ff28 	bl	8001cf6 <HAL_PCD_EP_Open>
 8006ea6:	4603      	mov	r3, r0
 8006ea8:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8006eaa:	7bbb      	ldrb	r3, [r7, #14]
 8006eac:	2b03      	cmp	r3, #3
 8006eae:	d817      	bhi.n	8006ee0 <USBD_LL_OpenEP+0x6c>
 8006eb0:	a201      	add	r2, pc, #4	; (adr r2, 8006eb8 <USBD_LL_OpenEP+0x44>)
 8006eb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006eb6:	bf00      	nop
 8006eb8:	08006ec9 	.word	0x08006ec9
 8006ebc:	08006ecf 	.word	0x08006ecf
 8006ec0:	08006ed5 	.word	0x08006ed5
 8006ec4:	08006edb 	.word	0x08006edb
    case HAL_OK :
      usb_status = USBD_OK;
 8006ec8:	2300      	movs	r3, #0
 8006eca:	73fb      	strb	r3, [r7, #15]
    break;
 8006ecc:	e00b      	b.n	8006ee6 <USBD_LL_OpenEP+0x72>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8006ece:	2302      	movs	r3, #2
 8006ed0:	73fb      	strb	r3, [r7, #15]
    break;
 8006ed2:	e008      	b.n	8006ee6 <USBD_LL_OpenEP+0x72>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8006ed4:	2301      	movs	r3, #1
 8006ed6:	73fb      	strb	r3, [r7, #15]
    break;
 8006ed8:	e005      	b.n	8006ee6 <USBD_LL_OpenEP+0x72>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8006eda:	2302      	movs	r3, #2
 8006edc:	73fb      	strb	r3, [r7, #15]
    break;
 8006ede:	e002      	b.n	8006ee6 <USBD_LL_OpenEP+0x72>
    default :
      usb_status = USBD_FAIL;
 8006ee0:	2302      	movs	r3, #2
 8006ee2:	73fb      	strb	r3, [r7, #15]
    break;
 8006ee4:	bf00      	nop
  }
  return usb_status;
 8006ee6:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ee8:	4618      	mov	r0, r3
 8006eea:	3710      	adds	r7, #16
 8006eec:	46bd      	mov	sp, r7
 8006eee:	bd80      	pop	{r7, pc}

08006ef0 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8006ef0:	b580      	push	{r7, lr}
 8006ef2:	b084      	sub	sp, #16
 8006ef4:	af00      	add	r7, sp, #0
 8006ef6:	6078      	str	r0, [r7, #4]
 8006ef8:	460b      	mov	r3, r1
 8006efa:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006efc:	2300      	movs	r3, #0
 8006efe:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8006f00:	2300      	movs	r3, #0
 8006f02:	73fb      	strb	r3, [r7, #15]
  
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8006f0a:	78fa      	ldrb	r2, [r7, #3]
 8006f0c:	4611      	mov	r1, r2
 8006f0e:	4618      	mov	r0, r3
 8006f10:	f7fb f836 	bl	8001f80 <HAL_PCD_EP_SetStall>
 8006f14:	4603      	mov	r3, r0
 8006f16:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8006f18:	7bbb      	ldrb	r3, [r7, #14]
 8006f1a:	2b03      	cmp	r3, #3
 8006f1c:	d816      	bhi.n	8006f4c <USBD_LL_StallEP+0x5c>
 8006f1e:	a201      	add	r2, pc, #4	; (adr r2, 8006f24 <USBD_LL_StallEP+0x34>)
 8006f20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f24:	08006f35 	.word	0x08006f35
 8006f28:	08006f3b 	.word	0x08006f3b
 8006f2c:	08006f41 	.word	0x08006f41
 8006f30:	08006f47 	.word	0x08006f47
    case HAL_OK :
      usb_status = USBD_OK;
 8006f34:	2300      	movs	r3, #0
 8006f36:	73fb      	strb	r3, [r7, #15]
    break;
 8006f38:	e00b      	b.n	8006f52 <USBD_LL_StallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8006f3a:	2302      	movs	r3, #2
 8006f3c:	73fb      	strb	r3, [r7, #15]
    break;
 8006f3e:	e008      	b.n	8006f52 <USBD_LL_StallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8006f40:	2301      	movs	r3, #1
 8006f42:	73fb      	strb	r3, [r7, #15]
    break;
 8006f44:	e005      	b.n	8006f52 <USBD_LL_StallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8006f46:	2302      	movs	r3, #2
 8006f48:	73fb      	strb	r3, [r7, #15]
    break;
 8006f4a:	e002      	b.n	8006f52 <USBD_LL_StallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 8006f4c:	2302      	movs	r3, #2
 8006f4e:	73fb      	strb	r3, [r7, #15]
    break;
 8006f50:	bf00      	nop
  }
  return usb_status;  
 8006f52:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f54:	4618      	mov	r0, r3
 8006f56:	3710      	adds	r7, #16
 8006f58:	46bd      	mov	sp, r7
 8006f5a:	bd80      	pop	{r7, pc}

08006f5c <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8006f5c:	b580      	push	{r7, lr}
 8006f5e:	b084      	sub	sp, #16
 8006f60:	af00      	add	r7, sp, #0
 8006f62:	6078      	str	r0, [r7, #4]
 8006f64:	460b      	mov	r3, r1
 8006f66:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8006f68:	2300      	movs	r3, #0
 8006f6a:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8006f6c:	2300      	movs	r3, #0
 8006f6e:	73fb      	strb	r3, [r7, #15]
  
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);  
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8006f76:	78fa      	ldrb	r2, [r7, #3]
 8006f78:	4611      	mov	r1, r2
 8006f7a:	4618      	mov	r0, r3
 8006f7c:	f7fb f864 	bl	8002048 <HAL_PCD_EP_ClrStall>
 8006f80:	4603      	mov	r3, r0
 8006f82:	73bb      	strb	r3, [r7, #14]
     
  switch (hal_status) {
 8006f84:	7bbb      	ldrb	r3, [r7, #14]
 8006f86:	2b03      	cmp	r3, #3
 8006f88:	d816      	bhi.n	8006fb8 <USBD_LL_ClearStallEP+0x5c>
 8006f8a:	a201      	add	r2, pc, #4	; (adr r2, 8006f90 <USBD_LL_ClearStallEP+0x34>)
 8006f8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f90:	08006fa1 	.word	0x08006fa1
 8006f94:	08006fa7 	.word	0x08006fa7
 8006f98:	08006fad 	.word	0x08006fad
 8006f9c:	08006fb3 	.word	0x08006fb3
    case HAL_OK :
      usb_status = USBD_OK;
 8006fa0:	2300      	movs	r3, #0
 8006fa2:	73fb      	strb	r3, [r7, #15]
    break;
 8006fa4:	e00b      	b.n	8006fbe <USBD_LL_ClearStallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8006fa6:	2302      	movs	r3, #2
 8006fa8:	73fb      	strb	r3, [r7, #15]
    break;
 8006faa:	e008      	b.n	8006fbe <USBD_LL_ClearStallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8006fac:	2301      	movs	r3, #1
 8006fae:	73fb      	strb	r3, [r7, #15]
    break;
 8006fb0:	e005      	b.n	8006fbe <USBD_LL_ClearStallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8006fb2:	2302      	movs	r3, #2
 8006fb4:	73fb      	strb	r3, [r7, #15]
    break;
 8006fb6:	e002      	b.n	8006fbe <USBD_LL_ClearStallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 8006fb8:	2302      	movs	r3, #2
 8006fba:	73fb      	strb	r3, [r7, #15]
    break;
 8006fbc:	bf00      	nop
  }
  return usb_status; 
 8006fbe:	7bfb      	ldrb	r3, [r7, #15]
}
 8006fc0:	4618      	mov	r0, r3
 8006fc2:	3710      	adds	r7, #16
 8006fc4:	46bd      	mov	sp, r7
 8006fc6:	bd80      	pop	{r7, pc}

08006fc8 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8006fc8:	b480      	push	{r7}
 8006fca:	b085      	sub	sp, #20
 8006fcc:	af00      	add	r7, sp, #0
 8006fce:	6078      	str	r0, [r7, #4]
 8006fd0:	460b      	mov	r3, r1
 8006fd2:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8006fda:	60fb      	str	r3, [r7, #12]
  
  if((ep_addr & 0x80) == 0x80)
 8006fdc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	da0b      	bge.n	8006ffc <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 8006fe4:	78fb      	ldrb	r3, [r7, #3]
 8006fe6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8006fea:	68f9      	ldr	r1, [r7, #12]
 8006fec:	4613      	mov	r3, r2
 8006fee:	00db      	lsls	r3, r3, #3
 8006ff0:	1a9b      	subs	r3, r3, r2
 8006ff2:	009b      	lsls	r3, r3, #2
 8006ff4:	440b      	add	r3, r1
 8006ff6:	333a      	adds	r3, #58	; 0x3a
 8006ff8:	781b      	ldrb	r3, [r3, #0]
 8006ffa:	e00b      	b.n	8007014 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 8006ffc:	78fb      	ldrb	r3, [r7, #3]
 8006ffe:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8007002:	68f9      	ldr	r1, [r7, #12]
 8007004:	4613      	mov	r3, r2
 8007006:	00db      	lsls	r3, r3, #3
 8007008:	1a9b      	subs	r3, r3, r2
 800700a:	009b      	lsls	r3, r3, #2
 800700c:	440b      	add	r3, r1
 800700e:	f503 73fd 	add.w	r3, r3, #506	; 0x1fa
 8007012:	781b      	ldrb	r3, [r3, #0]
  }
}
 8007014:	4618      	mov	r0, r3
 8007016:	3714      	adds	r7, #20
 8007018:	46bd      	mov	sp, r7
 800701a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800701e:	4770      	bx	lr

08007020 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8007020:	b580      	push	{r7, lr}
 8007022:	b084      	sub	sp, #16
 8007024:	af00      	add	r7, sp, #0
 8007026:	6078      	str	r0, [r7, #4]
 8007028:	460b      	mov	r3, r1
 800702a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800702c:	2300      	movs	r3, #0
 800702e:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007030:	2300      	movs	r3, #0
 8007032:	73fb      	strb	r3, [r7, #15]
  
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 800703a:	78fa      	ldrb	r2, [r7, #3]
 800703c:	4611      	mov	r1, r2
 800703e:	4618      	mov	r0, r3
 8007040:	f7fa fe38 	bl	8001cb4 <HAL_PCD_SetAddress>
 8007044:	4603      	mov	r3, r0
 8007046:	73bb      	strb	r3, [r7, #14]
     
  switch (hal_status) {
 8007048:	7bbb      	ldrb	r3, [r7, #14]
 800704a:	2b03      	cmp	r3, #3
 800704c:	d816      	bhi.n	800707c <USBD_LL_SetUSBAddress+0x5c>
 800704e:	a201      	add	r2, pc, #4	; (adr r2, 8007054 <USBD_LL_SetUSBAddress+0x34>)
 8007050:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007054:	08007065 	.word	0x08007065
 8007058:	0800706b 	.word	0x0800706b
 800705c:	08007071 	.word	0x08007071
 8007060:	08007077 	.word	0x08007077
    case HAL_OK :
      usb_status = USBD_OK;
 8007064:	2300      	movs	r3, #0
 8007066:	73fb      	strb	r3, [r7, #15]
    break;
 8007068:	e00b      	b.n	8007082 <USBD_LL_SetUSBAddress+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800706a:	2302      	movs	r3, #2
 800706c:	73fb      	strb	r3, [r7, #15]
    break;
 800706e:	e008      	b.n	8007082 <USBD_LL_SetUSBAddress+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8007070:	2301      	movs	r3, #1
 8007072:	73fb      	strb	r3, [r7, #15]
    break;
 8007074:	e005      	b.n	8007082 <USBD_LL_SetUSBAddress+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8007076:	2302      	movs	r3, #2
 8007078:	73fb      	strb	r3, [r7, #15]
    break;
 800707a:	e002      	b.n	8007082 <USBD_LL_SetUSBAddress+0x62>
    default :
      usb_status = USBD_FAIL;
 800707c:	2302      	movs	r3, #2
 800707e:	73fb      	strb	r3, [r7, #15]
    break;
 8007080:	bf00      	nop
  }
  return usb_status;  
 8007082:	7bfb      	ldrb	r3, [r7, #15]
}
 8007084:	4618      	mov	r0, r3
 8007086:	3710      	adds	r7, #16
 8007088:	46bd      	mov	sp, r7
 800708a:	bd80      	pop	{r7, pc}

0800708c <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size    
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800708c:	b580      	push	{r7, lr}
 800708e:	b086      	sub	sp, #24
 8007090:	af00      	add	r7, sp, #0
 8007092:	60f8      	str	r0, [r7, #12]
 8007094:	607a      	str	r2, [r7, #4]
 8007096:	461a      	mov	r2, r3
 8007098:	460b      	mov	r3, r1
 800709a:	72fb      	strb	r3, [r7, #11]
 800709c:	4613      	mov	r3, r2
 800709e:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80070a0:	2300      	movs	r3, #0
 80070a2:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80070a4:	2300      	movs	r3, #0
 80070a6:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80070a8:	68fb      	ldr	r3, [r7, #12]
 80070aa:	f8d3 0220 	ldr.w	r0, [r3, #544]	; 0x220
 80070ae:	893b      	ldrh	r3, [r7, #8]
 80070b0:	7af9      	ldrb	r1, [r7, #11]
 80070b2:	687a      	ldr	r2, [r7, #4]
 80070b4:	f7fa ff1b 	bl	8001eee <HAL_PCD_EP_Transmit>
 80070b8:	4603      	mov	r3, r0
 80070ba:	75bb      	strb	r3, [r7, #22]
     
  switch (hal_status) {
 80070bc:	7dbb      	ldrb	r3, [r7, #22]
 80070be:	2b03      	cmp	r3, #3
 80070c0:	d816      	bhi.n	80070f0 <USBD_LL_Transmit+0x64>
 80070c2:	a201      	add	r2, pc, #4	; (adr r2, 80070c8 <USBD_LL_Transmit+0x3c>)
 80070c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070c8:	080070d9 	.word	0x080070d9
 80070cc:	080070df 	.word	0x080070df
 80070d0:	080070e5 	.word	0x080070e5
 80070d4:	080070eb 	.word	0x080070eb
    case HAL_OK :
      usb_status = USBD_OK;
 80070d8:	2300      	movs	r3, #0
 80070da:	75fb      	strb	r3, [r7, #23]
    break;
 80070dc:	e00b      	b.n	80070f6 <USBD_LL_Transmit+0x6a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80070de:	2302      	movs	r3, #2
 80070e0:	75fb      	strb	r3, [r7, #23]
    break;
 80070e2:	e008      	b.n	80070f6 <USBD_LL_Transmit+0x6a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80070e4:	2301      	movs	r3, #1
 80070e6:	75fb      	strb	r3, [r7, #23]
    break;
 80070e8:	e005      	b.n	80070f6 <USBD_LL_Transmit+0x6a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80070ea:	2302      	movs	r3, #2
 80070ec:	75fb      	strb	r3, [r7, #23]
    break;
 80070ee:	e002      	b.n	80070f6 <USBD_LL_Transmit+0x6a>
    default :
      usb_status = USBD_FAIL;
 80070f0:	2302      	movs	r3, #2
 80070f2:	75fb      	strb	r3, [r7, #23]
    break;
 80070f4:	bf00      	nop
  }
  return usb_status;    
 80070f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80070f8:	4618      	mov	r0, r3
 80070fa:	3718      	adds	r7, #24
 80070fc:	46bd      	mov	sp, r7
 80070fe:	bd80      	pop	{r7, pc}

08007100 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8007100:	b580      	push	{r7, lr}
 8007102:	b086      	sub	sp, #24
 8007104:	af00      	add	r7, sp, #0
 8007106:	60f8      	str	r0, [r7, #12]
 8007108:	607a      	str	r2, [r7, #4]
 800710a:	461a      	mov	r2, r3
 800710c:	460b      	mov	r3, r1
 800710e:	72fb      	strb	r3, [r7, #11]
 8007110:	4613      	mov	r3, r2
 8007112:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007114:	2300      	movs	r3, #0
 8007116:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007118:	2300      	movs	r3, #0
 800711a:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	f8d3 0220 	ldr.w	r0, [r3, #544]	; 0x220
 8007122:	893b      	ldrh	r3, [r7, #8]
 8007124:	7af9      	ldrb	r1, [r7, #11]
 8007126:	687a      	ldr	r2, [r7, #4]
 8007128:	f7fa fe97 	bl	8001e5a <HAL_PCD_EP_Receive>
 800712c:	4603      	mov	r3, r0
 800712e:	75bb      	strb	r3, [r7, #22]
     
  switch (hal_status) {
 8007130:	7dbb      	ldrb	r3, [r7, #22]
 8007132:	2b03      	cmp	r3, #3
 8007134:	d816      	bhi.n	8007164 <USBD_LL_PrepareReceive+0x64>
 8007136:	a201      	add	r2, pc, #4	; (adr r2, 800713c <USBD_LL_PrepareReceive+0x3c>)
 8007138:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800713c:	0800714d 	.word	0x0800714d
 8007140:	08007153 	.word	0x08007153
 8007144:	08007159 	.word	0x08007159
 8007148:	0800715f 	.word	0x0800715f
    case HAL_OK :
      usb_status = USBD_OK;
 800714c:	2300      	movs	r3, #0
 800714e:	75fb      	strb	r3, [r7, #23]
    break;
 8007150:	e00b      	b.n	800716a <USBD_LL_PrepareReceive+0x6a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8007152:	2302      	movs	r3, #2
 8007154:	75fb      	strb	r3, [r7, #23]
    break;
 8007156:	e008      	b.n	800716a <USBD_LL_PrepareReceive+0x6a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8007158:	2301      	movs	r3, #1
 800715a:	75fb      	strb	r3, [r7, #23]
    break;
 800715c:	e005      	b.n	800716a <USBD_LL_PrepareReceive+0x6a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800715e:	2302      	movs	r3, #2
 8007160:	75fb      	strb	r3, [r7, #23]
    break;
 8007162:	e002      	b.n	800716a <USBD_LL_PrepareReceive+0x6a>
    default :
      usb_status = USBD_FAIL;
 8007164:	2302      	movs	r3, #2
 8007166:	75fb      	strb	r3, [r7, #23]
    break;
 8007168:	bf00      	nop
  }
  return usb_status; 
 800716a:	7dfb      	ldrb	r3, [r7, #23]
}
 800716c:	4618      	mov	r0, r3
 800716e:	3718      	adds	r7, #24
 8007170:	46bd      	mov	sp, r7
 8007172:	bd80      	pop	{r7, pc}

08007174 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007174:	b480      	push	{r7}
 8007176:	b083      	sub	sp, #12
 8007178:	af00      	add	r7, sp, #0
 800717a:	4603      	mov	r3, r0
 800717c:	6039      	str	r1, [r7, #0]
 800717e:	71fb      	strb	r3, [r7, #7]
  *length = sizeof(USBD_FS_DeviceDesc);
 8007180:	683b      	ldr	r3, [r7, #0]
 8007182:	2212      	movs	r2, #18
 8007184:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8007186:	4b03      	ldr	r3, [pc, #12]	; (8007194 <USBD_FS_DeviceDescriptor+0x20>)
}
 8007188:	4618      	mov	r0, r3
 800718a:	370c      	adds	r7, #12
 800718c:	46bd      	mov	sp, r7
 800718e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007192:	4770      	bx	lr
 8007194:	20000160 	.word	0x20000160

08007198 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007198:	b480      	push	{r7}
 800719a:	b083      	sub	sp, #12
 800719c:	af00      	add	r7, sp, #0
 800719e:	4603      	mov	r3, r0
 80071a0:	6039      	str	r1, [r7, #0]
 80071a2:	71fb      	strb	r3, [r7, #7]
  *length = sizeof(USBD_LangIDDesc);
 80071a4:	683b      	ldr	r3, [r7, #0]
 80071a6:	2204      	movs	r2, #4
 80071a8:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80071aa:	4b03      	ldr	r3, [pc, #12]	; (80071b8 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 80071ac:	4618      	mov	r0, r3
 80071ae:	370c      	adds	r7, #12
 80071b0:	46bd      	mov	sp, r7
 80071b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071b6:	4770      	bx	lr
 80071b8:	20000174 	.word	0x20000174

080071bc <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80071bc:	b580      	push	{r7, lr}
 80071be:	b082      	sub	sp, #8
 80071c0:	af00      	add	r7, sp, #0
 80071c2:	4603      	mov	r3, r0
 80071c4:	6039      	str	r1, [r7, #0]
 80071c6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80071c8:	79fb      	ldrb	r3, [r7, #7]
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d105      	bne.n	80071da <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80071ce:	683a      	ldr	r2, [r7, #0]
 80071d0:	4907      	ldr	r1, [pc, #28]	; (80071f0 <USBD_FS_ProductStrDescriptor+0x34>)
 80071d2:	4808      	ldr	r0, [pc, #32]	; (80071f4 <USBD_FS_ProductStrDescriptor+0x38>)
 80071d4:	f7ff f9df 	bl	8006596 <USBD_GetString>
 80071d8:	e004      	b.n	80071e4 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80071da:	683a      	ldr	r2, [r7, #0]
 80071dc:	4904      	ldr	r1, [pc, #16]	; (80071f0 <USBD_FS_ProductStrDescriptor+0x34>)
 80071de:	4805      	ldr	r0, [pc, #20]	; (80071f4 <USBD_FS_ProductStrDescriptor+0x38>)
 80071e0:	f7ff f9d9 	bl	8006596 <USBD_GetString>
  }
  return USBD_StrDesc;
 80071e4:	4b02      	ldr	r3, [pc, #8]	; (80071f0 <USBD_FS_ProductStrDescriptor+0x34>)
}
 80071e6:	4618      	mov	r0, r3
 80071e8:	3708      	adds	r7, #8
 80071ea:	46bd      	mov	sp, r7
 80071ec:	bd80      	pop	{r7, pc}
 80071ee:	bf00      	nop
 80071f0:	200104e4 	.word	0x200104e4
 80071f4:	080075ec 	.word	0x080075ec

080071f8 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80071f8:	b580      	push	{r7, lr}
 80071fa:	b082      	sub	sp, #8
 80071fc:	af00      	add	r7, sp, #0
 80071fe:	4603      	mov	r3, r0
 8007200:	6039      	str	r1, [r7, #0]
 8007202:	71fb      	strb	r3, [r7, #7]
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8007204:	683a      	ldr	r2, [r7, #0]
 8007206:	4904      	ldr	r1, [pc, #16]	; (8007218 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8007208:	4804      	ldr	r0, [pc, #16]	; (800721c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800720a:	f7ff f9c4 	bl	8006596 <USBD_GetString>
  return USBD_StrDesc;
 800720e:	4b02      	ldr	r3, [pc, #8]	; (8007218 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8007210:	4618      	mov	r0, r3
 8007212:	3708      	adds	r7, #8
 8007214:	46bd      	mov	sp, r7
 8007216:	bd80      	pop	{r7, pc}
 8007218:	200104e4 	.word	0x200104e4
 800721c:	08007600 	.word	0x08007600

08007220 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007220:	b580      	push	{r7, lr}
 8007222:	b082      	sub	sp, #8
 8007224:	af00      	add	r7, sp, #0
 8007226:	4603      	mov	r3, r0
 8007228:	6039      	str	r1, [r7, #0]
 800722a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800722c:	79fb      	ldrb	r3, [r7, #7]
 800722e:	2b00      	cmp	r3, #0
 8007230:	d105      	bne.n	800723e <USBD_FS_SerialStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_SERIALNUMBER_STRING_FS, USBD_StrDesc, length);
 8007232:	683a      	ldr	r2, [r7, #0]
 8007234:	4907      	ldr	r1, [pc, #28]	; (8007254 <USBD_FS_SerialStrDescriptor+0x34>)
 8007236:	4808      	ldr	r0, [pc, #32]	; (8007258 <USBD_FS_SerialStrDescriptor+0x38>)
 8007238:	f7ff f9ad 	bl	8006596 <USBD_GetString>
 800723c:	e004      	b.n	8007248 <USBD_FS_SerialStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_SERIALNUMBER_STRING_FS, USBD_StrDesc, length);
 800723e:	683a      	ldr	r2, [r7, #0]
 8007240:	4904      	ldr	r1, [pc, #16]	; (8007254 <USBD_FS_SerialStrDescriptor+0x34>)
 8007242:	4805      	ldr	r0, [pc, #20]	; (8007258 <USBD_FS_SerialStrDescriptor+0x38>)
 8007244:	f7ff f9a7 	bl	8006596 <USBD_GetString>
  }
  return USBD_StrDesc;
 8007248:	4b02      	ldr	r3, [pc, #8]	; (8007254 <USBD_FS_SerialStrDescriptor+0x34>)
}
 800724a:	4618      	mov	r0, r3
 800724c:	3708      	adds	r7, #8
 800724e:	46bd      	mov	sp, r7
 8007250:	bd80      	pop	{r7, pc}
 8007252:	bf00      	nop
 8007254:	200104e4 	.word	0x200104e4
 8007258:	08007614 	.word	0x08007614

0800725c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800725c:	b580      	push	{r7, lr}
 800725e:	b082      	sub	sp, #8
 8007260:	af00      	add	r7, sp, #0
 8007262:	4603      	mov	r3, r0
 8007264:	6039      	str	r1, [r7, #0]
 8007266:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8007268:	79fb      	ldrb	r3, [r7, #7]
 800726a:	2b00      	cmp	r3, #0
 800726c:	d105      	bne.n	800727a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800726e:	683a      	ldr	r2, [r7, #0]
 8007270:	4907      	ldr	r1, [pc, #28]	; (8007290 <USBD_FS_ConfigStrDescriptor+0x34>)
 8007272:	4808      	ldr	r0, [pc, #32]	; (8007294 <USBD_FS_ConfigStrDescriptor+0x38>)
 8007274:	f7ff f98f 	bl	8006596 <USBD_GetString>
 8007278:	e004      	b.n	8007284 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800727a:	683a      	ldr	r2, [r7, #0]
 800727c:	4904      	ldr	r1, [pc, #16]	; (8007290 <USBD_FS_ConfigStrDescriptor+0x34>)
 800727e:	4805      	ldr	r0, [pc, #20]	; (8007294 <USBD_FS_ConfigStrDescriptor+0x38>)
 8007280:	f7ff f989 	bl	8006596 <USBD_GetString>
  }
  return USBD_StrDesc;
 8007284:	4b02      	ldr	r3, [pc, #8]	; (8007290 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8007286:	4618      	mov	r0, r3
 8007288:	3708      	adds	r7, #8
 800728a:	46bd      	mov	sp, r7
 800728c:	bd80      	pop	{r7, pc}
 800728e:	bf00      	nop
 8007290:	200104e4 	.word	0x200104e4
 8007294:	08007624 	.word	0x08007624

08007298 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007298:	b580      	push	{r7, lr}
 800729a:	b082      	sub	sp, #8
 800729c:	af00      	add	r7, sp, #0
 800729e:	4603      	mov	r3, r0
 80072a0:	6039      	str	r1, [r7, #0]
 80072a2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80072a4:	79fb      	ldrb	r3, [r7, #7]
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d105      	bne.n	80072b6 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80072aa:	683a      	ldr	r2, [r7, #0]
 80072ac:	4907      	ldr	r1, [pc, #28]	; (80072cc <USBD_FS_InterfaceStrDescriptor+0x34>)
 80072ae:	4808      	ldr	r0, [pc, #32]	; (80072d0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80072b0:	f7ff f971 	bl	8006596 <USBD_GetString>
 80072b4:	e004      	b.n	80072c0 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80072b6:	683a      	ldr	r2, [r7, #0]
 80072b8:	4904      	ldr	r1, [pc, #16]	; (80072cc <USBD_FS_InterfaceStrDescriptor+0x34>)
 80072ba:	4805      	ldr	r0, [pc, #20]	; (80072d0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80072bc:	f7ff f96b 	bl	8006596 <USBD_GetString>
  }
  return USBD_StrDesc;
 80072c0:	4b02      	ldr	r3, [pc, #8]	; (80072cc <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 80072c2:	4618      	mov	r0, r3
 80072c4:	3708      	adds	r7, #8
 80072c6:	46bd      	mov	sp, r7
 80072c8:	bd80      	pop	{r7, pc}
 80072ca:	bf00      	nop
 80072cc:	200104e4 	.word	0x200104e4
 80072d0:	08007630 	.word	0x08007630

080072d4 <UVC_Init_FS>:
/**
  * @brief  Initializes the UVC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t UVC_Init_FS(void)
{
 80072d4:	b580      	push	{r7, lr}
 80072d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_UVC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 80072d8:	2200      	movs	r2, #0
 80072da:	4905      	ldr	r1, [pc, #20]	; (80072f0 <UVC_Init_FS+0x1c>)
 80072dc:	4805      	ldr	r0, [pc, #20]	; (80072f4 <UVC_Init_FS+0x20>)
 80072de:	f7fe fa6c 	bl	80057ba <USBD_UVC_SetTxBuffer>
  USBD_UVC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80072e2:	4905      	ldr	r1, [pc, #20]	; (80072f8 <UVC_Init_FS+0x24>)
 80072e4:	4803      	ldr	r0, [pc, #12]	; (80072f4 <UVC_Init_FS+0x20>)
 80072e6:	f7fe fa82 	bl	80057ee <USBD_UVC_SetRxBuffer>
  return (USBD_OK);
 80072ea:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 80072ec:	4618      	mov	r0, r3
 80072ee:	bd80      	pop	{r7, pc}
 80072f0:	20010ee4 	.word	0x20010ee4
 80072f4:	2000fec0 	.word	0x2000fec0
 80072f8:	200106e4 	.word	0x200106e4

080072fc <UVC_DeInit_FS>:
/**
  * @brief  DeInitializes the UVC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t UVC_DeInit_FS(void)
{
 80072fc:	b480      	push	{r7}
 80072fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8007300:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8007302:	4618      	mov	r0, r3
 8007304:	46bd      	mov	sp, r7
 8007306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800730a:	4770      	bx	lr

0800730c <UVC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t UVC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800730c:	b480      	push	{r7}
 800730e:	b083      	sub	sp, #12
 8007310:	af00      	add	r7, sp, #0
 8007312:	4603      	mov	r3, r0
 8007314:	6039      	str	r1, [r7, #0]
 8007316:	71fb      	strb	r3, [r7, #7]
 8007318:	4613      	mov	r3, r2
 800731a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800731c:	79fb      	ldrb	r3, [r7, #7]
 800731e:	2b23      	cmp	r3, #35	; 0x23
 8007320:	d84a      	bhi.n	80073b8 <UVC_Control_FS+0xac>
 8007322:	a201      	add	r2, pc, #4	; (adr r2, 8007328 <UVC_Control_FS+0x1c>)
 8007324:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007328:	080073b9 	.word	0x080073b9
 800732c:	080073b9 	.word	0x080073b9
 8007330:	080073b9 	.word	0x080073b9
 8007334:	080073b9 	.word	0x080073b9
 8007338:	080073b9 	.word	0x080073b9
 800733c:	080073b9 	.word	0x080073b9
 8007340:	080073b9 	.word	0x080073b9
 8007344:	080073b9 	.word	0x080073b9
 8007348:	080073b9 	.word	0x080073b9
 800734c:	080073b9 	.word	0x080073b9
 8007350:	080073b9 	.word	0x080073b9
 8007354:	080073b9 	.word	0x080073b9
 8007358:	080073b9 	.word	0x080073b9
 800735c:	080073b9 	.word	0x080073b9
 8007360:	080073b9 	.word	0x080073b9
 8007364:	080073b9 	.word	0x080073b9
 8007368:	080073b9 	.word	0x080073b9
 800736c:	080073b9 	.word	0x080073b9
 8007370:	080073b9 	.word	0x080073b9
 8007374:	080073b9 	.word	0x080073b9
 8007378:	080073b9 	.word	0x080073b9
 800737c:	080073b9 	.word	0x080073b9
 8007380:	080073b9 	.word	0x080073b9
 8007384:	080073b9 	.word	0x080073b9
 8007388:	080073b9 	.word	0x080073b9
 800738c:	080073b9 	.word	0x080073b9
 8007390:	080073b9 	.word	0x080073b9
 8007394:	080073b9 	.word	0x080073b9
 8007398:	080073b9 	.word	0x080073b9
 800739c:	080073b9 	.word	0x080073b9
 80073a0:	080073b9 	.word	0x080073b9
 80073a4:	080073b9 	.word	0x080073b9
 80073a8:	080073b9 	.word	0x080073b9
 80073ac:	080073b9 	.word	0x080073b9
 80073b0:	080073b9 	.word	0x080073b9
 80073b4:	080073b9 	.word	0x080073b9
    case UVC_SEND_BREAK:

    break;

  default:
    break;
 80073b8:	bf00      	nop
  }

  return (USBD_OK);
 80073ba:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80073bc:	4618      	mov	r0, r3
 80073be:	370c      	adds	r7, #12
 80073c0:	46bd      	mov	sp, r7
 80073c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073c6:	4770      	bx	lr

080073c8 <UVC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t UVC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 80073c8:	b580      	push	{r7, lr}
 80073ca:	b082      	sub	sp, #8
 80073cc:	af00      	add	r7, sp, #0
 80073ce:	6078      	str	r0, [r7, #4]
 80073d0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_UVC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 80073d2:	6879      	ldr	r1, [r7, #4]
 80073d4:	4805      	ldr	r0, [pc, #20]	; (80073ec <UVC_Receive_FS+0x24>)
 80073d6:	f7fe fa0a 	bl	80057ee <USBD_UVC_SetRxBuffer>
  USBD_UVC_ReceivePacket(&hUsbDeviceFS);
 80073da:	4804      	ldr	r0, [pc, #16]	; (80073ec <UVC_Receive_FS+0x24>)
 80073dc:	f7fe fa1b 	bl	8005816 <USBD_UVC_ReceivePacket>
  return (USBD_OK);
 80073e0:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 80073e2:	4618      	mov	r0, r3
 80073e4:	3708      	adds	r7, #8
 80073e6:	46bd      	mov	sp, r7
 80073e8:	bd80      	pop	{r7, pc}
 80073ea:	bf00      	nop
 80073ec:	2000fec0 	.word	0x2000fec0

080073f0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80073f0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8007428 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80073f4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80073f6:	e003      	b.n	8007400 <LoopCopyDataInit>

080073f8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80073f8:	4b0c      	ldr	r3, [pc, #48]	; (800742c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80073fa:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80073fc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80073fe:	3104      	adds	r1, #4

08007400 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8007400:	480b      	ldr	r0, [pc, #44]	; (8007430 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8007402:	4b0c      	ldr	r3, [pc, #48]	; (8007434 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8007404:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8007406:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8007408:	d3f6      	bcc.n	80073f8 <CopyDataInit>
  ldr  r2, =_sbss
 800740a:	4a0b      	ldr	r2, [pc, #44]	; (8007438 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800740c:	e002      	b.n	8007414 <LoopFillZerobss>

0800740e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800740e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8007410:	f842 3b04 	str.w	r3, [r2], #4

08007414 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8007414:	4b09      	ldr	r3, [pc, #36]	; (800743c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8007416:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8007418:	d3f9      	bcc.n	800740e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800741a:	f7ff fb0f 	bl	8006a3c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800741e:	f000 f811 	bl	8007444 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8007422:	f7ff f9e9 	bl	80067f8 <main>
  bx  lr    
 8007426:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8007428:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 800742c:	08007660 	.word	0x08007660
  ldr  r0, =_sdata
 8007430:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8007434:	20000188 	.word	0x20000188
  ldr  r2, =_sbss
 8007438:	2000fb88 	.word	0x2000fb88
  ldr  r3, = _ebss
 800743c:	200116e4 	.word	0x200116e4

08007440 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8007440:	e7fe      	b.n	8007440 <ADC_IRQHandler>
	...

08007444 <__libc_init_array>:
 8007444:	b570      	push	{r4, r5, r6, lr}
 8007446:	4e0d      	ldr	r6, [pc, #52]	; (800747c <__libc_init_array+0x38>)
 8007448:	4c0d      	ldr	r4, [pc, #52]	; (8007480 <__libc_init_array+0x3c>)
 800744a:	1ba4      	subs	r4, r4, r6
 800744c:	10a4      	asrs	r4, r4, #2
 800744e:	2500      	movs	r5, #0
 8007450:	42a5      	cmp	r5, r4
 8007452:	d109      	bne.n	8007468 <__libc_init_array+0x24>
 8007454:	4e0b      	ldr	r6, [pc, #44]	; (8007484 <__libc_init_array+0x40>)
 8007456:	4c0c      	ldr	r4, [pc, #48]	; (8007488 <__libc_init_array+0x44>)
 8007458:	f000 f818 	bl	800748c <_init>
 800745c:	1ba4      	subs	r4, r4, r6
 800745e:	10a4      	asrs	r4, r4, #2
 8007460:	2500      	movs	r5, #0
 8007462:	42a5      	cmp	r5, r4
 8007464:	d105      	bne.n	8007472 <__libc_init_array+0x2e>
 8007466:	bd70      	pop	{r4, r5, r6, pc}
 8007468:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800746c:	4798      	blx	r3
 800746e:	3501      	adds	r5, #1
 8007470:	e7ee      	b.n	8007450 <__libc_init_array+0xc>
 8007472:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007476:	4798      	blx	r3
 8007478:	3501      	adds	r5, #1
 800747a:	e7f2      	b.n	8007462 <__libc_init_array+0x1e>
 800747c:	08007658 	.word	0x08007658
 8007480:	08007658 	.word	0x08007658
 8007484:	08007658 	.word	0x08007658
 8007488:	0800765c 	.word	0x0800765c

0800748c <_init>:
 800748c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800748e:	bf00      	nop
 8007490:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007492:	bc08      	pop	{r3}
 8007494:	469e      	mov	lr, r3
 8007496:	4770      	bx	lr

08007498 <_fini>:
 8007498:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800749a:	bf00      	nop
 800749c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800749e:	bc08      	pop	{r3}
 80074a0:	469e      	mov	lr, r3
 80074a2:	4770      	bx	lr
