// Seed: 25707362
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  id_7 :
  assert property (@(posedge id_2) -1)
  else $unsigned(39);
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd17,
    parameter id_2 = 32'd97,
    parameter id_3 = 32'd71
) (
    _id_1,
    _id_2,
    _id_3
);
  inout wire _id_3;
  input wire _id_2;
  input wire _id_1;
  logic id_4;
  ;
  assign id_4 = "" ^ -1;
  logic [id_3 : 'b0] id_5;
  ;
  assign id_5[id_1] = 1 == id_1 ? (-1) == -1 : id_1;
  logic id_6, id_7;
  assign id_5 = id_3;
  logic [7:0] id_8;
  tri1 id_9;
  assign id_8[id_2] = id_7;
  wire id_10;
  assign id_9 = 1;
  wire id_11;
  final $unsigned(15);
  ;
  module_0 modCall_1 (
      id_4,
      id_7,
      id_7,
      id_10,
      id_10,
      id_6
  );
endmodule
