module TB_bankRegisterArray ();	

	logic        V1, V2, V3,
	logic [3:0]  CLK, WE3,
	logic [31:0] VD1         [9:0], 
	logic [31:0] VD2         [9:0], 
	logic [31:0] WD3         [9:0];
	
	bankRegisterArray #(16) uut(CLK, WE3, V1, V2, V3, WD3, VD1, VD2);
	
	initial begin
		V1 = 0;
		V2 = 1;
		V3 = 0;
		WD3[0] = 16'b0000;
		WD3[1] = 16'b0001;
		WD3[2] = 16'b0010;
		WD3[3] = 16'b0011;
		WD3[4] = 16'b0100;
		WD3[5] = 16'b0101;
		WD3[6] = 16'b0110;
		WD3[7] = 16'b0111;
		WD3[8] = 16'b1000;
		WD3[9] = 16'b1001;
		WE3 = 0;
		CLK = 1; #10;
		
		CLK = 0; #10;
		
		WE3 = 1;
		CLK = 1; #10;
		CLK = 0; #10;
		
		WD3 = 32'b11110000000000000000000000000111;
		A3 = 4'b0001;
		CLK = 1; #10;
		CLK = 0; #10;
		
		WE3 = 0;
		CLK = 1; #10;
		CLK = 0; #10;
		
		WE3 = 1;
		WD3 = 32'b11110000000011111111000000000111;
		A3 = 4'b0100;
		CLK = 1; #10;
		CLK = 0; #10;
		CLK = 1; #10;
		CLK = 0; #10;
	end

endmodule
