module wideexpr_00466(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (ctrl[6]?(-(((((ctrl[4]?(u4)<<(s4):{(u2)-(s1),2'sb10}))-(^(((ctrl[6]?s3:s1))<<((ctrl[7]?6'sb001110:s6)))))|($signed({1{|((ctrl[7]?1'sb0:3'sb111))}})))&(~^($signed(5'b11111)))))==(+(((ctrl[1]?((ctrl[6]?+(+(s6)):(ctrl[1]?4'sb1111:-(4'sb0100))))&((ctrl[2]?-((u2)<<<(u0)):s6)):$signed(((ctrl[2]?u5:$unsigned(s2)))>>({4{(ctrl[3]?s6:s2)}}))))>=(6'sb011010))):$unsigned(-($signed({5'b00100}))));
  assign y1 = {1{{3{3'b010}}}};
  assign y2 = 6'sb000100;
  assign y3 = (ctrl[4]?(s3)<=((5'sb01001)&($signed(+({{2{(2'sb10)^~(6'sb010011)}}})))):{s6,u2});
  assign y4 = {(+((ctrl[0]?($signed(+((3'sb101)<(s7))))|(~&($signed($signed(3'b101)))):u6)))>>(3'sb100),$signed(1'sb0),$signed((+(1'sb1))&($signed((((4'sb0011)<=(2'sb11))^~(2'b01))!=((ctrl[7]?$signed((ctrl[1]?2'sb01:s1)):~&(+(s5))))))),$signed($unsigned($unsigned((ctrl[0]?$signed(((s3)&(6'sb111010))&(s1)):(ctrl[0]?(s3)^(s5):5'sb01101)))))};
  assign y5 = {3{+({1{3'sb110}})}};
  assign y6 = ((((ctrl[3]?-({2{1'sb1}}):$signed((s2)&(3'sb111))))>>(+(1'b1)))-((ctrl[3]?s4:3'sb111)))^((+(~|({4{(ctrl[4]?s3:4'b0110)}})))>>(s1));
  assign y7 = (ctrl[7]?-((-((4'b0011)^~(3'b001)))-(3'sb100)):1'sb1);
endmodule
