Analysis & Synthesis Status : Successful - Mon Aug 25 10:51:59 2025
Quartus Prime Version : 19.1.0 Build 670 09/22/2019 SJ Lite Edition
Revision Name : Lab1_FPGA_RTL
Top-level Entity Name : toplevel
Family : Cyclone V
Logic utilization (in ALMs) : N/A
Total registers : 26
Total pins : 57
Total virtual pins : 0
Total block memory bits : 0
Total DSP Blocks : 0
Total HSSI RX PCSs : 0
Total HSSI PMA RX Deserializers : 0
Total HSSI TX PCSs : 0
Total HSSI PMA TX Serializers : 0
Total PLLs : 0
Total DLLs : 0
