`timescale 1ns / 1ps

module CLK_CNTRL(

    );
endmodule
