Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.1 (lin64) Build 5266912 Sun Dec 15 09:03:31 MST 2024
| Date         : Mon Feb 10 13:56:57 2025
| Host         : work5.itiv.kit.edu running 64-bit Rocky Linux 9.5 (Blue Onyx)
| Command      : report_utilization -file full_util_synthed.rpt -pb full_util_synthed.pb
| Design       : vitis_design_wrapper
| Device       : xcvc1902-vsva2197-2MP-e-S
| Speed File   : -2MP
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Netlist Logic
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. NOC Interfaces
7. AI Engines
8. ADVANCED
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. Netlist Logic
----------------

+----------------------------+--------+-------+------------+-----------+-------+
|          Site Type         |  Used  | Fixed | Prohibited | Available | Util% |
+----------------------------+--------+-------+------------+-----------+-------+
| Registers                  | 106828 |     0 |          0 |   1799680 |  5.94 |
|   Register as Flip Flop    | 106828 |     0 |          0 |   1799680 |  5.94 |
|   Register as Latch        |      0 |     0 |          0 |   1799680 |  0.00 |
| CLB LUTs*                  |  56110 |     0 |          0 |    899840 |  6.24 |
|   LUT as Logic             |  48036 |     0 |          0 |    899840 |  5.34 |
|   LUT as Memory            |   8074 |     0 |          0 |    449920 |  1.79 |
|     LUT as Distributed RAM |   3063 |     0 |            |           |       |
|     LUT as Shift Register  |   5011 |     0 |            |           |       |
|       Variable Length SRL  |   4517 |     0 |            |           |       |
|       Fixed Length SRL     |    494 |     0 |            |           |       |
| LOOKAHEAD8                 |   1947 |     0 |          0 |    112480 |  1.73 |
+----------------------------+--------+-------+------------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.
Warning! LUT value is adjusted to account for LUT combining.
Warning! For any ECO changes, please run place_design if there are unplaced instances


2. BLOCKRAM
-----------

+--------------------------+-------+-------+------------+-----------+-------+
|         Site Type        |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------+-------+-------+------------+-----------+-------+
| Block RAM Tile           | 139.5 |     0 |          0 |       967 | 14.43 |
|   RAMB36E5               |   135 |     0 |          0 |       967 | 13.96 |
|   RAMB18E5*              |     9 |     0 |          0 |      1934 |  0.47 |
| Block RAM Imux registers |     0 |     0 |            |           |       |
|   Pipelining             |     0 |       |            |           |       |
| URAM                     |     3 |     0 |          0 |       463 |  0.65 |
| URAM Imux registers      |     0 |     0 |            |           |       |
|   Pipelining             |     0 |       |            |           |       |
+--------------------------+-------+-------+------------+-----------+-------+
* Note: Each RAMB18 is counted as 0.5 Block RAM tiles


3. ARITHMETIC
-------------

+--------------------+------+-------+------------+-----------+-------+
|      Site Type     | Used | Fixed | Prohibited | Available | Util% |
+--------------------+------+-------+------------+-----------+-------+
| DSP Slices         |  118 |     0 |          0 |      1968 |  6.00 |
|   DSP58            |  118 |     0 |            |           |       |
|   DSPCPLX          |    0 |     0 |            |           |       |
|   DSPFP32          |    0 |     0 |            |           |       |
|   DSP48E5          |    0 |     0 |            |           |       |
| DSP Imux registers |    0 |     0 |            |           |       |
|   Pipelining       |    0 |       |            |           |       |
+--------------------+------+-------+------------+-----------+-------+


4. I/O
------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| Bonded IOB |  382 |   382 |          0 |       692 | 55.20 |
|   XPIO IOB |  382 |   382 |          0 |       648 | 58.95 |
|     INPUT  |    6 |       |            |           |       |
|     OUTPUT |  112 |       |            |           |       |
|     BIDIR  |  264 |       |            |           |       |
|   HDIO IOB |    0 |     0 |          0 |        44 |  0.00 |
+------------+------+-------+------------+-----------+-------+
* Note: Refer to report_io for information on MIO pins.


5. CLOCK
--------

+------------------------+------+-------+------------+-----------+-------+
|        Site Type       | Used | Fixed | Prohibited | Available | Util% |
+------------------------+------+-------+------------+-----------+-------+
| BUFGCE_DIV/MBUFGCE_DIV |    0 |     0 |          0 |        40 |  0.00 |
| BUFG_PS/MBUFG_PS       |    5 |     0 |          0 |        12 | 41.67 |
| BUFG_GT/MBUFG_GT       |    0 |     0 |          0 |       168 |  0.00 |
| BUFGCE/MBUFGCE         |    9 |     0 |          0 |       296 |  3.04 |
| BUFGCTRL/MBUFGCTRL*    |    0 |     0 |          0 |        80 |  0.00 |
| BUFG_FABRIC            |    0 |     0 |          0 |       384 |  0.00 |
| DPLL                   |    0 |     0 |          0 |        23 |  0.00 |
| XPLL                   |    9 |     0 |          0 |        24 | 37.50 |
| MMCM                   |    2 |     0 |          0 |        12 | 16.67 |
+------------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL/MBUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. NOC Interfaces
-----------------

+--------------------+------+-------+------------+-----------+-------+
|      Site Type     | Used | Fixed | Prohibited | Available | Util% |
+--------------------+------+-------+------------+-----------+-------+
| NOC Master 512 bit |    3 |     0 |          0 |        28 | 10.71 |
| NOC Slave 512 bit  |    0 |     0 |          0 |        28 |  0.00 |
| NOC Master 128 bit |    8 |     0 |          0 |        26 | 30.77 |
| NOC Slave 128 bit  |    1 |     0 |          0 |        22 |  4.55 |
+--------------------+------+-------+------------+-----------+-------+


7. AI Engines
-------------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| AI Engines |    0 |     0 |          0 |       400 |  0.00 |
| PL Master  |    0 |     0 |          0 |       234 |  0.00 |
| PL Slave   |    0 |     0 |          0 |       312 |  0.00 |
| NOC Master |    0 |     0 |          0 |        16 |  0.00 |
| NOC Slave  |    1 |     0 |          0 |        16 |  6.25 |
+------------+------+-------+------------+-----------+-------+


8. ADVANCED
-----------

+--------------------+------+-------+------------+-----------+--------+
|      Site Type     | Used | Fixed | Prohibited | Available |  Util% |
+--------------------+------+-------+------------+-----------+--------+
| CPM_EXT            |    0 |     0 |          0 |         1 |   0.00 |
| CPM_MAIN           |    0 |     0 |          0 |         1 |   0.00 |
| DDRMC              |    3 |     0 |          0 |         4 |  75.00 |
| DDRMC_RIU          |    3 |     0 |          0 |         4 |  75.00 |
| GTYE5_QUAD         |    0 |     0 |          0 |        11 |   0.00 |
| MRMAC              |    0 |     0 |          0 |         4 |   0.00 |
| NPI_NIR            |    0 |     0 |          0 |         1 |   0.00 |
| OBUFDS_GTE5        |    0 |     0 |          0 |        22 |   0.00 |
| OBUFDS_GTE5_ADV    |    0 |     0 |          0 |        22 |   0.00 |
| OBUFTDS_COMP       |    0 |     0 |          0 |       324 |   0.00 |
| PCIE40E5           |    0 |     0 |          0 |         4 |   0.00 |
| PS9                |    1 |     1 |          0 |         1 | 100.00 |
| XPIPE_QUAD         |    0 |     0 |          0 |         4 |   0.00 |
| BLI Registers      |    0 |     0 |          0 |     88264 |   0.00 |
| BLI Imux Registers |    0 |     0 |            |           |        |
|   Pipelining       |    0 |     0 |            |           |        |
| ADVANCED Imux      |    0 |     0 |            |           |        |
+--------------------+------+-------+------------+-----------+--------+


9. Primitives
-------------

+---------------+--------+---------------------+
|    Ref Name   |  Used  | Functional Category |
+---------------+--------+---------------------+
| FDRE          | 105440 |            Register |
| LUT3          |  15221 |                 CLB |
| LUTCY2        |  13349 |                 CLB |
| LUTCY1        |  13349 |                 CLB |
| LUT6          |  13255 |                 CLB |
| LUT2          |   5762 |                 CLB |
| LUT4          |   5677 |                 CLB |
| LUT5          |   5481 |                 CLB |
| RAMD32        |   4706 |                 CLB |
| SRL16E        |   3571 |                 CLB |
| SRLC32E       |   3353 |                 CLB |
| LOOKAHEAD8    |   1947 |                 CLB |
| LUT1          |   1326 |                 CLB |
| FDCE          |    761 |            Register |
| RAMS32        |    671 |                 CLB |
| FDSE          |    626 |            Register |
| RAMD64E5      |    366 |                 CLB |
| IOBUF         |    216 |                 I/O |
| RAMB36E5_INT  |    135 |            BLOCKRAM |
| DSP58         |    118 |          Arithmetic |
| OBUF          |     94 |                 I/O |
| XPHY          |     71 |                 I/O |
| XPIO_VREF     |     48 |                 I/O |
| IOBUFDS_COMP  |     16 |                 I/O |
| XPLL          |      9 |               Clock |
| RAMB18E5_INT  |      9 |            BLOCKRAM |
| OBUFDS        |      9 |                 I/O |
| NOC_NMU128    |      8 |            Advanced |
| IOBUFDS       |      8 |                 I/O |
| BUFGCE        |      8 |               Clock |
| BUFG_PS       |      5 |               Clock |
| URAM288E5     |      3 |            BLOCKRAM |
| NOC_NMU512    |      3 |            Advanced |
| IBUFDS        |      3 |                 I/O |
| DDRMC_RIU     |      3 |            Advanced |
| DDRMC         |      3 |            Advanced |
| MMCME5        |      2 |               Clock |
| PS9           |      1 |            Advanced |
| NOC_NSU128    |      1 |            Advanced |
| MBUFGCE       |      1 |               Clock |
| FDPE          |      1 |            Register |
| AIE_NOC_S_AXI |      1 |            Advanced |
+---------------+--------+---------------------+


10. Black Boxes
---------------

+-------------------+------+
|      Ref Name     | Used |
+-------------------+------+
| proc_sys_reset_CV |    1 |
| axi_noc_CV        |    1 |
| axi_dbg_hub_CV    |    1 |
+-------------------+------+


11. Instantiated Netlists
-------------------------

+--------------------------------------------+------+
|                  Ref Name                  | Used |
+--------------------------------------------+------+
| vitis_design_psr_clk_wiz_clk_out1_128mhz_0 |    1 |
| vitis_design_proc_sys_reset_6_0            |    1 |
| vitis_design_proc_sys_reset_5_0            |    1 |
| vitis_design_proc_sys_reset_4_0            |    1 |
| vitis_design_proc_sys_reset_3_0            |    1 |
| vitis_design_proc_sys_reset_2_0            |    1 |
| vitis_design_proc_sys_reset_1_0            |    1 |
| vitis_design_proc_sys_reset_0_0            |    1 |
| vitis_design_noc_lpddr4_0                  |    1 |
| vitis_design_noc_ddr4_0                    |    1 |
| vitis_design_icn_ctrl_3_0                  |    1 |
| vitis_design_icn_ctrl_2_0                  |    1 |
| vitis_design_icn_ctrl_1_0                  |    1 |
| vitis_design_icn_ctrl_0_0                  |    1 |
| vitis_design_icn_ctrl_0                    |    1 |
| vitis_design_harness_1_0                   |    1 |
| vitis_design_dummy_slave_3_0               |    1 |
| vitis_design_dummy_slave_2_0               |    1 |
| vitis_design_dummy_slave_1_0               |    1 |
| vitis_design_dummy_slave_0_0               |    1 |
| vitis_design_dpa_trace_s2mm_0              |    1 |
| vitis_design_dpa_mon2_0                    |    1 |
| vitis_design_dpa_mon1_0                    |    1 |
| vitis_design_dpa_mon0_0                    |    1 |
| vitis_design_dpa_hub_0                     |    1 |
| vitis_design_dpa_ctrl_interconnect_0       |    1 |
| vitis_design_clk_wizard_0_0                |    1 |
| vitis_design_clk_wiz_0                     |    1 |
| vitis_design_cips_noc_0                    |    1 |
| vitis_design_axis_ila_0_0                  |    1 |
| vitis_design_axi_intc_parent_0             |    1 |
| vitis_design_axi_intc_cascaded_1_0         |    1 |
| vitis_design_axi_ic_noc_ddr4_S00_AXI_0     |    1 |
+--------------------------------------------+------+


