<stg><name>nlms_module_3tap</name>


<trans_list>

<trans id="2136" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2137" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2138" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2139" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2140" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2141" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2142" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2143" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2144" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2145" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2146" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2147" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2148" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2149" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2150" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2151" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2152" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2153" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2154" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2155" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2156" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2157" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2158" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2159" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2160" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2161" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2162" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2163" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2164" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2165" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2166" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2167" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2168" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2169" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2170" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2171" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2172" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2173" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2174" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2175" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2176" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2177" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2178" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2179" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2180" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2181" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2182" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2183" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2184" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2185" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2186" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2187" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2188" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2189" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2190" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2191" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2192" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2193" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2194" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2195" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2196" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2197" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2198" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2199" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2200" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2201" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2202" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2203" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2204" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2205" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2206" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2207" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2208" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2209" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2210" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2211" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2212" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2213" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2214" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2215" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2216" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2217" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2218" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2219" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2220" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2221" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2222" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2223" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2224" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2225" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2226" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2227" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2228" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2229" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2230" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2231" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2232" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2233" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2234" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2235" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2236" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2237" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="104" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="41" op_0_bw="41" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:21 %empty = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %main_in_V_data_V, i4 %main_in_V_keep_V, i4 %main_in_V_strb_V, i1 %main_in_V_last_V

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="41">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:22 %p_0 = extractvalue i41 %empty

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="41">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:23 %p_s = extractvalue i41 %empty

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="41" op_0_bw="41" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:24 %empty_17 = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %aux_in_V_data_V, i4 %aux_in_V_keep_V, i4 %aux_in_V_strb_V, i1 %aux_in_V_last_V

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="41">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:25 %p_1 = extractvalue i41 %empty_17

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:26 %aux_tmp_data_M_real_V = trunc i32 %p_1

]]></Node>
<StgValue><ssdm name="aux_tmp_data_M_real_V"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:27 %aux_tmp_data_M_imag_V = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %p_1, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="aux_tmp_data_M_imag_V"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:28 %lms_aux_reg_M_real_V_9_load = load i16 %lms_aux_reg_M_real_V_9

]]></Node>
<StgValue><ssdm name="lms_aux_reg_M_real_V_9_load"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:29 %lms_aux_reg_M_imag_V_9_load = load i16 %lms_aux_reg_M_imag_V_9

]]></Node>
<StgValue><ssdm name="lms_aux_reg_M_imag_V_9_load"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="80" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:30 %sext_ln1169 = sext i16 %lms_aux_reg_M_real_V_9_load

]]></Node>
<StgValue><ssdm name="sext_ln1169"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:31 %lms_weights_real_V_10_load = load i64 %lms_weights_real_V_10

]]></Node>
<StgValue><ssdm name="lms_weights_real_V_10_load"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="80" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:32 %sext_ln1171 = sext i64 %lms_weights_real_V_10_load

]]></Node>
<StgValue><ssdm name="sext_ln1171"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:33 %mul_ln1171 = mul i80 %sext_ln1171, i80 %sext_ln1169

]]></Node>
<StgValue><ssdm name="mul_ln1171"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:34 %lms_weights_imag_V_10_load = load i64 %lms_weights_imag_V_10

]]></Node>
<StgValue><ssdm name="lms_weights_imag_V_10_load"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="80" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:35 %sext_ln1171_2 = sext i64 %lms_weights_imag_V_10_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_2"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="79" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:36 %sext_ln1171_11 = sext i64 %lms_weights_imag_V_10_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_11"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="80" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:37 %sext_ln1171_3 = sext i16 %lms_aux_reg_M_imag_V_9_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_3"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="79" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:38 %sext_ln1171_14 = sext i16 %lms_aux_reg_M_imag_V_9_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_14"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:39 %mul_ln1171_1 = mul i79 %sext_ln1171_11, i79 %sext_ln1171_14

]]></Node>
<StgValue><ssdm name="mul_ln1171_1"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:59 %mul_ln1171_2 = mul i80 %sext_ln1171_2, i80 %sext_ln1169

]]></Node>
<StgValue><ssdm name="mul_ln1171_2"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:60 %mul_ln1171_3 = mul i80 %sext_ln1171, i80 %sext_ln1171_3

]]></Node>
<StgValue><ssdm name="mul_ln1171_3"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="16" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:426 %r_V_14 = load i16 %lms_aux_reg_M_imag_V_2

]]></Node>
<StgValue><ssdm name="r_V_14"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:695 %sext_ln1169_18 = sext i16 %r_V_14

]]></Node>
<StgValue><ssdm name="sext_ln1169_18"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:696 %r_V_15 = mul i32 %sext_ln1169_18, i32 %sext_ln1169_18

]]></Node>
<StgValue><ssdm name="r_V_15"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:569 %tmp_131 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %lms_weights_real_V_10_load, i32 63

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:570 %tmp_132 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %lms_weights_real_V_10_load, i32 63

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:571 %xor_ln794_46 = xor i1 %tmp_131, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln794_46"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:572 %xor_ln795_42 = xor i1 %tmp_132, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln795_42"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:573 %and_ln795_44 = and i1 %tmp_131, i1 %xor_ln795_42

]]></Node>
<StgValue><ssdm name="and_ln795_44"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:574 %xor_ln340_22 = xor i1 %tmp_131, i1 %tmp_132

]]></Node>
<StgValue><ssdm name="xor_ln340_22"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:576 %or_ln340_40 = or i1 %tmp_132, i1 %xor_ln794_46

]]></Node>
<StgValue><ssdm name="or_ln340_40"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:577 %select_ln340_23 = select i1 %xor_ln340_22, i64 9223372036854775807, i64 %lms_weights_real_V_10_load

]]></Node>
<StgValue><ssdm name="select_ln340_23"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:578 %select_ln388_20 = select i1 %and_ln795_44, i64 9223372036854775808, i64 %lms_weights_real_V_10_load

]]></Node>
<StgValue><ssdm name="select_ln388_20"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:579 %select_ln340_45 = select i1 %or_ln340_40, i64 %select_ln340_23, i64 %select_ln388_20

]]></Node>
<StgValue><ssdm name="select_ln340_45"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:580 %tmp_133 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %lms_weights_imag_V_10_load, i32 63

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:581 %tmp_134 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %lms_weights_imag_V_10_load, i32 63

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:582 %xor_ln794_47 = xor i1 %tmp_133, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln794_47"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:583 %xor_ln795_43 = xor i1 %tmp_134, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln795_43"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:584 %and_ln795_45 = and i1 %tmp_133, i1 %xor_ln795_43

]]></Node>
<StgValue><ssdm name="and_ln795_45"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:585 %xor_ln340_23 = xor i1 %tmp_133, i1 %tmp_134

]]></Node>
<StgValue><ssdm name="xor_ln340_23"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:586 %store_ln717 = store i64 %select_ln340_45, i64 %lms_weights_real_V_10

]]></Node>
<StgValue><ssdm name="store_ln717"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:587 %or_ln340_41 = or i1 %tmp_134, i1 %xor_ln794_47

]]></Node>
<StgValue><ssdm name="or_ln340_41"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:588 %select_ln340_24 = select i1 %xor_ln340_23, i64 9223372036854775807, i64 %lms_weights_imag_V_10_load

]]></Node>
<StgValue><ssdm name="select_ln340_24"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:589 %select_ln388_21 = select i1 %and_ln795_45, i64 9223372036854775808, i64 %lms_weights_imag_V_10_load

]]></Node>
<StgValue><ssdm name="select_ln388_21"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:590 %select_ln340_46 = select i1 %or_ln340_41, i64 %select_ln340_24, i64 %select_ln388_21

]]></Node>
<StgValue><ssdm name="select_ln340_46"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:613 %store_ln717 = store i64 %select_ln340_46, i64 %lms_weights_imag_V_10

]]></Node>
<StgValue><ssdm name="store_ln717"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="150" st_id="2" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:33 %mul_ln1171 = mul i80 %sext_ln1171, i80 %sext_ln1169

]]></Node>
<StgValue><ssdm name="mul_ln1171"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:39 %mul_ln1171_1 = mul i79 %sext_ln1171_11, i79 %sext_ln1171_14

]]></Node>
<StgValue><ssdm name="mul_ln1171_1"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:59 %mul_ln1171_2 = mul i80 %sext_ln1171_2, i80 %sext_ln1169

]]></Node>
<StgValue><ssdm name="mul_ln1171_2"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:60 %mul_ln1171_3 = mul i80 %sext_ln1171, i80 %sext_ln1171_3

]]></Node>
<StgValue><ssdm name="mul_ln1171_3"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="16" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:541 %r_V_4 = load i16 %lms_aux_reg_M_real_V_0

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:599 %store_ln63 = store i16 %aux_tmp_data_M_real_V, i16 %lms_aux_reg_M_real_V_0

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:685 %sext_ln1169_13 = sext i16 %r_V_4

]]></Node>
<StgValue><ssdm name="sext_ln1169_13"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:686 %r_V_5 = mul i32 %sext_ln1169_13, i32 %sext_ln1169_13

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:696 %r_V_15 = mul i32 %sext_ln1169_18, i32 %sext_ln1169_18

]]></Node>
<StgValue><ssdm name="r_V_15"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="159" st_id="3" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:33 %mul_ln1171 = mul i80 %sext_ln1171, i80 %sext_ln1169

]]></Node>
<StgValue><ssdm name="mul_ln1171"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:39 %mul_ln1171_1 = mul i79 %sext_ln1171_11, i79 %sext_ln1171_14

]]></Node>
<StgValue><ssdm name="mul_ln1171_1"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:59 %mul_ln1171_2 = mul i80 %sext_ln1171_2, i80 %sext_ln1169

]]></Node>
<StgValue><ssdm name="mul_ln1171_2"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:60 %mul_ln1171_3 = mul i80 %sext_ln1171, i80 %sext_ln1171_3

]]></Node>
<StgValue><ssdm name="mul_ln1171_3"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="16" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:483 %r_V_8 = load i16 %lms_aux_reg_M_real_V_1

]]></Node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:543 %store_ln67 = store i16 %r_V_4, i16 %lms_aux_reg_M_real_V_1

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:686 %r_V_5 = mul i32 %sext_ln1169_13, i32 %sext_ln1169_13

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:689 %sext_ln1169_15 = sext i16 %r_V_8

]]></Node>
<StgValue><ssdm name="sext_ln1169_15"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:690 %r_V_9 = mul i32 %sext_ln1169_15, i32 %sext_ln1169_15

]]></Node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:696 %r_V_15 = mul i32 %sext_ln1169_18, i32 %sext_ln1169_18

]]></Node>
<StgValue><ssdm name="r_V_15"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="169" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:40 %sub_ln1171 = sub i79 0, i79 %mul_ln1171_1

]]></Node>
<StgValue><ssdm name="sub_ln1171"/></StgValue>
</operation>

<operation id="170" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:61 %sub_ln1245 = sub i80 %mul_ln1171_3, i80 %mul_ln1171_2

]]></Node>
<StgValue><ssdm name="sub_ln1245"/></StgValue>
</operation>

<operation id="171" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="80" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:63 %tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i80.i32, i80 %sub_ln1245, i32 79

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="172" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="80" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:64 %tmp_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i80.i32, i80 %sub_ln1245, i32 63

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="173" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="16" op_1_bw="80" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:65 %tmp_1 = partselect i16 @_ssdm_op_PartSelect.i16.i80.i32.i32, i80 %sub_ln1245, i32 64, i32 79

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:252 %r_V_26 = load i16 %lms_aux_reg_M_imag_V_5

]]></Node>
<StgValue><ssdm name="r_V_26"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:686 %r_V_5 = mul i32 %sext_ln1169_13, i32 %sext_ln1169_13

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:690 %r_V_9 = mul i32 %sext_ln1169_15, i32 %sext_ln1169_15

]]></Node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:696 %r_V_15 = mul i32 %sext_ln1169_18, i32 %sext_ln1169_18

]]></Node>
<StgValue><ssdm name="r_V_15"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:707 %sext_ln1169_24 = sext i16 %r_V_26

]]></Node>
<StgValue><ssdm name="sext_ln1169_24"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:708 %r_V_27 = mul i32 %sext_ln1169_24, i32 %sext_ln1169_24

]]></Node>
<StgValue><ssdm name="r_V_27"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="180" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="81" op_0_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:41 %sext_ln712 = sext i80 %mul_ln1171

]]></Node>
<StgValue><ssdm name="sext_ln712"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="81" op_0_bw="79">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:42 %sext_ln1246 = sext i79 %sub_ln1171

]]></Node>
<StgValue><ssdm name="sext_ln1246"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:43 %sub_ln1246 = sub i81 %sext_ln712, i81 %sext_ln1246

]]></Node>
<StgValue><ssdm name="sub_ln1246"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="81" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:45 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i81.i32, i81 %sub_ln1246, i32 80

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="81" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:46 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i81.i32, i81 %sub_ln1246, i32 63

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="17" op_0_bw="17" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:47 %tmp = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %sub_ln1246, i32 64, i32 80

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:62 %trunc_ln1245_1 = trunc i80 %sub_ln1245

]]></Node>
<StgValue><ssdm name="trunc_ln1245_1"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:66 %icmp_ln777_1 = icmp_ne  i16 %tmp_1, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln777_1"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:67 %or_ln794_1 = or i1 %tmp_45, i1 %icmp_ln777_1

]]></Node>
<StgValue><ssdm name="or_ln794_1"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:68 %xor_ln794_3 = xor i1 %tmp_23, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln794_3"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:69 %and_ln794_1 = and i1 %or_ln794_1, i1 %xor_ln794_3

]]></Node>
<StgValue><ssdm name="and_ln794_1"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:70 %xor_ln795_1 = xor i1 %tmp_45, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln795_1"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:71 %icmp_ln795_1 = icmp_ne  i16 %tmp_1, i16 65535

]]></Node>
<StgValue><ssdm name="icmp_ln795_1"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:72 %or_ln795_1 = or i1 %icmp_ln795_1, i1 %xor_ln795_1

]]></Node>
<StgValue><ssdm name="or_ln795_1"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:73 %and_ln795_3 = and i1 %or_ln795_1, i1 %tmp_23

]]></Node>
<StgValue><ssdm name="and_ln795_3"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:74 %select_ln384_2 = select i1 %and_ln794_1, i64 9223372036854775807, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="select_ln384_2"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:75 %or_ln384_1 = or i1 %and_ln794_1, i1 %and_ln795_3

]]></Node>
<StgValue><ssdm name="or_ln384_1"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:76 %select_ln384_3 = select i1 %or_ln384_1, i64 %select_ln384_2, i64 %trunc_ln1245_1

]]></Node>
<StgValue><ssdm name="select_ln384_3"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:194 %r_V_30 = load i16 %lms_aux_reg_M_imag_V_6

]]></Node>
<StgValue><ssdm name="r_V_30"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:254 %store_ln67 = store i16 %r_V_26, i16 %lms_aux_reg_M_imag_V_6

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:686 %r_V_5 = mul i32 %sext_ln1169_13, i32 %sext_ln1169_13

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:690 %r_V_9 = mul i32 %sext_ln1169_15, i32 %sext_ln1169_15

]]></Node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:708 %r_V_27 = mul i32 %sext_ln1169_24, i32 %sext_ln1169_24

]]></Node>
<StgValue><ssdm name="r_V_27"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:711 %sext_ln1169_26 = sext i16 %r_V_30

]]></Node>
<StgValue><ssdm name="sext_ln1169_26"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:712 %r_V_31 = mul i32 %sext_ln1169_26, i32 %sext_ln1169_26

]]></Node>
<StgValue><ssdm name="r_V_31"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="205" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="81">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:44 %trunc_ln1245 = trunc i81 %sub_ln1246

]]></Node>
<StgValue><ssdm name="trunc_ln1245"/></StgValue>
</operation>

<operation id="206" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:48 %icmp_ln777 = icmp_ne  i17 %tmp, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln777"/></StgValue>
</operation>

<operation id="207" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:49 %or_ln794 = or i1 %tmp_3, i1 %icmp_ln777

]]></Node>
<StgValue><ssdm name="or_ln794"/></StgValue>
</operation>

<operation id="208" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:50 %xor_ln794_2 = xor i1 %tmp_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln794_2"/></StgValue>
</operation>

<operation id="209" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:51 %and_ln794 = and i1 %or_ln794, i1 %xor_ln794_2

]]></Node>
<StgValue><ssdm name="and_ln794"/></StgValue>
</operation>

<operation id="210" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:52 %xor_ln795 = xor i1 %tmp_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln795"/></StgValue>
</operation>

<operation id="211" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:53 %icmp_ln795 = icmp_ne  i17 %tmp, i17 131071

]]></Node>
<StgValue><ssdm name="icmp_ln795"/></StgValue>
</operation>

<operation id="212" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:54 %or_ln795 = or i1 %icmp_ln795, i1 %xor_ln795

]]></Node>
<StgValue><ssdm name="or_ln795"/></StgValue>
</operation>

<operation id="213" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:55 %and_ln795_1 = and i1 %or_ln795, i1 %tmp_2

]]></Node>
<StgValue><ssdm name="and_ln795_1"/></StgValue>
</operation>

<operation id="214" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:56 %select_ln384 = select i1 %and_ln794, i64 9223372036854775807, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="select_ln384"/></StgValue>
</operation>

<operation id="215" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:57 %or_ln384 = or i1 %and_ln794, i1 %and_ln795_1

]]></Node>
<StgValue><ssdm name="or_ln384"/></StgValue>
</operation>

<operation id="216" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:58 %select_ln384_1 = select i1 %or_ln384, i64 %select_ln384, i64 %trunc_ln1245

]]></Node>
<StgValue><ssdm name="select_ln384_1"/></StgValue>
</operation>

<operation id="217" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="32" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:681 %sext_ln1169_11 = sext i16 %aux_tmp_data_M_real_V

]]></Node>
<StgValue><ssdm name="sext_ln1169_11"/></StgValue>
</operation>

<operation id="218" st_id="6" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:682 %r_V_1 = mul i32 %sext_ln1169_11, i32 %sext_ln1169_11

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="219" st_id="6" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:690 %r_V_9 = mul i32 %sext_ln1169_15, i32 %sext_ln1169_15

]]></Node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>

<operation id="220" st_id="6" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:708 %r_V_27 = mul i32 %sext_ln1169_24, i32 %sext_ln1169_24

]]></Node>
<StgValue><ssdm name="r_V_27"/></StgValue>
</operation>

<operation id="221" st_id="6" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:712 %r_V_31 = mul i32 %sext_ln1169_26, i32 %sext_ln1169_26

]]></Node>
<StgValue><ssdm name="r_V_31"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="222" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:78 %r_V_38 = load i16 %lms_aux_reg_M_imag_V_8

]]></Node>
<StgValue><ssdm name="r_V_38"/></StgValue>
</operation>

<operation id="223" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:80 %store_ln67 = store i16 %r_V_38, i16 %lms_aux_reg_M_imag_V_9

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="224" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="16" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:309 %r_V_20 = load i16 %lms_aux_reg_M_real_V_4

]]></Node>
<StgValue><ssdm name="r_V_20"/></StgValue>
</operation>

<operation id="225" st_id="7" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:682 %r_V_1 = mul i32 %sext_ln1169_11, i32 %sext_ln1169_11

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="226" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:701 %sext_ln1169_21 = sext i16 %r_V_20

]]></Node>
<StgValue><ssdm name="sext_ln1169_21"/></StgValue>
</operation>

<operation id="227" st_id="7" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:702 %r_V_21 = mul i32 %sext_ln1169_21, i32 %sext_ln1169_21

]]></Node>
<StgValue><ssdm name="r_V_21"/></StgValue>
</operation>

<operation id="228" st_id="7" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:708 %r_V_27 = mul i32 %sext_ln1169_24, i32 %sext_ln1169_24

]]></Node>
<StgValue><ssdm name="r_V_27"/></StgValue>
</operation>

<operation id="229" st_id="7" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:712 %r_V_31 = mul i32 %sext_ln1169_26, i32 %sext_ln1169_26

]]></Node>
<StgValue><ssdm name="r_V_31"/></StgValue>
</operation>

<operation id="230" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:719 %sext_ln1169_30 = sext i16 %r_V_38

]]></Node>
<StgValue><ssdm name="sext_ln1169_30"/></StgValue>
</operation>

<operation id="231" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:720 %r_V_39 = mul i32 %sext_ln1169_30, i32 %sext_ln1169_30

]]></Node>
<StgValue><ssdm name="r_V_39"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="232" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:136 %r_V_34 = load i16 %lms_aux_reg_M_imag_V_7

]]></Node>
<StgValue><ssdm name="r_V_34"/></StgValue>
</operation>

<operation id="233" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:138 %store_ln67 = store i16 %r_V_34, i16 %lms_aux_reg_M_imag_V_8

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="234" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:193 %r_V_28 = load i16 %lms_aux_reg_M_real_V_6

]]></Node>
<StgValue><ssdm name="r_V_28"/></StgValue>
</operation>

<operation id="235" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:196 %store_ln67 = store i16 %r_V_30, i16 %lms_aux_reg_M_imag_V_7

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="236" st_id="8" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:682 %r_V_1 = mul i32 %sext_ln1169_11, i32 %sext_ln1169_11

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="237" st_id="8" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:702 %r_V_21 = mul i32 %sext_ln1169_21, i32 %sext_ln1169_21

]]></Node>
<StgValue><ssdm name="r_V_21"/></StgValue>
</operation>

<operation id="238" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="32" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:709 %sext_ln1169_25 = sext i16 %r_V_28

]]></Node>
<StgValue><ssdm name="sext_ln1169_25"/></StgValue>
</operation>

<operation id="239" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:710 %r_V_29 = mul i32 %sext_ln1169_25, i32 %sext_ln1169_25

]]></Node>
<StgValue><ssdm name="r_V_29"/></StgValue>
</operation>

<operation id="240" st_id="8" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:712 %r_V_31 = mul i32 %sext_ln1169_26, i32 %sext_ln1169_26

]]></Node>
<StgValue><ssdm name="r_V_31"/></StgValue>
</operation>

<operation id="241" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:715 %sext_ln1169_28 = sext i16 %r_V_34

]]></Node>
<StgValue><ssdm name="sext_ln1169_28"/></StgValue>
</operation>

<operation id="242" st_id="8" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:716 %r_V_35 = mul i32 %sext_ln1169_28, i32 %sext_ln1169_28

]]></Node>
<StgValue><ssdm name="r_V_35"/></StgValue>
</operation>

<operation id="243" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:720 %r_V_39 = mul i32 %sext_ln1169_30, i32 %sext_ln1169_30

]]></Node>
<StgValue><ssdm name="r_V_39"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="244" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="16" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:251 %r_V_24 = load i16 %lms_aux_reg_M_real_V_5

]]></Node>
<StgValue><ssdm name="r_V_24"/></StgValue>
</operation>

<operation id="245" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:253 %store_ln67 = store i16 %r_V_24, i16 %lms_aux_reg_M_real_V_6

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="246" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:311 %store_ln67 = store i16 %r_V_20, i16 %lms_aux_reg_M_real_V_5

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="247" st_id="9" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:682 %r_V_1 = mul i32 %sext_ln1169_11, i32 %sext_ln1169_11

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="248" st_id="9" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:702 %r_V_21 = mul i32 %sext_ln1169_21, i32 %sext_ln1169_21

]]></Node>
<StgValue><ssdm name="r_V_21"/></StgValue>
</operation>

<operation id="249" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:705 %sext_ln1169_23 = sext i16 %r_V_24

]]></Node>
<StgValue><ssdm name="sext_ln1169_23"/></StgValue>
</operation>

<operation id="250" st_id="9" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:706 %r_V_25 = mul i32 %sext_ln1169_23, i32 %sext_ln1169_23

]]></Node>
<StgValue><ssdm name="r_V_25"/></StgValue>
</operation>

<operation id="251" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:710 %r_V_29 = mul i32 %sext_ln1169_25, i32 %sext_ln1169_25

]]></Node>
<StgValue><ssdm name="r_V_29"/></StgValue>
</operation>

<operation id="252" st_id="9" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:716 %r_V_35 = mul i32 %sext_ln1169_28, i32 %sext_ln1169_28

]]></Node>
<StgValue><ssdm name="r_V_35"/></StgValue>
</operation>

<operation id="253" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:720 %r_V_39 = mul i32 %sext_ln1169_30, i32 %sext_ln1169_30

]]></Node>
<StgValue><ssdm name="r_V_39"/></StgValue>
</operation>

<operation id="254" st_id="9" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:735 %add_ln737_15 = add i32 %r_V_15, i32 %r_V_39

]]></Node>
<StgValue><ssdm name="add_ln737_15"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="255" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="16" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:484 %r_V_10 = load i16 %lms_aux_reg_M_imag_V_1

]]></Node>
<StgValue><ssdm name="r_V_10"/></StgValue>
</operation>

<operation id="256" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:486 %store_ln67 = store i16 %r_V_10, i16 %lms_aux_reg_M_imag_V_2

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="257" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:691 %sext_ln1169_16 = sext i16 %r_V_10

]]></Node>
<StgValue><ssdm name="sext_ln1169_16"/></StgValue>
</operation>

<operation id="258" st_id="10" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:692 %r_V_11 = mul i32 %sext_ln1169_16, i32 %sext_ln1169_16

]]></Node>
<StgValue><ssdm name="r_V_11"/></StgValue>
</operation>

<operation id="259" st_id="10" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:702 %r_V_21 = mul i32 %sext_ln1169_21, i32 %sext_ln1169_21

]]></Node>
<StgValue><ssdm name="r_V_21"/></StgValue>
</operation>

<operation id="260" st_id="10" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:706 %r_V_25 = mul i32 %sext_ln1169_23, i32 %sext_ln1169_23

]]></Node>
<StgValue><ssdm name="r_V_25"/></StgValue>
</operation>

<operation id="261" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:710 %r_V_29 = mul i32 %sext_ln1169_25, i32 %sext_ln1169_25

]]></Node>
<StgValue><ssdm name="r_V_29"/></StgValue>
</operation>

<operation id="262" st_id="10" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:716 %r_V_35 = mul i32 %sext_ln1169_28, i32 %sext_ln1169_28

]]></Node>
<StgValue><ssdm name="r_V_35"/></StgValue>
</operation>

<operation id="263" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:722 %add_ln737_2 = add i32 %r_V_31, i32 %r_V_29

]]></Node>
<StgValue><ssdm name="add_ln737_2"/></StgValue>
</operation>

<operation id="264" st_id="10" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:735 %add_ln737_15 = add i32 %r_V_15, i32 %r_V_39

]]></Node>
<StgValue><ssdm name="add_ln737_15"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="265" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="16" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:425 %r_V_12 = load i16 %lms_aux_reg_M_real_V_2

]]></Node>
<StgValue><ssdm name="r_V_12"/></StgValue>
</operation>

<operation id="266" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:485 %store_ln67 = store i16 %r_V_8, i16 %lms_aux_reg_M_real_V_2

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="267" st_id="11" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:692 %r_V_11 = mul i32 %sext_ln1169_16, i32 %sext_ln1169_16

]]></Node>
<StgValue><ssdm name="r_V_11"/></StgValue>
</operation>

<operation id="268" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:693 %sext_ln1169_17 = sext i16 %r_V_12

]]></Node>
<StgValue><ssdm name="sext_ln1169_17"/></StgValue>
</operation>

<operation id="269" st_id="11" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:694 %r_V_13 = mul i32 %sext_ln1169_17, i32 %sext_ln1169_17

]]></Node>
<StgValue><ssdm name="r_V_13"/></StgValue>
</operation>

<operation id="270" st_id="11" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:706 %r_V_25 = mul i32 %sext_ln1169_23, i32 %sext_ln1169_23

]]></Node>
<StgValue><ssdm name="r_V_25"/></StgValue>
</operation>

<operation id="271" st_id="11" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:716 %r_V_35 = mul i32 %sext_ln1169_28, i32 %sext_ln1169_28

]]></Node>
<StgValue><ssdm name="r_V_35"/></StgValue>
</operation>

<operation id="272" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:722 %add_ln737_2 = add i32 %r_V_31, i32 %r_V_29

]]></Node>
<StgValue><ssdm name="add_ln737_2"/></StgValue>
</operation>

<operation id="273" st_id="11" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:726 %add_ln737_6 = add i32 %r_V_27, i32 %r_V_25

]]></Node>
<StgValue><ssdm name="add_ln737_6"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="274" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="16" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:367 %r_V_16 = load i16 %lms_aux_reg_M_real_V_3

]]></Node>
<StgValue><ssdm name="r_V_16"/></StgValue>
</operation>

<operation id="275" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:369 %store_ln67 = store i16 %r_V_16, i16 %lms_aux_reg_M_real_V_4

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="276" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:427 %store_ln67 = store i16 %r_V_12, i16 %lms_aux_reg_M_real_V_3

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="277" st_id="12" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:692 %r_V_11 = mul i32 %sext_ln1169_16, i32 %sext_ln1169_16

]]></Node>
<StgValue><ssdm name="r_V_11"/></StgValue>
</operation>

<operation id="278" st_id="12" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:694 %r_V_13 = mul i32 %sext_ln1169_17, i32 %sext_ln1169_17

]]></Node>
<StgValue><ssdm name="r_V_13"/></StgValue>
</operation>

<operation id="279" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:697 %sext_ln1169_19 = sext i16 %r_V_16

]]></Node>
<StgValue><ssdm name="sext_ln1169_19"/></StgValue>
</operation>

<operation id="280" st_id="12" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:698 %r_V_17 = mul i32 %sext_ln1169_19, i32 %sext_ln1169_19

]]></Node>
<StgValue><ssdm name="r_V_17"/></StgValue>
</operation>

<operation id="281" st_id="12" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:726 %add_ln737_6 = add i32 %r_V_27, i32 %r_V_25

]]></Node>
<StgValue><ssdm name="add_ln737_6"/></StgValue>
</operation>

<operation id="282" st_id="12" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:731 %add_ln737_11 = add i32 %r_V_5, i32 %r_V_11

]]></Node>
<StgValue><ssdm name="add_ln737_11"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="283" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:77 %r_V_36 = load i16 %lms_aux_reg_M_real_V_8

]]></Node>
<StgValue><ssdm name="r_V_36"/></StgValue>
</operation>

<operation id="284" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:79 %store_ln67 = store i16 %r_V_36, i16 %lms_aux_reg_M_real_V_9

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="285" st_id="13" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:694 %r_V_13 = mul i32 %sext_ln1169_17, i32 %sext_ln1169_17

]]></Node>
<StgValue><ssdm name="r_V_13"/></StgValue>
</operation>

<operation id="286" st_id="13" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:698 %r_V_17 = mul i32 %sext_ln1169_19, i32 %sext_ln1169_19

]]></Node>
<StgValue><ssdm name="r_V_17"/></StgValue>
</operation>

<operation id="287" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:717 %sext_ln1169_29 = sext i16 %r_V_36

]]></Node>
<StgValue><ssdm name="sext_ln1169_29"/></StgValue>
</operation>

<operation id="288" st_id="13" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:718 %r_V_37 = mul i32 %sext_ln1169_29, i32 %sext_ln1169_29

]]></Node>
<StgValue><ssdm name="r_V_37"/></StgValue>
</operation>

<operation id="289" st_id="13" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:731 %add_ln737_11 = add i32 %r_V_5, i32 %r_V_11

]]></Node>
<StgValue><ssdm name="add_ln737_11"/></StgValue>
</operation>

<operation id="290" st_id="13" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:734 %add_ln737_14 = add i32 %r_V_9, i32 %r_V_13

]]></Node>
<StgValue><ssdm name="add_ln737_14"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="291" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="16" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:368 %r_V_18 = load i16 %lms_aux_reg_M_imag_V_3

]]></Node>
<StgValue><ssdm name="r_V_18"/></StgValue>
</operation>

<operation id="292" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:428 %store_ln67 = store i16 %r_V_14, i16 %lms_aux_reg_M_imag_V_3

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="293" st_id="14" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:698 %r_V_17 = mul i32 %sext_ln1169_19, i32 %sext_ln1169_19

]]></Node>
<StgValue><ssdm name="r_V_17"/></StgValue>
</operation>

<operation id="294" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="32" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:699 %sext_ln1169_20 = sext i16 %r_V_18

]]></Node>
<StgValue><ssdm name="sext_ln1169_20"/></StgValue>
</operation>

<operation id="295" st_id="14" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:700 %r_V_19 = mul i32 %sext_ln1169_20, i32 %sext_ln1169_20

]]></Node>
<StgValue><ssdm name="r_V_19"/></StgValue>
</operation>

<operation id="296" st_id="14" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:718 %r_V_37 = mul i32 %sext_ln1169_29, i32 %sext_ln1169_29

]]></Node>
<StgValue><ssdm name="r_V_37"/></StgValue>
</operation>

<operation id="297" st_id="14" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:734 %add_ln737_14 = add i32 %r_V_9, i32 %r_V_13

]]></Node>
<StgValue><ssdm name="add_ln737_14"/></StgValue>
</operation>

<operation id="298" st_id="14" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:736 %add_ln737_16 = add i32 %add_ln737_15, i32 %r_V_17

]]></Node>
<StgValue><ssdm name="add_ln737_16"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="299" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="32" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:683 %sext_ln1169_12 = sext i16 %aux_tmp_data_M_imag_V

]]></Node>
<StgValue><ssdm name="sext_ln1169_12"/></StgValue>
</operation>

<operation id="300" st_id="15" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:684 %r_V_3 = mul i32 %sext_ln1169_12, i32 %sext_ln1169_12

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="301" st_id="15" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:700 %r_V_19 = mul i32 %sext_ln1169_20, i32 %sext_ln1169_20

]]></Node>
<StgValue><ssdm name="r_V_19"/></StgValue>
</operation>

<operation id="302" st_id="15" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:718 %r_V_37 = mul i32 %sext_ln1169_29, i32 %sext_ln1169_29

]]></Node>
<StgValue><ssdm name="r_V_37"/></StgValue>
</operation>

<operation id="303" st_id="15" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:721 %add_ln737_1 = add i32 %r_V_35, i32 %r_V_37

]]></Node>
<StgValue><ssdm name="add_ln737_1"/></StgValue>
</operation>

<operation id="304" st_id="15" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:736 %add_ln737_16 = add i32 %add_ln737_15, i32 %r_V_17

]]></Node>
<StgValue><ssdm name="add_ln737_16"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="305" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:135 %r_V_32 = load i16 %lms_aux_reg_M_real_V_7

]]></Node>
<StgValue><ssdm name="r_V_32"/></StgValue>
</operation>

<operation id="306" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:137 %store_ln67 = store i16 %r_V_32, i16 %lms_aux_reg_M_real_V_8

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="307" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:195 %store_ln67 = store i16 %r_V_28, i16 %lms_aux_reg_M_real_V_7

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="308" st_id="16" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:684 %r_V_3 = mul i32 %sext_ln1169_12, i32 %sext_ln1169_12

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="309" st_id="16" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:700 %r_V_19 = mul i32 %sext_ln1169_20, i32 %sext_ln1169_20

]]></Node>
<StgValue><ssdm name="r_V_19"/></StgValue>
</operation>

<operation id="310" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:713 %sext_ln1169_27 = sext i16 %r_V_32

]]></Node>
<StgValue><ssdm name="sext_ln1169_27"/></StgValue>
</operation>

<operation id="311" st_id="16" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:714 %r_V_33 = mul i32 %sext_ln1169_27, i32 %sext_ln1169_27

]]></Node>
<StgValue><ssdm name="r_V_33"/></StgValue>
</operation>

<operation id="312" st_id="16" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:721 %add_ln737_1 = add i32 %r_V_35, i32 %r_V_37

]]></Node>
<StgValue><ssdm name="add_ln737_1"/></StgValue>
</operation>

<operation id="313" st_id="16" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:725 %add_ln737_5 = add i32 %r_V_21, i32 %r_V_19

]]></Node>
<StgValue><ssdm name="add_ln737_5"/></StgValue>
</operation>

<operation id="314" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:737 %add_ln737_17 = add i32 %add_ln737_16, i32 %add_ln737_14

]]></Node>
<StgValue><ssdm name="add_ln737_17"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="315" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="16" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:310 %r_V_22 = load i16 %lms_aux_reg_M_imag_V_4

]]></Node>
<StgValue><ssdm name="r_V_22"/></StgValue>
</operation>

<operation id="316" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:312 %store_ln67 = store i16 %r_V_22, i16 %lms_aux_reg_M_imag_V_5

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="317" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:370 %store_ln67 = store i16 %r_V_18, i16 %lms_aux_reg_M_imag_V_4

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="318" st_id="17" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:684 %r_V_3 = mul i32 %sext_ln1169_12, i32 %sext_ln1169_12

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="319" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:703 %sext_ln1169_22 = sext i16 %r_V_22

]]></Node>
<StgValue><ssdm name="sext_ln1169_22"/></StgValue>
</operation>

<operation id="320" st_id="17" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:704 %r_V_23 = mul i32 %sext_ln1169_22, i32 %sext_ln1169_22

]]></Node>
<StgValue><ssdm name="r_V_23"/></StgValue>
</operation>

<operation id="321" st_id="17" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:714 %r_V_33 = mul i32 %sext_ln1169_27, i32 %sext_ln1169_27

]]></Node>
<StgValue><ssdm name="r_V_33"/></StgValue>
</operation>

<operation id="322" st_id="17" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:725 %add_ln737_5 = add i32 %r_V_21, i32 %r_V_19

]]></Node>
<StgValue><ssdm name="add_ln737_5"/></StgValue>
</operation>

<operation id="323" st_id="17" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:730 %add_ln737_10 = add i32 %r_V_1, i32 %r_V_3

]]></Node>
<StgValue><ssdm name="add_ln737_10"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="324" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="16" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:542 %r_V_6 = load i16 %lms_aux_reg_M_imag_V_0

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="325" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:544 %store_ln67 = store i16 %r_V_6, i16 %lms_aux_reg_M_imag_V_1

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="326" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:600 %store_ln63 = store i16 %aux_tmp_data_M_imag_V, i16 %lms_aux_reg_M_imag_V_0

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="327" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="32" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:687 %sext_ln1169_14 = sext i16 %r_V_6

]]></Node>
<StgValue><ssdm name="sext_ln1169_14"/></StgValue>
</operation>

<operation id="328" st_id="18" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:688 %r_V_7 = mul i32 %sext_ln1169_14, i32 %sext_ln1169_14

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="329" st_id="18" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:704 %r_V_23 = mul i32 %sext_ln1169_22, i32 %sext_ln1169_22

]]></Node>
<StgValue><ssdm name="r_V_23"/></StgValue>
</operation>

<operation id="330" st_id="18" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:714 %r_V_33 = mul i32 %sext_ln1169_27, i32 %sext_ln1169_27

]]></Node>
<StgValue><ssdm name="r_V_33"/></StgValue>
</operation>

<operation id="331" st_id="18" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:723 %add_ln737_3 = add i32 %add_ln737_2, i32 %r_V_33

]]></Node>
<StgValue><ssdm name="add_ln737_3"/></StgValue>
</operation>

<operation id="332" st_id="18" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:730 %add_ln737_10 = add i32 %r_V_1, i32 %r_V_3

]]></Node>
<StgValue><ssdm name="add_ln737_10"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="333" st_id="19" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:688 %r_V_7 = mul i32 %sext_ln1169_14, i32 %sext_ln1169_14

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="334" st_id="19" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:704 %r_V_23 = mul i32 %sext_ln1169_22, i32 %sext_ln1169_22

]]></Node>
<StgValue><ssdm name="r_V_23"/></StgValue>
</operation>

<operation id="335" st_id="19" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:723 %add_ln737_3 = add i32 %add_ln737_2, i32 %r_V_33

]]></Node>
<StgValue><ssdm name="add_ln737_3"/></StgValue>
</operation>

<operation id="336" st_id="19" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:727 %add_ln737_7 = add i32 %add_ln737_6, i32 %r_V_23

]]></Node>
<StgValue><ssdm name="add_ln737_7"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="337" st_id="20" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:688 %r_V_7 = mul i32 %sext_ln1169_14, i32 %sext_ln1169_14

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="338" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:724 %add_ln737_4 = add i32 %add_ln737_3, i32 %add_ln737_1

]]></Node>
<StgValue><ssdm name="add_ln737_4"/></StgValue>
</operation>

<operation id="339" st_id="20" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:727 %add_ln737_7 = add i32 %add_ln737_6, i32 %r_V_23

]]></Node>
<StgValue><ssdm name="add_ln737_7"/></StgValue>
</operation>

<operation id="340" st_id="20" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:732 %add_ln737_12 = add i32 %add_ln737_11, i32 %r_V_7

]]></Node>
<StgValue><ssdm name="add_ln737_12"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="341" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:728 %add_ln737_8 = add i32 %add_ln737_7, i32 %add_ln737_5

]]></Node>
<StgValue><ssdm name="add_ln737_8"/></StgValue>
</operation>

<operation id="342" st_id="21" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:732 %add_ln737_12 = add i32 %add_ln737_11, i32 %r_V_7

]]></Node>
<StgValue><ssdm name="add_ln737_12"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="343" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:733 %add_ln737_13 = add i32 %add_ln737_12, i32 %add_ln737_10

]]></Node>
<StgValue><ssdm name="add_ln737_13"/></StgValue>
</operation>

<operation id="344" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:738 %add_ln737_18 = add i32 %add_ln737_17, i32 %add_ln737_13

]]></Node>
<StgValue><ssdm name="add_ln737_18"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="345" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:729 %add_ln737_9 = add i32 %add_ln737_8, i32 %add_ln737_4

]]></Node>
<StgValue><ssdm name="add_ln737_9"/></StgValue>
</operation>

<operation id="346" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:739 %add_ln737 = add i32 %add_ln737_18, i32 %add_ln737_9

]]></Node>
<StgValue><ssdm name="add_ln737"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="347" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:740 %y_V = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %add_ln737, i32 0

]]></Node>
<StgValue><ssdm name="y_V"/></StgValue>
</operation>

<operation id="348" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:741 %icmp_ln1551 = icmp_eq  i32 %add_ln737, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln1551"/></StgValue>
</operation>

<operation id="349" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:742 %br_ln48 = br i1 %icmp_ln1551, void %_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i, void %_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="350" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="65" op_0_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:0 %zext_ln712 = zext i64 %y_V

]]></Node>
<StgValue><ssdm name="zext_ln712"/></StgValue>
</operation>

<operation id="351" st_id="24" stage="69" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="352" st_id="25" stage="68" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="353" st_id="26" stage="67" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="354" st_id="27" stage="66" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="355" st_id="28" stage="65" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="356" st_id="29" stage="64" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="357" st_id="30" stage="63" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="358" st_id="31" stage="62" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="359" st_id="32" stage="61" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="360" st_id="33" stage="60" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="361" st_id="34" stage="59" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="362" st_id="35" stage="58" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="363" st_id="36" stage="57" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="364" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:20 %mu_read = read i32 @_ssdm_op_Read.ap_none.i32, i32 %mu

]]></Node>
<StgValue><ssdm name="mu_read"/></StgValue>
</operation>

<operation id="365" st_id="37" stage="56" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="366" st_id="38" stage="55" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="367" st_id="39" stage="54" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="368" st_id="40" stage="53" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="369" st_id="41" stage="52" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="370" st_id="42" stage="51" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="371" st_id="43" stage="50" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="372" st_id="44" stage="49" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="373" st_id="45" stage="48" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="374" st_id="46" stage="47" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="375" st_id="47" stage="46" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="376" st_id="48" stage="45" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="377" st_id="49" stage="44" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="378" st_id="50" stage="43" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="379" st_id="51" stage="42" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="380" st_id="52" stage="41" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="381" st_id="53" stage="40" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="382" st_id="54" stage="39" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="383" st_id="55" stage="38" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="384" st_id="56" stage="37" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="385" st_id="57" stage="36" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="386" st_id="58" stage="35" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="387" st_id="59" stage="34" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="388" st_id="60" stage="33" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="389" st_id="61" stage="32" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="390" st_id="62" stage="31" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="391" st_id="63" stage="30" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="392" st_id="64" stage="29" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="393" st_id="65" stage="28" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="394" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="80" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:81 %sext_ln1169_1 = sext i16 %r_V_36

]]></Node>
<StgValue><ssdm name="sext_ln1169_1"/></StgValue>
</operation>

<operation id="395" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:85 %lms_weights_imag_V_9_load = load i64 %lms_weights_imag_V_9

]]></Node>
<StgValue><ssdm name="lms_weights_imag_V_9_load"/></StgValue>
</operation>

<operation id="396" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="80" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:86 %sext_ln1171_12 = sext i64 %lms_weights_imag_V_9_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_12"/></StgValue>
</operation>

<operation id="397" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="79" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:87 %sext_ln1171_18 = sext i64 %lms_weights_imag_V_9_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_18"/></StgValue>
</operation>

<operation id="398" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="79" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:89 %sext_ln1171_22 = sext i16 %r_V_38

]]></Node>
<StgValue><ssdm name="sext_ln1171_22"/></StgValue>
</operation>

<operation id="399" st_id="66" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:90 %mul_ln1171_5 = mul i79 %sext_ln1171_18, i79 %sext_ln1171_22

]]></Node>
<StgValue><ssdm name="mul_ln1171_5"/></StgValue>
</operation>

<operation id="400" st_id="66" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:113 %mul_ln1171_6 = mul i80 %sext_ln1171_12, i80 %sext_ln1169_1

]]></Node>
<StgValue><ssdm name="mul_ln1171_6"/></StgValue>
</operation>

<operation id="401" st_id="66" stage="27" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="402" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:82 %lms_weights_real_V_9_load = load i64 %lms_weights_real_V_9

]]></Node>
<StgValue><ssdm name="lms_weights_real_V_9_load"/></StgValue>
</operation>

<operation id="403" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="80" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:83 %sext_ln1171_1 = sext i64 %lms_weights_real_V_9_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_1"/></StgValue>
</operation>

<operation id="404" st_id="67" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:84 %mul_ln1171_4 = mul i80 %sext_ln1171_1, i80 %sext_ln1169_1

]]></Node>
<StgValue><ssdm name="mul_ln1171_4"/></StgValue>
</operation>

<operation id="405" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="80" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:88 %sext_ln1171_13 = sext i16 %r_V_38

]]></Node>
<StgValue><ssdm name="sext_ln1171_13"/></StgValue>
</operation>

<operation id="406" st_id="67" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:90 %mul_ln1171_5 = mul i79 %sext_ln1171_18, i79 %sext_ln1171_22

]]></Node>
<StgValue><ssdm name="mul_ln1171_5"/></StgValue>
</operation>

<operation id="407" st_id="67" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:113 %mul_ln1171_6 = mul i80 %sext_ln1171_12, i80 %sext_ln1169_1

]]></Node>
<StgValue><ssdm name="mul_ln1171_6"/></StgValue>
</operation>

<operation id="408" st_id="67" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:114 %mul_ln1171_7 = mul i80 %sext_ln1171_1, i80 %sext_ln1171_13

]]></Node>
<StgValue><ssdm name="mul_ln1171_7"/></StgValue>
</operation>

<operation id="409" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="80" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:139 %sext_ln1169_2 = sext i16 %r_V_32

]]></Node>
<StgValue><ssdm name="sext_ln1169_2"/></StgValue>
</operation>

<operation id="410" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="64" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:140 %lms_weights_real_V_8_load = load i64 %lms_weights_real_V_8

]]></Node>
<StgValue><ssdm name="lms_weights_real_V_8_load"/></StgValue>
</operation>

<operation id="411" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="80" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:141 %sext_ln1171_15 = sext i64 %lms_weights_real_V_8_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_15"/></StgValue>
</operation>

<operation id="412" st_id="67" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:142 %mul_ln1171_8 = mul i80 %sext_ln1171_15, i80 %sext_ln1169_2

]]></Node>
<StgValue><ssdm name="mul_ln1171_8"/></StgValue>
</operation>

<operation id="413" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:143 %lms_weights_imag_V_8_load = load i64 %lms_weights_imag_V_8

]]></Node>
<StgValue><ssdm name="lms_weights_imag_V_8_load"/></StgValue>
</operation>

<operation id="414" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="80" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:144 %sext_ln1171_16 = sext i64 %lms_weights_imag_V_8_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_16"/></StgValue>
</operation>

<operation id="415" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="79" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:145 %sext_ln1171_25 = sext i64 %lms_weights_imag_V_8_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_25"/></StgValue>
</operation>

<operation id="416" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="80" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:146 %sext_ln1171_17 = sext i16 %r_V_34

]]></Node>
<StgValue><ssdm name="sext_ln1171_17"/></StgValue>
</operation>

<operation id="417" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="79" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:147 %sext_ln1171_28 = sext i16 %r_V_34

]]></Node>
<StgValue><ssdm name="sext_ln1171_28"/></StgValue>
</operation>

<operation id="418" st_id="67" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:148 %mul_ln1171_9 = mul i79 %sext_ln1171_25, i79 %sext_ln1171_28

]]></Node>
<StgValue><ssdm name="mul_ln1171_9"/></StgValue>
</operation>

<operation id="419" st_id="67" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:171 %mul_ln1171_10 = mul i80 %sext_ln1171_16, i80 %sext_ln1169_2

]]></Node>
<StgValue><ssdm name="mul_ln1171_10"/></StgValue>
</operation>

<operation id="420" st_id="67" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:172 %mul_ln1171_11 = mul i80 %sext_ln1171_15, i80 %sext_ln1171_17

]]></Node>
<StgValue><ssdm name="mul_ln1171_11"/></StgValue>
</operation>

<operation id="421" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="80" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:197 %sext_ln1169_3 = sext i16 %r_V_28

]]></Node>
<StgValue><ssdm name="sext_ln1169_3"/></StgValue>
</operation>

<operation id="422" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:198 %lms_weights_real_V_7_load = load i64 %lms_weights_real_V_7

]]></Node>
<StgValue><ssdm name="lms_weights_real_V_7_load"/></StgValue>
</operation>

<operation id="423" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="80" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:199 %sext_ln1171_19 = sext i64 %lms_weights_real_V_7_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_19"/></StgValue>
</operation>

<operation id="424" st_id="67" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:200 %mul_ln1171_12 = mul i80 %sext_ln1171_19, i80 %sext_ln1169_3

]]></Node>
<StgValue><ssdm name="mul_ln1171_12"/></StgValue>
</operation>

<operation id="425" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:201 %lms_weights_imag_V_7_load = load i64 %lms_weights_imag_V_7

]]></Node>
<StgValue><ssdm name="lms_weights_imag_V_7_load"/></StgValue>
</operation>

<operation id="426" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="80" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:202 %sext_ln1171_20 = sext i64 %lms_weights_imag_V_7_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_20"/></StgValue>
</operation>

<operation id="427" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="79" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:203 %sext_ln1171_31 = sext i64 %lms_weights_imag_V_7_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_31"/></StgValue>
</operation>

<operation id="428" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="80" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:204 %sext_ln1171_21 = sext i16 %r_V_30

]]></Node>
<StgValue><ssdm name="sext_ln1171_21"/></StgValue>
</operation>

<operation id="429" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="79" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:205 %sext_ln1171_34 = sext i16 %r_V_30

]]></Node>
<StgValue><ssdm name="sext_ln1171_34"/></StgValue>
</operation>

<operation id="430" st_id="67" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:206 %mul_ln1171_13 = mul i79 %sext_ln1171_31, i79 %sext_ln1171_34

]]></Node>
<StgValue><ssdm name="mul_ln1171_13"/></StgValue>
</operation>

<operation id="431" st_id="67" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:229 %mul_ln1171_14 = mul i80 %sext_ln1171_20, i80 %sext_ln1169_3

]]></Node>
<StgValue><ssdm name="mul_ln1171_14"/></StgValue>
</operation>

<operation id="432" st_id="67" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:230 %mul_ln1171_15 = mul i80 %sext_ln1171_19, i80 %sext_ln1171_21

]]></Node>
<StgValue><ssdm name="mul_ln1171_15"/></StgValue>
</operation>

<operation id="433" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="80" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:255 %sext_ln1169_4 = sext i16 %r_V_24

]]></Node>
<StgValue><ssdm name="sext_ln1169_4"/></StgValue>
</operation>

<operation id="434" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:256 %lms_weights_real_V_6_load = load i64 %lms_weights_real_V_6

]]></Node>
<StgValue><ssdm name="lms_weights_real_V_6_load"/></StgValue>
</operation>

<operation id="435" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="80" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:257 %sext_ln1171_4 = sext i64 %lms_weights_real_V_6_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_4"/></StgValue>
</operation>

<operation id="436" st_id="67" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:258 %mul_ln1171_16 = mul i80 %sext_ln1171_4, i80 %sext_ln1169_4

]]></Node>
<StgValue><ssdm name="mul_ln1171_16"/></StgValue>
</operation>

<operation id="437" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:259 %lms_weights_imag_V_6_load = load i64 %lms_weights_imag_V_6

]]></Node>
<StgValue><ssdm name="lms_weights_imag_V_6_load"/></StgValue>
</operation>

<operation id="438" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="80" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:260 %sext_ln1171_23 = sext i64 %lms_weights_imag_V_6_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_23"/></StgValue>
</operation>

<operation id="439" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="79" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:261 %sext_ln1171_37 = sext i64 %lms_weights_imag_V_6_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_37"/></StgValue>
</operation>

<operation id="440" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="80" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:262 %sext_ln1171_24 = sext i16 %r_V_26

]]></Node>
<StgValue><ssdm name="sext_ln1171_24"/></StgValue>
</operation>

<operation id="441" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="79" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:263 %sext_ln1171_40 = sext i16 %r_V_26

]]></Node>
<StgValue><ssdm name="sext_ln1171_40"/></StgValue>
</operation>

<operation id="442" st_id="67" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:264 %mul_ln1171_17 = mul i79 %sext_ln1171_37, i79 %sext_ln1171_40

]]></Node>
<StgValue><ssdm name="mul_ln1171_17"/></StgValue>
</operation>

<operation id="443" st_id="67" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:287 %mul_ln1171_18 = mul i80 %sext_ln1171_23, i80 %sext_ln1169_4

]]></Node>
<StgValue><ssdm name="mul_ln1171_18"/></StgValue>
</operation>

<operation id="444" st_id="67" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:288 %mul_ln1171_19 = mul i80 %sext_ln1171_4, i80 %sext_ln1171_24

]]></Node>
<StgValue><ssdm name="mul_ln1171_19"/></StgValue>
</operation>

<operation id="445" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="80" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:313 %sext_ln1169_5 = sext i16 %r_V_20

]]></Node>
<StgValue><ssdm name="sext_ln1169_5"/></StgValue>
</operation>

<operation id="446" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="64" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:314 %lms_weights_real_V_5_load = load i64 %lms_weights_real_V_5

]]></Node>
<StgValue><ssdm name="lms_weights_real_V_5_load"/></StgValue>
</operation>

<operation id="447" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="80" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:315 %sext_ln1171_5 = sext i64 %lms_weights_real_V_5_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_5"/></StgValue>
</operation>

<operation id="448" st_id="67" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:316 %mul_ln1171_20 = mul i80 %sext_ln1171_5, i80 %sext_ln1169_5

]]></Node>
<StgValue><ssdm name="mul_ln1171_20"/></StgValue>
</operation>

<operation id="449" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="64" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:317 %lms_weights_imag_V_5_load = load i64 %lms_weights_imag_V_5

]]></Node>
<StgValue><ssdm name="lms_weights_imag_V_5_load"/></StgValue>
</operation>

<operation id="450" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="80" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:318 %sext_ln1171_26 = sext i64 %lms_weights_imag_V_5_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_26"/></StgValue>
</operation>

<operation id="451" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="79" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:319 %sext_ln1171_43 = sext i64 %lms_weights_imag_V_5_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_43"/></StgValue>
</operation>

<operation id="452" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="80" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:320 %sext_ln1171_27 = sext i16 %r_V_22

]]></Node>
<StgValue><ssdm name="sext_ln1171_27"/></StgValue>
</operation>

<operation id="453" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="79" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:321 %sext_ln1171_44 = sext i16 %r_V_22

]]></Node>
<StgValue><ssdm name="sext_ln1171_44"/></StgValue>
</operation>

<operation id="454" st_id="67" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:322 %mul_ln1171_21 = mul i79 %sext_ln1171_43, i79 %sext_ln1171_44

]]></Node>
<StgValue><ssdm name="mul_ln1171_21"/></StgValue>
</operation>

<operation id="455" st_id="67" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:345 %mul_ln1171_22 = mul i80 %sext_ln1171_26, i80 %sext_ln1169_5

]]></Node>
<StgValue><ssdm name="mul_ln1171_22"/></StgValue>
</operation>

<operation id="456" st_id="67" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:346 %mul_ln1171_23 = mul i80 %sext_ln1171_5, i80 %sext_ln1171_27

]]></Node>
<StgValue><ssdm name="mul_ln1171_23"/></StgValue>
</operation>

<operation id="457" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="80" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:371 %sext_ln1169_6 = sext i16 %r_V_16

]]></Node>
<StgValue><ssdm name="sext_ln1169_6"/></StgValue>
</operation>

<operation id="458" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="64" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:372 %lms_weights_real_V_4_load = load i64 %lms_weights_real_V_4

]]></Node>
<StgValue><ssdm name="lms_weights_real_V_4_load"/></StgValue>
</operation>

<operation id="459" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="80" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:373 %sext_ln1171_6 = sext i64 %lms_weights_real_V_4_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_6"/></StgValue>
</operation>

<operation id="460" st_id="67" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:374 %mul_ln1171_24 = mul i80 %sext_ln1171_6, i80 %sext_ln1169_6

]]></Node>
<StgValue><ssdm name="mul_ln1171_24"/></StgValue>
</operation>

<operation id="461" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="64" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:375 %lms_weights_imag_V_4_load = load i64 %lms_weights_imag_V_4

]]></Node>
<StgValue><ssdm name="lms_weights_imag_V_4_load"/></StgValue>
</operation>

<operation id="462" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="80" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:376 %sext_ln1171_29 = sext i64 %lms_weights_imag_V_4_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_29"/></StgValue>
</operation>

<operation id="463" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="79" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:377 %sext_ln1171_45 = sext i64 %lms_weights_imag_V_4_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_45"/></StgValue>
</operation>

<operation id="464" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="80" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:378 %sext_ln1171_30 = sext i16 %r_V_18

]]></Node>
<StgValue><ssdm name="sext_ln1171_30"/></StgValue>
</operation>

<operation id="465" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="79" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:379 %sext_ln1171_46 = sext i16 %r_V_18

]]></Node>
<StgValue><ssdm name="sext_ln1171_46"/></StgValue>
</operation>

<operation id="466" st_id="67" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:380 %mul_ln1171_25 = mul i79 %sext_ln1171_45, i79 %sext_ln1171_46

]]></Node>
<StgValue><ssdm name="mul_ln1171_25"/></StgValue>
</operation>

<operation id="467" st_id="67" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:403 %mul_ln1171_26 = mul i80 %sext_ln1171_29, i80 %sext_ln1169_6

]]></Node>
<StgValue><ssdm name="mul_ln1171_26"/></StgValue>
</operation>

<operation id="468" st_id="67" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:404 %mul_ln1171_27 = mul i80 %sext_ln1171_6, i80 %sext_ln1171_30

]]></Node>
<StgValue><ssdm name="mul_ln1171_27"/></StgValue>
</operation>

<operation id="469" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="80" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:429 %sext_ln1169_7 = sext i16 %r_V_12

]]></Node>
<StgValue><ssdm name="sext_ln1169_7"/></StgValue>
</operation>

<operation id="470" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="64" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:430 %lms_weights_real_V_3_load = load i64 %lms_weights_real_V_3

]]></Node>
<StgValue><ssdm name="lms_weights_real_V_3_load"/></StgValue>
</operation>

<operation id="471" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="80" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:431 %sext_ln1171_7 = sext i64 %lms_weights_real_V_3_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_7"/></StgValue>
</operation>

<operation id="472" st_id="67" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:432 %mul_ln1171_28 = mul i80 %sext_ln1171_7, i80 %sext_ln1169_7

]]></Node>
<StgValue><ssdm name="mul_ln1171_28"/></StgValue>
</operation>

<operation id="473" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="64" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:433 %lms_weights_imag_V_3_load = load i64 %lms_weights_imag_V_3

]]></Node>
<StgValue><ssdm name="lms_weights_imag_V_3_load"/></StgValue>
</operation>

<operation id="474" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="80" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:434 %sext_ln1171_32 = sext i64 %lms_weights_imag_V_3_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_32"/></StgValue>
</operation>

<operation id="475" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="79" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:435 %sext_ln1171_47 = sext i64 %lms_weights_imag_V_3_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_47"/></StgValue>
</operation>

<operation id="476" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="80" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:436 %sext_ln1171_33 = sext i16 %r_V_14

]]></Node>
<StgValue><ssdm name="sext_ln1171_33"/></StgValue>
</operation>

<operation id="477" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="79" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:437 %sext_ln1171_48 = sext i16 %r_V_14

]]></Node>
<StgValue><ssdm name="sext_ln1171_48"/></StgValue>
</operation>

<operation id="478" st_id="67" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:438 %mul_ln1171_29 = mul i79 %sext_ln1171_47, i79 %sext_ln1171_48

]]></Node>
<StgValue><ssdm name="mul_ln1171_29"/></StgValue>
</operation>

<operation id="479" st_id="67" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:461 %mul_ln1171_30 = mul i80 %sext_ln1171_32, i80 %sext_ln1169_7

]]></Node>
<StgValue><ssdm name="mul_ln1171_30"/></StgValue>
</operation>

<operation id="480" st_id="67" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:462 %mul_ln1171_31 = mul i80 %sext_ln1171_7, i80 %sext_ln1171_33

]]></Node>
<StgValue><ssdm name="mul_ln1171_31"/></StgValue>
</operation>

<operation id="481" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="80" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:487 %sext_ln1169_8 = sext i16 %r_V_8

]]></Node>
<StgValue><ssdm name="sext_ln1169_8"/></StgValue>
</operation>

<operation id="482" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="64" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:488 %lms_weights_real_V_2_load = load i64 %lms_weights_real_V_2

]]></Node>
<StgValue><ssdm name="lms_weights_real_V_2_load"/></StgValue>
</operation>

<operation id="483" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="80" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:489 %sext_ln1171_8 = sext i64 %lms_weights_real_V_2_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_8"/></StgValue>
</operation>

<operation id="484" st_id="67" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:490 %mul_ln1171_32 = mul i80 %sext_ln1171_8, i80 %sext_ln1169_8

]]></Node>
<StgValue><ssdm name="mul_ln1171_32"/></StgValue>
</operation>

<operation id="485" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="64" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:491 %lms_weights_imag_V_2_load = load i64 %lms_weights_imag_V_2

]]></Node>
<StgValue><ssdm name="lms_weights_imag_V_2_load"/></StgValue>
</operation>

<operation id="486" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="80" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:492 %sext_ln1171_35 = sext i64 %lms_weights_imag_V_2_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_35"/></StgValue>
</operation>

<operation id="487" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="79" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:493 %sext_ln1171_49 = sext i64 %lms_weights_imag_V_2_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_49"/></StgValue>
</operation>

<operation id="488" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="80" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:494 %sext_ln1171_36 = sext i16 %r_V_10

]]></Node>
<StgValue><ssdm name="sext_ln1171_36"/></StgValue>
</operation>

<operation id="489" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="79" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:495 %sext_ln1171_50 = sext i16 %r_V_10

]]></Node>
<StgValue><ssdm name="sext_ln1171_50"/></StgValue>
</operation>

<operation id="490" st_id="67" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:496 %mul_ln1171_33 = mul i79 %sext_ln1171_49, i79 %sext_ln1171_50

]]></Node>
<StgValue><ssdm name="mul_ln1171_33"/></StgValue>
</operation>

<operation id="491" st_id="67" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:519 %mul_ln1171_34 = mul i80 %sext_ln1171_35, i80 %sext_ln1169_8

]]></Node>
<StgValue><ssdm name="mul_ln1171_34"/></StgValue>
</operation>

<operation id="492" st_id="67" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:520 %mul_ln1171_35 = mul i80 %sext_ln1171_8, i80 %sext_ln1171_36

]]></Node>
<StgValue><ssdm name="mul_ln1171_35"/></StgValue>
</operation>

<operation id="493" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="80" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:545 %sext_ln1169_9 = sext i16 %r_V_4

]]></Node>
<StgValue><ssdm name="sext_ln1169_9"/></StgValue>
</operation>

<operation id="494" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="64" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:546 %lms_weights_real_V_1_load = load i64 %lms_weights_real_V_1

]]></Node>
<StgValue><ssdm name="lms_weights_real_V_1_load"/></StgValue>
</operation>

<operation id="495" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="80" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:547 %sext_ln1171_9 = sext i64 %lms_weights_real_V_1_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_9"/></StgValue>
</operation>

<operation id="496" st_id="67" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:548 %mul_ln1171_36 = mul i80 %sext_ln1171_9, i80 %sext_ln1169_9

]]></Node>
<StgValue><ssdm name="mul_ln1171_36"/></StgValue>
</operation>

<operation id="497" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="64" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:549 %lms_weights_imag_V_1_load = load i64 %lms_weights_imag_V_1

]]></Node>
<StgValue><ssdm name="lms_weights_imag_V_1_load"/></StgValue>
</operation>

<operation id="498" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="80" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:550 %sext_ln1171_38 = sext i64 %lms_weights_imag_V_1_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_38"/></StgValue>
</operation>

<operation id="499" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="79" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:551 %sext_ln1171_51 = sext i64 %lms_weights_imag_V_1_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_51"/></StgValue>
</operation>

<operation id="500" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="80" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:552 %sext_ln1171_39 = sext i16 %r_V_6

]]></Node>
<StgValue><ssdm name="sext_ln1171_39"/></StgValue>
</operation>

<operation id="501" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="79" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:553 %sext_ln1171_52 = sext i16 %r_V_6

]]></Node>
<StgValue><ssdm name="sext_ln1171_52"/></StgValue>
</operation>

<operation id="502" st_id="67" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:554 %mul_ln1171_37 = mul i79 %sext_ln1171_51, i79 %sext_ln1171_52

]]></Node>
<StgValue><ssdm name="mul_ln1171_37"/></StgValue>
</operation>

<operation id="503" st_id="67" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:577 %mul_ln1171_38 = mul i80 %sext_ln1171_38, i80 %sext_ln1169_9

]]></Node>
<StgValue><ssdm name="mul_ln1171_38"/></StgValue>
</operation>

<operation id="504" st_id="67" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:578 %mul_ln1171_39 = mul i80 %sext_ln1171_9, i80 %sext_ln1171_39

]]></Node>
<StgValue><ssdm name="mul_ln1171_39"/></StgValue>
</operation>

<operation id="505" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="80" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:601 %sext_ln1169_10 = sext i16 %aux_tmp_data_M_real_V

]]></Node>
<StgValue><ssdm name="sext_ln1169_10"/></StgValue>
</operation>

<operation id="506" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="64" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:602 %lms_weights_real_V_0_load = load i64 %lms_weights_real_V_0

]]></Node>
<StgValue><ssdm name="lms_weights_real_V_0_load"/></StgValue>
</operation>

<operation id="507" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="80" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:603 %sext_ln1171_10 = sext i64 %lms_weights_real_V_0_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_10"/></StgValue>
</operation>

<operation id="508" st_id="67" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:604 %mul_ln1171_40 = mul i80 %sext_ln1171_10, i80 %sext_ln1169_10

]]></Node>
<StgValue><ssdm name="mul_ln1171_40"/></StgValue>
</operation>

<operation id="509" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="64" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:605 %lms_weights_imag_V_0_load = load i64 %lms_weights_imag_V_0

]]></Node>
<StgValue><ssdm name="lms_weights_imag_V_0_load"/></StgValue>
</operation>

<operation id="510" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="80" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:606 %sext_ln1171_41 = sext i64 %lms_weights_imag_V_0_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_41"/></StgValue>
</operation>

<operation id="511" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="79" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:607 %sext_ln1171_53 = sext i64 %lms_weights_imag_V_0_load

]]></Node>
<StgValue><ssdm name="sext_ln1171_53"/></StgValue>
</operation>

<operation id="512" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="80" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:608 %sext_ln1171_42 = sext i16 %aux_tmp_data_M_imag_V

]]></Node>
<StgValue><ssdm name="sext_ln1171_42"/></StgValue>
</operation>

<operation id="513" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="79" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:609 %sext_ln1171_54 = sext i16 %aux_tmp_data_M_imag_V

]]></Node>
<StgValue><ssdm name="sext_ln1171_54"/></StgValue>
</operation>

<operation id="514" st_id="67" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:610 %mul_ln1171_41 = mul i79 %sext_ln1171_53, i79 %sext_ln1171_54

]]></Node>
<StgValue><ssdm name="mul_ln1171_41"/></StgValue>
</operation>

<operation id="515" st_id="67" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:633 %mul_ln1171_42 = mul i80 %sext_ln1171_41, i80 %sext_ln1169_10

]]></Node>
<StgValue><ssdm name="mul_ln1171_42"/></StgValue>
</operation>

<operation id="516" st_id="67" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:634 %mul_ln1171_43 = mul i80 %sext_ln1171_10, i80 %sext_ln1171_42

]]></Node>
<StgValue><ssdm name="mul_ln1171_43"/></StgValue>
</operation>

<operation id="517" st_id="67" stage="26" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="518" st_id="68" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:84 %mul_ln1171_4 = mul i80 %sext_ln1171_1, i80 %sext_ln1169_1

]]></Node>
<StgValue><ssdm name="mul_ln1171_4"/></StgValue>
</operation>

<operation id="519" st_id="68" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:90 %mul_ln1171_5 = mul i79 %sext_ln1171_18, i79 %sext_ln1171_22

]]></Node>
<StgValue><ssdm name="mul_ln1171_5"/></StgValue>
</operation>

<operation id="520" st_id="68" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:113 %mul_ln1171_6 = mul i80 %sext_ln1171_12, i80 %sext_ln1169_1

]]></Node>
<StgValue><ssdm name="mul_ln1171_6"/></StgValue>
</operation>

<operation id="521" st_id="68" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:114 %mul_ln1171_7 = mul i80 %sext_ln1171_1, i80 %sext_ln1171_13

]]></Node>
<StgValue><ssdm name="mul_ln1171_7"/></StgValue>
</operation>

<operation id="522" st_id="68" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:142 %mul_ln1171_8 = mul i80 %sext_ln1171_15, i80 %sext_ln1169_2

]]></Node>
<StgValue><ssdm name="mul_ln1171_8"/></StgValue>
</operation>

<operation id="523" st_id="68" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:148 %mul_ln1171_9 = mul i79 %sext_ln1171_25, i79 %sext_ln1171_28

]]></Node>
<StgValue><ssdm name="mul_ln1171_9"/></StgValue>
</operation>

<operation id="524" st_id="68" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:171 %mul_ln1171_10 = mul i80 %sext_ln1171_16, i80 %sext_ln1169_2

]]></Node>
<StgValue><ssdm name="mul_ln1171_10"/></StgValue>
</operation>

<operation id="525" st_id="68" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:172 %mul_ln1171_11 = mul i80 %sext_ln1171_15, i80 %sext_ln1171_17

]]></Node>
<StgValue><ssdm name="mul_ln1171_11"/></StgValue>
</operation>

<operation id="526" st_id="68" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:200 %mul_ln1171_12 = mul i80 %sext_ln1171_19, i80 %sext_ln1169_3

]]></Node>
<StgValue><ssdm name="mul_ln1171_12"/></StgValue>
</operation>

<operation id="527" st_id="68" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:206 %mul_ln1171_13 = mul i79 %sext_ln1171_31, i79 %sext_ln1171_34

]]></Node>
<StgValue><ssdm name="mul_ln1171_13"/></StgValue>
</operation>

<operation id="528" st_id="68" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:229 %mul_ln1171_14 = mul i80 %sext_ln1171_20, i80 %sext_ln1169_3

]]></Node>
<StgValue><ssdm name="mul_ln1171_14"/></StgValue>
</operation>

<operation id="529" st_id="68" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:230 %mul_ln1171_15 = mul i80 %sext_ln1171_19, i80 %sext_ln1171_21

]]></Node>
<StgValue><ssdm name="mul_ln1171_15"/></StgValue>
</operation>

<operation id="530" st_id="68" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:258 %mul_ln1171_16 = mul i80 %sext_ln1171_4, i80 %sext_ln1169_4

]]></Node>
<StgValue><ssdm name="mul_ln1171_16"/></StgValue>
</operation>

<operation id="531" st_id="68" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:264 %mul_ln1171_17 = mul i79 %sext_ln1171_37, i79 %sext_ln1171_40

]]></Node>
<StgValue><ssdm name="mul_ln1171_17"/></StgValue>
</operation>

<operation id="532" st_id="68" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:287 %mul_ln1171_18 = mul i80 %sext_ln1171_23, i80 %sext_ln1169_4

]]></Node>
<StgValue><ssdm name="mul_ln1171_18"/></StgValue>
</operation>

<operation id="533" st_id="68" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:288 %mul_ln1171_19 = mul i80 %sext_ln1171_4, i80 %sext_ln1171_24

]]></Node>
<StgValue><ssdm name="mul_ln1171_19"/></StgValue>
</operation>

<operation id="534" st_id="68" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:316 %mul_ln1171_20 = mul i80 %sext_ln1171_5, i80 %sext_ln1169_5

]]></Node>
<StgValue><ssdm name="mul_ln1171_20"/></StgValue>
</operation>

<operation id="535" st_id="68" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:322 %mul_ln1171_21 = mul i79 %sext_ln1171_43, i79 %sext_ln1171_44

]]></Node>
<StgValue><ssdm name="mul_ln1171_21"/></StgValue>
</operation>

<operation id="536" st_id="68" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:345 %mul_ln1171_22 = mul i80 %sext_ln1171_26, i80 %sext_ln1169_5

]]></Node>
<StgValue><ssdm name="mul_ln1171_22"/></StgValue>
</operation>

<operation id="537" st_id="68" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:346 %mul_ln1171_23 = mul i80 %sext_ln1171_5, i80 %sext_ln1171_27

]]></Node>
<StgValue><ssdm name="mul_ln1171_23"/></StgValue>
</operation>

<operation id="538" st_id="68" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:374 %mul_ln1171_24 = mul i80 %sext_ln1171_6, i80 %sext_ln1169_6

]]></Node>
<StgValue><ssdm name="mul_ln1171_24"/></StgValue>
</operation>

<operation id="539" st_id="68" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:380 %mul_ln1171_25 = mul i79 %sext_ln1171_45, i79 %sext_ln1171_46

]]></Node>
<StgValue><ssdm name="mul_ln1171_25"/></StgValue>
</operation>

<operation id="540" st_id="68" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:403 %mul_ln1171_26 = mul i80 %sext_ln1171_29, i80 %sext_ln1169_6

]]></Node>
<StgValue><ssdm name="mul_ln1171_26"/></StgValue>
</operation>

<operation id="541" st_id="68" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:404 %mul_ln1171_27 = mul i80 %sext_ln1171_6, i80 %sext_ln1171_30

]]></Node>
<StgValue><ssdm name="mul_ln1171_27"/></StgValue>
</operation>

<operation id="542" st_id="68" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:432 %mul_ln1171_28 = mul i80 %sext_ln1171_7, i80 %sext_ln1169_7

]]></Node>
<StgValue><ssdm name="mul_ln1171_28"/></StgValue>
</operation>

<operation id="543" st_id="68" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:438 %mul_ln1171_29 = mul i79 %sext_ln1171_47, i79 %sext_ln1171_48

]]></Node>
<StgValue><ssdm name="mul_ln1171_29"/></StgValue>
</operation>

<operation id="544" st_id="68" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:461 %mul_ln1171_30 = mul i80 %sext_ln1171_32, i80 %sext_ln1169_7

]]></Node>
<StgValue><ssdm name="mul_ln1171_30"/></StgValue>
</operation>

<operation id="545" st_id="68" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:462 %mul_ln1171_31 = mul i80 %sext_ln1171_7, i80 %sext_ln1171_33

]]></Node>
<StgValue><ssdm name="mul_ln1171_31"/></StgValue>
</operation>

<operation id="546" st_id="68" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:490 %mul_ln1171_32 = mul i80 %sext_ln1171_8, i80 %sext_ln1169_8

]]></Node>
<StgValue><ssdm name="mul_ln1171_32"/></StgValue>
</operation>

<operation id="547" st_id="68" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:496 %mul_ln1171_33 = mul i79 %sext_ln1171_49, i79 %sext_ln1171_50

]]></Node>
<StgValue><ssdm name="mul_ln1171_33"/></StgValue>
</operation>

<operation id="548" st_id="68" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:519 %mul_ln1171_34 = mul i80 %sext_ln1171_35, i80 %sext_ln1169_8

]]></Node>
<StgValue><ssdm name="mul_ln1171_34"/></StgValue>
</operation>

<operation id="549" st_id="68" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:520 %mul_ln1171_35 = mul i80 %sext_ln1171_8, i80 %sext_ln1171_36

]]></Node>
<StgValue><ssdm name="mul_ln1171_35"/></StgValue>
</operation>

<operation id="550" st_id="68" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:548 %mul_ln1171_36 = mul i80 %sext_ln1171_9, i80 %sext_ln1169_9

]]></Node>
<StgValue><ssdm name="mul_ln1171_36"/></StgValue>
</operation>

<operation id="551" st_id="68" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:554 %mul_ln1171_37 = mul i79 %sext_ln1171_51, i79 %sext_ln1171_52

]]></Node>
<StgValue><ssdm name="mul_ln1171_37"/></StgValue>
</operation>

<operation id="552" st_id="68" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:577 %mul_ln1171_38 = mul i80 %sext_ln1171_38, i80 %sext_ln1169_9

]]></Node>
<StgValue><ssdm name="mul_ln1171_38"/></StgValue>
</operation>

<operation id="553" st_id="68" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:578 %mul_ln1171_39 = mul i80 %sext_ln1171_9, i80 %sext_ln1171_39

]]></Node>
<StgValue><ssdm name="mul_ln1171_39"/></StgValue>
</operation>

<operation id="554" st_id="68" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:604 %mul_ln1171_40 = mul i80 %sext_ln1171_10, i80 %sext_ln1169_10

]]></Node>
<StgValue><ssdm name="mul_ln1171_40"/></StgValue>
</operation>

<operation id="555" st_id="68" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:610 %mul_ln1171_41 = mul i79 %sext_ln1171_53, i79 %sext_ln1171_54

]]></Node>
<StgValue><ssdm name="mul_ln1171_41"/></StgValue>
</operation>

<operation id="556" st_id="68" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:633 %mul_ln1171_42 = mul i80 %sext_ln1171_41, i80 %sext_ln1169_10

]]></Node>
<StgValue><ssdm name="mul_ln1171_42"/></StgValue>
</operation>

<operation id="557" st_id="68" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:634 %mul_ln1171_43 = mul i80 %sext_ln1171_10, i80 %sext_ln1171_42

]]></Node>
<StgValue><ssdm name="mul_ln1171_43"/></StgValue>
</operation>

<operation id="558" st_id="68" stage="25" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="559" st_id="69" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:84 %mul_ln1171_4 = mul i80 %sext_ln1171_1, i80 %sext_ln1169_1

]]></Node>
<StgValue><ssdm name="mul_ln1171_4"/></StgValue>
</operation>

<operation id="560" st_id="69" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:91 %sub_ln1171_1 = sub i79 0, i79 %mul_ln1171_5

]]></Node>
<StgValue><ssdm name="sub_ln1171_1"/></StgValue>
</operation>

<operation id="561" st_id="69" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:114 %mul_ln1171_7 = mul i80 %sext_ln1171_1, i80 %sext_ln1171_13

]]></Node>
<StgValue><ssdm name="mul_ln1171_7"/></StgValue>
</operation>

<operation id="562" st_id="69" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:142 %mul_ln1171_8 = mul i80 %sext_ln1171_15, i80 %sext_ln1169_2

]]></Node>
<StgValue><ssdm name="mul_ln1171_8"/></StgValue>
</operation>

<operation id="563" st_id="69" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:148 %mul_ln1171_9 = mul i79 %sext_ln1171_25, i79 %sext_ln1171_28

]]></Node>
<StgValue><ssdm name="mul_ln1171_9"/></StgValue>
</operation>

<operation id="564" st_id="69" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:171 %mul_ln1171_10 = mul i80 %sext_ln1171_16, i80 %sext_ln1169_2

]]></Node>
<StgValue><ssdm name="mul_ln1171_10"/></StgValue>
</operation>

<operation id="565" st_id="69" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:172 %mul_ln1171_11 = mul i80 %sext_ln1171_15, i80 %sext_ln1171_17

]]></Node>
<StgValue><ssdm name="mul_ln1171_11"/></StgValue>
</operation>

<operation id="566" st_id="69" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:200 %mul_ln1171_12 = mul i80 %sext_ln1171_19, i80 %sext_ln1169_3

]]></Node>
<StgValue><ssdm name="mul_ln1171_12"/></StgValue>
</operation>

<operation id="567" st_id="69" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:206 %mul_ln1171_13 = mul i79 %sext_ln1171_31, i79 %sext_ln1171_34

]]></Node>
<StgValue><ssdm name="mul_ln1171_13"/></StgValue>
</operation>

<operation id="568" st_id="69" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:229 %mul_ln1171_14 = mul i80 %sext_ln1171_20, i80 %sext_ln1169_3

]]></Node>
<StgValue><ssdm name="mul_ln1171_14"/></StgValue>
</operation>

<operation id="569" st_id="69" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:230 %mul_ln1171_15 = mul i80 %sext_ln1171_19, i80 %sext_ln1171_21

]]></Node>
<StgValue><ssdm name="mul_ln1171_15"/></StgValue>
</operation>

<operation id="570" st_id="69" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:258 %mul_ln1171_16 = mul i80 %sext_ln1171_4, i80 %sext_ln1169_4

]]></Node>
<StgValue><ssdm name="mul_ln1171_16"/></StgValue>
</operation>

<operation id="571" st_id="69" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:264 %mul_ln1171_17 = mul i79 %sext_ln1171_37, i79 %sext_ln1171_40

]]></Node>
<StgValue><ssdm name="mul_ln1171_17"/></StgValue>
</operation>

<operation id="572" st_id="69" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:287 %mul_ln1171_18 = mul i80 %sext_ln1171_23, i80 %sext_ln1169_4

]]></Node>
<StgValue><ssdm name="mul_ln1171_18"/></StgValue>
</operation>

<operation id="573" st_id="69" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:288 %mul_ln1171_19 = mul i80 %sext_ln1171_4, i80 %sext_ln1171_24

]]></Node>
<StgValue><ssdm name="mul_ln1171_19"/></StgValue>
</operation>

<operation id="574" st_id="69" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:316 %mul_ln1171_20 = mul i80 %sext_ln1171_5, i80 %sext_ln1169_5

]]></Node>
<StgValue><ssdm name="mul_ln1171_20"/></StgValue>
</operation>

<operation id="575" st_id="69" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:322 %mul_ln1171_21 = mul i79 %sext_ln1171_43, i79 %sext_ln1171_44

]]></Node>
<StgValue><ssdm name="mul_ln1171_21"/></StgValue>
</operation>

<operation id="576" st_id="69" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:345 %mul_ln1171_22 = mul i80 %sext_ln1171_26, i80 %sext_ln1169_5

]]></Node>
<StgValue><ssdm name="mul_ln1171_22"/></StgValue>
</operation>

<operation id="577" st_id="69" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:346 %mul_ln1171_23 = mul i80 %sext_ln1171_5, i80 %sext_ln1171_27

]]></Node>
<StgValue><ssdm name="mul_ln1171_23"/></StgValue>
</operation>

<operation id="578" st_id="69" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:374 %mul_ln1171_24 = mul i80 %sext_ln1171_6, i80 %sext_ln1169_6

]]></Node>
<StgValue><ssdm name="mul_ln1171_24"/></StgValue>
</operation>

<operation id="579" st_id="69" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:380 %mul_ln1171_25 = mul i79 %sext_ln1171_45, i79 %sext_ln1171_46

]]></Node>
<StgValue><ssdm name="mul_ln1171_25"/></StgValue>
</operation>

<operation id="580" st_id="69" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:403 %mul_ln1171_26 = mul i80 %sext_ln1171_29, i80 %sext_ln1169_6

]]></Node>
<StgValue><ssdm name="mul_ln1171_26"/></StgValue>
</operation>

<operation id="581" st_id="69" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:404 %mul_ln1171_27 = mul i80 %sext_ln1171_6, i80 %sext_ln1171_30

]]></Node>
<StgValue><ssdm name="mul_ln1171_27"/></StgValue>
</operation>

<operation id="582" st_id="69" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:432 %mul_ln1171_28 = mul i80 %sext_ln1171_7, i80 %sext_ln1169_7

]]></Node>
<StgValue><ssdm name="mul_ln1171_28"/></StgValue>
</operation>

<operation id="583" st_id="69" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:438 %mul_ln1171_29 = mul i79 %sext_ln1171_47, i79 %sext_ln1171_48

]]></Node>
<StgValue><ssdm name="mul_ln1171_29"/></StgValue>
</operation>

<operation id="584" st_id="69" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:461 %mul_ln1171_30 = mul i80 %sext_ln1171_32, i80 %sext_ln1169_7

]]></Node>
<StgValue><ssdm name="mul_ln1171_30"/></StgValue>
</operation>

<operation id="585" st_id="69" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:462 %mul_ln1171_31 = mul i80 %sext_ln1171_7, i80 %sext_ln1171_33

]]></Node>
<StgValue><ssdm name="mul_ln1171_31"/></StgValue>
</operation>

<operation id="586" st_id="69" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:490 %mul_ln1171_32 = mul i80 %sext_ln1171_8, i80 %sext_ln1169_8

]]></Node>
<StgValue><ssdm name="mul_ln1171_32"/></StgValue>
</operation>

<operation id="587" st_id="69" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:496 %mul_ln1171_33 = mul i79 %sext_ln1171_49, i79 %sext_ln1171_50

]]></Node>
<StgValue><ssdm name="mul_ln1171_33"/></StgValue>
</operation>

<operation id="588" st_id="69" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:519 %mul_ln1171_34 = mul i80 %sext_ln1171_35, i80 %sext_ln1169_8

]]></Node>
<StgValue><ssdm name="mul_ln1171_34"/></StgValue>
</operation>

<operation id="589" st_id="69" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:520 %mul_ln1171_35 = mul i80 %sext_ln1171_8, i80 %sext_ln1171_36

]]></Node>
<StgValue><ssdm name="mul_ln1171_35"/></StgValue>
</operation>

<operation id="590" st_id="69" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:548 %mul_ln1171_36 = mul i80 %sext_ln1171_9, i80 %sext_ln1169_9

]]></Node>
<StgValue><ssdm name="mul_ln1171_36"/></StgValue>
</operation>

<operation id="591" st_id="69" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:554 %mul_ln1171_37 = mul i79 %sext_ln1171_51, i79 %sext_ln1171_52

]]></Node>
<StgValue><ssdm name="mul_ln1171_37"/></StgValue>
</operation>

<operation id="592" st_id="69" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:577 %mul_ln1171_38 = mul i80 %sext_ln1171_38, i80 %sext_ln1169_9

]]></Node>
<StgValue><ssdm name="mul_ln1171_38"/></StgValue>
</operation>

<operation id="593" st_id="69" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:578 %mul_ln1171_39 = mul i80 %sext_ln1171_9, i80 %sext_ln1171_39

]]></Node>
<StgValue><ssdm name="mul_ln1171_39"/></StgValue>
</operation>

<operation id="594" st_id="69" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:604 %mul_ln1171_40 = mul i80 %sext_ln1171_10, i80 %sext_ln1169_10

]]></Node>
<StgValue><ssdm name="mul_ln1171_40"/></StgValue>
</operation>

<operation id="595" st_id="69" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:610 %mul_ln1171_41 = mul i79 %sext_ln1171_53, i79 %sext_ln1171_54

]]></Node>
<StgValue><ssdm name="mul_ln1171_41"/></StgValue>
</operation>

<operation id="596" st_id="69" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:633 %mul_ln1171_42 = mul i80 %sext_ln1171_41, i80 %sext_ln1169_10

]]></Node>
<StgValue><ssdm name="mul_ln1171_42"/></StgValue>
</operation>

<operation id="597" st_id="69" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:634 %mul_ln1171_43 = mul i80 %sext_ln1171_10, i80 %sext_ln1171_42

]]></Node>
<StgValue><ssdm name="mul_ln1171_43"/></StgValue>
</operation>

<operation id="598" st_id="69" stage="24" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="599" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="81" op_0_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:92 %sext_ln712_1 = sext i80 %mul_ln1171_4

]]></Node>
<StgValue><ssdm name="sext_ln712_1"/></StgValue>
</operation>

<operation id="600" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="81" op_0_bw="79">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:93 %sext_ln1246_1 = sext i79 %sub_ln1171_1

]]></Node>
<StgValue><ssdm name="sext_ln1246_1"/></StgValue>
</operation>

<operation id="601" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:94 %sub_ln1246_1 = sub i81 %sext_ln712_1, i81 %sext_ln1246_1

]]></Node>
<StgValue><ssdm name="sub_ln1246_1"/></StgValue>
</operation>

<operation id="602" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="81">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:96 %trunc_ln1245_2 = trunc i81 %sub_ln1246_1

]]></Node>
<StgValue><ssdm name="trunc_ln1245_2"/></StgValue>
</operation>

<operation id="603" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:115 %sub_ln1245_1 = sub i80 %mul_ln1171_7, i80 %mul_ln1171_6

]]></Node>
<StgValue><ssdm name="sub_ln1245_1"/></StgValue>
</operation>

<operation id="604" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:118 %trunc_ln1245_3 = trunc i80 %sub_ln1245_1

]]></Node>
<StgValue><ssdm name="trunc_ln1245_3"/></StgValue>
</operation>

<operation id="605" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:149 %sub_ln1171_2 = sub i79 0, i79 %mul_ln1171_9

]]></Node>
<StgValue><ssdm name="sub_ln1171_2"/></StgValue>
</operation>

<operation id="606" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:173 %sub_ln1245_2 = sub i80 %mul_ln1171_11, i80 %mul_ln1171_10

]]></Node>
<StgValue><ssdm name="sub_ln1245_2"/></StgValue>
</operation>

<operation id="607" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:176 %trunc_ln1245_5 = trunc i80 %sub_ln1245_2

]]></Node>
<StgValue><ssdm name="trunc_ln1245_5"/></StgValue>
</operation>

<operation id="608" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:207 %sub_ln1171_3 = sub i79 0, i79 %mul_ln1171_13

]]></Node>
<StgValue><ssdm name="sub_ln1171_3"/></StgValue>
</operation>

<operation id="609" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:231 %sub_ln1245_3 = sub i80 %mul_ln1171_15, i80 %mul_ln1171_14

]]></Node>
<StgValue><ssdm name="sub_ln1245_3"/></StgValue>
</operation>

<operation id="610" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:234 %trunc_ln1245_7 = trunc i80 %sub_ln1245_3

]]></Node>
<StgValue><ssdm name="trunc_ln1245_7"/></StgValue>
</operation>

<operation id="611" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:265 %sub_ln1171_4 = sub i79 0, i79 %mul_ln1171_17

]]></Node>
<StgValue><ssdm name="sub_ln1171_4"/></StgValue>
</operation>

<operation id="612" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:289 %sub_ln1245_4 = sub i80 %mul_ln1171_19, i80 %mul_ln1171_18

]]></Node>
<StgValue><ssdm name="sub_ln1245_4"/></StgValue>
</operation>

<operation id="613" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="64" op_0_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:292 %trunc_ln1245_9 = trunc i80 %sub_ln1245_4

]]></Node>
<StgValue><ssdm name="trunc_ln1245_9"/></StgValue>
</operation>

<operation id="614" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:323 %sub_ln1171_5 = sub i79 0, i79 %mul_ln1171_21

]]></Node>
<StgValue><ssdm name="sub_ln1171_5"/></StgValue>
</operation>

<operation id="615" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:347 %sub_ln1245_5 = sub i80 %mul_ln1171_23, i80 %mul_ln1171_22

]]></Node>
<StgValue><ssdm name="sub_ln1245_5"/></StgValue>
</operation>

<operation id="616" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="64" op_0_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:350 %trunc_ln1245_11 = trunc i80 %sub_ln1245_5

]]></Node>
<StgValue><ssdm name="trunc_ln1245_11"/></StgValue>
</operation>

<operation id="617" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:381 %sub_ln1171_6 = sub i79 0, i79 %mul_ln1171_25

]]></Node>
<StgValue><ssdm name="sub_ln1171_6"/></StgValue>
</operation>

<operation id="618" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:405 %sub_ln1245_6 = sub i80 %mul_ln1171_27, i80 %mul_ln1171_26

]]></Node>
<StgValue><ssdm name="sub_ln1245_6"/></StgValue>
</operation>

<operation id="619" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="64" op_0_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:408 %trunc_ln1245_13 = trunc i80 %sub_ln1245_6

]]></Node>
<StgValue><ssdm name="trunc_ln1245_13"/></StgValue>
</operation>

<operation id="620" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:439 %sub_ln1171_7 = sub i79 0, i79 %mul_ln1171_29

]]></Node>
<StgValue><ssdm name="sub_ln1171_7"/></StgValue>
</operation>

<operation id="621" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:463 %sub_ln1245_7 = sub i80 %mul_ln1171_31, i80 %mul_ln1171_30

]]></Node>
<StgValue><ssdm name="sub_ln1245_7"/></StgValue>
</operation>

<operation id="622" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="64" op_0_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:466 %trunc_ln1245_15 = trunc i80 %sub_ln1245_7

]]></Node>
<StgValue><ssdm name="trunc_ln1245_15"/></StgValue>
</operation>

<operation id="623" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:497 %sub_ln1171_8 = sub i79 0, i79 %mul_ln1171_33

]]></Node>
<StgValue><ssdm name="sub_ln1171_8"/></StgValue>
</operation>

<operation id="624" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:521 %sub_ln1245_8 = sub i80 %mul_ln1171_35, i80 %mul_ln1171_34

]]></Node>
<StgValue><ssdm name="sub_ln1245_8"/></StgValue>
</operation>

<operation id="625" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="64" op_0_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:524 %trunc_ln1245_17 = trunc i80 %sub_ln1245_8

]]></Node>
<StgValue><ssdm name="trunc_ln1245_17"/></StgValue>
</operation>

<operation id="626" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:555 %sub_ln1171_9 = sub i79 0, i79 %mul_ln1171_37

]]></Node>
<StgValue><ssdm name="sub_ln1171_9"/></StgValue>
</operation>

<operation id="627" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:579 %sub_ln1245_9 = sub i80 %mul_ln1171_39, i80 %mul_ln1171_38

]]></Node>
<StgValue><ssdm name="sub_ln1245_9"/></StgValue>
</operation>

<operation id="628" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="64" op_0_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:582 %trunc_ln1245_19 = trunc i80 %sub_ln1245_9

]]></Node>
<StgValue><ssdm name="trunc_ln1245_19"/></StgValue>
</operation>

<operation id="629" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:611 %sub_ln1171_10 = sub i79 0, i79 %mul_ln1171_41

]]></Node>
<StgValue><ssdm name="sub_ln1171_10"/></StgValue>
</operation>

<operation id="630" st_id="70" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:635 %sub_ln1245_10 = sub i80 %mul_ln1171_43, i80 %mul_ln1171_42

]]></Node>
<StgValue><ssdm name="sub_ln1245_10"/></StgValue>
</operation>

<operation id="631" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="64" op_0_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:638 %trunc_ln1245_21 = trunc i80 %sub_ln1245_10

]]></Node>
<StgValue><ssdm name="trunc_ln1245_21"/></StgValue>
</operation>

<operation id="632" st_id="70" stage="23" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="633" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="81" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:95 %sext_ln712_2 = sext i64 %select_ln384_1

]]></Node>
<StgValue><ssdm name="sext_ln712_2"/></StgValue>
</operation>

<operation id="634" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:97 %add_ln1245 = add i81 %sub_ln1246_1, i81 %sext_ln712_2

]]></Node>
<StgValue><ssdm name="add_ln1245"/></StgValue>
</operation>

<operation id="635" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="81" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:98 %tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i81.i32, i81 %add_ln1245, i32 80

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="636" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:99 %add_ln712 = add i64 %trunc_ln1245_2, i64 %select_ln384_1

]]></Node>
<StgValue><ssdm name="add_ln712"/></StgValue>
</operation>

<operation id="637" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:100 %tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln712, i32 63

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="638" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="17" op_0_bw="17" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:101 %tmp_4 = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %add_ln1245, i32 64, i32 80

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="639" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="81" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:116 %sext_ln712_3 = sext i64 %select_ln384_3

]]></Node>
<StgValue><ssdm name="sext_ln712_3"/></StgValue>
</operation>

<operation id="640" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="81" op_0_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:117 %sext_ln1245 = sext i80 %sub_ln1245_1

]]></Node>
<StgValue><ssdm name="sext_ln1245"/></StgValue>
</operation>

<operation id="641" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:119 %add_ln1245_1 = add i81 %sext_ln1245, i81 %sext_ln712_3

]]></Node>
<StgValue><ssdm name="add_ln1245_1"/></StgValue>
</operation>

<operation id="642" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="81" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:120 %tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i81.i32, i81 %add_ln1245_1, i32 80

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="643" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:121 %add_ln712_1 = add i64 %trunc_ln1245_3, i64 %select_ln384_3

]]></Node>
<StgValue><ssdm name="add_ln712_1"/></StgValue>
</operation>

<operation id="644" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:122 %tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln712_1, i32 63

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="645" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="17" op_0_bw="17" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:123 %tmp_5 = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %add_ln1245_1, i32 64, i32 80

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="646" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="81" op_0_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:150 %sext_ln712_4 = sext i80 %mul_ln1171_8

]]></Node>
<StgValue><ssdm name="sext_ln712_4"/></StgValue>
</operation>

<operation id="647" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="81" op_0_bw="79">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:151 %sext_ln1246_2 = sext i79 %sub_ln1171_2

]]></Node>
<StgValue><ssdm name="sext_ln1246_2"/></StgValue>
</operation>

<operation id="648" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:152 %sub_ln1246_2 = sub i81 %sext_ln712_4, i81 %sext_ln1246_2

]]></Node>
<StgValue><ssdm name="sub_ln1246_2"/></StgValue>
</operation>

<operation id="649" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="81">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:154 %trunc_ln1245_4 = trunc i81 %sub_ln1246_2

]]></Node>
<StgValue><ssdm name="trunc_ln1245_4"/></StgValue>
</operation>

<operation id="650" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="81" op_0_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:208 %sext_ln712_7 = sext i80 %mul_ln1171_12

]]></Node>
<StgValue><ssdm name="sext_ln712_7"/></StgValue>
</operation>

<operation id="651" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="81" op_0_bw="79">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:209 %sext_ln1246_3 = sext i79 %sub_ln1171_3

]]></Node>
<StgValue><ssdm name="sext_ln1246_3"/></StgValue>
</operation>

<operation id="652" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:210 %sub_ln1246_3 = sub i81 %sext_ln712_7, i81 %sext_ln1246_3

]]></Node>
<StgValue><ssdm name="sub_ln1246_3"/></StgValue>
</operation>

<operation id="653" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="81">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:212 %trunc_ln1245_6 = trunc i81 %sub_ln1246_3

]]></Node>
<StgValue><ssdm name="trunc_ln1245_6"/></StgValue>
</operation>

<operation id="654" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="81" op_0_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:266 %sext_ln712_10 = sext i80 %mul_ln1171_16

]]></Node>
<StgValue><ssdm name="sext_ln712_10"/></StgValue>
</operation>

<operation id="655" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="81" op_0_bw="79">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:267 %sext_ln1246_4 = sext i79 %sub_ln1171_4

]]></Node>
<StgValue><ssdm name="sext_ln1246_4"/></StgValue>
</operation>

<operation id="656" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:268 %sub_ln1246_4 = sub i81 %sext_ln712_10, i81 %sext_ln1246_4

]]></Node>
<StgValue><ssdm name="sub_ln1246_4"/></StgValue>
</operation>

<operation id="657" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="81">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:270 %trunc_ln1245_8 = trunc i81 %sub_ln1246_4

]]></Node>
<StgValue><ssdm name="trunc_ln1245_8"/></StgValue>
</operation>

<operation id="658" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="81" op_0_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:324 %sext_ln712_13 = sext i80 %mul_ln1171_20

]]></Node>
<StgValue><ssdm name="sext_ln712_13"/></StgValue>
</operation>

<operation id="659" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="81" op_0_bw="79">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:325 %sext_ln1246_5 = sext i79 %sub_ln1171_5

]]></Node>
<StgValue><ssdm name="sext_ln1246_5"/></StgValue>
</operation>

<operation id="660" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:326 %sub_ln1246_5 = sub i81 %sext_ln712_13, i81 %sext_ln1246_5

]]></Node>
<StgValue><ssdm name="sub_ln1246_5"/></StgValue>
</operation>

<operation id="661" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="81">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:328 %trunc_ln1245_10 = trunc i81 %sub_ln1246_5

]]></Node>
<StgValue><ssdm name="trunc_ln1245_10"/></StgValue>
</operation>

<operation id="662" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="81" op_0_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:382 %sext_ln712_16 = sext i80 %mul_ln1171_24

]]></Node>
<StgValue><ssdm name="sext_ln712_16"/></StgValue>
</operation>

<operation id="663" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="81" op_0_bw="79">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:383 %sext_ln1246_6 = sext i79 %sub_ln1171_6

]]></Node>
<StgValue><ssdm name="sext_ln1246_6"/></StgValue>
</operation>

<operation id="664" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:384 %sub_ln1246_6 = sub i81 %sext_ln712_16, i81 %sext_ln1246_6

]]></Node>
<StgValue><ssdm name="sub_ln1246_6"/></StgValue>
</operation>

<operation id="665" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="64" op_0_bw="81">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:386 %trunc_ln1245_12 = trunc i81 %sub_ln1246_6

]]></Node>
<StgValue><ssdm name="trunc_ln1245_12"/></StgValue>
</operation>

<operation id="666" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="81" op_0_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:440 %sext_ln712_19 = sext i80 %mul_ln1171_28

]]></Node>
<StgValue><ssdm name="sext_ln712_19"/></StgValue>
</operation>

<operation id="667" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="81" op_0_bw="79">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:441 %sext_ln1246_7 = sext i79 %sub_ln1171_7

]]></Node>
<StgValue><ssdm name="sext_ln1246_7"/></StgValue>
</operation>

<operation id="668" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:442 %sub_ln1246_7 = sub i81 %sext_ln712_19, i81 %sext_ln1246_7

]]></Node>
<StgValue><ssdm name="sub_ln1246_7"/></StgValue>
</operation>

<operation id="669" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="64" op_0_bw="81">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:444 %trunc_ln1245_14 = trunc i81 %sub_ln1246_7

]]></Node>
<StgValue><ssdm name="trunc_ln1245_14"/></StgValue>
</operation>

<operation id="670" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="81" op_0_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:498 %sext_ln712_22 = sext i80 %mul_ln1171_32

]]></Node>
<StgValue><ssdm name="sext_ln712_22"/></StgValue>
</operation>

<operation id="671" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="81" op_0_bw="79">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:499 %sext_ln1246_8 = sext i79 %sub_ln1171_8

]]></Node>
<StgValue><ssdm name="sext_ln1246_8"/></StgValue>
</operation>

<operation id="672" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:500 %sub_ln1246_8 = sub i81 %sext_ln712_22, i81 %sext_ln1246_8

]]></Node>
<StgValue><ssdm name="sub_ln1246_8"/></StgValue>
</operation>

<operation id="673" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="64" op_0_bw="81">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:502 %trunc_ln1245_16 = trunc i81 %sub_ln1246_8

]]></Node>
<StgValue><ssdm name="trunc_ln1245_16"/></StgValue>
</operation>

<operation id="674" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="81" op_0_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:556 %sext_ln712_25 = sext i80 %mul_ln1171_36

]]></Node>
<StgValue><ssdm name="sext_ln712_25"/></StgValue>
</operation>

<operation id="675" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="81" op_0_bw="79">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:557 %sext_ln1246_9 = sext i79 %sub_ln1171_9

]]></Node>
<StgValue><ssdm name="sext_ln1246_9"/></StgValue>
</operation>

<operation id="676" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:558 %sub_ln1246_9 = sub i81 %sext_ln712_25, i81 %sext_ln1246_9

]]></Node>
<StgValue><ssdm name="sub_ln1246_9"/></StgValue>
</operation>

<operation id="677" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="64" op_0_bw="81">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:560 %trunc_ln1245_18 = trunc i81 %sub_ln1246_9

]]></Node>
<StgValue><ssdm name="trunc_ln1245_18"/></StgValue>
</operation>

<operation id="678" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="81" op_0_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:612 %sext_ln712_28 = sext i80 %mul_ln1171_40

]]></Node>
<StgValue><ssdm name="sext_ln712_28"/></StgValue>
</operation>

<operation id="679" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="81" op_0_bw="79">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:613 %sext_ln1246_10 = sext i79 %sub_ln1171_10

]]></Node>
<StgValue><ssdm name="sext_ln1246_10"/></StgValue>
</operation>

<operation id="680" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:614 %sub_ln1246_10 = sub i81 %sext_ln712_28, i81 %sext_ln1246_10

]]></Node>
<StgValue><ssdm name="sub_ln1246_10"/></StgValue>
</operation>

<operation id="681" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="64" op_0_bw="81">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:616 %trunc_ln1245_20 = trunc i81 %sub_ln1246_10

]]></Node>
<StgValue><ssdm name="trunc_ln1245_20"/></StgValue>
</operation>

<operation id="682" st_id="71" stage="22" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="683" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:102 %icmp_ln777_3 = icmp_ne  i17 %tmp_4, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln777_3"/></StgValue>
</operation>

<operation id="684" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:103 %or_ln794_2 = or i1 %tmp_47, i1 %icmp_ln777_3

]]></Node>
<StgValue><ssdm name="or_ln794_2"/></StgValue>
</operation>

<operation id="685" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:104 %xor_ln794_4 = xor i1 %tmp_46, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln794_4"/></StgValue>
</operation>

<operation id="686" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:105 %and_ln794_2 = and i1 %or_ln794_2, i1 %xor_ln794_4

]]></Node>
<StgValue><ssdm name="and_ln794_2"/></StgValue>
</operation>

<operation id="687" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:106 %xor_ln795_2 = xor i1 %tmp_47, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln795_2"/></StgValue>
</operation>

<operation id="688" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:107 %icmp_ln795_2 = icmp_ne  i17 %tmp_4, i17 131071

]]></Node>
<StgValue><ssdm name="icmp_ln795_2"/></StgValue>
</operation>

<operation id="689" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:108 %or_ln795_2 = or i1 %icmp_ln795_2, i1 %xor_ln795_2

]]></Node>
<StgValue><ssdm name="or_ln795_2"/></StgValue>
</operation>

<operation id="690" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:109 %and_ln795_4 = and i1 %or_ln795_2, i1 %tmp_46

]]></Node>
<StgValue><ssdm name="and_ln795_4"/></StgValue>
</operation>

<operation id="691" st_id="72" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:110 %select_ln384_4 = select i1 %and_ln794_2, i64 9223372036854775807, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="select_ln384_4"/></StgValue>
</operation>

<operation id="692" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:111 %or_ln384_2 = or i1 %and_ln794_2, i1 %and_ln795_4

]]></Node>
<StgValue><ssdm name="or_ln384_2"/></StgValue>
</operation>

<operation id="693" st_id="72" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:112 %select_ln384_5 = select i1 %or_ln384_2, i64 %select_ln384_4, i64 %add_ln712

]]></Node>
<StgValue><ssdm name="select_ln384_5"/></StgValue>
</operation>

<operation id="694" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:124 %icmp_ln777_5 = icmp_ne  i17 %tmp_5, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln777_5"/></StgValue>
</operation>

<operation id="695" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:125 %or_ln794_5 = or i1 %tmp_49, i1 %icmp_ln777_5

]]></Node>
<StgValue><ssdm name="or_ln794_5"/></StgValue>
</operation>

<operation id="696" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:126 %xor_ln794_7 = xor i1 %tmp_48, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln794_7"/></StgValue>
</operation>

<operation id="697" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:127 %and_ln794_3 = and i1 %or_ln794_5, i1 %xor_ln794_7

]]></Node>
<StgValue><ssdm name="and_ln794_3"/></StgValue>
</operation>

<operation id="698" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:128 %xor_ln795_3 = xor i1 %tmp_49, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln795_3"/></StgValue>
</operation>

<operation id="699" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:129 %icmp_ln795_3 = icmp_ne  i17 %tmp_5, i17 131071

]]></Node>
<StgValue><ssdm name="icmp_ln795_3"/></StgValue>
</operation>

<operation id="700" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:130 %or_ln795_3 = or i1 %icmp_ln795_3, i1 %xor_ln795_3

]]></Node>
<StgValue><ssdm name="or_ln795_3"/></StgValue>
</operation>

<operation id="701" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:131 %and_ln795_5 = and i1 %or_ln795_3, i1 %tmp_48

]]></Node>
<StgValue><ssdm name="and_ln795_5"/></StgValue>
</operation>

<operation id="702" st_id="72" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:132 %select_ln384_6 = select i1 %and_ln794_3, i64 9223372036854775807, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="select_ln384_6"/></StgValue>
</operation>

<operation id="703" st_id="72" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:133 %or_ln384_3 = or i1 %and_ln794_3, i1 %and_ln795_5

]]></Node>
<StgValue><ssdm name="or_ln384_3"/></StgValue>
</operation>

<operation id="704" st_id="72" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:134 %select_ln384_7 = select i1 %or_ln384_3, i64 %select_ln384_6, i64 %add_ln712_1

]]></Node>
<StgValue><ssdm name="select_ln384_7"/></StgValue>
</operation>

<operation id="705" st_id="72" stage="21" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="706" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="81" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:153 %sext_ln712_5 = sext i64 %select_ln384_5

]]></Node>
<StgValue><ssdm name="sext_ln712_5"/></StgValue>
</operation>

<operation id="707" st_id="73" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:155 %add_ln1245_2 = add i81 %sub_ln1246_2, i81 %sext_ln712_5

]]></Node>
<StgValue><ssdm name="add_ln1245_2"/></StgValue>
</operation>

<operation id="708" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="1" op_1_bw="81" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:156 %tmp_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i81.i32, i81 %add_ln1245_2, i32 80

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="709" st_id="73" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:157 %add_ln712_2 = add i64 %trunc_ln1245_4, i64 %select_ln384_5

]]></Node>
<StgValue><ssdm name="add_ln712_2"/></StgValue>
</operation>

<operation id="710" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:158 %tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln712_2, i32 63

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="711" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="17" op_0_bw="17" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:159 %tmp_6 = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %add_ln1245_2, i32 64, i32 80

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="712" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="81" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:174 %sext_ln712_6 = sext i64 %select_ln384_7

]]></Node>
<StgValue><ssdm name="sext_ln712_6"/></StgValue>
</operation>

<operation id="713" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="81" op_0_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:175 %sext_ln1245_1 = sext i80 %sub_ln1245_2

]]></Node>
<StgValue><ssdm name="sext_ln1245_1"/></StgValue>
</operation>

<operation id="714" st_id="73" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:177 %add_ln1245_3 = add i81 %sext_ln1245_1, i81 %sext_ln712_6

]]></Node>
<StgValue><ssdm name="add_ln1245_3"/></StgValue>
</operation>

<operation id="715" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="81" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:178 %tmp_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i81.i32, i81 %add_ln1245_3, i32 80

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="716" st_id="73" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:179 %add_ln712_3 = add i64 %trunc_ln1245_5, i64 %select_ln384_7

]]></Node>
<StgValue><ssdm name="add_ln712_3"/></StgValue>
</operation>

<operation id="717" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:180 %tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln712_3, i32 63

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="718" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="17" op_0_bw="17" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:181 %tmp_7 = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %add_ln1245_3, i32 64, i32 80

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="719" st_id="73" stage="20" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="720" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:160 %icmp_ln777_2 = icmp_ne  i17 %tmp_6, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln777_2"/></StgValue>
</operation>

<operation id="721" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:161 %or_ln794_11 = or i1 %tmp_51, i1 %icmp_ln777_2

]]></Node>
<StgValue><ssdm name="or_ln794_11"/></StgValue>
</operation>

<operation id="722" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:162 %xor_ln794_8 = xor i1 %tmp_50, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln794_8"/></StgValue>
</operation>

<operation id="723" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:163 %and_ln794_4 = and i1 %or_ln794_11, i1 %xor_ln794_8

]]></Node>
<StgValue><ssdm name="and_ln794_4"/></StgValue>
</operation>

<operation id="724" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:164 %xor_ln795_4 = xor i1 %tmp_51, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln795_4"/></StgValue>
</operation>

<operation id="725" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:165 %icmp_ln795_11 = icmp_ne  i17 %tmp_6, i17 131071

]]></Node>
<StgValue><ssdm name="icmp_ln795_11"/></StgValue>
</operation>

<operation id="726" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:166 %or_ln795_11 = or i1 %icmp_ln795_11, i1 %xor_ln795_4

]]></Node>
<StgValue><ssdm name="or_ln795_11"/></StgValue>
</operation>

<operation id="727" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:167 %and_ln795_6 = and i1 %or_ln795_11, i1 %tmp_50

]]></Node>
<StgValue><ssdm name="and_ln795_6"/></StgValue>
</operation>

<operation id="728" st_id="74" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:168 %select_ln384_8 = select i1 %and_ln794_4, i64 9223372036854775807, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="select_ln384_8"/></StgValue>
</operation>

<operation id="729" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:169 %or_ln384_4 = or i1 %and_ln794_4, i1 %and_ln795_6

]]></Node>
<StgValue><ssdm name="or_ln384_4"/></StgValue>
</operation>

<operation id="730" st_id="74" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:170 %select_ln384_9 = select i1 %or_ln384_4, i64 %select_ln384_8, i64 %add_ln712_2

]]></Node>
<StgValue><ssdm name="select_ln384_9"/></StgValue>
</operation>

<operation id="731" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:182 %icmp_ln777_11 = icmp_ne  i17 %tmp_7, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln777_11"/></StgValue>
</operation>

<operation id="732" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:183 %or_ln794_12 = or i1 %tmp_53, i1 %icmp_ln777_11

]]></Node>
<StgValue><ssdm name="or_ln794_12"/></StgValue>
</operation>

<operation id="733" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:184 %xor_ln794_9 = xor i1 %tmp_52, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln794_9"/></StgValue>
</operation>

<operation id="734" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:185 %and_ln794_5 = and i1 %or_ln794_12, i1 %xor_ln794_9

]]></Node>
<StgValue><ssdm name="and_ln794_5"/></StgValue>
</operation>

<operation id="735" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:186 %xor_ln795_5 = xor i1 %tmp_53, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln795_5"/></StgValue>
</operation>

<operation id="736" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:187 %icmp_ln795_12 = icmp_ne  i17 %tmp_7, i17 131071

]]></Node>
<StgValue><ssdm name="icmp_ln795_12"/></StgValue>
</operation>

<operation id="737" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:188 %or_ln795_12 = or i1 %icmp_ln795_12, i1 %xor_ln795_5

]]></Node>
<StgValue><ssdm name="or_ln795_12"/></StgValue>
</operation>

<operation id="738" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:189 %and_ln795_7 = and i1 %or_ln795_12, i1 %tmp_52

]]></Node>
<StgValue><ssdm name="and_ln795_7"/></StgValue>
</operation>

<operation id="739" st_id="74" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:190 %select_ln384_10 = select i1 %and_ln794_5, i64 9223372036854775807, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="select_ln384_10"/></StgValue>
</operation>

<operation id="740" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:191 %or_ln384_5 = or i1 %and_ln794_5, i1 %and_ln795_7

]]></Node>
<StgValue><ssdm name="or_ln384_5"/></StgValue>
</operation>

<operation id="741" st_id="74" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:192 %select_ln384_11 = select i1 %or_ln384_5, i64 %select_ln384_10, i64 %add_ln712_3

]]></Node>
<StgValue><ssdm name="select_ln384_11"/></StgValue>
</operation>

<operation id="742" st_id="74" stage="19" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="743" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="81" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:211 %sext_ln712_8 = sext i64 %select_ln384_9

]]></Node>
<StgValue><ssdm name="sext_ln712_8"/></StgValue>
</operation>

<operation id="744" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:213 %add_ln1245_4 = add i81 %sub_ln1246_3, i81 %sext_ln712_8

]]></Node>
<StgValue><ssdm name="add_ln1245_4"/></StgValue>
</operation>

<operation id="745" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="1" op_1_bw="81" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:214 %tmp_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i81.i32, i81 %add_ln1245_4, i32 80

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="746" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:215 %add_ln712_4 = add i64 %trunc_ln1245_6, i64 %select_ln384_9

]]></Node>
<StgValue><ssdm name="add_ln712_4"/></StgValue>
</operation>

<operation id="747" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:216 %tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln712_4, i32 63

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="748" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="17" op_0_bw="17" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:217 %tmp_8 = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %add_ln1245_4, i32 64, i32 80

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="749" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="81" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:232 %sext_ln712_9 = sext i64 %select_ln384_11

]]></Node>
<StgValue><ssdm name="sext_ln712_9"/></StgValue>
</operation>

<operation id="750" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="81" op_0_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:233 %sext_ln1245_2 = sext i80 %sub_ln1245_3

]]></Node>
<StgValue><ssdm name="sext_ln1245_2"/></StgValue>
</operation>

<operation id="751" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:235 %add_ln1245_5 = add i81 %sext_ln1245_2, i81 %sext_ln712_9

]]></Node>
<StgValue><ssdm name="add_ln1245_5"/></StgValue>
</operation>

<operation id="752" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="81" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:236 %tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i81.i32, i81 %add_ln1245_5, i32 80

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="753" st_id="75" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:237 %add_ln712_5 = add i64 %trunc_ln1245_7, i64 %select_ln384_11

]]></Node>
<StgValue><ssdm name="add_ln712_5"/></StgValue>
</operation>

<operation id="754" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:238 %tmp_57 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln712_5, i32 63

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="755" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="17" op_0_bw="17" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:239 %tmp_9 = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %add_ln1245_5, i32 64, i32 80

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="756" st_id="75" stage="18" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="757" st_id="76" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:218 %icmp_ln777_12 = icmp_ne  i17 %tmp_8, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln777_12"/></StgValue>
</operation>

<operation id="758" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:219 %or_ln794_13 = or i1 %tmp_55, i1 %icmp_ln777_12

]]></Node>
<StgValue><ssdm name="or_ln794_13"/></StgValue>
</operation>

<operation id="759" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:220 %xor_ln794_10 = xor i1 %tmp_54, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln794_10"/></StgValue>
</operation>

<operation id="760" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:221 %and_ln794_6 = and i1 %or_ln794_13, i1 %xor_ln794_10

]]></Node>
<StgValue><ssdm name="and_ln794_6"/></StgValue>
</operation>

<operation id="761" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:222 %xor_ln795_6 = xor i1 %tmp_55, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln795_6"/></StgValue>
</operation>

<operation id="762" st_id="76" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:223 %icmp_ln795_13 = icmp_ne  i17 %tmp_8, i17 131071

]]></Node>
<StgValue><ssdm name="icmp_ln795_13"/></StgValue>
</operation>

<operation id="763" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:224 %or_ln795_13 = or i1 %icmp_ln795_13, i1 %xor_ln795_6

]]></Node>
<StgValue><ssdm name="or_ln795_13"/></StgValue>
</operation>

<operation id="764" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:225 %and_ln795_8 = and i1 %or_ln795_13, i1 %tmp_54

]]></Node>
<StgValue><ssdm name="and_ln795_8"/></StgValue>
</operation>

<operation id="765" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:226 %select_ln384_12 = select i1 %and_ln794_6, i64 9223372036854775807, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="select_ln384_12"/></StgValue>
</operation>

<operation id="766" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:227 %or_ln384_6 = or i1 %and_ln794_6, i1 %and_ln795_8

]]></Node>
<StgValue><ssdm name="or_ln384_6"/></StgValue>
</operation>

<operation id="767" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:228 %select_ln384_13 = select i1 %or_ln384_6, i64 %select_ln384_12, i64 %add_ln712_4

]]></Node>
<StgValue><ssdm name="select_ln384_13"/></StgValue>
</operation>

<operation id="768" st_id="76" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:240 %icmp_ln777_13 = icmp_ne  i17 %tmp_9, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln777_13"/></StgValue>
</operation>

<operation id="769" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:241 %or_ln794_14 = or i1 %tmp_57, i1 %icmp_ln777_13

]]></Node>
<StgValue><ssdm name="or_ln794_14"/></StgValue>
</operation>

<operation id="770" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:242 %xor_ln794_11 = xor i1 %tmp_56, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln794_11"/></StgValue>
</operation>

<operation id="771" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:243 %and_ln794_7 = and i1 %or_ln794_14, i1 %xor_ln794_11

]]></Node>
<StgValue><ssdm name="and_ln794_7"/></StgValue>
</operation>

<operation id="772" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:244 %xor_ln795_7 = xor i1 %tmp_57, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln795_7"/></StgValue>
</operation>

<operation id="773" st_id="76" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:245 %icmp_ln795_14 = icmp_ne  i17 %tmp_9, i17 131071

]]></Node>
<StgValue><ssdm name="icmp_ln795_14"/></StgValue>
</operation>

<operation id="774" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:246 %or_ln795_14 = or i1 %icmp_ln795_14, i1 %xor_ln795_7

]]></Node>
<StgValue><ssdm name="or_ln795_14"/></StgValue>
</operation>

<operation id="775" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:247 %and_ln795_9 = and i1 %or_ln795_14, i1 %tmp_56

]]></Node>
<StgValue><ssdm name="and_ln795_9"/></StgValue>
</operation>

<operation id="776" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:248 %select_ln384_14 = select i1 %and_ln794_7, i64 9223372036854775807, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="select_ln384_14"/></StgValue>
</operation>

<operation id="777" st_id="76" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:249 %or_ln384_7 = or i1 %and_ln794_7, i1 %and_ln795_9

]]></Node>
<StgValue><ssdm name="or_ln384_7"/></StgValue>
</operation>

<operation id="778" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:250 %select_ln384_15 = select i1 %or_ln384_7, i64 %select_ln384_14, i64 %add_ln712_5

]]></Node>
<StgValue><ssdm name="select_ln384_15"/></StgValue>
</operation>

<operation id="779" st_id="76" stage="17" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="780" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="81" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:269 %sext_ln712_11 = sext i64 %select_ln384_13

]]></Node>
<StgValue><ssdm name="sext_ln712_11"/></StgValue>
</operation>

<operation id="781" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:271 %add_ln1245_6 = add i81 %sub_ln1246_4, i81 %sext_ln712_11

]]></Node>
<StgValue><ssdm name="add_ln1245_6"/></StgValue>
</operation>

<operation id="782" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="81" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:272 %tmp_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i81.i32, i81 %add_ln1245_6, i32 80

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="783" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:273 %add_ln712_6 = add i64 %trunc_ln1245_8, i64 %select_ln384_13

]]></Node>
<StgValue><ssdm name="add_ln712_6"/></StgValue>
</operation>

<operation id="784" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:274 %tmp_59 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln712_6, i32 63

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="785" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="17" op_0_bw="17" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:275 %tmp_s = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %add_ln1245_6, i32 64, i32 80

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="786" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="81" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:290 %sext_ln712_12 = sext i64 %select_ln384_15

]]></Node>
<StgValue><ssdm name="sext_ln712_12"/></StgValue>
</operation>

<operation id="787" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="81" op_0_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:291 %sext_ln1245_3 = sext i80 %sub_ln1245_4

]]></Node>
<StgValue><ssdm name="sext_ln1245_3"/></StgValue>
</operation>

<operation id="788" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:293 %add_ln1245_7 = add i81 %sext_ln1245_3, i81 %sext_ln712_12

]]></Node>
<StgValue><ssdm name="add_ln1245_7"/></StgValue>
</operation>

<operation id="789" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="81" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:294 %tmp_60 = bitselect i1 @_ssdm_op_BitSelect.i1.i81.i32, i81 %add_ln1245_7, i32 80

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="790" st_id="77" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:295 %add_ln712_7 = add i64 %trunc_ln1245_9, i64 %select_ln384_15

]]></Node>
<StgValue><ssdm name="add_ln712_7"/></StgValue>
</operation>

<operation id="791" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:296 %tmp_61 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln712_7, i32 63

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="792" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="17" op_0_bw="17" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:297 %tmp_10 = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %add_ln1245_7, i32 64, i32 80

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="793" st_id="77" stage="16" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="794" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:276 %icmp_ln777_4 = icmp_ne  i17 %tmp_s, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln777_4"/></StgValue>
</operation>

<operation id="795" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:277 %or_ln794_15 = or i1 %tmp_59, i1 %icmp_ln777_4

]]></Node>
<StgValue><ssdm name="or_ln794_15"/></StgValue>
</operation>

<operation id="796" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:278 %xor_ln794_12 = xor i1 %tmp_58, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln794_12"/></StgValue>
</operation>

<operation id="797" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:279 %and_ln794_8 = and i1 %or_ln794_15, i1 %xor_ln794_12

]]></Node>
<StgValue><ssdm name="and_ln794_8"/></StgValue>
</operation>

<operation id="798" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:280 %xor_ln795_8 = xor i1 %tmp_59, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln795_8"/></StgValue>
</operation>

<operation id="799" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:281 %icmp_ln795_4 = icmp_ne  i17 %tmp_s, i17 131071

]]></Node>
<StgValue><ssdm name="icmp_ln795_4"/></StgValue>
</operation>

<operation id="800" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:282 %or_ln795_4 = or i1 %icmp_ln795_4, i1 %xor_ln795_8

]]></Node>
<StgValue><ssdm name="or_ln795_4"/></StgValue>
</operation>

<operation id="801" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:283 %and_ln795_10 = and i1 %or_ln795_4, i1 %tmp_58

]]></Node>
<StgValue><ssdm name="and_ln795_10"/></StgValue>
</operation>

<operation id="802" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:284 %select_ln384_16 = select i1 %and_ln794_8, i64 9223372036854775807, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="select_ln384_16"/></StgValue>
</operation>

<operation id="803" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:285 %or_ln384_8 = or i1 %and_ln794_8, i1 %and_ln795_10

]]></Node>
<StgValue><ssdm name="or_ln384_8"/></StgValue>
</operation>

<operation id="804" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:286 %select_ln384_17 = select i1 %or_ln384_8, i64 %select_ln384_16, i64 %add_ln712_6

]]></Node>
<StgValue><ssdm name="select_ln384_17"/></StgValue>
</operation>

<operation id="805" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:298 %icmp_ln777_14 = icmp_ne  i17 %tmp_10, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln777_14"/></StgValue>
</operation>

<operation id="806" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:299 %or_ln794_16 = or i1 %tmp_61, i1 %icmp_ln777_14

]]></Node>
<StgValue><ssdm name="or_ln794_16"/></StgValue>
</operation>

<operation id="807" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:300 %xor_ln794_13 = xor i1 %tmp_60, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln794_13"/></StgValue>
</operation>

<operation id="808" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:301 %and_ln794_9 = and i1 %or_ln794_16, i1 %xor_ln794_13

]]></Node>
<StgValue><ssdm name="and_ln794_9"/></StgValue>
</operation>

<operation id="809" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:302 %xor_ln795_9 = xor i1 %tmp_61, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln795_9"/></StgValue>
</operation>

<operation id="810" st_id="78" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:303 %icmp_ln795_15 = icmp_ne  i17 %tmp_10, i17 131071

]]></Node>
<StgValue><ssdm name="icmp_ln795_15"/></StgValue>
</operation>

<operation id="811" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:304 %or_ln795_15 = or i1 %icmp_ln795_15, i1 %xor_ln795_9

]]></Node>
<StgValue><ssdm name="or_ln795_15"/></StgValue>
</operation>

<operation id="812" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:305 %and_ln795_11 = and i1 %or_ln795_15, i1 %tmp_60

]]></Node>
<StgValue><ssdm name="and_ln795_11"/></StgValue>
</operation>

<operation id="813" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:306 %select_ln384_18 = select i1 %and_ln794_9, i64 9223372036854775807, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="select_ln384_18"/></StgValue>
</operation>

<operation id="814" st_id="78" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:307 %or_ln384_9 = or i1 %and_ln794_9, i1 %and_ln795_11

]]></Node>
<StgValue><ssdm name="or_ln384_9"/></StgValue>
</operation>

<operation id="815" st_id="78" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:308 %select_ln384_19 = select i1 %or_ln384_9, i64 %select_ln384_18, i64 %add_ln712_7

]]></Node>
<StgValue><ssdm name="select_ln384_19"/></StgValue>
</operation>

<operation id="816" st_id="78" stage="15" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="817" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="81" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:327 %sext_ln712_14 = sext i64 %select_ln384_17

]]></Node>
<StgValue><ssdm name="sext_ln712_14"/></StgValue>
</operation>

<operation id="818" st_id="79" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:329 %add_ln1245_8 = add i81 %sub_ln1246_5, i81 %sext_ln712_14

]]></Node>
<StgValue><ssdm name="add_ln1245_8"/></StgValue>
</operation>

<operation id="819" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="81" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:330 %tmp_62 = bitselect i1 @_ssdm_op_BitSelect.i1.i81.i32, i81 %add_ln1245_8, i32 80

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="820" st_id="79" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:331 %add_ln712_8 = add i64 %trunc_ln1245_10, i64 %select_ln384_17

]]></Node>
<StgValue><ssdm name="add_ln712_8"/></StgValue>
</operation>

<operation id="821" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:332 %tmp_63 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln712_8, i32 63

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="822" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="17" op_0_bw="17" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:333 %tmp_11 = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %add_ln1245_8, i32 64, i32 80

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="823" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="81" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:348 %sext_ln712_15 = sext i64 %select_ln384_19

]]></Node>
<StgValue><ssdm name="sext_ln712_15"/></StgValue>
</operation>

<operation id="824" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="81" op_0_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:349 %sext_ln1245_4 = sext i80 %sub_ln1245_5

]]></Node>
<StgValue><ssdm name="sext_ln1245_4"/></StgValue>
</operation>

<operation id="825" st_id="79" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:351 %add_ln1245_9 = add i81 %sext_ln1245_4, i81 %sext_ln712_15

]]></Node>
<StgValue><ssdm name="add_ln1245_9"/></StgValue>
</operation>

<operation id="826" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="1" op_1_bw="81" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:352 %tmp_64 = bitselect i1 @_ssdm_op_BitSelect.i1.i81.i32, i81 %add_ln1245_9, i32 80

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="827" st_id="79" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:353 %add_ln712_9 = add i64 %trunc_ln1245_11, i64 %select_ln384_19

]]></Node>
<StgValue><ssdm name="add_ln712_9"/></StgValue>
</operation>

<operation id="828" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:354 %tmp_65 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln712_9, i32 63

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="829" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="17" op_0_bw="17" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:355 %tmp_12 = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %add_ln1245_9, i32 64, i32 80

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="830" st_id="79" stage="14" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="831" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:334 %icmp_ln777_15 = icmp_ne  i17 %tmp_11, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln777_15"/></StgValue>
</operation>

<operation id="832" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:335 %or_ln794_17 = or i1 %tmp_63, i1 %icmp_ln777_15

]]></Node>
<StgValue><ssdm name="or_ln794_17"/></StgValue>
</operation>

<operation id="833" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:336 %xor_ln794_14 = xor i1 %tmp_62, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln794_14"/></StgValue>
</operation>

<operation id="834" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:337 %and_ln794_10 = and i1 %or_ln794_17, i1 %xor_ln794_14

]]></Node>
<StgValue><ssdm name="and_ln794_10"/></StgValue>
</operation>

<operation id="835" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:338 %xor_ln795_10 = xor i1 %tmp_63, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln795_10"/></StgValue>
</operation>

<operation id="836" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:339 %icmp_ln795_5 = icmp_ne  i17 %tmp_11, i17 131071

]]></Node>
<StgValue><ssdm name="icmp_ln795_5"/></StgValue>
</operation>

<operation id="837" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:340 %or_ln795_5 = or i1 %icmp_ln795_5, i1 %xor_ln795_10

]]></Node>
<StgValue><ssdm name="or_ln795_5"/></StgValue>
</operation>

<operation id="838" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:341 %and_ln795_12 = and i1 %or_ln795_5, i1 %tmp_62

]]></Node>
<StgValue><ssdm name="and_ln795_12"/></StgValue>
</operation>

<operation id="839" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:342 %select_ln384_20 = select i1 %and_ln794_10, i64 9223372036854775807, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="select_ln384_20"/></StgValue>
</operation>

<operation id="840" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:343 %or_ln384_10 = or i1 %and_ln794_10, i1 %and_ln795_12

]]></Node>
<StgValue><ssdm name="or_ln384_10"/></StgValue>
</operation>

<operation id="841" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:344 %select_ln384_21 = select i1 %or_ln384_10, i64 %select_ln384_20, i64 %add_ln712_8

]]></Node>
<StgValue><ssdm name="select_ln384_21"/></StgValue>
</operation>

<operation id="842" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:356 %icmp_ln777_16 = icmp_ne  i17 %tmp_12, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln777_16"/></StgValue>
</operation>

<operation id="843" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:357 %or_ln794_18 = or i1 %tmp_65, i1 %icmp_ln777_16

]]></Node>
<StgValue><ssdm name="or_ln794_18"/></StgValue>
</operation>

<operation id="844" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:358 %xor_ln794_15 = xor i1 %tmp_64, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln794_15"/></StgValue>
</operation>

<operation id="845" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:359 %and_ln794_11 = and i1 %or_ln794_18, i1 %xor_ln794_15

]]></Node>
<StgValue><ssdm name="and_ln794_11"/></StgValue>
</operation>

<operation id="846" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:360 %xor_ln795_11 = xor i1 %tmp_65, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln795_11"/></StgValue>
</operation>

<operation id="847" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:361 %icmp_ln795_16 = icmp_ne  i17 %tmp_12, i17 131071

]]></Node>
<StgValue><ssdm name="icmp_ln795_16"/></StgValue>
</operation>

<operation id="848" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:362 %or_ln795_16 = or i1 %icmp_ln795_16, i1 %xor_ln795_11

]]></Node>
<StgValue><ssdm name="or_ln795_16"/></StgValue>
</operation>

<operation id="849" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:363 %and_ln795_13 = and i1 %or_ln795_16, i1 %tmp_64

]]></Node>
<StgValue><ssdm name="and_ln795_13"/></StgValue>
</operation>

<operation id="850" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:364 %select_ln384_22 = select i1 %and_ln794_11, i64 9223372036854775807, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="select_ln384_22"/></StgValue>
</operation>

<operation id="851" st_id="80" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:365 %or_ln384_11 = or i1 %and_ln794_11, i1 %and_ln795_13

]]></Node>
<StgValue><ssdm name="or_ln384_11"/></StgValue>
</operation>

<operation id="852" st_id="80" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:366 %select_ln384_23 = select i1 %or_ln384_11, i64 %select_ln384_22, i64 %add_ln712_9

]]></Node>
<StgValue><ssdm name="select_ln384_23"/></StgValue>
</operation>

<operation id="853" st_id="80" stage="13" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="854" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="81" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:385 %sext_ln712_17 = sext i64 %select_ln384_21

]]></Node>
<StgValue><ssdm name="sext_ln712_17"/></StgValue>
</operation>

<operation id="855" st_id="81" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:387 %add_ln1245_10 = add i81 %sub_ln1246_6, i81 %sext_ln712_17

]]></Node>
<StgValue><ssdm name="add_ln1245_10"/></StgValue>
</operation>

<operation id="856" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="1" op_1_bw="81" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:388 %tmp_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i81.i32, i81 %add_ln1245_10, i32 80

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="857" st_id="81" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:389 %add_ln712_10 = add i64 %trunc_ln1245_12, i64 %select_ln384_21

]]></Node>
<StgValue><ssdm name="add_ln712_10"/></StgValue>
</operation>

<operation id="858" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:390 %tmp_67 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln712_10, i32 63

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="859" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="17" op_0_bw="17" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:391 %tmp_13 = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %add_ln1245_10, i32 64, i32 80

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="860" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="81" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:406 %sext_ln712_18 = sext i64 %select_ln384_23

]]></Node>
<StgValue><ssdm name="sext_ln712_18"/></StgValue>
</operation>

<operation id="861" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="81" op_0_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:407 %sext_ln1245_5 = sext i80 %sub_ln1245_6

]]></Node>
<StgValue><ssdm name="sext_ln1245_5"/></StgValue>
</operation>

<operation id="862" st_id="81" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:409 %add_ln1245_11 = add i81 %sext_ln1245_5, i81 %sext_ln712_18

]]></Node>
<StgValue><ssdm name="add_ln1245_11"/></StgValue>
</operation>

<operation id="863" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="1" op_1_bw="81" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:410 %tmp_68 = bitselect i1 @_ssdm_op_BitSelect.i1.i81.i32, i81 %add_ln1245_11, i32 80

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="864" st_id="81" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:411 %add_ln712_11 = add i64 %trunc_ln1245_13, i64 %select_ln384_23

]]></Node>
<StgValue><ssdm name="add_ln712_11"/></StgValue>
</operation>

<operation id="865" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:412 %tmp_69 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln712_11, i32 63

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="866" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="17" op_0_bw="17" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:413 %tmp_14 = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %add_ln1245_11, i32 64, i32 80

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="867" st_id="81" stage="12" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="868" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:392 %icmp_ln777_6 = icmp_ne  i17 %tmp_13, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln777_6"/></StgValue>
</operation>

<operation id="869" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:393 %or_ln794_6 = or i1 %tmp_67, i1 %icmp_ln777_6

]]></Node>
<StgValue><ssdm name="or_ln794_6"/></StgValue>
</operation>

<operation id="870" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:394 %xor_ln794_16 = xor i1 %tmp_66, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln794_16"/></StgValue>
</operation>

<operation id="871" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:395 %and_ln794_12 = and i1 %or_ln794_6, i1 %xor_ln794_16

]]></Node>
<StgValue><ssdm name="and_ln794_12"/></StgValue>
</operation>

<operation id="872" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:396 %xor_ln795_12 = xor i1 %tmp_67, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln795_12"/></StgValue>
</operation>

<operation id="873" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:397 %icmp_ln795_6 = icmp_ne  i17 %tmp_13, i17 131071

]]></Node>
<StgValue><ssdm name="icmp_ln795_6"/></StgValue>
</operation>

<operation id="874" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:398 %or_ln795_6 = or i1 %icmp_ln795_6, i1 %xor_ln795_12

]]></Node>
<StgValue><ssdm name="or_ln795_6"/></StgValue>
</operation>

<operation id="875" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:399 %and_ln795_14 = and i1 %or_ln795_6, i1 %tmp_66

]]></Node>
<StgValue><ssdm name="and_ln795_14"/></StgValue>
</operation>

<operation id="876" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:400 %select_ln384_24 = select i1 %and_ln794_12, i64 9223372036854775807, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="select_ln384_24"/></StgValue>
</operation>

<operation id="877" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:401 %or_ln384_12 = or i1 %and_ln794_12, i1 %and_ln795_14

]]></Node>
<StgValue><ssdm name="or_ln384_12"/></StgValue>
</operation>

<operation id="878" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:402 %select_ln384_25 = select i1 %or_ln384_12, i64 %select_ln384_24, i64 %add_ln712_10

]]></Node>
<StgValue><ssdm name="select_ln384_25"/></StgValue>
</operation>

<operation id="879" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:414 %icmp_ln777_17 = icmp_ne  i17 %tmp_14, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln777_17"/></StgValue>
</operation>

<operation id="880" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:415 %or_ln794_19 = or i1 %tmp_69, i1 %icmp_ln777_17

]]></Node>
<StgValue><ssdm name="or_ln794_19"/></StgValue>
</operation>

<operation id="881" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:416 %xor_ln794_17 = xor i1 %tmp_68, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln794_17"/></StgValue>
</operation>

<operation id="882" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:417 %and_ln794_13 = and i1 %or_ln794_19, i1 %xor_ln794_17

]]></Node>
<StgValue><ssdm name="and_ln794_13"/></StgValue>
</operation>

<operation id="883" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:418 %xor_ln795_13 = xor i1 %tmp_69, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln795_13"/></StgValue>
</operation>

<operation id="884" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:419 %icmp_ln795_17 = icmp_ne  i17 %tmp_14, i17 131071

]]></Node>
<StgValue><ssdm name="icmp_ln795_17"/></StgValue>
</operation>

<operation id="885" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:420 %or_ln795_17 = or i1 %icmp_ln795_17, i1 %xor_ln795_13

]]></Node>
<StgValue><ssdm name="or_ln795_17"/></StgValue>
</operation>

<operation id="886" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:421 %and_ln795_15 = and i1 %or_ln795_17, i1 %tmp_68

]]></Node>
<StgValue><ssdm name="and_ln795_15"/></StgValue>
</operation>

<operation id="887" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:422 %select_ln384_26 = select i1 %and_ln794_13, i64 9223372036854775807, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="select_ln384_26"/></StgValue>
</operation>

<operation id="888" st_id="82" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:423 %or_ln384_13 = or i1 %and_ln794_13, i1 %and_ln795_15

]]></Node>
<StgValue><ssdm name="or_ln384_13"/></StgValue>
</operation>

<operation id="889" st_id="82" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:424 %select_ln384_27 = select i1 %or_ln384_13, i64 %select_ln384_26, i64 %add_ln712_11

]]></Node>
<StgValue><ssdm name="select_ln384_27"/></StgValue>
</operation>

<operation id="890" st_id="82" stage="11" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="891" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="81" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:443 %sext_ln712_20 = sext i64 %select_ln384_25

]]></Node>
<StgValue><ssdm name="sext_ln712_20"/></StgValue>
</operation>

<operation id="892" st_id="83" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:445 %add_ln1245_12 = add i81 %sub_ln1246_7, i81 %sext_ln712_20

]]></Node>
<StgValue><ssdm name="add_ln1245_12"/></StgValue>
</operation>

<operation id="893" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="1" op_1_bw="81" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:446 %tmp_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i81.i32, i81 %add_ln1245_12, i32 80

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="894" st_id="83" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:447 %add_ln712_12 = add i64 %trunc_ln1245_14, i64 %select_ln384_25

]]></Node>
<StgValue><ssdm name="add_ln712_12"/></StgValue>
</operation>

<operation id="895" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:448 %tmp_71 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln712_12, i32 63

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="896" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="17" op_0_bw="17" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:449 %tmp_15 = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %add_ln1245_12, i32 64, i32 80

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="897" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="81" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:464 %sext_ln712_21 = sext i64 %select_ln384_27

]]></Node>
<StgValue><ssdm name="sext_ln712_21"/></StgValue>
</operation>

<operation id="898" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="81" op_0_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:465 %sext_ln1245_6 = sext i80 %sub_ln1245_7

]]></Node>
<StgValue><ssdm name="sext_ln1245_6"/></StgValue>
</operation>

<operation id="899" st_id="83" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:467 %add_ln1245_13 = add i81 %sext_ln1245_6, i81 %sext_ln712_21

]]></Node>
<StgValue><ssdm name="add_ln1245_13"/></StgValue>
</operation>

<operation id="900" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="81" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:468 %tmp_72 = bitselect i1 @_ssdm_op_BitSelect.i1.i81.i32, i81 %add_ln1245_13, i32 80

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="901" st_id="83" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:469 %add_ln712_13 = add i64 %trunc_ln1245_15, i64 %select_ln384_27

]]></Node>
<StgValue><ssdm name="add_ln712_13"/></StgValue>
</operation>

<operation id="902" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:470 %tmp_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln712_13, i32 63

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="903" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="17" op_0_bw="17" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:471 %tmp_16 = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %add_ln1245_13, i32 64, i32 80

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="904" st_id="83" stage="10" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="905" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:450 %icmp_ln777_7 = icmp_ne  i17 %tmp_15, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln777_7"/></StgValue>
</operation>

<operation id="906" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:451 %or_ln794_7 = or i1 %tmp_71, i1 %icmp_ln777_7

]]></Node>
<StgValue><ssdm name="or_ln794_7"/></StgValue>
</operation>

<operation id="907" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:452 %xor_ln794_18 = xor i1 %tmp_70, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln794_18"/></StgValue>
</operation>

<operation id="908" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:453 %and_ln794_14 = and i1 %or_ln794_7, i1 %xor_ln794_18

]]></Node>
<StgValue><ssdm name="and_ln794_14"/></StgValue>
</operation>

<operation id="909" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:454 %xor_ln795_14 = xor i1 %tmp_71, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln795_14"/></StgValue>
</operation>

<operation id="910" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:455 %icmp_ln795_7 = icmp_ne  i17 %tmp_15, i17 131071

]]></Node>
<StgValue><ssdm name="icmp_ln795_7"/></StgValue>
</operation>

<operation id="911" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:456 %or_ln795_7 = or i1 %icmp_ln795_7, i1 %xor_ln795_14

]]></Node>
<StgValue><ssdm name="or_ln795_7"/></StgValue>
</operation>

<operation id="912" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:457 %and_ln795_16 = and i1 %or_ln795_7, i1 %tmp_70

]]></Node>
<StgValue><ssdm name="and_ln795_16"/></StgValue>
</operation>

<operation id="913" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:458 %select_ln384_28 = select i1 %and_ln794_14, i64 9223372036854775807, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="select_ln384_28"/></StgValue>
</operation>

<operation id="914" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:459 %or_ln384_14 = or i1 %and_ln794_14, i1 %and_ln795_16

]]></Node>
<StgValue><ssdm name="or_ln384_14"/></StgValue>
</operation>

<operation id="915" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:460 %select_ln384_29 = select i1 %or_ln384_14, i64 %select_ln384_28, i64 %add_ln712_12

]]></Node>
<StgValue><ssdm name="select_ln384_29"/></StgValue>
</operation>

<operation id="916" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:472 %icmp_ln777_18 = icmp_ne  i17 %tmp_16, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln777_18"/></StgValue>
</operation>

<operation id="917" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:473 %or_ln794_20 = or i1 %tmp_73, i1 %icmp_ln777_18

]]></Node>
<StgValue><ssdm name="or_ln794_20"/></StgValue>
</operation>

<operation id="918" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:474 %xor_ln794_19 = xor i1 %tmp_72, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln794_19"/></StgValue>
</operation>

<operation id="919" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:475 %and_ln794_15 = and i1 %or_ln794_20, i1 %xor_ln794_19

]]></Node>
<StgValue><ssdm name="and_ln794_15"/></StgValue>
</operation>

<operation id="920" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:476 %xor_ln795_15 = xor i1 %tmp_73, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln795_15"/></StgValue>
</operation>

<operation id="921" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:477 %icmp_ln795_18 = icmp_ne  i17 %tmp_16, i17 131071

]]></Node>
<StgValue><ssdm name="icmp_ln795_18"/></StgValue>
</operation>

<operation id="922" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:478 %or_ln795_18 = or i1 %icmp_ln795_18, i1 %xor_ln795_15

]]></Node>
<StgValue><ssdm name="or_ln795_18"/></StgValue>
</operation>

<operation id="923" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:479 %and_ln795_17 = and i1 %or_ln795_18, i1 %tmp_72

]]></Node>
<StgValue><ssdm name="and_ln795_17"/></StgValue>
</operation>

<operation id="924" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:480 %select_ln384_30 = select i1 %and_ln794_15, i64 9223372036854775807, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="select_ln384_30"/></StgValue>
</operation>

<operation id="925" st_id="84" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:481 %or_ln384_15 = or i1 %and_ln794_15, i1 %and_ln795_17

]]></Node>
<StgValue><ssdm name="or_ln384_15"/></StgValue>
</operation>

<operation id="926" st_id="84" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:482 %select_ln384_31 = select i1 %or_ln384_15, i64 %select_ln384_30, i64 %add_ln712_13

]]></Node>
<StgValue><ssdm name="select_ln384_31"/></StgValue>
</operation>

<operation id="927" st_id="84" stage="9" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="928" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="81" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:501 %sext_ln712_23 = sext i64 %select_ln384_29

]]></Node>
<StgValue><ssdm name="sext_ln712_23"/></StgValue>
</operation>

<operation id="929" st_id="85" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:503 %add_ln1245_14 = add i81 %sub_ln1246_8, i81 %sext_ln712_23

]]></Node>
<StgValue><ssdm name="add_ln1245_14"/></StgValue>
</operation>

<operation id="930" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="1" op_0_bw="1" op_1_bw="81" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:504 %tmp_74 = bitselect i1 @_ssdm_op_BitSelect.i1.i81.i32, i81 %add_ln1245_14, i32 80

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="931" st_id="85" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:505 %add_ln712_14 = add i64 %trunc_ln1245_16, i64 %select_ln384_29

]]></Node>
<StgValue><ssdm name="add_ln712_14"/></StgValue>
</operation>

<operation id="932" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:506 %tmp_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln712_14, i32 63

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="933" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="17" op_0_bw="17" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:507 %tmp_17 = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %add_ln1245_14, i32 64, i32 80

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="934" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="81" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:522 %sext_ln712_24 = sext i64 %select_ln384_31

]]></Node>
<StgValue><ssdm name="sext_ln712_24"/></StgValue>
</operation>

<operation id="935" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="81" op_0_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:523 %sext_ln1245_7 = sext i80 %sub_ln1245_8

]]></Node>
<StgValue><ssdm name="sext_ln1245_7"/></StgValue>
</operation>

<operation id="936" st_id="85" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:525 %add_ln1245_15 = add i81 %sext_ln1245_7, i81 %sext_ln712_24

]]></Node>
<StgValue><ssdm name="add_ln1245_15"/></StgValue>
</operation>

<operation id="937" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="1" op_1_bw="81" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:526 %tmp_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i81.i32, i81 %add_ln1245_15, i32 80

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="938" st_id="85" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:527 %add_ln712_15 = add i64 %trunc_ln1245_17, i64 %select_ln384_31

]]></Node>
<StgValue><ssdm name="add_ln712_15"/></StgValue>
</operation>

<operation id="939" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:528 %tmp_77 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln712_15, i32 63

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="940" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="17" op_0_bw="17" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:529 %tmp_18 = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %add_ln1245_15, i32 64, i32 80

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="941" st_id="85" stage="8" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="942" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:508 %icmp_ln777_8 = icmp_ne  i17 %tmp_17, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln777_8"/></StgValue>
</operation>

<operation id="943" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:509 %or_ln794_8 = or i1 %tmp_75, i1 %icmp_ln777_8

]]></Node>
<StgValue><ssdm name="or_ln794_8"/></StgValue>
</operation>

<operation id="944" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:510 %xor_ln794_20 = xor i1 %tmp_74, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln794_20"/></StgValue>
</operation>

<operation id="945" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:511 %and_ln794_16 = and i1 %or_ln794_8, i1 %xor_ln794_20

]]></Node>
<StgValue><ssdm name="and_ln794_16"/></StgValue>
</operation>

<operation id="946" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:512 %xor_ln795_16 = xor i1 %tmp_75, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln795_16"/></StgValue>
</operation>

<operation id="947" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:513 %icmp_ln795_8 = icmp_ne  i17 %tmp_17, i17 131071

]]></Node>
<StgValue><ssdm name="icmp_ln795_8"/></StgValue>
</operation>

<operation id="948" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:514 %or_ln795_8 = or i1 %icmp_ln795_8, i1 %xor_ln795_16

]]></Node>
<StgValue><ssdm name="or_ln795_8"/></StgValue>
</operation>

<operation id="949" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:515 %and_ln795_18 = and i1 %or_ln795_8, i1 %tmp_74

]]></Node>
<StgValue><ssdm name="and_ln795_18"/></StgValue>
</operation>

<operation id="950" st_id="86" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:516 %select_ln384_32 = select i1 %and_ln794_16, i64 9223372036854775807, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="select_ln384_32"/></StgValue>
</operation>

<operation id="951" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:517 %or_ln384_16 = or i1 %and_ln794_16, i1 %and_ln795_18

]]></Node>
<StgValue><ssdm name="or_ln384_16"/></StgValue>
</operation>

<operation id="952" st_id="86" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:518 %select_ln384_33 = select i1 %or_ln384_16, i64 %select_ln384_32, i64 %add_ln712_14

]]></Node>
<StgValue><ssdm name="select_ln384_33"/></StgValue>
</operation>

<operation id="953" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:530 %icmp_ln777_19 = icmp_ne  i17 %tmp_18, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln777_19"/></StgValue>
</operation>

<operation id="954" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:531 %or_ln794_21 = or i1 %tmp_77, i1 %icmp_ln777_19

]]></Node>
<StgValue><ssdm name="or_ln794_21"/></StgValue>
</operation>

<operation id="955" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:532 %xor_ln794_21 = xor i1 %tmp_76, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln794_21"/></StgValue>
</operation>

<operation id="956" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:533 %and_ln794_17 = and i1 %or_ln794_21, i1 %xor_ln794_21

]]></Node>
<StgValue><ssdm name="and_ln794_17"/></StgValue>
</operation>

<operation id="957" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:534 %xor_ln795_17 = xor i1 %tmp_77, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln795_17"/></StgValue>
</operation>

<operation id="958" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:535 %icmp_ln795_19 = icmp_ne  i17 %tmp_18, i17 131071

]]></Node>
<StgValue><ssdm name="icmp_ln795_19"/></StgValue>
</operation>

<operation id="959" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:536 %or_ln795_19 = or i1 %icmp_ln795_19, i1 %xor_ln795_17

]]></Node>
<StgValue><ssdm name="or_ln795_19"/></StgValue>
</operation>

<operation id="960" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:537 %and_ln795_19 = and i1 %or_ln795_19, i1 %tmp_76

]]></Node>
<StgValue><ssdm name="and_ln795_19"/></StgValue>
</operation>

<operation id="961" st_id="86" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:538 %select_ln384_34 = select i1 %and_ln794_17, i64 9223372036854775807, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="select_ln384_34"/></StgValue>
</operation>

<operation id="962" st_id="86" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:539 %or_ln384_17 = or i1 %and_ln794_17, i1 %and_ln795_19

]]></Node>
<StgValue><ssdm name="or_ln384_17"/></StgValue>
</operation>

<operation id="963" st_id="86" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:540 %select_ln384_35 = select i1 %or_ln384_17, i64 %select_ln384_34, i64 %add_ln712_15

]]></Node>
<StgValue><ssdm name="select_ln384_35"/></StgValue>
</operation>

<operation id="964" st_id="86" stage="7" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="965" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="81" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:559 %sext_ln712_26 = sext i64 %select_ln384_33

]]></Node>
<StgValue><ssdm name="sext_ln712_26"/></StgValue>
</operation>

<operation id="966" st_id="87" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:561 %add_ln1245_16 = add i81 %sub_ln1246_9, i81 %sext_ln712_26

]]></Node>
<StgValue><ssdm name="add_ln1245_16"/></StgValue>
</operation>

<operation id="967" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="1" op_1_bw="81" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:562 %tmp_78 = bitselect i1 @_ssdm_op_BitSelect.i1.i81.i32, i81 %add_ln1245_16, i32 80

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="968" st_id="87" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:563 %add_ln712_16 = add i64 %trunc_ln1245_18, i64 %select_ln384_33

]]></Node>
<StgValue><ssdm name="add_ln712_16"/></StgValue>
</operation>

<operation id="969" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:564 %tmp_79 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln712_16, i32 63

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="970" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="17" op_0_bw="17" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:565 %tmp_19 = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %add_ln1245_16, i32 64, i32 80

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="971" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="81" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:580 %sext_ln712_27 = sext i64 %select_ln384_35

]]></Node>
<StgValue><ssdm name="sext_ln712_27"/></StgValue>
</operation>

<operation id="972" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="81" op_0_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:581 %sext_ln1245_8 = sext i80 %sub_ln1245_9

]]></Node>
<StgValue><ssdm name="sext_ln1245_8"/></StgValue>
</operation>

<operation id="973" st_id="87" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:583 %add_ln1245_17 = add i81 %sext_ln1245_8, i81 %sext_ln712_27

]]></Node>
<StgValue><ssdm name="add_ln1245_17"/></StgValue>
</operation>

<operation id="974" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="1" op_1_bw="81" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:584 %tmp_80 = bitselect i1 @_ssdm_op_BitSelect.i1.i81.i32, i81 %add_ln1245_17, i32 80

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="975" st_id="87" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:585 %add_ln712_17 = add i64 %trunc_ln1245_19, i64 %select_ln384_35

]]></Node>
<StgValue><ssdm name="add_ln712_17"/></StgValue>
</operation>

<operation id="976" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:586 %tmp_81 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln712_17, i32 63

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="977" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="17" op_0_bw="17" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:587 %tmp_20 = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %add_ln1245_17, i32 64, i32 80

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="978" st_id="87" stage="6" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="979" st_id="88" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:566 %icmp_ln777_9 = icmp_ne  i17 %tmp_19, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln777_9"/></StgValue>
</operation>

<operation id="980" st_id="88" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:567 %or_ln794_9 = or i1 %tmp_79, i1 %icmp_ln777_9

]]></Node>
<StgValue><ssdm name="or_ln794_9"/></StgValue>
</operation>

<operation id="981" st_id="88" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:568 %xor_ln794_22 = xor i1 %tmp_78, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln794_22"/></StgValue>
</operation>

<operation id="982" st_id="88" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:569 %and_ln794_18 = and i1 %or_ln794_9, i1 %xor_ln794_22

]]></Node>
<StgValue><ssdm name="and_ln794_18"/></StgValue>
</operation>

<operation id="983" st_id="88" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:570 %xor_ln795_18 = xor i1 %tmp_79, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln795_18"/></StgValue>
</operation>

<operation id="984" st_id="88" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:571 %icmp_ln795_9 = icmp_ne  i17 %tmp_19, i17 131071

]]></Node>
<StgValue><ssdm name="icmp_ln795_9"/></StgValue>
</operation>

<operation id="985" st_id="88" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:572 %or_ln795_9 = or i1 %icmp_ln795_9, i1 %xor_ln795_18

]]></Node>
<StgValue><ssdm name="or_ln795_9"/></StgValue>
</operation>

<operation id="986" st_id="88" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:573 %and_ln795_20 = and i1 %or_ln795_9, i1 %tmp_78

]]></Node>
<StgValue><ssdm name="and_ln795_20"/></StgValue>
</operation>

<operation id="987" st_id="88" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:574 %select_ln384_36 = select i1 %and_ln794_18, i64 9223372036854775807, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="select_ln384_36"/></StgValue>
</operation>

<operation id="988" st_id="88" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:575 %or_ln384_18 = or i1 %and_ln794_18, i1 %and_ln795_20

]]></Node>
<StgValue><ssdm name="or_ln384_18"/></StgValue>
</operation>

<operation id="989" st_id="88" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:576 %select_ln384_37 = select i1 %or_ln384_18, i64 %select_ln384_36, i64 %add_ln712_16

]]></Node>
<StgValue><ssdm name="select_ln384_37"/></StgValue>
</operation>

<operation id="990" st_id="88" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:588 %icmp_ln777_20 = icmp_ne  i17 %tmp_20, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln777_20"/></StgValue>
</operation>

<operation id="991" st_id="88" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:589 %or_ln794_22 = or i1 %tmp_81, i1 %icmp_ln777_20

]]></Node>
<StgValue><ssdm name="or_ln794_22"/></StgValue>
</operation>

<operation id="992" st_id="88" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:590 %xor_ln794_23 = xor i1 %tmp_80, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln794_23"/></StgValue>
</operation>

<operation id="993" st_id="88" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:591 %and_ln794_19 = and i1 %or_ln794_22, i1 %xor_ln794_23

]]></Node>
<StgValue><ssdm name="and_ln794_19"/></StgValue>
</operation>

<operation id="994" st_id="88" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:592 %xor_ln795_19 = xor i1 %tmp_81, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln795_19"/></StgValue>
</operation>

<operation id="995" st_id="88" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:593 %icmp_ln795_20 = icmp_ne  i17 %tmp_20, i17 131071

]]></Node>
<StgValue><ssdm name="icmp_ln795_20"/></StgValue>
</operation>

<operation id="996" st_id="88" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:594 %or_ln795_20 = or i1 %icmp_ln795_20, i1 %xor_ln795_19

]]></Node>
<StgValue><ssdm name="or_ln795_20"/></StgValue>
</operation>

<operation id="997" st_id="88" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:595 %and_ln795_21 = and i1 %or_ln795_20, i1 %tmp_80

]]></Node>
<StgValue><ssdm name="and_ln795_21"/></StgValue>
</operation>

<operation id="998" st_id="88" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:596 %select_ln384_38 = select i1 %and_ln794_19, i64 9223372036854775807, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="select_ln384_38"/></StgValue>
</operation>

<operation id="999" st_id="88" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:597 %or_ln384_19 = or i1 %and_ln794_19, i1 %and_ln795_21

]]></Node>
<StgValue><ssdm name="or_ln384_19"/></StgValue>
</operation>

<operation id="1000" st_id="88" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:598 %select_ln384_39 = select i1 %or_ln384_19, i64 %select_ln384_38, i64 %add_ln712_17

]]></Node>
<StgValue><ssdm name="select_ln384_39"/></StgValue>
</operation>

<operation id="1001" st_id="88" stage="5" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="1002" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="81" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:615 %sext_ln712_29 = sext i64 %select_ln384_37

]]></Node>
<StgValue><ssdm name="sext_ln712_29"/></StgValue>
</operation>

<operation id="1003" st_id="89" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:617 %add_ln1245_18 = add i81 %sub_ln1246_10, i81 %sext_ln712_29

]]></Node>
<StgValue><ssdm name="add_ln1245_18"/></StgValue>
</operation>

<operation id="1004" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="1" op_1_bw="81" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:618 %tmp_82 = bitselect i1 @_ssdm_op_BitSelect.i1.i81.i32, i81 %add_ln1245_18, i32 80

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="1005" st_id="89" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:619 %add_ln712_18 = add i64 %trunc_ln1245_20, i64 %select_ln384_37

]]></Node>
<StgValue><ssdm name="add_ln712_18"/></StgValue>
</operation>

<operation id="1006" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:620 %tmp_83 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln712_18, i32 63

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="1007" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="17" op_0_bw="17" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:621 %tmp_21 = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %add_ln1245_18, i32 64, i32 80

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="1008" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="81" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:636 %sext_ln712_30 = sext i64 %select_ln384_39

]]></Node>
<StgValue><ssdm name="sext_ln712_30"/></StgValue>
</operation>

<operation id="1009" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="81" op_0_bw="80">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:637 %sext_ln1245_9 = sext i80 %sub_ln1245_10

]]></Node>
<StgValue><ssdm name="sext_ln1245_9"/></StgValue>
</operation>

<operation id="1010" st_id="89" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:639 %add_ln1245_19 = add i81 %sext_ln1245_9, i81 %sext_ln712_30

]]></Node>
<StgValue><ssdm name="add_ln1245_19"/></StgValue>
</operation>

<operation id="1011" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="1" op_0_bw="1" op_1_bw="81" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:640 %tmp_84 = bitselect i1 @_ssdm_op_BitSelect.i1.i81.i32, i81 %add_ln1245_19, i32 80

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="1012" st_id="89" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:641 %add_ln712_19 = add i64 %trunc_ln1245_21, i64 %select_ln384_39

]]></Node>
<StgValue><ssdm name="add_ln712_19"/></StgValue>
</operation>

<operation id="1013" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:642 %tmp_85 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %add_ln712_19, i32 63

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="1014" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="17" op_0_bw="17" op_1_bw="81" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:643 %tmp_22 = partselect i17 @_ssdm_op_PartSelect.i17.i81.i32.i32, i81 %add_ln1245_19, i32 64, i32 80

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="1015" st_id="89" stage="4" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="1016" st_id="90" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:622 %icmp_ln777_10 = icmp_ne  i17 %tmp_21, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln777_10"/></StgValue>
</operation>

<operation id="1017" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:623 %or_ln794_10 = or i1 %tmp_83, i1 %icmp_ln777_10

]]></Node>
<StgValue><ssdm name="or_ln794_10"/></StgValue>
</operation>

<operation id="1018" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:624 %xor_ln794_24 = xor i1 %tmp_82, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln794_24"/></StgValue>
</operation>

<operation id="1019" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:625 %and_ln794_20 = and i1 %or_ln794_10, i1 %xor_ln794_24

]]></Node>
<StgValue><ssdm name="and_ln794_20"/></StgValue>
</operation>

<operation id="1020" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:626 %xor_ln795_20 = xor i1 %tmp_83, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln795_20"/></StgValue>
</operation>

<operation id="1021" st_id="90" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:627 %icmp_ln795_10 = icmp_ne  i17 %tmp_21, i17 131071

]]></Node>
<StgValue><ssdm name="icmp_ln795_10"/></StgValue>
</operation>

<operation id="1022" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:628 %or_ln795_10 = or i1 %icmp_ln795_10, i1 %xor_ln795_20

]]></Node>
<StgValue><ssdm name="or_ln795_10"/></StgValue>
</operation>

<operation id="1023" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:629 %and_ln795_22 = and i1 %or_ln795_10, i1 %tmp_82

]]></Node>
<StgValue><ssdm name="and_ln795_22"/></StgValue>
</operation>

<operation id="1024" st_id="90" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:630 %select_ln384_40 = select i1 %and_ln794_20, i64 9223372036854775807, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="select_ln384_40"/></StgValue>
</operation>

<operation id="1025" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:631 %or_ln384_20 = or i1 %and_ln794_20, i1 %and_ln795_22

]]></Node>
<StgValue><ssdm name="or_ln384_20"/></StgValue>
</operation>

<operation id="1026" st_id="90" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:632 %rhs = select i1 %or_ln384_20, i64 %select_ln384_40, i64 %add_ln712_18

]]></Node>
<StgValue><ssdm name="rhs"/></StgValue>
</operation>

<operation id="1027" st_id="90" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:644 %icmp_ln777_21 = icmp_ne  i17 %tmp_22, i17 0

]]></Node>
<StgValue><ssdm name="icmp_ln777_21"/></StgValue>
</operation>

<operation id="1028" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:645 %or_ln794_23 = or i1 %tmp_85, i1 %icmp_ln777_21

]]></Node>
<StgValue><ssdm name="or_ln794_23"/></StgValue>
</operation>

<operation id="1029" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:646 %xor_ln794_25 = xor i1 %tmp_84, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln794_25"/></StgValue>
</operation>

<operation id="1030" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:647 %and_ln794_21 = and i1 %or_ln794_23, i1 %xor_ln794_25

]]></Node>
<StgValue><ssdm name="and_ln794_21"/></StgValue>
</operation>

<operation id="1031" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:648 %xor_ln795_21 = xor i1 %tmp_85, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln795_21"/></StgValue>
</operation>

<operation id="1032" st_id="90" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:649 %icmp_ln795_21 = icmp_ne  i17 %tmp_22, i17 131071

]]></Node>
<StgValue><ssdm name="icmp_ln795_21"/></StgValue>
</operation>

<operation id="1033" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:650 %or_ln795_21 = or i1 %icmp_ln795_21, i1 %xor_ln795_21

]]></Node>
<StgValue><ssdm name="or_ln795_21"/></StgValue>
</operation>

<operation id="1034" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:651 %and_ln795_23 = and i1 %or_ln795_21, i1 %tmp_84

]]></Node>
<StgValue><ssdm name="and_ln795_23"/></StgValue>
</operation>

<operation id="1035" st_id="90" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:652 %select_ln384_42 = select i1 %and_ln794_21, i64 9223372036854775807, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="select_ln384_42"/></StgValue>
</operation>

<operation id="1036" st_id="90" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:653 %or_ln384_21 = or i1 %and_ln794_21, i1 %and_ln795_23

]]></Node>
<StgValue><ssdm name="or_ln384_21"/></StgValue>
</operation>

<operation id="1037" st_id="90" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:654 %rhs_1 = select i1 %or_ln384_21, i64 %select_ln384_42, i64 %add_ln712_19

]]></Node>
<StgValue><ssdm name="rhs_1"/></StgValue>
</operation>

<operation id="1038" st_id="90" stage="3" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="1039" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="16" op_0_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:655 %trunc_ln737 = trunc i32 %p_0

]]></Node>
<StgValue><ssdm name="trunc_ln737"/></StgValue>
</operation>

<operation id="1040" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="48" op_0_bw="48" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:656 %lhs = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i16.i32, i16 %trunc_ln737, i32 0

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>

<operation id="1041" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="65" op_0_bw="48">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:657 %sext_ln1246_11 = sext i48 %lhs

]]></Node>
<StgValue><ssdm name="sext_ln1246_11"/></StgValue>
</operation>

<operation id="1042" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="65" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:658 %sext_ln712_31 = sext i64 %rhs

]]></Node>
<StgValue><ssdm name="sext_ln712_31"/></StgValue>
</operation>

<operation id="1043" st_id="91" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:659 %ret_V = sub i65 %sext_ln1246_11, i65 %sext_ln712_31

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="1044" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:660 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V, i32 64

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="1045" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:662 %p_Result_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="1046" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:668 %tmp_44 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %p_0, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="1047" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="48" op_0_bw="48" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:669 %lhs_2 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i16.i32, i16 %tmp_44, i32 0

]]></Node>
<StgValue><ssdm name="lhs_2"/></StgValue>
</operation>

<operation id="1048" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="65" op_0_bw="48">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:670 %sext_ln1246_12 = sext i48 %lhs_2

]]></Node>
<StgValue><ssdm name="sext_ln1246_12"/></StgValue>
</operation>

<operation id="1049" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="65" op_0_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:671 %sext_ln712_32 = sext i64 %rhs_1

]]></Node>
<StgValue><ssdm name="sext_ln712_32"/></StgValue>
</operation>

<operation id="1050" st_id="91" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:672 %ret_V_1 = sub i65 %sext_ln1246_12, i65 %sext_ln712_32

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="1051" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:673 %p_Result_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_1, i32 64

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="1052" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:675 %p_Result_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_1, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="1053" st_id="91" stage="2" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="1054" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:0 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 2, i32 0, i32 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1055" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:1 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="1056" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1057" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %main_in_V_data_V, i4 %main_in_V_keep_V, i4 %main_in_V_strb_V, i1 %main_in_V_last_V, void @empty, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1058" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %main_in_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1059" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %main_in_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1060" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %main_in_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1061" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %main_in_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1062" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aux_in_V_data_V, i4 %aux_in_V_keep_V, i4 %aux_in_V_strb_V, i1 %aux_in_V_last_V, void @empty, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1063" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %aux_in_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1064" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %aux_in_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1065" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %aux_in_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1066" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:12 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %aux_in_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1067" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_V_data_V, i4 %output_V_keep_V, i4 %output_V_strb_V, i1 %output_V_last_V, void @empty, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1068" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:14 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1069" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1070" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:16 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1071" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:17 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1072" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:18 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mu

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="1073" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mu, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="1074" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="64" op_0_bw="65">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:661 %p_Val2_1 = trunc i65 %ret_V

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="1075" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:663 %xor_ln794 = xor i1 %p_Result_s, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln794"/></StgValue>
</operation>

<operation id="1076" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:664 %overflow = and i1 %p_Result_4, i1 %xor_ln794

]]></Node>
<StgValue><ssdm name="overflow"/></StgValue>
</operation>

<operation id="1077" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:665 %xor_ln340 = xor i1 %p_Result_s, i1 %p_Result_4

]]></Node>
<StgValue><ssdm name="xor_ln340"/></StgValue>
</operation>

<operation id="1078" st_id="92" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:666 %select_ln384_44 = select i1 %overflow, i64 9223372036854775807, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="select_ln384_44"/></StgValue>
</operation>

<operation id="1079" st_id="92" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:667 %error_real_V = select i1 %xor_ln340, i64 %select_ln384_44, i64 %p_Val2_1

]]></Node>
<StgValue><ssdm name="error_real_V"/></StgValue>
</operation>

<operation id="1080" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="64" op_0_bw="65">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:674 %p_Val2_3 = trunc i65 %ret_V_1

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="1081" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:676 %xor_ln794_1 = xor i1 %p_Result_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln794_1"/></StgValue>
</operation>

<operation id="1082" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:677 %overflow_1 = and i1 %p_Result_6, i1 %xor_ln794_1

]]></Node>
<StgValue><ssdm name="overflow_1"/></StgValue>
</operation>

<operation id="1083" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:678 %xor_ln340_1 = xor i1 %p_Result_5, i1 %p_Result_6

]]></Node>
<StgValue><ssdm name="xor_ln340_1"/></StgValue>
</operation>

<operation id="1084" st_id="92" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:679 %select_ln384_45 = select i1 %overflow_1, i64 9223372036854775807, i64 9223372036854775808

]]></Node>
<StgValue><ssdm name="select_ln384_45"/></StgValue>
</operation>

<operation id="1085" st_id="92" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i:680 %error_imag_V = select i1 %xor_ln340_1, i64 %select_ln384_45, i64 %p_Val2_3

]]></Node>
<StgValue><ssdm name="error_imag_V"/></StgValue>
</operation>

<operation id="1086" st_id="92" stage="1" lat="69">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="65" op_1_bw="65">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:1 %udiv_ln712 = udiv i65 18446744073709551616, i65 %zext_ln712

]]></Node>
<StgValue><ssdm name="udiv_ln712"/></StgValue>
</operation>

<operation id="1087" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="16" op_0_bw="16" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:591 %p_Val2_5 = partselect i16 @_ssdm_op_PartSelect.i16.i65.i32.i32, i65 %ret_V, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="1088" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:592 %p_Result_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="1089" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="31" op_0_bw="65">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:593 %trunc_ln727 = trunc i65 %ret_V

]]></Node>
<StgValue><ssdm name="trunc_ln727"/></StgValue>
</operation>

<operation id="1090" st_id="92" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:594 %r = icmp_ne  i31 %trunc_ln727, i31 0

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="1091" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:596 %or_ln406 = or i1 %p_Result_s, i1 %r

]]></Node>
<StgValue><ssdm name="or_ln406"/></StgValue>
</operation>

<operation id="1092" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:597 %and_ln406 = and i1 %or_ln406, i1 %p_Result_8

]]></Node>
<StgValue><ssdm name="and_ln406"/></StgValue>
</operation>

<operation id="1093" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="16" op_0_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:598 %zext_ln415 = zext i1 %and_ln406

]]></Node>
<StgValue><ssdm name="zext_ln415"/></StgValue>
</operation>

<operation id="1094" st_id="92" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:599 %p_Val2_6 = add i16 %p_Val2_5, i16 %zext_ln415

]]></Node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>

<operation id="1095" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:600 %p_Result_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_6, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_10"/></StgValue>
</operation>

<operation id="1096" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="16" op_0_bw="16" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:603 %p_Result_s_18 = partselect i16 @_ssdm_op_PartSelect.i16.i65.i32.i32, i65 %ret_V, i32 49, i32 64

]]></Node>
<StgValue><ssdm name="p_Result_s_18"/></StgValue>
</operation>

<operation id="1097" st_id="92" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:604 %Range2_all_ones = icmp_eq  i16 %p_Result_s_18, i16 65535

]]></Node>
<StgValue><ssdm name="Range2_all_ones"/></StgValue>
</operation>

<operation id="1098" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="17" op_0_bw="17" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:605 %p_Result_1 = partselect i17 @_ssdm_op_PartSelect.i17.i65.i32.i32, i65 %ret_V, i32 48, i32 64

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="1099" st_id="92" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:606 %Range1_all_ones = icmp_eq  i17 %p_Result_1, i17 131071

]]></Node>
<StgValue><ssdm name="Range1_all_ones"/></StgValue>
</operation>

<operation id="1100" st_id="92" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:607 %Range1_all_zeros = icmp_eq  i17 %p_Result_1, i17 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros"/></StgValue>
</operation>

<operation id="1101" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="16" op_0_bw="16" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:625 %p_Val2_8 = partselect i16 @_ssdm_op_PartSelect.i16.i65.i32.i32, i65 %ret_V_1, i32 32, i32 47

]]></Node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>

<operation id="1102" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:626 %p_Result_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_1, i32 31

]]></Node>
<StgValue><ssdm name="p_Result_11"/></StgValue>
</operation>

<operation id="1103" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="31" op_0_bw="65">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:627 %trunc_ln727_1 = trunc i65 %ret_V_1

]]></Node>
<StgValue><ssdm name="trunc_ln727_1"/></StgValue>
</operation>

<operation id="1104" st_id="92" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:628 %r_1 = icmp_ne  i31 %trunc_ln727_1, i31 0

]]></Node>
<StgValue><ssdm name="r_1"/></StgValue>
</operation>

<operation id="1105" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:630 %or_ln406_1 = or i1 %p_Result_5, i1 %r_1

]]></Node>
<StgValue><ssdm name="or_ln406_1"/></StgValue>
</operation>

<operation id="1106" st_id="92" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:631 %and_ln406_1 = and i1 %or_ln406_1, i1 %p_Result_11

]]></Node>
<StgValue><ssdm name="and_ln406_1"/></StgValue>
</operation>

<operation id="1107" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="16" op_0_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:632 %zext_ln415_1 = zext i1 %and_ln406_1

]]></Node>
<StgValue><ssdm name="zext_ln415_1"/></StgValue>
</operation>

<operation id="1108" st_id="92" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:633 %p_Val2_9 = add i16 %p_Val2_8, i16 %zext_ln415_1

]]></Node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>

<operation id="1109" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:634 %p_Result_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_Val2_9, i32 15

]]></Node>
<StgValue><ssdm name="p_Result_13"/></StgValue>
</operation>

<operation id="1110" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="16" op_0_bw="16" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:637 %p_Result_2 = partselect i16 @_ssdm_op_PartSelect.i16.i65.i32.i32, i65 %ret_V_1, i32 49, i32 64

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="1111" st_id="92" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:638 %Range2_all_ones_1 = icmp_eq  i16 %p_Result_2, i16 65535

]]></Node>
<StgValue><ssdm name="Range2_all_ones_1"/></StgValue>
</operation>

<operation id="1112" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="17" op_0_bw="17" op_1_bw="65" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:639 %p_Result_3 = partselect i17 @_ssdm_op_PartSelect.i17.i65.i32.i32, i65 %ret_V_1, i32 48, i32 64

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="1113" st_id="92" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:640 %Range1_all_ones_3 = icmp_eq  i17 %p_Result_3, i17 131071

]]></Node>
<StgValue><ssdm name="Range1_all_ones_3"/></StgValue>
</operation>

<operation id="1114" st_id="92" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:641 %Range1_all_zeros_1 = icmp_eq  i17 %p_Result_3, i17 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_1"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="1115" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="64" op_0_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:2 %trunc_ln56 = trunc i64 %udiv_ln712

]]></Node>
<StgValue><ssdm name="trunc_ln56"/></StgValue>
</operation>

<operation id="1116" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="0" op_0_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i:3 %br_ln56 = br void %_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="1117" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:0 %p_Val2_4 = phi i64 %trunc_ln56, void %_ZNK13ap_fixed_baseILi65ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi65ELi33ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i, i64 0, void %_ZN8ap_fixedILi64ELi32EL9ap_q_mode5EL9ap_o_mode0ELi0EEC2Ei.exit.i

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="1118" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="63" op_0_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:1 %trunc_ln755 = trunc i64 %p_Val2_4

]]></Node>
<StgValue><ssdm name="trunc_ln755"/></StgValue>
</operation>

<operation id="1119" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:2 %p_Result_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %p_Val2_4, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="1120" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="63" op_0_bw="1" op_1_bw="63" op_2_bw="63">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:3 %select_ln340 = select i1 %p_Result_7, i63 9223372036854775807, i63 %trunc_ln755

]]></Node>
<StgValue><ssdm name="select_ln340"/></StgValue>
</operation>

<operation id="1121" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="80" op_0_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:7 %conv7_i251_i = sext i64 %error_real_V

]]></Node>
<StgValue><ssdm name="conv7_i251_i"/></StgValue>
</operation>

<operation id="1122" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="80" op_0_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:8 %conv7_i235_i = sext i64 %error_imag_V

]]></Node>
<StgValue><ssdm name="conv7_i235_i"/></StgValue>
</operation>

<operation id="1123" st_id="93" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:10 %mul_ln1171_64 = mul i80 %conv7_i251_i, i80 %sext_ln1169_10

]]></Node>
<StgValue><ssdm name="mul_ln1171_64"/></StgValue>
</operation>

<operation id="1124" st_id="93" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:11 %mul_ln1171_65 = mul i80 %conv7_i235_i, i80 %sext_ln1171_42

]]></Node>
<StgValue><ssdm name="mul_ln1171_65"/></StgValue>
</operation>

<operation id="1125" st_id="93" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:38 %mul_ln1171_67 = mul i80 %conv7_i251_i, i80 %sext_ln1171_42

]]></Node>
<StgValue><ssdm name="mul_ln1171_67"/></StgValue>
</operation>

<operation id="1126" st_id="93" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:39 %mul_ln1171_68 = mul i80 %conv7_i235_i, i80 %sext_ln1169_10

]]></Node>
<StgValue><ssdm name="mul_ln1171_68"/></StgValue>
</operation>

<operation id="1127" st_id="93" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:65 %mul_ln1171_70 = mul i80 %conv7_i251_i, i80 %sext_ln1169_9

]]></Node>
<StgValue><ssdm name="mul_ln1171_70"/></StgValue>
</operation>

<operation id="1128" st_id="93" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:66 %mul_ln1171_71 = mul i80 %conv7_i235_i, i80 %sext_ln1171_39

]]></Node>
<StgValue><ssdm name="mul_ln1171_71"/></StgValue>
</operation>

<operation id="1129" st_id="93" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:94 %mul_ln1171_73 = mul i80 %conv7_i251_i, i80 %sext_ln1171_39

]]></Node>
<StgValue><ssdm name="mul_ln1171_73"/></StgValue>
</operation>

<operation id="1130" st_id="93" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:95 %mul_ln1171_74 = mul i80 %conv7_i235_i, i80 %sext_ln1169_9

]]></Node>
<StgValue><ssdm name="mul_ln1171_74"/></StgValue>
</operation>

<operation id="1131" st_id="93" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:121 %mul_ln1171_76 = mul i80 %conv7_i251_i, i80 %sext_ln1169_8

]]></Node>
<StgValue><ssdm name="mul_ln1171_76"/></StgValue>
</operation>

<operation id="1132" st_id="93" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:122 %mul_ln1171_77 = mul i80 %conv7_i235_i, i80 %sext_ln1171_36

]]></Node>
<StgValue><ssdm name="mul_ln1171_77"/></StgValue>
</operation>

<operation id="1133" st_id="93" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:150 %mul_ln1171_79 = mul i80 %conv7_i251_i, i80 %sext_ln1171_36

]]></Node>
<StgValue><ssdm name="mul_ln1171_79"/></StgValue>
</operation>

<operation id="1134" st_id="93" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:151 %mul_ln1171_80 = mul i80 %conv7_i235_i, i80 %sext_ln1169_8

]]></Node>
<StgValue><ssdm name="mul_ln1171_80"/></StgValue>
</operation>

<operation id="1135" st_id="93" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:177 %mul_ln1171_82 = mul i80 %conv7_i251_i, i80 %sext_ln1169_7

]]></Node>
<StgValue><ssdm name="mul_ln1171_82"/></StgValue>
</operation>

<operation id="1136" st_id="93" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:178 %mul_ln1171_83 = mul i80 %conv7_i235_i, i80 %sext_ln1171_33

]]></Node>
<StgValue><ssdm name="mul_ln1171_83"/></StgValue>
</operation>

<operation id="1137" st_id="93" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:206 %mul_ln1171_85 = mul i80 %conv7_i251_i, i80 %sext_ln1171_33

]]></Node>
<StgValue><ssdm name="mul_ln1171_85"/></StgValue>
</operation>

<operation id="1138" st_id="93" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:207 %mul_ln1171_86 = mul i80 %conv7_i235_i, i80 %sext_ln1169_7

]]></Node>
<StgValue><ssdm name="mul_ln1171_86"/></StgValue>
</operation>

<operation id="1139" st_id="93" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:233 %mul_ln1171_88 = mul i80 %conv7_i251_i, i80 %sext_ln1169_6

]]></Node>
<StgValue><ssdm name="mul_ln1171_88"/></StgValue>
</operation>

<operation id="1140" st_id="93" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:234 %mul_ln1171_89 = mul i80 %conv7_i235_i, i80 %sext_ln1171_30

]]></Node>
<StgValue><ssdm name="mul_ln1171_89"/></StgValue>
</operation>

<operation id="1141" st_id="93" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:262 %mul_ln1171_91 = mul i80 %conv7_i251_i, i80 %sext_ln1171_30

]]></Node>
<StgValue><ssdm name="mul_ln1171_91"/></StgValue>
</operation>

<operation id="1142" st_id="93" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:263 %mul_ln1171_92 = mul i80 %conv7_i235_i, i80 %sext_ln1169_6

]]></Node>
<StgValue><ssdm name="mul_ln1171_92"/></StgValue>
</operation>

<operation id="1143" st_id="93" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:289 %mul_ln1171_94 = mul i80 %conv7_i251_i, i80 %sext_ln1169_5

]]></Node>
<StgValue><ssdm name="mul_ln1171_94"/></StgValue>
</operation>

<operation id="1144" st_id="93" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:290 %mul_ln1171_95 = mul i80 %conv7_i235_i, i80 %sext_ln1171_27

]]></Node>
<StgValue><ssdm name="mul_ln1171_95"/></StgValue>
</operation>

<operation id="1145" st_id="93" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:318 %mul_ln1171_97 = mul i80 %conv7_i251_i, i80 %sext_ln1171_27

]]></Node>
<StgValue><ssdm name="mul_ln1171_97"/></StgValue>
</operation>

<operation id="1146" st_id="93" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:319 %mul_ln1171_98 = mul i80 %conv7_i235_i, i80 %sext_ln1169_5

]]></Node>
<StgValue><ssdm name="mul_ln1171_98"/></StgValue>
</operation>

<operation id="1147" st_id="93" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:345 %mul_ln1171_100 = mul i80 %conv7_i251_i, i80 %sext_ln1169_4

]]></Node>
<StgValue><ssdm name="mul_ln1171_100"/></StgValue>
</operation>

<operation id="1148" st_id="93" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:346 %mul_ln1171_101 = mul i80 %conv7_i235_i, i80 %sext_ln1171_24

]]></Node>
<StgValue><ssdm name="mul_ln1171_101"/></StgValue>
</operation>

<operation id="1149" st_id="93" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:374 %mul_ln1171_103 = mul i80 %conv7_i251_i, i80 %sext_ln1171_24

]]></Node>
<StgValue><ssdm name="mul_ln1171_103"/></StgValue>
</operation>

<operation id="1150" st_id="93" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:375 %mul_ln1171_104 = mul i80 %conv7_i235_i, i80 %sext_ln1169_4

]]></Node>
<StgValue><ssdm name="mul_ln1171_104"/></StgValue>
</operation>

<operation id="1151" st_id="93" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:401 %mul_ln1171_106 = mul i80 %conv7_i251_i, i80 %sext_ln1169_3

]]></Node>
<StgValue><ssdm name="mul_ln1171_106"/></StgValue>
</operation>

<operation id="1152" st_id="93" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:402 %mul_ln1171_107 = mul i80 %conv7_i235_i, i80 %sext_ln1171_21

]]></Node>
<StgValue><ssdm name="mul_ln1171_107"/></StgValue>
</operation>

<operation id="1153" st_id="93" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:430 %mul_ln1171_109 = mul i80 %conv7_i251_i, i80 %sext_ln1171_21

]]></Node>
<StgValue><ssdm name="mul_ln1171_109"/></StgValue>
</operation>

<operation id="1154" st_id="93" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:431 %mul_ln1171_110 = mul i80 %conv7_i235_i, i80 %sext_ln1169_3

]]></Node>
<StgValue><ssdm name="mul_ln1171_110"/></StgValue>
</operation>

<operation id="1155" st_id="93" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:457 %mul_ln1171_112 = mul i80 %conv7_i251_i, i80 %sext_ln1169_2

]]></Node>
<StgValue><ssdm name="mul_ln1171_112"/></StgValue>
</operation>

<operation id="1156" st_id="93" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:458 %mul_ln1171_113 = mul i80 %conv7_i235_i, i80 %sext_ln1171_17

]]></Node>
<StgValue><ssdm name="mul_ln1171_113"/></StgValue>
</operation>

<operation id="1157" st_id="93" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:486 %mul_ln1171_115 = mul i80 %conv7_i251_i, i80 %sext_ln1171_17

]]></Node>
<StgValue><ssdm name="mul_ln1171_115"/></StgValue>
</operation>

<operation id="1158" st_id="93" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:487 %mul_ln1171_116 = mul i80 %conv7_i235_i, i80 %sext_ln1169_2

]]></Node>
<StgValue><ssdm name="mul_ln1171_116"/></StgValue>
</operation>

<operation id="1159" st_id="93" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:513 %mul_ln1171_118 = mul i80 %conv7_i251_i, i80 %sext_ln1169_1

]]></Node>
<StgValue><ssdm name="mul_ln1171_118"/></StgValue>
</operation>

<operation id="1160" st_id="93" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:514 %mul_ln1171_119 = mul i80 %conv7_i235_i, i80 %sext_ln1171_13

]]></Node>
<StgValue><ssdm name="mul_ln1171_119"/></StgValue>
</operation>

<operation id="1161" st_id="93" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:542 %mul_ln1171_121 = mul i80 %conv7_i251_i, i80 %sext_ln1171_13

]]></Node>
<StgValue><ssdm name="mul_ln1171_121"/></StgValue>
</operation>

<operation id="1162" st_id="93" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:543 %mul_ln1171_122 = mul i80 %conv7_i235_i, i80 %sext_ln1169_1

]]></Node>
<StgValue><ssdm name="mul_ln1171_122"/></StgValue>
</operation>

<operation id="1163" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:595 %p_Result_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="1164" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:601 %xor_ln416 = xor i1 %p_Result_10, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln416"/></StgValue>
</operation>

<operation id="1165" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:602 %carry_1 = and i1 %p_Result_9, i1 %xor_ln416

]]></Node>
<StgValue><ssdm name="carry_1"/></StgValue>
</operation>

<operation id="1166" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:608 %deleted_zeros = select i1 %carry_1, i1 %Range1_all_ones, i1 %Range1_all_zeros

]]></Node>
<StgValue><ssdm name="deleted_zeros"/></StgValue>
</operation>

<operation id="1167" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:609 %tmp_138 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V, i32 48

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="1168" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:610 %xor_ln789 = xor i1 %tmp_138, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln789"/></StgValue>
</operation>

<operation id="1169" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:611 %and_ln789 = and i1 %Range2_all_ones, i1 %xor_ln789

]]></Node>
<StgValue><ssdm name="and_ln789"/></StgValue>
</operation>

<operation id="1170" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:612 %deleted_ones = select i1 %carry_1, i1 %and_ln789, i1 %Range1_all_ones

]]></Node>
<StgValue><ssdm name="deleted_ones"/></StgValue>
</operation>

<operation id="1171" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:614 %and_ln790 = and i1 %carry_1, i1 %Range1_all_ones

]]></Node>
<StgValue><ssdm name="and_ln790"/></StgValue>
</operation>

<operation id="1172" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:615 %xor_ln794_5 = xor i1 %deleted_zeros, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln794_5"/></StgValue>
</operation>

<operation id="1173" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:616 %or_ln794_3 = or i1 %p_Result_10, i1 %xor_ln794_5

]]></Node>
<StgValue><ssdm name="or_ln794_3"/></StgValue>
</operation>

<operation id="1174" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:617 %overflow_3 = and i1 %or_ln794_3, i1 %xor_ln794

]]></Node>
<StgValue><ssdm name="overflow_3"/></StgValue>
</operation>

<operation id="1175" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:618 %and_ln795 = and i1 %p_Result_10, i1 %deleted_ones

]]></Node>
<StgValue><ssdm name="and_ln795"/></StgValue>
</operation>

<operation id="1176" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:619 %or_ln795_42 = or i1 %and_ln790, i1 %and_ln795

]]></Node>
<StgValue><ssdm name="or_ln795_42"/></StgValue>
</operation>

<operation id="1177" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:620 %xor_ln795_44 = xor i1 %or_ln795_42, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln795_44"/></StgValue>
</operation>

<operation id="1178" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:621 %underflow = and i1 %p_Result_s, i1 %xor_ln795_44

]]></Node>
<StgValue><ssdm name="underflow"/></StgValue>
</operation>

<operation id="1179" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:622 %select_ln384_46 = select i1 %overflow_3, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln384_46"/></StgValue>
</operation>

<operation id="1180" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:623 %or_ln384_22 = or i1 %overflow_3, i1 %underflow

]]></Node>
<StgValue><ssdm name="or_ln384_22"/></StgValue>
</operation>

<operation id="1181" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:624 %output_tmp_data_M_real_V = select i1 %or_ln384_22, i16 %select_ln384_46, i16 %p_Val2_6

]]></Node>
<StgValue><ssdm name="output_tmp_data_M_real_V"/></StgValue>
</operation>

<operation id="1182" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:629 %p_Result_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_1, i32 47

]]></Node>
<StgValue><ssdm name="p_Result_12"/></StgValue>
</operation>

<operation id="1183" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:635 %xor_ln416_1 = xor i1 %p_Result_13, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln416_1"/></StgValue>
</operation>

<operation id="1184" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:636 %carry_3 = and i1 %p_Result_12, i1 %xor_ln416_1

]]></Node>
<StgValue><ssdm name="carry_3"/></StgValue>
</operation>

<operation id="1185" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:642 %deleted_zeros_1 = select i1 %carry_3, i1 %Range1_all_ones_3, i1 %Range1_all_zeros_1

]]></Node>
<StgValue><ssdm name="deleted_zeros_1"/></StgValue>
</operation>

<operation id="1186" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="1" op_0_bw="1" op_1_bw="65" op_2_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:643 %tmp_142 = bitselect i1 @_ssdm_op_BitSelect.i1.i65.i32, i65 %ret_V_1, i32 48

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="1187" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:644 %xor_ln789_1 = xor i1 %tmp_142, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln789_1"/></StgValue>
</operation>

<operation id="1188" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:645 %and_ln789_1 = and i1 %Range2_all_ones_1, i1 %xor_ln789_1

]]></Node>
<StgValue><ssdm name="and_ln789_1"/></StgValue>
</operation>

<operation id="1189" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:646 %deleted_ones_3 = select i1 %carry_3, i1 %and_ln789_1, i1 %Range1_all_ones_3

]]></Node>
<StgValue><ssdm name="deleted_ones_3"/></StgValue>
</operation>

<operation id="1190" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:647 %and_ln790_1 = and i1 %carry_3, i1 %Range1_all_ones_3

]]></Node>
<StgValue><ssdm name="and_ln790_1"/></StgValue>
</operation>

<operation id="1191" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:648 %xor_ln794_6 = xor i1 %deleted_zeros_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln794_6"/></StgValue>
</operation>

<operation id="1192" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:649 %or_ln794_4 = or i1 %p_Result_13, i1 %xor_ln794_6

]]></Node>
<StgValue><ssdm name="or_ln794_4"/></StgValue>
</operation>

<operation id="1193" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:650 %overflow_4 = and i1 %or_ln794_4, i1 %xor_ln794_1

]]></Node>
<StgValue><ssdm name="overflow_4"/></StgValue>
</operation>

<operation id="1194" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:651 %and_ln795_2 = and i1 %p_Result_13, i1 %deleted_ones_3

]]></Node>
<StgValue><ssdm name="and_ln795_2"/></StgValue>
</operation>

<operation id="1195" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:652 %or_ln795_43 = or i1 %and_ln790_1, i1 %and_ln795_2

]]></Node>
<StgValue><ssdm name="or_ln795_43"/></StgValue>
</operation>

<operation id="1196" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:653 %xor_ln795_45 = xor i1 %or_ln795_43, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln795_45"/></StgValue>
</operation>

<operation id="1197" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:654 %underflow_1 = and i1 %p_Result_5, i1 %xor_ln795_45

]]></Node>
<StgValue><ssdm name="underflow_1"/></StgValue>
</operation>

<operation id="1198" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:655 %select_ln384_48 = select i1 %overflow_4, i16 32767, i16 32768

]]></Node>
<StgValue><ssdm name="select_ln384_48"/></StgValue>
</operation>

<operation id="1199" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:656 %or_ln384_23 = or i1 %overflow_4, i1 %underflow_1

]]></Node>
<StgValue><ssdm name="or_ln384_23"/></StgValue>
</operation>

<operation id="1200" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:657 %output_tmp_data_M_imag_V = select i1 %or_ln384_23, i16 %select_ln384_48, i16 %p_Val2_9

]]></Node>
<StgValue><ssdm name="output_tmp_data_M_imag_V"/></StgValue>
</operation>

<operation id="1201" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:658 %p_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %output_tmp_data_M_imag_V, i16 %output_tmp_data_M_real_V

]]></Node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="1202" st_id="93" stage="2" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="32" op_6_bw="4" op_7_bw="4" op_8_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:659 %write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %output_V_data_V, i4 %output_V_keep_V, i4 %output_V_strb_V, i1 %output_V_last_V, i32 %p_2, i4 0, i4 0, i1 %p_s

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="1203" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="95" op_0_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:4 %mu_cast = zext i32 %mu_read

]]></Node>
<StgValue><ssdm name="mu_cast"/></StgValue>
</operation>

<operation id="1204" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="95" op_0_bw="63">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:5 %select_ln340_cast = zext i63 %select_ln340

]]></Node>
<StgValue><ssdm name="select_ln340_cast"/></StgValue>
</operation>

<operation id="1205" st_id="94" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="95" op_0_bw="95" op_1_bw="95">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:6 %r_V_40 = mul i95 %select_ln340_cast, i95 %mu_cast

]]></Node>
<StgValue><ssdm name="r_V_40"/></StgValue>
</operation>

<operation id="1206" st_id="94" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:10 %mul_ln1171_64 = mul i80 %conv7_i251_i, i80 %sext_ln1169_10

]]></Node>
<StgValue><ssdm name="mul_ln1171_64"/></StgValue>
</operation>

<operation id="1207" st_id="94" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:11 %mul_ln1171_65 = mul i80 %conv7_i235_i, i80 %sext_ln1171_42

]]></Node>
<StgValue><ssdm name="mul_ln1171_65"/></StgValue>
</operation>

<operation id="1208" st_id="94" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:38 %mul_ln1171_67 = mul i80 %conv7_i251_i, i80 %sext_ln1171_42

]]></Node>
<StgValue><ssdm name="mul_ln1171_67"/></StgValue>
</operation>

<operation id="1209" st_id="94" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:39 %mul_ln1171_68 = mul i80 %conv7_i235_i, i80 %sext_ln1169_10

]]></Node>
<StgValue><ssdm name="mul_ln1171_68"/></StgValue>
</operation>

<operation id="1210" st_id="94" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:65 %mul_ln1171_70 = mul i80 %conv7_i251_i, i80 %sext_ln1169_9

]]></Node>
<StgValue><ssdm name="mul_ln1171_70"/></StgValue>
</operation>

<operation id="1211" st_id="94" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:66 %mul_ln1171_71 = mul i80 %conv7_i235_i, i80 %sext_ln1171_39

]]></Node>
<StgValue><ssdm name="mul_ln1171_71"/></StgValue>
</operation>

<operation id="1212" st_id="94" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:94 %mul_ln1171_73 = mul i80 %conv7_i251_i, i80 %sext_ln1171_39

]]></Node>
<StgValue><ssdm name="mul_ln1171_73"/></StgValue>
</operation>

<operation id="1213" st_id="94" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:95 %mul_ln1171_74 = mul i80 %conv7_i235_i, i80 %sext_ln1169_9

]]></Node>
<StgValue><ssdm name="mul_ln1171_74"/></StgValue>
</operation>

<operation id="1214" st_id="94" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:121 %mul_ln1171_76 = mul i80 %conv7_i251_i, i80 %sext_ln1169_8

]]></Node>
<StgValue><ssdm name="mul_ln1171_76"/></StgValue>
</operation>

<operation id="1215" st_id="94" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:122 %mul_ln1171_77 = mul i80 %conv7_i235_i, i80 %sext_ln1171_36

]]></Node>
<StgValue><ssdm name="mul_ln1171_77"/></StgValue>
</operation>

<operation id="1216" st_id="94" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:150 %mul_ln1171_79 = mul i80 %conv7_i251_i, i80 %sext_ln1171_36

]]></Node>
<StgValue><ssdm name="mul_ln1171_79"/></StgValue>
</operation>

<operation id="1217" st_id="94" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:151 %mul_ln1171_80 = mul i80 %conv7_i235_i, i80 %sext_ln1169_8

]]></Node>
<StgValue><ssdm name="mul_ln1171_80"/></StgValue>
</operation>

<operation id="1218" st_id="94" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:177 %mul_ln1171_82 = mul i80 %conv7_i251_i, i80 %sext_ln1169_7

]]></Node>
<StgValue><ssdm name="mul_ln1171_82"/></StgValue>
</operation>

<operation id="1219" st_id="94" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:178 %mul_ln1171_83 = mul i80 %conv7_i235_i, i80 %sext_ln1171_33

]]></Node>
<StgValue><ssdm name="mul_ln1171_83"/></StgValue>
</operation>

<operation id="1220" st_id="94" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:206 %mul_ln1171_85 = mul i80 %conv7_i251_i, i80 %sext_ln1171_33

]]></Node>
<StgValue><ssdm name="mul_ln1171_85"/></StgValue>
</operation>

<operation id="1221" st_id="94" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:207 %mul_ln1171_86 = mul i80 %conv7_i235_i, i80 %sext_ln1169_7

]]></Node>
<StgValue><ssdm name="mul_ln1171_86"/></StgValue>
</operation>

<operation id="1222" st_id="94" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:233 %mul_ln1171_88 = mul i80 %conv7_i251_i, i80 %sext_ln1169_6

]]></Node>
<StgValue><ssdm name="mul_ln1171_88"/></StgValue>
</operation>

<operation id="1223" st_id="94" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:234 %mul_ln1171_89 = mul i80 %conv7_i235_i, i80 %sext_ln1171_30

]]></Node>
<StgValue><ssdm name="mul_ln1171_89"/></StgValue>
</operation>

<operation id="1224" st_id="94" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:262 %mul_ln1171_91 = mul i80 %conv7_i251_i, i80 %sext_ln1171_30

]]></Node>
<StgValue><ssdm name="mul_ln1171_91"/></StgValue>
</operation>

<operation id="1225" st_id="94" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:263 %mul_ln1171_92 = mul i80 %conv7_i235_i, i80 %sext_ln1169_6

]]></Node>
<StgValue><ssdm name="mul_ln1171_92"/></StgValue>
</operation>

<operation id="1226" st_id="94" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:289 %mul_ln1171_94 = mul i80 %conv7_i251_i, i80 %sext_ln1169_5

]]></Node>
<StgValue><ssdm name="mul_ln1171_94"/></StgValue>
</operation>

<operation id="1227" st_id="94" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:290 %mul_ln1171_95 = mul i80 %conv7_i235_i, i80 %sext_ln1171_27

]]></Node>
<StgValue><ssdm name="mul_ln1171_95"/></StgValue>
</operation>

<operation id="1228" st_id="94" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:318 %mul_ln1171_97 = mul i80 %conv7_i251_i, i80 %sext_ln1171_27

]]></Node>
<StgValue><ssdm name="mul_ln1171_97"/></StgValue>
</operation>

<operation id="1229" st_id="94" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:319 %mul_ln1171_98 = mul i80 %conv7_i235_i, i80 %sext_ln1169_5

]]></Node>
<StgValue><ssdm name="mul_ln1171_98"/></StgValue>
</operation>

<operation id="1230" st_id="94" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:345 %mul_ln1171_100 = mul i80 %conv7_i251_i, i80 %sext_ln1169_4

]]></Node>
<StgValue><ssdm name="mul_ln1171_100"/></StgValue>
</operation>

<operation id="1231" st_id="94" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:346 %mul_ln1171_101 = mul i80 %conv7_i235_i, i80 %sext_ln1171_24

]]></Node>
<StgValue><ssdm name="mul_ln1171_101"/></StgValue>
</operation>

<operation id="1232" st_id="94" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:374 %mul_ln1171_103 = mul i80 %conv7_i251_i, i80 %sext_ln1171_24

]]></Node>
<StgValue><ssdm name="mul_ln1171_103"/></StgValue>
</operation>

<operation id="1233" st_id="94" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:375 %mul_ln1171_104 = mul i80 %conv7_i235_i, i80 %sext_ln1169_4

]]></Node>
<StgValue><ssdm name="mul_ln1171_104"/></StgValue>
</operation>

<operation id="1234" st_id="94" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:401 %mul_ln1171_106 = mul i80 %conv7_i251_i, i80 %sext_ln1169_3

]]></Node>
<StgValue><ssdm name="mul_ln1171_106"/></StgValue>
</operation>

<operation id="1235" st_id="94" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:402 %mul_ln1171_107 = mul i80 %conv7_i235_i, i80 %sext_ln1171_21

]]></Node>
<StgValue><ssdm name="mul_ln1171_107"/></StgValue>
</operation>

<operation id="1236" st_id="94" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:430 %mul_ln1171_109 = mul i80 %conv7_i251_i, i80 %sext_ln1171_21

]]></Node>
<StgValue><ssdm name="mul_ln1171_109"/></StgValue>
</operation>

<operation id="1237" st_id="94" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:431 %mul_ln1171_110 = mul i80 %conv7_i235_i, i80 %sext_ln1169_3

]]></Node>
<StgValue><ssdm name="mul_ln1171_110"/></StgValue>
</operation>

<operation id="1238" st_id="94" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:457 %mul_ln1171_112 = mul i80 %conv7_i251_i, i80 %sext_ln1169_2

]]></Node>
<StgValue><ssdm name="mul_ln1171_112"/></StgValue>
</operation>

<operation id="1239" st_id="94" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:458 %mul_ln1171_113 = mul i80 %conv7_i235_i, i80 %sext_ln1171_17

]]></Node>
<StgValue><ssdm name="mul_ln1171_113"/></StgValue>
</operation>

<operation id="1240" st_id="94" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:486 %mul_ln1171_115 = mul i80 %conv7_i251_i, i80 %sext_ln1171_17

]]></Node>
<StgValue><ssdm name="mul_ln1171_115"/></StgValue>
</operation>

<operation id="1241" st_id="94" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:487 %mul_ln1171_116 = mul i80 %conv7_i235_i, i80 %sext_ln1169_2

]]></Node>
<StgValue><ssdm name="mul_ln1171_116"/></StgValue>
</operation>

<operation id="1242" st_id="94" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:513 %mul_ln1171_118 = mul i80 %conv7_i251_i, i80 %sext_ln1169_1

]]></Node>
<StgValue><ssdm name="mul_ln1171_118"/></StgValue>
</operation>

<operation id="1243" st_id="94" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:514 %mul_ln1171_119 = mul i80 %conv7_i235_i, i80 %sext_ln1171_13

]]></Node>
<StgValue><ssdm name="mul_ln1171_119"/></StgValue>
</operation>

<operation id="1244" st_id="94" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:542 %mul_ln1171_121 = mul i80 %conv7_i251_i, i80 %sext_ln1171_13

]]></Node>
<StgValue><ssdm name="mul_ln1171_121"/></StgValue>
</operation>

<operation id="1245" st_id="94" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:543 %mul_ln1171_122 = mul i80 %conv7_i235_i, i80 %sext_ln1169_1

]]></Node>
<StgValue><ssdm name="mul_ln1171_122"/></StgValue>
</operation>

<operation id="1246" st_id="94" stage="1" lat="2">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="32" op_6_bw="4" op_7_bw="4" op_8_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:659 %write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %output_V_data_V, i4 %output_V_keep_V, i4 %output_V_strb_V, i1 %output_V_last_V, i32 %p_2, i4 0, i4 0, i1 %p_s

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="1247" st_id="95" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="95" op_0_bw="95" op_1_bw="95">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:6 %r_V_40 = mul i95 %select_ln340_cast, i95 %mu_cast

]]></Node>
<StgValue><ssdm name="r_V_40"/></StgValue>
</operation>

<operation id="1248" st_id="95" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:10 %mul_ln1171_64 = mul i80 %conv7_i251_i, i80 %sext_ln1169_10

]]></Node>
<StgValue><ssdm name="mul_ln1171_64"/></StgValue>
</operation>

<operation id="1249" st_id="95" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:11 %mul_ln1171_65 = mul i80 %conv7_i235_i, i80 %sext_ln1171_42

]]></Node>
<StgValue><ssdm name="mul_ln1171_65"/></StgValue>
</operation>

<operation id="1250" st_id="95" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:38 %mul_ln1171_67 = mul i80 %conv7_i251_i, i80 %sext_ln1171_42

]]></Node>
<StgValue><ssdm name="mul_ln1171_67"/></StgValue>
</operation>

<operation id="1251" st_id="95" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:39 %mul_ln1171_68 = mul i80 %conv7_i235_i, i80 %sext_ln1169_10

]]></Node>
<StgValue><ssdm name="mul_ln1171_68"/></StgValue>
</operation>

<operation id="1252" st_id="95" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:65 %mul_ln1171_70 = mul i80 %conv7_i251_i, i80 %sext_ln1169_9

]]></Node>
<StgValue><ssdm name="mul_ln1171_70"/></StgValue>
</operation>

<operation id="1253" st_id="95" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:66 %mul_ln1171_71 = mul i80 %conv7_i235_i, i80 %sext_ln1171_39

]]></Node>
<StgValue><ssdm name="mul_ln1171_71"/></StgValue>
</operation>

<operation id="1254" st_id="95" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:94 %mul_ln1171_73 = mul i80 %conv7_i251_i, i80 %sext_ln1171_39

]]></Node>
<StgValue><ssdm name="mul_ln1171_73"/></StgValue>
</operation>

<operation id="1255" st_id="95" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:95 %mul_ln1171_74 = mul i80 %conv7_i235_i, i80 %sext_ln1169_9

]]></Node>
<StgValue><ssdm name="mul_ln1171_74"/></StgValue>
</operation>

<operation id="1256" st_id="95" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:121 %mul_ln1171_76 = mul i80 %conv7_i251_i, i80 %sext_ln1169_8

]]></Node>
<StgValue><ssdm name="mul_ln1171_76"/></StgValue>
</operation>

<operation id="1257" st_id="95" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:122 %mul_ln1171_77 = mul i80 %conv7_i235_i, i80 %sext_ln1171_36

]]></Node>
<StgValue><ssdm name="mul_ln1171_77"/></StgValue>
</operation>

<operation id="1258" st_id="95" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:150 %mul_ln1171_79 = mul i80 %conv7_i251_i, i80 %sext_ln1171_36

]]></Node>
<StgValue><ssdm name="mul_ln1171_79"/></StgValue>
</operation>

<operation id="1259" st_id="95" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:151 %mul_ln1171_80 = mul i80 %conv7_i235_i, i80 %sext_ln1169_8

]]></Node>
<StgValue><ssdm name="mul_ln1171_80"/></StgValue>
</operation>

<operation id="1260" st_id="95" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:177 %mul_ln1171_82 = mul i80 %conv7_i251_i, i80 %sext_ln1169_7

]]></Node>
<StgValue><ssdm name="mul_ln1171_82"/></StgValue>
</operation>

<operation id="1261" st_id="95" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:178 %mul_ln1171_83 = mul i80 %conv7_i235_i, i80 %sext_ln1171_33

]]></Node>
<StgValue><ssdm name="mul_ln1171_83"/></StgValue>
</operation>

<operation id="1262" st_id="95" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:206 %mul_ln1171_85 = mul i80 %conv7_i251_i, i80 %sext_ln1171_33

]]></Node>
<StgValue><ssdm name="mul_ln1171_85"/></StgValue>
</operation>

<operation id="1263" st_id="95" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:207 %mul_ln1171_86 = mul i80 %conv7_i235_i, i80 %sext_ln1169_7

]]></Node>
<StgValue><ssdm name="mul_ln1171_86"/></StgValue>
</operation>

<operation id="1264" st_id="95" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:233 %mul_ln1171_88 = mul i80 %conv7_i251_i, i80 %sext_ln1169_6

]]></Node>
<StgValue><ssdm name="mul_ln1171_88"/></StgValue>
</operation>

<operation id="1265" st_id="95" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:234 %mul_ln1171_89 = mul i80 %conv7_i235_i, i80 %sext_ln1171_30

]]></Node>
<StgValue><ssdm name="mul_ln1171_89"/></StgValue>
</operation>

<operation id="1266" st_id="95" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:262 %mul_ln1171_91 = mul i80 %conv7_i251_i, i80 %sext_ln1171_30

]]></Node>
<StgValue><ssdm name="mul_ln1171_91"/></StgValue>
</operation>

<operation id="1267" st_id="95" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:263 %mul_ln1171_92 = mul i80 %conv7_i235_i, i80 %sext_ln1169_6

]]></Node>
<StgValue><ssdm name="mul_ln1171_92"/></StgValue>
</operation>

<operation id="1268" st_id="95" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:289 %mul_ln1171_94 = mul i80 %conv7_i251_i, i80 %sext_ln1169_5

]]></Node>
<StgValue><ssdm name="mul_ln1171_94"/></StgValue>
</operation>

<operation id="1269" st_id="95" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:290 %mul_ln1171_95 = mul i80 %conv7_i235_i, i80 %sext_ln1171_27

]]></Node>
<StgValue><ssdm name="mul_ln1171_95"/></StgValue>
</operation>

<operation id="1270" st_id="95" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:318 %mul_ln1171_97 = mul i80 %conv7_i251_i, i80 %sext_ln1171_27

]]></Node>
<StgValue><ssdm name="mul_ln1171_97"/></StgValue>
</operation>

<operation id="1271" st_id="95" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:319 %mul_ln1171_98 = mul i80 %conv7_i235_i, i80 %sext_ln1169_5

]]></Node>
<StgValue><ssdm name="mul_ln1171_98"/></StgValue>
</operation>

<operation id="1272" st_id="95" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:345 %mul_ln1171_100 = mul i80 %conv7_i251_i, i80 %sext_ln1169_4

]]></Node>
<StgValue><ssdm name="mul_ln1171_100"/></StgValue>
</operation>

<operation id="1273" st_id="95" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:346 %mul_ln1171_101 = mul i80 %conv7_i235_i, i80 %sext_ln1171_24

]]></Node>
<StgValue><ssdm name="mul_ln1171_101"/></StgValue>
</operation>

<operation id="1274" st_id="95" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:374 %mul_ln1171_103 = mul i80 %conv7_i251_i, i80 %sext_ln1171_24

]]></Node>
<StgValue><ssdm name="mul_ln1171_103"/></StgValue>
</operation>

<operation id="1275" st_id="95" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:375 %mul_ln1171_104 = mul i80 %conv7_i235_i, i80 %sext_ln1169_4

]]></Node>
<StgValue><ssdm name="mul_ln1171_104"/></StgValue>
</operation>

<operation id="1276" st_id="95" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:401 %mul_ln1171_106 = mul i80 %conv7_i251_i, i80 %sext_ln1169_3

]]></Node>
<StgValue><ssdm name="mul_ln1171_106"/></StgValue>
</operation>

<operation id="1277" st_id="95" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:402 %mul_ln1171_107 = mul i80 %conv7_i235_i, i80 %sext_ln1171_21

]]></Node>
<StgValue><ssdm name="mul_ln1171_107"/></StgValue>
</operation>

<operation id="1278" st_id="95" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:430 %mul_ln1171_109 = mul i80 %conv7_i251_i, i80 %sext_ln1171_21

]]></Node>
<StgValue><ssdm name="mul_ln1171_109"/></StgValue>
</operation>

<operation id="1279" st_id="95" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:431 %mul_ln1171_110 = mul i80 %conv7_i235_i, i80 %sext_ln1169_3

]]></Node>
<StgValue><ssdm name="mul_ln1171_110"/></StgValue>
</operation>

<operation id="1280" st_id="95" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:457 %mul_ln1171_112 = mul i80 %conv7_i251_i, i80 %sext_ln1169_2

]]></Node>
<StgValue><ssdm name="mul_ln1171_112"/></StgValue>
</operation>

<operation id="1281" st_id="95" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:458 %mul_ln1171_113 = mul i80 %conv7_i235_i, i80 %sext_ln1171_17

]]></Node>
<StgValue><ssdm name="mul_ln1171_113"/></StgValue>
</operation>

<operation id="1282" st_id="95" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:486 %mul_ln1171_115 = mul i80 %conv7_i251_i, i80 %sext_ln1171_17

]]></Node>
<StgValue><ssdm name="mul_ln1171_115"/></StgValue>
</operation>

<operation id="1283" st_id="95" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:487 %mul_ln1171_116 = mul i80 %conv7_i235_i, i80 %sext_ln1169_2

]]></Node>
<StgValue><ssdm name="mul_ln1171_116"/></StgValue>
</operation>

<operation id="1284" st_id="95" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:513 %mul_ln1171_118 = mul i80 %conv7_i251_i, i80 %sext_ln1169_1

]]></Node>
<StgValue><ssdm name="mul_ln1171_118"/></StgValue>
</operation>

<operation id="1285" st_id="95" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:514 %mul_ln1171_119 = mul i80 %conv7_i235_i, i80 %sext_ln1171_13

]]></Node>
<StgValue><ssdm name="mul_ln1171_119"/></StgValue>
</operation>

<operation id="1286" st_id="95" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:542 %mul_ln1171_121 = mul i80 %conv7_i251_i, i80 %sext_ln1171_13

]]></Node>
<StgValue><ssdm name="mul_ln1171_121"/></StgValue>
</operation>

<operation id="1287" st_id="95" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:543 %mul_ln1171_122 = mul i80 %conv7_i235_i, i80 %sext_ln1169_1

]]></Node>
<StgValue><ssdm name="mul_ln1171_122"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="1288" st_id="96" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="95" op_0_bw="95" op_1_bw="95">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:6 %r_V_40 = mul i95 %select_ln340_cast, i95 %mu_cast

]]></Node>
<StgValue><ssdm name="r_V_40"/></StgValue>
</operation>

<operation id="1289" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="81" op_0_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:12 %sext_ln712_33 = sext i80 %mul_ln1171_64

]]></Node>
<StgValue><ssdm name="sext_ln712_33"/></StgValue>
</operation>

<operation id="1290" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="81" op_0_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:13 %sext_ln712_34 = sext i80 %mul_ln1171_65

]]></Node>
<StgValue><ssdm name="sext_ln712_34"/></StgValue>
</operation>

<operation id="1291" st_id="96" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:14 %add_ln1245_20 = add i81 %sext_ln712_34, i81 %sext_ln712_33

]]></Node>
<StgValue><ssdm name="add_ln1245_20"/></StgValue>
</operation>

<operation id="1292" st_id="96" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:40 %sub_ln1246_13 = sub i80 %mul_ln1171_67, i80 %mul_ln1171_68

]]></Node>
<StgValue><ssdm name="sub_ln1246_13"/></StgValue>
</operation>

<operation id="1293" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="81" op_0_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:67 %sext_ln712_37 = sext i80 %mul_ln1171_70

]]></Node>
<StgValue><ssdm name="sext_ln712_37"/></StgValue>
</operation>

<operation id="1294" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="81" op_0_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:68 %sext_ln712_38 = sext i80 %mul_ln1171_71

]]></Node>
<StgValue><ssdm name="sext_ln712_38"/></StgValue>
</operation>

<operation id="1295" st_id="96" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:69 %add_ln1245_23 = add i81 %sext_ln712_38, i81 %sext_ln712_37

]]></Node>
<StgValue><ssdm name="add_ln1245_23"/></StgValue>
</operation>

<operation id="1296" st_id="96" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:96 %sub_ln1246_14 = sub i80 %mul_ln1171_73, i80 %mul_ln1171_74

]]></Node>
<StgValue><ssdm name="sub_ln1246_14"/></StgValue>
</operation>

<operation id="1297" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="81" op_0_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:123 %sext_ln712_41 = sext i80 %mul_ln1171_76

]]></Node>
<StgValue><ssdm name="sext_ln712_41"/></StgValue>
</operation>

<operation id="1298" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="81" op_0_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:124 %sext_ln712_42 = sext i80 %mul_ln1171_77

]]></Node>
<StgValue><ssdm name="sext_ln712_42"/></StgValue>
</operation>

<operation id="1299" st_id="96" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:125 %add_ln1245_26 = add i81 %sext_ln712_42, i81 %sext_ln712_41

]]></Node>
<StgValue><ssdm name="add_ln1245_26"/></StgValue>
</operation>

<operation id="1300" st_id="96" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:152 %sub_ln1246_15 = sub i80 %mul_ln1171_79, i80 %mul_ln1171_80

]]></Node>
<StgValue><ssdm name="sub_ln1246_15"/></StgValue>
</operation>

<operation id="1301" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="81" op_0_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:179 %sext_ln712_45 = sext i80 %mul_ln1171_82

]]></Node>
<StgValue><ssdm name="sext_ln712_45"/></StgValue>
</operation>

<operation id="1302" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="81" op_0_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:180 %sext_ln712_46 = sext i80 %mul_ln1171_83

]]></Node>
<StgValue><ssdm name="sext_ln712_46"/></StgValue>
</operation>

<operation id="1303" st_id="96" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:181 %add_ln1245_29 = add i81 %sext_ln712_46, i81 %sext_ln712_45

]]></Node>
<StgValue><ssdm name="add_ln1245_29"/></StgValue>
</operation>

<operation id="1304" st_id="96" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:208 %sub_ln1246_16 = sub i80 %mul_ln1171_85, i80 %mul_ln1171_86

]]></Node>
<StgValue><ssdm name="sub_ln1246_16"/></StgValue>
</operation>

<operation id="1305" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="81" op_0_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:235 %sext_ln712_49 = sext i80 %mul_ln1171_88

]]></Node>
<StgValue><ssdm name="sext_ln712_49"/></StgValue>
</operation>

<operation id="1306" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="81" op_0_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:236 %sext_ln712_50 = sext i80 %mul_ln1171_89

]]></Node>
<StgValue><ssdm name="sext_ln712_50"/></StgValue>
</operation>

<operation id="1307" st_id="96" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:237 %add_ln1245_32 = add i81 %sext_ln712_50, i81 %sext_ln712_49

]]></Node>
<StgValue><ssdm name="add_ln1245_32"/></StgValue>
</operation>

<operation id="1308" st_id="96" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:264 %sub_ln1246_17 = sub i80 %mul_ln1171_91, i80 %mul_ln1171_92

]]></Node>
<StgValue><ssdm name="sub_ln1246_17"/></StgValue>
</operation>

<operation id="1309" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="81" op_0_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:291 %sext_ln712_53 = sext i80 %mul_ln1171_94

]]></Node>
<StgValue><ssdm name="sext_ln712_53"/></StgValue>
</operation>

<operation id="1310" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="81" op_0_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:292 %sext_ln712_54 = sext i80 %mul_ln1171_95

]]></Node>
<StgValue><ssdm name="sext_ln712_54"/></StgValue>
</operation>

<operation id="1311" st_id="96" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:293 %add_ln1245_35 = add i81 %sext_ln712_54, i81 %sext_ln712_53

]]></Node>
<StgValue><ssdm name="add_ln1245_35"/></StgValue>
</operation>

<operation id="1312" st_id="96" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:320 %sub_ln1246_18 = sub i80 %mul_ln1171_97, i80 %mul_ln1171_98

]]></Node>
<StgValue><ssdm name="sub_ln1246_18"/></StgValue>
</operation>

<operation id="1313" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="81" op_0_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:347 %sext_ln712_57 = sext i80 %mul_ln1171_100

]]></Node>
<StgValue><ssdm name="sext_ln712_57"/></StgValue>
</operation>

<operation id="1314" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="81" op_0_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:348 %sext_ln712_58 = sext i80 %mul_ln1171_101

]]></Node>
<StgValue><ssdm name="sext_ln712_58"/></StgValue>
</operation>

<operation id="1315" st_id="96" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:349 %add_ln1245_38 = add i81 %sext_ln712_58, i81 %sext_ln712_57

]]></Node>
<StgValue><ssdm name="add_ln1245_38"/></StgValue>
</operation>

<operation id="1316" st_id="96" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:376 %sub_ln1246_19 = sub i80 %mul_ln1171_103, i80 %mul_ln1171_104

]]></Node>
<StgValue><ssdm name="sub_ln1246_19"/></StgValue>
</operation>

<operation id="1317" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="81" op_0_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:403 %sext_ln712_61 = sext i80 %mul_ln1171_106

]]></Node>
<StgValue><ssdm name="sext_ln712_61"/></StgValue>
</operation>

<operation id="1318" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="81" op_0_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:404 %sext_ln712_62 = sext i80 %mul_ln1171_107

]]></Node>
<StgValue><ssdm name="sext_ln712_62"/></StgValue>
</operation>

<operation id="1319" st_id="96" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:405 %add_ln1245_41 = add i81 %sext_ln712_62, i81 %sext_ln712_61

]]></Node>
<StgValue><ssdm name="add_ln1245_41"/></StgValue>
</operation>

<operation id="1320" st_id="96" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:432 %sub_ln1246_20 = sub i80 %mul_ln1171_109, i80 %mul_ln1171_110

]]></Node>
<StgValue><ssdm name="sub_ln1246_20"/></StgValue>
</operation>

<operation id="1321" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="81" op_0_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:459 %sext_ln712_65 = sext i80 %mul_ln1171_112

]]></Node>
<StgValue><ssdm name="sext_ln712_65"/></StgValue>
</operation>

<operation id="1322" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="81" op_0_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:460 %sext_ln712_66 = sext i80 %mul_ln1171_113

]]></Node>
<StgValue><ssdm name="sext_ln712_66"/></StgValue>
</operation>

<operation id="1323" st_id="96" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:461 %add_ln1245_44 = add i81 %sext_ln712_66, i81 %sext_ln712_65

]]></Node>
<StgValue><ssdm name="add_ln1245_44"/></StgValue>
</operation>

<operation id="1324" st_id="96" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:488 %sub_ln1246_21 = sub i80 %mul_ln1171_115, i80 %mul_ln1171_116

]]></Node>
<StgValue><ssdm name="sub_ln1246_21"/></StgValue>
</operation>

<operation id="1325" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="81" op_0_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:515 %sext_ln712_69 = sext i80 %mul_ln1171_118

]]></Node>
<StgValue><ssdm name="sext_ln712_69"/></StgValue>
</operation>

<operation id="1326" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="81" op_0_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:516 %sext_ln712_70 = sext i80 %mul_ln1171_119

]]></Node>
<StgValue><ssdm name="sext_ln712_70"/></StgValue>
</operation>

<operation id="1327" st_id="96" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="81" op_0_bw="81" op_1_bw="81">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:517 %add_ln1245_47 = add i81 %sext_ln712_70, i81 %sext_ln712_69

]]></Node>
<StgValue><ssdm name="add_ln1245_47"/></StgValue>
</operation>

<operation id="1328" st_id="96" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="80" op_0_bw="80" op_1_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:544 %sub_ln1246_22 = sub i80 %mul_ln1171_121, i80 %mul_ln1171_122

]]></Node>
<StgValue><ssdm name="sub_ln1246_22"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="1329" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="175" op_0_bw="95">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:9 %zext_ln1171 = zext i95 %r_V_40

]]></Node>
<StgValue><ssdm name="zext_ln1171"/></StgValue>
</operation>

<operation id="1330" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="175" op_0_bw="81">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:15 %sext_ln1171_55 = sext i81 %add_ln1245_20

]]></Node>
<StgValue><ssdm name="sext_ln1171_55"/></StgValue>
</operation>

<operation id="1331" st_id="97" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:16 %mul_ln1171_66 = mul i175 %zext_ln1171, i175 %sext_ln1171_55

]]></Node>
<StgValue><ssdm name="mul_ln1171_66"/></StgValue>
</operation>

<operation id="1332" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="175" op_0_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:41 %sext_ln1171_56 = sext i80 %sub_ln1246_13

]]></Node>
<StgValue><ssdm name="sext_ln1171_56"/></StgValue>
</operation>

<operation id="1333" st_id="97" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:42 %mul_ln1171_69 = mul i175 %zext_ln1171, i175 %sext_ln1171_56

]]></Node>
<StgValue><ssdm name="mul_ln1171_69"/></StgValue>
</operation>

<operation id="1334" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="175" op_0_bw="81">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:70 %sext_ln1171_57 = sext i81 %add_ln1245_23

]]></Node>
<StgValue><ssdm name="sext_ln1171_57"/></StgValue>
</operation>

<operation id="1335" st_id="97" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:71 %mul_ln1171_72 = mul i175 %zext_ln1171, i175 %sext_ln1171_57

]]></Node>
<StgValue><ssdm name="mul_ln1171_72"/></StgValue>
</operation>

<operation id="1336" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="175" op_0_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:97 %sext_ln1171_58 = sext i80 %sub_ln1246_14

]]></Node>
<StgValue><ssdm name="sext_ln1171_58"/></StgValue>
</operation>

<operation id="1337" st_id="97" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:98 %mul_ln1171_75 = mul i175 %zext_ln1171, i175 %sext_ln1171_58

]]></Node>
<StgValue><ssdm name="mul_ln1171_75"/></StgValue>
</operation>

<operation id="1338" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="175" op_0_bw="81">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:126 %sext_ln1171_59 = sext i81 %add_ln1245_26

]]></Node>
<StgValue><ssdm name="sext_ln1171_59"/></StgValue>
</operation>

<operation id="1339" st_id="97" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:127 %mul_ln1171_78 = mul i175 %zext_ln1171, i175 %sext_ln1171_59

]]></Node>
<StgValue><ssdm name="mul_ln1171_78"/></StgValue>
</operation>

<operation id="1340" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="175" op_0_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:153 %sext_ln1171_60 = sext i80 %sub_ln1246_15

]]></Node>
<StgValue><ssdm name="sext_ln1171_60"/></StgValue>
</operation>

<operation id="1341" st_id="97" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:154 %mul_ln1171_81 = mul i175 %zext_ln1171, i175 %sext_ln1171_60

]]></Node>
<StgValue><ssdm name="mul_ln1171_81"/></StgValue>
</operation>

<operation id="1342" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="175" op_0_bw="81">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:182 %sext_ln1171_61 = sext i81 %add_ln1245_29

]]></Node>
<StgValue><ssdm name="sext_ln1171_61"/></StgValue>
</operation>

<operation id="1343" st_id="97" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:183 %mul_ln1171_84 = mul i175 %zext_ln1171, i175 %sext_ln1171_61

]]></Node>
<StgValue><ssdm name="mul_ln1171_84"/></StgValue>
</operation>

<operation id="1344" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="175" op_0_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:209 %sext_ln1171_62 = sext i80 %sub_ln1246_16

]]></Node>
<StgValue><ssdm name="sext_ln1171_62"/></StgValue>
</operation>

<operation id="1345" st_id="97" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:210 %mul_ln1171_87 = mul i175 %zext_ln1171, i175 %sext_ln1171_62

]]></Node>
<StgValue><ssdm name="mul_ln1171_87"/></StgValue>
</operation>

<operation id="1346" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="175" op_0_bw="81">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:238 %sext_ln1171_63 = sext i81 %add_ln1245_32

]]></Node>
<StgValue><ssdm name="sext_ln1171_63"/></StgValue>
</operation>

<operation id="1347" st_id="97" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:239 %mul_ln1171_90 = mul i175 %zext_ln1171, i175 %sext_ln1171_63

]]></Node>
<StgValue><ssdm name="mul_ln1171_90"/></StgValue>
</operation>

<operation id="1348" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="175" op_0_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:265 %sext_ln1171_64 = sext i80 %sub_ln1246_17

]]></Node>
<StgValue><ssdm name="sext_ln1171_64"/></StgValue>
</operation>

<operation id="1349" st_id="97" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:266 %mul_ln1171_93 = mul i175 %zext_ln1171, i175 %sext_ln1171_64

]]></Node>
<StgValue><ssdm name="mul_ln1171_93"/></StgValue>
</operation>

<operation id="1350" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="175" op_0_bw="81">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:294 %sext_ln1171_65 = sext i81 %add_ln1245_35

]]></Node>
<StgValue><ssdm name="sext_ln1171_65"/></StgValue>
</operation>

<operation id="1351" st_id="97" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:295 %mul_ln1171_96 = mul i175 %zext_ln1171, i175 %sext_ln1171_65

]]></Node>
<StgValue><ssdm name="mul_ln1171_96"/></StgValue>
</operation>

<operation id="1352" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="175" op_0_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:321 %sext_ln1171_66 = sext i80 %sub_ln1246_18

]]></Node>
<StgValue><ssdm name="sext_ln1171_66"/></StgValue>
</operation>

<operation id="1353" st_id="97" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:322 %mul_ln1171_99 = mul i175 %zext_ln1171, i175 %sext_ln1171_66

]]></Node>
<StgValue><ssdm name="mul_ln1171_99"/></StgValue>
</operation>

<operation id="1354" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="175" op_0_bw="81">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:350 %sext_ln1171_67 = sext i81 %add_ln1245_38

]]></Node>
<StgValue><ssdm name="sext_ln1171_67"/></StgValue>
</operation>

<operation id="1355" st_id="97" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:351 %mul_ln1171_102 = mul i175 %zext_ln1171, i175 %sext_ln1171_67

]]></Node>
<StgValue><ssdm name="mul_ln1171_102"/></StgValue>
</operation>

<operation id="1356" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="175" op_0_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:377 %sext_ln1171_68 = sext i80 %sub_ln1246_19

]]></Node>
<StgValue><ssdm name="sext_ln1171_68"/></StgValue>
</operation>

<operation id="1357" st_id="97" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:378 %mul_ln1171_105 = mul i175 %zext_ln1171, i175 %sext_ln1171_68

]]></Node>
<StgValue><ssdm name="mul_ln1171_105"/></StgValue>
</operation>

<operation id="1358" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="175" op_0_bw="81">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:406 %sext_ln1171_69 = sext i81 %add_ln1245_41

]]></Node>
<StgValue><ssdm name="sext_ln1171_69"/></StgValue>
</operation>

<operation id="1359" st_id="97" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:407 %mul_ln1171_108 = mul i175 %zext_ln1171, i175 %sext_ln1171_69

]]></Node>
<StgValue><ssdm name="mul_ln1171_108"/></StgValue>
</operation>

<operation id="1360" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="175" op_0_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:433 %sext_ln1171_70 = sext i80 %sub_ln1246_20

]]></Node>
<StgValue><ssdm name="sext_ln1171_70"/></StgValue>
</operation>

<operation id="1361" st_id="97" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:434 %mul_ln1171_111 = mul i175 %zext_ln1171, i175 %sext_ln1171_70

]]></Node>
<StgValue><ssdm name="mul_ln1171_111"/></StgValue>
</operation>

<operation id="1362" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="175" op_0_bw="81">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:462 %sext_ln1171_71 = sext i81 %add_ln1245_44

]]></Node>
<StgValue><ssdm name="sext_ln1171_71"/></StgValue>
</operation>

<operation id="1363" st_id="97" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:463 %mul_ln1171_114 = mul i175 %zext_ln1171, i175 %sext_ln1171_71

]]></Node>
<StgValue><ssdm name="mul_ln1171_114"/></StgValue>
</operation>

<operation id="1364" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="175" op_0_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:489 %sext_ln1171_72 = sext i80 %sub_ln1246_21

]]></Node>
<StgValue><ssdm name="sext_ln1171_72"/></StgValue>
</operation>

<operation id="1365" st_id="97" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:490 %mul_ln1171_117 = mul i175 %zext_ln1171, i175 %sext_ln1171_72

]]></Node>
<StgValue><ssdm name="mul_ln1171_117"/></StgValue>
</operation>

<operation id="1366" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="175" op_0_bw="81">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:518 %sext_ln1171_73 = sext i81 %add_ln1245_47

]]></Node>
<StgValue><ssdm name="sext_ln1171_73"/></StgValue>
</operation>

<operation id="1367" st_id="97" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:519 %mul_ln1171_120 = mul i175 %zext_ln1171, i175 %sext_ln1171_73

]]></Node>
<StgValue><ssdm name="mul_ln1171_120"/></StgValue>
</operation>

<operation id="1368" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="175" op_0_bw="80">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:545 %sext_ln1171_74 = sext i80 %sub_ln1246_22

]]></Node>
<StgValue><ssdm name="sext_ln1171_74"/></StgValue>
</operation>

<operation id="1369" st_id="97" stage="3" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:546 %mul_ln1171_123 = mul i175 %zext_ln1171, i175 %sext_ln1171_74

]]></Node>
<StgValue><ssdm name="mul_ln1171_123"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="1370" st_id="98" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:16 %mul_ln1171_66 = mul i175 %zext_ln1171, i175 %sext_ln1171_55

]]></Node>
<StgValue><ssdm name="mul_ln1171_66"/></StgValue>
</operation>

<operation id="1371" st_id="98" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:42 %mul_ln1171_69 = mul i175 %zext_ln1171, i175 %sext_ln1171_56

]]></Node>
<StgValue><ssdm name="mul_ln1171_69"/></StgValue>
</operation>

<operation id="1372" st_id="98" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:71 %mul_ln1171_72 = mul i175 %zext_ln1171, i175 %sext_ln1171_57

]]></Node>
<StgValue><ssdm name="mul_ln1171_72"/></StgValue>
</operation>

<operation id="1373" st_id="98" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:98 %mul_ln1171_75 = mul i175 %zext_ln1171, i175 %sext_ln1171_58

]]></Node>
<StgValue><ssdm name="mul_ln1171_75"/></StgValue>
</operation>

<operation id="1374" st_id="98" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:127 %mul_ln1171_78 = mul i175 %zext_ln1171, i175 %sext_ln1171_59

]]></Node>
<StgValue><ssdm name="mul_ln1171_78"/></StgValue>
</operation>

<operation id="1375" st_id="98" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:154 %mul_ln1171_81 = mul i175 %zext_ln1171, i175 %sext_ln1171_60

]]></Node>
<StgValue><ssdm name="mul_ln1171_81"/></StgValue>
</operation>

<operation id="1376" st_id="98" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:183 %mul_ln1171_84 = mul i175 %zext_ln1171, i175 %sext_ln1171_61

]]></Node>
<StgValue><ssdm name="mul_ln1171_84"/></StgValue>
</operation>

<operation id="1377" st_id="98" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:210 %mul_ln1171_87 = mul i175 %zext_ln1171, i175 %sext_ln1171_62

]]></Node>
<StgValue><ssdm name="mul_ln1171_87"/></StgValue>
</operation>

<operation id="1378" st_id="98" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:239 %mul_ln1171_90 = mul i175 %zext_ln1171, i175 %sext_ln1171_63

]]></Node>
<StgValue><ssdm name="mul_ln1171_90"/></StgValue>
</operation>

<operation id="1379" st_id="98" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:266 %mul_ln1171_93 = mul i175 %zext_ln1171, i175 %sext_ln1171_64

]]></Node>
<StgValue><ssdm name="mul_ln1171_93"/></StgValue>
</operation>

<operation id="1380" st_id="98" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:295 %mul_ln1171_96 = mul i175 %zext_ln1171, i175 %sext_ln1171_65

]]></Node>
<StgValue><ssdm name="mul_ln1171_96"/></StgValue>
</operation>

<operation id="1381" st_id="98" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:322 %mul_ln1171_99 = mul i175 %zext_ln1171, i175 %sext_ln1171_66

]]></Node>
<StgValue><ssdm name="mul_ln1171_99"/></StgValue>
</operation>

<operation id="1382" st_id="98" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:351 %mul_ln1171_102 = mul i175 %zext_ln1171, i175 %sext_ln1171_67

]]></Node>
<StgValue><ssdm name="mul_ln1171_102"/></StgValue>
</operation>

<operation id="1383" st_id="98" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:378 %mul_ln1171_105 = mul i175 %zext_ln1171, i175 %sext_ln1171_68

]]></Node>
<StgValue><ssdm name="mul_ln1171_105"/></StgValue>
</operation>

<operation id="1384" st_id="98" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:407 %mul_ln1171_108 = mul i175 %zext_ln1171, i175 %sext_ln1171_69

]]></Node>
<StgValue><ssdm name="mul_ln1171_108"/></StgValue>
</operation>

<operation id="1385" st_id="98" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:434 %mul_ln1171_111 = mul i175 %zext_ln1171, i175 %sext_ln1171_70

]]></Node>
<StgValue><ssdm name="mul_ln1171_111"/></StgValue>
</operation>

<operation id="1386" st_id="98" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:463 %mul_ln1171_114 = mul i175 %zext_ln1171, i175 %sext_ln1171_71

]]></Node>
<StgValue><ssdm name="mul_ln1171_114"/></StgValue>
</operation>

<operation id="1387" st_id="98" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:490 %mul_ln1171_117 = mul i175 %zext_ln1171, i175 %sext_ln1171_72

]]></Node>
<StgValue><ssdm name="mul_ln1171_117"/></StgValue>
</operation>

<operation id="1388" st_id="98" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:519 %mul_ln1171_120 = mul i175 %zext_ln1171, i175 %sext_ln1171_73

]]></Node>
<StgValue><ssdm name="mul_ln1171_120"/></StgValue>
</operation>

<operation id="1389" st_id="98" stage="2" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:546 %mul_ln1171_123 = mul i175 %zext_ln1171, i175 %sext_ln1171_74

]]></Node>
<StgValue><ssdm name="mul_ln1171_123"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="1390" st_id="99" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:16 %mul_ln1171_66 = mul i175 %zext_ln1171, i175 %sext_ln1171_55

]]></Node>
<StgValue><ssdm name="mul_ln1171_66"/></StgValue>
</operation>

<operation id="1391" st_id="99" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:42 %mul_ln1171_69 = mul i175 %zext_ln1171, i175 %sext_ln1171_56

]]></Node>
<StgValue><ssdm name="mul_ln1171_69"/></StgValue>
</operation>

<operation id="1392" st_id="99" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:71 %mul_ln1171_72 = mul i175 %zext_ln1171, i175 %sext_ln1171_57

]]></Node>
<StgValue><ssdm name="mul_ln1171_72"/></StgValue>
</operation>

<operation id="1393" st_id="99" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:98 %mul_ln1171_75 = mul i175 %zext_ln1171, i175 %sext_ln1171_58

]]></Node>
<StgValue><ssdm name="mul_ln1171_75"/></StgValue>
</operation>

<operation id="1394" st_id="99" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:127 %mul_ln1171_78 = mul i175 %zext_ln1171, i175 %sext_ln1171_59

]]></Node>
<StgValue><ssdm name="mul_ln1171_78"/></StgValue>
</operation>

<operation id="1395" st_id="99" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:154 %mul_ln1171_81 = mul i175 %zext_ln1171, i175 %sext_ln1171_60

]]></Node>
<StgValue><ssdm name="mul_ln1171_81"/></StgValue>
</operation>

<operation id="1396" st_id="99" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:183 %mul_ln1171_84 = mul i175 %zext_ln1171, i175 %sext_ln1171_61

]]></Node>
<StgValue><ssdm name="mul_ln1171_84"/></StgValue>
</operation>

<operation id="1397" st_id="99" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:210 %mul_ln1171_87 = mul i175 %zext_ln1171, i175 %sext_ln1171_62

]]></Node>
<StgValue><ssdm name="mul_ln1171_87"/></StgValue>
</operation>

<operation id="1398" st_id="99" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:239 %mul_ln1171_90 = mul i175 %zext_ln1171, i175 %sext_ln1171_63

]]></Node>
<StgValue><ssdm name="mul_ln1171_90"/></StgValue>
</operation>

<operation id="1399" st_id="99" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:266 %mul_ln1171_93 = mul i175 %zext_ln1171, i175 %sext_ln1171_64

]]></Node>
<StgValue><ssdm name="mul_ln1171_93"/></StgValue>
</operation>

<operation id="1400" st_id="99" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:295 %mul_ln1171_96 = mul i175 %zext_ln1171, i175 %sext_ln1171_65

]]></Node>
<StgValue><ssdm name="mul_ln1171_96"/></StgValue>
</operation>

<operation id="1401" st_id="99" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:322 %mul_ln1171_99 = mul i175 %zext_ln1171, i175 %sext_ln1171_66

]]></Node>
<StgValue><ssdm name="mul_ln1171_99"/></StgValue>
</operation>

<operation id="1402" st_id="99" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:351 %mul_ln1171_102 = mul i175 %zext_ln1171, i175 %sext_ln1171_67

]]></Node>
<StgValue><ssdm name="mul_ln1171_102"/></StgValue>
</operation>

<operation id="1403" st_id="99" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:378 %mul_ln1171_105 = mul i175 %zext_ln1171, i175 %sext_ln1171_68

]]></Node>
<StgValue><ssdm name="mul_ln1171_105"/></StgValue>
</operation>

<operation id="1404" st_id="99" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:407 %mul_ln1171_108 = mul i175 %zext_ln1171, i175 %sext_ln1171_69

]]></Node>
<StgValue><ssdm name="mul_ln1171_108"/></StgValue>
</operation>

<operation id="1405" st_id="99" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:434 %mul_ln1171_111 = mul i175 %zext_ln1171, i175 %sext_ln1171_70

]]></Node>
<StgValue><ssdm name="mul_ln1171_111"/></StgValue>
</operation>

<operation id="1406" st_id="99" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:463 %mul_ln1171_114 = mul i175 %zext_ln1171, i175 %sext_ln1171_71

]]></Node>
<StgValue><ssdm name="mul_ln1171_114"/></StgValue>
</operation>

<operation id="1407" st_id="99" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:490 %mul_ln1171_117 = mul i175 %zext_ln1171, i175 %sext_ln1171_72

]]></Node>
<StgValue><ssdm name="mul_ln1171_117"/></StgValue>
</operation>

<operation id="1408" st_id="99" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:519 %mul_ln1171_120 = mul i175 %zext_ln1171, i175 %sext_ln1171_73

]]></Node>
<StgValue><ssdm name="mul_ln1171_120"/></StgValue>
</operation>

<operation id="1409" st_id="99" stage="1" lat="3">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:546 %mul_ln1171_123 = mul i175 %zext_ln1171, i175 %sext_ln1171_74

]]></Node>
<StgValue><ssdm name="mul_ln1171_123"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="1410" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="128" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:17 %shl_ln = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %lms_weights_real_V_0_load, i64 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="1411" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="175" op_0_bw="128">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:18 %sext_ln712_35 = sext i128 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln712_35"/></StgValue>
</operation>

<operation id="1412" st_id="100" stage="2" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:19 %add_ln1245_21 = add i175 %sext_ln712_35, i175 %mul_ln1171_66

]]></Node>
<StgValue><ssdm name="add_ln1245_21"/></StgValue>
</operation>

<operation id="1413" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="128" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:43 %shl_ln737_1 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %lms_weights_imag_V_0_load, i64 0

]]></Node>
<StgValue><ssdm name="shl_ln737_1"/></StgValue>
</operation>

<operation id="1414" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="175" op_0_bw="128">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:44 %sext_ln712_36 = sext i128 %shl_ln737_1

]]></Node>
<StgValue><ssdm name="sext_ln712_36"/></StgValue>
</operation>

<operation id="1415" st_id="100" stage="2" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:45 %add_ln1245_22 = add i175 %sext_ln712_36, i175 %mul_ln1171_69

]]></Node>
<StgValue><ssdm name="add_ln1245_22"/></StgValue>
</operation>

<operation id="1416" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="128" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:72 %shl_ln737_2 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %lms_weights_real_V_1_load, i64 0

]]></Node>
<StgValue><ssdm name="shl_ln737_2"/></StgValue>
</operation>

<operation id="1417" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="175" op_0_bw="128">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:73 %sext_ln712_39 = sext i128 %shl_ln737_2

]]></Node>
<StgValue><ssdm name="sext_ln712_39"/></StgValue>
</operation>

<operation id="1418" st_id="100" stage="2" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:74 %add_ln1245_24 = add i175 %sext_ln712_39, i175 %mul_ln1171_72

]]></Node>
<StgValue><ssdm name="add_ln1245_24"/></StgValue>
</operation>

<operation id="1419" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="128" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:99 %shl_ln737_3 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %lms_weights_imag_V_1_load, i64 0

]]></Node>
<StgValue><ssdm name="shl_ln737_3"/></StgValue>
</operation>

<operation id="1420" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="175" op_0_bw="128">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:100 %sext_ln712_40 = sext i128 %shl_ln737_3

]]></Node>
<StgValue><ssdm name="sext_ln712_40"/></StgValue>
</operation>

<operation id="1421" st_id="100" stage="2" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:101 %add_ln1245_25 = add i175 %sext_ln712_40, i175 %mul_ln1171_75

]]></Node>
<StgValue><ssdm name="add_ln1245_25"/></StgValue>
</operation>

<operation id="1422" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="128" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:128 %shl_ln737_4 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %lms_weights_real_V_2_load, i64 0

]]></Node>
<StgValue><ssdm name="shl_ln737_4"/></StgValue>
</operation>

<operation id="1423" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="175" op_0_bw="128">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:129 %sext_ln712_43 = sext i128 %shl_ln737_4

]]></Node>
<StgValue><ssdm name="sext_ln712_43"/></StgValue>
</operation>

<operation id="1424" st_id="100" stage="2" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:130 %add_ln1245_27 = add i175 %sext_ln712_43, i175 %mul_ln1171_78

]]></Node>
<StgValue><ssdm name="add_ln1245_27"/></StgValue>
</operation>

<operation id="1425" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="128" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:155 %shl_ln737_5 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %lms_weights_imag_V_2_load, i64 0

]]></Node>
<StgValue><ssdm name="shl_ln737_5"/></StgValue>
</operation>

<operation id="1426" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="175" op_0_bw="128">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:156 %sext_ln712_44 = sext i128 %shl_ln737_5

]]></Node>
<StgValue><ssdm name="sext_ln712_44"/></StgValue>
</operation>

<operation id="1427" st_id="100" stage="2" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:157 %add_ln1245_28 = add i175 %sext_ln712_44, i175 %mul_ln1171_81

]]></Node>
<StgValue><ssdm name="add_ln1245_28"/></StgValue>
</operation>

<operation id="1428" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="128" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:184 %shl_ln737_6 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %lms_weights_real_V_3_load, i64 0

]]></Node>
<StgValue><ssdm name="shl_ln737_6"/></StgValue>
</operation>

<operation id="1429" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="175" op_0_bw="128">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:185 %sext_ln712_47 = sext i128 %shl_ln737_6

]]></Node>
<StgValue><ssdm name="sext_ln712_47"/></StgValue>
</operation>

<operation id="1430" st_id="100" stage="2" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:186 %add_ln1245_30 = add i175 %sext_ln712_47, i175 %mul_ln1171_84

]]></Node>
<StgValue><ssdm name="add_ln1245_30"/></StgValue>
</operation>

<operation id="1431" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="128" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:211 %shl_ln737_7 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %lms_weights_imag_V_3_load, i64 0

]]></Node>
<StgValue><ssdm name="shl_ln737_7"/></StgValue>
</operation>

<operation id="1432" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="175" op_0_bw="128">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:212 %sext_ln712_48 = sext i128 %shl_ln737_7

]]></Node>
<StgValue><ssdm name="sext_ln712_48"/></StgValue>
</operation>

<operation id="1433" st_id="100" stage="2" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:213 %add_ln1245_31 = add i175 %sext_ln712_48, i175 %mul_ln1171_87

]]></Node>
<StgValue><ssdm name="add_ln1245_31"/></StgValue>
</operation>

<operation id="1434" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="128" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:240 %shl_ln737_8 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %lms_weights_real_V_4_load, i64 0

]]></Node>
<StgValue><ssdm name="shl_ln737_8"/></StgValue>
</operation>

<operation id="1435" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="175" op_0_bw="128">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:241 %sext_ln712_51 = sext i128 %shl_ln737_8

]]></Node>
<StgValue><ssdm name="sext_ln712_51"/></StgValue>
</operation>

<operation id="1436" st_id="100" stage="2" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:242 %add_ln1245_33 = add i175 %sext_ln712_51, i175 %mul_ln1171_90

]]></Node>
<StgValue><ssdm name="add_ln1245_33"/></StgValue>
</operation>

<operation id="1437" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="128" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:267 %shl_ln737_9 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %lms_weights_imag_V_4_load, i64 0

]]></Node>
<StgValue><ssdm name="shl_ln737_9"/></StgValue>
</operation>

<operation id="1438" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="175" op_0_bw="128">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:268 %sext_ln712_52 = sext i128 %shl_ln737_9

]]></Node>
<StgValue><ssdm name="sext_ln712_52"/></StgValue>
</operation>

<operation id="1439" st_id="100" stage="2" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:269 %add_ln1245_34 = add i175 %sext_ln712_52, i175 %mul_ln1171_93

]]></Node>
<StgValue><ssdm name="add_ln1245_34"/></StgValue>
</operation>

<operation id="1440" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="128" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:296 %shl_ln737_s = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %lms_weights_real_V_5_load, i64 0

]]></Node>
<StgValue><ssdm name="shl_ln737_s"/></StgValue>
</operation>

<operation id="1441" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="175" op_0_bw="128">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:297 %sext_ln712_55 = sext i128 %shl_ln737_s

]]></Node>
<StgValue><ssdm name="sext_ln712_55"/></StgValue>
</operation>

<operation id="1442" st_id="100" stage="2" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:298 %add_ln1245_36 = add i175 %sext_ln712_55, i175 %mul_ln1171_96

]]></Node>
<StgValue><ssdm name="add_ln1245_36"/></StgValue>
</operation>

<operation id="1443" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="128" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:323 %shl_ln737_10 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %lms_weights_imag_V_5_load, i64 0

]]></Node>
<StgValue><ssdm name="shl_ln737_10"/></StgValue>
</operation>

<operation id="1444" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="175" op_0_bw="128">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:324 %sext_ln712_56 = sext i128 %shl_ln737_10

]]></Node>
<StgValue><ssdm name="sext_ln712_56"/></StgValue>
</operation>

<operation id="1445" st_id="100" stage="2" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:325 %add_ln1245_37 = add i175 %sext_ln712_56, i175 %mul_ln1171_99

]]></Node>
<StgValue><ssdm name="add_ln1245_37"/></StgValue>
</operation>

<operation id="1446" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="128" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:352 %shl_ln737_11 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %lms_weights_real_V_6_load, i64 0

]]></Node>
<StgValue><ssdm name="shl_ln737_11"/></StgValue>
</operation>

<operation id="1447" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="175" op_0_bw="128">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:353 %sext_ln712_59 = sext i128 %shl_ln737_11

]]></Node>
<StgValue><ssdm name="sext_ln712_59"/></StgValue>
</operation>

<operation id="1448" st_id="100" stage="2" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:354 %add_ln1245_39 = add i175 %sext_ln712_59, i175 %mul_ln1171_102

]]></Node>
<StgValue><ssdm name="add_ln1245_39"/></StgValue>
</operation>

<operation id="1449" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="128" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:379 %shl_ln737_12 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %lms_weights_imag_V_6_load, i64 0

]]></Node>
<StgValue><ssdm name="shl_ln737_12"/></StgValue>
</operation>

<operation id="1450" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="175" op_0_bw="128">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:380 %sext_ln712_60 = sext i128 %shl_ln737_12

]]></Node>
<StgValue><ssdm name="sext_ln712_60"/></StgValue>
</operation>

<operation id="1451" st_id="100" stage="2" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:381 %add_ln1245_40 = add i175 %sext_ln712_60, i175 %mul_ln1171_105

]]></Node>
<StgValue><ssdm name="add_ln1245_40"/></StgValue>
</operation>

<operation id="1452" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="128" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:408 %shl_ln737_13 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %lms_weights_real_V_7_load, i64 0

]]></Node>
<StgValue><ssdm name="shl_ln737_13"/></StgValue>
</operation>

<operation id="1453" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="175" op_0_bw="128">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:409 %sext_ln712_63 = sext i128 %shl_ln737_13

]]></Node>
<StgValue><ssdm name="sext_ln712_63"/></StgValue>
</operation>

<operation id="1454" st_id="100" stage="2" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:410 %add_ln1245_42 = add i175 %sext_ln712_63, i175 %mul_ln1171_108

]]></Node>
<StgValue><ssdm name="add_ln1245_42"/></StgValue>
</operation>

<operation id="1455" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="128" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:435 %shl_ln737_14 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %lms_weights_imag_V_7_load, i64 0

]]></Node>
<StgValue><ssdm name="shl_ln737_14"/></StgValue>
</operation>

<operation id="1456" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="175" op_0_bw="128">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:436 %sext_ln712_64 = sext i128 %shl_ln737_14

]]></Node>
<StgValue><ssdm name="sext_ln712_64"/></StgValue>
</operation>

<operation id="1457" st_id="100" stage="2" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:437 %add_ln1245_43 = add i175 %sext_ln712_64, i175 %mul_ln1171_111

]]></Node>
<StgValue><ssdm name="add_ln1245_43"/></StgValue>
</operation>

<operation id="1458" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="128" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:464 %shl_ln737_15 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %lms_weights_real_V_8_load, i64 0

]]></Node>
<StgValue><ssdm name="shl_ln737_15"/></StgValue>
</operation>

<operation id="1459" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="175" op_0_bw="128">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:465 %sext_ln712_67 = sext i128 %shl_ln737_15

]]></Node>
<StgValue><ssdm name="sext_ln712_67"/></StgValue>
</operation>

<operation id="1460" st_id="100" stage="2" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:466 %add_ln1245_45 = add i175 %sext_ln712_67, i175 %mul_ln1171_114

]]></Node>
<StgValue><ssdm name="add_ln1245_45"/></StgValue>
</operation>

<operation id="1461" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="128" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:491 %shl_ln737_16 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %lms_weights_imag_V_8_load, i64 0

]]></Node>
<StgValue><ssdm name="shl_ln737_16"/></StgValue>
</operation>

<operation id="1462" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="175" op_0_bw="128">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:492 %sext_ln712_68 = sext i128 %shl_ln737_16

]]></Node>
<StgValue><ssdm name="sext_ln712_68"/></StgValue>
</operation>

<operation id="1463" st_id="100" stage="2" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:493 %add_ln1245_46 = add i175 %sext_ln712_68, i175 %mul_ln1171_117

]]></Node>
<StgValue><ssdm name="add_ln1245_46"/></StgValue>
</operation>

<operation id="1464" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="128" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:520 %shl_ln737_17 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %lms_weights_real_V_9_load, i64 0

]]></Node>
<StgValue><ssdm name="shl_ln737_17"/></StgValue>
</operation>

<operation id="1465" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="175" op_0_bw="128">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:521 %sext_ln712_71 = sext i128 %shl_ln737_17

]]></Node>
<StgValue><ssdm name="sext_ln712_71"/></StgValue>
</operation>

<operation id="1466" st_id="100" stage="2" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:522 %add_ln1245_48 = add i175 %sext_ln712_71, i175 %mul_ln1171_120

]]></Node>
<StgValue><ssdm name="add_ln1245_48"/></StgValue>
</operation>

<operation id="1467" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="128" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:547 %shl_ln737_18 = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i64.i64, i64 %lms_weights_imag_V_9_load, i64 0

]]></Node>
<StgValue><ssdm name="shl_ln737_18"/></StgValue>
</operation>

<operation id="1468" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="175" op_0_bw="128">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:548 %sext_ln712_72 = sext i128 %shl_ln737_18

]]></Node>
<StgValue><ssdm name="sext_ln712_72"/></StgValue>
</operation>

<operation id="1469" st_id="100" stage="2" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:549 %add_ln1245_49 = add i175 %sext_ln712_72, i175 %mul_ln1171_123

]]></Node>
<StgValue><ssdm name="add_ln1245_49"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="1470" st_id="101" stage="1" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:19 %add_ln1245_21 = add i175 %sext_ln712_35, i175 %mul_ln1171_66

]]></Node>
<StgValue><ssdm name="add_ln1245_21"/></StgValue>
</operation>

<operation id="1471" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="1" op_0_bw="1" op_1_bw="175" op_2_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:20 %tmp_91 = bitselect i1 @_ssdm_op_BitSelect.i1.i175.i32, i175 %add_ln1245_21, i32 174

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="1472" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="64" op_0_bw="64" op_1_bw="175" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:21 %trunc_ln4 = partselect i64 @_ssdm_op_PartSelect.i64.i175.i32.i32, i175 %add_ln1245_21, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>

<operation id="1473" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="1" op_0_bw="1" op_1_bw="175" op_2_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:22 %tmp_92 = bitselect i1 @_ssdm_op_BitSelect.i1.i175.i32, i175 %add_ln1245_21, i32 127

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="1474" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="47" op_0_bw="47" op_1_bw="175" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:23 %tmp_24 = partselect i47 @_ssdm_op_PartSelect.i47.i175.i32.i32, i175 %add_ln1245_21, i32 128, i32 174

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="1475" st_id="101" stage="1" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:45 %add_ln1245_22 = add i175 %sext_ln712_36, i175 %mul_ln1171_69

]]></Node>
<StgValue><ssdm name="add_ln1245_22"/></StgValue>
</operation>

<operation id="1476" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="1" op_0_bw="1" op_1_bw="175" op_2_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:46 %tmp_93 = bitselect i1 @_ssdm_op_BitSelect.i1.i175.i32, i175 %add_ln1245_22, i32 174

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="1477" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="64" op_0_bw="64" op_1_bw="175" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:47 %trunc_ln717_1 = partselect i64 @_ssdm_op_PartSelect.i64.i175.i32.i32, i175 %add_ln1245_22, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln717_1"/></StgValue>
</operation>

<operation id="1478" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="1" op_0_bw="1" op_1_bw="175" op_2_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:48 %tmp_94 = bitselect i1 @_ssdm_op_BitSelect.i1.i175.i32, i175 %add_ln1245_22, i32 127

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="1479" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="47" op_0_bw="47" op_1_bw="175" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:49 %tmp_25 = partselect i47 @_ssdm_op_PartSelect.i47.i175.i32.i32, i175 %add_ln1245_22, i32 128, i32 174

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="1480" st_id="101" stage="1" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:74 %add_ln1245_24 = add i175 %sext_ln712_39, i175 %mul_ln1171_72

]]></Node>
<StgValue><ssdm name="add_ln1245_24"/></StgValue>
</operation>

<operation id="1481" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="1" op_0_bw="1" op_1_bw="175" op_2_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:75 %tmp_95 = bitselect i1 @_ssdm_op_BitSelect.i1.i175.i32, i175 %add_ln1245_24, i32 174

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="1482" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="64" op_0_bw="64" op_1_bw="175" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:76 %trunc_ln717_2 = partselect i64 @_ssdm_op_PartSelect.i64.i175.i32.i32, i175 %add_ln1245_24, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln717_2"/></StgValue>
</operation>

<operation id="1483" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="1" op_0_bw="1" op_1_bw="175" op_2_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:77 %tmp_96 = bitselect i1 @_ssdm_op_BitSelect.i1.i175.i32, i175 %add_ln1245_24, i32 127

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="1484" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="47" op_0_bw="47" op_1_bw="175" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:78 %tmp_26 = partselect i47 @_ssdm_op_PartSelect.i47.i175.i32.i32, i175 %add_ln1245_24, i32 128, i32 174

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="1485" st_id="101" stage="1" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:101 %add_ln1245_25 = add i175 %sext_ln712_40, i175 %mul_ln1171_75

]]></Node>
<StgValue><ssdm name="add_ln1245_25"/></StgValue>
</operation>

<operation id="1486" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="1" op_0_bw="1" op_1_bw="175" op_2_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:102 %tmp_97 = bitselect i1 @_ssdm_op_BitSelect.i1.i175.i32, i175 %add_ln1245_25, i32 174

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="1487" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="64" op_0_bw="64" op_1_bw="175" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:103 %trunc_ln717_3 = partselect i64 @_ssdm_op_PartSelect.i64.i175.i32.i32, i175 %add_ln1245_25, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln717_3"/></StgValue>
</operation>

<operation id="1488" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="1" op_0_bw="1" op_1_bw="175" op_2_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:104 %tmp_98 = bitselect i1 @_ssdm_op_BitSelect.i1.i175.i32, i175 %add_ln1245_25, i32 127

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="1489" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="47" op_0_bw="47" op_1_bw="175" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:105 %tmp_27 = partselect i47 @_ssdm_op_PartSelect.i47.i175.i32.i32, i175 %add_ln1245_25, i32 128, i32 174

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="1490" st_id="101" stage="1" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:130 %add_ln1245_27 = add i175 %sext_ln712_43, i175 %mul_ln1171_78

]]></Node>
<StgValue><ssdm name="add_ln1245_27"/></StgValue>
</operation>

<operation id="1491" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="1" op_0_bw="1" op_1_bw="175" op_2_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:131 %tmp_99 = bitselect i1 @_ssdm_op_BitSelect.i1.i175.i32, i175 %add_ln1245_27, i32 174

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="1492" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="64" op_0_bw="64" op_1_bw="175" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:132 %trunc_ln717_4 = partselect i64 @_ssdm_op_PartSelect.i64.i175.i32.i32, i175 %add_ln1245_27, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln717_4"/></StgValue>
</operation>

<operation id="1493" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="1" op_0_bw="1" op_1_bw="175" op_2_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:133 %tmp_100 = bitselect i1 @_ssdm_op_BitSelect.i1.i175.i32, i175 %add_ln1245_27, i32 127

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="1494" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="47" op_0_bw="47" op_1_bw="175" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:134 %tmp_28 = partselect i47 @_ssdm_op_PartSelect.i47.i175.i32.i32, i175 %add_ln1245_27, i32 128, i32 174

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="1495" st_id="101" stage="1" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:157 %add_ln1245_28 = add i175 %sext_ln712_44, i175 %mul_ln1171_81

]]></Node>
<StgValue><ssdm name="add_ln1245_28"/></StgValue>
</operation>

<operation id="1496" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="1" op_0_bw="1" op_1_bw="175" op_2_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:158 %tmp_101 = bitselect i1 @_ssdm_op_BitSelect.i1.i175.i32, i175 %add_ln1245_28, i32 174

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="1497" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="64" op_0_bw="64" op_1_bw="175" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:159 %trunc_ln717_5 = partselect i64 @_ssdm_op_PartSelect.i64.i175.i32.i32, i175 %add_ln1245_28, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln717_5"/></StgValue>
</operation>

<operation id="1498" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="1" op_0_bw="1" op_1_bw="175" op_2_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:160 %tmp_102 = bitselect i1 @_ssdm_op_BitSelect.i1.i175.i32, i175 %add_ln1245_28, i32 127

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="1499" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="47" op_0_bw="47" op_1_bw="175" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:161 %tmp_29 = partselect i47 @_ssdm_op_PartSelect.i47.i175.i32.i32, i175 %add_ln1245_28, i32 128, i32 174

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="1500" st_id="101" stage="1" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:186 %add_ln1245_30 = add i175 %sext_ln712_47, i175 %mul_ln1171_84

]]></Node>
<StgValue><ssdm name="add_ln1245_30"/></StgValue>
</operation>

<operation id="1501" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="1" op_0_bw="1" op_1_bw="175" op_2_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:187 %tmp_103 = bitselect i1 @_ssdm_op_BitSelect.i1.i175.i32, i175 %add_ln1245_30, i32 174

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="1502" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="64" op_0_bw="64" op_1_bw="175" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:188 %trunc_ln717_6 = partselect i64 @_ssdm_op_PartSelect.i64.i175.i32.i32, i175 %add_ln1245_30, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln717_6"/></StgValue>
</operation>

<operation id="1503" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="1" op_0_bw="1" op_1_bw="175" op_2_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:189 %tmp_104 = bitselect i1 @_ssdm_op_BitSelect.i1.i175.i32, i175 %add_ln1245_30, i32 127

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="1504" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="47" op_0_bw="47" op_1_bw="175" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:190 %tmp_30 = partselect i47 @_ssdm_op_PartSelect.i47.i175.i32.i32, i175 %add_ln1245_30, i32 128, i32 174

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="1505" st_id="101" stage="1" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:213 %add_ln1245_31 = add i175 %sext_ln712_48, i175 %mul_ln1171_87

]]></Node>
<StgValue><ssdm name="add_ln1245_31"/></StgValue>
</operation>

<operation id="1506" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="1" op_0_bw="1" op_1_bw="175" op_2_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:214 %tmp_105 = bitselect i1 @_ssdm_op_BitSelect.i1.i175.i32, i175 %add_ln1245_31, i32 174

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="1507" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="64" op_0_bw="64" op_1_bw="175" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:215 %trunc_ln717_7 = partselect i64 @_ssdm_op_PartSelect.i64.i175.i32.i32, i175 %add_ln1245_31, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln717_7"/></StgValue>
</operation>

<operation id="1508" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="1" op_0_bw="1" op_1_bw="175" op_2_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:216 %tmp_106 = bitselect i1 @_ssdm_op_BitSelect.i1.i175.i32, i175 %add_ln1245_31, i32 127

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="1509" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="47" op_0_bw="47" op_1_bw="175" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:217 %tmp_31 = partselect i47 @_ssdm_op_PartSelect.i47.i175.i32.i32, i175 %add_ln1245_31, i32 128, i32 174

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="1510" st_id="101" stage="1" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:242 %add_ln1245_33 = add i175 %sext_ln712_51, i175 %mul_ln1171_90

]]></Node>
<StgValue><ssdm name="add_ln1245_33"/></StgValue>
</operation>

<operation id="1511" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="1" op_0_bw="1" op_1_bw="175" op_2_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:243 %tmp_107 = bitselect i1 @_ssdm_op_BitSelect.i1.i175.i32, i175 %add_ln1245_33, i32 174

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="1512" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="64" op_0_bw="64" op_1_bw="175" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:244 %trunc_ln717_8 = partselect i64 @_ssdm_op_PartSelect.i64.i175.i32.i32, i175 %add_ln1245_33, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln717_8"/></StgValue>
</operation>

<operation id="1513" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="1" op_0_bw="1" op_1_bw="175" op_2_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:245 %tmp_108 = bitselect i1 @_ssdm_op_BitSelect.i1.i175.i32, i175 %add_ln1245_33, i32 127

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="1514" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="47" op_0_bw="47" op_1_bw="175" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:246 %tmp_32 = partselect i47 @_ssdm_op_PartSelect.i47.i175.i32.i32, i175 %add_ln1245_33, i32 128, i32 174

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="1515" st_id="101" stage="1" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:269 %add_ln1245_34 = add i175 %sext_ln712_52, i175 %mul_ln1171_93

]]></Node>
<StgValue><ssdm name="add_ln1245_34"/></StgValue>
</operation>

<operation id="1516" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="1" op_0_bw="1" op_1_bw="175" op_2_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:270 %tmp_109 = bitselect i1 @_ssdm_op_BitSelect.i1.i175.i32, i175 %add_ln1245_34, i32 174

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="1517" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="64" op_0_bw="64" op_1_bw="175" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:271 %trunc_ln717_9 = partselect i64 @_ssdm_op_PartSelect.i64.i175.i32.i32, i175 %add_ln1245_34, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln717_9"/></StgValue>
</operation>

<operation id="1518" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="1" op_0_bw="1" op_1_bw="175" op_2_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:272 %tmp_110 = bitselect i1 @_ssdm_op_BitSelect.i1.i175.i32, i175 %add_ln1245_34, i32 127

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="1519" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="47" op_0_bw="47" op_1_bw="175" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:273 %tmp_33 = partselect i47 @_ssdm_op_PartSelect.i47.i175.i32.i32, i175 %add_ln1245_34, i32 128, i32 174

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="1520" st_id="101" stage="1" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:298 %add_ln1245_36 = add i175 %sext_ln712_55, i175 %mul_ln1171_96

]]></Node>
<StgValue><ssdm name="add_ln1245_36"/></StgValue>
</operation>

<operation id="1521" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="1" op_0_bw="1" op_1_bw="175" op_2_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:299 %tmp_111 = bitselect i1 @_ssdm_op_BitSelect.i1.i175.i32, i175 %add_ln1245_36, i32 174

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="1522" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="64" op_0_bw="64" op_1_bw="175" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:300 %trunc_ln717_s = partselect i64 @_ssdm_op_PartSelect.i64.i175.i32.i32, i175 %add_ln1245_36, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln717_s"/></StgValue>
</operation>

<operation id="1523" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="1" op_0_bw="1" op_1_bw="175" op_2_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:301 %tmp_112 = bitselect i1 @_ssdm_op_BitSelect.i1.i175.i32, i175 %add_ln1245_36, i32 127

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="1524" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="47" op_0_bw="47" op_1_bw="175" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:302 %tmp_34 = partselect i47 @_ssdm_op_PartSelect.i47.i175.i32.i32, i175 %add_ln1245_36, i32 128, i32 174

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="1525" st_id="101" stage="1" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:325 %add_ln1245_37 = add i175 %sext_ln712_56, i175 %mul_ln1171_99

]]></Node>
<StgValue><ssdm name="add_ln1245_37"/></StgValue>
</operation>

<operation id="1526" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="1" op_0_bw="1" op_1_bw="175" op_2_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:326 %tmp_113 = bitselect i1 @_ssdm_op_BitSelect.i1.i175.i32, i175 %add_ln1245_37, i32 174

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="1527" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="64" op_0_bw="64" op_1_bw="175" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:327 %trunc_ln717_10 = partselect i64 @_ssdm_op_PartSelect.i64.i175.i32.i32, i175 %add_ln1245_37, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln717_10"/></StgValue>
</operation>

<operation id="1528" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="1" op_0_bw="1" op_1_bw="175" op_2_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:328 %tmp_114 = bitselect i1 @_ssdm_op_BitSelect.i1.i175.i32, i175 %add_ln1245_37, i32 127

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="1529" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="47" op_0_bw="47" op_1_bw="175" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:329 %tmp_35 = partselect i47 @_ssdm_op_PartSelect.i47.i175.i32.i32, i175 %add_ln1245_37, i32 128, i32 174

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="1530" st_id="101" stage="1" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:354 %add_ln1245_39 = add i175 %sext_ln712_59, i175 %mul_ln1171_102

]]></Node>
<StgValue><ssdm name="add_ln1245_39"/></StgValue>
</operation>

<operation id="1531" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="1" op_0_bw="1" op_1_bw="175" op_2_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:355 %tmp_115 = bitselect i1 @_ssdm_op_BitSelect.i1.i175.i32, i175 %add_ln1245_39, i32 174

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="1532" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="64" op_0_bw="64" op_1_bw="175" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:356 %trunc_ln717_11 = partselect i64 @_ssdm_op_PartSelect.i64.i175.i32.i32, i175 %add_ln1245_39, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln717_11"/></StgValue>
</operation>

<operation id="1533" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="1" op_0_bw="1" op_1_bw="175" op_2_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:357 %tmp_116 = bitselect i1 @_ssdm_op_BitSelect.i1.i175.i32, i175 %add_ln1245_39, i32 127

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="1534" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="47" op_0_bw="47" op_1_bw="175" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:358 %tmp_36 = partselect i47 @_ssdm_op_PartSelect.i47.i175.i32.i32, i175 %add_ln1245_39, i32 128, i32 174

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="1535" st_id="101" stage="1" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:381 %add_ln1245_40 = add i175 %sext_ln712_60, i175 %mul_ln1171_105

]]></Node>
<StgValue><ssdm name="add_ln1245_40"/></StgValue>
</operation>

<operation id="1536" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="1" op_0_bw="1" op_1_bw="175" op_2_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:382 %tmp_117 = bitselect i1 @_ssdm_op_BitSelect.i1.i175.i32, i175 %add_ln1245_40, i32 174

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="1537" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="64" op_0_bw="64" op_1_bw="175" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:383 %trunc_ln717_12 = partselect i64 @_ssdm_op_PartSelect.i64.i175.i32.i32, i175 %add_ln1245_40, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln717_12"/></StgValue>
</operation>

<operation id="1538" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="1" op_0_bw="1" op_1_bw="175" op_2_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:384 %tmp_118 = bitselect i1 @_ssdm_op_BitSelect.i1.i175.i32, i175 %add_ln1245_40, i32 127

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="1539" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="47" op_0_bw="47" op_1_bw="175" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:385 %tmp_37 = partselect i47 @_ssdm_op_PartSelect.i47.i175.i32.i32, i175 %add_ln1245_40, i32 128, i32 174

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="1540" st_id="101" stage="1" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:410 %add_ln1245_42 = add i175 %sext_ln712_63, i175 %mul_ln1171_108

]]></Node>
<StgValue><ssdm name="add_ln1245_42"/></StgValue>
</operation>

<operation id="1541" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="1" op_0_bw="1" op_1_bw="175" op_2_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:411 %tmp_119 = bitselect i1 @_ssdm_op_BitSelect.i1.i175.i32, i175 %add_ln1245_42, i32 174

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="1542" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="64" op_0_bw="64" op_1_bw="175" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:412 %trunc_ln717_13 = partselect i64 @_ssdm_op_PartSelect.i64.i175.i32.i32, i175 %add_ln1245_42, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln717_13"/></StgValue>
</operation>

<operation id="1543" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="1" op_0_bw="1" op_1_bw="175" op_2_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:413 %tmp_120 = bitselect i1 @_ssdm_op_BitSelect.i1.i175.i32, i175 %add_ln1245_42, i32 127

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="1544" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="47" op_0_bw="47" op_1_bw="175" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:414 %tmp_38 = partselect i47 @_ssdm_op_PartSelect.i47.i175.i32.i32, i175 %add_ln1245_42, i32 128, i32 174

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="1545" st_id="101" stage="1" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:437 %add_ln1245_43 = add i175 %sext_ln712_64, i175 %mul_ln1171_111

]]></Node>
<StgValue><ssdm name="add_ln1245_43"/></StgValue>
</operation>

<operation id="1546" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="1" op_0_bw="1" op_1_bw="175" op_2_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:438 %tmp_121 = bitselect i1 @_ssdm_op_BitSelect.i1.i175.i32, i175 %add_ln1245_43, i32 174

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="1547" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="64" op_0_bw="64" op_1_bw="175" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:439 %trunc_ln717_14 = partselect i64 @_ssdm_op_PartSelect.i64.i175.i32.i32, i175 %add_ln1245_43, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln717_14"/></StgValue>
</operation>

<operation id="1548" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="1" op_0_bw="1" op_1_bw="175" op_2_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:440 %tmp_122 = bitselect i1 @_ssdm_op_BitSelect.i1.i175.i32, i175 %add_ln1245_43, i32 127

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="1549" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="47" op_0_bw="47" op_1_bw="175" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:441 %tmp_39 = partselect i47 @_ssdm_op_PartSelect.i47.i175.i32.i32, i175 %add_ln1245_43, i32 128, i32 174

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="1550" st_id="101" stage="1" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:466 %add_ln1245_45 = add i175 %sext_ln712_67, i175 %mul_ln1171_114

]]></Node>
<StgValue><ssdm name="add_ln1245_45"/></StgValue>
</operation>

<operation id="1551" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="1" op_0_bw="1" op_1_bw="175" op_2_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:467 %tmp_123 = bitselect i1 @_ssdm_op_BitSelect.i1.i175.i32, i175 %add_ln1245_45, i32 174

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="1552" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="64" op_0_bw="64" op_1_bw="175" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:468 %trunc_ln717_15 = partselect i64 @_ssdm_op_PartSelect.i64.i175.i32.i32, i175 %add_ln1245_45, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln717_15"/></StgValue>
</operation>

<operation id="1553" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="1" op_0_bw="1" op_1_bw="175" op_2_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:469 %tmp_124 = bitselect i1 @_ssdm_op_BitSelect.i1.i175.i32, i175 %add_ln1245_45, i32 127

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="1554" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="47" op_0_bw="47" op_1_bw="175" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:470 %tmp_40 = partselect i47 @_ssdm_op_PartSelect.i47.i175.i32.i32, i175 %add_ln1245_45, i32 128, i32 174

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="1555" st_id="101" stage="1" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:493 %add_ln1245_46 = add i175 %sext_ln712_68, i175 %mul_ln1171_117

]]></Node>
<StgValue><ssdm name="add_ln1245_46"/></StgValue>
</operation>

<operation id="1556" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="1" op_0_bw="1" op_1_bw="175" op_2_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:494 %tmp_125 = bitselect i1 @_ssdm_op_BitSelect.i1.i175.i32, i175 %add_ln1245_46, i32 174

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="1557" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="64" op_0_bw="64" op_1_bw="175" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:495 %trunc_ln717_16 = partselect i64 @_ssdm_op_PartSelect.i64.i175.i32.i32, i175 %add_ln1245_46, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln717_16"/></StgValue>
</operation>

<operation id="1558" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="1" op_0_bw="1" op_1_bw="175" op_2_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:496 %tmp_126 = bitselect i1 @_ssdm_op_BitSelect.i1.i175.i32, i175 %add_ln1245_46, i32 127

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="1559" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="47" op_0_bw="47" op_1_bw="175" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:497 %tmp_41 = partselect i47 @_ssdm_op_PartSelect.i47.i175.i32.i32, i175 %add_ln1245_46, i32 128, i32 174

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="1560" st_id="101" stage="1" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:522 %add_ln1245_48 = add i175 %sext_ln712_71, i175 %mul_ln1171_120

]]></Node>
<StgValue><ssdm name="add_ln1245_48"/></StgValue>
</operation>

<operation id="1561" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="1" op_0_bw="1" op_1_bw="175" op_2_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:523 %tmp_127 = bitselect i1 @_ssdm_op_BitSelect.i1.i175.i32, i175 %add_ln1245_48, i32 174

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="1562" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="64" op_0_bw="64" op_1_bw="175" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:524 %trunc_ln717_17 = partselect i64 @_ssdm_op_PartSelect.i64.i175.i32.i32, i175 %add_ln1245_48, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln717_17"/></StgValue>
</operation>

<operation id="1563" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="1" op_0_bw="1" op_1_bw="175" op_2_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:525 %tmp_128 = bitselect i1 @_ssdm_op_BitSelect.i1.i175.i32, i175 %add_ln1245_48, i32 127

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="1564" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="47" op_0_bw="47" op_1_bw="175" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:526 %tmp_42 = partselect i47 @_ssdm_op_PartSelect.i47.i175.i32.i32, i175 %add_ln1245_48, i32 128, i32 174

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="1565" st_id="101" stage="1" lat="2">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="175" op_0_bw="175" op_1_bw="175">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:549 %add_ln1245_49 = add i175 %sext_ln712_72, i175 %mul_ln1171_123

]]></Node>
<StgValue><ssdm name="add_ln1245_49"/></StgValue>
</operation>

<operation id="1566" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="1" op_0_bw="1" op_1_bw="175" op_2_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:550 %tmp_129 = bitselect i1 @_ssdm_op_BitSelect.i1.i175.i32, i175 %add_ln1245_49, i32 174

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="1567" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="64" op_0_bw="64" op_1_bw="175" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:551 %trunc_ln717_18 = partselect i64 @_ssdm_op_PartSelect.i64.i175.i32.i32, i175 %add_ln1245_49, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln717_18"/></StgValue>
</operation>

<operation id="1568" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="1" op_0_bw="1" op_1_bw="175" op_2_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:552 %tmp_130 = bitselect i1 @_ssdm_op_BitSelect.i1.i175.i32, i175 %add_ln1245_49, i32 127

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="1569" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="47" op_0_bw="47" op_1_bw="175" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:553 %tmp_43 = partselect i47 @_ssdm_op_PartSelect.i47.i175.i32.i32, i175 %add_ln1245_49, i32 128, i32 174

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="1570" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="1" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:24 %icmp_ln777_22 = icmp_ne  i47 %tmp_24, i47 0

]]></Node>
<StgValue><ssdm name="icmp_ln777_22"/></StgValue>
</operation>

<operation id="1571" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:25 %or_ln794_24 = or i1 %tmp_92, i1 %icmp_ln777_22

]]></Node>
<StgValue><ssdm name="or_ln794_24"/></StgValue>
</operation>

<operation id="1572" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:26 %xor_ln794_26 = xor i1 %tmp_91, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln794_26"/></StgValue>
</operation>

<operation id="1573" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:27 %and_ln794_24 = and i1 %or_ln794_24, i1 %xor_ln794_26

]]></Node>
<StgValue><ssdm name="and_ln794_24"/></StgValue>
</operation>

<operation id="1574" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:28 %xor_ln795_22 = xor i1 %tmp_92, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln795_22"/></StgValue>
</operation>

<operation id="1575" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="1" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:29 %icmp_ln795_22 = icmp_ne  i47 %tmp_24, i47 140737488355327

]]></Node>
<StgValue><ssdm name="icmp_ln795_22"/></StgValue>
</operation>

<operation id="1576" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:30 %or_ln795_22 = or i1 %icmp_ln795_22, i1 %xor_ln795_22

]]></Node>
<StgValue><ssdm name="or_ln795_22"/></StgValue>
</operation>

<operation id="1577" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:31 %and_ln795_24 = and i1 %or_ln795_22, i1 %tmp_91

]]></Node>
<StgValue><ssdm name="and_ln795_24"/></StgValue>
</operation>

<operation id="1578" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="1" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:50 %icmp_ln777_23 = icmp_ne  i47 %tmp_25, i47 0

]]></Node>
<StgValue><ssdm name="icmp_ln777_23"/></StgValue>
</operation>

<operation id="1579" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:51 %or_ln794_25 = or i1 %tmp_94, i1 %icmp_ln777_23

]]></Node>
<StgValue><ssdm name="or_ln794_25"/></StgValue>
</operation>

<operation id="1580" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:52 %xor_ln794_27 = xor i1 %tmp_93, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln794_27"/></StgValue>
</operation>

<operation id="1581" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:53 %and_ln794_25 = and i1 %or_ln794_25, i1 %xor_ln794_27

]]></Node>
<StgValue><ssdm name="and_ln794_25"/></StgValue>
</operation>

<operation id="1582" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:54 %xor_ln795_23 = xor i1 %tmp_94, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln795_23"/></StgValue>
</operation>

<operation id="1583" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="1" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:55 %icmp_ln795_23 = icmp_ne  i47 %tmp_25, i47 140737488355327

]]></Node>
<StgValue><ssdm name="icmp_ln795_23"/></StgValue>
</operation>

<operation id="1584" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:56 %or_ln795_23 = or i1 %icmp_ln795_23, i1 %xor_ln795_23

]]></Node>
<StgValue><ssdm name="or_ln795_23"/></StgValue>
</operation>

<operation id="1585" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:57 %and_ln795_25 = and i1 %or_ln795_23, i1 %tmp_93

]]></Node>
<StgValue><ssdm name="and_ln795_25"/></StgValue>
</operation>

<operation id="1586" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="1" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:79 %icmp_ln777_24 = icmp_ne  i47 %tmp_26, i47 0

]]></Node>
<StgValue><ssdm name="icmp_ln777_24"/></StgValue>
</operation>

<operation id="1587" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:80 %or_ln794_26 = or i1 %tmp_96, i1 %icmp_ln777_24

]]></Node>
<StgValue><ssdm name="or_ln794_26"/></StgValue>
</operation>

<operation id="1588" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:81 %xor_ln794_28 = xor i1 %tmp_95, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln794_28"/></StgValue>
</operation>

<operation id="1589" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:82 %and_ln794_26 = and i1 %or_ln794_26, i1 %xor_ln794_28

]]></Node>
<StgValue><ssdm name="and_ln794_26"/></StgValue>
</operation>

<operation id="1590" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:83 %xor_ln795_24 = xor i1 %tmp_96, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln795_24"/></StgValue>
</operation>

<operation id="1591" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="1" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:84 %icmp_ln795_24 = icmp_ne  i47 %tmp_26, i47 140737488355327

]]></Node>
<StgValue><ssdm name="icmp_ln795_24"/></StgValue>
</operation>

<operation id="1592" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:85 %or_ln795_24 = or i1 %icmp_ln795_24, i1 %xor_ln795_24

]]></Node>
<StgValue><ssdm name="or_ln795_24"/></StgValue>
</operation>

<operation id="1593" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:86 %and_ln795_26 = and i1 %or_ln795_24, i1 %tmp_95

]]></Node>
<StgValue><ssdm name="and_ln795_26"/></StgValue>
</operation>

<operation id="1594" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="1" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:106 %icmp_ln777_25 = icmp_ne  i47 %tmp_27, i47 0

]]></Node>
<StgValue><ssdm name="icmp_ln777_25"/></StgValue>
</operation>

<operation id="1595" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:107 %or_ln794_27 = or i1 %tmp_98, i1 %icmp_ln777_25

]]></Node>
<StgValue><ssdm name="or_ln794_27"/></StgValue>
</operation>

<operation id="1596" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:108 %xor_ln794_29 = xor i1 %tmp_97, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln794_29"/></StgValue>
</operation>

<operation id="1597" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:109 %and_ln794_27 = and i1 %or_ln794_27, i1 %xor_ln794_29

]]></Node>
<StgValue><ssdm name="and_ln794_27"/></StgValue>
</operation>

<operation id="1598" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:110 %xor_ln795_25 = xor i1 %tmp_98, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln795_25"/></StgValue>
</operation>

<operation id="1599" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="1" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:111 %icmp_ln795_25 = icmp_ne  i47 %tmp_27, i47 140737488355327

]]></Node>
<StgValue><ssdm name="icmp_ln795_25"/></StgValue>
</operation>

<operation id="1600" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:112 %or_ln795_25 = or i1 %icmp_ln795_25, i1 %xor_ln795_25

]]></Node>
<StgValue><ssdm name="or_ln795_25"/></StgValue>
</operation>

<operation id="1601" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:113 %and_ln795_27 = and i1 %or_ln795_25, i1 %tmp_97

]]></Node>
<StgValue><ssdm name="and_ln795_27"/></StgValue>
</operation>

<operation id="1602" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="1" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:135 %icmp_ln777_26 = icmp_ne  i47 %tmp_28, i47 0

]]></Node>
<StgValue><ssdm name="icmp_ln777_26"/></StgValue>
</operation>

<operation id="1603" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:136 %or_ln794_28 = or i1 %tmp_100, i1 %icmp_ln777_26

]]></Node>
<StgValue><ssdm name="or_ln794_28"/></StgValue>
</operation>

<operation id="1604" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:137 %xor_ln794_30 = xor i1 %tmp_99, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln794_30"/></StgValue>
</operation>

<operation id="1605" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:138 %and_ln794_28 = and i1 %or_ln794_28, i1 %xor_ln794_30

]]></Node>
<StgValue><ssdm name="and_ln794_28"/></StgValue>
</operation>

<operation id="1606" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:139 %xor_ln795_26 = xor i1 %tmp_100, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln795_26"/></StgValue>
</operation>

<operation id="1607" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="1" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:140 %icmp_ln795_26 = icmp_ne  i47 %tmp_28, i47 140737488355327

]]></Node>
<StgValue><ssdm name="icmp_ln795_26"/></StgValue>
</operation>

<operation id="1608" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:141 %or_ln795_26 = or i1 %icmp_ln795_26, i1 %xor_ln795_26

]]></Node>
<StgValue><ssdm name="or_ln795_26"/></StgValue>
</operation>

<operation id="1609" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:142 %and_ln795_28 = and i1 %or_ln795_26, i1 %tmp_99

]]></Node>
<StgValue><ssdm name="and_ln795_28"/></StgValue>
</operation>

<operation id="1610" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="1" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:162 %icmp_ln777_27 = icmp_ne  i47 %tmp_29, i47 0

]]></Node>
<StgValue><ssdm name="icmp_ln777_27"/></StgValue>
</operation>

<operation id="1611" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:163 %or_ln794_29 = or i1 %tmp_102, i1 %icmp_ln777_27

]]></Node>
<StgValue><ssdm name="or_ln794_29"/></StgValue>
</operation>

<operation id="1612" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:164 %xor_ln794_31 = xor i1 %tmp_101, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln794_31"/></StgValue>
</operation>

<operation id="1613" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:165 %and_ln794_29 = and i1 %or_ln794_29, i1 %xor_ln794_31

]]></Node>
<StgValue><ssdm name="and_ln794_29"/></StgValue>
</operation>

<operation id="1614" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:166 %xor_ln795_27 = xor i1 %tmp_102, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln795_27"/></StgValue>
</operation>

<operation id="1615" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="1" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:167 %icmp_ln795_27 = icmp_ne  i47 %tmp_29, i47 140737488355327

]]></Node>
<StgValue><ssdm name="icmp_ln795_27"/></StgValue>
</operation>

<operation id="1616" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:168 %or_ln795_27 = or i1 %icmp_ln795_27, i1 %xor_ln795_27

]]></Node>
<StgValue><ssdm name="or_ln795_27"/></StgValue>
</operation>

<operation id="1617" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:169 %and_ln795_29 = and i1 %or_ln795_27, i1 %tmp_101

]]></Node>
<StgValue><ssdm name="and_ln795_29"/></StgValue>
</operation>

<operation id="1618" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="1" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:191 %icmp_ln777_28 = icmp_ne  i47 %tmp_30, i47 0

]]></Node>
<StgValue><ssdm name="icmp_ln777_28"/></StgValue>
</operation>

<operation id="1619" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:192 %or_ln794_30 = or i1 %tmp_104, i1 %icmp_ln777_28

]]></Node>
<StgValue><ssdm name="or_ln794_30"/></StgValue>
</operation>

<operation id="1620" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:193 %xor_ln794_32 = xor i1 %tmp_103, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln794_32"/></StgValue>
</operation>

<operation id="1621" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:194 %and_ln794_30 = and i1 %or_ln794_30, i1 %xor_ln794_32

]]></Node>
<StgValue><ssdm name="and_ln794_30"/></StgValue>
</operation>

<operation id="1622" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:195 %xor_ln795_28 = xor i1 %tmp_104, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln795_28"/></StgValue>
</operation>

<operation id="1623" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="1" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:196 %icmp_ln795_28 = icmp_ne  i47 %tmp_30, i47 140737488355327

]]></Node>
<StgValue><ssdm name="icmp_ln795_28"/></StgValue>
</operation>

<operation id="1624" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:197 %or_ln795_28 = or i1 %icmp_ln795_28, i1 %xor_ln795_28

]]></Node>
<StgValue><ssdm name="or_ln795_28"/></StgValue>
</operation>

<operation id="1625" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:198 %and_ln795_30 = and i1 %or_ln795_28, i1 %tmp_103

]]></Node>
<StgValue><ssdm name="and_ln795_30"/></StgValue>
</operation>

<operation id="1626" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="1" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:218 %icmp_ln777_29 = icmp_ne  i47 %tmp_31, i47 0

]]></Node>
<StgValue><ssdm name="icmp_ln777_29"/></StgValue>
</operation>

<operation id="1627" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:219 %or_ln794_31 = or i1 %tmp_106, i1 %icmp_ln777_29

]]></Node>
<StgValue><ssdm name="or_ln794_31"/></StgValue>
</operation>

<operation id="1628" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:220 %xor_ln794_33 = xor i1 %tmp_105, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln794_33"/></StgValue>
</operation>

<operation id="1629" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:221 %and_ln794_31 = and i1 %or_ln794_31, i1 %xor_ln794_33

]]></Node>
<StgValue><ssdm name="and_ln794_31"/></StgValue>
</operation>

<operation id="1630" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:222 %xor_ln795_29 = xor i1 %tmp_106, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln795_29"/></StgValue>
</operation>

<operation id="1631" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="1" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:223 %icmp_ln795_29 = icmp_ne  i47 %tmp_31, i47 140737488355327

]]></Node>
<StgValue><ssdm name="icmp_ln795_29"/></StgValue>
</operation>

<operation id="1632" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:224 %or_ln795_29 = or i1 %icmp_ln795_29, i1 %xor_ln795_29

]]></Node>
<StgValue><ssdm name="or_ln795_29"/></StgValue>
</operation>

<operation id="1633" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:225 %and_ln795_31 = and i1 %or_ln795_29, i1 %tmp_105

]]></Node>
<StgValue><ssdm name="and_ln795_31"/></StgValue>
</operation>

<operation id="1634" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="1" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:247 %icmp_ln777_30 = icmp_ne  i47 %tmp_32, i47 0

]]></Node>
<StgValue><ssdm name="icmp_ln777_30"/></StgValue>
</operation>

<operation id="1635" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:248 %or_ln794_32 = or i1 %tmp_108, i1 %icmp_ln777_30

]]></Node>
<StgValue><ssdm name="or_ln794_32"/></StgValue>
</operation>

<operation id="1636" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:249 %xor_ln794_34 = xor i1 %tmp_107, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln794_34"/></StgValue>
</operation>

<operation id="1637" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:250 %and_ln794_32 = and i1 %or_ln794_32, i1 %xor_ln794_34

]]></Node>
<StgValue><ssdm name="and_ln794_32"/></StgValue>
</operation>

<operation id="1638" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:251 %xor_ln795_30 = xor i1 %tmp_108, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln795_30"/></StgValue>
</operation>

<operation id="1639" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="1" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:252 %icmp_ln795_30 = icmp_ne  i47 %tmp_32, i47 140737488355327

]]></Node>
<StgValue><ssdm name="icmp_ln795_30"/></StgValue>
</operation>

<operation id="1640" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:253 %or_ln795_30 = or i1 %icmp_ln795_30, i1 %xor_ln795_30

]]></Node>
<StgValue><ssdm name="or_ln795_30"/></StgValue>
</operation>

<operation id="1641" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:254 %and_ln795_32 = and i1 %or_ln795_30, i1 %tmp_107

]]></Node>
<StgValue><ssdm name="and_ln795_32"/></StgValue>
</operation>

<operation id="1642" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="1" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:274 %icmp_ln777_31 = icmp_ne  i47 %tmp_33, i47 0

]]></Node>
<StgValue><ssdm name="icmp_ln777_31"/></StgValue>
</operation>

<operation id="1643" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:275 %or_ln794_33 = or i1 %tmp_110, i1 %icmp_ln777_31

]]></Node>
<StgValue><ssdm name="or_ln794_33"/></StgValue>
</operation>

<operation id="1644" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:276 %xor_ln794_35 = xor i1 %tmp_109, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln794_35"/></StgValue>
</operation>

<operation id="1645" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:277 %and_ln794_33 = and i1 %or_ln794_33, i1 %xor_ln794_35

]]></Node>
<StgValue><ssdm name="and_ln794_33"/></StgValue>
</operation>

<operation id="1646" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:278 %xor_ln795_31 = xor i1 %tmp_110, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln795_31"/></StgValue>
</operation>

<operation id="1647" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="1" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:279 %icmp_ln795_31 = icmp_ne  i47 %tmp_33, i47 140737488355327

]]></Node>
<StgValue><ssdm name="icmp_ln795_31"/></StgValue>
</operation>

<operation id="1648" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:280 %or_ln795_31 = or i1 %icmp_ln795_31, i1 %xor_ln795_31

]]></Node>
<StgValue><ssdm name="or_ln795_31"/></StgValue>
</operation>

<operation id="1649" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:281 %and_ln795_33 = and i1 %or_ln795_31, i1 %tmp_109

]]></Node>
<StgValue><ssdm name="and_ln795_33"/></StgValue>
</operation>

<operation id="1650" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="1" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:303 %icmp_ln777_32 = icmp_ne  i47 %tmp_34, i47 0

]]></Node>
<StgValue><ssdm name="icmp_ln777_32"/></StgValue>
</operation>

<operation id="1651" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:304 %or_ln794_34 = or i1 %tmp_112, i1 %icmp_ln777_32

]]></Node>
<StgValue><ssdm name="or_ln794_34"/></StgValue>
</operation>

<operation id="1652" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:305 %xor_ln794_36 = xor i1 %tmp_111, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln794_36"/></StgValue>
</operation>

<operation id="1653" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:306 %and_ln794_34 = and i1 %or_ln794_34, i1 %xor_ln794_36

]]></Node>
<StgValue><ssdm name="and_ln794_34"/></StgValue>
</operation>

<operation id="1654" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:307 %xor_ln795_32 = xor i1 %tmp_112, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln795_32"/></StgValue>
</operation>

<operation id="1655" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="1" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:308 %icmp_ln795_32 = icmp_ne  i47 %tmp_34, i47 140737488355327

]]></Node>
<StgValue><ssdm name="icmp_ln795_32"/></StgValue>
</operation>

<operation id="1656" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:309 %or_ln795_32 = or i1 %icmp_ln795_32, i1 %xor_ln795_32

]]></Node>
<StgValue><ssdm name="or_ln795_32"/></StgValue>
</operation>

<operation id="1657" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:310 %and_ln795_34 = and i1 %or_ln795_32, i1 %tmp_111

]]></Node>
<StgValue><ssdm name="and_ln795_34"/></StgValue>
</operation>

<operation id="1658" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="1" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:330 %icmp_ln777_33 = icmp_ne  i47 %tmp_35, i47 0

]]></Node>
<StgValue><ssdm name="icmp_ln777_33"/></StgValue>
</operation>

<operation id="1659" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:331 %or_ln794_35 = or i1 %tmp_114, i1 %icmp_ln777_33

]]></Node>
<StgValue><ssdm name="or_ln794_35"/></StgValue>
</operation>

<operation id="1660" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:332 %xor_ln794_37 = xor i1 %tmp_113, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln794_37"/></StgValue>
</operation>

<operation id="1661" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:333 %and_ln794_35 = and i1 %or_ln794_35, i1 %xor_ln794_37

]]></Node>
<StgValue><ssdm name="and_ln794_35"/></StgValue>
</operation>

<operation id="1662" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:334 %xor_ln795_33 = xor i1 %tmp_114, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln795_33"/></StgValue>
</operation>

<operation id="1663" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="1" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:335 %icmp_ln795_33 = icmp_ne  i47 %tmp_35, i47 140737488355327

]]></Node>
<StgValue><ssdm name="icmp_ln795_33"/></StgValue>
</operation>

<operation id="1664" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:336 %or_ln795_33 = or i1 %icmp_ln795_33, i1 %xor_ln795_33

]]></Node>
<StgValue><ssdm name="or_ln795_33"/></StgValue>
</operation>

<operation id="1665" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:337 %and_ln795_35 = and i1 %or_ln795_33, i1 %tmp_113

]]></Node>
<StgValue><ssdm name="and_ln795_35"/></StgValue>
</operation>

<operation id="1666" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="1" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:359 %icmp_ln777_34 = icmp_ne  i47 %tmp_36, i47 0

]]></Node>
<StgValue><ssdm name="icmp_ln777_34"/></StgValue>
</operation>

<operation id="1667" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:360 %or_ln794_36 = or i1 %tmp_116, i1 %icmp_ln777_34

]]></Node>
<StgValue><ssdm name="or_ln794_36"/></StgValue>
</operation>

<operation id="1668" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:361 %xor_ln794_38 = xor i1 %tmp_115, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln794_38"/></StgValue>
</operation>

<operation id="1669" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:362 %and_ln794_36 = and i1 %or_ln794_36, i1 %xor_ln794_38

]]></Node>
<StgValue><ssdm name="and_ln794_36"/></StgValue>
</operation>

<operation id="1670" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:363 %xor_ln795_34 = xor i1 %tmp_116, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln795_34"/></StgValue>
</operation>

<operation id="1671" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="1" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:364 %icmp_ln795_34 = icmp_ne  i47 %tmp_36, i47 140737488355327

]]></Node>
<StgValue><ssdm name="icmp_ln795_34"/></StgValue>
</operation>

<operation id="1672" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:365 %or_ln795_34 = or i1 %icmp_ln795_34, i1 %xor_ln795_34

]]></Node>
<StgValue><ssdm name="or_ln795_34"/></StgValue>
</operation>

<operation id="1673" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:366 %and_ln795_36 = and i1 %or_ln795_34, i1 %tmp_115

]]></Node>
<StgValue><ssdm name="and_ln795_36"/></StgValue>
</operation>

<operation id="1674" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="1" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:386 %icmp_ln777_35 = icmp_ne  i47 %tmp_37, i47 0

]]></Node>
<StgValue><ssdm name="icmp_ln777_35"/></StgValue>
</operation>

<operation id="1675" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:387 %or_ln794_37 = or i1 %tmp_118, i1 %icmp_ln777_35

]]></Node>
<StgValue><ssdm name="or_ln794_37"/></StgValue>
</operation>

<operation id="1676" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:388 %xor_ln794_39 = xor i1 %tmp_117, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln794_39"/></StgValue>
</operation>

<operation id="1677" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:389 %and_ln794_37 = and i1 %or_ln794_37, i1 %xor_ln794_39

]]></Node>
<StgValue><ssdm name="and_ln794_37"/></StgValue>
</operation>

<operation id="1678" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:390 %xor_ln795_35 = xor i1 %tmp_118, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln795_35"/></StgValue>
</operation>

<operation id="1679" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="1" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:391 %icmp_ln795_35 = icmp_ne  i47 %tmp_37, i47 140737488355327

]]></Node>
<StgValue><ssdm name="icmp_ln795_35"/></StgValue>
</operation>

<operation id="1680" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:392 %or_ln795_35 = or i1 %icmp_ln795_35, i1 %xor_ln795_35

]]></Node>
<StgValue><ssdm name="or_ln795_35"/></StgValue>
</operation>

<operation id="1681" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:393 %and_ln795_37 = and i1 %or_ln795_35, i1 %tmp_117

]]></Node>
<StgValue><ssdm name="and_ln795_37"/></StgValue>
</operation>

<operation id="1682" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="1" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:415 %icmp_ln777_36 = icmp_ne  i47 %tmp_38, i47 0

]]></Node>
<StgValue><ssdm name="icmp_ln777_36"/></StgValue>
</operation>

<operation id="1683" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:416 %or_ln794_38 = or i1 %tmp_120, i1 %icmp_ln777_36

]]></Node>
<StgValue><ssdm name="or_ln794_38"/></StgValue>
</operation>

<operation id="1684" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:417 %xor_ln794_40 = xor i1 %tmp_119, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln794_40"/></StgValue>
</operation>

<operation id="1685" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:418 %and_ln794_38 = and i1 %or_ln794_38, i1 %xor_ln794_40

]]></Node>
<StgValue><ssdm name="and_ln794_38"/></StgValue>
</operation>

<operation id="1686" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:419 %xor_ln795_36 = xor i1 %tmp_120, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln795_36"/></StgValue>
</operation>

<operation id="1687" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="1" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:420 %icmp_ln795_36 = icmp_ne  i47 %tmp_38, i47 140737488355327

]]></Node>
<StgValue><ssdm name="icmp_ln795_36"/></StgValue>
</operation>

<operation id="1688" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:421 %or_ln795_36 = or i1 %icmp_ln795_36, i1 %xor_ln795_36

]]></Node>
<StgValue><ssdm name="or_ln795_36"/></StgValue>
</operation>

<operation id="1689" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:422 %and_ln795_38 = and i1 %or_ln795_36, i1 %tmp_119

]]></Node>
<StgValue><ssdm name="and_ln795_38"/></StgValue>
</operation>

<operation id="1690" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="1" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:442 %icmp_ln777_37 = icmp_ne  i47 %tmp_39, i47 0

]]></Node>
<StgValue><ssdm name="icmp_ln777_37"/></StgValue>
</operation>

<operation id="1691" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:443 %or_ln794_39 = or i1 %tmp_122, i1 %icmp_ln777_37

]]></Node>
<StgValue><ssdm name="or_ln794_39"/></StgValue>
</operation>

<operation id="1692" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:444 %xor_ln794_41 = xor i1 %tmp_121, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln794_41"/></StgValue>
</operation>

<operation id="1693" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:445 %and_ln794_39 = and i1 %or_ln794_39, i1 %xor_ln794_41

]]></Node>
<StgValue><ssdm name="and_ln794_39"/></StgValue>
</operation>

<operation id="1694" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:446 %xor_ln795_37 = xor i1 %tmp_122, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln795_37"/></StgValue>
</operation>

<operation id="1695" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="1" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:447 %icmp_ln795_37 = icmp_ne  i47 %tmp_39, i47 140737488355327

]]></Node>
<StgValue><ssdm name="icmp_ln795_37"/></StgValue>
</operation>

<operation id="1696" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:448 %or_ln795_37 = or i1 %icmp_ln795_37, i1 %xor_ln795_37

]]></Node>
<StgValue><ssdm name="or_ln795_37"/></StgValue>
</operation>

<operation id="1697" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:449 %and_ln795_39 = and i1 %or_ln795_37, i1 %tmp_121

]]></Node>
<StgValue><ssdm name="and_ln795_39"/></StgValue>
</operation>

<operation id="1698" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="1" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:471 %icmp_ln777_38 = icmp_ne  i47 %tmp_40, i47 0

]]></Node>
<StgValue><ssdm name="icmp_ln777_38"/></StgValue>
</operation>

<operation id="1699" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:472 %or_ln794_40 = or i1 %tmp_124, i1 %icmp_ln777_38

]]></Node>
<StgValue><ssdm name="or_ln794_40"/></StgValue>
</operation>

<operation id="1700" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:473 %xor_ln794_42 = xor i1 %tmp_123, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln794_42"/></StgValue>
</operation>

<operation id="1701" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:474 %and_ln794_40 = and i1 %or_ln794_40, i1 %xor_ln794_42

]]></Node>
<StgValue><ssdm name="and_ln794_40"/></StgValue>
</operation>

<operation id="1702" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:475 %xor_ln795_38 = xor i1 %tmp_124, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln795_38"/></StgValue>
</operation>

<operation id="1703" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="1" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:476 %icmp_ln795_38 = icmp_ne  i47 %tmp_40, i47 140737488355327

]]></Node>
<StgValue><ssdm name="icmp_ln795_38"/></StgValue>
</operation>

<operation id="1704" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:477 %or_ln795_38 = or i1 %icmp_ln795_38, i1 %xor_ln795_38

]]></Node>
<StgValue><ssdm name="or_ln795_38"/></StgValue>
</operation>

<operation id="1705" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:478 %and_ln795_40 = and i1 %or_ln795_38, i1 %tmp_123

]]></Node>
<StgValue><ssdm name="and_ln795_40"/></StgValue>
</operation>

<operation id="1706" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="1" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:498 %icmp_ln777_39 = icmp_ne  i47 %tmp_41, i47 0

]]></Node>
<StgValue><ssdm name="icmp_ln777_39"/></StgValue>
</operation>

<operation id="1707" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:499 %or_ln794_41 = or i1 %tmp_126, i1 %icmp_ln777_39

]]></Node>
<StgValue><ssdm name="or_ln794_41"/></StgValue>
</operation>

<operation id="1708" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:500 %xor_ln794_43 = xor i1 %tmp_125, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln794_43"/></StgValue>
</operation>

<operation id="1709" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:501 %and_ln794_41 = and i1 %or_ln794_41, i1 %xor_ln794_43

]]></Node>
<StgValue><ssdm name="and_ln794_41"/></StgValue>
</operation>

<operation id="1710" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:502 %xor_ln795_39 = xor i1 %tmp_126, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln795_39"/></StgValue>
</operation>

<operation id="1711" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="1" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:503 %icmp_ln795_39 = icmp_ne  i47 %tmp_41, i47 140737488355327

]]></Node>
<StgValue><ssdm name="icmp_ln795_39"/></StgValue>
</operation>

<operation id="1712" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:504 %or_ln795_39 = or i1 %icmp_ln795_39, i1 %xor_ln795_39

]]></Node>
<StgValue><ssdm name="or_ln795_39"/></StgValue>
</operation>

<operation id="1713" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:505 %and_ln795_41 = and i1 %or_ln795_39, i1 %tmp_125

]]></Node>
<StgValue><ssdm name="and_ln795_41"/></StgValue>
</operation>

<operation id="1714" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="1" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:527 %icmp_ln777_40 = icmp_ne  i47 %tmp_42, i47 0

]]></Node>
<StgValue><ssdm name="icmp_ln777_40"/></StgValue>
</operation>

<operation id="1715" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:528 %or_ln794_42 = or i1 %tmp_128, i1 %icmp_ln777_40

]]></Node>
<StgValue><ssdm name="or_ln794_42"/></StgValue>
</operation>

<operation id="1716" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:529 %xor_ln794_44 = xor i1 %tmp_127, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln794_44"/></StgValue>
</operation>

<operation id="1717" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:530 %and_ln794_42 = and i1 %or_ln794_42, i1 %xor_ln794_44

]]></Node>
<StgValue><ssdm name="and_ln794_42"/></StgValue>
</operation>

<operation id="1718" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:531 %xor_ln795_40 = xor i1 %tmp_128, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln795_40"/></StgValue>
</operation>

<operation id="1719" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="1" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:532 %icmp_ln795_40 = icmp_ne  i47 %tmp_42, i47 140737488355327

]]></Node>
<StgValue><ssdm name="icmp_ln795_40"/></StgValue>
</operation>

<operation id="1720" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:533 %or_ln795_40 = or i1 %icmp_ln795_40, i1 %xor_ln795_40

]]></Node>
<StgValue><ssdm name="or_ln795_40"/></StgValue>
</operation>

<operation id="1721" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:534 %and_ln795_42 = and i1 %or_ln795_40, i1 %tmp_127

]]></Node>
<StgValue><ssdm name="and_ln795_42"/></StgValue>
</operation>

<operation id="1722" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="1" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:554 %icmp_ln777_41 = icmp_ne  i47 %tmp_43, i47 0

]]></Node>
<StgValue><ssdm name="icmp_ln777_41"/></StgValue>
</operation>

<operation id="1723" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:555 %or_ln794_43 = or i1 %tmp_130, i1 %icmp_ln777_41

]]></Node>
<StgValue><ssdm name="or_ln794_43"/></StgValue>
</operation>

<operation id="1724" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:556 %xor_ln794_45 = xor i1 %tmp_129, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln794_45"/></StgValue>
</operation>

<operation id="1725" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:557 %and_ln794_43 = and i1 %or_ln794_43, i1 %xor_ln794_45

]]></Node>
<StgValue><ssdm name="and_ln794_43"/></StgValue>
</operation>

<operation id="1726" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:558 %xor_ln795_41 = xor i1 %tmp_130, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln795_41"/></StgValue>
</operation>

<operation id="1727" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="1" op_0_bw="47" op_1_bw="47">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:559 %icmp_ln795_41 = icmp_ne  i47 %tmp_43, i47 140737488355327

]]></Node>
<StgValue><ssdm name="icmp_ln795_41"/></StgValue>
</operation>

<operation id="1728" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:560 %or_ln795_41 = or i1 %icmp_ln795_41, i1 %xor_ln795_41

]]></Node>
<StgValue><ssdm name="or_ln795_41"/></StgValue>
</operation>

<operation id="1729" st_id="102" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:561 %and_ln795_43 = and i1 %or_ln795_41, i1 %tmp_129

]]></Node>
<StgValue><ssdm name="and_ln795_43"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="1730" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:32 %or_ln340 = or i1 %and_ln795_24, i1 %and_ln794_24

]]></Node>
<StgValue><ssdm name="or_ln340"/></StgValue>
</operation>

<operation id="1731" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:33 %xor_ln340_2 = xor i1 %and_ln795_24, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln340_2"/></StgValue>
</operation>

<operation id="1732" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:34 %or_ln340_20 = or i1 %and_ln794_24, i1 %xor_ln340_2

]]></Node>
<StgValue><ssdm name="or_ln340_20"/></StgValue>
</operation>

<operation id="1733" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:35 %select_ln340_3 = select i1 %or_ln340, i64 9223372036854775807, i64 %trunc_ln4

]]></Node>
<StgValue><ssdm name="select_ln340_3"/></StgValue>
</operation>

<operation id="1734" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:36 %select_ln388 = select i1 %and_ln795_24, i64 9223372036854775808, i64 %trunc_ln4

]]></Node>
<StgValue><ssdm name="select_ln388"/></StgValue>
</operation>

<operation id="1735" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:37 %select_ln340_25 = select i1 %or_ln340_20, i64 %select_ln340_3, i64 %select_ln388

]]></Node>
<StgValue><ssdm name="select_ln340_25"/></StgValue>
</operation>

<operation id="1736" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:58 %or_ln340_1 = or i1 %and_ln795_25, i1 %and_ln794_25

]]></Node>
<StgValue><ssdm name="or_ln340_1"/></StgValue>
</operation>

<operation id="1737" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:59 %store_ln717 = store i64 %select_ln340_25, i64 %lms_weights_real_V_0

]]></Node>
<StgValue><ssdm name="store_ln717"/></StgValue>
</operation>

<operation id="1738" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:60 %xor_ln340_3 = xor i1 %and_ln795_25, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln340_3"/></StgValue>
</operation>

<operation id="1739" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:61 %or_ln340_21 = or i1 %and_ln794_25, i1 %xor_ln340_3

]]></Node>
<StgValue><ssdm name="or_ln340_21"/></StgValue>
</operation>

<operation id="1740" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:62 %select_ln340_4 = select i1 %or_ln340_1, i64 9223372036854775807, i64 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="select_ln340_4"/></StgValue>
</operation>

<operation id="1741" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:63 %select_ln388_1 = select i1 %and_ln795_25, i64 9223372036854775808, i64 %trunc_ln717_1

]]></Node>
<StgValue><ssdm name="select_ln388_1"/></StgValue>
</operation>

<operation id="1742" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:64 %select_ln340_26 = select i1 %or_ln340_21, i64 %select_ln340_4, i64 %select_ln388_1

]]></Node>
<StgValue><ssdm name="select_ln340_26"/></StgValue>
</operation>

<operation id="1743" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:87 %or_ln340_2 = or i1 %and_ln795_26, i1 %and_ln794_26

]]></Node>
<StgValue><ssdm name="or_ln340_2"/></StgValue>
</operation>

<operation id="1744" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:88 %store_ln717 = store i64 %select_ln340_26, i64 %lms_weights_imag_V_0

]]></Node>
<StgValue><ssdm name="store_ln717"/></StgValue>
</operation>

<operation id="1745" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:89 %xor_ln340_4 = xor i1 %and_ln795_26, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln340_4"/></StgValue>
</operation>

<operation id="1746" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:90 %or_ln340_22 = or i1 %and_ln794_26, i1 %xor_ln340_4

]]></Node>
<StgValue><ssdm name="or_ln340_22"/></StgValue>
</operation>

<operation id="1747" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:91 %select_ln340_5 = select i1 %or_ln340_2, i64 9223372036854775807, i64 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="select_ln340_5"/></StgValue>
</operation>

<operation id="1748" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:92 %select_ln388_2 = select i1 %and_ln795_26, i64 9223372036854775808, i64 %trunc_ln717_2

]]></Node>
<StgValue><ssdm name="select_ln388_2"/></StgValue>
</operation>

<operation id="1749" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:93 %select_ln340_27 = select i1 %or_ln340_22, i64 %select_ln340_5, i64 %select_ln388_2

]]></Node>
<StgValue><ssdm name="select_ln340_27"/></StgValue>
</operation>

<operation id="1750" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:114 %or_ln340_3 = or i1 %and_ln795_27, i1 %and_ln794_27

]]></Node>
<StgValue><ssdm name="or_ln340_3"/></StgValue>
</operation>

<operation id="1751" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:115 %store_ln717 = store i64 %select_ln340_27, i64 %lms_weights_real_V_1

]]></Node>
<StgValue><ssdm name="store_ln717"/></StgValue>
</operation>

<operation id="1752" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:116 %xor_ln340_5 = xor i1 %and_ln795_27, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln340_5"/></StgValue>
</operation>

<operation id="1753" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:117 %or_ln340_23 = or i1 %and_ln794_27, i1 %xor_ln340_5

]]></Node>
<StgValue><ssdm name="or_ln340_23"/></StgValue>
</operation>

<operation id="1754" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:118 %select_ln340_6 = select i1 %or_ln340_3, i64 9223372036854775807, i64 %trunc_ln717_3

]]></Node>
<StgValue><ssdm name="select_ln340_6"/></StgValue>
</operation>

<operation id="1755" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:119 %select_ln388_3 = select i1 %and_ln795_27, i64 9223372036854775808, i64 %trunc_ln717_3

]]></Node>
<StgValue><ssdm name="select_ln388_3"/></StgValue>
</operation>

<operation id="1756" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:120 %select_ln340_28 = select i1 %or_ln340_23, i64 %select_ln340_6, i64 %select_ln388_3

]]></Node>
<StgValue><ssdm name="select_ln340_28"/></StgValue>
</operation>

<operation id="1757" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:143 %or_ln340_4 = or i1 %and_ln795_28, i1 %and_ln794_28

]]></Node>
<StgValue><ssdm name="or_ln340_4"/></StgValue>
</operation>

<operation id="1758" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:144 %store_ln717 = store i64 %select_ln340_28, i64 %lms_weights_imag_V_1

]]></Node>
<StgValue><ssdm name="store_ln717"/></StgValue>
</operation>

<operation id="1759" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:145 %xor_ln340_6 = xor i1 %and_ln795_28, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln340_6"/></StgValue>
</operation>

<operation id="1760" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:146 %or_ln340_24 = or i1 %and_ln794_28, i1 %xor_ln340_6

]]></Node>
<StgValue><ssdm name="or_ln340_24"/></StgValue>
</operation>

<operation id="1761" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:147 %select_ln340_7 = select i1 %or_ln340_4, i64 9223372036854775807, i64 %trunc_ln717_4

]]></Node>
<StgValue><ssdm name="select_ln340_7"/></StgValue>
</operation>

<operation id="1762" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:148 %select_ln388_4 = select i1 %and_ln795_28, i64 9223372036854775808, i64 %trunc_ln717_4

]]></Node>
<StgValue><ssdm name="select_ln388_4"/></StgValue>
</operation>

<operation id="1763" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:149 %select_ln340_29 = select i1 %or_ln340_24, i64 %select_ln340_7, i64 %select_ln388_4

]]></Node>
<StgValue><ssdm name="select_ln340_29"/></StgValue>
</operation>

<operation id="1764" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:170 %or_ln340_5 = or i1 %and_ln795_29, i1 %and_ln794_29

]]></Node>
<StgValue><ssdm name="or_ln340_5"/></StgValue>
</operation>

<operation id="1765" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:171 %store_ln717 = store i64 %select_ln340_29, i64 %lms_weights_real_V_2

]]></Node>
<StgValue><ssdm name="store_ln717"/></StgValue>
</operation>

<operation id="1766" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:172 %xor_ln340_7 = xor i1 %and_ln795_29, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln340_7"/></StgValue>
</operation>

<operation id="1767" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:173 %or_ln340_25 = or i1 %and_ln794_29, i1 %xor_ln340_7

]]></Node>
<StgValue><ssdm name="or_ln340_25"/></StgValue>
</operation>

<operation id="1768" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:174 %select_ln340_8 = select i1 %or_ln340_5, i64 9223372036854775807, i64 %trunc_ln717_5

]]></Node>
<StgValue><ssdm name="select_ln340_8"/></StgValue>
</operation>

<operation id="1769" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:175 %select_ln388_5 = select i1 %and_ln795_29, i64 9223372036854775808, i64 %trunc_ln717_5

]]></Node>
<StgValue><ssdm name="select_ln388_5"/></StgValue>
</operation>

<operation id="1770" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:176 %select_ln340_30 = select i1 %or_ln340_25, i64 %select_ln340_8, i64 %select_ln388_5

]]></Node>
<StgValue><ssdm name="select_ln340_30"/></StgValue>
</operation>

<operation id="1771" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:199 %or_ln340_6 = or i1 %and_ln795_30, i1 %and_ln794_30

]]></Node>
<StgValue><ssdm name="or_ln340_6"/></StgValue>
</operation>

<operation id="1772" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:200 %store_ln717 = store i64 %select_ln340_30, i64 %lms_weights_imag_V_2

]]></Node>
<StgValue><ssdm name="store_ln717"/></StgValue>
</operation>

<operation id="1773" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:201 %xor_ln340_8 = xor i1 %and_ln795_30, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln340_8"/></StgValue>
</operation>

<operation id="1774" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:202 %or_ln340_26 = or i1 %and_ln794_30, i1 %xor_ln340_8

]]></Node>
<StgValue><ssdm name="or_ln340_26"/></StgValue>
</operation>

<operation id="1775" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:203 %select_ln340_9 = select i1 %or_ln340_6, i64 9223372036854775807, i64 %trunc_ln717_6

]]></Node>
<StgValue><ssdm name="select_ln340_9"/></StgValue>
</operation>

<operation id="1776" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:204 %select_ln388_6 = select i1 %and_ln795_30, i64 9223372036854775808, i64 %trunc_ln717_6

]]></Node>
<StgValue><ssdm name="select_ln388_6"/></StgValue>
</operation>

<operation id="1777" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:205 %select_ln340_31 = select i1 %or_ln340_26, i64 %select_ln340_9, i64 %select_ln388_6

]]></Node>
<StgValue><ssdm name="select_ln340_31"/></StgValue>
</operation>

<operation id="1778" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:226 %or_ln340_7 = or i1 %and_ln795_31, i1 %and_ln794_31

]]></Node>
<StgValue><ssdm name="or_ln340_7"/></StgValue>
</operation>

<operation id="1779" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:227 %store_ln717 = store i64 %select_ln340_31, i64 %lms_weights_real_V_3

]]></Node>
<StgValue><ssdm name="store_ln717"/></StgValue>
</operation>

<operation id="1780" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:228 %xor_ln340_9 = xor i1 %and_ln795_31, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln340_9"/></StgValue>
</operation>

<operation id="1781" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:229 %or_ln340_27 = or i1 %and_ln794_31, i1 %xor_ln340_9

]]></Node>
<StgValue><ssdm name="or_ln340_27"/></StgValue>
</operation>

<operation id="1782" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:230 %select_ln340_10 = select i1 %or_ln340_7, i64 9223372036854775807, i64 %trunc_ln717_7

]]></Node>
<StgValue><ssdm name="select_ln340_10"/></StgValue>
</operation>

<operation id="1783" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:231 %select_ln388_7 = select i1 %and_ln795_31, i64 9223372036854775808, i64 %trunc_ln717_7

]]></Node>
<StgValue><ssdm name="select_ln388_7"/></StgValue>
</operation>

<operation id="1784" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:232 %select_ln340_32 = select i1 %or_ln340_27, i64 %select_ln340_10, i64 %select_ln388_7

]]></Node>
<StgValue><ssdm name="select_ln340_32"/></StgValue>
</operation>

<operation id="1785" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:255 %or_ln340_8 = or i1 %and_ln795_32, i1 %and_ln794_32

]]></Node>
<StgValue><ssdm name="or_ln340_8"/></StgValue>
</operation>

<operation id="1786" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:256 %store_ln717 = store i64 %select_ln340_32, i64 %lms_weights_imag_V_3

]]></Node>
<StgValue><ssdm name="store_ln717"/></StgValue>
</operation>

<operation id="1787" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:257 %xor_ln340_10 = xor i1 %and_ln795_32, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln340_10"/></StgValue>
</operation>

<operation id="1788" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:258 %or_ln340_28 = or i1 %and_ln794_32, i1 %xor_ln340_10

]]></Node>
<StgValue><ssdm name="or_ln340_28"/></StgValue>
</operation>

<operation id="1789" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:259 %select_ln340_11 = select i1 %or_ln340_8, i64 9223372036854775807, i64 %trunc_ln717_8

]]></Node>
<StgValue><ssdm name="select_ln340_11"/></StgValue>
</operation>

<operation id="1790" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:260 %select_ln388_8 = select i1 %and_ln795_32, i64 9223372036854775808, i64 %trunc_ln717_8

]]></Node>
<StgValue><ssdm name="select_ln388_8"/></StgValue>
</operation>

<operation id="1791" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:261 %select_ln340_33 = select i1 %or_ln340_28, i64 %select_ln340_11, i64 %select_ln388_8

]]></Node>
<StgValue><ssdm name="select_ln340_33"/></StgValue>
</operation>

<operation id="1792" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:282 %or_ln340_9 = or i1 %and_ln795_33, i1 %and_ln794_33

]]></Node>
<StgValue><ssdm name="or_ln340_9"/></StgValue>
</operation>

<operation id="1793" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:283 %store_ln717 = store i64 %select_ln340_33, i64 %lms_weights_real_V_4

]]></Node>
<StgValue><ssdm name="store_ln717"/></StgValue>
</operation>

<operation id="1794" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:284 %xor_ln340_11 = xor i1 %and_ln795_33, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln340_11"/></StgValue>
</operation>

<operation id="1795" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:285 %or_ln340_29 = or i1 %and_ln794_33, i1 %xor_ln340_11

]]></Node>
<StgValue><ssdm name="or_ln340_29"/></StgValue>
</operation>

<operation id="1796" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:286 %select_ln340_12 = select i1 %or_ln340_9, i64 9223372036854775807, i64 %trunc_ln717_9

]]></Node>
<StgValue><ssdm name="select_ln340_12"/></StgValue>
</operation>

<operation id="1797" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:287 %select_ln388_9 = select i1 %and_ln795_33, i64 9223372036854775808, i64 %trunc_ln717_9

]]></Node>
<StgValue><ssdm name="select_ln388_9"/></StgValue>
</operation>

<operation id="1798" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:288 %select_ln340_34 = select i1 %or_ln340_29, i64 %select_ln340_12, i64 %select_ln388_9

]]></Node>
<StgValue><ssdm name="select_ln340_34"/></StgValue>
</operation>

<operation id="1799" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:311 %or_ln340_10 = or i1 %and_ln795_34, i1 %and_ln794_34

]]></Node>
<StgValue><ssdm name="or_ln340_10"/></StgValue>
</operation>

<operation id="1800" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:312 %store_ln717 = store i64 %select_ln340_34, i64 %lms_weights_imag_V_4

]]></Node>
<StgValue><ssdm name="store_ln717"/></StgValue>
</operation>

<operation id="1801" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:313 %xor_ln340_12 = xor i1 %and_ln795_34, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln340_12"/></StgValue>
</operation>

<operation id="1802" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:314 %or_ln340_30 = or i1 %and_ln794_34, i1 %xor_ln340_12

]]></Node>
<StgValue><ssdm name="or_ln340_30"/></StgValue>
</operation>

<operation id="1803" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:315 %select_ln340_13 = select i1 %or_ln340_10, i64 9223372036854775807, i64 %trunc_ln717_s

]]></Node>
<StgValue><ssdm name="select_ln340_13"/></StgValue>
</operation>

<operation id="1804" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:316 %select_ln388_10 = select i1 %and_ln795_34, i64 9223372036854775808, i64 %trunc_ln717_s

]]></Node>
<StgValue><ssdm name="select_ln388_10"/></StgValue>
</operation>

<operation id="1805" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:317 %select_ln340_35 = select i1 %or_ln340_30, i64 %select_ln340_13, i64 %select_ln388_10

]]></Node>
<StgValue><ssdm name="select_ln340_35"/></StgValue>
</operation>

<operation id="1806" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:338 %or_ln340_11 = or i1 %and_ln795_35, i1 %and_ln794_35

]]></Node>
<StgValue><ssdm name="or_ln340_11"/></StgValue>
</operation>

<operation id="1807" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:339 %store_ln717 = store i64 %select_ln340_35, i64 %lms_weights_real_V_5

]]></Node>
<StgValue><ssdm name="store_ln717"/></StgValue>
</operation>

<operation id="1808" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:340 %xor_ln340_13 = xor i1 %and_ln795_35, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln340_13"/></StgValue>
</operation>

<operation id="1809" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:341 %or_ln340_31 = or i1 %and_ln794_35, i1 %xor_ln340_13

]]></Node>
<StgValue><ssdm name="or_ln340_31"/></StgValue>
</operation>

<operation id="1810" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:342 %select_ln340_14 = select i1 %or_ln340_11, i64 9223372036854775807, i64 %trunc_ln717_10

]]></Node>
<StgValue><ssdm name="select_ln340_14"/></StgValue>
</operation>

<operation id="1811" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:343 %select_ln388_11 = select i1 %and_ln795_35, i64 9223372036854775808, i64 %trunc_ln717_10

]]></Node>
<StgValue><ssdm name="select_ln388_11"/></StgValue>
</operation>

<operation id="1812" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:344 %select_ln340_36 = select i1 %or_ln340_31, i64 %select_ln340_14, i64 %select_ln388_11

]]></Node>
<StgValue><ssdm name="select_ln340_36"/></StgValue>
</operation>

<operation id="1813" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:367 %or_ln340_12 = or i1 %and_ln795_36, i1 %and_ln794_36

]]></Node>
<StgValue><ssdm name="or_ln340_12"/></StgValue>
</operation>

<operation id="1814" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:368 %store_ln717 = store i64 %select_ln340_36, i64 %lms_weights_imag_V_5

]]></Node>
<StgValue><ssdm name="store_ln717"/></StgValue>
</operation>

<operation id="1815" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:369 %xor_ln340_14 = xor i1 %and_ln795_36, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln340_14"/></StgValue>
</operation>

<operation id="1816" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:370 %or_ln340_32 = or i1 %and_ln794_36, i1 %xor_ln340_14

]]></Node>
<StgValue><ssdm name="or_ln340_32"/></StgValue>
</operation>

<operation id="1817" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:371 %select_ln340_15 = select i1 %or_ln340_12, i64 9223372036854775807, i64 %trunc_ln717_11

]]></Node>
<StgValue><ssdm name="select_ln340_15"/></StgValue>
</operation>

<operation id="1818" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:372 %select_ln388_12 = select i1 %and_ln795_36, i64 9223372036854775808, i64 %trunc_ln717_11

]]></Node>
<StgValue><ssdm name="select_ln388_12"/></StgValue>
</operation>

<operation id="1819" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:373 %select_ln340_37 = select i1 %or_ln340_32, i64 %select_ln340_15, i64 %select_ln388_12

]]></Node>
<StgValue><ssdm name="select_ln340_37"/></StgValue>
</operation>

<operation id="1820" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:394 %or_ln340_13 = or i1 %and_ln795_37, i1 %and_ln794_37

]]></Node>
<StgValue><ssdm name="or_ln340_13"/></StgValue>
</operation>

<operation id="1821" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:395 %store_ln717 = store i64 %select_ln340_37, i64 %lms_weights_real_V_6

]]></Node>
<StgValue><ssdm name="store_ln717"/></StgValue>
</operation>

<operation id="1822" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:396 %xor_ln340_15 = xor i1 %and_ln795_37, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln340_15"/></StgValue>
</operation>

<operation id="1823" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:397 %or_ln340_33 = or i1 %and_ln794_37, i1 %xor_ln340_15

]]></Node>
<StgValue><ssdm name="or_ln340_33"/></StgValue>
</operation>

<operation id="1824" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:398 %select_ln340_16 = select i1 %or_ln340_13, i64 9223372036854775807, i64 %trunc_ln717_12

]]></Node>
<StgValue><ssdm name="select_ln340_16"/></StgValue>
</operation>

<operation id="1825" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:399 %select_ln388_13 = select i1 %and_ln795_37, i64 9223372036854775808, i64 %trunc_ln717_12

]]></Node>
<StgValue><ssdm name="select_ln388_13"/></StgValue>
</operation>

<operation id="1826" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:400 %select_ln340_38 = select i1 %or_ln340_33, i64 %select_ln340_16, i64 %select_ln388_13

]]></Node>
<StgValue><ssdm name="select_ln340_38"/></StgValue>
</operation>

<operation id="1827" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:423 %or_ln340_14 = or i1 %and_ln795_38, i1 %and_ln794_38

]]></Node>
<StgValue><ssdm name="or_ln340_14"/></StgValue>
</operation>

<operation id="1828" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:424 %store_ln717 = store i64 %select_ln340_38, i64 %lms_weights_imag_V_6

]]></Node>
<StgValue><ssdm name="store_ln717"/></StgValue>
</operation>

<operation id="1829" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:425 %xor_ln340_16 = xor i1 %and_ln795_38, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln340_16"/></StgValue>
</operation>

<operation id="1830" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:426 %or_ln340_34 = or i1 %and_ln794_38, i1 %xor_ln340_16

]]></Node>
<StgValue><ssdm name="or_ln340_34"/></StgValue>
</operation>

<operation id="1831" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:427 %select_ln340_17 = select i1 %or_ln340_14, i64 9223372036854775807, i64 %trunc_ln717_13

]]></Node>
<StgValue><ssdm name="select_ln340_17"/></StgValue>
</operation>

<operation id="1832" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:428 %select_ln388_14 = select i1 %and_ln795_38, i64 9223372036854775808, i64 %trunc_ln717_13

]]></Node>
<StgValue><ssdm name="select_ln388_14"/></StgValue>
</operation>

<operation id="1833" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:429 %select_ln340_39 = select i1 %or_ln340_34, i64 %select_ln340_17, i64 %select_ln388_14

]]></Node>
<StgValue><ssdm name="select_ln340_39"/></StgValue>
</operation>

<operation id="1834" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:450 %or_ln340_15 = or i1 %and_ln795_39, i1 %and_ln794_39

]]></Node>
<StgValue><ssdm name="or_ln340_15"/></StgValue>
</operation>

<operation id="1835" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:451 %store_ln717 = store i64 %select_ln340_39, i64 %lms_weights_real_V_7

]]></Node>
<StgValue><ssdm name="store_ln717"/></StgValue>
</operation>

<operation id="1836" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:452 %xor_ln340_17 = xor i1 %and_ln795_39, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln340_17"/></StgValue>
</operation>

<operation id="1837" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:453 %or_ln340_35 = or i1 %and_ln794_39, i1 %xor_ln340_17

]]></Node>
<StgValue><ssdm name="or_ln340_35"/></StgValue>
</operation>

<operation id="1838" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:454 %select_ln340_18 = select i1 %or_ln340_15, i64 9223372036854775807, i64 %trunc_ln717_14

]]></Node>
<StgValue><ssdm name="select_ln340_18"/></StgValue>
</operation>

<operation id="1839" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:455 %select_ln388_15 = select i1 %and_ln795_39, i64 9223372036854775808, i64 %trunc_ln717_14

]]></Node>
<StgValue><ssdm name="select_ln388_15"/></StgValue>
</operation>

<operation id="1840" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:456 %select_ln340_40 = select i1 %or_ln340_35, i64 %select_ln340_18, i64 %select_ln388_15

]]></Node>
<StgValue><ssdm name="select_ln340_40"/></StgValue>
</operation>

<operation id="1841" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:479 %or_ln340_16 = or i1 %and_ln795_40, i1 %and_ln794_40

]]></Node>
<StgValue><ssdm name="or_ln340_16"/></StgValue>
</operation>

<operation id="1842" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:480 %store_ln717 = store i64 %select_ln340_40, i64 %lms_weights_imag_V_7

]]></Node>
<StgValue><ssdm name="store_ln717"/></StgValue>
</operation>

<operation id="1843" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:481 %xor_ln340_18 = xor i1 %and_ln795_40, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln340_18"/></StgValue>
</operation>

<operation id="1844" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:482 %or_ln340_36 = or i1 %and_ln794_40, i1 %xor_ln340_18

]]></Node>
<StgValue><ssdm name="or_ln340_36"/></StgValue>
</operation>

<operation id="1845" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:483 %select_ln340_19 = select i1 %or_ln340_16, i64 9223372036854775807, i64 %trunc_ln717_15

]]></Node>
<StgValue><ssdm name="select_ln340_19"/></StgValue>
</operation>

<operation id="1846" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:484 %select_ln388_16 = select i1 %and_ln795_40, i64 9223372036854775808, i64 %trunc_ln717_15

]]></Node>
<StgValue><ssdm name="select_ln388_16"/></StgValue>
</operation>

<operation id="1847" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:485 %select_ln340_41 = select i1 %or_ln340_36, i64 %select_ln340_19, i64 %select_ln388_16

]]></Node>
<StgValue><ssdm name="select_ln340_41"/></StgValue>
</operation>

<operation id="1848" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:506 %or_ln340_17 = or i1 %and_ln795_41, i1 %and_ln794_41

]]></Node>
<StgValue><ssdm name="or_ln340_17"/></StgValue>
</operation>

<operation id="1849" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:507 %store_ln717 = store i64 %select_ln340_41, i64 %lms_weights_real_V_8

]]></Node>
<StgValue><ssdm name="store_ln717"/></StgValue>
</operation>

<operation id="1850" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:508 %xor_ln340_19 = xor i1 %and_ln795_41, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln340_19"/></StgValue>
</operation>

<operation id="1851" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:509 %or_ln340_37 = or i1 %and_ln794_41, i1 %xor_ln340_19

]]></Node>
<StgValue><ssdm name="or_ln340_37"/></StgValue>
</operation>

<operation id="1852" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:510 %select_ln340_20 = select i1 %or_ln340_17, i64 9223372036854775807, i64 %trunc_ln717_16

]]></Node>
<StgValue><ssdm name="select_ln340_20"/></StgValue>
</operation>

<operation id="1853" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:511 %select_ln388_17 = select i1 %and_ln795_41, i64 9223372036854775808, i64 %trunc_ln717_16

]]></Node>
<StgValue><ssdm name="select_ln388_17"/></StgValue>
</operation>

<operation id="1854" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:512 %select_ln340_42 = select i1 %or_ln340_37, i64 %select_ln340_20, i64 %select_ln388_17

]]></Node>
<StgValue><ssdm name="select_ln340_42"/></StgValue>
</operation>

<operation id="1855" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:535 %or_ln340_18 = or i1 %and_ln795_42, i1 %and_ln794_42

]]></Node>
<StgValue><ssdm name="or_ln340_18"/></StgValue>
</operation>

<operation id="1856" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:536 %store_ln717 = store i64 %select_ln340_42, i64 %lms_weights_imag_V_8

]]></Node>
<StgValue><ssdm name="store_ln717"/></StgValue>
</operation>

<operation id="1857" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:537 %xor_ln340_20 = xor i1 %and_ln795_42, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln340_20"/></StgValue>
</operation>

<operation id="1858" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:538 %or_ln340_38 = or i1 %and_ln794_42, i1 %xor_ln340_20

]]></Node>
<StgValue><ssdm name="or_ln340_38"/></StgValue>
</operation>

<operation id="1859" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:539 %select_ln340_21 = select i1 %or_ln340_18, i64 9223372036854775807, i64 %trunc_ln717_17

]]></Node>
<StgValue><ssdm name="select_ln340_21"/></StgValue>
</operation>

<operation id="1860" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:540 %select_ln388_18 = select i1 %and_ln795_42, i64 9223372036854775808, i64 %trunc_ln717_17

]]></Node>
<StgValue><ssdm name="select_ln388_18"/></StgValue>
</operation>

<operation id="1861" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:541 %select_ln340_43 = select i1 %or_ln340_38, i64 %select_ln340_21, i64 %select_ln388_18

]]></Node>
<StgValue><ssdm name="select_ln340_43"/></StgValue>
</operation>

<operation id="1862" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:562 %or_ln340_19 = or i1 %and_ln795_43, i1 %and_ln794_43

]]></Node>
<StgValue><ssdm name="or_ln340_19"/></StgValue>
</operation>

<operation id="1863" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:563 %store_ln717 = store i64 %select_ln340_43, i64 %lms_weights_real_V_9

]]></Node>
<StgValue><ssdm name="store_ln717"/></StgValue>
</operation>

<operation id="1864" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:564 %xor_ln340_21 = xor i1 %and_ln795_43, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln340_21"/></StgValue>
</operation>

<operation id="1865" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:565 %or_ln340_39 = or i1 %and_ln794_43, i1 %xor_ln340_21

]]></Node>
<StgValue><ssdm name="or_ln340_39"/></StgValue>
</operation>

<operation id="1866" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:566 %select_ln340_22 = select i1 %or_ln340_19, i64 9223372036854775807, i64 %trunc_ln717_18

]]></Node>
<StgValue><ssdm name="select_ln340_22"/></StgValue>
</operation>

<operation id="1867" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:567 %select_ln388_19 = select i1 %and_ln795_43, i64 9223372036854775808, i64 %trunc_ln717_18

]]></Node>
<StgValue><ssdm name="select_ln388_19"/></StgValue>
</operation>

<operation id="1868" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:568 %select_ln340_44 = select i1 %or_ln340_39, i64 %select_ln340_22, i64 %select_ln388_19

]]></Node>
<StgValue><ssdm name="select_ln340_44"/></StgValue>
</operation>

<operation id="1869" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:575 %store_ln717 = store i64 %select_ln340_44, i64 %lms_weights_imag_V_9

]]></Node>
<StgValue><ssdm name="store_ln717"/></StgValue>
</operation>

<operation id="1870" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="0">
<![CDATA[
_ZN3hls6divideILi64ELi32EEE9ap_ufixedIXT_EXT0_EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_.exit_ifconv:660 %ret_ln42 = ret

]]></Node>
<StgValue><ssdm name="ret_ln42"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
