
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//tfmtodit_gcc_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004010a0 <.init>:
  4010a0:	stp	x29, x30, [sp, #-16]!
  4010a4:	mov	x29, sp
  4010a8:	bl	401bbc <feof@plt+0x82c>
  4010ac:	ldp	x29, x30, [sp], #16
  4010b0:	ret

Disassembly of section .plt:

00000000004010c0 <_Znam@plt-0x20>:
  4010c0:	stp	x16, x30, [sp, #-16]!
  4010c4:	adrp	x16, 416000 <_ZdlPvm@@Base+0x116a8>
  4010c8:	ldr	x17, [x16, #4088]
  4010cc:	add	x16, x16, #0xff8
  4010d0:	br	x17
  4010d4:	nop
  4010d8:	nop
  4010dc:	nop

00000000004010e0 <_Znam@plt>:
  4010e0:	adrp	x16, 417000 <_Znam@GLIBCXX_3.4>
  4010e4:	ldr	x17, [x16]
  4010e8:	add	x16, x16, #0x0
  4010ec:	br	x17

00000000004010f0 <fputs@plt>:
  4010f0:	adrp	x16, 417000 <_Znam@GLIBCXX_3.4>
  4010f4:	ldr	x17, [x16, #8]
  4010f8:	add	x16, x16, #0x8
  4010fc:	br	x17

0000000000401100 <memcpy@plt>:
  401100:	adrp	x16, 417000 <_Znam@GLIBCXX_3.4>
  401104:	ldr	x17, [x16, #16]
  401108:	add	x16, x16, #0x10
  40110c:	br	x17

0000000000401110 <fread@plt>:
  401110:	adrp	x16, 417000 <_Znam@GLIBCXX_3.4>
  401114:	ldr	x17, [x16, #24]
  401118:	add	x16, x16, #0x18
  40111c:	br	x17

0000000000401120 <puts@plt>:
  401120:	adrp	x16, 417000 <_Znam@GLIBCXX_3.4>
  401124:	ldr	x17, [x16, #32]
  401128:	add	x16, x16, #0x20
  40112c:	br	x17

0000000000401130 <ungetc@plt>:
  401130:	adrp	x16, 417000 <_Znam@GLIBCXX_3.4>
  401134:	ldr	x17, [x16, #40]
  401138:	add	x16, x16, #0x28
  40113c:	br	x17

0000000000401140 <strlen@plt>:
  401140:	adrp	x16, 417000 <_Znam@GLIBCXX_3.4>
  401144:	ldr	x17, [x16, #48]
  401148:	add	x16, x16, #0x30
  40114c:	br	x17

0000000000401150 <fprintf@plt>:
  401150:	adrp	x16, 417000 <_Znam@GLIBCXX_3.4>
  401154:	ldr	x17, [x16, #56]
  401158:	add	x16, x16, #0x38
  40115c:	br	x17

0000000000401160 <putc@plt>:
  401160:	adrp	x16, 417000 <_Znam@GLIBCXX_3.4>
  401164:	ldr	x17, [x16, #64]
  401168:	add	x16, x16, #0x40
  40116c:	br	x17

0000000000401170 <fclose@plt>:
  401170:	adrp	x16, 417000 <_Znam@GLIBCXX_3.4>
  401174:	ldr	x17, [x16, #72]
  401178:	add	x16, x16, #0x48
  40117c:	br	x17

0000000000401180 <strtol@plt>:
  401180:	adrp	x16, 417000 <_Znam@GLIBCXX_3.4>
  401184:	ldr	x17, [x16, #80]
  401188:	add	x16, x16, #0x50
  40118c:	br	x17

0000000000401190 <free@plt>:
  401190:	adrp	x16, 417000 <_Znam@GLIBCXX_3.4>
  401194:	ldr	x17, [x16, #88]
  401198:	add	x16, x16, #0x58
  40119c:	br	x17

00000000004011a0 <strchr@plt>:
  4011a0:	adrp	x16, 417000 <_Znam@GLIBCXX_3.4>
  4011a4:	ldr	x17, [x16, #96]
  4011a8:	add	x16, x16, #0x60
  4011ac:	br	x17

00000000004011b0 <_exit@plt>:
  4011b0:	adrp	x16, 417000 <_Znam@GLIBCXX_3.4>
  4011b4:	ldr	x17, [x16, #104]
  4011b8:	add	x16, x16, #0x68
  4011bc:	br	x17

00000000004011c0 <freopen@plt>:
  4011c0:	adrp	x16, 417000 <_Znam@GLIBCXX_3.4>
  4011c4:	ldr	x17, [x16, #112]
  4011c8:	add	x16, x16, #0x70
  4011cc:	br	x17

00000000004011d0 <strerror@plt>:
  4011d0:	adrp	x16, 417000 <_Znam@GLIBCXX_3.4>
  4011d4:	ldr	x17, [x16, #120]
  4011d8:	add	x16, x16, #0x78
  4011dc:	br	x17

00000000004011e0 <strtok@plt>:
  4011e0:	adrp	x16, 417000 <_Znam@GLIBCXX_3.4>
  4011e4:	ldr	x17, [x16, #128]
  4011e8:	add	x16, x16, #0x80
  4011ec:	br	x17

00000000004011f0 <atan2@plt>:
  4011f0:	adrp	x16, 417000 <_Znam@GLIBCXX_3.4>
  4011f4:	ldr	x17, [x16, #136]
  4011f8:	add	x16, x16, #0x88
  4011fc:	br	x17

0000000000401200 <__libc_start_main@plt>:
  401200:	adrp	x16, 417000 <_Znam@GLIBCXX_3.4>
  401204:	ldr	x17, [x16, #144]
  401208:	add	x16, x16, #0x90
  40120c:	br	x17

0000000000401210 <getc@plt>:
  401210:	adrp	x16, 417000 <_Znam@GLIBCXX_3.4>
  401214:	ldr	x17, [x16, #152]
  401218:	add	x16, x16, #0x98
  40121c:	br	x17

0000000000401220 <strncmp@plt>:
  401220:	adrp	x16, 417000 <_Znam@GLIBCXX_3.4>
  401224:	ldr	x17, [x16, #160]
  401228:	add	x16, x16, #0xa0
  40122c:	br	x17

0000000000401230 <fputc@plt>:
  401230:	adrp	x16, 417000 <_Znam@GLIBCXX_3.4>
  401234:	ldr	x17, [x16, #168]
  401238:	add	x16, x16, #0xa8
  40123c:	br	x17

0000000000401240 <__ctype_b_loc@plt>:
  401240:	adrp	x16, 417000 <_Znam@GLIBCXX_3.4>
  401244:	ldr	x17, [x16, #176]
  401248:	add	x16, x16, #0xb0
  40124c:	br	x17

0000000000401250 <__isoc99_sscanf@plt>:
  401250:	adrp	x16, 417000 <_Znam@GLIBCXX_3.4>
  401254:	ldr	x17, [x16, #184]
  401258:	add	x16, x16, #0xb8
  40125c:	br	x17

0000000000401260 <fflush@plt>:
  401260:	adrp	x16, 417000 <_Znam@GLIBCXX_3.4>
  401264:	ldr	x17, [x16, #192]
  401268:	add	x16, x16, #0xc0
  40126c:	br	x17

0000000000401270 <strrchr@plt>:
  401270:	adrp	x16, 417000 <_Znam@GLIBCXX_3.4>
  401274:	ldr	x17, [x16, #200]
  401278:	add	x16, x16, #0xc8
  40127c:	br	x17

0000000000401280 <_ZdaPv@plt>:
  401280:	adrp	x16, 417000 <_Znam@GLIBCXX_3.4>
  401284:	ldr	x17, [x16, #208]
  401288:	add	x16, x16, #0xd0
  40128c:	br	x17

0000000000401290 <__errno_location@plt>:
  401290:	adrp	x16, 417000 <_Znam@GLIBCXX_3.4>
  401294:	ldr	x17, [x16, #216]
  401298:	add	x16, x16, #0xd8
  40129c:	br	x17

00000000004012a0 <fopen@plt>:
  4012a0:	adrp	x16, 417000 <_Znam@GLIBCXX_3.4>
  4012a4:	ldr	x17, [x16, #224]
  4012a8:	add	x16, x16, #0xe0
  4012ac:	br	x17

00000000004012b0 <__cxa_throw_bad_array_new_length@plt>:
  4012b0:	adrp	x16, 417000 <_Znam@GLIBCXX_3.4>
  4012b4:	ldr	x17, [x16, #232]
  4012b8:	add	x16, x16, #0xe8
  4012bc:	br	x17

00000000004012c0 <strcmp@plt>:
  4012c0:	adrp	x16, 417000 <_Znam@GLIBCXX_3.4>
  4012c4:	ldr	x17, [x16, #240]
  4012c8:	add	x16, x16, #0xf0
  4012cc:	br	x17

00000000004012d0 <fgets@plt>:
  4012d0:	adrp	x16, 417000 <_Znam@GLIBCXX_3.4>
  4012d4:	ldr	x17, [x16, #248]
  4012d8:	add	x16, x16, #0xf8
  4012dc:	br	x17

00000000004012e0 <write@plt>:
  4012e0:	adrp	x16, 417000 <_Znam@GLIBCXX_3.4>
  4012e4:	ldr	x17, [x16, #256]
  4012e8:	add	x16, x16, #0x100
  4012ec:	br	x17

00000000004012f0 <malloc@plt>:
  4012f0:	adrp	x16, 417000 <_Znam@GLIBCXX_3.4>
  4012f4:	ldr	x17, [x16, #264]
  4012f8:	add	x16, x16, #0x108
  4012fc:	br	x17

0000000000401300 <abort@plt>:
  401300:	adrp	x16, 417000 <_Znam@GLIBCXX_3.4>
  401304:	ldr	x17, [x16, #272]
  401308:	add	x16, x16, #0x110
  40130c:	br	x17

0000000000401310 <getenv@plt>:
  401310:	adrp	x16, 417000 <_Znam@GLIBCXX_3.4>
  401314:	ldr	x17, [x16, #280]
  401318:	add	x16, x16, #0x118
  40131c:	br	x17

0000000000401320 <__gxx_personality_v0@plt>:
  401320:	adrp	x16, 417000 <_Znam@GLIBCXX_3.4>
  401324:	ldr	x17, [x16, #288]
  401328:	add	x16, x16, #0x120
  40132c:	br	x17

0000000000401330 <exit@plt>:
  401330:	adrp	x16, 417000 <_Znam@GLIBCXX_3.4>
  401334:	ldr	x17, [x16, #296]
  401338:	add	x16, x16, #0x128
  40133c:	br	x17

0000000000401340 <fwrite@plt>:
  401340:	adrp	x16, 417000 <_Znam@GLIBCXX_3.4>
  401344:	ldr	x17, [x16, #304]
  401348:	add	x16, x16, #0x130
  40134c:	br	x17

0000000000401350 <_Unwind_Resume@plt>:
  401350:	adrp	x16, 417000 <_Znam@GLIBCXX_3.4>
  401354:	ldr	x17, [x16, #312]
  401358:	add	x16, x16, #0x138
  40135c:	br	x17

0000000000401360 <ferror@plt>:
  401360:	adrp	x16, 417000 <_Znam@GLIBCXX_3.4>
  401364:	ldr	x17, [x16, #320]
  401368:	add	x16, x16, #0x140
  40136c:	br	x17

0000000000401370 <__gmon_start__@plt>:
  401370:	adrp	x16, 417000 <_Znam@GLIBCXX_3.4>
  401374:	ldr	x17, [x16, #328]
  401378:	add	x16, x16, #0x148
  40137c:	br	x17

0000000000401380 <printf@plt>:
  401380:	adrp	x16, 417000 <_Znam@GLIBCXX_3.4>
  401384:	ldr	x17, [x16, #336]
  401388:	add	x16, x16, #0x150
  40138c:	br	x17

0000000000401390 <feof@plt>:
  401390:	adrp	x16, 417000 <_Znam@GLIBCXX_3.4>
  401394:	ldr	x17, [x16, #344]
  401398:	add	x16, x16, #0x158
  40139c:	br	x17

Disassembly of section .text:

00000000004013a0 <_Znwm@@Base-0x3550>:
  4013a0:	mov	x12, #0x1130                	// #4400
  4013a4:	sub	sp, sp, x12
  4013a8:	stp	x29, x30, [sp]
  4013ac:	mov	x29, sp
  4013b0:	stp	x27, x28, [sp, #80]
  4013b4:	adrp	x27, 417000 <_ZdlPvm@@Base+0x126a8>
  4013b8:	adrp	x28, 404000 <feof@plt+0x2c70>
  4013bc:	add	x28, x28, #0xc48
  4013c0:	stp	x19, x20, [sp, #16]
  4013c4:	mov	w20, w0
  4013c8:	mov	x19, x1
  4013cc:	stp	x21, x22, [sp, #32]
  4013d0:	adrp	x21, 404000 <feof@plt+0x2c70>
  4013d4:	add	x21, x21, #0xc40
  4013d8:	stp	x23, x24, [sp, #48]
  4013dc:	adrp	x23, 404000 <feof@plt+0x2c70>
  4013e0:	add	x23, x23, #0xe48
  4013e4:	stp	x25, x26, [sp, #64]
  4013e8:	adrp	x25, 417000 <_ZdlPvm@@Base+0x126a8>
  4013ec:	add	x25, x25, #0xd98
  4013f0:	mov	x24, #0x0                   	// #0
  4013f4:	ldr	x0, [x1]
  4013f8:	mov	w26, #0xffffffff            	// #-1
  4013fc:	mov	w22, #0x0                   	// #0
  401400:	str	x0, [x27, #3624]
  401404:	nop
  401408:	mov	x3, x23
  40140c:	mov	x2, x21
  401410:	mov	x1, x19
  401414:	mov	w0, w20
  401418:	mov	x4, #0x0                   	// #0
  40141c:	bl	4047a8 <feof@plt+0x3418>
  401420:	cmn	w0, #0x1
  401424:	b.eq	401538 <feof@plt+0x1a8>  // b.none
  401428:	cmp	w0, #0x73
  40142c:	b.eq	401524 <feof@plt+0x194>  // b.none
  401430:	b.gt	401480 <feof@plt+0xf0>
  401434:	cmp	w0, #0x67
  401438:	b.eq	4014fc <feof@plt+0x16c>  // b.none
  40143c:	cmp	w0, #0x6b
  401440:	b.ne	4014b0 <feof@plt+0x120>  // b.any
  401444:	adrp	x3, 417000 <_ZdlPvm@@Base+0x126a8>
  401448:	add	x1, sp, #0x930
  40144c:	mov	w2, #0x0                   	// #0
  401450:	ldr	x0, [x3, #3632]
  401454:	bl	401180 <strtol@plt>
  401458:	cbnz	x0, 4014d8 <feof@plt+0x148>
  40145c:	adrp	x3, 417000 <_ZdlPvm@@Base+0x126a8>
  401460:	ldr	x1, [sp, #2352]
  401464:	ldr	x2, [x3, #3632]
  401468:	cmp	x1, x2
  40146c:	b.eq	4014e4 <feof@plt+0x154>  // b.none
  401470:	ldrb	w1, [x1]
  401474:	cbnz	w1, 4014e4 <feof@plt+0x154>
  401478:	mov	w26, w0
  40147c:	b	401408 <feof@plt+0x78>
  401480:	cmp	w0, #0x76
  401484:	b.eq	401508 <feof@plt+0x178>  // b.none
  401488:	cmp	w0, #0x100
  40148c:	b.ne	401408 <feof@plt+0x78>  // b.any
  401490:	adrp	x0, 417000 <_ZdlPvm@@Base+0x126a8>
  401494:	adrp	x1, 404000 <feof@plt+0x2c70>
  401498:	ldr	x2, [x27, #3624]
  40149c:	add	x1, x1, #0xc88
  4014a0:	ldr	x0, [x0, #624]
  4014a4:	bl	401150 <fprintf@plt>
  4014a8:	mov	w0, #0x0                   	// #0
  4014ac:	bl	401330 <exit@plt>
  4014b0:	cmp	w0, #0x3f
  4014b4:	b.ne	401408 <feof@plt+0x78>  // b.any
  4014b8:	adrp	x0, 417000 <_ZdlPvm@@Base+0x126a8>
  4014bc:	adrp	x1, 404000 <feof@plt+0x2c70>
  4014c0:	ldr	x2, [x27, #3624]
  4014c4:	add	x1, x1, #0xc88
  4014c8:	ldr	x0, [x0, #632]
  4014cc:	bl	401150 <fprintf@plt>
  4014d0:	mov	w0, #0x1                   	// #1
  4014d4:	bl	401330 <exit@plt>
  4014d8:	ldr	x1, [sp, #2352]
  4014dc:	ldrb	w1, [x1]
  4014e0:	cbz	w1, 40152c <feof@plt+0x19c>
  4014e4:	mov	x3, x25
  4014e8:	mov	x2, x25
  4014ec:	mov	x1, x25
  4014f0:	mov	x0, x28
  4014f4:	bl	403960 <feof@plt+0x25d0>
  4014f8:	b	401408 <feof@plt+0x78>
  4014fc:	adrp	x0, 417000 <_ZdlPvm@@Base+0x126a8>
  401500:	ldr	x24, [x0, #3632]
  401504:	b	401408 <feof@plt+0x78>
  401508:	adrp	x1, 417000 <_ZdlPvm@@Base+0x126a8>
  40150c:	adrp	x0, 404000 <feof@plt+0x2c70>
  401510:	add	x0, x0, #0xc60
  401514:	ldr	x1, [x1, #600]
  401518:	bl	401380 <printf@plt>
  40151c:	mov	w0, #0x0                   	// #0
  401520:	bl	401330 <exit@plt>
  401524:	mov	w22, #0x1                   	// #1
  401528:	b	401408 <feof@plt+0x78>
  40152c:	cmp	x0, #0xff
  401530:	b.hi	4014e4 <feof@plt+0x154>  // b.pmore
  401534:	b	401478 <feof@plt+0xe8>
  401538:	adrp	x21, 417000 <_ZdlPvm@@Base+0x126a8>
  40153c:	ldr	w0, [x21, #584]
  401540:	sub	w20, w20, w0
  401544:	cmp	w20, #0x3
  401548:	b.ne	4014b8 <feof@plt+0x128>  // b.any
  40154c:	add	x0, sp, #0x130
  401550:	add	x1, x0, #0x400
  401554:	nop
  401558:	str	wzr, [x0, #1024]
  40155c:	str	wzr, [x0], #4
  401560:	cmp	x1, x0
  401564:	b.ne	401558 <feof@plt+0x1c8>  // b.any
  401568:	cbz	x24, 40157c <feof@plt+0x1ec>
  40156c:	mov	x1, x24
  401570:	add	x0, sp, #0x130
  401574:	bl	402988 <feof@plt+0x15f8>
  401578:	cbz	w0, 401990 <feof@plt+0x600>
  40157c:	ldrsw	x1, [x21, #584]
  401580:	add	x28, sp, #0xc0
  401584:	mov	x0, x28
  401588:	stp	xzr, xzr, [sp, #240]
  40158c:	add	x2, x19, x1, lsl #3
  401590:	stp	xzr, xzr, [sp, #256]
  401594:	ldr	x1, [x19, x1, lsl #3]
  401598:	stp	xzr, xzr, [sp, #272]
  40159c:	stp	xzr, xzr, [sp, #288]
  4015a0:	ldp	x20, x23, [x2, #8]
  4015a4:	bl	402138 <feof@plt+0xda8>
  4015a8:	cbnz	w0, 4015e0 <feof@plt+0x250>
  4015ac:	mov	w24, #0x1                   	// #1
  4015b0:	mov	x0, x28
  4015b4:	bl	402040 <feof@plt+0xcb0>
  4015b8:	mov	w0, w24
  4015bc:	mov	x12, #0x1130                	// #4400
  4015c0:	ldp	x29, x30, [sp]
  4015c4:	ldp	x19, x20, [sp, #16]
  4015c8:	ldp	x21, x22, [sp, #32]
  4015cc:	ldp	x23, x24, [sp, #48]
  4015d0:	ldp	x25, x26, [sp, #64]
  4015d4:	ldp	x27, x28, [sp, #80]
  4015d8:	add	sp, sp, x12
  4015dc:	ret
  4015e0:	mov	x0, x20
  4015e4:	add	x1, sp, #0x930
  4015e8:	bl	402f10 <feof@plt+0x1b80>
  4015ec:	cbz	w0, 4015ac <feof@plt+0x21c>
  4015f0:	bl	401290 <__errno_location@plt>
  4015f4:	mov	x20, x0
  4015f8:	adrp	x2, 417000 <_ZdlPvm@@Base+0x126a8>
  4015fc:	adrp	x1, 404000 <feof@plt+0x2c70>
  401600:	mov	x0, x23
  401604:	add	x1, x1, #0xcd0
  401608:	ldr	x2, [x2, #624]
  40160c:	str	wzr, [x20]
  401610:	bl	4011c0 <freopen@plt>
  401614:	mov	x1, x23
  401618:	cbz	x0, 401ae8 <feof@plt+0x758>
  40161c:	adrp	x0, 404000 <feof@plt+0x2c70>
  401620:	add	x0, x0, #0xd18
  401624:	bl	401380 <printf@plt>
  401628:	cbz	w22, 401648 <feof@plt+0x2b8>
  40162c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x126a8>
  401630:	mov	x2, #0x8                   	// #8
  401634:	mov	x1, #0x1                   	// #1
  401638:	ldr	x3, [x0, #624]
  40163c:	adrp	x0, 404000 <feof@plt+0x2c70>
  401640:	add	x0, x0, #0xcf8
  401644:	bl	401340 <fwrite@plt>
  401648:	ldrsw	x0, [x21, #584]
  40164c:	ldr	x0, [x19, x0, lsl #3]
  401650:	bl	404968 <_ZdlPvm@@Base+0x10>
  401654:	mov	x20, x0
  401658:	bl	401140 <strlen@plt>
  40165c:	cmp	w0, #0x4
  401660:	b.le	401684 <feof@plt+0x2f4>
  401664:	sxtw	x0, w0
  401668:	adrp	x1, 404000 <feof@plt+0x2c70>
  40166c:	sub	x19, x0, #0x4
  401670:	add	x1, x1, #0xd08
  401674:	add	x0, x20, x19
  401678:	bl	4012c0 <strcmp@plt>
  40167c:	cbnz	w0, 401684 <feof@plt+0x2f4>
  401680:	strb	wzr, [x20, x19]
  401684:	mov	x0, x20
  401688:	mov	w1, #0x2f                  	// #47
  40168c:	bl	401270 <strrchr@plt>
  401690:	cbz	x0, 401698 <feof@plt+0x308>
  401694:	add	x20, x0, #0x1
  401698:	adrp	x0, 404000 <feof@plt+0x2c70>
  40169c:	mov	x1, x20
  4016a0:	add	x0, x0, #0xd10
  4016a4:	bl	401380 <printf@plt>
  4016a8:	ldr	w0, [sp, #224]
  4016ac:	cmp	w0, #0x1
  4016b0:	b.le	4019f4 <feof@plt+0x664>
  4016b4:	ldr	x2, [sp, #296]
  4016b8:	ldr	w1, [x2, #4]
  4016bc:	cmp	w1, #0x0
  4016c0:	b.gt	4019e4 <feof@plt+0x654>
  4016c4:	ldr	w1, [x2]
  4016c8:	cbnz	w1, 401aa0 <feof@plt+0x710>
  4016cc:	cmp	w0, #0x4
  4016d0:	b.le	4019dc <feof@plt+0x64c>
  4016d4:	ldr	x0, [sp, #296]
  4016d8:	ldr	w0, [x0, #16]
  4016dc:	str	w0, [sp, #108]
  4016e0:	adrp	x25, 417000 <_ZdlPvm@@Base+0x126a8>
  4016e4:	add	x25, x25, #0x170
  4016e8:	add	x23, x25, #0x80
  4016ec:	add	x24, sp, #0x930
  4016f0:	mov	w21, #0x0                   	// #0
  4016f4:	nop
  4016f8:	ldr	x22, [x24]
  4016fc:	mov	x20, x25
  401700:	cbz	x22, 40172c <feof@plt+0x39c>
  401704:	ldr	x19, [x20]
  401708:	mov	x27, x22
  40170c:	nop
  401710:	ldr	x1, [x27]
  401714:	mov	x0, x19
  401718:	bl	4012c0 <strcmp@plt>
  40171c:	cbnz	w0, 401724 <feof@plt+0x394>
  401720:	str	w21, [x20, #8]
  401724:	ldr	x27, [x27, #8]
  401728:	cbnz	x27, 401710 <feof@plt+0x380>
  40172c:	add	x20, x20, #0x10
  401730:	cmp	x23, x20
  401734:	b.ne	401700 <feof@plt+0x370>  // b.any
  401738:	add	w21, w21, #0x1
  40173c:	add	x24, x24, #0x8
  401740:	cmp	w21, #0x100
  401744:	b.ne	4016f8 <feof@plt+0x368>  // b.any
  401748:	adrp	x22, 404000 <feof@plt+0x2c70>
  40174c:	adrp	x21, 404000 <feof@plt+0x2c70>
  401750:	add	x22, x22, #0xd58
  401754:	add	x21, x21, #0xd48
  401758:	add	x19, x25, #0x80
  40175c:	mov	w8, #0x0                   	// #0
  401760:	mov	w20, #0x0                   	// #0
  401764:	ldrb	w1, [x19]
  401768:	ldrb	w2, [x19, #1]
  40176c:	ldrb	w0, [x19, #2]
  401770:	add	x1, x25, x1, lsl #4
  401774:	add	x2, x25, x2, lsl #4
  401778:	add	x0, x25, x0, lsl #4
  40177c:	ldr	w1, [x1, #8]
  401780:	ldr	w2, [x2, #8]
  401784:	ldr	w9, [x0, #8]
  401788:	cmp	w1, #0x0
  40178c:	ccmp	w2, #0x0, #0x1, ge  // ge = tcont
  401790:	ccmp	w9, #0x0, #0x1, ge  // ge = tcont
  401794:	b.ge	401a04 <feof@plt+0x674>  // b.tcont
  401798:	add	w20, w20, #0x1
  40179c:	add	x19, x19, #0x10
  4017a0:	cmp	w20, #0x5
  4017a4:	b.ne	401764 <feof@plt+0x3d4>  // b.any
  4017a8:	cbz	w8, 4017c8 <feof@plt+0x438>
  4017ac:	adrp	x0, 417000 <_ZdlPvm@@Base+0x126a8>
  4017b0:	mov	x2, #0x3                   	// #3
  4017b4:	mov	x1, #0x1                   	// #1
  4017b8:	ldr	x3, [x0, #624]
  4017bc:	adrp	x0, 404000 <feof@plt+0x2c70>
  4017c0:	add	x0, x0, #0xd60
  4017c4:	bl	401340 <fwrite@plt>
  4017c8:	ldr	w1, [sp, #228]
  4017cc:	adrp	x0, 404000 <feof@plt+0x2c70>
  4017d0:	add	x0, x0, #0xd68
  4017d4:	bl	401380 <printf@plt>
  4017d8:	ldr	w1, [sp, #232]
  4017dc:	adrp	x0, 404000 <feof@plt+0x2c70>
  4017e0:	add	x0, x0, #0xd78
  4017e4:	bl	401380 <printf@plt>
  4017e8:	ldr	w1, [sp, #192]
  4017ec:	adrp	x22, 404000 <feof@plt+0x2c70>
  4017f0:	adrp	x21, 404000 <feof@plt+0x2c70>
  4017f4:	mov	w0, #0xffffffff            	// #-1
  4017f8:	add	x22, x22, #0xd88
  4017fc:	add	x21, x21, #0xd98
  401800:	mov	w15, #0x0                   	// #0
  401804:	str	x28, [sp, #136]
  401808:	stp	w1, w0, [sp, #144]
  40180c:	b	40181c <feof@plt+0x48c>
  401810:	ldrb	w0, [sp, #131]
  401814:	cmp	w0, w26
  401818:	b.ne	401a50 <feof@plt+0x6c0>  // b.any
  40181c:	add	x3, sp, #0x84
  401820:	add	x2, sp, #0x83
  401824:	add	x1, sp, #0x82
  401828:	add	x0, sp, #0x88
  40182c:	bl	401c90 <feof@plt+0x900>
  401830:	mov	w24, w0
  401834:	cbnz	w0, 401810 <feof@plt+0x480>
  401838:	adrp	x0, 404000 <feof@plt+0x2c70>
  40183c:	add	x0, x0, #0xda8
  401840:	bl	401120 <puts@plt>
  401844:	adrp	x0, 404000 <feof@plt+0x2c70>
  401848:	add	x0, x0, #0xdb0
  40184c:	bl	404968 <_ZdlPvm@@Base+0x10>
  401850:	add	x20, sp, #0xa8
  401854:	adrp	x2, 404000 <feof@plt+0x2c70>
  401858:	adrp	x1, 404000 <feof@plt+0x2c70>
  40185c:	add	x2, x2, #0xdb8
  401860:	add	x1, x1, #0xdc8
  401864:	mov	x19, #0x0                   	// #0
  401868:	stp	x2, x1, [sp, #112]
  40186c:	stp	x0, xzr, [sp, #152]
  401870:	ldr	w0, [sp, #192]
  401874:	mov	w22, w19
  401878:	cmp	w0, w19
  40187c:	b.gt	401980 <feof@plt+0x5f0>
  401880:	ldr	w1, [sp, #196]
  401884:	cmp	w1, w19
  401888:	b.lt	401980 <feof@plt+0x5f0>  // b.tstop
  40188c:	sub	w0, w19, w0
  401890:	mov	w2, #0x6                   	// #6
  401894:	ldr	x1, [sp, #240]
  401898:	smull	x0, w0, w2
  40189c:	add	x3, x1, x0
  4018a0:	ldrb	w0, [x1, x0]
  4018a4:	cbz	w0, 401980 <feof@plt+0x5f0>
  4018a8:	add	x1, sp, #0x930
  4018ac:	ldr	x25, [x1, x19, lsl #3]
  4018b0:	cbz	x25, 4019d4 <feof@plt+0x644>
  4018b4:	ldp	x1, x5, [sp, #248]
  4018b8:	ubfiz	x0, x0, #2, #8
  4018bc:	add	x2, sp, #0x130
  4018c0:	add	x4, x2, x19, lsl #2
  4018c4:	ldp	x7, x6, [sp, #264]
  4018c8:	ldr	w2, [x1, x0]
  4018cc:	ldr	x1, [x25]
  4018d0:	str	w2, [sp, #168]
  4018d4:	ldr	w4, [x4, #1024]
  4018d8:	ldrb	w8, [x3, #1]
  4018dc:	ldr	x0, [sp, #112]
  4018e0:	ldr	w26, [x5, x8, lsl #2]
  4018e4:	add	x5, sp, #0x130
  4018e8:	str	w26, [sp, #172]
  4018ec:	ldrb	w8, [x3, #2]
  4018f0:	ldr	w5, [x5, x19, lsl #2]
  4018f4:	ldr	w7, [x7, x8, lsl #2]
  4018f8:	str	w7, [sp, #176]
  4018fc:	mov	w27, w7
  401900:	ldrb	w3, [x3, #3]
  401904:	ldr	w3, [x6, x3, lsl #2]
  401908:	stp	w3, w5, [sp, #180]
  40190c:	str	w4, [sp, #188]
  401910:	bl	401380 <printf@plt>
  401914:	mov	x0, #0x5                   	// #5
  401918:	ldr	w1, [x20, x0, lsl #2]
  40191c:	mov	w21, w0
  401920:	cbnz	w1, 401998 <feof@plt+0x608>
  401924:	subs	x0, x0, #0x1
  401928:	b.ne	401918 <feof@plt+0x588>  // b.any
  40192c:	mov	w0, #0x1                   	// #1
  401930:	str	w0, [sp, #132]
  401934:	ldr	w0, [sp, #108]
  401938:	cmp	w27, #0x0
  40193c:	cset	w1, gt
  401940:	cmp	w26, w0
  401944:	b.le	40194c <feof@plt+0x5bc>
  401948:	add	w1, w1, #0x2
  40194c:	ldr	x0, [sp, #120]
  401950:	mov	w2, w22
  401954:	bl	401380 <printf@plt>
  401958:	ldr	x21, [x25, #8]
  40195c:	cbz	x21, 401980 <feof@plt+0x5f0>
  401960:	adrp	x22, 404000 <feof@plt+0x2c70>
  401964:	add	x22, x22, #0xdd8
  401968:	ldr	x1, [x21]
  40196c:	mov	x0, x22
  401970:	bl	401380 <printf@plt>
  401974:	ldr	x21, [x21, #8]
  401978:	cbnz	x21, 401968 <feof@plt+0x5d8>
  40197c:	nop
  401980:	add	x19, x19, #0x1
  401984:	cmp	x19, #0x100
  401988:	b.ne	401870 <feof@plt+0x4e0>  // b.any
  40198c:	b	4015b0 <feof@plt+0x220>
  401990:	mov	w24, #0x1                   	// #1
  401994:	b	4015b8 <feof@plt+0x228>
  401998:	mov	w1, #0x1                   	// #1
  40199c:	adrp	x23, 404000 <feof@plt+0x2c70>
  4019a0:	mov	w0, w1
  4019a4:	add	x23, x23, #0xdc0
  4019a8:	str	w1, [sp, #132]
  4019ac:	nop
  4019b0:	ldr	w1, [x20, w0, sxtw #2]
  4019b4:	mov	x0, x23
  4019b8:	bl	401380 <printf@plt>
  4019bc:	ldr	w0, [sp, #132]
  4019c0:	add	w0, w0, #0x1
  4019c4:	str	w0, [sp, #132]
  4019c8:	cmp	w0, w21
  4019cc:	b.le	4019b0 <feof@plt+0x620>
  4019d0:	b	401934 <feof@plt+0x5a4>
  4019d4:	add	x25, sp, #0x98
  4019d8:	b	4018b4 <feof@plt+0x524>
  4019dc:	str	wzr, [sp, #108]
  4019e0:	b	4016e0 <feof@plt+0x350>
  4019e4:	adrp	x0, 404000 <feof@plt+0x2c70>
  4019e8:	add	x0, x0, #0xd28
  4019ec:	bl	401380 <printf@plt>
  4019f0:	ldr	w0, [sp, #224]
  4019f4:	cmp	w0, #0x0
  4019f8:	b.le	4016cc <feof@plt+0x33c>
  4019fc:	ldr	x2, [sp, #296]
  401a00:	b	4016c4 <feof@plt+0x334>
  401a04:	add	x3, sp, #0xa8
  401a08:	mov	x0, x28
  401a0c:	bl	401e20 <feof@plt+0xa90>
  401a10:	cbz	w0, 401798 <feof@plt+0x408>
  401a14:	ldrb	w0, [sp, #168]
  401a18:	cmp	w0, w9
  401a1c:	b.ne	401798 <feof@plt+0x408>  // b.any
  401a20:	cbnz	w8, 401a3c <feof@plt+0x6ac>
  401a24:	adrp	x0, 417000 <_ZdlPvm@@Base+0x126a8>
  401a28:	mov	x2, #0x9                   	// #9
  401a2c:	mov	x1, #0x1                   	// #1
  401a30:	ldr	x3, [x0, #624]
  401a34:	mov	x0, x21
  401a38:	bl	401340 <fwrite@plt>
  401a3c:	ldr	x1, [x19, #8]
  401a40:	mov	x0, x22
  401a44:	bl	401380 <printf@plt>
  401a48:	mov	w8, #0x1                   	// #1
  401a4c:	b	401798 <feof@plt+0x408>
  401a50:	ldrb	w1, [sp, #130]
  401a54:	add	x2, sp, #0x930
  401a58:	ldr	x23, [x2, w0, sxtw #3]
  401a5c:	ldr	x20, [x2, x1, lsl #3]
  401a60:	cbz	x20, 40181c <feof@plt+0x48c>
  401a64:	cbz	x23, 401a98 <feof@plt+0x708>
  401a68:	cbnz	w15, 401a74 <feof@plt+0x6e4>
  401a6c:	mov	x0, x22
  401a70:	bl	401120 <puts@plt>
  401a74:	mov	x19, x23
  401a78:	ldr	w3, [sp, #132]
  401a7c:	mov	x0, x21
  401a80:	ldr	x2, [x19]
  401a84:	ldr	x1, [x20]
  401a88:	bl	401380 <printf@plt>
  401a8c:	ldr	x19, [x19, #8]
  401a90:	cbnz	x19, 401a78 <feof@plt+0x6e8>
  401a94:	mov	w15, #0x1                   	// #1
  401a98:	ldr	x20, [x20, #8]
  401a9c:	b	401a60 <feof@plt+0x6d0>
  401aa0:	scvtf	d0, w1
  401aa4:	mov	x0, #0x3eb0000000000000    	// #4517110426252607488
  401aa8:	fmov	d2, x0
  401aac:	fmov	d1, #1.000000000000000000e+00
  401ab0:	fmul	d0, d0, d2
  401ab4:	bl	4011f0 <atan2@plt>
  401ab8:	mov	x0, #0x800000000000        	// #140737488355328
  401abc:	movk	x0, #0x4066, lsl #48
  401ac0:	fmov	d1, x0
  401ac4:	adrp	x0, 404000 <feof@plt+0x2c70>
  401ac8:	fmul	d0, d0, d1
  401acc:	ldr	d2, [x0, #3648]
  401ad0:	adrp	x0, 404000 <feof@plt+0x2c70>
  401ad4:	add	x0, x0, #0xd38
  401ad8:	fdiv	d0, d0, d2
  401adc:	bl	401380 <printf@plt>
  401ae0:	ldr	w0, [sp, #224]
  401ae4:	b	4016cc <feof@plt+0x33c>
  401ae8:	add	x0, sp, #0x98
  401aec:	bl	403508 <feof@plt+0x2178>
  401af0:	ldr	w0, [x20]
  401af4:	bl	4011d0 <strerror@plt>
  401af8:	mov	x1, x0
  401afc:	add	x0, sp, #0xa8
  401b00:	bl	403508 <feof@plt+0x2178>
  401b04:	adrp	x3, 417000 <_ZdlPvm@@Base+0x126a8>
  401b08:	adrp	x0, 404000 <feof@plt+0x2c70>
  401b0c:	add	x2, sp, #0xa8
  401b10:	add	x1, sp, #0x98
  401b14:	add	x3, x3, #0xd98
  401b18:	add	x0, x0, #0xcd8
  401b1c:	bl	403960 <feof@plt+0x25d0>
  401b20:	b	4015ac <feof@plt+0x21c>
  401b24:	mov	x19, x0
  401b28:	mov	x0, x28
  401b2c:	bl	402040 <feof@plt+0xcb0>
  401b30:	mov	x0, x19
  401b34:	bl	401350 <_Unwind_Resume@plt>
  401b38:	adrp	x0, 417000 <_ZdlPvm@@Base+0x126a8>
  401b3c:	add	x0, x0, #0x288
  401b40:	b	4034f0 <feof@plt+0x2160>
  401b44:	nop
  401b48:	adrp	x0, 417000 <_ZdlPvm@@Base+0x126a8>
  401b4c:	ldr	w0, [x0, #656]
  401b50:	cbnz	w0, 401b58 <feof@plt+0x7c8>
  401b54:	b	403228 <feof@plt+0x1e98>
  401b58:	ret
  401b5c:	nop
  401b60:	adrp	x0, 417000 <_ZdlPvm@@Base+0x126a8>
  401b64:	str	wzr, [x0, #3480]
  401b68:	ret
  401b6c:	mov	x29, #0x0                   	// #0
  401b70:	mov	x30, #0x0                   	// #0
  401b74:	mov	x5, x0
  401b78:	ldr	x1, [sp]
  401b7c:	add	x2, sp, #0x8
  401b80:	mov	x6, sp
  401b84:	movz	x0, #0x0, lsl #48
  401b88:	movk	x0, #0x0, lsl #32
  401b8c:	movk	x0, #0x40, lsl #16
  401b90:	movk	x0, #0x13a0
  401b94:	movz	x3, #0x0, lsl #48
  401b98:	movk	x3, #0x0, lsl #32
  401b9c:	movk	x3, #0x40, lsl #16
  401ba0:	movk	x3, #0x49c0
  401ba4:	movz	x4, #0x0, lsl #48
  401ba8:	movk	x4, #0x0, lsl #32
  401bac:	movk	x4, #0x40, lsl #16
  401bb0:	movk	x4, #0x4a40
  401bb4:	bl	401200 <__libc_start_main@plt>
  401bb8:	bl	401300 <abort@plt>
  401bbc:	adrp	x0, 416000 <_ZdlPvm@@Base+0x116a8>
  401bc0:	ldr	x0, [x0, #4064]
  401bc4:	cbz	x0, 401bcc <feof@plt+0x83c>
  401bc8:	b	401370 <__gmon_start__@plt>
  401bcc:	ret
  401bd0:	adrp	x0, 417000 <_ZdlPvm@@Base+0x126a8>
  401bd4:	add	x0, x0, #0x270
  401bd8:	adrp	x1, 417000 <_ZdlPvm@@Base+0x126a8>
  401bdc:	add	x1, x1, #0x270
  401be0:	cmp	x1, x0
  401be4:	b.eq	401bfc <feof@plt+0x86c>  // b.none
  401be8:	adrp	x1, 404000 <feof@plt+0x2c70>
  401bec:	ldr	x1, [x1, #2656]
  401bf0:	cbz	x1, 401bfc <feof@plt+0x86c>
  401bf4:	mov	x16, x1
  401bf8:	br	x16
  401bfc:	ret
  401c00:	adrp	x0, 417000 <_ZdlPvm@@Base+0x126a8>
  401c04:	add	x0, x0, #0x270
  401c08:	adrp	x1, 417000 <_ZdlPvm@@Base+0x126a8>
  401c0c:	add	x1, x1, #0x270
  401c10:	sub	x1, x1, x0
  401c14:	lsr	x2, x1, #63
  401c18:	add	x1, x2, x1, asr #3
  401c1c:	cmp	xzr, x1, asr #1
  401c20:	asr	x1, x1, #1
  401c24:	b.eq	401c3c <feof@plt+0x8ac>  // b.none
  401c28:	adrp	x2, 404000 <feof@plt+0x2c70>
  401c2c:	ldr	x2, [x2, #2664]
  401c30:	cbz	x2, 401c3c <feof@plt+0x8ac>
  401c34:	mov	x16, x2
  401c38:	br	x16
  401c3c:	ret
  401c40:	stp	x29, x30, [sp, #-32]!
  401c44:	mov	x29, sp
  401c48:	str	x19, [sp, #16]
  401c4c:	adrp	x19, 417000 <_ZdlPvm@@Base+0x126a8>
  401c50:	ldrb	w0, [x19, #640]
  401c54:	cbnz	w0, 401c64 <feof@plt+0x8d4>
  401c58:	bl	401bd0 <feof@plt+0x840>
  401c5c:	mov	w0, #0x1                   	// #1
  401c60:	strb	w0, [x19, #640]
  401c64:	ldr	x19, [sp, #16]
  401c68:	ldp	x29, x30, [sp], #32
  401c6c:	ret
  401c70:	b	401c00 <feof@plt+0x870>
  401c74:	nop
  401c78:	ldr	w3, [x1]
  401c7c:	mov	w2, #0xffffffff            	// #-1
  401c80:	str	x1, [x0]
  401c84:	stp	w3, w2, [x0, #8]
  401c88:	ret
  401c8c:	nop
  401c90:	ldr	x13, [x0]
  401c94:	mov	x14, x0
  401c98:	ldr	w8, [x0, #8]
  401c9c:	ldr	w11, [x13, #4]
  401ca0:	cmp	w8, w11
  401ca4:	b.gt	401d50 <feof@plt+0x9c0>
  401ca8:	ldrsw	x4, [x13]
  401cac:	sxtw	x9, w8
  401cb0:	ldr	x0, [x13, #48]
  401cb4:	sub	x9, x9, x4
  401cb8:	mov	w12, #0xffffffff            	// #-1
  401cbc:	add	x9, x9, x9, lsl #1
  401cc0:	add	x9, x0, x9, lsl #1
  401cc4:	b	401ce0 <feof@plt+0x950>
  401cc8:	add	w8, w8, #0x1
  401ccc:	str	w8, [x14, #8]
  401cd0:	cmp	w8, w11
  401cd4:	add	x9, x9, #0x6
  401cd8:	b.gt	401d50 <feof@plt+0x9c0>
  401cdc:	nop
  401ce0:	ldrb	w4, [x9, #4]
  401ce4:	cmp	w4, #0x1
  401ce8:	b.ne	401cc8 <feof@plt+0x938>  // b.any
  401cec:	ldr	w5, [x14, #12]
  401cf0:	ldr	x7, [x13, #88]
  401cf4:	tbnz	w5, #31, 401d58 <feof@plt+0x9c8>
  401cf8:	sbfiz	x0, x5, #2, #32
  401cfc:	add	x10, x7, x0
  401d00:	ldrb	w4, [x7, x0]
  401d04:	b	401d30 <feof@plt+0x9a0>
  401d08:	ldrsb	w10, [x10, #2]
  401d0c:	add	w6, w4, #0x1
  401d10:	add	w5, w5, w6
  401d14:	sbfiz	x6, x5, #2, #32
  401d18:	tbnz	w10, #31, 401d88 <feof@plt+0x9f8>
  401d1c:	cmp	w4, #0x80
  401d20:	b.eq	401d38 <feof@plt+0x9a8>  // b.none
  401d24:	str	w5, [x14, #12]
  401d28:	add	x10, x7, x6
  401d2c:	ldrb	w4, [x7, x6]
  401d30:	cmp	w4, #0x80
  401d34:	b.le	401d08 <feof@plt+0x978>
  401d38:	add	w8, w8, #0x1
  401d3c:	str	w8, [x14, #8]
  401d40:	str	w12, [x14, #12]
  401d44:	cmp	w8, w11
  401d48:	add	x9, x9, #0x6
  401d4c:	b.le	401ce0 <feof@plt+0x950>
  401d50:	mov	w0, #0x0                   	// #0
  401d54:	ret
  401d58:	ldrb	w5, [x9, #5]
  401d5c:	str	w5, [x14, #12]
  401d60:	ubfiz	x0, x5, #2, #8
  401d64:	add	x10, x7, x0
  401d68:	ldrb	w4, [x7, x0]
  401d6c:	cmp	w4, #0x80
  401d70:	b.ls	401d30 <feof@plt+0x9a0>  // b.plast
  401d74:	ldrb	w5, [x10, #2]
  401d78:	ldrb	w0, [x10, #3]
  401d7c:	add	w5, w0, w5, lsl #8
  401d80:	str	w5, [x14, #12]
  401d84:	b	401cf8 <feof@plt+0x968>
  401d88:	strb	w8, [x1]
  401d8c:	cmp	w4, #0x80
  401d90:	ldr	x1, [x14]
  401d94:	ldrsw	x0, [x14, #12]
  401d98:	ldr	x1, [x1, #88]
  401d9c:	add	x0, x1, x0, lsl #2
  401da0:	ldrb	w0, [x0, #1]
  401da4:	strb	w0, [x2]
  401da8:	ldr	x0, [x14]
  401dac:	ldrsw	x1, [x14, #12]
  401db0:	ldp	x5, x2, [x0, #88]
  401db4:	add	x1, x5, x1, lsl #2
  401db8:	ldrb	w0, [x1, #2]
  401dbc:	ldrb	w1, [x1, #3]
  401dc0:	sub	w0, w0, #0x80
  401dc4:	add	w0, w1, w0, lsl #8
  401dc8:	ldr	w0, [x2, w0, sxtw #2]
  401dcc:	str	w0, [x3]
  401dd0:	b.eq	401dec <feof@plt+0xa5c>  // b.none
  401dd4:	ldr	w1, [x14, #12]
  401dd8:	add	w4, w4, #0x1
  401ddc:	mov	w0, #0x1                   	// #1
  401de0:	add	w4, w1, w4
  401de4:	str	w4, [x14, #12]
  401de8:	ret
  401dec:	ldr	w1, [x14, #8]
  401df0:	mov	w2, #0xffffffff            	// #-1
  401df4:	mov	w0, #0x1                   	// #1
  401df8:	add	w1, w1, w0
  401dfc:	stp	w1, w2, [x14, #8]
  401e00:	ret
  401e04:	nop
  401e08:	stp	xzr, xzr, [x0, #48]
  401e0c:	stp	xzr, xzr, [x0, #64]
  401e10:	stp	xzr, xzr, [x0, #80]
  401e14:	stp	xzr, xzr, [x0, #96]
  401e18:	ret
  401e1c:	nop
  401e20:	ldr	w6, [x0]
  401e24:	mov	x4, x0
  401e28:	and	w2, w2, #0xff
  401e2c:	and	w5, w1, #0xff
  401e30:	cmp	w6, w1, uxtb
  401e34:	b.gt	401ef0 <feof@plt+0xb60>
  401e38:	ldr	w1, [x4, #4]
  401e3c:	mov	w0, #0x0                   	// #0
  401e40:	cmp	w5, w1
  401e44:	b.gt	401e70 <feof@plt+0xae0>
  401e48:	sub	w5, w5, w6
  401e4c:	mov	w6, #0x6                   	// #6
  401e50:	ldr	x1, [x4, #48]
  401e54:	smull	x5, w5, w6
  401e58:	add	x6, x1, x5
  401e5c:	ldrb	w1, [x1, x5]
  401e60:	cbz	w1, 401e70 <feof@plt+0xae0>
  401e64:	ldrb	w1, [x6, #4]
  401e68:	cmp	w1, #0x1
  401e6c:	b.eq	401e74 <feof@plt+0xae4>  // b.none
  401e70:	ret
  401e74:	ldrb	w5, [x6, #5]
  401e78:	ldr	x7, [x4, #88]
  401e7c:	mov	w4, w5
  401e80:	ubfiz	x1, x5, #2, #8
  401e84:	add	x6, x7, x1
  401e88:	ldrb	w1, [x7, x1]
  401e8c:	cmp	w1, #0x80
  401e90:	b.ls	401ec8 <feof@plt+0xb38>  // b.plast
  401e94:	ldrb	w1, [x6, #3]
  401e98:	ldrb	w4, [x6, #2]
  401e9c:	add	w4, w1, w4, lsl #8
  401ea0:	sbfiz	x1, x4, #2, #32
  401ea4:	add	x6, x7, x1
  401ea8:	ldrb	w1, [x7, x1]
  401eac:	cmp	w1, #0x80
  401eb0:	b.le	401ec8 <feof@plt+0xb38>
  401eb4:	b	401e70 <feof@plt+0xae0>
  401eb8:	ldrb	w1, [x7, x0]
  401ebc:	add	x6, x7, x0
  401ec0:	cmp	w1, #0x80
  401ec4:	b.gt	401ef0 <feof@plt+0xb60>
  401ec8:	ldrb	w5, [x6, #2]
  401ecc:	add	w0, w1, #0x1
  401ed0:	add	w4, w4, w0
  401ed4:	sbfiz	x0, x4, #2, #32
  401ed8:	cbnz	w5, 401ee8 <feof@plt+0xb58>
  401edc:	ldrb	w5, [x6, #1]
  401ee0:	cmp	w5, w2
  401ee4:	b.eq	401ef8 <feof@plt+0xb68>  // b.none
  401ee8:	cmp	w1, #0x80
  401eec:	b.ne	401eb8 <feof@plt+0xb28>  // b.any
  401ef0:	mov	w0, #0x0                   	// #0
  401ef4:	ret
  401ef8:	ldrb	w1, [x6, #3]
  401efc:	mov	w0, #0x1                   	// #1
  401f00:	strb	w1, [x3]
  401f04:	ret
  401f08:	ldr	w3, [x0]
  401f0c:	mov	x2, x0
  401f10:	mov	w0, #0x0                   	// #0
  401f14:	cmp	w3, w1
  401f18:	b.gt	401f48 <feof@plt+0xbb8>
  401f1c:	ldr	w4, [x2, #4]
  401f20:	mov	w0, #0x0                   	// #0
  401f24:	cmp	w4, w1
  401f28:	b.lt	401f48 <feof@plt+0xbb8>  // b.tstop
  401f2c:	sub	w1, w1, w3
  401f30:	mov	w3, #0x6                   	// #6
  401f34:	ldr	x0, [x2, #48]
  401f38:	smull	x1, w1, w3
  401f3c:	ldrb	w0, [x0, x1]
  401f40:	cmp	w0, #0x0
  401f44:	cset	w0, ne  // ne = any
  401f48:	ret
  401f4c:	nop
  401f50:	ldr	w4, [x0]
  401f54:	mov	w3, #0x6                   	// #6
  401f58:	ldp	x2, x0, [x0, #48]
  401f5c:	sub	w1, w1, w4
  401f60:	smull	x1, w1, w3
  401f64:	ldrb	w1, [x2, x1]
  401f68:	ldr	w0, [x0, x1, lsl #2]
  401f6c:	ret
  401f70:	ldr	w4, [x0]
  401f74:	mov	w3, #0x6                   	// #6
  401f78:	ldr	x2, [x0, #48]
  401f7c:	sub	w1, w1, w4
  401f80:	ldr	x0, [x0, #64]
  401f84:	smaddl	x1, w1, w3, x2
  401f88:	ldrb	w1, [x1, #1]
  401f8c:	ldr	w0, [x0, x1, lsl #2]
  401f90:	ret
  401f94:	nop
  401f98:	ldr	w4, [x0]
  401f9c:	mov	w3, #0x6                   	// #6
  401fa0:	ldr	x2, [x0, #48]
  401fa4:	sub	w1, w1, w4
  401fa8:	ldr	x0, [x0, #72]
  401fac:	smaddl	x1, w1, w3, x2
  401fb0:	ldrb	w1, [x1, #2]
  401fb4:	ldr	w0, [x0, x1, lsl #2]
  401fb8:	ret
  401fbc:	nop
  401fc0:	ldr	w4, [x0]
  401fc4:	mov	w3, #0x6                   	// #6
  401fc8:	ldr	x2, [x0, #48]
  401fcc:	sub	w1, w1, w4
  401fd0:	ldr	x0, [x0, #80]
  401fd4:	smaddl	x1, w1, w3, x2
  401fd8:	ldrb	w1, [x1, #3]
  401fdc:	ldr	w0, [x0, x1, lsl #2]
  401fe0:	ret
  401fe4:	nop
  401fe8:	cmp	w1, #0x0
  401fec:	mov	x3, x0
  401ff0:	b.le	402024 <feof@plt+0xc94>
  401ff4:	ldr	w4, [x3, #32]
  401ff8:	mov	w0, #0x0                   	// #0
  401ffc:	cmp	w4, w1
  402000:	b.ge	402008 <feof@plt+0xc78>  // b.tcont
  402004:	ret
  402008:	mov	x4, #0xfffffffffffffffc    	// #-4
  40200c:	mov	w0, #0x1                   	// #1
  402010:	ldr	x3, [x3, #104]
  402014:	add	x1, x4, w1, sxtw #2
  402018:	ldr	w1, [x3, x1]
  40201c:	str	w1, [x2]
  402020:	ret
  402024:	mov	w0, #0x0                   	// #0
  402028:	ret
  40202c:	nop
  402030:	ldr	w0, [x0, #36]
  402034:	ret
  402038:	ldr	w0, [x0, #40]
  40203c:	ret
  402040:	stp	x29, x30, [sp, #-32]!
  402044:	mov	x29, sp
  402048:	str	x19, [sp, #16]
  40204c:	mov	x19, x0
  402050:	ldr	x0, [x0, #48]
  402054:	cbz	x0, 40205c <feof@plt+0xccc>
  402058:	bl	401280 <_ZdaPv@plt>
  40205c:	ldr	x0, [x19, #56]
  402060:	cbz	x0, 402068 <feof@plt+0xcd8>
  402064:	bl	401280 <_ZdaPv@plt>
  402068:	ldr	x0, [x19, #64]
  40206c:	cbz	x0, 402074 <feof@plt+0xce4>
  402070:	bl	401280 <_ZdaPv@plt>
  402074:	ldr	x0, [x19, #72]
  402078:	cbz	x0, 402080 <feof@plt+0xcf0>
  40207c:	bl	401280 <_ZdaPv@plt>
  402080:	ldr	x0, [x19, #80]
  402084:	cbz	x0, 40208c <feof@plt+0xcfc>
  402088:	bl	401280 <_ZdaPv@plt>
  40208c:	ldr	x0, [x19, #88]
  402090:	cbz	x0, 402098 <feof@plt+0xd08>
  402094:	bl	401280 <_ZdaPv@plt>
  402098:	ldr	x0, [x19, #96]
  40209c:	cbz	x0, 4020a4 <feof@plt+0xd14>
  4020a0:	bl	401280 <_ZdaPv@plt>
  4020a4:	ldr	x0, [x19, #104]
  4020a8:	cbz	x0, 4020b8 <feof@plt+0xd28>
  4020ac:	ldr	x19, [sp, #16]
  4020b0:	ldp	x29, x30, [sp], #32
  4020b4:	b	401280 <_ZdaPv@plt>
  4020b8:	ldr	x19, [sp, #16]
  4020bc:	ldp	x29, x30, [sp], #32
  4020c0:	ret
  4020c4:	nop
  4020c8:	ldr	x1, [x0]
  4020cc:	mov	x2, x1
  4020d0:	add	x3, x1, #0x1
  4020d4:	str	x3, [x0]
  4020d8:	ldrb	w3, [x2], #2
  4020dc:	str	x2, [x0]
  4020e0:	ldrb	w0, [x1, #1]
  4020e4:	orr	w0, w0, w3, lsl #8
  4020e8:	ret
  4020ec:	nop
  4020f0:	ldr	x1, [x0]
  4020f4:	mov	x3, x1
  4020f8:	add	x2, x1, #0x1
  4020fc:	str	x2, [x0]
  402100:	add	x6, x1, #0x3
  402104:	add	x5, x1, #0x4
  402108:	ldrb	w2, [x3], #2
  40210c:	str	x3, [x0]
  402110:	ldrb	w4, [x1, #1]
  402114:	str	x6, [x0]
  402118:	ldrb	w3, [x1, #2]
  40211c:	lsl	w4, w4, #16
  402120:	str	x5, [x0]
  402124:	orr	w2, w4, w2, lsl #24
  402128:	ldrb	w0, [x1, #3]
  40212c:	orr	w0, w0, w3, lsl #8
  402130:	orr	w0, w0, w2
  402134:	ret
  402138:	stp	x29, x30, [sp, #-112]!
  40213c:	mov	x29, sp
  402140:	stp	x19, x20, [sp, #16]
  402144:	mov	x20, x0
  402148:	stp	x21, x22, [sp, #32]
  40214c:	str	x25, [sp, #64]
  402150:	mov	x25, x1
  402154:	bl	401290 <__errno_location@plt>
  402158:	mov	x21, x0
  40215c:	adrp	x1, 404000 <feof@plt+0x2c70>
  402160:	mov	x0, x25
  402164:	add	x1, x1, #0xa70
  402168:	str	wzr, [x21]
  40216c:	bl	4012a0 <fopen@plt>
  402170:	cbz	x0, 4026dc <feof@plt+0x134c>
  402174:	mov	x19, x0
  402178:	bl	401210 <getc@plt>
  40217c:	mov	w21, w0
  402180:	mov	x0, x19
  402184:	bl	401210 <getc@plt>
  402188:	cmn	w21, #0x1
  40218c:	ccmn	w0, #0x1, #0x4, ne  // ne = any
  402190:	b.eq	402620 <feof@plt+0x1290>  // b.none
  402194:	add	w21, w0, w21, lsl #8
  402198:	stp	x23, x24, [sp, #48]
  40219c:	lsl	w23, w21, #2
  4021a0:	sub	w24, w23, #0x2
  4021a4:	sxtw	x24, w24
  4021a8:	mov	x0, x24
  4021ac:	bl	4010e0 <_Znam@plt>
  4021b0:	mov	x2, x24
  4021b4:	mov	x22, x0
  4021b8:	mov	x3, x19
  4021bc:	mov	x1, #0x1                   	// #1
  4021c0:	bl	401110 <fread@plt>
  4021c4:	cmp	x24, x0
  4021c8:	mov	x0, x19
  4021cc:	b.ne	4025c4 <feof@plt+0x1234>  // b.any
  4021d0:	bl	401170 <fclose@plt>
  4021d4:	cmp	w21, #0x5
  4021d8:	b.le	402730 <feof@plt+0x13a0>
  4021dc:	ldrh	w8, [x22, #2]
  4021e0:	ldrh	w7, [x22, #4]
  4021e4:	ldrh	w19, [x22]
  4021e8:	rev16	w8, w8
  4021ec:	rev16	w7, w7
  4021f0:	and	w8, w8, #0xffff
  4021f4:	and	w7, w7, #0xffff
  4021f8:	ldrh	w6, [x22, #6]
  4021fc:	rev16	w19, w19
  402200:	ldrh	w9, [x22, #8]
  402204:	sub	w0, w7, w8
  402208:	and	w19, w19, #0xffff
  40220c:	ldrh	w10, [x22, #10]
  402210:	add	w0, w0, #0x1
  402214:	add	w1, w19, #0x6
  402218:	rev16	w6, w6
  40221c:	and	w6, w6, #0xffff
  402220:	ldrh	w5, [x22, #12]
  402224:	add	w1, w1, w0
  402228:	rev16	w9, w9
  40222c:	and	w9, w9, #0xffff
  402230:	ldrh	w4, [x22, #14]
  402234:	add	w1, w1, w6
  402238:	rev16	w10, w10
  40223c:	and	w10, w10, #0xffff
  402240:	ldrh	w3, [x22, #16]
  402244:	add	w1, w1, w9
  402248:	rev16	w5, w5
  40224c:	and	w5, w5, #0xffff
  402250:	ldrh	w24, [x22, #18]
  402254:	add	w1, w1, w10
  402258:	rev16	w4, w4
  40225c:	and	w4, w4, #0xffff
  402260:	ldrh	w2, [x22, #20]
  402264:	add	w1, w1, w5
  402268:	rev16	w3, w3
  40226c:	and	w3, w3, #0xffff
  402270:	add	w1, w1, w4
  402274:	rev16	w24, w24
  402278:	add	w1, w1, w3
  40227c:	and	w24, w24, #0xffff
  402280:	rev16	w2, w2
  402284:	and	w2, w2, #0xffff
  402288:	add	w1, w1, w24
  40228c:	stp	w8, w7, [x20]
  402290:	add	w1, w1, w2
  402294:	stp	w6, w9, [x20, #8]
  402298:	cmp	w1, w21
  40229c:	stp	w10, w5, [x20, #16]
  4022a0:	stp	w4, w3, [x20, #24]
  4022a4:	str	w2, [x20, #32]
  4022a8:	b.ne	402690 <feof@plt+0x1300>  // b.any
  4022ac:	cmp	w19, #0x1
  4022b0:	b.ls	40276c <feof@plt+0x13dc>  // b.plast
  4022b4:	mov	x1, #0x5555555555555555    	// #6148914691236517205
  4022b8:	movk	x1, #0x1555, lsl #48
  4022bc:	cmp	x1, w0, sxtw
  4022c0:	b.ls	402794 <feof@plt+0x1404>  // b.plast
  4022c4:	mov	w1, #0x6                   	// #6
  4022c8:	mov	x21, #0x1ffffffffffffffe    	// #2305843009213693950
  4022cc:	smull	x0, w0, w1
  4022d0:	bl	4010e0 <_Znam@plt>
  4022d4:	str	x0, [x20, #48]
  4022d8:	ldrsw	x1, [x20, #8]
  4022dc:	cmp	x1, x21
  4022e0:	b.hi	402794 <feof@plt+0x1404>  // b.pmore
  4022e4:	lsl	x0, x1, #2
  4022e8:	bl	4010e0 <_Znam@plt>
  4022ec:	ldrsw	x1, [x20, #12]
  4022f0:	str	x0, [x20, #56]
  4022f4:	cmp	x1, x21
  4022f8:	b.hi	402794 <feof@plt+0x1404>  // b.pmore
  4022fc:	lsl	x0, x1, #2
  402300:	bl	4010e0 <_Znam@plt>
  402304:	ldrsw	x1, [x20, #16]
  402308:	str	x0, [x20, #64]
  40230c:	cmp	x1, x21
  402310:	b.hi	402794 <feof@plt+0x1404>  // b.pmore
  402314:	lsl	x0, x1, #2
  402318:	bl	4010e0 <_Znam@plt>
  40231c:	ldrsw	x1, [x20, #20]
  402320:	mov	x21, #0x1ffffffffffffffe    	// #2305843009213693950
  402324:	str	x0, [x20, #72]
  402328:	cmp	x1, x21
  40232c:	b.hi	402794 <feof@plt+0x1404>  // b.pmore
  402330:	lsl	x0, x1, #2
  402334:	bl	4010e0 <_Znam@plt>
  402338:	ldrsw	x1, [x20, #24]
  40233c:	str	x0, [x20, #80]
  402340:	cmp	x1, x21
  402344:	b.hi	402794 <feof@plt+0x1404>  // b.pmore
  402348:	lsl	x0, x1, #2
  40234c:	bl	4010e0 <_Znam@plt>
  402350:	ldrsw	x1, [x20, #28]
  402354:	str	x0, [x20, #88]
  402358:	cmp	x1, x21
  40235c:	b.hi	402794 <feof@plt+0x1404>  // b.pmore
  402360:	lsl	x0, x1, #2
  402364:	bl	4010e0 <_Znam@plt>
  402368:	ldrsw	x1, [x20, #32]
  40236c:	str	x0, [x20, #96]
  402370:	cmp	x1, x21
  402374:	b.hi	402794 <feof@plt+0x1404>  // b.pmore
  402378:	lsl	x0, x1, #2
  40237c:	bl	4010e0 <_Znam@plt>
  402380:	ldur	w2, [x22, #22]
  402384:	sub	w19, w19, #0x2
  402388:	ldur	w1, [x22, #26]
  40238c:	rev	w2, w2
  402390:	ldr	w5, [x20]
  402394:	rev	w1, w1
  402398:	lsl	w19, w19, #2
  40239c:	stp	w2, w1, [x20, #36]
  4023a0:	add	x1, x22, #0x1e
  4023a4:	ldr	w2, [x20, #4]
  4023a8:	add	x1, x1, w19, sxtw
  4023ac:	str	x0, [x20, #104]
  4023b0:	subs	w2, w2, w5
  4023b4:	b.mi	402410 <feof@plt+0x1080>  // b.first
  4023b8:	add	x5, x1, w2, sxtw #2
  4023bc:	ldr	x2, [x20, #48]
  4023c0:	add	x5, x5, #0x4
  4023c4:	nop
  4023c8:	ldrb	w3, [x1]
  4023cc:	add	x1, x1, #0x4
  4023d0:	strb	w3, [x2]
  4023d4:	add	x2, x2, #0x6
  4023d8:	ldurb	w3, [x1, #-3]
  4023dc:	and	w4, w3, #0xf
  4023e0:	sturb	w4, [x2, #-4]
  4023e4:	asr	w3, w3, #4
  4023e8:	sturb	w3, [x2, #-5]
  4023ec:	ldurb	w3, [x1, #-2]
  4023f0:	cmp	x5, x1
  4023f4:	and	w4, w3, #0x3
  4023f8:	sturb	w4, [x2, #-2]
  4023fc:	asr	w3, w3, #2
  402400:	sturb	w3, [x2, #-3]
  402404:	ldurb	w3, [x1, #-1]
  402408:	sturb	w3, [x2, #-1]
  40240c:	b.ne	4023c8 <feof@plt+0x1038>  // b.any
  402410:	ldr	w2, [x20, #8]
  402414:	cmp	w2, #0x0
  402418:	b.le	402444 <feof@plt+0x10b4>
  40241c:	ldr	x4, [x20, #56]
  402420:	mov	x2, #0x0                   	// #0
  402424:	nop
  402428:	ldr	w3, [x1], #4
  40242c:	rev	w3, w3
  402430:	str	w3, [x4, x2, lsl #2]
  402434:	add	x2, x2, #0x1
  402438:	ldr	w3, [x20, #8]
  40243c:	cmp	w3, w2
  402440:	b.gt	402428 <feof@plt+0x1098>
  402444:	ldr	w2, [x20, #12]
  402448:	cmp	w2, #0x0
  40244c:	b.le	402474 <feof@plt+0x10e4>
  402450:	ldr	x4, [x20, #64]
  402454:	mov	x2, #0x0                   	// #0
  402458:	ldr	w3, [x1], #4
  40245c:	rev	w3, w3
  402460:	str	w3, [x4, x2, lsl #2]
  402464:	add	x2, x2, #0x1
  402468:	ldr	w3, [x20, #12]
  40246c:	cmp	w3, w2
  402470:	b.gt	402458 <feof@plt+0x10c8>
  402474:	ldr	w2, [x20, #16]
  402478:	cmp	w2, #0x0
  40247c:	b.le	4024a4 <feof@plt+0x1114>
  402480:	ldr	x4, [x20, #72]
  402484:	mov	x2, #0x0                   	// #0
  402488:	ldr	w3, [x1], #4
  40248c:	rev	w3, w3
  402490:	str	w3, [x4, x2, lsl #2]
  402494:	add	x2, x2, #0x1
  402498:	ldr	w3, [x20, #16]
  40249c:	cmp	w3, w2
  4024a0:	b.gt	402488 <feof@plt+0x10f8>
  4024a4:	ldr	w2, [x20, #20]
  4024a8:	cmp	w2, #0x0
  4024ac:	b.le	4024d4 <feof@plt+0x1144>
  4024b0:	ldr	x4, [x20, #80]
  4024b4:	mov	x2, #0x0                   	// #0
  4024b8:	ldr	w3, [x1], #4
  4024bc:	rev	w3, w3
  4024c0:	str	w3, [x4, x2, lsl #2]
  4024c4:	add	x2, x2, #0x1
  4024c8:	ldr	w3, [x20, #20]
  4024cc:	cmp	w3, w2
  4024d0:	b.gt	4024b8 <feof@plt+0x1128>
  4024d4:	ldr	w2, [x20, #24]
  4024d8:	cmp	w2, #0x0
  4024dc:	b.le	402520 <feof@plt+0x1190>
  4024e0:	sub	w4, w2, #0x1
  4024e4:	add	x4, x4, #0x1
  4024e8:	ldr	x2, [x20, #88]
  4024ec:	add	x4, x1, x4, lsl #2
  4024f0:	ldrb	w3, [x1]
  4024f4:	add	x1, x1, #0x4
  4024f8:	strb	w3, [x2]
  4024fc:	add	x2, x2, #0x4
  402500:	ldurb	w3, [x1, #-3]
  402504:	sturb	w3, [x2, #-3]
  402508:	ldurb	w3, [x1, #-2]
  40250c:	cmp	x1, x4
  402510:	sturb	w3, [x2, #-2]
  402514:	ldurb	w3, [x1, #-1]
  402518:	sturb	w3, [x2, #-1]
  40251c:	b.ne	4024f0 <feof@plt+0x1160>  // b.any
  402520:	ldr	w2, [x20, #28]
  402524:	cmp	w2, #0x0
  402528:	b.le	402554 <feof@plt+0x11c4>
  40252c:	ldr	x4, [x20, #96]
  402530:	mov	x2, #0x0                   	// #0
  402534:	nop
  402538:	ldr	w3, [x1], #4
  40253c:	rev	w3, w3
  402540:	str	w3, [x4, x2, lsl #2]
  402544:	add	x2, x2, #0x1
  402548:	ldr	w3, [x20, #28]
  40254c:	cmp	w3, w2
  402550:	b.gt	402538 <feof@plt+0x11a8>
  402554:	ldr	w4, [x20, #32]
  402558:	add	x1, x1, w24, uxth #2
  40255c:	cmp	w4, #0x0
  402560:	b.le	40258c <feof@plt+0x11fc>
  402564:	mov	x2, #0x0                   	// #0
  402568:	ldr	w3, [x1, x2, lsl #2]
  40256c:	rev	w3, w3
  402570:	str	w3, [x0, x2, lsl #2]
  402574:	add	x2, x2, #0x1
  402578:	cmp	w4, w2
  40257c:	b.gt	402568 <feof@plt+0x11d8>
  402580:	sub	w4, w4, #0x1
  402584:	add	x4, x4, #0x1
  402588:	add	x1, x1, x4, lsl #2
  40258c:	sxtw	x0, w23
  402590:	sub	x0, x0, #0x2
  402594:	add	x0, x22, x0
  402598:	cmp	x1, x0
  40259c:	b.ne	402758 <feof@plt+0x13c8>  // b.any
  4025a0:	mov	x0, x22
  4025a4:	bl	401280 <_ZdaPv@plt>
  4025a8:	mov	w0, #0x1                   	// #1
  4025ac:	ldp	x19, x20, [sp, #16]
  4025b0:	ldp	x21, x22, [sp, #32]
  4025b4:	ldp	x23, x24, [sp, #48]
  4025b8:	ldr	x25, [sp, #64]
  4025bc:	ldp	x29, x30, [sp], #112
  4025c0:	ret
  4025c4:	bl	401390 <feof@plt>
  4025c8:	mov	x1, x25
  4025cc:	cbnz	w0, 402668 <feof@plt+0x12d8>
  4025d0:	add	x0, sp, #0x60
  4025d4:	bl	403508 <feof@plt+0x2178>
  4025d8:	adrp	x3, 417000 <_ZdlPvm@@Base+0x126a8>
  4025dc:	add	x3, x3, #0xd98
  4025e0:	adrp	x0, 404000 <feof@plt+0x2c70>
  4025e4:	add	x1, sp, #0x60
  4025e8:	mov	x2, x3
  4025ec:	add	x0, x0, #0xab0
  4025f0:	bl	403960 <feof@plt+0x25d0>
  4025f4:	mov	x0, x22
  4025f8:	bl	401280 <_ZdaPv@plt>
  4025fc:	mov	x0, x19
  402600:	bl	401170 <fclose@plt>
  402604:	mov	w0, #0x0                   	// #0
  402608:	ldp	x19, x20, [sp, #16]
  40260c:	ldp	x21, x22, [sp, #32]
  402610:	ldp	x23, x24, [sp, #48]
  402614:	ldr	x25, [sp, #64]
  402618:	ldp	x29, x30, [sp], #112
  40261c:	ret
  402620:	mov	x0, x19
  402624:	bl	401170 <fclose@plt>
  402628:	mov	x1, x25
  40262c:	add	x0, sp, #0x60
  402630:	bl	403508 <feof@plt+0x2178>
  402634:	adrp	x3, 417000 <_ZdlPvm@@Base+0x126a8>
  402638:	add	x3, x3, #0xd98
  40263c:	add	x1, sp, #0x60
  402640:	mov	x2, x3
  402644:	adrp	x0, 404000 <feof@plt+0x2c70>
  402648:	add	x0, x0, #0xa90
  40264c:	bl	403960 <feof@plt+0x25d0>
  402650:	mov	w0, #0x0                   	// #0
  402654:	ldp	x19, x20, [sp, #16]
  402658:	ldp	x21, x22, [sp, #32]
  40265c:	ldr	x25, [sp, #64]
  402660:	ldp	x29, x30, [sp], #112
  402664:	ret
  402668:	add	x0, sp, #0x60
  40266c:	bl	403508 <feof@plt+0x2178>
  402670:	adrp	x3, 417000 <_ZdlPvm@@Base+0x126a8>
  402674:	add	x3, x3, #0xd98
  402678:	add	x1, sp, #0x60
  40267c:	mov	x2, x3
  402680:	adrp	x0, 404000 <feof@plt+0x2c70>
  402684:	add	x0, x0, #0xa90
  402688:	bl	403960 <feof@plt+0x25d0>
  40268c:	b	4025f4 <feof@plt+0x1264>
  402690:	mov	x1, x25
  402694:	add	x0, sp, #0x60
  402698:	bl	403508 <feof@plt+0x2178>
  40269c:	adrp	x3, 417000 <_ZdlPvm@@Base+0x126a8>
  4026a0:	add	x3, x3, #0xd98
  4026a4:	adrp	x0, 404000 <feof@plt+0x2c70>
  4026a8:	add	x1, sp, #0x60
  4026ac:	mov	x2, x3
  4026b0:	add	x0, x0, #0xaf0
  4026b4:	bl	403960 <feof@plt+0x25d0>
  4026b8:	mov	x0, x22
  4026bc:	bl	401280 <_ZdaPv@plt>
  4026c0:	mov	w0, #0x0                   	// #0
  4026c4:	ldp	x19, x20, [sp, #16]
  4026c8:	ldp	x21, x22, [sp, #32]
  4026cc:	ldp	x23, x24, [sp, #48]
  4026d0:	ldr	x25, [sp, #64]
  4026d4:	ldp	x29, x30, [sp], #112
  4026d8:	ret
  4026dc:	mov	x1, x25
  4026e0:	add	x0, sp, #0x50
  4026e4:	bl	403508 <feof@plt+0x2178>
  4026e8:	ldr	w0, [x21]
  4026ec:	bl	4011d0 <strerror@plt>
  4026f0:	mov	x1, x0
  4026f4:	add	x0, sp, #0x60
  4026f8:	bl	403508 <feof@plt+0x2178>
  4026fc:	add	x2, sp, #0x60
  402700:	add	x1, sp, #0x50
  402704:	adrp	x3, 417000 <_ZdlPvm@@Base+0x126a8>
  402708:	adrp	x0, 404000 <feof@plt+0x2c70>
  40270c:	add	x3, x3, #0xd98
  402710:	add	x0, x0, #0xa78
  402714:	bl	403960 <feof@plt+0x25d0>
  402718:	mov	w0, #0x0                   	// #0
  40271c:	ldp	x19, x20, [sp, #16]
  402720:	ldp	x21, x22, [sp, #32]
  402724:	ldr	x25, [sp, #64]
  402728:	ldp	x29, x30, [sp], #112
  40272c:	ret
  402730:	mov	x1, x25
  402734:	add	x0, sp, #0x60
  402738:	bl	403508 <feof@plt+0x2178>
  40273c:	adrp	x3, 417000 <_ZdlPvm@@Base+0x126a8>
  402740:	add	x3, x3, #0xd98
  402744:	adrp	x0, 404000 <feof@plt+0x2c70>
  402748:	add	x1, sp, #0x60
  40274c:	mov	x2, x3
  402750:	add	x0, x0, #0xac8
  402754:	b	4026b4 <feof@plt+0x1324>
  402758:	adrp	x1, 404000 <feof@plt+0x2c70>
  40275c:	mov	w0, #0x172                 	// #370
  402760:	add	x1, x1, #0xb40
  402764:	bl	4031c8 <feof@plt+0x1e38>
  402768:	b	4025a0 <feof@plt+0x1210>
  40276c:	mov	x1, x25
  402770:	add	x0, sp, #0x60
  402774:	bl	403508 <feof@plt+0x2178>
  402778:	adrp	x3, 417000 <_ZdlPvm@@Base+0x126a8>
  40277c:	add	x3, x3, #0xd98
  402780:	adrp	x0, 404000 <feof@plt+0x2c70>
  402784:	add	x1, sp, #0x60
  402788:	mov	x2, x3
  40278c:	add	x0, x0, #0xb18
  402790:	b	4026b4 <feof@plt+0x1324>
  402794:	bl	4012b0 <__cxa_throw_bad_array_new_length@plt>
  402798:	add	x1, x0, #0x400
  40279c:	nop
  4027a0:	str	wzr, [x0, #1024]
  4027a4:	str	wzr, [x0], #4
  4027a8:	cmp	x0, x1
  4027ac:	b.ne	4027a0 <feof@plt+0x1410>  // b.any
  4027b0:	ret
  4027b4:	nop
  4027b8:	stp	x29, x30, [sp, #-32]!
  4027bc:	mov	x29, sp
  4027c0:	stp	x19, x20, [sp, #16]
  4027c4:	mov	x19, x0
  4027c8:	mov	x20, x1
  4027cc:	mov	x0, x1
  4027d0:	bl	401210 <getc@plt>
  4027d4:	mov	w2, w0
  4027d8:	mov	x0, x20
  4027dc:	cmp	w2, #0x7f
  4027e0:	sub	w1, w2, #0x100
  4027e4:	csel	w2, w1, w2, gt
  4027e8:	lsl	w2, w2, #8
  4027ec:	str	w2, [x19]
  4027f0:	bl	401210 <getc@plt>
  4027f4:	mov	w1, w0
  4027f8:	ldr	w2, [x19]
  4027fc:	mov	x0, x20
  402800:	orr	w1, w1, w2
  402804:	lsl	w1, w1, #8
  402808:	str	w1, [x19]
  40280c:	bl	401210 <getc@plt>
  402810:	mov	w1, w0
  402814:	ldr	w2, [x19]
  402818:	mov	x0, x20
  40281c:	orr	w1, w1, w2
  402820:	lsl	w1, w1, #8
  402824:	str	w1, [x19]
  402828:	bl	401210 <getc@plt>
  40282c:	mov	w2, w0
  402830:	ldr	w1, [x19]
  402834:	mov	x0, x20
  402838:	orr	w1, w1, w2
  40283c:	str	w1, [x19]
  402840:	bl	401360 <ferror@plt>
  402844:	cbz	w0, 402858 <feof@plt+0x14c8>
  402848:	mov	w0, #0x0                   	// #0
  40284c:	ldp	x19, x20, [sp, #16]
  402850:	ldp	x29, x30, [sp], #32
  402854:	ret
  402858:	mov	x0, x20
  40285c:	bl	401390 <feof@plt>
  402860:	cmp	w0, #0x0
  402864:	cset	w0, eq  // eq = none
  402868:	ldp	x19, x20, [sp, #16]
  40286c:	ldp	x29, x30, [sp], #32
  402870:	ret
  402874:	nop
  402878:	stp	x29, x30, [sp, #-32]!
  40287c:	mov	x29, sp
  402880:	stp	x19, x20, [sp, #16]
  402884:	mov	x19, x0
  402888:	mov	x20, x1
  40288c:	mov	x0, x1
  402890:	bl	401210 <getc@plt>
  402894:	mov	w1, w0
  402898:	mov	x0, x20
  40289c:	lsl	w1, w1, #8
  4028a0:	str	w1, [x19]
  4028a4:	bl	401210 <getc@plt>
  4028a8:	mov	w1, w0
  4028ac:	ldr	w2, [x19]
  4028b0:	mov	x0, x20
  4028b4:	orr	w1, w1, w2
  4028b8:	lsl	w1, w1, #8
  4028bc:	str	w1, [x19]
  4028c0:	bl	401210 <getc@plt>
  4028c4:	mov	w2, w0
  4028c8:	ldr	w1, [x19]
  4028cc:	mov	x0, x20
  4028d0:	orr	w1, w1, w2
  4028d4:	str	w1, [x19]
  4028d8:	bl	401360 <ferror@plt>
  4028dc:	cbz	w0, 4028f0 <feof@plt+0x1560>
  4028e0:	mov	w0, #0x0                   	// #0
  4028e4:	ldp	x19, x20, [sp, #16]
  4028e8:	ldp	x29, x30, [sp], #32
  4028ec:	ret
  4028f0:	mov	x0, x20
  4028f4:	bl	401390 <feof@plt>
  4028f8:	cmp	w0, #0x0
  4028fc:	cset	w0, eq  // eq = none
  402900:	ldp	x19, x20, [sp, #16]
  402904:	ldp	x29, x30, [sp], #32
  402908:	ret
  40290c:	nop
  402910:	stp	x29, x30, [sp, #-32]!
  402914:	mov	x29, sp
  402918:	stp	x19, x20, [sp, #16]
  40291c:	mov	x19, x1
  402920:	mov	x20, x0
  402924:	mov	x0, x1
  402928:	bl	401210 <getc@plt>
  40292c:	mov	w1, w0
  402930:	mov	x0, x19
  402934:	lsl	w1, w1, #8
  402938:	str	w1, [x20]
  40293c:	bl	401210 <getc@plt>
  402940:	mov	w2, w0
  402944:	ldr	w1, [x20]
  402948:	mov	x0, x19
  40294c:	orr	w1, w1, w2
  402950:	str	w1, [x20]
  402954:	bl	401360 <ferror@plt>
  402958:	cbz	w0, 40296c <feof@plt+0x15dc>
  40295c:	mov	w0, #0x0                   	// #0
  402960:	ldp	x19, x20, [sp, #16]
  402964:	ldp	x29, x30, [sp], #32
  402968:	ret
  40296c:	mov	x0, x19
  402970:	bl	401390 <feof@plt>
  402974:	cmp	w0, #0x0
  402978:	cset	w0, eq  // eq = none
  40297c:	ldp	x19, x20, [sp, #16]
  402980:	ldp	x29, x30, [sp], #32
  402984:	ret
  402988:	stp	x29, x30, [sp, #-368]!
  40298c:	mov	x29, sp
  402990:	stp	x19, x20, [sp, #16]
  402994:	stp	x21, x22, [sp, #32]
  402998:	mov	x21, x1
  40299c:	mov	x22, x0
  4029a0:	stp	wzr, wzr, [sp, #88]
  4029a4:	bl	401290 <__errno_location@plt>
  4029a8:	mov	x20, x0
  4029ac:	adrp	x1, 404000 <feof@plt+0x2c70>
  4029b0:	mov	x0, x21
  4029b4:	add	x1, x1, #0xa70
  4029b8:	str	wzr, [x20]
  4029bc:	bl	4012a0 <fopen@plt>
  4029c0:	cbz	x0, 402c78 <feof@plt+0x18e8>
  4029c4:	mov	x19, x0
  4029c8:	bl	401210 <getc@plt>
  4029cc:	cmp	w0, #0xf7
  4029d0:	b.eq	402a08 <feof@plt+0x1678>  // b.none
  4029d4:	adrp	x3, 417000 <_ZdlPvm@@Base+0x126a8>
  4029d8:	add	x3, x3, #0xd98
  4029dc:	adrp	x0, 404000 <feof@plt+0x2c70>
  4029e0:	mov	x2, x3
  4029e4:	mov	x1, x3
  4029e8:	add	x0, x0, #0xb60
  4029ec:	mov	w20, #0x0                   	// #0
  4029f0:	bl	403960 <feof@plt+0x25d0>
  4029f4:	mov	w0, w20
  4029f8:	ldp	x19, x20, [sp, #16]
  4029fc:	ldp	x21, x22, [sp, #32]
  402a00:	ldp	x29, x30, [sp], #368
  402a04:	ret
  402a08:	mov	x0, x19
  402a0c:	bl	401210 <getc@plt>
  402a10:	cmp	w0, #0x83
  402a14:	b.ne	4029d4 <feof@plt+0x1644>  // b.any
  402a18:	mov	x0, x19
  402a1c:	bl	401210 <getc@plt>
  402a20:	str	w0, [sp, #96]
  402a24:	mov	w20, w0
  402a28:	cmn	w0, #0x1
  402a2c:	b.ne	402a40 <feof@plt+0x16b0>  // b.any
  402a30:	b	402af8 <feof@plt+0x1768>
  402a34:	bl	401210 <getc@plt>
  402a38:	cmn	w0, #0x1
  402a3c:	b.eq	402af8 <feof@plt+0x1768>  // b.none
  402a40:	mov	x0, x19
  402a44:	subs	w20, w20, #0x1
  402a48:	b.pl	402a34 <feof@plt+0x16a4>  // b.nfrst
  402a4c:	stp	x23, x24, [sp, #48]
  402a50:	mov	x24, #0x6461                	// #25697
  402a54:	movk	x24, #0x756a, lsl #16
  402a58:	adrp	x21, 417000 <_ZdlPvm@@Base+0x126a8>
  402a5c:	movk	x24, #0x7473, lsl #32
  402a60:	add	x21, x21, #0xd98
  402a64:	mov	w23, #0x0                   	// #0
  402a68:	mov	w20, #0x0                   	// #0
  402a6c:	movk	x24, #0x656d, lsl #48
  402a70:	stp	x25, x26, [sp, #64]
  402a74:	nop
  402a78:	mov	x0, x19
  402a7c:	bl	401210 <getc@plt>
  402a80:	cmn	w0, #0x1
  402a84:	b.eq	402af0 <feof@plt+0x1760>  // b.none
  402a88:	cmp	w0, #0xf8
  402a8c:	b.eq	402e10 <feof@plt+0x1a80>  // b.none
  402a90:	sub	w1, w0, #0x4a
  402a94:	mov	w2, #0x3f                  	// #63
  402a98:	cmp	w1, #0xa4
  402a9c:	ccmp	w0, w2, #0x0, hi  // hi = pmore
  402aa0:	b.ls	402a78 <feof@plt+0x16e8>  // b.plast
  402aa4:	cmp	w0, #0x49
  402aa8:	b.eq	402ccc <feof@plt+0x193c>  // b.none
  402aac:	b.gt	402bbc <feof@plt+0x182c>
  402ab0:	cmp	w0, #0x44
  402ab4:	b.eq	402da4 <feof@plt+0x1a14>  // b.none
  402ab8:	b.le	402b2c <feof@plt+0x179c>
  402abc:	cmp	w0, #0x47
  402ac0:	b.eq	402ae0 <feof@plt+0x1750>  // b.none
  402ac4:	cmp	w0, #0x48
  402ac8:	b.ne	402b8c <feof@plt+0x17fc>  // b.any
  402acc:	mov	x0, x19
  402ad0:	bl	401210 <getc@plt>
  402ad4:	cmn	w0, #0x1
  402ad8:	b.eq	402af0 <feof@plt+0x1760>  // b.none
  402adc:	nop
  402ae0:	mov	x0, x19
  402ae4:	bl	401210 <getc@plt>
  402ae8:	cmn	w0, #0x1
  402aec:	b.ne	402a78 <feof@plt+0x16e8>  // b.any
  402af0:	ldp	x23, x24, [sp, #48]
  402af4:	ldp	x25, x26, [sp, #64]
  402af8:	adrp	x3, 417000 <_ZdlPvm@@Base+0x126a8>
  402afc:	add	x3, x3, #0xd98
  402b00:	mov	w20, #0x0                   	// #0
  402b04:	mov	x2, x3
  402b08:	mov	x1, x3
  402b0c:	adrp	x0, 404000 <feof@plt+0x2c70>
  402b10:	add	x0, x0, #0xbc8
  402b14:	bl	403960 <feof@plt+0x25d0>
  402b18:	mov	w0, w20
  402b1c:	ldp	x19, x20, [sp, #16]
  402b20:	ldp	x21, x22, [sp, #32]
  402b24:	ldp	x29, x30, [sp], #368
  402b28:	ret
  402b2c:	cmp	w0, #0x42
  402b30:	b.eq	402ccc <feof@plt+0x193c>  // b.none
  402b34:	b.le	402b78 <feof@plt+0x17e8>
  402b38:	cmp	w0, #0x43
  402b3c:	b.ne	402b94 <feof@plt+0x1804>  // b.any
  402b40:	mov	x1, x19
  402b44:	add	x0, sp, #0x70
  402b48:	bl	4027b8 <feof@plt+0x1428>
  402b4c:	cbz	w0, 402af0 <feof@plt+0x1760>
  402b50:	cbnz	w23, 402df8 <feof@plt+0x1a68>
  402b54:	mov	w23, #0x14                  	// #20
  402b58:	mov	x0, x19
  402b5c:	bl	401210 <getc@plt>
  402b60:	cmn	w0, #0x1
  402b64:	b.eq	402af0 <feof@plt+0x1760>  // b.none
  402b68:	subs	w23, w23, #0x1
  402b6c:	b.ne	402b58 <feof@plt+0x17c8>  // b.any
  402b70:	mov	w23, #0x0                   	// #0
  402b74:	b	402a78 <feof@plt+0x16e8>
  402b78:	cmp	w0, #0x40
  402b7c:	b.eq	402ae0 <feof@plt+0x1750>  // b.none
  402b80:	cmp	w0, #0x41
  402b84:	b.eq	402acc <feof@plt+0x173c>  // b.none
  402b88:	b	402b94 <feof@plt+0x1804>
  402b8c:	cmp	w0, #0x47
  402b90:	b.ne	402a78 <feof@plt+0x16e8>  // b.any
  402b94:	mov	w1, w0
  402b98:	add	x0, sp, #0x70
  402b9c:	bl	403530 <feof@plt+0x21a0>
  402ba0:	mov	x3, x21
  402ba4:	mov	x2, x21
  402ba8:	add	x1, sp, #0x70
  402bac:	adrp	x0, 404000 <feof@plt+0x2c70>
  402bb0:	add	x0, x0, #0xb80
  402bb4:	bl	4039c0 <feof@plt+0x2630>
  402bb8:	b	402a78 <feof@plt+0x16e8>
  402bbc:	cmp	w0, #0xf1
  402bc0:	b.eq	402cf0 <feof@plt+0x1960>  // b.none
  402bc4:	b.le	402c14 <feof@plt+0x1884>
  402bc8:	cmp	w0, #0xf3
  402bcc:	b.eq	402c54 <feof@plt+0x18c4>  // b.none
  402bd0:	cmp	w0, #0xf4
  402bd4:	b.eq	402a78 <feof@plt+0x16e8>  // b.none
  402bd8:	cmp	w0, #0xf2
  402bdc:	b.ne	402b94 <feof@plt+0x1804>  // b.any
  402be0:	mov	x1, x19
  402be4:	add	x0, sp, #0x60
  402be8:	bl	4027b8 <feof@plt+0x1428>
  402bec:	cbz	w0, 402af0 <feof@plt+0x1760>
  402bf0:	ldr	w25, [sp, #96]
  402bf4:	nop
  402bf8:	mov	x0, x19
  402bfc:	subs	w25, w25, #0x1
  402c00:	b.mi	402a78 <feof@plt+0x16e8>  // b.first
  402c04:	bl	401210 <getc@plt>
  402c08:	cmn	w0, #0x1
  402c0c:	b.ne	402bf8 <feof@plt+0x1868>  // b.any
  402c10:	b	402af0 <feof@plt+0x1760>
  402c14:	cmp	w0, #0xef
  402c18:	b.eq	402d24 <feof@plt+0x1994>  // b.none
  402c1c:	cmp	w0, #0xf0
  402c20:	b.ne	402b94 <feof@plt+0x1804>  // b.any
  402c24:	mov	x1, x19
  402c28:	add	x0, sp, #0x60
  402c2c:	bl	402910 <feof@plt+0x1580>
  402c30:	cbz	w0, 402af0 <feof@plt+0x1760>
  402c34:	ldr	w25, [sp, #96]
  402c38:	mov	x0, x19
  402c3c:	subs	w25, w25, #0x1
  402c40:	b.mi	402a78 <feof@plt+0x16e8>  // b.first
  402c44:	bl	401210 <getc@plt>
  402c48:	cmn	w0, #0x1
  402c4c:	b.ne	402c38 <feof@plt+0x18a8>  // b.any
  402c50:	b	402af0 <feof@plt+0x1760>
  402c54:	mov	w25, #0x4                   	// #4
  402c58:	b	402c64 <feof@plt+0x18d4>
  402c5c:	subs	w25, w25, #0x1
  402c60:	b.eq	402a78 <feof@plt+0x16e8>  // b.none
  402c64:	mov	x0, x19
  402c68:	bl	401210 <getc@plt>
  402c6c:	cmn	w0, #0x1
  402c70:	b.ne	402c5c <feof@plt+0x18cc>  // b.any
  402c74:	b	402af0 <feof@plt+0x1760>
  402c78:	mov	x1, x21
  402c7c:	add	x0, sp, #0x60
  402c80:	bl	403508 <feof@plt+0x2178>
  402c84:	ldr	w0, [x20]
  402c88:	mov	w20, #0x0                   	// #0
  402c8c:	bl	4011d0 <strerror@plt>
  402c90:	mov	x1, x0
  402c94:	add	x0, sp, #0x70
  402c98:	bl	403508 <feof@plt+0x2178>
  402c9c:	add	x2, sp, #0x70
  402ca0:	add	x1, sp, #0x60
  402ca4:	adrp	x3, 417000 <_ZdlPvm@@Base+0x126a8>
  402ca8:	adrp	x0, 404000 <feof@plt+0x2c70>
  402cac:	add	x3, x3, #0xd98
  402cb0:	add	x0, x0, #0xa78
  402cb4:	bl	403960 <feof@plt+0x25d0>
  402cb8:	mov	w0, w20
  402cbc:	ldp	x19, x20, [sp, #16]
  402cc0:	ldp	x21, x22, [sp, #32]
  402cc4:	ldp	x29, x30, [sp], #368
  402cc8:	ret
  402ccc:	mov	w25, #0x3                   	// #3
  402cd0:	b	402cdc <feof@plt+0x194c>
  402cd4:	subs	w25, w25, #0x1
  402cd8:	b.eq	402a78 <feof@plt+0x16e8>  // b.none
  402cdc:	mov	x0, x19
  402ce0:	bl	401210 <getc@plt>
  402ce4:	cmn	w0, #0x1
  402ce8:	b.ne	402cd4 <feof@plt+0x1944>  // b.any
  402cec:	b	402af0 <feof@plt+0x1760>
  402cf0:	mov	x1, x19
  402cf4:	add	x0, sp, #0x60
  402cf8:	bl	402878 <feof@plt+0x14e8>
  402cfc:	cbz	w0, 402af0 <feof@plt+0x1760>
  402d00:	ldr	w25, [sp, #96]
  402d04:	nop
  402d08:	mov	x0, x19
  402d0c:	subs	w25, w25, #0x1
  402d10:	b.mi	402a78 <feof@plt+0x16e8>  // b.first
  402d14:	bl	401210 <getc@plt>
  402d18:	cmn	w0, #0x1
  402d1c:	b.ne	402d08 <feof@plt+0x1978>  // b.any
  402d20:	b	402af0 <feof@plt+0x1760>
  402d24:	mov	x0, x19
  402d28:	bl	401210 <getc@plt>
  402d2c:	mov	w25, w0
  402d30:	cmn	w0, #0x1
  402d34:	b.eq	402af0 <feof@plt+0x1760>  // b.none
  402d38:	sxtw	x26, w0
  402d3c:	mov	x3, x19
  402d40:	mov	x2, x26
  402d44:	add	x0, sp, #0x70
  402d48:	mov	x1, #0x1                   	// #1
  402d4c:	bl	401110 <fread@plt>
  402d50:	cmp	x26, x0
  402d54:	b.ne	402af0 <feof@plt+0x1760>  // b.any
  402d58:	cmp	w25, #0xa
  402d5c:	b.ne	402a78 <feof@plt+0x16e8>  // b.any
  402d60:	ldr	x0, [sp, #112]
  402d64:	cmp	x0, x24
  402d68:	b.ne	402a78 <feof@plt+0x16e8>  // b.any
  402d6c:	ldrh	w1, [sp, #120]
  402d70:	mov	w0, #0x746e                	// #29806
  402d74:	cmp	w1, w0
  402d78:	b.ne	402a78 <feof@plt+0x16e8>  // b.any
  402d7c:	mov	x0, x19
  402d80:	bl	401210 <getc@plt>
  402d84:	mov	w1, w0
  402d88:	cmp	w0, #0xf3
  402d8c:	b.eq	402e4c <feof@plt+0x1abc>  // b.none
  402d90:	cmn	w1, #0x1
  402d94:	b.eq	402a78 <feof@plt+0x16e8>  // b.none
  402d98:	mov	x1, x19
  402d9c:	bl	401130 <ungetc@plt>
  402da0:	b	402a78 <feof@plt+0x16e8>
  402da4:	mov	x0, x19
  402da8:	bl	401210 <getc@plt>
  402dac:	cmn	w0, #0x1
  402db0:	b.eq	402af0 <feof@plt+0x1760>  // b.none
  402db4:	cbnz	w23, 402de0 <feof@plt+0x1a50>
  402db8:	mov	w23, #0x4                   	// #4
  402dbc:	nop
  402dc0:	mov	x0, x19
  402dc4:	bl	401210 <getc@plt>
  402dc8:	cmn	w0, #0x1
  402dcc:	b.eq	402af0 <feof@plt+0x1760>  // b.none
  402dd0:	subs	w23, w23, #0x1
  402dd4:	b.ne	402dc0 <feof@plt+0x1a30>  // b.any
  402dd8:	mov	w23, #0x0                   	// #0
  402ddc:	b	402a78 <feof@plt+0x16e8>
  402de0:	add	x1, x22, w0, sxtw #2
  402de4:	ldr	w2, [sp, #88]
  402de8:	str	w2, [x22, w0, sxtw #2]
  402dec:	ldr	w0, [sp, #92]
  402df0:	str	w0, [x1, #1024]
  402df4:	b	402db8 <feof@plt+0x1a28>
  402df8:	ldrb	w0, [sp, #112]
  402dfc:	ldp	w3, w2, [sp, #88]
  402e00:	add	x1, x22, x0, lsl #2
  402e04:	str	w3, [x22, x0, lsl #2]
  402e08:	str	w2, [x1, #1024]
  402e0c:	b	402b54 <feof@plt+0x17c4>
  402e10:	cbz	w20, 402e20 <feof@plt+0x1a90>
  402e14:	ldp	x23, x24, [sp, #48]
  402e18:	ldp	x25, x26, [sp, #64]
  402e1c:	b	4029f4 <feof@plt+0x1664>
  402e20:	adrp	x3, 417000 <_ZdlPvm@@Base+0x126a8>
  402e24:	add	x3, x3, #0xd98
  402e28:	mov	x2, x3
  402e2c:	mov	x1, x3
  402e30:	adrp	x0, 404000 <feof@plt+0x2c70>
  402e34:	mov	w20, #0x1                   	// #1
  402e38:	add	x0, x0, #0xba0
  402e3c:	bl	403990 <feof@plt+0x2600>
  402e40:	ldp	x23, x24, [sp, #48]
  402e44:	ldp	x25, x26, [sp, #64]
  402e48:	b	4029f4 <feof@plt+0x1664>
  402e4c:	mov	x1, x19
  402e50:	add	x0, sp, #0x58
  402e54:	bl	4027b8 <feof@plt+0x1428>
  402e58:	cbz	w0, 402af0 <feof@plt+0x1760>
  402e5c:	mov	x0, x19
  402e60:	bl	401210 <getc@plt>
  402e64:	mov	w1, w0
  402e68:	cmp	w0, #0xf3
  402e6c:	b.ne	402d90 <feof@plt+0x1a00>  // b.any
  402e70:	mov	x1, x19
  402e74:	add	x0, sp, #0x5c
  402e78:	bl	4027b8 <feof@plt+0x1428>
  402e7c:	cbz	w0, 402af0 <feof@plt+0x1760>
  402e80:	mov	w23, #0x1                   	// #1
  402e84:	mov	w20, w23
  402e88:	b	402a78 <feof@plt+0x16e8>
  402e8c:	nop
  402e90:	stp	x29, x30, [sp, #-32]!
  402e94:	mov	x29, sp
  402e98:	stp	x19, x20, [sp, #16]
  402e9c:	mov	w19, w0
  402ea0:	mov	x20, x1
  402ea4:	b	402eb4 <feof@plt+0x1b24>
  402ea8:	bl	401210 <getc@plt>
  402eac:	cmn	w0, #0x1
  402eb0:	b.eq	402ed0 <feof@plt+0x1b40>  // b.none
  402eb4:	mov	x0, x20
  402eb8:	subs	w19, w19, #0x1
  402ebc:	b.pl	402ea8 <feof@plt+0x1b18>  // b.nfrst
  402ec0:	mov	w0, #0x1                   	// #1
  402ec4:	ldp	x19, x20, [sp, #16]
  402ec8:	ldp	x29, x30, [sp], #32
  402ecc:	ret
  402ed0:	mov	w0, #0x0                   	// #0
  402ed4:	ldp	x19, x20, [sp, #16]
  402ed8:	ldp	x29, x30, [sp], #32
  402edc:	ret
  402ee0:	stp	x29, x30, [sp, #-32]!
  402ee4:	mov	x29, sp
  402ee8:	stp	x19, x20, [sp, #16]
  402eec:	mov	x19, x0
  402ef0:	mov	x20, x2
  402ef4:	mov	x0, x1
  402ef8:	bl	404968 <_ZdlPvm@@Base+0x10>
  402efc:	stp	x0, x20, [x19]
  402f00:	ldp	x19, x20, [sp, #16]
  402f04:	ldp	x29, x30, [sp], #32
  402f08:	ret
  402f0c:	nop
  402f10:	sub	sp, sp, #0x280
  402f14:	stp	x29, x30, [sp]
  402f18:	mov	x29, sp
  402f1c:	stp	x19, x20, [sp, #16]
  402f20:	stp	x21, x22, [sp, #32]
  402f24:	mov	x21, x1
  402f28:	stp	x23, x24, [sp, #48]
  402f2c:	mov	x24, x0
  402f30:	bl	401290 <__errno_location@plt>
  402f34:	mov	x19, x0
  402f38:	adrp	x1, 404000 <feof@plt+0x2c70>
  402f3c:	mov	x0, x24
  402f40:	add	x1, x1, #0xa70
  402f44:	str	wzr, [x19]
  402f48:	bl	4012a0 <fopen@plt>
  402f4c:	cbz	x0, 403168 <feof@plt+0x1dd8>
  402f50:	mov	x23, x0
  402f54:	mov	x2, x21
  402f58:	add	x1, x21, #0x800
  402f5c:	stp	x25, x26, [sp, #64]
  402f60:	str	xzr, [x2], #8
  402f64:	cmp	x1, x2
  402f68:	b.ne	402f60 <feof@plt+0x1bd0>  // b.any
  402f6c:	adrp	x19, 417000 <_ZdlPvm@@Base+0x126a8>
  402f70:	adrp	x22, 404000 <feof@plt+0x2c70>
  402f74:	add	x19, x19, #0x698
  402f78:	add	x22, x22, #0xbe0
  402f7c:	mov	w25, #0x0                   	// #0
  402f80:	mov	x2, x23
  402f84:	add	x0, sp, #0x80
  402f88:	mov	w1, #0x200                 	// #512
  402f8c:	bl	4012d0 <fgets@plt>
  402f90:	cbz	x0, 40305c <feof@plt+0x1ccc>
  402f94:	ldrb	w2, [sp, #128]
  402f98:	add	w25, w25, #0x1
  402f9c:	ldrb	w0, [x19, w2, sxtw]
  402fa0:	cbz	w0, 403084 <feof@plt+0x1cf4>
  402fa4:	add	x0, sp, #0x80
  402fa8:	ldrb	w2, [x0, #1]!
  402fac:	ldrb	w3, [x19, w2, sxtw]
  402fb0:	cbnz	w3, 402fa8 <feof@plt+0x1c18>
  402fb4:	cmp	w2, #0x23
  402fb8:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  402fbc:	b.eq	402f80 <feof@plt+0x1bf0>  // b.none
  402fc0:	mov	x1, x22
  402fc4:	bl	4011e0 <strtok@plt>
  402fc8:	cbz	x0, 402f80 <feof@plt+0x1bf0>
  402fcc:	add	x2, sp, #0x5c
  402fd0:	adrp	x1, 404000 <feof@plt+0x2c70>
  402fd4:	add	x1, x1, #0xbe8
  402fd8:	bl	401250 <__isoc99_sscanf@plt>
  402fdc:	cmp	w0, #0x1
  402fe0:	b.ne	40308c <feof@plt+0x1cfc>  // b.any
  402fe4:	ldr	w0, [sp, #92]
  402fe8:	cmp	w0, #0xff
  402fec:	b.hi	4030e8 <feof@plt+0x1d58>  // b.pmore
  402ff0:	mov	x1, x22
  402ff4:	mov	x0, #0x0                   	// #0
  402ff8:	bl	4011e0 <strtok@plt>
  402ffc:	mov	x26, x0
  403000:	cbz	x0, 403128 <feof@plt+0x1d98>
  403004:	nop
  403008:	mov	x0, #0x10                  	// #16
  40300c:	bl	4048f0 <_Znwm@@Base>
  403010:	ldrsw	x1, [sp, #92]
  403014:	mov	x20, x0
  403018:	mov	x0, x26
  40301c:	ldr	x26, [x21, x1, lsl #3]
  403020:	bl	404968 <_ZdlPvm@@Base+0x10>
  403024:	ldrsw	x2, [sp, #92]
  403028:	mov	x3, x0
  40302c:	mov	x1, x22
  403030:	mov	x0, #0x0                   	// #0
  403034:	stp	x3, x26, [x20]
  403038:	str	x20, [x21, x2, lsl #3]
  40303c:	bl	4011e0 <strtok@plt>
  403040:	mov	x26, x0
  403044:	cbnz	x0, 403008 <feof@plt+0x1c78>
  403048:	mov	x2, x23
  40304c:	add	x0, sp, #0x80
  403050:	mov	w1, #0x200                 	// #512
  403054:	bl	4012d0 <fgets@plt>
  403058:	cbnz	x0, 402f94 <feof@plt+0x1c04>
  40305c:	mov	x0, x23
  403060:	bl	401170 <fclose@plt>
  403064:	ldp	x25, x26, [sp, #64]
  403068:	mov	w0, #0x1                   	// #1
  40306c:	ldp	x29, x30, [sp]
  403070:	ldp	x19, x20, [sp, #16]
  403074:	ldp	x21, x22, [sp, #32]
  403078:	ldp	x23, x24, [sp, #48]
  40307c:	add	sp, sp, #0x280
  403080:	ret
  403084:	add	x0, sp, #0x80
  403088:	b	402fb4 <feof@plt+0x1c24>
  40308c:	mov	x1, x24
  403090:	add	x0, sp, #0x60
  403094:	bl	403508 <feof@plt+0x2178>
  403098:	mov	w1, w25
  40309c:	add	x0, sp, #0x70
  4030a0:	bl	403530 <feof@plt+0x21a0>
  4030a4:	add	x2, sp, #0x70
  4030a8:	add	x1, sp, #0x60
  4030ac:	adrp	x3, 417000 <_ZdlPvm@@Base+0x126a8>
  4030b0:	add	x3, x3, #0xd98
  4030b4:	adrp	x0, 404000 <feof@plt+0x2c70>
  4030b8:	add	x0, x0, #0xbf0
  4030bc:	bl	403960 <feof@plt+0x25d0>
  4030c0:	mov	x0, x23
  4030c4:	bl	401170 <fclose@plt>
  4030c8:	mov	w0, #0x0                   	// #0
  4030cc:	ldp	x29, x30, [sp]
  4030d0:	ldp	x19, x20, [sp, #16]
  4030d4:	ldp	x21, x22, [sp, #32]
  4030d8:	ldp	x23, x24, [sp, #48]
  4030dc:	ldp	x25, x26, [sp, #64]
  4030e0:	add	sp, sp, #0x280
  4030e4:	ret
  4030e8:	mov	x1, x24
  4030ec:	add	x0, sp, #0x60
  4030f0:	bl	403508 <feof@plt+0x2178>
  4030f4:	mov	w1, w25
  4030f8:	add	x0, sp, #0x70
  4030fc:	bl	403530 <feof@plt+0x21a0>
  403100:	add	x2, sp, #0x70
  403104:	add	x1, sp, #0x60
  403108:	adrp	x3, 417000 <_ZdlPvm@@Base+0x126a8>
  40310c:	add	x3, x3, #0xd98
  403110:	adrp	x0, 404000 <feof@plt+0x2c70>
  403114:	add	x0, x0, #0xc08
  403118:	bl	403960 <feof@plt+0x25d0>
  40311c:	mov	x0, x23
  403120:	bl	401170 <fclose@plt>
  403124:	b	4030c8 <feof@plt+0x1d38>
  403128:	mov	x1, x24
  40312c:	add	x0, sp, #0x60
  403130:	bl	403508 <feof@plt+0x2178>
  403134:	mov	w1, w25
  403138:	add	x0, sp, #0x70
  40313c:	bl	403530 <feof@plt+0x21a0>
  403140:	add	x2, sp, #0x70
  403144:	add	x1, sp, #0x60
  403148:	adrp	x3, 417000 <_ZdlPvm@@Base+0x126a8>
  40314c:	add	x3, x3, #0xd98
  403150:	adrp	x0, 404000 <feof@plt+0x2c70>
  403154:	add	x0, x0, #0xc28
  403158:	bl	403960 <feof@plt+0x25d0>
  40315c:	mov	x0, x23
  403160:	bl	401170 <fclose@plt>
  403164:	b	4030c8 <feof@plt+0x1d38>
  403168:	mov	x1, x24
  40316c:	add	x0, sp, #0x70
  403170:	bl	403508 <feof@plt+0x2178>
  403174:	ldr	w0, [x19]
  403178:	bl	4011d0 <strerror@plt>
  40317c:	mov	x1, x0
  403180:	add	x0, sp, #0x80
  403184:	bl	403508 <feof@plt+0x2178>
  403188:	add	x2, sp, #0x80
  40318c:	add	x1, sp, #0x70
  403190:	adrp	x3, 417000 <_ZdlPvm@@Base+0x126a8>
  403194:	adrp	x0, 404000 <feof@plt+0x2c70>
  403198:	add	x3, x3, #0xd98
  40319c:	add	x0, x0, #0xa78
  4031a0:	bl	403960 <feof@plt+0x25d0>
  4031a4:	mov	w0, #0x0                   	// #0
  4031a8:	b	40306c <feof@plt+0x1cdc>
  4031ac:	mov	x1, #0x10                  	// #16
  4031b0:	mov	x19, x0
  4031b4:	mov	x0, x20
  4031b8:	bl	404958 <_ZdlPvm@@Base>
  4031bc:	mov	x0, x19
  4031c0:	bl	401350 <_Unwind_Resume@plt>
  4031c4:	nop
  4031c8:	stp	x29, x30, [sp, #-48]!
  4031cc:	adrp	x2, 417000 <_ZdlPvm@@Base+0x126a8>
  4031d0:	mov	x29, sp
  4031d4:	ldr	x2, [x2, #3624]
  4031d8:	stp	x19, x20, [sp, #16]
  4031dc:	mov	w19, w0
  4031e0:	str	x21, [sp, #32]
  4031e4:	mov	x20, x1
  4031e8:	adrp	x21, 417000 <_ZdlPvm@@Base+0x126a8>
  4031ec:	cbz	x2, 403200 <feof@plt+0x1e70>
  4031f0:	ldr	x0, [x21, #632]
  4031f4:	adrp	x1, 404000 <feof@plt+0x2c70>
  4031f8:	add	x1, x1, #0xea8
  4031fc:	bl	401150 <fprintf@plt>
  403200:	ldr	x0, [x21, #632]
  403204:	mov	x3, x20
  403208:	mov	w2, w19
  40320c:	adrp	x1, 404000 <feof@plt+0x2c70>
  403210:	add	x1, x1, #0xeb0
  403214:	bl	401150 <fprintf@plt>
  403218:	ldr	x0, [x21, #632]
  40321c:	bl	401260 <fflush@plt>
  403220:	bl	401300 <abort@plt>
  403224:	nop
  403228:	stp	x29, x30, [sp, #-128]!
  40322c:	adrp	x0, 417000 <_ZdlPvm@@Base+0x126a8>
  403230:	mov	w1, #0x1                   	// #1
  403234:	mov	x29, sp
  403238:	stp	x21, x22, [sp, #32]
  40323c:	add	x22, x0, #0x290
  403240:	add	x4, x22, #0xa08
  403244:	add	x3, x22, #0x8
  403248:	add	x6, x22, #0x408
  40324c:	add	x5, x22, #0x608
  403250:	stp	x19, x20, [sp, #16]
  403254:	mov	w20, w1
  403258:	stp	x23, x24, [sp, #48]
  40325c:	add	x24, x22, #0x208
  403260:	add	x23, x22, #0x808
  403264:	stp	x25, x26, [sp, #64]
  403268:	add	x26, x22, #0x508
  40326c:	add	x25, x22, #0x708
  403270:	stp	x27, x28, [sp, #80]
  403274:	add	x28, x22, #0x108
  403278:	add	x27, x22, #0x308
  40327c:	add	x22, x22, #0x908
  403280:	str	w1, [x0, #656]
  403284:	mov	x19, #0x0                   	// #0
  403288:	tst	w19, #0xffffff80
  40328c:	mov	w21, w19
  403290:	b.ne	4033d8 <feof@plt+0x2048>  // b.any
  403294:	stp	x4, x3, [sp, #96]
  403298:	stp	x6, x5, [sp, #112]
  40329c:	bl	401240 <__ctype_b_loc@plt>
  4032a0:	lsl	x1, x19, #1
  4032a4:	ldr	x2, [x0]
  4032a8:	ldp	x4, x3, [sp, #96]
  4032ac:	ldrh	w2, [x2, x1]
  4032b0:	ldp	x6, x5, [sp, #112]
  4032b4:	tbz	w2, #10, 403408 <feof@plt+0x2078>
  4032b8:	strb	w20, [x19, x4]
  4032bc:	ldr	x2, [x0]
  4032c0:	ldrh	w2, [x2, x1]
  4032c4:	tbnz	w2, #8, 403418 <feof@plt+0x2088>
  4032c8:	strb	wzr, [x19, x3]
  4032cc:	ldr	x2, [x0]
  4032d0:	ldrh	w2, [x2, x1]
  4032d4:	tbnz	w2, #9, 403428 <feof@plt+0x2098>
  4032d8:	strb	wzr, [x19, x28]
  4032dc:	sub	w21, w21, #0x30
  4032e0:	mov	w2, #0x0                   	// #0
  4032e4:	cmp	w21, #0xa
  4032e8:	csel	w2, w20, w2, cc  // cc = lo, ul, last
  4032ec:	strb	w2, [x19, x24]
  4032f0:	ldr	x2, [x0]
  4032f4:	ldrh	w2, [x2, x1]
  4032f8:	tbnz	w2, #12, 4033c0 <feof@plt+0x2030>
  4032fc:	strb	wzr, [x19, x27]
  403300:	ldr	x2, [x0]
  403304:	ldrh	w2, [x2, x1]
  403308:	tbnz	w2, #13, 4033d0 <feof@plt+0x2040>
  40330c:	strb	wzr, [x19, x6]
  403310:	ldr	x2, [x0]
  403314:	ldrh	w2, [x2, x1]
  403318:	tbnz	w2, #2, 403388 <feof@plt+0x1ff8>
  40331c:	strb	wzr, [x19, x26]
  403320:	ldr	x2, [x0]
  403324:	ldrh	w2, [x2, x1]
  403328:	tbnz	w2, #3, 403398 <feof@plt+0x2008>
  40332c:	strb	wzr, [x19, x5]
  403330:	ldr	x2, [x0]
  403334:	ldrh	w2, [x2, x1]
  403338:	tbnz	w2, #14, 4033a8 <feof@plt+0x2018>
  40333c:	strb	wzr, [x19, x25]
  403340:	ldr	x2, [x0]
  403344:	ldrsh	w2, [x2, x1]
  403348:	tbnz	w2, #31, 4033b8 <feof@plt+0x2028>
  40334c:	strb	wzr, [x19, x23]
  403350:	ldr	x0, [x0]
  403354:	ldrh	w0, [x0, x1]
  403358:	ubfx	x0, x0, #1, #1
  40335c:	strb	w0, [x19, x22]
  403360:	add	x19, x19, #0x1
  403364:	cmp	x19, #0x100
  403368:	b.ne	403288 <feof@plt+0x1ef8>  // b.any
  40336c:	ldp	x19, x20, [sp, #16]
  403370:	ldp	x21, x22, [sp, #32]
  403374:	ldp	x23, x24, [sp, #48]
  403378:	ldp	x25, x26, [sp, #64]
  40337c:	ldp	x27, x28, [sp, #80]
  403380:	ldp	x29, x30, [sp], #128
  403384:	ret
  403388:	strb	w20, [x19, x26]
  40338c:	ldr	x2, [x0]
  403390:	ldrh	w2, [x2, x1]
  403394:	tbz	w2, #3, 40332c <feof@plt+0x1f9c>
  403398:	strb	w20, [x19, x5]
  40339c:	ldr	x2, [x0]
  4033a0:	ldrh	w2, [x2, x1]
  4033a4:	tbz	w2, #14, 40333c <feof@plt+0x1fac>
  4033a8:	strb	w20, [x19, x25]
  4033ac:	ldr	x2, [x0]
  4033b0:	ldrsh	w2, [x2, x1]
  4033b4:	tbz	w2, #31, 40334c <feof@plt+0x1fbc>
  4033b8:	strb	w20, [x19, x23]
  4033bc:	b	403350 <feof@plt+0x1fc0>
  4033c0:	strb	w20, [x19, x27]
  4033c4:	ldr	x2, [x0]
  4033c8:	ldrh	w2, [x2, x1]
  4033cc:	tbz	w2, #13, 40330c <feof@plt+0x1f7c>
  4033d0:	strb	w20, [x19, x6]
  4033d4:	b	403310 <feof@plt+0x1f80>
  4033d8:	mov	w0, #0x0                   	// #0
  4033dc:	strb	wzr, [x19, x4]
  4033e0:	strb	wzr, [x19, x3]
  4033e4:	strb	wzr, [x19, x28]
  4033e8:	strb	wzr, [x19, x24]
  4033ec:	strb	wzr, [x19, x27]
  4033f0:	strb	wzr, [x19, x6]
  4033f4:	strb	wzr, [x19, x26]
  4033f8:	strb	wzr, [x19, x5]
  4033fc:	strb	wzr, [x19, x25]
  403400:	strb	wzr, [x19, x23]
  403404:	b	40335c <feof@plt+0x1fcc>
  403408:	strb	wzr, [x19, x4]
  40340c:	ldr	x2, [x0]
  403410:	ldrh	w2, [x2, x1]
  403414:	tbz	w2, #8, 4032c8 <feof@plt+0x1f38>
  403418:	strb	w20, [x19, x3]
  40341c:	ldr	x2, [x0]
  403420:	ldrh	w2, [x2, x1]
  403424:	tbz	w2, #9, 4032d8 <feof@plt+0x1f48>
  403428:	strb	w20, [x19, x28]
  40342c:	b	4032dc <feof@plt+0x1f4c>
  403430:	add	x1, x0, #0x100
  403434:	nop
  403438:	strb	wzr, [x0], #1
  40343c:	cmp	x0, x1
  403440:	b.ne	403438 <feof@plt+0x20a8>  // b.any
  403444:	ret
  403448:	add	x1, x0, #0x100
  40344c:	nop
  403450:	strb	wzr, [x0], #1
  403454:	cmp	x0, x1
  403458:	b.ne	403450 <feof@plt+0x20c0>  // b.any
  40345c:	ret
  403460:	mov	x2, x0
  403464:	add	x3, x0, #0x100
  403468:	strb	wzr, [x2], #1
  40346c:	cmp	x2, x3
  403470:	b.ne	403468 <feof@plt+0x20d8>  // b.any
  403474:	ldrb	w2, [x1]
  403478:	cbz	w2, 40348c <feof@plt+0x20fc>
  40347c:	mov	w3, #0x1                   	// #1
  403480:	strb	w3, [x0, w2, sxtw]
  403484:	ldrb	w2, [x1, #1]!
  403488:	cbnz	w2, 403480 <feof@plt+0x20f0>
  40348c:	ret
  403490:	mov	x2, x0
  403494:	add	x3, x0, #0x100
  403498:	strb	wzr, [x2], #1
  40349c:	cmp	x2, x3
  4034a0:	b.ne	403498 <feof@plt+0x2108>  // b.any
  4034a4:	ldrb	w2, [x1]
  4034a8:	cbz	w2, 4034bc <feof@plt+0x212c>
  4034ac:	mov	w3, #0x1                   	// #1
  4034b0:	strb	w3, [x0, w2, sxtw]
  4034b4:	ldrb	w2, [x1, #1]!
  4034b8:	cbnz	w2, 4034b0 <feof@plt+0x2120>
  4034bc:	ret
  4034c0:	ret
  4034c4:	nop
  4034c8:	mov	x2, #0x0                   	// #0
  4034cc:	mov	w4, #0x1                   	// #1
  4034d0:	ldrb	w3, [x1, x2]
  4034d4:	cbz	w3, 4034dc <feof@plt+0x214c>
  4034d8:	strb	w4, [x0, x2]
  4034dc:	add	x2, x2, #0x1
  4034e0:	cmp	x2, #0x100
  4034e4:	b.ne	4034d0 <feof@plt+0x2140>  // b.any
  4034e8:	ret
  4034ec:	nop
  4034f0:	adrp	x0, 417000 <_ZdlPvm@@Base+0x126a8>
  4034f4:	ldr	w0, [x0, #656]
  4034f8:	cbnz	w0, 403500 <feof@plt+0x2170>
  4034fc:	b	403228 <feof@plt+0x1e98>
  403500:	ret
  403504:	nop
  403508:	cmp	x1, #0x0
  40350c:	adrp	x2, 404000 <feof@plt+0x2c70>
  403510:	add	x2, x2, #0xee0
  403514:	mov	w3, #0x1                   	// #1
  403518:	csel	x1, x2, x1, eq  // eq = none
  40351c:	str	w3, [x0]
  403520:	str	x1, [x0, #8]
  403524:	ret
  403528:	str	wzr, [x0]
  40352c:	ret
  403530:	mov	w2, #0x3                   	// #3
  403534:	str	w2, [x0]
  403538:	str	w1, [x0, #8]
  40353c:	ret
  403540:	mov	w2, #0x4                   	// #4
  403544:	str	w2, [x0]
  403548:	str	w1, [x0, #8]
  40354c:	ret
  403550:	mov	w2, #0x2                   	// #2
  403554:	str	w2, [x0]
  403558:	strb	w1, [x0, #8]
  40355c:	ret
  403560:	mov	w1, #0x5                   	// #5
  403564:	str	w1, [x0]
  403568:	str	d0, [x0, #8]
  40356c:	ret
  403570:	ldr	w0, [x0]
  403574:	cmp	w0, #0x0
  403578:	cset	w0, eq  // eq = none
  40357c:	ret
  403580:	stp	x29, x30, [sp, #-16]!
  403584:	mov	x29, sp
  403588:	ldr	w1, [x0]
  40358c:	cmp	w1, #0x3
  403590:	b.eq	4035e8 <feof@plt+0x2258>  // b.none
  403594:	b.ls	4035c4 <feof@plt+0x2234>  // b.plast
  403598:	cmp	w1, #0x4
  40359c:	b.eq	403600 <feof@plt+0x2270>  // b.none
  4035a0:	cmp	w1, #0x5
  4035a4:	b.ne	403618 <feof@plt+0x2288>  // b.any
  4035a8:	adrp	x2, 417000 <_ZdlPvm@@Base+0x126a8>
  4035ac:	ldr	d0, [x0, #8]
  4035b0:	ldp	x29, x30, [sp], #16
  4035b4:	adrp	x1, 404000 <feof@plt+0x2c70>
  4035b8:	ldr	x0, [x2, #632]
  4035bc:	add	x1, x1, #0xee8
  4035c0:	b	401150 <fprintf@plt>
  4035c4:	cmp	w1, #0x1
  4035c8:	b.eq	403620 <feof@plt+0x2290>  // b.none
  4035cc:	cmp	w1, #0x2
  4035d0:	b.ne	403618 <feof@plt+0x2288>  // b.any
  4035d4:	ldp	x29, x30, [sp], #16
  4035d8:	adrp	x1, 417000 <_ZdlPvm@@Base+0x126a8>
  4035dc:	ldrb	w0, [x0, #8]
  4035e0:	ldr	x1, [x1, #632]
  4035e4:	b	401160 <putc@plt>
  4035e8:	ldr	w0, [x0, #8]
  4035ec:	bl	4047e8 <feof@plt+0x3458>
  4035f0:	ldp	x29, x30, [sp], #16
  4035f4:	adrp	x1, 417000 <_ZdlPvm@@Base+0x126a8>
  4035f8:	ldr	x1, [x1, #632]
  4035fc:	b	4010f0 <fputs@plt>
  403600:	ldr	w0, [x0, #8]
  403604:	bl	404880 <feof@plt+0x34f0>
  403608:	ldp	x29, x30, [sp], #16
  40360c:	adrp	x1, 417000 <_ZdlPvm@@Base+0x126a8>
  403610:	ldr	x1, [x1, #632]
  403614:	b	4010f0 <fputs@plt>
  403618:	ldp	x29, x30, [sp], #16
  40361c:	ret
  403620:	ldp	x29, x30, [sp], #16
  403624:	adrp	x1, 417000 <_ZdlPvm@@Base+0x126a8>
  403628:	ldr	x0, [x0, #8]
  40362c:	ldr	x1, [x1, #632]
  403630:	b	4010f0 <fputs@plt>
  403634:	nop
  403638:	stp	x29, x30, [sp, #-64]!
  40363c:	mov	x29, sp
  403640:	stp	x19, x20, [sp, #16]
  403644:	mov	x19, x0
  403648:	stp	x21, x22, [sp, #32]
  40364c:	stp	x23, x24, [sp, #48]
  403650:	cbz	x0, 40376c <feof@plt+0x23dc>
  403654:	mov	x4, x0
  403658:	adrp	x24, 404000 <feof@plt+0x2c70>
  40365c:	mov	x21, x1
  403660:	mov	x22, x2
  403664:	mov	x23, x3
  403668:	add	x24, x24, #0xef0
  40366c:	ldrb	w0, [x4], #1
  403670:	adrp	x20, 417000 <_ZdlPvm@@Base+0x126a8>
  403674:	cbnz	w0, 4036bc <feof@plt+0x232c>
  403678:	b	4036dc <feof@plt+0x234c>
  40367c:	ldrb	w4, [x19, #1]
  403680:	add	x19, x19, #0x2
  403684:	cmp	w4, #0x32
  403688:	b.eq	40370c <feof@plt+0x237c>  // b.none
  40368c:	b.hi	4036f0 <feof@plt+0x2360>  // b.pmore
  403690:	cmp	w4, #0x25
  403694:	b.eq	403730 <feof@plt+0x23a0>  // b.none
  403698:	cmp	w4, #0x31
  40369c:	b.ne	403720 <feof@plt+0x2390>  // b.any
  4036a0:	ldr	w0, [x21]
  4036a4:	cbz	w0, 40373c <feof@plt+0x23ac>
  4036a8:	mov	x0, x21
  4036ac:	bl	403580 <feof@plt+0x21f0>
  4036b0:	mov	x4, x19
  4036b4:	ldrb	w0, [x4], #1
  4036b8:	cbz	w0, 4036dc <feof@plt+0x234c>
  4036bc:	cmp	w0, #0x25
  4036c0:	b.eq	40367c <feof@plt+0x22ec>  // b.none
  4036c4:	ldr	x1, [x20, #632]
  4036c8:	mov	x19, x4
  4036cc:	bl	401160 <putc@plt>
  4036d0:	mov	x4, x19
  4036d4:	ldrb	w0, [x4], #1
  4036d8:	cbnz	w0, 4036bc <feof@plt+0x232c>
  4036dc:	ldp	x19, x20, [sp, #16]
  4036e0:	ldp	x21, x22, [sp, #32]
  4036e4:	ldp	x23, x24, [sp, #48]
  4036e8:	ldp	x29, x30, [sp], #64
  4036ec:	ret
  4036f0:	cmp	w4, #0x33
  4036f4:	b.ne	403720 <feof@plt+0x2390>  // b.any
  4036f8:	ldr	w0, [x23]
  4036fc:	cbz	w0, 40375c <feof@plt+0x23cc>
  403700:	mov	x0, x23
  403704:	bl	403580 <feof@plt+0x21f0>
  403708:	b	4036b0 <feof@plt+0x2320>
  40370c:	ldr	w0, [x22]
  403710:	cbz	w0, 40374c <feof@plt+0x23bc>
  403714:	mov	x0, x22
  403718:	bl	403580 <feof@plt+0x21f0>
  40371c:	b	4036b0 <feof@plt+0x2320>
  403720:	mov	x1, x24
  403724:	mov	w0, #0x78                  	// #120
  403728:	bl	4031c8 <feof@plt+0x1e38>
  40372c:	b	4036b0 <feof@plt+0x2320>
  403730:	ldr	x1, [x20, #632]
  403734:	bl	401230 <fputc@plt>
  403738:	b	4036b0 <feof@plt+0x2320>
  40373c:	mov	x1, x24
  403740:	mov	w0, #0x6c                  	// #108
  403744:	bl	4031c8 <feof@plt+0x1e38>
  403748:	b	4036a8 <feof@plt+0x2318>
  40374c:	mov	x1, x24
  403750:	mov	w0, #0x70                  	// #112
  403754:	bl	4031c8 <feof@plt+0x1e38>
  403758:	b	403714 <feof@plt+0x2384>
  40375c:	mov	x1, x24
  403760:	mov	w0, #0x74                  	// #116
  403764:	bl	4031c8 <feof@plt+0x1e38>
  403768:	b	403700 <feof@plt+0x2370>
  40376c:	mov	w0, #0x62                  	// #98
  403770:	adrp	x1, 404000 <feof@plt+0x2c70>
  403774:	add	x1, x1, #0xef0
  403778:	bl	4031c8 <feof@plt+0x1e38>
  40377c:	ldrb	w0, [x19]
  403780:	brk	#0x3e8
  403784:	nop
  403788:	stp	x29, x30, [sp, #-96]!
  40378c:	adrp	x8, 417000 <_ZdlPvm@@Base+0x126a8>
  403790:	cmp	x0, #0x0
  403794:	mov	x29, sp
  403798:	stp	x23, x24, [sp, #48]
  40379c:	mov	w23, w2
  4037a0:	mov	x24, x4
  4037a4:	ldr	x2, [x8, #3624]
  4037a8:	mvn	w8, w23
  4037ac:	stp	x19, x20, [sp, #16]
  4037b0:	adrp	x19, 417000 <_ZdlPvm@@Base+0x126a8>
  4037b4:	lsr	w8, w8, #31
  4037b8:	stp	x21, x22, [sp, #32]
  4037bc:	csel	w20, w8, wzr, ne  // ne = any
  4037c0:	mov	x21, x0
  4037c4:	stp	x25, x26, [sp, #64]
  4037c8:	mov	w22, w3
  4037cc:	mov	x25, x5
  4037d0:	stp	x27, x28, [sp, #80]
  4037d4:	mov	x26, x6
  4037d8:	mov	x28, x1
  4037dc:	mov	x27, x7
  4037e0:	cbz	x2, 403928 <feof@plt+0x2598>
  4037e4:	ldr	x0, [x19, #632]
  4037e8:	adrp	x1, 404000 <feof@plt+0x2c70>
  4037ec:	add	x1, x1, #0xf28
  4037f0:	bl	401150 <fprintf@plt>
  4037f4:	cbz	w20, 403824 <feof@plt+0x2494>
  4037f8:	ldrb	w0, [x21]
  4037fc:	cmp	w0, #0x2d
  403800:	b.eq	403908 <feof@plt+0x2578>  // b.none
  403804:	ldr	x0, [x19, #632]
  403808:	cbz	x28, 40393c <feof@plt+0x25ac>
  40380c:	adrp	x1, 404000 <feof@plt+0x2c70>
  403810:	mov	w4, w23
  403814:	mov	x3, x28
  403818:	mov	x2, x21
  40381c:	add	x1, x1, #0xf30
  403820:	bl	401150 <fprintf@plt>
  403824:	ldr	x1, [x19, #632]
  403828:	mov	w0, #0x20                  	// #32
  40382c:	bl	401230 <fputc@plt>
  403830:	cbz	w22, 4038a4 <feof@plt+0x2514>
  403834:	cmp	w22, #0x2
  403838:	b.ne	4038c8 <feof@plt+0x2538>  // b.any
  40383c:	ldr	x3, [x19, #632]
  403840:	mov	x2, #0xc                   	// #12
  403844:	mov	x1, #0x1                   	// #1
  403848:	adrp	x0, 404000 <feof@plt+0x2c70>
  40384c:	add	x0, x0, #0xf48
  403850:	bl	401340 <fwrite@plt>
  403854:	ldr	x1, [x19, #632]
  403858:	mov	w0, #0x20                  	// #32
  40385c:	bl	401230 <fputc@plt>
  403860:	mov	x3, x27
  403864:	mov	x2, x26
  403868:	mov	x1, x25
  40386c:	mov	x0, x24
  403870:	bl	403638 <feof@plt+0x22a8>
  403874:	ldr	x1, [x19, #632]
  403878:	mov	w0, #0xa                   	// #10
  40387c:	bl	401230 <fputc@plt>
  403880:	ldr	x0, [x19, #632]
  403884:	bl	401260 <fflush@plt>
  403888:	ldp	x19, x20, [sp, #16]
  40388c:	ldp	x21, x22, [sp, #32]
  403890:	ldp	x23, x24, [sp, #48]
  403894:	ldp	x25, x26, [sp, #64]
  403898:	ldp	x27, x28, [sp, #80]
  40389c:	ldp	x29, x30, [sp], #96
  4038a0:	b	403a68 <feof@plt+0x26d8>
  4038a4:	ldr	x3, [x19, #632]
  4038a8:	mov	x1, #0x1                   	// #1
  4038ac:	adrp	x0, 404000 <feof@plt+0x2c70>
  4038b0:	mov	x2, #0x8                   	// #8
  4038b4:	add	x0, x0, #0xf58
  4038b8:	bl	401340 <fwrite@plt>
  4038bc:	ldr	x1, [x19, #632]
  4038c0:	mov	w0, #0x20                  	// #32
  4038c4:	bl	401230 <fputc@plt>
  4038c8:	mov	x3, x27
  4038cc:	mov	x2, x26
  4038d0:	mov	x1, x25
  4038d4:	mov	x0, x24
  4038d8:	bl	403638 <feof@plt+0x22a8>
  4038dc:	ldr	x1, [x19, #632]
  4038e0:	mov	w0, #0xa                   	// #10
  4038e4:	bl	401230 <fputc@plt>
  4038e8:	ldr	x0, [x19, #632]
  4038ec:	ldp	x19, x20, [sp, #16]
  4038f0:	ldp	x21, x22, [sp, #32]
  4038f4:	ldp	x23, x24, [sp, #48]
  4038f8:	ldp	x25, x26, [sp, #64]
  4038fc:	ldp	x27, x28, [sp, #80]
  403900:	ldp	x29, x30, [sp], #96
  403904:	b	401260 <fflush@plt>
  403908:	ldrb	w1, [x21, #1]
  40390c:	adrp	x0, 404000 <feof@plt+0x2c70>
  403910:	add	x0, x0, #0xf10
  403914:	cmp	w1, #0x0
  403918:	csel	x21, x0, x21, eq  // eq = none
  40391c:	ldr	x0, [x19, #632]
  403920:	cbnz	x28, 40380c <feof@plt+0x247c>
  403924:	b	40393c <feof@plt+0x25ac>
  403928:	cbz	w20, 403830 <feof@plt+0x24a0>
  40392c:	ldrb	w0, [x21]
  403930:	cmp	w0, #0x2d
  403934:	b.ne	403804 <feof@plt+0x2474>  // b.any
  403938:	b	403908 <feof@plt+0x2578>
  40393c:	mov	w3, w23
  403940:	mov	x2, x21
  403944:	adrp	x1, 404000 <feof@plt+0x2c70>
  403948:	add	x1, x1, #0xf40
  40394c:	bl	401150 <fprintf@plt>
  403950:	ldr	x1, [x19, #632]
  403954:	mov	w0, #0x20                  	// #32
  403958:	bl	401230 <fputc@plt>
  40395c:	b	403830 <feof@plt+0x24a0>
  403960:	adrp	x4, 417000 <_ZdlPvm@@Base+0x126a8>
  403964:	adrp	x8, 417000 <_ZdlPvm@@Base+0x126a8>
  403968:	adrp	x7, 417000 <_ZdlPvm@@Base+0x126a8>
  40396c:	mov	x5, x1
  403970:	mov	x6, x2
  403974:	ldr	w2, [x4, #3616]
  403978:	ldr	x1, [x8, #3496]
  40397c:	mov	x4, x0
  403980:	ldr	x0, [x7, #3504]
  403984:	mov	x7, x3
  403988:	mov	w3, #0x1                   	// #1
  40398c:	b	403788 <feof@plt+0x23f8>
  403990:	adrp	x4, 417000 <_ZdlPvm@@Base+0x126a8>
  403994:	adrp	x8, 417000 <_ZdlPvm@@Base+0x126a8>
  403998:	adrp	x7, 417000 <_ZdlPvm@@Base+0x126a8>
  40399c:	mov	x5, x1
  4039a0:	mov	x6, x2
  4039a4:	ldr	w2, [x4, #3616]
  4039a8:	ldr	x1, [x8, #3496]
  4039ac:	mov	x4, x0
  4039b0:	ldr	x0, [x7, #3504]
  4039b4:	mov	x7, x3
  4039b8:	mov	w3, #0x0                   	// #0
  4039bc:	b	403788 <feof@plt+0x23f8>
  4039c0:	adrp	x4, 417000 <_ZdlPvm@@Base+0x126a8>
  4039c4:	adrp	x8, 417000 <_ZdlPvm@@Base+0x126a8>
  4039c8:	adrp	x7, 417000 <_ZdlPvm@@Base+0x126a8>
  4039cc:	mov	x5, x1
  4039d0:	mov	x6, x2
  4039d4:	ldr	w2, [x4, #3616]
  4039d8:	ldr	x1, [x8, #3496]
  4039dc:	mov	x4, x0
  4039e0:	ldr	x0, [x7, #3504]
  4039e4:	mov	x7, x3
  4039e8:	mov	w3, #0x2                   	// #2
  4039ec:	b	403788 <feof@plt+0x23f8>
  4039f0:	mov	x7, x2
  4039f4:	mov	x6, x4
  4039f8:	mov	w2, w1
  4039fc:	mov	x4, x7
  403a00:	mov	x1, #0x0                   	// #0
  403a04:	mov	x7, x5
  403a08:	mov	x5, x3
  403a0c:	mov	w3, #0x1                   	// #1
  403a10:	b	403788 <feof@plt+0x23f8>
  403a14:	nop
  403a18:	mov	x7, x2
  403a1c:	mov	x6, x4
  403a20:	mov	w2, w1
  403a24:	mov	x4, x7
  403a28:	mov	x1, #0x0                   	// #0
  403a2c:	mov	x7, x5
  403a30:	mov	x5, x3
  403a34:	mov	w3, #0x0                   	// #0
  403a38:	b	403788 <feof@plt+0x23f8>
  403a3c:	nop
  403a40:	mov	x7, x2
  403a44:	mov	x6, x4
  403a48:	mov	w2, w1
  403a4c:	mov	x4, x7
  403a50:	mov	x1, #0x0                   	// #0
  403a54:	mov	x7, x5
  403a58:	mov	x5, x3
  403a5c:	mov	w3, #0x2                   	// #2
  403a60:	b	403788 <feof@plt+0x23f8>
  403a64:	nop
  403a68:	stp	x29, x30, [sp, #-16]!
  403a6c:	mov	w0, #0x3                   	// #3
  403a70:	mov	x29, sp
  403a74:	bl	401330 <exit@plt>
  403a78:	ldp	w13, w8, [x1, #48]
  403a7c:	add	x11, x0, #0x8
  403a80:	ldr	w12, [x1]
  403a84:	cmp	w13, w8
  403a88:	mov	w7, w13
  403a8c:	ccmp	w8, w12, #0x0, lt  // lt = tstop
  403a90:	mov	w9, w12
  403a94:	sxtw	x14, w8
  403a98:	b.ge	403b00 <feof@plt+0x2770>  // b.tcont
  403a9c:	nop
  403aa0:	sub	w10, w9, w8
  403aa4:	sub	w2, w8, w7
  403aa8:	cmp	w10, w2
  403aac:	b.le	403b10 <feof@plt+0x2780>
  403ab0:	sxtw	x3, w7
  403ab4:	sub	w9, w9, w2
  403ab8:	sub	w4, w2, #0x1
  403abc:	mov	x5, x3
  403ac0:	add	x4, x4, x3
  403ac4:	sxtw	x3, w9
  403ac8:	add	x2, x0, w7, sxtw #3
  403acc:	sub	x3, x3, x5
  403ad0:	add	x4, x11, x4, lsl #3
  403ad4:	nop
  403ad8:	ldr	x6, [x2, x3, lsl #3]
  403adc:	ldr	x5, [x2]
  403ae0:	str	x6, [x2]
  403ae4:	str	x5, [x2, x3, lsl #3]
  403ae8:	add	x2, x2, #0x8
  403aec:	cmp	x4, x2
  403af0:	b.ne	403ad8 <feof@plt+0x2748>  // b.any
  403af4:	cmp	w9, w8
  403af8:	ccmp	w7, w8, #0x0, gt
  403afc:	b.lt	403aa0 <feof@plt+0x2710>  // b.tstop
  403b00:	sub	w0, w12, w8
  403b04:	add	w0, w0, w13
  403b08:	stp	w0, w12, [x1, #48]
  403b0c:	ret
  403b10:	sxtw	x3, w7
  403b14:	sub	w6, w10, #0x1
  403b18:	add	x6, x6, x3
  403b1c:	add	x2, x0, w7, sxtw #3
  403b20:	sub	x3, x14, x3
  403b24:	add	x6, x11, x6, lsl #3
  403b28:	ldr	x5, [x2, x3, lsl #3]
  403b2c:	ldr	x4, [x2]
  403b30:	str	x5, [x2]
  403b34:	str	x4, [x2, x3, lsl #3]
  403b38:	add	x2, x2, #0x8
  403b3c:	cmp	x2, x6
  403b40:	b.ne	403b28 <feof@plt+0x2798>  // b.any
  403b44:	add	w7, w7, w10
  403b48:	cmp	w9, w8
  403b4c:	ccmp	w7, w8, #0x0, gt
  403b50:	b.lt	403aa0 <feof@plt+0x2710>  // b.tstop
  403b54:	b	403b00 <feof@plt+0x2770>
  403b58:	stp	x29, x30, [sp, #-192]!
  403b5c:	mov	x29, sp
  403b60:	stp	x19, x20, [sp, #16]
  403b64:	mov	w19, w0
  403b68:	stp	x21, x22, [sp, #32]
  403b6c:	mov	x21, x2
  403b70:	ldrb	w0, [x2]
  403b74:	ldr	w2, [x7, #4]
  403b78:	cmp	w0, #0x3a
  403b7c:	str	x3, [sp, #96]
  403b80:	csel	w0, w2, wzr, ne  // ne = any
  403b84:	stp	w5, w0, [sp, #104]
  403b88:	str	x4, [sp, #112]
  403b8c:	cmp	w19, #0x0
  403b90:	b.le	40424c <feof@plt+0x2ebc>
  403b94:	ldr	w0, [x7]
  403b98:	mov	x20, x1
  403b9c:	str	xzr, [x7, #16]
  403ba0:	stp	x23, x24, [sp, #48]
  403ba4:	mov	x24, x7
  403ba8:	stp	x27, x28, [sp, #80]
  403bac:	cbnz	w0, 403c80 <feof@plt+0x28f0>
  403bb0:	mov	w1, #0x1                   	// #1
  403bb4:	mov	w0, w1
  403bb8:	str	w1, [x7]
  403bbc:	str	xzr, [x24, #32]
  403bc0:	stp	w0, w0, [x24, #48]
  403bc4:	cbz	w6, 403d90 <feof@plt+0x2a00>
  403bc8:	mov	w0, #0x1                   	// #1
  403bcc:	str	w0, [x24, #44]
  403bd0:	ldrb	w1, [x21]
  403bd4:	cmp	w1, #0x2d
  403bd8:	b.eq	40410c <feof@plt+0x2d7c>  // b.none
  403bdc:	cmp	w1, #0x2b
  403be0:	b.eq	40412c <feof@plt+0x2d9c>  // b.none
  403be4:	str	w0, [x24, #24]
  403be8:	str	wzr, [x24, #40]
  403bec:	ldr	w0, [x24]
  403bf0:	ldr	w1, [x24, #52]
  403bf4:	cmp	w1, w0
  403bf8:	b.le	403c00 <feof@plt+0x2870>
  403bfc:	str	w0, [x24, #52]
  403c00:	ldr	w1, [x24, #48]
  403c04:	cmp	w0, w1
  403c08:	b.ge	403c10 <feof@plt+0x2880>  // b.tcont
  403c0c:	str	w0, [x24, #48]
  403c10:	ldr	w1, [x24, #40]
  403c14:	cmp	w1, #0x1
  403c18:	b.eq	403de8 <feof@plt+0x2a58>  // b.none
  403c1c:	cmp	w19, w0
  403c20:	b.eq	403dc8 <feof@plt+0x2a38>  // b.none
  403c24:	ldr	x4, [x20, w0, sxtw #3]
  403c28:	ldrb	w1, [x4]
  403c2c:	cmp	w1, #0x2d
  403c30:	b.ne	403d54 <feof@plt+0x29c4>  // b.any
  403c34:	ldrb	w1, [x4, #1]
  403c38:	cmp	w1, #0x2d
  403c3c:	b.ne	403d54 <feof@plt+0x29c4>  // b.any
  403c40:	ldrb	w1, [x4, #2]
  403c44:	cbnz	w1, 403d54 <feof@plt+0x29c4>
  403c48:	ldp	w1, w2, [x24, #48]
  403c4c:	add	w0, w0, #0x1
  403c50:	str	w0, [x24]
  403c54:	cmp	w1, w2
  403c58:	b.eq	404254 <feof@plt+0x2ec4>  // b.none
  403c5c:	cmp	w0, w2
  403c60:	b.eq	403c74 <feof@plt+0x28e4>  // b.none
  403c64:	mov	x1, x24
  403c68:	mov	x0, x20
  403c6c:	bl	403a78 <feof@plt+0x26e8>
  403c70:	ldr	w1, [x24, #48]
  403c74:	str	w19, [x24]
  403c78:	str	w19, [x24, #52]
  403c7c:	b	403dcc <feof@plt+0x2a3c>
  403c80:	ldr	w1, [x7, #24]
  403c84:	cbz	w1, 403bbc <feof@plt+0x282c>
  403c88:	ldr	x28, [x7, #32]
  403c8c:	cbz	x28, 403bec <feof@plt+0x285c>
  403c90:	ldrb	w0, [x28]
  403c94:	cbz	w0, 403bec <feof@plt+0x285c>
  403c98:	ldr	x0, [sp, #96]
  403c9c:	cbz	x0, 403cf0 <feof@plt+0x2960>
  403ca0:	ldr	w0, [x24]
  403ca4:	stp	w0, w0, [sp, #136]
  403ca8:	sxtw	x1, w0
  403cac:	sbfiz	x0, x0, #3, #32
  403cb0:	str	x0, [sp, #168]
  403cb4:	str	x1, [sp, #176]
  403cb8:	ldr	x0, [x20, x1, lsl #3]
  403cbc:	str	x0, [sp, #144]
  403cc0:	ldrb	w1, [x0, #1]
  403cc4:	str	w1, [sp, #128]
  403cc8:	cmp	w1, #0x2d
  403ccc:	b.eq	404004 <feof@plt+0x2c74>  // b.none
  403cd0:	ldr	w2, [sp, #104]
  403cd4:	cbz	w2, 403cf0 <feof@plt+0x2960>
  403cd8:	ldrb	w0, [x0, #2]
  403cdc:	cbnz	w0, 404004 <feof@plt+0x2c74>
  403ce0:	mov	x0, x21
  403ce4:	bl	4011a0 <strchr@plt>
  403ce8:	cbz	x0, 404004 <feof@plt+0x2c74>
  403cec:	nop
  403cf0:	add	x22, x28, #0x1
  403cf4:	str	x22, [x24, #32]
  403cf8:	mov	x0, x21
  403cfc:	ldrb	w23, [x28]
  403d00:	mov	w1, w23
  403d04:	bl	4011a0 <strchr@plt>
  403d08:	ldrb	w2, [x28, #1]
  403d0c:	mov	x1, x0
  403d10:	mov	w0, w23
  403d14:	cbz	w2, 403e84 <feof@plt+0x2af4>
  403d18:	cmp	w23, #0x3a
  403d1c:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  403d20:	b.eq	40413c <feof@plt+0x2dac>  // b.none
  403d24:	ldrb	w3, [x1]
  403d28:	ldrb	w2, [x1, #1]
  403d2c:	cmp	w3, #0x57
  403d30:	b.eq	403e94 <feof@plt+0x2b04>  // b.none
  403d34:	cmp	w2, #0x3a
  403d38:	b.eq	403fb8 <feof@plt+0x2c28>  // b.none
  403d3c:	ldp	x19, x20, [sp, #16]
  403d40:	ldp	x21, x22, [sp, #32]
  403d44:	ldp	x23, x24, [sp, #48]
  403d48:	ldp	x27, x28, [sp, #80]
  403d4c:	ldp	x29, x30, [sp], #192
  403d50:	ret
  403d54:	ldrb	w1, [x4]
  403d58:	cmp	w1, #0x2d
  403d5c:	b.eq	403e5c <feof@plt+0x2acc>  // b.none
  403d60:	ldr	w1, [x24, #40]
  403d64:	cbz	w1, 404244 <feof@plt+0x2eb4>
  403d68:	add	w1, w0, #0x1
  403d6c:	mov	w0, #0x1                   	// #1
  403d70:	ldp	x27, x28, [sp, #80]
  403d74:	str	w1, [x24]
  403d78:	str	x4, [x24, #16]
  403d7c:	ldp	x23, x24, [sp, #48]
  403d80:	ldp	x19, x20, [sp, #16]
  403d84:	ldp	x21, x22, [sp, #32]
  403d88:	ldp	x29, x30, [sp], #192
  403d8c:	ret
  403d90:	adrp	x0, 404000 <feof@plt+0x2c70>
  403d94:	add	x0, x0, #0xf68
  403d98:	bl	401310 <getenv@plt>
  403d9c:	cbz	x0, 403f90 <feof@plt+0x2c00>
  403da0:	mov	w0, #0x1                   	// #1
  403da4:	str	w0, [x24, #44]
  403da8:	ldr	x28, [x24, #32]
  403dac:	ldrb	w0, [x21]
  403db0:	cmp	w0, #0x2d
  403db4:	b.eq	403fec <feof@plt+0x2c5c>  // b.none
  403db8:	cmp	w0, #0x2b
  403dbc:	b.eq	4041e4 <feof@plt+0x2e54>  // b.none
  403dc0:	str	wzr, [x24, #40]
  403dc4:	b	403ff8 <feof@plt+0x2c68>
  403dc8:	ldp	w1, w19, [x24, #48]
  403dcc:	cmp	w1, w19
  403dd0:	b.eq	404244 <feof@plt+0x2eb4>  // b.none
  403dd4:	mov	w0, #0xffffffff            	// #-1
  403dd8:	ldp	x27, x28, [sp, #80]
  403ddc:	str	w1, [x24]
  403de0:	ldp	x23, x24, [sp, #48]
  403de4:	b	403d80 <feof@plt+0x29f0>
  403de8:	ldp	w2, w1, [x24, #48]
  403dec:	cmp	w2, w1
  403df0:	b.eq	403f7c <feof@plt+0x2bec>  // b.none
  403df4:	cmp	w0, w1
  403df8:	b.eq	403e0c <feof@plt+0x2a7c>  // b.none
  403dfc:	mov	x1, x24
  403e00:	mov	x0, x20
  403e04:	bl	403a78 <feof@plt+0x26e8>
  403e08:	ldr	w1, [x24]
  403e0c:	cmp	w19, w1
  403e10:	b.le	404120 <feof@plt+0x2d90>
  403e14:	sxtw	x0, w1
  403e18:	b	403e2c <feof@plt+0x2a9c>
  403e1c:	add	w1, w4, #0x1
  403e20:	str	w1, [x24]
  403e24:	cmp	w19, w0
  403e28:	b.le	404120 <feof@plt+0x2d90>
  403e2c:	ldr	x2, [x20, x0, lsl #3]
  403e30:	mov	w4, w0
  403e34:	mov	w1, w0
  403e38:	add	x0, x0, #0x1
  403e3c:	ldrb	w3, [x2]
  403e40:	cmp	w3, #0x2d
  403e44:	b.ne	403e1c <feof@plt+0x2a8c>  // b.any
  403e48:	ldrb	w2, [x2, #1]
  403e4c:	cbz	w2, 403e1c <feof@plt+0x2a8c>
  403e50:	ldr	w0, [x24]
  403e54:	str	w1, [x24, #52]
  403e58:	b	403c1c <feof@plt+0x288c>
  403e5c:	ldrb	w1, [x4, #1]
  403e60:	cbz	w1, 403d60 <feof@plt+0x29d0>
  403e64:	ldr	x0, [sp, #96]
  403e68:	cmp	w1, #0x2d
  403e6c:	ccmp	x0, #0x0, #0x4, eq  // eq = none
  403e70:	cset	x0, ne  // ne = any
  403e74:	add	x0, x0, #0x1
  403e78:	add	x28, x4, x0
  403e7c:	str	x28, [x24, #32]
  403e80:	b	403c98 <feof@plt+0x2908>
  403e84:	ldr	w2, [x24]
  403e88:	add	w2, w2, #0x1
  403e8c:	str	w2, [x24]
  403e90:	b	403d18 <feof@plt+0x2988>
  403e94:	cmp	w2, #0x3b
  403e98:	b.ne	403d34 <feof@plt+0x29a4>  // b.any
  403e9c:	ldrb	w1, [x28, #1]
  403ea0:	ldr	w0, [x24]
  403ea4:	cbnz	w1, 403eb4 <feof@plt+0x2b24>
  403ea8:	cmp	w19, w0
  403eac:	b.eq	404580 <feof@plt+0x31f0>  // b.none
  403eb0:	ldr	x22, [x20, w0, sxtw #3]
  403eb4:	add	w0, w0, #0x1
  403eb8:	str	w0, [x24]
  403ebc:	mov	x27, x22
  403ec0:	str	x22, [x24, #16]
  403ec4:	str	x22, [x24, #32]
  403ec8:	ldrb	w23, [x22]
  403ecc:	cmp	w23, #0x3d
  403ed0:	ccmp	w23, #0x0, #0x4, ne  // ne = any
  403ed4:	b.eq	403ee8 <feof@plt+0x2b58>  // b.none
  403ed8:	ldrb	w23, [x27, #1]!
  403edc:	cmp	w23, #0x3d
  403ee0:	ccmp	w23, #0x0, #0x4, ne  // ne = any
  403ee4:	b.ne	403ed8 <feof@plt+0x2b48>  // b.any
  403ee8:	ldr	x0, [sp, #96]
  403eec:	ldr	x28, [x0]
  403ef0:	cbz	x28, 4045dc <feof@plt+0x324c>
  403ef4:	sub	w1, w27, w22
  403ef8:	mov	w3, #0x0                   	// #0
  403efc:	mov	x2, #0x0                   	// #0
  403f00:	stp	x25, x26, [sp, #64]
  403f04:	sub	x26, x27, x22
  403f08:	mov	w25, #0x0                   	// #0
  403f0c:	str	wzr, [sp, #96]
  403f10:	str	w23, [sp, #104]
  403f14:	mov	x23, x0
  403f18:	stp	x27, x20, [sp, #120]
  403f1c:	mov	x27, x2
  403f20:	mov	w20, w3
  403f24:	str	w19, [sp, #136]
  403f28:	mov	x19, x28
  403f2c:	mov	x28, x1
  403f30:	b	403f44 <feof@plt+0x2bb4>
  403f34:	mov	w20, #0x1                   	// #1
  403f38:	ldr	x19, [x23, #32]!
  403f3c:	add	w25, w25, #0x1
  403f40:	cbz	x19, 40429c <feof@plt+0x2f0c>
  403f44:	mov	x1, x22
  403f48:	mov	x2, x26
  403f4c:	mov	x0, x19
  403f50:	bl	401220 <strncmp@plt>
  403f54:	mov	w1, w0
  403f58:	mov	x0, x19
  403f5c:	cbnz	w1, 403f38 <feof@plt+0x2ba8>
  403f60:	bl	401140 <strlen@plt>
  403f64:	cmp	x28, x0
  403f68:	b.eq	4044bc <feof@plt+0x312c>  // b.none
  403f6c:	cbnz	x27, 403f34 <feof@plt+0x2ba4>
  403f70:	mov	x27, x23
  403f74:	str	w25, [sp, #96]
  403f78:	b	403f38 <feof@plt+0x2ba8>
  403f7c:	cmp	w0, w1
  403f80:	b.eq	403e0c <feof@plt+0x2a7c>  // b.none
  403f84:	mov	w1, w0
  403f88:	str	w0, [x24, #48]
  403f8c:	b	403e0c <feof@plt+0x2a7c>
  403f90:	str	wzr, [x24, #44]
  403f94:	ldr	x28, [x24, #32]
  403f98:	ldrb	w0, [x21]
  403f9c:	cmp	w0, #0x2d
  403fa0:	b.eq	403fec <feof@plt+0x2c5c>  // b.none
  403fa4:	cmp	w0, #0x2b
  403fa8:	b.eq	4041e4 <feof@plt+0x2e54>  // b.none
  403fac:	mov	w0, #0x1                   	// #1
  403fb0:	str	w0, [x24, #40]
  403fb4:	b	403ff8 <feof@plt+0x2c68>
  403fb8:	ldrb	w1, [x1, #2]
  403fbc:	ldrb	w2, [x28, #1]
  403fc0:	cmp	w1, #0x3a
  403fc4:	b.eq	40422c <feof@plt+0x2e9c>  // b.none
  403fc8:	ldr	w1, [x24]
  403fcc:	cbz	w2, 404308 <feof@plt+0x2f78>
  403fd0:	add	w1, w1, #0x1
  403fd4:	str	w1, [x24]
  403fd8:	str	x22, [x24, #16]
  403fdc:	ldp	x27, x28, [sp, #80]
  403fe0:	str	xzr, [x24, #32]
  403fe4:	ldp	x23, x24, [sp, #48]
  403fe8:	b	403d80 <feof@plt+0x29f0>
  403fec:	add	x21, x21, #0x1
  403ff0:	mov	w0, #0x2                   	// #2
  403ff4:	str	w0, [x24, #40]
  403ff8:	mov	w0, #0x1                   	// #1
  403ffc:	str	w0, [x24, #24]
  404000:	b	403c8c <feof@plt+0x28fc>
  404004:	stp	x25, x26, [sp, #64]
  404008:	mov	x25, x28
  40400c:	ldrb	w0, [x28]
  404010:	str	w0, [sp, #188]
  404014:	cmp	w0, #0x3d
  404018:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  40401c:	b.eq	404030 <feof@plt+0x2ca0>  // b.none
  404020:	ldrb	w0, [x25, #1]!
  404024:	cmp	w0, #0x3d
  404028:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  40402c:	b.ne	404020 <feof@plt+0x2c90>  // b.any
  404030:	ldr	x22, [sp, #96]
  404034:	ldr	x27, [x22]
  404038:	cbz	x27, 404200 <feof@plt+0x2e70>
  40403c:	mov	w0, #0xffffffff            	// #-1
  404040:	stp	x20, x21, [sp, #152]
  404044:	ldr	w21, [sp, #104]
  404048:	mov	w1, #0x0                   	// #0
  40404c:	sub	x26, x25, x28
  404050:	mov	w20, w1
  404054:	str	w0, [sp, #120]
  404058:	mov	x0, #0x0                   	// #0
  40405c:	str	w19, [sp, #184]
  404060:	mov	x19, x27
  404064:	mov	x27, x0
  404068:	mov	w23, #0x0                   	// #0
  40406c:	nop
  404070:	mov	x2, x26
  404074:	mov	x1, x28
  404078:	mov	x0, x19
  40407c:	bl	401220 <strncmp@plt>
  404080:	cbnz	w0, 4040b0 <feof@plt+0x2d20>
  404084:	mov	x0, x19
  404088:	bl	401140 <strlen@plt>
  40408c:	cmp	w26, w0
  404090:	b.eq	40417c <feof@plt+0x2dec>  // b.none
  404094:	cbz	x27, 404100 <feof@plt+0x2d70>
  404098:	cbnz	w21, 4040ac <feof@plt+0x2d1c>
  40409c:	ldr	w0, [x22, #8]
  4040a0:	ldr	w1, [x27, #8]
  4040a4:	cmp	w1, w0
  4040a8:	b.eq	4040dc <feof@plt+0x2d4c>  // b.none
  4040ac:	mov	w20, #0x1                   	// #1
  4040b0:	ldr	x19, [x22, #32]!
  4040b4:	add	w23, w23, #0x1
  4040b8:	cbnz	x19, 404070 <feof@plt+0x2ce0>
  4040bc:	mov	w0, w20
  4040c0:	ldr	w19, [sp, #184]
  4040c4:	ldp	x20, x21, [sp, #152]
  4040c8:	cbnz	w0, 404260 <feof@plt+0x2ed0>
  4040cc:	mov	x22, x27
  4040d0:	cbz	x27, 404200 <feof@plt+0x2e70>
  4040d4:	ldr	w23, [sp, #120]
  4040d8:	b	404184 <feof@plt+0x2df4>
  4040dc:	ldr	x0, [x22, #16]
  4040e0:	ldr	x1, [x27, #16]
  4040e4:	cmp	x1, x0
  4040e8:	b.ne	4040ac <feof@plt+0x2d1c>  // b.any
  4040ec:	ldr	w0, [x22, #24]
  4040f0:	ldr	w1, [x27, #24]
  4040f4:	cmp	w1, w0
  4040f8:	csinc	w20, w20, wzr, eq  // eq = none
  4040fc:	b	4040b0 <feof@plt+0x2d20>
  404100:	mov	x27, x22
  404104:	str	w23, [sp, #120]
  404108:	b	4040b0 <feof@plt+0x2d20>
  40410c:	mov	w1, #0x2                   	// #2
  404110:	add	x21, x21, #0x1
  404114:	str	w0, [x24, #24]
  404118:	str	w1, [x24, #40]
  40411c:	b	403bec <feof@plt+0x285c>
  404120:	mov	w0, w1
  404124:	str	w1, [x24, #52]
  404128:	b	403c1c <feof@plt+0x288c>
  40412c:	add	x21, x21, #0x1
  404130:	str	w0, [x24, #24]
  404134:	str	wzr, [x24, #40]
  404138:	b	403bec <feof@plt+0x285c>
  40413c:	ldr	w0, [sp, #108]
  404140:	cbz	w0, 404168 <feof@plt+0x2dd8>
  404144:	ldr	w1, [x24, #44]
  404148:	adrp	x0, 417000 <_ZdlPvm@@Base+0x126a8>
  40414c:	ldr	x2, [x20]
  404150:	ldr	x0, [x0, #632]
  404154:	cbz	w1, 404324 <feof@plt+0x2f94>
  404158:	adrp	x1, 405000 <_ZdlPvm@@Base+0x6a8>
  40415c:	mov	w3, w23
  404160:	add	x1, x1, #0x60
  404164:	bl	401150 <fprintf@plt>
  404168:	mov	w0, #0x3f                  	// #63
  40416c:	ldp	x27, x28, [sp, #80]
  404170:	str	w23, [x24, #8]
  404174:	ldp	x23, x24, [sp, #48]
  404178:	b	403d80 <feof@plt+0x29f0>
  40417c:	ldp	x20, x21, [sp, #152]
  404180:	ldr	w19, [sp, #184]
  404184:	ldr	w0, [sp, #136]
  404188:	ldr	w1, [x22, #8]
  40418c:	add	w0, w0, #0x1
  404190:	str	w0, [x24]
  404194:	ldrb	w2, [x25]
  404198:	cbnz	w2, 4041f0 <feof@plt+0x2e60>
  40419c:	cmp	w1, #0x1
  4041a0:	b.eq	404338 <feof@plt+0x2fa8>  // b.none
  4041a4:	mov	x0, x28
  4041a8:	bl	401140 <strlen@plt>
  4041ac:	add	x0, x28, x0
  4041b0:	str	x0, [x24, #32]
  4041b4:	ldr	x0, [sp, #112]
  4041b8:	cbz	x0, 4041c0 <feof@plt+0x2e30>
  4041bc:	str	w23, [x0]
  4041c0:	ldr	x1, [x22, #16]
  4041c4:	ldr	w0, [x22, #24]
  4041c8:	cbz	x1, 4042f8 <feof@plt+0x2f68>
  4041cc:	ldp	x23, x24, [sp, #48]
  4041d0:	ldp	x25, x26, [sp, #64]
  4041d4:	ldp	x27, x28, [sp, #80]
  4041d8:	str	w0, [x1]
  4041dc:	mov	w0, #0x0                   	// #0
  4041e0:	b	403d80 <feof@plt+0x29f0>
  4041e4:	add	x21, x21, #0x1
  4041e8:	str	wzr, [x24, #40]
  4041ec:	b	403ff8 <feof@plt+0x2c68>
  4041f0:	cbz	w1, 404394 <feof@plt+0x3004>
  4041f4:	add	x25, x25, #0x1
  4041f8:	str	x25, [x24, #16]
  4041fc:	b	4041a4 <feof@plt+0x2e14>
  404200:	ldr	w0, [sp, #104]
  404204:	cbz	w0, 404400 <feof@plt+0x3070>
  404208:	ldr	w0, [sp, #128]
  40420c:	cmp	w0, #0x2d
  404210:	b.eq	404550 <feof@plt+0x31c0>  // b.none
  404214:	ldr	w1, [sp, #188]
  404218:	mov	x0, x21
  40421c:	bl	4011a0 <strchr@plt>
  404220:	cbz	x0, 4045ac <feof@plt+0x321c>
  404224:	ldp	x25, x26, [sp, #64]
  404228:	b	403cf0 <feof@plt+0x2960>
  40422c:	cbz	w2, 40438c <feof@plt+0x2ffc>
  404230:	ldr	w1, [x24]
  404234:	str	x22, [x24, #16]
  404238:	add	w1, w1, #0x1
  40423c:	str	w1, [x24]
  404240:	b	403fdc <feof@plt+0x2c4c>
  404244:	ldp	x23, x24, [sp, #48]
  404248:	ldp	x27, x28, [sp, #80]
  40424c:	mov	w0, #0xffffffff            	// #-1
  404250:	b	403d80 <feof@plt+0x29f0>
  404254:	mov	w1, w0
  404258:	str	w0, [x24, #48]
  40425c:	b	403c74 <feof@plt+0x28e4>
  404260:	ldr	w0, [sp, #108]
  404264:	cbnz	w0, 404360 <feof@plt+0x2fd0>
  404268:	mov	x0, x28
  40426c:	bl	401140 <strlen@plt>
  404270:	add	x4, x28, x0
  404274:	ldr	w0, [sp, #136]
  404278:	ldp	x25, x26, [sp, #64]
  40427c:	add	w1, w0, #0x1
  404280:	mov	w0, #0x3f                  	// #63
  404284:	ldp	x27, x28, [sp, #80]
  404288:	str	w1, [x24]
  40428c:	str	wzr, [x24, #8]
  404290:	str	x4, [x24, #32]
  404294:	ldp	x23, x24, [sp, #48]
  404298:	b	403d80 <feof@plt+0x29f0>
  40429c:	mov	x25, x27
  4042a0:	mov	w0, w20
  4042a4:	ldr	w23, [sp, #104]
  4042a8:	ldr	w19, [sp, #136]
  4042ac:	ldp	x27, x20, [sp, #120]
  4042b0:	cbnz	w0, 404518 <feof@plt+0x3188>
  4042b4:	cbz	x25, 4045d8 <feof@plt+0x3248>
  4042b8:	ldr	w0, [x25, #8]
  4042bc:	cbz	w23, 404470 <feof@plt+0x30e0>
  4042c0:	cbz	w0, 404694 <feof@plt+0x3304>
  4042c4:	add	x28, x27, #0x1
  4042c8:	str	x28, [x24, #16]
  4042cc:	mov	x0, x22
  4042d0:	bl	401140 <strlen@plt>
  4042d4:	add	x22, x22, x0
  4042d8:	str	x22, [x24, #32]
  4042dc:	ldr	x0, [sp, #112]
  4042e0:	cbz	x0, 4042ec <feof@plt+0x2f5c>
  4042e4:	ldr	w1, [sp, #96]
  4042e8:	str	w1, [x0]
  4042ec:	ldr	x1, [x25, #16]
  4042f0:	ldr	w0, [x25, #24]
  4042f4:	cbnz	x1, 4041cc <feof@plt+0x2e3c>
  4042f8:	ldp	x23, x24, [sp, #48]
  4042fc:	ldp	x25, x26, [sp, #64]
  404300:	ldp	x27, x28, [sp, #80]
  404304:	b	403d80 <feof@plt+0x29f0>
  404308:	cmp	w19, w1
  40430c:	b.eq	404498 <feof@plt+0x3108>  // b.none
  404310:	ldr	x2, [x20, w1, sxtw #3]
  404314:	add	w1, w1, #0x1
  404318:	str	w1, [x24]
  40431c:	str	x2, [x24, #16]
  404320:	b	403fdc <feof@plt+0x2c4c>
  404324:	mov	w3, w23
  404328:	adrp	x1, 405000 <_ZdlPvm@@Base+0x6a8>
  40432c:	add	x1, x1, #0x80
  404330:	bl	401150 <fprintf@plt>
  404334:	b	404168 <feof@plt+0x2dd8>
  404338:	cmp	w0, w19
  40433c:	b.ge	4044d8 <feof@plt+0x3148>  // b.tcont
  404340:	ldr	x0, [sp, #168]
  404344:	add	x20, x20, x0
  404348:	ldr	w0, [sp, #136]
  40434c:	add	w0, w0, #0x2
  404350:	str	w0, [x24]
  404354:	ldr	x0, [x20, #8]
  404358:	str	x0, [x24, #16]
  40435c:	b	4041a4 <feof@plt+0x2e14>
  404360:	adrp	x0, 417000 <_ZdlPvm@@Base+0x126a8>
  404364:	adrp	x1, 404000 <feof@plt+0x2c70>
  404368:	ldr	x2, [x20]
  40436c:	add	x1, x1, #0xf78
  404370:	ldr	x0, [x0, #632]
  404374:	ldr	x3, [sp, #144]
  404378:	bl	401150 <fprintf@plt>
  40437c:	ldr	w0, [x24]
  404380:	str	w0, [sp, #136]
  404384:	ldr	x28, [x24, #32]
  404388:	b	404268 <feof@plt+0x2ed8>
  40438c:	str	xzr, [x24, #16]
  404390:	b	403fdc <feof@plt+0x2c4c>
  404394:	ldr	w0, [sp, #108]
  404398:	cbz	w0, 4043d4 <feof@plt+0x3044>
  40439c:	ldr	x0, [sp, #176]
  4043a0:	ldr	x2, [x20]
  4043a4:	ldr	x1, [x20, x0, lsl #3]
  4043a8:	adrp	x0, 417000 <_ZdlPvm@@Base+0x126a8>
  4043ac:	ldr	x4, [x22]
  4043b0:	ldrb	w3, [x1, #1]
  4043b4:	ldr	x0, [x0, #632]
  4043b8:	cmp	w3, #0x2d
  4043bc:	b.eq	404654 <feof@plt+0x32c4>  // b.none
  4043c0:	ldrb	w3, [x1]
  4043c4:	adrp	x1, 404000 <feof@plt+0x2c70>
  4043c8:	add	x1, x1, #0xfc8
  4043cc:	bl	401150 <fprintf@plt>
  4043d0:	ldr	x28, [x24, #32]
  4043d4:	mov	x0, x28
  4043d8:	bl	401140 <strlen@plt>
  4043dc:	add	x4, x28, x0
  4043e0:	ldr	w1, [x22, #24]
  4043e4:	mov	w0, #0x3f                  	// #63
  4043e8:	ldp	x25, x26, [sp, #64]
  4043ec:	ldp	x27, x28, [sp, #80]
  4043f0:	str	w1, [x24, #8]
  4043f4:	str	x4, [x24, #32]
  4043f8:	ldp	x23, x24, [sp, #48]
  4043fc:	b	403d80 <feof@plt+0x29f0>
  404400:	ldr	w0, [sp, #108]
  404404:	cbz	w0, 404440 <feof@plt+0x30b0>
  404408:	ldr	w0, [sp, #128]
  40440c:	cmp	w0, #0x2d
  404410:	b.eq	404558 <feof@plt+0x31c8>  // b.none
  404414:	ldr	x1, [sp, #144]
  404418:	adrp	x0, 417000 <_ZdlPvm@@Base+0x126a8>
  40441c:	ldr	x2, [x20]
  404420:	mov	x4, x28
  404424:	ldrb	w3, [x1]
  404428:	adrp	x1, 405000 <_ZdlPvm@@Base+0x6a8>
  40442c:	ldr	x0, [x0, #632]
  404430:	add	x1, x1, #0x40
  404434:	bl	401150 <fprintf@plt>
  404438:	ldr	w0, [x24]
  40443c:	str	w0, [sp, #140]
  404440:	ldr	w0, [sp, #140]
  404444:	adrp	x1, 404000 <feof@plt+0x2c70>
  404448:	add	x1, x1, #0xed8
  40444c:	add	w2, w0, #0x1
  404450:	mov	w0, #0x3f                  	// #63
  404454:	ldp	x25, x26, [sp, #64]
  404458:	ldp	x27, x28, [sp, #80]
  40445c:	str	w2, [x24]
  404460:	str	wzr, [x24, #8]
  404464:	str	x1, [x24, #32]
  404468:	ldp	x23, x24, [sp, #48]
  40446c:	b	403d80 <feof@plt+0x29f0>
  404470:	cmp	w0, #0x1
  404474:	b.ne	4042cc <feof@plt+0x2f3c>  // b.any
  404478:	ldr	w0, [x24]
  40447c:	cmp	w0, w19
  404480:	b.ge	4045f0 <feof@plt+0x3260>  // b.tcont
  404484:	ldr	x1, [x20, w0, sxtw #3]
  404488:	add	w0, w0, #0x1
  40448c:	str	w0, [x24]
  404490:	str	x1, [x24, #16]
  404494:	b	4042cc <feof@plt+0x2f3c>
  404498:	ldr	w0, [sp, #108]
  40449c:	cbnz	w0, 4045b8 <feof@plt+0x3228>
  4044a0:	str	w23, [x24, #8]
  4044a4:	mov	w1, #0x3a                  	// #58
  4044a8:	mov	w0, #0x3f                  	// #63
  4044ac:	ldrb	w2, [x21]
  4044b0:	cmp	w2, w1
  4044b4:	csel	w0, w1, w0, eq  // eq = none
  4044b8:	b	403fdc <feof@plt+0x2c4c>
  4044bc:	mov	x0, x23
  4044c0:	ldr	w19, [sp, #136]
  4044c4:	ldr	w23, [sp, #104]
  4044c8:	str	w25, [sp, #96]
  4044cc:	mov	x25, x0
  4044d0:	ldp	x27, x20, [sp, #120]
  4044d4:	b	4042b8 <feof@plt+0x2f28>
  4044d8:	ldr	w0, [sp, #108]
  4044dc:	cbnz	w0, 40462c <feof@plt+0x329c>
  4044e0:	mov	x0, x28
  4044e4:	bl	401140 <strlen@plt>
  4044e8:	ldr	w1, [x22, #24]
  4044ec:	add	x0, x28, x0
  4044f0:	str	w1, [x24, #8]
  4044f4:	str	x0, [x24, #32]
  4044f8:	ldrb	w0, [x21]
  4044fc:	cmp	w0, #0x3a
  404500:	b.eq	404618 <feof@plt+0x3288>  // b.none
  404504:	mov	w0, #0x3f                  	// #63
  404508:	ldp	x23, x24, [sp, #48]
  40450c:	ldp	x25, x26, [sp, #64]
  404510:	ldp	x27, x28, [sp, #80]
  404514:	b	403d80 <feof@plt+0x29f0>
  404518:	ldr	w0, [sp, #108]
  40451c:	cbnz	w0, 40466c <feof@plt+0x32dc>
  404520:	mov	x0, x22
  404524:	bl	401140 <strlen@plt>
  404528:	ldr	w1, [x24]
  40452c:	add	x22, x22, x0
  404530:	mov	w0, #0x3f                  	// #63
  404534:	add	w1, w1, #0x1
  404538:	ldp	x25, x26, [sp, #64]
  40453c:	ldp	x27, x28, [sp, #80]
  404540:	str	w1, [x24]
  404544:	str	x22, [x24, #32]
  404548:	ldp	x23, x24, [sp, #48]
  40454c:	b	403d80 <feof@plt+0x29f0>
  404550:	ldr	w0, [sp, #108]
  404554:	cbz	w0, 404440 <feof@plt+0x30b0>
  404558:	adrp	x0, 417000 <_ZdlPvm@@Base+0x126a8>
  40455c:	mov	x3, x28
  404560:	ldr	x2, [x20]
  404564:	adrp	x1, 405000 <_ZdlPvm@@Base+0x6a8>
  404568:	ldr	x0, [x0, #632]
  40456c:	add	x1, x1, #0x20
  404570:	bl	401150 <fprintf@plt>
  404574:	ldr	w0, [x24]
  404578:	str	w0, [sp, #140]
  40457c:	b	404440 <feof@plt+0x30b0>
  404580:	ldr	w0, [sp, #108]
  404584:	cbnz	w0, 4046c0 <feof@plt+0x3330>
  404588:	ldp	x27, x28, [sp, #80]
  40458c:	str	w23, [x24, #8]
  404590:	mov	w1, #0x3a                  	// #58
  404594:	mov	w0, #0x3f                  	// #63
  404598:	ldrb	w2, [x21]
  40459c:	ldp	x23, x24, [sp, #48]
  4045a0:	cmp	w2, w1
  4045a4:	csel	w0, w1, w0, eq  // eq = none
  4045a8:	b	403d80 <feof@plt+0x29f0>
  4045ac:	ldr	w0, [sp, #108]
  4045b0:	cbnz	w0, 404414 <feof@plt+0x3084>
  4045b4:	b	404440 <feof@plt+0x30b0>
  4045b8:	adrp	x0, 417000 <_ZdlPvm@@Base+0x126a8>
  4045bc:	mov	w3, w23
  4045c0:	ldr	x2, [x20]
  4045c4:	adrp	x1, 405000 <_ZdlPvm@@Base+0x6a8>
  4045c8:	ldr	x0, [x0, #632]
  4045cc:	add	x1, x1, #0xa0
  4045d0:	bl	401150 <fprintf@plt>
  4045d4:	b	4044a0 <feof@plt+0x3110>
  4045d8:	ldp	x25, x26, [sp, #64]
  4045dc:	mov	w0, #0x57                  	// #87
  4045e0:	ldp	x27, x28, [sp, #80]
  4045e4:	str	xzr, [x24, #32]
  4045e8:	ldp	x23, x24, [sp, #48]
  4045ec:	b	403d80 <feof@plt+0x29f0>
  4045f0:	ldr	w1, [sp, #108]
  4045f4:	cbnz	w1, 404704 <feof@plt+0x3374>
  4045f8:	ldr	x19, [x24, #32]
  4045fc:	mov	x0, x19
  404600:	bl	401140 <strlen@plt>
  404604:	add	x19, x19, x0
  404608:	str	x19, [x24, #32]
  40460c:	ldrb	w0, [x21]
  404610:	cmp	w0, #0x3a
  404614:	b.ne	404504 <feof@plt+0x3174>  // b.any
  404618:	mov	w0, #0x3a                  	// #58
  40461c:	ldp	x23, x24, [sp, #48]
  404620:	ldp	x25, x26, [sp, #64]
  404624:	ldp	x27, x28, [sp, #80]
  404628:	b	403d80 <feof@plt+0x29f0>
  40462c:	ldr	x2, [sp, #176]
  404630:	adrp	x0, 417000 <_ZdlPvm@@Base+0x126a8>
  404634:	adrp	x1, 404000 <feof@plt+0x2c70>
  404638:	add	x1, x1, #0xff8
  40463c:	ldr	x0, [x0, #632]
  404640:	ldr	x3, [x20, x2, lsl #3]
  404644:	ldr	x2, [x20]
  404648:	bl	401150 <fprintf@plt>
  40464c:	ldr	x28, [x24, #32]
  404650:	b	4044e0 <feof@plt+0x3150>
  404654:	mov	x3, x4
  404658:	adrp	x1, 404000 <feof@plt+0x2c70>
  40465c:	add	x1, x1, #0xf98
  404660:	bl	401150 <fprintf@plt>
  404664:	ldr	x28, [x24, #32]
  404668:	b	4043d4 <feof@plt+0x3044>
  40466c:	ldrsw	x3, [x24]
  404670:	adrp	x0, 417000 <_ZdlPvm@@Base+0x126a8>
  404674:	ldr	x2, [x20]
  404678:	adrp	x1, 405000 <_ZdlPvm@@Base+0x6a8>
  40467c:	ldr	x0, [x0, #632]
  404680:	add	x1, x1, #0xc8
  404684:	ldr	x3, [x20, x3, lsl #3]
  404688:	bl	401150 <fprintf@plt>
  40468c:	ldr	x22, [x24, #32]
  404690:	b	404520 <feof@plt+0x3190>
  404694:	ldr	w0, [sp, #108]
  404698:	cbnz	w0, 4046e0 <feof@plt+0x3350>
  40469c:	mov	x0, x22
  4046a0:	bl	401140 <strlen@plt>
  4046a4:	add	x22, x22, x0
  4046a8:	mov	w0, #0x3f                  	// #63
  4046ac:	ldp	x25, x26, [sp, #64]
  4046b0:	ldp	x27, x28, [sp, #80]
  4046b4:	str	x22, [x24, #32]
  4046b8:	ldp	x23, x24, [sp, #48]
  4046bc:	b	403d80 <feof@plt+0x29f0>
  4046c0:	adrp	x0, 417000 <_ZdlPvm@@Base+0x126a8>
  4046c4:	mov	w3, w23
  4046c8:	ldr	x2, [x20]
  4046cc:	adrp	x1, 405000 <_ZdlPvm@@Base+0x6a8>
  4046d0:	ldr	x0, [x0, #632]
  4046d4:	add	x1, x1, #0xa0
  4046d8:	bl	401150 <fprintf@plt>
  4046dc:	b	404588 <feof@plt+0x31f8>
  4046e0:	adrp	x0, 417000 <_ZdlPvm@@Base+0x126a8>
  4046e4:	adrp	x1, 405000 <_ZdlPvm@@Base+0x6a8>
  4046e8:	ldr	x3, [x25]
  4046ec:	add	x1, x1, #0xf0
  4046f0:	ldr	x0, [x0, #632]
  4046f4:	ldr	x2, [x20]
  4046f8:	bl	401150 <fprintf@plt>
  4046fc:	ldr	x22, [x24, #32]
  404700:	b	40469c <feof@plt+0x330c>
  404704:	add	x3, x20, w0, sxtw #3
  404708:	adrp	x0, 417000 <_ZdlPvm@@Base+0x126a8>
  40470c:	ldr	x2, [x20]
  404710:	adrp	x1, 404000 <feof@plt+0x2c70>
  404714:	ldr	x0, [x0, #632]
  404718:	add	x1, x1, #0xff8
  40471c:	ldur	x3, [x3, #-8]
  404720:	bl	401150 <fprintf@plt>
  404724:	b	4045f8 <feof@plt+0x3268>
  404728:	stp	x29, x30, [sp, #-48]!
  40472c:	mov	x29, sp
  404730:	stp	x19, x20, [sp, #16]
  404734:	adrp	x20, 417000 <_ZdlPvm@@Base+0x126a8>
  404738:	stp	x21, x22, [sp, #32]
  40473c:	add	x22, x20, #0x248
  404740:	ldr	w9, [x20, #584]
  404744:	adrp	x21, 417000 <_ZdlPvm@@Base+0x126a8>
  404748:	add	x19, x21, #0xdb8
  40474c:	ldr	w8, [x22, #4]
  404750:	mov	x7, x19
  404754:	str	w9, [x21, #3512]
  404758:	str	w8, [x19, #4]
  40475c:	bl	403b58 <feof@plt+0x27c8>
  404760:	adrp	x2, 417000 <_ZdlPvm@@Base+0x126a8>
  404764:	ldr	w4, [x21, #3512]
  404768:	ldr	w1, [x19, #8]
  40476c:	ldr	x3, [x19, #16]
  404770:	str	w4, [x20, #584]
  404774:	str	x3, [x2, #3632]
  404778:	str	w1, [x22, #8]
  40477c:	ldp	x19, x20, [sp, #16]
  404780:	ldp	x21, x22, [sp, #32]
  404784:	ldp	x29, x30, [sp], #48
  404788:	ret
  40478c:	nop
  404790:	mov	w6, #0x1                   	// #1
  404794:	mov	w5, #0x0                   	// #0
  404798:	mov	x4, #0x0                   	// #0
  40479c:	mov	x3, #0x0                   	// #0
  4047a0:	b	404728 <feof@plt+0x3398>
  4047a4:	nop
  4047a8:	mov	w6, #0x0                   	// #0
  4047ac:	mov	w5, #0x0                   	// #0
  4047b0:	b	404728 <feof@plt+0x3398>
  4047b4:	nop
  4047b8:	mov	x7, x5
  4047bc:	mov	w6, #0x0                   	// #0
  4047c0:	mov	w5, #0x0                   	// #0
  4047c4:	b	403b58 <feof@plt+0x27c8>
  4047c8:	mov	w6, #0x0                   	// #0
  4047cc:	mov	w5, #0x1                   	// #1
  4047d0:	b	404728 <feof@plt+0x3398>
  4047d4:	nop
  4047d8:	mov	x7, x5
  4047dc:	mov	w6, #0x0                   	// #0
  4047e0:	mov	w5, #0x1                   	// #1
  4047e4:	b	403b58 <feof@plt+0x27c8>
  4047e8:	mov	w1, w0
  4047ec:	tbz	w0, #31, 404840 <feof@plt+0x34b0>
  4047f0:	adrp	x3, 417000 <_ZdlPvm@@Base+0x126a8>
  4047f4:	add	x3, x3, #0xdf0
  4047f8:	mov	w6, #0x6667                	// #26215
  4047fc:	add	x3, x3, #0x14
  404800:	movk	w6, #0x6666, lsl #16
  404804:	mov	w5, #0x30                  	// #48
  404808:	smull	x0, w1, w6
  40480c:	mov	x4, x3
  404810:	asr	x0, x0, #34
  404814:	sub	w0, w0, w1, asr #31
  404818:	add	w2, w0, w0, lsl #2
  40481c:	sub	w2, w1, w2, lsl #1
  404820:	mov	w1, w0
  404824:	sub	w0, w5, w2
  404828:	strb	w0, [x3, #-1]!
  40482c:	cbnz	w1, 404808 <feof@plt+0x3478>
  404830:	mov	w1, #0x2d                  	// #45
  404834:	sub	x0, x4, #0x2
  404838:	sturb	w1, [x3, #-1]
  40483c:	ret
  404840:	adrp	x0, 417000 <_ZdlPvm@@Base+0x126a8>
  404844:	add	x0, x0, #0xdf0
  404848:	mov	w4, #0xcccd                	// #52429
  40484c:	add	x0, x0, #0x14
  404850:	movk	w4, #0xcccc, lsl #16
  404854:	nop
  404858:	umull	x3, w1, w4
  40485c:	lsr	x3, x3, #35
  404860:	add	w2, w3, w3, lsl #2
  404864:	sub	w2, w1, w2, lsl #1
  404868:	mov	w1, w3
  40486c:	add	w2, w2, #0x30
  404870:	strb	w2, [x0, #-1]!
  404874:	cbnz	w3, 404858 <feof@plt+0x34c8>
  404878:	ret
  40487c:	nop
  404880:	adrp	x1, 417000 <_ZdlPvm@@Base+0x126a8>
  404884:	add	x1, x1, #0xdf0
  404888:	mov	w3, w0
  40488c:	mov	w4, #0xcccd                	// #52429
  404890:	add	x0, x1, #0x2c
  404894:	movk	w4, #0xcccc, lsl #16
  404898:	umull	x2, w3, w4
  40489c:	cmp	w3, #0x9
  4048a0:	lsr	x2, x2, #35
  4048a4:	add	w1, w2, w2, lsl #2
  4048a8:	sub	w1, w3, w1, lsl #1
  4048ac:	mov	w3, w2
  4048b0:	add	w1, w1, #0x30
  4048b4:	strb	w1, [x0, #-1]!
  4048b8:	b.hi	404898 <feof@plt+0x3508>  // b.pmore
  4048bc:	ret
  4048c0:	stp	x29, x30, [sp, #-32]!
  4048c4:	mov	x29, sp
  4048c8:	str	x19, [sp, #16]
  4048cc:	mov	x19, x0
  4048d0:	bl	401140 <strlen@plt>
  4048d4:	mov	x2, x0
  4048d8:	mov	x1, x19
  4048dc:	mov	w0, #0x2                   	// #2
  4048e0:	ldr	x19, [sp, #16]
  4048e4:	ldp	x29, x30, [sp], #32
  4048e8:	b	4012e0 <write@plt>
  4048ec:	nop

00000000004048f0 <_Znwm@@Base>:
  4048f0:	cmp	x0, #0x0
  4048f4:	stp	x29, x30, [sp, #-16]!
  4048f8:	csinc	x0, x0, xzr, ne  // ne = any
  4048fc:	mov	x29, sp
  404900:	mov	w0, w0
  404904:	bl	4012f0 <malloc@plt>
  404908:	cbz	x0, 404914 <_Znwm@@Base+0x24>
  40490c:	ldp	x29, x30, [sp], #16
  404910:	ret
  404914:	adrp	x0, 417000 <_ZdlPvm@@Base+0x126a8>
  404918:	ldr	x0, [x0, #3624]
  40491c:	cbz	x0, 404930 <_Znwm@@Base+0x40>
  404920:	bl	4048c0 <feof@plt+0x3530>
  404924:	adrp	x0, 405000 <_ZdlPvm@@Base+0x6a8>
  404928:	add	x0, x0, #0x120
  40492c:	bl	4048c0 <feof@plt+0x3530>
  404930:	adrp	x0, 405000 <_ZdlPvm@@Base+0x6a8>
  404934:	add	x0, x0, #0x128
  404938:	bl	4048c0 <feof@plt+0x3530>
  40493c:	mov	w0, #0xffffffff            	// #-1
  404940:	bl	4011b0 <_exit@plt>
  404944:	nop

0000000000404948 <_ZdlPv@@Base>:
  404948:	cbz	x0, 404950 <_ZdlPv@@Base+0x8>
  40494c:	b	401190 <free@plt>
  404950:	ret
  404954:	nop

0000000000404958 <_ZdlPvm@@Base>:
  404958:	cbz	x0, 404960 <_ZdlPvm@@Base+0x8>
  40495c:	b	401190 <free@plt>
  404960:	ret
  404964:	nop
  404968:	stp	x29, x30, [sp, #-32]!
  40496c:	mov	x29, sp
  404970:	stp	x19, x20, [sp, #16]
  404974:	cbz	x0, 4049ac <_ZdlPvm@@Base+0x54>
  404978:	mov	x19, x0
  40497c:	bl	401140 <strlen@plt>
  404980:	add	x20, x0, #0x1
  404984:	mov	x0, x20
  404988:	bl	4012f0 <malloc@plt>
  40498c:	mov	x2, x20
  404990:	mov	x1, x19
  404994:	mov	x19, x0
  404998:	bl	401100 <memcpy@plt>
  40499c:	mov	x0, x19
  4049a0:	ldp	x19, x20, [sp, #16]
  4049a4:	ldp	x29, x30, [sp], #32
  4049a8:	ret
  4049ac:	mov	x19, #0x0                   	// #0
  4049b0:	mov	x0, x19
  4049b4:	ldp	x19, x20, [sp, #16]
  4049b8:	ldp	x29, x30, [sp], #32
  4049bc:	ret
  4049c0:	stp	x29, x30, [sp, #-64]!
  4049c4:	mov	x29, sp
  4049c8:	stp	x19, x20, [sp, #16]
  4049cc:	adrp	x20, 416000 <_ZdlPvm@@Base+0x116a8>
  4049d0:	add	x20, x20, #0xdc0
  4049d4:	stp	x21, x22, [sp, #32]
  4049d8:	adrp	x21, 416000 <_ZdlPvm@@Base+0x116a8>
  4049dc:	add	x21, x21, #0xda0
  4049e0:	sub	x20, x20, x21
  4049e4:	mov	w22, w0
  4049e8:	stp	x23, x24, [sp, #48]
  4049ec:	mov	x23, x1
  4049f0:	mov	x24, x2
  4049f4:	bl	4010a0 <_Znam@plt-0x40>
  4049f8:	cmp	xzr, x20, asr #3
  4049fc:	b.eq	404a28 <_ZdlPvm@@Base+0xd0>  // b.none
  404a00:	asr	x20, x20, #3
  404a04:	mov	x19, #0x0                   	// #0
  404a08:	ldr	x3, [x21, x19, lsl #3]
  404a0c:	mov	x2, x24
  404a10:	add	x19, x19, #0x1
  404a14:	mov	x1, x23
  404a18:	mov	w0, w22
  404a1c:	blr	x3
  404a20:	cmp	x20, x19
  404a24:	b.ne	404a08 <_ZdlPvm@@Base+0xb0>  // b.any
  404a28:	ldp	x19, x20, [sp, #16]
  404a2c:	ldp	x21, x22, [sp, #32]
  404a30:	ldp	x23, x24, [sp, #48]
  404a34:	ldp	x29, x30, [sp], #64
  404a38:	ret
  404a3c:	nop
  404a40:	ret

Disassembly of section .fini:

0000000000404a44 <.fini>:
  404a44:	stp	x29, x30, [sp, #-16]!
  404a48:	mov	x29, sp
  404a4c:	ldp	x29, x30, [sp], #16
  404a50:	ret
