#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Jan 23 13:40:01 2023
# Process ID: 13224
# Current directory: C:/Users/Milad/Desktop/spi_prj/spi/spi.runs/synth_1
# Command line: vivado.exe -log ADS_SPI.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ADS_SPI.tcl
# Log file: C:/Users/Milad/Desktop/spi_prj/spi/spi.runs/synth_1/ADS_SPI.vds
# Journal file: C:/Users/Milad/Desktop/spi_prj/spi/spi.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source ADS_SPI.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 354.816 ; gain = 64.594
Command: synth_design -top ADS_SPI -part xa7a12tcpg238-1Q
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xa7a12t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xa7a12t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12428 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 563.555 ; gain = 184.895
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ADS_SPI' [C:/Users/Milad/Desktop/spi_prj/spi/spi.srcs/sources_1/new/ADS_SPI.vhd:21]
INFO: [Synth 8-3491] module 'SPI_Controller' declared at 'C:/Users/Milad/Desktop/spi_prj/spi/spi.srcs/sources_1/new/faspi.vhd:5' bound to instance 'c1' of component 'SPI_Controller' [C:/Users/Milad/Desktop/spi_prj/spi/spi.srcs/sources_1/new/ADS_SPI.vhd:77]
INFO: [Synth 8-638] synthesizing module 'SPI_Controller' [C:/Users/Milad/Desktop/spi_prj/spi/spi.srcs/sources_1/new/faspi.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'SPI_Controller' (1#1) [C:/Users/Milad/Desktop/spi_prj/spi/spi.srcs/sources_1/new/faspi.vhd:22]
	Parameter ADS_NULL bound to: 32'b00000000000000000000000000000000 
	Parameter ADS_RESET bound to: 32'b00000000000000000000000000010001 
	Parameter ADS_STANDBY bound to: 32'b00000000000000000000000000100010 
	Parameter ADS_WAKEUP bound to: 32'b00000000000000000000000000110011 
	Parameter ADS_LOCK bound to: 32'b00000000000000000000010101010101 
	Parameter ADS_UNLOCK bound to: 32'b00000000000000000000011001010101 
INFO: [Synth 8-3491] module 'ADS' declared at 'C:/Users/Milad/Desktop/spi_prj/spi/spi.srcs/sources_1/new/ADS.vhd:6' bound to instance 'c2' of component 'ADS' [C:/Users/Milad/Desktop/spi_prj/spi/spi.srcs/sources_1/new/ADS_SPI.vhd:92]
INFO: [Synth 8-638] synthesizing module 'ADS' [C:/Users/Milad/Desktop/spi_prj/spi/spi.srcs/sources_1/new/ADS.vhd:29]
	Parameter ADS_NULL bound to: 0 - type: integer 
	Parameter ADS_RESET bound to: 17 - type: integer 
	Parameter ADS_STANDBY bound to: 34 - type: integer 
	Parameter ADS_WAKEUP bound to: 51 - type: integer 
	Parameter ADS_LOCK bound to: 1365 - type: integer 
	Parameter ADS_UNLOCK bound to: 1621 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ADS' (2#1) [C:/Users/Milad/Desktop/spi_prj/spi/spi.srcs/sources_1/new/ADS.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'ADS_SPI' (3#1) [C:/Users/Milad/Desktop/spi_prj/spi/spi.srcs/sources_1/new/ADS_SPI.vhd:21]
WARNING: [Synth 8-3331] design ADS has unconnected port null_ads
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 627.082 ; gain = 248.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 627.082 ; gain = 248.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xa7a12tcpg238-1Q
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 627.082 ; gain = 248.422
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xa7a12tcpg238-1Q
INFO: [Synth 8-4471] merging register 'SPI_Write_State_reg' into 'Busy_Int_reg' [C:/Users/Milad/Desktop/spi_prj/spi/spi.srcs/sources_1/new/faspi.vhd:95]
INFO: [Synth 8-5544] ROM "SPI_Data_Bit_Width" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 627.082 ; gain = 248.422
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 19    
+---Muxes : 
	   5 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SPI_Controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ADS 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   5 Input     11 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 40 (col length:40)
BRAMs: 40 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design ADS_SPI has unconnected port MISO_O
WARNING: [Synth 8-3331] design ADS_SPI has unconnected port null_ads
INFO: [Synth 8-3886] merging instance 'c2/SPI_Data_In_Int_reg[10]' (FDE) to 'c2/SPI_Data_In_Int_reg[2]'
INFO: [Synth 8-3886] merging instance 'c2/SPI_Data_In_Int_reg[7]' (FDE) to 'c2/SPI_Data_In_Int_reg[3]'
INFO: [Synth 8-3886] merging instance 'c2/SPI_Data_In_Int_reg[6]' (FDE) to 'c2/SPI_Data_In_Int_reg[2]'
INFO: [Synth 8-3886] merging instance 'c2/SPI_Data_In_Int_reg[5]' (FDE) to 'c2/SPI_Data_In_Int_reg[1]'
INFO: [Synth 8-3886] merging instance 'c2/SPI_Data_In_Int_reg[4]' (FDE) to 'c2/SPI_Data_In_Int_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c2/SPI_Data_In_Int_reg[3] )
INFO: [Synth 8-3886] merging instance 'c1/Data_In_Int_reg[10]' (FD) to 'c1/Data_In_Int_reg[6]'
INFO: [Synth 8-3886] merging instance 'c1/Data_In_Int_reg[7]' (FD) to 'c1/Data_In_Int_reg[3]'
INFO: [Synth 8-3886] merging instance 'c1/Data_In_Int_reg[6]' (FD) to 'c1/Data_In_Int_reg[2]'
INFO: [Synth 8-3886] merging instance 'c1/Data_In_Int_reg[5]' (FD) to 'c1/Data_In_Int_reg[1]'
INFO: [Synth 8-3886] merging instance 'c1/Data_In_Int_reg[4]' (FD) to 'c1/Data_In_Int_reg[0]'
INFO: [Synth 8-3886] merging instance 'c1/Data_In_Buff_reg[10]' (FDE) to 'c1/Data_In_Buff_reg[2]'
INFO: [Synth 8-3886] merging instance 'c1/Data_In_Buff_reg[7]' (FDE) to 'c1/Data_In_Buff_reg[3]'
INFO: [Synth 8-3886] merging instance 'c1/Data_In_Buff_reg[6]' (FDE) to 'c1/Data_In_Buff_reg[2]'
INFO: [Synth 8-3886] merging instance 'c1/Data_In_Buff_reg[5]' (FDE) to 'c1/Data_In_Buff_reg[1]'
INFO: [Synth 8-3886] merging instance 'c1/Data_In_Buff_reg[4]' (FDE) to 'c1/Data_In_Buff_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c1/Data_In_Int_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\c1/Data_In_Buff_reg[3] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 749.641 ; gain = 370.980
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 752.574 ; gain = 373.914
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 752.758 ; gain = 374.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 752.758 ; gain = 374.098
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 752.758 ; gain = 374.098
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 752.758 ; gain = 374.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 752.758 ; gain = 374.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 752.758 ; gain = 374.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 752.758 ; gain = 374.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     3|
|3     |LUT2 |     8|
|4     |LUT3 |     6|
|5     |LUT4 |     7|
|6     |LUT5 |     5|
|7     |LUT6 |     3|
|8     |FDRE |    41|
|9     |FDSE |     6|
|10    |IBUF |     6|
|11    |OBUF |     3|
+------+-----+------+

Report Instance Areas: 
+------+---------+---------------+------+
|      |Instance |Module         |Cells |
+------+---------+---------------+------+
|1     |top      |               |    89|
|2     |  c1     |SPI_Controller |    62|
|3     |  c2     |ADS            |    17|
+------+---------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 752.758 ; gain = 374.098
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 752.758 ; gain = 374.098
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 752.758 ; gain = 374.098
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 864.641 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 864.641 ; gain = 509.824
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 864.641 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Milad/Desktop/spi_prj/spi/spi.runs/synth_1/ADS_SPI.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ADS_SPI_utilization_synth.rpt -pb ADS_SPI_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jan 23 13:40:36 2023...
