# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 19:07:15 on Sep 11,2025
# vlog -reportprogress 300 tff.v "+acc" 
# -- Compiling module tff
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 19:07:15 on Sep 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 19:07:15 on Sep 11,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.tb(fast)
# Loading work.tff(fast)
# clk=0 rst=0 t=0 q=x qbar=x Time=0
# clk=1 rst=1 t=1 q=x qbar=x Time=10
# clk=0 rst=1 t=1 q=x qbar=x Time=20
# clk=1 rst=1 t=1 q=x qbar=x Time=30
# clk=0 rst=1 t=1 q=x qbar=x Time=40
# clk=1 rst=1 t=1 q=x qbar=x Time=50
# clk=0 rst=1 t=1 q=x qbar=x Time=60
# clk=1 rst=1 t=0 q=x qbar=x Time=70
# clk=0 rst=1 t=1 q=x qbar=x Time=80
# clk=1 rst=1 t=1 q=x qbar=x Time=90
# clk=0 rst=1 t=0 q=x qbar=x Time=100
# clk=1 rst=1 t=0 q=x qbar=x Time=110
# clk=0 rst=1 t=0 q=x qbar=x Time=120
# clk=1 rst=1 t=0 q=x qbar=x Time=130
# clk=0 rst=1 t=0 q=x qbar=x Time=140
# clk=1 rst=1 t=0 q=x qbar=x Time=150
# clk=0 rst=1 t=0 q=x qbar=x Time=160
# clk=1 rst=1 t=0 q=x qbar=x Time=170
# clk=0 rst=1 t=0 q=x qbar=x Time=180
# clk=1 rst=1 t=0 q=x qbar=x Time=190
# ** Note: $stop    : tff.v(51)
#    Time: 200 ns  Iteration: 0  Instance: /tb
# Break in Module tb at tff.v line 51
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 19:08:01 on Sep 11,2025
# vlog -reportprogress 300 tff.v "+acc" 
# -- Compiling module tff
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 19:08:01 on Sep 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:08:03 on Sep 11,2025, Elapsed time: 0:00:48
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 19:08:03 on Sep 11,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb(fast)
# Loading work.tff(fast)
# clk=0 rst=0 t=0 q=x qbar=x Time=0
# clk=1 rst=0 t=1 q=0 qbar=1 Time=10
# clk=0 rst=1 t=1 q=0 qbar=1 Time=20
# clk=1 rst=1 t=1 q=1 qbar=0 Time=30
# clk=0 rst=1 t=1 q=1 qbar=0 Time=40
# clk=1 rst=1 t=1 q=0 qbar=1 Time=50
# clk=0 rst=1 t=1 q=0 qbar=1 Time=60
# clk=1 rst=1 t=0 q=0 qbar=1 Time=70
# clk=0 rst=1 t=1 q=0 qbar=1 Time=80
# clk=1 rst=1 t=1 q=1 qbar=0 Time=90
# clk=0 rst=1 t=0 q=1 qbar=0 Time=100
# clk=1 rst=1 t=0 q=1 qbar=0 Time=110
# clk=0 rst=1 t=0 q=1 qbar=0 Time=120
# clk=1 rst=1 t=0 q=1 qbar=0 Time=130
# clk=0 rst=1 t=0 q=1 qbar=0 Time=140
# clk=1 rst=1 t=0 q=1 qbar=0 Time=150
# clk=0 rst=1 t=0 q=1 qbar=0 Time=160
# clk=1 rst=1 t=0 q=1 qbar=0 Time=170
# clk=0 rst=1 t=0 q=1 qbar=0 Time=180
# clk=1 rst=1 t=0 q=1 qbar=0 Time=190
# ** Note: $stop    : tff.v(51)
#    Time: 200 ns  Iteration: 0  Instance: /tb
# Break in Module tb at tff.v line 51
# End time: 19:08:35 on Sep 11,2025, Elapsed time: 0:00:32
# Errors: 0, Warnings: 0
