AArch64 R+dmb.sy+dmb.stlp
"DMB.SYdWW WsePL DMB.STdWRLP Fre"
Cycle=Fre DMB.SYdWW WsePL DMB.STdWRLP
Relax=
Safe=Fre DMB.STdWR DMB.SYdWW WsePL
Prefetch=0:x=F,0:y=W,1:y=F,1:x=T
Com=Ws Fr
Orig=DMB.SYdWW WsePL DMB.STdWRLP Fre
{
0:X1=x; 0:X3=y;
1:X1=y; 1:X3=x;
}
 P0          | P1           ;
 MOV W0,#1   | MOV W0,#2    ;
 STR W0,[X1] | STLR W0,[X1] ;
 DMB SY      | DMB ST       ;
 MOV W2,#1   | LDR W2,[X3]  ;
 STR W2,[X3] |              ;
exists
(y=2 /\ 1:X2=0)
