// Seed: 1061100518
module module_0 (
    output tri0 id_0
);
  wire id_2;
  wire id_3;
  ;
  assign id_3 = id_3;
  assign module_1.id_15 = 0;
  struct packed {logic id_4 = 1;} id_5, id_6;
  parameter id_7 = 1;
  struct packed {logic id_8;} id_9;
  ;
endmodule
module module_1 #(
    parameter id_15 = 32'd28,
    parameter id_17 = 32'd8,
    parameter id_21 = 32'd93,
    parameter id_6  = 32'd78
) (
    output uwire id_0,
    input tri0 id_1,
    input supply0 id_2,
    input supply1 id_3,
    output wand id_4,
    input tri id_5,
    input wor _id_6,
    output supply1 id_7,
    output supply1 id_8,
    output wand id_9,
    output supply0 id_10,
    input supply0 id_11,
    output wor id_12#(
        .id_19 (1),
        .id_20 (1 > 1),
        ._id_21(1),
        .id_22 (1 | 1 && 1 & 1)
    ),
    output wand id_13,
    output wor id_14,
    input supply0 _id_15,
    inout tri id_16,
    input wire _id_17
);
  assign id_13 = -1;
  assign id_9  = -1;
  module_0 modCall_1 (id_16);
  wire [{  id_21  ,  id_17  ,  id_6  } : id_15  ==  -1] id_23;
  parameter id_24 = 1;
endmodule
