library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

entity contador7seg is
port (clk, rst, updown : in std_logic;
			Q : inout std_logic_vector(3 downto 0)
		);
end contador7seg;

architecture ale of contador7seg is 
begin
CONTADOR:process(clk, rst)
begin
if(clk 'event and clk = '1') then
if(updown = '0') then
if(rst = '1') OR (Q > "1001") then
Q <= "0000";
else
Q <= Q+1;
end if
else
if(rst ='1') OR (Q < "0000") then
Q <= "1001";
else
Q <= Q-1;
end if
end if
end if
end process CONTADOR;
end ale;