
mazecrase-car.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000eef8  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007ec  0800f098  0800f098  00010098  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f884  0800f884  000112cc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800f884  0800f884  00010884  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f88c  0800f88c  000112cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f88c  0800f88c  0001088c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800f890  0800f890  00010890  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002cc  20000000  0800f894  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001f20  200002cc  0800fb60  000112cc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200021ec  0800fb60  000121ec  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000112cc  2**0
                  CONTENTS, READONLY
 12 .debug_info   000187d4  00000000  00000000  000112fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004016  00000000  00000000  00029ad0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001640  00000000  00000000  0002dae8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001121  00000000  00000000  0002f128  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000062b8  00000000  00000000  00030249  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b8fc  00000000  00000000  00036501  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00095d99  00000000  00000000  00051dfd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e7b96  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006f1c  00000000  00000000  000e7bdc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  000eeaf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200002cc 	.word	0x200002cc
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800f080 	.word	0x0800f080

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200002d0 	.word	0x200002d0
 80001dc:	0800f080 	.word	0x0800f080

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000bcc:	f000 b988 	b.w	8000ee0 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	468e      	mov	lr, r1
 8000bf0:	4604      	mov	r4, r0
 8000bf2:	4688      	mov	r8, r1
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d14a      	bne.n	8000c8e <__udivmoddi4+0xa6>
 8000bf8:	428a      	cmp	r2, r1
 8000bfa:	4617      	mov	r7, r2
 8000bfc:	d962      	bls.n	8000cc4 <__udivmoddi4+0xdc>
 8000bfe:	fab2 f682 	clz	r6, r2
 8000c02:	b14e      	cbz	r6, 8000c18 <__udivmoddi4+0x30>
 8000c04:	f1c6 0320 	rsb	r3, r6, #32
 8000c08:	fa01 f806 	lsl.w	r8, r1, r6
 8000c0c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c10:	40b7      	lsls	r7, r6
 8000c12:	ea43 0808 	orr.w	r8, r3, r8
 8000c16:	40b4      	lsls	r4, r6
 8000c18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c1c:	fa1f fc87 	uxth.w	ip, r7
 8000c20:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c24:	0c23      	lsrs	r3, r4, #16
 8000c26:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c2a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c2e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c32:	429a      	cmp	r2, r3
 8000c34:	d909      	bls.n	8000c4a <__udivmoddi4+0x62>
 8000c36:	18fb      	adds	r3, r7, r3
 8000c38:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000c3c:	f080 80ea 	bcs.w	8000e14 <__udivmoddi4+0x22c>
 8000c40:	429a      	cmp	r2, r3
 8000c42:	f240 80e7 	bls.w	8000e14 <__udivmoddi4+0x22c>
 8000c46:	3902      	subs	r1, #2
 8000c48:	443b      	add	r3, r7
 8000c4a:	1a9a      	subs	r2, r3, r2
 8000c4c:	b2a3      	uxth	r3, r4
 8000c4e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c52:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c56:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c5a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c5e:	459c      	cmp	ip, r3
 8000c60:	d909      	bls.n	8000c76 <__udivmoddi4+0x8e>
 8000c62:	18fb      	adds	r3, r7, r3
 8000c64:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000c68:	f080 80d6 	bcs.w	8000e18 <__udivmoddi4+0x230>
 8000c6c:	459c      	cmp	ip, r3
 8000c6e:	f240 80d3 	bls.w	8000e18 <__udivmoddi4+0x230>
 8000c72:	443b      	add	r3, r7
 8000c74:	3802      	subs	r0, #2
 8000c76:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c7a:	eba3 030c 	sub.w	r3, r3, ip
 8000c7e:	2100      	movs	r1, #0
 8000c80:	b11d      	cbz	r5, 8000c8a <__udivmoddi4+0xa2>
 8000c82:	40f3      	lsrs	r3, r6
 8000c84:	2200      	movs	r2, #0
 8000c86:	e9c5 3200 	strd	r3, r2, [r5]
 8000c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c8e:	428b      	cmp	r3, r1
 8000c90:	d905      	bls.n	8000c9e <__udivmoddi4+0xb6>
 8000c92:	b10d      	cbz	r5, 8000c98 <__udivmoddi4+0xb0>
 8000c94:	e9c5 0100 	strd	r0, r1, [r5]
 8000c98:	2100      	movs	r1, #0
 8000c9a:	4608      	mov	r0, r1
 8000c9c:	e7f5      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000c9e:	fab3 f183 	clz	r1, r3
 8000ca2:	2900      	cmp	r1, #0
 8000ca4:	d146      	bne.n	8000d34 <__udivmoddi4+0x14c>
 8000ca6:	4573      	cmp	r3, lr
 8000ca8:	d302      	bcc.n	8000cb0 <__udivmoddi4+0xc8>
 8000caa:	4282      	cmp	r2, r0
 8000cac:	f200 8105 	bhi.w	8000eba <__udivmoddi4+0x2d2>
 8000cb0:	1a84      	subs	r4, r0, r2
 8000cb2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cb6:	2001      	movs	r0, #1
 8000cb8:	4690      	mov	r8, r2
 8000cba:	2d00      	cmp	r5, #0
 8000cbc:	d0e5      	beq.n	8000c8a <__udivmoddi4+0xa2>
 8000cbe:	e9c5 4800 	strd	r4, r8, [r5]
 8000cc2:	e7e2      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000cc4:	2a00      	cmp	r2, #0
 8000cc6:	f000 8090 	beq.w	8000dea <__udivmoddi4+0x202>
 8000cca:	fab2 f682 	clz	r6, r2
 8000cce:	2e00      	cmp	r6, #0
 8000cd0:	f040 80a4 	bne.w	8000e1c <__udivmoddi4+0x234>
 8000cd4:	1a8a      	subs	r2, r1, r2
 8000cd6:	0c03      	lsrs	r3, r0, #16
 8000cd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cdc:	b280      	uxth	r0, r0
 8000cde:	b2bc      	uxth	r4, r7
 8000ce0:	2101      	movs	r1, #1
 8000ce2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000ce6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cee:	fb04 f20c 	mul.w	r2, r4, ip
 8000cf2:	429a      	cmp	r2, r3
 8000cf4:	d907      	bls.n	8000d06 <__udivmoddi4+0x11e>
 8000cf6:	18fb      	adds	r3, r7, r3
 8000cf8:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000cfc:	d202      	bcs.n	8000d04 <__udivmoddi4+0x11c>
 8000cfe:	429a      	cmp	r2, r3
 8000d00:	f200 80e0 	bhi.w	8000ec4 <__udivmoddi4+0x2dc>
 8000d04:	46c4      	mov	ip, r8
 8000d06:	1a9b      	subs	r3, r3, r2
 8000d08:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d0c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d10:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d14:	fb02 f404 	mul.w	r4, r2, r4
 8000d18:	429c      	cmp	r4, r3
 8000d1a:	d907      	bls.n	8000d2c <__udivmoddi4+0x144>
 8000d1c:	18fb      	adds	r3, r7, r3
 8000d1e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000d22:	d202      	bcs.n	8000d2a <__udivmoddi4+0x142>
 8000d24:	429c      	cmp	r4, r3
 8000d26:	f200 80ca 	bhi.w	8000ebe <__udivmoddi4+0x2d6>
 8000d2a:	4602      	mov	r2, r0
 8000d2c:	1b1b      	subs	r3, r3, r4
 8000d2e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d32:	e7a5      	b.n	8000c80 <__udivmoddi4+0x98>
 8000d34:	f1c1 0620 	rsb	r6, r1, #32
 8000d38:	408b      	lsls	r3, r1
 8000d3a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d3e:	431f      	orrs	r7, r3
 8000d40:	fa0e f401 	lsl.w	r4, lr, r1
 8000d44:	fa20 f306 	lsr.w	r3, r0, r6
 8000d48:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d4c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d50:	4323      	orrs	r3, r4
 8000d52:	fa00 f801 	lsl.w	r8, r0, r1
 8000d56:	fa1f fc87 	uxth.w	ip, r7
 8000d5a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d5e:	0c1c      	lsrs	r4, r3, #16
 8000d60:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d64:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d68:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d6c:	45a6      	cmp	lr, r4
 8000d6e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d72:	d909      	bls.n	8000d88 <__udivmoddi4+0x1a0>
 8000d74:	193c      	adds	r4, r7, r4
 8000d76:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000d7a:	f080 809c 	bcs.w	8000eb6 <__udivmoddi4+0x2ce>
 8000d7e:	45a6      	cmp	lr, r4
 8000d80:	f240 8099 	bls.w	8000eb6 <__udivmoddi4+0x2ce>
 8000d84:	3802      	subs	r0, #2
 8000d86:	443c      	add	r4, r7
 8000d88:	eba4 040e 	sub.w	r4, r4, lr
 8000d8c:	fa1f fe83 	uxth.w	lr, r3
 8000d90:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d94:	fb09 4413 	mls	r4, r9, r3, r4
 8000d98:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d9c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000da0:	45a4      	cmp	ip, r4
 8000da2:	d908      	bls.n	8000db6 <__udivmoddi4+0x1ce>
 8000da4:	193c      	adds	r4, r7, r4
 8000da6:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000daa:	f080 8082 	bcs.w	8000eb2 <__udivmoddi4+0x2ca>
 8000dae:	45a4      	cmp	ip, r4
 8000db0:	d97f      	bls.n	8000eb2 <__udivmoddi4+0x2ca>
 8000db2:	3b02      	subs	r3, #2
 8000db4:	443c      	add	r4, r7
 8000db6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dba:	eba4 040c 	sub.w	r4, r4, ip
 8000dbe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000dc2:	4564      	cmp	r4, ip
 8000dc4:	4673      	mov	r3, lr
 8000dc6:	46e1      	mov	r9, ip
 8000dc8:	d362      	bcc.n	8000e90 <__udivmoddi4+0x2a8>
 8000dca:	d05f      	beq.n	8000e8c <__udivmoddi4+0x2a4>
 8000dcc:	b15d      	cbz	r5, 8000de6 <__udivmoddi4+0x1fe>
 8000dce:	ebb8 0203 	subs.w	r2, r8, r3
 8000dd2:	eb64 0409 	sbc.w	r4, r4, r9
 8000dd6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dda:	fa22 f301 	lsr.w	r3, r2, r1
 8000dde:	431e      	orrs	r6, r3
 8000de0:	40cc      	lsrs	r4, r1
 8000de2:	e9c5 6400 	strd	r6, r4, [r5]
 8000de6:	2100      	movs	r1, #0
 8000de8:	e74f      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000dea:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dee:	0c01      	lsrs	r1, r0, #16
 8000df0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000df4:	b280      	uxth	r0, r0
 8000df6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dfa:	463b      	mov	r3, r7
 8000dfc:	4638      	mov	r0, r7
 8000dfe:	463c      	mov	r4, r7
 8000e00:	46b8      	mov	r8, r7
 8000e02:	46be      	mov	lr, r7
 8000e04:	2620      	movs	r6, #32
 8000e06:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e0a:	eba2 0208 	sub.w	r2, r2, r8
 8000e0e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e12:	e766      	b.n	8000ce2 <__udivmoddi4+0xfa>
 8000e14:	4601      	mov	r1, r0
 8000e16:	e718      	b.n	8000c4a <__udivmoddi4+0x62>
 8000e18:	4610      	mov	r0, r2
 8000e1a:	e72c      	b.n	8000c76 <__udivmoddi4+0x8e>
 8000e1c:	f1c6 0220 	rsb	r2, r6, #32
 8000e20:	fa2e f302 	lsr.w	r3, lr, r2
 8000e24:	40b7      	lsls	r7, r6
 8000e26:	40b1      	lsls	r1, r6
 8000e28:	fa20 f202 	lsr.w	r2, r0, r2
 8000e2c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e30:	430a      	orrs	r2, r1
 8000e32:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e36:	b2bc      	uxth	r4, r7
 8000e38:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e3c:	0c11      	lsrs	r1, r2, #16
 8000e3e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e42:	fb08 f904 	mul.w	r9, r8, r4
 8000e46:	40b0      	lsls	r0, r6
 8000e48:	4589      	cmp	r9, r1
 8000e4a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e4e:	b280      	uxth	r0, r0
 8000e50:	d93e      	bls.n	8000ed0 <__udivmoddi4+0x2e8>
 8000e52:	1879      	adds	r1, r7, r1
 8000e54:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000e58:	d201      	bcs.n	8000e5e <__udivmoddi4+0x276>
 8000e5a:	4589      	cmp	r9, r1
 8000e5c:	d81f      	bhi.n	8000e9e <__udivmoddi4+0x2b6>
 8000e5e:	eba1 0109 	sub.w	r1, r1, r9
 8000e62:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e66:	fb09 f804 	mul.w	r8, r9, r4
 8000e6a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e6e:	b292      	uxth	r2, r2
 8000e70:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e74:	4542      	cmp	r2, r8
 8000e76:	d229      	bcs.n	8000ecc <__udivmoddi4+0x2e4>
 8000e78:	18ba      	adds	r2, r7, r2
 8000e7a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000e7e:	d2c4      	bcs.n	8000e0a <__udivmoddi4+0x222>
 8000e80:	4542      	cmp	r2, r8
 8000e82:	d2c2      	bcs.n	8000e0a <__udivmoddi4+0x222>
 8000e84:	f1a9 0102 	sub.w	r1, r9, #2
 8000e88:	443a      	add	r2, r7
 8000e8a:	e7be      	b.n	8000e0a <__udivmoddi4+0x222>
 8000e8c:	45f0      	cmp	r8, lr
 8000e8e:	d29d      	bcs.n	8000dcc <__udivmoddi4+0x1e4>
 8000e90:	ebbe 0302 	subs.w	r3, lr, r2
 8000e94:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e98:	3801      	subs	r0, #1
 8000e9a:	46e1      	mov	r9, ip
 8000e9c:	e796      	b.n	8000dcc <__udivmoddi4+0x1e4>
 8000e9e:	eba7 0909 	sub.w	r9, r7, r9
 8000ea2:	4449      	add	r1, r9
 8000ea4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ea8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eac:	fb09 f804 	mul.w	r8, r9, r4
 8000eb0:	e7db      	b.n	8000e6a <__udivmoddi4+0x282>
 8000eb2:	4673      	mov	r3, lr
 8000eb4:	e77f      	b.n	8000db6 <__udivmoddi4+0x1ce>
 8000eb6:	4650      	mov	r0, sl
 8000eb8:	e766      	b.n	8000d88 <__udivmoddi4+0x1a0>
 8000eba:	4608      	mov	r0, r1
 8000ebc:	e6fd      	b.n	8000cba <__udivmoddi4+0xd2>
 8000ebe:	443b      	add	r3, r7
 8000ec0:	3a02      	subs	r2, #2
 8000ec2:	e733      	b.n	8000d2c <__udivmoddi4+0x144>
 8000ec4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ec8:	443b      	add	r3, r7
 8000eca:	e71c      	b.n	8000d06 <__udivmoddi4+0x11e>
 8000ecc:	4649      	mov	r1, r9
 8000ece:	e79c      	b.n	8000e0a <__udivmoddi4+0x222>
 8000ed0:	eba1 0109 	sub.w	r1, r1, r9
 8000ed4:	46c4      	mov	ip, r8
 8000ed6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eda:	fb09 f804 	mul.w	r8, r9, r4
 8000ede:	e7c4      	b.n	8000e6a <__udivmoddi4+0x282>

08000ee0 <__aeabi_idiv0>:
 8000ee0:	4770      	bx	lr
 8000ee2:	bf00      	nop

08000ee4 <my_printf>:
#define BUFFER_LEN 128
//uint8_t tx_buffer[BUFFER_LEN];
//uint16_t usbTxLength;

static inline void my_printf(const char *format, ...)
{
 8000ee4:	b40f      	push	{r0, r1, r2, r3}
 8000ee6:	b580      	push	{r7, lr}
 8000ee8:	b0a2      	sub	sp, #136	@ 0x88
 8000eea:	af00      	add	r7, sp, #0
    char tx_buffer[BUFFER_LEN];
    va_list args;
    va_start(args, format);
 8000eec:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8000ef0:	603b      	str	r3, [r7, #0]
    int usbTxLength = vsnprintf(tx_buffer, BUFFER_LEN, format, args);
 8000ef2:	1d38      	adds	r0, r7, #4
 8000ef4:	683b      	ldr	r3, [r7, #0]
 8000ef6:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8000efa:	2180      	movs	r1, #128	@ 0x80
 8000efc:	f00b ffe2 	bl	800cec4 <vsniprintf>
 8000f00:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
    va_end(args);

    if (usbTxLength > 0 && usbTxLength < BUFFER_LEN)
 8000f04:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8000f08:	2b00      	cmp	r3, #0
 8000f0a:	dd0b      	ble.n	8000f24 <my_printf+0x40>
 8000f0c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8000f10:	2b7f      	cmp	r3, #127	@ 0x7f
 8000f12:	dc07      	bgt.n	8000f24 <my_printf+0x40>
    {
        CDC_Transmit_FS((uint8_t *)tx_buffer, usbTxLength);
 8000f14:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8000f18:	b29a      	uxth	r2, r3
 8000f1a:	1d3b      	adds	r3, r7, #4
 8000f1c:	4611      	mov	r1, r2
 8000f1e:	4618      	mov	r0, r3
 8000f20:	f00a fd84 	bl	800ba2c <CDC_Transmit_FS>
    }
}
 8000f24:	bf00      	nop
 8000f26:	3788      	adds	r7, #136	@ 0x88
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000f2e:	b004      	add	sp, #16
 8000f30:	4770      	bx	lr
	...

08000f34 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b090      	sub	sp, #64	@ 0x40
 8000f38:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f3a:	f002 fdb7 	bl	8003aac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f3e:	f000 f909 	bl	8001154 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f42:	f000 fbb7 	bl	80016b4 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000f46:	f000 f96d 	bl	8001224 <MX_I2C1_Init>
  MX_I2C2_Init();
 8000f4a:	f000 f999 	bl	8001280 <MX_I2C2_Init>
  MX_TIM1_Init();
 8000f4e:	f000 f9c5 	bl	80012dc <MX_TIM1_Init>
  MX_TIM4_Init();
 8000f52:	f000 fb07 	bl	8001564 <MX_TIM4_Init>
  MX_TIM5_Init();
 8000f56:	f000 fb59 	bl	800160c <MX_TIM5_Init>
  MX_USB_DEVICE_Init();
 8000f5a:	f00a fc59 	bl	800b810 <MX_USB_DEVICE_Init>
  MX_TIM2_Init();
 8000f5e:	f000 fa69 	bl	8001434 <MX_TIM2_Init>
//  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);  // PB13 HIGH
//  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_RESET); // PB12 LOW
//  HAL_GPIO_WritePin(GPIOA, motor_stdby_Pin, GPIO_PIN_SET); // make standby pin high, activate the motor driver


  selectTCAChannel(0);
 8000f62:	2000      	movs	r0, #0
 8000f64:	f001 f808 	bl	8001f78 <selectTCAChannel>
  TCS34725_t tcs34725_sensor;
  tcs32725_begin(&tcs34725_sensor, TCS34725_INTEGRATIONTIME_24MS, TCS34725_GAIN_1X);
 8000f68:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	21f6      	movs	r1, #246	@ 0xf6
 8000f70:	4618      	mov	r0, r3
 8000f72:	f001 f8c7 	bl	8002104 <tcs32725_begin>
  selectTCAChannel(1);
 8000f76:	2001      	movs	r0, #1
 8000f78:	f000 fffe 	bl	8001f78 <selectTCAChannel>
  TCS34725_t tcs34725_sensor1;
  tcs32725_begin(&tcs34725_sensor1, TCS34725_INTEGRATIONTIME_24MS, TCS34725_GAIN_1X);
 8000f7c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f80:	2200      	movs	r2, #0
 8000f82:	21f6      	movs	r1, #246	@ 0xf6
 8000f84:	4618      	mov	r0, r3
 8000f86:	f001 f8bd 	bl	8002104 <tcs32725_begin>
  selectTCAChannel(2);
 8000f8a:	2002      	movs	r0, #2
 8000f8c:	f000 fff4 	bl	8001f78 <selectTCAChannel>
  TCS34725_t tcs34725_sensor2;
  tcs32725_begin(&tcs34725_sensor2, TCS34725_INTEGRATIONTIME_24MS, TCS34725_GAIN_1X);
 8000f90:	f107 0320 	add.w	r3, r7, #32
 8000f94:	2200      	movs	r2, #0
 8000f96:	21f6      	movs	r1, #246	@ 0xf6
 8000f98:	4618      	mov	r0, r3
 8000f9a:	f001 f8b3 	bl	8002104 <tcs32725_begin>
  float r, g, b;
  uint32_t count = 0;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	637b      	str	r3, [r7, #52]	@ 0x34


  uint8_t dev_id = 0;
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	74fb      	strb	r3, [r7, #19]
  uint8_t whoami = 0x0F;
 8000fa6:	230f      	movs	r3, #15
 8000fa8:	74bb      	strb	r3, [r7, #18]
  HAL_I2C_Master_Transmit(&hi2c2, 0x6B << 1, &whoami, 1, 100);
 8000faa:	f107 0212 	add.w	r2, r7, #18
 8000fae:	2364      	movs	r3, #100	@ 0x64
 8000fb0:	9300      	str	r3, [sp, #0]
 8000fb2:	2301      	movs	r3, #1
 8000fb4:	21d6      	movs	r1, #214	@ 0xd6
 8000fb6:	4861      	ldr	r0, [pc, #388]	@ (800113c <main+0x208>)
 8000fb8:	f003 fa02 	bl	80043c0 <HAL_I2C_Master_Transmit>
  HAL_I2C_Master_Receive(&hi2c2, 0x6B << 1, &dev_id, 1, 100);
 8000fbc:	f107 0213 	add.w	r2, r7, #19
 8000fc0:	2364      	movs	r3, #100	@ 0x64
 8000fc2:	9300      	str	r3, [sp, #0]
 8000fc4:	2301      	movs	r3, #1
 8000fc6:	21d6      	movs	r1, #214	@ 0xd6
 8000fc8:	485c      	ldr	r0, [pc, #368]	@ (800113c <main+0x208>)
 8000fca:	f003 faf7 	bl	80045bc <HAL_I2C_Master_Receive>
  my_printf("my id: %d", dev_id);
 8000fce:	7cfb      	ldrb	r3, [r7, #19]
 8000fd0:	4619      	mov	r1, r3
 8000fd2:	485b      	ldr	r0, [pc, #364]	@ (8001140 <main+0x20c>)
 8000fd4:	f7ff ff86 	bl	8000ee4 <my_printf>

  motor_init();
 8000fd8:	f000 fbdc 	bl	8001794 <motor_init>
  uint8_t speed = 25;
 8000fdc:	2319      	movs	r3, #25
 8000fde:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  motor_direction_t dir_A = REVERSE;
 8000fe2:	2301      	movs	r3, #1
 8000fe4:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
  motor_direction_t dir_B = FORWARD;
 8000fe8:	2300      	movs	r3, #0
 8000fea:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
  int32_t tick_m_a = 0, tick_m_b = 0;
 8000fee:	2300      	movs	r3, #0
 8000ff0:	60fb      	str	r3, [r7, #12]
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	60bb      	str	r3, [r7, #8]
  int16_t tick_m_a_short = 0, tick_m_b_short = 0;
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	85bb      	strh	r3, [r7, #44]	@ 0x2c

  vl53l0x_init();
 8000ffe:	f002 fc1f 	bl	8003840 <vl53l0x_init>
  uint16_t range_a = 0, range_b = 0;
 8001002:	2300      	movs	r3, #0
 8001004:	80fb      	strh	r3, [r7, #6]
 8001006:	2300      	movs	r3, #0
 8001008:	80bb      	strh	r3, [r7, #4]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  vl53l0x_read_range_single(0, &range_a);
 800100a:	1dbb      	adds	r3, r7, #6
 800100c:	4619      	mov	r1, r3
 800100e:	2000      	movs	r0, #0
 8001010:	f002 fc46 	bl	80038a0 <vl53l0x_read_range_single>
	  vl53l0x_read_range_single(1, &range_b);
 8001014:	1d3b      	adds	r3, r7, #4
 8001016:	4619      	mov	r1, r3
 8001018:	2001      	movs	r0, #1
 800101a:	f002 fc41 	bl	80038a0 <vl53l0x_read_range_single>
	  my_printf("vl53l0x 0: %d, vl53lox 1: %d\r\n", range_a, range_b);
 800101e:	88fb      	ldrh	r3, [r7, #6]
 8001020:	4619      	mov	r1, r3
 8001022:	88bb      	ldrh	r3, [r7, #4]
 8001024:	461a      	mov	r2, r3
 8001026:	4847      	ldr	r0, [pc, #284]	@ (8001144 <main+0x210>)
 8001028:	f7ff ff5c 	bl	8000ee4 <my_printf>

	  selectTCAChannel(count % 3);
 800102c:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800102e:	4b46      	ldr	r3, [pc, #280]	@ (8001148 <main+0x214>)
 8001030:	fba3 2301 	umull	r2, r3, r3, r1
 8001034:	085a      	lsrs	r2, r3, #1
 8001036:	4613      	mov	r3, r2
 8001038:	005b      	lsls	r3, r3, #1
 800103a:	4413      	add	r3, r2
 800103c:	1aca      	subs	r2, r1, r3
 800103e:	b2d3      	uxtb	r3, r2
 8001040:	4618      	mov	r0, r3
 8001042:	f000 ff99 	bl	8001f78 <selectTCAChannel>
	  getRGB(&r, &g, &b);
 8001046:	f107 0214 	add.w	r2, r7, #20
 800104a:	f107 0118 	add.w	r1, r7, #24
 800104e:	f107 031c 	add.w	r3, r7, #28
 8001052:	4618      	mov	r0, r3
 8001054:	f001 f914 	bl	8002280 <getRGB>
	  my_printf("RGB Values from %d: R = %d, G = %d, B = %d\r\n", count%3, (int)(r), (int)(g), (int)(b));
 8001058:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800105a:	4b3b      	ldr	r3, [pc, #236]	@ (8001148 <main+0x214>)
 800105c:	fba3 1302 	umull	r1, r3, r3, r2
 8001060:	0859      	lsrs	r1, r3, #1
 8001062:	460b      	mov	r3, r1
 8001064:	005b      	lsls	r3, r3, #1
 8001066:	440b      	add	r3, r1
 8001068:	1ad1      	subs	r1, r2, r3
 800106a:	edd7 7a07 	vldr	s15, [r7, #28]
 800106e:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8001072:	edd7 7a06 	vldr	s15, [r7, #24]
 8001076:	eefd 6ae7 	vcvt.s32.f32	s13, s15
 800107a:	edd7 7a05 	vldr	s15, [r7, #20]
 800107e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001082:	ee17 3a90 	vmov	r3, s15
 8001086:	9300      	str	r3, [sp, #0]
 8001088:	ee16 3a90 	vmov	r3, s13
 800108c:	ee17 2a10 	vmov	r2, s14
 8001090:	482e      	ldr	r0, [pc, #184]	@ (800114c <main+0x218>)
 8001092:	f7ff ff27 	bl	8000ee4 <my_printf>
	  count++;
 8001096:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001098:	3301      	adds	r3, #1
 800109a:	637b      	str	r3, [r7, #52]	@ 0x34

      motor_set_speed(MOTOR_A, speed);
 800109c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80010a0:	4619      	mov	r1, r3
 80010a2:	2000      	movs	r0, #0
 80010a4:	f000 fc3c 	bl	8001920 <motor_set_speed>
      motor_set_speed(MOTOR_B, speed);
 80010a8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80010ac:	4619      	mov	r1, r3
 80010ae:	2001      	movs	r0, #1
 80010b0:	f000 fc36 	bl	8001920 <motor_set_speed>

      motor_control(MOTOR_A, dir_A);
 80010b4:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80010b8:	4619      	mov	r1, r3
 80010ba:	2000      	movs	r0, #0
 80010bc:	f000 fb94 	bl	80017e8 <motor_control>
      motor_control(MOTOR_B, dir_B);
 80010c0:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 80010c4:	4619      	mov	r1, r3
 80010c6:	2001      	movs	r0, #1
 80010c8:	f000 fb8e 	bl	80017e8 <motor_control>

      encoder_get_tick(MOTOR_A, &tick_m_a);
 80010cc:	f107 030c 	add.w	r3, r7, #12
 80010d0:	4619      	mov	r1, r3
 80010d2:	2000      	movs	r0, #0
 80010d4:	f000 fc48 	bl	8001968 <encoder_get_tick>
      encoder_get_tick(MOTOR_B, &tick_m_b);
 80010d8:	f107 0308 	add.w	r3, r7, #8
 80010dc:	4619      	mov	r1, r3
 80010de:	2001      	movs	r0, #1
 80010e0:	f000 fc42 	bl	8001968 <encoder_get_tick>

      tick_m_a_short = (int16_t)(tick_m_a);  // Direct cast
 80010e4:	68fb      	ldr	r3, [r7, #12]
 80010e6:	85fb      	strh	r3, [r7, #46]	@ 0x2e
      tick_m_b_short = (int16_t)(tick_m_b);  // Direct cast
 80010e8:	68bb      	ldr	r3, [r7, #8]
 80010ea:	85bb      	strh	r3, [r7, #44]	@ 0x2c

      my_printf("motor a tick: %d, motor b tick: %d\r\n", tick_m_a_short, tick_m_b_short);
 80010ec:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	@ 0x2e
 80010f0:	f9b7 202c 	ldrsh.w	r2, [r7, #44]	@ 0x2c
 80010f4:	4619      	mov	r1, r3
 80010f6:	4816      	ldr	r0, [pc, #88]	@ (8001150 <main+0x21c>)
 80010f8:	f7ff fef4 	bl	8000ee4 <my_printf>

      HAL_Delay(1000);
 80010fc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001100:	f002 fd46 	bl	8003b90 <HAL_Delay>

      // Toggle direction
      dir_A = (dir_A == FORWARD) ? REVERSE : FORWARD;
 8001104:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8001108:	2b00      	cmp	r3, #0
 800110a:	bf0c      	ite	eq
 800110c:	2301      	moveq	r3, #1
 800110e:	2300      	movne	r3, #0
 8001110:	b2db      	uxtb	r3, r3
 8001112:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
      dir_B = (dir_B == FORWARD) ? REVERSE : FORWARD;
 8001116:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 800111a:	2b00      	cmp	r3, #0
 800111c:	bf0c      	ite	eq
 800111e:	2301      	moveq	r3, #1
 8001120:	2300      	movne	r3, #0
 8001122:	b2db      	uxtb	r3, r3
 8001124:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31

      // Toggle speed between 25 and 50
      speed = (speed == 25) ? 40 : 25;
 8001128:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800112c:	2b19      	cmp	r3, #25
 800112e:	d101      	bne.n	8001134 <main+0x200>
 8001130:	2328      	movs	r3, #40	@ 0x28
 8001132:	e000      	b.n	8001136 <main+0x202>
 8001134:	2319      	movs	r3, #25
 8001136:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
	  vl53l0x_read_range_single(0, &range_a);
 800113a:	e766      	b.n	800100a <main+0xd6>
 800113c:	2000033c 	.word	0x2000033c
 8001140:	0800f098 	.word	0x0800f098
 8001144:	0800f0a4 	.word	0x0800f0a4
 8001148:	aaaaaaab 	.word	0xaaaaaaab
 800114c:	0800f0c4 	.word	0x0800f0c4
 8001150:	0800f0f4 	.word	0x0800f0f4

08001154 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b094      	sub	sp, #80	@ 0x50
 8001158:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800115a:	f107 0320 	add.w	r3, r7, #32
 800115e:	2230      	movs	r2, #48	@ 0x30
 8001160:	2100      	movs	r1, #0
 8001162:	4618      	mov	r0, r3
 8001164:	f00b ff50 	bl	800d008 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001168:	f107 030c 	add.w	r3, r7, #12
 800116c:	2200      	movs	r2, #0
 800116e:	601a      	str	r2, [r3, #0]
 8001170:	605a      	str	r2, [r3, #4]
 8001172:	609a      	str	r2, [r3, #8]
 8001174:	60da      	str	r2, [r3, #12]
 8001176:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001178:	2300      	movs	r3, #0
 800117a:	60bb      	str	r3, [r7, #8]
 800117c:	4b27      	ldr	r3, [pc, #156]	@ (800121c <SystemClock_Config+0xc8>)
 800117e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001180:	4a26      	ldr	r2, [pc, #152]	@ (800121c <SystemClock_Config+0xc8>)
 8001182:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001186:	6413      	str	r3, [r2, #64]	@ 0x40
 8001188:	4b24      	ldr	r3, [pc, #144]	@ (800121c <SystemClock_Config+0xc8>)
 800118a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800118c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001190:	60bb      	str	r3, [r7, #8]
 8001192:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001194:	2300      	movs	r3, #0
 8001196:	607b      	str	r3, [r7, #4]
 8001198:	4b21      	ldr	r3, [pc, #132]	@ (8001220 <SystemClock_Config+0xcc>)
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	4a20      	ldr	r2, [pc, #128]	@ (8001220 <SystemClock_Config+0xcc>)
 800119e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80011a2:	6013      	str	r3, [r2, #0]
 80011a4:	4b1e      	ldr	r3, [pc, #120]	@ (8001220 <SystemClock_Config+0xcc>)
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80011ac:	607b      	str	r3, [r7, #4]
 80011ae:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80011b0:	2301      	movs	r3, #1
 80011b2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80011b4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80011b8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011ba:	2302      	movs	r3, #2
 80011bc:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80011be:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80011c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 80011c4:	2319      	movs	r3, #25
 80011c6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 80011c8:	23c0      	movs	r3, #192	@ 0xc0
 80011ca:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80011cc:	2302      	movs	r3, #2
 80011ce:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80011d0:	2304      	movs	r3, #4
 80011d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011d4:	f107 0320 	add.w	r3, r7, #32
 80011d8:	4618      	mov	r0, r3
 80011da:	f005 f9f9 	bl	80065d0 <HAL_RCC_OscConfig>
 80011de:	4603      	mov	r3, r0
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d001      	beq.n	80011e8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80011e4:	f000 fad0 	bl	8001788 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011e8:	230f      	movs	r3, #15
 80011ea:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011ec:	2302      	movs	r3, #2
 80011ee:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011f0:	2300      	movs	r3, #0
 80011f2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80011f4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80011f8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011fa:	2300      	movs	r3, #0
 80011fc:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80011fe:	f107 030c 	add.w	r3, r7, #12
 8001202:	2103      	movs	r1, #3
 8001204:	4618      	mov	r0, r3
 8001206:	f005 fc5b 	bl	8006ac0 <HAL_RCC_ClockConfig>
 800120a:	4603      	mov	r3, r0
 800120c:	2b00      	cmp	r3, #0
 800120e:	d001      	beq.n	8001214 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001210:	f000 faba 	bl	8001788 <Error_Handler>
  }
}
 8001214:	bf00      	nop
 8001216:	3750      	adds	r7, #80	@ 0x50
 8001218:	46bd      	mov	sp, r7
 800121a:	bd80      	pop	{r7, pc}
 800121c:	40023800 	.word	0x40023800
 8001220:	40007000 	.word	0x40007000

08001224 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001228:	4b12      	ldr	r3, [pc, #72]	@ (8001274 <MX_I2C1_Init+0x50>)
 800122a:	4a13      	ldr	r2, [pc, #76]	@ (8001278 <MX_I2C1_Init+0x54>)
 800122c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800122e:	4b11      	ldr	r3, [pc, #68]	@ (8001274 <MX_I2C1_Init+0x50>)
 8001230:	4a12      	ldr	r2, [pc, #72]	@ (800127c <MX_I2C1_Init+0x58>)
 8001232:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001234:	4b0f      	ldr	r3, [pc, #60]	@ (8001274 <MX_I2C1_Init+0x50>)
 8001236:	2200      	movs	r2, #0
 8001238:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800123a:	4b0e      	ldr	r3, [pc, #56]	@ (8001274 <MX_I2C1_Init+0x50>)
 800123c:	2200      	movs	r2, #0
 800123e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001240:	4b0c      	ldr	r3, [pc, #48]	@ (8001274 <MX_I2C1_Init+0x50>)
 8001242:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001246:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001248:	4b0a      	ldr	r3, [pc, #40]	@ (8001274 <MX_I2C1_Init+0x50>)
 800124a:	2200      	movs	r2, #0
 800124c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800124e:	4b09      	ldr	r3, [pc, #36]	@ (8001274 <MX_I2C1_Init+0x50>)
 8001250:	2200      	movs	r2, #0
 8001252:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001254:	4b07      	ldr	r3, [pc, #28]	@ (8001274 <MX_I2C1_Init+0x50>)
 8001256:	2200      	movs	r2, #0
 8001258:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800125a:	4b06      	ldr	r3, [pc, #24]	@ (8001274 <MX_I2C1_Init+0x50>)
 800125c:	2200      	movs	r2, #0
 800125e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001260:	4804      	ldr	r0, [pc, #16]	@ (8001274 <MX_I2C1_Init+0x50>)
 8001262:	f002 ff69 	bl	8004138 <HAL_I2C_Init>
 8001266:	4603      	mov	r3, r0
 8001268:	2b00      	cmp	r3, #0
 800126a:	d001      	beq.n	8001270 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800126c:	f000 fa8c 	bl	8001788 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001270:	bf00      	nop
 8001272:	bd80      	pop	{r7, pc}
 8001274:	200002e8 	.word	0x200002e8
 8001278:	40005400 	.word	0x40005400
 800127c:	000186a0 	.word	0x000186a0

08001280 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001284:	4b12      	ldr	r3, [pc, #72]	@ (80012d0 <MX_I2C2_Init+0x50>)
 8001286:	4a13      	ldr	r2, [pc, #76]	@ (80012d4 <MX_I2C2_Init+0x54>)
 8001288:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 800128a:	4b11      	ldr	r3, [pc, #68]	@ (80012d0 <MX_I2C2_Init+0x50>)
 800128c:	4a12      	ldr	r2, [pc, #72]	@ (80012d8 <MX_I2C2_Init+0x58>)
 800128e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001290:	4b0f      	ldr	r3, [pc, #60]	@ (80012d0 <MX_I2C2_Init+0x50>)
 8001292:	2200      	movs	r2, #0
 8001294:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001296:	4b0e      	ldr	r3, [pc, #56]	@ (80012d0 <MX_I2C2_Init+0x50>)
 8001298:	2200      	movs	r2, #0
 800129a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800129c:	4b0c      	ldr	r3, [pc, #48]	@ (80012d0 <MX_I2C2_Init+0x50>)
 800129e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80012a2:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80012a4:	4b0a      	ldr	r3, [pc, #40]	@ (80012d0 <MX_I2C2_Init+0x50>)
 80012a6:	2200      	movs	r2, #0
 80012a8:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80012aa:	4b09      	ldr	r3, [pc, #36]	@ (80012d0 <MX_I2C2_Init+0x50>)
 80012ac:	2200      	movs	r2, #0
 80012ae:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80012b0:	4b07      	ldr	r3, [pc, #28]	@ (80012d0 <MX_I2C2_Init+0x50>)
 80012b2:	2200      	movs	r2, #0
 80012b4:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80012b6:	4b06      	ldr	r3, [pc, #24]	@ (80012d0 <MX_I2C2_Init+0x50>)
 80012b8:	2200      	movs	r2, #0
 80012ba:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80012bc:	4804      	ldr	r0, [pc, #16]	@ (80012d0 <MX_I2C2_Init+0x50>)
 80012be:	f002 ff3b 	bl	8004138 <HAL_I2C_Init>
 80012c2:	4603      	mov	r3, r0
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d001      	beq.n	80012cc <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80012c8:	f000 fa5e 	bl	8001788 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80012cc:	bf00      	nop
 80012ce:	bd80      	pop	{r7, pc}
 80012d0:	2000033c 	.word	0x2000033c
 80012d4:	40005800 	.word	0x40005800
 80012d8:	000186a0 	.word	0x000186a0

080012dc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b096      	sub	sp, #88	@ 0x58
 80012e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80012e2:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80012e6:	2200      	movs	r2, #0
 80012e8:	601a      	str	r2, [r3, #0]
 80012ea:	605a      	str	r2, [r3, #4]
 80012ec:	609a      	str	r2, [r3, #8]
 80012ee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012f0:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80012f4:	2200      	movs	r2, #0
 80012f6:	601a      	str	r2, [r3, #0]
 80012f8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80012fa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012fe:	2200      	movs	r2, #0
 8001300:	601a      	str	r2, [r3, #0]
 8001302:	605a      	str	r2, [r3, #4]
 8001304:	609a      	str	r2, [r3, #8]
 8001306:	60da      	str	r2, [r3, #12]
 8001308:	611a      	str	r2, [r3, #16]
 800130a:	615a      	str	r2, [r3, #20]
 800130c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800130e:	1d3b      	adds	r3, r7, #4
 8001310:	2220      	movs	r2, #32
 8001312:	2100      	movs	r1, #0
 8001314:	4618      	mov	r0, r3
 8001316:	f00b fe77 	bl	800d008 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800131a:	4b44      	ldr	r3, [pc, #272]	@ (800142c <MX_TIM1_Init+0x150>)
 800131c:	4a44      	ldr	r2, [pc, #272]	@ (8001430 <MX_TIM1_Init+0x154>)
 800131e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 96-1;
 8001320:	4b42      	ldr	r3, [pc, #264]	@ (800142c <MX_TIM1_Init+0x150>)
 8001322:	225f      	movs	r2, #95	@ 0x5f
 8001324:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001326:	4b41      	ldr	r3, [pc, #260]	@ (800142c <MX_TIM1_Init+0x150>)
 8001328:	2200      	movs	r2, #0
 800132a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 50-1;
 800132c:	4b3f      	ldr	r3, [pc, #252]	@ (800142c <MX_TIM1_Init+0x150>)
 800132e:	2231      	movs	r2, #49	@ 0x31
 8001330:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001332:	4b3e      	ldr	r3, [pc, #248]	@ (800142c <MX_TIM1_Init+0x150>)
 8001334:	2200      	movs	r2, #0
 8001336:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001338:	4b3c      	ldr	r3, [pc, #240]	@ (800142c <MX_TIM1_Init+0x150>)
 800133a:	2200      	movs	r2, #0
 800133c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800133e:	4b3b      	ldr	r3, [pc, #236]	@ (800142c <MX_TIM1_Init+0x150>)
 8001340:	2200      	movs	r2, #0
 8001342:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001344:	4839      	ldr	r0, [pc, #228]	@ (800142c <MX_TIM1_Init+0x150>)
 8001346:	f005 fd87 	bl	8006e58 <HAL_TIM_Base_Init>
 800134a:	4603      	mov	r3, r0
 800134c:	2b00      	cmp	r3, #0
 800134e:	d001      	beq.n	8001354 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8001350:	f000 fa1a 	bl	8001788 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001354:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001358:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800135a:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800135e:	4619      	mov	r1, r3
 8001360:	4832      	ldr	r0, [pc, #200]	@ (800142c <MX_TIM1_Init+0x150>)
 8001362:	f006 f9bd 	bl	80076e0 <HAL_TIM_ConfigClockSource>
 8001366:	4603      	mov	r3, r0
 8001368:	2b00      	cmp	r3, #0
 800136a:	d001      	beq.n	8001370 <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 800136c:	f000 fa0c 	bl	8001788 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001370:	482e      	ldr	r0, [pc, #184]	@ (800142c <MX_TIM1_Init+0x150>)
 8001372:	f005 fdc0 	bl	8006ef6 <HAL_TIM_PWM_Init>
 8001376:	4603      	mov	r3, r0
 8001378:	2b00      	cmp	r3, #0
 800137a:	d001      	beq.n	8001380 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 800137c:	f000 fa04 	bl	8001788 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001380:	2300      	movs	r3, #0
 8001382:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001384:	2300      	movs	r3, #0
 8001386:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001388:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800138c:	4619      	mov	r1, r3
 800138e:	4827      	ldr	r0, [pc, #156]	@ (800142c <MX_TIM1_Init+0x150>)
 8001390:	f006 fe64 	bl	800805c <HAL_TIMEx_MasterConfigSynchronization>
 8001394:	4603      	mov	r3, r0
 8001396:	2b00      	cmp	r3, #0
 8001398:	d001      	beq.n	800139e <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 800139a:	f000 f9f5 	bl	8001788 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800139e:	2360      	movs	r3, #96	@ 0x60
 80013a0:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 80013a2:	2300      	movs	r3, #0
 80013a4:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80013a6:	2300      	movs	r3, #0
 80013a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80013aa:	2300      	movs	r3, #0
 80013ac:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80013ae:	2300      	movs	r3, #0
 80013b0:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80013b2:	2300      	movs	r3, #0
 80013b4:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80013b6:	2300      	movs	r3, #0
 80013b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80013ba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013be:	2200      	movs	r2, #0
 80013c0:	4619      	mov	r1, r3
 80013c2:	481a      	ldr	r0, [pc, #104]	@ (800142c <MX_TIM1_Init+0x150>)
 80013c4:	f006 f8ca 	bl	800755c <HAL_TIM_PWM_ConfigChannel>
 80013c8:	4603      	mov	r3, r0
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d001      	beq.n	80013d2 <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 80013ce:	f000 f9db 	bl	8001788 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80013d2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013d6:	2204      	movs	r2, #4
 80013d8:	4619      	mov	r1, r3
 80013da:	4814      	ldr	r0, [pc, #80]	@ (800142c <MX_TIM1_Init+0x150>)
 80013dc:	f006 f8be 	bl	800755c <HAL_TIM_PWM_ConfigChannel>
 80013e0:	4603      	mov	r3, r0
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d001      	beq.n	80013ea <MX_TIM1_Init+0x10e>
  {
    Error_Handler();
 80013e6:	f000 f9cf 	bl	8001788 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80013ea:	2300      	movs	r3, #0
 80013ec:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80013ee:	2300      	movs	r3, #0
 80013f0:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80013f2:	2300      	movs	r3, #0
 80013f4:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80013f6:	2300      	movs	r3, #0
 80013f8:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80013fa:	2300      	movs	r3, #0
 80013fc:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80013fe:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001402:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001404:	2300      	movs	r3, #0
 8001406:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001408:	1d3b      	adds	r3, r7, #4
 800140a:	4619      	mov	r1, r3
 800140c:	4807      	ldr	r0, [pc, #28]	@ (800142c <MX_TIM1_Init+0x150>)
 800140e:	f006 fe93 	bl	8008138 <HAL_TIMEx_ConfigBreakDeadTime>
 8001412:	4603      	mov	r3, r0
 8001414:	2b00      	cmp	r3, #0
 8001416:	d001      	beq.n	800141c <MX_TIM1_Init+0x140>
  {
    Error_Handler();
 8001418:	f000 f9b6 	bl	8001788 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800141c:	4803      	ldr	r0, [pc, #12]	@ (800142c <MX_TIM1_Init+0x150>)
 800141e:	f000 fc5f 	bl	8001ce0 <HAL_TIM_MspPostInit>

}
 8001422:	bf00      	nop
 8001424:	3758      	adds	r7, #88	@ 0x58
 8001426:	46bd      	mov	sp, r7
 8001428:	bd80      	pop	{r7, pc}
 800142a:	bf00      	nop
 800142c:	20000390 	.word	0x20000390
 8001430:	40010000 	.word	0x40010000

08001434 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	b08a      	sub	sp, #40	@ 0x28
 8001438:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800143a:	f107 0318 	add.w	r3, r7, #24
 800143e:	2200      	movs	r2, #0
 8001440:	601a      	str	r2, [r3, #0]
 8001442:	605a      	str	r2, [r3, #4]
 8001444:	609a      	str	r2, [r3, #8]
 8001446:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001448:	f107 0310 	add.w	r3, r7, #16
 800144c:	2200      	movs	r2, #0
 800144e:	601a      	str	r2, [r3, #0]
 8001450:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001452:	463b      	mov	r3, r7
 8001454:	2200      	movs	r2, #0
 8001456:	601a      	str	r2, [r3, #0]
 8001458:	605a      	str	r2, [r3, #4]
 800145a:	609a      	str	r2, [r3, #8]
 800145c:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800145e:	4b40      	ldr	r3, [pc, #256]	@ (8001560 <MX_TIM2_Init+0x12c>)
 8001460:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001464:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 96-1;
 8001466:	4b3e      	ldr	r3, [pc, #248]	@ (8001560 <MX_TIM2_Init+0x12c>)
 8001468:	225f      	movs	r2, #95	@ 0x5f
 800146a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800146c:	4b3c      	ldr	r3, [pc, #240]	@ (8001560 <MX_TIM2_Init+0x12c>)
 800146e:	2200      	movs	r2, #0
 8001470:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001472:	4b3b      	ldr	r3, [pc, #236]	@ (8001560 <MX_TIM2_Init+0x12c>)
 8001474:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001478:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800147a:	4b39      	ldr	r3, [pc, #228]	@ (8001560 <MX_TIM2_Init+0x12c>)
 800147c:	2200      	movs	r2, #0
 800147e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001480:	4b37      	ldr	r3, [pc, #220]	@ (8001560 <MX_TIM2_Init+0x12c>)
 8001482:	2200      	movs	r2, #0
 8001484:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001486:	4836      	ldr	r0, [pc, #216]	@ (8001560 <MX_TIM2_Init+0x12c>)
 8001488:	f005 fce6 	bl	8006e58 <HAL_TIM_Base_Init>
 800148c:	4603      	mov	r3, r0
 800148e:	2b00      	cmp	r3, #0
 8001490:	d001      	beq.n	8001496 <MX_TIM2_Init+0x62>
  {
    Error_Handler();
 8001492:	f000 f979 	bl	8001788 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001496:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800149a:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800149c:	f107 0318 	add.w	r3, r7, #24
 80014a0:	4619      	mov	r1, r3
 80014a2:	482f      	ldr	r0, [pc, #188]	@ (8001560 <MX_TIM2_Init+0x12c>)
 80014a4:	f006 f91c 	bl	80076e0 <HAL_TIM_ConfigClockSource>
 80014a8:	4603      	mov	r3, r0
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d001      	beq.n	80014b2 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 80014ae:	f000 f96b 	bl	8001788 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 80014b2:	482b      	ldr	r0, [pc, #172]	@ (8001560 <MX_TIM2_Init+0x12c>)
 80014b4:	f005 fe28 	bl	8007108 <HAL_TIM_IC_Init>
 80014b8:	4603      	mov	r3, r0
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d001      	beq.n	80014c2 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80014be:	f000 f963 	bl	8001788 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014c2:	2300      	movs	r3, #0
 80014c4:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014c6:	2300      	movs	r3, #0
 80014c8:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80014ca:	f107 0310 	add.w	r3, r7, #16
 80014ce:	4619      	mov	r1, r3
 80014d0:	4823      	ldr	r0, [pc, #140]	@ (8001560 <MX_TIM2_Init+0x12c>)
 80014d2:	f006 fdc3 	bl	800805c <HAL_TIMEx_MasterConfigSynchronization>
 80014d6:	4603      	mov	r3, r0
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d001      	beq.n	80014e0 <MX_TIM2_Init+0xac>
  {
    Error_Handler();
 80014dc:	f000 f954 	bl	8001788 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80014e0:	2300      	movs	r3, #0
 80014e2:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80014e4:	2301      	movs	r3, #1
 80014e6:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80014e8:	2300      	movs	r3, #0
 80014ea:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80014ec:	2300      	movs	r3, #0
 80014ee:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80014f0:	463b      	mov	r3, r7
 80014f2:	2200      	movs	r2, #0
 80014f4:	4619      	mov	r1, r3
 80014f6:	481a      	ldr	r0, [pc, #104]	@ (8001560 <MX_TIM2_Init+0x12c>)
 80014f8:	f005 ff93 	bl	8007422 <HAL_TIM_IC_ConfigChannel>
 80014fc:	4603      	mov	r3, r0
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d001      	beq.n	8001506 <MX_TIM2_Init+0xd2>
  {
    Error_Handler();
 8001502:	f000 f941 	bl	8001788 <Error_Handler>
  }
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8001506:	2302      	movs	r3, #2
 8001508:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 800150a:	463b      	mov	r3, r7
 800150c:	2204      	movs	r2, #4
 800150e:	4619      	mov	r1, r3
 8001510:	4813      	ldr	r0, [pc, #76]	@ (8001560 <MX_TIM2_Init+0x12c>)
 8001512:	f005 ff86 	bl	8007422 <HAL_TIM_IC_ConfigChannel>
 8001516:	4603      	mov	r3, r0
 8001518:	2b00      	cmp	r3, #0
 800151a:	d001      	beq.n	8001520 <MX_TIM2_Init+0xec>
  {
    Error_Handler();
 800151c:	f000 f934 	bl	8001788 <Error_Handler>
  }
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001520:	2301      	movs	r3, #1
 8001522:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8001524:	463b      	mov	r3, r7
 8001526:	2208      	movs	r2, #8
 8001528:	4619      	mov	r1, r3
 800152a:	480d      	ldr	r0, [pc, #52]	@ (8001560 <MX_TIM2_Init+0x12c>)
 800152c:	f005 ff79 	bl	8007422 <HAL_TIM_IC_ConfigChannel>
 8001530:	4603      	mov	r3, r0
 8001532:	2b00      	cmp	r3, #0
 8001534:	d001      	beq.n	800153a <MX_TIM2_Init+0x106>
  {
    Error_Handler();
 8001536:	f000 f927 	bl	8001788 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 800153a:	2302      	movs	r3, #2
 800153c:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 800153e:	2302      	movs	r3, #2
 8001540:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 8001542:	463b      	mov	r3, r7
 8001544:	220c      	movs	r2, #12
 8001546:	4619      	mov	r1, r3
 8001548:	4805      	ldr	r0, [pc, #20]	@ (8001560 <MX_TIM2_Init+0x12c>)
 800154a:	f005 ff6a 	bl	8007422 <HAL_TIM_IC_ConfigChannel>
 800154e:	4603      	mov	r3, r0
 8001550:	2b00      	cmp	r3, #0
 8001552:	d001      	beq.n	8001558 <MX_TIM2_Init+0x124>
  {
    Error_Handler();
 8001554:	f000 f918 	bl	8001788 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001558:	bf00      	nop
 800155a:	3728      	adds	r7, #40	@ 0x28
 800155c:	46bd      	mov	sp, r7
 800155e:	bd80      	pop	{r7, pc}
 8001560:	200003d8 	.word	0x200003d8

08001564 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	b08c      	sub	sp, #48	@ 0x30
 8001568:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800156a:	f107 030c 	add.w	r3, r7, #12
 800156e:	2224      	movs	r2, #36	@ 0x24
 8001570:	2100      	movs	r1, #0
 8001572:	4618      	mov	r0, r3
 8001574:	f00b fd48 	bl	800d008 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001578:	1d3b      	adds	r3, r7, #4
 800157a:	2200      	movs	r2, #0
 800157c:	601a      	str	r2, [r3, #0]
 800157e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001580:	4b20      	ldr	r3, [pc, #128]	@ (8001604 <MX_TIM4_Init+0xa0>)
 8001582:	4a21      	ldr	r2, [pc, #132]	@ (8001608 <MX_TIM4_Init+0xa4>)
 8001584:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001586:	4b1f      	ldr	r3, [pc, #124]	@ (8001604 <MX_TIM4_Init+0xa0>)
 8001588:	2200      	movs	r2, #0
 800158a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800158c:	4b1d      	ldr	r3, [pc, #116]	@ (8001604 <MX_TIM4_Init+0xa0>)
 800158e:	2200      	movs	r2, #0
 8001590:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001592:	4b1c      	ldr	r3, [pc, #112]	@ (8001604 <MX_TIM4_Init+0xa0>)
 8001594:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001598:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800159a:	4b1a      	ldr	r3, [pc, #104]	@ (8001604 <MX_TIM4_Init+0xa0>)
 800159c:	2200      	movs	r2, #0
 800159e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015a0:	4b18      	ldr	r3, [pc, #96]	@ (8001604 <MX_TIM4_Init+0xa0>)
 80015a2:	2200      	movs	r2, #0
 80015a4:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80015a6:	2301      	movs	r3, #1
 80015a8:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80015aa:	2300      	movs	r3, #0
 80015ac:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80015ae:	2301      	movs	r3, #1
 80015b0:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80015b2:	2300      	movs	r3, #0
 80015b4:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80015b6:	2300      	movs	r3, #0
 80015b8:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80015ba:	2300      	movs	r3, #0
 80015bc:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80015be:	2301      	movs	r3, #1
 80015c0:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80015c2:	2300      	movs	r3, #0
 80015c4:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80015c6:	2300      	movs	r3, #0
 80015c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 80015ca:	f107 030c 	add.w	r3, r7, #12
 80015ce:	4619      	mov	r1, r3
 80015d0:	480c      	ldr	r0, [pc, #48]	@ (8001604 <MX_TIM4_Init+0xa0>)
 80015d2:	f005 fdf2 	bl	80071ba <HAL_TIM_Encoder_Init>
 80015d6:	4603      	mov	r3, r0
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d001      	beq.n	80015e0 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 80015dc:	f000 f8d4 	bl	8001788 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015e0:	2300      	movs	r3, #0
 80015e2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015e4:	2300      	movs	r3, #0
 80015e6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80015e8:	1d3b      	adds	r3, r7, #4
 80015ea:	4619      	mov	r1, r3
 80015ec:	4805      	ldr	r0, [pc, #20]	@ (8001604 <MX_TIM4_Init+0xa0>)
 80015ee:	f006 fd35 	bl	800805c <HAL_TIMEx_MasterConfigSynchronization>
 80015f2:	4603      	mov	r3, r0
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d001      	beq.n	80015fc <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 80015f8:	f000 f8c6 	bl	8001788 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80015fc:	bf00      	nop
 80015fe:	3730      	adds	r7, #48	@ 0x30
 8001600:	46bd      	mov	sp, r7
 8001602:	bd80      	pop	{r7, pc}
 8001604:	20000420 	.word	0x20000420
 8001608:	40000800 	.word	0x40000800

0800160c <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 800160c:	b580      	push	{r7, lr}
 800160e:	b08c      	sub	sp, #48	@ 0x30
 8001610:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001612:	f107 030c 	add.w	r3, r7, #12
 8001616:	2224      	movs	r2, #36	@ 0x24
 8001618:	2100      	movs	r1, #0
 800161a:	4618      	mov	r0, r3
 800161c:	f00b fcf4 	bl	800d008 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001620:	1d3b      	adds	r3, r7, #4
 8001622:	2200      	movs	r2, #0
 8001624:	601a      	str	r2, [r3, #0]
 8001626:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001628:	4b20      	ldr	r3, [pc, #128]	@ (80016ac <MX_TIM5_Init+0xa0>)
 800162a:	4a21      	ldr	r2, [pc, #132]	@ (80016b0 <MX_TIM5_Init+0xa4>)
 800162c:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 800162e:	4b1f      	ldr	r3, [pc, #124]	@ (80016ac <MX_TIM5_Init+0xa0>)
 8001630:	2200      	movs	r2, #0
 8001632:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001634:	4b1d      	ldr	r3, [pc, #116]	@ (80016ac <MX_TIM5_Init+0xa0>)
 8001636:	2200      	movs	r2, #0
 8001638:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 65535;
 800163a:	4b1c      	ldr	r3, [pc, #112]	@ (80016ac <MX_TIM5_Init+0xa0>)
 800163c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001640:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001642:	4b1a      	ldr	r3, [pc, #104]	@ (80016ac <MX_TIM5_Init+0xa0>)
 8001644:	2200      	movs	r2, #0
 8001646:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001648:	4b18      	ldr	r3, [pc, #96]	@ (80016ac <MX_TIM5_Init+0xa0>)
 800164a:	2200      	movs	r2, #0
 800164c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800164e:	2301      	movs	r3, #1
 8001650:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001652:	2300      	movs	r3, #0
 8001654:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001656:	2301      	movs	r3, #1
 8001658:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800165a:	2300      	movs	r3, #0
 800165c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800165e:	2300      	movs	r3, #0
 8001660:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001662:	2300      	movs	r3, #0
 8001664:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001666:	2301      	movs	r3, #1
 8001668:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800166a:	2300      	movs	r3, #0
 800166c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 800166e:	2300      	movs	r3, #0
 8001670:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 8001672:	f107 030c 	add.w	r3, r7, #12
 8001676:	4619      	mov	r1, r3
 8001678:	480c      	ldr	r0, [pc, #48]	@ (80016ac <MX_TIM5_Init+0xa0>)
 800167a:	f005 fd9e 	bl	80071ba <HAL_TIM_Encoder_Init>
 800167e:	4603      	mov	r3, r0
 8001680:	2b00      	cmp	r3, #0
 8001682:	d001      	beq.n	8001688 <MX_TIM5_Init+0x7c>
  {
    Error_Handler();
 8001684:	f000 f880 	bl	8001788 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001688:	2300      	movs	r3, #0
 800168a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800168c:	2300      	movs	r3, #0
 800168e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001690:	1d3b      	adds	r3, r7, #4
 8001692:	4619      	mov	r1, r3
 8001694:	4805      	ldr	r0, [pc, #20]	@ (80016ac <MX_TIM5_Init+0xa0>)
 8001696:	f006 fce1 	bl	800805c <HAL_TIMEx_MasterConfigSynchronization>
 800169a:	4603      	mov	r3, r0
 800169c:	2b00      	cmp	r3, #0
 800169e:	d001      	beq.n	80016a4 <MX_TIM5_Init+0x98>
  {
    Error_Handler();
 80016a0:	f000 f872 	bl	8001788 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80016a4:	bf00      	nop
 80016a6:	3730      	adds	r7, #48	@ 0x30
 80016a8:	46bd      	mov	sp, r7
 80016aa:	bd80      	pop	{r7, pc}
 80016ac:	20000468 	.word	0x20000468
 80016b0:	40000c00 	.word	0x40000c00

080016b4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b088      	sub	sp, #32
 80016b8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016ba:	f107 030c 	add.w	r3, r7, #12
 80016be:	2200      	movs	r2, #0
 80016c0:	601a      	str	r2, [r3, #0]
 80016c2:	605a      	str	r2, [r3, #4]
 80016c4:	609a      	str	r2, [r3, #8]
 80016c6:	60da      	str	r2, [r3, #12]
 80016c8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80016ca:	2300      	movs	r3, #0
 80016cc:	60bb      	str	r3, [r7, #8]
 80016ce:	4b2b      	ldr	r3, [pc, #172]	@ (800177c <MX_GPIO_Init+0xc8>)
 80016d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016d2:	4a2a      	ldr	r2, [pc, #168]	@ (800177c <MX_GPIO_Init+0xc8>)
 80016d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80016d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80016da:	4b28      	ldr	r3, [pc, #160]	@ (800177c <MX_GPIO_Init+0xc8>)
 80016dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016de:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80016e2:	60bb      	str	r3, [r7, #8]
 80016e4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80016e6:	2300      	movs	r3, #0
 80016e8:	607b      	str	r3, [r7, #4]
 80016ea:	4b24      	ldr	r3, [pc, #144]	@ (800177c <MX_GPIO_Init+0xc8>)
 80016ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ee:	4a23      	ldr	r2, [pc, #140]	@ (800177c <MX_GPIO_Init+0xc8>)
 80016f0:	f043 0301 	orr.w	r3, r3, #1
 80016f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80016f6:	4b21      	ldr	r3, [pc, #132]	@ (800177c <MX_GPIO_Init+0xc8>)
 80016f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016fa:	f003 0301 	and.w	r3, r3, #1
 80016fe:	607b      	str	r3, [r7, #4]
 8001700:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001702:	2300      	movs	r3, #0
 8001704:	603b      	str	r3, [r7, #0]
 8001706:	4b1d      	ldr	r3, [pc, #116]	@ (800177c <MX_GPIO_Init+0xc8>)
 8001708:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800170a:	4a1c      	ldr	r2, [pc, #112]	@ (800177c <MX_GPIO_Init+0xc8>)
 800170c:	f043 0302 	orr.w	r3, r3, #2
 8001710:	6313      	str	r3, [r2, #48]	@ 0x30
 8001712:	4b1a      	ldr	r3, [pc, #104]	@ (800177c <MX_GPIO_Init+0xc8>)
 8001714:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001716:	f003 0302 	and.w	r3, r3, #2
 800171a:	603b      	str	r3, [r7, #0]
 800171c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, trig_1_Pin|trig_2_Pin|motor_stdby_Pin, GPIO_PIN_RESET);
 800171e:	2200      	movs	r2, #0
 8001720:	f44f 6183 	mov.w	r1, #1048	@ 0x418
 8001724:	4816      	ldr	r0, [pc, #88]	@ (8001780 <MX_GPIO_Init+0xcc>)
 8001726:	f002 fced 	bl	8004104 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, a_h2_Pin|a_h1_Pin|b_h2_Pin|b_h1_Pin, GPIO_PIN_RESET);
 800172a:	2200      	movs	r2, #0
 800172c:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 8001730:	4814      	ldr	r0, [pc, #80]	@ (8001784 <MX_GPIO_Init+0xd0>)
 8001732:	f002 fce7 	bl	8004104 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : trig_1_Pin trig_2_Pin motor_stdby_Pin */
  GPIO_InitStruct.Pin = trig_1_Pin|trig_2_Pin|motor_stdby_Pin;
 8001736:	f44f 6383 	mov.w	r3, #1048	@ 0x418
 800173a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800173c:	2301      	movs	r3, #1
 800173e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001740:	2300      	movs	r3, #0
 8001742:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001744:	2300      	movs	r3, #0
 8001746:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001748:	f107 030c 	add.w	r3, r7, #12
 800174c:	4619      	mov	r1, r3
 800174e:	480c      	ldr	r0, [pc, #48]	@ (8001780 <MX_GPIO_Init+0xcc>)
 8001750:	f002 fb54 	bl	8003dfc <HAL_GPIO_Init>

  /*Configure GPIO pins : a_h2_Pin a_h1_Pin b_h2_Pin b_h1_Pin */
  GPIO_InitStruct.Pin = a_h2_Pin|a_h1_Pin|b_h2_Pin|b_h1_Pin;
 8001754:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8001758:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800175a:	2301      	movs	r3, #1
 800175c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800175e:	2300      	movs	r3, #0
 8001760:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001762:	2300      	movs	r3, #0
 8001764:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001766:	f107 030c 	add.w	r3, r7, #12
 800176a:	4619      	mov	r1, r3
 800176c:	4805      	ldr	r0, [pc, #20]	@ (8001784 <MX_GPIO_Init+0xd0>)
 800176e:	f002 fb45 	bl	8003dfc <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001772:	bf00      	nop
 8001774:	3720      	adds	r7, #32
 8001776:	46bd      	mov	sp, r7
 8001778:	bd80      	pop	{r7, pc}
 800177a:	bf00      	nop
 800177c:	40023800 	.word	0x40023800
 8001780:	40020000 	.word	0x40020000
 8001784:	40020400 	.word	0x40020400

08001788 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001788:	b480      	push	{r7}
 800178a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800178c:	b672      	cpsid	i
}
 800178e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001790:	bf00      	nop
 8001792:	e7fd      	b.n	8001790 <Error_Handler+0x8>

08001794 <motor_init>:
#include "main.h"
#include "stm32f4xx_hal.h"
#include "motor_ll.h"

void motor_init()
{
 8001794:	b580      	push	{r7, lr}
 8001796:	af00      	add	r7, sp, #0
	  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001798:	2100      	movs	r1, #0
 800179a:	480f      	ldr	r0, [pc, #60]	@ (80017d8 <motor_init+0x44>)
 800179c:	f005 fc04 	bl	8006fa8 <HAL_TIM_PWM_Start>
	  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80017a0:	2104      	movs	r1, #4
 80017a2:	480d      	ldr	r0, [pc, #52]	@ (80017d8 <motor_init+0x44>)
 80017a4:	f005 fc00 	bl	8006fa8 <HAL_TIM_PWM_Start>
	  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 80017a8:	4b0b      	ldr	r3, [pc, #44]	@ (80017d8 <motor_init+0x44>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	2200      	movs	r2, #0
 80017ae:	635a      	str	r2, [r3, #52]	@ 0x34
	  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, 0); // make it stop
 80017b0:	4b09      	ldr	r3, [pc, #36]	@ (80017d8 <motor_init+0x44>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	2200      	movs	r2, #0
 80017b6:	639a      	str	r2, [r3, #56]	@ 0x38
	  HAL_GPIO_WritePin(GPIOA, motor_stdby_Pin, GPIO_PIN_SET); // make standby pin high, activate the motor driver
 80017b8:	2201      	movs	r2, #1
 80017ba:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80017be:	4807      	ldr	r0, [pc, #28]	@ (80017dc <motor_init+0x48>)
 80017c0:	f002 fca0 	bl	8004104 <HAL_GPIO_WritePin>
	  HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 80017c4:	213c      	movs	r1, #60	@ 0x3c
 80017c6:	4806      	ldr	r0, [pc, #24]	@ (80017e0 <motor_init+0x4c>)
 80017c8:	f005 fd9d 	bl	8007306 <HAL_TIM_Encoder_Start>
	  HAL_TIM_Encoder_Start(&htim5, TIM_CHANNEL_ALL);
 80017cc:	213c      	movs	r1, #60	@ 0x3c
 80017ce:	4805      	ldr	r0, [pc, #20]	@ (80017e4 <motor_init+0x50>)
 80017d0:	f005 fd99 	bl	8007306 <HAL_TIM_Encoder_Start>
}
 80017d4:	bf00      	nop
 80017d6:	bd80      	pop	{r7, pc}
 80017d8:	20000390 	.word	0x20000390
 80017dc:	40020000 	.word	0x40020000
 80017e0:	20000420 	.word	0x20000420
 80017e4:	20000468 	.word	0x20000468

080017e8 <motor_control>:

void motor_control(motor_id_t motor_id, motor_direction_t motor_direction)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b082      	sub	sp, #8
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	4603      	mov	r3, r0
 80017f0:	460a      	mov	r2, r1
 80017f2:	71fb      	strb	r3, [r7, #7]
 80017f4:	4613      	mov	r3, r2
 80017f6:	71bb      	strb	r3, [r7, #6]
    switch (motor_id)
 80017f8:	79fb      	ldrb	r3, [r7, #7]
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d002      	beq.n	8001804 <motor_control+0x1c>
 80017fe:	2b01      	cmp	r3, #1
 8001800:	d044      	beq.n	800188c <motor_control+0xa4>
			default:
				break;
        }
        break;
    default:
        break;
 8001802:	e087      	b.n	8001914 <motor_control+0x12c>
        switch (motor_direction)
 8001804:	79bb      	ldrb	r3, [r7, #6]
 8001806:	2b03      	cmp	r3, #3
 8001808:	d83e      	bhi.n	8001888 <motor_control+0xa0>
 800180a:	a201      	add	r2, pc, #4	@ (adr r2, 8001810 <motor_control+0x28>)
 800180c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001810:	08001821 	.word	0x08001821
 8001814:	0800183b 	.word	0x0800183b
 8001818:	0800186f 	.word	0x0800186f
 800181c:	08001855 	.word	0x08001855
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);  // PB13 HIGH
 8001820:	2201      	movs	r2, #1
 8001822:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001826:	483d      	ldr	r0, [pc, #244]	@ (800191c <motor_control+0x134>)
 8001828:	f002 fc6c 	bl	8004104 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET); // PB12 LOW
 800182c:	2200      	movs	r2, #0
 800182e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001832:	483a      	ldr	r0, [pc, #232]	@ (800191c <motor_control+0x134>)
 8001834:	f002 fc66 	bl	8004104 <HAL_GPIO_WritePin>
				break;
 8001838:	e027      	b.n	800188a <motor_control+0xa2>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);  // PB13 LOW
 800183a:	2200      	movs	r2, #0
 800183c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001840:	4836      	ldr	r0, [pc, #216]	@ (800191c <motor_control+0x134>)
 8001842:	f002 fc5f 	bl	8004104 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET); // PB12 HIGH
 8001846:	2201      	movs	r2, #1
 8001848:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800184c:	4833      	ldr	r0, [pc, #204]	@ (800191c <motor_control+0x134>)
 800184e:	f002 fc59 	bl	8004104 <HAL_GPIO_WritePin>
				break;
 8001852:	e01a      	b.n	800188a <motor_control+0xa2>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);  // PB13 HIGH
 8001854:	2201      	movs	r2, #1
 8001856:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800185a:	4830      	ldr	r0, [pc, #192]	@ (800191c <motor_control+0x134>)
 800185c:	f002 fc52 	bl	8004104 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET); // PB12 HIGH
 8001860:	2201      	movs	r2, #1
 8001862:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001866:	482d      	ldr	r0, [pc, #180]	@ (800191c <motor_control+0x134>)
 8001868:	f002 fc4c 	bl	8004104 <HAL_GPIO_WritePin>
				break;
 800186c:	e00d      	b.n	800188a <motor_control+0xa2>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);  // PB13 LOW
 800186e:	2200      	movs	r2, #0
 8001870:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001874:	4829      	ldr	r0, [pc, #164]	@ (800191c <motor_control+0x134>)
 8001876:	f002 fc45 	bl	8004104 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET); // PB12 LOW
 800187a:	2200      	movs	r2, #0
 800187c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001880:	4826      	ldr	r0, [pc, #152]	@ (800191c <motor_control+0x134>)
 8001882:	f002 fc3f 	bl	8004104 <HAL_GPIO_WritePin>
				break;
 8001886:	e000      	b.n	800188a <motor_control+0xa2>
				break;
 8001888:	bf00      	nop
        break;
 800188a:	e043      	b.n	8001914 <motor_control+0x12c>
        switch (motor_direction)
 800188c:	79bb      	ldrb	r3, [r7, #6]
 800188e:	2b03      	cmp	r3, #3
 8001890:	d83e      	bhi.n	8001910 <motor_control+0x128>
 8001892:	a201      	add	r2, pc, #4	@ (adr r2, 8001898 <motor_control+0xb0>)
 8001894:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001898:	080018a9 	.word	0x080018a9
 800189c:	080018c3 	.word	0x080018c3
 80018a0:	080018f7 	.word	0x080018f7
 80018a4:	080018dd 	.word	0x080018dd
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_SET);  // PB13 HIGH
 80018a8:	2201      	movs	r2, #1
 80018aa:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80018ae:	481b      	ldr	r0, [pc, #108]	@ (800191c <motor_control+0x134>)
 80018b0:	f002 fc28 	bl	8004104 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET); // PB12 LOW
 80018b4:	2200      	movs	r2, #0
 80018b6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80018ba:	4818      	ldr	r0, [pc, #96]	@ (800191c <motor_control+0x134>)
 80018bc:	f002 fc22 	bl	8004104 <HAL_GPIO_WritePin>
				break;
 80018c0:	e027      	b.n	8001912 <motor_control+0x12a>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_RESET);  // PB13 LOW
 80018c2:	2200      	movs	r2, #0
 80018c4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80018c8:	4814      	ldr	r0, [pc, #80]	@ (800191c <motor_control+0x134>)
 80018ca:	f002 fc1b 	bl	8004104 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET); // PB12 HIGH
 80018ce:	2201      	movs	r2, #1
 80018d0:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80018d4:	4811      	ldr	r0, [pc, #68]	@ (800191c <motor_control+0x134>)
 80018d6:	f002 fc15 	bl	8004104 <HAL_GPIO_WritePin>
				break;
 80018da:	e01a      	b.n	8001912 <motor_control+0x12a>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_SET);  // PB13 HIGH
 80018dc:	2201      	movs	r2, #1
 80018de:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80018e2:	480e      	ldr	r0, [pc, #56]	@ (800191c <motor_control+0x134>)
 80018e4:	f002 fc0e 	bl	8004104 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET); // PB12 HIGH
 80018e8:	2201      	movs	r2, #1
 80018ea:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80018ee:	480b      	ldr	r0, [pc, #44]	@ (800191c <motor_control+0x134>)
 80018f0:	f002 fc08 	bl	8004104 <HAL_GPIO_WritePin>
				break;
 80018f4:	e00d      	b.n	8001912 <motor_control+0x12a>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_RESET);  // PB13 LOW
 80018f6:	2200      	movs	r2, #0
 80018f8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80018fc:	4807      	ldr	r0, [pc, #28]	@ (800191c <motor_control+0x134>)
 80018fe:	f002 fc01 	bl	8004104 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET); // PB12 LOW
 8001902:	2200      	movs	r2, #0
 8001904:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001908:	4804      	ldr	r0, [pc, #16]	@ (800191c <motor_control+0x134>)
 800190a:	f002 fbfb 	bl	8004104 <HAL_GPIO_WritePin>
				break;
 800190e:	e000      	b.n	8001912 <motor_control+0x12a>
				break;
 8001910:	bf00      	nop
        break;
 8001912:	bf00      	nop
    }
}
 8001914:	bf00      	nop
 8001916:	3708      	adds	r7, #8
 8001918:	46bd      	mov	sp, r7
 800191a:	bd80      	pop	{r7, pc}
 800191c:	40020400 	.word	0x40020400

08001920 <motor_set_speed>:
/*
 *  pls set speed from 0 to 49 only
 */

void motor_set_speed(motor_id_t motor_id, uint8_t speed)
{
 8001920:	b480      	push	{r7}
 8001922:	b083      	sub	sp, #12
 8001924:	af00      	add	r7, sp, #0
 8001926:	4603      	mov	r3, r0
 8001928:	460a      	mov	r2, r1
 800192a:	71fb      	strb	r3, [r7, #7]
 800192c:	4613      	mov	r3, r2
 800192e:	71bb      	strb	r3, [r7, #6]
	if (speed > 49) return;
 8001930:	79bb      	ldrb	r3, [r7, #6]
 8001932:	2b31      	cmp	r3, #49	@ 0x31
 8001934:	d80f      	bhi.n	8001956 <motor_set_speed+0x36>

	switch(motor_id) {
 8001936:	79fb      	ldrb	r3, [r7, #7]
 8001938:	2b00      	cmp	r3, #0
 800193a:	d002      	beq.n	8001942 <motor_set_speed+0x22>
 800193c:	2b01      	cmp	r3, #1
 800193e:	d005      	beq.n	800194c <motor_set_speed+0x2c>
		break;
	case MOTOR_B:
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, speed);
		break;
	default:
		break;
 8001940:	e00a      	b.n	8001958 <motor_set_speed+0x38>
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, speed);
 8001942:	4b08      	ldr	r3, [pc, #32]	@ (8001964 <motor_set_speed+0x44>)
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	79ba      	ldrb	r2, [r7, #6]
 8001948:	635a      	str	r2, [r3, #52]	@ 0x34
		break;
 800194a:	e005      	b.n	8001958 <motor_set_speed+0x38>
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, speed);
 800194c:	4b05      	ldr	r3, [pc, #20]	@ (8001964 <motor_set_speed+0x44>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	79ba      	ldrb	r2, [r7, #6]
 8001952:	639a      	str	r2, [r3, #56]	@ 0x38
		break;
 8001954:	e000      	b.n	8001958 <motor_set_speed+0x38>
	if (speed > 49) return;
 8001956:	bf00      	nop
	}
}
 8001958:	370c      	adds	r7, #12
 800195a:	46bd      	mov	sp, r7
 800195c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001960:	4770      	bx	lr
 8001962:	bf00      	nop
 8001964:	20000390 	.word	0x20000390

08001968 <encoder_get_tick>:

void encoder_get_tick(motor_id_t motor_id, int32_t *tick)
{
 8001968:	b480      	push	{r7}
 800196a:	b083      	sub	sp, #12
 800196c:	af00      	add	r7, sp, #0
 800196e:	4603      	mov	r3, r0
 8001970:	6039      	str	r1, [r7, #0]
 8001972:	71fb      	strb	r3, [r7, #7]
	if (tick == NULL) return;
 8001974:	683b      	ldr	r3, [r7, #0]
 8001976:	2b00      	cmp	r3, #0
 8001978:	d017      	beq.n	80019aa <encoder_get_tick+0x42>

	switch(motor_id)
 800197a:	79fb      	ldrb	r3, [r7, #7]
 800197c:	2b00      	cmp	r3, #0
 800197e:	d002      	beq.n	8001986 <encoder_get_tick+0x1e>
 8001980:	2b01      	cmp	r3, #1
 8001982:	d007      	beq.n	8001994 <encoder_get_tick+0x2c>
 8001984:	e00d      	b.n	80019a2 <encoder_get_tick+0x3a>
	{
		case MOTOR_A:
			*tick = __HAL_TIM_GET_COUNTER(&htim4);
 8001986:	4b0c      	ldr	r3, [pc, #48]	@ (80019b8 <encoder_get_tick+0x50>)
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800198c:	461a      	mov	r2, r3
 800198e:	683b      	ldr	r3, [r7, #0]
 8001990:	601a      	str	r2, [r3, #0]
			break;
 8001992:	e00b      	b.n	80019ac <encoder_get_tick+0x44>
		case MOTOR_B:
			*tick = __HAL_TIM_GET_COUNTER(&htim5);
 8001994:	4b09      	ldr	r3, [pc, #36]	@ (80019bc <encoder_get_tick+0x54>)
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800199a:	461a      	mov	r2, r3
 800199c:	683b      	ldr	r3, [r7, #0]
 800199e:	601a      	str	r2, [r3, #0]
			break;
 80019a0:	e004      	b.n	80019ac <encoder_get_tick+0x44>
		default:
			*tick = 0;
 80019a2:	683b      	ldr	r3, [r7, #0]
 80019a4:	2200      	movs	r2, #0
 80019a6:	601a      	str	r2, [r3, #0]
			break;
 80019a8:	e000      	b.n	80019ac <encoder_get_tick+0x44>
	if (tick == NULL) return;
 80019aa:	bf00      	nop
	}
}
 80019ac:	370c      	adds	r7, #12
 80019ae:	46bd      	mov	sp, r7
 80019b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b4:	4770      	bx	lr
 80019b6:	bf00      	nop
 80019b8:	20000420 	.word	0x20000420
 80019bc:	20000468 	.word	0x20000468

080019c0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019c0:	b480      	push	{r7}
 80019c2:	b083      	sub	sp, #12
 80019c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019c6:	2300      	movs	r3, #0
 80019c8:	607b      	str	r3, [r7, #4]
 80019ca:	4b10      	ldr	r3, [pc, #64]	@ (8001a0c <HAL_MspInit+0x4c>)
 80019cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019ce:	4a0f      	ldr	r2, [pc, #60]	@ (8001a0c <HAL_MspInit+0x4c>)
 80019d0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80019d4:	6453      	str	r3, [r2, #68]	@ 0x44
 80019d6:	4b0d      	ldr	r3, [pc, #52]	@ (8001a0c <HAL_MspInit+0x4c>)
 80019d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019da:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80019de:	607b      	str	r3, [r7, #4]
 80019e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80019e2:	2300      	movs	r3, #0
 80019e4:	603b      	str	r3, [r7, #0]
 80019e6:	4b09      	ldr	r3, [pc, #36]	@ (8001a0c <HAL_MspInit+0x4c>)
 80019e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019ea:	4a08      	ldr	r2, [pc, #32]	@ (8001a0c <HAL_MspInit+0x4c>)
 80019ec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80019f0:	6413      	str	r3, [r2, #64]	@ 0x40
 80019f2:	4b06      	ldr	r3, [pc, #24]	@ (8001a0c <HAL_MspInit+0x4c>)
 80019f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019fa:	603b      	str	r3, [r7, #0]
 80019fc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019fe:	bf00      	nop
 8001a00:	370c      	adds	r7, #12
 8001a02:	46bd      	mov	sp, r7
 8001a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a08:	4770      	bx	lr
 8001a0a:	bf00      	nop
 8001a0c:	40023800 	.word	0x40023800

08001a10 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b08c      	sub	sp, #48	@ 0x30
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a18:	f107 031c 	add.w	r3, r7, #28
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	601a      	str	r2, [r3, #0]
 8001a20:	605a      	str	r2, [r3, #4]
 8001a22:	609a      	str	r2, [r3, #8]
 8001a24:	60da      	str	r2, [r3, #12]
 8001a26:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	4a3b      	ldr	r2, [pc, #236]	@ (8001b1c <HAL_I2C_MspInit+0x10c>)
 8001a2e:	4293      	cmp	r3, r2
 8001a30:	d12d      	bne.n	8001a8e <HAL_I2C_MspInit+0x7e>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a32:	2300      	movs	r3, #0
 8001a34:	61bb      	str	r3, [r7, #24]
 8001a36:	4b3a      	ldr	r3, [pc, #232]	@ (8001b20 <HAL_I2C_MspInit+0x110>)
 8001a38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a3a:	4a39      	ldr	r2, [pc, #228]	@ (8001b20 <HAL_I2C_MspInit+0x110>)
 8001a3c:	f043 0302 	orr.w	r3, r3, #2
 8001a40:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a42:	4b37      	ldr	r3, [pc, #220]	@ (8001b20 <HAL_I2C_MspInit+0x110>)
 8001a44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a46:	f003 0302 	and.w	r3, r3, #2
 8001a4a:	61bb      	str	r3, [r7, #24]
 8001a4c:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001a4e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001a52:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a54:	2312      	movs	r3, #18
 8001a56:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a58:	2300      	movs	r3, #0
 8001a5a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a5c:	2303      	movs	r3, #3
 8001a5e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001a60:	2304      	movs	r3, #4
 8001a62:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a64:	f107 031c 	add.w	r3, r7, #28
 8001a68:	4619      	mov	r1, r3
 8001a6a:	482e      	ldr	r0, [pc, #184]	@ (8001b24 <HAL_I2C_MspInit+0x114>)
 8001a6c:	f002 f9c6 	bl	8003dfc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001a70:	2300      	movs	r3, #0
 8001a72:	617b      	str	r3, [r7, #20]
 8001a74:	4b2a      	ldr	r3, [pc, #168]	@ (8001b20 <HAL_I2C_MspInit+0x110>)
 8001a76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a78:	4a29      	ldr	r2, [pc, #164]	@ (8001b20 <HAL_I2C_MspInit+0x110>)
 8001a7a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001a7e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a80:	4b27      	ldr	r3, [pc, #156]	@ (8001b20 <HAL_I2C_MspInit+0x110>)
 8001a82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a84:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001a88:	617b      	str	r3, [r7, #20]
 8001a8a:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN I2C2_MspInit 1 */

    /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001a8c:	e041      	b.n	8001b12 <HAL_I2C_MspInit+0x102>
  else if(hi2c->Instance==I2C2)
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	4a25      	ldr	r2, [pc, #148]	@ (8001b28 <HAL_I2C_MspInit+0x118>)
 8001a94:	4293      	cmp	r3, r2
 8001a96:	d13c      	bne.n	8001b12 <HAL_I2C_MspInit+0x102>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a98:	2300      	movs	r3, #0
 8001a9a:	613b      	str	r3, [r7, #16]
 8001a9c:	4b20      	ldr	r3, [pc, #128]	@ (8001b20 <HAL_I2C_MspInit+0x110>)
 8001a9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aa0:	4a1f      	ldr	r2, [pc, #124]	@ (8001b20 <HAL_I2C_MspInit+0x110>)
 8001aa2:	f043 0302 	orr.w	r3, r3, #2
 8001aa6:	6313      	str	r3, [r2, #48]	@ 0x30
 8001aa8:	4b1d      	ldr	r3, [pc, #116]	@ (8001b20 <HAL_I2C_MspInit+0x110>)
 8001aaa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aac:	f003 0302 	and.w	r3, r3, #2
 8001ab0:	613b      	str	r3, [r7, #16]
 8001ab2:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001ab4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001ab8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001aba:	2312      	movs	r3, #18
 8001abc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001abe:	2301      	movs	r3, #1
 8001ac0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ac2:	2303      	movs	r3, #3
 8001ac4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001ac6:	2304      	movs	r3, #4
 8001ac8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001aca:	f107 031c 	add.w	r3, r7, #28
 8001ace:	4619      	mov	r1, r3
 8001ad0:	4814      	ldr	r0, [pc, #80]	@ (8001b24 <HAL_I2C_MspInit+0x114>)
 8001ad2:	f002 f993 	bl	8003dfc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001ad6:	2308      	movs	r3, #8
 8001ad8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ada:	2312      	movs	r3, #18
 8001adc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ade:	2301      	movs	r3, #1
 8001ae0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ae2:	2303      	movs	r3, #3
 8001ae4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C2;
 8001ae6:	2309      	movs	r3, #9
 8001ae8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001aea:	f107 031c 	add.w	r3, r7, #28
 8001aee:	4619      	mov	r1, r3
 8001af0:	480c      	ldr	r0, [pc, #48]	@ (8001b24 <HAL_I2C_MspInit+0x114>)
 8001af2:	f002 f983 	bl	8003dfc <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001af6:	2300      	movs	r3, #0
 8001af8:	60fb      	str	r3, [r7, #12]
 8001afa:	4b09      	ldr	r3, [pc, #36]	@ (8001b20 <HAL_I2C_MspInit+0x110>)
 8001afc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001afe:	4a08      	ldr	r2, [pc, #32]	@ (8001b20 <HAL_I2C_MspInit+0x110>)
 8001b00:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001b04:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b06:	4b06      	ldr	r3, [pc, #24]	@ (8001b20 <HAL_I2C_MspInit+0x110>)
 8001b08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b0a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001b0e:	60fb      	str	r3, [r7, #12]
 8001b10:	68fb      	ldr	r3, [r7, #12]
}
 8001b12:	bf00      	nop
 8001b14:	3730      	adds	r7, #48	@ 0x30
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bd80      	pop	{r7, pc}
 8001b1a:	bf00      	nop
 8001b1c:	40005400 	.word	0x40005400
 8001b20:	40023800 	.word	0x40023800
 8001b24:	40020400 	.word	0x40020400
 8001b28:	40005800 	.word	0x40005800

08001b2c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b08a      	sub	sp, #40	@ 0x28
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b34:	f107 0314 	add.w	r3, r7, #20
 8001b38:	2200      	movs	r2, #0
 8001b3a:	601a      	str	r2, [r3, #0]
 8001b3c:	605a      	str	r2, [r3, #4]
 8001b3e:	609a      	str	r2, [r3, #8]
 8001b40:	60da      	str	r2, [r3, #12]
 8001b42:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	4a23      	ldr	r2, [pc, #140]	@ (8001bd8 <HAL_TIM_Base_MspInit+0xac>)
 8001b4a:	4293      	cmp	r3, r2
 8001b4c:	d10e      	bne.n	8001b6c <HAL_TIM_Base_MspInit+0x40>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001b4e:	2300      	movs	r3, #0
 8001b50:	613b      	str	r3, [r7, #16]
 8001b52:	4b22      	ldr	r3, [pc, #136]	@ (8001bdc <HAL_TIM_Base_MspInit+0xb0>)
 8001b54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b56:	4a21      	ldr	r2, [pc, #132]	@ (8001bdc <HAL_TIM_Base_MspInit+0xb0>)
 8001b58:	f043 0301 	orr.w	r3, r3, #1
 8001b5c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b5e:	4b1f      	ldr	r3, [pc, #124]	@ (8001bdc <HAL_TIM_Base_MspInit+0xb0>)
 8001b60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b62:	f003 0301 	and.w	r3, r3, #1
 8001b66:	613b      	str	r3, [r7, #16]
 8001b68:	693b      	ldr	r3, [r7, #16]
    /* USER CODE BEGIN TIM2_MspInit 1 */

    /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001b6a:	e030      	b.n	8001bce <HAL_TIM_Base_MspInit+0xa2>
  else if(htim_base->Instance==TIM2)
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001b74:	d12b      	bne.n	8001bce <HAL_TIM_Base_MspInit+0xa2>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001b76:	2300      	movs	r3, #0
 8001b78:	60fb      	str	r3, [r7, #12]
 8001b7a:	4b18      	ldr	r3, [pc, #96]	@ (8001bdc <HAL_TIM_Base_MspInit+0xb0>)
 8001b7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b7e:	4a17      	ldr	r2, [pc, #92]	@ (8001bdc <HAL_TIM_Base_MspInit+0xb0>)
 8001b80:	f043 0301 	orr.w	r3, r3, #1
 8001b84:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b86:	4b15      	ldr	r3, [pc, #84]	@ (8001bdc <HAL_TIM_Base_MspInit+0xb0>)
 8001b88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b8a:	f003 0301 	and.w	r3, r3, #1
 8001b8e:	60fb      	str	r3, [r7, #12]
 8001b90:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b92:	2300      	movs	r3, #0
 8001b94:	60bb      	str	r3, [r7, #8]
 8001b96:	4b11      	ldr	r3, [pc, #68]	@ (8001bdc <HAL_TIM_Base_MspInit+0xb0>)
 8001b98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b9a:	4a10      	ldr	r2, [pc, #64]	@ (8001bdc <HAL_TIM_Base_MspInit+0xb0>)
 8001b9c:	f043 0301 	orr.w	r3, r3, #1
 8001ba0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ba2:	4b0e      	ldr	r3, [pc, #56]	@ (8001bdc <HAL_TIM_Base_MspInit+0xb0>)
 8001ba4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ba6:	f003 0301 	and.w	r3, r3, #1
 8001baa:	60bb      	str	r3, [r7, #8]
 8001bac:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5;
 8001bae:	2324      	movs	r3, #36	@ 0x24
 8001bb0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bb2:	2302      	movs	r3, #2
 8001bb4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001bbe:	2301      	movs	r3, #1
 8001bc0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bc2:	f107 0314 	add.w	r3, r7, #20
 8001bc6:	4619      	mov	r1, r3
 8001bc8:	4805      	ldr	r0, [pc, #20]	@ (8001be0 <HAL_TIM_Base_MspInit+0xb4>)
 8001bca:	f002 f917 	bl	8003dfc <HAL_GPIO_Init>
}
 8001bce:	bf00      	nop
 8001bd0:	3728      	adds	r7, #40	@ 0x28
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	bd80      	pop	{r7, pc}
 8001bd6:	bf00      	nop
 8001bd8:	40010000 	.word	0x40010000
 8001bdc:	40023800 	.word	0x40023800
 8001be0:	40020000 	.word	0x40020000

08001be4 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b08c      	sub	sp, #48	@ 0x30
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bec:	f107 031c 	add.w	r3, r7, #28
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	601a      	str	r2, [r3, #0]
 8001bf4:	605a      	str	r2, [r3, #4]
 8001bf6:	609a      	str	r2, [r3, #8]
 8001bf8:	60da      	str	r2, [r3, #12]
 8001bfa:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM4)
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	4a32      	ldr	r2, [pc, #200]	@ (8001ccc <HAL_TIM_Encoder_MspInit+0xe8>)
 8001c02:	4293      	cmp	r3, r2
 8001c04:	d12c      	bne.n	8001c60 <HAL_TIM_Encoder_MspInit+0x7c>
  {
    /* USER CODE BEGIN TIM4_MspInit 0 */

    /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001c06:	2300      	movs	r3, #0
 8001c08:	61bb      	str	r3, [r7, #24]
 8001c0a:	4b31      	ldr	r3, [pc, #196]	@ (8001cd0 <HAL_TIM_Encoder_MspInit+0xec>)
 8001c0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c0e:	4a30      	ldr	r2, [pc, #192]	@ (8001cd0 <HAL_TIM_Encoder_MspInit+0xec>)
 8001c10:	f043 0304 	orr.w	r3, r3, #4
 8001c14:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c16:	4b2e      	ldr	r3, [pc, #184]	@ (8001cd0 <HAL_TIM_Encoder_MspInit+0xec>)
 8001c18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c1a:	f003 0304 	and.w	r3, r3, #4
 8001c1e:	61bb      	str	r3, [r7, #24]
 8001c20:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c22:	2300      	movs	r3, #0
 8001c24:	617b      	str	r3, [r7, #20]
 8001c26:	4b2a      	ldr	r3, [pc, #168]	@ (8001cd0 <HAL_TIM_Encoder_MspInit+0xec>)
 8001c28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c2a:	4a29      	ldr	r2, [pc, #164]	@ (8001cd0 <HAL_TIM_Encoder_MspInit+0xec>)
 8001c2c:	f043 0302 	orr.w	r3, r3, #2
 8001c30:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c32:	4b27      	ldr	r3, [pc, #156]	@ (8001cd0 <HAL_TIM_Encoder_MspInit+0xec>)
 8001c34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c36:	f003 0302 	and.w	r3, r3, #2
 8001c3a:	617b      	str	r3, [r7, #20]
 8001c3c:	697b      	ldr	r3, [r7, #20]
    /**TIM4 GPIO Configuration
    PB6     ------> TIM4_CH1
    PB7     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001c3e:	23c0      	movs	r3, #192	@ 0xc0
 8001c40:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c42:	2302      	movs	r3, #2
 8001c44:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c46:	2300      	movs	r3, #0
 8001c48:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001c4e:	2302      	movs	r3, #2
 8001c50:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c52:	f107 031c 	add.w	r3, r7, #28
 8001c56:	4619      	mov	r1, r3
 8001c58:	481e      	ldr	r0, [pc, #120]	@ (8001cd4 <HAL_TIM_Encoder_MspInit+0xf0>)
 8001c5a:	f002 f8cf 	bl	8003dfc <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM5_MspInit 1 */

    /* USER CODE END TIM5_MspInit 1 */
  }

}
 8001c5e:	e030      	b.n	8001cc2 <HAL_TIM_Encoder_MspInit+0xde>
  else if(htim_encoder->Instance==TIM5)
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	4a1c      	ldr	r2, [pc, #112]	@ (8001cd8 <HAL_TIM_Encoder_MspInit+0xf4>)
 8001c66:	4293      	cmp	r3, r2
 8001c68:	d12b      	bne.n	8001cc2 <HAL_TIM_Encoder_MspInit+0xde>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	613b      	str	r3, [r7, #16]
 8001c6e:	4b18      	ldr	r3, [pc, #96]	@ (8001cd0 <HAL_TIM_Encoder_MspInit+0xec>)
 8001c70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c72:	4a17      	ldr	r2, [pc, #92]	@ (8001cd0 <HAL_TIM_Encoder_MspInit+0xec>)
 8001c74:	f043 0308 	orr.w	r3, r3, #8
 8001c78:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c7a:	4b15      	ldr	r3, [pc, #84]	@ (8001cd0 <HAL_TIM_Encoder_MspInit+0xec>)
 8001c7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c7e:	f003 0308 	and.w	r3, r3, #8
 8001c82:	613b      	str	r3, [r7, #16]
 8001c84:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c86:	2300      	movs	r3, #0
 8001c88:	60fb      	str	r3, [r7, #12]
 8001c8a:	4b11      	ldr	r3, [pc, #68]	@ (8001cd0 <HAL_TIM_Encoder_MspInit+0xec>)
 8001c8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c8e:	4a10      	ldr	r2, [pc, #64]	@ (8001cd0 <HAL_TIM_Encoder_MspInit+0xec>)
 8001c90:	f043 0301 	orr.w	r3, r3, #1
 8001c94:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c96:	4b0e      	ldr	r3, [pc, #56]	@ (8001cd0 <HAL_TIM_Encoder_MspInit+0xec>)
 8001c98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c9a:	f003 0301 	and.w	r3, r3, #1
 8001c9e:	60fb      	str	r3, [r7, #12]
 8001ca0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001ca2:	2303      	movs	r3, #3
 8001ca4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ca6:	2302      	movs	r3, #2
 8001ca8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001caa:	2300      	movs	r3, #0
 8001cac:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8001cb2:	2302      	movs	r3, #2
 8001cb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cb6:	f107 031c 	add.w	r3, r7, #28
 8001cba:	4619      	mov	r1, r3
 8001cbc:	4807      	ldr	r0, [pc, #28]	@ (8001cdc <HAL_TIM_Encoder_MspInit+0xf8>)
 8001cbe:	f002 f89d 	bl	8003dfc <HAL_GPIO_Init>
}
 8001cc2:	bf00      	nop
 8001cc4:	3730      	adds	r7, #48	@ 0x30
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	bd80      	pop	{r7, pc}
 8001cca:	bf00      	nop
 8001ccc:	40000800 	.word	0x40000800
 8001cd0:	40023800 	.word	0x40023800
 8001cd4:	40020400 	.word	0x40020400
 8001cd8:	40000c00 	.word	0x40000c00
 8001cdc:	40020000 	.word	0x40020000

08001ce0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b088      	sub	sp, #32
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ce8:	f107 030c 	add.w	r3, r7, #12
 8001cec:	2200      	movs	r2, #0
 8001cee:	601a      	str	r2, [r3, #0]
 8001cf0:	605a      	str	r2, [r3, #4]
 8001cf2:	609a      	str	r2, [r3, #8]
 8001cf4:	60da      	str	r2, [r3, #12]
 8001cf6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	4a12      	ldr	r2, [pc, #72]	@ (8001d48 <HAL_TIM_MspPostInit+0x68>)
 8001cfe:	4293      	cmp	r3, r2
 8001d00:	d11e      	bne.n	8001d40 <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d02:	2300      	movs	r3, #0
 8001d04:	60bb      	str	r3, [r7, #8]
 8001d06:	4b11      	ldr	r3, [pc, #68]	@ (8001d4c <HAL_TIM_MspPostInit+0x6c>)
 8001d08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d0a:	4a10      	ldr	r2, [pc, #64]	@ (8001d4c <HAL_TIM_MspPostInit+0x6c>)
 8001d0c:	f043 0301 	orr.w	r3, r3, #1
 8001d10:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d12:	4b0e      	ldr	r3, [pc, #56]	@ (8001d4c <HAL_TIM_MspPostInit+0x6c>)
 8001d14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d16:	f003 0301 	and.w	r3, r3, #1
 8001d1a:	60bb      	str	r3, [r7, #8]
 8001d1c:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001d1e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001d22:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d24:	2302      	movs	r3, #2
 8001d26:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d28:	2300      	movs	r3, #0
 8001d2a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001d30:	2301      	movs	r3, #1
 8001d32:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d34:	f107 030c 	add.w	r3, r7, #12
 8001d38:	4619      	mov	r1, r3
 8001d3a:	4805      	ldr	r0, [pc, #20]	@ (8001d50 <HAL_TIM_MspPostInit+0x70>)
 8001d3c:	f002 f85e 	bl	8003dfc <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001d40:	bf00      	nop
 8001d42:	3720      	adds	r7, #32
 8001d44:	46bd      	mov	sp, r7
 8001d46:	bd80      	pop	{r7, pc}
 8001d48:	40010000 	.word	0x40010000
 8001d4c:	40023800 	.word	0x40023800
 8001d50:	40020000 	.word	0x40020000

08001d54 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d54:	b480      	push	{r7}
 8001d56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001d58:	bf00      	nop
 8001d5a:	e7fd      	b.n	8001d58 <NMI_Handler+0x4>

08001d5c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d60:	bf00      	nop
 8001d62:	e7fd      	b.n	8001d60 <HardFault_Handler+0x4>

08001d64 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d64:	b480      	push	{r7}
 8001d66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d68:	bf00      	nop
 8001d6a:	e7fd      	b.n	8001d68 <MemManage_Handler+0x4>

08001d6c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d70:	bf00      	nop
 8001d72:	e7fd      	b.n	8001d70 <BusFault_Handler+0x4>

08001d74 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d74:	b480      	push	{r7}
 8001d76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d78:	bf00      	nop
 8001d7a:	e7fd      	b.n	8001d78 <UsageFault_Handler+0x4>

08001d7c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d7c:	b480      	push	{r7}
 8001d7e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d80:	bf00      	nop
 8001d82:	46bd      	mov	sp, r7
 8001d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d88:	4770      	bx	lr

08001d8a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d8a:	b480      	push	{r7}
 8001d8c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d8e:	bf00      	nop
 8001d90:	46bd      	mov	sp, r7
 8001d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d96:	4770      	bx	lr

08001d98 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d9c:	bf00      	nop
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da4:	4770      	bx	lr

08001da6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001da6:	b580      	push	{r7, lr}
 8001da8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001daa:	f001 fed1 	bl	8003b50 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001dae:	bf00      	nop
 8001db0:	bd80      	pop	{r7, pc}
	...

08001db4 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001db8:	4802      	ldr	r0, [pc, #8]	@ (8001dc4 <OTG_FS_IRQHandler+0x10>)
 8001dba:	f003 fafb 	bl	80053b4 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001dbe:	bf00      	nop
 8001dc0:	bd80      	pop	{r7, pc}
 8001dc2:	bf00      	nop
 8001dc4:	2000199c 	.word	0x2000199c

08001dc8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001dc8:	b480      	push	{r7}
 8001dca:	af00      	add	r7, sp, #0
  return 1;
 8001dcc:	2301      	movs	r3, #1
}
 8001dce:	4618      	mov	r0, r3
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd6:	4770      	bx	lr

08001dd8 <_kill>:

int _kill(int pid, int sig)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b082      	sub	sp, #8
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
 8001de0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001de2:	f00b f963 	bl	800d0ac <__errno>
 8001de6:	4603      	mov	r3, r0
 8001de8:	2216      	movs	r2, #22
 8001dea:	601a      	str	r2, [r3, #0]
  return -1;
 8001dec:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001df0:	4618      	mov	r0, r3
 8001df2:	3708      	adds	r7, #8
 8001df4:	46bd      	mov	sp, r7
 8001df6:	bd80      	pop	{r7, pc}

08001df8 <_exit>:

void _exit (int status)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b082      	sub	sp, #8
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001e00:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001e04:	6878      	ldr	r0, [r7, #4]
 8001e06:	f7ff ffe7 	bl	8001dd8 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001e0a:	bf00      	nop
 8001e0c:	e7fd      	b.n	8001e0a <_exit+0x12>

08001e0e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001e0e:	b580      	push	{r7, lr}
 8001e10:	b086      	sub	sp, #24
 8001e12:	af00      	add	r7, sp, #0
 8001e14:	60f8      	str	r0, [r7, #12]
 8001e16:	60b9      	str	r1, [r7, #8]
 8001e18:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	617b      	str	r3, [r7, #20]
 8001e1e:	e00a      	b.n	8001e36 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001e20:	f3af 8000 	nop.w
 8001e24:	4601      	mov	r1, r0
 8001e26:	68bb      	ldr	r3, [r7, #8]
 8001e28:	1c5a      	adds	r2, r3, #1
 8001e2a:	60ba      	str	r2, [r7, #8]
 8001e2c:	b2ca      	uxtb	r2, r1
 8001e2e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e30:	697b      	ldr	r3, [r7, #20]
 8001e32:	3301      	adds	r3, #1
 8001e34:	617b      	str	r3, [r7, #20]
 8001e36:	697a      	ldr	r2, [r7, #20]
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	429a      	cmp	r2, r3
 8001e3c:	dbf0      	blt.n	8001e20 <_read+0x12>
  }

  return len;
 8001e3e:	687b      	ldr	r3, [r7, #4]
}
 8001e40:	4618      	mov	r0, r3
 8001e42:	3718      	adds	r7, #24
 8001e44:	46bd      	mov	sp, r7
 8001e46:	bd80      	pop	{r7, pc}

08001e48 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	b086      	sub	sp, #24
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	60f8      	str	r0, [r7, #12]
 8001e50:	60b9      	str	r1, [r7, #8]
 8001e52:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e54:	2300      	movs	r3, #0
 8001e56:	617b      	str	r3, [r7, #20]
 8001e58:	e009      	b.n	8001e6e <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001e5a:	68bb      	ldr	r3, [r7, #8]
 8001e5c:	1c5a      	adds	r2, r3, #1
 8001e5e:	60ba      	str	r2, [r7, #8]
 8001e60:	781b      	ldrb	r3, [r3, #0]
 8001e62:	4618      	mov	r0, r3
 8001e64:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e68:	697b      	ldr	r3, [r7, #20]
 8001e6a:	3301      	adds	r3, #1
 8001e6c:	617b      	str	r3, [r7, #20]
 8001e6e:	697a      	ldr	r2, [r7, #20]
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	429a      	cmp	r2, r3
 8001e74:	dbf1      	blt.n	8001e5a <_write+0x12>
  }
  return len;
 8001e76:	687b      	ldr	r3, [r7, #4]
}
 8001e78:	4618      	mov	r0, r3
 8001e7a:	3718      	adds	r7, #24
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	bd80      	pop	{r7, pc}

08001e80 <_close>:

int _close(int file)
{
 8001e80:	b480      	push	{r7}
 8001e82:	b083      	sub	sp, #12
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001e88:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	370c      	adds	r7, #12
 8001e90:	46bd      	mov	sp, r7
 8001e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e96:	4770      	bx	lr

08001e98 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001e98:	b480      	push	{r7}
 8001e9a:	b083      	sub	sp, #12
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]
 8001ea0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001ea2:	683b      	ldr	r3, [r7, #0]
 8001ea4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001ea8:	605a      	str	r2, [r3, #4]
  return 0;
 8001eaa:	2300      	movs	r3, #0
}
 8001eac:	4618      	mov	r0, r3
 8001eae:	370c      	adds	r7, #12
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb6:	4770      	bx	lr

08001eb8 <_isatty>:

int _isatty(int file)
{
 8001eb8:	b480      	push	{r7}
 8001eba:	b083      	sub	sp, #12
 8001ebc:	af00      	add	r7, sp, #0
 8001ebe:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001ec0:	2301      	movs	r3, #1
}
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	370c      	adds	r7, #12
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ecc:	4770      	bx	lr

08001ece <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001ece:	b480      	push	{r7}
 8001ed0:	b085      	sub	sp, #20
 8001ed2:	af00      	add	r7, sp, #0
 8001ed4:	60f8      	str	r0, [r7, #12]
 8001ed6:	60b9      	str	r1, [r7, #8]
 8001ed8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001eda:	2300      	movs	r3, #0
}
 8001edc:	4618      	mov	r0, r3
 8001ede:	3714      	adds	r7, #20
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee6:	4770      	bx	lr

08001ee8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b086      	sub	sp, #24
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ef0:	4a14      	ldr	r2, [pc, #80]	@ (8001f44 <_sbrk+0x5c>)
 8001ef2:	4b15      	ldr	r3, [pc, #84]	@ (8001f48 <_sbrk+0x60>)
 8001ef4:	1ad3      	subs	r3, r2, r3
 8001ef6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ef8:	697b      	ldr	r3, [r7, #20]
 8001efa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001efc:	4b13      	ldr	r3, [pc, #76]	@ (8001f4c <_sbrk+0x64>)
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d102      	bne.n	8001f0a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f04:	4b11      	ldr	r3, [pc, #68]	@ (8001f4c <_sbrk+0x64>)
 8001f06:	4a12      	ldr	r2, [pc, #72]	@ (8001f50 <_sbrk+0x68>)
 8001f08:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f0a:	4b10      	ldr	r3, [pc, #64]	@ (8001f4c <_sbrk+0x64>)
 8001f0c:	681a      	ldr	r2, [r3, #0]
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	4413      	add	r3, r2
 8001f12:	693a      	ldr	r2, [r7, #16]
 8001f14:	429a      	cmp	r2, r3
 8001f16:	d207      	bcs.n	8001f28 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f18:	f00b f8c8 	bl	800d0ac <__errno>
 8001f1c:	4603      	mov	r3, r0
 8001f1e:	220c      	movs	r2, #12
 8001f20:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f22:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001f26:	e009      	b.n	8001f3c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f28:	4b08      	ldr	r3, [pc, #32]	@ (8001f4c <_sbrk+0x64>)
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f2e:	4b07      	ldr	r3, [pc, #28]	@ (8001f4c <_sbrk+0x64>)
 8001f30:	681a      	ldr	r2, [r3, #0]
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	4413      	add	r3, r2
 8001f36:	4a05      	ldr	r2, [pc, #20]	@ (8001f4c <_sbrk+0x64>)
 8001f38:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001f3a:	68fb      	ldr	r3, [r7, #12]
}
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	3718      	adds	r7, #24
 8001f40:	46bd      	mov	sp, r7
 8001f42:	bd80      	pop	{r7, pc}
 8001f44:	20020000 	.word	0x20020000
 8001f48:	00000400 	.word	0x00000400
 8001f4c:	200004b0 	.word	0x200004b0
 8001f50:	200021f0 	.word	0x200021f0

08001f54 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001f54:	b480      	push	{r7}
 8001f56:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001f58:	4b06      	ldr	r3, [pc, #24]	@ (8001f74 <SystemInit+0x20>)
 8001f5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001f5e:	4a05      	ldr	r2, [pc, #20]	@ (8001f74 <SystemInit+0x20>)
 8001f60:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001f64:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f68:	bf00      	nop
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f70:	4770      	bx	lr
 8001f72:	bf00      	nop
 8001f74:	e000ed00 	.word	0xe000ed00

08001f78 <selectTCAChannel>:
 */
#include "stm32f4xx_hal.h"
#include "main.h"
#include "tca9548.h"

void selectTCAChannel(uint8_t channel) {
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b086      	sub	sp, #24
 8001f7c:	af02      	add	r7, sp, #8
 8001f7e:	4603      	mov	r3, r0
 8001f80:	71fb      	strb	r3, [r7, #7]
    uint8_t cmd = (1 << channel);  // Enable only the selected channel
 8001f82:	79fb      	ldrb	r3, [r7, #7]
 8001f84:	2201      	movs	r2, #1
 8001f86:	fa02 f303 	lsl.w	r3, r2, r3
 8001f8a:	b2db      	uxtb	r3, r3
 8001f8c:	73fb      	strb	r3, [r7, #15]
    HAL_I2C_Master_Transmit(&hi2c1, 0x77 << 1, &cmd, 1, HAL_MAX_DELAY);
 8001f8e:	f107 020f 	add.w	r2, r7, #15
 8001f92:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001f96:	9300      	str	r3, [sp, #0]
 8001f98:	2301      	movs	r3, #1
 8001f9a:	21ee      	movs	r1, #238	@ 0xee
 8001f9c:	4803      	ldr	r0, [pc, #12]	@ (8001fac <selectTCAChannel+0x34>)
 8001f9e:	f002 fa0f 	bl	80043c0 <HAL_I2C_Master_Transmit>
}
 8001fa2:	bf00      	nop
 8001fa4:	3710      	adds	r7, #16
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	bd80      	pop	{r7, pc}
 8001faa:	bf00      	nop
 8001fac:	200002e8 	.word	0x200002e8

08001fb0 <my_printf>:
{
 8001fb0:	b40f      	push	{r0, r1, r2, r3}
 8001fb2:	b580      	push	{r7, lr}
 8001fb4:	b0a2      	sub	sp, #136	@ 0x88
 8001fb6:	af00      	add	r7, sp, #0
    va_start(args, format);
 8001fb8:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8001fbc:	603b      	str	r3, [r7, #0]
    int usbTxLength = vsnprintf(tx_buffer, BUFFER_LEN, format, args);
 8001fbe:	1d38      	adds	r0, r7, #4
 8001fc0:	683b      	ldr	r3, [r7, #0]
 8001fc2:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8001fc6:	2180      	movs	r1, #128	@ 0x80
 8001fc8:	f00a ff7c 	bl	800cec4 <vsniprintf>
 8001fcc:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
    if (usbTxLength > 0 && usbTxLength < BUFFER_LEN)
 8001fd0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	dd0b      	ble.n	8001ff0 <my_printf+0x40>
 8001fd8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001fdc:	2b7f      	cmp	r3, #127	@ 0x7f
 8001fde:	dc07      	bgt.n	8001ff0 <my_printf+0x40>
        CDC_Transmit_FS((uint8_t *)tx_buffer, usbTxLength);
 8001fe0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001fe4:	b29a      	uxth	r2, r3
 8001fe6:	1d3b      	adds	r3, r7, #4
 8001fe8:	4611      	mov	r1, r2
 8001fea:	4618      	mov	r0, r3
 8001fec:	f009 fd1e 	bl	800ba2c <CDC_Transmit_FS>
}
 8001ff0:	bf00      	nop
 8001ff2:	3788      	adds	r7, #136	@ 0x88
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001ffa:	b004      	add	sp, #16
 8001ffc:	4770      	bx	lr
	...

08002000 <tcs34725_write8>:
/**************************************************************************/
/*!
    @brief  Writes a register and an 8 bit value over I2C
*/
/**************************************************************************/
void tcs34725_write8(uint8_t reg, uint8_t value) {
 8002000:	b580      	push	{r7, lr}
 8002002:	b086      	sub	sp, #24
 8002004:	af02      	add	r7, sp, #8
 8002006:	4603      	mov	r3, r0
 8002008:	460a      	mov	r2, r1
 800200a:	71fb      	strb	r3, [r7, #7]
 800200c:	4613      	mov	r3, r2
 800200e:	71bb      	strb	r3, [r7, #6]
    Wire.send(TCS34725_COMMAND_BIT | reg);
    Wire.send(value & 0xFF);
    #endif
    Wire.endTransmission();
    */
    uint8_t buffer[2] = {TCS34725_COMMAND_BIT | reg, value};
 8002010:	79fb      	ldrb	r3, [r7, #7]
 8002012:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002016:	b2db      	uxtb	r3, r3
 8002018:	733b      	strb	r3, [r7, #12]
 800201a:	79bb      	ldrb	r3, [r7, #6]
 800201c:	737b      	strb	r3, [r7, #13]
    HAL_I2C_Master_Transmit(&hi2c1, TCS34725_ADDRESS, buffer, 2, HAL_MAX_DELAY);
 800201e:	f107 020c 	add.w	r2, r7, #12
 8002022:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002026:	9300      	str	r3, [sp, #0]
 8002028:	2302      	movs	r3, #2
 800202a:	2152      	movs	r1, #82	@ 0x52
 800202c:	4803      	ldr	r0, [pc, #12]	@ (800203c <tcs34725_write8+0x3c>)
 800202e:	f002 f9c7 	bl	80043c0 <HAL_I2C_Master_Transmit>
}
 8002032:	bf00      	nop
 8002034:	3710      	adds	r7, #16
 8002036:	46bd      	mov	sp, r7
 8002038:	bd80      	pop	{r7, pc}
 800203a:	bf00      	nop
 800203c:	200002e8 	.word	0x200002e8

08002040 <read8>:
/**************************************************************************/
/*!
    @brief  Reads an 8 bit value over I2C
*/
/**************************************************************************/
uint8_t read8(uint8_t reg) {
 8002040:	b580      	push	{r7, lr}
 8002042:	b086      	sub	sp, #24
 8002044:	af02      	add	r7, sp, #8
 8002046:	4603      	mov	r3, r0
 8002048:	71fb      	strb	r3, [r7, #7]
    return Wire.read();
    #else
    return Wire.receive();
    #endif
    */
    uint8_t cmd = TCS34725_COMMAND_BIT | reg;
 800204a:	79fb      	ldrb	r3, [r7, #7]
 800204c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002050:	b2db      	uxtb	r3, r3
 8002052:	73fb      	strb	r3, [r7, #15]
    uint8_t value = 0;
 8002054:	2300      	movs	r3, #0
 8002056:	73bb      	strb	r3, [r7, #14]
    HAL_I2C_Master_Transmit(&hi2c1, TCS34725_ADDRESS, &cmd, 1, HAL_MAX_DELAY);
 8002058:	f107 020f 	add.w	r2, r7, #15
 800205c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002060:	9300      	str	r3, [sp, #0]
 8002062:	2301      	movs	r3, #1
 8002064:	2152      	movs	r1, #82	@ 0x52
 8002066:	4809      	ldr	r0, [pc, #36]	@ (800208c <read8+0x4c>)
 8002068:	f002 f9aa 	bl	80043c0 <HAL_I2C_Master_Transmit>
    HAL_I2C_Master_Receive(&hi2c1, TCS34725_ADDRESS, &value, 1, HAL_MAX_DELAY);
 800206c:	f107 020e 	add.w	r2, r7, #14
 8002070:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002074:	9300      	str	r3, [sp, #0]
 8002076:	2301      	movs	r3, #1
 8002078:	2152      	movs	r1, #82	@ 0x52
 800207a:	4804      	ldr	r0, [pc, #16]	@ (800208c <read8+0x4c>)
 800207c:	f002 fa9e 	bl	80045bc <HAL_I2C_Master_Receive>
    return value;
 8002080:	7bbb      	ldrb	r3, [r7, #14]
}
 8002082:	4618      	mov	r0, r3
 8002084:	3710      	adds	r7, #16
 8002086:	46bd      	mov	sp, r7
 8002088:	bd80      	pop	{r7, pc}
 800208a:	bf00      	nop
 800208c:	200002e8 	.word	0x200002e8

08002090 <read16>:
/**************************************************************************/
/*!
    @brief  Reads a 16 bit values over I2C
*/
/**************************************************************************/
uint16_t read16(uint8_t reg) {
 8002090:	b580      	push	{r7, lr}
 8002092:	b086      	sub	sp, #24
 8002094:	af02      	add	r7, sp, #8
 8002096:	4603      	mov	r3, r0
 8002098:	71fb      	strb	r3, [r7, #7]
    #endif
    x <<= 8;
    x |= t;
    return x;
    */
	uint8_t cmd = TCS34725_COMMAND_BIT | reg;
 800209a:	79fb      	ldrb	r3, [r7, #7]
 800209c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80020a0:	b2db      	uxtb	r3, r3
 80020a2:	73fb      	strb	r3, [r7, #15]
	uint8_t buffer[2];
	HAL_I2C_Master_Transmit(&hi2c1, TCS34725_ADDRESS, &cmd, 1, HAL_MAX_DELAY);
 80020a4:	f107 020f 	add.w	r2, r7, #15
 80020a8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80020ac:	9300      	str	r3, [sp, #0]
 80020ae:	2301      	movs	r3, #1
 80020b0:	2152      	movs	r1, #82	@ 0x52
 80020b2:	480b      	ldr	r0, [pc, #44]	@ (80020e0 <read16+0x50>)
 80020b4:	f002 f984 	bl	80043c0 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c1, TCS34725_ADDRESS, buffer, 2, HAL_MAX_DELAY);
 80020b8:	f107 020c 	add.w	r2, r7, #12
 80020bc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80020c0:	9300      	str	r3, [sp, #0]
 80020c2:	2302      	movs	r3, #2
 80020c4:	2152      	movs	r1, #82	@ 0x52
 80020c6:	4806      	ldr	r0, [pc, #24]	@ (80020e0 <read16+0x50>)
 80020c8:	f002 fa78 	bl	80045bc <HAL_I2C_Master_Receive>
	return (uint16_t)(buffer[1] << 8) | buffer[0];
 80020cc:	7b7b      	ldrb	r3, [r7, #13]
 80020ce:	021b      	lsls	r3, r3, #8
 80020d0:	b29b      	uxth	r3, r3
 80020d2:	7b3a      	ldrb	r2, [r7, #12]
 80020d4:	4313      	orrs	r3, r2
 80020d6:	b29b      	uxth	r3, r3
}
 80020d8:	4618      	mov	r0, r3
 80020da:	3710      	adds	r7, #16
 80020dc:	46bd      	mov	sp, r7
 80020de:	bd80      	pop	{r7, pc}
 80020e0:	200002e8 	.word	0x200002e8

080020e4 <enable>:
/**************************************************************************/
/*!
    Enables the device
*/
/**************************************************************************/
void enable(void) {
 80020e4:	b580      	push	{r7, lr}
 80020e6:	af00      	add	r7, sp, #0
    tcs34725_write8(TCS34725_ENABLE, TCS34725_ENABLE_PON);
 80020e8:	2101      	movs	r1, #1
 80020ea:	2000      	movs	r0, #0
 80020ec:	f7ff ff88 	bl	8002000 <tcs34725_write8>
    HAL_Delay(3);
 80020f0:	2003      	movs	r0, #3
 80020f2:	f001 fd4d 	bl	8003b90 <HAL_Delay>
    tcs34725_write8(TCS34725_ENABLE, TCS34725_ENABLE_PON | TCS34725_ENABLE_AEN);
 80020f6:	2103      	movs	r1, #3
 80020f8:	2000      	movs	r0, #0
 80020fa:	f7ff ff81 	bl	8002000 <tcs34725_write8>
}
 80020fe:	bf00      	nop
 8002100:	bd80      	pop	{r7, pc}
	...

08002104 <tcs32725_begin>:
    doing anything else)
*/
/**************************************************************************/


bool tcs32725_begin(TCS34725_t *sensor, tcs34725IntegrationTime_t it, tcs34725Gain_t gain) {
 8002104:	b580      	push	{r7, lr}
 8002106:	b084      	sub	sp, #16
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
 800210c:	460b      	mov	r3, r1
 800210e:	70fb      	strb	r3, [r7, #3]
 8002110:	4613      	mov	r3, r2
 8002112:	70bb      	strb	r3, [r7, #2]
    //Wire.begin();

    /* Make sure we're actually connected */
    uint8_t x = read8(TCS34725_ID);
 8002114:	2012      	movs	r0, #18
 8002116:	f7ff ff93 	bl	8002040 <read8>
 800211a:	4603      	mov	r3, r0
 800211c:	73fb      	strb	r3, [r7, #15]
    my_printf("device id: %d", x);
 800211e:	7bfb      	ldrb	r3, [r7, #15]
 8002120:	4619      	mov	r1, r3
 8002122:	480d      	ldr	r0, [pc, #52]	@ (8002158 <tcs32725_begin+0x54>)
 8002124:	f7ff ff44 	bl	8001fb0 <my_printf>
    if (x != 0x4D) {
 8002128:	7bfb      	ldrb	r3, [r7, #15]
 800212a:	2b4d      	cmp	r3, #77	@ 0x4d
 800212c:	d001      	beq.n	8002132 <tcs32725_begin+0x2e>
        return false;
 800212e:	2300      	movs	r3, #0
 8002130:	e00d      	b.n	800214e <tcs32725_begin+0x4a>
    }
    _tcs34725Initialised = true;
 8002132:	4b0a      	ldr	r3, [pc, #40]	@ (800215c <tcs32725_begin+0x58>)
 8002134:	2201      	movs	r2, #1
 8002136:	701a      	strb	r2, [r3, #0]

    /* Set default integration time and gain */
    setIntegrationTime(it);
 8002138:	78fb      	ldrb	r3, [r7, #3]
 800213a:	4618      	mov	r0, r3
 800213c:	f000 f810 	bl	8002160 <setIntegrationTime>
    setGain(gain);
 8002140:	78bb      	ldrb	r3, [r7, #2]
 8002142:	4618      	mov	r0, r3
 8002144:	f000 f82e 	bl	80021a4 <setGain>

    /* Note: by default, the device is in power down mode on bootup */
    enable();
 8002148:	f7ff ffcc 	bl	80020e4 <enable>

    return true;
 800214c:	2301      	movs	r3, #1
}
 800214e:	4618      	mov	r0, r3
 8002150:	3710      	adds	r7, #16
 8002152:	46bd      	mov	sp, r7
 8002154:	bd80      	pop	{r7, pc}
 8002156:	bf00      	nop
 8002158:	0800f11c 	.word	0x0800f11c
 800215c:	200004b4 	.word	0x200004b4

08002160 <setIntegrationTime>:
/**************************************************************************/
/*!
    Sets the integration time for the TC34725
*/
/**************************************************************************/
void setIntegrationTime(tcs34725IntegrationTime_t it) {
 8002160:	b580      	push	{r7, lr}
 8002162:	b082      	sub	sp, #8
 8002164:	af00      	add	r7, sp, #0
 8002166:	4603      	mov	r3, r0
 8002168:	71fb      	strb	r3, [r7, #7]
    if (!_tcs34725Initialised) {
 800216a:	4b0b      	ldr	r3, [pc, #44]	@ (8002198 <setIntegrationTime+0x38>)
 800216c:	781b      	ldrb	r3, [r3, #0]
 800216e:	f083 0301 	eor.w	r3, r3, #1
 8002172:	b2db      	uxtb	r3, r3
 8002174:	2b00      	cmp	r3, #0
 8002176:	d002      	beq.n	800217e <setIntegrationTime+0x1e>
        //begin();
    	my_printf("set integration time go wrong\r\n");
 8002178:	4808      	ldr	r0, [pc, #32]	@ (800219c <setIntegrationTime+0x3c>)
 800217a:	f7ff ff19 	bl	8001fb0 <my_printf>
    }

    /* Update the timing register */
    tcs34725_write8(TCS34725_ATIME, it);
 800217e:	79fb      	ldrb	r3, [r7, #7]
 8002180:	4619      	mov	r1, r3
 8002182:	2001      	movs	r0, #1
 8002184:	f7ff ff3c 	bl	8002000 <tcs34725_write8>

    /* Update value placeholder */
    _tcs34725IntegrationTime = it;
 8002188:	4a05      	ldr	r2, [pc, #20]	@ (80021a0 <setIntegrationTime+0x40>)
 800218a:	79fb      	ldrb	r3, [r7, #7]
 800218c:	7013      	strb	r3, [r2, #0]
}
 800218e:	bf00      	nop
 8002190:	3708      	adds	r7, #8
 8002192:	46bd      	mov	sp, r7
 8002194:	bd80      	pop	{r7, pc}
 8002196:	bf00      	nop
 8002198:	200004b4 	.word	0x200004b4
 800219c:	0800f12c 	.word	0x0800f12c
 80021a0:	200004b6 	.word	0x200004b6

080021a4 <setGain>:
/**************************************************************************/
/*!
    Adjusts the gain on the TCS34725 (adjusts the sensitivity to light)
*/
/**************************************************************************/
void setGain(tcs34725Gain_t gain) {
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b082      	sub	sp, #8
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	4603      	mov	r3, r0
 80021ac:	71fb      	strb	r3, [r7, #7]
        begin();
    }
    */

    /* Update the timing register */
    tcs34725_write8(TCS34725_CONTROL, gain);
 80021ae:	79fb      	ldrb	r3, [r7, #7]
 80021b0:	4619      	mov	r1, r3
 80021b2:	200f      	movs	r0, #15
 80021b4:	f7ff ff24 	bl	8002000 <tcs34725_write8>

    /* Update value placeholders */
    _tcs34725Gain = gain;
 80021b8:	4a03      	ldr	r2, [pc, #12]	@ (80021c8 <setGain+0x24>)
 80021ba:	79fb      	ldrb	r3, [r7, #7]
 80021bc:	7013      	strb	r3, [r2, #0]
}
 80021be:	bf00      	nop
 80021c0:	3708      	adds	r7, #8
 80021c2:	46bd      	mov	sp, r7
 80021c4:	bd80      	pop	{r7, pc}
 80021c6:	bf00      	nop
 80021c8:	200004b5 	.word	0x200004b5

080021cc <getRawData>:
/**************************************************************************/
/*!
    @brief  Reads the raw red, green, blue and clear channel values
*/
/**************************************************************************/
void getRawData(uint16_t* r, uint16_t* g, uint16_t* b, uint16_t* c) {
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b084      	sub	sp, #16
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	60f8      	str	r0, [r7, #12]
 80021d4:	60b9      	str	r1, [r7, #8]
 80021d6:	607a      	str	r2, [r7, #4]
 80021d8:	603b      	str	r3, [r7, #0]
	/*
    if (!_tcs34725Initialised) {
        begin();
    }
	*/
    *c = read16(TCS34725_CDATAL);
 80021da:	2014      	movs	r0, #20
 80021dc:	f7ff ff58 	bl	8002090 <read16>
 80021e0:	4603      	mov	r3, r0
 80021e2:	461a      	mov	r2, r3
 80021e4:	683b      	ldr	r3, [r7, #0]
 80021e6:	801a      	strh	r2, [r3, #0]
    *r = read16(TCS34725_RDATAL);
 80021e8:	2016      	movs	r0, #22
 80021ea:	f7ff ff51 	bl	8002090 <read16>
 80021ee:	4603      	mov	r3, r0
 80021f0:	461a      	mov	r2, r3
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	801a      	strh	r2, [r3, #0]
    *g = read16(TCS34725_GDATAL);
 80021f6:	2018      	movs	r0, #24
 80021f8:	f7ff ff4a 	bl	8002090 <read16>
 80021fc:	4603      	mov	r3, r0
 80021fe:	461a      	mov	r2, r3
 8002200:	68bb      	ldr	r3, [r7, #8]
 8002202:	801a      	strh	r2, [r3, #0]
    *b = read16(TCS34725_BDATAL);
 8002204:	201a      	movs	r0, #26
 8002206:	f7ff ff43 	bl	8002090 <read16>
 800220a:	4603      	mov	r3, r0
 800220c:	461a      	mov	r2, r3
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	801a      	strh	r2, [r3, #0]

    /* Set a delay for the integration time */
    switch (_tcs34725IntegrationTime) {
 8002212:	4b1a      	ldr	r3, [pc, #104]	@ (800227c <getRawData+0xb0>)
 8002214:	781b      	ldrb	r3, [r3, #0]
 8002216:	2bff      	cmp	r3, #255	@ 0xff
 8002218:	d012      	beq.n	8002240 <getRawData+0x74>
 800221a:	2bff      	cmp	r3, #255	@ 0xff
 800221c:	dc29      	bgt.n	8002272 <getRawData+0xa6>
 800221e:	2bf6      	cmp	r3, #246	@ 0xf6
 8002220:	d012      	beq.n	8002248 <getRawData+0x7c>
 8002222:	2bf6      	cmp	r3, #246	@ 0xf6
 8002224:	dc25      	bgt.n	8002272 <getRawData+0xa6>
 8002226:	2beb      	cmp	r3, #235	@ 0xeb
 8002228:	d012      	beq.n	8002250 <getRawData+0x84>
 800222a:	2beb      	cmp	r3, #235	@ 0xeb
 800222c:	dc21      	bgt.n	8002272 <getRawData+0xa6>
 800222e:	2bd5      	cmp	r3, #213	@ 0xd5
 8002230:	d012      	beq.n	8002258 <getRawData+0x8c>
 8002232:	2bd5      	cmp	r3, #213	@ 0xd5
 8002234:	dc1d      	bgt.n	8002272 <getRawData+0xa6>
 8002236:	2b00      	cmp	r3, #0
 8002238:	d016      	beq.n	8002268 <getRawData+0x9c>
 800223a:	2bc0      	cmp	r3, #192	@ 0xc0
 800223c:	d010      	beq.n	8002260 <getRawData+0x94>
            break;
        case TCS34725_INTEGRATIONTIME_700MS:
        	HAL_Delay(700);
            break;
    }
}
 800223e:	e018      	b.n	8002272 <getRawData+0xa6>
            HAL_Delay(3);
 8002240:	2003      	movs	r0, #3
 8002242:	f001 fca5 	bl	8003b90 <HAL_Delay>
            break;
 8002246:	e014      	b.n	8002272 <getRawData+0xa6>
        	HAL_Delay(24);
 8002248:	2018      	movs	r0, #24
 800224a:	f001 fca1 	bl	8003b90 <HAL_Delay>
            break;
 800224e:	e010      	b.n	8002272 <getRawData+0xa6>
        	HAL_Delay(50);
 8002250:	2032      	movs	r0, #50	@ 0x32
 8002252:	f001 fc9d 	bl	8003b90 <HAL_Delay>
            break;
 8002256:	e00c      	b.n	8002272 <getRawData+0xa6>
        	HAL_Delay(101);
 8002258:	2065      	movs	r0, #101	@ 0x65
 800225a:	f001 fc99 	bl	8003b90 <HAL_Delay>
            break;
 800225e:	e008      	b.n	8002272 <getRawData+0xa6>
        	HAL_Delay(154);
 8002260:	209a      	movs	r0, #154	@ 0x9a
 8002262:	f001 fc95 	bl	8003b90 <HAL_Delay>
            break;
 8002266:	e004      	b.n	8002272 <getRawData+0xa6>
        	HAL_Delay(700);
 8002268:	f44f 702f 	mov.w	r0, #700	@ 0x2bc
 800226c:	f001 fc90 	bl	8003b90 <HAL_Delay>
            break;
 8002270:	bf00      	nop
}
 8002272:	bf00      	nop
 8002274:	3710      	adds	r7, #16
 8002276:	46bd      	mov	sp, r7
 8002278:	bd80      	pop	{r7, pc}
 800227a:	bf00      	nop
 800227c:	200004b6 	.word	0x200004b6

08002280 <getRGB>:

void getRGB(float *r, float *g, float *b) {
 8002280:	b580      	push	{r7, lr}
 8002282:	b088      	sub	sp, #32
 8002284:	af00      	add	r7, sp, #0
 8002286:	60f8      	str	r0, [r7, #12]
 8002288:	60b9      	str	r1, [r7, #8]
 800228a:	607a      	str	r2, [r7, #4]
  uint16_t red, green, blue, clear;
  getRawData(&red, &green, &blue, &clear);
 800228c:	f107 0314 	add.w	r3, r7, #20
 8002290:	f107 0216 	add.w	r2, r7, #22
 8002294:	f107 0118 	add.w	r1, r7, #24
 8002298:	f107 001a 	add.w	r0, r7, #26
 800229c:	f7ff ff96 	bl	80021cc <getRawData>
  uint32_t sum = clear;
 80022a0:	8abb      	ldrh	r3, [r7, #20]
 80022a2:	61fb      	str	r3, [r7, #28]

  // Avoid divide by zero errors ... if clear = 0 return black
  if (clear == 0) {
 80022a4:	8abb      	ldrh	r3, [r7, #20]
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d10c      	bne.n	80022c4 <getRGB+0x44>
    *r = *g = *b = 0;
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	f04f 0200 	mov.w	r2, #0
 80022b0:	601a      	str	r2, [r3, #0]
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681a      	ldr	r2, [r3, #0]
 80022b6:	68bb      	ldr	r3, [r7, #8]
 80022b8:	601a      	str	r2, [r3, #0]
 80022ba:	68bb      	ldr	r3, [r7, #8]
 80022bc:	681a      	ldr	r2, [r3, #0]
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	601a      	str	r2, [r3, #0]
 80022c2:	e038      	b.n	8002336 <getRGB+0xb6>
    return;
  }

  *r = (float)red / sum * 255.0;
 80022c4:	8b7b      	ldrh	r3, [r7, #26]
 80022c6:	ee07 3a90 	vmov	s15, r3
 80022ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80022ce:	69fb      	ldr	r3, [r7, #28]
 80022d0:	ee07 3a90 	vmov	s15, r3
 80022d4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80022d8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80022dc:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 800233c <getRGB+0xbc>
 80022e0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	edc3 7a00 	vstr	s15, [r3]
  *g = (float)green / sum * 255.0;
 80022ea:	8b3b      	ldrh	r3, [r7, #24]
 80022ec:	ee07 3a90 	vmov	s15, r3
 80022f0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80022f4:	69fb      	ldr	r3, [r7, #28]
 80022f6:	ee07 3a90 	vmov	s15, r3
 80022fa:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80022fe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002302:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 800233c <getRGB+0xbc>
 8002306:	ee67 7a87 	vmul.f32	s15, s15, s14
 800230a:	68bb      	ldr	r3, [r7, #8]
 800230c:	edc3 7a00 	vstr	s15, [r3]
  *b = (float)blue / sum * 255.0;
 8002310:	8afb      	ldrh	r3, [r7, #22]
 8002312:	ee07 3a90 	vmov	s15, r3
 8002316:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800231a:	69fb      	ldr	r3, [r7, #28]
 800231c:	ee07 3a90 	vmov	s15, r3
 8002320:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002324:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002328:	ed9f 7a04 	vldr	s14, [pc, #16]	@ 800233c <getRGB+0xbc>
 800232c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	edc3 7a00 	vstr	s15, [r3]
}
 8002336:	3720      	adds	r7, #32
 8002338:	46bd      	mov	sp, r7
 800233a:	bd80      	pop	{r7, pc}
 800233c:	437f0000 	.word	0x437f0000

08002340 <my_printf>:
{
 8002340:	b40f      	push	{r0, r1, r2, r3}
 8002342:	b580      	push	{r7, lr}
 8002344:	b0a2      	sub	sp, #136	@ 0x88
 8002346:	af00      	add	r7, sp, #0
    va_start(args, format);
 8002348:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800234c:	603b      	str	r3, [r7, #0]
    int usbTxLength = vsnprintf(tx_buffer, BUFFER_LEN, format, args);
 800234e:	1d38      	adds	r0, r7, #4
 8002350:	683b      	ldr	r3, [r7, #0]
 8002352:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8002356:	2180      	movs	r1, #128	@ 0x80
 8002358:	f00a fdb4 	bl	800cec4 <vsniprintf>
 800235c:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
    if (usbTxLength > 0 && usbTxLength < BUFFER_LEN)
 8002360:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002364:	2b00      	cmp	r3, #0
 8002366:	dd0b      	ble.n	8002380 <my_printf+0x40>
 8002368:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800236c:	2b7f      	cmp	r3, #127	@ 0x7f
 800236e:	dc07      	bgt.n	8002380 <my_printf+0x40>
        CDC_Transmit_FS((uint8_t *)tx_buffer, usbTxLength);
 8002370:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002374:	b29a      	uxth	r2, r3
 8002376:	1d3b      	adds	r3, r7, #4
 8002378:	4611      	mov	r1, r2
 800237a:	4618      	mov	r0, r3
 800237c:	f009 fb56 	bl	800ba2c <CDC_Transmit_FS>
}
 8002380:	bf00      	nop
 8002382:	3788      	adds	r7, #136	@ 0x88
 8002384:	46bd      	mov	sp, r7
 8002386:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800238a:	b004      	add	sp, #16
 800238c:	4770      	bx	lr
	...

08002390 <i2c_read_addr8_data8>:
 * moved from i2c.h, these are all i2c function needed
 **/

extern I2C_HandleTypeDef hi2c1;

bool i2c_read_addr8_data8(uint8_t addr, uint8_t *data) {
 8002390:	b580      	push	{r7, lr}
 8002392:	b084      	sub	sp, #16
 8002394:	af02      	add	r7, sp, #8
 8002396:	4603      	mov	r3, r0
 8002398:	6039      	str	r1, [r7, #0]
 800239a:	71fb      	strb	r3, [r7, #7]
    if (HAL_I2C_Master_Transmit(&hi2c1, VL53L0X_DEFAULT_ADDRESS << 1, &addr, 1, HAL_MAX_DELAY) != HAL_OK) {
 800239c:	1dfa      	adds	r2, r7, #7
 800239e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80023a2:	9300      	str	r3, [sp, #0]
 80023a4:	2301      	movs	r3, #1
 80023a6:	2152      	movs	r1, #82	@ 0x52
 80023a8:	4812      	ldr	r0, [pc, #72]	@ (80023f4 <i2c_read_addr8_data8+0x64>)
 80023aa:	f002 f809 	bl	80043c0 <HAL_I2C_Master_Transmit>
 80023ae:	4603      	mov	r3, r0
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d006      	beq.n	80023c2 <i2c_read_addr8_data8+0x32>
        my_printf("[I2C] ERROR: Transmit failed i2c_read_addr8_data8 (register 0x%X)\r\n", addr);
 80023b4:	79fb      	ldrb	r3, [r7, #7]
 80023b6:	4619      	mov	r1, r3
 80023b8:	480f      	ldr	r0, [pc, #60]	@ (80023f8 <i2c_read_addr8_data8+0x68>)
 80023ba:	f7ff ffc1 	bl	8002340 <my_printf>
        return false;
 80023be:	2300      	movs	r3, #0
 80023c0:	e013      	b.n	80023ea <i2c_read_addr8_data8+0x5a>
    }
    if (HAL_I2C_Master_Receive(&hi2c1, VL53L0X_DEFAULT_ADDRESS << 1, data, 1, HAL_MAX_DELAY) != HAL_OK) {
 80023c2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80023c6:	9300      	str	r3, [sp, #0]
 80023c8:	2301      	movs	r3, #1
 80023ca:	683a      	ldr	r2, [r7, #0]
 80023cc:	2152      	movs	r1, #82	@ 0x52
 80023ce:	4809      	ldr	r0, [pc, #36]	@ (80023f4 <i2c_read_addr8_data8+0x64>)
 80023d0:	f002 f8f4 	bl	80045bc <HAL_I2C_Master_Receive>
 80023d4:	4603      	mov	r3, r0
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d006      	beq.n	80023e8 <i2c_read_addr8_data8+0x58>
        my_printf("[I2C] ERROR: Receive failed i2c_read_addr8_data8 (register 0x%X)\r\n", addr);
 80023da:	79fb      	ldrb	r3, [r7, #7]
 80023dc:	4619      	mov	r1, r3
 80023de:	4807      	ldr	r0, [pc, #28]	@ (80023fc <i2c_read_addr8_data8+0x6c>)
 80023e0:	f7ff ffae 	bl	8002340 <my_printf>
        return false;
 80023e4:	2300      	movs	r3, #0
 80023e6:	e000      	b.n	80023ea <i2c_read_addr8_data8+0x5a>
    }
    return true;
 80023e8:	2301      	movs	r3, #1
}
 80023ea:	4618      	mov	r0, r3
 80023ec:	3708      	adds	r7, #8
 80023ee:	46bd      	mov	sp, r7
 80023f0:	bd80      	pop	{r7, pc}
 80023f2:	bf00      	nop
 80023f4:	200002e8 	.word	0x200002e8
 80023f8:	0800f14c 	.word	0x0800f14c
 80023fc:	0800f190 	.word	0x0800f190

08002400 <i2c_read_addr8_data16>:

bool i2c_read_addr8_data16(uint8_t addr, uint16_t *data) {
 8002400:	b580      	push	{r7, lr}
 8002402:	b086      	sub	sp, #24
 8002404:	af02      	add	r7, sp, #8
 8002406:	4603      	mov	r3, r0
 8002408:	6039      	str	r1, [r7, #0]
 800240a:	71fb      	strb	r3, [r7, #7]
    if (HAL_I2C_Master_Transmit(&hi2c1, VL53L0X_DEFAULT_ADDRESS << 1, &addr, 1, HAL_MAX_DELAY) != HAL_OK) {
 800240c:	1dfa      	adds	r2, r7, #7
 800240e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002412:	9300      	str	r3, [sp, #0]
 8002414:	2301      	movs	r3, #1
 8002416:	2152      	movs	r1, #82	@ 0x52
 8002418:	4818      	ldr	r0, [pc, #96]	@ (800247c <i2c_read_addr8_data16+0x7c>)
 800241a:	f001 ffd1 	bl	80043c0 <HAL_I2C_Master_Transmit>
 800241e:	4603      	mov	r3, r0
 8002420:	2b00      	cmp	r3, #0
 8002422:	d006      	beq.n	8002432 <i2c_read_addr8_data16+0x32>
        my_printf("[I2C] ERROR: Transmit failed i2c_read_addr8_data16 (register 0x%X)\r\n", addr);
 8002424:	79fb      	ldrb	r3, [r7, #7]
 8002426:	4619      	mov	r1, r3
 8002428:	4815      	ldr	r0, [pc, #84]	@ (8002480 <i2c_read_addr8_data16+0x80>)
 800242a:	f7ff ff89 	bl	8002340 <my_printf>
        return false;
 800242e:	2300      	movs	r3, #0
 8002430:	e01f      	b.n	8002472 <i2c_read_addr8_data16+0x72>
    }
    uint8_t buf[2];
    if (HAL_I2C_Master_Receive(&hi2c1, VL53L0X_DEFAULT_ADDRESS << 1, buf, 2, HAL_MAX_DELAY) != HAL_OK) {
 8002432:	f107 020c 	add.w	r2, r7, #12
 8002436:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800243a:	9300      	str	r3, [sp, #0]
 800243c:	2302      	movs	r3, #2
 800243e:	2152      	movs	r1, #82	@ 0x52
 8002440:	480e      	ldr	r0, [pc, #56]	@ (800247c <i2c_read_addr8_data16+0x7c>)
 8002442:	f002 f8bb 	bl	80045bc <HAL_I2C_Master_Receive>
 8002446:	4603      	mov	r3, r0
 8002448:	2b00      	cmp	r3, #0
 800244a:	d006      	beq.n	800245a <i2c_read_addr8_data16+0x5a>
        my_printf("[I2C] ERROR: Receive failed i2c_read_addr8_data16 (register 0x%X)\r\n", addr);
 800244c:	79fb      	ldrb	r3, [r7, #7]
 800244e:	4619      	mov	r1, r3
 8002450:	480c      	ldr	r0, [pc, #48]	@ (8002484 <i2c_read_addr8_data16+0x84>)
 8002452:	f7ff ff75 	bl	8002340 <my_printf>
        return false;
 8002456:	2300      	movs	r3, #0
 8002458:	e00b      	b.n	8002472 <i2c_read_addr8_data16+0x72>
    }
    *data = (buf[0] << 8) | buf[1];
 800245a:	7b3b      	ldrb	r3, [r7, #12]
 800245c:	b21b      	sxth	r3, r3
 800245e:	021b      	lsls	r3, r3, #8
 8002460:	b21a      	sxth	r2, r3
 8002462:	7b7b      	ldrb	r3, [r7, #13]
 8002464:	b21b      	sxth	r3, r3
 8002466:	4313      	orrs	r3, r2
 8002468:	b21b      	sxth	r3, r3
 800246a:	b29a      	uxth	r2, r3
 800246c:	683b      	ldr	r3, [r7, #0]
 800246e:	801a      	strh	r2, [r3, #0]
    return true;
 8002470:	2301      	movs	r3, #1
}
 8002472:	4618      	mov	r0, r3
 8002474:	3710      	adds	r7, #16
 8002476:	46bd      	mov	sp, r7
 8002478:	bd80      	pop	{r7, pc}
 800247a:	bf00      	nop
 800247c:	200002e8 	.word	0x200002e8
 8002480:	0800f1d4 	.word	0x0800f1d4
 8002484:	0800f21c 	.word	0x0800f21c

08002488 <i2c_write_addr8_data8>:

bool i2c_write_addr8_data8(uint8_t addr, uint8_t data) {
 8002488:	b580      	push	{r7, lr}
 800248a:	b086      	sub	sp, #24
 800248c:	af02      	add	r7, sp, #8
 800248e:	4603      	mov	r3, r0
 8002490:	460a      	mov	r2, r1
 8002492:	71fb      	strb	r3, [r7, #7]
 8002494:	4613      	mov	r3, r2
 8002496:	71bb      	strb	r3, [r7, #6]
    uint8_t buf[2] = {addr, data};
 8002498:	79fb      	ldrb	r3, [r7, #7]
 800249a:	733b      	strb	r3, [r7, #12]
 800249c:	79bb      	ldrb	r3, [r7, #6]
 800249e:	737b      	strb	r3, [r7, #13]
    if (HAL_I2C_Master_Transmit(&hi2c1, VL53L0X_DEFAULT_ADDRESS << 1, buf, 2, HAL_MAX_DELAY) != HAL_OK) {
 80024a0:	f107 020c 	add.w	r2, r7, #12
 80024a4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80024a8:	9300      	str	r3, [sp, #0]
 80024aa:	2302      	movs	r3, #2
 80024ac:	2152      	movs	r1, #82	@ 0x52
 80024ae:	4809      	ldr	r0, [pc, #36]	@ (80024d4 <i2c_write_addr8_data8+0x4c>)
 80024b0:	f001 ff86 	bl	80043c0 <HAL_I2C_Master_Transmit>
 80024b4:	4603      	mov	r3, r0
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d007      	beq.n	80024ca <i2c_write_addr8_data8+0x42>
        my_printf("[I2C] ERROR: Write failed i2c_write_addr8_data8 (register 0x%X) on device 0x%X\r\n", addr, VL53L0X_DEFAULT_ADDRESS);
 80024ba:	79fb      	ldrb	r3, [r7, #7]
 80024bc:	2229      	movs	r2, #41	@ 0x29
 80024be:	4619      	mov	r1, r3
 80024c0:	4805      	ldr	r0, [pc, #20]	@ (80024d8 <i2c_write_addr8_data8+0x50>)
 80024c2:	f7ff ff3d 	bl	8002340 <my_printf>
        return false;
 80024c6:	2300      	movs	r3, #0
 80024c8:	e000      	b.n	80024cc <i2c_write_addr8_data8+0x44>
    }
    return true;
 80024ca:	2301      	movs	r3, #1
}
 80024cc:	4618      	mov	r0, r3
 80024ce:	3710      	adds	r7, #16
 80024d0:	46bd      	mov	sp, r7
 80024d2:	bd80      	pop	{r7, pc}
 80024d4:	200002e8 	.word	0x200002e8
 80024d8:	0800f260 	.word	0x0800f260

080024dc <i2c_read_addr8_data32>:

bool i2c_read_addr8_data32(uint8_t addr, uint32_t *data) {
 80024dc:	b580      	push	{r7, lr}
 80024de:	b086      	sub	sp, #24
 80024e0:	af02      	add	r7, sp, #8
 80024e2:	4603      	mov	r3, r0
 80024e4:	6039      	str	r1, [r7, #0]
 80024e6:	71fb      	strb	r3, [r7, #7]
    if (HAL_I2C_Master_Transmit(&hi2c1, VL53L0X_DEFAULT_ADDRESS << 1, &addr, 1, HAL_MAX_DELAY) != HAL_OK) {
 80024e8:	1dfa      	adds	r2, r7, #7
 80024ea:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80024ee:	9300      	str	r3, [sp, #0]
 80024f0:	2301      	movs	r3, #1
 80024f2:	2152      	movs	r1, #82	@ 0x52
 80024f4:	4819      	ldr	r0, [pc, #100]	@ (800255c <i2c_read_addr8_data32+0x80>)
 80024f6:	f001 ff63 	bl	80043c0 <HAL_I2C_Master_Transmit>
 80024fa:	4603      	mov	r3, r0
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d006      	beq.n	800250e <i2c_read_addr8_data32+0x32>
        my_printf("[I2C] ERROR: Transmit failed i2c_read_addr8_data32 (register 0x%X)\r\n", addr);
 8002500:	79fb      	ldrb	r3, [r7, #7]
 8002502:	4619      	mov	r1, r3
 8002504:	4816      	ldr	r0, [pc, #88]	@ (8002560 <i2c_read_addr8_data32+0x84>)
 8002506:	f7ff ff1b 	bl	8002340 <my_printf>
        return false;
 800250a:	2300      	movs	r3, #0
 800250c:	e021      	b.n	8002552 <i2c_read_addr8_data32+0x76>
    }
    uint8_t buf[4];
    if (HAL_I2C_Master_Receive(&hi2c1, VL53L0X_DEFAULT_ADDRESS << 1, buf, 4, HAL_MAX_DELAY) != HAL_OK) {
 800250e:	f107 020c 	add.w	r2, r7, #12
 8002512:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002516:	9300      	str	r3, [sp, #0]
 8002518:	2304      	movs	r3, #4
 800251a:	2152      	movs	r1, #82	@ 0x52
 800251c:	480f      	ldr	r0, [pc, #60]	@ (800255c <i2c_read_addr8_data32+0x80>)
 800251e:	f002 f84d 	bl	80045bc <HAL_I2C_Master_Receive>
 8002522:	4603      	mov	r3, r0
 8002524:	2b00      	cmp	r3, #0
 8002526:	d006      	beq.n	8002536 <i2c_read_addr8_data32+0x5a>
        my_printf("[I2C] ERROR: Receive failed i2c_read_addr8_data32 (register 0x%X)\r\n", addr);
 8002528:	79fb      	ldrb	r3, [r7, #7]
 800252a:	4619      	mov	r1, r3
 800252c:	480d      	ldr	r0, [pc, #52]	@ (8002564 <i2c_read_addr8_data32+0x88>)
 800252e:	f7ff ff07 	bl	8002340 <my_printf>
        return false;
 8002532:	2300      	movs	r3, #0
 8002534:	e00d      	b.n	8002552 <i2c_read_addr8_data32+0x76>
    }
    *data = (buf[0] << 24) | (buf[1] << 16) | (buf[2] << 8) | buf[3];
 8002536:	7b3b      	ldrb	r3, [r7, #12]
 8002538:	061a      	lsls	r2, r3, #24
 800253a:	7b7b      	ldrb	r3, [r7, #13]
 800253c:	041b      	lsls	r3, r3, #16
 800253e:	431a      	orrs	r2, r3
 8002540:	7bbb      	ldrb	r3, [r7, #14]
 8002542:	021b      	lsls	r3, r3, #8
 8002544:	4313      	orrs	r3, r2
 8002546:	7bfa      	ldrb	r2, [r7, #15]
 8002548:	4313      	orrs	r3, r2
 800254a:	461a      	mov	r2, r3
 800254c:	683b      	ldr	r3, [r7, #0]
 800254e:	601a      	str	r2, [r3, #0]
    return true;
 8002550:	2301      	movs	r3, #1
}
 8002552:	4618      	mov	r0, r3
 8002554:	3710      	adds	r7, #16
 8002556:	46bd      	mov	sp, r7
 8002558:	bd80      	pop	{r7, pc}
 800255a:	bf00      	nop
 800255c:	200002e8 	.word	0x200002e8
 8002560:	0800f2b4 	.word	0x0800f2b4
 8002564:	0800f2fc 	.word	0x0800f2fc

08002568 <i2c_write_addr8_bytes>:

bool i2c_write_addr8_bytes(uint8_t addr, const uint8_t *data, uint8_t length) {
 8002568:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800256c:	b087      	sub	sp, #28
 800256e:	af02      	add	r7, sp, #8
 8002570:	4603      	mov	r3, r0
 8002572:	6039      	str	r1, [r7, #0]
 8002574:	71fb      	strb	r3, [r7, #7]
 8002576:	4613      	mov	r3, r2
 8002578:	71bb      	strb	r3, [r7, #6]
 800257a:	466b      	mov	r3, sp
 800257c:	461e      	mov	r6, r3
    uint8_t buf[1 + length];
 800257e:	79bb      	ldrb	r3, [r7, #6]
 8002580:	1c59      	adds	r1, r3, #1
 8002582:	1e4b      	subs	r3, r1, #1
 8002584:	60fb      	str	r3, [r7, #12]
 8002586:	460a      	mov	r2, r1
 8002588:	2300      	movs	r3, #0
 800258a:	4690      	mov	r8, r2
 800258c:	4699      	mov	r9, r3
 800258e:	f04f 0200 	mov.w	r2, #0
 8002592:	f04f 0300 	mov.w	r3, #0
 8002596:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800259a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800259e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80025a2:	460a      	mov	r2, r1
 80025a4:	2300      	movs	r3, #0
 80025a6:	4614      	mov	r4, r2
 80025a8:	461d      	mov	r5, r3
 80025aa:	f04f 0200 	mov.w	r2, #0
 80025ae:	f04f 0300 	mov.w	r3, #0
 80025b2:	00eb      	lsls	r3, r5, #3
 80025b4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80025b8:	00e2      	lsls	r2, r4, #3
 80025ba:	460b      	mov	r3, r1
 80025bc:	3307      	adds	r3, #7
 80025be:	08db      	lsrs	r3, r3, #3
 80025c0:	00db      	lsls	r3, r3, #3
 80025c2:	ebad 0d03 	sub.w	sp, sp, r3
 80025c6:	ab02      	add	r3, sp, #8
 80025c8:	3300      	adds	r3, #0
 80025ca:	60bb      	str	r3, [r7, #8]
    buf[0] = addr;
 80025cc:	68bb      	ldr	r3, [r7, #8]
 80025ce:	79fa      	ldrb	r2, [r7, #7]
 80025d0:	701a      	strb	r2, [r3, #0]
    memcpy(&buf[1], data, length);
 80025d2:	68bb      	ldr	r3, [r7, #8]
 80025d4:	3301      	adds	r3, #1
 80025d6:	79ba      	ldrb	r2, [r7, #6]
 80025d8:	6839      	ldr	r1, [r7, #0]
 80025da:	4618      	mov	r0, r3
 80025dc:	f00a fd93 	bl	800d106 <memcpy>

    if (HAL_I2C_Master_Transmit(&hi2c1, VL53L0X_DEFAULT_ADDRESS << 1, buf, length + 1, HAL_MAX_DELAY) != HAL_OK) {
 80025e0:	79bb      	ldrb	r3, [r7, #6]
 80025e2:	b29b      	uxth	r3, r3
 80025e4:	3301      	adds	r3, #1
 80025e6:	b29b      	uxth	r3, r3
 80025e8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80025ec:	9200      	str	r2, [sp, #0]
 80025ee:	68ba      	ldr	r2, [r7, #8]
 80025f0:	2152      	movs	r1, #82	@ 0x52
 80025f2:	480a      	ldr	r0, [pc, #40]	@ (800261c <i2c_write_addr8_bytes+0xb4>)
 80025f4:	f001 fee4 	bl	80043c0 <HAL_I2C_Master_Transmit>
 80025f8:	4603      	mov	r3, r0
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d006      	beq.n	800260c <i2c_write_addr8_bytes+0xa4>
        my_printf("[I2C] ERROR: Write failed i2c_write_addr8_bytes (register 0x%X)\r\n", addr);
 80025fe:	79fb      	ldrb	r3, [r7, #7]
 8002600:	4619      	mov	r1, r3
 8002602:	4807      	ldr	r0, [pc, #28]	@ (8002620 <i2c_write_addr8_bytes+0xb8>)
 8002604:	f7ff fe9c 	bl	8002340 <my_printf>
        return false;
 8002608:	2300      	movs	r3, #0
 800260a:	e000      	b.n	800260e <i2c_write_addr8_bytes+0xa6>
    }
    return true;
 800260c:	2301      	movs	r3, #1
 800260e:	46b5      	mov	sp, r6
}
 8002610:	4618      	mov	r0, r3
 8002612:	3714      	adds	r7, #20
 8002614:	46bd      	mov	sp, r7
 8002616:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800261a:	bf00      	nop
 800261c:	200002e8 	.word	0x200002e8
 8002620:	0800f340 	.word	0x0800f340

08002624 <i2c_read_addr8_bytes>:

bool i2c_read_addr8_bytes(uint8_t addr, uint8_t *data, uint8_t length) {
 8002624:	b580      	push	{r7, lr}
 8002626:	b084      	sub	sp, #16
 8002628:	af02      	add	r7, sp, #8
 800262a:	4603      	mov	r3, r0
 800262c:	6039      	str	r1, [r7, #0]
 800262e:	71fb      	strb	r3, [r7, #7]
 8002630:	4613      	mov	r3, r2
 8002632:	71bb      	strb	r3, [r7, #6]
    if (HAL_I2C_Master_Transmit(&hi2c1, VL53L0X_DEFAULT_ADDRESS << 1, &addr, 1, HAL_MAX_DELAY) != HAL_OK) {
 8002634:	1dfa      	adds	r2, r7, #7
 8002636:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800263a:	9300      	str	r3, [sp, #0]
 800263c:	2301      	movs	r3, #1
 800263e:	2152      	movs	r1, #82	@ 0x52
 8002640:	4812      	ldr	r0, [pc, #72]	@ (800268c <i2c_read_addr8_bytes+0x68>)
 8002642:	f001 febd 	bl	80043c0 <HAL_I2C_Master_Transmit>
 8002646:	4603      	mov	r3, r0
 8002648:	2b00      	cmp	r3, #0
 800264a:	d006      	beq.n	800265a <i2c_read_addr8_bytes+0x36>
        my_printf("[I2C] ERROR: Transmit failed i2c_read_addr8_bytes (register 0x%X)\r\n", addr);
 800264c:	79fb      	ldrb	r3, [r7, #7]
 800264e:	4619      	mov	r1, r3
 8002650:	480f      	ldr	r0, [pc, #60]	@ (8002690 <i2c_read_addr8_bytes+0x6c>)
 8002652:	f7ff fe75 	bl	8002340 <my_printf>
        return false;
 8002656:	2300      	movs	r3, #0
 8002658:	e014      	b.n	8002684 <i2c_read_addr8_bytes+0x60>
    }
    if (HAL_I2C_Master_Receive(&hi2c1, VL53L0X_DEFAULT_ADDRESS << 1, data, length, HAL_MAX_DELAY) != HAL_OK) {
 800265a:	79bb      	ldrb	r3, [r7, #6]
 800265c:	b29b      	uxth	r3, r3
 800265e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002662:	9200      	str	r2, [sp, #0]
 8002664:	683a      	ldr	r2, [r7, #0]
 8002666:	2152      	movs	r1, #82	@ 0x52
 8002668:	4808      	ldr	r0, [pc, #32]	@ (800268c <i2c_read_addr8_bytes+0x68>)
 800266a:	f001 ffa7 	bl	80045bc <HAL_I2C_Master_Receive>
 800266e:	4603      	mov	r3, r0
 8002670:	2b00      	cmp	r3, #0
 8002672:	d006      	beq.n	8002682 <i2c_read_addr8_bytes+0x5e>
        my_printf("[I2C] ERROR: Receive failed i2c_read_addr8_bytes (register 0x%X)\r\n", addr);
 8002674:	79fb      	ldrb	r3, [r7, #7]
 8002676:	4619      	mov	r1, r3
 8002678:	4806      	ldr	r0, [pc, #24]	@ (8002694 <i2c_read_addr8_bytes+0x70>)
 800267a:	f7ff fe61 	bl	8002340 <my_printf>
        return false;
 800267e:	2300      	movs	r3, #0
 8002680:	e000      	b.n	8002684 <i2c_read_addr8_bytes+0x60>
    }
    return true;
 8002682:	2301      	movs	r3, #1
}
 8002684:	4618      	mov	r0, r3
 8002686:	3708      	adds	r7, #8
 8002688:	46bd      	mov	sp, r7
 800268a:	bd80      	pop	{r7, pc}
 800268c:	200002e8 	.word	0x200002e8
 8002690:	0800f384 	.word	0x0800f384
 8002694:	0800f3c8 	.word	0x0800f3c8

08002698 <device_is_booted>:
/**
 * We can read the model id to confirm that the device is booted.
 * (There is no fresh_out_of_reset as on the vl6180x)
 */
static bool device_is_booted()
{
 8002698:	b580      	push	{r7, lr}
 800269a:	b082      	sub	sp, #8
 800269c:	af00      	add	r7, sp, #0
    printf("check device is booted\r\n");
 800269e:	4813      	ldr	r0, [pc, #76]	@ (80026ec <device_is_booted+0x54>)
 80026a0:	f00a fb96 	bl	800cdd0 <puts>
    uint8_t device_id = 0;
 80026a4:	2300      	movs	r3, #0
 80026a6:	71fb      	strb	r3, [r7, #7]
    if (!i2c_read_addr8_data8(REG_IDENTIFICATION_MODEL_ID, &device_id)) {
 80026a8:	1dfb      	adds	r3, r7, #7
 80026aa:	4619      	mov	r1, r3
 80026ac:	20c0      	movs	r0, #192	@ 0xc0
 80026ae:	f7ff fe6f 	bl	8002390 <i2c_read_addr8_data8>
 80026b2:	4603      	mov	r3, r0
 80026b4:	f083 0301 	eor.w	r3, r3, #1
 80026b8:	b2db      	uxtb	r3, r3
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d006      	beq.n	80026cc <device_is_booted+0x34>
        printf("current device id: %d", device_id);
 80026be:	79fb      	ldrb	r3, [r7, #7]
 80026c0:	4619      	mov	r1, r3
 80026c2:	480b      	ldr	r0, [pc, #44]	@ (80026f0 <device_is_booted+0x58>)
 80026c4:	f00a fb1c 	bl	800cd00 <iprintf>
        return false;
 80026c8:	2300      	movs	r3, #0
 80026ca:	e00a      	b.n	80026e2 <device_is_booted+0x4a>
    } else {
        printf("device id: %d", device_id);
 80026cc:	79fb      	ldrb	r3, [r7, #7]
 80026ce:	4619      	mov	r1, r3
 80026d0:	4808      	ldr	r0, [pc, #32]	@ (80026f4 <device_is_booted+0x5c>)
 80026d2:	f00a fb15 	bl	800cd00 <iprintf>
    }
    return device_id == VL53L0X_EXPECTED_DEVICE_ID;
 80026d6:	79fb      	ldrb	r3, [r7, #7]
 80026d8:	2bee      	cmp	r3, #238	@ 0xee
 80026da:	bf0c      	ite	eq
 80026dc:	2301      	moveq	r3, #1
 80026de:	2300      	movne	r3, #0
 80026e0:	b2db      	uxtb	r3, r3
}
 80026e2:	4618      	mov	r0, r3
 80026e4:	3708      	adds	r7, #8
 80026e6:	46bd      	mov	sp, r7
 80026e8:	bd80      	pop	{r7, pc}
 80026ea:	bf00      	nop
 80026ec:	0800f40c 	.word	0x0800f40c
 80026f0:	0800f424 	.word	0x0800f424
 80026f4:	0800f43c 	.word	0x0800f43c

080026f8 <data_init>:

/**
 * One time device initialization
 */
static bool data_init()
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	b082      	sub	sp, #8
 80026fc:	af00      	add	r7, sp, #0
    bool success = false;
 80026fe:	2300      	movs	r3, #0
 8002700:	71fb      	strb	r3, [r7, #7]

    /* Set 2v8 mode */
    uint8_t vhv_config_scl_sda = 0;
 8002702:	2300      	movs	r3, #0
 8002704:	71bb      	strb	r3, [r7, #6]
    if (!i2c_read_addr8_data8(REG_VHV_CONFIG_PAD_SCL_SDA_EXTSUP_HV, &vhv_config_scl_sda)) {
 8002706:	1dbb      	adds	r3, r7, #6
 8002708:	4619      	mov	r1, r3
 800270a:	2089      	movs	r0, #137	@ 0x89
 800270c:	f7ff fe40 	bl	8002390 <i2c_read_addr8_data8>
 8002710:	4603      	mov	r3, r0
 8002712:	f083 0301 	eor.w	r3, r3, #1
 8002716:	b2db      	uxtb	r3, r3
 8002718:	2b00      	cmp	r3, #0
 800271a:	d001      	beq.n	8002720 <data_init+0x28>
        return false;
 800271c:	2300      	movs	r3, #0
 800271e:	e073      	b.n	8002808 <data_init+0x110>
    }
    vhv_config_scl_sda |= 0x01;
 8002720:	79bb      	ldrb	r3, [r7, #6]
 8002722:	f043 0301 	orr.w	r3, r3, #1
 8002726:	b2db      	uxtb	r3, r3
 8002728:	71bb      	strb	r3, [r7, #6]
    if (!i2c_write_addr8_data8(REG_VHV_CONFIG_PAD_SCL_SDA_EXTSUP_HV, vhv_config_scl_sda)) {
 800272a:	79bb      	ldrb	r3, [r7, #6]
 800272c:	4619      	mov	r1, r3
 800272e:	2089      	movs	r0, #137	@ 0x89
 8002730:	f7ff feaa 	bl	8002488 <i2c_write_addr8_data8>
 8002734:	4603      	mov	r3, r0
 8002736:	f083 0301 	eor.w	r3, r3, #1
 800273a:	b2db      	uxtb	r3, r3
 800273c:	2b00      	cmp	r3, #0
 800273e:	d001      	beq.n	8002744 <data_init+0x4c>
        return false;
 8002740:	2300      	movs	r3, #0
 8002742:	e061      	b.n	8002808 <data_init+0x110>
    }

    /* Set I2C standard mode */
    success = i2c_write_addr8_data8(0x88, 0x00);
 8002744:	2100      	movs	r1, #0
 8002746:	2088      	movs	r0, #136	@ 0x88
 8002748:	f7ff fe9e 	bl	8002488 <i2c_write_addr8_data8>
 800274c:	4603      	mov	r3, r0
 800274e:	71fb      	strb	r3, [r7, #7]

    success &= i2c_write_addr8_data8(0x80, 0x01);
 8002750:	2101      	movs	r1, #1
 8002752:	2080      	movs	r0, #128	@ 0x80
 8002754:	f7ff fe98 	bl	8002488 <i2c_write_addr8_data8>
 8002758:	4603      	mov	r3, r0
 800275a:	461a      	mov	r2, r3
 800275c:	79fb      	ldrb	r3, [r7, #7]
 800275e:	4013      	ands	r3, r2
 8002760:	2b00      	cmp	r3, #0
 8002762:	bf14      	ite	ne
 8002764:	2301      	movne	r3, #1
 8002766:	2300      	moveq	r3, #0
 8002768:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0xFF, 0x01);
 800276a:	2101      	movs	r1, #1
 800276c:	20ff      	movs	r0, #255	@ 0xff
 800276e:	f7ff fe8b 	bl	8002488 <i2c_write_addr8_data8>
 8002772:	4603      	mov	r3, r0
 8002774:	461a      	mov	r2, r3
 8002776:	79fb      	ldrb	r3, [r7, #7]
 8002778:	4013      	ands	r3, r2
 800277a:	2b00      	cmp	r3, #0
 800277c:	bf14      	ite	ne
 800277e:	2301      	movne	r3, #1
 8002780:	2300      	moveq	r3, #0
 8002782:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x00, 0x00);
 8002784:	2100      	movs	r1, #0
 8002786:	2000      	movs	r0, #0
 8002788:	f7ff fe7e 	bl	8002488 <i2c_write_addr8_data8>
 800278c:	4603      	mov	r3, r0
 800278e:	461a      	mov	r2, r3
 8002790:	79fb      	ldrb	r3, [r7, #7]
 8002792:	4013      	ands	r3, r2
 8002794:	2b00      	cmp	r3, #0
 8002796:	bf14      	ite	ne
 8002798:	2301      	movne	r3, #1
 800279a:	2300      	moveq	r3, #0
 800279c:	71fb      	strb	r3, [r7, #7]
    /* It may be unnecessary to retrieve the stop variable for each sensor */
    success &= i2c_read_addr8_data8(0x91, &stop_variable);
 800279e:	491c      	ldr	r1, [pc, #112]	@ (8002810 <data_init+0x118>)
 80027a0:	2091      	movs	r0, #145	@ 0x91
 80027a2:	f7ff fdf5 	bl	8002390 <i2c_read_addr8_data8>
 80027a6:	4603      	mov	r3, r0
 80027a8:	461a      	mov	r2, r3
 80027aa:	79fb      	ldrb	r3, [r7, #7]
 80027ac:	4013      	ands	r3, r2
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	bf14      	ite	ne
 80027b2:	2301      	movne	r3, #1
 80027b4:	2300      	moveq	r3, #0
 80027b6:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x00, 0x01);
 80027b8:	2101      	movs	r1, #1
 80027ba:	2000      	movs	r0, #0
 80027bc:	f7ff fe64 	bl	8002488 <i2c_write_addr8_data8>
 80027c0:	4603      	mov	r3, r0
 80027c2:	461a      	mov	r2, r3
 80027c4:	79fb      	ldrb	r3, [r7, #7]
 80027c6:	4013      	ands	r3, r2
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	bf14      	ite	ne
 80027cc:	2301      	movne	r3, #1
 80027ce:	2300      	moveq	r3, #0
 80027d0:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0xFF, 0x00);
 80027d2:	2100      	movs	r1, #0
 80027d4:	20ff      	movs	r0, #255	@ 0xff
 80027d6:	f7ff fe57 	bl	8002488 <i2c_write_addr8_data8>
 80027da:	4603      	mov	r3, r0
 80027dc:	461a      	mov	r2, r3
 80027de:	79fb      	ldrb	r3, [r7, #7]
 80027e0:	4013      	ands	r3, r2
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	bf14      	ite	ne
 80027e6:	2301      	movne	r3, #1
 80027e8:	2300      	moveq	r3, #0
 80027ea:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x80, 0x00);
 80027ec:	2100      	movs	r1, #0
 80027ee:	2080      	movs	r0, #128	@ 0x80
 80027f0:	f7ff fe4a 	bl	8002488 <i2c_write_addr8_data8>
 80027f4:	4603      	mov	r3, r0
 80027f6:	461a      	mov	r2, r3
 80027f8:	79fb      	ldrb	r3, [r7, #7]
 80027fa:	4013      	ands	r3, r2
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	bf14      	ite	ne
 8002800:	2301      	movne	r3, #1
 8002802:	2300      	moveq	r3, #0
 8002804:	71fb      	strb	r3, [r7, #7]

    return success;
 8002806:	79fb      	ldrb	r3, [r7, #7]
}
 8002808:	4618      	mov	r0, r3
 800280a:	3708      	adds	r7, #8
 800280c:	46bd      	mov	sp, r7
 800280e:	bd80      	pop	{r7, pc}
 8002810:	200004b7 	.word	0x200004b7

08002814 <read_strobe>:
/**
 * Wait for strobe value to be set. This is used when we read values
 * from NVM (non volatile memory).
 */
static bool read_strobe()
{
 8002814:	b580      	push	{r7, lr}
 8002816:	b082      	sub	sp, #8
 8002818:	af00      	add	r7, sp, #0
    bool success = false;
 800281a:	2300      	movs	r3, #0
 800281c:	71fb      	strb	r3, [r7, #7]
    uint8_t strobe = 0;
 800281e:	2300      	movs	r3, #0
 8002820:	71bb      	strb	r3, [r7, #6]
    if (!i2c_write_addr8_data8(0x83, 0x00)) {
 8002822:	2100      	movs	r1, #0
 8002824:	2083      	movs	r0, #131	@ 0x83
 8002826:	f7ff fe2f 	bl	8002488 <i2c_write_addr8_data8>
 800282a:	4603      	mov	r3, r0
 800282c:	f083 0301 	eor.w	r3, r3, #1
 8002830:	b2db      	uxtb	r3, r3
 8002832:	2b00      	cmp	r3, #0
 8002834:	d001      	beq.n	800283a <read_strobe+0x26>
        return false;
 8002836:	2300      	movs	r3, #0
 8002838:	e021      	b.n	800287e <read_strobe+0x6a>
    }
    do {
        success = i2c_read_addr8_data8(0x83, &strobe);
 800283a:	1dbb      	adds	r3, r7, #6
 800283c:	4619      	mov	r1, r3
 800283e:	2083      	movs	r0, #131	@ 0x83
 8002840:	f7ff fda6 	bl	8002390 <i2c_read_addr8_data8>
 8002844:	4603      	mov	r3, r0
 8002846:	71fb      	strb	r3, [r7, #7]
    } while (success && (strobe == 0));
 8002848:	79fb      	ldrb	r3, [r7, #7]
 800284a:	2b00      	cmp	r3, #0
 800284c:	d002      	beq.n	8002854 <read_strobe+0x40>
 800284e:	79bb      	ldrb	r3, [r7, #6]
 8002850:	2b00      	cmp	r3, #0
 8002852:	d0f2      	beq.n	800283a <read_strobe+0x26>
    if (!success) {
 8002854:	79fb      	ldrb	r3, [r7, #7]
 8002856:	f083 0301 	eor.w	r3, r3, #1
 800285a:	b2db      	uxtb	r3, r3
 800285c:	2b00      	cmp	r3, #0
 800285e:	d001      	beq.n	8002864 <read_strobe+0x50>
        return false;
 8002860:	2300      	movs	r3, #0
 8002862:	e00c      	b.n	800287e <read_strobe+0x6a>
    }
    if (!i2c_write_addr8_data8(0x83, 0x01)) {
 8002864:	2101      	movs	r1, #1
 8002866:	2083      	movs	r0, #131	@ 0x83
 8002868:	f7ff fe0e 	bl	8002488 <i2c_write_addr8_data8>
 800286c:	4603      	mov	r3, r0
 800286e:	f083 0301 	eor.w	r3, r3, #1
 8002872:	b2db      	uxtb	r3, r3
 8002874:	2b00      	cmp	r3, #0
 8002876:	d001      	beq.n	800287c <read_strobe+0x68>
        return false;
 8002878:	2300      	movs	r3, #0
 800287a:	e000      	b.n	800287e <read_strobe+0x6a>
    }
    return true;
 800287c:	2301      	movs	r3, #1
}
 800287e:	4618      	mov	r0, r3
 8002880:	3708      	adds	r7, #8
 8002882:	46bd      	mov	sp, r7
 8002884:	bd80      	pop	{r7, pc}

08002886 <get_spad_info_from_nvm>:
 * or only non-aperture SPADs. The number of SPADs to enable and which type
 * are also saved during the calibration step at ST factory and can be retrieved
 * from NVM.
 */
static bool get_spad_info_from_nvm(uint8_t *spad_count, uint8_t *spad_type, uint8_t good_spad_map[6])
{
 8002886:	b580      	push	{r7, lr}
 8002888:	b086      	sub	sp, #24
 800288a:	af00      	add	r7, sp, #0
 800288c:	60f8      	str	r0, [r7, #12]
 800288e:	60b9      	str	r1, [r7, #8]
 8002890:	607a      	str	r2, [r7, #4]
    bool success = false;
 8002892:	2300      	movs	r3, #0
 8002894:	75fb      	strb	r3, [r7, #23]
    uint8_t tmp_data8 = 0;
 8002896:	2300      	movs	r3, #0
 8002898:	75bb      	strb	r3, [r7, #22]
    uint32_t tmp_data32 = 0;
 800289a:	2300      	movs	r3, #0
 800289c:	613b      	str	r3, [r7, #16]

    /* Setup to read from NVM */
    success  = i2c_write_addr8_data8(0x80, 0x01);
 800289e:	2101      	movs	r1, #1
 80028a0:	2080      	movs	r0, #128	@ 0x80
 80028a2:	f7ff fdf1 	bl	8002488 <i2c_write_addr8_data8>
 80028a6:	4603      	mov	r3, r0
 80028a8:	75fb      	strb	r3, [r7, #23]
    success &= i2c_write_addr8_data8(0xFF, 0x01);
 80028aa:	2101      	movs	r1, #1
 80028ac:	20ff      	movs	r0, #255	@ 0xff
 80028ae:	f7ff fdeb 	bl	8002488 <i2c_write_addr8_data8>
 80028b2:	4603      	mov	r3, r0
 80028b4:	461a      	mov	r2, r3
 80028b6:	7dfb      	ldrb	r3, [r7, #23]
 80028b8:	4013      	ands	r3, r2
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	bf14      	ite	ne
 80028be:	2301      	movne	r3, #1
 80028c0:	2300      	moveq	r3, #0
 80028c2:	75fb      	strb	r3, [r7, #23]
    success &= i2c_write_addr8_data8(0x00, 0x00);
 80028c4:	2100      	movs	r1, #0
 80028c6:	2000      	movs	r0, #0
 80028c8:	f7ff fdde 	bl	8002488 <i2c_write_addr8_data8>
 80028cc:	4603      	mov	r3, r0
 80028ce:	461a      	mov	r2, r3
 80028d0:	7dfb      	ldrb	r3, [r7, #23]
 80028d2:	4013      	ands	r3, r2
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	bf14      	ite	ne
 80028d8:	2301      	movne	r3, #1
 80028da:	2300      	moveq	r3, #0
 80028dc:	75fb      	strb	r3, [r7, #23]
    success &= i2c_write_addr8_data8(0xFF, 0x06);
 80028de:	2106      	movs	r1, #6
 80028e0:	20ff      	movs	r0, #255	@ 0xff
 80028e2:	f7ff fdd1 	bl	8002488 <i2c_write_addr8_data8>
 80028e6:	4603      	mov	r3, r0
 80028e8:	461a      	mov	r2, r3
 80028ea:	7dfb      	ldrb	r3, [r7, #23]
 80028ec:	4013      	ands	r3, r2
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	bf14      	ite	ne
 80028f2:	2301      	movne	r3, #1
 80028f4:	2300      	moveq	r3, #0
 80028f6:	75fb      	strb	r3, [r7, #23]
    success &= i2c_read_addr8_data8(0x83, &tmp_data8);
 80028f8:	f107 0316 	add.w	r3, r7, #22
 80028fc:	4619      	mov	r1, r3
 80028fe:	2083      	movs	r0, #131	@ 0x83
 8002900:	f7ff fd46 	bl	8002390 <i2c_read_addr8_data8>
 8002904:	4603      	mov	r3, r0
 8002906:	461a      	mov	r2, r3
 8002908:	7dfb      	ldrb	r3, [r7, #23]
 800290a:	4013      	ands	r3, r2
 800290c:	2b00      	cmp	r3, #0
 800290e:	bf14      	ite	ne
 8002910:	2301      	movne	r3, #1
 8002912:	2300      	moveq	r3, #0
 8002914:	75fb      	strb	r3, [r7, #23]
    success &= i2c_write_addr8_data8(0x83, tmp_data8 | 0x04);
 8002916:	7dbb      	ldrb	r3, [r7, #22]
 8002918:	f043 0304 	orr.w	r3, r3, #4
 800291c:	b2db      	uxtb	r3, r3
 800291e:	4619      	mov	r1, r3
 8002920:	2083      	movs	r0, #131	@ 0x83
 8002922:	f7ff fdb1 	bl	8002488 <i2c_write_addr8_data8>
 8002926:	4603      	mov	r3, r0
 8002928:	461a      	mov	r2, r3
 800292a:	7dfb      	ldrb	r3, [r7, #23]
 800292c:	4013      	ands	r3, r2
 800292e:	2b00      	cmp	r3, #0
 8002930:	bf14      	ite	ne
 8002932:	2301      	movne	r3, #1
 8002934:	2300      	moveq	r3, #0
 8002936:	75fb      	strb	r3, [r7, #23]
    success &= i2c_write_addr8_data8(0xFF, 0x07);
 8002938:	2107      	movs	r1, #7
 800293a:	20ff      	movs	r0, #255	@ 0xff
 800293c:	f7ff fda4 	bl	8002488 <i2c_write_addr8_data8>
 8002940:	4603      	mov	r3, r0
 8002942:	461a      	mov	r2, r3
 8002944:	7dfb      	ldrb	r3, [r7, #23]
 8002946:	4013      	ands	r3, r2
 8002948:	2b00      	cmp	r3, #0
 800294a:	bf14      	ite	ne
 800294c:	2301      	movne	r3, #1
 800294e:	2300      	moveq	r3, #0
 8002950:	75fb      	strb	r3, [r7, #23]
    success &= i2c_write_addr8_data8(0x81, 0x01);
 8002952:	2101      	movs	r1, #1
 8002954:	2081      	movs	r0, #129	@ 0x81
 8002956:	f7ff fd97 	bl	8002488 <i2c_write_addr8_data8>
 800295a:	4603      	mov	r3, r0
 800295c:	461a      	mov	r2, r3
 800295e:	7dfb      	ldrb	r3, [r7, #23]
 8002960:	4013      	ands	r3, r2
 8002962:	2b00      	cmp	r3, #0
 8002964:	bf14      	ite	ne
 8002966:	2301      	movne	r3, #1
 8002968:	2300      	moveq	r3, #0
 800296a:	75fb      	strb	r3, [r7, #23]
    success &= i2c_write_addr8_data8(0x80, 0x01);
 800296c:	2101      	movs	r1, #1
 800296e:	2080      	movs	r0, #128	@ 0x80
 8002970:	f7ff fd8a 	bl	8002488 <i2c_write_addr8_data8>
 8002974:	4603      	mov	r3, r0
 8002976:	461a      	mov	r2, r3
 8002978:	7dfb      	ldrb	r3, [r7, #23]
 800297a:	4013      	ands	r3, r2
 800297c:	2b00      	cmp	r3, #0
 800297e:	bf14      	ite	ne
 8002980:	2301      	movne	r3, #1
 8002982:	2300      	moveq	r3, #0
 8002984:	75fb      	strb	r3, [r7, #23]
    if (!success) {
 8002986:	7dfb      	ldrb	r3, [r7, #23]
 8002988:	f083 0301 	eor.w	r3, r3, #1
 800298c:	b2db      	uxtb	r3, r3
 800298e:	2b00      	cmp	r3, #0
 8002990:	d001      	beq.n	8002996 <get_spad_info_from_nvm+0x110>
      return false;
 8002992:	2300      	movs	r3, #0
 8002994:	e0c1      	b.n	8002b1a <get_spad_info_from_nvm+0x294>
    }

    /* Get the SPAD count and type */
    success &= i2c_write_addr8_data8(0x94, 0x6b);
 8002996:	216b      	movs	r1, #107	@ 0x6b
 8002998:	2094      	movs	r0, #148	@ 0x94
 800299a:	f7ff fd75 	bl	8002488 <i2c_write_addr8_data8>
 800299e:	4603      	mov	r3, r0
 80029a0:	461a      	mov	r2, r3
 80029a2:	7dfb      	ldrb	r3, [r7, #23]
 80029a4:	4013      	ands	r3, r2
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	bf14      	ite	ne
 80029aa:	2301      	movne	r3, #1
 80029ac:	2300      	moveq	r3, #0
 80029ae:	75fb      	strb	r3, [r7, #23]
    if (!success) {
 80029b0:	7dfb      	ldrb	r3, [r7, #23]
 80029b2:	f083 0301 	eor.w	r3, r3, #1
 80029b6:	b2db      	uxtb	r3, r3
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d001      	beq.n	80029c0 <get_spad_info_from_nvm+0x13a>
        return false;
 80029bc:	2300      	movs	r3, #0
 80029be:	e0ac      	b.n	8002b1a <get_spad_info_from_nvm+0x294>
    }
    if (!read_strobe()) {
 80029c0:	f7ff ff28 	bl	8002814 <read_strobe>
 80029c4:	4603      	mov	r3, r0
 80029c6:	f083 0301 	eor.w	r3, r3, #1
 80029ca:	b2db      	uxtb	r3, r3
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d001      	beq.n	80029d4 <get_spad_info_from_nvm+0x14e>
        return false;
 80029d0:	2300      	movs	r3, #0
 80029d2:	e0a2      	b.n	8002b1a <get_spad_info_from_nvm+0x294>
    }
    success &= i2c_read_addr8_data32(0x90, &tmp_data32);
 80029d4:	f107 0310 	add.w	r3, r7, #16
 80029d8:	4619      	mov	r1, r3
 80029da:	2090      	movs	r0, #144	@ 0x90
 80029dc:	f7ff fd7e 	bl	80024dc <i2c_read_addr8_data32>
 80029e0:	4603      	mov	r3, r0
 80029e2:	461a      	mov	r2, r3
 80029e4:	7dfb      	ldrb	r3, [r7, #23]
 80029e6:	4013      	ands	r3, r2
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	bf14      	ite	ne
 80029ec:	2301      	movne	r3, #1
 80029ee:	2300      	moveq	r3, #0
 80029f0:	75fb      	strb	r3, [r7, #23]
    if (!success) {
 80029f2:	7dfb      	ldrb	r3, [r7, #23]
 80029f4:	f083 0301 	eor.w	r3, r3, #1
 80029f8:	b2db      	uxtb	r3, r3
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d001      	beq.n	8002a02 <get_spad_info_from_nvm+0x17c>
        return false;
 80029fe:	2300      	movs	r3, #0
 8002a00:	e08b      	b.n	8002b1a <get_spad_info_from_nvm+0x294>
    }
    *spad_count = (tmp_data32 >> 8) & 0x7f;
 8002a02:	693b      	ldr	r3, [r7, #16]
 8002a04:	0a1b      	lsrs	r3, r3, #8
 8002a06:	b2db      	uxtb	r3, r3
 8002a08:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002a0c:	b2da      	uxtb	r2, r3
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	701a      	strb	r2, [r3, #0]
    *spad_type = (tmp_data32 >> 15) & 0x01;
 8002a12:	693b      	ldr	r3, [r7, #16]
 8002a14:	0bdb      	lsrs	r3, r3, #15
 8002a16:	b2db      	uxtb	r3, r3
 8002a18:	f003 0301 	and.w	r3, r3, #1
 8002a1c:	b2da      	uxtb	r2, r3
 8002a1e:	68bb      	ldr	r3, [r7, #8]
 8002a20:	701a      	strb	r2, [r3, #0]
    good_spad_map[5] = (uint8_t)((tmp_data32 >> 16) & 0xFF);

#endif

    /* Restore after reading from NVM */
    success &=i2c_write_addr8_data8(0x81, 0x00);
 8002a22:	2100      	movs	r1, #0
 8002a24:	2081      	movs	r0, #129	@ 0x81
 8002a26:	f7ff fd2f 	bl	8002488 <i2c_write_addr8_data8>
 8002a2a:	4603      	mov	r3, r0
 8002a2c:	461a      	mov	r2, r3
 8002a2e:	7dfb      	ldrb	r3, [r7, #23]
 8002a30:	4013      	ands	r3, r2
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	bf14      	ite	ne
 8002a36:	2301      	movne	r3, #1
 8002a38:	2300      	moveq	r3, #0
 8002a3a:	75fb      	strb	r3, [r7, #23]
    success &=i2c_write_addr8_data8(0xFF, 0x06);
 8002a3c:	2106      	movs	r1, #6
 8002a3e:	20ff      	movs	r0, #255	@ 0xff
 8002a40:	f7ff fd22 	bl	8002488 <i2c_write_addr8_data8>
 8002a44:	4603      	mov	r3, r0
 8002a46:	461a      	mov	r2, r3
 8002a48:	7dfb      	ldrb	r3, [r7, #23]
 8002a4a:	4013      	ands	r3, r2
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	bf14      	ite	ne
 8002a50:	2301      	movne	r3, #1
 8002a52:	2300      	moveq	r3, #0
 8002a54:	75fb      	strb	r3, [r7, #23]
    success &=i2c_read_addr8_data8(0x83, &tmp_data8);
 8002a56:	f107 0316 	add.w	r3, r7, #22
 8002a5a:	4619      	mov	r1, r3
 8002a5c:	2083      	movs	r0, #131	@ 0x83
 8002a5e:	f7ff fc97 	bl	8002390 <i2c_read_addr8_data8>
 8002a62:	4603      	mov	r3, r0
 8002a64:	461a      	mov	r2, r3
 8002a66:	7dfb      	ldrb	r3, [r7, #23]
 8002a68:	4013      	ands	r3, r2
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	bf14      	ite	ne
 8002a6e:	2301      	movne	r3, #1
 8002a70:	2300      	moveq	r3, #0
 8002a72:	75fb      	strb	r3, [r7, #23]
    success &=i2c_write_addr8_data8(0x83, tmp_data8 & 0xfb);
 8002a74:	7dbb      	ldrb	r3, [r7, #22]
 8002a76:	f023 0304 	bic.w	r3, r3, #4
 8002a7a:	b2db      	uxtb	r3, r3
 8002a7c:	4619      	mov	r1, r3
 8002a7e:	2083      	movs	r0, #131	@ 0x83
 8002a80:	f7ff fd02 	bl	8002488 <i2c_write_addr8_data8>
 8002a84:	4603      	mov	r3, r0
 8002a86:	461a      	mov	r2, r3
 8002a88:	7dfb      	ldrb	r3, [r7, #23]
 8002a8a:	4013      	ands	r3, r2
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	bf14      	ite	ne
 8002a90:	2301      	movne	r3, #1
 8002a92:	2300      	moveq	r3, #0
 8002a94:	75fb      	strb	r3, [r7, #23]
    success &=i2c_write_addr8_data8(0xFF, 0x01);
 8002a96:	2101      	movs	r1, #1
 8002a98:	20ff      	movs	r0, #255	@ 0xff
 8002a9a:	f7ff fcf5 	bl	8002488 <i2c_write_addr8_data8>
 8002a9e:	4603      	mov	r3, r0
 8002aa0:	461a      	mov	r2, r3
 8002aa2:	7dfb      	ldrb	r3, [r7, #23]
 8002aa4:	4013      	ands	r3, r2
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	bf14      	ite	ne
 8002aaa:	2301      	movne	r3, #1
 8002aac:	2300      	moveq	r3, #0
 8002aae:	75fb      	strb	r3, [r7, #23]
    success &=i2c_write_addr8_data8(0x00, 0x01);
 8002ab0:	2101      	movs	r1, #1
 8002ab2:	2000      	movs	r0, #0
 8002ab4:	f7ff fce8 	bl	8002488 <i2c_write_addr8_data8>
 8002ab8:	4603      	mov	r3, r0
 8002aba:	461a      	mov	r2, r3
 8002abc:	7dfb      	ldrb	r3, [r7, #23]
 8002abe:	4013      	ands	r3, r2
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	bf14      	ite	ne
 8002ac4:	2301      	movne	r3, #1
 8002ac6:	2300      	moveq	r3, #0
 8002ac8:	75fb      	strb	r3, [r7, #23]
    success &=i2c_write_addr8_data8(0xFF, 0x00);
 8002aca:	2100      	movs	r1, #0
 8002acc:	20ff      	movs	r0, #255	@ 0xff
 8002ace:	f7ff fcdb 	bl	8002488 <i2c_write_addr8_data8>
 8002ad2:	4603      	mov	r3, r0
 8002ad4:	461a      	mov	r2, r3
 8002ad6:	7dfb      	ldrb	r3, [r7, #23]
 8002ad8:	4013      	ands	r3, r2
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	bf14      	ite	ne
 8002ade:	2301      	movne	r3, #1
 8002ae0:	2300      	moveq	r3, #0
 8002ae2:	75fb      	strb	r3, [r7, #23]
    success &=i2c_write_addr8_data8(0x80, 0x00);
 8002ae4:	2100      	movs	r1, #0
 8002ae6:	2080      	movs	r0, #128	@ 0x80
 8002ae8:	f7ff fcce 	bl	8002488 <i2c_write_addr8_data8>
 8002aec:	4603      	mov	r3, r0
 8002aee:	461a      	mov	r2, r3
 8002af0:	7dfb      	ldrb	r3, [r7, #23]
 8002af2:	4013      	ands	r3, r2
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	bf14      	ite	ne
 8002af8:	2301      	movne	r3, #1
 8002afa:	2300      	moveq	r3, #0
 8002afc:	75fb      	strb	r3, [r7, #23]

    /* When we haven't configured the SPAD map yet, the SPAD map register actually
     * contains the good SPAD map, so we can retrieve it straight from this register
     * instead of reading it from the NVM. */
    if (!i2c_read_addr8_bytes(REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0, good_spad_map, 6)) {
 8002afe:	2206      	movs	r2, #6
 8002b00:	6879      	ldr	r1, [r7, #4]
 8002b02:	20b0      	movs	r0, #176	@ 0xb0
 8002b04:	f7ff fd8e 	bl	8002624 <i2c_read_addr8_bytes>
 8002b08:	4603      	mov	r3, r0
 8002b0a:	f083 0301 	eor.w	r3, r3, #1
 8002b0e:	b2db      	uxtb	r3, r3
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d001      	beq.n	8002b18 <get_spad_info_from_nvm+0x292>
        return false;
 8002b14:	2300      	movs	r3, #0
 8002b16:	e000      	b.n	8002b1a <get_spad_info_from_nvm+0x294>
    }
    return success;
 8002b18:	7dfb      	ldrb	r3, [r7, #23]
}
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	3718      	adds	r7, #24
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	bd80      	pop	{r7, pc}

08002b22 <set_spads_from_nvm>:
 * Sets the SPADs according to the value saved to NVM by ST during production. Assuming
 * similar conditions (e.g. no cover glass), this should give reasonable readings and we
 * can avoid running ref spad management (tedious code).
 */
static bool set_spads_from_nvm()
{
 8002b22:	b580      	push	{r7, lr}
 8002b24:	b08c      	sub	sp, #48	@ 0x30
 8002b26:	af00      	add	r7, sp, #0
    uint8_t spad_map[SPAD_MAP_ROW_COUNT] = { 0 };
 8002b28:	f107 0310 	add.w	r3, r7, #16
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	601a      	str	r2, [r3, #0]
 8002b30:	809a      	strh	r2, [r3, #4]
    uint8_t good_spad_map[SPAD_MAP_ROW_COUNT] = { 0 };
 8002b32:	f107 0308 	add.w	r3, r7, #8
 8002b36:	2200      	movs	r2, #0
 8002b38:	601a      	str	r2, [r3, #0]
 8002b3a:	809a      	strh	r2, [r3, #4]
    uint8_t spads_enabled_count = 0;
 8002b3c:	2300      	movs	r3, #0
 8002b3e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    uint8_t spads_to_enable_count = 0;
 8002b42:	2300      	movs	r3, #0
 8002b44:	71fb      	strb	r3, [r7, #7]
    uint8_t spad_type = 0;
 8002b46:	2300      	movs	r3, #0
 8002b48:	71bb      	strb	r3, [r7, #6]
    volatile uint32_t total_val = 0;
 8002b4a:	2300      	movs	r3, #0
 8002b4c:	603b      	str	r3, [r7, #0]

    if (!get_spad_info_from_nvm(&spads_to_enable_count, &spad_type, good_spad_map)) {
 8002b4e:	f107 0208 	add.w	r2, r7, #8
 8002b52:	1db9      	adds	r1, r7, #6
 8002b54:	1dfb      	adds	r3, r7, #7
 8002b56:	4618      	mov	r0, r3
 8002b58:	f7ff fe95 	bl	8002886 <get_spad_info_from_nvm>
 8002b5c:	4603      	mov	r3, r0
 8002b5e:	f083 0301 	eor.w	r3, r3, #1
 8002b62:	b2db      	uxtb	r3, r3
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d001      	beq.n	8002b6c <set_spads_from_nvm+0x4a>
        return false;
 8002b68:	2300      	movs	r3, #0
 8002b6a:	e0c7      	b.n	8002cfc <set_spads_from_nvm+0x1da>
    }

    for (int i = 0; i < 6; i++) {
 8002b6c:	2300      	movs	r3, #0
 8002b6e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002b70:	e00b      	b.n	8002b8a <set_spads_from_nvm+0x68>
        total_val += good_spad_map[i];
 8002b72:	f107 0208 	add.w	r2, r7, #8
 8002b76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b78:	4413      	add	r3, r2
 8002b7a:	781b      	ldrb	r3, [r3, #0]
 8002b7c:	461a      	mov	r2, r3
 8002b7e:	683b      	ldr	r3, [r7, #0]
 8002b80:	4413      	add	r3, r2
 8002b82:	603b      	str	r3, [r7, #0]
    for (int i = 0; i < 6; i++) {
 8002b84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b86:	3301      	adds	r3, #1
 8002b88:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002b8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b8c:	2b05      	cmp	r3, #5
 8002b8e:	ddf0      	ble.n	8002b72 <set_spads_from_nvm+0x50>
    }

    bool success = i2c_write_addr8_data8(0xFF, 0x01);
 8002b90:	2101      	movs	r1, #1
 8002b92:	20ff      	movs	r0, #255	@ 0xff
 8002b94:	f7ff fc78 	bl	8002488 <i2c_write_addr8_data8>
 8002b98:	4603      	mov	r3, r0
 8002b9a:	77fb      	strb	r3, [r7, #31]
    success &= i2c_write_addr8_data8(REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);
 8002b9c:	2100      	movs	r1, #0
 8002b9e:	204f      	movs	r0, #79	@ 0x4f
 8002ba0:	f7ff fc72 	bl	8002488 <i2c_write_addr8_data8>
 8002ba4:	4603      	mov	r3, r0
 8002ba6:	461a      	mov	r2, r3
 8002ba8:	7ffb      	ldrb	r3, [r7, #31]
 8002baa:	4013      	ands	r3, r2
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	bf14      	ite	ne
 8002bb0:	2301      	movne	r3, #1
 8002bb2:	2300      	moveq	r3, #0
 8002bb4:	77fb      	strb	r3, [r7, #31]
    success &= i2c_write_addr8_data8(REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);
 8002bb6:	212c      	movs	r1, #44	@ 0x2c
 8002bb8:	204e      	movs	r0, #78	@ 0x4e
 8002bba:	f7ff fc65 	bl	8002488 <i2c_write_addr8_data8>
 8002bbe:	4603      	mov	r3, r0
 8002bc0:	461a      	mov	r2, r3
 8002bc2:	7ffb      	ldrb	r3, [r7, #31]
 8002bc4:	4013      	ands	r3, r2
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	bf14      	ite	ne
 8002bca:	2301      	movne	r3, #1
 8002bcc:	2300      	moveq	r3, #0
 8002bce:	77fb      	strb	r3, [r7, #31]
    success &= i2c_write_addr8_data8(0xFF, 0x00);
 8002bd0:	2100      	movs	r1, #0
 8002bd2:	20ff      	movs	r0, #255	@ 0xff
 8002bd4:	f7ff fc58 	bl	8002488 <i2c_write_addr8_data8>
 8002bd8:	4603      	mov	r3, r0
 8002bda:	461a      	mov	r2, r3
 8002bdc:	7ffb      	ldrb	r3, [r7, #31]
 8002bde:	4013      	ands	r3, r2
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	bf14      	ite	ne
 8002be4:	2301      	movne	r3, #1
 8002be6:	2300      	moveq	r3, #0
 8002be8:	77fb      	strb	r3, [r7, #31]
    success &= i2c_write_addr8_data8(REG_GLOBAL_CONFIG_REF_EN_START_SELECT, SPAD_START_SELECT);
 8002bea:	21b4      	movs	r1, #180	@ 0xb4
 8002bec:	20b6      	movs	r0, #182	@ 0xb6
 8002bee:	f7ff fc4b 	bl	8002488 <i2c_write_addr8_data8>
 8002bf2:	4603      	mov	r3, r0
 8002bf4:	461a      	mov	r2, r3
 8002bf6:	7ffb      	ldrb	r3, [r7, #31]
 8002bf8:	4013      	ands	r3, r2
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	bf14      	ite	ne
 8002bfe:	2301      	movne	r3, #1
 8002c00:	2300      	moveq	r3, #0
 8002c02:	77fb      	strb	r3, [r7, #31]
    if (!success) {
 8002c04:	7ffb      	ldrb	r3, [r7, #31]
 8002c06:	f083 0301 	eor.w	r3, r3, #1
 8002c0a:	b2db      	uxtb	r3, r3
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d001      	beq.n	8002c14 <set_spads_from_nvm+0xf2>
        return false;
 8002c10:	2300      	movs	r3, #0
 8002c12:	e073      	b.n	8002cfc <set_spads_from_nvm+0x1da>
    }

    uint8_t offset = (spad_type == SPAD_TYPE_APERTURE) ? SPAD_APERTURE_START_INDEX : 0;
 8002c14:	79bb      	ldrb	r3, [r7, #6]
 8002c16:	2b01      	cmp	r3, #1
 8002c18:	d101      	bne.n	8002c1e <set_spads_from_nvm+0xfc>
 8002c1a:	230c      	movs	r3, #12
 8002c1c:	e000      	b.n	8002c20 <set_spads_from_nvm+0xfe>
 8002c1e:	2300      	movs	r3, #0
 8002c20:	77bb      	strb	r3, [r7, #30]

    /* Create a new SPAD array by selecting a subset of the SPADs suggested by the good SPAD map.
     * The subset should only have the number of type enabled as suggested by the reading from
     * the NVM (spads_to_enable_count and spad_type). */
    for (int row = 0; row < SPAD_MAP_ROW_COUNT; row++) {
 8002c22:	2300      	movs	r3, #0
 8002c24:	627b      	str	r3, [r7, #36]	@ 0x24
 8002c26:	e04d      	b.n	8002cc4 <set_spads_from_nvm+0x1a2>
        for (int column = 0; column < SPAD_ROW_SIZE; column++) {
 8002c28:	2300      	movs	r3, #0
 8002c2a:	623b      	str	r3, [r7, #32]
 8002c2c:	e03d      	b.n	8002caa <set_spads_from_nvm+0x188>
            int index = (row * SPAD_ROW_SIZE) + column;
 8002c2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c30:	00db      	lsls	r3, r3, #3
 8002c32:	6a3a      	ldr	r2, [r7, #32]
 8002c34:	4413      	add	r3, r2
 8002c36:	61bb      	str	r3, [r7, #24]
            if (index >= SPAD_MAX_COUNT) {
 8002c38:	69bb      	ldr	r3, [r7, #24]
 8002c3a:	2b2b      	cmp	r3, #43	@ 0x2b
 8002c3c:	dd01      	ble.n	8002c42 <set_spads_from_nvm+0x120>
                return false;
 8002c3e:	2300      	movs	r3, #0
 8002c40:	e05c      	b.n	8002cfc <set_spads_from_nvm+0x1da>
            }
            if (spads_enabled_count == spads_to_enable_count) {
 8002c42:	79fb      	ldrb	r3, [r7, #7]
 8002c44:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8002c48:	429a      	cmp	r2, r3
 8002c4a:	d032      	beq.n	8002cb2 <set_spads_from_nvm+0x190>
                /* We are done */
                break;
            }
            if (index < offset) {
 8002c4c:	7fbb      	ldrb	r3, [r7, #30]
 8002c4e:	69ba      	ldr	r2, [r7, #24]
 8002c50:	429a      	cmp	r2, r3
 8002c52:	db26      	blt.n	8002ca2 <set_spads_from_nvm+0x180>
                continue;
            }
            if ((good_spad_map[row] >> column) & 0x1) {
 8002c54:	f107 0208 	add.w	r2, r7, #8
 8002c58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c5a:	4413      	add	r3, r2
 8002c5c:	781b      	ldrb	r3, [r3, #0]
 8002c5e:	461a      	mov	r2, r3
 8002c60:	6a3b      	ldr	r3, [r7, #32]
 8002c62:	fa42 f303 	asr.w	r3, r2, r3
 8002c66:	f003 0301 	and.w	r3, r3, #1
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d01a      	beq.n	8002ca4 <set_spads_from_nvm+0x182>
                spad_map[row] |= (1 << column);
 8002c6e:	f107 0210 	add.w	r2, r7, #16
 8002c72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c74:	4413      	add	r3, r2
 8002c76:	781b      	ldrb	r3, [r3, #0]
 8002c78:	b25a      	sxtb	r2, r3
 8002c7a:	2101      	movs	r1, #1
 8002c7c:	6a3b      	ldr	r3, [r7, #32]
 8002c7e:	fa01 f303 	lsl.w	r3, r1, r3
 8002c82:	b25b      	sxtb	r3, r3
 8002c84:	4313      	orrs	r3, r2
 8002c86:	b25b      	sxtb	r3, r3
 8002c88:	b2d9      	uxtb	r1, r3
 8002c8a:	f107 0210 	add.w	r2, r7, #16
 8002c8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c90:	4413      	add	r3, r2
 8002c92:	460a      	mov	r2, r1
 8002c94:	701a      	strb	r2, [r3, #0]
                spads_enabled_count++;
 8002c96:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002c9a:	3301      	adds	r3, #1
 8002c9c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8002ca0:	e000      	b.n	8002ca4 <set_spads_from_nvm+0x182>
                continue;
 8002ca2:	bf00      	nop
        for (int column = 0; column < SPAD_ROW_SIZE; column++) {
 8002ca4:	6a3b      	ldr	r3, [r7, #32]
 8002ca6:	3301      	adds	r3, #1
 8002ca8:	623b      	str	r3, [r7, #32]
 8002caa:	6a3b      	ldr	r3, [r7, #32]
 8002cac:	2b07      	cmp	r3, #7
 8002cae:	ddbe      	ble.n	8002c2e <set_spads_from_nvm+0x10c>
 8002cb0:	e000      	b.n	8002cb4 <set_spads_from_nvm+0x192>
                break;
 8002cb2:	bf00      	nop
            }
        }
        if (spads_enabled_count == spads_to_enable_count) {
 8002cb4:	79fb      	ldrb	r3, [r7, #7]
 8002cb6:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8002cba:	429a      	cmp	r2, r3
 8002cbc:	d006      	beq.n	8002ccc <set_spads_from_nvm+0x1aa>
    for (int row = 0; row < SPAD_MAP_ROW_COUNT; row++) {
 8002cbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cc0:	3301      	adds	r3, #1
 8002cc2:	627b      	str	r3, [r7, #36]	@ 0x24
 8002cc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cc6:	2b05      	cmp	r3, #5
 8002cc8:	ddae      	ble.n	8002c28 <set_spads_from_nvm+0x106>
 8002cca:	e000      	b.n	8002cce <set_spads_from_nvm+0x1ac>
            /* To avoid looping unnecessarily when we are already done. */
            break;
 8002ccc:	bf00      	nop
        }
    }

    if (spads_enabled_count != spads_to_enable_count) {
 8002cce:	79fb      	ldrb	r3, [r7, #7]
 8002cd0:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8002cd4:	429a      	cmp	r2, r3
 8002cd6:	d001      	beq.n	8002cdc <set_spads_from_nvm+0x1ba>
        return false;
 8002cd8:	2300      	movs	r3, #0
 8002cda:	e00f      	b.n	8002cfc <set_spads_from_nvm+0x1da>
    }

    /* Write the new SPAD configuration */
    if (!i2c_write_addr8_bytes(REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0, spad_map, SPAD_MAP_ROW_COUNT)) {
 8002cdc:	f107 0310 	add.w	r3, r7, #16
 8002ce0:	2206      	movs	r2, #6
 8002ce2:	4619      	mov	r1, r3
 8002ce4:	20b0      	movs	r0, #176	@ 0xb0
 8002ce6:	f7ff fc3f 	bl	8002568 <i2c_write_addr8_bytes>
 8002cea:	4603      	mov	r3, r0
 8002cec:	f083 0301 	eor.w	r3, r3, #1
 8002cf0:	b2db      	uxtb	r3, r3
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d001      	beq.n	8002cfa <set_spads_from_nvm+0x1d8>
        return false;
 8002cf6:	2300      	movs	r3, #0
 8002cf8:	e000      	b.n	8002cfc <set_spads_from_nvm+0x1da>
    }

    return true;
 8002cfa:	2301      	movs	r3, #1
}
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	3730      	adds	r7, #48	@ 0x30
 8002d00:	46bd      	mov	sp, r7
 8002d02:	bd80      	pop	{r7, pc}

08002d04 <load_default_tuning_settings>:

/**
 * Load tuning settings (same as default tuning settings provided by ST api code)
 */
static bool load_default_tuning_settings()
{
 8002d04:	b580      	push	{r7, lr}
 8002d06:	b082      	sub	sp, #8
 8002d08:	af00      	add	r7, sp, #0
    bool success = i2c_write_addr8_data8(0xFF, 0x01);
 8002d0a:	2101      	movs	r1, #1
 8002d0c:	20ff      	movs	r0, #255	@ 0xff
 8002d0e:	f7ff fbbb 	bl	8002488 <i2c_write_addr8_data8>
 8002d12:	4603      	mov	r3, r0
 8002d14:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x00, 0x00);
 8002d16:	2100      	movs	r1, #0
 8002d18:	2000      	movs	r0, #0
 8002d1a:	f7ff fbb5 	bl	8002488 <i2c_write_addr8_data8>
 8002d1e:	4603      	mov	r3, r0
 8002d20:	461a      	mov	r2, r3
 8002d22:	79fb      	ldrb	r3, [r7, #7]
 8002d24:	4013      	ands	r3, r2
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	bf14      	ite	ne
 8002d2a:	2301      	movne	r3, #1
 8002d2c:	2300      	moveq	r3, #0
 8002d2e:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0xFF, 0x00);
 8002d30:	2100      	movs	r1, #0
 8002d32:	20ff      	movs	r0, #255	@ 0xff
 8002d34:	f7ff fba8 	bl	8002488 <i2c_write_addr8_data8>
 8002d38:	4603      	mov	r3, r0
 8002d3a:	461a      	mov	r2, r3
 8002d3c:	79fb      	ldrb	r3, [r7, #7]
 8002d3e:	4013      	ands	r3, r2
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	bf14      	ite	ne
 8002d44:	2301      	movne	r3, #1
 8002d46:	2300      	moveq	r3, #0
 8002d48:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x09, 0x00);
 8002d4a:	2100      	movs	r1, #0
 8002d4c:	2009      	movs	r0, #9
 8002d4e:	f7ff fb9b 	bl	8002488 <i2c_write_addr8_data8>
 8002d52:	4603      	mov	r3, r0
 8002d54:	461a      	mov	r2, r3
 8002d56:	79fb      	ldrb	r3, [r7, #7]
 8002d58:	4013      	ands	r3, r2
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	bf14      	ite	ne
 8002d5e:	2301      	movne	r3, #1
 8002d60:	2300      	moveq	r3, #0
 8002d62:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x10, 0x00);
 8002d64:	2100      	movs	r1, #0
 8002d66:	2010      	movs	r0, #16
 8002d68:	f7ff fb8e 	bl	8002488 <i2c_write_addr8_data8>
 8002d6c:	4603      	mov	r3, r0
 8002d6e:	461a      	mov	r2, r3
 8002d70:	79fb      	ldrb	r3, [r7, #7]
 8002d72:	4013      	ands	r3, r2
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	bf14      	ite	ne
 8002d78:	2301      	movne	r3, #1
 8002d7a:	2300      	moveq	r3, #0
 8002d7c:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x11, 0x00);
 8002d7e:	2100      	movs	r1, #0
 8002d80:	2011      	movs	r0, #17
 8002d82:	f7ff fb81 	bl	8002488 <i2c_write_addr8_data8>
 8002d86:	4603      	mov	r3, r0
 8002d88:	461a      	mov	r2, r3
 8002d8a:	79fb      	ldrb	r3, [r7, #7]
 8002d8c:	4013      	ands	r3, r2
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	bf14      	ite	ne
 8002d92:	2301      	movne	r3, #1
 8002d94:	2300      	moveq	r3, #0
 8002d96:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x24, 0x01);
 8002d98:	2101      	movs	r1, #1
 8002d9a:	2024      	movs	r0, #36	@ 0x24
 8002d9c:	f7ff fb74 	bl	8002488 <i2c_write_addr8_data8>
 8002da0:	4603      	mov	r3, r0
 8002da2:	461a      	mov	r2, r3
 8002da4:	79fb      	ldrb	r3, [r7, #7]
 8002da6:	4013      	ands	r3, r2
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	bf14      	ite	ne
 8002dac:	2301      	movne	r3, #1
 8002dae:	2300      	moveq	r3, #0
 8002db0:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x25, 0xFF);
 8002db2:	21ff      	movs	r1, #255	@ 0xff
 8002db4:	2025      	movs	r0, #37	@ 0x25
 8002db6:	f7ff fb67 	bl	8002488 <i2c_write_addr8_data8>
 8002dba:	4603      	mov	r3, r0
 8002dbc:	461a      	mov	r2, r3
 8002dbe:	79fb      	ldrb	r3, [r7, #7]
 8002dc0:	4013      	ands	r3, r2
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	bf14      	ite	ne
 8002dc6:	2301      	movne	r3, #1
 8002dc8:	2300      	moveq	r3, #0
 8002dca:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x75, 0x00);
 8002dcc:	2100      	movs	r1, #0
 8002dce:	2075      	movs	r0, #117	@ 0x75
 8002dd0:	f7ff fb5a 	bl	8002488 <i2c_write_addr8_data8>
 8002dd4:	4603      	mov	r3, r0
 8002dd6:	461a      	mov	r2, r3
 8002dd8:	79fb      	ldrb	r3, [r7, #7]
 8002dda:	4013      	ands	r3, r2
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	bf14      	ite	ne
 8002de0:	2301      	movne	r3, #1
 8002de2:	2300      	moveq	r3, #0
 8002de4:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0xFF, 0x01);
 8002de6:	2101      	movs	r1, #1
 8002de8:	20ff      	movs	r0, #255	@ 0xff
 8002dea:	f7ff fb4d 	bl	8002488 <i2c_write_addr8_data8>
 8002dee:	4603      	mov	r3, r0
 8002df0:	461a      	mov	r2, r3
 8002df2:	79fb      	ldrb	r3, [r7, #7]
 8002df4:	4013      	ands	r3, r2
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	bf14      	ite	ne
 8002dfa:	2301      	movne	r3, #1
 8002dfc:	2300      	moveq	r3, #0
 8002dfe:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x4E, 0x2C);
 8002e00:	212c      	movs	r1, #44	@ 0x2c
 8002e02:	204e      	movs	r0, #78	@ 0x4e
 8002e04:	f7ff fb40 	bl	8002488 <i2c_write_addr8_data8>
 8002e08:	4603      	mov	r3, r0
 8002e0a:	461a      	mov	r2, r3
 8002e0c:	79fb      	ldrb	r3, [r7, #7]
 8002e0e:	4013      	ands	r3, r2
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	bf14      	ite	ne
 8002e14:	2301      	movne	r3, #1
 8002e16:	2300      	moveq	r3, #0
 8002e18:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x48, 0x00);
 8002e1a:	2100      	movs	r1, #0
 8002e1c:	2048      	movs	r0, #72	@ 0x48
 8002e1e:	f7ff fb33 	bl	8002488 <i2c_write_addr8_data8>
 8002e22:	4603      	mov	r3, r0
 8002e24:	461a      	mov	r2, r3
 8002e26:	79fb      	ldrb	r3, [r7, #7]
 8002e28:	4013      	ands	r3, r2
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	bf14      	ite	ne
 8002e2e:	2301      	movne	r3, #1
 8002e30:	2300      	moveq	r3, #0
 8002e32:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x30, 0x20);
 8002e34:	2120      	movs	r1, #32
 8002e36:	2030      	movs	r0, #48	@ 0x30
 8002e38:	f7ff fb26 	bl	8002488 <i2c_write_addr8_data8>
 8002e3c:	4603      	mov	r3, r0
 8002e3e:	461a      	mov	r2, r3
 8002e40:	79fb      	ldrb	r3, [r7, #7]
 8002e42:	4013      	ands	r3, r2
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	bf14      	ite	ne
 8002e48:	2301      	movne	r3, #1
 8002e4a:	2300      	moveq	r3, #0
 8002e4c:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0xFF, 0x00);
 8002e4e:	2100      	movs	r1, #0
 8002e50:	20ff      	movs	r0, #255	@ 0xff
 8002e52:	f7ff fb19 	bl	8002488 <i2c_write_addr8_data8>
 8002e56:	4603      	mov	r3, r0
 8002e58:	461a      	mov	r2, r3
 8002e5a:	79fb      	ldrb	r3, [r7, #7]
 8002e5c:	4013      	ands	r3, r2
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	bf14      	ite	ne
 8002e62:	2301      	movne	r3, #1
 8002e64:	2300      	moveq	r3, #0
 8002e66:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x30, 0x09);
 8002e68:	2109      	movs	r1, #9
 8002e6a:	2030      	movs	r0, #48	@ 0x30
 8002e6c:	f7ff fb0c 	bl	8002488 <i2c_write_addr8_data8>
 8002e70:	4603      	mov	r3, r0
 8002e72:	461a      	mov	r2, r3
 8002e74:	79fb      	ldrb	r3, [r7, #7]
 8002e76:	4013      	ands	r3, r2
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	bf14      	ite	ne
 8002e7c:	2301      	movne	r3, #1
 8002e7e:	2300      	moveq	r3, #0
 8002e80:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x54, 0x00);
 8002e82:	2100      	movs	r1, #0
 8002e84:	2054      	movs	r0, #84	@ 0x54
 8002e86:	f7ff faff 	bl	8002488 <i2c_write_addr8_data8>
 8002e8a:	4603      	mov	r3, r0
 8002e8c:	461a      	mov	r2, r3
 8002e8e:	79fb      	ldrb	r3, [r7, #7]
 8002e90:	4013      	ands	r3, r2
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	bf14      	ite	ne
 8002e96:	2301      	movne	r3, #1
 8002e98:	2300      	moveq	r3, #0
 8002e9a:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x31, 0x04);
 8002e9c:	2104      	movs	r1, #4
 8002e9e:	2031      	movs	r0, #49	@ 0x31
 8002ea0:	f7ff faf2 	bl	8002488 <i2c_write_addr8_data8>
 8002ea4:	4603      	mov	r3, r0
 8002ea6:	461a      	mov	r2, r3
 8002ea8:	79fb      	ldrb	r3, [r7, #7]
 8002eaa:	4013      	ands	r3, r2
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	bf14      	ite	ne
 8002eb0:	2301      	movne	r3, #1
 8002eb2:	2300      	moveq	r3, #0
 8002eb4:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x32, 0x03);
 8002eb6:	2103      	movs	r1, #3
 8002eb8:	2032      	movs	r0, #50	@ 0x32
 8002eba:	f7ff fae5 	bl	8002488 <i2c_write_addr8_data8>
 8002ebe:	4603      	mov	r3, r0
 8002ec0:	461a      	mov	r2, r3
 8002ec2:	79fb      	ldrb	r3, [r7, #7]
 8002ec4:	4013      	ands	r3, r2
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	bf14      	ite	ne
 8002eca:	2301      	movne	r3, #1
 8002ecc:	2300      	moveq	r3, #0
 8002ece:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x40, 0x83);
 8002ed0:	2183      	movs	r1, #131	@ 0x83
 8002ed2:	2040      	movs	r0, #64	@ 0x40
 8002ed4:	f7ff fad8 	bl	8002488 <i2c_write_addr8_data8>
 8002ed8:	4603      	mov	r3, r0
 8002eda:	461a      	mov	r2, r3
 8002edc:	79fb      	ldrb	r3, [r7, #7]
 8002ede:	4013      	ands	r3, r2
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	bf14      	ite	ne
 8002ee4:	2301      	movne	r3, #1
 8002ee6:	2300      	moveq	r3, #0
 8002ee8:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x46, 0x25);
 8002eea:	2125      	movs	r1, #37	@ 0x25
 8002eec:	2046      	movs	r0, #70	@ 0x46
 8002eee:	f7ff facb 	bl	8002488 <i2c_write_addr8_data8>
 8002ef2:	4603      	mov	r3, r0
 8002ef4:	461a      	mov	r2, r3
 8002ef6:	79fb      	ldrb	r3, [r7, #7]
 8002ef8:	4013      	ands	r3, r2
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	bf14      	ite	ne
 8002efe:	2301      	movne	r3, #1
 8002f00:	2300      	moveq	r3, #0
 8002f02:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x60, 0x00);
 8002f04:	2100      	movs	r1, #0
 8002f06:	2060      	movs	r0, #96	@ 0x60
 8002f08:	f7ff fabe 	bl	8002488 <i2c_write_addr8_data8>
 8002f0c:	4603      	mov	r3, r0
 8002f0e:	461a      	mov	r2, r3
 8002f10:	79fb      	ldrb	r3, [r7, #7]
 8002f12:	4013      	ands	r3, r2
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	bf14      	ite	ne
 8002f18:	2301      	movne	r3, #1
 8002f1a:	2300      	moveq	r3, #0
 8002f1c:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x27, 0x00);
 8002f1e:	2100      	movs	r1, #0
 8002f20:	2027      	movs	r0, #39	@ 0x27
 8002f22:	f7ff fab1 	bl	8002488 <i2c_write_addr8_data8>
 8002f26:	4603      	mov	r3, r0
 8002f28:	461a      	mov	r2, r3
 8002f2a:	79fb      	ldrb	r3, [r7, #7]
 8002f2c:	4013      	ands	r3, r2
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	bf14      	ite	ne
 8002f32:	2301      	movne	r3, #1
 8002f34:	2300      	moveq	r3, #0
 8002f36:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x50, 0x06);
 8002f38:	2106      	movs	r1, #6
 8002f3a:	2050      	movs	r0, #80	@ 0x50
 8002f3c:	f7ff faa4 	bl	8002488 <i2c_write_addr8_data8>
 8002f40:	4603      	mov	r3, r0
 8002f42:	461a      	mov	r2, r3
 8002f44:	79fb      	ldrb	r3, [r7, #7]
 8002f46:	4013      	ands	r3, r2
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	bf14      	ite	ne
 8002f4c:	2301      	movne	r3, #1
 8002f4e:	2300      	moveq	r3, #0
 8002f50:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x51, 0x00);
 8002f52:	2100      	movs	r1, #0
 8002f54:	2051      	movs	r0, #81	@ 0x51
 8002f56:	f7ff fa97 	bl	8002488 <i2c_write_addr8_data8>
 8002f5a:	4603      	mov	r3, r0
 8002f5c:	461a      	mov	r2, r3
 8002f5e:	79fb      	ldrb	r3, [r7, #7]
 8002f60:	4013      	ands	r3, r2
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	bf14      	ite	ne
 8002f66:	2301      	movne	r3, #1
 8002f68:	2300      	moveq	r3, #0
 8002f6a:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x52, 0x96);
 8002f6c:	2196      	movs	r1, #150	@ 0x96
 8002f6e:	2052      	movs	r0, #82	@ 0x52
 8002f70:	f7ff fa8a 	bl	8002488 <i2c_write_addr8_data8>
 8002f74:	4603      	mov	r3, r0
 8002f76:	461a      	mov	r2, r3
 8002f78:	79fb      	ldrb	r3, [r7, #7]
 8002f7a:	4013      	ands	r3, r2
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	bf14      	ite	ne
 8002f80:	2301      	movne	r3, #1
 8002f82:	2300      	moveq	r3, #0
 8002f84:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x56, 0x08);
 8002f86:	2108      	movs	r1, #8
 8002f88:	2056      	movs	r0, #86	@ 0x56
 8002f8a:	f7ff fa7d 	bl	8002488 <i2c_write_addr8_data8>
 8002f8e:	4603      	mov	r3, r0
 8002f90:	461a      	mov	r2, r3
 8002f92:	79fb      	ldrb	r3, [r7, #7]
 8002f94:	4013      	ands	r3, r2
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	bf14      	ite	ne
 8002f9a:	2301      	movne	r3, #1
 8002f9c:	2300      	moveq	r3, #0
 8002f9e:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x57, 0x30);
 8002fa0:	2130      	movs	r1, #48	@ 0x30
 8002fa2:	2057      	movs	r0, #87	@ 0x57
 8002fa4:	f7ff fa70 	bl	8002488 <i2c_write_addr8_data8>
 8002fa8:	4603      	mov	r3, r0
 8002faa:	461a      	mov	r2, r3
 8002fac:	79fb      	ldrb	r3, [r7, #7]
 8002fae:	4013      	ands	r3, r2
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	bf14      	ite	ne
 8002fb4:	2301      	movne	r3, #1
 8002fb6:	2300      	moveq	r3, #0
 8002fb8:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x61, 0x00);
 8002fba:	2100      	movs	r1, #0
 8002fbc:	2061      	movs	r0, #97	@ 0x61
 8002fbe:	f7ff fa63 	bl	8002488 <i2c_write_addr8_data8>
 8002fc2:	4603      	mov	r3, r0
 8002fc4:	461a      	mov	r2, r3
 8002fc6:	79fb      	ldrb	r3, [r7, #7]
 8002fc8:	4013      	ands	r3, r2
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	bf14      	ite	ne
 8002fce:	2301      	movne	r3, #1
 8002fd0:	2300      	moveq	r3, #0
 8002fd2:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x62, 0x00);
 8002fd4:	2100      	movs	r1, #0
 8002fd6:	2062      	movs	r0, #98	@ 0x62
 8002fd8:	f7ff fa56 	bl	8002488 <i2c_write_addr8_data8>
 8002fdc:	4603      	mov	r3, r0
 8002fde:	461a      	mov	r2, r3
 8002fe0:	79fb      	ldrb	r3, [r7, #7]
 8002fe2:	4013      	ands	r3, r2
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	bf14      	ite	ne
 8002fe8:	2301      	movne	r3, #1
 8002fea:	2300      	moveq	r3, #0
 8002fec:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x64, 0x00);
 8002fee:	2100      	movs	r1, #0
 8002ff0:	2064      	movs	r0, #100	@ 0x64
 8002ff2:	f7ff fa49 	bl	8002488 <i2c_write_addr8_data8>
 8002ff6:	4603      	mov	r3, r0
 8002ff8:	461a      	mov	r2, r3
 8002ffa:	79fb      	ldrb	r3, [r7, #7]
 8002ffc:	4013      	ands	r3, r2
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	bf14      	ite	ne
 8003002:	2301      	movne	r3, #1
 8003004:	2300      	moveq	r3, #0
 8003006:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x65, 0x00);
 8003008:	2100      	movs	r1, #0
 800300a:	2065      	movs	r0, #101	@ 0x65
 800300c:	f7ff fa3c 	bl	8002488 <i2c_write_addr8_data8>
 8003010:	4603      	mov	r3, r0
 8003012:	461a      	mov	r2, r3
 8003014:	79fb      	ldrb	r3, [r7, #7]
 8003016:	4013      	ands	r3, r2
 8003018:	2b00      	cmp	r3, #0
 800301a:	bf14      	ite	ne
 800301c:	2301      	movne	r3, #1
 800301e:	2300      	moveq	r3, #0
 8003020:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x66, 0xA0);
 8003022:	21a0      	movs	r1, #160	@ 0xa0
 8003024:	2066      	movs	r0, #102	@ 0x66
 8003026:	f7ff fa2f 	bl	8002488 <i2c_write_addr8_data8>
 800302a:	4603      	mov	r3, r0
 800302c:	461a      	mov	r2, r3
 800302e:	79fb      	ldrb	r3, [r7, #7]
 8003030:	4013      	ands	r3, r2
 8003032:	2b00      	cmp	r3, #0
 8003034:	bf14      	ite	ne
 8003036:	2301      	movne	r3, #1
 8003038:	2300      	moveq	r3, #0
 800303a:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0xFF, 0x01);
 800303c:	2101      	movs	r1, #1
 800303e:	20ff      	movs	r0, #255	@ 0xff
 8003040:	f7ff fa22 	bl	8002488 <i2c_write_addr8_data8>
 8003044:	4603      	mov	r3, r0
 8003046:	461a      	mov	r2, r3
 8003048:	79fb      	ldrb	r3, [r7, #7]
 800304a:	4013      	ands	r3, r2
 800304c:	2b00      	cmp	r3, #0
 800304e:	bf14      	ite	ne
 8003050:	2301      	movne	r3, #1
 8003052:	2300      	moveq	r3, #0
 8003054:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x22, 0x32);
 8003056:	2132      	movs	r1, #50	@ 0x32
 8003058:	2022      	movs	r0, #34	@ 0x22
 800305a:	f7ff fa15 	bl	8002488 <i2c_write_addr8_data8>
 800305e:	4603      	mov	r3, r0
 8003060:	461a      	mov	r2, r3
 8003062:	79fb      	ldrb	r3, [r7, #7]
 8003064:	4013      	ands	r3, r2
 8003066:	2b00      	cmp	r3, #0
 8003068:	bf14      	ite	ne
 800306a:	2301      	movne	r3, #1
 800306c:	2300      	moveq	r3, #0
 800306e:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x47, 0x14);
 8003070:	2114      	movs	r1, #20
 8003072:	2047      	movs	r0, #71	@ 0x47
 8003074:	f7ff fa08 	bl	8002488 <i2c_write_addr8_data8>
 8003078:	4603      	mov	r3, r0
 800307a:	461a      	mov	r2, r3
 800307c:	79fb      	ldrb	r3, [r7, #7]
 800307e:	4013      	ands	r3, r2
 8003080:	2b00      	cmp	r3, #0
 8003082:	bf14      	ite	ne
 8003084:	2301      	movne	r3, #1
 8003086:	2300      	moveq	r3, #0
 8003088:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x49, 0xFF);
 800308a:	21ff      	movs	r1, #255	@ 0xff
 800308c:	2049      	movs	r0, #73	@ 0x49
 800308e:	f7ff f9fb 	bl	8002488 <i2c_write_addr8_data8>
 8003092:	4603      	mov	r3, r0
 8003094:	461a      	mov	r2, r3
 8003096:	79fb      	ldrb	r3, [r7, #7]
 8003098:	4013      	ands	r3, r2
 800309a:	2b00      	cmp	r3, #0
 800309c:	bf14      	ite	ne
 800309e:	2301      	movne	r3, #1
 80030a0:	2300      	moveq	r3, #0
 80030a2:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x4A, 0x00);
 80030a4:	2100      	movs	r1, #0
 80030a6:	204a      	movs	r0, #74	@ 0x4a
 80030a8:	f7ff f9ee 	bl	8002488 <i2c_write_addr8_data8>
 80030ac:	4603      	mov	r3, r0
 80030ae:	461a      	mov	r2, r3
 80030b0:	79fb      	ldrb	r3, [r7, #7]
 80030b2:	4013      	ands	r3, r2
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	bf14      	ite	ne
 80030b8:	2301      	movne	r3, #1
 80030ba:	2300      	moveq	r3, #0
 80030bc:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0xFF, 0x00);
 80030be:	2100      	movs	r1, #0
 80030c0:	20ff      	movs	r0, #255	@ 0xff
 80030c2:	f7ff f9e1 	bl	8002488 <i2c_write_addr8_data8>
 80030c6:	4603      	mov	r3, r0
 80030c8:	461a      	mov	r2, r3
 80030ca:	79fb      	ldrb	r3, [r7, #7]
 80030cc:	4013      	ands	r3, r2
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	bf14      	ite	ne
 80030d2:	2301      	movne	r3, #1
 80030d4:	2300      	moveq	r3, #0
 80030d6:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x7A, 0x0A);
 80030d8:	210a      	movs	r1, #10
 80030da:	207a      	movs	r0, #122	@ 0x7a
 80030dc:	f7ff f9d4 	bl	8002488 <i2c_write_addr8_data8>
 80030e0:	4603      	mov	r3, r0
 80030e2:	461a      	mov	r2, r3
 80030e4:	79fb      	ldrb	r3, [r7, #7]
 80030e6:	4013      	ands	r3, r2
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	bf14      	ite	ne
 80030ec:	2301      	movne	r3, #1
 80030ee:	2300      	moveq	r3, #0
 80030f0:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x7B, 0x00);
 80030f2:	2100      	movs	r1, #0
 80030f4:	207b      	movs	r0, #123	@ 0x7b
 80030f6:	f7ff f9c7 	bl	8002488 <i2c_write_addr8_data8>
 80030fa:	4603      	mov	r3, r0
 80030fc:	461a      	mov	r2, r3
 80030fe:	79fb      	ldrb	r3, [r7, #7]
 8003100:	4013      	ands	r3, r2
 8003102:	2b00      	cmp	r3, #0
 8003104:	bf14      	ite	ne
 8003106:	2301      	movne	r3, #1
 8003108:	2300      	moveq	r3, #0
 800310a:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x78, 0x21);
 800310c:	2121      	movs	r1, #33	@ 0x21
 800310e:	2078      	movs	r0, #120	@ 0x78
 8003110:	f7ff f9ba 	bl	8002488 <i2c_write_addr8_data8>
 8003114:	4603      	mov	r3, r0
 8003116:	461a      	mov	r2, r3
 8003118:	79fb      	ldrb	r3, [r7, #7]
 800311a:	4013      	ands	r3, r2
 800311c:	2b00      	cmp	r3, #0
 800311e:	bf14      	ite	ne
 8003120:	2301      	movne	r3, #1
 8003122:	2300      	moveq	r3, #0
 8003124:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0xFF, 0x01);
 8003126:	2101      	movs	r1, #1
 8003128:	20ff      	movs	r0, #255	@ 0xff
 800312a:	f7ff f9ad 	bl	8002488 <i2c_write_addr8_data8>
 800312e:	4603      	mov	r3, r0
 8003130:	461a      	mov	r2, r3
 8003132:	79fb      	ldrb	r3, [r7, #7]
 8003134:	4013      	ands	r3, r2
 8003136:	2b00      	cmp	r3, #0
 8003138:	bf14      	ite	ne
 800313a:	2301      	movne	r3, #1
 800313c:	2300      	moveq	r3, #0
 800313e:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x23, 0x34);
 8003140:	2134      	movs	r1, #52	@ 0x34
 8003142:	2023      	movs	r0, #35	@ 0x23
 8003144:	f7ff f9a0 	bl	8002488 <i2c_write_addr8_data8>
 8003148:	4603      	mov	r3, r0
 800314a:	461a      	mov	r2, r3
 800314c:	79fb      	ldrb	r3, [r7, #7]
 800314e:	4013      	ands	r3, r2
 8003150:	2b00      	cmp	r3, #0
 8003152:	bf14      	ite	ne
 8003154:	2301      	movne	r3, #1
 8003156:	2300      	moveq	r3, #0
 8003158:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x42, 0x00);
 800315a:	2100      	movs	r1, #0
 800315c:	2042      	movs	r0, #66	@ 0x42
 800315e:	f7ff f993 	bl	8002488 <i2c_write_addr8_data8>
 8003162:	4603      	mov	r3, r0
 8003164:	461a      	mov	r2, r3
 8003166:	79fb      	ldrb	r3, [r7, #7]
 8003168:	4013      	ands	r3, r2
 800316a:	2b00      	cmp	r3, #0
 800316c:	bf14      	ite	ne
 800316e:	2301      	movne	r3, #1
 8003170:	2300      	moveq	r3, #0
 8003172:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x44, 0xFF);
 8003174:	21ff      	movs	r1, #255	@ 0xff
 8003176:	2044      	movs	r0, #68	@ 0x44
 8003178:	f7ff f986 	bl	8002488 <i2c_write_addr8_data8>
 800317c:	4603      	mov	r3, r0
 800317e:	461a      	mov	r2, r3
 8003180:	79fb      	ldrb	r3, [r7, #7]
 8003182:	4013      	ands	r3, r2
 8003184:	2b00      	cmp	r3, #0
 8003186:	bf14      	ite	ne
 8003188:	2301      	movne	r3, #1
 800318a:	2300      	moveq	r3, #0
 800318c:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x45, 0x26);
 800318e:	2126      	movs	r1, #38	@ 0x26
 8003190:	2045      	movs	r0, #69	@ 0x45
 8003192:	f7ff f979 	bl	8002488 <i2c_write_addr8_data8>
 8003196:	4603      	mov	r3, r0
 8003198:	461a      	mov	r2, r3
 800319a:	79fb      	ldrb	r3, [r7, #7]
 800319c:	4013      	ands	r3, r2
 800319e:	2b00      	cmp	r3, #0
 80031a0:	bf14      	ite	ne
 80031a2:	2301      	movne	r3, #1
 80031a4:	2300      	moveq	r3, #0
 80031a6:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x46, 0x05);
 80031a8:	2105      	movs	r1, #5
 80031aa:	2046      	movs	r0, #70	@ 0x46
 80031ac:	f7ff f96c 	bl	8002488 <i2c_write_addr8_data8>
 80031b0:	4603      	mov	r3, r0
 80031b2:	461a      	mov	r2, r3
 80031b4:	79fb      	ldrb	r3, [r7, #7]
 80031b6:	4013      	ands	r3, r2
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	bf14      	ite	ne
 80031bc:	2301      	movne	r3, #1
 80031be:	2300      	moveq	r3, #0
 80031c0:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x40, 0x40);
 80031c2:	2140      	movs	r1, #64	@ 0x40
 80031c4:	2040      	movs	r0, #64	@ 0x40
 80031c6:	f7ff f95f 	bl	8002488 <i2c_write_addr8_data8>
 80031ca:	4603      	mov	r3, r0
 80031cc:	461a      	mov	r2, r3
 80031ce:	79fb      	ldrb	r3, [r7, #7]
 80031d0:	4013      	ands	r3, r2
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	bf14      	ite	ne
 80031d6:	2301      	movne	r3, #1
 80031d8:	2300      	moveq	r3, #0
 80031da:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x0E, 0x06);
 80031dc:	2106      	movs	r1, #6
 80031de:	200e      	movs	r0, #14
 80031e0:	f7ff f952 	bl	8002488 <i2c_write_addr8_data8>
 80031e4:	4603      	mov	r3, r0
 80031e6:	461a      	mov	r2, r3
 80031e8:	79fb      	ldrb	r3, [r7, #7]
 80031ea:	4013      	ands	r3, r2
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	bf14      	ite	ne
 80031f0:	2301      	movne	r3, #1
 80031f2:	2300      	moveq	r3, #0
 80031f4:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x20, 0x1A);
 80031f6:	211a      	movs	r1, #26
 80031f8:	2020      	movs	r0, #32
 80031fa:	f7ff f945 	bl	8002488 <i2c_write_addr8_data8>
 80031fe:	4603      	mov	r3, r0
 8003200:	461a      	mov	r2, r3
 8003202:	79fb      	ldrb	r3, [r7, #7]
 8003204:	4013      	ands	r3, r2
 8003206:	2b00      	cmp	r3, #0
 8003208:	bf14      	ite	ne
 800320a:	2301      	movne	r3, #1
 800320c:	2300      	moveq	r3, #0
 800320e:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x43, 0x40);
 8003210:	2140      	movs	r1, #64	@ 0x40
 8003212:	2043      	movs	r0, #67	@ 0x43
 8003214:	f7ff f938 	bl	8002488 <i2c_write_addr8_data8>
 8003218:	4603      	mov	r3, r0
 800321a:	461a      	mov	r2, r3
 800321c:	79fb      	ldrb	r3, [r7, #7]
 800321e:	4013      	ands	r3, r2
 8003220:	2b00      	cmp	r3, #0
 8003222:	bf14      	ite	ne
 8003224:	2301      	movne	r3, #1
 8003226:	2300      	moveq	r3, #0
 8003228:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0xFF, 0x00);
 800322a:	2100      	movs	r1, #0
 800322c:	20ff      	movs	r0, #255	@ 0xff
 800322e:	f7ff f92b 	bl	8002488 <i2c_write_addr8_data8>
 8003232:	4603      	mov	r3, r0
 8003234:	461a      	mov	r2, r3
 8003236:	79fb      	ldrb	r3, [r7, #7]
 8003238:	4013      	ands	r3, r2
 800323a:	2b00      	cmp	r3, #0
 800323c:	bf14      	ite	ne
 800323e:	2301      	movne	r3, #1
 8003240:	2300      	moveq	r3, #0
 8003242:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x34, 0x03);
 8003244:	2103      	movs	r1, #3
 8003246:	2034      	movs	r0, #52	@ 0x34
 8003248:	f7ff f91e 	bl	8002488 <i2c_write_addr8_data8>
 800324c:	4603      	mov	r3, r0
 800324e:	461a      	mov	r2, r3
 8003250:	79fb      	ldrb	r3, [r7, #7]
 8003252:	4013      	ands	r3, r2
 8003254:	2b00      	cmp	r3, #0
 8003256:	bf14      	ite	ne
 8003258:	2301      	movne	r3, #1
 800325a:	2300      	moveq	r3, #0
 800325c:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x35, 0x44);
 800325e:	2144      	movs	r1, #68	@ 0x44
 8003260:	2035      	movs	r0, #53	@ 0x35
 8003262:	f7ff f911 	bl	8002488 <i2c_write_addr8_data8>
 8003266:	4603      	mov	r3, r0
 8003268:	461a      	mov	r2, r3
 800326a:	79fb      	ldrb	r3, [r7, #7]
 800326c:	4013      	ands	r3, r2
 800326e:	2b00      	cmp	r3, #0
 8003270:	bf14      	ite	ne
 8003272:	2301      	movne	r3, #1
 8003274:	2300      	moveq	r3, #0
 8003276:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0xFF, 0x01);
 8003278:	2101      	movs	r1, #1
 800327a:	20ff      	movs	r0, #255	@ 0xff
 800327c:	f7ff f904 	bl	8002488 <i2c_write_addr8_data8>
 8003280:	4603      	mov	r3, r0
 8003282:	461a      	mov	r2, r3
 8003284:	79fb      	ldrb	r3, [r7, #7]
 8003286:	4013      	ands	r3, r2
 8003288:	2b00      	cmp	r3, #0
 800328a:	bf14      	ite	ne
 800328c:	2301      	movne	r3, #1
 800328e:	2300      	moveq	r3, #0
 8003290:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x31, 0x04);
 8003292:	2104      	movs	r1, #4
 8003294:	2031      	movs	r0, #49	@ 0x31
 8003296:	f7ff f8f7 	bl	8002488 <i2c_write_addr8_data8>
 800329a:	4603      	mov	r3, r0
 800329c:	461a      	mov	r2, r3
 800329e:	79fb      	ldrb	r3, [r7, #7]
 80032a0:	4013      	ands	r3, r2
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	bf14      	ite	ne
 80032a6:	2301      	movne	r3, #1
 80032a8:	2300      	moveq	r3, #0
 80032aa:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x4B, 0x09);
 80032ac:	2109      	movs	r1, #9
 80032ae:	204b      	movs	r0, #75	@ 0x4b
 80032b0:	f7ff f8ea 	bl	8002488 <i2c_write_addr8_data8>
 80032b4:	4603      	mov	r3, r0
 80032b6:	461a      	mov	r2, r3
 80032b8:	79fb      	ldrb	r3, [r7, #7]
 80032ba:	4013      	ands	r3, r2
 80032bc:	2b00      	cmp	r3, #0
 80032be:	bf14      	ite	ne
 80032c0:	2301      	movne	r3, #1
 80032c2:	2300      	moveq	r3, #0
 80032c4:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x4C, 0x05);
 80032c6:	2105      	movs	r1, #5
 80032c8:	204c      	movs	r0, #76	@ 0x4c
 80032ca:	f7ff f8dd 	bl	8002488 <i2c_write_addr8_data8>
 80032ce:	4603      	mov	r3, r0
 80032d0:	461a      	mov	r2, r3
 80032d2:	79fb      	ldrb	r3, [r7, #7]
 80032d4:	4013      	ands	r3, r2
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	bf14      	ite	ne
 80032da:	2301      	movne	r3, #1
 80032dc:	2300      	moveq	r3, #0
 80032de:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x4D, 0x04);
 80032e0:	2104      	movs	r1, #4
 80032e2:	204d      	movs	r0, #77	@ 0x4d
 80032e4:	f7ff f8d0 	bl	8002488 <i2c_write_addr8_data8>
 80032e8:	4603      	mov	r3, r0
 80032ea:	461a      	mov	r2, r3
 80032ec:	79fb      	ldrb	r3, [r7, #7]
 80032ee:	4013      	ands	r3, r2
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	bf14      	ite	ne
 80032f4:	2301      	movne	r3, #1
 80032f6:	2300      	moveq	r3, #0
 80032f8:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0xFF, 0x00);
 80032fa:	2100      	movs	r1, #0
 80032fc:	20ff      	movs	r0, #255	@ 0xff
 80032fe:	f7ff f8c3 	bl	8002488 <i2c_write_addr8_data8>
 8003302:	4603      	mov	r3, r0
 8003304:	461a      	mov	r2, r3
 8003306:	79fb      	ldrb	r3, [r7, #7]
 8003308:	4013      	ands	r3, r2
 800330a:	2b00      	cmp	r3, #0
 800330c:	bf14      	ite	ne
 800330e:	2301      	movne	r3, #1
 8003310:	2300      	moveq	r3, #0
 8003312:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x44, 0x00);
 8003314:	2100      	movs	r1, #0
 8003316:	2044      	movs	r0, #68	@ 0x44
 8003318:	f7ff f8b6 	bl	8002488 <i2c_write_addr8_data8>
 800331c:	4603      	mov	r3, r0
 800331e:	461a      	mov	r2, r3
 8003320:	79fb      	ldrb	r3, [r7, #7]
 8003322:	4013      	ands	r3, r2
 8003324:	2b00      	cmp	r3, #0
 8003326:	bf14      	ite	ne
 8003328:	2301      	movne	r3, #1
 800332a:	2300      	moveq	r3, #0
 800332c:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x45, 0x20);
 800332e:	2120      	movs	r1, #32
 8003330:	2045      	movs	r0, #69	@ 0x45
 8003332:	f7ff f8a9 	bl	8002488 <i2c_write_addr8_data8>
 8003336:	4603      	mov	r3, r0
 8003338:	461a      	mov	r2, r3
 800333a:	79fb      	ldrb	r3, [r7, #7]
 800333c:	4013      	ands	r3, r2
 800333e:	2b00      	cmp	r3, #0
 8003340:	bf14      	ite	ne
 8003342:	2301      	movne	r3, #1
 8003344:	2300      	moveq	r3, #0
 8003346:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x47, 0x08);
 8003348:	2108      	movs	r1, #8
 800334a:	2047      	movs	r0, #71	@ 0x47
 800334c:	f7ff f89c 	bl	8002488 <i2c_write_addr8_data8>
 8003350:	4603      	mov	r3, r0
 8003352:	461a      	mov	r2, r3
 8003354:	79fb      	ldrb	r3, [r7, #7]
 8003356:	4013      	ands	r3, r2
 8003358:	2b00      	cmp	r3, #0
 800335a:	bf14      	ite	ne
 800335c:	2301      	movne	r3, #1
 800335e:	2300      	moveq	r3, #0
 8003360:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x48, 0x28);
 8003362:	2128      	movs	r1, #40	@ 0x28
 8003364:	2048      	movs	r0, #72	@ 0x48
 8003366:	f7ff f88f 	bl	8002488 <i2c_write_addr8_data8>
 800336a:	4603      	mov	r3, r0
 800336c:	461a      	mov	r2, r3
 800336e:	79fb      	ldrb	r3, [r7, #7]
 8003370:	4013      	ands	r3, r2
 8003372:	2b00      	cmp	r3, #0
 8003374:	bf14      	ite	ne
 8003376:	2301      	movne	r3, #1
 8003378:	2300      	moveq	r3, #0
 800337a:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x67, 0x00);
 800337c:	2100      	movs	r1, #0
 800337e:	2067      	movs	r0, #103	@ 0x67
 8003380:	f7ff f882 	bl	8002488 <i2c_write_addr8_data8>
 8003384:	4603      	mov	r3, r0
 8003386:	461a      	mov	r2, r3
 8003388:	79fb      	ldrb	r3, [r7, #7]
 800338a:	4013      	ands	r3, r2
 800338c:	2b00      	cmp	r3, #0
 800338e:	bf14      	ite	ne
 8003390:	2301      	movne	r3, #1
 8003392:	2300      	moveq	r3, #0
 8003394:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x70, 0x04);
 8003396:	2104      	movs	r1, #4
 8003398:	2070      	movs	r0, #112	@ 0x70
 800339a:	f7ff f875 	bl	8002488 <i2c_write_addr8_data8>
 800339e:	4603      	mov	r3, r0
 80033a0:	461a      	mov	r2, r3
 80033a2:	79fb      	ldrb	r3, [r7, #7]
 80033a4:	4013      	ands	r3, r2
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	bf14      	ite	ne
 80033aa:	2301      	movne	r3, #1
 80033ac:	2300      	moveq	r3, #0
 80033ae:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x71, 0x01);
 80033b0:	2101      	movs	r1, #1
 80033b2:	2071      	movs	r0, #113	@ 0x71
 80033b4:	f7ff f868 	bl	8002488 <i2c_write_addr8_data8>
 80033b8:	4603      	mov	r3, r0
 80033ba:	461a      	mov	r2, r3
 80033bc:	79fb      	ldrb	r3, [r7, #7]
 80033be:	4013      	ands	r3, r2
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	bf14      	ite	ne
 80033c4:	2301      	movne	r3, #1
 80033c6:	2300      	moveq	r3, #0
 80033c8:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x72, 0xFE);
 80033ca:	21fe      	movs	r1, #254	@ 0xfe
 80033cc:	2072      	movs	r0, #114	@ 0x72
 80033ce:	f7ff f85b 	bl	8002488 <i2c_write_addr8_data8>
 80033d2:	4603      	mov	r3, r0
 80033d4:	461a      	mov	r2, r3
 80033d6:	79fb      	ldrb	r3, [r7, #7]
 80033d8:	4013      	ands	r3, r2
 80033da:	2b00      	cmp	r3, #0
 80033dc:	bf14      	ite	ne
 80033de:	2301      	movne	r3, #1
 80033e0:	2300      	moveq	r3, #0
 80033e2:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x76, 0x00);
 80033e4:	2100      	movs	r1, #0
 80033e6:	2076      	movs	r0, #118	@ 0x76
 80033e8:	f7ff f84e 	bl	8002488 <i2c_write_addr8_data8>
 80033ec:	4603      	mov	r3, r0
 80033ee:	461a      	mov	r2, r3
 80033f0:	79fb      	ldrb	r3, [r7, #7]
 80033f2:	4013      	ands	r3, r2
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	bf14      	ite	ne
 80033f8:	2301      	movne	r3, #1
 80033fa:	2300      	moveq	r3, #0
 80033fc:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x77, 0x00);
 80033fe:	2100      	movs	r1, #0
 8003400:	2077      	movs	r0, #119	@ 0x77
 8003402:	f7ff f841 	bl	8002488 <i2c_write_addr8_data8>
 8003406:	4603      	mov	r3, r0
 8003408:	461a      	mov	r2, r3
 800340a:	79fb      	ldrb	r3, [r7, #7]
 800340c:	4013      	ands	r3, r2
 800340e:	2b00      	cmp	r3, #0
 8003410:	bf14      	ite	ne
 8003412:	2301      	movne	r3, #1
 8003414:	2300      	moveq	r3, #0
 8003416:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0xFF, 0x01);
 8003418:	2101      	movs	r1, #1
 800341a:	20ff      	movs	r0, #255	@ 0xff
 800341c:	f7ff f834 	bl	8002488 <i2c_write_addr8_data8>
 8003420:	4603      	mov	r3, r0
 8003422:	461a      	mov	r2, r3
 8003424:	79fb      	ldrb	r3, [r7, #7]
 8003426:	4013      	ands	r3, r2
 8003428:	2b00      	cmp	r3, #0
 800342a:	bf14      	ite	ne
 800342c:	2301      	movne	r3, #1
 800342e:	2300      	moveq	r3, #0
 8003430:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x0D, 0x01);
 8003432:	2101      	movs	r1, #1
 8003434:	200d      	movs	r0, #13
 8003436:	f7ff f827 	bl	8002488 <i2c_write_addr8_data8>
 800343a:	4603      	mov	r3, r0
 800343c:	461a      	mov	r2, r3
 800343e:	79fb      	ldrb	r3, [r7, #7]
 8003440:	4013      	ands	r3, r2
 8003442:	2b00      	cmp	r3, #0
 8003444:	bf14      	ite	ne
 8003446:	2301      	movne	r3, #1
 8003448:	2300      	moveq	r3, #0
 800344a:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0xFF, 0x00);
 800344c:	2100      	movs	r1, #0
 800344e:	20ff      	movs	r0, #255	@ 0xff
 8003450:	f7ff f81a 	bl	8002488 <i2c_write_addr8_data8>
 8003454:	4603      	mov	r3, r0
 8003456:	461a      	mov	r2, r3
 8003458:	79fb      	ldrb	r3, [r7, #7]
 800345a:	4013      	ands	r3, r2
 800345c:	2b00      	cmp	r3, #0
 800345e:	bf14      	ite	ne
 8003460:	2301      	movne	r3, #1
 8003462:	2300      	moveq	r3, #0
 8003464:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x80, 0x01);
 8003466:	2101      	movs	r1, #1
 8003468:	2080      	movs	r0, #128	@ 0x80
 800346a:	f7ff f80d 	bl	8002488 <i2c_write_addr8_data8>
 800346e:	4603      	mov	r3, r0
 8003470:	461a      	mov	r2, r3
 8003472:	79fb      	ldrb	r3, [r7, #7]
 8003474:	4013      	ands	r3, r2
 8003476:	2b00      	cmp	r3, #0
 8003478:	bf14      	ite	ne
 800347a:	2301      	movne	r3, #1
 800347c:	2300      	moveq	r3, #0
 800347e:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x01, 0xF8);
 8003480:	21f8      	movs	r1, #248	@ 0xf8
 8003482:	2001      	movs	r0, #1
 8003484:	f7ff f800 	bl	8002488 <i2c_write_addr8_data8>
 8003488:	4603      	mov	r3, r0
 800348a:	461a      	mov	r2, r3
 800348c:	79fb      	ldrb	r3, [r7, #7]
 800348e:	4013      	ands	r3, r2
 8003490:	2b00      	cmp	r3, #0
 8003492:	bf14      	ite	ne
 8003494:	2301      	movne	r3, #1
 8003496:	2300      	moveq	r3, #0
 8003498:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0xFF, 0x01);
 800349a:	2101      	movs	r1, #1
 800349c:	20ff      	movs	r0, #255	@ 0xff
 800349e:	f7fe fff3 	bl	8002488 <i2c_write_addr8_data8>
 80034a2:	4603      	mov	r3, r0
 80034a4:	461a      	mov	r2, r3
 80034a6:	79fb      	ldrb	r3, [r7, #7]
 80034a8:	4013      	ands	r3, r2
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	bf14      	ite	ne
 80034ae:	2301      	movne	r3, #1
 80034b0:	2300      	moveq	r3, #0
 80034b2:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x8E, 0x01);
 80034b4:	2101      	movs	r1, #1
 80034b6:	208e      	movs	r0, #142	@ 0x8e
 80034b8:	f7fe ffe6 	bl	8002488 <i2c_write_addr8_data8>
 80034bc:	4603      	mov	r3, r0
 80034be:	461a      	mov	r2, r3
 80034c0:	79fb      	ldrb	r3, [r7, #7]
 80034c2:	4013      	ands	r3, r2
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	bf14      	ite	ne
 80034c8:	2301      	movne	r3, #1
 80034ca:	2300      	moveq	r3, #0
 80034cc:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x00, 0x01);
 80034ce:	2101      	movs	r1, #1
 80034d0:	2000      	movs	r0, #0
 80034d2:	f7fe ffd9 	bl	8002488 <i2c_write_addr8_data8>
 80034d6:	4603      	mov	r3, r0
 80034d8:	461a      	mov	r2, r3
 80034da:	79fb      	ldrb	r3, [r7, #7]
 80034dc:	4013      	ands	r3, r2
 80034de:	2b00      	cmp	r3, #0
 80034e0:	bf14      	ite	ne
 80034e2:	2301      	movne	r3, #1
 80034e4:	2300      	moveq	r3, #0
 80034e6:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0xFF, 0x00);
 80034e8:	2100      	movs	r1, #0
 80034ea:	20ff      	movs	r0, #255	@ 0xff
 80034ec:	f7fe ffcc 	bl	8002488 <i2c_write_addr8_data8>
 80034f0:	4603      	mov	r3, r0
 80034f2:	461a      	mov	r2, r3
 80034f4:	79fb      	ldrb	r3, [r7, #7]
 80034f6:	4013      	ands	r3, r2
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	bf14      	ite	ne
 80034fc:	2301      	movne	r3, #1
 80034fe:	2300      	moveq	r3, #0
 8003500:	71fb      	strb	r3, [r7, #7]
    success &= i2c_write_addr8_data8(0x80, 0x00);
 8003502:	2100      	movs	r1, #0
 8003504:	2080      	movs	r0, #128	@ 0x80
 8003506:	f7fe ffbf 	bl	8002488 <i2c_write_addr8_data8>
 800350a:	4603      	mov	r3, r0
 800350c:	461a      	mov	r2, r3
 800350e:	79fb      	ldrb	r3, [r7, #7]
 8003510:	4013      	ands	r3, r2
 8003512:	2b00      	cmp	r3, #0
 8003514:	bf14      	ite	ne
 8003516:	2301      	movne	r3, #1
 8003518:	2300      	moveq	r3, #0
 800351a:	71fb      	strb	r3, [r7, #7]
    return success;
 800351c:	79fb      	ldrb	r3, [r7, #7]
}
 800351e:	4618      	mov	r0, r3
 8003520:	3708      	adds	r7, #8
 8003522:	46bd      	mov	sp, r7
 8003524:	bd80      	pop	{r7, pc}

08003526 <configure_interrupt>:

static bool configure_interrupt()
{
 8003526:	b580      	push	{r7, lr}
 8003528:	b082      	sub	sp, #8
 800352a:	af00      	add	r7, sp, #0
    /* Interrupt on new sample ready */
    if (!i2c_write_addr8_data8(REG_SYSTEM_INTERRUPT_CONFIG_GPIO, 0x04)) {
 800352c:	2104      	movs	r1, #4
 800352e:	200a      	movs	r0, #10
 8003530:	f7fe ffaa 	bl	8002488 <i2c_write_addr8_data8>
 8003534:	4603      	mov	r3, r0
 8003536:	f083 0301 	eor.w	r3, r3, #1
 800353a:	b2db      	uxtb	r3, r3
 800353c:	2b00      	cmp	r3, #0
 800353e:	d001      	beq.n	8003544 <configure_interrupt+0x1e>
        return false;
 8003540:	2300      	movs	r3, #0
 8003542:	e02d      	b.n	80035a0 <configure_interrupt+0x7a>
    }

    /* Configure active low since the pin is pulled-up on most breakout boards */
    uint8_t gpio_hv_mux_active_high = 0;
 8003544:	2300      	movs	r3, #0
 8003546:	71fb      	strb	r3, [r7, #7]
    if (!i2c_read_addr8_data8(REG_GPIO_HV_MUX_ACTIVE_HIGH, &gpio_hv_mux_active_high)) {
 8003548:	1dfb      	adds	r3, r7, #7
 800354a:	4619      	mov	r1, r3
 800354c:	2084      	movs	r0, #132	@ 0x84
 800354e:	f7fe ff1f 	bl	8002390 <i2c_read_addr8_data8>
 8003552:	4603      	mov	r3, r0
 8003554:	f083 0301 	eor.w	r3, r3, #1
 8003558:	b2db      	uxtb	r3, r3
 800355a:	2b00      	cmp	r3, #0
 800355c:	d001      	beq.n	8003562 <configure_interrupt+0x3c>
        return false;
 800355e:	2300      	movs	r3, #0
 8003560:	e01e      	b.n	80035a0 <configure_interrupt+0x7a>
    }
    gpio_hv_mux_active_high &= ~0x10;
 8003562:	79fb      	ldrb	r3, [r7, #7]
 8003564:	f023 0310 	bic.w	r3, r3, #16
 8003568:	b2db      	uxtb	r3, r3
 800356a:	71fb      	strb	r3, [r7, #7]
    if (!i2c_write_addr8_data8(REG_GPIO_HV_MUX_ACTIVE_HIGH, gpio_hv_mux_active_high)) {
 800356c:	79fb      	ldrb	r3, [r7, #7]
 800356e:	4619      	mov	r1, r3
 8003570:	2084      	movs	r0, #132	@ 0x84
 8003572:	f7fe ff89 	bl	8002488 <i2c_write_addr8_data8>
 8003576:	4603      	mov	r3, r0
 8003578:	f083 0301 	eor.w	r3, r3, #1
 800357c:	b2db      	uxtb	r3, r3
 800357e:	2b00      	cmp	r3, #0
 8003580:	d001      	beq.n	8003586 <configure_interrupt+0x60>
        return false;
 8003582:	2300      	movs	r3, #0
 8003584:	e00c      	b.n	80035a0 <configure_interrupt+0x7a>
    }

    if (!i2c_write_addr8_data8(REG_SYSTEM_INTERRUPT_CLEAR, 0x01)) {
 8003586:	2101      	movs	r1, #1
 8003588:	200b      	movs	r0, #11
 800358a:	f7fe ff7d 	bl	8002488 <i2c_write_addr8_data8>
 800358e:	4603      	mov	r3, r0
 8003590:	f083 0301 	eor.w	r3, r3, #1
 8003594:	b2db      	uxtb	r3, r3
 8003596:	2b00      	cmp	r3, #0
 8003598:	d001      	beq.n	800359e <configure_interrupt+0x78>
        return false;
 800359a:	2300      	movs	r3, #0
 800359c:	e000      	b.n	80035a0 <configure_interrupt+0x7a>
    }
    return true;
 800359e:	2301      	movs	r3, #1
}
 80035a0:	4618      	mov	r0, r3
 80035a2:	3708      	adds	r7, #8
 80035a4:	46bd      	mov	sp, r7
 80035a6:	bd80      	pop	{r7, pc}

080035a8 <set_sequence_steps_enabled>:

/**
 * Enable (or disable) specific steps in the sequence
 */
static bool set_sequence_steps_enabled(uint8_t sequence_step)
{
 80035a8:	b580      	push	{r7, lr}
 80035aa:	b082      	sub	sp, #8
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	4603      	mov	r3, r0
 80035b0:	71fb      	strb	r3, [r7, #7]
    return i2c_write_addr8_data8(REG_SYSTEM_SEQUENCE_CONFIG, sequence_step);
 80035b2:	79fb      	ldrb	r3, [r7, #7]
 80035b4:	4619      	mov	r1, r3
 80035b6:	2001      	movs	r0, #1
 80035b8:	f7fe ff66 	bl	8002488 <i2c_write_addr8_data8>
 80035bc:	4603      	mov	r3, r0
}
 80035be:	4618      	mov	r0, r3
 80035c0:	3708      	adds	r7, #8
 80035c2:	46bd      	mov	sp, r7
 80035c4:	bd80      	pop	{r7, pc}

080035c6 <static_init>:

/**
 * Basic device initialization
 */
static bool static_init()
{
 80035c6:	b580      	push	{r7, lr}
 80035c8:	af00      	add	r7, sp, #0
    if (!set_spads_from_nvm()) {
 80035ca:	f7ff faaa 	bl	8002b22 <set_spads_from_nvm>
 80035ce:	4603      	mov	r3, r0
 80035d0:	f083 0301 	eor.w	r3, r3, #1
 80035d4:	b2db      	uxtb	r3, r3
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d001      	beq.n	80035de <static_init+0x18>
        return false;
 80035da:	2300      	movs	r3, #0
 80035dc:	e01f      	b.n	800361e <static_init+0x58>
    }

    if (!load_default_tuning_settings()) {
 80035de:	f7ff fb91 	bl	8002d04 <load_default_tuning_settings>
 80035e2:	4603      	mov	r3, r0
 80035e4:	f083 0301 	eor.w	r3, r3, #1
 80035e8:	b2db      	uxtb	r3, r3
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d001      	beq.n	80035f2 <static_init+0x2c>
        return false;
 80035ee:	2300      	movs	r3, #0
 80035f0:	e015      	b.n	800361e <static_init+0x58>
    }

    if (!configure_interrupt()) {
 80035f2:	f7ff ff98 	bl	8003526 <configure_interrupt>
 80035f6:	4603      	mov	r3, r0
 80035f8:	f083 0301 	eor.w	r3, r3, #1
 80035fc:	b2db      	uxtb	r3, r3
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d001      	beq.n	8003606 <static_init+0x40>
        return false;
 8003602:	2300      	movs	r3, #0
 8003604:	e00b      	b.n	800361e <static_init+0x58>
    }

    if (!set_sequence_steps_enabled(RANGE_SEQUENCE_STEP_DSS +
 8003606:	20e8      	movs	r0, #232	@ 0xe8
 8003608:	f7ff ffce 	bl	80035a8 <set_sequence_steps_enabled>
 800360c:	4603      	mov	r3, r0
 800360e:	f083 0301 	eor.w	r3, r3, #1
 8003612:	b2db      	uxtb	r3, r3
 8003614:	2b00      	cmp	r3, #0
 8003616:	d001      	beq.n	800361c <static_init+0x56>
                                    RANGE_SEQUENCE_STEP_PRE_RANGE +
                                    RANGE_SEQUENCE_STEP_FINAL_RANGE)) {
        return false;
 8003618:	2300      	movs	r3, #0
 800361a:	e000      	b.n	800361e <static_init+0x58>
    }

    return true;
 800361c:	2301      	movs	r3, #1
}
 800361e:	4618      	mov	r0, r3
 8003620:	bd80      	pop	{r7, pc}

08003622 <perform_single_ref_calibration>:

static bool perform_single_ref_calibration(calibration_type_t calib_type)
{
 8003622:	b580      	push	{r7, lr}
 8003624:	b084      	sub	sp, #16
 8003626:	af00      	add	r7, sp, #0
 8003628:	4603      	mov	r3, r0
 800362a:	71fb      	strb	r3, [r7, #7]
    uint8_t sysrange_start = 0;
 800362c:	2300      	movs	r3, #0
 800362e:	73fb      	strb	r3, [r7, #15]
    uint8_t sequence_config = 0;
 8003630:	2300      	movs	r3, #0
 8003632:	73bb      	strb	r3, [r7, #14]
    switch (calib_type)
 8003634:	79fb      	ldrb	r3, [r7, #7]
 8003636:	2b00      	cmp	r3, #0
 8003638:	d002      	beq.n	8003640 <perform_single_ref_calibration+0x1e>
 800363a:	2b01      	cmp	r3, #1
 800363c:	d005      	beq.n	800364a <perform_single_ref_calibration+0x28>
 800363e:	e009      	b.n	8003654 <perform_single_ref_calibration+0x32>
    {
    case CALIBRATION_TYPE_VHV:
        sequence_config = 0x01;
 8003640:	2301      	movs	r3, #1
 8003642:	73bb      	strb	r3, [r7, #14]
        sysrange_start = 0x01 | 0x40;
 8003644:	2341      	movs	r3, #65	@ 0x41
 8003646:	73fb      	strb	r3, [r7, #15]
        break;
 8003648:	e004      	b.n	8003654 <perform_single_ref_calibration+0x32>
    case CALIBRATION_TYPE_PHASE:
        sequence_config = 0x02;
 800364a:	2302      	movs	r3, #2
 800364c:	73bb      	strb	r3, [r7, #14]
        sysrange_start = 0x01 | 0x00;
 800364e:	2301      	movs	r3, #1
 8003650:	73fb      	strb	r3, [r7, #15]
        break;
 8003652:	bf00      	nop
    }
    if (!i2c_write_addr8_data8(REG_SYSTEM_SEQUENCE_CONFIG, sequence_config)) {
 8003654:	7bbb      	ldrb	r3, [r7, #14]
 8003656:	4619      	mov	r1, r3
 8003658:	2001      	movs	r0, #1
 800365a:	f7fe ff15 	bl	8002488 <i2c_write_addr8_data8>
 800365e:	4603      	mov	r3, r0
 8003660:	f083 0301 	eor.w	r3, r3, #1
 8003664:	b2db      	uxtb	r3, r3
 8003666:	2b00      	cmp	r3, #0
 8003668:	d001      	beq.n	800366e <perform_single_ref_calibration+0x4c>
        return false;
 800366a:	2300      	movs	r3, #0
 800366c:	e041      	b.n	80036f2 <perform_single_ref_calibration+0xd0>
    }
    if (!i2c_write_addr8_data8(REG_SYSRANGE_START, sysrange_start)) {
 800366e:	7bfb      	ldrb	r3, [r7, #15]
 8003670:	4619      	mov	r1, r3
 8003672:	2000      	movs	r0, #0
 8003674:	f7fe ff08 	bl	8002488 <i2c_write_addr8_data8>
 8003678:	4603      	mov	r3, r0
 800367a:	f083 0301 	eor.w	r3, r3, #1
 800367e:	b2db      	uxtb	r3, r3
 8003680:	2b00      	cmp	r3, #0
 8003682:	d001      	beq.n	8003688 <perform_single_ref_calibration+0x66>
        return false;
 8003684:	2300      	movs	r3, #0
 8003686:	e034      	b.n	80036f2 <perform_single_ref_calibration+0xd0>
    }
    /* Wait for interrupt */
    uint8_t interrupt_status = 0;
 8003688:	2300      	movs	r3, #0
 800368a:	733b      	strb	r3, [r7, #12]
    bool success = false;
 800368c:	2300      	movs	r3, #0
 800368e:	737b      	strb	r3, [r7, #13]
    do {
        success = i2c_read_addr8_data8(REG_RESULT_INTERRUPT_STATUS, &interrupt_status);
 8003690:	f107 030c 	add.w	r3, r7, #12
 8003694:	4619      	mov	r1, r3
 8003696:	2013      	movs	r0, #19
 8003698:	f7fe fe7a 	bl	8002390 <i2c_read_addr8_data8>
 800369c:	4603      	mov	r3, r0
 800369e:	737b      	strb	r3, [r7, #13]
    } while (success && ((interrupt_status & 0x07) == 0));
 80036a0:	7b7b      	ldrb	r3, [r7, #13]
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d004      	beq.n	80036b0 <perform_single_ref_calibration+0x8e>
 80036a6:	7b3b      	ldrb	r3, [r7, #12]
 80036a8:	f003 0307 	and.w	r3, r3, #7
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d0ef      	beq.n	8003690 <perform_single_ref_calibration+0x6e>
    if (!success) {
 80036b0:	7b7b      	ldrb	r3, [r7, #13]
 80036b2:	f083 0301 	eor.w	r3, r3, #1
 80036b6:	b2db      	uxtb	r3, r3
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d001      	beq.n	80036c0 <perform_single_ref_calibration+0x9e>
        return false;
 80036bc:	2300      	movs	r3, #0
 80036be:	e018      	b.n	80036f2 <perform_single_ref_calibration+0xd0>
    }
    if (!i2c_write_addr8_data8(REG_SYSTEM_INTERRUPT_CLEAR, 0x01)) {
 80036c0:	2101      	movs	r1, #1
 80036c2:	200b      	movs	r0, #11
 80036c4:	f7fe fee0 	bl	8002488 <i2c_write_addr8_data8>
 80036c8:	4603      	mov	r3, r0
 80036ca:	f083 0301 	eor.w	r3, r3, #1
 80036ce:	b2db      	uxtb	r3, r3
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d001      	beq.n	80036d8 <perform_single_ref_calibration+0xb6>
        return false;
 80036d4:	2300      	movs	r3, #0
 80036d6:	e00c      	b.n	80036f2 <perform_single_ref_calibration+0xd0>
    }

    if (!i2c_write_addr8_data8(REG_SYSRANGE_START, 0x00)) {
 80036d8:	2100      	movs	r1, #0
 80036da:	2000      	movs	r0, #0
 80036dc:	f7fe fed4 	bl	8002488 <i2c_write_addr8_data8>
 80036e0:	4603      	mov	r3, r0
 80036e2:	f083 0301 	eor.w	r3, r3, #1
 80036e6:	b2db      	uxtb	r3, r3
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d001      	beq.n	80036f0 <perform_single_ref_calibration+0xce>
        return false;
 80036ec:	2300      	movs	r3, #0
 80036ee:	e000      	b.n	80036f2 <perform_single_ref_calibration+0xd0>
    }
    return true;
 80036f0:	2301      	movs	r3, #1
}
 80036f2:	4618      	mov	r0, r3
 80036f4:	3710      	adds	r7, #16
 80036f6:	46bd      	mov	sp, r7
 80036f8:	bd80      	pop	{r7, pc}

080036fa <perform_ref_calibration>:
/**
 * Temperature calibration needs to be run again if the temperature changes by
 * more than 8 degrees according to the datasheet.
 */
static bool perform_ref_calibration()
{
 80036fa:	b580      	push	{r7, lr}
 80036fc:	af00      	add	r7, sp, #0
    if (!perform_single_ref_calibration(CALIBRATION_TYPE_VHV)) {
 80036fe:	2000      	movs	r0, #0
 8003700:	f7ff ff8f 	bl	8003622 <perform_single_ref_calibration>
 8003704:	4603      	mov	r3, r0
 8003706:	f083 0301 	eor.w	r3, r3, #1
 800370a:	b2db      	uxtb	r3, r3
 800370c:	2b00      	cmp	r3, #0
 800370e:	d001      	beq.n	8003714 <perform_ref_calibration+0x1a>
        return false;
 8003710:	2300      	movs	r3, #0
 8003712:	e016      	b.n	8003742 <perform_ref_calibration+0x48>
    }
    if (!perform_single_ref_calibration(CALIBRATION_TYPE_PHASE)) {
 8003714:	2001      	movs	r0, #1
 8003716:	f7ff ff84 	bl	8003622 <perform_single_ref_calibration>
 800371a:	4603      	mov	r3, r0
 800371c:	f083 0301 	eor.w	r3, r3, #1
 8003720:	b2db      	uxtb	r3, r3
 8003722:	2b00      	cmp	r3, #0
 8003724:	d001      	beq.n	800372a <perform_ref_calibration+0x30>
        return false;
 8003726:	2300      	movs	r3, #0
 8003728:	e00b      	b.n	8003742 <perform_ref_calibration+0x48>
    }
    /* Restore sequence steps enabled */
    if (!set_sequence_steps_enabled(RANGE_SEQUENCE_STEP_DSS +
 800372a:	20e8      	movs	r0, #232	@ 0xe8
 800372c:	f7ff ff3c 	bl	80035a8 <set_sequence_steps_enabled>
 8003730:	4603      	mov	r3, r0
 8003732:	f083 0301 	eor.w	r3, r3, #1
 8003736:	b2db      	uxtb	r3, r3
 8003738:	2b00      	cmp	r3, #0
 800373a:	d001      	beq.n	8003740 <perform_ref_calibration+0x46>
                                    RANGE_SEQUENCE_STEP_PRE_RANGE +
                                    RANGE_SEQUENCE_STEP_FINAL_RANGE)) {
        return false;
 800373c:	2300      	movs	r3, #0
 800373e:	e000      	b.n	8003742 <perform_ref_calibration+0x48>
    }
    return true;
 8003740:	2301      	movs	r3, #1
}
 8003742:	4618      	mov	r0, r3
 8003744:	bd80      	pop	{r7, pc}

08003746 <configure_gpio>:
 * hardware standby after this function is called.
 *
 * NOTE: The pins are hard-coded to P1.0, P1.1, and P1.2.
 **/
static void configure_gpio()
{
 8003746:	b480      	push	{r7}
 8003748:	af00      	add	r7, sp, #0

}
 800374a:	bf00      	nop
 800374c:	46bd      	mov	sp, r7
 800374e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003752:	4770      	bx	lr

08003754 <init_address>:

/* Sets the address of a single VL53L0X sensor.
 * This functions assumes that all non-configured VL53L0X are still
 * in hardware standby. */
static bool init_address(vl53l0x_idx_t idx)
{
 8003754:	b580      	push	{r7, lr}
 8003756:	b082      	sub	sp, #8
 8003758:	af00      	add	r7, sp, #0
 800375a:	4603      	mov	r3, r0
 800375c:	71fb      	strb	r3, [r7, #7]
    //set_hardware_standby(idx, false);
    selectTCAChannel(vl53l0x_infos[idx].mux_channel);
 800375e:	79fb      	ldrb	r3, [r7, #7]
 8003760:	4a0c      	ldr	r2, [pc, #48]	@ (8003794 <init_address+0x40>)
 8003762:	5cd3      	ldrb	r3, [r2, r3]
 8003764:	4618      	mov	r0, r3
 8003766:	f7fe fc07 	bl	8001f78 <selectTCAChannel>
    /* The datasheet doesn't say how long we must wait to leave hw standby,
     * but using the same delay as vl6180x seems to work fine. */
    HAL_Delay(1);
 800376a:	2001      	movs	r0, #1
 800376c:	f000 fa10 	bl	8003b90 <HAL_Delay>

    if (!device_is_booted()) {
 8003770:	f7fe ff92 	bl	8002698 <device_is_booted>
 8003774:	4603      	mov	r3, r0
 8003776:	f083 0301 	eor.w	r3, r3, #1
 800377a:	b2db      	uxtb	r3, r3
 800377c:	2b00      	cmp	r3, #0
 800377e:	d004      	beq.n	800378a <init_address+0x36>
        my_printf("device is not booted\n");
 8003780:	4805      	ldr	r0, [pc, #20]	@ (8003798 <init_address+0x44>)
 8003782:	f7fe fddd 	bl	8002340 <my_printf>
        return false;
 8003786:	2300      	movs	r3, #0
 8003788:	e000      	b.n	800378c <init_address+0x38>
    }

    return true;
 800378a:	2301      	movs	r3, #1
}
 800378c:	4618      	mov	r0, r3
 800378e:	3708      	adds	r7, #8
 8003790:	46bd      	mov	sp, r7
 8003792:	bd80      	pop	{r7, pc}
 8003794:	0800f510 	.word	0x0800f510
 8003798:	0800f44c 	.word	0x0800f44c

0800379c <init_addresses>:
/**
 * Initializes the sensors by putting them in hw standby and then
 * waking them up one-by-one as described in AN4846.
 */
static bool init_addresses()
{
 800379c:	b580      	push	{r7, lr}
 800379e:	af00      	add	r7, sp, #0
    /* Puts all sensors in hardware standby */
    configure_gpio();
 80037a0:	f7ff ffd1 	bl	8003746 <configure_gpio>

    /* Wake each sensor up one by one and set a unique address for each one */
    if (!init_address(VL53L0X_IDX_FIRST)) {
 80037a4:	2000      	movs	r0, #0
 80037a6:	f7ff ffd5 	bl	8003754 <init_address>
 80037aa:	4603      	mov	r3, r0
 80037ac:	f083 0301 	eor.w	r3, r3, #1
 80037b0:	b2db      	uxtb	r3, r3
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d004      	beq.n	80037c0 <init_addresses+0x24>
        my_printf("fail init address first sensor\r\n");
 80037b6:	4809      	ldr	r0, [pc, #36]	@ (80037dc <init_addresses+0x40>)
 80037b8:	f7fe fdc2 	bl	8002340 <my_printf>
        return false;
 80037bc:	2300      	movs	r3, #0
 80037be:	e00b      	b.n	80037d8 <init_addresses+0x3c>
    }
    if (!init_address(VL53L0X_IDX_SECOND)) {
 80037c0:	2001      	movs	r0, #1
 80037c2:	f7ff ffc7 	bl	8003754 <init_address>
 80037c6:	4603      	mov	r3, r0
 80037c8:	f083 0301 	eor.w	r3, r3, #1
 80037cc:	b2db      	uxtb	r3, r3
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d001      	beq.n	80037d6 <init_addresses+0x3a>
        return false;
 80037d2:	2300      	movs	r3, #0
 80037d4:	e000      	b.n	80037d8 <init_addresses+0x3c>
    }
    return true;
 80037d6:	2301      	movs	r3, #1
}
 80037d8:	4618      	mov	r0, r3
 80037da:	bd80      	pop	{r7, pc}
 80037dc:	0800f464 	.word	0x0800f464

080037e0 <init_config>:

static bool init_config(vl53l0x_idx_t idx)
{
 80037e0:	b580      	push	{r7, lr}
 80037e2:	b082      	sub	sp, #8
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	4603      	mov	r3, r0
 80037e8:	71fb      	strb	r3, [r7, #7]
    //i2c_set_slave_address(vl53l0x_infos[idx].addr);
	selectTCAChannel(vl53l0x_infos[idx].mux_channel);
 80037ea:	79fb      	ldrb	r3, [r7, #7]
 80037ec:	4a13      	ldr	r2, [pc, #76]	@ (800383c <init_config+0x5c>)
 80037ee:	5cd3      	ldrb	r3, [r2, r3]
 80037f0:	4618      	mov	r0, r3
 80037f2:	f7fe fbc1 	bl	8001f78 <selectTCAChannel>

    if (!data_init()) {
 80037f6:	f7fe ff7f 	bl	80026f8 <data_init>
 80037fa:	4603      	mov	r3, r0
 80037fc:	f083 0301 	eor.w	r3, r3, #1
 8003800:	b2db      	uxtb	r3, r3
 8003802:	2b00      	cmp	r3, #0
 8003804:	d001      	beq.n	800380a <init_config+0x2a>
        return false;
 8003806:	2300      	movs	r3, #0
 8003808:	e014      	b.n	8003834 <init_config+0x54>
    }
    if (!static_init()) {
 800380a:	f7ff fedc 	bl	80035c6 <static_init>
 800380e:	4603      	mov	r3, r0
 8003810:	f083 0301 	eor.w	r3, r3, #1
 8003814:	b2db      	uxtb	r3, r3
 8003816:	2b00      	cmp	r3, #0
 8003818:	d001      	beq.n	800381e <init_config+0x3e>
        return false;
 800381a:	2300      	movs	r3, #0
 800381c:	e00a      	b.n	8003834 <init_config+0x54>
    }
    if (!perform_ref_calibration()) {
 800381e:	f7ff ff6c 	bl	80036fa <perform_ref_calibration>
 8003822:	4603      	mov	r3, r0
 8003824:	f083 0301 	eor.w	r3, r3, #1
 8003828:	b2db      	uxtb	r3, r3
 800382a:	2b00      	cmp	r3, #0
 800382c:	d001      	beq.n	8003832 <init_config+0x52>
        return false;
 800382e:	2300      	movs	r3, #0
 8003830:	e000      	b.n	8003834 <init_config+0x54>
    }
    return true;
 8003832:	2301      	movs	r3, #1
}
 8003834:	4618      	mov	r0, r3
 8003836:	3708      	adds	r7, #8
 8003838:	46bd      	mov	sp, r7
 800383a:	bd80      	pop	{r7, pc}
 800383c:	0800f510 	.word	0x0800f510

08003840 <vl53l0x_init>:

bool vl53l0x_init()
{
 8003840:	b580      	push	{r7, lr}
 8003842:	af00      	add	r7, sp, #0
    if (!init_addresses()) {
 8003844:	f7ff ffaa 	bl	800379c <init_addresses>
 8003848:	4603      	mov	r3, r0
 800384a:	f083 0301 	eor.w	r3, r3, #1
 800384e:	b2db      	uxtb	r3, r3
 8003850:	2b00      	cmp	r3, #0
 8003852:	d004      	beq.n	800385e <vl53l0x_init+0x1e>
        my_printf("fail init address\r\n");
 8003854:	4810      	ldr	r0, [pc, #64]	@ (8003898 <vl53l0x_init+0x58>)
 8003856:	f7fe fd73 	bl	8002340 <my_printf>
        return false;
 800385a:	2300      	movs	r3, #0
 800385c:	e019      	b.n	8003892 <vl53l0x_init+0x52>
    }
    if (!init_config(VL53L0X_IDX_FIRST)) {
 800385e:	2000      	movs	r0, #0
 8003860:	f7ff ffbe 	bl	80037e0 <init_config>
 8003864:	4603      	mov	r3, r0
 8003866:	f083 0301 	eor.w	r3, r3, #1
 800386a:	b2db      	uxtb	r3, r3
 800386c:	2b00      	cmp	r3, #0
 800386e:	d004      	beq.n	800387a <vl53l0x_init+0x3a>
        my_printf("fail init first\r\n");
 8003870:	480a      	ldr	r0, [pc, #40]	@ (800389c <vl53l0x_init+0x5c>)
 8003872:	f7fe fd65 	bl	8002340 <my_printf>
        return false;
 8003876:	2300      	movs	r3, #0
 8003878:	e00b      	b.n	8003892 <vl53l0x_init+0x52>
    }
    if (!init_config(VL53L0X_IDX_SECOND)) {
 800387a:	2001      	movs	r0, #1
 800387c:	f7ff ffb0 	bl	80037e0 <init_config>
 8003880:	4603      	mov	r3, r0
 8003882:	f083 0301 	eor.w	r3, r3, #1
 8003886:	b2db      	uxtb	r3, r3
 8003888:	2b00      	cmp	r3, #0
 800388a:	d001      	beq.n	8003890 <vl53l0x_init+0x50>
        return false;
 800388c:	2300      	movs	r3, #0
 800388e:	e000      	b.n	8003892 <vl53l0x_init+0x52>
    }
    return true;
 8003890:	2301      	movs	r3, #1
}
 8003892:	4618      	mov	r0, r3
 8003894:	bd80      	pop	{r7, pc}
 8003896:	bf00      	nop
 8003898:	0800f488 	.word	0x0800f488
 800389c:	0800f49c 	.word	0x0800f49c

080038a0 <vl53l0x_read_range_single>:

bool vl53l0x_read_range_single(vl53l0x_idx_t idx, uint16_t *range)
{
 80038a0:	b580      	push	{r7, lr}
 80038a2:	b084      	sub	sp, #16
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	4603      	mov	r3, r0
 80038a8:	6039      	str	r1, [r7, #0]
 80038aa:	71fb      	strb	r3, [r7, #7]
	selectTCAChannel(vl53l0x_infos[idx].mux_channel);
 80038ac:	79fb      	ldrb	r3, [r7, #7]
 80038ae:	4a68      	ldr	r2, [pc, #416]	@ (8003a50 <vl53l0x_read_range_single+0x1b0>)
 80038b0:	5cd3      	ldrb	r3, [r2, r3]
 80038b2:	4618      	mov	r0, r3
 80038b4:	f7fe fb60 	bl	8001f78 <selectTCAChannel>

    //i2c_set_slave_address(vl53l0x_infos[idx].addr);
    bool success = i2c_write_addr8_data8(0x80, 0x01);
 80038b8:	2101      	movs	r1, #1
 80038ba:	2080      	movs	r0, #128	@ 0x80
 80038bc:	f7fe fde4 	bl	8002488 <i2c_write_addr8_data8>
 80038c0:	4603      	mov	r3, r0
 80038c2:	73fb      	strb	r3, [r7, #15]
    success &= i2c_write_addr8_data8(0xFF, 0x01);
 80038c4:	2101      	movs	r1, #1
 80038c6:	20ff      	movs	r0, #255	@ 0xff
 80038c8:	f7fe fdde 	bl	8002488 <i2c_write_addr8_data8>
 80038cc:	4603      	mov	r3, r0
 80038ce:	461a      	mov	r2, r3
 80038d0:	7bfb      	ldrb	r3, [r7, #15]
 80038d2:	4013      	ands	r3, r2
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	bf14      	ite	ne
 80038d8:	2301      	movne	r3, #1
 80038da:	2300      	moveq	r3, #0
 80038dc:	73fb      	strb	r3, [r7, #15]
    success &= i2c_write_addr8_data8(0x00, 0x00);
 80038de:	2100      	movs	r1, #0
 80038e0:	2000      	movs	r0, #0
 80038e2:	f7fe fdd1 	bl	8002488 <i2c_write_addr8_data8>
 80038e6:	4603      	mov	r3, r0
 80038e8:	461a      	mov	r2, r3
 80038ea:	7bfb      	ldrb	r3, [r7, #15]
 80038ec:	4013      	ands	r3, r2
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	bf14      	ite	ne
 80038f2:	2301      	movne	r3, #1
 80038f4:	2300      	moveq	r3, #0
 80038f6:	73fb      	strb	r3, [r7, #15]
    success &= i2c_write_addr8_data8(0x91, stop_variable);
 80038f8:	4b56      	ldr	r3, [pc, #344]	@ (8003a54 <vl53l0x_read_range_single+0x1b4>)
 80038fa:	781b      	ldrb	r3, [r3, #0]
 80038fc:	4619      	mov	r1, r3
 80038fe:	2091      	movs	r0, #145	@ 0x91
 8003900:	f7fe fdc2 	bl	8002488 <i2c_write_addr8_data8>
 8003904:	4603      	mov	r3, r0
 8003906:	461a      	mov	r2, r3
 8003908:	7bfb      	ldrb	r3, [r7, #15]
 800390a:	4013      	ands	r3, r2
 800390c:	2b00      	cmp	r3, #0
 800390e:	bf14      	ite	ne
 8003910:	2301      	movne	r3, #1
 8003912:	2300      	moveq	r3, #0
 8003914:	73fb      	strb	r3, [r7, #15]
    success &= i2c_write_addr8_data8(0x00, 0x01);
 8003916:	2101      	movs	r1, #1
 8003918:	2000      	movs	r0, #0
 800391a:	f7fe fdb5 	bl	8002488 <i2c_write_addr8_data8>
 800391e:	4603      	mov	r3, r0
 8003920:	461a      	mov	r2, r3
 8003922:	7bfb      	ldrb	r3, [r7, #15]
 8003924:	4013      	ands	r3, r2
 8003926:	2b00      	cmp	r3, #0
 8003928:	bf14      	ite	ne
 800392a:	2301      	movne	r3, #1
 800392c:	2300      	moveq	r3, #0
 800392e:	73fb      	strb	r3, [r7, #15]
    success &= i2c_write_addr8_data8(0xFF, 0x00);
 8003930:	2100      	movs	r1, #0
 8003932:	20ff      	movs	r0, #255	@ 0xff
 8003934:	f7fe fda8 	bl	8002488 <i2c_write_addr8_data8>
 8003938:	4603      	mov	r3, r0
 800393a:	461a      	mov	r2, r3
 800393c:	7bfb      	ldrb	r3, [r7, #15]
 800393e:	4013      	ands	r3, r2
 8003940:	2b00      	cmp	r3, #0
 8003942:	bf14      	ite	ne
 8003944:	2301      	movne	r3, #1
 8003946:	2300      	moveq	r3, #0
 8003948:	73fb      	strb	r3, [r7, #15]
    success &= i2c_write_addr8_data8(0x80, 0x00);
 800394a:	2100      	movs	r1, #0
 800394c:	2080      	movs	r0, #128	@ 0x80
 800394e:	f7fe fd9b 	bl	8002488 <i2c_write_addr8_data8>
 8003952:	4603      	mov	r3, r0
 8003954:	461a      	mov	r2, r3
 8003956:	7bfb      	ldrb	r3, [r7, #15]
 8003958:	4013      	ands	r3, r2
 800395a:	2b00      	cmp	r3, #0
 800395c:	bf14      	ite	ne
 800395e:	2301      	movne	r3, #1
 8003960:	2300      	moveq	r3, #0
 8003962:	73fb      	strb	r3, [r7, #15]
    if (!success) {
 8003964:	7bfb      	ldrb	r3, [r7, #15]
 8003966:	f083 0301 	eor.w	r3, r3, #1
 800396a:	b2db      	uxtb	r3, r3
 800396c:	2b00      	cmp	r3, #0
 800396e:	d001      	beq.n	8003974 <vl53l0x_read_range_single+0xd4>
        return false;
 8003970:	2300      	movs	r3, #0
 8003972:	e068      	b.n	8003a46 <vl53l0x_read_range_single+0x1a6>
    }

    if (!i2c_write_addr8_data8(REG_SYSRANGE_START, 0x01)) {
 8003974:	2101      	movs	r1, #1
 8003976:	2000      	movs	r0, #0
 8003978:	f7fe fd86 	bl	8002488 <i2c_write_addr8_data8>
 800397c:	4603      	mov	r3, r0
 800397e:	f083 0301 	eor.w	r3, r3, #1
 8003982:	b2db      	uxtb	r3, r3
 8003984:	2b00      	cmp	r3, #0
 8003986:	d001      	beq.n	800398c <vl53l0x_read_range_single+0xec>
        return false;
 8003988:	2300      	movs	r3, #0
 800398a:	e05c      	b.n	8003a46 <vl53l0x_read_range_single+0x1a6>
    }

    uint8_t sysrange_start = 0;
 800398c:	2300      	movs	r3, #0
 800398e:	73bb      	strb	r3, [r7, #14]
    do {
        success = i2c_read_addr8_data8(REG_SYSRANGE_START, &sysrange_start);
 8003990:	f107 030e 	add.w	r3, r7, #14
 8003994:	4619      	mov	r1, r3
 8003996:	2000      	movs	r0, #0
 8003998:	f7fe fcfa 	bl	8002390 <i2c_read_addr8_data8>
 800399c:	4603      	mov	r3, r0
 800399e:	73fb      	strb	r3, [r7, #15]
    } while (success && (sysrange_start & 0x01));
 80039a0:	7bfb      	ldrb	r3, [r7, #15]
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d004      	beq.n	80039b0 <vl53l0x_read_range_single+0x110>
 80039a6:	7bbb      	ldrb	r3, [r7, #14]
 80039a8:	f003 0301 	and.w	r3, r3, #1
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d1ef      	bne.n	8003990 <vl53l0x_read_range_single+0xf0>
    if (!success) {
 80039b0:	7bfb      	ldrb	r3, [r7, #15]
 80039b2:	f083 0301 	eor.w	r3, r3, #1
 80039b6:	b2db      	uxtb	r3, r3
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d001      	beq.n	80039c0 <vl53l0x_read_range_single+0x120>
        return false;
 80039bc:	2300      	movs	r3, #0
 80039be:	e042      	b.n	8003a46 <vl53l0x_read_range_single+0x1a6>
    }

    uint8_t interrupt_status = 0;
 80039c0:	2300      	movs	r3, #0
 80039c2:	737b      	strb	r3, [r7, #13]
    do {
        success = i2c_read_addr8_data8(REG_RESULT_INTERRUPT_STATUS, &interrupt_status);
 80039c4:	f107 030d 	add.w	r3, r7, #13
 80039c8:	4619      	mov	r1, r3
 80039ca:	2013      	movs	r0, #19
 80039cc:	f7fe fce0 	bl	8002390 <i2c_read_addr8_data8>
 80039d0:	4603      	mov	r3, r0
 80039d2:	73fb      	strb	r3, [r7, #15]
    } while (success && ((interrupt_status & 0x07) == 0));
 80039d4:	7bfb      	ldrb	r3, [r7, #15]
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d004      	beq.n	80039e4 <vl53l0x_read_range_single+0x144>
 80039da:	7b7b      	ldrb	r3, [r7, #13]
 80039dc:	f003 0307 	and.w	r3, r3, #7
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d0ef      	beq.n	80039c4 <vl53l0x_read_range_single+0x124>
    if (!success) {
 80039e4:	7bfb      	ldrb	r3, [r7, #15]
 80039e6:	f083 0301 	eor.w	r3, r3, #1
 80039ea:	b2db      	uxtb	r3, r3
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d001      	beq.n	80039f4 <vl53l0x_read_range_single+0x154>
        return false;
 80039f0:	2300      	movs	r3, #0
 80039f2:	e028      	b.n	8003a46 <vl53l0x_read_range_single+0x1a6>
    }

    if (!i2c_read_addr8_data16(REG_RESULT_RANGE_STATUS + 10, range)) {
 80039f4:	6839      	ldr	r1, [r7, #0]
 80039f6:	201e      	movs	r0, #30
 80039f8:	f7fe fd02 	bl	8002400 <i2c_read_addr8_data16>
 80039fc:	4603      	mov	r3, r0
 80039fe:	f083 0301 	eor.w	r3, r3, #1
 8003a02:	b2db      	uxtb	r3, r3
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d001      	beq.n	8003a0c <vl53l0x_read_range_single+0x16c>
        return false;
 8003a08:	2300      	movs	r3, #0
 8003a0a:	e01c      	b.n	8003a46 <vl53l0x_read_range_single+0x1a6>
    }

    if (!i2c_write_addr8_data8(REG_SYSTEM_INTERRUPT_CLEAR, 0x01)) {
 8003a0c:	2101      	movs	r1, #1
 8003a0e:	200b      	movs	r0, #11
 8003a10:	f7fe fd3a 	bl	8002488 <i2c_write_addr8_data8>
 8003a14:	4603      	mov	r3, r0
 8003a16:	f083 0301 	eor.w	r3, r3, #1
 8003a1a:	b2db      	uxtb	r3, r3
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d001      	beq.n	8003a24 <vl53l0x_read_range_single+0x184>
        return false;
 8003a20:	2300      	movs	r3, #0
 8003a22:	e010      	b.n	8003a46 <vl53l0x_read_range_single+0x1a6>
    }

    /* 8190 or 8191 may be returned when obstacle is out of range. */
    if (*range == 8190 || *range == 8191) {
 8003a24:	683b      	ldr	r3, [r7, #0]
 8003a26:	881b      	ldrh	r3, [r3, #0]
 8003a28:	f641 72fe 	movw	r2, #8190	@ 0x1ffe
 8003a2c:	4293      	cmp	r3, r2
 8003a2e:	d005      	beq.n	8003a3c <vl53l0x_read_range_single+0x19c>
 8003a30:	683b      	ldr	r3, [r7, #0]
 8003a32:	881b      	ldrh	r3, [r3, #0]
 8003a34:	f641 72ff 	movw	r2, #8191	@ 0x1fff
 8003a38:	4293      	cmp	r3, r2
 8003a3a:	d103      	bne.n	8003a44 <vl53l0x_read_range_single+0x1a4>
        *range = VL53L0X_OUT_OF_RANGE;
 8003a3c:	683b      	ldr	r3, [r7, #0]
 8003a3e:	f641 72fe 	movw	r2, #8190	@ 0x1ffe
 8003a42:	801a      	strh	r2, [r3, #0]
    }

    return true;
 8003a44:	2301      	movs	r3, #1
}
 8003a46:	4618      	mov	r0, r3
 8003a48:	3710      	adds	r7, #16
 8003a4a:	46bd      	mov	sp, r7
 8003a4c:	bd80      	pop	{r7, pc}
 8003a4e:	bf00      	nop
 8003a50:	0800f510 	.word	0x0800f510
 8003a54:	200004b7 	.word	0x200004b7

08003a58 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8003a58:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003a90 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003a5c:	f7fe fa7a 	bl	8001f54 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003a60:	480c      	ldr	r0, [pc, #48]	@ (8003a94 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003a62:	490d      	ldr	r1, [pc, #52]	@ (8003a98 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003a64:	4a0d      	ldr	r2, [pc, #52]	@ (8003a9c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003a66:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003a68:	e002      	b.n	8003a70 <LoopCopyDataInit>

08003a6a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003a6a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003a6c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003a6e:	3304      	adds	r3, #4

08003a70 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003a70:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003a72:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003a74:	d3f9      	bcc.n	8003a6a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003a76:	4a0a      	ldr	r2, [pc, #40]	@ (8003aa0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003a78:	4c0a      	ldr	r4, [pc, #40]	@ (8003aa4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003a7a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003a7c:	e001      	b.n	8003a82 <LoopFillZerobss>

08003a7e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003a7e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003a80:	3204      	adds	r2, #4

08003a82 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003a82:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003a84:	d3fb      	bcc.n	8003a7e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003a86:	f009 fb17 	bl	800d0b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003a8a:	f7fd fa53 	bl	8000f34 <main>
  bx  lr    
 8003a8e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8003a90:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003a94:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003a98:	200002cc 	.word	0x200002cc
  ldr r2, =_sidata
 8003a9c:	0800f894 	.word	0x0800f894
  ldr r2, =_sbss
 8003aa0:	200002cc 	.word	0x200002cc
  ldr r4, =_ebss
 8003aa4:	200021ec 	.word	0x200021ec

08003aa8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003aa8:	e7fe      	b.n	8003aa8 <ADC_IRQHandler>
	...

08003aac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003aac:	b580      	push	{r7, lr}
 8003aae:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003ab0:	4b0e      	ldr	r3, [pc, #56]	@ (8003aec <HAL_Init+0x40>)
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	4a0d      	ldr	r2, [pc, #52]	@ (8003aec <HAL_Init+0x40>)
 8003ab6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003aba:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003abc:	4b0b      	ldr	r3, [pc, #44]	@ (8003aec <HAL_Init+0x40>)
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	4a0a      	ldr	r2, [pc, #40]	@ (8003aec <HAL_Init+0x40>)
 8003ac2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003ac6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003ac8:	4b08      	ldr	r3, [pc, #32]	@ (8003aec <HAL_Init+0x40>)
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	4a07      	ldr	r2, [pc, #28]	@ (8003aec <HAL_Init+0x40>)
 8003ace:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003ad2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003ad4:	2003      	movs	r0, #3
 8003ad6:	f000 f94f 	bl	8003d78 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003ada:	200f      	movs	r0, #15
 8003adc:	f000 f808 	bl	8003af0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003ae0:	f7fd ff6e 	bl	80019c0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003ae4:	2300      	movs	r3, #0
}
 8003ae6:	4618      	mov	r0, r3
 8003ae8:	bd80      	pop	{r7, pc}
 8003aea:	bf00      	nop
 8003aec:	40023c00 	.word	0x40023c00

08003af0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003af0:	b580      	push	{r7, lr}
 8003af2:	b082      	sub	sp, #8
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003af8:	4b12      	ldr	r3, [pc, #72]	@ (8003b44 <HAL_InitTick+0x54>)
 8003afa:	681a      	ldr	r2, [r3, #0]
 8003afc:	4b12      	ldr	r3, [pc, #72]	@ (8003b48 <HAL_InitTick+0x58>)
 8003afe:	781b      	ldrb	r3, [r3, #0]
 8003b00:	4619      	mov	r1, r3
 8003b02:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003b06:	fbb3 f3f1 	udiv	r3, r3, r1
 8003b0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b0e:	4618      	mov	r0, r3
 8003b10:	f000 f967 	bl	8003de2 <HAL_SYSTICK_Config>
 8003b14:	4603      	mov	r3, r0
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d001      	beq.n	8003b1e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003b1a:	2301      	movs	r3, #1
 8003b1c:	e00e      	b.n	8003b3c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	2b0f      	cmp	r3, #15
 8003b22:	d80a      	bhi.n	8003b3a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003b24:	2200      	movs	r2, #0
 8003b26:	6879      	ldr	r1, [r7, #4]
 8003b28:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003b2c:	f000 f92f 	bl	8003d8e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003b30:	4a06      	ldr	r2, [pc, #24]	@ (8003b4c <HAL_InitTick+0x5c>)
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003b36:	2300      	movs	r3, #0
 8003b38:	e000      	b.n	8003b3c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003b3a:	2301      	movs	r3, #1
}
 8003b3c:	4618      	mov	r0, r3
 8003b3e:	3708      	adds	r7, #8
 8003b40:	46bd      	mov	sp, r7
 8003b42:	bd80      	pop	{r7, pc}
 8003b44:	20000000 	.word	0x20000000
 8003b48:	20000008 	.word	0x20000008
 8003b4c:	20000004 	.word	0x20000004

08003b50 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003b50:	b480      	push	{r7}
 8003b52:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003b54:	4b06      	ldr	r3, [pc, #24]	@ (8003b70 <HAL_IncTick+0x20>)
 8003b56:	781b      	ldrb	r3, [r3, #0]
 8003b58:	461a      	mov	r2, r3
 8003b5a:	4b06      	ldr	r3, [pc, #24]	@ (8003b74 <HAL_IncTick+0x24>)
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	4413      	add	r3, r2
 8003b60:	4a04      	ldr	r2, [pc, #16]	@ (8003b74 <HAL_IncTick+0x24>)
 8003b62:	6013      	str	r3, [r2, #0]
}
 8003b64:	bf00      	nop
 8003b66:	46bd      	mov	sp, r7
 8003b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b6c:	4770      	bx	lr
 8003b6e:	bf00      	nop
 8003b70:	20000008 	.word	0x20000008
 8003b74:	200004b8 	.word	0x200004b8

08003b78 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003b78:	b480      	push	{r7}
 8003b7a:	af00      	add	r7, sp, #0
  return uwTick;
 8003b7c:	4b03      	ldr	r3, [pc, #12]	@ (8003b8c <HAL_GetTick+0x14>)
 8003b7e:	681b      	ldr	r3, [r3, #0]
}
 8003b80:	4618      	mov	r0, r3
 8003b82:	46bd      	mov	sp, r7
 8003b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b88:	4770      	bx	lr
 8003b8a:	bf00      	nop
 8003b8c:	200004b8 	.word	0x200004b8

08003b90 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003b90:	b580      	push	{r7, lr}
 8003b92:	b084      	sub	sp, #16
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003b98:	f7ff ffee 	bl	8003b78 <HAL_GetTick>
 8003b9c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003ba8:	d005      	beq.n	8003bb6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003baa:	4b0a      	ldr	r3, [pc, #40]	@ (8003bd4 <HAL_Delay+0x44>)
 8003bac:	781b      	ldrb	r3, [r3, #0]
 8003bae:	461a      	mov	r2, r3
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	4413      	add	r3, r2
 8003bb4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003bb6:	bf00      	nop
 8003bb8:	f7ff ffde 	bl	8003b78 <HAL_GetTick>
 8003bbc:	4602      	mov	r2, r0
 8003bbe:	68bb      	ldr	r3, [r7, #8]
 8003bc0:	1ad3      	subs	r3, r2, r3
 8003bc2:	68fa      	ldr	r2, [r7, #12]
 8003bc4:	429a      	cmp	r2, r3
 8003bc6:	d8f7      	bhi.n	8003bb8 <HAL_Delay+0x28>
  {
  }
}
 8003bc8:	bf00      	nop
 8003bca:	bf00      	nop
 8003bcc:	3710      	adds	r7, #16
 8003bce:	46bd      	mov	sp, r7
 8003bd0:	bd80      	pop	{r7, pc}
 8003bd2:	bf00      	nop
 8003bd4:	20000008 	.word	0x20000008

08003bd8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003bd8:	b480      	push	{r7}
 8003bda:	b085      	sub	sp, #20
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	f003 0307 	and.w	r3, r3, #7
 8003be6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003be8:	4b0c      	ldr	r3, [pc, #48]	@ (8003c1c <__NVIC_SetPriorityGrouping+0x44>)
 8003bea:	68db      	ldr	r3, [r3, #12]
 8003bec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003bee:	68ba      	ldr	r2, [r7, #8]
 8003bf0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003bf4:	4013      	ands	r3, r2
 8003bf6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003bfc:	68bb      	ldr	r3, [r7, #8]
 8003bfe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003c00:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003c04:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003c08:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003c0a:	4a04      	ldr	r2, [pc, #16]	@ (8003c1c <__NVIC_SetPriorityGrouping+0x44>)
 8003c0c:	68bb      	ldr	r3, [r7, #8]
 8003c0e:	60d3      	str	r3, [r2, #12]
}
 8003c10:	bf00      	nop
 8003c12:	3714      	adds	r7, #20
 8003c14:	46bd      	mov	sp, r7
 8003c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c1a:	4770      	bx	lr
 8003c1c:	e000ed00 	.word	0xe000ed00

08003c20 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003c20:	b480      	push	{r7}
 8003c22:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003c24:	4b04      	ldr	r3, [pc, #16]	@ (8003c38 <__NVIC_GetPriorityGrouping+0x18>)
 8003c26:	68db      	ldr	r3, [r3, #12]
 8003c28:	0a1b      	lsrs	r3, r3, #8
 8003c2a:	f003 0307 	and.w	r3, r3, #7
}
 8003c2e:	4618      	mov	r0, r3
 8003c30:	46bd      	mov	sp, r7
 8003c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c36:	4770      	bx	lr
 8003c38:	e000ed00 	.word	0xe000ed00

08003c3c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003c3c:	b480      	push	{r7}
 8003c3e:	b083      	sub	sp, #12
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	4603      	mov	r3, r0
 8003c44:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003c46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	db0b      	blt.n	8003c66 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003c4e:	79fb      	ldrb	r3, [r7, #7]
 8003c50:	f003 021f 	and.w	r2, r3, #31
 8003c54:	4907      	ldr	r1, [pc, #28]	@ (8003c74 <__NVIC_EnableIRQ+0x38>)
 8003c56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c5a:	095b      	lsrs	r3, r3, #5
 8003c5c:	2001      	movs	r0, #1
 8003c5e:	fa00 f202 	lsl.w	r2, r0, r2
 8003c62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003c66:	bf00      	nop
 8003c68:	370c      	adds	r7, #12
 8003c6a:	46bd      	mov	sp, r7
 8003c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c70:	4770      	bx	lr
 8003c72:	bf00      	nop
 8003c74:	e000e100 	.word	0xe000e100

08003c78 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003c78:	b480      	push	{r7}
 8003c7a:	b083      	sub	sp, #12
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	4603      	mov	r3, r0
 8003c80:	6039      	str	r1, [r7, #0]
 8003c82:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003c84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	db0a      	blt.n	8003ca2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c8c:	683b      	ldr	r3, [r7, #0]
 8003c8e:	b2da      	uxtb	r2, r3
 8003c90:	490c      	ldr	r1, [pc, #48]	@ (8003cc4 <__NVIC_SetPriority+0x4c>)
 8003c92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c96:	0112      	lsls	r2, r2, #4
 8003c98:	b2d2      	uxtb	r2, r2
 8003c9a:	440b      	add	r3, r1
 8003c9c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003ca0:	e00a      	b.n	8003cb8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ca2:	683b      	ldr	r3, [r7, #0]
 8003ca4:	b2da      	uxtb	r2, r3
 8003ca6:	4908      	ldr	r1, [pc, #32]	@ (8003cc8 <__NVIC_SetPriority+0x50>)
 8003ca8:	79fb      	ldrb	r3, [r7, #7]
 8003caa:	f003 030f 	and.w	r3, r3, #15
 8003cae:	3b04      	subs	r3, #4
 8003cb0:	0112      	lsls	r2, r2, #4
 8003cb2:	b2d2      	uxtb	r2, r2
 8003cb4:	440b      	add	r3, r1
 8003cb6:	761a      	strb	r2, [r3, #24]
}
 8003cb8:	bf00      	nop
 8003cba:	370c      	adds	r7, #12
 8003cbc:	46bd      	mov	sp, r7
 8003cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc2:	4770      	bx	lr
 8003cc4:	e000e100 	.word	0xe000e100
 8003cc8:	e000ed00 	.word	0xe000ed00

08003ccc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003ccc:	b480      	push	{r7}
 8003cce:	b089      	sub	sp, #36	@ 0x24
 8003cd0:	af00      	add	r7, sp, #0
 8003cd2:	60f8      	str	r0, [r7, #12]
 8003cd4:	60b9      	str	r1, [r7, #8]
 8003cd6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	f003 0307 	and.w	r3, r3, #7
 8003cde:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003ce0:	69fb      	ldr	r3, [r7, #28]
 8003ce2:	f1c3 0307 	rsb	r3, r3, #7
 8003ce6:	2b04      	cmp	r3, #4
 8003ce8:	bf28      	it	cs
 8003cea:	2304      	movcs	r3, #4
 8003cec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003cee:	69fb      	ldr	r3, [r7, #28]
 8003cf0:	3304      	adds	r3, #4
 8003cf2:	2b06      	cmp	r3, #6
 8003cf4:	d902      	bls.n	8003cfc <NVIC_EncodePriority+0x30>
 8003cf6:	69fb      	ldr	r3, [r7, #28]
 8003cf8:	3b03      	subs	r3, #3
 8003cfa:	e000      	b.n	8003cfe <NVIC_EncodePriority+0x32>
 8003cfc:	2300      	movs	r3, #0
 8003cfe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003d00:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003d04:	69bb      	ldr	r3, [r7, #24]
 8003d06:	fa02 f303 	lsl.w	r3, r2, r3
 8003d0a:	43da      	mvns	r2, r3
 8003d0c:	68bb      	ldr	r3, [r7, #8]
 8003d0e:	401a      	ands	r2, r3
 8003d10:	697b      	ldr	r3, [r7, #20]
 8003d12:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003d14:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003d18:	697b      	ldr	r3, [r7, #20]
 8003d1a:	fa01 f303 	lsl.w	r3, r1, r3
 8003d1e:	43d9      	mvns	r1, r3
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003d24:	4313      	orrs	r3, r2
         );
}
 8003d26:	4618      	mov	r0, r3
 8003d28:	3724      	adds	r7, #36	@ 0x24
 8003d2a:	46bd      	mov	sp, r7
 8003d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d30:	4770      	bx	lr
	...

08003d34 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003d34:	b580      	push	{r7, lr}
 8003d36:	b082      	sub	sp, #8
 8003d38:	af00      	add	r7, sp, #0
 8003d3a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	3b01      	subs	r3, #1
 8003d40:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003d44:	d301      	bcc.n	8003d4a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003d46:	2301      	movs	r3, #1
 8003d48:	e00f      	b.n	8003d6a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003d4a:	4a0a      	ldr	r2, [pc, #40]	@ (8003d74 <SysTick_Config+0x40>)
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	3b01      	subs	r3, #1
 8003d50:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003d52:	210f      	movs	r1, #15
 8003d54:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003d58:	f7ff ff8e 	bl	8003c78 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003d5c:	4b05      	ldr	r3, [pc, #20]	@ (8003d74 <SysTick_Config+0x40>)
 8003d5e:	2200      	movs	r2, #0
 8003d60:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003d62:	4b04      	ldr	r3, [pc, #16]	@ (8003d74 <SysTick_Config+0x40>)
 8003d64:	2207      	movs	r2, #7
 8003d66:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003d68:	2300      	movs	r3, #0
}
 8003d6a:	4618      	mov	r0, r3
 8003d6c:	3708      	adds	r7, #8
 8003d6e:	46bd      	mov	sp, r7
 8003d70:	bd80      	pop	{r7, pc}
 8003d72:	bf00      	nop
 8003d74:	e000e010 	.word	0xe000e010

08003d78 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d78:	b580      	push	{r7, lr}
 8003d7a:	b082      	sub	sp, #8
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003d80:	6878      	ldr	r0, [r7, #4]
 8003d82:	f7ff ff29 	bl	8003bd8 <__NVIC_SetPriorityGrouping>
}
 8003d86:	bf00      	nop
 8003d88:	3708      	adds	r7, #8
 8003d8a:	46bd      	mov	sp, r7
 8003d8c:	bd80      	pop	{r7, pc}

08003d8e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003d8e:	b580      	push	{r7, lr}
 8003d90:	b086      	sub	sp, #24
 8003d92:	af00      	add	r7, sp, #0
 8003d94:	4603      	mov	r3, r0
 8003d96:	60b9      	str	r1, [r7, #8]
 8003d98:	607a      	str	r2, [r7, #4]
 8003d9a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003d9c:	2300      	movs	r3, #0
 8003d9e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003da0:	f7ff ff3e 	bl	8003c20 <__NVIC_GetPriorityGrouping>
 8003da4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003da6:	687a      	ldr	r2, [r7, #4]
 8003da8:	68b9      	ldr	r1, [r7, #8]
 8003daa:	6978      	ldr	r0, [r7, #20]
 8003dac:	f7ff ff8e 	bl	8003ccc <NVIC_EncodePriority>
 8003db0:	4602      	mov	r2, r0
 8003db2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003db6:	4611      	mov	r1, r2
 8003db8:	4618      	mov	r0, r3
 8003dba:	f7ff ff5d 	bl	8003c78 <__NVIC_SetPriority>
}
 8003dbe:	bf00      	nop
 8003dc0:	3718      	adds	r7, #24
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	bd80      	pop	{r7, pc}

08003dc6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003dc6:	b580      	push	{r7, lr}
 8003dc8:	b082      	sub	sp, #8
 8003dca:	af00      	add	r7, sp, #0
 8003dcc:	4603      	mov	r3, r0
 8003dce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003dd0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dd4:	4618      	mov	r0, r3
 8003dd6:	f7ff ff31 	bl	8003c3c <__NVIC_EnableIRQ>
}
 8003dda:	bf00      	nop
 8003ddc:	3708      	adds	r7, #8
 8003dde:	46bd      	mov	sp, r7
 8003de0:	bd80      	pop	{r7, pc}

08003de2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003de2:	b580      	push	{r7, lr}
 8003de4:	b082      	sub	sp, #8
 8003de6:	af00      	add	r7, sp, #0
 8003de8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003dea:	6878      	ldr	r0, [r7, #4]
 8003dec:	f7ff ffa2 	bl	8003d34 <SysTick_Config>
 8003df0:	4603      	mov	r3, r0
}
 8003df2:	4618      	mov	r0, r3
 8003df4:	3708      	adds	r7, #8
 8003df6:	46bd      	mov	sp, r7
 8003df8:	bd80      	pop	{r7, pc}
	...

08003dfc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003dfc:	b480      	push	{r7}
 8003dfe:	b089      	sub	sp, #36	@ 0x24
 8003e00:	af00      	add	r7, sp, #0
 8003e02:	6078      	str	r0, [r7, #4]
 8003e04:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003e06:	2300      	movs	r3, #0
 8003e08:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003e0a:	2300      	movs	r3, #0
 8003e0c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003e0e:	2300      	movs	r3, #0
 8003e10:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003e12:	2300      	movs	r3, #0
 8003e14:	61fb      	str	r3, [r7, #28]
 8003e16:	e159      	b.n	80040cc <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003e18:	2201      	movs	r2, #1
 8003e1a:	69fb      	ldr	r3, [r7, #28]
 8003e1c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e20:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003e22:	683b      	ldr	r3, [r7, #0]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	697a      	ldr	r2, [r7, #20]
 8003e28:	4013      	ands	r3, r2
 8003e2a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003e2c:	693a      	ldr	r2, [r7, #16]
 8003e2e:	697b      	ldr	r3, [r7, #20]
 8003e30:	429a      	cmp	r2, r3
 8003e32:	f040 8148 	bne.w	80040c6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003e36:	683b      	ldr	r3, [r7, #0]
 8003e38:	685b      	ldr	r3, [r3, #4]
 8003e3a:	f003 0303 	and.w	r3, r3, #3
 8003e3e:	2b01      	cmp	r3, #1
 8003e40:	d005      	beq.n	8003e4e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003e42:	683b      	ldr	r3, [r7, #0]
 8003e44:	685b      	ldr	r3, [r3, #4]
 8003e46:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003e4a:	2b02      	cmp	r3, #2
 8003e4c:	d130      	bne.n	8003eb0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	689b      	ldr	r3, [r3, #8]
 8003e52:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003e54:	69fb      	ldr	r3, [r7, #28]
 8003e56:	005b      	lsls	r3, r3, #1
 8003e58:	2203      	movs	r2, #3
 8003e5a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e5e:	43db      	mvns	r3, r3
 8003e60:	69ba      	ldr	r2, [r7, #24]
 8003e62:	4013      	ands	r3, r2
 8003e64:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003e66:	683b      	ldr	r3, [r7, #0]
 8003e68:	68da      	ldr	r2, [r3, #12]
 8003e6a:	69fb      	ldr	r3, [r7, #28]
 8003e6c:	005b      	lsls	r3, r3, #1
 8003e6e:	fa02 f303 	lsl.w	r3, r2, r3
 8003e72:	69ba      	ldr	r2, [r7, #24]
 8003e74:	4313      	orrs	r3, r2
 8003e76:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	69ba      	ldr	r2, [r7, #24]
 8003e7c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	685b      	ldr	r3, [r3, #4]
 8003e82:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003e84:	2201      	movs	r2, #1
 8003e86:	69fb      	ldr	r3, [r7, #28]
 8003e88:	fa02 f303 	lsl.w	r3, r2, r3
 8003e8c:	43db      	mvns	r3, r3
 8003e8e:	69ba      	ldr	r2, [r7, #24]
 8003e90:	4013      	ands	r3, r2
 8003e92:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003e94:	683b      	ldr	r3, [r7, #0]
 8003e96:	685b      	ldr	r3, [r3, #4]
 8003e98:	091b      	lsrs	r3, r3, #4
 8003e9a:	f003 0201 	and.w	r2, r3, #1
 8003e9e:	69fb      	ldr	r3, [r7, #28]
 8003ea0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ea4:	69ba      	ldr	r2, [r7, #24]
 8003ea6:	4313      	orrs	r3, r2
 8003ea8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	69ba      	ldr	r2, [r7, #24]
 8003eae:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003eb0:	683b      	ldr	r3, [r7, #0]
 8003eb2:	685b      	ldr	r3, [r3, #4]
 8003eb4:	f003 0303 	and.w	r3, r3, #3
 8003eb8:	2b03      	cmp	r3, #3
 8003eba:	d017      	beq.n	8003eec <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	68db      	ldr	r3, [r3, #12]
 8003ec0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003ec2:	69fb      	ldr	r3, [r7, #28]
 8003ec4:	005b      	lsls	r3, r3, #1
 8003ec6:	2203      	movs	r2, #3
 8003ec8:	fa02 f303 	lsl.w	r3, r2, r3
 8003ecc:	43db      	mvns	r3, r3
 8003ece:	69ba      	ldr	r2, [r7, #24]
 8003ed0:	4013      	ands	r3, r2
 8003ed2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003ed4:	683b      	ldr	r3, [r7, #0]
 8003ed6:	689a      	ldr	r2, [r3, #8]
 8003ed8:	69fb      	ldr	r3, [r7, #28]
 8003eda:	005b      	lsls	r3, r3, #1
 8003edc:	fa02 f303 	lsl.w	r3, r2, r3
 8003ee0:	69ba      	ldr	r2, [r7, #24]
 8003ee2:	4313      	orrs	r3, r2
 8003ee4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	69ba      	ldr	r2, [r7, #24]
 8003eea:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003eec:	683b      	ldr	r3, [r7, #0]
 8003eee:	685b      	ldr	r3, [r3, #4]
 8003ef0:	f003 0303 	and.w	r3, r3, #3
 8003ef4:	2b02      	cmp	r3, #2
 8003ef6:	d123      	bne.n	8003f40 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003ef8:	69fb      	ldr	r3, [r7, #28]
 8003efa:	08da      	lsrs	r2, r3, #3
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	3208      	adds	r2, #8
 8003f00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003f04:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003f06:	69fb      	ldr	r3, [r7, #28]
 8003f08:	f003 0307 	and.w	r3, r3, #7
 8003f0c:	009b      	lsls	r3, r3, #2
 8003f0e:	220f      	movs	r2, #15
 8003f10:	fa02 f303 	lsl.w	r3, r2, r3
 8003f14:	43db      	mvns	r3, r3
 8003f16:	69ba      	ldr	r2, [r7, #24]
 8003f18:	4013      	ands	r3, r2
 8003f1a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003f1c:	683b      	ldr	r3, [r7, #0]
 8003f1e:	691a      	ldr	r2, [r3, #16]
 8003f20:	69fb      	ldr	r3, [r7, #28]
 8003f22:	f003 0307 	and.w	r3, r3, #7
 8003f26:	009b      	lsls	r3, r3, #2
 8003f28:	fa02 f303 	lsl.w	r3, r2, r3
 8003f2c:	69ba      	ldr	r2, [r7, #24]
 8003f2e:	4313      	orrs	r3, r2
 8003f30:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003f32:	69fb      	ldr	r3, [r7, #28]
 8003f34:	08da      	lsrs	r2, r3, #3
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	3208      	adds	r2, #8
 8003f3a:	69b9      	ldr	r1, [r7, #24]
 8003f3c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003f46:	69fb      	ldr	r3, [r7, #28]
 8003f48:	005b      	lsls	r3, r3, #1
 8003f4a:	2203      	movs	r2, #3
 8003f4c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f50:	43db      	mvns	r3, r3
 8003f52:	69ba      	ldr	r2, [r7, #24]
 8003f54:	4013      	ands	r3, r2
 8003f56:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003f58:	683b      	ldr	r3, [r7, #0]
 8003f5a:	685b      	ldr	r3, [r3, #4]
 8003f5c:	f003 0203 	and.w	r2, r3, #3
 8003f60:	69fb      	ldr	r3, [r7, #28]
 8003f62:	005b      	lsls	r3, r3, #1
 8003f64:	fa02 f303 	lsl.w	r3, r2, r3
 8003f68:	69ba      	ldr	r2, [r7, #24]
 8003f6a:	4313      	orrs	r3, r2
 8003f6c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	69ba      	ldr	r2, [r7, #24]
 8003f72:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003f74:	683b      	ldr	r3, [r7, #0]
 8003f76:	685b      	ldr	r3, [r3, #4]
 8003f78:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	f000 80a2 	beq.w	80040c6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f82:	2300      	movs	r3, #0
 8003f84:	60fb      	str	r3, [r7, #12]
 8003f86:	4b57      	ldr	r3, [pc, #348]	@ (80040e4 <HAL_GPIO_Init+0x2e8>)
 8003f88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f8a:	4a56      	ldr	r2, [pc, #344]	@ (80040e4 <HAL_GPIO_Init+0x2e8>)
 8003f8c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003f90:	6453      	str	r3, [r2, #68]	@ 0x44
 8003f92:	4b54      	ldr	r3, [pc, #336]	@ (80040e4 <HAL_GPIO_Init+0x2e8>)
 8003f94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f96:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003f9a:	60fb      	str	r3, [r7, #12]
 8003f9c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003f9e:	4a52      	ldr	r2, [pc, #328]	@ (80040e8 <HAL_GPIO_Init+0x2ec>)
 8003fa0:	69fb      	ldr	r3, [r7, #28]
 8003fa2:	089b      	lsrs	r3, r3, #2
 8003fa4:	3302      	adds	r3, #2
 8003fa6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003faa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003fac:	69fb      	ldr	r3, [r7, #28]
 8003fae:	f003 0303 	and.w	r3, r3, #3
 8003fb2:	009b      	lsls	r3, r3, #2
 8003fb4:	220f      	movs	r2, #15
 8003fb6:	fa02 f303 	lsl.w	r3, r2, r3
 8003fba:	43db      	mvns	r3, r3
 8003fbc:	69ba      	ldr	r2, [r7, #24]
 8003fbe:	4013      	ands	r3, r2
 8003fc0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	4a49      	ldr	r2, [pc, #292]	@ (80040ec <HAL_GPIO_Init+0x2f0>)
 8003fc6:	4293      	cmp	r3, r2
 8003fc8:	d019      	beq.n	8003ffe <HAL_GPIO_Init+0x202>
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	4a48      	ldr	r2, [pc, #288]	@ (80040f0 <HAL_GPIO_Init+0x2f4>)
 8003fce:	4293      	cmp	r3, r2
 8003fd0:	d013      	beq.n	8003ffa <HAL_GPIO_Init+0x1fe>
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	4a47      	ldr	r2, [pc, #284]	@ (80040f4 <HAL_GPIO_Init+0x2f8>)
 8003fd6:	4293      	cmp	r3, r2
 8003fd8:	d00d      	beq.n	8003ff6 <HAL_GPIO_Init+0x1fa>
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	4a46      	ldr	r2, [pc, #280]	@ (80040f8 <HAL_GPIO_Init+0x2fc>)
 8003fde:	4293      	cmp	r3, r2
 8003fe0:	d007      	beq.n	8003ff2 <HAL_GPIO_Init+0x1f6>
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	4a45      	ldr	r2, [pc, #276]	@ (80040fc <HAL_GPIO_Init+0x300>)
 8003fe6:	4293      	cmp	r3, r2
 8003fe8:	d101      	bne.n	8003fee <HAL_GPIO_Init+0x1f2>
 8003fea:	2304      	movs	r3, #4
 8003fec:	e008      	b.n	8004000 <HAL_GPIO_Init+0x204>
 8003fee:	2307      	movs	r3, #7
 8003ff0:	e006      	b.n	8004000 <HAL_GPIO_Init+0x204>
 8003ff2:	2303      	movs	r3, #3
 8003ff4:	e004      	b.n	8004000 <HAL_GPIO_Init+0x204>
 8003ff6:	2302      	movs	r3, #2
 8003ff8:	e002      	b.n	8004000 <HAL_GPIO_Init+0x204>
 8003ffa:	2301      	movs	r3, #1
 8003ffc:	e000      	b.n	8004000 <HAL_GPIO_Init+0x204>
 8003ffe:	2300      	movs	r3, #0
 8004000:	69fa      	ldr	r2, [r7, #28]
 8004002:	f002 0203 	and.w	r2, r2, #3
 8004006:	0092      	lsls	r2, r2, #2
 8004008:	4093      	lsls	r3, r2
 800400a:	69ba      	ldr	r2, [r7, #24]
 800400c:	4313      	orrs	r3, r2
 800400e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004010:	4935      	ldr	r1, [pc, #212]	@ (80040e8 <HAL_GPIO_Init+0x2ec>)
 8004012:	69fb      	ldr	r3, [r7, #28]
 8004014:	089b      	lsrs	r3, r3, #2
 8004016:	3302      	adds	r3, #2
 8004018:	69ba      	ldr	r2, [r7, #24]
 800401a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800401e:	4b38      	ldr	r3, [pc, #224]	@ (8004100 <HAL_GPIO_Init+0x304>)
 8004020:	689b      	ldr	r3, [r3, #8]
 8004022:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004024:	693b      	ldr	r3, [r7, #16]
 8004026:	43db      	mvns	r3, r3
 8004028:	69ba      	ldr	r2, [r7, #24]
 800402a:	4013      	ands	r3, r2
 800402c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800402e:	683b      	ldr	r3, [r7, #0]
 8004030:	685b      	ldr	r3, [r3, #4]
 8004032:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004036:	2b00      	cmp	r3, #0
 8004038:	d003      	beq.n	8004042 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800403a:	69ba      	ldr	r2, [r7, #24]
 800403c:	693b      	ldr	r3, [r7, #16]
 800403e:	4313      	orrs	r3, r2
 8004040:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004042:	4a2f      	ldr	r2, [pc, #188]	@ (8004100 <HAL_GPIO_Init+0x304>)
 8004044:	69bb      	ldr	r3, [r7, #24]
 8004046:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004048:	4b2d      	ldr	r3, [pc, #180]	@ (8004100 <HAL_GPIO_Init+0x304>)
 800404a:	68db      	ldr	r3, [r3, #12]
 800404c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800404e:	693b      	ldr	r3, [r7, #16]
 8004050:	43db      	mvns	r3, r3
 8004052:	69ba      	ldr	r2, [r7, #24]
 8004054:	4013      	ands	r3, r2
 8004056:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004058:	683b      	ldr	r3, [r7, #0]
 800405a:	685b      	ldr	r3, [r3, #4]
 800405c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004060:	2b00      	cmp	r3, #0
 8004062:	d003      	beq.n	800406c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8004064:	69ba      	ldr	r2, [r7, #24]
 8004066:	693b      	ldr	r3, [r7, #16]
 8004068:	4313      	orrs	r3, r2
 800406a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800406c:	4a24      	ldr	r2, [pc, #144]	@ (8004100 <HAL_GPIO_Init+0x304>)
 800406e:	69bb      	ldr	r3, [r7, #24]
 8004070:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004072:	4b23      	ldr	r3, [pc, #140]	@ (8004100 <HAL_GPIO_Init+0x304>)
 8004074:	685b      	ldr	r3, [r3, #4]
 8004076:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004078:	693b      	ldr	r3, [r7, #16]
 800407a:	43db      	mvns	r3, r3
 800407c:	69ba      	ldr	r2, [r7, #24]
 800407e:	4013      	ands	r3, r2
 8004080:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004082:	683b      	ldr	r3, [r7, #0]
 8004084:	685b      	ldr	r3, [r3, #4]
 8004086:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800408a:	2b00      	cmp	r3, #0
 800408c:	d003      	beq.n	8004096 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800408e:	69ba      	ldr	r2, [r7, #24]
 8004090:	693b      	ldr	r3, [r7, #16]
 8004092:	4313      	orrs	r3, r2
 8004094:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004096:	4a1a      	ldr	r2, [pc, #104]	@ (8004100 <HAL_GPIO_Init+0x304>)
 8004098:	69bb      	ldr	r3, [r7, #24]
 800409a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800409c:	4b18      	ldr	r3, [pc, #96]	@ (8004100 <HAL_GPIO_Init+0x304>)
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80040a2:	693b      	ldr	r3, [r7, #16]
 80040a4:	43db      	mvns	r3, r3
 80040a6:	69ba      	ldr	r2, [r7, #24]
 80040a8:	4013      	ands	r3, r2
 80040aa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80040ac:	683b      	ldr	r3, [r7, #0]
 80040ae:	685b      	ldr	r3, [r3, #4]
 80040b0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d003      	beq.n	80040c0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80040b8:	69ba      	ldr	r2, [r7, #24]
 80040ba:	693b      	ldr	r3, [r7, #16]
 80040bc:	4313      	orrs	r3, r2
 80040be:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80040c0:	4a0f      	ldr	r2, [pc, #60]	@ (8004100 <HAL_GPIO_Init+0x304>)
 80040c2:	69bb      	ldr	r3, [r7, #24]
 80040c4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80040c6:	69fb      	ldr	r3, [r7, #28]
 80040c8:	3301      	adds	r3, #1
 80040ca:	61fb      	str	r3, [r7, #28]
 80040cc:	69fb      	ldr	r3, [r7, #28]
 80040ce:	2b0f      	cmp	r3, #15
 80040d0:	f67f aea2 	bls.w	8003e18 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80040d4:	bf00      	nop
 80040d6:	bf00      	nop
 80040d8:	3724      	adds	r7, #36	@ 0x24
 80040da:	46bd      	mov	sp, r7
 80040dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e0:	4770      	bx	lr
 80040e2:	bf00      	nop
 80040e4:	40023800 	.word	0x40023800
 80040e8:	40013800 	.word	0x40013800
 80040ec:	40020000 	.word	0x40020000
 80040f0:	40020400 	.word	0x40020400
 80040f4:	40020800 	.word	0x40020800
 80040f8:	40020c00 	.word	0x40020c00
 80040fc:	40021000 	.word	0x40021000
 8004100:	40013c00 	.word	0x40013c00

08004104 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004104:	b480      	push	{r7}
 8004106:	b083      	sub	sp, #12
 8004108:	af00      	add	r7, sp, #0
 800410a:	6078      	str	r0, [r7, #4]
 800410c:	460b      	mov	r3, r1
 800410e:	807b      	strh	r3, [r7, #2]
 8004110:	4613      	mov	r3, r2
 8004112:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004114:	787b      	ldrb	r3, [r7, #1]
 8004116:	2b00      	cmp	r3, #0
 8004118:	d003      	beq.n	8004122 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800411a:	887a      	ldrh	r2, [r7, #2]
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004120:	e003      	b.n	800412a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004122:	887b      	ldrh	r3, [r7, #2]
 8004124:	041a      	lsls	r2, r3, #16
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	619a      	str	r2, [r3, #24]
}
 800412a:	bf00      	nop
 800412c:	370c      	adds	r7, #12
 800412e:	46bd      	mov	sp, r7
 8004130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004134:	4770      	bx	lr
	...

08004138 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004138:	b580      	push	{r7, lr}
 800413a:	b084      	sub	sp, #16
 800413c:	af00      	add	r7, sp, #0
 800413e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	2b00      	cmp	r3, #0
 8004144:	d101      	bne.n	800414a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004146:	2301      	movs	r3, #1
 8004148:	e12b      	b.n	80043a2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004150:	b2db      	uxtb	r3, r3
 8004152:	2b00      	cmp	r3, #0
 8004154:	d106      	bne.n	8004164 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	2200      	movs	r2, #0
 800415a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800415e:	6878      	ldr	r0, [r7, #4]
 8004160:	f7fd fc56 	bl	8001a10 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	2224      	movs	r2, #36	@ 0x24
 8004168:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	681a      	ldr	r2, [r3, #0]
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f022 0201 	bic.w	r2, r2, #1
 800417a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	681a      	ldr	r2, [r3, #0]
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800418a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	681a      	ldr	r2, [r3, #0]
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800419a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800419c:	f002 fe48 	bl	8006e30 <HAL_RCC_GetPCLK1Freq>
 80041a0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	685b      	ldr	r3, [r3, #4]
 80041a6:	4a81      	ldr	r2, [pc, #516]	@ (80043ac <HAL_I2C_Init+0x274>)
 80041a8:	4293      	cmp	r3, r2
 80041aa:	d807      	bhi.n	80041bc <HAL_I2C_Init+0x84>
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	4a80      	ldr	r2, [pc, #512]	@ (80043b0 <HAL_I2C_Init+0x278>)
 80041b0:	4293      	cmp	r3, r2
 80041b2:	bf94      	ite	ls
 80041b4:	2301      	movls	r3, #1
 80041b6:	2300      	movhi	r3, #0
 80041b8:	b2db      	uxtb	r3, r3
 80041ba:	e006      	b.n	80041ca <HAL_I2C_Init+0x92>
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	4a7d      	ldr	r2, [pc, #500]	@ (80043b4 <HAL_I2C_Init+0x27c>)
 80041c0:	4293      	cmp	r3, r2
 80041c2:	bf94      	ite	ls
 80041c4:	2301      	movls	r3, #1
 80041c6:	2300      	movhi	r3, #0
 80041c8:	b2db      	uxtb	r3, r3
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d001      	beq.n	80041d2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80041ce:	2301      	movs	r3, #1
 80041d0:	e0e7      	b.n	80043a2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	4a78      	ldr	r2, [pc, #480]	@ (80043b8 <HAL_I2C_Init+0x280>)
 80041d6:	fba2 2303 	umull	r2, r3, r2, r3
 80041da:	0c9b      	lsrs	r3, r3, #18
 80041dc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	685b      	ldr	r3, [r3, #4]
 80041e4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	68ba      	ldr	r2, [r7, #8]
 80041ee:	430a      	orrs	r2, r1
 80041f0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	6a1b      	ldr	r3, [r3, #32]
 80041f8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	685b      	ldr	r3, [r3, #4]
 8004200:	4a6a      	ldr	r2, [pc, #424]	@ (80043ac <HAL_I2C_Init+0x274>)
 8004202:	4293      	cmp	r3, r2
 8004204:	d802      	bhi.n	800420c <HAL_I2C_Init+0xd4>
 8004206:	68bb      	ldr	r3, [r7, #8]
 8004208:	3301      	adds	r3, #1
 800420a:	e009      	b.n	8004220 <HAL_I2C_Init+0xe8>
 800420c:	68bb      	ldr	r3, [r7, #8]
 800420e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004212:	fb02 f303 	mul.w	r3, r2, r3
 8004216:	4a69      	ldr	r2, [pc, #420]	@ (80043bc <HAL_I2C_Init+0x284>)
 8004218:	fba2 2303 	umull	r2, r3, r2, r3
 800421c:	099b      	lsrs	r3, r3, #6
 800421e:	3301      	adds	r3, #1
 8004220:	687a      	ldr	r2, [r7, #4]
 8004222:	6812      	ldr	r2, [r2, #0]
 8004224:	430b      	orrs	r3, r1
 8004226:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	69db      	ldr	r3, [r3, #28]
 800422e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004232:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	685b      	ldr	r3, [r3, #4]
 800423a:	495c      	ldr	r1, [pc, #368]	@ (80043ac <HAL_I2C_Init+0x274>)
 800423c:	428b      	cmp	r3, r1
 800423e:	d819      	bhi.n	8004274 <HAL_I2C_Init+0x13c>
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	1e59      	subs	r1, r3, #1
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	685b      	ldr	r3, [r3, #4]
 8004248:	005b      	lsls	r3, r3, #1
 800424a:	fbb1 f3f3 	udiv	r3, r1, r3
 800424e:	1c59      	adds	r1, r3, #1
 8004250:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004254:	400b      	ands	r3, r1
 8004256:	2b00      	cmp	r3, #0
 8004258:	d00a      	beq.n	8004270 <HAL_I2C_Init+0x138>
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	1e59      	subs	r1, r3, #1
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	685b      	ldr	r3, [r3, #4]
 8004262:	005b      	lsls	r3, r3, #1
 8004264:	fbb1 f3f3 	udiv	r3, r1, r3
 8004268:	3301      	adds	r3, #1
 800426a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800426e:	e051      	b.n	8004314 <HAL_I2C_Init+0x1dc>
 8004270:	2304      	movs	r3, #4
 8004272:	e04f      	b.n	8004314 <HAL_I2C_Init+0x1dc>
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	689b      	ldr	r3, [r3, #8]
 8004278:	2b00      	cmp	r3, #0
 800427a:	d111      	bne.n	80042a0 <HAL_I2C_Init+0x168>
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	1e58      	subs	r0, r3, #1
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	6859      	ldr	r1, [r3, #4]
 8004284:	460b      	mov	r3, r1
 8004286:	005b      	lsls	r3, r3, #1
 8004288:	440b      	add	r3, r1
 800428a:	fbb0 f3f3 	udiv	r3, r0, r3
 800428e:	3301      	adds	r3, #1
 8004290:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004294:	2b00      	cmp	r3, #0
 8004296:	bf0c      	ite	eq
 8004298:	2301      	moveq	r3, #1
 800429a:	2300      	movne	r3, #0
 800429c:	b2db      	uxtb	r3, r3
 800429e:	e012      	b.n	80042c6 <HAL_I2C_Init+0x18e>
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	1e58      	subs	r0, r3, #1
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	6859      	ldr	r1, [r3, #4]
 80042a8:	460b      	mov	r3, r1
 80042aa:	009b      	lsls	r3, r3, #2
 80042ac:	440b      	add	r3, r1
 80042ae:	0099      	lsls	r1, r3, #2
 80042b0:	440b      	add	r3, r1
 80042b2:	fbb0 f3f3 	udiv	r3, r0, r3
 80042b6:	3301      	adds	r3, #1
 80042b8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80042bc:	2b00      	cmp	r3, #0
 80042be:	bf0c      	ite	eq
 80042c0:	2301      	moveq	r3, #1
 80042c2:	2300      	movne	r3, #0
 80042c4:	b2db      	uxtb	r3, r3
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d001      	beq.n	80042ce <HAL_I2C_Init+0x196>
 80042ca:	2301      	movs	r3, #1
 80042cc:	e022      	b.n	8004314 <HAL_I2C_Init+0x1dc>
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	689b      	ldr	r3, [r3, #8]
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d10e      	bne.n	80042f4 <HAL_I2C_Init+0x1bc>
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	1e58      	subs	r0, r3, #1
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	6859      	ldr	r1, [r3, #4]
 80042de:	460b      	mov	r3, r1
 80042e0:	005b      	lsls	r3, r3, #1
 80042e2:	440b      	add	r3, r1
 80042e4:	fbb0 f3f3 	udiv	r3, r0, r3
 80042e8:	3301      	adds	r3, #1
 80042ea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80042ee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80042f2:	e00f      	b.n	8004314 <HAL_I2C_Init+0x1dc>
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	1e58      	subs	r0, r3, #1
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	6859      	ldr	r1, [r3, #4]
 80042fc:	460b      	mov	r3, r1
 80042fe:	009b      	lsls	r3, r3, #2
 8004300:	440b      	add	r3, r1
 8004302:	0099      	lsls	r1, r3, #2
 8004304:	440b      	add	r3, r1
 8004306:	fbb0 f3f3 	udiv	r3, r0, r3
 800430a:	3301      	adds	r3, #1
 800430c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004310:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004314:	6879      	ldr	r1, [r7, #4]
 8004316:	6809      	ldr	r1, [r1, #0]
 8004318:	4313      	orrs	r3, r2
 800431a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	69da      	ldr	r2, [r3, #28]
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	6a1b      	ldr	r3, [r3, #32]
 800432e:	431a      	orrs	r2, r3
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	430a      	orrs	r2, r1
 8004336:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	689b      	ldr	r3, [r3, #8]
 800433e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004342:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004346:	687a      	ldr	r2, [r7, #4]
 8004348:	6911      	ldr	r1, [r2, #16]
 800434a:	687a      	ldr	r2, [r7, #4]
 800434c:	68d2      	ldr	r2, [r2, #12]
 800434e:	4311      	orrs	r1, r2
 8004350:	687a      	ldr	r2, [r7, #4]
 8004352:	6812      	ldr	r2, [r2, #0]
 8004354:	430b      	orrs	r3, r1
 8004356:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	68db      	ldr	r3, [r3, #12]
 800435e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	695a      	ldr	r2, [r3, #20]
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	699b      	ldr	r3, [r3, #24]
 800436a:	431a      	orrs	r2, r3
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	430a      	orrs	r2, r1
 8004372:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	681a      	ldr	r2, [r3, #0]
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f042 0201 	orr.w	r2, r2, #1
 8004382:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2200      	movs	r2, #0
 8004388:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	2220      	movs	r2, #32
 800438e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	2200      	movs	r2, #0
 8004396:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	2200      	movs	r2, #0
 800439c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80043a0:	2300      	movs	r3, #0
}
 80043a2:	4618      	mov	r0, r3
 80043a4:	3710      	adds	r7, #16
 80043a6:	46bd      	mov	sp, r7
 80043a8:	bd80      	pop	{r7, pc}
 80043aa:	bf00      	nop
 80043ac:	000186a0 	.word	0x000186a0
 80043b0:	001e847f 	.word	0x001e847f
 80043b4:	003d08ff 	.word	0x003d08ff
 80043b8:	431bde83 	.word	0x431bde83
 80043bc:	10624dd3 	.word	0x10624dd3

080043c0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80043c0:	b580      	push	{r7, lr}
 80043c2:	b088      	sub	sp, #32
 80043c4:	af02      	add	r7, sp, #8
 80043c6:	60f8      	str	r0, [r7, #12]
 80043c8:	607a      	str	r2, [r7, #4]
 80043ca:	461a      	mov	r2, r3
 80043cc:	460b      	mov	r3, r1
 80043ce:	817b      	strh	r3, [r7, #10]
 80043d0:	4613      	mov	r3, r2
 80043d2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80043d4:	f7ff fbd0 	bl	8003b78 <HAL_GetTick>
 80043d8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80043e0:	b2db      	uxtb	r3, r3
 80043e2:	2b20      	cmp	r3, #32
 80043e4:	f040 80e0 	bne.w	80045a8 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80043e8:	697b      	ldr	r3, [r7, #20]
 80043ea:	9300      	str	r3, [sp, #0]
 80043ec:	2319      	movs	r3, #25
 80043ee:	2201      	movs	r2, #1
 80043f0:	4970      	ldr	r1, [pc, #448]	@ (80045b4 <HAL_I2C_Master_Transmit+0x1f4>)
 80043f2:	68f8      	ldr	r0, [r7, #12]
 80043f4:	f000 fc64 	bl	8004cc0 <I2C_WaitOnFlagUntilTimeout>
 80043f8:	4603      	mov	r3, r0
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d001      	beq.n	8004402 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80043fe:	2302      	movs	r3, #2
 8004400:	e0d3      	b.n	80045aa <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004408:	2b01      	cmp	r3, #1
 800440a:	d101      	bne.n	8004410 <HAL_I2C_Master_Transmit+0x50>
 800440c:	2302      	movs	r3, #2
 800440e:	e0cc      	b.n	80045aa <HAL_I2C_Master_Transmit+0x1ea>
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	2201      	movs	r2, #1
 8004414:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f003 0301 	and.w	r3, r3, #1
 8004422:	2b01      	cmp	r3, #1
 8004424:	d007      	beq.n	8004436 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	681a      	ldr	r2, [r3, #0]
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f042 0201 	orr.w	r2, r2, #1
 8004434:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	681a      	ldr	r2, [r3, #0]
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004444:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	2221      	movs	r2, #33	@ 0x21
 800444a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	2210      	movs	r2, #16
 8004452:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	2200      	movs	r2, #0
 800445a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	687a      	ldr	r2, [r7, #4]
 8004460:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	893a      	ldrh	r2, [r7, #8]
 8004466:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800446c:	b29a      	uxth	r2, r3
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	4a50      	ldr	r2, [pc, #320]	@ (80045b8 <HAL_I2C_Master_Transmit+0x1f8>)
 8004476:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004478:	8979      	ldrh	r1, [r7, #10]
 800447a:	697b      	ldr	r3, [r7, #20]
 800447c:	6a3a      	ldr	r2, [r7, #32]
 800447e:	68f8      	ldr	r0, [r7, #12]
 8004480:	f000 face 	bl	8004a20 <I2C_MasterRequestWrite>
 8004484:	4603      	mov	r3, r0
 8004486:	2b00      	cmp	r3, #0
 8004488:	d001      	beq.n	800448e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800448a:	2301      	movs	r3, #1
 800448c:	e08d      	b.n	80045aa <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800448e:	2300      	movs	r3, #0
 8004490:	613b      	str	r3, [r7, #16]
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	695b      	ldr	r3, [r3, #20]
 8004498:	613b      	str	r3, [r7, #16]
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	699b      	ldr	r3, [r3, #24]
 80044a0:	613b      	str	r3, [r7, #16]
 80044a2:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80044a4:	e066      	b.n	8004574 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80044a6:	697a      	ldr	r2, [r7, #20]
 80044a8:	6a39      	ldr	r1, [r7, #32]
 80044aa:	68f8      	ldr	r0, [r7, #12]
 80044ac:	f000 fd22 	bl	8004ef4 <I2C_WaitOnTXEFlagUntilTimeout>
 80044b0:	4603      	mov	r3, r0
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d00d      	beq.n	80044d2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044ba:	2b04      	cmp	r3, #4
 80044bc:	d107      	bne.n	80044ce <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	681a      	ldr	r2, [r3, #0]
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80044cc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80044ce:	2301      	movs	r3, #1
 80044d0:	e06b      	b.n	80045aa <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044d6:	781a      	ldrb	r2, [r3, #0]
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044e2:	1c5a      	adds	r2, r3, #1
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044ec:	b29b      	uxth	r3, r3
 80044ee:	3b01      	subs	r3, #1
 80044f0:	b29a      	uxth	r2, r3
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044fa:	3b01      	subs	r3, #1
 80044fc:	b29a      	uxth	r2, r3
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	695b      	ldr	r3, [r3, #20]
 8004508:	f003 0304 	and.w	r3, r3, #4
 800450c:	2b04      	cmp	r3, #4
 800450e:	d11b      	bne.n	8004548 <HAL_I2C_Master_Transmit+0x188>
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004514:	2b00      	cmp	r3, #0
 8004516:	d017      	beq.n	8004548 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800451c:	781a      	ldrb	r2, [r3, #0]
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004528:	1c5a      	adds	r2, r3, #1
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004532:	b29b      	uxth	r3, r3
 8004534:	3b01      	subs	r3, #1
 8004536:	b29a      	uxth	r2, r3
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004540:	3b01      	subs	r3, #1
 8004542:	b29a      	uxth	r2, r3
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004548:	697a      	ldr	r2, [r7, #20]
 800454a:	6a39      	ldr	r1, [r7, #32]
 800454c:	68f8      	ldr	r0, [r7, #12]
 800454e:	f000 fd19 	bl	8004f84 <I2C_WaitOnBTFFlagUntilTimeout>
 8004552:	4603      	mov	r3, r0
 8004554:	2b00      	cmp	r3, #0
 8004556:	d00d      	beq.n	8004574 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800455c:	2b04      	cmp	r3, #4
 800455e:	d107      	bne.n	8004570 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	681a      	ldr	r2, [r3, #0]
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800456e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004570:	2301      	movs	r3, #1
 8004572:	e01a      	b.n	80045aa <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004578:	2b00      	cmp	r3, #0
 800457a:	d194      	bne.n	80044a6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	681a      	ldr	r2, [r3, #0]
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800458a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	2220      	movs	r2, #32
 8004590:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	2200      	movs	r2, #0
 8004598:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	2200      	movs	r2, #0
 80045a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80045a4:	2300      	movs	r3, #0
 80045a6:	e000      	b.n	80045aa <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80045a8:	2302      	movs	r3, #2
  }
}
 80045aa:	4618      	mov	r0, r3
 80045ac:	3718      	adds	r7, #24
 80045ae:	46bd      	mov	sp, r7
 80045b0:	bd80      	pop	{r7, pc}
 80045b2:	bf00      	nop
 80045b4:	00100002 	.word	0x00100002
 80045b8:	ffff0000 	.word	0xffff0000

080045bc <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80045bc:	b580      	push	{r7, lr}
 80045be:	b08c      	sub	sp, #48	@ 0x30
 80045c0:	af02      	add	r7, sp, #8
 80045c2:	60f8      	str	r0, [r7, #12]
 80045c4:	607a      	str	r2, [r7, #4]
 80045c6:	461a      	mov	r2, r3
 80045c8:	460b      	mov	r3, r1
 80045ca:	817b      	strh	r3, [r7, #10]
 80045cc:	4613      	mov	r3, r2
 80045ce:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80045d0:	f7ff fad2 	bl	8003b78 <HAL_GetTick>
 80045d4:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80045dc:	b2db      	uxtb	r3, r3
 80045de:	2b20      	cmp	r3, #32
 80045e0:	f040 8217 	bne.w	8004a12 <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80045e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045e6:	9300      	str	r3, [sp, #0]
 80045e8:	2319      	movs	r3, #25
 80045ea:	2201      	movs	r2, #1
 80045ec:	497c      	ldr	r1, [pc, #496]	@ (80047e0 <HAL_I2C_Master_Receive+0x224>)
 80045ee:	68f8      	ldr	r0, [r7, #12]
 80045f0:	f000 fb66 	bl	8004cc0 <I2C_WaitOnFlagUntilTimeout>
 80045f4:	4603      	mov	r3, r0
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d001      	beq.n	80045fe <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 80045fa:	2302      	movs	r3, #2
 80045fc:	e20a      	b.n	8004a14 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004604:	2b01      	cmp	r3, #1
 8004606:	d101      	bne.n	800460c <HAL_I2C_Master_Receive+0x50>
 8004608:	2302      	movs	r3, #2
 800460a:	e203      	b.n	8004a14 <HAL_I2C_Master_Receive+0x458>
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	2201      	movs	r2, #1
 8004610:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f003 0301 	and.w	r3, r3, #1
 800461e:	2b01      	cmp	r3, #1
 8004620:	d007      	beq.n	8004632 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	681a      	ldr	r2, [r3, #0]
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f042 0201 	orr.w	r2, r2, #1
 8004630:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	681a      	ldr	r2, [r3, #0]
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004640:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	2222      	movs	r2, #34	@ 0x22
 8004646:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	2210      	movs	r2, #16
 800464e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	2200      	movs	r2, #0
 8004656:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	687a      	ldr	r2, [r7, #4]
 800465c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	893a      	ldrh	r2, [r7, #8]
 8004662:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004668:	b29a      	uxth	r2, r3
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	4a5c      	ldr	r2, [pc, #368]	@ (80047e4 <HAL_I2C_Master_Receive+0x228>)
 8004672:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004674:	8979      	ldrh	r1, [r7, #10]
 8004676:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004678:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800467a:	68f8      	ldr	r0, [r7, #12]
 800467c:	f000 fa52 	bl	8004b24 <I2C_MasterRequestRead>
 8004680:	4603      	mov	r3, r0
 8004682:	2b00      	cmp	r3, #0
 8004684:	d001      	beq.n	800468a <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8004686:	2301      	movs	r3, #1
 8004688:	e1c4      	b.n	8004a14 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800468e:	2b00      	cmp	r3, #0
 8004690:	d113      	bne.n	80046ba <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004692:	2300      	movs	r3, #0
 8004694:	623b      	str	r3, [r7, #32]
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	695b      	ldr	r3, [r3, #20]
 800469c:	623b      	str	r3, [r7, #32]
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	699b      	ldr	r3, [r3, #24]
 80046a4:	623b      	str	r3, [r7, #32]
 80046a6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	681a      	ldr	r2, [r3, #0]
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80046b6:	601a      	str	r2, [r3, #0]
 80046b8:	e198      	b.n	80049ec <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046be:	2b01      	cmp	r3, #1
 80046c0:	d11b      	bne.n	80046fa <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	681a      	ldr	r2, [r3, #0]
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80046d0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80046d2:	2300      	movs	r3, #0
 80046d4:	61fb      	str	r3, [r7, #28]
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	695b      	ldr	r3, [r3, #20]
 80046dc:	61fb      	str	r3, [r7, #28]
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	699b      	ldr	r3, [r3, #24]
 80046e4:	61fb      	str	r3, [r7, #28]
 80046e6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	681a      	ldr	r2, [r3, #0]
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80046f6:	601a      	str	r2, [r3, #0]
 80046f8:	e178      	b.n	80049ec <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046fe:	2b02      	cmp	r3, #2
 8004700:	d11b      	bne.n	800473a <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	681a      	ldr	r2, [r3, #0]
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004710:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	681a      	ldr	r2, [r3, #0]
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004720:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004722:	2300      	movs	r3, #0
 8004724:	61bb      	str	r3, [r7, #24]
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	695b      	ldr	r3, [r3, #20]
 800472c:	61bb      	str	r3, [r7, #24]
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	699b      	ldr	r3, [r3, #24]
 8004734:	61bb      	str	r3, [r7, #24]
 8004736:	69bb      	ldr	r3, [r7, #24]
 8004738:	e158      	b.n	80049ec <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	681a      	ldr	r2, [r3, #0]
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004748:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800474a:	2300      	movs	r3, #0
 800474c:	617b      	str	r3, [r7, #20]
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	695b      	ldr	r3, [r3, #20]
 8004754:	617b      	str	r3, [r7, #20]
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	699b      	ldr	r3, [r3, #24]
 800475c:	617b      	str	r3, [r7, #20]
 800475e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004760:	e144      	b.n	80049ec <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004766:	2b03      	cmp	r3, #3
 8004768:	f200 80f1 	bhi.w	800494e <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004770:	2b01      	cmp	r3, #1
 8004772:	d123      	bne.n	80047bc <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004774:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004776:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004778:	68f8      	ldr	r0, [r7, #12]
 800477a:	f000 fc4b 	bl	8005014 <I2C_WaitOnRXNEFlagUntilTimeout>
 800477e:	4603      	mov	r3, r0
 8004780:	2b00      	cmp	r3, #0
 8004782:	d001      	beq.n	8004788 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8004784:	2301      	movs	r3, #1
 8004786:	e145      	b.n	8004a14 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	691a      	ldr	r2, [r3, #16]
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004792:	b2d2      	uxtb	r2, r2
 8004794:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800479a:	1c5a      	adds	r2, r3, #1
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80047a4:	3b01      	subs	r3, #1
 80047a6:	b29a      	uxth	r2, r3
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80047b0:	b29b      	uxth	r3, r3
 80047b2:	3b01      	subs	r3, #1
 80047b4:	b29a      	uxth	r2, r3
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80047ba:	e117      	b.n	80049ec <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80047c0:	2b02      	cmp	r3, #2
 80047c2:	d14e      	bne.n	8004862 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80047c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047c6:	9300      	str	r3, [sp, #0]
 80047c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047ca:	2200      	movs	r2, #0
 80047cc:	4906      	ldr	r1, [pc, #24]	@ (80047e8 <HAL_I2C_Master_Receive+0x22c>)
 80047ce:	68f8      	ldr	r0, [r7, #12]
 80047d0:	f000 fa76 	bl	8004cc0 <I2C_WaitOnFlagUntilTimeout>
 80047d4:	4603      	mov	r3, r0
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d008      	beq.n	80047ec <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 80047da:	2301      	movs	r3, #1
 80047dc:	e11a      	b.n	8004a14 <HAL_I2C_Master_Receive+0x458>
 80047de:	bf00      	nop
 80047e0:	00100002 	.word	0x00100002
 80047e4:	ffff0000 	.word	0xffff0000
 80047e8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	681a      	ldr	r2, [r3, #0]
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80047fa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	691a      	ldr	r2, [r3, #16]
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004806:	b2d2      	uxtb	r2, r2
 8004808:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800480e:	1c5a      	adds	r2, r3, #1
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004818:	3b01      	subs	r3, #1
 800481a:	b29a      	uxth	r2, r3
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004824:	b29b      	uxth	r3, r3
 8004826:	3b01      	subs	r3, #1
 8004828:	b29a      	uxth	r2, r3
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	691a      	ldr	r2, [r3, #16]
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004838:	b2d2      	uxtb	r2, r2
 800483a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004840:	1c5a      	adds	r2, r3, #1
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800484a:	3b01      	subs	r3, #1
 800484c:	b29a      	uxth	r2, r3
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004856:	b29b      	uxth	r3, r3
 8004858:	3b01      	subs	r3, #1
 800485a:	b29a      	uxth	r2, r3
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004860:	e0c4      	b.n	80049ec <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004862:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004864:	9300      	str	r3, [sp, #0]
 8004866:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004868:	2200      	movs	r2, #0
 800486a:	496c      	ldr	r1, [pc, #432]	@ (8004a1c <HAL_I2C_Master_Receive+0x460>)
 800486c:	68f8      	ldr	r0, [r7, #12]
 800486e:	f000 fa27 	bl	8004cc0 <I2C_WaitOnFlagUntilTimeout>
 8004872:	4603      	mov	r3, r0
 8004874:	2b00      	cmp	r3, #0
 8004876:	d001      	beq.n	800487c <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8004878:	2301      	movs	r3, #1
 800487a:	e0cb      	b.n	8004a14 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	681a      	ldr	r2, [r3, #0]
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800488a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	691a      	ldr	r2, [r3, #16]
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004896:	b2d2      	uxtb	r2, r2
 8004898:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800489e:	1c5a      	adds	r2, r3, #1
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80048a8:	3b01      	subs	r3, #1
 80048aa:	b29a      	uxth	r2, r3
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048b4:	b29b      	uxth	r3, r3
 80048b6:	3b01      	subs	r3, #1
 80048b8:	b29a      	uxth	r2, r3
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80048be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048c0:	9300      	str	r3, [sp, #0]
 80048c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048c4:	2200      	movs	r2, #0
 80048c6:	4955      	ldr	r1, [pc, #340]	@ (8004a1c <HAL_I2C_Master_Receive+0x460>)
 80048c8:	68f8      	ldr	r0, [r7, #12]
 80048ca:	f000 f9f9 	bl	8004cc0 <I2C_WaitOnFlagUntilTimeout>
 80048ce:	4603      	mov	r3, r0
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d001      	beq.n	80048d8 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 80048d4:	2301      	movs	r3, #1
 80048d6:	e09d      	b.n	8004a14 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	681a      	ldr	r2, [r3, #0]
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80048e6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	691a      	ldr	r2, [r3, #16]
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048f2:	b2d2      	uxtb	r2, r2
 80048f4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048fa:	1c5a      	adds	r2, r3, #1
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004904:	3b01      	subs	r3, #1
 8004906:	b29a      	uxth	r2, r3
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004910:	b29b      	uxth	r3, r3
 8004912:	3b01      	subs	r3, #1
 8004914:	b29a      	uxth	r2, r3
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	691a      	ldr	r2, [r3, #16]
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004924:	b2d2      	uxtb	r2, r2
 8004926:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800492c:	1c5a      	adds	r2, r3, #1
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004936:	3b01      	subs	r3, #1
 8004938:	b29a      	uxth	r2, r3
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004942:	b29b      	uxth	r3, r3
 8004944:	3b01      	subs	r3, #1
 8004946:	b29a      	uxth	r2, r3
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800494c:	e04e      	b.n	80049ec <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800494e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004950:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004952:	68f8      	ldr	r0, [r7, #12]
 8004954:	f000 fb5e 	bl	8005014 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004958:	4603      	mov	r3, r0
 800495a:	2b00      	cmp	r3, #0
 800495c:	d001      	beq.n	8004962 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 800495e:	2301      	movs	r3, #1
 8004960:	e058      	b.n	8004a14 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	691a      	ldr	r2, [r3, #16]
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800496c:	b2d2      	uxtb	r2, r2
 800496e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004974:	1c5a      	adds	r2, r3, #1
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800497e:	3b01      	subs	r3, #1
 8004980:	b29a      	uxth	r2, r3
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800498a:	b29b      	uxth	r3, r3
 800498c:	3b01      	subs	r3, #1
 800498e:	b29a      	uxth	r2, r3
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	695b      	ldr	r3, [r3, #20]
 800499a:	f003 0304 	and.w	r3, r3, #4
 800499e:	2b04      	cmp	r3, #4
 80049a0:	d124      	bne.n	80049ec <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80049a6:	2b03      	cmp	r3, #3
 80049a8:	d107      	bne.n	80049ba <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	681a      	ldr	r2, [r3, #0]
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80049b8:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	691a      	ldr	r2, [r3, #16]
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049c4:	b2d2      	uxtb	r2, r2
 80049c6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049cc:	1c5a      	adds	r2, r3, #1
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80049d6:	3b01      	subs	r3, #1
 80049d8:	b29a      	uxth	r2, r3
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049e2:	b29b      	uxth	r3, r3
 80049e4:	3b01      	subs	r3, #1
 80049e6:	b29a      	uxth	r2, r3
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	f47f aeb6 	bne.w	8004762 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	2220      	movs	r2, #32
 80049fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	2200      	movs	r2, #0
 8004a02:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	2200      	movs	r2, #0
 8004a0a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004a0e:	2300      	movs	r3, #0
 8004a10:	e000      	b.n	8004a14 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8004a12:	2302      	movs	r3, #2
  }
}
 8004a14:	4618      	mov	r0, r3
 8004a16:	3728      	adds	r7, #40	@ 0x28
 8004a18:	46bd      	mov	sp, r7
 8004a1a:	bd80      	pop	{r7, pc}
 8004a1c:	00010004 	.word	0x00010004

08004a20 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004a20:	b580      	push	{r7, lr}
 8004a22:	b088      	sub	sp, #32
 8004a24:	af02      	add	r7, sp, #8
 8004a26:	60f8      	str	r0, [r7, #12]
 8004a28:	607a      	str	r2, [r7, #4]
 8004a2a:	603b      	str	r3, [r7, #0]
 8004a2c:	460b      	mov	r3, r1
 8004a2e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a34:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004a36:	697b      	ldr	r3, [r7, #20]
 8004a38:	2b08      	cmp	r3, #8
 8004a3a:	d006      	beq.n	8004a4a <I2C_MasterRequestWrite+0x2a>
 8004a3c:	697b      	ldr	r3, [r7, #20]
 8004a3e:	2b01      	cmp	r3, #1
 8004a40:	d003      	beq.n	8004a4a <I2C_MasterRequestWrite+0x2a>
 8004a42:	697b      	ldr	r3, [r7, #20]
 8004a44:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004a48:	d108      	bne.n	8004a5c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	681a      	ldr	r2, [r3, #0]
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004a58:	601a      	str	r2, [r3, #0]
 8004a5a:	e00b      	b.n	8004a74 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a60:	2b12      	cmp	r3, #18
 8004a62:	d107      	bne.n	8004a74 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	681a      	ldr	r2, [r3, #0]
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004a72:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004a74:	683b      	ldr	r3, [r7, #0]
 8004a76:	9300      	str	r3, [sp, #0]
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	2200      	movs	r2, #0
 8004a7c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004a80:	68f8      	ldr	r0, [r7, #12]
 8004a82:	f000 f91d 	bl	8004cc0 <I2C_WaitOnFlagUntilTimeout>
 8004a86:	4603      	mov	r3, r0
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d00d      	beq.n	8004aa8 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a96:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004a9a:	d103      	bne.n	8004aa4 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004aa2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004aa4:	2303      	movs	r3, #3
 8004aa6:	e035      	b.n	8004b14 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	691b      	ldr	r3, [r3, #16]
 8004aac:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004ab0:	d108      	bne.n	8004ac4 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004ab2:	897b      	ldrh	r3, [r7, #10]
 8004ab4:	b2db      	uxtb	r3, r3
 8004ab6:	461a      	mov	r2, r3
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004ac0:	611a      	str	r2, [r3, #16]
 8004ac2:	e01b      	b.n	8004afc <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004ac4:	897b      	ldrh	r3, [r7, #10]
 8004ac6:	11db      	asrs	r3, r3, #7
 8004ac8:	b2db      	uxtb	r3, r3
 8004aca:	f003 0306 	and.w	r3, r3, #6
 8004ace:	b2db      	uxtb	r3, r3
 8004ad0:	f063 030f 	orn	r3, r3, #15
 8004ad4:	b2da      	uxtb	r2, r3
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004adc:	683b      	ldr	r3, [r7, #0]
 8004ade:	687a      	ldr	r2, [r7, #4]
 8004ae0:	490e      	ldr	r1, [pc, #56]	@ (8004b1c <I2C_MasterRequestWrite+0xfc>)
 8004ae2:	68f8      	ldr	r0, [r7, #12]
 8004ae4:	f000 f966 	bl	8004db4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004ae8:	4603      	mov	r3, r0
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d001      	beq.n	8004af2 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8004aee:	2301      	movs	r3, #1
 8004af0:	e010      	b.n	8004b14 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004af2:	897b      	ldrh	r3, [r7, #10]
 8004af4:	b2da      	uxtb	r2, r3
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004afc:	683b      	ldr	r3, [r7, #0]
 8004afe:	687a      	ldr	r2, [r7, #4]
 8004b00:	4907      	ldr	r1, [pc, #28]	@ (8004b20 <I2C_MasterRequestWrite+0x100>)
 8004b02:	68f8      	ldr	r0, [r7, #12]
 8004b04:	f000 f956 	bl	8004db4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004b08:	4603      	mov	r3, r0
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d001      	beq.n	8004b12 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8004b0e:	2301      	movs	r3, #1
 8004b10:	e000      	b.n	8004b14 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8004b12:	2300      	movs	r3, #0
}
 8004b14:	4618      	mov	r0, r3
 8004b16:	3718      	adds	r7, #24
 8004b18:	46bd      	mov	sp, r7
 8004b1a:	bd80      	pop	{r7, pc}
 8004b1c:	00010008 	.word	0x00010008
 8004b20:	00010002 	.word	0x00010002

08004b24 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004b24:	b580      	push	{r7, lr}
 8004b26:	b088      	sub	sp, #32
 8004b28:	af02      	add	r7, sp, #8
 8004b2a:	60f8      	str	r0, [r7, #12]
 8004b2c:	607a      	str	r2, [r7, #4]
 8004b2e:	603b      	str	r3, [r7, #0]
 8004b30:	460b      	mov	r3, r1
 8004b32:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b38:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	681a      	ldr	r2, [r3, #0]
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004b48:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004b4a:	697b      	ldr	r3, [r7, #20]
 8004b4c:	2b08      	cmp	r3, #8
 8004b4e:	d006      	beq.n	8004b5e <I2C_MasterRequestRead+0x3a>
 8004b50:	697b      	ldr	r3, [r7, #20]
 8004b52:	2b01      	cmp	r3, #1
 8004b54:	d003      	beq.n	8004b5e <I2C_MasterRequestRead+0x3a>
 8004b56:	697b      	ldr	r3, [r7, #20]
 8004b58:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004b5c:	d108      	bne.n	8004b70 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	681a      	ldr	r2, [r3, #0]
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004b6c:	601a      	str	r2, [r3, #0]
 8004b6e:	e00b      	b.n	8004b88 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004b74:	2b11      	cmp	r3, #17
 8004b76:	d107      	bne.n	8004b88 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	681a      	ldr	r2, [r3, #0]
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004b86:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004b88:	683b      	ldr	r3, [r7, #0]
 8004b8a:	9300      	str	r3, [sp, #0]
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	2200      	movs	r2, #0
 8004b90:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004b94:	68f8      	ldr	r0, [r7, #12]
 8004b96:	f000 f893 	bl	8004cc0 <I2C_WaitOnFlagUntilTimeout>
 8004b9a:	4603      	mov	r3, r0
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d00d      	beq.n	8004bbc <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004baa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004bae:	d103      	bne.n	8004bb8 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004bb6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004bb8:	2303      	movs	r3, #3
 8004bba:	e079      	b.n	8004cb0 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	691b      	ldr	r3, [r3, #16]
 8004bc0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004bc4:	d108      	bne.n	8004bd8 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004bc6:	897b      	ldrh	r3, [r7, #10]
 8004bc8:	b2db      	uxtb	r3, r3
 8004bca:	f043 0301 	orr.w	r3, r3, #1
 8004bce:	b2da      	uxtb	r2, r3
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	611a      	str	r2, [r3, #16]
 8004bd6:	e05f      	b.n	8004c98 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004bd8:	897b      	ldrh	r3, [r7, #10]
 8004bda:	11db      	asrs	r3, r3, #7
 8004bdc:	b2db      	uxtb	r3, r3
 8004bde:	f003 0306 	and.w	r3, r3, #6
 8004be2:	b2db      	uxtb	r3, r3
 8004be4:	f063 030f 	orn	r3, r3, #15
 8004be8:	b2da      	uxtb	r2, r3
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004bf0:	683b      	ldr	r3, [r7, #0]
 8004bf2:	687a      	ldr	r2, [r7, #4]
 8004bf4:	4930      	ldr	r1, [pc, #192]	@ (8004cb8 <I2C_MasterRequestRead+0x194>)
 8004bf6:	68f8      	ldr	r0, [r7, #12]
 8004bf8:	f000 f8dc 	bl	8004db4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004bfc:	4603      	mov	r3, r0
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d001      	beq.n	8004c06 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8004c02:	2301      	movs	r3, #1
 8004c04:	e054      	b.n	8004cb0 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004c06:	897b      	ldrh	r3, [r7, #10]
 8004c08:	b2da      	uxtb	r2, r3
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004c10:	683b      	ldr	r3, [r7, #0]
 8004c12:	687a      	ldr	r2, [r7, #4]
 8004c14:	4929      	ldr	r1, [pc, #164]	@ (8004cbc <I2C_MasterRequestRead+0x198>)
 8004c16:	68f8      	ldr	r0, [r7, #12]
 8004c18:	f000 f8cc 	bl	8004db4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004c1c:	4603      	mov	r3, r0
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d001      	beq.n	8004c26 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8004c22:	2301      	movs	r3, #1
 8004c24:	e044      	b.n	8004cb0 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c26:	2300      	movs	r3, #0
 8004c28:	613b      	str	r3, [r7, #16]
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	695b      	ldr	r3, [r3, #20]
 8004c30:	613b      	str	r3, [r7, #16]
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	699b      	ldr	r3, [r3, #24]
 8004c38:	613b      	str	r3, [r7, #16]
 8004c3a:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	681a      	ldr	r2, [r3, #0]
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004c4a:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004c4c:	683b      	ldr	r3, [r7, #0]
 8004c4e:	9300      	str	r3, [sp, #0]
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	2200      	movs	r2, #0
 8004c54:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004c58:	68f8      	ldr	r0, [r7, #12]
 8004c5a:	f000 f831 	bl	8004cc0 <I2C_WaitOnFlagUntilTimeout>
 8004c5e:	4603      	mov	r3, r0
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d00d      	beq.n	8004c80 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c6e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004c72:	d103      	bne.n	8004c7c <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004c7a:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8004c7c:	2303      	movs	r3, #3
 8004c7e:	e017      	b.n	8004cb0 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8004c80:	897b      	ldrh	r3, [r7, #10]
 8004c82:	11db      	asrs	r3, r3, #7
 8004c84:	b2db      	uxtb	r3, r3
 8004c86:	f003 0306 	and.w	r3, r3, #6
 8004c8a:	b2db      	uxtb	r3, r3
 8004c8c:	f063 030e 	orn	r3, r3, #14
 8004c90:	b2da      	uxtb	r2, r3
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004c98:	683b      	ldr	r3, [r7, #0]
 8004c9a:	687a      	ldr	r2, [r7, #4]
 8004c9c:	4907      	ldr	r1, [pc, #28]	@ (8004cbc <I2C_MasterRequestRead+0x198>)
 8004c9e:	68f8      	ldr	r0, [r7, #12]
 8004ca0:	f000 f888 	bl	8004db4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004ca4:	4603      	mov	r3, r0
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d001      	beq.n	8004cae <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8004caa:	2301      	movs	r3, #1
 8004cac:	e000      	b.n	8004cb0 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8004cae:	2300      	movs	r3, #0
}
 8004cb0:	4618      	mov	r0, r3
 8004cb2:	3718      	adds	r7, #24
 8004cb4:	46bd      	mov	sp, r7
 8004cb6:	bd80      	pop	{r7, pc}
 8004cb8:	00010008 	.word	0x00010008
 8004cbc:	00010002 	.word	0x00010002

08004cc0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004cc0:	b580      	push	{r7, lr}
 8004cc2:	b084      	sub	sp, #16
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	60f8      	str	r0, [r7, #12]
 8004cc8:	60b9      	str	r1, [r7, #8]
 8004cca:	603b      	str	r3, [r7, #0]
 8004ccc:	4613      	mov	r3, r2
 8004cce:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004cd0:	e048      	b.n	8004d64 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004cd2:	683b      	ldr	r3, [r7, #0]
 8004cd4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004cd8:	d044      	beq.n	8004d64 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004cda:	f7fe ff4d 	bl	8003b78 <HAL_GetTick>
 8004cde:	4602      	mov	r2, r0
 8004ce0:	69bb      	ldr	r3, [r7, #24]
 8004ce2:	1ad3      	subs	r3, r2, r3
 8004ce4:	683a      	ldr	r2, [r7, #0]
 8004ce6:	429a      	cmp	r2, r3
 8004ce8:	d302      	bcc.n	8004cf0 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004cea:	683b      	ldr	r3, [r7, #0]
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d139      	bne.n	8004d64 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004cf0:	68bb      	ldr	r3, [r7, #8]
 8004cf2:	0c1b      	lsrs	r3, r3, #16
 8004cf4:	b2db      	uxtb	r3, r3
 8004cf6:	2b01      	cmp	r3, #1
 8004cf8:	d10d      	bne.n	8004d16 <I2C_WaitOnFlagUntilTimeout+0x56>
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	695b      	ldr	r3, [r3, #20]
 8004d00:	43da      	mvns	r2, r3
 8004d02:	68bb      	ldr	r3, [r7, #8]
 8004d04:	4013      	ands	r3, r2
 8004d06:	b29b      	uxth	r3, r3
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	bf0c      	ite	eq
 8004d0c:	2301      	moveq	r3, #1
 8004d0e:	2300      	movne	r3, #0
 8004d10:	b2db      	uxtb	r3, r3
 8004d12:	461a      	mov	r2, r3
 8004d14:	e00c      	b.n	8004d30 <I2C_WaitOnFlagUntilTimeout+0x70>
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	699b      	ldr	r3, [r3, #24]
 8004d1c:	43da      	mvns	r2, r3
 8004d1e:	68bb      	ldr	r3, [r7, #8]
 8004d20:	4013      	ands	r3, r2
 8004d22:	b29b      	uxth	r3, r3
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	bf0c      	ite	eq
 8004d28:	2301      	moveq	r3, #1
 8004d2a:	2300      	movne	r3, #0
 8004d2c:	b2db      	uxtb	r3, r3
 8004d2e:	461a      	mov	r2, r3
 8004d30:	79fb      	ldrb	r3, [r7, #7]
 8004d32:	429a      	cmp	r2, r3
 8004d34:	d116      	bne.n	8004d64 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	2200      	movs	r2, #0
 8004d3a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	2220      	movs	r2, #32
 8004d40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	2200      	movs	r2, #0
 8004d48:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d50:	f043 0220 	orr.w	r2, r3, #32
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	2200      	movs	r2, #0
 8004d5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004d60:	2301      	movs	r3, #1
 8004d62:	e023      	b.n	8004dac <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004d64:	68bb      	ldr	r3, [r7, #8]
 8004d66:	0c1b      	lsrs	r3, r3, #16
 8004d68:	b2db      	uxtb	r3, r3
 8004d6a:	2b01      	cmp	r3, #1
 8004d6c:	d10d      	bne.n	8004d8a <I2C_WaitOnFlagUntilTimeout+0xca>
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	695b      	ldr	r3, [r3, #20]
 8004d74:	43da      	mvns	r2, r3
 8004d76:	68bb      	ldr	r3, [r7, #8]
 8004d78:	4013      	ands	r3, r2
 8004d7a:	b29b      	uxth	r3, r3
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	bf0c      	ite	eq
 8004d80:	2301      	moveq	r3, #1
 8004d82:	2300      	movne	r3, #0
 8004d84:	b2db      	uxtb	r3, r3
 8004d86:	461a      	mov	r2, r3
 8004d88:	e00c      	b.n	8004da4 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	699b      	ldr	r3, [r3, #24]
 8004d90:	43da      	mvns	r2, r3
 8004d92:	68bb      	ldr	r3, [r7, #8]
 8004d94:	4013      	ands	r3, r2
 8004d96:	b29b      	uxth	r3, r3
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	bf0c      	ite	eq
 8004d9c:	2301      	moveq	r3, #1
 8004d9e:	2300      	movne	r3, #0
 8004da0:	b2db      	uxtb	r3, r3
 8004da2:	461a      	mov	r2, r3
 8004da4:	79fb      	ldrb	r3, [r7, #7]
 8004da6:	429a      	cmp	r2, r3
 8004da8:	d093      	beq.n	8004cd2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004daa:	2300      	movs	r3, #0
}
 8004dac:	4618      	mov	r0, r3
 8004dae:	3710      	adds	r7, #16
 8004db0:	46bd      	mov	sp, r7
 8004db2:	bd80      	pop	{r7, pc}

08004db4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004db4:	b580      	push	{r7, lr}
 8004db6:	b084      	sub	sp, #16
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	60f8      	str	r0, [r7, #12]
 8004dbc:	60b9      	str	r1, [r7, #8]
 8004dbe:	607a      	str	r2, [r7, #4]
 8004dc0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004dc2:	e071      	b.n	8004ea8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	695b      	ldr	r3, [r3, #20]
 8004dca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004dce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004dd2:	d123      	bne.n	8004e1c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	681a      	ldr	r2, [r3, #0]
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004de2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004dec:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	2200      	movs	r2, #0
 8004df2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	2220      	movs	r2, #32
 8004df8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	2200      	movs	r2, #0
 8004e00:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e08:	f043 0204 	orr.w	r2, r3, #4
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	2200      	movs	r2, #0
 8004e14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004e18:	2301      	movs	r3, #1
 8004e1a:	e067      	b.n	8004eec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004e22:	d041      	beq.n	8004ea8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e24:	f7fe fea8 	bl	8003b78 <HAL_GetTick>
 8004e28:	4602      	mov	r2, r0
 8004e2a:	683b      	ldr	r3, [r7, #0]
 8004e2c:	1ad3      	subs	r3, r2, r3
 8004e2e:	687a      	ldr	r2, [r7, #4]
 8004e30:	429a      	cmp	r2, r3
 8004e32:	d302      	bcc.n	8004e3a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d136      	bne.n	8004ea8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004e3a:	68bb      	ldr	r3, [r7, #8]
 8004e3c:	0c1b      	lsrs	r3, r3, #16
 8004e3e:	b2db      	uxtb	r3, r3
 8004e40:	2b01      	cmp	r3, #1
 8004e42:	d10c      	bne.n	8004e5e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	695b      	ldr	r3, [r3, #20]
 8004e4a:	43da      	mvns	r2, r3
 8004e4c:	68bb      	ldr	r3, [r7, #8]
 8004e4e:	4013      	ands	r3, r2
 8004e50:	b29b      	uxth	r3, r3
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	bf14      	ite	ne
 8004e56:	2301      	movne	r3, #1
 8004e58:	2300      	moveq	r3, #0
 8004e5a:	b2db      	uxtb	r3, r3
 8004e5c:	e00b      	b.n	8004e76 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	699b      	ldr	r3, [r3, #24]
 8004e64:	43da      	mvns	r2, r3
 8004e66:	68bb      	ldr	r3, [r7, #8]
 8004e68:	4013      	ands	r3, r2
 8004e6a:	b29b      	uxth	r3, r3
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	bf14      	ite	ne
 8004e70:	2301      	movne	r3, #1
 8004e72:	2300      	moveq	r3, #0
 8004e74:	b2db      	uxtb	r3, r3
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	d016      	beq.n	8004ea8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	2200      	movs	r2, #0
 8004e7e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	2220      	movs	r2, #32
 8004e84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	2200      	movs	r2, #0
 8004e8c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e94:	f043 0220 	orr.w	r2, r3, #32
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	2200      	movs	r2, #0
 8004ea0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004ea4:	2301      	movs	r3, #1
 8004ea6:	e021      	b.n	8004eec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004ea8:	68bb      	ldr	r3, [r7, #8]
 8004eaa:	0c1b      	lsrs	r3, r3, #16
 8004eac:	b2db      	uxtb	r3, r3
 8004eae:	2b01      	cmp	r3, #1
 8004eb0:	d10c      	bne.n	8004ecc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	695b      	ldr	r3, [r3, #20]
 8004eb8:	43da      	mvns	r2, r3
 8004eba:	68bb      	ldr	r3, [r7, #8]
 8004ebc:	4013      	ands	r3, r2
 8004ebe:	b29b      	uxth	r3, r3
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	bf14      	ite	ne
 8004ec4:	2301      	movne	r3, #1
 8004ec6:	2300      	moveq	r3, #0
 8004ec8:	b2db      	uxtb	r3, r3
 8004eca:	e00b      	b.n	8004ee4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	699b      	ldr	r3, [r3, #24]
 8004ed2:	43da      	mvns	r2, r3
 8004ed4:	68bb      	ldr	r3, [r7, #8]
 8004ed6:	4013      	ands	r3, r2
 8004ed8:	b29b      	uxth	r3, r3
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	bf14      	ite	ne
 8004ede:	2301      	movne	r3, #1
 8004ee0:	2300      	moveq	r3, #0
 8004ee2:	b2db      	uxtb	r3, r3
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	f47f af6d 	bne.w	8004dc4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004eea:	2300      	movs	r3, #0
}
 8004eec:	4618      	mov	r0, r3
 8004eee:	3710      	adds	r7, #16
 8004ef0:	46bd      	mov	sp, r7
 8004ef2:	bd80      	pop	{r7, pc}

08004ef4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004ef4:	b580      	push	{r7, lr}
 8004ef6:	b084      	sub	sp, #16
 8004ef8:	af00      	add	r7, sp, #0
 8004efa:	60f8      	str	r0, [r7, #12]
 8004efc:	60b9      	str	r1, [r7, #8]
 8004efe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004f00:	e034      	b.n	8004f6c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004f02:	68f8      	ldr	r0, [r7, #12]
 8004f04:	f000 f8e3 	bl	80050ce <I2C_IsAcknowledgeFailed>
 8004f08:	4603      	mov	r3, r0
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d001      	beq.n	8004f12 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004f0e:	2301      	movs	r3, #1
 8004f10:	e034      	b.n	8004f7c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f12:	68bb      	ldr	r3, [r7, #8]
 8004f14:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004f18:	d028      	beq.n	8004f6c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f1a:	f7fe fe2d 	bl	8003b78 <HAL_GetTick>
 8004f1e:	4602      	mov	r2, r0
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	1ad3      	subs	r3, r2, r3
 8004f24:	68ba      	ldr	r2, [r7, #8]
 8004f26:	429a      	cmp	r2, r3
 8004f28:	d302      	bcc.n	8004f30 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004f2a:	68bb      	ldr	r3, [r7, #8]
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d11d      	bne.n	8004f6c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	695b      	ldr	r3, [r3, #20]
 8004f36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f3a:	2b80      	cmp	r3, #128	@ 0x80
 8004f3c:	d016      	beq.n	8004f6c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	2200      	movs	r2, #0
 8004f42:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	2220      	movs	r2, #32
 8004f48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	2200      	movs	r2, #0
 8004f50:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f58:	f043 0220 	orr.w	r2, r3, #32
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	2200      	movs	r2, #0
 8004f64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004f68:	2301      	movs	r3, #1
 8004f6a:	e007      	b.n	8004f7c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	695b      	ldr	r3, [r3, #20]
 8004f72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f76:	2b80      	cmp	r3, #128	@ 0x80
 8004f78:	d1c3      	bne.n	8004f02 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004f7a:	2300      	movs	r3, #0
}
 8004f7c:	4618      	mov	r0, r3
 8004f7e:	3710      	adds	r7, #16
 8004f80:	46bd      	mov	sp, r7
 8004f82:	bd80      	pop	{r7, pc}

08004f84 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004f84:	b580      	push	{r7, lr}
 8004f86:	b084      	sub	sp, #16
 8004f88:	af00      	add	r7, sp, #0
 8004f8a:	60f8      	str	r0, [r7, #12]
 8004f8c:	60b9      	str	r1, [r7, #8]
 8004f8e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004f90:	e034      	b.n	8004ffc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004f92:	68f8      	ldr	r0, [r7, #12]
 8004f94:	f000 f89b 	bl	80050ce <I2C_IsAcknowledgeFailed>
 8004f98:	4603      	mov	r3, r0
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d001      	beq.n	8004fa2 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004f9e:	2301      	movs	r3, #1
 8004fa0:	e034      	b.n	800500c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004fa2:	68bb      	ldr	r3, [r7, #8]
 8004fa4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004fa8:	d028      	beq.n	8004ffc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004faa:	f7fe fde5 	bl	8003b78 <HAL_GetTick>
 8004fae:	4602      	mov	r2, r0
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	1ad3      	subs	r3, r2, r3
 8004fb4:	68ba      	ldr	r2, [r7, #8]
 8004fb6:	429a      	cmp	r2, r3
 8004fb8:	d302      	bcc.n	8004fc0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004fba:	68bb      	ldr	r3, [r7, #8]
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d11d      	bne.n	8004ffc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	695b      	ldr	r3, [r3, #20]
 8004fc6:	f003 0304 	and.w	r3, r3, #4
 8004fca:	2b04      	cmp	r3, #4
 8004fcc:	d016      	beq.n	8004ffc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	2200      	movs	r2, #0
 8004fd2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	2220      	movs	r2, #32
 8004fd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	2200      	movs	r2, #0
 8004fe0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fe8:	f043 0220 	orr.w	r2, r3, #32
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	2200      	movs	r2, #0
 8004ff4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004ff8:	2301      	movs	r3, #1
 8004ffa:	e007      	b.n	800500c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	695b      	ldr	r3, [r3, #20]
 8005002:	f003 0304 	and.w	r3, r3, #4
 8005006:	2b04      	cmp	r3, #4
 8005008:	d1c3      	bne.n	8004f92 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800500a:	2300      	movs	r3, #0
}
 800500c:	4618      	mov	r0, r3
 800500e:	3710      	adds	r7, #16
 8005010:	46bd      	mov	sp, r7
 8005012:	bd80      	pop	{r7, pc}

08005014 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005014:	b580      	push	{r7, lr}
 8005016:	b084      	sub	sp, #16
 8005018:	af00      	add	r7, sp, #0
 800501a:	60f8      	str	r0, [r7, #12]
 800501c:	60b9      	str	r1, [r7, #8]
 800501e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005020:	e049      	b.n	80050b6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	695b      	ldr	r3, [r3, #20]
 8005028:	f003 0310 	and.w	r3, r3, #16
 800502c:	2b10      	cmp	r3, #16
 800502e:	d119      	bne.n	8005064 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	f06f 0210 	mvn.w	r2, #16
 8005038:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	2200      	movs	r2, #0
 800503e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	2220      	movs	r2, #32
 8005044:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	2200      	movs	r2, #0
 800504c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	2200      	movs	r2, #0
 800505c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005060:	2301      	movs	r3, #1
 8005062:	e030      	b.n	80050c6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005064:	f7fe fd88 	bl	8003b78 <HAL_GetTick>
 8005068:	4602      	mov	r2, r0
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	1ad3      	subs	r3, r2, r3
 800506e:	68ba      	ldr	r2, [r7, #8]
 8005070:	429a      	cmp	r2, r3
 8005072:	d302      	bcc.n	800507a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005074:	68bb      	ldr	r3, [r7, #8]
 8005076:	2b00      	cmp	r3, #0
 8005078:	d11d      	bne.n	80050b6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	695b      	ldr	r3, [r3, #20]
 8005080:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005084:	2b40      	cmp	r3, #64	@ 0x40
 8005086:	d016      	beq.n	80050b6 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	2200      	movs	r2, #0
 800508c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	2220      	movs	r2, #32
 8005092:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	2200      	movs	r2, #0
 800509a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050a2:	f043 0220 	orr.w	r2, r3, #32
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	2200      	movs	r2, #0
 80050ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80050b2:	2301      	movs	r3, #1
 80050b4:	e007      	b.n	80050c6 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	695b      	ldr	r3, [r3, #20]
 80050bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80050c0:	2b40      	cmp	r3, #64	@ 0x40
 80050c2:	d1ae      	bne.n	8005022 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80050c4:	2300      	movs	r3, #0
}
 80050c6:	4618      	mov	r0, r3
 80050c8:	3710      	adds	r7, #16
 80050ca:	46bd      	mov	sp, r7
 80050cc:	bd80      	pop	{r7, pc}

080050ce <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80050ce:	b480      	push	{r7}
 80050d0:	b083      	sub	sp, #12
 80050d2:	af00      	add	r7, sp, #0
 80050d4:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	695b      	ldr	r3, [r3, #20]
 80050dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80050e0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80050e4:	d11b      	bne.n	800511e <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80050ee:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	2200      	movs	r2, #0
 80050f4:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	2220      	movs	r2, #32
 80050fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	2200      	movs	r2, #0
 8005102:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800510a:	f043 0204 	orr.w	r2, r3, #4
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	2200      	movs	r2, #0
 8005116:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800511a:	2301      	movs	r3, #1
 800511c:	e000      	b.n	8005120 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800511e:	2300      	movs	r3, #0
}
 8005120:	4618      	mov	r0, r3
 8005122:	370c      	adds	r7, #12
 8005124:	46bd      	mov	sp, r7
 8005126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800512a:	4770      	bx	lr

0800512c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800512c:	b580      	push	{r7, lr}
 800512e:	b086      	sub	sp, #24
 8005130:	af02      	add	r7, sp, #8
 8005132:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	2b00      	cmp	r3, #0
 8005138:	d101      	bne.n	800513e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800513a:	2301      	movs	r3, #1
 800513c:	e101      	b.n	8005342 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800514a:	b2db      	uxtb	r3, r3
 800514c:	2b00      	cmp	r3, #0
 800514e:	d106      	bne.n	800515e <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	2200      	movs	r2, #0
 8005154:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8005158:	6878      	ldr	r0, [r7, #4]
 800515a:	f006 fdaf 	bl	800bcbc <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	2203      	movs	r2, #3
 8005162:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8005166:	68bb      	ldr	r3, [r7, #8]
 8005168:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800516c:	d102      	bne.n	8005174 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	2200      	movs	r2, #0
 8005172:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	4618      	mov	r0, r3
 800517a:	f003 f946 	bl	800840a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	6818      	ldr	r0, [r3, #0]
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	7c1a      	ldrb	r2, [r3, #16]
 8005186:	f88d 2000 	strb.w	r2, [sp]
 800518a:	3304      	adds	r3, #4
 800518c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800518e:	f003 f825 	bl	80081dc <USB_CoreInit>
 8005192:	4603      	mov	r3, r0
 8005194:	2b00      	cmp	r3, #0
 8005196:	d005      	beq.n	80051a4 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	2202      	movs	r2, #2
 800519c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80051a0:	2301      	movs	r3, #1
 80051a2:	e0ce      	b.n	8005342 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	2100      	movs	r1, #0
 80051aa:	4618      	mov	r0, r3
 80051ac:	f003 f93e 	bl	800842c <USB_SetCurrentMode>
 80051b0:	4603      	mov	r3, r0
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d005      	beq.n	80051c2 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	2202      	movs	r2, #2
 80051ba:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80051be:	2301      	movs	r3, #1
 80051c0:	e0bf      	b.n	8005342 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80051c2:	2300      	movs	r3, #0
 80051c4:	73fb      	strb	r3, [r7, #15]
 80051c6:	e04a      	b.n	800525e <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80051c8:	7bfa      	ldrb	r2, [r7, #15]
 80051ca:	6879      	ldr	r1, [r7, #4]
 80051cc:	4613      	mov	r3, r2
 80051ce:	00db      	lsls	r3, r3, #3
 80051d0:	4413      	add	r3, r2
 80051d2:	009b      	lsls	r3, r3, #2
 80051d4:	440b      	add	r3, r1
 80051d6:	3315      	adds	r3, #21
 80051d8:	2201      	movs	r2, #1
 80051da:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80051dc:	7bfa      	ldrb	r2, [r7, #15]
 80051de:	6879      	ldr	r1, [r7, #4]
 80051e0:	4613      	mov	r3, r2
 80051e2:	00db      	lsls	r3, r3, #3
 80051e4:	4413      	add	r3, r2
 80051e6:	009b      	lsls	r3, r3, #2
 80051e8:	440b      	add	r3, r1
 80051ea:	3314      	adds	r3, #20
 80051ec:	7bfa      	ldrb	r2, [r7, #15]
 80051ee:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80051f0:	7bfa      	ldrb	r2, [r7, #15]
 80051f2:	7bfb      	ldrb	r3, [r7, #15]
 80051f4:	b298      	uxth	r0, r3
 80051f6:	6879      	ldr	r1, [r7, #4]
 80051f8:	4613      	mov	r3, r2
 80051fa:	00db      	lsls	r3, r3, #3
 80051fc:	4413      	add	r3, r2
 80051fe:	009b      	lsls	r3, r3, #2
 8005200:	440b      	add	r3, r1
 8005202:	332e      	adds	r3, #46	@ 0x2e
 8005204:	4602      	mov	r2, r0
 8005206:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8005208:	7bfa      	ldrb	r2, [r7, #15]
 800520a:	6879      	ldr	r1, [r7, #4]
 800520c:	4613      	mov	r3, r2
 800520e:	00db      	lsls	r3, r3, #3
 8005210:	4413      	add	r3, r2
 8005212:	009b      	lsls	r3, r3, #2
 8005214:	440b      	add	r3, r1
 8005216:	3318      	adds	r3, #24
 8005218:	2200      	movs	r2, #0
 800521a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800521c:	7bfa      	ldrb	r2, [r7, #15]
 800521e:	6879      	ldr	r1, [r7, #4]
 8005220:	4613      	mov	r3, r2
 8005222:	00db      	lsls	r3, r3, #3
 8005224:	4413      	add	r3, r2
 8005226:	009b      	lsls	r3, r3, #2
 8005228:	440b      	add	r3, r1
 800522a:	331c      	adds	r3, #28
 800522c:	2200      	movs	r2, #0
 800522e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8005230:	7bfa      	ldrb	r2, [r7, #15]
 8005232:	6879      	ldr	r1, [r7, #4]
 8005234:	4613      	mov	r3, r2
 8005236:	00db      	lsls	r3, r3, #3
 8005238:	4413      	add	r3, r2
 800523a:	009b      	lsls	r3, r3, #2
 800523c:	440b      	add	r3, r1
 800523e:	3320      	adds	r3, #32
 8005240:	2200      	movs	r2, #0
 8005242:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8005244:	7bfa      	ldrb	r2, [r7, #15]
 8005246:	6879      	ldr	r1, [r7, #4]
 8005248:	4613      	mov	r3, r2
 800524a:	00db      	lsls	r3, r3, #3
 800524c:	4413      	add	r3, r2
 800524e:	009b      	lsls	r3, r3, #2
 8005250:	440b      	add	r3, r1
 8005252:	3324      	adds	r3, #36	@ 0x24
 8005254:	2200      	movs	r2, #0
 8005256:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005258:	7bfb      	ldrb	r3, [r7, #15]
 800525a:	3301      	adds	r3, #1
 800525c:	73fb      	strb	r3, [r7, #15]
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	791b      	ldrb	r3, [r3, #4]
 8005262:	7bfa      	ldrb	r2, [r7, #15]
 8005264:	429a      	cmp	r2, r3
 8005266:	d3af      	bcc.n	80051c8 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005268:	2300      	movs	r3, #0
 800526a:	73fb      	strb	r3, [r7, #15]
 800526c:	e044      	b.n	80052f8 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800526e:	7bfa      	ldrb	r2, [r7, #15]
 8005270:	6879      	ldr	r1, [r7, #4]
 8005272:	4613      	mov	r3, r2
 8005274:	00db      	lsls	r3, r3, #3
 8005276:	4413      	add	r3, r2
 8005278:	009b      	lsls	r3, r3, #2
 800527a:	440b      	add	r3, r1
 800527c:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8005280:	2200      	movs	r2, #0
 8005282:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8005284:	7bfa      	ldrb	r2, [r7, #15]
 8005286:	6879      	ldr	r1, [r7, #4]
 8005288:	4613      	mov	r3, r2
 800528a:	00db      	lsls	r3, r3, #3
 800528c:	4413      	add	r3, r2
 800528e:	009b      	lsls	r3, r3, #2
 8005290:	440b      	add	r3, r1
 8005292:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8005296:	7bfa      	ldrb	r2, [r7, #15]
 8005298:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800529a:	7bfa      	ldrb	r2, [r7, #15]
 800529c:	6879      	ldr	r1, [r7, #4]
 800529e:	4613      	mov	r3, r2
 80052a0:	00db      	lsls	r3, r3, #3
 80052a2:	4413      	add	r3, r2
 80052a4:	009b      	lsls	r3, r3, #2
 80052a6:	440b      	add	r3, r1
 80052a8:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80052ac:	2200      	movs	r2, #0
 80052ae:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80052b0:	7bfa      	ldrb	r2, [r7, #15]
 80052b2:	6879      	ldr	r1, [r7, #4]
 80052b4:	4613      	mov	r3, r2
 80052b6:	00db      	lsls	r3, r3, #3
 80052b8:	4413      	add	r3, r2
 80052ba:	009b      	lsls	r3, r3, #2
 80052bc:	440b      	add	r3, r1
 80052be:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80052c2:	2200      	movs	r2, #0
 80052c4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80052c6:	7bfa      	ldrb	r2, [r7, #15]
 80052c8:	6879      	ldr	r1, [r7, #4]
 80052ca:	4613      	mov	r3, r2
 80052cc:	00db      	lsls	r3, r3, #3
 80052ce:	4413      	add	r3, r2
 80052d0:	009b      	lsls	r3, r3, #2
 80052d2:	440b      	add	r3, r1
 80052d4:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80052d8:	2200      	movs	r2, #0
 80052da:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80052dc:	7bfa      	ldrb	r2, [r7, #15]
 80052de:	6879      	ldr	r1, [r7, #4]
 80052e0:	4613      	mov	r3, r2
 80052e2:	00db      	lsls	r3, r3, #3
 80052e4:	4413      	add	r3, r2
 80052e6:	009b      	lsls	r3, r3, #2
 80052e8:	440b      	add	r3, r1
 80052ea:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80052ee:	2200      	movs	r2, #0
 80052f0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80052f2:	7bfb      	ldrb	r3, [r7, #15]
 80052f4:	3301      	adds	r3, #1
 80052f6:	73fb      	strb	r3, [r7, #15]
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	791b      	ldrb	r3, [r3, #4]
 80052fc:	7bfa      	ldrb	r2, [r7, #15]
 80052fe:	429a      	cmp	r2, r3
 8005300:	d3b5      	bcc.n	800526e <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	6818      	ldr	r0, [r3, #0]
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	7c1a      	ldrb	r2, [r3, #16]
 800530a:	f88d 2000 	strb.w	r2, [sp]
 800530e:	3304      	adds	r3, #4
 8005310:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005312:	f003 f8d7 	bl	80084c4 <USB_DevInit>
 8005316:	4603      	mov	r3, r0
 8005318:	2b00      	cmp	r3, #0
 800531a:	d005      	beq.n	8005328 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	2202      	movs	r2, #2
 8005320:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8005324:	2301      	movs	r3, #1
 8005326:	e00c      	b.n	8005342 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	2200      	movs	r2, #0
 800532c:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	2201      	movs	r2, #1
 8005332:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	4618      	mov	r0, r3
 800533c:	f004 f921 	bl	8009582 <USB_DevDisconnect>

  return HAL_OK;
 8005340:	2300      	movs	r3, #0
}
 8005342:	4618      	mov	r0, r3
 8005344:	3710      	adds	r7, #16
 8005346:	46bd      	mov	sp, r7
 8005348:	bd80      	pop	{r7, pc}

0800534a <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800534a:	b580      	push	{r7, lr}
 800534c:	b084      	sub	sp, #16
 800534e:	af00      	add	r7, sp, #0
 8005350:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800535e:	2b01      	cmp	r3, #1
 8005360:	d101      	bne.n	8005366 <HAL_PCD_Start+0x1c>
 8005362:	2302      	movs	r3, #2
 8005364:	e022      	b.n	80053ac <HAL_PCD_Start+0x62>
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	2201      	movs	r2, #1
 800536a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	68db      	ldr	r3, [r3, #12]
 8005372:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005376:	2b00      	cmp	r3, #0
 8005378:	d009      	beq.n	800538e <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800537e:	2b01      	cmp	r3, #1
 8005380:	d105      	bne.n	800538e <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005386:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	4618      	mov	r0, r3
 8005394:	f003 f828 	bl	80083e8 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	4618      	mov	r0, r3
 800539e:	f004 f8cf 	bl	8009540 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	2200      	movs	r2, #0
 80053a6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80053aa:	2300      	movs	r3, #0
}
 80053ac:	4618      	mov	r0, r3
 80053ae:	3710      	adds	r7, #16
 80053b0:	46bd      	mov	sp, r7
 80053b2:	bd80      	pop	{r7, pc}

080053b4 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80053b4:	b590      	push	{r4, r7, lr}
 80053b6:	b08d      	sub	sp, #52	@ 0x34
 80053b8:	af00      	add	r7, sp, #0
 80053ba:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80053c2:	6a3b      	ldr	r3, [r7, #32]
 80053c4:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	4618      	mov	r0, r3
 80053cc:	f004 f98d 	bl	80096ea <USB_GetMode>
 80053d0:	4603      	mov	r3, r0
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	f040 848c 	bne.w	8005cf0 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	4618      	mov	r0, r3
 80053de:	f004 f8f1 	bl	80095c4 <USB_ReadInterrupts>
 80053e2:	4603      	mov	r3, r0
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	f000 8482 	beq.w	8005cee <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80053ea:	69fb      	ldr	r3, [r7, #28]
 80053ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80053f0:	689b      	ldr	r3, [r3, #8]
 80053f2:	0a1b      	lsrs	r3, r3, #8
 80053f4:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	4618      	mov	r0, r3
 8005404:	f004 f8de 	bl	80095c4 <USB_ReadInterrupts>
 8005408:	4603      	mov	r3, r0
 800540a:	f003 0302 	and.w	r3, r3, #2
 800540e:	2b02      	cmp	r3, #2
 8005410:	d107      	bne.n	8005422 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	695a      	ldr	r2, [r3, #20]
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	f002 0202 	and.w	r2, r2, #2
 8005420:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	4618      	mov	r0, r3
 8005428:	f004 f8cc 	bl	80095c4 <USB_ReadInterrupts>
 800542c:	4603      	mov	r3, r0
 800542e:	f003 0310 	and.w	r3, r3, #16
 8005432:	2b10      	cmp	r3, #16
 8005434:	d161      	bne.n	80054fa <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	699a      	ldr	r2, [r3, #24]
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	f022 0210 	bic.w	r2, r2, #16
 8005444:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8005446:	6a3b      	ldr	r3, [r7, #32]
 8005448:	6a1b      	ldr	r3, [r3, #32]
 800544a:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800544c:	69bb      	ldr	r3, [r7, #24]
 800544e:	f003 020f 	and.w	r2, r3, #15
 8005452:	4613      	mov	r3, r2
 8005454:	00db      	lsls	r3, r3, #3
 8005456:	4413      	add	r3, r2
 8005458:	009b      	lsls	r3, r3, #2
 800545a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800545e:	687a      	ldr	r2, [r7, #4]
 8005460:	4413      	add	r3, r2
 8005462:	3304      	adds	r3, #4
 8005464:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8005466:	69bb      	ldr	r3, [r7, #24]
 8005468:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800546c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005470:	d124      	bne.n	80054bc <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8005472:	69ba      	ldr	r2, [r7, #24]
 8005474:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8005478:	4013      	ands	r3, r2
 800547a:	2b00      	cmp	r3, #0
 800547c:	d035      	beq.n	80054ea <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800547e:	697b      	ldr	r3, [r7, #20]
 8005480:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8005482:	69bb      	ldr	r3, [r7, #24]
 8005484:	091b      	lsrs	r3, r3, #4
 8005486:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8005488:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800548c:	b29b      	uxth	r3, r3
 800548e:	461a      	mov	r2, r3
 8005490:	6a38      	ldr	r0, [r7, #32]
 8005492:	f003 ff03 	bl	800929c <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005496:	697b      	ldr	r3, [r7, #20]
 8005498:	68da      	ldr	r2, [r3, #12]
 800549a:	69bb      	ldr	r3, [r7, #24]
 800549c:	091b      	lsrs	r3, r3, #4
 800549e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80054a2:	441a      	add	r2, r3
 80054a4:	697b      	ldr	r3, [r7, #20]
 80054a6:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80054a8:	697b      	ldr	r3, [r7, #20]
 80054aa:	695a      	ldr	r2, [r3, #20]
 80054ac:	69bb      	ldr	r3, [r7, #24]
 80054ae:	091b      	lsrs	r3, r3, #4
 80054b0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80054b4:	441a      	add	r2, r3
 80054b6:	697b      	ldr	r3, [r7, #20]
 80054b8:	615a      	str	r2, [r3, #20]
 80054ba:	e016      	b.n	80054ea <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80054bc:	69bb      	ldr	r3, [r7, #24]
 80054be:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80054c2:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80054c6:	d110      	bne.n	80054ea <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80054ce:	2208      	movs	r2, #8
 80054d0:	4619      	mov	r1, r3
 80054d2:	6a38      	ldr	r0, [r7, #32]
 80054d4:	f003 fee2 	bl	800929c <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80054d8:	697b      	ldr	r3, [r7, #20]
 80054da:	695a      	ldr	r2, [r3, #20]
 80054dc:	69bb      	ldr	r3, [r7, #24]
 80054de:	091b      	lsrs	r3, r3, #4
 80054e0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80054e4:	441a      	add	r2, r3
 80054e6:	697b      	ldr	r3, [r7, #20]
 80054e8:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	699a      	ldr	r2, [r3, #24]
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	f042 0210 	orr.w	r2, r2, #16
 80054f8:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	4618      	mov	r0, r3
 8005500:	f004 f860 	bl	80095c4 <USB_ReadInterrupts>
 8005504:	4603      	mov	r3, r0
 8005506:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800550a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800550e:	f040 80a7 	bne.w	8005660 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8005512:	2300      	movs	r3, #0
 8005514:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	4618      	mov	r0, r3
 800551c:	f004 f865 	bl	80095ea <USB_ReadDevAllOutEpInterrupt>
 8005520:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8005522:	e099      	b.n	8005658 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8005524:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005526:	f003 0301 	and.w	r3, r3, #1
 800552a:	2b00      	cmp	r3, #0
 800552c:	f000 808e 	beq.w	800564c <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005536:	b2d2      	uxtb	r2, r2
 8005538:	4611      	mov	r1, r2
 800553a:	4618      	mov	r0, r3
 800553c:	f004 f889 	bl	8009652 <USB_ReadDevOutEPInterrupt>
 8005540:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8005542:	693b      	ldr	r3, [r7, #16]
 8005544:	f003 0301 	and.w	r3, r3, #1
 8005548:	2b00      	cmp	r3, #0
 800554a:	d00c      	beq.n	8005566 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800554c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800554e:	015a      	lsls	r2, r3, #5
 8005550:	69fb      	ldr	r3, [r7, #28]
 8005552:	4413      	add	r3, r2
 8005554:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005558:	461a      	mov	r2, r3
 800555a:	2301      	movs	r3, #1
 800555c:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800555e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005560:	6878      	ldr	r0, [r7, #4]
 8005562:	f000 fea3 	bl	80062ac <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8005566:	693b      	ldr	r3, [r7, #16]
 8005568:	f003 0308 	and.w	r3, r3, #8
 800556c:	2b00      	cmp	r3, #0
 800556e:	d00c      	beq.n	800558a <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8005570:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005572:	015a      	lsls	r2, r3, #5
 8005574:	69fb      	ldr	r3, [r7, #28]
 8005576:	4413      	add	r3, r2
 8005578:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800557c:	461a      	mov	r2, r3
 800557e:	2308      	movs	r3, #8
 8005580:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8005582:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005584:	6878      	ldr	r0, [r7, #4]
 8005586:	f000 ff79 	bl	800647c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800558a:	693b      	ldr	r3, [r7, #16]
 800558c:	f003 0310 	and.w	r3, r3, #16
 8005590:	2b00      	cmp	r3, #0
 8005592:	d008      	beq.n	80055a6 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8005594:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005596:	015a      	lsls	r2, r3, #5
 8005598:	69fb      	ldr	r3, [r7, #28]
 800559a:	4413      	add	r3, r2
 800559c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80055a0:	461a      	mov	r2, r3
 80055a2:	2310      	movs	r3, #16
 80055a4:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80055a6:	693b      	ldr	r3, [r7, #16]
 80055a8:	f003 0302 	and.w	r3, r3, #2
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d030      	beq.n	8005612 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80055b0:	6a3b      	ldr	r3, [r7, #32]
 80055b2:	695b      	ldr	r3, [r3, #20]
 80055b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80055b8:	2b80      	cmp	r3, #128	@ 0x80
 80055ba:	d109      	bne.n	80055d0 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80055bc:	69fb      	ldr	r3, [r7, #28]
 80055be:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80055c2:	685b      	ldr	r3, [r3, #4]
 80055c4:	69fa      	ldr	r2, [r7, #28]
 80055c6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80055ca:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80055ce:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80055d0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80055d2:	4613      	mov	r3, r2
 80055d4:	00db      	lsls	r3, r3, #3
 80055d6:	4413      	add	r3, r2
 80055d8:	009b      	lsls	r3, r3, #2
 80055da:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80055de:	687a      	ldr	r2, [r7, #4]
 80055e0:	4413      	add	r3, r2
 80055e2:	3304      	adds	r3, #4
 80055e4:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80055e6:	697b      	ldr	r3, [r7, #20]
 80055e8:	78db      	ldrb	r3, [r3, #3]
 80055ea:	2b01      	cmp	r3, #1
 80055ec:	d108      	bne.n	8005600 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80055ee:	697b      	ldr	r3, [r7, #20]
 80055f0:	2200      	movs	r2, #0
 80055f2:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80055f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055f6:	b2db      	uxtb	r3, r3
 80055f8:	4619      	mov	r1, r3
 80055fa:	6878      	ldr	r0, [r7, #4]
 80055fc:	f006 fc5a 	bl	800beb4 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8005600:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005602:	015a      	lsls	r2, r3, #5
 8005604:	69fb      	ldr	r3, [r7, #28]
 8005606:	4413      	add	r3, r2
 8005608:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800560c:	461a      	mov	r2, r3
 800560e:	2302      	movs	r3, #2
 8005610:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005612:	693b      	ldr	r3, [r7, #16]
 8005614:	f003 0320 	and.w	r3, r3, #32
 8005618:	2b00      	cmp	r3, #0
 800561a:	d008      	beq.n	800562e <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800561c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800561e:	015a      	lsls	r2, r3, #5
 8005620:	69fb      	ldr	r3, [r7, #28]
 8005622:	4413      	add	r3, r2
 8005624:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005628:	461a      	mov	r2, r3
 800562a:	2320      	movs	r3, #32
 800562c:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800562e:	693b      	ldr	r3, [r7, #16]
 8005630:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005634:	2b00      	cmp	r3, #0
 8005636:	d009      	beq.n	800564c <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8005638:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800563a:	015a      	lsls	r2, r3, #5
 800563c:	69fb      	ldr	r3, [r7, #28]
 800563e:	4413      	add	r3, r2
 8005640:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005644:	461a      	mov	r2, r3
 8005646:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800564a:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800564c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800564e:	3301      	adds	r3, #1
 8005650:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8005652:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005654:	085b      	lsrs	r3, r3, #1
 8005656:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8005658:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800565a:	2b00      	cmp	r3, #0
 800565c:	f47f af62 	bne.w	8005524 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	4618      	mov	r0, r3
 8005666:	f003 ffad 	bl	80095c4 <USB_ReadInterrupts>
 800566a:	4603      	mov	r3, r0
 800566c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005670:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005674:	f040 80db 	bne.w	800582e <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	4618      	mov	r0, r3
 800567e:	f003 ffce 	bl	800961e <USB_ReadDevAllInEpInterrupt>
 8005682:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8005684:	2300      	movs	r3, #0
 8005686:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8005688:	e0cd      	b.n	8005826 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800568a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800568c:	f003 0301 	and.w	r3, r3, #1
 8005690:	2b00      	cmp	r3, #0
 8005692:	f000 80c2 	beq.w	800581a <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800569c:	b2d2      	uxtb	r2, r2
 800569e:	4611      	mov	r1, r2
 80056a0:	4618      	mov	r0, r3
 80056a2:	f003 fff4 	bl	800968e <USB_ReadDevInEPInterrupt>
 80056a6:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80056a8:	693b      	ldr	r3, [r7, #16]
 80056aa:	f003 0301 	and.w	r3, r3, #1
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d057      	beq.n	8005762 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80056b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056b4:	f003 030f 	and.w	r3, r3, #15
 80056b8:	2201      	movs	r2, #1
 80056ba:	fa02 f303 	lsl.w	r3, r2, r3
 80056be:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80056c0:	69fb      	ldr	r3, [r7, #28]
 80056c2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80056c6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	43db      	mvns	r3, r3
 80056cc:	69f9      	ldr	r1, [r7, #28]
 80056ce:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80056d2:	4013      	ands	r3, r2
 80056d4:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80056d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056d8:	015a      	lsls	r2, r3, #5
 80056da:	69fb      	ldr	r3, [r7, #28]
 80056dc:	4413      	add	r3, r2
 80056de:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80056e2:	461a      	mov	r2, r3
 80056e4:	2301      	movs	r3, #1
 80056e6:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	799b      	ldrb	r3, [r3, #6]
 80056ec:	2b01      	cmp	r3, #1
 80056ee:	d132      	bne.n	8005756 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80056f0:	6879      	ldr	r1, [r7, #4]
 80056f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80056f4:	4613      	mov	r3, r2
 80056f6:	00db      	lsls	r3, r3, #3
 80056f8:	4413      	add	r3, r2
 80056fa:	009b      	lsls	r3, r3, #2
 80056fc:	440b      	add	r3, r1
 80056fe:	3320      	adds	r3, #32
 8005700:	6819      	ldr	r1, [r3, #0]
 8005702:	6878      	ldr	r0, [r7, #4]
 8005704:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005706:	4613      	mov	r3, r2
 8005708:	00db      	lsls	r3, r3, #3
 800570a:	4413      	add	r3, r2
 800570c:	009b      	lsls	r3, r3, #2
 800570e:	4403      	add	r3, r0
 8005710:	331c      	adds	r3, #28
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	4419      	add	r1, r3
 8005716:	6878      	ldr	r0, [r7, #4]
 8005718:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800571a:	4613      	mov	r3, r2
 800571c:	00db      	lsls	r3, r3, #3
 800571e:	4413      	add	r3, r2
 8005720:	009b      	lsls	r3, r3, #2
 8005722:	4403      	add	r3, r0
 8005724:	3320      	adds	r3, #32
 8005726:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8005728:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800572a:	2b00      	cmp	r3, #0
 800572c:	d113      	bne.n	8005756 <HAL_PCD_IRQHandler+0x3a2>
 800572e:	6879      	ldr	r1, [r7, #4]
 8005730:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005732:	4613      	mov	r3, r2
 8005734:	00db      	lsls	r3, r3, #3
 8005736:	4413      	add	r3, r2
 8005738:	009b      	lsls	r3, r3, #2
 800573a:	440b      	add	r3, r1
 800573c:	3324      	adds	r3, #36	@ 0x24
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	2b00      	cmp	r3, #0
 8005742:	d108      	bne.n	8005756 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	6818      	ldr	r0, [r3, #0]
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800574e:	461a      	mov	r2, r3
 8005750:	2101      	movs	r1, #1
 8005752:	f003 fffb 	bl	800974c <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8005756:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005758:	b2db      	uxtb	r3, r3
 800575a:	4619      	mov	r1, r3
 800575c:	6878      	ldr	r0, [r7, #4]
 800575e:	f006 fb2e 	bl	800bdbe <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8005762:	693b      	ldr	r3, [r7, #16]
 8005764:	f003 0308 	and.w	r3, r3, #8
 8005768:	2b00      	cmp	r3, #0
 800576a:	d008      	beq.n	800577e <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800576c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800576e:	015a      	lsls	r2, r3, #5
 8005770:	69fb      	ldr	r3, [r7, #28]
 8005772:	4413      	add	r3, r2
 8005774:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005778:	461a      	mov	r2, r3
 800577a:	2308      	movs	r3, #8
 800577c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800577e:	693b      	ldr	r3, [r7, #16]
 8005780:	f003 0310 	and.w	r3, r3, #16
 8005784:	2b00      	cmp	r3, #0
 8005786:	d008      	beq.n	800579a <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8005788:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800578a:	015a      	lsls	r2, r3, #5
 800578c:	69fb      	ldr	r3, [r7, #28]
 800578e:	4413      	add	r3, r2
 8005790:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005794:	461a      	mov	r2, r3
 8005796:	2310      	movs	r3, #16
 8005798:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800579a:	693b      	ldr	r3, [r7, #16]
 800579c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d008      	beq.n	80057b6 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80057a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057a6:	015a      	lsls	r2, r3, #5
 80057a8:	69fb      	ldr	r3, [r7, #28]
 80057aa:	4413      	add	r3, r2
 80057ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80057b0:	461a      	mov	r2, r3
 80057b2:	2340      	movs	r3, #64	@ 0x40
 80057b4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80057b6:	693b      	ldr	r3, [r7, #16]
 80057b8:	f003 0302 	and.w	r3, r3, #2
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d023      	beq.n	8005808 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80057c0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80057c2:	6a38      	ldr	r0, [r7, #32]
 80057c4:	f002 ffe2 	bl	800878c <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80057c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80057ca:	4613      	mov	r3, r2
 80057cc:	00db      	lsls	r3, r3, #3
 80057ce:	4413      	add	r3, r2
 80057d0:	009b      	lsls	r3, r3, #2
 80057d2:	3310      	adds	r3, #16
 80057d4:	687a      	ldr	r2, [r7, #4]
 80057d6:	4413      	add	r3, r2
 80057d8:	3304      	adds	r3, #4
 80057da:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80057dc:	697b      	ldr	r3, [r7, #20]
 80057de:	78db      	ldrb	r3, [r3, #3]
 80057e0:	2b01      	cmp	r3, #1
 80057e2:	d108      	bne.n	80057f6 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 80057e4:	697b      	ldr	r3, [r7, #20]
 80057e6:	2200      	movs	r2, #0
 80057e8:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80057ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057ec:	b2db      	uxtb	r3, r3
 80057ee:	4619      	mov	r1, r3
 80057f0:	6878      	ldr	r0, [r7, #4]
 80057f2:	f006 fb71 	bl	800bed8 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80057f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057f8:	015a      	lsls	r2, r3, #5
 80057fa:	69fb      	ldr	r3, [r7, #28]
 80057fc:	4413      	add	r3, r2
 80057fe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005802:	461a      	mov	r2, r3
 8005804:	2302      	movs	r3, #2
 8005806:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8005808:	693b      	ldr	r3, [r7, #16]
 800580a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800580e:	2b00      	cmp	r3, #0
 8005810:	d003      	beq.n	800581a <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8005812:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005814:	6878      	ldr	r0, [r7, #4]
 8005816:	f000 fcbd 	bl	8006194 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800581a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800581c:	3301      	adds	r3, #1
 800581e:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8005820:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005822:	085b      	lsrs	r3, r3, #1
 8005824:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8005826:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005828:	2b00      	cmp	r3, #0
 800582a:	f47f af2e 	bne.w	800568a <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	4618      	mov	r0, r3
 8005834:	f003 fec6 	bl	80095c4 <USB_ReadInterrupts>
 8005838:	4603      	mov	r3, r0
 800583a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800583e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005842:	d122      	bne.n	800588a <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005844:	69fb      	ldr	r3, [r7, #28]
 8005846:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800584a:	685b      	ldr	r3, [r3, #4]
 800584c:	69fa      	ldr	r2, [r7, #28]
 800584e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005852:	f023 0301 	bic.w	r3, r3, #1
 8005856:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800585e:	2b01      	cmp	r3, #1
 8005860:	d108      	bne.n	8005874 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	2200      	movs	r2, #0
 8005866:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800586a:	2100      	movs	r1, #0
 800586c:	6878      	ldr	r0, [r7, #4]
 800586e:	f000 fea3 	bl	80065b8 <HAL_PCDEx_LPM_Callback>
 8005872:	e002      	b.n	800587a <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8005874:	6878      	ldr	r0, [r7, #4]
 8005876:	f006 fb0f 	bl	800be98 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	695a      	ldr	r2, [r3, #20]
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8005888:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	4618      	mov	r0, r3
 8005890:	f003 fe98 	bl	80095c4 <USB_ReadInterrupts>
 8005894:	4603      	mov	r3, r0
 8005896:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800589a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800589e:	d112      	bne.n	80058c6 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80058a0:	69fb      	ldr	r3, [r7, #28]
 80058a2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80058a6:	689b      	ldr	r3, [r3, #8]
 80058a8:	f003 0301 	and.w	r3, r3, #1
 80058ac:	2b01      	cmp	r3, #1
 80058ae:	d102      	bne.n	80058b6 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80058b0:	6878      	ldr	r0, [r7, #4]
 80058b2:	f006 facb 	bl	800be4c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	695a      	ldr	r2, [r3, #20]
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 80058c4:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	4618      	mov	r0, r3
 80058cc:	f003 fe7a 	bl	80095c4 <USB_ReadInterrupts>
 80058d0:	4603      	mov	r3, r0
 80058d2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80058d6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80058da:	f040 80b7 	bne.w	8005a4c <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80058de:	69fb      	ldr	r3, [r7, #28]
 80058e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80058e4:	685b      	ldr	r3, [r3, #4]
 80058e6:	69fa      	ldr	r2, [r7, #28]
 80058e8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80058ec:	f023 0301 	bic.w	r3, r3, #1
 80058f0:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	2110      	movs	r1, #16
 80058f8:	4618      	mov	r0, r3
 80058fa:	f002 ff47 	bl	800878c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80058fe:	2300      	movs	r3, #0
 8005900:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005902:	e046      	b.n	8005992 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8005904:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005906:	015a      	lsls	r2, r3, #5
 8005908:	69fb      	ldr	r3, [r7, #28]
 800590a:	4413      	add	r3, r2
 800590c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005910:	461a      	mov	r2, r3
 8005912:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005916:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8005918:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800591a:	015a      	lsls	r2, r3, #5
 800591c:	69fb      	ldr	r3, [r7, #28]
 800591e:	4413      	add	r3, r2
 8005920:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005928:	0151      	lsls	r1, r2, #5
 800592a:	69fa      	ldr	r2, [r7, #28]
 800592c:	440a      	add	r2, r1
 800592e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005932:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005936:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8005938:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800593a:	015a      	lsls	r2, r3, #5
 800593c:	69fb      	ldr	r3, [r7, #28]
 800593e:	4413      	add	r3, r2
 8005940:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005944:	461a      	mov	r2, r3
 8005946:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800594a:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800594c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800594e:	015a      	lsls	r2, r3, #5
 8005950:	69fb      	ldr	r3, [r7, #28]
 8005952:	4413      	add	r3, r2
 8005954:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800595c:	0151      	lsls	r1, r2, #5
 800595e:	69fa      	ldr	r2, [r7, #28]
 8005960:	440a      	add	r2, r1
 8005962:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005966:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800596a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800596c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800596e:	015a      	lsls	r2, r3, #5
 8005970:	69fb      	ldr	r3, [r7, #28]
 8005972:	4413      	add	r3, r2
 8005974:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800597c:	0151      	lsls	r1, r2, #5
 800597e:	69fa      	ldr	r2, [r7, #28]
 8005980:	440a      	add	r2, r1
 8005982:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005986:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800598a:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800598c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800598e:	3301      	adds	r3, #1
 8005990:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	791b      	ldrb	r3, [r3, #4]
 8005996:	461a      	mov	r2, r3
 8005998:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800599a:	4293      	cmp	r3, r2
 800599c:	d3b2      	bcc.n	8005904 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800599e:	69fb      	ldr	r3, [r7, #28]
 80059a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80059a4:	69db      	ldr	r3, [r3, #28]
 80059a6:	69fa      	ldr	r2, [r7, #28]
 80059a8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80059ac:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 80059b0:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	7bdb      	ldrb	r3, [r3, #15]
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d016      	beq.n	80059e8 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80059ba:	69fb      	ldr	r3, [r7, #28]
 80059bc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80059c0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80059c4:	69fa      	ldr	r2, [r7, #28]
 80059c6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80059ca:	f043 030b 	orr.w	r3, r3, #11
 80059ce:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80059d2:	69fb      	ldr	r3, [r7, #28]
 80059d4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80059d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059da:	69fa      	ldr	r2, [r7, #28]
 80059dc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80059e0:	f043 030b 	orr.w	r3, r3, #11
 80059e4:	6453      	str	r3, [r2, #68]	@ 0x44
 80059e6:	e015      	b.n	8005a14 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80059e8:	69fb      	ldr	r3, [r7, #28]
 80059ea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80059ee:	695b      	ldr	r3, [r3, #20]
 80059f0:	69fa      	ldr	r2, [r7, #28]
 80059f2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80059f6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80059fa:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 80059fe:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8005a00:	69fb      	ldr	r3, [r7, #28]
 8005a02:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005a06:	691b      	ldr	r3, [r3, #16]
 8005a08:	69fa      	ldr	r2, [r7, #28]
 8005a0a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005a0e:	f043 030b 	orr.w	r3, r3, #11
 8005a12:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8005a14:	69fb      	ldr	r3, [r7, #28]
 8005a16:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	69fa      	ldr	r2, [r7, #28]
 8005a1e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005a22:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8005a26:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	6818      	ldr	r0, [r3, #0]
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8005a36:	461a      	mov	r2, r3
 8005a38:	f003 fe88 	bl	800974c <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	695a      	ldr	r2, [r3, #20]
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8005a4a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	4618      	mov	r0, r3
 8005a52:	f003 fdb7 	bl	80095c4 <USB_ReadInterrupts>
 8005a56:	4603      	mov	r3, r0
 8005a58:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005a5c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005a60:	d123      	bne.n	8005aaa <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	4618      	mov	r0, r3
 8005a68:	f003 fe4d 	bl	8009706 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	4618      	mov	r0, r3
 8005a72:	f002 ff04 	bl	800887e <USB_GetDevSpeed>
 8005a76:	4603      	mov	r3, r0
 8005a78:	461a      	mov	r2, r3
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681c      	ldr	r4, [r3, #0]
 8005a82:	f001 f9c9 	bl	8006e18 <HAL_RCC_GetHCLKFreq>
 8005a86:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005a8c:	461a      	mov	r2, r3
 8005a8e:	4620      	mov	r0, r4
 8005a90:	f002 fc08 	bl	80082a4 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8005a94:	6878      	ldr	r0, [r7, #4]
 8005a96:	f006 f9ba 	bl	800be0e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	695a      	ldr	r2, [r3, #20]
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8005aa8:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	4618      	mov	r0, r3
 8005ab0:	f003 fd88 	bl	80095c4 <USB_ReadInterrupts>
 8005ab4:	4603      	mov	r3, r0
 8005ab6:	f003 0308 	and.w	r3, r3, #8
 8005aba:	2b08      	cmp	r3, #8
 8005abc:	d10a      	bne.n	8005ad4 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8005abe:	6878      	ldr	r0, [r7, #4]
 8005ac0:	f006 f997 	bl	800bdf2 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	695a      	ldr	r2, [r3, #20]
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	f002 0208 	and.w	r2, r2, #8
 8005ad2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	4618      	mov	r0, r3
 8005ada:	f003 fd73 	bl	80095c4 <USB_ReadInterrupts>
 8005ade:	4603      	mov	r3, r0
 8005ae0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005ae4:	2b80      	cmp	r3, #128	@ 0x80
 8005ae6:	d123      	bne.n	8005b30 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8005ae8:	6a3b      	ldr	r3, [r7, #32]
 8005aea:	699b      	ldr	r3, [r3, #24]
 8005aec:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005af0:	6a3b      	ldr	r3, [r7, #32]
 8005af2:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005af4:	2301      	movs	r3, #1
 8005af6:	627b      	str	r3, [r7, #36]	@ 0x24
 8005af8:	e014      	b.n	8005b24 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8005afa:	6879      	ldr	r1, [r7, #4]
 8005afc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005afe:	4613      	mov	r3, r2
 8005b00:	00db      	lsls	r3, r3, #3
 8005b02:	4413      	add	r3, r2
 8005b04:	009b      	lsls	r3, r3, #2
 8005b06:	440b      	add	r3, r1
 8005b08:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8005b0c:	781b      	ldrb	r3, [r3, #0]
 8005b0e:	2b01      	cmp	r3, #1
 8005b10:	d105      	bne.n	8005b1e <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8005b12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b14:	b2db      	uxtb	r3, r3
 8005b16:	4619      	mov	r1, r3
 8005b18:	6878      	ldr	r0, [r7, #4]
 8005b1a:	f000 fb0a 	bl	8006132 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005b1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b20:	3301      	adds	r3, #1
 8005b22:	627b      	str	r3, [r7, #36]	@ 0x24
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	791b      	ldrb	r3, [r3, #4]
 8005b28:	461a      	mov	r2, r3
 8005b2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b2c:	4293      	cmp	r3, r2
 8005b2e:	d3e4      	bcc.n	8005afa <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	4618      	mov	r0, r3
 8005b36:	f003 fd45 	bl	80095c4 <USB_ReadInterrupts>
 8005b3a:	4603      	mov	r3, r0
 8005b3c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005b40:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005b44:	d13c      	bne.n	8005bc0 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005b46:	2301      	movs	r3, #1
 8005b48:	627b      	str	r3, [r7, #36]	@ 0x24
 8005b4a:	e02b      	b.n	8005ba4 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8005b4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b4e:	015a      	lsls	r2, r3, #5
 8005b50:	69fb      	ldr	r3, [r7, #28]
 8005b52:	4413      	add	r3, r2
 8005b54:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8005b5c:	6879      	ldr	r1, [r7, #4]
 8005b5e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b60:	4613      	mov	r3, r2
 8005b62:	00db      	lsls	r3, r3, #3
 8005b64:	4413      	add	r3, r2
 8005b66:	009b      	lsls	r3, r3, #2
 8005b68:	440b      	add	r3, r1
 8005b6a:	3318      	adds	r3, #24
 8005b6c:	781b      	ldrb	r3, [r3, #0]
 8005b6e:	2b01      	cmp	r3, #1
 8005b70:	d115      	bne.n	8005b9e <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8005b72:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	da12      	bge.n	8005b9e <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8005b78:	6879      	ldr	r1, [r7, #4]
 8005b7a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005b7c:	4613      	mov	r3, r2
 8005b7e:	00db      	lsls	r3, r3, #3
 8005b80:	4413      	add	r3, r2
 8005b82:	009b      	lsls	r3, r3, #2
 8005b84:	440b      	add	r3, r1
 8005b86:	3317      	adds	r3, #23
 8005b88:	2201      	movs	r2, #1
 8005b8a:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8005b8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b8e:	b2db      	uxtb	r3, r3
 8005b90:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005b94:	b2db      	uxtb	r3, r3
 8005b96:	4619      	mov	r1, r3
 8005b98:	6878      	ldr	r0, [r7, #4]
 8005b9a:	f000 faca 	bl	8006132 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005b9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ba0:	3301      	adds	r3, #1
 8005ba2:	627b      	str	r3, [r7, #36]	@ 0x24
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	791b      	ldrb	r3, [r3, #4]
 8005ba8:	461a      	mov	r2, r3
 8005baa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bac:	4293      	cmp	r3, r2
 8005bae:	d3cd      	bcc.n	8005b4c <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	695a      	ldr	r2, [r3, #20]
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8005bbe:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	4618      	mov	r0, r3
 8005bc6:	f003 fcfd 	bl	80095c4 <USB_ReadInterrupts>
 8005bca:	4603      	mov	r3, r0
 8005bcc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005bd0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005bd4:	d156      	bne.n	8005c84 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005bd6:	2301      	movs	r3, #1
 8005bd8:	627b      	str	r3, [r7, #36]	@ 0x24
 8005bda:	e045      	b.n	8005c68 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8005bdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005bde:	015a      	lsls	r2, r3, #5
 8005be0:	69fb      	ldr	r3, [r7, #28]
 8005be2:	4413      	add	r3, r2
 8005be4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8005bec:	6879      	ldr	r1, [r7, #4]
 8005bee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005bf0:	4613      	mov	r3, r2
 8005bf2:	00db      	lsls	r3, r3, #3
 8005bf4:	4413      	add	r3, r2
 8005bf6:	009b      	lsls	r3, r3, #2
 8005bf8:	440b      	add	r3, r1
 8005bfa:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8005bfe:	781b      	ldrb	r3, [r3, #0]
 8005c00:	2b01      	cmp	r3, #1
 8005c02:	d12e      	bne.n	8005c62 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8005c04:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	da2b      	bge.n	8005c62 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8005c0a:	69bb      	ldr	r3, [r7, #24]
 8005c0c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8005c16:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8005c1a:	429a      	cmp	r2, r3
 8005c1c:	d121      	bne.n	8005c62 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8005c1e:	6879      	ldr	r1, [r7, #4]
 8005c20:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c22:	4613      	mov	r3, r2
 8005c24:	00db      	lsls	r3, r3, #3
 8005c26:	4413      	add	r3, r2
 8005c28:	009b      	lsls	r3, r3, #2
 8005c2a:	440b      	add	r3, r1
 8005c2c:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8005c30:	2201      	movs	r2, #1
 8005c32:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8005c34:	6a3b      	ldr	r3, [r7, #32]
 8005c36:	699b      	ldr	r3, [r3, #24]
 8005c38:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005c3c:	6a3b      	ldr	r3, [r7, #32]
 8005c3e:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8005c40:	6a3b      	ldr	r3, [r7, #32]
 8005c42:	695b      	ldr	r3, [r3, #20]
 8005c44:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d10a      	bne.n	8005c62 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8005c4c:	69fb      	ldr	r3, [r7, #28]
 8005c4e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005c52:	685b      	ldr	r3, [r3, #4]
 8005c54:	69fa      	ldr	r2, [r7, #28]
 8005c56:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005c5a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005c5e:	6053      	str	r3, [r2, #4]
            break;
 8005c60:	e008      	b.n	8005c74 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005c62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c64:	3301      	adds	r3, #1
 8005c66:	627b      	str	r3, [r7, #36]	@ 0x24
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	791b      	ldrb	r3, [r3, #4]
 8005c6c:	461a      	mov	r2, r3
 8005c6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c70:	4293      	cmp	r3, r2
 8005c72:	d3b3      	bcc.n	8005bdc <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	695a      	ldr	r2, [r3, #20]
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8005c82:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	4618      	mov	r0, r3
 8005c8a:	f003 fc9b 	bl	80095c4 <USB_ReadInterrupts>
 8005c8e:	4603      	mov	r3, r0
 8005c90:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8005c94:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c98:	d10a      	bne.n	8005cb0 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8005c9a:	6878      	ldr	r0, [r7, #4]
 8005c9c:	f006 f92e 	bl	800befc <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	695a      	ldr	r2, [r3, #20]
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8005cae:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	4618      	mov	r0, r3
 8005cb6:	f003 fc85 	bl	80095c4 <USB_ReadInterrupts>
 8005cba:	4603      	mov	r3, r0
 8005cbc:	f003 0304 	and.w	r3, r3, #4
 8005cc0:	2b04      	cmp	r3, #4
 8005cc2:	d115      	bne.n	8005cf0 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	685b      	ldr	r3, [r3, #4]
 8005cca:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8005ccc:	69bb      	ldr	r3, [r7, #24]
 8005cce:	f003 0304 	and.w	r3, r3, #4
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d002      	beq.n	8005cdc <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8005cd6:	6878      	ldr	r0, [r7, #4]
 8005cd8:	f006 f91e 	bl	800bf18 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	6859      	ldr	r1, [r3, #4]
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	69ba      	ldr	r2, [r7, #24]
 8005ce8:	430a      	orrs	r2, r1
 8005cea:	605a      	str	r2, [r3, #4]
 8005cec:	e000      	b.n	8005cf0 <HAL_PCD_IRQHandler+0x93c>
      return;
 8005cee:	bf00      	nop
    }
  }
}
 8005cf0:	3734      	adds	r7, #52	@ 0x34
 8005cf2:	46bd      	mov	sp, r7
 8005cf4:	bd90      	pop	{r4, r7, pc}

08005cf6 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8005cf6:	b580      	push	{r7, lr}
 8005cf8:	b082      	sub	sp, #8
 8005cfa:	af00      	add	r7, sp, #0
 8005cfc:	6078      	str	r0, [r7, #4]
 8005cfe:	460b      	mov	r3, r1
 8005d00:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005d08:	2b01      	cmp	r3, #1
 8005d0a:	d101      	bne.n	8005d10 <HAL_PCD_SetAddress+0x1a>
 8005d0c:	2302      	movs	r3, #2
 8005d0e:	e012      	b.n	8005d36 <HAL_PCD_SetAddress+0x40>
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	2201      	movs	r2, #1
 8005d14:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	78fa      	ldrb	r2, [r7, #3]
 8005d1c:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	78fa      	ldrb	r2, [r7, #3]
 8005d24:	4611      	mov	r1, r2
 8005d26:	4618      	mov	r0, r3
 8005d28:	f003 fbe4 	bl	80094f4 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	2200      	movs	r2, #0
 8005d30:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005d34:	2300      	movs	r3, #0
}
 8005d36:	4618      	mov	r0, r3
 8005d38:	3708      	adds	r7, #8
 8005d3a:	46bd      	mov	sp, r7
 8005d3c:	bd80      	pop	{r7, pc}

08005d3e <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8005d3e:	b580      	push	{r7, lr}
 8005d40:	b084      	sub	sp, #16
 8005d42:	af00      	add	r7, sp, #0
 8005d44:	6078      	str	r0, [r7, #4]
 8005d46:	4608      	mov	r0, r1
 8005d48:	4611      	mov	r1, r2
 8005d4a:	461a      	mov	r2, r3
 8005d4c:	4603      	mov	r3, r0
 8005d4e:	70fb      	strb	r3, [r7, #3]
 8005d50:	460b      	mov	r3, r1
 8005d52:	803b      	strh	r3, [r7, #0]
 8005d54:	4613      	mov	r3, r2
 8005d56:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8005d58:	2300      	movs	r3, #0
 8005d5a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005d5c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	da0f      	bge.n	8005d84 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005d64:	78fb      	ldrb	r3, [r7, #3]
 8005d66:	f003 020f 	and.w	r2, r3, #15
 8005d6a:	4613      	mov	r3, r2
 8005d6c:	00db      	lsls	r3, r3, #3
 8005d6e:	4413      	add	r3, r2
 8005d70:	009b      	lsls	r3, r3, #2
 8005d72:	3310      	adds	r3, #16
 8005d74:	687a      	ldr	r2, [r7, #4]
 8005d76:	4413      	add	r3, r2
 8005d78:	3304      	adds	r3, #4
 8005d7a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	2201      	movs	r2, #1
 8005d80:	705a      	strb	r2, [r3, #1]
 8005d82:	e00f      	b.n	8005da4 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005d84:	78fb      	ldrb	r3, [r7, #3]
 8005d86:	f003 020f 	and.w	r2, r3, #15
 8005d8a:	4613      	mov	r3, r2
 8005d8c:	00db      	lsls	r3, r3, #3
 8005d8e:	4413      	add	r3, r2
 8005d90:	009b      	lsls	r3, r3, #2
 8005d92:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005d96:	687a      	ldr	r2, [r7, #4]
 8005d98:	4413      	add	r3, r2
 8005d9a:	3304      	adds	r3, #4
 8005d9c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	2200      	movs	r2, #0
 8005da2:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8005da4:	78fb      	ldrb	r3, [r7, #3]
 8005da6:	f003 030f 	and.w	r3, r3, #15
 8005daa:	b2da      	uxtb	r2, r3
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8005db0:	883b      	ldrh	r3, [r7, #0]
 8005db2:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	78ba      	ldrb	r2, [r7, #2]
 8005dbe:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	785b      	ldrb	r3, [r3, #1]
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d004      	beq.n	8005dd2 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	781b      	ldrb	r3, [r3, #0]
 8005dcc:	461a      	mov	r2, r3
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8005dd2:	78bb      	ldrb	r3, [r7, #2]
 8005dd4:	2b02      	cmp	r3, #2
 8005dd6:	d102      	bne.n	8005dde <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	2200      	movs	r2, #0
 8005ddc:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005de4:	2b01      	cmp	r3, #1
 8005de6:	d101      	bne.n	8005dec <HAL_PCD_EP_Open+0xae>
 8005de8:	2302      	movs	r3, #2
 8005dea:	e00e      	b.n	8005e0a <HAL_PCD_EP_Open+0xcc>
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	2201      	movs	r2, #1
 8005df0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	68f9      	ldr	r1, [r7, #12]
 8005dfa:	4618      	mov	r0, r3
 8005dfc:	f002 fd64 	bl	80088c8 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	2200      	movs	r2, #0
 8005e04:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8005e08:	7afb      	ldrb	r3, [r7, #11]
}
 8005e0a:	4618      	mov	r0, r3
 8005e0c:	3710      	adds	r7, #16
 8005e0e:	46bd      	mov	sp, r7
 8005e10:	bd80      	pop	{r7, pc}

08005e12 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005e12:	b580      	push	{r7, lr}
 8005e14:	b084      	sub	sp, #16
 8005e16:	af00      	add	r7, sp, #0
 8005e18:	6078      	str	r0, [r7, #4]
 8005e1a:	460b      	mov	r3, r1
 8005e1c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005e1e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	da0f      	bge.n	8005e46 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005e26:	78fb      	ldrb	r3, [r7, #3]
 8005e28:	f003 020f 	and.w	r2, r3, #15
 8005e2c:	4613      	mov	r3, r2
 8005e2e:	00db      	lsls	r3, r3, #3
 8005e30:	4413      	add	r3, r2
 8005e32:	009b      	lsls	r3, r3, #2
 8005e34:	3310      	adds	r3, #16
 8005e36:	687a      	ldr	r2, [r7, #4]
 8005e38:	4413      	add	r3, r2
 8005e3a:	3304      	adds	r3, #4
 8005e3c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	2201      	movs	r2, #1
 8005e42:	705a      	strb	r2, [r3, #1]
 8005e44:	e00f      	b.n	8005e66 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005e46:	78fb      	ldrb	r3, [r7, #3]
 8005e48:	f003 020f 	and.w	r2, r3, #15
 8005e4c:	4613      	mov	r3, r2
 8005e4e:	00db      	lsls	r3, r3, #3
 8005e50:	4413      	add	r3, r2
 8005e52:	009b      	lsls	r3, r3, #2
 8005e54:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005e58:	687a      	ldr	r2, [r7, #4]
 8005e5a:	4413      	add	r3, r2
 8005e5c:	3304      	adds	r3, #4
 8005e5e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	2200      	movs	r2, #0
 8005e64:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8005e66:	78fb      	ldrb	r3, [r7, #3]
 8005e68:	f003 030f 	and.w	r3, r3, #15
 8005e6c:	b2da      	uxtb	r2, r3
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005e78:	2b01      	cmp	r3, #1
 8005e7a:	d101      	bne.n	8005e80 <HAL_PCD_EP_Close+0x6e>
 8005e7c:	2302      	movs	r3, #2
 8005e7e:	e00e      	b.n	8005e9e <HAL_PCD_EP_Close+0x8c>
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	2201      	movs	r2, #1
 8005e84:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	68f9      	ldr	r1, [r7, #12]
 8005e8e:	4618      	mov	r0, r3
 8005e90:	f002 fda2 	bl	80089d8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	2200      	movs	r2, #0
 8005e98:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8005e9c:	2300      	movs	r3, #0
}
 8005e9e:	4618      	mov	r0, r3
 8005ea0:	3710      	adds	r7, #16
 8005ea2:	46bd      	mov	sp, r7
 8005ea4:	bd80      	pop	{r7, pc}

08005ea6 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005ea6:	b580      	push	{r7, lr}
 8005ea8:	b086      	sub	sp, #24
 8005eaa:	af00      	add	r7, sp, #0
 8005eac:	60f8      	str	r0, [r7, #12]
 8005eae:	607a      	str	r2, [r7, #4]
 8005eb0:	603b      	str	r3, [r7, #0]
 8005eb2:	460b      	mov	r3, r1
 8005eb4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005eb6:	7afb      	ldrb	r3, [r7, #11]
 8005eb8:	f003 020f 	and.w	r2, r3, #15
 8005ebc:	4613      	mov	r3, r2
 8005ebe:	00db      	lsls	r3, r3, #3
 8005ec0:	4413      	add	r3, r2
 8005ec2:	009b      	lsls	r3, r3, #2
 8005ec4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005ec8:	68fa      	ldr	r2, [r7, #12]
 8005eca:	4413      	add	r3, r2
 8005ecc:	3304      	adds	r3, #4
 8005ece:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005ed0:	697b      	ldr	r3, [r7, #20]
 8005ed2:	687a      	ldr	r2, [r7, #4]
 8005ed4:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8005ed6:	697b      	ldr	r3, [r7, #20]
 8005ed8:	683a      	ldr	r2, [r7, #0]
 8005eda:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8005edc:	697b      	ldr	r3, [r7, #20]
 8005ede:	2200      	movs	r2, #0
 8005ee0:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8005ee2:	697b      	ldr	r3, [r7, #20]
 8005ee4:	2200      	movs	r2, #0
 8005ee6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005ee8:	7afb      	ldrb	r3, [r7, #11]
 8005eea:	f003 030f 	and.w	r3, r3, #15
 8005eee:	b2da      	uxtb	r2, r3
 8005ef0:	697b      	ldr	r3, [r7, #20]
 8005ef2:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	799b      	ldrb	r3, [r3, #6]
 8005ef8:	2b01      	cmp	r3, #1
 8005efa:	d102      	bne.n	8005f02 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005efc:	687a      	ldr	r2, [r7, #4]
 8005efe:	697b      	ldr	r3, [r7, #20]
 8005f00:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	6818      	ldr	r0, [r3, #0]
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	799b      	ldrb	r3, [r3, #6]
 8005f0a:	461a      	mov	r2, r3
 8005f0c:	6979      	ldr	r1, [r7, #20]
 8005f0e:	f002 fe3f 	bl	8008b90 <USB_EPStartXfer>

  return HAL_OK;
 8005f12:	2300      	movs	r3, #0
}
 8005f14:	4618      	mov	r0, r3
 8005f16:	3718      	adds	r7, #24
 8005f18:	46bd      	mov	sp, r7
 8005f1a:	bd80      	pop	{r7, pc}

08005f1c <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8005f1c:	b480      	push	{r7}
 8005f1e:	b083      	sub	sp, #12
 8005f20:	af00      	add	r7, sp, #0
 8005f22:	6078      	str	r0, [r7, #4]
 8005f24:	460b      	mov	r3, r1
 8005f26:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8005f28:	78fb      	ldrb	r3, [r7, #3]
 8005f2a:	f003 020f 	and.w	r2, r3, #15
 8005f2e:	6879      	ldr	r1, [r7, #4]
 8005f30:	4613      	mov	r3, r2
 8005f32:	00db      	lsls	r3, r3, #3
 8005f34:	4413      	add	r3, r2
 8005f36:	009b      	lsls	r3, r3, #2
 8005f38:	440b      	add	r3, r1
 8005f3a:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8005f3e:	681b      	ldr	r3, [r3, #0]
}
 8005f40:	4618      	mov	r0, r3
 8005f42:	370c      	adds	r7, #12
 8005f44:	46bd      	mov	sp, r7
 8005f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f4a:	4770      	bx	lr

08005f4c <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005f4c:	b580      	push	{r7, lr}
 8005f4e:	b086      	sub	sp, #24
 8005f50:	af00      	add	r7, sp, #0
 8005f52:	60f8      	str	r0, [r7, #12]
 8005f54:	607a      	str	r2, [r7, #4]
 8005f56:	603b      	str	r3, [r7, #0]
 8005f58:	460b      	mov	r3, r1
 8005f5a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005f5c:	7afb      	ldrb	r3, [r7, #11]
 8005f5e:	f003 020f 	and.w	r2, r3, #15
 8005f62:	4613      	mov	r3, r2
 8005f64:	00db      	lsls	r3, r3, #3
 8005f66:	4413      	add	r3, r2
 8005f68:	009b      	lsls	r3, r3, #2
 8005f6a:	3310      	adds	r3, #16
 8005f6c:	68fa      	ldr	r2, [r7, #12]
 8005f6e:	4413      	add	r3, r2
 8005f70:	3304      	adds	r3, #4
 8005f72:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005f74:	697b      	ldr	r3, [r7, #20]
 8005f76:	687a      	ldr	r2, [r7, #4]
 8005f78:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8005f7a:	697b      	ldr	r3, [r7, #20]
 8005f7c:	683a      	ldr	r2, [r7, #0]
 8005f7e:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8005f80:	697b      	ldr	r3, [r7, #20]
 8005f82:	2200      	movs	r2, #0
 8005f84:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8005f86:	697b      	ldr	r3, [r7, #20]
 8005f88:	2201      	movs	r2, #1
 8005f8a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005f8c:	7afb      	ldrb	r3, [r7, #11]
 8005f8e:	f003 030f 	and.w	r3, r3, #15
 8005f92:	b2da      	uxtb	r2, r3
 8005f94:	697b      	ldr	r3, [r7, #20]
 8005f96:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	799b      	ldrb	r3, [r3, #6]
 8005f9c:	2b01      	cmp	r3, #1
 8005f9e:	d102      	bne.n	8005fa6 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005fa0:	687a      	ldr	r2, [r7, #4]
 8005fa2:	697b      	ldr	r3, [r7, #20]
 8005fa4:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	6818      	ldr	r0, [r3, #0]
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	799b      	ldrb	r3, [r3, #6]
 8005fae:	461a      	mov	r2, r3
 8005fb0:	6979      	ldr	r1, [r7, #20]
 8005fb2:	f002 fded 	bl	8008b90 <USB_EPStartXfer>

  return HAL_OK;
 8005fb6:	2300      	movs	r3, #0
}
 8005fb8:	4618      	mov	r0, r3
 8005fba:	3718      	adds	r7, #24
 8005fbc:	46bd      	mov	sp, r7
 8005fbe:	bd80      	pop	{r7, pc}

08005fc0 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005fc0:	b580      	push	{r7, lr}
 8005fc2:	b084      	sub	sp, #16
 8005fc4:	af00      	add	r7, sp, #0
 8005fc6:	6078      	str	r0, [r7, #4]
 8005fc8:	460b      	mov	r3, r1
 8005fca:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8005fcc:	78fb      	ldrb	r3, [r7, #3]
 8005fce:	f003 030f 	and.w	r3, r3, #15
 8005fd2:	687a      	ldr	r2, [r7, #4]
 8005fd4:	7912      	ldrb	r2, [r2, #4]
 8005fd6:	4293      	cmp	r3, r2
 8005fd8:	d901      	bls.n	8005fde <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8005fda:	2301      	movs	r3, #1
 8005fdc:	e04f      	b.n	800607e <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005fde:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	da0f      	bge.n	8006006 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005fe6:	78fb      	ldrb	r3, [r7, #3]
 8005fe8:	f003 020f 	and.w	r2, r3, #15
 8005fec:	4613      	mov	r3, r2
 8005fee:	00db      	lsls	r3, r3, #3
 8005ff0:	4413      	add	r3, r2
 8005ff2:	009b      	lsls	r3, r3, #2
 8005ff4:	3310      	adds	r3, #16
 8005ff6:	687a      	ldr	r2, [r7, #4]
 8005ff8:	4413      	add	r3, r2
 8005ffa:	3304      	adds	r3, #4
 8005ffc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	2201      	movs	r2, #1
 8006002:	705a      	strb	r2, [r3, #1]
 8006004:	e00d      	b.n	8006022 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8006006:	78fa      	ldrb	r2, [r7, #3]
 8006008:	4613      	mov	r3, r2
 800600a:	00db      	lsls	r3, r3, #3
 800600c:	4413      	add	r3, r2
 800600e:	009b      	lsls	r3, r3, #2
 8006010:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006014:	687a      	ldr	r2, [r7, #4]
 8006016:	4413      	add	r3, r2
 8006018:	3304      	adds	r3, #4
 800601a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	2200      	movs	r2, #0
 8006020:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	2201      	movs	r2, #1
 8006026:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006028:	78fb      	ldrb	r3, [r7, #3]
 800602a:	f003 030f 	and.w	r3, r3, #15
 800602e:	b2da      	uxtb	r2, r3
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800603a:	2b01      	cmp	r3, #1
 800603c:	d101      	bne.n	8006042 <HAL_PCD_EP_SetStall+0x82>
 800603e:	2302      	movs	r3, #2
 8006040:	e01d      	b.n	800607e <HAL_PCD_EP_SetStall+0xbe>
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	2201      	movs	r2, #1
 8006046:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	68f9      	ldr	r1, [r7, #12]
 8006050:	4618      	mov	r0, r3
 8006052:	f003 f97b 	bl	800934c <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8006056:	78fb      	ldrb	r3, [r7, #3]
 8006058:	f003 030f 	and.w	r3, r3, #15
 800605c:	2b00      	cmp	r3, #0
 800605e:	d109      	bne.n	8006074 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	6818      	ldr	r0, [r3, #0]
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	7999      	ldrb	r1, [r3, #6]
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800606e:	461a      	mov	r2, r3
 8006070:	f003 fb6c 	bl	800974c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	2200      	movs	r2, #0
 8006078:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800607c:	2300      	movs	r3, #0
}
 800607e:	4618      	mov	r0, r3
 8006080:	3710      	adds	r7, #16
 8006082:	46bd      	mov	sp, r7
 8006084:	bd80      	pop	{r7, pc}

08006086 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006086:	b580      	push	{r7, lr}
 8006088:	b084      	sub	sp, #16
 800608a:	af00      	add	r7, sp, #0
 800608c:	6078      	str	r0, [r7, #4]
 800608e:	460b      	mov	r3, r1
 8006090:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8006092:	78fb      	ldrb	r3, [r7, #3]
 8006094:	f003 030f 	and.w	r3, r3, #15
 8006098:	687a      	ldr	r2, [r7, #4]
 800609a:	7912      	ldrb	r2, [r2, #4]
 800609c:	4293      	cmp	r3, r2
 800609e:	d901      	bls.n	80060a4 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80060a0:	2301      	movs	r3, #1
 80060a2:	e042      	b.n	800612a <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80060a4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	da0f      	bge.n	80060cc <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80060ac:	78fb      	ldrb	r3, [r7, #3]
 80060ae:	f003 020f 	and.w	r2, r3, #15
 80060b2:	4613      	mov	r3, r2
 80060b4:	00db      	lsls	r3, r3, #3
 80060b6:	4413      	add	r3, r2
 80060b8:	009b      	lsls	r3, r3, #2
 80060ba:	3310      	adds	r3, #16
 80060bc:	687a      	ldr	r2, [r7, #4]
 80060be:	4413      	add	r3, r2
 80060c0:	3304      	adds	r3, #4
 80060c2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	2201      	movs	r2, #1
 80060c8:	705a      	strb	r2, [r3, #1]
 80060ca:	e00f      	b.n	80060ec <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80060cc:	78fb      	ldrb	r3, [r7, #3]
 80060ce:	f003 020f 	and.w	r2, r3, #15
 80060d2:	4613      	mov	r3, r2
 80060d4:	00db      	lsls	r3, r3, #3
 80060d6:	4413      	add	r3, r2
 80060d8:	009b      	lsls	r3, r3, #2
 80060da:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80060de:	687a      	ldr	r2, [r7, #4]
 80060e0:	4413      	add	r3, r2
 80060e2:	3304      	adds	r3, #4
 80060e4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	2200      	movs	r2, #0
 80060ea:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	2200      	movs	r2, #0
 80060f0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80060f2:	78fb      	ldrb	r3, [r7, #3]
 80060f4:	f003 030f 	and.w	r3, r3, #15
 80060f8:	b2da      	uxtb	r2, r3
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8006104:	2b01      	cmp	r3, #1
 8006106:	d101      	bne.n	800610c <HAL_PCD_EP_ClrStall+0x86>
 8006108:	2302      	movs	r3, #2
 800610a:	e00e      	b.n	800612a <HAL_PCD_EP_ClrStall+0xa4>
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	2201      	movs	r2, #1
 8006110:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	68f9      	ldr	r1, [r7, #12]
 800611a:	4618      	mov	r0, r3
 800611c:	f003 f984 	bl	8009428 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	2200      	movs	r2, #0
 8006124:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8006128:	2300      	movs	r3, #0
}
 800612a:	4618      	mov	r0, r3
 800612c:	3710      	adds	r7, #16
 800612e:	46bd      	mov	sp, r7
 8006130:	bd80      	pop	{r7, pc}

08006132 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006132:	b580      	push	{r7, lr}
 8006134:	b084      	sub	sp, #16
 8006136:	af00      	add	r7, sp, #0
 8006138:	6078      	str	r0, [r7, #4]
 800613a:	460b      	mov	r3, r1
 800613c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800613e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006142:	2b00      	cmp	r3, #0
 8006144:	da0c      	bge.n	8006160 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006146:	78fb      	ldrb	r3, [r7, #3]
 8006148:	f003 020f 	and.w	r2, r3, #15
 800614c:	4613      	mov	r3, r2
 800614e:	00db      	lsls	r3, r3, #3
 8006150:	4413      	add	r3, r2
 8006152:	009b      	lsls	r3, r3, #2
 8006154:	3310      	adds	r3, #16
 8006156:	687a      	ldr	r2, [r7, #4]
 8006158:	4413      	add	r3, r2
 800615a:	3304      	adds	r3, #4
 800615c:	60fb      	str	r3, [r7, #12]
 800615e:	e00c      	b.n	800617a <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006160:	78fb      	ldrb	r3, [r7, #3]
 8006162:	f003 020f 	and.w	r2, r3, #15
 8006166:	4613      	mov	r3, r2
 8006168:	00db      	lsls	r3, r3, #3
 800616a:	4413      	add	r3, r2
 800616c:	009b      	lsls	r3, r3, #2
 800616e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006172:	687a      	ldr	r2, [r7, #4]
 8006174:	4413      	add	r3, r2
 8006176:	3304      	adds	r3, #4
 8006178:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	68f9      	ldr	r1, [r7, #12]
 8006180:	4618      	mov	r0, r3
 8006182:	f002 ffa3 	bl	80090cc <USB_EPStopXfer>
 8006186:	4603      	mov	r3, r0
 8006188:	72fb      	strb	r3, [r7, #11]

  return ret;
 800618a:	7afb      	ldrb	r3, [r7, #11]
}
 800618c:	4618      	mov	r0, r3
 800618e:	3710      	adds	r7, #16
 8006190:	46bd      	mov	sp, r7
 8006192:	bd80      	pop	{r7, pc}

08006194 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006194:	b580      	push	{r7, lr}
 8006196:	b08a      	sub	sp, #40	@ 0x28
 8006198:	af02      	add	r7, sp, #8
 800619a:	6078      	str	r0, [r7, #4]
 800619c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80061a4:	697b      	ldr	r3, [r7, #20]
 80061a6:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80061a8:	683a      	ldr	r2, [r7, #0]
 80061aa:	4613      	mov	r3, r2
 80061ac:	00db      	lsls	r3, r3, #3
 80061ae:	4413      	add	r3, r2
 80061b0:	009b      	lsls	r3, r3, #2
 80061b2:	3310      	adds	r3, #16
 80061b4:	687a      	ldr	r2, [r7, #4]
 80061b6:	4413      	add	r3, r2
 80061b8:	3304      	adds	r3, #4
 80061ba:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	695a      	ldr	r2, [r3, #20]
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	691b      	ldr	r3, [r3, #16]
 80061c4:	429a      	cmp	r2, r3
 80061c6:	d901      	bls.n	80061cc <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80061c8:	2301      	movs	r3, #1
 80061ca:	e06b      	b.n	80062a4 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	691a      	ldr	r2, [r3, #16]
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	695b      	ldr	r3, [r3, #20]
 80061d4:	1ad3      	subs	r3, r2, r3
 80061d6:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	689b      	ldr	r3, [r3, #8]
 80061dc:	69fa      	ldr	r2, [r7, #28]
 80061de:	429a      	cmp	r2, r3
 80061e0:	d902      	bls.n	80061e8 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	689b      	ldr	r3, [r3, #8]
 80061e6:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80061e8:	69fb      	ldr	r3, [r7, #28]
 80061ea:	3303      	adds	r3, #3
 80061ec:	089b      	lsrs	r3, r3, #2
 80061ee:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80061f0:	e02a      	b.n	8006248 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	691a      	ldr	r2, [r3, #16]
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	695b      	ldr	r3, [r3, #20]
 80061fa:	1ad3      	subs	r3, r2, r3
 80061fc:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	689b      	ldr	r3, [r3, #8]
 8006202:	69fa      	ldr	r2, [r7, #28]
 8006204:	429a      	cmp	r2, r3
 8006206:	d902      	bls.n	800620e <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	689b      	ldr	r3, [r3, #8]
 800620c:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800620e:	69fb      	ldr	r3, [r7, #28]
 8006210:	3303      	adds	r3, #3
 8006212:	089b      	lsrs	r3, r3, #2
 8006214:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	68d9      	ldr	r1, [r3, #12]
 800621a:	683b      	ldr	r3, [r7, #0]
 800621c:	b2da      	uxtb	r2, r3
 800621e:	69fb      	ldr	r3, [r7, #28]
 8006220:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8006226:	9300      	str	r3, [sp, #0]
 8006228:	4603      	mov	r3, r0
 800622a:	6978      	ldr	r0, [r7, #20]
 800622c:	f002 fff8 	bl	8009220 <USB_WritePacket>

    ep->xfer_buff  += len;
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	68da      	ldr	r2, [r3, #12]
 8006234:	69fb      	ldr	r3, [r7, #28]
 8006236:	441a      	add	r2, r3
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	695a      	ldr	r2, [r3, #20]
 8006240:	69fb      	ldr	r3, [r7, #28]
 8006242:	441a      	add	r2, r3
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006248:	683b      	ldr	r3, [r7, #0]
 800624a:	015a      	lsls	r2, r3, #5
 800624c:	693b      	ldr	r3, [r7, #16]
 800624e:	4413      	add	r3, r2
 8006250:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006254:	699b      	ldr	r3, [r3, #24]
 8006256:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8006258:	69ba      	ldr	r2, [r7, #24]
 800625a:	429a      	cmp	r2, r3
 800625c:	d809      	bhi.n	8006272 <PCD_WriteEmptyTxFifo+0xde>
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	695a      	ldr	r2, [r3, #20]
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006266:	429a      	cmp	r2, r3
 8006268:	d203      	bcs.n	8006272 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	691b      	ldr	r3, [r3, #16]
 800626e:	2b00      	cmp	r3, #0
 8006270:	d1bf      	bne.n	80061f2 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	691a      	ldr	r2, [r3, #16]
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	695b      	ldr	r3, [r3, #20]
 800627a:	429a      	cmp	r2, r3
 800627c:	d811      	bhi.n	80062a2 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800627e:	683b      	ldr	r3, [r7, #0]
 8006280:	f003 030f 	and.w	r3, r3, #15
 8006284:	2201      	movs	r2, #1
 8006286:	fa02 f303 	lsl.w	r3, r2, r3
 800628a:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800628c:	693b      	ldr	r3, [r7, #16]
 800628e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006292:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006294:	68bb      	ldr	r3, [r7, #8]
 8006296:	43db      	mvns	r3, r3
 8006298:	6939      	ldr	r1, [r7, #16]
 800629a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800629e:	4013      	ands	r3, r2
 80062a0:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 80062a2:	2300      	movs	r3, #0
}
 80062a4:	4618      	mov	r0, r3
 80062a6:	3720      	adds	r7, #32
 80062a8:	46bd      	mov	sp, r7
 80062aa:	bd80      	pop	{r7, pc}

080062ac <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80062ac:	b580      	push	{r7, lr}
 80062ae:	b088      	sub	sp, #32
 80062b0:	af00      	add	r7, sp, #0
 80062b2:	6078      	str	r0, [r7, #4]
 80062b4:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80062bc:	69fb      	ldr	r3, [r7, #28]
 80062be:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80062c0:	69fb      	ldr	r3, [r7, #28]
 80062c2:	333c      	adds	r3, #60	@ 0x3c
 80062c4:	3304      	adds	r3, #4
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80062ca:	683b      	ldr	r3, [r7, #0]
 80062cc:	015a      	lsls	r2, r3, #5
 80062ce:	69bb      	ldr	r3, [r7, #24]
 80062d0:	4413      	add	r3, r2
 80062d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80062d6:	689b      	ldr	r3, [r3, #8]
 80062d8:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	799b      	ldrb	r3, [r3, #6]
 80062de:	2b01      	cmp	r3, #1
 80062e0:	d17b      	bne.n	80063da <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80062e2:	693b      	ldr	r3, [r7, #16]
 80062e4:	f003 0308 	and.w	r3, r3, #8
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d015      	beq.n	8006318 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80062ec:	697b      	ldr	r3, [r7, #20]
 80062ee:	4a61      	ldr	r2, [pc, #388]	@ (8006474 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80062f0:	4293      	cmp	r3, r2
 80062f2:	f240 80b9 	bls.w	8006468 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80062f6:	693b      	ldr	r3, [r7, #16]
 80062f8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	f000 80b3 	beq.w	8006468 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006302:	683b      	ldr	r3, [r7, #0]
 8006304:	015a      	lsls	r2, r3, #5
 8006306:	69bb      	ldr	r3, [r7, #24]
 8006308:	4413      	add	r3, r2
 800630a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800630e:	461a      	mov	r2, r3
 8006310:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006314:	6093      	str	r3, [r2, #8]
 8006316:	e0a7      	b.n	8006468 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8006318:	693b      	ldr	r3, [r7, #16]
 800631a:	f003 0320 	and.w	r3, r3, #32
 800631e:	2b00      	cmp	r3, #0
 8006320:	d009      	beq.n	8006336 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006322:	683b      	ldr	r3, [r7, #0]
 8006324:	015a      	lsls	r2, r3, #5
 8006326:	69bb      	ldr	r3, [r7, #24]
 8006328:	4413      	add	r3, r2
 800632a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800632e:	461a      	mov	r2, r3
 8006330:	2320      	movs	r3, #32
 8006332:	6093      	str	r3, [r2, #8]
 8006334:	e098      	b.n	8006468 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8006336:	693b      	ldr	r3, [r7, #16]
 8006338:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800633c:	2b00      	cmp	r3, #0
 800633e:	f040 8093 	bne.w	8006468 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006342:	697b      	ldr	r3, [r7, #20]
 8006344:	4a4b      	ldr	r2, [pc, #300]	@ (8006474 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8006346:	4293      	cmp	r3, r2
 8006348:	d90f      	bls.n	800636a <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800634a:	693b      	ldr	r3, [r7, #16]
 800634c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006350:	2b00      	cmp	r3, #0
 8006352:	d00a      	beq.n	800636a <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006354:	683b      	ldr	r3, [r7, #0]
 8006356:	015a      	lsls	r2, r3, #5
 8006358:	69bb      	ldr	r3, [r7, #24]
 800635a:	4413      	add	r3, r2
 800635c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006360:	461a      	mov	r2, r3
 8006362:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006366:	6093      	str	r3, [r2, #8]
 8006368:	e07e      	b.n	8006468 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800636a:	683a      	ldr	r2, [r7, #0]
 800636c:	4613      	mov	r3, r2
 800636e:	00db      	lsls	r3, r3, #3
 8006370:	4413      	add	r3, r2
 8006372:	009b      	lsls	r3, r3, #2
 8006374:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006378:	687a      	ldr	r2, [r7, #4]
 800637a:	4413      	add	r3, r2
 800637c:	3304      	adds	r3, #4
 800637e:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	6a1a      	ldr	r2, [r3, #32]
 8006384:	683b      	ldr	r3, [r7, #0]
 8006386:	0159      	lsls	r1, r3, #5
 8006388:	69bb      	ldr	r3, [r7, #24]
 800638a:	440b      	add	r3, r1
 800638c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006390:	691b      	ldr	r3, [r3, #16]
 8006392:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006396:	1ad2      	subs	r2, r2, r3
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 800639c:	683b      	ldr	r3, [r7, #0]
 800639e:	2b00      	cmp	r3, #0
 80063a0:	d114      	bne.n	80063cc <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	691b      	ldr	r3, [r3, #16]
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d109      	bne.n	80063be <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	6818      	ldr	r0, [r3, #0]
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80063b4:	461a      	mov	r2, r3
 80063b6:	2101      	movs	r1, #1
 80063b8:	f003 f9c8 	bl	800974c <USB_EP0_OutStart>
 80063bc:	e006      	b.n	80063cc <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	68da      	ldr	r2, [r3, #12]
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	695b      	ldr	r3, [r3, #20]
 80063c6:	441a      	add	r2, r3
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80063cc:	683b      	ldr	r3, [r7, #0]
 80063ce:	b2db      	uxtb	r3, r3
 80063d0:	4619      	mov	r1, r3
 80063d2:	6878      	ldr	r0, [r7, #4]
 80063d4:	f005 fcd8 	bl	800bd88 <HAL_PCD_DataOutStageCallback>
 80063d8:	e046      	b.n	8006468 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80063da:	697b      	ldr	r3, [r7, #20]
 80063dc:	4a26      	ldr	r2, [pc, #152]	@ (8006478 <PCD_EP_OutXfrComplete_int+0x1cc>)
 80063de:	4293      	cmp	r3, r2
 80063e0:	d124      	bne.n	800642c <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80063e2:	693b      	ldr	r3, [r7, #16]
 80063e4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d00a      	beq.n	8006402 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80063ec:	683b      	ldr	r3, [r7, #0]
 80063ee:	015a      	lsls	r2, r3, #5
 80063f0:	69bb      	ldr	r3, [r7, #24]
 80063f2:	4413      	add	r3, r2
 80063f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80063f8:	461a      	mov	r2, r3
 80063fa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80063fe:	6093      	str	r3, [r2, #8]
 8006400:	e032      	b.n	8006468 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8006402:	693b      	ldr	r3, [r7, #16]
 8006404:	f003 0320 	and.w	r3, r3, #32
 8006408:	2b00      	cmp	r3, #0
 800640a:	d008      	beq.n	800641e <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800640c:	683b      	ldr	r3, [r7, #0]
 800640e:	015a      	lsls	r2, r3, #5
 8006410:	69bb      	ldr	r3, [r7, #24]
 8006412:	4413      	add	r3, r2
 8006414:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006418:	461a      	mov	r2, r3
 800641a:	2320      	movs	r3, #32
 800641c:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800641e:	683b      	ldr	r3, [r7, #0]
 8006420:	b2db      	uxtb	r3, r3
 8006422:	4619      	mov	r1, r3
 8006424:	6878      	ldr	r0, [r7, #4]
 8006426:	f005 fcaf 	bl	800bd88 <HAL_PCD_DataOutStageCallback>
 800642a:	e01d      	b.n	8006468 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800642c:	683b      	ldr	r3, [r7, #0]
 800642e:	2b00      	cmp	r3, #0
 8006430:	d114      	bne.n	800645c <PCD_EP_OutXfrComplete_int+0x1b0>
 8006432:	6879      	ldr	r1, [r7, #4]
 8006434:	683a      	ldr	r2, [r7, #0]
 8006436:	4613      	mov	r3, r2
 8006438:	00db      	lsls	r3, r3, #3
 800643a:	4413      	add	r3, r2
 800643c:	009b      	lsls	r3, r3, #2
 800643e:	440b      	add	r3, r1
 8006440:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	2b00      	cmp	r3, #0
 8006448:	d108      	bne.n	800645c <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	6818      	ldr	r0, [r3, #0]
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006454:	461a      	mov	r2, r3
 8006456:	2100      	movs	r1, #0
 8006458:	f003 f978 	bl	800974c <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800645c:	683b      	ldr	r3, [r7, #0]
 800645e:	b2db      	uxtb	r3, r3
 8006460:	4619      	mov	r1, r3
 8006462:	6878      	ldr	r0, [r7, #4]
 8006464:	f005 fc90 	bl	800bd88 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8006468:	2300      	movs	r3, #0
}
 800646a:	4618      	mov	r0, r3
 800646c:	3720      	adds	r7, #32
 800646e:	46bd      	mov	sp, r7
 8006470:	bd80      	pop	{r7, pc}
 8006472:	bf00      	nop
 8006474:	4f54300a 	.word	0x4f54300a
 8006478:	4f54310a 	.word	0x4f54310a

0800647c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800647c:	b580      	push	{r7, lr}
 800647e:	b086      	sub	sp, #24
 8006480:	af00      	add	r7, sp, #0
 8006482:	6078      	str	r0, [r7, #4]
 8006484:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800648c:	697b      	ldr	r3, [r7, #20]
 800648e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8006490:	697b      	ldr	r3, [r7, #20]
 8006492:	333c      	adds	r3, #60	@ 0x3c
 8006494:	3304      	adds	r3, #4
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800649a:	683b      	ldr	r3, [r7, #0]
 800649c:	015a      	lsls	r2, r3, #5
 800649e:	693b      	ldr	r3, [r7, #16]
 80064a0:	4413      	add	r3, r2
 80064a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80064a6:	689b      	ldr	r3, [r3, #8]
 80064a8:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	4a15      	ldr	r2, [pc, #84]	@ (8006504 <PCD_EP_OutSetupPacket_int+0x88>)
 80064ae:	4293      	cmp	r3, r2
 80064b0:	d90e      	bls.n	80064d0 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80064b2:	68bb      	ldr	r3, [r7, #8]
 80064b4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d009      	beq.n	80064d0 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80064bc:	683b      	ldr	r3, [r7, #0]
 80064be:	015a      	lsls	r2, r3, #5
 80064c0:	693b      	ldr	r3, [r7, #16]
 80064c2:	4413      	add	r3, r2
 80064c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80064c8:	461a      	mov	r2, r3
 80064ca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80064ce:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80064d0:	6878      	ldr	r0, [r7, #4]
 80064d2:	f005 fc47 	bl	800bd64 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80064d6:	68fb      	ldr	r3, [r7, #12]
 80064d8:	4a0a      	ldr	r2, [pc, #40]	@ (8006504 <PCD_EP_OutSetupPacket_int+0x88>)
 80064da:	4293      	cmp	r3, r2
 80064dc:	d90c      	bls.n	80064f8 <PCD_EP_OutSetupPacket_int+0x7c>
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	799b      	ldrb	r3, [r3, #6]
 80064e2:	2b01      	cmp	r3, #1
 80064e4:	d108      	bne.n	80064f8 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	6818      	ldr	r0, [r3, #0]
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80064f0:	461a      	mov	r2, r3
 80064f2:	2101      	movs	r1, #1
 80064f4:	f003 f92a 	bl	800974c <USB_EP0_OutStart>
  }

  return HAL_OK;
 80064f8:	2300      	movs	r3, #0
}
 80064fa:	4618      	mov	r0, r3
 80064fc:	3718      	adds	r7, #24
 80064fe:	46bd      	mov	sp, r7
 8006500:	bd80      	pop	{r7, pc}
 8006502:	bf00      	nop
 8006504:	4f54300a 	.word	0x4f54300a

08006508 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8006508:	b480      	push	{r7}
 800650a:	b085      	sub	sp, #20
 800650c:	af00      	add	r7, sp, #0
 800650e:	6078      	str	r0, [r7, #4]
 8006510:	460b      	mov	r3, r1
 8006512:	70fb      	strb	r3, [r7, #3]
 8006514:	4613      	mov	r3, r2
 8006516:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800651e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8006520:	78fb      	ldrb	r3, [r7, #3]
 8006522:	2b00      	cmp	r3, #0
 8006524:	d107      	bne.n	8006536 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8006526:	883b      	ldrh	r3, [r7, #0]
 8006528:	0419      	lsls	r1, r3, #16
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	68ba      	ldr	r2, [r7, #8]
 8006530:	430a      	orrs	r2, r1
 8006532:	629a      	str	r2, [r3, #40]	@ 0x28
 8006534:	e028      	b.n	8006588 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800653c:	0c1b      	lsrs	r3, r3, #16
 800653e:	68ba      	ldr	r2, [r7, #8]
 8006540:	4413      	add	r3, r2
 8006542:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8006544:	2300      	movs	r3, #0
 8006546:	73fb      	strb	r3, [r7, #15]
 8006548:	e00d      	b.n	8006566 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681a      	ldr	r2, [r3, #0]
 800654e:	7bfb      	ldrb	r3, [r7, #15]
 8006550:	3340      	adds	r3, #64	@ 0x40
 8006552:	009b      	lsls	r3, r3, #2
 8006554:	4413      	add	r3, r2
 8006556:	685b      	ldr	r3, [r3, #4]
 8006558:	0c1b      	lsrs	r3, r3, #16
 800655a:	68ba      	ldr	r2, [r7, #8]
 800655c:	4413      	add	r3, r2
 800655e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8006560:	7bfb      	ldrb	r3, [r7, #15]
 8006562:	3301      	adds	r3, #1
 8006564:	73fb      	strb	r3, [r7, #15]
 8006566:	7bfa      	ldrb	r2, [r7, #15]
 8006568:	78fb      	ldrb	r3, [r7, #3]
 800656a:	3b01      	subs	r3, #1
 800656c:	429a      	cmp	r2, r3
 800656e:	d3ec      	bcc.n	800654a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8006570:	883b      	ldrh	r3, [r7, #0]
 8006572:	0418      	lsls	r0, r3, #16
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	6819      	ldr	r1, [r3, #0]
 8006578:	78fb      	ldrb	r3, [r7, #3]
 800657a:	3b01      	subs	r3, #1
 800657c:	68ba      	ldr	r2, [r7, #8]
 800657e:	4302      	orrs	r2, r0
 8006580:	3340      	adds	r3, #64	@ 0x40
 8006582:	009b      	lsls	r3, r3, #2
 8006584:	440b      	add	r3, r1
 8006586:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8006588:	2300      	movs	r3, #0
}
 800658a:	4618      	mov	r0, r3
 800658c:	3714      	adds	r7, #20
 800658e:	46bd      	mov	sp, r7
 8006590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006594:	4770      	bx	lr

08006596 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8006596:	b480      	push	{r7}
 8006598:	b083      	sub	sp, #12
 800659a:	af00      	add	r7, sp, #0
 800659c:	6078      	str	r0, [r7, #4]
 800659e:	460b      	mov	r3, r1
 80065a0:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	887a      	ldrh	r2, [r7, #2]
 80065a8:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80065aa:	2300      	movs	r3, #0
}
 80065ac:	4618      	mov	r0, r3
 80065ae:	370c      	adds	r7, #12
 80065b0:	46bd      	mov	sp, r7
 80065b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b6:	4770      	bx	lr

080065b8 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80065b8:	b480      	push	{r7}
 80065ba:	b083      	sub	sp, #12
 80065bc:	af00      	add	r7, sp, #0
 80065be:	6078      	str	r0, [r7, #4]
 80065c0:	460b      	mov	r3, r1
 80065c2:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80065c4:	bf00      	nop
 80065c6:	370c      	adds	r7, #12
 80065c8:	46bd      	mov	sp, r7
 80065ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ce:	4770      	bx	lr

080065d0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80065d0:	b580      	push	{r7, lr}
 80065d2:	b086      	sub	sp, #24
 80065d4:	af00      	add	r7, sp, #0
 80065d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d101      	bne.n	80065e2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80065de:	2301      	movs	r3, #1
 80065e0:	e267      	b.n	8006ab2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	f003 0301 	and.w	r3, r3, #1
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d075      	beq.n	80066da <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80065ee:	4b88      	ldr	r3, [pc, #544]	@ (8006810 <HAL_RCC_OscConfig+0x240>)
 80065f0:	689b      	ldr	r3, [r3, #8]
 80065f2:	f003 030c 	and.w	r3, r3, #12
 80065f6:	2b04      	cmp	r3, #4
 80065f8:	d00c      	beq.n	8006614 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80065fa:	4b85      	ldr	r3, [pc, #532]	@ (8006810 <HAL_RCC_OscConfig+0x240>)
 80065fc:	689b      	ldr	r3, [r3, #8]
 80065fe:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8006602:	2b08      	cmp	r3, #8
 8006604:	d112      	bne.n	800662c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006606:	4b82      	ldr	r3, [pc, #520]	@ (8006810 <HAL_RCC_OscConfig+0x240>)
 8006608:	685b      	ldr	r3, [r3, #4]
 800660a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800660e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006612:	d10b      	bne.n	800662c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006614:	4b7e      	ldr	r3, [pc, #504]	@ (8006810 <HAL_RCC_OscConfig+0x240>)
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800661c:	2b00      	cmp	r3, #0
 800661e:	d05b      	beq.n	80066d8 <HAL_RCC_OscConfig+0x108>
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	685b      	ldr	r3, [r3, #4]
 8006624:	2b00      	cmp	r3, #0
 8006626:	d157      	bne.n	80066d8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006628:	2301      	movs	r3, #1
 800662a:	e242      	b.n	8006ab2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	685b      	ldr	r3, [r3, #4]
 8006630:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006634:	d106      	bne.n	8006644 <HAL_RCC_OscConfig+0x74>
 8006636:	4b76      	ldr	r3, [pc, #472]	@ (8006810 <HAL_RCC_OscConfig+0x240>)
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	4a75      	ldr	r2, [pc, #468]	@ (8006810 <HAL_RCC_OscConfig+0x240>)
 800663c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006640:	6013      	str	r3, [r2, #0]
 8006642:	e01d      	b.n	8006680 <HAL_RCC_OscConfig+0xb0>
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	685b      	ldr	r3, [r3, #4]
 8006648:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800664c:	d10c      	bne.n	8006668 <HAL_RCC_OscConfig+0x98>
 800664e:	4b70      	ldr	r3, [pc, #448]	@ (8006810 <HAL_RCC_OscConfig+0x240>)
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	4a6f      	ldr	r2, [pc, #444]	@ (8006810 <HAL_RCC_OscConfig+0x240>)
 8006654:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006658:	6013      	str	r3, [r2, #0]
 800665a:	4b6d      	ldr	r3, [pc, #436]	@ (8006810 <HAL_RCC_OscConfig+0x240>)
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	4a6c      	ldr	r2, [pc, #432]	@ (8006810 <HAL_RCC_OscConfig+0x240>)
 8006660:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006664:	6013      	str	r3, [r2, #0]
 8006666:	e00b      	b.n	8006680 <HAL_RCC_OscConfig+0xb0>
 8006668:	4b69      	ldr	r3, [pc, #420]	@ (8006810 <HAL_RCC_OscConfig+0x240>)
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	4a68      	ldr	r2, [pc, #416]	@ (8006810 <HAL_RCC_OscConfig+0x240>)
 800666e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006672:	6013      	str	r3, [r2, #0]
 8006674:	4b66      	ldr	r3, [pc, #408]	@ (8006810 <HAL_RCC_OscConfig+0x240>)
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	4a65      	ldr	r2, [pc, #404]	@ (8006810 <HAL_RCC_OscConfig+0x240>)
 800667a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800667e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	685b      	ldr	r3, [r3, #4]
 8006684:	2b00      	cmp	r3, #0
 8006686:	d013      	beq.n	80066b0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006688:	f7fd fa76 	bl	8003b78 <HAL_GetTick>
 800668c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800668e:	e008      	b.n	80066a2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006690:	f7fd fa72 	bl	8003b78 <HAL_GetTick>
 8006694:	4602      	mov	r2, r0
 8006696:	693b      	ldr	r3, [r7, #16]
 8006698:	1ad3      	subs	r3, r2, r3
 800669a:	2b64      	cmp	r3, #100	@ 0x64
 800669c:	d901      	bls.n	80066a2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800669e:	2303      	movs	r3, #3
 80066a0:	e207      	b.n	8006ab2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80066a2:	4b5b      	ldr	r3, [pc, #364]	@ (8006810 <HAL_RCC_OscConfig+0x240>)
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d0f0      	beq.n	8006690 <HAL_RCC_OscConfig+0xc0>
 80066ae:	e014      	b.n	80066da <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80066b0:	f7fd fa62 	bl	8003b78 <HAL_GetTick>
 80066b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80066b6:	e008      	b.n	80066ca <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80066b8:	f7fd fa5e 	bl	8003b78 <HAL_GetTick>
 80066bc:	4602      	mov	r2, r0
 80066be:	693b      	ldr	r3, [r7, #16]
 80066c0:	1ad3      	subs	r3, r2, r3
 80066c2:	2b64      	cmp	r3, #100	@ 0x64
 80066c4:	d901      	bls.n	80066ca <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80066c6:	2303      	movs	r3, #3
 80066c8:	e1f3      	b.n	8006ab2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80066ca:	4b51      	ldr	r3, [pc, #324]	@ (8006810 <HAL_RCC_OscConfig+0x240>)
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d1f0      	bne.n	80066b8 <HAL_RCC_OscConfig+0xe8>
 80066d6:	e000      	b.n	80066da <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80066d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	f003 0302 	and.w	r3, r3, #2
 80066e2:	2b00      	cmp	r3, #0
 80066e4:	d063      	beq.n	80067ae <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80066e6:	4b4a      	ldr	r3, [pc, #296]	@ (8006810 <HAL_RCC_OscConfig+0x240>)
 80066e8:	689b      	ldr	r3, [r3, #8]
 80066ea:	f003 030c 	and.w	r3, r3, #12
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d00b      	beq.n	800670a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80066f2:	4b47      	ldr	r3, [pc, #284]	@ (8006810 <HAL_RCC_OscConfig+0x240>)
 80066f4:	689b      	ldr	r3, [r3, #8]
 80066f6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80066fa:	2b08      	cmp	r3, #8
 80066fc:	d11c      	bne.n	8006738 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80066fe:	4b44      	ldr	r3, [pc, #272]	@ (8006810 <HAL_RCC_OscConfig+0x240>)
 8006700:	685b      	ldr	r3, [r3, #4]
 8006702:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006706:	2b00      	cmp	r3, #0
 8006708:	d116      	bne.n	8006738 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800670a:	4b41      	ldr	r3, [pc, #260]	@ (8006810 <HAL_RCC_OscConfig+0x240>)
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	f003 0302 	and.w	r3, r3, #2
 8006712:	2b00      	cmp	r3, #0
 8006714:	d005      	beq.n	8006722 <HAL_RCC_OscConfig+0x152>
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	68db      	ldr	r3, [r3, #12]
 800671a:	2b01      	cmp	r3, #1
 800671c:	d001      	beq.n	8006722 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800671e:	2301      	movs	r3, #1
 8006720:	e1c7      	b.n	8006ab2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006722:	4b3b      	ldr	r3, [pc, #236]	@ (8006810 <HAL_RCC_OscConfig+0x240>)
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	691b      	ldr	r3, [r3, #16]
 800672e:	00db      	lsls	r3, r3, #3
 8006730:	4937      	ldr	r1, [pc, #220]	@ (8006810 <HAL_RCC_OscConfig+0x240>)
 8006732:	4313      	orrs	r3, r2
 8006734:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006736:	e03a      	b.n	80067ae <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	68db      	ldr	r3, [r3, #12]
 800673c:	2b00      	cmp	r3, #0
 800673e:	d020      	beq.n	8006782 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006740:	4b34      	ldr	r3, [pc, #208]	@ (8006814 <HAL_RCC_OscConfig+0x244>)
 8006742:	2201      	movs	r2, #1
 8006744:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006746:	f7fd fa17 	bl	8003b78 <HAL_GetTick>
 800674a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800674c:	e008      	b.n	8006760 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800674e:	f7fd fa13 	bl	8003b78 <HAL_GetTick>
 8006752:	4602      	mov	r2, r0
 8006754:	693b      	ldr	r3, [r7, #16]
 8006756:	1ad3      	subs	r3, r2, r3
 8006758:	2b02      	cmp	r3, #2
 800675a:	d901      	bls.n	8006760 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800675c:	2303      	movs	r3, #3
 800675e:	e1a8      	b.n	8006ab2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006760:	4b2b      	ldr	r3, [pc, #172]	@ (8006810 <HAL_RCC_OscConfig+0x240>)
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	f003 0302 	and.w	r3, r3, #2
 8006768:	2b00      	cmp	r3, #0
 800676a:	d0f0      	beq.n	800674e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800676c:	4b28      	ldr	r3, [pc, #160]	@ (8006810 <HAL_RCC_OscConfig+0x240>)
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	691b      	ldr	r3, [r3, #16]
 8006778:	00db      	lsls	r3, r3, #3
 800677a:	4925      	ldr	r1, [pc, #148]	@ (8006810 <HAL_RCC_OscConfig+0x240>)
 800677c:	4313      	orrs	r3, r2
 800677e:	600b      	str	r3, [r1, #0]
 8006780:	e015      	b.n	80067ae <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006782:	4b24      	ldr	r3, [pc, #144]	@ (8006814 <HAL_RCC_OscConfig+0x244>)
 8006784:	2200      	movs	r2, #0
 8006786:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006788:	f7fd f9f6 	bl	8003b78 <HAL_GetTick>
 800678c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800678e:	e008      	b.n	80067a2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006790:	f7fd f9f2 	bl	8003b78 <HAL_GetTick>
 8006794:	4602      	mov	r2, r0
 8006796:	693b      	ldr	r3, [r7, #16]
 8006798:	1ad3      	subs	r3, r2, r3
 800679a:	2b02      	cmp	r3, #2
 800679c:	d901      	bls.n	80067a2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800679e:	2303      	movs	r3, #3
 80067a0:	e187      	b.n	8006ab2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80067a2:	4b1b      	ldr	r3, [pc, #108]	@ (8006810 <HAL_RCC_OscConfig+0x240>)
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	f003 0302 	and.w	r3, r3, #2
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d1f0      	bne.n	8006790 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	f003 0308 	and.w	r3, r3, #8
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d036      	beq.n	8006828 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	695b      	ldr	r3, [r3, #20]
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d016      	beq.n	80067f0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80067c2:	4b15      	ldr	r3, [pc, #84]	@ (8006818 <HAL_RCC_OscConfig+0x248>)
 80067c4:	2201      	movs	r2, #1
 80067c6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80067c8:	f7fd f9d6 	bl	8003b78 <HAL_GetTick>
 80067cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80067ce:	e008      	b.n	80067e2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80067d0:	f7fd f9d2 	bl	8003b78 <HAL_GetTick>
 80067d4:	4602      	mov	r2, r0
 80067d6:	693b      	ldr	r3, [r7, #16]
 80067d8:	1ad3      	subs	r3, r2, r3
 80067da:	2b02      	cmp	r3, #2
 80067dc:	d901      	bls.n	80067e2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80067de:	2303      	movs	r3, #3
 80067e0:	e167      	b.n	8006ab2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80067e2:	4b0b      	ldr	r3, [pc, #44]	@ (8006810 <HAL_RCC_OscConfig+0x240>)
 80067e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80067e6:	f003 0302 	and.w	r3, r3, #2
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d0f0      	beq.n	80067d0 <HAL_RCC_OscConfig+0x200>
 80067ee:	e01b      	b.n	8006828 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80067f0:	4b09      	ldr	r3, [pc, #36]	@ (8006818 <HAL_RCC_OscConfig+0x248>)
 80067f2:	2200      	movs	r2, #0
 80067f4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80067f6:	f7fd f9bf 	bl	8003b78 <HAL_GetTick>
 80067fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80067fc:	e00e      	b.n	800681c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80067fe:	f7fd f9bb 	bl	8003b78 <HAL_GetTick>
 8006802:	4602      	mov	r2, r0
 8006804:	693b      	ldr	r3, [r7, #16]
 8006806:	1ad3      	subs	r3, r2, r3
 8006808:	2b02      	cmp	r3, #2
 800680a:	d907      	bls.n	800681c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800680c:	2303      	movs	r3, #3
 800680e:	e150      	b.n	8006ab2 <HAL_RCC_OscConfig+0x4e2>
 8006810:	40023800 	.word	0x40023800
 8006814:	42470000 	.word	0x42470000
 8006818:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800681c:	4b88      	ldr	r3, [pc, #544]	@ (8006a40 <HAL_RCC_OscConfig+0x470>)
 800681e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006820:	f003 0302 	and.w	r3, r3, #2
 8006824:	2b00      	cmp	r3, #0
 8006826:	d1ea      	bne.n	80067fe <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	f003 0304 	and.w	r3, r3, #4
 8006830:	2b00      	cmp	r3, #0
 8006832:	f000 8097 	beq.w	8006964 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006836:	2300      	movs	r3, #0
 8006838:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800683a:	4b81      	ldr	r3, [pc, #516]	@ (8006a40 <HAL_RCC_OscConfig+0x470>)
 800683c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800683e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006842:	2b00      	cmp	r3, #0
 8006844:	d10f      	bne.n	8006866 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006846:	2300      	movs	r3, #0
 8006848:	60bb      	str	r3, [r7, #8]
 800684a:	4b7d      	ldr	r3, [pc, #500]	@ (8006a40 <HAL_RCC_OscConfig+0x470>)
 800684c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800684e:	4a7c      	ldr	r2, [pc, #496]	@ (8006a40 <HAL_RCC_OscConfig+0x470>)
 8006850:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006854:	6413      	str	r3, [r2, #64]	@ 0x40
 8006856:	4b7a      	ldr	r3, [pc, #488]	@ (8006a40 <HAL_RCC_OscConfig+0x470>)
 8006858:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800685a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800685e:	60bb      	str	r3, [r7, #8]
 8006860:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006862:	2301      	movs	r3, #1
 8006864:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006866:	4b77      	ldr	r3, [pc, #476]	@ (8006a44 <HAL_RCC_OscConfig+0x474>)
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800686e:	2b00      	cmp	r3, #0
 8006870:	d118      	bne.n	80068a4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006872:	4b74      	ldr	r3, [pc, #464]	@ (8006a44 <HAL_RCC_OscConfig+0x474>)
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	4a73      	ldr	r2, [pc, #460]	@ (8006a44 <HAL_RCC_OscConfig+0x474>)
 8006878:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800687c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800687e:	f7fd f97b 	bl	8003b78 <HAL_GetTick>
 8006882:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006884:	e008      	b.n	8006898 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006886:	f7fd f977 	bl	8003b78 <HAL_GetTick>
 800688a:	4602      	mov	r2, r0
 800688c:	693b      	ldr	r3, [r7, #16]
 800688e:	1ad3      	subs	r3, r2, r3
 8006890:	2b02      	cmp	r3, #2
 8006892:	d901      	bls.n	8006898 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006894:	2303      	movs	r3, #3
 8006896:	e10c      	b.n	8006ab2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006898:	4b6a      	ldr	r3, [pc, #424]	@ (8006a44 <HAL_RCC_OscConfig+0x474>)
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d0f0      	beq.n	8006886 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	689b      	ldr	r3, [r3, #8]
 80068a8:	2b01      	cmp	r3, #1
 80068aa:	d106      	bne.n	80068ba <HAL_RCC_OscConfig+0x2ea>
 80068ac:	4b64      	ldr	r3, [pc, #400]	@ (8006a40 <HAL_RCC_OscConfig+0x470>)
 80068ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80068b0:	4a63      	ldr	r2, [pc, #396]	@ (8006a40 <HAL_RCC_OscConfig+0x470>)
 80068b2:	f043 0301 	orr.w	r3, r3, #1
 80068b6:	6713      	str	r3, [r2, #112]	@ 0x70
 80068b8:	e01c      	b.n	80068f4 <HAL_RCC_OscConfig+0x324>
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	689b      	ldr	r3, [r3, #8]
 80068be:	2b05      	cmp	r3, #5
 80068c0:	d10c      	bne.n	80068dc <HAL_RCC_OscConfig+0x30c>
 80068c2:	4b5f      	ldr	r3, [pc, #380]	@ (8006a40 <HAL_RCC_OscConfig+0x470>)
 80068c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80068c6:	4a5e      	ldr	r2, [pc, #376]	@ (8006a40 <HAL_RCC_OscConfig+0x470>)
 80068c8:	f043 0304 	orr.w	r3, r3, #4
 80068cc:	6713      	str	r3, [r2, #112]	@ 0x70
 80068ce:	4b5c      	ldr	r3, [pc, #368]	@ (8006a40 <HAL_RCC_OscConfig+0x470>)
 80068d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80068d2:	4a5b      	ldr	r2, [pc, #364]	@ (8006a40 <HAL_RCC_OscConfig+0x470>)
 80068d4:	f043 0301 	orr.w	r3, r3, #1
 80068d8:	6713      	str	r3, [r2, #112]	@ 0x70
 80068da:	e00b      	b.n	80068f4 <HAL_RCC_OscConfig+0x324>
 80068dc:	4b58      	ldr	r3, [pc, #352]	@ (8006a40 <HAL_RCC_OscConfig+0x470>)
 80068de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80068e0:	4a57      	ldr	r2, [pc, #348]	@ (8006a40 <HAL_RCC_OscConfig+0x470>)
 80068e2:	f023 0301 	bic.w	r3, r3, #1
 80068e6:	6713      	str	r3, [r2, #112]	@ 0x70
 80068e8:	4b55      	ldr	r3, [pc, #340]	@ (8006a40 <HAL_RCC_OscConfig+0x470>)
 80068ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80068ec:	4a54      	ldr	r2, [pc, #336]	@ (8006a40 <HAL_RCC_OscConfig+0x470>)
 80068ee:	f023 0304 	bic.w	r3, r3, #4
 80068f2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	689b      	ldr	r3, [r3, #8]
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d015      	beq.n	8006928 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80068fc:	f7fd f93c 	bl	8003b78 <HAL_GetTick>
 8006900:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006902:	e00a      	b.n	800691a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006904:	f7fd f938 	bl	8003b78 <HAL_GetTick>
 8006908:	4602      	mov	r2, r0
 800690a:	693b      	ldr	r3, [r7, #16]
 800690c:	1ad3      	subs	r3, r2, r3
 800690e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006912:	4293      	cmp	r3, r2
 8006914:	d901      	bls.n	800691a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006916:	2303      	movs	r3, #3
 8006918:	e0cb      	b.n	8006ab2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800691a:	4b49      	ldr	r3, [pc, #292]	@ (8006a40 <HAL_RCC_OscConfig+0x470>)
 800691c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800691e:	f003 0302 	and.w	r3, r3, #2
 8006922:	2b00      	cmp	r3, #0
 8006924:	d0ee      	beq.n	8006904 <HAL_RCC_OscConfig+0x334>
 8006926:	e014      	b.n	8006952 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006928:	f7fd f926 	bl	8003b78 <HAL_GetTick>
 800692c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800692e:	e00a      	b.n	8006946 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006930:	f7fd f922 	bl	8003b78 <HAL_GetTick>
 8006934:	4602      	mov	r2, r0
 8006936:	693b      	ldr	r3, [r7, #16]
 8006938:	1ad3      	subs	r3, r2, r3
 800693a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800693e:	4293      	cmp	r3, r2
 8006940:	d901      	bls.n	8006946 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006942:	2303      	movs	r3, #3
 8006944:	e0b5      	b.n	8006ab2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006946:	4b3e      	ldr	r3, [pc, #248]	@ (8006a40 <HAL_RCC_OscConfig+0x470>)
 8006948:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800694a:	f003 0302 	and.w	r3, r3, #2
 800694e:	2b00      	cmp	r3, #0
 8006950:	d1ee      	bne.n	8006930 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006952:	7dfb      	ldrb	r3, [r7, #23]
 8006954:	2b01      	cmp	r3, #1
 8006956:	d105      	bne.n	8006964 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006958:	4b39      	ldr	r3, [pc, #228]	@ (8006a40 <HAL_RCC_OscConfig+0x470>)
 800695a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800695c:	4a38      	ldr	r2, [pc, #224]	@ (8006a40 <HAL_RCC_OscConfig+0x470>)
 800695e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006962:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	699b      	ldr	r3, [r3, #24]
 8006968:	2b00      	cmp	r3, #0
 800696a:	f000 80a1 	beq.w	8006ab0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800696e:	4b34      	ldr	r3, [pc, #208]	@ (8006a40 <HAL_RCC_OscConfig+0x470>)
 8006970:	689b      	ldr	r3, [r3, #8]
 8006972:	f003 030c 	and.w	r3, r3, #12
 8006976:	2b08      	cmp	r3, #8
 8006978:	d05c      	beq.n	8006a34 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	699b      	ldr	r3, [r3, #24]
 800697e:	2b02      	cmp	r3, #2
 8006980:	d141      	bne.n	8006a06 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006982:	4b31      	ldr	r3, [pc, #196]	@ (8006a48 <HAL_RCC_OscConfig+0x478>)
 8006984:	2200      	movs	r2, #0
 8006986:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006988:	f7fd f8f6 	bl	8003b78 <HAL_GetTick>
 800698c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800698e:	e008      	b.n	80069a2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006990:	f7fd f8f2 	bl	8003b78 <HAL_GetTick>
 8006994:	4602      	mov	r2, r0
 8006996:	693b      	ldr	r3, [r7, #16]
 8006998:	1ad3      	subs	r3, r2, r3
 800699a:	2b02      	cmp	r3, #2
 800699c:	d901      	bls.n	80069a2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800699e:	2303      	movs	r3, #3
 80069a0:	e087      	b.n	8006ab2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80069a2:	4b27      	ldr	r3, [pc, #156]	@ (8006a40 <HAL_RCC_OscConfig+0x470>)
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d1f0      	bne.n	8006990 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	69da      	ldr	r2, [r3, #28]
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	6a1b      	ldr	r3, [r3, #32]
 80069b6:	431a      	orrs	r2, r3
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069bc:	019b      	lsls	r3, r3, #6
 80069be:	431a      	orrs	r2, r3
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069c4:	085b      	lsrs	r3, r3, #1
 80069c6:	3b01      	subs	r3, #1
 80069c8:	041b      	lsls	r3, r3, #16
 80069ca:	431a      	orrs	r2, r3
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069d0:	061b      	lsls	r3, r3, #24
 80069d2:	491b      	ldr	r1, [pc, #108]	@ (8006a40 <HAL_RCC_OscConfig+0x470>)
 80069d4:	4313      	orrs	r3, r2
 80069d6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80069d8:	4b1b      	ldr	r3, [pc, #108]	@ (8006a48 <HAL_RCC_OscConfig+0x478>)
 80069da:	2201      	movs	r2, #1
 80069dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80069de:	f7fd f8cb 	bl	8003b78 <HAL_GetTick>
 80069e2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80069e4:	e008      	b.n	80069f8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80069e6:	f7fd f8c7 	bl	8003b78 <HAL_GetTick>
 80069ea:	4602      	mov	r2, r0
 80069ec:	693b      	ldr	r3, [r7, #16]
 80069ee:	1ad3      	subs	r3, r2, r3
 80069f0:	2b02      	cmp	r3, #2
 80069f2:	d901      	bls.n	80069f8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80069f4:	2303      	movs	r3, #3
 80069f6:	e05c      	b.n	8006ab2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80069f8:	4b11      	ldr	r3, [pc, #68]	@ (8006a40 <HAL_RCC_OscConfig+0x470>)
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d0f0      	beq.n	80069e6 <HAL_RCC_OscConfig+0x416>
 8006a04:	e054      	b.n	8006ab0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006a06:	4b10      	ldr	r3, [pc, #64]	@ (8006a48 <HAL_RCC_OscConfig+0x478>)
 8006a08:	2200      	movs	r2, #0
 8006a0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006a0c:	f7fd f8b4 	bl	8003b78 <HAL_GetTick>
 8006a10:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006a12:	e008      	b.n	8006a26 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006a14:	f7fd f8b0 	bl	8003b78 <HAL_GetTick>
 8006a18:	4602      	mov	r2, r0
 8006a1a:	693b      	ldr	r3, [r7, #16]
 8006a1c:	1ad3      	subs	r3, r2, r3
 8006a1e:	2b02      	cmp	r3, #2
 8006a20:	d901      	bls.n	8006a26 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006a22:	2303      	movs	r3, #3
 8006a24:	e045      	b.n	8006ab2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006a26:	4b06      	ldr	r3, [pc, #24]	@ (8006a40 <HAL_RCC_OscConfig+0x470>)
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d1f0      	bne.n	8006a14 <HAL_RCC_OscConfig+0x444>
 8006a32:	e03d      	b.n	8006ab0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	699b      	ldr	r3, [r3, #24]
 8006a38:	2b01      	cmp	r3, #1
 8006a3a:	d107      	bne.n	8006a4c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006a3c:	2301      	movs	r3, #1
 8006a3e:	e038      	b.n	8006ab2 <HAL_RCC_OscConfig+0x4e2>
 8006a40:	40023800 	.word	0x40023800
 8006a44:	40007000 	.word	0x40007000
 8006a48:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006a4c:	4b1b      	ldr	r3, [pc, #108]	@ (8006abc <HAL_RCC_OscConfig+0x4ec>)
 8006a4e:	685b      	ldr	r3, [r3, #4]
 8006a50:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	699b      	ldr	r3, [r3, #24]
 8006a56:	2b01      	cmp	r3, #1
 8006a58:	d028      	beq.n	8006aac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006a64:	429a      	cmp	r2, r3
 8006a66:	d121      	bne.n	8006aac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006a72:	429a      	cmp	r2, r3
 8006a74:	d11a      	bne.n	8006aac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006a76:	68fa      	ldr	r2, [r7, #12]
 8006a78:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006a7c:	4013      	ands	r3, r2
 8006a7e:	687a      	ldr	r2, [r7, #4]
 8006a80:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006a82:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006a84:	4293      	cmp	r3, r2
 8006a86:	d111      	bne.n	8006aac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a92:	085b      	lsrs	r3, r3, #1
 8006a94:	3b01      	subs	r3, #1
 8006a96:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006a98:	429a      	cmp	r2, r3
 8006a9a:	d107      	bne.n	8006aac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006aa6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006aa8:	429a      	cmp	r2, r3
 8006aaa:	d001      	beq.n	8006ab0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8006aac:	2301      	movs	r3, #1
 8006aae:	e000      	b.n	8006ab2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006ab0:	2300      	movs	r3, #0
}
 8006ab2:	4618      	mov	r0, r3
 8006ab4:	3718      	adds	r7, #24
 8006ab6:	46bd      	mov	sp, r7
 8006ab8:	bd80      	pop	{r7, pc}
 8006aba:	bf00      	nop
 8006abc:	40023800 	.word	0x40023800

08006ac0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006ac0:	b580      	push	{r7, lr}
 8006ac2:	b084      	sub	sp, #16
 8006ac4:	af00      	add	r7, sp, #0
 8006ac6:	6078      	str	r0, [r7, #4]
 8006ac8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d101      	bne.n	8006ad4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006ad0:	2301      	movs	r3, #1
 8006ad2:	e0cc      	b.n	8006c6e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006ad4:	4b68      	ldr	r3, [pc, #416]	@ (8006c78 <HAL_RCC_ClockConfig+0x1b8>)
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	f003 0307 	and.w	r3, r3, #7
 8006adc:	683a      	ldr	r2, [r7, #0]
 8006ade:	429a      	cmp	r2, r3
 8006ae0:	d90c      	bls.n	8006afc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006ae2:	4b65      	ldr	r3, [pc, #404]	@ (8006c78 <HAL_RCC_ClockConfig+0x1b8>)
 8006ae4:	683a      	ldr	r2, [r7, #0]
 8006ae6:	b2d2      	uxtb	r2, r2
 8006ae8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006aea:	4b63      	ldr	r3, [pc, #396]	@ (8006c78 <HAL_RCC_ClockConfig+0x1b8>)
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	f003 0307 	and.w	r3, r3, #7
 8006af2:	683a      	ldr	r2, [r7, #0]
 8006af4:	429a      	cmp	r2, r3
 8006af6:	d001      	beq.n	8006afc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006af8:	2301      	movs	r3, #1
 8006afa:	e0b8      	b.n	8006c6e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	f003 0302 	and.w	r3, r3, #2
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d020      	beq.n	8006b4a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	f003 0304 	and.w	r3, r3, #4
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d005      	beq.n	8006b20 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006b14:	4b59      	ldr	r3, [pc, #356]	@ (8006c7c <HAL_RCC_ClockConfig+0x1bc>)
 8006b16:	689b      	ldr	r3, [r3, #8]
 8006b18:	4a58      	ldr	r2, [pc, #352]	@ (8006c7c <HAL_RCC_ClockConfig+0x1bc>)
 8006b1a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006b1e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	f003 0308 	and.w	r3, r3, #8
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d005      	beq.n	8006b38 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006b2c:	4b53      	ldr	r3, [pc, #332]	@ (8006c7c <HAL_RCC_ClockConfig+0x1bc>)
 8006b2e:	689b      	ldr	r3, [r3, #8]
 8006b30:	4a52      	ldr	r2, [pc, #328]	@ (8006c7c <HAL_RCC_ClockConfig+0x1bc>)
 8006b32:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8006b36:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006b38:	4b50      	ldr	r3, [pc, #320]	@ (8006c7c <HAL_RCC_ClockConfig+0x1bc>)
 8006b3a:	689b      	ldr	r3, [r3, #8]
 8006b3c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	689b      	ldr	r3, [r3, #8]
 8006b44:	494d      	ldr	r1, [pc, #308]	@ (8006c7c <HAL_RCC_ClockConfig+0x1bc>)
 8006b46:	4313      	orrs	r3, r2
 8006b48:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	f003 0301 	and.w	r3, r3, #1
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d044      	beq.n	8006be0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	685b      	ldr	r3, [r3, #4]
 8006b5a:	2b01      	cmp	r3, #1
 8006b5c:	d107      	bne.n	8006b6e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006b5e:	4b47      	ldr	r3, [pc, #284]	@ (8006c7c <HAL_RCC_ClockConfig+0x1bc>)
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d119      	bne.n	8006b9e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006b6a:	2301      	movs	r3, #1
 8006b6c:	e07f      	b.n	8006c6e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	685b      	ldr	r3, [r3, #4]
 8006b72:	2b02      	cmp	r3, #2
 8006b74:	d003      	beq.n	8006b7e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006b7a:	2b03      	cmp	r3, #3
 8006b7c:	d107      	bne.n	8006b8e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006b7e:	4b3f      	ldr	r3, [pc, #252]	@ (8006c7c <HAL_RCC_ClockConfig+0x1bc>)
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d109      	bne.n	8006b9e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006b8a:	2301      	movs	r3, #1
 8006b8c:	e06f      	b.n	8006c6e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006b8e:	4b3b      	ldr	r3, [pc, #236]	@ (8006c7c <HAL_RCC_ClockConfig+0x1bc>)
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	f003 0302 	and.w	r3, r3, #2
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d101      	bne.n	8006b9e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006b9a:	2301      	movs	r3, #1
 8006b9c:	e067      	b.n	8006c6e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006b9e:	4b37      	ldr	r3, [pc, #220]	@ (8006c7c <HAL_RCC_ClockConfig+0x1bc>)
 8006ba0:	689b      	ldr	r3, [r3, #8]
 8006ba2:	f023 0203 	bic.w	r2, r3, #3
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	685b      	ldr	r3, [r3, #4]
 8006baa:	4934      	ldr	r1, [pc, #208]	@ (8006c7c <HAL_RCC_ClockConfig+0x1bc>)
 8006bac:	4313      	orrs	r3, r2
 8006bae:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006bb0:	f7fc ffe2 	bl	8003b78 <HAL_GetTick>
 8006bb4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006bb6:	e00a      	b.n	8006bce <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006bb8:	f7fc ffde 	bl	8003b78 <HAL_GetTick>
 8006bbc:	4602      	mov	r2, r0
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	1ad3      	subs	r3, r2, r3
 8006bc2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006bc6:	4293      	cmp	r3, r2
 8006bc8:	d901      	bls.n	8006bce <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006bca:	2303      	movs	r3, #3
 8006bcc:	e04f      	b.n	8006c6e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006bce:	4b2b      	ldr	r3, [pc, #172]	@ (8006c7c <HAL_RCC_ClockConfig+0x1bc>)
 8006bd0:	689b      	ldr	r3, [r3, #8]
 8006bd2:	f003 020c 	and.w	r2, r3, #12
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	685b      	ldr	r3, [r3, #4]
 8006bda:	009b      	lsls	r3, r3, #2
 8006bdc:	429a      	cmp	r2, r3
 8006bde:	d1eb      	bne.n	8006bb8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006be0:	4b25      	ldr	r3, [pc, #148]	@ (8006c78 <HAL_RCC_ClockConfig+0x1b8>)
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	f003 0307 	and.w	r3, r3, #7
 8006be8:	683a      	ldr	r2, [r7, #0]
 8006bea:	429a      	cmp	r2, r3
 8006bec:	d20c      	bcs.n	8006c08 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006bee:	4b22      	ldr	r3, [pc, #136]	@ (8006c78 <HAL_RCC_ClockConfig+0x1b8>)
 8006bf0:	683a      	ldr	r2, [r7, #0]
 8006bf2:	b2d2      	uxtb	r2, r2
 8006bf4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006bf6:	4b20      	ldr	r3, [pc, #128]	@ (8006c78 <HAL_RCC_ClockConfig+0x1b8>)
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	f003 0307 	and.w	r3, r3, #7
 8006bfe:	683a      	ldr	r2, [r7, #0]
 8006c00:	429a      	cmp	r2, r3
 8006c02:	d001      	beq.n	8006c08 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006c04:	2301      	movs	r3, #1
 8006c06:	e032      	b.n	8006c6e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	f003 0304 	and.w	r3, r3, #4
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d008      	beq.n	8006c26 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006c14:	4b19      	ldr	r3, [pc, #100]	@ (8006c7c <HAL_RCC_ClockConfig+0x1bc>)
 8006c16:	689b      	ldr	r3, [r3, #8]
 8006c18:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	68db      	ldr	r3, [r3, #12]
 8006c20:	4916      	ldr	r1, [pc, #88]	@ (8006c7c <HAL_RCC_ClockConfig+0x1bc>)
 8006c22:	4313      	orrs	r3, r2
 8006c24:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	f003 0308 	and.w	r3, r3, #8
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d009      	beq.n	8006c46 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006c32:	4b12      	ldr	r3, [pc, #72]	@ (8006c7c <HAL_RCC_ClockConfig+0x1bc>)
 8006c34:	689b      	ldr	r3, [r3, #8]
 8006c36:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	691b      	ldr	r3, [r3, #16]
 8006c3e:	00db      	lsls	r3, r3, #3
 8006c40:	490e      	ldr	r1, [pc, #56]	@ (8006c7c <HAL_RCC_ClockConfig+0x1bc>)
 8006c42:	4313      	orrs	r3, r2
 8006c44:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006c46:	f000 f821 	bl	8006c8c <HAL_RCC_GetSysClockFreq>
 8006c4a:	4602      	mov	r2, r0
 8006c4c:	4b0b      	ldr	r3, [pc, #44]	@ (8006c7c <HAL_RCC_ClockConfig+0x1bc>)
 8006c4e:	689b      	ldr	r3, [r3, #8]
 8006c50:	091b      	lsrs	r3, r3, #4
 8006c52:	f003 030f 	and.w	r3, r3, #15
 8006c56:	490a      	ldr	r1, [pc, #40]	@ (8006c80 <HAL_RCC_ClockConfig+0x1c0>)
 8006c58:	5ccb      	ldrb	r3, [r1, r3]
 8006c5a:	fa22 f303 	lsr.w	r3, r2, r3
 8006c5e:	4a09      	ldr	r2, [pc, #36]	@ (8006c84 <HAL_RCC_ClockConfig+0x1c4>)
 8006c60:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8006c62:	4b09      	ldr	r3, [pc, #36]	@ (8006c88 <HAL_RCC_ClockConfig+0x1c8>)
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	4618      	mov	r0, r3
 8006c68:	f7fc ff42 	bl	8003af0 <HAL_InitTick>

  return HAL_OK;
 8006c6c:	2300      	movs	r3, #0
}
 8006c6e:	4618      	mov	r0, r3
 8006c70:	3710      	adds	r7, #16
 8006c72:	46bd      	mov	sp, r7
 8006c74:	bd80      	pop	{r7, pc}
 8006c76:	bf00      	nop
 8006c78:	40023c00 	.word	0x40023c00
 8006c7c:	40023800 	.word	0x40023800
 8006c80:	0800f4f8 	.word	0x0800f4f8
 8006c84:	20000000 	.word	0x20000000
 8006c88:	20000004 	.word	0x20000004

08006c8c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006c8c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006c90:	b090      	sub	sp, #64	@ 0x40
 8006c92:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006c94:	2300      	movs	r3, #0
 8006c96:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8006c98:	2300      	movs	r3, #0
 8006c9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8006c9c:	2300      	movs	r3, #0
 8006c9e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8006ca0:	2300      	movs	r3, #0
 8006ca2:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006ca4:	4b59      	ldr	r3, [pc, #356]	@ (8006e0c <HAL_RCC_GetSysClockFreq+0x180>)
 8006ca6:	689b      	ldr	r3, [r3, #8]
 8006ca8:	f003 030c 	and.w	r3, r3, #12
 8006cac:	2b08      	cmp	r3, #8
 8006cae:	d00d      	beq.n	8006ccc <HAL_RCC_GetSysClockFreq+0x40>
 8006cb0:	2b08      	cmp	r3, #8
 8006cb2:	f200 80a1 	bhi.w	8006df8 <HAL_RCC_GetSysClockFreq+0x16c>
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d002      	beq.n	8006cc0 <HAL_RCC_GetSysClockFreq+0x34>
 8006cba:	2b04      	cmp	r3, #4
 8006cbc:	d003      	beq.n	8006cc6 <HAL_RCC_GetSysClockFreq+0x3a>
 8006cbe:	e09b      	b.n	8006df8 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006cc0:	4b53      	ldr	r3, [pc, #332]	@ (8006e10 <HAL_RCC_GetSysClockFreq+0x184>)
 8006cc2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006cc4:	e09b      	b.n	8006dfe <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006cc6:	4b53      	ldr	r3, [pc, #332]	@ (8006e14 <HAL_RCC_GetSysClockFreq+0x188>)
 8006cc8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006cca:	e098      	b.n	8006dfe <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006ccc:	4b4f      	ldr	r3, [pc, #316]	@ (8006e0c <HAL_RCC_GetSysClockFreq+0x180>)
 8006cce:	685b      	ldr	r3, [r3, #4]
 8006cd0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006cd4:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006cd6:	4b4d      	ldr	r3, [pc, #308]	@ (8006e0c <HAL_RCC_GetSysClockFreq+0x180>)
 8006cd8:	685b      	ldr	r3, [r3, #4]
 8006cda:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d028      	beq.n	8006d34 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006ce2:	4b4a      	ldr	r3, [pc, #296]	@ (8006e0c <HAL_RCC_GetSysClockFreq+0x180>)
 8006ce4:	685b      	ldr	r3, [r3, #4]
 8006ce6:	099b      	lsrs	r3, r3, #6
 8006ce8:	2200      	movs	r2, #0
 8006cea:	623b      	str	r3, [r7, #32]
 8006cec:	627a      	str	r2, [r7, #36]	@ 0x24
 8006cee:	6a3b      	ldr	r3, [r7, #32]
 8006cf0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8006cf4:	2100      	movs	r1, #0
 8006cf6:	4b47      	ldr	r3, [pc, #284]	@ (8006e14 <HAL_RCC_GetSysClockFreq+0x188>)
 8006cf8:	fb03 f201 	mul.w	r2, r3, r1
 8006cfc:	2300      	movs	r3, #0
 8006cfe:	fb00 f303 	mul.w	r3, r0, r3
 8006d02:	4413      	add	r3, r2
 8006d04:	4a43      	ldr	r2, [pc, #268]	@ (8006e14 <HAL_RCC_GetSysClockFreq+0x188>)
 8006d06:	fba0 1202 	umull	r1, r2, r0, r2
 8006d0a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006d0c:	460a      	mov	r2, r1
 8006d0e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8006d10:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006d12:	4413      	add	r3, r2
 8006d14:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006d16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006d18:	2200      	movs	r2, #0
 8006d1a:	61bb      	str	r3, [r7, #24]
 8006d1c:	61fa      	str	r2, [r7, #28]
 8006d1e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006d22:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8006d26:	f7f9 ff47 	bl	8000bb8 <__aeabi_uldivmod>
 8006d2a:	4602      	mov	r2, r0
 8006d2c:	460b      	mov	r3, r1
 8006d2e:	4613      	mov	r3, r2
 8006d30:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006d32:	e053      	b.n	8006ddc <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006d34:	4b35      	ldr	r3, [pc, #212]	@ (8006e0c <HAL_RCC_GetSysClockFreq+0x180>)
 8006d36:	685b      	ldr	r3, [r3, #4]
 8006d38:	099b      	lsrs	r3, r3, #6
 8006d3a:	2200      	movs	r2, #0
 8006d3c:	613b      	str	r3, [r7, #16]
 8006d3e:	617a      	str	r2, [r7, #20]
 8006d40:	693b      	ldr	r3, [r7, #16]
 8006d42:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8006d46:	f04f 0b00 	mov.w	fp, #0
 8006d4a:	4652      	mov	r2, sl
 8006d4c:	465b      	mov	r3, fp
 8006d4e:	f04f 0000 	mov.w	r0, #0
 8006d52:	f04f 0100 	mov.w	r1, #0
 8006d56:	0159      	lsls	r1, r3, #5
 8006d58:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006d5c:	0150      	lsls	r0, r2, #5
 8006d5e:	4602      	mov	r2, r0
 8006d60:	460b      	mov	r3, r1
 8006d62:	ebb2 080a 	subs.w	r8, r2, sl
 8006d66:	eb63 090b 	sbc.w	r9, r3, fp
 8006d6a:	f04f 0200 	mov.w	r2, #0
 8006d6e:	f04f 0300 	mov.w	r3, #0
 8006d72:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8006d76:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8006d7a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8006d7e:	ebb2 0408 	subs.w	r4, r2, r8
 8006d82:	eb63 0509 	sbc.w	r5, r3, r9
 8006d86:	f04f 0200 	mov.w	r2, #0
 8006d8a:	f04f 0300 	mov.w	r3, #0
 8006d8e:	00eb      	lsls	r3, r5, #3
 8006d90:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006d94:	00e2      	lsls	r2, r4, #3
 8006d96:	4614      	mov	r4, r2
 8006d98:	461d      	mov	r5, r3
 8006d9a:	eb14 030a 	adds.w	r3, r4, sl
 8006d9e:	603b      	str	r3, [r7, #0]
 8006da0:	eb45 030b 	adc.w	r3, r5, fp
 8006da4:	607b      	str	r3, [r7, #4]
 8006da6:	f04f 0200 	mov.w	r2, #0
 8006daa:	f04f 0300 	mov.w	r3, #0
 8006dae:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006db2:	4629      	mov	r1, r5
 8006db4:	028b      	lsls	r3, r1, #10
 8006db6:	4621      	mov	r1, r4
 8006db8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006dbc:	4621      	mov	r1, r4
 8006dbe:	028a      	lsls	r2, r1, #10
 8006dc0:	4610      	mov	r0, r2
 8006dc2:	4619      	mov	r1, r3
 8006dc4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006dc6:	2200      	movs	r2, #0
 8006dc8:	60bb      	str	r3, [r7, #8]
 8006dca:	60fa      	str	r2, [r7, #12]
 8006dcc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006dd0:	f7f9 fef2 	bl	8000bb8 <__aeabi_uldivmod>
 8006dd4:	4602      	mov	r2, r0
 8006dd6:	460b      	mov	r3, r1
 8006dd8:	4613      	mov	r3, r2
 8006dda:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8006ddc:	4b0b      	ldr	r3, [pc, #44]	@ (8006e0c <HAL_RCC_GetSysClockFreq+0x180>)
 8006dde:	685b      	ldr	r3, [r3, #4]
 8006de0:	0c1b      	lsrs	r3, r3, #16
 8006de2:	f003 0303 	and.w	r3, r3, #3
 8006de6:	3301      	adds	r3, #1
 8006de8:	005b      	lsls	r3, r3, #1
 8006dea:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8006dec:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8006dee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006df0:	fbb2 f3f3 	udiv	r3, r2, r3
 8006df4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006df6:	e002      	b.n	8006dfe <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006df8:	4b05      	ldr	r3, [pc, #20]	@ (8006e10 <HAL_RCC_GetSysClockFreq+0x184>)
 8006dfa:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006dfc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006dfe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8006e00:	4618      	mov	r0, r3
 8006e02:	3740      	adds	r7, #64	@ 0x40
 8006e04:	46bd      	mov	sp, r7
 8006e06:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006e0a:	bf00      	nop
 8006e0c:	40023800 	.word	0x40023800
 8006e10:	00f42400 	.word	0x00f42400
 8006e14:	017d7840 	.word	0x017d7840

08006e18 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006e18:	b480      	push	{r7}
 8006e1a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006e1c:	4b03      	ldr	r3, [pc, #12]	@ (8006e2c <HAL_RCC_GetHCLKFreq+0x14>)
 8006e1e:	681b      	ldr	r3, [r3, #0]
}
 8006e20:	4618      	mov	r0, r3
 8006e22:	46bd      	mov	sp, r7
 8006e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e28:	4770      	bx	lr
 8006e2a:	bf00      	nop
 8006e2c:	20000000 	.word	0x20000000

08006e30 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006e30:	b580      	push	{r7, lr}
 8006e32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006e34:	f7ff fff0 	bl	8006e18 <HAL_RCC_GetHCLKFreq>
 8006e38:	4602      	mov	r2, r0
 8006e3a:	4b05      	ldr	r3, [pc, #20]	@ (8006e50 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006e3c:	689b      	ldr	r3, [r3, #8]
 8006e3e:	0a9b      	lsrs	r3, r3, #10
 8006e40:	f003 0307 	and.w	r3, r3, #7
 8006e44:	4903      	ldr	r1, [pc, #12]	@ (8006e54 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006e46:	5ccb      	ldrb	r3, [r1, r3]
 8006e48:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006e4c:	4618      	mov	r0, r3
 8006e4e:	bd80      	pop	{r7, pc}
 8006e50:	40023800 	.word	0x40023800
 8006e54:	0800f508 	.word	0x0800f508

08006e58 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006e58:	b580      	push	{r7, lr}
 8006e5a:	b082      	sub	sp, #8
 8006e5c:	af00      	add	r7, sp, #0
 8006e5e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d101      	bne.n	8006e6a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006e66:	2301      	movs	r3, #1
 8006e68:	e041      	b.n	8006eee <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006e70:	b2db      	uxtb	r3, r3
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d106      	bne.n	8006e84 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	2200      	movs	r2, #0
 8006e7a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006e7e:	6878      	ldr	r0, [r7, #4]
 8006e80:	f7fa fe54 	bl	8001b2c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	2202      	movs	r2, #2
 8006e88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681a      	ldr	r2, [r3, #0]
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	3304      	adds	r3, #4
 8006e94:	4619      	mov	r1, r3
 8006e96:	4610      	mov	r0, r2
 8006e98:	f000 fcea 	bl	8007870 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	2201      	movs	r2, #1
 8006ea0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	2201      	movs	r2, #1
 8006ea8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	2201      	movs	r2, #1
 8006eb0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	2201      	movs	r2, #1
 8006eb8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	2201      	movs	r2, #1
 8006ec0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	2201      	movs	r2, #1
 8006ec8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	2201      	movs	r2, #1
 8006ed0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	2201      	movs	r2, #1
 8006ed8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	2201      	movs	r2, #1
 8006ee0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	2201      	movs	r2, #1
 8006ee8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006eec:	2300      	movs	r3, #0
}
 8006eee:	4618      	mov	r0, r3
 8006ef0:	3708      	adds	r7, #8
 8006ef2:	46bd      	mov	sp, r7
 8006ef4:	bd80      	pop	{r7, pc}

08006ef6 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006ef6:	b580      	push	{r7, lr}
 8006ef8:	b082      	sub	sp, #8
 8006efa:	af00      	add	r7, sp, #0
 8006efc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d101      	bne.n	8006f08 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006f04:	2301      	movs	r3, #1
 8006f06:	e041      	b.n	8006f8c <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006f0e:	b2db      	uxtb	r3, r3
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d106      	bne.n	8006f22 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	2200      	movs	r2, #0
 8006f18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006f1c:	6878      	ldr	r0, [r7, #4]
 8006f1e:	f000 f839 	bl	8006f94 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	2202      	movs	r2, #2
 8006f26:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	681a      	ldr	r2, [r3, #0]
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	3304      	adds	r3, #4
 8006f32:	4619      	mov	r1, r3
 8006f34:	4610      	mov	r0, r2
 8006f36:	f000 fc9b 	bl	8007870 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	2201      	movs	r2, #1
 8006f3e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	2201      	movs	r2, #1
 8006f46:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	2201      	movs	r2, #1
 8006f4e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	2201      	movs	r2, #1
 8006f56:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	2201      	movs	r2, #1
 8006f5e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	2201      	movs	r2, #1
 8006f66:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	2201      	movs	r2, #1
 8006f6e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	2201      	movs	r2, #1
 8006f76:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	2201      	movs	r2, #1
 8006f7e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	2201      	movs	r2, #1
 8006f86:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006f8a:	2300      	movs	r3, #0
}
 8006f8c:	4618      	mov	r0, r3
 8006f8e:	3708      	adds	r7, #8
 8006f90:	46bd      	mov	sp, r7
 8006f92:	bd80      	pop	{r7, pc}

08006f94 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006f94:	b480      	push	{r7}
 8006f96:	b083      	sub	sp, #12
 8006f98:	af00      	add	r7, sp, #0
 8006f9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006f9c:	bf00      	nop
 8006f9e:	370c      	adds	r7, #12
 8006fa0:	46bd      	mov	sp, r7
 8006fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa6:	4770      	bx	lr

08006fa8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006fa8:	b580      	push	{r7, lr}
 8006faa:	b084      	sub	sp, #16
 8006fac:	af00      	add	r7, sp, #0
 8006fae:	6078      	str	r0, [r7, #4]
 8006fb0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006fb2:	683b      	ldr	r3, [r7, #0]
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d109      	bne.n	8006fcc <HAL_TIM_PWM_Start+0x24>
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006fbe:	b2db      	uxtb	r3, r3
 8006fc0:	2b01      	cmp	r3, #1
 8006fc2:	bf14      	ite	ne
 8006fc4:	2301      	movne	r3, #1
 8006fc6:	2300      	moveq	r3, #0
 8006fc8:	b2db      	uxtb	r3, r3
 8006fca:	e022      	b.n	8007012 <HAL_TIM_PWM_Start+0x6a>
 8006fcc:	683b      	ldr	r3, [r7, #0]
 8006fce:	2b04      	cmp	r3, #4
 8006fd0:	d109      	bne.n	8006fe6 <HAL_TIM_PWM_Start+0x3e>
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006fd8:	b2db      	uxtb	r3, r3
 8006fda:	2b01      	cmp	r3, #1
 8006fdc:	bf14      	ite	ne
 8006fde:	2301      	movne	r3, #1
 8006fe0:	2300      	moveq	r3, #0
 8006fe2:	b2db      	uxtb	r3, r3
 8006fe4:	e015      	b.n	8007012 <HAL_TIM_PWM_Start+0x6a>
 8006fe6:	683b      	ldr	r3, [r7, #0]
 8006fe8:	2b08      	cmp	r3, #8
 8006fea:	d109      	bne.n	8007000 <HAL_TIM_PWM_Start+0x58>
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006ff2:	b2db      	uxtb	r3, r3
 8006ff4:	2b01      	cmp	r3, #1
 8006ff6:	bf14      	ite	ne
 8006ff8:	2301      	movne	r3, #1
 8006ffa:	2300      	moveq	r3, #0
 8006ffc:	b2db      	uxtb	r3, r3
 8006ffe:	e008      	b.n	8007012 <HAL_TIM_PWM_Start+0x6a>
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007006:	b2db      	uxtb	r3, r3
 8007008:	2b01      	cmp	r3, #1
 800700a:	bf14      	ite	ne
 800700c:	2301      	movne	r3, #1
 800700e:	2300      	moveq	r3, #0
 8007010:	b2db      	uxtb	r3, r3
 8007012:	2b00      	cmp	r3, #0
 8007014:	d001      	beq.n	800701a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8007016:	2301      	movs	r3, #1
 8007018:	e068      	b.n	80070ec <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800701a:	683b      	ldr	r3, [r7, #0]
 800701c:	2b00      	cmp	r3, #0
 800701e:	d104      	bne.n	800702a <HAL_TIM_PWM_Start+0x82>
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	2202      	movs	r2, #2
 8007024:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007028:	e013      	b.n	8007052 <HAL_TIM_PWM_Start+0xaa>
 800702a:	683b      	ldr	r3, [r7, #0]
 800702c:	2b04      	cmp	r3, #4
 800702e:	d104      	bne.n	800703a <HAL_TIM_PWM_Start+0x92>
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	2202      	movs	r2, #2
 8007034:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007038:	e00b      	b.n	8007052 <HAL_TIM_PWM_Start+0xaa>
 800703a:	683b      	ldr	r3, [r7, #0]
 800703c:	2b08      	cmp	r3, #8
 800703e:	d104      	bne.n	800704a <HAL_TIM_PWM_Start+0xa2>
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	2202      	movs	r2, #2
 8007044:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007048:	e003      	b.n	8007052 <HAL_TIM_PWM_Start+0xaa>
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	2202      	movs	r2, #2
 800704e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	2201      	movs	r2, #1
 8007058:	6839      	ldr	r1, [r7, #0]
 800705a:	4618      	mov	r0, r3
 800705c:	f000 ffd8 	bl	8008010 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	4a23      	ldr	r2, [pc, #140]	@ (80070f4 <HAL_TIM_PWM_Start+0x14c>)
 8007066:	4293      	cmp	r3, r2
 8007068:	d107      	bne.n	800707a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007078:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	4a1d      	ldr	r2, [pc, #116]	@ (80070f4 <HAL_TIM_PWM_Start+0x14c>)
 8007080:	4293      	cmp	r3, r2
 8007082:	d018      	beq.n	80070b6 <HAL_TIM_PWM_Start+0x10e>
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800708c:	d013      	beq.n	80070b6 <HAL_TIM_PWM_Start+0x10e>
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	4a19      	ldr	r2, [pc, #100]	@ (80070f8 <HAL_TIM_PWM_Start+0x150>)
 8007094:	4293      	cmp	r3, r2
 8007096:	d00e      	beq.n	80070b6 <HAL_TIM_PWM_Start+0x10e>
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	4a17      	ldr	r2, [pc, #92]	@ (80070fc <HAL_TIM_PWM_Start+0x154>)
 800709e:	4293      	cmp	r3, r2
 80070a0:	d009      	beq.n	80070b6 <HAL_TIM_PWM_Start+0x10e>
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	4a16      	ldr	r2, [pc, #88]	@ (8007100 <HAL_TIM_PWM_Start+0x158>)
 80070a8:	4293      	cmp	r3, r2
 80070aa:	d004      	beq.n	80070b6 <HAL_TIM_PWM_Start+0x10e>
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	4a14      	ldr	r2, [pc, #80]	@ (8007104 <HAL_TIM_PWM_Start+0x15c>)
 80070b2:	4293      	cmp	r3, r2
 80070b4:	d111      	bne.n	80070da <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	689b      	ldr	r3, [r3, #8]
 80070bc:	f003 0307 	and.w	r3, r3, #7
 80070c0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	2b06      	cmp	r3, #6
 80070c6:	d010      	beq.n	80070ea <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	681a      	ldr	r2, [r3, #0]
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	f042 0201 	orr.w	r2, r2, #1
 80070d6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80070d8:	e007      	b.n	80070ea <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	681a      	ldr	r2, [r3, #0]
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	f042 0201 	orr.w	r2, r2, #1
 80070e8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80070ea:	2300      	movs	r3, #0
}
 80070ec:	4618      	mov	r0, r3
 80070ee:	3710      	adds	r7, #16
 80070f0:	46bd      	mov	sp, r7
 80070f2:	bd80      	pop	{r7, pc}
 80070f4:	40010000 	.word	0x40010000
 80070f8:	40000400 	.word	0x40000400
 80070fc:	40000800 	.word	0x40000800
 8007100:	40000c00 	.word	0x40000c00
 8007104:	40014000 	.word	0x40014000

08007108 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8007108:	b580      	push	{r7, lr}
 800710a:	b082      	sub	sp, #8
 800710c:	af00      	add	r7, sp, #0
 800710e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	2b00      	cmp	r3, #0
 8007114:	d101      	bne.n	800711a <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8007116:	2301      	movs	r3, #1
 8007118:	e041      	b.n	800719e <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007120:	b2db      	uxtb	r3, r3
 8007122:	2b00      	cmp	r3, #0
 8007124:	d106      	bne.n	8007134 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	2200      	movs	r2, #0
 800712a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800712e:	6878      	ldr	r0, [r7, #4]
 8007130:	f000 f839 	bl	80071a6 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	2202      	movs	r2, #2
 8007138:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	681a      	ldr	r2, [r3, #0]
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	3304      	adds	r3, #4
 8007144:	4619      	mov	r1, r3
 8007146:	4610      	mov	r0, r2
 8007148:	f000 fb92 	bl	8007870 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	2201      	movs	r2, #1
 8007150:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	2201      	movs	r2, #1
 8007158:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	2201      	movs	r2, #1
 8007160:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	2201      	movs	r2, #1
 8007168:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	2201      	movs	r2, #1
 8007170:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	2201      	movs	r2, #1
 8007178:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	2201      	movs	r2, #1
 8007180:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	2201      	movs	r2, #1
 8007188:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	2201      	movs	r2, #1
 8007190:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	2201      	movs	r2, #1
 8007198:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800719c:	2300      	movs	r3, #0
}
 800719e:	4618      	mov	r0, r3
 80071a0:	3708      	adds	r7, #8
 80071a2:	46bd      	mov	sp, r7
 80071a4:	bd80      	pop	{r7, pc}

080071a6 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80071a6:	b480      	push	{r7}
 80071a8:	b083      	sub	sp, #12
 80071aa:	af00      	add	r7, sp, #0
 80071ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80071ae:	bf00      	nop
 80071b0:	370c      	adds	r7, #12
 80071b2:	46bd      	mov	sp, r7
 80071b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071b8:	4770      	bx	lr

080071ba <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 80071ba:	b580      	push	{r7, lr}
 80071bc:	b086      	sub	sp, #24
 80071be:	af00      	add	r7, sp, #0
 80071c0:	6078      	str	r0, [r7, #4]
 80071c2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d101      	bne.n	80071ce <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80071ca:	2301      	movs	r3, #1
 80071cc:	e097      	b.n	80072fe <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80071d4:	b2db      	uxtb	r3, r3
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d106      	bne.n	80071e8 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	2200      	movs	r2, #0
 80071de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80071e2:	6878      	ldr	r0, [r7, #4]
 80071e4:	f7fa fcfe 	bl	8001be4 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	2202      	movs	r2, #2
 80071ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	689b      	ldr	r3, [r3, #8]
 80071f6:	687a      	ldr	r2, [r7, #4]
 80071f8:	6812      	ldr	r2, [r2, #0]
 80071fa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80071fe:	f023 0307 	bic.w	r3, r3, #7
 8007202:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681a      	ldr	r2, [r3, #0]
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	3304      	adds	r3, #4
 800720c:	4619      	mov	r1, r3
 800720e:	4610      	mov	r0, r2
 8007210:	f000 fb2e 	bl	8007870 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	689b      	ldr	r3, [r3, #8]
 800721a:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	699b      	ldr	r3, [r3, #24]
 8007222:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	6a1b      	ldr	r3, [r3, #32]
 800722a:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800722c:	683b      	ldr	r3, [r7, #0]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	697a      	ldr	r2, [r7, #20]
 8007232:	4313      	orrs	r3, r2
 8007234:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8007236:	693b      	ldr	r3, [r7, #16]
 8007238:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800723c:	f023 0303 	bic.w	r3, r3, #3
 8007240:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8007242:	683b      	ldr	r3, [r7, #0]
 8007244:	689a      	ldr	r2, [r3, #8]
 8007246:	683b      	ldr	r3, [r7, #0]
 8007248:	699b      	ldr	r3, [r3, #24]
 800724a:	021b      	lsls	r3, r3, #8
 800724c:	4313      	orrs	r3, r2
 800724e:	693a      	ldr	r2, [r7, #16]
 8007250:	4313      	orrs	r3, r2
 8007252:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8007254:	693b      	ldr	r3, [r7, #16]
 8007256:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800725a:	f023 030c 	bic.w	r3, r3, #12
 800725e:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8007260:	693b      	ldr	r3, [r7, #16]
 8007262:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007266:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800726a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800726c:	683b      	ldr	r3, [r7, #0]
 800726e:	68da      	ldr	r2, [r3, #12]
 8007270:	683b      	ldr	r3, [r7, #0]
 8007272:	69db      	ldr	r3, [r3, #28]
 8007274:	021b      	lsls	r3, r3, #8
 8007276:	4313      	orrs	r3, r2
 8007278:	693a      	ldr	r2, [r7, #16]
 800727a:	4313      	orrs	r3, r2
 800727c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800727e:	683b      	ldr	r3, [r7, #0]
 8007280:	691b      	ldr	r3, [r3, #16]
 8007282:	011a      	lsls	r2, r3, #4
 8007284:	683b      	ldr	r3, [r7, #0]
 8007286:	6a1b      	ldr	r3, [r3, #32]
 8007288:	031b      	lsls	r3, r3, #12
 800728a:	4313      	orrs	r3, r2
 800728c:	693a      	ldr	r2, [r7, #16]
 800728e:	4313      	orrs	r3, r2
 8007290:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8007298:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 80072a0:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80072a2:	683b      	ldr	r3, [r7, #0]
 80072a4:	685a      	ldr	r2, [r3, #4]
 80072a6:	683b      	ldr	r3, [r7, #0]
 80072a8:	695b      	ldr	r3, [r3, #20]
 80072aa:	011b      	lsls	r3, r3, #4
 80072ac:	4313      	orrs	r3, r2
 80072ae:	68fa      	ldr	r2, [r7, #12]
 80072b0:	4313      	orrs	r3, r2
 80072b2:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	697a      	ldr	r2, [r7, #20]
 80072ba:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	693a      	ldr	r2, [r7, #16]
 80072c2:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	68fa      	ldr	r2, [r7, #12]
 80072ca:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	2201      	movs	r2, #1
 80072d0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	2201      	movs	r2, #1
 80072d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	2201      	movs	r2, #1
 80072e0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	2201      	movs	r2, #1
 80072e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	2201      	movs	r2, #1
 80072f0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	2201      	movs	r2, #1
 80072f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80072fc:	2300      	movs	r3, #0
}
 80072fe:	4618      	mov	r0, r3
 8007300:	3718      	adds	r7, #24
 8007302:	46bd      	mov	sp, r7
 8007304:	bd80      	pop	{r7, pc}

08007306 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007306:	b580      	push	{r7, lr}
 8007308:	b084      	sub	sp, #16
 800730a:	af00      	add	r7, sp, #0
 800730c:	6078      	str	r0, [r7, #4]
 800730e:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007316:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800731e:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007326:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800732e:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8007330:	683b      	ldr	r3, [r7, #0]
 8007332:	2b00      	cmp	r3, #0
 8007334:	d110      	bne.n	8007358 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007336:	7bfb      	ldrb	r3, [r7, #15]
 8007338:	2b01      	cmp	r3, #1
 800733a:	d102      	bne.n	8007342 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800733c:	7b7b      	ldrb	r3, [r7, #13]
 800733e:	2b01      	cmp	r3, #1
 8007340:	d001      	beq.n	8007346 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8007342:	2301      	movs	r3, #1
 8007344:	e069      	b.n	800741a <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	2202      	movs	r2, #2
 800734a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	2202      	movs	r2, #2
 8007352:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007356:	e031      	b.n	80073bc <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8007358:	683b      	ldr	r3, [r7, #0]
 800735a:	2b04      	cmp	r3, #4
 800735c:	d110      	bne.n	8007380 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800735e:	7bbb      	ldrb	r3, [r7, #14]
 8007360:	2b01      	cmp	r3, #1
 8007362:	d102      	bne.n	800736a <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007364:	7b3b      	ldrb	r3, [r7, #12]
 8007366:	2b01      	cmp	r3, #1
 8007368:	d001      	beq.n	800736e <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800736a:	2301      	movs	r3, #1
 800736c:	e055      	b.n	800741a <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	2202      	movs	r2, #2
 8007372:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	2202      	movs	r2, #2
 800737a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800737e:	e01d      	b.n	80073bc <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007380:	7bfb      	ldrb	r3, [r7, #15]
 8007382:	2b01      	cmp	r3, #1
 8007384:	d108      	bne.n	8007398 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007386:	7bbb      	ldrb	r3, [r7, #14]
 8007388:	2b01      	cmp	r3, #1
 800738a:	d105      	bne.n	8007398 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800738c:	7b7b      	ldrb	r3, [r7, #13]
 800738e:	2b01      	cmp	r3, #1
 8007390:	d102      	bne.n	8007398 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007392:	7b3b      	ldrb	r3, [r7, #12]
 8007394:	2b01      	cmp	r3, #1
 8007396:	d001      	beq.n	800739c <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8007398:	2301      	movs	r3, #1
 800739a:	e03e      	b.n	800741a <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	2202      	movs	r2, #2
 80073a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	2202      	movs	r2, #2
 80073a8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	2202      	movs	r2, #2
 80073b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	2202      	movs	r2, #2
 80073b8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80073bc:	683b      	ldr	r3, [r7, #0]
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d003      	beq.n	80073ca <HAL_TIM_Encoder_Start+0xc4>
 80073c2:	683b      	ldr	r3, [r7, #0]
 80073c4:	2b04      	cmp	r3, #4
 80073c6:	d008      	beq.n	80073da <HAL_TIM_Encoder_Start+0xd4>
 80073c8:	e00f      	b.n	80073ea <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	2201      	movs	r2, #1
 80073d0:	2100      	movs	r1, #0
 80073d2:	4618      	mov	r0, r3
 80073d4:	f000 fe1c 	bl	8008010 <TIM_CCxChannelCmd>
      break;
 80073d8:	e016      	b.n	8007408 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	2201      	movs	r2, #1
 80073e0:	2104      	movs	r1, #4
 80073e2:	4618      	mov	r0, r3
 80073e4:	f000 fe14 	bl	8008010 <TIM_CCxChannelCmd>
      break;
 80073e8:	e00e      	b.n	8007408 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	2201      	movs	r2, #1
 80073f0:	2100      	movs	r1, #0
 80073f2:	4618      	mov	r0, r3
 80073f4:	f000 fe0c 	bl	8008010 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	2201      	movs	r2, #1
 80073fe:	2104      	movs	r1, #4
 8007400:	4618      	mov	r0, r3
 8007402:	f000 fe05 	bl	8008010 <TIM_CCxChannelCmd>
      break;
 8007406:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	681a      	ldr	r2, [r3, #0]
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	f042 0201 	orr.w	r2, r2, #1
 8007416:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8007418:	2300      	movs	r3, #0
}
 800741a:	4618      	mov	r0, r3
 800741c:	3710      	adds	r7, #16
 800741e:	46bd      	mov	sp, r7
 8007420:	bd80      	pop	{r7, pc}

08007422 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8007422:	b580      	push	{r7, lr}
 8007424:	b086      	sub	sp, #24
 8007426:	af00      	add	r7, sp, #0
 8007428:	60f8      	str	r0, [r7, #12]
 800742a:	60b9      	str	r1, [r7, #8]
 800742c:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800742e:	2300      	movs	r3, #0
 8007430:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007438:	2b01      	cmp	r3, #1
 800743a:	d101      	bne.n	8007440 <HAL_TIM_IC_ConfigChannel+0x1e>
 800743c:	2302      	movs	r3, #2
 800743e:	e088      	b.n	8007552 <HAL_TIM_IC_ConfigChannel+0x130>
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	2201      	movs	r2, #1
 8007444:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	2b00      	cmp	r3, #0
 800744c:	d11b      	bne.n	8007486 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8007452:	68bb      	ldr	r3, [r7, #8]
 8007454:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007456:	68bb      	ldr	r3, [r7, #8]
 8007458:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800745a:	68bb      	ldr	r3, [r7, #8]
 800745c:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 800745e:	f000 fc1f 	bl	8007ca0 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	699a      	ldr	r2, [r3, #24]
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	f022 020c 	bic.w	r2, r2, #12
 8007470:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	6999      	ldr	r1, [r3, #24]
 8007478:	68bb      	ldr	r3, [r7, #8]
 800747a:	689a      	ldr	r2, [r3, #8]
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	430a      	orrs	r2, r1
 8007482:	619a      	str	r2, [r3, #24]
 8007484:	e060      	b.n	8007548 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	2b04      	cmp	r3, #4
 800748a:	d11c      	bne.n	80074c6 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8007490:	68bb      	ldr	r3, [r7, #8]
 8007492:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007494:	68bb      	ldr	r3, [r7, #8]
 8007496:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007498:	68bb      	ldr	r3, [r7, #8]
 800749a:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 800749c:	f000 fc97 	bl	8007dce <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	699a      	ldr	r2, [r3, #24]
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80074ae:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	6999      	ldr	r1, [r3, #24]
 80074b6:	68bb      	ldr	r3, [r7, #8]
 80074b8:	689b      	ldr	r3, [r3, #8]
 80074ba:	021a      	lsls	r2, r3, #8
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	430a      	orrs	r2, r1
 80074c2:	619a      	str	r2, [r3, #24]
 80074c4:	e040      	b.n	8007548 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	2b08      	cmp	r3, #8
 80074ca:	d11b      	bne.n	8007504 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80074d0:	68bb      	ldr	r3, [r7, #8]
 80074d2:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80074d4:	68bb      	ldr	r3, [r7, #8]
 80074d6:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80074d8:	68bb      	ldr	r3, [r7, #8]
 80074da:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 80074dc:	f000 fce4 	bl	8007ea8 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	69da      	ldr	r2, [r3, #28]
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	f022 020c 	bic.w	r2, r2, #12
 80074ee:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	69d9      	ldr	r1, [r3, #28]
 80074f6:	68bb      	ldr	r3, [r7, #8]
 80074f8:	689a      	ldr	r2, [r3, #8]
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	430a      	orrs	r2, r1
 8007500:	61da      	str	r2, [r3, #28]
 8007502:	e021      	b.n	8007548 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	2b0c      	cmp	r3, #12
 8007508:	d11c      	bne.n	8007544 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 800750e:	68bb      	ldr	r3, [r7, #8]
 8007510:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007512:	68bb      	ldr	r3, [r7, #8]
 8007514:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8007516:	68bb      	ldr	r3, [r7, #8]
 8007518:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 800751a:	f000 fd01 	bl	8007f20 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	69da      	ldr	r2, [r3, #28]
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 800752c:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	69d9      	ldr	r1, [r3, #28]
 8007534:	68bb      	ldr	r3, [r7, #8]
 8007536:	689b      	ldr	r3, [r3, #8]
 8007538:	021a      	lsls	r2, r3, #8
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	430a      	orrs	r2, r1
 8007540:	61da      	str	r2, [r3, #28]
 8007542:	e001      	b.n	8007548 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8007544:	2301      	movs	r3, #1
 8007546:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	2200      	movs	r2, #0
 800754c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007550:	7dfb      	ldrb	r3, [r7, #23]
}
 8007552:	4618      	mov	r0, r3
 8007554:	3718      	adds	r7, #24
 8007556:	46bd      	mov	sp, r7
 8007558:	bd80      	pop	{r7, pc}
	...

0800755c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800755c:	b580      	push	{r7, lr}
 800755e:	b086      	sub	sp, #24
 8007560:	af00      	add	r7, sp, #0
 8007562:	60f8      	str	r0, [r7, #12]
 8007564:	60b9      	str	r1, [r7, #8]
 8007566:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007568:	2300      	movs	r3, #0
 800756a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007572:	2b01      	cmp	r3, #1
 8007574:	d101      	bne.n	800757a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007576:	2302      	movs	r3, #2
 8007578:	e0ae      	b.n	80076d8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	2201      	movs	r2, #1
 800757e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	2b0c      	cmp	r3, #12
 8007586:	f200 809f 	bhi.w	80076c8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800758a:	a201      	add	r2, pc, #4	@ (adr r2, 8007590 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800758c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007590:	080075c5 	.word	0x080075c5
 8007594:	080076c9 	.word	0x080076c9
 8007598:	080076c9 	.word	0x080076c9
 800759c:	080076c9 	.word	0x080076c9
 80075a0:	08007605 	.word	0x08007605
 80075a4:	080076c9 	.word	0x080076c9
 80075a8:	080076c9 	.word	0x080076c9
 80075ac:	080076c9 	.word	0x080076c9
 80075b0:	08007647 	.word	0x08007647
 80075b4:	080076c9 	.word	0x080076c9
 80075b8:	080076c9 	.word	0x080076c9
 80075bc:	080076c9 	.word	0x080076c9
 80075c0:	08007687 	.word	0x08007687
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	68b9      	ldr	r1, [r7, #8]
 80075ca:	4618      	mov	r0, r3
 80075cc:	f000 f9dc 	bl	8007988 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	699a      	ldr	r2, [r3, #24]
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	f042 0208 	orr.w	r2, r2, #8
 80075de:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	699a      	ldr	r2, [r3, #24]
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	f022 0204 	bic.w	r2, r2, #4
 80075ee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	6999      	ldr	r1, [r3, #24]
 80075f6:	68bb      	ldr	r3, [r7, #8]
 80075f8:	691a      	ldr	r2, [r3, #16]
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	430a      	orrs	r2, r1
 8007600:	619a      	str	r2, [r3, #24]
      break;
 8007602:	e064      	b.n	80076ce <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	68b9      	ldr	r1, [r7, #8]
 800760a:	4618      	mov	r0, r3
 800760c:	f000 fa22 	bl	8007a54 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	699a      	ldr	r2, [r3, #24]
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800761e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	699a      	ldr	r2, [r3, #24]
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800762e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	6999      	ldr	r1, [r3, #24]
 8007636:	68bb      	ldr	r3, [r7, #8]
 8007638:	691b      	ldr	r3, [r3, #16]
 800763a:	021a      	lsls	r2, r3, #8
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	430a      	orrs	r2, r1
 8007642:	619a      	str	r2, [r3, #24]
      break;
 8007644:	e043      	b.n	80076ce <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	68b9      	ldr	r1, [r7, #8]
 800764c:	4618      	mov	r0, r3
 800764e:	f000 fa6d 	bl	8007b2c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	69da      	ldr	r2, [r3, #28]
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	f042 0208 	orr.w	r2, r2, #8
 8007660:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	69da      	ldr	r2, [r3, #28]
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	f022 0204 	bic.w	r2, r2, #4
 8007670:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	69d9      	ldr	r1, [r3, #28]
 8007678:	68bb      	ldr	r3, [r7, #8]
 800767a:	691a      	ldr	r2, [r3, #16]
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	430a      	orrs	r2, r1
 8007682:	61da      	str	r2, [r3, #28]
      break;
 8007684:	e023      	b.n	80076ce <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	68b9      	ldr	r1, [r7, #8]
 800768c:	4618      	mov	r0, r3
 800768e:	f000 fab7 	bl	8007c00 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	69da      	ldr	r2, [r3, #28]
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80076a0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	69da      	ldr	r2, [r3, #28]
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80076b0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	69d9      	ldr	r1, [r3, #28]
 80076b8:	68bb      	ldr	r3, [r7, #8]
 80076ba:	691b      	ldr	r3, [r3, #16]
 80076bc:	021a      	lsls	r2, r3, #8
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	430a      	orrs	r2, r1
 80076c4:	61da      	str	r2, [r3, #28]
      break;
 80076c6:	e002      	b.n	80076ce <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80076c8:	2301      	movs	r3, #1
 80076ca:	75fb      	strb	r3, [r7, #23]
      break;
 80076cc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	2200      	movs	r2, #0
 80076d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80076d6:	7dfb      	ldrb	r3, [r7, #23]
}
 80076d8:	4618      	mov	r0, r3
 80076da:	3718      	adds	r7, #24
 80076dc:	46bd      	mov	sp, r7
 80076de:	bd80      	pop	{r7, pc}

080076e0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80076e0:	b580      	push	{r7, lr}
 80076e2:	b084      	sub	sp, #16
 80076e4:	af00      	add	r7, sp, #0
 80076e6:	6078      	str	r0, [r7, #4]
 80076e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80076ea:	2300      	movs	r3, #0
 80076ec:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80076f4:	2b01      	cmp	r3, #1
 80076f6:	d101      	bne.n	80076fc <HAL_TIM_ConfigClockSource+0x1c>
 80076f8:	2302      	movs	r3, #2
 80076fa:	e0b4      	b.n	8007866 <HAL_TIM_ConfigClockSource+0x186>
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	2201      	movs	r2, #1
 8007700:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	2202      	movs	r2, #2
 8007708:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	689b      	ldr	r3, [r3, #8]
 8007712:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007714:	68bb      	ldr	r3, [r7, #8]
 8007716:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800771a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800771c:	68bb      	ldr	r3, [r7, #8]
 800771e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007722:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	68ba      	ldr	r2, [r7, #8]
 800772a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800772c:	683b      	ldr	r3, [r7, #0]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007734:	d03e      	beq.n	80077b4 <HAL_TIM_ConfigClockSource+0xd4>
 8007736:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800773a:	f200 8087 	bhi.w	800784c <HAL_TIM_ConfigClockSource+0x16c>
 800773e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007742:	f000 8086 	beq.w	8007852 <HAL_TIM_ConfigClockSource+0x172>
 8007746:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800774a:	d87f      	bhi.n	800784c <HAL_TIM_ConfigClockSource+0x16c>
 800774c:	2b70      	cmp	r3, #112	@ 0x70
 800774e:	d01a      	beq.n	8007786 <HAL_TIM_ConfigClockSource+0xa6>
 8007750:	2b70      	cmp	r3, #112	@ 0x70
 8007752:	d87b      	bhi.n	800784c <HAL_TIM_ConfigClockSource+0x16c>
 8007754:	2b60      	cmp	r3, #96	@ 0x60
 8007756:	d050      	beq.n	80077fa <HAL_TIM_ConfigClockSource+0x11a>
 8007758:	2b60      	cmp	r3, #96	@ 0x60
 800775a:	d877      	bhi.n	800784c <HAL_TIM_ConfigClockSource+0x16c>
 800775c:	2b50      	cmp	r3, #80	@ 0x50
 800775e:	d03c      	beq.n	80077da <HAL_TIM_ConfigClockSource+0xfa>
 8007760:	2b50      	cmp	r3, #80	@ 0x50
 8007762:	d873      	bhi.n	800784c <HAL_TIM_ConfigClockSource+0x16c>
 8007764:	2b40      	cmp	r3, #64	@ 0x40
 8007766:	d058      	beq.n	800781a <HAL_TIM_ConfigClockSource+0x13a>
 8007768:	2b40      	cmp	r3, #64	@ 0x40
 800776a:	d86f      	bhi.n	800784c <HAL_TIM_ConfigClockSource+0x16c>
 800776c:	2b30      	cmp	r3, #48	@ 0x30
 800776e:	d064      	beq.n	800783a <HAL_TIM_ConfigClockSource+0x15a>
 8007770:	2b30      	cmp	r3, #48	@ 0x30
 8007772:	d86b      	bhi.n	800784c <HAL_TIM_ConfigClockSource+0x16c>
 8007774:	2b20      	cmp	r3, #32
 8007776:	d060      	beq.n	800783a <HAL_TIM_ConfigClockSource+0x15a>
 8007778:	2b20      	cmp	r3, #32
 800777a:	d867      	bhi.n	800784c <HAL_TIM_ConfigClockSource+0x16c>
 800777c:	2b00      	cmp	r3, #0
 800777e:	d05c      	beq.n	800783a <HAL_TIM_ConfigClockSource+0x15a>
 8007780:	2b10      	cmp	r3, #16
 8007782:	d05a      	beq.n	800783a <HAL_TIM_ConfigClockSource+0x15a>
 8007784:	e062      	b.n	800784c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800778a:	683b      	ldr	r3, [r7, #0]
 800778c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800778e:	683b      	ldr	r3, [r7, #0]
 8007790:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007792:	683b      	ldr	r3, [r7, #0]
 8007794:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007796:	f000 fc1b 	bl	8007fd0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	689b      	ldr	r3, [r3, #8]
 80077a0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80077a2:	68bb      	ldr	r3, [r7, #8]
 80077a4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80077a8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	68ba      	ldr	r2, [r7, #8]
 80077b0:	609a      	str	r2, [r3, #8]
      break;
 80077b2:	e04f      	b.n	8007854 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80077b8:	683b      	ldr	r3, [r7, #0]
 80077ba:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80077bc:	683b      	ldr	r3, [r7, #0]
 80077be:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80077c0:	683b      	ldr	r3, [r7, #0]
 80077c2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80077c4:	f000 fc04 	bl	8007fd0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	689a      	ldr	r2, [r3, #8]
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80077d6:	609a      	str	r2, [r3, #8]
      break;
 80077d8:	e03c      	b.n	8007854 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80077de:	683b      	ldr	r3, [r7, #0]
 80077e0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80077e2:	683b      	ldr	r3, [r7, #0]
 80077e4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80077e6:	461a      	mov	r2, r3
 80077e8:	f000 fac2 	bl	8007d70 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	2150      	movs	r1, #80	@ 0x50
 80077f2:	4618      	mov	r0, r3
 80077f4:	f000 fbd1 	bl	8007f9a <TIM_ITRx_SetConfig>
      break;
 80077f8:	e02c      	b.n	8007854 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80077fe:	683b      	ldr	r3, [r7, #0]
 8007800:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007802:	683b      	ldr	r3, [r7, #0]
 8007804:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007806:	461a      	mov	r2, r3
 8007808:	f000 fb1e 	bl	8007e48 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	2160      	movs	r1, #96	@ 0x60
 8007812:	4618      	mov	r0, r3
 8007814:	f000 fbc1 	bl	8007f9a <TIM_ITRx_SetConfig>
      break;
 8007818:	e01c      	b.n	8007854 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800781e:	683b      	ldr	r3, [r7, #0]
 8007820:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007822:	683b      	ldr	r3, [r7, #0]
 8007824:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007826:	461a      	mov	r2, r3
 8007828:	f000 faa2 	bl	8007d70 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	2140      	movs	r1, #64	@ 0x40
 8007832:	4618      	mov	r0, r3
 8007834:	f000 fbb1 	bl	8007f9a <TIM_ITRx_SetConfig>
      break;
 8007838:	e00c      	b.n	8007854 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	681a      	ldr	r2, [r3, #0]
 800783e:	683b      	ldr	r3, [r7, #0]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	4619      	mov	r1, r3
 8007844:	4610      	mov	r0, r2
 8007846:	f000 fba8 	bl	8007f9a <TIM_ITRx_SetConfig>
      break;
 800784a:	e003      	b.n	8007854 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800784c:	2301      	movs	r3, #1
 800784e:	73fb      	strb	r3, [r7, #15]
      break;
 8007850:	e000      	b.n	8007854 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007852:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	2201      	movs	r2, #1
 8007858:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	2200      	movs	r2, #0
 8007860:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007864:	7bfb      	ldrb	r3, [r7, #15]
}
 8007866:	4618      	mov	r0, r3
 8007868:	3710      	adds	r7, #16
 800786a:	46bd      	mov	sp, r7
 800786c:	bd80      	pop	{r7, pc}
	...

08007870 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007870:	b480      	push	{r7}
 8007872:	b085      	sub	sp, #20
 8007874:	af00      	add	r7, sp, #0
 8007876:	6078      	str	r0, [r7, #4]
 8007878:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	4a3a      	ldr	r2, [pc, #232]	@ (800796c <TIM_Base_SetConfig+0xfc>)
 8007884:	4293      	cmp	r3, r2
 8007886:	d00f      	beq.n	80078a8 <TIM_Base_SetConfig+0x38>
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800788e:	d00b      	beq.n	80078a8 <TIM_Base_SetConfig+0x38>
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	4a37      	ldr	r2, [pc, #220]	@ (8007970 <TIM_Base_SetConfig+0x100>)
 8007894:	4293      	cmp	r3, r2
 8007896:	d007      	beq.n	80078a8 <TIM_Base_SetConfig+0x38>
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	4a36      	ldr	r2, [pc, #216]	@ (8007974 <TIM_Base_SetConfig+0x104>)
 800789c:	4293      	cmp	r3, r2
 800789e:	d003      	beq.n	80078a8 <TIM_Base_SetConfig+0x38>
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	4a35      	ldr	r2, [pc, #212]	@ (8007978 <TIM_Base_SetConfig+0x108>)
 80078a4:	4293      	cmp	r3, r2
 80078a6:	d108      	bne.n	80078ba <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80078ae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80078b0:	683b      	ldr	r3, [r7, #0]
 80078b2:	685b      	ldr	r3, [r3, #4]
 80078b4:	68fa      	ldr	r2, [r7, #12]
 80078b6:	4313      	orrs	r3, r2
 80078b8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	4a2b      	ldr	r2, [pc, #172]	@ (800796c <TIM_Base_SetConfig+0xfc>)
 80078be:	4293      	cmp	r3, r2
 80078c0:	d01b      	beq.n	80078fa <TIM_Base_SetConfig+0x8a>
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80078c8:	d017      	beq.n	80078fa <TIM_Base_SetConfig+0x8a>
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	4a28      	ldr	r2, [pc, #160]	@ (8007970 <TIM_Base_SetConfig+0x100>)
 80078ce:	4293      	cmp	r3, r2
 80078d0:	d013      	beq.n	80078fa <TIM_Base_SetConfig+0x8a>
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	4a27      	ldr	r2, [pc, #156]	@ (8007974 <TIM_Base_SetConfig+0x104>)
 80078d6:	4293      	cmp	r3, r2
 80078d8:	d00f      	beq.n	80078fa <TIM_Base_SetConfig+0x8a>
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	4a26      	ldr	r2, [pc, #152]	@ (8007978 <TIM_Base_SetConfig+0x108>)
 80078de:	4293      	cmp	r3, r2
 80078e0:	d00b      	beq.n	80078fa <TIM_Base_SetConfig+0x8a>
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	4a25      	ldr	r2, [pc, #148]	@ (800797c <TIM_Base_SetConfig+0x10c>)
 80078e6:	4293      	cmp	r3, r2
 80078e8:	d007      	beq.n	80078fa <TIM_Base_SetConfig+0x8a>
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	4a24      	ldr	r2, [pc, #144]	@ (8007980 <TIM_Base_SetConfig+0x110>)
 80078ee:	4293      	cmp	r3, r2
 80078f0:	d003      	beq.n	80078fa <TIM_Base_SetConfig+0x8a>
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	4a23      	ldr	r2, [pc, #140]	@ (8007984 <TIM_Base_SetConfig+0x114>)
 80078f6:	4293      	cmp	r3, r2
 80078f8:	d108      	bne.n	800790c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007900:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007902:	683b      	ldr	r3, [r7, #0]
 8007904:	68db      	ldr	r3, [r3, #12]
 8007906:	68fa      	ldr	r2, [r7, #12]
 8007908:	4313      	orrs	r3, r2
 800790a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007912:	683b      	ldr	r3, [r7, #0]
 8007914:	695b      	ldr	r3, [r3, #20]
 8007916:	4313      	orrs	r3, r2
 8007918:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	68fa      	ldr	r2, [r7, #12]
 800791e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007920:	683b      	ldr	r3, [r7, #0]
 8007922:	689a      	ldr	r2, [r3, #8]
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007928:	683b      	ldr	r3, [r7, #0]
 800792a:	681a      	ldr	r2, [r3, #0]
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	4a0e      	ldr	r2, [pc, #56]	@ (800796c <TIM_Base_SetConfig+0xfc>)
 8007934:	4293      	cmp	r3, r2
 8007936:	d103      	bne.n	8007940 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007938:	683b      	ldr	r3, [r7, #0]
 800793a:	691a      	ldr	r2, [r3, #16]
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	2201      	movs	r2, #1
 8007944:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	691b      	ldr	r3, [r3, #16]
 800794a:	f003 0301 	and.w	r3, r3, #1
 800794e:	2b01      	cmp	r3, #1
 8007950:	d105      	bne.n	800795e <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	691b      	ldr	r3, [r3, #16]
 8007956:	f023 0201 	bic.w	r2, r3, #1
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	611a      	str	r2, [r3, #16]
  }
}
 800795e:	bf00      	nop
 8007960:	3714      	adds	r7, #20
 8007962:	46bd      	mov	sp, r7
 8007964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007968:	4770      	bx	lr
 800796a:	bf00      	nop
 800796c:	40010000 	.word	0x40010000
 8007970:	40000400 	.word	0x40000400
 8007974:	40000800 	.word	0x40000800
 8007978:	40000c00 	.word	0x40000c00
 800797c:	40014000 	.word	0x40014000
 8007980:	40014400 	.word	0x40014400
 8007984:	40014800 	.word	0x40014800

08007988 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007988:	b480      	push	{r7}
 800798a:	b087      	sub	sp, #28
 800798c:	af00      	add	r7, sp, #0
 800798e:	6078      	str	r0, [r7, #4]
 8007990:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	6a1b      	ldr	r3, [r3, #32]
 8007996:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	6a1b      	ldr	r3, [r3, #32]
 800799c:	f023 0201 	bic.w	r2, r3, #1
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	685b      	ldr	r3, [r3, #4]
 80079a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	699b      	ldr	r3, [r3, #24]
 80079ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80079b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	f023 0303 	bic.w	r3, r3, #3
 80079be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80079c0:	683b      	ldr	r3, [r7, #0]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	68fa      	ldr	r2, [r7, #12]
 80079c6:	4313      	orrs	r3, r2
 80079c8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80079ca:	697b      	ldr	r3, [r7, #20]
 80079cc:	f023 0302 	bic.w	r3, r3, #2
 80079d0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80079d2:	683b      	ldr	r3, [r7, #0]
 80079d4:	689b      	ldr	r3, [r3, #8]
 80079d6:	697a      	ldr	r2, [r7, #20]
 80079d8:	4313      	orrs	r3, r2
 80079da:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	4a1c      	ldr	r2, [pc, #112]	@ (8007a50 <TIM_OC1_SetConfig+0xc8>)
 80079e0:	4293      	cmp	r3, r2
 80079e2:	d10c      	bne.n	80079fe <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80079e4:	697b      	ldr	r3, [r7, #20]
 80079e6:	f023 0308 	bic.w	r3, r3, #8
 80079ea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80079ec:	683b      	ldr	r3, [r7, #0]
 80079ee:	68db      	ldr	r3, [r3, #12]
 80079f0:	697a      	ldr	r2, [r7, #20]
 80079f2:	4313      	orrs	r3, r2
 80079f4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80079f6:	697b      	ldr	r3, [r7, #20]
 80079f8:	f023 0304 	bic.w	r3, r3, #4
 80079fc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	4a13      	ldr	r2, [pc, #76]	@ (8007a50 <TIM_OC1_SetConfig+0xc8>)
 8007a02:	4293      	cmp	r3, r2
 8007a04:	d111      	bne.n	8007a2a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007a06:	693b      	ldr	r3, [r7, #16]
 8007a08:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007a0c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007a0e:	693b      	ldr	r3, [r7, #16]
 8007a10:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007a14:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007a16:	683b      	ldr	r3, [r7, #0]
 8007a18:	695b      	ldr	r3, [r3, #20]
 8007a1a:	693a      	ldr	r2, [r7, #16]
 8007a1c:	4313      	orrs	r3, r2
 8007a1e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007a20:	683b      	ldr	r3, [r7, #0]
 8007a22:	699b      	ldr	r3, [r3, #24]
 8007a24:	693a      	ldr	r2, [r7, #16]
 8007a26:	4313      	orrs	r3, r2
 8007a28:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	693a      	ldr	r2, [r7, #16]
 8007a2e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	68fa      	ldr	r2, [r7, #12]
 8007a34:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007a36:	683b      	ldr	r3, [r7, #0]
 8007a38:	685a      	ldr	r2, [r3, #4]
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	697a      	ldr	r2, [r7, #20]
 8007a42:	621a      	str	r2, [r3, #32]
}
 8007a44:	bf00      	nop
 8007a46:	371c      	adds	r7, #28
 8007a48:	46bd      	mov	sp, r7
 8007a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a4e:	4770      	bx	lr
 8007a50:	40010000 	.word	0x40010000

08007a54 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007a54:	b480      	push	{r7}
 8007a56:	b087      	sub	sp, #28
 8007a58:	af00      	add	r7, sp, #0
 8007a5a:	6078      	str	r0, [r7, #4]
 8007a5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	6a1b      	ldr	r3, [r3, #32]
 8007a62:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	6a1b      	ldr	r3, [r3, #32]
 8007a68:	f023 0210 	bic.w	r2, r3, #16
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	685b      	ldr	r3, [r3, #4]
 8007a74:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	699b      	ldr	r3, [r3, #24]
 8007a7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007a7c:	68fb      	ldr	r3, [r7, #12]
 8007a7e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007a82:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007a8a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007a8c:	683b      	ldr	r3, [r7, #0]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	021b      	lsls	r3, r3, #8
 8007a92:	68fa      	ldr	r2, [r7, #12]
 8007a94:	4313      	orrs	r3, r2
 8007a96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007a98:	697b      	ldr	r3, [r7, #20]
 8007a9a:	f023 0320 	bic.w	r3, r3, #32
 8007a9e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007aa0:	683b      	ldr	r3, [r7, #0]
 8007aa2:	689b      	ldr	r3, [r3, #8]
 8007aa4:	011b      	lsls	r3, r3, #4
 8007aa6:	697a      	ldr	r2, [r7, #20]
 8007aa8:	4313      	orrs	r3, r2
 8007aaa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	4a1e      	ldr	r2, [pc, #120]	@ (8007b28 <TIM_OC2_SetConfig+0xd4>)
 8007ab0:	4293      	cmp	r3, r2
 8007ab2:	d10d      	bne.n	8007ad0 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007ab4:	697b      	ldr	r3, [r7, #20]
 8007ab6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007aba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007abc:	683b      	ldr	r3, [r7, #0]
 8007abe:	68db      	ldr	r3, [r3, #12]
 8007ac0:	011b      	lsls	r3, r3, #4
 8007ac2:	697a      	ldr	r2, [r7, #20]
 8007ac4:	4313      	orrs	r3, r2
 8007ac6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007ac8:	697b      	ldr	r3, [r7, #20]
 8007aca:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007ace:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	4a15      	ldr	r2, [pc, #84]	@ (8007b28 <TIM_OC2_SetConfig+0xd4>)
 8007ad4:	4293      	cmp	r3, r2
 8007ad6:	d113      	bne.n	8007b00 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007ad8:	693b      	ldr	r3, [r7, #16]
 8007ada:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007ade:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007ae0:	693b      	ldr	r3, [r7, #16]
 8007ae2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007ae6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007ae8:	683b      	ldr	r3, [r7, #0]
 8007aea:	695b      	ldr	r3, [r3, #20]
 8007aec:	009b      	lsls	r3, r3, #2
 8007aee:	693a      	ldr	r2, [r7, #16]
 8007af0:	4313      	orrs	r3, r2
 8007af2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007af4:	683b      	ldr	r3, [r7, #0]
 8007af6:	699b      	ldr	r3, [r3, #24]
 8007af8:	009b      	lsls	r3, r3, #2
 8007afa:	693a      	ldr	r2, [r7, #16]
 8007afc:	4313      	orrs	r3, r2
 8007afe:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	693a      	ldr	r2, [r7, #16]
 8007b04:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	68fa      	ldr	r2, [r7, #12]
 8007b0a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007b0c:	683b      	ldr	r3, [r7, #0]
 8007b0e:	685a      	ldr	r2, [r3, #4]
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	697a      	ldr	r2, [r7, #20]
 8007b18:	621a      	str	r2, [r3, #32]
}
 8007b1a:	bf00      	nop
 8007b1c:	371c      	adds	r7, #28
 8007b1e:	46bd      	mov	sp, r7
 8007b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b24:	4770      	bx	lr
 8007b26:	bf00      	nop
 8007b28:	40010000 	.word	0x40010000

08007b2c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007b2c:	b480      	push	{r7}
 8007b2e:	b087      	sub	sp, #28
 8007b30:	af00      	add	r7, sp, #0
 8007b32:	6078      	str	r0, [r7, #4]
 8007b34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	6a1b      	ldr	r3, [r3, #32]
 8007b3a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	6a1b      	ldr	r3, [r3, #32]
 8007b40:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	685b      	ldr	r3, [r3, #4]
 8007b4c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	69db      	ldr	r3, [r3, #28]
 8007b52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007b5a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	f023 0303 	bic.w	r3, r3, #3
 8007b62:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007b64:	683b      	ldr	r3, [r7, #0]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	68fa      	ldr	r2, [r7, #12]
 8007b6a:	4313      	orrs	r3, r2
 8007b6c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007b6e:	697b      	ldr	r3, [r7, #20]
 8007b70:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007b74:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007b76:	683b      	ldr	r3, [r7, #0]
 8007b78:	689b      	ldr	r3, [r3, #8]
 8007b7a:	021b      	lsls	r3, r3, #8
 8007b7c:	697a      	ldr	r2, [r7, #20]
 8007b7e:	4313      	orrs	r3, r2
 8007b80:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	4a1d      	ldr	r2, [pc, #116]	@ (8007bfc <TIM_OC3_SetConfig+0xd0>)
 8007b86:	4293      	cmp	r3, r2
 8007b88:	d10d      	bne.n	8007ba6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007b8a:	697b      	ldr	r3, [r7, #20]
 8007b8c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007b90:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007b92:	683b      	ldr	r3, [r7, #0]
 8007b94:	68db      	ldr	r3, [r3, #12]
 8007b96:	021b      	lsls	r3, r3, #8
 8007b98:	697a      	ldr	r2, [r7, #20]
 8007b9a:	4313      	orrs	r3, r2
 8007b9c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007b9e:	697b      	ldr	r3, [r7, #20]
 8007ba0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007ba4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	4a14      	ldr	r2, [pc, #80]	@ (8007bfc <TIM_OC3_SetConfig+0xd0>)
 8007baa:	4293      	cmp	r3, r2
 8007bac:	d113      	bne.n	8007bd6 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007bae:	693b      	ldr	r3, [r7, #16]
 8007bb0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007bb4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007bb6:	693b      	ldr	r3, [r7, #16]
 8007bb8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007bbc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007bbe:	683b      	ldr	r3, [r7, #0]
 8007bc0:	695b      	ldr	r3, [r3, #20]
 8007bc2:	011b      	lsls	r3, r3, #4
 8007bc4:	693a      	ldr	r2, [r7, #16]
 8007bc6:	4313      	orrs	r3, r2
 8007bc8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007bca:	683b      	ldr	r3, [r7, #0]
 8007bcc:	699b      	ldr	r3, [r3, #24]
 8007bce:	011b      	lsls	r3, r3, #4
 8007bd0:	693a      	ldr	r2, [r7, #16]
 8007bd2:	4313      	orrs	r3, r2
 8007bd4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	693a      	ldr	r2, [r7, #16]
 8007bda:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	68fa      	ldr	r2, [r7, #12]
 8007be0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007be2:	683b      	ldr	r3, [r7, #0]
 8007be4:	685a      	ldr	r2, [r3, #4]
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	697a      	ldr	r2, [r7, #20]
 8007bee:	621a      	str	r2, [r3, #32]
}
 8007bf0:	bf00      	nop
 8007bf2:	371c      	adds	r7, #28
 8007bf4:	46bd      	mov	sp, r7
 8007bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bfa:	4770      	bx	lr
 8007bfc:	40010000 	.word	0x40010000

08007c00 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007c00:	b480      	push	{r7}
 8007c02:	b087      	sub	sp, #28
 8007c04:	af00      	add	r7, sp, #0
 8007c06:	6078      	str	r0, [r7, #4]
 8007c08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	6a1b      	ldr	r3, [r3, #32]
 8007c0e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	6a1b      	ldr	r3, [r3, #32]
 8007c14:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	685b      	ldr	r3, [r3, #4]
 8007c20:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	69db      	ldr	r3, [r3, #28]
 8007c26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007c2e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007c36:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007c38:	683b      	ldr	r3, [r7, #0]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	021b      	lsls	r3, r3, #8
 8007c3e:	68fa      	ldr	r2, [r7, #12]
 8007c40:	4313      	orrs	r3, r2
 8007c42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007c44:	693b      	ldr	r3, [r7, #16]
 8007c46:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007c4a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007c4c:	683b      	ldr	r3, [r7, #0]
 8007c4e:	689b      	ldr	r3, [r3, #8]
 8007c50:	031b      	lsls	r3, r3, #12
 8007c52:	693a      	ldr	r2, [r7, #16]
 8007c54:	4313      	orrs	r3, r2
 8007c56:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	4a10      	ldr	r2, [pc, #64]	@ (8007c9c <TIM_OC4_SetConfig+0x9c>)
 8007c5c:	4293      	cmp	r3, r2
 8007c5e:	d109      	bne.n	8007c74 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007c60:	697b      	ldr	r3, [r7, #20]
 8007c62:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007c66:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007c68:	683b      	ldr	r3, [r7, #0]
 8007c6a:	695b      	ldr	r3, [r3, #20]
 8007c6c:	019b      	lsls	r3, r3, #6
 8007c6e:	697a      	ldr	r2, [r7, #20]
 8007c70:	4313      	orrs	r3, r2
 8007c72:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	697a      	ldr	r2, [r7, #20]
 8007c78:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	68fa      	ldr	r2, [r7, #12]
 8007c7e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007c80:	683b      	ldr	r3, [r7, #0]
 8007c82:	685a      	ldr	r2, [r3, #4]
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	693a      	ldr	r2, [r7, #16]
 8007c8c:	621a      	str	r2, [r3, #32]
}
 8007c8e:	bf00      	nop
 8007c90:	371c      	adds	r7, #28
 8007c92:	46bd      	mov	sp, r7
 8007c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c98:	4770      	bx	lr
 8007c9a:	bf00      	nop
 8007c9c:	40010000 	.word	0x40010000

08007ca0 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8007ca0:	b480      	push	{r7}
 8007ca2:	b087      	sub	sp, #28
 8007ca4:	af00      	add	r7, sp, #0
 8007ca6:	60f8      	str	r0, [r7, #12]
 8007ca8:	60b9      	str	r1, [r7, #8]
 8007caa:	607a      	str	r2, [r7, #4]
 8007cac:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	6a1b      	ldr	r3, [r3, #32]
 8007cb2:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	6a1b      	ldr	r3, [r3, #32]
 8007cb8:	f023 0201 	bic.w	r2, r3, #1
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	699b      	ldr	r3, [r3, #24]
 8007cc4:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8007cc6:	68fb      	ldr	r3, [r7, #12]
 8007cc8:	4a24      	ldr	r2, [pc, #144]	@ (8007d5c <TIM_TI1_SetConfig+0xbc>)
 8007cca:	4293      	cmp	r3, r2
 8007ccc:	d013      	beq.n	8007cf6 <TIM_TI1_SetConfig+0x56>
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007cd4:	d00f      	beq.n	8007cf6 <TIM_TI1_SetConfig+0x56>
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	4a21      	ldr	r2, [pc, #132]	@ (8007d60 <TIM_TI1_SetConfig+0xc0>)
 8007cda:	4293      	cmp	r3, r2
 8007cdc:	d00b      	beq.n	8007cf6 <TIM_TI1_SetConfig+0x56>
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	4a20      	ldr	r2, [pc, #128]	@ (8007d64 <TIM_TI1_SetConfig+0xc4>)
 8007ce2:	4293      	cmp	r3, r2
 8007ce4:	d007      	beq.n	8007cf6 <TIM_TI1_SetConfig+0x56>
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	4a1f      	ldr	r2, [pc, #124]	@ (8007d68 <TIM_TI1_SetConfig+0xc8>)
 8007cea:	4293      	cmp	r3, r2
 8007cec:	d003      	beq.n	8007cf6 <TIM_TI1_SetConfig+0x56>
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	4a1e      	ldr	r2, [pc, #120]	@ (8007d6c <TIM_TI1_SetConfig+0xcc>)
 8007cf2:	4293      	cmp	r3, r2
 8007cf4:	d101      	bne.n	8007cfa <TIM_TI1_SetConfig+0x5a>
 8007cf6:	2301      	movs	r3, #1
 8007cf8:	e000      	b.n	8007cfc <TIM_TI1_SetConfig+0x5c>
 8007cfa:	2300      	movs	r3, #0
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d008      	beq.n	8007d12 <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8007d00:	697b      	ldr	r3, [r7, #20]
 8007d02:	f023 0303 	bic.w	r3, r3, #3
 8007d06:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8007d08:	697a      	ldr	r2, [r7, #20]
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	4313      	orrs	r3, r2
 8007d0e:	617b      	str	r3, [r7, #20]
 8007d10:	e003      	b.n	8007d1a <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8007d12:	697b      	ldr	r3, [r7, #20]
 8007d14:	f043 0301 	orr.w	r3, r3, #1
 8007d18:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007d1a:	697b      	ldr	r3, [r7, #20]
 8007d1c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007d20:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8007d22:	683b      	ldr	r3, [r7, #0]
 8007d24:	011b      	lsls	r3, r3, #4
 8007d26:	b2db      	uxtb	r3, r3
 8007d28:	697a      	ldr	r2, [r7, #20]
 8007d2a:	4313      	orrs	r3, r2
 8007d2c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007d2e:	693b      	ldr	r3, [r7, #16]
 8007d30:	f023 030a 	bic.w	r3, r3, #10
 8007d34:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8007d36:	68bb      	ldr	r3, [r7, #8]
 8007d38:	f003 030a 	and.w	r3, r3, #10
 8007d3c:	693a      	ldr	r2, [r7, #16]
 8007d3e:	4313      	orrs	r3, r2
 8007d40:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	697a      	ldr	r2, [r7, #20]
 8007d46:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	693a      	ldr	r2, [r7, #16]
 8007d4c:	621a      	str	r2, [r3, #32]
}
 8007d4e:	bf00      	nop
 8007d50:	371c      	adds	r7, #28
 8007d52:	46bd      	mov	sp, r7
 8007d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d58:	4770      	bx	lr
 8007d5a:	bf00      	nop
 8007d5c:	40010000 	.word	0x40010000
 8007d60:	40000400 	.word	0x40000400
 8007d64:	40000800 	.word	0x40000800
 8007d68:	40000c00 	.word	0x40000c00
 8007d6c:	40014000 	.word	0x40014000

08007d70 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007d70:	b480      	push	{r7}
 8007d72:	b087      	sub	sp, #28
 8007d74:	af00      	add	r7, sp, #0
 8007d76:	60f8      	str	r0, [r7, #12]
 8007d78:	60b9      	str	r1, [r7, #8]
 8007d7a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	6a1b      	ldr	r3, [r3, #32]
 8007d80:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	6a1b      	ldr	r3, [r3, #32]
 8007d86:	f023 0201 	bic.w	r2, r3, #1
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	699b      	ldr	r3, [r3, #24]
 8007d92:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007d94:	693b      	ldr	r3, [r7, #16]
 8007d96:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007d9a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	011b      	lsls	r3, r3, #4
 8007da0:	693a      	ldr	r2, [r7, #16]
 8007da2:	4313      	orrs	r3, r2
 8007da4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007da6:	697b      	ldr	r3, [r7, #20]
 8007da8:	f023 030a 	bic.w	r3, r3, #10
 8007dac:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007dae:	697a      	ldr	r2, [r7, #20]
 8007db0:	68bb      	ldr	r3, [r7, #8]
 8007db2:	4313      	orrs	r3, r2
 8007db4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	693a      	ldr	r2, [r7, #16]
 8007dba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007dbc:	68fb      	ldr	r3, [r7, #12]
 8007dbe:	697a      	ldr	r2, [r7, #20]
 8007dc0:	621a      	str	r2, [r3, #32]
}
 8007dc2:	bf00      	nop
 8007dc4:	371c      	adds	r7, #28
 8007dc6:	46bd      	mov	sp, r7
 8007dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dcc:	4770      	bx	lr

08007dce <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007dce:	b480      	push	{r7}
 8007dd0:	b087      	sub	sp, #28
 8007dd2:	af00      	add	r7, sp, #0
 8007dd4:	60f8      	str	r0, [r7, #12]
 8007dd6:	60b9      	str	r1, [r7, #8]
 8007dd8:	607a      	str	r2, [r7, #4]
 8007dda:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	6a1b      	ldr	r3, [r3, #32]
 8007de0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	6a1b      	ldr	r3, [r3, #32]
 8007de6:	f023 0210 	bic.w	r2, r3, #16
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	699b      	ldr	r3, [r3, #24]
 8007df2:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8007df4:	693b      	ldr	r3, [r7, #16]
 8007df6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007dfa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	021b      	lsls	r3, r3, #8
 8007e00:	693a      	ldr	r2, [r7, #16]
 8007e02:	4313      	orrs	r3, r2
 8007e04:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007e06:	693b      	ldr	r3, [r7, #16]
 8007e08:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007e0c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8007e0e:	683b      	ldr	r3, [r7, #0]
 8007e10:	031b      	lsls	r3, r3, #12
 8007e12:	b29b      	uxth	r3, r3
 8007e14:	693a      	ldr	r2, [r7, #16]
 8007e16:	4313      	orrs	r3, r2
 8007e18:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007e1a:	697b      	ldr	r3, [r7, #20]
 8007e1c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007e20:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8007e22:	68bb      	ldr	r3, [r7, #8]
 8007e24:	011b      	lsls	r3, r3, #4
 8007e26:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8007e2a:	697a      	ldr	r2, [r7, #20]
 8007e2c:	4313      	orrs	r3, r2
 8007e2e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	693a      	ldr	r2, [r7, #16]
 8007e34:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	697a      	ldr	r2, [r7, #20]
 8007e3a:	621a      	str	r2, [r3, #32]
}
 8007e3c:	bf00      	nop
 8007e3e:	371c      	adds	r7, #28
 8007e40:	46bd      	mov	sp, r7
 8007e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e46:	4770      	bx	lr

08007e48 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007e48:	b480      	push	{r7}
 8007e4a:	b087      	sub	sp, #28
 8007e4c:	af00      	add	r7, sp, #0
 8007e4e:	60f8      	str	r0, [r7, #12]
 8007e50:	60b9      	str	r1, [r7, #8]
 8007e52:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	6a1b      	ldr	r3, [r3, #32]
 8007e58:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	6a1b      	ldr	r3, [r3, #32]
 8007e5e:	f023 0210 	bic.w	r2, r3, #16
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	699b      	ldr	r3, [r3, #24]
 8007e6a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007e6c:	693b      	ldr	r3, [r7, #16]
 8007e6e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007e72:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	031b      	lsls	r3, r3, #12
 8007e78:	693a      	ldr	r2, [r7, #16]
 8007e7a:	4313      	orrs	r3, r2
 8007e7c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007e7e:	697b      	ldr	r3, [r7, #20]
 8007e80:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007e84:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007e86:	68bb      	ldr	r3, [r7, #8]
 8007e88:	011b      	lsls	r3, r3, #4
 8007e8a:	697a      	ldr	r2, [r7, #20]
 8007e8c:	4313      	orrs	r3, r2
 8007e8e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	693a      	ldr	r2, [r7, #16]
 8007e94:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	697a      	ldr	r2, [r7, #20]
 8007e9a:	621a      	str	r2, [r3, #32]
}
 8007e9c:	bf00      	nop
 8007e9e:	371c      	adds	r7, #28
 8007ea0:	46bd      	mov	sp, r7
 8007ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ea6:	4770      	bx	lr

08007ea8 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007ea8:	b480      	push	{r7}
 8007eaa:	b087      	sub	sp, #28
 8007eac:	af00      	add	r7, sp, #0
 8007eae:	60f8      	str	r0, [r7, #12]
 8007eb0:	60b9      	str	r1, [r7, #8]
 8007eb2:	607a      	str	r2, [r7, #4]
 8007eb4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	6a1b      	ldr	r3, [r3, #32]
 8007eba:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	6a1b      	ldr	r3, [r3, #32]
 8007ec0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	69db      	ldr	r3, [r3, #28]
 8007ecc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8007ece:	693b      	ldr	r3, [r7, #16]
 8007ed0:	f023 0303 	bic.w	r3, r3, #3
 8007ed4:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8007ed6:	693a      	ldr	r2, [r7, #16]
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	4313      	orrs	r3, r2
 8007edc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8007ede:	693b      	ldr	r3, [r7, #16]
 8007ee0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007ee4:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8007ee6:	683b      	ldr	r3, [r7, #0]
 8007ee8:	011b      	lsls	r3, r3, #4
 8007eea:	b2db      	uxtb	r3, r3
 8007eec:	693a      	ldr	r2, [r7, #16]
 8007eee:	4313      	orrs	r3, r2
 8007ef0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8007ef2:	697b      	ldr	r3, [r7, #20]
 8007ef4:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8007ef8:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8007efa:	68bb      	ldr	r3, [r7, #8]
 8007efc:	021b      	lsls	r3, r3, #8
 8007efe:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8007f02:	697a      	ldr	r2, [r7, #20]
 8007f04:	4313      	orrs	r3, r2
 8007f06:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	693a      	ldr	r2, [r7, #16]
 8007f0c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	697a      	ldr	r2, [r7, #20]
 8007f12:	621a      	str	r2, [r3, #32]
}
 8007f14:	bf00      	nop
 8007f16:	371c      	adds	r7, #28
 8007f18:	46bd      	mov	sp, r7
 8007f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f1e:	4770      	bx	lr

08007f20 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007f20:	b480      	push	{r7}
 8007f22:	b087      	sub	sp, #28
 8007f24:	af00      	add	r7, sp, #0
 8007f26:	60f8      	str	r0, [r7, #12]
 8007f28:	60b9      	str	r1, [r7, #8]
 8007f2a:	607a      	str	r2, [r7, #4]
 8007f2c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	6a1b      	ldr	r3, [r3, #32]
 8007f32:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	6a1b      	ldr	r3, [r3, #32]
 8007f38:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007f3c:	68fb      	ldr	r3, [r7, #12]
 8007f3e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	69db      	ldr	r3, [r3, #28]
 8007f44:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8007f46:	693b      	ldr	r3, [r7, #16]
 8007f48:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007f4c:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	021b      	lsls	r3, r3, #8
 8007f52:	693a      	ldr	r2, [r7, #16]
 8007f54:	4313      	orrs	r3, r2
 8007f56:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8007f58:	693b      	ldr	r3, [r7, #16]
 8007f5a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007f5e:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8007f60:	683b      	ldr	r3, [r7, #0]
 8007f62:	031b      	lsls	r3, r3, #12
 8007f64:	b29b      	uxth	r3, r3
 8007f66:	693a      	ldr	r2, [r7, #16]
 8007f68:	4313      	orrs	r3, r2
 8007f6a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8007f6c:	697b      	ldr	r3, [r7, #20]
 8007f6e:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 8007f72:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8007f74:	68bb      	ldr	r3, [r7, #8]
 8007f76:	031b      	lsls	r3, r3, #12
 8007f78:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8007f7c:	697a      	ldr	r2, [r7, #20]
 8007f7e:	4313      	orrs	r3, r2
 8007f80:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	693a      	ldr	r2, [r7, #16]
 8007f86:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	697a      	ldr	r2, [r7, #20]
 8007f8c:	621a      	str	r2, [r3, #32]
}
 8007f8e:	bf00      	nop
 8007f90:	371c      	adds	r7, #28
 8007f92:	46bd      	mov	sp, r7
 8007f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f98:	4770      	bx	lr

08007f9a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007f9a:	b480      	push	{r7}
 8007f9c:	b085      	sub	sp, #20
 8007f9e:	af00      	add	r7, sp, #0
 8007fa0:	6078      	str	r0, [r7, #4]
 8007fa2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	689b      	ldr	r3, [r3, #8]
 8007fa8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007fb0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007fb2:	683a      	ldr	r2, [r7, #0]
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	4313      	orrs	r3, r2
 8007fb8:	f043 0307 	orr.w	r3, r3, #7
 8007fbc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	68fa      	ldr	r2, [r7, #12]
 8007fc2:	609a      	str	r2, [r3, #8]
}
 8007fc4:	bf00      	nop
 8007fc6:	3714      	adds	r7, #20
 8007fc8:	46bd      	mov	sp, r7
 8007fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fce:	4770      	bx	lr

08007fd0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007fd0:	b480      	push	{r7}
 8007fd2:	b087      	sub	sp, #28
 8007fd4:	af00      	add	r7, sp, #0
 8007fd6:	60f8      	str	r0, [r7, #12]
 8007fd8:	60b9      	str	r1, [r7, #8]
 8007fda:	607a      	str	r2, [r7, #4]
 8007fdc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	689b      	ldr	r3, [r3, #8]
 8007fe2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007fe4:	697b      	ldr	r3, [r7, #20]
 8007fe6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007fea:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007fec:	683b      	ldr	r3, [r7, #0]
 8007fee:	021a      	lsls	r2, r3, #8
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	431a      	orrs	r2, r3
 8007ff4:	68bb      	ldr	r3, [r7, #8]
 8007ff6:	4313      	orrs	r3, r2
 8007ff8:	697a      	ldr	r2, [r7, #20]
 8007ffa:	4313      	orrs	r3, r2
 8007ffc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	697a      	ldr	r2, [r7, #20]
 8008002:	609a      	str	r2, [r3, #8]
}
 8008004:	bf00      	nop
 8008006:	371c      	adds	r7, #28
 8008008:	46bd      	mov	sp, r7
 800800a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800800e:	4770      	bx	lr

08008010 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008010:	b480      	push	{r7}
 8008012:	b087      	sub	sp, #28
 8008014:	af00      	add	r7, sp, #0
 8008016:	60f8      	str	r0, [r7, #12]
 8008018:	60b9      	str	r1, [r7, #8]
 800801a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800801c:	68bb      	ldr	r3, [r7, #8]
 800801e:	f003 031f 	and.w	r3, r3, #31
 8008022:	2201      	movs	r2, #1
 8008024:	fa02 f303 	lsl.w	r3, r2, r3
 8008028:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	6a1a      	ldr	r2, [r3, #32]
 800802e:	697b      	ldr	r3, [r7, #20]
 8008030:	43db      	mvns	r3, r3
 8008032:	401a      	ands	r2, r3
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	6a1a      	ldr	r2, [r3, #32]
 800803c:	68bb      	ldr	r3, [r7, #8]
 800803e:	f003 031f 	and.w	r3, r3, #31
 8008042:	6879      	ldr	r1, [r7, #4]
 8008044:	fa01 f303 	lsl.w	r3, r1, r3
 8008048:	431a      	orrs	r2, r3
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	621a      	str	r2, [r3, #32]
}
 800804e:	bf00      	nop
 8008050:	371c      	adds	r7, #28
 8008052:	46bd      	mov	sp, r7
 8008054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008058:	4770      	bx	lr
	...

0800805c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800805c:	b480      	push	{r7}
 800805e:	b085      	sub	sp, #20
 8008060:	af00      	add	r7, sp, #0
 8008062:	6078      	str	r0, [r7, #4]
 8008064:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800806c:	2b01      	cmp	r3, #1
 800806e:	d101      	bne.n	8008074 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008070:	2302      	movs	r3, #2
 8008072:	e050      	b.n	8008116 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	2201      	movs	r2, #1
 8008078:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	2202      	movs	r2, #2
 8008080:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	685b      	ldr	r3, [r3, #4]
 800808a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	689b      	ldr	r3, [r3, #8]
 8008092:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800809a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800809c:	683b      	ldr	r3, [r7, #0]
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	68fa      	ldr	r2, [r7, #12]
 80080a2:	4313      	orrs	r3, r2
 80080a4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	68fa      	ldr	r2, [r7, #12]
 80080ac:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	4a1c      	ldr	r2, [pc, #112]	@ (8008124 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80080b4:	4293      	cmp	r3, r2
 80080b6:	d018      	beq.n	80080ea <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80080c0:	d013      	beq.n	80080ea <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	4a18      	ldr	r2, [pc, #96]	@ (8008128 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80080c8:	4293      	cmp	r3, r2
 80080ca:	d00e      	beq.n	80080ea <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	4a16      	ldr	r2, [pc, #88]	@ (800812c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80080d2:	4293      	cmp	r3, r2
 80080d4:	d009      	beq.n	80080ea <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	4a15      	ldr	r2, [pc, #84]	@ (8008130 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80080dc:	4293      	cmp	r3, r2
 80080de:	d004      	beq.n	80080ea <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	4a13      	ldr	r2, [pc, #76]	@ (8008134 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80080e6:	4293      	cmp	r3, r2
 80080e8:	d10c      	bne.n	8008104 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80080ea:	68bb      	ldr	r3, [r7, #8]
 80080ec:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80080f0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80080f2:	683b      	ldr	r3, [r7, #0]
 80080f4:	685b      	ldr	r3, [r3, #4]
 80080f6:	68ba      	ldr	r2, [r7, #8]
 80080f8:	4313      	orrs	r3, r2
 80080fa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	68ba      	ldr	r2, [r7, #8]
 8008102:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	2201      	movs	r2, #1
 8008108:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	2200      	movs	r2, #0
 8008110:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008114:	2300      	movs	r3, #0
}
 8008116:	4618      	mov	r0, r3
 8008118:	3714      	adds	r7, #20
 800811a:	46bd      	mov	sp, r7
 800811c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008120:	4770      	bx	lr
 8008122:	bf00      	nop
 8008124:	40010000 	.word	0x40010000
 8008128:	40000400 	.word	0x40000400
 800812c:	40000800 	.word	0x40000800
 8008130:	40000c00 	.word	0x40000c00
 8008134:	40014000 	.word	0x40014000

08008138 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8008138:	b480      	push	{r7}
 800813a:	b085      	sub	sp, #20
 800813c:	af00      	add	r7, sp, #0
 800813e:	6078      	str	r0, [r7, #4]
 8008140:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8008142:	2300      	movs	r3, #0
 8008144:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800814c:	2b01      	cmp	r3, #1
 800814e:	d101      	bne.n	8008154 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8008150:	2302      	movs	r3, #2
 8008152:	e03d      	b.n	80081d0 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	2201      	movs	r2, #1
 8008158:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8008162:	683b      	ldr	r3, [r7, #0]
 8008164:	68db      	ldr	r3, [r3, #12]
 8008166:	4313      	orrs	r3, r2
 8008168:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800816a:	68fb      	ldr	r3, [r7, #12]
 800816c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8008170:	683b      	ldr	r3, [r7, #0]
 8008172:	689b      	ldr	r3, [r3, #8]
 8008174:	4313      	orrs	r3, r2
 8008176:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800817e:	683b      	ldr	r3, [r7, #0]
 8008180:	685b      	ldr	r3, [r3, #4]
 8008182:	4313      	orrs	r3, r2
 8008184:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800818c:	683b      	ldr	r3, [r7, #0]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	4313      	orrs	r3, r2
 8008192:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800819a:	683b      	ldr	r3, [r7, #0]
 800819c:	691b      	ldr	r3, [r3, #16]
 800819e:	4313      	orrs	r3, r2
 80081a0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80081a8:	683b      	ldr	r3, [r7, #0]
 80081aa:	695b      	ldr	r3, [r3, #20]
 80081ac:	4313      	orrs	r3, r2
 80081ae:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80081b6:	683b      	ldr	r3, [r7, #0]
 80081b8:	69db      	ldr	r3, [r3, #28]
 80081ba:	4313      	orrs	r3, r2
 80081bc:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	68fa      	ldr	r2, [r7, #12]
 80081c4:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	2200      	movs	r2, #0
 80081ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80081ce:	2300      	movs	r3, #0
}
 80081d0:	4618      	mov	r0, r3
 80081d2:	3714      	adds	r7, #20
 80081d4:	46bd      	mov	sp, r7
 80081d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081da:	4770      	bx	lr

080081dc <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80081dc:	b084      	sub	sp, #16
 80081de:	b580      	push	{r7, lr}
 80081e0:	b084      	sub	sp, #16
 80081e2:	af00      	add	r7, sp, #0
 80081e4:	6078      	str	r0, [r7, #4]
 80081e6:	f107 001c 	add.w	r0, r7, #28
 80081ea:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80081ee:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80081f2:	2b01      	cmp	r3, #1
 80081f4:	d123      	bne.n	800823e <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081fa:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	68db      	ldr	r3, [r3, #12]
 8008206:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800820a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800820e:	687a      	ldr	r2, [r7, #4]
 8008210:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	68db      	ldr	r3, [r3, #12]
 8008216:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800821e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8008222:	2b01      	cmp	r3, #1
 8008224:	d105      	bne.n	8008232 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	68db      	ldr	r3, [r3, #12]
 800822a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8008232:	6878      	ldr	r0, [r7, #4]
 8008234:	f001 fae8 	bl	8009808 <USB_CoreReset>
 8008238:	4603      	mov	r3, r0
 800823a:	73fb      	strb	r3, [r7, #15]
 800823c:	e01b      	b.n	8008276 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	68db      	ldr	r3, [r3, #12]
 8008242:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800824a:	6878      	ldr	r0, [r7, #4]
 800824c:	f001 fadc 	bl	8009808 <USB_CoreReset>
 8008250:	4603      	mov	r3, r0
 8008252:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8008254:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8008258:	2b00      	cmp	r3, #0
 800825a:	d106      	bne.n	800826a <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008260:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	639a      	str	r2, [r3, #56]	@ 0x38
 8008268:	e005      	b.n	8008276 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800826e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8008276:	7fbb      	ldrb	r3, [r7, #30]
 8008278:	2b01      	cmp	r3, #1
 800827a:	d10b      	bne.n	8008294 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	689b      	ldr	r3, [r3, #8]
 8008280:	f043 0206 	orr.w	r2, r3, #6
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	689b      	ldr	r3, [r3, #8]
 800828c:	f043 0220 	orr.w	r2, r3, #32
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8008294:	7bfb      	ldrb	r3, [r7, #15]
}
 8008296:	4618      	mov	r0, r3
 8008298:	3710      	adds	r7, #16
 800829a:	46bd      	mov	sp, r7
 800829c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80082a0:	b004      	add	sp, #16
 80082a2:	4770      	bx	lr

080082a4 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 80082a4:	b480      	push	{r7}
 80082a6:	b087      	sub	sp, #28
 80082a8:	af00      	add	r7, sp, #0
 80082aa:	60f8      	str	r0, [r7, #12]
 80082ac:	60b9      	str	r1, [r7, #8]
 80082ae:	4613      	mov	r3, r2
 80082b0:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80082b2:	79fb      	ldrb	r3, [r7, #7]
 80082b4:	2b02      	cmp	r3, #2
 80082b6:	d165      	bne.n	8008384 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80082b8:	68bb      	ldr	r3, [r7, #8]
 80082ba:	4a41      	ldr	r2, [pc, #260]	@ (80083c0 <USB_SetTurnaroundTime+0x11c>)
 80082bc:	4293      	cmp	r3, r2
 80082be:	d906      	bls.n	80082ce <USB_SetTurnaroundTime+0x2a>
 80082c0:	68bb      	ldr	r3, [r7, #8]
 80082c2:	4a40      	ldr	r2, [pc, #256]	@ (80083c4 <USB_SetTurnaroundTime+0x120>)
 80082c4:	4293      	cmp	r3, r2
 80082c6:	d202      	bcs.n	80082ce <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80082c8:	230f      	movs	r3, #15
 80082ca:	617b      	str	r3, [r7, #20]
 80082cc:	e062      	b.n	8008394 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80082ce:	68bb      	ldr	r3, [r7, #8]
 80082d0:	4a3c      	ldr	r2, [pc, #240]	@ (80083c4 <USB_SetTurnaroundTime+0x120>)
 80082d2:	4293      	cmp	r3, r2
 80082d4:	d306      	bcc.n	80082e4 <USB_SetTurnaroundTime+0x40>
 80082d6:	68bb      	ldr	r3, [r7, #8]
 80082d8:	4a3b      	ldr	r2, [pc, #236]	@ (80083c8 <USB_SetTurnaroundTime+0x124>)
 80082da:	4293      	cmp	r3, r2
 80082dc:	d202      	bcs.n	80082e4 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80082de:	230e      	movs	r3, #14
 80082e0:	617b      	str	r3, [r7, #20]
 80082e2:	e057      	b.n	8008394 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80082e4:	68bb      	ldr	r3, [r7, #8]
 80082e6:	4a38      	ldr	r2, [pc, #224]	@ (80083c8 <USB_SetTurnaroundTime+0x124>)
 80082e8:	4293      	cmp	r3, r2
 80082ea:	d306      	bcc.n	80082fa <USB_SetTurnaroundTime+0x56>
 80082ec:	68bb      	ldr	r3, [r7, #8]
 80082ee:	4a37      	ldr	r2, [pc, #220]	@ (80083cc <USB_SetTurnaroundTime+0x128>)
 80082f0:	4293      	cmp	r3, r2
 80082f2:	d202      	bcs.n	80082fa <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80082f4:	230d      	movs	r3, #13
 80082f6:	617b      	str	r3, [r7, #20]
 80082f8:	e04c      	b.n	8008394 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80082fa:	68bb      	ldr	r3, [r7, #8]
 80082fc:	4a33      	ldr	r2, [pc, #204]	@ (80083cc <USB_SetTurnaroundTime+0x128>)
 80082fe:	4293      	cmp	r3, r2
 8008300:	d306      	bcc.n	8008310 <USB_SetTurnaroundTime+0x6c>
 8008302:	68bb      	ldr	r3, [r7, #8]
 8008304:	4a32      	ldr	r2, [pc, #200]	@ (80083d0 <USB_SetTurnaroundTime+0x12c>)
 8008306:	4293      	cmp	r3, r2
 8008308:	d802      	bhi.n	8008310 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800830a:	230c      	movs	r3, #12
 800830c:	617b      	str	r3, [r7, #20]
 800830e:	e041      	b.n	8008394 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8008310:	68bb      	ldr	r3, [r7, #8]
 8008312:	4a2f      	ldr	r2, [pc, #188]	@ (80083d0 <USB_SetTurnaroundTime+0x12c>)
 8008314:	4293      	cmp	r3, r2
 8008316:	d906      	bls.n	8008326 <USB_SetTurnaroundTime+0x82>
 8008318:	68bb      	ldr	r3, [r7, #8]
 800831a:	4a2e      	ldr	r2, [pc, #184]	@ (80083d4 <USB_SetTurnaroundTime+0x130>)
 800831c:	4293      	cmp	r3, r2
 800831e:	d802      	bhi.n	8008326 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8008320:	230b      	movs	r3, #11
 8008322:	617b      	str	r3, [r7, #20]
 8008324:	e036      	b.n	8008394 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8008326:	68bb      	ldr	r3, [r7, #8]
 8008328:	4a2a      	ldr	r2, [pc, #168]	@ (80083d4 <USB_SetTurnaroundTime+0x130>)
 800832a:	4293      	cmp	r3, r2
 800832c:	d906      	bls.n	800833c <USB_SetTurnaroundTime+0x98>
 800832e:	68bb      	ldr	r3, [r7, #8]
 8008330:	4a29      	ldr	r2, [pc, #164]	@ (80083d8 <USB_SetTurnaroundTime+0x134>)
 8008332:	4293      	cmp	r3, r2
 8008334:	d802      	bhi.n	800833c <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8008336:	230a      	movs	r3, #10
 8008338:	617b      	str	r3, [r7, #20]
 800833a:	e02b      	b.n	8008394 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800833c:	68bb      	ldr	r3, [r7, #8]
 800833e:	4a26      	ldr	r2, [pc, #152]	@ (80083d8 <USB_SetTurnaroundTime+0x134>)
 8008340:	4293      	cmp	r3, r2
 8008342:	d906      	bls.n	8008352 <USB_SetTurnaroundTime+0xae>
 8008344:	68bb      	ldr	r3, [r7, #8]
 8008346:	4a25      	ldr	r2, [pc, #148]	@ (80083dc <USB_SetTurnaroundTime+0x138>)
 8008348:	4293      	cmp	r3, r2
 800834a:	d202      	bcs.n	8008352 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800834c:	2309      	movs	r3, #9
 800834e:	617b      	str	r3, [r7, #20]
 8008350:	e020      	b.n	8008394 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8008352:	68bb      	ldr	r3, [r7, #8]
 8008354:	4a21      	ldr	r2, [pc, #132]	@ (80083dc <USB_SetTurnaroundTime+0x138>)
 8008356:	4293      	cmp	r3, r2
 8008358:	d306      	bcc.n	8008368 <USB_SetTurnaroundTime+0xc4>
 800835a:	68bb      	ldr	r3, [r7, #8]
 800835c:	4a20      	ldr	r2, [pc, #128]	@ (80083e0 <USB_SetTurnaroundTime+0x13c>)
 800835e:	4293      	cmp	r3, r2
 8008360:	d802      	bhi.n	8008368 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8008362:	2308      	movs	r3, #8
 8008364:	617b      	str	r3, [r7, #20]
 8008366:	e015      	b.n	8008394 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8008368:	68bb      	ldr	r3, [r7, #8]
 800836a:	4a1d      	ldr	r2, [pc, #116]	@ (80083e0 <USB_SetTurnaroundTime+0x13c>)
 800836c:	4293      	cmp	r3, r2
 800836e:	d906      	bls.n	800837e <USB_SetTurnaroundTime+0xda>
 8008370:	68bb      	ldr	r3, [r7, #8]
 8008372:	4a1c      	ldr	r2, [pc, #112]	@ (80083e4 <USB_SetTurnaroundTime+0x140>)
 8008374:	4293      	cmp	r3, r2
 8008376:	d202      	bcs.n	800837e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8008378:	2307      	movs	r3, #7
 800837a:	617b      	str	r3, [r7, #20]
 800837c:	e00a      	b.n	8008394 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800837e:	2306      	movs	r3, #6
 8008380:	617b      	str	r3, [r7, #20]
 8008382:	e007      	b.n	8008394 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8008384:	79fb      	ldrb	r3, [r7, #7]
 8008386:	2b00      	cmp	r3, #0
 8008388:	d102      	bne.n	8008390 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800838a:	2309      	movs	r3, #9
 800838c:	617b      	str	r3, [r7, #20]
 800838e:	e001      	b.n	8008394 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8008390:	2309      	movs	r3, #9
 8008392:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	68db      	ldr	r3, [r3, #12]
 8008398:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	68da      	ldr	r2, [r3, #12]
 80083a4:	697b      	ldr	r3, [r7, #20]
 80083a6:	029b      	lsls	r3, r3, #10
 80083a8:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 80083ac:	431a      	orrs	r2, r3
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80083b2:	2300      	movs	r3, #0
}
 80083b4:	4618      	mov	r0, r3
 80083b6:	371c      	adds	r7, #28
 80083b8:	46bd      	mov	sp, r7
 80083ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083be:	4770      	bx	lr
 80083c0:	00d8acbf 	.word	0x00d8acbf
 80083c4:	00e4e1c0 	.word	0x00e4e1c0
 80083c8:	00f42400 	.word	0x00f42400
 80083cc:	01067380 	.word	0x01067380
 80083d0:	011a499f 	.word	0x011a499f
 80083d4:	01312cff 	.word	0x01312cff
 80083d8:	014ca43f 	.word	0x014ca43f
 80083dc:	016e3600 	.word	0x016e3600
 80083e0:	01a6ab1f 	.word	0x01a6ab1f
 80083e4:	01e84800 	.word	0x01e84800

080083e8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80083e8:	b480      	push	{r7}
 80083ea:	b083      	sub	sp, #12
 80083ec:	af00      	add	r7, sp, #0
 80083ee:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	689b      	ldr	r3, [r3, #8]
 80083f4:	f043 0201 	orr.w	r2, r3, #1
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80083fc:	2300      	movs	r3, #0
}
 80083fe:	4618      	mov	r0, r3
 8008400:	370c      	adds	r7, #12
 8008402:	46bd      	mov	sp, r7
 8008404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008408:	4770      	bx	lr

0800840a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800840a:	b480      	push	{r7}
 800840c:	b083      	sub	sp, #12
 800840e:	af00      	add	r7, sp, #0
 8008410:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	689b      	ldr	r3, [r3, #8]
 8008416:	f023 0201 	bic.w	r2, r3, #1
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800841e:	2300      	movs	r3, #0
}
 8008420:	4618      	mov	r0, r3
 8008422:	370c      	adds	r7, #12
 8008424:	46bd      	mov	sp, r7
 8008426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800842a:	4770      	bx	lr

0800842c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800842c:	b580      	push	{r7, lr}
 800842e:	b084      	sub	sp, #16
 8008430:	af00      	add	r7, sp, #0
 8008432:	6078      	str	r0, [r7, #4]
 8008434:	460b      	mov	r3, r1
 8008436:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8008438:	2300      	movs	r3, #0
 800843a:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	68db      	ldr	r3, [r3, #12]
 8008440:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8008448:	78fb      	ldrb	r3, [r7, #3]
 800844a:	2b01      	cmp	r3, #1
 800844c:	d115      	bne.n	800847a <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	68db      	ldr	r3, [r3, #12]
 8008452:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800845a:	200a      	movs	r0, #10
 800845c:	f7fb fb98 	bl	8003b90 <HAL_Delay>
      ms += 10U;
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	330a      	adds	r3, #10
 8008464:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8008466:	6878      	ldr	r0, [r7, #4]
 8008468:	f001 f93f 	bl	80096ea <USB_GetMode>
 800846c:	4603      	mov	r3, r0
 800846e:	2b01      	cmp	r3, #1
 8008470:	d01e      	beq.n	80084b0 <USB_SetCurrentMode+0x84>
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	2bc7      	cmp	r3, #199	@ 0xc7
 8008476:	d9f0      	bls.n	800845a <USB_SetCurrentMode+0x2e>
 8008478:	e01a      	b.n	80084b0 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800847a:	78fb      	ldrb	r3, [r7, #3]
 800847c:	2b00      	cmp	r3, #0
 800847e:	d115      	bne.n	80084ac <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	68db      	ldr	r3, [r3, #12]
 8008484:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800848c:	200a      	movs	r0, #10
 800848e:	f7fb fb7f 	bl	8003b90 <HAL_Delay>
      ms += 10U;
 8008492:	68fb      	ldr	r3, [r7, #12]
 8008494:	330a      	adds	r3, #10
 8008496:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8008498:	6878      	ldr	r0, [r7, #4]
 800849a:	f001 f926 	bl	80096ea <USB_GetMode>
 800849e:	4603      	mov	r3, r0
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	d005      	beq.n	80084b0 <USB_SetCurrentMode+0x84>
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	2bc7      	cmp	r3, #199	@ 0xc7
 80084a8:	d9f0      	bls.n	800848c <USB_SetCurrentMode+0x60>
 80084aa:	e001      	b.n	80084b0 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80084ac:	2301      	movs	r3, #1
 80084ae:	e005      	b.n	80084bc <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	2bc8      	cmp	r3, #200	@ 0xc8
 80084b4:	d101      	bne.n	80084ba <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80084b6:	2301      	movs	r3, #1
 80084b8:	e000      	b.n	80084bc <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80084ba:	2300      	movs	r3, #0
}
 80084bc:	4618      	mov	r0, r3
 80084be:	3710      	adds	r7, #16
 80084c0:	46bd      	mov	sp, r7
 80084c2:	bd80      	pop	{r7, pc}

080084c4 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80084c4:	b084      	sub	sp, #16
 80084c6:	b580      	push	{r7, lr}
 80084c8:	b086      	sub	sp, #24
 80084ca:	af00      	add	r7, sp, #0
 80084cc:	6078      	str	r0, [r7, #4]
 80084ce:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80084d2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80084d6:	2300      	movs	r3, #0
 80084d8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80084de:	2300      	movs	r3, #0
 80084e0:	613b      	str	r3, [r7, #16]
 80084e2:	e009      	b.n	80084f8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80084e4:	687a      	ldr	r2, [r7, #4]
 80084e6:	693b      	ldr	r3, [r7, #16]
 80084e8:	3340      	adds	r3, #64	@ 0x40
 80084ea:	009b      	lsls	r3, r3, #2
 80084ec:	4413      	add	r3, r2
 80084ee:	2200      	movs	r2, #0
 80084f0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80084f2:	693b      	ldr	r3, [r7, #16]
 80084f4:	3301      	adds	r3, #1
 80084f6:	613b      	str	r3, [r7, #16]
 80084f8:	693b      	ldr	r3, [r7, #16]
 80084fa:	2b0e      	cmp	r3, #14
 80084fc:	d9f2      	bls.n	80084e4 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80084fe:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008502:	2b00      	cmp	r3, #0
 8008504:	d11c      	bne.n	8008540 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800850c:	685b      	ldr	r3, [r3, #4]
 800850e:	68fa      	ldr	r2, [r7, #12]
 8008510:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008514:	f043 0302 	orr.w	r3, r3, #2
 8008518:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800851e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800852a:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008536:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	639a      	str	r2, [r3, #56]	@ 0x38
 800853e:	e00b      	b.n	8008558 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008544:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008550:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800855e:	461a      	mov	r2, r3
 8008560:	2300      	movs	r3, #0
 8008562:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008564:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8008568:	2b01      	cmp	r3, #1
 800856a:	d10d      	bne.n	8008588 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800856c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008570:	2b00      	cmp	r3, #0
 8008572:	d104      	bne.n	800857e <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8008574:	2100      	movs	r1, #0
 8008576:	6878      	ldr	r0, [r7, #4]
 8008578:	f000 f968 	bl	800884c <USB_SetDevSpeed>
 800857c:	e008      	b.n	8008590 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800857e:	2101      	movs	r1, #1
 8008580:	6878      	ldr	r0, [r7, #4]
 8008582:	f000 f963 	bl	800884c <USB_SetDevSpeed>
 8008586:	e003      	b.n	8008590 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8008588:	2103      	movs	r1, #3
 800858a:	6878      	ldr	r0, [r7, #4]
 800858c:	f000 f95e 	bl	800884c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008590:	2110      	movs	r1, #16
 8008592:	6878      	ldr	r0, [r7, #4]
 8008594:	f000 f8fa 	bl	800878c <USB_FlushTxFifo>
 8008598:	4603      	mov	r3, r0
 800859a:	2b00      	cmp	r3, #0
 800859c:	d001      	beq.n	80085a2 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 800859e:	2301      	movs	r3, #1
 80085a0:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80085a2:	6878      	ldr	r0, [r7, #4]
 80085a4:	f000 f924 	bl	80087f0 <USB_FlushRxFifo>
 80085a8:	4603      	mov	r3, r0
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	d001      	beq.n	80085b2 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 80085ae:	2301      	movs	r3, #1
 80085b0:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80085b8:	461a      	mov	r2, r3
 80085ba:	2300      	movs	r3, #0
 80085bc:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80085c4:	461a      	mov	r2, r3
 80085c6:	2300      	movs	r3, #0
 80085c8:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80085d0:	461a      	mov	r2, r3
 80085d2:	2300      	movs	r3, #0
 80085d4:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80085d6:	2300      	movs	r3, #0
 80085d8:	613b      	str	r3, [r7, #16]
 80085da:	e043      	b.n	8008664 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80085dc:	693b      	ldr	r3, [r7, #16]
 80085de:	015a      	lsls	r2, r3, #5
 80085e0:	68fb      	ldr	r3, [r7, #12]
 80085e2:	4413      	add	r3, r2
 80085e4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80085ee:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80085f2:	d118      	bne.n	8008626 <USB_DevInit+0x162>
    {
      if (i == 0U)
 80085f4:	693b      	ldr	r3, [r7, #16]
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d10a      	bne.n	8008610 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80085fa:	693b      	ldr	r3, [r7, #16]
 80085fc:	015a      	lsls	r2, r3, #5
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	4413      	add	r3, r2
 8008602:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008606:	461a      	mov	r2, r3
 8008608:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800860c:	6013      	str	r3, [r2, #0]
 800860e:	e013      	b.n	8008638 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8008610:	693b      	ldr	r3, [r7, #16]
 8008612:	015a      	lsls	r2, r3, #5
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	4413      	add	r3, r2
 8008618:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800861c:	461a      	mov	r2, r3
 800861e:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8008622:	6013      	str	r3, [r2, #0]
 8008624:	e008      	b.n	8008638 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8008626:	693b      	ldr	r3, [r7, #16]
 8008628:	015a      	lsls	r2, r3, #5
 800862a:	68fb      	ldr	r3, [r7, #12]
 800862c:	4413      	add	r3, r2
 800862e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008632:	461a      	mov	r2, r3
 8008634:	2300      	movs	r3, #0
 8008636:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8008638:	693b      	ldr	r3, [r7, #16]
 800863a:	015a      	lsls	r2, r3, #5
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	4413      	add	r3, r2
 8008640:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008644:	461a      	mov	r2, r3
 8008646:	2300      	movs	r3, #0
 8008648:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800864a:	693b      	ldr	r3, [r7, #16]
 800864c:	015a      	lsls	r2, r3, #5
 800864e:	68fb      	ldr	r3, [r7, #12]
 8008650:	4413      	add	r3, r2
 8008652:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008656:	461a      	mov	r2, r3
 8008658:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800865c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800865e:	693b      	ldr	r3, [r7, #16]
 8008660:	3301      	adds	r3, #1
 8008662:	613b      	str	r3, [r7, #16]
 8008664:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8008668:	461a      	mov	r2, r3
 800866a:	693b      	ldr	r3, [r7, #16]
 800866c:	4293      	cmp	r3, r2
 800866e:	d3b5      	bcc.n	80085dc <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008670:	2300      	movs	r3, #0
 8008672:	613b      	str	r3, [r7, #16]
 8008674:	e043      	b.n	80086fe <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008676:	693b      	ldr	r3, [r7, #16]
 8008678:	015a      	lsls	r2, r3, #5
 800867a:	68fb      	ldr	r3, [r7, #12]
 800867c:	4413      	add	r3, r2
 800867e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008688:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800868c:	d118      	bne.n	80086c0 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 800868e:	693b      	ldr	r3, [r7, #16]
 8008690:	2b00      	cmp	r3, #0
 8008692:	d10a      	bne.n	80086aa <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8008694:	693b      	ldr	r3, [r7, #16]
 8008696:	015a      	lsls	r2, r3, #5
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	4413      	add	r3, r2
 800869c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80086a0:	461a      	mov	r2, r3
 80086a2:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80086a6:	6013      	str	r3, [r2, #0]
 80086a8:	e013      	b.n	80086d2 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80086aa:	693b      	ldr	r3, [r7, #16]
 80086ac:	015a      	lsls	r2, r3, #5
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	4413      	add	r3, r2
 80086b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80086b6:	461a      	mov	r2, r3
 80086b8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80086bc:	6013      	str	r3, [r2, #0]
 80086be:	e008      	b.n	80086d2 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80086c0:	693b      	ldr	r3, [r7, #16]
 80086c2:	015a      	lsls	r2, r3, #5
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	4413      	add	r3, r2
 80086c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80086cc:	461a      	mov	r2, r3
 80086ce:	2300      	movs	r3, #0
 80086d0:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80086d2:	693b      	ldr	r3, [r7, #16]
 80086d4:	015a      	lsls	r2, r3, #5
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	4413      	add	r3, r2
 80086da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80086de:	461a      	mov	r2, r3
 80086e0:	2300      	movs	r3, #0
 80086e2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80086e4:	693b      	ldr	r3, [r7, #16]
 80086e6:	015a      	lsls	r2, r3, #5
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	4413      	add	r3, r2
 80086ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80086f0:	461a      	mov	r2, r3
 80086f2:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80086f6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80086f8:	693b      	ldr	r3, [r7, #16]
 80086fa:	3301      	adds	r3, #1
 80086fc:	613b      	str	r3, [r7, #16]
 80086fe:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8008702:	461a      	mov	r2, r3
 8008704:	693b      	ldr	r3, [r7, #16]
 8008706:	4293      	cmp	r3, r2
 8008708:	d3b5      	bcc.n	8008676 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008710:	691b      	ldr	r3, [r3, #16]
 8008712:	68fa      	ldr	r2, [r7, #12]
 8008714:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008718:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800871c:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	2200      	movs	r2, #0
 8008722:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800872a:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800872c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008730:	2b00      	cmp	r3, #0
 8008732:	d105      	bne.n	8008740 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	699b      	ldr	r3, [r3, #24]
 8008738:	f043 0210 	orr.w	r2, r3, #16
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	699a      	ldr	r2, [r3, #24]
 8008744:	4b10      	ldr	r3, [pc, #64]	@ (8008788 <USB_DevInit+0x2c4>)
 8008746:	4313      	orrs	r3, r2
 8008748:	687a      	ldr	r2, [r7, #4]
 800874a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800874c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8008750:	2b00      	cmp	r3, #0
 8008752:	d005      	beq.n	8008760 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	699b      	ldr	r3, [r3, #24]
 8008758:	f043 0208 	orr.w	r2, r3, #8
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8008760:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008764:	2b01      	cmp	r3, #1
 8008766:	d107      	bne.n	8008778 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	699b      	ldr	r3, [r3, #24]
 800876c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008770:	f043 0304 	orr.w	r3, r3, #4
 8008774:	687a      	ldr	r2, [r7, #4]
 8008776:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8008778:	7dfb      	ldrb	r3, [r7, #23]
}
 800877a:	4618      	mov	r0, r3
 800877c:	3718      	adds	r7, #24
 800877e:	46bd      	mov	sp, r7
 8008780:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008784:	b004      	add	sp, #16
 8008786:	4770      	bx	lr
 8008788:	803c3800 	.word	0x803c3800

0800878c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800878c:	b480      	push	{r7}
 800878e:	b085      	sub	sp, #20
 8008790:	af00      	add	r7, sp, #0
 8008792:	6078      	str	r0, [r7, #4]
 8008794:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008796:	2300      	movs	r3, #0
 8008798:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800879a:	68fb      	ldr	r3, [r7, #12]
 800879c:	3301      	adds	r3, #1
 800879e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80087a0:	68fb      	ldr	r3, [r7, #12]
 80087a2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80087a6:	d901      	bls.n	80087ac <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80087a8:	2303      	movs	r3, #3
 80087aa:	e01b      	b.n	80087e4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	691b      	ldr	r3, [r3, #16]
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	daf2      	bge.n	800879a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80087b4:	2300      	movs	r3, #0
 80087b6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80087b8:	683b      	ldr	r3, [r7, #0]
 80087ba:	019b      	lsls	r3, r3, #6
 80087bc:	f043 0220 	orr.w	r2, r3, #32
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	3301      	adds	r3, #1
 80087c8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80087d0:	d901      	bls.n	80087d6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80087d2:	2303      	movs	r3, #3
 80087d4:	e006      	b.n	80087e4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	691b      	ldr	r3, [r3, #16]
 80087da:	f003 0320 	and.w	r3, r3, #32
 80087de:	2b20      	cmp	r3, #32
 80087e0:	d0f0      	beq.n	80087c4 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80087e2:	2300      	movs	r3, #0
}
 80087e4:	4618      	mov	r0, r3
 80087e6:	3714      	adds	r7, #20
 80087e8:	46bd      	mov	sp, r7
 80087ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ee:	4770      	bx	lr

080087f0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80087f0:	b480      	push	{r7}
 80087f2:	b085      	sub	sp, #20
 80087f4:	af00      	add	r7, sp, #0
 80087f6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80087f8:	2300      	movs	r3, #0
 80087fa:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80087fc:	68fb      	ldr	r3, [r7, #12]
 80087fe:	3301      	adds	r3, #1
 8008800:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008808:	d901      	bls.n	800880e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800880a:	2303      	movs	r3, #3
 800880c:	e018      	b.n	8008840 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	691b      	ldr	r3, [r3, #16]
 8008812:	2b00      	cmp	r3, #0
 8008814:	daf2      	bge.n	80087fc <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8008816:	2300      	movs	r3, #0
 8008818:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	2210      	movs	r2, #16
 800881e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	3301      	adds	r3, #1
 8008824:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008826:	68fb      	ldr	r3, [r7, #12]
 8008828:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800882c:	d901      	bls.n	8008832 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800882e:	2303      	movs	r3, #3
 8008830:	e006      	b.n	8008840 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	691b      	ldr	r3, [r3, #16]
 8008836:	f003 0310 	and.w	r3, r3, #16
 800883a:	2b10      	cmp	r3, #16
 800883c:	d0f0      	beq.n	8008820 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800883e:	2300      	movs	r3, #0
}
 8008840:	4618      	mov	r0, r3
 8008842:	3714      	adds	r7, #20
 8008844:	46bd      	mov	sp, r7
 8008846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800884a:	4770      	bx	lr

0800884c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800884c:	b480      	push	{r7}
 800884e:	b085      	sub	sp, #20
 8008850:	af00      	add	r7, sp, #0
 8008852:	6078      	str	r0, [r7, #4]
 8008854:	460b      	mov	r3, r1
 8008856:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800885c:	68fb      	ldr	r3, [r7, #12]
 800885e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008862:	681a      	ldr	r2, [r3, #0]
 8008864:	78fb      	ldrb	r3, [r7, #3]
 8008866:	68f9      	ldr	r1, [r7, #12]
 8008868:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800886c:	4313      	orrs	r3, r2
 800886e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8008870:	2300      	movs	r3, #0
}
 8008872:	4618      	mov	r0, r3
 8008874:	3714      	adds	r7, #20
 8008876:	46bd      	mov	sp, r7
 8008878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800887c:	4770      	bx	lr

0800887e <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800887e:	b480      	push	{r7}
 8008880:	b087      	sub	sp, #28
 8008882:	af00      	add	r7, sp, #0
 8008884:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800888a:	693b      	ldr	r3, [r7, #16]
 800888c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008890:	689b      	ldr	r3, [r3, #8]
 8008892:	f003 0306 	and.w	r3, r3, #6
 8008896:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	2b00      	cmp	r3, #0
 800889c:	d102      	bne.n	80088a4 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800889e:	2300      	movs	r3, #0
 80088a0:	75fb      	strb	r3, [r7, #23]
 80088a2:	e00a      	b.n	80088ba <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	2b02      	cmp	r3, #2
 80088a8:	d002      	beq.n	80088b0 <USB_GetDevSpeed+0x32>
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	2b06      	cmp	r3, #6
 80088ae:	d102      	bne.n	80088b6 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80088b0:	2302      	movs	r3, #2
 80088b2:	75fb      	strb	r3, [r7, #23]
 80088b4:	e001      	b.n	80088ba <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80088b6:	230f      	movs	r3, #15
 80088b8:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80088ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80088bc:	4618      	mov	r0, r3
 80088be:	371c      	adds	r7, #28
 80088c0:	46bd      	mov	sp, r7
 80088c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088c6:	4770      	bx	lr

080088c8 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80088c8:	b480      	push	{r7}
 80088ca:	b085      	sub	sp, #20
 80088cc:	af00      	add	r7, sp, #0
 80088ce:	6078      	str	r0, [r7, #4]
 80088d0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80088d6:	683b      	ldr	r3, [r7, #0]
 80088d8:	781b      	ldrb	r3, [r3, #0]
 80088da:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80088dc:	683b      	ldr	r3, [r7, #0]
 80088de:	785b      	ldrb	r3, [r3, #1]
 80088e0:	2b01      	cmp	r3, #1
 80088e2:	d13a      	bne.n	800895a <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80088ea:	69da      	ldr	r2, [r3, #28]
 80088ec:	683b      	ldr	r3, [r7, #0]
 80088ee:	781b      	ldrb	r3, [r3, #0]
 80088f0:	f003 030f 	and.w	r3, r3, #15
 80088f4:	2101      	movs	r1, #1
 80088f6:	fa01 f303 	lsl.w	r3, r1, r3
 80088fa:	b29b      	uxth	r3, r3
 80088fc:	68f9      	ldr	r1, [r7, #12]
 80088fe:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008902:	4313      	orrs	r3, r2
 8008904:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8008906:	68bb      	ldr	r3, [r7, #8]
 8008908:	015a      	lsls	r2, r3, #5
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	4413      	add	r3, r2
 800890e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008918:	2b00      	cmp	r3, #0
 800891a:	d155      	bne.n	80089c8 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800891c:	68bb      	ldr	r3, [r7, #8]
 800891e:	015a      	lsls	r2, r3, #5
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	4413      	add	r3, r2
 8008924:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008928:	681a      	ldr	r2, [r3, #0]
 800892a:	683b      	ldr	r3, [r7, #0]
 800892c:	689b      	ldr	r3, [r3, #8]
 800892e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8008932:	683b      	ldr	r3, [r7, #0]
 8008934:	791b      	ldrb	r3, [r3, #4]
 8008936:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008938:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800893a:	68bb      	ldr	r3, [r7, #8]
 800893c:	059b      	lsls	r3, r3, #22
 800893e:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008940:	4313      	orrs	r3, r2
 8008942:	68ba      	ldr	r2, [r7, #8]
 8008944:	0151      	lsls	r1, r2, #5
 8008946:	68fa      	ldr	r2, [r7, #12]
 8008948:	440a      	add	r2, r1
 800894a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800894e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008952:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008956:	6013      	str	r3, [r2, #0]
 8008958:	e036      	b.n	80089c8 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800895a:	68fb      	ldr	r3, [r7, #12]
 800895c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008960:	69da      	ldr	r2, [r3, #28]
 8008962:	683b      	ldr	r3, [r7, #0]
 8008964:	781b      	ldrb	r3, [r3, #0]
 8008966:	f003 030f 	and.w	r3, r3, #15
 800896a:	2101      	movs	r1, #1
 800896c:	fa01 f303 	lsl.w	r3, r1, r3
 8008970:	041b      	lsls	r3, r3, #16
 8008972:	68f9      	ldr	r1, [r7, #12]
 8008974:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008978:	4313      	orrs	r3, r2
 800897a:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800897c:	68bb      	ldr	r3, [r7, #8]
 800897e:	015a      	lsls	r2, r3, #5
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	4413      	add	r3, r2
 8008984:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800898e:	2b00      	cmp	r3, #0
 8008990:	d11a      	bne.n	80089c8 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8008992:	68bb      	ldr	r3, [r7, #8]
 8008994:	015a      	lsls	r2, r3, #5
 8008996:	68fb      	ldr	r3, [r7, #12]
 8008998:	4413      	add	r3, r2
 800899a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800899e:	681a      	ldr	r2, [r3, #0]
 80089a0:	683b      	ldr	r3, [r7, #0]
 80089a2:	689b      	ldr	r3, [r3, #8]
 80089a4:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80089a8:	683b      	ldr	r3, [r7, #0]
 80089aa:	791b      	ldrb	r3, [r3, #4]
 80089ac:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80089ae:	430b      	orrs	r3, r1
 80089b0:	4313      	orrs	r3, r2
 80089b2:	68ba      	ldr	r2, [r7, #8]
 80089b4:	0151      	lsls	r1, r2, #5
 80089b6:	68fa      	ldr	r2, [r7, #12]
 80089b8:	440a      	add	r2, r1
 80089ba:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80089be:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80089c2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80089c6:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80089c8:	2300      	movs	r3, #0
}
 80089ca:	4618      	mov	r0, r3
 80089cc:	3714      	adds	r7, #20
 80089ce:	46bd      	mov	sp, r7
 80089d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089d4:	4770      	bx	lr
	...

080089d8 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80089d8:	b480      	push	{r7}
 80089da:	b085      	sub	sp, #20
 80089dc:	af00      	add	r7, sp, #0
 80089de:	6078      	str	r0, [r7, #4]
 80089e0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80089e6:	683b      	ldr	r3, [r7, #0]
 80089e8:	781b      	ldrb	r3, [r3, #0]
 80089ea:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80089ec:	683b      	ldr	r3, [r7, #0]
 80089ee:	785b      	ldrb	r3, [r3, #1]
 80089f0:	2b01      	cmp	r3, #1
 80089f2:	d161      	bne.n	8008ab8 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80089f4:	68bb      	ldr	r3, [r7, #8]
 80089f6:	015a      	lsls	r2, r3, #5
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	4413      	add	r3, r2
 80089fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008a06:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008a0a:	d11f      	bne.n	8008a4c <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8008a0c:	68bb      	ldr	r3, [r7, #8]
 8008a0e:	015a      	lsls	r2, r3, #5
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	4413      	add	r3, r2
 8008a14:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	68ba      	ldr	r2, [r7, #8]
 8008a1c:	0151      	lsls	r1, r2, #5
 8008a1e:	68fa      	ldr	r2, [r7, #12]
 8008a20:	440a      	add	r2, r1
 8008a22:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008a26:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008a2a:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8008a2c:	68bb      	ldr	r3, [r7, #8]
 8008a2e:	015a      	lsls	r2, r3, #5
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	4413      	add	r3, r2
 8008a34:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	68ba      	ldr	r2, [r7, #8]
 8008a3c:	0151      	lsls	r1, r2, #5
 8008a3e:	68fa      	ldr	r2, [r7, #12]
 8008a40:	440a      	add	r2, r1
 8008a42:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008a46:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008a4a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008a52:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008a54:	683b      	ldr	r3, [r7, #0]
 8008a56:	781b      	ldrb	r3, [r3, #0]
 8008a58:	f003 030f 	and.w	r3, r3, #15
 8008a5c:	2101      	movs	r1, #1
 8008a5e:	fa01 f303 	lsl.w	r3, r1, r3
 8008a62:	b29b      	uxth	r3, r3
 8008a64:	43db      	mvns	r3, r3
 8008a66:	68f9      	ldr	r1, [r7, #12]
 8008a68:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008a6c:	4013      	ands	r3, r2
 8008a6e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008a76:	69da      	ldr	r2, [r3, #28]
 8008a78:	683b      	ldr	r3, [r7, #0]
 8008a7a:	781b      	ldrb	r3, [r3, #0]
 8008a7c:	f003 030f 	and.w	r3, r3, #15
 8008a80:	2101      	movs	r1, #1
 8008a82:	fa01 f303 	lsl.w	r3, r1, r3
 8008a86:	b29b      	uxth	r3, r3
 8008a88:	43db      	mvns	r3, r3
 8008a8a:	68f9      	ldr	r1, [r7, #12]
 8008a8c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008a90:	4013      	ands	r3, r2
 8008a92:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8008a94:	68bb      	ldr	r3, [r7, #8]
 8008a96:	015a      	lsls	r2, r3, #5
 8008a98:	68fb      	ldr	r3, [r7, #12]
 8008a9a:	4413      	add	r3, r2
 8008a9c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008aa0:	681a      	ldr	r2, [r3, #0]
 8008aa2:	68bb      	ldr	r3, [r7, #8]
 8008aa4:	0159      	lsls	r1, r3, #5
 8008aa6:	68fb      	ldr	r3, [r7, #12]
 8008aa8:	440b      	add	r3, r1
 8008aaa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008aae:	4619      	mov	r1, r3
 8008ab0:	4b35      	ldr	r3, [pc, #212]	@ (8008b88 <USB_DeactivateEndpoint+0x1b0>)
 8008ab2:	4013      	ands	r3, r2
 8008ab4:	600b      	str	r3, [r1, #0]
 8008ab6:	e060      	b.n	8008b7a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008ab8:	68bb      	ldr	r3, [r7, #8]
 8008aba:	015a      	lsls	r2, r3, #5
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	4413      	add	r3, r2
 8008ac0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008aca:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008ace:	d11f      	bne.n	8008b10 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8008ad0:	68bb      	ldr	r3, [r7, #8]
 8008ad2:	015a      	lsls	r2, r3, #5
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	4413      	add	r3, r2
 8008ad8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	68ba      	ldr	r2, [r7, #8]
 8008ae0:	0151      	lsls	r1, r2, #5
 8008ae2:	68fa      	ldr	r2, [r7, #12]
 8008ae4:	440a      	add	r2, r1
 8008ae6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008aea:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008aee:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8008af0:	68bb      	ldr	r3, [r7, #8]
 8008af2:	015a      	lsls	r2, r3, #5
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	4413      	add	r3, r2
 8008af8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	68ba      	ldr	r2, [r7, #8]
 8008b00:	0151      	lsls	r1, r2, #5
 8008b02:	68fa      	ldr	r2, [r7, #12]
 8008b04:	440a      	add	r2, r1
 8008b06:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008b0a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008b0e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008b16:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008b18:	683b      	ldr	r3, [r7, #0]
 8008b1a:	781b      	ldrb	r3, [r3, #0]
 8008b1c:	f003 030f 	and.w	r3, r3, #15
 8008b20:	2101      	movs	r1, #1
 8008b22:	fa01 f303 	lsl.w	r3, r1, r3
 8008b26:	041b      	lsls	r3, r3, #16
 8008b28:	43db      	mvns	r3, r3
 8008b2a:	68f9      	ldr	r1, [r7, #12]
 8008b2c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008b30:	4013      	ands	r3, r2
 8008b32:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008b3a:	69da      	ldr	r2, [r3, #28]
 8008b3c:	683b      	ldr	r3, [r7, #0]
 8008b3e:	781b      	ldrb	r3, [r3, #0]
 8008b40:	f003 030f 	and.w	r3, r3, #15
 8008b44:	2101      	movs	r1, #1
 8008b46:	fa01 f303 	lsl.w	r3, r1, r3
 8008b4a:	041b      	lsls	r3, r3, #16
 8008b4c:	43db      	mvns	r3, r3
 8008b4e:	68f9      	ldr	r1, [r7, #12]
 8008b50:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008b54:	4013      	ands	r3, r2
 8008b56:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8008b58:	68bb      	ldr	r3, [r7, #8]
 8008b5a:	015a      	lsls	r2, r3, #5
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	4413      	add	r3, r2
 8008b60:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008b64:	681a      	ldr	r2, [r3, #0]
 8008b66:	68bb      	ldr	r3, [r7, #8]
 8008b68:	0159      	lsls	r1, r3, #5
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	440b      	add	r3, r1
 8008b6e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008b72:	4619      	mov	r1, r3
 8008b74:	4b05      	ldr	r3, [pc, #20]	@ (8008b8c <USB_DeactivateEndpoint+0x1b4>)
 8008b76:	4013      	ands	r3, r2
 8008b78:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8008b7a:	2300      	movs	r3, #0
}
 8008b7c:	4618      	mov	r0, r3
 8008b7e:	3714      	adds	r7, #20
 8008b80:	46bd      	mov	sp, r7
 8008b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b86:	4770      	bx	lr
 8008b88:	ec337800 	.word	0xec337800
 8008b8c:	eff37800 	.word	0xeff37800

08008b90 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8008b90:	b580      	push	{r7, lr}
 8008b92:	b08a      	sub	sp, #40	@ 0x28
 8008b94:	af02      	add	r7, sp, #8
 8008b96:	60f8      	str	r0, [r7, #12]
 8008b98:	60b9      	str	r1, [r7, #8]
 8008b9a:	4613      	mov	r3, r2
 8008b9c:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8008ba2:	68bb      	ldr	r3, [r7, #8]
 8008ba4:	781b      	ldrb	r3, [r3, #0]
 8008ba6:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008ba8:	68bb      	ldr	r3, [r7, #8]
 8008baa:	785b      	ldrb	r3, [r3, #1]
 8008bac:	2b01      	cmp	r3, #1
 8008bae:	f040 817f 	bne.w	8008eb0 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8008bb2:	68bb      	ldr	r3, [r7, #8]
 8008bb4:	691b      	ldr	r3, [r3, #16]
 8008bb6:	2b00      	cmp	r3, #0
 8008bb8:	d132      	bne.n	8008c20 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008bba:	69bb      	ldr	r3, [r7, #24]
 8008bbc:	015a      	lsls	r2, r3, #5
 8008bbe:	69fb      	ldr	r3, [r7, #28]
 8008bc0:	4413      	add	r3, r2
 8008bc2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008bc6:	691b      	ldr	r3, [r3, #16]
 8008bc8:	69ba      	ldr	r2, [r7, #24]
 8008bca:	0151      	lsls	r1, r2, #5
 8008bcc:	69fa      	ldr	r2, [r7, #28]
 8008bce:	440a      	add	r2, r1
 8008bd0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008bd4:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8008bd8:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8008bdc:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008bde:	69bb      	ldr	r3, [r7, #24]
 8008be0:	015a      	lsls	r2, r3, #5
 8008be2:	69fb      	ldr	r3, [r7, #28]
 8008be4:	4413      	add	r3, r2
 8008be6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008bea:	691b      	ldr	r3, [r3, #16]
 8008bec:	69ba      	ldr	r2, [r7, #24]
 8008bee:	0151      	lsls	r1, r2, #5
 8008bf0:	69fa      	ldr	r2, [r7, #28]
 8008bf2:	440a      	add	r2, r1
 8008bf4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008bf8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008bfc:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008bfe:	69bb      	ldr	r3, [r7, #24]
 8008c00:	015a      	lsls	r2, r3, #5
 8008c02:	69fb      	ldr	r3, [r7, #28]
 8008c04:	4413      	add	r3, r2
 8008c06:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008c0a:	691b      	ldr	r3, [r3, #16]
 8008c0c:	69ba      	ldr	r2, [r7, #24]
 8008c0e:	0151      	lsls	r1, r2, #5
 8008c10:	69fa      	ldr	r2, [r7, #28]
 8008c12:	440a      	add	r2, r1
 8008c14:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008c18:	0cdb      	lsrs	r3, r3, #19
 8008c1a:	04db      	lsls	r3, r3, #19
 8008c1c:	6113      	str	r3, [r2, #16]
 8008c1e:	e097      	b.n	8008d50 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008c20:	69bb      	ldr	r3, [r7, #24]
 8008c22:	015a      	lsls	r2, r3, #5
 8008c24:	69fb      	ldr	r3, [r7, #28]
 8008c26:	4413      	add	r3, r2
 8008c28:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008c2c:	691b      	ldr	r3, [r3, #16]
 8008c2e:	69ba      	ldr	r2, [r7, #24]
 8008c30:	0151      	lsls	r1, r2, #5
 8008c32:	69fa      	ldr	r2, [r7, #28]
 8008c34:	440a      	add	r2, r1
 8008c36:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008c3a:	0cdb      	lsrs	r3, r3, #19
 8008c3c:	04db      	lsls	r3, r3, #19
 8008c3e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008c40:	69bb      	ldr	r3, [r7, #24]
 8008c42:	015a      	lsls	r2, r3, #5
 8008c44:	69fb      	ldr	r3, [r7, #28]
 8008c46:	4413      	add	r3, r2
 8008c48:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008c4c:	691b      	ldr	r3, [r3, #16]
 8008c4e:	69ba      	ldr	r2, [r7, #24]
 8008c50:	0151      	lsls	r1, r2, #5
 8008c52:	69fa      	ldr	r2, [r7, #28]
 8008c54:	440a      	add	r2, r1
 8008c56:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008c5a:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8008c5e:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8008c62:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8008c64:	69bb      	ldr	r3, [r7, #24]
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	d11a      	bne.n	8008ca0 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8008c6a:	68bb      	ldr	r3, [r7, #8]
 8008c6c:	691a      	ldr	r2, [r3, #16]
 8008c6e:	68bb      	ldr	r3, [r7, #8]
 8008c70:	689b      	ldr	r3, [r3, #8]
 8008c72:	429a      	cmp	r2, r3
 8008c74:	d903      	bls.n	8008c7e <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8008c76:	68bb      	ldr	r3, [r7, #8]
 8008c78:	689a      	ldr	r2, [r3, #8]
 8008c7a:	68bb      	ldr	r3, [r7, #8]
 8008c7c:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008c7e:	69bb      	ldr	r3, [r7, #24]
 8008c80:	015a      	lsls	r2, r3, #5
 8008c82:	69fb      	ldr	r3, [r7, #28]
 8008c84:	4413      	add	r3, r2
 8008c86:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008c8a:	691b      	ldr	r3, [r3, #16]
 8008c8c:	69ba      	ldr	r2, [r7, #24]
 8008c8e:	0151      	lsls	r1, r2, #5
 8008c90:	69fa      	ldr	r2, [r7, #28]
 8008c92:	440a      	add	r2, r1
 8008c94:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008c98:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008c9c:	6113      	str	r3, [r2, #16]
 8008c9e:	e044      	b.n	8008d2a <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8008ca0:	68bb      	ldr	r3, [r7, #8]
 8008ca2:	691a      	ldr	r2, [r3, #16]
 8008ca4:	68bb      	ldr	r3, [r7, #8]
 8008ca6:	689b      	ldr	r3, [r3, #8]
 8008ca8:	4413      	add	r3, r2
 8008caa:	1e5a      	subs	r2, r3, #1
 8008cac:	68bb      	ldr	r3, [r7, #8]
 8008cae:	689b      	ldr	r3, [r3, #8]
 8008cb0:	fbb2 f3f3 	udiv	r3, r2, r3
 8008cb4:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (pktcnt << 19));
 8008cb6:	69bb      	ldr	r3, [r7, #24]
 8008cb8:	015a      	lsls	r2, r3, #5
 8008cba:	69fb      	ldr	r3, [r7, #28]
 8008cbc:	4413      	add	r3, r2
 8008cbe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008cc2:	691a      	ldr	r2, [r3, #16]
 8008cc4:	8afb      	ldrh	r3, [r7, #22]
 8008cc6:	04d9      	lsls	r1, r3, #19
 8008cc8:	4ba4      	ldr	r3, [pc, #656]	@ (8008f5c <USB_EPStartXfer+0x3cc>)
 8008cca:	400b      	ands	r3, r1
 8008ccc:	69b9      	ldr	r1, [r7, #24]
 8008cce:	0148      	lsls	r0, r1, #5
 8008cd0:	69f9      	ldr	r1, [r7, #28]
 8008cd2:	4401      	add	r1, r0
 8008cd4:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8008cd8:	4313      	orrs	r3, r2
 8008cda:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8008cdc:	68bb      	ldr	r3, [r7, #8]
 8008cde:	791b      	ldrb	r3, [r3, #4]
 8008ce0:	2b01      	cmp	r3, #1
 8008ce2:	d122      	bne.n	8008d2a <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8008ce4:	69bb      	ldr	r3, [r7, #24]
 8008ce6:	015a      	lsls	r2, r3, #5
 8008ce8:	69fb      	ldr	r3, [r7, #28]
 8008cea:	4413      	add	r3, r2
 8008cec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008cf0:	691b      	ldr	r3, [r3, #16]
 8008cf2:	69ba      	ldr	r2, [r7, #24]
 8008cf4:	0151      	lsls	r1, r2, #5
 8008cf6:	69fa      	ldr	r2, [r7, #28]
 8008cf8:	440a      	add	r2, r1
 8008cfa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008cfe:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8008d02:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (pktcnt << 29));
 8008d04:	69bb      	ldr	r3, [r7, #24]
 8008d06:	015a      	lsls	r2, r3, #5
 8008d08:	69fb      	ldr	r3, [r7, #28]
 8008d0a:	4413      	add	r3, r2
 8008d0c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008d10:	691a      	ldr	r2, [r3, #16]
 8008d12:	8afb      	ldrh	r3, [r7, #22]
 8008d14:	075b      	lsls	r3, r3, #29
 8008d16:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8008d1a:	69b9      	ldr	r1, [r7, #24]
 8008d1c:	0148      	lsls	r0, r1, #5
 8008d1e:	69f9      	ldr	r1, [r7, #28]
 8008d20:	4401      	add	r1, r0
 8008d22:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8008d26:	4313      	orrs	r3, r2
 8008d28:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8008d2a:	69bb      	ldr	r3, [r7, #24]
 8008d2c:	015a      	lsls	r2, r3, #5
 8008d2e:	69fb      	ldr	r3, [r7, #28]
 8008d30:	4413      	add	r3, r2
 8008d32:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008d36:	691a      	ldr	r2, [r3, #16]
 8008d38:	68bb      	ldr	r3, [r7, #8]
 8008d3a:	691b      	ldr	r3, [r3, #16]
 8008d3c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008d40:	69b9      	ldr	r1, [r7, #24]
 8008d42:	0148      	lsls	r0, r1, #5
 8008d44:	69f9      	ldr	r1, [r7, #28]
 8008d46:	4401      	add	r1, r0
 8008d48:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8008d4c:	4313      	orrs	r3, r2
 8008d4e:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8008d50:	79fb      	ldrb	r3, [r7, #7]
 8008d52:	2b01      	cmp	r3, #1
 8008d54:	d14b      	bne.n	8008dee <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8008d56:	68bb      	ldr	r3, [r7, #8]
 8008d58:	69db      	ldr	r3, [r3, #28]
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	d009      	beq.n	8008d72 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8008d5e:	69bb      	ldr	r3, [r7, #24]
 8008d60:	015a      	lsls	r2, r3, #5
 8008d62:	69fb      	ldr	r3, [r7, #28]
 8008d64:	4413      	add	r3, r2
 8008d66:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008d6a:	461a      	mov	r2, r3
 8008d6c:	68bb      	ldr	r3, [r7, #8]
 8008d6e:	69db      	ldr	r3, [r3, #28]
 8008d70:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8008d72:	68bb      	ldr	r3, [r7, #8]
 8008d74:	791b      	ldrb	r3, [r3, #4]
 8008d76:	2b01      	cmp	r3, #1
 8008d78:	d128      	bne.n	8008dcc <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008d7a:	69fb      	ldr	r3, [r7, #28]
 8008d7c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008d80:	689b      	ldr	r3, [r3, #8]
 8008d82:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	d110      	bne.n	8008dac <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8008d8a:	69bb      	ldr	r3, [r7, #24]
 8008d8c:	015a      	lsls	r2, r3, #5
 8008d8e:	69fb      	ldr	r3, [r7, #28]
 8008d90:	4413      	add	r3, r2
 8008d92:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	69ba      	ldr	r2, [r7, #24]
 8008d9a:	0151      	lsls	r1, r2, #5
 8008d9c:	69fa      	ldr	r2, [r7, #28]
 8008d9e:	440a      	add	r2, r1
 8008da0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008da4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008da8:	6013      	str	r3, [r2, #0]
 8008daa:	e00f      	b.n	8008dcc <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8008dac:	69bb      	ldr	r3, [r7, #24]
 8008dae:	015a      	lsls	r2, r3, #5
 8008db0:	69fb      	ldr	r3, [r7, #28]
 8008db2:	4413      	add	r3, r2
 8008db4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	69ba      	ldr	r2, [r7, #24]
 8008dbc:	0151      	lsls	r1, r2, #5
 8008dbe:	69fa      	ldr	r2, [r7, #28]
 8008dc0:	440a      	add	r2, r1
 8008dc2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008dc6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008dca:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008dcc:	69bb      	ldr	r3, [r7, #24]
 8008dce:	015a      	lsls	r2, r3, #5
 8008dd0:	69fb      	ldr	r3, [r7, #28]
 8008dd2:	4413      	add	r3, r2
 8008dd4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	69ba      	ldr	r2, [r7, #24]
 8008ddc:	0151      	lsls	r1, r2, #5
 8008dde:	69fa      	ldr	r2, [r7, #28]
 8008de0:	440a      	add	r2, r1
 8008de2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008de6:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8008dea:	6013      	str	r3, [r2, #0]
 8008dec:	e166      	b.n	80090bc <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008dee:	69bb      	ldr	r3, [r7, #24]
 8008df0:	015a      	lsls	r2, r3, #5
 8008df2:	69fb      	ldr	r3, [r7, #28]
 8008df4:	4413      	add	r3, r2
 8008df6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	69ba      	ldr	r2, [r7, #24]
 8008dfe:	0151      	lsls	r1, r2, #5
 8008e00:	69fa      	ldr	r2, [r7, #28]
 8008e02:	440a      	add	r2, r1
 8008e04:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008e08:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8008e0c:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8008e0e:	68bb      	ldr	r3, [r7, #8]
 8008e10:	791b      	ldrb	r3, [r3, #4]
 8008e12:	2b01      	cmp	r3, #1
 8008e14:	d015      	beq.n	8008e42 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8008e16:	68bb      	ldr	r3, [r7, #8]
 8008e18:	691b      	ldr	r3, [r3, #16]
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	f000 814e 	beq.w	80090bc <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8008e20:	69fb      	ldr	r3, [r7, #28]
 8008e22:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008e26:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008e28:	68bb      	ldr	r3, [r7, #8]
 8008e2a:	781b      	ldrb	r3, [r3, #0]
 8008e2c:	f003 030f 	and.w	r3, r3, #15
 8008e30:	2101      	movs	r1, #1
 8008e32:	fa01 f303 	lsl.w	r3, r1, r3
 8008e36:	69f9      	ldr	r1, [r7, #28]
 8008e38:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008e3c:	4313      	orrs	r3, r2
 8008e3e:	634b      	str	r3, [r1, #52]	@ 0x34
 8008e40:	e13c      	b.n	80090bc <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008e42:	69fb      	ldr	r3, [r7, #28]
 8008e44:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008e48:	689b      	ldr	r3, [r3, #8]
 8008e4a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	d110      	bne.n	8008e74 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8008e52:	69bb      	ldr	r3, [r7, #24]
 8008e54:	015a      	lsls	r2, r3, #5
 8008e56:	69fb      	ldr	r3, [r7, #28]
 8008e58:	4413      	add	r3, r2
 8008e5a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008e5e:	681b      	ldr	r3, [r3, #0]
 8008e60:	69ba      	ldr	r2, [r7, #24]
 8008e62:	0151      	lsls	r1, r2, #5
 8008e64:	69fa      	ldr	r2, [r7, #28]
 8008e66:	440a      	add	r2, r1
 8008e68:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008e6c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008e70:	6013      	str	r3, [r2, #0]
 8008e72:	e00f      	b.n	8008e94 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8008e74:	69bb      	ldr	r3, [r7, #24]
 8008e76:	015a      	lsls	r2, r3, #5
 8008e78:	69fb      	ldr	r3, [r7, #28]
 8008e7a:	4413      	add	r3, r2
 8008e7c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	69ba      	ldr	r2, [r7, #24]
 8008e84:	0151      	lsls	r1, r2, #5
 8008e86:	69fa      	ldr	r2, [r7, #28]
 8008e88:	440a      	add	r2, r1
 8008e8a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008e8e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008e92:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8008e94:	68bb      	ldr	r3, [r7, #8]
 8008e96:	68d9      	ldr	r1, [r3, #12]
 8008e98:	68bb      	ldr	r3, [r7, #8]
 8008e9a:	781a      	ldrb	r2, [r3, #0]
 8008e9c:	68bb      	ldr	r3, [r7, #8]
 8008e9e:	691b      	ldr	r3, [r3, #16]
 8008ea0:	b298      	uxth	r0, r3
 8008ea2:	79fb      	ldrb	r3, [r7, #7]
 8008ea4:	9300      	str	r3, [sp, #0]
 8008ea6:	4603      	mov	r3, r0
 8008ea8:	68f8      	ldr	r0, [r7, #12]
 8008eaa:	f000 f9b9 	bl	8009220 <USB_WritePacket>
 8008eae:	e105      	b.n	80090bc <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8008eb0:	69bb      	ldr	r3, [r7, #24]
 8008eb2:	015a      	lsls	r2, r3, #5
 8008eb4:	69fb      	ldr	r3, [r7, #28]
 8008eb6:	4413      	add	r3, r2
 8008eb8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008ebc:	691b      	ldr	r3, [r3, #16]
 8008ebe:	69ba      	ldr	r2, [r7, #24]
 8008ec0:	0151      	lsls	r1, r2, #5
 8008ec2:	69fa      	ldr	r2, [r7, #28]
 8008ec4:	440a      	add	r2, r1
 8008ec6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008eca:	0cdb      	lsrs	r3, r3, #19
 8008ecc:	04db      	lsls	r3, r3, #19
 8008ece:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8008ed0:	69bb      	ldr	r3, [r7, #24]
 8008ed2:	015a      	lsls	r2, r3, #5
 8008ed4:	69fb      	ldr	r3, [r7, #28]
 8008ed6:	4413      	add	r3, r2
 8008ed8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008edc:	691b      	ldr	r3, [r3, #16]
 8008ede:	69ba      	ldr	r2, [r7, #24]
 8008ee0:	0151      	lsls	r1, r2, #5
 8008ee2:	69fa      	ldr	r2, [r7, #28]
 8008ee4:	440a      	add	r2, r1
 8008ee6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008eea:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8008eee:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8008ef2:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8008ef4:	69bb      	ldr	r3, [r7, #24]
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	d132      	bne.n	8008f60 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 8008efa:	68bb      	ldr	r3, [r7, #8]
 8008efc:	691b      	ldr	r3, [r3, #16]
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	d003      	beq.n	8008f0a <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 8008f02:	68bb      	ldr	r3, [r7, #8]
 8008f04:	689a      	ldr	r2, [r3, #8]
 8008f06:	68bb      	ldr	r3, [r7, #8]
 8008f08:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8008f0a:	68bb      	ldr	r3, [r7, #8]
 8008f0c:	689a      	ldr	r2, [r3, #8]
 8008f0e:	68bb      	ldr	r3, [r7, #8]
 8008f10:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8008f12:	69bb      	ldr	r3, [r7, #24]
 8008f14:	015a      	lsls	r2, r3, #5
 8008f16:	69fb      	ldr	r3, [r7, #28]
 8008f18:	4413      	add	r3, r2
 8008f1a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008f1e:	691a      	ldr	r2, [r3, #16]
 8008f20:	68bb      	ldr	r3, [r7, #8]
 8008f22:	6a1b      	ldr	r3, [r3, #32]
 8008f24:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008f28:	69b9      	ldr	r1, [r7, #24]
 8008f2a:	0148      	lsls	r0, r1, #5
 8008f2c:	69f9      	ldr	r1, [r7, #28]
 8008f2e:	4401      	add	r1, r0
 8008f30:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008f34:	4313      	orrs	r3, r2
 8008f36:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008f38:	69bb      	ldr	r3, [r7, #24]
 8008f3a:	015a      	lsls	r2, r3, #5
 8008f3c:	69fb      	ldr	r3, [r7, #28]
 8008f3e:	4413      	add	r3, r2
 8008f40:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008f44:	691b      	ldr	r3, [r3, #16]
 8008f46:	69ba      	ldr	r2, [r7, #24]
 8008f48:	0151      	lsls	r1, r2, #5
 8008f4a:	69fa      	ldr	r2, [r7, #28]
 8008f4c:	440a      	add	r2, r1
 8008f4e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008f52:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008f56:	6113      	str	r3, [r2, #16]
 8008f58:	e062      	b.n	8009020 <USB_EPStartXfer+0x490>
 8008f5a:	bf00      	nop
 8008f5c:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8008f60:	68bb      	ldr	r3, [r7, #8]
 8008f62:	691b      	ldr	r3, [r3, #16]
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	d123      	bne.n	8008fb0 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8008f68:	69bb      	ldr	r3, [r7, #24]
 8008f6a:	015a      	lsls	r2, r3, #5
 8008f6c:	69fb      	ldr	r3, [r7, #28]
 8008f6e:	4413      	add	r3, r2
 8008f70:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008f74:	691a      	ldr	r2, [r3, #16]
 8008f76:	68bb      	ldr	r3, [r7, #8]
 8008f78:	689b      	ldr	r3, [r3, #8]
 8008f7a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008f7e:	69b9      	ldr	r1, [r7, #24]
 8008f80:	0148      	lsls	r0, r1, #5
 8008f82:	69f9      	ldr	r1, [r7, #28]
 8008f84:	4401      	add	r1, r0
 8008f86:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008f8a:	4313      	orrs	r3, r2
 8008f8c:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008f8e:	69bb      	ldr	r3, [r7, #24]
 8008f90:	015a      	lsls	r2, r3, #5
 8008f92:	69fb      	ldr	r3, [r7, #28]
 8008f94:	4413      	add	r3, r2
 8008f96:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008f9a:	691b      	ldr	r3, [r3, #16]
 8008f9c:	69ba      	ldr	r2, [r7, #24]
 8008f9e:	0151      	lsls	r1, r2, #5
 8008fa0:	69fa      	ldr	r2, [r7, #28]
 8008fa2:	440a      	add	r2, r1
 8008fa4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008fa8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008fac:	6113      	str	r3, [r2, #16]
 8008fae:	e037      	b.n	8009020 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8008fb0:	68bb      	ldr	r3, [r7, #8]
 8008fb2:	691a      	ldr	r2, [r3, #16]
 8008fb4:	68bb      	ldr	r3, [r7, #8]
 8008fb6:	689b      	ldr	r3, [r3, #8]
 8008fb8:	4413      	add	r3, r2
 8008fba:	1e5a      	subs	r2, r3, #1
 8008fbc:	68bb      	ldr	r3, [r7, #8]
 8008fbe:	689b      	ldr	r3, [r3, #8]
 8008fc0:	fbb2 f3f3 	udiv	r3, r2, r3
 8008fc4:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8008fc6:	68bb      	ldr	r3, [r7, #8]
 8008fc8:	689b      	ldr	r3, [r3, #8]
 8008fca:	8afa      	ldrh	r2, [r7, #22]
 8008fcc:	fb03 f202 	mul.w	r2, r3, r2
 8008fd0:	68bb      	ldr	r3, [r7, #8]
 8008fd2:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8008fd4:	69bb      	ldr	r3, [r7, #24]
 8008fd6:	015a      	lsls	r2, r3, #5
 8008fd8:	69fb      	ldr	r3, [r7, #28]
 8008fda:	4413      	add	r3, r2
 8008fdc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008fe0:	691a      	ldr	r2, [r3, #16]
 8008fe2:	8afb      	ldrh	r3, [r7, #22]
 8008fe4:	04d9      	lsls	r1, r3, #19
 8008fe6:	4b38      	ldr	r3, [pc, #224]	@ (80090c8 <USB_EPStartXfer+0x538>)
 8008fe8:	400b      	ands	r3, r1
 8008fea:	69b9      	ldr	r1, [r7, #24]
 8008fec:	0148      	lsls	r0, r1, #5
 8008fee:	69f9      	ldr	r1, [r7, #28]
 8008ff0:	4401      	add	r1, r0
 8008ff2:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008ff6:	4313      	orrs	r3, r2
 8008ff8:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8008ffa:	69bb      	ldr	r3, [r7, #24]
 8008ffc:	015a      	lsls	r2, r3, #5
 8008ffe:	69fb      	ldr	r3, [r7, #28]
 8009000:	4413      	add	r3, r2
 8009002:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009006:	691a      	ldr	r2, [r3, #16]
 8009008:	68bb      	ldr	r3, [r7, #8]
 800900a:	6a1b      	ldr	r3, [r3, #32]
 800900c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009010:	69b9      	ldr	r1, [r7, #24]
 8009012:	0148      	lsls	r0, r1, #5
 8009014:	69f9      	ldr	r1, [r7, #28]
 8009016:	4401      	add	r1, r0
 8009018:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800901c:	4313      	orrs	r3, r2
 800901e:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8009020:	79fb      	ldrb	r3, [r7, #7]
 8009022:	2b01      	cmp	r3, #1
 8009024:	d10d      	bne.n	8009042 <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8009026:	68bb      	ldr	r3, [r7, #8]
 8009028:	68db      	ldr	r3, [r3, #12]
 800902a:	2b00      	cmp	r3, #0
 800902c:	d009      	beq.n	8009042 <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800902e:	68bb      	ldr	r3, [r7, #8]
 8009030:	68d9      	ldr	r1, [r3, #12]
 8009032:	69bb      	ldr	r3, [r7, #24]
 8009034:	015a      	lsls	r2, r3, #5
 8009036:	69fb      	ldr	r3, [r7, #28]
 8009038:	4413      	add	r3, r2
 800903a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800903e:	460a      	mov	r2, r1
 8009040:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8009042:	68bb      	ldr	r3, [r7, #8]
 8009044:	791b      	ldrb	r3, [r3, #4]
 8009046:	2b01      	cmp	r3, #1
 8009048:	d128      	bne.n	800909c <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800904a:	69fb      	ldr	r3, [r7, #28]
 800904c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009050:	689b      	ldr	r3, [r3, #8]
 8009052:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009056:	2b00      	cmp	r3, #0
 8009058:	d110      	bne.n	800907c <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800905a:	69bb      	ldr	r3, [r7, #24]
 800905c:	015a      	lsls	r2, r3, #5
 800905e:	69fb      	ldr	r3, [r7, #28]
 8009060:	4413      	add	r3, r2
 8009062:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	69ba      	ldr	r2, [r7, #24]
 800906a:	0151      	lsls	r1, r2, #5
 800906c:	69fa      	ldr	r2, [r7, #28]
 800906e:	440a      	add	r2, r1
 8009070:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009074:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8009078:	6013      	str	r3, [r2, #0]
 800907a:	e00f      	b.n	800909c <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800907c:	69bb      	ldr	r3, [r7, #24]
 800907e:	015a      	lsls	r2, r3, #5
 8009080:	69fb      	ldr	r3, [r7, #28]
 8009082:	4413      	add	r3, r2
 8009084:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	69ba      	ldr	r2, [r7, #24]
 800908c:	0151      	lsls	r1, r2, #5
 800908e:	69fa      	ldr	r2, [r7, #28]
 8009090:	440a      	add	r2, r1
 8009092:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009096:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800909a:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800909c:	69bb      	ldr	r3, [r7, #24]
 800909e:	015a      	lsls	r2, r3, #5
 80090a0:	69fb      	ldr	r3, [r7, #28]
 80090a2:	4413      	add	r3, r2
 80090a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	69ba      	ldr	r2, [r7, #24]
 80090ac:	0151      	lsls	r1, r2, #5
 80090ae:	69fa      	ldr	r2, [r7, #28]
 80090b0:	440a      	add	r2, r1
 80090b2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80090b6:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80090ba:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80090bc:	2300      	movs	r3, #0
}
 80090be:	4618      	mov	r0, r3
 80090c0:	3720      	adds	r7, #32
 80090c2:	46bd      	mov	sp, r7
 80090c4:	bd80      	pop	{r7, pc}
 80090c6:	bf00      	nop
 80090c8:	1ff80000 	.word	0x1ff80000

080090cc <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80090cc:	b480      	push	{r7}
 80090ce:	b087      	sub	sp, #28
 80090d0:	af00      	add	r7, sp, #0
 80090d2:	6078      	str	r0, [r7, #4]
 80090d4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80090d6:	2300      	movs	r3, #0
 80090d8:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 80090da:	2300      	movs	r3, #0
 80090dc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80090e2:	683b      	ldr	r3, [r7, #0]
 80090e4:	785b      	ldrb	r3, [r3, #1]
 80090e6:	2b01      	cmp	r3, #1
 80090e8:	d14a      	bne.n	8009180 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80090ea:	683b      	ldr	r3, [r7, #0]
 80090ec:	781b      	ldrb	r3, [r3, #0]
 80090ee:	015a      	lsls	r2, r3, #5
 80090f0:	693b      	ldr	r3, [r7, #16]
 80090f2:	4413      	add	r3, r2
 80090f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80090fe:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009102:	f040 8086 	bne.w	8009212 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8009106:	683b      	ldr	r3, [r7, #0]
 8009108:	781b      	ldrb	r3, [r3, #0]
 800910a:	015a      	lsls	r2, r3, #5
 800910c:	693b      	ldr	r3, [r7, #16]
 800910e:	4413      	add	r3, r2
 8009110:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	683a      	ldr	r2, [r7, #0]
 8009118:	7812      	ldrb	r2, [r2, #0]
 800911a:	0151      	lsls	r1, r2, #5
 800911c:	693a      	ldr	r2, [r7, #16]
 800911e:	440a      	add	r2, r1
 8009120:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009124:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8009128:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800912a:	683b      	ldr	r3, [r7, #0]
 800912c:	781b      	ldrb	r3, [r3, #0]
 800912e:	015a      	lsls	r2, r3, #5
 8009130:	693b      	ldr	r3, [r7, #16]
 8009132:	4413      	add	r3, r2
 8009134:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	683a      	ldr	r2, [r7, #0]
 800913c:	7812      	ldrb	r2, [r2, #0]
 800913e:	0151      	lsls	r1, r2, #5
 8009140:	693a      	ldr	r2, [r7, #16]
 8009142:	440a      	add	r2, r1
 8009144:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009148:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800914c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800914e:	68fb      	ldr	r3, [r7, #12]
 8009150:	3301      	adds	r3, #1
 8009152:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	f242 7210 	movw	r2, #10000	@ 0x2710
 800915a:	4293      	cmp	r3, r2
 800915c:	d902      	bls.n	8009164 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800915e:	2301      	movs	r3, #1
 8009160:	75fb      	strb	r3, [r7, #23]
          break;
 8009162:	e056      	b.n	8009212 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8009164:	683b      	ldr	r3, [r7, #0]
 8009166:	781b      	ldrb	r3, [r3, #0]
 8009168:	015a      	lsls	r2, r3, #5
 800916a:	693b      	ldr	r3, [r7, #16]
 800916c:	4413      	add	r3, r2
 800916e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009178:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800917c:	d0e7      	beq.n	800914e <USB_EPStopXfer+0x82>
 800917e:	e048      	b.n	8009212 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009180:	683b      	ldr	r3, [r7, #0]
 8009182:	781b      	ldrb	r3, [r3, #0]
 8009184:	015a      	lsls	r2, r3, #5
 8009186:	693b      	ldr	r3, [r7, #16]
 8009188:	4413      	add	r3, r2
 800918a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009194:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009198:	d13b      	bne.n	8009212 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800919a:	683b      	ldr	r3, [r7, #0]
 800919c:	781b      	ldrb	r3, [r3, #0]
 800919e:	015a      	lsls	r2, r3, #5
 80091a0:	693b      	ldr	r3, [r7, #16]
 80091a2:	4413      	add	r3, r2
 80091a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	683a      	ldr	r2, [r7, #0]
 80091ac:	7812      	ldrb	r2, [r2, #0]
 80091ae:	0151      	lsls	r1, r2, #5
 80091b0:	693a      	ldr	r2, [r7, #16]
 80091b2:	440a      	add	r2, r1
 80091b4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80091b8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80091bc:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 80091be:	683b      	ldr	r3, [r7, #0]
 80091c0:	781b      	ldrb	r3, [r3, #0]
 80091c2:	015a      	lsls	r2, r3, #5
 80091c4:	693b      	ldr	r3, [r7, #16]
 80091c6:	4413      	add	r3, r2
 80091c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	683a      	ldr	r2, [r7, #0]
 80091d0:	7812      	ldrb	r2, [r2, #0]
 80091d2:	0151      	lsls	r1, r2, #5
 80091d4:	693a      	ldr	r2, [r7, #16]
 80091d6:	440a      	add	r2, r1
 80091d8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80091dc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80091e0:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80091e2:	68fb      	ldr	r3, [r7, #12]
 80091e4:	3301      	adds	r3, #1
 80091e6:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	f242 7210 	movw	r2, #10000	@ 0x2710
 80091ee:	4293      	cmp	r3, r2
 80091f0:	d902      	bls.n	80091f8 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 80091f2:	2301      	movs	r3, #1
 80091f4:	75fb      	strb	r3, [r7, #23]
          break;
 80091f6:	e00c      	b.n	8009212 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 80091f8:	683b      	ldr	r3, [r7, #0]
 80091fa:	781b      	ldrb	r3, [r3, #0]
 80091fc:	015a      	lsls	r2, r3, #5
 80091fe:	693b      	ldr	r3, [r7, #16]
 8009200:	4413      	add	r3, r2
 8009202:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800920c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009210:	d0e7      	beq.n	80091e2 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8009212:	7dfb      	ldrb	r3, [r7, #23]
}
 8009214:	4618      	mov	r0, r3
 8009216:	371c      	adds	r7, #28
 8009218:	46bd      	mov	sp, r7
 800921a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800921e:	4770      	bx	lr

08009220 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8009220:	b480      	push	{r7}
 8009222:	b089      	sub	sp, #36	@ 0x24
 8009224:	af00      	add	r7, sp, #0
 8009226:	60f8      	str	r0, [r7, #12]
 8009228:	60b9      	str	r1, [r7, #8]
 800922a:	4611      	mov	r1, r2
 800922c:	461a      	mov	r2, r3
 800922e:	460b      	mov	r3, r1
 8009230:	71fb      	strb	r3, [r7, #7]
 8009232:	4613      	mov	r3, r2
 8009234:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009236:	68fb      	ldr	r3, [r7, #12]
 8009238:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800923a:	68bb      	ldr	r3, [r7, #8]
 800923c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800923e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8009242:	2b00      	cmp	r3, #0
 8009244:	d123      	bne.n	800928e <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8009246:	88bb      	ldrh	r3, [r7, #4]
 8009248:	3303      	adds	r3, #3
 800924a:	089b      	lsrs	r3, r3, #2
 800924c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800924e:	2300      	movs	r3, #0
 8009250:	61bb      	str	r3, [r7, #24]
 8009252:	e018      	b.n	8009286 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8009254:	79fb      	ldrb	r3, [r7, #7]
 8009256:	031a      	lsls	r2, r3, #12
 8009258:	697b      	ldr	r3, [r7, #20]
 800925a:	4413      	add	r3, r2
 800925c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8009260:	461a      	mov	r2, r3
 8009262:	69fb      	ldr	r3, [r7, #28]
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	6013      	str	r3, [r2, #0]
      pSrc++;
 8009268:	69fb      	ldr	r3, [r7, #28]
 800926a:	3301      	adds	r3, #1
 800926c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800926e:	69fb      	ldr	r3, [r7, #28]
 8009270:	3301      	adds	r3, #1
 8009272:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009274:	69fb      	ldr	r3, [r7, #28]
 8009276:	3301      	adds	r3, #1
 8009278:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800927a:	69fb      	ldr	r3, [r7, #28]
 800927c:	3301      	adds	r3, #1
 800927e:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8009280:	69bb      	ldr	r3, [r7, #24]
 8009282:	3301      	adds	r3, #1
 8009284:	61bb      	str	r3, [r7, #24]
 8009286:	69ba      	ldr	r2, [r7, #24]
 8009288:	693b      	ldr	r3, [r7, #16]
 800928a:	429a      	cmp	r2, r3
 800928c:	d3e2      	bcc.n	8009254 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800928e:	2300      	movs	r3, #0
}
 8009290:	4618      	mov	r0, r3
 8009292:	3724      	adds	r7, #36	@ 0x24
 8009294:	46bd      	mov	sp, r7
 8009296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800929a:	4770      	bx	lr

0800929c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800929c:	b480      	push	{r7}
 800929e:	b08b      	sub	sp, #44	@ 0x2c
 80092a0:	af00      	add	r7, sp, #0
 80092a2:	60f8      	str	r0, [r7, #12]
 80092a4:	60b9      	str	r1, [r7, #8]
 80092a6:	4613      	mov	r3, r2
 80092a8:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80092ae:	68bb      	ldr	r3, [r7, #8]
 80092b0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80092b2:	88fb      	ldrh	r3, [r7, #6]
 80092b4:	089b      	lsrs	r3, r3, #2
 80092b6:	b29b      	uxth	r3, r3
 80092b8:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80092ba:	88fb      	ldrh	r3, [r7, #6]
 80092bc:	f003 0303 	and.w	r3, r3, #3
 80092c0:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80092c2:	2300      	movs	r3, #0
 80092c4:	623b      	str	r3, [r7, #32]
 80092c6:	e014      	b.n	80092f2 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80092c8:	69bb      	ldr	r3, [r7, #24]
 80092ca:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80092ce:	681a      	ldr	r2, [r3, #0]
 80092d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092d2:	601a      	str	r2, [r3, #0]
    pDest++;
 80092d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092d6:	3301      	adds	r3, #1
 80092d8:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80092da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092dc:	3301      	adds	r3, #1
 80092de:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80092e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092e2:	3301      	adds	r3, #1
 80092e4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80092e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092e8:	3301      	adds	r3, #1
 80092ea:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 80092ec:	6a3b      	ldr	r3, [r7, #32]
 80092ee:	3301      	adds	r3, #1
 80092f0:	623b      	str	r3, [r7, #32]
 80092f2:	6a3a      	ldr	r2, [r7, #32]
 80092f4:	697b      	ldr	r3, [r7, #20]
 80092f6:	429a      	cmp	r2, r3
 80092f8:	d3e6      	bcc.n	80092c8 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80092fa:	8bfb      	ldrh	r3, [r7, #30]
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	d01e      	beq.n	800933e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8009300:	2300      	movs	r3, #0
 8009302:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8009304:	69bb      	ldr	r3, [r7, #24]
 8009306:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800930a:	461a      	mov	r2, r3
 800930c:	f107 0310 	add.w	r3, r7, #16
 8009310:	6812      	ldr	r2, [r2, #0]
 8009312:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8009314:	693a      	ldr	r2, [r7, #16]
 8009316:	6a3b      	ldr	r3, [r7, #32]
 8009318:	b2db      	uxtb	r3, r3
 800931a:	00db      	lsls	r3, r3, #3
 800931c:	fa22 f303 	lsr.w	r3, r2, r3
 8009320:	b2da      	uxtb	r2, r3
 8009322:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009324:	701a      	strb	r2, [r3, #0]
      i++;
 8009326:	6a3b      	ldr	r3, [r7, #32]
 8009328:	3301      	adds	r3, #1
 800932a:	623b      	str	r3, [r7, #32]
      pDest++;
 800932c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800932e:	3301      	adds	r3, #1
 8009330:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8009332:	8bfb      	ldrh	r3, [r7, #30]
 8009334:	3b01      	subs	r3, #1
 8009336:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8009338:	8bfb      	ldrh	r3, [r7, #30]
 800933a:	2b00      	cmp	r3, #0
 800933c:	d1ea      	bne.n	8009314 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800933e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009340:	4618      	mov	r0, r3
 8009342:	372c      	adds	r7, #44	@ 0x2c
 8009344:	46bd      	mov	sp, r7
 8009346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800934a:	4770      	bx	lr

0800934c <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800934c:	b480      	push	{r7}
 800934e:	b085      	sub	sp, #20
 8009350:	af00      	add	r7, sp, #0
 8009352:	6078      	str	r0, [r7, #4]
 8009354:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800935a:	683b      	ldr	r3, [r7, #0]
 800935c:	781b      	ldrb	r3, [r3, #0]
 800935e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009360:	683b      	ldr	r3, [r7, #0]
 8009362:	785b      	ldrb	r3, [r3, #1]
 8009364:	2b01      	cmp	r3, #1
 8009366:	d12c      	bne.n	80093c2 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8009368:	68bb      	ldr	r3, [r7, #8]
 800936a:	015a      	lsls	r2, r3, #5
 800936c:	68fb      	ldr	r3, [r7, #12]
 800936e:	4413      	add	r3, r2
 8009370:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	2b00      	cmp	r3, #0
 8009378:	db12      	blt.n	80093a0 <USB_EPSetStall+0x54>
 800937a:	68bb      	ldr	r3, [r7, #8]
 800937c:	2b00      	cmp	r3, #0
 800937e:	d00f      	beq.n	80093a0 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8009380:	68bb      	ldr	r3, [r7, #8]
 8009382:	015a      	lsls	r2, r3, #5
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	4413      	add	r3, r2
 8009388:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800938c:	681b      	ldr	r3, [r3, #0]
 800938e:	68ba      	ldr	r2, [r7, #8]
 8009390:	0151      	lsls	r1, r2, #5
 8009392:	68fa      	ldr	r2, [r7, #12]
 8009394:	440a      	add	r2, r1
 8009396:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800939a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800939e:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80093a0:	68bb      	ldr	r3, [r7, #8]
 80093a2:	015a      	lsls	r2, r3, #5
 80093a4:	68fb      	ldr	r3, [r7, #12]
 80093a6:	4413      	add	r3, r2
 80093a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	68ba      	ldr	r2, [r7, #8]
 80093b0:	0151      	lsls	r1, r2, #5
 80093b2:	68fa      	ldr	r2, [r7, #12]
 80093b4:	440a      	add	r2, r1
 80093b6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80093ba:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80093be:	6013      	str	r3, [r2, #0]
 80093c0:	e02b      	b.n	800941a <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80093c2:	68bb      	ldr	r3, [r7, #8]
 80093c4:	015a      	lsls	r2, r3, #5
 80093c6:	68fb      	ldr	r3, [r7, #12]
 80093c8:	4413      	add	r3, r2
 80093ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	2b00      	cmp	r3, #0
 80093d2:	db12      	blt.n	80093fa <USB_EPSetStall+0xae>
 80093d4:	68bb      	ldr	r3, [r7, #8]
 80093d6:	2b00      	cmp	r3, #0
 80093d8:	d00f      	beq.n	80093fa <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80093da:	68bb      	ldr	r3, [r7, #8]
 80093dc:	015a      	lsls	r2, r3, #5
 80093de:	68fb      	ldr	r3, [r7, #12]
 80093e0:	4413      	add	r3, r2
 80093e2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	68ba      	ldr	r2, [r7, #8]
 80093ea:	0151      	lsls	r1, r2, #5
 80093ec:	68fa      	ldr	r2, [r7, #12]
 80093ee:	440a      	add	r2, r1
 80093f0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80093f4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80093f8:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80093fa:	68bb      	ldr	r3, [r7, #8]
 80093fc:	015a      	lsls	r2, r3, #5
 80093fe:	68fb      	ldr	r3, [r7, #12]
 8009400:	4413      	add	r3, r2
 8009402:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	68ba      	ldr	r2, [r7, #8]
 800940a:	0151      	lsls	r1, r2, #5
 800940c:	68fa      	ldr	r2, [r7, #12]
 800940e:	440a      	add	r2, r1
 8009410:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009414:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8009418:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800941a:	2300      	movs	r3, #0
}
 800941c:	4618      	mov	r0, r3
 800941e:	3714      	adds	r7, #20
 8009420:	46bd      	mov	sp, r7
 8009422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009426:	4770      	bx	lr

08009428 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8009428:	b480      	push	{r7}
 800942a:	b085      	sub	sp, #20
 800942c:	af00      	add	r7, sp, #0
 800942e:	6078      	str	r0, [r7, #4]
 8009430:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009436:	683b      	ldr	r3, [r7, #0]
 8009438:	781b      	ldrb	r3, [r3, #0]
 800943a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800943c:	683b      	ldr	r3, [r7, #0]
 800943e:	785b      	ldrb	r3, [r3, #1]
 8009440:	2b01      	cmp	r3, #1
 8009442:	d128      	bne.n	8009496 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8009444:	68bb      	ldr	r3, [r7, #8]
 8009446:	015a      	lsls	r2, r3, #5
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	4413      	add	r3, r2
 800944c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	68ba      	ldr	r2, [r7, #8]
 8009454:	0151      	lsls	r1, r2, #5
 8009456:	68fa      	ldr	r2, [r7, #12]
 8009458:	440a      	add	r2, r1
 800945a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800945e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8009462:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8009464:	683b      	ldr	r3, [r7, #0]
 8009466:	791b      	ldrb	r3, [r3, #4]
 8009468:	2b03      	cmp	r3, #3
 800946a:	d003      	beq.n	8009474 <USB_EPClearStall+0x4c>
 800946c:	683b      	ldr	r3, [r7, #0]
 800946e:	791b      	ldrb	r3, [r3, #4]
 8009470:	2b02      	cmp	r3, #2
 8009472:	d138      	bne.n	80094e6 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009474:	68bb      	ldr	r3, [r7, #8]
 8009476:	015a      	lsls	r2, r3, #5
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	4413      	add	r3, r2
 800947c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	68ba      	ldr	r2, [r7, #8]
 8009484:	0151      	lsls	r1, r2, #5
 8009486:	68fa      	ldr	r2, [r7, #12]
 8009488:	440a      	add	r2, r1
 800948a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800948e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009492:	6013      	str	r3, [r2, #0]
 8009494:	e027      	b.n	80094e6 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8009496:	68bb      	ldr	r3, [r7, #8]
 8009498:	015a      	lsls	r2, r3, #5
 800949a:	68fb      	ldr	r3, [r7, #12]
 800949c:	4413      	add	r3, r2
 800949e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80094a2:	681b      	ldr	r3, [r3, #0]
 80094a4:	68ba      	ldr	r2, [r7, #8]
 80094a6:	0151      	lsls	r1, r2, #5
 80094a8:	68fa      	ldr	r2, [r7, #12]
 80094aa:	440a      	add	r2, r1
 80094ac:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80094b0:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80094b4:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80094b6:	683b      	ldr	r3, [r7, #0]
 80094b8:	791b      	ldrb	r3, [r3, #4]
 80094ba:	2b03      	cmp	r3, #3
 80094bc:	d003      	beq.n	80094c6 <USB_EPClearStall+0x9e>
 80094be:	683b      	ldr	r3, [r7, #0]
 80094c0:	791b      	ldrb	r3, [r3, #4]
 80094c2:	2b02      	cmp	r3, #2
 80094c4:	d10f      	bne.n	80094e6 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80094c6:	68bb      	ldr	r3, [r7, #8]
 80094c8:	015a      	lsls	r2, r3, #5
 80094ca:	68fb      	ldr	r3, [r7, #12]
 80094cc:	4413      	add	r3, r2
 80094ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	68ba      	ldr	r2, [r7, #8]
 80094d6:	0151      	lsls	r1, r2, #5
 80094d8:	68fa      	ldr	r2, [r7, #12]
 80094da:	440a      	add	r2, r1
 80094dc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80094e0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80094e4:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 80094e6:	2300      	movs	r3, #0
}
 80094e8:	4618      	mov	r0, r3
 80094ea:	3714      	adds	r7, #20
 80094ec:	46bd      	mov	sp, r7
 80094ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094f2:	4770      	bx	lr

080094f4 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 80094f4:	b480      	push	{r7}
 80094f6:	b085      	sub	sp, #20
 80094f8:	af00      	add	r7, sp, #0
 80094fa:	6078      	str	r0, [r7, #4]
 80094fc:	460b      	mov	r3, r1
 80094fe:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8009504:	68fb      	ldr	r3, [r7, #12]
 8009506:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800950a:	681b      	ldr	r3, [r3, #0]
 800950c:	68fa      	ldr	r2, [r7, #12]
 800950e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009512:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8009516:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8009518:	68fb      	ldr	r3, [r7, #12]
 800951a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800951e:	681a      	ldr	r2, [r3, #0]
 8009520:	78fb      	ldrb	r3, [r7, #3]
 8009522:	011b      	lsls	r3, r3, #4
 8009524:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8009528:	68f9      	ldr	r1, [r7, #12]
 800952a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800952e:	4313      	orrs	r3, r2
 8009530:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8009532:	2300      	movs	r3, #0
}
 8009534:	4618      	mov	r0, r3
 8009536:	3714      	adds	r7, #20
 8009538:	46bd      	mov	sp, r7
 800953a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800953e:	4770      	bx	lr

08009540 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8009540:	b480      	push	{r7}
 8009542:	b085      	sub	sp, #20
 8009544:	af00      	add	r7, sp, #0
 8009546:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800954c:	68fb      	ldr	r3, [r7, #12]
 800954e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	68fa      	ldr	r2, [r7, #12]
 8009556:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800955a:	f023 0303 	bic.w	r3, r3, #3
 800955e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8009560:	68fb      	ldr	r3, [r7, #12]
 8009562:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009566:	685b      	ldr	r3, [r3, #4]
 8009568:	68fa      	ldr	r2, [r7, #12]
 800956a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800956e:	f023 0302 	bic.w	r3, r3, #2
 8009572:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009574:	2300      	movs	r3, #0
}
 8009576:	4618      	mov	r0, r3
 8009578:	3714      	adds	r7, #20
 800957a:	46bd      	mov	sp, r7
 800957c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009580:	4770      	bx	lr

08009582 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8009582:	b480      	push	{r7}
 8009584:	b085      	sub	sp, #20
 8009586:	af00      	add	r7, sp, #0
 8009588:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800958e:	68fb      	ldr	r3, [r7, #12]
 8009590:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	68fa      	ldr	r2, [r7, #12]
 8009598:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800959c:	f023 0303 	bic.w	r3, r3, #3
 80095a0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80095a2:	68fb      	ldr	r3, [r7, #12]
 80095a4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80095a8:	685b      	ldr	r3, [r3, #4]
 80095aa:	68fa      	ldr	r2, [r7, #12]
 80095ac:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80095b0:	f043 0302 	orr.w	r3, r3, #2
 80095b4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80095b6:	2300      	movs	r3, #0
}
 80095b8:	4618      	mov	r0, r3
 80095ba:	3714      	adds	r7, #20
 80095bc:	46bd      	mov	sp, r7
 80095be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095c2:	4770      	bx	lr

080095c4 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 80095c4:	b480      	push	{r7}
 80095c6:	b085      	sub	sp, #20
 80095c8:	af00      	add	r7, sp, #0
 80095ca:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	695b      	ldr	r3, [r3, #20]
 80095d0:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	699b      	ldr	r3, [r3, #24]
 80095d6:	68fa      	ldr	r2, [r7, #12]
 80095d8:	4013      	ands	r3, r2
 80095da:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80095dc:	68fb      	ldr	r3, [r7, #12]
}
 80095de:	4618      	mov	r0, r3
 80095e0:	3714      	adds	r7, #20
 80095e2:	46bd      	mov	sp, r7
 80095e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095e8:	4770      	bx	lr

080095ea <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80095ea:	b480      	push	{r7}
 80095ec:	b085      	sub	sp, #20
 80095ee:	af00      	add	r7, sp, #0
 80095f0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80095f6:	68fb      	ldr	r3, [r7, #12]
 80095f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80095fc:	699b      	ldr	r3, [r3, #24]
 80095fe:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009600:	68fb      	ldr	r3, [r7, #12]
 8009602:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009606:	69db      	ldr	r3, [r3, #28]
 8009608:	68ba      	ldr	r2, [r7, #8]
 800960a:	4013      	ands	r3, r2
 800960c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800960e:	68bb      	ldr	r3, [r7, #8]
 8009610:	0c1b      	lsrs	r3, r3, #16
}
 8009612:	4618      	mov	r0, r3
 8009614:	3714      	adds	r7, #20
 8009616:	46bd      	mov	sp, r7
 8009618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800961c:	4770      	bx	lr

0800961e <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800961e:	b480      	push	{r7}
 8009620:	b085      	sub	sp, #20
 8009622:	af00      	add	r7, sp, #0
 8009624:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800962a:	68fb      	ldr	r3, [r7, #12]
 800962c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009630:	699b      	ldr	r3, [r3, #24]
 8009632:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009634:	68fb      	ldr	r3, [r7, #12]
 8009636:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800963a:	69db      	ldr	r3, [r3, #28]
 800963c:	68ba      	ldr	r2, [r7, #8]
 800963e:	4013      	ands	r3, r2
 8009640:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8009642:	68bb      	ldr	r3, [r7, #8]
 8009644:	b29b      	uxth	r3, r3
}
 8009646:	4618      	mov	r0, r3
 8009648:	3714      	adds	r7, #20
 800964a:	46bd      	mov	sp, r7
 800964c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009650:	4770      	bx	lr

08009652 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8009652:	b480      	push	{r7}
 8009654:	b085      	sub	sp, #20
 8009656:	af00      	add	r7, sp, #0
 8009658:	6078      	str	r0, [r7, #4]
 800965a:	460b      	mov	r3, r1
 800965c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8009662:	78fb      	ldrb	r3, [r7, #3]
 8009664:	015a      	lsls	r2, r3, #5
 8009666:	68fb      	ldr	r3, [r7, #12]
 8009668:	4413      	add	r3, r2
 800966a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800966e:	689b      	ldr	r3, [r3, #8]
 8009670:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8009672:	68fb      	ldr	r3, [r7, #12]
 8009674:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009678:	695b      	ldr	r3, [r3, #20]
 800967a:	68ba      	ldr	r2, [r7, #8]
 800967c:	4013      	ands	r3, r2
 800967e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8009680:	68bb      	ldr	r3, [r7, #8]
}
 8009682:	4618      	mov	r0, r3
 8009684:	3714      	adds	r7, #20
 8009686:	46bd      	mov	sp, r7
 8009688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800968c:	4770      	bx	lr

0800968e <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800968e:	b480      	push	{r7}
 8009690:	b087      	sub	sp, #28
 8009692:	af00      	add	r7, sp, #0
 8009694:	6078      	str	r0, [r7, #4]
 8009696:	460b      	mov	r3, r1
 8009698:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800969e:	697b      	ldr	r3, [r7, #20]
 80096a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80096a4:	691b      	ldr	r3, [r3, #16]
 80096a6:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80096a8:	697b      	ldr	r3, [r7, #20]
 80096aa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80096ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80096b0:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80096b2:	78fb      	ldrb	r3, [r7, #3]
 80096b4:	f003 030f 	and.w	r3, r3, #15
 80096b8:	68fa      	ldr	r2, [r7, #12]
 80096ba:	fa22 f303 	lsr.w	r3, r2, r3
 80096be:	01db      	lsls	r3, r3, #7
 80096c0:	b2db      	uxtb	r3, r3
 80096c2:	693a      	ldr	r2, [r7, #16]
 80096c4:	4313      	orrs	r3, r2
 80096c6:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80096c8:	78fb      	ldrb	r3, [r7, #3]
 80096ca:	015a      	lsls	r2, r3, #5
 80096cc:	697b      	ldr	r3, [r7, #20]
 80096ce:	4413      	add	r3, r2
 80096d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80096d4:	689b      	ldr	r3, [r3, #8]
 80096d6:	693a      	ldr	r2, [r7, #16]
 80096d8:	4013      	ands	r3, r2
 80096da:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80096dc:	68bb      	ldr	r3, [r7, #8]
}
 80096de:	4618      	mov	r0, r3
 80096e0:	371c      	adds	r7, #28
 80096e2:	46bd      	mov	sp, r7
 80096e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096e8:	4770      	bx	lr

080096ea <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80096ea:	b480      	push	{r7}
 80096ec:	b083      	sub	sp, #12
 80096ee:	af00      	add	r7, sp, #0
 80096f0:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	695b      	ldr	r3, [r3, #20]
 80096f6:	f003 0301 	and.w	r3, r3, #1
}
 80096fa:	4618      	mov	r0, r3
 80096fc:	370c      	adds	r7, #12
 80096fe:	46bd      	mov	sp, r7
 8009700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009704:	4770      	bx	lr

08009706 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8009706:	b480      	push	{r7}
 8009708:	b085      	sub	sp, #20
 800970a:	af00      	add	r7, sp, #0
 800970c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8009712:	68fb      	ldr	r3, [r7, #12]
 8009714:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009718:	681b      	ldr	r3, [r3, #0]
 800971a:	68fa      	ldr	r2, [r7, #12]
 800971c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009720:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8009724:	f023 0307 	bic.w	r3, r3, #7
 8009728:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800972a:	68fb      	ldr	r3, [r7, #12]
 800972c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009730:	685b      	ldr	r3, [r3, #4]
 8009732:	68fa      	ldr	r2, [r7, #12]
 8009734:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009738:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800973c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800973e:	2300      	movs	r3, #0
}
 8009740:	4618      	mov	r0, r3
 8009742:	3714      	adds	r7, #20
 8009744:	46bd      	mov	sp, r7
 8009746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800974a:	4770      	bx	lr

0800974c <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800974c:	b480      	push	{r7}
 800974e:	b087      	sub	sp, #28
 8009750:	af00      	add	r7, sp, #0
 8009752:	60f8      	str	r0, [r7, #12]
 8009754:	460b      	mov	r3, r1
 8009756:	607a      	str	r2, [r7, #4]
 8009758:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800975a:	68fb      	ldr	r3, [r7, #12]
 800975c:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800975e:	68fb      	ldr	r3, [r7, #12]
 8009760:	333c      	adds	r3, #60	@ 0x3c
 8009762:	3304      	adds	r3, #4
 8009764:	681b      	ldr	r3, [r3, #0]
 8009766:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8009768:	693b      	ldr	r3, [r7, #16]
 800976a:	4a26      	ldr	r2, [pc, #152]	@ (8009804 <USB_EP0_OutStart+0xb8>)
 800976c:	4293      	cmp	r3, r2
 800976e:	d90a      	bls.n	8009786 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009770:	697b      	ldr	r3, [r7, #20]
 8009772:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009776:	681b      	ldr	r3, [r3, #0]
 8009778:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800977c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009780:	d101      	bne.n	8009786 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8009782:	2300      	movs	r3, #0
 8009784:	e037      	b.n	80097f6 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8009786:	697b      	ldr	r3, [r7, #20]
 8009788:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800978c:	461a      	mov	r2, r3
 800978e:	2300      	movs	r3, #0
 8009790:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009792:	697b      	ldr	r3, [r7, #20]
 8009794:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009798:	691b      	ldr	r3, [r3, #16]
 800979a:	697a      	ldr	r2, [r7, #20]
 800979c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80097a0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80097a4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80097a6:	697b      	ldr	r3, [r7, #20]
 80097a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80097ac:	691b      	ldr	r3, [r3, #16]
 80097ae:	697a      	ldr	r2, [r7, #20]
 80097b0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80097b4:	f043 0318 	orr.w	r3, r3, #24
 80097b8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80097ba:	697b      	ldr	r3, [r7, #20]
 80097bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80097c0:	691b      	ldr	r3, [r3, #16]
 80097c2:	697a      	ldr	r2, [r7, #20]
 80097c4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80097c8:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 80097cc:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 80097ce:	7afb      	ldrb	r3, [r7, #11]
 80097d0:	2b01      	cmp	r3, #1
 80097d2:	d10f      	bne.n	80097f4 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80097d4:	697b      	ldr	r3, [r7, #20]
 80097d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80097da:	461a      	mov	r2, r3
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 80097e0:	697b      	ldr	r3, [r7, #20]
 80097e2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	697a      	ldr	r2, [r7, #20]
 80097ea:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80097ee:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 80097f2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80097f4:	2300      	movs	r3, #0
}
 80097f6:	4618      	mov	r0, r3
 80097f8:	371c      	adds	r7, #28
 80097fa:	46bd      	mov	sp, r7
 80097fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009800:	4770      	bx	lr
 8009802:	bf00      	nop
 8009804:	4f54300a 	.word	0x4f54300a

08009808 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8009808:	b480      	push	{r7}
 800980a:	b085      	sub	sp, #20
 800980c:	af00      	add	r7, sp, #0
 800980e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009810:	2300      	movs	r3, #0
 8009812:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009814:	68fb      	ldr	r3, [r7, #12]
 8009816:	3301      	adds	r3, #1
 8009818:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800981a:	68fb      	ldr	r3, [r7, #12]
 800981c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009820:	d901      	bls.n	8009826 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8009822:	2303      	movs	r3, #3
 8009824:	e01b      	b.n	800985e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	691b      	ldr	r3, [r3, #16]
 800982a:	2b00      	cmp	r3, #0
 800982c:	daf2      	bge.n	8009814 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800982e:	2300      	movs	r3, #0
 8009830:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	691b      	ldr	r3, [r3, #16]
 8009836:	f043 0201 	orr.w	r2, r3, #1
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800983e:	68fb      	ldr	r3, [r7, #12]
 8009840:	3301      	adds	r3, #1
 8009842:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009844:	68fb      	ldr	r3, [r7, #12]
 8009846:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800984a:	d901      	bls.n	8009850 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800984c:	2303      	movs	r3, #3
 800984e:	e006      	b.n	800985e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	691b      	ldr	r3, [r3, #16]
 8009854:	f003 0301 	and.w	r3, r3, #1
 8009858:	2b01      	cmp	r3, #1
 800985a:	d0f0      	beq.n	800983e <USB_CoreReset+0x36>

  return HAL_OK;
 800985c:	2300      	movs	r3, #0
}
 800985e:	4618      	mov	r0, r3
 8009860:	3714      	adds	r7, #20
 8009862:	46bd      	mov	sp, r7
 8009864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009868:	4770      	bx	lr
	...

0800986c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800986c:	b580      	push	{r7, lr}
 800986e:	b084      	sub	sp, #16
 8009870:	af00      	add	r7, sp, #0
 8009872:	6078      	str	r0, [r7, #4]
 8009874:	460b      	mov	r3, r1
 8009876:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8009878:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800987c:	f002 fce4 	bl	800c248 <USBD_static_malloc>
 8009880:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8009882:	68fb      	ldr	r3, [r7, #12]
 8009884:	2b00      	cmp	r3, #0
 8009886:	d109      	bne.n	800989c <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	32b0      	adds	r2, #176	@ 0xb0
 8009892:	2100      	movs	r1, #0
 8009894:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8009898:	2302      	movs	r3, #2
 800989a:	e0d4      	b.n	8009a46 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800989c:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 80098a0:	2100      	movs	r1, #0
 80098a2:	68f8      	ldr	r0, [r7, #12]
 80098a4:	f003 fbb0 	bl	800d008 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	32b0      	adds	r2, #176	@ 0xb0
 80098b2:	68f9      	ldr	r1, [r7, #12]
 80098b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	32b0      	adds	r2, #176	@ 0xb0
 80098c2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	7c1b      	ldrb	r3, [r3, #16]
 80098d0:	2b00      	cmp	r3, #0
 80098d2:	d138      	bne.n	8009946 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80098d4:	4b5e      	ldr	r3, [pc, #376]	@ (8009a50 <USBD_CDC_Init+0x1e4>)
 80098d6:	7819      	ldrb	r1, [r3, #0]
 80098d8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80098dc:	2202      	movs	r2, #2
 80098de:	6878      	ldr	r0, [r7, #4]
 80098e0:	f002 fb8f 	bl	800c002 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80098e4:	4b5a      	ldr	r3, [pc, #360]	@ (8009a50 <USBD_CDC_Init+0x1e4>)
 80098e6:	781b      	ldrb	r3, [r3, #0]
 80098e8:	f003 020f 	and.w	r2, r3, #15
 80098ec:	6879      	ldr	r1, [r7, #4]
 80098ee:	4613      	mov	r3, r2
 80098f0:	009b      	lsls	r3, r3, #2
 80098f2:	4413      	add	r3, r2
 80098f4:	009b      	lsls	r3, r3, #2
 80098f6:	440b      	add	r3, r1
 80098f8:	3324      	adds	r3, #36	@ 0x24
 80098fa:	2201      	movs	r2, #1
 80098fc:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80098fe:	4b55      	ldr	r3, [pc, #340]	@ (8009a54 <USBD_CDC_Init+0x1e8>)
 8009900:	7819      	ldrb	r1, [r3, #0]
 8009902:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009906:	2202      	movs	r2, #2
 8009908:	6878      	ldr	r0, [r7, #4]
 800990a:	f002 fb7a 	bl	800c002 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800990e:	4b51      	ldr	r3, [pc, #324]	@ (8009a54 <USBD_CDC_Init+0x1e8>)
 8009910:	781b      	ldrb	r3, [r3, #0]
 8009912:	f003 020f 	and.w	r2, r3, #15
 8009916:	6879      	ldr	r1, [r7, #4]
 8009918:	4613      	mov	r3, r2
 800991a:	009b      	lsls	r3, r3, #2
 800991c:	4413      	add	r3, r2
 800991e:	009b      	lsls	r3, r3, #2
 8009920:	440b      	add	r3, r1
 8009922:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8009926:	2201      	movs	r2, #1
 8009928:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800992a:	4b4b      	ldr	r3, [pc, #300]	@ (8009a58 <USBD_CDC_Init+0x1ec>)
 800992c:	781b      	ldrb	r3, [r3, #0]
 800992e:	f003 020f 	and.w	r2, r3, #15
 8009932:	6879      	ldr	r1, [r7, #4]
 8009934:	4613      	mov	r3, r2
 8009936:	009b      	lsls	r3, r3, #2
 8009938:	4413      	add	r3, r2
 800993a:	009b      	lsls	r3, r3, #2
 800993c:	440b      	add	r3, r1
 800993e:	3326      	adds	r3, #38	@ 0x26
 8009940:	2210      	movs	r2, #16
 8009942:	801a      	strh	r2, [r3, #0]
 8009944:	e035      	b.n	80099b2 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8009946:	4b42      	ldr	r3, [pc, #264]	@ (8009a50 <USBD_CDC_Init+0x1e4>)
 8009948:	7819      	ldrb	r1, [r3, #0]
 800994a:	2340      	movs	r3, #64	@ 0x40
 800994c:	2202      	movs	r2, #2
 800994e:	6878      	ldr	r0, [r7, #4]
 8009950:	f002 fb57 	bl	800c002 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8009954:	4b3e      	ldr	r3, [pc, #248]	@ (8009a50 <USBD_CDC_Init+0x1e4>)
 8009956:	781b      	ldrb	r3, [r3, #0]
 8009958:	f003 020f 	and.w	r2, r3, #15
 800995c:	6879      	ldr	r1, [r7, #4]
 800995e:	4613      	mov	r3, r2
 8009960:	009b      	lsls	r3, r3, #2
 8009962:	4413      	add	r3, r2
 8009964:	009b      	lsls	r3, r3, #2
 8009966:	440b      	add	r3, r1
 8009968:	3324      	adds	r3, #36	@ 0x24
 800996a:	2201      	movs	r2, #1
 800996c:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800996e:	4b39      	ldr	r3, [pc, #228]	@ (8009a54 <USBD_CDC_Init+0x1e8>)
 8009970:	7819      	ldrb	r1, [r3, #0]
 8009972:	2340      	movs	r3, #64	@ 0x40
 8009974:	2202      	movs	r2, #2
 8009976:	6878      	ldr	r0, [r7, #4]
 8009978:	f002 fb43 	bl	800c002 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800997c:	4b35      	ldr	r3, [pc, #212]	@ (8009a54 <USBD_CDC_Init+0x1e8>)
 800997e:	781b      	ldrb	r3, [r3, #0]
 8009980:	f003 020f 	and.w	r2, r3, #15
 8009984:	6879      	ldr	r1, [r7, #4]
 8009986:	4613      	mov	r3, r2
 8009988:	009b      	lsls	r3, r3, #2
 800998a:	4413      	add	r3, r2
 800998c:	009b      	lsls	r3, r3, #2
 800998e:	440b      	add	r3, r1
 8009990:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8009994:	2201      	movs	r2, #1
 8009996:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8009998:	4b2f      	ldr	r3, [pc, #188]	@ (8009a58 <USBD_CDC_Init+0x1ec>)
 800999a:	781b      	ldrb	r3, [r3, #0]
 800999c:	f003 020f 	and.w	r2, r3, #15
 80099a0:	6879      	ldr	r1, [r7, #4]
 80099a2:	4613      	mov	r3, r2
 80099a4:	009b      	lsls	r3, r3, #2
 80099a6:	4413      	add	r3, r2
 80099a8:	009b      	lsls	r3, r3, #2
 80099aa:	440b      	add	r3, r1
 80099ac:	3326      	adds	r3, #38	@ 0x26
 80099ae:	2210      	movs	r2, #16
 80099b0:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80099b2:	4b29      	ldr	r3, [pc, #164]	@ (8009a58 <USBD_CDC_Init+0x1ec>)
 80099b4:	7819      	ldrb	r1, [r3, #0]
 80099b6:	2308      	movs	r3, #8
 80099b8:	2203      	movs	r2, #3
 80099ba:	6878      	ldr	r0, [r7, #4]
 80099bc:	f002 fb21 	bl	800c002 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 80099c0:	4b25      	ldr	r3, [pc, #148]	@ (8009a58 <USBD_CDC_Init+0x1ec>)
 80099c2:	781b      	ldrb	r3, [r3, #0]
 80099c4:	f003 020f 	and.w	r2, r3, #15
 80099c8:	6879      	ldr	r1, [r7, #4]
 80099ca:	4613      	mov	r3, r2
 80099cc:	009b      	lsls	r3, r3, #2
 80099ce:	4413      	add	r3, r2
 80099d0:	009b      	lsls	r3, r3, #2
 80099d2:	440b      	add	r3, r1
 80099d4:	3324      	adds	r3, #36	@ 0x24
 80099d6:	2201      	movs	r2, #1
 80099d8:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 80099da:	68fb      	ldr	r3, [r7, #12]
 80099dc:	2200      	movs	r2, #0
 80099de:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80099e8:	687a      	ldr	r2, [r7, #4]
 80099ea:	33b0      	adds	r3, #176	@ 0xb0
 80099ec:	009b      	lsls	r3, r3, #2
 80099ee:	4413      	add	r3, r2
 80099f0:	685b      	ldr	r3, [r3, #4]
 80099f2:	681b      	ldr	r3, [r3, #0]
 80099f4:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 80099f6:	68fb      	ldr	r3, [r7, #12]
 80099f8:	2200      	movs	r2, #0
 80099fa:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 80099fe:	68fb      	ldr	r3, [r7, #12]
 8009a00:	2200      	movs	r2, #0
 8009a02:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8009a06:	68fb      	ldr	r3, [r7, #12]
 8009a08:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8009a0c:	2b00      	cmp	r3, #0
 8009a0e:	d101      	bne.n	8009a14 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8009a10:	2302      	movs	r3, #2
 8009a12:	e018      	b.n	8009a46 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	7c1b      	ldrb	r3, [r3, #16]
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	d10a      	bne.n	8009a32 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009a1c:	4b0d      	ldr	r3, [pc, #52]	@ (8009a54 <USBD_CDC_Init+0x1e8>)
 8009a1e:	7819      	ldrb	r1, [r3, #0]
 8009a20:	68fb      	ldr	r3, [r7, #12]
 8009a22:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009a26:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009a2a:	6878      	ldr	r0, [r7, #4]
 8009a2c:	f002 fbd8 	bl	800c1e0 <USBD_LL_PrepareReceive>
 8009a30:	e008      	b.n	8009a44 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009a32:	4b08      	ldr	r3, [pc, #32]	@ (8009a54 <USBD_CDC_Init+0x1e8>)
 8009a34:	7819      	ldrb	r1, [r3, #0]
 8009a36:	68fb      	ldr	r3, [r7, #12]
 8009a38:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8009a3c:	2340      	movs	r3, #64	@ 0x40
 8009a3e:	6878      	ldr	r0, [r7, #4]
 8009a40:	f002 fbce 	bl	800c1e0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8009a44:	2300      	movs	r3, #0
}
 8009a46:	4618      	mov	r0, r3
 8009a48:	3710      	adds	r7, #16
 8009a4a:	46bd      	mov	sp, r7
 8009a4c:	bd80      	pop	{r7, pc}
 8009a4e:	bf00      	nop
 8009a50:	20000093 	.word	0x20000093
 8009a54:	20000094 	.word	0x20000094
 8009a58:	20000095 	.word	0x20000095

08009a5c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009a5c:	b580      	push	{r7, lr}
 8009a5e:	b082      	sub	sp, #8
 8009a60:	af00      	add	r7, sp, #0
 8009a62:	6078      	str	r0, [r7, #4]
 8009a64:	460b      	mov	r3, r1
 8009a66:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8009a68:	4b3a      	ldr	r3, [pc, #232]	@ (8009b54 <USBD_CDC_DeInit+0xf8>)
 8009a6a:	781b      	ldrb	r3, [r3, #0]
 8009a6c:	4619      	mov	r1, r3
 8009a6e:	6878      	ldr	r0, [r7, #4]
 8009a70:	f002 faed 	bl	800c04e <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8009a74:	4b37      	ldr	r3, [pc, #220]	@ (8009b54 <USBD_CDC_DeInit+0xf8>)
 8009a76:	781b      	ldrb	r3, [r3, #0]
 8009a78:	f003 020f 	and.w	r2, r3, #15
 8009a7c:	6879      	ldr	r1, [r7, #4]
 8009a7e:	4613      	mov	r3, r2
 8009a80:	009b      	lsls	r3, r3, #2
 8009a82:	4413      	add	r3, r2
 8009a84:	009b      	lsls	r3, r3, #2
 8009a86:	440b      	add	r3, r1
 8009a88:	3324      	adds	r3, #36	@ 0x24
 8009a8a:	2200      	movs	r2, #0
 8009a8c:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8009a8e:	4b32      	ldr	r3, [pc, #200]	@ (8009b58 <USBD_CDC_DeInit+0xfc>)
 8009a90:	781b      	ldrb	r3, [r3, #0]
 8009a92:	4619      	mov	r1, r3
 8009a94:	6878      	ldr	r0, [r7, #4]
 8009a96:	f002 fada 	bl	800c04e <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8009a9a:	4b2f      	ldr	r3, [pc, #188]	@ (8009b58 <USBD_CDC_DeInit+0xfc>)
 8009a9c:	781b      	ldrb	r3, [r3, #0]
 8009a9e:	f003 020f 	and.w	r2, r3, #15
 8009aa2:	6879      	ldr	r1, [r7, #4]
 8009aa4:	4613      	mov	r3, r2
 8009aa6:	009b      	lsls	r3, r3, #2
 8009aa8:	4413      	add	r3, r2
 8009aaa:	009b      	lsls	r3, r3, #2
 8009aac:	440b      	add	r3, r1
 8009aae:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8009ab2:	2200      	movs	r2, #0
 8009ab4:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8009ab6:	4b29      	ldr	r3, [pc, #164]	@ (8009b5c <USBD_CDC_DeInit+0x100>)
 8009ab8:	781b      	ldrb	r3, [r3, #0]
 8009aba:	4619      	mov	r1, r3
 8009abc:	6878      	ldr	r0, [r7, #4]
 8009abe:	f002 fac6 	bl	800c04e <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8009ac2:	4b26      	ldr	r3, [pc, #152]	@ (8009b5c <USBD_CDC_DeInit+0x100>)
 8009ac4:	781b      	ldrb	r3, [r3, #0]
 8009ac6:	f003 020f 	and.w	r2, r3, #15
 8009aca:	6879      	ldr	r1, [r7, #4]
 8009acc:	4613      	mov	r3, r2
 8009ace:	009b      	lsls	r3, r3, #2
 8009ad0:	4413      	add	r3, r2
 8009ad2:	009b      	lsls	r3, r3, #2
 8009ad4:	440b      	add	r3, r1
 8009ad6:	3324      	adds	r3, #36	@ 0x24
 8009ad8:	2200      	movs	r2, #0
 8009ada:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8009adc:	4b1f      	ldr	r3, [pc, #124]	@ (8009b5c <USBD_CDC_DeInit+0x100>)
 8009ade:	781b      	ldrb	r3, [r3, #0]
 8009ae0:	f003 020f 	and.w	r2, r3, #15
 8009ae4:	6879      	ldr	r1, [r7, #4]
 8009ae6:	4613      	mov	r3, r2
 8009ae8:	009b      	lsls	r3, r3, #2
 8009aea:	4413      	add	r3, r2
 8009aec:	009b      	lsls	r3, r3, #2
 8009aee:	440b      	add	r3, r1
 8009af0:	3326      	adds	r3, #38	@ 0x26
 8009af2:	2200      	movs	r2, #0
 8009af4:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	32b0      	adds	r2, #176	@ 0xb0
 8009b00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009b04:	2b00      	cmp	r3, #0
 8009b06:	d01f      	beq.n	8009b48 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009b0e:	687a      	ldr	r2, [r7, #4]
 8009b10:	33b0      	adds	r3, #176	@ 0xb0
 8009b12:	009b      	lsls	r3, r3, #2
 8009b14:	4413      	add	r3, r2
 8009b16:	685b      	ldr	r3, [r3, #4]
 8009b18:	685b      	ldr	r3, [r3, #4]
 8009b1a:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	32b0      	adds	r2, #176	@ 0xb0
 8009b26:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009b2a:	4618      	mov	r0, r3
 8009b2c:	f002 fb9a 	bl	800c264 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	32b0      	adds	r2, #176	@ 0xb0
 8009b3a:	2100      	movs	r1, #0
 8009b3c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	2200      	movs	r2, #0
 8009b44:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8009b48:	2300      	movs	r3, #0
}
 8009b4a:	4618      	mov	r0, r3
 8009b4c:	3708      	adds	r7, #8
 8009b4e:	46bd      	mov	sp, r7
 8009b50:	bd80      	pop	{r7, pc}
 8009b52:	bf00      	nop
 8009b54:	20000093 	.word	0x20000093
 8009b58:	20000094 	.word	0x20000094
 8009b5c:	20000095 	.word	0x20000095

08009b60 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8009b60:	b580      	push	{r7, lr}
 8009b62:	b086      	sub	sp, #24
 8009b64:	af00      	add	r7, sp, #0
 8009b66:	6078      	str	r0, [r7, #4]
 8009b68:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	32b0      	adds	r2, #176	@ 0xb0
 8009b74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009b78:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8009b7a:	2300      	movs	r3, #0
 8009b7c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8009b7e:	2300      	movs	r3, #0
 8009b80:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8009b82:	2300      	movs	r3, #0
 8009b84:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8009b86:	693b      	ldr	r3, [r7, #16]
 8009b88:	2b00      	cmp	r3, #0
 8009b8a:	d101      	bne.n	8009b90 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8009b8c:	2303      	movs	r3, #3
 8009b8e:	e0bf      	b.n	8009d10 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009b90:	683b      	ldr	r3, [r7, #0]
 8009b92:	781b      	ldrb	r3, [r3, #0]
 8009b94:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009b98:	2b00      	cmp	r3, #0
 8009b9a:	d050      	beq.n	8009c3e <USBD_CDC_Setup+0xde>
 8009b9c:	2b20      	cmp	r3, #32
 8009b9e:	f040 80af 	bne.w	8009d00 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8009ba2:	683b      	ldr	r3, [r7, #0]
 8009ba4:	88db      	ldrh	r3, [r3, #6]
 8009ba6:	2b00      	cmp	r3, #0
 8009ba8:	d03a      	beq.n	8009c20 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8009baa:	683b      	ldr	r3, [r7, #0]
 8009bac:	781b      	ldrb	r3, [r3, #0]
 8009bae:	b25b      	sxtb	r3, r3
 8009bb0:	2b00      	cmp	r3, #0
 8009bb2:	da1b      	bge.n	8009bec <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009bba:	687a      	ldr	r2, [r7, #4]
 8009bbc:	33b0      	adds	r3, #176	@ 0xb0
 8009bbe:	009b      	lsls	r3, r3, #2
 8009bc0:	4413      	add	r3, r2
 8009bc2:	685b      	ldr	r3, [r3, #4]
 8009bc4:	689b      	ldr	r3, [r3, #8]
 8009bc6:	683a      	ldr	r2, [r7, #0]
 8009bc8:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8009bca:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8009bcc:	683a      	ldr	r2, [r7, #0]
 8009bce:	88d2      	ldrh	r2, [r2, #6]
 8009bd0:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8009bd2:	683b      	ldr	r3, [r7, #0]
 8009bd4:	88db      	ldrh	r3, [r3, #6]
 8009bd6:	2b07      	cmp	r3, #7
 8009bd8:	bf28      	it	cs
 8009bda:	2307      	movcs	r3, #7
 8009bdc:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8009bde:	693b      	ldr	r3, [r7, #16]
 8009be0:	89fa      	ldrh	r2, [r7, #14]
 8009be2:	4619      	mov	r1, r3
 8009be4:	6878      	ldr	r0, [r7, #4]
 8009be6:	f001 fd93 	bl	800b710 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8009bea:	e090      	b.n	8009d0e <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8009bec:	683b      	ldr	r3, [r7, #0]
 8009bee:	785a      	ldrb	r2, [r3, #1]
 8009bf0:	693b      	ldr	r3, [r7, #16]
 8009bf2:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8009bf6:	683b      	ldr	r3, [r7, #0]
 8009bf8:	88db      	ldrh	r3, [r3, #6]
 8009bfa:	2b3f      	cmp	r3, #63	@ 0x3f
 8009bfc:	d803      	bhi.n	8009c06 <USBD_CDC_Setup+0xa6>
 8009bfe:	683b      	ldr	r3, [r7, #0]
 8009c00:	88db      	ldrh	r3, [r3, #6]
 8009c02:	b2da      	uxtb	r2, r3
 8009c04:	e000      	b.n	8009c08 <USBD_CDC_Setup+0xa8>
 8009c06:	2240      	movs	r2, #64	@ 0x40
 8009c08:	693b      	ldr	r3, [r7, #16]
 8009c0a:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8009c0e:	6939      	ldr	r1, [r7, #16]
 8009c10:	693b      	ldr	r3, [r7, #16]
 8009c12:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8009c16:	461a      	mov	r2, r3
 8009c18:	6878      	ldr	r0, [r7, #4]
 8009c1a:	f001 fda5 	bl	800b768 <USBD_CtlPrepareRx>
      break;
 8009c1e:	e076      	b.n	8009d0e <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009c26:	687a      	ldr	r2, [r7, #4]
 8009c28:	33b0      	adds	r3, #176	@ 0xb0
 8009c2a:	009b      	lsls	r3, r3, #2
 8009c2c:	4413      	add	r3, r2
 8009c2e:	685b      	ldr	r3, [r3, #4]
 8009c30:	689b      	ldr	r3, [r3, #8]
 8009c32:	683a      	ldr	r2, [r7, #0]
 8009c34:	7850      	ldrb	r0, [r2, #1]
 8009c36:	2200      	movs	r2, #0
 8009c38:	6839      	ldr	r1, [r7, #0]
 8009c3a:	4798      	blx	r3
      break;
 8009c3c:	e067      	b.n	8009d0e <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009c3e:	683b      	ldr	r3, [r7, #0]
 8009c40:	785b      	ldrb	r3, [r3, #1]
 8009c42:	2b0b      	cmp	r3, #11
 8009c44:	d851      	bhi.n	8009cea <USBD_CDC_Setup+0x18a>
 8009c46:	a201      	add	r2, pc, #4	@ (adr r2, 8009c4c <USBD_CDC_Setup+0xec>)
 8009c48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c4c:	08009c7d 	.word	0x08009c7d
 8009c50:	08009cf9 	.word	0x08009cf9
 8009c54:	08009ceb 	.word	0x08009ceb
 8009c58:	08009ceb 	.word	0x08009ceb
 8009c5c:	08009ceb 	.word	0x08009ceb
 8009c60:	08009ceb 	.word	0x08009ceb
 8009c64:	08009ceb 	.word	0x08009ceb
 8009c68:	08009ceb 	.word	0x08009ceb
 8009c6c:	08009ceb 	.word	0x08009ceb
 8009c70:	08009ceb 	.word	0x08009ceb
 8009c74:	08009ca7 	.word	0x08009ca7
 8009c78:	08009cd1 	.word	0x08009cd1
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009c82:	b2db      	uxtb	r3, r3
 8009c84:	2b03      	cmp	r3, #3
 8009c86:	d107      	bne.n	8009c98 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8009c88:	f107 030a 	add.w	r3, r7, #10
 8009c8c:	2202      	movs	r2, #2
 8009c8e:	4619      	mov	r1, r3
 8009c90:	6878      	ldr	r0, [r7, #4]
 8009c92:	f001 fd3d 	bl	800b710 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009c96:	e032      	b.n	8009cfe <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8009c98:	6839      	ldr	r1, [r7, #0]
 8009c9a:	6878      	ldr	r0, [r7, #4]
 8009c9c:	f001 fcbb 	bl	800b616 <USBD_CtlError>
            ret = USBD_FAIL;
 8009ca0:	2303      	movs	r3, #3
 8009ca2:	75fb      	strb	r3, [r7, #23]
          break;
 8009ca4:	e02b      	b.n	8009cfe <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009cac:	b2db      	uxtb	r3, r3
 8009cae:	2b03      	cmp	r3, #3
 8009cb0:	d107      	bne.n	8009cc2 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8009cb2:	f107 030d 	add.w	r3, r7, #13
 8009cb6:	2201      	movs	r2, #1
 8009cb8:	4619      	mov	r1, r3
 8009cba:	6878      	ldr	r0, [r7, #4]
 8009cbc:	f001 fd28 	bl	800b710 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009cc0:	e01d      	b.n	8009cfe <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8009cc2:	6839      	ldr	r1, [r7, #0]
 8009cc4:	6878      	ldr	r0, [r7, #4]
 8009cc6:	f001 fca6 	bl	800b616 <USBD_CtlError>
            ret = USBD_FAIL;
 8009cca:	2303      	movs	r3, #3
 8009ccc:	75fb      	strb	r3, [r7, #23]
          break;
 8009cce:	e016      	b.n	8009cfe <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009cd6:	b2db      	uxtb	r3, r3
 8009cd8:	2b03      	cmp	r3, #3
 8009cda:	d00f      	beq.n	8009cfc <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8009cdc:	6839      	ldr	r1, [r7, #0]
 8009cde:	6878      	ldr	r0, [r7, #4]
 8009ce0:	f001 fc99 	bl	800b616 <USBD_CtlError>
            ret = USBD_FAIL;
 8009ce4:	2303      	movs	r3, #3
 8009ce6:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8009ce8:	e008      	b.n	8009cfc <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8009cea:	6839      	ldr	r1, [r7, #0]
 8009cec:	6878      	ldr	r0, [r7, #4]
 8009cee:	f001 fc92 	bl	800b616 <USBD_CtlError>
          ret = USBD_FAIL;
 8009cf2:	2303      	movs	r3, #3
 8009cf4:	75fb      	strb	r3, [r7, #23]
          break;
 8009cf6:	e002      	b.n	8009cfe <USBD_CDC_Setup+0x19e>
          break;
 8009cf8:	bf00      	nop
 8009cfa:	e008      	b.n	8009d0e <USBD_CDC_Setup+0x1ae>
          break;
 8009cfc:	bf00      	nop
      }
      break;
 8009cfe:	e006      	b.n	8009d0e <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8009d00:	6839      	ldr	r1, [r7, #0]
 8009d02:	6878      	ldr	r0, [r7, #4]
 8009d04:	f001 fc87 	bl	800b616 <USBD_CtlError>
      ret = USBD_FAIL;
 8009d08:	2303      	movs	r3, #3
 8009d0a:	75fb      	strb	r3, [r7, #23]
      break;
 8009d0c:	bf00      	nop
  }

  return (uint8_t)ret;
 8009d0e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009d10:	4618      	mov	r0, r3
 8009d12:	3718      	adds	r7, #24
 8009d14:	46bd      	mov	sp, r7
 8009d16:	bd80      	pop	{r7, pc}

08009d18 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009d18:	b580      	push	{r7, lr}
 8009d1a:	b084      	sub	sp, #16
 8009d1c:	af00      	add	r7, sp, #0
 8009d1e:	6078      	str	r0, [r7, #4]
 8009d20:	460b      	mov	r3, r1
 8009d22:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009d2a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	32b0      	adds	r2, #176	@ 0xb0
 8009d36:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009d3a:	2b00      	cmp	r3, #0
 8009d3c:	d101      	bne.n	8009d42 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8009d3e:	2303      	movs	r3, #3
 8009d40:	e065      	b.n	8009e0e <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	32b0      	adds	r2, #176	@ 0xb0
 8009d4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009d50:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8009d52:	78fb      	ldrb	r3, [r7, #3]
 8009d54:	f003 020f 	and.w	r2, r3, #15
 8009d58:	6879      	ldr	r1, [r7, #4]
 8009d5a:	4613      	mov	r3, r2
 8009d5c:	009b      	lsls	r3, r3, #2
 8009d5e:	4413      	add	r3, r2
 8009d60:	009b      	lsls	r3, r3, #2
 8009d62:	440b      	add	r3, r1
 8009d64:	3318      	adds	r3, #24
 8009d66:	681b      	ldr	r3, [r3, #0]
 8009d68:	2b00      	cmp	r3, #0
 8009d6a:	d02f      	beq.n	8009dcc <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8009d6c:	78fb      	ldrb	r3, [r7, #3]
 8009d6e:	f003 020f 	and.w	r2, r3, #15
 8009d72:	6879      	ldr	r1, [r7, #4]
 8009d74:	4613      	mov	r3, r2
 8009d76:	009b      	lsls	r3, r3, #2
 8009d78:	4413      	add	r3, r2
 8009d7a:	009b      	lsls	r3, r3, #2
 8009d7c:	440b      	add	r3, r1
 8009d7e:	3318      	adds	r3, #24
 8009d80:	681a      	ldr	r2, [r3, #0]
 8009d82:	78fb      	ldrb	r3, [r7, #3]
 8009d84:	f003 010f 	and.w	r1, r3, #15
 8009d88:	68f8      	ldr	r0, [r7, #12]
 8009d8a:	460b      	mov	r3, r1
 8009d8c:	00db      	lsls	r3, r3, #3
 8009d8e:	440b      	add	r3, r1
 8009d90:	009b      	lsls	r3, r3, #2
 8009d92:	4403      	add	r3, r0
 8009d94:	331c      	adds	r3, #28
 8009d96:	681b      	ldr	r3, [r3, #0]
 8009d98:	fbb2 f1f3 	udiv	r1, r2, r3
 8009d9c:	fb01 f303 	mul.w	r3, r1, r3
 8009da0:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8009da2:	2b00      	cmp	r3, #0
 8009da4:	d112      	bne.n	8009dcc <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8009da6:	78fb      	ldrb	r3, [r7, #3]
 8009da8:	f003 020f 	and.w	r2, r3, #15
 8009dac:	6879      	ldr	r1, [r7, #4]
 8009dae:	4613      	mov	r3, r2
 8009db0:	009b      	lsls	r3, r3, #2
 8009db2:	4413      	add	r3, r2
 8009db4:	009b      	lsls	r3, r3, #2
 8009db6:	440b      	add	r3, r1
 8009db8:	3318      	adds	r3, #24
 8009dba:	2200      	movs	r2, #0
 8009dbc:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8009dbe:	78f9      	ldrb	r1, [r7, #3]
 8009dc0:	2300      	movs	r3, #0
 8009dc2:	2200      	movs	r2, #0
 8009dc4:	6878      	ldr	r0, [r7, #4]
 8009dc6:	f002 f9ea 	bl	800c19e <USBD_LL_Transmit>
 8009dca:	e01f      	b.n	8009e0c <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8009dcc:	68bb      	ldr	r3, [r7, #8]
 8009dce:	2200      	movs	r2, #0
 8009dd0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009dda:	687a      	ldr	r2, [r7, #4]
 8009ddc:	33b0      	adds	r3, #176	@ 0xb0
 8009dde:	009b      	lsls	r3, r3, #2
 8009de0:	4413      	add	r3, r2
 8009de2:	685b      	ldr	r3, [r3, #4]
 8009de4:	691b      	ldr	r3, [r3, #16]
 8009de6:	2b00      	cmp	r3, #0
 8009de8:	d010      	beq.n	8009e0c <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009df0:	687a      	ldr	r2, [r7, #4]
 8009df2:	33b0      	adds	r3, #176	@ 0xb0
 8009df4:	009b      	lsls	r3, r3, #2
 8009df6:	4413      	add	r3, r2
 8009df8:	685b      	ldr	r3, [r3, #4]
 8009dfa:	691b      	ldr	r3, [r3, #16]
 8009dfc:	68ba      	ldr	r2, [r7, #8]
 8009dfe:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8009e02:	68ba      	ldr	r2, [r7, #8]
 8009e04:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8009e08:	78fa      	ldrb	r2, [r7, #3]
 8009e0a:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8009e0c:	2300      	movs	r3, #0
}
 8009e0e:	4618      	mov	r0, r3
 8009e10:	3710      	adds	r7, #16
 8009e12:	46bd      	mov	sp, r7
 8009e14:	bd80      	pop	{r7, pc}

08009e16 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009e16:	b580      	push	{r7, lr}
 8009e18:	b084      	sub	sp, #16
 8009e1a:	af00      	add	r7, sp, #0
 8009e1c:	6078      	str	r0, [r7, #4]
 8009e1e:	460b      	mov	r3, r1
 8009e20:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	32b0      	adds	r2, #176	@ 0xb0
 8009e2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009e30:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	32b0      	adds	r2, #176	@ 0xb0
 8009e3c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009e40:	2b00      	cmp	r3, #0
 8009e42:	d101      	bne.n	8009e48 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8009e44:	2303      	movs	r3, #3
 8009e46:	e01a      	b.n	8009e7e <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8009e48:	78fb      	ldrb	r3, [r7, #3]
 8009e4a:	4619      	mov	r1, r3
 8009e4c:	6878      	ldr	r0, [r7, #4]
 8009e4e:	f002 f9e8 	bl	800c222 <USBD_LL_GetRxDataSize>
 8009e52:	4602      	mov	r2, r0
 8009e54:	68fb      	ldr	r3, [r7, #12]
 8009e56:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009e60:	687a      	ldr	r2, [r7, #4]
 8009e62:	33b0      	adds	r3, #176	@ 0xb0
 8009e64:	009b      	lsls	r3, r3, #2
 8009e66:	4413      	add	r3, r2
 8009e68:	685b      	ldr	r3, [r3, #4]
 8009e6a:	68db      	ldr	r3, [r3, #12]
 8009e6c:	68fa      	ldr	r2, [r7, #12]
 8009e6e:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8009e72:	68fa      	ldr	r2, [r7, #12]
 8009e74:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8009e78:	4611      	mov	r1, r2
 8009e7a:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8009e7c:	2300      	movs	r3, #0
}
 8009e7e:	4618      	mov	r0, r3
 8009e80:	3710      	adds	r7, #16
 8009e82:	46bd      	mov	sp, r7
 8009e84:	bd80      	pop	{r7, pc}

08009e86 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8009e86:	b580      	push	{r7, lr}
 8009e88:	b084      	sub	sp, #16
 8009e8a:	af00      	add	r7, sp, #0
 8009e8c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	32b0      	adds	r2, #176	@ 0xb0
 8009e98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009e9c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8009e9e:	68fb      	ldr	r3, [r7, #12]
 8009ea0:	2b00      	cmp	r3, #0
 8009ea2:	d101      	bne.n	8009ea8 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8009ea4:	2303      	movs	r3, #3
 8009ea6:	e024      	b.n	8009ef2 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009eae:	687a      	ldr	r2, [r7, #4]
 8009eb0:	33b0      	adds	r3, #176	@ 0xb0
 8009eb2:	009b      	lsls	r3, r3, #2
 8009eb4:	4413      	add	r3, r2
 8009eb6:	685b      	ldr	r3, [r3, #4]
 8009eb8:	2b00      	cmp	r3, #0
 8009eba:	d019      	beq.n	8009ef0 <USBD_CDC_EP0_RxReady+0x6a>
 8009ebc:	68fb      	ldr	r3, [r7, #12]
 8009ebe:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8009ec2:	2bff      	cmp	r3, #255	@ 0xff
 8009ec4:	d014      	beq.n	8009ef0 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8009ecc:	687a      	ldr	r2, [r7, #4]
 8009ece:	33b0      	adds	r3, #176	@ 0xb0
 8009ed0:	009b      	lsls	r3, r3, #2
 8009ed2:	4413      	add	r3, r2
 8009ed4:	685b      	ldr	r3, [r3, #4]
 8009ed6:	689b      	ldr	r3, [r3, #8]
 8009ed8:	68fa      	ldr	r2, [r7, #12]
 8009eda:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8009ede:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8009ee0:	68fa      	ldr	r2, [r7, #12]
 8009ee2:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8009ee6:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8009ee8:	68fb      	ldr	r3, [r7, #12]
 8009eea:	22ff      	movs	r2, #255	@ 0xff
 8009eec:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8009ef0:	2300      	movs	r3, #0
}
 8009ef2:	4618      	mov	r0, r3
 8009ef4:	3710      	adds	r7, #16
 8009ef6:	46bd      	mov	sp, r7
 8009ef8:	bd80      	pop	{r7, pc}
	...

08009efc <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8009efc:	b580      	push	{r7, lr}
 8009efe:	b086      	sub	sp, #24
 8009f00:	af00      	add	r7, sp, #0
 8009f02:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8009f04:	2182      	movs	r1, #130	@ 0x82
 8009f06:	4818      	ldr	r0, [pc, #96]	@ (8009f68 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8009f08:	f000 fd4f 	bl	800a9aa <USBD_GetEpDesc>
 8009f0c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8009f0e:	2101      	movs	r1, #1
 8009f10:	4815      	ldr	r0, [pc, #84]	@ (8009f68 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8009f12:	f000 fd4a 	bl	800a9aa <USBD_GetEpDesc>
 8009f16:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8009f18:	2181      	movs	r1, #129	@ 0x81
 8009f1a:	4813      	ldr	r0, [pc, #76]	@ (8009f68 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8009f1c:	f000 fd45 	bl	800a9aa <USBD_GetEpDesc>
 8009f20:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8009f22:	697b      	ldr	r3, [r7, #20]
 8009f24:	2b00      	cmp	r3, #0
 8009f26:	d002      	beq.n	8009f2e <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8009f28:	697b      	ldr	r3, [r7, #20]
 8009f2a:	2210      	movs	r2, #16
 8009f2c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8009f2e:	693b      	ldr	r3, [r7, #16]
 8009f30:	2b00      	cmp	r3, #0
 8009f32:	d006      	beq.n	8009f42 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009f34:	693b      	ldr	r3, [r7, #16]
 8009f36:	2200      	movs	r2, #0
 8009f38:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009f3c:	711a      	strb	r2, [r3, #4]
 8009f3e:	2200      	movs	r2, #0
 8009f40:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8009f42:	68fb      	ldr	r3, [r7, #12]
 8009f44:	2b00      	cmp	r3, #0
 8009f46:	d006      	beq.n	8009f56 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8009f48:	68fb      	ldr	r3, [r7, #12]
 8009f4a:	2200      	movs	r2, #0
 8009f4c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009f50:	711a      	strb	r2, [r3, #4]
 8009f52:	2200      	movs	r2, #0
 8009f54:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	2243      	movs	r2, #67	@ 0x43
 8009f5a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8009f5c:	4b02      	ldr	r3, [pc, #8]	@ (8009f68 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8009f5e:	4618      	mov	r0, r3
 8009f60:	3718      	adds	r7, #24
 8009f62:	46bd      	mov	sp, r7
 8009f64:	bd80      	pop	{r7, pc}
 8009f66:	bf00      	nop
 8009f68:	20000050 	.word	0x20000050

08009f6c <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8009f6c:	b580      	push	{r7, lr}
 8009f6e:	b086      	sub	sp, #24
 8009f70:	af00      	add	r7, sp, #0
 8009f72:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8009f74:	2182      	movs	r1, #130	@ 0x82
 8009f76:	4818      	ldr	r0, [pc, #96]	@ (8009fd8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8009f78:	f000 fd17 	bl	800a9aa <USBD_GetEpDesc>
 8009f7c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8009f7e:	2101      	movs	r1, #1
 8009f80:	4815      	ldr	r0, [pc, #84]	@ (8009fd8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8009f82:	f000 fd12 	bl	800a9aa <USBD_GetEpDesc>
 8009f86:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8009f88:	2181      	movs	r1, #129	@ 0x81
 8009f8a:	4813      	ldr	r0, [pc, #76]	@ (8009fd8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8009f8c:	f000 fd0d 	bl	800a9aa <USBD_GetEpDesc>
 8009f90:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8009f92:	697b      	ldr	r3, [r7, #20]
 8009f94:	2b00      	cmp	r3, #0
 8009f96:	d002      	beq.n	8009f9e <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8009f98:	697b      	ldr	r3, [r7, #20]
 8009f9a:	2210      	movs	r2, #16
 8009f9c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8009f9e:	693b      	ldr	r3, [r7, #16]
 8009fa0:	2b00      	cmp	r3, #0
 8009fa2:	d006      	beq.n	8009fb2 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8009fa4:	693b      	ldr	r3, [r7, #16]
 8009fa6:	2200      	movs	r2, #0
 8009fa8:	711a      	strb	r2, [r3, #4]
 8009faa:	2200      	movs	r2, #0
 8009fac:	f042 0202 	orr.w	r2, r2, #2
 8009fb0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8009fb2:	68fb      	ldr	r3, [r7, #12]
 8009fb4:	2b00      	cmp	r3, #0
 8009fb6:	d006      	beq.n	8009fc6 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8009fb8:	68fb      	ldr	r3, [r7, #12]
 8009fba:	2200      	movs	r2, #0
 8009fbc:	711a      	strb	r2, [r3, #4]
 8009fbe:	2200      	movs	r2, #0
 8009fc0:	f042 0202 	orr.w	r2, r2, #2
 8009fc4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	2243      	movs	r2, #67	@ 0x43
 8009fca:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8009fcc:	4b02      	ldr	r3, [pc, #8]	@ (8009fd8 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8009fce:	4618      	mov	r0, r3
 8009fd0:	3718      	adds	r7, #24
 8009fd2:	46bd      	mov	sp, r7
 8009fd4:	bd80      	pop	{r7, pc}
 8009fd6:	bf00      	nop
 8009fd8:	20000050 	.word	0x20000050

08009fdc <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8009fdc:	b580      	push	{r7, lr}
 8009fde:	b086      	sub	sp, #24
 8009fe0:	af00      	add	r7, sp, #0
 8009fe2:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8009fe4:	2182      	movs	r1, #130	@ 0x82
 8009fe6:	4818      	ldr	r0, [pc, #96]	@ (800a048 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8009fe8:	f000 fcdf 	bl	800a9aa <USBD_GetEpDesc>
 8009fec:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8009fee:	2101      	movs	r1, #1
 8009ff0:	4815      	ldr	r0, [pc, #84]	@ (800a048 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8009ff2:	f000 fcda 	bl	800a9aa <USBD_GetEpDesc>
 8009ff6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8009ff8:	2181      	movs	r1, #129	@ 0x81
 8009ffa:	4813      	ldr	r0, [pc, #76]	@ (800a048 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8009ffc:	f000 fcd5 	bl	800a9aa <USBD_GetEpDesc>
 800a000:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800a002:	697b      	ldr	r3, [r7, #20]
 800a004:	2b00      	cmp	r3, #0
 800a006:	d002      	beq.n	800a00e <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800a008:	697b      	ldr	r3, [r7, #20]
 800a00a:	2210      	movs	r2, #16
 800a00c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800a00e:	693b      	ldr	r3, [r7, #16]
 800a010:	2b00      	cmp	r3, #0
 800a012:	d006      	beq.n	800a022 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800a014:	693b      	ldr	r3, [r7, #16]
 800a016:	2200      	movs	r2, #0
 800a018:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a01c:	711a      	strb	r2, [r3, #4]
 800a01e:	2200      	movs	r2, #0
 800a020:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800a022:	68fb      	ldr	r3, [r7, #12]
 800a024:	2b00      	cmp	r3, #0
 800a026:	d006      	beq.n	800a036 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800a028:	68fb      	ldr	r3, [r7, #12]
 800a02a:	2200      	movs	r2, #0
 800a02c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a030:	711a      	strb	r2, [r3, #4]
 800a032:	2200      	movs	r2, #0
 800a034:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	2243      	movs	r2, #67	@ 0x43
 800a03a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800a03c:	4b02      	ldr	r3, [pc, #8]	@ (800a048 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800a03e:	4618      	mov	r0, r3
 800a040:	3718      	adds	r7, #24
 800a042:	46bd      	mov	sp, r7
 800a044:	bd80      	pop	{r7, pc}
 800a046:	bf00      	nop
 800a048:	20000050 	.word	0x20000050

0800a04c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800a04c:	b480      	push	{r7}
 800a04e:	b083      	sub	sp, #12
 800a050:	af00      	add	r7, sp, #0
 800a052:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	220a      	movs	r2, #10
 800a058:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800a05a:	4b03      	ldr	r3, [pc, #12]	@ (800a068 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800a05c:	4618      	mov	r0, r3
 800a05e:	370c      	adds	r7, #12
 800a060:	46bd      	mov	sp, r7
 800a062:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a066:	4770      	bx	lr
 800a068:	2000000c 	.word	0x2000000c

0800a06c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800a06c:	b480      	push	{r7}
 800a06e:	b083      	sub	sp, #12
 800a070:	af00      	add	r7, sp, #0
 800a072:	6078      	str	r0, [r7, #4]
 800a074:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800a076:	683b      	ldr	r3, [r7, #0]
 800a078:	2b00      	cmp	r3, #0
 800a07a:	d101      	bne.n	800a080 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800a07c:	2303      	movs	r3, #3
 800a07e:	e009      	b.n	800a094 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a086:	687a      	ldr	r2, [r7, #4]
 800a088:	33b0      	adds	r3, #176	@ 0xb0
 800a08a:	009b      	lsls	r3, r3, #2
 800a08c:	4413      	add	r3, r2
 800a08e:	683a      	ldr	r2, [r7, #0]
 800a090:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800a092:	2300      	movs	r3, #0
}
 800a094:	4618      	mov	r0, r3
 800a096:	370c      	adds	r7, #12
 800a098:	46bd      	mov	sp, r7
 800a09a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a09e:	4770      	bx	lr

0800a0a0 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800a0a0:	b480      	push	{r7}
 800a0a2:	b087      	sub	sp, #28
 800a0a4:	af00      	add	r7, sp, #0
 800a0a6:	60f8      	str	r0, [r7, #12]
 800a0a8:	60b9      	str	r1, [r7, #8]
 800a0aa:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a0ac:	68fb      	ldr	r3, [r7, #12]
 800a0ae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a0b2:	68fb      	ldr	r3, [r7, #12]
 800a0b4:	32b0      	adds	r2, #176	@ 0xb0
 800a0b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a0ba:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800a0bc:	697b      	ldr	r3, [r7, #20]
 800a0be:	2b00      	cmp	r3, #0
 800a0c0:	d101      	bne.n	800a0c6 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800a0c2:	2303      	movs	r3, #3
 800a0c4:	e008      	b.n	800a0d8 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800a0c6:	697b      	ldr	r3, [r7, #20]
 800a0c8:	68ba      	ldr	r2, [r7, #8]
 800a0ca:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800a0ce:	697b      	ldr	r3, [r7, #20]
 800a0d0:	687a      	ldr	r2, [r7, #4]
 800a0d2:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800a0d6:	2300      	movs	r3, #0
}
 800a0d8:	4618      	mov	r0, r3
 800a0da:	371c      	adds	r7, #28
 800a0dc:	46bd      	mov	sp, r7
 800a0de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0e2:	4770      	bx	lr

0800a0e4 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800a0e4:	b480      	push	{r7}
 800a0e6:	b085      	sub	sp, #20
 800a0e8:	af00      	add	r7, sp, #0
 800a0ea:	6078      	str	r0, [r7, #4]
 800a0ec:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	32b0      	adds	r2, #176	@ 0xb0
 800a0f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a0fc:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800a0fe:	68fb      	ldr	r3, [r7, #12]
 800a100:	2b00      	cmp	r3, #0
 800a102:	d101      	bne.n	800a108 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800a104:	2303      	movs	r3, #3
 800a106:	e004      	b.n	800a112 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800a108:	68fb      	ldr	r3, [r7, #12]
 800a10a:	683a      	ldr	r2, [r7, #0]
 800a10c:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800a110:	2300      	movs	r3, #0
}
 800a112:	4618      	mov	r0, r3
 800a114:	3714      	adds	r7, #20
 800a116:	46bd      	mov	sp, r7
 800a118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a11c:	4770      	bx	lr
	...

0800a120 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800a120:	b580      	push	{r7, lr}
 800a122:	b084      	sub	sp, #16
 800a124:	af00      	add	r7, sp, #0
 800a126:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	32b0      	adds	r2, #176	@ 0xb0
 800a132:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a136:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 800a138:	2301      	movs	r3, #1
 800a13a:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800a13c:	68bb      	ldr	r3, [r7, #8]
 800a13e:	2b00      	cmp	r3, #0
 800a140:	d101      	bne.n	800a146 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800a142:	2303      	movs	r3, #3
 800a144:	e025      	b.n	800a192 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 800a146:	68bb      	ldr	r3, [r7, #8]
 800a148:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800a14c:	2b00      	cmp	r3, #0
 800a14e:	d11f      	bne.n	800a190 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800a150:	68bb      	ldr	r3, [r7, #8]
 800a152:	2201      	movs	r2, #1
 800a154:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 800a158:	4b10      	ldr	r3, [pc, #64]	@ (800a19c <USBD_CDC_TransmitPacket+0x7c>)
 800a15a:	781b      	ldrb	r3, [r3, #0]
 800a15c:	f003 020f 	and.w	r2, r3, #15
 800a160:	68bb      	ldr	r3, [r7, #8]
 800a162:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 800a166:	6878      	ldr	r0, [r7, #4]
 800a168:	4613      	mov	r3, r2
 800a16a:	009b      	lsls	r3, r3, #2
 800a16c:	4413      	add	r3, r2
 800a16e:	009b      	lsls	r3, r3, #2
 800a170:	4403      	add	r3, r0
 800a172:	3318      	adds	r3, #24
 800a174:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800a176:	4b09      	ldr	r3, [pc, #36]	@ (800a19c <USBD_CDC_TransmitPacket+0x7c>)
 800a178:	7819      	ldrb	r1, [r3, #0]
 800a17a:	68bb      	ldr	r3, [r7, #8]
 800a17c:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800a180:	68bb      	ldr	r3, [r7, #8]
 800a182:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800a186:	6878      	ldr	r0, [r7, #4]
 800a188:	f002 f809 	bl	800c19e <USBD_LL_Transmit>

    ret = USBD_OK;
 800a18c:	2300      	movs	r3, #0
 800a18e:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800a190:	7bfb      	ldrb	r3, [r7, #15]
}
 800a192:	4618      	mov	r0, r3
 800a194:	3710      	adds	r7, #16
 800a196:	46bd      	mov	sp, r7
 800a198:	bd80      	pop	{r7, pc}
 800a19a:	bf00      	nop
 800a19c:	20000093 	.word	0x20000093

0800a1a0 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800a1a0:	b580      	push	{r7, lr}
 800a1a2:	b084      	sub	sp, #16
 800a1a4:	af00      	add	r7, sp, #0
 800a1a6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a1a8:	687b      	ldr	r3, [r7, #4]
 800a1aa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	32b0      	adds	r2, #176	@ 0xb0
 800a1b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a1b6:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	32b0      	adds	r2, #176	@ 0xb0
 800a1c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a1c6:	2b00      	cmp	r3, #0
 800a1c8:	d101      	bne.n	800a1ce <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800a1ca:	2303      	movs	r3, #3
 800a1cc:	e018      	b.n	800a200 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	7c1b      	ldrb	r3, [r3, #16]
 800a1d2:	2b00      	cmp	r3, #0
 800a1d4:	d10a      	bne.n	800a1ec <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800a1d6:	4b0c      	ldr	r3, [pc, #48]	@ (800a208 <USBD_CDC_ReceivePacket+0x68>)
 800a1d8:	7819      	ldrb	r1, [r3, #0]
 800a1da:	68fb      	ldr	r3, [r7, #12]
 800a1dc:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a1e0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a1e4:	6878      	ldr	r0, [r7, #4]
 800a1e6:	f001 fffb 	bl	800c1e0 <USBD_LL_PrepareReceive>
 800a1ea:	e008      	b.n	800a1fe <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800a1ec:	4b06      	ldr	r3, [pc, #24]	@ (800a208 <USBD_CDC_ReceivePacket+0x68>)
 800a1ee:	7819      	ldrb	r1, [r3, #0]
 800a1f0:	68fb      	ldr	r3, [r7, #12]
 800a1f2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800a1f6:	2340      	movs	r3, #64	@ 0x40
 800a1f8:	6878      	ldr	r0, [r7, #4]
 800a1fa:	f001 fff1 	bl	800c1e0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800a1fe:	2300      	movs	r3, #0
}
 800a200:	4618      	mov	r0, r3
 800a202:	3710      	adds	r7, #16
 800a204:	46bd      	mov	sp, r7
 800a206:	bd80      	pop	{r7, pc}
 800a208:	20000094 	.word	0x20000094

0800a20c <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800a20c:	b580      	push	{r7, lr}
 800a20e:	b086      	sub	sp, #24
 800a210:	af00      	add	r7, sp, #0
 800a212:	60f8      	str	r0, [r7, #12]
 800a214:	60b9      	str	r1, [r7, #8]
 800a216:	4613      	mov	r3, r2
 800a218:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800a21a:	68fb      	ldr	r3, [r7, #12]
 800a21c:	2b00      	cmp	r3, #0
 800a21e:	d101      	bne.n	800a224 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800a220:	2303      	movs	r3, #3
 800a222:	e01f      	b.n	800a264 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800a224:	68fb      	ldr	r3, [r7, #12]
 800a226:	2200      	movs	r2, #0
 800a228:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800a22c:	68fb      	ldr	r3, [r7, #12]
 800a22e:	2200      	movs	r2, #0
 800a230:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800a234:	68fb      	ldr	r3, [r7, #12]
 800a236:	2200      	movs	r2, #0
 800a238:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800a23c:	68bb      	ldr	r3, [r7, #8]
 800a23e:	2b00      	cmp	r3, #0
 800a240:	d003      	beq.n	800a24a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800a242:	68fb      	ldr	r3, [r7, #12]
 800a244:	68ba      	ldr	r2, [r7, #8]
 800a246:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a24a:	68fb      	ldr	r3, [r7, #12]
 800a24c:	2201      	movs	r2, #1
 800a24e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800a252:	68fb      	ldr	r3, [r7, #12]
 800a254:	79fa      	ldrb	r2, [r7, #7]
 800a256:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800a258:	68f8      	ldr	r0, [r7, #12]
 800a25a:	f001 fe6b 	bl	800bf34 <USBD_LL_Init>
 800a25e:	4603      	mov	r3, r0
 800a260:	75fb      	strb	r3, [r7, #23]

  return ret;
 800a262:	7dfb      	ldrb	r3, [r7, #23]
}
 800a264:	4618      	mov	r0, r3
 800a266:	3718      	adds	r7, #24
 800a268:	46bd      	mov	sp, r7
 800a26a:	bd80      	pop	{r7, pc}

0800a26c <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800a26c:	b580      	push	{r7, lr}
 800a26e:	b084      	sub	sp, #16
 800a270:	af00      	add	r7, sp, #0
 800a272:	6078      	str	r0, [r7, #4]
 800a274:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a276:	2300      	movs	r3, #0
 800a278:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800a27a:	683b      	ldr	r3, [r7, #0]
 800a27c:	2b00      	cmp	r3, #0
 800a27e:	d101      	bne.n	800a284 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800a280:	2303      	movs	r3, #3
 800a282:	e025      	b.n	800a2d0 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	683a      	ldr	r2, [r7, #0]
 800a288:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	32ae      	adds	r2, #174	@ 0xae
 800a296:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a29a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a29c:	2b00      	cmp	r3, #0
 800a29e:	d00f      	beq.n	800a2c0 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	32ae      	adds	r2, #174	@ 0xae
 800a2aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a2ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a2b0:	f107 020e 	add.w	r2, r7, #14
 800a2b4:	4610      	mov	r0, r2
 800a2b6:	4798      	blx	r3
 800a2b8:	4602      	mov	r2, r0
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800a2c6:	1c5a      	adds	r2, r3, #1
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800a2ce:	2300      	movs	r3, #0
}
 800a2d0:	4618      	mov	r0, r3
 800a2d2:	3710      	adds	r7, #16
 800a2d4:	46bd      	mov	sp, r7
 800a2d6:	bd80      	pop	{r7, pc}

0800a2d8 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800a2d8:	b580      	push	{r7, lr}
 800a2da:	b082      	sub	sp, #8
 800a2dc:	af00      	add	r7, sp, #0
 800a2de:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800a2e0:	6878      	ldr	r0, [r7, #4]
 800a2e2:	f001 fe73 	bl	800bfcc <USBD_LL_Start>
 800a2e6:	4603      	mov	r3, r0
}
 800a2e8:	4618      	mov	r0, r3
 800a2ea:	3708      	adds	r7, #8
 800a2ec:	46bd      	mov	sp, r7
 800a2ee:	bd80      	pop	{r7, pc}

0800a2f0 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800a2f0:	b480      	push	{r7}
 800a2f2:	b083      	sub	sp, #12
 800a2f4:	af00      	add	r7, sp, #0
 800a2f6:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a2f8:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800a2fa:	4618      	mov	r0, r3
 800a2fc:	370c      	adds	r7, #12
 800a2fe:	46bd      	mov	sp, r7
 800a300:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a304:	4770      	bx	lr

0800a306 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a306:	b580      	push	{r7, lr}
 800a308:	b084      	sub	sp, #16
 800a30a:	af00      	add	r7, sp, #0
 800a30c:	6078      	str	r0, [r7, #4]
 800a30e:	460b      	mov	r3, r1
 800a310:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800a312:	2300      	movs	r3, #0
 800a314:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a31c:	2b00      	cmp	r3, #0
 800a31e:	d009      	beq.n	800a334 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a326:	681b      	ldr	r3, [r3, #0]
 800a328:	78fa      	ldrb	r2, [r7, #3]
 800a32a:	4611      	mov	r1, r2
 800a32c:	6878      	ldr	r0, [r7, #4]
 800a32e:	4798      	blx	r3
 800a330:	4603      	mov	r3, r0
 800a332:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800a334:	7bfb      	ldrb	r3, [r7, #15]
}
 800a336:	4618      	mov	r0, r3
 800a338:	3710      	adds	r7, #16
 800a33a:	46bd      	mov	sp, r7
 800a33c:	bd80      	pop	{r7, pc}

0800a33e <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a33e:	b580      	push	{r7, lr}
 800a340:	b084      	sub	sp, #16
 800a342:	af00      	add	r7, sp, #0
 800a344:	6078      	str	r0, [r7, #4]
 800a346:	460b      	mov	r3, r1
 800a348:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800a34a:	2300      	movs	r3, #0
 800a34c:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a354:	685b      	ldr	r3, [r3, #4]
 800a356:	78fa      	ldrb	r2, [r7, #3]
 800a358:	4611      	mov	r1, r2
 800a35a:	6878      	ldr	r0, [r7, #4]
 800a35c:	4798      	blx	r3
 800a35e:	4603      	mov	r3, r0
 800a360:	2b00      	cmp	r3, #0
 800a362:	d001      	beq.n	800a368 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800a364:	2303      	movs	r3, #3
 800a366:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800a368:	7bfb      	ldrb	r3, [r7, #15]
}
 800a36a:	4618      	mov	r0, r3
 800a36c:	3710      	adds	r7, #16
 800a36e:	46bd      	mov	sp, r7
 800a370:	bd80      	pop	{r7, pc}

0800a372 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800a372:	b580      	push	{r7, lr}
 800a374:	b084      	sub	sp, #16
 800a376:	af00      	add	r7, sp, #0
 800a378:	6078      	str	r0, [r7, #4]
 800a37a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a382:	6839      	ldr	r1, [r7, #0]
 800a384:	4618      	mov	r0, r3
 800a386:	f001 f90c 	bl	800b5a2 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	2201      	movs	r2, #1
 800a38e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800a398:	461a      	mov	r2, r3
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800a3a6:	f003 031f 	and.w	r3, r3, #31
 800a3aa:	2b02      	cmp	r3, #2
 800a3ac:	d01a      	beq.n	800a3e4 <USBD_LL_SetupStage+0x72>
 800a3ae:	2b02      	cmp	r3, #2
 800a3b0:	d822      	bhi.n	800a3f8 <USBD_LL_SetupStage+0x86>
 800a3b2:	2b00      	cmp	r3, #0
 800a3b4:	d002      	beq.n	800a3bc <USBD_LL_SetupStage+0x4a>
 800a3b6:	2b01      	cmp	r3, #1
 800a3b8:	d00a      	beq.n	800a3d0 <USBD_LL_SetupStage+0x5e>
 800a3ba:	e01d      	b.n	800a3f8 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a3c2:	4619      	mov	r1, r3
 800a3c4:	6878      	ldr	r0, [r7, #4]
 800a3c6:	f000 fb63 	bl	800aa90 <USBD_StdDevReq>
 800a3ca:	4603      	mov	r3, r0
 800a3cc:	73fb      	strb	r3, [r7, #15]
      break;
 800a3ce:	e020      	b.n	800a412 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a3d6:	4619      	mov	r1, r3
 800a3d8:	6878      	ldr	r0, [r7, #4]
 800a3da:	f000 fbcb 	bl	800ab74 <USBD_StdItfReq>
 800a3de:	4603      	mov	r3, r0
 800a3e0:	73fb      	strb	r3, [r7, #15]
      break;
 800a3e2:	e016      	b.n	800a412 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800a3ea:	4619      	mov	r1, r3
 800a3ec:	6878      	ldr	r0, [r7, #4]
 800a3ee:	f000 fc2d 	bl	800ac4c <USBD_StdEPReq>
 800a3f2:	4603      	mov	r3, r0
 800a3f4:	73fb      	strb	r3, [r7, #15]
      break;
 800a3f6:	e00c      	b.n	800a412 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800a3fe:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800a402:	b2db      	uxtb	r3, r3
 800a404:	4619      	mov	r1, r3
 800a406:	6878      	ldr	r0, [r7, #4]
 800a408:	f001 fe40 	bl	800c08c <USBD_LL_StallEP>
 800a40c:	4603      	mov	r3, r0
 800a40e:	73fb      	strb	r3, [r7, #15]
      break;
 800a410:	bf00      	nop
  }

  return ret;
 800a412:	7bfb      	ldrb	r3, [r7, #15]
}
 800a414:	4618      	mov	r0, r3
 800a416:	3710      	adds	r7, #16
 800a418:	46bd      	mov	sp, r7
 800a41a:	bd80      	pop	{r7, pc}

0800a41c <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800a41c:	b580      	push	{r7, lr}
 800a41e:	b086      	sub	sp, #24
 800a420:	af00      	add	r7, sp, #0
 800a422:	60f8      	str	r0, [r7, #12]
 800a424:	460b      	mov	r3, r1
 800a426:	607a      	str	r2, [r7, #4]
 800a428:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800a42a:	2300      	movs	r3, #0
 800a42c:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800a42e:	7afb      	ldrb	r3, [r7, #11]
 800a430:	2b00      	cmp	r3, #0
 800a432:	d16e      	bne.n	800a512 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800a434:	68fb      	ldr	r3, [r7, #12]
 800a436:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800a43a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800a43c:	68fb      	ldr	r3, [r7, #12]
 800a43e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800a442:	2b03      	cmp	r3, #3
 800a444:	f040 8098 	bne.w	800a578 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800a448:	693b      	ldr	r3, [r7, #16]
 800a44a:	689a      	ldr	r2, [r3, #8]
 800a44c:	693b      	ldr	r3, [r7, #16]
 800a44e:	68db      	ldr	r3, [r3, #12]
 800a450:	429a      	cmp	r2, r3
 800a452:	d913      	bls.n	800a47c <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800a454:	693b      	ldr	r3, [r7, #16]
 800a456:	689a      	ldr	r2, [r3, #8]
 800a458:	693b      	ldr	r3, [r7, #16]
 800a45a:	68db      	ldr	r3, [r3, #12]
 800a45c:	1ad2      	subs	r2, r2, r3
 800a45e:	693b      	ldr	r3, [r7, #16]
 800a460:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800a462:	693b      	ldr	r3, [r7, #16]
 800a464:	68da      	ldr	r2, [r3, #12]
 800a466:	693b      	ldr	r3, [r7, #16]
 800a468:	689b      	ldr	r3, [r3, #8]
 800a46a:	4293      	cmp	r3, r2
 800a46c:	bf28      	it	cs
 800a46e:	4613      	movcs	r3, r2
 800a470:	461a      	mov	r2, r3
 800a472:	6879      	ldr	r1, [r7, #4]
 800a474:	68f8      	ldr	r0, [r7, #12]
 800a476:	f001 f994 	bl	800b7a2 <USBD_CtlContinueRx>
 800a47a:	e07d      	b.n	800a578 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800a47c:	68fb      	ldr	r3, [r7, #12]
 800a47e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800a482:	f003 031f 	and.w	r3, r3, #31
 800a486:	2b02      	cmp	r3, #2
 800a488:	d014      	beq.n	800a4b4 <USBD_LL_DataOutStage+0x98>
 800a48a:	2b02      	cmp	r3, #2
 800a48c:	d81d      	bhi.n	800a4ca <USBD_LL_DataOutStage+0xae>
 800a48e:	2b00      	cmp	r3, #0
 800a490:	d002      	beq.n	800a498 <USBD_LL_DataOutStage+0x7c>
 800a492:	2b01      	cmp	r3, #1
 800a494:	d003      	beq.n	800a49e <USBD_LL_DataOutStage+0x82>
 800a496:	e018      	b.n	800a4ca <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800a498:	2300      	movs	r3, #0
 800a49a:	75bb      	strb	r3, [r7, #22]
            break;
 800a49c:	e018      	b.n	800a4d0 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800a49e:	68fb      	ldr	r3, [r7, #12]
 800a4a0:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800a4a4:	b2db      	uxtb	r3, r3
 800a4a6:	4619      	mov	r1, r3
 800a4a8:	68f8      	ldr	r0, [r7, #12]
 800a4aa:	f000 fa64 	bl	800a976 <USBD_CoreFindIF>
 800a4ae:	4603      	mov	r3, r0
 800a4b0:	75bb      	strb	r3, [r7, #22]
            break;
 800a4b2:	e00d      	b.n	800a4d0 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800a4b4:	68fb      	ldr	r3, [r7, #12]
 800a4b6:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800a4ba:	b2db      	uxtb	r3, r3
 800a4bc:	4619      	mov	r1, r3
 800a4be:	68f8      	ldr	r0, [r7, #12]
 800a4c0:	f000 fa66 	bl	800a990 <USBD_CoreFindEP>
 800a4c4:	4603      	mov	r3, r0
 800a4c6:	75bb      	strb	r3, [r7, #22]
            break;
 800a4c8:	e002      	b.n	800a4d0 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800a4ca:	2300      	movs	r3, #0
 800a4cc:	75bb      	strb	r3, [r7, #22]
            break;
 800a4ce:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800a4d0:	7dbb      	ldrb	r3, [r7, #22]
 800a4d2:	2b00      	cmp	r3, #0
 800a4d4:	d119      	bne.n	800a50a <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a4d6:	68fb      	ldr	r3, [r7, #12]
 800a4d8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a4dc:	b2db      	uxtb	r3, r3
 800a4de:	2b03      	cmp	r3, #3
 800a4e0:	d113      	bne.n	800a50a <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800a4e2:	7dba      	ldrb	r2, [r7, #22]
 800a4e4:	68fb      	ldr	r3, [r7, #12]
 800a4e6:	32ae      	adds	r2, #174	@ 0xae
 800a4e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a4ec:	691b      	ldr	r3, [r3, #16]
 800a4ee:	2b00      	cmp	r3, #0
 800a4f0:	d00b      	beq.n	800a50a <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800a4f2:	7dba      	ldrb	r2, [r7, #22]
 800a4f4:	68fb      	ldr	r3, [r7, #12]
 800a4f6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800a4fa:	7dba      	ldrb	r2, [r7, #22]
 800a4fc:	68fb      	ldr	r3, [r7, #12]
 800a4fe:	32ae      	adds	r2, #174	@ 0xae
 800a500:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a504:	691b      	ldr	r3, [r3, #16]
 800a506:	68f8      	ldr	r0, [r7, #12]
 800a508:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800a50a:	68f8      	ldr	r0, [r7, #12]
 800a50c:	f001 f95a 	bl	800b7c4 <USBD_CtlSendStatus>
 800a510:	e032      	b.n	800a578 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800a512:	7afb      	ldrb	r3, [r7, #11]
 800a514:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a518:	b2db      	uxtb	r3, r3
 800a51a:	4619      	mov	r1, r3
 800a51c:	68f8      	ldr	r0, [r7, #12]
 800a51e:	f000 fa37 	bl	800a990 <USBD_CoreFindEP>
 800a522:	4603      	mov	r3, r0
 800a524:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a526:	7dbb      	ldrb	r3, [r7, #22]
 800a528:	2bff      	cmp	r3, #255	@ 0xff
 800a52a:	d025      	beq.n	800a578 <USBD_LL_DataOutStage+0x15c>
 800a52c:	7dbb      	ldrb	r3, [r7, #22]
 800a52e:	2b00      	cmp	r3, #0
 800a530:	d122      	bne.n	800a578 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a532:	68fb      	ldr	r3, [r7, #12]
 800a534:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a538:	b2db      	uxtb	r3, r3
 800a53a:	2b03      	cmp	r3, #3
 800a53c:	d117      	bne.n	800a56e <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800a53e:	7dba      	ldrb	r2, [r7, #22]
 800a540:	68fb      	ldr	r3, [r7, #12]
 800a542:	32ae      	adds	r2, #174	@ 0xae
 800a544:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a548:	699b      	ldr	r3, [r3, #24]
 800a54a:	2b00      	cmp	r3, #0
 800a54c:	d00f      	beq.n	800a56e <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800a54e:	7dba      	ldrb	r2, [r7, #22]
 800a550:	68fb      	ldr	r3, [r7, #12]
 800a552:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800a556:	7dba      	ldrb	r2, [r7, #22]
 800a558:	68fb      	ldr	r3, [r7, #12]
 800a55a:	32ae      	adds	r2, #174	@ 0xae
 800a55c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a560:	699b      	ldr	r3, [r3, #24]
 800a562:	7afa      	ldrb	r2, [r7, #11]
 800a564:	4611      	mov	r1, r2
 800a566:	68f8      	ldr	r0, [r7, #12]
 800a568:	4798      	blx	r3
 800a56a:	4603      	mov	r3, r0
 800a56c:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800a56e:	7dfb      	ldrb	r3, [r7, #23]
 800a570:	2b00      	cmp	r3, #0
 800a572:	d001      	beq.n	800a578 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800a574:	7dfb      	ldrb	r3, [r7, #23]
 800a576:	e000      	b.n	800a57a <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800a578:	2300      	movs	r3, #0
}
 800a57a:	4618      	mov	r0, r3
 800a57c:	3718      	adds	r7, #24
 800a57e:	46bd      	mov	sp, r7
 800a580:	bd80      	pop	{r7, pc}

0800a582 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800a582:	b580      	push	{r7, lr}
 800a584:	b086      	sub	sp, #24
 800a586:	af00      	add	r7, sp, #0
 800a588:	60f8      	str	r0, [r7, #12]
 800a58a:	460b      	mov	r3, r1
 800a58c:	607a      	str	r2, [r7, #4]
 800a58e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800a590:	7afb      	ldrb	r3, [r7, #11]
 800a592:	2b00      	cmp	r3, #0
 800a594:	d16f      	bne.n	800a676 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800a596:	68fb      	ldr	r3, [r7, #12]
 800a598:	3314      	adds	r3, #20
 800a59a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800a59c:	68fb      	ldr	r3, [r7, #12]
 800a59e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800a5a2:	2b02      	cmp	r3, #2
 800a5a4:	d15a      	bne.n	800a65c <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800a5a6:	693b      	ldr	r3, [r7, #16]
 800a5a8:	689a      	ldr	r2, [r3, #8]
 800a5aa:	693b      	ldr	r3, [r7, #16]
 800a5ac:	68db      	ldr	r3, [r3, #12]
 800a5ae:	429a      	cmp	r2, r3
 800a5b0:	d914      	bls.n	800a5dc <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800a5b2:	693b      	ldr	r3, [r7, #16]
 800a5b4:	689a      	ldr	r2, [r3, #8]
 800a5b6:	693b      	ldr	r3, [r7, #16]
 800a5b8:	68db      	ldr	r3, [r3, #12]
 800a5ba:	1ad2      	subs	r2, r2, r3
 800a5bc:	693b      	ldr	r3, [r7, #16]
 800a5be:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800a5c0:	693b      	ldr	r3, [r7, #16]
 800a5c2:	689b      	ldr	r3, [r3, #8]
 800a5c4:	461a      	mov	r2, r3
 800a5c6:	6879      	ldr	r1, [r7, #4]
 800a5c8:	68f8      	ldr	r0, [r7, #12]
 800a5ca:	f001 f8bc 	bl	800b746 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a5ce:	2300      	movs	r3, #0
 800a5d0:	2200      	movs	r2, #0
 800a5d2:	2100      	movs	r1, #0
 800a5d4:	68f8      	ldr	r0, [r7, #12]
 800a5d6:	f001 fe03 	bl	800c1e0 <USBD_LL_PrepareReceive>
 800a5da:	e03f      	b.n	800a65c <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800a5dc:	693b      	ldr	r3, [r7, #16]
 800a5de:	68da      	ldr	r2, [r3, #12]
 800a5e0:	693b      	ldr	r3, [r7, #16]
 800a5e2:	689b      	ldr	r3, [r3, #8]
 800a5e4:	429a      	cmp	r2, r3
 800a5e6:	d11c      	bne.n	800a622 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800a5e8:	693b      	ldr	r3, [r7, #16]
 800a5ea:	685a      	ldr	r2, [r3, #4]
 800a5ec:	693b      	ldr	r3, [r7, #16]
 800a5ee:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800a5f0:	429a      	cmp	r2, r3
 800a5f2:	d316      	bcc.n	800a622 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800a5f4:	693b      	ldr	r3, [r7, #16]
 800a5f6:	685a      	ldr	r2, [r3, #4]
 800a5f8:	68fb      	ldr	r3, [r7, #12]
 800a5fa:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800a5fe:	429a      	cmp	r2, r3
 800a600:	d20f      	bcs.n	800a622 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800a602:	2200      	movs	r2, #0
 800a604:	2100      	movs	r1, #0
 800a606:	68f8      	ldr	r0, [r7, #12]
 800a608:	f001 f89d 	bl	800b746 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800a60c:	68fb      	ldr	r3, [r7, #12]
 800a60e:	2200      	movs	r2, #0
 800a610:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a614:	2300      	movs	r3, #0
 800a616:	2200      	movs	r2, #0
 800a618:	2100      	movs	r1, #0
 800a61a:	68f8      	ldr	r0, [r7, #12]
 800a61c:	f001 fde0 	bl	800c1e0 <USBD_LL_PrepareReceive>
 800a620:	e01c      	b.n	800a65c <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a622:	68fb      	ldr	r3, [r7, #12]
 800a624:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a628:	b2db      	uxtb	r3, r3
 800a62a:	2b03      	cmp	r3, #3
 800a62c:	d10f      	bne.n	800a64e <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800a62e:	68fb      	ldr	r3, [r7, #12]
 800a630:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a634:	68db      	ldr	r3, [r3, #12]
 800a636:	2b00      	cmp	r3, #0
 800a638:	d009      	beq.n	800a64e <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800a63a:	68fb      	ldr	r3, [r7, #12]
 800a63c:	2200      	movs	r2, #0
 800a63e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800a642:	68fb      	ldr	r3, [r7, #12]
 800a644:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a648:	68db      	ldr	r3, [r3, #12]
 800a64a:	68f8      	ldr	r0, [r7, #12]
 800a64c:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800a64e:	2180      	movs	r1, #128	@ 0x80
 800a650:	68f8      	ldr	r0, [r7, #12]
 800a652:	f001 fd1b 	bl	800c08c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800a656:	68f8      	ldr	r0, [r7, #12]
 800a658:	f001 f8c7 	bl	800b7ea <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800a65c:	68fb      	ldr	r3, [r7, #12]
 800a65e:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800a662:	2b00      	cmp	r3, #0
 800a664:	d03a      	beq.n	800a6dc <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800a666:	68f8      	ldr	r0, [r7, #12]
 800a668:	f7ff fe42 	bl	800a2f0 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800a66c:	68fb      	ldr	r3, [r7, #12]
 800a66e:	2200      	movs	r2, #0
 800a670:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800a674:	e032      	b.n	800a6dc <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800a676:	7afb      	ldrb	r3, [r7, #11]
 800a678:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800a67c:	b2db      	uxtb	r3, r3
 800a67e:	4619      	mov	r1, r3
 800a680:	68f8      	ldr	r0, [r7, #12]
 800a682:	f000 f985 	bl	800a990 <USBD_CoreFindEP>
 800a686:	4603      	mov	r3, r0
 800a688:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a68a:	7dfb      	ldrb	r3, [r7, #23]
 800a68c:	2bff      	cmp	r3, #255	@ 0xff
 800a68e:	d025      	beq.n	800a6dc <USBD_LL_DataInStage+0x15a>
 800a690:	7dfb      	ldrb	r3, [r7, #23]
 800a692:	2b00      	cmp	r3, #0
 800a694:	d122      	bne.n	800a6dc <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a696:	68fb      	ldr	r3, [r7, #12]
 800a698:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a69c:	b2db      	uxtb	r3, r3
 800a69e:	2b03      	cmp	r3, #3
 800a6a0:	d11c      	bne.n	800a6dc <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800a6a2:	7dfa      	ldrb	r2, [r7, #23]
 800a6a4:	68fb      	ldr	r3, [r7, #12]
 800a6a6:	32ae      	adds	r2, #174	@ 0xae
 800a6a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a6ac:	695b      	ldr	r3, [r3, #20]
 800a6ae:	2b00      	cmp	r3, #0
 800a6b0:	d014      	beq.n	800a6dc <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800a6b2:	7dfa      	ldrb	r2, [r7, #23]
 800a6b4:	68fb      	ldr	r3, [r7, #12]
 800a6b6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800a6ba:	7dfa      	ldrb	r2, [r7, #23]
 800a6bc:	68fb      	ldr	r3, [r7, #12]
 800a6be:	32ae      	adds	r2, #174	@ 0xae
 800a6c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a6c4:	695b      	ldr	r3, [r3, #20]
 800a6c6:	7afa      	ldrb	r2, [r7, #11]
 800a6c8:	4611      	mov	r1, r2
 800a6ca:	68f8      	ldr	r0, [r7, #12]
 800a6cc:	4798      	blx	r3
 800a6ce:	4603      	mov	r3, r0
 800a6d0:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800a6d2:	7dbb      	ldrb	r3, [r7, #22]
 800a6d4:	2b00      	cmp	r3, #0
 800a6d6:	d001      	beq.n	800a6dc <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800a6d8:	7dbb      	ldrb	r3, [r7, #22]
 800a6da:	e000      	b.n	800a6de <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800a6dc:	2300      	movs	r3, #0
}
 800a6de:	4618      	mov	r0, r3
 800a6e0:	3718      	adds	r7, #24
 800a6e2:	46bd      	mov	sp, r7
 800a6e4:	bd80      	pop	{r7, pc}

0800a6e6 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800a6e6:	b580      	push	{r7, lr}
 800a6e8:	b084      	sub	sp, #16
 800a6ea:	af00      	add	r7, sp, #0
 800a6ec:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800a6ee:	2300      	movs	r3, #0
 800a6f0:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	2201      	movs	r2, #1
 800a6f6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	2200      	movs	r2, #0
 800a6fe:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	2200      	movs	r2, #0
 800a706:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	2200      	movs	r2, #0
 800a70c:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	2200      	movs	r2, #0
 800a714:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a71e:	2b00      	cmp	r3, #0
 800a720:	d014      	beq.n	800a74c <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a728:	685b      	ldr	r3, [r3, #4]
 800a72a:	2b00      	cmp	r3, #0
 800a72c:	d00e      	beq.n	800a74c <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a734:	685b      	ldr	r3, [r3, #4]
 800a736:	687a      	ldr	r2, [r7, #4]
 800a738:	6852      	ldr	r2, [r2, #4]
 800a73a:	b2d2      	uxtb	r2, r2
 800a73c:	4611      	mov	r1, r2
 800a73e:	6878      	ldr	r0, [r7, #4]
 800a740:	4798      	blx	r3
 800a742:	4603      	mov	r3, r0
 800a744:	2b00      	cmp	r3, #0
 800a746:	d001      	beq.n	800a74c <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800a748:	2303      	movs	r3, #3
 800a74a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a74c:	2340      	movs	r3, #64	@ 0x40
 800a74e:	2200      	movs	r2, #0
 800a750:	2100      	movs	r1, #0
 800a752:	6878      	ldr	r0, [r7, #4]
 800a754:	f001 fc55 	bl	800c002 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	2201      	movs	r2, #1
 800a75c:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	2240      	movs	r2, #64	@ 0x40
 800a764:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a768:	2340      	movs	r3, #64	@ 0x40
 800a76a:	2200      	movs	r2, #0
 800a76c:	2180      	movs	r1, #128	@ 0x80
 800a76e:	6878      	ldr	r0, [r7, #4]
 800a770:	f001 fc47 	bl	800c002 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	2201      	movs	r2, #1
 800a778:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	2240      	movs	r2, #64	@ 0x40
 800a77e:	621a      	str	r2, [r3, #32]

  return ret;
 800a780:	7bfb      	ldrb	r3, [r7, #15]
}
 800a782:	4618      	mov	r0, r3
 800a784:	3710      	adds	r7, #16
 800a786:	46bd      	mov	sp, r7
 800a788:	bd80      	pop	{r7, pc}

0800a78a <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800a78a:	b480      	push	{r7}
 800a78c:	b083      	sub	sp, #12
 800a78e:	af00      	add	r7, sp, #0
 800a790:	6078      	str	r0, [r7, #4]
 800a792:	460b      	mov	r3, r1
 800a794:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	78fa      	ldrb	r2, [r7, #3]
 800a79a:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800a79c:	2300      	movs	r3, #0
}
 800a79e:	4618      	mov	r0, r3
 800a7a0:	370c      	adds	r7, #12
 800a7a2:	46bd      	mov	sp, r7
 800a7a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7a8:	4770      	bx	lr

0800a7aa <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800a7aa:	b480      	push	{r7}
 800a7ac:	b083      	sub	sp, #12
 800a7ae:	af00      	add	r7, sp, #0
 800a7b0:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a7b8:	b2db      	uxtb	r3, r3
 800a7ba:	2b04      	cmp	r3, #4
 800a7bc:	d006      	beq.n	800a7cc <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a7c4:	b2da      	uxtb	r2, r3
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	2204      	movs	r2, #4
 800a7d0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800a7d4:	2300      	movs	r3, #0
}
 800a7d6:	4618      	mov	r0, r3
 800a7d8:	370c      	adds	r7, #12
 800a7da:	46bd      	mov	sp, r7
 800a7dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7e0:	4770      	bx	lr

0800a7e2 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800a7e2:	b480      	push	{r7}
 800a7e4:	b083      	sub	sp, #12
 800a7e6:	af00      	add	r7, sp, #0
 800a7e8:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a7f0:	b2db      	uxtb	r3, r3
 800a7f2:	2b04      	cmp	r3, #4
 800a7f4:	d106      	bne.n	800a804 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800a7fc:	b2da      	uxtb	r2, r3
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800a804:	2300      	movs	r3, #0
}
 800a806:	4618      	mov	r0, r3
 800a808:	370c      	adds	r7, #12
 800a80a:	46bd      	mov	sp, r7
 800a80c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a810:	4770      	bx	lr

0800a812 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800a812:	b580      	push	{r7, lr}
 800a814:	b082      	sub	sp, #8
 800a816:	af00      	add	r7, sp, #0
 800a818:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a820:	b2db      	uxtb	r3, r3
 800a822:	2b03      	cmp	r3, #3
 800a824:	d110      	bne.n	800a848 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a82c:	2b00      	cmp	r3, #0
 800a82e:	d00b      	beq.n	800a848 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a836:	69db      	ldr	r3, [r3, #28]
 800a838:	2b00      	cmp	r3, #0
 800a83a:	d005      	beq.n	800a848 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a842:	69db      	ldr	r3, [r3, #28]
 800a844:	6878      	ldr	r0, [r7, #4]
 800a846:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800a848:	2300      	movs	r3, #0
}
 800a84a:	4618      	mov	r0, r3
 800a84c:	3708      	adds	r7, #8
 800a84e:	46bd      	mov	sp, r7
 800a850:	bd80      	pop	{r7, pc}

0800a852 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800a852:	b580      	push	{r7, lr}
 800a854:	b082      	sub	sp, #8
 800a856:	af00      	add	r7, sp, #0
 800a858:	6078      	str	r0, [r7, #4]
 800a85a:	460b      	mov	r3, r1
 800a85c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a864:	687b      	ldr	r3, [r7, #4]
 800a866:	32ae      	adds	r2, #174	@ 0xae
 800a868:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a86c:	2b00      	cmp	r3, #0
 800a86e:	d101      	bne.n	800a874 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800a870:	2303      	movs	r3, #3
 800a872:	e01c      	b.n	800a8ae <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a87a:	b2db      	uxtb	r3, r3
 800a87c:	2b03      	cmp	r3, #3
 800a87e:	d115      	bne.n	800a8ac <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	32ae      	adds	r2, #174	@ 0xae
 800a88a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a88e:	6a1b      	ldr	r3, [r3, #32]
 800a890:	2b00      	cmp	r3, #0
 800a892:	d00b      	beq.n	800a8ac <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	32ae      	adds	r2, #174	@ 0xae
 800a89e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a8a2:	6a1b      	ldr	r3, [r3, #32]
 800a8a4:	78fa      	ldrb	r2, [r7, #3]
 800a8a6:	4611      	mov	r1, r2
 800a8a8:	6878      	ldr	r0, [r7, #4]
 800a8aa:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a8ac:	2300      	movs	r3, #0
}
 800a8ae:	4618      	mov	r0, r3
 800a8b0:	3708      	adds	r7, #8
 800a8b2:	46bd      	mov	sp, r7
 800a8b4:	bd80      	pop	{r7, pc}

0800a8b6 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800a8b6:	b580      	push	{r7, lr}
 800a8b8:	b082      	sub	sp, #8
 800a8ba:	af00      	add	r7, sp, #0
 800a8bc:	6078      	str	r0, [r7, #4]
 800a8be:	460b      	mov	r3, r1
 800a8c0:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a8c8:	687b      	ldr	r3, [r7, #4]
 800a8ca:	32ae      	adds	r2, #174	@ 0xae
 800a8cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a8d0:	2b00      	cmp	r3, #0
 800a8d2:	d101      	bne.n	800a8d8 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800a8d4:	2303      	movs	r3, #3
 800a8d6:	e01c      	b.n	800a912 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a8d8:	687b      	ldr	r3, [r7, #4]
 800a8da:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800a8de:	b2db      	uxtb	r3, r3
 800a8e0:	2b03      	cmp	r3, #3
 800a8e2:	d115      	bne.n	800a910 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	32ae      	adds	r2, #174	@ 0xae
 800a8ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a8f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a8f4:	2b00      	cmp	r3, #0
 800a8f6:	d00b      	beq.n	800a910 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	32ae      	adds	r2, #174	@ 0xae
 800a902:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a906:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a908:	78fa      	ldrb	r2, [r7, #3]
 800a90a:	4611      	mov	r1, r2
 800a90c:	6878      	ldr	r0, [r7, #4]
 800a90e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a910:	2300      	movs	r3, #0
}
 800a912:	4618      	mov	r0, r3
 800a914:	3708      	adds	r7, #8
 800a916:	46bd      	mov	sp, r7
 800a918:	bd80      	pop	{r7, pc}

0800a91a <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800a91a:	b480      	push	{r7}
 800a91c:	b083      	sub	sp, #12
 800a91e:	af00      	add	r7, sp, #0
 800a920:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a922:	2300      	movs	r3, #0
}
 800a924:	4618      	mov	r0, r3
 800a926:	370c      	adds	r7, #12
 800a928:	46bd      	mov	sp, r7
 800a92a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a92e:	4770      	bx	lr

0800a930 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800a930:	b580      	push	{r7, lr}
 800a932:	b084      	sub	sp, #16
 800a934:	af00      	add	r7, sp, #0
 800a936:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800a938:	2300      	movs	r3, #0
 800a93a:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	2201      	movs	r2, #1
 800a940:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a94a:	2b00      	cmp	r3, #0
 800a94c:	d00e      	beq.n	800a96c <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a954:	685b      	ldr	r3, [r3, #4]
 800a956:	687a      	ldr	r2, [r7, #4]
 800a958:	6852      	ldr	r2, [r2, #4]
 800a95a:	b2d2      	uxtb	r2, r2
 800a95c:	4611      	mov	r1, r2
 800a95e:	6878      	ldr	r0, [r7, #4]
 800a960:	4798      	blx	r3
 800a962:	4603      	mov	r3, r0
 800a964:	2b00      	cmp	r3, #0
 800a966:	d001      	beq.n	800a96c <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800a968:	2303      	movs	r3, #3
 800a96a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800a96c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a96e:	4618      	mov	r0, r3
 800a970:	3710      	adds	r7, #16
 800a972:	46bd      	mov	sp, r7
 800a974:	bd80      	pop	{r7, pc}

0800a976 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800a976:	b480      	push	{r7}
 800a978:	b083      	sub	sp, #12
 800a97a:	af00      	add	r7, sp, #0
 800a97c:	6078      	str	r0, [r7, #4]
 800a97e:	460b      	mov	r3, r1
 800a980:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800a982:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800a984:	4618      	mov	r0, r3
 800a986:	370c      	adds	r7, #12
 800a988:	46bd      	mov	sp, r7
 800a98a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a98e:	4770      	bx	lr

0800a990 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800a990:	b480      	push	{r7}
 800a992:	b083      	sub	sp, #12
 800a994:	af00      	add	r7, sp, #0
 800a996:	6078      	str	r0, [r7, #4]
 800a998:	460b      	mov	r3, r1
 800a99a:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800a99c:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800a99e:	4618      	mov	r0, r3
 800a9a0:	370c      	adds	r7, #12
 800a9a2:	46bd      	mov	sp, r7
 800a9a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9a8:	4770      	bx	lr

0800a9aa <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800a9aa:	b580      	push	{r7, lr}
 800a9ac:	b086      	sub	sp, #24
 800a9ae:	af00      	add	r7, sp, #0
 800a9b0:	6078      	str	r0, [r7, #4]
 800a9b2:	460b      	mov	r3, r1
 800a9b4:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800a9be:	2300      	movs	r3, #0
 800a9c0:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800a9c2:	68fb      	ldr	r3, [r7, #12]
 800a9c4:	885b      	ldrh	r3, [r3, #2]
 800a9c6:	b29b      	uxth	r3, r3
 800a9c8:	68fa      	ldr	r2, [r7, #12]
 800a9ca:	7812      	ldrb	r2, [r2, #0]
 800a9cc:	4293      	cmp	r3, r2
 800a9ce:	d91f      	bls.n	800aa10 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800a9d0:	68fb      	ldr	r3, [r7, #12]
 800a9d2:	781b      	ldrb	r3, [r3, #0]
 800a9d4:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800a9d6:	e013      	b.n	800aa00 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800a9d8:	f107 030a 	add.w	r3, r7, #10
 800a9dc:	4619      	mov	r1, r3
 800a9de:	6978      	ldr	r0, [r7, #20]
 800a9e0:	f000 f81b 	bl	800aa1a <USBD_GetNextDesc>
 800a9e4:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800a9e6:	697b      	ldr	r3, [r7, #20]
 800a9e8:	785b      	ldrb	r3, [r3, #1]
 800a9ea:	2b05      	cmp	r3, #5
 800a9ec:	d108      	bne.n	800aa00 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800a9ee:	697b      	ldr	r3, [r7, #20]
 800a9f0:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800a9f2:	693b      	ldr	r3, [r7, #16]
 800a9f4:	789b      	ldrb	r3, [r3, #2]
 800a9f6:	78fa      	ldrb	r2, [r7, #3]
 800a9f8:	429a      	cmp	r2, r3
 800a9fa:	d008      	beq.n	800aa0e <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800a9fc:	2300      	movs	r3, #0
 800a9fe:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800aa00:	68fb      	ldr	r3, [r7, #12]
 800aa02:	885b      	ldrh	r3, [r3, #2]
 800aa04:	b29a      	uxth	r2, r3
 800aa06:	897b      	ldrh	r3, [r7, #10]
 800aa08:	429a      	cmp	r2, r3
 800aa0a:	d8e5      	bhi.n	800a9d8 <USBD_GetEpDesc+0x2e>
 800aa0c:	e000      	b.n	800aa10 <USBD_GetEpDesc+0x66>
          break;
 800aa0e:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800aa10:	693b      	ldr	r3, [r7, #16]
}
 800aa12:	4618      	mov	r0, r3
 800aa14:	3718      	adds	r7, #24
 800aa16:	46bd      	mov	sp, r7
 800aa18:	bd80      	pop	{r7, pc}

0800aa1a <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800aa1a:	b480      	push	{r7}
 800aa1c:	b085      	sub	sp, #20
 800aa1e:	af00      	add	r7, sp, #0
 800aa20:	6078      	str	r0, [r7, #4]
 800aa22:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800aa28:	683b      	ldr	r3, [r7, #0]
 800aa2a:	881b      	ldrh	r3, [r3, #0]
 800aa2c:	68fa      	ldr	r2, [r7, #12]
 800aa2e:	7812      	ldrb	r2, [r2, #0]
 800aa30:	4413      	add	r3, r2
 800aa32:	b29a      	uxth	r2, r3
 800aa34:	683b      	ldr	r3, [r7, #0]
 800aa36:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800aa38:	68fb      	ldr	r3, [r7, #12]
 800aa3a:	781b      	ldrb	r3, [r3, #0]
 800aa3c:	461a      	mov	r2, r3
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	4413      	add	r3, r2
 800aa42:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800aa44:	68fb      	ldr	r3, [r7, #12]
}
 800aa46:	4618      	mov	r0, r3
 800aa48:	3714      	adds	r7, #20
 800aa4a:	46bd      	mov	sp, r7
 800aa4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa50:	4770      	bx	lr

0800aa52 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800aa52:	b480      	push	{r7}
 800aa54:	b087      	sub	sp, #28
 800aa56:	af00      	add	r7, sp, #0
 800aa58:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800aa5e:	697b      	ldr	r3, [r7, #20]
 800aa60:	781b      	ldrb	r3, [r3, #0]
 800aa62:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800aa64:	697b      	ldr	r3, [r7, #20]
 800aa66:	3301      	adds	r3, #1
 800aa68:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800aa6a:	697b      	ldr	r3, [r7, #20]
 800aa6c:	781b      	ldrb	r3, [r3, #0]
 800aa6e:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800aa70:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800aa74:	021b      	lsls	r3, r3, #8
 800aa76:	b21a      	sxth	r2, r3
 800aa78:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800aa7c:	4313      	orrs	r3, r2
 800aa7e:	b21b      	sxth	r3, r3
 800aa80:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800aa82:	89fb      	ldrh	r3, [r7, #14]
}
 800aa84:	4618      	mov	r0, r3
 800aa86:	371c      	adds	r7, #28
 800aa88:	46bd      	mov	sp, r7
 800aa8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa8e:	4770      	bx	lr

0800aa90 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800aa90:	b580      	push	{r7, lr}
 800aa92:	b084      	sub	sp, #16
 800aa94:	af00      	add	r7, sp, #0
 800aa96:	6078      	str	r0, [r7, #4]
 800aa98:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800aa9a:	2300      	movs	r3, #0
 800aa9c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800aa9e:	683b      	ldr	r3, [r7, #0]
 800aaa0:	781b      	ldrb	r3, [r3, #0]
 800aaa2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800aaa6:	2b40      	cmp	r3, #64	@ 0x40
 800aaa8:	d005      	beq.n	800aab6 <USBD_StdDevReq+0x26>
 800aaaa:	2b40      	cmp	r3, #64	@ 0x40
 800aaac:	d857      	bhi.n	800ab5e <USBD_StdDevReq+0xce>
 800aaae:	2b00      	cmp	r3, #0
 800aab0:	d00f      	beq.n	800aad2 <USBD_StdDevReq+0x42>
 800aab2:	2b20      	cmp	r3, #32
 800aab4:	d153      	bne.n	800ab5e <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	32ae      	adds	r2, #174	@ 0xae
 800aac0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aac4:	689b      	ldr	r3, [r3, #8]
 800aac6:	6839      	ldr	r1, [r7, #0]
 800aac8:	6878      	ldr	r0, [r7, #4]
 800aaca:	4798      	blx	r3
 800aacc:	4603      	mov	r3, r0
 800aace:	73fb      	strb	r3, [r7, #15]
      break;
 800aad0:	e04a      	b.n	800ab68 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800aad2:	683b      	ldr	r3, [r7, #0]
 800aad4:	785b      	ldrb	r3, [r3, #1]
 800aad6:	2b09      	cmp	r3, #9
 800aad8:	d83b      	bhi.n	800ab52 <USBD_StdDevReq+0xc2>
 800aada:	a201      	add	r2, pc, #4	@ (adr r2, 800aae0 <USBD_StdDevReq+0x50>)
 800aadc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aae0:	0800ab35 	.word	0x0800ab35
 800aae4:	0800ab49 	.word	0x0800ab49
 800aae8:	0800ab53 	.word	0x0800ab53
 800aaec:	0800ab3f 	.word	0x0800ab3f
 800aaf0:	0800ab53 	.word	0x0800ab53
 800aaf4:	0800ab13 	.word	0x0800ab13
 800aaf8:	0800ab09 	.word	0x0800ab09
 800aafc:	0800ab53 	.word	0x0800ab53
 800ab00:	0800ab2b 	.word	0x0800ab2b
 800ab04:	0800ab1d 	.word	0x0800ab1d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800ab08:	6839      	ldr	r1, [r7, #0]
 800ab0a:	6878      	ldr	r0, [r7, #4]
 800ab0c:	f000 fa3c 	bl	800af88 <USBD_GetDescriptor>
          break;
 800ab10:	e024      	b.n	800ab5c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800ab12:	6839      	ldr	r1, [r7, #0]
 800ab14:	6878      	ldr	r0, [r7, #4]
 800ab16:	f000 fba1 	bl	800b25c <USBD_SetAddress>
          break;
 800ab1a:	e01f      	b.n	800ab5c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800ab1c:	6839      	ldr	r1, [r7, #0]
 800ab1e:	6878      	ldr	r0, [r7, #4]
 800ab20:	f000 fbe0 	bl	800b2e4 <USBD_SetConfig>
 800ab24:	4603      	mov	r3, r0
 800ab26:	73fb      	strb	r3, [r7, #15]
          break;
 800ab28:	e018      	b.n	800ab5c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800ab2a:	6839      	ldr	r1, [r7, #0]
 800ab2c:	6878      	ldr	r0, [r7, #4]
 800ab2e:	f000 fc83 	bl	800b438 <USBD_GetConfig>
          break;
 800ab32:	e013      	b.n	800ab5c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800ab34:	6839      	ldr	r1, [r7, #0]
 800ab36:	6878      	ldr	r0, [r7, #4]
 800ab38:	f000 fcb4 	bl	800b4a4 <USBD_GetStatus>
          break;
 800ab3c:	e00e      	b.n	800ab5c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800ab3e:	6839      	ldr	r1, [r7, #0]
 800ab40:	6878      	ldr	r0, [r7, #4]
 800ab42:	f000 fce3 	bl	800b50c <USBD_SetFeature>
          break;
 800ab46:	e009      	b.n	800ab5c <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800ab48:	6839      	ldr	r1, [r7, #0]
 800ab4a:	6878      	ldr	r0, [r7, #4]
 800ab4c:	f000 fd07 	bl	800b55e <USBD_ClrFeature>
          break;
 800ab50:	e004      	b.n	800ab5c <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800ab52:	6839      	ldr	r1, [r7, #0]
 800ab54:	6878      	ldr	r0, [r7, #4]
 800ab56:	f000 fd5e 	bl	800b616 <USBD_CtlError>
          break;
 800ab5a:	bf00      	nop
      }
      break;
 800ab5c:	e004      	b.n	800ab68 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800ab5e:	6839      	ldr	r1, [r7, #0]
 800ab60:	6878      	ldr	r0, [r7, #4]
 800ab62:	f000 fd58 	bl	800b616 <USBD_CtlError>
      break;
 800ab66:	bf00      	nop
  }

  return ret;
 800ab68:	7bfb      	ldrb	r3, [r7, #15]
}
 800ab6a:	4618      	mov	r0, r3
 800ab6c:	3710      	adds	r7, #16
 800ab6e:	46bd      	mov	sp, r7
 800ab70:	bd80      	pop	{r7, pc}
 800ab72:	bf00      	nop

0800ab74 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ab74:	b580      	push	{r7, lr}
 800ab76:	b084      	sub	sp, #16
 800ab78:	af00      	add	r7, sp, #0
 800ab7a:	6078      	str	r0, [r7, #4]
 800ab7c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ab7e:	2300      	movs	r3, #0
 800ab80:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ab82:	683b      	ldr	r3, [r7, #0]
 800ab84:	781b      	ldrb	r3, [r3, #0]
 800ab86:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800ab8a:	2b40      	cmp	r3, #64	@ 0x40
 800ab8c:	d005      	beq.n	800ab9a <USBD_StdItfReq+0x26>
 800ab8e:	2b40      	cmp	r3, #64	@ 0x40
 800ab90:	d852      	bhi.n	800ac38 <USBD_StdItfReq+0xc4>
 800ab92:	2b00      	cmp	r3, #0
 800ab94:	d001      	beq.n	800ab9a <USBD_StdItfReq+0x26>
 800ab96:	2b20      	cmp	r3, #32
 800ab98:	d14e      	bne.n	800ac38 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800aba0:	b2db      	uxtb	r3, r3
 800aba2:	3b01      	subs	r3, #1
 800aba4:	2b02      	cmp	r3, #2
 800aba6:	d840      	bhi.n	800ac2a <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800aba8:	683b      	ldr	r3, [r7, #0]
 800abaa:	889b      	ldrh	r3, [r3, #4]
 800abac:	b2db      	uxtb	r3, r3
 800abae:	2b01      	cmp	r3, #1
 800abb0:	d836      	bhi.n	800ac20 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800abb2:	683b      	ldr	r3, [r7, #0]
 800abb4:	889b      	ldrh	r3, [r3, #4]
 800abb6:	b2db      	uxtb	r3, r3
 800abb8:	4619      	mov	r1, r3
 800abba:	6878      	ldr	r0, [r7, #4]
 800abbc:	f7ff fedb 	bl	800a976 <USBD_CoreFindIF>
 800abc0:	4603      	mov	r3, r0
 800abc2:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800abc4:	7bbb      	ldrb	r3, [r7, #14]
 800abc6:	2bff      	cmp	r3, #255	@ 0xff
 800abc8:	d01d      	beq.n	800ac06 <USBD_StdItfReq+0x92>
 800abca:	7bbb      	ldrb	r3, [r7, #14]
 800abcc:	2b00      	cmp	r3, #0
 800abce:	d11a      	bne.n	800ac06 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800abd0:	7bba      	ldrb	r2, [r7, #14]
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	32ae      	adds	r2, #174	@ 0xae
 800abd6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800abda:	689b      	ldr	r3, [r3, #8]
 800abdc:	2b00      	cmp	r3, #0
 800abde:	d00f      	beq.n	800ac00 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800abe0:	7bba      	ldrb	r2, [r7, #14]
 800abe2:	687b      	ldr	r3, [r7, #4]
 800abe4:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800abe8:	7bba      	ldrb	r2, [r7, #14]
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	32ae      	adds	r2, #174	@ 0xae
 800abee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800abf2:	689b      	ldr	r3, [r3, #8]
 800abf4:	6839      	ldr	r1, [r7, #0]
 800abf6:	6878      	ldr	r0, [r7, #4]
 800abf8:	4798      	blx	r3
 800abfa:	4603      	mov	r3, r0
 800abfc:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800abfe:	e004      	b.n	800ac0a <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800ac00:	2303      	movs	r3, #3
 800ac02:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800ac04:	e001      	b.n	800ac0a <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800ac06:	2303      	movs	r3, #3
 800ac08:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800ac0a:	683b      	ldr	r3, [r7, #0]
 800ac0c:	88db      	ldrh	r3, [r3, #6]
 800ac0e:	2b00      	cmp	r3, #0
 800ac10:	d110      	bne.n	800ac34 <USBD_StdItfReq+0xc0>
 800ac12:	7bfb      	ldrb	r3, [r7, #15]
 800ac14:	2b00      	cmp	r3, #0
 800ac16:	d10d      	bne.n	800ac34 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800ac18:	6878      	ldr	r0, [r7, #4]
 800ac1a:	f000 fdd3 	bl	800b7c4 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800ac1e:	e009      	b.n	800ac34 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800ac20:	6839      	ldr	r1, [r7, #0]
 800ac22:	6878      	ldr	r0, [r7, #4]
 800ac24:	f000 fcf7 	bl	800b616 <USBD_CtlError>
          break;
 800ac28:	e004      	b.n	800ac34 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800ac2a:	6839      	ldr	r1, [r7, #0]
 800ac2c:	6878      	ldr	r0, [r7, #4]
 800ac2e:	f000 fcf2 	bl	800b616 <USBD_CtlError>
          break;
 800ac32:	e000      	b.n	800ac36 <USBD_StdItfReq+0xc2>
          break;
 800ac34:	bf00      	nop
      }
      break;
 800ac36:	e004      	b.n	800ac42 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800ac38:	6839      	ldr	r1, [r7, #0]
 800ac3a:	6878      	ldr	r0, [r7, #4]
 800ac3c:	f000 fceb 	bl	800b616 <USBD_CtlError>
      break;
 800ac40:	bf00      	nop
  }

  return ret;
 800ac42:	7bfb      	ldrb	r3, [r7, #15]
}
 800ac44:	4618      	mov	r0, r3
 800ac46:	3710      	adds	r7, #16
 800ac48:	46bd      	mov	sp, r7
 800ac4a:	bd80      	pop	{r7, pc}

0800ac4c <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ac4c:	b580      	push	{r7, lr}
 800ac4e:	b084      	sub	sp, #16
 800ac50:	af00      	add	r7, sp, #0
 800ac52:	6078      	str	r0, [r7, #4]
 800ac54:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800ac56:	2300      	movs	r3, #0
 800ac58:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800ac5a:	683b      	ldr	r3, [r7, #0]
 800ac5c:	889b      	ldrh	r3, [r3, #4]
 800ac5e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ac60:	683b      	ldr	r3, [r7, #0]
 800ac62:	781b      	ldrb	r3, [r3, #0]
 800ac64:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800ac68:	2b40      	cmp	r3, #64	@ 0x40
 800ac6a:	d007      	beq.n	800ac7c <USBD_StdEPReq+0x30>
 800ac6c:	2b40      	cmp	r3, #64	@ 0x40
 800ac6e:	f200 817f 	bhi.w	800af70 <USBD_StdEPReq+0x324>
 800ac72:	2b00      	cmp	r3, #0
 800ac74:	d02a      	beq.n	800accc <USBD_StdEPReq+0x80>
 800ac76:	2b20      	cmp	r3, #32
 800ac78:	f040 817a 	bne.w	800af70 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800ac7c:	7bbb      	ldrb	r3, [r7, #14]
 800ac7e:	4619      	mov	r1, r3
 800ac80:	6878      	ldr	r0, [r7, #4]
 800ac82:	f7ff fe85 	bl	800a990 <USBD_CoreFindEP>
 800ac86:	4603      	mov	r3, r0
 800ac88:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800ac8a:	7b7b      	ldrb	r3, [r7, #13]
 800ac8c:	2bff      	cmp	r3, #255	@ 0xff
 800ac8e:	f000 8174 	beq.w	800af7a <USBD_StdEPReq+0x32e>
 800ac92:	7b7b      	ldrb	r3, [r7, #13]
 800ac94:	2b00      	cmp	r3, #0
 800ac96:	f040 8170 	bne.w	800af7a <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800ac9a:	7b7a      	ldrb	r2, [r7, #13]
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800aca2:	7b7a      	ldrb	r2, [r7, #13]
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	32ae      	adds	r2, #174	@ 0xae
 800aca8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800acac:	689b      	ldr	r3, [r3, #8]
 800acae:	2b00      	cmp	r3, #0
 800acb0:	f000 8163 	beq.w	800af7a <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800acb4:	7b7a      	ldrb	r2, [r7, #13]
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	32ae      	adds	r2, #174	@ 0xae
 800acba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800acbe:	689b      	ldr	r3, [r3, #8]
 800acc0:	6839      	ldr	r1, [r7, #0]
 800acc2:	6878      	ldr	r0, [r7, #4]
 800acc4:	4798      	blx	r3
 800acc6:	4603      	mov	r3, r0
 800acc8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800acca:	e156      	b.n	800af7a <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800accc:	683b      	ldr	r3, [r7, #0]
 800acce:	785b      	ldrb	r3, [r3, #1]
 800acd0:	2b03      	cmp	r3, #3
 800acd2:	d008      	beq.n	800ace6 <USBD_StdEPReq+0x9a>
 800acd4:	2b03      	cmp	r3, #3
 800acd6:	f300 8145 	bgt.w	800af64 <USBD_StdEPReq+0x318>
 800acda:	2b00      	cmp	r3, #0
 800acdc:	f000 809b 	beq.w	800ae16 <USBD_StdEPReq+0x1ca>
 800ace0:	2b01      	cmp	r3, #1
 800ace2:	d03c      	beq.n	800ad5e <USBD_StdEPReq+0x112>
 800ace4:	e13e      	b.n	800af64 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800acec:	b2db      	uxtb	r3, r3
 800acee:	2b02      	cmp	r3, #2
 800acf0:	d002      	beq.n	800acf8 <USBD_StdEPReq+0xac>
 800acf2:	2b03      	cmp	r3, #3
 800acf4:	d016      	beq.n	800ad24 <USBD_StdEPReq+0xd8>
 800acf6:	e02c      	b.n	800ad52 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800acf8:	7bbb      	ldrb	r3, [r7, #14]
 800acfa:	2b00      	cmp	r3, #0
 800acfc:	d00d      	beq.n	800ad1a <USBD_StdEPReq+0xce>
 800acfe:	7bbb      	ldrb	r3, [r7, #14]
 800ad00:	2b80      	cmp	r3, #128	@ 0x80
 800ad02:	d00a      	beq.n	800ad1a <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800ad04:	7bbb      	ldrb	r3, [r7, #14]
 800ad06:	4619      	mov	r1, r3
 800ad08:	6878      	ldr	r0, [r7, #4]
 800ad0a:	f001 f9bf 	bl	800c08c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800ad0e:	2180      	movs	r1, #128	@ 0x80
 800ad10:	6878      	ldr	r0, [r7, #4]
 800ad12:	f001 f9bb 	bl	800c08c <USBD_LL_StallEP>
 800ad16:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800ad18:	e020      	b.n	800ad5c <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800ad1a:	6839      	ldr	r1, [r7, #0]
 800ad1c:	6878      	ldr	r0, [r7, #4]
 800ad1e:	f000 fc7a 	bl	800b616 <USBD_CtlError>
              break;
 800ad22:	e01b      	b.n	800ad5c <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800ad24:	683b      	ldr	r3, [r7, #0]
 800ad26:	885b      	ldrh	r3, [r3, #2]
 800ad28:	2b00      	cmp	r3, #0
 800ad2a:	d10e      	bne.n	800ad4a <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800ad2c:	7bbb      	ldrb	r3, [r7, #14]
 800ad2e:	2b00      	cmp	r3, #0
 800ad30:	d00b      	beq.n	800ad4a <USBD_StdEPReq+0xfe>
 800ad32:	7bbb      	ldrb	r3, [r7, #14]
 800ad34:	2b80      	cmp	r3, #128	@ 0x80
 800ad36:	d008      	beq.n	800ad4a <USBD_StdEPReq+0xfe>
 800ad38:	683b      	ldr	r3, [r7, #0]
 800ad3a:	88db      	ldrh	r3, [r3, #6]
 800ad3c:	2b00      	cmp	r3, #0
 800ad3e:	d104      	bne.n	800ad4a <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800ad40:	7bbb      	ldrb	r3, [r7, #14]
 800ad42:	4619      	mov	r1, r3
 800ad44:	6878      	ldr	r0, [r7, #4]
 800ad46:	f001 f9a1 	bl	800c08c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800ad4a:	6878      	ldr	r0, [r7, #4]
 800ad4c:	f000 fd3a 	bl	800b7c4 <USBD_CtlSendStatus>

              break;
 800ad50:	e004      	b.n	800ad5c <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800ad52:	6839      	ldr	r1, [r7, #0]
 800ad54:	6878      	ldr	r0, [r7, #4]
 800ad56:	f000 fc5e 	bl	800b616 <USBD_CtlError>
              break;
 800ad5a:	bf00      	nop
          }
          break;
 800ad5c:	e107      	b.n	800af6e <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ad64:	b2db      	uxtb	r3, r3
 800ad66:	2b02      	cmp	r3, #2
 800ad68:	d002      	beq.n	800ad70 <USBD_StdEPReq+0x124>
 800ad6a:	2b03      	cmp	r3, #3
 800ad6c:	d016      	beq.n	800ad9c <USBD_StdEPReq+0x150>
 800ad6e:	e04b      	b.n	800ae08 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ad70:	7bbb      	ldrb	r3, [r7, #14]
 800ad72:	2b00      	cmp	r3, #0
 800ad74:	d00d      	beq.n	800ad92 <USBD_StdEPReq+0x146>
 800ad76:	7bbb      	ldrb	r3, [r7, #14]
 800ad78:	2b80      	cmp	r3, #128	@ 0x80
 800ad7a:	d00a      	beq.n	800ad92 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800ad7c:	7bbb      	ldrb	r3, [r7, #14]
 800ad7e:	4619      	mov	r1, r3
 800ad80:	6878      	ldr	r0, [r7, #4]
 800ad82:	f001 f983 	bl	800c08c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800ad86:	2180      	movs	r1, #128	@ 0x80
 800ad88:	6878      	ldr	r0, [r7, #4]
 800ad8a:	f001 f97f 	bl	800c08c <USBD_LL_StallEP>
 800ad8e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800ad90:	e040      	b.n	800ae14 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800ad92:	6839      	ldr	r1, [r7, #0]
 800ad94:	6878      	ldr	r0, [r7, #4]
 800ad96:	f000 fc3e 	bl	800b616 <USBD_CtlError>
              break;
 800ad9a:	e03b      	b.n	800ae14 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800ad9c:	683b      	ldr	r3, [r7, #0]
 800ad9e:	885b      	ldrh	r3, [r3, #2]
 800ada0:	2b00      	cmp	r3, #0
 800ada2:	d136      	bne.n	800ae12 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800ada4:	7bbb      	ldrb	r3, [r7, #14]
 800ada6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800adaa:	2b00      	cmp	r3, #0
 800adac:	d004      	beq.n	800adb8 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800adae:	7bbb      	ldrb	r3, [r7, #14]
 800adb0:	4619      	mov	r1, r3
 800adb2:	6878      	ldr	r0, [r7, #4]
 800adb4:	f001 f989 	bl	800c0ca <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800adb8:	6878      	ldr	r0, [r7, #4]
 800adba:	f000 fd03 	bl	800b7c4 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800adbe:	7bbb      	ldrb	r3, [r7, #14]
 800adc0:	4619      	mov	r1, r3
 800adc2:	6878      	ldr	r0, [r7, #4]
 800adc4:	f7ff fde4 	bl	800a990 <USBD_CoreFindEP>
 800adc8:	4603      	mov	r3, r0
 800adca:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800adcc:	7b7b      	ldrb	r3, [r7, #13]
 800adce:	2bff      	cmp	r3, #255	@ 0xff
 800add0:	d01f      	beq.n	800ae12 <USBD_StdEPReq+0x1c6>
 800add2:	7b7b      	ldrb	r3, [r7, #13]
 800add4:	2b00      	cmp	r3, #0
 800add6:	d11c      	bne.n	800ae12 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800add8:	7b7a      	ldrb	r2, [r7, #13]
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800ade0:	7b7a      	ldrb	r2, [r7, #13]
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	32ae      	adds	r2, #174	@ 0xae
 800ade6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800adea:	689b      	ldr	r3, [r3, #8]
 800adec:	2b00      	cmp	r3, #0
 800adee:	d010      	beq.n	800ae12 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800adf0:	7b7a      	ldrb	r2, [r7, #13]
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	32ae      	adds	r2, #174	@ 0xae
 800adf6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800adfa:	689b      	ldr	r3, [r3, #8]
 800adfc:	6839      	ldr	r1, [r7, #0]
 800adfe:	6878      	ldr	r0, [r7, #4]
 800ae00:	4798      	blx	r3
 800ae02:	4603      	mov	r3, r0
 800ae04:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800ae06:	e004      	b.n	800ae12 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800ae08:	6839      	ldr	r1, [r7, #0]
 800ae0a:	6878      	ldr	r0, [r7, #4]
 800ae0c:	f000 fc03 	bl	800b616 <USBD_CtlError>
              break;
 800ae10:	e000      	b.n	800ae14 <USBD_StdEPReq+0x1c8>
              break;
 800ae12:	bf00      	nop
          }
          break;
 800ae14:	e0ab      	b.n	800af6e <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800ae16:	687b      	ldr	r3, [r7, #4]
 800ae18:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ae1c:	b2db      	uxtb	r3, r3
 800ae1e:	2b02      	cmp	r3, #2
 800ae20:	d002      	beq.n	800ae28 <USBD_StdEPReq+0x1dc>
 800ae22:	2b03      	cmp	r3, #3
 800ae24:	d032      	beq.n	800ae8c <USBD_StdEPReq+0x240>
 800ae26:	e097      	b.n	800af58 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ae28:	7bbb      	ldrb	r3, [r7, #14]
 800ae2a:	2b00      	cmp	r3, #0
 800ae2c:	d007      	beq.n	800ae3e <USBD_StdEPReq+0x1f2>
 800ae2e:	7bbb      	ldrb	r3, [r7, #14]
 800ae30:	2b80      	cmp	r3, #128	@ 0x80
 800ae32:	d004      	beq.n	800ae3e <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800ae34:	6839      	ldr	r1, [r7, #0]
 800ae36:	6878      	ldr	r0, [r7, #4]
 800ae38:	f000 fbed 	bl	800b616 <USBD_CtlError>
                break;
 800ae3c:	e091      	b.n	800af62 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ae3e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ae42:	2b00      	cmp	r3, #0
 800ae44:	da0b      	bge.n	800ae5e <USBD_StdEPReq+0x212>
 800ae46:	7bbb      	ldrb	r3, [r7, #14]
 800ae48:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800ae4c:	4613      	mov	r3, r2
 800ae4e:	009b      	lsls	r3, r3, #2
 800ae50:	4413      	add	r3, r2
 800ae52:	009b      	lsls	r3, r3, #2
 800ae54:	3310      	adds	r3, #16
 800ae56:	687a      	ldr	r2, [r7, #4]
 800ae58:	4413      	add	r3, r2
 800ae5a:	3304      	adds	r3, #4
 800ae5c:	e00b      	b.n	800ae76 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800ae5e:	7bbb      	ldrb	r3, [r7, #14]
 800ae60:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ae64:	4613      	mov	r3, r2
 800ae66:	009b      	lsls	r3, r3, #2
 800ae68:	4413      	add	r3, r2
 800ae6a:	009b      	lsls	r3, r3, #2
 800ae6c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800ae70:	687a      	ldr	r2, [r7, #4]
 800ae72:	4413      	add	r3, r2
 800ae74:	3304      	adds	r3, #4
 800ae76:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800ae78:	68bb      	ldr	r3, [r7, #8]
 800ae7a:	2200      	movs	r2, #0
 800ae7c:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800ae7e:	68bb      	ldr	r3, [r7, #8]
 800ae80:	2202      	movs	r2, #2
 800ae82:	4619      	mov	r1, r3
 800ae84:	6878      	ldr	r0, [r7, #4]
 800ae86:	f000 fc43 	bl	800b710 <USBD_CtlSendData>
              break;
 800ae8a:	e06a      	b.n	800af62 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800ae8c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ae90:	2b00      	cmp	r3, #0
 800ae92:	da11      	bge.n	800aeb8 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800ae94:	7bbb      	ldrb	r3, [r7, #14]
 800ae96:	f003 020f 	and.w	r2, r3, #15
 800ae9a:	6879      	ldr	r1, [r7, #4]
 800ae9c:	4613      	mov	r3, r2
 800ae9e:	009b      	lsls	r3, r3, #2
 800aea0:	4413      	add	r3, r2
 800aea2:	009b      	lsls	r3, r3, #2
 800aea4:	440b      	add	r3, r1
 800aea6:	3324      	adds	r3, #36	@ 0x24
 800aea8:	881b      	ldrh	r3, [r3, #0]
 800aeaa:	2b00      	cmp	r3, #0
 800aeac:	d117      	bne.n	800aede <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800aeae:	6839      	ldr	r1, [r7, #0]
 800aeb0:	6878      	ldr	r0, [r7, #4]
 800aeb2:	f000 fbb0 	bl	800b616 <USBD_CtlError>
                  break;
 800aeb6:	e054      	b.n	800af62 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800aeb8:	7bbb      	ldrb	r3, [r7, #14]
 800aeba:	f003 020f 	and.w	r2, r3, #15
 800aebe:	6879      	ldr	r1, [r7, #4]
 800aec0:	4613      	mov	r3, r2
 800aec2:	009b      	lsls	r3, r3, #2
 800aec4:	4413      	add	r3, r2
 800aec6:	009b      	lsls	r3, r3, #2
 800aec8:	440b      	add	r3, r1
 800aeca:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800aece:	881b      	ldrh	r3, [r3, #0]
 800aed0:	2b00      	cmp	r3, #0
 800aed2:	d104      	bne.n	800aede <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800aed4:	6839      	ldr	r1, [r7, #0]
 800aed6:	6878      	ldr	r0, [r7, #4]
 800aed8:	f000 fb9d 	bl	800b616 <USBD_CtlError>
                  break;
 800aedc:	e041      	b.n	800af62 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800aede:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800aee2:	2b00      	cmp	r3, #0
 800aee4:	da0b      	bge.n	800aefe <USBD_StdEPReq+0x2b2>
 800aee6:	7bbb      	ldrb	r3, [r7, #14]
 800aee8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800aeec:	4613      	mov	r3, r2
 800aeee:	009b      	lsls	r3, r3, #2
 800aef0:	4413      	add	r3, r2
 800aef2:	009b      	lsls	r3, r3, #2
 800aef4:	3310      	adds	r3, #16
 800aef6:	687a      	ldr	r2, [r7, #4]
 800aef8:	4413      	add	r3, r2
 800aefa:	3304      	adds	r3, #4
 800aefc:	e00b      	b.n	800af16 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800aefe:	7bbb      	ldrb	r3, [r7, #14]
 800af00:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800af04:	4613      	mov	r3, r2
 800af06:	009b      	lsls	r3, r3, #2
 800af08:	4413      	add	r3, r2
 800af0a:	009b      	lsls	r3, r3, #2
 800af0c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800af10:	687a      	ldr	r2, [r7, #4]
 800af12:	4413      	add	r3, r2
 800af14:	3304      	adds	r3, #4
 800af16:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800af18:	7bbb      	ldrb	r3, [r7, #14]
 800af1a:	2b00      	cmp	r3, #0
 800af1c:	d002      	beq.n	800af24 <USBD_StdEPReq+0x2d8>
 800af1e:	7bbb      	ldrb	r3, [r7, #14]
 800af20:	2b80      	cmp	r3, #128	@ 0x80
 800af22:	d103      	bne.n	800af2c <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800af24:	68bb      	ldr	r3, [r7, #8]
 800af26:	2200      	movs	r2, #0
 800af28:	601a      	str	r2, [r3, #0]
 800af2a:	e00e      	b.n	800af4a <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800af2c:	7bbb      	ldrb	r3, [r7, #14]
 800af2e:	4619      	mov	r1, r3
 800af30:	6878      	ldr	r0, [r7, #4]
 800af32:	f001 f8e9 	bl	800c108 <USBD_LL_IsStallEP>
 800af36:	4603      	mov	r3, r0
 800af38:	2b00      	cmp	r3, #0
 800af3a:	d003      	beq.n	800af44 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800af3c:	68bb      	ldr	r3, [r7, #8]
 800af3e:	2201      	movs	r2, #1
 800af40:	601a      	str	r2, [r3, #0]
 800af42:	e002      	b.n	800af4a <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800af44:	68bb      	ldr	r3, [r7, #8]
 800af46:	2200      	movs	r2, #0
 800af48:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800af4a:	68bb      	ldr	r3, [r7, #8]
 800af4c:	2202      	movs	r2, #2
 800af4e:	4619      	mov	r1, r3
 800af50:	6878      	ldr	r0, [r7, #4]
 800af52:	f000 fbdd 	bl	800b710 <USBD_CtlSendData>
              break;
 800af56:	e004      	b.n	800af62 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800af58:	6839      	ldr	r1, [r7, #0]
 800af5a:	6878      	ldr	r0, [r7, #4]
 800af5c:	f000 fb5b 	bl	800b616 <USBD_CtlError>
              break;
 800af60:	bf00      	nop
          }
          break;
 800af62:	e004      	b.n	800af6e <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800af64:	6839      	ldr	r1, [r7, #0]
 800af66:	6878      	ldr	r0, [r7, #4]
 800af68:	f000 fb55 	bl	800b616 <USBD_CtlError>
          break;
 800af6c:	bf00      	nop
      }
      break;
 800af6e:	e005      	b.n	800af7c <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800af70:	6839      	ldr	r1, [r7, #0]
 800af72:	6878      	ldr	r0, [r7, #4]
 800af74:	f000 fb4f 	bl	800b616 <USBD_CtlError>
      break;
 800af78:	e000      	b.n	800af7c <USBD_StdEPReq+0x330>
      break;
 800af7a:	bf00      	nop
  }

  return ret;
 800af7c:	7bfb      	ldrb	r3, [r7, #15]
}
 800af7e:	4618      	mov	r0, r3
 800af80:	3710      	adds	r7, #16
 800af82:	46bd      	mov	sp, r7
 800af84:	bd80      	pop	{r7, pc}
	...

0800af88 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800af88:	b580      	push	{r7, lr}
 800af8a:	b084      	sub	sp, #16
 800af8c:	af00      	add	r7, sp, #0
 800af8e:	6078      	str	r0, [r7, #4]
 800af90:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800af92:	2300      	movs	r3, #0
 800af94:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800af96:	2300      	movs	r3, #0
 800af98:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800af9a:	2300      	movs	r3, #0
 800af9c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800af9e:	683b      	ldr	r3, [r7, #0]
 800afa0:	885b      	ldrh	r3, [r3, #2]
 800afa2:	0a1b      	lsrs	r3, r3, #8
 800afa4:	b29b      	uxth	r3, r3
 800afa6:	3b01      	subs	r3, #1
 800afa8:	2b06      	cmp	r3, #6
 800afaa:	f200 8128 	bhi.w	800b1fe <USBD_GetDescriptor+0x276>
 800afae:	a201      	add	r2, pc, #4	@ (adr r2, 800afb4 <USBD_GetDescriptor+0x2c>)
 800afb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800afb4:	0800afd1 	.word	0x0800afd1
 800afb8:	0800afe9 	.word	0x0800afe9
 800afbc:	0800b029 	.word	0x0800b029
 800afc0:	0800b1ff 	.word	0x0800b1ff
 800afc4:	0800b1ff 	.word	0x0800b1ff
 800afc8:	0800b19f 	.word	0x0800b19f
 800afcc:	0800b1cb 	.word	0x0800b1cb
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800afd6:	681b      	ldr	r3, [r3, #0]
 800afd8:	687a      	ldr	r2, [r7, #4]
 800afda:	7c12      	ldrb	r2, [r2, #16]
 800afdc:	f107 0108 	add.w	r1, r7, #8
 800afe0:	4610      	mov	r0, r2
 800afe2:	4798      	blx	r3
 800afe4:	60f8      	str	r0, [r7, #12]
      break;
 800afe6:	e112      	b.n	800b20e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800afe8:	687b      	ldr	r3, [r7, #4]
 800afea:	7c1b      	ldrb	r3, [r3, #16]
 800afec:	2b00      	cmp	r3, #0
 800afee:	d10d      	bne.n	800b00c <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800aff6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aff8:	f107 0208 	add.w	r2, r7, #8
 800affc:	4610      	mov	r0, r2
 800affe:	4798      	blx	r3
 800b000:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b002:	68fb      	ldr	r3, [r7, #12]
 800b004:	3301      	adds	r3, #1
 800b006:	2202      	movs	r2, #2
 800b008:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800b00a:	e100      	b.n	800b20e <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b012:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b014:	f107 0208 	add.w	r2, r7, #8
 800b018:	4610      	mov	r0, r2
 800b01a:	4798      	blx	r3
 800b01c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b01e:	68fb      	ldr	r3, [r7, #12]
 800b020:	3301      	adds	r3, #1
 800b022:	2202      	movs	r2, #2
 800b024:	701a      	strb	r2, [r3, #0]
      break;
 800b026:	e0f2      	b.n	800b20e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800b028:	683b      	ldr	r3, [r7, #0]
 800b02a:	885b      	ldrh	r3, [r3, #2]
 800b02c:	b2db      	uxtb	r3, r3
 800b02e:	2b05      	cmp	r3, #5
 800b030:	f200 80ac 	bhi.w	800b18c <USBD_GetDescriptor+0x204>
 800b034:	a201      	add	r2, pc, #4	@ (adr r2, 800b03c <USBD_GetDescriptor+0xb4>)
 800b036:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b03a:	bf00      	nop
 800b03c:	0800b055 	.word	0x0800b055
 800b040:	0800b089 	.word	0x0800b089
 800b044:	0800b0bd 	.word	0x0800b0bd
 800b048:	0800b0f1 	.word	0x0800b0f1
 800b04c:	0800b125 	.word	0x0800b125
 800b050:	0800b159 	.word	0x0800b159
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b05a:	685b      	ldr	r3, [r3, #4]
 800b05c:	2b00      	cmp	r3, #0
 800b05e:	d00b      	beq.n	800b078 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b066:	685b      	ldr	r3, [r3, #4]
 800b068:	687a      	ldr	r2, [r7, #4]
 800b06a:	7c12      	ldrb	r2, [r2, #16]
 800b06c:	f107 0108 	add.w	r1, r7, #8
 800b070:	4610      	mov	r0, r2
 800b072:	4798      	blx	r3
 800b074:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b076:	e091      	b.n	800b19c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b078:	6839      	ldr	r1, [r7, #0]
 800b07a:	6878      	ldr	r0, [r7, #4]
 800b07c:	f000 facb 	bl	800b616 <USBD_CtlError>
            err++;
 800b080:	7afb      	ldrb	r3, [r7, #11]
 800b082:	3301      	adds	r3, #1
 800b084:	72fb      	strb	r3, [r7, #11]
          break;
 800b086:	e089      	b.n	800b19c <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b08e:	689b      	ldr	r3, [r3, #8]
 800b090:	2b00      	cmp	r3, #0
 800b092:	d00b      	beq.n	800b0ac <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b09a:	689b      	ldr	r3, [r3, #8]
 800b09c:	687a      	ldr	r2, [r7, #4]
 800b09e:	7c12      	ldrb	r2, [r2, #16]
 800b0a0:	f107 0108 	add.w	r1, r7, #8
 800b0a4:	4610      	mov	r0, r2
 800b0a6:	4798      	blx	r3
 800b0a8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b0aa:	e077      	b.n	800b19c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b0ac:	6839      	ldr	r1, [r7, #0]
 800b0ae:	6878      	ldr	r0, [r7, #4]
 800b0b0:	f000 fab1 	bl	800b616 <USBD_CtlError>
            err++;
 800b0b4:	7afb      	ldrb	r3, [r7, #11]
 800b0b6:	3301      	adds	r3, #1
 800b0b8:	72fb      	strb	r3, [r7, #11]
          break;
 800b0ba:	e06f      	b.n	800b19c <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b0c2:	68db      	ldr	r3, [r3, #12]
 800b0c4:	2b00      	cmp	r3, #0
 800b0c6:	d00b      	beq.n	800b0e0 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800b0c8:	687b      	ldr	r3, [r7, #4]
 800b0ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b0ce:	68db      	ldr	r3, [r3, #12]
 800b0d0:	687a      	ldr	r2, [r7, #4]
 800b0d2:	7c12      	ldrb	r2, [r2, #16]
 800b0d4:	f107 0108 	add.w	r1, r7, #8
 800b0d8:	4610      	mov	r0, r2
 800b0da:	4798      	blx	r3
 800b0dc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b0de:	e05d      	b.n	800b19c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b0e0:	6839      	ldr	r1, [r7, #0]
 800b0e2:	6878      	ldr	r0, [r7, #4]
 800b0e4:	f000 fa97 	bl	800b616 <USBD_CtlError>
            err++;
 800b0e8:	7afb      	ldrb	r3, [r7, #11]
 800b0ea:	3301      	adds	r3, #1
 800b0ec:	72fb      	strb	r3, [r7, #11]
          break;
 800b0ee:	e055      	b.n	800b19c <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b0f6:	691b      	ldr	r3, [r3, #16]
 800b0f8:	2b00      	cmp	r3, #0
 800b0fa:	d00b      	beq.n	800b114 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b102:	691b      	ldr	r3, [r3, #16]
 800b104:	687a      	ldr	r2, [r7, #4]
 800b106:	7c12      	ldrb	r2, [r2, #16]
 800b108:	f107 0108 	add.w	r1, r7, #8
 800b10c:	4610      	mov	r0, r2
 800b10e:	4798      	blx	r3
 800b110:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b112:	e043      	b.n	800b19c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b114:	6839      	ldr	r1, [r7, #0]
 800b116:	6878      	ldr	r0, [r7, #4]
 800b118:	f000 fa7d 	bl	800b616 <USBD_CtlError>
            err++;
 800b11c:	7afb      	ldrb	r3, [r7, #11]
 800b11e:	3301      	adds	r3, #1
 800b120:	72fb      	strb	r3, [r7, #11]
          break;
 800b122:	e03b      	b.n	800b19c <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b12a:	695b      	ldr	r3, [r3, #20]
 800b12c:	2b00      	cmp	r3, #0
 800b12e:	d00b      	beq.n	800b148 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b136:	695b      	ldr	r3, [r3, #20]
 800b138:	687a      	ldr	r2, [r7, #4]
 800b13a:	7c12      	ldrb	r2, [r2, #16]
 800b13c:	f107 0108 	add.w	r1, r7, #8
 800b140:	4610      	mov	r0, r2
 800b142:	4798      	blx	r3
 800b144:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b146:	e029      	b.n	800b19c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b148:	6839      	ldr	r1, [r7, #0]
 800b14a:	6878      	ldr	r0, [r7, #4]
 800b14c:	f000 fa63 	bl	800b616 <USBD_CtlError>
            err++;
 800b150:	7afb      	ldrb	r3, [r7, #11]
 800b152:	3301      	adds	r3, #1
 800b154:	72fb      	strb	r3, [r7, #11]
          break;
 800b156:	e021      	b.n	800b19c <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b15e:	699b      	ldr	r3, [r3, #24]
 800b160:	2b00      	cmp	r3, #0
 800b162:	d00b      	beq.n	800b17c <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800b164:	687b      	ldr	r3, [r7, #4]
 800b166:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800b16a:	699b      	ldr	r3, [r3, #24]
 800b16c:	687a      	ldr	r2, [r7, #4]
 800b16e:	7c12      	ldrb	r2, [r2, #16]
 800b170:	f107 0108 	add.w	r1, r7, #8
 800b174:	4610      	mov	r0, r2
 800b176:	4798      	blx	r3
 800b178:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b17a:	e00f      	b.n	800b19c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b17c:	6839      	ldr	r1, [r7, #0]
 800b17e:	6878      	ldr	r0, [r7, #4]
 800b180:	f000 fa49 	bl	800b616 <USBD_CtlError>
            err++;
 800b184:	7afb      	ldrb	r3, [r7, #11]
 800b186:	3301      	adds	r3, #1
 800b188:	72fb      	strb	r3, [r7, #11]
          break;
 800b18a:	e007      	b.n	800b19c <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800b18c:	6839      	ldr	r1, [r7, #0]
 800b18e:	6878      	ldr	r0, [r7, #4]
 800b190:	f000 fa41 	bl	800b616 <USBD_CtlError>
          err++;
 800b194:	7afb      	ldrb	r3, [r7, #11]
 800b196:	3301      	adds	r3, #1
 800b198:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800b19a:	bf00      	nop
      }
      break;
 800b19c:	e037      	b.n	800b20e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b19e:	687b      	ldr	r3, [r7, #4]
 800b1a0:	7c1b      	ldrb	r3, [r3, #16]
 800b1a2:	2b00      	cmp	r3, #0
 800b1a4:	d109      	bne.n	800b1ba <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800b1a6:	687b      	ldr	r3, [r7, #4]
 800b1a8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b1ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b1ae:	f107 0208 	add.w	r2, r7, #8
 800b1b2:	4610      	mov	r0, r2
 800b1b4:	4798      	blx	r3
 800b1b6:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b1b8:	e029      	b.n	800b20e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800b1ba:	6839      	ldr	r1, [r7, #0]
 800b1bc:	6878      	ldr	r0, [r7, #4]
 800b1be:	f000 fa2a 	bl	800b616 <USBD_CtlError>
        err++;
 800b1c2:	7afb      	ldrb	r3, [r7, #11]
 800b1c4:	3301      	adds	r3, #1
 800b1c6:	72fb      	strb	r3, [r7, #11]
      break;
 800b1c8:	e021      	b.n	800b20e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	7c1b      	ldrb	r3, [r3, #16]
 800b1ce:	2b00      	cmp	r3, #0
 800b1d0:	d10d      	bne.n	800b1ee <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b1d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b1da:	f107 0208 	add.w	r2, r7, #8
 800b1de:	4610      	mov	r0, r2
 800b1e0:	4798      	blx	r3
 800b1e2:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800b1e4:	68fb      	ldr	r3, [r7, #12]
 800b1e6:	3301      	adds	r3, #1
 800b1e8:	2207      	movs	r2, #7
 800b1ea:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b1ec:	e00f      	b.n	800b20e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800b1ee:	6839      	ldr	r1, [r7, #0]
 800b1f0:	6878      	ldr	r0, [r7, #4]
 800b1f2:	f000 fa10 	bl	800b616 <USBD_CtlError>
        err++;
 800b1f6:	7afb      	ldrb	r3, [r7, #11]
 800b1f8:	3301      	adds	r3, #1
 800b1fa:	72fb      	strb	r3, [r7, #11]
      break;
 800b1fc:	e007      	b.n	800b20e <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800b1fe:	6839      	ldr	r1, [r7, #0]
 800b200:	6878      	ldr	r0, [r7, #4]
 800b202:	f000 fa08 	bl	800b616 <USBD_CtlError>
      err++;
 800b206:	7afb      	ldrb	r3, [r7, #11]
 800b208:	3301      	adds	r3, #1
 800b20a:	72fb      	strb	r3, [r7, #11]
      break;
 800b20c:	bf00      	nop
  }

  if (err != 0U)
 800b20e:	7afb      	ldrb	r3, [r7, #11]
 800b210:	2b00      	cmp	r3, #0
 800b212:	d11e      	bne.n	800b252 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800b214:	683b      	ldr	r3, [r7, #0]
 800b216:	88db      	ldrh	r3, [r3, #6]
 800b218:	2b00      	cmp	r3, #0
 800b21a:	d016      	beq.n	800b24a <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800b21c:	893b      	ldrh	r3, [r7, #8]
 800b21e:	2b00      	cmp	r3, #0
 800b220:	d00e      	beq.n	800b240 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800b222:	683b      	ldr	r3, [r7, #0]
 800b224:	88da      	ldrh	r2, [r3, #6]
 800b226:	893b      	ldrh	r3, [r7, #8]
 800b228:	4293      	cmp	r3, r2
 800b22a:	bf28      	it	cs
 800b22c:	4613      	movcs	r3, r2
 800b22e:	b29b      	uxth	r3, r3
 800b230:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800b232:	893b      	ldrh	r3, [r7, #8]
 800b234:	461a      	mov	r2, r3
 800b236:	68f9      	ldr	r1, [r7, #12]
 800b238:	6878      	ldr	r0, [r7, #4]
 800b23a:	f000 fa69 	bl	800b710 <USBD_CtlSendData>
 800b23e:	e009      	b.n	800b254 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800b240:	6839      	ldr	r1, [r7, #0]
 800b242:	6878      	ldr	r0, [r7, #4]
 800b244:	f000 f9e7 	bl	800b616 <USBD_CtlError>
 800b248:	e004      	b.n	800b254 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800b24a:	6878      	ldr	r0, [r7, #4]
 800b24c:	f000 faba 	bl	800b7c4 <USBD_CtlSendStatus>
 800b250:	e000      	b.n	800b254 <USBD_GetDescriptor+0x2cc>
    return;
 800b252:	bf00      	nop
  }
}
 800b254:	3710      	adds	r7, #16
 800b256:	46bd      	mov	sp, r7
 800b258:	bd80      	pop	{r7, pc}
 800b25a:	bf00      	nop

0800b25c <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b25c:	b580      	push	{r7, lr}
 800b25e:	b084      	sub	sp, #16
 800b260:	af00      	add	r7, sp, #0
 800b262:	6078      	str	r0, [r7, #4]
 800b264:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800b266:	683b      	ldr	r3, [r7, #0]
 800b268:	889b      	ldrh	r3, [r3, #4]
 800b26a:	2b00      	cmp	r3, #0
 800b26c:	d131      	bne.n	800b2d2 <USBD_SetAddress+0x76>
 800b26e:	683b      	ldr	r3, [r7, #0]
 800b270:	88db      	ldrh	r3, [r3, #6]
 800b272:	2b00      	cmp	r3, #0
 800b274:	d12d      	bne.n	800b2d2 <USBD_SetAddress+0x76>
 800b276:	683b      	ldr	r3, [r7, #0]
 800b278:	885b      	ldrh	r3, [r3, #2]
 800b27a:	2b7f      	cmp	r3, #127	@ 0x7f
 800b27c:	d829      	bhi.n	800b2d2 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800b27e:	683b      	ldr	r3, [r7, #0]
 800b280:	885b      	ldrh	r3, [r3, #2]
 800b282:	b2db      	uxtb	r3, r3
 800b284:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b288:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b28a:	687b      	ldr	r3, [r7, #4]
 800b28c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b290:	b2db      	uxtb	r3, r3
 800b292:	2b03      	cmp	r3, #3
 800b294:	d104      	bne.n	800b2a0 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800b296:	6839      	ldr	r1, [r7, #0]
 800b298:	6878      	ldr	r0, [r7, #4]
 800b29a:	f000 f9bc 	bl	800b616 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b29e:	e01d      	b.n	800b2dc <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	7bfa      	ldrb	r2, [r7, #15]
 800b2a4:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800b2a8:	7bfb      	ldrb	r3, [r7, #15]
 800b2aa:	4619      	mov	r1, r3
 800b2ac:	6878      	ldr	r0, [r7, #4]
 800b2ae:	f000 ff57 	bl	800c160 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800b2b2:	6878      	ldr	r0, [r7, #4]
 800b2b4:	f000 fa86 	bl	800b7c4 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800b2b8:	7bfb      	ldrb	r3, [r7, #15]
 800b2ba:	2b00      	cmp	r3, #0
 800b2bc:	d004      	beq.n	800b2c8 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b2be:	687b      	ldr	r3, [r7, #4]
 800b2c0:	2202      	movs	r2, #2
 800b2c2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b2c6:	e009      	b.n	800b2dc <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800b2c8:	687b      	ldr	r3, [r7, #4]
 800b2ca:	2201      	movs	r2, #1
 800b2cc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b2d0:	e004      	b.n	800b2dc <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800b2d2:	6839      	ldr	r1, [r7, #0]
 800b2d4:	6878      	ldr	r0, [r7, #4]
 800b2d6:	f000 f99e 	bl	800b616 <USBD_CtlError>
  }
}
 800b2da:	bf00      	nop
 800b2dc:	bf00      	nop
 800b2de:	3710      	adds	r7, #16
 800b2e0:	46bd      	mov	sp, r7
 800b2e2:	bd80      	pop	{r7, pc}

0800b2e4 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b2e4:	b580      	push	{r7, lr}
 800b2e6:	b084      	sub	sp, #16
 800b2e8:	af00      	add	r7, sp, #0
 800b2ea:	6078      	str	r0, [r7, #4]
 800b2ec:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b2ee:	2300      	movs	r3, #0
 800b2f0:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800b2f2:	683b      	ldr	r3, [r7, #0]
 800b2f4:	885b      	ldrh	r3, [r3, #2]
 800b2f6:	b2da      	uxtb	r2, r3
 800b2f8:	4b4e      	ldr	r3, [pc, #312]	@ (800b434 <USBD_SetConfig+0x150>)
 800b2fa:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800b2fc:	4b4d      	ldr	r3, [pc, #308]	@ (800b434 <USBD_SetConfig+0x150>)
 800b2fe:	781b      	ldrb	r3, [r3, #0]
 800b300:	2b01      	cmp	r3, #1
 800b302:	d905      	bls.n	800b310 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800b304:	6839      	ldr	r1, [r7, #0]
 800b306:	6878      	ldr	r0, [r7, #4]
 800b308:	f000 f985 	bl	800b616 <USBD_CtlError>
    return USBD_FAIL;
 800b30c:	2303      	movs	r3, #3
 800b30e:	e08c      	b.n	800b42a <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b316:	b2db      	uxtb	r3, r3
 800b318:	2b02      	cmp	r3, #2
 800b31a:	d002      	beq.n	800b322 <USBD_SetConfig+0x3e>
 800b31c:	2b03      	cmp	r3, #3
 800b31e:	d029      	beq.n	800b374 <USBD_SetConfig+0x90>
 800b320:	e075      	b.n	800b40e <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800b322:	4b44      	ldr	r3, [pc, #272]	@ (800b434 <USBD_SetConfig+0x150>)
 800b324:	781b      	ldrb	r3, [r3, #0]
 800b326:	2b00      	cmp	r3, #0
 800b328:	d020      	beq.n	800b36c <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800b32a:	4b42      	ldr	r3, [pc, #264]	@ (800b434 <USBD_SetConfig+0x150>)
 800b32c:	781b      	ldrb	r3, [r3, #0]
 800b32e:	461a      	mov	r2, r3
 800b330:	687b      	ldr	r3, [r7, #4]
 800b332:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800b334:	4b3f      	ldr	r3, [pc, #252]	@ (800b434 <USBD_SetConfig+0x150>)
 800b336:	781b      	ldrb	r3, [r3, #0]
 800b338:	4619      	mov	r1, r3
 800b33a:	6878      	ldr	r0, [r7, #4]
 800b33c:	f7fe ffe3 	bl	800a306 <USBD_SetClassConfig>
 800b340:	4603      	mov	r3, r0
 800b342:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800b344:	7bfb      	ldrb	r3, [r7, #15]
 800b346:	2b00      	cmp	r3, #0
 800b348:	d008      	beq.n	800b35c <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800b34a:	6839      	ldr	r1, [r7, #0]
 800b34c:	6878      	ldr	r0, [r7, #4]
 800b34e:	f000 f962 	bl	800b616 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	2202      	movs	r2, #2
 800b356:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800b35a:	e065      	b.n	800b428 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800b35c:	6878      	ldr	r0, [r7, #4]
 800b35e:	f000 fa31 	bl	800b7c4 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800b362:	687b      	ldr	r3, [r7, #4]
 800b364:	2203      	movs	r2, #3
 800b366:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800b36a:	e05d      	b.n	800b428 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800b36c:	6878      	ldr	r0, [r7, #4]
 800b36e:	f000 fa29 	bl	800b7c4 <USBD_CtlSendStatus>
      break;
 800b372:	e059      	b.n	800b428 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800b374:	4b2f      	ldr	r3, [pc, #188]	@ (800b434 <USBD_SetConfig+0x150>)
 800b376:	781b      	ldrb	r3, [r3, #0]
 800b378:	2b00      	cmp	r3, #0
 800b37a:	d112      	bne.n	800b3a2 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	2202      	movs	r2, #2
 800b380:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800b384:	4b2b      	ldr	r3, [pc, #172]	@ (800b434 <USBD_SetConfig+0x150>)
 800b386:	781b      	ldrb	r3, [r3, #0]
 800b388:	461a      	mov	r2, r3
 800b38a:	687b      	ldr	r3, [r7, #4]
 800b38c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800b38e:	4b29      	ldr	r3, [pc, #164]	@ (800b434 <USBD_SetConfig+0x150>)
 800b390:	781b      	ldrb	r3, [r3, #0]
 800b392:	4619      	mov	r1, r3
 800b394:	6878      	ldr	r0, [r7, #4]
 800b396:	f7fe ffd2 	bl	800a33e <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800b39a:	6878      	ldr	r0, [r7, #4]
 800b39c:	f000 fa12 	bl	800b7c4 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800b3a0:	e042      	b.n	800b428 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800b3a2:	4b24      	ldr	r3, [pc, #144]	@ (800b434 <USBD_SetConfig+0x150>)
 800b3a4:	781b      	ldrb	r3, [r3, #0]
 800b3a6:	461a      	mov	r2, r3
 800b3a8:	687b      	ldr	r3, [r7, #4]
 800b3aa:	685b      	ldr	r3, [r3, #4]
 800b3ac:	429a      	cmp	r2, r3
 800b3ae:	d02a      	beq.n	800b406 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	685b      	ldr	r3, [r3, #4]
 800b3b4:	b2db      	uxtb	r3, r3
 800b3b6:	4619      	mov	r1, r3
 800b3b8:	6878      	ldr	r0, [r7, #4]
 800b3ba:	f7fe ffc0 	bl	800a33e <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800b3be:	4b1d      	ldr	r3, [pc, #116]	@ (800b434 <USBD_SetConfig+0x150>)
 800b3c0:	781b      	ldrb	r3, [r3, #0]
 800b3c2:	461a      	mov	r2, r3
 800b3c4:	687b      	ldr	r3, [r7, #4]
 800b3c6:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800b3c8:	4b1a      	ldr	r3, [pc, #104]	@ (800b434 <USBD_SetConfig+0x150>)
 800b3ca:	781b      	ldrb	r3, [r3, #0]
 800b3cc:	4619      	mov	r1, r3
 800b3ce:	6878      	ldr	r0, [r7, #4]
 800b3d0:	f7fe ff99 	bl	800a306 <USBD_SetClassConfig>
 800b3d4:	4603      	mov	r3, r0
 800b3d6:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800b3d8:	7bfb      	ldrb	r3, [r7, #15]
 800b3da:	2b00      	cmp	r3, #0
 800b3dc:	d00f      	beq.n	800b3fe <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800b3de:	6839      	ldr	r1, [r7, #0]
 800b3e0:	6878      	ldr	r0, [r7, #4]
 800b3e2:	f000 f918 	bl	800b616 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b3e6:	687b      	ldr	r3, [r7, #4]
 800b3e8:	685b      	ldr	r3, [r3, #4]
 800b3ea:	b2db      	uxtb	r3, r3
 800b3ec:	4619      	mov	r1, r3
 800b3ee:	6878      	ldr	r0, [r7, #4]
 800b3f0:	f7fe ffa5 	bl	800a33e <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	2202      	movs	r2, #2
 800b3f8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800b3fc:	e014      	b.n	800b428 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800b3fe:	6878      	ldr	r0, [r7, #4]
 800b400:	f000 f9e0 	bl	800b7c4 <USBD_CtlSendStatus>
      break;
 800b404:	e010      	b.n	800b428 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800b406:	6878      	ldr	r0, [r7, #4]
 800b408:	f000 f9dc 	bl	800b7c4 <USBD_CtlSendStatus>
      break;
 800b40c:	e00c      	b.n	800b428 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800b40e:	6839      	ldr	r1, [r7, #0]
 800b410:	6878      	ldr	r0, [r7, #4]
 800b412:	f000 f900 	bl	800b616 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800b416:	4b07      	ldr	r3, [pc, #28]	@ (800b434 <USBD_SetConfig+0x150>)
 800b418:	781b      	ldrb	r3, [r3, #0]
 800b41a:	4619      	mov	r1, r3
 800b41c:	6878      	ldr	r0, [r7, #4]
 800b41e:	f7fe ff8e 	bl	800a33e <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800b422:	2303      	movs	r3, #3
 800b424:	73fb      	strb	r3, [r7, #15]
      break;
 800b426:	bf00      	nop
  }

  return ret;
 800b428:	7bfb      	ldrb	r3, [r7, #15]
}
 800b42a:	4618      	mov	r0, r3
 800b42c:	3710      	adds	r7, #16
 800b42e:	46bd      	mov	sp, r7
 800b430:	bd80      	pop	{r7, pc}
 800b432:	bf00      	nop
 800b434:	200004bc 	.word	0x200004bc

0800b438 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b438:	b580      	push	{r7, lr}
 800b43a:	b082      	sub	sp, #8
 800b43c:	af00      	add	r7, sp, #0
 800b43e:	6078      	str	r0, [r7, #4]
 800b440:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800b442:	683b      	ldr	r3, [r7, #0]
 800b444:	88db      	ldrh	r3, [r3, #6]
 800b446:	2b01      	cmp	r3, #1
 800b448:	d004      	beq.n	800b454 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800b44a:	6839      	ldr	r1, [r7, #0]
 800b44c:	6878      	ldr	r0, [r7, #4]
 800b44e:	f000 f8e2 	bl	800b616 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800b452:	e023      	b.n	800b49c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b45a:	b2db      	uxtb	r3, r3
 800b45c:	2b02      	cmp	r3, #2
 800b45e:	dc02      	bgt.n	800b466 <USBD_GetConfig+0x2e>
 800b460:	2b00      	cmp	r3, #0
 800b462:	dc03      	bgt.n	800b46c <USBD_GetConfig+0x34>
 800b464:	e015      	b.n	800b492 <USBD_GetConfig+0x5a>
 800b466:	2b03      	cmp	r3, #3
 800b468:	d00b      	beq.n	800b482 <USBD_GetConfig+0x4a>
 800b46a:	e012      	b.n	800b492 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	2200      	movs	r2, #0
 800b470:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800b472:	687b      	ldr	r3, [r7, #4]
 800b474:	3308      	adds	r3, #8
 800b476:	2201      	movs	r2, #1
 800b478:	4619      	mov	r1, r3
 800b47a:	6878      	ldr	r0, [r7, #4]
 800b47c:	f000 f948 	bl	800b710 <USBD_CtlSendData>
        break;
 800b480:	e00c      	b.n	800b49c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	3304      	adds	r3, #4
 800b486:	2201      	movs	r2, #1
 800b488:	4619      	mov	r1, r3
 800b48a:	6878      	ldr	r0, [r7, #4]
 800b48c:	f000 f940 	bl	800b710 <USBD_CtlSendData>
        break;
 800b490:	e004      	b.n	800b49c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800b492:	6839      	ldr	r1, [r7, #0]
 800b494:	6878      	ldr	r0, [r7, #4]
 800b496:	f000 f8be 	bl	800b616 <USBD_CtlError>
        break;
 800b49a:	bf00      	nop
}
 800b49c:	bf00      	nop
 800b49e:	3708      	adds	r7, #8
 800b4a0:	46bd      	mov	sp, r7
 800b4a2:	bd80      	pop	{r7, pc}

0800b4a4 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b4a4:	b580      	push	{r7, lr}
 800b4a6:	b082      	sub	sp, #8
 800b4a8:	af00      	add	r7, sp, #0
 800b4aa:	6078      	str	r0, [r7, #4]
 800b4ac:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b4b4:	b2db      	uxtb	r3, r3
 800b4b6:	3b01      	subs	r3, #1
 800b4b8:	2b02      	cmp	r3, #2
 800b4ba:	d81e      	bhi.n	800b4fa <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800b4bc:	683b      	ldr	r3, [r7, #0]
 800b4be:	88db      	ldrh	r3, [r3, #6]
 800b4c0:	2b02      	cmp	r3, #2
 800b4c2:	d004      	beq.n	800b4ce <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800b4c4:	6839      	ldr	r1, [r7, #0]
 800b4c6:	6878      	ldr	r0, [r7, #4]
 800b4c8:	f000 f8a5 	bl	800b616 <USBD_CtlError>
        break;
 800b4cc:	e01a      	b.n	800b504 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800b4ce:	687b      	ldr	r3, [r7, #4]
 800b4d0:	2201      	movs	r2, #1
 800b4d2:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800b4da:	2b00      	cmp	r3, #0
 800b4dc:	d005      	beq.n	800b4ea <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800b4de:	687b      	ldr	r3, [r7, #4]
 800b4e0:	68db      	ldr	r3, [r3, #12]
 800b4e2:	f043 0202 	orr.w	r2, r3, #2
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800b4ea:	687b      	ldr	r3, [r7, #4]
 800b4ec:	330c      	adds	r3, #12
 800b4ee:	2202      	movs	r2, #2
 800b4f0:	4619      	mov	r1, r3
 800b4f2:	6878      	ldr	r0, [r7, #4]
 800b4f4:	f000 f90c 	bl	800b710 <USBD_CtlSendData>
      break;
 800b4f8:	e004      	b.n	800b504 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800b4fa:	6839      	ldr	r1, [r7, #0]
 800b4fc:	6878      	ldr	r0, [r7, #4]
 800b4fe:	f000 f88a 	bl	800b616 <USBD_CtlError>
      break;
 800b502:	bf00      	nop
  }
}
 800b504:	bf00      	nop
 800b506:	3708      	adds	r7, #8
 800b508:	46bd      	mov	sp, r7
 800b50a:	bd80      	pop	{r7, pc}

0800b50c <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b50c:	b580      	push	{r7, lr}
 800b50e:	b082      	sub	sp, #8
 800b510:	af00      	add	r7, sp, #0
 800b512:	6078      	str	r0, [r7, #4]
 800b514:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b516:	683b      	ldr	r3, [r7, #0]
 800b518:	885b      	ldrh	r3, [r3, #2]
 800b51a:	2b01      	cmp	r3, #1
 800b51c:	d107      	bne.n	800b52e <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	2201      	movs	r2, #1
 800b522:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800b526:	6878      	ldr	r0, [r7, #4]
 800b528:	f000 f94c 	bl	800b7c4 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800b52c:	e013      	b.n	800b556 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800b52e:	683b      	ldr	r3, [r7, #0]
 800b530:	885b      	ldrh	r3, [r3, #2]
 800b532:	2b02      	cmp	r3, #2
 800b534:	d10b      	bne.n	800b54e <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800b536:	683b      	ldr	r3, [r7, #0]
 800b538:	889b      	ldrh	r3, [r3, #4]
 800b53a:	0a1b      	lsrs	r3, r3, #8
 800b53c:	b29b      	uxth	r3, r3
 800b53e:	b2da      	uxtb	r2, r3
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800b546:	6878      	ldr	r0, [r7, #4]
 800b548:	f000 f93c 	bl	800b7c4 <USBD_CtlSendStatus>
}
 800b54c:	e003      	b.n	800b556 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800b54e:	6839      	ldr	r1, [r7, #0]
 800b550:	6878      	ldr	r0, [r7, #4]
 800b552:	f000 f860 	bl	800b616 <USBD_CtlError>
}
 800b556:	bf00      	nop
 800b558:	3708      	adds	r7, #8
 800b55a:	46bd      	mov	sp, r7
 800b55c:	bd80      	pop	{r7, pc}

0800b55e <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b55e:	b580      	push	{r7, lr}
 800b560:	b082      	sub	sp, #8
 800b562:	af00      	add	r7, sp, #0
 800b564:	6078      	str	r0, [r7, #4]
 800b566:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b56e:	b2db      	uxtb	r3, r3
 800b570:	3b01      	subs	r3, #1
 800b572:	2b02      	cmp	r3, #2
 800b574:	d80b      	bhi.n	800b58e <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b576:	683b      	ldr	r3, [r7, #0]
 800b578:	885b      	ldrh	r3, [r3, #2]
 800b57a:	2b01      	cmp	r3, #1
 800b57c:	d10c      	bne.n	800b598 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800b57e:	687b      	ldr	r3, [r7, #4]
 800b580:	2200      	movs	r2, #0
 800b582:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800b586:	6878      	ldr	r0, [r7, #4]
 800b588:	f000 f91c 	bl	800b7c4 <USBD_CtlSendStatus>
      }
      break;
 800b58c:	e004      	b.n	800b598 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800b58e:	6839      	ldr	r1, [r7, #0]
 800b590:	6878      	ldr	r0, [r7, #4]
 800b592:	f000 f840 	bl	800b616 <USBD_CtlError>
      break;
 800b596:	e000      	b.n	800b59a <USBD_ClrFeature+0x3c>
      break;
 800b598:	bf00      	nop
  }
}
 800b59a:	bf00      	nop
 800b59c:	3708      	adds	r7, #8
 800b59e:	46bd      	mov	sp, r7
 800b5a0:	bd80      	pop	{r7, pc}

0800b5a2 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800b5a2:	b580      	push	{r7, lr}
 800b5a4:	b084      	sub	sp, #16
 800b5a6:	af00      	add	r7, sp, #0
 800b5a8:	6078      	str	r0, [r7, #4]
 800b5aa:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800b5ac:	683b      	ldr	r3, [r7, #0]
 800b5ae:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800b5b0:	68fb      	ldr	r3, [r7, #12]
 800b5b2:	781a      	ldrb	r2, [r3, #0]
 800b5b4:	687b      	ldr	r3, [r7, #4]
 800b5b6:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800b5b8:	68fb      	ldr	r3, [r7, #12]
 800b5ba:	3301      	adds	r3, #1
 800b5bc:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800b5be:	68fb      	ldr	r3, [r7, #12]
 800b5c0:	781a      	ldrb	r2, [r3, #0]
 800b5c2:	687b      	ldr	r3, [r7, #4]
 800b5c4:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800b5c6:	68fb      	ldr	r3, [r7, #12]
 800b5c8:	3301      	adds	r3, #1
 800b5ca:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800b5cc:	68f8      	ldr	r0, [r7, #12]
 800b5ce:	f7ff fa40 	bl	800aa52 <SWAPBYTE>
 800b5d2:	4603      	mov	r3, r0
 800b5d4:	461a      	mov	r2, r3
 800b5d6:	687b      	ldr	r3, [r7, #4]
 800b5d8:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800b5da:	68fb      	ldr	r3, [r7, #12]
 800b5dc:	3301      	adds	r3, #1
 800b5de:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b5e0:	68fb      	ldr	r3, [r7, #12]
 800b5e2:	3301      	adds	r3, #1
 800b5e4:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800b5e6:	68f8      	ldr	r0, [r7, #12]
 800b5e8:	f7ff fa33 	bl	800aa52 <SWAPBYTE>
 800b5ec:	4603      	mov	r3, r0
 800b5ee:	461a      	mov	r2, r3
 800b5f0:	687b      	ldr	r3, [r7, #4]
 800b5f2:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800b5f4:	68fb      	ldr	r3, [r7, #12]
 800b5f6:	3301      	adds	r3, #1
 800b5f8:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b5fa:	68fb      	ldr	r3, [r7, #12]
 800b5fc:	3301      	adds	r3, #1
 800b5fe:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800b600:	68f8      	ldr	r0, [r7, #12]
 800b602:	f7ff fa26 	bl	800aa52 <SWAPBYTE>
 800b606:	4603      	mov	r3, r0
 800b608:	461a      	mov	r2, r3
 800b60a:	687b      	ldr	r3, [r7, #4]
 800b60c:	80da      	strh	r2, [r3, #6]
}
 800b60e:	bf00      	nop
 800b610:	3710      	adds	r7, #16
 800b612:	46bd      	mov	sp, r7
 800b614:	bd80      	pop	{r7, pc}

0800b616 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b616:	b580      	push	{r7, lr}
 800b618:	b082      	sub	sp, #8
 800b61a:	af00      	add	r7, sp, #0
 800b61c:	6078      	str	r0, [r7, #4]
 800b61e:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800b620:	2180      	movs	r1, #128	@ 0x80
 800b622:	6878      	ldr	r0, [r7, #4]
 800b624:	f000 fd32 	bl	800c08c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800b628:	2100      	movs	r1, #0
 800b62a:	6878      	ldr	r0, [r7, #4]
 800b62c:	f000 fd2e 	bl	800c08c <USBD_LL_StallEP>
}
 800b630:	bf00      	nop
 800b632:	3708      	adds	r7, #8
 800b634:	46bd      	mov	sp, r7
 800b636:	bd80      	pop	{r7, pc}

0800b638 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800b638:	b580      	push	{r7, lr}
 800b63a:	b086      	sub	sp, #24
 800b63c:	af00      	add	r7, sp, #0
 800b63e:	60f8      	str	r0, [r7, #12]
 800b640:	60b9      	str	r1, [r7, #8]
 800b642:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800b644:	2300      	movs	r3, #0
 800b646:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800b648:	68fb      	ldr	r3, [r7, #12]
 800b64a:	2b00      	cmp	r3, #0
 800b64c:	d042      	beq.n	800b6d4 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800b64e:	68fb      	ldr	r3, [r7, #12]
 800b650:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800b652:	6938      	ldr	r0, [r7, #16]
 800b654:	f000 f842 	bl	800b6dc <USBD_GetLen>
 800b658:	4603      	mov	r3, r0
 800b65a:	3301      	adds	r3, #1
 800b65c:	005b      	lsls	r3, r3, #1
 800b65e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b662:	d808      	bhi.n	800b676 <USBD_GetString+0x3e>
 800b664:	6938      	ldr	r0, [r7, #16]
 800b666:	f000 f839 	bl	800b6dc <USBD_GetLen>
 800b66a:	4603      	mov	r3, r0
 800b66c:	3301      	adds	r3, #1
 800b66e:	b29b      	uxth	r3, r3
 800b670:	005b      	lsls	r3, r3, #1
 800b672:	b29a      	uxth	r2, r3
 800b674:	e001      	b.n	800b67a <USBD_GetString+0x42>
 800b676:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800b67e:	7dfb      	ldrb	r3, [r7, #23]
 800b680:	68ba      	ldr	r2, [r7, #8]
 800b682:	4413      	add	r3, r2
 800b684:	687a      	ldr	r2, [r7, #4]
 800b686:	7812      	ldrb	r2, [r2, #0]
 800b688:	701a      	strb	r2, [r3, #0]
  idx++;
 800b68a:	7dfb      	ldrb	r3, [r7, #23]
 800b68c:	3301      	adds	r3, #1
 800b68e:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800b690:	7dfb      	ldrb	r3, [r7, #23]
 800b692:	68ba      	ldr	r2, [r7, #8]
 800b694:	4413      	add	r3, r2
 800b696:	2203      	movs	r2, #3
 800b698:	701a      	strb	r2, [r3, #0]
  idx++;
 800b69a:	7dfb      	ldrb	r3, [r7, #23]
 800b69c:	3301      	adds	r3, #1
 800b69e:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800b6a0:	e013      	b.n	800b6ca <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800b6a2:	7dfb      	ldrb	r3, [r7, #23]
 800b6a4:	68ba      	ldr	r2, [r7, #8]
 800b6a6:	4413      	add	r3, r2
 800b6a8:	693a      	ldr	r2, [r7, #16]
 800b6aa:	7812      	ldrb	r2, [r2, #0]
 800b6ac:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800b6ae:	693b      	ldr	r3, [r7, #16]
 800b6b0:	3301      	adds	r3, #1
 800b6b2:	613b      	str	r3, [r7, #16]
    idx++;
 800b6b4:	7dfb      	ldrb	r3, [r7, #23]
 800b6b6:	3301      	adds	r3, #1
 800b6b8:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800b6ba:	7dfb      	ldrb	r3, [r7, #23]
 800b6bc:	68ba      	ldr	r2, [r7, #8]
 800b6be:	4413      	add	r3, r2
 800b6c0:	2200      	movs	r2, #0
 800b6c2:	701a      	strb	r2, [r3, #0]
    idx++;
 800b6c4:	7dfb      	ldrb	r3, [r7, #23]
 800b6c6:	3301      	adds	r3, #1
 800b6c8:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800b6ca:	693b      	ldr	r3, [r7, #16]
 800b6cc:	781b      	ldrb	r3, [r3, #0]
 800b6ce:	2b00      	cmp	r3, #0
 800b6d0:	d1e7      	bne.n	800b6a2 <USBD_GetString+0x6a>
 800b6d2:	e000      	b.n	800b6d6 <USBD_GetString+0x9e>
    return;
 800b6d4:	bf00      	nop
  }
}
 800b6d6:	3718      	adds	r7, #24
 800b6d8:	46bd      	mov	sp, r7
 800b6da:	bd80      	pop	{r7, pc}

0800b6dc <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800b6dc:	b480      	push	{r7}
 800b6de:	b085      	sub	sp, #20
 800b6e0:	af00      	add	r7, sp, #0
 800b6e2:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800b6e4:	2300      	movs	r3, #0
 800b6e6:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800b6e8:	687b      	ldr	r3, [r7, #4]
 800b6ea:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800b6ec:	e005      	b.n	800b6fa <USBD_GetLen+0x1e>
  {
    len++;
 800b6ee:	7bfb      	ldrb	r3, [r7, #15]
 800b6f0:	3301      	adds	r3, #1
 800b6f2:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800b6f4:	68bb      	ldr	r3, [r7, #8]
 800b6f6:	3301      	adds	r3, #1
 800b6f8:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800b6fa:	68bb      	ldr	r3, [r7, #8]
 800b6fc:	781b      	ldrb	r3, [r3, #0]
 800b6fe:	2b00      	cmp	r3, #0
 800b700:	d1f5      	bne.n	800b6ee <USBD_GetLen+0x12>
  }

  return len;
 800b702:	7bfb      	ldrb	r3, [r7, #15]
}
 800b704:	4618      	mov	r0, r3
 800b706:	3714      	adds	r7, #20
 800b708:	46bd      	mov	sp, r7
 800b70a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b70e:	4770      	bx	lr

0800b710 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800b710:	b580      	push	{r7, lr}
 800b712:	b084      	sub	sp, #16
 800b714:	af00      	add	r7, sp, #0
 800b716:	60f8      	str	r0, [r7, #12]
 800b718:	60b9      	str	r1, [r7, #8]
 800b71a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800b71c:	68fb      	ldr	r3, [r7, #12]
 800b71e:	2202      	movs	r2, #2
 800b720:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800b724:	68fb      	ldr	r3, [r7, #12]
 800b726:	687a      	ldr	r2, [r7, #4]
 800b728:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800b72a:	68fb      	ldr	r3, [r7, #12]
 800b72c:	687a      	ldr	r2, [r7, #4]
 800b72e:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	68ba      	ldr	r2, [r7, #8]
 800b734:	2100      	movs	r1, #0
 800b736:	68f8      	ldr	r0, [r7, #12]
 800b738:	f000 fd31 	bl	800c19e <USBD_LL_Transmit>

  return USBD_OK;
 800b73c:	2300      	movs	r3, #0
}
 800b73e:	4618      	mov	r0, r3
 800b740:	3710      	adds	r7, #16
 800b742:	46bd      	mov	sp, r7
 800b744:	bd80      	pop	{r7, pc}

0800b746 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800b746:	b580      	push	{r7, lr}
 800b748:	b084      	sub	sp, #16
 800b74a:	af00      	add	r7, sp, #0
 800b74c:	60f8      	str	r0, [r7, #12]
 800b74e:	60b9      	str	r1, [r7, #8]
 800b750:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b752:	687b      	ldr	r3, [r7, #4]
 800b754:	68ba      	ldr	r2, [r7, #8]
 800b756:	2100      	movs	r1, #0
 800b758:	68f8      	ldr	r0, [r7, #12]
 800b75a:	f000 fd20 	bl	800c19e <USBD_LL_Transmit>

  return USBD_OK;
 800b75e:	2300      	movs	r3, #0
}
 800b760:	4618      	mov	r0, r3
 800b762:	3710      	adds	r7, #16
 800b764:	46bd      	mov	sp, r7
 800b766:	bd80      	pop	{r7, pc}

0800b768 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800b768:	b580      	push	{r7, lr}
 800b76a:	b084      	sub	sp, #16
 800b76c:	af00      	add	r7, sp, #0
 800b76e:	60f8      	str	r0, [r7, #12]
 800b770:	60b9      	str	r1, [r7, #8]
 800b772:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800b774:	68fb      	ldr	r3, [r7, #12]
 800b776:	2203      	movs	r2, #3
 800b778:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800b77c:	68fb      	ldr	r3, [r7, #12]
 800b77e:	687a      	ldr	r2, [r7, #4]
 800b780:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800b784:	68fb      	ldr	r3, [r7, #12]
 800b786:	687a      	ldr	r2, [r7, #4]
 800b788:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b78c:	687b      	ldr	r3, [r7, #4]
 800b78e:	68ba      	ldr	r2, [r7, #8]
 800b790:	2100      	movs	r1, #0
 800b792:	68f8      	ldr	r0, [r7, #12]
 800b794:	f000 fd24 	bl	800c1e0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b798:	2300      	movs	r3, #0
}
 800b79a:	4618      	mov	r0, r3
 800b79c:	3710      	adds	r7, #16
 800b79e:	46bd      	mov	sp, r7
 800b7a0:	bd80      	pop	{r7, pc}

0800b7a2 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800b7a2:	b580      	push	{r7, lr}
 800b7a4:	b084      	sub	sp, #16
 800b7a6:	af00      	add	r7, sp, #0
 800b7a8:	60f8      	str	r0, [r7, #12]
 800b7aa:	60b9      	str	r1, [r7, #8]
 800b7ac:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b7ae:	687b      	ldr	r3, [r7, #4]
 800b7b0:	68ba      	ldr	r2, [r7, #8]
 800b7b2:	2100      	movs	r1, #0
 800b7b4:	68f8      	ldr	r0, [r7, #12]
 800b7b6:	f000 fd13 	bl	800c1e0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b7ba:	2300      	movs	r3, #0
}
 800b7bc:	4618      	mov	r0, r3
 800b7be:	3710      	adds	r7, #16
 800b7c0:	46bd      	mov	sp, r7
 800b7c2:	bd80      	pop	{r7, pc}

0800b7c4 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800b7c4:	b580      	push	{r7, lr}
 800b7c6:	b082      	sub	sp, #8
 800b7c8:	af00      	add	r7, sp, #0
 800b7ca:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800b7cc:	687b      	ldr	r3, [r7, #4]
 800b7ce:	2204      	movs	r2, #4
 800b7d0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800b7d4:	2300      	movs	r3, #0
 800b7d6:	2200      	movs	r2, #0
 800b7d8:	2100      	movs	r1, #0
 800b7da:	6878      	ldr	r0, [r7, #4]
 800b7dc:	f000 fcdf 	bl	800c19e <USBD_LL_Transmit>

  return USBD_OK;
 800b7e0:	2300      	movs	r3, #0
}
 800b7e2:	4618      	mov	r0, r3
 800b7e4:	3708      	adds	r7, #8
 800b7e6:	46bd      	mov	sp, r7
 800b7e8:	bd80      	pop	{r7, pc}

0800b7ea <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800b7ea:	b580      	push	{r7, lr}
 800b7ec:	b082      	sub	sp, #8
 800b7ee:	af00      	add	r7, sp, #0
 800b7f0:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800b7f2:	687b      	ldr	r3, [r7, #4]
 800b7f4:	2205      	movs	r2, #5
 800b7f6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b7fa:	2300      	movs	r3, #0
 800b7fc:	2200      	movs	r2, #0
 800b7fe:	2100      	movs	r1, #0
 800b800:	6878      	ldr	r0, [r7, #4]
 800b802:	f000 fced 	bl	800c1e0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b806:	2300      	movs	r3, #0
}
 800b808:	4618      	mov	r0, r3
 800b80a:	3708      	adds	r7, #8
 800b80c:	46bd      	mov	sp, r7
 800b80e:	bd80      	pop	{r7, pc}

0800b810 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800b810:	b580      	push	{r7, lr}
 800b812:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800b814:	2200      	movs	r2, #0
 800b816:	4912      	ldr	r1, [pc, #72]	@ (800b860 <MX_USB_DEVICE_Init+0x50>)
 800b818:	4812      	ldr	r0, [pc, #72]	@ (800b864 <MX_USB_DEVICE_Init+0x54>)
 800b81a:	f7fe fcf7 	bl	800a20c <USBD_Init>
 800b81e:	4603      	mov	r3, r0
 800b820:	2b00      	cmp	r3, #0
 800b822:	d001      	beq.n	800b828 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800b824:	f7f5 ffb0 	bl	8001788 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800b828:	490f      	ldr	r1, [pc, #60]	@ (800b868 <MX_USB_DEVICE_Init+0x58>)
 800b82a:	480e      	ldr	r0, [pc, #56]	@ (800b864 <MX_USB_DEVICE_Init+0x54>)
 800b82c:	f7fe fd1e 	bl	800a26c <USBD_RegisterClass>
 800b830:	4603      	mov	r3, r0
 800b832:	2b00      	cmp	r3, #0
 800b834:	d001      	beq.n	800b83a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800b836:	f7f5 ffa7 	bl	8001788 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800b83a:	490c      	ldr	r1, [pc, #48]	@ (800b86c <MX_USB_DEVICE_Init+0x5c>)
 800b83c:	4809      	ldr	r0, [pc, #36]	@ (800b864 <MX_USB_DEVICE_Init+0x54>)
 800b83e:	f7fe fc15 	bl	800a06c <USBD_CDC_RegisterInterface>
 800b842:	4603      	mov	r3, r0
 800b844:	2b00      	cmp	r3, #0
 800b846:	d001      	beq.n	800b84c <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800b848:	f7f5 ff9e 	bl	8001788 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800b84c:	4805      	ldr	r0, [pc, #20]	@ (800b864 <MX_USB_DEVICE_Init+0x54>)
 800b84e:	f7fe fd43 	bl	800a2d8 <USBD_Start>
 800b852:	4603      	mov	r3, r0
 800b854:	2b00      	cmp	r3, #0
 800b856:	d001      	beq.n	800b85c <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800b858:	f7f5 ff96 	bl	8001788 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800b85c:	bf00      	nop
 800b85e:	bd80      	pop	{r7, pc}
 800b860:	200000b4 	.word	0x200000b4
 800b864:	200004c0 	.word	0x200004c0
 800b868:	20000018 	.word	0x20000018
 800b86c:	200000a0 	.word	0x200000a0

0800b870 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800b870:	b580      	push	{r7, lr}
 800b872:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800b874:	2200      	movs	r2, #0
 800b876:	4905      	ldr	r1, [pc, #20]	@ (800b88c <CDC_Init_FS+0x1c>)
 800b878:	4805      	ldr	r0, [pc, #20]	@ (800b890 <CDC_Init_FS+0x20>)
 800b87a:	f7fe fc11 	bl	800a0a0 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800b87e:	4905      	ldr	r1, [pc, #20]	@ (800b894 <CDC_Init_FS+0x24>)
 800b880:	4803      	ldr	r0, [pc, #12]	@ (800b890 <CDC_Init_FS+0x20>)
 800b882:	f7fe fc2f 	bl	800a0e4 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800b886:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800b888:	4618      	mov	r0, r3
 800b88a:	bd80      	pop	{r7, pc}
 800b88c:	20000f9c 	.word	0x20000f9c
 800b890:	200004c0 	.word	0x200004c0
 800b894:	2000079c 	.word	0x2000079c

0800b898 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800b898:	b480      	push	{r7}
 800b89a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800b89c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800b89e:	4618      	mov	r0, r3
 800b8a0:	46bd      	mov	sp, r7
 800b8a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8a6:	4770      	bx	lr

0800b8a8 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800b8a8:	b480      	push	{r7}
 800b8aa:	b083      	sub	sp, #12
 800b8ac:	af00      	add	r7, sp, #0
 800b8ae:	4603      	mov	r3, r0
 800b8b0:	6039      	str	r1, [r7, #0]
 800b8b2:	71fb      	strb	r3, [r7, #7]
 800b8b4:	4613      	mov	r3, r2
 800b8b6:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800b8b8:	79fb      	ldrb	r3, [r7, #7]
 800b8ba:	2b23      	cmp	r3, #35	@ 0x23
 800b8bc:	f200 8098 	bhi.w	800b9f0 <CDC_Control_FS+0x148>
 800b8c0:	a201      	add	r2, pc, #4	@ (adr r2, 800b8c8 <CDC_Control_FS+0x20>)
 800b8c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b8c6:	bf00      	nop
 800b8c8:	0800b9f1 	.word	0x0800b9f1
 800b8cc:	0800b9f1 	.word	0x0800b9f1
 800b8d0:	0800b9f1 	.word	0x0800b9f1
 800b8d4:	0800b9f1 	.word	0x0800b9f1
 800b8d8:	0800b9f1 	.word	0x0800b9f1
 800b8dc:	0800b9f1 	.word	0x0800b9f1
 800b8e0:	0800b9f1 	.word	0x0800b9f1
 800b8e4:	0800b9f1 	.word	0x0800b9f1
 800b8e8:	0800b9f1 	.word	0x0800b9f1
 800b8ec:	0800b9f1 	.word	0x0800b9f1
 800b8f0:	0800b9f1 	.word	0x0800b9f1
 800b8f4:	0800b9f1 	.word	0x0800b9f1
 800b8f8:	0800b9f1 	.word	0x0800b9f1
 800b8fc:	0800b9f1 	.word	0x0800b9f1
 800b900:	0800b9f1 	.word	0x0800b9f1
 800b904:	0800b9f1 	.word	0x0800b9f1
 800b908:	0800b9f1 	.word	0x0800b9f1
 800b90c:	0800b9f1 	.word	0x0800b9f1
 800b910:	0800b9f1 	.word	0x0800b9f1
 800b914:	0800b9f1 	.word	0x0800b9f1
 800b918:	0800b9f1 	.word	0x0800b9f1
 800b91c:	0800b9f1 	.word	0x0800b9f1
 800b920:	0800b9f1 	.word	0x0800b9f1
 800b924:	0800b9f1 	.word	0x0800b9f1
 800b928:	0800b9f1 	.word	0x0800b9f1
 800b92c:	0800b9f1 	.word	0x0800b9f1
 800b930:	0800b9f1 	.word	0x0800b9f1
 800b934:	0800b9f1 	.word	0x0800b9f1
 800b938:	0800b9f1 	.word	0x0800b9f1
 800b93c:	0800b9f1 	.word	0x0800b9f1
 800b940:	0800b9f1 	.word	0x0800b9f1
 800b944:	0800b9f1 	.word	0x0800b9f1
 800b948:	0800b959 	.word	0x0800b959
 800b94c:	0800b99d 	.word	0x0800b99d
 800b950:	0800b9f1 	.word	0x0800b9f1
 800b954:	0800b9f1 	.word	0x0800b9f1
  /*                                        3 - Mark                             */
  /*                                        4 - Space                            */
  /* 6      | bDataBits  |   1   | Number Data bits (5, 6, 7, 8 or 16).          */
  /*******************************************************************************/
    case CDC_SET_LINE_CODING:
      LineCoding.bitrate = (uint32_t) (pbuf[0] | (pbuf[1] << 8) | (pbuf[2] << 16) | (pbuf[3] << 24));
 800b958:	683b      	ldr	r3, [r7, #0]
 800b95a:	781b      	ldrb	r3, [r3, #0]
 800b95c:	461a      	mov	r2, r3
 800b95e:	683b      	ldr	r3, [r7, #0]
 800b960:	3301      	adds	r3, #1
 800b962:	781b      	ldrb	r3, [r3, #0]
 800b964:	021b      	lsls	r3, r3, #8
 800b966:	431a      	orrs	r2, r3
 800b968:	683b      	ldr	r3, [r7, #0]
 800b96a:	3302      	adds	r3, #2
 800b96c:	781b      	ldrb	r3, [r3, #0]
 800b96e:	041b      	lsls	r3, r3, #16
 800b970:	431a      	orrs	r2, r3
 800b972:	683b      	ldr	r3, [r7, #0]
 800b974:	3303      	adds	r3, #3
 800b976:	781b      	ldrb	r3, [r3, #0]
 800b978:	061b      	lsls	r3, r3, #24
 800b97a:	4313      	orrs	r3, r2
 800b97c:	461a      	mov	r2, r3
 800b97e:	4b20      	ldr	r3, [pc, #128]	@ (800ba00 <CDC_Control_FS+0x158>)
 800b980:	601a      	str	r2, [r3, #0]
      LineCoding.format = pbuf[4];
 800b982:	683b      	ldr	r3, [r7, #0]
 800b984:	791a      	ldrb	r2, [r3, #4]
 800b986:	4b1e      	ldr	r3, [pc, #120]	@ (800ba00 <CDC_Control_FS+0x158>)
 800b988:	711a      	strb	r2, [r3, #4]
      LineCoding.paritytype = pbuf[5];
 800b98a:	683b      	ldr	r3, [r7, #0]
 800b98c:	795a      	ldrb	r2, [r3, #5]
 800b98e:	4b1c      	ldr	r3, [pc, #112]	@ (800ba00 <CDC_Control_FS+0x158>)
 800b990:	715a      	strb	r2, [r3, #5]
      LineCoding.datatype = pbuf[6];
 800b992:	683b      	ldr	r3, [r7, #0]
 800b994:	799a      	ldrb	r2, [r3, #6]
 800b996:	4b1a      	ldr	r3, [pc, #104]	@ (800ba00 <CDC_Control_FS+0x158>)
 800b998:	719a      	strb	r2, [r3, #6]
      break;
 800b99a:	e02a      	b.n	800b9f2 <CDC_Control_FS+0x14a>

    case CDC_GET_LINE_CODING:
      pbuf[0] = (uint8_t) (LineCoding.bitrate);
 800b99c:	4b18      	ldr	r3, [pc, #96]	@ (800ba00 <CDC_Control_FS+0x158>)
 800b99e:	681b      	ldr	r3, [r3, #0]
 800b9a0:	b2da      	uxtb	r2, r3
 800b9a2:	683b      	ldr	r3, [r7, #0]
 800b9a4:	701a      	strb	r2, [r3, #0]
      pbuf[1] = (uint8_t) (LineCoding.bitrate >> 8);
 800b9a6:	4b16      	ldr	r3, [pc, #88]	@ (800ba00 <CDC_Control_FS+0x158>)
 800b9a8:	681b      	ldr	r3, [r3, #0]
 800b9aa:	0a1a      	lsrs	r2, r3, #8
 800b9ac:	683b      	ldr	r3, [r7, #0]
 800b9ae:	3301      	adds	r3, #1
 800b9b0:	b2d2      	uxtb	r2, r2
 800b9b2:	701a      	strb	r2, [r3, #0]
      pbuf[2] = (uint8_t) (LineCoding.bitrate >> 16);
 800b9b4:	4b12      	ldr	r3, [pc, #72]	@ (800ba00 <CDC_Control_FS+0x158>)
 800b9b6:	681b      	ldr	r3, [r3, #0]
 800b9b8:	0c1a      	lsrs	r2, r3, #16
 800b9ba:	683b      	ldr	r3, [r7, #0]
 800b9bc:	3302      	adds	r3, #2
 800b9be:	b2d2      	uxtb	r2, r2
 800b9c0:	701a      	strb	r2, [r3, #0]
      pbuf[3] = (uint8_t) (LineCoding.bitrate >> 24);
 800b9c2:	4b0f      	ldr	r3, [pc, #60]	@ (800ba00 <CDC_Control_FS+0x158>)
 800b9c4:	681b      	ldr	r3, [r3, #0]
 800b9c6:	0e1a      	lsrs	r2, r3, #24
 800b9c8:	683b      	ldr	r3, [r7, #0]
 800b9ca:	3303      	adds	r3, #3
 800b9cc:	b2d2      	uxtb	r2, r2
 800b9ce:	701a      	strb	r2, [r3, #0]
      pbuf[4] = LineCoding.format;
 800b9d0:	683b      	ldr	r3, [r7, #0]
 800b9d2:	3304      	adds	r3, #4
 800b9d4:	4a0a      	ldr	r2, [pc, #40]	@ (800ba00 <CDC_Control_FS+0x158>)
 800b9d6:	7912      	ldrb	r2, [r2, #4]
 800b9d8:	701a      	strb	r2, [r3, #0]
      pbuf[5] = LineCoding.paritytype;
 800b9da:	683b      	ldr	r3, [r7, #0]
 800b9dc:	3305      	adds	r3, #5
 800b9de:	4a08      	ldr	r2, [pc, #32]	@ (800ba00 <CDC_Control_FS+0x158>)
 800b9e0:	7952      	ldrb	r2, [r2, #5]
 800b9e2:	701a      	strb	r2, [r3, #0]
      pbuf[6] = LineCoding.datatype;
 800b9e4:	683b      	ldr	r3, [r7, #0]
 800b9e6:	3306      	adds	r3, #6
 800b9e8:	4a05      	ldr	r2, [pc, #20]	@ (800ba00 <CDC_Control_FS+0x158>)
 800b9ea:	7992      	ldrb	r2, [r2, #6]
 800b9ec:	701a      	strb	r2, [r3, #0]
      break;
 800b9ee:	e000      	b.n	800b9f2 <CDC_Control_FS+0x14a>
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800b9f0:	bf00      	nop
  }

  return (USBD_OK);
 800b9f2:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800b9f4:	4618      	mov	r0, r3
 800b9f6:	370c      	adds	r7, #12
 800b9f8:	46bd      	mov	sp, r7
 800b9fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9fe:	4770      	bx	lr
 800ba00:	20000098 	.word	0x20000098

0800ba04 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800ba04:	b580      	push	{r7, lr}
 800ba06:	b082      	sub	sp, #8
 800ba08:	af00      	add	r7, sp, #0
 800ba0a:	6078      	str	r0, [r7, #4]
 800ba0c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800ba0e:	6879      	ldr	r1, [r7, #4]
 800ba10:	4805      	ldr	r0, [pc, #20]	@ (800ba28 <CDC_Receive_FS+0x24>)
 800ba12:	f7fe fb67 	bl	800a0e4 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800ba16:	4804      	ldr	r0, [pc, #16]	@ (800ba28 <CDC_Receive_FS+0x24>)
 800ba18:	f7fe fbc2 	bl	800a1a0 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800ba1c:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800ba1e:	4618      	mov	r0, r3
 800ba20:	3708      	adds	r7, #8
 800ba22:	46bd      	mov	sp, r7
 800ba24:	bd80      	pop	{r7, pc}
 800ba26:	bf00      	nop
 800ba28:	200004c0 	.word	0x200004c0

0800ba2c <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800ba2c:	b580      	push	{r7, lr}
 800ba2e:	b084      	sub	sp, #16
 800ba30:	af00      	add	r7, sp, #0
 800ba32:	6078      	str	r0, [r7, #4]
 800ba34:	460b      	mov	r3, r1
 800ba36:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800ba38:	2300      	movs	r3, #0
 800ba3a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800ba3c:	4b0d      	ldr	r3, [pc, #52]	@ (800ba74 <CDC_Transmit_FS+0x48>)
 800ba3e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ba42:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800ba44:	68bb      	ldr	r3, [r7, #8]
 800ba46:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800ba4a:	2b00      	cmp	r3, #0
 800ba4c:	d001      	beq.n	800ba52 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800ba4e:	2301      	movs	r3, #1
 800ba50:	e00b      	b.n	800ba6a <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800ba52:	887b      	ldrh	r3, [r7, #2]
 800ba54:	461a      	mov	r2, r3
 800ba56:	6879      	ldr	r1, [r7, #4]
 800ba58:	4806      	ldr	r0, [pc, #24]	@ (800ba74 <CDC_Transmit_FS+0x48>)
 800ba5a:	f7fe fb21 	bl	800a0a0 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800ba5e:	4805      	ldr	r0, [pc, #20]	@ (800ba74 <CDC_Transmit_FS+0x48>)
 800ba60:	f7fe fb5e 	bl	800a120 <USBD_CDC_TransmitPacket>
 800ba64:	4603      	mov	r3, r0
 800ba66:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800ba68:	7bfb      	ldrb	r3, [r7, #15]
}
 800ba6a:	4618      	mov	r0, r3
 800ba6c:	3710      	adds	r7, #16
 800ba6e:	46bd      	mov	sp, r7
 800ba70:	bd80      	pop	{r7, pc}
 800ba72:	bf00      	nop
 800ba74:	200004c0 	.word	0x200004c0

0800ba78 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800ba78:	b480      	push	{r7}
 800ba7a:	b087      	sub	sp, #28
 800ba7c:	af00      	add	r7, sp, #0
 800ba7e:	60f8      	str	r0, [r7, #12]
 800ba80:	60b9      	str	r1, [r7, #8]
 800ba82:	4613      	mov	r3, r2
 800ba84:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800ba86:	2300      	movs	r3, #0
 800ba88:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800ba8a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ba8e:	4618      	mov	r0, r3
 800ba90:	371c      	adds	r7, #28
 800ba92:	46bd      	mov	sp, r7
 800ba94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba98:	4770      	bx	lr
	...

0800ba9c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ba9c:	b480      	push	{r7}
 800ba9e:	b083      	sub	sp, #12
 800baa0:	af00      	add	r7, sp, #0
 800baa2:	4603      	mov	r3, r0
 800baa4:	6039      	str	r1, [r7, #0]
 800baa6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800baa8:	683b      	ldr	r3, [r7, #0]
 800baaa:	2212      	movs	r2, #18
 800baac:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800baae:	4b03      	ldr	r3, [pc, #12]	@ (800babc <USBD_FS_DeviceDescriptor+0x20>)
}
 800bab0:	4618      	mov	r0, r3
 800bab2:	370c      	adds	r7, #12
 800bab4:	46bd      	mov	sp, r7
 800bab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baba:	4770      	bx	lr
 800babc:	200000d0 	.word	0x200000d0

0800bac0 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bac0:	b480      	push	{r7}
 800bac2:	b083      	sub	sp, #12
 800bac4:	af00      	add	r7, sp, #0
 800bac6:	4603      	mov	r3, r0
 800bac8:	6039      	str	r1, [r7, #0]
 800baca:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800bacc:	683b      	ldr	r3, [r7, #0]
 800bace:	2204      	movs	r2, #4
 800bad0:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800bad2:	4b03      	ldr	r3, [pc, #12]	@ (800bae0 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800bad4:	4618      	mov	r0, r3
 800bad6:	370c      	adds	r7, #12
 800bad8:	46bd      	mov	sp, r7
 800bada:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bade:	4770      	bx	lr
 800bae0:	200000e4 	.word	0x200000e4

0800bae4 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bae4:	b580      	push	{r7, lr}
 800bae6:	b082      	sub	sp, #8
 800bae8:	af00      	add	r7, sp, #0
 800baea:	4603      	mov	r3, r0
 800baec:	6039      	str	r1, [r7, #0]
 800baee:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800baf0:	79fb      	ldrb	r3, [r7, #7]
 800baf2:	2b00      	cmp	r3, #0
 800baf4:	d105      	bne.n	800bb02 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800baf6:	683a      	ldr	r2, [r7, #0]
 800baf8:	4907      	ldr	r1, [pc, #28]	@ (800bb18 <USBD_FS_ProductStrDescriptor+0x34>)
 800bafa:	4808      	ldr	r0, [pc, #32]	@ (800bb1c <USBD_FS_ProductStrDescriptor+0x38>)
 800bafc:	f7ff fd9c 	bl	800b638 <USBD_GetString>
 800bb00:	e004      	b.n	800bb0c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800bb02:	683a      	ldr	r2, [r7, #0]
 800bb04:	4904      	ldr	r1, [pc, #16]	@ (800bb18 <USBD_FS_ProductStrDescriptor+0x34>)
 800bb06:	4805      	ldr	r0, [pc, #20]	@ (800bb1c <USBD_FS_ProductStrDescriptor+0x38>)
 800bb08:	f7ff fd96 	bl	800b638 <USBD_GetString>
  }
  return USBD_StrDesc;
 800bb0c:	4b02      	ldr	r3, [pc, #8]	@ (800bb18 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800bb0e:	4618      	mov	r0, r3
 800bb10:	3708      	adds	r7, #8
 800bb12:	46bd      	mov	sp, r7
 800bb14:	bd80      	pop	{r7, pc}
 800bb16:	bf00      	nop
 800bb18:	2000179c 	.word	0x2000179c
 800bb1c:	0800f4b0 	.word	0x0800f4b0

0800bb20 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bb20:	b580      	push	{r7, lr}
 800bb22:	b082      	sub	sp, #8
 800bb24:	af00      	add	r7, sp, #0
 800bb26:	4603      	mov	r3, r0
 800bb28:	6039      	str	r1, [r7, #0]
 800bb2a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800bb2c:	683a      	ldr	r2, [r7, #0]
 800bb2e:	4904      	ldr	r1, [pc, #16]	@ (800bb40 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800bb30:	4804      	ldr	r0, [pc, #16]	@ (800bb44 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800bb32:	f7ff fd81 	bl	800b638 <USBD_GetString>
  return USBD_StrDesc;
 800bb36:	4b02      	ldr	r3, [pc, #8]	@ (800bb40 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800bb38:	4618      	mov	r0, r3
 800bb3a:	3708      	adds	r7, #8
 800bb3c:	46bd      	mov	sp, r7
 800bb3e:	bd80      	pop	{r7, pc}
 800bb40:	2000179c 	.word	0x2000179c
 800bb44:	0800f4c8 	.word	0x0800f4c8

0800bb48 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bb48:	b580      	push	{r7, lr}
 800bb4a:	b082      	sub	sp, #8
 800bb4c:	af00      	add	r7, sp, #0
 800bb4e:	4603      	mov	r3, r0
 800bb50:	6039      	str	r1, [r7, #0]
 800bb52:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800bb54:	683b      	ldr	r3, [r7, #0]
 800bb56:	221a      	movs	r2, #26
 800bb58:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800bb5a:	f000 f843 	bl	800bbe4 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800bb5e:	4b02      	ldr	r3, [pc, #8]	@ (800bb68 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800bb60:	4618      	mov	r0, r3
 800bb62:	3708      	adds	r7, #8
 800bb64:	46bd      	mov	sp, r7
 800bb66:	bd80      	pop	{r7, pc}
 800bb68:	200000e8 	.word	0x200000e8

0800bb6c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bb6c:	b580      	push	{r7, lr}
 800bb6e:	b082      	sub	sp, #8
 800bb70:	af00      	add	r7, sp, #0
 800bb72:	4603      	mov	r3, r0
 800bb74:	6039      	str	r1, [r7, #0]
 800bb76:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800bb78:	79fb      	ldrb	r3, [r7, #7]
 800bb7a:	2b00      	cmp	r3, #0
 800bb7c:	d105      	bne.n	800bb8a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800bb7e:	683a      	ldr	r2, [r7, #0]
 800bb80:	4907      	ldr	r1, [pc, #28]	@ (800bba0 <USBD_FS_ConfigStrDescriptor+0x34>)
 800bb82:	4808      	ldr	r0, [pc, #32]	@ (800bba4 <USBD_FS_ConfigStrDescriptor+0x38>)
 800bb84:	f7ff fd58 	bl	800b638 <USBD_GetString>
 800bb88:	e004      	b.n	800bb94 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800bb8a:	683a      	ldr	r2, [r7, #0]
 800bb8c:	4904      	ldr	r1, [pc, #16]	@ (800bba0 <USBD_FS_ConfigStrDescriptor+0x34>)
 800bb8e:	4805      	ldr	r0, [pc, #20]	@ (800bba4 <USBD_FS_ConfigStrDescriptor+0x38>)
 800bb90:	f7ff fd52 	bl	800b638 <USBD_GetString>
  }
  return USBD_StrDesc;
 800bb94:	4b02      	ldr	r3, [pc, #8]	@ (800bba0 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800bb96:	4618      	mov	r0, r3
 800bb98:	3708      	adds	r7, #8
 800bb9a:	46bd      	mov	sp, r7
 800bb9c:	bd80      	pop	{r7, pc}
 800bb9e:	bf00      	nop
 800bba0:	2000179c 	.word	0x2000179c
 800bba4:	0800f4dc 	.word	0x0800f4dc

0800bba8 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bba8:	b580      	push	{r7, lr}
 800bbaa:	b082      	sub	sp, #8
 800bbac:	af00      	add	r7, sp, #0
 800bbae:	4603      	mov	r3, r0
 800bbb0:	6039      	str	r1, [r7, #0]
 800bbb2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800bbb4:	79fb      	ldrb	r3, [r7, #7]
 800bbb6:	2b00      	cmp	r3, #0
 800bbb8:	d105      	bne.n	800bbc6 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800bbba:	683a      	ldr	r2, [r7, #0]
 800bbbc:	4907      	ldr	r1, [pc, #28]	@ (800bbdc <USBD_FS_InterfaceStrDescriptor+0x34>)
 800bbbe:	4808      	ldr	r0, [pc, #32]	@ (800bbe0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800bbc0:	f7ff fd3a 	bl	800b638 <USBD_GetString>
 800bbc4:	e004      	b.n	800bbd0 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800bbc6:	683a      	ldr	r2, [r7, #0]
 800bbc8:	4904      	ldr	r1, [pc, #16]	@ (800bbdc <USBD_FS_InterfaceStrDescriptor+0x34>)
 800bbca:	4805      	ldr	r0, [pc, #20]	@ (800bbe0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800bbcc:	f7ff fd34 	bl	800b638 <USBD_GetString>
  }
  return USBD_StrDesc;
 800bbd0:	4b02      	ldr	r3, [pc, #8]	@ (800bbdc <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800bbd2:	4618      	mov	r0, r3
 800bbd4:	3708      	adds	r7, #8
 800bbd6:	46bd      	mov	sp, r7
 800bbd8:	bd80      	pop	{r7, pc}
 800bbda:	bf00      	nop
 800bbdc:	2000179c 	.word	0x2000179c
 800bbe0:	0800f4e8 	.word	0x0800f4e8

0800bbe4 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800bbe4:	b580      	push	{r7, lr}
 800bbe6:	b084      	sub	sp, #16
 800bbe8:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800bbea:	4b0f      	ldr	r3, [pc, #60]	@ (800bc28 <Get_SerialNum+0x44>)
 800bbec:	681b      	ldr	r3, [r3, #0]
 800bbee:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800bbf0:	4b0e      	ldr	r3, [pc, #56]	@ (800bc2c <Get_SerialNum+0x48>)
 800bbf2:	681b      	ldr	r3, [r3, #0]
 800bbf4:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800bbf6:	4b0e      	ldr	r3, [pc, #56]	@ (800bc30 <Get_SerialNum+0x4c>)
 800bbf8:	681b      	ldr	r3, [r3, #0]
 800bbfa:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800bbfc:	68fa      	ldr	r2, [r7, #12]
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	4413      	add	r3, r2
 800bc02:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800bc04:	68fb      	ldr	r3, [r7, #12]
 800bc06:	2b00      	cmp	r3, #0
 800bc08:	d009      	beq.n	800bc1e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800bc0a:	2208      	movs	r2, #8
 800bc0c:	4909      	ldr	r1, [pc, #36]	@ (800bc34 <Get_SerialNum+0x50>)
 800bc0e:	68f8      	ldr	r0, [r7, #12]
 800bc10:	f000 f814 	bl	800bc3c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800bc14:	2204      	movs	r2, #4
 800bc16:	4908      	ldr	r1, [pc, #32]	@ (800bc38 <Get_SerialNum+0x54>)
 800bc18:	68b8      	ldr	r0, [r7, #8]
 800bc1a:	f000 f80f 	bl	800bc3c <IntToUnicode>
  }
}
 800bc1e:	bf00      	nop
 800bc20:	3710      	adds	r7, #16
 800bc22:	46bd      	mov	sp, r7
 800bc24:	bd80      	pop	{r7, pc}
 800bc26:	bf00      	nop
 800bc28:	1fff7a10 	.word	0x1fff7a10
 800bc2c:	1fff7a14 	.word	0x1fff7a14
 800bc30:	1fff7a18 	.word	0x1fff7a18
 800bc34:	200000ea 	.word	0x200000ea
 800bc38:	200000fa 	.word	0x200000fa

0800bc3c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800bc3c:	b480      	push	{r7}
 800bc3e:	b087      	sub	sp, #28
 800bc40:	af00      	add	r7, sp, #0
 800bc42:	60f8      	str	r0, [r7, #12]
 800bc44:	60b9      	str	r1, [r7, #8]
 800bc46:	4613      	mov	r3, r2
 800bc48:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800bc4a:	2300      	movs	r3, #0
 800bc4c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800bc4e:	2300      	movs	r3, #0
 800bc50:	75fb      	strb	r3, [r7, #23]
 800bc52:	e027      	b.n	800bca4 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800bc54:	68fb      	ldr	r3, [r7, #12]
 800bc56:	0f1b      	lsrs	r3, r3, #28
 800bc58:	2b09      	cmp	r3, #9
 800bc5a:	d80b      	bhi.n	800bc74 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800bc5c:	68fb      	ldr	r3, [r7, #12]
 800bc5e:	0f1b      	lsrs	r3, r3, #28
 800bc60:	b2da      	uxtb	r2, r3
 800bc62:	7dfb      	ldrb	r3, [r7, #23]
 800bc64:	005b      	lsls	r3, r3, #1
 800bc66:	4619      	mov	r1, r3
 800bc68:	68bb      	ldr	r3, [r7, #8]
 800bc6a:	440b      	add	r3, r1
 800bc6c:	3230      	adds	r2, #48	@ 0x30
 800bc6e:	b2d2      	uxtb	r2, r2
 800bc70:	701a      	strb	r2, [r3, #0]
 800bc72:	e00a      	b.n	800bc8a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800bc74:	68fb      	ldr	r3, [r7, #12]
 800bc76:	0f1b      	lsrs	r3, r3, #28
 800bc78:	b2da      	uxtb	r2, r3
 800bc7a:	7dfb      	ldrb	r3, [r7, #23]
 800bc7c:	005b      	lsls	r3, r3, #1
 800bc7e:	4619      	mov	r1, r3
 800bc80:	68bb      	ldr	r3, [r7, #8]
 800bc82:	440b      	add	r3, r1
 800bc84:	3237      	adds	r2, #55	@ 0x37
 800bc86:	b2d2      	uxtb	r2, r2
 800bc88:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800bc8a:	68fb      	ldr	r3, [r7, #12]
 800bc8c:	011b      	lsls	r3, r3, #4
 800bc8e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800bc90:	7dfb      	ldrb	r3, [r7, #23]
 800bc92:	005b      	lsls	r3, r3, #1
 800bc94:	3301      	adds	r3, #1
 800bc96:	68ba      	ldr	r2, [r7, #8]
 800bc98:	4413      	add	r3, r2
 800bc9a:	2200      	movs	r2, #0
 800bc9c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800bc9e:	7dfb      	ldrb	r3, [r7, #23]
 800bca0:	3301      	adds	r3, #1
 800bca2:	75fb      	strb	r3, [r7, #23]
 800bca4:	7dfa      	ldrb	r2, [r7, #23]
 800bca6:	79fb      	ldrb	r3, [r7, #7]
 800bca8:	429a      	cmp	r2, r3
 800bcaa:	d3d3      	bcc.n	800bc54 <IntToUnicode+0x18>
  }
}
 800bcac:	bf00      	nop
 800bcae:	bf00      	nop
 800bcb0:	371c      	adds	r7, #28
 800bcb2:	46bd      	mov	sp, r7
 800bcb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcb8:	4770      	bx	lr
	...

0800bcbc <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800bcbc:	b580      	push	{r7, lr}
 800bcbe:	b08a      	sub	sp, #40	@ 0x28
 800bcc0:	af00      	add	r7, sp, #0
 800bcc2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800bcc4:	f107 0314 	add.w	r3, r7, #20
 800bcc8:	2200      	movs	r2, #0
 800bcca:	601a      	str	r2, [r3, #0]
 800bccc:	605a      	str	r2, [r3, #4]
 800bcce:	609a      	str	r2, [r3, #8]
 800bcd0:	60da      	str	r2, [r3, #12]
 800bcd2:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800bcd4:	687b      	ldr	r3, [r7, #4]
 800bcd6:	681b      	ldr	r3, [r3, #0]
 800bcd8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800bcdc:	d13a      	bne.n	800bd54 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800bcde:	2300      	movs	r3, #0
 800bce0:	613b      	str	r3, [r7, #16]
 800bce2:	4b1e      	ldr	r3, [pc, #120]	@ (800bd5c <HAL_PCD_MspInit+0xa0>)
 800bce4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bce6:	4a1d      	ldr	r2, [pc, #116]	@ (800bd5c <HAL_PCD_MspInit+0xa0>)
 800bce8:	f043 0301 	orr.w	r3, r3, #1
 800bcec:	6313      	str	r3, [r2, #48]	@ 0x30
 800bcee:	4b1b      	ldr	r3, [pc, #108]	@ (800bd5c <HAL_PCD_MspInit+0xa0>)
 800bcf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bcf2:	f003 0301 	and.w	r3, r3, #1
 800bcf6:	613b      	str	r3, [r7, #16]
 800bcf8:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800bcfa:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800bcfe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800bd00:	2302      	movs	r3, #2
 800bd02:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bd04:	2300      	movs	r3, #0
 800bd06:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800bd08:	2303      	movs	r3, #3
 800bd0a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800bd0c:	230a      	movs	r3, #10
 800bd0e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800bd10:	f107 0314 	add.w	r3, r7, #20
 800bd14:	4619      	mov	r1, r3
 800bd16:	4812      	ldr	r0, [pc, #72]	@ (800bd60 <HAL_PCD_MspInit+0xa4>)
 800bd18:	f7f8 f870 	bl	8003dfc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800bd1c:	4b0f      	ldr	r3, [pc, #60]	@ (800bd5c <HAL_PCD_MspInit+0xa0>)
 800bd1e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bd20:	4a0e      	ldr	r2, [pc, #56]	@ (800bd5c <HAL_PCD_MspInit+0xa0>)
 800bd22:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bd26:	6353      	str	r3, [r2, #52]	@ 0x34
 800bd28:	2300      	movs	r3, #0
 800bd2a:	60fb      	str	r3, [r7, #12]
 800bd2c:	4b0b      	ldr	r3, [pc, #44]	@ (800bd5c <HAL_PCD_MspInit+0xa0>)
 800bd2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bd30:	4a0a      	ldr	r2, [pc, #40]	@ (800bd5c <HAL_PCD_MspInit+0xa0>)
 800bd32:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800bd36:	6453      	str	r3, [r2, #68]	@ 0x44
 800bd38:	4b08      	ldr	r3, [pc, #32]	@ (800bd5c <HAL_PCD_MspInit+0xa0>)
 800bd3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bd3c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800bd40:	60fb      	str	r3, [r7, #12]
 800bd42:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800bd44:	2200      	movs	r2, #0
 800bd46:	2100      	movs	r1, #0
 800bd48:	2043      	movs	r0, #67	@ 0x43
 800bd4a:	f7f8 f820 	bl	8003d8e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800bd4e:	2043      	movs	r0, #67	@ 0x43
 800bd50:	f7f8 f839 	bl	8003dc6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800bd54:	bf00      	nop
 800bd56:	3728      	adds	r7, #40	@ 0x28
 800bd58:	46bd      	mov	sp, r7
 800bd5a:	bd80      	pop	{r7, pc}
 800bd5c:	40023800 	.word	0x40023800
 800bd60:	40020000 	.word	0x40020000

0800bd64 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bd64:	b580      	push	{r7, lr}
 800bd66:	b082      	sub	sp, #8
 800bd68:	af00      	add	r7, sp, #0
 800bd6a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800bd6c:	687b      	ldr	r3, [r7, #4]
 800bd6e:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800bd72:	687b      	ldr	r3, [r7, #4]
 800bd74:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800bd78:	4619      	mov	r1, r3
 800bd7a:	4610      	mov	r0, r2
 800bd7c:	f7fe faf9 	bl	800a372 <USBD_LL_SetupStage>
}
 800bd80:	bf00      	nop
 800bd82:	3708      	adds	r7, #8
 800bd84:	46bd      	mov	sp, r7
 800bd86:	bd80      	pop	{r7, pc}

0800bd88 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bd88:	b580      	push	{r7, lr}
 800bd8a:	b082      	sub	sp, #8
 800bd8c:	af00      	add	r7, sp, #0
 800bd8e:	6078      	str	r0, [r7, #4]
 800bd90:	460b      	mov	r3, r1
 800bd92:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800bd94:	687b      	ldr	r3, [r7, #4]
 800bd96:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800bd9a:	78fa      	ldrb	r2, [r7, #3]
 800bd9c:	6879      	ldr	r1, [r7, #4]
 800bd9e:	4613      	mov	r3, r2
 800bda0:	00db      	lsls	r3, r3, #3
 800bda2:	4413      	add	r3, r2
 800bda4:	009b      	lsls	r3, r3, #2
 800bda6:	440b      	add	r3, r1
 800bda8:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800bdac:	681a      	ldr	r2, [r3, #0]
 800bdae:	78fb      	ldrb	r3, [r7, #3]
 800bdb0:	4619      	mov	r1, r3
 800bdb2:	f7fe fb33 	bl	800a41c <USBD_LL_DataOutStage>
}
 800bdb6:	bf00      	nop
 800bdb8:	3708      	adds	r7, #8
 800bdba:	46bd      	mov	sp, r7
 800bdbc:	bd80      	pop	{r7, pc}

0800bdbe <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bdbe:	b580      	push	{r7, lr}
 800bdc0:	b082      	sub	sp, #8
 800bdc2:	af00      	add	r7, sp, #0
 800bdc4:	6078      	str	r0, [r7, #4]
 800bdc6:	460b      	mov	r3, r1
 800bdc8:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800bdca:	687b      	ldr	r3, [r7, #4]
 800bdcc:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800bdd0:	78fa      	ldrb	r2, [r7, #3]
 800bdd2:	6879      	ldr	r1, [r7, #4]
 800bdd4:	4613      	mov	r3, r2
 800bdd6:	00db      	lsls	r3, r3, #3
 800bdd8:	4413      	add	r3, r2
 800bdda:	009b      	lsls	r3, r3, #2
 800bddc:	440b      	add	r3, r1
 800bdde:	3320      	adds	r3, #32
 800bde0:	681a      	ldr	r2, [r3, #0]
 800bde2:	78fb      	ldrb	r3, [r7, #3]
 800bde4:	4619      	mov	r1, r3
 800bde6:	f7fe fbcc 	bl	800a582 <USBD_LL_DataInStage>
}
 800bdea:	bf00      	nop
 800bdec:	3708      	adds	r7, #8
 800bdee:	46bd      	mov	sp, r7
 800bdf0:	bd80      	pop	{r7, pc}

0800bdf2 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bdf2:	b580      	push	{r7, lr}
 800bdf4:	b082      	sub	sp, #8
 800bdf6:	af00      	add	r7, sp, #0
 800bdf8:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800bdfa:	687b      	ldr	r3, [r7, #4]
 800bdfc:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800be00:	4618      	mov	r0, r3
 800be02:	f7fe fd06 	bl	800a812 <USBD_LL_SOF>
}
 800be06:	bf00      	nop
 800be08:	3708      	adds	r7, #8
 800be0a:	46bd      	mov	sp, r7
 800be0c:	bd80      	pop	{r7, pc}

0800be0e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800be0e:	b580      	push	{r7, lr}
 800be10:	b084      	sub	sp, #16
 800be12:	af00      	add	r7, sp, #0
 800be14:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800be16:	2301      	movs	r3, #1
 800be18:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800be1a:	687b      	ldr	r3, [r7, #4]
 800be1c:	79db      	ldrb	r3, [r3, #7]
 800be1e:	2b02      	cmp	r3, #2
 800be20:	d001      	beq.n	800be26 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800be22:	f7f5 fcb1 	bl	8001788 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800be26:	687b      	ldr	r3, [r7, #4]
 800be28:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800be2c:	7bfa      	ldrb	r2, [r7, #15]
 800be2e:	4611      	mov	r1, r2
 800be30:	4618      	mov	r0, r3
 800be32:	f7fe fcaa 	bl	800a78a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800be36:	687b      	ldr	r3, [r7, #4]
 800be38:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800be3c:	4618      	mov	r0, r3
 800be3e:	f7fe fc52 	bl	800a6e6 <USBD_LL_Reset>
}
 800be42:	bf00      	nop
 800be44:	3710      	adds	r7, #16
 800be46:	46bd      	mov	sp, r7
 800be48:	bd80      	pop	{r7, pc}
	...

0800be4c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800be4c:	b580      	push	{r7, lr}
 800be4e:	b082      	sub	sp, #8
 800be50:	af00      	add	r7, sp, #0
 800be52:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800be54:	687b      	ldr	r3, [r7, #4]
 800be56:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800be5a:	4618      	mov	r0, r3
 800be5c:	f7fe fca5 	bl	800a7aa <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800be60:	687b      	ldr	r3, [r7, #4]
 800be62:	681b      	ldr	r3, [r3, #0]
 800be64:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800be68:	681b      	ldr	r3, [r3, #0]
 800be6a:	687a      	ldr	r2, [r7, #4]
 800be6c:	6812      	ldr	r2, [r2, #0]
 800be6e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800be72:	f043 0301 	orr.w	r3, r3, #1
 800be76:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800be78:	687b      	ldr	r3, [r7, #4]
 800be7a:	7adb      	ldrb	r3, [r3, #11]
 800be7c:	2b00      	cmp	r3, #0
 800be7e:	d005      	beq.n	800be8c <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800be80:	4b04      	ldr	r3, [pc, #16]	@ (800be94 <HAL_PCD_SuspendCallback+0x48>)
 800be82:	691b      	ldr	r3, [r3, #16]
 800be84:	4a03      	ldr	r2, [pc, #12]	@ (800be94 <HAL_PCD_SuspendCallback+0x48>)
 800be86:	f043 0306 	orr.w	r3, r3, #6
 800be8a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800be8c:	bf00      	nop
 800be8e:	3708      	adds	r7, #8
 800be90:	46bd      	mov	sp, r7
 800be92:	bd80      	pop	{r7, pc}
 800be94:	e000ed00 	.word	0xe000ed00

0800be98 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800be98:	b580      	push	{r7, lr}
 800be9a:	b082      	sub	sp, #8
 800be9c:	af00      	add	r7, sp, #0
 800be9e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800bea0:	687b      	ldr	r3, [r7, #4]
 800bea2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800bea6:	4618      	mov	r0, r3
 800bea8:	f7fe fc9b 	bl	800a7e2 <USBD_LL_Resume>
}
 800beac:	bf00      	nop
 800beae:	3708      	adds	r7, #8
 800beb0:	46bd      	mov	sp, r7
 800beb2:	bd80      	pop	{r7, pc}

0800beb4 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800beb4:	b580      	push	{r7, lr}
 800beb6:	b082      	sub	sp, #8
 800beb8:	af00      	add	r7, sp, #0
 800beba:	6078      	str	r0, [r7, #4]
 800bebc:	460b      	mov	r3, r1
 800bebe:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800bec0:	687b      	ldr	r3, [r7, #4]
 800bec2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800bec6:	78fa      	ldrb	r2, [r7, #3]
 800bec8:	4611      	mov	r1, r2
 800beca:	4618      	mov	r0, r3
 800becc:	f7fe fcf3 	bl	800a8b6 <USBD_LL_IsoOUTIncomplete>
}
 800bed0:	bf00      	nop
 800bed2:	3708      	adds	r7, #8
 800bed4:	46bd      	mov	sp, r7
 800bed6:	bd80      	pop	{r7, pc}

0800bed8 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bed8:	b580      	push	{r7, lr}
 800beda:	b082      	sub	sp, #8
 800bedc:	af00      	add	r7, sp, #0
 800bede:	6078      	str	r0, [r7, #4]
 800bee0:	460b      	mov	r3, r1
 800bee2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800bee4:	687b      	ldr	r3, [r7, #4]
 800bee6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800beea:	78fa      	ldrb	r2, [r7, #3]
 800beec:	4611      	mov	r1, r2
 800beee:	4618      	mov	r0, r3
 800bef0:	f7fe fcaf 	bl	800a852 <USBD_LL_IsoINIncomplete>
}
 800bef4:	bf00      	nop
 800bef6:	3708      	adds	r7, #8
 800bef8:	46bd      	mov	sp, r7
 800befa:	bd80      	pop	{r7, pc}

0800befc <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800befc:	b580      	push	{r7, lr}
 800befe:	b082      	sub	sp, #8
 800bf00:	af00      	add	r7, sp, #0
 800bf02:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800bf04:	687b      	ldr	r3, [r7, #4]
 800bf06:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800bf0a:	4618      	mov	r0, r3
 800bf0c:	f7fe fd05 	bl	800a91a <USBD_LL_DevConnected>
}
 800bf10:	bf00      	nop
 800bf12:	3708      	adds	r7, #8
 800bf14:	46bd      	mov	sp, r7
 800bf16:	bd80      	pop	{r7, pc}

0800bf18 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bf18:	b580      	push	{r7, lr}
 800bf1a:	b082      	sub	sp, #8
 800bf1c:	af00      	add	r7, sp, #0
 800bf1e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800bf20:	687b      	ldr	r3, [r7, #4]
 800bf22:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800bf26:	4618      	mov	r0, r3
 800bf28:	f7fe fd02 	bl	800a930 <USBD_LL_DevDisconnected>
}
 800bf2c:	bf00      	nop
 800bf2e:	3708      	adds	r7, #8
 800bf30:	46bd      	mov	sp, r7
 800bf32:	bd80      	pop	{r7, pc}

0800bf34 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800bf34:	b580      	push	{r7, lr}
 800bf36:	b082      	sub	sp, #8
 800bf38:	af00      	add	r7, sp, #0
 800bf3a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800bf3c:	687b      	ldr	r3, [r7, #4]
 800bf3e:	781b      	ldrb	r3, [r3, #0]
 800bf40:	2b00      	cmp	r3, #0
 800bf42:	d13c      	bne.n	800bfbe <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800bf44:	4a20      	ldr	r2, [pc, #128]	@ (800bfc8 <USBD_LL_Init+0x94>)
 800bf46:	687b      	ldr	r3, [r7, #4]
 800bf48:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800bf4c:	687b      	ldr	r3, [r7, #4]
 800bf4e:	4a1e      	ldr	r2, [pc, #120]	@ (800bfc8 <USBD_LL_Init+0x94>)
 800bf50:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800bf54:	4b1c      	ldr	r3, [pc, #112]	@ (800bfc8 <USBD_LL_Init+0x94>)
 800bf56:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800bf5a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800bf5c:	4b1a      	ldr	r3, [pc, #104]	@ (800bfc8 <USBD_LL_Init+0x94>)
 800bf5e:	2204      	movs	r2, #4
 800bf60:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800bf62:	4b19      	ldr	r3, [pc, #100]	@ (800bfc8 <USBD_LL_Init+0x94>)
 800bf64:	2202      	movs	r2, #2
 800bf66:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800bf68:	4b17      	ldr	r3, [pc, #92]	@ (800bfc8 <USBD_LL_Init+0x94>)
 800bf6a:	2200      	movs	r2, #0
 800bf6c:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800bf6e:	4b16      	ldr	r3, [pc, #88]	@ (800bfc8 <USBD_LL_Init+0x94>)
 800bf70:	2202      	movs	r2, #2
 800bf72:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800bf74:	4b14      	ldr	r3, [pc, #80]	@ (800bfc8 <USBD_LL_Init+0x94>)
 800bf76:	2200      	movs	r2, #0
 800bf78:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800bf7a:	4b13      	ldr	r3, [pc, #76]	@ (800bfc8 <USBD_LL_Init+0x94>)
 800bf7c:	2200      	movs	r2, #0
 800bf7e:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800bf80:	4b11      	ldr	r3, [pc, #68]	@ (800bfc8 <USBD_LL_Init+0x94>)
 800bf82:	2200      	movs	r2, #0
 800bf84:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800bf86:	4b10      	ldr	r3, [pc, #64]	@ (800bfc8 <USBD_LL_Init+0x94>)
 800bf88:	2200      	movs	r2, #0
 800bf8a:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800bf8c:	4b0e      	ldr	r3, [pc, #56]	@ (800bfc8 <USBD_LL_Init+0x94>)
 800bf8e:	2200      	movs	r2, #0
 800bf90:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800bf92:	480d      	ldr	r0, [pc, #52]	@ (800bfc8 <USBD_LL_Init+0x94>)
 800bf94:	f7f9 f8ca 	bl	800512c <HAL_PCD_Init>
 800bf98:	4603      	mov	r3, r0
 800bf9a:	2b00      	cmp	r3, #0
 800bf9c:	d001      	beq.n	800bfa2 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800bf9e:	f7f5 fbf3 	bl	8001788 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800bfa2:	2180      	movs	r1, #128	@ 0x80
 800bfa4:	4808      	ldr	r0, [pc, #32]	@ (800bfc8 <USBD_LL_Init+0x94>)
 800bfa6:	f7fa faf6 	bl	8006596 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800bfaa:	2240      	movs	r2, #64	@ 0x40
 800bfac:	2100      	movs	r1, #0
 800bfae:	4806      	ldr	r0, [pc, #24]	@ (800bfc8 <USBD_LL_Init+0x94>)
 800bfb0:	f7fa faaa 	bl	8006508 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800bfb4:	2280      	movs	r2, #128	@ 0x80
 800bfb6:	2101      	movs	r1, #1
 800bfb8:	4803      	ldr	r0, [pc, #12]	@ (800bfc8 <USBD_LL_Init+0x94>)
 800bfba:	f7fa faa5 	bl	8006508 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800bfbe:	2300      	movs	r3, #0
}
 800bfc0:	4618      	mov	r0, r3
 800bfc2:	3708      	adds	r7, #8
 800bfc4:	46bd      	mov	sp, r7
 800bfc6:	bd80      	pop	{r7, pc}
 800bfc8:	2000199c 	.word	0x2000199c

0800bfcc <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800bfcc:	b580      	push	{r7, lr}
 800bfce:	b084      	sub	sp, #16
 800bfd0:	af00      	add	r7, sp, #0
 800bfd2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bfd4:	2300      	movs	r3, #0
 800bfd6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bfd8:	2300      	movs	r3, #0
 800bfda:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800bfdc:	687b      	ldr	r3, [r7, #4]
 800bfde:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800bfe2:	4618      	mov	r0, r3
 800bfe4:	f7f9 f9b1 	bl	800534a <HAL_PCD_Start>
 800bfe8:	4603      	mov	r3, r0
 800bfea:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bfec:	7bfb      	ldrb	r3, [r7, #15]
 800bfee:	4618      	mov	r0, r3
 800bff0:	f000 f942 	bl	800c278 <USBD_Get_USB_Status>
 800bff4:	4603      	mov	r3, r0
 800bff6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bff8:	7bbb      	ldrb	r3, [r7, #14]
}
 800bffa:	4618      	mov	r0, r3
 800bffc:	3710      	adds	r7, #16
 800bffe:	46bd      	mov	sp, r7
 800c000:	bd80      	pop	{r7, pc}

0800c002 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800c002:	b580      	push	{r7, lr}
 800c004:	b084      	sub	sp, #16
 800c006:	af00      	add	r7, sp, #0
 800c008:	6078      	str	r0, [r7, #4]
 800c00a:	4608      	mov	r0, r1
 800c00c:	4611      	mov	r1, r2
 800c00e:	461a      	mov	r2, r3
 800c010:	4603      	mov	r3, r0
 800c012:	70fb      	strb	r3, [r7, #3]
 800c014:	460b      	mov	r3, r1
 800c016:	70bb      	strb	r3, [r7, #2]
 800c018:	4613      	mov	r3, r2
 800c01a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c01c:	2300      	movs	r3, #0
 800c01e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c020:	2300      	movs	r3, #0
 800c022:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800c02a:	78bb      	ldrb	r3, [r7, #2]
 800c02c:	883a      	ldrh	r2, [r7, #0]
 800c02e:	78f9      	ldrb	r1, [r7, #3]
 800c030:	f7f9 fe85 	bl	8005d3e <HAL_PCD_EP_Open>
 800c034:	4603      	mov	r3, r0
 800c036:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c038:	7bfb      	ldrb	r3, [r7, #15]
 800c03a:	4618      	mov	r0, r3
 800c03c:	f000 f91c 	bl	800c278 <USBD_Get_USB_Status>
 800c040:	4603      	mov	r3, r0
 800c042:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c044:	7bbb      	ldrb	r3, [r7, #14]
}
 800c046:	4618      	mov	r0, r3
 800c048:	3710      	adds	r7, #16
 800c04a:	46bd      	mov	sp, r7
 800c04c:	bd80      	pop	{r7, pc}

0800c04e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c04e:	b580      	push	{r7, lr}
 800c050:	b084      	sub	sp, #16
 800c052:	af00      	add	r7, sp, #0
 800c054:	6078      	str	r0, [r7, #4]
 800c056:	460b      	mov	r3, r1
 800c058:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c05a:	2300      	movs	r3, #0
 800c05c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c05e:	2300      	movs	r3, #0
 800c060:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800c062:	687b      	ldr	r3, [r7, #4]
 800c064:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c068:	78fa      	ldrb	r2, [r7, #3]
 800c06a:	4611      	mov	r1, r2
 800c06c:	4618      	mov	r0, r3
 800c06e:	f7f9 fed0 	bl	8005e12 <HAL_PCD_EP_Close>
 800c072:	4603      	mov	r3, r0
 800c074:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c076:	7bfb      	ldrb	r3, [r7, #15]
 800c078:	4618      	mov	r0, r3
 800c07a:	f000 f8fd 	bl	800c278 <USBD_Get_USB_Status>
 800c07e:	4603      	mov	r3, r0
 800c080:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c082:	7bbb      	ldrb	r3, [r7, #14]
}
 800c084:	4618      	mov	r0, r3
 800c086:	3710      	adds	r7, #16
 800c088:	46bd      	mov	sp, r7
 800c08a:	bd80      	pop	{r7, pc}

0800c08c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c08c:	b580      	push	{r7, lr}
 800c08e:	b084      	sub	sp, #16
 800c090:	af00      	add	r7, sp, #0
 800c092:	6078      	str	r0, [r7, #4]
 800c094:	460b      	mov	r3, r1
 800c096:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c098:	2300      	movs	r3, #0
 800c09a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c09c:	2300      	movs	r3, #0
 800c09e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800c0a0:	687b      	ldr	r3, [r7, #4]
 800c0a2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c0a6:	78fa      	ldrb	r2, [r7, #3]
 800c0a8:	4611      	mov	r1, r2
 800c0aa:	4618      	mov	r0, r3
 800c0ac:	f7f9 ff88 	bl	8005fc0 <HAL_PCD_EP_SetStall>
 800c0b0:	4603      	mov	r3, r0
 800c0b2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c0b4:	7bfb      	ldrb	r3, [r7, #15]
 800c0b6:	4618      	mov	r0, r3
 800c0b8:	f000 f8de 	bl	800c278 <USBD_Get_USB_Status>
 800c0bc:	4603      	mov	r3, r0
 800c0be:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c0c0:	7bbb      	ldrb	r3, [r7, #14]
}
 800c0c2:	4618      	mov	r0, r3
 800c0c4:	3710      	adds	r7, #16
 800c0c6:	46bd      	mov	sp, r7
 800c0c8:	bd80      	pop	{r7, pc}

0800c0ca <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c0ca:	b580      	push	{r7, lr}
 800c0cc:	b084      	sub	sp, #16
 800c0ce:	af00      	add	r7, sp, #0
 800c0d0:	6078      	str	r0, [r7, #4]
 800c0d2:	460b      	mov	r3, r1
 800c0d4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c0d6:	2300      	movs	r3, #0
 800c0d8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c0da:	2300      	movs	r3, #0
 800c0dc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800c0de:	687b      	ldr	r3, [r7, #4]
 800c0e0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c0e4:	78fa      	ldrb	r2, [r7, #3]
 800c0e6:	4611      	mov	r1, r2
 800c0e8:	4618      	mov	r0, r3
 800c0ea:	f7f9 ffcc 	bl	8006086 <HAL_PCD_EP_ClrStall>
 800c0ee:	4603      	mov	r3, r0
 800c0f0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c0f2:	7bfb      	ldrb	r3, [r7, #15]
 800c0f4:	4618      	mov	r0, r3
 800c0f6:	f000 f8bf 	bl	800c278 <USBD_Get_USB_Status>
 800c0fa:	4603      	mov	r3, r0
 800c0fc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c0fe:	7bbb      	ldrb	r3, [r7, #14]
}
 800c100:	4618      	mov	r0, r3
 800c102:	3710      	adds	r7, #16
 800c104:	46bd      	mov	sp, r7
 800c106:	bd80      	pop	{r7, pc}

0800c108 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c108:	b480      	push	{r7}
 800c10a:	b085      	sub	sp, #20
 800c10c:	af00      	add	r7, sp, #0
 800c10e:	6078      	str	r0, [r7, #4]
 800c110:	460b      	mov	r3, r1
 800c112:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800c114:	687b      	ldr	r3, [r7, #4]
 800c116:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c11a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800c11c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c120:	2b00      	cmp	r3, #0
 800c122:	da0b      	bge.n	800c13c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800c124:	78fb      	ldrb	r3, [r7, #3]
 800c126:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c12a:	68f9      	ldr	r1, [r7, #12]
 800c12c:	4613      	mov	r3, r2
 800c12e:	00db      	lsls	r3, r3, #3
 800c130:	4413      	add	r3, r2
 800c132:	009b      	lsls	r3, r3, #2
 800c134:	440b      	add	r3, r1
 800c136:	3316      	adds	r3, #22
 800c138:	781b      	ldrb	r3, [r3, #0]
 800c13a:	e00b      	b.n	800c154 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800c13c:	78fb      	ldrb	r3, [r7, #3]
 800c13e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c142:	68f9      	ldr	r1, [r7, #12]
 800c144:	4613      	mov	r3, r2
 800c146:	00db      	lsls	r3, r3, #3
 800c148:	4413      	add	r3, r2
 800c14a:	009b      	lsls	r3, r3, #2
 800c14c:	440b      	add	r3, r1
 800c14e:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800c152:	781b      	ldrb	r3, [r3, #0]
  }
}
 800c154:	4618      	mov	r0, r3
 800c156:	3714      	adds	r7, #20
 800c158:	46bd      	mov	sp, r7
 800c15a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c15e:	4770      	bx	lr

0800c160 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800c160:	b580      	push	{r7, lr}
 800c162:	b084      	sub	sp, #16
 800c164:	af00      	add	r7, sp, #0
 800c166:	6078      	str	r0, [r7, #4]
 800c168:	460b      	mov	r3, r1
 800c16a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c16c:	2300      	movs	r3, #0
 800c16e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c170:	2300      	movs	r3, #0
 800c172:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800c174:	687b      	ldr	r3, [r7, #4]
 800c176:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c17a:	78fa      	ldrb	r2, [r7, #3]
 800c17c:	4611      	mov	r1, r2
 800c17e:	4618      	mov	r0, r3
 800c180:	f7f9 fdb9 	bl	8005cf6 <HAL_PCD_SetAddress>
 800c184:	4603      	mov	r3, r0
 800c186:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c188:	7bfb      	ldrb	r3, [r7, #15]
 800c18a:	4618      	mov	r0, r3
 800c18c:	f000 f874 	bl	800c278 <USBD_Get_USB_Status>
 800c190:	4603      	mov	r3, r0
 800c192:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c194:	7bbb      	ldrb	r3, [r7, #14]
}
 800c196:	4618      	mov	r0, r3
 800c198:	3710      	adds	r7, #16
 800c19a:	46bd      	mov	sp, r7
 800c19c:	bd80      	pop	{r7, pc}

0800c19e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800c19e:	b580      	push	{r7, lr}
 800c1a0:	b086      	sub	sp, #24
 800c1a2:	af00      	add	r7, sp, #0
 800c1a4:	60f8      	str	r0, [r7, #12]
 800c1a6:	607a      	str	r2, [r7, #4]
 800c1a8:	603b      	str	r3, [r7, #0]
 800c1aa:	460b      	mov	r3, r1
 800c1ac:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c1ae:	2300      	movs	r3, #0
 800c1b0:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c1b2:	2300      	movs	r3, #0
 800c1b4:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800c1b6:	68fb      	ldr	r3, [r7, #12]
 800c1b8:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800c1bc:	7af9      	ldrb	r1, [r7, #11]
 800c1be:	683b      	ldr	r3, [r7, #0]
 800c1c0:	687a      	ldr	r2, [r7, #4]
 800c1c2:	f7f9 fec3 	bl	8005f4c <HAL_PCD_EP_Transmit>
 800c1c6:	4603      	mov	r3, r0
 800c1c8:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c1ca:	7dfb      	ldrb	r3, [r7, #23]
 800c1cc:	4618      	mov	r0, r3
 800c1ce:	f000 f853 	bl	800c278 <USBD_Get_USB_Status>
 800c1d2:	4603      	mov	r3, r0
 800c1d4:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800c1d6:	7dbb      	ldrb	r3, [r7, #22]
}
 800c1d8:	4618      	mov	r0, r3
 800c1da:	3718      	adds	r7, #24
 800c1dc:	46bd      	mov	sp, r7
 800c1de:	bd80      	pop	{r7, pc}

0800c1e0 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800c1e0:	b580      	push	{r7, lr}
 800c1e2:	b086      	sub	sp, #24
 800c1e4:	af00      	add	r7, sp, #0
 800c1e6:	60f8      	str	r0, [r7, #12]
 800c1e8:	607a      	str	r2, [r7, #4]
 800c1ea:	603b      	str	r3, [r7, #0]
 800c1ec:	460b      	mov	r3, r1
 800c1ee:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c1f0:	2300      	movs	r3, #0
 800c1f2:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c1f4:	2300      	movs	r3, #0
 800c1f6:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800c1f8:	68fb      	ldr	r3, [r7, #12]
 800c1fa:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800c1fe:	7af9      	ldrb	r1, [r7, #11]
 800c200:	683b      	ldr	r3, [r7, #0]
 800c202:	687a      	ldr	r2, [r7, #4]
 800c204:	f7f9 fe4f 	bl	8005ea6 <HAL_PCD_EP_Receive>
 800c208:	4603      	mov	r3, r0
 800c20a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c20c:	7dfb      	ldrb	r3, [r7, #23]
 800c20e:	4618      	mov	r0, r3
 800c210:	f000 f832 	bl	800c278 <USBD_Get_USB_Status>
 800c214:	4603      	mov	r3, r0
 800c216:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800c218:	7dbb      	ldrb	r3, [r7, #22]
}
 800c21a:	4618      	mov	r0, r3
 800c21c:	3718      	adds	r7, #24
 800c21e:	46bd      	mov	sp, r7
 800c220:	bd80      	pop	{r7, pc}

0800c222 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c222:	b580      	push	{r7, lr}
 800c224:	b082      	sub	sp, #8
 800c226:	af00      	add	r7, sp, #0
 800c228:	6078      	str	r0, [r7, #4]
 800c22a:	460b      	mov	r3, r1
 800c22c:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800c22e:	687b      	ldr	r3, [r7, #4]
 800c230:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800c234:	78fa      	ldrb	r2, [r7, #3]
 800c236:	4611      	mov	r1, r2
 800c238:	4618      	mov	r0, r3
 800c23a:	f7f9 fe6f 	bl	8005f1c <HAL_PCD_EP_GetRxCount>
 800c23e:	4603      	mov	r3, r0
}
 800c240:	4618      	mov	r0, r3
 800c242:	3708      	adds	r7, #8
 800c244:	46bd      	mov	sp, r7
 800c246:	bd80      	pop	{r7, pc}

0800c248 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800c248:	b480      	push	{r7}
 800c24a:	b083      	sub	sp, #12
 800c24c:	af00      	add	r7, sp, #0
 800c24e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800c250:	4b03      	ldr	r3, [pc, #12]	@ (800c260 <USBD_static_malloc+0x18>)
}
 800c252:	4618      	mov	r0, r3
 800c254:	370c      	adds	r7, #12
 800c256:	46bd      	mov	sp, r7
 800c258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c25c:	4770      	bx	lr
 800c25e:	bf00      	nop
 800c260:	20001e80 	.word	0x20001e80

0800c264 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800c264:	b480      	push	{r7}
 800c266:	b083      	sub	sp, #12
 800c268:	af00      	add	r7, sp, #0
 800c26a:	6078      	str	r0, [r7, #4]

}
 800c26c:	bf00      	nop
 800c26e:	370c      	adds	r7, #12
 800c270:	46bd      	mov	sp, r7
 800c272:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c276:	4770      	bx	lr

0800c278 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800c278:	b480      	push	{r7}
 800c27a:	b085      	sub	sp, #20
 800c27c:	af00      	add	r7, sp, #0
 800c27e:	4603      	mov	r3, r0
 800c280:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c282:	2300      	movs	r3, #0
 800c284:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800c286:	79fb      	ldrb	r3, [r7, #7]
 800c288:	2b03      	cmp	r3, #3
 800c28a:	d817      	bhi.n	800c2bc <USBD_Get_USB_Status+0x44>
 800c28c:	a201      	add	r2, pc, #4	@ (adr r2, 800c294 <USBD_Get_USB_Status+0x1c>)
 800c28e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c292:	bf00      	nop
 800c294:	0800c2a5 	.word	0x0800c2a5
 800c298:	0800c2ab 	.word	0x0800c2ab
 800c29c:	0800c2b1 	.word	0x0800c2b1
 800c2a0:	0800c2b7 	.word	0x0800c2b7
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800c2a4:	2300      	movs	r3, #0
 800c2a6:	73fb      	strb	r3, [r7, #15]
    break;
 800c2a8:	e00b      	b.n	800c2c2 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800c2aa:	2303      	movs	r3, #3
 800c2ac:	73fb      	strb	r3, [r7, #15]
    break;
 800c2ae:	e008      	b.n	800c2c2 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800c2b0:	2301      	movs	r3, #1
 800c2b2:	73fb      	strb	r3, [r7, #15]
    break;
 800c2b4:	e005      	b.n	800c2c2 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800c2b6:	2303      	movs	r3, #3
 800c2b8:	73fb      	strb	r3, [r7, #15]
    break;
 800c2ba:	e002      	b.n	800c2c2 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800c2bc:	2303      	movs	r3, #3
 800c2be:	73fb      	strb	r3, [r7, #15]
    break;
 800c2c0:	bf00      	nop
  }
  return usb_status;
 800c2c2:	7bfb      	ldrb	r3, [r7, #15]
}
 800c2c4:	4618      	mov	r0, r3
 800c2c6:	3714      	adds	r7, #20
 800c2c8:	46bd      	mov	sp, r7
 800c2ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2ce:	4770      	bx	lr

0800c2d0 <__cvt>:
 800c2d0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c2d4:	ec57 6b10 	vmov	r6, r7, d0
 800c2d8:	2f00      	cmp	r7, #0
 800c2da:	460c      	mov	r4, r1
 800c2dc:	4619      	mov	r1, r3
 800c2de:	463b      	mov	r3, r7
 800c2e0:	bfbb      	ittet	lt
 800c2e2:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800c2e6:	461f      	movlt	r7, r3
 800c2e8:	2300      	movge	r3, #0
 800c2ea:	232d      	movlt	r3, #45	@ 0x2d
 800c2ec:	700b      	strb	r3, [r1, #0]
 800c2ee:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c2f0:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800c2f4:	4691      	mov	r9, r2
 800c2f6:	f023 0820 	bic.w	r8, r3, #32
 800c2fa:	bfbc      	itt	lt
 800c2fc:	4632      	movlt	r2, r6
 800c2fe:	4616      	movlt	r6, r2
 800c300:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800c304:	d005      	beq.n	800c312 <__cvt+0x42>
 800c306:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800c30a:	d100      	bne.n	800c30e <__cvt+0x3e>
 800c30c:	3401      	adds	r4, #1
 800c30e:	2102      	movs	r1, #2
 800c310:	e000      	b.n	800c314 <__cvt+0x44>
 800c312:	2103      	movs	r1, #3
 800c314:	ab03      	add	r3, sp, #12
 800c316:	9301      	str	r3, [sp, #4]
 800c318:	ab02      	add	r3, sp, #8
 800c31a:	9300      	str	r3, [sp, #0]
 800c31c:	ec47 6b10 	vmov	d0, r6, r7
 800c320:	4653      	mov	r3, sl
 800c322:	4622      	mov	r2, r4
 800c324:	f000 ff88 	bl	800d238 <_dtoa_r>
 800c328:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800c32c:	4605      	mov	r5, r0
 800c32e:	d119      	bne.n	800c364 <__cvt+0x94>
 800c330:	f019 0f01 	tst.w	r9, #1
 800c334:	d00e      	beq.n	800c354 <__cvt+0x84>
 800c336:	eb00 0904 	add.w	r9, r0, r4
 800c33a:	2200      	movs	r2, #0
 800c33c:	2300      	movs	r3, #0
 800c33e:	4630      	mov	r0, r6
 800c340:	4639      	mov	r1, r7
 800c342:	f7f4 fbc9 	bl	8000ad8 <__aeabi_dcmpeq>
 800c346:	b108      	cbz	r0, 800c34c <__cvt+0x7c>
 800c348:	f8cd 900c 	str.w	r9, [sp, #12]
 800c34c:	2230      	movs	r2, #48	@ 0x30
 800c34e:	9b03      	ldr	r3, [sp, #12]
 800c350:	454b      	cmp	r3, r9
 800c352:	d31e      	bcc.n	800c392 <__cvt+0xc2>
 800c354:	9b03      	ldr	r3, [sp, #12]
 800c356:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c358:	1b5b      	subs	r3, r3, r5
 800c35a:	4628      	mov	r0, r5
 800c35c:	6013      	str	r3, [r2, #0]
 800c35e:	b004      	add	sp, #16
 800c360:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c364:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800c368:	eb00 0904 	add.w	r9, r0, r4
 800c36c:	d1e5      	bne.n	800c33a <__cvt+0x6a>
 800c36e:	7803      	ldrb	r3, [r0, #0]
 800c370:	2b30      	cmp	r3, #48	@ 0x30
 800c372:	d10a      	bne.n	800c38a <__cvt+0xba>
 800c374:	2200      	movs	r2, #0
 800c376:	2300      	movs	r3, #0
 800c378:	4630      	mov	r0, r6
 800c37a:	4639      	mov	r1, r7
 800c37c:	f7f4 fbac 	bl	8000ad8 <__aeabi_dcmpeq>
 800c380:	b918      	cbnz	r0, 800c38a <__cvt+0xba>
 800c382:	f1c4 0401 	rsb	r4, r4, #1
 800c386:	f8ca 4000 	str.w	r4, [sl]
 800c38a:	f8da 3000 	ldr.w	r3, [sl]
 800c38e:	4499      	add	r9, r3
 800c390:	e7d3      	b.n	800c33a <__cvt+0x6a>
 800c392:	1c59      	adds	r1, r3, #1
 800c394:	9103      	str	r1, [sp, #12]
 800c396:	701a      	strb	r2, [r3, #0]
 800c398:	e7d9      	b.n	800c34e <__cvt+0x7e>

0800c39a <__exponent>:
 800c39a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c39c:	2900      	cmp	r1, #0
 800c39e:	bfba      	itte	lt
 800c3a0:	4249      	neglt	r1, r1
 800c3a2:	232d      	movlt	r3, #45	@ 0x2d
 800c3a4:	232b      	movge	r3, #43	@ 0x2b
 800c3a6:	2909      	cmp	r1, #9
 800c3a8:	7002      	strb	r2, [r0, #0]
 800c3aa:	7043      	strb	r3, [r0, #1]
 800c3ac:	dd29      	ble.n	800c402 <__exponent+0x68>
 800c3ae:	f10d 0307 	add.w	r3, sp, #7
 800c3b2:	461d      	mov	r5, r3
 800c3b4:	270a      	movs	r7, #10
 800c3b6:	461a      	mov	r2, r3
 800c3b8:	fbb1 f6f7 	udiv	r6, r1, r7
 800c3bc:	fb07 1416 	mls	r4, r7, r6, r1
 800c3c0:	3430      	adds	r4, #48	@ 0x30
 800c3c2:	f802 4c01 	strb.w	r4, [r2, #-1]
 800c3c6:	460c      	mov	r4, r1
 800c3c8:	2c63      	cmp	r4, #99	@ 0x63
 800c3ca:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800c3ce:	4631      	mov	r1, r6
 800c3d0:	dcf1      	bgt.n	800c3b6 <__exponent+0x1c>
 800c3d2:	3130      	adds	r1, #48	@ 0x30
 800c3d4:	1e94      	subs	r4, r2, #2
 800c3d6:	f803 1c01 	strb.w	r1, [r3, #-1]
 800c3da:	1c41      	adds	r1, r0, #1
 800c3dc:	4623      	mov	r3, r4
 800c3de:	42ab      	cmp	r3, r5
 800c3e0:	d30a      	bcc.n	800c3f8 <__exponent+0x5e>
 800c3e2:	f10d 0309 	add.w	r3, sp, #9
 800c3e6:	1a9b      	subs	r3, r3, r2
 800c3e8:	42ac      	cmp	r4, r5
 800c3ea:	bf88      	it	hi
 800c3ec:	2300      	movhi	r3, #0
 800c3ee:	3302      	adds	r3, #2
 800c3f0:	4403      	add	r3, r0
 800c3f2:	1a18      	subs	r0, r3, r0
 800c3f4:	b003      	add	sp, #12
 800c3f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c3f8:	f813 6b01 	ldrb.w	r6, [r3], #1
 800c3fc:	f801 6f01 	strb.w	r6, [r1, #1]!
 800c400:	e7ed      	b.n	800c3de <__exponent+0x44>
 800c402:	2330      	movs	r3, #48	@ 0x30
 800c404:	3130      	adds	r1, #48	@ 0x30
 800c406:	7083      	strb	r3, [r0, #2]
 800c408:	70c1      	strb	r1, [r0, #3]
 800c40a:	1d03      	adds	r3, r0, #4
 800c40c:	e7f1      	b.n	800c3f2 <__exponent+0x58>
	...

0800c410 <_printf_float>:
 800c410:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c414:	b08d      	sub	sp, #52	@ 0x34
 800c416:	460c      	mov	r4, r1
 800c418:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800c41c:	4616      	mov	r6, r2
 800c41e:	461f      	mov	r7, r3
 800c420:	4605      	mov	r5, r0
 800c422:	f000 fdf9 	bl	800d018 <_localeconv_r>
 800c426:	6803      	ldr	r3, [r0, #0]
 800c428:	9304      	str	r3, [sp, #16]
 800c42a:	4618      	mov	r0, r3
 800c42c:	f7f3 ff28 	bl	8000280 <strlen>
 800c430:	2300      	movs	r3, #0
 800c432:	930a      	str	r3, [sp, #40]	@ 0x28
 800c434:	f8d8 3000 	ldr.w	r3, [r8]
 800c438:	9005      	str	r0, [sp, #20]
 800c43a:	3307      	adds	r3, #7
 800c43c:	f023 0307 	bic.w	r3, r3, #7
 800c440:	f103 0208 	add.w	r2, r3, #8
 800c444:	f894 a018 	ldrb.w	sl, [r4, #24]
 800c448:	f8d4 b000 	ldr.w	fp, [r4]
 800c44c:	f8c8 2000 	str.w	r2, [r8]
 800c450:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c454:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800c458:	9307      	str	r3, [sp, #28]
 800c45a:	f8cd 8018 	str.w	r8, [sp, #24]
 800c45e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800c462:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c466:	4b9c      	ldr	r3, [pc, #624]	@ (800c6d8 <_printf_float+0x2c8>)
 800c468:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c46c:	f7f4 fb66 	bl	8000b3c <__aeabi_dcmpun>
 800c470:	bb70      	cbnz	r0, 800c4d0 <_printf_float+0xc0>
 800c472:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c476:	4b98      	ldr	r3, [pc, #608]	@ (800c6d8 <_printf_float+0x2c8>)
 800c478:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c47c:	f7f4 fb40 	bl	8000b00 <__aeabi_dcmple>
 800c480:	bb30      	cbnz	r0, 800c4d0 <_printf_float+0xc0>
 800c482:	2200      	movs	r2, #0
 800c484:	2300      	movs	r3, #0
 800c486:	4640      	mov	r0, r8
 800c488:	4649      	mov	r1, r9
 800c48a:	f7f4 fb2f 	bl	8000aec <__aeabi_dcmplt>
 800c48e:	b110      	cbz	r0, 800c496 <_printf_float+0x86>
 800c490:	232d      	movs	r3, #45	@ 0x2d
 800c492:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c496:	4a91      	ldr	r2, [pc, #580]	@ (800c6dc <_printf_float+0x2cc>)
 800c498:	4b91      	ldr	r3, [pc, #580]	@ (800c6e0 <_printf_float+0x2d0>)
 800c49a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800c49e:	bf8c      	ite	hi
 800c4a0:	4690      	movhi	r8, r2
 800c4a2:	4698      	movls	r8, r3
 800c4a4:	2303      	movs	r3, #3
 800c4a6:	6123      	str	r3, [r4, #16]
 800c4a8:	f02b 0304 	bic.w	r3, fp, #4
 800c4ac:	6023      	str	r3, [r4, #0]
 800c4ae:	f04f 0900 	mov.w	r9, #0
 800c4b2:	9700      	str	r7, [sp, #0]
 800c4b4:	4633      	mov	r3, r6
 800c4b6:	aa0b      	add	r2, sp, #44	@ 0x2c
 800c4b8:	4621      	mov	r1, r4
 800c4ba:	4628      	mov	r0, r5
 800c4bc:	f000 f9d2 	bl	800c864 <_printf_common>
 800c4c0:	3001      	adds	r0, #1
 800c4c2:	f040 808d 	bne.w	800c5e0 <_printf_float+0x1d0>
 800c4c6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c4ca:	b00d      	add	sp, #52	@ 0x34
 800c4cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c4d0:	4642      	mov	r2, r8
 800c4d2:	464b      	mov	r3, r9
 800c4d4:	4640      	mov	r0, r8
 800c4d6:	4649      	mov	r1, r9
 800c4d8:	f7f4 fb30 	bl	8000b3c <__aeabi_dcmpun>
 800c4dc:	b140      	cbz	r0, 800c4f0 <_printf_float+0xe0>
 800c4de:	464b      	mov	r3, r9
 800c4e0:	2b00      	cmp	r3, #0
 800c4e2:	bfbc      	itt	lt
 800c4e4:	232d      	movlt	r3, #45	@ 0x2d
 800c4e6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800c4ea:	4a7e      	ldr	r2, [pc, #504]	@ (800c6e4 <_printf_float+0x2d4>)
 800c4ec:	4b7e      	ldr	r3, [pc, #504]	@ (800c6e8 <_printf_float+0x2d8>)
 800c4ee:	e7d4      	b.n	800c49a <_printf_float+0x8a>
 800c4f0:	6863      	ldr	r3, [r4, #4]
 800c4f2:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800c4f6:	9206      	str	r2, [sp, #24]
 800c4f8:	1c5a      	adds	r2, r3, #1
 800c4fa:	d13b      	bne.n	800c574 <_printf_float+0x164>
 800c4fc:	2306      	movs	r3, #6
 800c4fe:	6063      	str	r3, [r4, #4]
 800c500:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800c504:	2300      	movs	r3, #0
 800c506:	6022      	str	r2, [r4, #0]
 800c508:	9303      	str	r3, [sp, #12]
 800c50a:	ab0a      	add	r3, sp, #40	@ 0x28
 800c50c:	e9cd a301 	strd	sl, r3, [sp, #4]
 800c510:	ab09      	add	r3, sp, #36	@ 0x24
 800c512:	9300      	str	r3, [sp, #0]
 800c514:	6861      	ldr	r1, [r4, #4]
 800c516:	ec49 8b10 	vmov	d0, r8, r9
 800c51a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800c51e:	4628      	mov	r0, r5
 800c520:	f7ff fed6 	bl	800c2d0 <__cvt>
 800c524:	9b06      	ldr	r3, [sp, #24]
 800c526:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c528:	2b47      	cmp	r3, #71	@ 0x47
 800c52a:	4680      	mov	r8, r0
 800c52c:	d129      	bne.n	800c582 <_printf_float+0x172>
 800c52e:	1cc8      	adds	r0, r1, #3
 800c530:	db02      	blt.n	800c538 <_printf_float+0x128>
 800c532:	6863      	ldr	r3, [r4, #4]
 800c534:	4299      	cmp	r1, r3
 800c536:	dd41      	ble.n	800c5bc <_printf_float+0x1ac>
 800c538:	f1aa 0a02 	sub.w	sl, sl, #2
 800c53c:	fa5f fa8a 	uxtb.w	sl, sl
 800c540:	3901      	subs	r1, #1
 800c542:	4652      	mov	r2, sl
 800c544:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800c548:	9109      	str	r1, [sp, #36]	@ 0x24
 800c54a:	f7ff ff26 	bl	800c39a <__exponent>
 800c54e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c550:	1813      	adds	r3, r2, r0
 800c552:	2a01      	cmp	r2, #1
 800c554:	4681      	mov	r9, r0
 800c556:	6123      	str	r3, [r4, #16]
 800c558:	dc02      	bgt.n	800c560 <_printf_float+0x150>
 800c55a:	6822      	ldr	r2, [r4, #0]
 800c55c:	07d2      	lsls	r2, r2, #31
 800c55e:	d501      	bpl.n	800c564 <_printf_float+0x154>
 800c560:	3301      	adds	r3, #1
 800c562:	6123      	str	r3, [r4, #16]
 800c564:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800c568:	2b00      	cmp	r3, #0
 800c56a:	d0a2      	beq.n	800c4b2 <_printf_float+0xa2>
 800c56c:	232d      	movs	r3, #45	@ 0x2d
 800c56e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c572:	e79e      	b.n	800c4b2 <_printf_float+0xa2>
 800c574:	9a06      	ldr	r2, [sp, #24]
 800c576:	2a47      	cmp	r2, #71	@ 0x47
 800c578:	d1c2      	bne.n	800c500 <_printf_float+0xf0>
 800c57a:	2b00      	cmp	r3, #0
 800c57c:	d1c0      	bne.n	800c500 <_printf_float+0xf0>
 800c57e:	2301      	movs	r3, #1
 800c580:	e7bd      	b.n	800c4fe <_printf_float+0xee>
 800c582:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800c586:	d9db      	bls.n	800c540 <_printf_float+0x130>
 800c588:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800c58c:	d118      	bne.n	800c5c0 <_printf_float+0x1b0>
 800c58e:	2900      	cmp	r1, #0
 800c590:	6863      	ldr	r3, [r4, #4]
 800c592:	dd0b      	ble.n	800c5ac <_printf_float+0x19c>
 800c594:	6121      	str	r1, [r4, #16]
 800c596:	b913      	cbnz	r3, 800c59e <_printf_float+0x18e>
 800c598:	6822      	ldr	r2, [r4, #0]
 800c59a:	07d0      	lsls	r0, r2, #31
 800c59c:	d502      	bpl.n	800c5a4 <_printf_float+0x194>
 800c59e:	3301      	adds	r3, #1
 800c5a0:	440b      	add	r3, r1
 800c5a2:	6123      	str	r3, [r4, #16]
 800c5a4:	65a1      	str	r1, [r4, #88]	@ 0x58
 800c5a6:	f04f 0900 	mov.w	r9, #0
 800c5aa:	e7db      	b.n	800c564 <_printf_float+0x154>
 800c5ac:	b913      	cbnz	r3, 800c5b4 <_printf_float+0x1a4>
 800c5ae:	6822      	ldr	r2, [r4, #0]
 800c5b0:	07d2      	lsls	r2, r2, #31
 800c5b2:	d501      	bpl.n	800c5b8 <_printf_float+0x1a8>
 800c5b4:	3302      	adds	r3, #2
 800c5b6:	e7f4      	b.n	800c5a2 <_printf_float+0x192>
 800c5b8:	2301      	movs	r3, #1
 800c5ba:	e7f2      	b.n	800c5a2 <_printf_float+0x192>
 800c5bc:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800c5c0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c5c2:	4299      	cmp	r1, r3
 800c5c4:	db05      	blt.n	800c5d2 <_printf_float+0x1c2>
 800c5c6:	6823      	ldr	r3, [r4, #0]
 800c5c8:	6121      	str	r1, [r4, #16]
 800c5ca:	07d8      	lsls	r0, r3, #31
 800c5cc:	d5ea      	bpl.n	800c5a4 <_printf_float+0x194>
 800c5ce:	1c4b      	adds	r3, r1, #1
 800c5d0:	e7e7      	b.n	800c5a2 <_printf_float+0x192>
 800c5d2:	2900      	cmp	r1, #0
 800c5d4:	bfd4      	ite	le
 800c5d6:	f1c1 0202 	rsble	r2, r1, #2
 800c5da:	2201      	movgt	r2, #1
 800c5dc:	4413      	add	r3, r2
 800c5de:	e7e0      	b.n	800c5a2 <_printf_float+0x192>
 800c5e0:	6823      	ldr	r3, [r4, #0]
 800c5e2:	055a      	lsls	r2, r3, #21
 800c5e4:	d407      	bmi.n	800c5f6 <_printf_float+0x1e6>
 800c5e6:	6923      	ldr	r3, [r4, #16]
 800c5e8:	4642      	mov	r2, r8
 800c5ea:	4631      	mov	r1, r6
 800c5ec:	4628      	mov	r0, r5
 800c5ee:	47b8      	blx	r7
 800c5f0:	3001      	adds	r0, #1
 800c5f2:	d12b      	bne.n	800c64c <_printf_float+0x23c>
 800c5f4:	e767      	b.n	800c4c6 <_printf_float+0xb6>
 800c5f6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800c5fa:	f240 80dd 	bls.w	800c7b8 <_printf_float+0x3a8>
 800c5fe:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800c602:	2200      	movs	r2, #0
 800c604:	2300      	movs	r3, #0
 800c606:	f7f4 fa67 	bl	8000ad8 <__aeabi_dcmpeq>
 800c60a:	2800      	cmp	r0, #0
 800c60c:	d033      	beq.n	800c676 <_printf_float+0x266>
 800c60e:	4a37      	ldr	r2, [pc, #220]	@ (800c6ec <_printf_float+0x2dc>)
 800c610:	2301      	movs	r3, #1
 800c612:	4631      	mov	r1, r6
 800c614:	4628      	mov	r0, r5
 800c616:	47b8      	blx	r7
 800c618:	3001      	adds	r0, #1
 800c61a:	f43f af54 	beq.w	800c4c6 <_printf_float+0xb6>
 800c61e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800c622:	4543      	cmp	r3, r8
 800c624:	db02      	blt.n	800c62c <_printf_float+0x21c>
 800c626:	6823      	ldr	r3, [r4, #0]
 800c628:	07d8      	lsls	r0, r3, #31
 800c62a:	d50f      	bpl.n	800c64c <_printf_float+0x23c>
 800c62c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c630:	4631      	mov	r1, r6
 800c632:	4628      	mov	r0, r5
 800c634:	47b8      	blx	r7
 800c636:	3001      	adds	r0, #1
 800c638:	f43f af45 	beq.w	800c4c6 <_printf_float+0xb6>
 800c63c:	f04f 0900 	mov.w	r9, #0
 800c640:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800c644:	f104 0a1a 	add.w	sl, r4, #26
 800c648:	45c8      	cmp	r8, r9
 800c64a:	dc09      	bgt.n	800c660 <_printf_float+0x250>
 800c64c:	6823      	ldr	r3, [r4, #0]
 800c64e:	079b      	lsls	r3, r3, #30
 800c650:	f100 8103 	bmi.w	800c85a <_printf_float+0x44a>
 800c654:	68e0      	ldr	r0, [r4, #12]
 800c656:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c658:	4298      	cmp	r0, r3
 800c65a:	bfb8      	it	lt
 800c65c:	4618      	movlt	r0, r3
 800c65e:	e734      	b.n	800c4ca <_printf_float+0xba>
 800c660:	2301      	movs	r3, #1
 800c662:	4652      	mov	r2, sl
 800c664:	4631      	mov	r1, r6
 800c666:	4628      	mov	r0, r5
 800c668:	47b8      	blx	r7
 800c66a:	3001      	adds	r0, #1
 800c66c:	f43f af2b 	beq.w	800c4c6 <_printf_float+0xb6>
 800c670:	f109 0901 	add.w	r9, r9, #1
 800c674:	e7e8      	b.n	800c648 <_printf_float+0x238>
 800c676:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c678:	2b00      	cmp	r3, #0
 800c67a:	dc39      	bgt.n	800c6f0 <_printf_float+0x2e0>
 800c67c:	4a1b      	ldr	r2, [pc, #108]	@ (800c6ec <_printf_float+0x2dc>)
 800c67e:	2301      	movs	r3, #1
 800c680:	4631      	mov	r1, r6
 800c682:	4628      	mov	r0, r5
 800c684:	47b8      	blx	r7
 800c686:	3001      	adds	r0, #1
 800c688:	f43f af1d 	beq.w	800c4c6 <_printf_float+0xb6>
 800c68c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800c690:	ea59 0303 	orrs.w	r3, r9, r3
 800c694:	d102      	bne.n	800c69c <_printf_float+0x28c>
 800c696:	6823      	ldr	r3, [r4, #0]
 800c698:	07d9      	lsls	r1, r3, #31
 800c69a:	d5d7      	bpl.n	800c64c <_printf_float+0x23c>
 800c69c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c6a0:	4631      	mov	r1, r6
 800c6a2:	4628      	mov	r0, r5
 800c6a4:	47b8      	blx	r7
 800c6a6:	3001      	adds	r0, #1
 800c6a8:	f43f af0d 	beq.w	800c4c6 <_printf_float+0xb6>
 800c6ac:	f04f 0a00 	mov.w	sl, #0
 800c6b0:	f104 0b1a 	add.w	fp, r4, #26
 800c6b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c6b6:	425b      	negs	r3, r3
 800c6b8:	4553      	cmp	r3, sl
 800c6ba:	dc01      	bgt.n	800c6c0 <_printf_float+0x2b0>
 800c6bc:	464b      	mov	r3, r9
 800c6be:	e793      	b.n	800c5e8 <_printf_float+0x1d8>
 800c6c0:	2301      	movs	r3, #1
 800c6c2:	465a      	mov	r2, fp
 800c6c4:	4631      	mov	r1, r6
 800c6c6:	4628      	mov	r0, r5
 800c6c8:	47b8      	blx	r7
 800c6ca:	3001      	adds	r0, #1
 800c6cc:	f43f aefb 	beq.w	800c4c6 <_printf_float+0xb6>
 800c6d0:	f10a 0a01 	add.w	sl, sl, #1
 800c6d4:	e7ee      	b.n	800c6b4 <_printf_float+0x2a4>
 800c6d6:	bf00      	nop
 800c6d8:	7fefffff 	.word	0x7fefffff
 800c6dc:	0800f516 	.word	0x0800f516
 800c6e0:	0800f512 	.word	0x0800f512
 800c6e4:	0800f51e 	.word	0x0800f51e
 800c6e8:	0800f51a 	.word	0x0800f51a
 800c6ec:	0800f522 	.word	0x0800f522
 800c6f0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800c6f2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800c6f6:	4553      	cmp	r3, sl
 800c6f8:	bfa8      	it	ge
 800c6fa:	4653      	movge	r3, sl
 800c6fc:	2b00      	cmp	r3, #0
 800c6fe:	4699      	mov	r9, r3
 800c700:	dc36      	bgt.n	800c770 <_printf_float+0x360>
 800c702:	f04f 0b00 	mov.w	fp, #0
 800c706:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c70a:	f104 021a 	add.w	r2, r4, #26
 800c70e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800c710:	9306      	str	r3, [sp, #24]
 800c712:	eba3 0309 	sub.w	r3, r3, r9
 800c716:	455b      	cmp	r3, fp
 800c718:	dc31      	bgt.n	800c77e <_printf_float+0x36e>
 800c71a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c71c:	459a      	cmp	sl, r3
 800c71e:	dc3a      	bgt.n	800c796 <_printf_float+0x386>
 800c720:	6823      	ldr	r3, [r4, #0]
 800c722:	07da      	lsls	r2, r3, #31
 800c724:	d437      	bmi.n	800c796 <_printf_float+0x386>
 800c726:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c728:	ebaa 0903 	sub.w	r9, sl, r3
 800c72c:	9b06      	ldr	r3, [sp, #24]
 800c72e:	ebaa 0303 	sub.w	r3, sl, r3
 800c732:	4599      	cmp	r9, r3
 800c734:	bfa8      	it	ge
 800c736:	4699      	movge	r9, r3
 800c738:	f1b9 0f00 	cmp.w	r9, #0
 800c73c:	dc33      	bgt.n	800c7a6 <_printf_float+0x396>
 800c73e:	f04f 0800 	mov.w	r8, #0
 800c742:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c746:	f104 0b1a 	add.w	fp, r4, #26
 800c74a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c74c:	ebaa 0303 	sub.w	r3, sl, r3
 800c750:	eba3 0309 	sub.w	r3, r3, r9
 800c754:	4543      	cmp	r3, r8
 800c756:	f77f af79 	ble.w	800c64c <_printf_float+0x23c>
 800c75a:	2301      	movs	r3, #1
 800c75c:	465a      	mov	r2, fp
 800c75e:	4631      	mov	r1, r6
 800c760:	4628      	mov	r0, r5
 800c762:	47b8      	blx	r7
 800c764:	3001      	adds	r0, #1
 800c766:	f43f aeae 	beq.w	800c4c6 <_printf_float+0xb6>
 800c76a:	f108 0801 	add.w	r8, r8, #1
 800c76e:	e7ec      	b.n	800c74a <_printf_float+0x33a>
 800c770:	4642      	mov	r2, r8
 800c772:	4631      	mov	r1, r6
 800c774:	4628      	mov	r0, r5
 800c776:	47b8      	blx	r7
 800c778:	3001      	adds	r0, #1
 800c77a:	d1c2      	bne.n	800c702 <_printf_float+0x2f2>
 800c77c:	e6a3      	b.n	800c4c6 <_printf_float+0xb6>
 800c77e:	2301      	movs	r3, #1
 800c780:	4631      	mov	r1, r6
 800c782:	4628      	mov	r0, r5
 800c784:	9206      	str	r2, [sp, #24]
 800c786:	47b8      	blx	r7
 800c788:	3001      	adds	r0, #1
 800c78a:	f43f ae9c 	beq.w	800c4c6 <_printf_float+0xb6>
 800c78e:	9a06      	ldr	r2, [sp, #24]
 800c790:	f10b 0b01 	add.w	fp, fp, #1
 800c794:	e7bb      	b.n	800c70e <_printf_float+0x2fe>
 800c796:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c79a:	4631      	mov	r1, r6
 800c79c:	4628      	mov	r0, r5
 800c79e:	47b8      	blx	r7
 800c7a0:	3001      	adds	r0, #1
 800c7a2:	d1c0      	bne.n	800c726 <_printf_float+0x316>
 800c7a4:	e68f      	b.n	800c4c6 <_printf_float+0xb6>
 800c7a6:	9a06      	ldr	r2, [sp, #24]
 800c7a8:	464b      	mov	r3, r9
 800c7aa:	4442      	add	r2, r8
 800c7ac:	4631      	mov	r1, r6
 800c7ae:	4628      	mov	r0, r5
 800c7b0:	47b8      	blx	r7
 800c7b2:	3001      	adds	r0, #1
 800c7b4:	d1c3      	bne.n	800c73e <_printf_float+0x32e>
 800c7b6:	e686      	b.n	800c4c6 <_printf_float+0xb6>
 800c7b8:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800c7bc:	f1ba 0f01 	cmp.w	sl, #1
 800c7c0:	dc01      	bgt.n	800c7c6 <_printf_float+0x3b6>
 800c7c2:	07db      	lsls	r3, r3, #31
 800c7c4:	d536      	bpl.n	800c834 <_printf_float+0x424>
 800c7c6:	2301      	movs	r3, #1
 800c7c8:	4642      	mov	r2, r8
 800c7ca:	4631      	mov	r1, r6
 800c7cc:	4628      	mov	r0, r5
 800c7ce:	47b8      	blx	r7
 800c7d0:	3001      	adds	r0, #1
 800c7d2:	f43f ae78 	beq.w	800c4c6 <_printf_float+0xb6>
 800c7d6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c7da:	4631      	mov	r1, r6
 800c7dc:	4628      	mov	r0, r5
 800c7de:	47b8      	blx	r7
 800c7e0:	3001      	adds	r0, #1
 800c7e2:	f43f ae70 	beq.w	800c4c6 <_printf_float+0xb6>
 800c7e6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800c7ea:	2200      	movs	r2, #0
 800c7ec:	2300      	movs	r3, #0
 800c7ee:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800c7f2:	f7f4 f971 	bl	8000ad8 <__aeabi_dcmpeq>
 800c7f6:	b9c0      	cbnz	r0, 800c82a <_printf_float+0x41a>
 800c7f8:	4653      	mov	r3, sl
 800c7fa:	f108 0201 	add.w	r2, r8, #1
 800c7fe:	4631      	mov	r1, r6
 800c800:	4628      	mov	r0, r5
 800c802:	47b8      	blx	r7
 800c804:	3001      	adds	r0, #1
 800c806:	d10c      	bne.n	800c822 <_printf_float+0x412>
 800c808:	e65d      	b.n	800c4c6 <_printf_float+0xb6>
 800c80a:	2301      	movs	r3, #1
 800c80c:	465a      	mov	r2, fp
 800c80e:	4631      	mov	r1, r6
 800c810:	4628      	mov	r0, r5
 800c812:	47b8      	blx	r7
 800c814:	3001      	adds	r0, #1
 800c816:	f43f ae56 	beq.w	800c4c6 <_printf_float+0xb6>
 800c81a:	f108 0801 	add.w	r8, r8, #1
 800c81e:	45d0      	cmp	r8, sl
 800c820:	dbf3      	blt.n	800c80a <_printf_float+0x3fa>
 800c822:	464b      	mov	r3, r9
 800c824:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800c828:	e6df      	b.n	800c5ea <_printf_float+0x1da>
 800c82a:	f04f 0800 	mov.w	r8, #0
 800c82e:	f104 0b1a 	add.w	fp, r4, #26
 800c832:	e7f4      	b.n	800c81e <_printf_float+0x40e>
 800c834:	2301      	movs	r3, #1
 800c836:	4642      	mov	r2, r8
 800c838:	e7e1      	b.n	800c7fe <_printf_float+0x3ee>
 800c83a:	2301      	movs	r3, #1
 800c83c:	464a      	mov	r2, r9
 800c83e:	4631      	mov	r1, r6
 800c840:	4628      	mov	r0, r5
 800c842:	47b8      	blx	r7
 800c844:	3001      	adds	r0, #1
 800c846:	f43f ae3e 	beq.w	800c4c6 <_printf_float+0xb6>
 800c84a:	f108 0801 	add.w	r8, r8, #1
 800c84e:	68e3      	ldr	r3, [r4, #12]
 800c850:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c852:	1a5b      	subs	r3, r3, r1
 800c854:	4543      	cmp	r3, r8
 800c856:	dcf0      	bgt.n	800c83a <_printf_float+0x42a>
 800c858:	e6fc      	b.n	800c654 <_printf_float+0x244>
 800c85a:	f04f 0800 	mov.w	r8, #0
 800c85e:	f104 0919 	add.w	r9, r4, #25
 800c862:	e7f4      	b.n	800c84e <_printf_float+0x43e>

0800c864 <_printf_common>:
 800c864:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c868:	4616      	mov	r6, r2
 800c86a:	4698      	mov	r8, r3
 800c86c:	688a      	ldr	r2, [r1, #8]
 800c86e:	690b      	ldr	r3, [r1, #16]
 800c870:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c874:	4293      	cmp	r3, r2
 800c876:	bfb8      	it	lt
 800c878:	4613      	movlt	r3, r2
 800c87a:	6033      	str	r3, [r6, #0]
 800c87c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800c880:	4607      	mov	r7, r0
 800c882:	460c      	mov	r4, r1
 800c884:	b10a      	cbz	r2, 800c88a <_printf_common+0x26>
 800c886:	3301      	adds	r3, #1
 800c888:	6033      	str	r3, [r6, #0]
 800c88a:	6823      	ldr	r3, [r4, #0]
 800c88c:	0699      	lsls	r1, r3, #26
 800c88e:	bf42      	ittt	mi
 800c890:	6833      	ldrmi	r3, [r6, #0]
 800c892:	3302      	addmi	r3, #2
 800c894:	6033      	strmi	r3, [r6, #0]
 800c896:	6825      	ldr	r5, [r4, #0]
 800c898:	f015 0506 	ands.w	r5, r5, #6
 800c89c:	d106      	bne.n	800c8ac <_printf_common+0x48>
 800c89e:	f104 0a19 	add.w	sl, r4, #25
 800c8a2:	68e3      	ldr	r3, [r4, #12]
 800c8a4:	6832      	ldr	r2, [r6, #0]
 800c8a6:	1a9b      	subs	r3, r3, r2
 800c8a8:	42ab      	cmp	r3, r5
 800c8aa:	dc26      	bgt.n	800c8fa <_printf_common+0x96>
 800c8ac:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800c8b0:	6822      	ldr	r2, [r4, #0]
 800c8b2:	3b00      	subs	r3, #0
 800c8b4:	bf18      	it	ne
 800c8b6:	2301      	movne	r3, #1
 800c8b8:	0692      	lsls	r2, r2, #26
 800c8ba:	d42b      	bmi.n	800c914 <_printf_common+0xb0>
 800c8bc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800c8c0:	4641      	mov	r1, r8
 800c8c2:	4638      	mov	r0, r7
 800c8c4:	47c8      	blx	r9
 800c8c6:	3001      	adds	r0, #1
 800c8c8:	d01e      	beq.n	800c908 <_printf_common+0xa4>
 800c8ca:	6823      	ldr	r3, [r4, #0]
 800c8cc:	6922      	ldr	r2, [r4, #16]
 800c8ce:	f003 0306 	and.w	r3, r3, #6
 800c8d2:	2b04      	cmp	r3, #4
 800c8d4:	bf02      	ittt	eq
 800c8d6:	68e5      	ldreq	r5, [r4, #12]
 800c8d8:	6833      	ldreq	r3, [r6, #0]
 800c8da:	1aed      	subeq	r5, r5, r3
 800c8dc:	68a3      	ldr	r3, [r4, #8]
 800c8de:	bf0c      	ite	eq
 800c8e0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c8e4:	2500      	movne	r5, #0
 800c8e6:	4293      	cmp	r3, r2
 800c8e8:	bfc4      	itt	gt
 800c8ea:	1a9b      	subgt	r3, r3, r2
 800c8ec:	18ed      	addgt	r5, r5, r3
 800c8ee:	2600      	movs	r6, #0
 800c8f0:	341a      	adds	r4, #26
 800c8f2:	42b5      	cmp	r5, r6
 800c8f4:	d11a      	bne.n	800c92c <_printf_common+0xc8>
 800c8f6:	2000      	movs	r0, #0
 800c8f8:	e008      	b.n	800c90c <_printf_common+0xa8>
 800c8fa:	2301      	movs	r3, #1
 800c8fc:	4652      	mov	r2, sl
 800c8fe:	4641      	mov	r1, r8
 800c900:	4638      	mov	r0, r7
 800c902:	47c8      	blx	r9
 800c904:	3001      	adds	r0, #1
 800c906:	d103      	bne.n	800c910 <_printf_common+0xac>
 800c908:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c90c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c910:	3501      	adds	r5, #1
 800c912:	e7c6      	b.n	800c8a2 <_printf_common+0x3e>
 800c914:	18e1      	adds	r1, r4, r3
 800c916:	1c5a      	adds	r2, r3, #1
 800c918:	2030      	movs	r0, #48	@ 0x30
 800c91a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800c91e:	4422      	add	r2, r4
 800c920:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800c924:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800c928:	3302      	adds	r3, #2
 800c92a:	e7c7      	b.n	800c8bc <_printf_common+0x58>
 800c92c:	2301      	movs	r3, #1
 800c92e:	4622      	mov	r2, r4
 800c930:	4641      	mov	r1, r8
 800c932:	4638      	mov	r0, r7
 800c934:	47c8      	blx	r9
 800c936:	3001      	adds	r0, #1
 800c938:	d0e6      	beq.n	800c908 <_printf_common+0xa4>
 800c93a:	3601      	adds	r6, #1
 800c93c:	e7d9      	b.n	800c8f2 <_printf_common+0x8e>
	...

0800c940 <_printf_i>:
 800c940:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c944:	7e0f      	ldrb	r7, [r1, #24]
 800c946:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800c948:	2f78      	cmp	r7, #120	@ 0x78
 800c94a:	4691      	mov	r9, r2
 800c94c:	4680      	mov	r8, r0
 800c94e:	460c      	mov	r4, r1
 800c950:	469a      	mov	sl, r3
 800c952:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800c956:	d807      	bhi.n	800c968 <_printf_i+0x28>
 800c958:	2f62      	cmp	r7, #98	@ 0x62
 800c95a:	d80a      	bhi.n	800c972 <_printf_i+0x32>
 800c95c:	2f00      	cmp	r7, #0
 800c95e:	f000 80d1 	beq.w	800cb04 <_printf_i+0x1c4>
 800c962:	2f58      	cmp	r7, #88	@ 0x58
 800c964:	f000 80b8 	beq.w	800cad8 <_printf_i+0x198>
 800c968:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c96c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800c970:	e03a      	b.n	800c9e8 <_printf_i+0xa8>
 800c972:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800c976:	2b15      	cmp	r3, #21
 800c978:	d8f6      	bhi.n	800c968 <_printf_i+0x28>
 800c97a:	a101      	add	r1, pc, #4	@ (adr r1, 800c980 <_printf_i+0x40>)
 800c97c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c980:	0800c9d9 	.word	0x0800c9d9
 800c984:	0800c9ed 	.word	0x0800c9ed
 800c988:	0800c969 	.word	0x0800c969
 800c98c:	0800c969 	.word	0x0800c969
 800c990:	0800c969 	.word	0x0800c969
 800c994:	0800c969 	.word	0x0800c969
 800c998:	0800c9ed 	.word	0x0800c9ed
 800c99c:	0800c969 	.word	0x0800c969
 800c9a0:	0800c969 	.word	0x0800c969
 800c9a4:	0800c969 	.word	0x0800c969
 800c9a8:	0800c969 	.word	0x0800c969
 800c9ac:	0800caeb 	.word	0x0800caeb
 800c9b0:	0800ca17 	.word	0x0800ca17
 800c9b4:	0800caa5 	.word	0x0800caa5
 800c9b8:	0800c969 	.word	0x0800c969
 800c9bc:	0800c969 	.word	0x0800c969
 800c9c0:	0800cb0d 	.word	0x0800cb0d
 800c9c4:	0800c969 	.word	0x0800c969
 800c9c8:	0800ca17 	.word	0x0800ca17
 800c9cc:	0800c969 	.word	0x0800c969
 800c9d0:	0800c969 	.word	0x0800c969
 800c9d4:	0800caad 	.word	0x0800caad
 800c9d8:	6833      	ldr	r3, [r6, #0]
 800c9da:	1d1a      	adds	r2, r3, #4
 800c9dc:	681b      	ldr	r3, [r3, #0]
 800c9de:	6032      	str	r2, [r6, #0]
 800c9e0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c9e4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800c9e8:	2301      	movs	r3, #1
 800c9ea:	e09c      	b.n	800cb26 <_printf_i+0x1e6>
 800c9ec:	6833      	ldr	r3, [r6, #0]
 800c9ee:	6820      	ldr	r0, [r4, #0]
 800c9f0:	1d19      	adds	r1, r3, #4
 800c9f2:	6031      	str	r1, [r6, #0]
 800c9f4:	0606      	lsls	r6, r0, #24
 800c9f6:	d501      	bpl.n	800c9fc <_printf_i+0xbc>
 800c9f8:	681d      	ldr	r5, [r3, #0]
 800c9fa:	e003      	b.n	800ca04 <_printf_i+0xc4>
 800c9fc:	0645      	lsls	r5, r0, #25
 800c9fe:	d5fb      	bpl.n	800c9f8 <_printf_i+0xb8>
 800ca00:	f9b3 5000 	ldrsh.w	r5, [r3]
 800ca04:	2d00      	cmp	r5, #0
 800ca06:	da03      	bge.n	800ca10 <_printf_i+0xd0>
 800ca08:	232d      	movs	r3, #45	@ 0x2d
 800ca0a:	426d      	negs	r5, r5
 800ca0c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ca10:	4858      	ldr	r0, [pc, #352]	@ (800cb74 <_printf_i+0x234>)
 800ca12:	230a      	movs	r3, #10
 800ca14:	e011      	b.n	800ca3a <_printf_i+0xfa>
 800ca16:	6821      	ldr	r1, [r4, #0]
 800ca18:	6833      	ldr	r3, [r6, #0]
 800ca1a:	0608      	lsls	r0, r1, #24
 800ca1c:	f853 5b04 	ldr.w	r5, [r3], #4
 800ca20:	d402      	bmi.n	800ca28 <_printf_i+0xe8>
 800ca22:	0649      	lsls	r1, r1, #25
 800ca24:	bf48      	it	mi
 800ca26:	b2ad      	uxthmi	r5, r5
 800ca28:	2f6f      	cmp	r7, #111	@ 0x6f
 800ca2a:	4852      	ldr	r0, [pc, #328]	@ (800cb74 <_printf_i+0x234>)
 800ca2c:	6033      	str	r3, [r6, #0]
 800ca2e:	bf14      	ite	ne
 800ca30:	230a      	movne	r3, #10
 800ca32:	2308      	moveq	r3, #8
 800ca34:	2100      	movs	r1, #0
 800ca36:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800ca3a:	6866      	ldr	r6, [r4, #4]
 800ca3c:	60a6      	str	r6, [r4, #8]
 800ca3e:	2e00      	cmp	r6, #0
 800ca40:	db05      	blt.n	800ca4e <_printf_i+0x10e>
 800ca42:	6821      	ldr	r1, [r4, #0]
 800ca44:	432e      	orrs	r6, r5
 800ca46:	f021 0104 	bic.w	r1, r1, #4
 800ca4a:	6021      	str	r1, [r4, #0]
 800ca4c:	d04b      	beq.n	800cae6 <_printf_i+0x1a6>
 800ca4e:	4616      	mov	r6, r2
 800ca50:	fbb5 f1f3 	udiv	r1, r5, r3
 800ca54:	fb03 5711 	mls	r7, r3, r1, r5
 800ca58:	5dc7      	ldrb	r7, [r0, r7]
 800ca5a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800ca5e:	462f      	mov	r7, r5
 800ca60:	42bb      	cmp	r3, r7
 800ca62:	460d      	mov	r5, r1
 800ca64:	d9f4      	bls.n	800ca50 <_printf_i+0x110>
 800ca66:	2b08      	cmp	r3, #8
 800ca68:	d10b      	bne.n	800ca82 <_printf_i+0x142>
 800ca6a:	6823      	ldr	r3, [r4, #0]
 800ca6c:	07df      	lsls	r7, r3, #31
 800ca6e:	d508      	bpl.n	800ca82 <_printf_i+0x142>
 800ca70:	6923      	ldr	r3, [r4, #16]
 800ca72:	6861      	ldr	r1, [r4, #4]
 800ca74:	4299      	cmp	r1, r3
 800ca76:	bfde      	ittt	le
 800ca78:	2330      	movle	r3, #48	@ 0x30
 800ca7a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800ca7e:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800ca82:	1b92      	subs	r2, r2, r6
 800ca84:	6122      	str	r2, [r4, #16]
 800ca86:	f8cd a000 	str.w	sl, [sp]
 800ca8a:	464b      	mov	r3, r9
 800ca8c:	aa03      	add	r2, sp, #12
 800ca8e:	4621      	mov	r1, r4
 800ca90:	4640      	mov	r0, r8
 800ca92:	f7ff fee7 	bl	800c864 <_printf_common>
 800ca96:	3001      	adds	r0, #1
 800ca98:	d14a      	bne.n	800cb30 <_printf_i+0x1f0>
 800ca9a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ca9e:	b004      	add	sp, #16
 800caa0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800caa4:	6823      	ldr	r3, [r4, #0]
 800caa6:	f043 0320 	orr.w	r3, r3, #32
 800caaa:	6023      	str	r3, [r4, #0]
 800caac:	4832      	ldr	r0, [pc, #200]	@ (800cb78 <_printf_i+0x238>)
 800caae:	2778      	movs	r7, #120	@ 0x78
 800cab0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800cab4:	6823      	ldr	r3, [r4, #0]
 800cab6:	6831      	ldr	r1, [r6, #0]
 800cab8:	061f      	lsls	r7, r3, #24
 800caba:	f851 5b04 	ldr.w	r5, [r1], #4
 800cabe:	d402      	bmi.n	800cac6 <_printf_i+0x186>
 800cac0:	065f      	lsls	r7, r3, #25
 800cac2:	bf48      	it	mi
 800cac4:	b2ad      	uxthmi	r5, r5
 800cac6:	6031      	str	r1, [r6, #0]
 800cac8:	07d9      	lsls	r1, r3, #31
 800caca:	bf44      	itt	mi
 800cacc:	f043 0320 	orrmi.w	r3, r3, #32
 800cad0:	6023      	strmi	r3, [r4, #0]
 800cad2:	b11d      	cbz	r5, 800cadc <_printf_i+0x19c>
 800cad4:	2310      	movs	r3, #16
 800cad6:	e7ad      	b.n	800ca34 <_printf_i+0xf4>
 800cad8:	4826      	ldr	r0, [pc, #152]	@ (800cb74 <_printf_i+0x234>)
 800cada:	e7e9      	b.n	800cab0 <_printf_i+0x170>
 800cadc:	6823      	ldr	r3, [r4, #0]
 800cade:	f023 0320 	bic.w	r3, r3, #32
 800cae2:	6023      	str	r3, [r4, #0]
 800cae4:	e7f6      	b.n	800cad4 <_printf_i+0x194>
 800cae6:	4616      	mov	r6, r2
 800cae8:	e7bd      	b.n	800ca66 <_printf_i+0x126>
 800caea:	6833      	ldr	r3, [r6, #0]
 800caec:	6825      	ldr	r5, [r4, #0]
 800caee:	6961      	ldr	r1, [r4, #20]
 800caf0:	1d18      	adds	r0, r3, #4
 800caf2:	6030      	str	r0, [r6, #0]
 800caf4:	062e      	lsls	r6, r5, #24
 800caf6:	681b      	ldr	r3, [r3, #0]
 800caf8:	d501      	bpl.n	800cafe <_printf_i+0x1be>
 800cafa:	6019      	str	r1, [r3, #0]
 800cafc:	e002      	b.n	800cb04 <_printf_i+0x1c4>
 800cafe:	0668      	lsls	r0, r5, #25
 800cb00:	d5fb      	bpl.n	800cafa <_printf_i+0x1ba>
 800cb02:	8019      	strh	r1, [r3, #0]
 800cb04:	2300      	movs	r3, #0
 800cb06:	6123      	str	r3, [r4, #16]
 800cb08:	4616      	mov	r6, r2
 800cb0a:	e7bc      	b.n	800ca86 <_printf_i+0x146>
 800cb0c:	6833      	ldr	r3, [r6, #0]
 800cb0e:	1d1a      	adds	r2, r3, #4
 800cb10:	6032      	str	r2, [r6, #0]
 800cb12:	681e      	ldr	r6, [r3, #0]
 800cb14:	6862      	ldr	r2, [r4, #4]
 800cb16:	2100      	movs	r1, #0
 800cb18:	4630      	mov	r0, r6
 800cb1a:	f7f3 fb61 	bl	80001e0 <memchr>
 800cb1e:	b108      	cbz	r0, 800cb24 <_printf_i+0x1e4>
 800cb20:	1b80      	subs	r0, r0, r6
 800cb22:	6060      	str	r0, [r4, #4]
 800cb24:	6863      	ldr	r3, [r4, #4]
 800cb26:	6123      	str	r3, [r4, #16]
 800cb28:	2300      	movs	r3, #0
 800cb2a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cb2e:	e7aa      	b.n	800ca86 <_printf_i+0x146>
 800cb30:	6923      	ldr	r3, [r4, #16]
 800cb32:	4632      	mov	r2, r6
 800cb34:	4649      	mov	r1, r9
 800cb36:	4640      	mov	r0, r8
 800cb38:	47d0      	blx	sl
 800cb3a:	3001      	adds	r0, #1
 800cb3c:	d0ad      	beq.n	800ca9a <_printf_i+0x15a>
 800cb3e:	6823      	ldr	r3, [r4, #0]
 800cb40:	079b      	lsls	r3, r3, #30
 800cb42:	d413      	bmi.n	800cb6c <_printf_i+0x22c>
 800cb44:	68e0      	ldr	r0, [r4, #12]
 800cb46:	9b03      	ldr	r3, [sp, #12]
 800cb48:	4298      	cmp	r0, r3
 800cb4a:	bfb8      	it	lt
 800cb4c:	4618      	movlt	r0, r3
 800cb4e:	e7a6      	b.n	800ca9e <_printf_i+0x15e>
 800cb50:	2301      	movs	r3, #1
 800cb52:	4632      	mov	r2, r6
 800cb54:	4649      	mov	r1, r9
 800cb56:	4640      	mov	r0, r8
 800cb58:	47d0      	blx	sl
 800cb5a:	3001      	adds	r0, #1
 800cb5c:	d09d      	beq.n	800ca9a <_printf_i+0x15a>
 800cb5e:	3501      	adds	r5, #1
 800cb60:	68e3      	ldr	r3, [r4, #12]
 800cb62:	9903      	ldr	r1, [sp, #12]
 800cb64:	1a5b      	subs	r3, r3, r1
 800cb66:	42ab      	cmp	r3, r5
 800cb68:	dcf2      	bgt.n	800cb50 <_printf_i+0x210>
 800cb6a:	e7eb      	b.n	800cb44 <_printf_i+0x204>
 800cb6c:	2500      	movs	r5, #0
 800cb6e:	f104 0619 	add.w	r6, r4, #25
 800cb72:	e7f5      	b.n	800cb60 <_printf_i+0x220>
 800cb74:	0800f524 	.word	0x0800f524
 800cb78:	0800f535 	.word	0x0800f535

0800cb7c <std>:
 800cb7c:	2300      	movs	r3, #0
 800cb7e:	b510      	push	{r4, lr}
 800cb80:	4604      	mov	r4, r0
 800cb82:	e9c0 3300 	strd	r3, r3, [r0]
 800cb86:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800cb8a:	6083      	str	r3, [r0, #8]
 800cb8c:	8181      	strh	r1, [r0, #12]
 800cb8e:	6643      	str	r3, [r0, #100]	@ 0x64
 800cb90:	81c2      	strh	r2, [r0, #14]
 800cb92:	6183      	str	r3, [r0, #24]
 800cb94:	4619      	mov	r1, r3
 800cb96:	2208      	movs	r2, #8
 800cb98:	305c      	adds	r0, #92	@ 0x5c
 800cb9a:	f000 fa35 	bl	800d008 <memset>
 800cb9e:	4b0d      	ldr	r3, [pc, #52]	@ (800cbd4 <std+0x58>)
 800cba0:	6263      	str	r3, [r4, #36]	@ 0x24
 800cba2:	4b0d      	ldr	r3, [pc, #52]	@ (800cbd8 <std+0x5c>)
 800cba4:	62a3      	str	r3, [r4, #40]	@ 0x28
 800cba6:	4b0d      	ldr	r3, [pc, #52]	@ (800cbdc <std+0x60>)
 800cba8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800cbaa:	4b0d      	ldr	r3, [pc, #52]	@ (800cbe0 <std+0x64>)
 800cbac:	6323      	str	r3, [r4, #48]	@ 0x30
 800cbae:	4b0d      	ldr	r3, [pc, #52]	@ (800cbe4 <std+0x68>)
 800cbb0:	6224      	str	r4, [r4, #32]
 800cbb2:	429c      	cmp	r4, r3
 800cbb4:	d006      	beq.n	800cbc4 <std+0x48>
 800cbb6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800cbba:	4294      	cmp	r4, r2
 800cbbc:	d002      	beq.n	800cbc4 <std+0x48>
 800cbbe:	33d0      	adds	r3, #208	@ 0xd0
 800cbc0:	429c      	cmp	r4, r3
 800cbc2:	d105      	bne.n	800cbd0 <std+0x54>
 800cbc4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800cbc8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cbcc:	f000 ba98 	b.w	800d100 <__retarget_lock_init_recursive>
 800cbd0:	bd10      	pop	{r4, pc}
 800cbd2:	bf00      	nop
 800cbd4:	0800cde1 	.word	0x0800cde1
 800cbd8:	0800ce03 	.word	0x0800ce03
 800cbdc:	0800ce3b 	.word	0x0800ce3b
 800cbe0:	0800ce5f 	.word	0x0800ce5f
 800cbe4:	200020a0 	.word	0x200020a0

0800cbe8 <stdio_exit_handler>:
 800cbe8:	4a02      	ldr	r2, [pc, #8]	@ (800cbf4 <stdio_exit_handler+0xc>)
 800cbea:	4903      	ldr	r1, [pc, #12]	@ (800cbf8 <stdio_exit_handler+0x10>)
 800cbec:	4803      	ldr	r0, [pc, #12]	@ (800cbfc <stdio_exit_handler+0x14>)
 800cbee:	f000 b869 	b.w	800ccc4 <_fwalk_sglue>
 800cbf2:	bf00      	nop
 800cbf4:	20000104 	.word	0x20000104
 800cbf8:	0800ed09 	.word	0x0800ed09
 800cbfc:	20000114 	.word	0x20000114

0800cc00 <cleanup_stdio>:
 800cc00:	6841      	ldr	r1, [r0, #4]
 800cc02:	4b0c      	ldr	r3, [pc, #48]	@ (800cc34 <cleanup_stdio+0x34>)
 800cc04:	4299      	cmp	r1, r3
 800cc06:	b510      	push	{r4, lr}
 800cc08:	4604      	mov	r4, r0
 800cc0a:	d001      	beq.n	800cc10 <cleanup_stdio+0x10>
 800cc0c:	f002 f87c 	bl	800ed08 <_fflush_r>
 800cc10:	68a1      	ldr	r1, [r4, #8]
 800cc12:	4b09      	ldr	r3, [pc, #36]	@ (800cc38 <cleanup_stdio+0x38>)
 800cc14:	4299      	cmp	r1, r3
 800cc16:	d002      	beq.n	800cc1e <cleanup_stdio+0x1e>
 800cc18:	4620      	mov	r0, r4
 800cc1a:	f002 f875 	bl	800ed08 <_fflush_r>
 800cc1e:	68e1      	ldr	r1, [r4, #12]
 800cc20:	4b06      	ldr	r3, [pc, #24]	@ (800cc3c <cleanup_stdio+0x3c>)
 800cc22:	4299      	cmp	r1, r3
 800cc24:	d004      	beq.n	800cc30 <cleanup_stdio+0x30>
 800cc26:	4620      	mov	r0, r4
 800cc28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cc2c:	f002 b86c 	b.w	800ed08 <_fflush_r>
 800cc30:	bd10      	pop	{r4, pc}
 800cc32:	bf00      	nop
 800cc34:	200020a0 	.word	0x200020a0
 800cc38:	20002108 	.word	0x20002108
 800cc3c:	20002170 	.word	0x20002170

0800cc40 <global_stdio_init.part.0>:
 800cc40:	b510      	push	{r4, lr}
 800cc42:	4b0b      	ldr	r3, [pc, #44]	@ (800cc70 <global_stdio_init.part.0+0x30>)
 800cc44:	4c0b      	ldr	r4, [pc, #44]	@ (800cc74 <global_stdio_init.part.0+0x34>)
 800cc46:	4a0c      	ldr	r2, [pc, #48]	@ (800cc78 <global_stdio_init.part.0+0x38>)
 800cc48:	601a      	str	r2, [r3, #0]
 800cc4a:	4620      	mov	r0, r4
 800cc4c:	2200      	movs	r2, #0
 800cc4e:	2104      	movs	r1, #4
 800cc50:	f7ff ff94 	bl	800cb7c <std>
 800cc54:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800cc58:	2201      	movs	r2, #1
 800cc5a:	2109      	movs	r1, #9
 800cc5c:	f7ff ff8e 	bl	800cb7c <std>
 800cc60:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800cc64:	2202      	movs	r2, #2
 800cc66:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cc6a:	2112      	movs	r1, #18
 800cc6c:	f7ff bf86 	b.w	800cb7c <std>
 800cc70:	200021d8 	.word	0x200021d8
 800cc74:	200020a0 	.word	0x200020a0
 800cc78:	0800cbe9 	.word	0x0800cbe9

0800cc7c <__sfp_lock_acquire>:
 800cc7c:	4801      	ldr	r0, [pc, #4]	@ (800cc84 <__sfp_lock_acquire+0x8>)
 800cc7e:	f000 ba40 	b.w	800d102 <__retarget_lock_acquire_recursive>
 800cc82:	bf00      	nop
 800cc84:	200021e1 	.word	0x200021e1

0800cc88 <__sfp_lock_release>:
 800cc88:	4801      	ldr	r0, [pc, #4]	@ (800cc90 <__sfp_lock_release+0x8>)
 800cc8a:	f000 ba3b 	b.w	800d104 <__retarget_lock_release_recursive>
 800cc8e:	bf00      	nop
 800cc90:	200021e1 	.word	0x200021e1

0800cc94 <__sinit>:
 800cc94:	b510      	push	{r4, lr}
 800cc96:	4604      	mov	r4, r0
 800cc98:	f7ff fff0 	bl	800cc7c <__sfp_lock_acquire>
 800cc9c:	6a23      	ldr	r3, [r4, #32]
 800cc9e:	b11b      	cbz	r3, 800cca8 <__sinit+0x14>
 800cca0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cca4:	f7ff bff0 	b.w	800cc88 <__sfp_lock_release>
 800cca8:	4b04      	ldr	r3, [pc, #16]	@ (800ccbc <__sinit+0x28>)
 800ccaa:	6223      	str	r3, [r4, #32]
 800ccac:	4b04      	ldr	r3, [pc, #16]	@ (800ccc0 <__sinit+0x2c>)
 800ccae:	681b      	ldr	r3, [r3, #0]
 800ccb0:	2b00      	cmp	r3, #0
 800ccb2:	d1f5      	bne.n	800cca0 <__sinit+0xc>
 800ccb4:	f7ff ffc4 	bl	800cc40 <global_stdio_init.part.0>
 800ccb8:	e7f2      	b.n	800cca0 <__sinit+0xc>
 800ccba:	bf00      	nop
 800ccbc:	0800cc01 	.word	0x0800cc01
 800ccc0:	200021d8 	.word	0x200021d8

0800ccc4 <_fwalk_sglue>:
 800ccc4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ccc8:	4607      	mov	r7, r0
 800ccca:	4688      	mov	r8, r1
 800cccc:	4614      	mov	r4, r2
 800ccce:	2600      	movs	r6, #0
 800ccd0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ccd4:	f1b9 0901 	subs.w	r9, r9, #1
 800ccd8:	d505      	bpl.n	800cce6 <_fwalk_sglue+0x22>
 800ccda:	6824      	ldr	r4, [r4, #0]
 800ccdc:	2c00      	cmp	r4, #0
 800ccde:	d1f7      	bne.n	800ccd0 <_fwalk_sglue+0xc>
 800cce0:	4630      	mov	r0, r6
 800cce2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cce6:	89ab      	ldrh	r3, [r5, #12]
 800cce8:	2b01      	cmp	r3, #1
 800ccea:	d907      	bls.n	800ccfc <_fwalk_sglue+0x38>
 800ccec:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ccf0:	3301      	adds	r3, #1
 800ccf2:	d003      	beq.n	800ccfc <_fwalk_sglue+0x38>
 800ccf4:	4629      	mov	r1, r5
 800ccf6:	4638      	mov	r0, r7
 800ccf8:	47c0      	blx	r8
 800ccfa:	4306      	orrs	r6, r0
 800ccfc:	3568      	adds	r5, #104	@ 0x68
 800ccfe:	e7e9      	b.n	800ccd4 <_fwalk_sglue+0x10>

0800cd00 <iprintf>:
 800cd00:	b40f      	push	{r0, r1, r2, r3}
 800cd02:	b507      	push	{r0, r1, r2, lr}
 800cd04:	4906      	ldr	r1, [pc, #24]	@ (800cd20 <iprintf+0x20>)
 800cd06:	ab04      	add	r3, sp, #16
 800cd08:	6808      	ldr	r0, [r1, #0]
 800cd0a:	f853 2b04 	ldr.w	r2, [r3], #4
 800cd0e:	6881      	ldr	r1, [r0, #8]
 800cd10:	9301      	str	r3, [sp, #4]
 800cd12:	f001 fe5d 	bl	800e9d0 <_vfiprintf_r>
 800cd16:	b003      	add	sp, #12
 800cd18:	f85d eb04 	ldr.w	lr, [sp], #4
 800cd1c:	b004      	add	sp, #16
 800cd1e:	4770      	bx	lr
 800cd20:	20000110 	.word	0x20000110

0800cd24 <_puts_r>:
 800cd24:	6a03      	ldr	r3, [r0, #32]
 800cd26:	b570      	push	{r4, r5, r6, lr}
 800cd28:	6884      	ldr	r4, [r0, #8]
 800cd2a:	4605      	mov	r5, r0
 800cd2c:	460e      	mov	r6, r1
 800cd2e:	b90b      	cbnz	r3, 800cd34 <_puts_r+0x10>
 800cd30:	f7ff ffb0 	bl	800cc94 <__sinit>
 800cd34:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800cd36:	07db      	lsls	r3, r3, #31
 800cd38:	d405      	bmi.n	800cd46 <_puts_r+0x22>
 800cd3a:	89a3      	ldrh	r3, [r4, #12]
 800cd3c:	0598      	lsls	r0, r3, #22
 800cd3e:	d402      	bmi.n	800cd46 <_puts_r+0x22>
 800cd40:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800cd42:	f000 f9de 	bl	800d102 <__retarget_lock_acquire_recursive>
 800cd46:	89a3      	ldrh	r3, [r4, #12]
 800cd48:	0719      	lsls	r1, r3, #28
 800cd4a:	d502      	bpl.n	800cd52 <_puts_r+0x2e>
 800cd4c:	6923      	ldr	r3, [r4, #16]
 800cd4e:	2b00      	cmp	r3, #0
 800cd50:	d135      	bne.n	800cdbe <_puts_r+0x9a>
 800cd52:	4621      	mov	r1, r4
 800cd54:	4628      	mov	r0, r5
 800cd56:	f000 f901 	bl	800cf5c <__swsetup_r>
 800cd5a:	b380      	cbz	r0, 800cdbe <_puts_r+0x9a>
 800cd5c:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800cd60:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800cd62:	07da      	lsls	r2, r3, #31
 800cd64:	d405      	bmi.n	800cd72 <_puts_r+0x4e>
 800cd66:	89a3      	ldrh	r3, [r4, #12]
 800cd68:	059b      	lsls	r3, r3, #22
 800cd6a:	d402      	bmi.n	800cd72 <_puts_r+0x4e>
 800cd6c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800cd6e:	f000 f9c9 	bl	800d104 <__retarget_lock_release_recursive>
 800cd72:	4628      	mov	r0, r5
 800cd74:	bd70      	pop	{r4, r5, r6, pc}
 800cd76:	2b00      	cmp	r3, #0
 800cd78:	da04      	bge.n	800cd84 <_puts_r+0x60>
 800cd7a:	69a2      	ldr	r2, [r4, #24]
 800cd7c:	429a      	cmp	r2, r3
 800cd7e:	dc17      	bgt.n	800cdb0 <_puts_r+0x8c>
 800cd80:	290a      	cmp	r1, #10
 800cd82:	d015      	beq.n	800cdb0 <_puts_r+0x8c>
 800cd84:	6823      	ldr	r3, [r4, #0]
 800cd86:	1c5a      	adds	r2, r3, #1
 800cd88:	6022      	str	r2, [r4, #0]
 800cd8a:	7019      	strb	r1, [r3, #0]
 800cd8c:	68a3      	ldr	r3, [r4, #8]
 800cd8e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800cd92:	3b01      	subs	r3, #1
 800cd94:	60a3      	str	r3, [r4, #8]
 800cd96:	2900      	cmp	r1, #0
 800cd98:	d1ed      	bne.n	800cd76 <_puts_r+0x52>
 800cd9a:	2b00      	cmp	r3, #0
 800cd9c:	da11      	bge.n	800cdc2 <_puts_r+0x9e>
 800cd9e:	4622      	mov	r2, r4
 800cda0:	210a      	movs	r1, #10
 800cda2:	4628      	mov	r0, r5
 800cda4:	f000 f89c 	bl	800cee0 <__swbuf_r>
 800cda8:	3001      	adds	r0, #1
 800cdaa:	d0d7      	beq.n	800cd5c <_puts_r+0x38>
 800cdac:	250a      	movs	r5, #10
 800cdae:	e7d7      	b.n	800cd60 <_puts_r+0x3c>
 800cdb0:	4622      	mov	r2, r4
 800cdb2:	4628      	mov	r0, r5
 800cdb4:	f000 f894 	bl	800cee0 <__swbuf_r>
 800cdb8:	3001      	adds	r0, #1
 800cdba:	d1e7      	bne.n	800cd8c <_puts_r+0x68>
 800cdbc:	e7ce      	b.n	800cd5c <_puts_r+0x38>
 800cdbe:	3e01      	subs	r6, #1
 800cdc0:	e7e4      	b.n	800cd8c <_puts_r+0x68>
 800cdc2:	6823      	ldr	r3, [r4, #0]
 800cdc4:	1c5a      	adds	r2, r3, #1
 800cdc6:	6022      	str	r2, [r4, #0]
 800cdc8:	220a      	movs	r2, #10
 800cdca:	701a      	strb	r2, [r3, #0]
 800cdcc:	e7ee      	b.n	800cdac <_puts_r+0x88>
	...

0800cdd0 <puts>:
 800cdd0:	4b02      	ldr	r3, [pc, #8]	@ (800cddc <puts+0xc>)
 800cdd2:	4601      	mov	r1, r0
 800cdd4:	6818      	ldr	r0, [r3, #0]
 800cdd6:	f7ff bfa5 	b.w	800cd24 <_puts_r>
 800cdda:	bf00      	nop
 800cddc:	20000110 	.word	0x20000110

0800cde0 <__sread>:
 800cde0:	b510      	push	{r4, lr}
 800cde2:	460c      	mov	r4, r1
 800cde4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cde8:	f000 f93c 	bl	800d064 <_read_r>
 800cdec:	2800      	cmp	r0, #0
 800cdee:	bfab      	itete	ge
 800cdf0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800cdf2:	89a3      	ldrhlt	r3, [r4, #12]
 800cdf4:	181b      	addge	r3, r3, r0
 800cdf6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800cdfa:	bfac      	ite	ge
 800cdfc:	6563      	strge	r3, [r4, #84]	@ 0x54
 800cdfe:	81a3      	strhlt	r3, [r4, #12]
 800ce00:	bd10      	pop	{r4, pc}

0800ce02 <__swrite>:
 800ce02:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ce06:	461f      	mov	r7, r3
 800ce08:	898b      	ldrh	r3, [r1, #12]
 800ce0a:	05db      	lsls	r3, r3, #23
 800ce0c:	4605      	mov	r5, r0
 800ce0e:	460c      	mov	r4, r1
 800ce10:	4616      	mov	r6, r2
 800ce12:	d505      	bpl.n	800ce20 <__swrite+0x1e>
 800ce14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ce18:	2302      	movs	r3, #2
 800ce1a:	2200      	movs	r2, #0
 800ce1c:	f000 f910 	bl	800d040 <_lseek_r>
 800ce20:	89a3      	ldrh	r3, [r4, #12]
 800ce22:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ce26:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ce2a:	81a3      	strh	r3, [r4, #12]
 800ce2c:	4632      	mov	r2, r6
 800ce2e:	463b      	mov	r3, r7
 800ce30:	4628      	mov	r0, r5
 800ce32:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ce36:	f000 b927 	b.w	800d088 <_write_r>

0800ce3a <__sseek>:
 800ce3a:	b510      	push	{r4, lr}
 800ce3c:	460c      	mov	r4, r1
 800ce3e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ce42:	f000 f8fd 	bl	800d040 <_lseek_r>
 800ce46:	1c43      	adds	r3, r0, #1
 800ce48:	89a3      	ldrh	r3, [r4, #12]
 800ce4a:	bf15      	itete	ne
 800ce4c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800ce4e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800ce52:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800ce56:	81a3      	strheq	r3, [r4, #12]
 800ce58:	bf18      	it	ne
 800ce5a:	81a3      	strhne	r3, [r4, #12]
 800ce5c:	bd10      	pop	{r4, pc}

0800ce5e <__sclose>:
 800ce5e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ce62:	f000 b8dd 	b.w	800d020 <_close_r>

0800ce66 <_vsniprintf_r>:
 800ce66:	b530      	push	{r4, r5, lr}
 800ce68:	4614      	mov	r4, r2
 800ce6a:	2c00      	cmp	r4, #0
 800ce6c:	b09b      	sub	sp, #108	@ 0x6c
 800ce6e:	4605      	mov	r5, r0
 800ce70:	461a      	mov	r2, r3
 800ce72:	da05      	bge.n	800ce80 <_vsniprintf_r+0x1a>
 800ce74:	238b      	movs	r3, #139	@ 0x8b
 800ce76:	6003      	str	r3, [r0, #0]
 800ce78:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ce7c:	b01b      	add	sp, #108	@ 0x6c
 800ce7e:	bd30      	pop	{r4, r5, pc}
 800ce80:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800ce84:	f8ad 300c 	strh.w	r3, [sp, #12]
 800ce88:	f04f 0300 	mov.w	r3, #0
 800ce8c:	9319      	str	r3, [sp, #100]	@ 0x64
 800ce8e:	bf14      	ite	ne
 800ce90:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800ce94:	4623      	moveq	r3, r4
 800ce96:	9302      	str	r3, [sp, #8]
 800ce98:	9305      	str	r3, [sp, #20]
 800ce9a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800ce9e:	9100      	str	r1, [sp, #0]
 800cea0:	9104      	str	r1, [sp, #16]
 800cea2:	f8ad 300e 	strh.w	r3, [sp, #14]
 800cea6:	4669      	mov	r1, sp
 800cea8:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800ceaa:	f001 fc6b 	bl	800e784 <_svfiprintf_r>
 800ceae:	1c43      	adds	r3, r0, #1
 800ceb0:	bfbc      	itt	lt
 800ceb2:	238b      	movlt	r3, #139	@ 0x8b
 800ceb4:	602b      	strlt	r3, [r5, #0]
 800ceb6:	2c00      	cmp	r4, #0
 800ceb8:	d0e0      	beq.n	800ce7c <_vsniprintf_r+0x16>
 800ceba:	9b00      	ldr	r3, [sp, #0]
 800cebc:	2200      	movs	r2, #0
 800cebe:	701a      	strb	r2, [r3, #0]
 800cec0:	e7dc      	b.n	800ce7c <_vsniprintf_r+0x16>
	...

0800cec4 <vsniprintf>:
 800cec4:	b507      	push	{r0, r1, r2, lr}
 800cec6:	9300      	str	r3, [sp, #0]
 800cec8:	4613      	mov	r3, r2
 800ceca:	460a      	mov	r2, r1
 800cecc:	4601      	mov	r1, r0
 800cece:	4803      	ldr	r0, [pc, #12]	@ (800cedc <vsniprintf+0x18>)
 800ced0:	6800      	ldr	r0, [r0, #0]
 800ced2:	f7ff ffc8 	bl	800ce66 <_vsniprintf_r>
 800ced6:	b003      	add	sp, #12
 800ced8:	f85d fb04 	ldr.w	pc, [sp], #4
 800cedc:	20000110 	.word	0x20000110

0800cee0 <__swbuf_r>:
 800cee0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cee2:	460e      	mov	r6, r1
 800cee4:	4614      	mov	r4, r2
 800cee6:	4605      	mov	r5, r0
 800cee8:	b118      	cbz	r0, 800cef2 <__swbuf_r+0x12>
 800ceea:	6a03      	ldr	r3, [r0, #32]
 800ceec:	b90b      	cbnz	r3, 800cef2 <__swbuf_r+0x12>
 800ceee:	f7ff fed1 	bl	800cc94 <__sinit>
 800cef2:	69a3      	ldr	r3, [r4, #24]
 800cef4:	60a3      	str	r3, [r4, #8]
 800cef6:	89a3      	ldrh	r3, [r4, #12]
 800cef8:	071a      	lsls	r2, r3, #28
 800cefa:	d501      	bpl.n	800cf00 <__swbuf_r+0x20>
 800cefc:	6923      	ldr	r3, [r4, #16]
 800cefe:	b943      	cbnz	r3, 800cf12 <__swbuf_r+0x32>
 800cf00:	4621      	mov	r1, r4
 800cf02:	4628      	mov	r0, r5
 800cf04:	f000 f82a 	bl	800cf5c <__swsetup_r>
 800cf08:	b118      	cbz	r0, 800cf12 <__swbuf_r+0x32>
 800cf0a:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800cf0e:	4638      	mov	r0, r7
 800cf10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cf12:	6823      	ldr	r3, [r4, #0]
 800cf14:	6922      	ldr	r2, [r4, #16]
 800cf16:	1a98      	subs	r0, r3, r2
 800cf18:	6963      	ldr	r3, [r4, #20]
 800cf1a:	b2f6      	uxtb	r6, r6
 800cf1c:	4283      	cmp	r3, r0
 800cf1e:	4637      	mov	r7, r6
 800cf20:	dc05      	bgt.n	800cf2e <__swbuf_r+0x4e>
 800cf22:	4621      	mov	r1, r4
 800cf24:	4628      	mov	r0, r5
 800cf26:	f001 feef 	bl	800ed08 <_fflush_r>
 800cf2a:	2800      	cmp	r0, #0
 800cf2c:	d1ed      	bne.n	800cf0a <__swbuf_r+0x2a>
 800cf2e:	68a3      	ldr	r3, [r4, #8]
 800cf30:	3b01      	subs	r3, #1
 800cf32:	60a3      	str	r3, [r4, #8]
 800cf34:	6823      	ldr	r3, [r4, #0]
 800cf36:	1c5a      	adds	r2, r3, #1
 800cf38:	6022      	str	r2, [r4, #0]
 800cf3a:	701e      	strb	r6, [r3, #0]
 800cf3c:	6962      	ldr	r2, [r4, #20]
 800cf3e:	1c43      	adds	r3, r0, #1
 800cf40:	429a      	cmp	r2, r3
 800cf42:	d004      	beq.n	800cf4e <__swbuf_r+0x6e>
 800cf44:	89a3      	ldrh	r3, [r4, #12]
 800cf46:	07db      	lsls	r3, r3, #31
 800cf48:	d5e1      	bpl.n	800cf0e <__swbuf_r+0x2e>
 800cf4a:	2e0a      	cmp	r6, #10
 800cf4c:	d1df      	bne.n	800cf0e <__swbuf_r+0x2e>
 800cf4e:	4621      	mov	r1, r4
 800cf50:	4628      	mov	r0, r5
 800cf52:	f001 fed9 	bl	800ed08 <_fflush_r>
 800cf56:	2800      	cmp	r0, #0
 800cf58:	d0d9      	beq.n	800cf0e <__swbuf_r+0x2e>
 800cf5a:	e7d6      	b.n	800cf0a <__swbuf_r+0x2a>

0800cf5c <__swsetup_r>:
 800cf5c:	b538      	push	{r3, r4, r5, lr}
 800cf5e:	4b29      	ldr	r3, [pc, #164]	@ (800d004 <__swsetup_r+0xa8>)
 800cf60:	4605      	mov	r5, r0
 800cf62:	6818      	ldr	r0, [r3, #0]
 800cf64:	460c      	mov	r4, r1
 800cf66:	b118      	cbz	r0, 800cf70 <__swsetup_r+0x14>
 800cf68:	6a03      	ldr	r3, [r0, #32]
 800cf6a:	b90b      	cbnz	r3, 800cf70 <__swsetup_r+0x14>
 800cf6c:	f7ff fe92 	bl	800cc94 <__sinit>
 800cf70:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cf74:	0719      	lsls	r1, r3, #28
 800cf76:	d422      	bmi.n	800cfbe <__swsetup_r+0x62>
 800cf78:	06da      	lsls	r2, r3, #27
 800cf7a:	d407      	bmi.n	800cf8c <__swsetup_r+0x30>
 800cf7c:	2209      	movs	r2, #9
 800cf7e:	602a      	str	r2, [r5, #0]
 800cf80:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cf84:	81a3      	strh	r3, [r4, #12]
 800cf86:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800cf8a:	e033      	b.n	800cff4 <__swsetup_r+0x98>
 800cf8c:	0758      	lsls	r0, r3, #29
 800cf8e:	d512      	bpl.n	800cfb6 <__swsetup_r+0x5a>
 800cf90:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800cf92:	b141      	cbz	r1, 800cfa6 <__swsetup_r+0x4a>
 800cf94:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800cf98:	4299      	cmp	r1, r3
 800cf9a:	d002      	beq.n	800cfa2 <__swsetup_r+0x46>
 800cf9c:	4628      	mov	r0, r5
 800cf9e:	f000 ff1b 	bl	800ddd8 <_free_r>
 800cfa2:	2300      	movs	r3, #0
 800cfa4:	6363      	str	r3, [r4, #52]	@ 0x34
 800cfa6:	89a3      	ldrh	r3, [r4, #12]
 800cfa8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800cfac:	81a3      	strh	r3, [r4, #12]
 800cfae:	2300      	movs	r3, #0
 800cfb0:	6063      	str	r3, [r4, #4]
 800cfb2:	6923      	ldr	r3, [r4, #16]
 800cfb4:	6023      	str	r3, [r4, #0]
 800cfb6:	89a3      	ldrh	r3, [r4, #12]
 800cfb8:	f043 0308 	orr.w	r3, r3, #8
 800cfbc:	81a3      	strh	r3, [r4, #12]
 800cfbe:	6923      	ldr	r3, [r4, #16]
 800cfc0:	b94b      	cbnz	r3, 800cfd6 <__swsetup_r+0x7a>
 800cfc2:	89a3      	ldrh	r3, [r4, #12]
 800cfc4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800cfc8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cfcc:	d003      	beq.n	800cfd6 <__swsetup_r+0x7a>
 800cfce:	4621      	mov	r1, r4
 800cfd0:	4628      	mov	r0, r5
 800cfd2:	f001 fee7 	bl	800eda4 <__smakebuf_r>
 800cfd6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cfda:	f013 0201 	ands.w	r2, r3, #1
 800cfde:	d00a      	beq.n	800cff6 <__swsetup_r+0x9a>
 800cfe0:	2200      	movs	r2, #0
 800cfe2:	60a2      	str	r2, [r4, #8]
 800cfe4:	6962      	ldr	r2, [r4, #20]
 800cfe6:	4252      	negs	r2, r2
 800cfe8:	61a2      	str	r2, [r4, #24]
 800cfea:	6922      	ldr	r2, [r4, #16]
 800cfec:	b942      	cbnz	r2, 800d000 <__swsetup_r+0xa4>
 800cfee:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800cff2:	d1c5      	bne.n	800cf80 <__swsetup_r+0x24>
 800cff4:	bd38      	pop	{r3, r4, r5, pc}
 800cff6:	0799      	lsls	r1, r3, #30
 800cff8:	bf58      	it	pl
 800cffa:	6962      	ldrpl	r2, [r4, #20]
 800cffc:	60a2      	str	r2, [r4, #8]
 800cffe:	e7f4      	b.n	800cfea <__swsetup_r+0x8e>
 800d000:	2000      	movs	r0, #0
 800d002:	e7f7      	b.n	800cff4 <__swsetup_r+0x98>
 800d004:	20000110 	.word	0x20000110

0800d008 <memset>:
 800d008:	4402      	add	r2, r0
 800d00a:	4603      	mov	r3, r0
 800d00c:	4293      	cmp	r3, r2
 800d00e:	d100      	bne.n	800d012 <memset+0xa>
 800d010:	4770      	bx	lr
 800d012:	f803 1b01 	strb.w	r1, [r3], #1
 800d016:	e7f9      	b.n	800d00c <memset+0x4>

0800d018 <_localeconv_r>:
 800d018:	4800      	ldr	r0, [pc, #0]	@ (800d01c <_localeconv_r+0x4>)
 800d01a:	4770      	bx	lr
 800d01c:	20000250 	.word	0x20000250

0800d020 <_close_r>:
 800d020:	b538      	push	{r3, r4, r5, lr}
 800d022:	4d06      	ldr	r5, [pc, #24]	@ (800d03c <_close_r+0x1c>)
 800d024:	2300      	movs	r3, #0
 800d026:	4604      	mov	r4, r0
 800d028:	4608      	mov	r0, r1
 800d02a:	602b      	str	r3, [r5, #0]
 800d02c:	f7f4 ff28 	bl	8001e80 <_close>
 800d030:	1c43      	adds	r3, r0, #1
 800d032:	d102      	bne.n	800d03a <_close_r+0x1a>
 800d034:	682b      	ldr	r3, [r5, #0]
 800d036:	b103      	cbz	r3, 800d03a <_close_r+0x1a>
 800d038:	6023      	str	r3, [r4, #0]
 800d03a:	bd38      	pop	{r3, r4, r5, pc}
 800d03c:	200021dc 	.word	0x200021dc

0800d040 <_lseek_r>:
 800d040:	b538      	push	{r3, r4, r5, lr}
 800d042:	4d07      	ldr	r5, [pc, #28]	@ (800d060 <_lseek_r+0x20>)
 800d044:	4604      	mov	r4, r0
 800d046:	4608      	mov	r0, r1
 800d048:	4611      	mov	r1, r2
 800d04a:	2200      	movs	r2, #0
 800d04c:	602a      	str	r2, [r5, #0]
 800d04e:	461a      	mov	r2, r3
 800d050:	f7f4 ff3d 	bl	8001ece <_lseek>
 800d054:	1c43      	adds	r3, r0, #1
 800d056:	d102      	bne.n	800d05e <_lseek_r+0x1e>
 800d058:	682b      	ldr	r3, [r5, #0]
 800d05a:	b103      	cbz	r3, 800d05e <_lseek_r+0x1e>
 800d05c:	6023      	str	r3, [r4, #0]
 800d05e:	bd38      	pop	{r3, r4, r5, pc}
 800d060:	200021dc 	.word	0x200021dc

0800d064 <_read_r>:
 800d064:	b538      	push	{r3, r4, r5, lr}
 800d066:	4d07      	ldr	r5, [pc, #28]	@ (800d084 <_read_r+0x20>)
 800d068:	4604      	mov	r4, r0
 800d06a:	4608      	mov	r0, r1
 800d06c:	4611      	mov	r1, r2
 800d06e:	2200      	movs	r2, #0
 800d070:	602a      	str	r2, [r5, #0]
 800d072:	461a      	mov	r2, r3
 800d074:	f7f4 fecb 	bl	8001e0e <_read>
 800d078:	1c43      	adds	r3, r0, #1
 800d07a:	d102      	bne.n	800d082 <_read_r+0x1e>
 800d07c:	682b      	ldr	r3, [r5, #0]
 800d07e:	b103      	cbz	r3, 800d082 <_read_r+0x1e>
 800d080:	6023      	str	r3, [r4, #0]
 800d082:	bd38      	pop	{r3, r4, r5, pc}
 800d084:	200021dc 	.word	0x200021dc

0800d088 <_write_r>:
 800d088:	b538      	push	{r3, r4, r5, lr}
 800d08a:	4d07      	ldr	r5, [pc, #28]	@ (800d0a8 <_write_r+0x20>)
 800d08c:	4604      	mov	r4, r0
 800d08e:	4608      	mov	r0, r1
 800d090:	4611      	mov	r1, r2
 800d092:	2200      	movs	r2, #0
 800d094:	602a      	str	r2, [r5, #0]
 800d096:	461a      	mov	r2, r3
 800d098:	f7f4 fed6 	bl	8001e48 <_write>
 800d09c:	1c43      	adds	r3, r0, #1
 800d09e:	d102      	bne.n	800d0a6 <_write_r+0x1e>
 800d0a0:	682b      	ldr	r3, [r5, #0]
 800d0a2:	b103      	cbz	r3, 800d0a6 <_write_r+0x1e>
 800d0a4:	6023      	str	r3, [r4, #0]
 800d0a6:	bd38      	pop	{r3, r4, r5, pc}
 800d0a8:	200021dc 	.word	0x200021dc

0800d0ac <__errno>:
 800d0ac:	4b01      	ldr	r3, [pc, #4]	@ (800d0b4 <__errno+0x8>)
 800d0ae:	6818      	ldr	r0, [r3, #0]
 800d0b0:	4770      	bx	lr
 800d0b2:	bf00      	nop
 800d0b4:	20000110 	.word	0x20000110

0800d0b8 <__libc_init_array>:
 800d0b8:	b570      	push	{r4, r5, r6, lr}
 800d0ba:	4d0d      	ldr	r5, [pc, #52]	@ (800d0f0 <__libc_init_array+0x38>)
 800d0bc:	4c0d      	ldr	r4, [pc, #52]	@ (800d0f4 <__libc_init_array+0x3c>)
 800d0be:	1b64      	subs	r4, r4, r5
 800d0c0:	10a4      	asrs	r4, r4, #2
 800d0c2:	2600      	movs	r6, #0
 800d0c4:	42a6      	cmp	r6, r4
 800d0c6:	d109      	bne.n	800d0dc <__libc_init_array+0x24>
 800d0c8:	4d0b      	ldr	r5, [pc, #44]	@ (800d0f8 <__libc_init_array+0x40>)
 800d0ca:	4c0c      	ldr	r4, [pc, #48]	@ (800d0fc <__libc_init_array+0x44>)
 800d0cc:	f001 ffd8 	bl	800f080 <_init>
 800d0d0:	1b64      	subs	r4, r4, r5
 800d0d2:	10a4      	asrs	r4, r4, #2
 800d0d4:	2600      	movs	r6, #0
 800d0d6:	42a6      	cmp	r6, r4
 800d0d8:	d105      	bne.n	800d0e6 <__libc_init_array+0x2e>
 800d0da:	bd70      	pop	{r4, r5, r6, pc}
 800d0dc:	f855 3b04 	ldr.w	r3, [r5], #4
 800d0e0:	4798      	blx	r3
 800d0e2:	3601      	adds	r6, #1
 800d0e4:	e7ee      	b.n	800d0c4 <__libc_init_array+0xc>
 800d0e6:	f855 3b04 	ldr.w	r3, [r5], #4
 800d0ea:	4798      	blx	r3
 800d0ec:	3601      	adds	r6, #1
 800d0ee:	e7f2      	b.n	800d0d6 <__libc_init_array+0x1e>
 800d0f0:	0800f88c 	.word	0x0800f88c
 800d0f4:	0800f88c 	.word	0x0800f88c
 800d0f8:	0800f88c 	.word	0x0800f88c
 800d0fc:	0800f890 	.word	0x0800f890

0800d100 <__retarget_lock_init_recursive>:
 800d100:	4770      	bx	lr

0800d102 <__retarget_lock_acquire_recursive>:
 800d102:	4770      	bx	lr

0800d104 <__retarget_lock_release_recursive>:
 800d104:	4770      	bx	lr

0800d106 <memcpy>:
 800d106:	440a      	add	r2, r1
 800d108:	4291      	cmp	r1, r2
 800d10a:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800d10e:	d100      	bne.n	800d112 <memcpy+0xc>
 800d110:	4770      	bx	lr
 800d112:	b510      	push	{r4, lr}
 800d114:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d118:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d11c:	4291      	cmp	r1, r2
 800d11e:	d1f9      	bne.n	800d114 <memcpy+0xe>
 800d120:	bd10      	pop	{r4, pc}

0800d122 <quorem>:
 800d122:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d126:	6903      	ldr	r3, [r0, #16]
 800d128:	690c      	ldr	r4, [r1, #16]
 800d12a:	42a3      	cmp	r3, r4
 800d12c:	4607      	mov	r7, r0
 800d12e:	db7e      	blt.n	800d22e <quorem+0x10c>
 800d130:	3c01      	subs	r4, #1
 800d132:	f101 0814 	add.w	r8, r1, #20
 800d136:	00a3      	lsls	r3, r4, #2
 800d138:	f100 0514 	add.w	r5, r0, #20
 800d13c:	9300      	str	r3, [sp, #0]
 800d13e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d142:	9301      	str	r3, [sp, #4]
 800d144:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d148:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d14c:	3301      	adds	r3, #1
 800d14e:	429a      	cmp	r2, r3
 800d150:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d154:	fbb2 f6f3 	udiv	r6, r2, r3
 800d158:	d32e      	bcc.n	800d1b8 <quorem+0x96>
 800d15a:	f04f 0a00 	mov.w	sl, #0
 800d15e:	46c4      	mov	ip, r8
 800d160:	46ae      	mov	lr, r5
 800d162:	46d3      	mov	fp, sl
 800d164:	f85c 3b04 	ldr.w	r3, [ip], #4
 800d168:	b298      	uxth	r0, r3
 800d16a:	fb06 a000 	mla	r0, r6, r0, sl
 800d16e:	0c02      	lsrs	r2, r0, #16
 800d170:	0c1b      	lsrs	r3, r3, #16
 800d172:	fb06 2303 	mla	r3, r6, r3, r2
 800d176:	f8de 2000 	ldr.w	r2, [lr]
 800d17a:	b280      	uxth	r0, r0
 800d17c:	b292      	uxth	r2, r2
 800d17e:	1a12      	subs	r2, r2, r0
 800d180:	445a      	add	r2, fp
 800d182:	f8de 0000 	ldr.w	r0, [lr]
 800d186:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d18a:	b29b      	uxth	r3, r3
 800d18c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800d190:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800d194:	b292      	uxth	r2, r2
 800d196:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800d19a:	45e1      	cmp	r9, ip
 800d19c:	f84e 2b04 	str.w	r2, [lr], #4
 800d1a0:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800d1a4:	d2de      	bcs.n	800d164 <quorem+0x42>
 800d1a6:	9b00      	ldr	r3, [sp, #0]
 800d1a8:	58eb      	ldr	r3, [r5, r3]
 800d1aa:	b92b      	cbnz	r3, 800d1b8 <quorem+0x96>
 800d1ac:	9b01      	ldr	r3, [sp, #4]
 800d1ae:	3b04      	subs	r3, #4
 800d1b0:	429d      	cmp	r5, r3
 800d1b2:	461a      	mov	r2, r3
 800d1b4:	d32f      	bcc.n	800d216 <quorem+0xf4>
 800d1b6:	613c      	str	r4, [r7, #16]
 800d1b8:	4638      	mov	r0, r7
 800d1ba:	f001 f97f 	bl	800e4bc <__mcmp>
 800d1be:	2800      	cmp	r0, #0
 800d1c0:	db25      	blt.n	800d20e <quorem+0xec>
 800d1c2:	4629      	mov	r1, r5
 800d1c4:	2000      	movs	r0, #0
 800d1c6:	f858 2b04 	ldr.w	r2, [r8], #4
 800d1ca:	f8d1 c000 	ldr.w	ip, [r1]
 800d1ce:	fa1f fe82 	uxth.w	lr, r2
 800d1d2:	fa1f f38c 	uxth.w	r3, ip
 800d1d6:	eba3 030e 	sub.w	r3, r3, lr
 800d1da:	4403      	add	r3, r0
 800d1dc:	0c12      	lsrs	r2, r2, #16
 800d1de:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800d1e2:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800d1e6:	b29b      	uxth	r3, r3
 800d1e8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d1ec:	45c1      	cmp	r9, r8
 800d1ee:	f841 3b04 	str.w	r3, [r1], #4
 800d1f2:	ea4f 4022 	mov.w	r0, r2, asr #16
 800d1f6:	d2e6      	bcs.n	800d1c6 <quorem+0xa4>
 800d1f8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d1fc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d200:	b922      	cbnz	r2, 800d20c <quorem+0xea>
 800d202:	3b04      	subs	r3, #4
 800d204:	429d      	cmp	r5, r3
 800d206:	461a      	mov	r2, r3
 800d208:	d30b      	bcc.n	800d222 <quorem+0x100>
 800d20a:	613c      	str	r4, [r7, #16]
 800d20c:	3601      	adds	r6, #1
 800d20e:	4630      	mov	r0, r6
 800d210:	b003      	add	sp, #12
 800d212:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d216:	6812      	ldr	r2, [r2, #0]
 800d218:	3b04      	subs	r3, #4
 800d21a:	2a00      	cmp	r2, #0
 800d21c:	d1cb      	bne.n	800d1b6 <quorem+0x94>
 800d21e:	3c01      	subs	r4, #1
 800d220:	e7c6      	b.n	800d1b0 <quorem+0x8e>
 800d222:	6812      	ldr	r2, [r2, #0]
 800d224:	3b04      	subs	r3, #4
 800d226:	2a00      	cmp	r2, #0
 800d228:	d1ef      	bne.n	800d20a <quorem+0xe8>
 800d22a:	3c01      	subs	r4, #1
 800d22c:	e7ea      	b.n	800d204 <quorem+0xe2>
 800d22e:	2000      	movs	r0, #0
 800d230:	e7ee      	b.n	800d210 <quorem+0xee>
 800d232:	0000      	movs	r0, r0
 800d234:	0000      	movs	r0, r0
	...

0800d238 <_dtoa_r>:
 800d238:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d23c:	69c7      	ldr	r7, [r0, #28]
 800d23e:	b097      	sub	sp, #92	@ 0x5c
 800d240:	ed8d 0b04 	vstr	d0, [sp, #16]
 800d244:	ec55 4b10 	vmov	r4, r5, d0
 800d248:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800d24a:	9107      	str	r1, [sp, #28]
 800d24c:	4681      	mov	r9, r0
 800d24e:	920c      	str	r2, [sp, #48]	@ 0x30
 800d250:	9311      	str	r3, [sp, #68]	@ 0x44
 800d252:	b97f      	cbnz	r7, 800d274 <_dtoa_r+0x3c>
 800d254:	2010      	movs	r0, #16
 800d256:	f000 fe09 	bl	800de6c <malloc>
 800d25a:	4602      	mov	r2, r0
 800d25c:	f8c9 001c 	str.w	r0, [r9, #28]
 800d260:	b920      	cbnz	r0, 800d26c <_dtoa_r+0x34>
 800d262:	4ba9      	ldr	r3, [pc, #676]	@ (800d508 <_dtoa_r+0x2d0>)
 800d264:	21ef      	movs	r1, #239	@ 0xef
 800d266:	48a9      	ldr	r0, [pc, #676]	@ (800d50c <_dtoa_r+0x2d4>)
 800d268:	f001 fe24 	bl	800eeb4 <__assert_func>
 800d26c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800d270:	6007      	str	r7, [r0, #0]
 800d272:	60c7      	str	r7, [r0, #12]
 800d274:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800d278:	6819      	ldr	r1, [r3, #0]
 800d27a:	b159      	cbz	r1, 800d294 <_dtoa_r+0x5c>
 800d27c:	685a      	ldr	r2, [r3, #4]
 800d27e:	604a      	str	r2, [r1, #4]
 800d280:	2301      	movs	r3, #1
 800d282:	4093      	lsls	r3, r2
 800d284:	608b      	str	r3, [r1, #8]
 800d286:	4648      	mov	r0, r9
 800d288:	f000 fee6 	bl	800e058 <_Bfree>
 800d28c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800d290:	2200      	movs	r2, #0
 800d292:	601a      	str	r2, [r3, #0]
 800d294:	1e2b      	subs	r3, r5, #0
 800d296:	bfb9      	ittee	lt
 800d298:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800d29c:	9305      	strlt	r3, [sp, #20]
 800d29e:	2300      	movge	r3, #0
 800d2a0:	6033      	strge	r3, [r6, #0]
 800d2a2:	9f05      	ldr	r7, [sp, #20]
 800d2a4:	4b9a      	ldr	r3, [pc, #616]	@ (800d510 <_dtoa_r+0x2d8>)
 800d2a6:	bfbc      	itt	lt
 800d2a8:	2201      	movlt	r2, #1
 800d2aa:	6032      	strlt	r2, [r6, #0]
 800d2ac:	43bb      	bics	r3, r7
 800d2ae:	d112      	bne.n	800d2d6 <_dtoa_r+0x9e>
 800d2b0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800d2b2:	f242 730f 	movw	r3, #9999	@ 0x270f
 800d2b6:	6013      	str	r3, [r2, #0]
 800d2b8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800d2bc:	4323      	orrs	r3, r4
 800d2be:	f000 855a 	beq.w	800dd76 <_dtoa_r+0xb3e>
 800d2c2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d2c4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800d524 <_dtoa_r+0x2ec>
 800d2c8:	2b00      	cmp	r3, #0
 800d2ca:	f000 855c 	beq.w	800dd86 <_dtoa_r+0xb4e>
 800d2ce:	f10a 0303 	add.w	r3, sl, #3
 800d2d2:	f000 bd56 	b.w	800dd82 <_dtoa_r+0xb4a>
 800d2d6:	ed9d 7b04 	vldr	d7, [sp, #16]
 800d2da:	2200      	movs	r2, #0
 800d2dc:	ec51 0b17 	vmov	r0, r1, d7
 800d2e0:	2300      	movs	r3, #0
 800d2e2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800d2e6:	f7f3 fbf7 	bl	8000ad8 <__aeabi_dcmpeq>
 800d2ea:	4680      	mov	r8, r0
 800d2ec:	b158      	cbz	r0, 800d306 <_dtoa_r+0xce>
 800d2ee:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800d2f0:	2301      	movs	r3, #1
 800d2f2:	6013      	str	r3, [r2, #0]
 800d2f4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d2f6:	b113      	cbz	r3, 800d2fe <_dtoa_r+0xc6>
 800d2f8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800d2fa:	4b86      	ldr	r3, [pc, #536]	@ (800d514 <_dtoa_r+0x2dc>)
 800d2fc:	6013      	str	r3, [r2, #0]
 800d2fe:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800d528 <_dtoa_r+0x2f0>
 800d302:	f000 bd40 	b.w	800dd86 <_dtoa_r+0xb4e>
 800d306:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800d30a:	aa14      	add	r2, sp, #80	@ 0x50
 800d30c:	a915      	add	r1, sp, #84	@ 0x54
 800d30e:	4648      	mov	r0, r9
 800d310:	f001 f984 	bl	800e61c <__d2b>
 800d314:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800d318:	9002      	str	r0, [sp, #8]
 800d31a:	2e00      	cmp	r6, #0
 800d31c:	d078      	beq.n	800d410 <_dtoa_r+0x1d8>
 800d31e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d320:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800d324:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d328:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800d32c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800d330:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800d334:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800d338:	4619      	mov	r1, r3
 800d33a:	2200      	movs	r2, #0
 800d33c:	4b76      	ldr	r3, [pc, #472]	@ (800d518 <_dtoa_r+0x2e0>)
 800d33e:	f7f2 ffab 	bl	8000298 <__aeabi_dsub>
 800d342:	a36b      	add	r3, pc, #428	@ (adr r3, 800d4f0 <_dtoa_r+0x2b8>)
 800d344:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d348:	f7f3 f95e 	bl	8000608 <__aeabi_dmul>
 800d34c:	a36a      	add	r3, pc, #424	@ (adr r3, 800d4f8 <_dtoa_r+0x2c0>)
 800d34e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d352:	f7f2 ffa3 	bl	800029c <__adddf3>
 800d356:	4604      	mov	r4, r0
 800d358:	4630      	mov	r0, r6
 800d35a:	460d      	mov	r5, r1
 800d35c:	f7f3 f8ea 	bl	8000534 <__aeabi_i2d>
 800d360:	a367      	add	r3, pc, #412	@ (adr r3, 800d500 <_dtoa_r+0x2c8>)
 800d362:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d366:	f7f3 f94f 	bl	8000608 <__aeabi_dmul>
 800d36a:	4602      	mov	r2, r0
 800d36c:	460b      	mov	r3, r1
 800d36e:	4620      	mov	r0, r4
 800d370:	4629      	mov	r1, r5
 800d372:	f7f2 ff93 	bl	800029c <__adddf3>
 800d376:	4604      	mov	r4, r0
 800d378:	460d      	mov	r5, r1
 800d37a:	f7f3 fbf5 	bl	8000b68 <__aeabi_d2iz>
 800d37e:	2200      	movs	r2, #0
 800d380:	4607      	mov	r7, r0
 800d382:	2300      	movs	r3, #0
 800d384:	4620      	mov	r0, r4
 800d386:	4629      	mov	r1, r5
 800d388:	f7f3 fbb0 	bl	8000aec <__aeabi_dcmplt>
 800d38c:	b140      	cbz	r0, 800d3a0 <_dtoa_r+0x168>
 800d38e:	4638      	mov	r0, r7
 800d390:	f7f3 f8d0 	bl	8000534 <__aeabi_i2d>
 800d394:	4622      	mov	r2, r4
 800d396:	462b      	mov	r3, r5
 800d398:	f7f3 fb9e 	bl	8000ad8 <__aeabi_dcmpeq>
 800d39c:	b900      	cbnz	r0, 800d3a0 <_dtoa_r+0x168>
 800d39e:	3f01      	subs	r7, #1
 800d3a0:	2f16      	cmp	r7, #22
 800d3a2:	d852      	bhi.n	800d44a <_dtoa_r+0x212>
 800d3a4:	4b5d      	ldr	r3, [pc, #372]	@ (800d51c <_dtoa_r+0x2e4>)
 800d3a6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800d3aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d3ae:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800d3b2:	f7f3 fb9b 	bl	8000aec <__aeabi_dcmplt>
 800d3b6:	2800      	cmp	r0, #0
 800d3b8:	d049      	beq.n	800d44e <_dtoa_r+0x216>
 800d3ba:	3f01      	subs	r7, #1
 800d3bc:	2300      	movs	r3, #0
 800d3be:	9310      	str	r3, [sp, #64]	@ 0x40
 800d3c0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800d3c2:	1b9b      	subs	r3, r3, r6
 800d3c4:	1e5a      	subs	r2, r3, #1
 800d3c6:	bf45      	ittet	mi
 800d3c8:	f1c3 0301 	rsbmi	r3, r3, #1
 800d3cc:	9300      	strmi	r3, [sp, #0]
 800d3ce:	2300      	movpl	r3, #0
 800d3d0:	2300      	movmi	r3, #0
 800d3d2:	9206      	str	r2, [sp, #24]
 800d3d4:	bf54      	ite	pl
 800d3d6:	9300      	strpl	r3, [sp, #0]
 800d3d8:	9306      	strmi	r3, [sp, #24]
 800d3da:	2f00      	cmp	r7, #0
 800d3dc:	db39      	blt.n	800d452 <_dtoa_r+0x21a>
 800d3de:	9b06      	ldr	r3, [sp, #24]
 800d3e0:	970d      	str	r7, [sp, #52]	@ 0x34
 800d3e2:	443b      	add	r3, r7
 800d3e4:	9306      	str	r3, [sp, #24]
 800d3e6:	2300      	movs	r3, #0
 800d3e8:	9308      	str	r3, [sp, #32]
 800d3ea:	9b07      	ldr	r3, [sp, #28]
 800d3ec:	2b09      	cmp	r3, #9
 800d3ee:	d863      	bhi.n	800d4b8 <_dtoa_r+0x280>
 800d3f0:	2b05      	cmp	r3, #5
 800d3f2:	bfc4      	itt	gt
 800d3f4:	3b04      	subgt	r3, #4
 800d3f6:	9307      	strgt	r3, [sp, #28]
 800d3f8:	9b07      	ldr	r3, [sp, #28]
 800d3fa:	f1a3 0302 	sub.w	r3, r3, #2
 800d3fe:	bfcc      	ite	gt
 800d400:	2400      	movgt	r4, #0
 800d402:	2401      	movle	r4, #1
 800d404:	2b03      	cmp	r3, #3
 800d406:	d863      	bhi.n	800d4d0 <_dtoa_r+0x298>
 800d408:	e8df f003 	tbb	[pc, r3]
 800d40c:	2b375452 	.word	0x2b375452
 800d410:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800d414:	441e      	add	r6, r3
 800d416:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800d41a:	2b20      	cmp	r3, #32
 800d41c:	bfc1      	itttt	gt
 800d41e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800d422:	409f      	lslgt	r7, r3
 800d424:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800d428:	fa24 f303 	lsrgt.w	r3, r4, r3
 800d42c:	bfd6      	itet	le
 800d42e:	f1c3 0320 	rsble	r3, r3, #32
 800d432:	ea47 0003 	orrgt.w	r0, r7, r3
 800d436:	fa04 f003 	lslle.w	r0, r4, r3
 800d43a:	f7f3 f86b 	bl	8000514 <__aeabi_ui2d>
 800d43e:	2201      	movs	r2, #1
 800d440:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800d444:	3e01      	subs	r6, #1
 800d446:	9212      	str	r2, [sp, #72]	@ 0x48
 800d448:	e776      	b.n	800d338 <_dtoa_r+0x100>
 800d44a:	2301      	movs	r3, #1
 800d44c:	e7b7      	b.n	800d3be <_dtoa_r+0x186>
 800d44e:	9010      	str	r0, [sp, #64]	@ 0x40
 800d450:	e7b6      	b.n	800d3c0 <_dtoa_r+0x188>
 800d452:	9b00      	ldr	r3, [sp, #0]
 800d454:	1bdb      	subs	r3, r3, r7
 800d456:	9300      	str	r3, [sp, #0]
 800d458:	427b      	negs	r3, r7
 800d45a:	9308      	str	r3, [sp, #32]
 800d45c:	2300      	movs	r3, #0
 800d45e:	930d      	str	r3, [sp, #52]	@ 0x34
 800d460:	e7c3      	b.n	800d3ea <_dtoa_r+0x1b2>
 800d462:	2301      	movs	r3, #1
 800d464:	9309      	str	r3, [sp, #36]	@ 0x24
 800d466:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d468:	eb07 0b03 	add.w	fp, r7, r3
 800d46c:	f10b 0301 	add.w	r3, fp, #1
 800d470:	2b01      	cmp	r3, #1
 800d472:	9303      	str	r3, [sp, #12]
 800d474:	bfb8      	it	lt
 800d476:	2301      	movlt	r3, #1
 800d478:	e006      	b.n	800d488 <_dtoa_r+0x250>
 800d47a:	2301      	movs	r3, #1
 800d47c:	9309      	str	r3, [sp, #36]	@ 0x24
 800d47e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d480:	2b00      	cmp	r3, #0
 800d482:	dd28      	ble.n	800d4d6 <_dtoa_r+0x29e>
 800d484:	469b      	mov	fp, r3
 800d486:	9303      	str	r3, [sp, #12]
 800d488:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800d48c:	2100      	movs	r1, #0
 800d48e:	2204      	movs	r2, #4
 800d490:	f102 0514 	add.w	r5, r2, #20
 800d494:	429d      	cmp	r5, r3
 800d496:	d926      	bls.n	800d4e6 <_dtoa_r+0x2ae>
 800d498:	6041      	str	r1, [r0, #4]
 800d49a:	4648      	mov	r0, r9
 800d49c:	f000 fd9c 	bl	800dfd8 <_Balloc>
 800d4a0:	4682      	mov	sl, r0
 800d4a2:	2800      	cmp	r0, #0
 800d4a4:	d142      	bne.n	800d52c <_dtoa_r+0x2f4>
 800d4a6:	4b1e      	ldr	r3, [pc, #120]	@ (800d520 <_dtoa_r+0x2e8>)
 800d4a8:	4602      	mov	r2, r0
 800d4aa:	f240 11af 	movw	r1, #431	@ 0x1af
 800d4ae:	e6da      	b.n	800d266 <_dtoa_r+0x2e>
 800d4b0:	2300      	movs	r3, #0
 800d4b2:	e7e3      	b.n	800d47c <_dtoa_r+0x244>
 800d4b4:	2300      	movs	r3, #0
 800d4b6:	e7d5      	b.n	800d464 <_dtoa_r+0x22c>
 800d4b8:	2401      	movs	r4, #1
 800d4ba:	2300      	movs	r3, #0
 800d4bc:	9307      	str	r3, [sp, #28]
 800d4be:	9409      	str	r4, [sp, #36]	@ 0x24
 800d4c0:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 800d4c4:	2200      	movs	r2, #0
 800d4c6:	f8cd b00c 	str.w	fp, [sp, #12]
 800d4ca:	2312      	movs	r3, #18
 800d4cc:	920c      	str	r2, [sp, #48]	@ 0x30
 800d4ce:	e7db      	b.n	800d488 <_dtoa_r+0x250>
 800d4d0:	2301      	movs	r3, #1
 800d4d2:	9309      	str	r3, [sp, #36]	@ 0x24
 800d4d4:	e7f4      	b.n	800d4c0 <_dtoa_r+0x288>
 800d4d6:	f04f 0b01 	mov.w	fp, #1
 800d4da:	f8cd b00c 	str.w	fp, [sp, #12]
 800d4de:	465b      	mov	r3, fp
 800d4e0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800d4e4:	e7d0      	b.n	800d488 <_dtoa_r+0x250>
 800d4e6:	3101      	adds	r1, #1
 800d4e8:	0052      	lsls	r2, r2, #1
 800d4ea:	e7d1      	b.n	800d490 <_dtoa_r+0x258>
 800d4ec:	f3af 8000 	nop.w
 800d4f0:	636f4361 	.word	0x636f4361
 800d4f4:	3fd287a7 	.word	0x3fd287a7
 800d4f8:	8b60c8b3 	.word	0x8b60c8b3
 800d4fc:	3fc68a28 	.word	0x3fc68a28
 800d500:	509f79fb 	.word	0x509f79fb
 800d504:	3fd34413 	.word	0x3fd34413
 800d508:	0800f553 	.word	0x0800f553
 800d50c:	0800f56a 	.word	0x0800f56a
 800d510:	7ff00000 	.word	0x7ff00000
 800d514:	0800f523 	.word	0x0800f523
 800d518:	3ff80000 	.word	0x3ff80000
 800d51c:	0800f6b8 	.word	0x0800f6b8
 800d520:	0800f5c2 	.word	0x0800f5c2
 800d524:	0800f54f 	.word	0x0800f54f
 800d528:	0800f522 	.word	0x0800f522
 800d52c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800d530:	6018      	str	r0, [r3, #0]
 800d532:	9b03      	ldr	r3, [sp, #12]
 800d534:	2b0e      	cmp	r3, #14
 800d536:	f200 80a1 	bhi.w	800d67c <_dtoa_r+0x444>
 800d53a:	2c00      	cmp	r4, #0
 800d53c:	f000 809e 	beq.w	800d67c <_dtoa_r+0x444>
 800d540:	2f00      	cmp	r7, #0
 800d542:	dd33      	ble.n	800d5ac <_dtoa_r+0x374>
 800d544:	4b9c      	ldr	r3, [pc, #624]	@ (800d7b8 <_dtoa_r+0x580>)
 800d546:	f007 020f 	and.w	r2, r7, #15
 800d54a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d54e:	ed93 7b00 	vldr	d7, [r3]
 800d552:	05f8      	lsls	r0, r7, #23
 800d554:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800d558:	ea4f 1427 	mov.w	r4, r7, asr #4
 800d55c:	d516      	bpl.n	800d58c <_dtoa_r+0x354>
 800d55e:	4b97      	ldr	r3, [pc, #604]	@ (800d7bc <_dtoa_r+0x584>)
 800d560:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800d564:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800d568:	f7f3 f978 	bl	800085c <__aeabi_ddiv>
 800d56c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d570:	f004 040f 	and.w	r4, r4, #15
 800d574:	2603      	movs	r6, #3
 800d576:	4d91      	ldr	r5, [pc, #580]	@ (800d7bc <_dtoa_r+0x584>)
 800d578:	b954      	cbnz	r4, 800d590 <_dtoa_r+0x358>
 800d57a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800d57e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d582:	f7f3 f96b 	bl	800085c <__aeabi_ddiv>
 800d586:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d58a:	e028      	b.n	800d5de <_dtoa_r+0x3a6>
 800d58c:	2602      	movs	r6, #2
 800d58e:	e7f2      	b.n	800d576 <_dtoa_r+0x33e>
 800d590:	07e1      	lsls	r1, r4, #31
 800d592:	d508      	bpl.n	800d5a6 <_dtoa_r+0x36e>
 800d594:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800d598:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d59c:	f7f3 f834 	bl	8000608 <__aeabi_dmul>
 800d5a0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800d5a4:	3601      	adds	r6, #1
 800d5a6:	1064      	asrs	r4, r4, #1
 800d5a8:	3508      	adds	r5, #8
 800d5aa:	e7e5      	b.n	800d578 <_dtoa_r+0x340>
 800d5ac:	f000 80af 	beq.w	800d70e <_dtoa_r+0x4d6>
 800d5b0:	427c      	negs	r4, r7
 800d5b2:	4b81      	ldr	r3, [pc, #516]	@ (800d7b8 <_dtoa_r+0x580>)
 800d5b4:	4d81      	ldr	r5, [pc, #516]	@ (800d7bc <_dtoa_r+0x584>)
 800d5b6:	f004 020f 	and.w	r2, r4, #15
 800d5ba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d5be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d5c2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800d5c6:	f7f3 f81f 	bl	8000608 <__aeabi_dmul>
 800d5ca:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d5ce:	1124      	asrs	r4, r4, #4
 800d5d0:	2300      	movs	r3, #0
 800d5d2:	2602      	movs	r6, #2
 800d5d4:	2c00      	cmp	r4, #0
 800d5d6:	f040 808f 	bne.w	800d6f8 <_dtoa_r+0x4c0>
 800d5da:	2b00      	cmp	r3, #0
 800d5dc:	d1d3      	bne.n	800d586 <_dtoa_r+0x34e>
 800d5de:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d5e0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800d5e4:	2b00      	cmp	r3, #0
 800d5e6:	f000 8094 	beq.w	800d712 <_dtoa_r+0x4da>
 800d5ea:	4b75      	ldr	r3, [pc, #468]	@ (800d7c0 <_dtoa_r+0x588>)
 800d5ec:	2200      	movs	r2, #0
 800d5ee:	4620      	mov	r0, r4
 800d5f0:	4629      	mov	r1, r5
 800d5f2:	f7f3 fa7b 	bl	8000aec <__aeabi_dcmplt>
 800d5f6:	2800      	cmp	r0, #0
 800d5f8:	f000 808b 	beq.w	800d712 <_dtoa_r+0x4da>
 800d5fc:	9b03      	ldr	r3, [sp, #12]
 800d5fe:	2b00      	cmp	r3, #0
 800d600:	f000 8087 	beq.w	800d712 <_dtoa_r+0x4da>
 800d604:	f1bb 0f00 	cmp.w	fp, #0
 800d608:	dd34      	ble.n	800d674 <_dtoa_r+0x43c>
 800d60a:	4620      	mov	r0, r4
 800d60c:	4b6d      	ldr	r3, [pc, #436]	@ (800d7c4 <_dtoa_r+0x58c>)
 800d60e:	2200      	movs	r2, #0
 800d610:	4629      	mov	r1, r5
 800d612:	f7f2 fff9 	bl	8000608 <__aeabi_dmul>
 800d616:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d61a:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800d61e:	3601      	adds	r6, #1
 800d620:	465c      	mov	r4, fp
 800d622:	4630      	mov	r0, r6
 800d624:	f7f2 ff86 	bl	8000534 <__aeabi_i2d>
 800d628:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d62c:	f7f2 ffec 	bl	8000608 <__aeabi_dmul>
 800d630:	4b65      	ldr	r3, [pc, #404]	@ (800d7c8 <_dtoa_r+0x590>)
 800d632:	2200      	movs	r2, #0
 800d634:	f7f2 fe32 	bl	800029c <__adddf3>
 800d638:	4605      	mov	r5, r0
 800d63a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800d63e:	2c00      	cmp	r4, #0
 800d640:	d16a      	bne.n	800d718 <_dtoa_r+0x4e0>
 800d642:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d646:	4b61      	ldr	r3, [pc, #388]	@ (800d7cc <_dtoa_r+0x594>)
 800d648:	2200      	movs	r2, #0
 800d64a:	f7f2 fe25 	bl	8000298 <__aeabi_dsub>
 800d64e:	4602      	mov	r2, r0
 800d650:	460b      	mov	r3, r1
 800d652:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d656:	462a      	mov	r2, r5
 800d658:	4633      	mov	r3, r6
 800d65a:	f7f3 fa65 	bl	8000b28 <__aeabi_dcmpgt>
 800d65e:	2800      	cmp	r0, #0
 800d660:	f040 8298 	bne.w	800db94 <_dtoa_r+0x95c>
 800d664:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d668:	462a      	mov	r2, r5
 800d66a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800d66e:	f7f3 fa3d 	bl	8000aec <__aeabi_dcmplt>
 800d672:	bb38      	cbnz	r0, 800d6c4 <_dtoa_r+0x48c>
 800d674:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800d678:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800d67c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800d67e:	2b00      	cmp	r3, #0
 800d680:	f2c0 8157 	blt.w	800d932 <_dtoa_r+0x6fa>
 800d684:	2f0e      	cmp	r7, #14
 800d686:	f300 8154 	bgt.w	800d932 <_dtoa_r+0x6fa>
 800d68a:	4b4b      	ldr	r3, [pc, #300]	@ (800d7b8 <_dtoa_r+0x580>)
 800d68c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800d690:	ed93 7b00 	vldr	d7, [r3]
 800d694:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d696:	2b00      	cmp	r3, #0
 800d698:	ed8d 7b00 	vstr	d7, [sp]
 800d69c:	f280 80e5 	bge.w	800d86a <_dtoa_r+0x632>
 800d6a0:	9b03      	ldr	r3, [sp, #12]
 800d6a2:	2b00      	cmp	r3, #0
 800d6a4:	f300 80e1 	bgt.w	800d86a <_dtoa_r+0x632>
 800d6a8:	d10c      	bne.n	800d6c4 <_dtoa_r+0x48c>
 800d6aa:	4b48      	ldr	r3, [pc, #288]	@ (800d7cc <_dtoa_r+0x594>)
 800d6ac:	2200      	movs	r2, #0
 800d6ae:	ec51 0b17 	vmov	r0, r1, d7
 800d6b2:	f7f2 ffa9 	bl	8000608 <__aeabi_dmul>
 800d6b6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d6ba:	f7f3 fa2b 	bl	8000b14 <__aeabi_dcmpge>
 800d6be:	2800      	cmp	r0, #0
 800d6c0:	f000 8266 	beq.w	800db90 <_dtoa_r+0x958>
 800d6c4:	2400      	movs	r4, #0
 800d6c6:	4625      	mov	r5, r4
 800d6c8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d6ca:	4656      	mov	r6, sl
 800d6cc:	ea6f 0803 	mvn.w	r8, r3
 800d6d0:	2700      	movs	r7, #0
 800d6d2:	4621      	mov	r1, r4
 800d6d4:	4648      	mov	r0, r9
 800d6d6:	f000 fcbf 	bl	800e058 <_Bfree>
 800d6da:	2d00      	cmp	r5, #0
 800d6dc:	f000 80bd 	beq.w	800d85a <_dtoa_r+0x622>
 800d6e0:	b12f      	cbz	r7, 800d6ee <_dtoa_r+0x4b6>
 800d6e2:	42af      	cmp	r7, r5
 800d6e4:	d003      	beq.n	800d6ee <_dtoa_r+0x4b6>
 800d6e6:	4639      	mov	r1, r7
 800d6e8:	4648      	mov	r0, r9
 800d6ea:	f000 fcb5 	bl	800e058 <_Bfree>
 800d6ee:	4629      	mov	r1, r5
 800d6f0:	4648      	mov	r0, r9
 800d6f2:	f000 fcb1 	bl	800e058 <_Bfree>
 800d6f6:	e0b0      	b.n	800d85a <_dtoa_r+0x622>
 800d6f8:	07e2      	lsls	r2, r4, #31
 800d6fa:	d505      	bpl.n	800d708 <_dtoa_r+0x4d0>
 800d6fc:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d700:	f7f2 ff82 	bl	8000608 <__aeabi_dmul>
 800d704:	3601      	adds	r6, #1
 800d706:	2301      	movs	r3, #1
 800d708:	1064      	asrs	r4, r4, #1
 800d70a:	3508      	adds	r5, #8
 800d70c:	e762      	b.n	800d5d4 <_dtoa_r+0x39c>
 800d70e:	2602      	movs	r6, #2
 800d710:	e765      	b.n	800d5de <_dtoa_r+0x3a6>
 800d712:	9c03      	ldr	r4, [sp, #12]
 800d714:	46b8      	mov	r8, r7
 800d716:	e784      	b.n	800d622 <_dtoa_r+0x3ea>
 800d718:	4b27      	ldr	r3, [pc, #156]	@ (800d7b8 <_dtoa_r+0x580>)
 800d71a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d71c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d720:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800d724:	4454      	add	r4, sl
 800d726:	2900      	cmp	r1, #0
 800d728:	d054      	beq.n	800d7d4 <_dtoa_r+0x59c>
 800d72a:	4929      	ldr	r1, [pc, #164]	@ (800d7d0 <_dtoa_r+0x598>)
 800d72c:	2000      	movs	r0, #0
 800d72e:	f7f3 f895 	bl	800085c <__aeabi_ddiv>
 800d732:	4633      	mov	r3, r6
 800d734:	462a      	mov	r2, r5
 800d736:	f7f2 fdaf 	bl	8000298 <__aeabi_dsub>
 800d73a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800d73e:	4656      	mov	r6, sl
 800d740:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d744:	f7f3 fa10 	bl	8000b68 <__aeabi_d2iz>
 800d748:	4605      	mov	r5, r0
 800d74a:	f7f2 fef3 	bl	8000534 <__aeabi_i2d>
 800d74e:	4602      	mov	r2, r0
 800d750:	460b      	mov	r3, r1
 800d752:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d756:	f7f2 fd9f 	bl	8000298 <__aeabi_dsub>
 800d75a:	3530      	adds	r5, #48	@ 0x30
 800d75c:	4602      	mov	r2, r0
 800d75e:	460b      	mov	r3, r1
 800d760:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d764:	f806 5b01 	strb.w	r5, [r6], #1
 800d768:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800d76c:	f7f3 f9be 	bl	8000aec <__aeabi_dcmplt>
 800d770:	2800      	cmp	r0, #0
 800d772:	d172      	bne.n	800d85a <_dtoa_r+0x622>
 800d774:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d778:	4911      	ldr	r1, [pc, #68]	@ (800d7c0 <_dtoa_r+0x588>)
 800d77a:	2000      	movs	r0, #0
 800d77c:	f7f2 fd8c 	bl	8000298 <__aeabi_dsub>
 800d780:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800d784:	f7f3 f9b2 	bl	8000aec <__aeabi_dcmplt>
 800d788:	2800      	cmp	r0, #0
 800d78a:	f040 80b4 	bne.w	800d8f6 <_dtoa_r+0x6be>
 800d78e:	42a6      	cmp	r6, r4
 800d790:	f43f af70 	beq.w	800d674 <_dtoa_r+0x43c>
 800d794:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800d798:	4b0a      	ldr	r3, [pc, #40]	@ (800d7c4 <_dtoa_r+0x58c>)
 800d79a:	2200      	movs	r2, #0
 800d79c:	f7f2 ff34 	bl	8000608 <__aeabi_dmul>
 800d7a0:	4b08      	ldr	r3, [pc, #32]	@ (800d7c4 <_dtoa_r+0x58c>)
 800d7a2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800d7a6:	2200      	movs	r2, #0
 800d7a8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d7ac:	f7f2 ff2c 	bl	8000608 <__aeabi_dmul>
 800d7b0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d7b4:	e7c4      	b.n	800d740 <_dtoa_r+0x508>
 800d7b6:	bf00      	nop
 800d7b8:	0800f6b8 	.word	0x0800f6b8
 800d7bc:	0800f690 	.word	0x0800f690
 800d7c0:	3ff00000 	.word	0x3ff00000
 800d7c4:	40240000 	.word	0x40240000
 800d7c8:	401c0000 	.word	0x401c0000
 800d7cc:	40140000 	.word	0x40140000
 800d7d0:	3fe00000 	.word	0x3fe00000
 800d7d4:	4631      	mov	r1, r6
 800d7d6:	4628      	mov	r0, r5
 800d7d8:	f7f2 ff16 	bl	8000608 <__aeabi_dmul>
 800d7dc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800d7e0:	9413      	str	r4, [sp, #76]	@ 0x4c
 800d7e2:	4656      	mov	r6, sl
 800d7e4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d7e8:	f7f3 f9be 	bl	8000b68 <__aeabi_d2iz>
 800d7ec:	4605      	mov	r5, r0
 800d7ee:	f7f2 fea1 	bl	8000534 <__aeabi_i2d>
 800d7f2:	4602      	mov	r2, r0
 800d7f4:	460b      	mov	r3, r1
 800d7f6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d7fa:	f7f2 fd4d 	bl	8000298 <__aeabi_dsub>
 800d7fe:	3530      	adds	r5, #48	@ 0x30
 800d800:	f806 5b01 	strb.w	r5, [r6], #1
 800d804:	4602      	mov	r2, r0
 800d806:	460b      	mov	r3, r1
 800d808:	42a6      	cmp	r6, r4
 800d80a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d80e:	f04f 0200 	mov.w	r2, #0
 800d812:	d124      	bne.n	800d85e <_dtoa_r+0x626>
 800d814:	4baf      	ldr	r3, [pc, #700]	@ (800dad4 <_dtoa_r+0x89c>)
 800d816:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800d81a:	f7f2 fd3f 	bl	800029c <__adddf3>
 800d81e:	4602      	mov	r2, r0
 800d820:	460b      	mov	r3, r1
 800d822:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d826:	f7f3 f97f 	bl	8000b28 <__aeabi_dcmpgt>
 800d82a:	2800      	cmp	r0, #0
 800d82c:	d163      	bne.n	800d8f6 <_dtoa_r+0x6be>
 800d82e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800d832:	49a8      	ldr	r1, [pc, #672]	@ (800dad4 <_dtoa_r+0x89c>)
 800d834:	2000      	movs	r0, #0
 800d836:	f7f2 fd2f 	bl	8000298 <__aeabi_dsub>
 800d83a:	4602      	mov	r2, r0
 800d83c:	460b      	mov	r3, r1
 800d83e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d842:	f7f3 f953 	bl	8000aec <__aeabi_dcmplt>
 800d846:	2800      	cmp	r0, #0
 800d848:	f43f af14 	beq.w	800d674 <_dtoa_r+0x43c>
 800d84c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800d84e:	1e73      	subs	r3, r6, #1
 800d850:	9313      	str	r3, [sp, #76]	@ 0x4c
 800d852:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800d856:	2b30      	cmp	r3, #48	@ 0x30
 800d858:	d0f8      	beq.n	800d84c <_dtoa_r+0x614>
 800d85a:	4647      	mov	r7, r8
 800d85c:	e03b      	b.n	800d8d6 <_dtoa_r+0x69e>
 800d85e:	4b9e      	ldr	r3, [pc, #632]	@ (800dad8 <_dtoa_r+0x8a0>)
 800d860:	f7f2 fed2 	bl	8000608 <__aeabi_dmul>
 800d864:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d868:	e7bc      	b.n	800d7e4 <_dtoa_r+0x5ac>
 800d86a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800d86e:	4656      	mov	r6, sl
 800d870:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d874:	4620      	mov	r0, r4
 800d876:	4629      	mov	r1, r5
 800d878:	f7f2 fff0 	bl	800085c <__aeabi_ddiv>
 800d87c:	f7f3 f974 	bl	8000b68 <__aeabi_d2iz>
 800d880:	4680      	mov	r8, r0
 800d882:	f7f2 fe57 	bl	8000534 <__aeabi_i2d>
 800d886:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d88a:	f7f2 febd 	bl	8000608 <__aeabi_dmul>
 800d88e:	4602      	mov	r2, r0
 800d890:	460b      	mov	r3, r1
 800d892:	4620      	mov	r0, r4
 800d894:	4629      	mov	r1, r5
 800d896:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800d89a:	f7f2 fcfd 	bl	8000298 <__aeabi_dsub>
 800d89e:	f806 4b01 	strb.w	r4, [r6], #1
 800d8a2:	9d03      	ldr	r5, [sp, #12]
 800d8a4:	eba6 040a 	sub.w	r4, r6, sl
 800d8a8:	42a5      	cmp	r5, r4
 800d8aa:	4602      	mov	r2, r0
 800d8ac:	460b      	mov	r3, r1
 800d8ae:	d133      	bne.n	800d918 <_dtoa_r+0x6e0>
 800d8b0:	f7f2 fcf4 	bl	800029c <__adddf3>
 800d8b4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d8b8:	4604      	mov	r4, r0
 800d8ba:	460d      	mov	r5, r1
 800d8bc:	f7f3 f934 	bl	8000b28 <__aeabi_dcmpgt>
 800d8c0:	b9c0      	cbnz	r0, 800d8f4 <_dtoa_r+0x6bc>
 800d8c2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d8c6:	4620      	mov	r0, r4
 800d8c8:	4629      	mov	r1, r5
 800d8ca:	f7f3 f905 	bl	8000ad8 <__aeabi_dcmpeq>
 800d8ce:	b110      	cbz	r0, 800d8d6 <_dtoa_r+0x69e>
 800d8d0:	f018 0f01 	tst.w	r8, #1
 800d8d4:	d10e      	bne.n	800d8f4 <_dtoa_r+0x6bc>
 800d8d6:	9902      	ldr	r1, [sp, #8]
 800d8d8:	4648      	mov	r0, r9
 800d8da:	f000 fbbd 	bl	800e058 <_Bfree>
 800d8de:	2300      	movs	r3, #0
 800d8e0:	7033      	strb	r3, [r6, #0]
 800d8e2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800d8e4:	3701      	adds	r7, #1
 800d8e6:	601f      	str	r7, [r3, #0]
 800d8e8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d8ea:	2b00      	cmp	r3, #0
 800d8ec:	f000 824b 	beq.w	800dd86 <_dtoa_r+0xb4e>
 800d8f0:	601e      	str	r6, [r3, #0]
 800d8f2:	e248      	b.n	800dd86 <_dtoa_r+0xb4e>
 800d8f4:	46b8      	mov	r8, r7
 800d8f6:	4633      	mov	r3, r6
 800d8f8:	461e      	mov	r6, r3
 800d8fa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d8fe:	2a39      	cmp	r2, #57	@ 0x39
 800d900:	d106      	bne.n	800d910 <_dtoa_r+0x6d8>
 800d902:	459a      	cmp	sl, r3
 800d904:	d1f8      	bne.n	800d8f8 <_dtoa_r+0x6c0>
 800d906:	2230      	movs	r2, #48	@ 0x30
 800d908:	f108 0801 	add.w	r8, r8, #1
 800d90c:	f88a 2000 	strb.w	r2, [sl]
 800d910:	781a      	ldrb	r2, [r3, #0]
 800d912:	3201      	adds	r2, #1
 800d914:	701a      	strb	r2, [r3, #0]
 800d916:	e7a0      	b.n	800d85a <_dtoa_r+0x622>
 800d918:	4b6f      	ldr	r3, [pc, #444]	@ (800dad8 <_dtoa_r+0x8a0>)
 800d91a:	2200      	movs	r2, #0
 800d91c:	f7f2 fe74 	bl	8000608 <__aeabi_dmul>
 800d920:	2200      	movs	r2, #0
 800d922:	2300      	movs	r3, #0
 800d924:	4604      	mov	r4, r0
 800d926:	460d      	mov	r5, r1
 800d928:	f7f3 f8d6 	bl	8000ad8 <__aeabi_dcmpeq>
 800d92c:	2800      	cmp	r0, #0
 800d92e:	d09f      	beq.n	800d870 <_dtoa_r+0x638>
 800d930:	e7d1      	b.n	800d8d6 <_dtoa_r+0x69e>
 800d932:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d934:	2a00      	cmp	r2, #0
 800d936:	f000 80ea 	beq.w	800db0e <_dtoa_r+0x8d6>
 800d93a:	9a07      	ldr	r2, [sp, #28]
 800d93c:	2a01      	cmp	r2, #1
 800d93e:	f300 80cd 	bgt.w	800dadc <_dtoa_r+0x8a4>
 800d942:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800d944:	2a00      	cmp	r2, #0
 800d946:	f000 80c1 	beq.w	800dacc <_dtoa_r+0x894>
 800d94a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800d94e:	9c08      	ldr	r4, [sp, #32]
 800d950:	9e00      	ldr	r6, [sp, #0]
 800d952:	9a00      	ldr	r2, [sp, #0]
 800d954:	441a      	add	r2, r3
 800d956:	9200      	str	r2, [sp, #0]
 800d958:	9a06      	ldr	r2, [sp, #24]
 800d95a:	2101      	movs	r1, #1
 800d95c:	441a      	add	r2, r3
 800d95e:	4648      	mov	r0, r9
 800d960:	9206      	str	r2, [sp, #24]
 800d962:	f000 fc2d 	bl	800e1c0 <__i2b>
 800d966:	4605      	mov	r5, r0
 800d968:	b166      	cbz	r6, 800d984 <_dtoa_r+0x74c>
 800d96a:	9b06      	ldr	r3, [sp, #24]
 800d96c:	2b00      	cmp	r3, #0
 800d96e:	dd09      	ble.n	800d984 <_dtoa_r+0x74c>
 800d970:	42b3      	cmp	r3, r6
 800d972:	9a00      	ldr	r2, [sp, #0]
 800d974:	bfa8      	it	ge
 800d976:	4633      	movge	r3, r6
 800d978:	1ad2      	subs	r2, r2, r3
 800d97a:	9200      	str	r2, [sp, #0]
 800d97c:	9a06      	ldr	r2, [sp, #24]
 800d97e:	1af6      	subs	r6, r6, r3
 800d980:	1ad3      	subs	r3, r2, r3
 800d982:	9306      	str	r3, [sp, #24]
 800d984:	9b08      	ldr	r3, [sp, #32]
 800d986:	b30b      	cbz	r3, 800d9cc <_dtoa_r+0x794>
 800d988:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d98a:	2b00      	cmp	r3, #0
 800d98c:	f000 80c6 	beq.w	800db1c <_dtoa_r+0x8e4>
 800d990:	2c00      	cmp	r4, #0
 800d992:	f000 80c0 	beq.w	800db16 <_dtoa_r+0x8de>
 800d996:	4629      	mov	r1, r5
 800d998:	4622      	mov	r2, r4
 800d99a:	4648      	mov	r0, r9
 800d99c:	f000 fcc8 	bl	800e330 <__pow5mult>
 800d9a0:	9a02      	ldr	r2, [sp, #8]
 800d9a2:	4601      	mov	r1, r0
 800d9a4:	4605      	mov	r5, r0
 800d9a6:	4648      	mov	r0, r9
 800d9a8:	f000 fc20 	bl	800e1ec <__multiply>
 800d9ac:	9902      	ldr	r1, [sp, #8]
 800d9ae:	4680      	mov	r8, r0
 800d9b0:	4648      	mov	r0, r9
 800d9b2:	f000 fb51 	bl	800e058 <_Bfree>
 800d9b6:	9b08      	ldr	r3, [sp, #32]
 800d9b8:	1b1b      	subs	r3, r3, r4
 800d9ba:	9308      	str	r3, [sp, #32]
 800d9bc:	f000 80b1 	beq.w	800db22 <_dtoa_r+0x8ea>
 800d9c0:	9a08      	ldr	r2, [sp, #32]
 800d9c2:	4641      	mov	r1, r8
 800d9c4:	4648      	mov	r0, r9
 800d9c6:	f000 fcb3 	bl	800e330 <__pow5mult>
 800d9ca:	9002      	str	r0, [sp, #8]
 800d9cc:	2101      	movs	r1, #1
 800d9ce:	4648      	mov	r0, r9
 800d9d0:	f000 fbf6 	bl	800e1c0 <__i2b>
 800d9d4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d9d6:	4604      	mov	r4, r0
 800d9d8:	2b00      	cmp	r3, #0
 800d9da:	f000 81d8 	beq.w	800dd8e <_dtoa_r+0xb56>
 800d9de:	461a      	mov	r2, r3
 800d9e0:	4601      	mov	r1, r0
 800d9e2:	4648      	mov	r0, r9
 800d9e4:	f000 fca4 	bl	800e330 <__pow5mult>
 800d9e8:	9b07      	ldr	r3, [sp, #28]
 800d9ea:	2b01      	cmp	r3, #1
 800d9ec:	4604      	mov	r4, r0
 800d9ee:	f300 809f 	bgt.w	800db30 <_dtoa_r+0x8f8>
 800d9f2:	9b04      	ldr	r3, [sp, #16]
 800d9f4:	2b00      	cmp	r3, #0
 800d9f6:	f040 8097 	bne.w	800db28 <_dtoa_r+0x8f0>
 800d9fa:	9b05      	ldr	r3, [sp, #20]
 800d9fc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800da00:	2b00      	cmp	r3, #0
 800da02:	f040 8093 	bne.w	800db2c <_dtoa_r+0x8f4>
 800da06:	9b05      	ldr	r3, [sp, #20]
 800da08:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800da0c:	0d1b      	lsrs	r3, r3, #20
 800da0e:	051b      	lsls	r3, r3, #20
 800da10:	b133      	cbz	r3, 800da20 <_dtoa_r+0x7e8>
 800da12:	9b00      	ldr	r3, [sp, #0]
 800da14:	3301      	adds	r3, #1
 800da16:	9300      	str	r3, [sp, #0]
 800da18:	9b06      	ldr	r3, [sp, #24]
 800da1a:	3301      	adds	r3, #1
 800da1c:	9306      	str	r3, [sp, #24]
 800da1e:	2301      	movs	r3, #1
 800da20:	9308      	str	r3, [sp, #32]
 800da22:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800da24:	2b00      	cmp	r3, #0
 800da26:	f000 81b8 	beq.w	800dd9a <_dtoa_r+0xb62>
 800da2a:	6923      	ldr	r3, [r4, #16]
 800da2c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800da30:	6918      	ldr	r0, [r3, #16]
 800da32:	f000 fb79 	bl	800e128 <__hi0bits>
 800da36:	f1c0 0020 	rsb	r0, r0, #32
 800da3a:	9b06      	ldr	r3, [sp, #24]
 800da3c:	4418      	add	r0, r3
 800da3e:	f010 001f 	ands.w	r0, r0, #31
 800da42:	f000 8082 	beq.w	800db4a <_dtoa_r+0x912>
 800da46:	f1c0 0320 	rsb	r3, r0, #32
 800da4a:	2b04      	cmp	r3, #4
 800da4c:	dd73      	ble.n	800db36 <_dtoa_r+0x8fe>
 800da4e:	9b00      	ldr	r3, [sp, #0]
 800da50:	f1c0 001c 	rsb	r0, r0, #28
 800da54:	4403      	add	r3, r0
 800da56:	9300      	str	r3, [sp, #0]
 800da58:	9b06      	ldr	r3, [sp, #24]
 800da5a:	4403      	add	r3, r0
 800da5c:	4406      	add	r6, r0
 800da5e:	9306      	str	r3, [sp, #24]
 800da60:	9b00      	ldr	r3, [sp, #0]
 800da62:	2b00      	cmp	r3, #0
 800da64:	dd05      	ble.n	800da72 <_dtoa_r+0x83a>
 800da66:	9902      	ldr	r1, [sp, #8]
 800da68:	461a      	mov	r2, r3
 800da6a:	4648      	mov	r0, r9
 800da6c:	f000 fcba 	bl	800e3e4 <__lshift>
 800da70:	9002      	str	r0, [sp, #8]
 800da72:	9b06      	ldr	r3, [sp, #24]
 800da74:	2b00      	cmp	r3, #0
 800da76:	dd05      	ble.n	800da84 <_dtoa_r+0x84c>
 800da78:	4621      	mov	r1, r4
 800da7a:	461a      	mov	r2, r3
 800da7c:	4648      	mov	r0, r9
 800da7e:	f000 fcb1 	bl	800e3e4 <__lshift>
 800da82:	4604      	mov	r4, r0
 800da84:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800da86:	2b00      	cmp	r3, #0
 800da88:	d061      	beq.n	800db4e <_dtoa_r+0x916>
 800da8a:	9802      	ldr	r0, [sp, #8]
 800da8c:	4621      	mov	r1, r4
 800da8e:	f000 fd15 	bl	800e4bc <__mcmp>
 800da92:	2800      	cmp	r0, #0
 800da94:	da5b      	bge.n	800db4e <_dtoa_r+0x916>
 800da96:	2300      	movs	r3, #0
 800da98:	9902      	ldr	r1, [sp, #8]
 800da9a:	220a      	movs	r2, #10
 800da9c:	4648      	mov	r0, r9
 800da9e:	f000 fafd 	bl	800e09c <__multadd>
 800daa2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800daa4:	9002      	str	r0, [sp, #8]
 800daa6:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800daaa:	2b00      	cmp	r3, #0
 800daac:	f000 8177 	beq.w	800dd9e <_dtoa_r+0xb66>
 800dab0:	4629      	mov	r1, r5
 800dab2:	2300      	movs	r3, #0
 800dab4:	220a      	movs	r2, #10
 800dab6:	4648      	mov	r0, r9
 800dab8:	f000 faf0 	bl	800e09c <__multadd>
 800dabc:	f1bb 0f00 	cmp.w	fp, #0
 800dac0:	4605      	mov	r5, r0
 800dac2:	dc6f      	bgt.n	800dba4 <_dtoa_r+0x96c>
 800dac4:	9b07      	ldr	r3, [sp, #28]
 800dac6:	2b02      	cmp	r3, #2
 800dac8:	dc49      	bgt.n	800db5e <_dtoa_r+0x926>
 800daca:	e06b      	b.n	800dba4 <_dtoa_r+0x96c>
 800dacc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800dace:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800dad2:	e73c      	b.n	800d94e <_dtoa_r+0x716>
 800dad4:	3fe00000 	.word	0x3fe00000
 800dad8:	40240000 	.word	0x40240000
 800dadc:	9b03      	ldr	r3, [sp, #12]
 800dade:	1e5c      	subs	r4, r3, #1
 800dae0:	9b08      	ldr	r3, [sp, #32]
 800dae2:	42a3      	cmp	r3, r4
 800dae4:	db09      	blt.n	800dafa <_dtoa_r+0x8c2>
 800dae6:	1b1c      	subs	r4, r3, r4
 800dae8:	9b03      	ldr	r3, [sp, #12]
 800daea:	2b00      	cmp	r3, #0
 800daec:	f6bf af30 	bge.w	800d950 <_dtoa_r+0x718>
 800daf0:	9b00      	ldr	r3, [sp, #0]
 800daf2:	9a03      	ldr	r2, [sp, #12]
 800daf4:	1a9e      	subs	r6, r3, r2
 800daf6:	2300      	movs	r3, #0
 800daf8:	e72b      	b.n	800d952 <_dtoa_r+0x71a>
 800dafa:	9b08      	ldr	r3, [sp, #32]
 800dafc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800dafe:	9408      	str	r4, [sp, #32]
 800db00:	1ae3      	subs	r3, r4, r3
 800db02:	441a      	add	r2, r3
 800db04:	9e00      	ldr	r6, [sp, #0]
 800db06:	9b03      	ldr	r3, [sp, #12]
 800db08:	920d      	str	r2, [sp, #52]	@ 0x34
 800db0a:	2400      	movs	r4, #0
 800db0c:	e721      	b.n	800d952 <_dtoa_r+0x71a>
 800db0e:	9c08      	ldr	r4, [sp, #32]
 800db10:	9e00      	ldr	r6, [sp, #0]
 800db12:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800db14:	e728      	b.n	800d968 <_dtoa_r+0x730>
 800db16:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800db1a:	e751      	b.n	800d9c0 <_dtoa_r+0x788>
 800db1c:	9a08      	ldr	r2, [sp, #32]
 800db1e:	9902      	ldr	r1, [sp, #8]
 800db20:	e750      	b.n	800d9c4 <_dtoa_r+0x78c>
 800db22:	f8cd 8008 	str.w	r8, [sp, #8]
 800db26:	e751      	b.n	800d9cc <_dtoa_r+0x794>
 800db28:	2300      	movs	r3, #0
 800db2a:	e779      	b.n	800da20 <_dtoa_r+0x7e8>
 800db2c:	9b04      	ldr	r3, [sp, #16]
 800db2e:	e777      	b.n	800da20 <_dtoa_r+0x7e8>
 800db30:	2300      	movs	r3, #0
 800db32:	9308      	str	r3, [sp, #32]
 800db34:	e779      	b.n	800da2a <_dtoa_r+0x7f2>
 800db36:	d093      	beq.n	800da60 <_dtoa_r+0x828>
 800db38:	9a00      	ldr	r2, [sp, #0]
 800db3a:	331c      	adds	r3, #28
 800db3c:	441a      	add	r2, r3
 800db3e:	9200      	str	r2, [sp, #0]
 800db40:	9a06      	ldr	r2, [sp, #24]
 800db42:	441a      	add	r2, r3
 800db44:	441e      	add	r6, r3
 800db46:	9206      	str	r2, [sp, #24]
 800db48:	e78a      	b.n	800da60 <_dtoa_r+0x828>
 800db4a:	4603      	mov	r3, r0
 800db4c:	e7f4      	b.n	800db38 <_dtoa_r+0x900>
 800db4e:	9b03      	ldr	r3, [sp, #12]
 800db50:	2b00      	cmp	r3, #0
 800db52:	46b8      	mov	r8, r7
 800db54:	dc20      	bgt.n	800db98 <_dtoa_r+0x960>
 800db56:	469b      	mov	fp, r3
 800db58:	9b07      	ldr	r3, [sp, #28]
 800db5a:	2b02      	cmp	r3, #2
 800db5c:	dd1e      	ble.n	800db9c <_dtoa_r+0x964>
 800db5e:	f1bb 0f00 	cmp.w	fp, #0
 800db62:	f47f adb1 	bne.w	800d6c8 <_dtoa_r+0x490>
 800db66:	4621      	mov	r1, r4
 800db68:	465b      	mov	r3, fp
 800db6a:	2205      	movs	r2, #5
 800db6c:	4648      	mov	r0, r9
 800db6e:	f000 fa95 	bl	800e09c <__multadd>
 800db72:	4601      	mov	r1, r0
 800db74:	4604      	mov	r4, r0
 800db76:	9802      	ldr	r0, [sp, #8]
 800db78:	f000 fca0 	bl	800e4bc <__mcmp>
 800db7c:	2800      	cmp	r0, #0
 800db7e:	f77f ada3 	ble.w	800d6c8 <_dtoa_r+0x490>
 800db82:	4656      	mov	r6, sl
 800db84:	2331      	movs	r3, #49	@ 0x31
 800db86:	f806 3b01 	strb.w	r3, [r6], #1
 800db8a:	f108 0801 	add.w	r8, r8, #1
 800db8e:	e59f      	b.n	800d6d0 <_dtoa_r+0x498>
 800db90:	9c03      	ldr	r4, [sp, #12]
 800db92:	46b8      	mov	r8, r7
 800db94:	4625      	mov	r5, r4
 800db96:	e7f4      	b.n	800db82 <_dtoa_r+0x94a>
 800db98:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800db9c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800db9e:	2b00      	cmp	r3, #0
 800dba0:	f000 8101 	beq.w	800dda6 <_dtoa_r+0xb6e>
 800dba4:	2e00      	cmp	r6, #0
 800dba6:	dd05      	ble.n	800dbb4 <_dtoa_r+0x97c>
 800dba8:	4629      	mov	r1, r5
 800dbaa:	4632      	mov	r2, r6
 800dbac:	4648      	mov	r0, r9
 800dbae:	f000 fc19 	bl	800e3e4 <__lshift>
 800dbb2:	4605      	mov	r5, r0
 800dbb4:	9b08      	ldr	r3, [sp, #32]
 800dbb6:	2b00      	cmp	r3, #0
 800dbb8:	d05c      	beq.n	800dc74 <_dtoa_r+0xa3c>
 800dbba:	6869      	ldr	r1, [r5, #4]
 800dbbc:	4648      	mov	r0, r9
 800dbbe:	f000 fa0b 	bl	800dfd8 <_Balloc>
 800dbc2:	4606      	mov	r6, r0
 800dbc4:	b928      	cbnz	r0, 800dbd2 <_dtoa_r+0x99a>
 800dbc6:	4b82      	ldr	r3, [pc, #520]	@ (800ddd0 <_dtoa_r+0xb98>)
 800dbc8:	4602      	mov	r2, r0
 800dbca:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800dbce:	f7ff bb4a 	b.w	800d266 <_dtoa_r+0x2e>
 800dbd2:	692a      	ldr	r2, [r5, #16]
 800dbd4:	3202      	adds	r2, #2
 800dbd6:	0092      	lsls	r2, r2, #2
 800dbd8:	f105 010c 	add.w	r1, r5, #12
 800dbdc:	300c      	adds	r0, #12
 800dbde:	f7ff fa92 	bl	800d106 <memcpy>
 800dbe2:	2201      	movs	r2, #1
 800dbe4:	4631      	mov	r1, r6
 800dbe6:	4648      	mov	r0, r9
 800dbe8:	f000 fbfc 	bl	800e3e4 <__lshift>
 800dbec:	f10a 0301 	add.w	r3, sl, #1
 800dbf0:	9300      	str	r3, [sp, #0]
 800dbf2:	eb0a 030b 	add.w	r3, sl, fp
 800dbf6:	9308      	str	r3, [sp, #32]
 800dbf8:	9b04      	ldr	r3, [sp, #16]
 800dbfa:	f003 0301 	and.w	r3, r3, #1
 800dbfe:	462f      	mov	r7, r5
 800dc00:	9306      	str	r3, [sp, #24]
 800dc02:	4605      	mov	r5, r0
 800dc04:	9b00      	ldr	r3, [sp, #0]
 800dc06:	9802      	ldr	r0, [sp, #8]
 800dc08:	4621      	mov	r1, r4
 800dc0a:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800dc0e:	f7ff fa88 	bl	800d122 <quorem>
 800dc12:	4603      	mov	r3, r0
 800dc14:	3330      	adds	r3, #48	@ 0x30
 800dc16:	9003      	str	r0, [sp, #12]
 800dc18:	4639      	mov	r1, r7
 800dc1a:	9802      	ldr	r0, [sp, #8]
 800dc1c:	9309      	str	r3, [sp, #36]	@ 0x24
 800dc1e:	f000 fc4d 	bl	800e4bc <__mcmp>
 800dc22:	462a      	mov	r2, r5
 800dc24:	9004      	str	r0, [sp, #16]
 800dc26:	4621      	mov	r1, r4
 800dc28:	4648      	mov	r0, r9
 800dc2a:	f000 fc63 	bl	800e4f4 <__mdiff>
 800dc2e:	68c2      	ldr	r2, [r0, #12]
 800dc30:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dc32:	4606      	mov	r6, r0
 800dc34:	bb02      	cbnz	r2, 800dc78 <_dtoa_r+0xa40>
 800dc36:	4601      	mov	r1, r0
 800dc38:	9802      	ldr	r0, [sp, #8]
 800dc3a:	f000 fc3f 	bl	800e4bc <__mcmp>
 800dc3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dc40:	4602      	mov	r2, r0
 800dc42:	4631      	mov	r1, r6
 800dc44:	4648      	mov	r0, r9
 800dc46:	920c      	str	r2, [sp, #48]	@ 0x30
 800dc48:	9309      	str	r3, [sp, #36]	@ 0x24
 800dc4a:	f000 fa05 	bl	800e058 <_Bfree>
 800dc4e:	9b07      	ldr	r3, [sp, #28]
 800dc50:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800dc52:	9e00      	ldr	r6, [sp, #0]
 800dc54:	ea42 0103 	orr.w	r1, r2, r3
 800dc58:	9b06      	ldr	r3, [sp, #24]
 800dc5a:	4319      	orrs	r1, r3
 800dc5c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dc5e:	d10d      	bne.n	800dc7c <_dtoa_r+0xa44>
 800dc60:	2b39      	cmp	r3, #57	@ 0x39
 800dc62:	d027      	beq.n	800dcb4 <_dtoa_r+0xa7c>
 800dc64:	9a04      	ldr	r2, [sp, #16]
 800dc66:	2a00      	cmp	r2, #0
 800dc68:	dd01      	ble.n	800dc6e <_dtoa_r+0xa36>
 800dc6a:	9b03      	ldr	r3, [sp, #12]
 800dc6c:	3331      	adds	r3, #49	@ 0x31
 800dc6e:	f88b 3000 	strb.w	r3, [fp]
 800dc72:	e52e      	b.n	800d6d2 <_dtoa_r+0x49a>
 800dc74:	4628      	mov	r0, r5
 800dc76:	e7b9      	b.n	800dbec <_dtoa_r+0x9b4>
 800dc78:	2201      	movs	r2, #1
 800dc7a:	e7e2      	b.n	800dc42 <_dtoa_r+0xa0a>
 800dc7c:	9904      	ldr	r1, [sp, #16]
 800dc7e:	2900      	cmp	r1, #0
 800dc80:	db04      	blt.n	800dc8c <_dtoa_r+0xa54>
 800dc82:	9807      	ldr	r0, [sp, #28]
 800dc84:	4301      	orrs	r1, r0
 800dc86:	9806      	ldr	r0, [sp, #24]
 800dc88:	4301      	orrs	r1, r0
 800dc8a:	d120      	bne.n	800dcce <_dtoa_r+0xa96>
 800dc8c:	2a00      	cmp	r2, #0
 800dc8e:	ddee      	ble.n	800dc6e <_dtoa_r+0xa36>
 800dc90:	9902      	ldr	r1, [sp, #8]
 800dc92:	9300      	str	r3, [sp, #0]
 800dc94:	2201      	movs	r2, #1
 800dc96:	4648      	mov	r0, r9
 800dc98:	f000 fba4 	bl	800e3e4 <__lshift>
 800dc9c:	4621      	mov	r1, r4
 800dc9e:	9002      	str	r0, [sp, #8]
 800dca0:	f000 fc0c 	bl	800e4bc <__mcmp>
 800dca4:	2800      	cmp	r0, #0
 800dca6:	9b00      	ldr	r3, [sp, #0]
 800dca8:	dc02      	bgt.n	800dcb0 <_dtoa_r+0xa78>
 800dcaa:	d1e0      	bne.n	800dc6e <_dtoa_r+0xa36>
 800dcac:	07da      	lsls	r2, r3, #31
 800dcae:	d5de      	bpl.n	800dc6e <_dtoa_r+0xa36>
 800dcb0:	2b39      	cmp	r3, #57	@ 0x39
 800dcb2:	d1da      	bne.n	800dc6a <_dtoa_r+0xa32>
 800dcb4:	2339      	movs	r3, #57	@ 0x39
 800dcb6:	f88b 3000 	strb.w	r3, [fp]
 800dcba:	4633      	mov	r3, r6
 800dcbc:	461e      	mov	r6, r3
 800dcbe:	3b01      	subs	r3, #1
 800dcc0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800dcc4:	2a39      	cmp	r2, #57	@ 0x39
 800dcc6:	d04e      	beq.n	800dd66 <_dtoa_r+0xb2e>
 800dcc8:	3201      	adds	r2, #1
 800dcca:	701a      	strb	r2, [r3, #0]
 800dccc:	e501      	b.n	800d6d2 <_dtoa_r+0x49a>
 800dcce:	2a00      	cmp	r2, #0
 800dcd0:	dd03      	ble.n	800dcda <_dtoa_r+0xaa2>
 800dcd2:	2b39      	cmp	r3, #57	@ 0x39
 800dcd4:	d0ee      	beq.n	800dcb4 <_dtoa_r+0xa7c>
 800dcd6:	3301      	adds	r3, #1
 800dcd8:	e7c9      	b.n	800dc6e <_dtoa_r+0xa36>
 800dcda:	9a00      	ldr	r2, [sp, #0]
 800dcdc:	9908      	ldr	r1, [sp, #32]
 800dcde:	f802 3c01 	strb.w	r3, [r2, #-1]
 800dce2:	428a      	cmp	r2, r1
 800dce4:	d028      	beq.n	800dd38 <_dtoa_r+0xb00>
 800dce6:	9902      	ldr	r1, [sp, #8]
 800dce8:	2300      	movs	r3, #0
 800dcea:	220a      	movs	r2, #10
 800dcec:	4648      	mov	r0, r9
 800dcee:	f000 f9d5 	bl	800e09c <__multadd>
 800dcf2:	42af      	cmp	r7, r5
 800dcf4:	9002      	str	r0, [sp, #8]
 800dcf6:	f04f 0300 	mov.w	r3, #0
 800dcfa:	f04f 020a 	mov.w	r2, #10
 800dcfe:	4639      	mov	r1, r7
 800dd00:	4648      	mov	r0, r9
 800dd02:	d107      	bne.n	800dd14 <_dtoa_r+0xadc>
 800dd04:	f000 f9ca 	bl	800e09c <__multadd>
 800dd08:	4607      	mov	r7, r0
 800dd0a:	4605      	mov	r5, r0
 800dd0c:	9b00      	ldr	r3, [sp, #0]
 800dd0e:	3301      	adds	r3, #1
 800dd10:	9300      	str	r3, [sp, #0]
 800dd12:	e777      	b.n	800dc04 <_dtoa_r+0x9cc>
 800dd14:	f000 f9c2 	bl	800e09c <__multadd>
 800dd18:	4629      	mov	r1, r5
 800dd1a:	4607      	mov	r7, r0
 800dd1c:	2300      	movs	r3, #0
 800dd1e:	220a      	movs	r2, #10
 800dd20:	4648      	mov	r0, r9
 800dd22:	f000 f9bb 	bl	800e09c <__multadd>
 800dd26:	4605      	mov	r5, r0
 800dd28:	e7f0      	b.n	800dd0c <_dtoa_r+0xad4>
 800dd2a:	f1bb 0f00 	cmp.w	fp, #0
 800dd2e:	bfcc      	ite	gt
 800dd30:	465e      	movgt	r6, fp
 800dd32:	2601      	movle	r6, #1
 800dd34:	4456      	add	r6, sl
 800dd36:	2700      	movs	r7, #0
 800dd38:	9902      	ldr	r1, [sp, #8]
 800dd3a:	9300      	str	r3, [sp, #0]
 800dd3c:	2201      	movs	r2, #1
 800dd3e:	4648      	mov	r0, r9
 800dd40:	f000 fb50 	bl	800e3e4 <__lshift>
 800dd44:	4621      	mov	r1, r4
 800dd46:	9002      	str	r0, [sp, #8]
 800dd48:	f000 fbb8 	bl	800e4bc <__mcmp>
 800dd4c:	2800      	cmp	r0, #0
 800dd4e:	dcb4      	bgt.n	800dcba <_dtoa_r+0xa82>
 800dd50:	d102      	bne.n	800dd58 <_dtoa_r+0xb20>
 800dd52:	9b00      	ldr	r3, [sp, #0]
 800dd54:	07db      	lsls	r3, r3, #31
 800dd56:	d4b0      	bmi.n	800dcba <_dtoa_r+0xa82>
 800dd58:	4633      	mov	r3, r6
 800dd5a:	461e      	mov	r6, r3
 800dd5c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800dd60:	2a30      	cmp	r2, #48	@ 0x30
 800dd62:	d0fa      	beq.n	800dd5a <_dtoa_r+0xb22>
 800dd64:	e4b5      	b.n	800d6d2 <_dtoa_r+0x49a>
 800dd66:	459a      	cmp	sl, r3
 800dd68:	d1a8      	bne.n	800dcbc <_dtoa_r+0xa84>
 800dd6a:	2331      	movs	r3, #49	@ 0x31
 800dd6c:	f108 0801 	add.w	r8, r8, #1
 800dd70:	f88a 3000 	strb.w	r3, [sl]
 800dd74:	e4ad      	b.n	800d6d2 <_dtoa_r+0x49a>
 800dd76:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800dd78:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800ddd4 <_dtoa_r+0xb9c>
 800dd7c:	b11b      	cbz	r3, 800dd86 <_dtoa_r+0xb4e>
 800dd7e:	f10a 0308 	add.w	r3, sl, #8
 800dd82:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800dd84:	6013      	str	r3, [r2, #0]
 800dd86:	4650      	mov	r0, sl
 800dd88:	b017      	add	sp, #92	@ 0x5c
 800dd8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dd8e:	9b07      	ldr	r3, [sp, #28]
 800dd90:	2b01      	cmp	r3, #1
 800dd92:	f77f ae2e 	ble.w	800d9f2 <_dtoa_r+0x7ba>
 800dd96:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800dd98:	9308      	str	r3, [sp, #32]
 800dd9a:	2001      	movs	r0, #1
 800dd9c:	e64d      	b.n	800da3a <_dtoa_r+0x802>
 800dd9e:	f1bb 0f00 	cmp.w	fp, #0
 800dda2:	f77f aed9 	ble.w	800db58 <_dtoa_r+0x920>
 800dda6:	4656      	mov	r6, sl
 800dda8:	9802      	ldr	r0, [sp, #8]
 800ddaa:	4621      	mov	r1, r4
 800ddac:	f7ff f9b9 	bl	800d122 <quorem>
 800ddb0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800ddb4:	f806 3b01 	strb.w	r3, [r6], #1
 800ddb8:	eba6 020a 	sub.w	r2, r6, sl
 800ddbc:	4593      	cmp	fp, r2
 800ddbe:	ddb4      	ble.n	800dd2a <_dtoa_r+0xaf2>
 800ddc0:	9902      	ldr	r1, [sp, #8]
 800ddc2:	2300      	movs	r3, #0
 800ddc4:	220a      	movs	r2, #10
 800ddc6:	4648      	mov	r0, r9
 800ddc8:	f000 f968 	bl	800e09c <__multadd>
 800ddcc:	9002      	str	r0, [sp, #8]
 800ddce:	e7eb      	b.n	800dda8 <_dtoa_r+0xb70>
 800ddd0:	0800f5c2 	.word	0x0800f5c2
 800ddd4:	0800f546 	.word	0x0800f546

0800ddd8 <_free_r>:
 800ddd8:	b538      	push	{r3, r4, r5, lr}
 800ddda:	4605      	mov	r5, r0
 800dddc:	2900      	cmp	r1, #0
 800ddde:	d041      	beq.n	800de64 <_free_r+0x8c>
 800dde0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800dde4:	1f0c      	subs	r4, r1, #4
 800dde6:	2b00      	cmp	r3, #0
 800dde8:	bfb8      	it	lt
 800ddea:	18e4      	addlt	r4, r4, r3
 800ddec:	f000 f8e8 	bl	800dfc0 <__malloc_lock>
 800ddf0:	4a1d      	ldr	r2, [pc, #116]	@ (800de68 <_free_r+0x90>)
 800ddf2:	6813      	ldr	r3, [r2, #0]
 800ddf4:	b933      	cbnz	r3, 800de04 <_free_r+0x2c>
 800ddf6:	6063      	str	r3, [r4, #4]
 800ddf8:	6014      	str	r4, [r2, #0]
 800ddfa:	4628      	mov	r0, r5
 800ddfc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800de00:	f000 b8e4 	b.w	800dfcc <__malloc_unlock>
 800de04:	42a3      	cmp	r3, r4
 800de06:	d908      	bls.n	800de1a <_free_r+0x42>
 800de08:	6820      	ldr	r0, [r4, #0]
 800de0a:	1821      	adds	r1, r4, r0
 800de0c:	428b      	cmp	r3, r1
 800de0e:	bf01      	itttt	eq
 800de10:	6819      	ldreq	r1, [r3, #0]
 800de12:	685b      	ldreq	r3, [r3, #4]
 800de14:	1809      	addeq	r1, r1, r0
 800de16:	6021      	streq	r1, [r4, #0]
 800de18:	e7ed      	b.n	800ddf6 <_free_r+0x1e>
 800de1a:	461a      	mov	r2, r3
 800de1c:	685b      	ldr	r3, [r3, #4]
 800de1e:	b10b      	cbz	r3, 800de24 <_free_r+0x4c>
 800de20:	42a3      	cmp	r3, r4
 800de22:	d9fa      	bls.n	800de1a <_free_r+0x42>
 800de24:	6811      	ldr	r1, [r2, #0]
 800de26:	1850      	adds	r0, r2, r1
 800de28:	42a0      	cmp	r0, r4
 800de2a:	d10b      	bne.n	800de44 <_free_r+0x6c>
 800de2c:	6820      	ldr	r0, [r4, #0]
 800de2e:	4401      	add	r1, r0
 800de30:	1850      	adds	r0, r2, r1
 800de32:	4283      	cmp	r3, r0
 800de34:	6011      	str	r1, [r2, #0]
 800de36:	d1e0      	bne.n	800ddfa <_free_r+0x22>
 800de38:	6818      	ldr	r0, [r3, #0]
 800de3a:	685b      	ldr	r3, [r3, #4]
 800de3c:	6053      	str	r3, [r2, #4]
 800de3e:	4408      	add	r0, r1
 800de40:	6010      	str	r0, [r2, #0]
 800de42:	e7da      	b.n	800ddfa <_free_r+0x22>
 800de44:	d902      	bls.n	800de4c <_free_r+0x74>
 800de46:	230c      	movs	r3, #12
 800de48:	602b      	str	r3, [r5, #0]
 800de4a:	e7d6      	b.n	800ddfa <_free_r+0x22>
 800de4c:	6820      	ldr	r0, [r4, #0]
 800de4e:	1821      	adds	r1, r4, r0
 800de50:	428b      	cmp	r3, r1
 800de52:	bf04      	itt	eq
 800de54:	6819      	ldreq	r1, [r3, #0]
 800de56:	685b      	ldreq	r3, [r3, #4]
 800de58:	6063      	str	r3, [r4, #4]
 800de5a:	bf04      	itt	eq
 800de5c:	1809      	addeq	r1, r1, r0
 800de5e:	6021      	streq	r1, [r4, #0]
 800de60:	6054      	str	r4, [r2, #4]
 800de62:	e7ca      	b.n	800ddfa <_free_r+0x22>
 800de64:	bd38      	pop	{r3, r4, r5, pc}
 800de66:	bf00      	nop
 800de68:	200021e8 	.word	0x200021e8

0800de6c <malloc>:
 800de6c:	4b02      	ldr	r3, [pc, #8]	@ (800de78 <malloc+0xc>)
 800de6e:	4601      	mov	r1, r0
 800de70:	6818      	ldr	r0, [r3, #0]
 800de72:	f000 b825 	b.w	800dec0 <_malloc_r>
 800de76:	bf00      	nop
 800de78:	20000110 	.word	0x20000110

0800de7c <sbrk_aligned>:
 800de7c:	b570      	push	{r4, r5, r6, lr}
 800de7e:	4e0f      	ldr	r6, [pc, #60]	@ (800debc <sbrk_aligned+0x40>)
 800de80:	460c      	mov	r4, r1
 800de82:	6831      	ldr	r1, [r6, #0]
 800de84:	4605      	mov	r5, r0
 800de86:	b911      	cbnz	r1, 800de8e <sbrk_aligned+0x12>
 800de88:	f001 f804 	bl	800ee94 <_sbrk_r>
 800de8c:	6030      	str	r0, [r6, #0]
 800de8e:	4621      	mov	r1, r4
 800de90:	4628      	mov	r0, r5
 800de92:	f000 ffff 	bl	800ee94 <_sbrk_r>
 800de96:	1c43      	adds	r3, r0, #1
 800de98:	d103      	bne.n	800dea2 <sbrk_aligned+0x26>
 800de9a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800de9e:	4620      	mov	r0, r4
 800dea0:	bd70      	pop	{r4, r5, r6, pc}
 800dea2:	1cc4      	adds	r4, r0, #3
 800dea4:	f024 0403 	bic.w	r4, r4, #3
 800dea8:	42a0      	cmp	r0, r4
 800deaa:	d0f8      	beq.n	800de9e <sbrk_aligned+0x22>
 800deac:	1a21      	subs	r1, r4, r0
 800deae:	4628      	mov	r0, r5
 800deb0:	f000 fff0 	bl	800ee94 <_sbrk_r>
 800deb4:	3001      	adds	r0, #1
 800deb6:	d1f2      	bne.n	800de9e <sbrk_aligned+0x22>
 800deb8:	e7ef      	b.n	800de9a <sbrk_aligned+0x1e>
 800deba:	bf00      	nop
 800debc:	200021e4 	.word	0x200021e4

0800dec0 <_malloc_r>:
 800dec0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dec4:	1ccd      	adds	r5, r1, #3
 800dec6:	f025 0503 	bic.w	r5, r5, #3
 800deca:	3508      	adds	r5, #8
 800decc:	2d0c      	cmp	r5, #12
 800dece:	bf38      	it	cc
 800ded0:	250c      	movcc	r5, #12
 800ded2:	2d00      	cmp	r5, #0
 800ded4:	4606      	mov	r6, r0
 800ded6:	db01      	blt.n	800dedc <_malloc_r+0x1c>
 800ded8:	42a9      	cmp	r1, r5
 800deda:	d904      	bls.n	800dee6 <_malloc_r+0x26>
 800dedc:	230c      	movs	r3, #12
 800dede:	6033      	str	r3, [r6, #0]
 800dee0:	2000      	movs	r0, #0
 800dee2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dee6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800dfbc <_malloc_r+0xfc>
 800deea:	f000 f869 	bl	800dfc0 <__malloc_lock>
 800deee:	f8d8 3000 	ldr.w	r3, [r8]
 800def2:	461c      	mov	r4, r3
 800def4:	bb44      	cbnz	r4, 800df48 <_malloc_r+0x88>
 800def6:	4629      	mov	r1, r5
 800def8:	4630      	mov	r0, r6
 800defa:	f7ff ffbf 	bl	800de7c <sbrk_aligned>
 800defe:	1c43      	adds	r3, r0, #1
 800df00:	4604      	mov	r4, r0
 800df02:	d158      	bne.n	800dfb6 <_malloc_r+0xf6>
 800df04:	f8d8 4000 	ldr.w	r4, [r8]
 800df08:	4627      	mov	r7, r4
 800df0a:	2f00      	cmp	r7, #0
 800df0c:	d143      	bne.n	800df96 <_malloc_r+0xd6>
 800df0e:	2c00      	cmp	r4, #0
 800df10:	d04b      	beq.n	800dfaa <_malloc_r+0xea>
 800df12:	6823      	ldr	r3, [r4, #0]
 800df14:	4639      	mov	r1, r7
 800df16:	4630      	mov	r0, r6
 800df18:	eb04 0903 	add.w	r9, r4, r3
 800df1c:	f000 ffba 	bl	800ee94 <_sbrk_r>
 800df20:	4581      	cmp	r9, r0
 800df22:	d142      	bne.n	800dfaa <_malloc_r+0xea>
 800df24:	6821      	ldr	r1, [r4, #0]
 800df26:	1a6d      	subs	r5, r5, r1
 800df28:	4629      	mov	r1, r5
 800df2a:	4630      	mov	r0, r6
 800df2c:	f7ff ffa6 	bl	800de7c <sbrk_aligned>
 800df30:	3001      	adds	r0, #1
 800df32:	d03a      	beq.n	800dfaa <_malloc_r+0xea>
 800df34:	6823      	ldr	r3, [r4, #0]
 800df36:	442b      	add	r3, r5
 800df38:	6023      	str	r3, [r4, #0]
 800df3a:	f8d8 3000 	ldr.w	r3, [r8]
 800df3e:	685a      	ldr	r2, [r3, #4]
 800df40:	bb62      	cbnz	r2, 800df9c <_malloc_r+0xdc>
 800df42:	f8c8 7000 	str.w	r7, [r8]
 800df46:	e00f      	b.n	800df68 <_malloc_r+0xa8>
 800df48:	6822      	ldr	r2, [r4, #0]
 800df4a:	1b52      	subs	r2, r2, r5
 800df4c:	d420      	bmi.n	800df90 <_malloc_r+0xd0>
 800df4e:	2a0b      	cmp	r2, #11
 800df50:	d917      	bls.n	800df82 <_malloc_r+0xc2>
 800df52:	1961      	adds	r1, r4, r5
 800df54:	42a3      	cmp	r3, r4
 800df56:	6025      	str	r5, [r4, #0]
 800df58:	bf18      	it	ne
 800df5a:	6059      	strne	r1, [r3, #4]
 800df5c:	6863      	ldr	r3, [r4, #4]
 800df5e:	bf08      	it	eq
 800df60:	f8c8 1000 	streq.w	r1, [r8]
 800df64:	5162      	str	r2, [r4, r5]
 800df66:	604b      	str	r3, [r1, #4]
 800df68:	4630      	mov	r0, r6
 800df6a:	f000 f82f 	bl	800dfcc <__malloc_unlock>
 800df6e:	f104 000b 	add.w	r0, r4, #11
 800df72:	1d23      	adds	r3, r4, #4
 800df74:	f020 0007 	bic.w	r0, r0, #7
 800df78:	1ac2      	subs	r2, r0, r3
 800df7a:	bf1c      	itt	ne
 800df7c:	1a1b      	subne	r3, r3, r0
 800df7e:	50a3      	strne	r3, [r4, r2]
 800df80:	e7af      	b.n	800dee2 <_malloc_r+0x22>
 800df82:	6862      	ldr	r2, [r4, #4]
 800df84:	42a3      	cmp	r3, r4
 800df86:	bf0c      	ite	eq
 800df88:	f8c8 2000 	streq.w	r2, [r8]
 800df8c:	605a      	strne	r2, [r3, #4]
 800df8e:	e7eb      	b.n	800df68 <_malloc_r+0xa8>
 800df90:	4623      	mov	r3, r4
 800df92:	6864      	ldr	r4, [r4, #4]
 800df94:	e7ae      	b.n	800def4 <_malloc_r+0x34>
 800df96:	463c      	mov	r4, r7
 800df98:	687f      	ldr	r7, [r7, #4]
 800df9a:	e7b6      	b.n	800df0a <_malloc_r+0x4a>
 800df9c:	461a      	mov	r2, r3
 800df9e:	685b      	ldr	r3, [r3, #4]
 800dfa0:	42a3      	cmp	r3, r4
 800dfa2:	d1fb      	bne.n	800df9c <_malloc_r+0xdc>
 800dfa4:	2300      	movs	r3, #0
 800dfa6:	6053      	str	r3, [r2, #4]
 800dfa8:	e7de      	b.n	800df68 <_malloc_r+0xa8>
 800dfaa:	230c      	movs	r3, #12
 800dfac:	6033      	str	r3, [r6, #0]
 800dfae:	4630      	mov	r0, r6
 800dfb0:	f000 f80c 	bl	800dfcc <__malloc_unlock>
 800dfb4:	e794      	b.n	800dee0 <_malloc_r+0x20>
 800dfb6:	6005      	str	r5, [r0, #0]
 800dfb8:	e7d6      	b.n	800df68 <_malloc_r+0xa8>
 800dfba:	bf00      	nop
 800dfbc:	200021e8 	.word	0x200021e8

0800dfc0 <__malloc_lock>:
 800dfc0:	4801      	ldr	r0, [pc, #4]	@ (800dfc8 <__malloc_lock+0x8>)
 800dfc2:	f7ff b89e 	b.w	800d102 <__retarget_lock_acquire_recursive>
 800dfc6:	bf00      	nop
 800dfc8:	200021e0 	.word	0x200021e0

0800dfcc <__malloc_unlock>:
 800dfcc:	4801      	ldr	r0, [pc, #4]	@ (800dfd4 <__malloc_unlock+0x8>)
 800dfce:	f7ff b899 	b.w	800d104 <__retarget_lock_release_recursive>
 800dfd2:	bf00      	nop
 800dfd4:	200021e0 	.word	0x200021e0

0800dfd8 <_Balloc>:
 800dfd8:	b570      	push	{r4, r5, r6, lr}
 800dfda:	69c6      	ldr	r6, [r0, #28]
 800dfdc:	4604      	mov	r4, r0
 800dfde:	460d      	mov	r5, r1
 800dfe0:	b976      	cbnz	r6, 800e000 <_Balloc+0x28>
 800dfe2:	2010      	movs	r0, #16
 800dfe4:	f7ff ff42 	bl	800de6c <malloc>
 800dfe8:	4602      	mov	r2, r0
 800dfea:	61e0      	str	r0, [r4, #28]
 800dfec:	b920      	cbnz	r0, 800dff8 <_Balloc+0x20>
 800dfee:	4b18      	ldr	r3, [pc, #96]	@ (800e050 <_Balloc+0x78>)
 800dff0:	4818      	ldr	r0, [pc, #96]	@ (800e054 <_Balloc+0x7c>)
 800dff2:	216b      	movs	r1, #107	@ 0x6b
 800dff4:	f000 ff5e 	bl	800eeb4 <__assert_func>
 800dff8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800dffc:	6006      	str	r6, [r0, #0]
 800dffe:	60c6      	str	r6, [r0, #12]
 800e000:	69e6      	ldr	r6, [r4, #28]
 800e002:	68f3      	ldr	r3, [r6, #12]
 800e004:	b183      	cbz	r3, 800e028 <_Balloc+0x50>
 800e006:	69e3      	ldr	r3, [r4, #28]
 800e008:	68db      	ldr	r3, [r3, #12]
 800e00a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e00e:	b9b8      	cbnz	r0, 800e040 <_Balloc+0x68>
 800e010:	2101      	movs	r1, #1
 800e012:	fa01 f605 	lsl.w	r6, r1, r5
 800e016:	1d72      	adds	r2, r6, #5
 800e018:	0092      	lsls	r2, r2, #2
 800e01a:	4620      	mov	r0, r4
 800e01c:	f000 ff68 	bl	800eef0 <_calloc_r>
 800e020:	b160      	cbz	r0, 800e03c <_Balloc+0x64>
 800e022:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800e026:	e00e      	b.n	800e046 <_Balloc+0x6e>
 800e028:	2221      	movs	r2, #33	@ 0x21
 800e02a:	2104      	movs	r1, #4
 800e02c:	4620      	mov	r0, r4
 800e02e:	f000 ff5f 	bl	800eef0 <_calloc_r>
 800e032:	69e3      	ldr	r3, [r4, #28]
 800e034:	60f0      	str	r0, [r6, #12]
 800e036:	68db      	ldr	r3, [r3, #12]
 800e038:	2b00      	cmp	r3, #0
 800e03a:	d1e4      	bne.n	800e006 <_Balloc+0x2e>
 800e03c:	2000      	movs	r0, #0
 800e03e:	bd70      	pop	{r4, r5, r6, pc}
 800e040:	6802      	ldr	r2, [r0, #0]
 800e042:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e046:	2300      	movs	r3, #0
 800e048:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e04c:	e7f7      	b.n	800e03e <_Balloc+0x66>
 800e04e:	bf00      	nop
 800e050:	0800f553 	.word	0x0800f553
 800e054:	0800f5d3 	.word	0x0800f5d3

0800e058 <_Bfree>:
 800e058:	b570      	push	{r4, r5, r6, lr}
 800e05a:	69c6      	ldr	r6, [r0, #28]
 800e05c:	4605      	mov	r5, r0
 800e05e:	460c      	mov	r4, r1
 800e060:	b976      	cbnz	r6, 800e080 <_Bfree+0x28>
 800e062:	2010      	movs	r0, #16
 800e064:	f7ff ff02 	bl	800de6c <malloc>
 800e068:	4602      	mov	r2, r0
 800e06a:	61e8      	str	r0, [r5, #28]
 800e06c:	b920      	cbnz	r0, 800e078 <_Bfree+0x20>
 800e06e:	4b09      	ldr	r3, [pc, #36]	@ (800e094 <_Bfree+0x3c>)
 800e070:	4809      	ldr	r0, [pc, #36]	@ (800e098 <_Bfree+0x40>)
 800e072:	218f      	movs	r1, #143	@ 0x8f
 800e074:	f000 ff1e 	bl	800eeb4 <__assert_func>
 800e078:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e07c:	6006      	str	r6, [r0, #0]
 800e07e:	60c6      	str	r6, [r0, #12]
 800e080:	b13c      	cbz	r4, 800e092 <_Bfree+0x3a>
 800e082:	69eb      	ldr	r3, [r5, #28]
 800e084:	6862      	ldr	r2, [r4, #4]
 800e086:	68db      	ldr	r3, [r3, #12]
 800e088:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e08c:	6021      	str	r1, [r4, #0]
 800e08e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e092:	bd70      	pop	{r4, r5, r6, pc}
 800e094:	0800f553 	.word	0x0800f553
 800e098:	0800f5d3 	.word	0x0800f5d3

0800e09c <__multadd>:
 800e09c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e0a0:	690d      	ldr	r5, [r1, #16]
 800e0a2:	4607      	mov	r7, r0
 800e0a4:	460c      	mov	r4, r1
 800e0a6:	461e      	mov	r6, r3
 800e0a8:	f101 0c14 	add.w	ip, r1, #20
 800e0ac:	2000      	movs	r0, #0
 800e0ae:	f8dc 3000 	ldr.w	r3, [ip]
 800e0b2:	b299      	uxth	r1, r3
 800e0b4:	fb02 6101 	mla	r1, r2, r1, r6
 800e0b8:	0c1e      	lsrs	r6, r3, #16
 800e0ba:	0c0b      	lsrs	r3, r1, #16
 800e0bc:	fb02 3306 	mla	r3, r2, r6, r3
 800e0c0:	b289      	uxth	r1, r1
 800e0c2:	3001      	adds	r0, #1
 800e0c4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800e0c8:	4285      	cmp	r5, r0
 800e0ca:	f84c 1b04 	str.w	r1, [ip], #4
 800e0ce:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e0d2:	dcec      	bgt.n	800e0ae <__multadd+0x12>
 800e0d4:	b30e      	cbz	r6, 800e11a <__multadd+0x7e>
 800e0d6:	68a3      	ldr	r3, [r4, #8]
 800e0d8:	42ab      	cmp	r3, r5
 800e0da:	dc19      	bgt.n	800e110 <__multadd+0x74>
 800e0dc:	6861      	ldr	r1, [r4, #4]
 800e0de:	4638      	mov	r0, r7
 800e0e0:	3101      	adds	r1, #1
 800e0e2:	f7ff ff79 	bl	800dfd8 <_Balloc>
 800e0e6:	4680      	mov	r8, r0
 800e0e8:	b928      	cbnz	r0, 800e0f6 <__multadd+0x5a>
 800e0ea:	4602      	mov	r2, r0
 800e0ec:	4b0c      	ldr	r3, [pc, #48]	@ (800e120 <__multadd+0x84>)
 800e0ee:	480d      	ldr	r0, [pc, #52]	@ (800e124 <__multadd+0x88>)
 800e0f0:	21ba      	movs	r1, #186	@ 0xba
 800e0f2:	f000 fedf 	bl	800eeb4 <__assert_func>
 800e0f6:	6922      	ldr	r2, [r4, #16]
 800e0f8:	3202      	adds	r2, #2
 800e0fa:	f104 010c 	add.w	r1, r4, #12
 800e0fe:	0092      	lsls	r2, r2, #2
 800e100:	300c      	adds	r0, #12
 800e102:	f7ff f800 	bl	800d106 <memcpy>
 800e106:	4621      	mov	r1, r4
 800e108:	4638      	mov	r0, r7
 800e10a:	f7ff ffa5 	bl	800e058 <_Bfree>
 800e10e:	4644      	mov	r4, r8
 800e110:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e114:	3501      	adds	r5, #1
 800e116:	615e      	str	r6, [r3, #20]
 800e118:	6125      	str	r5, [r4, #16]
 800e11a:	4620      	mov	r0, r4
 800e11c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e120:	0800f5c2 	.word	0x0800f5c2
 800e124:	0800f5d3 	.word	0x0800f5d3

0800e128 <__hi0bits>:
 800e128:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800e12c:	4603      	mov	r3, r0
 800e12e:	bf36      	itet	cc
 800e130:	0403      	lslcc	r3, r0, #16
 800e132:	2000      	movcs	r0, #0
 800e134:	2010      	movcc	r0, #16
 800e136:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800e13a:	bf3c      	itt	cc
 800e13c:	021b      	lslcc	r3, r3, #8
 800e13e:	3008      	addcc	r0, #8
 800e140:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e144:	bf3c      	itt	cc
 800e146:	011b      	lslcc	r3, r3, #4
 800e148:	3004      	addcc	r0, #4
 800e14a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e14e:	bf3c      	itt	cc
 800e150:	009b      	lslcc	r3, r3, #2
 800e152:	3002      	addcc	r0, #2
 800e154:	2b00      	cmp	r3, #0
 800e156:	db05      	blt.n	800e164 <__hi0bits+0x3c>
 800e158:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800e15c:	f100 0001 	add.w	r0, r0, #1
 800e160:	bf08      	it	eq
 800e162:	2020      	moveq	r0, #32
 800e164:	4770      	bx	lr

0800e166 <__lo0bits>:
 800e166:	6803      	ldr	r3, [r0, #0]
 800e168:	4602      	mov	r2, r0
 800e16a:	f013 0007 	ands.w	r0, r3, #7
 800e16e:	d00b      	beq.n	800e188 <__lo0bits+0x22>
 800e170:	07d9      	lsls	r1, r3, #31
 800e172:	d421      	bmi.n	800e1b8 <__lo0bits+0x52>
 800e174:	0798      	lsls	r0, r3, #30
 800e176:	bf49      	itett	mi
 800e178:	085b      	lsrmi	r3, r3, #1
 800e17a:	089b      	lsrpl	r3, r3, #2
 800e17c:	2001      	movmi	r0, #1
 800e17e:	6013      	strmi	r3, [r2, #0]
 800e180:	bf5c      	itt	pl
 800e182:	6013      	strpl	r3, [r2, #0]
 800e184:	2002      	movpl	r0, #2
 800e186:	4770      	bx	lr
 800e188:	b299      	uxth	r1, r3
 800e18a:	b909      	cbnz	r1, 800e190 <__lo0bits+0x2a>
 800e18c:	0c1b      	lsrs	r3, r3, #16
 800e18e:	2010      	movs	r0, #16
 800e190:	b2d9      	uxtb	r1, r3
 800e192:	b909      	cbnz	r1, 800e198 <__lo0bits+0x32>
 800e194:	3008      	adds	r0, #8
 800e196:	0a1b      	lsrs	r3, r3, #8
 800e198:	0719      	lsls	r1, r3, #28
 800e19a:	bf04      	itt	eq
 800e19c:	091b      	lsreq	r3, r3, #4
 800e19e:	3004      	addeq	r0, #4
 800e1a0:	0799      	lsls	r1, r3, #30
 800e1a2:	bf04      	itt	eq
 800e1a4:	089b      	lsreq	r3, r3, #2
 800e1a6:	3002      	addeq	r0, #2
 800e1a8:	07d9      	lsls	r1, r3, #31
 800e1aa:	d403      	bmi.n	800e1b4 <__lo0bits+0x4e>
 800e1ac:	085b      	lsrs	r3, r3, #1
 800e1ae:	f100 0001 	add.w	r0, r0, #1
 800e1b2:	d003      	beq.n	800e1bc <__lo0bits+0x56>
 800e1b4:	6013      	str	r3, [r2, #0]
 800e1b6:	4770      	bx	lr
 800e1b8:	2000      	movs	r0, #0
 800e1ba:	4770      	bx	lr
 800e1bc:	2020      	movs	r0, #32
 800e1be:	4770      	bx	lr

0800e1c0 <__i2b>:
 800e1c0:	b510      	push	{r4, lr}
 800e1c2:	460c      	mov	r4, r1
 800e1c4:	2101      	movs	r1, #1
 800e1c6:	f7ff ff07 	bl	800dfd8 <_Balloc>
 800e1ca:	4602      	mov	r2, r0
 800e1cc:	b928      	cbnz	r0, 800e1da <__i2b+0x1a>
 800e1ce:	4b05      	ldr	r3, [pc, #20]	@ (800e1e4 <__i2b+0x24>)
 800e1d0:	4805      	ldr	r0, [pc, #20]	@ (800e1e8 <__i2b+0x28>)
 800e1d2:	f240 1145 	movw	r1, #325	@ 0x145
 800e1d6:	f000 fe6d 	bl	800eeb4 <__assert_func>
 800e1da:	2301      	movs	r3, #1
 800e1dc:	6144      	str	r4, [r0, #20]
 800e1de:	6103      	str	r3, [r0, #16]
 800e1e0:	bd10      	pop	{r4, pc}
 800e1e2:	bf00      	nop
 800e1e4:	0800f5c2 	.word	0x0800f5c2
 800e1e8:	0800f5d3 	.word	0x0800f5d3

0800e1ec <__multiply>:
 800e1ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e1f0:	4617      	mov	r7, r2
 800e1f2:	690a      	ldr	r2, [r1, #16]
 800e1f4:	693b      	ldr	r3, [r7, #16]
 800e1f6:	429a      	cmp	r2, r3
 800e1f8:	bfa8      	it	ge
 800e1fa:	463b      	movge	r3, r7
 800e1fc:	4689      	mov	r9, r1
 800e1fe:	bfa4      	itt	ge
 800e200:	460f      	movge	r7, r1
 800e202:	4699      	movge	r9, r3
 800e204:	693d      	ldr	r5, [r7, #16]
 800e206:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800e20a:	68bb      	ldr	r3, [r7, #8]
 800e20c:	6879      	ldr	r1, [r7, #4]
 800e20e:	eb05 060a 	add.w	r6, r5, sl
 800e212:	42b3      	cmp	r3, r6
 800e214:	b085      	sub	sp, #20
 800e216:	bfb8      	it	lt
 800e218:	3101      	addlt	r1, #1
 800e21a:	f7ff fedd 	bl	800dfd8 <_Balloc>
 800e21e:	b930      	cbnz	r0, 800e22e <__multiply+0x42>
 800e220:	4602      	mov	r2, r0
 800e222:	4b41      	ldr	r3, [pc, #260]	@ (800e328 <__multiply+0x13c>)
 800e224:	4841      	ldr	r0, [pc, #260]	@ (800e32c <__multiply+0x140>)
 800e226:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800e22a:	f000 fe43 	bl	800eeb4 <__assert_func>
 800e22e:	f100 0414 	add.w	r4, r0, #20
 800e232:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800e236:	4623      	mov	r3, r4
 800e238:	2200      	movs	r2, #0
 800e23a:	4573      	cmp	r3, lr
 800e23c:	d320      	bcc.n	800e280 <__multiply+0x94>
 800e23e:	f107 0814 	add.w	r8, r7, #20
 800e242:	f109 0114 	add.w	r1, r9, #20
 800e246:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800e24a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800e24e:	9302      	str	r3, [sp, #8]
 800e250:	1beb      	subs	r3, r5, r7
 800e252:	3b15      	subs	r3, #21
 800e254:	f023 0303 	bic.w	r3, r3, #3
 800e258:	3304      	adds	r3, #4
 800e25a:	3715      	adds	r7, #21
 800e25c:	42bd      	cmp	r5, r7
 800e25e:	bf38      	it	cc
 800e260:	2304      	movcc	r3, #4
 800e262:	9301      	str	r3, [sp, #4]
 800e264:	9b02      	ldr	r3, [sp, #8]
 800e266:	9103      	str	r1, [sp, #12]
 800e268:	428b      	cmp	r3, r1
 800e26a:	d80c      	bhi.n	800e286 <__multiply+0x9a>
 800e26c:	2e00      	cmp	r6, #0
 800e26e:	dd03      	ble.n	800e278 <__multiply+0x8c>
 800e270:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800e274:	2b00      	cmp	r3, #0
 800e276:	d055      	beq.n	800e324 <__multiply+0x138>
 800e278:	6106      	str	r6, [r0, #16]
 800e27a:	b005      	add	sp, #20
 800e27c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e280:	f843 2b04 	str.w	r2, [r3], #4
 800e284:	e7d9      	b.n	800e23a <__multiply+0x4e>
 800e286:	f8b1 a000 	ldrh.w	sl, [r1]
 800e28a:	f1ba 0f00 	cmp.w	sl, #0
 800e28e:	d01f      	beq.n	800e2d0 <__multiply+0xe4>
 800e290:	46c4      	mov	ip, r8
 800e292:	46a1      	mov	r9, r4
 800e294:	2700      	movs	r7, #0
 800e296:	f85c 2b04 	ldr.w	r2, [ip], #4
 800e29a:	f8d9 3000 	ldr.w	r3, [r9]
 800e29e:	fa1f fb82 	uxth.w	fp, r2
 800e2a2:	b29b      	uxth	r3, r3
 800e2a4:	fb0a 330b 	mla	r3, sl, fp, r3
 800e2a8:	443b      	add	r3, r7
 800e2aa:	f8d9 7000 	ldr.w	r7, [r9]
 800e2ae:	0c12      	lsrs	r2, r2, #16
 800e2b0:	0c3f      	lsrs	r7, r7, #16
 800e2b2:	fb0a 7202 	mla	r2, sl, r2, r7
 800e2b6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800e2ba:	b29b      	uxth	r3, r3
 800e2bc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e2c0:	4565      	cmp	r5, ip
 800e2c2:	f849 3b04 	str.w	r3, [r9], #4
 800e2c6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800e2ca:	d8e4      	bhi.n	800e296 <__multiply+0xaa>
 800e2cc:	9b01      	ldr	r3, [sp, #4]
 800e2ce:	50e7      	str	r7, [r4, r3]
 800e2d0:	9b03      	ldr	r3, [sp, #12]
 800e2d2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800e2d6:	3104      	adds	r1, #4
 800e2d8:	f1b9 0f00 	cmp.w	r9, #0
 800e2dc:	d020      	beq.n	800e320 <__multiply+0x134>
 800e2de:	6823      	ldr	r3, [r4, #0]
 800e2e0:	4647      	mov	r7, r8
 800e2e2:	46a4      	mov	ip, r4
 800e2e4:	f04f 0a00 	mov.w	sl, #0
 800e2e8:	f8b7 b000 	ldrh.w	fp, [r7]
 800e2ec:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800e2f0:	fb09 220b 	mla	r2, r9, fp, r2
 800e2f4:	4452      	add	r2, sl
 800e2f6:	b29b      	uxth	r3, r3
 800e2f8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e2fc:	f84c 3b04 	str.w	r3, [ip], #4
 800e300:	f857 3b04 	ldr.w	r3, [r7], #4
 800e304:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e308:	f8bc 3000 	ldrh.w	r3, [ip]
 800e30c:	fb09 330a 	mla	r3, r9, sl, r3
 800e310:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800e314:	42bd      	cmp	r5, r7
 800e316:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e31a:	d8e5      	bhi.n	800e2e8 <__multiply+0xfc>
 800e31c:	9a01      	ldr	r2, [sp, #4]
 800e31e:	50a3      	str	r3, [r4, r2]
 800e320:	3404      	adds	r4, #4
 800e322:	e79f      	b.n	800e264 <__multiply+0x78>
 800e324:	3e01      	subs	r6, #1
 800e326:	e7a1      	b.n	800e26c <__multiply+0x80>
 800e328:	0800f5c2 	.word	0x0800f5c2
 800e32c:	0800f5d3 	.word	0x0800f5d3

0800e330 <__pow5mult>:
 800e330:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e334:	4615      	mov	r5, r2
 800e336:	f012 0203 	ands.w	r2, r2, #3
 800e33a:	4607      	mov	r7, r0
 800e33c:	460e      	mov	r6, r1
 800e33e:	d007      	beq.n	800e350 <__pow5mult+0x20>
 800e340:	4c25      	ldr	r4, [pc, #148]	@ (800e3d8 <__pow5mult+0xa8>)
 800e342:	3a01      	subs	r2, #1
 800e344:	2300      	movs	r3, #0
 800e346:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e34a:	f7ff fea7 	bl	800e09c <__multadd>
 800e34e:	4606      	mov	r6, r0
 800e350:	10ad      	asrs	r5, r5, #2
 800e352:	d03d      	beq.n	800e3d0 <__pow5mult+0xa0>
 800e354:	69fc      	ldr	r4, [r7, #28]
 800e356:	b97c      	cbnz	r4, 800e378 <__pow5mult+0x48>
 800e358:	2010      	movs	r0, #16
 800e35a:	f7ff fd87 	bl	800de6c <malloc>
 800e35e:	4602      	mov	r2, r0
 800e360:	61f8      	str	r0, [r7, #28]
 800e362:	b928      	cbnz	r0, 800e370 <__pow5mult+0x40>
 800e364:	4b1d      	ldr	r3, [pc, #116]	@ (800e3dc <__pow5mult+0xac>)
 800e366:	481e      	ldr	r0, [pc, #120]	@ (800e3e0 <__pow5mult+0xb0>)
 800e368:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800e36c:	f000 fda2 	bl	800eeb4 <__assert_func>
 800e370:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e374:	6004      	str	r4, [r0, #0]
 800e376:	60c4      	str	r4, [r0, #12]
 800e378:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800e37c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e380:	b94c      	cbnz	r4, 800e396 <__pow5mult+0x66>
 800e382:	f240 2171 	movw	r1, #625	@ 0x271
 800e386:	4638      	mov	r0, r7
 800e388:	f7ff ff1a 	bl	800e1c0 <__i2b>
 800e38c:	2300      	movs	r3, #0
 800e38e:	f8c8 0008 	str.w	r0, [r8, #8]
 800e392:	4604      	mov	r4, r0
 800e394:	6003      	str	r3, [r0, #0]
 800e396:	f04f 0900 	mov.w	r9, #0
 800e39a:	07eb      	lsls	r3, r5, #31
 800e39c:	d50a      	bpl.n	800e3b4 <__pow5mult+0x84>
 800e39e:	4631      	mov	r1, r6
 800e3a0:	4622      	mov	r2, r4
 800e3a2:	4638      	mov	r0, r7
 800e3a4:	f7ff ff22 	bl	800e1ec <__multiply>
 800e3a8:	4631      	mov	r1, r6
 800e3aa:	4680      	mov	r8, r0
 800e3ac:	4638      	mov	r0, r7
 800e3ae:	f7ff fe53 	bl	800e058 <_Bfree>
 800e3b2:	4646      	mov	r6, r8
 800e3b4:	106d      	asrs	r5, r5, #1
 800e3b6:	d00b      	beq.n	800e3d0 <__pow5mult+0xa0>
 800e3b8:	6820      	ldr	r0, [r4, #0]
 800e3ba:	b938      	cbnz	r0, 800e3cc <__pow5mult+0x9c>
 800e3bc:	4622      	mov	r2, r4
 800e3be:	4621      	mov	r1, r4
 800e3c0:	4638      	mov	r0, r7
 800e3c2:	f7ff ff13 	bl	800e1ec <__multiply>
 800e3c6:	6020      	str	r0, [r4, #0]
 800e3c8:	f8c0 9000 	str.w	r9, [r0]
 800e3cc:	4604      	mov	r4, r0
 800e3ce:	e7e4      	b.n	800e39a <__pow5mult+0x6a>
 800e3d0:	4630      	mov	r0, r6
 800e3d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e3d6:	bf00      	nop
 800e3d8:	0800f684 	.word	0x0800f684
 800e3dc:	0800f553 	.word	0x0800f553
 800e3e0:	0800f5d3 	.word	0x0800f5d3

0800e3e4 <__lshift>:
 800e3e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e3e8:	460c      	mov	r4, r1
 800e3ea:	6849      	ldr	r1, [r1, #4]
 800e3ec:	6923      	ldr	r3, [r4, #16]
 800e3ee:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e3f2:	68a3      	ldr	r3, [r4, #8]
 800e3f4:	4607      	mov	r7, r0
 800e3f6:	4691      	mov	r9, r2
 800e3f8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e3fc:	f108 0601 	add.w	r6, r8, #1
 800e400:	42b3      	cmp	r3, r6
 800e402:	db0b      	blt.n	800e41c <__lshift+0x38>
 800e404:	4638      	mov	r0, r7
 800e406:	f7ff fde7 	bl	800dfd8 <_Balloc>
 800e40a:	4605      	mov	r5, r0
 800e40c:	b948      	cbnz	r0, 800e422 <__lshift+0x3e>
 800e40e:	4602      	mov	r2, r0
 800e410:	4b28      	ldr	r3, [pc, #160]	@ (800e4b4 <__lshift+0xd0>)
 800e412:	4829      	ldr	r0, [pc, #164]	@ (800e4b8 <__lshift+0xd4>)
 800e414:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800e418:	f000 fd4c 	bl	800eeb4 <__assert_func>
 800e41c:	3101      	adds	r1, #1
 800e41e:	005b      	lsls	r3, r3, #1
 800e420:	e7ee      	b.n	800e400 <__lshift+0x1c>
 800e422:	2300      	movs	r3, #0
 800e424:	f100 0114 	add.w	r1, r0, #20
 800e428:	f100 0210 	add.w	r2, r0, #16
 800e42c:	4618      	mov	r0, r3
 800e42e:	4553      	cmp	r3, sl
 800e430:	db33      	blt.n	800e49a <__lshift+0xb6>
 800e432:	6920      	ldr	r0, [r4, #16]
 800e434:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e438:	f104 0314 	add.w	r3, r4, #20
 800e43c:	f019 091f 	ands.w	r9, r9, #31
 800e440:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e444:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800e448:	d02b      	beq.n	800e4a2 <__lshift+0xbe>
 800e44a:	f1c9 0e20 	rsb	lr, r9, #32
 800e44e:	468a      	mov	sl, r1
 800e450:	2200      	movs	r2, #0
 800e452:	6818      	ldr	r0, [r3, #0]
 800e454:	fa00 f009 	lsl.w	r0, r0, r9
 800e458:	4310      	orrs	r0, r2
 800e45a:	f84a 0b04 	str.w	r0, [sl], #4
 800e45e:	f853 2b04 	ldr.w	r2, [r3], #4
 800e462:	459c      	cmp	ip, r3
 800e464:	fa22 f20e 	lsr.w	r2, r2, lr
 800e468:	d8f3      	bhi.n	800e452 <__lshift+0x6e>
 800e46a:	ebac 0304 	sub.w	r3, ip, r4
 800e46e:	3b15      	subs	r3, #21
 800e470:	f023 0303 	bic.w	r3, r3, #3
 800e474:	3304      	adds	r3, #4
 800e476:	f104 0015 	add.w	r0, r4, #21
 800e47a:	4560      	cmp	r0, ip
 800e47c:	bf88      	it	hi
 800e47e:	2304      	movhi	r3, #4
 800e480:	50ca      	str	r2, [r1, r3]
 800e482:	b10a      	cbz	r2, 800e488 <__lshift+0xa4>
 800e484:	f108 0602 	add.w	r6, r8, #2
 800e488:	3e01      	subs	r6, #1
 800e48a:	4638      	mov	r0, r7
 800e48c:	612e      	str	r6, [r5, #16]
 800e48e:	4621      	mov	r1, r4
 800e490:	f7ff fde2 	bl	800e058 <_Bfree>
 800e494:	4628      	mov	r0, r5
 800e496:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e49a:	f842 0f04 	str.w	r0, [r2, #4]!
 800e49e:	3301      	adds	r3, #1
 800e4a0:	e7c5      	b.n	800e42e <__lshift+0x4a>
 800e4a2:	3904      	subs	r1, #4
 800e4a4:	f853 2b04 	ldr.w	r2, [r3], #4
 800e4a8:	f841 2f04 	str.w	r2, [r1, #4]!
 800e4ac:	459c      	cmp	ip, r3
 800e4ae:	d8f9      	bhi.n	800e4a4 <__lshift+0xc0>
 800e4b0:	e7ea      	b.n	800e488 <__lshift+0xa4>
 800e4b2:	bf00      	nop
 800e4b4:	0800f5c2 	.word	0x0800f5c2
 800e4b8:	0800f5d3 	.word	0x0800f5d3

0800e4bc <__mcmp>:
 800e4bc:	690a      	ldr	r2, [r1, #16]
 800e4be:	4603      	mov	r3, r0
 800e4c0:	6900      	ldr	r0, [r0, #16]
 800e4c2:	1a80      	subs	r0, r0, r2
 800e4c4:	b530      	push	{r4, r5, lr}
 800e4c6:	d10e      	bne.n	800e4e6 <__mcmp+0x2a>
 800e4c8:	3314      	adds	r3, #20
 800e4ca:	3114      	adds	r1, #20
 800e4cc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800e4d0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800e4d4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800e4d8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800e4dc:	4295      	cmp	r5, r2
 800e4de:	d003      	beq.n	800e4e8 <__mcmp+0x2c>
 800e4e0:	d205      	bcs.n	800e4ee <__mcmp+0x32>
 800e4e2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e4e6:	bd30      	pop	{r4, r5, pc}
 800e4e8:	42a3      	cmp	r3, r4
 800e4ea:	d3f3      	bcc.n	800e4d4 <__mcmp+0x18>
 800e4ec:	e7fb      	b.n	800e4e6 <__mcmp+0x2a>
 800e4ee:	2001      	movs	r0, #1
 800e4f0:	e7f9      	b.n	800e4e6 <__mcmp+0x2a>
	...

0800e4f4 <__mdiff>:
 800e4f4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e4f8:	4689      	mov	r9, r1
 800e4fa:	4606      	mov	r6, r0
 800e4fc:	4611      	mov	r1, r2
 800e4fe:	4648      	mov	r0, r9
 800e500:	4614      	mov	r4, r2
 800e502:	f7ff ffdb 	bl	800e4bc <__mcmp>
 800e506:	1e05      	subs	r5, r0, #0
 800e508:	d112      	bne.n	800e530 <__mdiff+0x3c>
 800e50a:	4629      	mov	r1, r5
 800e50c:	4630      	mov	r0, r6
 800e50e:	f7ff fd63 	bl	800dfd8 <_Balloc>
 800e512:	4602      	mov	r2, r0
 800e514:	b928      	cbnz	r0, 800e522 <__mdiff+0x2e>
 800e516:	4b3f      	ldr	r3, [pc, #252]	@ (800e614 <__mdiff+0x120>)
 800e518:	f240 2137 	movw	r1, #567	@ 0x237
 800e51c:	483e      	ldr	r0, [pc, #248]	@ (800e618 <__mdiff+0x124>)
 800e51e:	f000 fcc9 	bl	800eeb4 <__assert_func>
 800e522:	2301      	movs	r3, #1
 800e524:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800e528:	4610      	mov	r0, r2
 800e52a:	b003      	add	sp, #12
 800e52c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e530:	bfbc      	itt	lt
 800e532:	464b      	movlt	r3, r9
 800e534:	46a1      	movlt	r9, r4
 800e536:	4630      	mov	r0, r6
 800e538:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800e53c:	bfba      	itte	lt
 800e53e:	461c      	movlt	r4, r3
 800e540:	2501      	movlt	r5, #1
 800e542:	2500      	movge	r5, #0
 800e544:	f7ff fd48 	bl	800dfd8 <_Balloc>
 800e548:	4602      	mov	r2, r0
 800e54a:	b918      	cbnz	r0, 800e554 <__mdiff+0x60>
 800e54c:	4b31      	ldr	r3, [pc, #196]	@ (800e614 <__mdiff+0x120>)
 800e54e:	f240 2145 	movw	r1, #581	@ 0x245
 800e552:	e7e3      	b.n	800e51c <__mdiff+0x28>
 800e554:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800e558:	6926      	ldr	r6, [r4, #16]
 800e55a:	60c5      	str	r5, [r0, #12]
 800e55c:	f109 0310 	add.w	r3, r9, #16
 800e560:	f109 0514 	add.w	r5, r9, #20
 800e564:	f104 0e14 	add.w	lr, r4, #20
 800e568:	f100 0b14 	add.w	fp, r0, #20
 800e56c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800e570:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800e574:	9301      	str	r3, [sp, #4]
 800e576:	46d9      	mov	r9, fp
 800e578:	f04f 0c00 	mov.w	ip, #0
 800e57c:	9b01      	ldr	r3, [sp, #4]
 800e57e:	f85e 0b04 	ldr.w	r0, [lr], #4
 800e582:	f853 af04 	ldr.w	sl, [r3, #4]!
 800e586:	9301      	str	r3, [sp, #4]
 800e588:	fa1f f38a 	uxth.w	r3, sl
 800e58c:	4619      	mov	r1, r3
 800e58e:	b283      	uxth	r3, r0
 800e590:	1acb      	subs	r3, r1, r3
 800e592:	0c00      	lsrs	r0, r0, #16
 800e594:	4463      	add	r3, ip
 800e596:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800e59a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800e59e:	b29b      	uxth	r3, r3
 800e5a0:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800e5a4:	4576      	cmp	r6, lr
 800e5a6:	f849 3b04 	str.w	r3, [r9], #4
 800e5aa:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e5ae:	d8e5      	bhi.n	800e57c <__mdiff+0x88>
 800e5b0:	1b33      	subs	r3, r6, r4
 800e5b2:	3b15      	subs	r3, #21
 800e5b4:	f023 0303 	bic.w	r3, r3, #3
 800e5b8:	3415      	adds	r4, #21
 800e5ba:	3304      	adds	r3, #4
 800e5bc:	42a6      	cmp	r6, r4
 800e5be:	bf38      	it	cc
 800e5c0:	2304      	movcc	r3, #4
 800e5c2:	441d      	add	r5, r3
 800e5c4:	445b      	add	r3, fp
 800e5c6:	461e      	mov	r6, r3
 800e5c8:	462c      	mov	r4, r5
 800e5ca:	4544      	cmp	r4, r8
 800e5cc:	d30e      	bcc.n	800e5ec <__mdiff+0xf8>
 800e5ce:	f108 0103 	add.w	r1, r8, #3
 800e5d2:	1b49      	subs	r1, r1, r5
 800e5d4:	f021 0103 	bic.w	r1, r1, #3
 800e5d8:	3d03      	subs	r5, #3
 800e5da:	45a8      	cmp	r8, r5
 800e5dc:	bf38      	it	cc
 800e5de:	2100      	movcc	r1, #0
 800e5e0:	440b      	add	r3, r1
 800e5e2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800e5e6:	b191      	cbz	r1, 800e60e <__mdiff+0x11a>
 800e5e8:	6117      	str	r7, [r2, #16]
 800e5ea:	e79d      	b.n	800e528 <__mdiff+0x34>
 800e5ec:	f854 1b04 	ldr.w	r1, [r4], #4
 800e5f0:	46e6      	mov	lr, ip
 800e5f2:	0c08      	lsrs	r0, r1, #16
 800e5f4:	fa1c fc81 	uxtah	ip, ip, r1
 800e5f8:	4471      	add	r1, lr
 800e5fa:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800e5fe:	b289      	uxth	r1, r1
 800e600:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800e604:	f846 1b04 	str.w	r1, [r6], #4
 800e608:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e60c:	e7dd      	b.n	800e5ca <__mdiff+0xd6>
 800e60e:	3f01      	subs	r7, #1
 800e610:	e7e7      	b.n	800e5e2 <__mdiff+0xee>
 800e612:	bf00      	nop
 800e614:	0800f5c2 	.word	0x0800f5c2
 800e618:	0800f5d3 	.word	0x0800f5d3

0800e61c <__d2b>:
 800e61c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e620:	460f      	mov	r7, r1
 800e622:	2101      	movs	r1, #1
 800e624:	ec59 8b10 	vmov	r8, r9, d0
 800e628:	4616      	mov	r6, r2
 800e62a:	f7ff fcd5 	bl	800dfd8 <_Balloc>
 800e62e:	4604      	mov	r4, r0
 800e630:	b930      	cbnz	r0, 800e640 <__d2b+0x24>
 800e632:	4602      	mov	r2, r0
 800e634:	4b23      	ldr	r3, [pc, #140]	@ (800e6c4 <__d2b+0xa8>)
 800e636:	4824      	ldr	r0, [pc, #144]	@ (800e6c8 <__d2b+0xac>)
 800e638:	f240 310f 	movw	r1, #783	@ 0x30f
 800e63c:	f000 fc3a 	bl	800eeb4 <__assert_func>
 800e640:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800e644:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e648:	b10d      	cbz	r5, 800e64e <__d2b+0x32>
 800e64a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e64e:	9301      	str	r3, [sp, #4]
 800e650:	f1b8 0300 	subs.w	r3, r8, #0
 800e654:	d023      	beq.n	800e69e <__d2b+0x82>
 800e656:	4668      	mov	r0, sp
 800e658:	9300      	str	r3, [sp, #0]
 800e65a:	f7ff fd84 	bl	800e166 <__lo0bits>
 800e65e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800e662:	b1d0      	cbz	r0, 800e69a <__d2b+0x7e>
 800e664:	f1c0 0320 	rsb	r3, r0, #32
 800e668:	fa02 f303 	lsl.w	r3, r2, r3
 800e66c:	430b      	orrs	r3, r1
 800e66e:	40c2      	lsrs	r2, r0
 800e670:	6163      	str	r3, [r4, #20]
 800e672:	9201      	str	r2, [sp, #4]
 800e674:	9b01      	ldr	r3, [sp, #4]
 800e676:	61a3      	str	r3, [r4, #24]
 800e678:	2b00      	cmp	r3, #0
 800e67a:	bf0c      	ite	eq
 800e67c:	2201      	moveq	r2, #1
 800e67e:	2202      	movne	r2, #2
 800e680:	6122      	str	r2, [r4, #16]
 800e682:	b1a5      	cbz	r5, 800e6ae <__d2b+0x92>
 800e684:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800e688:	4405      	add	r5, r0
 800e68a:	603d      	str	r5, [r7, #0]
 800e68c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800e690:	6030      	str	r0, [r6, #0]
 800e692:	4620      	mov	r0, r4
 800e694:	b003      	add	sp, #12
 800e696:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e69a:	6161      	str	r1, [r4, #20]
 800e69c:	e7ea      	b.n	800e674 <__d2b+0x58>
 800e69e:	a801      	add	r0, sp, #4
 800e6a0:	f7ff fd61 	bl	800e166 <__lo0bits>
 800e6a4:	9b01      	ldr	r3, [sp, #4]
 800e6a6:	6163      	str	r3, [r4, #20]
 800e6a8:	3020      	adds	r0, #32
 800e6aa:	2201      	movs	r2, #1
 800e6ac:	e7e8      	b.n	800e680 <__d2b+0x64>
 800e6ae:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800e6b2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800e6b6:	6038      	str	r0, [r7, #0]
 800e6b8:	6918      	ldr	r0, [r3, #16]
 800e6ba:	f7ff fd35 	bl	800e128 <__hi0bits>
 800e6be:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800e6c2:	e7e5      	b.n	800e690 <__d2b+0x74>
 800e6c4:	0800f5c2 	.word	0x0800f5c2
 800e6c8:	0800f5d3 	.word	0x0800f5d3

0800e6cc <__ssputs_r>:
 800e6cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e6d0:	688e      	ldr	r6, [r1, #8]
 800e6d2:	461f      	mov	r7, r3
 800e6d4:	42be      	cmp	r6, r7
 800e6d6:	680b      	ldr	r3, [r1, #0]
 800e6d8:	4682      	mov	sl, r0
 800e6da:	460c      	mov	r4, r1
 800e6dc:	4690      	mov	r8, r2
 800e6de:	d82d      	bhi.n	800e73c <__ssputs_r+0x70>
 800e6e0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e6e4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800e6e8:	d026      	beq.n	800e738 <__ssputs_r+0x6c>
 800e6ea:	6965      	ldr	r5, [r4, #20]
 800e6ec:	6909      	ldr	r1, [r1, #16]
 800e6ee:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e6f2:	eba3 0901 	sub.w	r9, r3, r1
 800e6f6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e6fa:	1c7b      	adds	r3, r7, #1
 800e6fc:	444b      	add	r3, r9
 800e6fe:	106d      	asrs	r5, r5, #1
 800e700:	429d      	cmp	r5, r3
 800e702:	bf38      	it	cc
 800e704:	461d      	movcc	r5, r3
 800e706:	0553      	lsls	r3, r2, #21
 800e708:	d527      	bpl.n	800e75a <__ssputs_r+0x8e>
 800e70a:	4629      	mov	r1, r5
 800e70c:	f7ff fbd8 	bl	800dec0 <_malloc_r>
 800e710:	4606      	mov	r6, r0
 800e712:	b360      	cbz	r0, 800e76e <__ssputs_r+0xa2>
 800e714:	6921      	ldr	r1, [r4, #16]
 800e716:	464a      	mov	r2, r9
 800e718:	f7fe fcf5 	bl	800d106 <memcpy>
 800e71c:	89a3      	ldrh	r3, [r4, #12]
 800e71e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800e722:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e726:	81a3      	strh	r3, [r4, #12]
 800e728:	6126      	str	r6, [r4, #16]
 800e72a:	6165      	str	r5, [r4, #20]
 800e72c:	444e      	add	r6, r9
 800e72e:	eba5 0509 	sub.w	r5, r5, r9
 800e732:	6026      	str	r6, [r4, #0]
 800e734:	60a5      	str	r5, [r4, #8]
 800e736:	463e      	mov	r6, r7
 800e738:	42be      	cmp	r6, r7
 800e73a:	d900      	bls.n	800e73e <__ssputs_r+0x72>
 800e73c:	463e      	mov	r6, r7
 800e73e:	6820      	ldr	r0, [r4, #0]
 800e740:	4632      	mov	r2, r6
 800e742:	4641      	mov	r1, r8
 800e744:	f000 fb6a 	bl	800ee1c <memmove>
 800e748:	68a3      	ldr	r3, [r4, #8]
 800e74a:	1b9b      	subs	r3, r3, r6
 800e74c:	60a3      	str	r3, [r4, #8]
 800e74e:	6823      	ldr	r3, [r4, #0]
 800e750:	4433      	add	r3, r6
 800e752:	6023      	str	r3, [r4, #0]
 800e754:	2000      	movs	r0, #0
 800e756:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e75a:	462a      	mov	r2, r5
 800e75c:	f000 fbee 	bl	800ef3c <_realloc_r>
 800e760:	4606      	mov	r6, r0
 800e762:	2800      	cmp	r0, #0
 800e764:	d1e0      	bne.n	800e728 <__ssputs_r+0x5c>
 800e766:	6921      	ldr	r1, [r4, #16]
 800e768:	4650      	mov	r0, sl
 800e76a:	f7ff fb35 	bl	800ddd8 <_free_r>
 800e76e:	230c      	movs	r3, #12
 800e770:	f8ca 3000 	str.w	r3, [sl]
 800e774:	89a3      	ldrh	r3, [r4, #12]
 800e776:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e77a:	81a3      	strh	r3, [r4, #12]
 800e77c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e780:	e7e9      	b.n	800e756 <__ssputs_r+0x8a>
	...

0800e784 <_svfiprintf_r>:
 800e784:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e788:	4698      	mov	r8, r3
 800e78a:	898b      	ldrh	r3, [r1, #12]
 800e78c:	061b      	lsls	r3, r3, #24
 800e78e:	b09d      	sub	sp, #116	@ 0x74
 800e790:	4607      	mov	r7, r0
 800e792:	460d      	mov	r5, r1
 800e794:	4614      	mov	r4, r2
 800e796:	d510      	bpl.n	800e7ba <_svfiprintf_r+0x36>
 800e798:	690b      	ldr	r3, [r1, #16]
 800e79a:	b973      	cbnz	r3, 800e7ba <_svfiprintf_r+0x36>
 800e79c:	2140      	movs	r1, #64	@ 0x40
 800e79e:	f7ff fb8f 	bl	800dec0 <_malloc_r>
 800e7a2:	6028      	str	r0, [r5, #0]
 800e7a4:	6128      	str	r0, [r5, #16]
 800e7a6:	b930      	cbnz	r0, 800e7b6 <_svfiprintf_r+0x32>
 800e7a8:	230c      	movs	r3, #12
 800e7aa:	603b      	str	r3, [r7, #0]
 800e7ac:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e7b0:	b01d      	add	sp, #116	@ 0x74
 800e7b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e7b6:	2340      	movs	r3, #64	@ 0x40
 800e7b8:	616b      	str	r3, [r5, #20]
 800e7ba:	2300      	movs	r3, #0
 800e7bc:	9309      	str	r3, [sp, #36]	@ 0x24
 800e7be:	2320      	movs	r3, #32
 800e7c0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e7c4:	f8cd 800c 	str.w	r8, [sp, #12]
 800e7c8:	2330      	movs	r3, #48	@ 0x30
 800e7ca:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800e968 <_svfiprintf_r+0x1e4>
 800e7ce:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e7d2:	f04f 0901 	mov.w	r9, #1
 800e7d6:	4623      	mov	r3, r4
 800e7d8:	469a      	mov	sl, r3
 800e7da:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e7de:	b10a      	cbz	r2, 800e7e4 <_svfiprintf_r+0x60>
 800e7e0:	2a25      	cmp	r2, #37	@ 0x25
 800e7e2:	d1f9      	bne.n	800e7d8 <_svfiprintf_r+0x54>
 800e7e4:	ebba 0b04 	subs.w	fp, sl, r4
 800e7e8:	d00b      	beq.n	800e802 <_svfiprintf_r+0x7e>
 800e7ea:	465b      	mov	r3, fp
 800e7ec:	4622      	mov	r2, r4
 800e7ee:	4629      	mov	r1, r5
 800e7f0:	4638      	mov	r0, r7
 800e7f2:	f7ff ff6b 	bl	800e6cc <__ssputs_r>
 800e7f6:	3001      	adds	r0, #1
 800e7f8:	f000 80a7 	beq.w	800e94a <_svfiprintf_r+0x1c6>
 800e7fc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e7fe:	445a      	add	r2, fp
 800e800:	9209      	str	r2, [sp, #36]	@ 0x24
 800e802:	f89a 3000 	ldrb.w	r3, [sl]
 800e806:	2b00      	cmp	r3, #0
 800e808:	f000 809f 	beq.w	800e94a <_svfiprintf_r+0x1c6>
 800e80c:	2300      	movs	r3, #0
 800e80e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800e812:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e816:	f10a 0a01 	add.w	sl, sl, #1
 800e81a:	9304      	str	r3, [sp, #16]
 800e81c:	9307      	str	r3, [sp, #28]
 800e81e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e822:	931a      	str	r3, [sp, #104]	@ 0x68
 800e824:	4654      	mov	r4, sl
 800e826:	2205      	movs	r2, #5
 800e828:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e82c:	484e      	ldr	r0, [pc, #312]	@ (800e968 <_svfiprintf_r+0x1e4>)
 800e82e:	f7f1 fcd7 	bl	80001e0 <memchr>
 800e832:	9a04      	ldr	r2, [sp, #16]
 800e834:	b9d8      	cbnz	r0, 800e86e <_svfiprintf_r+0xea>
 800e836:	06d0      	lsls	r0, r2, #27
 800e838:	bf44      	itt	mi
 800e83a:	2320      	movmi	r3, #32
 800e83c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e840:	0711      	lsls	r1, r2, #28
 800e842:	bf44      	itt	mi
 800e844:	232b      	movmi	r3, #43	@ 0x2b
 800e846:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e84a:	f89a 3000 	ldrb.w	r3, [sl]
 800e84e:	2b2a      	cmp	r3, #42	@ 0x2a
 800e850:	d015      	beq.n	800e87e <_svfiprintf_r+0xfa>
 800e852:	9a07      	ldr	r2, [sp, #28]
 800e854:	4654      	mov	r4, sl
 800e856:	2000      	movs	r0, #0
 800e858:	f04f 0c0a 	mov.w	ip, #10
 800e85c:	4621      	mov	r1, r4
 800e85e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e862:	3b30      	subs	r3, #48	@ 0x30
 800e864:	2b09      	cmp	r3, #9
 800e866:	d94b      	bls.n	800e900 <_svfiprintf_r+0x17c>
 800e868:	b1b0      	cbz	r0, 800e898 <_svfiprintf_r+0x114>
 800e86a:	9207      	str	r2, [sp, #28]
 800e86c:	e014      	b.n	800e898 <_svfiprintf_r+0x114>
 800e86e:	eba0 0308 	sub.w	r3, r0, r8
 800e872:	fa09 f303 	lsl.w	r3, r9, r3
 800e876:	4313      	orrs	r3, r2
 800e878:	9304      	str	r3, [sp, #16]
 800e87a:	46a2      	mov	sl, r4
 800e87c:	e7d2      	b.n	800e824 <_svfiprintf_r+0xa0>
 800e87e:	9b03      	ldr	r3, [sp, #12]
 800e880:	1d19      	adds	r1, r3, #4
 800e882:	681b      	ldr	r3, [r3, #0]
 800e884:	9103      	str	r1, [sp, #12]
 800e886:	2b00      	cmp	r3, #0
 800e888:	bfbb      	ittet	lt
 800e88a:	425b      	neglt	r3, r3
 800e88c:	f042 0202 	orrlt.w	r2, r2, #2
 800e890:	9307      	strge	r3, [sp, #28]
 800e892:	9307      	strlt	r3, [sp, #28]
 800e894:	bfb8      	it	lt
 800e896:	9204      	strlt	r2, [sp, #16]
 800e898:	7823      	ldrb	r3, [r4, #0]
 800e89a:	2b2e      	cmp	r3, #46	@ 0x2e
 800e89c:	d10a      	bne.n	800e8b4 <_svfiprintf_r+0x130>
 800e89e:	7863      	ldrb	r3, [r4, #1]
 800e8a0:	2b2a      	cmp	r3, #42	@ 0x2a
 800e8a2:	d132      	bne.n	800e90a <_svfiprintf_r+0x186>
 800e8a4:	9b03      	ldr	r3, [sp, #12]
 800e8a6:	1d1a      	adds	r2, r3, #4
 800e8a8:	681b      	ldr	r3, [r3, #0]
 800e8aa:	9203      	str	r2, [sp, #12]
 800e8ac:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e8b0:	3402      	adds	r4, #2
 800e8b2:	9305      	str	r3, [sp, #20]
 800e8b4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800e978 <_svfiprintf_r+0x1f4>
 800e8b8:	7821      	ldrb	r1, [r4, #0]
 800e8ba:	2203      	movs	r2, #3
 800e8bc:	4650      	mov	r0, sl
 800e8be:	f7f1 fc8f 	bl	80001e0 <memchr>
 800e8c2:	b138      	cbz	r0, 800e8d4 <_svfiprintf_r+0x150>
 800e8c4:	9b04      	ldr	r3, [sp, #16]
 800e8c6:	eba0 000a 	sub.w	r0, r0, sl
 800e8ca:	2240      	movs	r2, #64	@ 0x40
 800e8cc:	4082      	lsls	r2, r0
 800e8ce:	4313      	orrs	r3, r2
 800e8d0:	3401      	adds	r4, #1
 800e8d2:	9304      	str	r3, [sp, #16]
 800e8d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e8d8:	4824      	ldr	r0, [pc, #144]	@ (800e96c <_svfiprintf_r+0x1e8>)
 800e8da:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e8de:	2206      	movs	r2, #6
 800e8e0:	f7f1 fc7e 	bl	80001e0 <memchr>
 800e8e4:	2800      	cmp	r0, #0
 800e8e6:	d036      	beq.n	800e956 <_svfiprintf_r+0x1d2>
 800e8e8:	4b21      	ldr	r3, [pc, #132]	@ (800e970 <_svfiprintf_r+0x1ec>)
 800e8ea:	bb1b      	cbnz	r3, 800e934 <_svfiprintf_r+0x1b0>
 800e8ec:	9b03      	ldr	r3, [sp, #12]
 800e8ee:	3307      	adds	r3, #7
 800e8f0:	f023 0307 	bic.w	r3, r3, #7
 800e8f4:	3308      	adds	r3, #8
 800e8f6:	9303      	str	r3, [sp, #12]
 800e8f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e8fa:	4433      	add	r3, r6
 800e8fc:	9309      	str	r3, [sp, #36]	@ 0x24
 800e8fe:	e76a      	b.n	800e7d6 <_svfiprintf_r+0x52>
 800e900:	fb0c 3202 	mla	r2, ip, r2, r3
 800e904:	460c      	mov	r4, r1
 800e906:	2001      	movs	r0, #1
 800e908:	e7a8      	b.n	800e85c <_svfiprintf_r+0xd8>
 800e90a:	2300      	movs	r3, #0
 800e90c:	3401      	adds	r4, #1
 800e90e:	9305      	str	r3, [sp, #20]
 800e910:	4619      	mov	r1, r3
 800e912:	f04f 0c0a 	mov.w	ip, #10
 800e916:	4620      	mov	r0, r4
 800e918:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e91c:	3a30      	subs	r2, #48	@ 0x30
 800e91e:	2a09      	cmp	r2, #9
 800e920:	d903      	bls.n	800e92a <_svfiprintf_r+0x1a6>
 800e922:	2b00      	cmp	r3, #0
 800e924:	d0c6      	beq.n	800e8b4 <_svfiprintf_r+0x130>
 800e926:	9105      	str	r1, [sp, #20]
 800e928:	e7c4      	b.n	800e8b4 <_svfiprintf_r+0x130>
 800e92a:	fb0c 2101 	mla	r1, ip, r1, r2
 800e92e:	4604      	mov	r4, r0
 800e930:	2301      	movs	r3, #1
 800e932:	e7f0      	b.n	800e916 <_svfiprintf_r+0x192>
 800e934:	ab03      	add	r3, sp, #12
 800e936:	9300      	str	r3, [sp, #0]
 800e938:	462a      	mov	r2, r5
 800e93a:	4b0e      	ldr	r3, [pc, #56]	@ (800e974 <_svfiprintf_r+0x1f0>)
 800e93c:	a904      	add	r1, sp, #16
 800e93e:	4638      	mov	r0, r7
 800e940:	f7fd fd66 	bl	800c410 <_printf_float>
 800e944:	1c42      	adds	r2, r0, #1
 800e946:	4606      	mov	r6, r0
 800e948:	d1d6      	bne.n	800e8f8 <_svfiprintf_r+0x174>
 800e94a:	89ab      	ldrh	r3, [r5, #12]
 800e94c:	065b      	lsls	r3, r3, #25
 800e94e:	f53f af2d 	bmi.w	800e7ac <_svfiprintf_r+0x28>
 800e952:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e954:	e72c      	b.n	800e7b0 <_svfiprintf_r+0x2c>
 800e956:	ab03      	add	r3, sp, #12
 800e958:	9300      	str	r3, [sp, #0]
 800e95a:	462a      	mov	r2, r5
 800e95c:	4b05      	ldr	r3, [pc, #20]	@ (800e974 <_svfiprintf_r+0x1f0>)
 800e95e:	a904      	add	r1, sp, #16
 800e960:	4638      	mov	r0, r7
 800e962:	f7fd ffed 	bl	800c940 <_printf_i>
 800e966:	e7ed      	b.n	800e944 <_svfiprintf_r+0x1c0>
 800e968:	0800f62c 	.word	0x0800f62c
 800e96c:	0800f636 	.word	0x0800f636
 800e970:	0800c411 	.word	0x0800c411
 800e974:	0800e6cd 	.word	0x0800e6cd
 800e978:	0800f632 	.word	0x0800f632

0800e97c <__sfputc_r>:
 800e97c:	6893      	ldr	r3, [r2, #8]
 800e97e:	3b01      	subs	r3, #1
 800e980:	2b00      	cmp	r3, #0
 800e982:	b410      	push	{r4}
 800e984:	6093      	str	r3, [r2, #8]
 800e986:	da08      	bge.n	800e99a <__sfputc_r+0x1e>
 800e988:	6994      	ldr	r4, [r2, #24]
 800e98a:	42a3      	cmp	r3, r4
 800e98c:	db01      	blt.n	800e992 <__sfputc_r+0x16>
 800e98e:	290a      	cmp	r1, #10
 800e990:	d103      	bne.n	800e99a <__sfputc_r+0x1e>
 800e992:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e996:	f7fe baa3 	b.w	800cee0 <__swbuf_r>
 800e99a:	6813      	ldr	r3, [r2, #0]
 800e99c:	1c58      	adds	r0, r3, #1
 800e99e:	6010      	str	r0, [r2, #0]
 800e9a0:	7019      	strb	r1, [r3, #0]
 800e9a2:	4608      	mov	r0, r1
 800e9a4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e9a8:	4770      	bx	lr

0800e9aa <__sfputs_r>:
 800e9aa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e9ac:	4606      	mov	r6, r0
 800e9ae:	460f      	mov	r7, r1
 800e9b0:	4614      	mov	r4, r2
 800e9b2:	18d5      	adds	r5, r2, r3
 800e9b4:	42ac      	cmp	r4, r5
 800e9b6:	d101      	bne.n	800e9bc <__sfputs_r+0x12>
 800e9b8:	2000      	movs	r0, #0
 800e9ba:	e007      	b.n	800e9cc <__sfputs_r+0x22>
 800e9bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e9c0:	463a      	mov	r2, r7
 800e9c2:	4630      	mov	r0, r6
 800e9c4:	f7ff ffda 	bl	800e97c <__sfputc_r>
 800e9c8:	1c43      	adds	r3, r0, #1
 800e9ca:	d1f3      	bne.n	800e9b4 <__sfputs_r+0xa>
 800e9cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800e9d0 <_vfiprintf_r>:
 800e9d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e9d4:	460d      	mov	r5, r1
 800e9d6:	b09d      	sub	sp, #116	@ 0x74
 800e9d8:	4614      	mov	r4, r2
 800e9da:	4698      	mov	r8, r3
 800e9dc:	4606      	mov	r6, r0
 800e9de:	b118      	cbz	r0, 800e9e8 <_vfiprintf_r+0x18>
 800e9e0:	6a03      	ldr	r3, [r0, #32]
 800e9e2:	b90b      	cbnz	r3, 800e9e8 <_vfiprintf_r+0x18>
 800e9e4:	f7fe f956 	bl	800cc94 <__sinit>
 800e9e8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e9ea:	07d9      	lsls	r1, r3, #31
 800e9ec:	d405      	bmi.n	800e9fa <_vfiprintf_r+0x2a>
 800e9ee:	89ab      	ldrh	r3, [r5, #12]
 800e9f0:	059a      	lsls	r2, r3, #22
 800e9f2:	d402      	bmi.n	800e9fa <_vfiprintf_r+0x2a>
 800e9f4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e9f6:	f7fe fb84 	bl	800d102 <__retarget_lock_acquire_recursive>
 800e9fa:	89ab      	ldrh	r3, [r5, #12]
 800e9fc:	071b      	lsls	r3, r3, #28
 800e9fe:	d501      	bpl.n	800ea04 <_vfiprintf_r+0x34>
 800ea00:	692b      	ldr	r3, [r5, #16]
 800ea02:	b99b      	cbnz	r3, 800ea2c <_vfiprintf_r+0x5c>
 800ea04:	4629      	mov	r1, r5
 800ea06:	4630      	mov	r0, r6
 800ea08:	f7fe faa8 	bl	800cf5c <__swsetup_r>
 800ea0c:	b170      	cbz	r0, 800ea2c <_vfiprintf_r+0x5c>
 800ea0e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ea10:	07dc      	lsls	r4, r3, #31
 800ea12:	d504      	bpl.n	800ea1e <_vfiprintf_r+0x4e>
 800ea14:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ea18:	b01d      	add	sp, #116	@ 0x74
 800ea1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ea1e:	89ab      	ldrh	r3, [r5, #12]
 800ea20:	0598      	lsls	r0, r3, #22
 800ea22:	d4f7      	bmi.n	800ea14 <_vfiprintf_r+0x44>
 800ea24:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ea26:	f7fe fb6d 	bl	800d104 <__retarget_lock_release_recursive>
 800ea2a:	e7f3      	b.n	800ea14 <_vfiprintf_r+0x44>
 800ea2c:	2300      	movs	r3, #0
 800ea2e:	9309      	str	r3, [sp, #36]	@ 0x24
 800ea30:	2320      	movs	r3, #32
 800ea32:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ea36:	f8cd 800c 	str.w	r8, [sp, #12]
 800ea3a:	2330      	movs	r3, #48	@ 0x30
 800ea3c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800ebec <_vfiprintf_r+0x21c>
 800ea40:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ea44:	f04f 0901 	mov.w	r9, #1
 800ea48:	4623      	mov	r3, r4
 800ea4a:	469a      	mov	sl, r3
 800ea4c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ea50:	b10a      	cbz	r2, 800ea56 <_vfiprintf_r+0x86>
 800ea52:	2a25      	cmp	r2, #37	@ 0x25
 800ea54:	d1f9      	bne.n	800ea4a <_vfiprintf_r+0x7a>
 800ea56:	ebba 0b04 	subs.w	fp, sl, r4
 800ea5a:	d00b      	beq.n	800ea74 <_vfiprintf_r+0xa4>
 800ea5c:	465b      	mov	r3, fp
 800ea5e:	4622      	mov	r2, r4
 800ea60:	4629      	mov	r1, r5
 800ea62:	4630      	mov	r0, r6
 800ea64:	f7ff ffa1 	bl	800e9aa <__sfputs_r>
 800ea68:	3001      	adds	r0, #1
 800ea6a:	f000 80a7 	beq.w	800ebbc <_vfiprintf_r+0x1ec>
 800ea6e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ea70:	445a      	add	r2, fp
 800ea72:	9209      	str	r2, [sp, #36]	@ 0x24
 800ea74:	f89a 3000 	ldrb.w	r3, [sl]
 800ea78:	2b00      	cmp	r3, #0
 800ea7a:	f000 809f 	beq.w	800ebbc <_vfiprintf_r+0x1ec>
 800ea7e:	2300      	movs	r3, #0
 800ea80:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800ea84:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ea88:	f10a 0a01 	add.w	sl, sl, #1
 800ea8c:	9304      	str	r3, [sp, #16]
 800ea8e:	9307      	str	r3, [sp, #28]
 800ea90:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ea94:	931a      	str	r3, [sp, #104]	@ 0x68
 800ea96:	4654      	mov	r4, sl
 800ea98:	2205      	movs	r2, #5
 800ea9a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ea9e:	4853      	ldr	r0, [pc, #332]	@ (800ebec <_vfiprintf_r+0x21c>)
 800eaa0:	f7f1 fb9e 	bl	80001e0 <memchr>
 800eaa4:	9a04      	ldr	r2, [sp, #16]
 800eaa6:	b9d8      	cbnz	r0, 800eae0 <_vfiprintf_r+0x110>
 800eaa8:	06d1      	lsls	r1, r2, #27
 800eaaa:	bf44      	itt	mi
 800eaac:	2320      	movmi	r3, #32
 800eaae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800eab2:	0713      	lsls	r3, r2, #28
 800eab4:	bf44      	itt	mi
 800eab6:	232b      	movmi	r3, #43	@ 0x2b
 800eab8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800eabc:	f89a 3000 	ldrb.w	r3, [sl]
 800eac0:	2b2a      	cmp	r3, #42	@ 0x2a
 800eac2:	d015      	beq.n	800eaf0 <_vfiprintf_r+0x120>
 800eac4:	9a07      	ldr	r2, [sp, #28]
 800eac6:	4654      	mov	r4, sl
 800eac8:	2000      	movs	r0, #0
 800eaca:	f04f 0c0a 	mov.w	ip, #10
 800eace:	4621      	mov	r1, r4
 800ead0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ead4:	3b30      	subs	r3, #48	@ 0x30
 800ead6:	2b09      	cmp	r3, #9
 800ead8:	d94b      	bls.n	800eb72 <_vfiprintf_r+0x1a2>
 800eada:	b1b0      	cbz	r0, 800eb0a <_vfiprintf_r+0x13a>
 800eadc:	9207      	str	r2, [sp, #28]
 800eade:	e014      	b.n	800eb0a <_vfiprintf_r+0x13a>
 800eae0:	eba0 0308 	sub.w	r3, r0, r8
 800eae4:	fa09 f303 	lsl.w	r3, r9, r3
 800eae8:	4313      	orrs	r3, r2
 800eaea:	9304      	str	r3, [sp, #16]
 800eaec:	46a2      	mov	sl, r4
 800eaee:	e7d2      	b.n	800ea96 <_vfiprintf_r+0xc6>
 800eaf0:	9b03      	ldr	r3, [sp, #12]
 800eaf2:	1d19      	adds	r1, r3, #4
 800eaf4:	681b      	ldr	r3, [r3, #0]
 800eaf6:	9103      	str	r1, [sp, #12]
 800eaf8:	2b00      	cmp	r3, #0
 800eafa:	bfbb      	ittet	lt
 800eafc:	425b      	neglt	r3, r3
 800eafe:	f042 0202 	orrlt.w	r2, r2, #2
 800eb02:	9307      	strge	r3, [sp, #28]
 800eb04:	9307      	strlt	r3, [sp, #28]
 800eb06:	bfb8      	it	lt
 800eb08:	9204      	strlt	r2, [sp, #16]
 800eb0a:	7823      	ldrb	r3, [r4, #0]
 800eb0c:	2b2e      	cmp	r3, #46	@ 0x2e
 800eb0e:	d10a      	bne.n	800eb26 <_vfiprintf_r+0x156>
 800eb10:	7863      	ldrb	r3, [r4, #1]
 800eb12:	2b2a      	cmp	r3, #42	@ 0x2a
 800eb14:	d132      	bne.n	800eb7c <_vfiprintf_r+0x1ac>
 800eb16:	9b03      	ldr	r3, [sp, #12]
 800eb18:	1d1a      	adds	r2, r3, #4
 800eb1a:	681b      	ldr	r3, [r3, #0]
 800eb1c:	9203      	str	r2, [sp, #12]
 800eb1e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800eb22:	3402      	adds	r4, #2
 800eb24:	9305      	str	r3, [sp, #20]
 800eb26:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800ebfc <_vfiprintf_r+0x22c>
 800eb2a:	7821      	ldrb	r1, [r4, #0]
 800eb2c:	2203      	movs	r2, #3
 800eb2e:	4650      	mov	r0, sl
 800eb30:	f7f1 fb56 	bl	80001e0 <memchr>
 800eb34:	b138      	cbz	r0, 800eb46 <_vfiprintf_r+0x176>
 800eb36:	9b04      	ldr	r3, [sp, #16]
 800eb38:	eba0 000a 	sub.w	r0, r0, sl
 800eb3c:	2240      	movs	r2, #64	@ 0x40
 800eb3e:	4082      	lsls	r2, r0
 800eb40:	4313      	orrs	r3, r2
 800eb42:	3401      	adds	r4, #1
 800eb44:	9304      	str	r3, [sp, #16]
 800eb46:	f814 1b01 	ldrb.w	r1, [r4], #1
 800eb4a:	4829      	ldr	r0, [pc, #164]	@ (800ebf0 <_vfiprintf_r+0x220>)
 800eb4c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800eb50:	2206      	movs	r2, #6
 800eb52:	f7f1 fb45 	bl	80001e0 <memchr>
 800eb56:	2800      	cmp	r0, #0
 800eb58:	d03f      	beq.n	800ebda <_vfiprintf_r+0x20a>
 800eb5a:	4b26      	ldr	r3, [pc, #152]	@ (800ebf4 <_vfiprintf_r+0x224>)
 800eb5c:	bb1b      	cbnz	r3, 800eba6 <_vfiprintf_r+0x1d6>
 800eb5e:	9b03      	ldr	r3, [sp, #12]
 800eb60:	3307      	adds	r3, #7
 800eb62:	f023 0307 	bic.w	r3, r3, #7
 800eb66:	3308      	adds	r3, #8
 800eb68:	9303      	str	r3, [sp, #12]
 800eb6a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800eb6c:	443b      	add	r3, r7
 800eb6e:	9309      	str	r3, [sp, #36]	@ 0x24
 800eb70:	e76a      	b.n	800ea48 <_vfiprintf_r+0x78>
 800eb72:	fb0c 3202 	mla	r2, ip, r2, r3
 800eb76:	460c      	mov	r4, r1
 800eb78:	2001      	movs	r0, #1
 800eb7a:	e7a8      	b.n	800eace <_vfiprintf_r+0xfe>
 800eb7c:	2300      	movs	r3, #0
 800eb7e:	3401      	adds	r4, #1
 800eb80:	9305      	str	r3, [sp, #20]
 800eb82:	4619      	mov	r1, r3
 800eb84:	f04f 0c0a 	mov.w	ip, #10
 800eb88:	4620      	mov	r0, r4
 800eb8a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800eb8e:	3a30      	subs	r2, #48	@ 0x30
 800eb90:	2a09      	cmp	r2, #9
 800eb92:	d903      	bls.n	800eb9c <_vfiprintf_r+0x1cc>
 800eb94:	2b00      	cmp	r3, #0
 800eb96:	d0c6      	beq.n	800eb26 <_vfiprintf_r+0x156>
 800eb98:	9105      	str	r1, [sp, #20]
 800eb9a:	e7c4      	b.n	800eb26 <_vfiprintf_r+0x156>
 800eb9c:	fb0c 2101 	mla	r1, ip, r1, r2
 800eba0:	4604      	mov	r4, r0
 800eba2:	2301      	movs	r3, #1
 800eba4:	e7f0      	b.n	800eb88 <_vfiprintf_r+0x1b8>
 800eba6:	ab03      	add	r3, sp, #12
 800eba8:	9300      	str	r3, [sp, #0]
 800ebaa:	462a      	mov	r2, r5
 800ebac:	4b12      	ldr	r3, [pc, #72]	@ (800ebf8 <_vfiprintf_r+0x228>)
 800ebae:	a904      	add	r1, sp, #16
 800ebb0:	4630      	mov	r0, r6
 800ebb2:	f7fd fc2d 	bl	800c410 <_printf_float>
 800ebb6:	4607      	mov	r7, r0
 800ebb8:	1c78      	adds	r0, r7, #1
 800ebba:	d1d6      	bne.n	800eb6a <_vfiprintf_r+0x19a>
 800ebbc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ebbe:	07d9      	lsls	r1, r3, #31
 800ebc0:	d405      	bmi.n	800ebce <_vfiprintf_r+0x1fe>
 800ebc2:	89ab      	ldrh	r3, [r5, #12]
 800ebc4:	059a      	lsls	r2, r3, #22
 800ebc6:	d402      	bmi.n	800ebce <_vfiprintf_r+0x1fe>
 800ebc8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ebca:	f7fe fa9b 	bl	800d104 <__retarget_lock_release_recursive>
 800ebce:	89ab      	ldrh	r3, [r5, #12]
 800ebd0:	065b      	lsls	r3, r3, #25
 800ebd2:	f53f af1f 	bmi.w	800ea14 <_vfiprintf_r+0x44>
 800ebd6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ebd8:	e71e      	b.n	800ea18 <_vfiprintf_r+0x48>
 800ebda:	ab03      	add	r3, sp, #12
 800ebdc:	9300      	str	r3, [sp, #0]
 800ebde:	462a      	mov	r2, r5
 800ebe0:	4b05      	ldr	r3, [pc, #20]	@ (800ebf8 <_vfiprintf_r+0x228>)
 800ebe2:	a904      	add	r1, sp, #16
 800ebe4:	4630      	mov	r0, r6
 800ebe6:	f7fd feab 	bl	800c940 <_printf_i>
 800ebea:	e7e4      	b.n	800ebb6 <_vfiprintf_r+0x1e6>
 800ebec:	0800f62c 	.word	0x0800f62c
 800ebf0:	0800f636 	.word	0x0800f636
 800ebf4:	0800c411 	.word	0x0800c411
 800ebf8:	0800e9ab 	.word	0x0800e9ab
 800ebfc:	0800f632 	.word	0x0800f632

0800ec00 <__sflush_r>:
 800ec00:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ec04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ec08:	0716      	lsls	r6, r2, #28
 800ec0a:	4605      	mov	r5, r0
 800ec0c:	460c      	mov	r4, r1
 800ec0e:	d454      	bmi.n	800ecba <__sflush_r+0xba>
 800ec10:	684b      	ldr	r3, [r1, #4]
 800ec12:	2b00      	cmp	r3, #0
 800ec14:	dc02      	bgt.n	800ec1c <__sflush_r+0x1c>
 800ec16:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800ec18:	2b00      	cmp	r3, #0
 800ec1a:	dd48      	ble.n	800ecae <__sflush_r+0xae>
 800ec1c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ec1e:	2e00      	cmp	r6, #0
 800ec20:	d045      	beq.n	800ecae <__sflush_r+0xae>
 800ec22:	2300      	movs	r3, #0
 800ec24:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800ec28:	682f      	ldr	r7, [r5, #0]
 800ec2a:	6a21      	ldr	r1, [r4, #32]
 800ec2c:	602b      	str	r3, [r5, #0]
 800ec2e:	d030      	beq.n	800ec92 <__sflush_r+0x92>
 800ec30:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800ec32:	89a3      	ldrh	r3, [r4, #12]
 800ec34:	0759      	lsls	r1, r3, #29
 800ec36:	d505      	bpl.n	800ec44 <__sflush_r+0x44>
 800ec38:	6863      	ldr	r3, [r4, #4]
 800ec3a:	1ad2      	subs	r2, r2, r3
 800ec3c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800ec3e:	b10b      	cbz	r3, 800ec44 <__sflush_r+0x44>
 800ec40:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ec42:	1ad2      	subs	r2, r2, r3
 800ec44:	2300      	movs	r3, #0
 800ec46:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ec48:	6a21      	ldr	r1, [r4, #32]
 800ec4a:	4628      	mov	r0, r5
 800ec4c:	47b0      	blx	r6
 800ec4e:	1c43      	adds	r3, r0, #1
 800ec50:	89a3      	ldrh	r3, [r4, #12]
 800ec52:	d106      	bne.n	800ec62 <__sflush_r+0x62>
 800ec54:	6829      	ldr	r1, [r5, #0]
 800ec56:	291d      	cmp	r1, #29
 800ec58:	d82b      	bhi.n	800ecb2 <__sflush_r+0xb2>
 800ec5a:	4a2a      	ldr	r2, [pc, #168]	@ (800ed04 <__sflush_r+0x104>)
 800ec5c:	40ca      	lsrs	r2, r1
 800ec5e:	07d6      	lsls	r6, r2, #31
 800ec60:	d527      	bpl.n	800ecb2 <__sflush_r+0xb2>
 800ec62:	2200      	movs	r2, #0
 800ec64:	6062      	str	r2, [r4, #4]
 800ec66:	04d9      	lsls	r1, r3, #19
 800ec68:	6922      	ldr	r2, [r4, #16]
 800ec6a:	6022      	str	r2, [r4, #0]
 800ec6c:	d504      	bpl.n	800ec78 <__sflush_r+0x78>
 800ec6e:	1c42      	adds	r2, r0, #1
 800ec70:	d101      	bne.n	800ec76 <__sflush_r+0x76>
 800ec72:	682b      	ldr	r3, [r5, #0]
 800ec74:	b903      	cbnz	r3, 800ec78 <__sflush_r+0x78>
 800ec76:	6560      	str	r0, [r4, #84]	@ 0x54
 800ec78:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ec7a:	602f      	str	r7, [r5, #0]
 800ec7c:	b1b9      	cbz	r1, 800ecae <__sflush_r+0xae>
 800ec7e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ec82:	4299      	cmp	r1, r3
 800ec84:	d002      	beq.n	800ec8c <__sflush_r+0x8c>
 800ec86:	4628      	mov	r0, r5
 800ec88:	f7ff f8a6 	bl	800ddd8 <_free_r>
 800ec8c:	2300      	movs	r3, #0
 800ec8e:	6363      	str	r3, [r4, #52]	@ 0x34
 800ec90:	e00d      	b.n	800ecae <__sflush_r+0xae>
 800ec92:	2301      	movs	r3, #1
 800ec94:	4628      	mov	r0, r5
 800ec96:	47b0      	blx	r6
 800ec98:	4602      	mov	r2, r0
 800ec9a:	1c50      	adds	r0, r2, #1
 800ec9c:	d1c9      	bne.n	800ec32 <__sflush_r+0x32>
 800ec9e:	682b      	ldr	r3, [r5, #0]
 800eca0:	2b00      	cmp	r3, #0
 800eca2:	d0c6      	beq.n	800ec32 <__sflush_r+0x32>
 800eca4:	2b1d      	cmp	r3, #29
 800eca6:	d001      	beq.n	800ecac <__sflush_r+0xac>
 800eca8:	2b16      	cmp	r3, #22
 800ecaa:	d11e      	bne.n	800ecea <__sflush_r+0xea>
 800ecac:	602f      	str	r7, [r5, #0]
 800ecae:	2000      	movs	r0, #0
 800ecb0:	e022      	b.n	800ecf8 <__sflush_r+0xf8>
 800ecb2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ecb6:	b21b      	sxth	r3, r3
 800ecb8:	e01b      	b.n	800ecf2 <__sflush_r+0xf2>
 800ecba:	690f      	ldr	r7, [r1, #16]
 800ecbc:	2f00      	cmp	r7, #0
 800ecbe:	d0f6      	beq.n	800ecae <__sflush_r+0xae>
 800ecc0:	0793      	lsls	r3, r2, #30
 800ecc2:	680e      	ldr	r6, [r1, #0]
 800ecc4:	bf08      	it	eq
 800ecc6:	694b      	ldreq	r3, [r1, #20]
 800ecc8:	600f      	str	r7, [r1, #0]
 800ecca:	bf18      	it	ne
 800eccc:	2300      	movne	r3, #0
 800ecce:	eba6 0807 	sub.w	r8, r6, r7
 800ecd2:	608b      	str	r3, [r1, #8]
 800ecd4:	f1b8 0f00 	cmp.w	r8, #0
 800ecd8:	dde9      	ble.n	800ecae <__sflush_r+0xae>
 800ecda:	6a21      	ldr	r1, [r4, #32]
 800ecdc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800ecde:	4643      	mov	r3, r8
 800ece0:	463a      	mov	r2, r7
 800ece2:	4628      	mov	r0, r5
 800ece4:	47b0      	blx	r6
 800ece6:	2800      	cmp	r0, #0
 800ece8:	dc08      	bgt.n	800ecfc <__sflush_r+0xfc>
 800ecea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ecee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ecf2:	81a3      	strh	r3, [r4, #12]
 800ecf4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ecf8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ecfc:	4407      	add	r7, r0
 800ecfe:	eba8 0800 	sub.w	r8, r8, r0
 800ed02:	e7e7      	b.n	800ecd4 <__sflush_r+0xd4>
 800ed04:	20400001 	.word	0x20400001

0800ed08 <_fflush_r>:
 800ed08:	b538      	push	{r3, r4, r5, lr}
 800ed0a:	690b      	ldr	r3, [r1, #16]
 800ed0c:	4605      	mov	r5, r0
 800ed0e:	460c      	mov	r4, r1
 800ed10:	b913      	cbnz	r3, 800ed18 <_fflush_r+0x10>
 800ed12:	2500      	movs	r5, #0
 800ed14:	4628      	mov	r0, r5
 800ed16:	bd38      	pop	{r3, r4, r5, pc}
 800ed18:	b118      	cbz	r0, 800ed22 <_fflush_r+0x1a>
 800ed1a:	6a03      	ldr	r3, [r0, #32]
 800ed1c:	b90b      	cbnz	r3, 800ed22 <_fflush_r+0x1a>
 800ed1e:	f7fd ffb9 	bl	800cc94 <__sinit>
 800ed22:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ed26:	2b00      	cmp	r3, #0
 800ed28:	d0f3      	beq.n	800ed12 <_fflush_r+0xa>
 800ed2a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800ed2c:	07d0      	lsls	r0, r2, #31
 800ed2e:	d404      	bmi.n	800ed3a <_fflush_r+0x32>
 800ed30:	0599      	lsls	r1, r3, #22
 800ed32:	d402      	bmi.n	800ed3a <_fflush_r+0x32>
 800ed34:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ed36:	f7fe f9e4 	bl	800d102 <__retarget_lock_acquire_recursive>
 800ed3a:	4628      	mov	r0, r5
 800ed3c:	4621      	mov	r1, r4
 800ed3e:	f7ff ff5f 	bl	800ec00 <__sflush_r>
 800ed42:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ed44:	07da      	lsls	r2, r3, #31
 800ed46:	4605      	mov	r5, r0
 800ed48:	d4e4      	bmi.n	800ed14 <_fflush_r+0xc>
 800ed4a:	89a3      	ldrh	r3, [r4, #12]
 800ed4c:	059b      	lsls	r3, r3, #22
 800ed4e:	d4e1      	bmi.n	800ed14 <_fflush_r+0xc>
 800ed50:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ed52:	f7fe f9d7 	bl	800d104 <__retarget_lock_release_recursive>
 800ed56:	e7dd      	b.n	800ed14 <_fflush_r+0xc>

0800ed58 <__swhatbuf_r>:
 800ed58:	b570      	push	{r4, r5, r6, lr}
 800ed5a:	460c      	mov	r4, r1
 800ed5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ed60:	2900      	cmp	r1, #0
 800ed62:	b096      	sub	sp, #88	@ 0x58
 800ed64:	4615      	mov	r5, r2
 800ed66:	461e      	mov	r6, r3
 800ed68:	da0d      	bge.n	800ed86 <__swhatbuf_r+0x2e>
 800ed6a:	89a3      	ldrh	r3, [r4, #12]
 800ed6c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800ed70:	f04f 0100 	mov.w	r1, #0
 800ed74:	bf14      	ite	ne
 800ed76:	2340      	movne	r3, #64	@ 0x40
 800ed78:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800ed7c:	2000      	movs	r0, #0
 800ed7e:	6031      	str	r1, [r6, #0]
 800ed80:	602b      	str	r3, [r5, #0]
 800ed82:	b016      	add	sp, #88	@ 0x58
 800ed84:	bd70      	pop	{r4, r5, r6, pc}
 800ed86:	466a      	mov	r2, sp
 800ed88:	f000 f862 	bl	800ee50 <_fstat_r>
 800ed8c:	2800      	cmp	r0, #0
 800ed8e:	dbec      	blt.n	800ed6a <__swhatbuf_r+0x12>
 800ed90:	9901      	ldr	r1, [sp, #4]
 800ed92:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800ed96:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800ed9a:	4259      	negs	r1, r3
 800ed9c:	4159      	adcs	r1, r3
 800ed9e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800eda2:	e7eb      	b.n	800ed7c <__swhatbuf_r+0x24>

0800eda4 <__smakebuf_r>:
 800eda4:	898b      	ldrh	r3, [r1, #12]
 800eda6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800eda8:	079d      	lsls	r5, r3, #30
 800edaa:	4606      	mov	r6, r0
 800edac:	460c      	mov	r4, r1
 800edae:	d507      	bpl.n	800edc0 <__smakebuf_r+0x1c>
 800edb0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800edb4:	6023      	str	r3, [r4, #0]
 800edb6:	6123      	str	r3, [r4, #16]
 800edb8:	2301      	movs	r3, #1
 800edba:	6163      	str	r3, [r4, #20]
 800edbc:	b003      	add	sp, #12
 800edbe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800edc0:	ab01      	add	r3, sp, #4
 800edc2:	466a      	mov	r2, sp
 800edc4:	f7ff ffc8 	bl	800ed58 <__swhatbuf_r>
 800edc8:	9f00      	ldr	r7, [sp, #0]
 800edca:	4605      	mov	r5, r0
 800edcc:	4639      	mov	r1, r7
 800edce:	4630      	mov	r0, r6
 800edd0:	f7ff f876 	bl	800dec0 <_malloc_r>
 800edd4:	b948      	cbnz	r0, 800edea <__smakebuf_r+0x46>
 800edd6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800edda:	059a      	lsls	r2, r3, #22
 800eddc:	d4ee      	bmi.n	800edbc <__smakebuf_r+0x18>
 800edde:	f023 0303 	bic.w	r3, r3, #3
 800ede2:	f043 0302 	orr.w	r3, r3, #2
 800ede6:	81a3      	strh	r3, [r4, #12]
 800ede8:	e7e2      	b.n	800edb0 <__smakebuf_r+0xc>
 800edea:	89a3      	ldrh	r3, [r4, #12]
 800edec:	6020      	str	r0, [r4, #0]
 800edee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800edf2:	81a3      	strh	r3, [r4, #12]
 800edf4:	9b01      	ldr	r3, [sp, #4]
 800edf6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800edfa:	b15b      	cbz	r3, 800ee14 <__smakebuf_r+0x70>
 800edfc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ee00:	4630      	mov	r0, r6
 800ee02:	f000 f837 	bl	800ee74 <_isatty_r>
 800ee06:	b128      	cbz	r0, 800ee14 <__smakebuf_r+0x70>
 800ee08:	89a3      	ldrh	r3, [r4, #12]
 800ee0a:	f023 0303 	bic.w	r3, r3, #3
 800ee0e:	f043 0301 	orr.w	r3, r3, #1
 800ee12:	81a3      	strh	r3, [r4, #12]
 800ee14:	89a3      	ldrh	r3, [r4, #12]
 800ee16:	431d      	orrs	r5, r3
 800ee18:	81a5      	strh	r5, [r4, #12]
 800ee1a:	e7cf      	b.n	800edbc <__smakebuf_r+0x18>

0800ee1c <memmove>:
 800ee1c:	4288      	cmp	r0, r1
 800ee1e:	b510      	push	{r4, lr}
 800ee20:	eb01 0402 	add.w	r4, r1, r2
 800ee24:	d902      	bls.n	800ee2c <memmove+0x10>
 800ee26:	4284      	cmp	r4, r0
 800ee28:	4623      	mov	r3, r4
 800ee2a:	d807      	bhi.n	800ee3c <memmove+0x20>
 800ee2c:	1e43      	subs	r3, r0, #1
 800ee2e:	42a1      	cmp	r1, r4
 800ee30:	d008      	beq.n	800ee44 <memmove+0x28>
 800ee32:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ee36:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ee3a:	e7f8      	b.n	800ee2e <memmove+0x12>
 800ee3c:	4402      	add	r2, r0
 800ee3e:	4601      	mov	r1, r0
 800ee40:	428a      	cmp	r2, r1
 800ee42:	d100      	bne.n	800ee46 <memmove+0x2a>
 800ee44:	bd10      	pop	{r4, pc}
 800ee46:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ee4a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ee4e:	e7f7      	b.n	800ee40 <memmove+0x24>

0800ee50 <_fstat_r>:
 800ee50:	b538      	push	{r3, r4, r5, lr}
 800ee52:	4d07      	ldr	r5, [pc, #28]	@ (800ee70 <_fstat_r+0x20>)
 800ee54:	2300      	movs	r3, #0
 800ee56:	4604      	mov	r4, r0
 800ee58:	4608      	mov	r0, r1
 800ee5a:	4611      	mov	r1, r2
 800ee5c:	602b      	str	r3, [r5, #0]
 800ee5e:	f7f3 f81b 	bl	8001e98 <_fstat>
 800ee62:	1c43      	adds	r3, r0, #1
 800ee64:	d102      	bne.n	800ee6c <_fstat_r+0x1c>
 800ee66:	682b      	ldr	r3, [r5, #0]
 800ee68:	b103      	cbz	r3, 800ee6c <_fstat_r+0x1c>
 800ee6a:	6023      	str	r3, [r4, #0]
 800ee6c:	bd38      	pop	{r3, r4, r5, pc}
 800ee6e:	bf00      	nop
 800ee70:	200021dc 	.word	0x200021dc

0800ee74 <_isatty_r>:
 800ee74:	b538      	push	{r3, r4, r5, lr}
 800ee76:	4d06      	ldr	r5, [pc, #24]	@ (800ee90 <_isatty_r+0x1c>)
 800ee78:	2300      	movs	r3, #0
 800ee7a:	4604      	mov	r4, r0
 800ee7c:	4608      	mov	r0, r1
 800ee7e:	602b      	str	r3, [r5, #0]
 800ee80:	f7f3 f81a 	bl	8001eb8 <_isatty>
 800ee84:	1c43      	adds	r3, r0, #1
 800ee86:	d102      	bne.n	800ee8e <_isatty_r+0x1a>
 800ee88:	682b      	ldr	r3, [r5, #0]
 800ee8a:	b103      	cbz	r3, 800ee8e <_isatty_r+0x1a>
 800ee8c:	6023      	str	r3, [r4, #0]
 800ee8e:	bd38      	pop	{r3, r4, r5, pc}
 800ee90:	200021dc 	.word	0x200021dc

0800ee94 <_sbrk_r>:
 800ee94:	b538      	push	{r3, r4, r5, lr}
 800ee96:	4d06      	ldr	r5, [pc, #24]	@ (800eeb0 <_sbrk_r+0x1c>)
 800ee98:	2300      	movs	r3, #0
 800ee9a:	4604      	mov	r4, r0
 800ee9c:	4608      	mov	r0, r1
 800ee9e:	602b      	str	r3, [r5, #0]
 800eea0:	f7f3 f822 	bl	8001ee8 <_sbrk>
 800eea4:	1c43      	adds	r3, r0, #1
 800eea6:	d102      	bne.n	800eeae <_sbrk_r+0x1a>
 800eea8:	682b      	ldr	r3, [r5, #0]
 800eeaa:	b103      	cbz	r3, 800eeae <_sbrk_r+0x1a>
 800eeac:	6023      	str	r3, [r4, #0]
 800eeae:	bd38      	pop	{r3, r4, r5, pc}
 800eeb0:	200021dc 	.word	0x200021dc

0800eeb4 <__assert_func>:
 800eeb4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800eeb6:	4614      	mov	r4, r2
 800eeb8:	461a      	mov	r2, r3
 800eeba:	4b09      	ldr	r3, [pc, #36]	@ (800eee0 <__assert_func+0x2c>)
 800eebc:	681b      	ldr	r3, [r3, #0]
 800eebe:	4605      	mov	r5, r0
 800eec0:	68d8      	ldr	r0, [r3, #12]
 800eec2:	b14c      	cbz	r4, 800eed8 <__assert_func+0x24>
 800eec4:	4b07      	ldr	r3, [pc, #28]	@ (800eee4 <__assert_func+0x30>)
 800eec6:	9100      	str	r1, [sp, #0]
 800eec8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800eecc:	4906      	ldr	r1, [pc, #24]	@ (800eee8 <__assert_func+0x34>)
 800eece:	462b      	mov	r3, r5
 800eed0:	f000 f870 	bl	800efb4 <fiprintf>
 800eed4:	f000 f880 	bl	800efd8 <abort>
 800eed8:	4b04      	ldr	r3, [pc, #16]	@ (800eeec <__assert_func+0x38>)
 800eeda:	461c      	mov	r4, r3
 800eedc:	e7f3      	b.n	800eec6 <__assert_func+0x12>
 800eede:	bf00      	nop
 800eee0:	20000110 	.word	0x20000110
 800eee4:	0800f647 	.word	0x0800f647
 800eee8:	0800f654 	.word	0x0800f654
 800eeec:	0800f682 	.word	0x0800f682

0800eef0 <_calloc_r>:
 800eef0:	b570      	push	{r4, r5, r6, lr}
 800eef2:	fba1 5402 	umull	r5, r4, r1, r2
 800eef6:	b934      	cbnz	r4, 800ef06 <_calloc_r+0x16>
 800eef8:	4629      	mov	r1, r5
 800eefa:	f7fe ffe1 	bl	800dec0 <_malloc_r>
 800eefe:	4606      	mov	r6, r0
 800ef00:	b928      	cbnz	r0, 800ef0e <_calloc_r+0x1e>
 800ef02:	4630      	mov	r0, r6
 800ef04:	bd70      	pop	{r4, r5, r6, pc}
 800ef06:	220c      	movs	r2, #12
 800ef08:	6002      	str	r2, [r0, #0]
 800ef0a:	2600      	movs	r6, #0
 800ef0c:	e7f9      	b.n	800ef02 <_calloc_r+0x12>
 800ef0e:	462a      	mov	r2, r5
 800ef10:	4621      	mov	r1, r4
 800ef12:	f7fe f879 	bl	800d008 <memset>
 800ef16:	e7f4      	b.n	800ef02 <_calloc_r+0x12>

0800ef18 <__ascii_mbtowc>:
 800ef18:	b082      	sub	sp, #8
 800ef1a:	b901      	cbnz	r1, 800ef1e <__ascii_mbtowc+0x6>
 800ef1c:	a901      	add	r1, sp, #4
 800ef1e:	b142      	cbz	r2, 800ef32 <__ascii_mbtowc+0x1a>
 800ef20:	b14b      	cbz	r3, 800ef36 <__ascii_mbtowc+0x1e>
 800ef22:	7813      	ldrb	r3, [r2, #0]
 800ef24:	600b      	str	r3, [r1, #0]
 800ef26:	7812      	ldrb	r2, [r2, #0]
 800ef28:	1e10      	subs	r0, r2, #0
 800ef2a:	bf18      	it	ne
 800ef2c:	2001      	movne	r0, #1
 800ef2e:	b002      	add	sp, #8
 800ef30:	4770      	bx	lr
 800ef32:	4610      	mov	r0, r2
 800ef34:	e7fb      	b.n	800ef2e <__ascii_mbtowc+0x16>
 800ef36:	f06f 0001 	mvn.w	r0, #1
 800ef3a:	e7f8      	b.n	800ef2e <__ascii_mbtowc+0x16>

0800ef3c <_realloc_r>:
 800ef3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ef40:	4607      	mov	r7, r0
 800ef42:	4614      	mov	r4, r2
 800ef44:	460d      	mov	r5, r1
 800ef46:	b921      	cbnz	r1, 800ef52 <_realloc_r+0x16>
 800ef48:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ef4c:	4611      	mov	r1, r2
 800ef4e:	f7fe bfb7 	b.w	800dec0 <_malloc_r>
 800ef52:	b92a      	cbnz	r2, 800ef60 <_realloc_r+0x24>
 800ef54:	f7fe ff40 	bl	800ddd8 <_free_r>
 800ef58:	4625      	mov	r5, r4
 800ef5a:	4628      	mov	r0, r5
 800ef5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ef60:	f000 f841 	bl	800efe6 <_malloc_usable_size_r>
 800ef64:	4284      	cmp	r4, r0
 800ef66:	4606      	mov	r6, r0
 800ef68:	d802      	bhi.n	800ef70 <_realloc_r+0x34>
 800ef6a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ef6e:	d8f4      	bhi.n	800ef5a <_realloc_r+0x1e>
 800ef70:	4621      	mov	r1, r4
 800ef72:	4638      	mov	r0, r7
 800ef74:	f7fe ffa4 	bl	800dec0 <_malloc_r>
 800ef78:	4680      	mov	r8, r0
 800ef7a:	b908      	cbnz	r0, 800ef80 <_realloc_r+0x44>
 800ef7c:	4645      	mov	r5, r8
 800ef7e:	e7ec      	b.n	800ef5a <_realloc_r+0x1e>
 800ef80:	42b4      	cmp	r4, r6
 800ef82:	4622      	mov	r2, r4
 800ef84:	4629      	mov	r1, r5
 800ef86:	bf28      	it	cs
 800ef88:	4632      	movcs	r2, r6
 800ef8a:	f7fe f8bc 	bl	800d106 <memcpy>
 800ef8e:	4629      	mov	r1, r5
 800ef90:	4638      	mov	r0, r7
 800ef92:	f7fe ff21 	bl	800ddd8 <_free_r>
 800ef96:	e7f1      	b.n	800ef7c <_realloc_r+0x40>

0800ef98 <__ascii_wctomb>:
 800ef98:	4603      	mov	r3, r0
 800ef9a:	4608      	mov	r0, r1
 800ef9c:	b141      	cbz	r1, 800efb0 <__ascii_wctomb+0x18>
 800ef9e:	2aff      	cmp	r2, #255	@ 0xff
 800efa0:	d904      	bls.n	800efac <__ascii_wctomb+0x14>
 800efa2:	228a      	movs	r2, #138	@ 0x8a
 800efa4:	601a      	str	r2, [r3, #0]
 800efa6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800efaa:	4770      	bx	lr
 800efac:	700a      	strb	r2, [r1, #0]
 800efae:	2001      	movs	r0, #1
 800efb0:	4770      	bx	lr
	...

0800efb4 <fiprintf>:
 800efb4:	b40e      	push	{r1, r2, r3}
 800efb6:	b503      	push	{r0, r1, lr}
 800efb8:	4601      	mov	r1, r0
 800efba:	ab03      	add	r3, sp, #12
 800efbc:	4805      	ldr	r0, [pc, #20]	@ (800efd4 <fiprintf+0x20>)
 800efbe:	f853 2b04 	ldr.w	r2, [r3], #4
 800efc2:	6800      	ldr	r0, [r0, #0]
 800efc4:	9301      	str	r3, [sp, #4]
 800efc6:	f7ff fd03 	bl	800e9d0 <_vfiprintf_r>
 800efca:	b002      	add	sp, #8
 800efcc:	f85d eb04 	ldr.w	lr, [sp], #4
 800efd0:	b003      	add	sp, #12
 800efd2:	4770      	bx	lr
 800efd4:	20000110 	.word	0x20000110

0800efd8 <abort>:
 800efd8:	b508      	push	{r3, lr}
 800efda:	2006      	movs	r0, #6
 800efdc:	f000 f834 	bl	800f048 <raise>
 800efe0:	2001      	movs	r0, #1
 800efe2:	f7f2 ff09 	bl	8001df8 <_exit>

0800efe6 <_malloc_usable_size_r>:
 800efe6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800efea:	1f18      	subs	r0, r3, #4
 800efec:	2b00      	cmp	r3, #0
 800efee:	bfbc      	itt	lt
 800eff0:	580b      	ldrlt	r3, [r1, r0]
 800eff2:	18c0      	addlt	r0, r0, r3
 800eff4:	4770      	bx	lr

0800eff6 <_raise_r>:
 800eff6:	291f      	cmp	r1, #31
 800eff8:	b538      	push	{r3, r4, r5, lr}
 800effa:	4605      	mov	r5, r0
 800effc:	460c      	mov	r4, r1
 800effe:	d904      	bls.n	800f00a <_raise_r+0x14>
 800f000:	2316      	movs	r3, #22
 800f002:	6003      	str	r3, [r0, #0]
 800f004:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f008:	bd38      	pop	{r3, r4, r5, pc}
 800f00a:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800f00c:	b112      	cbz	r2, 800f014 <_raise_r+0x1e>
 800f00e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f012:	b94b      	cbnz	r3, 800f028 <_raise_r+0x32>
 800f014:	4628      	mov	r0, r5
 800f016:	f000 f831 	bl	800f07c <_getpid_r>
 800f01a:	4622      	mov	r2, r4
 800f01c:	4601      	mov	r1, r0
 800f01e:	4628      	mov	r0, r5
 800f020:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f024:	f000 b818 	b.w	800f058 <_kill_r>
 800f028:	2b01      	cmp	r3, #1
 800f02a:	d00a      	beq.n	800f042 <_raise_r+0x4c>
 800f02c:	1c59      	adds	r1, r3, #1
 800f02e:	d103      	bne.n	800f038 <_raise_r+0x42>
 800f030:	2316      	movs	r3, #22
 800f032:	6003      	str	r3, [r0, #0]
 800f034:	2001      	movs	r0, #1
 800f036:	e7e7      	b.n	800f008 <_raise_r+0x12>
 800f038:	2100      	movs	r1, #0
 800f03a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800f03e:	4620      	mov	r0, r4
 800f040:	4798      	blx	r3
 800f042:	2000      	movs	r0, #0
 800f044:	e7e0      	b.n	800f008 <_raise_r+0x12>
	...

0800f048 <raise>:
 800f048:	4b02      	ldr	r3, [pc, #8]	@ (800f054 <raise+0xc>)
 800f04a:	4601      	mov	r1, r0
 800f04c:	6818      	ldr	r0, [r3, #0]
 800f04e:	f7ff bfd2 	b.w	800eff6 <_raise_r>
 800f052:	bf00      	nop
 800f054:	20000110 	.word	0x20000110

0800f058 <_kill_r>:
 800f058:	b538      	push	{r3, r4, r5, lr}
 800f05a:	4d07      	ldr	r5, [pc, #28]	@ (800f078 <_kill_r+0x20>)
 800f05c:	2300      	movs	r3, #0
 800f05e:	4604      	mov	r4, r0
 800f060:	4608      	mov	r0, r1
 800f062:	4611      	mov	r1, r2
 800f064:	602b      	str	r3, [r5, #0]
 800f066:	f7f2 feb7 	bl	8001dd8 <_kill>
 800f06a:	1c43      	adds	r3, r0, #1
 800f06c:	d102      	bne.n	800f074 <_kill_r+0x1c>
 800f06e:	682b      	ldr	r3, [r5, #0]
 800f070:	b103      	cbz	r3, 800f074 <_kill_r+0x1c>
 800f072:	6023      	str	r3, [r4, #0]
 800f074:	bd38      	pop	{r3, r4, r5, pc}
 800f076:	bf00      	nop
 800f078:	200021dc 	.word	0x200021dc

0800f07c <_getpid_r>:
 800f07c:	f7f2 bea4 	b.w	8001dc8 <_getpid>

0800f080 <_init>:
 800f080:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f082:	bf00      	nop
 800f084:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f086:	bc08      	pop	{r3}
 800f088:	469e      	mov	lr, r3
 800f08a:	4770      	bx	lr

0800f08c <_fini>:
 800f08c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f08e:	bf00      	nop
 800f090:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f092:	bc08      	pop	{r3}
 800f094:	469e      	mov	lr, r3
 800f096:	4770      	bx	lr
