m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/Github/FPGA/ModelSim/Tri_state_Bus
vbidir_bus
Z0 !s110 1662112628
!i10b 1
!s100 4Kl@WB3eFC2n>`JoVTGPz1
IAe[XU=^B3B:gZ<2JWU<8_3
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dD:/Github/FPGA/ModelSim/Bi_Directional_Bus
w1662112596
8D:/Github/FPGA/ModelSim/Bi_Directional_Bus/bidir_bus.v
FD:/Github/FPGA/ModelSim/Bi_Directional_Bus/bidir_bus.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1662112628.000000
!s107 D:/Github/FPGA/ModelSim/Bi_Directional_Bus/bidir_bus.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/FPGA/ModelSim/Bi_Directional_Bus/bidir_bus.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
vtb_bidir_bus
R0
!i10b 1
!s100 dMh7k@Zk9l<h9W]X7_K6=0
IJoZ<_Cz8JXVk0bbf^?bAn3
R1
R2
w1662112334
8D:/Github/FPGA/ModelSim/Bi_Directional_Bus/tb_bidir_bus.v
FD:/Github/FPGA/ModelSim/Bi_Directional_Bus/tb_bidir_bus.v
L0 4
R3
r1
!s85 0
31
R4
!s107 D:/Github/FPGA/ModelSim/Bi_Directional_Bus/tb_bidir_bus.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/Github/FPGA/ModelSim/Bi_Directional_Bus/tb_bidir_bus.v|
!i113 1
R5
R6
