// Seed: 3006329474
module module_0 ();
  logic id_1;
  ;
  always if (1'h0) id_1 = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd72,
    parameter id_2 = 32'd36
) (
    _id_1,
    _id_2,
    id_3
);
  output wor id_3;
  inout wire _id_2;
  input wire _id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  uwire [id_2 : -1] id_4, id_5;
  bit [1 : id_1] id_6;
  assign id_3 = 1'b0 && id_1;
  assign id_5 = 1'b0;
  always id_6 = 1;
  assign id_5 = -1;
  parameter id_7 = {-1};
endmodule
