--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 4 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf top.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% 
INPUT_JITTER 0.08 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 18198 paths analyzed, 1425 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.860ns.
--------------------------------------------------------------------------------

Paths for end point w1_index_8 (SLICE_X66Y48.G1), 51 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state0_FSM_FFd8 (FF)
  Destination:          w1_index_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.767ns (Levels of Logic = 5)
  Clock Path Skew:      -0.053ns (0.121 - 0.174)
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: state0_FSM_FFd8 to w1_index_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y89.XQ      Tcko                  0.592   state0_FSM_FFd8
                                                       state0_FSM_FFd8
    SLICE_X64Y59.F2      net (fanout=12)       2.542   state0_FSM_FFd8
    SLICE_X64Y59.X       Tilo                  0.759   w0_index_or0000117
                                                       w0_index_or0000117
    SLICE_X65Y58.G3      net (fanout=1)        0.055   w0_index_or0000117
    SLICE_X65Y58.Y       Tilo                  0.704   N7
                                                       w0_index_or0000127_SW0
    SLICE_X65Y58.F3      net (fanout=1)        0.023   w0_index_or0000127_SW0/O
    SLICE_X65Y58.X       Tilo                  0.704   N7
                                                       w0_index_or0000127
    SLICE_X63Y48.G3      net (fanout=3)        1.193   N7
    SLICE_X63Y48.Y       Tilo                  0.704   w1_index<5>
                                                       w1_index_mux0000<0>12
    SLICE_X66Y48.G1      net (fanout=16)       1.599   N01
    SLICE_X66Y48.CLK     Tgck                  0.892   w1_index<9>
                                                       w1_index_mux0000<6>1
                                                       w1_index_8
    -------------------------------------------------  ---------------------------
    Total                                      9.767ns (4.355ns logic, 5.412ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.253ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state0_FSM_FFd20 (FF)
  Destination:          w1_index_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.707ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: state0_FSM_FFd20 to w1_index_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y54.XQ      Tcko                  0.592   state0_FSM_FFd20
                                                       state0_FSM_FFd20
    SLICE_X64Y58.F1      net (fanout=4)        1.513   state0_FSM_FFd20
    SLICE_X64Y58.X       Tilo                  0.759   w0_index_or0000112
                                                       w0_index_or0000112
    SLICE_X65Y58.G4      net (fanout=1)        0.024   w0_index_or0000112
    SLICE_X65Y58.Y       Tilo                  0.704   N7
                                                       w0_index_or0000127_SW0
    SLICE_X65Y58.F3      net (fanout=1)        0.023   w0_index_or0000127_SW0/O
    SLICE_X65Y58.X       Tilo                  0.704   N7
                                                       w0_index_or0000127
    SLICE_X63Y48.G3      net (fanout=3)        1.193   N7
    SLICE_X63Y48.Y       Tilo                  0.704   w1_index<5>
                                                       w1_index_mux0000<0>12
    SLICE_X66Y48.G1      net (fanout=16)       1.599   N01
    SLICE_X66Y48.CLK     Tgck                  0.892   w1_index<9>
                                                       w1_index_mux0000<6>1
                                                       w1_index_8
    -------------------------------------------------  ---------------------------
    Total                                      8.707ns (4.355ns logic, 4.352ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.777ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state0_FSM_FFd44 (FF)
  Destination:          w1_index_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.183ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: state0_FSM_FFd44 to w1_index_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y52.XQ      Tcko                  0.592   state0_FSM_FFd44
                                                       state0_FSM_FFd44
    SLICE_X64Y59.F3      net (fanout=4)        0.958   state0_FSM_FFd44
    SLICE_X64Y59.X       Tilo                  0.759   w0_index_or0000117
                                                       w0_index_or0000117
    SLICE_X65Y58.G3      net (fanout=1)        0.055   w0_index_or0000117
    SLICE_X65Y58.Y       Tilo                  0.704   N7
                                                       w0_index_or0000127_SW0
    SLICE_X65Y58.F3      net (fanout=1)        0.023   w0_index_or0000127_SW0/O
    SLICE_X65Y58.X       Tilo                  0.704   N7
                                                       w0_index_or0000127
    SLICE_X63Y48.G3      net (fanout=3)        1.193   N7
    SLICE_X63Y48.Y       Tilo                  0.704   w1_index<5>
                                                       w1_index_mux0000<0>12
    SLICE_X66Y48.G1      net (fanout=16)       1.599   N01
    SLICE_X66Y48.CLK     Tgck                  0.892   w1_index<9>
                                                       w1_index_mux0000<6>1
                                                       w1_index_8
    -------------------------------------------------  ---------------------------
    Total                                      8.183ns (4.355ns logic, 3.828ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------

Paths for end point c1/data_byte_4 (SLICE_X89Y85.F1), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.222ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/data_index_2 (FF)
  Destination:          c1/data_byte_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.667ns (Levels of Logic = 5)
  Clock Path Skew:      -0.071ns (0.199 - 0.270)
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/data_index_2 to c1/data_byte_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y113.XQ     Tcko                  0.592   c1/data_index<2>
                                                       c1/data_index_2
    SLICE_X89Y95.G4      net (fanout=48)       3.177   c1/data_index<2>
    SLICE_X89Y95.Y       Tilo                  0.704   c1/Mrom_data_byte_rom00017
                                                       c1/Mrom_data_byte_rom0001121
    SLICE_X89Y95.F1      net (fanout=1)        0.476   c1/Mrom_data_byte_rom0001121/O
    SLICE_X89Y95.X       Tilo                  0.704   c1/Mrom_data_byte_rom00017
                                                       c1/Mrom_data_byte_rom000171
    SLICE_X88Y91.G4      net (fanout=4)        0.371   c1/Mrom_data_byte_rom00017
    SLICE_X88Y91.Y       Tilo                  0.759   c1/data_byte_mux0000<4>11
                                                       c1/data_byte_mux0000<4>10
    SLICE_X88Y91.F3      net (fanout=1)        0.023   c1/data_byte_mux0000<4>10/O
    SLICE_X88Y91.X       Tilo                  0.759   c1/data_byte_mux0000<4>11
                                                       c1/data_byte_mux0000<4>11
    SLICE_X89Y85.F1      net (fanout=1)        1.265   c1/data_byte_mux0000<4>11
    SLICE_X89Y85.CLK     Tfck                  0.837   c1/data_byte<4>
                                                       c1/data_byte_mux0000<4>32
                                                       c1/data_byte_4
    -------------------------------------------------  ---------------------------
    Total                                      9.667ns (4.355ns logic, 5.312ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.978ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/data_index_1 (FF)
  Destination:          c1/data_byte_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.911ns (Levels of Logic = 5)
  Clock Path Skew:      -0.071ns (0.199 - 0.270)
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/data_index_1 to c1/data_byte_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y112.XQ     Tcko                  0.592   c1/data_index<1>
                                                       c1/data_index_1
    SLICE_X89Y95.G1      net (fanout=67)       2.421   c1/data_index<1>
    SLICE_X89Y95.Y       Tilo                  0.704   c1/Mrom_data_byte_rom00017
                                                       c1/Mrom_data_byte_rom0001121
    SLICE_X89Y95.F1      net (fanout=1)        0.476   c1/Mrom_data_byte_rom0001121/O
    SLICE_X89Y95.X       Tilo                  0.704   c1/Mrom_data_byte_rom00017
                                                       c1/Mrom_data_byte_rom000171
    SLICE_X88Y91.G4      net (fanout=4)        0.371   c1/Mrom_data_byte_rom00017
    SLICE_X88Y91.Y       Tilo                  0.759   c1/data_byte_mux0000<4>11
                                                       c1/data_byte_mux0000<4>10
    SLICE_X88Y91.F3      net (fanout=1)        0.023   c1/data_byte_mux0000<4>10/O
    SLICE_X88Y91.X       Tilo                  0.759   c1/data_byte_mux0000<4>11
                                                       c1/data_byte_mux0000<4>11
    SLICE_X89Y85.F1      net (fanout=1)        1.265   c1/data_byte_mux0000<4>11
    SLICE_X89Y85.CLK     Tfck                  0.837   c1/data_byte<4>
                                                       c1/data_byte_mux0000<4>32
                                                       c1/data_byte_4
    -------------------------------------------------  ---------------------------
    Total                                      8.911ns (4.355ns logic, 4.556ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               c1/data_index_3 (FF)
  Destination:          c1/data_byte_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.863ns (Levels of Logic = 5)
  Clock Path Skew:      -0.071ns (0.199 - 0.270)
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: c1/data_index_3 to c1/data_byte_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y113.YQ     Tcko                  0.652   c1/data_index<2>
                                                       c1/data_index_3
    SLICE_X89Y95.G3      net (fanout=65)       2.313   c1/data_index<3>
    SLICE_X89Y95.Y       Tilo                  0.704   c1/Mrom_data_byte_rom00017
                                                       c1/Mrom_data_byte_rom0001121
    SLICE_X89Y95.F1      net (fanout=1)        0.476   c1/Mrom_data_byte_rom0001121/O
    SLICE_X89Y95.X       Tilo                  0.704   c1/Mrom_data_byte_rom00017
                                                       c1/Mrom_data_byte_rom000171
    SLICE_X88Y91.G4      net (fanout=4)        0.371   c1/Mrom_data_byte_rom00017
    SLICE_X88Y91.Y       Tilo                  0.759   c1/data_byte_mux0000<4>11
                                                       c1/data_byte_mux0000<4>10
    SLICE_X88Y91.F3      net (fanout=1)        0.023   c1/data_byte_mux0000<4>10/O
    SLICE_X88Y91.X       Tilo                  0.759   c1/data_byte_mux0000<4>11
                                                       c1/data_byte_mux0000<4>11
    SLICE_X89Y85.F1      net (fanout=1)        1.265   c1/data_byte_mux0000<4>11
    SLICE_X89Y85.CLK     Tfck                  0.837   c1/data_byte<4>
                                                       c1/data_byte_mux0000<4>32
                                                       c1/data_byte_4
    -------------------------------------------------  ---------------------------
    Total                                      8.863ns (4.415ns logic, 4.448ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------

Paths for end point w1_index_9 (SLICE_X66Y48.F4), 51 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state0_FSM_FFd8 (FF)
  Destination:          w1_index_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.682ns (Levels of Logic = 5)
  Clock Path Skew:      -0.053ns (0.121 - 0.174)
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: state0_FSM_FFd8 to w1_index_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y89.XQ      Tcko                  0.592   state0_FSM_FFd8
                                                       state0_FSM_FFd8
    SLICE_X64Y59.F2      net (fanout=12)       2.542   state0_FSM_FFd8
    SLICE_X64Y59.X       Tilo                  0.759   w0_index_or0000117
                                                       w0_index_or0000117
    SLICE_X65Y58.G3      net (fanout=1)        0.055   w0_index_or0000117
    SLICE_X65Y58.Y       Tilo                  0.704   N7
                                                       w0_index_or0000127_SW0
    SLICE_X65Y58.F3      net (fanout=1)        0.023   w0_index_or0000127_SW0/O
    SLICE_X65Y58.X       Tilo                  0.704   N7
                                                       w0_index_or0000127
    SLICE_X63Y48.G3      net (fanout=3)        1.193   N7
    SLICE_X63Y48.Y       Tilo                  0.704   w1_index<5>
                                                       w1_index_mux0000<0>12
    SLICE_X66Y48.F4      net (fanout=16)       1.514   N01
    SLICE_X66Y48.CLK     Tfck                  0.892   w1_index<9>
                                                       w1_index_mux0000<5>1
                                                       w1_index_9
    -------------------------------------------------  ---------------------------
    Total                                      9.682ns (4.355ns logic, 5.327ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state0_FSM_FFd20 (FF)
  Destination:          w1_index_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.622ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: state0_FSM_FFd20 to w1_index_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y54.XQ      Tcko                  0.592   state0_FSM_FFd20
                                                       state0_FSM_FFd20
    SLICE_X64Y58.F1      net (fanout=4)        1.513   state0_FSM_FFd20
    SLICE_X64Y58.X       Tilo                  0.759   w0_index_or0000112
                                                       w0_index_or0000112
    SLICE_X65Y58.G4      net (fanout=1)        0.024   w0_index_or0000112
    SLICE_X65Y58.Y       Tilo                  0.704   N7
                                                       w0_index_or0000127_SW0
    SLICE_X65Y58.F3      net (fanout=1)        0.023   w0_index_or0000127_SW0/O
    SLICE_X65Y58.X       Tilo                  0.704   N7
                                                       w0_index_or0000127
    SLICE_X63Y48.G3      net (fanout=3)        1.193   N7
    SLICE_X63Y48.Y       Tilo                  0.704   w1_index<5>
                                                       w1_index_mux0000<0>12
    SLICE_X66Y48.F4      net (fanout=16)       1.514   N01
    SLICE_X66Y48.CLK     Tfck                  0.892   w1_index<9>
                                                       w1_index_mux0000<5>1
                                                       w1_index_9
    -------------------------------------------------  ---------------------------
    Total                                      8.622ns (4.355ns logic, 4.267ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.862ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state0_FSM_FFd44 (FF)
  Destination:          w1_index_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.098ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: state0_FSM_FFd44 to w1_index_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y52.XQ      Tcko                  0.592   state0_FSM_FFd44
                                                       state0_FSM_FFd44
    SLICE_X64Y59.F3      net (fanout=4)        0.958   state0_FSM_FFd44
    SLICE_X64Y59.X       Tilo                  0.759   w0_index_or0000117
                                                       w0_index_or0000117
    SLICE_X65Y58.G3      net (fanout=1)        0.055   w0_index_or0000117
    SLICE_X65Y58.Y       Tilo                  0.704   N7
                                                       w0_index_or0000127_SW0
    SLICE_X65Y58.F3      net (fanout=1)        0.023   w0_index_or0000127_SW0/O
    SLICE_X65Y58.X       Tilo                  0.704   N7
                                                       w0_index_or0000127
    SLICE_X63Y48.G3      net (fanout=3)        1.193   N7
    SLICE_X63Y48.Y       Tilo                  0.704   w1_index<5>
                                                       w1_index_mux0000<0>12
    SLICE_X66Y48.F4      net (fanout=16)       1.514   N01
    SLICE_X66Y48.CLK     Tfck                  0.892   w1_index<9>
                                                       w1_index_mux0000<5>1
                                                       w1_index_9
    -------------------------------------------------  ---------------------------
    Total                                      8.098ns (4.355ns logic, 3.743ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% INPUT_JITTER 0.08 ns;
--------------------------------------------------------------------------------

Paths for end point c1/state_FSM_FFd8 (SLICE_X77Y114.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.995ns (requirement - (clock path skew + uncertainty - data path))
  Source:               c1/state_FSM_FFd9 (FF)
  Destination:          c1/state_FSM_FFd8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.998ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.010 - 0.007)
  Source Clock:         clkcambuf rising at 10.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: c1/state_FSM_FFd9 to c1/state_FSM_FFd8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y112.YQ     Tcko                  0.470   c1/state_FSM_FFd9
                                                       c1/state_FSM_FFd9
    SLICE_X77Y114.BY     net (fanout=5)        0.393   c1/state_FSM_FFd9
    SLICE_X77Y114.CLK    Tckdi       (-Th)    -0.135   c1/state_FSM_FFd8
                                                       c1/state_FSM_FFd8
    -------------------------------------------------  ---------------------------
    Total                                      0.998ns (0.605ns logic, 0.393ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------

Paths for end point rd_a1_11 (SLICE_X65Y48.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.998ns (requirement - (clock path skew + uncertainty - data path))
  Source:               w1_index_11 (FF)
  Destination:          rd_a1_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.988ns (Levels of Logic = 0)
  Clock Path Skew:      -0.010ns (0.018 - 0.028)
  Source Clock:         clkcambuf rising at 10.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: w1_index_11 to rd_a1_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y49.XQ      Tcko                  0.474   w1_index<11>
                                                       w1_index_11
    SLICE_X65Y48.BX      net (fanout=4)        0.421   w1_index<11>
    SLICE_X65Y48.CLK     Tckdi       (-Th)    -0.093   rd_a1<11>
                                                       rd_a1_11
    -------------------------------------------------  ---------------------------
    Total                                      0.988ns (0.567ns logic, 0.421ns route)
                                                       (57.4% logic, 42.6% route)

--------------------------------------------------------------------------------

Paths for end point state0_FSM_FFd14 (SLICE_X61Y52.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.013ns (requirement - (clock path skew + uncertainty - data path))
  Source:               state0_FSM_FFd15 (FF)
  Destination:          state0_FSM_FFd14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.011ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.015 - 0.017)
  Source Clock:         clkcambuf rising at 10.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: state0_FSM_FFd15 to state0_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y55.YQ      Tcko                  0.470   state0_FSM_FFd16
                                                       state0_FSM_FFd15
    SLICE_X61Y52.BY      net (fanout=3)        0.406   state0_FSM_FFd15
    SLICE_X61Y52.CLK     Tckdi       (-Th)    -0.135   state0_FSM_FFd14
                                                       state0_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      1.011ns (0.605ns logic, 0.406ns route)
                                                       (59.8% logic, 40.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% INPUT_JITTER 0.08 ns;
--------------------------------------------------------------------------------
Slack: 6.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: Registers/cmd_reg<0>/SR
  Logical resource: Registers/cmd_reg_0/SR
  Location pin: SLICE_X35Y100.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 6.808ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: Registers/cmd_reg<0>/SR
  Logical resource: Registers/cmd_reg_0/SR
  Location pin: SLICE_X35Y100.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 6.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: Registers/cmd_reg<10>/SR
  Logical resource: Registers/cmd_reg_10/SR
  Location pin: SLICE_X47Y106.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ov7670_pclk1 = PERIOD TIMEGRP "ov7670_pclk1" 62.5 ns HIGH 
50% INPUT_JITTER         0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.192ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ov7670_pclk1 = PERIOD TIMEGRP "ov7670_pclk1" 62.5 ns HIGH 50% INPUT_JITTER
        0.1 ns;
--------------------------------------------------------------------------------
Slack: 59.308ns (period - (min low pulse limit / (low pulse / period)))
  Period: 62.500ns
  Low pulse: 31.250ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/latched_d<0>/SR
  Logical resource: inst_ov7670capt1/latched_d_0/SR
  Location pin: SLICE_X76Y98.SR
  Clock network: stop_capture
--------------------------------------------------------------------------------
Slack: 59.308ns (period - (min high pulse limit / (high pulse / period)))
  Period: 62.500ns
  High pulse: 31.250ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/latched_d<0>/SR
  Logical resource: inst_ov7670capt1/latched_d_0/SR
  Location pin: SLICE_X76Y98.SR
  Clock network: stop_capture
--------------------------------------------------------------------------------
Slack: 59.308ns (period - (min low pulse limit / (low pulse / period)))
  Period: 62.500ns
  Low pulse: 31.250ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/latched_d<1>/SR
  Logical resource: inst_ov7670capt1/latched_d_1/SR
  Location pin: SLICE_X63Y98.SR
  Clock network: stop_capture
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ov7670_pclk2 = PERIOD TIMEGRP "ov7670_pclk2" 62.5 ns HIGH 
50% INPUT_JITTER         0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.192ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ov7670_pclk2 = PERIOD TIMEGRP "ov7670_pclk2" 62.5 ns HIGH 50% INPUT_JITTER
        0.1 ns;
--------------------------------------------------------------------------------
Slack: 59.308ns (period - (min low pulse limit / (low pulse / period)))
  Period: 62.500ns
  Low pulse: 31.250ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/latched_d<0>/SR
  Logical resource: inst_ov7670capt1/latched_d_0/SR
  Location pin: SLICE_X76Y98.SR
  Clock network: stop_capture
--------------------------------------------------------------------------------
Slack: 59.308ns (period - (min high pulse limit / (high pulse / period)))
  Period: 62.500ns
  High pulse: 31.250ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/latched_d<0>/SR
  Logical resource: inst_ov7670capt1/latched_d_0/SR
  Location pin: SLICE_X76Y98.SR
  Clock network: stop_capture
--------------------------------------------------------------------------------
Slack: 59.308ns (period - (min low pulse limit / (low pulse / period)))
  Period: 62.500ns
  Low pulse: 31.250ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/latched_d<1>/SR
  Logical resource: inst_ov7670capt1/latched_d_1/SR
  Location pin: SLICE_X63Y98.SR
  Clock network: stop_capture
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ov7670_pclk3 = PERIOD TIMEGRP "ov7670_pclk3" 62.5 ns HIGH 
50% INPUT_JITTER         0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.192ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ov7670_pclk3 = PERIOD TIMEGRP "ov7670_pclk3" 62.5 ns HIGH 50% INPUT_JITTER
        0.1 ns;
--------------------------------------------------------------------------------
Slack: 59.308ns (period - (min low pulse limit / (low pulse / period)))
  Period: 62.500ns
  Low pulse: 31.250ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/latched_d<0>/SR
  Logical resource: inst_ov7670capt1/latched_d_0/SR
  Location pin: SLICE_X76Y98.SR
  Clock network: stop_capture
--------------------------------------------------------------------------------
Slack: 59.308ns (period - (min high pulse limit / (high pulse / period)))
  Period: 62.500ns
  High pulse: 31.250ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/latched_d<0>/SR
  Logical resource: inst_ov7670capt1/latched_d_0/SR
  Location pin: SLICE_X76Y98.SR
  Clock network: stop_capture
--------------------------------------------------------------------------------
Slack: 59.308ns (period - (min low pulse limit / (low pulse / period)))
  Period: 62.500ns
  Low pulse: 31.250ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/latched_d<1>/SR
  Logical resource: inst_ov7670capt1/latched_d_1/SR
  Location pin: SLICE_X63Y98.SR
  Clock network: stop_capture
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ov7670_pclk4 = PERIOD TIMEGRP "ov7670_pclk4" 62.5 ns HIGH 
50% INPUT_JITTER         0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 776 paths analyzed, 436 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.388ns.
--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/d_latch_6 (SLICE_X59Y74.G3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     26.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_href (FF)
  Destination:          inst_ov7670capt1/d_latch_6 (FF)
  Requirement:          31.250ns
  Data Path Delay:      5.058ns (Levels of Logic = 1)
  Clock Path Skew:      -0.086ns (0.084 - 0.170)
  Source Clock:         o_jc_0_OBUF falling at 31.250ns
  Destination Clock:    o_jc_0_OBUF rising at 62.500ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_href to inst_ov7670capt1/d_latch_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y99.XQ      Tcko                  0.591   inst_ov7670capt1/latched_href
                                                       inst_ov7670capt1/latched_href
    SLICE_X59Y74.G3      net (fanout=17)       3.630   inst_ov7670capt1/latched_href
    SLICE_X59Y74.CLK     Tgck                  0.837   inst_ov7670capt1/d_latch<7>
                                                       inst_ov7670capt1/d_latch_mux0001<6>1
                                                       inst_ov7670capt1/d_latch_6
    -------------------------------------------------  ---------------------------
    Total                                      5.058ns (1.428ns logic, 3.630ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/address_9 (SLICE_X58Y59.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     26.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_vsync (FF)
  Destination:          inst_ov7670capt1/address_9 (FF)
  Requirement:          31.250ns
  Data Path Delay:      5.064ns (Levels of Logic = 1)
  Clock Path Skew:      -0.059ns (0.128 - 0.187)
  Source Clock:         o_jc_0_OBUF falling at 31.250ns
  Destination Clock:    o_jc_0_OBUF rising at 62.500ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_vsync to inst_ov7670capt1/address_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y94.YQ      Tcko                  0.652   inst_ov7670capt1/latched_vsync
                                                       inst_ov7670capt1/latched_vsync
    SLICE_X58Y62.F1      net (fanout=16)       1.981   inst_ov7670capt1/latched_vsync
    SLICE_X58Y62.X       Tilo                  0.759   inst_ov7670capt1/address<14>
                                                       inst_ov7670capt1/address_not00011
    SLICE_X58Y59.CE      net (fanout=8)        1.117   inst_ov7670capt1/address_not0001
    SLICE_X58Y59.CLK     Tceck                 0.555   inst_ov7670capt1/address<9>
                                                       inst_ov7670capt1/address_9
    -------------------------------------------------  ---------------------------
    Total                                      5.064ns (1.966ns logic, 3.098ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     58.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/we_reg (FF)
  Destination:          inst_ov7670capt1/address_9 (FF)
  Requirement:          62.500ns
  Data Path Delay:      3.790ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         o_jc_0_OBUF rising at 0.000ns
  Destination Clock:    o_jc_0_OBUF rising at 62.500ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/we_reg to inst_ov7670capt1/address_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y66.YQ      Tcko                  0.652   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/we_reg
    SLICE_X58Y62.F3      net (fanout=21)       0.707   inst_ov7670capt1/we_reg
    SLICE_X58Y62.X       Tilo                  0.759   inst_ov7670capt1/address<14>
                                                       inst_ov7670capt1/address_not00011
    SLICE_X58Y59.CE      net (fanout=8)        1.117   inst_ov7670capt1/address_not0001
    SLICE_X58Y59.CLK     Tceck                 0.555   inst_ov7670capt1/address<9>
                                                       inst_ov7670capt1/address_9
    -------------------------------------------------  ---------------------------
    Total                                      3.790ns (1.966ns logic, 1.824ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/address_8 (SLICE_X58Y59.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     26.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_vsync (FF)
  Destination:          inst_ov7670capt1/address_8 (FF)
  Requirement:          31.250ns
  Data Path Delay:      5.064ns (Levels of Logic = 1)
  Clock Path Skew:      -0.059ns (0.128 - 0.187)
  Source Clock:         o_jc_0_OBUF falling at 31.250ns
  Destination Clock:    o_jc_0_OBUF rising at 62.500ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_vsync to inst_ov7670capt1/address_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y94.YQ      Tcko                  0.652   inst_ov7670capt1/latched_vsync
                                                       inst_ov7670capt1/latched_vsync
    SLICE_X58Y62.F1      net (fanout=16)       1.981   inst_ov7670capt1/latched_vsync
    SLICE_X58Y62.X       Tilo                  0.759   inst_ov7670capt1/address<14>
                                                       inst_ov7670capt1/address_not00011
    SLICE_X58Y59.CE      net (fanout=8)        1.117   inst_ov7670capt1/address_not0001
    SLICE_X58Y59.CLK     Tceck                 0.555   inst_ov7670capt1/address<9>
                                                       inst_ov7670capt1/address_8
    -------------------------------------------------  ---------------------------
    Total                                      5.064ns (1.966ns logic, 3.098ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     58.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/we_reg (FF)
  Destination:          inst_ov7670capt1/address_8 (FF)
  Requirement:          62.500ns
  Data Path Delay:      3.790ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         o_jc_0_OBUF rising at 0.000ns
  Destination Clock:    o_jc_0_OBUF rising at 62.500ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/we_reg to inst_ov7670capt1/address_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y66.YQ      Tcko                  0.652   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/we_reg
    SLICE_X58Y62.F3      net (fanout=21)       0.707   inst_ov7670capt1/we_reg
    SLICE_X58Y62.X       Tilo                  0.759   inst_ov7670capt1/address<14>
                                                       inst_ov7670capt1/address_not00011
    SLICE_X58Y59.CE      net (fanout=8)        1.117   inst_ov7670capt1/address_not0001
    SLICE_X58Y59.CLK     Tceck                 0.555   inst_ov7670capt1/address<9>
                                                       inst_ov7670capt1/address_8
    -------------------------------------------------  ---------------------------
    Total                                      3.790ns (1.966ns logic, 1.824ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ov7670_pclk4 = PERIOD TIMEGRP "ov7670_pclk4" 62.5 ns HIGH 50% INPUT_JITTER
        0.1 ns;
--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s3_init.ram/dpram.dp9x9.ram.A (RAMB16_X1Y8.DIA1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.650ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/d_latch_9 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s3_init.ram/dpram.dp9x9.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.656ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.108 - 0.102)
  Source Clock:         o_jc_0_OBUF rising at 62.500ns
  Destination Clock:    o_jc_0_OBUF rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/d_latch_9 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s3_init.ram/dpram.dp9x9.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y67.XQ      Tcko                  0.473   inst_ov7670capt1/d_latch<9>
                                                       inst_ov7670capt1/d_latch_9
    RAMB16_X1Y8.DIA1     net (fanout=3)        0.309   inst_ov7670capt1/d_latch<9>
    RAMB16_X1Y8.CLKA     Tbckd       (-Th)     0.126   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s3_init.ram/dpram.dp9x9.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s3_init.ram/dpram.dp9x9.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      0.656ns (0.347ns logic, 0.309ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s3_init.ram/dpram.dp9x9.ram.A (RAMB16_X1Y8.DIA3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.653ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/d_latch_11 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s3_init.ram/dpram.dp9x9.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.661ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.108 - 0.100)
  Source Clock:         o_jc_0_OBUF rising at 62.500ns
  Destination Clock:    o_jc_0_OBUF rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/d_latch_11 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s3_init.ram/dpram.dp9x9.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y68.XQ      Tcko                  0.473   inst_ov7670capt1/d_latch<11>
                                                       inst_ov7670capt1/d_latch_11
    RAMB16_X1Y8.DIA3     net (fanout=3)        0.314   inst_ov7670capt1/d_latch<11>
    RAMB16_X1Y8.CLKA     Tbckd       (-Th)     0.126   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s3_init.ram/dpram.dp9x9.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s3_init.ram/dpram.dp9x9.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      0.661ns (0.347ns logic, 0.314ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------

Paths for end point inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s3_init.ram/dpram.dp9x9.ram.A (RAMB16_X1Y8.DIA2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.663ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/d_latch_10 (FF)
  Destination:          inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s3_init.ram/dpram.dp9x9.ram.A (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.671ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.108 - 0.100)
  Source Clock:         o_jc_0_OBUF rising at 62.500ns
  Destination Clock:    o_jc_0_OBUF rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/d_latch_10 to inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s3_init.ram/dpram.dp9x9.ram.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y68.YQ      Tcko                  0.470   inst_ov7670capt1/d_latch<11>
                                                       inst_ov7670capt1/d_latch_10
    RAMB16_X1Y8.DIA2     net (fanout=3)        0.327   inst_ov7670capt1/d_latch<10>
    RAMB16_X1Y8.CLKA     Tbckd       (-Th)     0.126   inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s3_init.ram/dpram.dp9x9.ram
                                                       inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/s3_init.ram/dpram.dp9x9.ram.A
    -------------------------------------------------  ---------------------------
    Total                                      0.671ns (0.344ns logic, 0.327ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ov7670_pclk4 = PERIOD TIMEGRP "ov7670_pclk4" 62.5 ns HIGH 50% INPUT_JITTER
        0.1 ns;
--------------------------------------------------------------------------------
Slack: 59.308ns (period - (min low pulse limit / (low pulse / period)))
  Period: 62.500ns
  Low pulse: 31.250ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/latched_d<0>/SR
  Logical resource: inst_ov7670capt1/latched_d_0/SR
  Location pin: SLICE_X76Y98.SR
  Clock network: stop_capture
--------------------------------------------------------------------------------
Slack: 59.308ns (period - (min high pulse limit / (high pulse / period)))
  Period: 62.500ns
  High pulse: 31.250ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/latched_d<0>/SR
  Logical resource: inst_ov7670capt1/latched_d_0/SR
  Location pin: SLICE_X76Y98.SR
  Clock network: stop_capture
--------------------------------------------------------------------------------
Slack: 59.308ns (period - (min low pulse limit / (low pulse / period)))
  Period: 62.500ns
  Low pulse: 31.250ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/latched_d<1>/SR
  Logical resource: inst_ov7670capt1/latched_d_1/SR
  Location pin: SLICE_X63Y98.SR
  Clock network: stop_capture
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clkcam
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkcam         |    9.860|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk1   |    7.991|    5.194|         |         |
ov7670_pclk2   |    7.991|    5.194|         |         |
ov7670_pclk3   |    7.991|    5.194|         |         |
ov7670_pclk4   |    7.991|    5.194|         |         |
sw<0>          |    7.991|    5.194|         |         |
sw<1>          |    7.991|    5.194|         |         |
sw<2>          |    7.991|    5.194|         |         |
sw<3>          |    7.991|    5.194|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk1   |    7.991|    5.194|         |         |
ov7670_pclk2   |    7.991|    5.194|         |         |
ov7670_pclk3   |    7.991|    5.194|         |         |
ov7670_pclk4   |    7.991|    5.194|         |         |
sw<0>          |    7.991|    5.194|         |         |
sw<1>          |    7.991|    5.194|         |         |
sw<2>          |    7.991|    5.194|         |         |
sw<3>          |    7.991|    5.194|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk3
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk1   |    7.991|    5.194|         |         |
ov7670_pclk2   |    7.991|    5.194|         |         |
ov7670_pclk3   |    7.991|    5.194|         |         |
ov7670_pclk4   |    7.991|    5.194|         |         |
sw<0>          |    7.991|    5.194|         |         |
sw<1>          |    7.991|    5.194|         |         |
sw<2>          |    7.991|    5.194|         |         |
sw<3>          |    7.991|    5.194|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk4
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk1   |    7.991|    5.194|         |         |
ov7670_pclk2   |    7.991|    5.194|         |         |
ov7670_pclk3   |    7.991|    5.194|         |         |
ov7670_pclk4   |    7.991|    5.194|         |         |
sw<0>          |    7.991|    5.194|         |         |
sw<1>          |    7.991|    5.194|         |         |
sw<2>          |    7.991|    5.194|         |         |
sw<3>          |    7.991|    5.194|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sw<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk1   |    7.991|    5.194|         |         |
ov7670_pclk2   |    7.991|    5.194|         |         |
ov7670_pclk3   |    7.991|    5.194|         |         |
ov7670_pclk4   |    7.991|    5.194|         |         |
sw<0>          |    7.991|    5.194|         |         |
sw<1>          |    7.991|    5.194|         |         |
sw<2>          |    7.991|    5.194|         |         |
sw<3>          |    7.991|    5.194|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sw<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk1   |    7.991|    5.194|         |         |
ov7670_pclk2   |    7.991|    5.194|         |         |
ov7670_pclk3   |    7.991|    5.194|         |         |
ov7670_pclk4   |    7.991|    5.194|         |         |
sw<0>          |    7.991|    5.194|         |         |
sw<1>          |    7.991|    5.194|         |         |
sw<2>          |    7.991|    5.194|         |         |
sw<3>          |    7.991|    5.194|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sw<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk1   |    7.991|    5.194|         |         |
ov7670_pclk2   |    7.991|    5.194|         |         |
ov7670_pclk3   |    7.991|    5.194|         |         |
ov7670_pclk4   |    7.991|    5.194|         |         |
sw<0>          |    7.991|    5.194|         |         |
sw<1>          |    7.991|    5.194|         |         |
sw<2>          |    7.991|    5.194|         |         |
sw<3>          |    7.991|    5.194|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sw<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk1   |    7.991|    5.194|         |         |
ov7670_pclk2   |    7.991|    5.194|         |         |
ov7670_pclk3   |    7.991|    5.194|         |         |
ov7670_pclk4   |    7.991|    5.194|         |         |
sw<0>          |    7.991|    5.194|         |         |
sw<1>          |    7.991|    5.194|         |         |
sw<2>          |    7.991|    5.194|         |         |
sw<3>          |    7.991|    5.194|         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 18974 paths, 0 nets, and 3830 connections

Design statistics:
   Minimum period:  10.388ns{1}   (Maximum frequency:  96.265MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Aug 14 14:13:42 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 380 MB



