{"vcs1":{"timestamp_begin":1768605914.473218295, "rt":24.78, "ut":10.12, "st":0.95}}
{"vcselab":{"timestamp_begin":1768605939.317790580, "rt":1.29, "ut":0.47, "st":0.04}}
{"link":{"timestamp_begin":1768605940.684456220, "rt":3.12, "ut":0.24, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1768605913.767712017}
{"VCS_COMP_START_TIME": 1768605913.767712017}
{"VCS_COMP_END_TIME": 1768605991.461087378}
{"VCS_USER_OPTIONS": "-gui -full64 -R -debug_access+pp -debug_region+cell+encrypt +vcs +dumparrays +vcd +vcdpluson -P /softs/synopsys/verdi/T-2022.06-1/share/PLI/VCS/LINUX64/novas.tab /softs/synopsys/verdi/T-2022.06-1/share/PLI/VCS/LINUX64/pli.a +define +DUMPFSDB -kdb -lca -l comp.log +v2k +lint=TFIPC-L +verilog2001 -sverilog /dkits/tsmc/65nm/IP_65nm/LP/STDCELL_IO/designPackage/stclib/9-track/Front_End/verilog/tcbn65lphvt_200a/tcbn65lphvt.v /dkits/tsmc/65nm/IP_65nm/LP/STDCELL_IO/designPackage/stclib/9-track/Front_End/verilog/tcbn65lp_200a/tcbn65lp.v /home/hdeng/ic/iEEG_Transformer_Project2/Scripts/Syn/newMAC_v3/newMAC_v3.v /home/hdeng/ic/iEEG_Transformer_Project2/Scripts/Syn/traditionalMac/traditionalMac.v /home/hdeng/ic/iEEG_Transformer_Project2/RTL/new_MAC_PE/newMAC_tb.sv -o simv"}
{"vcs1": {"peak_mem": 52724}}
{"stitch_vcselab": {"peak_mem": 53065}}
