<?xml version='1.0' encoding='UTF-8'?>
<DOC><DOCNO>  ZF207-084-786  </DOCNO><DOCID>07 084 786.andO;</DOCID><JOURNAL>Electronic Engineering Times  Feb 20 1989 n526 p61(3).andM;</JOURNAL><TITLE>Selecting an appropriate logic simulation program.andO;</TITLE><AUTHOR>Smith, Robert P.andM;</AUTHOR><TEXT><ABSTRACT>In selecting a logic-simulation program, the user needs to keepthe goal in mind of maximizing engineering productivity.andP;  Programsvary widely in performance characteristics and user interfaceproperties.andP;  Three debug loops are representative of actualcircuit development cycles: change-trace loop, change-stimulusloop and change-net-list loop.andP;  The environment and raw speed ofsimulation are critical to performance of change-trace and changestimulus loops.andP;  Combining hardware simulation and logic synthesiscan reduce time spend in the change-net-list loop.andP;  The IkosSystems incremental logic synthesis (ILS) process is described indetail.andM;</ABSTRACT></TEXT><DESCRIPT>Company:   Ikos Systems Inc. (products).andO;Topic:     Logic CircuitrySimulation of Computer SystemsDebugging ToolsLoops.andO;Feature:   illustrationchart.andO;Caption:   Three debug loops, Modulo-8 counter, Modulo-6 counter. (chart)andM;</DESCRIPT></DOC>