INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/RISC-V/RegFile_InstrMem/RegFile_InstrMem.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-2458] undeclared symbol pC, assumed default net type wire [C:/Projects/RISC-V/RegFile_InstrMem/RegFile_InstrMem.srcs/sources_1/new/DataPath.v:64]
INFO: [VRFC 10-2458] undeclared symbol d1, assumed default net type wire [C:/Projects/RISC-V/RegFile_InstrMem/RegFile_InstrMem.srcs/sources_1/new/DataPath.v:76]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/RISC-V/RegFile_InstrMem/RegFile_InstrMem.srcs/sources_1/new/FlipFlop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FlipFlop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/RISC-V/RegFile_InstrMem/RegFile_InstrMem.srcs/sources_1/new/HalfAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HalfAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/RISC-V/RegFile_InstrMem/RegFile_InstrMem.srcs/sources_1/new/ImmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/RISC-V/RegFile_InstrMem/RegFile_InstrMem.srcs/sources_1/new/InstMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/RISC-V/RegFile_InstrMem/RegFile_InstrMem.srcs/sources_1/new/MUX21.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX21
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/RISC-V/RegFile_InstrMem/RegFile_InstrMem.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/alu_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_32
INFO: [VRFC 10-2458] undeclared symbol ALU_out, assumed default net type wire [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/alu_32.v:37]
ERROR: [VRFC 10-963] invalid initialization in declaration [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/alu_32.v:30]
WARNING: [VRFC 10-3419] illegal initial value of output port 'Overflow' for module 'alu_32' ignored [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/alu_32.v:30]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Overflow is not permitted, left-hand side should be reg/integer/time/genvar [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/alu_32.v:42]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Carry_Out is not permitted, left-hand side should be reg/integer/time/genvar [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/alu_32.v:43]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Carry_Out is not permitted, left-hand side should be reg/integer/time/genvar [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/alu_32.v:55]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Overflow is not permitted, left-hand side should be reg/integer/time/genvar [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/alu_32.v:58]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Overflow is not permitted, left-hand side should be reg/integer/time/genvar [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/alu_32.v:60]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Overflow is not permitted, left-hand side should be reg/integer/time/genvar [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/alu_32.v:69]
ERROR: [VRFC 10-1280] procedural assignment to a non-register Overflow is not permitted, left-hand side should be reg/integer/time/genvar [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/alu_32.v:70]
ERROR: [VRFC 10-2865] module 'alu_32' ignored due to previous errors [C:/Projects/RISC-V/DataMemory_DataPath/DataMemory_DataPath.srcs/sources_1/new/alu_32.v:23]
