<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/R600InstrInfo.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">R600InstrInfo.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="R600InstrInfo_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- R600InstrInfo.cpp - R600 Instruction Information ------------------===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span><span class="comment"></span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">/// \file</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/// R600 Implementation of TargetInstrInfo.</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"></span><span class="comment">//</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;</div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="R600InstrInfo_8h.html">R600InstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPU_8h.html">AMDGPU.h</a>&quot;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUInstrInfo_8h.html">AMDGPUInstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUSubtarget_8h.html">AMDGPUSubtarget.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="R600Defines_8h.html">R600Defines.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="R600FrameLowering_8h.html">R600FrameLowering.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="R600RegisterInfo_8h.html">R600RegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUMCTargetDesc_8h.html">MCTargetDesc/AMDGPUMCTargetDesc.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUBaseInfo_8h.html">Utils/AMDGPUBaseInfo.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="BitVector_8h.html">llvm/ADT/BitVector.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SmallSet_8h.html">llvm/ADT/SmallSet.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SmallVector_8h.html">llvm/ADT/SmallVector.h</a>&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineBasicBlock_8h.html">llvm/CodeGen/MachineBasicBlock.h</a>&quot;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFrameInfo_8h.html">llvm/CodeGen/MachineFrameInfo.h</a>&quot;</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFunction_8h.html">llvm/CodeGen/MachineFunction.h</a>&quot;</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstr_8h.html">llvm/CodeGen/MachineInstr.h</a>&quot;</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstrBuilder_8h.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineOperand_8h.html">llvm/CodeGen/MachineOperand.h</a>&quot;</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineRegisterInfo_8h.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetRegisterInfo_8h.html">llvm/CodeGen/TargetRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetSubtargetInfo_8h.html">llvm/CodeGen/TargetSubtargetInfo.h</a>&quot;</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Support_2ErrorHandling_8h.html">llvm/Support/ErrorHandling.h</a>&quot;</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &lt;algorithm&gt;</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#include &lt;cassert&gt;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#include &lt;cstdint&gt;</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#include &lt;cstring&gt;</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#include &lt;iterator&gt;</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#include &lt;utility&gt;</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#include &lt;vector&gt;</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#define GET_INSTRINFO_CTOR_DTOR</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &quot;R600GenDFAPacketizer.inc&quot;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="R600InstrInfo_8cpp.html#a5d99008fb7e5cdc4774786d0743a2c4f">   49</a></span>&#160;<span class="preprocessor">#define GET_INSTRINFO_CTOR_DTOR</span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="R600InstrInfo_8cpp.html#a68cd09032654ae05bb2a11b7c60a1cdd">   50</a></span>&#160;<span class="preprocessor">#define GET_INSTRMAP_INFO</span></div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="R600InstrInfo_8cpp.html#a16f11ade4c7901484baa40cab9d0d011">   51</a></span>&#160;<span class="preprocessor">#define GET_INSTRINFO_NAMED_OPS</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#include &quot;R600GenInstrInfo.inc&quot;</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a1f6b4a34f38efcec5ce770e58c69220f">   54</a></span>&#160;<a class="code" href="classllvm_1_1R600InstrInfo.html#a1f6b4a34f38efcec5ce770e58c69220f">R600InstrInfo::R600InstrInfo</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1R600Subtarget.html">R600Subtarget</a> &amp;<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>)</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;  : <a class="code" href="classR600GenInstrInfo.html">R600GenInstrInfo</a>(-1, -1), RI(), ST(ST) {}</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a5bad3393698345347bc9ef02419fd8cd">   57</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a5bad3393698345347bc9ef02419fd8cd">R600InstrInfo::isVector</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">get</span>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()).TSFlags &amp; <a class="code" href="namespaceR600__InstFlag.html#a23106439cc906be24dc8953eedd3940da9fcf11654df8fda1a017ac888e522f8c">R600_InstFlag::VECTOR</a>;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;}</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a09a1b90115b4aac78077a61018aa7f40">   61</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a09a1b90115b4aac78077a61018aa7f40">R600InstrInfo::copyPhysReg</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;                                <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;                                <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL, <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> DestReg,</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;                                <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> SrcReg, <span class="keywordtype">bool</span> KillSrc)<span class="keyword"> const </span>{</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;  <span class="keywordtype">unsigned</span> VectorComponents = 0;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  <span class="keywordflow">if</span> ((R600::R600_Reg128RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg) ||</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;      R600::R600_Reg128VerticalRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg)) &amp;&amp;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;      (R600::R600_Reg128RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(SrcReg) ||</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;       R600::R600_Reg128VerticalRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(SrcReg))) {</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;    VectorComponents = 4;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span>((R600::R600_Reg64RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg) ||</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;            R600::R600_Reg64VerticalRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(DestReg)) &amp;&amp;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;            (R600::R600_Reg64RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(SrcReg) ||</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;             R600::R600_Reg64VerticalRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(SrcReg))) {</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    VectorComponents = 2;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;  }</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  <span class="keywordflow">if</span> (VectorComponents &gt; 0) {</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; VectorComponents; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>++) {</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;      <span class="keywordtype">unsigned</span> SubRegIndex = <a class="code" href="structllvm_1_1AMDGPURegisterInfo.html#a92eaf16a3f17dbb2598ffdbdd8f196d3">AMDGPURegisterInfo::getSubRegFromChannel</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;      <a class="code" href="classllvm_1_1R600InstrInfo.html#a030150151483c64bff02ae4f89a50c96">buildDefaultInstruction</a>(MBB, MI, R600::MOV,</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;                              RI.getSubReg(DestReg, SubRegIndex),</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;                              RI.getSubReg(SrcReg, SubRegIndex))</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;                              .addReg(DestReg,</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;                                      <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a> | <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>);</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;    }</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *NewMI = <a class="code" href="classllvm_1_1R600InstrInfo.html#a030150151483c64bff02ae4f89a50c96">buildDefaultInstruction</a>(MBB, MI, R600::MOV,</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;                                                  DestReg, SrcReg);</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    NewMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(<a class="code" href="classllvm_1_1R600InstrInfo.html#addaf6e56f2c83eb6d2300026c5430c6d">getOperandIdx</a>(*NewMI, R600::OpName::src0))</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;                                    .<a class="code" href="classllvm_1_1MachineOperand.html#a8a82683fccdef8a5ef772ef03277aee7">setIsKill</a>(KillSrc);</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;  }</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;}</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">/// \returns true if \p MBBI can be moved into a new basic.</span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a50503e8c79cfae86f42c25b30c4dee2d">   96</a></span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a50503e8c79cfae86f42c25b30c4dee2d">R600InstrInfo::isLegalToSplitMBBAt</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;                                       <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MBBI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineOperand.html">MachineInstr::const_mop_iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = MBBI-&gt;operands_begin(),</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;                                        <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = MBBI-&gt;operands_end(); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;isReg() &amp;&amp; !<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getReg()) &amp;&amp; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;isUse() &amp;&amp;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;        RI.<a class="code" href="structllvm_1_1R600RegisterInfo.html#acbaf178fb64f5547e442bfd17f94573b">isPhysRegLiveAcrossClauses</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getReg()))</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  }</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;}</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a1fddf85baa47d23103126f2a45ea3a4e">  107</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a1fddf85baa47d23103126f2a45ea3a4e">R600InstrInfo::isMov</a>(<span class="keywordtype">unsigned</span> Opcode)<span class="keyword"> const </span>{</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;  <span class="keywordflow">switch</span>(Opcode) {</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;  <span class="keywordflow">case</span> R600::MOV:</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;  <span class="keywordflow">case</span> R600::MOV_IMM_F32:</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;  <span class="keywordflow">case</span> R600::MOV_IMM_I32:</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;  }</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;}</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a7f44398d0ba1f70349d99b68940febde">  118</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a7f44398d0ba1f70349d99b68940febde">R600InstrInfo::isReductionOp</a>(<span class="keywordtype">unsigned</span> Opcode)<span class="keyword"> const </span>{</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;}</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a891797e1ad8f29e9ed5d3443f10dc82e">  122</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a891797e1ad8f29e9ed5d3443f10dc82e">R600InstrInfo::isCubeOp</a>(<span class="keywordtype">unsigned</span> Opcode)<span class="keyword"> const </span>{</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;  <span class="keywordflow">switch</span>(Opcode) {</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    <span class="keywordflow">default</span>: <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    <span class="keywordflow">case</span> R600::CUBE_r600_pseudo:</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    <span class="keywordflow">case</span> R600::CUBE_r600_real:</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    <span class="keywordflow">case</span> R600::CUBE_eg_pseudo:</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    <span class="keywordflow">case</span> R600::CUBE_eg_real:</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;  }</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;}</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#ad80e1e5645d57c506cb63732f576ce81">  133</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#ad80e1e5645d57c506cb63732f576ce81">R600InstrInfo::isALUInstr</a>(<span class="keywordtype">unsigned</span> Opcode)<span class="keyword"> const </span>{</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;  <span class="keywordtype">unsigned</span> TargetFlags = <span class="keyword">get</span>(Opcode).TSFlags;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;  <span class="keywordflow">return</span> (TargetFlags &amp; <a class="code" href="namespaceR600__InstFlag.html#a23106439cc906be24dc8953eedd3940da756c9e9957dd5d8182f18147ae32a1ee">R600_InstFlag::ALU_INST</a>);</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;}</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a1215beb8e209f4246f9809770be405d9">  139</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a1215beb8e209f4246f9809770be405d9">R600InstrInfo::hasInstrModifiers</a>(<span class="keywordtype">unsigned</span> Opcode)<span class="keyword"> const </span>{</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  <span class="keywordtype">unsigned</span> TargetFlags = <span class="keyword">get</span>(Opcode).TSFlags;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;  <span class="keywordflow">return</span> ((TargetFlags &amp; <a class="code" href="namespaceR600__InstFlag.html#a23106439cc906be24dc8953eedd3940da5c7761a47418fadaea243842b44f7c7d">R600_InstFlag::OP1</a>) |</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;          (TargetFlags &amp; <a class="code" href="namespaceR600__InstFlag.html#a23106439cc906be24dc8953eedd3940da282bbf9f0d832c637c954069fd93a16d">R600_InstFlag::OP2</a>) |</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;          (TargetFlags &amp; <a class="code" href="namespaceR600__InstFlag.html#a23106439cc906be24dc8953eedd3940da65fb6d999803c0872b80b25f3c77a893">R600_InstFlag::OP3</a>));</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;}</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a89de148c8666da38bdf2b414f9e254ec">  147</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a89de148c8666da38bdf2b414f9e254ec">R600InstrInfo::isLDSInstr</a>(<span class="keywordtype">unsigned</span> Opcode)<span class="keyword"> const </span>{</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;  <span class="keywordtype">unsigned</span> TargetFlags = <span class="keyword">get</span>(Opcode).TSFlags;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;  <span class="keywordflow">return</span> ((TargetFlags &amp; <a class="code" href="namespaceR600__InstFlag.html#a23106439cc906be24dc8953eedd3940da235b9c63d7ec658a5b8b478667388870">R600_InstFlag::LDS_1A</a>) |</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;          (TargetFlags &amp; <a class="code" href="namespaceR600__InstFlag.html#a23106439cc906be24dc8953eedd3940daa34c84dd5b6e2f1591e971fbe5f08467">R600_InstFlag::LDS_1A1D</a>) |</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;          (TargetFlags &amp; <a class="code" href="namespaceR600__InstFlag.html#a23106439cc906be24dc8953eedd3940dab4b8bb828479e92fedd7719ef824ded9">R600_InstFlag::LDS_1A2D</a>));</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;}</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;</div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#ab64e90b1e671bf82b2dbcc831d63ddbf">  155</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#ab64e90b1e671bf82b2dbcc831d63ddbf">R600InstrInfo::isLDSRetInstr</a>(<span class="keywordtype">unsigned</span> Opcode)<span class="keyword"> const </span>{</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a89de148c8666da38bdf2b414f9e254ec">isLDSInstr</a>(Opcode) &amp;&amp; <a class="code" href="classllvm_1_1R600InstrInfo.html#addaf6e56f2c83eb6d2300026c5430c6d">getOperandIdx</a>(Opcode, R600::OpName::dst) != -1;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;}</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a507703ee09a583ff911a8d09cd409b68">  159</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a507703ee09a583ff911a8d09cd409b68">R600InstrInfo::canBeConsideredALU</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1R600InstrInfo.html#ad80e1e5645d57c506cb63732f576ce81">isALUInstr</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()))</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1R600InstrInfo.html#a5bad3393698345347bc9ef02419fd8cd">isVector</a>(MI) || <a class="code" href="classllvm_1_1R600InstrInfo.html#a891797e1ad8f29e9ed5d3443f10dc82e">isCubeOp</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()))</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;  <span class="keywordflow">case</span> R600::PRED_X:</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  <span class="keywordflow">case</span> R600::INTERP_PAIR_XY:</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  <span class="keywordflow">case</span> R600::INTERP_PAIR_ZW:</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  <span class="keywordflow">case</span> R600::INTERP_VEC_LOAD:</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;  <span class="keywordflow">case</span> R600::COPY:</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  <span class="keywordflow">case</span> R600::DOT_4:</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  }</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;}</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;</div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a6b3de1aca767b960a302308f3c463317">  177</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a6b3de1aca767b960a302308f3c463317">R600InstrInfo::isTransOnly</a>(<span class="keywordtype">unsigned</span> Opcode)<span class="keyword"> const </span>{</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;  <span class="keywordflow">if</span> (ST.<a class="code" href="classllvm_1_1R600Subtarget.html#a6fc0932f0f72567eeaec4cdee4a492cf">hasCaymanISA</a>())</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;  <span class="keywordflow">return</span> (<span class="keyword">get</span>(Opcode).getSchedClass() == R600::Sched::TransALU);</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;}</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;</div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#ae4040056c150bccdd7d14849ffa9486d">  183</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a6b3de1aca767b960a302308f3c463317">R600InstrInfo::isTransOnly</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a6b3de1aca767b960a302308f3c463317">isTransOnly</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>());</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;}</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;</div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#adbb5663da5534317c035227ab390bf36">  187</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#adbb5663da5534317c035227ab390bf36">R600InstrInfo::isVectorOnly</a>(<span class="keywordtype">unsigned</span> Opcode)<span class="keyword"> const </span>{</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;  <span class="keywordflow">return</span> (<span class="keyword">get</span>(Opcode).getSchedClass() == R600::Sched::VecALU);</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;}</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a0aa7e2ed9eabcb9cc26a590209d53d9d">  191</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#adbb5663da5534317c035227ab390bf36">R600InstrInfo::isVectorOnly</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#adbb5663da5534317c035227ab390bf36">isVectorOnly</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>());</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;}</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;</div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#add24e1463a36a613e008ed84227b4785">  195</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#add24e1463a36a613e008ed84227b4785">R600InstrInfo::isExport</a>(<span class="keywordtype">unsigned</span> Opcode)<span class="keyword"> const </span>{</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;  <span class="keywordflow">return</span> (<span class="keyword">get</span>(Opcode).TSFlags &amp; <a class="code" href="namespaceR600__InstFlag.html#a23106439cc906be24dc8953eedd3940da3c896030b8fb10a4fefaffd08e5c5918">R600_InstFlag::IS_EXPORT</a>);</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;}</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;</div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a0220f9eee026db654316584948dede8d">  199</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a0220f9eee026db654316584948dede8d">R600InstrInfo::usesVertexCache</a>(<span class="keywordtype">unsigned</span> Opcode)<span class="keyword"> const </span>{</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;  <span class="keywordflow">return</span> ST.<a class="code" href="classllvm_1_1R600Subtarget.html#a19c3c6f49063d3c18697de41a145035d">hasVertexCache</a>() &amp;&amp; <a class="code" href="R600Defines_8h.html#a39081f15fe8b8f49b5476e7a23fb735c">IS_VTX</a>(<span class="keyword">get</span>(Opcode));</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;}</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;</div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#abbae172c51615eb52ec12f0af642de64">  203</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a0220f9eee026db654316584948dede8d">R600InstrInfo::usesVertexCache</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;  <span class="keywordflow">return</span> !<a class="code" href="namespacellvm_1_1AMDGPU.html#a5688c3d8cf734f824f2637b7bc91e2cb">AMDGPU::isCompute</a>(MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">getCallingConv</a>()) &amp;&amp;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;         <a class="code" href="classllvm_1_1R600InstrInfo.html#a0220f9eee026db654316584948dede8d">usesVertexCache</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>());</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;}</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;</div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a2a26ade8a5837be3ac8373a6edc81350">  209</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a2a26ade8a5837be3ac8373a6edc81350">R600InstrInfo::usesTextureCache</a>(<span class="keywordtype">unsigned</span> Opcode)<span class="keyword"> const </span>{</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;  <span class="keywordflow">return</span> (!ST.<a class="code" href="classllvm_1_1R600Subtarget.html#a19c3c6f49063d3c18697de41a145035d">hasVertexCache</a>() &amp;&amp; <a class="code" href="R600Defines_8h.html#a39081f15fe8b8f49b5476e7a23fb735c">IS_VTX</a>(<span class="keyword">get</span>(Opcode))) || <a class="code" href="R600Defines_8h.html#afa52d19180ca48825c8a2af55ebb3ee0">IS_TEX</a>(<span class="keyword">get</span>(Opcode));</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;}</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;</div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a228e67ed635dc4282489be7f3fc1c2e8">  213</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a2a26ade8a5837be3ac8373a6edc81350">R600InstrInfo::usesTextureCache</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>();</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  <span class="keywordflow">return</span> (<a class="code" href="namespacellvm_1_1AMDGPU.html#a5688c3d8cf734f824f2637b7bc91e2cb">AMDGPU::isCompute</a>(MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">getCallingConv</a>()) &amp;&amp;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;          <a class="code" href="classllvm_1_1R600InstrInfo.html#a0220f9eee026db654316584948dede8d">usesVertexCache</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>())) ||</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;          <a class="code" href="classllvm_1_1R600InstrInfo.html#a2a26ade8a5837be3ac8373a6edc81350">usesTextureCache</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>());</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;}</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;</div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a6051ea915d00d989d449bb69ab996d4b">  220</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a6051ea915d00d989d449bb69ab996d4b">R600InstrInfo::mustBeLastInClause</a>(<span class="keywordtype">unsigned</span> Opcode)<span class="keyword"> const </span>{</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;  <span class="keywordflow">switch</span> (Opcode) {</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;  <span class="keywordflow">case</span> R600::KILLGT:</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;  <span class="keywordflow">case</span> R600::GROUP_BARRIER:</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;  }</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;}</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;</div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a0aa3d48f55eef628d97bb21156177f19">  230</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a0aa3d48f55eef628d97bb21156177f19">R600InstrInfo::usesAddressRegister</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;  <span class="keywordflow">return</span> MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0012f75cbba71c9c29aac592ff3d6400">findRegisterUseOperandIdx</a>(R600::AR_X, <span class="keyword">false</span>, &amp;RI) != -1;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;}</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a3f981149d5958196da00178c5640d576">  234</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a3f981149d5958196da00178c5640d576">R600InstrInfo::definesAddressRegister</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  <span class="keywordflow">return</span> MI.<a class="code" href="classllvm_1_1MachineInstr.html#a23fcb3c9cc9602657a3de8aa9ed0457d">findRegisterDefOperandIdx</a>(R600::AR_X, <span class="keyword">false</span>, <span class="keyword">false</span>, &amp;RI) != -1;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;}</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;</div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#acbfbaa0e925b1f975b016053d752e899">  238</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#acbfbaa0e925b1f975b016053d752e899">R600InstrInfo::readsLDSSrcReg</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1R600InstrInfo.html#ad80e1e5645d57c506cb63732f576ce81">isALUInstr</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>())) {</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  }</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineOperand.html">MachineInstr::const_mop_iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0037ac891190e1408b04a48156c3368c">operands_begin</a>(),</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;                                        <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a6e6014fca5895fa5f9487ff7c79678b0">operands_end</a>();</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;       <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;isReg() || !<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;isUse() || <a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getReg()))</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;    <span class="keywordflow">if</span> (R600::R600_LDS_SRC_REGRegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getReg()))</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;  }</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;}</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;</div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#ab858beae728e107227a9e07759588087">  254</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#ab858beae728e107227a9e07759588087">R600InstrInfo::getSelIdx</a>(<span class="keywordtype">unsigned</span> Opcode, <span class="keywordtype">unsigned</span> SrcIdx)<span class="keyword"> const </span>{</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> SrcSelTable[][2] = {</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;    {R600::OpName::src0, R600::OpName::src0_sel},</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;    {R600::OpName::src1, R600::OpName::src1_sel},</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;    {R600::OpName::src2, R600::OpName::src2_sel},</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;    {R600::OpName::src0_X, R600::OpName::src0_sel_X},</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;    {R600::OpName::src0_Y, R600::OpName::src0_sel_Y},</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;    {R600::OpName::src0_Z, R600::OpName::src0_sel_Z},</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;    {R600::OpName::src0_W, R600::OpName::src0_sel_W},</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;    {R600::OpName::src1_X, R600::OpName::src1_sel_X},</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;    {R600::OpName::src1_Y, R600::OpName::src1_sel_Y},</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;    {R600::OpName::src1_Z, R600::OpName::src1_sel_Z},</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;    {R600::OpName::src1_W, R600::OpName::src1_sel_W}</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;  };</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span> &amp;Row : SrcSelTable) {</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1R600InstrInfo.html#addaf6e56f2c83eb6d2300026c5430c6d">getOperandIdx</a>(Opcode, Row[0]) == (<span class="keywordtype">int</span>)SrcIdx) {</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#addaf6e56f2c83eb6d2300026c5430c6d">getOperandIdx</a>(Opcode, Row[1]);</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;    }</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;  }</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;  <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;}</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;std::pair&lt;MachineOperand *, int64_t&gt;</a>, 3&gt;</div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#ae6f1cb7931164d888acd081fa41e6246">  278</a></span>&#160;<a class="code" href="classllvm_1_1R600InstrInfo.html#ae6f1cb7931164d888acd081fa41e6246">R600InstrInfo::getSrcs</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;std::pair&lt;MachineOperand *, int64_t&gt;</a>, 3&gt; Result;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == R600::DOT_4) {</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> OpTable[8][2] = {</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;      {R600::OpName::src0_X, R600::OpName::src0_sel_X},</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;      {R600::OpName::src0_Y, R600::OpName::src0_sel_Y},</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;      {R600::OpName::src0_Z, R600::OpName::src0_sel_Z},</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;      {R600::OpName::src0_W, R600::OpName::src0_sel_W},</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;      {R600::OpName::src1_X, R600::OpName::src1_sel_X},</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;      {R600::OpName::src1_Y, R600::OpName::src1_sel_Y},</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;      {R600::OpName::src1_Z, R600::OpName::src1_sel_Z},</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;      {R600::OpName::src1_W, R600::OpName::src1_sel_W},</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;    };</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> j = 0; j &lt; 8; j++) {</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;      <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO =</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;          MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(<a class="code" href="classllvm_1_1R600InstrInfo.html#addaf6e56f2c83eb6d2300026c5430c6d">getOperandIdx</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>(), OpTable[j][0]));</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;      <span class="keywordflow">if</span> (Reg == R600::ALU_CONST) {</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;        <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Sel =</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;            MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(<a class="code" href="classllvm_1_1R600InstrInfo.html#addaf6e56f2c83eb6d2300026c5430c6d">getOperandIdx</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>(), OpTable[j][1]));</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;        Result.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(std::make_pair(&amp;MO, Sel.<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>()));</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;      }</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;    }</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;    <span class="keywordflow">return</span> Result;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;  }</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> OpTable[3][2] = {</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;    {R600::OpName::src0, R600::OpName::src0_sel},</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;    {R600::OpName::src1, R600::OpName::src1_sel},</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;    {R600::OpName::src2, R600::OpName::src2_sel},</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;  };</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> j = 0; j &lt; 3; j++) {</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;    <span class="keywordtype">int</span> SrcIdx = <a class="code" href="classllvm_1_1R600InstrInfo.html#addaf6e56f2c83eb6d2300026c5430c6d">getOperandIdx</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>(), OpTable[j][0]);</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;    <span class="keywordflow">if</span> (SrcIdx &lt; 0)</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(SrcIdx);</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;    <span class="keywordflow">if</span> (Reg == R600::ALU_CONST) {</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;      <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Sel =</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;          MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(<a class="code" href="classllvm_1_1R600InstrInfo.html#addaf6e56f2c83eb6d2300026c5430c6d">getOperandIdx</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>(), OpTable[j][1]));</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;      Result.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(std::make_pair(&amp;MO, Sel.<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>()));</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;    }</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;    <span class="keywordflow">if</span> (Reg == R600::ALU_LITERAL_X) {</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;      <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Operand =</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;          MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(<a class="code" href="classllvm_1_1R600InstrInfo.html#addaf6e56f2c83eb6d2300026c5430c6d">getOperandIdx</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>(), R600::OpName::literal));</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;      <span class="keywordflow">if</span> (Operand.<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>()) {</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;        Result.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(std::make_pair(&amp;MO, Operand.<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>()));</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;      }</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Operand.<a class="code" href="classllvm_1_1MachineOperand.html#ab0d1155c8c38e84cbe387998fd2e517e">isGlobal</a>());</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;    }</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;    Result.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(std::make_pair(&amp;MO, 0));</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;  }</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;  <span class="keywordflow">return</span> Result;</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;}</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;std::vector&lt;std::pair&lt;int, unsigned&gt;&gt;</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;R600InstrInfo::ExtractSrcs(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1DenseMap.html">DenseMap&lt;unsigned, unsigned&gt;</a> &amp;PV,</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;                           <span class="keywordtype">unsigned</span> &amp;ConstCount)<span class="keyword"> const </span>{</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;  ConstCount = 0;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;  <span class="keyword">const</span> std::pair&lt;int, unsigned&gt; DummyPair(-1, 0);</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;  std::vector&lt;std::pair&lt;int, unsigned&gt;&gt; Result;</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;  <span class="keywordtype">unsigned</span> i = 0;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span> &amp;Src : <a class="code" href="classllvm_1_1R600InstrInfo.html#ae6f1cb7931164d888acd081fa41e6246">getSrcs</a>(MI)) {</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;    ++i;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = Src.first-&gt;getReg();</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;    <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a> = RI.getEncodingValue(Reg) &amp; 0xff;</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;    <span class="keywordflow">if</span> (Reg == R600::OQAP) {</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;      Result.push_back(std::make_pair(Index, 0U));</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;    }</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;    <span class="keywordflow">if</span> (PV.<a class="code" href="classllvm_1_1DenseMapBase.html#a0c047f127ed4380a6f383d70bec4eb94">find</a>(Reg) != PV.<a class="code" href="classllvm_1_1DenseMapBase.html#a65520b9c67759099e313d0f4e7b5ff9e">end</a>()) {</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;      <span class="comment">// 255 is used to tells its a PS/PV reg</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;      Result.push_back(std::make_pair(255, 0U));</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;    }</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;    <span class="keywordflow">if</span> (Index &gt; 127) {</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;      ConstCount++;</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;      Result.push_back(DummyPair);</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;    }</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;    <span class="keywordtype">unsigned</span> Chan = RI.<a class="code" href="structllvm_1_1R600RegisterInfo.html#a72acf2b975fb767795a57a6b72816cc8">getHWRegChan</a>(Reg);</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;    Result.push_back(std::make_pair(Index, Chan));</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;  }</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;  <span class="keywordflow">for</span> (; i &lt; 3; ++i)</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;    Result.push_back(DummyPair);</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;  <span class="keywordflow">return</span> Result;</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;}</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="keyword">static</span> std::vector&lt;std::pair&lt;int, unsigned&gt;&gt;</div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="R600InstrInfo_8cpp.html#ae52a3b9fa509347aed3a1703890d9a4b">  374</a></span>&#160;<a class="code" href="R600InstrInfo_8cpp.html#ae52a3b9fa509347aed3a1703890d9a4b">Swizzle</a>(std::vector&lt;std::pair&lt;int, unsigned&gt;&gt; Src,</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;        <a class="code" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">R600InstrInfo::BankSwizzle</a> Swz) {</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;  <span class="keywordflow">if</span> (Src[0] == Src[1])</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;    Src[1].first = -1;</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;  <span class="keywordflow">switch</span> (Swz) {</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a0832a5c3ff57aae92a383a07ee10062e">R600InstrInfo::ALU_VEC_012_SCL_210</a>:</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a119ae5f9f75c4e7e3c3dfb1d27b8ef4c">R600InstrInfo::ALU_VEC_021_SCL_122</a>:</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;    <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(Src[1], Src[2]);</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a6f0dc124051d7de7745100cc80e1db35">R600InstrInfo::ALU_VEC_102_SCL_221</a>:</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;    <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(Src[0], Src[1]);</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a899a4c04ab90aedc9371144fda3ae335">R600InstrInfo::ALU_VEC_120_SCL_212</a>:</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;    <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(Src[0], Src[1]);</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;    <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(Src[0], Src[2]);</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73aa6bf14686367ef224ca73de39bf15703">R600InstrInfo::ALU_VEC_201</a>:</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;    <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(Src[0], Src[2]);</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;    <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(Src[0], Src[1]);</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a86885db28ad1792f1b4cd022b368d669">R600InstrInfo::ALU_VEC_210</a>:</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;    <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(Src[0], Src[2]);</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;  }</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;  <span class="keywordflow">return</span> Src;</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;}</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;</div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="R600InstrInfo_8cpp.html#aa58438639da1cbfa02c522d1a0132de7">  402</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="R600InstrInfo_8cpp.html#aa58438639da1cbfa02c522d1a0132de7">getTransSwizzle</a>(<a class="code" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">R600InstrInfo::BankSwizzle</a> Swz, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>) {</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Op &lt; 3 &amp;&amp; <span class="stringliteral">&quot;Out of range swizzle index&quot;</span>);</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;  <span class="keywordflow">switch</span> (Swz) {</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a0832a5c3ff57aae92a383a07ee10062e">R600InstrInfo::ALU_VEC_012_SCL_210</a>: {</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;    <span class="keywordtype">unsigned</span> Cycles[3] = { 2, 1, 0};</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;    <span class="keywordflow">return</span> Cycles[<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>];</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;  }</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a119ae5f9f75c4e7e3c3dfb1d27b8ef4c">R600InstrInfo::ALU_VEC_021_SCL_122</a>: {</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;    <span class="keywordtype">unsigned</span> Cycles[3] = { 1, 2, 2};</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;    <span class="keywordflow">return</span> Cycles[<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>];</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;  }</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a899a4c04ab90aedc9371144fda3ae335">R600InstrInfo::ALU_VEC_120_SCL_212</a>: {</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;    <span class="keywordtype">unsigned</span> Cycles[3] = { 2, 1, 2};</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;    <span class="keywordflow">return</span> Cycles[<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>];</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;  }</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a6f0dc124051d7de7745100cc80e1db35">R600InstrInfo::ALU_VEC_102_SCL_221</a>: {</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;    <span class="keywordtype">unsigned</span> Cycles[3] = { 2, 2, 1};</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;    <span class="keywordflow">return</span> Cycles[<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>];</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;  }</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Wrong Swizzle for Trans Slot&quot;</span>);</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;  }</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;}</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="comment">/// returns how many MIs (whose inputs are represented by IGSrcs) can be packed</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="comment">/// in the same Instruction Group while meeting read port limitations given a</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="comment">/// Swz swizzle sequence.</span></div><div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a2fce8516b6f35622360433c3bae2b70c">  429</a></span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span>  <a class="code" href="classllvm_1_1R600InstrInfo.html#a2fce8516b6f35622360433c3bae2b70c">R600InstrInfo::isLegalUpTo</a>(</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;    <span class="keyword">const</span> std::vector&lt;std::vector&lt;std::pair&lt;int, unsigned&gt;&gt;&gt; &amp;IGSrcs,</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;    <span class="keyword">const</span> std::vector&lt;R600InstrInfo::BankSwizzle&gt; &amp;Swz,</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;    <span class="keyword">const</span> std::vector&lt;std::pair&lt;int, unsigned&gt;&gt; &amp;TransSrcs,</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;    <a class="code" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">R600InstrInfo::BankSwizzle</a> TransSwz)<span class="keyword"> const </span>{</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="namespacellvm.html#add480f2ed87faa59c16d4c01ffb4bf39a57dea6f5039281b7fee517fc43bf3110">Vector</a>[4][3];</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;  memset(Vector, -1, <span class="keyword">sizeof</span>(Vector));</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = IGSrcs.size(); i &lt; <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; i++) {</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;    <span class="keyword">const</span> std::vector&lt;std::pair&lt;int, unsigned&gt;&gt; &amp;Srcs =</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;        <a class="code" href="R600InstrInfo_8cpp.html#ae52a3b9fa509347aed3a1703890d9a4b">Swizzle</a>(IGSrcs[i], Swz[i]);</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> j = 0; j &lt; 3; j++) {</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;      <span class="keyword">const</span> std::pair&lt;int, unsigned&gt; &amp;Src = Srcs[j];</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;      <span class="keywordflow">if</span> (Src.first &lt; 0 || Src.first == 255)</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;      <span class="keywordflow">if</span> (Src.first == <a class="code" href="R600Defines_8h.html#a02bc7e1abaae72119abf9ee69086c5fa">GET_REG_INDEX</a>(RI.getEncodingValue(R600::OQAP))) {</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;        <span class="keywordflow">if</span> (Swz[i] != <a class="code" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a0832a5c3ff57aae92a383a07ee10062e">R600InstrInfo::ALU_VEC_012_SCL_210</a> &amp;&amp;</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;            Swz[i] != <a class="code" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a119ae5f9f75c4e7e3c3dfb1d27b8ef4c">R600InstrInfo::ALU_VEC_021_SCL_122</a>) {</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;            <span class="comment">// The value from output queue A (denoted by register OQAP) can</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;            <span class="comment">// only be fetched during the first cycle.</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;        }</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;        <span class="comment">// OQAP does not count towards the normal read port restrictions</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;      }</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;      <span class="keywordflow">if</span> (Vector[Src.second][j] &lt; 0)</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;        Vector[Src.second][j] = Src.first;</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;      <span class="keywordflow">if</span> (Vector[Src.second][j] != Src.first)</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;        <span class="keywordflow">return</span> i;</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;    }</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;  }</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;  <span class="comment">// Now check Trans Alu</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, e = TransSrcs.size(); i &lt; <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;    <span class="keyword">const</span> std::pair&lt;int, unsigned&gt; &amp;Src = TransSrcs[i];</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;    <span class="keywordtype">unsigned</span> Cycle = <a class="code" href="R600InstrInfo_8cpp.html#aa58438639da1cbfa02c522d1a0132de7">getTransSwizzle</a>(TransSwz, i);</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;    <span class="keywordflow">if</span> (Src.first &lt; 0)</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;    <span class="keywordflow">if</span> (Src.first == 255)</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;    <span class="keywordflow">if</span> (Vector[Src.second][Cycle] &lt; 0)</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;      Vector[Src.second][Cycle] = Src.first;</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;    <span class="keywordflow">if</span> (Vector[Src.second][Cycle] != Src.first)</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;      <span class="keywordflow">return</span> IGSrcs.size() - 1;</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;  }</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;  <span class="keywordflow">return</span> IGSrcs.size();</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;}</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="comment">/// Given a swizzle sequence SwzCandidate and an index Idx, returns the next</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="comment">/// (in lexicographic term) swizzle sequence assuming that all swizzles after</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="comment">/// Idx can be skipped</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span></div><div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="R600InstrInfo_8cpp.html#add9477a0a18c76d6cf088f26c7af54e3">  479</a></span>&#160;<a class="code" href="R600InstrInfo_8cpp.html#add9477a0a18c76d6cf088f26c7af54e3">NextPossibleSolution</a>(</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;    std::vector&lt;R600InstrInfo::BankSwizzle&gt; &amp;SwzCandidate,</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;    <span class="keywordtype">unsigned</span> Idx) {</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Idx &lt; SwzCandidate.size());</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;  <span class="keywordtype">int</span> ResetIdx = Idx;</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;  <span class="keywordflow">while</span> (ResetIdx &gt; -1 &amp;&amp; SwzCandidate[ResetIdx] == <a class="code" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a86885db28ad1792f1b4cd022b368d669">R600InstrInfo::ALU_VEC_210</a>)</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;    ResetIdx --;</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = ResetIdx + 1, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = SwzCandidate.size(); i &lt; <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; i++) {</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;    SwzCandidate[i] = <a class="code" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a0832a5c3ff57aae92a383a07ee10062e">R600InstrInfo::ALU_VEC_012_SCL_210</a>;</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;  }</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;  <span class="keywordflow">if</span> (ResetIdx == -1)</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;  <span class="keywordtype">int</span> NextSwizzle = SwzCandidate[ResetIdx] + 1;</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;  SwzCandidate[ResetIdx] = (<a class="code" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">R600InstrInfo::BankSwizzle</a>)NextSwizzle;</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;}</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="comment">/// Enumerate all possible Swizzle sequence to find one that can meet all</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="comment">/// read port requirements.</span></div><div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#accae71a18e9054f96a7919785976ee15">  498</a></span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#accae71a18e9054f96a7919785976ee15">R600InstrInfo::FindSwizzleForVectorSlot</a>(</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;    <span class="keyword">const</span> std::vector&lt;std::vector&lt;std::pair&lt;int, unsigned&gt;&gt;&gt; &amp;IGSrcs,</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;    std::vector&lt;R600InstrInfo::BankSwizzle&gt; &amp;SwzCandidate,</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;    <span class="keyword">const</span> std::vector&lt;std::pair&lt;int, unsigned&gt;&gt; &amp;TransSrcs,</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;    <a class="code" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">R600InstrInfo::BankSwizzle</a> TransSwz)<span class="keyword"> const </span>{</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;  <span class="keywordtype">unsigned</span> ValidUpTo = 0;</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;  <span class="keywordflow">do</span> {</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;    ValidUpTo = <a class="code" href="classllvm_1_1R600InstrInfo.html#a2fce8516b6f35622360433c3bae2b70c">isLegalUpTo</a>(IGSrcs, SwzCandidate, TransSrcs, TransSwz);</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;    <span class="keywordflow">if</span> (ValidUpTo == IGSrcs.size())</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;  } <span class="keywordflow">while</span> (<a class="code" href="R600InstrInfo_8cpp.html#add9477a0a18c76d6cf088f26c7af54e3">NextPossibleSolution</a>(SwzCandidate, ValidUpTo));</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;}</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="comment">/// Instructions in Trans slot can&#39;t read gpr at cycle 0 if they also read</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="comment">/// a const, and can&#39;t read a gpr at cycle 1 if they read 2 const.</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span></div><div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="R600InstrInfo_8cpp.html#ae65e1be2f55f34bafe6ad3f4f5000595">  515</a></span>&#160;<a class="code" href="R600InstrInfo_8cpp.html#ae65e1be2f55f34bafe6ad3f4f5000595">isConstCompatible</a>(<a class="code" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">R600InstrInfo::BankSwizzle</a> TransSwz,</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;                  <span class="keyword">const</span> std::vector&lt;std::pair&lt;int, unsigned&gt;&gt; &amp;TransOps,</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;                  <span class="keywordtype">unsigned</span> ConstCount) {</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;  <span class="comment">// TransALU can&#39;t read 3 constants</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;  <span class="keywordflow">if</span> (ConstCount &gt; 2)</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = TransOps.size(); i &lt; <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;    <span class="keyword">const</span> std::pair&lt;int, unsigned&gt; &amp;Src = TransOps[i];</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;    <span class="keywordtype">unsigned</span> Cycle = <a class="code" href="R600InstrInfo_8cpp.html#aa58438639da1cbfa02c522d1a0132de7">getTransSwizzle</a>(TransSwz, i);</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;    <span class="keywordflow">if</span> (Src.first &lt; 0)</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;    <span class="keywordflow">if</span> (ConstCount &gt; 0 &amp;&amp; Cycle == 0)</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;    <span class="keywordflow">if</span> (ConstCount &gt; 1 &amp;&amp; Cycle == 1)</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;  }</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;}</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a6960d5cf84ae4fef4055e531ed687425">  535</a></span>&#160;<a class="code" href="classllvm_1_1R600InstrInfo.html#a6960d5cf84ae4fef4055e531ed687425">R600InstrInfo::fitsReadPortLimitations</a>(<span class="keyword">const</span> std::vector&lt;MachineInstr *&gt; &amp;IG,</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;                                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1DenseMap.html">DenseMap&lt;unsigned, unsigned&gt;</a> &amp;PV,</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;                                       std::vector&lt;BankSwizzle&gt; &amp;ValidSwizzle,</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;                                       <span class="keywordtype">bool</span> isLastAluTrans)<span class="keyword"></span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="keyword">    const </span>{</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;  <span class="comment">//Todo : support shared src0 - src1 operand</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;  std::vector&lt;std::vector&lt;std::pair&lt;int, unsigned&gt;&gt;&gt; IGSrcs;</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;  ValidSwizzle.clear();</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;  <span class="keywordtype">unsigned</span> ConstCount = 0;</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;  <a class="code" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">BankSwizzle</a> TransBS = <a class="code" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a0832a5c3ff57aae92a383a07ee10062e">ALU_VEC_012_SCL_210</a>;</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = IG.size(); i &lt; <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;    IGSrcs.push_back(ExtractSrcs(*IG[i], PV, ConstCount));</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = <a class="code" href="classllvm_1_1R600InstrInfo.html#addaf6e56f2c83eb6d2300026c5430c6d">getOperandIdx</a>(IG[i]-&gt;<a class="code" href="VPlanSLP_8cpp.html#a766b3f649f6ebad6490c1ecd254a69f3">getOpcode</a>(),</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;        R600::OpName::bank_swizzle);</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;    ValidSwizzle.push_back( (<a class="code" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">R600InstrInfo::BankSwizzle</a>)</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;        IG[i]-&gt;getOperand(Op).getImm());</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;  }</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;  std::vector&lt;std::pair&lt;int, unsigned&gt;&gt; TransOps;</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;  <span class="keywordflow">if</span> (!isLastAluTrans)</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#accae71a18e9054f96a7919785976ee15">FindSwizzleForVectorSlot</a>(IGSrcs, ValidSwizzle, TransOps, TransBS);</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;  TransOps = std::move(IGSrcs.back());</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;  IGSrcs.pop_back();</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;  ValidSwizzle.pop_back();</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">R600InstrInfo::BankSwizzle</a> TransSwz[] = {</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;    <a class="code" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a0832a5c3ff57aae92a383a07ee10062e">ALU_VEC_012_SCL_210</a>,</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;    <a class="code" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a119ae5f9f75c4e7e3c3dfb1d27b8ef4c">ALU_VEC_021_SCL_122</a>,</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;    <a class="code" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a899a4c04ab90aedc9371144fda3ae335">ALU_VEC_120_SCL_212</a>,</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;    <a class="code" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a6f0dc124051d7de7745100cc80e1db35">ALU_VEC_102_SCL_221</a></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;  };</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; 4; i++) {</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;    TransBS = TransSwz[i];</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="R600InstrInfo_8cpp.html#ae65e1be2f55f34bafe6ad3f4f5000595">isConstCompatible</a>(TransBS, TransOps, ConstCount))</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;    <span class="keywordtype">bool</span> Result = <a class="code" href="classllvm_1_1R600InstrInfo.html#accae71a18e9054f96a7919785976ee15">FindSwizzleForVectorSlot</a>(IGSrcs, ValidSwizzle, TransOps,</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;        TransBS);</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;    <span class="keywordflow">if</span> (Result) {</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;      ValidSwizzle.push_back(TransBS);</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;    }</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;  }</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;}</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#ad2602638ef43bcf2b073625f2bd0d9c8">  583</a></span>&#160;<a class="code" href="classllvm_1_1R600InstrInfo.html#a37b6db57d242415d13b5801a1cf36b1a">R600InstrInfo::fitsConstReadLimitations</a>(<span class="keyword">const</span> std::vector&lt;unsigned&gt; &amp;Consts)<span class="keyword"></span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="keyword">    const </span>{</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a> (Consts.size() &lt;= 12 &amp;&amp; <span class="stringliteral">&quot;Too many operands in instructions group&quot;</span>);</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;  <span class="keywordtype">unsigned</span> Pair1 = 0, Pair2 = 0;</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, n = Consts.size(); i &lt; n; ++i) {</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;    <span class="keywordtype">unsigned</span> ReadConstHalf = Consts[i] &amp; 2;</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;    <span class="keywordtype">unsigned</span> ReadConstIndex = Consts[i] &amp; (~3);</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;    <span class="keywordtype">unsigned</span> ReadHalfConst = ReadConstIndex | ReadConstHalf;</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;    <span class="keywordflow">if</span> (!Pair1) {</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;      Pair1 = ReadHalfConst;</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;    }</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;    <span class="keywordflow">if</span> (Pair1 == ReadHalfConst)</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;    <span class="keywordflow">if</span> (!Pair2) {</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;      Pair2 = ReadHalfConst;</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;    }</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;    <span class="keywordflow">if</span> (Pair2 != ReadHalfConst)</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;  }</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;}</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a37b6db57d242415d13b5801a1cf36b1a">  608</a></span>&#160;<a class="code" href="classllvm_1_1R600InstrInfo.html#a37b6db57d242415d13b5801a1cf36b1a">R600InstrInfo::fitsConstReadLimitations</a>(<span class="keyword">const</span> std::vector&lt;MachineInstr *&gt; &amp;MIs)<span class="keyword"></span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="keyword">    const </span>{</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;  std::vector&lt;unsigned&gt; Consts;</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;  <a class="code" href="classllvm_1_1SmallSet.html">SmallSet&lt;int64_t, 4&gt;</a> Literals;</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, n = MIs.size(); i &lt; n; i++) {</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI = *MIs[i];</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1R600InstrInfo.html#ad80e1e5645d57c506cb63732f576ce81">isALUInstr</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()))</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span> &amp;Src : <a class="code" href="classllvm_1_1R600InstrInfo.html#ae6f1cb7931164d888acd081fa41e6246">getSrcs</a>(MI)) {</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;      <span class="keywordflow">if</span> (Src.first-&gt;getReg() == R600::ALU_LITERAL_X)</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;        Literals.<a class="code" href="classllvm_1_1SmallSet.html#a892daa20eb21173ba89e9fe9702e7f6c">insert</a>(Src.second);</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;      <span class="keywordflow">if</span> (Literals.<a class="code" href="classllvm_1_1SmallSet.html#afd7c135e18f2d7253d4f8545cd7b1756">size</a>() &gt; 4)</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;      <span class="keywordflow">if</span> (Src.first-&gt;getReg() == R600::ALU_CONST)</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;        Consts.push_back(Src.second);</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;      <span class="keywordflow">if</span> (R600::R600_KC0RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(Src.first-&gt;getReg()) ||</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;          R600::R600_KC1RegClass.<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a>(Src.first-&gt;getReg())) {</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;        <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a> = RI.getEncodingValue(Src.first-&gt;getReg()) &amp; 0xff;</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;        <span class="keywordtype">unsigned</span> Chan = RI.<a class="code" href="structllvm_1_1R600RegisterInfo.html#a72acf2b975fb767795a57a6b72816cc8">getHWRegChan</a>(Src.first-&gt;getReg());</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;        Consts.push_back((Index &lt;&lt; 2) | Chan);</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;      }</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;    }</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;  }</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a37b6db57d242415d13b5801a1cf36b1a">fitsConstReadLimitations</a>(Consts);</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;}</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<a class="code" href="classllvm_1_1DFAPacketizer.html">DFAPacketizer</a> *</div><div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a74e6aef88dec63b3e87ab2a3fc6f9c78">  636</a></span>&#160;<a class="code" href="classllvm_1_1R600InstrInfo.html#a74e6aef88dec63b3e87ab2a3fc6f9c78">R600InstrInfo::CreateTargetScheduleState</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> &amp;STI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *II = STI.<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a0bdd73a1c5968b0ee2e76e27faa31442">getInstrItineraryData</a>();</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1R600Subtarget.html">R600Subtarget</a> &amp;<span class="keyword">&gt;</span>(STI).createDFAPacketizer(II);</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;}</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span></div><div class="line"><a name="l00642"></a><span class="lineno"><a class="line" href="R600InstrInfo_8cpp.html#abdfa90a858cec4adf79af2ca2985b520">  642</a></span>&#160;<a class="code" href="R600InstrInfo_8cpp.html#abdfa90a858cec4adf79af2ca2985b520">isPredicateSetter</a>(<span class="keywordtype">unsigned</span> Opcode) {</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;  <span class="keywordflow">switch</span> (Opcode) {</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;  <span class="keywordflow">case</span> R600::PRED_X:</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;  }</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;}</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *</div><div class="line"><a name="l00652"></a><span class="lineno"><a class="line" href="R600InstrInfo_8cpp.html#a659b83776b37f3b409b9f45648bf4509">  652</a></span>&#160;<a class="code" href="R600InstrInfo_8cpp.html#a659b83776b37f3b409b9f45648bf4509">findFirstPredicateSetterFrom</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;                             <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;  <span class="keywordflow">while</span> (I != MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>()) {</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;    --<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI = *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="R600InstrInfo_8cpp.html#abdfa90a858cec4adf79af2ca2985b520">isPredicateSetter</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()))</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;      <span class="keywordflow">return</span> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>;</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;  }</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;}</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="keyword">static</span></div><div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="R600InstrInfo_8cpp.html#af47aa3a4bd7d95e1a17e3bc8d20d92e3">  665</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="R600InstrInfo_8cpp.html#af47aa3a4bd7d95e1a17e3bc8d20d92e3">isJump</a>(<span class="keywordtype">unsigned</span> Opcode) {</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;  <span class="keywordflow">return</span> Opcode == R600::JUMP || Opcode == R600::JUMP_COND;</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;}</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;</div><div class="line"><a name="l00669"></a><span class="lineno"><a class="line" href="R600InstrInfo_8cpp.html#a54d7439b3555f2971b6fe775ae65fc13">  669</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="R600InstrInfo_8cpp.html#a54d7439b3555f2971b6fe775ae65fc13">isBranch</a>(<span class="keywordtype">unsigned</span> Opcode) {</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;  <span class="keywordflow">return</span> Opcode == R600::BRANCH || Opcode == R600::BRANCH_COND_i32 ||</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;      Opcode == R600::BRANCH_COND_f32;</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;}</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;</div><div class="line"><a name="l00674"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a086f43049b2d52208b7727be22f5e604">  674</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a086f43049b2d52208b7727be22f5e604">R600InstrInfo::analyzeBranch</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;                                  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;TBB,</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;                                  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;FBB,</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;                                  <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond,</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;                                  <span class="keywordtype">bool</span> AllowModify)<span class="keyword"> const </span>{</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;  <span class="comment">// Most of the following comes from the ARM implementation of AnalyzeBranch</span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;  <span class="comment">// If the block has no terminators, it just falls into the block after it.</span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4c711446100d52415f8e142855c223e1">getLastNonDebugInstr</a>();</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;  <span class="keywordflow">if</span> (I == MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>())</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;  <span class="comment">// R600::BRANCH* instructions are only available after isel and are not</span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;  <span class="comment">// handled</span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="R600InstrInfo_8cpp.html#a54d7439b3555f2971b6fe775ae65fc13">isBranch</a>(I-&gt;getOpcode()))</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="R600InstrInfo_8cpp.html#af47aa3a4bd7d95e1a17e3bc8d20d92e3">isJump</a>(I-&gt;getOpcode())) {</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;  }</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;  <span class="comment">// Remove successive JUMP</span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;  <span class="keywordflow">while</span> (I != MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>() &amp;&amp; std::prev(I)-&gt;getOpcode() == R600::JUMP) {</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;      <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> PriorI = std::prev(I);</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;      <span class="keywordflow">if</span> (AllowModify)</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;        I-&gt;removeFromParent();</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;      I = PriorI;</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;  }</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;LastInst = *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;  <span class="comment">// If there is only one terminator instruction, process it.</span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;  <span class="keywordtype">unsigned</span> LastOpc = LastInst.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;  <span class="keywordflow">if</span> (I == MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>() || !<a class="code" href="R600InstrInfo_8cpp.html#af47aa3a4bd7d95e1a17e3bc8d20d92e3">isJump</a>((--I)-&gt;<a class="code" href="VPlanSLP_8cpp.html#a766b3f649f6ebad6490c1ecd254a69f3">getOpcode</a>())) {</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;    <span class="keywordflow">if</span> (LastOpc == R600::JUMP) {</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;      TBB = LastInst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a9b48cb80ee1534c2b51d789b673137c1">getMBB</a>();</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (LastOpc == R600::JUMP_COND) {</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;      <span class="keyword">auto</span> predSet = <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;      <span class="keywordflow">while</span> (!<a class="code" href="R600InstrInfo_8cpp.html#abdfa90a858cec4adf79af2ca2985b520">isPredicateSetter</a>(predSet-&gt;getOpcode())) {</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;        predSet = --<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;      }</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;      TBB = LastInst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a9b48cb80ee1534c2b51d789b673137c1">getMBB</a>();</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;      Cond.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(predSet-&gt;getOperand(1));</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;      Cond.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(predSet-&gt;getOperand(2));</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;      Cond.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="classllvm_1_1MachineOperand.html#af2c351dad09a71aa08e1d85c67ae6e53">MachineOperand::CreateReg</a>(R600::PRED_SEL_ONE, <span class="keyword">false</span>));</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;    }</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;  <span class="comment">// Can&#39;t handle indirect branch.</span></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;  }</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;  <span class="comment">// Get the instruction before it if it is a terminator.</span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;SecondLastInst = *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;  <span class="keywordtype">unsigned</span> SecondLastOpc = SecondLastInst.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;  <span class="comment">// If the block ends with a B and a Bcc, handle it.</span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;  <span class="keywordflow">if</span> (SecondLastOpc == R600::JUMP_COND &amp;&amp; LastOpc == R600::JUMP) {</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;    <span class="keyword">auto</span> predSet = --<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;    <span class="keywordflow">while</span> (!<a class="code" href="R600InstrInfo_8cpp.html#abdfa90a858cec4adf79af2ca2985b520">isPredicateSetter</a>(predSet-&gt;getOpcode())) {</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;      predSet = --<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;    }</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;    TBB = SecondLastInst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a9b48cb80ee1534c2b51d789b673137c1">getMBB</a>();</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;    FBB = LastInst.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a9b48cb80ee1534c2b51d789b673137c1">getMBB</a>();</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;    Cond.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(predSet-&gt;getOperand(1));</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;    Cond.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(predSet-&gt;getOperand(2));</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;    Cond.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(<a class="code" href="classllvm_1_1MachineOperand.html#af2c351dad09a71aa08e1d85c67ae6e53">MachineOperand::CreateReg</a>(R600::PRED_SEL_ONE, <span class="keyword">false</span>));</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;  }</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;  <span class="comment">// Otherwise, can&#39;t handle this.</span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;}</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="keyword">static</span></div><div class="line"><a name="l00746"></a><span class="lineno"><a class="line" href="R600InstrInfo_8cpp.html#a869d77ae27dd6a3e2883d5988c66dd70">  746</a></span>&#160;<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="R600InstrInfo_8cpp.html#a869d77ae27dd6a3e2883d5988c66dd70">FindLastAluClause</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB) {</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::reverse_iterator</a> It = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ad8c9657cfb03ef2ebf6364ba9d68c127">rbegin</a>(), <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a2a25c462b91ac5da41f4ab7edc32b650">rend</a>();</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;      It != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++It) {</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;    <span class="keywordflow">if</span> (It-&gt;getOpcode() == R600::CF_ALU ||</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;        It-&gt;getOpcode() == R600::CF_ALU_PUSH_BEFORE)</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;      <span class="keywordflow">return</span> It.<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html#a13dd64c40d9f175e578ade3ef60ea351">getReverse</a>();</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;  }</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;  <span class="keywordflow">return</span> MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>();</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;}</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;</div><div class="line"><a name="l00756"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a648e69f41d62376b996b0b5209022fbd">  756</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a648e69f41d62376b996b0b5209022fbd">R600InstrInfo::insertBranch</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;                                     <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *TBB,</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;                                     <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *FBB,</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;                                     <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> Cond,</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL,</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;                                     <span class="keywordtype">int</span> *BytesAdded)<span class="keyword"> const </span>{</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(TBB &amp;&amp; <span class="stringliteral">&quot;insertBranch must not be told to insert a fallthrough&quot;</span>);</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!BytesAdded &amp;&amp; <span class="stringliteral">&quot;code size not handled&quot;</span>);</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;  <span class="keywordflow">if</span> (!FBB) {</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;    <span class="keywordflow">if</span> (Cond.<a class="code" href="classllvm_1_1ArrayRef.html#ac835b8735b1b2faec0efdca236e37d94">empty</a>()) {</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(&amp;MBB, DL, <span class="keyword">get</span>(R600::JUMP)).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#af8571e8dfb010fd8ae76cc4f87aafaac">addMBB</a>(TBB);</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;      <span class="keywordflow">return</span> 1;</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;      <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *PredSet = <a class="code" href="R600InstrInfo_8cpp.html#a659b83776b37f3b409b9f45648bf4509">findFirstPredicateSetterFrom</a>(MBB, MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>());</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(PredSet &amp;&amp; <span class="stringliteral">&quot;No previous predicate !&quot;</span>);</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;      <a class="code" href="classllvm_1_1R600InstrInfo.html#a54891e94b588b8ba0ba2586547e17e31">addFlag</a>(*PredSet, 0, <a class="code" href="R600Defines_8h.html#afeec7edbcb979a86b4d931ecce39750c">MO_FLAG_PUSH</a>);</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;      PredSet-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">setImm</a>(Cond[1].getImm());</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;      <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(&amp;MBB, DL, <span class="keyword">get</span>(R600::JUMP_COND))</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;             .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#af8571e8dfb010fd8ae76cc4f87aafaac">addMBB</a>(TBB)</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;             .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(R600::PREDICATE_BIT, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;      <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> CfAlu = <a class="code" href="R600InstrInfo_8cpp.html#a869d77ae27dd6a3e2883d5988c66dd70">FindLastAluClause</a>(MBB);</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;      <span class="keywordflow">if</span> (CfAlu == MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>())</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;        <span class="keywordflow">return</span> 1;</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a> (CfAlu-&gt;getOpcode() == R600::CF_ALU);</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;      CfAlu-&gt;setDesc(<span class="keyword">get</span>(R600::CF_ALU_PUSH_BEFORE));</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;      <span class="keywordflow">return</span> 1;</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;    }</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *PredSet = <a class="code" href="R600InstrInfo_8cpp.html#a659b83776b37f3b409b9f45648bf4509">findFirstPredicateSetterFrom</a>(MBB, MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>());</div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(PredSet &amp;&amp; <span class="stringliteral">&quot;No previous predicate !&quot;</span>);</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;    <a class="code" href="classllvm_1_1R600InstrInfo.html#a54891e94b588b8ba0ba2586547e17e31">addFlag</a>(*PredSet, 0, <a class="code" href="R600Defines_8h.html#afeec7edbcb979a86b4d931ecce39750c">MO_FLAG_PUSH</a>);</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;    PredSet-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">setImm</a>(Cond[1].getImm());</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(&amp;MBB, DL, <span class="keyword">get</span>(R600::JUMP_COND))</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#af8571e8dfb010fd8ae76cc4f87aafaac">addMBB</a>(TBB)</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(R600::PREDICATE_BIT, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;    <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(&amp;MBB, DL, <span class="keyword">get</span>(R600::JUMP)).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#af8571e8dfb010fd8ae76cc4f87aafaac">addMBB</a>(FBB);</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> CfAlu = <a class="code" href="R600InstrInfo_8cpp.html#a869d77ae27dd6a3e2883d5988c66dd70">FindLastAluClause</a>(MBB);</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;    <span class="keywordflow">if</span> (CfAlu == MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>())</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;      <span class="keywordflow">return</span> 2;</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a> (CfAlu-&gt;getOpcode() == R600::CF_ALU);</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;    CfAlu-&gt;setDesc(<span class="keyword">get</span>(R600::CF_ALU_PUSH_BEFORE));</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;    <span class="keywordflow">return</span> 2;</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;  }</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;}</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;</div><div class="line"><a name="l00803"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a80b011db3b1da37d9792a8f95fd3069e">  803</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a80b011db3b1da37d9792a8f95fd3069e">R600InstrInfo::removeBranch</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;                                     <span class="keywordtype">int</span> *BytesRemoved)<span class="keyword"> const </span>{</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!BytesRemoved &amp;&amp; <span class="stringliteral">&quot;code size not handled&quot;</span>);</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;  <span class="comment">// Note : we leave PRED* instructions there.</span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;  <span class="comment">// They may be needed when predicating instructions.</span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>();</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;  <span class="keywordflow">if</span> (I == MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>()) {</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;  }</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;  --<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;  <span class="keywordflow">switch</span> (I-&gt;getOpcode()) {</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;  <span class="keywordflow">case</span> R600::JUMP_COND: {</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *predSet = <a class="code" href="R600InstrInfo_8cpp.html#a659b83776b37f3b409b9f45648bf4509">findFirstPredicateSetterFrom</a>(MBB, I);</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;    <a class="code" href="classllvm_1_1R600InstrInfo.html#afb8b734da10672ff4ffc3ec7bf04ec1d">clearFlag</a>(*predSet, 0, <a class="code" href="R600Defines_8h.html#afeec7edbcb979a86b4d931ecce39750c">MO_FLAG_PUSH</a>);</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;    I-&gt;eraseFromParent();</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> CfAlu = <a class="code" href="R600InstrInfo_8cpp.html#a869d77ae27dd6a3e2883d5988c66dd70">FindLastAluClause</a>(MBB);</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;    <span class="keywordflow">if</span> (CfAlu == MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>())</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a> (CfAlu-&gt;getOpcode() == R600::CF_ALU_PUSH_BEFORE);</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;    CfAlu-&gt;setDesc(<span class="keyword">get</span>(R600::CF_ALU));</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;  }</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;  <span class="keywordflow">case</span> R600::JUMP:</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;    I-&gt;eraseFromParent();</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;  }</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;  I = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>();</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;  <span class="keywordflow">if</span> (I == MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>()) {</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;    <span class="keywordflow">return</span> 1;</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;  }</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;  --<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;  <span class="keywordflow">switch</span> (I-&gt;getOpcode()) {</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;    <span class="comment">// FIXME: only one case??</span></div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;    <span class="keywordflow">return</span> 1;</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;  <span class="keywordflow">case</span> R600::JUMP_COND: {</div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *predSet = <a class="code" href="R600InstrInfo_8cpp.html#a659b83776b37f3b409b9f45648bf4509">findFirstPredicateSetterFrom</a>(MBB, I);</div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;    <a class="code" href="classllvm_1_1R600InstrInfo.html#afb8b734da10672ff4ffc3ec7bf04ec1d">clearFlag</a>(*predSet, 0, <a class="code" href="R600Defines_8h.html#afeec7edbcb979a86b4d931ecce39750c">MO_FLAG_PUSH</a>);</div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;    I-&gt;eraseFromParent();</div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> CfAlu = <a class="code" href="R600InstrInfo_8cpp.html#a869d77ae27dd6a3e2883d5988c66dd70">FindLastAluClause</a>(MBB);</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;    <span class="keywordflow">if</span> (CfAlu == MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>())</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a> (CfAlu-&gt;getOpcode() == R600::CF_ALU_PUSH_BEFORE);</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;    CfAlu-&gt;setDesc(<span class="keyword">get</span>(R600::CF_ALU));</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;  }</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;  <span class="keywordflow">case</span> R600::JUMP:</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;    I-&gt;eraseFromParent();</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;  }</div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;  <span class="keywordflow">return</span> 2;</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;}</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;</div><div class="line"><a name="l00862"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#ab39a8eb989f01d8ed539a6fe6a210ba6">  862</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#ab39a8eb989f01d8ed539a6fe6a210ba6">R600InstrInfo::isPredicated</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;  <span class="keywordtype">int</span> idx = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a75925d9ebd5a8017581c9d07316be793">findFirstPredOperandIdx</a>();</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;  <span class="keywordflow">if</span> (idx &lt; 0)</div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(idx).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;  <span class="keywordflow">switch</span> (Reg) {</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;  <span class="keywordflow">default</span>: <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;  <span class="keywordflow">case</span> R600::PRED_SEL_ONE:</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;  <span class="keywordflow">case</span> R600::PRED_SEL_ZERO:</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;  <span class="keywordflow">case</span> R600::PREDICATE_BIT:</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;  }</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;}</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;</div><div class="line"><a name="l00877"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#ab334b6a433595c3b14311e50ed433119">  877</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#ab334b6a433595c3b14311e50ed433119">R600InstrInfo::isPredicable</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;  <span class="comment">// XXX: KILL* instructions can be predicated, but they must be the last</span></div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;  <span class="comment">// instruction in a clause, so this means any instructions after them cannot</span></div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;  <span class="comment">// be predicated.  Until we have proper support for instruction clauses in the</span></div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;  <span class="comment">// backend, we will mark KILL* instructions as unpredicable.</span></div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == R600::KILLGT) {</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == R600::CF_ALU) {</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;    <span class="comment">// If the clause start in the middle of MBB then the MBB has more</span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;    <span class="comment">// than a single clause, unable to predicate several clauses.</span></div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;    <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>() != <a class="code" href="classllvm_1_1MachineBasicBlock.html#a199a6e4bfdffc8f3379ef4f35004488f">MachineBasicBlock::const_iterator</a>(MI))</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;    <span class="comment">// TODO: We don&#39;t support KC merging atm</span></div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;    <span class="keywordflow">return</span> MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() == 0 &amp;&amp; MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(4).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() == 0;</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1R600InstrInfo.html#a5bad3393698345347bc9ef02419fd8cd">isVector</a>(MI)) {</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html#adf401885b0d39da5774814718bc889c8">TargetInstrInfo::isPredicable</a>(MI);</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;  }</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;}</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00900"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#aa83513847e40eb20946e50e05d50fc3b">  900</a></span>&#160;<a class="code" href="classllvm_1_1R600InstrInfo.html#aa83513847e40eb20946e50e05d50fc3b">R600InstrInfo::isProfitableToIfCvt</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;                                   <span class="keywordtype">unsigned</span> NumCycles,</div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;                                   <span class="keywordtype">unsigned</span> ExtraPredCycles,</div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;                                   <a class="code" href="classllvm_1_1BranchProbability.html">BranchProbability</a> Probability)<span class="keyword"> const</span>{</div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;}</div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00908"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a49fa0640f041ac13c4f7d6eacf03278b">  908</a></span>&#160;<a class="code" href="classllvm_1_1R600InstrInfo.html#aa83513847e40eb20946e50e05d50fc3b">R600InstrInfo::isProfitableToIfCvt</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;TMBB,</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;                                   <span class="keywordtype">unsigned</span> NumTCycles,</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;                                   <span class="keywordtype">unsigned</span> ExtraTCycles,</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;                                   <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;FMBB,</div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;                                   <span class="keywordtype">unsigned</span> NumFCycles,</div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;                                   <span class="keywordtype">unsigned</span> ExtraFCycles,</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;                                   <a class="code" href="classllvm_1_1BranchProbability.html">BranchProbability</a> Probability)<span class="keyword"> const </span>{</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;}</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00919"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a2700054a144dc843858ac4954f53e2b4">  919</a></span>&#160;<a class="code" href="classllvm_1_1R600InstrInfo.html#a2700054a144dc843858ac4954f53e2b4">R600InstrInfo::isProfitableToDupForIfCvt</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;                                         <span class="keywordtype">unsigned</span> NumCycles,</div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;                                         <a class="code" href="classllvm_1_1BranchProbability.html">BranchProbability</a> Probability)<span class="keyword"></span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="keyword">                                         const </span>{</div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;}</div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;</div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00927"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a508277c4ff138f71ec87b10f00063586">  927</a></span>&#160;<a class="code" href="classllvm_1_1R600InstrInfo.html#a508277c4ff138f71ec87b10f00063586">R600InstrInfo::isProfitableToUnpredicate</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;TMBB,</div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;                                         <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;FMBB)<span class="keyword"> const </span>{</div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;}</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;</div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00933"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a03c6876ed7ada0d971240509db503dc0">  933</a></span>&#160;<a class="code" href="classllvm_1_1R600InstrInfo.html#a03c6876ed7ada0d971240509db503dc0">R600InstrInfo::reverseBranchCondition</a>(<a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond)<span class="keyword"> const </span>{</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = Cond[1];</div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;  <span class="keywordflow">switch</span> (MO.<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>()) {</div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;  <span class="keywordflow">case</span> R600::PRED_SETE_INT:</div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;    MO.<a class="code" href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">setImm</a>(R600::PRED_SETNE_INT);</div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;  <span class="keywordflow">case</span> R600::PRED_SETNE_INT:</div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;    MO.<a class="code" href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">setImm</a>(R600::PRED_SETE_INT);</div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;  <span class="keywordflow">case</span> R600::PRED_SETE:</div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;    MO.<a class="code" href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">setImm</a>(R600::PRED_SETNE);</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;  <span class="keywordflow">case</span> R600::PRED_SETNE:</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;    MO.<a class="code" href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">setImm</a>(R600::PRED_SETE);</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;  }</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;</div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO2 = Cond[2];</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;  <span class="keywordflow">switch</span> (MO2.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()) {</div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;  <span class="keywordflow">case</span> R600::PRED_SEL_ZERO:</div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;    MO2.<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(R600::PRED_SEL_ONE);</div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;  <span class="keywordflow">case</span> R600::PRED_SEL_ONE:</div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;    MO2.<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(R600::PRED_SEL_ZERO);</div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;  }</div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;}</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;</div><div class="line"><a name="l00966"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a55ba3430477fde4a6a57537f5d7ea405">  966</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a55ba3430477fde4a6a57537f5d7ea405">R600InstrInfo::DefinesPredicate</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;                                     std::vector&lt;MachineOperand&gt; &amp;Pred)<span class="keyword"> const </span>{</div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="R600InstrInfo_8cpp.html#abdfa90a858cec4adf79af2ca2985b520">isPredicateSetter</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>());</div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;}</div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;</div><div class="line"><a name="l00971"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a4501178e61d2f154d7b9bc4fc519fe68">  971</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a4501178e61d2f154d7b9bc4fc519fe68">R600InstrInfo::PredicateInstruction</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI,</div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;                                         <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> Pred)<span class="keyword"> const </span>{</div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;  <span class="keywordtype">int</span> PIdx = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a75925d9ebd5a8017581c9d07316be793">findFirstPredOperandIdx</a>();</div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == R600::CF_ALU) {</div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(8).<a class="code" href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">setImm</a>(0);</div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;  }</div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;</div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;  <span class="keywordflow">if</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == R600::DOT_4) {</div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(<a class="code" href="classllvm_1_1R600InstrInfo.html#addaf6e56f2c83eb6d2300026c5430c6d">getOperandIdx</a>(MI, R600::OpName::pred_sel_X))</div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;        .<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(Pred[2].<a class="code" href="MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>());</div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(<a class="code" href="classllvm_1_1R600InstrInfo.html#addaf6e56f2c83eb6d2300026c5430c6d">getOperandIdx</a>(MI, R600::OpName::pred_sel_Y))</div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;        .<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(Pred[2].<a class="code" href="MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>());</div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(<a class="code" href="classllvm_1_1R600InstrInfo.html#addaf6e56f2c83eb6d2300026c5430c6d">getOperandIdx</a>(MI, R600::OpName::pred_sel_Z))</div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;        .<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(Pred[2].<a class="code" href="MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>());</div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;    MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(<a class="code" href="classllvm_1_1R600InstrInfo.html#addaf6e56f2c83eb6d2300026c5430c6d">getOperandIdx</a>(MI, R600::OpName::pred_sel_W))</div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;        .<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(Pred[2].<a class="code" href="MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>());</div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB(*MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>(), <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(R600::PREDICATE_BIT, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>);</div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;  }</div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;</div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;  <span class="keywordflow">if</span> (PIdx != -1) {</div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;PMO = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(PIdx);</div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;    PMO.<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(Pred[2].<a class="code" href="MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>());</div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB(*MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>(), <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(R600::PREDICATE_BIT, <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>);</div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;  }</div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;</div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;}</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;</div><div class="line"><a name="l01005"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#ac39a8558f3e2c9d7806eab38a2bc3fa6"> 1005</a></span>&#160;<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#ac39a8558f3e2c9d7806eab38a2bc3fa6">R600InstrInfo::getPredicationCost</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;)<span class="keyword"> const </span>{</div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;  <span class="keywordflow">return</span> 2;</div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;}</div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;</div><div class="line"><a name="l01009"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a3317ad36612bd0a93dad2af012182dc7"> 1009</a></span>&#160;<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a3317ad36612bd0a93dad2af012182dc7">R600InstrInfo::getInstrLatency</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;                                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;,</div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;                                            <span class="keywordtype">unsigned</span> *PredCost)<span class="keyword"> const </span>{</div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;  <span class="keywordflow">if</span> (PredCost)</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;    *PredCost = 2;</div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;  <span class="keywordflow">return</span> 2;</div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;}</div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;</div><div class="line"><a name="l01017"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a0bd21a3c7db6ec5b26c776c6b5fe4b13"> 1017</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a0bd21a3c7db6ec5b26c776c6b5fe4b13">R600InstrInfo::calculateIndirectAddress</a>(<span class="keywordtype">unsigned</span> RegIndex,</div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;                                                   <span class="keywordtype">unsigned</span> Channel)<span class="keyword"> const </span>{</div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Channel == 0);</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;  <span class="keywordflow">return</span> RegIndex;</div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;}</div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;</div><div class="line"><a name="l01023"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#ab4c95ecc60411327fd2f6c5d0664224c"> 1023</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#ab4c95ecc60411327fd2f6c5d0664224c">R600InstrInfo::expandPostRAPseudo</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI)<span class="keyword"> const </span>{</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;  <span class="keywordflow">switch</span> (MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;  <span class="keywordflow">default</span>: {</div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>();</div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;    <span class="keywordtype">int</span> OffsetOpIdx =</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;        <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">R600::getNamedOperandIdx</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>(), R600::OpName::addr);</div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;    <span class="comment">// addr is a custom operand with multiple MI operands, and only the</span></div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;    <span class="comment">// first MI operand is given a name.</span></div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;    <span class="keywordtype">int</span> RegOpIdx = OffsetOpIdx + 1;</div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;    <span class="keywordtype">int</span> ChanOpIdx =</div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;        <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">R600::getNamedOperandIdx</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>(), R600::OpName::chan);</div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1R600InstrInfo.html#a203427996c21180b34137c06cad60897">isRegisterLoad</a>(MI)) {</div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;      <span class="keywordtype">int</span> DstOpIdx =</div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;          <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">R600::getNamedOperandIdx</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>(), R600::OpName::dst);</div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;      <span class="keywordtype">unsigned</span> RegIndex = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(RegOpIdx).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;      <span class="keywordtype">unsigned</span> Channel = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(ChanOpIdx).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a> = <a class="code" href="classllvm_1_1R600InstrInfo.html#a0bd21a3c7db6ec5b26c776c6b5fe4b13">calculateIndirectAddress</a>(RegIndex, Channel);</div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> OffsetReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OffsetOpIdx).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;      <span class="keywordflow">if</span> (OffsetReg == R600::INDIRECT_BASE_ADDR) {</div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;        <a class="code" href="classllvm_1_1R600InstrInfo.html#afa59b61d712578092c3cb3cc7f960498">buildMovInstr</a>(MBB, MI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(DstOpIdx).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(),</div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;                      <a class="code" href="classllvm_1_1R600InstrInfo.html#a3a65fc2e57549e3d7a37ad516d6523f0">getIndirectAddrRegClass</a>()-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#a7496e24185d49898e0e1e789357eb22b">getRegister</a>(Address));</div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;        buildIndirectRead(MBB, MI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(DstOpIdx).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>,</div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;                          OffsetReg);</div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;      }</div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1R600InstrInfo.html#a8666942835ab1d1420a6cf1d83ff5262">isRegisterStore</a>(MI)) {</div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;      <span class="keywordtype">int</span> ValOpIdx =</div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;          <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">R600::getNamedOperandIdx</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>(), R600::OpName::val);</div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;      <span class="keywordtype">unsigned</span> RegIndex = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(RegOpIdx).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;      <span class="keywordtype">unsigned</span> Channel = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(ChanOpIdx).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a> = <a class="code" href="classllvm_1_1R600InstrInfo.html#a0bd21a3c7db6ec5b26c776c6b5fe4b13">calculateIndirectAddress</a>(RegIndex, Channel);</div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;      <a class="code" href="classllvm_1_1Register.html">Register</a> OffsetReg = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OffsetOpIdx).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;      <span class="keywordflow">if</span> (OffsetReg == R600::INDIRECT_BASE_ADDR) {</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;        <a class="code" href="classllvm_1_1R600InstrInfo.html#afa59b61d712578092c3cb3cc7f960498">buildMovInstr</a>(MBB, MI, <a class="code" href="classllvm_1_1R600InstrInfo.html#a3a65fc2e57549e3d7a37ad516d6523f0">getIndirectAddrRegClass</a>()-&gt;getRegister(Address),</div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;                      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(ValOpIdx).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;        buildIndirectWrite(MBB, MI, MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(ValOpIdx).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(),</div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;                           <a class="code" href="classllvm_1_1R600InstrInfo.html#a0bd21a3c7db6ec5b26c776c6b5fe4b13">calculateIndirectAddress</a>(RegIndex, Channel),</div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;                           OffsetReg);</div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;      }</div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;    }</div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;</div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;    MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#ad26bff839257f220557ce812b2159c72">erase</a>(MI);</div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;  }</div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;  <span class="keywordflow">case</span> R600::R600_EXTRACT_ELT_V2:</div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;  <span class="keywordflow">case</span> R600::R600_EXTRACT_ELT_V4:</div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;    buildIndirectRead(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>(), <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(),</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;                      RI.<a class="code" href="structllvm_1_1R600RegisterInfo.html#a5fbb7032587a8a3c79283994b6f5ccc8">getHWRegIndex</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()), <span class="comment">//  Address</span></div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;                      MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(),</div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;                      RI.<a class="code" href="structllvm_1_1R600RegisterInfo.html#a72acf2b975fb767795a57a6b72816cc8">getHWRegChan</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()));</div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;  <span class="keywordflow">case</span> R600::R600_INSERT_ELT_V2:</div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;  <span class="keywordflow">case</span> R600::R600_INSERT_ELT_V4:</div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;    buildIndirectWrite(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>(), <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <span class="comment">// Value</span></div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;                       RI.<a class="code" href="structllvm_1_1R600RegisterInfo.html#a5fbb7032587a8a3c79283994b6f5ccc8">getHWRegIndex</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()),   <span class="comment">// Address</span></div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;                       MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(),                     <span class="comment">// Offset</span></div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;                       RI.<a class="code" href="structllvm_1_1R600RegisterInfo.html#a72acf2b975fb767795a57a6b72816cc8">getHWRegChan</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()));   <span class="comment">// Channel</span></div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;  }</div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;  MI.<a class="code" href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">eraseFromParent</a>();</div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;}</div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;</div><div class="line"><a name="l01089"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#aa21fe05557eb564cf547a20ccf43d9f5"> 1089</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#aa21fe05557eb564cf547a20ccf43d9f5">R600InstrInfo::reserveIndirectRegisters</a>(<a class="code" href="classllvm_1_1BitVector.html">BitVector</a> &amp;Reserved,</div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;                                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;                                             <span class="keyword">const</span> <a class="code" href="structllvm_1_1R600RegisterInfo.html">R600RegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1R600Subtarget.html">R600Subtarget</a> &amp;ST = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1R600Subtarget.html">R600Subtarget</a>&gt;();</div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1R600FrameLowering.html">R600FrameLowering</a> *TFL = ST.<a class="code" href="classllvm_1_1R600Subtarget.html#a9b432fa2c7c82e277af177e17f5509c2">getFrameLowering</a>();</div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;</div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;  <span class="keywordtype">unsigned</span> StackWidth = TFL-&gt;<a class="code" href="classllvm_1_1AMDGPUFrameLowering.html#a3daff493f635e8f30d6c8cb7b967b860">getStackWidth</a>(MF);</div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;  <span class="keywordtype">int</span> End = <a class="code" href="classllvm_1_1R600InstrInfo.html#a6963ee4846a440960af3393b33d4e8b0">getIndirectIndexEnd</a>(MF);</div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;</div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;  <span class="keywordflow">if</span> (End == -1)</div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;</div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a> = <a class="code" href="classllvm_1_1R600InstrInfo.html#a2666dab43798128db9f7c436090e2d64">getIndirectIndexBegin</a>(MF); <a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a> &lt;= End; ++<a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>) {</div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> Chan = 0; Chan &lt; StackWidth; ++Chan) {</div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = R600::R600_TReg32RegClass.getRegister((4 * <a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>) + Chan);</div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;      TRI.<a class="code" href="structllvm_1_1R600RegisterInfo.html#aad6959e2460facca35f77df6f777b4bd">reserveRegisterTuples</a>(Reserved, Reg);</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;    }</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;  }</div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;}</div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;</div><div class="line"><a name="l01109"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a3a65fc2e57549e3d7a37ad516d6523f0"> 1109</a></span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code" href="classllvm_1_1R600InstrInfo.html#a3a65fc2e57549e3d7a37ad516d6523f0">R600InstrInfo::getIndirectAddrRegClass</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;  <span class="keywordflow">return</span> &amp;R600::R600_TReg32_XRegClass;</div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;}</div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;</div><div class="line"><a name="l01113"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a63d622b0faab0d2ae06922e2e5747b2f"> 1113</a></span>&#160;<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> R600InstrInfo::buildIndirectWrite(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB,</div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;                                       <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;                                       <span class="keywordtype">unsigned</span> ValueReg, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>,</div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;                                       <span class="keywordtype">unsigned</span> OffsetReg)<span class="keyword"> const </span>{</div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;  <span class="keywordflow">return</span> buildIndirectWrite(MBB, I, ValueReg, Address, OffsetReg, 0);</div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;}</div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;</div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> R600InstrInfo::buildIndirectWrite(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB,</div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;                                       <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;                                       <span class="keywordtype">unsigned</span> ValueReg, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>,</div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;                                       <span class="keywordtype">unsigned</span> OffsetReg,</div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;                                       <span class="keywordtype">unsigned</span> AddrChan)<span class="keyword"> const </span>{</div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;  <span class="keywordtype">unsigned</span> AddrReg;</div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;  <span class="keywordflow">switch</span> (AddrChan) {</div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;    <span class="keywordflow">default</span>: <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Invalid Channel&quot;</span>);</div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;    <span class="keywordflow">case</span> 0: AddrReg = R600::R600_AddrRegClass.getRegister(Address); <span class="keywordflow">break</span>;</div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;    <span class="keywordflow">case</span> 1: AddrReg = R600::R600_Addr_YRegClass.getRegister(Address); <span class="keywordflow">break</span>;</div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;    <span class="keywordflow">case</span> 2: AddrReg = R600::R600_Addr_ZRegClass.getRegister(Address); <span class="keywordflow">break</span>;</div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;    <span class="keywordflow">case</span> 3: AddrReg = R600::R600_Addr_WRegClass.getRegister(Address); <span class="keywordflow">break</span>;</div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;  }</div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MOVA = <a class="code" href="classllvm_1_1R600InstrInfo.html#a030150151483c64bff02ae4f89a50c96">buildDefaultInstruction</a>(*MBB, I, R600::MOVA_INT_eg,</div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;                                               R600::AR_X, OffsetReg);</div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;  <a class="code" href="classllvm_1_1R600InstrInfo.html#af66f57da18755676bae1d0f1d47b7da1">setImmOperand</a>(*MOVA, <a class="code" href="RuntimeDyldELF_8cpp.html#a79ab15165c16fbf94d6fd33bd890ea7e">R600::OpName::write</a>, 0);</div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;</div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> Mov = <a class="code" href="classllvm_1_1R600InstrInfo.html#a030150151483c64bff02ae4f89a50c96">buildDefaultInstruction</a>(*MBB, I, R600::MOV,</div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;                                      AddrReg, ValueReg)</div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;                                      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(R600::AR_X,</div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;                                           <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a> | <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;  <a class="code" href="classllvm_1_1R600InstrInfo.html#af66f57da18755676bae1d0f1d47b7da1">setImmOperand</a>(*Mov, R600::OpName::dst_rel, 1);</div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;  <span class="keywordflow">return</span> Mov;</div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;}</div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;</div><div class="line"><a name="l01145"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#ab0a25e05dcbec8a3858a648945334b51"> 1145</a></span>&#160;<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> R600InstrInfo::buildIndirectRead(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB,</div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;                                       <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> I,</div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;                                       <span class="keywordtype">unsigned</span> ValueReg, <span class="keywordtype">unsigned</span> Address,</div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;                                       <span class="keywordtype">unsigned</span> OffsetReg)<span class="keyword"> const </span>{</div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;  <span class="keywordflow">return</span> buildIndirectRead(MBB, I, ValueReg, Address, OffsetReg, 0);</div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;}</div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;</div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> R600InstrInfo::buildIndirectRead(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB,</div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;                                       <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> I,</div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;                                       <span class="keywordtype">unsigned</span> ValueReg, <span class="keywordtype">unsigned</span> Address,</div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;                                       <span class="keywordtype">unsigned</span> OffsetReg,</div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;                                       <span class="keywordtype">unsigned</span> AddrChan)<span class="keyword"> const </span>{</div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;  <span class="keywordtype">unsigned</span> AddrReg;</div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;  <span class="keywordflow">switch</span> (AddrChan) {</div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;    <span class="keywordflow">default</span>: <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Invalid Channel&quot;</span>);</div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;    <span class="keywordflow">case</span> 0: AddrReg = R600::R600_AddrRegClass.getRegister(Address); <span class="keywordflow">break</span>;</div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;    <span class="keywordflow">case</span> 1: AddrReg = R600::R600_Addr_YRegClass.getRegister(Address); <span class="keywordflow">break</span>;</div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;    <span class="keywordflow">case</span> 2: AddrReg = R600::R600_Addr_ZRegClass.getRegister(Address); <span class="keywordflow">break</span>;</div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;    <span class="keywordflow">case</span> 3: AddrReg = R600::R600_Addr_WRegClass.getRegister(Address); <span class="keywordflow">break</span>;</div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;  }</div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MOVA = <a class="code" href="classllvm_1_1R600InstrInfo.html#a030150151483c64bff02ae4f89a50c96">buildDefaultInstruction</a>(*MBB, I, R600::MOVA_INT_eg,</div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;                                                       R600::AR_X,</div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;                                                       OffsetReg);</div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;  <a class="code" href="classllvm_1_1R600InstrInfo.html#af66f57da18755676bae1d0f1d47b7da1">setImmOperand</a>(*MOVA, <a class="code" href="RuntimeDyldELF_8cpp.html#a79ab15165c16fbf94d6fd33bd890ea7e">R600::OpName::write</a>, 0);</div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> Mov = <a class="code" href="classllvm_1_1R600InstrInfo.html#a030150151483c64bff02ae4f89a50c96">buildDefaultInstruction</a>(*MBB, I, R600::MOV,</div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;                                      ValueReg,</div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;                                      AddrReg)</div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;                                      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(R600::AR_X,</div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;                                           <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a> | <a class="code" href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;  <a class="code" href="classllvm_1_1R600InstrInfo.html#af66f57da18755676bae1d0f1d47b7da1">setImmOperand</a>(*Mov, R600::OpName::src0_rel, 1);</div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;</div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;  <span class="keywordflow">return</span> Mov;</div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;}</div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;</div><div class="line"><a name="l01179"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a2666dab43798128db9f7c436090e2d64"> 1179</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a2666dab43798128db9f7c436090e2d64">R600InstrInfo::getIndirectIndexBegin</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>();</div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a> = -1;</div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;</div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;  <span class="keywordflow">if</span> (MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#ab4b44bc5aa744df4f8b70f971e8dcbf1">getNumObjects</a>() == 0) {</div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;    <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;  }</div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;</div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;  <span class="keywordflow">if</span> (MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a1c9eecf2b6aa6f212610a87813955328">livein_empty</a>()) {</div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;  }</div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;</div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *IndirectRC = <a class="code" href="classllvm_1_1R600InstrInfo.html#a3a65fc2e57549e3d7a37ad516d6523f0">getIndirectAddrRegClass</a>();</div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;  <span class="keywordflow">for</span> (std::pair&lt;unsigned, unsigned&gt; LI : MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aebc12f1cf49861a3e232070bf493ad54">liveins</a>()) {</div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> = LI.first;</div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(Reg) || !IndirectRC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#abd520c7b7939c6d4c37dff9e30e23fc6">contains</a>(Reg))</div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;</div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;    <span class="keywordtype">unsigned</span> RegIndex;</div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;    <span class="keywordtype">unsigned</span> RegEnd;</div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;    <span class="keywordflow">for</span> (RegIndex = 0, RegEnd = IndirectRC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#a140a96e49ab5e53e99c3233291d98eb4">getNumRegs</a>(); RegIndex != RegEnd;</div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;                                                          ++RegIndex) {</div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;      <span class="keywordflow">if</span> (IndirectRC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#a7496e24185d49898e0e1e789357eb22b">getRegister</a>(RegIndex) == <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;    }</div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;    Offset = <a class="code" href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">std::max</a>(Offset, (<span class="keywordtype">int</span>)RegIndex);</div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;  }</div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;</div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;  <span class="keywordflow">return</span> Offset + 1;</div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;}</div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;</div><div class="line"><a name="l01211"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a6963ee4846a440960af3393b33d4e8b0"> 1211</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a6963ee4846a440960af3393b33d4e8b0">R600InstrInfo::getIndirectIndexEnd</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a> = 0;</div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>();</div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;</div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;  <span class="comment">// Variable sized objects are not supported</span></div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;  <span class="keywordflow">if</span> (MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a0509430713d587eba74220a8375948a8">hasVarSizedObjects</a>()) {</div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;    <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;  }</div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;</div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;  <span class="keywordflow">if</span> (MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#ab4b44bc5aa744df4f8b70f971e8dcbf1">getNumObjects</a>() == 0) {</div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;    <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;  }</div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;</div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1R600Subtarget.html">R600Subtarget</a> &amp;ST = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1R600Subtarget.html">R600Subtarget</a>&gt;();</div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1R600FrameLowering.html">R600FrameLowering</a> *TFL = ST.<a class="code" href="classllvm_1_1R600Subtarget.html#a9b432fa2c7c82e277af177e17f5509c2">getFrameLowering</a>();</div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;</div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;  <span class="keywordtype">unsigned</span> IgnoredFrameReg;</div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;  Offset = TFL-&gt;<a class="code" href="classllvm_1_1R600FrameLowering.html#ae7ca1a453e8b74c4aa3afaab55fd6c27">getFrameIndexReference</a>(MF, -1, IgnoredFrameReg);</div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;</div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a2666dab43798128db9f7c436090e2d64">getIndirectIndexBegin</a>(MF) + <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>;</div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;}</div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;</div><div class="line"><a name="l01233"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a426079288663f8c9a5cad471d1f08f7c"> 1233</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a426079288663f8c9a5cad471d1f08f7c">R600InstrInfo::getMaxAlusPerClause</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;  <span class="keywordflow">return</span> 115;</div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;}</div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;</div><div class="line"><a name="l01237"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a030150151483c64bff02ae4f89a50c96"> 1237</a></span>&#160;<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code" href="classllvm_1_1R600InstrInfo.html#a030150151483c64bff02ae4f89a50c96">R600InstrInfo::buildDefaultInstruction</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;                                                  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> I,</div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;                                                  <span class="keywordtype">unsigned</span> Opcode,</div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;                                                  <span class="keywordtype">unsigned</span> DstReg,</div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;                                                  <span class="keywordtype">unsigned</span> Src0Reg,</div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;                                                  <span class="keywordtype">unsigned</span> Src1Reg)<span class="keyword"> const </span>{</div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB = <a class="code" href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">BuildMI</a>(MBB, I, MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab622d694b5fcb0edb99159f1ebdcdb6b">findDebugLoc</a>(I), <span class="keyword">get</span>(Opcode),</div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;    DstReg);           <span class="comment">// $dst</span></div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;</div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;  <span class="keywordflow">if</span> (Src1Reg) {</div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0)     <span class="comment">// $update_exec_mask</span></div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;       .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0);    <span class="comment">// $update_predicate</span></div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;  }</div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;  MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(1)        <span class="comment">// $write</span></div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;     .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0)        <span class="comment">// $omod</span></div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;     .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0)        <span class="comment">// $dst_rel</span></div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;     .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0)        <span class="comment">// $dst_clamp</span></div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;     .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Src0Reg)  <span class="comment">// $src0</span></div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;     .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0)        <span class="comment">// $src0_neg</span></div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;     .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0)        <span class="comment">// $src0_rel</span></div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;     .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0)        <span class="comment">// $src0_abs</span></div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;     .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(-1);       <span class="comment">// $src0_sel</span></div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;</div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;  <span class="keywordflow">if</span> (Src1Reg) {</div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(Src1Reg) <span class="comment">// $src1</span></div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;       .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0)       <span class="comment">// $src1_neg</span></div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;       .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0)       <span class="comment">// $src1_rel</span></div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;       .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0)       <span class="comment">// $src1_abs</span></div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;       .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(-1);      <span class="comment">// $src1_sel</span></div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;  }</div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;</div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;  <span class="comment">//XXX: The r600g finalizer expects this to be 1, once we&#39;ve moved the</span></div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;  <span class="comment">//scheduling to the backend, we can change the default to 0.</span></div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;  MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(1)        <span class="comment">// $last</span></div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">addReg</a>(R600::PRED_SEL_OFF) <span class="comment">// $pred_sel</span></div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0)         <span class="comment">// $literal</span></div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">addImm</a>(0);        <span class="comment">// $bank_swizzle</span></div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;</div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;  <span class="keywordflow">return</span> MIB;</div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;}</div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;</div><div class="line"><a name="l01278"></a><span class="lineno"><a class="line" href="R600InstrInfo_8cpp.html#a91cd4602f489830d37bb4f28eabb7996"> 1278</a></span>&#160;<span class="preprocessor">#define OPERAND_CASE(Label) \</span></div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;<span class="preprocessor">  case Label: { \</span></div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;<span class="preprocessor">    static const unsigned Ops[] = \</span></div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;<span class="preprocessor">    { \</span></div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;<span class="preprocessor">      Label##_X, \</span></div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;<span class="preprocessor">      Label##_Y, \</span></div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;<span class="preprocessor">      Label##_Z, \</span></div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;<span class="preprocessor">      Label##_W \</span></div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;<span class="preprocessor">    }; \</span></div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;<span class="preprocessor">    return Ops[Slot]; \</span></div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;<span class="preprocessor">  }</span></div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;</div><div class="line"><a name="l01290"></a><span class="lineno"><a class="line" href="R600InstrInfo_8cpp.html#af4276d8c21b0e693ccacb27ba6122e70"> 1290</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="R600InstrInfo_8cpp.html#af4276d8c21b0e693ccacb27ba6122e70">getSlotedOps</a>(<span class="keywordtype">unsigned</span>  <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <span class="keywordtype">unsigned</span> Slot) {</div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;  <span class="keywordflow">switch</span> (Op) {</div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;  <a class="code" href="R600InstrInfo_8cpp.html#a91cd4602f489830d37bb4f28eabb7996">OPERAND_CASE</a>(R600::OpName::update_exec_mask)</div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;  <a class="code" href="R600InstrInfo_8cpp.html#a91cd4602f489830d37bb4f28eabb7996">OPERAND_CASE</a>(R600::OpName::update_pred)</div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;  <a class="code" href="R600InstrInfo_8cpp.html#a91cd4602f489830d37bb4f28eabb7996">OPERAND_CASE</a>(<a class="code" href="RuntimeDyldELF_8cpp.html#a79ab15165c16fbf94d6fd33bd890ea7e">R600::OpName::write</a>)</div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;  <a class="code" href="R600InstrInfo_8cpp.html#a91cd4602f489830d37bb4f28eabb7996">OPERAND_CASE</a>(R600::OpName::omod)</div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;  <a class="code" href="R600InstrInfo_8cpp.html#a91cd4602f489830d37bb4f28eabb7996">OPERAND_CASE</a>(R600::OpName::dst_rel)</div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;  <a class="code" href="R600InstrInfo_8cpp.html#a91cd4602f489830d37bb4f28eabb7996">OPERAND_CASE</a>(R600::OpName::clamp)</div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;  <a class="code" href="R600InstrInfo_8cpp.html#a91cd4602f489830d37bb4f28eabb7996">OPERAND_CASE</a>(R600::OpName::src0)</div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;  <a class="code" href="R600InstrInfo_8cpp.html#a91cd4602f489830d37bb4f28eabb7996">OPERAND_CASE</a>(R600::OpName::src0_neg)</div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;  <a class="code" href="R600InstrInfo_8cpp.html#a91cd4602f489830d37bb4f28eabb7996">OPERAND_CASE</a>(R600::OpName::src0_rel)</div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;  <a class="code" href="R600InstrInfo_8cpp.html#a91cd4602f489830d37bb4f28eabb7996">OPERAND_CASE</a>(R600::OpName::src0_abs)</div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;  <a class="code" href="R600InstrInfo_8cpp.html#a91cd4602f489830d37bb4f28eabb7996">OPERAND_CASE</a>(R600::OpName::src0_sel)</div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;  <a class="code" href="R600InstrInfo_8cpp.html#a91cd4602f489830d37bb4f28eabb7996">OPERAND_CASE</a>(R600::OpName::src1)</div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;  <a class="code" href="R600InstrInfo_8cpp.html#a91cd4602f489830d37bb4f28eabb7996">OPERAND_CASE</a>(R600::OpName::src1_neg)</div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;  <a class="code" href="R600InstrInfo_8cpp.html#a91cd4602f489830d37bb4f28eabb7996">OPERAND_CASE</a>(R600::OpName::src1_rel)</div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;  <a class="code" href="R600InstrInfo_8cpp.html#a91cd4602f489830d37bb4f28eabb7996">OPERAND_CASE</a>(R600::OpName::src1_abs)</div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;  <a class="code" href="R600InstrInfo_8cpp.html#a91cd4602f489830d37bb4f28eabb7996">OPERAND_CASE</a>(R600::OpName::src1_sel)</div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;  <a class="code" href="R600InstrInfo_8cpp.html#a91cd4602f489830d37bb4f28eabb7996">OPERAND_CASE</a>(R600::OpName::pred_sel)</div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Wrong Operand&quot;</span>);</div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;  }</div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;}</div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;</div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;<span class="preprocessor">#undef OPERAND_CASE</span></div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;</div><div class="line"><a name="l01316"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#aca2b6568c134ce283d74d23db8d6b665"> 1316</a></span>&#160;<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="classllvm_1_1R600InstrInfo.html#aca2b6568c134ce283d74d23db8d6b665">R600InstrInfo::buildSlotOfVectorInstruction</a>(</div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <span class="keywordtype">unsigned</span> Slot, <span class="keywordtype">unsigned</span> DstReg)<span class="keyword"></span></div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;<span class="keyword">    const </span>{</div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a> (MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == R600::DOT_4 &amp;&amp; <span class="stringliteral">&quot;Not Implemented&quot;</span>);</div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;  <span class="keywordtype">unsigned</span> Opcode;</div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;  <span class="keywordflow">if</span> (ST.<a class="code" href="classllvm_1_1R600Subtarget.html#aee79390ce7af3c7d999f347433516859">getGeneration</a>() &lt;= <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a596455aad4b8b4c3aa649e5b227c2ee8">AMDGPUSubtarget::R700</a>)</div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;    Opcode = R600::DOT4_r600;</div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;    Opcode = R600::DOT4_eg;</div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> I = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>;</div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src0 = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(</div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;      <a class="code" href="classllvm_1_1R600InstrInfo.html#addaf6e56f2c83eb6d2300026c5430c6d">getOperandIdx</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>(), <a class="code" href="R600InstrInfo_8cpp.html#af4276d8c21b0e693ccacb27ba6122e70">getSlotedOps</a>(R600::OpName::src0, Slot)));</div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src1 = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(</div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;      <a class="code" href="classllvm_1_1R600InstrInfo.html#addaf6e56f2c83eb6d2300026c5430c6d">getOperandIdx</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>(), <a class="code" href="R600InstrInfo_8cpp.html#af4276d8c21b0e693ccacb27ba6122e70">getSlotedOps</a>(R600::OpName::src1, Slot)));</div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MIB = <a class="code" href="classllvm_1_1R600InstrInfo.html#a030150151483c64bff02ae4f89a50c96">buildDefaultInstruction</a>(</div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;      MBB, I, Opcode, DstReg, Src0.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), Src1.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span>  <a class="code" href="MIRNamerPass_8cpp.html#a05e4be4ec3e2c3587dda0e376bb6822c">Operands</a>[14] = {</div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;    R600::OpName::update_exec_mask,</div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;    R600::OpName::update_pred,</div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;    <a class="code" href="RuntimeDyldELF_8cpp.html#a79ab15165c16fbf94d6fd33bd890ea7e">R600::OpName::write</a>,</div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;    R600::OpName::omod,</div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;    R600::OpName::dst_rel,</div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;    R600::OpName::clamp,</div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;    R600::OpName::src0_neg,</div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;    R600::OpName::src0_rel,</div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;    R600::OpName::src0_abs,</div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;    R600::OpName::src0_sel,</div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;    R600::OpName::src1_neg,</div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;    R600::OpName::src1_rel,</div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;    R600::OpName::src1_abs,</div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;    R600::OpName::src1_sel,</div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;  };</div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;</div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(<a class="code" href="classllvm_1_1R600InstrInfo.html#addaf6e56f2c83eb6d2300026c5430c6d">getOperandIdx</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>(),</div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;      <a class="code" href="R600InstrInfo_8cpp.html#af4276d8c21b0e693ccacb27ba6122e70">getSlotedOps</a>(R600::OpName::pred_sel, Slot)));</div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;  MIB-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(<a class="code" href="classllvm_1_1R600InstrInfo.html#addaf6e56f2c83eb6d2300026c5430c6d">getOperandIdx</a>(Opcode, R600::OpName::pred_sel))</div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;      .<a class="code" href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">setReg</a>(MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;</div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; 14; i++) {</div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(</div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;        <a class="code" href="classllvm_1_1R600InstrInfo.html#addaf6e56f2c83eb6d2300026c5430c6d">getOperandIdx</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>(), <a class="code" href="R600InstrInfo_8cpp.html#af4276d8c21b0e693ccacb27ba6122e70">getSlotedOps</a>(Operands[i], Slot)));</div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a> (MO.<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>());</div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;    <a class="code" href="classllvm_1_1R600InstrInfo.html#af66f57da18755676bae1d0f1d47b7da1">setImmOperand</a>(*MIB, Operands[i], MO.<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>());</div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;  }</div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;  MIB-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(20).<a class="code" href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">setImm</a>(0);</div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;  <span class="keywordflow">return</span> MIB;</div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;}</div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;</div><div class="line"><a name="l01364"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a3b92da744ddde099abc9476ceca6a26a"> 1364</a></span>&#160;<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="classllvm_1_1R600InstrInfo.html#a3b92da744ddde099abc9476ceca6a26a">R600InstrInfo::buildMovImm</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;BB,</div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;                                         <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> I,</div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;                                         <span class="keywordtype">unsigned</span> DstReg,</div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;                                         uint64_t Imm)<span class="keyword"> const </span>{</div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MovImm = <a class="code" href="classllvm_1_1R600InstrInfo.html#a030150151483c64bff02ae4f89a50c96">buildDefaultInstruction</a>(BB, I, R600::MOV, DstReg,</div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;                                                  R600::ALU_LITERAL_X);</div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;  <a class="code" href="classllvm_1_1R600InstrInfo.html#af66f57da18755676bae1d0f1d47b7da1">setImmOperand</a>(*MovImm, R600::OpName::literal, Imm);</div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;  <span class="keywordflow">return</span> MovImm;</div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;}</div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;</div><div class="line"><a name="l01374"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#afa59b61d712578092c3cb3cc7f960498"> 1374</a></span>&#160;<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="classllvm_1_1R600InstrInfo.html#afa59b61d712578092c3cb3cc7f960498">R600InstrInfo::buildMovInstr</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB,</div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;                                       <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> I,</div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;                                       <span class="keywordtype">unsigned</span> DstReg, <span class="keywordtype">unsigned</span> SrcReg)<span class="keyword"> const </span>{</div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a030150151483c64bff02ae4f89a50c96">buildDefaultInstruction</a>(*MBB, I, R600::MOV, DstReg, SrcReg);</div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;}</div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;</div><div class="line"><a name="l01380"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#addaf6e56f2c83eb6d2300026c5430c6d"> 1380</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#addaf6e56f2c83eb6d2300026c5430c6d">R600InstrInfo::getOperandIdx</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#addaf6e56f2c83eb6d2300026c5430c6d">getOperandIdx</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>(), <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>);</div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;}</div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;</div><div class="line"><a name="l01384"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#acb5d76d41819d66002d2e29ffdd5aabe"> 1384</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#addaf6e56f2c83eb6d2300026c5430c6d">R600InstrInfo::getOperandIdx</a>(<span class="keywordtype">unsigned</span> Opcode, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">R600::getNamedOperandIdx</a>(Opcode, Op);</div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;}</div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;</div><div class="line"><a name="l01388"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#af66f57da18755676bae1d0f1d47b7da1"> 1388</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#af66f57da18755676bae1d0f1d47b7da1">R600InstrInfo::setImmOperand</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>,</div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;                                  int64_t Imm)<span class="keyword"> const </span>{</div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;  <span class="keywordtype">int</span> Idx = <a class="code" href="classllvm_1_1R600InstrInfo.html#addaf6e56f2c83eb6d2300026c5430c6d">getOperandIdx</a>(MI, Op);</div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Idx != -1 &amp;&amp; <span class="stringliteral">&quot;Operand not supported for this instruction.&quot;</span>);</div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(Idx).<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>());</div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;  MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(Idx).<a class="code" href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">setImm</a>(Imm);</div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;}</div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;</div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;<span class="comment">// Instruction flag getters/setters</span></div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;</div><div class="line"><a name="l01400"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#abe6350749fb33b3fb889a5cb8b5d4ba4"> 1400</a></span>&#160;<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code" href="classllvm_1_1R600InstrInfo.html#abe6350749fb33b3fb889a5cb8b5d4ba4">R600InstrInfo::getFlagOp</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keywordtype">unsigned</span> SrcIdx,</div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;                                         <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023">Flag</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;  <span class="keywordtype">unsigned</span> TargetFlags = <span class="keyword">get</span>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()).TSFlags;</div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;  <span class="keywordtype">int</span> FlagIndex = 0;</div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;  <span class="keywordflow">if</span> (Flag != 0) {</div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;    <span class="comment">// If we pass something other than the default value of Flag to this</span></div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;    <span class="comment">// function, it means we are want to set a flag on an instruction</span></div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;    <span class="comment">// that uses native encoding.</span></div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="R600Defines_8h.html#a1ad904deac6dbd960c5c7a473503deb7">HAS_NATIVE_OPERANDS</a>(TargetFlags));</div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;    <span class="keywordtype">bool</span> IsOP3 = (TargetFlags &amp; <a class="code" href="namespaceR600__InstFlag.html#a23106439cc906be24dc8953eedd3940da65fb6d999803c0872b80b25f3c77a893">R600_InstFlag::OP3</a>) == <a class="code" href="namespaceR600__InstFlag.html#a23106439cc906be24dc8953eedd3940da65fb6d999803c0872b80b25f3c77a893">R600_InstFlag::OP3</a>;</div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;    <span class="keywordflow">switch</span> (Flag) {</div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="R600Defines_8h.html#a190837f9d51526f9c7df31ee77c7acf3">MO_FLAG_CLAMP</a>:</div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;      FlagIndex = <a class="code" href="classllvm_1_1R600InstrInfo.html#addaf6e56f2c83eb6d2300026c5430c6d">getOperandIdx</a>(MI, R600::OpName::clamp);</div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="R600Defines_8h.html#ae930f7daa3ebaac65c1bdcb69492ea7c">MO_FLAG_MASK</a>:</div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;      FlagIndex = <a class="code" href="classllvm_1_1R600InstrInfo.html#addaf6e56f2c83eb6d2300026c5430c6d">getOperandIdx</a>(MI, <a class="code" href="RuntimeDyldELF_8cpp.html#a79ab15165c16fbf94d6fd33bd890ea7e">R600::OpName::write</a>);</div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="R600Defines_8h.html#a9cdbc1e11dd9a91f7f8798472db60fc8">MO_FLAG_NOT_LAST</a>:</div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="R600Defines_8h.html#ae9fe4327414b6fe4c70d220f7b3a698c">MO_FLAG_LAST</a>:</div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;      FlagIndex = <a class="code" href="classllvm_1_1R600InstrInfo.html#addaf6e56f2c83eb6d2300026c5430c6d">getOperandIdx</a>(MI, R600::OpName::last);</div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="R600Defines_8h.html#a73ea1e4ec493abfd161da3e3338d54a1">MO_FLAG_NEG</a>:</div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;      <span class="keywordflow">switch</span> (SrcIdx) {</div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;      <span class="keywordflow">case</span> 0:</div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;        FlagIndex = <a class="code" href="classllvm_1_1R600InstrInfo.html#addaf6e56f2c83eb6d2300026c5430c6d">getOperandIdx</a>(MI, R600::OpName::src0_neg);</div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;      <span class="keywordflow">case</span> 1:</div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;        FlagIndex = <a class="code" href="classllvm_1_1R600InstrInfo.html#addaf6e56f2c83eb6d2300026c5430c6d">getOperandIdx</a>(MI, R600::OpName::src1_neg);</div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;      <span class="keywordflow">case</span> 2:</div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;        FlagIndex = <a class="code" href="classllvm_1_1R600InstrInfo.html#addaf6e56f2c83eb6d2300026c5430c6d">getOperandIdx</a>(MI, R600::OpName::src2_neg);</div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;      }</div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;</div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="R600Defines_8h.html#adc4fb86109ffdf8ce21d7b2d36c9352e">MO_FLAG_ABS</a>:</div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!IsOP3 &amp;&amp; <span class="stringliteral">&quot;Cannot set absolute value modifier for OP3 &quot;</span></div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;                       <span class="stringliteral">&quot;instructions.&quot;</span>);</div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;      (void)IsOP3;</div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;      <span class="keywordflow">switch</span> (SrcIdx) {</div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;      <span class="keywordflow">case</span> 0:</div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;        FlagIndex = <a class="code" href="classllvm_1_1R600InstrInfo.html#addaf6e56f2c83eb6d2300026c5430c6d">getOperandIdx</a>(MI, R600::OpName::src0_abs);</div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;      <span class="keywordflow">case</span> 1:</div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;        FlagIndex = <a class="code" href="classllvm_1_1R600InstrInfo.html#addaf6e56f2c83eb6d2300026c5430c6d">getOperandIdx</a>(MI, R600::OpName::src1_abs);</div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;      }</div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;</div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;      FlagIndex = -1;</div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;    }</div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(FlagIndex != -1 &amp;&amp; <span class="stringliteral">&quot;Flag not supported for this instruction&quot;</span>);</div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;      FlagIndex = <a class="code" href="R600Defines_8h.html#af0879284b65ffa68ff468f299b465a39">GET_FLAG_OPERAND_IDX</a>(TargetFlags);</div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(FlagIndex != 0 &amp;&amp;</div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;         <span class="stringliteral">&quot;Instruction flags not supported for this instruction&quot;</span>);</div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;  }</div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;</div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;FlagOp = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(FlagIndex);</div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(FlagOp.<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>());</div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;  <span class="keywordflow">return</span> FlagOp;</div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;}</div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;</div><div class="line"><a name="l01465"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a54891e94b588b8ba0ba2586547e17e31"> 1465</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a54891e94b588b8ba0ba2586547e17e31">R600InstrInfo::addFlag</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keywordtype">unsigned</span> Operand,</div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;                            <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023">Flag</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;  <span class="keywordtype">unsigned</span> TargetFlags = <span class="keyword">get</span>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()).TSFlags;</div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;  <span class="keywordflow">if</span> (Flag == 0) {</div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;  }</div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="R600Defines_8h.html#a1ad904deac6dbd960c5c7a473503deb7">HAS_NATIVE_OPERANDS</a>(TargetFlags)) {</div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;FlagOp = <a class="code" href="classllvm_1_1R600InstrInfo.html#abe6350749fb33b3fb889a5cb8b5d4ba4">getFlagOp</a>(MI, Operand, Flag);</div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;    <span class="keywordflow">if</span> (Flag == <a class="code" href="R600Defines_8h.html#a9cdbc1e11dd9a91f7f8798472db60fc8">MO_FLAG_NOT_LAST</a>) {</div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;      <a class="code" href="classllvm_1_1R600InstrInfo.html#afb8b734da10672ff4ffc3ec7bf04ec1d">clearFlag</a>(MI, Operand, <a class="code" href="R600Defines_8h.html#ae9fe4327414b6fe4c70d220f7b3a698c">MO_FLAG_LAST</a>);</div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Flag == <a class="code" href="R600Defines_8h.html#ae930f7daa3ebaac65c1bdcb69492ea7c">MO_FLAG_MASK</a>) {</div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;      <a class="code" href="classllvm_1_1R600InstrInfo.html#afb8b734da10672ff4ffc3ec7bf04ec1d">clearFlag</a>(MI, Operand, Flag);</div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;      FlagOp.<a class="code" href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">setImm</a>(1);</div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;    }</div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;      <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;FlagOp = <a class="code" href="classllvm_1_1R600InstrInfo.html#abe6350749fb33b3fb889a5cb8b5d4ba4">getFlagOp</a>(MI, Operand);</div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;      FlagOp.<a class="code" href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">setImm</a>(FlagOp.<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() | (Flag &lt;&lt; (<a class="code" href="R600Defines_8h.html#a1403ae81116662ff98bb8441bf5b5772">NUM_MO_FLAGS</a> * Operand)));</div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;  }</div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;}</div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;</div><div class="line"><a name="l01486"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#afb8b734da10672ff4ffc3ec7bf04ec1d"> 1486</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#afb8b734da10672ff4ffc3ec7bf04ec1d">R600InstrInfo::clearFlag</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keywordtype">unsigned</span> Operand,</div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;                              <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023">Flag</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;  <span class="keywordtype">unsigned</span> TargetFlags = <span class="keyword">get</span>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()).TSFlags;</div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="R600Defines_8h.html#a1ad904deac6dbd960c5c7a473503deb7">HAS_NATIVE_OPERANDS</a>(TargetFlags)) {</div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;FlagOp = <a class="code" href="classllvm_1_1R600InstrInfo.html#abe6350749fb33b3fb889a5cb8b5d4ba4">getFlagOp</a>(MI, Operand, Flag);</div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;    FlagOp.<a class="code" href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">setImm</a>(0);</div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;FlagOp = <a class="code" href="classllvm_1_1R600InstrInfo.html#abe6350749fb33b3fb889a5cb8b5d4ba4">getFlagOp</a>(MI);</div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;    <span class="keywordtype">unsigned</span> InstFlags = FlagOp.<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;    InstFlags &amp;= ~(Flag &lt;&lt; (<a class="code" href="R600Defines_8h.html#a1403ae81116662ff98bb8441bf5b5772">NUM_MO_FLAGS</a> * Operand));</div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;    FlagOp.<a class="code" href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">setImm</a>(InstFlags);</div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;  }</div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;}</div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;</div><div class="line"><a name="l01500"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a11cffe1c421ec06252714db83ea2bf5b"> 1500</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a11cffe1c421ec06252714db83ea2bf5b">R600InstrInfo::getAddressSpaceForPseudoSourceKind</a>(</div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1EngineKind.html#a9df47239a42cd9621ac26d9ecbd57441">Kind</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;  <span class="keywordflow">switch</span> (Kind) {</div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1PseudoSourceValue.html#a9959ffdc41bc31cf2211b8824f79259ea4409983ec879eefed025abf900eeed47">PseudoSourceValue::Stack</a>:</div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1PseudoSourceValue.html#a9959ffdc41bc31cf2211b8824f79259eaf38d1857511c3f0404c95f65664b36ab">PseudoSourceValue::FixedStack</a>:</div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ad90d5742fc1499c31c72fb2aae66b306">AMDGPUAS::PRIVATE_ADDRESS</a>;</div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1PseudoSourceValue.html#a9959ffdc41bc31cf2211b8824f79259eae05129b008395b214fc0ee1bea862f29">PseudoSourceValue::ConstantPool</a>:</div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1PseudoSourceValue.html#a9959ffdc41bc31cf2211b8824f79259ea312314536c6c788acece6a3f1cb47d1c">PseudoSourceValue::GOT</a>:</div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1PseudoSourceValue.html#a9959ffdc41bc31cf2211b8824f79259eaa9507353b6734246ea32fe68212077de">PseudoSourceValue::JumpTable</a>:</div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1PseudoSourceValue.html#a9959ffdc41bc31cf2211b8824f79259ea989f21374348c0921d46fda31fb0c29f">PseudoSourceValue::GlobalValueCallEntry</a>:</div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1PseudoSourceValue.html#a9959ffdc41bc31cf2211b8824f79259eaac8626d58c6d77b8394e51a3e1170f04">PseudoSourceValue::ExternalSymbolCallEntry</a>:</div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1PseudoSourceValue.html#a9959ffdc41bc31cf2211b8824f79259eaf2ce2f2cea9331c4da3654d7560f2848">PseudoSourceValue::TargetCustom</a>:</div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ad304ae27136802df563d339665ffbf9d">AMDGPUAS::CONSTANT_ADDRESS</a>;</div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;  }</div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;</div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;  <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Invalid pseudo source kind&quot;</span>);</div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;}</div><div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a53c0ee4138bfbf9e0410a65e0eaa36e2a596455aad4b8b4c3aa649e5b227c2ee8"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a596455aad4b8b4c3aa649e5b227c2ee8">llvm::AMDGPUSubtarget::R700</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00052">AMDGPUSubtarget.h:52</a></div></div>
<div class="ttc" id="TargetSubtargetInfo_8h_html"><div class="ttname"><a href="TargetSubtargetInfo_8h.html">TargetSubtargetInfo.h</a></div></div>
<div class="ttc" id="SmallSet_8h_html"><div class="ttname"><a href="SmallSet_8h.html">SmallSet.h</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a1fddf85baa47d23103126f2a45ea3a4e"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a1fddf85baa47d23103126f2a45ea3a4e">llvm::R600InstrInfo::isMov</a></div><div class="ttdeci">bool isMov(unsigned Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00107">R600InstrInfo.cpp:107</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a0aa3d48f55eef628d97bb21156177f19"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a0aa3d48f55eef628d97bb21156177f19">llvm::R600InstrInfo::usesAddressRegister</a></div><div class="ttdeci">bool usesAddressRegister(MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00230">R600InstrInfo.cpp:230</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a6e6014fca5895fa5f9487ff7c79678b0"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a6e6014fca5895fa5f9487ff7c79678b0">llvm::MachineInstr::operands_end</a></div><div class="ttdeci">mop_iterator operands_end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00487">MachineInstr.h:487</a></div></div>
<div class="ttc" id="classllvm_1_1PseudoSourceValue_html_a9959ffdc41bc31cf2211b8824f79259ea312314536c6c788acece6a3f1cb47d1c"><div class="ttname"><a href="classllvm_1_1PseudoSourceValue.html#a9959ffdc41bc31cf2211b8824f79259ea312314536c6c788acece6a3f1cb47d1c">llvm::PseudoSourceValue::GOT</a></div><div class="ttdef"><b>Definition:</b> <a href="PseudoSourceValue_8h_source.html#l00040">PseudoSourceValue.h:40</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_ac39a8558f3e2c9d7806eab38a2bc3fa6"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#ac39a8558f3e2c9d7806eab38a2bc3fa6">llvm::R600InstrInfo::getPredicationCost</a></div><div class="ttdeci">unsigned int getPredicationCost(const MachineInstr &amp;) const override</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01005">R600InstrInfo.cpp:1005</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_abd520c7b7939c6d4c37dff9e30e23fc6"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#abd520c7b7939c6d4c37dff9e30e23fc6">llvm::TargetRegisterClass::contains</a></div><div class="ttdeci">bool contains(unsigned Reg) const</div><div class="ttdoc">Return true if the specified register is included in this register class. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00089">TargetRegisterInfo.h:89</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a75925d9ebd5a8017581c9d07316be793"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a75925d9ebd5a8017581c9d07316be793">llvm::MachineInstr::findFirstPredOperandIdx</a></div><div class="ttdeci">int findFirstPredOperandIdx() const</div><div class="ttdoc">Find the index of the first operand in the operand list that is used to represent the predicate...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l01020">MachineInstr.cpp:1020</a></div></div>
<div class="ttc" id="AMDGPUSubtarget_8h_html"><div class="ttname"><a href="AMDGPUSubtarget_8h.html">AMDGPUSubtarget.h</a></div><div class="ttdoc">AMDGPU specific subclass of TargetSubtarget. </div></div>
<div class="ttc" id="classllvm_1_1MCRegister_html"><div class="ttname"><a href="classllvm_1_1MCRegister.html">llvm::MCRegister</a></div><div class="ttdoc">Wrapper class representing physical registers. Should be passed by value. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegister_8h_source.html#l00022">MCRegister.h:22</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a9b48cb80ee1534c2b51d789b673137c1"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a9b48cb80ee1534c2b51d789b673137c1">llvm::MachineOperand::getMBB</a></div><div class="ttdeci">MachineBasicBlock * getMBB() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00550">MachineOperand.h:550</a></div></div>
<div class="ttc" id="MachineOperand_8h_html"><div class="ttname"><a href="MachineOperand_8h.html">MachineOperand.h</a></div></div>
<div class="ttc" id="classllvm_1_1PseudoSourceValue_html_a9959ffdc41bc31cf2211b8824f79259eaac8626d58c6d77b8394e51a3e1170f04"><div class="ttname"><a href="classllvm_1_1PseudoSourceValue.html#a9959ffdc41bc31cf2211b8824f79259eaac8626d58c6d77b8394e51a3e1170f04">llvm::PseudoSourceValue::ExternalSymbolCallEntry</a></div><div class="ttdef"><b>Definition:</b> <a href="PseudoSourceValue_8h_source.html#l00045">PseudoSourceValue.h:45</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a1c9eecf2b6aa6f212610a87813955328"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a1c9eecf2b6aa6f212610a87813955328">llvm::MachineRegisterInfo::livein_empty</a></div><div class="ttdeci">bool livein_empty() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00936">MachineRegisterInfo.h:936</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a140a96e49ab5e53e99c3233291d98eb4"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a140a96e49ab5e53e99c3233291d98eb4">llvm::TargetRegisterClass::getNumRegs</a></div><div class="ttdeci">unsigned getNumRegs() const</div><div class="ttdoc">Return the number of registers in this class. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00075">TargetRegisterInfo.h:75</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_ab4b44bc5aa744df4f8b70f971e8dcbf1"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#ab4b44bc5aa744df4f8b70f971e8dcbf1">llvm::MachineFrameInfo::getNumObjects</a></div><div class="ttdeci">unsigned getNumObjects() const</div><div class="ttdoc">Return the number of objects. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00396">MachineFrameInfo.h:396</a></div></div>
<div class="ttc" id="R600InstrInfo_8h_html"><div class="ttname"><a href="R600InstrInfo_8h.html">R600InstrInfo.h</a></div><div class="ttdoc">Interface definition for R600InstrInfo. </div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00223">MachineFunction.h:223</a></div></div>
<div class="ttc" id="namespacellvm_html_add480f2ed87faa59c16d4c01ffb4bf39a57dea6f5039281b7fee517fc43bf3110"><div class="ttname"><a href="namespacellvm.html#add480f2ed87faa59c16d4c01ffb4bf39a57dea6f5039281b7fee517fc43bf3110">llvm::VFParamKind::Vector</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a54891e94b588b8ba0ba2586547e17e31"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a54891e94b588b8ba0ba2586547e17e31">llvm::R600InstrInfo::addFlag</a></div><div class="ttdeci">void addFlag(MachineInstr &amp;MI, unsigned Operand, unsigned Flag) const</div><div class="ttdoc">Add one of the MO_FLAG* flags to the specified Operand. </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01465">R600InstrInfo.cpp:1465</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__MB_html_ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2"><div class="ttname"><a href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">llvm::ARM_MB::ST</a></div><div class="ttdef"><b>Definition:</b> <a href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00073">ARMBaseInfo.h:73</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a2700054a144dc843858ac4954f53e2b4"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a2700054a144dc843858ac4954f53e2b4">llvm::R600InstrInfo::isProfitableToDupForIfCvt</a></div><div class="ttdeci">bool isProfitableToDupForIfCvt(MachineBasicBlock &amp;MBB, unsigned NumCycles, BranchProbability Probability) const override</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00919">R600InstrInfo.cpp:919</a></div></div>
<div class="ttc" id="R600FrameLowering_8h_html"><div class="ttname"><a href="R600FrameLowering_8h.html">R600FrameLowering.h</a></div></div>
<div class="ttc" id="R600Defines_8h_html_ae9fe4327414b6fe4c70d220f7b3a698c"><div class="ttname"><a href="R600Defines_8h.html#ae9fe4327414b6fe4c70d220f7b3a698c">MO_FLAG_LAST</a></div><div class="ttdeci">#define MO_FLAG_LAST</div><div class="ttdef"><b>Definition:</b> <a href="R600Defines_8h_source.html#l00022">R600Defines.h:22</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a684a33b88b11aeed1300272bb4cf9f73a899a4c04ab90aedc9371144fda3ae335"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a899a4c04ab90aedc9371144fda3ae335">llvm::R600InstrInfo::ALU_VEC_120_SCL_212</a></div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8h_source.html#l00063">R600InstrInfo.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a086f43049b2d52208b7727be22f5e604"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a086f43049b2d52208b7727be22f5e604">llvm::R600InstrInfo::analyzeBranch</a></div><div class="ttdeci">bool analyzeBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock *&amp;TBB, MachineBasicBlock *&amp;FBB, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, bool AllowModify) const override</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00674">R600InstrInfo.cpp:674</a></div></div>
<div class="ttc" id="R600Defines_8h_html_a1403ae81116662ff98bb8441bf5b5772"><div class="ttname"><a href="R600Defines_8h.html#a1403ae81116662ff98bb8441bf5b5772">NUM_MO_FLAGS</a></div><div class="ttdeci">#define NUM_MO_FLAGS</div><div class="ttdef"><b>Definition:</b> <a href="R600Defines_8h_source.html#l00023">R600Defines.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a7496e24185d49898e0e1e789357eb22b"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a7496e24185d49898e0e1e789357eb22b">llvm::TargetRegisterClass::getRegister</a></div><div class="ttdeci">unsigned getRegister(unsigned i) const</div><div class="ttdoc">Return the specified register in the class. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00083">TargetRegisterInfo.h:83</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateBase_html_af42bfbc067df27c19ee2fc859df58799"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back</a></div><div class="ttdeci">void push_back(const T &amp;Elt)</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00211">SmallVector.h:211</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_aa83513847e40eb20946e50e05d50fc3b"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#aa83513847e40eb20946e50e05d50fc3b">llvm::R600InstrInfo::isProfitableToIfCvt</a></div><div class="ttdeci">bool isProfitableToIfCvt(MachineBasicBlock &amp;MBB, unsigned NumCycles, unsigned ExtraPredCycles, BranchProbability Probability) const override</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00900">R600InstrInfo.cpp:900</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a6110fc30bc7311a6cf99814530362e21"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">llvm::AMDGPU::Hwreg::Offset</a></div><div class="ttdeci">Offset</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00342">SIDefines.h:342</a></div></div>
<div class="ttc" id="classllvm_1_1DenseMap_html"><div class="ttname"><a href="classllvm_1_1DenseMap.html">llvm::DenseMap&lt; unsigned, unsigned &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a648e69f41d62376b996b0b5209022fbd"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a648e69f41d62376b996b0b5209022fbd">llvm::R600InstrInfo::insertBranch</a></div><div class="ttdeci">unsigned insertBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock *TBB, MachineBasicBlock *FBB, ArrayRef&lt; MachineOperand &gt; Cond, const DebugLoc &amp;DL, int *BytesAdded=nullptr) const override</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00756">R600InstrInfo.cpp:756</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01139">MachineSink.cpp:1139</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a23fcb3c9cc9602657a3de8aa9ed0457d"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a23fcb3c9cc9602657a3de8aa9ed0457d">llvm::MachineInstr::findRegisterDefOperandIdx</a></div><div class="ttdeci">int findRegisterDefOperandIdx(Register Reg, bool isDead=false, bool Overlap=false, const TargetRegisterInfo *TRI=nullptr) const</div><div class="ttdoc">Returns the operand index that is a def of the specified register or -1 if it is not found...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00992">MachineInstr.cpp:992</a></div></div>
<div class="ttc" id="AMDGPU_8h_html"><div class="ttname"><a href="AMDGPU_8h.html">AMDGPU.h</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a2fce8516b6f35622360433c3bae2b70c"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a2fce8516b6f35622360433c3bae2b70c">llvm::R600InstrInfo::isLegalUpTo</a></div><div class="ttdeci">unsigned isLegalUpTo(const std::vector&lt; std::vector&lt; std::pair&lt; int, unsigned &gt; &gt; &gt; &amp;IGSrcs, const std::vector&lt; R600InstrInfo::BankSwizzle &gt; &amp;Swz, const std::vector&lt; std::pair&lt; int, unsigned &gt; &gt; &amp;TransSrcs, R600InstrInfo::BankSwizzle TransSwz) const</div><div class="ttdoc">returns how many MIs (whose inputs are represented by IGSrcs) can be packed in the same Instruction G...</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00429">R600InstrInfo.cpp:429</a></div></div>
<div class="ttc" id="AMDGPUBaseInfo_8h_html"><div class="ttname"><a href="AMDGPUBaseInfo_8h.html">AMDGPUBaseInfo.h</a></div></div>
<div class="ttc" id="R600InstrInfo_8cpp_html_ae52a3b9fa509347aed3a1703890d9a4b"><div class="ttname"><a href="R600InstrInfo_8cpp.html#ae52a3b9fa509347aed3a1703890d9a4b">Swizzle</a></div><div class="ttdeci">static std::vector&lt; std::pair&lt; int, unsigned &gt; &gt; Swizzle(std::vector&lt; std::pair&lt; int, unsigned &gt;&gt; Src, R600InstrInfo::BankSwizzle Swz)</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00374">R600InstrInfo.cpp:374</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_ab39a8eb989f01d8ed539a6fe6a210ba6"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#ab39a8eb989f01d8ed539a6fe6a210ba6">llvm::R600InstrInfo::isPredicated</a></div><div class="ttdeci">bool isPredicated(const MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00862">R600InstrInfo.cpp:862</a></div></div>
<div class="ttc" id="R600InstrInfo_8cpp_html_af4276d8c21b0e693ccacb27ba6122e70"><div class="ttname"><a href="R600InstrInfo_8cpp.html#af4276d8c21b0e693ccacb27ba6122e70">getSlotedOps</a></div><div class="ttdeci">static unsigned getSlotedOps(unsigned Op, unsigned Slot)</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01290">R600InstrInfo.cpp:1290</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_afb8b734da10672ff4ffc3ec7bf04ec1d"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#afb8b734da10672ff4ffc3ec7bf04ec1d">llvm::R600InstrInfo::clearFlag</a></div><div class="ttdeci">void clearFlag(MachineInstr &amp;MI, unsigned Operand, unsigned Flag) const</div><div class="ttdoc">Clear the specified flag on the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01486">R600InstrInfo.cpp:1486</a></div></div>
<div class="ttc" id="namespaceR600__InstFlag_html_a23106439cc906be24dc8953eedd3940da282bbf9f0d832c637c954069fd93a16d"><div class="ttname"><a href="namespaceR600__InstFlag.html#a23106439cc906be24dc8953eedd3940da282bbf9f0d832c637c954069fd93a16d">R600_InstFlag::OP2</a></div><div class="ttdef"><b>Definition:</b> <a href="R600Defines_8h_source.html#l00041">R600Defines.h:41</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_ab4c95ecc60411327fd2f6c5d0664224c"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#ab4c95ecc60411327fd2f6c5d0664224c">llvm::R600InstrInfo::expandPostRAPseudo</a></div><div class="ttdeci">bool expandPostRAPseudo(MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01023">R600InstrInfo.cpp:1023</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01140">MachineSink.cpp:1140</a></div></div>
<div class="ttc" id="classllvm_1_1DebugLoc_html"><div class="ttname"><a href="classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdoc">A debug info location. </div><div class="ttdef"><b>Definition:</b> <a href="DebugLoc_8h_source.html#l00033">DebugLoc.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_aca2b6568c134ce283d74d23db8d6b665"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#aca2b6568c134ce283d74d23db8d6b665">llvm::R600InstrInfo::buildSlotOfVectorInstruction</a></div><div class="ttdeci">MachineInstr * buildSlotOfVectorInstruction(MachineBasicBlock &amp;MBB, MachineInstr *MI, unsigned Slot, unsigned DstReg) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01316">R600InstrInfo.cpp:1316</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a199a6e4bfdffc8f3379ef4f35004488f"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a199a6e4bfdffc8f3379ef4f35004488f">llvm::MachineBasicBlock::const_iterator</a></div><div class="ttdeci">MachineInstrBundleIterator&lt; const MachineInstr &gt; const_iterator</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00182">MachineBasicBlock.h:182</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_acbc921830578e2741be6549db716c0ce"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">llvm::MachineBasicBlock::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00218">MachineBasicBlock.h:218</a></div></div>
<div class="ttc" id="R600RegisterInfo_8h_html"><div class="ttname"><a href="R600RegisterInfo_8h.html">R600RegisterInfo.h</a></div><div class="ttdoc">Interface definition for R600RegisterInfo. </div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a76f61c6784df6dc8402a8b9011041926"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">llvm::MachineOperand::isImm</a></div><div class="ttdeci">bool isImm() const</div><div class="ttdoc">isImm - Tests if this is a MO_Immediate operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00321">MachineOperand.h:321</a></div></div>
<div class="ttc" id="classllvm_1_1R600Subtarget_html_aee79390ce7af3c7d999f347433516859"><div class="ttname"><a href="classllvm_1_1R600Subtarget.html#aee79390ce7af3c7d999f347433516859">llvm::R600Subtarget::getGeneration</a></div><div class="ttdeci">Generation getGeneration() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l01265">AMDGPUSubtarget.h:1265</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_af8571e8dfb010fd8ae76cc4f87aafaac"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#af8571e8dfb010fd8ae76cc4f87aafaac">llvm::MachineInstrBuilder::addMBB</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addMBB(MachineBasicBlock *MBB, unsigned TargetFlags=0) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00137">MachineInstrBuilder.h:137</a></div></div>
<div class="ttc" id="classllvm_1_1PseudoSourceValue_html_a9959ffdc41bc31cf2211b8824f79259eae05129b008395b214fc0ee1bea862f29"><div class="ttname"><a href="classllvm_1_1PseudoSourceValue.html#a9959ffdc41bc31cf2211b8824f79259eae05129b008395b214fc0ee1bea862f29">llvm::PseudoSourceValue::ConstantPool</a></div><div class="ttdef"><b>Definition:</b> <a href="PseudoSourceValue_8h_source.html#l00042">PseudoSourceValue.h:42</a></div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_a1112b818386ec01ddfdf3a5d0024eb17"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains</a></div><div class="ttdeci">return AArch64::GPR64RegClass contains(Reg)</div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a27efe1286cc31f5fc95355af30b0356c"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">llvm::AMDGPU::getNamedOperandIdx</a></div><div class="ttdeci">LLVM_READONLY int16_t getNamedOperandIdx(uint16_t Opcode, uint16_t NamedIdx)</div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a3317ad36612bd0a93dad2af012182dc7"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a3317ad36612bd0a93dad2af012182dc7">llvm::R600InstrInfo::getInstrLatency</a></div><div class="ttdeci">unsigned int getInstrLatency(const InstrItineraryData *ItinData, const MachineInstr &amp;MI, unsigned *PredCost=nullptr) const override</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01009">R600InstrInfo.cpp:1009</a></div></div>
<div class="ttc" id="MachineFunction_8h_html"><div class="ttname"><a href="MachineFunction_8h.html">MachineFunction.h</a></div></div>
<div class="ttc" id="R600InstrInfo_8cpp_html_a869d77ae27dd6a3e2883d5988c66dd70"><div class="ttname"><a href="R600InstrInfo_8cpp.html#a869d77ae27dd6a3e2883d5988c66dd70">FindLastAluClause</a></div><div class="ttdeci">static MachineBasicBlock::iterator FindLastAluClause(MachineBasicBlock &amp;MBB)</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00746">R600InstrInfo.cpp:746</a></div></div>
<div class="ttc" id="classllvm_1_1PseudoSourceValue_html_a9959ffdc41bc31cf2211b8824f79259ea4409983ec879eefed025abf900eeed47"><div class="ttname"><a href="classllvm_1_1PseudoSourceValue.html#a9959ffdc41bc31cf2211b8824f79259ea4409983ec879eefed025abf900eeed47">llvm::PseudoSourceValue::Stack</a></div><div class="ttdef"><b>Definition:</b> <a href="PseudoSourceValue_8h_source.html#l00039">PseudoSourceValue.h:39</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ad26bff839257f220557ce812b2159c72"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ad26bff839257f220557ce812b2159c72">llvm::MachineBasicBlock::erase</a></div><div class="ttdeci">instr_iterator erase(instr_iterator I)</div><div class="ttdoc">Remove an instruction from the instruction list and delete it. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l01155">MachineBasicBlock.cpp:1155</a></div></div>
<div class="ttc" id="R600InstrInfo_8cpp_html_aa58438639da1cbfa02c522d1a0132de7"><div class="ttname"><a href="R600InstrInfo_8cpp.html#aa58438639da1cbfa02c522d1a0132de7">getTransSwizzle</a></div><div class="ttdeci">static unsigned getTransSwizzle(R600InstrInfo::BankSwizzle Swz, unsigned Op)</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00402">R600InstrInfo.cpp:402</a></div></div>
<div class="ttc" id="R600Defines_8h_html_adc4fb86109ffdf8ce21d7b2d36c9352e"><div class="ttname"><a href="R600Defines_8h.html#adc4fb86109ffdf8ce21d7b2d36c9352e">MO_FLAG_ABS</a></div><div class="ttdeci">#define MO_FLAG_ABS</div><div class="ttdef"><b>Definition:</b> <a href="R600Defines_8h_source.html#l00018">R600Defines.h:18</a></div></div>
<div class="ttc" id="namespaceR600__InstFlag_html_a23106439cc906be24dc8953eedd3940da756c9e9957dd5d8182f18147ae32a1ee"><div class="ttname"><a href="namespaceR600__InstFlag.html#a23106439cc906be24dc8953eedd3940da756c9e9957dd5d8182f18147ae32a1ee">R600_InstFlag::ALU_INST</a></div><div class="ttdef"><b>Definition:</b> <a href="R600Defines_8h_source.html#l00044">R600Defines.h:44</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a1f6b4a34f38efcec5ce770e58c69220f"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a1f6b4a34f38efcec5ce770e58c69220f">llvm::R600InstrInfo::R600InstrInfo</a></div><div class="ttdeci">R600InstrInfo(const R600Subtarget &amp;)</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00054">R600InstrInfo.cpp:54</a></div></div>
<div class="ttc" id="classllvm_1_1R600FrameLowering_html_ae7ca1a453e8b74c4aa3afaab55fd6c27"><div class="ttname"><a href="classllvm_1_1R600FrameLowering.html#ae7ca1a453e8b74c4aa3afaab55fd6c27">llvm::R600FrameLowering::getFrameIndexReference</a></div><div class="ttdeci">int getFrameIndexReference(const MachineFunction &amp;MF, int FI, unsigned &amp;FrameReg) const override</div><div class="ttdef"><b>Definition:</b> <a href="R600FrameLowering_8cpp_source.html#l00021">R600FrameLowering.cpp:21</a></div></div>
<div class="ttc" id="VPlanSLP_8cpp_html_a766b3f649f6ebad6490c1ecd254a69f3"><div class="ttname"><a href="VPlanSLP_8cpp.html#a766b3f649f6ebad6490c1ecd254a69f3">getOpcode</a></div><div class="ttdeci">static Optional&lt; unsigned &gt; getOpcode(ArrayRef&lt; VPValue *&gt; Values)</div><div class="ttdoc">Returns the opcode of Values or ~0 if they do not all agree. </div><div class="ttdef"><b>Definition:</b> <a href="VPlanSLP_8cpp_source.html#l00196">VPlanSLP.cpp:196</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdoc">This class consists of common code factored out of the SmallVector class to reduce code duplication b...</div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00042">APFloat.h:42</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ac2421adbb9996e1b15f03a8abb6c70a8"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ac2421adbb9996e1b15f03a8abb6c70a8">llvm::MachineInstr::eraseFromParent</a></div><div class="ttdeci">void eraseFromParent()</div><div class="ttdoc">Unlink &amp;#39;this&amp;#39; from the containing basic block and delete it. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00669">MachineInstr.cpp:669</a></div></div>
<div class="ttc" id="MachineFrameInfo_8h_html"><div class="ttname"><a href="MachineFrameInfo_8h.html">MachineFrameInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00044">TargetRegisterInfo.h:44</a></div></div>
<div class="ttc" id="MachineBasicBlock_8h_html"><div class="ttname"><a href="MachineBasicBlock_8h.html">MachineBasicBlock.h</a></div></div>
<div class="ttc" id="BitVector_8h_html"><div class="ttname"><a href="BitVector_8h.html">BitVector.h</a></div></div>
<div class="ttc" id="namespaceR600__InstFlag_html_a23106439cc906be24dc8953eedd3940daa34c84dd5b6e2f1591e971fbe5f08467"><div class="ttname"><a href="namespaceR600__InstFlag.html#a23106439cc906be24dc8953eedd3940daa34c84dd5b6e2f1591e971fbe5f08467">R600_InstFlag::LDS_1A1D</a></div><div class="ttdef"><b>Definition:</b> <a href="R600Defines_8h_source.html#l00046">R600Defines.h:46</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a03c6876ed7ada0d971240509db503dc0"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a03c6876ed7ada0d971240509db503dc0">llvm::R600InstrInfo::reverseBranchCondition</a></div><div class="ttdeci">bool reverseBranchCondition(SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond) const override</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00933">R600InstrInfo.cpp:933</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_abe6350749fb33b3fb889a5cb8b5d4ba4"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#abe6350749fb33b3fb889a5cb8b5d4ba4">llvm::R600InstrInfo::getFlagOp</a></div><div class="ttdeci">MachineOperand &amp; getFlagOp(MachineInstr &amp;MI, unsigned SrcIdx=0, unsigned Flag=0) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01400">R600InstrInfo.cpp:1400</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html">llvm::MachineFrameInfo</a></div><div class="ttdoc">The MachineFrameInfo class represents an abstract stack frame until prolog/epilog code is inserted...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00106">MachineFrameInfo.h:106</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_ab858beae728e107227a9e07759588087"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#ab858beae728e107227a9e07759588087">llvm::R600InstrInfo::getSelIdx</a></div><div class="ttdeci">int getSelIdx(unsigned Opcode, unsigned SrcIdx) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00254">R600InstrInfo.cpp:254</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_a0509430713d587eba74220a8375948a8"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a0509430713d587eba74220a8375948a8">llvm::MachineFrameInfo::hasVarSizedObjects</a></div><div class="ttdeci">bool hasVarSizedObjects() const</div><div class="ttdoc">This method may be called any time after instruction selection is complete to determine if the stack ...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00350">MachineFrameInfo.h:350</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a0363204b5fbab08a46f5a7cd7f376f78"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdoc">Returns the opcode of this MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00426">MachineInstr.h:426</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_af66f57da18755676bae1d0f1d47b7da1"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#af66f57da18755676bae1d0f1d47b7da1">llvm::R600InstrInfo::setImmOperand</a></div><div class="ttdeci">void setImmOperand(MachineInstr &amp;MI, unsigned Op, int64_t Imm) const</div><div class="ttdoc">Helper function for setting instruction flag values. </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01388">R600InstrInfo.cpp:1388</a></div></div>
<div class="ttc" id="MIRNamerPass_8cpp_html_a05e4be4ec3e2c3587dda0e376bb6822c"><div class="ttname"><a href="MIRNamerPass_8cpp.html#a05e4be4ec3e2c3587dda0e376bb6822c">Operands</a></div><div class="ttdeci">mir Rename Register Operands</div><div class="ttdef"><b>Definition:</b> <a href="MIRNamerPass_8cpp_source.html#l00078">MIRNamerPass.cpp:78</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a203427996c21180b34137c06cad60897"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a203427996c21180b34137c06cad60897">llvm::R600InstrInfo::isRegisterLoad</a></div><div class="ttdeci">bool isRegisterLoad(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8h_source.html#l00321">R600InstrInfo.h:321</a></div></div>
<div class="ttc" id="R600Defines_8h_html_a1ad904deac6dbd960c5c7a473503deb7"><div class="ttname"><a href="R600Defines_8h.html#a1ad904deac6dbd960c5c7a473503deb7">HAS_NATIVE_OPERANDS</a></div><div class="ttdeci">#define HAS_NATIVE_OPERANDS(Flags)</div><div class="ttdef"><b>Definition:</b> <a href="R600Defines_8h_source.html#l00052">R600Defines.h:52</a></div></div>
<div class="ttc" id="R600InstrInfo_8cpp_html_af47aa3a4bd7d95e1a17e3bc8d20d92e3"><div class="ttname"><a href="R600InstrInfo_8cpp.html#af47aa3a4bd7d95e1a17e3bc8d20d92e3">isJump</a></div><div class="ttdeci">static bool isJump(unsigned Opcode)</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00665">R600InstrInfo.cpp:665</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a1215beb8e209f4246f9809770be405d9"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a1215beb8e209f4246f9809770be405d9">llvm::R600InstrInfo::hasInstrModifiers</a></div><div class="ttdeci">bool hasInstrModifiers(unsigned Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00139">R600InstrInfo.cpp:139</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a426079288663f8c9a5cad471d1f08f7c"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a426079288663f8c9a5cad471d1f08f7c">llvm::R600InstrInfo::getMaxAlusPerClause</a></div><div class="ttdeci">unsigned getMaxAlusPerClause() const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01233">R600InstrInfo.cpp:1233</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a684a33b88b11aeed1300272bb4cf9f73a86885db28ad1792f1b4cd022b368d669"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a86885db28ad1792f1b4cd022b368d669">llvm::R600InstrInfo::ALU_VEC_210</a></div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8h_source.html#l00066">R600InstrInfo.h:66</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a8666942835ab1d1420a6cf1d83ff5262"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a8666942835ab1d1420a6cf1d83ff5262">llvm::R600InstrInfo::isRegisterStore</a></div><div class="ttdeci">bool isRegisterStore(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8h_source.html#l00317">R600InstrInfo.h:317</a></div></div>
<div class="ttc" id="classllvm_1_1R600Subtarget_html"><div class="ttname"><a href="classllvm_1_1R600Subtarget.html">llvm::R600Subtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l01219">AMDGPUSubtarget.h:1219</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a0220f9eee026db654316584948dede8d"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a0220f9eee026db654316584948dede8d">llvm::R600InstrInfo::usesVertexCache</a></div><div class="ttdeci">bool usesVertexCache(unsigned Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00199">R600InstrInfo.cpp:199</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a11cffe1c421ec06252714db83ea2bf5b"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a11cffe1c421ec06252714db83ea2bf5b">llvm::R600InstrInfo::getAddressSpaceForPseudoSourceKind</a></div><div class="ttdeci">unsigned getAddressSpaceForPseudoSourceKind(unsigned Kind) const override</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01500">R600InstrInfo.cpp:1500</a></div></div>
<div class="ttc" id="MachineInstrBuilder_8h_html"><div class="ttname"><a href="MachineInstrBuilder_8h.html">MachineInstrBuilder.h</a></div></div>
<div class="ttc" id="R600Defines_8h_html_a73ea1e4ec493abfd161da3e3338d54a1"><div class="ttname"><a href="R600Defines_8h.html#a73ea1e4ec493abfd161da3e3338d54a1">MO_FLAG_NEG</a></div><div class="ttdeci">#define MO_FLAG_NEG</div><div class="ttdef"><b>Definition:</b> <a href="R600Defines_8h_source.html#l00017">R600Defines.h:17</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a6051ea915d00d989d449bb69ab996d4b"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a6051ea915d00d989d449bb69ab996d4b">llvm::R600InstrInfo::mustBeLastInClause</a></div><div class="ttdeci">bool mustBeLastInClause(unsigned Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00220">R600InstrInfo.cpp:220</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory)...</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00032">APInt.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html"><div class="ttname"><a href="classllvm_1_1BitVector.html">llvm::BitVector</a></div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00073">BitVector.h:73</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBundleIterator_html_a13dd64c40d9f175e578ade3ef60ea351"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html#a13dd64c40d9f175e578ade3ef60ea351">llvm::MachineInstrBundleIterator::getReverse</a></div><div class="ttdeci">reverse_iterator getReverse() const</div><div class="ttdoc">Get a reverse iterator to the same node. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBundleIterator_8h_source.html#l00283">MachineInstrBundleIterator.h:283</a></div></div>
<div class="ttc" id="namespaceR600__InstFlag_html_a23106439cc906be24dc8953eedd3940da9fcf11654df8fda1a017ac888e522f8c"><div class="ttname"><a href="namespaceR600__InstFlag.html#a23106439cc906be24dc8953eedd3940da9fcf11654df8fda1a017ac888e522f8c">R600_InstFlag::VECTOR</a></div><div class="ttdef"><b>Definition:</b> <a href="R600Defines_8h_source.html#l00037">R600Defines.h:37</a></div></div>
<div class="ttc" id="classllvm_1_1InstrItineraryData_html"><div class="ttname"><a href="classllvm_1_1InstrItineraryData.html">llvm::InstrItineraryData</a></div><div class="ttdoc">Itinerary data supplied by a subtarget to be used by a target. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrItineraries_8h_source.html#l00106">MCInstrItineraries.h:106</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a55ba3430477fde4a6a57537f5d7ea405"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a55ba3430477fde4a6a57537f5d7ea405">llvm::R600InstrInfo::DefinesPredicate</a></div><div class="ttdeci">bool DefinesPredicate(MachineInstr &amp;MI, std::vector&lt; MachineOperand &gt; &amp;Pred) const override</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00966">R600InstrInfo.cpp:966</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a4c711446100d52415f8e142855c223e1"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a4c711446100d52415f8e142855c223e1">llvm::MachineBasicBlock::getLastNonDebugInstr</a></div><div class="ttdeci">iterator getLastNonDebugInstr()</div><div class="ttdoc">Returns an iterator to the last non-debug instruction in the basic block, or end(). </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l00223">MachineBasicBlock.cpp:223</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a682ba82f42f7903d0000ffbb13ea3b57"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a682ba82f42f7903d0000ffbb13ea3b57">llvm::MachineOperand::setReg</a></div><div class="ttdeci">void setReg(Register Reg)</div><div class="ttdoc">Change the register this operand corresponds to. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00053">MachineOperand.cpp:53</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a030150151483c64bff02ae4f89a50c96"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a030150151483c64bff02ae4f89a50c96">llvm::R600InstrInfo::buildDefaultInstruction</a></div><div class="ttdeci">MachineInstrBuilder buildDefaultInstruction(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, unsigned Opcode, unsigned DstReg, unsigned Src0Reg, unsigned Src1Reg=0) const</div><div class="ttdoc">buildDefaultInstruction - This function returns a MachineInstr with all the instruction modifiers ini...</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01237">R600InstrInfo.cpp:1237</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPURegisterInfo_html_a92eaf16a3f17dbb2598ffdbdd8f196d3"><div class="ttname"><a href="structllvm_1_1AMDGPURegisterInfo.html#a92eaf16a3f17dbb2598ffdbdd8f196d3">llvm::AMDGPURegisterInfo::getSubRegFromChannel</a></div><div class="ttdeci">static unsigned getSubRegFromChannel(unsigned Channel, unsigned NumRegs=1)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterInfo_8cpp_source.html#l00075">AMDGPURegisterInfo.cpp:75</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a2a25c462b91ac5da41f4ab7edc32b650"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a2a25c462b91ac5da41f4ab7edc32b650">llvm::MachineBasicBlock::rend</a></div><div class="ttdeci">reverse_iterator rend()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00226">MachineBasicBlock.h:226</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a3a65fc2e57549e3d7a37ad516d6523f0"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a3a65fc2e57549e3d7a37ad516d6523f0">llvm::R600InstrInfo::getIndirectAddrRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getIndirectAddrRegClass() const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01109">R600InstrInfo.cpp:1109</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ad8c9657cfb03ef2ebf6364ba9d68c127"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ad8c9657cfb03ef2ebf6364ba9d68c127">llvm::MachineBasicBlock::rbegin</a></div><div class="ttdeci">reverse_iterator rbegin()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00220">MachineBasicBlock.h:220</a></div></div>
<div class="ttc" id="namespacellvm_1_1dwarf_html_a5d3c920b66ea797d6adb243862fdf47a"><div class="ttname"><a href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">llvm::dwarf::Index</a></div><div class="ttdeci">Index</div><div class="ttdef"><b>Definition:</b> <a href="Dwarf_8h_source.html#l00374">Dwarf.h:374</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_ab334b6a433595c3b14311e50ed433119"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#ab334b6a433595c3b14311e50ed433119">llvm::R600InstrInfo::isPredicable</a></div><div class="ttdeci">bool isPredicable(const MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00877">R600InstrInfo.cpp:877</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_a0bdd73a1c5968b0ee2e76e27faa31442"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a0bdd73a1c5968b0ee2e76e27faa31442">llvm::TargetSubtargetInfo::getInstrItineraryData</a></div><div class="ttdeci">virtual const InstrItineraryData * getInstrItineraryData() const</div><div class="ttdoc">getInstrItineraryData - Returns instruction itinerary data for the target or specific subtarget...</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00131">TargetSubtargetInfo.h:131</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_add24e1463a36a613e008ed84227b4785"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#add24e1463a36a613e008ed84227b4785">llvm::R600InstrInfo::isExport</a></div><div class="ttdeci">bool isExport(unsigned Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00195">R600InstrInfo.cpp:195</a></div></div>
<div class="ttc" id="namespacellvm_1_1MCID_html_ab357441fcd1ea1f9b0d27c12700f6023"><div class="ttname"><a href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023">llvm::MCID::Flag</a></div><div class="ttdeci">Flag</div><div class="ttdoc">These should be considered private to the implementation of the MCInstrDesc class. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00139">MCInstrDesc.h:139</a></div></div>
<div class="ttc" id="MachineInstr_8h_html"><div class="ttname"><a href="MachineInstr_8h.html">MachineInstr.h</a></div></div>
<div class="ttc" id="classllvm_1_1BranchProbability_html"><div class="ttname"><a href="classllvm_1_1BranchProbability.html">llvm::BranchProbability</a></div><div class="ttdef"><b>Definition:</b> <a href="BranchProbability_8h_source.html#l00030">BranchProbability.h:30</a></div></div>
<div class="ttc" id="classllvm_1_1DenseMapBase_html_a0c047f127ed4380a6f383d70bec4eb94"><div class="ttname"><a href="classllvm_1_1DenseMapBase.html#a0c047f127ed4380a6f383d70bec4eb94">llvm::DenseMapBase::find</a></div><div class="ttdeci">iterator find(const_arg_type_t&lt; KeyT &gt; Val)</div><div class="ttdef"><b>Definition:</b> <a href="DenseMap_8h_source.html#l00150">DenseMap.h:150</a></div></div>
<div class="ttc" id="structllvm_1_1R600RegisterInfo_html_a5fbb7032587a8a3c79283994b6f5ccc8"><div class="ttname"><a href="structllvm_1_1R600RegisterInfo.html#a5fbb7032587a8a3c79283994b6f5ccc8">llvm::R600RegisterInfo::getHWRegIndex</a></div><div class="ttdeci">unsigned getHWRegIndex(unsigned Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="R600RegisterInfo_8cpp_source.html#l00078">R600RegisterInfo.cpp:78</a></div></div>
<div class="ttc" id="classllvm_1_1R600Subtarget_html_a9b432fa2c7c82e277af177e17f5509c2"><div class="ttname"><a href="classllvm_1_1R600Subtarget.html#a9b432fa2c7c82e277af177e17f5509c2">llvm::R600Subtarget::getFrameLowering</a></div><div class="ttdeci">const R600FrameLowering * getFrameLowering() const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l01242">AMDGPUSubtarget.h:1242</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a80b011db3b1da37d9792a8f95fd3069e"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a80b011db3b1da37d9792a8f95fd3069e">llvm::R600InstrInfo::removeBranch</a></div><div class="ttdeci">unsigned removeBranch(MachineBasicBlock &amp;MBB, int *BytesRemvoed=nullptr) const override</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00803">R600InstrInfo.cpp:803</a></div></div>
<div class="ttc" id="namespacellvm_html_abe63d9ba16515b8df95d8b2a677d39d8"><div class="ttname"><a href="namespacellvm.html#abe63d9ba16515b8df95d8b2a677d39d8">llvm::BuildMI</a></div><div class="ttdeci">MachineInstrBuilder BuildMI(MachineFunction &amp;MF, const DebugLoc &amp;DL, const MCInstrDesc &amp;MCID)</div><div class="ttdoc">Builder interface. Specify how to create the initial instruction itself. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00316">MachineInstrBuilder.h:316</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a5688c3d8cf734f824f2637b7bc91e2cb"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a5688c3d8cf734f824f2637b7bc91e2cb">llvm::AMDGPU::isCompute</a></div><div class="ttdeci">bool isCompute(CallingConv::ID cc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00900">AMDGPUBaseInfo.cpp:900</a></div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_accae71a18e9054f96a7919785976ee15"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#accae71a18e9054f96a7919785976ee15">llvm::R600InstrInfo::FindSwizzleForVectorSlot</a></div><div class="ttdeci">bool FindSwizzleForVectorSlot(const std::vector&lt; std::vector&lt; std::pair&lt; int, unsigned &gt; &gt; &gt; &amp;IGSrcs, std::vector&lt; R600InstrInfo::BankSwizzle &gt; &amp;SwzCandidate, const std::vector&lt; std::pair&lt; int, unsigned &gt; &gt; &amp;TransSrcs, R600InstrInfo::BankSwizzle TransSwz) const</div><div class="ttdoc">Enumerate all possible Swizzle sequence to find one that can meet all read port requirements. </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00498">R600InstrInfo.cpp:498</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a325f6b611ef9ec06798d3b4eb9572093"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">llvm::MachineFunction::getSubtarget</a></div><div class="ttdeci">const TargetSubtargetInfo &amp; getSubtarget() const</div><div class="ttdoc">getSubtarget - Return the subtarget for which this machine code is being compiled. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00469">MachineFunction.h:469</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a18fcadd076ad53e6df94e0ca7a80a9ef"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">llvm::MachineFunction::getFrameInfo</a></div><div class="ttdeci">MachineFrameInfo &amp; getFrameInfo()</div><div class="ttdoc">getFrameInfo - Return the frame info object for the current function. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00485">MachineFunction.h:485</a></div></div>
<div class="ttc" id="BuiltinGCs_8cpp_html_a6742d2e0a668baf1196ec69e158d5f15"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a></div><div class="ttdeci">static GCRegistry::Add&lt; CoreCLRGC &gt; E(&quot;coreclr&quot;, &quot;CoreCLR-compatible GC&quot;)</div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ab622d694b5fcb0edb99159f1ebdcdb6b"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ab622d694b5fcb0edb99159f1ebdcdb6b">llvm::MachineBasicBlock::findDebugLoc</a></div><div class="ttdeci">DebugLoc findDebugLoc(instr_iterator MBBI)</div><div class="ttdoc">Find the next valid DebugLoc starting at MBBI, skipping any DBG_VALUE and DBG_LABEL instructions...</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l01291">MachineBasicBlock.cpp:1291</a></div></div>
<div class="ttc" id="classllvm_1_1SmallSet_html"><div class="ttname"><a href="classllvm_1_1SmallSet.html">llvm::SmallSet</a></div><div class="ttdoc">SmallSet - This maintains a set of unique values, optimizing for the case when the set is small (less...</div><div class="ttdef"><b>Definition:</b> <a href="SmallSet_8h_source.html#l00134">SmallSet.h:134</a></div></div>
<div class="ttc" id="classllvm_1_1SmallSet_html_afd7c135e18f2d7253d4f8545cd7b1756"><div class="ttname"><a href="classllvm_1_1SmallSet.html#afd7c135e18f2d7253d4f8545cd7b1756">llvm::SmallSet::size</a></div><div class="ttdeci">size_type size() const</div><div class="ttdef"><b>Definition:</b> <a href="SmallSet_8h_source.html#l00159">SmallSet.h:159</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00065">MachineBasicBlock.h:65</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a89de148c8666da38bdf2b414f9e254ec"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a89de148c8666da38bdf2b414f9e254ec">llvm::R600InstrInfo::isLDSInstr</a></div><div class="ttdeci">bool isLDSInstr(unsigned Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00147">R600InstrInfo.cpp:147</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a684a33b88b11aeed1300272bb4cf9f73"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">llvm::R600InstrInfo::BankSwizzle</a></div><div class="ttdeci">BankSwizzle</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8h_source.html#l00060">R600InstrInfo.h:60</a></div></div>
<div class="ttc" id="namespacellvm_1_1numbers_html_a92f4283d4e0e2ea1776894b3ae93640f"><div class="ttname"><a href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">llvm::numbers::e</a></div><div class="ttdeci">constexpr double e</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00057">MathExtras.h:57</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a2feaa1c69335c6b9028076cd68c7a5f5"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">llvm::MachineOperand::setImm</a></div><div class="ttdeci">void setImm(int64_t immVal)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00653">MachineOperand.h:653</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a684a33b88b11aeed1300272bb4cf9f73aa6bf14686367ef224ca73de39bf15703"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73aa6bf14686367ef224ca73de39bf15703">llvm::R600InstrInfo::ALU_VEC_201</a></div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8h_source.html#l00065">R600InstrInfo.h:65</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_addaf6e56f2c83eb6d2300026c5430c6d"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#addaf6e56f2c83eb6d2300026c5430c6d">llvm::R600InstrInfo::getOperandIdx</a></div><div class="ttdeci">int getOperandIdx(const MachineInstr &amp;MI, unsigned Op) const</div><div class="ttdoc">Get the index of Op in the MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01380">R600InstrInfo.cpp:1380</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_adbb5663da5534317c035227ab390bf36"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#adbb5663da5534317c035227ab390bf36">llvm::R600InstrInfo::isVectorOnly</a></div><div class="ttdeci">bool isVectorOnly(unsigned Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00187">R600InstrInfo.cpp:187</a></div></div>
<div class="ttc" id="namespaceR600__InstFlag_html_a23106439cc906be24dc8953eedd3940da65fb6d999803c0872b80b25f3c77a893"><div class="ttname"><a href="namespaceR600__InstFlag.html#a23106439cc906be24dc8953eedd3940da65fb6d999803c0872b80b25f3c77a893">R600_InstFlag::OP3</a></div><div class="ttdef"><b>Definition:</b> <a href="R600Defines_8h_source.html#l00036">R600Defines.h:36</a></div></div>
<div class="ttc" id="R600InstrInfo_8cpp_html_a659b83776b37f3b409b9f45648bf4509"><div class="ttname"><a href="R600InstrInfo_8cpp.html#a659b83776b37f3b409b9f45648bf4509">findFirstPredicateSetterFrom</a></div><div class="ttdeci">static MachineInstr * findFirstPredicateSetterFrom(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I)</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00652">R600InstrInfo.cpp:652</a></div></div>
<div class="ttc" id="classllvm_1_1SmallSet_html_a892daa20eb21173ba89e9fe9702e7f6c"><div class="ttname"><a href="classllvm_1_1SmallSet.html#a892daa20eb21173ba89e9fe9702e7f6c">llvm::SmallSet::insert</a></div><div class="ttdeci">std::pair&lt; NoneType, bool &gt; insert(const T &amp;V)</div><div class="ttdoc">insert - Insert an element into the set if it isn&amp;#39;t already there. </div><div class="ttdef"><b>Definition:</b> <a href="SmallSet_8h_source.html#l00180">SmallSet.h:180</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_af2c351dad09a71aa08e1d85c67ae6e53"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#af2c351dad09a71aa08e1d85c67ae6e53">llvm::MachineOperand::CreateReg</a></div><div class="ttdeci">static MachineOperand CreateReg(Register Reg, bool isDef, bool isImp=false, bool isKill=false, bool isDead=false, bool isUndef=false, bool isEarlyClobber=false, unsigned SubReg=0, bool isDebug=false, bool isInternalRead=false, bool isRenamable=false)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00779">MachineOperand.h:779</a></div></div>
<div class="ttc" id="RuntimeDyldELF_8cpp_html_a79ab15165c16fbf94d6fd33bd890ea7e"><div class="ttname"><a href="RuntimeDyldELF_8cpp.html#a79ab15165c16fbf94d6fd33bd890ea7e">write</a></div><div class="ttdeci">static void write(bool isBE, void *P, T V)</div><div class="ttdef"><b>Definition:</b> <a href="RuntimeDyldELF_8cpp_source.html#l00037">RuntimeDyldELF.cpp:37</a></div></div>
<div class="ttc" id="classllvm_1_1PseudoSourceValue_html_a9959ffdc41bc31cf2211b8824f79259eaa9507353b6734246ea32fe68212077de"><div class="ttname"><a href="classllvm_1_1PseudoSourceValue.html#a9959ffdc41bc31cf2211b8824f79259eaa9507353b6734246ea32fe68212077de">llvm::PseudoSourceValue::JumpTable</a></div><div class="ttdef"><b>Definition:</b> <a href="PseudoSourceValue_8h_source.html#l00041">PseudoSourceValue.h:41</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable. </div><div class="ttdef"><b>Definition:</b> <a href="Support_2ErrorHandling_8h_source.html#l00135">ErrorHandling.h:135</a></div></div>
<div class="ttc" id="R600Defines_8h_html_a190837f9d51526f9c7df31ee77c7acf3"><div class="ttname"><a href="R600Defines_8h.html#a190837f9d51526f9c7df31ee77c7acf3">MO_FLAG_CLAMP</a></div><div class="ttdeci">#define MO_FLAG_CLAMP</div><div class="ttdef"><b>Definition:</b> <a href="R600Defines_8h_source.html#l00016">R600Defines.h:16</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a37b6db57d242415d13b5801a1cf36b1a"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a37b6db57d242415d13b5801a1cf36b1a">llvm::R600InstrInfo::fitsConstReadLimitations</a></div><div class="ttdeci">bool fitsConstReadLimitations(const std::vector&lt; MachineInstr *&gt; &amp;) const</div><div class="ttdoc">An instruction group can only access 2 channel pair (either [XY] or [ZW]) from KCache bank on R700+...</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00608">R600InstrInfo.cpp:608</a></div></div>
<div class="ttc" id="classllvm_1_1PseudoSourceValue_html_a9959ffdc41bc31cf2211b8824f79259ea989f21374348c0921d46fda31fb0c29f"><div class="ttname"><a href="classllvm_1_1PseudoSourceValue.html#a9959ffdc41bc31cf2211b8824f79259ea989f21374348c0921d46fda31fb0c29f">llvm::PseudoSourceValue::GlobalValueCallEntry</a></div><div class="ttdef"><b>Definition:</b> <a href="PseudoSourceValue_8h_source.html#l00044">PseudoSourceValue.h:44</a></div></div>
<div class="ttc" id="classllvm_1_1R600Subtarget_html_a19c3c6f49063d3c18697de41a145035d"><div class="ttname"><a href="classllvm_1_1R600Subtarget.html#a19c3c6f49063d3c18697de41a145035d">llvm::R600Subtarget::hasVertexCache</a></div><div class="ttdeci">bool hasVertexCache() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l01313">AMDGPUSubtarget.h:1313</a></div></div>
<div class="ttc" id="namespacellvm_html_ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27"><div class="ttname"><a href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">llvm::HighlightColor::Address</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a8a82683fccdef8a5ef772ef03277aee7"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a8a82683fccdef8a5ef772ef03277aee7">llvm::MachineOperand::setIsKill</a></div><div class="ttdeci">void setIsKill(bool Val=true)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00498">MachineOperand.h:498</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a6b3de1aca767b960a302308f3c463317"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a6b3de1aca767b960a302308f3c463317">llvm::R600InstrInfo::isTransOnly</a></div><div class="ttdeci">bool isTransOnly(unsigned Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00177">R600InstrInfo.cpp:177</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a5bad3393698345347bc9ef02419fd8cd"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a5bad3393698345347bc9ef02419fd8cd">llvm::R600InstrInfo::isVector</a></div><div class="ttdeci">bool isVector(const MachineInstr &amp;MI) const</div><div class="ttdoc">Vector instructions are instructions that must fill all instruction slots within an instruction group...</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00057">R600InstrInfo.cpp:57</a></div></div>
<div class="ttc" id="R600InstrInfo_8cpp_html_add9477a0a18c76d6cf088f26c7af54e3"><div class="ttname"><a href="R600InstrInfo_8cpp.html#add9477a0a18c76d6cf088f26c7af54e3">NextPossibleSolution</a></div><div class="ttdeci">static bool NextPossibleSolution(std::vector&lt; R600InstrInfo::BankSwizzle &gt; &amp;SwzCandidate, unsigned Idx)</div><div class="ttdoc">Given a swizzle sequence SwzCandidate and an index Idx, returns the next (in lexicographic term) swiz...</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00479">R600InstrInfo.cpp:479</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a684a33b88b11aeed1300272bb4cf9f73a6f0dc124051d7de7745100cc80e1db35"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a6f0dc124051d7de7745100cc80e1db35">llvm::R600InstrInfo::ALU_VEC_102_SCL_221</a></div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8h_source.html#l00064">R600InstrInfo.h:64</a></div></div>
<div class="ttc" id="namespacellvm_html_a81b52e18d84e3cc61df7e897bba1b259"><div class="ttname"><a href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">llvm::max</a></div><div class="ttdeci">Align max(MaybeAlign Lhs, Align Rhs)</div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00390">Alignment.h:390</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab0d1155c8c38e84cbe387998fd2e517e"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ab0d1155c8c38e84cbe387998fd2e517e">llvm::MachineOperand::isGlobal</a></div><div class="ttdeci">bool isGlobal() const</div><div class="ttdoc">isGlobal - Tests if this is a MO_GlobalAddress operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00337">MachineOperand.h:337</a></div></div>
<div class="ttc" id="namespaceR600__InstFlag_html_a23106439cc906be24dc8953eedd3940da5c7761a47418fadaea243842b44f7c7d"><div class="ttname"><a href="namespaceR600__InstFlag.html#a23106439cc906be24dc8953eedd3940da5c7761a47418fadaea243842b44f7c7d">R600_InstFlag::OP1</a></div><div class="ttdef"><b>Definition:</b> <a href="R600Defines_8h_source.html#l00040">R600Defines.h:40</a></div></div>
<div class="ttc" id="structllvm_1_1R600RegisterInfo_html_acbaf178fb64f5547e442bfd17f94573b"><div class="ttname"><a href="structllvm_1_1R600RegisterInfo.html#acbaf178fb64f5547e442bfd17f94573b">llvm::R600RegisterInfo::isPhysRegLiveAcrossClauses</a></div><div class="ttdeci">bool isPhysRegLiveAcrossClauses(unsigned Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="R600RegisterInfo_8cpp_source.html#l00095">R600RegisterInfo.cpp:95</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_a5f494edc0a569c7fc9ff4181243be1ed"><div class="ttname"><a href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">llvm::Function::getCallingConv</a></div><div class="ttdeci">CallingConv::ID getCallingConv() const</div><div class="ttdoc">getCallingConv()/setCallingConv(CC) - These method get and set the calling convention of this functio...</div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00212">Function.h:212</a></div></div>
<div class="ttc" id="namespacellvm_1_1EngineKind_html_a9df47239a42cd9621ac26d9ecbd57441"><div class="ttname"><a href="namespacellvm_1_1EngineKind.html#a9df47239a42cd9621ac26d9ecbd57441">llvm::EngineKind::Kind</a></div><div class="ttdeci">Kind</div><div class="ttdef"><b>Definition:</b> <a href="ExecutionEngine_2ExecutionEngine_8h_source.html#l00515">ExecutionEngine.h:515</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00050">MachineOperand.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector</a></div><div class="ttdoc">This is a &amp;#39;vector&amp;#39; (really, a variable-sized array), optimized for the case when the array is small...</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00837">SmallVector.h:837</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a4501178e61d2f154d7b9bc4fc519fe68"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a4501178e61d2f154d7b9bc4fc519fe68">llvm::R600InstrInfo::PredicateInstruction</a></div><div class="ttdeci">bool PredicateInstruction(MachineInstr &amp;MI, ArrayRef&lt; MachineOperand &gt; Pred) const override</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00971">R600InstrInfo.cpp:971</a></div></div>
<div class="ttc" id="classllvm_1_1PseudoSourceValue_html_a9959ffdc41bc31cf2211b8824f79259eaf38d1857511c3f0404c95f65664b36ab"><div class="ttname"><a href="classllvm_1_1PseudoSourceValue.html#a9959ffdc41bc31cf2211b8824f79259eaf38d1857511c3f0404c95f65664b36ab">llvm::PseudoSourceValue::FixedStack</a></div><div class="ttdef"><b>Definition:</b> <a href="PseudoSourceValue_8h_source.html#l00043">PseudoSourceValue.h:43</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html"><div class="ttname"><a href="Support_2ErrorHandling_8h.html">ErrorHandling.h</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a0bd21a3c7db6ec5b26c776c6b5fe4b13"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a0bd21a3c7db6ec5b26c776c6b5fe4b13">llvm::R600InstrInfo::calculateIndirectAddress</a></div><div class="ttdeci">unsigned calculateIndirectAddress(unsigned RegIndex, unsigned Channel) const</div><div class="ttdoc">Calculate the &quot;Indirect Address&quot; for the given RegIndex and Channel. </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01017">R600InstrInfo.cpp:1017</a></div></div>
<div class="ttc" id="R600InstrInfo_8cpp_html_a91cd4602f489830d37bb4f28eabb7996"><div class="ttname"><a href="R600InstrInfo_8cpp.html#a91cd4602f489830d37bb4f28eabb7996">OPERAND_CASE</a></div><div class="ttdeci">#define OPERAND_CASE(Label)</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01278">R600InstrInfo.cpp:1278</a></div></div>
<div class="ttc" id="classllvm_1_1R600Subtarget_html_a6fc0932f0f72567eeaec4cdee4a492cf"><div class="ttname"><a href="classllvm_1_1R600Subtarget.html#a6fc0932f0f72567eeaec4cdee4a492cf">llvm::R600Subtarget::hasCaymanISA</a></div><div class="ttdeci">bool hasCaymanISA() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l01297">AMDGPUSubtarget.h:1297</a></div></div>
<div class="ttc" id="namespaceR600__InstFlag_html_a23106439cc906be24dc8953eedd3940da235b9c63d7ec658a5b8b478667388870"><div class="ttname"><a href="namespaceR600__InstFlag.html#a23106439cc906be24dc8953eedd3940da235b9c63d7ec658a5b8b478667388870">R600_InstFlag::LDS_1A</a></div><div class="ttdef"><b>Definition:</b> <a href="R600Defines_8h_source.html#l00045">R600Defines.h:45</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a684a33b88b11aeed1300272bb4cf9f73a119ae5f9f75c4e7e3c3dfb1d27b8ef4c"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a119ae5f9f75c4e7e3c3dfb1d27b8ef4c">llvm::R600InstrInfo::ALU_VEC_021_SCL_122</a></div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8h_source.html#l00062">R600InstrInfo.h:62</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a38b28a85f818b49d8806c150b8a5b4f7"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">llvm::MachineOperand::getImm</a></div><div class="ttdeci">int64_t getImm() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00535">MachineOperand.h:535</a></div></div>
<div class="ttc" id="structllvm_1_1R600RegisterInfo_html_a72acf2b975fb767795a57a6b72816cc8"><div class="ttname"><a href="structllvm_1_1R600RegisterInfo.html#a72acf2b975fb767795a57a6b72816cc8">llvm::R600RegisterInfo::getHWRegChan</a></div><div class="ttdeci">unsigned getHWRegChan(unsigned reg) const</div><div class="ttdoc">get the HW encoding for a register&amp;#39;s channel. </div><div class="ttdef"><b>Definition:</b> <a href="R600RegisterInfo_8cpp_source.html#l00074">R600RegisterInfo.cpp:74</a></div></div>
<div class="ttc" id="R600Defines_8h_html_afa52d19180ca48825c8a2af55ebb3ee0"><div class="ttname"><a href="R600Defines_8h.html#afa52d19180ca48825c8a2af55ebb3ee0">IS_TEX</a></div><div class="ttdeci">#define IS_TEX(desc)</div><div class="ttdef"><b>Definition:</b> <a href="R600Defines_8h_source.html#l00062">R600Defines.h:62</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a23208fdd822500e88be7115c58865421"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">llvm::MachineFunction::getFunction</a></div><div class="ttdeci">const Function &amp; getFunction() const</div><div class="ttdoc">Return the LLVM function that this machine code represents. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00456">MachineFunction.h:456</a></div></div>
<div class="ttc" id="R600Defines_8h_html"><div class="ttname"><a href="R600Defines_8h.html">R600Defines.h</a></div></div>
<div class="ttc" id="namespacestd_html_ab8424022895aee3e366fb9a32f2883cb"><div class="ttname"><a href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a></div><div class="ttdeci">void swap(llvm::BitVector &amp;LHS, llvm::BitVector &amp;RHS)</div><div class="ttdoc">Implement std::swap in terms of BitVector swap. </div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00940">BitVector.h:940</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_ad80e1e5645d57c506cb63732f576ce81"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#ad80e1e5645d57c506cb63732f576ce81">llvm::R600InstrInfo::isALUInstr</a></div><div class="ttdeci">bool isALUInstr(unsigned Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00133">R600InstrInfo.cpp:133</a></div></div>
<div class="ttc" id="classR600GenInstrInfo_html"><div class="ttname"><a href="classR600GenInstrInfo.html">R600GenInstrInfo</a></div></div>
<div class="ttc" id="classllvm_1_1DFAPacketizer_html"><div class="ttname"><a href="classllvm_1_1DFAPacketizer.html">llvm::DFAPacketizer</a></div><div class="ttdef"><b>Definition:</b> <a href="DFAPacketizer_8h_source.html#l00049">DFAPacketizer.h:49</a></div></div>
<div class="ttc" id="R600InstrInfo_8cpp_html_abdfa90a858cec4adf79af2ca2985b520"><div class="ttname"><a href="R600InstrInfo_8cpp.html#abdfa90a858cec4adf79af2ca2985b520">isPredicateSetter</a></div><div class="ttdeci">static bool isPredicateSetter(unsigned Opcode)</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00642">R600InstrInfo.cpp:642</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_adf401885b0d39da5774814718bc889c8"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#adf401885b0d39da5774814718bc889c8">llvm::TargetInstrInfo::isPredicable</a></div><div class="ttdeci">virtual bool isPredicable(const MachineInstr &amp;MI) const</div><div class="ttdoc">Return true if the specified instruction can be predicated. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01342">TargetInstrInfo.h:1342</a></div></div>
<div class="ttc" id="MipsDisassembler_8cpp_html_a30bccd0ebacd9892c243f7bd520e4aa0"><div class="ttname"><a href="MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a></div><div class="ttdeci">static unsigned getReg(const void *D, unsigned RC, unsigned RegNo)</div><div class="ttdef"><b>Definition:</b> <a href="MipsDisassembler_8cpp_source.html#l00580">MipsDisassembler.cpp:580</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_aebc12f1cf49861a3e232070bf493ad54"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#aebc12f1cf49861a3e232070bf493ad54">llvm::MachineRegisterInfo::liveins</a></div><div class="ttdeci">ArrayRef&lt; std::pair&lt; unsigned, unsigned &gt; &gt; liveins() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00938">MachineRegisterInfo.h:938</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a0012f75cbba71c9c29aac592ff3d6400"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a0012f75cbba71c9c29aac592ff3d6400">llvm::MachineInstr::findRegisterUseOperandIdx</a></div><div class="ttdeci">int findRegisterUseOperandIdx(Register Reg, bool isKill=false, const TargetRegisterInfo *TRI=nullptr) const</div><div class="ttdoc">Returns the operand index that is a use of the specific register or -1 if it is not found...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00943">MachineInstr.cpp:943</a></div></div>
<div class="ttc" id="structllvm_1_1R600RegisterInfo_html"><div class="ttname"><a href="structllvm_1_1R600RegisterInfo.html">llvm::R600RegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="R600RegisterInfo_8h_source.html#l00022">R600RegisterInfo.h:22</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_acbfbaa0e925b1f975b016053d752e899"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#acbfbaa0e925b1f975b016053d752e899">llvm::R600InstrInfo::readsLDSSrcReg</a></div><div class="ttdeci">bool readsLDSSrcReg(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00238">R600InstrInfo.cpp:238</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_ab64e90b1e671bf82b2dbcc831d63ddbf"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#ab64e90b1e671bf82b2dbcc831d63ddbf">llvm::R600InstrInfo::isLDSRetInstr</a></div><div class="ttdeci">bool isLDSRetInstr(unsigned Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00155">R600InstrInfo.cpp:155</a></div></div>
<div class="ttc" id="structllvm_1_1R600RegisterInfo_html_aad6959e2460facca35f77df6f777b4bd"><div class="ttname"><a href="structllvm_1_1R600RegisterInfo.html#aad6959e2460facca35f77df6f777b4bd">llvm::R600RegisterInfo::reserveRegisterTuples</a></div><div class="ttdeci">void reserveRegisterTuples(BitVector &amp;Reserved, unsigned Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="R600RegisterInfo_8cpp_source.html#l00115">R600RegisterInfo.cpp:115</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a002fd916e7206e01d512eeb06d405cf0"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">llvm::MachineInstr::getParent</a></div><div class="ttdeci">const MachineBasicBlock * getParent() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00271">MachineInstr.h:271</a></div></div>
<div class="ttc" id="AMDGPUInstrInfo_8h_html"><div class="ttname"><a href="AMDGPUInstrInfo_8h.html">AMDGPUInstrInfo.h</a></div><div class="ttdoc">Contains the definition of a TargetInstrInfo class that is common to all AMD GPUs. </div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers, including vreg register classes, use/def chains for registers, etc. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00052">MachineRegisterInfo.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html">llvm::TargetSubtargetInfo</a></div><div class="ttdoc">TargetSubtargetInfo - Generic base class for all target subtargets. </div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00062">TargetSubtargetInfo.h:62</a></div></div>
<div class="ttc" id="R600InstrInfo_8cpp_html_ae65e1be2f55f34bafe6ad3f4f5000595"><div class="ttname"><a href="R600InstrInfo_8cpp.html#ae65e1be2f55f34bafe6ad3f4f5000595">isConstCompatible</a></div><div class="ttdeci">static bool isConstCompatible(R600InstrInfo::BankSwizzle TransSwz, const std::vector&lt; std::pair&lt; int, unsigned &gt;&gt; &amp;TransOps, unsigned ConstCount)</div><div class="ttdoc">Instructions in Trans slot can&amp;#39;t read gpr at cycle 0 if they also read a const, and can&amp;#39;t read a gpr ...</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00515">R600InstrInfo.cpp:515</a></div></div>
<div class="ttc" id="MachineRegisterInfo_8h_html"><div class="ttname"><a href="MachineRegisterInfo_8h.html">MachineRegisterInfo.h</a></div></div>
<div class="ttc" id="AMDGPUMCTargetDesc_8h_html"><div class="ttname"><a href="AMDGPUMCTargetDesc_8h.html">AMDGPUMCTargetDesc.h</a></div><div class="ttdoc">Provides AMDGPU specific target descriptions. </div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00063">MachineInstr.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a4e21760f681d6f97f95c8414e7b83ea5"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">llvm::MachineBasicBlock::getParent</a></div><div class="ttdeci">const MachineFunction * getParent() const</div><div class="ttdoc">Return the MachineFunction containing this basic block. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00173">MachineBasicBlock.h:173</a></div></div>
<div class="ttc" id="R600Defines_8h_html_a9cdbc1e11dd9a91f7f8798472db60fc8"><div class="ttname"><a href="R600Defines_8h.html#a9cdbc1e11dd9a91f7f8798472db60fc8">MO_FLAG_NOT_LAST</a></div><div class="ttdeci">#define MO_FLAG_NOT_LAST</div><div class="ttdef"><b>Definition:</b> <a href="R600Defines_8h_source.html#l00021">R600Defines.h:21</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a4f1ceb770fe3446bfb2b3fa26858098f"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a4f1ceb770fe3446bfb2b3fa26858098f">llvm::MachineInstrBuilder::addImm</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addImm(int64_t Val) const</div><div class="ttdoc">Add a new immediate operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00122">MachineInstrBuilder.h:122</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ab4a6ca428289b667dd691a00e9f7e334"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">llvm::MachineFunction::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo()</div><div class="ttdoc">getRegInfo - Return information about the registers currently in use. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00479">MachineFunction.h:479</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a7f44398d0ba1f70349d99b68940febde"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a7f44398d0ba1f70349d99b68940febde">llvm::R600InstrInfo::isReductionOp</a></div><div class="ttdeci">bool isReductionOp(unsigned opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00118">R600InstrInfo.cpp:118</a></div></div>
<div class="ttc" id="R600Defines_8h_html_af0879284b65ffa68ff468f299b465a39"><div class="ttname"><a href="R600Defines_8h.html#af0879284b65ffa68ff468f299b465a39">GET_FLAG_OPERAND_IDX</a></div><div class="ttdeci">#define GET_FLAG_OPERAND_IDX(Flags)</div><div class="ttdoc">Helper for getting the operand index for the instruction flags operand. </div><div class="ttdef"><b>Definition:</b> <a href="R600Defines_8h_source.html#l00027">R600Defines.h:27</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a6960d5cf84ae4fef4055e531ed687425"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a6960d5cf84ae4fef4055e531ed687425">llvm::R600InstrInfo::fitsReadPortLimitations</a></div><div class="ttdeci">bool fitsReadPortLimitations(const std::vector&lt; MachineInstr *&gt; &amp;MIs, const DenseMap&lt; unsigned, unsigned &gt; &amp;PV, std::vector&lt; BankSwizzle &gt; &amp;BS, bool isLastAluTrans) const</div><div class="ttdoc">Given the order VEC_012 &lt; VEC_021 &lt; VEC_120 &lt; VEC_102 &lt; VEC_201 &lt; VEC_210 returns true and the first ...</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00535">R600InstrInfo.cpp:535</a></div></div>
<div class="ttc" id="TargetRegisterInfo_8h_html"><div class="ttname"><a href="TargetRegisterInfo_8h.html">TargetRegisterInfo.h</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="classllvm_1_1DenseMapBase_html_a65520b9c67759099e313d0f4e7b5ff9e"><div class="ttname"><a href="classllvm_1_1DenseMapBase.html#a65520b9c67759099e313d0f4e7b5ff9e">llvm::DenseMapBase::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="DenseMap_8h_source.html#l00082">DenseMap.h:82</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a2666dab43798128db9f7c436090e2d64"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a2666dab43798128db9f7c436090e2d64">llvm::R600InstrInfo::getIndirectIndexBegin</a></div><div class="ttdeci">int getIndirectIndexBegin(const MachineFunction &amp;MF) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01179">R600InstrInfo.cpp:1179</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a684a33b88b11aeed1300272bb4cf9f73a0832a5c3ff57aae92a383a07ee10062e"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a0832a5c3ff57aae92a383a07ee10062e">llvm::R600InstrInfo::ALU_VEC_012_SCL_210</a></div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8h_source.html#l00061">R600InstrInfo.h:61</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ab2d91e7bec944efcbc39d8e30644f111"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">llvm::MachineBasicBlock::begin</a></div><div class="ttdeci">iterator begin()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00216">MachineBasicBlock.h:216</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_ae6f1cb7931164d888acd081fa41e6246"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#ae6f1cb7931164d888acd081fa41e6246">llvm::R600InstrInfo::getSrcs</a></div><div class="ttdeci">SmallVector&lt; std::pair&lt; MachineOperand *, int64_t &gt;, 3 &gt; getSrcs(MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00278">R600InstrInfo.cpp:278</a></div></div>
<div class="ttc" id="namespaceAMDGPUAS_html_afcb1e66314d0104a9c726cbd599c27e6ad90d5742fc1499c31c72fb2aae66b306"><div class="ttname"><a href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ad90d5742fc1499c31c72fb2aae66b306">AMDGPUAS::PRIVATE_ADDRESS</a></div><div class="ttdoc">Address space for private memory. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00277">AMDGPU.h:277</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a508277c4ff138f71ec87b10f00063586"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a508277c4ff138f71ec87b10f00063586">llvm::R600InstrInfo::isProfitableToUnpredicate</a></div><div class="ttdeci">bool isProfitableToUnpredicate(MachineBasicBlock &amp;TMBB, MachineBasicBlock &amp;FMBB) const override</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00927">R600InstrInfo.cpp:927</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html">llvm::MachineInstrBuilder</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00060">MachineInstrBuilder.h:60</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a6963ee4846a440960af3393b33d4e8b0"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a6963ee4846a440960af3393b33d4e8b0">llvm::R600InstrInfo::getIndirectIndexEnd</a></div><div class="ttdeci">int getIndirectIndexEnd(const MachineFunction &amp;MF) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01211">R600InstrInfo.cpp:1211</a></div></div>
<div class="ttc" id="classllvm_1_1R600FrameLowering_html"><div class="ttname"><a href="classllvm_1_1R600FrameLowering.html">llvm::R600FrameLowering</a></div><div class="ttdef"><b>Definition:</b> <a href="R600FrameLowering_8h_source.html#l00016">R600FrameLowering.h:16</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5"><div class="ttname"><a href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a72c17e2ff2d5af62a30e56ac152aa8d5">llvm::RegState::Define</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00044">MachineInstrBuilder.h:44</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_ac2161d1bd500a418fe1d3b5bc820ddd8a0fec8ba6f4a4dc758b725205985eee99"><div class="ttname"><a href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a0fec8ba6f4a4dc758b725205985eee99">llvm::RegState::Implicit</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00045">MachineInstrBuilder.h:45</a></div></div>
<div class="ttc" id="namespaceR600__InstFlag_html_a23106439cc906be24dc8953eedd3940dab4b8bb828479e92fedd7719ef824ded9"><div class="ttname"><a href="namespaceR600__InstFlag.html#a23106439cc906be24dc8953eedd3940dab4b8bb828479e92fedd7719ef824ded9">R600_InstFlag::LDS_1A2D</a></div><div class="ttdef"><b>Definition:</b> <a href="R600Defines_8h_source.html#l00048">R600Defines.h:48</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a74e6aef88dec63b3e87ab2a3fc6f9c78"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a74e6aef88dec63b3e87ab2a3fc6f9c78">llvm::R600InstrInfo::CreateTargetScheduleState</a></div><div class="ttdeci">DFAPacketizer * CreateTargetScheduleState(const TargetSubtargetInfo &amp;) const override</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00636">R600InstrInfo.cpp:636</a></div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a507703ee09a583ff911a8d09cd409b68"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a507703ee09a583ff911a8d09cd409b68">llvm::R600InstrInfo::canBeConsideredALU</a></div><div class="ttdeci">bool canBeConsideredALU(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00159">R600InstrInfo.cpp:159</a></div></div>
<div class="ttc" id="R600InstrInfo_8cpp_html_a54d7439b3555f2971b6fe775ae65fc13"><div class="ttname"><a href="R600InstrInfo_8cpp.html#a54d7439b3555f2971b6fe775ae65fc13">isBranch</a></div><div class="ttdeci">static bool isBranch(unsigned Opcode)</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00669">R600InstrInfo.cpp:669</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a0037ac891190e1408b04a48156c3368c"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a0037ac891190e1408b04a48156c3368c">llvm::MachineInstr::operands_begin</a></div><div class="ttdeci">mop_iterator operands_begin()</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00486">MachineInstr.h:486</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921"><div class="ttname"><a href="namespacellvm_1_1RegState.html#ac2161d1bd500a418fe1d3b5bc820ddd8a9ddde91ef09476d28a088fe57f8e2921">llvm::RegState::Kill</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00046">MachineInstrBuilder.h:46</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html_ab94ac0eb79655589fb116359f862886c"><div class="ttname"><a href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">llvm::Register::isVirtualRegister</a></div><div class="ttdeci">static bool isVirtualRegister(unsigned Reg)</div><div class="ttdoc">Return true if the specified register number is in the virtual register namespace. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00069">Register.h:69</a></div></div>
<div class="ttc" id="R600Defines_8h_html_a02bc7e1abaae72119abf9ee69086c5fa"><div class="ttname"><a href="R600Defines_8h.html#a02bc7e1abaae72119abf9ee69086c5fa">GET_REG_INDEX</a></div><div class="ttdeci">#define GET_REG_INDEX(reg)</div><div class="ttdef"><b>Definition:</b> <a href="R600Defines_8h_source.html#l00059">R600Defines.h:59</a></div></div>
<div class="ttc" id="SmallVector_8h_html"><div class="ttname"><a href="SmallVector_8h.html">SmallVector.h</a></div></div>
<div class="ttc" id="R600Defines_8h_html_a39081f15fe8b8f49b5476e7a23fb735c"><div class="ttname"><a href="R600Defines_8h.html#a39081f15fe8b8f49b5476e7a23fb735c">IS_VTX</a></div><div class="ttdeci">#define IS_VTX(desc)</div><div class="ttdef"><b>Definition:</b> <a href="R600Defines_8h_source.html#l00061">R600Defines.h:61</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">llvm::AMDGPU::SendMsg::Op</a></div><div class="ttdeci">Op</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00278">SIDefines.h:278</a></div></div>
<div class="ttc" id="IRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00093">IRTranslator.cpp:93</a></div></div>
<div class="ttc" id="R600Defines_8h_html_ae930f7daa3ebaac65c1bdcb69492ea7c"><div class="ttname"><a href="R600Defines_8h.html#ae930f7daa3ebaac65c1bdcb69492ea7c">MO_FLAG_MASK</a></div><div class="ttdeci">#define MO_FLAG_MASK</div><div class="ttdef"><b>Definition:</b> <a href="R600Defines_8h_source.html#l00019">R600Defines.h:19</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ac0035d7c1c860501c877c20e6e93297b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">llvm::MachineOperand::getReg</a></div><div class="ttdeci">Register getReg() const</div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00358">MachineOperand.h:358</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_afa59b61d712578092c3cb3cc7f960498"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#afa59b61d712578092c3cb3cc7f960498">llvm::R600InstrInfo::buildMovInstr</a></div><div class="ttdeci">MachineInstr * buildMovInstr(MachineBasicBlock *MBB, MachineBasicBlock::iterator I, unsigned DstReg, unsigned SrcReg) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01374">R600InstrInfo.cpp:1374</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a3f7a45f6e10668a5f702e26bca80d18e"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00431">MachineInstr.h:431</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a2a26ade8a5837be3ac8373a6edc81350"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a2a26ade8a5837be3ac8373a6edc81350">llvm::R600InstrInfo::usesTextureCache</a></div><div class="ttdeci">bool usesTextureCache(unsigned Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00209">R600InstrInfo.cpp:209</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_aa21fe05557eb564cf547a20ccf43d9f5"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#aa21fe05557eb564cf547a20ccf43d9f5">llvm::R600InstrInfo::reserveIndirectRegisters</a></div><div class="ttdeci">void reserveIndirectRegisters(BitVector &amp;Reserved, const MachineFunction &amp;MF, const R600RegisterInfo &amp;TRI) const</div><div class="ttdoc">Reserve the registers that may be accesed using indirect addressing. </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01089">R600InstrInfo.cpp:1089</a></div></div>
<div class="ttc" id="namespaceR600__InstFlag_html_a23106439cc906be24dc8953eedd3940da3c896030b8fb10a4fefaffd08e5c5918"><div class="ttname"><a href="namespaceR600__InstFlag.html#a23106439cc906be24dc8953eedd3940da3c896030b8fb10a4fefaffd08e5c5918">R600_InstFlag::IS_EXPORT</a></div><div class="ttdef"><b>Definition:</b> <a href="R600Defines_8h_source.html#l00047">R600Defines.h:47</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_ad08ed580345a51c50d9477dec1e65818"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#ad08ed580345a51c50d9477dec1e65818">llvm::MachineInstrBuilder::addReg</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addReg(Register RegNo, unsigned flags=0, unsigned SubReg=0) const</div><div class="ttdoc">Add a new virtual register operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00088">MachineInstrBuilder.h:88</a></div></div>
<div class="ttc" id="classllvm_1_1PseudoSourceValue_html_a9959ffdc41bc31cf2211b8824f79259eaf2ce2f2cea9331c4da3654d7560f2848"><div class="ttname"><a href="classllvm_1_1PseudoSourceValue.html#a9959ffdc41bc31cf2211b8824f79259eaf2ce2f2cea9331c4da3654d7560f2848">llvm::PseudoSourceValue::TargetCustom</a></div><div class="ttdef"><b>Definition:</b> <a href="PseudoSourceValue_8h_source.html#l00046">PseudoSourceValue.h:46</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a3b92da744ddde099abc9476ceca6a26a"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a3b92da744ddde099abc9476ceca6a26a">llvm::R600InstrInfo::buildMovImm</a></div><div class="ttdeci">MachineInstr * buildMovImm(MachineBasicBlock &amp;BB, MachineBasicBlock::iterator I, unsigned DstReg, uint64_t Imm) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01364">R600InstrInfo.cpp:1364</a></div></div>
<div class="ttc" id="namespaceAMDGPUAS_html_afcb1e66314d0104a9c726cbd599c27e6ad304ae27136802df563d339665ffbf9d"><div class="ttname"><a href="namespaceAMDGPUAS.html#afcb1e66314d0104a9c726cbd599c27e6ad304ae27136802df563d339665ffbf9d">AMDGPUAS::CONSTANT_ADDRESS</a></div><div class="ttdoc">Address space for constant memory (VTX2). </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00275">AMDGPU.h:275</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a3f981149d5958196da00178c5640d576"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a3f981149d5958196da00178c5640d576">llvm::R600InstrInfo::definesAddressRegister</a></div><div class="ttdeci">bool definesAddressRegister(MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00234">R600InstrInfo.cpp:234</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html_ac835b8735b1b2faec0efdca236e37d94"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#ac835b8735b1b2faec0efdca236e37d94">llvm::ArrayRef::empty</a></div><div class="ttdeci">bool empty() const</div><div class="ttdoc">empty - Check if the array is empty. </div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00153">ArrayRef.h:153</a></div></div>
<div class="ttc" id="R600Defines_8h_html_afeec7edbcb979a86b4d931ecce39750c"><div class="ttname"><a href="R600Defines_8h.html#afeec7edbcb979a86b4d931ecce39750c">MO_FLAG_PUSH</a></div><div class="ttdeci">#define MO_FLAG_PUSH</div><div class="ttdef"><b>Definition:</b> <a href="R600Defines_8h_source.html#l00020">R600Defines.h:20</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a891797e1ad8f29e9ed5d3443f10dc82e"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a891797e1ad8f29e9ed5d3443f10dc82e">llvm::R600InstrInfo::isCubeOp</a></div><div class="ttdeci">bool isCubeOp(unsigned opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00122">R600InstrInfo.cpp:122</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a09a1b90115b4aac78077a61018aa7f40"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a09a1b90115b4aac78077a61018aa7f40">llvm::R600InstrInfo::copyPhysReg</a></div><div class="ttdeci">void copyPhysReg(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, const DebugLoc &amp;DL, MCRegister DestReg, MCRegister SrcReg, bool KillSrc) const override</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00061">R600InstrInfo.cpp:61</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a50503e8c79cfae86f42c25b30c4dee2d"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a50503e8c79cfae86f42c25b30c4dee2d">llvm::R600InstrInfo::isLegalToSplitMBBAt</a></div><div class="ttdeci">bool isLegalToSplitMBBAt(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI) const override</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00096">R600InstrInfo.cpp:96</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUFrameLowering_html_a3daff493f635e8f30d6c8cb7b967b860"><div class="ttname"><a href="classllvm_1_1AMDGPUFrameLowering.html#a3daff493f635e8f30d6c8cb7b967b860">llvm::AMDGPUFrameLowering::getStackWidth</a></div><div class="ttdeci">unsigned getStackWidth(const MachineFunction &amp;MF) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUFrameLowering_8cpp_source.html#l00022">AMDGPUFrameLowering.cpp:22</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:11:35 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
