$date
	Fri Aug 25 07:03:38 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module signed_tb $end
$var wire 4 ! sum [3:0] $end
$var reg 4 " a [3:0] $end
$var reg 4 # b [3:0] $end
$var integer 32 $ i [31:0] $end
$scope module uut $end
$var wire 4 % a [3:0] $end
$var wire 4 & b [3:0] $end
$var parameter 32 ' N $end
$var reg 4 ( mag_a [3:0] $end
$var reg 4 ) mag_b [3:0] $end
$var reg 4 * max [3:0] $end
$var reg 4 + min [3:0] $end
$var reg 1 , sign_a $end
$var reg 1 - sign_b $end
$var reg 1 . sign_sum $end
$var reg 4 / sum [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 '
$end
#0
$dumpvars
bx /
x.
x-
x,
bx +
bx *
bx )
bx (
bx &
bx %
bx $
bx #
bx "
bx !
$end
#10
b1101 !
b1101 /
1.
b1 +
b110 *
1-
0,
b110 )
b1 (
b0 $
b1110 #
b1110 &
b1 "
b1 %
#20
b1011 !
b1011 /
b10 +
b101 *
b101 )
b10 (
b1101 #
b1101 &
b10 "
b10 %
b1 $
#30
b1001 !
b1001 /
b11 +
b100 *
b100 )
b11 (
b1100 #
b1100 &
b11 "
b11 %
b10 $
#40
b1 !
b1 /
0.
b11 )
b100 (
b1011 #
b1011 &
b100 "
b100 %
b11 $
#50
b11 !
b11 /
b10 +
b101 *
b10 )
b101 (
b1010 #
b1010 &
b101 "
b101 %
b100 $
#60
b101 !
b101 /
b1 +
b110 *
b1 )
b110 (
b1001 #
b1001 &
b110 "
b110 %
b101 $
#70
b111 !
b111 /
b0 +
b111 *
b0 )
b111 (
b1000 #
b1000 &
b111 "
b111 %
b110 $
#80
0-
1,
b111 )
b0 (
b111 #
b111 &
b1000 "
b1000 %
b111 $
#90
b101 !
b101 /
b1 +
b110 *
b110 )
b1 (
b110 #
b110 &
b1001 "
b1001 %
b1000 $
#100
b11 !
b11 /
b10 +
b101 *
b101 )
b10 (
b101 #
b101 &
b1010 "
b1010 %
b1001 $
#110
b1 !
b1 /
b11 +
b100 *
b100 )
b11 (
b100 #
b100 &
b1011 "
b1011 %
b1010 $
#120
b1001 !
b1001 /
1.
b11 )
b100 (
b11 #
b11 &
b1100 "
b1100 %
b1011 $
#130
b1011 !
b1011 /
b10 +
b101 *
b10 )
b101 (
b10 #
b10 &
b1101 "
b1101 %
b1100 $
#140
b1101 !
b1101 /
b1 +
b110 *
b1 )
b110 (
b1 #
b1 &
b1110 "
b1110 %
b1101 $
#150
b1111 !
b1111 /
b0 +
b111 *
b0 )
b111 (
b0 #
b0 &
b1111 "
b1111 %
b1110 $
#160
b1111 $
