<stg><name>conv_1d_cl<array,array<ap_fixed,32u>,config5></name>


<trans_list>

<trans id="1148" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1149" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1150" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1151" from="3" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1152" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1162" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1163" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1164" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1165" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1166" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1167" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1168" from="10" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1160" from="11" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:0  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_31_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4069, i32 0, i32 0, [1 x i8]* @p_str4070, [1 x i8]* @p_str4071, [1 x i8]* @p_str4072, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4073, [1 x i8]* @p_str4074)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:1  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_30_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4062, i32 0, i32 0, [1 x i8]* @p_str4063, [1 x i8]* @p_str4064, [1 x i8]* @p_str4065, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4066, [1 x i8]* @p_str4067)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:2  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_29_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4055, i32 0, i32 0, [1 x i8]* @p_str4056, [1 x i8]* @p_str4057, [1 x i8]* @p_str4058, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4059, [1 x i8]* @p_str4060)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:3  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_28_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4048, i32 0, i32 0, [1 x i8]* @p_str4049, [1 x i8]* @p_str4050, [1 x i8]* @p_str4051, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4052, [1 x i8]* @p_str4053)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:4  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_27_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4041, i32 0, i32 0, [1 x i8]* @p_str4042, [1 x i8]* @p_str4043, [1 x i8]* @p_str4044, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4045, [1 x i8]* @p_str4046)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:5  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_26_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4034, i32 0, i32 0, [1 x i8]* @p_str4035, [1 x i8]* @p_str4036, [1 x i8]* @p_str4037, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4038, [1 x i8]* @p_str4039)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:6  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_25_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4027, i32 0, i32 0, [1 x i8]* @p_str4028, [1 x i8]* @p_str4029, [1 x i8]* @p_str4030, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4031, [1 x i8]* @p_str4032)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:7  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_24_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4020, i32 0, i32 0, [1 x i8]* @p_str4021, [1 x i8]* @p_str4022, [1 x i8]* @p_str4023, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4024, [1 x i8]* @p_str4025)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:8  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_23_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4013, i32 0, i32 0, [1 x i8]* @p_str4014, [1 x i8]* @p_str4015, [1 x i8]* @p_str4016, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4017, [1 x i8]* @p_str4018)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:9  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_22_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4006, i32 0, i32 0, [1 x i8]* @p_str4007, [1 x i8]* @p_str4008, [1 x i8]* @p_str4009, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4010, [1 x i8]* @p_str4011)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:10  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_21_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3999, i32 0, i32 0, [1 x i8]* @p_str4000, [1 x i8]* @p_str4001, [1 x i8]* @p_str4002, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4003, [1 x i8]* @p_str4004)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:11  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_20_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3992, i32 0, i32 0, [1 x i8]* @p_str3993, [1 x i8]* @p_str3994, [1 x i8]* @p_str3995, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3996, [1 x i8]* @p_str3997)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:12  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_19_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3985, i32 0, i32 0, [1 x i8]* @p_str3986, [1 x i8]* @p_str3987, [1 x i8]* @p_str3988, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3989, [1 x i8]* @p_str3990)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:13  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_18_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3978, i32 0, i32 0, [1 x i8]* @p_str3979, [1 x i8]* @p_str3980, [1 x i8]* @p_str3981, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3982, [1 x i8]* @p_str3983)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:14  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_17_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3971, i32 0, i32 0, [1 x i8]* @p_str3972, [1 x i8]* @p_str3973, [1 x i8]* @p_str3974, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3975, [1 x i8]* @p_str3976)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:15  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_16_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3964, i32 0, i32 0, [1 x i8]* @p_str3965, [1 x i8]* @p_str3966, [1 x i8]* @p_str3967, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3968, [1 x i8]* @p_str3969)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:16  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3957, i32 0, i32 0, [1 x i8]* @p_str3958, [1 x i8]* @p_str3959, [1 x i8]* @p_str3960, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3961, [1 x i8]* @p_str3962)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:17  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3950, i32 0, i32 0, [1 x i8]* @p_str3951, [1 x i8]* @p_str3952, [1 x i8]* @p_str3953, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3954, [1 x i8]* @p_str3955)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:18  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3943, i32 0, i32 0, [1 x i8]* @p_str3944, [1 x i8]* @p_str3945, [1 x i8]* @p_str3946, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3947, [1 x i8]* @p_str3948)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:19  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3936, i32 0, i32 0, [1 x i8]* @p_str3937, [1 x i8]* @p_str3938, [1 x i8]* @p_str3939, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3940, [1 x i8]* @p_str3941)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:20  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3929, i32 0, i32 0, [1 x i8]* @p_str3930, [1 x i8]* @p_str3931, [1 x i8]* @p_str3932, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3933, [1 x i8]* @p_str3934)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:21  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3922, i32 0, i32 0, [1 x i8]* @p_str3923, [1 x i8]* @p_str3924, [1 x i8]* @p_str3925, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3926, [1 x i8]* @p_str3927)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:22  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3915, i32 0, i32 0, [1 x i8]* @p_str3916, [1 x i8]* @p_str3917, [1 x i8]* @p_str3918, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3919, [1 x i8]* @p_str3920)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:23  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3908, i32 0, i32 0, [1 x i8]* @p_str3909, [1 x i8]* @p_str3910, [1 x i8]* @p_str3911, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3912, [1 x i8]* @p_str3913)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:24  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3901, i32 0, i32 0, [1 x i8]* @p_str3902, [1 x i8]* @p_str3903, [1 x i8]* @p_str3904, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3905, [1 x i8]* @p_str3906)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:25  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3894, i32 0, i32 0, [1 x i8]* @p_str3895, [1 x i8]* @p_str3896, [1 x i8]* @p_str3897, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3898, [1 x i8]* @p_str3899)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:26  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3887, i32 0, i32 0, [1 x i8]* @p_str3888, [1 x i8]* @p_str3889, [1 x i8]* @p_str3890, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3891, [1 x i8]* @p_str3892)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:27  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3880, i32 0, i32 0, [1 x i8]* @p_str3881, [1 x i8]* @p_str3882, [1 x i8]* @p_str3883, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3884, [1 x i8]* @p_str3885)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:28  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3873, i32 0, i32 0, [1 x i8]* @p_str3874, [1 x i8]* @p_str3875, [1 x i8]* @p_str3876, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3877, [1 x i8]* @p_str3878)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:29  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3866, i32 0, i32 0, [1 x i8]* @p_str3867, [1 x i8]* @p_str3868, [1 x i8]* @p_str3869, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3870, [1 x i8]* @p_str3871)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:30  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3859, i32 0, i32 0, [1 x i8]* @p_str3860, [1 x i8]* @p_str3861, [1 x i8]* @p_str3862, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3863, [1 x i8]* @p_str3864)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:31  call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3852, i32 0, i32 0, [1 x i8]* @p_str3853, [1 x i8]* @p_str3854, [1 x i8]* @p_str3855, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3856, [1 x i8]* @p_str3857)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:32  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3845, i32 0, i32 0, [1 x i8]* @p_str3846, [1 x i8]* @p_str3847, [1 x i8]* @p_str3848, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3849, [1 x i8]* @p_str3850)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:33  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3838, i32 0, i32 0, [1 x i8]* @p_str3839, [1 x i8]* @p_str3840, [1 x i8]* @p_str3841, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3842, [1 x i8]* @p_str3843)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:34  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3831, i32 0, i32 0, [1 x i8]* @p_str3832, [1 x i8]* @p_str3833, [1 x i8]* @p_str3834, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3835, [1 x i8]* @p_str3836)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:35  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3824, i32 0, i32 0, [1 x i8]* @p_str3825, [1 x i8]* @p_str3826, [1 x i8]* @p_str3827, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3828, [1 x i8]* @p_str3829)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:36  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3817, i32 0, i32 0, [1 x i8]* @p_str3818, [1 x i8]* @p_str3819, [1 x i8]* @p_str3820, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3821, [1 x i8]* @p_str3822)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:37  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3810, i32 0, i32 0, [1 x i8]* @p_str3811, [1 x i8]* @p_str3812, [1 x i8]* @p_str3813, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3814, [1 x i8]* @p_str3815)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:38  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3803, i32 0, i32 0, [1 x i8]* @p_str3804, [1 x i8]* @p_str3805, [1 x i8]* @p_str3806, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3807, [1 x i8]* @p_str3808)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:39  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3796, i32 0, i32 0, [1 x i8]* @p_str3797, [1 x i8]* @p_str3798, [1 x i8]* @p_str3799, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3800, [1 x i8]* @p_str3801)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:40  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3789, i32 0, i32 0, [1 x i8]* @p_str3790, [1 x i8]* @p_str3791, [1 x i8]* @p_str3792, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3793, [1 x i8]* @p_str3794)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:41  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3782, i32 0, i32 0, [1 x i8]* @p_str3783, [1 x i8]* @p_str3784, [1 x i8]* @p_str3785, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3786, [1 x i8]* @p_str3787)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:42  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3775, i32 0, i32 0, [1 x i8]* @p_str3776, [1 x i8]* @p_str3777, [1 x i8]* @p_str3778, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3779, [1 x i8]* @p_str3780)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:43  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3768, i32 0, i32 0, [1 x i8]* @p_str3769, [1 x i8]* @p_str3770, [1 x i8]* @p_str3771, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3772, [1 x i8]* @p_str3773)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:44  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3761, i32 0, i32 0, [1 x i8]* @p_str3762, [1 x i8]* @p_str3763, [1 x i8]* @p_str3764, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3765, [1 x i8]* @p_str3766)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:45  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3754, i32 0, i32 0, [1 x i8]* @p_str3755, [1 x i8]* @p_str3756, [1 x i8]* @p_str3757, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3758, [1 x i8]* @p_str3759)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:46  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3747, i32 0, i32 0, [1 x i8]* @p_str3748, [1 x i8]* @p_str3749, [1 x i8]* @p_str3750, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3751, [1 x i8]* @p_str3752)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:47  call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3740, i32 0, i32 0, [1 x i8]* @p_str3741, [1 x i8]* @p_str3742, [1 x i8]* @p_str3743, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3744, [1 x i8]* @p_str3745)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:48  %data_window_0_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_0_V_V"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:49  %empty = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @data_window_LF_0_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2955, [1 x i8]* @p_str2955, i32 23, i32 23, i16* %data_window_0_V_V, i16* %data_window_0_V_V)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:50  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2956, i32 0, i32 0, [1 x i8]* @p_str2957, [1 x i8]* @p_str2958, [1 x i8]* @p_str2959, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2960, [1 x i8]* @p_str2961)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:51  %data_window_1_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_1_V_V"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:52  %empty_761 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @data_window_LF_1_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2962, [1 x i8]* @p_str2962, i32 23, i32 23, i16* %data_window_1_V_V, i16* %data_window_1_V_V)

]]></Node>
<StgValue><ssdm name="empty_761"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:53  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2963, i32 0, i32 0, [1 x i8]* @p_str2964, [1 x i8]* @p_str2965, [1 x i8]* @p_str2966, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2967, [1 x i8]* @p_str2968)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:54  %data_window_2_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_2_V_V"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:55  %empty_762 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @data_window_LF_2_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2969, [1 x i8]* @p_str2969, i32 23, i32 23, i16* %data_window_2_V_V, i16* %data_window_2_V_V)

]]></Node>
<StgValue><ssdm name="empty_762"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:56  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2970, i32 0, i32 0, [1 x i8]* @p_str2971, [1 x i8]* @p_str2972, [1 x i8]* @p_str2973, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2974, [1 x i8]* @p_str2975)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:57  %data_window_3_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_3_V_V"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:58  %empty_763 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @data_window_LF_3_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2976, [1 x i8]* @p_str2976, i32 23, i32 23, i16* %data_window_3_V_V, i16* %data_window_3_V_V)

]]></Node>
<StgValue><ssdm name="empty_763"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:59  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2977, i32 0, i32 0, [1 x i8]* @p_str2978, [1 x i8]* @p_str2979, [1 x i8]* @p_str2980, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2981, [1 x i8]* @p_str2982)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:60  %data_window_4_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_4_V_V"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:61  %empty_764 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @data_window_LF_4_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2983, [1 x i8]* @p_str2983, i32 23, i32 23, i16* %data_window_4_V_V, i16* %data_window_4_V_V)

]]></Node>
<StgValue><ssdm name="empty_764"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:62  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2984, i32 0, i32 0, [1 x i8]* @p_str2985, [1 x i8]* @p_str2986, [1 x i8]* @p_str2987, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2988, [1 x i8]* @p_str2989)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:63  %data_window_5_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_5_V_V"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:64  %empty_765 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @data_window_LF_5_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2990, [1 x i8]* @p_str2990, i32 23, i32 23, i16* %data_window_5_V_V, i16* %data_window_5_V_V)

]]></Node>
<StgValue><ssdm name="empty_765"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:65  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2991, i32 0, i32 0, [1 x i8]* @p_str2992, [1 x i8]* @p_str2993, [1 x i8]* @p_str2994, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2995, [1 x i8]* @p_str2996)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:66  %data_window_6_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_6_V_V"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:67  %empty_766 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @data_window_LF_6_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str2997, [1 x i8]* @p_str2997, i32 23, i32 23, i16* %data_window_6_V_V, i16* %data_window_6_V_V)

]]></Node>
<StgValue><ssdm name="empty_766"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:68  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_6_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2998, i32 0, i32 0, [1 x i8]* @p_str2999, [1 x i8]* @p_str3000, [1 x i8]* @p_str3001, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3002, [1 x i8]* @p_str3003)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:69  %data_window_7_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_7_V_V"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:70  %empty_767 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @data_window_LF_7_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3004, [1 x i8]* @p_str3004, i32 23, i32 23, i16* %data_window_7_V_V, i16* %data_window_7_V_V)

]]></Node>
<StgValue><ssdm name="empty_767"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:71  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_7_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3005, i32 0, i32 0, [1 x i8]* @p_str3006, [1 x i8]* @p_str3007, [1 x i8]* @p_str3008, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3009, [1 x i8]* @p_str3010)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:72  %data_window_8_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_8_V_V"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:73  %empty_768 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @data_window_LF_8_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3011, [1 x i8]* @p_str3011, i32 23, i32 23, i16* %data_window_8_V_V, i16* %data_window_8_V_V)

]]></Node>
<StgValue><ssdm name="empty_768"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:74  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_8_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3012, i32 0, i32 0, [1 x i8]* @p_str3013, [1 x i8]* @p_str3014, [1 x i8]* @p_str3015, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3016, [1 x i8]* @p_str3017)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:75  %data_window_9_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_9_V_V"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:76  %empty_769 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @data_window_LF_9_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3018, [1 x i8]* @p_str3018, i32 23, i32 23, i16* %data_window_9_V_V, i16* %data_window_9_V_V)

]]></Node>
<StgValue><ssdm name="empty_769"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:77  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_9_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3019, i32 0, i32 0, [1 x i8]* @p_str3020, [1 x i8]* @p_str3021, [1 x i8]* @p_str3022, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3023, [1 x i8]* @p_str3024)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:78  %data_window_10_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_10_V_V"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:79  %empty_770 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_10_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3025, [1 x i8]* @p_str3025, i32 23, i32 23, i16* %data_window_10_V_V, i16* %data_window_10_V_V)

]]></Node>
<StgValue><ssdm name="empty_770"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:80  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_10_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3026, i32 0, i32 0, [1 x i8]* @p_str3027, [1 x i8]* @p_str3028, [1 x i8]* @p_str3029, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3030, [1 x i8]* @p_str3031)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:81  %data_window_11_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_11_V_V"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:82  %empty_771 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_11_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3032, [1 x i8]* @p_str3032, i32 23, i32 23, i16* %data_window_11_V_V, i16* %data_window_11_V_V)

]]></Node>
<StgValue><ssdm name="empty_771"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:83  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_11_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3033, i32 0, i32 0, [1 x i8]* @p_str3034, [1 x i8]* @p_str3035, [1 x i8]* @p_str3036, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3037, [1 x i8]* @p_str3038)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:84  %data_window_12_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_12_V_V"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:85  %empty_772 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_12_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3039, [1 x i8]* @p_str3039, i32 23, i32 23, i16* %data_window_12_V_V, i16* %data_window_12_V_V)

]]></Node>
<StgValue><ssdm name="empty_772"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:86  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_12_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3040, i32 0, i32 0, [1 x i8]* @p_str3041, [1 x i8]* @p_str3042, [1 x i8]* @p_str3043, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3044, [1 x i8]* @p_str3045)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:87  %data_window_13_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_13_V_V"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:88  %empty_773 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_13_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3046, [1 x i8]* @p_str3046, i32 23, i32 23, i16* %data_window_13_V_V, i16* %data_window_13_V_V)

]]></Node>
<StgValue><ssdm name="empty_773"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:89  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_13_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3047, i32 0, i32 0, [1 x i8]* @p_str3048, [1 x i8]* @p_str3049, [1 x i8]* @p_str3050, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3051, [1 x i8]* @p_str3052)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:90  %data_window_14_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_14_V_V"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:91  %empty_774 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_14_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3053, [1 x i8]* @p_str3053, i32 23, i32 23, i16* %data_window_14_V_V, i16* %data_window_14_V_V)

]]></Node>
<StgValue><ssdm name="empty_774"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:92  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_14_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3054, i32 0, i32 0, [1 x i8]* @p_str3055, [1 x i8]* @p_str3056, [1 x i8]* @p_str3057, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3058, [1 x i8]* @p_str3059)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:93  %data_window_15_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_15_V_V"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:94  %empty_775 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_15_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3060, [1 x i8]* @p_str3060, i32 23, i32 23, i16* %data_window_15_V_V, i16* %data_window_15_V_V)

]]></Node>
<StgValue><ssdm name="empty_775"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:95  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_15_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3061, i32 0, i32 0, [1 x i8]* @p_str3062, [1 x i8]* @p_str3063, [1 x i8]* @p_str3064, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3065, [1 x i8]* @p_str3066)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:96  %data_window_16_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_16_V_V"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:97  %empty_776 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_16_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3067, [1 x i8]* @p_str3067, i32 23, i32 23, i16* %data_window_16_V_V, i16* %data_window_16_V_V)

]]></Node>
<StgValue><ssdm name="empty_776"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:98  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_16_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3068, i32 0, i32 0, [1 x i8]* @p_str3069, [1 x i8]* @p_str3070, [1 x i8]* @p_str3071, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3072, [1 x i8]* @p_str3073)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:99  %data_window_17_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_17_V_V"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:100  %empty_777 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_17_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3074, [1 x i8]* @p_str3074, i32 23, i32 23, i16* %data_window_17_V_V, i16* %data_window_17_V_V)

]]></Node>
<StgValue><ssdm name="empty_777"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:101  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_17_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3075, i32 0, i32 0, [1 x i8]* @p_str3076, [1 x i8]* @p_str3077, [1 x i8]* @p_str3078, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3079, [1 x i8]* @p_str3080)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:102  %data_window_18_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_18_V_V"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:103  %empty_778 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_18_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3081, [1 x i8]* @p_str3081, i32 23, i32 23, i16* %data_window_18_V_V, i16* %data_window_18_V_V)

]]></Node>
<StgValue><ssdm name="empty_778"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:104  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_18_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3082, i32 0, i32 0, [1 x i8]* @p_str3083, [1 x i8]* @p_str3084, [1 x i8]* @p_str3085, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3086, [1 x i8]* @p_str3087)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:105  %data_window_19_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_19_V_V"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:106  %empty_779 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_19_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3088, [1 x i8]* @p_str3088, i32 23, i32 23, i16* %data_window_19_V_V, i16* %data_window_19_V_V)

]]></Node>
<StgValue><ssdm name="empty_779"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:107  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_19_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3089, i32 0, i32 0, [1 x i8]* @p_str3090, [1 x i8]* @p_str3091, [1 x i8]* @p_str3092, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3093, [1 x i8]* @p_str3094)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:108  %data_window_20_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_20_V_V"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:109  %empty_780 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_20_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3095, [1 x i8]* @p_str3095, i32 23, i32 23, i16* %data_window_20_V_V, i16* %data_window_20_V_V)

]]></Node>
<StgValue><ssdm name="empty_780"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:110  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_20_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3096, i32 0, i32 0, [1 x i8]* @p_str3097, [1 x i8]* @p_str3098, [1 x i8]* @p_str3099, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3100, [1 x i8]* @p_str3101)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:111  %data_window_21_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_21_V_V"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:112  %empty_781 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_21_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3102, [1 x i8]* @p_str3102, i32 23, i32 23, i16* %data_window_21_V_V, i16* %data_window_21_V_V)

]]></Node>
<StgValue><ssdm name="empty_781"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:113  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_21_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3103, i32 0, i32 0, [1 x i8]* @p_str3104, [1 x i8]* @p_str3105, [1 x i8]* @p_str3106, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3107, [1 x i8]* @p_str3108)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:114  %data_window_22_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_22_V_V"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:115  %empty_782 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_22_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3109, [1 x i8]* @p_str3109, i32 23, i32 23, i16* %data_window_22_V_V, i16* %data_window_22_V_V)

]]></Node>
<StgValue><ssdm name="empty_782"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:116  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_22_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3110, i32 0, i32 0, [1 x i8]* @p_str3111, [1 x i8]* @p_str3112, [1 x i8]* @p_str3113, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3114, [1 x i8]* @p_str3115)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:117  %data_window_23_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_23_V_V"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:118  %empty_783 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_23_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3116, [1 x i8]* @p_str3116, i32 23, i32 23, i16* %data_window_23_V_V, i16* %data_window_23_V_V)

]]></Node>
<StgValue><ssdm name="empty_783"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:119  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_23_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3117, i32 0, i32 0, [1 x i8]* @p_str3118, [1 x i8]* @p_str3119, [1 x i8]* @p_str3120, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3121, [1 x i8]* @p_str3122)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:120  %data_window_24_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_24_V_V"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:121  %empty_784 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_24_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3123, [1 x i8]* @p_str3123, i32 23, i32 23, i16* %data_window_24_V_V, i16* %data_window_24_V_V)

]]></Node>
<StgValue><ssdm name="empty_784"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:122  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_24_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3124, i32 0, i32 0, [1 x i8]* @p_str3125, [1 x i8]* @p_str3126, [1 x i8]* @p_str3127, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3128, [1 x i8]* @p_str3129)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:123  %data_window_25_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_25_V_V"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:124  %empty_785 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_25_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3130, [1 x i8]* @p_str3130, i32 23, i32 23, i16* %data_window_25_V_V, i16* %data_window_25_V_V)

]]></Node>
<StgValue><ssdm name="empty_785"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:125  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_25_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3131, i32 0, i32 0, [1 x i8]* @p_str3132, [1 x i8]* @p_str3133, [1 x i8]* @p_str3134, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3135, [1 x i8]* @p_str3136)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:126  %data_window_26_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_26_V_V"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:127  %empty_786 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_26_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3137, [1 x i8]* @p_str3137, i32 23, i32 23, i16* %data_window_26_V_V, i16* %data_window_26_V_V)

]]></Node>
<StgValue><ssdm name="empty_786"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:128  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_26_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3138, i32 0, i32 0, [1 x i8]* @p_str3139, [1 x i8]* @p_str3140, [1 x i8]* @p_str3141, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3142, [1 x i8]* @p_str3143)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:129  %data_window_27_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_27_V_V"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:130  %empty_787 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_27_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3144, [1 x i8]* @p_str3144, i32 23, i32 23, i16* %data_window_27_V_V, i16* %data_window_27_V_V)

]]></Node>
<StgValue><ssdm name="empty_787"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:131  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_27_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3145, i32 0, i32 0, [1 x i8]* @p_str3146, [1 x i8]* @p_str3147, [1 x i8]* @p_str3148, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3149, [1 x i8]* @p_str3150)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:132  %data_window_28_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_28_V_V"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:133  %empty_788 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_28_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3151, [1 x i8]* @p_str3151, i32 23, i32 23, i16* %data_window_28_V_V, i16* %data_window_28_V_V)

]]></Node>
<StgValue><ssdm name="empty_788"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:134  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_28_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3152, i32 0, i32 0, [1 x i8]* @p_str3153, [1 x i8]* @p_str3154, [1 x i8]* @p_str3155, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3156, [1 x i8]* @p_str3157)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:135  %data_window_29_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_29_V_V"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:136  %empty_789 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_29_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3158, [1 x i8]* @p_str3158, i32 23, i32 23, i16* %data_window_29_V_V, i16* %data_window_29_V_V)

]]></Node>
<StgValue><ssdm name="empty_789"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:137  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_29_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3159, i32 0, i32 0, [1 x i8]* @p_str3160, [1 x i8]* @p_str3161, [1 x i8]* @p_str3162, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3163, [1 x i8]* @p_str3164)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:138  %data_window_30_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_30_V_V"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:139  %empty_790 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_30_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3165, [1 x i8]* @p_str3165, i32 23, i32 23, i16* %data_window_30_V_V, i16* %data_window_30_V_V)

]]></Node>
<StgValue><ssdm name="empty_790"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:140  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_30_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3166, i32 0, i32 0, [1 x i8]* @p_str3167, [1 x i8]* @p_str3168, [1 x i8]* @p_str3169, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3170, [1 x i8]* @p_str3171)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:141  %data_window_31_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_31_V_V"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:142  %empty_791 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_31_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3172, [1 x i8]* @p_str3172, i32 23, i32 23, i16* %data_window_31_V_V, i16* %data_window_31_V_V)

]]></Node>
<StgValue><ssdm name="empty_791"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:143  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_31_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3173, i32 0, i32 0, [1 x i8]* @p_str3174, [1 x i8]* @p_str3175, [1 x i8]* @p_str3176, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3177, [1 x i8]* @p_str3178)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:144  %data_window_32_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_32_V_V"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:145  %empty_792 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_32_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3179, [1 x i8]* @p_str3179, i32 23, i32 23, i16* %data_window_32_V_V, i16* %data_window_32_V_V)

]]></Node>
<StgValue><ssdm name="empty_792"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:146  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_32_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3180, i32 0, i32 0, [1 x i8]* @p_str3181, [1 x i8]* @p_str3182, [1 x i8]* @p_str3183, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3184, [1 x i8]* @p_str3185)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:147  %data_window_33_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_33_V_V"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:148  %empty_793 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_33_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3186, [1 x i8]* @p_str3186, i32 23, i32 23, i16* %data_window_33_V_V, i16* %data_window_33_V_V)

]]></Node>
<StgValue><ssdm name="empty_793"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:149  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_33_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3187, i32 0, i32 0, [1 x i8]* @p_str3188, [1 x i8]* @p_str3189, [1 x i8]* @p_str3190, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3191, [1 x i8]* @p_str3192)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:150  %data_window_34_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_34_V_V"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:151  %empty_794 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_34_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3193, [1 x i8]* @p_str3193, i32 23, i32 23, i16* %data_window_34_V_V, i16* %data_window_34_V_V)

]]></Node>
<StgValue><ssdm name="empty_794"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:152  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_34_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3194, i32 0, i32 0, [1 x i8]* @p_str3195, [1 x i8]* @p_str3196, [1 x i8]* @p_str3197, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3198, [1 x i8]* @p_str3199)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:153  %data_window_35_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_35_V_V"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:154  %empty_795 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_35_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3200, [1 x i8]* @p_str3200, i32 23, i32 23, i16* %data_window_35_V_V, i16* %data_window_35_V_V)

]]></Node>
<StgValue><ssdm name="empty_795"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:155  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_35_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3201, i32 0, i32 0, [1 x i8]* @p_str3202, [1 x i8]* @p_str3203, [1 x i8]* @p_str3204, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3205, [1 x i8]* @p_str3206)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:156  %data_window_36_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_36_V_V"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:157  %empty_796 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_36_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3207, [1 x i8]* @p_str3207, i32 23, i32 23, i16* %data_window_36_V_V, i16* %data_window_36_V_V)

]]></Node>
<StgValue><ssdm name="empty_796"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:158  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_36_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3208, i32 0, i32 0, [1 x i8]* @p_str3209, [1 x i8]* @p_str3210, [1 x i8]* @p_str3211, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3212, [1 x i8]* @p_str3213)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:159  %data_window_37_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_37_V_V"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:160  %empty_797 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_37_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3214, [1 x i8]* @p_str3214, i32 23, i32 23, i16* %data_window_37_V_V, i16* %data_window_37_V_V)

]]></Node>
<StgValue><ssdm name="empty_797"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:161  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_37_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3215, i32 0, i32 0, [1 x i8]* @p_str3216, [1 x i8]* @p_str3217, [1 x i8]* @p_str3218, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3219, [1 x i8]* @p_str3220)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:162  %data_window_38_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_38_V_V"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:163  %empty_798 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_38_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3221, [1 x i8]* @p_str3221, i32 23, i32 23, i16* %data_window_38_V_V, i16* %data_window_38_V_V)

]]></Node>
<StgValue><ssdm name="empty_798"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:164  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_38_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3222, i32 0, i32 0, [1 x i8]* @p_str3223, [1 x i8]* @p_str3224, [1 x i8]* @p_str3225, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3226, [1 x i8]* @p_str3227)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:165  %data_window_39_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_39_V_V"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:166  %empty_799 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_39_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3228, [1 x i8]* @p_str3228, i32 23, i32 23, i16* %data_window_39_V_V, i16* %data_window_39_V_V)

]]></Node>
<StgValue><ssdm name="empty_799"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:167  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_39_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3229, i32 0, i32 0, [1 x i8]* @p_str3230, [1 x i8]* @p_str3231, [1 x i8]* @p_str3232, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3233, [1 x i8]* @p_str3234)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:168  %data_window_40_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_40_V_V"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:169  %empty_800 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_40_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3235, [1 x i8]* @p_str3235, i32 23, i32 23, i16* %data_window_40_V_V, i16* %data_window_40_V_V)

]]></Node>
<StgValue><ssdm name="empty_800"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:170  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_40_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3236, i32 0, i32 0, [1 x i8]* @p_str3237, [1 x i8]* @p_str3238, [1 x i8]* @p_str3239, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3240, [1 x i8]* @p_str3241)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:171  %data_window_41_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_41_V_V"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:172  %empty_801 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_41_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3242, [1 x i8]* @p_str3242, i32 23, i32 23, i16* %data_window_41_V_V, i16* %data_window_41_V_V)

]]></Node>
<StgValue><ssdm name="empty_801"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:173  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_41_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3243, i32 0, i32 0, [1 x i8]* @p_str3244, [1 x i8]* @p_str3245, [1 x i8]* @p_str3246, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3247, [1 x i8]* @p_str3248)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:174  %data_window_42_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_42_V_V"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:175  %empty_802 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_42_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3249, [1 x i8]* @p_str3249, i32 23, i32 23, i16* %data_window_42_V_V, i16* %data_window_42_V_V)

]]></Node>
<StgValue><ssdm name="empty_802"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:176  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_42_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3250, i32 0, i32 0, [1 x i8]* @p_str3251, [1 x i8]* @p_str3252, [1 x i8]* @p_str3253, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3254, [1 x i8]* @p_str3255)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:177  %data_window_43_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_43_V_V"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:178  %empty_803 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_43_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3256, [1 x i8]* @p_str3256, i32 23, i32 23, i16* %data_window_43_V_V, i16* %data_window_43_V_V)

]]></Node>
<StgValue><ssdm name="empty_803"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:179  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_43_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3257, i32 0, i32 0, [1 x i8]* @p_str3258, [1 x i8]* @p_str3259, [1 x i8]* @p_str3260, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3261, [1 x i8]* @p_str3262)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:180  %data_window_44_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_44_V_V"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:181  %empty_804 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_44_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3263, [1 x i8]* @p_str3263, i32 23, i32 23, i16* %data_window_44_V_V, i16* %data_window_44_V_V)

]]></Node>
<StgValue><ssdm name="empty_804"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:182  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_44_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3264, i32 0, i32 0, [1 x i8]* @p_str3265, [1 x i8]* @p_str3266, [1 x i8]* @p_str3267, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3268, [1 x i8]* @p_str3269)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:183  %data_window_45_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_45_V_V"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:184  %empty_805 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_45_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3270, [1 x i8]* @p_str3270, i32 23, i32 23, i16* %data_window_45_V_V, i16* %data_window_45_V_V)

]]></Node>
<StgValue><ssdm name="empty_805"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:185  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_45_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3271, i32 0, i32 0, [1 x i8]* @p_str3272, [1 x i8]* @p_str3273, [1 x i8]* @p_str3274, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3275, [1 x i8]* @p_str3276)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:186  %data_window_46_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_46_V_V"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:187  %empty_806 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_46_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3277, [1 x i8]* @p_str3277, i32 23, i32 23, i16* %data_window_46_V_V, i16* %data_window_46_V_V)

]]></Node>
<StgValue><ssdm name="empty_806"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:188  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_46_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3278, i32 0, i32 0, [1 x i8]* @p_str3279, [1 x i8]* @p_str3280, [1 x i8]* @p_str3281, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3282, [1 x i8]* @p_str3283)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:189  %data_window_47_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_47_V_V"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:190  %empty_807 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_47_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3284, [1 x i8]* @p_str3284, i32 23, i32 23, i16* %data_window_47_V_V, i16* %data_window_47_V_V)

]]></Node>
<StgValue><ssdm name="empty_807"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:191  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_47_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3285, i32 0, i32 0, [1 x i8]* @p_str3286, [1 x i8]* @p_str3287, [1 x i8]* @p_str3288, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3289, [1 x i8]* @p_str3290)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:192  %data_window_48_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_48_V_V"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:193  %empty_808 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_48_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3291, [1 x i8]* @p_str3291, i32 23, i32 23, i16* %data_window_48_V_V, i16* %data_window_48_V_V)

]]></Node>
<StgValue><ssdm name="empty_808"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:194  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_48_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3292, i32 0, i32 0, [1 x i8]* @p_str3293, [1 x i8]* @p_str3294, [1 x i8]* @p_str3295, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3296, [1 x i8]* @p_str3297)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:195  %data_window_49_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_49_V_V"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:196  %empty_809 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_49_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3298, [1 x i8]* @p_str3298, i32 23, i32 23, i16* %data_window_49_V_V, i16* %data_window_49_V_V)

]]></Node>
<StgValue><ssdm name="empty_809"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:197  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_49_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3299, i32 0, i32 0, [1 x i8]* @p_str3300, [1 x i8]* @p_str3301, [1 x i8]* @p_str3302, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3303, [1 x i8]* @p_str3304)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:198  %data_window_50_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_50_V_V"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:199  %empty_810 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_50_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3305, [1 x i8]* @p_str3305, i32 23, i32 23, i16* %data_window_50_V_V, i16* %data_window_50_V_V)

]]></Node>
<StgValue><ssdm name="empty_810"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:200  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_50_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3306, i32 0, i32 0, [1 x i8]* @p_str3307, [1 x i8]* @p_str3308, [1 x i8]* @p_str3309, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3310, [1 x i8]* @p_str3311)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:201  %data_window_51_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_51_V_V"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:202  %empty_811 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_51_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3312, [1 x i8]* @p_str3312, i32 23, i32 23, i16* %data_window_51_V_V, i16* %data_window_51_V_V)

]]></Node>
<StgValue><ssdm name="empty_811"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:203  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_51_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3313, i32 0, i32 0, [1 x i8]* @p_str3314, [1 x i8]* @p_str3315, [1 x i8]* @p_str3316, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3317, [1 x i8]* @p_str3318)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:204  %data_window_52_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_52_V_V"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:205  %empty_812 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_52_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3319, [1 x i8]* @p_str3319, i32 23, i32 23, i16* %data_window_52_V_V, i16* %data_window_52_V_V)

]]></Node>
<StgValue><ssdm name="empty_812"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:206  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_52_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3320, i32 0, i32 0, [1 x i8]* @p_str3321, [1 x i8]* @p_str3322, [1 x i8]* @p_str3323, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3324, [1 x i8]* @p_str3325)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:207  %data_window_53_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_53_V_V"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:208  %empty_813 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_53_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3326, [1 x i8]* @p_str3326, i32 23, i32 23, i16* %data_window_53_V_V, i16* %data_window_53_V_V)

]]></Node>
<StgValue><ssdm name="empty_813"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:209  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_53_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3327, i32 0, i32 0, [1 x i8]* @p_str3328, [1 x i8]* @p_str3329, [1 x i8]* @p_str3330, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3331, [1 x i8]* @p_str3332)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:210  %data_window_54_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_54_V_V"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:211  %empty_814 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_54_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3333, [1 x i8]* @p_str3333, i32 23, i32 23, i16* %data_window_54_V_V, i16* %data_window_54_V_V)

]]></Node>
<StgValue><ssdm name="empty_814"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:212  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_54_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3334, i32 0, i32 0, [1 x i8]* @p_str3335, [1 x i8]* @p_str3336, [1 x i8]* @p_str3337, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3338, [1 x i8]* @p_str3339)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:213  %data_window_55_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_55_V_V"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:214  %empty_815 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_55_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3340, [1 x i8]* @p_str3340, i32 23, i32 23, i16* %data_window_55_V_V, i16* %data_window_55_V_V)

]]></Node>
<StgValue><ssdm name="empty_815"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:215  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_55_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3341, i32 0, i32 0, [1 x i8]* @p_str3342, [1 x i8]* @p_str3343, [1 x i8]* @p_str3344, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3345, [1 x i8]* @p_str3346)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:216  %data_window_56_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_56_V_V"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:217  %empty_816 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_56_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3347, [1 x i8]* @p_str3347, i32 23, i32 23, i16* %data_window_56_V_V, i16* %data_window_56_V_V)

]]></Node>
<StgValue><ssdm name="empty_816"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:218  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_56_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3348, i32 0, i32 0, [1 x i8]* @p_str3349, [1 x i8]* @p_str3350, [1 x i8]* @p_str3351, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3352, [1 x i8]* @p_str3353)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:219  %data_window_57_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_57_V_V"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:220  %empty_817 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_57_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3354, [1 x i8]* @p_str3354, i32 23, i32 23, i16* %data_window_57_V_V, i16* %data_window_57_V_V)

]]></Node>
<StgValue><ssdm name="empty_817"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:221  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_57_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3355, i32 0, i32 0, [1 x i8]* @p_str3356, [1 x i8]* @p_str3357, [1 x i8]* @p_str3358, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3359, [1 x i8]* @p_str3360)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:222  %data_window_58_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_58_V_V"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:223  %empty_818 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_58_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3361, [1 x i8]* @p_str3361, i32 23, i32 23, i16* %data_window_58_V_V, i16* %data_window_58_V_V)

]]></Node>
<StgValue><ssdm name="empty_818"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:224  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_58_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3362, i32 0, i32 0, [1 x i8]* @p_str3363, [1 x i8]* @p_str3364, [1 x i8]* @p_str3365, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3366, [1 x i8]* @p_str3367)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:225  %data_window_59_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_59_V_V"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:226  %empty_819 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_59_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3368, [1 x i8]* @p_str3368, i32 23, i32 23, i16* %data_window_59_V_V, i16* %data_window_59_V_V)

]]></Node>
<StgValue><ssdm name="empty_819"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:227  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_59_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3369, i32 0, i32 0, [1 x i8]* @p_str3370, [1 x i8]* @p_str3371, [1 x i8]* @p_str3372, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3373, [1 x i8]* @p_str3374)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:228  %data_window_60_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_60_V_V"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:229  %empty_820 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_60_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3375, [1 x i8]* @p_str3375, i32 23, i32 23, i16* %data_window_60_V_V, i16* %data_window_60_V_V)

]]></Node>
<StgValue><ssdm name="empty_820"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:230  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_60_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3376, i32 0, i32 0, [1 x i8]* @p_str3377, [1 x i8]* @p_str3378, [1 x i8]* @p_str3379, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3380, [1 x i8]* @p_str3381)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:231  %data_window_61_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_61_V_V"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:232  %empty_821 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_61_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3382, [1 x i8]* @p_str3382, i32 23, i32 23, i16* %data_window_61_V_V, i16* %data_window_61_V_V)

]]></Node>
<StgValue><ssdm name="empty_821"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:233  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_61_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3383, i32 0, i32 0, [1 x i8]* @p_str3384, [1 x i8]* @p_str3385, [1 x i8]* @p_str3386, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3387, [1 x i8]* @p_str3388)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:234  %data_window_62_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_62_V_V"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:235  %empty_822 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_62_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3389, [1 x i8]* @p_str3389, i32 23, i32 23, i16* %data_window_62_V_V, i16* %data_window_62_V_V)

]]></Node>
<StgValue><ssdm name="empty_822"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:236  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_62_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3390, i32 0, i32 0, [1 x i8]* @p_str3391, [1 x i8]* @p_str3392, [1 x i8]* @p_str3393, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3394, [1 x i8]* @p_str3395)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:237  %data_window_63_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_63_V_V"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:238  %empty_823 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_63_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3396, [1 x i8]* @p_str3396, i32 23, i32 23, i16* %data_window_63_V_V, i16* %data_window_63_V_V)

]]></Node>
<StgValue><ssdm name="empty_823"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:239  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_63_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3397, i32 0, i32 0, [1 x i8]* @p_str3398, [1 x i8]* @p_str3399, [1 x i8]* @p_str3400, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3401, [1 x i8]* @p_str3402)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:240  %data_window_64_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_64_V_V"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:241  %empty_824 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_64_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3403, [1 x i8]* @p_str3403, i32 23, i32 23, i16* %data_window_64_V_V, i16* %data_window_64_V_V)

]]></Node>
<StgValue><ssdm name="empty_824"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:242  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_64_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3404, i32 0, i32 0, [1 x i8]* @p_str3405, [1 x i8]* @p_str3406, [1 x i8]* @p_str3407, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3408, [1 x i8]* @p_str3409)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:243  %data_window_65_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_65_V_V"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:244  %empty_825 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_65_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3410, [1 x i8]* @p_str3410, i32 23, i32 23, i16* %data_window_65_V_V, i16* %data_window_65_V_V)

]]></Node>
<StgValue><ssdm name="empty_825"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:245  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_65_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3411, i32 0, i32 0, [1 x i8]* @p_str3412, [1 x i8]* @p_str3413, [1 x i8]* @p_str3414, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3415, [1 x i8]* @p_str3416)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:246  %data_window_66_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_66_V_V"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:247  %empty_826 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_66_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3417, [1 x i8]* @p_str3417, i32 23, i32 23, i16* %data_window_66_V_V, i16* %data_window_66_V_V)

]]></Node>
<StgValue><ssdm name="empty_826"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:248  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_66_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3418, i32 0, i32 0, [1 x i8]* @p_str3419, [1 x i8]* @p_str3420, [1 x i8]* @p_str3421, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3422, [1 x i8]* @p_str3423)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:249  %data_window_67_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_67_V_V"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:250  %empty_827 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_67_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3424, [1 x i8]* @p_str3424, i32 23, i32 23, i16* %data_window_67_V_V, i16* %data_window_67_V_V)

]]></Node>
<StgValue><ssdm name="empty_827"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:251  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_67_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3425, i32 0, i32 0, [1 x i8]* @p_str3426, [1 x i8]* @p_str3427, [1 x i8]* @p_str3428, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3429, [1 x i8]* @p_str3430)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:252  %data_window_68_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_68_V_V"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:253  %empty_828 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_68_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3431, [1 x i8]* @p_str3431, i32 23, i32 23, i16* %data_window_68_V_V, i16* %data_window_68_V_V)

]]></Node>
<StgValue><ssdm name="empty_828"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:254  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_68_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3432, i32 0, i32 0, [1 x i8]* @p_str3433, [1 x i8]* @p_str3434, [1 x i8]* @p_str3435, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3436, [1 x i8]* @p_str3437)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:255  %data_window_69_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_69_V_V"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:256  %empty_829 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_69_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3438, [1 x i8]* @p_str3438, i32 23, i32 23, i16* %data_window_69_V_V, i16* %data_window_69_V_V)

]]></Node>
<StgValue><ssdm name="empty_829"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:257  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_69_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3439, i32 0, i32 0, [1 x i8]* @p_str3440, [1 x i8]* @p_str3441, [1 x i8]* @p_str3442, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3443, [1 x i8]* @p_str3444)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:258  %data_window_70_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_70_V_V"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:259  %empty_830 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_70_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3445, [1 x i8]* @p_str3445, i32 23, i32 23, i16* %data_window_70_V_V, i16* %data_window_70_V_V)

]]></Node>
<StgValue><ssdm name="empty_830"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:260  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_70_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3446, i32 0, i32 0, [1 x i8]* @p_str3447, [1 x i8]* @p_str3448, [1 x i8]* @p_str3449, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3450, [1 x i8]* @p_str3451)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:261  %data_window_71_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_71_V_V"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:262  %empty_831 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_71_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3452, [1 x i8]* @p_str3452, i32 23, i32 23, i16* %data_window_71_V_V, i16* %data_window_71_V_V)

]]></Node>
<StgValue><ssdm name="empty_831"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:263  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_71_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3453, i32 0, i32 0, [1 x i8]* @p_str3454, [1 x i8]* @p_str3455, [1 x i8]* @p_str3456, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3457, [1 x i8]* @p_str3458)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:264  %data_window_72_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_72_V_V"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:265  %empty_832 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_72_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3459, [1 x i8]* @p_str3459, i32 23, i32 23, i16* %data_window_72_V_V, i16* %data_window_72_V_V)

]]></Node>
<StgValue><ssdm name="empty_832"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:266  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_72_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3460, i32 0, i32 0, [1 x i8]* @p_str3461, [1 x i8]* @p_str3462, [1 x i8]* @p_str3463, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3464, [1 x i8]* @p_str3465)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:267  %data_window_73_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_73_V_V"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:268  %empty_833 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_73_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3466, [1 x i8]* @p_str3466, i32 23, i32 23, i16* %data_window_73_V_V, i16* %data_window_73_V_V)

]]></Node>
<StgValue><ssdm name="empty_833"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:269  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_73_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3467, i32 0, i32 0, [1 x i8]* @p_str3468, [1 x i8]* @p_str3469, [1 x i8]* @p_str3470, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3471, [1 x i8]* @p_str3472)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:270  %data_window_74_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_74_V_V"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:271  %empty_834 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_74_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3473, [1 x i8]* @p_str3473, i32 23, i32 23, i16* %data_window_74_V_V, i16* %data_window_74_V_V)

]]></Node>
<StgValue><ssdm name="empty_834"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:272  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_74_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3474, i32 0, i32 0, [1 x i8]* @p_str3475, [1 x i8]* @p_str3476, [1 x i8]* @p_str3477, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3478, [1 x i8]* @p_str3479)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:273  %data_window_75_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_75_V_V"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:274  %empty_835 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_75_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3480, [1 x i8]* @p_str3480, i32 23, i32 23, i16* %data_window_75_V_V, i16* %data_window_75_V_V)

]]></Node>
<StgValue><ssdm name="empty_835"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:275  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_75_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3481, i32 0, i32 0, [1 x i8]* @p_str3482, [1 x i8]* @p_str3483, [1 x i8]* @p_str3484, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3485, [1 x i8]* @p_str3486)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:276  %data_window_76_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_76_V_V"/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:277  %empty_836 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_76_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3487, [1 x i8]* @p_str3487, i32 23, i32 23, i16* %data_window_76_V_V, i16* %data_window_76_V_V)

]]></Node>
<StgValue><ssdm name="empty_836"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:278  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_76_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3488, i32 0, i32 0, [1 x i8]* @p_str3489, [1 x i8]* @p_str3490, [1 x i8]* @p_str3491, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3492, [1 x i8]* @p_str3493)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:279  %data_window_77_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_77_V_V"/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:280  %empty_837 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_77_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3494, [1 x i8]* @p_str3494, i32 23, i32 23, i16* %data_window_77_V_V, i16* %data_window_77_V_V)

]]></Node>
<StgValue><ssdm name="empty_837"/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:281  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_77_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3495, i32 0, i32 0, [1 x i8]* @p_str3496, [1 x i8]* @p_str3497, [1 x i8]* @p_str3498, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3499, [1 x i8]* @p_str3500)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="294" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:282  %data_window_78_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_78_V_V"/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:283  %empty_838 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_78_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3501, [1 x i8]* @p_str3501, i32 23, i32 23, i16* %data_window_78_V_V, i16* %data_window_78_V_V)

]]></Node>
<StgValue><ssdm name="empty_838"/></StgValue>
</operation>

<operation id="296" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:284  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_78_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3502, i32 0, i32 0, [1 x i8]* @p_str3503, [1 x i8]* @p_str3504, [1 x i8]* @p_str3505, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3506, [1 x i8]* @p_str3507)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="16" op_0_bw="64">
<![CDATA[
.preheader.preheader:285  %data_window_79_V_V = alloca i16, align 2

]]></Node>
<StgValue><ssdm name="data_window_79_V_V"/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
.preheader.preheader:286  %empty_839 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @data_window_LF_79_NF_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str3508, [1 x i8]* @p_str3508, i32 23, i32 23, i16* %data_window_79_V_V, i16* %data_window_79_V_V)

]]></Node>
<StgValue><ssdm name="empty_839"/></StgValue>
</operation>

<operation id="299" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader.preheader:287  call void (...)* @_ssdm_op_SpecInterface(i16* %data_window_79_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str3509, i32 0, i32 0, [1 x i8]* @p_str3510, [1 x i8]* @p_str3511, [1 x i8]* @p_str3512, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str3513, [1 x i8]* @p_str3514)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="300" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.preheader:288  %empty_840 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 49, i64 49, i64 49)

]]></Node>
<StgValue><ssdm name="empty_840"/></StgValue>
</operation>

<operation id="301" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:289  br label %ReadInputWidth_begin

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="302" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
ReadInputWidth_begin:0  %wp_idx70 = phi i6 [ 0, %.preheader.preheader ], [ %i_iw, %ReadInputWidth_end ]

]]></Node>
<StgValue><ssdm name="wp_idx70"/></StgValue>
</operation>

<operation id="303" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
ReadInputWidth_begin:5  %r = sub i6 -15, %wp_idx70

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="304" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReadInputWidth_begin:6  %tmp_448 = call i4 @_ssdm_op_PartSelect.i4.i6.i32.i32(i6 %r, i32 2, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_448"/></StgValue>
</operation>

<operation id="305" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
ReadInputWidth_begin:7  %icmp_ln31 = icmp eq i4 %tmp_448, 0

]]></Node>
<StgValue><ssdm name="icmp_ln31"/></StgValue>
</operation>

<operation id="306" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="4" op_0_bw="6">
<![CDATA[
ReadInputWidth_begin:8  %trunc_ln32 = trunc i6 %r to i4

]]></Node>
<StgValue><ssdm name="trunc_ln32"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="307" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="6">
<![CDATA[
ReadInputWidth_begin:1  %trunc_ln49 = trunc i6 %wp_idx70 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln49"/></StgValue>
</operation>

<operation id="308" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
ReadInputWidth_begin:2  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str47) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln49"/></StgValue>
</operation>

<operation id="309" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ReadInputWidth_begin:3  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str47)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="310" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
ReadInputWidth_begin:4  %icmp_ln20 = icmp ult i6 %wp_idx70, 3

]]></Node>
<StgValue><ssdm name="icmp_ln20"/></StgValue>
</operation>

<operation id="311" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReadInputWidth_begin:9  %xor_ln20 = xor i1 %icmp_ln20, true

]]></Node>
<StgValue><ssdm name="xor_ln20"/></StgValue>
</operation>

<operation id="312" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReadInputWidth_begin:10  %and_ln31 = and i1 %icmp_ln31, %xor_ln20

]]></Node>
<StgValue><ssdm name="and_ln31"/></StgValue>
</operation>

<operation id="313" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="4" op_0_bw="6">
<![CDATA[
ReadInputWidth_begin:11  %trunc_ln20 = trunc i6 %wp_idx70 to i4

]]></Node>
<StgValue><ssdm name="trunc_ln20"/></StgValue>
</operation>

<operation id="314" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
ReadInputWidth_begin:12  %sub_ln20 = sub i4 -7, %trunc_ln32

]]></Node>
<StgValue><ssdm name="sub_ln20"/></StgValue>
</operation>

<operation id="315" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
ReadInputWidth_begin:13  %select_ln20 = select i1 %icmp_ln20, i4 %trunc_ln20, i4 %sub_ln20

]]></Node>
<StgValue><ssdm name="select_ln20"/></StgValue>
</operation>

<operation id="316" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ReadInputWidth_begin:14  %or_ln20 = or i1 %icmp_ln20, %and_ln31

]]></Node>
<StgValue><ssdm name="or_ln20"/></StgValue>
</operation>

<operation id="317" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
ReadInputWidth_begin:15  %select_ln20_1 = select i1 %trunc_ln49, i4 3, i4 4

]]></Node>
<StgValue><ssdm name="select_ln20_1"/></StgValue>
</operation>

<operation id="318" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
ReadInputWidth_begin:16  %select_ln20_2 = select i1 %or_ln20, i4 %select_ln20, i4 %select_ln20_1

]]></Node>
<StgValue><ssdm name="select_ln20_2"/></StgValue>
</operation>

<operation id="319" st_id="3" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="5" op_0_bw="5" op_1_bw="5" op_2_bw="5" op_3_bw="5" op_4_bw="5" op_5_bw="5" op_6_bw="5" op_7_bw="5" op_8_bw="5" op_9_bw="5" op_10_bw="5" op_11_bw="5" op_12_bw="5" op_13_bw="5" op_14_bw="5" op_15_bw="5" op_16_bw="5" op_17_bw="4">
<![CDATA[
ReadInputWidth_begin:17  %p_Val2_s = call i5 @_ssdm_op_Mux.ap_auto.16i5.i4(i5 1, i5 2, i5 5, i5 10, i5 -11, i5 10, i5 -12, i5 8, i5 -16, i5 -16, i5 -16, i5 -16, i5 -16, i5 -16, i5 -16, i5 -16, i4 %select_ln20_2)

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="320" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="5">
<![CDATA[
ReadInputWidth_begin:18  %trunc_ln13 = trunc i5 %p_Val2_s to i1

]]></Node>
<StgValue><ssdm name="trunc_ln13"/></StgValue>
</operation>

<operation id="321" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="256" op_0_bw="256" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16">
<![CDATA[
ReadInputWidth_begin:19  %empty_841 = call { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %data_V_data_0_V, i16* %data_V_data_1_V, i16* %data_V_data_2_V, i16* %data_V_data_3_V, i16* %data_V_data_4_V, i16* %data_V_data_5_V, i16* %data_V_data_6_V, i16* %data_V_data_7_V, i16* %data_V_data_8_V, i16* %data_V_data_9_V, i16* %data_V_data_10_V, i16* %data_V_data_11_V, i16* %data_V_data_12_V, i16* %data_V_data_13_V, i16* %data_V_data_14_V, i16* %data_V_data_15_V)

]]></Node>
<StgValue><ssdm name="empty_841"/></StgValue>
</operation>

<operation id="322" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="16" op_0_bw="256">
<![CDATA[
ReadInputWidth_begin:20  %tmp_V = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_841, 0

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="323" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="16" op_0_bw="256">
<![CDATA[
ReadInputWidth_begin:21  %tmp_V_846 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_841, 1

]]></Node>
<StgValue><ssdm name="tmp_V_846"/></StgValue>
</operation>

<operation id="324" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="256">
<![CDATA[
ReadInputWidth_begin:22  %tmp_V_847 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_841, 2

]]></Node>
<StgValue><ssdm name="tmp_V_847"/></StgValue>
</operation>

<operation id="325" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="16" op_0_bw="256">
<![CDATA[
ReadInputWidth_begin:23  %tmp_V_848 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_841, 3

]]></Node>
<StgValue><ssdm name="tmp_V_848"/></StgValue>
</operation>

<operation id="326" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="16" op_0_bw="256">
<![CDATA[
ReadInputWidth_begin:24  %tmp_V_849 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_841, 4

]]></Node>
<StgValue><ssdm name="tmp_V_849"/></StgValue>
</operation>

<operation id="327" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="16" op_0_bw="256">
<![CDATA[
ReadInputWidth_begin:25  %tmp_V_850 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_841, 5

]]></Node>
<StgValue><ssdm name="tmp_V_850"/></StgValue>
</operation>

<operation id="328" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="16" op_0_bw="256">
<![CDATA[
ReadInputWidth_begin:26  %tmp_V_851 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_841, 6

]]></Node>
<StgValue><ssdm name="tmp_V_851"/></StgValue>
</operation>

<operation id="329" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="16" op_0_bw="256">
<![CDATA[
ReadInputWidth_begin:27  %tmp_V_852 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_841, 7

]]></Node>
<StgValue><ssdm name="tmp_V_852"/></StgValue>
</operation>

<operation id="330" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="16" op_0_bw="256">
<![CDATA[
ReadInputWidth_begin:28  %tmp_V_853 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_841, 8

]]></Node>
<StgValue><ssdm name="tmp_V_853"/></StgValue>
</operation>

<operation id="331" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="16" op_0_bw="256">
<![CDATA[
ReadInputWidth_begin:29  %tmp_V_854 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_841, 9

]]></Node>
<StgValue><ssdm name="tmp_V_854"/></StgValue>
</operation>

<operation id="332" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="16" op_0_bw="256">
<![CDATA[
ReadInputWidth_begin:30  %tmp_V_855 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_841, 10

]]></Node>
<StgValue><ssdm name="tmp_V_855"/></StgValue>
</operation>

<operation id="333" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="16" op_0_bw="256">
<![CDATA[
ReadInputWidth_begin:31  %tmp_V_856 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_841, 11

]]></Node>
<StgValue><ssdm name="tmp_V_856"/></StgValue>
</operation>

<operation id="334" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="16" op_0_bw="256">
<![CDATA[
ReadInputWidth_begin:32  %tmp_V_857 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_841, 12

]]></Node>
<StgValue><ssdm name="tmp_V_857"/></StgValue>
</operation>

<operation id="335" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="16" op_0_bw="256">
<![CDATA[
ReadInputWidth_begin:33  %tmp_V_858 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_841, 13

]]></Node>
<StgValue><ssdm name="tmp_V_858"/></StgValue>
</operation>

<operation id="336" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="16" op_0_bw="256">
<![CDATA[
ReadInputWidth_begin:34  %tmp_V_859 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_841, 14

]]></Node>
<StgValue><ssdm name="tmp_V_859"/></StgValue>
</operation>

<operation id="337" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="16" op_0_bw="256">
<![CDATA[
ReadInputWidth_begin:35  %tmp_V_860 = extractvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %empty_841, 15

]]></Node>
<StgValue><ssdm name="tmp_V_860"/></StgValue>
</operation>

<operation id="338" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
ReadInputWidth_begin:36  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str34) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln133"/></StgValue>
</operation>

<operation id="339" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
ReadInputWidth_begin:37  %i_iw = add i6 1, %wp_idx70

]]></Node>
<StgValue><ssdm name="i_iw"/></StgValue>
</operation>

<operation id="340" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ReadInputWidth_begin:38  br i1 %trunc_ln13, label %._crit_edge.i.i.0.0, label %._crit_edge.i.i.0.15

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="341" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.i.0.0:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_0_V_V, i16 %tmp_V)

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>

<operation id="342" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.i.0.0:1  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_1_V_V, i16 %tmp_V_846)

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>

<operation id="343" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.i.0.0:2  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_2_V_V, i16 %tmp_V_847)

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>

<operation id="344" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.i.0.0:3  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_3_V_V, i16 %tmp_V_848)

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>

<operation id="345" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.i.0.0:4  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_4_V_V, i16 %tmp_V_849)

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>

<operation id="346" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.i.0.0:5  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_5_V_V, i16 %tmp_V_850)

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>

<operation id="347" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.i.0.0:6  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_6_V_V, i16 %tmp_V_851)

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>

<operation id="348" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.i.0.0:7  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_7_V_V, i16 %tmp_V_852)

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>

<operation id="349" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.i.0.0:8  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_8_V_V, i16 %tmp_V_853)

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>

<operation id="350" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.i.0.0:9  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_9_V_V, i16 %tmp_V_854)

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>

<operation id="351" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.i.0.0:10  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_10_V_V, i16 %tmp_V_855)

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>

<operation id="352" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.i.0.0:11  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_11_V_V, i16 %tmp_V_856)

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>

<operation id="353" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.i.0.0:12  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_12_V_V, i16 %tmp_V_857)

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>

<operation id="354" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.i.0.0:13  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_13_V_V, i16 %tmp_V_858)

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>

<operation id="355" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.i.0.0:14  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_14_V_V, i16 %tmp_V_859)

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>

<operation id="356" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.i.0.0:15  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_15_V_V, i16 %tmp_V_860)

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>

<operation id="357" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.i.0.0:16  br label %._crit_edge.i.i.0.15

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="358" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
._crit_edge.i.i.0.15:0  %tmp_449 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %p_Val2_s, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_449"/></StgValue>
</operation>

<operation id="359" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.i.0.15:1  br i1 %tmp_449, label %._crit_edge.i.i.1.0, label %._crit_edge.i.i.1.15

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="360" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_449" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.i.1.0:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_16_V_V, i16 %tmp_V)

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>

<operation id="361" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_449" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.i.1.0:1  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_17_V_V, i16 %tmp_V_846)

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>

<operation id="362" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_449" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.i.1.0:2  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_18_V_V, i16 %tmp_V_847)

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>

<operation id="363" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_449" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.i.1.0:3  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_19_V_V, i16 %tmp_V_848)

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>

<operation id="364" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_449" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.i.1.0:4  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_20_V_V, i16 %tmp_V_849)

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>

<operation id="365" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_449" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.i.1.0:5  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_21_V_V, i16 %tmp_V_850)

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>

<operation id="366" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_449" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.i.1.0:6  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_22_V_V, i16 %tmp_V_851)

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>

<operation id="367" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_449" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.i.1.0:7  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_23_V_V, i16 %tmp_V_852)

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>

<operation id="368" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_449" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.i.1.0:8  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_24_V_V, i16 %tmp_V_853)

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>

<operation id="369" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_449" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.i.1.0:9  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_25_V_V, i16 %tmp_V_854)

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>

<operation id="370" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_449" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.i.1.0:10  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_26_V_V, i16 %tmp_V_855)

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>

<operation id="371" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_449" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.i.1.0:11  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_27_V_V, i16 %tmp_V_856)

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>

<operation id="372" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_449" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.i.1.0:12  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_28_V_V, i16 %tmp_V_857)

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>

<operation id="373" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_449" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.i.1.0:13  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_29_V_V, i16 %tmp_V_858)

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>

<operation id="374" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_449" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.i.1.0:14  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_30_V_V, i16 %tmp_V_859)

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>

<operation id="375" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_449" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.i.1.0:15  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_31_V_V, i16 %tmp_V_860)

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>

<operation id="376" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_449" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.i.1.0:16  br label %._crit_edge.i.i.1.15

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="377" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
._crit_edge.i.i.1.15:0  %tmp_450 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %p_Val2_s, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_450"/></StgValue>
</operation>

<operation id="378" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.i.1.15:1  br i1 %tmp_450, label %._crit_edge.i.i.2.0, label %._crit_edge.i.i.2.15

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="379" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_450" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.i.2.0:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_32_V_V, i16 %tmp_V)

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>

<operation id="380" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_450" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.i.2.0:1  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_33_V_V, i16 %tmp_V_846)

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>

<operation id="381" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_450" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.i.2.0:2  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_34_V_V, i16 %tmp_V_847)

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>

<operation id="382" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_450" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.i.2.0:3  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_35_V_V, i16 %tmp_V_848)

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>

<operation id="383" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_450" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.i.2.0:4  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_36_V_V, i16 %tmp_V_849)

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>

<operation id="384" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_450" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.i.2.0:5  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_37_V_V, i16 %tmp_V_850)

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>

<operation id="385" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_450" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.i.2.0:6  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_38_V_V, i16 %tmp_V_851)

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>

<operation id="386" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_450" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.i.2.0:7  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_39_V_V, i16 %tmp_V_852)

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>

<operation id="387" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_450" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.i.2.0:8  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_40_V_V, i16 %tmp_V_853)

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>

<operation id="388" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_450" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.i.2.0:9  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_41_V_V, i16 %tmp_V_854)

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>

<operation id="389" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_450" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.i.2.0:10  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_42_V_V, i16 %tmp_V_855)

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>

<operation id="390" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_450" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.i.2.0:11  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_43_V_V, i16 %tmp_V_856)

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>

<operation id="391" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_450" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.i.2.0:12  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_44_V_V, i16 %tmp_V_857)

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>

<operation id="392" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_450" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.i.2.0:13  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_45_V_V, i16 %tmp_V_858)

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>

<operation id="393" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_450" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.i.2.0:14  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_46_V_V, i16 %tmp_V_859)

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>

<operation id="394" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_450" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.i.2.0:15  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_47_V_V, i16 %tmp_V_860)

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>

<operation id="395" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_450" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.i.2.0:16  br label %._crit_edge.i.i.2.15

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="396" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
._crit_edge.i.i.2.15:0  %tmp_451 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %p_Val2_s, i32 3)

]]></Node>
<StgValue><ssdm name="tmp_451"/></StgValue>
</operation>

<operation id="397" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.i.2.15:1  br i1 %tmp_451, label %._crit_edge.i.i.3.0, label %._crit_edge.i.i.3.15

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="398" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_451" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.i.3.0:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_48_V_V, i16 %tmp_V)

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>

<operation id="399" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_451" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.i.3.0:1  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_49_V_V, i16 %tmp_V_846)

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>

<operation id="400" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_451" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.i.3.0:2  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_50_V_V, i16 %tmp_V_847)

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>

<operation id="401" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_451" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.i.3.0:3  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_51_V_V, i16 %tmp_V_848)

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>

<operation id="402" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_451" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.i.3.0:4  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_52_V_V, i16 %tmp_V_849)

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>

<operation id="403" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_451" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.i.3.0:5  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_53_V_V, i16 %tmp_V_850)

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>

<operation id="404" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_451" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.i.3.0:6  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_54_V_V, i16 %tmp_V_851)

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>

<operation id="405" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_451" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.i.3.0:7  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_55_V_V, i16 %tmp_V_852)

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>

<operation id="406" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_451" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.i.3.0:8  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_56_V_V, i16 %tmp_V_853)

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>

<operation id="407" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_451" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.i.3.0:9  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_57_V_V, i16 %tmp_V_854)

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>

<operation id="408" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_451" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.i.3.0:10  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_58_V_V, i16 %tmp_V_855)

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>

<operation id="409" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_451" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.i.3.0:11  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_59_V_V, i16 %tmp_V_856)

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>

<operation id="410" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_451" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.i.3.0:12  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_60_V_V, i16 %tmp_V_857)

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>

<operation id="411" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_451" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.i.3.0:13  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_61_V_V, i16 %tmp_V_858)

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>

<operation id="412" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_451" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.i.3.0:14  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_62_V_V, i16 %tmp_V_859)

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>

<operation id="413" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_451" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.i.3.0:15  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_63_V_V, i16 %tmp_V_860)

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>

<operation id="414" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_451" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.i.3.0:16  br label %._crit_edge.i.i.3.15

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="415" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
._crit_edge.i.i.3.15:0  %tmp_452 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %p_Val2_s, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_452"/></StgValue>
</operation>

<operation id="416" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.i.3.15:1  br i1 %tmp_452, label %._crit_edge.i.i.4.0, label %._crit_edge.i.i.4.15

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="417" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_452" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.i.4.0:0  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_64_V_V, i16 %tmp_V)

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>

<operation id="418" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_452" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.i.4.0:1  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_65_V_V, i16 %tmp_V_846)

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>

<operation id="419" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_452" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.i.4.0:2  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_66_V_V, i16 %tmp_V_847)

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>

<operation id="420" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_452" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.i.4.0:3  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_67_V_V, i16 %tmp_V_848)

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>

<operation id="421" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_452" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.i.4.0:4  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_68_V_V, i16 %tmp_V_849)

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>

<operation id="422" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_452" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.i.4.0:5  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_69_V_V, i16 %tmp_V_850)

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>

<operation id="423" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_452" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.i.4.0:6  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_70_V_V, i16 %tmp_V_851)

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>

<operation id="424" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_452" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.i.4.0:7  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_71_V_V, i16 %tmp_V_852)

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>

<operation id="425" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_452" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.i.4.0:8  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_72_V_V, i16 %tmp_V_853)

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>

<operation id="426" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_452" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.i.4.0:9  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_73_V_V, i16 %tmp_V_854)

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>

<operation id="427" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_452" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.i.4.0:10  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_74_V_V, i16 %tmp_V_855)

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>

<operation id="428" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_452" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.i.4.0:11  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_75_V_V, i16 %tmp_V_856)

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>

<operation id="429" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_452" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.i.4.0:12  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_76_V_V, i16 %tmp_V_857)

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>

<operation id="430" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_452" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.i.4.0:13  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_77_V_V, i16 %tmp_V_858)

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>

<operation id="431" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_452" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.i.4.0:14  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_78_V_V, i16 %tmp_V_859)

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>

<operation id="432" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_452" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge.i.i.4.0:15  call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %data_window_79_V_V, i16 %tmp_V_860)

]]></Node>
<StgValue><ssdm name="write_ln139"/></StgValue>
</operation>

<operation id="433" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_452" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.i.4.0:16  br label %._crit_edge.i.i.4.15

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="434" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
._crit_edge.i.i.4.15:0  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %p_Val2_s, i32 4)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="435" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.i.4.15:1  br i1 %p_Result_s, label %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin", label %ReadInputWidth_end

]]></Node>
<StgValue><ssdm name="br_ln142"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="436" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin:0  %tmp_V_941 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_0_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_941"/></StgValue>
</operation>

<operation id="437" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin:1  %tmp_V_942 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_1_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_942"/></StgValue>
</operation>

<operation id="438" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin:2  %tmp_V_943 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_2_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_943"/></StgValue>
</operation>

<operation id="439" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin:3  %tmp_V_944 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_3_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_944"/></StgValue>
</operation>

<operation id="440" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin:4  %tmp_V_945 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_4_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_945"/></StgValue>
</operation>

<operation id="441" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin:5  %tmp_V_946 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_5_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_946"/></StgValue>
</operation>

<operation id="442" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin:6  %tmp_V_947 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_6_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_947"/></StgValue>
</operation>

<operation id="443" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin:7  %tmp_V_948 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_7_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_948"/></StgValue>
</operation>

<operation id="444" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin:8  %tmp_V_949 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_8_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_949"/></StgValue>
</operation>

<operation id="445" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin:9  %tmp_V_950 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_9_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_950"/></StgValue>
</operation>

<operation id="446" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin:10  %tmp_V_951 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_10_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_951"/></StgValue>
</operation>

<operation id="447" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin:11  %tmp_V_952 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_11_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_952"/></StgValue>
</operation>

<operation id="448" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin:12  %tmp_V_953 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_12_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_953"/></StgValue>
</operation>

<operation id="449" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin:13  %tmp_V_954 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_13_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_954"/></StgValue>
</operation>

<operation id="450" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin:14  %tmp_V_955 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_14_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_955"/></StgValue>
</operation>

<operation id="451" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin:15  %tmp_V_956 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_15_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_956"/></StgValue>
</operation>

<operation id="452" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin:16  %tmp_V_957 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_16_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_957"/></StgValue>
</operation>

<operation id="453" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin:17  %tmp_V_958 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_17_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_958"/></StgValue>
</operation>

<operation id="454" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin:18  %tmp_V_959 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_18_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_959"/></StgValue>
</operation>

<operation id="455" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin:19  %tmp_V_960 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_19_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_960"/></StgValue>
</operation>

<operation id="456" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin:20  %tmp_V_961 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_20_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_961"/></StgValue>
</operation>

<operation id="457" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin:21  %tmp_V_962 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_21_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_962"/></StgValue>
</operation>

<operation id="458" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin:22  %tmp_V_963 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_22_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_963"/></StgValue>
</operation>

<operation id="459" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin:23  %tmp_V_964 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_23_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_964"/></StgValue>
</operation>

<operation id="460" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin:24  %tmp_V_965 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_24_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_965"/></StgValue>
</operation>

<operation id="461" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin:25  %tmp_V_966 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_25_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_966"/></StgValue>
</operation>

<operation id="462" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin:26  %tmp_V_967 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_26_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_967"/></StgValue>
</operation>

<operation id="463" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin:27  %tmp_V_968 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_27_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_968"/></StgValue>
</operation>

<operation id="464" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin:28  %tmp_V_969 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_28_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_969"/></StgValue>
</operation>

<operation id="465" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin:29  %tmp_V_970 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_29_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_970"/></StgValue>
</operation>

<operation id="466" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin:30  %tmp_V_971 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_30_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_971"/></StgValue>
</operation>

<operation id="467" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin:31  %tmp_V_972 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_31_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_972"/></StgValue>
</operation>

<operation id="468" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin:32  %tmp_V_973 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_32_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_973"/></StgValue>
</operation>

<operation id="469" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin:33  %tmp_V_974 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_33_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_974"/></StgValue>
</operation>

<operation id="470" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin:34  %tmp_V_975 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_34_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_975"/></StgValue>
</operation>

<operation id="471" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin:35  %tmp_V_976 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_35_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_976"/></StgValue>
</operation>

<operation id="472" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin:36  %tmp_V_977 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_36_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_977"/></StgValue>
</operation>

<operation id="473" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin:37  %tmp_V_978 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_37_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_978"/></StgValue>
</operation>

<operation id="474" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin:38  %tmp_V_979 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_38_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_979"/></StgValue>
</operation>

<operation id="475" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin:39  %tmp_V_980 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_39_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_980"/></StgValue>
</operation>

<operation id="476" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin:40  %tmp_V_981 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_40_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_981"/></StgValue>
</operation>

<operation id="477" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin:41  %tmp_V_982 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_41_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_982"/></StgValue>
</operation>

<operation id="478" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin:42  %tmp_V_983 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_42_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_983"/></StgValue>
</operation>

<operation id="479" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin:43  %tmp_V_984 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_43_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_984"/></StgValue>
</operation>

<operation id="480" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin:44  %tmp_V_985 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_44_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_985"/></StgValue>
</operation>

<operation id="481" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin:45  %tmp_V_986 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_45_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_986"/></StgValue>
</operation>

<operation id="482" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin:46  %tmp_V_987 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_46_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_987"/></StgValue>
</operation>

<operation id="483" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin:47  %tmp_V_988 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_47_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_988"/></StgValue>
</operation>

<operation id="484" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin:48  %tmp_V_989 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_48_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_989"/></StgValue>
</operation>

<operation id="485" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin:49  %tmp_V_990 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_49_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_990"/></StgValue>
</operation>

<operation id="486" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin:50  %tmp_V_991 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_50_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_991"/></StgValue>
</operation>

<operation id="487" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin:51  %tmp_V_992 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_51_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_992"/></StgValue>
</operation>

<operation id="488" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin:52  %tmp_V_993 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_52_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_993"/></StgValue>
</operation>

<operation id="489" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin:53  %tmp_V_994 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_53_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_994"/></StgValue>
</operation>

<operation id="490" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin:54  %tmp_V_995 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_54_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_995"/></StgValue>
</operation>

<operation id="491" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin:55  %tmp_V_996 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_55_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_996"/></StgValue>
</operation>

<operation id="492" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin:56  %tmp_V_997 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_56_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_997"/></StgValue>
</operation>

<operation id="493" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin:57  %tmp_V_998 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_57_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_998"/></StgValue>
</operation>

<operation id="494" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin:58  %tmp_V_999 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_58_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_999"/></StgValue>
</operation>

<operation id="495" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin:59  %tmp_V_1000 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_59_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_1000"/></StgValue>
</operation>

<operation id="496" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin:60  %tmp_V_1001 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_60_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_1001"/></StgValue>
</operation>

<operation id="497" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin:61  %tmp_V_1002 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_61_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_1002"/></StgValue>
</operation>

<operation id="498" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin:62  %tmp_V_1003 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_62_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_1003"/></StgValue>
</operation>

<operation id="499" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin:63  %tmp_V_1004 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_63_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_1004"/></StgValue>
</operation>

<operation id="500" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin:64  %tmp_V_1005 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_64_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_1005"/></StgValue>
</operation>

<operation id="501" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin:65  %tmp_V_1006 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_65_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_1006"/></StgValue>
</operation>

<operation id="502" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin:66  %tmp_V_1007 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_66_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_1007"/></StgValue>
</operation>

<operation id="503" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin:67  %tmp_V_1008 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_67_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_1008"/></StgValue>
</operation>

<operation id="504" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin:68  %tmp_V_1009 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_68_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_1009"/></StgValue>
</operation>

<operation id="505" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin:69  %tmp_V_1010 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_69_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_1010"/></StgValue>
</operation>

<operation id="506" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin:70  %tmp_V_1011 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_70_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_1011"/></StgValue>
</operation>

<operation id="507" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin:71  %tmp_V_1012 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_71_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_1012"/></StgValue>
</operation>

<operation id="508" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin:72  %tmp_V_1013 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_72_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_1013"/></StgValue>
</operation>

<operation id="509" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin:73  %tmp_V_1014 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_73_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_1014"/></StgValue>
</operation>

<operation id="510" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin:74  %tmp_V_1015 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_74_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_1015"/></StgValue>
</operation>

<operation id="511" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin:75  %tmp_V_1016 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_75_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_1016"/></StgValue>
</operation>

<operation id="512" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin:76  %tmp_V_1017 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_76_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_1017"/></StgValue>
</operation>

<operation id="513" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin:77  %tmp_V_1018 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_77_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_1018"/></StgValue>
</operation>

<operation id="514" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin:78  %tmp_V_1019 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_78_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_1019"/></StgValue>
</operation>

<operation id="515" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin:79  %tmp_V_1020 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %data_window_79_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_1020"/></StgValue>
</operation>

<operation id="516" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin:80  %rbegin3_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([138 x i8]* @nnet_KD_KD_dense_resource_MD_ap_fixed_MD_16_MC_AC_6_MC_AC_1) nounwind

]]></Node>
<StgValue><ssdm name="rbegin3_i_i_i"/></StgValue>
</operation>

<operation id="517" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin:81  br label %ReuseLoop

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="518" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
ReuseLoop:0  %w_index69 = phi i6 [ 0, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin" ], [ %w_index, %ReuseLoop ]

]]></Node>
<StgValue><ssdm name="w_index69"/></StgValue>
</operation>

<operation id="519" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
ReuseLoop:36  %w_index = add i6 1, %w_index69

]]></Node>
<StgValue><ssdm name="w_index"/></StgValue>
</operation>

<operation id="520" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="6">
<![CDATA[
ReuseLoop:38  %zext_ln76 = zext i6 %w_index69 to i64

]]></Node>
<StgValue><ssdm name="zext_ln76"/></StgValue>
</operation>

<operation id="521" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="6" op_0_bw="1018" op_1_bw="64" op_2_bw="64">
<![CDATA[
ReuseLoop:39  %w5_V_addr = getelementptr [40 x i1018]* @w5_V, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="w5_V_addr"/></StgValue>
</operation>

<operation id="522" st_id="5" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="1018" op_0_bw="6">
<![CDATA[
ReuseLoop:40  %w5_V_load = load i1018* %w5_V_addr, align 16

]]></Node>
<StgValue><ssdm name="w5_V_load"/></StgValue>
</operation>

<operation id="523" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
ReuseLoop:490  %icmp_ln64 = icmp eq i6 %w_index69, -25

]]></Node>
<StgValue><ssdm name="icmp_ln64"/></StgValue>
</operation>

<operation id="524" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ReuseLoop:492  br i1 %icmp_ln64, label %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_end", label %ReuseLoop

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="525" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="6">
<![CDATA[
ReuseLoop:37  %phi_ln = call i16 @_ssdm_op_Mux.ap_auto.64i16.i6(i16 %tmp_V_941, i16 %tmp_V_942, i16 %tmp_V_943, i16 %tmp_V_944, i16 %tmp_V_945, i16 %tmp_V_946, i16 %tmp_V_947, i16 %tmp_V_948, i16 %tmp_V_949, i16 %tmp_V_950, i16 %tmp_V_951, i16 %tmp_V_952, i16 %tmp_V_953, i16 %tmp_V_954, i16 %tmp_V_955, i16 %tmp_V_956, i16 %tmp_V_957, i16 %tmp_V_958, i16 %tmp_V_959, i16 %tmp_V_960, i16 %tmp_V_961, i16 %tmp_V_962, i16 %tmp_V_963, i16 %tmp_V_964, i16 %tmp_V_965, i16 %tmp_V_966, i16 %tmp_V_967, i16 %tmp_V_968, i16 %tmp_V_969, i16 %tmp_V_970, i16 %tmp_V_971, i16 %tmp_V_972, i16 %tmp_V_973, i16 %tmp_V_974, i16 %tmp_V_975, i16 %tmp_V_976, i16 %tmp_V_977, i16 %tmp_V_978, i16 %tmp_V_979, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i6 %w_index69)

]]></Node>
<StgValue><ssdm name="phi_ln"/></StgValue>
</operation>

<operation id="526" st_id="6" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="1018" op_0_bw="6">
<![CDATA[
ReuseLoop:40  %w5_V_load = load i1018* %w5_V_addr, align 16

]]></Node>
<StgValue><ssdm name="w5_V_load"/></StgValue>
</operation>

<operation id="527" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="16" op_0_bw="1018">
<![CDATA[
ReuseLoop:41  %trunc_ln76 = trunc i1018 %w5_V_load to i16

]]></Node>
<StgValue><ssdm name="trunc_ln76"/></StgValue>
</operation>

<operation id="528" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="7" op_0_bw="6">
<![CDATA[
ReuseLoop:46  %zext_ln76_1 = zext i6 %w_index69 to i7

]]></Node>
<StgValue><ssdm name="zext_ln76_1"/></StgValue>
</operation>

<operation id="529" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="7">
<![CDATA[
ReuseLoop:47  %phi_ln76_s = call i16 @_ssdm_op_Mux.ap_auto.128i16.i7(i16 %tmp_V_981, i16 %tmp_V_982, i16 %tmp_V_983, i16 %tmp_V_984, i16 %tmp_V_985, i16 %tmp_V_986, i16 %tmp_V_987, i16 %tmp_V_988, i16 %tmp_V_989, i16 %tmp_V_990, i16 %tmp_V_991, i16 %tmp_V_992, i16 %tmp_V_993, i16 %tmp_V_994, i16 %tmp_V_995, i16 %tmp_V_996, i16 %tmp_V_997, i16 %tmp_V_998, i16 %tmp_V_999, i16 %tmp_V_1000, i16 %tmp_V_1001, i16 %tmp_V_1002, i16 %tmp_V_1003, i16 %tmp_V_1004, i16 %tmp_V_1005, i16 %tmp_V_1006, i16 %tmp_V_1007, i16 %tmp_V_1008, i16 %tmp_V_1009, i16 %tmp_V_1010, i16 %tmp_V_1011, i16 %tmp_V_1012, i16 %tmp_V_1013, i16 %tmp_V_1014, i16 %tmp_V_1015, i16 %tmp_V_1016, i16 %tmp_V_1017, i16 %tmp_V_1018, i16 %tmp_V_1019, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i7 %zext_ln76_1)

]]></Node>
<StgValue><ssdm name="phi_ln76_s"/></StgValue>
</operation>

<operation id="530" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="16" op_0_bw="16" op_1_bw="1018" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:48  %tmp_384 = call i16 @_ssdm_op_PartSelect.i16.i1018.i32.i32(i1018 %w5_V_load, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_384"/></StgValue>
</operation>

<operation id="531" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="7">
<![CDATA[
ReuseLoop:55  %phi_ln76_1 = call i16 @_ssdm_op_Mux.ap_auto.128i16.i7(i16 %tmp_V_941, i16 %tmp_V_942, i16 %tmp_V_943, i16 %tmp_V_944, i16 %tmp_V_945, i16 %tmp_V_946, i16 %tmp_V_947, i16 %tmp_V_948, i16 %tmp_V_949, i16 %tmp_V_950, i16 %tmp_V_951, i16 %tmp_V_952, i16 %tmp_V_953, i16 %tmp_V_954, i16 %tmp_V_955, i16 %tmp_V_956, i16 %tmp_V_957, i16 %tmp_V_958, i16 %tmp_V_959, i16 %tmp_V_960, i16 %tmp_V_961, i16 %tmp_V_962, i16 %tmp_V_963, i16 %tmp_V_964, i16 %tmp_V_965, i16 %tmp_V_966, i16 %tmp_V_967, i16 %tmp_V_968, i16 %tmp_V_969, i16 %tmp_V_970, i16 %tmp_V_971, i16 %tmp_V_972, i16 %tmp_V_973, i16 %tmp_V_974, i16 %tmp_V_975, i16 %tmp_V_976, i16 %tmp_V_977, i16 %tmp_V_978, i16 %tmp_V_979, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i7 %zext_ln76_1)

]]></Node>
<StgValue><ssdm name="phi_ln76_1"/></StgValue>
</operation>

<operation id="532" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="16" op_0_bw="16" op_1_bw="1018" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:56  %tmp_385 = call i16 @_ssdm_op_PartSelect.i16.i1018.i32.i32(i1018 %w5_V_load, i32 32, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_385"/></StgValue>
</operation>

<operation id="533" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="7">
<![CDATA[
ReuseLoop:61  %phi_ln76_2 = call i16 @_ssdm_op_Mux.ap_auto.128i16.i7(i16 %tmp_V_981, i16 %tmp_V_982, i16 %tmp_V_983, i16 %tmp_V_984, i16 %tmp_V_985, i16 %tmp_V_986, i16 %tmp_V_987, i16 %tmp_V_988, i16 %tmp_V_989, i16 %tmp_V_990, i16 %tmp_V_991, i16 %tmp_V_992, i16 %tmp_V_993, i16 %tmp_V_994, i16 %tmp_V_995, i16 %tmp_V_996, i16 %tmp_V_997, i16 %tmp_V_998, i16 %tmp_V_999, i16 %tmp_V_1000, i16 %tmp_V_1001, i16 %tmp_V_1002, i16 %tmp_V_1003, i16 %tmp_V_1004, i16 %tmp_V_1005, i16 %tmp_V_1006, i16 %tmp_V_1007, i16 %tmp_V_1008, i16 %tmp_V_1009, i16 %tmp_V_1010, i16 %tmp_V_1011, i16 %tmp_V_1012, i16 %tmp_V_1013, i16 %tmp_V_1014, i16 %tmp_V_1015, i16 %tmp_V_1016, i16 %tmp_V_1017, i16 %tmp_V_1018, i16 %tmp_V_1019, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i7 %zext_ln76_1)

]]></Node>
<StgValue><ssdm name="phi_ln76_2"/></StgValue>
</operation>

<operation id="534" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="16" op_0_bw="16" op_1_bw="1018" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:62  %tmp_386 = call i16 @_ssdm_op_PartSelect.i16.i1018.i32.i32(i1018 %w5_V_load, i32 48, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_386"/></StgValue>
</operation>

<operation id="535" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="7">
<![CDATA[
ReuseLoop:69  %phi_ln76_3 = call i16 @_ssdm_op_Mux.ap_auto.128i16.i7(i16 %tmp_V_941, i16 %tmp_V_942, i16 %tmp_V_943, i16 %tmp_V_944, i16 %tmp_V_945, i16 %tmp_V_946, i16 %tmp_V_947, i16 %tmp_V_948, i16 %tmp_V_949, i16 %tmp_V_950, i16 %tmp_V_951, i16 %tmp_V_952, i16 %tmp_V_953, i16 %tmp_V_954, i16 %tmp_V_955, i16 %tmp_V_956, i16 %tmp_V_957, i16 %tmp_V_958, i16 %tmp_V_959, i16 %tmp_V_960, i16 %tmp_V_961, i16 %tmp_V_962, i16 %tmp_V_963, i16 %tmp_V_964, i16 %tmp_V_965, i16 %tmp_V_966, i16 %tmp_V_967, i16 %tmp_V_968, i16 %tmp_V_969, i16 %tmp_V_970, i16 %tmp_V_971, i16 %tmp_V_972, i16 %tmp_V_973, i16 %tmp_V_974, i16 %tmp_V_975, i16 %tmp_V_976, i16 %tmp_V_977, i16 %tmp_V_978, i16 %tmp_V_979, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i7 %zext_ln76_1)

]]></Node>
<StgValue><ssdm name="phi_ln76_3"/></StgValue>
</operation>

<operation id="536" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="16" op_0_bw="16" op_1_bw="1018" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:70  %tmp_387 = call i16 @_ssdm_op_PartSelect.i16.i1018.i32.i32(i1018 %w5_V_load, i32 64, i32 79)

]]></Node>
<StgValue><ssdm name="tmp_387"/></StgValue>
</operation>

<operation id="537" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="7">
<![CDATA[
ReuseLoop:75  %phi_ln76_4 = call i16 @_ssdm_op_Mux.ap_auto.128i16.i7(i16 %tmp_V_981, i16 %tmp_V_982, i16 %tmp_V_983, i16 %tmp_V_984, i16 %tmp_V_985, i16 %tmp_V_986, i16 %tmp_V_987, i16 %tmp_V_988, i16 %tmp_V_989, i16 %tmp_V_990, i16 %tmp_V_991, i16 %tmp_V_992, i16 %tmp_V_993, i16 %tmp_V_994, i16 %tmp_V_995, i16 %tmp_V_996, i16 %tmp_V_997, i16 %tmp_V_998, i16 %tmp_V_999, i16 %tmp_V_1000, i16 %tmp_V_1001, i16 %tmp_V_1002, i16 %tmp_V_1003, i16 %tmp_V_1004, i16 %tmp_V_1005, i16 %tmp_V_1006, i16 %tmp_V_1007, i16 %tmp_V_1008, i16 %tmp_V_1009, i16 %tmp_V_1010, i16 %tmp_V_1011, i16 %tmp_V_1012, i16 %tmp_V_1013, i16 %tmp_V_1014, i16 %tmp_V_1015, i16 %tmp_V_1016, i16 %tmp_V_1017, i16 %tmp_V_1018, i16 %tmp_V_1019, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i7 %zext_ln76_1)

]]></Node>
<StgValue><ssdm name="phi_ln76_4"/></StgValue>
</operation>

<operation id="538" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="16" op_0_bw="16" op_1_bw="1018" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:76  %tmp_388 = call i16 @_ssdm_op_PartSelect.i16.i1018.i32.i32(i1018 %w5_V_load, i32 80, i32 95)

]]></Node>
<StgValue><ssdm name="tmp_388"/></StgValue>
</operation>

<operation id="539" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="7">
<![CDATA[
ReuseLoop:83  %phi_ln76_5 = call i16 @_ssdm_op_Mux.ap_auto.128i16.i7(i16 %tmp_V_941, i16 %tmp_V_942, i16 %tmp_V_943, i16 %tmp_V_944, i16 %tmp_V_945, i16 %tmp_V_946, i16 %tmp_V_947, i16 %tmp_V_948, i16 %tmp_V_949, i16 %tmp_V_950, i16 %tmp_V_951, i16 %tmp_V_952, i16 %tmp_V_953, i16 %tmp_V_954, i16 %tmp_V_955, i16 %tmp_V_956, i16 %tmp_V_957, i16 %tmp_V_958, i16 %tmp_V_959, i16 %tmp_V_960, i16 %tmp_V_961, i16 %tmp_V_962, i16 %tmp_V_963, i16 %tmp_V_964, i16 %tmp_V_965, i16 %tmp_V_966, i16 %tmp_V_967, i16 %tmp_V_968, i16 %tmp_V_969, i16 %tmp_V_970, i16 %tmp_V_971, i16 %tmp_V_972, i16 %tmp_V_973, i16 %tmp_V_974, i16 %tmp_V_975, i16 %tmp_V_976, i16 %tmp_V_977, i16 %tmp_V_978, i16 %tmp_V_979, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i7 %zext_ln76_1)

]]></Node>
<StgValue><ssdm name="phi_ln76_5"/></StgValue>
</operation>

<operation id="540" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="16" op_0_bw="16" op_1_bw="1018" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:84  %tmp_389 = call i16 @_ssdm_op_PartSelect.i16.i1018.i32.i32(i1018 %w5_V_load, i32 96, i32 111)

]]></Node>
<StgValue><ssdm name="tmp_389"/></StgValue>
</operation>

<operation id="541" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="7">
<![CDATA[
ReuseLoop:89  %phi_ln76_6 = call i16 @_ssdm_op_Mux.ap_auto.128i16.i7(i16 %tmp_V_981, i16 %tmp_V_982, i16 %tmp_V_983, i16 %tmp_V_984, i16 %tmp_V_985, i16 %tmp_V_986, i16 %tmp_V_987, i16 %tmp_V_988, i16 %tmp_V_989, i16 %tmp_V_990, i16 %tmp_V_991, i16 %tmp_V_992, i16 %tmp_V_993, i16 %tmp_V_994, i16 %tmp_V_995, i16 %tmp_V_996, i16 %tmp_V_997, i16 %tmp_V_998, i16 %tmp_V_999, i16 %tmp_V_1000, i16 %tmp_V_1001, i16 %tmp_V_1002, i16 %tmp_V_1003, i16 %tmp_V_1004, i16 %tmp_V_1005, i16 %tmp_V_1006, i16 %tmp_V_1007, i16 %tmp_V_1008, i16 %tmp_V_1009, i16 %tmp_V_1010, i16 %tmp_V_1011, i16 %tmp_V_1012, i16 %tmp_V_1013, i16 %tmp_V_1014, i16 %tmp_V_1015, i16 %tmp_V_1016, i16 %tmp_V_1017, i16 %tmp_V_1018, i16 %tmp_V_1019, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i7 %zext_ln76_1)

]]></Node>
<StgValue><ssdm name="phi_ln76_6"/></StgValue>
</operation>

<operation id="542" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="16" op_0_bw="16" op_1_bw="1018" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:90  %tmp_390 = call i16 @_ssdm_op_PartSelect.i16.i1018.i32.i32(i1018 %w5_V_load, i32 112, i32 127)

]]></Node>
<StgValue><ssdm name="tmp_390"/></StgValue>
</operation>

<operation id="543" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="7">
<![CDATA[
ReuseLoop:97  %phi_ln76_7 = call i16 @_ssdm_op_Mux.ap_auto.128i16.i7(i16 %tmp_V_941, i16 %tmp_V_942, i16 %tmp_V_943, i16 %tmp_V_944, i16 %tmp_V_945, i16 %tmp_V_946, i16 %tmp_V_947, i16 %tmp_V_948, i16 %tmp_V_949, i16 %tmp_V_950, i16 %tmp_V_951, i16 %tmp_V_952, i16 %tmp_V_953, i16 %tmp_V_954, i16 %tmp_V_955, i16 %tmp_V_956, i16 %tmp_V_957, i16 %tmp_V_958, i16 %tmp_V_959, i16 %tmp_V_960, i16 %tmp_V_961, i16 %tmp_V_962, i16 %tmp_V_963, i16 %tmp_V_964, i16 %tmp_V_965, i16 %tmp_V_966, i16 %tmp_V_967, i16 %tmp_V_968, i16 %tmp_V_969, i16 %tmp_V_970, i16 %tmp_V_971, i16 %tmp_V_972, i16 %tmp_V_973, i16 %tmp_V_974, i16 %tmp_V_975, i16 %tmp_V_976, i16 %tmp_V_977, i16 %tmp_V_978, i16 %tmp_V_979, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i7 %zext_ln76_1)

]]></Node>
<StgValue><ssdm name="phi_ln76_7"/></StgValue>
</operation>

<operation id="544" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="16" op_0_bw="16" op_1_bw="1018" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:98  %tmp_391 = call i16 @_ssdm_op_PartSelect.i16.i1018.i32.i32(i1018 %w5_V_load, i32 128, i32 143)

]]></Node>
<StgValue><ssdm name="tmp_391"/></StgValue>
</operation>

<operation id="545" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="7">
<![CDATA[
ReuseLoop:103  %phi_ln76_8 = call i16 @_ssdm_op_Mux.ap_auto.128i16.i7(i16 %tmp_V_981, i16 %tmp_V_982, i16 %tmp_V_983, i16 %tmp_V_984, i16 %tmp_V_985, i16 %tmp_V_986, i16 %tmp_V_987, i16 %tmp_V_988, i16 %tmp_V_989, i16 %tmp_V_990, i16 %tmp_V_991, i16 %tmp_V_992, i16 %tmp_V_993, i16 %tmp_V_994, i16 %tmp_V_995, i16 %tmp_V_996, i16 %tmp_V_997, i16 %tmp_V_998, i16 %tmp_V_999, i16 %tmp_V_1000, i16 %tmp_V_1001, i16 %tmp_V_1002, i16 %tmp_V_1003, i16 %tmp_V_1004, i16 %tmp_V_1005, i16 %tmp_V_1006, i16 %tmp_V_1007, i16 %tmp_V_1008, i16 %tmp_V_1009, i16 %tmp_V_1010, i16 %tmp_V_1011, i16 %tmp_V_1012, i16 %tmp_V_1013, i16 %tmp_V_1014, i16 %tmp_V_1015, i16 %tmp_V_1016, i16 %tmp_V_1017, i16 %tmp_V_1018, i16 %tmp_V_1019, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i7 %zext_ln76_1)

]]></Node>
<StgValue><ssdm name="phi_ln76_8"/></StgValue>
</operation>

<operation id="546" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="16" op_0_bw="16" op_1_bw="1018" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:104  %tmp_392 = call i16 @_ssdm_op_PartSelect.i16.i1018.i32.i32(i1018 %w5_V_load, i32 144, i32 159)

]]></Node>
<StgValue><ssdm name="tmp_392"/></StgValue>
</operation>

<operation id="547" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="7">
<![CDATA[
ReuseLoop:111  %phi_ln76_9 = call i16 @_ssdm_op_Mux.ap_auto.128i16.i7(i16 %tmp_V_941, i16 %tmp_V_942, i16 %tmp_V_943, i16 %tmp_V_944, i16 %tmp_V_945, i16 %tmp_V_946, i16 %tmp_V_947, i16 %tmp_V_948, i16 %tmp_V_949, i16 %tmp_V_950, i16 %tmp_V_951, i16 %tmp_V_952, i16 %tmp_V_953, i16 %tmp_V_954, i16 %tmp_V_955, i16 %tmp_V_956, i16 %tmp_V_957, i16 %tmp_V_958, i16 %tmp_V_959, i16 %tmp_V_960, i16 %tmp_V_961, i16 %tmp_V_962, i16 %tmp_V_963, i16 %tmp_V_964, i16 %tmp_V_965, i16 %tmp_V_966, i16 %tmp_V_967, i16 %tmp_V_968, i16 %tmp_V_969, i16 %tmp_V_970, i16 %tmp_V_971, i16 %tmp_V_972, i16 %tmp_V_973, i16 %tmp_V_974, i16 %tmp_V_975, i16 %tmp_V_976, i16 %tmp_V_977, i16 %tmp_V_978, i16 %tmp_V_979, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i7 %zext_ln76_1)

]]></Node>
<StgValue><ssdm name="phi_ln76_9"/></StgValue>
</operation>

<operation id="548" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="16" op_0_bw="16" op_1_bw="1018" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:112  %tmp_393 = call i16 @_ssdm_op_PartSelect.i16.i1018.i32.i32(i1018 %w5_V_load, i32 160, i32 175)

]]></Node>
<StgValue><ssdm name="tmp_393"/></StgValue>
</operation>

<operation id="549" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="7">
<![CDATA[
ReuseLoop:117  %phi_ln76_10 = call i16 @_ssdm_op_Mux.ap_auto.128i16.i7(i16 %tmp_V_981, i16 %tmp_V_982, i16 %tmp_V_983, i16 %tmp_V_984, i16 %tmp_V_985, i16 %tmp_V_986, i16 %tmp_V_987, i16 %tmp_V_988, i16 %tmp_V_989, i16 %tmp_V_990, i16 %tmp_V_991, i16 %tmp_V_992, i16 %tmp_V_993, i16 %tmp_V_994, i16 %tmp_V_995, i16 %tmp_V_996, i16 %tmp_V_997, i16 %tmp_V_998, i16 %tmp_V_999, i16 %tmp_V_1000, i16 %tmp_V_1001, i16 %tmp_V_1002, i16 %tmp_V_1003, i16 %tmp_V_1004, i16 %tmp_V_1005, i16 %tmp_V_1006, i16 %tmp_V_1007, i16 %tmp_V_1008, i16 %tmp_V_1009, i16 %tmp_V_1010, i16 %tmp_V_1011, i16 %tmp_V_1012, i16 %tmp_V_1013, i16 %tmp_V_1014, i16 %tmp_V_1015, i16 %tmp_V_1016, i16 %tmp_V_1017, i16 %tmp_V_1018, i16 %tmp_V_1019, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i7 %zext_ln76_1)

]]></Node>
<StgValue><ssdm name="phi_ln76_10"/></StgValue>
</operation>

<operation id="550" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="16" op_0_bw="16" op_1_bw="1018" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:118  %tmp_394 = call i16 @_ssdm_op_PartSelect.i16.i1018.i32.i32(i1018 %w5_V_load, i32 176, i32 191)

]]></Node>
<StgValue><ssdm name="tmp_394"/></StgValue>
</operation>

<operation id="551" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="7">
<![CDATA[
ReuseLoop:125  %phi_ln76_11 = call i16 @_ssdm_op_Mux.ap_auto.128i16.i7(i16 %tmp_V_941, i16 %tmp_V_942, i16 %tmp_V_943, i16 %tmp_V_944, i16 %tmp_V_945, i16 %tmp_V_946, i16 %tmp_V_947, i16 %tmp_V_948, i16 %tmp_V_949, i16 %tmp_V_950, i16 %tmp_V_951, i16 %tmp_V_952, i16 %tmp_V_953, i16 %tmp_V_954, i16 %tmp_V_955, i16 %tmp_V_956, i16 %tmp_V_957, i16 %tmp_V_958, i16 %tmp_V_959, i16 %tmp_V_960, i16 %tmp_V_961, i16 %tmp_V_962, i16 %tmp_V_963, i16 %tmp_V_964, i16 %tmp_V_965, i16 %tmp_V_966, i16 %tmp_V_967, i16 %tmp_V_968, i16 %tmp_V_969, i16 %tmp_V_970, i16 %tmp_V_971, i16 %tmp_V_972, i16 %tmp_V_973, i16 %tmp_V_974, i16 %tmp_V_975, i16 %tmp_V_976, i16 %tmp_V_977, i16 %tmp_V_978, i16 %tmp_V_979, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i7 %zext_ln76_1)

]]></Node>
<StgValue><ssdm name="phi_ln76_11"/></StgValue>
</operation>

<operation id="552" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="16" op_0_bw="16" op_1_bw="1018" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:126  %tmp_395 = call i16 @_ssdm_op_PartSelect.i16.i1018.i32.i32(i1018 %w5_V_load, i32 192, i32 207)

]]></Node>
<StgValue><ssdm name="tmp_395"/></StgValue>
</operation>

<operation id="553" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="7">
<![CDATA[
ReuseLoop:131  %phi_ln76_12 = call i16 @_ssdm_op_Mux.ap_auto.128i16.i7(i16 %tmp_V_981, i16 %tmp_V_982, i16 %tmp_V_983, i16 %tmp_V_984, i16 %tmp_V_985, i16 %tmp_V_986, i16 %tmp_V_987, i16 %tmp_V_988, i16 %tmp_V_989, i16 %tmp_V_990, i16 %tmp_V_991, i16 %tmp_V_992, i16 %tmp_V_993, i16 %tmp_V_994, i16 %tmp_V_995, i16 %tmp_V_996, i16 %tmp_V_997, i16 %tmp_V_998, i16 %tmp_V_999, i16 %tmp_V_1000, i16 %tmp_V_1001, i16 %tmp_V_1002, i16 %tmp_V_1003, i16 %tmp_V_1004, i16 %tmp_V_1005, i16 %tmp_V_1006, i16 %tmp_V_1007, i16 %tmp_V_1008, i16 %tmp_V_1009, i16 %tmp_V_1010, i16 %tmp_V_1011, i16 %tmp_V_1012, i16 %tmp_V_1013, i16 %tmp_V_1014, i16 %tmp_V_1015, i16 %tmp_V_1016, i16 %tmp_V_1017, i16 %tmp_V_1018, i16 %tmp_V_1019, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i7 %zext_ln76_1)

]]></Node>
<StgValue><ssdm name="phi_ln76_12"/></StgValue>
</operation>

<operation id="554" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="16" op_0_bw="16" op_1_bw="1018" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:132  %tmp_396 = call i16 @_ssdm_op_PartSelect.i16.i1018.i32.i32(i1018 %w5_V_load, i32 208, i32 223)

]]></Node>
<StgValue><ssdm name="tmp_396"/></StgValue>
</operation>

<operation id="555" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="7">
<![CDATA[
ReuseLoop:139  %phi_ln76_13 = call i16 @_ssdm_op_Mux.ap_auto.128i16.i7(i16 %tmp_V_941, i16 %tmp_V_942, i16 %tmp_V_943, i16 %tmp_V_944, i16 %tmp_V_945, i16 %tmp_V_946, i16 %tmp_V_947, i16 %tmp_V_948, i16 %tmp_V_949, i16 %tmp_V_950, i16 %tmp_V_951, i16 %tmp_V_952, i16 %tmp_V_953, i16 %tmp_V_954, i16 %tmp_V_955, i16 %tmp_V_956, i16 %tmp_V_957, i16 %tmp_V_958, i16 %tmp_V_959, i16 %tmp_V_960, i16 %tmp_V_961, i16 %tmp_V_962, i16 %tmp_V_963, i16 %tmp_V_964, i16 %tmp_V_965, i16 %tmp_V_966, i16 %tmp_V_967, i16 %tmp_V_968, i16 %tmp_V_969, i16 %tmp_V_970, i16 %tmp_V_971, i16 %tmp_V_972, i16 %tmp_V_973, i16 %tmp_V_974, i16 %tmp_V_975, i16 %tmp_V_976, i16 %tmp_V_977, i16 %tmp_V_978, i16 %tmp_V_979, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i7 %zext_ln76_1)

]]></Node>
<StgValue><ssdm name="phi_ln76_13"/></StgValue>
</operation>

<operation id="556" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="16" op_0_bw="16" op_1_bw="1018" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:140  %tmp_397 = call i16 @_ssdm_op_PartSelect.i16.i1018.i32.i32(i1018 %w5_V_load, i32 224, i32 239)

]]></Node>
<StgValue><ssdm name="tmp_397"/></StgValue>
</operation>

<operation id="557" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="7">
<![CDATA[
ReuseLoop:145  %phi_ln76_14 = call i16 @_ssdm_op_Mux.ap_auto.128i16.i7(i16 %tmp_V_981, i16 %tmp_V_982, i16 %tmp_V_983, i16 %tmp_V_984, i16 %tmp_V_985, i16 %tmp_V_986, i16 %tmp_V_987, i16 %tmp_V_988, i16 %tmp_V_989, i16 %tmp_V_990, i16 %tmp_V_991, i16 %tmp_V_992, i16 %tmp_V_993, i16 %tmp_V_994, i16 %tmp_V_995, i16 %tmp_V_996, i16 %tmp_V_997, i16 %tmp_V_998, i16 %tmp_V_999, i16 %tmp_V_1000, i16 %tmp_V_1001, i16 %tmp_V_1002, i16 %tmp_V_1003, i16 %tmp_V_1004, i16 %tmp_V_1005, i16 %tmp_V_1006, i16 %tmp_V_1007, i16 %tmp_V_1008, i16 %tmp_V_1009, i16 %tmp_V_1010, i16 %tmp_V_1011, i16 %tmp_V_1012, i16 %tmp_V_1013, i16 %tmp_V_1014, i16 %tmp_V_1015, i16 %tmp_V_1016, i16 %tmp_V_1017, i16 %tmp_V_1018, i16 %tmp_V_1019, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i7 %zext_ln76_1)

]]></Node>
<StgValue><ssdm name="phi_ln76_14"/></StgValue>
</operation>

<operation id="558" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="16" op_0_bw="16" op_1_bw="1018" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:146  %tmp_398 = call i16 @_ssdm_op_PartSelect.i16.i1018.i32.i32(i1018 %w5_V_load, i32 240, i32 255)

]]></Node>
<StgValue><ssdm name="tmp_398"/></StgValue>
</operation>

<operation id="559" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="7">
<![CDATA[
ReuseLoop:153  %phi_ln76_15 = call i16 @_ssdm_op_Mux.ap_auto.128i16.i7(i16 %tmp_V_941, i16 %tmp_V_942, i16 %tmp_V_943, i16 %tmp_V_944, i16 %tmp_V_945, i16 %tmp_V_946, i16 %tmp_V_947, i16 %tmp_V_948, i16 %tmp_V_949, i16 %tmp_V_950, i16 %tmp_V_951, i16 %tmp_V_952, i16 %tmp_V_953, i16 %tmp_V_954, i16 %tmp_V_955, i16 %tmp_V_956, i16 %tmp_V_957, i16 %tmp_V_958, i16 %tmp_V_959, i16 %tmp_V_960, i16 %tmp_V_961, i16 %tmp_V_962, i16 %tmp_V_963, i16 %tmp_V_964, i16 %tmp_V_965, i16 %tmp_V_966, i16 %tmp_V_967, i16 %tmp_V_968, i16 %tmp_V_969, i16 %tmp_V_970, i16 %tmp_V_971, i16 %tmp_V_972, i16 %tmp_V_973, i16 %tmp_V_974, i16 %tmp_V_975, i16 %tmp_V_976, i16 %tmp_V_977, i16 %tmp_V_978, i16 %tmp_V_979, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i7 %zext_ln76_1)

]]></Node>
<StgValue><ssdm name="phi_ln76_15"/></StgValue>
</operation>

<operation id="560" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="16" op_0_bw="16" op_1_bw="1018" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:154  %tmp_399 = call i16 @_ssdm_op_PartSelect.i16.i1018.i32.i32(i1018 %w5_V_load, i32 256, i32 271)

]]></Node>
<StgValue><ssdm name="tmp_399"/></StgValue>
</operation>

<operation id="561" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="7">
<![CDATA[
ReuseLoop:159  %phi_ln76_16 = call i16 @_ssdm_op_Mux.ap_auto.128i16.i7(i16 %tmp_V_981, i16 %tmp_V_982, i16 %tmp_V_983, i16 %tmp_V_984, i16 %tmp_V_985, i16 %tmp_V_986, i16 %tmp_V_987, i16 %tmp_V_988, i16 %tmp_V_989, i16 %tmp_V_990, i16 %tmp_V_991, i16 %tmp_V_992, i16 %tmp_V_993, i16 %tmp_V_994, i16 %tmp_V_995, i16 %tmp_V_996, i16 %tmp_V_997, i16 %tmp_V_998, i16 %tmp_V_999, i16 %tmp_V_1000, i16 %tmp_V_1001, i16 %tmp_V_1002, i16 %tmp_V_1003, i16 %tmp_V_1004, i16 %tmp_V_1005, i16 %tmp_V_1006, i16 %tmp_V_1007, i16 %tmp_V_1008, i16 %tmp_V_1009, i16 %tmp_V_1010, i16 %tmp_V_1011, i16 %tmp_V_1012, i16 %tmp_V_1013, i16 %tmp_V_1014, i16 %tmp_V_1015, i16 %tmp_V_1016, i16 %tmp_V_1017, i16 %tmp_V_1018, i16 %tmp_V_1019, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i7 %zext_ln76_1)

]]></Node>
<StgValue><ssdm name="phi_ln76_16"/></StgValue>
</operation>

<operation id="562" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="16" op_0_bw="16" op_1_bw="1018" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:160  %tmp_400 = call i16 @_ssdm_op_PartSelect.i16.i1018.i32.i32(i1018 %w5_V_load, i32 272, i32 287)

]]></Node>
<StgValue><ssdm name="tmp_400"/></StgValue>
</operation>

<operation id="563" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="7">
<![CDATA[
ReuseLoop:167  %phi_ln76_17 = call i16 @_ssdm_op_Mux.ap_auto.128i16.i7(i16 %tmp_V_941, i16 %tmp_V_942, i16 %tmp_V_943, i16 %tmp_V_944, i16 %tmp_V_945, i16 %tmp_V_946, i16 %tmp_V_947, i16 %tmp_V_948, i16 %tmp_V_949, i16 %tmp_V_950, i16 %tmp_V_951, i16 %tmp_V_952, i16 %tmp_V_953, i16 %tmp_V_954, i16 %tmp_V_955, i16 %tmp_V_956, i16 %tmp_V_957, i16 %tmp_V_958, i16 %tmp_V_959, i16 %tmp_V_960, i16 %tmp_V_961, i16 %tmp_V_962, i16 %tmp_V_963, i16 %tmp_V_964, i16 %tmp_V_965, i16 %tmp_V_966, i16 %tmp_V_967, i16 %tmp_V_968, i16 %tmp_V_969, i16 %tmp_V_970, i16 %tmp_V_971, i16 %tmp_V_972, i16 %tmp_V_973, i16 %tmp_V_974, i16 %tmp_V_975, i16 %tmp_V_976, i16 %tmp_V_977, i16 %tmp_V_978, i16 %tmp_V_979, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i7 %zext_ln76_1)

]]></Node>
<StgValue><ssdm name="phi_ln76_17"/></StgValue>
</operation>

<operation id="564" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="16" op_0_bw="16" op_1_bw="1018" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:168  %tmp_401 = call i16 @_ssdm_op_PartSelect.i16.i1018.i32.i32(i1018 %w5_V_load, i32 288, i32 303)

]]></Node>
<StgValue><ssdm name="tmp_401"/></StgValue>
</operation>

<operation id="565" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="7">
<![CDATA[
ReuseLoop:173  %phi_ln76_18 = call i16 @_ssdm_op_Mux.ap_auto.128i16.i7(i16 %tmp_V_981, i16 %tmp_V_982, i16 %tmp_V_983, i16 %tmp_V_984, i16 %tmp_V_985, i16 %tmp_V_986, i16 %tmp_V_987, i16 %tmp_V_988, i16 %tmp_V_989, i16 %tmp_V_990, i16 %tmp_V_991, i16 %tmp_V_992, i16 %tmp_V_993, i16 %tmp_V_994, i16 %tmp_V_995, i16 %tmp_V_996, i16 %tmp_V_997, i16 %tmp_V_998, i16 %tmp_V_999, i16 %tmp_V_1000, i16 %tmp_V_1001, i16 %tmp_V_1002, i16 %tmp_V_1003, i16 %tmp_V_1004, i16 %tmp_V_1005, i16 %tmp_V_1006, i16 %tmp_V_1007, i16 %tmp_V_1008, i16 %tmp_V_1009, i16 %tmp_V_1010, i16 %tmp_V_1011, i16 %tmp_V_1012, i16 %tmp_V_1013, i16 %tmp_V_1014, i16 %tmp_V_1015, i16 %tmp_V_1016, i16 %tmp_V_1017, i16 %tmp_V_1018, i16 %tmp_V_1019, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i7 %zext_ln76_1)

]]></Node>
<StgValue><ssdm name="phi_ln76_18"/></StgValue>
</operation>

<operation id="566" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="16" op_0_bw="16" op_1_bw="1018" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:174  %tmp_402 = call i16 @_ssdm_op_PartSelect.i16.i1018.i32.i32(i1018 %w5_V_load, i32 304, i32 319)

]]></Node>
<StgValue><ssdm name="tmp_402"/></StgValue>
</operation>

<operation id="567" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="7">
<![CDATA[
ReuseLoop:181  %phi_ln76_19 = call i16 @_ssdm_op_Mux.ap_auto.128i16.i7(i16 %tmp_V_941, i16 %tmp_V_942, i16 %tmp_V_943, i16 %tmp_V_944, i16 %tmp_V_945, i16 %tmp_V_946, i16 %tmp_V_947, i16 %tmp_V_948, i16 %tmp_V_949, i16 %tmp_V_950, i16 %tmp_V_951, i16 %tmp_V_952, i16 %tmp_V_953, i16 %tmp_V_954, i16 %tmp_V_955, i16 %tmp_V_956, i16 %tmp_V_957, i16 %tmp_V_958, i16 %tmp_V_959, i16 %tmp_V_960, i16 %tmp_V_961, i16 %tmp_V_962, i16 %tmp_V_963, i16 %tmp_V_964, i16 %tmp_V_965, i16 %tmp_V_966, i16 %tmp_V_967, i16 %tmp_V_968, i16 %tmp_V_969, i16 %tmp_V_970, i16 %tmp_V_971, i16 %tmp_V_972, i16 %tmp_V_973, i16 %tmp_V_974, i16 %tmp_V_975, i16 %tmp_V_976, i16 %tmp_V_977, i16 %tmp_V_978, i16 %tmp_V_979, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i7 %zext_ln76_1)

]]></Node>
<StgValue><ssdm name="phi_ln76_19"/></StgValue>
</operation>

<operation id="568" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="16" op_0_bw="16" op_1_bw="1018" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:182  %tmp_403 = call i16 @_ssdm_op_PartSelect.i16.i1018.i32.i32(i1018 %w5_V_load, i32 320, i32 335)

]]></Node>
<StgValue><ssdm name="tmp_403"/></StgValue>
</operation>

<operation id="569" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="7">
<![CDATA[
ReuseLoop:187  %phi_ln76_20 = call i16 @_ssdm_op_Mux.ap_auto.128i16.i7(i16 %tmp_V_981, i16 %tmp_V_982, i16 %tmp_V_983, i16 %tmp_V_984, i16 %tmp_V_985, i16 %tmp_V_986, i16 %tmp_V_987, i16 %tmp_V_988, i16 %tmp_V_989, i16 %tmp_V_990, i16 %tmp_V_991, i16 %tmp_V_992, i16 %tmp_V_993, i16 %tmp_V_994, i16 %tmp_V_995, i16 %tmp_V_996, i16 %tmp_V_997, i16 %tmp_V_998, i16 %tmp_V_999, i16 %tmp_V_1000, i16 %tmp_V_1001, i16 %tmp_V_1002, i16 %tmp_V_1003, i16 %tmp_V_1004, i16 %tmp_V_1005, i16 %tmp_V_1006, i16 %tmp_V_1007, i16 %tmp_V_1008, i16 %tmp_V_1009, i16 %tmp_V_1010, i16 %tmp_V_1011, i16 %tmp_V_1012, i16 %tmp_V_1013, i16 %tmp_V_1014, i16 %tmp_V_1015, i16 %tmp_V_1016, i16 %tmp_V_1017, i16 %tmp_V_1018, i16 %tmp_V_1019, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i7 %zext_ln76_1)

]]></Node>
<StgValue><ssdm name="phi_ln76_20"/></StgValue>
</operation>

<operation id="570" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="16" op_0_bw="16" op_1_bw="1018" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:188  %tmp_404 = call i16 @_ssdm_op_PartSelect.i16.i1018.i32.i32(i1018 %w5_V_load, i32 336, i32 351)

]]></Node>
<StgValue><ssdm name="tmp_404"/></StgValue>
</operation>

<operation id="571" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="7">
<![CDATA[
ReuseLoop:195  %phi_ln76_21 = call i16 @_ssdm_op_Mux.ap_auto.128i16.i7(i16 %tmp_V_941, i16 %tmp_V_942, i16 %tmp_V_943, i16 %tmp_V_944, i16 %tmp_V_945, i16 %tmp_V_946, i16 %tmp_V_947, i16 %tmp_V_948, i16 %tmp_V_949, i16 %tmp_V_950, i16 %tmp_V_951, i16 %tmp_V_952, i16 %tmp_V_953, i16 %tmp_V_954, i16 %tmp_V_955, i16 %tmp_V_956, i16 %tmp_V_957, i16 %tmp_V_958, i16 %tmp_V_959, i16 %tmp_V_960, i16 %tmp_V_961, i16 %tmp_V_962, i16 %tmp_V_963, i16 %tmp_V_964, i16 %tmp_V_965, i16 %tmp_V_966, i16 %tmp_V_967, i16 %tmp_V_968, i16 %tmp_V_969, i16 %tmp_V_970, i16 %tmp_V_971, i16 %tmp_V_972, i16 %tmp_V_973, i16 %tmp_V_974, i16 %tmp_V_975, i16 %tmp_V_976, i16 %tmp_V_977, i16 %tmp_V_978, i16 %tmp_V_979, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i7 %zext_ln76_1)

]]></Node>
<StgValue><ssdm name="phi_ln76_21"/></StgValue>
</operation>

<operation id="572" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="16" op_0_bw="16" op_1_bw="1018" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:196  %tmp_405 = call i16 @_ssdm_op_PartSelect.i16.i1018.i32.i32(i1018 %w5_V_load, i32 352, i32 367)

]]></Node>
<StgValue><ssdm name="tmp_405"/></StgValue>
</operation>

<operation id="573" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="7">
<![CDATA[
ReuseLoop:201  %phi_ln76_22 = call i16 @_ssdm_op_Mux.ap_auto.128i16.i7(i16 %tmp_V_981, i16 %tmp_V_982, i16 %tmp_V_983, i16 %tmp_V_984, i16 %tmp_V_985, i16 %tmp_V_986, i16 %tmp_V_987, i16 %tmp_V_988, i16 %tmp_V_989, i16 %tmp_V_990, i16 %tmp_V_991, i16 %tmp_V_992, i16 %tmp_V_993, i16 %tmp_V_994, i16 %tmp_V_995, i16 %tmp_V_996, i16 %tmp_V_997, i16 %tmp_V_998, i16 %tmp_V_999, i16 %tmp_V_1000, i16 %tmp_V_1001, i16 %tmp_V_1002, i16 %tmp_V_1003, i16 %tmp_V_1004, i16 %tmp_V_1005, i16 %tmp_V_1006, i16 %tmp_V_1007, i16 %tmp_V_1008, i16 %tmp_V_1009, i16 %tmp_V_1010, i16 %tmp_V_1011, i16 %tmp_V_1012, i16 %tmp_V_1013, i16 %tmp_V_1014, i16 %tmp_V_1015, i16 %tmp_V_1016, i16 %tmp_V_1017, i16 %tmp_V_1018, i16 %tmp_V_1019, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i7 %zext_ln76_1)

]]></Node>
<StgValue><ssdm name="phi_ln76_22"/></StgValue>
</operation>

<operation id="574" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="16" op_0_bw="16" op_1_bw="1018" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:202  %tmp_406 = call i16 @_ssdm_op_PartSelect.i16.i1018.i32.i32(i1018 %w5_V_load, i32 368, i32 383)

]]></Node>
<StgValue><ssdm name="tmp_406"/></StgValue>
</operation>

<operation id="575" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="7">
<![CDATA[
ReuseLoop:209  %phi_ln76_23 = call i16 @_ssdm_op_Mux.ap_auto.128i16.i7(i16 %tmp_V_941, i16 %tmp_V_942, i16 %tmp_V_943, i16 %tmp_V_944, i16 %tmp_V_945, i16 %tmp_V_946, i16 %tmp_V_947, i16 %tmp_V_948, i16 %tmp_V_949, i16 %tmp_V_950, i16 %tmp_V_951, i16 %tmp_V_952, i16 %tmp_V_953, i16 %tmp_V_954, i16 %tmp_V_955, i16 %tmp_V_956, i16 %tmp_V_957, i16 %tmp_V_958, i16 %tmp_V_959, i16 %tmp_V_960, i16 %tmp_V_961, i16 %tmp_V_962, i16 %tmp_V_963, i16 %tmp_V_964, i16 %tmp_V_965, i16 %tmp_V_966, i16 %tmp_V_967, i16 %tmp_V_968, i16 %tmp_V_969, i16 %tmp_V_970, i16 %tmp_V_971, i16 %tmp_V_972, i16 %tmp_V_973, i16 %tmp_V_974, i16 %tmp_V_975, i16 %tmp_V_976, i16 %tmp_V_977, i16 %tmp_V_978, i16 %tmp_V_979, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i7 %zext_ln76_1)

]]></Node>
<StgValue><ssdm name="phi_ln76_23"/></StgValue>
</operation>

<operation id="576" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="16" op_0_bw="16" op_1_bw="1018" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:210  %tmp_407 = call i16 @_ssdm_op_PartSelect.i16.i1018.i32.i32(i1018 %w5_V_load, i32 384, i32 399)

]]></Node>
<StgValue><ssdm name="tmp_407"/></StgValue>
</operation>

<operation id="577" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="7">
<![CDATA[
ReuseLoop:215  %phi_ln76_24 = call i16 @_ssdm_op_Mux.ap_auto.128i16.i7(i16 %tmp_V_981, i16 %tmp_V_982, i16 %tmp_V_983, i16 %tmp_V_984, i16 %tmp_V_985, i16 %tmp_V_986, i16 %tmp_V_987, i16 %tmp_V_988, i16 %tmp_V_989, i16 %tmp_V_990, i16 %tmp_V_991, i16 %tmp_V_992, i16 %tmp_V_993, i16 %tmp_V_994, i16 %tmp_V_995, i16 %tmp_V_996, i16 %tmp_V_997, i16 %tmp_V_998, i16 %tmp_V_999, i16 %tmp_V_1000, i16 %tmp_V_1001, i16 %tmp_V_1002, i16 %tmp_V_1003, i16 %tmp_V_1004, i16 %tmp_V_1005, i16 %tmp_V_1006, i16 %tmp_V_1007, i16 %tmp_V_1008, i16 %tmp_V_1009, i16 %tmp_V_1010, i16 %tmp_V_1011, i16 %tmp_V_1012, i16 %tmp_V_1013, i16 %tmp_V_1014, i16 %tmp_V_1015, i16 %tmp_V_1016, i16 %tmp_V_1017, i16 %tmp_V_1018, i16 %tmp_V_1019, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i7 %zext_ln76_1)

]]></Node>
<StgValue><ssdm name="phi_ln76_24"/></StgValue>
</operation>

<operation id="578" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="16" op_0_bw="16" op_1_bw="1018" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:216  %tmp_408 = call i16 @_ssdm_op_PartSelect.i16.i1018.i32.i32(i1018 %w5_V_load, i32 400, i32 415)

]]></Node>
<StgValue><ssdm name="tmp_408"/></StgValue>
</operation>

<operation id="579" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="7">
<![CDATA[
ReuseLoop:223  %phi_ln76_25 = call i16 @_ssdm_op_Mux.ap_auto.128i16.i7(i16 %tmp_V_941, i16 %tmp_V_942, i16 %tmp_V_943, i16 %tmp_V_944, i16 %tmp_V_945, i16 %tmp_V_946, i16 %tmp_V_947, i16 %tmp_V_948, i16 %tmp_V_949, i16 %tmp_V_950, i16 %tmp_V_951, i16 %tmp_V_952, i16 %tmp_V_953, i16 %tmp_V_954, i16 %tmp_V_955, i16 %tmp_V_956, i16 %tmp_V_957, i16 %tmp_V_958, i16 %tmp_V_959, i16 %tmp_V_960, i16 %tmp_V_961, i16 %tmp_V_962, i16 %tmp_V_963, i16 %tmp_V_964, i16 %tmp_V_965, i16 %tmp_V_966, i16 %tmp_V_967, i16 %tmp_V_968, i16 %tmp_V_969, i16 %tmp_V_970, i16 %tmp_V_971, i16 %tmp_V_972, i16 %tmp_V_973, i16 %tmp_V_974, i16 %tmp_V_975, i16 %tmp_V_976, i16 %tmp_V_977, i16 %tmp_V_978, i16 %tmp_V_979, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i7 %zext_ln76_1)

]]></Node>
<StgValue><ssdm name="phi_ln76_25"/></StgValue>
</operation>

<operation id="580" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="16" op_0_bw="16" op_1_bw="1018" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:224  %tmp_409 = call i16 @_ssdm_op_PartSelect.i16.i1018.i32.i32(i1018 %w5_V_load, i32 416, i32 431)

]]></Node>
<StgValue><ssdm name="tmp_409"/></StgValue>
</operation>

<operation id="581" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="7">
<![CDATA[
ReuseLoop:229  %phi_ln76_26 = call i16 @_ssdm_op_Mux.ap_auto.128i16.i7(i16 %tmp_V_981, i16 %tmp_V_982, i16 %tmp_V_983, i16 %tmp_V_984, i16 %tmp_V_985, i16 %tmp_V_986, i16 %tmp_V_987, i16 %tmp_V_988, i16 %tmp_V_989, i16 %tmp_V_990, i16 %tmp_V_991, i16 %tmp_V_992, i16 %tmp_V_993, i16 %tmp_V_994, i16 %tmp_V_995, i16 %tmp_V_996, i16 %tmp_V_997, i16 %tmp_V_998, i16 %tmp_V_999, i16 %tmp_V_1000, i16 %tmp_V_1001, i16 %tmp_V_1002, i16 %tmp_V_1003, i16 %tmp_V_1004, i16 %tmp_V_1005, i16 %tmp_V_1006, i16 %tmp_V_1007, i16 %tmp_V_1008, i16 %tmp_V_1009, i16 %tmp_V_1010, i16 %tmp_V_1011, i16 %tmp_V_1012, i16 %tmp_V_1013, i16 %tmp_V_1014, i16 %tmp_V_1015, i16 %tmp_V_1016, i16 %tmp_V_1017, i16 %tmp_V_1018, i16 %tmp_V_1019, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i7 %zext_ln76_1)

]]></Node>
<StgValue><ssdm name="phi_ln76_26"/></StgValue>
</operation>

<operation id="582" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="16" op_0_bw="16" op_1_bw="1018" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:230  %tmp_410 = call i16 @_ssdm_op_PartSelect.i16.i1018.i32.i32(i1018 %w5_V_load, i32 432, i32 447)

]]></Node>
<StgValue><ssdm name="tmp_410"/></StgValue>
</operation>

<operation id="583" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="7">
<![CDATA[
ReuseLoop:237  %phi_ln76_27 = call i16 @_ssdm_op_Mux.ap_auto.128i16.i7(i16 %tmp_V_941, i16 %tmp_V_942, i16 %tmp_V_943, i16 %tmp_V_944, i16 %tmp_V_945, i16 %tmp_V_946, i16 %tmp_V_947, i16 %tmp_V_948, i16 %tmp_V_949, i16 %tmp_V_950, i16 %tmp_V_951, i16 %tmp_V_952, i16 %tmp_V_953, i16 %tmp_V_954, i16 %tmp_V_955, i16 %tmp_V_956, i16 %tmp_V_957, i16 %tmp_V_958, i16 %tmp_V_959, i16 %tmp_V_960, i16 %tmp_V_961, i16 %tmp_V_962, i16 %tmp_V_963, i16 %tmp_V_964, i16 %tmp_V_965, i16 %tmp_V_966, i16 %tmp_V_967, i16 %tmp_V_968, i16 %tmp_V_969, i16 %tmp_V_970, i16 %tmp_V_971, i16 %tmp_V_972, i16 %tmp_V_973, i16 %tmp_V_974, i16 %tmp_V_975, i16 %tmp_V_976, i16 %tmp_V_977, i16 %tmp_V_978, i16 %tmp_V_979, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i7 %zext_ln76_1)

]]></Node>
<StgValue><ssdm name="phi_ln76_27"/></StgValue>
</operation>

<operation id="584" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="16" op_0_bw="16" op_1_bw="1018" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:238  %tmp_411 = call i16 @_ssdm_op_PartSelect.i16.i1018.i32.i32(i1018 %w5_V_load, i32 448, i32 463)

]]></Node>
<StgValue><ssdm name="tmp_411"/></StgValue>
</operation>

<operation id="585" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="7">
<![CDATA[
ReuseLoop:243  %phi_ln76_28 = call i16 @_ssdm_op_Mux.ap_auto.128i16.i7(i16 %tmp_V_981, i16 %tmp_V_982, i16 %tmp_V_983, i16 %tmp_V_984, i16 %tmp_V_985, i16 %tmp_V_986, i16 %tmp_V_987, i16 %tmp_V_988, i16 %tmp_V_989, i16 %tmp_V_990, i16 %tmp_V_991, i16 %tmp_V_992, i16 %tmp_V_993, i16 %tmp_V_994, i16 %tmp_V_995, i16 %tmp_V_996, i16 %tmp_V_997, i16 %tmp_V_998, i16 %tmp_V_999, i16 %tmp_V_1000, i16 %tmp_V_1001, i16 %tmp_V_1002, i16 %tmp_V_1003, i16 %tmp_V_1004, i16 %tmp_V_1005, i16 %tmp_V_1006, i16 %tmp_V_1007, i16 %tmp_V_1008, i16 %tmp_V_1009, i16 %tmp_V_1010, i16 %tmp_V_1011, i16 %tmp_V_1012, i16 %tmp_V_1013, i16 %tmp_V_1014, i16 %tmp_V_1015, i16 %tmp_V_1016, i16 %tmp_V_1017, i16 %tmp_V_1018, i16 %tmp_V_1019, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i7 %zext_ln76_1)

]]></Node>
<StgValue><ssdm name="phi_ln76_28"/></StgValue>
</operation>

<operation id="586" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="16" op_0_bw="16" op_1_bw="1018" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:244  %tmp_412 = call i16 @_ssdm_op_PartSelect.i16.i1018.i32.i32(i1018 %w5_V_load, i32 464, i32 479)

]]></Node>
<StgValue><ssdm name="tmp_412"/></StgValue>
</operation>

<operation id="587" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="7">
<![CDATA[
ReuseLoop:251  %phi_ln76_29 = call i16 @_ssdm_op_Mux.ap_auto.128i16.i7(i16 %tmp_V_941, i16 %tmp_V_942, i16 %tmp_V_943, i16 %tmp_V_944, i16 %tmp_V_945, i16 %tmp_V_946, i16 %tmp_V_947, i16 %tmp_V_948, i16 %tmp_V_949, i16 %tmp_V_950, i16 %tmp_V_951, i16 %tmp_V_952, i16 %tmp_V_953, i16 %tmp_V_954, i16 %tmp_V_955, i16 %tmp_V_956, i16 %tmp_V_957, i16 %tmp_V_958, i16 %tmp_V_959, i16 %tmp_V_960, i16 %tmp_V_961, i16 %tmp_V_962, i16 %tmp_V_963, i16 %tmp_V_964, i16 %tmp_V_965, i16 %tmp_V_966, i16 %tmp_V_967, i16 %tmp_V_968, i16 %tmp_V_969, i16 %tmp_V_970, i16 %tmp_V_971, i16 %tmp_V_972, i16 %tmp_V_973, i16 %tmp_V_974, i16 %tmp_V_975, i16 %tmp_V_976, i16 %tmp_V_977, i16 %tmp_V_978, i16 %tmp_V_979, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i7 %zext_ln76_1)

]]></Node>
<StgValue><ssdm name="phi_ln76_29"/></StgValue>
</operation>

<operation id="588" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="16" op_0_bw="16" op_1_bw="1018" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:252  %tmp_413 = call i16 @_ssdm_op_PartSelect.i16.i1018.i32.i32(i1018 %w5_V_load, i32 480, i32 495)

]]></Node>
<StgValue><ssdm name="tmp_413"/></StgValue>
</operation>

<operation id="589" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="7">
<![CDATA[
ReuseLoop:257  %phi_ln76_30 = call i16 @_ssdm_op_Mux.ap_auto.128i16.i7(i16 %tmp_V_981, i16 %tmp_V_982, i16 %tmp_V_983, i16 %tmp_V_984, i16 %tmp_V_985, i16 %tmp_V_986, i16 %tmp_V_987, i16 %tmp_V_988, i16 %tmp_V_989, i16 %tmp_V_990, i16 %tmp_V_991, i16 %tmp_V_992, i16 %tmp_V_993, i16 %tmp_V_994, i16 %tmp_V_995, i16 %tmp_V_996, i16 %tmp_V_997, i16 %tmp_V_998, i16 %tmp_V_999, i16 %tmp_V_1000, i16 %tmp_V_1001, i16 %tmp_V_1002, i16 %tmp_V_1003, i16 %tmp_V_1004, i16 %tmp_V_1005, i16 %tmp_V_1006, i16 %tmp_V_1007, i16 %tmp_V_1008, i16 %tmp_V_1009, i16 %tmp_V_1010, i16 %tmp_V_1011, i16 %tmp_V_1012, i16 %tmp_V_1013, i16 %tmp_V_1014, i16 %tmp_V_1015, i16 %tmp_V_1016, i16 %tmp_V_1017, i16 %tmp_V_1018, i16 %tmp_V_1019, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i7 %zext_ln76_1)

]]></Node>
<StgValue><ssdm name="phi_ln76_30"/></StgValue>
</operation>

<operation id="590" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="16" op_0_bw="16" op_1_bw="1018" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:258  %tmp_414 = call i16 @_ssdm_op_PartSelect.i16.i1018.i32.i32(i1018 %w5_V_load, i32 496, i32 511)

]]></Node>
<StgValue><ssdm name="tmp_414"/></StgValue>
</operation>

<operation id="591" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="7">
<![CDATA[
ReuseLoop:265  %phi_ln76_31 = call i16 @_ssdm_op_Mux.ap_auto.128i16.i7(i16 %tmp_V_941, i16 %tmp_V_942, i16 %tmp_V_943, i16 %tmp_V_944, i16 %tmp_V_945, i16 %tmp_V_946, i16 %tmp_V_947, i16 %tmp_V_948, i16 %tmp_V_949, i16 %tmp_V_950, i16 %tmp_V_951, i16 %tmp_V_952, i16 %tmp_V_953, i16 %tmp_V_954, i16 %tmp_V_955, i16 %tmp_V_956, i16 %tmp_V_957, i16 %tmp_V_958, i16 %tmp_V_959, i16 %tmp_V_960, i16 %tmp_V_961, i16 %tmp_V_962, i16 %tmp_V_963, i16 %tmp_V_964, i16 %tmp_V_965, i16 %tmp_V_966, i16 %tmp_V_967, i16 %tmp_V_968, i16 %tmp_V_969, i16 %tmp_V_970, i16 %tmp_V_971, i16 %tmp_V_972, i16 %tmp_V_973, i16 %tmp_V_974, i16 %tmp_V_975, i16 %tmp_V_976, i16 %tmp_V_977, i16 %tmp_V_978, i16 %tmp_V_979, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i7 %zext_ln76_1)

]]></Node>
<StgValue><ssdm name="phi_ln76_31"/></StgValue>
</operation>

<operation id="592" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="16" op_0_bw="16" op_1_bw="1018" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:266  %tmp_415 = call i16 @_ssdm_op_PartSelect.i16.i1018.i32.i32(i1018 %w5_V_load, i32 512, i32 527)

]]></Node>
<StgValue><ssdm name="tmp_415"/></StgValue>
</operation>

<operation id="593" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="7">
<![CDATA[
ReuseLoop:271  %phi_ln76_32 = call i16 @_ssdm_op_Mux.ap_auto.128i16.i7(i16 %tmp_V_981, i16 %tmp_V_982, i16 %tmp_V_983, i16 %tmp_V_984, i16 %tmp_V_985, i16 %tmp_V_986, i16 %tmp_V_987, i16 %tmp_V_988, i16 %tmp_V_989, i16 %tmp_V_990, i16 %tmp_V_991, i16 %tmp_V_992, i16 %tmp_V_993, i16 %tmp_V_994, i16 %tmp_V_995, i16 %tmp_V_996, i16 %tmp_V_997, i16 %tmp_V_998, i16 %tmp_V_999, i16 %tmp_V_1000, i16 %tmp_V_1001, i16 %tmp_V_1002, i16 %tmp_V_1003, i16 %tmp_V_1004, i16 %tmp_V_1005, i16 %tmp_V_1006, i16 %tmp_V_1007, i16 %tmp_V_1008, i16 %tmp_V_1009, i16 %tmp_V_1010, i16 %tmp_V_1011, i16 %tmp_V_1012, i16 %tmp_V_1013, i16 %tmp_V_1014, i16 %tmp_V_1015, i16 %tmp_V_1016, i16 %tmp_V_1017, i16 %tmp_V_1018, i16 %tmp_V_1019, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i7 %zext_ln76_1)

]]></Node>
<StgValue><ssdm name="phi_ln76_32"/></StgValue>
</operation>

<operation id="594" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="16" op_0_bw="16" op_1_bw="1018" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:272  %tmp_416 = call i16 @_ssdm_op_PartSelect.i16.i1018.i32.i32(i1018 %w5_V_load, i32 528, i32 543)

]]></Node>
<StgValue><ssdm name="tmp_416"/></StgValue>
</operation>

<operation id="595" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="7">
<![CDATA[
ReuseLoop:279  %phi_ln76_33 = call i16 @_ssdm_op_Mux.ap_auto.128i16.i7(i16 %tmp_V_941, i16 %tmp_V_942, i16 %tmp_V_943, i16 %tmp_V_944, i16 %tmp_V_945, i16 %tmp_V_946, i16 %tmp_V_947, i16 %tmp_V_948, i16 %tmp_V_949, i16 %tmp_V_950, i16 %tmp_V_951, i16 %tmp_V_952, i16 %tmp_V_953, i16 %tmp_V_954, i16 %tmp_V_955, i16 %tmp_V_956, i16 %tmp_V_957, i16 %tmp_V_958, i16 %tmp_V_959, i16 %tmp_V_960, i16 %tmp_V_961, i16 %tmp_V_962, i16 %tmp_V_963, i16 %tmp_V_964, i16 %tmp_V_965, i16 %tmp_V_966, i16 %tmp_V_967, i16 %tmp_V_968, i16 %tmp_V_969, i16 %tmp_V_970, i16 %tmp_V_971, i16 %tmp_V_972, i16 %tmp_V_973, i16 %tmp_V_974, i16 %tmp_V_975, i16 %tmp_V_976, i16 %tmp_V_977, i16 %tmp_V_978, i16 %tmp_V_979, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i7 %zext_ln76_1)

]]></Node>
<StgValue><ssdm name="phi_ln76_33"/></StgValue>
</operation>

<operation id="596" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="16" op_0_bw="16" op_1_bw="1018" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:280  %tmp_417 = call i16 @_ssdm_op_PartSelect.i16.i1018.i32.i32(i1018 %w5_V_load, i32 544, i32 559)

]]></Node>
<StgValue><ssdm name="tmp_417"/></StgValue>
</operation>

<operation id="597" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="7">
<![CDATA[
ReuseLoop:285  %phi_ln76_34 = call i16 @_ssdm_op_Mux.ap_auto.128i16.i7(i16 %tmp_V_981, i16 %tmp_V_982, i16 %tmp_V_983, i16 %tmp_V_984, i16 %tmp_V_985, i16 %tmp_V_986, i16 %tmp_V_987, i16 %tmp_V_988, i16 %tmp_V_989, i16 %tmp_V_990, i16 %tmp_V_991, i16 %tmp_V_992, i16 %tmp_V_993, i16 %tmp_V_994, i16 %tmp_V_995, i16 %tmp_V_996, i16 %tmp_V_997, i16 %tmp_V_998, i16 %tmp_V_999, i16 %tmp_V_1000, i16 %tmp_V_1001, i16 %tmp_V_1002, i16 %tmp_V_1003, i16 %tmp_V_1004, i16 %tmp_V_1005, i16 %tmp_V_1006, i16 %tmp_V_1007, i16 %tmp_V_1008, i16 %tmp_V_1009, i16 %tmp_V_1010, i16 %tmp_V_1011, i16 %tmp_V_1012, i16 %tmp_V_1013, i16 %tmp_V_1014, i16 %tmp_V_1015, i16 %tmp_V_1016, i16 %tmp_V_1017, i16 %tmp_V_1018, i16 %tmp_V_1019, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i7 %zext_ln76_1)

]]></Node>
<StgValue><ssdm name="phi_ln76_34"/></StgValue>
</operation>

<operation id="598" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="16" op_0_bw="16" op_1_bw="1018" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:286  %tmp_418 = call i16 @_ssdm_op_PartSelect.i16.i1018.i32.i32(i1018 %w5_V_load, i32 560, i32 575)

]]></Node>
<StgValue><ssdm name="tmp_418"/></StgValue>
</operation>

<operation id="599" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="7">
<![CDATA[
ReuseLoop:293  %phi_ln76_35 = call i16 @_ssdm_op_Mux.ap_auto.128i16.i7(i16 %tmp_V_941, i16 %tmp_V_942, i16 %tmp_V_943, i16 %tmp_V_944, i16 %tmp_V_945, i16 %tmp_V_946, i16 %tmp_V_947, i16 %tmp_V_948, i16 %tmp_V_949, i16 %tmp_V_950, i16 %tmp_V_951, i16 %tmp_V_952, i16 %tmp_V_953, i16 %tmp_V_954, i16 %tmp_V_955, i16 %tmp_V_956, i16 %tmp_V_957, i16 %tmp_V_958, i16 %tmp_V_959, i16 %tmp_V_960, i16 %tmp_V_961, i16 %tmp_V_962, i16 %tmp_V_963, i16 %tmp_V_964, i16 %tmp_V_965, i16 %tmp_V_966, i16 %tmp_V_967, i16 %tmp_V_968, i16 %tmp_V_969, i16 %tmp_V_970, i16 %tmp_V_971, i16 %tmp_V_972, i16 %tmp_V_973, i16 %tmp_V_974, i16 %tmp_V_975, i16 %tmp_V_976, i16 %tmp_V_977, i16 %tmp_V_978, i16 %tmp_V_979, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i7 %zext_ln76_1)

]]></Node>
<StgValue><ssdm name="phi_ln76_35"/></StgValue>
</operation>

<operation id="600" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="16" op_0_bw="16" op_1_bw="1018" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:294  %tmp_419 = call i16 @_ssdm_op_PartSelect.i16.i1018.i32.i32(i1018 %w5_V_load, i32 576, i32 591)

]]></Node>
<StgValue><ssdm name="tmp_419"/></StgValue>
</operation>

<operation id="601" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="7">
<![CDATA[
ReuseLoop:299  %phi_ln76_36 = call i16 @_ssdm_op_Mux.ap_auto.128i16.i7(i16 %tmp_V_981, i16 %tmp_V_982, i16 %tmp_V_983, i16 %tmp_V_984, i16 %tmp_V_985, i16 %tmp_V_986, i16 %tmp_V_987, i16 %tmp_V_988, i16 %tmp_V_989, i16 %tmp_V_990, i16 %tmp_V_991, i16 %tmp_V_992, i16 %tmp_V_993, i16 %tmp_V_994, i16 %tmp_V_995, i16 %tmp_V_996, i16 %tmp_V_997, i16 %tmp_V_998, i16 %tmp_V_999, i16 %tmp_V_1000, i16 %tmp_V_1001, i16 %tmp_V_1002, i16 %tmp_V_1003, i16 %tmp_V_1004, i16 %tmp_V_1005, i16 %tmp_V_1006, i16 %tmp_V_1007, i16 %tmp_V_1008, i16 %tmp_V_1009, i16 %tmp_V_1010, i16 %tmp_V_1011, i16 %tmp_V_1012, i16 %tmp_V_1013, i16 %tmp_V_1014, i16 %tmp_V_1015, i16 %tmp_V_1016, i16 %tmp_V_1017, i16 %tmp_V_1018, i16 %tmp_V_1019, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i7 %zext_ln76_1)

]]></Node>
<StgValue><ssdm name="phi_ln76_36"/></StgValue>
</operation>

<operation id="602" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="16" op_0_bw="16" op_1_bw="1018" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:300  %tmp_420 = call i16 @_ssdm_op_PartSelect.i16.i1018.i32.i32(i1018 %w5_V_load, i32 592, i32 607)

]]></Node>
<StgValue><ssdm name="tmp_420"/></StgValue>
</operation>

<operation id="603" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="7">
<![CDATA[
ReuseLoop:307  %phi_ln76_37 = call i16 @_ssdm_op_Mux.ap_auto.128i16.i7(i16 %tmp_V_941, i16 %tmp_V_942, i16 %tmp_V_943, i16 %tmp_V_944, i16 %tmp_V_945, i16 %tmp_V_946, i16 %tmp_V_947, i16 %tmp_V_948, i16 %tmp_V_949, i16 %tmp_V_950, i16 %tmp_V_951, i16 %tmp_V_952, i16 %tmp_V_953, i16 %tmp_V_954, i16 %tmp_V_955, i16 %tmp_V_956, i16 %tmp_V_957, i16 %tmp_V_958, i16 %tmp_V_959, i16 %tmp_V_960, i16 %tmp_V_961, i16 %tmp_V_962, i16 %tmp_V_963, i16 %tmp_V_964, i16 %tmp_V_965, i16 %tmp_V_966, i16 %tmp_V_967, i16 %tmp_V_968, i16 %tmp_V_969, i16 %tmp_V_970, i16 %tmp_V_971, i16 %tmp_V_972, i16 %tmp_V_973, i16 %tmp_V_974, i16 %tmp_V_975, i16 %tmp_V_976, i16 %tmp_V_977, i16 %tmp_V_978, i16 %tmp_V_979, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i7 %zext_ln76_1)

]]></Node>
<StgValue><ssdm name="phi_ln76_37"/></StgValue>
</operation>

<operation id="604" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="16" op_0_bw="16" op_1_bw="1018" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:308  %tmp_421 = call i16 @_ssdm_op_PartSelect.i16.i1018.i32.i32(i1018 %w5_V_load, i32 608, i32 623)

]]></Node>
<StgValue><ssdm name="tmp_421"/></StgValue>
</operation>

<operation id="605" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="7">
<![CDATA[
ReuseLoop:313  %phi_ln76_38 = call i16 @_ssdm_op_Mux.ap_auto.128i16.i7(i16 %tmp_V_981, i16 %tmp_V_982, i16 %tmp_V_983, i16 %tmp_V_984, i16 %tmp_V_985, i16 %tmp_V_986, i16 %tmp_V_987, i16 %tmp_V_988, i16 %tmp_V_989, i16 %tmp_V_990, i16 %tmp_V_991, i16 %tmp_V_992, i16 %tmp_V_993, i16 %tmp_V_994, i16 %tmp_V_995, i16 %tmp_V_996, i16 %tmp_V_997, i16 %tmp_V_998, i16 %tmp_V_999, i16 %tmp_V_1000, i16 %tmp_V_1001, i16 %tmp_V_1002, i16 %tmp_V_1003, i16 %tmp_V_1004, i16 %tmp_V_1005, i16 %tmp_V_1006, i16 %tmp_V_1007, i16 %tmp_V_1008, i16 %tmp_V_1009, i16 %tmp_V_1010, i16 %tmp_V_1011, i16 %tmp_V_1012, i16 %tmp_V_1013, i16 %tmp_V_1014, i16 %tmp_V_1015, i16 %tmp_V_1016, i16 %tmp_V_1017, i16 %tmp_V_1018, i16 %tmp_V_1019, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i7 %zext_ln76_1)

]]></Node>
<StgValue><ssdm name="phi_ln76_38"/></StgValue>
</operation>

<operation id="606" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="16" op_0_bw="16" op_1_bw="1018" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:314  %tmp_422 = call i16 @_ssdm_op_PartSelect.i16.i1018.i32.i32(i1018 %w5_V_load, i32 624, i32 639)

]]></Node>
<StgValue><ssdm name="tmp_422"/></StgValue>
</operation>

<operation id="607" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="7">
<![CDATA[
ReuseLoop:321  %phi_ln76_39 = call i16 @_ssdm_op_Mux.ap_auto.128i16.i7(i16 %tmp_V_941, i16 %tmp_V_942, i16 %tmp_V_943, i16 %tmp_V_944, i16 %tmp_V_945, i16 %tmp_V_946, i16 %tmp_V_947, i16 %tmp_V_948, i16 %tmp_V_949, i16 %tmp_V_950, i16 %tmp_V_951, i16 %tmp_V_952, i16 %tmp_V_953, i16 %tmp_V_954, i16 %tmp_V_955, i16 %tmp_V_956, i16 %tmp_V_957, i16 %tmp_V_958, i16 %tmp_V_959, i16 %tmp_V_960, i16 %tmp_V_961, i16 %tmp_V_962, i16 %tmp_V_963, i16 %tmp_V_964, i16 %tmp_V_965, i16 %tmp_V_966, i16 %tmp_V_967, i16 %tmp_V_968, i16 %tmp_V_969, i16 %tmp_V_970, i16 %tmp_V_971, i16 %tmp_V_972, i16 %tmp_V_973, i16 %tmp_V_974, i16 %tmp_V_975, i16 %tmp_V_976, i16 %tmp_V_977, i16 %tmp_V_978, i16 %tmp_V_979, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i7 %zext_ln76_1)

]]></Node>
<StgValue><ssdm name="phi_ln76_39"/></StgValue>
</operation>

<operation id="608" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="16" op_0_bw="16" op_1_bw="1018" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:322  %tmp_423 = call i16 @_ssdm_op_PartSelect.i16.i1018.i32.i32(i1018 %w5_V_load, i32 640, i32 655)

]]></Node>
<StgValue><ssdm name="tmp_423"/></StgValue>
</operation>

<operation id="609" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="7">
<![CDATA[
ReuseLoop:327  %phi_ln76_40 = call i16 @_ssdm_op_Mux.ap_auto.128i16.i7(i16 %tmp_V_981, i16 %tmp_V_982, i16 %tmp_V_983, i16 %tmp_V_984, i16 %tmp_V_985, i16 %tmp_V_986, i16 %tmp_V_987, i16 %tmp_V_988, i16 %tmp_V_989, i16 %tmp_V_990, i16 %tmp_V_991, i16 %tmp_V_992, i16 %tmp_V_993, i16 %tmp_V_994, i16 %tmp_V_995, i16 %tmp_V_996, i16 %tmp_V_997, i16 %tmp_V_998, i16 %tmp_V_999, i16 %tmp_V_1000, i16 %tmp_V_1001, i16 %tmp_V_1002, i16 %tmp_V_1003, i16 %tmp_V_1004, i16 %tmp_V_1005, i16 %tmp_V_1006, i16 %tmp_V_1007, i16 %tmp_V_1008, i16 %tmp_V_1009, i16 %tmp_V_1010, i16 %tmp_V_1011, i16 %tmp_V_1012, i16 %tmp_V_1013, i16 %tmp_V_1014, i16 %tmp_V_1015, i16 %tmp_V_1016, i16 %tmp_V_1017, i16 %tmp_V_1018, i16 %tmp_V_1019, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i7 %zext_ln76_1)

]]></Node>
<StgValue><ssdm name="phi_ln76_40"/></StgValue>
</operation>

<operation id="610" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="16" op_0_bw="16" op_1_bw="1018" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:328  %tmp_424 = call i16 @_ssdm_op_PartSelect.i16.i1018.i32.i32(i1018 %w5_V_load, i32 656, i32 671)

]]></Node>
<StgValue><ssdm name="tmp_424"/></StgValue>
</operation>

<operation id="611" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="7">
<![CDATA[
ReuseLoop:335  %phi_ln76_41 = call i16 @_ssdm_op_Mux.ap_auto.128i16.i7(i16 %tmp_V_941, i16 %tmp_V_942, i16 %tmp_V_943, i16 %tmp_V_944, i16 %tmp_V_945, i16 %tmp_V_946, i16 %tmp_V_947, i16 %tmp_V_948, i16 %tmp_V_949, i16 %tmp_V_950, i16 %tmp_V_951, i16 %tmp_V_952, i16 %tmp_V_953, i16 %tmp_V_954, i16 %tmp_V_955, i16 %tmp_V_956, i16 %tmp_V_957, i16 %tmp_V_958, i16 %tmp_V_959, i16 %tmp_V_960, i16 %tmp_V_961, i16 %tmp_V_962, i16 %tmp_V_963, i16 %tmp_V_964, i16 %tmp_V_965, i16 %tmp_V_966, i16 %tmp_V_967, i16 %tmp_V_968, i16 %tmp_V_969, i16 %tmp_V_970, i16 %tmp_V_971, i16 %tmp_V_972, i16 %tmp_V_973, i16 %tmp_V_974, i16 %tmp_V_975, i16 %tmp_V_976, i16 %tmp_V_977, i16 %tmp_V_978, i16 %tmp_V_979, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i7 %zext_ln76_1)

]]></Node>
<StgValue><ssdm name="phi_ln76_41"/></StgValue>
</operation>

<operation id="612" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="16" op_0_bw="16" op_1_bw="1018" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:336  %tmp_425 = call i16 @_ssdm_op_PartSelect.i16.i1018.i32.i32(i1018 %w5_V_load, i32 672, i32 687)

]]></Node>
<StgValue><ssdm name="tmp_425"/></StgValue>
</operation>

<operation id="613" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="7">
<![CDATA[
ReuseLoop:341  %phi_ln76_42 = call i16 @_ssdm_op_Mux.ap_auto.128i16.i7(i16 %tmp_V_981, i16 %tmp_V_982, i16 %tmp_V_983, i16 %tmp_V_984, i16 %tmp_V_985, i16 %tmp_V_986, i16 %tmp_V_987, i16 %tmp_V_988, i16 %tmp_V_989, i16 %tmp_V_990, i16 %tmp_V_991, i16 %tmp_V_992, i16 %tmp_V_993, i16 %tmp_V_994, i16 %tmp_V_995, i16 %tmp_V_996, i16 %tmp_V_997, i16 %tmp_V_998, i16 %tmp_V_999, i16 %tmp_V_1000, i16 %tmp_V_1001, i16 %tmp_V_1002, i16 %tmp_V_1003, i16 %tmp_V_1004, i16 %tmp_V_1005, i16 %tmp_V_1006, i16 %tmp_V_1007, i16 %tmp_V_1008, i16 %tmp_V_1009, i16 %tmp_V_1010, i16 %tmp_V_1011, i16 %tmp_V_1012, i16 %tmp_V_1013, i16 %tmp_V_1014, i16 %tmp_V_1015, i16 %tmp_V_1016, i16 %tmp_V_1017, i16 %tmp_V_1018, i16 %tmp_V_1019, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i7 %zext_ln76_1)

]]></Node>
<StgValue><ssdm name="phi_ln76_42"/></StgValue>
</operation>

<operation id="614" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="16" op_0_bw="16" op_1_bw="1018" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:342  %tmp_426 = call i16 @_ssdm_op_PartSelect.i16.i1018.i32.i32(i1018 %w5_V_load, i32 688, i32 703)

]]></Node>
<StgValue><ssdm name="tmp_426"/></StgValue>
</operation>

<operation id="615" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="7">
<![CDATA[
ReuseLoop:349  %phi_ln76_43 = call i16 @_ssdm_op_Mux.ap_auto.128i16.i7(i16 %tmp_V_941, i16 %tmp_V_942, i16 %tmp_V_943, i16 %tmp_V_944, i16 %tmp_V_945, i16 %tmp_V_946, i16 %tmp_V_947, i16 %tmp_V_948, i16 %tmp_V_949, i16 %tmp_V_950, i16 %tmp_V_951, i16 %tmp_V_952, i16 %tmp_V_953, i16 %tmp_V_954, i16 %tmp_V_955, i16 %tmp_V_956, i16 %tmp_V_957, i16 %tmp_V_958, i16 %tmp_V_959, i16 %tmp_V_960, i16 %tmp_V_961, i16 %tmp_V_962, i16 %tmp_V_963, i16 %tmp_V_964, i16 %tmp_V_965, i16 %tmp_V_966, i16 %tmp_V_967, i16 %tmp_V_968, i16 %tmp_V_969, i16 %tmp_V_970, i16 %tmp_V_971, i16 %tmp_V_972, i16 %tmp_V_973, i16 %tmp_V_974, i16 %tmp_V_975, i16 %tmp_V_976, i16 %tmp_V_977, i16 %tmp_V_978, i16 %tmp_V_979, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i7 %zext_ln76_1)

]]></Node>
<StgValue><ssdm name="phi_ln76_43"/></StgValue>
</operation>

<operation id="616" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="16" op_0_bw="16" op_1_bw="1018" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:350  %tmp_427 = call i16 @_ssdm_op_PartSelect.i16.i1018.i32.i32(i1018 %w5_V_load, i32 704, i32 719)

]]></Node>
<StgValue><ssdm name="tmp_427"/></StgValue>
</operation>

<operation id="617" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="7">
<![CDATA[
ReuseLoop:355  %phi_ln76_44 = call i16 @_ssdm_op_Mux.ap_auto.128i16.i7(i16 %tmp_V_981, i16 %tmp_V_982, i16 %tmp_V_983, i16 %tmp_V_984, i16 %tmp_V_985, i16 %tmp_V_986, i16 %tmp_V_987, i16 %tmp_V_988, i16 %tmp_V_989, i16 %tmp_V_990, i16 %tmp_V_991, i16 %tmp_V_992, i16 %tmp_V_993, i16 %tmp_V_994, i16 %tmp_V_995, i16 %tmp_V_996, i16 %tmp_V_997, i16 %tmp_V_998, i16 %tmp_V_999, i16 %tmp_V_1000, i16 %tmp_V_1001, i16 %tmp_V_1002, i16 %tmp_V_1003, i16 %tmp_V_1004, i16 %tmp_V_1005, i16 %tmp_V_1006, i16 %tmp_V_1007, i16 %tmp_V_1008, i16 %tmp_V_1009, i16 %tmp_V_1010, i16 %tmp_V_1011, i16 %tmp_V_1012, i16 %tmp_V_1013, i16 %tmp_V_1014, i16 %tmp_V_1015, i16 %tmp_V_1016, i16 %tmp_V_1017, i16 %tmp_V_1018, i16 %tmp_V_1019, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i7 %zext_ln76_1)

]]></Node>
<StgValue><ssdm name="phi_ln76_44"/></StgValue>
</operation>

<operation id="618" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="16" op_0_bw="16" op_1_bw="1018" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:356  %tmp_428 = call i16 @_ssdm_op_PartSelect.i16.i1018.i32.i32(i1018 %w5_V_load, i32 720, i32 735)

]]></Node>
<StgValue><ssdm name="tmp_428"/></StgValue>
</operation>

<operation id="619" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="7">
<![CDATA[
ReuseLoop:363  %phi_ln76_45 = call i16 @_ssdm_op_Mux.ap_auto.128i16.i7(i16 %tmp_V_941, i16 %tmp_V_942, i16 %tmp_V_943, i16 %tmp_V_944, i16 %tmp_V_945, i16 %tmp_V_946, i16 %tmp_V_947, i16 %tmp_V_948, i16 %tmp_V_949, i16 %tmp_V_950, i16 %tmp_V_951, i16 %tmp_V_952, i16 %tmp_V_953, i16 %tmp_V_954, i16 %tmp_V_955, i16 %tmp_V_956, i16 %tmp_V_957, i16 %tmp_V_958, i16 %tmp_V_959, i16 %tmp_V_960, i16 %tmp_V_961, i16 %tmp_V_962, i16 %tmp_V_963, i16 %tmp_V_964, i16 %tmp_V_965, i16 %tmp_V_966, i16 %tmp_V_967, i16 %tmp_V_968, i16 %tmp_V_969, i16 %tmp_V_970, i16 %tmp_V_971, i16 %tmp_V_972, i16 %tmp_V_973, i16 %tmp_V_974, i16 %tmp_V_975, i16 %tmp_V_976, i16 %tmp_V_977, i16 %tmp_V_978, i16 %tmp_V_979, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i7 %zext_ln76_1)

]]></Node>
<StgValue><ssdm name="phi_ln76_45"/></StgValue>
</operation>

<operation id="620" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="16" op_0_bw="16" op_1_bw="1018" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:364  %tmp_429 = call i16 @_ssdm_op_PartSelect.i16.i1018.i32.i32(i1018 %w5_V_load, i32 736, i32 751)

]]></Node>
<StgValue><ssdm name="tmp_429"/></StgValue>
</operation>

<operation id="621" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="7">
<![CDATA[
ReuseLoop:369  %phi_ln76_46 = call i16 @_ssdm_op_Mux.ap_auto.128i16.i7(i16 %tmp_V_981, i16 %tmp_V_982, i16 %tmp_V_983, i16 %tmp_V_984, i16 %tmp_V_985, i16 %tmp_V_986, i16 %tmp_V_987, i16 %tmp_V_988, i16 %tmp_V_989, i16 %tmp_V_990, i16 %tmp_V_991, i16 %tmp_V_992, i16 %tmp_V_993, i16 %tmp_V_994, i16 %tmp_V_995, i16 %tmp_V_996, i16 %tmp_V_997, i16 %tmp_V_998, i16 %tmp_V_999, i16 %tmp_V_1000, i16 %tmp_V_1001, i16 %tmp_V_1002, i16 %tmp_V_1003, i16 %tmp_V_1004, i16 %tmp_V_1005, i16 %tmp_V_1006, i16 %tmp_V_1007, i16 %tmp_V_1008, i16 %tmp_V_1009, i16 %tmp_V_1010, i16 %tmp_V_1011, i16 %tmp_V_1012, i16 %tmp_V_1013, i16 %tmp_V_1014, i16 %tmp_V_1015, i16 %tmp_V_1016, i16 %tmp_V_1017, i16 %tmp_V_1018, i16 %tmp_V_1019, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i7 %zext_ln76_1)

]]></Node>
<StgValue><ssdm name="phi_ln76_46"/></StgValue>
</operation>

<operation id="622" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="16" op_0_bw="16" op_1_bw="1018" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:370  %tmp_430 = call i16 @_ssdm_op_PartSelect.i16.i1018.i32.i32(i1018 %w5_V_load, i32 752, i32 767)

]]></Node>
<StgValue><ssdm name="tmp_430"/></StgValue>
</operation>

<operation id="623" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="7">
<![CDATA[
ReuseLoop:377  %phi_ln76_47 = call i16 @_ssdm_op_Mux.ap_auto.128i16.i7(i16 %tmp_V_941, i16 %tmp_V_942, i16 %tmp_V_943, i16 %tmp_V_944, i16 %tmp_V_945, i16 %tmp_V_946, i16 %tmp_V_947, i16 %tmp_V_948, i16 %tmp_V_949, i16 %tmp_V_950, i16 %tmp_V_951, i16 %tmp_V_952, i16 %tmp_V_953, i16 %tmp_V_954, i16 %tmp_V_955, i16 %tmp_V_956, i16 %tmp_V_957, i16 %tmp_V_958, i16 %tmp_V_959, i16 %tmp_V_960, i16 %tmp_V_961, i16 %tmp_V_962, i16 %tmp_V_963, i16 %tmp_V_964, i16 %tmp_V_965, i16 %tmp_V_966, i16 %tmp_V_967, i16 %tmp_V_968, i16 %tmp_V_969, i16 %tmp_V_970, i16 %tmp_V_971, i16 %tmp_V_972, i16 %tmp_V_973, i16 %tmp_V_974, i16 %tmp_V_975, i16 %tmp_V_976, i16 %tmp_V_977, i16 %tmp_V_978, i16 %tmp_V_979, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i7 %zext_ln76_1)

]]></Node>
<StgValue><ssdm name="phi_ln76_47"/></StgValue>
</operation>

<operation id="624" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="16" op_0_bw="16" op_1_bw="1018" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:378  %tmp_431 = call i16 @_ssdm_op_PartSelect.i16.i1018.i32.i32(i1018 %w5_V_load, i32 768, i32 783)

]]></Node>
<StgValue><ssdm name="tmp_431"/></StgValue>
</operation>

<operation id="625" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="7">
<![CDATA[
ReuseLoop:383  %phi_ln76_48 = call i16 @_ssdm_op_Mux.ap_auto.128i16.i7(i16 %tmp_V_981, i16 %tmp_V_982, i16 %tmp_V_983, i16 %tmp_V_984, i16 %tmp_V_985, i16 %tmp_V_986, i16 %tmp_V_987, i16 %tmp_V_988, i16 %tmp_V_989, i16 %tmp_V_990, i16 %tmp_V_991, i16 %tmp_V_992, i16 %tmp_V_993, i16 %tmp_V_994, i16 %tmp_V_995, i16 %tmp_V_996, i16 %tmp_V_997, i16 %tmp_V_998, i16 %tmp_V_999, i16 %tmp_V_1000, i16 %tmp_V_1001, i16 %tmp_V_1002, i16 %tmp_V_1003, i16 %tmp_V_1004, i16 %tmp_V_1005, i16 %tmp_V_1006, i16 %tmp_V_1007, i16 %tmp_V_1008, i16 %tmp_V_1009, i16 %tmp_V_1010, i16 %tmp_V_1011, i16 %tmp_V_1012, i16 %tmp_V_1013, i16 %tmp_V_1014, i16 %tmp_V_1015, i16 %tmp_V_1016, i16 %tmp_V_1017, i16 %tmp_V_1018, i16 %tmp_V_1019, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i7 %zext_ln76_1)

]]></Node>
<StgValue><ssdm name="phi_ln76_48"/></StgValue>
</operation>

<operation id="626" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="16" op_0_bw="16" op_1_bw="1018" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:384  %tmp_432 = call i16 @_ssdm_op_PartSelect.i16.i1018.i32.i32(i1018 %w5_V_load, i32 784, i32 799)

]]></Node>
<StgValue><ssdm name="tmp_432"/></StgValue>
</operation>

<operation id="627" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="7">
<![CDATA[
ReuseLoop:391  %phi_ln76_49 = call i16 @_ssdm_op_Mux.ap_auto.128i16.i7(i16 %tmp_V_941, i16 %tmp_V_942, i16 %tmp_V_943, i16 %tmp_V_944, i16 %tmp_V_945, i16 %tmp_V_946, i16 %tmp_V_947, i16 %tmp_V_948, i16 %tmp_V_949, i16 %tmp_V_950, i16 %tmp_V_951, i16 %tmp_V_952, i16 %tmp_V_953, i16 %tmp_V_954, i16 %tmp_V_955, i16 %tmp_V_956, i16 %tmp_V_957, i16 %tmp_V_958, i16 %tmp_V_959, i16 %tmp_V_960, i16 %tmp_V_961, i16 %tmp_V_962, i16 %tmp_V_963, i16 %tmp_V_964, i16 %tmp_V_965, i16 %tmp_V_966, i16 %tmp_V_967, i16 %tmp_V_968, i16 %tmp_V_969, i16 %tmp_V_970, i16 %tmp_V_971, i16 %tmp_V_972, i16 %tmp_V_973, i16 %tmp_V_974, i16 %tmp_V_975, i16 %tmp_V_976, i16 %tmp_V_977, i16 %tmp_V_978, i16 %tmp_V_979, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i7 %zext_ln76_1)

]]></Node>
<StgValue><ssdm name="phi_ln76_49"/></StgValue>
</operation>

<operation id="628" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="16" op_0_bw="16" op_1_bw="1018" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:392  %tmp_433 = call i16 @_ssdm_op_PartSelect.i16.i1018.i32.i32(i1018 %w5_V_load, i32 800, i32 815)

]]></Node>
<StgValue><ssdm name="tmp_433"/></StgValue>
</operation>

<operation id="629" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="7">
<![CDATA[
ReuseLoop:397  %phi_ln76_50 = call i16 @_ssdm_op_Mux.ap_auto.128i16.i7(i16 %tmp_V_981, i16 %tmp_V_982, i16 %tmp_V_983, i16 %tmp_V_984, i16 %tmp_V_985, i16 %tmp_V_986, i16 %tmp_V_987, i16 %tmp_V_988, i16 %tmp_V_989, i16 %tmp_V_990, i16 %tmp_V_991, i16 %tmp_V_992, i16 %tmp_V_993, i16 %tmp_V_994, i16 %tmp_V_995, i16 %tmp_V_996, i16 %tmp_V_997, i16 %tmp_V_998, i16 %tmp_V_999, i16 %tmp_V_1000, i16 %tmp_V_1001, i16 %tmp_V_1002, i16 %tmp_V_1003, i16 %tmp_V_1004, i16 %tmp_V_1005, i16 %tmp_V_1006, i16 %tmp_V_1007, i16 %tmp_V_1008, i16 %tmp_V_1009, i16 %tmp_V_1010, i16 %tmp_V_1011, i16 %tmp_V_1012, i16 %tmp_V_1013, i16 %tmp_V_1014, i16 %tmp_V_1015, i16 %tmp_V_1016, i16 %tmp_V_1017, i16 %tmp_V_1018, i16 %tmp_V_1019, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i7 %zext_ln76_1)

]]></Node>
<StgValue><ssdm name="phi_ln76_50"/></StgValue>
</operation>

<operation id="630" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="16" op_0_bw="16" op_1_bw="1018" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:398  %tmp_434 = call i16 @_ssdm_op_PartSelect.i16.i1018.i32.i32(i1018 %w5_V_load, i32 816, i32 831)

]]></Node>
<StgValue><ssdm name="tmp_434"/></StgValue>
</operation>

<operation id="631" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="7">
<![CDATA[
ReuseLoop:405  %phi_ln76_51 = call i16 @_ssdm_op_Mux.ap_auto.128i16.i7(i16 %tmp_V_941, i16 %tmp_V_942, i16 %tmp_V_943, i16 %tmp_V_944, i16 %tmp_V_945, i16 %tmp_V_946, i16 %tmp_V_947, i16 %tmp_V_948, i16 %tmp_V_949, i16 %tmp_V_950, i16 %tmp_V_951, i16 %tmp_V_952, i16 %tmp_V_953, i16 %tmp_V_954, i16 %tmp_V_955, i16 %tmp_V_956, i16 %tmp_V_957, i16 %tmp_V_958, i16 %tmp_V_959, i16 %tmp_V_960, i16 %tmp_V_961, i16 %tmp_V_962, i16 %tmp_V_963, i16 %tmp_V_964, i16 %tmp_V_965, i16 %tmp_V_966, i16 %tmp_V_967, i16 %tmp_V_968, i16 %tmp_V_969, i16 %tmp_V_970, i16 %tmp_V_971, i16 %tmp_V_972, i16 %tmp_V_973, i16 %tmp_V_974, i16 %tmp_V_975, i16 %tmp_V_976, i16 %tmp_V_977, i16 %tmp_V_978, i16 %tmp_V_979, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i7 %zext_ln76_1)

]]></Node>
<StgValue><ssdm name="phi_ln76_51"/></StgValue>
</operation>

<operation id="632" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="16" op_0_bw="16" op_1_bw="1018" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:406  %tmp_435 = call i16 @_ssdm_op_PartSelect.i16.i1018.i32.i32(i1018 %w5_V_load, i32 832, i32 847)

]]></Node>
<StgValue><ssdm name="tmp_435"/></StgValue>
</operation>

<operation id="633" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="7">
<![CDATA[
ReuseLoop:411  %phi_ln76_52 = call i16 @_ssdm_op_Mux.ap_auto.128i16.i7(i16 %tmp_V_981, i16 %tmp_V_982, i16 %tmp_V_983, i16 %tmp_V_984, i16 %tmp_V_985, i16 %tmp_V_986, i16 %tmp_V_987, i16 %tmp_V_988, i16 %tmp_V_989, i16 %tmp_V_990, i16 %tmp_V_991, i16 %tmp_V_992, i16 %tmp_V_993, i16 %tmp_V_994, i16 %tmp_V_995, i16 %tmp_V_996, i16 %tmp_V_997, i16 %tmp_V_998, i16 %tmp_V_999, i16 %tmp_V_1000, i16 %tmp_V_1001, i16 %tmp_V_1002, i16 %tmp_V_1003, i16 %tmp_V_1004, i16 %tmp_V_1005, i16 %tmp_V_1006, i16 %tmp_V_1007, i16 %tmp_V_1008, i16 %tmp_V_1009, i16 %tmp_V_1010, i16 %tmp_V_1011, i16 %tmp_V_1012, i16 %tmp_V_1013, i16 %tmp_V_1014, i16 %tmp_V_1015, i16 %tmp_V_1016, i16 %tmp_V_1017, i16 %tmp_V_1018, i16 %tmp_V_1019, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i7 %zext_ln76_1)

]]></Node>
<StgValue><ssdm name="phi_ln76_52"/></StgValue>
</operation>

<operation id="634" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="16" op_0_bw="16" op_1_bw="1018" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:412  %tmp_436 = call i16 @_ssdm_op_PartSelect.i16.i1018.i32.i32(i1018 %w5_V_load, i32 848, i32 863)

]]></Node>
<StgValue><ssdm name="tmp_436"/></StgValue>
</operation>

<operation id="635" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="7">
<![CDATA[
ReuseLoop:419  %phi_ln76_53 = call i16 @_ssdm_op_Mux.ap_auto.128i16.i7(i16 %tmp_V_941, i16 %tmp_V_942, i16 %tmp_V_943, i16 %tmp_V_944, i16 %tmp_V_945, i16 %tmp_V_946, i16 %tmp_V_947, i16 %tmp_V_948, i16 %tmp_V_949, i16 %tmp_V_950, i16 %tmp_V_951, i16 %tmp_V_952, i16 %tmp_V_953, i16 %tmp_V_954, i16 %tmp_V_955, i16 %tmp_V_956, i16 %tmp_V_957, i16 %tmp_V_958, i16 %tmp_V_959, i16 %tmp_V_960, i16 %tmp_V_961, i16 %tmp_V_962, i16 %tmp_V_963, i16 %tmp_V_964, i16 %tmp_V_965, i16 %tmp_V_966, i16 %tmp_V_967, i16 %tmp_V_968, i16 %tmp_V_969, i16 %tmp_V_970, i16 %tmp_V_971, i16 %tmp_V_972, i16 %tmp_V_973, i16 %tmp_V_974, i16 %tmp_V_975, i16 %tmp_V_976, i16 %tmp_V_977, i16 %tmp_V_978, i16 %tmp_V_979, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i7 %zext_ln76_1)

]]></Node>
<StgValue><ssdm name="phi_ln76_53"/></StgValue>
</operation>

<operation id="636" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="16" op_0_bw="16" op_1_bw="1018" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:420  %tmp_437 = call i16 @_ssdm_op_PartSelect.i16.i1018.i32.i32(i1018 %w5_V_load, i32 864, i32 879)

]]></Node>
<StgValue><ssdm name="tmp_437"/></StgValue>
</operation>

<operation id="637" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="7">
<![CDATA[
ReuseLoop:425  %phi_ln76_54 = call i16 @_ssdm_op_Mux.ap_auto.128i16.i7(i16 %tmp_V_981, i16 %tmp_V_982, i16 %tmp_V_983, i16 %tmp_V_984, i16 %tmp_V_985, i16 %tmp_V_986, i16 %tmp_V_987, i16 %tmp_V_988, i16 %tmp_V_989, i16 %tmp_V_990, i16 %tmp_V_991, i16 %tmp_V_992, i16 %tmp_V_993, i16 %tmp_V_994, i16 %tmp_V_995, i16 %tmp_V_996, i16 %tmp_V_997, i16 %tmp_V_998, i16 %tmp_V_999, i16 %tmp_V_1000, i16 %tmp_V_1001, i16 %tmp_V_1002, i16 %tmp_V_1003, i16 %tmp_V_1004, i16 %tmp_V_1005, i16 %tmp_V_1006, i16 %tmp_V_1007, i16 %tmp_V_1008, i16 %tmp_V_1009, i16 %tmp_V_1010, i16 %tmp_V_1011, i16 %tmp_V_1012, i16 %tmp_V_1013, i16 %tmp_V_1014, i16 %tmp_V_1015, i16 %tmp_V_1016, i16 %tmp_V_1017, i16 %tmp_V_1018, i16 %tmp_V_1019, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i7 %zext_ln76_1)

]]></Node>
<StgValue><ssdm name="phi_ln76_54"/></StgValue>
</operation>

<operation id="638" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="16" op_0_bw="16" op_1_bw="1018" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:426  %tmp_438 = call i16 @_ssdm_op_PartSelect.i16.i1018.i32.i32(i1018 %w5_V_load, i32 880, i32 895)

]]></Node>
<StgValue><ssdm name="tmp_438"/></StgValue>
</operation>

<operation id="639" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="7">
<![CDATA[
ReuseLoop:433  %phi_ln76_55 = call i16 @_ssdm_op_Mux.ap_auto.128i16.i7(i16 %tmp_V_941, i16 %tmp_V_942, i16 %tmp_V_943, i16 %tmp_V_944, i16 %tmp_V_945, i16 %tmp_V_946, i16 %tmp_V_947, i16 %tmp_V_948, i16 %tmp_V_949, i16 %tmp_V_950, i16 %tmp_V_951, i16 %tmp_V_952, i16 %tmp_V_953, i16 %tmp_V_954, i16 %tmp_V_955, i16 %tmp_V_956, i16 %tmp_V_957, i16 %tmp_V_958, i16 %tmp_V_959, i16 %tmp_V_960, i16 %tmp_V_961, i16 %tmp_V_962, i16 %tmp_V_963, i16 %tmp_V_964, i16 %tmp_V_965, i16 %tmp_V_966, i16 %tmp_V_967, i16 %tmp_V_968, i16 %tmp_V_969, i16 %tmp_V_970, i16 %tmp_V_971, i16 %tmp_V_972, i16 %tmp_V_973, i16 %tmp_V_974, i16 %tmp_V_975, i16 %tmp_V_976, i16 %tmp_V_977, i16 %tmp_V_978, i16 %tmp_V_979, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i7 %zext_ln76_1)

]]></Node>
<StgValue><ssdm name="phi_ln76_55"/></StgValue>
</operation>

<operation id="640" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="16" op_0_bw="16" op_1_bw="1018" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:434  %tmp_439 = call i16 @_ssdm_op_PartSelect.i16.i1018.i32.i32(i1018 %w5_V_load, i32 896, i32 911)

]]></Node>
<StgValue><ssdm name="tmp_439"/></StgValue>
</operation>

<operation id="641" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="7">
<![CDATA[
ReuseLoop:439  %phi_ln76_56 = call i16 @_ssdm_op_Mux.ap_auto.128i16.i7(i16 %tmp_V_981, i16 %tmp_V_982, i16 %tmp_V_983, i16 %tmp_V_984, i16 %tmp_V_985, i16 %tmp_V_986, i16 %tmp_V_987, i16 %tmp_V_988, i16 %tmp_V_989, i16 %tmp_V_990, i16 %tmp_V_991, i16 %tmp_V_992, i16 %tmp_V_993, i16 %tmp_V_994, i16 %tmp_V_995, i16 %tmp_V_996, i16 %tmp_V_997, i16 %tmp_V_998, i16 %tmp_V_999, i16 %tmp_V_1000, i16 %tmp_V_1001, i16 %tmp_V_1002, i16 %tmp_V_1003, i16 %tmp_V_1004, i16 %tmp_V_1005, i16 %tmp_V_1006, i16 %tmp_V_1007, i16 %tmp_V_1008, i16 %tmp_V_1009, i16 %tmp_V_1010, i16 %tmp_V_1011, i16 %tmp_V_1012, i16 %tmp_V_1013, i16 %tmp_V_1014, i16 %tmp_V_1015, i16 %tmp_V_1016, i16 %tmp_V_1017, i16 %tmp_V_1018, i16 %tmp_V_1019, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i7 %zext_ln76_1)

]]></Node>
<StgValue><ssdm name="phi_ln76_56"/></StgValue>
</operation>

<operation id="642" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="16" op_0_bw="16" op_1_bw="1018" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:440  %tmp_440 = call i16 @_ssdm_op_PartSelect.i16.i1018.i32.i32(i1018 %w5_V_load, i32 912, i32 927)

]]></Node>
<StgValue><ssdm name="tmp_440"/></StgValue>
</operation>

<operation id="643" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="7">
<![CDATA[
ReuseLoop:447  %phi_ln76_57 = call i16 @_ssdm_op_Mux.ap_auto.128i16.i7(i16 %tmp_V_941, i16 %tmp_V_942, i16 %tmp_V_943, i16 %tmp_V_944, i16 %tmp_V_945, i16 %tmp_V_946, i16 %tmp_V_947, i16 %tmp_V_948, i16 %tmp_V_949, i16 %tmp_V_950, i16 %tmp_V_951, i16 %tmp_V_952, i16 %tmp_V_953, i16 %tmp_V_954, i16 %tmp_V_955, i16 %tmp_V_956, i16 %tmp_V_957, i16 %tmp_V_958, i16 %tmp_V_959, i16 %tmp_V_960, i16 %tmp_V_961, i16 %tmp_V_962, i16 %tmp_V_963, i16 %tmp_V_964, i16 %tmp_V_965, i16 %tmp_V_966, i16 %tmp_V_967, i16 %tmp_V_968, i16 %tmp_V_969, i16 %tmp_V_970, i16 %tmp_V_971, i16 %tmp_V_972, i16 %tmp_V_973, i16 %tmp_V_974, i16 %tmp_V_975, i16 %tmp_V_976, i16 %tmp_V_977, i16 %tmp_V_978, i16 %tmp_V_979, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i7 %zext_ln76_1)

]]></Node>
<StgValue><ssdm name="phi_ln76_57"/></StgValue>
</operation>

<operation id="644" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="16" op_0_bw="16" op_1_bw="1018" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:448  %tmp_441 = call i16 @_ssdm_op_PartSelect.i16.i1018.i32.i32(i1018 %w5_V_load, i32 928, i32 943)

]]></Node>
<StgValue><ssdm name="tmp_441"/></StgValue>
</operation>

<operation id="645" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="7">
<![CDATA[
ReuseLoop:453  %phi_ln76_58 = call i16 @_ssdm_op_Mux.ap_auto.128i16.i7(i16 %tmp_V_981, i16 %tmp_V_982, i16 %tmp_V_983, i16 %tmp_V_984, i16 %tmp_V_985, i16 %tmp_V_986, i16 %tmp_V_987, i16 %tmp_V_988, i16 %tmp_V_989, i16 %tmp_V_990, i16 %tmp_V_991, i16 %tmp_V_992, i16 %tmp_V_993, i16 %tmp_V_994, i16 %tmp_V_995, i16 %tmp_V_996, i16 %tmp_V_997, i16 %tmp_V_998, i16 %tmp_V_999, i16 %tmp_V_1000, i16 %tmp_V_1001, i16 %tmp_V_1002, i16 %tmp_V_1003, i16 %tmp_V_1004, i16 %tmp_V_1005, i16 %tmp_V_1006, i16 %tmp_V_1007, i16 %tmp_V_1008, i16 %tmp_V_1009, i16 %tmp_V_1010, i16 %tmp_V_1011, i16 %tmp_V_1012, i16 %tmp_V_1013, i16 %tmp_V_1014, i16 %tmp_V_1015, i16 %tmp_V_1016, i16 %tmp_V_1017, i16 %tmp_V_1018, i16 %tmp_V_1019, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i7 %zext_ln76_1)

]]></Node>
<StgValue><ssdm name="phi_ln76_58"/></StgValue>
</operation>

<operation id="646" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="16" op_0_bw="16" op_1_bw="1018" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:454  %tmp_442 = call i16 @_ssdm_op_PartSelect.i16.i1018.i32.i32(i1018 %w5_V_load, i32 944, i32 959)

]]></Node>
<StgValue><ssdm name="tmp_442"/></StgValue>
</operation>

<operation id="647" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="7">
<![CDATA[
ReuseLoop:461  %phi_ln76_59 = call i16 @_ssdm_op_Mux.ap_auto.128i16.i7(i16 %tmp_V_941, i16 %tmp_V_942, i16 %tmp_V_943, i16 %tmp_V_944, i16 %tmp_V_945, i16 %tmp_V_946, i16 %tmp_V_947, i16 %tmp_V_948, i16 %tmp_V_949, i16 %tmp_V_950, i16 %tmp_V_951, i16 %tmp_V_952, i16 %tmp_V_953, i16 %tmp_V_954, i16 %tmp_V_955, i16 %tmp_V_956, i16 %tmp_V_957, i16 %tmp_V_958, i16 %tmp_V_959, i16 %tmp_V_960, i16 %tmp_V_961, i16 %tmp_V_962, i16 %tmp_V_963, i16 %tmp_V_964, i16 %tmp_V_965, i16 %tmp_V_966, i16 %tmp_V_967, i16 %tmp_V_968, i16 %tmp_V_969, i16 %tmp_V_970, i16 %tmp_V_971, i16 %tmp_V_972, i16 %tmp_V_973, i16 %tmp_V_974, i16 %tmp_V_975, i16 %tmp_V_976, i16 %tmp_V_977, i16 %tmp_V_978, i16 %tmp_V_979, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i7 %zext_ln76_1)

]]></Node>
<StgValue><ssdm name="phi_ln76_59"/></StgValue>
</operation>

<operation id="648" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="16" op_0_bw="16" op_1_bw="1018" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:462  %tmp_443 = call i16 @_ssdm_op_PartSelect.i16.i1018.i32.i32(i1018 %w5_V_load, i32 960, i32 975)

]]></Node>
<StgValue><ssdm name="tmp_443"/></StgValue>
</operation>

<operation id="649" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="7">
<![CDATA[
ReuseLoop:467  %phi_ln76_60 = call i16 @_ssdm_op_Mux.ap_auto.128i16.i7(i16 %tmp_V_981, i16 %tmp_V_982, i16 %tmp_V_983, i16 %tmp_V_984, i16 %tmp_V_985, i16 %tmp_V_986, i16 %tmp_V_987, i16 %tmp_V_988, i16 %tmp_V_989, i16 %tmp_V_990, i16 %tmp_V_991, i16 %tmp_V_992, i16 %tmp_V_993, i16 %tmp_V_994, i16 %tmp_V_995, i16 %tmp_V_996, i16 %tmp_V_997, i16 %tmp_V_998, i16 %tmp_V_999, i16 %tmp_V_1000, i16 %tmp_V_1001, i16 %tmp_V_1002, i16 %tmp_V_1003, i16 %tmp_V_1004, i16 %tmp_V_1005, i16 %tmp_V_1006, i16 %tmp_V_1007, i16 %tmp_V_1008, i16 %tmp_V_1009, i16 %tmp_V_1010, i16 %tmp_V_1011, i16 %tmp_V_1012, i16 %tmp_V_1013, i16 %tmp_V_1014, i16 %tmp_V_1015, i16 %tmp_V_1016, i16 %tmp_V_1017, i16 %tmp_V_1018, i16 %tmp_V_1019, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i7 %zext_ln76_1)

]]></Node>
<StgValue><ssdm name="phi_ln76_60"/></StgValue>
</operation>

<operation id="650" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="16" op_0_bw="16" op_1_bw="1018" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:468  %tmp_444 = call i16 @_ssdm_op_PartSelect.i16.i1018.i32.i32(i1018 %w5_V_load, i32 976, i32 991)

]]></Node>
<StgValue><ssdm name="tmp_444"/></StgValue>
</operation>

<operation id="651" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="7">
<![CDATA[
ReuseLoop:475  %phi_ln76_61 = call i16 @_ssdm_op_Mux.ap_auto.128i16.i7(i16 %tmp_V_941, i16 %tmp_V_942, i16 %tmp_V_943, i16 %tmp_V_944, i16 %tmp_V_945, i16 %tmp_V_946, i16 %tmp_V_947, i16 %tmp_V_948, i16 %tmp_V_949, i16 %tmp_V_950, i16 %tmp_V_951, i16 %tmp_V_952, i16 %tmp_V_953, i16 %tmp_V_954, i16 %tmp_V_955, i16 %tmp_V_956, i16 %tmp_V_957, i16 %tmp_V_958, i16 %tmp_V_959, i16 %tmp_V_960, i16 %tmp_V_961, i16 %tmp_V_962, i16 %tmp_V_963, i16 %tmp_V_964, i16 %tmp_V_965, i16 %tmp_V_966, i16 %tmp_V_967, i16 %tmp_V_968, i16 %tmp_V_969, i16 %tmp_V_970, i16 %tmp_V_971, i16 %tmp_V_972, i16 %tmp_V_973, i16 %tmp_V_974, i16 %tmp_V_975, i16 %tmp_V_976, i16 %tmp_V_977, i16 %tmp_V_978, i16 %tmp_V_979, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i16 %tmp_V_980, i7 %zext_ln76_1)

]]></Node>
<StgValue><ssdm name="phi_ln76_61"/></StgValue>
</operation>

<operation id="652" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="16" op_0_bw="16" op_1_bw="1018" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:476  %tmp_445 = call i16 @_ssdm_op_PartSelect.i16.i1018.i32.i32(i1018 %w5_V_load, i32 992, i32 1007)

]]></Node>
<StgValue><ssdm name="tmp_445"/></StgValue>
</operation>

<operation id="653" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="7">
<![CDATA[
ReuseLoop:481  %phi_ln76_62 = call i16 @_ssdm_op_Mux.ap_auto.128i16.i7(i16 %tmp_V_981, i16 %tmp_V_982, i16 %tmp_V_983, i16 %tmp_V_984, i16 %tmp_V_985, i16 %tmp_V_986, i16 %tmp_V_987, i16 %tmp_V_988, i16 %tmp_V_989, i16 %tmp_V_990, i16 %tmp_V_991, i16 %tmp_V_992, i16 %tmp_V_993, i16 %tmp_V_994, i16 %tmp_V_995, i16 %tmp_V_996, i16 %tmp_V_997, i16 %tmp_V_998, i16 %tmp_V_999, i16 %tmp_V_1000, i16 %tmp_V_1001, i16 %tmp_V_1002, i16 %tmp_V_1003, i16 %tmp_V_1004, i16 %tmp_V_1005, i16 %tmp_V_1006, i16 %tmp_V_1007, i16 %tmp_V_1008, i16 %tmp_V_1009, i16 %tmp_V_1010, i16 %tmp_V_1011, i16 %tmp_V_1012, i16 %tmp_V_1013, i16 %tmp_V_1014, i16 %tmp_V_1015, i16 %tmp_V_1016, i16 %tmp_V_1017, i16 %tmp_V_1018, i16 %tmp_V_1019, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i16 %tmp_V_1020, i7 %zext_ln76_1)

]]></Node>
<StgValue><ssdm name="phi_ln76_62"/></StgValue>
</operation>

<operation id="654" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="10" op_0_bw="10" op_1_bw="1018" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:482  %tmp_446 = call i10 @_ssdm_op_PartSelect.i10.i1018.i32.i32(i1018 %w5_V_load, i32 1008, i32 1017)

]]></Node>
<StgValue><ssdm name="tmp_446"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="655" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:42  %sext_ln1116_cast = sext i16 %phi_ln to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_cast"/></StgValue>
</operation>

<operation id="656" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:43  %sext_ln1118 = sext i16 %trunc_ln76 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="657" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:44  %mul_ln1118 = mul i26 %sext_ln1118, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="658" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:49  %sext_ln1116_385_cast = sext i16 %phi_ln76_s to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_385_cast"/></StgValue>
</operation>

<operation id="659" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:50  %sext_ln1118_385 = sext i16 %tmp_384 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_385"/></StgValue>
</operation>

<operation id="660" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:51  %mul_ln1118_385 = mul i26 %sext_ln1116_385_cast, %sext_ln1118_385

]]></Node>
<StgValue><ssdm name="mul_ln1118_385"/></StgValue>
</operation>

<operation id="661" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:57  %sext_ln1116_386_cast = sext i16 %phi_ln76_1 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_386_cast"/></StgValue>
</operation>

<operation id="662" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:58  %sext_ln1118_386 = sext i16 %tmp_385 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_386"/></StgValue>
</operation>

<operation id="663" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:59  %mul_ln1118_386 = mul i26 %sext_ln1116_386_cast, %sext_ln1118_386

]]></Node>
<StgValue><ssdm name="mul_ln1118_386"/></StgValue>
</operation>

<operation id="664" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:63  %sext_ln1116_387_cast = sext i16 %phi_ln76_2 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_387_cast"/></StgValue>
</operation>

<operation id="665" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:64  %sext_ln1118_387 = sext i16 %tmp_386 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_387"/></StgValue>
</operation>

<operation id="666" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:65  %mul_ln1118_387 = mul i26 %sext_ln1116_387_cast, %sext_ln1118_387

]]></Node>
<StgValue><ssdm name="mul_ln1118_387"/></StgValue>
</operation>

<operation id="667" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:71  %sext_ln1116_388_cast = sext i16 %phi_ln76_3 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_388_cast"/></StgValue>
</operation>

<operation id="668" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:72  %sext_ln1118_388 = sext i16 %tmp_387 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_388"/></StgValue>
</operation>

<operation id="669" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:73  %mul_ln1118_388 = mul i26 %sext_ln1116_388_cast, %sext_ln1118_388

]]></Node>
<StgValue><ssdm name="mul_ln1118_388"/></StgValue>
</operation>

<operation id="670" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:77  %sext_ln1116_389_cast = sext i16 %phi_ln76_4 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_389_cast"/></StgValue>
</operation>

<operation id="671" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:78  %sext_ln1118_389 = sext i16 %tmp_388 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_389"/></StgValue>
</operation>

<operation id="672" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:79  %mul_ln1118_389 = mul i26 %sext_ln1116_389_cast, %sext_ln1118_389

]]></Node>
<StgValue><ssdm name="mul_ln1118_389"/></StgValue>
</operation>

<operation id="673" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:85  %sext_ln1116_390_cast = sext i16 %phi_ln76_5 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_390_cast"/></StgValue>
</operation>

<operation id="674" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:86  %sext_ln1118_390 = sext i16 %tmp_389 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_390"/></StgValue>
</operation>

<operation id="675" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:87  %mul_ln1118_390 = mul i26 %sext_ln1116_390_cast, %sext_ln1118_390

]]></Node>
<StgValue><ssdm name="mul_ln1118_390"/></StgValue>
</operation>

<operation id="676" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:91  %sext_ln1116_391_cast = sext i16 %phi_ln76_6 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_391_cast"/></StgValue>
</operation>

<operation id="677" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:92  %sext_ln1118_391 = sext i16 %tmp_390 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_391"/></StgValue>
</operation>

<operation id="678" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:93  %mul_ln1118_391 = mul i26 %sext_ln1116_391_cast, %sext_ln1118_391

]]></Node>
<StgValue><ssdm name="mul_ln1118_391"/></StgValue>
</operation>

<operation id="679" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:99  %sext_ln1116_392_cast = sext i16 %phi_ln76_7 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_392_cast"/></StgValue>
</operation>

<operation id="680" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:100  %sext_ln1118_392 = sext i16 %tmp_391 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_392"/></StgValue>
</operation>

<operation id="681" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:101  %mul_ln1118_392 = mul i26 %sext_ln1116_392_cast, %sext_ln1118_392

]]></Node>
<StgValue><ssdm name="mul_ln1118_392"/></StgValue>
</operation>

<operation id="682" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:105  %sext_ln1116_393_cast = sext i16 %phi_ln76_8 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_393_cast"/></StgValue>
</operation>

<operation id="683" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:106  %sext_ln1118_393 = sext i16 %tmp_392 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_393"/></StgValue>
</operation>

<operation id="684" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:107  %mul_ln1118_393 = mul i26 %sext_ln1116_393_cast, %sext_ln1118_393

]]></Node>
<StgValue><ssdm name="mul_ln1118_393"/></StgValue>
</operation>

<operation id="685" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:113  %sext_ln1116_394_cast = sext i16 %phi_ln76_9 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_394_cast"/></StgValue>
</operation>

<operation id="686" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:114  %sext_ln1118_394 = sext i16 %tmp_393 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_394"/></StgValue>
</operation>

<operation id="687" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:115  %mul_ln1118_394 = mul i26 %sext_ln1116_394_cast, %sext_ln1118_394

]]></Node>
<StgValue><ssdm name="mul_ln1118_394"/></StgValue>
</operation>

<operation id="688" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:119  %sext_ln1116_395_cast = sext i16 %phi_ln76_10 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_395_cast"/></StgValue>
</operation>

<operation id="689" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:120  %sext_ln1118_395 = sext i16 %tmp_394 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_395"/></StgValue>
</operation>

<operation id="690" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:121  %mul_ln1118_395 = mul i26 %sext_ln1116_395_cast, %sext_ln1118_395

]]></Node>
<StgValue><ssdm name="mul_ln1118_395"/></StgValue>
</operation>

<operation id="691" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:127  %sext_ln1116_396_cast = sext i16 %phi_ln76_11 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_396_cast"/></StgValue>
</operation>

<operation id="692" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:128  %sext_ln1118_396 = sext i16 %tmp_395 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_396"/></StgValue>
</operation>

<operation id="693" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:129  %mul_ln1118_396 = mul i26 %sext_ln1116_396_cast, %sext_ln1118_396

]]></Node>
<StgValue><ssdm name="mul_ln1118_396"/></StgValue>
</operation>

<operation id="694" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:133  %sext_ln1116_397_cast = sext i16 %phi_ln76_12 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_397_cast"/></StgValue>
</operation>

<operation id="695" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:134  %sext_ln1118_397 = sext i16 %tmp_396 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_397"/></StgValue>
</operation>

<operation id="696" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:135  %mul_ln1118_397 = mul i26 %sext_ln1116_397_cast, %sext_ln1118_397

]]></Node>
<StgValue><ssdm name="mul_ln1118_397"/></StgValue>
</operation>

<operation id="697" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:141  %sext_ln1116_398_cast = sext i16 %phi_ln76_13 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_398_cast"/></StgValue>
</operation>

<operation id="698" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:142  %sext_ln1118_398 = sext i16 %tmp_397 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_398"/></StgValue>
</operation>

<operation id="699" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:143  %mul_ln1118_398 = mul i26 %sext_ln1116_398_cast, %sext_ln1118_398

]]></Node>
<StgValue><ssdm name="mul_ln1118_398"/></StgValue>
</operation>

<operation id="700" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:147  %sext_ln1116_399_cast = sext i16 %phi_ln76_14 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_399_cast"/></StgValue>
</operation>

<operation id="701" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:148  %sext_ln1118_399 = sext i16 %tmp_398 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_399"/></StgValue>
</operation>

<operation id="702" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:149  %mul_ln1118_399 = mul i26 %sext_ln1116_399_cast, %sext_ln1118_399

]]></Node>
<StgValue><ssdm name="mul_ln1118_399"/></StgValue>
</operation>

<operation id="703" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:155  %sext_ln1116_400_cast = sext i16 %phi_ln76_15 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_400_cast"/></StgValue>
</operation>

<operation id="704" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:156  %sext_ln1118_400 = sext i16 %tmp_399 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_400"/></StgValue>
</operation>

<operation id="705" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:157  %mul_ln1118_400 = mul i26 %sext_ln1116_400_cast, %sext_ln1118_400

]]></Node>
<StgValue><ssdm name="mul_ln1118_400"/></StgValue>
</operation>

<operation id="706" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:161  %sext_ln1116_401_cast = sext i16 %phi_ln76_16 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_401_cast"/></StgValue>
</operation>

<operation id="707" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:162  %sext_ln1118_401 = sext i16 %tmp_400 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_401"/></StgValue>
</operation>

<operation id="708" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:163  %mul_ln1118_401 = mul i26 %sext_ln1116_401_cast, %sext_ln1118_401

]]></Node>
<StgValue><ssdm name="mul_ln1118_401"/></StgValue>
</operation>

<operation id="709" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:169  %sext_ln1116_402_cast = sext i16 %phi_ln76_17 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_402_cast"/></StgValue>
</operation>

<operation id="710" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:170  %sext_ln1118_402 = sext i16 %tmp_401 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_402"/></StgValue>
</operation>

<operation id="711" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:171  %mul_ln1118_402 = mul i26 %sext_ln1116_402_cast, %sext_ln1118_402

]]></Node>
<StgValue><ssdm name="mul_ln1118_402"/></StgValue>
</operation>

<operation id="712" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:175  %sext_ln1116_403_cast = sext i16 %phi_ln76_18 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_403_cast"/></StgValue>
</operation>

<operation id="713" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:176  %sext_ln1118_403 = sext i16 %tmp_402 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_403"/></StgValue>
</operation>

<operation id="714" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:177  %mul_ln1118_403 = mul i26 %sext_ln1116_403_cast, %sext_ln1118_403

]]></Node>
<StgValue><ssdm name="mul_ln1118_403"/></StgValue>
</operation>

<operation id="715" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:183  %sext_ln1116_404_cast = sext i16 %phi_ln76_19 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_404_cast"/></StgValue>
</operation>

<operation id="716" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:184  %sext_ln1118_404 = sext i16 %tmp_403 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_404"/></StgValue>
</operation>

<operation id="717" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:185  %mul_ln1118_404 = mul i26 %sext_ln1116_404_cast, %sext_ln1118_404

]]></Node>
<StgValue><ssdm name="mul_ln1118_404"/></StgValue>
</operation>

<operation id="718" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:189  %sext_ln1116_405_cast = sext i16 %phi_ln76_20 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_405_cast"/></StgValue>
</operation>

<operation id="719" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:190  %sext_ln1118_405 = sext i16 %tmp_404 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_405"/></StgValue>
</operation>

<operation id="720" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:191  %mul_ln1118_405 = mul i26 %sext_ln1116_405_cast, %sext_ln1118_405

]]></Node>
<StgValue><ssdm name="mul_ln1118_405"/></StgValue>
</operation>

<operation id="721" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:197  %sext_ln1116_406_cast = sext i16 %phi_ln76_21 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_406_cast"/></StgValue>
</operation>

<operation id="722" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:198  %sext_ln1118_406 = sext i16 %tmp_405 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_406"/></StgValue>
</operation>

<operation id="723" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:199  %mul_ln1118_406 = mul i26 %sext_ln1116_406_cast, %sext_ln1118_406

]]></Node>
<StgValue><ssdm name="mul_ln1118_406"/></StgValue>
</operation>

<operation id="724" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:203  %sext_ln1116_407_cast = sext i16 %phi_ln76_22 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_407_cast"/></StgValue>
</operation>

<operation id="725" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:204  %sext_ln1118_407 = sext i16 %tmp_406 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_407"/></StgValue>
</operation>

<operation id="726" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:205  %mul_ln1118_407 = mul i26 %sext_ln1116_407_cast, %sext_ln1118_407

]]></Node>
<StgValue><ssdm name="mul_ln1118_407"/></StgValue>
</operation>

<operation id="727" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:211  %sext_ln1116_408_cast = sext i16 %phi_ln76_23 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_408_cast"/></StgValue>
</operation>

<operation id="728" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:212  %sext_ln1118_408 = sext i16 %tmp_407 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_408"/></StgValue>
</operation>

<operation id="729" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:213  %mul_ln1118_408 = mul i26 %sext_ln1116_408_cast, %sext_ln1118_408

]]></Node>
<StgValue><ssdm name="mul_ln1118_408"/></StgValue>
</operation>

<operation id="730" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:217  %sext_ln1116_409_cast = sext i16 %phi_ln76_24 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_409_cast"/></StgValue>
</operation>

<operation id="731" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:218  %sext_ln1118_409 = sext i16 %tmp_408 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_409"/></StgValue>
</operation>

<operation id="732" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:219  %mul_ln1118_409 = mul i26 %sext_ln1116_409_cast, %sext_ln1118_409

]]></Node>
<StgValue><ssdm name="mul_ln1118_409"/></StgValue>
</operation>

<operation id="733" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:225  %sext_ln1116_410_cast = sext i16 %phi_ln76_25 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_410_cast"/></StgValue>
</operation>

<operation id="734" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:226  %sext_ln1118_410 = sext i16 %tmp_409 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_410"/></StgValue>
</operation>

<operation id="735" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:227  %mul_ln1118_410 = mul i26 %sext_ln1116_410_cast, %sext_ln1118_410

]]></Node>
<StgValue><ssdm name="mul_ln1118_410"/></StgValue>
</operation>

<operation id="736" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:231  %sext_ln1116_411_cast = sext i16 %phi_ln76_26 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_411_cast"/></StgValue>
</operation>

<operation id="737" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:232  %sext_ln1118_411 = sext i16 %tmp_410 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_411"/></StgValue>
</operation>

<operation id="738" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:233  %mul_ln1118_411 = mul i26 %sext_ln1116_411_cast, %sext_ln1118_411

]]></Node>
<StgValue><ssdm name="mul_ln1118_411"/></StgValue>
</operation>

<operation id="739" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:239  %sext_ln1116_412_cast = sext i16 %phi_ln76_27 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_412_cast"/></StgValue>
</operation>

<operation id="740" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:240  %sext_ln1118_412 = sext i16 %tmp_411 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_412"/></StgValue>
</operation>

<operation id="741" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:241  %mul_ln1118_412 = mul i26 %sext_ln1116_412_cast, %sext_ln1118_412

]]></Node>
<StgValue><ssdm name="mul_ln1118_412"/></StgValue>
</operation>

<operation id="742" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:245  %sext_ln1116_413_cast = sext i16 %phi_ln76_28 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_413_cast"/></StgValue>
</operation>

<operation id="743" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:246  %sext_ln1118_413 = sext i16 %tmp_412 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_413"/></StgValue>
</operation>

<operation id="744" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:247  %mul_ln1118_413 = mul i26 %sext_ln1116_413_cast, %sext_ln1118_413

]]></Node>
<StgValue><ssdm name="mul_ln1118_413"/></StgValue>
</operation>

<operation id="745" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:253  %sext_ln1116_414_cast = sext i16 %phi_ln76_29 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_414_cast"/></StgValue>
</operation>

<operation id="746" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:254  %sext_ln1118_414 = sext i16 %tmp_413 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_414"/></StgValue>
</operation>

<operation id="747" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:255  %mul_ln1118_414 = mul i26 %sext_ln1116_414_cast, %sext_ln1118_414

]]></Node>
<StgValue><ssdm name="mul_ln1118_414"/></StgValue>
</operation>

<operation id="748" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:259  %sext_ln1116_415_cast = sext i16 %phi_ln76_30 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_415_cast"/></StgValue>
</operation>

<operation id="749" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:260  %sext_ln1118_415 = sext i16 %tmp_414 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_415"/></StgValue>
</operation>

<operation id="750" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:261  %mul_ln1118_415 = mul i26 %sext_ln1116_415_cast, %sext_ln1118_415

]]></Node>
<StgValue><ssdm name="mul_ln1118_415"/></StgValue>
</operation>

<operation id="751" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:267  %sext_ln1116_416_cast = sext i16 %phi_ln76_31 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_416_cast"/></StgValue>
</operation>

<operation id="752" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:268  %sext_ln1118_416 = sext i16 %tmp_415 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_416"/></StgValue>
</operation>

<operation id="753" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:269  %mul_ln1118_416 = mul i26 %sext_ln1116_416_cast, %sext_ln1118_416

]]></Node>
<StgValue><ssdm name="mul_ln1118_416"/></StgValue>
</operation>

<operation id="754" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:273  %sext_ln1116_417_cast = sext i16 %phi_ln76_32 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_417_cast"/></StgValue>
</operation>

<operation id="755" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:274  %sext_ln1118_417 = sext i16 %tmp_416 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_417"/></StgValue>
</operation>

<operation id="756" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:275  %mul_ln1118_417 = mul i26 %sext_ln1116_417_cast, %sext_ln1118_417

]]></Node>
<StgValue><ssdm name="mul_ln1118_417"/></StgValue>
</operation>

<operation id="757" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:281  %sext_ln1116_418_cast = sext i16 %phi_ln76_33 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_418_cast"/></StgValue>
</operation>

<operation id="758" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:282  %sext_ln1118_418 = sext i16 %tmp_417 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_418"/></StgValue>
</operation>

<operation id="759" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:283  %mul_ln1118_418 = mul i26 %sext_ln1116_418_cast, %sext_ln1118_418

]]></Node>
<StgValue><ssdm name="mul_ln1118_418"/></StgValue>
</operation>

<operation id="760" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:287  %sext_ln1116_419_cast = sext i16 %phi_ln76_34 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_419_cast"/></StgValue>
</operation>

<operation id="761" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:288  %sext_ln1118_419 = sext i16 %tmp_418 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_419"/></StgValue>
</operation>

<operation id="762" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:289  %mul_ln1118_419 = mul i26 %sext_ln1116_419_cast, %sext_ln1118_419

]]></Node>
<StgValue><ssdm name="mul_ln1118_419"/></StgValue>
</operation>

<operation id="763" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:295  %sext_ln1116_420_cast = sext i16 %phi_ln76_35 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_420_cast"/></StgValue>
</operation>

<operation id="764" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:296  %sext_ln1118_420 = sext i16 %tmp_419 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_420"/></StgValue>
</operation>

<operation id="765" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:297  %mul_ln1118_420 = mul i26 %sext_ln1116_420_cast, %sext_ln1118_420

]]></Node>
<StgValue><ssdm name="mul_ln1118_420"/></StgValue>
</operation>

<operation id="766" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:301  %sext_ln1116_421_cast = sext i16 %phi_ln76_36 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_421_cast"/></StgValue>
</operation>

<operation id="767" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:302  %sext_ln1118_421 = sext i16 %tmp_420 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_421"/></StgValue>
</operation>

<operation id="768" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:303  %mul_ln1118_421 = mul i26 %sext_ln1116_421_cast, %sext_ln1118_421

]]></Node>
<StgValue><ssdm name="mul_ln1118_421"/></StgValue>
</operation>

<operation id="769" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:309  %sext_ln1116_422_cast = sext i16 %phi_ln76_37 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_422_cast"/></StgValue>
</operation>

<operation id="770" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:310  %sext_ln1118_422 = sext i16 %tmp_421 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_422"/></StgValue>
</operation>

<operation id="771" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:311  %mul_ln1118_422 = mul i26 %sext_ln1116_422_cast, %sext_ln1118_422

]]></Node>
<StgValue><ssdm name="mul_ln1118_422"/></StgValue>
</operation>

<operation id="772" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:315  %sext_ln1116_423_cast = sext i16 %phi_ln76_38 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_423_cast"/></StgValue>
</operation>

<operation id="773" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:316  %sext_ln1118_423 = sext i16 %tmp_422 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_423"/></StgValue>
</operation>

<operation id="774" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:317  %mul_ln1118_423 = mul i26 %sext_ln1116_423_cast, %sext_ln1118_423

]]></Node>
<StgValue><ssdm name="mul_ln1118_423"/></StgValue>
</operation>

<operation id="775" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:323  %sext_ln1116_424_cast = sext i16 %phi_ln76_39 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_424_cast"/></StgValue>
</operation>

<operation id="776" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:324  %sext_ln1118_424 = sext i16 %tmp_423 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_424"/></StgValue>
</operation>

<operation id="777" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:325  %mul_ln1118_424 = mul i26 %sext_ln1116_424_cast, %sext_ln1118_424

]]></Node>
<StgValue><ssdm name="mul_ln1118_424"/></StgValue>
</operation>

<operation id="778" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:329  %sext_ln1116_425_cast = sext i16 %phi_ln76_40 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_425_cast"/></StgValue>
</operation>

<operation id="779" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:330  %sext_ln1118_425 = sext i16 %tmp_424 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_425"/></StgValue>
</operation>

<operation id="780" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:331  %mul_ln1118_425 = mul i26 %sext_ln1116_425_cast, %sext_ln1118_425

]]></Node>
<StgValue><ssdm name="mul_ln1118_425"/></StgValue>
</operation>

<operation id="781" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:337  %sext_ln1116_426_cast = sext i16 %phi_ln76_41 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_426_cast"/></StgValue>
</operation>

<operation id="782" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:338  %sext_ln1118_426 = sext i16 %tmp_425 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_426"/></StgValue>
</operation>

<operation id="783" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:339  %mul_ln1118_426 = mul i26 %sext_ln1116_426_cast, %sext_ln1118_426

]]></Node>
<StgValue><ssdm name="mul_ln1118_426"/></StgValue>
</operation>

<operation id="784" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:343  %sext_ln1116_427_cast = sext i16 %phi_ln76_42 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_427_cast"/></StgValue>
</operation>

<operation id="785" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:344  %sext_ln1118_427 = sext i16 %tmp_426 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_427"/></StgValue>
</operation>

<operation id="786" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:345  %mul_ln1118_427 = mul i26 %sext_ln1116_427_cast, %sext_ln1118_427

]]></Node>
<StgValue><ssdm name="mul_ln1118_427"/></StgValue>
</operation>

<operation id="787" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:351  %sext_ln1116_428_cast = sext i16 %phi_ln76_43 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_428_cast"/></StgValue>
</operation>

<operation id="788" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:352  %sext_ln1118_428 = sext i16 %tmp_427 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_428"/></StgValue>
</operation>

<operation id="789" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:353  %mul_ln1118_428 = mul i26 %sext_ln1116_428_cast, %sext_ln1118_428

]]></Node>
<StgValue><ssdm name="mul_ln1118_428"/></StgValue>
</operation>

<operation id="790" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:357  %sext_ln1116_429_cast = sext i16 %phi_ln76_44 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_429_cast"/></StgValue>
</operation>

<operation id="791" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:358  %sext_ln1118_429 = sext i16 %tmp_428 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_429"/></StgValue>
</operation>

<operation id="792" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:359  %mul_ln1118_429 = mul i26 %sext_ln1116_429_cast, %sext_ln1118_429

]]></Node>
<StgValue><ssdm name="mul_ln1118_429"/></StgValue>
</operation>

<operation id="793" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:365  %sext_ln1116_430_cast = sext i16 %phi_ln76_45 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_430_cast"/></StgValue>
</operation>

<operation id="794" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:366  %sext_ln1118_430 = sext i16 %tmp_429 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_430"/></StgValue>
</operation>

<operation id="795" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:367  %mul_ln1118_430 = mul i26 %sext_ln1116_430_cast, %sext_ln1118_430

]]></Node>
<StgValue><ssdm name="mul_ln1118_430"/></StgValue>
</operation>

<operation id="796" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:371  %sext_ln1116_431_cast = sext i16 %phi_ln76_46 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_431_cast"/></StgValue>
</operation>

<operation id="797" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:372  %sext_ln1118_431 = sext i16 %tmp_430 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_431"/></StgValue>
</operation>

<operation id="798" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:373  %mul_ln1118_431 = mul i26 %sext_ln1116_431_cast, %sext_ln1118_431

]]></Node>
<StgValue><ssdm name="mul_ln1118_431"/></StgValue>
</operation>

<operation id="799" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:379  %sext_ln1116_432_cast = sext i16 %phi_ln76_47 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_432_cast"/></StgValue>
</operation>

<operation id="800" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:380  %sext_ln1118_432 = sext i16 %tmp_431 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_432"/></StgValue>
</operation>

<operation id="801" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:381  %mul_ln1118_432 = mul i26 %sext_ln1116_432_cast, %sext_ln1118_432

]]></Node>
<StgValue><ssdm name="mul_ln1118_432"/></StgValue>
</operation>

<operation id="802" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:385  %sext_ln1116_433_cast = sext i16 %phi_ln76_48 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_433_cast"/></StgValue>
</operation>

<operation id="803" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:386  %sext_ln1118_433 = sext i16 %tmp_432 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_433"/></StgValue>
</operation>

<operation id="804" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:387  %mul_ln1118_433 = mul i26 %sext_ln1116_433_cast, %sext_ln1118_433

]]></Node>
<StgValue><ssdm name="mul_ln1118_433"/></StgValue>
</operation>

<operation id="805" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:393  %sext_ln1116_434_cast = sext i16 %phi_ln76_49 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_434_cast"/></StgValue>
</operation>

<operation id="806" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:394  %sext_ln1118_434 = sext i16 %tmp_433 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_434"/></StgValue>
</operation>

<operation id="807" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:395  %mul_ln1118_434 = mul i26 %sext_ln1116_434_cast, %sext_ln1118_434

]]></Node>
<StgValue><ssdm name="mul_ln1118_434"/></StgValue>
</operation>

<operation id="808" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:399  %sext_ln1116_435_cast = sext i16 %phi_ln76_50 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_435_cast"/></StgValue>
</operation>

<operation id="809" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:400  %sext_ln1118_435 = sext i16 %tmp_434 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_435"/></StgValue>
</operation>

<operation id="810" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:401  %mul_ln1118_435 = mul i26 %sext_ln1116_435_cast, %sext_ln1118_435

]]></Node>
<StgValue><ssdm name="mul_ln1118_435"/></StgValue>
</operation>

<operation id="811" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:407  %sext_ln1116_436_cast = sext i16 %phi_ln76_51 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_436_cast"/></StgValue>
</operation>

<operation id="812" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:408  %sext_ln1118_436 = sext i16 %tmp_435 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_436"/></StgValue>
</operation>

<operation id="813" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:409  %mul_ln1118_436 = mul i26 %sext_ln1116_436_cast, %sext_ln1118_436

]]></Node>
<StgValue><ssdm name="mul_ln1118_436"/></StgValue>
</operation>

<operation id="814" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:413  %sext_ln1116_437_cast = sext i16 %phi_ln76_52 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_437_cast"/></StgValue>
</operation>

<operation id="815" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:414  %sext_ln1118_437 = sext i16 %tmp_436 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_437"/></StgValue>
</operation>

<operation id="816" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:415  %mul_ln1118_437 = mul i26 %sext_ln1116_437_cast, %sext_ln1118_437

]]></Node>
<StgValue><ssdm name="mul_ln1118_437"/></StgValue>
</operation>

<operation id="817" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:421  %sext_ln1116_438_cast = sext i16 %phi_ln76_53 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_438_cast"/></StgValue>
</operation>

<operation id="818" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:422  %sext_ln1118_438 = sext i16 %tmp_437 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_438"/></StgValue>
</operation>

<operation id="819" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:423  %mul_ln1118_438 = mul i26 %sext_ln1116_438_cast, %sext_ln1118_438

]]></Node>
<StgValue><ssdm name="mul_ln1118_438"/></StgValue>
</operation>

<operation id="820" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:427  %sext_ln1116_439_cast = sext i16 %phi_ln76_54 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_439_cast"/></StgValue>
</operation>

<operation id="821" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:428  %sext_ln1118_439 = sext i16 %tmp_438 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_439"/></StgValue>
</operation>

<operation id="822" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:429  %mul_ln1118_439 = mul i26 %sext_ln1116_439_cast, %sext_ln1118_439

]]></Node>
<StgValue><ssdm name="mul_ln1118_439"/></StgValue>
</operation>

<operation id="823" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:435  %sext_ln1116_440_cast = sext i16 %phi_ln76_55 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_440_cast"/></StgValue>
</operation>

<operation id="824" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:436  %sext_ln1118_440 = sext i16 %tmp_439 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_440"/></StgValue>
</operation>

<operation id="825" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:437  %mul_ln1118_440 = mul i26 %sext_ln1116_440_cast, %sext_ln1118_440

]]></Node>
<StgValue><ssdm name="mul_ln1118_440"/></StgValue>
</operation>

<operation id="826" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:441  %sext_ln1116_441_cast = sext i16 %phi_ln76_56 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_441_cast"/></StgValue>
</operation>

<operation id="827" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:442  %sext_ln1118_441 = sext i16 %tmp_440 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_441"/></StgValue>
</operation>

<operation id="828" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:443  %mul_ln1118_441 = mul i26 %sext_ln1116_441_cast, %sext_ln1118_441

]]></Node>
<StgValue><ssdm name="mul_ln1118_441"/></StgValue>
</operation>

<operation id="829" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:449  %sext_ln1116_442_cast = sext i16 %phi_ln76_57 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_442_cast"/></StgValue>
</operation>

<operation id="830" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:450  %sext_ln1118_442 = sext i16 %tmp_441 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_442"/></StgValue>
</operation>

<operation id="831" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:451  %mul_ln1118_442 = mul i26 %sext_ln1116_442_cast, %sext_ln1118_442

]]></Node>
<StgValue><ssdm name="mul_ln1118_442"/></StgValue>
</operation>

<operation id="832" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:455  %sext_ln1116_443_cast = sext i16 %phi_ln76_58 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_443_cast"/></StgValue>
</operation>

<operation id="833" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:456  %sext_ln1118_443 = sext i16 %tmp_442 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_443"/></StgValue>
</operation>

<operation id="834" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:457  %mul_ln1118_443 = mul i26 %sext_ln1116_443_cast, %sext_ln1118_443

]]></Node>
<StgValue><ssdm name="mul_ln1118_443"/></StgValue>
</operation>

<operation id="835" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:463  %sext_ln1116_444_cast = sext i16 %phi_ln76_59 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_444_cast"/></StgValue>
</operation>

<operation id="836" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:464  %sext_ln1118_444 = sext i16 %tmp_443 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_444"/></StgValue>
</operation>

<operation id="837" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:465  %mul_ln1118_444 = mul i26 %sext_ln1116_444_cast, %sext_ln1118_444

]]></Node>
<StgValue><ssdm name="mul_ln1118_444"/></StgValue>
</operation>

<operation id="838" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:469  %sext_ln1116_445_cast = sext i16 %phi_ln76_60 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_445_cast"/></StgValue>
</operation>

<operation id="839" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:470  %sext_ln1118_445 = sext i16 %tmp_444 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_445"/></StgValue>
</operation>

<operation id="840" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:471  %mul_ln1118_445 = mul i26 %sext_ln1116_445_cast, %sext_ln1118_445

]]></Node>
<StgValue><ssdm name="mul_ln1118_445"/></StgValue>
</operation>

<operation id="841" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:477  %sext_ln1116_446_cast = sext i16 %phi_ln76_61 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_446_cast"/></StgValue>
</operation>

<operation id="842" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:478  %sext_ln1118_446 = sext i16 %tmp_445 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_446"/></StgValue>
</operation>

<operation id="843" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:479  %mul_ln1118_446 = mul i26 %sext_ln1116_446_cast, %sext_ln1118_446

]]></Node>
<StgValue><ssdm name="mul_ln1118_446"/></StgValue>
</operation>

<operation id="844" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="26" op_0_bw="16">
<![CDATA[
ReuseLoop:483  %sext_ln1116_447_cast = sext i16 %phi_ln76_62 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1116_447_cast"/></StgValue>
</operation>

<operation id="845" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="26" op_0_bw="10">
<![CDATA[
ReuseLoop:484  %sext_ln1118_447 = sext i10 %tmp_446 to i26

]]></Node>
<StgValue><ssdm name="sext_ln1118_447"/></StgValue>
</operation>

<operation id="846" st_id="7" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:485  %mul_ln1118_447 = mul i26 %sext_ln1116_447_cast, %sext_ln1118_447

]]></Node>
<StgValue><ssdm name="mul_ln1118_447"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="847" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:44  %mul_ln1118 = mul i26 %sext_ln1118, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="848" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:51  %mul_ln1118_385 = mul i26 %sext_ln1116_385_cast, %sext_ln1118_385

]]></Node>
<StgValue><ssdm name="mul_ln1118_385"/></StgValue>
</operation>

<operation id="849" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:59  %mul_ln1118_386 = mul i26 %sext_ln1116_386_cast, %sext_ln1118_386

]]></Node>
<StgValue><ssdm name="mul_ln1118_386"/></StgValue>
</operation>

<operation id="850" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:65  %mul_ln1118_387 = mul i26 %sext_ln1116_387_cast, %sext_ln1118_387

]]></Node>
<StgValue><ssdm name="mul_ln1118_387"/></StgValue>
</operation>

<operation id="851" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:73  %mul_ln1118_388 = mul i26 %sext_ln1116_388_cast, %sext_ln1118_388

]]></Node>
<StgValue><ssdm name="mul_ln1118_388"/></StgValue>
</operation>

<operation id="852" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:79  %mul_ln1118_389 = mul i26 %sext_ln1116_389_cast, %sext_ln1118_389

]]></Node>
<StgValue><ssdm name="mul_ln1118_389"/></StgValue>
</operation>

<operation id="853" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:87  %mul_ln1118_390 = mul i26 %sext_ln1116_390_cast, %sext_ln1118_390

]]></Node>
<StgValue><ssdm name="mul_ln1118_390"/></StgValue>
</operation>

<operation id="854" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:93  %mul_ln1118_391 = mul i26 %sext_ln1116_391_cast, %sext_ln1118_391

]]></Node>
<StgValue><ssdm name="mul_ln1118_391"/></StgValue>
</operation>

<operation id="855" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:101  %mul_ln1118_392 = mul i26 %sext_ln1116_392_cast, %sext_ln1118_392

]]></Node>
<StgValue><ssdm name="mul_ln1118_392"/></StgValue>
</operation>

<operation id="856" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:107  %mul_ln1118_393 = mul i26 %sext_ln1116_393_cast, %sext_ln1118_393

]]></Node>
<StgValue><ssdm name="mul_ln1118_393"/></StgValue>
</operation>

<operation id="857" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:115  %mul_ln1118_394 = mul i26 %sext_ln1116_394_cast, %sext_ln1118_394

]]></Node>
<StgValue><ssdm name="mul_ln1118_394"/></StgValue>
</operation>

<operation id="858" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:121  %mul_ln1118_395 = mul i26 %sext_ln1116_395_cast, %sext_ln1118_395

]]></Node>
<StgValue><ssdm name="mul_ln1118_395"/></StgValue>
</operation>

<operation id="859" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:129  %mul_ln1118_396 = mul i26 %sext_ln1116_396_cast, %sext_ln1118_396

]]></Node>
<StgValue><ssdm name="mul_ln1118_396"/></StgValue>
</operation>

<operation id="860" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:135  %mul_ln1118_397 = mul i26 %sext_ln1116_397_cast, %sext_ln1118_397

]]></Node>
<StgValue><ssdm name="mul_ln1118_397"/></StgValue>
</operation>

<operation id="861" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:143  %mul_ln1118_398 = mul i26 %sext_ln1116_398_cast, %sext_ln1118_398

]]></Node>
<StgValue><ssdm name="mul_ln1118_398"/></StgValue>
</operation>

<operation id="862" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:149  %mul_ln1118_399 = mul i26 %sext_ln1116_399_cast, %sext_ln1118_399

]]></Node>
<StgValue><ssdm name="mul_ln1118_399"/></StgValue>
</operation>

<operation id="863" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:157  %mul_ln1118_400 = mul i26 %sext_ln1116_400_cast, %sext_ln1118_400

]]></Node>
<StgValue><ssdm name="mul_ln1118_400"/></StgValue>
</operation>

<operation id="864" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:163  %mul_ln1118_401 = mul i26 %sext_ln1116_401_cast, %sext_ln1118_401

]]></Node>
<StgValue><ssdm name="mul_ln1118_401"/></StgValue>
</operation>

<operation id="865" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:171  %mul_ln1118_402 = mul i26 %sext_ln1116_402_cast, %sext_ln1118_402

]]></Node>
<StgValue><ssdm name="mul_ln1118_402"/></StgValue>
</operation>

<operation id="866" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:177  %mul_ln1118_403 = mul i26 %sext_ln1116_403_cast, %sext_ln1118_403

]]></Node>
<StgValue><ssdm name="mul_ln1118_403"/></StgValue>
</operation>

<operation id="867" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:185  %mul_ln1118_404 = mul i26 %sext_ln1116_404_cast, %sext_ln1118_404

]]></Node>
<StgValue><ssdm name="mul_ln1118_404"/></StgValue>
</operation>

<operation id="868" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:191  %mul_ln1118_405 = mul i26 %sext_ln1116_405_cast, %sext_ln1118_405

]]></Node>
<StgValue><ssdm name="mul_ln1118_405"/></StgValue>
</operation>

<operation id="869" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:199  %mul_ln1118_406 = mul i26 %sext_ln1116_406_cast, %sext_ln1118_406

]]></Node>
<StgValue><ssdm name="mul_ln1118_406"/></StgValue>
</operation>

<operation id="870" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:205  %mul_ln1118_407 = mul i26 %sext_ln1116_407_cast, %sext_ln1118_407

]]></Node>
<StgValue><ssdm name="mul_ln1118_407"/></StgValue>
</operation>

<operation id="871" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:213  %mul_ln1118_408 = mul i26 %sext_ln1116_408_cast, %sext_ln1118_408

]]></Node>
<StgValue><ssdm name="mul_ln1118_408"/></StgValue>
</operation>

<operation id="872" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:219  %mul_ln1118_409 = mul i26 %sext_ln1116_409_cast, %sext_ln1118_409

]]></Node>
<StgValue><ssdm name="mul_ln1118_409"/></StgValue>
</operation>

<operation id="873" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:227  %mul_ln1118_410 = mul i26 %sext_ln1116_410_cast, %sext_ln1118_410

]]></Node>
<StgValue><ssdm name="mul_ln1118_410"/></StgValue>
</operation>

<operation id="874" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:233  %mul_ln1118_411 = mul i26 %sext_ln1116_411_cast, %sext_ln1118_411

]]></Node>
<StgValue><ssdm name="mul_ln1118_411"/></StgValue>
</operation>

<operation id="875" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:241  %mul_ln1118_412 = mul i26 %sext_ln1116_412_cast, %sext_ln1118_412

]]></Node>
<StgValue><ssdm name="mul_ln1118_412"/></StgValue>
</operation>

<operation id="876" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:247  %mul_ln1118_413 = mul i26 %sext_ln1116_413_cast, %sext_ln1118_413

]]></Node>
<StgValue><ssdm name="mul_ln1118_413"/></StgValue>
</operation>

<operation id="877" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:255  %mul_ln1118_414 = mul i26 %sext_ln1116_414_cast, %sext_ln1118_414

]]></Node>
<StgValue><ssdm name="mul_ln1118_414"/></StgValue>
</operation>

<operation id="878" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:261  %mul_ln1118_415 = mul i26 %sext_ln1116_415_cast, %sext_ln1118_415

]]></Node>
<StgValue><ssdm name="mul_ln1118_415"/></StgValue>
</operation>

<operation id="879" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:269  %mul_ln1118_416 = mul i26 %sext_ln1116_416_cast, %sext_ln1118_416

]]></Node>
<StgValue><ssdm name="mul_ln1118_416"/></StgValue>
</operation>

<operation id="880" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:275  %mul_ln1118_417 = mul i26 %sext_ln1116_417_cast, %sext_ln1118_417

]]></Node>
<StgValue><ssdm name="mul_ln1118_417"/></StgValue>
</operation>

<operation id="881" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:283  %mul_ln1118_418 = mul i26 %sext_ln1116_418_cast, %sext_ln1118_418

]]></Node>
<StgValue><ssdm name="mul_ln1118_418"/></StgValue>
</operation>

<operation id="882" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:289  %mul_ln1118_419 = mul i26 %sext_ln1116_419_cast, %sext_ln1118_419

]]></Node>
<StgValue><ssdm name="mul_ln1118_419"/></StgValue>
</operation>

<operation id="883" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:297  %mul_ln1118_420 = mul i26 %sext_ln1116_420_cast, %sext_ln1118_420

]]></Node>
<StgValue><ssdm name="mul_ln1118_420"/></StgValue>
</operation>

<operation id="884" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:303  %mul_ln1118_421 = mul i26 %sext_ln1116_421_cast, %sext_ln1118_421

]]></Node>
<StgValue><ssdm name="mul_ln1118_421"/></StgValue>
</operation>

<operation id="885" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:311  %mul_ln1118_422 = mul i26 %sext_ln1116_422_cast, %sext_ln1118_422

]]></Node>
<StgValue><ssdm name="mul_ln1118_422"/></StgValue>
</operation>

<operation id="886" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:317  %mul_ln1118_423 = mul i26 %sext_ln1116_423_cast, %sext_ln1118_423

]]></Node>
<StgValue><ssdm name="mul_ln1118_423"/></StgValue>
</operation>

<operation id="887" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:325  %mul_ln1118_424 = mul i26 %sext_ln1116_424_cast, %sext_ln1118_424

]]></Node>
<StgValue><ssdm name="mul_ln1118_424"/></StgValue>
</operation>

<operation id="888" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:331  %mul_ln1118_425 = mul i26 %sext_ln1116_425_cast, %sext_ln1118_425

]]></Node>
<StgValue><ssdm name="mul_ln1118_425"/></StgValue>
</operation>

<operation id="889" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:339  %mul_ln1118_426 = mul i26 %sext_ln1116_426_cast, %sext_ln1118_426

]]></Node>
<StgValue><ssdm name="mul_ln1118_426"/></StgValue>
</operation>

<operation id="890" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:345  %mul_ln1118_427 = mul i26 %sext_ln1116_427_cast, %sext_ln1118_427

]]></Node>
<StgValue><ssdm name="mul_ln1118_427"/></StgValue>
</operation>

<operation id="891" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:353  %mul_ln1118_428 = mul i26 %sext_ln1116_428_cast, %sext_ln1118_428

]]></Node>
<StgValue><ssdm name="mul_ln1118_428"/></StgValue>
</operation>

<operation id="892" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:359  %mul_ln1118_429 = mul i26 %sext_ln1116_429_cast, %sext_ln1118_429

]]></Node>
<StgValue><ssdm name="mul_ln1118_429"/></StgValue>
</operation>

<operation id="893" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:367  %mul_ln1118_430 = mul i26 %sext_ln1116_430_cast, %sext_ln1118_430

]]></Node>
<StgValue><ssdm name="mul_ln1118_430"/></StgValue>
</operation>

<operation id="894" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:373  %mul_ln1118_431 = mul i26 %sext_ln1116_431_cast, %sext_ln1118_431

]]></Node>
<StgValue><ssdm name="mul_ln1118_431"/></StgValue>
</operation>

<operation id="895" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:381  %mul_ln1118_432 = mul i26 %sext_ln1116_432_cast, %sext_ln1118_432

]]></Node>
<StgValue><ssdm name="mul_ln1118_432"/></StgValue>
</operation>

<operation id="896" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:387  %mul_ln1118_433 = mul i26 %sext_ln1116_433_cast, %sext_ln1118_433

]]></Node>
<StgValue><ssdm name="mul_ln1118_433"/></StgValue>
</operation>

<operation id="897" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:395  %mul_ln1118_434 = mul i26 %sext_ln1116_434_cast, %sext_ln1118_434

]]></Node>
<StgValue><ssdm name="mul_ln1118_434"/></StgValue>
</operation>

<operation id="898" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:401  %mul_ln1118_435 = mul i26 %sext_ln1116_435_cast, %sext_ln1118_435

]]></Node>
<StgValue><ssdm name="mul_ln1118_435"/></StgValue>
</operation>

<operation id="899" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:409  %mul_ln1118_436 = mul i26 %sext_ln1116_436_cast, %sext_ln1118_436

]]></Node>
<StgValue><ssdm name="mul_ln1118_436"/></StgValue>
</operation>

<operation id="900" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:415  %mul_ln1118_437 = mul i26 %sext_ln1116_437_cast, %sext_ln1118_437

]]></Node>
<StgValue><ssdm name="mul_ln1118_437"/></StgValue>
</operation>

<operation id="901" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:423  %mul_ln1118_438 = mul i26 %sext_ln1116_438_cast, %sext_ln1118_438

]]></Node>
<StgValue><ssdm name="mul_ln1118_438"/></StgValue>
</operation>

<operation id="902" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:429  %mul_ln1118_439 = mul i26 %sext_ln1116_439_cast, %sext_ln1118_439

]]></Node>
<StgValue><ssdm name="mul_ln1118_439"/></StgValue>
</operation>

<operation id="903" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:437  %mul_ln1118_440 = mul i26 %sext_ln1116_440_cast, %sext_ln1118_440

]]></Node>
<StgValue><ssdm name="mul_ln1118_440"/></StgValue>
</operation>

<operation id="904" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:443  %mul_ln1118_441 = mul i26 %sext_ln1116_441_cast, %sext_ln1118_441

]]></Node>
<StgValue><ssdm name="mul_ln1118_441"/></StgValue>
</operation>

<operation id="905" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:451  %mul_ln1118_442 = mul i26 %sext_ln1116_442_cast, %sext_ln1118_442

]]></Node>
<StgValue><ssdm name="mul_ln1118_442"/></StgValue>
</operation>

<operation id="906" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:457  %mul_ln1118_443 = mul i26 %sext_ln1116_443_cast, %sext_ln1118_443

]]></Node>
<StgValue><ssdm name="mul_ln1118_443"/></StgValue>
</operation>

<operation id="907" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:465  %mul_ln1118_444 = mul i26 %sext_ln1116_444_cast, %sext_ln1118_444

]]></Node>
<StgValue><ssdm name="mul_ln1118_444"/></StgValue>
</operation>

<operation id="908" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:471  %mul_ln1118_445 = mul i26 %sext_ln1116_445_cast, %sext_ln1118_445

]]></Node>
<StgValue><ssdm name="mul_ln1118_445"/></StgValue>
</operation>

<operation id="909" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:479  %mul_ln1118_446 = mul i26 %sext_ln1116_446_cast, %sext_ln1118_446

]]></Node>
<StgValue><ssdm name="mul_ln1118_446"/></StgValue>
</operation>

<operation id="910" st_id="8" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:485  %mul_ln1118_447 = mul i26 %sext_ln1116_447_cast, %sext_ln1118_447

]]></Node>
<StgValue><ssdm name="mul_ln1118_447"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="911" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:44  %mul_ln1118 = mul i26 %sext_ln1118, %sext_ln1116_cast

]]></Node>
<StgValue><ssdm name="mul_ln1118"/></StgValue>
</operation>

<operation id="912" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:51  %mul_ln1118_385 = mul i26 %sext_ln1116_385_cast, %sext_ln1118_385

]]></Node>
<StgValue><ssdm name="mul_ln1118_385"/></StgValue>
</operation>

<operation id="913" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:59  %mul_ln1118_386 = mul i26 %sext_ln1116_386_cast, %sext_ln1118_386

]]></Node>
<StgValue><ssdm name="mul_ln1118_386"/></StgValue>
</operation>

<operation id="914" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:65  %mul_ln1118_387 = mul i26 %sext_ln1116_387_cast, %sext_ln1118_387

]]></Node>
<StgValue><ssdm name="mul_ln1118_387"/></StgValue>
</operation>

<operation id="915" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:73  %mul_ln1118_388 = mul i26 %sext_ln1116_388_cast, %sext_ln1118_388

]]></Node>
<StgValue><ssdm name="mul_ln1118_388"/></StgValue>
</operation>

<operation id="916" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:79  %mul_ln1118_389 = mul i26 %sext_ln1116_389_cast, %sext_ln1118_389

]]></Node>
<StgValue><ssdm name="mul_ln1118_389"/></StgValue>
</operation>

<operation id="917" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:87  %mul_ln1118_390 = mul i26 %sext_ln1116_390_cast, %sext_ln1118_390

]]></Node>
<StgValue><ssdm name="mul_ln1118_390"/></StgValue>
</operation>

<operation id="918" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:93  %mul_ln1118_391 = mul i26 %sext_ln1116_391_cast, %sext_ln1118_391

]]></Node>
<StgValue><ssdm name="mul_ln1118_391"/></StgValue>
</operation>

<operation id="919" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:101  %mul_ln1118_392 = mul i26 %sext_ln1116_392_cast, %sext_ln1118_392

]]></Node>
<StgValue><ssdm name="mul_ln1118_392"/></StgValue>
</operation>

<operation id="920" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:107  %mul_ln1118_393 = mul i26 %sext_ln1116_393_cast, %sext_ln1118_393

]]></Node>
<StgValue><ssdm name="mul_ln1118_393"/></StgValue>
</operation>

<operation id="921" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:115  %mul_ln1118_394 = mul i26 %sext_ln1116_394_cast, %sext_ln1118_394

]]></Node>
<StgValue><ssdm name="mul_ln1118_394"/></StgValue>
</operation>

<operation id="922" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:121  %mul_ln1118_395 = mul i26 %sext_ln1116_395_cast, %sext_ln1118_395

]]></Node>
<StgValue><ssdm name="mul_ln1118_395"/></StgValue>
</operation>

<operation id="923" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:129  %mul_ln1118_396 = mul i26 %sext_ln1116_396_cast, %sext_ln1118_396

]]></Node>
<StgValue><ssdm name="mul_ln1118_396"/></StgValue>
</operation>

<operation id="924" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:135  %mul_ln1118_397 = mul i26 %sext_ln1116_397_cast, %sext_ln1118_397

]]></Node>
<StgValue><ssdm name="mul_ln1118_397"/></StgValue>
</operation>

<operation id="925" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:143  %mul_ln1118_398 = mul i26 %sext_ln1116_398_cast, %sext_ln1118_398

]]></Node>
<StgValue><ssdm name="mul_ln1118_398"/></StgValue>
</operation>

<operation id="926" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:149  %mul_ln1118_399 = mul i26 %sext_ln1116_399_cast, %sext_ln1118_399

]]></Node>
<StgValue><ssdm name="mul_ln1118_399"/></StgValue>
</operation>

<operation id="927" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:157  %mul_ln1118_400 = mul i26 %sext_ln1116_400_cast, %sext_ln1118_400

]]></Node>
<StgValue><ssdm name="mul_ln1118_400"/></StgValue>
</operation>

<operation id="928" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:163  %mul_ln1118_401 = mul i26 %sext_ln1116_401_cast, %sext_ln1118_401

]]></Node>
<StgValue><ssdm name="mul_ln1118_401"/></StgValue>
</operation>

<operation id="929" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:171  %mul_ln1118_402 = mul i26 %sext_ln1116_402_cast, %sext_ln1118_402

]]></Node>
<StgValue><ssdm name="mul_ln1118_402"/></StgValue>
</operation>

<operation id="930" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:177  %mul_ln1118_403 = mul i26 %sext_ln1116_403_cast, %sext_ln1118_403

]]></Node>
<StgValue><ssdm name="mul_ln1118_403"/></StgValue>
</operation>

<operation id="931" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:185  %mul_ln1118_404 = mul i26 %sext_ln1116_404_cast, %sext_ln1118_404

]]></Node>
<StgValue><ssdm name="mul_ln1118_404"/></StgValue>
</operation>

<operation id="932" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:191  %mul_ln1118_405 = mul i26 %sext_ln1116_405_cast, %sext_ln1118_405

]]></Node>
<StgValue><ssdm name="mul_ln1118_405"/></StgValue>
</operation>

<operation id="933" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:199  %mul_ln1118_406 = mul i26 %sext_ln1116_406_cast, %sext_ln1118_406

]]></Node>
<StgValue><ssdm name="mul_ln1118_406"/></StgValue>
</operation>

<operation id="934" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:205  %mul_ln1118_407 = mul i26 %sext_ln1116_407_cast, %sext_ln1118_407

]]></Node>
<StgValue><ssdm name="mul_ln1118_407"/></StgValue>
</operation>

<operation id="935" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:213  %mul_ln1118_408 = mul i26 %sext_ln1116_408_cast, %sext_ln1118_408

]]></Node>
<StgValue><ssdm name="mul_ln1118_408"/></StgValue>
</operation>

<operation id="936" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:219  %mul_ln1118_409 = mul i26 %sext_ln1116_409_cast, %sext_ln1118_409

]]></Node>
<StgValue><ssdm name="mul_ln1118_409"/></StgValue>
</operation>

<operation id="937" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:227  %mul_ln1118_410 = mul i26 %sext_ln1116_410_cast, %sext_ln1118_410

]]></Node>
<StgValue><ssdm name="mul_ln1118_410"/></StgValue>
</operation>

<operation id="938" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:233  %mul_ln1118_411 = mul i26 %sext_ln1116_411_cast, %sext_ln1118_411

]]></Node>
<StgValue><ssdm name="mul_ln1118_411"/></StgValue>
</operation>

<operation id="939" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:241  %mul_ln1118_412 = mul i26 %sext_ln1116_412_cast, %sext_ln1118_412

]]></Node>
<StgValue><ssdm name="mul_ln1118_412"/></StgValue>
</operation>

<operation id="940" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:247  %mul_ln1118_413 = mul i26 %sext_ln1116_413_cast, %sext_ln1118_413

]]></Node>
<StgValue><ssdm name="mul_ln1118_413"/></StgValue>
</operation>

<operation id="941" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:255  %mul_ln1118_414 = mul i26 %sext_ln1116_414_cast, %sext_ln1118_414

]]></Node>
<StgValue><ssdm name="mul_ln1118_414"/></StgValue>
</operation>

<operation id="942" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:261  %mul_ln1118_415 = mul i26 %sext_ln1116_415_cast, %sext_ln1118_415

]]></Node>
<StgValue><ssdm name="mul_ln1118_415"/></StgValue>
</operation>

<operation id="943" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:269  %mul_ln1118_416 = mul i26 %sext_ln1116_416_cast, %sext_ln1118_416

]]></Node>
<StgValue><ssdm name="mul_ln1118_416"/></StgValue>
</operation>

<operation id="944" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:275  %mul_ln1118_417 = mul i26 %sext_ln1116_417_cast, %sext_ln1118_417

]]></Node>
<StgValue><ssdm name="mul_ln1118_417"/></StgValue>
</operation>

<operation id="945" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:283  %mul_ln1118_418 = mul i26 %sext_ln1116_418_cast, %sext_ln1118_418

]]></Node>
<StgValue><ssdm name="mul_ln1118_418"/></StgValue>
</operation>

<operation id="946" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:289  %mul_ln1118_419 = mul i26 %sext_ln1116_419_cast, %sext_ln1118_419

]]></Node>
<StgValue><ssdm name="mul_ln1118_419"/></StgValue>
</operation>

<operation id="947" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:297  %mul_ln1118_420 = mul i26 %sext_ln1116_420_cast, %sext_ln1118_420

]]></Node>
<StgValue><ssdm name="mul_ln1118_420"/></StgValue>
</operation>

<operation id="948" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:303  %mul_ln1118_421 = mul i26 %sext_ln1116_421_cast, %sext_ln1118_421

]]></Node>
<StgValue><ssdm name="mul_ln1118_421"/></StgValue>
</operation>

<operation id="949" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:311  %mul_ln1118_422 = mul i26 %sext_ln1116_422_cast, %sext_ln1118_422

]]></Node>
<StgValue><ssdm name="mul_ln1118_422"/></StgValue>
</operation>

<operation id="950" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:317  %mul_ln1118_423 = mul i26 %sext_ln1116_423_cast, %sext_ln1118_423

]]></Node>
<StgValue><ssdm name="mul_ln1118_423"/></StgValue>
</operation>

<operation id="951" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:325  %mul_ln1118_424 = mul i26 %sext_ln1116_424_cast, %sext_ln1118_424

]]></Node>
<StgValue><ssdm name="mul_ln1118_424"/></StgValue>
</operation>

<operation id="952" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:331  %mul_ln1118_425 = mul i26 %sext_ln1116_425_cast, %sext_ln1118_425

]]></Node>
<StgValue><ssdm name="mul_ln1118_425"/></StgValue>
</operation>

<operation id="953" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:339  %mul_ln1118_426 = mul i26 %sext_ln1116_426_cast, %sext_ln1118_426

]]></Node>
<StgValue><ssdm name="mul_ln1118_426"/></StgValue>
</operation>

<operation id="954" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:345  %mul_ln1118_427 = mul i26 %sext_ln1116_427_cast, %sext_ln1118_427

]]></Node>
<StgValue><ssdm name="mul_ln1118_427"/></StgValue>
</operation>

<operation id="955" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:353  %mul_ln1118_428 = mul i26 %sext_ln1116_428_cast, %sext_ln1118_428

]]></Node>
<StgValue><ssdm name="mul_ln1118_428"/></StgValue>
</operation>

<operation id="956" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:359  %mul_ln1118_429 = mul i26 %sext_ln1116_429_cast, %sext_ln1118_429

]]></Node>
<StgValue><ssdm name="mul_ln1118_429"/></StgValue>
</operation>

<operation id="957" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:367  %mul_ln1118_430 = mul i26 %sext_ln1116_430_cast, %sext_ln1118_430

]]></Node>
<StgValue><ssdm name="mul_ln1118_430"/></StgValue>
</operation>

<operation id="958" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:373  %mul_ln1118_431 = mul i26 %sext_ln1116_431_cast, %sext_ln1118_431

]]></Node>
<StgValue><ssdm name="mul_ln1118_431"/></StgValue>
</operation>

<operation id="959" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:381  %mul_ln1118_432 = mul i26 %sext_ln1116_432_cast, %sext_ln1118_432

]]></Node>
<StgValue><ssdm name="mul_ln1118_432"/></StgValue>
</operation>

<operation id="960" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:387  %mul_ln1118_433 = mul i26 %sext_ln1116_433_cast, %sext_ln1118_433

]]></Node>
<StgValue><ssdm name="mul_ln1118_433"/></StgValue>
</operation>

<operation id="961" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:395  %mul_ln1118_434 = mul i26 %sext_ln1116_434_cast, %sext_ln1118_434

]]></Node>
<StgValue><ssdm name="mul_ln1118_434"/></StgValue>
</operation>

<operation id="962" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:401  %mul_ln1118_435 = mul i26 %sext_ln1116_435_cast, %sext_ln1118_435

]]></Node>
<StgValue><ssdm name="mul_ln1118_435"/></StgValue>
</operation>

<operation id="963" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:409  %mul_ln1118_436 = mul i26 %sext_ln1116_436_cast, %sext_ln1118_436

]]></Node>
<StgValue><ssdm name="mul_ln1118_436"/></StgValue>
</operation>

<operation id="964" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:415  %mul_ln1118_437 = mul i26 %sext_ln1116_437_cast, %sext_ln1118_437

]]></Node>
<StgValue><ssdm name="mul_ln1118_437"/></StgValue>
</operation>

<operation id="965" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:423  %mul_ln1118_438 = mul i26 %sext_ln1116_438_cast, %sext_ln1118_438

]]></Node>
<StgValue><ssdm name="mul_ln1118_438"/></StgValue>
</operation>

<operation id="966" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:429  %mul_ln1118_439 = mul i26 %sext_ln1116_439_cast, %sext_ln1118_439

]]></Node>
<StgValue><ssdm name="mul_ln1118_439"/></StgValue>
</operation>

<operation id="967" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:437  %mul_ln1118_440 = mul i26 %sext_ln1116_440_cast, %sext_ln1118_440

]]></Node>
<StgValue><ssdm name="mul_ln1118_440"/></StgValue>
</operation>

<operation id="968" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:443  %mul_ln1118_441 = mul i26 %sext_ln1116_441_cast, %sext_ln1118_441

]]></Node>
<StgValue><ssdm name="mul_ln1118_441"/></StgValue>
</operation>

<operation id="969" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:451  %mul_ln1118_442 = mul i26 %sext_ln1116_442_cast, %sext_ln1118_442

]]></Node>
<StgValue><ssdm name="mul_ln1118_442"/></StgValue>
</operation>

<operation id="970" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:457  %mul_ln1118_443 = mul i26 %sext_ln1116_443_cast, %sext_ln1118_443

]]></Node>
<StgValue><ssdm name="mul_ln1118_443"/></StgValue>
</operation>

<operation id="971" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:465  %mul_ln1118_444 = mul i26 %sext_ln1116_444_cast, %sext_ln1118_444

]]></Node>
<StgValue><ssdm name="mul_ln1118_444"/></StgValue>
</operation>

<operation id="972" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:471  %mul_ln1118_445 = mul i26 %sext_ln1116_445_cast, %sext_ln1118_445

]]></Node>
<StgValue><ssdm name="mul_ln1118_445"/></StgValue>
</operation>

<operation id="973" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:479  %mul_ln1118_446 = mul i26 %sext_ln1116_446_cast, %sext_ln1118_446

]]></Node>
<StgValue><ssdm name="mul_ln1118_446"/></StgValue>
</operation>

<operation id="974" st_id="9" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
ReuseLoop:485  %mul_ln1118_447 = mul i26 %sext_ln1116_447_cast, %sext_ln1118_447

]]></Node>
<StgValue><ssdm name="mul_ln1118_447"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="975" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
ReuseLoop:1  %tmp_data_0_V_1167 = phi i16 [ -21, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin" ], [ %acc_0_V, %ReuseLoop ]

]]></Node>
<StgValue><ssdm name="tmp_data_0_V_1167"/></StgValue>
</operation>

<operation id="976" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
ReuseLoop:2  %tmp_data_1_V_865 = phi i16 [ -91, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin" ], [ %acc_1_V, %ReuseLoop ]

]]></Node>
<StgValue><ssdm name="tmp_data_1_V_865"/></StgValue>
</operation>

<operation id="977" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
ReuseLoop:3  %tmp_data_2_V_863 = phi i16 [ -118, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin" ], [ %acc_2_V, %ReuseLoop ]

]]></Node>
<StgValue><ssdm name="tmp_data_2_V_863"/></StgValue>
</operation>

<operation id="978" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
ReuseLoop:4  %tmp_data_3_V_861 = phi i16 [ -74, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin" ], [ %acc_3_V, %ReuseLoop ]

]]></Node>
<StgValue><ssdm name="tmp_data_3_V_861"/></StgValue>
</operation>

<operation id="979" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
ReuseLoop:5  %tmp_data_4_V_859 = phi i16 [ 19, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin" ], [ %acc_4_V, %ReuseLoop ]

]]></Node>
<StgValue><ssdm name="tmp_data_4_V_859"/></StgValue>
</operation>

<operation id="980" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
ReuseLoop:6  %tmp_data_5_V_857 = phi i16 [ -23, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin" ], [ %acc_5_V, %ReuseLoop ]

]]></Node>
<StgValue><ssdm name="tmp_data_5_V_857"/></StgValue>
</operation>

<operation id="981" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
ReuseLoop:7  %tmp_data_6_V_855 = phi i16 [ -96, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin" ], [ %acc_6_V, %ReuseLoop ]

]]></Node>
<StgValue><ssdm name="tmp_data_6_V_855"/></StgValue>
</operation>

<operation id="982" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
ReuseLoop:8  %tmp_data_7_V_853 = phi i16 [ -88, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin" ], [ %acc_7_V, %ReuseLoop ]

]]></Node>
<StgValue><ssdm name="tmp_data_7_V_853"/></StgValue>
</operation>

<operation id="983" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
ReuseLoop:9  %tmp_data_8_V_851 = phi i16 [ -63, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin" ], [ %acc_8_V, %ReuseLoop ]

]]></Node>
<StgValue><ssdm name="tmp_data_8_V_851"/></StgValue>
</operation>

<operation id="984" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
ReuseLoop:10  %tmp_data_9_V_849 = phi i16 [ -68, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin" ], [ %acc_9_V, %ReuseLoop ]

]]></Node>
<StgValue><ssdm name="tmp_data_9_V_849"/></StgValue>
</operation>

<operation id="985" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
ReuseLoop:11  %tmp_data_10_V_847 = phi i16 [ 47, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin" ], [ %acc_10_V, %ReuseLoop ]

]]></Node>
<StgValue><ssdm name="tmp_data_10_V_847"/></StgValue>
</operation>

<operation id="986" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
ReuseLoop:12  %tmp_data_11_V_845 = phi i16 [ 51, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin" ], [ %acc_11_V, %ReuseLoop ]

]]></Node>
<StgValue><ssdm name="tmp_data_11_V_845"/></StgValue>
</operation>

<operation id="987" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
ReuseLoop:13  %tmp_data_12_V_843 = phi i16 [ -91, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin" ], [ %acc_12_V, %ReuseLoop ]

]]></Node>
<StgValue><ssdm name="tmp_data_12_V_843"/></StgValue>
</operation>

<operation id="988" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
ReuseLoop:14  %tmp_data_13_V_841 = phi i16 [ 52, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin" ], [ %acc_13_V, %ReuseLoop ]

]]></Node>
<StgValue><ssdm name="tmp_data_13_V_841"/></StgValue>
</operation>

<operation id="989" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
ReuseLoop:15  %tmp_data_14_V_839 = phi i16 [ -116, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin" ], [ %acc_14_V, %ReuseLoop ]

]]></Node>
<StgValue><ssdm name="tmp_data_14_V_839"/></StgValue>
</operation>

<operation id="990" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
ReuseLoop:16  %tmp_data_15_V_837 = phi i16 [ -130, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin" ], [ %acc_15_V, %ReuseLoop ]

]]></Node>
<StgValue><ssdm name="tmp_data_15_V_837"/></StgValue>
</operation>

<operation id="991" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
ReuseLoop:17  %tmp_data_16_V_635 = phi i16 [ -98, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin" ], [ %acc_16_V, %ReuseLoop ]

]]></Node>
<StgValue><ssdm name="tmp_data_16_V_635"/></StgValue>
</operation>

<operation id="992" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
ReuseLoop:18  %tmp_data_17_V_633 = phi i16 [ -44, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin" ], [ %acc_17_V, %ReuseLoop ]

]]></Node>
<StgValue><ssdm name="tmp_data_17_V_633"/></StgValue>
</operation>

<operation id="993" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
ReuseLoop:19  %tmp_data_18_V_631 = phi i16 [ -78, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin" ], [ %acc_18_V, %ReuseLoop ]

]]></Node>
<StgValue><ssdm name="tmp_data_18_V_631"/></StgValue>
</operation>

<operation id="994" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
ReuseLoop:20  %tmp_data_19_V_629 = phi i16 [ -93, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin" ], [ %acc_19_V, %ReuseLoop ]

]]></Node>
<StgValue><ssdm name="tmp_data_19_V_629"/></StgValue>
</operation>

<operation id="995" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
ReuseLoop:21  %tmp_data_20_V_627 = phi i16 [ 51, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin" ], [ %acc_20_V, %ReuseLoop ]

]]></Node>
<StgValue><ssdm name="tmp_data_20_V_627"/></StgValue>
</operation>

<operation id="996" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
ReuseLoop:22  %tmp_data_21_V_625 = phi i16 [ -85, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin" ], [ %acc_21_V, %ReuseLoop ]

]]></Node>
<StgValue><ssdm name="tmp_data_21_V_625"/></StgValue>
</operation>

<operation id="997" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
ReuseLoop:23  %tmp_data_22_V_623 = phi i16 [ -63, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin" ], [ %acc_22_V, %ReuseLoop ]

]]></Node>
<StgValue><ssdm name="tmp_data_22_V_623"/></StgValue>
</operation>

<operation id="998" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
ReuseLoop:24  %tmp_data_23_V_621 = phi i16 [ -81, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin" ], [ %acc_23_V, %ReuseLoop ]

]]></Node>
<StgValue><ssdm name="tmp_data_23_V_621"/></StgValue>
</operation>

<operation id="999" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
ReuseLoop:25  %tmp_data_24_V_619 = phi i16 [ -116, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin" ], [ %acc_24_V, %ReuseLoop ]

]]></Node>
<StgValue><ssdm name="tmp_data_24_V_619"/></StgValue>
</operation>

<operation id="1000" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
ReuseLoop:26  %tmp_data_25_V_617 = phi i16 [ -92, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin" ], [ %acc_25_V, %ReuseLoop ]

]]></Node>
<StgValue><ssdm name="tmp_data_25_V_617"/></StgValue>
</operation>

<operation id="1001" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
ReuseLoop:27  %tmp_data_26_V_615 = phi i16 [ -138, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin" ], [ %acc_26_V, %ReuseLoop ]

]]></Node>
<StgValue><ssdm name="tmp_data_26_V_615"/></StgValue>
</operation>

<operation id="1002" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
ReuseLoop:28  %tmp_data_27_V_613 = phi i16 [ -75, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin" ], [ %acc_27_V, %ReuseLoop ]

]]></Node>
<StgValue><ssdm name="tmp_data_27_V_613"/></StgValue>
</operation>

<operation id="1003" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
ReuseLoop:29  %tmp_data_28_V_611 = phi i16 [ 61, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin" ], [ %acc_28_V, %ReuseLoop ]

]]></Node>
<StgValue><ssdm name="tmp_data_28_V_611"/></StgValue>
</operation>

<operation id="1004" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
ReuseLoop:30  %tmp_data_29_V_69 = phi i16 [ -93, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin" ], [ %acc_29_V, %ReuseLoop ]

]]></Node>
<StgValue><ssdm name="tmp_data_29_V_69"/></StgValue>
</operation>

<operation id="1005" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
ReuseLoop:31  %tmp_data_30_V_67 = phi i16 [ 60, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin" ], [ %acc_30_V, %ReuseLoop ]

]]></Node>
<StgValue><ssdm name="tmp_data_30_V_67"/></StgValue>
</operation>

<operation id="1006" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
ReuseLoop:32  %tmp_data_31_V_65 = phi i16 [ -100, %"nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_begin" ], [ %acc_31_V, %ReuseLoop ]

]]></Node>
<StgValue><ssdm name="tmp_data_31_V_65"/></StgValue>
</operation>

<operation id="1007" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
ReuseLoop:33  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str33) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln64"/></StgValue>
</operation>

<operation id="1008" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
ReuseLoop:34  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str33)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="1009" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
ReuseLoop:35  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln65"/></StgValue>
</operation>

<operation id="1010" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:45  %trunc_ln5 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>

<operation id="1011" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:52  %trunc_ln708_s = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_385, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_s"/></StgValue>
</operation>

<operation id="1012" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:53  %add_ln703 = add i16 %trunc_ln708_s, %trunc_ln5

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="1013" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:54  %acc_0_V = add i16 %tmp_data_0_V_1167, %add_ln703

]]></Node>
<StgValue><ssdm name="acc_0_V"/></StgValue>
</operation>

<operation id="1014" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:60  %trunc_ln708_383 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_386, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_383"/></StgValue>
</operation>

<operation id="1015" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:66  %trunc_ln708_384 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_387, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_384"/></StgValue>
</operation>

<operation id="1016" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:67  %add_ln703_386 = add i16 %trunc_ln708_384, %trunc_ln708_383

]]></Node>
<StgValue><ssdm name="add_ln703_386"/></StgValue>
</operation>

<operation id="1017" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:68  %acc_1_V = add i16 %tmp_data_1_V_865, %add_ln703_386

]]></Node>
<StgValue><ssdm name="acc_1_V"/></StgValue>
</operation>

<operation id="1018" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:74  %trunc_ln708_385 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_388, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_385"/></StgValue>
</operation>

<operation id="1019" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:80  %trunc_ln708_386 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_389, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_386"/></StgValue>
</operation>

<operation id="1020" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:81  %add_ln703_388 = add i16 %trunc_ln708_386, %trunc_ln708_385

]]></Node>
<StgValue><ssdm name="add_ln703_388"/></StgValue>
</operation>

<operation id="1021" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:82  %acc_2_V = add i16 %tmp_data_2_V_863, %add_ln703_388

]]></Node>
<StgValue><ssdm name="acc_2_V"/></StgValue>
</operation>

<operation id="1022" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:88  %trunc_ln708_387 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_390, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_387"/></StgValue>
</operation>

<operation id="1023" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:94  %trunc_ln708_388 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_391, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_388"/></StgValue>
</operation>

<operation id="1024" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:95  %add_ln703_390 = add i16 %trunc_ln708_388, %trunc_ln708_387

]]></Node>
<StgValue><ssdm name="add_ln703_390"/></StgValue>
</operation>

<operation id="1025" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:96  %acc_3_V = add i16 %tmp_data_3_V_861, %add_ln703_390

]]></Node>
<StgValue><ssdm name="acc_3_V"/></StgValue>
</operation>

<operation id="1026" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:102  %trunc_ln708_389 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_392, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_389"/></StgValue>
</operation>

<operation id="1027" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:108  %trunc_ln708_390 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_393, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_390"/></StgValue>
</operation>

<operation id="1028" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:109  %add_ln703_392 = add i16 %trunc_ln708_390, %trunc_ln708_389

]]></Node>
<StgValue><ssdm name="add_ln703_392"/></StgValue>
</operation>

<operation id="1029" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:110  %acc_4_V = add i16 %tmp_data_4_V_859, %add_ln703_392

]]></Node>
<StgValue><ssdm name="acc_4_V"/></StgValue>
</operation>

<operation id="1030" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:116  %trunc_ln708_391 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_394, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_391"/></StgValue>
</operation>

<operation id="1031" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:122  %trunc_ln708_392 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_395, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_392"/></StgValue>
</operation>

<operation id="1032" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:123  %add_ln703_394 = add i16 %trunc_ln708_392, %trunc_ln708_391

]]></Node>
<StgValue><ssdm name="add_ln703_394"/></StgValue>
</operation>

<operation id="1033" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:124  %acc_5_V = add i16 %tmp_data_5_V_857, %add_ln703_394

]]></Node>
<StgValue><ssdm name="acc_5_V"/></StgValue>
</operation>

<operation id="1034" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:130  %trunc_ln708_393 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_396, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_393"/></StgValue>
</operation>

<operation id="1035" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:136  %trunc_ln708_394 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_397, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_394"/></StgValue>
</operation>

<operation id="1036" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:137  %add_ln703_396 = add i16 %trunc_ln708_394, %trunc_ln708_393

]]></Node>
<StgValue><ssdm name="add_ln703_396"/></StgValue>
</operation>

<operation id="1037" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:138  %acc_6_V = add i16 %tmp_data_6_V_855, %add_ln703_396

]]></Node>
<StgValue><ssdm name="acc_6_V"/></StgValue>
</operation>

<operation id="1038" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:144  %trunc_ln708_395 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_398, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_395"/></StgValue>
</operation>

<operation id="1039" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:150  %trunc_ln708_396 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_399, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_396"/></StgValue>
</operation>

<operation id="1040" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:151  %add_ln703_398 = add i16 %trunc_ln708_396, %trunc_ln708_395

]]></Node>
<StgValue><ssdm name="add_ln703_398"/></StgValue>
</operation>

<operation id="1041" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:152  %acc_7_V = add i16 %tmp_data_7_V_853, %add_ln703_398

]]></Node>
<StgValue><ssdm name="acc_7_V"/></StgValue>
</operation>

<operation id="1042" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:158  %trunc_ln708_397 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_400, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_397"/></StgValue>
</operation>

<operation id="1043" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:164  %trunc_ln708_398 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_401, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_398"/></StgValue>
</operation>

<operation id="1044" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:165  %add_ln703_400 = add i16 %trunc_ln708_398, %trunc_ln708_397

]]></Node>
<StgValue><ssdm name="add_ln703_400"/></StgValue>
</operation>

<operation id="1045" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:166  %acc_8_V = add i16 %tmp_data_8_V_851, %add_ln703_400

]]></Node>
<StgValue><ssdm name="acc_8_V"/></StgValue>
</operation>

<operation id="1046" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:172  %trunc_ln708_399 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_402, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_399"/></StgValue>
</operation>

<operation id="1047" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:178  %trunc_ln708_400 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_403, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_400"/></StgValue>
</operation>

<operation id="1048" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:179  %add_ln703_402 = add i16 %trunc_ln708_400, %trunc_ln708_399

]]></Node>
<StgValue><ssdm name="add_ln703_402"/></StgValue>
</operation>

<operation id="1049" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:180  %acc_9_V = add i16 %tmp_data_9_V_849, %add_ln703_402

]]></Node>
<StgValue><ssdm name="acc_9_V"/></StgValue>
</operation>

<operation id="1050" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:186  %trunc_ln708_401 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_404, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_401"/></StgValue>
</operation>

<operation id="1051" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:192  %trunc_ln708_402 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_405, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_402"/></StgValue>
</operation>

<operation id="1052" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:193  %add_ln703_404 = add i16 %trunc_ln708_402, %trunc_ln708_401

]]></Node>
<StgValue><ssdm name="add_ln703_404"/></StgValue>
</operation>

<operation id="1053" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:194  %acc_10_V = add i16 %tmp_data_10_V_847, %add_ln703_404

]]></Node>
<StgValue><ssdm name="acc_10_V"/></StgValue>
</operation>

<operation id="1054" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:200  %trunc_ln708_403 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_406, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_403"/></StgValue>
</operation>

<operation id="1055" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:206  %trunc_ln708_404 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_407, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_404"/></StgValue>
</operation>

<operation id="1056" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:207  %add_ln703_406 = add i16 %trunc_ln708_404, %trunc_ln708_403

]]></Node>
<StgValue><ssdm name="add_ln703_406"/></StgValue>
</operation>

<operation id="1057" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:208  %acc_11_V = add i16 %tmp_data_11_V_845, %add_ln703_406

]]></Node>
<StgValue><ssdm name="acc_11_V"/></StgValue>
</operation>

<operation id="1058" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:214  %trunc_ln708_405 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_408, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_405"/></StgValue>
</operation>

<operation id="1059" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:220  %trunc_ln708_406 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_409, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_406"/></StgValue>
</operation>

<operation id="1060" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:221  %add_ln703_408 = add i16 %trunc_ln708_406, %trunc_ln708_405

]]></Node>
<StgValue><ssdm name="add_ln703_408"/></StgValue>
</operation>

<operation id="1061" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:222  %acc_12_V = add i16 %tmp_data_12_V_843, %add_ln703_408

]]></Node>
<StgValue><ssdm name="acc_12_V"/></StgValue>
</operation>

<operation id="1062" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:228  %trunc_ln708_407 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_410, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_407"/></StgValue>
</operation>

<operation id="1063" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:234  %trunc_ln708_408 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_411, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_408"/></StgValue>
</operation>

<operation id="1064" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:235  %add_ln703_410 = add i16 %trunc_ln708_408, %trunc_ln708_407

]]></Node>
<StgValue><ssdm name="add_ln703_410"/></StgValue>
</operation>

<operation id="1065" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:236  %acc_13_V = add i16 %tmp_data_13_V_841, %add_ln703_410

]]></Node>
<StgValue><ssdm name="acc_13_V"/></StgValue>
</operation>

<operation id="1066" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:242  %trunc_ln708_409 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_412, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_409"/></StgValue>
</operation>

<operation id="1067" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:248  %trunc_ln708_410 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_413, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_410"/></StgValue>
</operation>

<operation id="1068" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:249  %add_ln703_412 = add i16 %trunc_ln708_410, %trunc_ln708_409

]]></Node>
<StgValue><ssdm name="add_ln703_412"/></StgValue>
</operation>

<operation id="1069" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:250  %acc_14_V = add i16 %tmp_data_14_V_839, %add_ln703_412

]]></Node>
<StgValue><ssdm name="acc_14_V"/></StgValue>
</operation>

<operation id="1070" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:256  %trunc_ln708_411 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_414, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_411"/></StgValue>
</operation>

<operation id="1071" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:262  %trunc_ln708_412 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_415, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_412"/></StgValue>
</operation>

<operation id="1072" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:263  %add_ln703_414 = add i16 %trunc_ln708_412, %trunc_ln708_411

]]></Node>
<StgValue><ssdm name="add_ln703_414"/></StgValue>
</operation>

<operation id="1073" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:264  %acc_15_V = add i16 %tmp_data_15_V_837, %add_ln703_414

]]></Node>
<StgValue><ssdm name="acc_15_V"/></StgValue>
</operation>

<operation id="1074" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:270  %trunc_ln708_413 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_416, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_413"/></StgValue>
</operation>

<operation id="1075" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:276  %trunc_ln708_414 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_417, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_414"/></StgValue>
</operation>

<operation id="1076" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:277  %add_ln703_416 = add i16 %trunc_ln708_414, %trunc_ln708_413

]]></Node>
<StgValue><ssdm name="add_ln703_416"/></StgValue>
</operation>

<operation id="1077" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:278  %acc_16_V = add i16 %tmp_data_16_V_635, %add_ln703_416

]]></Node>
<StgValue><ssdm name="acc_16_V"/></StgValue>
</operation>

<operation id="1078" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:284  %trunc_ln708_415 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_418, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_415"/></StgValue>
</operation>

<operation id="1079" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:290  %trunc_ln708_416 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_419, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_416"/></StgValue>
</operation>

<operation id="1080" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:291  %add_ln703_418 = add i16 %trunc_ln708_416, %trunc_ln708_415

]]></Node>
<StgValue><ssdm name="add_ln703_418"/></StgValue>
</operation>

<operation id="1081" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:292  %acc_17_V = add i16 %tmp_data_17_V_633, %add_ln703_418

]]></Node>
<StgValue><ssdm name="acc_17_V"/></StgValue>
</operation>

<operation id="1082" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:298  %trunc_ln708_417 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_420, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_417"/></StgValue>
</operation>

<operation id="1083" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:304  %trunc_ln708_418 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_421, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_418"/></StgValue>
</operation>

<operation id="1084" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:305  %add_ln703_420 = add i16 %trunc_ln708_418, %trunc_ln708_417

]]></Node>
<StgValue><ssdm name="add_ln703_420"/></StgValue>
</operation>

<operation id="1085" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:306  %acc_18_V = add i16 %tmp_data_18_V_631, %add_ln703_420

]]></Node>
<StgValue><ssdm name="acc_18_V"/></StgValue>
</operation>

<operation id="1086" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:312  %trunc_ln708_419 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_422, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_419"/></StgValue>
</operation>

<operation id="1087" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:318  %trunc_ln708_420 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_423, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_420"/></StgValue>
</operation>

<operation id="1088" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:319  %add_ln703_422 = add i16 %trunc_ln708_420, %trunc_ln708_419

]]></Node>
<StgValue><ssdm name="add_ln703_422"/></StgValue>
</operation>

<operation id="1089" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:320  %acc_19_V = add i16 %tmp_data_19_V_629, %add_ln703_422

]]></Node>
<StgValue><ssdm name="acc_19_V"/></StgValue>
</operation>

<operation id="1090" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:326  %trunc_ln708_421 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_424, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_421"/></StgValue>
</operation>

<operation id="1091" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:332  %trunc_ln708_422 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_425, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_422"/></StgValue>
</operation>

<operation id="1092" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:333  %add_ln703_424 = add i16 %trunc_ln708_422, %trunc_ln708_421

]]></Node>
<StgValue><ssdm name="add_ln703_424"/></StgValue>
</operation>

<operation id="1093" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:334  %acc_20_V = add i16 %tmp_data_20_V_627, %add_ln703_424

]]></Node>
<StgValue><ssdm name="acc_20_V"/></StgValue>
</operation>

<operation id="1094" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:340  %trunc_ln708_423 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_426, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_423"/></StgValue>
</operation>

<operation id="1095" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:346  %trunc_ln708_424 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_427, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_424"/></StgValue>
</operation>

<operation id="1096" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:347  %add_ln703_426 = add i16 %trunc_ln708_424, %trunc_ln708_423

]]></Node>
<StgValue><ssdm name="add_ln703_426"/></StgValue>
</operation>

<operation id="1097" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:348  %acc_21_V = add i16 %tmp_data_21_V_625, %add_ln703_426

]]></Node>
<StgValue><ssdm name="acc_21_V"/></StgValue>
</operation>

<operation id="1098" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:354  %trunc_ln708_425 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_428, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_425"/></StgValue>
</operation>

<operation id="1099" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:360  %trunc_ln708_426 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_429, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_426"/></StgValue>
</operation>

<operation id="1100" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:361  %add_ln703_428 = add i16 %trunc_ln708_426, %trunc_ln708_425

]]></Node>
<StgValue><ssdm name="add_ln703_428"/></StgValue>
</operation>

<operation id="1101" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:362  %acc_22_V = add i16 %tmp_data_22_V_623, %add_ln703_428

]]></Node>
<StgValue><ssdm name="acc_22_V"/></StgValue>
</operation>

<operation id="1102" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:368  %trunc_ln708_427 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_430, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_427"/></StgValue>
</operation>

<operation id="1103" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:374  %trunc_ln708_428 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_431, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_428"/></StgValue>
</operation>

<operation id="1104" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:375  %add_ln703_430 = add i16 %trunc_ln708_428, %trunc_ln708_427

]]></Node>
<StgValue><ssdm name="add_ln703_430"/></StgValue>
</operation>

<operation id="1105" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:376  %acc_23_V = add i16 %tmp_data_23_V_621, %add_ln703_430

]]></Node>
<StgValue><ssdm name="acc_23_V"/></StgValue>
</operation>

<operation id="1106" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:382  %trunc_ln708_429 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_432, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_429"/></StgValue>
</operation>

<operation id="1107" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:388  %trunc_ln708_430 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_433, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_430"/></StgValue>
</operation>

<operation id="1108" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:389  %add_ln703_432 = add i16 %trunc_ln708_430, %trunc_ln708_429

]]></Node>
<StgValue><ssdm name="add_ln703_432"/></StgValue>
</operation>

<operation id="1109" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:390  %acc_24_V = add i16 %tmp_data_24_V_619, %add_ln703_432

]]></Node>
<StgValue><ssdm name="acc_24_V"/></StgValue>
</operation>

<operation id="1110" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:396  %trunc_ln708_431 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_434, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_431"/></StgValue>
</operation>

<operation id="1111" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:402  %trunc_ln708_432 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_435, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_432"/></StgValue>
</operation>

<operation id="1112" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:403  %add_ln703_434 = add i16 %trunc_ln708_432, %trunc_ln708_431

]]></Node>
<StgValue><ssdm name="add_ln703_434"/></StgValue>
</operation>

<operation id="1113" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:404  %acc_25_V = add i16 %tmp_data_25_V_617, %add_ln703_434

]]></Node>
<StgValue><ssdm name="acc_25_V"/></StgValue>
</operation>

<operation id="1114" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:410  %trunc_ln708_433 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_436, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_433"/></StgValue>
</operation>

<operation id="1115" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:416  %trunc_ln708_434 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_437, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_434"/></StgValue>
</operation>

<operation id="1116" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:417  %add_ln703_436 = add i16 %trunc_ln708_434, %trunc_ln708_433

]]></Node>
<StgValue><ssdm name="add_ln703_436"/></StgValue>
</operation>

<operation id="1117" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:418  %acc_26_V = add i16 %tmp_data_26_V_615, %add_ln703_436

]]></Node>
<StgValue><ssdm name="acc_26_V"/></StgValue>
</operation>

<operation id="1118" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:424  %trunc_ln708_435 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_438, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_435"/></StgValue>
</operation>

<operation id="1119" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:430  %trunc_ln708_436 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_439, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_436"/></StgValue>
</operation>

<operation id="1120" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:431  %add_ln703_438 = add i16 %trunc_ln708_436, %trunc_ln708_435

]]></Node>
<StgValue><ssdm name="add_ln703_438"/></StgValue>
</operation>

<operation id="1121" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:432  %acc_27_V = add i16 %tmp_data_27_V_613, %add_ln703_438

]]></Node>
<StgValue><ssdm name="acc_27_V"/></StgValue>
</operation>

<operation id="1122" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:438  %trunc_ln708_437 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_440, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_437"/></StgValue>
</operation>

<operation id="1123" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:444  %trunc_ln708_438 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_441, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_438"/></StgValue>
</operation>

<operation id="1124" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:445  %add_ln703_440 = add i16 %trunc_ln708_438, %trunc_ln708_437

]]></Node>
<StgValue><ssdm name="add_ln703_440"/></StgValue>
</operation>

<operation id="1125" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:446  %acc_28_V = add i16 %tmp_data_28_V_611, %add_ln703_440

]]></Node>
<StgValue><ssdm name="acc_28_V"/></StgValue>
</operation>

<operation id="1126" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:452  %trunc_ln708_439 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_442, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_439"/></StgValue>
</operation>

<operation id="1127" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:458  %trunc_ln708_440 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_443, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_440"/></StgValue>
</operation>

<operation id="1128" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:459  %add_ln703_442 = add i16 %trunc_ln708_440, %trunc_ln708_439

]]></Node>
<StgValue><ssdm name="add_ln703_442"/></StgValue>
</operation>

<operation id="1129" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:460  %acc_29_V = add i16 %tmp_data_29_V_69, %add_ln703_442

]]></Node>
<StgValue><ssdm name="acc_29_V"/></StgValue>
</operation>

<operation id="1130" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:466  %trunc_ln708_441 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_444, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_441"/></StgValue>
</operation>

<operation id="1131" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:472  %trunc_ln708_442 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_445, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_442"/></StgValue>
</operation>

<operation id="1132" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:473  %add_ln703_444 = add i16 %trunc_ln708_442, %trunc_ln708_441

]]></Node>
<StgValue><ssdm name="add_ln703_444"/></StgValue>
</operation>

<operation id="1133" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:474  %acc_30_V = add i16 %tmp_data_30_V_67, %add_ln703_444

]]></Node>
<StgValue><ssdm name="acc_30_V"/></StgValue>
</operation>

<operation id="1134" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:480  %trunc_ln708_443 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_446, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_443"/></StgValue>
</operation>

<operation id="1135" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
ReuseLoop:486  %trunc_ln708_444 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %mul_ln1118_447, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="trunc_ln708_444"/></StgValue>
</operation>

<operation id="1136" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:487  %add_ln703_446 = add i16 %trunc_ln708_444, %trunc_ln708_443

]]></Node>
<StgValue><ssdm name="add_ln703_446"/></StgValue>
</operation>

<operation id="1137" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
ReuseLoop:488  %acc_31_V = add i16 %tmp_data_31_V_65, %add_ln703_446

]]></Node>
<StgValue><ssdm name="acc_31_V"/></StgValue>
</operation>

<operation id="1138" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
ReuseLoop:489  %empty_842 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str33, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_842"/></StgValue>
</operation>

<operation id="1139" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
ReuseLoop:491  %empty_843 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 40, i64 40, i64 40)

]]></Node>
<StgValue><ssdm name="empty_843"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="1140" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_end:0  %rend4_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionEnd([138 x i8]* @nnet_KD_KD_dense_resource_MD_ap_fixed_MD_16_MC_AC_6_MC_AC_1, i32 %rbegin3_i_i_i) nounwind

]]></Node>
<StgValue><ssdm name="rend4_i_i_i"/></StgValue>
</operation>

<operation id="1141" st_id="11" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_end:1  call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P.i16P(i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V, i16* %res_V_data_5_V, i16* %res_V_data_6_V, i16* %res_V_data_7_V, i16* %res_V_data_8_V, i16* %res_V_data_9_V, i16* %res_V_data_10_V, i16* %res_V_data_11_V, i16* %res_V_data_12_V, i16* %res_V_data_13_V, i16* %res_V_data_14_V, i16* %res_V_data_15_V, i16* %res_V_data_16_V, i16* %res_V_data_17_V, i16* %res_V_data_18_V, i16* %res_V_data_19_V, i16* %res_V_data_20_V, i16* %res_V_data_21_V, i16* %res_V_data_22_V, i16* %res_V_data_23_V, i16* %res_V_data_24_V, i16* %res_V_data_25_V, i16* %res_V_data_26_V, i16* %res_V_data_27_V, i16* %res_V_data_28_V, i16* %res_V_data_29_V, i16* %res_V_data_30_V, i16* %res_V_data_31_V, i16 %acc_0_V, i16 %acc_1_V, i16 %acc_2_V, i16 %acc_3_V, i16 %acc_4_V, i16 %acc_5_V, i16 %acc_6_V, i16 %acc_7_V, i16 %acc_8_V, i16 %acc_9_V, i16 %acc_10_V, i16 %acc_11_V, i16 %acc_12_V, i16 %acc_13_V, i16 %acc_14_V, i16 %acc_15_V, i16 %acc_16_V, i16 %acc_17_V, i16 %acc_18_V, i16 %acc_19_V, i16 %acc_20_V, i16 %acc_21_V, i16 %acc_22_V, i16 %acc_23_V, i16 %acc_24_V, i16 %acc_25_V, i16 %acc_26_V, i16 %acc_27_V, i16 %acc_28_V, i16 %acc_29_V, i16 %acc_30_V, i16 %acc_31_V)

]]></Node>
<StgValue><ssdm name="write_ln109"/></StgValue>
</operation>

<operation id="1142" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="p_Result_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="0" op_0_bw="0">
<![CDATA[
nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>.region_end:2  br label %ReadInputWidth_end

]]></Node>
<StgValue><ssdm name="br_ln144"/></StgValue>
</operation>

<operation id="1143" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
ReadInputWidth_end:0  %empty_844 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str47, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_844"/></StgValue>
</operation>

<operation id="1144" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
ReadInputWidth_end:1  %icmp_ln49 = icmp eq i6 %wp_idx70, -16

]]></Node>
<StgValue><ssdm name="icmp_ln49"/></StgValue>
</operation>

<operation id="1145" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
ReadInputWidth_end:2  %empty_845 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 49, i64 49, i64 49)

]]></Node>
<StgValue><ssdm name="empty_845"/></StgValue>
</operation>

<operation id="1146" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ReadInputWidth_end:3  br i1 %icmp_ln49, label %"conv_1d_encoded_cl<array<ap_fixed<16, 6, 5, 3, 0>, 16u>, array<ap_fixed<16, 6, 5, 3, 0>, 32u>, config5>.exit", label %ReadInputWidth_begin

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="1147" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="0">
<![CDATA[
conv_1d_encoded_cl<array<ap_fixed<16, 6, 5, 3, 0>, 16u>, array<ap_fixed<16, 6, 5, 3, 0>, 32u>, config5>.exit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln93"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
