0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/Corne/Documents/MEGA/4. Semester/Digital/SPI_Assignment/FPGA_1_MASTER/FPGA_1_MASTER.gen/sources_1/bd/Master/hdl/Master_wrapper.vhd,1715936723,vhdl,,,,master_wrapper,,,,,,,,
C:/Users/Corne/Documents/MEGA/4. Semester/Digital/SPI_Assignment/FPGA_1_MASTER/FPGA_1_MASTER.ip_user_files/bd/Master/ip/Master_AND_gate_0_0/sim/Master_AND_gate_0_0.vhd,1715782577,vhdl,,,,master_and_gate_0_0,,,,,,,,
C:/Users/Corne/Documents/MEGA/4. Semester/Digital/SPI_Assignment/FPGA_1_MASTER/FPGA_1_MASTER.ip_user_files/bd/Master/ip/Master_AND_gate_0_1/sim/Master_AND_gate_0_1.vhd,1715782578,vhdl,,,,master_and_gate_0_1,,,,,,,,
C:/Users/Corne/Documents/MEGA/4. Semester/Digital/SPI_Assignment/FPGA_1_MASTER/FPGA_1_MASTER.ip_user_files/bd/Master/ip/Master_Chip_Select_0_0/sim/Master_Chip_Select_0_0.vhd,1715782893,vhdl,,,,master_chip_select_0_0,,,,,,,,
C:/Users/Corne/Documents/MEGA/4. Semester/Digital/SPI_Assignment/FPGA_1_MASTER/FPGA_1_MASTER.ip_user_files/bd/Master/ip/Master_NOT_gate_0_0/sim/Master_NOT_gate_0_0.vhd,1715782577,vhdl,,,,master_not_gate_0_0,,,,,,,,
C:/Users/Corne/Documents/MEGA/4. Semester/Digital/SPI_Assignment/FPGA_1_MASTER/FPGA_1_MASTER.ip_user_files/bd/Master/ip/Master_NOT_gate_0_1/sim/Master_NOT_gate_0_1.vhd,1715782578,vhdl,,,,master_not_gate_0_1,,,,,,,,
C:/Users/Corne/Documents/MEGA/4. Semester/Digital/SPI_Assignment/FPGA_1_MASTER/FPGA_1_MASTER.ip_user_files/bd/Master/ip/Master_clock_div_0_0/sim/Master_clock_div_0_0.vhd,1715782577,vhdl,,,,master_clock_div_0_0,,,,,,,,
C:/Users/Corne/Documents/MEGA/4. Semester/Digital/SPI_Assignment/FPGA_1_MASTER/FPGA_1_MASTER.ip_user_files/bd/Master/ip/Master_clock_div_1_0/sim/Master_clock_div_1_0.vhd,1715782577,vhdl,,,,master_clock_div_1_0,,,,,,,,
C:/Users/Corne/Documents/MEGA/4. Semester/Digital/SPI_Assignment/FPGA_1_MASTER/FPGA_1_MASTER.ip_user_files/bd/Master/ip/Master_latch_0_0/sim/Master_latch_0_0.vhd,1715782577,vhdl,,,,master_latch_0_0,,,,,,,,
C:/Users/Corne/Documents/MEGA/4. Semester/Digital/SPI_Assignment/FPGA_1_MASTER/FPGA_1_MASTER.ip_user_files/bd/Master/ip/Master_prescaler_0_0/sim/Master_prescaler_0_0.vhd,1715936007,vhdl,,,,master_prescaler_0_0,,,,,,,,
C:/Users/Corne/Documents/MEGA/4. Semester/Digital/SPI_Assignment/FPGA_1_MASTER/FPGA_1_MASTER.ip_user_files/bd/Master/ip/Master_rx_mod_0_0/sim/Master_rx_mod_0_0.vhd,1715782577,vhdl,,,,master_rx_mod_0_0,,,,,,,,
C:/Users/Corne/Documents/MEGA/4. Semester/Digital/SPI_Assignment/FPGA_1_MASTER/FPGA_1_MASTER.ip_user_files/bd/Master/ip/Master_shift_register_gener_0_0/sim/Master_shift_register_gener_0_0.vhd,1715782577,vhdl,,,,master_shift_register_gener_0_0,,,,,,,,
C:/Users/Corne/Documents/MEGA/4. Semester/Digital/SPI_Assignment/FPGA_1_MASTER/FPGA_1_MASTER.ip_user_files/bd/Master/ip/Master_tx_mod_0_0/sim/Master_tx_mod_0_0.vhd,1715782577,vhdl,,,,master_tx_mod_0_0,,,,,,,,
C:/Users/Corne/Documents/MEGA/4. Semester/Digital/SPI_Assignment/FPGA_1_MASTER/FPGA_1_MASTER.ip_user_files/bd/Master/sim/Master.vhd,1715936007,vhdl,,,,master,,,,,,,,
C:/Users/Corne/Documents/MEGA/4. Semester/Digital/SPI_Assignment/FPGA_1_MASTER/FPGA_1_MASTER.srcs/sources_1/new/Chip_Select.vhd,1715782859,vhdl,,,,chip_select,,,,,,,,
C:/Users/Corne/Documents/MEGA/4. Semester/Digital/rx_mod_rtl.vhd,1715678309,vhdl,,,,rx_mod,,,,,,,,
C:/Users/Corne/Documents/MEGA/4. Semester/Digital/tx_mod_fsm.vhd,1715678313,vhdl,,,,tx_mod,,,,,,,,
C:/Users/Corne/Documents/MEGA/4. Semester/Semesterprojekt/SPI_MASTER_tb.vhd,1715937363,vhdl,,,,spi_m_tb,,,,,,,,
C:/Users/Corne/Documents/MEGA/4. Semester/Semesterprojekt/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.srcs/sources_1/new/AND_gate.vhd,1712571047,vhdl,,,,and_gate,,,,,,,,
C:/Users/Corne/Documents/MEGA/4. Semester/Semesterprojekt/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.srcs/sources_1/new/NOT_gate.vhd,1712571047,vhdl,,,,not_gate,,,,,,,,
C:/Users/Corne/Documents/MEGA/4. Semester/Semesterprojekt/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.srcs/sources_1/new/clock_divider.vhd,1715691422,vhdl,,,,clock_div,,,,,,,,
C:/Users/Corne/Documents/MEGA/4. Semester/Semesterprojekt/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.srcs/sources_1/new/enable_counter.vhd,1715935966,vhdl,,,,prescaler,,,,,,,,
C:/Users/Corne/Documents/MEGA/4. Semester/Semesterprojekt/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.srcs/sources_1/new/latch.vhd,1714552989,vhdl,,,,latch,,,,,,,,
C:/Users/Corne/Documents/MEGA/4. Semester/Semesterprojekt/Semesterprojekt_4/FPGA_projekt/FPGA_projekt.srcs/sources_1/new/shift_register_generic.vhd,1714378077,vhdl,,,,shift_register_generic,,,,,,,,
