# RISC-V_edx_course
Building a RISC-V CPU core

Welcome!

Building a RISC-V CPU Core using TL-verilog on Makerchip platform.
https://makerchip.com/sandbox?code_url=https:%2F%2Fraw.githubusercontent.com%2Fstevehoover%2FLF-Building-a-RISC-V-CPU-Core%2Fmaster%2Frisc-v_shell.tlv

PC -LOGIC:
![image](https://github.com/AravindP87/RISC-V_edx_course/assets/43791223/592a421c-d2f0-41c0-9672-d74c2f1d5d82)

Instruction Memory and Decode Logic:
![image](https://github.com/AravindP87/RISC-V_edx_course/assets/43791223/fcd0f2e9-bce5-4350-91fa-f983101b184f)
![image](https://github.com/AravindP87/RISC-V_edx_course/assets/43791223/6d3d8208-7d01-4262-bba6-9a4822dd4103)
![image](https://github.com/AravindP87/RISC-V_edx_course/assets/43791223/beb788d9-4610-4401-ba78-d51cb5120653)

Register File Read:
Connecting the ports to inteface register file. chagnes are done at register file instantiation.
![image](https://github.com/AravindP87/RISC-V_edx_course/assets/43791223/7ba8103c-c968-44fb-a94d-0ea43b0142b6)


Arithmetic and Logic Unit:
![image](https://github.com/AravindP87/RISC-V_edx_course/assets/43791223/a569a182-3e2f-410c-b052-1644b7375948)

JMP and Branch Logic:

![image](https://github.com/AravindP87/RISC-V_edx_course/assets/43791223/b18802bd-bcf0-4d81-a733-0608de6c70eb)

Addressing Memory(load and store instructions):
Coneect the ports propertly to Dmem and add index computation for DMEM.

![image](https://github.com/AravindP87/RISC-V_edx_course/assets/43791223/986dd5bc-5915-4d9b-bc97-317130f9ccc9)

Final Solution:

![image](https://github.com/AravindP87/RISC-V_edx_course/assets/43791223/5a46abf7-dce2-4dae-8c4c-687b10dc5465)




