Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Mon Jun 19 16:34:16 2017
| Host         : Vlad running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file effects_loop_wrapper_timing_summary_routed.rpt -rpx effects_loop_wrapper_timing_summary_routed.rpx
| Design       : effects_loop_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: Switches[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Switches[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Switches[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Switches[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[0]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[0]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[0]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[10]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[10]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[10]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[11]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[11]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[11]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[12]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[12]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[12]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[13]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[13]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[13]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[14]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[14]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[14]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[15]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[15]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[15]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[16]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[16]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[16]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[17]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[17]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[17]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[18]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[18]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[18]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[19]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[19]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[19]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[1]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[1]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[1]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[20]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[20]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[20]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[21]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[21]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[21]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[22]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[22]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[22]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[23]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[23]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[23]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[24]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[24]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[24]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[25]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[25]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[25]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[26]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[26]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[26]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[27]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[27]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[27]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[28]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[28]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[28]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[29]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[29]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[29]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[2]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[2]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[2]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[30]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[30]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[30]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[31]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[31]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[31]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[3]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[3]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[3]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[4]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[4]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[4]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[5]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[5]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[5]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[6]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[6]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[6]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[7]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[7]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[7]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[8]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[8]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[8]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[9]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[9]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/Distortion_0/U0/y_reg[9]_P/C (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: effects_loop_i/MCLK_gen_0/U0/clk_sig_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[10]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[11]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[12]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[13]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[14]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[15]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[16]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[17]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[18]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[19]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[20]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[21]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[22]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[23]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[24]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[26]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[27]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[28]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[29]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[30]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[7]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[8]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: effects_loop_i/clk_slow_0/U0/clk_cntr_reg[16]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: effects_loop_i/clk_slow_0/U0/clk_cntr_reg[17]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: effects_loop_i/clk_slow_0/U0/clk_cntr_reg[18]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: effects_loop_i/clk_slow_0/U0/clk_cntr_reg[19]/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: effects_loop_i/clk_slow_0/U0/clk_cntr_reg[21]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/clk_slow_0/U0/clk_cntr_reg[24]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: effects_loop_i/control_0/U0/en_reg[0]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: effects_loop_i/control_0/U0/en_reg[1]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: effects_loop_i/control_0/U0/en_reg[2]/G (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: effects_loop_i/control_0/U0/en_reg[3]/G (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: effects_loop_i/control_0/U0/ok_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: effects_loop_i/control_0/U0/sele_reg[0]/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: effects_loop_i/control_0/U0/sele_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/delay_0/U0/count_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/delay_0/U0/count_reg[10]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/delay_0/U0/count_reg[11]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/delay_0/U0/count_reg[12]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/delay_0/U0/count_reg[13]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/delay_0/U0/count_reg[14]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/delay_0/U0/count_reg[15]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/delay_0/U0/count_reg[16]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/delay_0/U0/count_reg[17]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/delay_0/U0/count_reg[18]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/delay_0/U0/count_reg[19]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/delay_0/U0/count_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/delay_0/U0/count_reg[20]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/delay_0/U0/count_reg[21]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/delay_0/U0/count_reg[22]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/delay_0/U0/count_reg[23]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/delay_0/U0/count_reg[24]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/delay_0/U0/count_reg[25]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/delay_0/U0/count_reg[26]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/delay_0/U0/count_reg[27]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/delay_0/U0/count_reg[28]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/delay_0/U0/count_reg[29]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/delay_0/U0/count_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/delay_0/U0/count_reg[30]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/delay_0/U0/count_reg[31]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/delay_0/U0/count_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/delay_0/U0/count_reg[4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/delay_0/U0/count_reg[5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/delay_0/U0/count_reg[6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/delay_0/U0/count_reg[7]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/delay_0/U0/count_reg[8]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/delay_0/U0/count_reg[9]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[0]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[0]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[0]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[10]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[10]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[10]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[11]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[11]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[11]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[12]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[12]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[12]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[13]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[13]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[13]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[14]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[14]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[14]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[15]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[15]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[15]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[16]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[16]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[16]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[17]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[17]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[17]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[18]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[18]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[18]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[19]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[19]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[19]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[1]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[1]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[1]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[20]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[20]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[20]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[21]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[21]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[21]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[22]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[22]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[22]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[23]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[23]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[23]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[24]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[24]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[24]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[25]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[25]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[25]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[26]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[26]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[26]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[27]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[27]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[27]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[28]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[28]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[28]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[29]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[29]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[29]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[2]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[2]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[2]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[30]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[30]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[30]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[31]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[31]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[31]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[3]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[3]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[3]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[4]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[4]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[4]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[5]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[5]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[5]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[6]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[6]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[6]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[7]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[7]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[7]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[8]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[8]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[8]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[9]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[9]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/octaver_0/U0/y_reg[9]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int2_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int2_reg[10]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int2_reg[11]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int2_reg[12]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int2_reg[13]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int2_reg[14]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int2_reg[15]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int2_reg[16]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int2_reg[17]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int2_reg[18]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int2_reg[19]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int2_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int2_reg[20]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int2_reg[21]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int2_reg[22]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int2_reg[23]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int2_reg[24]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int2_reg[25]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int2_reg[26]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int2_reg[27]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int2_reg[28]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int2_reg[29]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int2_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int2_reg[30]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int2_reg[31]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int2_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int2_reg[4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int2_reg[5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int2_reg[6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int2_reg[7]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int2_reg[8]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int2_reg[9]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int4_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int4_reg[10]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int4_reg[11]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int4_reg[12]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int4_reg[13]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int4_reg[14]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int4_reg[15]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int4_reg[16]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int4_reg[17]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int4_reg[18]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int4_reg[19]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int4_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int4_reg[20]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int4_reg[21]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int4_reg[22]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int4_reg[23]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int4_reg[24]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int4_reg[25]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int4_reg[26]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int4_reg[27]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int4_reg[28]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int4_reg[29]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int4_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int4_reg[30]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int4_reg[31]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int4_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int4_reg[4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int4_reg[5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int4_reg[6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int4_reg[7]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int4_reg[8]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int4_reg[9]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int6_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int6_reg[10]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int6_reg[11]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int6_reg[12]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int6_reg[13]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int6_reg[14]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int6_reg[15]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int6_reg[16]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int6_reg[17]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int6_reg[18]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int6_reg[19]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int6_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int6_reg[20]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int6_reg[21]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int6_reg[22]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int6_reg[23]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int6_reg[24]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int6_reg[25]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int6_reg[26]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int6_reg[27]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int6_reg[28]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int6_reg[29]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int6_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int6_reg[30]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int6_reg[31]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int6_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int6_reg[4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int6_reg[5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int6_reg[6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int6_reg[7]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int6_reg[8]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int6_reg[9]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int_reg[10]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int_reg[11]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int_reg[12]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int_reg[13]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int_reg[14]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int_reg[15]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int_reg[16]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int_reg[17]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int_reg[18]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int_reg[19]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int_reg[20]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int_reg[21]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int_reg[22]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int_reg[23]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int_reg[24]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int_reg[25]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int_reg[26]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int_reg[27]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int_reg[28]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int_reg[29]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int_reg[30]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int_reg[31]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int_reg[4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int_reg[5]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int_reg[6]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int_reg[7]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int_reg[8]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/count_int_reg[9]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/y_reg[0]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/y_reg[0]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/y_reg[0]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/y_reg[10]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/y_reg[10]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/y_reg[10]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/y_reg[11]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/y_reg[11]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/y_reg[11]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/y_reg[12]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/y_reg[12]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/y_reg[12]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/y_reg[13]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/y_reg[13]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/y_reg[13]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/y_reg[14]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/y_reg[14]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/y_reg[14]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/y_reg[15]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/y_reg[15]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/y_reg[15]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/y_reg[16]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/y_reg[16]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/y_reg[16]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/y_reg[17]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/y_reg[17]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/y_reg[17]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/y_reg[18]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/y_reg[18]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/y_reg[18]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/y_reg[19]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/y_reg[19]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/y_reg[19]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/y_reg[1]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/y_reg[1]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/y_reg[1]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/y_reg[20]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/y_reg[20]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/y_reg[20]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/y_reg[21]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/y_reg[21]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/y_reg[21]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/y_reg[22]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/y_reg[22]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/y_reg[22]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/y_reg[23]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/y_reg[23]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/y_reg[23]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/y_reg[24]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/y_reg[24]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/y_reg[25]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/y_reg[25]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/y_reg[26]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/y_reg[26]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/y_reg[27]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/y_reg[27]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/y_reg[28]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/y_reg[28]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/y_reg[29]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/y_reg[29]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/y_reg[2]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/y_reg[2]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/y_reg[2]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/y_reg[30]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/y_reg[30]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/y_reg[31]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/y_reg[31]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/y_reg[3]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/y_reg[3]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/y_reg[3]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/y_reg[4]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/y_reg[4]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/y_reg[4]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/y_reg[5]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/y_reg[5]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/y_reg[5]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/y_reg[6]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/y_reg[6]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/y_reg[6]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/y_reg[7]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/y_reg[7]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/y_reg[7]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/y_reg[8]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/y_reg[8]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/y_reg[8]_P/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/y_reg[9]_C/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/y_reg[9]_LDC/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: effects_loop_i/trem_0/U0/y_reg[9]_P/C (HIGH)

 There are 631 register/latch pins with no clock driven by root clock pin: effects_loop_i/zed_audio_ctrl_0/U0/USER_LOGIC_I/clk_cntr_reg[10]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3039 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.696       -5.940                     21                 2929        0.078        0.000                      0                 2929        4.020        0.000                       0                  1288  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         
clk_fpga_1  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -0.696       -5.940                     21                 2929        0.078        0.000                      0                 2929        4.020        0.000                       0                  1288  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           21  Failing Endpoints,  Worst Slack       -0.696ns,  Total Violation       -5.940ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.696ns  (required time - arrival time)
  Source:                 effects_loop_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            effects_loop_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg0_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.450ns  (logic 5.150ns (49.281%)  route 5.300ns (50.719%))
  Logic Levels:           12  (LDCE=4 LUT2=4 LUT3=4)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 12.751 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  effects_loop_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    effects_loop_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  effects_loop_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1288, routed)        1.696     2.990    effects_loop_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y51         FDRE                                         r  effects_loop_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y51         FDRE (Prop_fdre_C_Q)         0.419     3.409 f  effects_loop_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[23]/Q
                         net (fo=355, routed)         0.653     4.062    effects_loop_i/Distortion_0/U0/x[23]
    SLICE_X24Y44         LUT2 (Prop_lut2_I0_O)        0.297     4.359 r  effects_loop_i/Distortion_0/U0/y_reg[23]_LDC_i_2/O
                         net (fo=2, routed)           0.482     4.842    effects_loop_i/Distortion_0/U0/y_reg[23]_LDC_i_2_n_0
    SLICE_X27Y45         LDCE (SetClr_ldce_CLR_Q)     0.885     5.727 f  effects_loop_i/Distortion_0/U0/y_reg[23]_LDC/Q
                         net (fo=1, routed)           0.428     6.155    effects_loop_i/Distortion_0/U0/y_reg[23]_LDC_n_0
    SLICE_X26Y46         LUT3 (Prop_lut3_I1_O)        0.124     6.279 f  effects_loop_i/Distortion_0/U0/y[23]_INST_0/O
                         net (fo=6, routed)           0.183     6.462    effects_loop_i/octaver_0/U0/x[23]
    SLICE_X26Y46         LUT2 (Prop_lut2_I0_O)        0.124     6.586 r  effects_loop_i/octaver_0/U0/y_reg[23]_LDC_i_2/O
                         net (fo=2, routed)           0.679     7.265    effects_loop_i/octaver_0/U0/y_reg[23]_LDC_i_2_n_0
    SLICE_X26Y44         LDCE (SetClr_ldce_CLR_Q)     0.898     8.163 f  effects_loop_i/octaver_0/U0/y_reg[23]_LDC/Q
                         net (fo=1, routed)           0.403     8.566    effects_loop_i/octaver_0/U0/y_reg[23]_LDC_n_0
    SLICE_X27Y45         LUT3 (Prop_lut3_I1_O)        0.124     8.690 f  effects_loop_i/octaver_0/U0/y[23]_INST_0/O
                         net (fo=16, routed)          0.456     9.146    effects_loop_i/trem_0/U0/x[23]
    SLICE_X27Y44         LUT2 (Prop_lut2_I0_O)        0.124     9.270 r  effects_loop_i/trem_0/U0/y_reg[23]_LDC_i_2/O
                         net (fo=2, routed)           0.540     9.810    effects_loop_i/trem_0/U0/y_reg[23]_LDC_i_2_n_0
    SLICE_X27Y43         LDCE (SetClr_ldce_CLR_Q)     0.885    10.695 f  effects_loop_i/trem_0/U0/y_reg[23]_LDC/Q
                         net (fo=1, routed)           0.407    11.102    effects_loop_i/trem_0/U0/y_reg[23]_LDC_n_0
    SLICE_X27Y44         LUT3 (Prop_lut3_I1_O)        0.124    11.226 f  effects_loop_i/trem_0/U0/y[23]_INST_0/O
                         net (fo=9, routed)           0.312    11.538    effects_loop_i/delay_0/U0/x[23]
    SLICE_X27Y45         LUT2 (Prop_lut2_I0_O)        0.124    11.662 r  effects_loop_i/delay_0/U0/y_reg[23]_LDC_i_2/O
                         net (fo=2, routed)           0.354    12.015    effects_loop_i/delay_0/U0/y_reg[23]_LDC_i_2_n_0
    SLICE_X26Y46         LDCE (SetClr_ldce_CLR_Q)     0.898    12.913 f  effects_loop_i/delay_0/U0/y_reg[23]_LDC/Q
                         net (fo=1, routed)           0.403    13.316    effects_loop_i/delay_0/U0/y_reg[23]_LDC_n_0
    SLICE_X27Y46         LUT3 (Prop_lut3_I1_O)        0.124    13.440 r  effects_loop_i/delay_0/U0/y[23]_INST_0/O
                         net (fo=1, routed)           0.000    13.440    effects_loop_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/AXI_from_PL[23]
    SLICE_X27Y46         FDRE                                         r  effects_loop_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg0_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  effects_loop_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    effects_loop_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  effects_loop_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1288, routed)        1.572    12.752    effects_loop_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y46         FDRE                                         r  effects_loop_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg0_reg[23]/C
                         clock pessimism              0.115    12.866    
                         clock uncertainty           -0.154    12.712    
    SLICE_X27Y46         FDRE (Setup_fdre_C_D)        0.032    12.744    effects_loop_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg0_reg[23]
  -------------------------------------------------------------------
                         required time                         12.744    
                         arrival time                         -13.440    
  -------------------------------------------------------------------
                         slack                                 -0.696    

Slack (VIOLATED) :        -0.607ns  (required time - arrival time)
  Source:                 effects_loop_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            effects_loop_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg0_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.428ns  (logic 4.988ns (47.833%)  route 5.440ns (52.167%))
  Logic Levels:           12  (LDCE=4 LUT2=4 LUT3=4)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  effects_loop_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    effects_loop_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  effects_loop_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1288, routed)        1.696     2.990    effects_loop_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y51         FDRE                                         r  effects_loop_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y51         FDRE (Prop_fdre_C_Q)         0.456     3.446 f  effects_loop_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[19]/Q
                         net (fo=272, routed)         0.316     3.762    effects_loop_i/Distortion_0/U0/x[19]
    SLICE_X29Y51         LUT2 (Prop_lut2_I0_O)        0.124     3.886 r  effects_loop_i/Distortion_0/U0/y_reg[19]_LDC_i_2/O
                         net (fo=2, routed)           0.679     4.565    effects_loop_i/Distortion_0/U0/y_reg[19]_LDC_i_2_n_0
    SLICE_X29Y50         LDCE (SetClr_ldce_CLR_Q)     0.885     5.450 f  effects_loop_i/Distortion_0/U0/y_reg[19]_LDC/Q
                         net (fo=1, routed)           0.486     5.936    effects_loop_i/Distortion_0/U0/y_reg[19]_LDC_n_0
    SLICE_X29Y47         LUT3 (Prop_lut3_I1_O)        0.124     6.060 f  effects_loop_i/Distortion_0/U0/y[19]_INST_0/O
                         net (fo=5, routed)           0.533     6.593    effects_loop_i/octaver_0/U0/x[19]
    SLICE_X29Y39         LUT2 (Prop_lut2_I0_O)        0.124     6.717 r  effects_loop_i/octaver_0/U0/y_reg[19]_LDC_i_2/O
                         net (fo=2, routed)           0.356     7.074    effects_loop_i/octaver_0/U0/y_reg[19]_LDC_i_2_n_0
    SLICE_X28Y40         LDCE (SetClr_ldce_CLR_Q)     0.885     7.959 f  effects_loop_i/octaver_0/U0/y_reg[19]_LDC/Q
                         net (fo=1, routed)           0.582     8.541    effects_loop_i/octaver_0/U0/y_reg[19]_LDC_n_0
    SLICE_X30Y37         LUT3 (Prop_lut3_I1_O)        0.124     8.665 f  effects_loop_i/octaver_0/U0/y[19]_INST_0/O
                         net (fo=4, routed)           0.173     8.838    effects_loop_i/trem_0/U0/x[19]
    SLICE_X30Y37         LUT2 (Prop_lut2_I0_O)        0.124     8.962 r  effects_loop_i/trem_0/U0/y_reg[19]_LDC_i_2/O
                         net (fo=2, routed)           0.351     9.313    effects_loop_i/trem_0/U0/y_reg[19]_LDC_i_2_n_0
    SLICE_X31Y38         LDCE (SetClr_ldce_CLR_Q)     0.885    10.198 f  effects_loop_i/trem_0/U0/y_reg[19]_LDC/Q
                         net (fo=1, routed)           0.427    10.625    effects_loop_i/trem_0/U0/y_reg[19]_LDC_n_0
    SLICE_X28Y39         LUT3 (Prop_lut3_I1_O)        0.124    10.749 f  effects_loop_i/trem_0/U0/y[19]_INST_0/O
                         net (fo=7, routed)           0.497    11.246    effects_loop_i/delay_0/U0/x[19]
    SLICE_X29Y47         LUT2 (Prop_lut2_I0_O)        0.124    11.370 r  effects_loop_i/delay_0/U0/y_reg[19]_LDC_i_2/O
                         net (fo=2, routed)           0.488    11.858    effects_loop_i/delay_0/U0/y_reg[19]_LDC_i_2_n_0
    SLICE_X29Y49         LDCE (SetClr_ldce_CLR_Q)     0.885    12.743 f  effects_loop_i/delay_0/U0/y_reg[19]_LDC/Q
                         net (fo=1, routed)           0.551    13.294    effects_loop_i/delay_0/U0/y_reg[19]_LDC_n_0
    SLICE_X29Y52         LUT3 (Prop_lut3_I1_O)        0.124    13.418 r  effects_loop_i/delay_0/U0/y[19]_INST_0/O
                         net (fo=1, routed)           0.000    13.418    effects_loop_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/AXI_from_PL[19]
    SLICE_X29Y52         FDRE                                         r  effects_loop_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg0_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  effects_loop_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    effects_loop_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  effects_loop_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1288, routed)        1.526    12.705    effects_loop_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y52         FDRE                                         r  effects_loop_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg0_reg[19]/C
                         clock pessimism              0.229    12.934    
                         clock uncertainty           -0.154    12.780    
    SLICE_X29Y52         FDRE (Setup_fdre_C_D)        0.031    12.811    effects_loop_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg0_reg[19]
  -------------------------------------------------------------------
                         required time                         12.811    
                         arrival time                         -13.418    
  -------------------------------------------------------------------
                         slack                                 -0.607    

Slack (VIOLATED) :        -0.544ns  (required time - arrival time)
  Source:                 effects_loop_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            effects_loop_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.358ns  (logic 4.988ns (48.155%)  route 5.370ns (51.845%))
  Logic Levels:           12  (LDCE=4 LUT2=4 LUT3=4)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 12.751 - 10.000 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  effects_loop_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    effects_loop_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  effects_loop_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1288, routed)        1.748     3.042    effects_loop_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y48         FDRE                                         r  effects_loop_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         FDRE (Prop_fdre_C_Q)         0.456     3.498 f  effects_loop_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[12]/Q
                         net (fo=269, routed)         0.318     3.816    effects_loop_i/Distortion_0/U0/x[12]
    SLICE_X28Y47         LUT2 (Prop_lut2_I0_O)        0.124     3.940 r  effects_loop_i/Distortion_0/U0/y_reg[12]_LDC_i_2/O
                         net (fo=2, routed)           0.656     4.596    effects_loop_i/Distortion_0/U0/y_reg[12]_LDC_i_2_n_0
    SLICE_X28Y47         LDCE (SetClr_ldce_CLR_Q)     0.885     5.481 f  effects_loop_i/Distortion_0/U0/y_reg[12]_LDC/Q
                         net (fo=1, routed)           0.557     6.038    effects_loop_i/Distortion_0/U0/y_reg[12]_LDC_n_0
    SLICE_X29Y43         LUT3 (Prop_lut3_I1_O)        0.124     6.162 f  effects_loop_i/Distortion_0/U0/y[12]_INST_0/O
                         net (fo=5, routed)           0.327     6.488    effects_loop_i/octaver_0/U0/x[12]
    SLICE_X28Y41         LUT2 (Prop_lut2_I0_O)        0.124     6.612 r  effects_loop_i/octaver_0/U0/y_reg[12]_LDC_i_2/O
                         net (fo=2, routed)           0.666     7.278    effects_loop_i/octaver_0/U0/y_reg[12]_LDC_i_2_n_0
    SLICE_X28Y38         LDCE (SetClr_ldce_CLR_Q)     0.885     8.163 f  effects_loop_i/octaver_0/U0/y_reg[12]_LDC/Q
                         net (fo=1, routed)           0.265     8.428    effects_loop_i/octaver_0/U0/y_reg[12]_LDC_n_0
    SLICE_X29Y38         LUT3 (Prop_lut3_I1_O)        0.124     8.552 f  effects_loop_i/octaver_0/U0/y[12]_INST_0/O
                         net (fo=4, routed)           0.569     9.120    effects_loop_i/trem_0/U0/x[12]
    SLICE_X29Y40         LUT2 (Prop_lut2_I0_O)        0.124     9.244 r  effects_loop_i/trem_0/U0/y_reg[12]_LDC_i_2/O
                         net (fo=2, routed)           0.399     9.643    effects_loop_i/trem_0/U0/y_reg[12]_LDC_i_2_n_0
    SLICE_X29Y40         LDCE (SetClr_ldce_CLR_Q)     0.885    10.528 f  effects_loop_i/trem_0/U0/y_reg[12]_LDC/Q
                         net (fo=1, routed)           0.407    10.936    effects_loop_i/trem_0/U0/y_reg[12]_LDC_n_0
    SLICE_X29Y41         LUT3 (Prop_lut3_I1_O)        0.124    11.060 f  effects_loop_i/trem_0/U0/y[12]_INST_0/O
                         net (fo=7, routed)           0.301    11.361    effects_loop_i/delay_0/U0/x[12]
    SLICE_X29Y43         LUT2 (Prop_lut2_I0_O)        0.124    11.485 r  effects_loop_i/delay_0/U0/y_reg[12]_LDC_i_2/O
                         net (fo=2, routed)           0.354    11.839    effects_loop_i/delay_0/U0/y_reg[12]_LDC_i_2_n_0
    SLICE_X29Y44         LDCE (SetClr_ldce_CLR_Q)     0.885    12.724 f  effects_loop_i/delay_0/U0/y_reg[12]_LDC/Q
                         net (fo=1, routed)           0.553    13.276    effects_loop_i/delay_0/U0/y_reg[12]_LDC_n_0
    SLICE_X27Y46         LUT3 (Prop_lut3_I1_O)        0.124    13.400 r  effects_loop_i/delay_0/U0/y[12]_INST_0/O
                         net (fo=1, routed)           0.000    13.400    effects_loop_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/AXI_from_PL[12]
    SLICE_X27Y46         FDRE                                         r  effects_loop_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  effects_loop_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    effects_loop_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  effects_loop_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1288, routed)        1.572    12.752    effects_loop_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y46         FDRE                                         r  effects_loop_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg0_reg[12]/C
                         clock pessimism              0.230    12.981    
                         clock uncertainty           -0.154    12.827    
    SLICE_X27Y46         FDRE (Setup_fdre_C_D)        0.029    12.856    effects_loop_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg0_reg[12]
  -------------------------------------------------------------------
                         required time                         12.856    
                         arrival time                         -13.400    
  -------------------------------------------------------------------
                         slack                                 -0.544    

Slack (VIOLATED) :        -0.519ns  (required time - arrival time)
  Source:                 effects_loop_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            effects_loop_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg0_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.129ns  (logic 5.014ns (49.500%)  route 5.115ns (50.500%))
  Logic Levels:           12  (LDCE=4 LUT2=4 LUT3=4)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  effects_loop_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    effects_loop_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  effects_loop_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1288, routed)        1.748     3.042    effects_loop_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y48         FDRE                                         r  effects_loop_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         FDRE (Prop_fdre_C_Q)         0.456     3.498 f  effects_loop_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[13]/Q
                         net (fo=319, routed)         0.443     3.941    effects_loop_i/Distortion_0/U0/x[13]
    SLICE_X27Y49         LUT2 (Prop_lut2_I0_O)        0.124     4.065 r  effects_loop_i/Distortion_0/U0/y_reg[13]_LDC_i_2/O
                         net (fo=2, routed)           0.361     4.426    effects_loop_i/Distortion_0/U0/y_reg[13]_LDC_i_2_n_0
    SLICE_X28Y49         LDCE (SetClr_ldce_CLR_Q)     0.885     5.311 f  effects_loop_i/Distortion_0/U0/y_reg[13]_LDC/Q
                         net (fo=1, routed)           0.265     5.576    effects_loop_i/Distortion_0/U0/y_reg[13]_LDC_n_0
    SLICE_X29Y49         LUT3 (Prop_lut3_I1_O)        0.124     5.700 f  effects_loop_i/Distortion_0/U0/y[13]_INST_0/O
                         net (fo=5, routed)           0.654     6.354    effects_loop_i/octaver_0/U0/x[13]
    SLICE_X31Y42         LUT2 (Prop_lut2_I0_O)        0.124     6.478 r  effects_loop_i/octaver_0/U0/y_reg[13]_LDC_i_2/O
                         net (fo=2, routed)           0.345     6.823    effects_loop_i/octaver_0/U0/y_reg[13]_LDC_i_2_n_0
    SLICE_X29Y42         LDCE (SetClr_ldce_CLR_Q)     0.885     7.708 f  effects_loop_i/octaver_0/U0/y_reg[13]_LDC/Q
                         net (fo=1, routed)           0.573     8.281    effects_loop_i/octaver_0/U0/y_reg[13]_LDC_n_0
    SLICE_X30Y45         LUT3 (Prop_lut3_I1_O)        0.124     8.405 f  effects_loop_i/octaver_0/U0/y[13]_INST_0/O
                         net (fo=4, routed)           0.173     8.578    effects_loop_i/trem_0/U0/x[13]
    SLICE_X30Y45         LUT2 (Prop_lut2_I0_O)        0.124     8.702 r  effects_loop_i/trem_0/U0/y_reg[13]_LDC_i_2/O
                         net (fo=2, routed)           0.349     9.051    effects_loop_i/trem_0/U0/y_reg[13]_LDC_i_2_n_0
    SLICE_X30Y46         LDCE (SetClr_ldce_CLR_Q)     0.898     9.949 f  effects_loop_i/trem_0/U0/y_reg[13]_LDC/Q
                         net (fo=1, routed)           0.428    10.378    effects_loop_i/trem_0/U0/y_reg[13]_LDC_n_0
    SLICE_X30Y48         LUT3 (Prop_lut3_I1_O)        0.124    10.502 f  effects_loop_i/trem_0/U0/y[13]_INST_0/O
                         net (fo=7, routed)           0.445    10.947    effects_loop_i/delay_0/U0/x[13]
    SLICE_X28Y49         LUT2 (Prop_lut2_I0_O)        0.124    11.071 r  effects_loop_i/delay_0/U0/y_reg[13]_LDC_i_2/O
                         net (fo=2, routed)           0.543    11.614    effects_loop_i/delay_0/U0/y_reg[13]_LDC_i_2_n_0
    SLICE_X30Y50         LDCE (SetClr_ldce_CLR_Q)     0.898    12.512 f  effects_loop_i/delay_0/U0/y_reg[13]_LDC/Q
                         net (fo=1, routed)           0.536    13.047    effects_loop_i/delay_0/U0/y_reg[13]_LDC_n_0
    SLICE_X35Y50         LUT3 (Prop_lut3_I1_O)        0.124    13.171 r  effects_loop_i/delay_0/U0/y[13]_INST_0/O
                         net (fo=1, routed)           0.000    13.171    effects_loop_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/AXI_from_PL[13]
    SLICE_X35Y50         FDRE                                         r  effects_loop_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  effects_loop_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    effects_loop_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  effects_loop_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1288, routed)        1.481    12.660    effects_loop_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y50         FDRE                                         r  effects_loop_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg0_reg[13]/C
                         clock pessimism              0.115    12.775    
                         clock uncertainty           -0.154    12.621    
    SLICE_X35Y50         FDRE (Setup_fdre_C_D)        0.032    12.653    effects_loop_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg0_reg[13]
  -------------------------------------------------------------------
                         required time                         12.653    
                         arrival time                         -13.171    
  -------------------------------------------------------------------
                         slack                                 -0.519    

Slack (VIOLATED) :        -0.510ns  (required time - arrival time)
  Source:                 effects_loop_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            effects_loop_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg0_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.327ns  (logic 5.137ns (49.741%)  route 5.190ns (50.259%))
  Logic Levels:           12  (LDCE=4 LUT2=5 LUT3=3)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  effects_loop_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    effects_loop_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  effects_loop_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1288, routed)        1.643     2.937    effects_loop_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y67         FDRE                                         r  effects_loop_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDRE (Prop_fdre_C_Q)         0.419     3.356 f  effects_loop_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=8, routed)           0.464     3.820    effects_loop_i/Distortion_0/U0/x[31]
    SLICE_X32Y65         LUT2 (Prop_lut2_I0_O)        0.297     4.117 r  effects_loop_i/Distortion_0/U0/y_reg[31]_LDC_i_2/O
                         net (fo=2, routed)           0.353     4.470    effects_loop_i/Distortion_0/U0/y_reg[31]_LDC_i_2_n_0
    SLICE_X34Y65         LDCE (SetClr_ldce_CLR_Q)     0.898     5.368 f  effects_loop_i/Distortion_0/U0/y_reg[31]_LDC/Q
                         net (fo=1, routed)           0.404     5.772    effects_loop_i/Distortion_0/U0/y_reg[31]_LDC_n_0
    SLICE_X35Y65         LUT3 (Prop_lut3_I1_O)        0.124     5.896 f  effects_loop_i/Distortion_0/U0/y[31]_INST_0/O
                         net (fo=3, routed)           0.614     6.511    effects_loop_i/octaver_0/U0/x[31]
    SLICE_X37Y65         LUT2 (Prop_lut2_I0_O)        0.124     6.635 r  effects_loop_i/octaver_0/U0/y_reg[31]_LDC_i_2/O
                         net (fo=2, routed)           0.539     7.174    effects_loop_i/octaver_0/U0/y_reg[31]_LDC_i_2_n_0
    SLICE_X37Y63         LDCE (SetClr_ldce_CLR_Q)     0.885     8.059 f  effects_loop_i/octaver_0/U0/y_reg[31]_LDC/Q
                         net (fo=1, routed)           0.574     8.633    effects_loop_i/octaver_0/U0/y_reg[31]_LDC_n_0
    SLICE_X37Y66         LUT3 (Prop_lut3_I1_O)        0.124     8.757 f  effects_loop_i/octaver_0/U0/y[31]_INST_0/O
                         net (fo=2, routed)           0.445     9.202    effects_loop_i/trem_0/U0/x[31]
    SLICE_X37Y65         LUT2 (Prop_lut2_I0_O)        0.124     9.326 r  effects_loop_i/trem_0/U0/y_reg[31]_LDC_i_2/O
                         net (fo=1, routed)           0.348     9.675    effects_loop_i/trem_0/U0/y_reg[31]_LDC_i_2_n_0
    SLICE_X37Y64         LDCE (SetClr_ldce_CLR_Q)     0.885    10.560 f  effects_loop_i/trem_0/U0/y_reg[31]_LDC/Q
                         net (fo=1, routed)           0.403    10.963    effects_loop_i/trem_0/U0/y_reg[31]_LDC_n_0
    SLICE_X37Y64         LUT2 (Prop_lut2_I0_O)        0.124    11.087 f  effects_loop_i/trem_0/U0/y[31]_INST_0/O
                         net (fo=4, routed)           0.289    11.376    effects_loop_i/delay_0/U0/x[31]
    SLICE_X37Y64         LUT2 (Prop_lut2_I0_O)        0.124    11.500 r  effects_loop_i/delay_0/U0/y_reg[31]_LDC_i_2/O
                         net (fo=2, routed)           0.352    11.852    effects_loop_i/delay_0/U0/y_reg[31]_LDC_i_2_n_0
    SLICE_X37Y65         LDCE (SetClr_ldce_CLR_Q)     0.885    12.737 f  effects_loop_i/delay_0/U0/y_reg[31]_LDC/Q
                         net (fo=1, routed)           0.403    13.140    effects_loop_i/delay_0/U0/y_reg[31]_LDC_n_0
    SLICE_X37Y66         LUT3 (Prop_lut3_I1_O)        0.124    13.264 r  effects_loop_i/delay_0/U0/y[31]_INST_0/O
                         net (fo=1, routed)           0.000    13.264    effects_loop_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/AXI_from_PL[31]
    SLICE_X37Y66         FDRE                                         r  effects_loop_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg0_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  effects_loop_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    effects_loop_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  effects_loop_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1288, routed)        1.472    12.651    effects_loop_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y66         FDRE                                         r  effects_loop_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                         clock pessimism              0.229    12.880    
                         clock uncertainty           -0.154    12.726    
    SLICE_X37Y66         FDRE (Setup_fdre_C_D)        0.029    12.755    effects_loop_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg0_reg[31]
  -------------------------------------------------------------------
                         required time                         12.755    
                         arrival time                         -13.264    
  -------------------------------------------------------------------
                         slack                                 -0.510    

Slack (VIOLATED) :        -0.386ns  (required time - arrival time)
  Source:                 effects_loop_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            effects_loop_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.202ns  (logic 5.001ns (49.020%)  route 5.201ns (50.980%))
  Logic Levels:           12  (LDCE=4 LUT2=4 LUT3=4)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.751ns = ( 12.751 - 10.000 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  effects_loop_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    effects_loop_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  effects_loop_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1288, routed)        1.748     3.042    effects_loop_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y48         FDRE                                         r  effects_loop_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         FDRE (Prop_fdre_C_Q)         0.456     3.498 f  effects_loop_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[15]/Q
                         net (fo=295, routed)         0.505     4.003    effects_loop_i/Distortion_0/U0/x[15]
    SLICE_X29Y46         LUT2 (Prop_lut2_I0_O)        0.124     4.127 r  effects_loop_i/Distortion_0/U0/y_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.365     4.491    effects_loop_i/Distortion_0/U0/y_reg[15]_LDC_i_2_n_0
    SLICE_X28Y45         LDCE (SetClr_ldce_CLR_Q)     0.885     5.376 f  effects_loop_i/Distortion_0/U0/y_reg[15]_LDC/Q
                         net (fo=1, routed)           0.588     5.964    effects_loop_i/Distortion_0/U0/y_reg[15]_LDC_n_0
    SLICE_X30Y42         LUT3 (Prop_lut3_I1_O)        0.124     6.088 f  effects_loop_i/Distortion_0/U0/y[15]_INST_0/O
                         net (fo=5, routed)           0.572     6.660    effects_loop_i/octaver_0/U0/x[15]
    SLICE_X30Y45         LUT2 (Prop_lut2_I0_O)        0.124     6.784 r  effects_loop_i/octaver_0/U0/y_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.541     7.326    effects_loop_i/octaver_0/U0/y_reg[15]_LDC_i_2_n_0
    SLICE_X30Y45         LDCE (SetClr_ldce_CLR_Q)     0.898     8.224 f  effects_loop_i/octaver_0/U0/y_reg[15]_LDC/Q
                         net (fo=1, routed)           0.399     8.623    effects_loop_i/octaver_0/U0/y_reg[15]_LDC_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I1_O)        0.124     8.747 f  effects_loop_i/octaver_0/U0/y[15]_INST_0/O
                         net (fo=4, routed)           0.177     8.924    effects_loop_i/trem_0/U0/x[15]
    SLICE_X29Y45         LUT2 (Prop_lut2_I0_O)        0.124     9.048 r  effects_loop_i/trem_0/U0/y_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.399     9.447    effects_loop_i/trem_0/U0/y_reg[15]_LDC_i_2_n_0
    SLICE_X29Y45         LDCE (SetClr_ldce_CLR_Q)     0.885    10.332 f  effects_loop_i/trem_0/U0/y_reg[15]_LDC/Q
                         net (fo=1, routed)           0.404    10.736    effects_loop_i/trem_0/U0/y_reg[15]_LDC_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I1_O)        0.124    10.860 f  effects_loop_i/trem_0/U0/y[15]_INST_0/O
                         net (fo=7, routed)           0.332    11.192    effects_loop_i/delay_0/U0/x[15]
    SLICE_X26Y45         LUT2 (Prop_lut2_I0_O)        0.124    11.316 r  effects_loop_i/delay_0/U0/y_reg[15]_LDC_i_2/O
                         net (fo=2, routed)           0.501    11.817    effects_loop_i/delay_0/U0/y_reg[15]_LDC_i_2_n_0
    SLICE_X28Y46         LDCE (SetClr_ldce_CLR_Q)     0.885    12.702 f  effects_loop_i/delay_0/U0/y_reg[15]_LDC/Q
                         net (fo=1, routed)           0.418    13.120    effects_loop_i/delay_0/U0/y_reg[15]_LDC_n_0
    SLICE_X27Y46         LUT3 (Prop_lut3_I1_O)        0.124    13.244 r  effects_loop_i/delay_0/U0/y[15]_INST_0/O
                         net (fo=1, routed)           0.000    13.244    effects_loop_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/AXI_from_PL[15]
    SLICE_X27Y46         FDRE                                         r  effects_loop_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  effects_loop_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    effects_loop_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  effects_loop_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1288, routed)        1.572    12.752    effects_loop_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y46         FDRE                                         r  effects_loop_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg0_reg[15]/C
                         clock pessimism              0.230    12.981    
                         clock uncertainty           -0.154    12.827    
    SLICE_X27Y46         FDRE (Setup_fdre_C_D)        0.031    12.858    effects_loop_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg0_reg[15]
  -------------------------------------------------------------------
                         required time                         12.858    
                         arrival time                         -13.244    
  -------------------------------------------------------------------
                         slack                                 -0.386    

Slack (VIOLATED) :        -0.358ns  (required time - arrival time)
  Source:                 effects_loop_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            effects_loop_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.212ns  (logic 4.988ns (48.843%)  route 5.224ns (51.157%))
  Logic Levels:           12  (LDCE=4 LUT2=4 LUT3=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns = ( 12.750 - 10.000 ) 
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  effects_loop_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    effects_loop_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  effects_loop_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1288, routed)        1.746     3.040    effects_loop_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y41         FDRE                                         r  effects_loop_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.456     3.496 f  effects_loop_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=305, routed)         0.453     3.949    effects_loop_i/Distortion_0/U0/x[9]
    SLICE_X28Y40         LUT2 (Prop_lut2_I0_O)        0.124     4.073 r  effects_loop_i/Distortion_0/U0/y_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.360     4.433    effects_loop_i/Distortion_0/U0/y_reg[9]_LDC_i_2_n_0
    SLICE_X29Y39         LDCE (SetClr_ldce_CLR_Q)     0.885     5.318 f  effects_loop_i/Distortion_0/U0/y_reg[9]_LDC/Q
                         net (fo=1, routed)           0.403     5.721    effects_loop_i/Distortion_0/U0/y_reg[9]_LDC_n_0
    SLICE_X29Y40         LUT3 (Prop_lut3_I1_O)        0.124     5.845 f  effects_loop_i/Distortion_0/U0/y[9]_INST_0/O
                         net (fo=5, routed)           0.425     6.270    effects_loop_i/octaver_0/U0/x[9]
    SLICE_X29Y40         LUT2 (Prop_lut2_I0_O)        0.124     6.394 r  effects_loop_i/octaver_0/U0/y_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.540     6.934    effects_loop_i/octaver_0/U0/y_reg[9]_LDC_i_2_n_0
    SLICE_X29Y38         LDCE (SetClr_ldce_CLR_Q)     0.885     7.819 f  effects_loop_i/octaver_0/U0/y_reg[9]_LDC/Q
                         net (fo=1, routed)           0.406     8.225    effects_loop_i/octaver_0/U0/y_reg[9]_LDC_n_0
    SLICE_X29Y37         LUT3 (Prop_lut3_I1_O)        0.124     8.349 f  effects_loop_i/octaver_0/U0/y[9]_INST_0/O
                         net (fo=4, routed)           0.161     8.510    effects_loop_i/trem_0/U0/x[9]
    SLICE_X29Y37         LUT2 (Prop_lut2_I0_O)        0.124     8.634 r  effects_loop_i/trem_0/U0/y_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.498     9.132    effects_loop_i/trem_0/U0/y_reg[9]_LDC_i_2_n_0
    SLICE_X27Y38         LDCE (SetClr_ldce_CLR_Q)     0.885    10.017 f  effects_loop_i/trem_0/U0/y_reg[9]_LDC/Q
                         net (fo=1, routed)           0.423    10.440    effects_loop_i/trem_0/U0/y_reg[9]_LDC_n_0
    SLICE_X29Y37         LUT3 (Prop_lut3_I1_O)        0.124    10.564 f  effects_loop_i/trem_0/U0/y[9]_INST_0/O
                         net (fo=7, routed)           0.310    10.874    effects_loop_i/delay_0/U0/x[9]
    SLICE_X30Y37         LUT2 (Prop_lut2_I0_O)        0.124    10.998 r  effects_loop_i/delay_0/U0/y_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.631    11.629    effects_loop_i/delay_0/U0/y_reg[9]_LDC_i_2_n_0
    SLICE_X27Y39         LDCE (SetClr_ldce_CLR_Q)     0.885    12.514 f  effects_loop_i/delay_0/U0/y_reg[9]_LDC/Q
                         net (fo=1, routed)           0.614    13.128    effects_loop_i/delay_0/U0/y_reg[9]_LDC_n_0
    SLICE_X28Y43         LUT3 (Prop_lut3_I1_O)        0.124    13.252 r  effects_loop_i/delay_0/U0/y[9]_INST_0/O
                         net (fo=1, routed)           0.000    13.252    effects_loop_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/AXI_from_PL[9]
    SLICE_X28Y43         FDRE                                         r  effects_loop_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  effects_loop_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    effects_loop_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  effects_loop_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1288, routed)        1.571    12.750    effects_loop_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y43         FDRE                                         r  effects_loop_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                         clock pessimism              0.266    13.016    
                         clock uncertainty           -0.154    12.862    
    SLICE_X28Y43         FDRE (Setup_fdre_C_D)        0.032    12.894    effects_loop_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg0_reg[9]
  -------------------------------------------------------------------
                         required time                         12.894    
                         arrival time                         -13.252    
  -------------------------------------------------------------------
                         slack                                 -0.358    

Slack (VIOLATED) :        -0.296ns  (required time - arrival time)
  Source:                 effects_loop_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            effects_loop_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg0_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.070ns  (logic 5.040ns (50.052%)  route 5.030ns (49.948%))
  Logic Levels:           12  (LDCE=4 LUT2=5 LUT3=3)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  effects_loop_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    effects_loop_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  effects_loop_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1288, routed)        1.695     2.989    effects_loop_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y62         FDRE                                         r  effects_loop_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDRE (Prop_fdre_C_Q)         0.456     3.445 f  effects_loop_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[26]/Q
                         net (fo=7, routed)           0.464     3.909    effects_loop_i/Distortion_0/U0/x[26]
    SLICE_X31Y61         LUT2 (Prop_lut2_I0_O)        0.124     4.033 r  effects_loop_i/Distortion_0/U0/y_reg[26]_LDC_i_2/O
                         net (fo=2, routed)           0.499     4.532    effects_loop_i/Distortion_0/U0/y_reg[26]_LDC_i_2_n_0
    SLICE_X30Y59         LDCE (SetClr_ldce_CLR_Q)     0.898     5.430 f  effects_loop_i/Distortion_0/U0/y_reg[26]_LDC/Q
                         net (fo=1, routed)           0.307     5.737    effects_loop_i/Distortion_0/U0/y_reg[26]_LDC_n_0
    SLICE_X30Y58         LUT3 (Prop_lut3_I1_O)        0.124     5.861 f  effects_loop_i/Distortion_0/U0/y[26]_INST_0/O
                         net (fo=5, routed)           0.518     6.379    effects_loop_i/octaver_0/U0/x[26]
    SLICE_X30Y58         LUT2 (Prop_lut2_I0_O)        0.124     6.503 r  effects_loop_i/octaver_0/U0/y_reg[26]_LDC_i_2/O
                         net (fo=2, routed)           0.588     7.091    effects_loop_i/octaver_0/U0/y_reg[26]_LDC_i_2_n_0
    SLICE_X30Y58         LDCE (SetClr_ldce_CLR_Q)     0.898     7.989 f  effects_loop_i/octaver_0/U0/y_reg[26]_LDC/Q
                         net (fo=1, routed)           0.265     8.254    effects_loop_i/octaver_0/U0/y_reg[26]_LDC_n_0
    SLICE_X31Y58         LUT3 (Prop_lut3_I1_O)        0.124     8.378 f  effects_loop_i/octaver_0/U0/y[26]_INST_0/O
                         net (fo=2, routed)           0.161     8.539    effects_loop_i/trem_0/U0/x[26]
    SLICE_X31Y58         LUT2 (Prop_lut2_I0_O)        0.124     8.663 r  effects_loop_i/trem_0/U0/y_reg[26]_LDC_i_2/O
                         net (fo=1, routed)           0.560     9.223    effects_loop_i/trem_0/U0/y_reg[26]_LDC_i_2_n_0
    SLICE_X32Y58         LDCE (SetClr_ldce_CLR_Q)     0.898    10.121 f  effects_loop_i/trem_0/U0/y_reg[26]_LDC/Q
                         net (fo=1, routed)           0.310    10.431    effects_loop_i/trem_0/U0/y_reg[26]_LDC_n_0
    SLICE_X34Y58         LUT2 (Prop_lut2_I0_O)        0.124    10.555 f  effects_loop_i/trem_0/U0/y[26]_INST_0/O
                         net (fo=8, routed)           0.322    10.877    effects_loop_i/delay_0/U0/x[26]
    SLICE_X34Y57         LUT2 (Prop_lut2_I0_O)        0.124    11.001 r  effects_loop_i/delay_0/U0/y_reg[26]_LDC_i_2/O
                         net (fo=2, routed)           0.633    11.634    effects_loop_i/delay_0/U0/y_reg[26]_LDC_i_2_n_0
    SLICE_X34Y57         LDCE (SetClr_ldce_CLR_Q)     0.898    12.532 f  effects_loop_i/delay_0/U0/y_reg[26]_LDC/Q
                         net (fo=1, routed)           0.402    12.935    effects_loop_i/delay_0/U0/y_reg[26]_LDC_n_0
    SLICE_X35Y56         LUT3 (Prop_lut3_I1_O)        0.124    13.059 r  effects_loop_i/delay_0/U0/y[26]_INST_0/O
                         net (fo=1, routed)           0.000    13.059    effects_loop_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/AXI_from_PL[26]
    SLICE_X35Y56         FDRE                                         r  effects_loop_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg0_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  effects_loop_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    effects_loop_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  effects_loop_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1288, routed)        1.480    12.659    effects_loop_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y56         FDRE                                         r  effects_loop_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg0_reg[26]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X35Y56         FDRE (Setup_fdre_C_D)        0.029    12.763    effects_loop_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg0_reg[26]
  -------------------------------------------------------------------
                         required time                         12.763    
                         arrival time                         -13.059    
  -------------------------------------------------------------------
                         slack                                 -0.296    

Slack (VIOLATED) :        -0.283ns  (required time - arrival time)
  Source:                 effects_loop_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            effects_loop_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.971ns  (logic 5.014ns (50.286%)  route 4.957ns (49.714%))
  Logic Levels:           12  (LDCE=4 LUT2=4 LUT3=4)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.964ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  effects_loop_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    effects_loop_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  effects_loop_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1288, routed)        1.670     2.964    effects_loop_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y49         FDRE                                         r  effects_loop_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.456     3.420 f  effects_loop_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[8]/Q
                         net (fo=268, routed)         0.418     3.838    effects_loop_i/Distortion_0/U0/x[8]
    SLICE_X33Y48         LUT2 (Prop_lut2_I0_O)        0.124     3.962 r  effects_loop_i/Distortion_0/U0/y_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.356     4.318    effects_loop_i/Distortion_0/U0/y_reg[8]_LDC_i_2_n_0
    SLICE_X34Y48         LDCE (SetClr_ldce_CLR_Q)     0.898     5.216 f  effects_loop_i/Distortion_0/U0/y_reg[8]_LDC/Q
                         net (fo=1, routed)           0.403     5.619    effects_loop_i/Distortion_0/U0/y_reg[8]_LDC_n_0
    SLICE_X35Y49         LUT3 (Prop_lut3_I1_O)        0.124     5.743 f  effects_loop_i/Distortion_0/U0/y[8]_INST_0/O
                         net (fo=5, routed)           0.427     6.170    effects_loop_i/octaver_0/U0/x[8]
    SLICE_X35Y49         LUT2 (Prop_lut2_I0_O)        0.124     6.294 r  effects_loop_i/octaver_0/U0/y_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.538     6.833    effects_loop_i/octaver_0/U0/y_reg[8]_LDC_i_2_n_0
    SLICE_X35Y48         LDCE (SetClr_ldce_CLR_Q)     0.885     7.718 f  effects_loop_i/octaver_0/U0/y_reg[8]_LDC/Q
                         net (fo=1, routed)           0.295     8.013    effects_loop_i/octaver_0/U0/y_reg[8]_LDC_n_0
    SLICE_X35Y48         LUT3 (Prop_lut3_I1_O)        0.124     8.137 f  effects_loop_i/octaver_0/U0/y[8]_INST_0/O
                         net (fo=4, routed)           0.636     8.773    effects_loop_i/trem_0/U0/x[8]
    SLICE_X34Y48         LUT2 (Prop_lut2_I0_O)        0.124     8.897 r  effects_loop_i/trem_0/U0/y_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.351     9.248    effects_loop_i/trem_0/U0/y_reg[8]_LDC_i_2_n_0
    SLICE_X35Y49         LDCE (SetClr_ldce_CLR_Q)     0.885    10.133 f  effects_loop_i/trem_0/U0/y_reg[8]_LDC/Q
                         net (fo=1, routed)           0.286    10.419    effects_loop_i/trem_0/U0/y_reg[8]_LDC_n_0
    SLICE_X34Y49         LUT3 (Prop_lut3_I1_O)        0.124    10.543 f  effects_loop_i/trem_0/U0/y[8]_INST_0/O
                         net (fo=7, routed)           0.196    10.739    effects_loop_i/delay_0/U0/x[8]
    SLICE_X34Y49         LUT2 (Prop_lut2_I0_O)        0.124    10.863 r  effects_loop_i/delay_0/U0/y_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.550    11.413    effects_loop_i/delay_0/U0/y_reg[8]_LDC_i_2_n_0
    SLICE_X32Y49         LDCE (SetClr_ldce_CLR_Q)     0.898    12.311 f  effects_loop_i/delay_0/U0/y_reg[8]_LDC/Q
                         net (fo=1, routed)           0.500    12.811    effects_loop_i/delay_0/U0/y_reg[8]_LDC_n_0
    SLICE_X35Y50         LUT3 (Prop_lut3_I1_O)        0.124    12.935 r  effects_loop_i/delay_0/U0/y[8]_INST_0/O
                         net (fo=1, routed)           0.000    12.935    effects_loop_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/AXI_from_PL[8]
    SLICE_X35Y50         FDRE                                         r  effects_loop_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  effects_loop_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    effects_loop_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  effects_loop_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1288, routed)        1.481    12.660    effects_loop_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y50         FDRE                                         r  effects_loop_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg0_reg[8]/C
                         clock pessimism              0.115    12.775    
                         clock uncertainty           -0.154    12.621    
    SLICE_X35Y50         FDRE (Setup_fdre_C_D)        0.031    12.652    effects_loop_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg0_reg[8]
  -------------------------------------------------------------------
                         required time                         12.652    
                         arrival time                         -12.935    
  -------------------------------------------------------------------
                         slack                                 -0.283    

Slack (VIOLATED) :        -0.275ns  (required time - arrival time)
  Source:                 effects_loop_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            effects_loop_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg0_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.094ns  (logic 4.988ns (49.416%)  route 5.106ns (50.584%))
  Logic Levels:           12  (LDCE=4 LUT2=5 LUT3=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  effects_loop_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    effects_loop_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  effects_loop_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1288, routed)        1.695     2.989    effects_loop_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y62         FDRE                                         r  effects_loop_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y62         FDRE (Prop_fdre_C_Q)         0.456     3.445 f  effects_loop_i/PS_to_PL_0/U0/PS_to_PL_v1_0_S00_AXI_inst/slv_reg0_reg[28]/Q
                         net (fo=7, routed)           0.440     3.885    effects_loop_i/Distortion_0/U0/x[28]
    SLICE_X28Y61         LUT2 (Prop_lut2_I0_O)        0.124     4.009 r  effects_loop_i/Distortion_0/U0/y_reg[28]_LDC_i_2/O
                         net (fo=2, routed)           0.539     4.548    effects_loop_i/Distortion_0/U0/y_reg[28]_LDC_i_2_n_0
    SLICE_X29Y61         LDCE (SetClr_ldce_CLR_Q)     0.885     5.433 f  effects_loop_i/Distortion_0/U0/y_reg[28]_LDC/Q
                         net (fo=1, routed)           0.295     5.728    effects_loop_i/Distortion_0/U0/y_reg[28]_LDC_n_0
    SLICE_X30Y61         LUT3 (Prop_lut3_I1_O)        0.124     5.852 f  effects_loop_i/Distortion_0/U0/y[28]_INST_0/O
                         net (fo=5, routed)           0.368     6.221    effects_loop_i/octaver_0/U0/x[28]
    SLICE_X31Y61         LUT2 (Prop_lut2_I0_O)        0.124     6.345 r  effects_loop_i/octaver_0/U0/y_reg[28]_LDC_i_2/O
                         net (fo=2, routed)           0.399     6.744    effects_loop_i/octaver_0/U0/y_reg[28]_LDC_i_2_n_0
    SLICE_X31Y61         LDCE (SetClr_ldce_CLR_Q)     0.885     7.629 f  effects_loop_i/octaver_0/U0/y_reg[28]_LDC/Q
                         net (fo=1, routed)           0.402     8.031    effects_loop_i/octaver_0/U0/y_reg[28]_LDC_n_0
    SLICE_X31Y60         LUT3 (Prop_lut3_I1_O)        0.124     8.155 f  effects_loop_i/octaver_0/U0/y[28]_INST_0/O
                         net (fo=2, routed)           0.413     8.568    effects_loop_i/trem_0/U0/x[28]
    SLICE_X31Y60         LUT2 (Prop_lut2_I0_O)        0.124     8.692 r  effects_loop_i/trem_0/U0/y_reg[28]_LDC_i_2/O
                         net (fo=1, routed)           0.387     9.079    effects_loop_i/trem_0/U0/y_reg[28]_LDC_i_2_n_0
    SLICE_X31Y60         LDCE (SetClr_ldce_CLR_Q)     0.885     9.964 f  effects_loop_i/trem_0/U0/y_reg[28]_LDC/Q
                         net (fo=1, routed)           0.406    10.370    effects_loop_i/trem_0/U0/y_reg[28]_LDC_n_0
    SLICE_X31Y59         LUT2 (Prop_lut2_I0_O)        0.124    10.494 f  effects_loop_i/trem_0/U0/y[28]_INST_0/O
                         net (fo=8, routed)           0.175    10.669    effects_loop_i/delay_0/U0/x[28]
    SLICE_X31Y59         LUT2 (Prop_lut2_I0_O)        0.124    10.793 r  effects_loop_i/delay_0/U0/y_reg[28]_LDC_i_2/O
                         net (fo=2, routed)           0.632    11.425    effects_loop_i/delay_0/U0/y_reg[28]_LDC_i_2_n_0
    SLICE_X31Y59         LDCE (SetClr_ldce_CLR_Q)     0.885    12.310 f  effects_loop_i/delay_0/U0/y_reg[28]_LDC/Q
                         net (fo=1, routed)           0.649    12.959    effects_loop_i/delay_0/U0/y_reg[28]_LDC_n_0
    SLICE_X32Y60         LUT3 (Prop_lut3_I1_O)        0.124    13.083 r  effects_loop_i/delay_0/U0/y[28]_INST_0/O
                         net (fo=1, routed)           0.000    13.083    effects_loop_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/AXI_from_PL[28]
    SLICE_X32Y60         FDRE                                         r  effects_loop_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg0_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  effects_loop_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    effects_loop_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  effects_loop_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1288, routed)        1.477    12.656    effects_loop_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y60         FDRE                                         r  effects_loop_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg0_reg[28]/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X32Y60         FDRE (Setup_fdre_C_D)        0.077    12.808    effects_loop_i/PL_to_PS_0/U0/PL_to_PS_v1_0_S00_AXI_inst/slv_reg0_reg[28]
  -------------------------------------------------------------------
                         required time                         12.808    
                         arrival time                         -13.083    
  -------------------------------------------------------------------
                         slack                                 -0.275    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.209ns (59.229%)  route 0.144ns (40.771%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  effects_loop_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    effects_loop_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  effects_loop_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1288, routed)        0.656     0.992    effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[28]/Q
                         net (fo=1, routed)           0.144     1.300    effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg_n_0_[28]
    SLICE_X27Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.345 r  effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i[28]_i_1/O
                         net (fo=1, routed)           0.000     1.345    effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer[28]
    SLICE_X27Y99         FDRE                                         r  effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  effects_loop_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    effects_loop_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  effects_loop_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1288, routed)        0.844     1.210    effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X27Y99         FDRE                                         r  effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[28]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.092     1.267    effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.399%)  route 0.169ns (47.601%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  effects_loop_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    effects_loop_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  effects_loop_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1288, routed)        0.659     0.995    effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X31Y101        FDRE                                         r  effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y101        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/Q
                         net (fo=5, routed)           0.169     1.305    effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/si_rs_bvalid
    SLICE_X31Y99         LUT4 (Prop_lut4_I2_O)        0.045     1.350 r  effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_valid_i_i_1__0/O
                         net (fo=1, routed)           0.000     1.350    effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_valid_i0
    SLICE_X31Y99         FDRE                                         r  effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  effects_loop_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    effects_loop_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  effects_loop_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1288, routed)        0.845     1.211    effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X31Y99         FDRE                                         r  effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_valid_i_reg/C
                         clock pessimism             -0.035     1.176    
    SLICE_X31Y99         FDRE (Hold_fdre_C_D)         0.092     1.268    effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.407ns (71.304%)  route 0.164ns (28.696%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  effects_loop_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    effects_loop_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  effects_loop_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1288, routed)        0.559     0.895    effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X32Y99         FDRE                                         r  effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]/Q
                         net (fo=1, routed)           0.163     1.222    effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]
    SLICE_X32Y99         LUT5 (Prop_lut5_I2_O)        0.045     1.267 r  effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr[0]_i_10/O
                         net (fo=1, routed)           0.000     1.267    effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr[0]_i_10_n_0
    SLICE_X32Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     1.412 r  effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.412    effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/CO[0]
    SLICE_X32Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.465 r  effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.465    effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_7
    SLICE_X32Y100        FDRE                                         r  effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  effects_loop_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    effects_loop_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  effects_loop_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1288, routed)        0.912     1.278    effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X32Y100        FDRE                                         r  effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X32Y100        FDRE (Hold_fdre_C_D)         0.134     1.377    effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.465    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.420ns (71.943%)  route 0.164ns (28.057%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  effects_loop_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    effects_loop_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  effects_loop_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1288, routed)        0.559     0.895    effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X32Y99         FDRE                                         r  effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.164     1.059 r  effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]/Q
                         net (fo=1, routed)           0.163     1.222    effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]
    SLICE_X32Y99         LUT5 (Prop_lut5_I2_O)        0.045     1.267 r  effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr[0]_i_10/O
                         net (fo=1, routed)           0.000     1.267    effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr[0]_i_10_n_0
    SLICE_X32Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     1.412 r  effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/axaddr_incr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.412    effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/CO[0]
    SLICE_X32Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.478 r  effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.478    effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_1_n_5
    SLICE_X32Y100        FDRE                                         r  effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  effects_loop_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    effects_loop_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  effects_loop_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1288, routed)        0.912     1.278    effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X32Y100        FDRE                                         r  effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X32Y100        FDRE (Hold_fdre_C_D)         0.134     1.377    effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.478    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  effects_loop_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    effects_loop_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  effects_loop_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1288, routed)        0.557     0.893    effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X35Y91         FDRE                                         r  effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/Q
                         net (fo=1, routed)           0.052     1.086    effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg_n_0_[7]
    SLICE_X34Y91         LUT5 (Prop_lut5_I2_O)        0.045     1.131 r  effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.131    effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[7]_i_1__0_n_0
    SLICE_X34Y91         FDRE                                         r  effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  effects_loop_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    effects_loop_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  effects_loop_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1288, routed)        0.824     1.190    effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X34Y91         FDRE                                         r  effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]/C
                         clock pessimism             -0.284     0.906    
    SLICE_X34Y91         FDRE (Hold_fdre_C_D)         0.121     1.027    effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.131    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.322%)  route 0.191ns (50.678%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  effects_loop_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    effects_loop_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  effects_loop_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1288, routed)        0.639     0.975    effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X37Y100        FDRE                                         r  effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[3]/Q
                         net (fo=1, routed)           0.191     1.307    effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[3]
    SLICE_X37Y99         LUT5 (Prop_lut5_I4_O)        0.045     1.352 r  effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[3]_i_1/O
                         net (fo=1, routed)           0.000     1.352    effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[3]_i_1_n_0
    SLICE_X37Y99         FDRE                                         r  effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  effects_loop_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    effects_loop_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  effects_loop_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1288, routed)        0.825     1.191    effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X37Y99         FDRE                                         r  effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X37Y99         FDRE (Hold_fdre_C_D)         0.092     1.248    effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            effects_loop_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.738%)  route 0.189ns (57.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  effects_loop_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    effects_loop_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  effects_loop_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1288, routed)        0.656     0.992    effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X27Y102        FDRE                                         r  effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y102        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.189     1.322    effects_loop_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  effects_loop_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  effects_loop_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    effects_loop_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  effects_loop_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1288, routed)        0.885     1.251    effects_loop_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  effects_loop_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.216    effects_loop_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            effects_loop_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.738%)  route 0.189ns (57.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  effects_loop_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    effects_loop_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  effects_loop_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1288, routed)        0.656     0.992    effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X27Y102        FDRE                                         r  effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y102        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.189     1.322    effects_loop_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  effects_loop_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  effects_loop_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    effects_loop_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  effects_loop_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1288, routed)        0.885     1.251    effects_loop_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  effects_loop_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.216    effects_loop_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.370%)  route 0.199ns (51.630%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  effects_loop_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    effects_loop_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  effects_loop_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1288, routed)        0.639     0.975    effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X37Y100        FDRE                                         r  effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/Q
                         net (fo=1, routed)           0.199     1.315    effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[2]
    SLICE_X37Y99         LUT5 (Prop_lut5_I4_O)        0.045     1.360 r  effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[2]_i_1/O
                         net (fo=1, routed)           0.000     1.360    effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[2]_i_1_n_0
    SLICE_X37Y99         FDRE                                         r  effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  effects_loop_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    effects_loop_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  effects_loop_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1288, routed)        0.825     1.191    effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X37Y99         FDRE                                         r  effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X37Y99         FDRE (Hold_fdre_C_D)         0.092     1.248    effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.360    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            effects_loop_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.496%)  route 0.198ns (51.504%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  effects_loop_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    effects_loop_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  effects_loop_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1288, routed)        0.659     0.995    effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X29Y100        FDRE                                         r  effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[24]/Q
                         net (fo=1, routed)           0.198     1.334    effects_loop_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[24]
    SLICE_X29Y97         LUT4 (Prop_lut4_I1_O)        0.045     1.379 r  effects_loop_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[25]_i_1/O
                         net (fo=1, routed)           0.000     1.379    effects_loop_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[25]
    SLICE_X29Y97         FDRE                                         r  effects_loop_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  effects_loop_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    effects_loop_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  effects_loop_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1288, routed)        0.845     1.211    effects_loop_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X29Y97         FDRE                                         r  effects_loop_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X29Y97         FDRE (Hold_fdre_C_D)         0.091     1.267    effects_loop_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  0.112    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { effects_loop_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  effects_loop_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X27Y83    effects_loop_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X27Y83    effects_loop_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X27Y83    effects_loop_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X27Y83    effects_loop_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y83    effects_loop_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y82    effects_loop_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y82    effects_loop_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y82    effects_loop_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X28Y82    effects_loop_i/zed_audio_ctrl_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y87    effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y87    effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y87    effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y87    effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y93    effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y97    effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y97    effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y97    effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y93    effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y93    effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y83    effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y85    effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y83    effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y83    effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y85    effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y90    effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y88    effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y90    effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y90    effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y88    effects_loop_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK



