strict digraph "" {
	node [label="\N"];
	"177:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fe536c99e90>",
		def_var="['cmd_bits']",
		fillcolor=deepskyblue,
		label="177:AS
cmd_bits = (bit[7:6] == 2'b00) & (bit[5:4] != 2'b11) & (cmd[3:2] != 2'b11);",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['bit', 'bit', 'cmd']"];
}
