/* arch/arm/mach-rk30/rk30_dvfs.c
 *
 * Copyright (C) 2012 ROCKCHIP, Inc.
 *
 * This software is licensed under the terms of the GNU General Public
 * License version 2, as published by the Free Software Foundation, and
 * may be copied, distributed, and modified under those terms.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 */
#include <linux/slab.h>
#include <linux/clk.h>
#include <linux/regulator/consumer.h>
#include <linux/delay.h>
#include <linux/stat.h>
#include <linux/of.h>
#include <linux/opp.h>
#include <linux/rockchip/dvfs.h>
#include <linux/rockchip/common.h>
#include <linux/fb.h>
#include <linux/reboot.h>
#include <linux/rockchip/cpu.h>
#include <linux/tick.h>
#include <dt-bindings/clock/rk_system_status.h>
#include "../../../drivers/clk/rockchip/clk-pd.h"
#include "efuse.h"

extern int rockchip_tsadc_get_temp(int chn);

#define MHz	(1000 * 1000)
static LIST_HEAD(rk_dvfs_tree);
static DEFINE_MUTEX(rk_dvfs_mutex);
static struct workqueue_struct *dvfs_wq;
static struct dvfs_node *clk_cpu_dvfs_node;
static unsigned int target_temp = 80;
static int temp_limit_enable;

static int pd_gpu_off, early_suspend;
static DEFINE_MUTEX(switch_vdd_gpu_mutex);
struct regulator *vdd_gpu_regulator;

static int vdd_gpu_reboot_notifier_event(struct notifier_block *this,
	unsigned long event, void *ptr)
{
	int ret;

	DVFS_DBG("%s: enable vdd_gpu\n", __func__);
	mutex_lock(&switch_vdd_gpu_mutex);
	if (!regulator_is_enabled(vdd_gpu_regulator))
		ret = regulator_enable(vdd_gpu_regulator);
	mutex_unlock(&switch_vdd_gpu_mutex);

	return NOTIFY_OK;
}

static struct notifier_block vdd_gpu_reboot_notifier = {
	.notifier_call = vdd_gpu_reboot_notifier_event,
};

static int clk_pd_gpu_notifier_call(struct notifier_block *nb,
	unsigned long event, void *ptr)
{
	int ret;

	switch (event) {
	case RK_CLK_PD_PREPARE:
		mutex_lock(&switch_vdd_gpu_mutex);
		pd_gpu_off = 0;
		if (early_suspend) {
			if (!regulator_is_enabled(vdd_gpu_regulator))
				ret = regulator_enable(vdd_gpu_regulator);
		}
		mutex_unlock(&switch_vdd_gpu_mutex);
		break;
	case RK_CLK_PD_UNPREPARE:
		mutex_lock(&switch_vdd_gpu_mutex);
		pd_gpu_off = 1;
		if (early_suspend) {
			if (regulator_is_enabled(vdd_gpu_regulator))
				ret = regulator_disable(vdd_gpu_regulator);
		}
		mutex_unlock(&switch_vdd_gpu_mutex);
		break;
	default:
		break;
	}

	return NOTIFY_OK;
}

static struct notifier_block clk_pd_gpu_notifier = {
	.notifier_call = clk_pd_gpu_notifier_call,
};


static int early_suspend_notifier_call(struct notifier_block *self,
				unsigned long action, void *data)
{
	struct fb_event *event = data;
	int blank_mode = *((int *)event->data);
	int ret;

	mutex_lock(&switch_vdd_gpu_mutex);
	if (action == FB_EARLY_EVENT_BLANK) {
		switch (blank_mode) {
		case FB_BLANK_UNBLANK:
			early_suspend = 0;
			if (pd_gpu_off) {
				if (!regulator_is_enabled(vdd_gpu_regulator))
					ret = regulator_enable(
					vdd_gpu_regulator);
			}
			break;
		default:
			break;
		}
	} else if (action == FB_EVENT_BLANK) {
		switch (blank_mode) {
		case FB_BLANK_POWERDOWN:
			early_suspend = 1;
			if (pd_gpu_off) {
				if (regulator_is_enabled(vdd_gpu_regulator))
					ret = regulator_disable(
					vdd_gpu_regulator);
			}

			break;
		default:
			break;
		}
	}
	mutex_unlock(&switch_vdd_gpu_mutex);

	return NOTIFY_OK;
}

static struct notifier_block early_suspend_notifier = {
		.notifier_call = early_suspend_notifier_call,
};

#define DVFS_REGULATOR_MODE_STANDBY	1
#define DVFS_REGULATOR_MODE_IDLE	2
#define DVFS_REGULATOR_MODE_NORMAL	3
#define DVFS_REGULATOR_MODE_FAST	4

static const char* dvfs_regu_mode_to_string(unsigned int mode)
{
	switch (mode) {
	case DVFS_REGULATOR_MODE_FAST:
		return "FAST";
	case DVFS_REGULATOR_MODE_NORMAL:
		return "NORMAL";
	case DVFS_REGULATOR_MODE_IDLE:
		return "IDLE";
	case DVFS_REGULATOR_MODE_STANDBY:
		return "STANDBY";
	default:
		return "UNKNOWN";
	}
}

static int dvfs_regu_mode_convert(unsigned int mode)
{
	switch (mode) {
        case DVFS_REGULATOR_MODE_FAST:
                return REGULATOR_MODE_FAST;
        case DVFS_REGULATOR_MODE_NORMAL:
                return REGULATOR_MODE_NORMAL;
        case DVFS_REGULATOR_MODE_IDLE:
                return REGULATOR_MODE_IDLE;
        case DVFS_REGULATOR_MODE_STANDBY:
                return REGULATOR_MODE_STANDBY;
        default:
                return -EINVAL;
        }
}

static int dvfs_regu_mode_deconvert(unsigned int mode)
{
	switch (mode) {
        case REGULATOR_MODE_FAST:
                return DVFS_REGULATOR_MODE_FAST;
        case REGULATOR_MODE_NORMAL:
                return DVFS_REGULATOR_MODE_NORMAL;
        case REGULATOR_MODE_IDLE:
                return DVFS_REGULATOR_MODE_IDLE;
        case REGULATOR_MODE_STANDBY:
                return DVFS_REGULATOR_MODE_STANDBY;
        default:
                return -EINVAL;
        }
}

static struct cpufreq_frequency_table *of_get_regu_mode_table(struct device_node *dev_node)
{
	struct cpufreq_frequency_table *regu_mode_table = NULL;
	const struct property *prop;
	const __be32 *val;
	int nr, i;

	prop = of_find_property(dev_node, "regu-mode-table", NULL);
	if (!prop)
		return NULL;
	if (!prop->value)
		return NULL;

	nr = prop->length / sizeof(u32);
	if (nr % 2) {
		pr_err("%s: Invalid freq list\n", __func__);
		return NULL;
	}

	regu_mode_table = kzalloc(sizeof(struct cpufreq_frequency_table) *
			     (nr/2+1), GFP_KERNEL);
	if (!regu_mode_table) {
		pr_err("%s: could not allocate regu_mode_table!\n", __func__);
		return ERR_PTR(-ENOMEM);
	}

	val = prop->value;

	for (i=0; i<nr/2; i++){
		regu_mode_table[i].frequency = be32_to_cpup(val++) * 1000;
		regu_mode_table[i].index = be32_to_cpup(val++);
	}

	if (regu_mode_table[i-1].frequency != 0) {
		pr_err("%s: Last freq of regu_mode_table is not 0!\n", __func__);
		kfree(regu_mode_table);
		return NULL;
	}

	regu_mode_table[i].index = 0;
	regu_mode_table[i].frequency = CPUFREQ_TABLE_END;

	return regu_mode_table;
}

static int dvfs_regu_mode_table_constrain(struct dvfs_node *clk_dvfs_node)
{
	int i, ret;
	int mode, convert_mode, valid_mode;

	if (!clk_dvfs_node)
		return -EINVAL;

	if (!clk_dvfs_node->regu_mode_table)
		return -EINVAL;

	if (!clk_dvfs_node->vd)
		return -EINVAL;

	if (IS_ERR_OR_NULL(clk_dvfs_node->vd->regulator))
		return -EINVAL;

	for (i = 0; (clk_dvfs_node->regu_mode_table[i].frequency != CPUFREQ_TABLE_END); i++) {
		mode = clk_dvfs_node->regu_mode_table[i].index;
		convert_mode = dvfs_regu_mode_convert(mode);

		ret = regulator_is_supported_mode(clk_dvfs_node->vd->regulator,
						&convert_mode);
		if (ret) {
			DVFS_ERR("%s: find mode=%d unsupported\n", __func__,
				mode);
			kfree(clk_dvfs_node->regu_mode_table);
			clk_dvfs_node->regu_mode_table = NULL;
			return ret;
		}

		valid_mode = dvfs_regu_mode_deconvert(convert_mode);
		if (valid_mode != mode) {
			DVFS_ERR("%s: round mode=%d to valid mode=%d!\n",
				__func__, mode, valid_mode);
			clk_dvfs_node->regu_mode_table[i].index = valid_mode;
		}

	}

	return 0;
}

static int clk_dvfs_node_get_regu_mode(struct dvfs_node *clk_dvfs_node,
	unsigned long rate, unsigned int *mode)
{
	int i;


	if ((!clk_dvfs_node) || (!clk_dvfs_node->regu_mode_table))
		return -EINVAL;

	for (i = 0; (clk_dvfs_node->regu_mode_table[i].frequency != CPUFREQ_TABLE_END); i++) {
		if (rate >= clk_dvfs_node->regu_mode_table[i].frequency) {
			*mode = clk_dvfs_node->regu_mode_table[i].index;
			return 0;
		}
	}

	return -EINVAL;
}

static int dvfs_pd_get_newmode_byclk(struct pd_node *pd, struct dvfs_node *clk_dvfs_node)
{
	unsigned int mode_max = 0;


	if (clk_dvfs_node->regu_mode_en && (clk_dvfs_node->regu_mode >= pd->regu_mode)) {
		return clk_dvfs_node->regu_mode;
	}

	list_for_each_entry(clk_dvfs_node, &pd->clk_list, node) {
		if (clk_dvfs_node->regu_mode_en)
			mode_max = max(mode_max, (clk_dvfs_node->regu_mode));
	}

	return mode_max;
}

static void dvfs_update_clk_pds_mode(struct dvfs_node *clk_dvfs_node)
{
	struct pd_node *pd;

	if (!clk_dvfs_node)
		return;

	pd = clk_dvfs_node->pd;
	if (!pd)
		return;

	pd->regu_mode = dvfs_pd_get_newmode_byclk(pd, clk_dvfs_node);
}

static int dvfs_vd_get_newmode_bypd(struct vd_node *vd)
{
	unsigned int mode_max_vd = 0;
	struct pd_node *pd;

	if (!vd)
		return -EINVAL;

	list_for_each_entry(pd, &vd->pd_list, node) {
		mode_max_vd = max(mode_max_vd, pd->regu_mode);
	}

	return mode_max_vd;
}

static int dvfs_vd_get_newmode_byclk(struct dvfs_node *clk_dvfs_node)
{
	if (!clk_dvfs_node)
		return -EINVAL;

	dvfs_update_clk_pds_mode(clk_dvfs_node);

	return  dvfs_vd_get_newmode_bypd(clk_dvfs_node->vd);
}

static int dvfs_regu_set_mode(struct vd_node *vd, unsigned int mode)
{
	int convert_mode;
	int ret = 0;


	if (IS_ERR_OR_NULL(vd)) {
		DVFS_ERR("%s: vd_node error\n", __func__);
		return -EINVAL;
	}

	DVFS_DBG("%s: mode=%d(old=%d)\n", __func__, mode, vd->regu_mode);

	convert_mode = dvfs_regu_mode_convert(mode);
	if (convert_mode < 0) {
		DVFS_ERR("%s: mode %d convert error\n", __func__, mode);
		return convert_mode;
	}

	if (!IS_ERR_OR_NULL(vd->regulator)) {
		ret = dvfs_regulator_set_mode(vd->regulator, convert_mode);
		if (ret < 0) {
			DVFS_ERR("%s: %s set mode %d (was %d) error!\n", __func__,
				vd->regulator_name, mode, vd->regu_mode);
			return -EAGAIN;
		}
	} else {
		DVFS_ERR("%s: invalid regulator\n", __func__);
		return -EINVAL;
	}

	vd->regu_mode = mode;

	return 0;
}

static int dvfs_regu_mode_target(struct dvfs_node *clk_dvfs_node, unsigned long rate)
{
	int ret;
	int mode;


	if (!clk_dvfs_node)
		return -EINVAL;

	if (!clk_dvfs_node->regu_mode_en)
		return 0;

	ret = clk_dvfs_node_get_regu_mode(clk_dvfs_node, rate, &mode);
	if (ret) {
		DVFS_ERR("%s: clk(%s) rate %luhz get mode fail\n",
			__func__, clk_dvfs_node->name, rate);
		return ret;
	}
	clk_dvfs_node->regu_mode = mode;

	mode = dvfs_vd_get_newmode_byclk(clk_dvfs_node);
	if (mode < 0)
		return mode;

	ret = dvfs_regu_set_mode(clk_dvfs_node->vd, mode);

	return ret;
}

static void dvfs_volt_up_delay(struct vd_node *vd, int new_volt, int old_volt)
{
	int u_time;
	
	if(new_volt <= old_volt)
		return;
	if(vd->volt_time_flag > 0)	
		u_time = regulator_set_voltage_time(vd->regulator, old_volt, new_volt);
	else
		u_time = -1;		
	if(u_time < 0) {// regulator is not suported time,useing default time
		DVFS_DBG("%s:vd %s is not suported getting delay time,so we use default\n",
				__func__, vd->name);
		u_time = ((new_volt) - (old_volt)) >> 9;
	}
	
	DVFS_DBG("%s: vd %s volt %d to %d delay %d us\n", 
		__func__, vd->name, old_volt, new_volt, u_time);
	
	if (u_time >= 1000) {
		mdelay(u_time / 1000);
		udelay(u_time % 1000);
		DVFS_WARNING("%s: regulator set vol delay is larger 1ms,old is %d,new is %d\n",
			__func__, old_volt, new_volt);
	} else if (u_time) {
		udelay(u_time);
	}			
}

static int dvfs_regulator_set_voltage_readback(struct regulator *regulator, int min_uV, int max_uV)
{
	int ret = 0, read_back = 0;
	
	ret = dvfs_regulator_set_voltage(regulator, max_uV, max_uV);
	if (ret < 0) {
		DVFS_ERR("%s: now read back to check voltage\n", __func__);

		/* read back to judge if it is already effect */
		mdelay(2);
		read_back = dvfs_regulator_get_voltage(regulator);
		if (read_back == max_uV) {
			DVFS_ERR("%s: set ERROR but already effected, volt=%d\n", __func__, read_back);
			ret = 0;
		} else {
			DVFS_ERR("%s: set ERROR AND NOT effected, volt=%d\n", __func__, read_back);
		}
	}
	
	return ret;
}

static int dvfs_scale_volt_direct(struct vd_node *vd_clk, int volt_new)
{
	int ret = 0;
	
	DVFS_DBG("%s: volt=%d(old=%d)\n", __func__, volt_new, vd_clk->cur_volt);
	
	if (IS_ERR_OR_NULL(vd_clk)) {
		DVFS_ERR("%s: vd_node error\n", __func__);
		return -EINVAL;
	}

	if (!IS_ERR_OR_NULL(vd_clk->regulator)) {
		ret = dvfs_regulator_set_voltage_readback(vd_clk->regulator, volt_new, volt_new);
		dvfs_volt_up_delay(vd_clk,volt_new, vd_clk->cur_volt);
		if (ret < 0) {
			vd_clk->volt_set_flag = DVFS_SET_VOLT_FAILURE;
			DVFS_ERR("%s: %s set voltage up err ret = %d, Vnew = %d(was %d)mV\n",
					__func__, vd_clk->name, ret, volt_new, vd_clk->cur_volt);
			return -EAGAIN;
		}

	} else {
		DVFS_ERR("%s: invalid regulator\n", __func__);
		return -EINVAL;
	}

	vd_clk->volt_set_flag = DVFS_SET_VOLT_SUCCESS;
	vd_clk->cur_volt = volt_new;

	return 0;

}

static int dvfs_reset_volt(struct vd_node *dvfs_vd)
{
	int flag_set_volt_correct = 0;
	if (!IS_ERR_OR_NULL(dvfs_vd->regulator))
		flag_set_volt_correct = dvfs_regulator_get_voltage(dvfs_vd->regulator);
	else {
		DVFS_ERR("%s: invalid regulator\n", __func__);
		return -EINVAL;
	}
	if (flag_set_volt_correct <= 0) {
		DVFS_ERR("%s (vd:%s), try to reload volt ,by it is error again(%d)!!! stop scaling\n",
				__func__, dvfs_vd->name, flag_set_volt_correct);
		return -EAGAIN;
	}
	dvfs_vd->volt_set_flag = DVFS_SET_VOLT_SUCCESS;
	DVFS_WARNING("%s:vd(%s) try to reload volt = %d\n",
			__func__, dvfs_vd->name, flag_set_volt_correct);

	/* Reset vd's voltage */
	dvfs_vd->cur_volt = flag_set_volt_correct;

	return dvfs_vd->cur_volt;
}


// for clk enable case to get vd regulator info
static void clk_enable_dvfs_regulator_check(struct vd_node *vd)
{
	vd->cur_volt = dvfs_regulator_get_voltage(vd->regulator);
	if(vd->cur_volt <= 0){
		vd->volt_set_flag = DVFS_SET_VOLT_FAILURE;
	}
	vd->volt_set_flag = DVFS_SET_VOLT_SUCCESS;
}

static void dvfs_get_vd_regulator_volt_list(struct vd_node *vd)
{
	unsigned int i, selector = dvfs_regulator_count_voltages(vd->regulator);
	int n = 0, sel_volt = 0;
	
	if(selector > VD_VOL_LIST_CNT)
		selector = VD_VOL_LIST_CNT;

	for (i = 0; i < selector; i++) {
		sel_volt = dvfs_regulator_list_voltage(vd->regulator, i);
		if(sel_volt <= 0){	
			//DVFS_WARNING("%s: vd(%s) list volt selector=%u, but volt(%d) <=0\n",
			//	__func__, vd->name, i, sel_volt);
			continue;
		}
		vd->volt_list[n++] = sel_volt;	
		DVFS_DBG("%s: vd(%s) list volt selector=%u, n=%d, volt=%d\n", 
			__func__, vd->name, i, n, sel_volt);
	}
	
	vd->n_voltages = n;
}

// >= volt
static int vd_regulator_round_volt_max(struct vd_node *vd, int volt)
{
	int sel_volt;
	int i;
	
	for (i = 0; i < vd->n_voltages; i++) {
		sel_volt = vd->volt_list[i];
		if(sel_volt <= 0){	
			DVFS_WARNING("%s: selector=%u, but volt <=0\n", 
				__func__, i);
			continue;
		}
		if(sel_volt >= volt)
			return sel_volt;	
	}
	return -EINVAL;
}

// >=volt
static int vd_regulator_round_volt_min(struct vd_node *vd, int volt)
{
	int sel_volt;
	int i;
	
	for (i = 0; i < vd->n_voltages; i++) {
		sel_volt = vd->volt_list[i];
		if(sel_volt <= 0){	
			DVFS_WARNING("%s: selector=%u, but volt <=0\n", 
				__func__, i);
			continue;
		}
		if(sel_volt > volt){
			if(i > 0)
				return vd->volt_list[i-1];
			else
				return -EINVAL;
		}	
	}
	
	return -EINVAL;
}

// >=volt
static int vd_regulator_round_volt(struct vd_node *vd, int volt, int flags)
{
	if(!vd->n_voltages)
		return -EINVAL;
	if(flags == VD_LIST_RELATION_L)
		return vd_regulator_round_volt_min(vd, volt);
	else
		return vd_regulator_round_volt_max(vd, volt);	
}

static void dvfs_table_round_volt(struct dvfs_node *clk_dvfs_node)
{
	int i, test_volt;

	if(!clk_dvfs_node->dvfs_table || !clk_dvfs_node->vd || 
		IS_ERR_OR_NULL(clk_dvfs_node->vd->regulator))
		return;

	for (i = 0; (clk_dvfs_node->dvfs_table[i].frequency != CPUFREQ_TABLE_END); i++) {

		test_volt = vd_regulator_round_volt(clk_dvfs_node->vd, clk_dvfs_node->dvfs_table[i].index, VD_LIST_RELATION_H);
		if(test_volt <= 0)
		{	
			DVFS_WARNING("%s: clk(%s) round volt(%d) but list <=0\n",
				__func__, clk_dvfs_node->name, clk_dvfs_node->dvfs_table[i].index);
			break;
		}
		DVFS_DBG("clk %s:round_volt %d to %d\n",
			clk_dvfs_node->name, clk_dvfs_node->dvfs_table[i].index, test_volt);
		
		clk_dvfs_node->dvfs_table[i].index=test_volt;		
	}
}

static void dvfs_vd_get_regulator_volt_time_info(struct vd_node *vd)
{
	if(vd->volt_time_flag <= 0){// check regulator support get uping vol timer
		vd->volt_time_flag = dvfs_regulator_set_voltage_time(vd->regulator, vd->cur_volt, vd->cur_volt+200*1000);
		if(vd->volt_time_flag < 0){
			DVFS_DBG("%s,vd %s volt_time is no support\n",
				__func__, vd->name);
		}
		else{
			DVFS_DBG("%s,vd %s volt_time is support,up 200mv need delay %d us\n",
				__func__, vd->name, vd->volt_time_flag);
		}	
	}
}
#if 0
static void dvfs_vd_get_regulator_mode_info(struct vd_node *vd)
{
	//REGULATOR_MODE_FAST
	if(vd->mode_flag <= 0){// check regulator support get uping vol timer{
		vd->mode_flag = dvfs_regulator_get_mode(vd->regulator);
		if(vd->mode_flag==REGULATOR_MODE_FAST || vd->mode_flag==REGULATOR_MODE_NORMAL
			|| vd->mode_flag == REGULATOR_MODE_IDLE || vd->mode_flag==REGULATOR_MODE_STANDBY){
			
			if(dvfs_regulator_set_mode(vd->regulator, vd->mode_flag) < 0){
				vd->mode_flag = 0;// check again
			}
		}
		if(vd->mode_flag > 0){
			DVFS_DBG("%s,vd %s mode(now is %d) support\n",
				__func__, vd->name, vd->mode_flag);
		}
		else{
			DVFS_DBG("%s,vd %s mode is not support now check\n",
				__func__, vd->name);
		}
	}
}
#endif

struct regulator *dvfs_get_regulator(char *regulator_name) 
{
	struct vd_node *vd;

	mutex_lock(&rk_dvfs_mutex);
	list_for_each_entry(vd, &rk_dvfs_tree, node) {
		if (strcmp(regulator_name, vd->regulator_name) == 0) {
			mutex_unlock(&rk_dvfs_mutex);
			return vd->regulator;
		}
	}
	mutex_unlock(&rk_dvfs_mutex);
	return NULL;
}

static int dvfs_get_rate_range(struct dvfs_node *clk_dvfs_node)
{
	struct cpufreq_frequency_table *table;
	int i = 0;

	if (!clk_dvfs_node)
		return -EINVAL;

	clk_dvfs_node->min_rate = 0;
	clk_dvfs_node->max_rate = 0;

	table = clk_dvfs_node->dvfs_table;
	for (i = 0; table[i].frequency != CPUFREQ_TABLE_END; i++) {
		clk_dvfs_node->max_rate = table[i].frequency / 1000 * 1000 * 1000;
		if (i == 0)
			clk_dvfs_node->min_rate = table[i].frequency / 1000 * 1000 * 1000;
	}

	DVFS_DBG("%s: clk %s, limit rate [min, max] = [%u, %u]\n",
			__func__, clk_dvfs_node->name, clk_dvfs_node->min_rate, clk_dvfs_node->max_rate);

	return 0;
}

static void dvfs_table_round_clk_rate(struct dvfs_node  *clk_dvfs_node)
{
	int i, rate, temp_rate, flags;
	
	if(!clk_dvfs_node || !clk_dvfs_node->dvfs_table || !clk_dvfs_node->clk)
		return;

	for (i = 0; (clk_dvfs_node->dvfs_table[i].frequency != CPUFREQ_TABLE_END); i++) {
		//ddr rate = real rate+flags
		flags = clk_dvfs_node->dvfs_table[i].frequency%1000;
		rate = (clk_dvfs_node->dvfs_table[i].frequency/1000)*1000;
		temp_rate = __clk_round_rate(clk_dvfs_node->clk, rate*1000);
		if(temp_rate <= 0){	
			DVFS_WARNING("%s: clk(%s) rate %d round return %d\n",
				__func__, clk_dvfs_node->name, clk_dvfs_node->dvfs_table[i].frequency, temp_rate);
			continue;
		}
		
		/* Set rate unit as MHZ */
		if (temp_rate % MHz != 0)
			temp_rate = (temp_rate / MHz + 1) * MHz;

		temp_rate = (temp_rate / 1000) + flags;
		
		DVFS_DBG("clk %s round_clk_rate %d to %d\n",
			clk_dvfs_node->name,clk_dvfs_node->dvfs_table[i].frequency, temp_rate);
		
		clk_dvfs_node->dvfs_table[i].frequency = temp_rate;		
	}
}

static int clk_dvfs_node_get_ref_volt(struct dvfs_node *clk_dvfs_node, int rate_khz,
		struct cpufreq_frequency_table *clk_fv)
{
	int i = 0;
	
	if (rate_khz == 0 || !clk_dvfs_node || !clk_dvfs_node->dvfs_table) {
		/* since no need */
		return -EINVAL;
	}
	clk_fv->frequency = rate_khz;
	clk_fv->index = 0;

	for (i = 0; (clk_dvfs_node->dvfs_table[i].frequency != CPUFREQ_TABLE_END); i++) {
		if (clk_dvfs_node->dvfs_table[i].frequency >= rate_khz) {
			clk_fv->frequency = clk_dvfs_node->dvfs_table[i].frequency;
			clk_fv->index = clk_dvfs_node->dvfs_table[i].index;
			 //printk("%s,%s rate=%ukhz(vol=%d)\n",__func__,clk_dvfs_node->name,
			 //clk_fv->frequency, clk_fv->index);
			return 0;
		}
	}
	clk_fv->frequency = 0;
	clk_fv->index = 0;
	//DVFS_DBG("%s get corresponding voltage error! out of bound\n", clk_dvfs_node->name);
	return -EINVAL;
}

static int dvfs_pd_get_newvolt_byclk(struct pd_node *pd, struct dvfs_node *clk_dvfs_node)
{
	int volt_max = 0;

	if (clk_dvfs_node->enable_count && (clk_dvfs_node->set_volt >= pd->cur_volt)) {
		return clk_dvfs_node->set_volt;
	}

	list_for_each_entry(clk_dvfs_node, &pd->clk_list, node) {
		if (clk_dvfs_node->enable_count)
			volt_max = max(volt_max, clk_dvfs_node->set_volt);
	}
	return volt_max;
}

static void dvfs_update_clk_pds_volt(struct dvfs_node *clk_dvfs_node)
{
	struct pd_node *pd;
	
	if (!clk_dvfs_node)
		return;
	
	pd = clk_dvfs_node->pd;
	if (!pd)
		return;
	
	pd->cur_volt = dvfs_pd_get_newvolt_byclk(pd, clk_dvfs_node);
}

static int dvfs_vd_get_newvolt_bypd(struct vd_node *vd)
{
	int volt_max_vd = 0;
	struct pd_node *pd;

	if (!vd)
		return -EINVAL;
	
	list_for_each_entry(pd, &vd->pd_list, node) {
		volt_max_vd = max(volt_max_vd, pd->cur_volt);
	}

	return volt_max_vd;
}

static int dvfs_vd_get_newvolt_byclk(struct dvfs_node *clk_dvfs_node)
{
	if (!clk_dvfs_node)
		return -EINVAL;

	dvfs_update_clk_pds_volt(clk_dvfs_node);
	return  dvfs_vd_get_newvolt_bypd(clk_dvfs_node->vd);
}

#if 0
static void dvfs_temp_limit_work_func(struct work_struct *work)
{
	unsigned long delay = HZ / 10; // 100ms
	struct vd_node *vd;
	struct pd_node *pd;
	struct dvfs_node *clk_dvfs_node;

	queue_delayed_work_on(0, dvfs_wq, to_delayed_work(work), delay);

	mutex_lock(&rk_dvfs_mutex);
	list_for_each_entry(vd, &rk_dvfs_tree, node) {
		mutex_lock(&vd->mutex);
		list_for_each_entry(pd, &vd->pd_list, node) {
			list_for_each_entry(clk_dvfs_node, &pd->clk_list, node) {
				if (clk_dvfs_node->temp_limit_table) {
					clk_dvfs_node->temp = rockchip_tsadc_get_temp(clk_dvfs_node->temp_channel);
					clk_dvfs_node->vd->vd_dvfs_target(clk_dvfs_node, clk_dvfs_node->last_set_rate);
				}
			}
		}
		mutex_unlock(&vd->mutex);
	}
	mutex_unlock(&rk_dvfs_mutex);
}
#endif

static struct cpufreq_frequency_table rk3288v0_arm_pvtm_table[] = {
	{.frequency = 216000,  .index = 4006},
	{.frequency = 408000,  .index = 6518},
	{.frequency = 600000,  .index = 8345},
	{.frequency = 816000,  .index = 11026},
	{.frequency = 1008000,  .index = 12906},
	{.frequency = 1200000,  .index = 15532},
	{.frequency = 1416000,  .index = 18076},
	{.frequency = 1608000,  .index = 21282},
	{.frequency = CPUFREQ_TABLE_END, .index = 1},
};

static struct pvtm_info rk3288v0_arm_pvtm_info = {
	.compatible = "rockchip,rk3288",
	.pvtm_table = rk3288v0_arm_pvtm_table,
	.channel = ARM_DVFS_CH,
	.process_version = RK3288_PROCESS_V0,
	.scan_rate_hz = 216000000,
	.sample_time_us = 1000,
	.volt_step_uv = 12500,
	.delta_pvtm_by_volt = 400,
	.delta_pvtm_by_temp = 14,
	.volt_margin_uv = 25000,
	.min_volt_uv = 850000,
	.max_volt_uv = 1400000,
};

static struct cpufreq_frequency_table rk3288v1_arm_pvtm_table[] = {
	{.frequency = 216000,  .index = 4710},
	{.frequency = 408000,  .index = 7200},
	{.frequency = 600000,  .index = 9192},
	{.frequency = 816000,  .index = 12560},
	{.frequency = 1008000,  .index = 14741},
	{.frequency = 1200000,  .index = 16886},
	{.frequency = 1416000,  .index = 20081},
	{.frequency = 1608000,  .index = 24061},
	{.frequency = CPUFREQ_TABLE_END, .index = 1},
};

static struct pvtm_info rk3288v1_arm_pvtm_info = {
	.compatible = "rockchip,rk3288",
	.pvtm_table = rk3288v1_arm_pvtm_table,
	.channel = ARM_DVFS_CH,
	.process_version = RK3288_PROCESS_V1,
	.scan_rate_hz = 216000000,
	.sample_time_us = 1000,
	.volt_step_uv = 12500,
	.delta_pvtm_by_volt = 450,
	.delta_pvtm_by_temp = 7,
	.volt_margin_uv = 25000,
	.min_volt_uv = 850000,
	.max_volt_uv = 1400000,
};

static struct cpufreq_frequency_table rk3288v2_arm_pvtm_table[] = {
	{.frequency = 216000,  .index = 5369},
	{.frequency = 408000,  .index = 6984},
	{.frequency = 600000,  .index = 8771},
	{.frequency = 816000,  .index = 11434},
	{.frequency = 1008000,  .index = 14178},
	{.frequency = 1200000,  .index = 16797},
	{.frequency = 1416000,  .index = 20178},
	{.frequency = 1608000,  .index = 23303},
	{.frequency = CPUFREQ_TABLE_END, .index = 1},
};

static struct pvtm_info rk3288v2_arm_pvtm_info = {
	.compatible = "rockchip,rk3288",
	.pvtm_table = rk3288v2_arm_pvtm_table,
	.channel = ARM_DVFS_CH,
	.process_version = RK3288_PROCESS_V2,
	.scan_rate_hz = 216000000,
	.sample_time_us = 1000,
	.volt_step_uv = 12500,
	.delta_pvtm_by_volt = 430,
	.delta_pvtm_by_temp = 12,
	.volt_margin_uv = 25000,
	.min_volt_uv = 900000,
	.max_volt_uv = 1400000,
};

static struct pvtm_info *pvtm_info_table[] = {
	&rk3288v0_arm_pvtm_info,
	&rk3288v1_arm_pvtm_info,
	&rk3288v2_arm_pvtm_info
};

static int pvtm_set_single_dvfs(struct dvfs_node *dvfs_node, u32 idx,
				struct pvtm_info *info, int *pvtm_list,
				u32 min_pvtm)
{
	struct cpufreq_frequency_table *dvfs_table = dvfs_node->dvfs_table;
	struct cpufreq_frequency_table *pvtm_table = dvfs_node->pvtm_table;
	int target_pvtm, pvtm_margin, volt_margin;
	unsigned int n_voltages = dvfs_node->vd->n_voltages;
	int *volt_list = dvfs_node->vd->volt_list;
	int n, temp;

	volt_margin = info->volt_margin_uv + pvtm_table[idx].index;
	n = volt_margin/info->volt_step_uv;
	if (volt_margin%info->volt_step_uv)
		n++;

	pvtm_margin = n*info->delta_pvtm_by_volt;
	temp = rockchip_tsadc_get_temp(1);
	target_pvtm = min_pvtm+temp * info->delta_pvtm_by_temp + pvtm_margin;

	DVFS_DBG("=====%s: temp:%d, freq:%d, target pvtm:%d=====\n",
		 __func__, temp, dvfs_table[idx].frequency, target_pvtm);

	for (n = 0; n < n_voltages; n++) {
		if (pvtm_list[n] >= target_pvtm) {
			dvfs_table[idx].index = volt_list[n];
			DVFS_DBG("freq[%d]=%d, volt=%d\n",
				 idx, dvfs_table[idx].frequency, volt_list[n]);

			return 0;
		}
	}

	return -EINVAL;

	return 0;
}

static void pvtm_set_dvfs_table(struct dvfs_node *dvfs_node)
{
	struct cpufreq_frequency_table *dvfs_table = dvfs_node->dvfs_table;
	struct pvtm_info *info = dvfs_node->pvtm_info;
	struct regulator *regulator = dvfs_node->vd->regulator;
	int i, j;
	int ret = 0;
	int pvtm_list[VD_VOL_LIST_CNT] = {0};
	unsigned int n_voltages = dvfs_node->vd->n_voltages;
	int *volt_list = dvfs_node->vd->volt_list;

	if (!info)
		return;

	clk_set_rate(dvfs_node->clk, info->scan_rate_hz);
	DVFS_DBG("%s:%lu\n", __func__, clk_get_rate(dvfs_node->clk));

	for (i = 0; i < n_voltages; i++) {
		if ((volt_list[i] >= info->min_volt_uv) &&
		    (volt_list[i] <= info->max_volt_uv)) {
			regulator_set_voltage(regulator, volt_list[i],
					      volt_list[i]);
			pvtm_list[i] = pvtm_get_value(info->channel,
						      info->sample_time_us);
		}
	}

	for (i = 0; dvfs_table[i].frequency != CPUFREQ_TABLE_END; i++) {
		for (j = 0; info->pvtm_table[j].frequency !=
		     CPUFREQ_TABLE_END; j++)
			if (info->pvtm_table[j].frequency >=
			    dvfs_table[i].frequency) {
				int min_pvtm = info->pvtm_table[j].index;

				ret = pvtm_set_single_dvfs(dvfs_node,
							   i,
							   info,
							   pvtm_list,
							   min_pvtm);
				break;
			}

		if (ret) {
			DVFS_WARNING("freq: %d can not reach target pvtm\n",
				     dvfs_table[i].frequency);
			break;
		}

		if (info->pvtm_table[j].frequency == CPUFREQ_TABLE_END) {
			DVFS_WARNING("not support freq :%d, max freq is %d\n",
				     dvfs_table[i].frequency,
				     info->pvtm_table[j-1].frequency);
			break;
		}
	}
}

static void dvfs_virt_temp_limit_work_func(void)
{
	const struct cpufreq_frequency_table *limits_table = NULL;
	unsigned int new_temp_limit_rate = -1;
	unsigned int nr_cpus = num_online_cpus();
	static bool in_perf;
	int i;

	if (!cpu_is_rk312x())
		return;

	if (rockchip_get_system_status() & SYS_STATUS_PERFORMANCE) {
		in_perf = true;
	} else if (in_perf) {
		in_perf = false;
	} else {
		static u64 last_time_in_idle;
		static u64 last_time_in_idle_timestamp;
		u64 time_in_idle = 0, now;
		u32 delta_idle;
		u32 delta_time;
		unsigned cpu, busy_cpus;

		for_each_online_cpu(cpu) {
			time_in_idle += get_cpu_idle_time_us(cpu, &now);
		}
		delta_time = now - last_time_in_idle_timestamp;
		delta_idle = time_in_idle - last_time_in_idle;
		last_time_in_idle = time_in_idle;
		last_time_in_idle_timestamp = now;
		delta_idle += delta_time >> 4; /* +6.25% */
		if (delta_idle > (nr_cpus - 1)
		    * delta_time && delta_idle < (nr_cpus + 1) * delta_time)
			busy_cpus = 1;
		else if (delta_idle > (nr_cpus - 2) * delta_time)
			busy_cpus = 2;
		else if (delta_idle > (nr_cpus - 3) * delta_time)
			busy_cpus = 3;
		else
			busy_cpus = 4;

		limits_table = clk_cpu_dvfs_node->virt_temp_limit_table[busy_cpus-1];
		DVFS_DBG("delta time %6u us idle %6u us %u cpus select table %d\n",
			 delta_time, delta_idle, nr_cpus, busy_cpus);
	}

	if (limits_table) {
		new_temp_limit_rate = limits_table[0].frequency;
		for (i = 0; limits_table[i].frequency != CPUFREQ_TABLE_END; i++) {
			if (target_temp >= limits_table[i].index)
				new_temp_limit_rate = limits_table[i].frequency;
		}
	}

	if (clk_cpu_dvfs_node->temp_limit_rate != new_temp_limit_rate) {
		clk_cpu_dvfs_node->temp_limit_rate = new_temp_limit_rate;
		dvfs_clk_set_rate(clk_cpu_dvfs_node, clk_cpu_dvfs_node->last_set_rate);
		DVFS_DBG("temp_limit_rate:%d\n", (int)clk_cpu_dvfs_node->temp_limit_rate);
	}
}

static void dvfs_temp_limit_work_func(struct work_struct *work)
{
	int temp=0, delta_temp=0;
	unsigned long delay = HZ/10;
	unsigned long arm_rate_step=0;
	static int old_temp=0;
	int i;

	queue_delayed_work_on(0, dvfs_wq, to_delayed_work(work), delay);

	temp = rockchip_tsadc_get_temp(1);

	if (temp == INVALID_TEMP)
		return dvfs_virt_temp_limit_work_func();

	//debounce
	delta_temp = (old_temp>temp) ? (old_temp-temp) : (temp-old_temp);
	if (delta_temp <= 1)
		return;

	if (ROCKCHIP_PM_POLICY_PERFORMANCE == rockchip_pm_get_policy()) {
		if (!clk_cpu_dvfs_node->per_temp_limit_table) {
			return;
		}

		clk_cpu_dvfs_node->temp_limit_rate = clk_cpu_dvfs_node->max_rate;
		for (i=0; clk_cpu_dvfs_node->per_temp_limit_table[i].frequency != CPUFREQ_TABLE_END; i++) {
			if (temp > clk_cpu_dvfs_node->per_temp_limit_table[i].index) {
				clk_cpu_dvfs_node->temp_limit_rate = clk_cpu_dvfs_node->per_temp_limit_table[i].frequency;
			}
		}
		dvfs_clk_set_rate(clk_cpu_dvfs_node, clk_cpu_dvfs_node->last_set_rate);
	} else if (ROCKCHIP_PM_POLICY_NORMAL == rockchip_pm_get_policy()){
		if (!clk_cpu_dvfs_node->nor_temp_limit_table) {
			return;
		}

		if (temp > target_temp) {
			if (temp > old_temp) {
				delta_temp = temp - target_temp;
				for (i=0; clk_cpu_dvfs_node->nor_temp_limit_table[i].frequency != CPUFREQ_TABLE_END; i++) {
					if (delta_temp > clk_cpu_dvfs_node->nor_temp_limit_table[i].index) {
						arm_rate_step = clk_cpu_dvfs_node->nor_temp_limit_table[i].frequency;
					}
				}
				if (arm_rate_step && (clk_cpu_dvfs_node->temp_limit_rate > arm_rate_step)) {
					clk_cpu_dvfs_node->temp_limit_rate -= arm_rate_step;
					dvfs_clk_set_rate(clk_cpu_dvfs_node, clk_cpu_dvfs_node->last_set_rate);
				}
			}
		} else {
			if (clk_cpu_dvfs_node->temp_limit_rate < clk_cpu_dvfs_node->max_rate) {
				delta_temp = target_temp - temp;
				for (i=0; clk_cpu_dvfs_node->nor_temp_limit_table[i].frequency != CPUFREQ_TABLE_END; i++) {
					if (delta_temp > clk_cpu_dvfs_node->nor_temp_limit_table[i].index) {
						arm_rate_step = clk_cpu_dvfs_node->nor_temp_limit_table[i].frequency;
					}
				}

				if (arm_rate_step) {
					clk_cpu_dvfs_node->temp_limit_rate += arm_rate_step;
					if (clk_cpu_dvfs_node->temp_limit_rate > clk_cpu_dvfs_node->max_rate) {
						clk_cpu_dvfs_node->temp_limit_rate = clk_cpu_dvfs_node->max_rate;
					}
					dvfs_clk_set_rate(clk_cpu_dvfs_node, clk_cpu_dvfs_node->last_set_rate);
				}
			}
		}
	}

	DVFS_DBG("cur temp: %d, temp_limit_core_rate: %lu\n", temp, clk_cpu_dvfs_node->temp_limit_rate);

	old_temp = temp;
}
static DECLARE_DELAYED_WORK(dvfs_temp_limit_work, dvfs_temp_limit_work_func);

int dvfs_clk_enable_limit(struct dvfs_node *clk_dvfs_node, unsigned int min_rate, unsigned int max_rate)
{
	u32 rate = 0, ret = 0;

	if (!clk_dvfs_node || (min_rate > max_rate))
		return -EINVAL;
	
	if (clk_dvfs_node->vd && clk_dvfs_node->vd->vd_dvfs_target){
		mutex_lock(&clk_dvfs_node->vd->mutex);
		
		/* To reset clk_dvfs_node->min_rate/max_rate */
		dvfs_get_rate_range(clk_dvfs_node);
		clk_dvfs_node->freq_limit_en = 1;

		if ((min_rate >= clk_dvfs_node->min_rate) && (min_rate <= clk_dvfs_node->max_rate)) {
			clk_dvfs_node->min_rate = min_rate;
		}
		
		if ((max_rate >= clk_dvfs_node->min_rate) && (max_rate <= clk_dvfs_node->max_rate)) {
			clk_dvfs_node->max_rate = max_rate;
		}

		if (clk_dvfs_node->last_set_rate == 0)
			rate = __clk_get_rate(clk_dvfs_node->clk);
		else
			rate = clk_dvfs_node->last_set_rate;
		ret = clk_dvfs_node->vd->vd_dvfs_target(clk_dvfs_node, rate);

		mutex_unlock(&clk_dvfs_node->vd->mutex);

	}

	DVFS_DBG("%s:clk(%s) last_set_rate=%lu; [min_rate, max_rate]=[%u, %u]\n",
		 __func__, __clk_get_name(clk_dvfs_node->clk),
		 clk_dvfs_node->last_set_rate,
		 clk_dvfs_node->min_rate, clk_dvfs_node->max_rate);

	return 0;
}
EXPORT_SYMBOL(dvfs_clk_enable_limit);

int dvfs_clk_disable_limit(struct dvfs_node *clk_dvfs_node)
{
	u32 ret = 0;

	if (!clk_dvfs_node)
		return -EINVAL;
	
	if (clk_dvfs_node->vd && clk_dvfs_node->vd->vd_dvfs_target){
		mutex_lock(&clk_dvfs_node->vd->mutex);
		
		/* To reset clk_dvfs_node->min_rate/max_rate */
		dvfs_get_rate_range(clk_dvfs_node);
		clk_dvfs_node->freq_limit_en = 0;
		ret = clk_dvfs_node->vd->vd_dvfs_target(clk_dvfs_node, clk_dvfs_node->last_set_rate);

		mutex_unlock(&clk_dvfs_node->vd->mutex);
	}

	DVFS_DBG("%s: clk(%s) last_set_rate=%lu; [min_rate, max_rate]=[%u, %u]\n",
		 __func__, __clk_get_name(clk_dvfs_node->clk),
		 clk_dvfs_node->last_set_rate,
		 clk_dvfs_node->min_rate, clk_dvfs_node->max_rate);

	return 0;
}
EXPORT_SYMBOL(dvfs_clk_disable_limit);

void dvfs_disable_temp_limit(void) {
	temp_limit_enable = 0;
	cancel_delayed_work_sync(&dvfs_temp_limit_work);
}

int dvfs_clk_get_limit(struct dvfs_node *clk_dvfs_node, unsigned int *min_rate, unsigned int *max_rate) 
{
	int freq_limit_en;

	if (!clk_dvfs_node)
		return -EINVAL;

	mutex_lock(&clk_dvfs_node->vd->mutex);

	*min_rate = clk_dvfs_node->min_rate;
	*max_rate = clk_dvfs_node->max_rate;
	freq_limit_en = clk_dvfs_node->freq_limit_en;

	mutex_unlock(&clk_dvfs_node->vd->mutex);

	return freq_limit_en;
}
EXPORT_SYMBOL(dvfs_clk_get_limit);

int dvfs_clk_register_set_rate_callback(struct dvfs_node *clk_dvfs_node, clk_set_rate_callback clk_dvfs_target)
{
	if (!clk_dvfs_node)
		return -EINVAL;
			
	mutex_lock(&clk_dvfs_node->vd->mutex);
	clk_dvfs_node->clk_dvfs_target = clk_dvfs_target;
	mutex_unlock(&clk_dvfs_node->vd->mutex);

	return 0;
}
EXPORT_SYMBOL(dvfs_clk_register_set_rate_callback);

struct cpufreq_frequency_table *dvfs_get_freq_volt_table(struct dvfs_node *clk_dvfs_node) 
{
	struct cpufreq_frequency_table *table;

	if (!clk_dvfs_node)
		return NULL;

	mutex_lock(&clk_dvfs_node->vd->mutex);
	table = clk_dvfs_node->dvfs_table;
	mutex_unlock(&clk_dvfs_node->vd->mutex);
	
	return table;
}
EXPORT_SYMBOL(dvfs_get_freq_volt_table);

int dvfs_set_freq_volt_table(struct dvfs_node *clk_dvfs_node, struct cpufreq_frequency_table *table)
{
	if (!clk_dvfs_node)
		return -EINVAL;

	if (IS_ERR_OR_NULL(table)){
		DVFS_ERR("%s:invalid table!\n", __func__);
		return -EINVAL;
	}
	
	mutex_lock(&clk_dvfs_node->vd->mutex);
	clk_dvfs_node->dvfs_table = table;
	dvfs_get_rate_range(clk_dvfs_node);
	dvfs_table_round_clk_rate(clk_dvfs_node);
	dvfs_table_round_volt(clk_dvfs_node);
	mutex_unlock(&clk_dvfs_node->vd->mutex);

	return 0;
}
EXPORT_SYMBOL(dvfs_set_freq_volt_table);

static int get_adjust_volt_by_leakage(struct dvfs_node *dvfs_node)
{
	int leakage = 0;
	int delta_leakage = 0;
	int i = 0;
	int adjust_volt = 0;

	if (!dvfs_node->vd)
		return 0;

	if (dvfs_node->lkg_info.def_table_lkg == -1)
		return 0;

	leakage = rockchip_get_leakage(dvfs_node->channel);
	if (!leakage || (leakage == 0xff))
		return 0;

	delta_leakage = leakage - dvfs_node->lkg_info.def_table_lkg;
	if (delta_leakage <= 0) {
		for (i = 0; (dvfs_node->lkg_info.table[i].dlt_volt !=
			CPUFREQ_TABLE_END); i++) {
			if (leakage > dvfs_node->lkg_info.table[i].lkg) {
				adjust_volt =
					dvfs_node->lkg_info.table[i].dlt_volt;
			} else {
				return adjust_volt;
			}
		}
	} else if (delta_leakage > 0) {
		for (i = 0; (dvfs_node->lkg_info.table[i].dlt_volt !=
			CPUFREQ_TABLE_END); i++) {
			if (leakage <= dvfs_node->lkg_info.table[i].lkg) {
				adjust_volt =
					-dvfs_node->lkg_info.table[i].dlt_volt;
				return adjust_volt;
			}
		}
	}
	return adjust_volt;
}

static void adjust_table_by_leakage(struct dvfs_node *dvfs_node)
{
	int i, adjust_volt = get_adjust_volt_by_leakage(dvfs_node);

	if (!adjust_volt)
		return;

	if (!dvfs_node->dvfs_table)
		return;

	if (dvfs_node->lkg_info.min_adjust_freq == -1)
		return;

	for (i = 0;
	(dvfs_node->dvfs_table[i].frequency != CPUFREQ_TABLE_END); i++) {
		if (dvfs_node->dvfs_table[i].frequency >=
			dvfs_node->lkg_info.min_adjust_freq)
			dvfs_node->dvfs_table[i].index += adjust_volt;
	}
}

int clk_enable_dvfs(struct dvfs_node *clk_dvfs_node)
{
	struct cpufreq_frequency_table clk_fv;
	int volt_new;
	unsigned int mode;
	int ret;

	if (!clk_dvfs_node)
		return -EINVAL;
	
	DVFS_DBG("%s: dvfs clk(%s) enable dvfs!\n", 
		__func__, __clk_get_name(clk_dvfs_node->clk));

	if (!clk_dvfs_node->vd) {
		DVFS_ERR("%s: dvfs node(%s) has no vd node!\n", 
			__func__, clk_dvfs_node->name);
		return -EINVAL;
	}
	mutex_lock(&clk_dvfs_node->vd->mutex);
	if (clk_dvfs_node->enable_count == 0) {
		if (IS_ERR_OR_NULL(clk_dvfs_node->vd->regulator)) {
			if (clk_dvfs_node->vd->regulator_name)
				clk_dvfs_node->vd->regulator = dvfs_regulator_get(NULL, clk_dvfs_node->vd->regulator_name);
			if (!IS_ERR_OR_NULL(clk_dvfs_node->vd->regulator)) {
				DVFS_DBG("%s: vd(%s) get regulator(%s) ok\n",
					__func__, clk_dvfs_node->vd->name, clk_dvfs_node->vd->regulator_name);
				clk_enable_dvfs_regulator_check(clk_dvfs_node->vd);
				dvfs_get_vd_regulator_volt_list(clk_dvfs_node->vd);
				dvfs_vd_get_regulator_volt_time_info(clk_dvfs_node->vd);
			} else {
				clk_dvfs_node->enable_count = 0;
				DVFS_ERR("%s: vd(%s) can't get regulator(%s)!\n", 
					__func__, clk_dvfs_node->vd->name, clk_dvfs_node->vd->regulator_name);
				mutex_unlock(&clk_dvfs_node->vd->mutex);
				return -ENXIO;
			}
		} else {
			clk_enable_dvfs_regulator_check(clk_dvfs_node->vd);
		}
		
		DVFS_DBG("%s: vd(%s) cur volt=%d\n",
			__func__, clk_dvfs_node->name, clk_dvfs_node->vd->cur_volt);

		dvfs_table_round_clk_rate(clk_dvfs_node);
		dvfs_get_rate_range(clk_dvfs_node);
		clk_dvfs_node->freq_limit_en = 1;
		if (clk_dvfs_node->lkg_adjust_volt_en)
			adjust_table_by_leakage(clk_dvfs_node);
		if (clk_dvfs_node->support_pvtm)
			pvtm_set_dvfs_table(clk_dvfs_node);
		dvfs_table_round_volt(clk_dvfs_node);
		clk_dvfs_node->set_freq = clk_dvfs_node_get_rate_kz(clk_dvfs_node->clk);
		clk_dvfs_node->last_set_rate = clk_dvfs_node->set_freq*1000;
		
		DVFS_DBG("%s: %s get freq %u!\n", 
			__func__, clk_dvfs_node->name, clk_dvfs_node->set_freq);

		if (clk_dvfs_node_get_ref_volt(clk_dvfs_node, clk_dvfs_node->set_freq, &clk_fv)) {
			if (clk_dvfs_node->dvfs_table[0].frequency == CPUFREQ_TABLE_END) {
				DVFS_ERR("%s: table empty\n", __func__);
				clk_dvfs_node->enable_count = 0;
				mutex_unlock(&clk_dvfs_node->vd->mutex);
				return -EINVAL;
			} else {
				DVFS_WARNING("%s: clk(%s) freq table all value are smaller than default(%d), use default, just enable dvfs\n", 
					__func__, clk_dvfs_node->name, clk_dvfs_node->set_freq);
				clk_dvfs_node->enable_count++;
				mutex_unlock(&clk_dvfs_node->vd->mutex);
				return 0;
			}
		}
		clk_dvfs_node->enable_count++;
		clk_dvfs_node->set_volt = clk_fv.index;
		volt_new = dvfs_vd_get_newvolt_byclk(clk_dvfs_node);
		DVFS_DBG("%s: %s, freq %u(ref vol %u)\n",
			__func__, clk_dvfs_node->name, clk_dvfs_node->set_freq, clk_dvfs_node->set_volt);
#if 0
		if (clk_dvfs_node->dvfs_nb) {
			// must unregister when clk disable
			clk_notifier_register(clk, clk_dvfs_node->dvfs_nb);
		}
#endif
		if(clk_dvfs_node->vd->cur_volt != volt_new) {
			ret = dvfs_regulator_set_voltage_readback(clk_dvfs_node->vd->regulator, volt_new, volt_new);
			dvfs_volt_up_delay(clk_dvfs_node->vd,volt_new, clk_dvfs_node->vd->cur_volt);
			if (ret < 0) {
				clk_dvfs_node->vd->volt_set_flag = DVFS_SET_VOLT_FAILURE;
				clk_dvfs_node->enable_count = 0;
				DVFS_ERR("dvfs enable clk %s,set volt error \n", clk_dvfs_node->name);
				mutex_unlock(&clk_dvfs_node->vd->mutex);
				return -EAGAIN;
			}
			clk_dvfs_node->vd->cur_volt = volt_new;
			clk_dvfs_node->vd->volt_set_flag = DVFS_SET_VOLT_SUCCESS;
		}

	} else {
		DVFS_DBG("%s: dvfs already enable clk enable = %d!\n",
			__func__, clk_dvfs_node->enable_count);
		clk_dvfs_node->enable_count++;
	}

	if (clk_dvfs_node->regu_mode_en) {
		ret = dvfs_regu_mode_table_constrain(clk_dvfs_node);
		if (ret) {
			DVFS_ERR("%s: clk(%s) regu_mode_table is unvalid, set regu_mode_en=0!\n",
					__func__, clk_dvfs_node->name);
			clk_dvfs_node->regu_mode_en = 0;
			mutex_unlock(&clk_dvfs_node->vd->mutex);
			return ret;
		}

		ret = clk_dvfs_node_get_regu_mode(clk_dvfs_node, clk_dvfs_node->set_freq*1000, &mode);
		if (ret < 0) {
			DVFS_ERR("%s: clk(%s) rate %dKhz get regu_mode fail\n",
					__func__, clk_dvfs_node->name, clk_dvfs_node->set_freq);
			mutex_unlock(&clk_dvfs_node->vd->mutex);
			return ret;
		} else
			clk_dvfs_node->regu_mode = mode;

		dvfs_update_clk_pds_mode(clk_dvfs_node);
	}

	mutex_unlock(&clk_dvfs_node->vd->mutex);
	
	return 0;
}
EXPORT_SYMBOL(clk_enable_dvfs);

int clk_disable_dvfs(struct dvfs_node *clk_dvfs_node)
{
	int volt_new;

	if (!clk_dvfs_node)
		return -EINVAL;

	DVFS_DBG("%s:dvfs clk(%s) disable dvfs!\n", 
		__func__, __clk_get_name(clk_dvfs_node->clk));

	mutex_lock(&clk_dvfs_node->vd->mutex);
	if (!clk_dvfs_node->enable_count) {
		DVFS_WARNING("%s:clk(%s) is already closed!\n", 
			__func__, __clk_get_name(clk_dvfs_node->clk));
		mutex_unlock(&clk_dvfs_node->vd->mutex);
		return 0;
	} else {
		clk_dvfs_node->enable_count--;
		if (0 == clk_dvfs_node->enable_count) {
			DVFS_DBG("%s:dvfs clk(%s) disable dvfs ok!\n",
				__func__, __clk_get_name(clk_dvfs_node->clk));
			volt_new = dvfs_vd_get_newvolt_byclk(clk_dvfs_node);
			dvfs_scale_volt_direct(clk_dvfs_node->vd, volt_new);

#if 0
			clk_notifier_unregister(clk, clk_dvfs_node->dvfs_nb);
			DVFS_DBG("clk unregister nb!\n");
#endif
		}
	}
	mutex_unlock(&clk_dvfs_node->vd->mutex);
	return 0;
}
EXPORT_SYMBOL(clk_disable_dvfs);

static unsigned long dvfs_get_limit_rate(struct dvfs_node *clk_dvfs_node, unsigned long rate)
{
	unsigned long limit_rate;

	limit_rate = rate;
	if (clk_dvfs_node->freq_limit_en) {
		//dvfs table limit
		if (rate < clk_dvfs_node->min_rate) {
			limit_rate = clk_dvfs_node->min_rate;
		} else if (rate > clk_dvfs_node->max_rate) {
			limit_rate = clk_dvfs_node->max_rate;
		}
		if (temp_limit_enable) {
			if (limit_rate > clk_dvfs_node->temp_limit_rate) {
				limit_rate = clk_dvfs_node->temp_limit_rate;
			}
		}
	}

	DVFS_DBG("%s: rate:%ld, limit_rate:%ld,\n", __func__, rate, limit_rate);

	return limit_rate;
}

static int dvfs_target(struct dvfs_node *clk_dvfs_node, unsigned long rate)
{
	struct cpufreq_frequency_table clk_fv;
	unsigned long old_rate = 0, new_rate = 0, volt_new = 0, clk_volt_store = 0;
	struct clk *clk = clk_dvfs_node->clk;
	int ret;

	if (!clk)
		return -EINVAL;

	if (!clk_dvfs_node->enable_count)
		return 0;
	
	if (clk_dvfs_node->vd->volt_set_flag == DVFS_SET_VOLT_FAILURE) {
		/* It means the last time set voltage error */
		ret = dvfs_reset_volt(clk_dvfs_node->vd);
		if (ret < 0) {
			return -EAGAIN;
		}
	}

	rate = dvfs_get_limit_rate(clk_dvfs_node, rate);
	new_rate = __clk_round_rate(clk, rate);
	old_rate = __clk_get_rate(clk);
	if (new_rate == old_rate)
		return 0;

	DVFS_DBG("enter %s: clk(%s) new_rate = %lu Hz, old_rate =  %lu Hz\n", 
		__func__, clk_dvfs_node->name, rate, old_rate);	

	/* find the clk corresponding voltage */
	ret = clk_dvfs_node_get_ref_volt(clk_dvfs_node, new_rate / 1000, &clk_fv);
	if (ret) {
		DVFS_ERR("%s:dvfs clk(%s) rate %luhz is not support\n",
			__func__, clk_dvfs_node->name, new_rate);
		return ret;
	}
	clk_volt_store = clk_dvfs_node->set_volt;
	clk_dvfs_node->set_volt = clk_fv.index;
	volt_new = dvfs_vd_get_newvolt_byclk(clk_dvfs_node);
	DVFS_DBG("%s:%s new rate=%lu(was=%lu),new volt=%lu,(was=%d)\n",
		__func__, clk_dvfs_node->name, new_rate, old_rate, volt_new,clk_dvfs_node->vd->cur_volt);


	/* if up the rate */
	if (new_rate > old_rate) {
		ret = dvfs_regu_mode_target(clk_dvfs_node, new_rate);
		if (ret)
			DVFS_ERR("%s: dvfs clk(%s) rate %luhz set mode err\n",
				__func__, clk_dvfs_node->name, new_rate);

		ret = dvfs_scale_volt_direct(clk_dvfs_node->vd, volt_new);
		if (ret)
			goto fail_roll_back;
	}

	/* scale rate */
	if (clk_dvfs_node->clk_dvfs_target) {
		ret = clk_dvfs_node->clk_dvfs_target(clk, rate);
	} else {
		ret = clk_set_rate(clk, rate);
	}

	if (ret) {
		DVFS_ERR("%s:clk(%s) set rate err\n", 
			__func__, __clk_get_name(clk));
		goto fail_roll_back;
	}
	clk_dvfs_node->set_freq = new_rate / 1000;

	DVFS_DBG("%s:dvfs clk(%s) set rate %lu ok\n", 
		__func__, clk_dvfs_node->name, __clk_get_rate(clk));

	/* if down the rate */
	if (new_rate < old_rate) {
		ret = dvfs_scale_volt_direct(clk_dvfs_node->vd, volt_new);
		if (ret)
			goto out;

		ret = dvfs_regu_mode_target(clk_dvfs_node, new_rate);
		if (ret)
			DVFS_ERR("%s:dvfs clk(%s) rate %luhz set mode err\n",
			__func__, clk_dvfs_node->name, new_rate);
	}

	return 0;
fail_roll_back:
	clk_dvfs_node->set_volt = clk_volt_store;
out:
	return ret;
}

unsigned long dvfs_clk_round_rate(struct dvfs_node *clk_dvfs_node, unsigned long rate)
{
	return __clk_round_rate(clk_dvfs_node->clk, rate);
}
EXPORT_SYMBOL_GPL(dvfs_clk_round_rate);

unsigned long dvfs_clk_get_rate(struct dvfs_node *clk_dvfs_node)
{
	return __clk_get_rate(clk_dvfs_node->clk);
}
EXPORT_SYMBOL_GPL(dvfs_clk_get_rate);

unsigned long dvfs_clk_get_last_set_rate(struct dvfs_node *clk_dvfs_node)
{
	unsigned long last_set_rate;

	mutex_lock(&clk_dvfs_node->vd->mutex);
	last_set_rate = clk_dvfs_node->last_set_rate;
	mutex_unlock(&clk_dvfs_node->vd->mutex);

	return last_set_rate;
}
EXPORT_SYMBOL_GPL(dvfs_clk_get_last_set_rate);


int dvfs_clk_enable(struct dvfs_node *clk_dvfs_node)
{
	return clk_enable(clk_dvfs_node->clk);
}
EXPORT_SYMBOL_GPL(dvfs_clk_enable);

void dvfs_clk_disable(struct dvfs_node *clk_dvfs_node)
{
	return clk_disable(clk_dvfs_node->clk);
}
EXPORT_SYMBOL_GPL(dvfs_clk_disable);

struct dvfs_node *clk_get_dvfs_node(char *clk_name)
{
	struct vd_node *vd;
	struct pd_node *pd;
	struct dvfs_node *clk_dvfs_node;

	mutex_lock(&rk_dvfs_mutex);
	list_for_each_entry(vd, &rk_dvfs_tree, node) {
		mutex_lock(&vd->mutex);
		list_for_each_entry(pd, &vd->pd_list, node) {
			list_for_each_entry(clk_dvfs_node, &pd->clk_list, node) {
				if (0 == strcmp(clk_dvfs_node->name, clk_name)) {
					mutex_unlock(&vd->mutex);
					mutex_unlock(&rk_dvfs_mutex);
					return clk_dvfs_node;
				}
			}
		}
		mutex_unlock(&vd->mutex);
	}
	mutex_unlock(&rk_dvfs_mutex);
	
	return NULL;	
}
EXPORT_SYMBOL_GPL(clk_get_dvfs_node);

void clk_put_dvfs_node(struct dvfs_node *clk_dvfs_node)
{
	return;
}
EXPORT_SYMBOL_GPL(clk_put_dvfs_node);

int dvfs_clk_prepare_enable(struct dvfs_node *clk_dvfs_node)
{
	return clk_prepare_enable(clk_dvfs_node->clk);
}
EXPORT_SYMBOL_GPL(dvfs_clk_prepare_enable);


void dvfs_clk_disable_unprepare(struct dvfs_node *clk_dvfs_node)
{
	clk_disable_unprepare(clk_dvfs_node->clk);
}
EXPORT_SYMBOL_GPL(dvfs_clk_disable_unprepare);

int dvfs_clk_set_rate(struct dvfs_node *clk_dvfs_node, unsigned long rate)
{
	int ret = -EINVAL;
	
	if (!clk_dvfs_node)
		return -EINVAL;
	
	DVFS_DBG("%s:dvfs node(%s) set rate(%lu)\n", 
		__func__, clk_dvfs_node->name, rate);
	
	#if 0 // judge by reference func in rk
	if (dvfs_support_clk_set_rate(dvfs_info)==false) {
		DVFS_ERR("dvfs func:%s is not support!\n", __func__);
		return ret;
	}
	#endif

	if (clk_dvfs_node->vd && clk_dvfs_node->vd->vd_dvfs_target) {
		mutex_lock(&clk_dvfs_node->vd->mutex);
		ret = clk_dvfs_node->vd->vd_dvfs_target(clk_dvfs_node, rate);
		clk_dvfs_node->last_set_rate = rate;
		mutex_unlock(&clk_dvfs_node->vd->mutex);
	} else {
		DVFS_ERR("%s:dvfs node(%s) has no vd node or target callback!\n", 
			__func__, clk_dvfs_node->name);
	}
		
	return ret;	
}
EXPORT_SYMBOL_GPL(dvfs_clk_set_rate);


int rk_regist_vd(struct vd_node *vd)
{
	if (!vd)
		return -EINVAL;

	vd->mode_flag=0;
	vd->volt_time_flag=0;
	vd->n_voltages=0;
	INIT_LIST_HEAD(&vd->pd_list);
	mutex_lock(&rk_dvfs_mutex);
	list_add(&vd->node, &rk_dvfs_tree);
	mutex_unlock(&rk_dvfs_mutex);

	return 0;
}
EXPORT_SYMBOL_GPL(rk_regist_vd);

int rk_regist_pd(struct pd_node *pd)
{
	struct vd_node	*vd;

	if (!pd)
		return -EINVAL;

	vd = pd->vd;
	if (!vd)
		return -EINVAL;

	INIT_LIST_HEAD(&pd->clk_list);
	mutex_lock(&vd->mutex);
	list_add(&pd->node, &vd->pd_list);
	mutex_unlock(&vd->mutex);
	
	return 0;
}
EXPORT_SYMBOL_GPL(rk_regist_pd);

int rk_regist_clk(struct dvfs_node *clk_dvfs_node)
{
	struct vd_node	*vd;
	struct pd_node	*pd;

	if (!clk_dvfs_node)
		return -EINVAL;

	vd = clk_dvfs_node->vd;
	pd = clk_dvfs_node->pd;
	if (!vd || !pd)
		return -EINVAL;

	mutex_lock(&vd->mutex);
	list_add(&clk_dvfs_node->node, &pd->clk_list);
	mutex_unlock(&vd->mutex);
	
	return 0;
}
EXPORT_SYMBOL_GPL(rk_regist_clk);

static struct cpufreq_frequency_table *of_get_temp_limit_table(struct device_node *dev_node, const char *propname)
{
	struct cpufreq_frequency_table *temp_limt_table = NULL;
	const struct property *prop;
	const __be32 *val;
	int nr, i;

	prop = of_find_property(dev_node, propname, NULL);
	if (!prop)
		return NULL;
	if (!prop->value)
		return NULL;

	nr = prop->length / sizeof(u32);
	if (nr % 2) {
		pr_err("%s: Invalid freq list\n", __func__);
		return NULL;
	}

	temp_limt_table = kzalloc(sizeof(struct cpufreq_frequency_table) *
			     (nr/2 + 1), GFP_KERNEL);

	val = prop->value;

	for (i=0; i<nr/2; i++){
		temp_limt_table[i].index = be32_to_cpup(val++);
		temp_limt_table[i].frequency = be32_to_cpup(val++) * 1000;
	}

	temp_limt_table[i].index = 0;
	temp_limt_table[i].frequency = CPUFREQ_TABLE_END;

	return temp_limt_table;

}

static int of_get_dvfs_table(struct device_node *dev_node,
			     struct cpufreq_frequency_table **dvfs_table)
{
	struct cpufreq_frequency_table *tmp_dvfs_table = NULL;
	const struct property *prop;
	const __be32 *val;
	int nr, i;

	prop = of_find_property(dev_node, "operating-points", NULL);
	if (!prop)
		return -EINVAL;
	if (!prop->value)
		return -EINVAL;

	nr = prop->length / sizeof(u32);
	if (nr % 2) {
		pr_err("%s: Invalid freq list\n", __func__);
		return -EINVAL;
	}

	tmp_dvfs_table = kzalloc(sizeof(*tmp_dvfs_table) *
			     (nr/2 + 1), GFP_KERNEL);
	val = prop->value;

	for (i = 0; i < nr/2; i++) {
		tmp_dvfs_table[i].frequency = be32_to_cpup(val++);
		tmp_dvfs_table[i].index = be32_to_cpup(val++);
	}

	tmp_dvfs_table[i].index = 0;
	tmp_dvfs_table[i].frequency = CPUFREQ_TABLE_END;

	*dvfs_table = tmp_dvfs_table;

	return 0;
}


static int of_get_dvfs_pvtm_table(struct device_node *dev_node,
				  struct cpufreq_frequency_table **dvfs_table,
				  struct cpufreq_frequency_table **pvtm_table)
{
	struct cpufreq_frequency_table *tmp_dvfs_table = NULL;
	struct cpufreq_frequency_table *tmp_pvtm_table = NULL;
	const struct property *prop;
	const __be32 *val;
	int nr, i;

	prop = of_find_property(dev_node, "pvtm-operating-points", NULL);
	if (!prop)
		return -EINVAL;
	if (!prop->value)
		return -EINVAL;

	nr = prop->length / sizeof(u32);
	if (nr % 3) {
		pr_err("%s: Invalid freq list\n", __func__);
		return -EINVAL;
	}

	tmp_dvfs_table = kzalloc(sizeof(*tmp_dvfs_table) *
			     (nr/3 + 1), GFP_KERNEL);

	tmp_pvtm_table = kzalloc(sizeof(*tmp_pvtm_table) *
			     (nr/3 + 1), GFP_KERNEL);

	val = prop->value;

	for (i = 0; i < nr/3; i++) {
		tmp_dvfs_table[i].frequency = be32_to_cpup(val++);
		tmp_dvfs_table[i].index = be32_to_cpup(val++);

		tmp_pvtm_table[i].frequency = tmp_dvfs_table[i].frequency;
		tmp_pvtm_table[i].index = be32_to_cpup(val++);
	}

	tmp_dvfs_table[i].index = 0;
	tmp_dvfs_table[i].frequency = CPUFREQ_TABLE_END;

	tmp_pvtm_table[i].index = 0;
	tmp_pvtm_table[i].frequency = CPUFREQ_TABLE_END;

	*dvfs_table = tmp_dvfs_table;
	*pvtm_table = tmp_pvtm_table;

	return 0;
}

static struct lkg_adjust_volt_table
	*of_get_lkg_adjust_volt_table(struct device_node *np,
	const char *propname)
{
	struct lkg_adjust_volt_table *lkg_adjust_volt_table = NULL;
	const struct property *prop;
	const __be32 *val;
	int nr, i;

	prop = of_find_property(np, propname, NULL);
	if (!prop)
		return NULL;
	if (!prop->value)
		return NULL;

	nr = prop->length / sizeof(s32);
	if (nr % 2) {
		pr_err("%s: Invalid freq list\n", __func__);
		return NULL;
	}

	lkg_adjust_volt_table =
		kzalloc(sizeof(struct lkg_adjust_volt_table) *
		(nr/2 + 1), GFP_KERNEL);

	val = prop->value;

	for (i = 0; i < nr/2; i++) {
		lkg_adjust_volt_table[i].lkg = be32_to_cpup(val++);
		lkg_adjust_volt_table[i].dlt_volt = be32_to_cpup(val++);
	}

	lkg_adjust_volt_table[i].lkg = 0;
	lkg_adjust_volt_table[i].dlt_volt = CPUFREQ_TABLE_END;

	return lkg_adjust_volt_table;
}

static struct cpufreq_frequency_table unlimit_cpufreq_table[] = {
	{.frequency = 216000,       .index = 1000000},
	{.frequency = 408000,       .index = 1025000},
	{.frequency = 600000,       .index = 1050000},
	{.frequency = 696000,       .index = 1075000},
	{.frequency = 816000,       .index = 1100000},
	{.frequency = 1008000,      .index = 1175000},
	{.frequency = 1200000,      .index = 1300000},
	{.frequency = 1296000,      .index = 1350000},
	{.frequency = 1320000,      .index = 1370000},
	{.frequency = CPUFREQ_TABLE_END},
};

static int dvfs_node_parse_dt(struct device_node *np,
			      struct dvfs_node *dvfs_node)
{
	int process_version = rockchip_process_version();
	int i = 0;
	int ret;

	of_property_read_u32_index(np, "channel", 0, &dvfs_node->channel);

	pr_info("channel:%d, lkg:%d\n",
		dvfs_node->channel, rockchip_get_leakage(dvfs_node->channel));

	of_property_read_u32_index(np, "regu-mode-en", 0,
				   &dvfs_node->regu_mode_en);
	if (dvfs_node->regu_mode_en)
		dvfs_node->regu_mode_table = of_get_regu_mode_table(np);
	else
		dvfs_node->regu_mode_table = NULL;

	of_property_read_u32_index(np, "temp-limit-enable", 0,
				   &temp_limit_enable);
	if (temp_limit_enable) {
		of_property_read_u32_index(np, "target-temp", 0, &target_temp);
		pr_info("target-temp:%d\n", target_temp);
		dvfs_node->nor_temp_limit_table =
			of_get_temp_limit_table(np,
						"normal-temp-limit");
		dvfs_node->per_temp_limit_table =
			of_get_temp_limit_table(np,
						"performance-temp-limit");
		dvfs_node->virt_temp_limit_table[0] =
			of_get_temp_limit_table(np,
						"virt-temp-limit-1-cpu-busy");
		dvfs_node->virt_temp_limit_table[1] =
			of_get_temp_limit_table(np,
						"virt-temp-limit-2-cpu-busy");
		dvfs_node->virt_temp_limit_table[2] =
			of_get_temp_limit_table(np,
						"virt-temp-limit-3-cpu-busy");
		dvfs_node->virt_temp_limit_table[3] =
			of_get_temp_limit_table(np,
						"virt-temp-limit-4-cpu-busy");
	}
	dvfs_node->temp_limit_rate = -1;

	ret = of_property_read_u32_index(np, "support-pvtm", 0,
					 &dvfs_node->support_pvtm);
	if (!ret) {
		if (of_get_dvfs_pvtm_table(np, &dvfs_node->dvfs_table,
					   &dvfs_node->pvtm_table))
			return -EINVAL;

		for (i = 0; i < ARRAY_SIZE(pvtm_info_table); i++) {
			struct pvtm_info *pvtm_info = pvtm_info_table[i];

			if ((pvtm_info->channel == dvfs_node->channel) &&
			    (pvtm_info->process_version == process_version) &&
			     of_machine_is_compatible(pvtm_info->compatible)) {
				dvfs_node->pvtm_info = pvtm_info;
				break;
			}
		}

		if (!dvfs_node->pvtm_info)
			dvfs_node->support_pvtm = 0;
	} else {
		if (of_get_dvfs_table(np, &dvfs_node->dvfs_table))
			return -EINVAL;
	}

	// force replace cpufreq table
	if(strcmp(dvfs_node->name,"clk_core") == 0)
	{
		dvfs_node->dvfs_table = unlimit_cpufreq_table;
	}

	of_property_read_u32_index(np, "lkg_adjust_volt_en", 0,
				   &dvfs_node->lkg_adjust_volt_en);
	if (dvfs_node->lkg_adjust_volt_en) {
		dvfs_node->lkg_info.def_table_lkg = -1;
		of_property_read_u32_index(np, "def_table_lkg", 0,
					   &dvfs_node->lkg_info.def_table_lkg);

		dvfs_node->lkg_info.min_adjust_freq = -1;
		of_property_read_u32_index(np, "min_adjust_freq", 0,
					   &dvfs_node->lkg_info.min_adjust_freq
					   );

		dvfs_node->lkg_info.table =
			of_get_lkg_adjust_volt_table(np,
						     "lkg_adjust_volt_table");
	}

	return 0;
}

int of_dvfs_init(void)
{
	struct vd_node *vd;
	struct pd_node *pd;
	struct device_node *dvfs_dev_node, *clk_dev_node, *vd_dev_node, *pd_dev_node;
	struct dvfs_node *dvfs_node;
	struct clk *clk;
	int ret;

	DVFS_DBG("%s\n", __func__);
	pr_info("process version: %d\n", rockchip_process_version());

	dvfs_dev_node = of_find_node_by_name(NULL, "dvfs");
	if (IS_ERR_OR_NULL(dvfs_dev_node)) {
		DVFS_ERR("%s get dvfs dev node err\n", __func__);
		return PTR_ERR(dvfs_dev_node);
	}

	for_each_available_child_of_node(dvfs_dev_node, vd_dev_node) {
		vd = kzalloc(sizeof(struct vd_node), GFP_KERNEL);
		if (!vd)
			return -ENOMEM;

		mutex_init(&vd->mutex);
		vd->name = vd_dev_node->name;
		ret = of_property_read_string(vd_dev_node, "regulator_name", &vd->regulator_name);
		if (ret) {
			DVFS_ERR("%s:vd(%s) get regulator_name err, ret:%d\n", 
				__func__, vd_dev_node->name, ret);
			kfree(vd);
			continue;
		}
		
		vd->suspend_volt = 0;
		
		vd->volt_set_flag = DVFS_SET_VOLT_FAILURE;
		vd->vd_dvfs_target = dvfs_target;
		ret = rk_regist_vd(vd);
		if (ret){
			DVFS_ERR("%s:vd(%s) register err:%d\n", __func__, vd->name, ret);
			kfree(vd);
			continue;
		}

		DVFS_DBG("%s:vd(%s) register ok, regulator name:%s,suspend volt:%d\n", 
			__func__, vd->name, vd->regulator_name, vd->suspend_volt);
		
		for_each_available_child_of_node(vd_dev_node, pd_dev_node) {		
			pd = kzalloc(sizeof(struct pd_node), GFP_KERNEL);
			if (!pd)
				return -ENOMEM;

			pd->vd = vd;
			pd->name = pd_dev_node->name;
			
			ret = rk_regist_pd(pd);
			if (ret){
				DVFS_ERR("%s:pd(%s) register err:%d\n", __func__, pd->name, ret);
				kfree(pd);
				continue;
			}
			DVFS_DBG("%s:pd(%s) register ok, parent vd:%s\n", 
				__func__, pd->name, vd->name);			
			for_each_available_child_of_node(pd_dev_node, clk_dev_node) {
				if (!of_device_is_available(clk_dev_node))
					continue;
				
				dvfs_node = kzalloc(sizeof(struct dvfs_node), GFP_KERNEL);
				if (!dvfs_node)
					return -ENOMEM;
				
				dvfs_node->name = clk_dev_node->name;
				dvfs_node->pd = pd;
				dvfs_node->vd = vd;

				if (dvfs_node_parse_dt(clk_dev_node, dvfs_node))
					continue;
				
				clk = clk_get(NULL, clk_dev_node->name);
				if (IS_ERR(clk)){
					DVFS_ERR("%s:get clk(%s) err:%ld\n", __func__, dvfs_node->name, PTR_ERR(clk));
					kfree(dvfs_node);
					continue;
					
				}
				
				dvfs_node->clk = clk;
				ret = rk_regist_clk(dvfs_node);
				if (ret){
					DVFS_ERR("%s:dvfs_node(%s) register err:%d\n", __func__, dvfs_node->name, ret);
					return ret;
				}

				DVFS_DBG("%s:dvfs_node(%s) register ok, parent pd:%s\n", 
					__func__, clk_dev_node->name, pd->name);	

			}
		}	
	}
	return 0;
}

/*********************************************************************************/
/**
 * dump_dbg_map() : Draw all informations of dvfs while debug
 */
static int dump_dbg_map(char *buf)
{
	int i;
	struct vd_node	*vd;
	struct pd_node	*pd;
	struct dvfs_node	*clk_dvfs_node;
	char *s = buf;
	
	mutex_lock(&rk_dvfs_mutex);
	printk( "-------------DVFS TREE-----------\n\n\n");
	printk( "DVFS TREE:\n");

	list_for_each_entry(vd, &rk_dvfs_tree, node) {
		mutex_lock(&vd->mutex);
		printk( "|\n|- voltage domain:%s\n", vd->name);
		printk( "|- current voltage:%d\n", vd->cur_volt);
		printk( "|- current regu_mode:%s\n", dvfs_regu_mode_to_string(vd->regu_mode));

		list_for_each_entry(pd, &vd->pd_list, node) {
			printk( "|  |\n|  |- power domain:%s, status = %s, current volt = %d, current regu_mode = %s\n",
					pd->name, (pd->pd_status == 1) ? "ON" : "OFF", pd->cur_volt,
					dvfs_regu_mode_to_string(pd->regu_mode));

			list_for_each_entry(clk_dvfs_node, &pd->clk_list, node) {
				printk( "|  |  |\n|  |  |- clock: %s current: rate %d, volt = %d,"
						" enable_dvfs = %s\n",
						clk_dvfs_node->name, clk_dvfs_node->set_freq, clk_dvfs_node->set_volt,
						clk_dvfs_node->enable_count == 0 ? "DISABLE" : "ENABLE");
				printk( "|  |  |- clk limit(%s):[%u, %u]; last set rate = %lu\n",
						clk_dvfs_node->freq_limit_en ? "enable" : "disable",
						clk_dvfs_node->min_rate, clk_dvfs_node->max_rate,
						clk_dvfs_node->last_set_rate/1000);
				for (i = 0; (clk_dvfs_node->dvfs_table[i].frequency != CPUFREQ_TABLE_END); i++) {
					printk( "|  |  |  |- freq = %d, volt = %d\n",
							clk_dvfs_node->dvfs_table[i].frequency,
							clk_dvfs_node->dvfs_table[i].index);

				}
				printk( "|  |  |- clock: %s current: rate %d, regu_mode = %s,"
						" regu_mode_en = %d\n",
						clk_dvfs_node->name, clk_dvfs_node->set_freq,
						dvfs_regu_mode_to_string(clk_dvfs_node->regu_mode),
						clk_dvfs_node->regu_mode_en);
				if (clk_dvfs_node->regu_mode_table) {
					for (i = 0; (clk_dvfs_node->regu_mode_table[i].frequency != CPUFREQ_TABLE_END); i++) {
						printk( "|  |  |  |- freq = %d, regu_mode = %s\n",
								clk_dvfs_node->regu_mode_table[i].frequency/1000,
								dvfs_regu_mode_to_string(clk_dvfs_node->regu_mode_table[i].index));
					}
				}
			}
		}
		mutex_unlock(&vd->mutex);
	}
	
	printk( "-------------DVFS TREE END------------\n");
	mutex_unlock(&rk_dvfs_mutex);
	
	return s - buf;
}

#if 0
static int unlimit_cpu()
{
	unsigned int min_rate = 216000000;
	unsigned int max_rate = 816000000;
	dvfs_set_freq_volt_table(clk_get_dvfs_node("clk_core"), unlimit_cpufreq_table);
	dvfs_get_rate_range(clk_get_dvfs_node("clk_core"));
	max_rate = 1320000000;
	is_unlimit_cpufreq = 1;
	dvfs_clk_enable_limit(clk_get_dvfs_node("clk_core"), min_rate, max_rate);
	return 0;
}
#endif

/*********************************************************************************/
static struct kobject *dvfs_kobj;
struct dvfs_attribute {
	struct attribute	attr;
	ssize_t (*show)(struct kobject *kobj, struct kobj_attribute *attr,
			char *buf);
	ssize_t (*store)(struct kobject *kobj, struct kobj_attribute *attr,
			const char *buf, size_t n);
};

static ssize_t dvfs_tree_store(struct kobject *kobj, struct kobj_attribute *attr,
               const char *buf, size_t n)
{
       return n;
}
static ssize_t dvfs_tree_show(struct kobject *kobj, struct kobj_attribute *attr,
               char *buf)
{
       return dump_dbg_map(buf);
}

#if 0
static ssize_t dvfs_unlimit_cpu(struct kobject *kobj, struct kobj_attribute *attr,
               const char *buf, size_t n)
{
       unlimit_cpu();
       return n;
}
static ssize_t dvfs_unlimit_cpu_state(struct kobject *kobj, struct kobj_attribute *attr,
               char *buf)
{
       return sprintf(buf, "%d", is_unlimit_cpufreq);
}
#endif


static struct dvfs_attribute dvfs_attrs[] = {
	/*     node_name	permision		show_func	store_func */
//#ifdef CONFIG_RK_CLOCK_PROC
	__ATTR(dvfs_tree,	S_IRUSR | S_IRGRP | S_IWUSR,	dvfs_tree_show,	dvfs_tree_store),
//	__ATTR(unlimit_cpufreq,	S_IRUSR | S_IRGRP | S_IROTH | S_IWUSR | S_IWGRP | S_IWOTH,	dvfs_unlimit_cpu_state,	dvfs_unlimit_cpu),
//#endif
};

static int __init dvfs_init(void)
{
	int i, ret = 0;

	dvfs_kobj = kobject_create_and_add("dvfs", NULL);
	if (!dvfs_kobj)
		return -ENOMEM;
	for (i = 0; i < ARRAY_SIZE(dvfs_attrs); i++) {
		ret = sysfs_create_file(dvfs_kobj, &dvfs_attrs[i].attr);
		if (ret != 0) {
			DVFS_ERR("create index %d error\n", i);
			return ret;
		}
	}

	if (temp_limit_enable) {
		clk_cpu_dvfs_node = clk_get_dvfs_node("clk_core");
		if (!clk_cpu_dvfs_node){
			return -EINVAL;
		}

		clk_cpu_dvfs_node->temp_limit_rate = clk_cpu_dvfs_node->max_rate;
		dvfs_wq = alloc_workqueue("dvfs", WQ_NON_REENTRANT | WQ_MEM_RECLAIM | WQ_HIGHPRI | WQ_FREEZABLE, 1);
		queue_delayed_work_on(0, dvfs_wq, &dvfs_temp_limit_work, 0*HZ);
	}

	vdd_gpu_regulator = dvfs_get_regulator("vdd_gpu");
	if (!IS_ERR_OR_NULL(vdd_gpu_regulator)) {
		struct clk *clk = clk_get(NULL, "pd_gpu");

		if (clk)
			rk_clk_pd_notifier_register(clk, &clk_pd_gpu_notifier);

		fb_register_client(&early_suspend_notifier);
		register_reboot_notifier(&vdd_gpu_reboot_notifier);
	}

	return ret;
}

late_initcall(dvfs_init);
