Coverage Report by file with details

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/adder.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/adder.vhd --

------------------------------------IF Branch------------------------------------
    95                                      3255     Count coming in to IF
    95              1                         14     
    97              1                       3241     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    98                                      3241     Count coming in to IF
    98              1                         14     
    100             1                       3227     
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       9         9         0   100.00%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/adder.vhd --

    91              1                       3213     
    96              1                         14     
    99              1                         14     
    101             1                       3227     
    107             1                       3238     
    114             1                       3238     
    115             1                       3238     
    116             1                       3238     
    117             1                       3238     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ccsds123_clk_adapt.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10        10         0   100.00%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ccsds123_clk_adapt.vhd --

------------------------------------CASE Branch------------------------------------
    206                                        9     Count coming in to CASE
    207             1                          6     
    218             1                          3     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    208                                        6     Count coming in to IF
    208             1                          2     
    215             1                          4     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    222                                        3     Count coming in to IF
    222             1                          2     
    224             1                          1     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    237                                     4020     Count coming in to IF
    237             1                         31     
    239             1                       3989     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    246                                       18     Count coming in to IF
    246             1                          2     
    277             1                         16     
Branch totals: 2 hits of 2 branches = 100.00%


FSM Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    FSM States                       2         2         0   100.00%
    FSM Transitions                  2         2         0   100.00%

================================FSM Details================================

FSM Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ccsds123_clk_adapt.vhd --

FSM_ID: state_reg
    Current State Object : state_reg
    ----------------------
    State Value MapInfo :
    ---------------------
Line          State Name               Value
----          ----------               -----
 207                idle                   0
 218            validate                   1
    Covered States :
    ----------------
                   State           Hit_count
                   -----           ---------
                    idle                  11          
                validate                   7          
    Covered Transitions :
    ---------------------
Line            Trans_ID           Hit_count          Transition          
----            --------           ---------          ----------          
 214                   0                   2          idle -> validate              
 225                   1                   1          validate -> idle              


    Summary                       Bins      Hits    Misses  Coverage
    -------                       ----      ----    ------  --------
        FSM States                   2         2         0   100.00%
        FSM Transitions              2         2         0   100.00%
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      71        71         0   100.00%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ccsds123_clk_adapt.vhd --

    104             1                          6     
    105             1                          4     
    108             1                          2     
    109             1                          2     
    110             1                          2     
    111             1                          2     
    113             1                          7     
    114             1                          6     
    115             1                          2     
    116             1                          6     
    117             1                          5     
    118             1                          2     
    121             1                          2     
    122             1                          2     
    123             1                          2     
    124             1                          2     
    126             1                          7     
    127             1                          6     
    128             1                          2     
    129             1                          6     
    130             1                          5     
    131             1                          2     
    199             1                          9     
    202             1                          9     
    203             1                          9     
    204             1                          9     
    205             1                          9     
    209             1                          2     
    210             1                          2     
    214             1                          2     
    216             1                          4     
    219             1                          3     
    220             1                          3     
    223             1                          2     
    225             1                          1     
    238             1                         31     
    240             1                       3989     
    247             1                          2     
    248             1                          2     
    249             1                          2     
    250             1                          2     
    251             1                          2     
    252             1                          2     
    253             1                          2     
    254             1                          2     
    255             1                          2     
    256             1                          2     
    257             1                          2     
    258             1                          2     
    259             1                          2     
    260             1                          2     
    261             1                          2     
    262             1                          2     
    263             1                          2     
    264             1                          2     
    265             1                          2     
    266             1                          2     
    267             1                          2     
    268             1                          2     
    269             1                          2     
    270             1                          2     
    271             1                          2     
    272             1                          2     
    273             1                          2     
    274             1                          2     
    275             1                          2     
    276             1                          2     
    278             1                         16     
    279             1                         16     
    280             1                         16     
    281             1                         16     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ccsds123_config_core.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ccsds123_config_core.vhd --

------------------------------------IF Branch------------------------------------
    231                                       13     Count coming in to IF
    231             1                          2     
    233             1                         11     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    234                                       11     Count coming in to IF
    234             1                          2     
    236             1                          9     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    237                                        9     Count coming in to IF
    237             1                          9     
Branch totals: 1 hit of 1 branch = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      18        18         0   100.00%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ccsds123_config_core.vhd --

    141             1                          6     
    142             1                          2     
    143             1                          6     
    144             1                          7     
    146             1                         11     
    147             1                          6     
    148             1                          6     
    149             1                          2     
    151             1                          7     
    171             1                          6     
    172             1                          6     
    173             1                          6     
    174             1                          6     
    175             1                          6     
    176             1                          6     
    232             1                          2     
    235             1                          2     
    238             1                          9     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ccsds123_dispatcher.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        55        29        26    52.72%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ccsds123_dispatcher.vhd --

------------------------------------IF Branch------------------------------------
    167                                      434     Count coming in to IF
    167             1                          6     
    175             1                        428     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    168                                        6     Count coming in to IF
    168             1                          3     
    171             1                          3     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    275                                      628     Count coming in to IF
    275             1                          2     
    283             1                        626     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    284                                      626     Count coming in to IF
    284             1                          2     
    291             1                        624     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    312                                     1263     Count coming in to CASE
    313             1                         25     
    335             1                    ***0***     
    347             1                    ***0***     
    359             1                       1228     
    371             1                          2     
    377             1                          8     
Branch totals: 4 hits of 6 branches = 66.66%

------------------------------------IF Branch------------------------------------
    314                                       25     Count coming in to IF
    314             1                         10     
                                              15     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    316                                       10     Count coming in to IF
    316             1                    ***0***     
    328             1                         10     
                                         ***0***     All False Count
Branch totals: 1 hit of 3 branches = 33.33%

------------------------------------IF Branch------------------------------------
    317                                  ***0***     Count coming in to IF
    317             1                    ***0***     
    322             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    318                                  ***0***     Count coming in to IF
    318             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    323                                  ***0***     Count coming in to IF
    323             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    329                                       10     Count coming in to IF
    329             1                          2     
                                               8     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    336                                  ***0***     Count coming in to IF
    336             1                    ***0***     
    341             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    338                                  ***0***     Count coming in to IF
    338             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    343                                  ***0***     Count coming in to IF
    343             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    348                                  ***0***     Count coming in to IF
    348             1                    ***0***     
    353             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    350                                  ***0***     Count coming in to IF
    350             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    355                                  ***0***     Count coming in to IF
    355             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    360                                     1228     Count coming in to IF
    360             1                        208     
    365             1                       1020     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    362                                      208     Count coming in to IF
    362             1                    ***0***     
                                             208     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    367                                     1020     Count coming in to IF
    367             1                          4     
                                            1016     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    372                                        2     Count coming in to IF
    372             1                          2     
    374             1                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    391                                      632     Count coming in to IF
    391             1                          2     
    400             1                        630     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    401                                      630     Count coming in to IF
    401             1                          2     
    410             1                        628     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    416                                      628     Count coming in to IF
    416             1                    ***0***     
    421             1                    ***0***     
    426             1                        212     
    431             1                        416     
Branch totals: 2 hits of 4 branches = 50.00%


FSM Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    FSM States                       6         4         2    66.66%
    FSM Transitions                 12         4         8    33.33%

================================FSM Details================================

FSM Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ccsds123_dispatcher.vhd --

FSM_ID: state_reg
    Current State Object : state_reg
    ----------------------
    State Value MapInfo :
    ---------------------
Line          State Name               Value
----          ----------               -----
 313                idle                   0
 359         send_sample                   3
 347         send_mapped                   2
 335         send_header                   1
 371        out_finished                   6
 276       out_finished2                   8
    Covered States :
    ----------------
                   State           Hit_count
                   -----           ---------
                    idle                   9          
             send_sample                 611          
            out_finished                   2          
           out_finished2                   6          
    Covered Transitions :
    ---------------------
Line            Trans_ID           Hit_count          Transition          
----            --------           ---------          ----------          
 331                   2                   2          idle -> send_sample           
 363                   3                   2          send_sample -> out_finished          
 373                   9                   2          out_finished -> out_finished2          
 276                  11                   2          out_finished2 -> idle          
    Uncovered States :
    ------------------
                   State
                   -----
             send_mapped
             send_header
    Uncovered Transitions :
    -----------------------
Line            Trans_ID          Transition          
----            --------          ----------          
 320                   0          idle -> send_header 
 325                   1          idle -> send_mapped 
 276                   4          send_sample -> idle 
 351                   5          send_mapped -> out_finished
 276                   6          send_mapped -> idle 
 339                   7          send_header -> send_mapped
 276                   8          send_header -> idle 
 276                  10          out_finished -> idle


    Summary                       Bins      Hits    Misses  Coverage
    -------                       ----      ----    ------  --------
        FSM States                   6         4         2    66.66%
        FSM Transitions             12         4         8    33.33%
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      96        74        22    77.08%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ccsds123_dispatcher.vhd --

    140             1                          2     
    143             1                          1     
    145             1                         11     
    147             1                          2     
    152             1                          2     
    160             1                        434     
    163             1                        434     
    164             1                        434     
    165             1                        434     
    166             1                        434     
    169             1                          3     
    170             1                          3     
    172             1                          3     
    174             1                          6     
    176             1                        428     
    177             1                        428     
    271             1                          6     
    276             1                          2     
    277             1                          2     
    278             1                          2     
    279             1                          2     
    280             1                          2     
    281             1                          2     
    282             1                          2     
    285             1                          2     
    286             1                          2     
    287             1                          2     
    288             1                          2     
    289             1                          2     
    290             1                          2     
    292             1                        624     
    293             1                        624     
    294             1                        624     
    295             1                        624     
    296             1                        624     
    297             1                        624     
    298             1                        624     
    303             1                       1263     
    306             1                       1263     
    307             1                       1263     
    308             1                       1263     
    309             1                       1263     
    310             1                       1263     
    311             1                       1263     
    319             1                    ***0***     
    320             1                    ***0***     
    324             1                    ***0***     
    325             1                    ***0***     
    330             1                          2     
    331             1                          2     
    337             1                    ***0***     
    339             1                    ***0***     
    342             1                    ***0***     
    344             1                    ***0***     
    349             1                    ***0***     
    351             1                    ***0***     
    354             1                    ***0***     
    356             1                    ***0***     
    361             1                        208     
    363             1                    ***0***     
    366             1                       1020     
    368             1                          4     
    373             1                          2     
    375             1                    ***0***     
    378             1                          8     
    392             1                          2     
    393             1                          2     
    394             1                          2     
    396             1                          2     
    397             1                          2     
    398             1                          2     
    399             1                          2     
    402             1                          2     
    403             1                          2     
    404             1                          2     
    406             1                          2     
    407             1                          2     
    408             1                          2     
    409             1                          2     
    412             1                        628     
    413             1                        628     
    414             1                        628     
    417             1                    ***0***     
    418             1                    ***0***     
    419             1                    ***0***     
    420             1                    ***0***     
    422             1                    ***0***     
    423             1                    ***0***     
    424             1                    ***0***     
    425             1                    ***0***     
    427             1                        212     
    428             1                        212     
    429             1                        212     
    430             1                        212     
    432             1                        416     
    433             1                        416     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ccsds123_top.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        54        40        14    74.07%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ccsds123_top.vhd --

------------------------------------IF Branch------------------------------------
    284                                        9     Count coming in to IF
    284             1                    ***0***     
    284             2                          9     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    299                                     1921     Count coming in to IF
    299             1                       1904     
                                              17     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    300                                     1904     Count coming in to IF
    300             1                          2     
    303             1                       1902     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    313                                     1916     Count coming in to IF
    313             1                          2     
    316             1                       1914     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    317                                     1914     Count coming in to IF
    317             1                    ***0***     
    320             1                       1914     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    321                                     1914     Count coming in to IF
    321             1                          7     
    324             1                       1907     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    371                                       28     Count coming in to IF
    371             1                          7     
    382             1                    ***0***     
    395             1                         16     
                                               5     All False Count
Branch totals: 3 hits of 4 branches = 75.00%

------------------------------------IF Branch------------------------------------
    372                                        7     Count coming in to IF
    372             1                          7     
Branch totals: 1 hit of 1 branch = 100.00%

------------------------------------IF Branch------------------------------------
    383                                  ***0***     Count coming in to IF
    383             1                    ***0***     
Branch totals: 0 hits of 1 branch = 0.00%

------------------------------------IF Branch------------------------------------
    397                                       16     Count coming in to IF
    397             1                         16     
Branch totals: 1 hit of 1 branch = 100.00%

------------------------------------CASE Branch------------------------------------
    430                                       32     Count coming in to CASE
    431             1                         18     
    436             1                          6     
    462             1                    ***0***     
    471             1                          4     
    510             1                          4     
Branch totals: 4 hits of 5 branches = 80.00%

------------------------------------IF Branch------------------------------------
    433                                       18     Count coming in to IF
    433             1                          2     
                                              16     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    440                                        6     Count coming in to IF
    440             1                          6     
    448             1                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    441                                        6     Count coming in to IF
    441             1                          2     
    444             1                          4     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    455                                        6     Count coming in to IF
    455             1                    ***0***     
                                               6     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    463                                  ***0***     Count coming in to IF
    463             1                    ***0***     
    465             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 3 branches = 0.00%

------------------------------------IF Branch------------------------------------
    474                                        4     Count coming in to IF
    474             1                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    479                                        4     Count coming in to IF
    479             1                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    484                                        4     Count coming in to IF
                                               4     All False Count
Branch totals: 1 hit of 1 branch = 100.00%

------------------------------------IF Branch------------------------------------
    505                                        4     Count coming in to IF
    505             1                          2     
                                               2     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    511                                        4     Count coming in to IF
    511             1                          2     
                                               2     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    525                                       12     Count coming in to IF
    525             1                          2     
    531             1                         10     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    532                                       10     Count coming in to IF
    532             1                    ***0***     
    538             1                         10     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    603                                      112     Count coming in to IF
    603             1                    ***0***     
    603             2                        112     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    613                                      117     Count coming in to IF
    613             1                        107     
    621             1                         10     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    615                                     1712     Count coming in to IF
    615             1                        856     
    617             1                        856     
Branch totals: 2 hits of 2 branches = 100.00%


FSM Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    FSM States                       5         4         1    80.00%
    FSM Transitions                 11         4         7    36.36%

================================FSM Details================================

FSM Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ccsds123_top.vhd --

FSM_ID: state_reg
    Current State Object : state_reg
    ----------------------
    State Value MapInfo :
    ---------------------
Line          State Name               Value
----          ----------               -----
 431                idle                   0
 436        check_errors                   1
 510             stopped                   4
 462     wait_for_config                   2
 471         compressing                   3
    Covered States :
    ----------------
                   State           Hit_count
                   -----           ---------
                    idle                   6          
            check_errors                   2          
                 stopped                   2          
             compressing                   2          
    Covered Transitions :
    ---------------------
Line            Trans_ID           Hit_count          Transition          
----            --------           ---------          ----------          
 434                   0                   2          idle -> check_errors          
 443                   1                   2          check_errors -> compressing          
 513                   5                   2          stopped -> idle               
 506                   9                   2          compressing -> stopped          
    Uncovered States :
    ------------------
                   State
                   -----
         wait_for_config
    Uncovered Transitions :
    -----------------------
Line            Trans_ID          Transition          
----            --------          ----------          
 446                   2          check_errors -> wait_for_config
 453                   3          check_errors -> stopped
 527                   4          check_errors -> idle
 464                   6          wait_for_config -> compressing
 466                   7          wait_for_config -> stopped
 527                   8          wait_for_config -> idle
 527                  10          compressing -> idle 


    Summary                       Bins      Hits    Misses  Coverage
    -------                       ----      ----    ------  --------
        FSM States                   5         4         1    80.00%
        FSM Transitions             11         4         7    36.36%
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                     122        95        27    77.86%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ccsds123_top.vhd --

    273             1                          6     
    274             1                          6     
    280             1                         12     
    281             1                          6     
    282             1                          2     
    283             1                          8     
    284             1                          9     
    285             1                          6     
    286             1                          2     
    287             1                          2     
    288             1                          2     
    294             1                       1921     
    297             1                       1921     
    298             1                       1921     
    301             1                          2     
    302             1                          2     
    304             1                       1902     
    305             1                       1902     
    314             1                          2     
    315             1                          2     
    318             1                    ***0***     
    319             1                    ***0***     
    322             1                          7     
    323             1                          7     
    325             1                       1907     
    326             1                       1907     
    336             1                          2     
    347             1                          2     
    358             1                         28     
    363             1                         28     
    364             1                         28     
    365             1                         28     
    366             1                         28     
    367             1                         28     
    368             1                         28     
    369             1                         28     
    373             1                          7     
    377             1                          7     
    378             1                          7     
    379             1                          7     
    380             1                          7     
    381             1                          7     
    385             1                    ***0***     
    390             1                    ***0***     
    391             1                    ***0***     
    393             1                    ***0***     
    394             1                    ***0***     
    398             1                         16     
    403             1                         16     
    404             1                         16     
    405             1                         16     
    406             1                         16     
    407             1                         16     
    415             1                         32     
    423             1                         32     
    424             1                         32     
    425             1                         32     
    426             1                         32     
    427             1                         32     
    428             1                         32     
    429             1                         32     
    434             1                          2     
    438             1                          6     
    439             1                          6     
    443             1                          2     
    446             1                          4     
    450             1                    ***0***     
    451             1                    ***0***     
    452             1                    ***0***     
    453             1                    ***0***     
    457             1                    ***0***     
    458             1                    ***0***     
    459             1                    ***0***     
    460             1                    ***0***     
    464             1                    ***0***     
    466             1                    ***0***     
    467             1                    ***0***     
    468             1                    ***0***     
    469             1                    ***0***     
    473             1                          4     
    476             1                    ***0***     
    478             1                          4     
    481             1                    ***0***     
    501             1                          4     
    502             1                          4     
    503             1                          4     
    506             1                          2     
    507             1                          2     
    508             1                          2     
    513             1                          2     
    526             1                          2     
    527             1                          2     
    528             1                          2     
    529             1                          2     
    530             1                          2     
    533             1                    ***0***     
    534             1                    ***0***     
    535             1                    ***0***     
    536             1                    ***0***     
    537             1                    ***0***     
    539             1                         10     
    540             1                         10     
    541             1                         10     
    542             1                         10     
    543             1                         10     
    552             1                          7     
    553             1                          6     
    554             1                          2     
    555             1                          2     
    556             1                          6     
    557             1                          2     
    558             1                          6     
    603             1                        112     
    611             1                        117     
    614             1                        107     
    614             2                       1712     
    616             1                        856     
    618             1                        856     
    620             1                       1712     
    622             1                         10     
    827             1                        889     
    828             1                          6     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ccsds_comp_shyloc_bip.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        14        13         1    92.85%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ccsds_comp_shyloc_bip.vhd --

------------------------------------IF Branch------------------------------------
    254                                        6     Count coming in to IF
    254             1                    ***0***     
    254             2                          6     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------CASE Branch------------------------------------
    263                                        6     Count coming in to CASE
    264             1                          2     
    265             1                          3     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    268                                        6     Count coming in to CASE
    269             1                          2     
    270             1                          3     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    273                                        6     Count coming in to CASE
    274             1                          2     
    275             1                          3     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    574                                       53     Count coming in to IF
    574             1                         44     
    574             2                          9     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    818                                       53     Count coming in to IF
    818             1                          5     
    818             2                         48     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    819                                       53     Count coming in to IF
    819             1                         48     
    819             2                          5     
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      28        28         0   100.00%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ccsds_comp_shyloc_bip.vhd --

    231             1                         54     
    232             1                        326     
    233             1                        106     
    234             1                        416     
    235             1                       1906     
    236             1                          2     
    239             1                          1     
    241             1                         23     
    243             1                          2     
    248             1                          2     
    254             1                          6     
    255             1                          2     
    264             1                          6     
    269             1                          6     
    274             1                          6     
    278             1                         11     
    486             1                        314     
    487             1                        316     
    488             1                        314     
    491             1                       1144     
    570             1                          6     
    571             1                          6     
    574             1                         53     
    807             1                          6     
    808             1                          6     
    818             1                         53     
    819             1                         53     
    822             1                          1     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ccsds_fsm_shyloc_bip.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        53        41        12    77.35%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ccsds_fsm_shyloc_bip.vhd --

------------------------------------IF Branch------------------------------------
    178                                      277     Count coming in to IF
    178             1                          2     
    205             1                        275     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    206                                      275     Count coming in to IF
    206             1                          2     
    233             1                        273     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    278                                       41     Count coming in to CASE
    279             1                         19     
    290             1                         12     
    302             1                          6     
    316             1                          2     
    320             1                          2     
Branch totals: 5 hits of 5 branches = 100.00%

------------------------------------IF Branch------------------------------------
    280                                       19     Count coming in to IF
    280             1                          4     
                                              15     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    282                                        4     Count coming in to IF
    282             1                    ***0***     
    284             1                    ***0***     
    286             1                          4     
Branch totals: 1 hit of 3 branches = 33.33%

------------------------------------IF Branch------------------------------------
    291                                       12     Count coming in to IF
    291             1                          6     
                                               6     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    296                                       12     Count coming in to IF
    296             1                          2     
                                              10     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    303                                        6     Count coming in to IF
    303             1                          2     
    307             1                          4     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    310                                        6     Count coming in to IF
    310             1                    ***0***     
                                               6     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    334                                     1918     Count coming in to IF
    334             1                       1915     
    340             1                          3     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    335                                     1915     Count coming in to IF
    335             1                          4     
    337             1                       1911     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    369                                     2081     Count coming in to CASE
    370             1                         19     
    374             1                       2062     
    405             1                    ***0***     
Branch totals: 2 hits of 3 branches = 66.66%

------------------------------------IF Branch------------------------------------
    371                                       19     Count coming in to IF
    371             1                          2     
                                              17     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    375                                     2062     Count coming in to IF
    375             1                          4     
    378             1                       2058     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    382                                     2062     Count coming in to IF
    382             1                    ***0***     
                                            2062     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    388                                     2062     Count coming in to IF
    388             1                       2062     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    391                                     2062     Count coming in to IF
    391             1                       1800     
    393             1                        262     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    406                                  ***0***     Count coming in to IF
    406             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    409                                  ***0***     Count coming in to IF
    409             1                    ***0***     
    412             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    413                                  ***0***     Count coming in to IF
    413             1                    ***0***     
    415             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    441                                      261     Count coming in to IF
    441             1                        254     
                                               7     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    460                                      122     Count coming in to IF
    460             1                          2     
    464             1                        120     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    465                                      120     Count coming in to IF
    465             1                          2     
    469             1                        118     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    470                                      118     Count coming in to IF
    470             1                        108     
                                              10     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


FSM Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    FSM States                       8         7         1    87.50%
    FSM Transitions                 15         8         7    53.33%

================================FSM Details================================

FSM Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ccsds_fsm_shyloc_bip.vhd --

FSM_ID: state_reg
    Current State Object : state_reg
    ----------------------
    State Value MapInfo :
    ---------------------
Line          State Name               Value
----          ----------               -----
 279                idle                   0
 290                  s0                   1
 316      finished_clear                   3
 302                  s1                   2
 320            finished                   4
    Covered States :
    ----------------
                   State           Hit_count
                   -----           ---------
                    idle                  11          
                      s0                   4          
          finished_clear                   2          
                      s1                 258          
                finished                   2          
    Covered Transitions :
    ---------------------
Line            Trans_ID           Hit_count          Transition          
----            --------           ---------          ----------          
 281                   0                   2          idle -> s0                    
 294                   1                   2          s0 -> s1                      
 300                   2                   2          s0 -> finished_clear          
 319                   4                   2          finished_clear -> finished          
 308                   6                   2          s1 -> s0                      
 322                   9                   2          finished -> idle              
    Uncovered Transitions :
    -----------------------
Line            Trans_ID          Transition          
----            --------          ----------          
 179                   3          s0 -> idle          
 179                   5          finished_clear -> idle
 314                   7          s1 -> finished_clear
 179                   8          s1 -> idle          


    Summary                       Bins      Hits    Misses  Coverage
    -------                       ----      ----    ------  --------
        FSM States                   5         5         0   100.00%
        FSM Transitions             10         6         4    60.00%
FSM_ID: state_reg2
    Current State Object : state_reg2
    ----------------------
    State Value MapInfo :
    ---------------------
Line          State Name               Value
----          ----------               -----
 370                idle                   0
 374                  s1                   1
 405         wait_cycles                   2
    Covered States :
    ----------------
                   State           Hit_count
                   -----           ---------
                    idle                  19          
                      s1                 258          
    Covered Transitions :
    ---------------------
Line            Trans_ID           Hit_count          Transition          
----            --------           ---------          ----------          
 372                   0                   2          idle -> s1                    
 376                   1                   2          s1 -> idle                    
    Uncovered States :
    ------------------
                   State
                   -----
             wait_cycles
    Uncovered Transitions :
    -----------------------
Line            Trans_ID          Transition          
----            --------          ----------          
 385                   2          s1 -> wait_cycles   
 414                   3          wait_cycles -> s1   
 416                   4          wait_cycles -> idle 


    Summary                       Bins      Hits    Misses  Coverage
    -------                       ----      ----    ------  --------
        FSM States                   3         2         1    66.66%
        FSM Transitions              5         2         3    40.00%
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                     185       171        14    92.43%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ccsds_fsm_shyloc_bip.vhd --

    162             1                          6     
    163             1                        110     
    164             1                         54     
    165             1                        110     
    166             1                        110     
    167             1                          6     
    168             1                          6     
    169             1                          6     
    170             1                          6     
    171             1                          2     
    179             1                          2     
    180             1                          2     
    181             1                          2     
    182             1                          2     
    183             1                          2     
    184             1                          2     
    185             1                          2     
    186             1                          2     
    187             1                          2     
    188             1                          2     
    189             1                          2     
    190             1                          2     
    191             1                          2     
    192             1                          2     
    193             1                          2     
    194             1                          2     
    195             1                          2     
    196             1                          2     
    197             1                          2     
    198             1                          2     
    199             1                          2     
    200             1                          2     
    201             1                          2     
    202             1                          2     
    203             1                          2     
    204             1                          2     
    207             1                          2     
    208             1                          2     
    209             1                          2     
    210             1                          2     
    211             1                          2     
    212             1                          2     
    213             1                          2     
    214             1                          2     
    215             1                          2     
    216             1                          2     
    217             1                          2     
    218             1                          2     
    219             1                          2     
    220             1                          2     
    221             1                          2     
    222             1                          2     
    223             1                          2     
    224             1                          2     
    225             1                          2     
    226             1                          2     
    227             1                          2     
    228             1                          2     
    229             1                          2     
    230             1                          2     
    231             1                          2     
    232             1                          2     
    234             1                        273     
    235             1                        273     
    236             1                        273     
    237             1                        273     
    238             1                        273     
    239             1                        273     
    240             1                        273     
    241             1                        273     
    242             1                        273     
    243             1                        273     
    244             1                        273     
    245             1                        273     
    246             1                        273     
    247             1                        273     
    248             1                        273     
    249             1                        273     
    250             1                        273     
    251             1                        273     
    252             1                        273     
    253             1                        273     
    254             1                        273     
    255             1                        273     
    256             1                        273     
    257             1                        273     
    258             1                        273     
    259             1                        273     
    268             1                         41     
    271             1                         41     
    272             1                         41     
    273             1                         41     
    274             1                         41     
    275             1                         41     
    276             1                         41     
    277             1                         41     
    281             1                          4     
    283             1                    ***0***     
    285             1                    ***0***     
    287             1                          4     
    292             1                          6     
    293             1                          6     
    294             1                          6     
    297             1                          2     
    298             1                          2     
    299             1                          2     
    300             1                          2     
    304             1                          2     
    305             1                          2     
    306             1                          2     
    308             1                          4     
    311             1                    ***0***     
    312             1                    ***0***     
    313             1                    ***0***     
    314             1                    ***0***     
    317             1                          2     
    318             1                          2     
    319             1                          2     
    321             1                          2     
    322             1                          2     
    332             1                       1918     
    336             1                          4     
    338             1                       1911     
    341             1                          3     
    350             1                       2081     
    355             1                       2081     
    356             1                       2081     
    357             1                       2081     
    358             1                       2081     
    359             1                       2081     
    360             1                       2081     
    361             1                       2081     
    362             1                       2081     
    363             1                       2081     
    364             1                       2081     
    365             1                       2081     
    366             1                       2081     
    367             1                       2081     
    368             1                       2081     
    372             1                          2     
    376             1                          4     
    377             1                          4     
    379             1                       2058     
    383             1                    ***0***     
    384             1                    ***0***     
    385             1                    ***0***     
    390             1                       2062     
    392             1                       1800     
    394             1                        262     
    397             1                       2062     
    399             1                       2062     
    400             1                       2062     
    401             1                       2062     
    402             1                       2062     
    403             1                       2062     
    407             1                    ***0***     
    410             1                    ***0***     
    411             1                    ***0***     
    414             1                    ***0***     
    416             1                    ***0***     
    429             1                        261     
    433             1                        261     
    434             1                        261     
    435             1                        261     
    436             1                        261     
    437             1                        261     
    438             1                        261     
    439             1                        261     
    440             1                        261     
    443             1                        254     
    444             1                        254     
    445             1                        254     
    446             1                        254     
    449             1                        254     
    450             1                        254     
    451             1                        254     
    461             1                          2     
    462             1                          2     
    463             1                          2     
    466             1                          2     
    467             1                          2     
    468             1                          2     
    471             1                        108     
    473             1                        118     
    474             1                        118     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/clip.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         2         1    66.66%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/clip.vhd --

------------------------------------IF Branch------------------------------------
    89                                      7916     Count coming in to IF
    89              1                    ***0***     
    90              1                        110     
    90              2                       7806     
Branch totals: 2 hits of 3 branches = 66.66%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         4         0   100.00%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/clip.vhd --

    85              1                         54     
    86              1                         53     
    87              1                       7829     
    91              1                       7916     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/count_updatev2.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        25        25         0   100.00%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/count_updatev2.vhd --

------------------------------------IF Branch------------------------------------
    276                                     3407     Count coming in to IF
    276             1                          2     
    276             2                       3390     
    276             3                         15     
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    281                                     1916     Count coming in to IF
    281             1                        112     
    282             1                       1760     
    282             2                         44     
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    284                                        6     Count coming in to IF
    284             1                          2     
    284             2                          4     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    291                                     1918     Count coming in to IF
    291             1                          2     
    294             1                       1916     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    295                                     1916     Count coming in to IF
    295             1                          2     
    298             1                       1914     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    299                                     1914     Count coming in to IF
    299             1                       1904     
                                              10     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    300                                     1904     Count coming in to IF
    300             1                         34     
    305             1                       1870     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    301                                       34     Count coming in to IF
    301             1                          2     
                                              32     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    307                                     1870     Count coming in to IF
    307             1                        110     
                                            1760     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    336                                     1915     Count coming in to IF
    336             1                       1915     
Branch totals: 1 hit of 1 branch = 100.00%

------------------------------------IF Branch------------------------------------
    353                                     1915     Count coming in to IF
    353             1                         42     
    355             1                       1873     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    363                                     1915     Count coming in to IF
    363             1                          4     
    366             1                       1911     
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      30        30         0   100.00%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/count_updatev2.vhd --

    269             1                       1681     
    270             1                        116     
    271             1                          2     
    276             1                       3407     
    282             1                       1916     
    284             1                          6     
    292             1                          2     
    293             1                          2     
    296             1                          2     
    297             1                          2     
    302             1                          2     
    303             1                          2     
    306             1                       1870     
    308             1                        110     
    320             1                       1915     
    334             1                       1915     
    337             1                       1915     
    344             1                       1915     
    345             1                       1915     
    346             1                       1915     
    347             1                       1915     
    348             1                       1915     
    354             1                         42     
    356             1                       1873     
    359             1                       1915     
    361             1                       1915     
    364             1                          4     
    365             1                          4     
    367             1                       1911     
    368             1                       1911     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/create_cdwv2.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        16        16         0   100.00%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/create_cdwv2.vhd --

------------------------------------IF Branch------------------------------------
    101                                     1628     Count coming in to IF
    101             1                          2     
    108             1                       1626     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    109                                     1626     Count coming in to IF
    109             1                          2     
    116             1                       1624     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    121                                     1624     Count coming in to IF
    121             1                       1614     
                                              10     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    164                                    45136     Count coming in to IF
    164             1                      25864     
                                           19272     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    170                                    17628     Count coming in to IF
    170             1                       3224     
    173             1                      14404     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    180                                     3224     Count coming in to IF
    180             1                         12     
                                            3212     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    190                                     3224     Count coming in to IF
    190             1                         29     
    194             1                       3195     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    195                                     3195     Count coming in to IF
    195             1                       3152     
    199             1                         43     
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      55        55         0   100.00%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/create_cdwv2.vhd --

    102             1                          2     
    103             1                          2     
    104             1                          2     
    105             1                          2     
    106             1                          2     
    107             1                          2     
    110             1                          2     
    111             1                          2     
    112             1                          2     
    113             1                          2     
    114             1                          2     
    115             1                          2     
    118             1                       1624     
    119             1                       1624     
    123             1                       1614     
    124             1                       1614     
    125             1                       1614     
    126             1                       1614     
    133             1                       1688     
    138             1                       1688     
    139             1                       1688     
    140             1                       1688     
    141             1                       1688     
    144             1                       3224     
    155             1                       3224     
    156             1                       3224     
    158             1                       3224     
    159             1                       3224     
    161             1                       3224     
    161             2                      45136     
    162             1                      45136     
    163             1                      45136     
    165             1                      25864     
    167             1                      45136     
    169             1                       3224     
    169             2                      14404     
    171             1                       3224     
    172             1                       3224     
    174             1                      14404     
    176             1                      14404     
    178             1                       3224     
    181             1                         12     
    184             1                       3224     
    185             1                       3224     
    188             1                       3224     
    189             1                       3224     
    191             1                         29     
    192             1                         29     
    193             1                         29     
    196             1                       3152     
    197             1                       3152     
    198             1                       3152     
    200             1                         43     
    201             1                         43     
    202             1                         43     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ff.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         8         0   100.00%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ff.vhd --

------------------------------------IF Branch------------------------------------
    142                                      148     Count coming in to IF
    142             1                         24     
    144             1                        124     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    145                                      124     Count coming in to IF
    145             1                         24     
    147             1                        100     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    210                                    10368     Count coming in to IF
    210             1                         20     
    213             1                      10348     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    214                                    10348     Count coming in to IF
    214             1                         20     
    216             1                      10328     
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      11        11         0   100.00%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ff.vhd --

    143             1                         24     
    146             1                         24     
    148             1                        100     
    206             1                       8336     
    212             1                         20     
    215             1                         20     
    217             1                      10328     
    219             1                       9333     
    219             2                      15927     
    220             1                      15927     
    221             1                      15927     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/fifo_ctr_funcs.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        20        20         0   100.00%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/fifo_ctr_funcs.vhd --

------------------------------------CASE Branch------------------------------------
    82                                      2081     Count coming in to CASE
    83              1                         51     
    83              2                          4     
    89              1                        180     
    95              1                         36     
    101             1                        228     
    101             2                         44     
    107             1                       1088     
    107             2                        224     
    107             3                        180     
    113             1                         42     
Branch totals: 10 hits of 10 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    136                                      261     Count coming in to CASE
    137             1                         13     
    137             2                          2     
    141             1                         16     
    145             1                          4     
    145             2                         36     
    149             1                         42     
    149             2                        108     
    149             3                         16     
    149             4                         16     
    153             1                          6     
Branch totals: 10 hits of 10 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      47        47         0   100.00%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/fifo_ctr_funcs.vhd --

    84              1                         55     
    85              1                         55     
    86              1                         55     
    87              1                         55     
    88              1                         55     
    90              1                        180     
    91              1                        180     
    92              1                        180     
    93              1                        180     
    94              1                        180     
    96              1                         36     
    97              1                         36     
    98              1                         36     
    99              1                         36     
    100             1                         36     
    102             1                        272     
    103             1                        272     
    104             1                        272     
    105             1                        272     
    106             1                        272     
    108             1                       1492     
    109             1                       1492     
    110             1                       1492     
    111             1                       1492     
    112             1                       1492     
    114             1                         42     
    115             1                         42     
    116             1                         42     
    117             1                         42     
    118             1                         42     
    126             1                       2081     
    138             1                         15     
    139             1                         15     
    140             1                         15     
    142             1                         16     
    143             1                         16     
    144             1                         16     
    146             1                         40     
    147             1                         40     
    148             1                         40     
    150             1                        182     
    151             1                        182     
    152             1                        182     
    154             1                          6     
    155             1                          6     
    156             1                          6     
    162             1                        261     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/finished_gen.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         8         0   100.00%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/finished_gen.vhd --

------------------------------------IF Branch------------------------------------
    102                                     1922     Count coming in to IF
    102             1                          2     
    104             1                       1920     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    105                                     1920     Count coming in to IF
    105             1                          2     
    107             1                       1918     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    108                                     1918     Count coming in to IF
    108             1                       1904     
                                              14     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    109                                     1904     Count coming in to IF
    109             1                          2     
                                            1902     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       8         8         0   100.00%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/finished_gen.vhd --

    95              1                          6     
    103             1                          2     
    106             1                          2     
    110             1                          2     
    113             1                       1918     
    113             2                       3836     
    114             1                       3836     
    115             1                       3836     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/header123_gen.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        36        28         8    77.77%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/header123_gen.vhd --

------------------------------------IF Branch------------------------------------
    159                                        6     Count coming in to IF
    159             1                    ***0***     
    161             1                    ***0***     
    161             2                          6     
Branch totals: 1 hit of 3 branches = 33.33%

------------------------------------IF Branch------------------------------------
    174                                        6     Count coming in to IF
    174             1                          6     
Branch totals: 1 hit of 1 branch = 100.00%

------------------------------------IF Branch------------------------------------
    193                                       16     Count coming in to IF
    193             1                          4     
                                              12     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    214                                        4     Count coming in to IF
    216             1                          4     
Branch totals: 1 hit of 1 branch = 100.00%

------------------------------------IF Branch------------------------------------
    225                                        4     Count coming in to IF
    225             1                    ***0***     
    227             1                          4     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    290                                        4     Count coming in to IF
    290             1                          4     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    295                                        4     Count coming in to IF
    295             1                          4     
    297             1                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    351                                     2011     Count coming in to IF
    351             1                         16     
    359             1                       1995     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    360                                     1995     Count coming in to IF
    360             1                          2     
    368             1                       1993     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    372                                     1993     Count coming in to IF
    372             1                          2     
    408             1                          6     
                                            1985     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    374                                        2     Count coming in to IF
    374             1                          2     
    382             1                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    411                                        6     Count coming in to IF
    411             1                          4     
    438             1                          2     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    414                                       32     Count coming in to IF
    414             1                          4     
                                              28     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    417                                       32     Count coming in to IF
    417             1                    ***0***     
                                              32     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    442                                        8     Count coming in to IF
    442             1                          2     
                                               6     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    445                                        8     Count coming in to IF
    445             1                          2     
                                               6     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    450                                        6     Count coming in to IF
    450             1                          2     
                                               4     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    451                                        2     Count coming in to IF
    451             1                          2     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                     107       103         4    96.26%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/header123_gen.vhd --

    161             1                          6     
    166             1                          6     
    167             1                          6     
    168             1                          6     
    169             1                          6     
    174             1                          6     
    175             1                          6     
    176             1                          6     
    177             1                          6     
    178             1                          6     
    183             1                         16     
    192             1                         16     
    195             1                          4     
    196             1                          4     
    199             1                          4     
    201             1                          4     
    202             1                          4     
    204             1                          4     
    205             1                          4     
    207             1                          4     
    208             1                          4     
    210             1                          4     
    211             1                          4     
    212             1                          4     
    217             1                          4     
    220             1                          4     
    221             1                          4     
    223             1                          4     
    224             1                          4     
    226             1                    ***0***     
    228             1                          4     
    230             1                          4     
    232             1                          4     
    235             1                          4     
    236             1                          4     
    237             1                          4     
    238             1                          4     
    240             1                          4     
    241             1                          4     
    242             1                          4     
    244             1                          4     
    247             1                          4     
    249             1                          4     
    250             1                          4     
    252             1                          4     
    255             1                          4     
    256             1                          4     
    291             1                          4     
    292             1                          4     
    294             1                          4     
    296             1                          4     
    298             1                    ***0***     
    300             1                          4     
    352             1                         16     
    353             1                         16     
    354             1                         16     
    355             1                         16     
    356             1                         16     
    357             1                         16     
    358             1                         16     
    361             1                          2     
    362             1                          2     
    363             1                          2     
    364             1                          2     
    365             1                          2     
    366             1                          2     
    367             1                          2     
    369             1                       1993     
    370             1                       1993     
    371             1                       1993     
    380             1                          2     
    383             1                    ***0***     
    392             1                          2     
    393             1                          2     
    394             1                          2     
    401             1                          2     
    409             1                          6     
    410             1                          6     
    412             1                          4     
    413             1                          4     
    413             2                         32     
    415             1                          4     
    418             1                    ***0***     
    420             1                         32     
    430             1                         32     
    431             1                         32     
    432             1                         32     
    433             1                          4     
    434             1                          4     
    435             1                          4     
    436             1                          4     
    437             1                          4     
    440             1                          2     
    441             1                          2     
    441             2                          6     
    443             1                          2     
    446             1                          2     
    448             1                          6     
    452             1                          2     
    454             1                          2     
    457             1                          6     
    458             1                          6     
    459             1                          6     
    460             1                          2     
    461             1                          2     
    462             1                          2     
    463             1                          2     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ld_2d_fifo.vhd
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       7         7         0   100.00%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ld_2d_fifo.vhd --

    111             1                          7     
    112             1                          2     
    113             1                          2     
    114             1                         10     
    115             1                          2     
    117             1                          1     
    143             1                         17     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/localdiff_shift.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        11         9         2    81.81%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/localdiff_shift.vhd --

------------------------------------IF Branch------------------------------------
    100                                     1918     Count coming in to IF
    100             1                          2     
    102             1                       1916     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    103                                     1916     Count coming in to IF
    103             1                          2     
    105             1                       1904     
                                              10     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    106                                     1904     Count coming in to IF
    106             1                        112     
    110             1                       1792     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    111                                     1792     Count coming in to IF
    111             1                    ***0***     
    113             1                       1792     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    117                                     3584     Count coming in to IF
    117             1                       3584     
    119             1                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14        12         2    85.71%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/localdiff_shift.vhd --

    96              1                        748     
    101             1                          2     
    104             1                          2     
    107             1                        112     
    107             2                        336     
    108             1                        336     
    109             1                        336     
    112             1                    ***0***     
    114             1                       1792     
    116             1                       1792     
    116             2                       3584     
    118             1                       3584     
    120             1                    ***0***     
    122             1                       3584     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/localdiffv3.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        14        12         2    85.71%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/localdiffv3.vhd --

------------------------------------IF Branch------------------------------------
    130                                      486     Count coming in to IF
    130             1                          2     
    138             1                        484     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    139                                      484     Count coming in to IF
    139             1                          2     
    147             1                        482     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    148                                      482     Count coming in to IF
    148             1                        472     
                                              10     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    149                                      472     Count coming in to IF
    149             1                        472     
    155             1                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    164                                      472     Count coming in to IF
    164             1                        472     
    194             1                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    165                                      472     Count coming in to IF
    165             1                        374     
    171             1                         66     
    177             1                         24     
    182             1                          8     
Branch totals: 4 hits of 4 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      51        44         7    86.27%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/localdiffv3.vhd --

    118             1                        110     
    119             1                         48     
    131             1                          2     
    132             1                          2     
    133             1                          2     
    134             1                          2     
    135             1                          2     
    136             1                          2     
    137             1                          2     
    140             1                          2     
    141             1                          2     
    142             1                          2     
    143             1                          2     
    144             1                          2     
    145             1                          2     
    146             1                          2     
    150             1                        472     
    151             1                        472     
    152             1                        472     
    153             1                        472     
    154             1                        472     
    156             1                    ***0***     
    157             1                    ***0***     
    158             1                    ***0***     
    159             1                    ***0***     
    160             1                    ***0***     
    166             1                        374     
    167             1                        374     
    168             1                        374     
    169             1                        374     
    172             1                         66     
    173             1                         66     
    174             1                         66     
    175             1                         66     
    178             1                         24     
    179             1                         24     
    180             1                         24     
    181             1                         24     
    183             1                          8     
    184             1                          8     
    185             1                          8     
    186             1                          8     
    189             1                        472     
    190             1                        472     
    191             1                        472     
    192             1                        472     
    195             1                    ***0***     
    196             1                    ***0***     
    198             1                        472     
    199             1                        472     
    200             1                        472     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/localsumv2.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        18        13         5    72.22%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/localsumv2.vhd --

------------------------------------IF Branch------------------------------------
    109                                      403     Count coming in to IF
    109             1                          2     
    115             1                        401     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    116                                      401     Count coming in to IF
    116             1                          2     
    122             1                        399     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    123                                      399     Count coming in to IF
    123             1                        390     
                                               9     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    125                                      390     Count coming in to IF
    125             1                        390     
    131             1                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    138                                      390     Count coming in to IF
    138             1                        390     
    151             1                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    139                                      390     Count coming in to IF
    139             1                        246     
    141             1                         20     
    143             1                         50     
    145             1                         70     
    147             1                          4     
Branch totals: 5 hits of 5 branches = 100.00%

------------------------------------IF Branch------------------------------------
    152                                  ***0***     Count coming in to IF
    152             1                    ***0***     
    154             1                    ***0***     
    156             1                    ***0***     
Branch totals: 0 hits of 3 branches = 0.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      31        24         7    77.41%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/localsumv2.vhd --

    104             1                         48     
    110             1                          2     
    111             1                          2     
    112             1                          2     
    113             1                          2     
    114             1                          2     
    117             1                          2     
    118             1                          2     
    119             1                          2     
    120             1                          2     
    121             1                          2     
    126             1                        390     
    127             1                        390     
    128             1                        390     
    129             1                        390     
    132             1                    ***0***     
    133             1                    ***0***     
    134             1                    ***0***     
    135             1                    ***0***     
    140             1                        246     
    142             1                         20     
    144             1                         50     
    146             1                         70     
    148             1                          4     
    153             1                    ***0***     
    155             1                    ***0***     
    157             1                    ***0***     
    161             1                        390     
    162             1                        390     
    163             1                        390     
    164             1                        390     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/map2stagesv2.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        16        15         1    93.75%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/map2stagesv2.vhd --

------------------------------------IF Branch------------------------------------
    109                                     1070     Count coming in to IF
    109             1                          2     
    116             1                       1068     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    117                                     1068     Count coming in to IF
    117             1                          2     
    124             1                       1066     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    125                                     1066     Count coming in to IF
    125             1                       1054     
    130             1                         12     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    158                                     1064     Count coming in to IF
    158             1                         52     
    160             1                       1012     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    169                                     1064     Count coming in to IF
    169             1                        104     
    171             1                        960     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    172                                      960     Count coming in to IF
    172             1                        237     
    178             1                        723     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    173                                      237     Count coming in to IF
    173             1                        237     
    175             1                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    179                                      723     Count coming in to IF
    179             1                        402     
    181             1                        321     
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      36        35         1    97.22%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/map2stagesv2.vhd --

    102             1                        889     
    110             1                          2     
    111             1                          2     
    112             1                          2     
    113             1                          2     
    114             1                          2     
    115             1                          2     
    118             1                          2     
    119             1                          2     
    120             1                          2     
    121             1                          2     
    122             1                          2     
    123             1                          2     
    126             1                       1054     
    127             1                       1054     
    128             1                       1054     
    129             1                       1054     
    131             1                         12     
    133             1                       1066     
    134             1                       1066     
    142             1                       1064     
    152             1                       1064     
    153             1                       1064     
    155             1                       1064     
    156             1                       1064     
    159             1                         52     
    161             1                       1012     
    164             1                       1064     
    166             1                       1064     
    167             1                       1064     
    170             1                        104     
    174             1                        237     
    176             1                    ***0***     
    180             1                        402     
    182             1                        321     
    187             1                       1064     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/mult.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/mult.vhd --

------------------------------------IF Branch------------------------------------
    102                                     1982     Count coming in to IF
    102             1                         12     
    104             1                       1970     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    105                                     1970     Count coming in to IF
    105             1                         12     
    107             1                       1910     
                                              48     All False Count
Branch totals: 3 hits of 3 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       9         9         0   100.00%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/mult.vhd --

    95              1                       1844     
    103             1                         12     
    106             1                         12     
    108             1                       1910     
    116             1                       8827     
    123             1                       8827     
    124             1                       8827     
    125             1                       8827     
    126             1                       8827     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/mult_acc_shyloc.vhd
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       8         8         0   100.00%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/mult_acc_shyloc.vhd --

    137             1                          2     
    144             1                        842     
    145             1                       1006     
    154             1                          6     
    155             1                          6     
    168             1                         12     
    172             1                          6     
    193             1                        845     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/n_adders.vhd
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/n_adders.vhd --

    89              1                       2536     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/n_adders_top.vhd
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       5         5         0   100.00%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/n_adders_top.vhd --

    101             1                        597     
    102             1                        835     
    119             1                       1289     
    123             1                       1079     
    129             1                        845     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/opcode_update.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        27        26         1    96.29%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/opcode_update.vhd --

------------------------------------IF Branch------------------------------------
    226                                     3834     Count coming in to IF
    226             1                          4     
    234             1                       3830     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    235                                     3830     Count coming in to IF
    235             1                          4     
    243             1                       3826     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    244                                     3826     Count coming in to IF
    244             1                       3808     
                                              18     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    246                                     3808     Count coming in to IF
    246             1                        224     
    258             1                       3584     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    250                                      224     Count coming in to IF
    250             1                         32     
                                             192     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    253                                       32     Count coming in to IF
    253             1                    ***0***     
                                              32     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    263                                     3808     Count coming in to IF
    263             1                       3332     
    286             1                        408     
    292             1                          4     
    294             1                         64     
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    264                                     3332     Count coming in to IF
    264             1                        476     
    271             1                        476     
    278             1                       2380     
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    265                                      476     Count coming in to IF
    265             1                         68     
    268             1                        408     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    272                                      476     Count coming in to IF
    272             1                         68     
    275             1                        408     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    279                                     2380     Count coming in to IF
    279             1                        340     
    282             1                       2040     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    287                                      408     Count coming in to IF
    287             1                         68     
    289             1                        340     
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      34        32         2    94.11%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/opcode_update.vhd --

    227             1                          4     
    228             1                          4     
    229             1                          4     
    230             1                          4     
    231             1                          4     
    232             1                          4     
    233             1                          4     
    236             1                          4     
    237             1                          4     
    238             1                          4     
    239             1                          4     
    240             1                          4     
    241             1                          4     
    242             1                          4     
    247             1                        224     
    248             1                        224     
    249             1                        224     
    251             1                         32     
    252             1                         32     
    254             1                    ***0***     
    255             1                    ***0***     
    259             1                       3584     
    267             1                         68     
    269             1                        408     
    274             1                         68     
    276             1                        408     
    281             1                        340     
    283             1                       2040     
    288             1                         68     
    290             1                        340     
    293             1                          4     
    295             1                         64     
    297             1                       3808     
    298             1                       3808     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/packing_top_123.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/packing_top_123.vhd --

------------------------------------IF Branch------------------------------------
    113                                     1430     Count coming in to IF
    113             1                          8     
    117             1                       1422     
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       5         5         0   100.00%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/packing_top_123.vhd --

    111             1                       1430     
    114             1                          8     
    116             1                          8     
    118             1                       1422     
    120             1                       1422     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/predictor2stagesv2.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        27        27         0   100.00%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/predictor2stagesv2.vhd --

------------------------------------IF Branch------------------------------------
    143                                       11     Count coming in to IF
    143             1                          4     
    143             2                          7     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    144                                       12     Count coming in to IF
    144             1                          5     
    144             2                          7     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    145                                       15     Count coming in to IF
    145             1                          7     
    145             2                          8     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    168                                     1143     Count coming in to IF
    168             1                          2     
    182             1                       1141     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    183                                     1141     Count coming in to IF
    183             1                          2     
    197             1                       1139     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    203                                     1139     Count coming in to IF
    203             1                       1128     
    211             1                         11     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    208                                     1128     Count coming in to IF
    208             1                         14     
                                            1114     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    218                                     1139     Count coming in to IF
    218             1                       1118     
    220             1                          5     
    222             1                         16     
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    251                                     2106     Count coming in to IF
    253             1                       2106     
Branch totals: 1 hit of 1 branch = 100.00%

------------------------------------IF Branch------------------------------------
    257                                     2106     Count coming in to IF
    257             1                       2096     
                                              10     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    260                                   134144     Count coming in to IF
    260             1                      67072     
    262             1                      67072     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    268                                     2106     Count coming in to IF
    268             1                       2088     
    270             1                         18     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    278                                     2106     Count coming in to IF
    278             1                       2080     
    280             1                          6     
    283             1                         20     
Branch totals: 3 hits of 3 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      75        75         0   100.00%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/predictor2stagesv2.vhd --

    132             1                          1     
    133             1                          1     
    134             1                          1     
    136             1                          7     
    137             1                          6     
    140             1                          6     
    141             1                          6     
    143             1                         11     
    144             1                         12     
    145             1                         15     
    160             1                         10     
    161             1                         11     
    169             1                          2     
    170             1                          2     
    171             1                          2     
    172             1                          2     
    173             1                          2     
    174             1                          2     
    175             1                          2     
    176             1                          2     
    177             1                          2     
    178             1                          2     
    179             1                          2     
    180             1                          2     
    181             1                          2     
    184             1                          2     
    185             1                          2     
    186             1                          2     
    187             1                          2     
    188             1                          2     
    189             1                          2     
    190             1                          2     
    191             1                          2     
    192             1                          2     
    193             1                          2     
    194             1                          2     
    195             1                          2     
    196             1                          2     
    198             1                       1139     
    199             1                       1139     
    200             1                       1139     
    201             1                       1139     
    202             1                       1139     
    204             1                       1128     
    205             1                       1128     
    206             1                       1128     
    207             1                       1128     
    209             1                         14     
    212             1                         11     
    215             1                       1139     
    216             1                       1139     
    219             1                       1118     
    221             1                          5     
    223             1                         16     
    233             1                       2106     
    244             1                       2106     
    246             1                       2106     
    247             1                       2106     
    249             1                       2106     
    254             1                       2106     
    258             1                       2096     
    259             1                       2096     
    259             2                     134144     
    261             1                      67072     
    263             1                      67072     
    265             1                     134144     
    269             1                       2088     
    271             1                         18     
    274             1                       2106     
    275             1                       2106     
    279             1                       2080     
    281             1                          6     
    282             1                          6     
    284             1                         20     
    285             1                         20     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/predictor_shyloc.vhd
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         4         0   100.00%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/predictor_shyloc.vhd --

    169             1                          8     
    171             1                          6     
    173             1                          6     
    175             1                          6     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ro_update_mathv3_diff.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        18         9         9    50.00%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ro_update_mathv3_diff.vhd --

------------------------------------IF Branch------------------------------------
    99                                       125     Count coming in to IF
    99              1                          2     
    101             1                        123     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    102                                      123     Count coming in to IF
    102             1                          2     
    104             1                        121     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    105                                      121     Count coming in to IF
    105             1                        112     
                                               9     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    109                                      112     Count coming in to CASE
    110             1                    ***0***     
    112             1                    ***0***     
    114             1                    ***0***     
    116             1                    ***0***     
    118             1                    ***0***     
    120             1                    ***0***     
    122             1                    ***0***     
    124             1                        112     
Branch totals: 1 hit of 8 branches = 12.50%

------------------------------------IF Branch------------------------------------
    130                                      112     Count coming in to IF
    130             1                    ***0***     
    132             1                        112     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    136                                      112     Count coming in to IF
    136             1                        112     
    139             1                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      19         9        10    47.36%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ro_update_mathv3_diff.vhd --

    100             1                          2     
    103             1                          2     
    106             1                        112     
    108             1                        112     
    111             1                    ***0***     
    113             1                    ***0***     
    115             1                    ***0***     
    117             1                    ***0***     
    119             1                    ***0***     
    121             1                    ***0***     
    123             1                    ***0***     
    125             1                        112     
    129             1                        112     
    131             1                    ***0***     
    133             1                        112     
    137             1                        112     
    138             1                        112     
    140             1                    ***0***     
    141             1                    ***0***     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/sample_comp.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/sample_comp.vhd --

------------------------------------IF Branch------------------------------------
    174                                       12     Count coming in to IF
    174             1                          9     
    174             2                          3     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    175                                        7     Count coming in to IF
    175             1                          5     
    175             2                          2     
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       8         8         0   100.00%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/sample_comp.vhd --

    165             1                          6     
    166             1                         54     
    167             1                        114     
    168             1                       1906     
    174             1                         12     
    175             1                          7     
    180             1                          3     
    188             1                          2     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/sample_fsm.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        37        37         0   100.00%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/sample_fsm.vhd --

------------------------------------IF Branch------------------------------------
    177                                       11     Count coming in to IF
    177             1                          2     
    179             1                          9     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    180                                        9     Count coming in to IF
    180             1                          2     
    182             1                          7     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    193                                       25     Count coming in to IF
    193             1                          2     
    200             1                         23     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    201                                       23     Count coming in to IF
    201             1                          2     
    208             1                         21     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    230                                       43     Count coming in to CASE
    231             1                         15     
    235             1                         14     
    248             1                         10     
    272             1                          4     
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    232                                       15     Count coming in to IF
    232             1                          2     
                                              13     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    236                                       14     Count coming in to IF
    236             1                          6     
                                               8     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    241                                       14     Count coming in to IF
    241             1                          2     
                                              12     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    249                                       10     Count coming in to IF
    249             1                          4     
    254             1                          2     
    261             1                          4     
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    273                                        4     Count coming in to IF
    273             1                          2     
                                               2     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    288                                     1966     Count coming in to IF
    288             1                          4     
    290             1                       1962     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    300                                     1929     Count coming in to IF
    300             1                          2     
    311             1                       1927     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    312                                     1927     Count coming in to IF
    312             1                          2     
    323             1                       1925     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    329                                     1925     Count coming in to IF
    329             1                       1904     
                                              21     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    330                                     1904     Count coming in to IF
    330             1                          2     
                                            1902     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    337                                     1925     Count coming in to IF
    337             1                          4     
                                            1921     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    342                                     1925     Count coming in to IF
    342             1                          2     
                                            1923     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


FSM Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    FSM States                       4         4         0   100.00%
    FSM Transitions                  8         5         3    62.50%

================================FSM Details================================

FSM Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/sample_fsm.vhd --

FSM_ID: state_reg
    Current State Object : state_reg
    ----------------------
    State Value MapInfo :
    ---------------------
Line          State Name               Value
----          ----------               -----
 231                idle                   0
 235                  s0                   1
 272            finished                   6
 248                  s1                   2
    Covered States :
    ----------------
                   State           Hit_count
                   -----           ---------
                    idle                  11          
                      s0                   4          
                finished                   4          
                      s1                   6          
    Covered Transitions :
    ---------------------
Line            Trans_ID           Hit_count          Transition          
----            --------           ---------          ----------          
 233                   0                   2          idle -> s0                    
 239                   1                   2          s0 -> s1                      
 242                   2                   2          s0 -> finished                
 274                   4                   2          finished -> idle              
 262                   6                   2          s1 -> s0                      
    Uncovered Transitions :
    -----------------------
Line            Trans_ID          Transition          
----            --------          ----------          
 194                   3          s0 -> idle          
 255                   5          s1 -> finished      
 194                   7          s1 -> idle          


    Summary                       Bins      Hits    Misses  Coverage
    -------                       ----      ----    ------  --------
        FSM States                   4         4         0   100.00%
        FSM Transitions              8         5         3    62.50%
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      95        95         0   100.00%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/sample_fsm.vhd --

    154             1                          6     
    155             1                          2     
    156             1                          6     
    157             1                         10     
    158             1                          6     
    159             1                          6     
    160             1                          6     
    161             1                          6     
    162             1                          6     
    165             1                         15     
    170             1                       1906     
    178             1                          2     
    181             1                          2     
    183             1                          7     
    194             1                          2     
    195             1                          2     
    196             1                          2     
    197             1                          2     
    198             1                          2     
    199             1                          2     
    202             1                          2     
    203             1                          2     
    204             1                          2     
    205             1                          2     
    206             1                          2     
    207             1                          2     
    209             1                         21     
    210             1                         21     
    211             1                         21     
    212             1                         21     
    213             1                         21     
    214             1                         21     
    222             1                         43     
    224             1                         43     
    225             1                         43     
    226             1                         43     
    227             1                         43     
    228             1                         43     
    229             1                         43     
    233             1                          2     
    237             1                          6     
    238             1                          6     
    239             1                          6     
    242             1                          2     
    243             1                          2     
    244             1                          2     
    245             1                          2     
    246             1                          2     
    250             1                          4     
    251             1                          4     
    252             1                          4     
    255             1                          2     
    256             1                          2     
    257             1                          2     
    258             1                          2     
    259             1                          2     
    262             1                          4     
    274             1                          2     
    275             1                          2     
    286             1                       1966     
    289             1                          4     
    291             1                       1962     
    301             1                          2     
    302             1                          2     
    303             1                          2     
    304             1                          2     
    305             1                          2     
    306             1                          2     
    307             1                          2     
    308             1                          2     
    309             1                          2     
    310             1                          2     
    313             1                          2     
    314             1                          2     
    315             1                          2     
    316             1                          2     
    317             1                          2     
    318             1                          2     
    319             1                          2     
    320             1                          2     
    321             1                          2     
    322             1                          2     
    324             1                       1925     
    325             1                       1925     
    326             1                       1925     
    327             1                       1925     
    328             1                       1925     
    331             1                          2     
    332             1                          2     
    335             1                       1925     
    339             1                          4     
    340             1                          4     
    343             1                          2     
    344             1                          2     
    345             1                          2     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/wei_2d_fifo.vhd
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       7         7         0   100.00%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/wei_2d_fifo.vhd --

    109             1                         14     
    110             1                          4     
    111             1                          4     
    112             1                         16     
    113             1                          4     
    115             1                          2     
    138             1                         34     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/weight_update_shyloc.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        19         0   100.00%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/weight_update_shyloc.vhd --

------------------------------------IF Branch------------------------------------
    151                                       90     Count coming in to IF
    151             1                         12     
    156             1                         78     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    157                                       78     Count coming in to IF
    157             1                         12     
    162             1                         66     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    164                                       66     Count coming in to IF
    164             1                         12     
                                              54     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    165                                       12     Count coming in to IF
    165             1                         12     
Branch totals: 1 hit of 1 branch = 100.00%

------------------------------------IF Branch------------------------------------
    307                                      792     Count coming in to IF
    307             1                        216     
    309             1                        576     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    329                                     8720     Count coming in to IF
    329             1                         12     
    335             1                       8708     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    336                                     8708     Count coming in to IF
    336             1                         12     
    342             1                       8696     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    346                                     8696     Count coming in to IF
    346             1                       8624     
                                              72     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    369                                    13336     Count coming in to IF
    369             1                       6836     
    372             1                       6500     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    377                                    13336     Count coming in to IF
    377             1                      13288     
    379             1                         48     
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      48        48         0   100.00%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/weight_update_shyloc.vhd --

    113             1                         12     
    114             1                         36     
    133             1                         36     
    152             1                         12     
    153             1                         12     
    158             1                         12     
    159             1                         12     
    163             1                         66     
    166             1                         12     
    274             1                         36     
    296             1                         36     
    303             1                         36     
    306             1                         36     
    306             2                        792     
    308             1                        216     
    310             1                        576     
    312             1                        792     
    318             1                         42     
    319             1                         42     
    323             1                       5394     
    324             1                       2994     
    330             1                         12     
    331             1                         12     
    332             1                         12     
    333             1                         12     
    334             1                         12     
    337             1                         12     
    338             1                         12     
    339             1                         12     
    340             1                         12     
    341             1                         12     
    343             1                       8696     
    344             1                       8696     
    348             1                       8624     
    349             1                       8624     
    352             1                       8696     
    361             1                      13336     
    370             1                       6836     
    371             1                       6836     
    373             1                       6500     
    374             1                       6500     
    378             1                      13288     
    380             1                         48     
    383             1                      13336     
    385             1                      13336     
    386             1                      13336     
    387             1                      13336     
    388             1                      13336     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/weight_update_shyloc_top.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         7         7         0   100.00%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/weight_update_shyloc_top.vhd --

------------------------------------IF Branch------------------------------------
    242                                     1723     Count coming in to IF
    242             1                          6     
    243             1                       1706     
    243             2                         11     
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    250                                     1685     Count coming in to IF
    250             1                          2     
    252             1                       1683     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    253                                     1683     Count coming in to IF
    253             1                          2     
    255             1                       1681     
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      13        13         0   100.00%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/weight_update_shyloc_top.vhd --

    127             1                          6     
    186             1                          6     
    188             1                          6     
    206             1                          6     
    215             1                          6     
    216             1                          6     
    233             1                          6     
    240             1                          9     
    241             1                       1680     
    243             1                       1723     
    251             1                          2     
    254             1                          2     
    256             1                       1681     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_utils/barrel_shifter.vhd
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_utils/barrel_shifter.vhd --

    104             1                       8242     
    114             1                      15146     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_utils/fifop2.vhd
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_utils/fifop2.vhd --

    130             1                         29     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_utils/fifop2_base.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        17         2    89.47%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_utils/fifop2_base.vhd --

------------------------------------IF Branch------------------------------------
    157                                    48468     Count coming in to IF
    157             1                         58     
    160             1                        118     
    163             1                      48292     
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    164                                    48292     Count coming in to IF
    164             1                      46352     
                                            1940     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    167                                    48292     Count coming in to IF
    167             1                      46588     
                                            1704     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    179                                    47753     Count coming in to IF
    179             1                        348     
    187             1                      47405     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    180                                      348     Count coming in to IF
    180             1                    ***0***     
    183             1                        348     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    192                                    47753     Count coming in to IF
    192             1                      40526     
    195             1                       7227     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    201                                    47753     Count coming in to IF
    201             1                      22800     
    203             1                      24953     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    207                                    47753     Count coming in to IF
    207             1                    ***0***     
    209             1                      47753     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    212                                    47753     Count coming in to IF
    212             1                        346     
    214             1                      47407     
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      28        25         3    89.28%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_utils/fifop2_base.vhd --

    140             1                        655     
    141             1                       1197     
    143             1                       1213     
    148             1                        649     
    149             1                         58     
    150             1                        106     
    158             1                         58     
    159             1                         58     
    161             1                        118     
    162             1                        118     
    165             1                      46352     
    168             1                      46588     
    176             1                      47753     
    181             1                    ***0***     
    182             1                    ***0***     
    184             1                        348     
    185             1                        348     
    188             1                      47405     
    189             1                      47405     
    194             1                      40526     
    197             1                       7227     
    198             1                       7227     
    202             1                      22800     
    204             1                      24953     
    208             1                    ***0***     
    210             1                      47753     
    213             1                        346     
    215             1                      47407     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_utils/fixed_shifter.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_utils/fixed_shifter.vhd --

------------------------------------IF Branch------------------------------------
    145                                   166134     Count coming in to IF
    145             1                      69100     
    145             2                      97034     
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       6         6         0   100.00%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_utils/fixed_shifter.vhd --

    99              1                         86     
    106             1                      47542     
    122             1                       6870     
    138             1                       8832     
    139             1                      12540     
    145             1                     166134     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_utils/reg_bank_inf.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_utils/reg_bank_inf.vhd --

------------------------------------IF Branch------------------------------------
    93                                     49340     Count coming in to IF
    93              1                      49340     
Branch totals: 1 hit of 1 branch = 100.00%

------------------------------------IF Branch------------------------------------
    94                                     49340     Count coming in to IF
    94              1                      46629     
                                            2711     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    97                                     49340     Count coming in to IF
    97              1                      46393     
                                            2947     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_utils/reg_bank_inf.vhd --

    95              1                      46629     
    98              1                      46393     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_utils/reset_sync.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_utils/reset_sync.vhd --

------------------------------------IF Branch------------------------------------
    79                                      6029     Count coming in to IF
    79              1                       6029     
Branch totals: 1 hit of 1 branch = 100.00%

------------------------------------IF Branch------------------------------------
    87                                      6029     Count coming in to IF
    87              1                       6029     
Branch totals: 1 hit of 1 branch = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       5         5         0   100.00%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_utils/reset_sync.vhd --

    74              1                          6     
    75              1                          6     
    80              1                       6029     
    88              1                       6029     
    89              1                       6029     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_utils/toggle_sync.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        10        10         0   100.00%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_utils/toggle_sync.vhd --

------------------------------------IF Branch------------------------------------
    79                                        15     Count coming in to IF
    79              1                          6     
    79              2                          9     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    84                                      6031     Count coming in to IF
    84              1                         47     
    86              1                       5984     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    93                                      6031     Count coming in to IF
    93              1                         47     
    97              1                       5984     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    114                                    28150     Count coming in to IF
    114             1                        222     
    116             1                      27928     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    124                                    44222     Count coming in to IF
    124             1                        342     
    127             1                      43880     
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      18        18         0   100.00%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_utils/toggle_sync.vhd --

    79              1                         15     
    80              1                         10     
    85              1                         47     
    87              1                       5984     
    94              1                         47     
    95              1                         47     
    96              1                         47     
    98              1                       5984     
    99              1                       5984     
    100             1                       5984     
    109             1                         44     
    110             1                         43     
    115             1                        222     
    117             1                      27928     
    125             1                        342     
    126             1                        342     
    128             1                      43880     
    129             1                      43880     


ASSERTION RESULTS:
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/ccsds_shyloc_tb/configure#immed__1433
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ccsds_shyloc_tb.vhd(1433)
                                                        1          0
/ccsds_shyloc_tb/configure#immed__1403
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ccsds_shyloc_tb.vhd(1403)
                                                        0          1
/ccsds_shyloc_tb/configure#immed__1402
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ccsds_shyloc_tb.vhd(1402)
                                                        0          1
/ccsds_shyloc_tb/configure#immed__1401
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ccsds_shyloc_tb.vhd(1401)
                                                        0          1
/ccsds_shyloc_tb/test0#immed__952
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ccsds_shyloc_tb.vhd(952)
                                                        1          0
/ccsds_shyloc_tb/test0#immed__951
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ccsds_shyloc_tb.vhd(951)
                                                        1          0
/ccsds_shyloc_tb/test0#immed__946
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ccsds_shyloc_tb.vhd(946)
                                                        0          1
/ccsds_shyloc_tb/test0#immed__944
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ccsds_shyloc_tb.vhd(944)
                                                        1          0
/ccsds_shyloc_tb/test0#immed__938
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ccsds_shyloc_tb.vhd(938)
                                                        0          1
/ccsds_shyloc_tb/test0#immed__934
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ccsds_shyloc_tb.vhd(934)
                                                        0          1
/ccsds_shyloc_tb/test0#immed__933
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ccsds_shyloc_tb.vhd(933)
                                                        1          0
/ccsds_shyloc_tb/test0#immed__932
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ccsds_shyloc_tb.vhd(932)
                                                        0          1
/ccsds_shyloc_tb/test0#immed__931
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ccsds_shyloc_tb.vhd(931)
                                                        1          0
/ccsds_shyloc_tb/test0#immed__928
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ccsds_shyloc_tb.vhd(928)
                                                        0          1
/ccsds_shyloc_tb/test0#immed__917
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ccsds_shyloc_tb.vhd(917)
                                                        1          0
/ccsds_shyloc_tb/test0#immed__915
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ccsds_shyloc_tb.vhd(915)
                                                        1          0
/ccsds_shyloc_tb/test0#immed__910
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ccsds_shyloc_tb.vhd(910)
                                                        0          1
/ccsds_shyloc_tb/test0#immed__908
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ccsds_shyloc_tb.vhd(908)
                                                        1          0
/ccsds_shyloc_tb/test0#immed__901
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ccsds_shyloc_tb.vhd(901)
                                                        0          1
/ccsds_shyloc_tb/test0#immed__892
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ccsds_shyloc_tb.vhd(892)
                                                        1          0
/ccsds_shyloc_tb/test0#immed__890
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ccsds_shyloc_tb.vhd(890)
                                                        1          0
/ccsds_shyloc_tb/test0#immed__843
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ccsds_shyloc_tb.vhd(843)
                                                        1          0
/ccsds_shyloc_tb/test0#immed__841
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ccsds_shyloc_tb.vhd(841)
                                                        0          1
/ccsds_shyloc_tb/test0#immed__840
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ccsds_shyloc_tb.vhd(840)
                                                        0          1
/ccsds_shyloc_tb/test0#immed__839
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ccsds_shyloc_tb.vhd(839)
                                                        0          1
/ccsds_shyloc_tb/gen_reference#immed__588
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ccsds_shyloc_tb.vhd(588)
                                                        2          0
/ccsds_shyloc_tb/gen_stim#immed__386
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ccsds_shyloc_tb.vhd(386)
                                                       34          0
/ccsds_shyloc_tb/not_gen_mst/ahbtbctrl/diag#immed__992
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ahbctrl.vhd(992)
                                                        0          1
/ccsds_shyloc_tb/not_gen_mst/ahbtbctrl/diag#immed__981
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ahbctrl.vhd(981)
                                                        1          1
/ccsds_shyloc_tb/not_gen_mst/ahbtbctrl/diag#immed__967
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ahbctrl.vhd(967)
                                                        0          1
/ccsds_shyloc_tb/not_gen_mst/ahbtbctrl/diag#immed__959
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ahbctrl.vhd(959)
                                                        0          1
/ccsds_shyloc_tb/not_gen_mst/ahbtbctrl/diag#immed__919
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ahbctrl.vhd(919)
                                                        0          1
/ccsds_shyloc_tb/not_gen_mst/ahbtbctrl/diag#immed__883
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ahbctrl.vhd(883)
                                                        0          1
/ccsds_shyloc_tb/not_gen_mst/ahbtbctrl/diag#immed__863
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ahbctrl.vhd(863)
                                                        0          1
/ccsds_shyloc_tb/not_gen_mst/ahbtbctrl/diag#immed__847
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ahbctrl.vhd(847)
                                                        0          1
/ccsds_shyloc_tb/not_gen_mst/ahbtbctrl/diag#immed__842
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ahbctrl.vhd(842)
                                                        0          1
/ccsds_shyloc_tb/gen_beh/shyloc/gen_pred_bip/PREDICTOR_BIP/comp/line__257
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ccsds_comp_shyloc_bip.vhd(257)
                                                        1          1
/ccsds_shyloc_tb/gen_beh/shyloc/gen_pred_bip/PREDICTOR_BIP/comp/line__250
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ccsds_comp_shyloc_bip.vhd(250)
                                                        1          1
/ccsds_shyloc_tb/gen_beh/shyloc/gen_sample/sample_adaptive/components/line__190
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/sample_comp.vhd(190)
                                                        1          1
/ccsds_shyloc_tb/gen_beh/shyloc/dispatcher/line__154
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ccsds123_dispatcher.vhd(154)
                                                        1          1

Total Coverage By File (code coverage only, filtered view): 77.31%

