"[%s] bSwChnl =%d, ch =%d, bSetChnlBW =%d, bw =%d\n"	,	L_15
ExtChnlOffsetOf40MHz	,	V_218
BIT13	,	V_98
REG_SYS_FUNC_EN	,	V_96
msleep	,	F_34
PHY_RF6052_Config8723B	,	F_39
VHT_DATA_SC_20_UPPERST_OF_80MHZ	,	V_190
PHY_InitTxPowerByRate	,	F_26
rCCK0_System	,	V_199
s32	,	T_3
"==&gt;PHY_SetTxPowerLevel8723B()\n"	,	L_7
bSwChnl	,	V_209
ChannelNum	,	V_215
RF_1TX	,	V_157
RTL8723B_PHY_REG_MP	,	V_72
MGN_54M	,	V_135
rtStatus	,	V_43
SubChnlNum	,	V_191
sz8723BBRegMpFile	,	V_71
Offset80	,	V_230
adapter	,	V_3
phy_BB8190_Config_ParaFile_Fail	,	V_87
CONFIG_BB_AGC_TAB	,	V_93
s8	,	T_4
RF_PSEUDO_11N	,	V_206
OriginalValue	,	V_7
VHT_DATA_SC_40_LOWER_OF_80MHZ	,	V_184
Original_Value	,	V_40
HAL_PRIME_CHNL_OFFSET_UPPER	,	V_185
MGN_9M	,	V_128
Offset	,	V_14
RF_EN	,	V_102
FEN_PCIEA	,	V_106
phy_GetSecondaryChnl_8723B	,	F_51
PHY_InitTxPowerLimit	,	F_19
BIT26	,	V_202
BIT27	,	V_203
PHY_SwChnl8723B	,	F_59
PHY_SetBBReg_8723B	,	F_4
RF_PATH_A	,	V_25
RF_PATH_B	,	V_33
CenterFrequencyIndex1	,	V_220
SCSettingOf20	,	V_180
rfLSSIReadBack	,	V_37
EXTCHNL_OFFSET	,	V_217
ReturnValue	,	V_6
FEN_PPLL	,	V_105
rOFDM0_TxPseudoNoiseWgt	,	V_196
PHY_SetTxPowerIndex_8723B	,	F_40
ExtChnlOffsetOf80MHz	,	V_219
rtw_read16	,	F_31
phy_BB8723b_Config_ParaFile	,	F_18
sz8723BRFTxPwrLmtFile	,	V_73
powerDiffByRate	,	V_153
phy_RFSerialWrite_8723B	,	F_11
pszRFTxPwrLmtFile	,	V_79
rfHSSIPara2	,	V_60
CHANNEL_WIDTH_20	,	V_175
phy_InitBBRFRegisterDefinition	,	F_17
RF_SDMRSTB	,	V_104
NewOffset	,	V_21
BAND_ON_2_4G	,	V_156
u8	,	T_2
phy_ConfigMACWithParaFile	,	F_15
RT_TRACE	,	F_41
tmpnCur40MhzPrimeSC	,	V_223
rtw_read32	,	F_3
i	,	V_2
RTL8723B_PHY_MACREG	,	V_47
sz8723AGCTableFile	,	V_67
phy_SetRegBW_8723B	,	F_50
rTxAGC_A_Rate54_24	,	V_132
pszMACRegFile	,	V_45
HAL_STATUS_SUCCESS	,	V_83
MGN_6M	,	V_125
bCCKSideBand	,	V_200
HAL_IsLegalChannel	,	F_57
PHY_SetBWMode8723B	,	F_58
BitMask	,	V_1
FEN_DIO_PCIE	,	V_107
MAIN_ANT	,	V_167
ODM_RF_PATH_B	,	V_53
PHY_BBConfig8723B	,	F_30
ODM_RF_PATH_A	,	V_50
REG_TRXPTCL_CTL_8723B	,	V_174
VHT_DATA_SC_20_LOWEST_OF_80MHZ	,	V_187
PHY_QueryBBReg_8723B	,	F_2
PHY_TxPowerByRateConfiguration	,	F_28
DM_FatTable	,	V_164
PHY_MACConfig8723B	,	F_14
SCSettingOf40	,	V_179
mdelay	,	F_37
VHT_DATA_SC_20_UPPER_OF_80MHZ	,	V_189
rf_chip	,	V_205
bLSSIReadAddress	,	V_27
DataAndAddr	,	V_38
pHalData	,	V_17
bRFRegOffsetMask	,	V_42
PHY_GetTxPowerIndexBase	,	F_43
CHANNEL_WIDTH_40	,	V_176
rTxAGC_A_CCK1_Mcs32	,	V_117
BitShift	,	V_8
"SCMapping: Not Correct Primary40MHz Setting\n"	,	L_11
Offset40	,	V_229
_FAIL	,	V_48
retValue	,	V_15
bLSSIReadBackData	,	V_36
MGN_MCS1	,	V_138
sz8723BBRegFile	,	V_65
MGN_MCS0	,	V_136
_SUCCESS	,	V_44
phy_PostSetBwMode8723B	,	F_52
phy_ConfigBBWithPgParaFile	,	F_27
registrypriv	,	V_80
bMaskByte0	,	V_127
bMaskByte1	,	V_118
bMaskByte2	,	V_122
bMaskByte3	,	V_124
RfPiEnable	,	V_23
MAX_STALL_TIME	,	V_30
phy_CalculateBitShift	,	F_1
AntDivCfg	,	V_165
TransceiverB_HSPI_Readback	,	V_64
"SCMapping: VHT Case: pHalData-&gt;CurrentChannelBW %d, pHalData-&gt;nCur80MhzPrimeSC %d, pHalData-&gt;nCur40MhzPrimeSC %d\n"	,	L_10
rFPGA0_XA_HSSIParameter2	,	V_26
MGN_MCS7	,	V_145
rFPGA0_XA_HSSIParameter1	,	V_31
MGN_MCS6	,	V_144
pPhyReg	,	V_19
MGN_MCS3	,	V_140
bIn24G	,	V_155
phy_SwChnlAndSetBwMode8723B	,	F_55
MGN_MCS2	,	V_139
MGN_MCS5	,	V_143
PHY_QueryBBReg	,	F_8
"%s():Read Tx power limit fail\n"	,	L_1
MGN_MCS4	,	V_141
ODM_RF_RADIO_PATH_E	,	V_85
rTxAGC_A_Mcs07_Mcs04	,	V_142
bSwitchChannel	,	V_213
pszAGCTableFile	,	V_76
RegEnableTxPowerLimit	,	V_81
bRFMOD	,	V_194
CrystalCap	,	V_95
ODM_ConfigBBWithHeaderFile	,	F_24
tmpCenterFrequencyIndex1	,	V_225
rfLSSIReadBackPi	,	V_35
Bandwidth	,	V_227
phy_SwChnl8723B	,	F_54
PHY_RFConfig8723B	,	F_38
_drv_info_	,	V_169
TransceiverA_HSPI_Readback	,	V_63
GET_HAL_DATA	,	F_7
CurrentChannel	,	V_160
MGN_18M	,	V_130
sz8723MACRegFile	,	V_46
phy_LCK_8723B	,	F_36
phy_ConfigBBWithParaFile	,	F_23
REG_MAC_PHY_CTRL	,	V_111
BandWidth	,	V_150
BIT8	,	V_32
CONFIG_RF_TXPWR_LMT	,	V_84
BIT7	,	V_177
BIT1	,	V_100
BIT0	,	V_99
PHY_SetRFReg_8723B	,	F_13
CHANNEL_WIDTH_80	,	V_178
rFPGA0_XA_RFInterfaceOE	,	V_55
MAX_POWER_INDEX	,	V_161
pFAT_T	,	T_6
channel	,	V_228
RF_RSTB	,	V_103
PowerIndex	,	V_113
PDM_ODM_T	,	T_5
u2tmp	,	V_173
REG_DATA_SC_8723B	,	V_192
ChnlWidth	,	V_216
MGN_1M	,	V_116
pszBBRegPgFile	,	V_77
bSetBandWidth	,	V_214
rtw_write8	,	F_33
CurrentCenterFrequencyIndex1	,	V_226
PHY_SetBBReg	,	F_9
RegEnableTxPowerByRate	,	V_89
PHY_HandleSwChnlAndSetBW8723B	,	F_56
PHY_ConfigRFWithPowerLimitTableParaFile	,	F_20
DBG_8192C	,	F_25
Rate	,	V_115
tmpnCur80MhzPrimeSC	,	V_224
tmplong2	,	V_22
nCur40MhzPrimeSC	,	V_182
bMaskDWord	,	V_11
padapter	,	V_148
EEPROMRegulatory	,	V_82
bSurpriseRemoved	,	V_212
__func__	,	V_86
_module_hal_init_c_	,	V_146
tmpBW	,	V_222
rFPGA0_XB_LSSIParameter	,	V_59
"PHY_HandleSwChnlAndSetBW8812:  not switch channel and not set bandwidth\n"	,	L_16
"%s():BB_PG Reg Fail!!\n"	,	L_3
odmpriv	,	V_49
hal_com_data	,	V_16
txPower	,	V_152
PHY_GetTxPowerByRate	,	F_44
ODM_ConfigRFWithHeaderFile	,	F_21
pDM_FatTable	,	V_163
PHY_SetTxPowerLevelByPath	,	F_48
rOFDM1_LSTF	,	V_201
pszBBRegMpFile	,	V_78
u16	,	V_97
FEN_BB_GLB_RSTn	,	V_108
"Invalid RFPath!!\n"	,	L_6
PHY_RF6052SetBandwidth8723B	,	F_53
MGN_12M	,	V_129
MGN_24M	,	V_131
PHY_GetTxPowerIndex_8723B	,	F_42
RfRegChnlVal	,	V_207
rFPGA0_XA_LSSIReadBack	,	V_61
rTxAGC_A_Rate18_06	,	V_126
PHY_GetTxPowerLimit	,	F_45
RegAddr	,	V_5
powerlevel	,	V_170
PHY_SetTxPowerLevel8723B	,	F_47
PHY_GetTxPowerTrackingOffset	,	F_46
bLSSIReadEdge	,	V_28
MGN_5_5M	,	V_121
rtw_write16	,	F_32
udelay	,	F_10
phy_RFSerialRead_8723B	,	F_6
PHY_GetTxPowerLevel8723B	,	F_49
bNotifyChannelChange	,	V_208
PHY_QueryRFReg_8723B	,	F_12
bSetChnlBW	,	V_210
ODM_ConfigMACWithHeaderFile	,	F_16
RTL8723B_TXPWR_LMT	,	V_74
FEN_BBRSTB	,	V_109
Adapter	,	V_4
PHY_REG_PG_EXACT_VALUE	,	V_92
VHT_DATA_SC_20_LOWER_OF_80MHZ	,	V_188
RFPath	,	V_114
u32	,	T_1
channelToSW	,	V_204
sz8723BBBRegPgFile	,	V_69
_drv_err_	,	V_147
limit	,	V_154
"SCMapping: VHT Case: pHalData-&gt;CurrentChannelBW %d, pHalData-&gt;nCur40MhzPrimeSC %d\n"	,	L_12
rFPGA0_XB_HSSIParameter1	,	V_34
"&lt;==PHY_SetTxPowerLevel8723B()\n"	,	L_8
rFPGA0_XB_HSSIParameter2	,	V_29
MGN_36M	,	V_133
RegVal	,	V_94
MGN_48M	,	V_134
rTxAGC_A_Mcs03_Mcs00	,	V_137
rFPGA0_RFMOD	,	V_193
PHY_ConvertTxPowerLimitToPowerIndex	,	F_29
Channel	,	V_151
rf3wireOffset	,	V_39
rfintfe	,	V_57
rFPGA0_XAB_RFInterfaceSW	,	V_52
CONFIG_BB_PHY_REG_PG	,	V_90
PhyRegPgValueType	,	V_91
MaskforPhySet	,	V_24
rTxAGC_B_CCK11_A_CCK2_11	,	V_120
MGN_11M	,	V_123
rtw_write32	,	F_5
REG_AFE_XTAL_CTRL	,	V_110
RF_CHNLBW	,	V_112
RF_PATH	,	V_12
bb_register_def	,	V_18
RTL8723B_PHY_REG	,	V_66
CONFIG_BB_PHY_REG	,	V_88
RxIdleAnt	,	V_166
CurrentBW	,	V_171
"%s():Write BB Reg Fail!!"	,	L_2
BIT30	,	V_198
BIT31	,	V_197
rFPGA0_XA_LSSIParameter	,	V_58
RTL8723B_AGC_TAB	,	V_68
rfintfo	,	V_54
DBG_871X	,	F_22
"===&gt;phy_SwChnl8723B: Channel = %d\n"	,	L_14
pszBBRegFile	,	V_75
RegRfMod_BW	,	V_172
HAL_PRIME_CHNL_OFFSET_LOWER	,	V_183
rfintfs	,	V_51
"%s():AGC Table Fail\n"	,	L_4
"Invalid Rate!!\n"	,	L_5
rFPGA1_RFMOD	,	V_195
VHT_DATA_SC_40_UPPER_OF_80MHZ	,	V_186
eRFPath	,	V_13
ant_path	,	V_168
tmpChannel	,	V_221
RegPwrTblSel	,	V_158
PHY_SetSwChnlBWMode8723B	,	F_60
bDriverStopped	,	V_211
REG_RF_CTRL	,	V_101
Data	,	V_10
CHANNEL_WIDTH	,	V_149
"SCMapping: SC Value %x\n"	,	L_13
rFPGA0_XB_LSSIReadBack	,	V_62
Readback_Value	,	V_41
PHY_SetRFReg	,	F_35
nCur80MhzPrimeSC	,	V_181
RTL8723B_PHY_REG_PG	,	V_70
rFPGA0_XB_RFInterfaceOE	,	V_56
"phy_PostSetBWMode8723B():	unknown Bandwidth: %#X\n"	,	L_9
MGN_2M	,	V_119
DISABLE_BB_RF	,	V_9
CurrentChannelBW	,	V_159
PHYRegDef	,	V_20
pDM_Odm	,	V_162
