// -------------------------------------------------------------
//
// Generated Architecture Declaration for rtl of inst_e_e
//
// Generated
//  by:  wig
//  on:  Fri Dec 19 16:07:22 2003
//  cmd: H:\work\mix_new\mix\mix_0.pl -strip -nodelta ../../bitsplice.xls
//
// !!! Do not edit this file! Autogenerated by MIX !!!
// $Author: wig $
// $Id: inst_e_e.v,v 1.1 2003/12/22 08:36:26 wig Exp $
// $Date: 2003/12/22 08:36:26 $
// $Log: inst_e_e.v,v $
// Revision 1.1  2003/12/22 08:36:26  wig
// Added testcase bitsplice.
//
//
// Based on Mix Verilog Architecture Template built into RCSfile: MixWriter.pm,v 
// Id: MixWriter.pm,v 1.36 2003/12/05 14:59:29 abauer Exp 
//
// Generator: mix_0.pl Revision: 1.25 , wilfried.gaensheimer@micronas.com
// (C) 2003 Micronas GmbH
//
// --------------------------------------------------------------


`timescale 1ns / 1ps

//
//
// Start of Generated Module rtl of inst_e_e
//

	// No `defines in this module

module inst_e_e
	//
	// Generated module inst_e
	//
		(
		video_i,
		widesig_i
		);
		// Generated Module Inputs:
		input	[3:0]	video_i;
		input	[31:0]	widesig_i;
		// Generated Wires:
		wire	[3:0]	video_i;
		wire	[31:0]	widesig_i;
		// End of generated module header


    // Internal signals

		//
		// Generated Signal List
		//
			wire	[12:0]	c_addr; 
			wire	[31:0]	c_bus_in; 
			wire	[6:0]	cp_lcmd; 
			wire	[6:0]	cp_lcmd_2; 
			wire	[6:0]	cp_lcmd_3; 
			wire	[12:0]	tmi_sbist_fail; 
			wire	[5:0]	v_select; 
			wire [31:0] widesig; // __W_PORT_SIGNAL_MAP_REQ
		//
		// End of Generated Signal List
		//


    // %COMPILER_OPTS%

	// Generated Signal Assignments
			assign	widesig = widesig_i;  // __I_I_BUS_PORT


    //
    // Generated Instances
    // wiring ...

	// Generated Instances and Port Mappings
		// Generated Instance Port Map for inst_ea
		inst_ea_e inst_ea(
			.p_mix_c_addr_12_0_gi(c_addr),
			.p_mix_c_bus_in_31_0_gi(c_bus_in), // CBUSinterfacecpui/finputsCPUInterface (X2)C-BusinterfaceCPUinterface
			.p_mix_cp_lcmd_2_6_0_gi(cp_lcmd_2), // Second way to wire to zero / GuestBusLBC(memorymappedI/O)Interface
			.p_mix_cp_lcmd_3_6_6_gi(cp_lcmd_3[6]), // Signal name != port name
			.p_mix_cp_lcmd_6_6_gi(cp_lcmd[6]), // GuestBusLBC(memorymappedI/O)Interface
			.p_mix_tmi_sbist_fail_11_10_gi(tmi_sbist_fail[11:10]),
			.p_mix_tmi_sbist_fail_9_0_go(tmi_sbist_fail[9:0]),
			.p_mix_v_select_2_2_gi(v_select[2]), // RequestBusinterface:RequestBus#6(VPU)VPUinterface
			.p_mix_v_select_5_5_gi(v_select[5]), // RequestBusinterface:RequestBus#6(VPU)VPUinterface
			.p_mix_widesig_31_0_gi(widesig),
			.video_i(video_i)
		);
		// End of Generated Instance Port Map for inst_ea

		// Generated Instance Port Map for inst_eb
		inst_eb_e inst_eb(
			.p_mix_c_addr_12_0_gi(c_addr),
			.p_mix_c_bus_in_31_0_gi(c_bus_in), // CBUSinterfacecpui/finputsCPUInterface (X2)C-BusinterfaceCPUinterface
			.p_mix_tmi_sbist_fail_12_10_go(tmi_sbist_fail[12:10])
		);
		// End of Generated Instance Port Map for inst_eb

		// Generated Instance Port Map for inst_ec
		inst_ec_e inst_ec(
			.p_mix_c_addr_12_0_gi(c_addr),
			.p_mix_c_bus_in_31_0_gi(c_bus_in), // CBUSinterfacecpui/finputsCPUInterface (X2)C-BusinterfaceCPUinterface
			.p_mix_v_select_2_2_gi(v_select[2]), // RequestBusinterface:RequestBus#6(VPU)VPUinterface
			.p_mix_v_select_5_5_gi(v_select[5]) // RequestBusinterface:RequestBus#6(VPU)VPUinterface
		);
		// End of Generated Instance Port Map for inst_ec

		// Generated Instance Port Map for inst_ed
		inst_ed_e inst_ed(
			.p_mix_c_addr_12_0_gi(c_addr),
			.p_mix_c_bus_in_31_0_gi(c_bus_in) // CBUSinterfacecpui/finputsCPUInterface (X2)C-BusinterfaceCPUinterface
		);
		// End of Generated Instance Port Map for inst_ed

		// Generated Instance Port Map for inst_ee
		inst_ee_e inst_ee(
			.tmi_sbist_fail(tmi_sbist_fail)
		);
		// End of Generated Instance Port Map for inst_ee

		// Generated Instance Port Map for inst_ef
		inst_ef_e inst_ef(
			.c_addr(c_addr),
			.c_bus_in(c_bus_in), // CBUSinterfacecpui/finputsCPUInterface (X2)C-BusinterfaceCPUinterface
			.cp_lcmd(cp_lcmd), // GuestBusLBC(memorymappedI/O)Interface
			.cp_lcmd_2(cp_lcmd_2), // Second way to wire to zero / GuestBusLBC(memorymappedI/O)Interface
			.cp_lcmd_p(cp_lcmd_3) // Signal name != port name
		);
		// End of Generated Instance Port Map for inst_ef

		// Generated Instance Port Map for inst_eg
		inst_eg_e inst_eg(
			.c_addr(c_addr),
			.c_bus_in(c_bus_in) // CBUSinterfacecpui/finputsCPUInterface (X2)C-BusinterfaceCPUinterface
		);
		// End of Generated Instance Port Map for inst_eg



endmodule
//
// End of Generated Module rtl of inst_e_e
//
//
//!End of Module/s
// --------------------------------------------------------------
