
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M
Install: C:\Microchip\Libero_SoC_v2024.1\SynplifyPro
OS: Windows 10 or later
Hostname: DESKTOP-L1LCKI7

Implementation : synthesis

# Written on Mon Sep  2 16:08:36 2024

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "C:\Users\Clara\STM32CubeIDE\workspace_1.16.0\nascerr\libero_project\SmartFusionSRAM\designer\SFSRAM\synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                                        Requested     Requested     Clock        Clock          Clock
Level     Clock                                                        Frequency     Period        Type         Group          Load 
------------------------------------------------------------------------------------------------------------------------------------
0 -       SFSRAM_sb_CCC_0_FCCC|GL0_net_inferred_clock                  100.0 MHz     10.000        inferred     (multiple)     36   
                                                                                                                                    
0 -       SFSRAM_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     100.0 MHz     10.000        inferred     (multiple)     15   
====================================================================================================================================


Clock Load Summary
******************

                                                             Clock     Source                                                           Clock Pin                                               Non-clock Pin     Non-clock Pin                                                  
Clock                                                        Load      Pin                                                              Seq Example                                             Seq Example       Comb Example                                                   
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
SFSRAM_sb_CCC_0_FCCC|GL0_net_inferred_clock                  36        SFSRAM_sb_0.CCC_0.CCC_INST.GL0(CCC)                              SFSRAM_sb_0.SFSRAM_sb_MSS_0.MSS_ADLIB_INST.CLK_BASE     -                 SFSRAM_sb_0.CCC_0.GL0_INST.I(BUFG)                             
                                                                                                                                                                                                                                                                                 
SFSRAM_sb_FABOSC_0_OSC|RCOSC_25_50MHZ_CCC_inferred_clock     15        SFSRAM_sb_0.FABOSC_0.I_RCOSC_25_50MHZ.CLKOUT(RCOSC_25_50MHZ)     SFSRAM_sb_0.CORERESETP_0.release_sdif0_core.C           -                 SFSRAM_sb_0.FABOSC_0.I_RCOSC_25_50MHZ_FAB.A(RCOSC_25_50MHZ_FAB)
=================================================================================================================================================================================================================================================================================
