============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.20 - 15.20-p004_1
  Generated on:           May 27 2024  03:11:18 am
  Module:                 synth_wrapper
  Interconnect mode:      global
  Area mode:              timing library
============================================================


Path 1: MET (0 ps) Setup Check with Pin result_reg[3]/CLK->D
     Startpoint: (R) a_reg_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (F) result_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1205            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1205            0     
                                              
             Setup:-     131                  
       Uncertainty:-      12                  
     Required Time:=    1062                  
      Launch Clock:-       0                  
         Data Path:-    1062                  
             Slack:=       0                  

#-------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge           Cell             Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  a_reg_reg[2]/CLK -       -      R     (arrival)                     16    -     0     -       0 
  a_reg_reg[2]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfrtp_1       1  5.7    54   353     353 
  fopt17015/X      -       A->X   F     sky130_fd_sc_hd__buf_6         5 28.9    41   137     490 
  g16924/Y         -       B->Y   R     sky130_fd_sc_hd__nand2_2       2  5.5    49    64     554 
  g17193/Y         -       A_N->Y R     sky130_fd_sc_hd__nand3b_1      1  5.7    92   116     671 
  g36/Y            -       A->Y   F     sky130_fd_sc_hd__nand3_2       1  5.6    61    73     744 
  g35/Y            -       A->Y   R     sky130_fd_sc_hd__inv_2         2 10.9    58    73     817 
  g31/Y            -       A->Y   F     sky130_fd_sc_hd__nand2_2       2  8.5    46    58     875 
  g51/Y            -       A1->Y  R     sky130_fd_sc_hd__a21oi_2       1  3.6    90   112     986 
  g17333/Y         -       A->Y   F     sky130_fd_sc_hd__nand3_1       1  3.2    60    75    1062 
  result_reg[3]/D  -       -      F     sky130_fd_sc_hd__dfrtp_1       1    -     -     0    1062 
#-------------------------------------------------------------------------------------------------



Path 2: MET (0 ps) Setup Check with Pin result_reg[2]/CLK->D
     Startpoint: (R) a_reg_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (R) result_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1205            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1205            0     
                                              
             Setup:-      67                  
       Uncertainty:-      12                  
     Required Time:=    1125                  
      Launch Clock:-       0                  
         Data Path:-    1125                  
             Slack:=       0                  

#-------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge           Cell             Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  a_reg_reg[2]/CLK -       -      R     (arrival)                     16    -     0     -       0 
  a_reg_reg[2]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfrtp_1       1  5.7    54   353     353 
  fopt17015/X      -       A->X   F     sky130_fd_sc_hd__buf_6         5 28.9    41   137     490 
  fopt17130/Y      -       A->Y   R     sky130_fd_sc_hd__clkinv_4      3 16.7    41    53     543 
  fopt17010/Y      -       A->Y   F     sky130_fd_sc_hd__inv_4         5 14.0    23    35     578 
  g17507/Y         -       A_N->Y F     sky130_fd_sc_hd__nand4b_1      1  2.8    73   152     730 
  g17506/X         -       B->X   F     sky130_fd_sc_hd__and3_1        2  6.5    54   190     920 
  g17322/Y         -       B->Y   R     sky130_fd_sc_hd__nand3_1       1  3.7    68    86    1005 
  g16540/Y         -       B->Y   F     sky130_fd_sc_hd__nand2_1       1  3.5    39    58    1063 
  g16537/Y         -       B->Y   R     sky130_fd_sc_hd__nand2_1       1  3.3    49    62    1125 
  result_reg[2]/D  -       -      R     sky130_fd_sc_hd__dfrtp_1       1    -     -     0    1125 
#-------------------------------------------------------------------------------------------------



Path 3: MET (2 ps) Setup Check with Pin result_reg[1]/CLK->D
     Startpoint: (R) op_reg_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (R) result_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1205            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1205            0     
                                              
             Setup:-      74                  
       Uncertainty:-      12                  
     Required Time:=    1119                  
      Launch Clock:-       0                  
         Data Path:-    1117                  
             Slack:=       2                  

#--------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge           Cell             Fanout Load Trans Delay Arrival 
#                                                                         (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  op_reg_reg[2]/CLK -       -      R     (arrival)                     16    -     0     -       0 
  op_reg_reg[2]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfrtp_2       3 15.7    73   408     408 
  fopt17345/Y       -       A->Y   R     sky130_fd_sc_hd__inv_4         5 26.2    81    96     504 
  g17548/X          -       A->X   R     sky130_fd_sc_hd__and2_1        2  7.6    90   156     660 
  fopt17152/Y       -       A->Y   F     sky130_fd_sc_hd__clkinv_1      2  6.3    63    87     747 
  g16602/X          -       B2->X  F     sky130_fd_sc_hd__o22a_1        1  3.5    48   164     910 
  g16559/X          -       B1->X  F     sky130_fd_sc_hd__o211a_1       1  3.6    44   125    1036 
  g17257/Y          -       B->Y   R     sky130_fd_sc_hd__nand4_1       1  3.3    75    82    1117 
  result_reg[1]/D   -       -      R     sky130_fd_sc_hd__dfrtp_1       1    -     -     0    1117 
#--------------------------------------------------------------------------------------------------



Path 4: MET (6 ps) Setup Check with Pin result_reg[0]/CLK->D
     Startpoint: (R) op_reg_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (R) result_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1205            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1205            0     
                                              
             Setup:-      82                  
       Uncertainty:-      12                  
     Required Time:=    1111                  
      Launch Clock:-       0                  
         Data Path:-    1106                  
             Slack:=       6                  

#--------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge           Cell             Fanout Load Trans Delay Arrival 
#                                                                         (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  op_reg_reg[2]/CLK -       -      R     (arrival)                     16    -     0     -       0 
  op_reg_reg[2]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfrtp_2       3 15.7    73   408     408 
  fopt17345/Y       -       A->Y   R     sky130_fd_sc_hd__inv_4         5 26.2    81    96     504 
  g17548/X          -       A->X   R     sky130_fd_sc_hd__and2_1        2  7.6    90   156     660 
  fopt17152/Y       -       A->Y   F     sky130_fd_sc_hd__clkinv_1      2  6.3    63    87     747 
  g17115/X          -       B2->X  F     sky130_fd_sc_hd__o22a_1        1  3.5    48   164     910 
  g17508/X          -       B1->X  F     sky130_fd_sc_hd__o211a_1       1  3.3    42   123    1034 
  g16552/Y          -       B1->Y  R     sky130_fd_sc_hd__o21ai_1       1  3.3   109    72    1106 
  result_reg[0]/D   -       -      R     sky130_fd_sc_hd__dfrtp_1       1    -     -     0    1106 
#--------------------------------------------------------------------------------------------------



Path 5: MET (8 ps) Setup Check with Pin carry_reg/CLK->D
     Startpoint: (R) a_reg_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (F) carry_reg/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1205            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1205            0     
                                              
             Setup:-     122                  
       Uncertainty:-      12                  
     Required Time:=    1071                  
      Launch Clock:-       0                  
         Data Path:-    1063                  
             Slack:=       8                  

#-------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge           Cell             Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  a_reg_reg[2]/CLK -       -      R     (arrival)                     16    -     0     -       0 
  a_reg_reg[2]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfrtp_1       1  5.7    54   353     353 
  fopt17015/X      -       A->X   F     sky130_fd_sc_hd__buf_6         5 28.9    41   137     490 
  g16924/Y         -       B->Y   R     sky130_fd_sc_hd__nand2_2       2  5.5    49    64     554 
  fopt16855/X      -       A->X   R     sky130_fd_sc_hd__clkbuf_1      2  6.6    89   112     667 
  fopt/X           -       A->X   R     sky130_fd_sc_hd__clkbuf_1      2  6.8    91   125     792 
  g17327/Y         -       B->Y   F     sky130_fd_sc_hd__nand2_1       1  5.9    55    77     869 
  g16549/Y         -       A2->Y  R     sky130_fd_sc_hd__a21oi_2       1  3.7    90   132    1001 
  g16535/Y         -       B->Y   F     sky130_fd_sc_hd__nand2_1       1  3.2    38    62    1063 
  carry_reg/D      -       -      F     sky130_fd_sc_hd__dfrtp_1       1    -     -     0    1063 
#-------------------------------------------------------------------------------------------------



Path 6: MET (266 ps) Late External Delay Assertion at pin carry
     Startpoint: (R) carry_reg/CLK
          Clock: (R) clk
       Endpoint: (F) carry
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1205            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1205            0     
                                              
      Output Delay:-     602                  
       Uncertainty:-      12                  
     Required Time:=     590                  
      Launch Clock:-       0                  
         Data Path:-     325                  
             Slack:=     266                  

#----------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                     (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------
  carry_reg/CLK  -       -      R     (arrival)                    16    -     0     -       0 
  carry_reg/Q    -       CLK->Q F     sky130_fd_sc_hd__dfrtp_1      1  1.3    33   325     325 
  carry          -       -      F     (port)                        -    -     -     0     325 
#----------------------------------------------------------------------------------------------



Path 7: MET (266 ps) Late External Delay Assertion at pin result[0]
     Startpoint: (R) result_reg[0]/CLK
          Clock: (R) clk
       Endpoint: (F) result[0]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1205            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1205            0     
                                              
      Output Delay:-     602                  
       Uncertainty:-      12                  
     Required Time:=     590                  
      Launch Clock:-       0                  
         Data Path:-     325                  
             Slack:=     266                  

#-------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  result_reg[0]/CLK -       -      R     (arrival)                    16    -     0     -       0 
  result_reg[0]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfrtp_1      1  1.3    33   325     325 
  result[0]         -       -      F     (port)                        -    -     -     0     325 
#-------------------------------------------------------------------------------------------------



Path 8: MET (266 ps) Late External Delay Assertion at pin result[1]
     Startpoint: (R) result_reg[1]/CLK
          Clock: (R) clk
       Endpoint: (F) result[1]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1205            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1205            0     
                                              
      Output Delay:-     602                  
       Uncertainty:-      12                  
     Required Time:=     590                  
      Launch Clock:-       0                  
         Data Path:-     325                  
             Slack:=     266                  

#-------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  result_reg[1]/CLK -       -      R     (arrival)                    16    -     0     -       0 
  result_reg[1]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfrtp_1      1  1.3    33   325     325 
  result[1]         -       -      F     (port)                        -    -     -     0     325 
#-------------------------------------------------------------------------------------------------



Path 9: MET (266 ps) Late External Delay Assertion at pin result[2]
     Startpoint: (R) result_reg[2]/CLK
          Clock: (R) clk
       Endpoint: (F) result[2]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1205            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1205            0     
                                              
      Output Delay:-     602                  
       Uncertainty:-      12                  
     Required Time:=     590                  
      Launch Clock:-       0                  
         Data Path:-     325                  
             Slack:=     266                  

#-------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  result_reg[2]/CLK -       -      R     (arrival)                    16    -     0     -       0 
  result_reg[2]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfrtp_1      1  1.3    33   325     325 
  result[2]         -       -      F     (port)                        -    -     -     0     325 
#-------------------------------------------------------------------------------------------------



Path 10: MET (266 ps) Late External Delay Assertion at pin result[3]
     Startpoint: (R) result_reg[3]/CLK
          Clock: (R) clk
       Endpoint: (F) result[3]
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1205            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1205            0     
                                              
      Output Delay:-     602                  
       Uncertainty:-      12                  
     Required Time:=     590                  
      Launch Clock:-       0                  
         Data Path:-     325                  
             Slack:=     266                  

#-------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  result_reg[3]/CLK -       -      R     (arrival)                    16    -     0     -       0 
  result_reg[3]/Q   -       CLK->Q F     sky130_fd_sc_hd__dfrtp_1      1  1.3    33   325     325 
  result[3]         -       -      F     (port)                        -    -     -     0     325 
#-------------------------------------------------------------------------------------------------

