

================================================================
== Vitis HLS Report for 'xFpyrDownKernel_1080u_1920u_0u_1u_1_false_s'
================================================================
* Date:           Thu Mar 25 15:01:49 2021

* Version:        2020.1.1 (Build 2960000 on Wed Aug 05 23:18:37 MDT 2020)
* Project:        pyr_down_accel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 6.67 ns | 4.635 ns |   1.80 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+---------+----------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline |
    |   min   |   max   |    min   |    max    | min |   max   |   Type   |
    +---------+---------+----------+-----------+-----+---------+----------+
    |       26|  2093800| 0.173 us | 13.959 ms |   26|  2093800| dataflow |
    +---------+---------+----------+-----------+-----+---------+----------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+---------+---------+
        |                                                                          |                                                                       |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                                 Instance                                 |                                 Module                                |   min   |   max   |    min    |    max    | min |   max   |   Type  |
        +--------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+---------+---------+
        |xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0                         |xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_s                       |       25|  2093799|  0.167 us | 13.959 ms |   25|  2093799|   none  |
        |xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_56_3_proc10_U0  |xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_56_3_proc10  |        6|  2073605| 40.002 ns | 13.825 ms |    6|  2073605|   none  |
        |xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_39_1_proc9_U0   |xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_39_1_proc9   |        6|  2073605| 40.002 ns | 13.825 ms |    6|  2073605|   none  |
        +--------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|     594|     402|    -|
|Instance         |        5|     2|    1129|    2780|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|       -|    -|
|Register         |        -|     -|       -|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        5|     2|    1723|    3184|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |    ~0   |  ~0  |   ~0   |       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+-----+------+-----+
    |                                 Instance                                 |                                 Module                                | BRAM_18K| DSP|  FF |  LUT | URAM|
    +--------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+-----+------+-----+
    |xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_U0                         |xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_s                       |        5|   0|  915|  2299|    0|
    |xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_39_1_proc9_U0   |xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_39_1_proc9   |        0|   1|   75|   185|    0|
    |xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_56_3_proc10_U0  |xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_56_3_proc10  |        0|   1|  139|   296|    0|
    +--------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                                     |                                                                       |        5|   2| 1129|  2780|    0|
    +--------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +----------------+---------+----+----+-----+------+-----+---------+
    |      Name      | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +----------------+---------+----+----+-----+------+-----+---------+
    |in_cols_c8_U    |        0|  99|   0|    -|     2|   16|       32|
    |in_cols_c_U     |        0|  99|   0|    -|     2|   16|       32|
    |in_rows_c7_U    |        0|  99|   0|    -|     2|   16|       32|
    |in_rows_c_U     |        0|  99|   0|    -|     2|   16|       32|
    |p_filter_in_U   |        0|  99|   0|    -|     2|    8|       16|
    |p_filter_out_U  |        0|  99|   0|    -|     2|    8|       16|
    +----------------+---------+----+----+-----+------+-----+---------+
    |Total           |        0| 594|   0|    0|    12|   80|      160|
    +----------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +--------------+----------+----+---+----+------------+------------+
    | Variable Name| Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+----+---+----+------------+------------+
    |ap_idle       |    and   |   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+
    |Total         |          |   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                  Source Object                  |    C Type    |
+-------------------------+-----+-----+------------+-------------------------------------------------+--------------+
|pyr1_in_mat_431_dout     |  in |    8|   ap_fifo  |                 pyr1_in_mat_431                 |    pointer   |
|pyr1_in_mat_431_empty_n  |  in |    1|   ap_fifo  |                 pyr1_in_mat_431                 |    pointer   |
|pyr1_in_mat_431_read     | out |    1|   ap_fifo  |                 pyr1_in_mat_431                 |    pointer   |
|pyr1_out_mat_432_din     | out |    8|   ap_fifo  |                 pyr1_out_mat_432                |    pointer   |
|pyr1_out_mat_432_full_n  |  in |    1|   ap_fifo  |                 pyr1_out_mat_432                |    pointer   |
|pyr1_out_mat_432_write   | out |    1|   ap_fifo  |                 pyr1_out_mat_432                |    pointer   |
|in_rows                  |  in |   16|   ap_none  |                     in_rows                     |    scalar    |
|in_rows_ap_vld           |  in |    1|   ap_none  |                     in_rows                     |    scalar    |
|in_cols                  |  in |   16|   ap_none  |                     in_cols                     |    scalar    |
|in_cols_ap_vld           |  in |    1|   ap_none  |                     in_cols                     |    scalar    |
|ap_clk                   |  in |    1| ap_ctrl_hs | xFpyrDownKernel<1080u, 1920u, 0u, 1u, 1, false> | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | xFpyrDownKernel<1080u, 1920u, 0u, 1u, 1, false> | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | xFpyrDownKernel<1080u, 1920u, 0u, 1u, 1, false> | return value |
|ap_done                  | out |    1| ap_ctrl_hs | xFpyrDownKernel<1080u, 1920u, 0u, 1u, 1, false> | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | xFpyrDownKernel<1080u, 1920u, 0u, 1u, 1, false> | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | xFpyrDownKernel<1080u, 1920u, 0u, 1u, 1, false> | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | xFpyrDownKernel<1080u, 1920u, 0u, 1u, 1, false> | return value |
+-------------------------+-----+-----+------------+-------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 6, States = { 1 2 3 4 5 6 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%in_cols_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %in_cols" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/imgproc/xf_pyr_down.hpp:52]   --->   Operation 7 'read' 'in_cols_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%in_rows_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %in_rows" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/imgproc/xf_pyr_down.hpp:52]   --->   Operation 8 'read' 'in_rows_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%in_cols_c8 = alloca i64" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/imgproc/xf_pyr_down.hpp:52]   --->   Operation 9 'alloca' 'in_cols_c8' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%in_rows_c7 = alloca i64" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/imgproc/xf_pyr_down.hpp:52]   --->   Operation 10 'alloca' 'in_rows_c7' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%in_cols_c = alloca i64" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/imgproc/xf_pyr_down.hpp:52]   --->   Operation 11 'alloca' 'in_cols_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%in_rows_c = alloca i64" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/imgproc/xf_pyr_down.hpp:52]   --->   Operation 12 'alloca' 'in_rows_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_filter_in = alloca i64" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/imgproc/xf_pyr_down.hpp:36]   --->   Operation 13 'alloca' 'p_filter_in' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_filter_out = alloca i64" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/imgproc/xf_pyr_down.hpp:37]   --->   Operation 14 'alloca' 'p_filter_out' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_1 : Operation 15 [2/2] (1.83ns)   --->   "%call_ln52 = call void @xFpyrDownKernel<1080u, 1920u, 0u, 1u, 1, false>_Loop_VITIS_LOOP_39_1_proc9, i16 %in_rows_read, i16 %in_cols_read, i8 %pyr1_in_mat_431, i8 %p_filter_in, i16 %in_rows_c, i16 %in_cols_c" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/imgproc/xf_pyr_down.hpp:52]   --->   Operation 15 'call' 'call_ln52' <Predicate = true> <Delay = 1.83> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 16 [1/2] (0.00ns)   --->   "%call_ln52 = call void @xFpyrDownKernel<1080u, 1920u, 0u, 1u, 1, false>_Loop_VITIS_LOOP_39_1_proc9, i16 %in_rows_read, i16 %in_cols_read, i8 %pyr1_in_mat_431, i8 %p_filter_in, i16 %in_rows_c, i16 %in_cols_c" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/imgproc/xf_pyr_down.hpp:52]   --->   Operation 16 'call' 'call_ln52' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 17 [2/2] (0.00ns)   --->   "%call_ln52 = call void @xFPyrDownGaussianBlur<1080, 1920, 0, 1, 1, 0, 5, 25, 1>, i8 %p_filter_in, i8 %p_filter_out, i16 %in_rows_c, i16 %in_cols_c, i16 %in_rows_c7, i16 %in_cols_c8, void %call_ln52, void %call_ln52" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/imgproc/xf_pyr_down.hpp:52]   --->   Operation 17 'call' 'call_ln52' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 18 [1/2] (0.00ns)   --->   "%call_ln52 = call void @xFPyrDownGaussianBlur<1080, 1920, 0, 1, 1, 0, 5, 25, 1>, i8 %p_filter_in, i8 %p_filter_out, i16 %in_rows_c, i16 %in_cols_c, i16 %in_rows_c7, i16 %in_cols_c8, void %call_ln52, void %call_ln52" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/imgproc/xf_pyr_down.hpp:52]   --->   Operation 18 'call' 'call_ln52' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 19 [2/2] (0.00ns)   --->   "%call_ln52 = call void @xFpyrDownKernel<1080u, 1920u, 0u, 1u, 1, false>_Loop_VITIS_LOOP_56_3_proc10, i16 %in_rows_c7, i16 %in_cols_c8, i8 %pyr1_out_mat_432, i8 %p_filter_out, void %call_ln52, void %call_ln52" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/imgproc/xf_pyr_down.hpp:52]   --->   Operation 19 'call' 'call_ln52' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 20 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32, i32, void @empty_2"   --->   Operation 20 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pyr1_in_mat_431, void @empty_20, i32, i32, void @empty_2, i32, i32, void @empty_2, void @empty_2, void @empty_2, i32, i32, i32, i32, void @empty_2, void @empty_2"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pyr1_out_mat_432, void @empty_20, i32, i32, void @empty_2, i32, i32, void @empty_2, void @empty_2, void @empty_2, i32, i32, i32, i32, void @empty_2, void @empty_2"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 23 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @p_filter_in_str, i32, void @p_str, void @p_str, i32, i32, i8 %p_filter_in, i8 %p_filter_in"   --->   Operation 23 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_filter_in, void @empty_20, i32, i32, void @empty_2, i32, i32, void @empty_2, void @empty_2, void @empty_2, i32, i32, i32, i32, void @empty_2, void @empty_2"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 25 [1/1] (0.00ns)   --->   "%empty_59 = specchannel i32 @_ssdm_op_SpecChannel, void @p_filter_out_str, i32, void @p_str, void @p_str, i32, i32, i8 %p_filter_out, i8 %p_filter_out"   --->   Operation 25 'specchannel' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_filter_out, void @empty_20, i32, i32, void @empty_2, i32, i32, void @empty_2, void @empty_2, void @empty_2, i32, i32, i32, i32, void @empty_2, void @empty_2"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 27 [1/1] (0.00ns)   --->   "%empty_60 = specchannel i32 @_ssdm_op_SpecChannel, void @in_rows_c_str, i32, void @p_str, void @p_str, i32, i32, i16 %in_rows_c, i16 %in_rows_c" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/imgproc/xf_pyr_down.hpp:52]   --->   Operation 27 'specchannel' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln52 = specinterface void @_ssdm_op_SpecInterface, i16 %in_rows_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/imgproc/xf_pyr_down.hpp:52]   --->   Operation 28 'specinterface' 'specinterface_ln52' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%empty_61 = specchannel i32 @_ssdm_op_SpecChannel, void @in_cols_c_str, i32, void @p_str, void @p_str, i32, i32, i16 %in_cols_c, i16 %in_cols_c" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/imgproc/xf_pyr_down.hpp:52]   --->   Operation 29 'specchannel' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln52 = specinterface void @_ssdm_op_SpecInterface, i16 %in_cols_c, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/imgproc/xf_pyr_down.hpp:52]   --->   Operation 30 'specinterface' 'specinterface_ln52' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "%empty_62 = specchannel i32 @_ssdm_op_SpecChannel, void @in_rows_c7_str, i32, void @p_str, void @p_str, i32, i32, i16 %in_rows_c7, i16 %in_rows_c7" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/imgproc/xf_pyr_down.hpp:52]   --->   Operation 31 'specchannel' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln52 = specinterface void @_ssdm_op_SpecInterface, i16 %in_rows_c7, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/imgproc/xf_pyr_down.hpp:52]   --->   Operation 32 'specinterface' 'specinterface_ln52' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%empty_63 = specchannel i32 @_ssdm_op_SpecChannel, void @in_cols_c8_str, i32, void @p_str, void @p_str, i32, i32, i16 %in_cols_c8, i16 %in_cols_c8" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/imgproc/xf_pyr_down.hpp:52]   --->   Operation 33 'specchannel' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln52 = specinterface void @_ssdm_op_SpecInterface, i16 %in_cols_c8, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/imgproc/xf_pyr_down.hpp:52]   --->   Operation 34 'specinterface' 'specinterface_ln52' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 35 [1/2] (0.00ns)   --->   "%call_ln52 = call void @xFpyrDownKernel<1080u, 1920u, 0u, 1u, 1, false>_Loop_VITIS_LOOP_56_3_proc10, i16 %in_rows_c7, i16 %in_cols_c8, i8 %pyr1_out_mat_432, i8 %p_filter_out, void %call_ln52, void %call_ln52" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/imgproc/xf_pyr_down.hpp:52]   --->   Operation 35 'call' 'call_ln52' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%ret_ln72 = ret" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/imgproc/xf_pyr_down.hpp:72]   --->   Operation 36 'ret' 'ret_ln72' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ pyr1_in_mat_431]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ pyr1_out_mat_432]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_cols_read             (read                ) [ 0010000]
in_rows_read             (read                ) [ 0010000]
in_cols_c8               (alloca              ) [ 0011111]
in_rows_c7               (alloca              ) [ 0011111]
in_cols_c                (alloca              ) [ 0111111]
in_rows_c                (alloca              ) [ 0111111]
p_filter_in              (alloca              ) [ 0111111]
p_filter_out             (alloca              ) [ 0011111]
call_ln52                (call                ) [ 0000000]
call_ln52                (call                ) [ 0000000]
specdataflowpipeline_ln0 (specdataflowpipeline) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
empty                    (specchannel         ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
empty_59                 (specchannel         ) [ 0000000]
specinterface_ln0        (specinterface       ) [ 0000000]
empty_60                 (specchannel         ) [ 0000000]
specinterface_ln52       (specinterface       ) [ 0000000]
empty_61                 (specchannel         ) [ 0000000]
specinterface_ln52       (specinterface       ) [ 0000000]
empty_62                 (specchannel         ) [ 0000000]
specinterface_ln52       (specinterface       ) [ 0000000]
empty_63                 (specchannel         ) [ 0000000]
specinterface_ln52       (specinterface       ) [ 0000000]
call_ln52                (call                ) [ 0000000]
ret_ln72                 (ret                 ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="pyr1_in_mat_431">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pyr1_in_mat_431"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pyr1_out_mat_432">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pyr1_out_mat_432"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_rows">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_rows"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_cols">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_cols"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xFpyrDownKernel<1080u, 1920u, 0u, 1u, 1, false>_Loop_VITIS_LOOP_39_1_proc9"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xFPyrDownGaussianBlur<1080, 1920, 0, 1, 1, 0, 5, 25, 1>"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xFpyrDownKernel<1080u, 1920u, 0u, 1u, 1, false>_Loop_VITIS_LOOP_56_3_proc10"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_filter_in_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_filter_out_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_rows_c_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_cols_c_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_rows_c7_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_cols_c8_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="in_cols_c8_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_cols_c8/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="in_rows_c7_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_rows_c7/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="in_cols_c_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_cols_c/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="in_rows_c_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="in_rows_c/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="p_filter_in_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_filter_in/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="p_filter_out_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_filter_out/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="in_cols_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="16" slack="0"/>
<pin id="80" dir="0" index="1" bw="16" slack="0"/>
<pin id="81" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_cols_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="in_rows_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="16" slack="0"/>
<pin id="86" dir="0" index="1" bw="16" slack="0"/>
<pin id="87" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_rows_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_s_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="8" slack="2"/>
<pin id="93" dir="0" index="2" bw="8" slack="2"/>
<pin id="94" dir="0" index="3" bw="16" slack="2"/>
<pin id="95" dir="0" index="4" bw="16" slack="2"/>
<pin id="96" dir="0" index="5" bw="16" slack="2"/>
<pin id="97" dir="0" index="6" bw="16" slack="2"/>
<pin id="98" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln52/3 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_56_3_proc10_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="16" slack="4"/>
<pin id="103" dir="0" index="2" bw="16" slack="4"/>
<pin id="104" dir="0" index="3" bw="8" slack="0"/>
<pin id="105" dir="0" index="4" bw="8" slack="4"/>
<pin id="106" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln52/5 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_39_1_proc9_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="0" slack="0"/>
<pin id="111" dir="0" index="1" bw="16" slack="0"/>
<pin id="112" dir="0" index="2" bw="16" slack="0"/>
<pin id="113" dir="0" index="3" bw="8" slack="0"/>
<pin id="114" dir="0" index="4" bw="8" slack="0"/>
<pin id="115" dir="0" index="5" bw="16" slack="0"/>
<pin id="116" dir="0" index="6" bw="16" slack="0"/>
<pin id="117" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln52/1 "/>
</bind>
</comp>

<comp id="122" class="1005" name="in_cols_read_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="16" slack="1"/>
<pin id="124" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="in_cols_read "/>
</bind>
</comp>

<comp id="127" class="1005" name="in_rows_read_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="16" slack="1"/>
<pin id="129" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="in_rows_read "/>
</bind>
</comp>

<comp id="132" class="1005" name="in_cols_c8_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16" slack="2"/>
<pin id="134" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="in_cols_c8 "/>
</bind>
</comp>

<comp id="138" class="1005" name="in_rows_c7_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="16" slack="2"/>
<pin id="140" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="in_rows_c7 "/>
</bind>
</comp>

<comp id="144" class="1005" name="in_cols_c_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="16" slack="0"/>
<pin id="146" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="in_cols_c "/>
</bind>
</comp>

<comp id="150" class="1005" name="in_rows_c_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="16" slack="0"/>
<pin id="152" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="in_rows_c "/>
</bind>
</comp>

<comp id="156" class="1005" name="p_filter_in_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="0"/>
<pin id="158" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_filter_in "/>
</bind>
</comp>

<comp id="162" class="1005" name="p_filter_out_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="2"/>
<pin id="164" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_filter_out "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="10" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="10" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="10" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="10" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="10" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="10" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="82"><net_src comp="8" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="8" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="99"><net_src comp="14" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="107"><net_src comp="16" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="2" pin="0"/><net_sink comp="100" pin=3"/></net>

<net id="118"><net_src comp="12" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="119"><net_src comp="84" pin="2"/><net_sink comp="109" pin=1"/></net>

<net id="120"><net_src comp="78" pin="2"/><net_sink comp="109" pin=2"/></net>

<net id="121"><net_src comp="0" pin="0"/><net_sink comp="109" pin=3"/></net>

<net id="125"><net_src comp="78" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="126"><net_src comp="122" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="130"><net_src comp="84" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="131"><net_src comp="127" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="135"><net_src comp="54" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="90" pin=6"/></net>

<net id="137"><net_src comp="132" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="141"><net_src comp="58" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="90" pin=5"/></net>

<net id="143"><net_src comp="138" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="147"><net_src comp="62" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="109" pin=6"/></net>

<net id="149"><net_src comp="144" pin="1"/><net_sink comp="90" pin=4"/></net>

<net id="153"><net_src comp="66" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="109" pin=5"/></net>

<net id="155"><net_src comp="150" pin="1"/><net_sink comp="90" pin=3"/></net>

<net id="159"><net_src comp="70" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="109" pin=4"/></net>

<net id="161"><net_src comp="156" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="165"><net_src comp="74" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="167"><net_src comp="162" pin="1"/><net_sink comp="100" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: pyr1_in_mat_431 | {}
	Port: pyr1_out_mat_432 | {5 6 }
 - Input state : 
	Port: xFpyrDownKernel<1080u, 1920u, 0u, 1u, 1, false> : pyr1_in_mat_431 | {1 2 }
	Port: xFpyrDownKernel<1080u, 1920u, 0u, 1u, 1, false> : pyr1_out_mat_432 | {}
	Port: xFpyrDownKernel<1080u, 1920u, 0u, 1u, 1, false> : in_rows | {1 }
	Port: xFpyrDownKernel<1080u, 1920u, 0u, 1u, 1, false> : in_cols | {1 }
  - Chain level:
	State 1
		call_ln52 : 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|---------|
| Operation|                                  Functional Unit                                 |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|---------|
|          |            grp_xFPyrDownGaussianBlur_1080_1920_0_1_1_0_5_25_1_s_fu_90            |    5    |    0    | 13.4763 |   1061  |   1814  |
|   call   | grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_56_3_proc10_fu_100 |    0    |    1    |  1.312  |   242   |   170   |
|          |  grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_39_1_proc9_fu_109 |    0    |    1    |  1.312  |   161   |    77   |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|---------|
|   read   |                              in_cols_read_read_fu_78                             |    0    |    0    |    0    |    0    |    0    |
|          |                              in_rows_read_read_fu_84                             |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                                                                  |    5    |    2    | 16.1003 |   1464  |   2061  |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| in_cols_c8_reg_132 |   16   |
|  in_cols_c_reg_144 |   16   |
|in_cols_read_reg_122|   16   |
| in_rows_c7_reg_138 |   16   |
|  in_rows_c_reg_150 |   16   |
|in_rows_read_reg_127|   16   |
| p_filter_in_reg_156|    8   |
|p_filter_out_reg_162|    8   |
+--------------------+--------+
|        Total       |   112  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                       Comp                                      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_39_1_proc9_fu_109 |  p1  |   2  |  16  |   32   ||    9    |
| grp_xFpyrDownKernel_1080u_1920u_0u_1u_1_false_Loop_VITIS_LOOP_39_1_proc9_fu_109 |  p2  |   2  |  16  |   32   ||    9    |
|---------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                      Total                                      |      |      |      |   64   ||  1.312  ||    18   |
|---------------------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    5   |    2   |   16   |  1464  |  2061  |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    1   |    -   |   18   |
|  Register |    -   |    -   |    -   |   112  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    5   |    2   |   17   |  1576  |  2079  |
+-----------+--------+--------+--------+--------+--------+
