<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>SoC Support Center</title>

    <link rel="stylesheet" href="/css/mv_product/ECC.css">
    
    <link rel="stylesheet" href="/css/yatri.css">
    <!-- ***** Bootstrap *****  -->
    <link href="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/css/bootstrap.min.css" rel="stylesheet" integrity="sha384-EVSTQN3/azprG1Anm3QDgpJLIm9Nao0Yz1ztcQTwFspd3yD65VohhpuuCOmLASjC" crossorigin="anonymous">
    <!-- ***** Fontawesome *****  -->
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.6.0/css/all.min.css" integrity="sha512-Kc323vGBEqzTmouAECnVceyQqyqdsSiqLQISBL29aUW4U/M7pSPA/gEUZQqv1cwx4OnYxTxve5UMg5GT6L4JJg==" crossorigin="anonymous" referrerpolicy="no-referrer" />
    <!-- ***** Google Fonts *****  -->
    <link rel="stylesheet" href="https://fonts.googleapis.com/css2?family=Material+Symbols+Outlined:opsz,wght,FILL,GRAD@24,400,0,0" />

    <style>
        nav{
            position: relative !important;
        }
        /* ::-webkit-scrollbar {
            display: none;
        } */

        /******** Resources to ********/
        .mv_discover_more_padd{
            padding: 40px 0px 10px 0px;
            background-color: #F7F7F7;
        }
        .mv_intel_tiber{
            margin-bottom: 1.5rem;
        }
        .mv_explore_resources_content h2{
            font-weight: 300;
        }
        .mv_intel_tiber_img{
            align-content: center;
            text-align: center;
        }
        .mv_intel_tiber_img i{
            height: 40px;
            width: 40px;
            margin-right: 1.5rem;
            border-radius: 50%;
            background-color: #ffffff;
            border: none !important;
            display: flex;
            align-items: center;
            justify-content: center;
        }
        .mv_intel_card{
            display: flex;
            padding: .75rem 1.5rem;
            background-color: #fff;
            min-height: 4.5rem;
        }
        .mv_discover_more_heading h2{
            font-weight: 300;
        }
        .mv_discover_more_content{
            padding: 16px;
        }
        .mv_discover_more_item{
            padding-left: 15px;
            width: 58.33%;
        }
        .mv_discover_more_item h4{
            font-weight: 300;
        }
        .dk_issue{
            color: #0068b5;
        }
        .dk_issue:hover{
            color: #004a86;
        }
        /* ***************************** */
    </style>
</head>
<body>

    <!-- header -->
    <header>
        <div id="navbar"></div>
    </header>  

    <!-- --------------------------------------------------------------------- -->
    <section>
        <nav class="mb_sub_nv">
            <div class="mv_breadcrumb">
                <ol class="mv_spark_breadcrumb_items">
                    <li><a href="">Altera® FPGAs and Programmable Devices</a></li>
                    <li><a href="">FPGA Product Support</a></li>
                    <li><a href="">FPGA Support Resources</a></li>
                    <li><a href="">Embedded Software Developer Support Center</a></li>
                    <li><p class="mb-0">SoC Support Center</p></li>
                </ol>
            </div>
        </nav>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!-------------------------------- Altera® FPGA ----------------------------------->
    <section>
        <div class="mv_intel_fpga_padd">
            <h1 style="font-weight: 350; color: #fff;">SoC Support Center</h1>
            <p style="color: #fff;">SoC Support Center provides resources to help you with the architecture of your FPGA design.</p>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!------------------------------------- nav ------------------------------------>
    <section>
        <div class="VK_client_app_navigation VK_ai_navigation ">
            <div class=" d-flex justify-content-center align-items-center overflow-hidden flex-nowrap w-100">
                <ul class="VK_ai_nav_bar d-flex list-unstyled m-0 overflow-auto">
                    <li>
                        <a href="#ds_overview" class="text-dark text-decoration-none py-4 d-block">
                            Introduction
                        </a>
                    </li>
                    <li>
                        <a href="#ds_product" class="text-dark text-decoration-none py-4 d-block VK_ai_nav_link">
                            Development Tools
                        </a>
                    </li>
                    <li>
                        <a href="#ds_get_started" class="text-dark text-decoration-none py-4 d-block">
                            Design Optimization
                        </a>
                    </li>
                </ul>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!------------------------------- Intel® SoC ------------------------------------>
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <p class="mb-0">The Intel® SoC FPGAs Resource Center provides everything you need to get started with Intel® SoC FPGAs, including links to: reference designs, application reports, how-to videos, white papers, design service network partners, webinars, articles, training, and more.</p>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!---------------------------------- Introduction ------------------------------>
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <div class="row">
                    <div class="col-md-8">
                        <h4 class="mb-3" style="font-weight: 350;">Introduction</h4>
                        <p class="mb-0">Videos, demos, and training for anyone new to SoC FPGAs.</p>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Resource table ------------------------->
    <section>
        <div class="container">
            <table class="mv_product_table w-100 mb-4">
                <thead>
                    <tr>
                        <th>
                            <p class="mb-2">Resource Category</p>
                        </th>
                        <th>
                            <p class="mb-2">Resource</p>
                        </th>
                    </tr>
                </thead>
                <tbody>
                    <tr>
                        <td><b>Introductory Materials</b></td>
                        <td>
                            <ul>
                                <li><a class="b_special_a1" href="">Intro: Who is Jim Turley and why should I listen to him?</a></li>
                                <li><a class="b_special_a1" href="">Intro: What is an SoC FPGA?</a></li>
                                <li><a class="b_special_a1" href="">Intro: I’m interested in using an SoC FPGA, how do I decide which one to choose?</a></li>
                                <li><a class="b_special_a1" href="">What is an SoC FPGA? Architecture Brief (PDF)</a></li>
                                <li><a class="b_special_a1" href="">SoC FPGA Product Brochure (PDF)</a></li>
                                <li><a class="b_special_a1" href="">Design Considerations for SoC FPGAs Checklist (PDF)</a></li>
                            </ul>
                        </td>
                    </tr>
                    <tr>
                        <td><b>Training</b></td>
                        <td>
                            <ul>
                                <li>Free SoC Online Training Courses
                                    <ul>
                                        <li><a class="b_special_a1" href="">Hardware Design Flow for an ARM-based SoC FPGA (English)</a></li>
                                        <li><a class="b_special_a1" href="">Hardware Design Flow for an ARM-based SoC FPGA (Chinese)</a></li>
                                        <li><a class="b_special_a1" href="">Hardware Design Flow for an ARM-based SoC FPGA (Japanese)</a></li>
                                    </ul>
                                </li>
                                <li><a class="b_special_a1" href="">On-line/Virtual Classroom/Instructor-Led SoC Training Courses</a></li>
                            </ul>
                        </td>
                    </tr>
                    <tr>
                        <td><b>Videos and Webinars</b></td>
                        <td>
                            <ul>
                                <li><a class="b_special_a1" href="">Why Do I Need a Customizable ARM-based SoC FPGA? EE Journal Chalk Talk Video</a></li>
                                <li><a class="b_special_a1" href="">Architecture Matters when Choosing the Right SoC FPGA</a></li>
                            </ul>
                        </td>
                    </tr>
                    <tr>
                        <td><b>Device Documentation</b></td>
                        <td>
                            <ul>
                                <li><a class="b_special_a1" href="">Intel Agilex® 7 FPGA and SoC FPGA F-Series</a></li>
                                <li><a class="b_special_a1" href="">Intel® Stratix® 10 SoC FPGA Web Page</a></li>
                                <li><a class="b_special_a1" href="">Intel® Arria® 10 FPGA and SoC FPGA</a></li>
                                <li><a class="b_special_a1" href="">Intel® Arria® 10 SoC FPGA Hard Processor System (HPS)</a></li>
                                <li><a class="b_special_a1" href="">Intel® Arria® 10 SoC FPGA Advanced Information Brief</a></li>
                                <li><a class="b_special_a1" href="">Cyclone® V FPGA and SoC FPGA</a></li>
                                <li><a class="b_special_a1" href="">ARM* Cortex*-A53 Processor Website</a></li>
                            </ul>
                        </td>
                    </tr>
                </tbody>
            </table>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!---------------------------------- Development ------------------------------>
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <div class="row">
                    <div class="col-md-8">
                        <h4 class="mb-3" style="font-weight: 350;">Development Tools</h4>
                        <p class="mb-0">Intel® SoC FPGAs are 100% ARM* compatible and supported by a rich ecosystem of operating system (OS) support, software, and hardware development tools. Click the links below to research more on these aspects.</p>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Resource table ------------------------->
    <section>
        <div class="container">
            <table class="mv_product_table w-100 mb-4">
                <thead>
                    <tr>
                        <th>
                            <p class="mb-2">Resource Category</p>
                        </th>
                        <th>
                            <p class="mb-2">Resource</p>
                        </th>
                    </tr>
                </thead>
                <tbody>
                    <tr>
                        <td><b>Design Examples / Intellectual Property</b></td>
                        <td>
                            <ul>
                                <li><a class="b_special_a1" href="">Device Wide (Heterogeneous) AMP Design Example</a></li>
                                <li><a class="b_special_a1" href="">Cyclone® V SoC FPGA PCIe* Root Port with MSI Design Example</a></li>
                                <li><a class="b_special_a1" href="">Arria® V SoC FPGA PCIe* Root Port with MSI Design Example</a></li>
                            </ul>
                        </td>
                    </tr>
                    <tr>
                        <td><b>System On Modules (SoMs)</b></td>
                        <td>
                            <ul>
                                <li><a class="b_special_a1" href="">Ecosystem for Intel® FPGA and Intel® SoC FPGA Devices</a></li>
                                <li><a class="b_special_a1" href="">Critical Link MityARM-5CSX</a></li>
                                <li><a class="b_special_a1" href="">Exor MicroSOM</a></li>
                                <li><a class="b_special_a1" href="">NovTech NOVSOM</a></li>
                                <li><a class="b_special_a1" href="">ShiraTech Spark-100</a></li>
                            </ul>
                        </td>
                    </tr>
                    <tr>
                        <td><b>Development Kits</b></td>
                        <td>
                            <ul>
                                <li><a class="b_special_a1" href="">Intel Agilex® 7 FPGA F-Series Transceiver-SoC Development Kit (P-Tile and E-Tile)</a></li>
                                <li><a class="b_special_a1" href="">Intel® Stratix® 10 SX SoC Development Kit</a></li>
                                <li><a class="b_special_a1" href="">Arria® V SoC Development Kit and Intel® SoC FPGA Embedded Development Suite</a></li>
                                <li><a class="b_special_a1" href="">Cyclone® V SoC Development Kit and Intel® SoC FPGA Embedded Development Suite</a></li>
                            </ul>
                        </td>
                    </tr>
                    <tr>
                        <td><b>OS Support</b></td>
                        <td>
                            <ul>
                                <li><a class="b_special_a1" href="">SoC FPGA OS Support</a></li>
                                <li><a class="b_special_a1" href="">Linux Portal (RocketBoards.org)</a></li>
                            </ul>
                        </td>
                    </tr>
                    <tr>
                        <td><b>Architecture Briefs</b></td>
                        <td>
                            <ul>
                                <li><a class="b_special_a1" href="">Intel® SoC FPGA Software Development Tool Flows Architecture Brief (PDF)</a></li>
                                <li><a class="b_special_a1" href="">Intel® SoC FPGA Adaptive Debug Architecture Brief (PDF)</a></li>
                                <li><a class="b_special_a1" href="">CoreSight* Compliant Debug for SoC FPGAs Architecture Brief (PDF)</a></li>
                            </ul>
                        </td>
                    </tr>
                    <tr>
                        <td><b>White Papers / Application Notes / Reference Designs</b></td>
                        <td>
                            <ul>
                                <li><a class="b_special_a1" href="">AN 709: HPS SoC FPGA Boot Guide – Cyclone® V SoC FPGA Development Kit Application Note (PDF)</a></li>
                                <li><a class="b_special_a1" href="">FPGA-Adaptive Software Debug and Performance Analysis White Paper (PDF)</a></li>
                                <li><a class="b_special_a1" href="">System Trace Macrocell Packs Major Benefits for High-Performance SoC System Debug (PDF)</a></li>
                                <li><a class="b_special_a1" href="">About the System Trace Macrocell, ARM Info Center</a></li>
                                <li><a class="b_special_a1" href="">A Reconfigurable Fabric for Accelerating Large-Scale Data Center Services Paper, Microsoft (PDF)</a></li>
                            </ul>
                        </td>
                    </tr>
                    <tr>
                        <td><b>Software Development Tools</b></td>
                        <td>
                            <ul>
                                <li><a class="b_special_a1" href="">ARM Development Studio 5* for Intel® SoC FPGAs</a></li>
                                <li><a class="b_special_a1" href="">Intel® SoC FPGA Embedded Development Suite (EDS)</a></li>
                            </ul>
                        </td>
                    </tr>
                    <tr>
                        <td><b>FPGA Design Tools</b></td>
                        <td>
                            <ul>
                                <li><a class="b_special_a1" href="">Platform Designer</a></li>
                                <li><a class="b_special_a1" href="">Intel® Quartus® Prime Software</a></li>
                            </ul>
                        </td>
                    </tr>
                    <tr>
                        <td><b>Videos</b></td>
                        <td>
                            <ul>
                                <li><a class="b_special_a1" href="">Software Development Tools: Nearly everyone on the planet knows</a></li>
                                <li><a class="b_special_a1" href="">Software Development Tools: Whole Chip Debug</a></li>
                                <li><a class="b_special_a1" href="">Software Development Tools: Multicore Debug</a></li>
                                <li><a class="b_special_a1" href="">Roadmap: Protecting Your Investment</a></li>
                            </ul>
                        </td>
                    </tr>
                </tbody>
            </table>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->  
     
    <!---------------------------------- Design ------------------------------>
    <section>
        <div class="mv_become_padd">
            <div class="container">
                <div class="row">
                    <div class="col-md-8">
                        <h4 class="mb-3" style="font-weight: 350;">Design Optimization</h4>
                        <p class="mb-0">Find advanced and technical information to accelerate SoC FPGA design and performance.</p>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Resource table ------------------------->
    <section>
        <div class="container">
            <table class="mv_product_table w-100 mb-4">
                <thead>
                    <tr>
                        <th>
                            <p class="mb-2">Resource Category</p>
                        </th>
                        <th>
                            <p class="mb-2">Resource</p>
                        </th>
                    </tr>
                </thead>
                <tbody>
                    <tr>
                        <td><b>Example Designs & IP</b></td>
                        <td>
                            <ul>
                                <li><a class="b_special_a1" href="">Hardware Acceleration in Extended Kalman Filter (EKF) Reference Design (PDF)</a></li>
                                <li><a class="b_special_a1" href="">Graphics Rendering and Video Processing with Intel SoC and Helio View Dev Kit</a></li>
                            </ul>
                        </td>
                    </tr>
                    <tr>
                        <td><b>Videos</b></td>
                        <td>
                            <ul>
                                <li><a class="b_special_a1" href="">System Performance: Performance is in the eye of the beholder</a></li>
                                <li><a class="b_special_a1" href="">System Performance: How smart is your memory controller?</a></li>
                                <li><a class="b_special_a1" href="">System Performance: Processor to FPGA Interconnect</a></li>
                                <li><a class="b_special_a1" href="">System Performance: Hardware Acceleration</a></li>
                                <li><a class="b_special_a1" href="">System Reliability: Memory Protection</a></li>
                                <li><a class="b_special_a1" href="">System Flexibility: Ways One Chip Can Still Act Like Two When Beneficial</a></li>
                                <li><a class="b_special_a1" href="">System Cost: Savings Across the Board</a></li>
                                <li><a class="b_special_a1" href="">System Power: Savings Through SoC FPGA Integration</a></li>
                            </ul>
                        </td>
                    </tr>
                    <tr>
                        <td><b>White Papers & Application Notes</b></td>
                        <td>
                            <ul>
                                <li><a class="b_special_a1" href="">A Reconfigurable Fabric for Accelerating Large-Scale Data Center Services Paper, Microsoft (PDF)</a></li>
                                <li><a class="b_special_a1" href="">Meeting the Performance and Power Imperative of the Zettabyte Era with Generation 10 White Paper (PDF)</a></li>
                                <li><a class="b_special_a1" href="">Supercharging Design Performance and Productivity with Intel® FPGAs and Best-in-Class IP White Paper (PDF)</a></li>
                                <li><a class="b_special_a1" href="">Bare-Metal, RTOS, or Linux? Optimize Real-Time Performance with Intel® SoC FPGAs White Paper (PDF)</a></li>
                                <li><a class="b_special_a1" href="">Real-Time Challenges and Opportunities in SoC FPGAs White Paper (PDF)</a></li>
                                <li><a class="b_special_a1" href="">Expect a Breakthrough Advantage in Next-Generation FPGAS (in Communications Applications) White Paper (PDF)</a></li>
                                <li><a class="b_special_a1" href="">The Breakthrough Advantage for FPGAs with Tri-Gate Technology White Paper (PDF)</a></li>
                                <li><a class="b_special_a1" href="">Reducing Total System Cost with Low-Power 28 nm FPGAs White Paper (PDF)</a></li>
                                <li><a class="b_special_a1" href="">Meeting the Low Power Imperative at 28 nm White Paper (PDF)</a></li>
                                <li><a class="b_special_a1" href="">Architecture Matters: Choosing the Right SoC FPGA for Your Application (PDF)</a></li>
                            </ul>
                        </td>
                    </tr>
                    <tr>
                        <td><b>DSP-Related Resources</b></td>
                        <td>
                            <ul>
                                <li><a class="b_special_a1" href="">Arria V and Cyclone® V FPGA Variable-Precision DSP Block Architecture Web Page</a></li>
                            </ul>
                        </td>
                    </tr>
                    <tr>
                        <td><b>Architecture Briefs</b></td>
                        <td>
                            <ul>
                                <li><a class="b_special_a1" href="">SoC FPGA Main Memory Performance (PDF)</a></li>
                                <li><a class="b_special_a1" href="">Flexibility in Responding to Runtime Bugs Architecture Brief (PDF)</a></li>
                                <li><a class="b_special_a1" href="">Hardware Acceleration in SoC FPGAs (PDF)</a></li>
                            </ul>
                        </td>
                    </tr>
                    <tr>
                        <td><b>Cost Optimization</b></td>
                        <td>
                            <ul>
                                <li><a class="b_special_a1" href="">Reducing Total System Cost with Low-Power 28 nm FPGAs White Paper (PDF)</a></li>
                            </ul>
                        </td>
                    </tr>
                    <tr>
                        <td><b>Power Management</b></td>
                        <td>
                            <ul>
                                <li><a class="b_special_a1" href="">Digital Power System Management on the Cyclone® V SoC FPGA Development Kit using the LTpowerPlay™ Tool, Linear Technology Corporation, Video</a></li>
                            </ul>
                        </td>
                    </tr>
                    <tr>
                        <td><b>Intel® SoC FPGA Reliability Information</b></td>
                        <td>
                            <ul>
                                <li><a class="b_special_a1" href="">Intel Device Quality and Reliability Information</a></li>
                            </ul>
                        </td>
                    </tr>
                    <tr>
                        <td><b>Error Correction Code (ECC) Resources</b></td>
                        <td>
                            <ul>
                                <li><a class="b_special_a1" href="">Intel ECC Technology Center</a></li>
                                <li><a class="b_special_a1" href="">Error Correction Code in SoC FPGA-based Embedded Systems White Paper (PDF)</a></li>
                            </ul>
                        </td>
                    </tr>
                </tbody>
            </table>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->  
     
    <!--------------------------------- Still Have Questions ----------------------------->
    <section>
        <div style="padding-bottom: 2.5rem; padding-top: 2.5rem; text-align: center;">
            <div class="container">
                <div class="d-flex justify-content-center align-items-center">
                    <div>
                        <img style="height: 40px; width: 40px; margin-right: 20px;" src="/img/mv_image/icon-why-choose-desktop-rwd.png.rendition.intel.web.64.64.png" alt="">
                    </div>
                    <div>
                        <h2 style="font-weight: 350;"> Still Have Questions?</h2>
                    </div>
                </div>
                <p>Get answers for the most common design issues.</p>
                <a class="mv_coman_btn" href="">Search the Knowledge Base</a>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-- footer -->
    <footer>
        <div id="footer"></div>
    </footer>

</body>

    <script src="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/js/bootstrap.bundle.min.js" integrity="sha384-MrcW6ZMFYlzcLA8Nl+NtUVF0sA7MsXsP1UyJoMp4YLEuNSfAP+JcXn/tWtIaxVXM" crossorigin="anonymous"></script>

    <script>
        // navbar include
        fetch('/y_index/y_navbar.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('navbar').innerHTML = data;
            });
        // footer include 
        fetch('/y_index/y_footer.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('footer').innerHTML = data;
            });
    </script>

    <!-- nav script -->
    <script>
        document.addEventListener('DOMContentLoaded', function () {
        const nav = document.querySelector('.VK_client_app_navigation');
        const navLinks = document.querySelectorAll('.VK_ai_nav_bar a');
        const sections = document.querySelectorAll('section[id]');
        let navOffset = nav.offsetTop;

            // Add smooth scrolling to all links
            navLinks.forEach(link => {
                link.addEventListener('click', function (e) {
                    e.preventDefault();
                    document.querySelector(this.getAttribute('href')).scrollIntoView({
                        behavior: 'smooth'
                    });
                });
            });

            // Sticky Navigation
            window.addEventListener('scroll', () => {
                if (window.pageYOffset >= navOffset) {
                    nav.classList.add('VK_sticky_nav_bar');
                } else {
                    nav.classList.remove('VK_sticky_nav_bar');
                }
                // Section highlighting
                sections.forEach(section => {
                    const sectionTop = section.offsetTop - nav.clientHeight;
                    const sectionHeight = section.clientHeight;
                    if (window.pageYOffset >= sectionTop && window.pageYOffset <= sectionTop + sectionHeight) {
                        navLinks.forEach(link => {
                            link.classList.remove('active');
                            if (link.getAttribute('href') === `#${section.id}`) {
                                link.classList.add('active');
                                
                                // Ensure the active link is visible in the nav bar
                                const navBar = document.querySelector('.VK_ai_nav_bar');
                                const activeLink = document.querySelector('.VK_ai_nav_bar a.active');
                                const linkRect = activeLink.getBoundingClientRect();
                                const navBarRect = navBar.getBoundingClientRect();

                                if (linkRect.left < navBarRect.left || linkRect.right > navBarRect.right) {
                                    activeLink.scrollIntoView({ inline: 'center', behavior: 'smooth' });
                                }
                            }
                        });
                    }
                });
            });
        });
    </script>

</html>