cocci_test_suite() {
	struct intel_digital_connector_state *cocci_id/* drivers/gpu/drm/i915/display/intel_dp_mst.c 99 */;
	struct intel_crtc_state *cocci_id/* drivers/gpu/drm/i915/display/intel_dp_mst.c 91 */;
	enum port cocci_id/* drivers/gpu/drm/i915/display/intel_dp_mst.c 669 */;
	bool cocci_id/* drivers/gpu/drm/i915/display/intel_dp_mst.c 646 */;
	struct intel_encoder *cocci_id/* drivers/gpu/drm/i915/display/intel_dp_mst.c 603 */;
	struct intel_dp_mst_encoder *cocci_id/* drivers/gpu/drm/i915/display/intel_dp_mst.c 599 */;
	const struct drm_dp_mst_topology_cbs cocci_id/* drivers/gpu/drm/i915/display/intel_dp_mst.c 593 */;
	void cocci_id/* drivers/gpu/drm/i915/display/intel_dp_mst.c 578 */;
	struct drm_encoder *cocci_id/* drivers/gpu/drm/i915/display/intel_dp_mst.c 533 */;
	int cocci_id/* drivers/gpu/drm/i915/display/intel_dp_mst.c 511 */;
	enum pipe cocci_id/* drivers/gpu/drm/i915/display/intel_dp_mst.c 510 */;
	struct intel_connector *cocci_id/* drivers/gpu/drm/i915/display/intel_dp_mst.c 508 */;
	struct drm_i915_private *cocci_id/* drivers/gpu/drm/i915/display/intel_dp_mst.c 507 */;
	struct drm_device *cocci_id/* drivers/gpu/drm/i915/display/intel_dp_mst.c 506 */;
	struct intel_digital_port *cocci_id/* drivers/gpu/drm/i915/display/intel_dp_mst.c 505 */;
	struct intel_dp cocci_id/* drivers/gpu/drm/i915/display/intel_dp_mst.c 504 */;
	struct intel_dp *cocci_id/* drivers/gpu/drm/i915/display/intel_dp_mst.c 504 */;
	const char *cocci_id/* drivers/gpu/drm/i915/display/intel_dp_mst.c 502 */;
	struct drm_dp_mst_topology_mgr *cocci_id/* drivers/gpu/drm/i915/display/intel_dp_mst.c 502 */;
	struct drm_dp_mst_port *cocci_id/* drivers/gpu/drm/i915/display/intel_dp_mst.c 502 */;
	struct drm_connector *cocci_id/* drivers/gpu/drm/i915/display/intel_dp_mst.c 502 */;
	const struct drm_encoder_funcs cocci_id/* drivers/gpu/drm/i915/display/intel_dp_mst.c 487 */;
	const struct drm_connector_helper_funcs cocci_id/* drivers/gpu/drm/i915/display/intel_dp_mst.c 471 */;
	struct drm_modeset_acquire_ctx *cocci_id/* drivers/gpu/drm/i915/display/intel_dp_mst.c 459 */;
	struct intel_crtc *cocci_id/* drivers/gpu/drm/i915/display/intel_dp_mst.c 452 */;
	struct link_config_limits *cocci_id/* drivers/gpu/drm/i915/display/intel_dp_mst.c 43 */;
	struct drm_display_mode *cocci_id/* drivers/gpu/drm/i915/display/intel_dp_mst.c 414 */;
	enum drm_mode_status cocci_id/* drivers/gpu/drm/i915/display/intel_dp_mst.c 412 */;
	const struct drm_connector_funcs cocci_id/* drivers/gpu/drm/i915/display/intel_dp_mst.c 396 */;
	struct edid *cocci_id/* drivers/gpu/drm/i915/display/intel_dp_mst.c 383 */;
	enum pipe *cocci_id/* drivers/gpu/drm/i915/display/intel_dp_mst.c 361 */;
	u32 cocci_id/* drivers/gpu/drm/i915/display/intel_dp_mst.c 301 */;
	const struct drm_connector_state *cocci_id/* drivers/gpu/drm/i915/display/intel_dp_mst.c 203 */;
	const struct intel_crtc_state *cocci_id/* drivers/gpu/drm/i915/display/intel_dp_mst.c 202 */;
	struct drm_crtc_state *cocci_id/* drivers/gpu/drm/i915/display/intel_dp_mst.c 171 */;
	struct drm_crtc *cocci_id/* drivers/gpu/drm/i915/display/intel_dp_mst.c 170 */;
	struct drm_connector_state *cocci_id/* drivers/gpu/drm/i915/display/intel_dp_mst.c 164 */;
	struct drm_atomic_state *cocci_id/* drivers/gpu/drm/i915/display/intel_dp_mst.c 162 */;
	struct link_config_limits cocci_id/* drivers/gpu/drm/i915/display/intel_dp_mst.c 104 */;
	void *cocci_id/* drivers/gpu/drm/i915/display/intel_dp_mst.c 103 */;
	const struct drm_display_mode *cocci_id/* drivers/gpu/drm/i915/display/intel_dp_mst.c 101 */;
}
