DECL|CY_SCB_I2C_ACK|enumerator|CY_SCB_I2C_ACK, /**< Send ACK to current byte */
DECL|CY_SCB_I2C_ADDR_IN_FIFO_EVENT|macro|CY_SCB_I2C_ADDR_IN_FIFO_EVENT
DECL|CY_SCB_I2C_BAD_PARAM|enumerator|CY_SCB_I2C_BAD_PARAM = (CY_SCB_ID | CY_PDL_STATUS_ERROR | CY_SCB_I2C_ID | 1U),
DECL|CY_SCB_I2C_CONVERT_TIMEOUT_TO_US|macro|CY_SCB_I2C_CONVERT_TIMEOUT_TO_US
DECL|CY_SCB_I2C_DEFAULT_RETURN|macro|CY_SCB_I2C_DEFAULT_RETURN
DECL|CY_SCB_I2C_DEFAULT_TX|macro|CY_SCB_I2C_DEFAULT_TX
DECL|CY_SCB_I2C_DISABLE_ANALOG_FITLER|macro|CY_SCB_I2C_DISABLE_ANALOG_FITLER
DECL|CY_SCB_I2C_DUTY_CYCLE_MAX|macro|CY_SCB_I2C_DUTY_CYCLE_MAX
DECL|CY_SCB_I2C_ENABLE_ANALOG_FITLER|macro|CY_SCB_I2C_ENABLE_ANALOG_FITLER
DECL|CY_SCB_I2C_FIFO_SIZE|macro|CY_SCB_I2C_FIFO_SIZE
DECL|CY_SCB_I2C_FSTP_DATA_RATE|macro|CY_SCB_I2C_FSTP_DATA_RATE
DECL|CY_SCB_I2C_FST_DATA_RATE|macro|CY_SCB_I2C_FST_DATA_RATE
DECL|CY_SCB_I2C_GENERAL_CALL_EVENT|macro|CY_SCB_I2C_GENERAL_CALL_EVENT
DECL|CY_SCB_I2C_HALF_FIFO_SIZE|macro|CY_SCB_I2C_HALF_FIFO_SIZE
DECL|CY_SCB_I2C_HIGH_PHASE_MAX|macro|CY_SCB_I2C_HIGH_PHASE_MAX
DECL|CY_SCB_I2C_H|macro|CY_SCB_I2C_H
DECL|CY_SCB_I2C_IDLE_MASK|macro|CY_SCB_I2C_IDLE_MASK
DECL|CY_SCB_I2C_IDLE|macro|CY_SCB_I2C_IDLE
DECL|CY_SCB_I2C_IS_ADDR_MASK_VALID|macro|CY_SCB_I2C_IS_ADDR_MASK_VALID
DECL|CY_SCB_I2C_IS_DATA_RATE_VALID|macro|CY_SCB_I2C_IS_DATA_RATE_VALID
DECL|CY_SCB_I2C_IS_HIGH_PHASE_CYCLES_VALID|macro|CY_SCB_I2C_IS_HIGH_PHASE_CYCLES_VALID
DECL|CY_SCB_I2C_IS_LOW_PHASE_CYCLES_VALID|macro|CY_SCB_I2C_IS_LOW_PHASE_CYCLES_VALID
DECL|CY_SCB_I2C_IS_MODE_VALID|macro|CY_SCB_I2C_IS_MODE_VALID
DECL|CY_SCB_I2C_IS_RESPONSE_VALID|macro|CY_SCB_I2C_IS_RESPONSE_VALID
DECL|CY_SCB_I2C_IS_RW_BIT_VALID|macro|CY_SCB_I2C_IS_RW_BIT_VALID
DECL|CY_SCB_I2C_IS_TIMEOUT_VALID|macro|CY_SCB_I2C_IS_TIMEOUT_VALID
DECL|CY_SCB_I2C_LOW_PHASE_MAX|macro|CY_SCB_I2C_LOW_PHASE_MAX
DECL|CY_SCB_I2C_MASTER_ABORT_START|macro|CY_SCB_I2C_MASTER_ABORT_START
DECL|CY_SCB_I2C_MASTER_ACTIVE|macro|CY_SCB_I2C_MASTER_ACTIVE
DECL|CY_SCB_I2C_MASTER_ADDR_NAK|macro|CY_SCB_I2C_MASTER_ADDR_NAK
DECL|CY_SCB_I2C_MASTER_ADDR|macro|CY_SCB_I2C_MASTER_ADDR
DECL|CY_SCB_I2C_MASTER_ARB_LOST|macro|CY_SCB_I2C_MASTER_ARB_LOST
DECL|CY_SCB_I2C_MASTER_BUSY|macro|CY_SCB_I2C_MASTER_BUSY
DECL|CY_SCB_I2C_MASTER_BUS_ERR|macro|CY_SCB_I2C_MASTER_BUS_ERR
DECL|CY_SCB_I2C_MASTER_CMPLT|macro|CY_SCB_I2C_MASTER_CMPLT
DECL|CY_SCB_I2C_MASTER_DATA_NAK|macro|CY_SCB_I2C_MASTER_DATA_NAK
DECL|CY_SCB_I2C_MASTER_ERR_EVENT|macro|CY_SCB_I2C_MASTER_ERR_EVENT
DECL|CY_SCB_I2C_MASTER_ERR|macro|CY_SCB_I2C_MASTER_ERR
DECL|CY_SCB_I2C_MASTER_FSTP_CLK_MAX|macro|CY_SCB_I2C_MASTER_FSTP_CLK_MAX
DECL|CY_SCB_I2C_MASTER_FSTP_CLK_MIN|macro|CY_SCB_I2C_MASTER_FSTP_CLK_MIN
DECL|CY_SCB_I2C_MASTER_FSTP_HIGH_PHASE_MIN|macro|CY_SCB_I2C_MASTER_FSTP_HIGH_PHASE_MIN
DECL|CY_SCB_I2C_MASTER_FSTP_LOW_PHASE_MIN|macro|CY_SCB_I2C_MASTER_FSTP_LOW_PHASE_MIN
DECL|CY_SCB_I2C_MASTER_FSTP_SCL_HIGH|macro|CY_SCB_I2C_MASTER_FSTP_SCL_HIGH
DECL|CY_SCB_I2C_MASTER_FSTP_SCL_LOW|macro|CY_SCB_I2C_MASTER_FSTP_SCL_LOW
DECL|CY_SCB_I2C_MASTER_FST_CLK_MAX|macro|CY_SCB_I2C_MASTER_FST_CLK_MAX
DECL|CY_SCB_I2C_MASTER_FST_CLK_MIN|macro|CY_SCB_I2C_MASTER_FST_CLK_MIN
DECL|CY_SCB_I2C_MASTER_FST_HIGH_PHASE_MIN|macro|CY_SCB_I2C_MASTER_FST_HIGH_PHASE_MIN
DECL|CY_SCB_I2C_MASTER_FST_LOW_PHASE_MIN|macro|CY_SCB_I2C_MASTER_FST_LOW_PHASE_MIN
DECL|CY_SCB_I2C_MASTER_FST_SCL_HIGH|macro|CY_SCB_I2C_MASTER_FST_SCL_HIGH
DECL|CY_SCB_I2C_MASTER_FST_SCL_LOW|macro|CY_SCB_I2C_MASTER_FST_SCL_LOW
DECL|CY_SCB_I2C_MASTER_INTR_ALL|macro|CY_SCB_I2C_MASTER_INTR_ALL
DECL|CY_SCB_I2C_MASTER_INTR_CMPLT|macro|CY_SCB_I2C_MASTER_INTR_CMPLT
DECL|CY_SCB_I2C_MASTER_INTR_ERR|macro|CY_SCB_I2C_MASTER_INTR_ERR
DECL|CY_SCB_I2C_MASTER_INTR|macro|CY_SCB_I2C_MASTER_INTR
DECL|CY_SCB_I2C_MASTER_MANUAL_ABORT_START|enumerator|CY_SCB_I2C_MASTER_MANUAL_ABORT_START = (CY_SCB_ID | CY_PDL_STATUS_ERROR | CY_SCB_I2C_ID | 8U)
DECL|CY_SCB_I2C_MASTER_MANUAL_ADDR_NAK|enumerator|CY_SCB_I2C_MASTER_MANUAL_ADDR_NAK = (CY_SCB_ID | CY_PDL_STATUS_ERROR | CY_SCB_I2C_ID | 4U),
DECL|CY_SCB_I2C_MASTER_MANUAL_ARB_LOST|enumerator|CY_SCB_I2C_MASTER_MANUAL_ARB_LOST = (CY_SCB_ID | CY_PDL_STATUS_ERROR | CY_SCB_I2C_ID | 6U),
DECL|CY_SCB_I2C_MASTER_MANUAL_BUS_ERR|enumerator|CY_SCB_I2C_MASTER_MANUAL_BUS_ERR = (CY_SCB_ID | CY_PDL_STATUS_ERROR | CY_SCB_I2C_ID | 7U),
DECL|CY_SCB_I2C_MASTER_MANUAL_NAK|enumerator|CY_SCB_I2C_MASTER_MANUAL_NAK = (CY_SCB_ID | CY_PDL_STATUS_ERROR | CY_SCB_I2C_ID | 5U),
DECL|CY_SCB_I2C_MASTER_MANUAL_TIMEOUT|enumerator|CY_SCB_I2C_MASTER_MANUAL_TIMEOUT = (CY_SCB_ID | CY_PDL_STATUS_ERROR | CY_SCB_I2C_ID | 3U),
DECL|CY_SCB_I2C_MASTER_NOT_READY|enumerator|CY_SCB_I2C_MASTER_NOT_READY = (CY_SCB_ID | CY_PDL_STATUS_ERROR | CY_SCB_I2C_ID | 2U),
DECL|CY_SCB_I2C_MASTER_RD_CMPLT_EVENT|macro|CY_SCB_I2C_MASTER_RD_CMPLT_EVENT
DECL|CY_SCB_I2C_MASTER_RX0|macro|CY_SCB_I2C_MASTER_RX0
DECL|CY_SCB_I2C_MASTER_RX1|macro|CY_SCB_I2C_MASTER_RX1
DECL|CY_SCB_I2C_MASTER_RX_BYTE_DONE|macro|CY_SCB_I2C_MASTER_RX_BYTE_DONE
DECL|CY_SCB_I2C_MASTER_SLAVE|enumerator|CY_SCB_I2C_MASTER_SLAVE = 3U, /**< Configures SCB for I2C Master-Slave operation */
DECL|CY_SCB_I2C_MASTER_STD_CLK_MAX|macro|CY_SCB_I2C_MASTER_STD_CLK_MAX
DECL|CY_SCB_I2C_MASTER_STD_CLK_MIN|macro|CY_SCB_I2C_MASTER_STD_CLK_MIN
DECL|CY_SCB_I2C_MASTER_STD_HIGH_PHASE_MIN|macro|CY_SCB_I2C_MASTER_STD_HIGH_PHASE_MIN
DECL|CY_SCB_I2C_MASTER_STD_LOW_PHASE_MIN|macro|CY_SCB_I2C_MASTER_STD_LOW_PHASE_MIN
DECL|CY_SCB_I2C_MASTER_STD_SCL_HIGH|macro|CY_SCB_I2C_MASTER_STD_SCL_HIGH
DECL|CY_SCB_I2C_MASTER_STD_SCL_LOW|macro|CY_SCB_I2C_MASTER_STD_SCL_LOW
DECL|CY_SCB_I2C_MASTER_STOP_DONE|macro|CY_SCB_I2C_MASTER_STOP_DONE
DECL|CY_SCB_I2C_MASTER_STOP|macro|CY_SCB_I2C_MASTER_STOP
DECL|CY_SCB_I2C_MASTER_TIMEOUT_DONE|macro|CY_SCB_I2C_MASTER_TIMEOUT_DONE
DECL|CY_SCB_I2C_MASTER_TX_BYTE_DONE|macro|CY_SCB_I2C_MASTER_TX_BYTE_DONE
DECL|CY_SCB_I2C_MASTER_TX_DONE|macro|CY_SCB_I2C_MASTER_TX_DONE
DECL|CY_SCB_I2C_MASTER_TX|macro|CY_SCB_I2C_MASTER_TX
DECL|CY_SCB_I2C_MASTER_WAIT_STOP|macro|CY_SCB_I2C_MASTER_WAIT_STOP
DECL|CY_SCB_I2C_MASTER_WAIT|macro|CY_SCB_I2C_MASTER_WAIT
DECL|CY_SCB_I2C_MASTER_WR_CMPLT_EVENT|macro|CY_SCB_I2C_MASTER_WR_CMPLT_EVENT
DECL|CY_SCB_I2C_MASTER_WR_IN_FIFO_EVENT|macro|CY_SCB_I2C_MASTER_WR_IN_FIFO_EVENT
DECL|CY_SCB_I2C_MASTER_WR_IN_FIFO|macro|CY_SCB_I2C_MASTER_WR_IN_FIFO
DECL|CY_SCB_I2C_MASTER|enumerator|CY_SCB_I2C_MASTER = 2U, /**< Configures SCB for I2C Master operation */
DECL|CY_SCB_I2C_NAK|enumerator|CY_SCB_I2C_NAK, /**< Send NAK to current byte */
DECL|CY_SCB_I2C_READ_XFER|enumerator|CY_SCB_I2C_READ_XFER = 1U, /**< Current transaction is Read */
DECL|CY_SCB_I2C_SLAVE_ACTIVE|macro|CY_SCB_I2C_SLAVE_ACTIVE
DECL|CY_SCB_I2C_SLAVE_ADDR_DONE|macro|CY_SCB_I2C_SLAVE_ADDR_DONE
DECL|CY_SCB_I2C_SLAVE_ARB_LOST|macro|CY_SCB_I2C_SLAVE_ARB_LOST
DECL|CY_SCB_I2C_SLAVE_BUS_ERR|macro|CY_SCB_I2C_SLAVE_BUS_ERR
DECL|CY_SCB_I2C_SLAVE_ERR_EVENT|macro|CY_SCB_I2C_SLAVE_ERR_EVENT
DECL|CY_SCB_I2C_SLAVE_FSTP_CLK_MAX|macro|CY_SCB_I2C_SLAVE_FSTP_CLK_MAX
DECL|CY_SCB_I2C_SLAVE_FSTP_CLK_MIN|macro|CY_SCB_I2C_SLAVE_FSTP_CLK_MIN
DECL|CY_SCB_I2C_SLAVE_FST_CLK_MAX|macro|CY_SCB_I2C_SLAVE_FST_CLK_MAX
DECL|CY_SCB_I2C_SLAVE_FST_CLK_MIN|macro|CY_SCB_I2C_SLAVE_FST_CLK_MIN
DECL|CY_SCB_I2C_SLAVE_INTR_ADDR|macro|CY_SCB_I2C_SLAVE_INTR_ADDR
DECL|CY_SCB_I2C_SLAVE_INTR_ERROR|macro|CY_SCB_I2C_SLAVE_INTR_ERROR
DECL|CY_SCB_I2C_SLAVE_INTR_NO_ADDR|macro|CY_SCB_I2C_SLAVE_INTR_NO_ADDR
DECL|CY_SCB_I2C_SLAVE_INTR_NO_STOP|macro|CY_SCB_I2C_SLAVE_INTR_NO_STOP
DECL|CY_SCB_I2C_SLAVE_INTR_TX|macro|CY_SCB_I2C_SLAVE_INTR_TX
DECL|CY_SCB_I2C_SLAVE_INTR|macro|CY_SCB_I2C_SLAVE_INTR
DECL|CY_SCB_I2C_SLAVE_RD_BUF_EMPTY_EVENT|macro|CY_SCB_I2C_SLAVE_RD_BUF_EMPTY_EVENT
DECL|CY_SCB_I2C_SLAVE_RD_BUSY|macro|CY_SCB_I2C_SLAVE_RD_BUSY
DECL|CY_SCB_I2C_SLAVE_RD_CLEAR|macro|CY_SCB_I2C_SLAVE_RD_CLEAR
DECL|CY_SCB_I2C_SLAVE_RD_CMPLT_EVENT|macro|CY_SCB_I2C_SLAVE_RD_CMPLT_EVENT
DECL|CY_SCB_I2C_SLAVE_RD_CMPLT|macro|CY_SCB_I2C_SLAVE_RD_CMPLT
DECL|CY_SCB_I2C_SLAVE_RD_IN_FIFO_EVENT|macro|CY_SCB_I2C_SLAVE_RD_IN_FIFO_EVENT
DECL|CY_SCB_I2C_SLAVE_RD_IN_FIFO|macro|CY_SCB_I2C_SLAVE_RD_IN_FIFO
DECL|CY_SCB_I2C_SLAVE_RD_UNDRFL|macro|CY_SCB_I2C_SLAVE_RD_UNDRFL
DECL|CY_SCB_I2C_SLAVE_READ_EVENT|macro|CY_SCB_I2C_SLAVE_READ_EVENT
DECL|CY_SCB_I2C_SLAVE_RX_MASK|macro|CY_SCB_I2C_SLAVE_RX_MASK
DECL|CY_SCB_I2C_SLAVE_RX|macro|CY_SCB_I2C_SLAVE_RX
DECL|CY_SCB_I2C_SLAVE_STD_CLK_MAX|macro|CY_SCB_I2C_SLAVE_STD_CLK_MAX
DECL|CY_SCB_I2C_SLAVE_STD_CLK_MIN|macro|CY_SCB_I2C_SLAVE_STD_CLK_MIN
DECL|CY_SCB_I2C_SLAVE_TX|macro|CY_SCB_I2C_SLAVE_TX
DECL|CY_SCB_I2C_SLAVE_WRITE_EVENT|macro|CY_SCB_I2C_SLAVE_WRITE_EVENT
DECL|CY_SCB_I2C_SLAVE_WR_BUSY|macro|CY_SCB_I2C_SLAVE_WR_BUSY
DECL|CY_SCB_I2C_SLAVE_WR_CLEAR|macro|CY_SCB_I2C_SLAVE_WR_CLEAR
DECL|CY_SCB_I2C_SLAVE_WR_CMPLT_EVENT|macro|CY_SCB_I2C_SLAVE_WR_CMPLT_EVENT
DECL|CY_SCB_I2C_SLAVE_WR_CMPLT|macro|CY_SCB_I2C_SLAVE_WR_CMPLT
DECL|CY_SCB_I2C_SLAVE_WR_OVRFL|macro|CY_SCB_I2C_SLAVE_WR_OVRFL
DECL|CY_SCB_I2C_SLAVE|enumerator|CY_SCB_I2C_SLAVE = 1U, /**< Configures SCB for I2C Slave operation */
DECL|CY_SCB_I2C_STD_DATA_RATE|macro|CY_SCB_I2C_STD_DATA_RATE
DECL|CY_SCB_I2C_SUCCESS|enumerator|CY_SCB_I2C_SUCCESS = 0U,
DECL|CY_SCB_I2C_WRITE_XFER|enumerator|CY_SCB_I2C_WRITE_XFER = 0U, /**< Current transaction is Write */
DECL|Cy_SCB_I2C_Enable|function|__STATIC_INLINE void Cy_SCB_I2C_Enable(CySCB_Type *base)
DECL|Cy_SCB_I2C_IsBusBusy|function|__STATIC_INLINE bool Cy_SCB_I2C_IsBusBusy(CySCB_Type const *base)
DECL|Cy_SCB_I2C_MasterSetHighPhaseDutyCycle|function|__STATIC_INLINE void Cy_SCB_I2C_MasterSetHighPhaseDutyCycle(CySCB_Type *base, uint32_t clockCycles)
DECL|Cy_SCB_I2C_MasterSetLowPhaseDutyCycle|function|__STATIC_INLINE void Cy_SCB_I2C_MasterSetLowPhaseDutyCycle(CySCB_Type *base, uint32_t clockCycles)
DECL|Cy_SCB_I2C_RegisterAddrCallback|function|__STATIC_INLINE void Cy_SCB_I2C_RegisterAddrCallback(CySCB_Type const *base, cy_cb_scb_i2c_handle_addr_t callback, cy_stc_scb_i2c_context_t *context)
DECL|Cy_SCB_I2C_RegisterEventCallback|function|__STATIC_INLINE void Cy_SCB_I2C_RegisterEventCallback(CySCB_Type const *base, cy_cb_scb_i2c_handle_events_t callback, cy_stc_scb_i2c_context_t *context)
DECL|Cy_SCB_I2C_SlaveGetAddressMask|function|__STATIC_INLINE uint32_t Cy_SCB_I2C_SlaveGetAddressMask(CySCB_Type const *base)
DECL|Cy_SCB_I2C_SlaveGetAddress|function|__STATIC_INLINE uint32_t Cy_SCB_I2C_SlaveGetAddress(CySCB_Type const *base)
DECL|Cy_SCB_I2C_SlaveSetAddressMask|function|__STATIC_INLINE void Cy_SCB_I2C_SlaveSetAddressMask(CySCB_Type *base, uint8_t addrMask)
DECL|Cy_SCB_I2C_SlaveSetAddress|function|__STATIC_INLINE void Cy_SCB_I2C_SlaveSetAddress(CySCB_Type *base, uint8_t addr)
DECL|acceptAddrInFifo|member|bool acceptAddrInFifo;
DECL|ackGeneralAddr|member|bool ackGeneralAddr;
DECL|bufferSize|member|uint32_t bufferSize;
DECL|buffer|member|uint8_t *buffer;
DECL|cbAddr|member|cy_cb_scb_i2c_handle_addr_t cbAddr;
DECL|cbEvents|member|cy_cb_scb_i2c_handle_events_t cbEvents;
DECL|cy_cb_scb_i2c_handle_addr_t|typedef|typedef cy_en_scb_i2c_command_t (* cy_cb_scb_i2c_handle_addr_t)(uint32_t event);
DECL|cy_cb_scb_i2c_handle_events_t|typedef|typedef void (* cy_cb_scb_i2c_handle_events_t)(uint32_t event);
DECL|cy_en_scb_i2c_command_t|typedef|} cy_en_scb_i2c_command_t;
DECL|cy_en_scb_i2c_direction_t|typedef|} cy_en_scb_i2c_direction_t;
DECL|cy_en_scb_i2c_mode_t|typedef|} cy_en_scb_i2c_mode_t;
DECL|cy_en_scb_i2c_status_t|typedef|} cy_en_scb_i2c_status_t;
DECL|cy_stc_scb_i2c_config_t|typedef|} cy_stc_scb_i2c_config_t;
DECL|cy_stc_scb_i2c_config|struct|typedef struct cy_stc_scb_i2c_config
DECL|cy_stc_scb_i2c_context_t|typedef|} cy_stc_scb_i2c_context_t;
DECL|cy_stc_scb_i2c_context|struct|typedef struct cy_stc_scb_i2c_context
DECL|cy_stc_scb_i2c_master_xfer_config_t|typedef|} cy_stc_scb_i2c_master_xfer_config_t;
DECL|cy_stc_scb_i2c_master_xfer_config|struct|typedef struct cy_stc_scb_i2c_master_xfer_config
DECL|enableWakeFromSleep|member|bool enableWakeFromSleep;
DECL|i2cMode|member|cy_en_scb_i2c_mode_t i2cMode;
DECL|masterBufferIdx|member|volatile uint32_t masterBufferIdx; /**< The current location in the master buffer */
DECL|masterBufferSize|member|uint32_t masterBufferSize; /**< The current master buffer size */
DECL|masterBuffer|member|uint8_t *masterBuffer; /**< The pointer to the master buffer (either for a transmit or a receive operation) */
DECL|masterNumBytes|member|volatile uint32_t masterNumBytes; /**< The number of bytes to send or receive */
DECL|masterPause|member|bool masterPause; /**< Stores how the master ends the transaction */
DECL|masterRdDir|member|bool masterRdDir; /**< The direction of the master transaction */
DECL|masterStatus|member|volatile uint32_t masterStatus; /**< The master status */
DECL|slaveAddressMask|member|uint8_t slaveAddressMask;
DECL|slaveAddress|member|uint8_t slaveAddress;
DECL|slaveAddress|member|uint8_t slaveAddress;
DECL|slaveRdBufEmpty|member|volatile bool slaveRdBufEmpty; /**< Tracks slave Read buffer empty event */
DECL|slaveRxBufferIdx|member|volatile uint32_t slaveRxBufferIdx; /**< The current location in the slave buffer */
DECL|slaveRxBufferSize|member|uint32_t slaveRxBufferSize; /**< The current slave receive buffer size */
DECL|slaveRxBuffer|member|uint8_t *slaveRxBuffer; /**< The pointer to the slave receive buffer (a master writes into it) */
DECL|slaveStatus|member|volatile uint32_t slaveStatus; /**< The slave status */
DECL|slaveTxBufferCnt|member|volatile uint32_t slaveTxBufferCnt; /**< The number of transferred bytes */
DECL|slaveTxBufferIdx|member|volatile uint32_t slaveTxBufferIdx; /**< The current location in the slave buffer */
DECL|slaveTxBufferSize|member|uint32_t slaveTxBufferSize; /**< The current slave transmit buffer size */
DECL|slaveTxBuffer|member|uint8_t *slaveTxBuffer; /**< The pointer to the slave transmit buffer (a master reads from it) */
DECL|state|member|volatile uint32_t state; /**< The driver state */
DECL|useRxFifo|member|bool useRxFifo;
DECL|useRxFifo|member|bool useRxFifo; /**< Stores RX FIFO configuration */
DECL|useTxFifo|member|bool useTxFifo;
DECL|useTxFifo|member|bool useTxFifo; /**< Stores TX FIFO configuration */
DECL|xferPending|member|bool xferPending;
