// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module SMM_CIF_0_1_SMM_CIF_0_1_Pipeline_L2_L3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        out_stream_TREADY,
        bound4,
        out_stream_TDATA,
        out_stream_TVALID,
        sub151,
        or_ln168,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_address0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_ce0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_q0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_address0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_q0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_address0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_ce0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_q0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_address0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_q0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_address0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_ce0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_q0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_address0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_q0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_address0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_ce0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_q0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_address0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_q0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_address0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_ce0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_q0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_address0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_q0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_address0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_ce0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_q0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_address0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_q0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_address0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_ce0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_q0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_address0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_q0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_address0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_ce0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_q0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_address0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_q0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_address0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_ce0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_q0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_address0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_q0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_address0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_ce0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_q0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_address0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_q0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_address0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_ce0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_q0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_address0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_q0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_address0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_ce0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_q0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_address0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_q0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_address0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_ce0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_q0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_address0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_q0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_address0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_ce0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_q0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_address0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_q0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_address0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_ce0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_q0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_address0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_q0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_address0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_ce0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_q0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_address0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_q0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_address0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_ce0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_q0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_address0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_ce0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_q0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_address0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_ce0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_q0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_address0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_ce0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_q0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_address0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_ce0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_q0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_address0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_ce0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_q0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_address0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_ce0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_q0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_address0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_ce0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_q0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_address0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_ce0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_q0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_address0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_ce0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_q0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_address0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_ce0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_q0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_address0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_ce0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_q0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_address0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_ce0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_q0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_address0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_ce0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_q0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_address0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_ce0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_q0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_address0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_ce0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_q0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_address0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_ce0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_q0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_address0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_ce0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   out_stream_TREADY;
input  [33:0] bound4;
output  [63:0] out_stream_TDATA;
output   out_stream_TVALID;
input  [31:0] sub151;
input  [0:0] or_ln168;
output  [1:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_address0;
output   SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_ce0;
input  [15:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_q0;
output  [6:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_address0;
output   SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce0;
input  [15:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_q0;
output  [1:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_address0;
output   SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_ce0;
input  [15:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_q0;
output  [6:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_address0;
output   SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce0;
input  [15:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_q0;
output  [1:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_address0;
output   SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_ce0;
input  [15:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_q0;
output  [6:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_address0;
output   SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce0;
input  [15:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_q0;
output  [1:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_address0;
output   SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_ce0;
input  [15:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_q0;
output  [6:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_address0;
output   SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce0;
input  [15:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_q0;
output  [1:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_address0;
output   SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_ce0;
input  [15:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_q0;
output  [6:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_address0;
output   SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce0;
input  [15:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_q0;
output  [1:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_address0;
output   SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_ce0;
input  [15:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_q0;
output  [6:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_address0;
output   SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce0;
input  [15:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_q0;
output  [1:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_address0;
output   SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_ce0;
input  [15:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_q0;
output  [6:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_address0;
output   SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce0;
input  [15:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_q0;
output  [1:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_address0;
output   SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_ce0;
input  [15:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_q0;
output  [6:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_address0;
output   SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce0;
input  [15:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_q0;
output  [1:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_address0;
output   SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_ce0;
input  [15:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_q0;
output  [6:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_address0;
output   SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce0;
input  [15:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_q0;
output  [1:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_address0;
output   SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_ce0;
input  [15:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_q0;
output  [6:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_address0;
output   SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce0;
input  [15:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_q0;
output  [1:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_address0;
output   p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_ce0;
input  [15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_q0;
output  [6:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_address0;
output   p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce0;
input  [15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_q0;
output  [1:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_address0;
output   p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_ce0;
input  [15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_q0;
output  [6:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_address0;
output   p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce0;
input  [15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_q0;
output  [1:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_address0;
output   p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_ce0;
input  [15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_q0;
output  [6:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_address0;
output   p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce0;
input  [15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_q0;
output  [1:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_address0;
output   p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_ce0;
input  [15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_q0;
output  [6:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_address0;
output   p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce0;
input  [15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_q0;
output  [1:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_address0;
output   p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_ce0;
input  [15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_q0;
output  [6:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_address0;
output   p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce0;
input  [15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_q0;
output  [1:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_address0;
output   p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_ce0;
input  [15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_q0;
output  [6:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_address0;
output   p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce0;
input  [15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_q0;
output  [1:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_address0;
output   p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_ce0;
input  [15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_q0;
output  [6:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_address0;
output   p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_ce0;
input  [15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_q0;
output  [1:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_address0;
output   p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_ce0;
input  [15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_q0;
output  [6:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_address0;
output   p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_ce0;
input  [15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_q0;
output  [1:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_address0;
output   p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_ce0;
input  [15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_q0;
output  [6:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_address0;
output   p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_ce0;
input  [15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_q0;
output  [1:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_address0;
output   p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_ce0;
input  [15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_q0;
output  [6:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_address0;
output   p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_ce0;
input  [15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_q0;
output  [1:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_address0;
output   p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_ce0;
input  [15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_q0;
output  [6:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_address0;
output   p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_ce0;
input  [15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_q0;
output  [1:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_address0;
output   p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_ce0;
input  [15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_q0;
output  [6:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_address0;
output   p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_ce0;
input  [15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_q0;
output  [1:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_address0;
output   p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_ce0;
input  [15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_q0;
output  [6:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_address0;
output   p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_ce0;
input  [15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_q0;
output  [1:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_address0;
output   p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_ce0;
input  [15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_q0;
output  [6:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_address0;
output   p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_ce0;
input  [15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_q0;
output  [1:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_address0;
output   p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_ce0;
input  [15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_q0;
output  [6:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_address0;
output   p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_ce0;
input  [15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_q0;

reg ap_idle;
reg out_stream_TVALID;
reg SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_ce0;
reg SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce0;
reg SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_ce0;
reg SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce0;
reg SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_ce0;
reg SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce0;
reg SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_ce0;
reg SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce0;
reg SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_ce0;
reg SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce0;
reg SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_ce0;
reg SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce0;
reg SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_ce0;
reg SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce0;
reg SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_ce0;
reg SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce0;
reg SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_ce0;
reg SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce0;
reg SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_ce0;
reg SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce0;
reg p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_ce0;
reg p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce0;
reg p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_ce0;
reg p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce0;
reg p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_ce0;
reg p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce0;
reg p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_ce0;
reg p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce0;
reg p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_ce0;
reg p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce0;
reg p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_ce0;
reg p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce0;
reg p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_ce0;
reg p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_ce0;
reg p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_ce0;
reg p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_ce0;
reg p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_ce0;
reg p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_ce0;
reg p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_ce0;
reg p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_ce0;
reg p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_ce0;
reg p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_ce0;
reg p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_ce0;
reg p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_ce0;
reg p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_ce0;
reg p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_ce0;
reg p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_ce0;
reg p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_ce0;
reg p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_ce0;
reg p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_ce0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_idle_pp0;
reg   [0:0] icmp_ln160_1_reg_1577;
reg   [0:0] icmp_ln160_1_reg_1577_pp0_iter9_reg;
reg    ap_block_state11_pp0_stage0_iter10;
reg    ap_block_state11_io;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln156_fu_888_p2;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    out_stream_TDATA_blk_n;
wire    ap_block_pp0_stage0;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln160_fu_911_p2;
reg   [0:0] icmp_ln160_reg_1562;
reg   [0:0] icmp_ln160_reg_1562_pp0_iter2_reg;
reg   [0:0] icmp_ln160_reg_1562_pp0_iter3_reg;
reg   [0:0] icmp_ln160_reg_1562_pp0_iter4_reg;
reg   [0:0] icmp_ln160_reg_1562_pp0_iter5_reg;
reg   [0:0] icmp_ln160_reg_1562_pp0_iter6_reg;
reg   [0:0] icmp_ln160_reg_1562_pp0_iter7_reg;
reg   [0:0] icmp_ln160_reg_1562_pp0_iter8_reg;
wire   [1:0] select_ln156_fu_917_p3;
reg   [1:0] select_ln156_reg_1567;
wire   [6:0] add_ln163_24_fu_959_p2;
reg   [6:0] add_ln163_24_reg_1572;
wire   [0:0] icmp_ln160_1_fu_971_p2;
reg   [0:0] icmp_ln160_1_reg_1577_pp0_iter2_reg;
reg   [0:0] icmp_ln160_1_reg_1577_pp0_iter3_reg;
reg   [0:0] icmp_ln160_1_reg_1577_pp0_iter4_reg;
reg   [0:0] icmp_ln160_1_reg_1577_pp0_iter5_reg;
reg   [0:0] icmp_ln160_1_reg_1577_pp0_iter6_reg;
reg   [0:0] icmp_ln160_1_reg_1577_pp0_iter7_reg;
reg   [0:0] icmp_ln160_1_reg_1577_pp0_iter8_reg;
wire   [0:0] valOut_last_fu_987_p2;
reg   [0:0] valOut_last_reg_1581;
reg   [0:0] valOut_last_reg_1581_pp0_iter2_reg;
reg   [0:0] valOut_last_reg_1581_pp0_iter3_reg;
reg   [0:0] valOut_last_reg_1581_pp0_iter4_reg;
reg   [0:0] valOut_last_reg_1581_pp0_iter5_reg;
reg   [0:0] valOut_last_reg_1581_pp0_iter6_reg;
reg   [0:0] valOut_last_reg_1581_pp0_iter7_reg;
reg   [0:0] valOut_last_reg_1581_pp0_iter8_reg;
reg   [0:0] valOut_last_reg_1581_pp0_iter9_reg;
wire   [63:0] zext_ln160_fu_1008_p1;
reg   [63:0] zext_ln160_reg_1586;
reg   [63:0] zext_ln160_reg_1586_pp0_iter3_reg;
wire   [63:0] zext_ln163_1_fu_1017_p1;
reg   [63:0] zext_ln163_1_reg_1619;
reg   [63:0] zext_ln163_1_reg_1619_pp0_iter3_reg;
reg  signed [15:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_load_reg_1842;
reg  signed [15:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_load_reg_1847;
reg  signed [15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_load_reg_1862;
reg  signed [15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_load_reg_1867;
reg  signed [15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_load_reg_1882;
reg  signed [15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_load_reg_1887;
reg  signed [15:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_load_reg_1942;
reg  signed [15:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_load_reg_1947;
reg  signed [15:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_load_reg_1962;
reg  signed [15:0] SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_load_reg_1967;
reg  signed [15:0] SMM_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_43_reg_2002;
reg  signed [15:0] SMM_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_44_reg_2007;
reg  signed [15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_load_reg_2022;
reg  signed [15:0] p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_load_reg_2027;
reg  signed [15:0] SMM_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_49_reg_2052;
reg  signed [15:0] SMM_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_50_reg_2057;
reg  signed [15:0] SMM_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_53_reg_2072;
reg  signed [15:0] SMM_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_54_reg_2077;
wire   [31:0] mul_ln163_3_fu_1140_p2;
reg  signed [31:0] mul_ln163_3_reg_2092;
wire   [31:0] mul_ln163_12_fu_1146_p2;
reg  signed [31:0] mul_ln163_12_reg_2097;
wire   [31:0] mul_ln163_24_fu_1152_p2;
reg  signed [31:0] mul_ln163_24_reg_2102;
wire   [31:0] mul_ln163_1_fu_1226_p2;
reg  signed [31:0] mul_ln163_1_reg_2147;
wire   [31:0] mul_ln163_2_fu_1232_p2;
reg  signed [31:0] mul_ln163_2_reg_2152;
wire   [31:0] mul_ln163_5_fu_1238_p2;
reg  signed [31:0] mul_ln163_5_reg_2157;
wire   [31:0] mul_ln163_10_fu_1244_p2;
reg  signed [31:0] mul_ln163_10_reg_2162;
wire   [31:0] mul_ln163_22_fu_1250_p2;
reg  signed [31:0] mul_ln163_22_reg_2167;
wire   [31:0] mul_ln163_23_fu_1256_p2;
reg  signed [31:0] mul_ln163_23_reg_2172;
wire   [31:0] grp_fu_1394_p3;
wire   [31:0] grp_fu_1401_p3;
wire   [31:0] grp_fu_1387_p3;
wire   [31:0] grp_fu_1415_p3;
wire   [31:0] grp_fu_1437_p3;
(* use_dsp48 = "no" *) wire   [31:0] add_ln163_9_fu_1262_p2;
reg   [31:0] add_ln163_9_reg_2202;
wire   [31:0] grp_fu_1408_p3;
wire   [31:0] grp_fu_1422_p3;
(* use_dsp48 = "no" *) wire   [31:0] add_ln163_21_fu_1270_p2;
reg   [31:0] add_ln163_21_reg_2217;
wire   [31:0] add_ln163_10_fu_1279_p2;
reg   [31:0] add_ln163_10_reg_2222;
wire   [31:0] add_ln163_22_fu_1288_p2;
reg   [31:0] add_ln163_22_reg_2227;
wire   [31:0] sum_1_fu_1307_p2;
reg   [31:0] sum_1_reg_2232;
reg   [0:0] tmp_reg_2237;
reg   [16:0] tmp_5_reg_2242;
reg   [31:0] sum_fu_174;
wire    ap_loop_init;
reg   [1:0] ic_fu_178;
wire   [1:0] add_ln160_fu_965_p2;
reg   [31:0] ib_fu_182;
wire   [31:0] select_ln156_2_fu_925_p3;
reg   [33:0] indvar_flatten6_fu_186;
wire   [33:0] add_ln156_1_fu_893_p2;
reg    ap_block_pp0_stage0_01001;
wire   [31:0] add_ln156_fu_905_p2;
wire   [4:0] trunc_ln156_fu_933_p1;
wire   [6:0] tmp_3_fu_941_p3;
wire   [6:0] trunc_ln163_fu_937_p1;
wire   [6:0] sub_ln163_fu_949_p2;
wire   [6:0] zext_ln163_fu_955_p1;
wire   [0:0] icmp_ln168_fu_977_p2;
wire   [0:0] or_ln168_1_fu_982_p2;
wire  signed [31:0] add_ln163_9_fu_1262_p0;
wire   [31:0] grp_fu_1444_p3;
wire  signed [31:0] add_ln163_9_fu_1262_p1;
wire   [31:0] grp_fu_1462_p3;
wire  signed [31:0] grp_fu_1471_p3;
wire  signed [31:0] grp_fu_1429_p3;
(* use_dsp48 = "no" *) wire   [31:0] add_ln163_20_fu_1266_p2;
wire  signed [31:0] add_ln163_21_fu_1270_p1;
wire   [31:0] grp_fu_1453_p3;
wire  signed [31:0] add_ln163_4_fu_1275_p0;
wire   [31:0] grp_fu_1479_p3;
wire  signed [31:0] add_ln163_4_fu_1275_p1;
wire   [31:0] grp_fu_1497_p3;
(* use_dsp48 = "no" *) wire   [31:0] add_ln163_4_fu_1275_p2;
wire  signed [31:0] add_ln163_15_fu_1284_p0;
wire   [31:0] grp_fu_1488_p3;
wire  signed [31:0] add_ln163_15_fu_1284_p1;
wire   [31:0] grp_fu_1506_p3;
(* use_dsp48 = "no" *) wire   [31:0] add_ln163_15_fu_1284_p2;
wire   [31:0] select_ln156_1_fu_1296_p3;
wire   [31:0] add_ln163_23_fu_1303_p2;
wire   [31:0] sub_ln166_fu_1336_p2;
wire   [16:0] tmp_4_fu_1341_p4;
wire   [17:0] zext_ln166_fu_1351_p1;
wire   [17:0] sub_ln166_1_fu_1355_p2;
wire   [17:0] zext_ln166_1_fu_1361_p1;
wire   [17:0] output_data_fu_1364_p3;
wire  signed [31:0] sext_ln166_fu_1371_p1;
wire   [32:0] tmp_1_fu_1375_p3;
reg    grp_fu_1387_ce;
reg    grp_fu_1394_ce;
reg    grp_fu_1401_ce;
reg    grp_fu_1408_ce;
reg    grp_fu_1415_ce;
reg    grp_fu_1422_ce;
reg    grp_fu_1429_ce;
reg    grp_fu_1437_ce;
reg    grp_fu_1444_ce;
reg    grp_fu_1453_ce;
reg    grp_fu_1462_ce;
reg    grp_fu_1471_ce;
reg    grp_fu_1479_ce;
reg    grp_fu_1488_ce;
reg    grp_fu_1497_ce;
reg    grp_fu_1506_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 sum_fu_174 = 32'd0;
#0 ic_fu_178 = 2'd0;
#0 ib_fu_182 = 32'd0;
#0 indvar_flatten6_fu_186 = 34'd0;
#0 ap_done_reg = 1'b0;
end

SMM_CIF_0_1_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U28(
    .din0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_load_reg_1867),
    .din1(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_load_reg_1862),
    .dout(mul_ln163_3_fu_1140_p2)
);

SMM_CIF_0_1_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U29(
    .din0(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_load_reg_1847),
    .din1(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_load_reg_1842),
    .dout(mul_ln163_12_fu_1146_p2)
);

SMM_CIF_0_1_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U30(
    .din0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_load_reg_1887),
    .din1(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_load_reg_1882),
    .dout(mul_ln163_24_fu_1152_p2)
);

SMM_CIF_0_1_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U31(
    .din0(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_load_reg_1967),
    .din1(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_load_reg_1962),
    .dout(mul_ln163_1_fu_1226_p2)
);

SMM_CIF_0_1_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U32(
    .din0(SMM_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_54_reg_2077),
    .din1(SMM_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_53_reg_2072),
    .dout(mul_ln163_2_fu_1232_p2)
);

SMM_CIF_0_1_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U33(
    .din0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_load_reg_2027),
    .din1(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_load_reg_2022),
    .dout(mul_ln163_5_fu_1238_p2)
);

SMM_CIF_0_1_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U34(
    .din0(SMM_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_44_reg_2007),
    .din1(SMM_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_43_reg_2002),
    .dout(mul_ln163_10_fu_1244_p2)
);

SMM_CIF_0_1_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U35(
    .din0(SMM_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_50_reg_2057),
    .din1(SMM_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_49_reg_2052),
    .dout(mul_ln163_22_fu_1250_p2)
);

SMM_CIF_0_1_mul_16s_16s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
mul_16s_16s_32_1_1_U36(
    .din0(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_load_reg_1947),
    .din1(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_load_reg_1942),
    .dout(mul_ln163_23_fu_1256_p2)
);

SMM_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_16s_16s_32s_32_4_1_U37(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_q0),
    .din1(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_q0),
    .din2(mul_ln163_24_reg_2102),
    .ce(grp_fu_1387_ce),
    .dout(grp_fu_1387_p3)
);

SMM_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_16s_16s_32s_32_4_1_U38(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_q0),
    .din1(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_q0),
    .din2(mul_ln163_12_reg_2097),
    .ce(grp_fu_1394_ce),
    .dout(grp_fu_1394_p3)
);

SMM_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_16s_16s_32s_32_4_1_U39(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_q0),
    .din1(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_q0),
    .din2(mul_ln163_3_reg_2092),
    .ce(grp_fu_1401_ce),
    .dout(grp_fu_1401_p3)
);

SMM_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_16s_16s_32s_32_4_1_U40(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_q0),
    .din1(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_q0),
    .din2(mul_ln163_10_reg_2162),
    .ce(grp_fu_1408_ce),
    .dout(grp_fu_1408_p3)
);

SMM_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_16s_16s_32s_32_4_1_U41(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_q0),
    .din1(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_q0),
    .din2(mul_ln163_23_reg_2172),
    .ce(grp_fu_1415_ce),
    .dout(grp_fu_1415_p3)
);

SMM_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_16s_16s_32s_32_4_1_U42(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_q0),
    .din1(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_q0),
    .din2(mul_ln163_5_reg_2157),
    .ce(grp_fu_1422_ce),
    .dout(grp_fu_1422_p3)
);

SMM_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_16s_16s_32s_32_4_1_U43(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_q0),
    .din1(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_q0),
    .din2(mul_ln163_22_reg_2167),
    .ce(grp_fu_1429_ce),
    .dout(grp_fu_1429_p3)
);

SMM_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_16s_16s_32s_32_4_1_U44(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_q0),
    .din1(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_q0),
    .din2(mul_ln163_1_reg_2147),
    .ce(grp_fu_1437_ce),
    .dout(grp_fu_1437_p3)
);

SMM_CIF_0_1_mac_muladd_16s_16s_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_16s_16s_32ns_32_4_1_U45(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_q0),
    .din1(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_q0),
    .din2(grp_fu_1401_p3),
    .ce(grp_fu_1444_ce),
    .dout(grp_fu_1444_p3)
);

SMM_CIF_0_1_mac_muladd_16s_16s_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_16s_16s_32ns_32_4_1_U46(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_q0),
    .din1(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_q0),
    .din2(grp_fu_1387_p3),
    .ce(grp_fu_1453_ce),
    .dout(grp_fu_1453_p3)
);

SMM_CIF_0_1_mac_muladd_16s_16s_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_16s_16s_32ns_32_4_1_U47(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_q0),
    .din1(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_q0),
    .din2(grp_fu_1394_p3),
    .ce(grp_fu_1462_ce),
    .dout(grp_fu_1462_p3)
);

SMM_CIF_0_1_mac_muladd_16s_16s_32s_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_16s_16s_32s_32_4_1_U48(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_q0),
    .din1(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_q0),
    .din2(mul_ln163_2_reg_2152),
    .ce(grp_fu_1471_ce),
    .dout(grp_fu_1471_p3)
);

SMM_CIF_0_1_mac_muladd_16s_16s_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_16s_16s_32ns_32_4_1_U49(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_q0),
    .din1(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_q0),
    .din2(grp_fu_1437_p3),
    .ce(grp_fu_1479_ce),
    .dout(grp_fu_1479_p3)
);

SMM_CIF_0_1_mac_muladd_16s_16s_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_16s_16s_32ns_32_4_1_U50(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_q0),
    .din1(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_q0),
    .din2(grp_fu_1422_p3),
    .ce(grp_fu_1488_ce),
    .dout(grp_fu_1488_p3)
);

SMM_CIF_0_1_mac_muladd_16s_16s_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_16s_16s_32ns_32_4_1_U51(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_q0),
    .din1(SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_q0),
    .din2(grp_fu_1415_p3),
    .ce(grp_fu_1497_ce),
    .dout(grp_fu_1497_p3)
);

SMM_CIF_0_1_mac_muladd_16s_16s_32ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mac_muladd_16s_16s_32ns_32_4_1_U52(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_q0),
    .din1(p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_q0),
    .din2(grp_fu_1408_p3),
    .ce(grp_fu_1506_ce),
    .dout(grp_fu_1506_p3)
);

SMM_CIF_0_1_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter1_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter9_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            ib_fu_182 <= 32'd0;
        end else if (((icmp_ln156_fu_888_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            ib_fu_182 <= select_ln156_2_fu_925_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            ic_fu_178 <= 2'd0;
        end else if (((icmp_ln156_fu_888_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            ic_fu_178 <= add_ln160_fu_965_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            indvar_flatten6_fu_186 <= 34'd0;
        end else if (((icmp_ln156_fu_888_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            indvar_flatten6_fu_186 <= add_ln156_1_fu_893_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            sum_fu_174 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter9 == 1'b1)) begin
            sum_fu_174 <= sum_1_fu_1307_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        SMM_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_43_reg_2002 <= p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_q0;
        SMM_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_49_reg_2052 <= p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_q0;
        SMM_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_A_53_reg_2072 <= p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_q0;
        SMM_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_44_reg_2007 <= p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_q0;
        SMM_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_50_reg_2057 <= p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_q0;
        SMM_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_54_reg_2077 <= p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_q0;
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_load_reg_1942 <= SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_q0;
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_load_reg_1962 <= SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_q0;
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_load_reg_1842 <= SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_q0;
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_load_reg_1947 <= SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_q0;
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_load_reg_1967 <= SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_q0;
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_load_reg_1847 <= SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_q0;
        add_ln163_10_reg_2222 <= add_ln163_10_fu_1279_p2;
        add_ln163_21_reg_2217 <= add_ln163_21_fu_1270_p2;
        add_ln163_22_reg_2227 <= add_ln163_22_fu_1288_p2;
        add_ln163_9_reg_2202 <= add_ln163_9_fu_1262_p2;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        icmp_ln160_1_reg_1577_pp0_iter2_reg <= icmp_ln160_1_reg_1577;
        icmp_ln160_1_reg_1577_pp0_iter3_reg <= icmp_ln160_1_reg_1577_pp0_iter2_reg;
        icmp_ln160_1_reg_1577_pp0_iter4_reg <= icmp_ln160_1_reg_1577_pp0_iter3_reg;
        icmp_ln160_1_reg_1577_pp0_iter5_reg <= icmp_ln160_1_reg_1577_pp0_iter4_reg;
        icmp_ln160_1_reg_1577_pp0_iter6_reg <= icmp_ln160_1_reg_1577_pp0_iter5_reg;
        icmp_ln160_1_reg_1577_pp0_iter7_reg <= icmp_ln160_1_reg_1577_pp0_iter6_reg;
        icmp_ln160_1_reg_1577_pp0_iter8_reg <= icmp_ln160_1_reg_1577_pp0_iter7_reg;
        icmp_ln160_1_reg_1577_pp0_iter9_reg <= icmp_ln160_1_reg_1577_pp0_iter8_reg;
        icmp_ln160_reg_1562_pp0_iter2_reg <= icmp_ln160_reg_1562;
        icmp_ln160_reg_1562_pp0_iter3_reg <= icmp_ln160_reg_1562_pp0_iter2_reg;
        icmp_ln160_reg_1562_pp0_iter4_reg <= icmp_ln160_reg_1562_pp0_iter3_reg;
        icmp_ln160_reg_1562_pp0_iter5_reg <= icmp_ln160_reg_1562_pp0_iter4_reg;
        icmp_ln160_reg_1562_pp0_iter6_reg <= icmp_ln160_reg_1562_pp0_iter5_reg;
        icmp_ln160_reg_1562_pp0_iter7_reg <= icmp_ln160_reg_1562_pp0_iter6_reg;
        icmp_ln160_reg_1562_pp0_iter8_reg <= icmp_ln160_reg_1562_pp0_iter7_reg;
        mul_ln163_10_reg_2162 <= mul_ln163_10_fu_1244_p2;
        mul_ln163_12_reg_2097 <= mul_ln163_12_fu_1146_p2;
        mul_ln163_1_reg_2147 <= mul_ln163_1_fu_1226_p2;
        mul_ln163_22_reg_2167 <= mul_ln163_22_fu_1250_p2;
        mul_ln163_23_reg_2172 <= mul_ln163_23_fu_1256_p2;
        mul_ln163_24_reg_2102 <= mul_ln163_24_fu_1152_p2;
        mul_ln163_2_reg_2152 <= mul_ln163_2_fu_1232_p2;
        mul_ln163_3_reg_2092 <= mul_ln163_3_fu_1140_p2;
        mul_ln163_5_reg_2157 <= mul_ln163_5_fu_1238_p2;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_load_reg_1862 <= p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_q0;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_load_reg_2022 <= p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_q0;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_load_reg_1882 <= p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_q0;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_load_reg_1867 <= p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_q0;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_load_reg_2027 <= p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_q0;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_load_reg_1887 <= p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_q0;
        sum_1_reg_2232 <= sum_1_fu_1307_p2;
        tmp_5_reg_2242 <= {{sum_1_fu_1307_p2[31:15]}};
        tmp_reg_2237 <= sum_1_fu_1307_p2[32'd31];
        valOut_last_reg_1581_pp0_iter2_reg <= valOut_last_reg_1581;
        valOut_last_reg_1581_pp0_iter3_reg <= valOut_last_reg_1581_pp0_iter2_reg;
        valOut_last_reg_1581_pp0_iter4_reg <= valOut_last_reg_1581_pp0_iter3_reg;
        valOut_last_reg_1581_pp0_iter5_reg <= valOut_last_reg_1581_pp0_iter4_reg;
        valOut_last_reg_1581_pp0_iter6_reg <= valOut_last_reg_1581_pp0_iter5_reg;
        valOut_last_reg_1581_pp0_iter7_reg <= valOut_last_reg_1581_pp0_iter6_reg;
        valOut_last_reg_1581_pp0_iter8_reg <= valOut_last_reg_1581_pp0_iter7_reg;
        valOut_last_reg_1581_pp0_iter9_reg <= valOut_last_reg_1581_pp0_iter8_reg;
        zext_ln160_reg_1586[1 : 0] <= zext_ln160_fu_1008_p1[1 : 0];
        zext_ln160_reg_1586_pp0_iter3_reg[1 : 0] <= zext_ln160_reg_1586[1 : 0];
        zext_ln163_1_reg_1619[6 : 0] <= zext_ln163_1_fu_1017_p1[6 : 0];
        zext_ln163_1_reg_1619_pp0_iter3_reg[6 : 0] <= zext_ln163_1_reg_1619[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln163_24_reg_1572 <= add_ln163_24_fu_959_p2;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
        icmp_ln160_1_reg_1577 <= icmp_ln160_1_fu_971_p2;
        icmp_ln160_reg_1562 <= icmp_ln160_fu_911_p2;
        select_ln156_reg_1567 <= select_ln156_fu_917_p3;
        valOut_last_reg_1581 <= valOut_last_fu_987_p2;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_ce0 = 1'b1;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_ce0 = 1'b1;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_ce0 = 1'b1;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_ce0 = 1'b1;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_ce0 = 1'b1;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_ce0 = 1'b1;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_ce0 = 1'b1;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_ce0 = 1'b1;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_ce0 = 1'b1;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_ce0 = 1'b1;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce0 = 1'b1;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce0 = 1'b1;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce0 = 1'b1;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce0 = 1'b1;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce0 = 1'b1;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce0 = 1'b1;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce0 = 1'b1;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce0 = 1'b1;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce0 = 1'b1;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce0 = 1'b1;
    end else begin
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln156_fu_888_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter9_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1387_ce = 1'b1;
    end else begin
        grp_fu_1387_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1394_ce = 1'b1;
    end else begin
        grp_fu_1394_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1401_ce = 1'b1;
    end else begin
        grp_fu_1401_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1408_ce = 1'b1;
    end else begin
        grp_fu_1408_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1415_ce = 1'b1;
    end else begin
        grp_fu_1415_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1422_ce = 1'b1;
    end else begin
        grp_fu_1422_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1429_ce = 1'b1;
    end else begin
        grp_fu_1429_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1437_ce = 1'b1;
    end else begin
        grp_fu_1437_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1444_ce = 1'b1;
    end else begin
        grp_fu_1444_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1453_ce = 1'b1;
    end else begin
        grp_fu_1453_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1462_ce = 1'b1;
    end else begin
        grp_fu_1462_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1471_ce = 1'b1;
    end else begin
        grp_fu_1471_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1479_ce = 1'b1;
    end else begin
        grp_fu_1479_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1488_ce = 1'b1;
    end else begin
        grp_fu_1488_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1497_ce = 1'b1;
    end else begin
        grp_fu_1497_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1506_ce = 1'b1;
    end else begin
        grp_fu_1506_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (icmp_ln160_1_reg_1577_pp0_iter9_reg == 1'd1) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        out_stream_TDATA_blk_n = out_stream_TREADY;
    end else begin
        out_stream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln160_1_reg_1577_pp0_iter9_reg == 1'd1) & (ap_enable_reg_pp0_iter10 == 1'b1))) begin
        out_stream_TVALID = 1'b1;
    end else begin
        out_stream_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_ce0 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_ce0 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_ce0 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_ce0 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_ce0 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_ce0 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_ce0 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_ce0 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_ce0 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_ce0 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_ce0 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_ce0 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_ce0 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_ce0 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_ce0 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce0 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce0 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce0 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce0 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce0 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce0 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_ce0 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_ce0 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_ce0 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_ce0 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_ce0 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_ce0 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_ce0 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_ce0 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_ce0 = 1'b1;
    end else begin
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_address0 = zext_ln160_reg_1586;

assign SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_address0 = zext_ln160_reg_1586;

assign SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_address0 = zext_ln160_reg_1586_pp0_iter3_reg;

assign SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_address0 = zext_ln160_reg_1586;

assign SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_address0 = zext_ln160_reg_1586;

assign SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_address0 = zext_ln160_reg_1586;

assign SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_address0 = zext_ln160_fu_1008_p1;

assign SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_address0 = zext_ln160_fu_1008_p1;

assign SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_address0 = zext_ln160_reg_1586;

assign SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_address0 = zext_ln160_reg_1586_pp0_iter3_reg;

assign SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_address0 = zext_ln163_1_reg_1619;

assign SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_address0 = zext_ln163_1_reg_1619;

assign SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_address0 = zext_ln163_1_reg_1619_pp0_iter3_reg;

assign SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_address0 = zext_ln163_1_reg_1619;

assign SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_address0 = zext_ln163_1_reg_1619;

assign SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_address0 = zext_ln163_1_reg_1619;

assign SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_address0 = zext_ln163_1_fu_1017_p1;

assign SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_address0 = zext_ln163_1_fu_1017_p1;

assign SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_address0 = zext_ln163_1_reg_1619;

assign SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_address0 = zext_ln163_1_reg_1619_pp0_iter3_reg;

assign add_ln156_1_fu_893_p2 = (indvar_flatten6_fu_186 + 34'd1);

assign add_ln156_fu_905_p2 = (ib_fu_182 + 32'd1);

assign add_ln160_fu_965_p2 = (select_ln156_fu_917_p3 + 2'd1);

assign add_ln163_10_fu_1279_p2 = (add_ln163_9_reg_2202 + add_ln163_4_fu_1275_p2);

assign add_ln163_15_fu_1284_p0 = grp_fu_1488_p3;

assign add_ln163_15_fu_1284_p1 = grp_fu_1506_p3;

assign add_ln163_15_fu_1284_p2 = ($signed(add_ln163_15_fu_1284_p0) + $signed(add_ln163_15_fu_1284_p1));

assign add_ln163_20_fu_1266_p2 = ($signed(grp_fu_1471_p3) + $signed(grp_fu_1429_p3));

assign add_ln163_21_fu_1270_p1 = grp_fu_1453_p3;

assign add_ln163_21_fu_1270_p2 = ($signed(add_ln163_20_fu_1266_p2) + $signed(add_ln163_21_fu_1270_p1));

assign add_ln163_22_fu_1288_p2 = (add_ln163_21_reg_2217 + add_ln163_15_fu_1284_p2);

assign add_ln163_23_fu_1303_p2 = (add_ln163_22_reg_2227 + add_ln163_10_reg_2222);

assign add_ln163_24_fu_959_p2 = (sub_ln163_fu_949_p2 + zext_ln163_fu_955_p1);

assign add_ln163_4_fu_1275_p0 = grp_fu_1479_p3;

assign add_ln163_4_fu_1275_p1 = grp_fu_1497_p3;

assign add_ln163_4_fu_1275_p2 = ($signed(add_ln163_4_fu_1275_p0) + $signed(add_ln163_4_fu_1275_p1));

assign add_ln163_9_fu_1262_p0 = grp_fu_1444_p3;

assign add_ln163_9_fu_1262_p1 = grp_fu_1462_p3;

assign add_ln163_9_fu_1262_p2 = ($signed(add_ln163_9_fu_1262_p0) + $signed(add_ln163_9_fu_1262_p1));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_block_state11_pp0_stage0_iter10));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter10 == 1'b1) & ((1'b1 == ap_block_state11_io) | (1'b1 == ap_block_state11_pp0_stage0_iter10)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter10 == 1'b1) & ((1'b1 == ap_block_state11_io) | (1'b1 == ap_block_state11_pp0_stage0_iter10)));
end

always @ (*) begin
    ap_block_state11_io = ((icmp_ln160_1_reg_1577_pp0_iter9_reg == 1'd1) & (out_stream_TREADY == 1'b0));
end

always @ (*) begin
    ap_block_state11_pp0_stage0_iter10 = ((icmp_ln160_1_reg_1577_pp0_iter9_reg == 1'd1) & (out_stream_TREADY == 1'b0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter1_stage0;

assign icmp_ln156_fu_888_p2 = ((indvar_flatten6_fu_186 == bound4) ? 1'b1 : 1'b0);

assign icmp_ln160_1_fu_971_p2 = ((add_ln160_fu_965_p2 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln160_fu_911_p2 = ((ic_fu_178 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln168_fu_977_p2 = ((select_ln156_2_fu_925_p3 != sub151) ? 1'b1 : 1'b0);

assign or_ln168_1_fu_982_p2 = (or_ln168 | icmp_ln168_fu_977_p2);

assign out_stream_TDATA = tmp_1_fu_1375_p3;

assign output_data_fu_1364_p3 = ((tmp_reg_2237[0:0] == 1'b1) ? sub_ln166_1_fu_1355_p2 : zext_ln166_1_fu_1361_p1);

assign p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_address0 = zext_ln160_fu_1008_p1;

assign p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_address0 = zext_ln160_fu_1008_p1;

assign p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_address0 = zext_ln160_reg_1586_pp0_iter3_reg;

assign p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_address0 = zext_ln160_reg_1586;

assign p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_address0 = zext_ln160_reg_1586;

assign p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_address0 = zext_ln160_reg_1586_pp0_iter3_reg;

assign p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_address0 = zext_ln160_reg_1586;

assign p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_address0 = zext_ln160_reg_1586;

assign p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_address0 = zext_ln160_reg_1586;

assign p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_address0 = zext_ln160_fu_1008_p1;

assign p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_address0 = zext_ln160_fu_1008_p1;

assign p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_address0 = zext_ln160_reg_1586;

assign p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_address0 = zext_ln160_reg_1586;

assign p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_address0 = zext_ln160_reg_1586;

assign p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_address0 = zext_ln160_reg_1586;

assign p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_address0 = zext_ln163_1_fu_1017_p1;

assign p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_address0 = zext_ln163_1_fu_1017_p1;

assign p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_address0 = zext_ln163_1_reg_1619_pp0_iter3_reg;

assign p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_address0 = zext_ln163_1_reg_1619;

assign p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_address0 = zext_ln163_1_reg_1619;

assign p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_address0 = zext_ln163_1_reg_1619_pp0_iter3_reg;

assign p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_address0 = zext_ln163_1_reg_1619;

assign p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_address0 = zext_ln163_1_reg_1619;

assign p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_address0 = zext_ln163_1_reg_1619;

assign p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_address0 = zext_ln163_1_fu_1017_p1;

assign p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_address0 = zext_ln163_1_fu_1017_p1;

assign p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_address0 = zext_ln163_1_reg_1619;

assign p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_address0 = zext_ln163_1_reg_1619;

assign p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_address0 = zext_ln163_1_reg_1619;

assign p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_address0 = zext_ln163_1_reg_1619;

assign select_ln156_1_fu_1296_p3 = ((icmp_ln160_reg_1562_pp0_iter8_reg[0:0] == 1'b1) ? 32'd0 : sum_fu_174);

assign select_ln156_2_fu_925_p3 = ((icmp_ln160_fu_911_p2[0:0] == 1'b1) ? add_ln156_fu_905_p2 : ib_fu_182);

assign select_ln156_fu_917_p3 = ((icmp_ln160_fu_911_p2[0:0] == 1'b1) ? 2'd0 : ic_fu_178);

assign sext_ln166_fu_1371_p1 = $signed(output_data_fu_1364_p3);

assign sub_ln163_fu_949_p2 = (tmp_3_fu_941_p3 - trunc_ln163_fu_937_p1);

assign sub_ln166_1_fu_1355_p2 = (18'd0 - zext_ln166_fu_1351_p1);

assign sub_ln166_fu_1336_p2 = (32'd0 - sum_1_reg_2232);

assign sum_1_fu_1307_p2 = (select_ln156_1_fu_1296_p3 + add_ln163_23_fu_1303_p2);

assign tmp_1_fu_1375_p3 = {{valOut_last_reg_1581_pp0_iter9_reg}, {sext_ln166_fu_1371_p1}};

assign tmp_3_fu_941_p3 = {{trunc_ln156_fu_933_p1}, {2'd0}};

assign tmp_4_fu_1341_p4 = {{sub_ln166_fu_1336_p2[31:15]}};

assign trunc_ln156_fu_933_p1 = select_ln156_2_fu_925_p3[4:0];

assign trunc_ln163_fu_937_p1 = select_ln156_2_fu_925_p3[6:0];

assign valOut_last_fu_987_p2 = (or_ln168_1_fu_982_p2 ^ 1'd1);

assign zext_ln160_fu_1008_p1 = select_ln156_reg_1567;

assign zext_ln163_1_fu_1017_p1 = add_ln163_24_reg_1572;

assign zext_ln163_fu_955_p1 = select_ln156_fu_917_p3;

assign zext_ln166_1_fu_1361_p1 = tmp_5_reg_2242;

assign zext_ln166_fu_1351_p1 = tmp_4_fu_1341_p4;

always @ (posedge ap_clk) begin
    zext_ln160_reg_1586[63:2] <= 62'b00000000000000000000000000000000000000000000000000000000000000;
    zext_ln160_reg_1586_pp0_iter3_reg[63:2] <= 62'b00000000000000000000000000000000000000000000000000000000000000;
    zext_ln163_1_reg_1619[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    zext_ln163_1_reg_1619_pp0_iter3_reg[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
end

endmodule //SMM_CIF_0_1_SMM_CIF_0_1_Pipeline_L2_L3
