<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: G Pages: 1 -->
<svg width="4234pt" height="684pt"
 viewBox="0.00 0.00 4234.16 684.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 680)">
<title>G</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-680 4230.16,-680 4230.16,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 4206,-8 4206,-8 4212,-8 4218,-14 4218,-20 4218,-20 4218,-656 4218,-656 4218,-662 4212,-668 4206,-668 4206,-668 20,-668 20,-668 14,-668 8,-662 8,-656 8,-656 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="2113" y="-652.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="2113" y="-637.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_system</title>
<g id="a_clust2"><a xlink:title="cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=false&#10;init_param=0&#10;kvm_vm=Null&#10;m5ops_base=4294901760&#10;mem_mode=timing&#10;mem_ranges=0:8589934592&#10;memories=system.mem_ctrls&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=system.redirect_paths0 system.redirect_paths1 system.redirect_paths2&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=system.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 4198,-16 4198,-16 4204,-16 4210,-22 4210,-28 4210,-28 4210,-610 4210,-610 4210,-616 4204,-622 4198,-622 4198,-622 28,-622 28,-622 22,-622 16,-616 16,-610 16,-610 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="2113" y="-606.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="2113" y="-591.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust4" class="cluster">
<title>cluster_system_cpu0</title>
<g id="a_clust4"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu0.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=0&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu0.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu0.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu0.interrupts&#10;isa=system.cpu0.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu0.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu0.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu0.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M2727,-24C2727,-24 3592,-24 3592,-24 3598,-24 3604,-30 3604,-36 3604,-36 3604,-380 3604,-380 3604,-386 3598,-392 3592,-392 3592,-392 2727,-392 2727,-392 2721,-392 2715,-386 2715,-380 2715,-380 2715,-36 2715,-36 2715,-30 2721,-24 2727,-24"/>
<text text-anchor="middle" x="3159.5" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu0 </text>
<text text-anchor="middle" x="3159.5" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: O3CPU</text>
</a>
</g>
</g>
<g id="clust65" class="cluster">
<title>cluster_system_cpu0_mmu</title>
<g id="a_clust65"><a xlink:title="dtb=system.cpu0.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu0.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M3250,-147C3250,-147 3584,-147 3584,-147 3590,-147 3596,-153 3596,-159 3596,-159 3596,-334 3596,-334 3596,-340 3590,-346 3584,-346 3584,-346 3250,-346 3250,-346 3244,-346 3238,-340 3238,-334 3238,-334 3238,-159 3238,-159 3238,-153 3244,-147 3250,-147"/>
<text text-anchor="middle" x="3417" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="3417" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust66" class="cluster">
<title>cluster_system_cpu0_mmu_itb</title>
<g id="a_clust66"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu0.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M3258,-155C3258,-155 3401,-155 3401,-155 3407,-155 3413,-161 3413,-167 3413,-167 3413,-288 3413,-288 3413,-294 3407,-300 3401,-300 3401,-300 3258,-300 3258,-300 3252,-300 3246,-294 3246,-288 3246,-288 3246,-167 3246,-167 3246,-161 3252,-155 3258,-155"/>
<text text-anchor="middle" x="3329.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="3329.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust67" class="cluster">
<title>cluster_system_cpu0_mmu_itb_walker</title>
<g id="a_clust67"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu0.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M3266,-163C3266,-163 3393,-163 3393,-163 3399,-163 3405,-169 3405,-175 3405,-175 3405,-242 3405,-242 3405,-248 3399,-254 3393,-254 3393,-254 3266,-254 3266,-254 3260,-254 3254,-248 3254,-242 3254,-242 3254,-175 3254,-175 3254,-169 3260,-163 3266,-163"/>
<text text-anchor="middle" x="3329.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="3329.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust69" class="cluster">
<title>cluster_system_cpu0_mmu_dtb</title>
<g id="a_clust69"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu0.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M3433,-155C3433,-155 3576,-155 3576,-155 3582,-155 3588,-161 3588,-167 3588,-167 3588,-288 3588,-288 3588,-294 3582,-300 3576,-300 3576,-300 3433,-300 3433,-300 3427,-300 3421,-294 3421,-288 3421,-288 3421,-167 3421,-167 3421,-161 3427,-155 3433,-155"/>
<text text-anchor="middle" x="3504.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="3504.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust70" class="cluster">
<title>cluster_system_cpu0_mmu_dtb_walker</title>
<g id="a_clust70"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu0.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M3441,-163C3441,-163 3568,-163 3568,-163 3574,-163 3580,-169 3580,-175 3580,-175 3580,-242 3580,-242 3580,-248 3574,-254 3568,-254 3568,-254 3441,-254 3441,-254 3435,-254 3429,-248 3429,-242 3429,-242 3429,-175 3429,-175 3429,-169 3435,-163 3441,-163"/>
<text text-anchor="middle" x="3504.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="3504.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust77" class="cluster">
<title>cluster_system_cpu0_icache</title>
<g id="a_clust77"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu0.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M2983,-32C2983,-32 3145,-32 3145,-32 3151,-32 3157,-38 3157,-44 3157,-44 3157,-111 3157,-111 3157,-117 3151,-123 3145,-123 3145,-123 2983,-123 2983,-123 2977,-123 2971,-117 2971,-111 2971,-111 2971,-44 2971,-44 2971,-38 2977,-32 2983,-32"/>
<text text-anchor="middle" x="3064" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="3064" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust83" class="cluster">
<title>cluster_system_cpu0_dcache</title>
<g id="a_clust83"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu0.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2763,-32C2763,-32 2925,-32 2925,-32 2931,-32 2937,-38 2937,-44 2937,-44 2937,-111 2937,-111 2937,-117 2931,-123 2925,-123 2925,-123 2763,-123 2763,-123 2757,-123 2751,-117 2751,-111 2751,-111 2751,-44 2751,-44 2751,-38 2757,-32 2763,-32"/>
<text text-anchor="middle" x="2844" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="2844" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust89" class="cluster">
<title>cluster_system_cpu0_itb_walker_cache</title>
<g id="a_clust89"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu0.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3228,-32C3228,-32 3390,-32 3390,-32 3396,-32 3402,-38 3402,-44 3402,-44 3402,-111 3402,-111 3402,-117 3396,-123 3390,-123 3390,-123 3228,-123 3228,-123 3222,-123 3216,-117 3216,-111 3216,-111 3216,-44 3216,-44 3216,-38 3222,-32 3228,-32"/>
<text text-anchor="middle" x="3309" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="3309" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust95" class="cluster">
<title>cluster_system_cpu0_dtb_walker_cache</title>
<g id="a_clust95"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu0.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3422,-32C3422,-32 3584,-32 3584,-32 3590,-32 3596,-38 3596,-44 3596,-44 3596,-111 3596,-111 3596,-117 3590,-123 3584,-123 3584,-123 3422,-123 3422,-123 3416,-123 3410,-117 3410,-111 3410,-111 3410,-44 3410,-44 3410,-38 3416,-32 3422,-32"/>
<text text-anchor="middle" x="3503" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="3503" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust101" class="cluster">
<title>cluster_system_cpu0_interrupts</title>
<g id="a_clust101"><a xlink:title="clk_domain=system.cpu0.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M2941,-163C2941,-163 3218,-163 3218,-163 3224,-163 3230,-169 3230,-175 3230,-175 3230,-242 3230,-242 3230,-248 3224,-254 3218,-254 3218,-254 2941,-254 2941,-254 2935,-254 2929,-248 2929,-242 2929,-242 2929,-175 2929,-175 2929,-169 2935,-163 2941,-163"/>
<text text-anchor="middle" x="3079.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="3079.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust103" class="cluster">
<title>cluster_system_cpu1</title>
<g id="a_clust103"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu1.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=1&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu1.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu1.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu1.interrupts&#10;isa=system.cpu1.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu1.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu1.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu1.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu1.workload">
<path fill="#bbc6d9" stroke="#000000" d="M36,-24C36,-24 901,-24 901,-24 907,-24 913,-30 913,-36 913,-36 913,-380 913,-380 913,-386 907,-392 901,-392 901,-392 36,-392 36,-392 30,-392 24,-386 24,-380 24,-380 24,-36 24,-36 24,-30 30,-24 36,-24"/>
<text text-anchor="middle" x="468.5" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu1 </text>
<text text-anchor="middle" x="468.5" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: O3CPU</text>
</a>
</g>
</g>
<g id="clust164" class="cluster">
<title>cluster_system_cpu1_mmu</title>
<g id="a_clust164"><a xlink:title="dtb=system.cpu1.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu1.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M559,-147C559,-147 893,-147 893,-147 899,-147 905,-153 905,-159 905,-159 905,-334 905,-334 905,-340 899,-346 893,-346 893,-346 559,-346 559,-346 553,-346 547,-340 547,-334 547,-334 547,-159 547,-159 547,-153 553,-147 559,-147"/>
<text text-anchor="middle" x="726" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="726" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust165" class="cluster">
<title>cluster_system_cpu1_mmu_itb</title>
<g id="a_clust165"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu1.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M567,-155C567,-155 710,-155 710,-155 716,-155 722,-161 722,-167 722,-167 722,-288 722,-288 722,-294 716,-300 710,-300 710,-300 567,-300 567,-300 561,-300 555,-294 555,-288 555,-288 555,-167 555,-167 555,-161 561,-155 567,-155"/>
<text text-anchor="middle" x="638.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="638.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust166" class="cluster">
<title>cluster_system_cpu1_mmu_itb_walker</title>
<g id="a_clust166"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu1.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M575,-163C575,-163 702,-163 702,-163 708,-163 714,-169 714,-175 714,-175 714,-242 714,-242 714,-248 708,-254 702,-254 702,-254 575,-254 575,-254 569,-254 563,-248 563,-242 563,-242 563,-175 563,-175 563,-169 569,-163 575,-163"/>
<text text-anchor="middle" x="638.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="638.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust168" class="cluster">
<title>cluster_system_cpu1_mmu_dtb</title>
<g id="a_clust168"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu1.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M742,-155C742,-155 885,-155 885,-155 891,-155 897,-161 897,-167 897,-167 897,-288 897,-288 897,-294 891,-300 885,-300 885,-300 742,-300 742,-300 736,-300 730,-294 730,-288 730,-288 730,-167 730,-167 730,-161 736,-155 742,-155"/>
<text text-anchor="middle" x="813.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="813.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust169" class="cluster">
<title>cluster_system_cpu1_mmu_dtb_walker</title>
<g id="a_clust169"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu1.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M750,-163C750,-163 877,-163 877,-163 883,-163 889,-169 889,-175 889,-175 889,-242 889,-242 889,-248 883,-254 877,-254 877,-254 750,-254 750,-254 744,-254 738,-248 738,-242 738,-242 738,-175 738,-175 738,-169 744,-163 750,-163"/>
<text text-anchor="middle" x="813.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="813.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust176" class="cluster">
<title>cluster_system_cpu1_icache</title>
<g id="a_clust176"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu1.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M292,-32C292,-32 454,-32 454,-32 460,-32 466,-38 466,-44 466,-44 466,-111 466,-111 466,-117 460,-123 454,-123 454,-123 292,-123 292,-123 286,-123 280,-117 280,-111 280,-111 280,-44 280,-44 280,-38 286,-32 292,-32"/>
<text text-anchor="middle" x="373" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="373" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust182" class="cluster">
<title>cluster_system_cpu1_dcache</title>
<g id="a_clust182"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu1.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M72,-32C72,-32 234,-32 234,-32 240,-32 246,-38 246,-44 246,-44 246,-111 246,-111 246,-117 240,-123 234,-123 234,-123 72,-123 72,-123 66,-123 60,-117 60,-111 60,-111 60,-44 60,-44 60,-38 66,-32 72,-32"/>
<text text-anchor="middle" x="153" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="153" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust188" class="cluster">
<title>cluster_system_cpu1_itb_walker_cache</title>
<g id="a_clust188"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu1.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M537,-32C537,-32 699,-32 699,-32 705,-32 711,-38 711,-44 711,-44 711,-111 711,-111 711,-117 705,-123 699,-123 699,-123 537,-123 537,-123 531,-123 525,-117 525,-111 525,-111 525,-44 525,-44 525,-38 531,-32 537,-32"/>
<text text-anchor="middle" x="618" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="618" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust194" class="cluster">
<title>cluster_system_cpu1_dtb_walker_cache</title>
<g id="a_clust194"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu1.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M731,-32C731,-32 893,-32 893,-32 899,-32 905,-38 905,-44 905,-44 905,-111 905,-111 905,-117 899,-123 893,-123 893,-123 731,-123 731,-123 725,-123 719,-117 719,-111 719,-111 719,-44 719,-44 719,-38 725,-32 731,-32"/>
<text text-anchor="middle" x="812" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="812" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust200" class="cluster">
<title>cluster_system_cpu1_interrupts</title>
<g id="a_clust200"><a xlink:title="clk_domain=system.cpu1.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M250,-163C250,-163 527,-163 527,-163 533,-163 539,-169 539,-175 539,-175 539,-242 539,-242 539,-248 533,-254 527,-254 527,-254 250,-254 250,-254 244,-254 238,-248 238,-242 238,-242 238,-175 238,-175 238,-169 244,-163 250,-163"/>
<text text-anchor="middle" x="388.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="388.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust202" class="cluster">
<title>cluster_system_cpu2</title>
<g id="a_clust202"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu2.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=2&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu2.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu2.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu2.interrupts&#10;isa=system.cpu2.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu2.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu2.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu2.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu2.workload">
<path fill="#bbc6d9" stroke="#000000" d="M933,-24C933,-24 1798,-24 1798,-24 1804,-24 1810,-30 1810,-36 1810,-36 1810,-380 1810,-380 1810,-386 1804,-392 1798,-392 1798,-392 933,-392 933,-392 927,-392 921,-386 921,-380 921,-380 921,-36 921,-36 921,-30 927,-24 933,-24"/>
<text text-anchor="middle" x="1365.5" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu2 </text>
<text text-anchor="middle" x="1365.5" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: O3CPU</text>
</a>
</g>
</g>
<g id="clust263" class="cluster">
<title>cluster_system_cpu2_mmu</title>
<g id="a_clust263"><a xlink:title="dtb=system.cpu2.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu2.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M1456,-147C1456,-147 1790,-147 1790,-147 1796,-147 1802,-153 1802,-159 1802,-159 1802,-334 1802,-334 1802,-340 1796,-346 1790,-346 1790,-346 1456,-346 1456,-346 1450,-346 1444,-340 1444,-334 1444,-334 1444,-159 1444,-159 1444,-153 1450,-147 1456,-147"/>
<text text-anchor="middle" x="1623" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="1623" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust264" class="cluster">
<title>cluster_system_cpu2_mmu_itb</title>
<g id="a_clust264"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu2.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1464,-155C1464,-155 1607,-155 1607,-155 1613,-155 1619,-161 1619,-167 1619,-167 1619,-288 1619,-288 1619,-294 1613,-300 1607,-300 1607,-300 1464,-300 1464,-300 1458,-300 1452,-294 1452,-288 1452,-288 1452,-167 1452,-167 1452,-161 1458,-155 1464,-155"/>
<text text-anchor="middle" x="1535.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="1535.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust265" class="cluster">
<title>cluster_system_cpu2_mmu_itb_walker</title>
<g id="a_clust265"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu2.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M1472,-163C1472,-163 1599,-163 1599,-163 1605,-163 1611,-169 1611,-175 1611,-175 1611,-242 1611,-242 1611,-248 1605,-254 1599,-254 1599,-254 1472,-254 1472,-254 1466,-254 1460,-248 1460,-242 1460,-242 1460,-175 1460,-175 1460,-169 1466,-163 1472,-163"/>
<text text-anchor="middle" x="1535.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1535.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust267" class="cluster">
<title>cluster_system_cpu2_mmu_dtb</title>
<g id="a_clust267"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu2.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1639,-155C1639,-155 1782,-155 1782,-155 1788,-155 1794,-161 1794,-167 1794,-167 1794,-288 1794,-288 1794,-294 1788,-300 1782,-300 1782,-300 1639,-300 1639,-300 1633,-300 1627,-294 1627,-288 1627,-288 1627,-167 1627,-167 1627,-161 1633,-155 1639,-155"/>
<text text-anchor="middle" x="1710.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="1710.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust268" class="cluster">
<title>cluster_system_cpu2_mmu_dtb_walker</title>
<g id="a_clust268"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu2.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M1647,-163C1647,-163 1774,-163 1774,-163 1780,-163 1786,-169 1786,-175 1786,-175 1786,-242 1786,-242 1786,-248 1780,-254 1774,-254 1774,-254 1647,-254 1647,-254 1641,-254 1635,-248 1635,-242 1635,-242 1635,-175 1635,-175 1635,-169 1641,-163 1647,-163"/>
<text text-anchor="middle" x="1710.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1710.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust275" class="cluster">
<title>cluster_system_cpu2_icache</title>
<g id="a_clust275"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu2.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M1189,-32C1189,-32 1351,-32 1351,-32 1357,-32 1363,-38 1363,-44 1363,-44 1363,-111 1363,-111 1363,-117 1357,-123 1351,-123 1351,-123 1189,-123 1189,-123 1183,-123 1177,-117 1177,-111 1177,-111 1177,-44 1177,-44 1177,-38 1183,-32 1189,-32"/>
<text text-anchor="middle" x="1270" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="1270" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust281" class="cluster">
<title>cluster_system_cpu2_dcache</title>
<g id="a_clust281"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu2.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M969,-32C969,-32 1131,-32 1131,-32 1137,-32 1143,-38 1143,-44 1143,-44 1143,-111 1143,-111 1143,-117 1137,-123 1131,-123 1131,-123 969,-123 969,-123 963,-123 957,-117 957,-111 957,-111 957,-44 957,-44 957,-38 963,-32 969,-32"/>
<text text-anchor="middle" x="1050" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="1050" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust287" class="cluster">
<title>cluster_system_cpu2_itb_walker_cache</title>
<g id="a_clust287"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu2.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1434,-32C1434,-32 1596,-32 1596,-32 1602,-32 1608,-38 1608,-44 1608,-44 1608,-111 1608,-111 1608,-117 1602,-123 1596,-123 1596,-123 1434,-123 1434,-123 1428,-123 1422,-117 1422,-111 1422,-111 1422,-44 1422,-44 1422,-38 1428,-32 1434,-32"/>
<text text-anchor="middle" x="1515" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="1515" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust293" class="cluster">
<title>cluster_system_cpu2_dtb_walker_cache</title>
<g id="a_clust293"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu2.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu2.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu2.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1628,-32C1628,-32 1790,-32 1790,-32 1796,-32 1802,-38 1802,-44 1802,-44 1802,-111 1802,-111 1802,-117 1796,-123 1790,-123 1790,-123 1628,-123 1628,-123 1622,-123 1616,-117 1616,-111 1616,-111 1616,-44 1616,-44 1616,-38 1622,-32 1628,-32"/>
<text text-anchor="middle" x="1709" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="1709" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust299" class="cluster">
<title>cluster_system_cpu2_interrupts</title>
<g id="a_clust299"><a xlink:title="clk_domain=system.cpu2.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M1147,-163C1147,-163 1424,-163 1424,-163 1430,-163 1436,-169 1436,-175 1436,-175 1436,-242 1436,-242 1436,-248 1430,-254 1424,-254 1424,-254 1147,-254 1147,-254 1141,-254 1135,-248 1135,-242 1135,-242 1135,-175 1135,-175 1135,-169 1141,-163 1147,-163"/>
<text text-anchor="middle" x="1285.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="1285.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust301" class="cluster">
<title>cluster_system_cpu3</title>
<g id="a_clust301"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu3.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=3&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu3.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu3.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu3.interrupts&#10;isa=system.cpu3.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu3.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu3.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu3.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu3.workload">
<path fill="#bbc6d9" stroke="#000000" d="M1830,-24C1830,-24 2695,-24 2695,-24 2701,-24 2707,-30 2707,-36 2707,-36 2707,-380 2707,-380 2707,-386 2701,-392 2695,-392 2695,-392 1830,-392 1830,-392 1824,-392 1818,-386 1818,-380 1818,-380 1818,-36 1818,-36 1818,-30 1824,-24 1830,-24"/>
<text text-anchor="middle" x="2262.5" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">cpu3 </text>
<text text-anchor="middle" x="2262.5" y="-361.8" font-family="Arial" font-size="14.00" fill="#000000">: O3CPU</text>
</a>
</g>
</g>
<g id="clust362" class="cluster">
<title>cluster_system_cpu3_mmu</title>
<g id="a_clust362"><a xlink:title="dtb=system.cpu3.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu3.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M2353,-147C2353,-147 2687,-147 2687,-147 2693,-147 2699,-153 2699,-159 2699,-159 2699,-334 2699,-334 2699,-340 2693,-346 2687,-346 2687,-346 2353,-346 2353,-346 2347,-346 2341,-340 2341,-334 2341,-334 2341,-159 2341,-159 2341,-153 2347,-147 2353,-147"/>
<text text-anchor="middle" x="2520" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="2520" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust363" class="cluster">
<title>cluster_system_cpu3_mmu_itb</title>
<g id="a_clust363"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu3.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M2361,-155C2361,-155 2504,-155 2504,-155 2510,-155 2516,-161 2516,-167 2516,-167 2516,-288 2516,-288 2516,-294 2510,-300 2504,-300 2504,-300 2361,-300 2361,-300 2355,-300 2349,-294 2349,-288 2349,-288 2349,-167 2349,-167 2349,-161 2355,-155 2361,-155"/>
<text text-anchor="middle" x="2432.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="2432.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust364" class="cluster">
<title>cluster_system_cpu3_mmu_itb_walker</title>
<g id="a_clust364"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu3.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M2369,-163C2369,-163 2496,-163 2496,-163 2502,-163 2508,-169 2508,-175 2508,-175 2508,-242 2508,-242 2508,-248 2502,-254 2496,-254 2496,-254 2369,-254 2369,-254 2363,-254 2357,-248 2357,-242 2357,-242 2357,-175 2357,-175 2357,-169 2363,-163 2369,-163"/>
<text text-anchor="middle" x="2432.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2432.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust366" class="cluster">
<title>cluster_system_cpu3_mmu_dtb</title>
<g id="a_clust366"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu3.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M2536,-155C2536,-155 2679,-155 2679,-155 2685,-155 2691,-161 2691,-167 2691,-167 2691,-288 2691,-288 2691,-294 2685,-300 2679,-300 2679,-300 2536,-300 2536,-300 2530,-300 2524,-294 2524,-288 2524,-288 2524,-167 2524,-167 2524,-161 2530,-155 2536,-155"/>
<text text-anchor="middle" x="2607.5" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="2607.5" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust367" class="cluster">
<title>cluster_system_cpu3_mmu_dtb_walker</title>
<g id="a_clust367"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu3.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M2544,-163C2544,-163 2671,-163 2671,-163 2677,-163 2683,-169 2683,-175 2683,-175 2683,-242 2683,-242 2683,-248 2677,-254 2671,-254 2671,-254 2544,-254 2544,-254 2538,-254 2532,-248 2532,-242 2532,-242 2532,-175 2532,-175 2532,-169 2538,-163 2544,-163"/>
<text text-anchor="middle" x="2607.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2607.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust374" class="cluster">
<title>cluster_system_cpu3_icache</title>
<g id="a_clust374"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu3.icache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M2086,-32C2086,-32 2248,-32 2248,-32 2254,-32 2260,-38 2260,-44 2260,-44 2260,-111 2260,-111 2260,-117 2254,-123 2248,-123 2248,-123 2086,-123 2086,-123 2080,-123 2074,-117 2074,-111 2074,-111 2074,-44 2074,-44 2074,-38 2080,-32 2086,-32"/>
<text text-anchor="middle" x="2167" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="2167" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust380" class="cluster">
<title>cluster_system_cpu3_dcache</title>
<g id="a_clust380"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;power_model=&#10;power_state=system.cpu3.dcache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1866,-32C1866,-32 2028,-32 2028,-32 2034,-32 2040,-38 2040,-44 2040,-44 2040,-111 2040,-111 2040,-117 2034,-123 2028,-123 2028,-123 1866,-123 1866,-123 1860,-123 1854,-117 1854,-111 1854,-111 1854,-44 1854,-44 1854,-38 1860,-32 1866,-32"/>
<text text-anchor="middle" x="1947" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="1947" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust386" class="cluster">
<title>cluster_system_cpu3_itb_walker_cache</title>
<g id="a_clust386"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu3.itb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2331,-32C2331,-32 2493,-32 2493,-32 2499,-32 2505,-38 2505,-44 2505,-44 2505,-111 2505,-111 2505,-117 2499,-123 2493,-123 2493,-123 2331,-123 2331,-123 2325,-123 2319,-117 2319,-111 2319,-111 2319,-44 2319,-44 2319,-38 2325,-32 2331,-32"/>
<text text-anchor="middle" x="2412" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="2412" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust392" class="cluster">
<title>cluster_system_cpu3_dtb_walker_cache</title>
<g id="a_clust392"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;power_model=&#10;power_state=system.cpu3.dtb_walker_cache.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu3.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu3.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2525,-32C2525,-32 2687,-32 2687,-32 2693,-32 2699,-38 2699,-44 2699,-44 2699,-111 2699,-111 2699,-117 2693,-123 2687,-123 2687,-123 2525,-123 2525,-123 2519,-123 2513,-117 2513,-111 2513,-111 2513,-44 2513,-44 2513,-38 2519,-32 2525,-32"/>
<text text-anchor="middle" x="2606" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="2606" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust398" class="cluster">
<title>cluster_system_cpu3_interrupts</title>
<g id="a_clust398"><a xlink:title="clk_domain=system.cpu3.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M2044,-163C2044,-163 2321,-163 2321,-163 2327,-163 2333,-169 2333,-175 2333,-175 2333,-242 2333,-242 2333,-248 2327,-254 2321,-254 2321,-254 2044,-254 2044,-254 2038,-254 2032,-248 2032,-242 2032,-242 2032,-175 2032,-175 2032,-169 2038,-163 2044,-163"/>
<text text-anchor="middle" x="2182.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="2182.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust404" class="cluster">
<title>cluster_system_membus</title>
<g id="a_clust404"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=system.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=system&#10;use_default_range=false&#10;width=16">
<path fill="#6f798c" stroke="#000000" d="M2051,-400C2051,-400 2287,-400 2287,-400 2293,-400 2299,-406 2299,-412 2299,-412 2299,-479 2299,-479 2299,-485 2293,-491 2287,-491 2287,-491 2051,-491 2051,-491 2045,-491 2039,-485 2039,-479 2039,-479 2039,-412 2039,-412 2039,-406 2045,-400 2051,-400"/>
<text text-anchor="middle" x="2169" y="-475.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="2169" y="-460.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust407" class="cluster">
<title>cluster_system_l2</title>
<g id="a_clust407"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=4&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;power_model=&#10;power_state=system.l2.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.l2.replacement_policy&#10;&#13;esponse_latency=20&#10;sequential_access=false&#10;size=131072&#10;system=system&#10;tag_latency=20&#10;tags=system.l2.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M4028,-32C4028,-32 4190,-32 4190,-32 4196,-32 4202,-38 4202,-44 4202,-44 4202,-111 4202,-111 4202,-117 4196,-123 4190,-123 4190,-123 4028,-123 4028,-123 4022,-123 4016,-117 4016,-111 4016,-111 4016,-44 4016,-44 4016,-38 4022,-32 4028,-32"/>
<text text-anchor="middle" x="4109" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">l2 </text>
<text text-anchor="middle" x="4109" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust413" class="cluster">
<title>cluster_system_l3</title>
<g id="a_clust413"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=16&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=32&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=32&#10;power_model=&#10;power_state=system.l3.power_state&#10;prefetch_on_access=false&#10;prefetch_on_pf_hit=false&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.l3.replacement_policy&#10;&#13;esponse_latency=32&#10;sequential_access=false&#10;size=524288&#10;system=system&#10;tag_latency=32&#10;tags=system.l3.tags&#10;tgts_per_mshr=24&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=16&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M3748,-163C3748,-163 3910,-163 3910,-163 3916,-163 3922,-169 3922,-175 3922,-175 3922,-242 3922,-242 3922,-248 3916,-254 3910,-254 3910,-254 3748,-254 3748,-254 3742,-254 3736,-248 3736,-242 3736,-242 3736,-175 3736,-175 3736,-169 3742,-163 3748,-163"/>
<text text-anchor="middle" x="3829" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">l3 </text>
<text text-anchor="middle" x="3829" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: L3Cache</text>
</a>
</g>
</g>
<g id="clust419" class="cluster">
<title>cluster_system_tol2bus</title>
<g id="a_clust419"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.tol2bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.tol2bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M3942,-163C3942,-163 4178,-163 4178,-163 4184,-163 4190,-169 4190,-175 4190,-175 4190,-242 4190,-242 4190,-248 4184,-254 4178,-254 4178,-254 3942,-254 3942,-254 3936,-254 3930,-248 3930,-242 3930,-242 3930,-175 3930,-175 3930,-169 3936,-163 3942,-163"/>
<text text-anchor="middle" x="4060" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">tol2bus </text>
<text text-anchor="middle" x="4060" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust422" class="cluster">
<title>cluster_system_tol3bus</title>
<g id="a_clust422"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=false&#10;power_model=&#10;power_state=system.tol3bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.tol3bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M3888,-400C3888,-400 4124,-400 4124,-400 4130,-400 4136,-406 4136,-412 4136,-412 4136,-479 4136,-479 4136,-485 4130,-491 4124,-491 4124,-491 3888,-491 3888,-491 3882,-491 3876,-485 3876,-479 3876,-479 3876,-412 3876,-412 3876,-406 3882,-400 3888,-400"/>
<text text-anchor="middle" x="4006" y="-475.8" font-family="Arial" font-size="14.00" fill="#000000">tol3bus </text>
<text text-anchor="middle" x="4006" y="-460.8" font-family="Arial" font-size="14.00" fill="#000000">: L3XBar</text>
</a>
</g>
</g>
<g id="clust425" class="cluster">
<title>cluster_system_mem_ctrls</title>
<g id="a_clust425"><a xlink:title="bandwidth=73.000000&#10;clk_domain=system.clk_domain&#10;conf_table_reported=true&#10;eventq_index=0&#10;image_file=&#10;in_addr_map=true&#10;kvm_map=true&#10;&#10;atency=30000&#10;&#10;atency_var=0&#10;&#10;ull=false&#10;power_model=&#10;power_state=system.mem_ctrls.power_state&#10;&#13;ange=0:8589934592">
<path fill="#5e5958" stroke="#000000" d="M3624,-163C3624,-163 3716,-163 3716,-163 3722,-163 3728,-169 3728,-175 3728,-175 3728,-242 3728,-242 3728,-248 3722,-254 3716,-254 3716,-254 3624,-254 3624,-254 3618,-254 3612,-248 3612,-242 3612,-242 3612,-175 3612,-175 3612,-169 3618,-163 3624,-163"/>
<text text-anchor="middle" x="3670" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls </text>
<text text-anchor="middle" x="3670" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: SimpleMemory</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node">
<title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M2203.5,-539.5C2203.5,-539.5 2270.5,-539.5 2270.5,-539.5 2276.5,-539.5 2282.5,-545.5 2282.5,-551.5 2282.5,-551.5 2282.5,-563.5 2282.5,-563.5 2282.5,-569.5 2276.5,-575.5 2270.5,-575.5 2270.5,-575.5 2203.5,-575.5 2203.5,-575.5 2197.5,-575.5 2191.5,-569.5 2191.5,-563.5 2191.5,-563.5 2191.5,-551.5 2191.5,-551.5 2191.5,-545.5 2197.5,-539.5 2203.5,-539.5"/>
<text text-anchor="middle" x="2237" y="-553.8" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_cpu_side_ports -->
<g id="node62" class="node">
<title>system_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M2195,-408.5C2195,-408.5 2279,-408.5 2279,-408.5 2285,-408.5 2291,-414.5 2291,-420.5 2291,-420.5 2291,-432.5 2291,-432.5 2291,-438.5 2285,-444.5 2279,-444.5 2279,-444.5 2195,-444.5 2195,-444.5 2189,-444.5 2183,-438.5 2183,-432.5 2183,-432.5 2183,-420.5 2183,-420.5 2183,-414.5 2189,-408.5 2195,-408.5"/>
<text text-anchor="middle" x="2237" y="-422.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>system_system_port&#45;&gt;system_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M2237,-539.37C2237,-517.78 2237,-480.41 2237,-454.85"/>
<polygon fill="black" stroke="black" points="2240.5,-454.7 2237,-444.7 2233.5,-454.7 2240.5,-454.7"/>
</g>
<!-- system_cpu0_icache_port -->
<g id="node2" class="node">
<title>system_cpu0_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M2845,-171.5C2845,-171.5 2907,-171.5 2907,-171.5 2913,-171.5 2919,-177.5 2919,-183.5 2919,-183.5 2919,-195.5 2919,-195.5 2919,-201.5 2913,-207.5 2907,-207.5 2907,-207.5 2845,-207.5 2845,-207.5 2839,-207.5 2833,-201.5 2833,-195.5 2833,-195.5 2833,-183.5 2833,-183.5 2833,-177.5 2839,-171.5 2845,-171.5"/>
<text text-anchor="middle" x="2876" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu0_icache_cpu_side -->
<g id="node6" class="node">
<title>system_cpu0_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2991.5,-40.5C2991.5,-40.5 3038.5,-40.5 3038.5,-40.5 3044.5,-40.5 3050.5,-46.5 3050.5,-52.5 3050.5,-52.5 3050.5,-64.5 3050.5,-64.5 3050.5,-70.5 3044.5,-76.5 3038.5,-76.5 3038.5,-76.5 2991.5,-76.5 2991.5,-76.5 2985.5,-76.5 2979.5,-70.5 2979.5,-64.5 2979.5,-64.5 2979.5,-52.5 2979.5,-52.5 2979.5,-46.5 2985.5,-40.5 2991.5,-40.5"/>
<text text-anchor="middle" x="3015" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side -->
<g id="edge2" class="edge">
<title>system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side</title>
<path fill="none" stroke="black" d="M2894.46,-171.37C2918.66,-148.91 2961.25,-109.38 2988.78,-83.83"/>
<polygon fill="black" stroke="black" points="2991.52,-86.07 2996.47,-76.7 2986.75,-80.94 2991.52,-86.07"/>
</g>
<!-- system_cpu0_dcache_port -->
<g id="node3" class="node">
<title>system_cpu0_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M2735.5,-171.5C2735.5,-171.5 2802.5,-171.5 2802.5,-171.5 2808.5,-171.5 2814.5,-177.5 2814.5,-183.5 2814.5,-183.5 2814.5,-195.5 2814.5,-195.5 2814.5,-201.5 2808.5,-207.5 2802.5,-207.5 2802.5,-207.5 2735.5,-207.5 2735.5,-207.5 2729.5,-207.5 2723.5,-201.5 2723.5,-195.5 2723.5,-195.5 2723.5,-183.5 2723.5,-183.5 2723.5,-177.5 2729.5,-171.5 2735.5,-171.5"/>
<text text-anchor="middle" x="2769" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu0_dcache_cpu_side -->
<g id="node8" class="node">
<title>system_cpu0_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2771.5,-40.5C2771.5,-40.5 2818.5,-40.5 2818.5,-40.5 2824.5,-40.5 2830.5,-46.5 2830.5,-52.5 2830.5,-52.5 2830.5,-64.5 2830.5,-64.5 2830.5,-70.5 2824.5,-76.5 2818.5,-76.5 2818.5,-76.5 2771.5,-76.5 2771.5,-76.5 2765.5,-76.5 2759.5,-70.5 2759.5,-64.5 2759.5,-64.5 2759.5,-52.5 2759.5,-52.5 2759.5,-46.5 2765.5,-40.5 2771.5,-40.5"/>
<text text-anchor="middle" x="2795" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side -->
<g id="edge3" class="edge">
<title>system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M2772.45,-171.37C2776.82,-149.68 2784.4,-112.08 2789.56,-86.51"/>
<polygon fill="black" stroke="black" points="2792.99,-87.2 2791.53,-76.7 2786.13,-85.81 2792.99,-87.2"/>
</g>
<!-- system_cpu0_mmu_itb_walker_port -->
<g id="node4" class="node">
<title>system_cpu0_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M3274,-171.5C3274,-171.5 3304,-171.5 3304,-171.5 3310,-171.5 3316,-177.5 3316,-183.5 3316,-183.5 3316,-195.5 3316,-195.5 3316,-201.5 3310,-207.5 3304,-207.5 3304,-207.5 3274,-207.5 3274,-207.5 3268,-207.5 3262,-201.5 3262,-195.5 3262,-195.5 3262,-183.5 3262,-183.5 3262,-177.5 3268,-171.5 3274,-171.5"/>
<text text-anchor="middle" x="3289" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_itb_walker_cache_cpu_side -->
<g id="node10" class="node">
<title>system_cpu0_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3236.5,-40.5C3236.5,-40.5 3283.5,-40.5 3283.5,-40.5 3289.5,-40.5 3295.5,-46.5 3295.5,-52.5 3295.5,-52.5 3295.5,-64.5 3295.5,-64.5 3295.5,-70.5 3289.5,-76.5 3283.5,-76.5 3283.5,-76.5 3236.5,-76.5 3236.5,-76.5 3230.5,-76.5 3224.5,-70.5 3224.5,-64.5 3224.5,-64.5 3224.5,-52.5 3224.5,-52.5 3224.5,-46.5 3230.5,-40.5 3236.5,-40.5"/>
<text text-anchor="middle" x="3260" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_mmu_itb_walker_port&#45;&gt;system_cpu0_itb_walker_cache_cpu_side -->
<g id="edge4" class="edge">
<title>system_cpu0_mmu_itb_walker_port&#45;&gt;system_cpu0_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M3285.15,-171.37C3280.27,-149.68 3271.82,-112.08 3266.07,-86.51"/>
<polygon fill="black" stroke="black" points="3269.48,-85.69 3263.87,-76.7 3262.65,-87.23 3269.48,-85.69"/>
</g>
<!-- system_cpu0_mmu_dtb_walker_port -->
<g id="node5" class="node">
<title>system_cpu0_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M3449,-171.5C3449,-171.5 3479,-171.5 3479,-171.5 3485,-171.5 3491,-177.5 3491,-183.5 3491,-183.5 3491,-195.5 3491,-195.5 3491,-201.5 3485,-207.5 3479,-207.5 3479,-207.5 3449,-207.5 3449,-207.5 3443,-207.5 3437,-201.5 3437,-195.5 3437,-195.5 3437,-183.5 3437,-183.5 3437,-177.5 3443,-171.5 3449,-171.5"/>
<text text-anchor="middle" x="3464" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_dtb_walker_cache_cpu_side -->
<g id="node12" class="node">
<title>system_cpu0_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3430.5,-40.5C3430.5,-40.5 3477.5,-40.5 3477.5,-40.5 3483.5,-40.5 3489.5,-46.5 3489.5,-52.5 3489.5,-52.5 3489.5,-64.5 3489.5,-64.5 3489.5,-70.5 3483.5,-76.5 3477.5,-76.5 3477.5,-76.5 3430.5,-76.5 3430.5,-76.5 3424.5,-76.5 3418.5,-70.5 3418.5,-64.5 3418.5,-64.5 3418.5,-52.5 3418.5,-52.5 3418.5,-46.5 3424.5,-40.5 3430.5,-40.5"/>
<text text-anchor="middle" x="3454" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_mmu_dtb_walker_port&#45;&gt;system_cpu0_dtb_walker_cache_cpu_side -->
<g id="edge5" class="edge">
<title>system_cpu0_mmu_dtb_walker_port&#45;&gt;system_cpu0_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M3462.67,-171.37C3461,-149.78 3458.1,-112.41 3456.12,-86.85"/>
<polygon fill="black" stroke="black" points="3459.6,-86.4 3455.33,-76.7 3452.62,-86.94 3459.6,-86.4"/>
</g>
<!-- system_cpu0_icache_mem_side -->
<g id="node7" class="node">
<title>system_cpu0_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3081,-40.5C3081,-40.5 3137,-40.5 3137,-40.5 3143,-40.5 3149,-46.5 3149,-52.5 3149,-52.5 3149,-64.5 3149,-64.5 3149,-70.5 3143,-76.5 3137,-76.5 3137,-76.5 3081,-76.5 3081,-76.5 3075,-76.5 3069,-70.5 3069,-64.5 3069,-64.5 3069,-52.5 3069,-52.5 3069,-46.5 3075,-40.5 3081,-40.5"/>
<text text-anchor="middle" x="3109" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_dcache_mem_side -->
<g id="node9" class="node">
<title>system_cpu0_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2861,-40.5C2861,-40.5 2917,-40.5 2917,-40.5 2923,-40.5 2929,-46.5 2929,-52.5 2929,-52.5 2929,-64.5 2929,-64.5 2929,-70.5 2923,-76.5 2917,-76.5 2917,-76.5 2861,-76.5 2861,-76.5 2855,-76.5 2849,-70.5 2849,-64.5 2849,-64.5 2849,-52.5 2849,-52.5 2849,-46.5 2855,-40.5 2861,-40.5"/>
<text text-anchor="middle" x="2889" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_itb_walker_cache_mem_side -->
<g id="node11" class="node">
<title>system_cpu0_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3326,-40.5C3326,-40.5 3382,-40.5 3382,-40.5 3388,-40.5 3394,-46.5 3394,-52.5 3394,-52.5 3394,-64.5 3394,-64.5 3394,-70.5 3388,-76.5 3382,-76.5 3382,-76.5 3326,-76.5 3326,-76.5 3320,-76.5 3314,-70.5 3314,-64.5 3314,-64.5 3314,-52.5 3314,-52.5 3314,-46.5 3320,-40.5 3326,-40.5"/>
<text text-anchor="middle" x="3354" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_dtb_walker_cache_mem_side -->
<g id="node13" class="node">
<title>system_cpu0_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3520,-40.5C3520,-40.5 3576,-40.5 3576,-40.5 3582,-40.5 3588,-46.5 3588,-52.5 3588,-52.5 3588,-64.5 3588,-64.5 3588,-70.5 3582,-76.5 3576,-76.5 3576,-76.5 3520,-76.5 3520,-76.5 3514,-76.5 3508,-70.5 3508,-64.5 3508,-64.5 3508,-52.5 3508,-52.5 3508,-46.5 3514,-40.5 3520,-40.5"/>
<text text-anchor="middle" x="3548" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_interrupts_int_requestor -->
<g id="node14" class="node">
<title>system_cpu0_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M3138.5,-171.5C3138.5,-171.5 3209.5,-171.5 3209.5,-171.5 3215.5,-171.5 3221.5,-177.5 3221.5,-183.5 3221.5,-183.5 3221.5,-195.5 3221.5,-195.5 3221.5,-201.5 3215.5,-207.5 3209.5,-207.5 3209.5,-207.5 3138.5,-207.5 3138.5,-207.5 3132.5,-207.5 3126.5,-201.5 3126.5,-195.5 3126.5,-195.5 3126.5,-183.5 3126.5,-183.5 3126.5,-177.5 3132.5,-171.5 3138.5,-171.5"/>
<text text-anchor="middle" x="3174" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu0_interrupts_int_responder -->
<g id="node15" class="node">
<title>system_cpu0_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M3021.5,-171.5C3021.5,-171.5 3096.5,-171.5 3096.5,-171.5 3102.5,-171.5 3108.5,-177.5 3108.5,-183.5 3108.5,-183.5 3108.5,-195.5 3108.5,-195.5 3108.5,-201.5 3102.5,-207.5 3096.5,-207.5 3096.5,-207.5 3021.5,-207.5 3021.5,-207.5 3015.5,-207.5 3009.5,-201.5 3009.5,-195.5 3009.5,-195.5 3009.5,-183.5 3009.5,-183.5 3009.5,-177.5 3015.5,-171.5 3021.5,-171.5"/>
<text text-anchor="middle" x="3059" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu0_interrupts_pio -->
<g id="node16" class="node">
<title>system_cpu0_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M2949,-171.5C2949,-171.5 2979,-171.5 2979,-171.5 2985,-171.5 2991,-177.5 2991,-183.5 2991,-183.5 2991,-195.5 2991,-195.5 2991,-201.5 2985,-207.5 2979,-207.5 2979,-207.5 2949,-207.5 2949,-207.5 2943,-207.5 2937,-201.5 2937,-195.5 2937,-195.5 2937,-183.5 2937,-183.5 2937,-177.5 2943,-171.5 2949,-171.5"/>
<text text-anchor="middle" x="2964" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu1_icache_port -->
<g id="node17" class="node">
<title>system_cpu1_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M154,-171.5C154,-171.5 216,-171.5 216,-171.5 222,-171.5 228,-177.5 228,-183.5 228,-183.5 228,-195.5 228,-195.5 228,-201.5 222,-207.5 216,-207.5 216,-207.5 154,-207.5 154,-207.5 148,-207.5 142,-201.5 142,-195.5 142,-195.5 142,-183.5 142,-183.5 142,-177.5 148,-171.5 154,-171.5"/>
<text text-anchor="middle" x="185" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu1_icache_cpu_side -->
<g id="node21" class="node">
<title>system_cpu1_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M300.5,-40.5C300.5,-40.5 347.5,-40.5 347.5,-40.5 353.5,-40.5 359.5,-46.5 359.5,-52.5 359.5,-52.5 359.5,-64.5 359.5,-64.5 359.5,-70.5 353.5,-76.5 347.5,-76.5 347.5,-76.5 300.5,-76.5 300.5,-76.5 294.5,-76.5 288.5,-70.5 288.5,-64.5 288.5,-64.5 288.5,-52.5 288.5,-52.5 288.5,-46.5 294.5,-40.5 300.5,-40.5"/>
<text text-anchor="middle" x="324" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side -->
<g id="edge6" class="edge">
<title>system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side</title>
<path fill="none" stroke="black" d="M203.46,-171.37C227.66,-148.91 270.25,-109.38 297.78,-83.83"/>
<polygon fill="black" stroke="black" points="300.52,-86.07 305.47,-76.7 295.75,-80.94 300.52,-86.07"/>
</g>
<!-- system_cpu1_dcache_port -->
<g id="node18" class="node">
<title>system_cpu1_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M44.5,-171.5C44.5,-171.5 111.5,-171.5 111.5,-171.5 117.5,-171.5 123.5,-177.5 123.5,-183.5 123.5,-183.5 123.5,-195.5 123.5,-195.5 123.5,-201.5 117.5,-207.5 111.5,-207.5 111.5,-207.5 44.5,-207.5 44.5,-207.5 38.5,-207.5 32.5,-201.5 32.5,-195.5 32.5,-195.5 32.5,-183.5 32.5,-183.5 32.5,-177.5 38.5,-171.5 44.5,-171.5"/>
<text text-anchor="middle" x="78" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu1_dcache_cpu_side -->
<g id="node23" class="node">
<title>system_cpu1_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M80.5,-40.5C80.5,-40.5 127.5,-40.5 127.5,-40.5 133.5,-40.5 139.5,-46.5 139.5,-52.5 139.5,-52.5 139.5,-64.5 139.5,-64.5 139.5,-70.5 133.5,-76.5 127.5,-76.5 127.5,-76.5 80.5,-76.5 80.5,-76.5 74.5,-76.5 68.5,-70.5 68.5,-64.5 68.5,-64.5 68.5,-52.5 68.5,-52.5 68.5,-46.5 74.5,-40.5 80.5,-40.5"/>
<text text-anchor="middle" x="104" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side -->
<g id="edge7" class="edge">
<title>system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M81.45,-171.37C85.82,-149.68 93.4,-112.08 98.56,-86.51"/>
<polygon fill="black" stroke="black" points="101.99,-87.2 100.53,-76.7 95.13,-85.81 101.99,-87.2"/>
</g>
<!-- system_cpu1_mmu_itb_walker_port -->
<g id="node19" class="node">
<title>system_cpu1_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M583,-171.5C583,-171.5 613,-171.5 613,-171.5 619,-171.5 625,-177.5 625,-183.5 625,-183.5 625,-195.5 625,-195.5 625,-201.5 619,-207.5 613,-207.5 613,-207.5 583,-207.5 583,-207.5 577,-207.5 571,-201.5 571,-195.5 571,-195.5 571,-183.5 571,-183.5 571,-177.5 577,-171.5 583,-171.5"/>
<text text-anchor="middle" x="598" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_itb_walker_cache_cpu_side -->
<g id="node25" class="node">
<title>system_cpu1_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M545.5,-40.5C545.5,-40.5 592.5,-40.5 592.5,-40.5 598.5,-40.5 604.5,-46.5 604.5,-52.5 604.5,-52.5 604.5,-64.5 604.5,-64.5 604.5,-70.5 598.5,-76.5 592.5,-76.5 592.5,-76.5 545.5,-76.5 545.5,-76.5 539.5,-76.5 533.5,-70.5 533.5,-64.5 533.5,-64.5 533.5,-52.5 533.5,-52.5 533.5,-46.5 539.5,-40.5 545.5,-40.5"/>
<text text-anchor="middle" x="569" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_mmu_itb_walker_port&#45;&gt;system_cpu1_itb_walker_cache_cpu_side -->
<g id="edge8" class="edge">
<title>system_cpu1_mmu_itb_walker_port&#45;&gt;system_cpu1_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M594.15,-171.37C589.27,-149.68 580.82,-112.08 575.07,-86.51"/>
<polygon fill="black" stroke="black" points="578.48,-85.69 572.87,-76.7 571.65,-87.23 578.48,-85.69"/>
</g>
<!-- system_cpu1_mmu_dtb_walker_port -->
<g id="node20" class="node">
<title>system_cpu1_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M758,-171.5C758,-171.5 788,-171.5 788,-171.5 794,-171.5 800,-177.5 800,-183.5 800,-183.5 800,-195.5 800,-195.5 800,-201.5 794,-207.5 788,-207.5 788,-207.5 758,-207.5 758,-207.5 752,-207.5 746,-201.5 746,-195.5 746,-195.5 746,-183.5 746,-183.5 746,-177.5 752,-171.5 758,-171.5"/>
<text text-anchor="middle" x="773" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_dtb_walker_cache_cpu_side -->
<g id="node27" class="node">
<title>system_cpu1_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M739.5,-40.5C739.5,-40.5 786.5,-40.5 786.5,-40.5 792.5,-40.5 798.5,-46.5 798.5,-52.5 798.5,-52.5 798.5,-64.5 798.5,-64.5 798.5,-70.5 792.5,-76.5 786.5,-76.5 786.5,-76.5 739.5,-76.5 739.5,-76.5 733.5,-76.5 727.5,-70.5 727.5,-64.5 727.5,-64.5 727.5,-52.5 727.5,-52.5 727.5,-46.5 733.5,-40.5 739.5,-40.5"/>
<text text-anchor="middle" x="763" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_mmu_dtb_walker_port&#45;&gt;system_cpu1_dtb_walker_cache_cpu_side -->
<g id="edge9" class="edge">
<title>system_cpu1_mmu_dtb_walker_port&#45;&gt;system_cpu1_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M771.67,-171.37C770,-149.78 767.1,-112.41 765.12,-86.85"/>
<polygon fill="black" stroke="black" points="768.6,-86.4 764.33,-76.7 761.62,-86.94 768.6,-86.4"/>
</g>
<!-- system_cpu1_icache_mem_side -->
<g id="node22" class="node">
<title>system_cpu1_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M390,-40.5C390,-40.5 446,-40.5 446,-40.5 452,-40.5 458,-46.5 458,-52.5 458,-52.5 458,-64.5 458,-64.5 458,-70.5 452,-76.5 446,-76.5 446,-76.5 390,-76.5 390,-76.5 384,-76.5 378,-70.5 378,-64.5 378,-64.5 378,-52.5 378,-52.5 378,-46.5 384,-40.5 390,-40.5"/>
<text text-anchor="middle" x="418" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_dcache_mem_side -->
<g id="node24" class="node">
<title>system_cpu1_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M170,-40.5C170,-40.5 226,-40.5 226,-40.5 232,-40.5 238,-46.5 238,-52.5 238,-52.5 238,-64.5 238,-64.5 238,-70.5 232,-76.5 226,-76.5 226,-76.5 170,-76.5 170,-76.5 164,-76.5 158,-70.5 158,-64.5 158,-64.5 158,-52.5 158,-52.5 158,-46.5 164,-40.5 170,-40.5"/>
<text text-anchor="middle" x="198" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_itb_walker_cache_mem_side -->
<g id="node26" class="node">
<title>system_cpu1_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M635,-40.5C635,-40.5 691,-40.5 691,-40.5 697,-40.5 703,-46.5 703,-52.5 703,-52.5 703,-64.5 703,-64.5 703,-70.5 697,-76.5 691,-76.5 691,-76.5 635,-76.5 635,-76.5 629,-76.5 623,-70.5 623,-64.5 623,-64.5 623,-52.5 623,-52.5 623,-46.5 629,-40.5 635,-40.5"/>
<text text-anchor="middle" x="663" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_dtb_walker_cache_mem_side -->
<g id="node28" class="node">
<title>system_cpu1_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M829,-40.5C829,-40.5 885,-40.5 885,-40.5 891,-40.5 897,-46.5 897,-52.5 897,-52.5 897,-64.5 897,-64.5 897,-70.5 891,-76.5 885,-76.5 885,-76.5 829,-76.5 829,-76.5 823,-76.5 817,-70.5 817,-64.5 817,-64.5 817,-52.5 817,-52.5 817,-46.5 823,-40.5 829,-40.5"/>
<text text-anchor="middle" x="857" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_interrupts_int_requestor -->
<g id="node29" class="node">
<title>system_cpu1_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M447.5,-171.5C447.5,-171.5 518.5,-171.5 518.5,-171.5 524.5,-171.5 530.5,-177.5 530.5,-183.5 530.5,-183.5 530.5,-195.5 530.5,-195.5 530.5,-201.5 524.5,-207.5 518.5,-207.5 518.5,-207.5 447.5,-207.5 447.5,-207.5 441.5,-207.5 435.5,-201.5 435.5,-195.5 435.5,-195.5 435.5,-183.5 435.5,-183.5 435.5,-177.5 441.5,-171.5 447.5,-171.5"/>
<text text-anchor="middle" x="483" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu1_interrupts_int_responder -->
<g id="node30" class="node">
<title>system_cpu1_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M330.5,-171.5C330.5,-171.5 405.5,-171.5 405.5,-171.5 411.5,-171.5 417.5,-177.5 417.5,-183.5 417.5,-183.5 417.5,-195.5 417.5,-195.5 417.5,-201.5 411.5,-207.5 405.5,-207.5 405.5,-207.5 330.5,-207.5 330.5,-207.5 324.5,-207.5 318.5,-201.5 318.5,-195.5 318.5,-195.5 318.5,-183.5 318.5,-183.5 318.5,-177.5 324.5,-171.5 330.5,-171.5"/>
<text text-anchor="middle" x="368" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu1_interrupts_pio -->
<g id="node31" class="node">
<title>system_cpu1_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M258,-171.5C258,-171.5 288,-171.5 288,-171.5 294,-171.5 300,-177.5 300,-183.5 300,-183.5 300,-195.5 300,-195.5 300,-201.5 294,-207.5 288,-207.5 288,-207.5 258,-207.5 258,-207.5 252,-207.5 246,-201.5 246,-195.5 246,-195.5 246,-183.5 246,-183.5 246,-177.5 252,-171.5 258,-171.5"/>
<text text-anchor="middle" x="273" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu2_icache_port -->
<g id="node32" class="node">
<title>system_cpu2_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M1051,-171.5C1051,-171.5 1113,-171.5 1113,-171.5 1119,-171.5 1125,-177.5 1125,-183.5 1125,-183.5 1125,-195.5 1125,-195.5 1125,-201.5 1119,-207.5 1113,-207.5 1113,-207.5 1051,-207.5 1051,-207.5 1045,-207.5 1039,-201.5 1039,-195.5 1039,-195.5 1039,-183.5 1039,-183.5 1039,-177.5 1045,-171.5 1051,-171.5"/>
<text text-anchor="middle" x="1082" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu2_icache_cpu_side -->
<g id="node36" class="node">
<title>system_cpu2_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1197.5,-40.5C1197.5,-40.5 1244.5,-40.5 1244.5,-40.5 1250.5,-40.5 1256.5,-46.5 1256.5,-52.5 1256.5,-52.5 1256.5,-64.5 1256.5,-64.5 1256.5,-70.5 1250.5,-76.5 1244.5,-76.5 1244.5,-76.5 1197.5,-76.5 1197.5,-76.5 1191.5,-76.5 1185.5,-70.5 1185.5,-64.5 1185.5,-64.5 1185.5,-52.5 1185.5,-52.5 1185.5,-46.5 1191.5,-40.5 1197.5,-40.5"/>
<text text-anchor="middle" x="1221" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_icache_port&#45;&gt;system_cpu2_icache_cpu_side -->
<g id="edge10" class="edge">
<title>system_cpu2_icache_port&#45;&gt;system_cpu2_icache_cpu_side</title>
<path fill="none" stroke="black" d="M1100.46,-171.37C1124.66,-148.91 1167.25,-109.38 1194.78,-83.83"/>
<polygon fill="black" stroke="black" points="1197.52,-86.07 1202.47,-76.7 1192.75,-80.94 1197.52,-86.07"/>
</g>
<!-- system_cpu2_dcache_port -->
<g id="node33" class="node">
<title>system_cpu2_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M941.5,-171.5C941.5,-171.5 1008.5,-171.5 1008.5,-171.5 1014.5,-171.5 1020.5,-177.5 1020.5,-183.5 1020.5,-183.5 1020.5,-195.5 1020.5,-195.5 1020.5,-201.5 1014.5,-207.5 1008.5,-207.5 1008.5,-207.5 941.5,-207.5 941.5,-207.5 935.5,-207.5 929.5,-201.5 929.5,-195.5 929.5,-195.5 929.5,-183.5 929.5,-183.5 929.5,-177.5 935.5,-171.5 941.5,-171.5"/>
<text text-anchor="middle" x="975" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu2_dcache_cpu_side -->
<g id="node38" class="node">
<title>system_cpu2_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M977.5,-40.5C977.5,-40.5 1024.5,-40.5 1024.5,-40.5 1030.5,-40.5 1036.5,-46.5 1036.5,-52.5 1036.5,-52.5 1036.5,-64.5 1036.5,-64.5 1036.5,-70.5 1030.5,-76.5 1024.5,-76.5 1024.5,-76.5 977.5,-76.5 977.5,-76.5 971.5,-76.5 965.5,-70.5 965.5,-64.5 965.5,-64.5 965.5,-52.5 965.5,-52.5 965.5,-46.5 971.5,-40.5 977.5,-40.5"/>
<text text-anchor="middle" x="1001" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_dcache_port&#45;&gt;system_cpu2_dcache_cpu_side -->
<g id="edge11" class="edge">
<title>system_cpu2_dcache_port&#45;&gt;system_cpu2_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M978.45,-171.37C982.82,-149.68 990.4,-112.08 995.56,-86.51"/>
<polygon fill="black" stroke="black" points="998.99,-87.2 997.53,-76.7 992.13,-85.81 998.99,-87.2"/>
</g>
<!-- system_cpu2_mmu_itb_walker_port -->
<g id="node34" class="node">
<title>system_cpu2_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1480,-171.5C1480,-171.5 1510,-171.5 1510,-171.5 1516,-171.5 1522,-177.5 1522,-183.5 1522,-183.5 1522,-195.5 1522,-195.5 1522,-201.5 1516,-207.5 1510,-207.5 1510,-207.5 1480,-207.5 1480,-207.5 1474,-207.5 1468,-201.5 1468,-195.5 1468,-195.5 1468,-183.5 1468,-183.5 1468,-177.5 1474,-171.5 1480,-171.5"/>
<text text-anchor="middle" x="1495" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu2_itb_walker_cache_cpu_side -->
<g id="node40" class="node">
<title>system_cpu2_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1442.5,-40.5C1442.5,-40.5 1489.5,-40.5 1489.5,-40.5 1495.5,-40.5 1501.5,-46.5 1501.5,-52.5 1501.5,-52.5 1501.5,-64.5 1501.5,-64.5 1501.5,-70.5 1495.5,-76.5 1489.5,-76.5 1489.5,-76.5 1442.5,-76.5 1442.5,-76.5 1436.5,-76.5 1430.5,-70.5 1430.5,-64.5 1430.5,-64.5 1430.5,-52.5 1430.5,-52.5 1430.5,-46.5 1436.5,-40.5 1442.5,-40.5"/>
<text text-anchor="middle" x="1466" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_mmu_itb_walker_port&#45;&gt;system_cpu2_itb_walker_cache_cpu_side -->
<g id="edge12" class="edge">
<title>system_cpu2_mmu_itb_walker_port&#45;&gt;system_cpu2_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1491.15,-171.37C1486.27,-149.68 1477.82,-112.08 1472.07,-86.51"/>
<polygon fill="black" stroke="black" points="1475.48,-85.69 1469.87,-76.7 1468.65,-87.23 1475.48,-85.69"/>
</g>
<!-- system_cpu2_mmu_dtb_walker_port -->
<g id="node35" class="node">
<title>system_cpu2_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1655,-171.5C1655,-171.5 1685,-171.5 1685,-171.5 1691,-171.5 1697,-177.5 1697,-183.5 1697,-183.5 1697,-195.5 1697,-195.5 1697,-201.5 1691,-207.5 1685,-207.5 1685,-207.5 1655,-207.5 1655,-207.5 1649,-207.5 1643,-201.5 1643,-195.5 1643,-195.5 1643,-183.5 1643,-183.5 1643,-177.5 1649,-171.5 1655,-171.5"/>
<text text-anchor="middle" x="1670" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu2_dtb_walker_cache_cpu_side -->
<g id="node42" class="node">
<title>system_cpu2_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1636.5,-40.5C1636.5,-40.5 1683.5,-40.5 1683.5,-40.5 1689.5,-40.5 1695.5,-46.5 1695.5,-52.5 1695.5,-52.5 1695.5,-64.5 1695.5,-64.5 1695.5,-70.5 1689.5,-76.5 1683.5,-76.5 1683.5,-76.5 1636.5,-76.5 1636.5,-76.5 1630.5,-76.5 1624.5,-70.5 1624.5,-64.5 1624.5,-64.5 1624.5,-52.5 1624.5,-52.5 1624.5,-46.5 1630.5,-40.5 1636.5,-40.5"/>
<text text-anchor="middle" x="1660" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu2_mmu_dtb_walker_port&#45;&gt;system_cpu2_dtb_walker_cache_cpu_side -->
<g id="edge13" class="edge">
<title>system_cpu2_mmu_dtb_walker_port&#45;&gt;system_cpu2_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1668.67,-171.37C1667,-149.78 1664.1,-112.41 1662.12,-86.85"/>
<polygon fill="black" stroke="black" points="1665.6,-86.4 1661.33,-76.7 1658.62,-86.94 1665.6,-86.4"/>
</g>
<!-- system_cpu2_icache_mem_side -->
<g id="node37" class="node">
<title>system_cpu2_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1287,-40.5C1287,-40.5 1343,-40.5 1343,-40.5 1349,-40.5 1355,-46.5 1355,-52.5 1355,-52.5 1355,-64.5 1355,-64.5 1355,-70.5 1349,-76.5 1343,-76.5 1343,-76.5 1287,-76.5 1287,-76.5 1281,-76.5 1275,-70.5 1275,-64.5 1275,-64.5 1275,-52.5 1275,-52.5 1275,-46.5 1281,-40.5 1287,-40.5"/>
<text text-anchor="middle" x="1315" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_dcache_mem_side -->
<g id="node39" class="node">
<title>system_cpu2_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1067,-40.5C1067,-40.5 1123,-40.5 1123,-40.5 1129,-40.5 1135,-46.5 1135,-52.5 1135,-52.5 1135,-64.5 1135,-64.5 1135,-70.5 1129,-76.5 1123,-76.5 1123,-76.5 1067,-76.5 1067,-76.5 1061,-76.5 1055,-70.5 1055,-64.5 1055,-64.5 1055,-52.5 1055,-52.5 1055,-46.5 1061,-40.5 1067,-40.5"/>
<text text-anchor="middle" x="1095" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_itb_walker_cache_mem_side -->
<g id="node41" class="node">
<title>system_cpu2_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1532,-40.5C1532,-40.5 1588,-40.5 1588,-40.5 1594,-40.5 1600,-46.5 1600,-52.5 1600,-52.5 1600,-64.5 1600,-64.5 1600,-70.5 1594,-76.5 1588,-76.5 1588,-76.5 1532,-76.5 1532,-76.5 1526,-76.5 1520,-70.5 1520,-64.5 1520,-64.5 1520,-52.5 1520,-52.5 1520,-46.5 1526,-40.5 1532,-40.5"/>
<text text-anchor="middle" x="1560" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_dtb_walker_cache_mem_side -->
<g id="node43" class="node">
<title>system_cpu2_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1726,-40.5C1726,-40.5 1782,-40.5 1782,-40.5 1788,-40.5 1794,-46.5 1794,-52.5 1794,-52.5 1794,-64.5 1794,-64.5 1794,-70.5 1788,-76.5 1782,-76.5 1782,-76.5 1726,-76.5 1726,-76.5 1720,-76.5 1714,-70.5 1714,-64.5 1714,-64.5 1714,-52.5 1714,-52.5 1714,-46.5 1720,-40.5 1726,-40.5"/>
<text text-anchor="middle" x="1754" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu2_interrupts_int_requestor -->
<g id="node44" class="node">
<title>system_cpu2_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M1344.5,-171.5C1344.5,-171.5 1415.5,-171.5 1415.5,-171.5 1421.5,-171.5 1427.5,-177.5 1427.5,-183.5 1427.5,-183.5 1427.5,-195.5 1427.5,-195.5 1427.5,-201.5 1421.5,-207.5 1415.5,-207.5 1415.5,-207.5 1344.5,-207.5 1344.5,-207.5 1338.5,-207.5 1332.5,-201.5 1332.5,-195.5 1332.5,-195.5 1332.5,-183.5 1332.5,-183.5 1332.5,-177.5 1338.5,-171.5 1344.5,-171.5"/>
<text text-anchor="middle" x="1380" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu2_interrupts_int_responder -->
<g id="node45" class="node">
<title>system_cpu2_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M1227.5,-171.5C1227.5,-171.5 1302.5,-171.5 1302.5,-171.5 1308.5,-171.5 1314.5,-177.5 1314.5,-183.5 1314.5,-183.5 1314.5,-195.5 1314.5,-195.5 1314.5,-201.5 1308.5,-207.5 1302.5,-207.5 1302.5,-207.5 1227.5,-207.5 1227.5,-207.5 1221.5,-207.5 1215.5,-201.5 1215.5,-195.5 1215.5,-195.5 1215.5,-183.5 1215.5,-183.5 1215.5,-177.5 1221.5,-171.5 1227.5,-171.5"/>
<text text-anchor="middle" x="1265" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu2_interrupts_pio -->
<g id="node46" class="node">
<title>system_cpu2_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M1155,-171.5C1155,-171.5 1185,-171.5 1185,-171.5 1191,-171.5 1197,-177.5 1197,-183.5 1197,-183.5 1197,-195.5 1197,-195.5 1197,-201.5 1191,-207.5 1185,-207.5 1185,-207.5 1155,-207.5 1155,-207.5 1149,-207.5 1143,-201.5 1143,-195.5 1143,-195.5 1143,-183.5 1143,-183.5 1143,-177.5 1149,-171.5 1155,-171.5"/>
<text text-anchor="middle" x="1170" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu3_icache_port -->
<g id="node47" class="node">
<title>system_cpu3_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M1948,-171.5C1948,-171.5 2010,-171.5 2010,-171.5 2016,-171.5 2022,-177.5 2022,-183.5 2022,-183.5 2022,-195.5 2022,-195.5 2022,-201.5 2016,-207.5 2010,-207.5 2010,-207.5 1948,-207.5 1948,-207.5 1942,-207.5 1936,-201.5 1936,-195.5 1936,-195.5 1936,-183.5 1936,-183.5 1936,-177.5 1942,-171.5 1948,-171.5"/>
<text text-anchor="middle" x="1979" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu3_icache_cpu_side -->
<g id="node51" class="node">
<title>system_cpu3_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2094.5,-40.5C2094.5,-40.5 2141.5,-40.5 2141.5,-40.5 2147.5,-40.5 2153.5,-46.5 2153.5,-52.5 2153.5,-52.5 2153.5,-64.5 2153.5,-64.5 2153.5,-70.5 2147.5,-76.5 2141.5,-76.5 2141.5,-76.5 2094.5,-76.5 2094.5,-76.5 2088.5,-76.5 2082.5,-70.5 2082.5,-64.5 2082.5,-64.5 2082.5,-52.5 2082.5,-52.5 2082.5,-46.5 2088.5,-40.5 2094.5,-40.5"/>
<text text-anchor="middle" x="2118" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_icache_port&#45;&gt;system_cpu3_icache_cpu_side -->
<g id="edge14" class="edge">
<title>system_cpu3_icache_port&#45;&gt;system_cpu3_icache_cpu_side</title>
<path fill="none" stroke="black" d="M1997.46,-171.37C2021.66,-148.91 2064.25,-109.38 2091.78,-83.83"/>
<polygon fill="black" stroke="black" points="2094.52,-86.07 2099.47,-76.7 2089.75,-80.94 2094.52,-86.07"/>
</g>
<!-- system_cpu3_dcache_port -->
<g id="node48" class="node">
<title>system_cpu3_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M1838.5,-171.5C1838.5,-171.5 1905.5,-171.5 1905.5,-171.5 1911.5,-171.5 1917.5,-177.5 1917.5,-183.5 1917.5,-183.5 1917.5,-195.5 1917.5,-195.5 1917.5,-201.5 1911.5,-207.5 1905.5,-207.5 1905.5,-207.5 1838.5,-207.5 1838.5,-207.5 1832.5,-207.5 1826.5,-201.5 1826.5,-195.5 1826.5,-195.5 1826.5,-183.5 1826.5,-183.5 1826.5,-177.5 1832.5,-171.5 1838.5,-171.5"/>
<text text-anchor="middle" x="1872" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu3_dcache_cpu_side -->
<g id="node53" class="node">
<title>system_cpu3_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1874.5,-40.5C1874.5,-40.5 1921.5,-40.5 1921.5,-40.5 1927.5,-40.5 1933.5,-46.5 1933.5,-52.5 1933.5,-52.5 1933.5,-64.5 1933.5,-64.5 1933.5,-70.5 1927.5,-76.5 1921.5,-76.5 1921.5,-76.5 1874.5,-76.5 1874.5,-76.5 1868.5,-76.5 1862.5,-70.5 1862.5,-64.5 1862.5,-64.5 1862.5,-52.5 1862.5,-52.5 1862.5,-46.5 1868.5,-40.5 1874.5,-40.5"/>
<text text-anchor="middle" x="1898" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_dcache_port&#45;&gt;system_cpu3_dcache_cpu_side -->
<g id="edge15" class="edge">
<title>system_cpu3_dcache_port&#45;&gt;system_cpu3_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M1875.45,-171.37C1879.82,-149.68 1887.4,-112.08 1892.56,-86.51"/>
<polygon fill="black" stroke="black" points="1895.99,-87.2 1894.53,-76.7 1889.13,-85.81 1895.99,-87.2"/>
</g>
<!-- system_cpu3_mmu_itb_walker_port -->
<g id="node49" class="node">
<title>system_cpu3_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M2377,-171.5C2377,-171.5 2407,-171.5 2407,-171.5 2413,-171.5 2419,-177.5 2419,-183.5 2419,-183.5 2419,-195.5 2419,-195.5 2419,-201.5 2413,-207.5 2407,-207.5 2407,-207.5 2377,-207.5 2377,-207.5 2371,-207.5 2365,-201.5 2365,-195.5 2365,-195.5 2365,-183.5 2365,-183.5 2365,-177.5 2371,-171.5 2377,-171.5"/>
<text text-anchor="middle" x="2392" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu3_itb_walker_cache_cpu_side -->
<g id="node55" class="node">
<title>system_cpu3_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2339.5,-40.5C2339.5,-40.5 2386.5,-40.5 2386.5,-40.5 2392.5,-40.5 2398.5,-46.5 2398.5,-52.5 2398.5,-52.5 2398.5,-64.5 2398.5,-64.5 2398.5,-70.5 2392.5,-76.5 2386.5,-76.5 2386.5,-76.5 2339.5,-76.5 2339.5,-76.5 2333.5,-76.5 2327.5,-70.5 2327.5,-64.5 2327.5,-64.5 2327.5,-52.5 2327.5,-52.5 2327.5,-46.5 2333.5,-40.5 2339.5,-40.5"/>
<text text-anchor="middle" x="2363" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_mmu_itb_walker_port&#45;&gt;system_cpu3_itb_walker_cache_cpu_side -->
<g id="edge16" class="edge">
<title>system_cpu3_mmu_itb_walker_port&#45;&gt;system_cpu3_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M2388.15,-171.37C2383.27,-149.68 2374.82,-112.08 2369.07,-86.51"/>
<polygon fill="black" stroke="black" points="2372.48,-85.69 2366.87,-76.7 2365.65,-87.23 2372.48,-85.69"/>
</g>
<!-- system_cpu3_mmu_dtb_walker_port -->
<g id="node50" class="node">
<title>system_cpu3_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M2552,-171.5C2552,-171.5 2582,-171.5 2582,-171.5 2588,-171.5 2594,-177.5 2594,-183.5 2594,-183.5 2594,-195.5 2594,-195.5 2594,-201.5 2588,-207.5 2582,-207.5 2582,-207.5 2552,-207.5 2552,-207.5 2546,-207.5 2540,-201.5 2540,-195.5 2540,-195.5 2540,-183.5 2540,-183.5 2540,-177.5 2546,-171.5 2552,-171.5"/>
<text text-anchor="middle" x="2567" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu3_dtb_walker_cache_cpu_side -->
<g id="node57" class="node">
<title>system_cpu3_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2533.5,-40.5C2533.5,-40.5 2580.5,-40.5 2580.5,-40.5 2586.5,-40.5 2592.5,-46.5 2592.5,-52.5 2592.5,-52.5 2592.5,-64.5 2592.5,-64.5 2592.5,-70.5 2586.5,-76.5 2580.5,-76.5 2580.5,-76.5 2533.5,-76.5 2533.5,-76.5 2527.5,-76.5 2521.5,-70.5 2521.5,-64.5 2521.5,-64.5 2521.5,-52.5 2521.5,-52.5 2521.5,-46.5 2527.5,-40.5 2533.5,-40.5"/>
<text text-anchor="middle" x="2557" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu3_mmu_dtb_walker_port&#45;&gt;system_cpu3_dtb_walker_cache_cpu_side -->
<g id="edge17" class="edge">
<title>system_cpu3_mmu_dtb_walker_port&#45;&gt;system_cpu3_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M2565.67,-171.37C2564,-149.78 2561.1,-112.41 2559.12,-86.85"/>
<polygon fill="black" stroke="black" points="2562.6,-86.4 2558.33,-76.7 2555.62,-86.94 2562.6,-86.4"/>
</g>
<!-- system_cpu3_icache_mem_side -->
<g id="node52" class="node">
<title>system_cpu3_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2184,-40.5C2184,-40.5 2240,-40.5 2240,-40.5 2246,-40.5 2252,-46.5 2252,-52.5 2252,-52.5 2252,-64.5 2252,-64.5 2252,-70.5 2246,-76.5 2240,-76.5 2240,-76.5 2184,-76.5 2184,-76.5 2178,-76.5 2172,-70.5 2172,-64.5 2172,-64.5 2172,-52.5 2172,-52.5 2172,-46.5 2178,-40.5 2184,-40.5"/>
<text text-anchor="middle" x="2212" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_dcache_mem_side -->
<g id="node54" class="node">
<title>system_cpu3_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1964,-40.5C1964,-40.5 2020,-40.5 2020,-40.5 2026,-40.5 2032,-46.5 2032,-52.5 2032,-52.5 2032,-64.5 2032,-64.5 2032,-70.5 2026,-76.5 2020,-76.5 2020,-76.5 1964,-76.5 1964,-76.5 1958,-76.5 1952,-70.5 1952,-64.5 1952,-64.5 1952,-52.5 1952,-52.5 1952,-46.5 1958,-40.5 1964,-40.5"/>
<text text-anchor="middle" x="1992" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_itb_walker_cache_mem_side -->
<g id="node56" class="node">
<title>system_cpu3_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2429,-40.5C2429,-40.5 2485,-40.5 2485,-40.5 2491,-40.5 2497,-46.5 2497,-52.5 2497,-52.5 2497,-64.5 2497,-64.5 2497,-70.5 2491,-76.5 2485,-76.5 2485,-76.5 2429,-76.5 2429,-76.5 2423,-76.5 2417,-70.5 2417,-64.5 2417,-64.5 2417,-52.5 2417,-52.5 2417,-46.5 2423,-40.5 2429,-40.5"/>
<text text-anchor="middle" x="2457" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_dtb_walker_cache_mem_side -->
<g id="node58" class="node">
<title>system_cpu3_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2623,-40.5C2623,-40.5 2679,-40.5 2679,-40.5 2685,-40.5 2691,-46.5 2691,-52.5 2691,-52.5 2691,-64.5 2691,-64.5 2691,-70.5 2685,-76.5 2679,-76.5 2679,-76.5 2623,-76.5 2623,-76.5 2617,-76.5 2611,-70.5 2611,-64.5 2611,-64.5 2611,-52.5 2611,-52.5 2611,-46.5 2617,-40.5 2623,-40.5"/>
<text text-anchor="middle" x="2651" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu3_interrupts_int_requestor -->
<g id="node59" class="node">
<title>system_cpu3_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M2241.5,-171.5C2241.5,-171.5 2312.5,-171.5 2312.5,-171.5 2318.5,-171.5 2324.5,-177.5 2324.5,-183.5 2324.5,-183.5 2324.5,-195.5 2324.5,-195.5 2324.5,-201.5 2318.5,-207.5 2312.5,-207.5 2312.5,-207.5 2241.5,-207.5 2241.5,-207.5 2235.5,-207.5 2229.5,-201.5 2229.5,-195.5 2229.5,-195.5 2229.5,-183.5 2229.5,-183.5 2229.5,-177.5 2235.5,-171.5 2241.5,-171.5"/>
<text text-anchor="middle" x="2277" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu3_interrupts_int_responder -->
<g id="node60" class="node">
<title>system_cpu3_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M2124.5,-171.5C2124.5,-171.5 2199.5,-171.5 2199.5,-171.5 2205.5,-171.5 2211.5,-177.5 2211.5,-183.5 2211.5,-183.5 2211.5,-195.5 2211.5,-195.5 2211.5,-201.5 2205.5,-207.5 2199.5,-207.5 2199.5,-207.5 2124.5,-207.5 2124.5,-207.5 2118.5,-207.5 2112.5,-201.5 2112.5,-195.5 2112.5,-195.5 2112.5,-183.5 2112.5,-183.5 2112.5,-177.5 2118.5,-171.5 2124.5,-171.5"/>
<text text-anchor="middle" x="2162" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu3_interrupts_pio -->
<g id="node61" class="node">
<title>system_cpu3_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M2052,-171.5C2052,-171.5 2082,-171.5 2082,-171.5 2088,-171.5 2094,-177.5 2094,-183.5 2094,-183.5 2094,-195.5 2094,-195.5 2094,-201.5 2088,-207.5 2082,-207.5 2082,-207.5 2052,-207.5 2052,-207.5 2046,-207.5 2040,-201.5 2040,-195.5 2040,-195.5 2040,-183.5 2040,-183.5 2040,-177.5 2046,-171.5 2052,-171.5"/>
<text text-anchor="middle" x="2067" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu0_interrupts_int_requestor -->
<g id="edge19" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu0_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M2301.36,-425.11C2499.05,-423.66 3086.07,-417.23 3118,-392 3175.54,-346.52 3177.14,-247.36 3175.26,-207.54"/>
<polygon fill="black" stroke="black" points="2301.1,-421.62 2291.13,-425.19 2301.15,-428.62 2301.1,-421.62"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu1_interrupts_int_requestor -->
<g id="edge20" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu1_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M2191.73,-404.83C2185.86,-402.85 2179.86,-401.16 2174,-400 2151.99,-395.66 577.42,-404.8 559,-392 496.84,-348.78 485.46,-247.86 483.43,-207.56"/>
<polygon fill="black" stroke="black" points="2190.82,-408.22 2201.41,-408.37 2193.22,-401.65 2190.82,-408.22"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu2_interrupts_int_requestor -->
<g id="edge21" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu2_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M2191.72,-404.86C2185.86,-402.88 2179.86,-401.17 2174,-400 2154.44,-396.08 1472.34,-403.44 1456,-392 1393.97,-348.59 1382.52,-247.78 1380.44,-207.53"/>
<polygon fill="black" stroke="black" points="2190.81,-408.26 2201.4,-408.41 2193.22,-401.68 2190.81,-408.26"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu3_interrupts_int_requestor -->
<g id="edge22" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu3_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M2241.67,-398.06C2250,-349.15 2267.17,-248.23 2274.05,-207.81"/>
<polygon fill="black" stroke="black" points="2238.17,-397.77 2239.94,-408.22 2245.07,-398.95 2238.17,-397.77"/>
</g>
<!-- system_l3_mem_side -->
<g id="node67" class="node">
<title>system_l3_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M3756,-171.5C3756,-171.5 3812,-171.5 3812,-171.5 3818,-171.5 3824,-177.5 3824,-183.5 3824,-183.5 3824,-195.5 3824,-195.5 3824,-201.5 3818,-207.5 3812,-207.5 3812,-207.5 3756,-207.5 3756,-207.5 3750,-207.5 3744,-201.5 3744,-195.5 3744,-195.5 3744,-183.5 3744,-183.5 3744,-177.5 3750,-171.5 3756,-171.5"/>
<text text-anchor="middle" x="3784" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_l3_mem_side -->
<g id="edge18" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_l3_mem_side</title>
<path fill="none" stroke="black" d="M2301.37,-425.11C2584.16,-423.26 3703.57,-414.54 3732,-392 3789.19,-346.66 3788.5,-247.42 3785.67,-207.56"/>
<polygon fill="black" stroke="black" points="2301.25,-421.61 2291.27,-425.17 2301.29,-428.61 2301.25,-421.61"/>
</g>
<!-- system_membus_mem_side_ports -->
<g id="node63" class="node">
<title>system_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M2059,-408.5C2059,-408.5 2153,-408.5 2153,-408.5 2159,-408.5 2165,-414.5 2165,-420.5 2165,-420.5 2165,-432.5 2165,-432.5 2165,-438.5 2159,-444.5 2153,-444.5 2153,-444.5 2059,-444.5 2059,-444.5 2053,-444.5 2047,-438.5 2047,-432.5 2047,-432.5 2047,-420.5 2047,-420.5 2047,-414.5 2053,-408.5 2059,-408.5"/>
<text text-anchor="middle" x="2106" y="-422.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_int_responder -->
<g id="edge24" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M2144.53,-408.4C2153.98,-404.95 2164.21,-401.82 2174,-400 2196.56,-395.8 2981.7,-405.85 3000,-392 3054.24,-350.95 3060.76,-262.68 3060.3,-217.84"/>
<polygon fill="black" stroke="black" points="3063.8,-217.6 3060.07,-207.68 3056.8,-217.76 3063.8,-217.6"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_pio -->
<g id="edge23" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_pio</title>
<path fill="none" stroke="black" d="M2144.53,-408.41C2153.98,-404.96 2164.21,-401.83 2174,-400 2194.73,-396.13 2917.07,-405.81 2933,-392 2982.78,-348.84 2976.56,-261.9 2969.45,-217.68"/>
<polygon fill="black" stroke="black" points="2972.87,-216.91 2967.71,-207.66 2965.98,-218.11 2972.87,-216.91"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_int_responder -->
<g id="edge26" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M2046.54,-425.27C1751.74,-424.02 459.82,-417.1 427,-392 372.97,-350.67 366.36,-262.52 366.75,-217.78"/>
<polygon fill="black" stroke="black" points="370.25,-217.72 366.96,-207.64 363.25,-217.57 370.25,-217.72"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_pio -->
<g id="edge25" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_pio</title>
<path fill="none" stroke="black" d="M2046.96,-425.42C1740.49,-424.86 343.86,-420.75 310,-392 259.53,-349.15 262.89,-262.07 268.49,-217.75"/>
<polygon fill="black" stroke="black" points="271.97,-218.09 269.89,-207.7 265.04,-217.12 271.97,-218.09"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu2_interrupts_int_responder -->
<g id="edge28" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu2_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M2046.84,-424.84C1869.42,-422.6 1352.33,-414.19 1324,-392 1270.45,-350.06 1263.62,-262.19 1263.85,-217.64"/>
<polygon fill="black" stroke="black" points="1267.35,-217.62 1264.03,-207.55 1260.35,-217.49 1267.35,-217.62"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu2_interrupts_pio -->
<g id="edge27" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu2_interrupts_pio</title>
<path fill="none" stroke="black" d="M2046.99,-425.31C1851.98,-424.43 1238.76,-419.48 1207,-392 1156.93,-348.68 1160.11,-261.82 1165.58,-217.64"/>
<polygon fill="black" stroke="black" points="1169.06,-218.02 1166.95,-207.63 1162.12,-217.07 1169.06,-218.02"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu3_interrupts_int_responder -->
<g id="edge30" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu3_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M2110.12,-408.22C2119.77,-367.73 2143.89,-266.48 2155.53,-217.66"/>
<polygon fill="black" stroke="black" points="2158.96,-218.34 2157.88,-207.81 2152.15,-216.72 2158.96,-218.34"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu3_interrupts_pio -->
<g id="edge29" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu3_interrupts_pio</title>
<path fill="none" stroke="black" d="M2103.13,-408.22C2096.43,-367.82 2079.68,-266.9 2071.56,-217.97"/>
<polygon fill="black" stroke="black" points="2074.96,-217.1 2069.87,-207.81 2068.06,-218.24 2074.96,-217.1"/>
</g>
<!-- system_mem_ctrls_port -->
<g id="node72" class="node">
<title>system_mem_ctrls_port</title>
<path fill="#4b4746" stroke="#000000" d="M3632,-171.5C3632,-171.5 3662,-171.5 3662,-171.5 3668,-171.5 3674,-177.5 3674,-183.5 3674,-183.5 3674,-195.5 3674,-195.5 3674,-201.5 3668,-207.5 3662,-207.5 3662,-207.5 3632,-207.5 3632,-207.5 3626,-207.5 3620,-201.5 3620,-195.5 3620,-195.5 3620,-183.5 3620,-183.5 3620,-177.5 3626,-171.5 3632,-171.5"/>
<text text-anchor="middle" x="3647" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port -->
<g id="edge31" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port</title>
<path fill="none" stroke="black" d="M2144.52,-408.37C2153.98,-404.92 2164.2,-401.81 2174,-400 2193.26,-396.45 3568.25,-403.64 3584,-392 3639,-351.33 3647.29,-262.88 3647.74,-217.92"/>
<polygon fill="black" stroke="black" points="3651.24,-217.73 3647.72,-207.74 3644.24,-217.75 3651.24,-217.73"/>
</g>
<!-- system_l2_cpu_side -->
<g id="node64" class="node">
<title>system_l2_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M4036.5,-40.5C4036.5,-40.5 4083.5,-40.5 4083.5,-40.5 4089.5,-40.5 4095.5,-46.5 4095.5,-52.5 4095.5,-52.5 4095.5,-64.5 4095.5,-64.5 4095.5,-70.5 4089.5,-76.5 4083.5,-76.5 4083.5,-76.5 4036.5,-76.5 4036.5,-76.5 4030.5,-76.5 4024.5,-70.5 4024.5,-64.5 4024.5,-64.5 4024.5,-52.5 4024.5,-52.5 4024.5,-46.5 4030.5,-40.5 4036.5,-40.5"/>
<text text-anchor="middle" x="4060" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_l2_mem_side -->
<g id="node65" class="node">
<title>system_l2_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M4126,-40.5C4126,-40.5 4182,-40.5 4182,-40.5 4188,-40.5 4194,-46.5 4194,-52.5 4194,-52.5 4194,-64.5 4194,-64.5 4194,-70.5 4188,-76.5 4182,-76.5 4182,-76.5 4126,-76.5 4126,-76.5 4120,-76.5 4114,-70.5 4114,-64.5 4114,-64.5 4114,-52.5 4114,-52.5 4114,-46.5 4120,-40.5 4126,-40.5"/>
<text text-anchor="middle" x="4154" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_l3_cpu_side -->
<g id="node66" class="node">
<title>system_l3_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M3854.5,-171.5C3854.5,-171.5 3901.5,-171.5 3901.5,-171.5 3907.5,-171.5 3913.5,-177.5 3913.5,-183.5 3913.5,-183.5 3913.5,-195.5 3913.5,-195.5 3913.5,-201.5 3907.5,-207.5 3901.5,-207.5 3901.5,-207.5 3854.5,-207.5 3854.5,-207.5 3848.5,-207.5 3842.5,-201.5 3842.5,-195.5 3842.5,-195.5 3842.5,-183.5 3842.5,-183.5 3842.5,-177.5 3848.5,-171.5 3854.5,-171.5"/>
<text text-anchor="middle" x="3878" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_tol2bus_cpu_side_ports -->
<g id="node68" class="node">
<title>system_tol2bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M3950,-171.5C3950,-171.5 4034,-171.5 4034,-171.5 4040,-171.5 4046,-177.5 4046,-183.5 4046,-183.5 4046,-195.5 4046,-195.5 4046,-201.5 4040,-207.5 4034,-207.5 4034,-207.5 3950,-207.5 3950,-207.5 3944,-207.5 3938,-201.5 3938,-195.5 3938,-195.5 3938,-183.5 3938,-183.5 3938,-177.5 3944,-171.5 3950,-171.5"/>
<text text-anchor="middle" x="3992" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_icache_mem_side -->
<g id="edge32" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_icache_mem_side</title>
<path fill="none" stroke="black" d="M3962.83,-165.52C3951.9,-158.2 3938.97,-150.98 3926,-147 3774.22,-100.47 3363.99,-168.86 3212,-123 3180.63,-113.53 3149.24,-92.02 3129.51,-76.66"/>
<polygon fill="black" stroke="black" points="3960.94,-168.46 3971.13,-171.34 3964.96,-162.73 3960.94,-168.46"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dcache_mem_side -->
<g id="edge33" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dcache_mem_side</title>
<path fill="none" stroke="black" d="M3962.85,-165.45C3951.92,-158.13 3938.99,-150.92 3926,-147 3823.96,-116.2 3066.97,-159.96 2967,-123 2941.45,-113.55 2918.07,-92.04 2903.71,-76.67"/>
<polygon fill="black" stroke="black" points="3960.96,-168.4 3971.15,-171.29 3964.98,-162.68 3960.96,-168.4"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_itb_walker_cache_mem_side -->
<g id="edge34" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M3962.8,-165.61C3951.87,-158.3 3938.94,-151.06 3926,-147 3815.62,-112.4 3509.38,-174.91 3406,-123 3386.26,-113.09 3371.36,-91.9 3362.68,-76.72"/>
<polygon fill="black" stroke="black" points="3960.91,-168.55 3971.11,-171.42 3964.93,-162.82 3960.91,-168.55"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dtb_walker_cache_mem_side -->
<g id="edge35" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu0_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M3960.45,-165.66C3949.9,-158.86 3937.81,-151.92 3926,-147 3808.62,-98.15 3658.84,-73.77 3588.25,-64.33"/>
<polygon fill="black" stroke="black" points="3958.65,-168.67 3968.91,-171.3 3962.53,-162.84 3958.65,-168.67"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_icache_mem_side -->
<g id="edge36" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_icache_mem_side</title>
<path fill="none" stroke="black" d="M3963.15,-165.5C3952.16,-158.1 3939.12,-150.83 3926,-147 3744.42,-93.96 702.82,-175.23 521,-123 489.3,-113.89 457.74,-92.07 438.08,-76.56"/>
<polygon fill="black" stroke="black" points="3961.29,-168.47 3971.47,-171.39 3965.33,-162.76 3961.29,-168.47"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dcache_mem_side -->
<g id="edge37" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dcache_mem_side</title>
<path fill="none" stroke="black" d="M3963.15,-165.49C3952.16,-158.1 3939.12,-150.83 3926,-147 3828.67,-118.6 371.42,-157.28 276,-123 250.36,-113.79 227.01,-92.22 212.67,-76.78"/>
<polygon fill="black" stroke="black" points="3961.29,-168.47 3971.47,-171.39 3965.33,-162.76 3961.29,-168.47"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_itb_walker_cache_mem_side -->
<g id="edge38" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M3963.14,-165.5C3952.16,-158.1 3939.12,-150.84 3926,-147 3840.39,-121.97 795.47,-161.48 715,-123 694.95,-113.41 680.02,-91.93 671.43,-76.61"/>
<polygon fill="black" stroke="black" points="3961.29,-168.47 3971.47,-171.4 3965.33,-162.76 3961.29,-168.47"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dtb_walker_cache_mem_side -->
<g id="edge39" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu1_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M3963.14,-165.5C3952.16,-158.11 3939.12,-150.84 3926,-147 3767.48,-100.61 1110.98,-171.22 953,-123 922.99,-113.84 893.68,-92.03 875.5,-76.54"/>
<polygon fill="black" stroke="black" points="3961.29,-168.48 3971.47,-171.4 3965.33,-162.77 3961.29,-168.48"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_icache_mem_side -->
<g id="edge40" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_icache_mem_side</title>
<path fill="none" stroke="black" d="M3963.14,-165.52C3952.16,-158.12 3939.12,-150.85 3926,-147 3792.3,-107.76 1551.87,-161.64 1418,-123 1386.31,-113.85 1354.75,-92.04 1335.08,-76.54"/>
<polygon fill="black" stroke="black" points="3961.28,-168.49 3971.47,-171.41 3965.33,-162.78 3961.28,-168.49"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_dcache_mem_side -->
<g id="edge41" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_dcache_mem_side</title>
<path fill="none" stroke="black" d="M3963.14,-165.51C3952.16,-158.11 3939.12,-150.84 3926,-147 3779.22,-103.99 1316.89,-174.87 1173,-123 1147.37,-113.76 1124.02,-92.2 1109.68,-76.77"/>
<polygon fill="black" stroke="black" points="3961.29,-168.48 3971.47,-171.4 3965.33,-162.77 3961.29,-168.48"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_itb_walker_cache_mem_side -->
<g id="edge42" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M3963.14,-165.52C3952.16,-158.13 3939.12,-150.85 3926,-147 3802.65,-110.75 1727.9,-178.63 1612,-123 1591.96,-113.38 1577.03,-91.91 1568.43,-76.6"/>
<polygon fill="black" stroke="black" points="3961.28,-168.5 3971.47,-171.41 3965.32,-162.78 3961.28,-168.5"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_dtb_walker_cache_mem_side -->
<g id="edge43" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu2_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M3963.14,-165.53C3952.15,-158.14 3939.11,-150.86 3926,-147 3704.72,-81.82 2070.52,-190.72 1850,-123 1820.01,-113.79 1790.7,-91.99 1772.51,-76.51"/>
<polygon fill="black" stroke="black" points="3961.28,-168.5 3971.46,-171.42 3965.32,-162.79 3961.28,-168.5"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_icache_mem_side -->
<g id="edge44" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_icache_mem_side</title>
<path fill="none" stroke="black" d="M3963.13,-165.55C3952.15,-158.16 3939.11,-150.88 3926,-147 3754.36,-96.13 2486.86,-173.11 2315,-123 2283.34,-113.77 2251.77,-91.98 2232.09,-76.5"/>
<polygon fill="black" stroke="black" points="3961.27,-168.53 3971.46,-171.44 3965.31,-162.81 3961.27,-168.53"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_dcache_mem_side -->
<g id="edge45" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_dcache_mem_side</title>
<path fill="none" stroke="black" d="M3963.13,-165.54C3952.15,-158.15 3939.11,-150.87 3926,-147 3827.1,-117.8 2166.93,-158.18 2070,-123 2044.39,-113.71 2021.03,-92.16 2006.69,-76.74"/>
<polygon fill="black" stroke="black" points="3961.28,-168.51 3971.46,-171.43 3965.32,-162.8 3961.28,-168.51"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_itb_walker_cache_mem_side -->
<g id="edge46" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M3963.12,-165.57C3952.14,-158.18 3939.1,-150.9 3926,-147 3850.53,-124.55 2579.87,-157.3 2509,-123 2488.99,-113.32 2474.06,-91.85 2465.45,-76.57"/>
<polygon fill="black" stroke="black" points="3961.27,-168.54 3971.45,-171.45 3965.31,-162.83 3961.27,-168.54"/>
</g>
<!-- system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_dtb_walker_cache_mem_side -->
<g id="edge47" class="edge">
<title>system_tol2bus_cpu_side_ports&#45;&gt;system_cpu3_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M3963.12,-165.59C3952.13,-158.21 3939.1,-150.92 3926,-147 3800.48,-109.43 2872.08,-162.02 2747,-123 2717.24,-113.72 2688.1,-92.17 2669.88,-76.75"/>
<polygon fill="black" stroke="black" points="3961.26,-168.57 3971.45,-171.48 3965.3,-162.85 3961.26,-168.57"/>
</g>
<!-- system_tol2bus_mem_side_ports -->
<g id="node69" class="node">
<title>system_tol2bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M4076,-171.5C4076,-171.5 4170,-171.5 4170,-171.5 4176,-171.5 4182,-177.5 4182,-183.5 4182,-183.5 4182,-195.5 4182,-195.5 4182,-201.5 4176,-207.5 4170,-207.5 4170,-207.5 4076,-207.5 4076,-207.5 4070,-207.5 4064,-201.5 4064,-195.5 4064,-195.5 4064,-183.5 4064,-183.5 4064,-177.5 4070,-171.5 4076,-171.5"/>
<text text-anchor="middle" x="4123" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side -->
<g id="edge48" class="edge">
<title>system_tol2bus_mem_side_ports&#45;&gt;system_l2_cpu_side</title>
<path fill="none" stroke="black" d="M4114.63,-171.37C4103.95,-149.49 4085.35,-111.41 4072.86,-85.83"/>
<polygon fill="black" stroke="black" points="4075.93,-84.15 4068.4,-76.7 4069.64,-87.22 4075.93,-84.15"/>
</g>
<!-- system_tol3bus_cpu_side_ports -->
<g id="node70" class="node">
<title>system_tol3bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M4032,-408.5C4032,-408.5 4116,-408.5 4116,-408.5 4122,-408.5 4128,-414.5 4128,-420.5 4128,-420.5 4128,-432.5 4128,-432.5 4128,-438.5 4122,-444.5 4116,-444.5 4116,-444.5 4032,-444.5 4032,-444.5 4026,-444.5 4020,-438.5 4020,-432.5 4020,-432.5 4020,-420.5 4020,-420.5 4020,-414.5 4026,-408.5 4032,-408.5"/>
<text text-anchor="middle" x="4074" y="-422.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_tol3bus_cpu_side_ports&#45;&gt;system_l2_mem_side -->
<g id="edge49" class="edge">
<title>system_tol3bus_cpu_side_ports&#45;&gt;system_l2_mem_side</title>
<path fill="none" stroke="black" d="M4137.87,-414.87C4162.55,-409.34 4186.64,-401.7 4194,-392 4268.7,-293.59 4191.83,-129.45 4163.54,-76.51"/>
<polygon fill="black" stroke="black" points="4137.1,-411.45 4128.05,-416.95 4138.56,-418.3 4137.1,-411.45"/>
</g>
<!-- system_tol3bus_mem_side_ports -->
<g id="node71" class="node">
<title>system_tol3bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M3896,-408.5C3896,-408.5 3990,-408.5 3990,-408.5 3996,-408.5 4002,-414.5 4002,-420.5 4002,-420.5 4002,-432.5 4002,-432.5 4002,-438.5 3996,-444.5 3990,-444.5 3990,-444.5 3896,-444.5 3896,-444.5 3890,-444.5 3884,-438.5 3884,-432.5 3884,-432.5 3884,-420.5 3884,-420.5 3884,-414.5 3890,-408.5 3896,-408.5"/>
<text text-anchor="middle" x="3943" y="-422.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_tol3bus_mem_side_ports&#45;&gt;system_l3_cpu_side -->
<g id="edge50" class="edge">
<title>system_tol3bus_mem_side_ports&#45;&gt;system_l3_cpu_side</title>
<path fill="none" stroke="black" d="M3933.38,-408.46C3930.72,-403.29 3928.02,-397.51 3926,-392 3903.8,-331.52 3889.17,-257 3882.38,-217.72"/>
<polygon fill="black" stroke="black" points="3885.79,-216.89 3880.67,-207.61 3878.89,-218.06 3885.79,-216.89"/>
</g>
</g>
</svg>
