# About
This repository will contain the verilog codes, output files and other relavant files used the online internship on VLSI circuit design, organised by SCL Chandigarh and EICT Academy, IIT Guwahati.
## Assignment Problems
### Design a simple pulse-width modulation PWM signal generator, where user can control the width of the pulse.

** To view the verilog code click [**here**](https://github.com/ankursah5/SCL-EICT-Internship/tree/main/Verilog%20files/PWM)
### Output Simulation

<p align="center">
  <img width="1000" height="500" src="/Outputs/pwm.JPG">
</p>

### Design 4-bit binary synchronous counter
** To view the verilog code click [**here**](https://github.com/ankursah5/SCL-EICT-Internship/tree/main/Verilog%20files/Counter)

### Output Simulation

<p align="center">
  <img width="1000" height="500" src="/Outputs/counter.JPG">
</p>
