Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Mar 18 17:05:49 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TOP_UART_control_sets_placed.rpt
| Design       : TOP_UART
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    91 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |    10 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              23 |            8 |
| No           | Yes                   | No                     |              29 |            8 |
| Yes          | No                    | No                     |               4 |            1 |
| Yes          | No                    | Yes                    |              28 |           15 |
| Yes          | Yes                   | No                     |               9 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------+-------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |             Enable Signal             |           Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------------------+-------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | U_UART/U_UART_RX/rx_data_next[6]      | U_UART/U_UART_RX/por_counter_reg[2] |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | U_UART/U_UART_RX/rx_data_next[3]      | U_UART/U_UART_RX/por_counter_reg[2] |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | U_UART/U_UART_RX/rx_data_next[2]      | U_UART/U_UART_RX/por_counter_reg[2] |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | U_UART/U_UART_RX/rx_data_next[7]      | U_UART/U_UART_RX/por_counter_reg[2] |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | U_UART/U_UART_RX/rx_data_next[0]      | U_UART/U_UART_RX/por_counter_reg[2] |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | U_UART/U_UART_RX/rx_data_next[4]      | U_UART/U_UART_RX/por_counter_reg[2] |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | U_UART/U_UART_RX/rx_data_next[5]      | U_UART/U_UART_RX/por_counter_reg[2] |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | U_UART/U_UART_RX/rx_data_next[1]      | U_UART/U_UART_RX/por_counter_reg[2] |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | U_UART/U_UART_TX/tx_next              | U_UART/U_UART_RX/por_counter_reg[2] |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | U_UART/U_UART_TX/tx_done_next         | U_UART/U_UART_RX/por_counter_reg[2] |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG | U_UART/U_UART_RX/por_counter_reg[2]   |                                     |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | U_UART/U_UART_TX/tick_count_next      | U_UART/U_UART_RX/por_counter_reg[2] |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | U_UART/U_UART_RX/tick_count_next      | U_UART/U_UART_RX/por_counter_reg[2] |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | U_UART/U_UART_RX/rx_done_reg_reg_0[0] | U_UART/U_UART_RX/por_counter_reg[2] |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | tx_trigger                            | U_UART/U_UART_RX/por_counter_reg[2] |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG |                                       | U_UART/U_UART_RX/por_counter_reg[2] |               16 |             52 |         3.25 |
+----------------+---------------------------------------+-------------------------------------+------------------+----------------+--------------+


