{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1724912197770 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724912197770 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 29 03:16:37 2024 " "Processing started: Thu Aug 29 03:16:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724912197770 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1724912197770 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off semestral -c design --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off semestral -c design --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1724912197770 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1724912197870 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1724912197870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/fontana/dev/ufba/ENGC40/semestral/weight_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/fontana/dev/ufba/ENGC40/semestral/weight_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 weight_tb " "Found entity 1: weight_tb" {  } { { "../weight_tb.v" "" { Text "/home/fontana/dev/ufba/ENGC40/semestral/weight_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724912203115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1724912203115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/fontana/dev/ufba/ENGC40/semestral/weight.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/fontana/dev/ufba/ENGC40/semestral/weight.v" { { "Info" "ISGN_ENTITY_NAME" "1 weight " "Found entity 1: weight" {  } { { "../weight.v" "" { Text "/home/fontana/dev/ufba/ENGC40/semestral/weight.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724912203116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1724912203116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/fontana/dev/ufba/ENGC40/semestral/testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/fontana/dev/ufba/ENGC40/semestral/testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "../testbench.v" "" { Text "/home/fontana/dev/ufba/ENGC40/semestral/testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724912203116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1724912203116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/fontana/dev/ufba/ENGC40/semestral/sos_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/fontana/dev/ufba/ENGC40/semestral/sos_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sos_handler_tb " "Found entity 1: sos_handler_tb" {  } { { "../sos_tb.v" "" { Text "/home/fontana/dev/ufba/ENGC40/semestral/sos_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724912203116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1724912203116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/fontana/dev/ufba/ENGC40/semestral/sos.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/fontana/dev/ufba/ENGC40/semestral/sos.v" { { "Info" "ISGN_ENTITY_NAME" "1 sos " "Found entity 1: sos" {  } { { "../sos.v" "" { Text "/home/fontana/dev/ufba/ENGC40/semestral/sos.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724912203116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1724912203116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/fontana/dev/ufba/ENGC40/semestral/movement_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/fontana/dev/ufba/ENGC40/semestral/movement_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 movement_tb " "Found entity 1: movement_tb" {  } { { "../movement_tb.v" "" { Text "/home/fontana/dev/ufba/ENGC40/semestral/movement_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724912203117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1724912203117 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "door DOOR movement.v(18) " "Verilog HDL Declaration information at movement.v(18): object \"door\" differs only in case from object \"DOOR\" in the same scope" {  } { { "../movement.v" "" { Text "/home/fontana/dev/ufba/ENGC40/semestral/movement.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1724912203117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/fontana/dev/ufba/ENGC40/semestral/movement.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/fontana/dev/ufba/ENGC40/semestral/movement.v" { { "Info" "ISGN_ENTITY_NAME" "1 movement " "Found entity 1: movement" {  } { { "../movement.v" "" { Text "/home/fontana/dev/ufba/ENGC40/semestral/movement.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724912203117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1724912203117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/fontana/dev/ufba/ENGC40/semestral/led_disable.v 0 0 " "Found 0 design units, including 0 entities, in source file /home/fontana/dev/ufba/ENGC40/semestral/led_disable.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1724912203117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/fontana/dev/ufba/ENGC40/semestral/goal_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/fontana/dev/ufba/ENGC40/semestral/goal_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 goal_tb " "Found entity 1: goal_tb" {  } { { "../goal_tb.v" "" { Text "/home/fontana/dev/ufba/ENGC40/semestral/goal_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724912203118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1724912203118 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "goal.v(17) " "Verilog HDL Event Control warning at goal.v(17): Event Control contains a complex event expression" {  } { { "../goal.v" "" { Text "/home/fontana/dev/ufba/ENGC40/semestral/goal.v" 17 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Design Software" 0 -1 1724912203118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/fontana/dev/ufba/ENGC40/semestral/goal.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/fontana/dev/ufba/ENGC40/semestral/goal.v" { { "Info" "ISGN_ENTITY_NAME" "1 goal " "Found entity 1: goal" {  } { { "../goal.v" "" { Text "/home/fontana/dev/ufba/ENGC40/semestral/goal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724912203118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1724912203118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/fontana/dev/ufba/ENGC40/semestral/frequency_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/fontana/dev/ufba/ENGC40/semestral/frequency_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_tb " "Found entity 1: frequency_tb" {  } { { "../frequency_tb.v" "" { Text "/home/fontana/dev/ufba/ENGC40/semestral/frequency_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724912203118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1724912203118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/fontana/dev/ufba/ENGC40/semestral/frequency_move.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/fontana/dev/ufba/ENGC40/semestral/frequency_move.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_move " "Found entity 1: frequency_move" {  } { { "../frequency_move.v" "" { Text "/home/fontana/dev/ufba/ENGC40/semestral/frequency_move.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724912203119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1724912203119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/fontana/dev/ufba/ENGC40/semestral/frequency_door.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/fontana/dev/ufba/ENGC40/semestral/frequency_door.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_door " "Found entity 1: frequency_door" {  } { { "../frequency_door.v" "" { Text "/home/fontana/dev/ufba/ENGC40/semestral/frequency_door.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724912203119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1724912203119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/fontana/dev/ufba/ENGC40/semestral/frequency.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/fontana/dev/ufba/ENGC40/semestral/frequency.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency " "Found entity 1: frequency" {  } { { "../frequency.v" "" { Text "/home/fontana/dev/ufba/ENGC40/semestral/frequency.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724912203119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1724912203119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/fontana/dev/ufba/ENGC40/semestral/floor_types_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/fontana/dev/ufba/ENGC40/semestral/floor_types_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 floor_types_tb " "Found entity 1: floor_types_tb" {  } { { "../floor_types_tb.v" "" { Text "/home/fontana/dev/ufba/ENGC40/semestral/floor_types_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724912203120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1724912203120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/fontana/dev/ufba/ENGC40/semestral/floor_types.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/fontana/dev/ufba/ENGC40/semestral/floor_types.v" { { "Info" "ISGN_ENTITY_NAME" "1 floor_types " "Found entity 1: floor_types" {  } { { "../floor_types.v" "" { Text "/home/fontana/dev/ufba/ENGC40/semestral/floor_types.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724912203120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1724912203120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/fontana/dev/ufba/ENGC40/semestral/emergency_tb.v 0 0 " "Found 0 design units, including 0 entities, in source file /home/fontana/dev/ufba/ENGC40/semestral/emergency_tb.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1724912203120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/fontana/dev/ufba/ENGC40/semestral/emergency.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/fontana/dev/ufba/ENGC40/semestral/emergency.v" { { "Info" "ISGN_ENTITY_NAME" "1 emergency " "Found entity 1: emergency" {  } { { "../emergency.v" "" { Text "/home/fontana/dev/ufba/ENGC40/semestral/emergency.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724912203120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1724912203120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/fontana/dev/ufba/ENGC40/semestral/door_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/fontana/dev/ufba/ENGC40/semestral/door_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 door_tb " "Found entity 1: door_tb" {  } { { "../door_tb.v" "" { Text "/home/fontana/dev/ufba/ENGC40/semestral/door_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724912203120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1724912203120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/fontana/dev/ufba/ENGC40/semestral/door.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/fontana/dev/ufba/ENGC40/semestral/door.v" { { "Info" "ISGN_ENTITY_NAME" "1 door " "Found entity 1: door" {  } { { "../door.v" "" { Text "/home/fontana/dev/ufba/ENGC40/semestral/door.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724912203121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1724912203121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/fontana/dev/ufba/ENGC40/semestral/design.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/fontana/dev/ufba/ENGC40/semestral/design.v" { { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Found entity 1: TOP" {  } { { "../design.v" "" { Text "/home/fontana/dev/ufba/ENGC40/semestral/design.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724912203121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1724912203121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/fontana/dev/ufba/ENGC40/semestral/delay_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/fontana/dev/ufba/ENGC40/semestral/delay_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay_tb " "Found entity 1: delay_tb" {  } { { "../delay_tb.v" "" { Text "/home/fontana/dev/ufba/ENGC40/semestral/delay_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724912203121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1724912203121 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "delay.v(9) " "Verilog HDL Event Control warning at delay.v(9): Event Control contains a complex event expression" {  } { { "../delay.v" "" { Text "/home/fontana/dev/ufba/ENGC40/semestral/delay.v" 9 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Design Software" 0 -1 1724912203122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/fontana/dev/ufba/ENGC40/semestral/delay.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/fontana/dev/ufba/ENGC40/semestral/delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay " "Found entity 1: delay" {  } { { "../delay.v" "" { Text "/home/fontana/dev/ufba/ENGC40/semestral/delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724912203122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1724912203122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/fontana/dev/ufba/ENGC40/semestral/buttons_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/fontana/dev/ufba/ENGC40/semestral/buttons_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 buttons_tb " "Found entity 1: buttons_tb" {  } { { "../buttons_tb.v" "" { Text "/home/fontana/dev/ufba/ENGC40/semestral/buttons_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724912203122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1724912203122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/fontana/dev/ufba/ENGC40/semestral/buttons.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/fontana/dev/ufba/ENGC40/semestral/buttons.v" { { "Info" "ISGN_ENTITY_NAME" "1 buttons " "Found entity 1: buttons" {  } { { "../buttons.v" "" { Text "/home/fontana/dev/ufba/ENGC40/semestral/buttons.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724912203122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1724912203122 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP " "Elaborating entity \"TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1724912203146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency frequency:FREQUENCY " "Elaborating entity \"frequency\" for hierarchy \"frequency:FREQUENCY\"" {  } { { "../design.v" "FREQUENCY" { Text "/home/fontana/dev/ufba/ENGC40/semestral/design.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1724912203147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "movement movement:MOVEMENT " "Elaborating entity \"movement\" for hierarchy \"movement:MOVEMENT\"" {  } { { "../design.v" "MOVEMENT" { Text "/home/fontana/dev/ufba/ENGC40/semestral/design.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1724912203148 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "movement.v(82) " "Verilog HDL warning at movement.v(82): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../movement.v" "" { Text "/home/fontana/dev/ufba/ENGC40/semestral/movement.v" 82 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1724912203148 "|TOP|movement:MOVEMENT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_door movement:MOVEMENT\|frequency_door:FD " "Elaborating entity \"frequency_door\" for hierarchy \"movement:MOVEMENT\|frequency_door:FD\"" {  } { { "../movement.v" "FD" { Text "/home/fontana/dev/ufba/ENGC40/semestral/movement.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1724912203149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_move movement:MOVEMENT\|frequency_move:FM " "Elaborating entity \"frequency_move\" for hierarchy \"movement:MOVEMENT\|frequency_move:FM\"" {  } { { "../movement.v" "FM" { Text "/home/fontana/dev/ufba/ENGC40/semestral/movement.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1724912203149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "floor_types movement:MOVEMENT\|floor_types:FT " "Elaborating entity \"floor_types\" for hierarchy \"movement:MOVEMENT\|floor_types:FT\"" {  } { { "../movement.v" "FT" { Text "/home/fontana/dev/ufba/ENGC40/semestral/movement.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1724912203150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "door movement:MOVEMENT\|door:DOOR " "Elaborating entity \"door\" for hierarchy \"movement:MOVEMENT\|door:DOOR\"" {  } { { "../movement.v" "DOOR" { Text "/home/fontana/dev/ufba/ENGC40/semestral/movement.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1724912203150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "goal movement:MOVEMENT\|goal:GOAL " "Elaborating entity \"goal\" for hierarchy \"movement:MOVEMENT\|goal:GOAL\"" {  } { { "../movement.v" "GOAL" { Text "/home/fontana/dev/ufba/ENGC40/semestral/movement.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1724912203150 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "floor goal.v(18) " "Verilog HDL Always Construct warning at goal.v(18): variable \"floor\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../goal.v" "" { Text "/home/fontana/dev/ufba/ENGC40/semestral/goal.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1724912203151 "|TOP|movement:MOVEMENT|goal:GOAL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "led3 goal.v(30) " "Verilog HDL Always Construct warning at goal.v(30): variable \"led3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../goal.v" "" { Text "/home/fontana/dev/ufba/ENGC40/semestral/goal.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1724912203151 "|TOP|movement:MOVEMENT|goal:GOAL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buttons movement:MOVEMENT\|buttons:BT " "Elaborating entity \"buttons\" for hierarchy \"movement:MOVEMENT\|buttons:BT\"" {  } { { "../movement.v" "BT" { Text "/home/fontana/dev/ufba/ENGC40/semestral/movement.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1724912203151 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "buttons.v(22) " "Verilog HDL warning at buttons.v(22): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../buttons.v" "" { Text "/home/fontana/dev/ufba/ENGC40/semestral/buttons.v" 22 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1724912203151 "|TOP|movement:MOVEMENT|buttons:BT"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "buttons.v(23) " "Verilog HDL warning at buttons.v(23): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../buttons.v" "" { Text "/home/fontana/dev/ufba/ENGC40/semestral/buttons.v" 23 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1724912203151 "|TOP|movement:MOVEMENT|buttons:BT"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "buttons.v(24) " "Verilog HDL warning at buttons.v(24): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "../buttons.v" "" { Text "/home/fontana/dev/ufba/ENGC40/semestral/buttons.v" 24 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1724912203151 "|TOP|movement:MOVEMENT|buttons:BT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "emergency emergency:EMERGENCY " "Elaborating entity \"emergency\" for hierarchy \"emergency:EMERGENCY\"" {  } { { "../design.v" "EMERGENCY" { Text "/home/fontana/dev/ufba/ENGC40/semestral/design.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1724912203151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sos emergency:EMERGENCY\|sos:SOS " "Elaborating entity \"sos\" for hierarchy \"emergency:EMERGENCY\|sos:SOS\"" {  } { { "../emergency.v" "SOS" { Text "/home/fontana/dev/ufba/ENGC40/semestral/emergency.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1724912203152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "weight emergency:EMERGENCY\|weight:WEIGHT " "Elaborating entity \"weight\" for hierarchy \"emergency:EMERGENCY\|weight:WEIGHT\"" {  } { { "../emergency.v" "WEIGHT" { Text "/home/fontana/dev/ufba/ENGC40/semestral/emergency.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1724912203152 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 weight.v(18) " "Verilog HDL assignment warning at weight.v(18): truncated value with size 32 to match size of target (3)" {  } { { "../weight.v" "" { Text "/home/fontana/dev/ufba/ENGC40/semestral/weight.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724912203152 "|TOP|emergency:EMERGENCY|weight:WEIGHT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 weight.v(20) " "Verilog HDL assignment warning at weight.v(20): truncated value with size 32 to match size of target (3)" {  } { { "../weight.v" "" { Text "/home/fontana/dev/ufba/ENGC40/semestral/weight.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724912203152 "|TOP|emergency:EMERGENCY|weight:WEIGHT"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "646 " "Peak virtual memory: 646 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724912203180 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 29 03:16:43 2024 " "Processing ended: Thu Aug 29 03:16:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724912203180 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724912203180 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724912203180 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1724912203180 ""}
