{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730147878019 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730147878020 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730147878020 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730147878020 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730147878020 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730147878020 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730147878020 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730147878020 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730147878020 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730147878020 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730147878020 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730147878020 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730147878020 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730147878020 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730147878020 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730147878020 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 28 15:37:57 2024 " "Processing started: Mon Oct 28 15:37:57 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730147878020 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1730147878020 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing " "Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1730147878020 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1730147878818 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1730147879562 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1730147879562 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1730147879584 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1730147879584 ""}
{ "Info" "ISTA_SDC_FOUND" "toolflow.sdc " "Reading SDC File: 'toolflow.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1730147882154 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1730147882692 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1730147882722 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1730147896599 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1730147896599 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.365 " "Worst-case setup slack is -17.365" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730147896602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730147896602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.365         -385076.293 iCLK  " "  -17.365         -385076.293 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730147896602 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730147896602 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.877 " "Worst-case hold slack is 0.877" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730147896826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730147896826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.877               0.000 iCLK  " "    0.877               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730147896826 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730147896826 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1730147896835 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1730147896842 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.738 " "Worst-case minimum pulse width slack is 9.738" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730147896871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730147896871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.738               0.000 iCLK  " "    9.738               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730147896871 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730147896871 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -17.365 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -17.365" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898784 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898784 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1730147898784 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -17.365 (VIOLATED) " "Path #1: Setup slack is -17.365 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : fetch_logic:fetch_component\|s_PC\[2\] " "From Node    : fetch_logic:fetch_component\|s_PC\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg_file:regFile\|n_reg:Reg2\|dffg:\\G_n_reg:5:REGI\|s_Q " "To Node      : reg_file:regFile\|n_reg:Reg2\|dffg:\\G_n_reg:5:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.085      3.085  R        clock network delay " "     3.085      3.085  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.317      0.232     uTco  fetch_logic:fetch_component\|s_PC\[2\] " "     3.317      0.232     uTco  fetch_logic:fetch_component\|s_PC\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.317      0.000 FF  CELL  fetch_component\|s_PC\[2\]\|q " "     3.317      0.000 FF  CELL  fetch_component\|s_PC\[2\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.662      0.345 FF    IC  s_IMemAddr\[2\]~6\|datad " "     3.662      0.345 FF    IC  s_IMemAddr\[2\]~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.787      0.125 FF  CELL  s_IMemAddr\[2\]~6\|combout " "     3.787      0.125 FF  CELL  s_IMemAddr\[2\]~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.167      2.380 FF    IC  IMem\|ram~43223\|datab " "     6.167      2.380 FF    IC  IMem\|ram~43223\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.592      0.425 FF  CELL  IMem\|ram~43223\|combout " "     6.592      0.425 FF  CELL  IMem\|ram~43223\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.822      0.230 FF    IC  IMem\|ram~43224\|datad " "     6.822      0.230 FF    IC  IMem\|ram~43224\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.972      0.150 FR  CELL  IMem\|ram~43224\|combout " "     6.972      0.150 FR  CELL  IMem\|ram~43224\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.539      1.567 RR    IC  IMem\|ram~43227\|datad " "     8.539      1.567 RR    IC  IMem\|ram~43227\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.694      0.155 RR  CELL  IMem\|ram~43227\|combout " "     8.694      0.155 RR  CELL  IMem\|ram~43227\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.603      0.909 RR    IC  IMem\|ram~43230\|datad " "     9.603      0.909 RR    IC  IMem\|ram~43230\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.758      0.155 RR  CELL  IMem\|ram~43230\|combout " "     9.758      0.155 RR  CELL  IMem\|ram~43230\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.961      0.203 RR    IC  IMem\|ram~43241\|datad " "     9.961      0.203 RR    IC  IMem\|ram~43241\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.116      0.155 RR  CELL  IMem\|ram~43241\|combout " "    10.116      0.155 RR  CELL  IMem\|ram~43241\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.320      0.204 RR    IC  IMem\|ram~43252\|datad " "    10.320      0.204 RR    IC  IMem\|ram~43252\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.475      0.155 RR  CELL  IMem\|ram~43252\|combout " "    10.475      0.155 RR  CELL  IMem\|ram~43252\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.921      4.446 RR    IC  IMem\|ram~43380\|dataa " "    14.921      4.446 RR    IC  IMem\|ram~43380\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.318      0.397 RR  CELL  IMem\|ram~43380\|combout " "    15.318      0.397 RR  CELL  IMem\|ram~43380\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.521      0.203 RR    IC  IMem\|ram~43551\|datad " "    15.521      0.203 RR    IC  IMem\|ram~43551\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.676      0.155 RR  CELL  IMem\|ram~43551\|combout " "    15.676      0.155 RR  CELL  IMem\|ram~43551\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.910      0.234 RR    IC  IMem\|ram~43722\|datab " "    15.910      0.234 RR    IC  IMem\|ram~43722\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.288      0.378 RF  CELL  IMem\|ram~43722\|combout " "    16.288      0.378 RF  CELL  IMem\|ram~43722\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.259      0.971 FF    IC  regFile\|Mux2\|Mux20~4\|datab " "    17.259      0.971 FF    IC  regFile\|Mux2\|Mux20~4\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.684      0.425 FF  CELL  regFile\|Mux2\|Mux20~4\|combout " "    17.684      0.425 FF  CELL  regFile\|Mux2\|Mux20~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.911      0.227 FF    IC  regFile\|Mux2\|Mux20~5\|datad " "    17.911      0.227 FF    IC  regFile\|Mux2\|Mux20~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.036      0.125 FF  CELL  regFile\|Mux2\|Mux20~5\|combout " "    18.036      0.125 FF  CELL  regFile\|Mux2\|Mux20~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.438      1.402 FF    IC  regFile\|Mux2\|Mux20~8\|datac " "    19.438      1.402 FF    IC  regFile\|Mux2\|Mux20~8\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.719      0.281 FF  CELL  regFile\|Mux2\|Mux20~8\|combout " "    19.719      0.281 FF  CELL  regFile\|Mux2\|Mux20~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.952      0.233 FF    IC  regFile\|Mux2\|Mux20~11\|datac " "    19.952      0.233 FF    IC  regFile\|Mux2\|Mux20~11\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.233      0.281 FF  CELL  regFile\|Mux2\|Mux20~11\|combout " "    20.233      0.281 FF  CELL  regFile\|Mux2\|Mux20~11\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.509      0.276 FF    IC  regFile\|Mux2\|Mux20~16\|dataa " "    20.509      0.276 FF    IC  regFile\|Mux2\|Mux20~16\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.877      0.368 FF  CELL  regFile\|Mux2\|Mux20~16\|combout " "    20.877      0.368 FF  CELL  regFile\|Mux2\|Mux20~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.154      0.277 FF    IC  regFile\|Mux2\|Mux20~19\|dataa " "    21.154      0.277 FF    IC  regFile\|Mux2\|Mux20~19\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.578      0.424 FF  CELL  regFile\|Mux2\|Mux20~19\|combout " "    21.578      0.424 FF  CELL  regFile\|Mux2\|Mux20~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.837      0.259 FF    IC  mux_ALU_Reg_Imm\|o_O\[11\]~21\|datad " "    21.837      0.259 FF    IC  mux_ALU_Reg_Imm\|o_O\[11\]~21\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.962      0.125 FF  CELL  mux_ALU_Reg_Imm\|o_O\[11\]~21\|combout " "    21.962      0.125 FF  CELL  mux_ALU_Reg_Imm\|o_O\[11\]~21\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.634      0.672 FF    IC  alu_1\|ShiftRight0~44\|datad " "    22.634      0.672 FF    IC  alu_1\|ShiftRight0~44\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.759      0.125 FF  CELL  alu_1\|ShiftRight0~44\|combout " "    22.759      0.125 FF  CELL  alu_1\|ShiftRight0~44\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.824      1.065 FF    IC  alu_1\|ShiftRight0~45\|datad " "    23.824      1.065 FF    IC  alu_1\|ShiftRight0~45\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.949      0.125 FF  CELL  alu_1\|ShiftRight0~45\|combout " "    23.949      0.125 FF  CELL  alu_1\|ShiftRight0~45\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.205      0.256 FF    IC  alu_1\|ShiftRight1~76\|datac " "    24.205      0.256 FF    IC  alu_1\|ShiftRight1~76\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.486      0.281 FF  CELL  alu_1\|ShiftRight1~76\|combout " "    24.486      0.281 FF  CELL  alu_1\|ShiftRight1~76\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.456      0.970 FF    IC  alu_1\|ShiftRight1~105\|datad " "    25.456      0.970 FF    IC  alu_1\|ShiftRight1~105\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.581      0.125 FF  CELL  alu_1\|ShiftRight1~105\|combout " "    25.581      0.125 FF  CELL  alu_1\|ShiftRight1~105\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.824      0.243 FF    IC  alu_1\|ShiftRight1~81\|datad " "    25.824      0.243 FF    IC  alu_1\|ShiftRight1~81\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.949      0.125 FF  CELL  alu_1\|ShiftRight1~81\|combout " "    25.949      0.125 FF  CELL  alu_1\|ShiftRight1~81\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.181      0.232 FF    IC  alu_1\|Mux29~4\|datac " "    26.181      0.232 FF    IC  alu_1\|Mux29~4\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.462      0.281 FF  CELL  alu_1\|Mux29~4\|combout " "    26.462      0.281 FF  CELL  alu_1\|Mux29~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.689      0.227 FF    IC  alu_1\|Mux29~5\|datad " "    26.689      0.227 FF    IC  alu_1\|Mux29~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.814      0.125 FF  CELL  alu_1\|Mux29~5\|combout " "    26.814      0.125 FF  CELL  alu_1\|Mux29~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.047      0.233 FF    IC  alu_1\|Mux29~8\|datac " "    27.047      0.233 FF    IC  alu_1\|Mux29~8\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.328      0.281 FF  CELL  alu_1\|Mux29~8\|combout " "    27.328      0.281 FF  CELL  alu_1\|Mux29~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.728      2.400 FF    IC  DMem\|ram~51108\|datad " "    29.728      2.400 FF    IC  DMem\|ram~51108\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.853      0.125 FF  CELL  DMem\|ram~51108\|combout " "    29.853      0.125 FF  CELL  DMem\|ram~51108\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.121      0.268 FF    IC  DMem\|ram~51109\|datab " "    30.121      0.268 FF    IC  DMem\|ram~51109\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.546      0.425 FF  CELL  DMem\|ram~51109\|combout " "    30.546      0.425 FF  CELL  DMem\|ram~51109\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.009      1.463 FF    IC  DMem\|ram~51112\|datac " "    32.009      1.463 FF    IC  DMem\|ram~51112\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.290      0.281 FF  CELL  DMem\|ram~51112\|combout " "    32.290      0.281 FF  CELL  DMem\|ram~51112\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.519      0.229 FF    IC  DMem\|ram~51115\|datad " "    32.519      0.229 FF    IC  DMem\|ram~51115\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.644      0.125 FF  CELL  DMem\|ram~51115\|combout " "    32.644      0.125 FF  CELL  DMem\|ram~51115\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.873      0.229 FF    IC  DMem\|ram~51126\|datad " "    32.873      0.229 FF    IC  DMem\|ram~51126\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.998      0.125 FF  CELL  DMem\|ram~51126\|combout " "    32.998      0.125 FF  CELL  DMem\|ram~51126\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.267      0.269 FF    IC  DMem\|ram~51137\|datab " "    33.267      0.269 FF    IC  DMem\|ram~51137\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.671      0.404 FF  CELL  DMem\|ram~51137\|combout " "    33.671      0.404 FF  CELL  DMem\|ram~51137\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.898      0.227 FF    IC  DMem\|ram~51180\|datad " "    33.898      0.227 FF    IC  DMem\|ram~51180\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.023      0.125 FF  CELL  DMem\|ram~51180\|combout " "    34.023      0.125 FF  CELL  DMem\|ram~51180\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.587      2.564 FF    IC  DMem\|ram~51223\|datac " "    36.587      2.564 FF    IC  DMem\|ram~51223\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.868      0.281 FF  CELL  DMem\|ram~51223\|combout " "    36.868      0.281 FF  CELL  DMem\|ram~51223\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.101      0.233 FF    IC  DMem\|ram~51224\|datac " "    37.101      0.233 FF    IC  DMem\|ram~51224\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.382      0.281 FF  CELL  DMem\|ram~51224\|combout " "    37.382      0.281 FF  CELL  DMem\|ram~51224\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.609      0.227 FF    IC  mux_Op_Jal\|o_O\[5\]~54\|datad " "    37.609      0.227 FF    IC  mux_Op_Jal\|o_O\[5\]~54\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.734      0.125 FF  CELL  mux_Op_Jal\|o_O\[5\]~54\|combout " "    37.734      0.125 FF  CELL  mux_Op_Jal\|o_O\[5\]~54\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.963      0.229 FF    IC  mux_Op_Jal\|o_O\[5\]~55\|datad " "    37.963      0.229 FF    IC  mux_Op_Jal\|o_O\[5\]~55\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.088      0.125 FF  CELL  mux_Op_Jal\|o_O\[5\]~55\|combout " "    38.088      0.125 FF  CELL  mux_Op_Jal\|o_O\[5\]~55\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.528      2.440 FF    IC  regFile\|Reg2\|\\G_n_reg:5:REGI\|s_Q~feeder\|datad " "    40.528      2.440 FF    IC  regFile\|Reg2\|\\G_n_reg:5:REGI\|s_Q~feeder\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.653      0.125 FF  CELL  regFile\|Reg2\|\\G_n_reg:5:REGI\|s_Q~feeder\|combout " "    40.653      0.125 FF  CELL  regFile\|Reg2\|\\G_n_reg:5:REGI\|s_Q~feeder\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.653      0.000 FF    IC  regFile\|Reg2\|\\G_n_reg:5:REGI\|s_Q\|d " "    40.653      0.000 FF    IC  regFile\|Reg2\|\\G_n_reg:5:REGI\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.757      0.104 FF  CELL  reg_file:regFile\|n_reg:Reg2\|dffg:\\G_n_reg:5:REGI\|s_Q " "    40.757      0.104 FF  CELL  reg_file:regFile\|n_reg:Reg2\|dffg:\\G_n_reg:5:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.386      3.386  R        clock network delay " "    23.386      3.386  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.394      0.008           clock pessimism removed " "    23.394      0.008           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.374     -0.020           clock uncertainty " "    23.374     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.392      0.018     uTsu  reg_file:regFile\|n_reg:Reg2\|dffg:\\G_n_reg:5:REGI\|s_Q " "    23.392      0.018     uTsu  reg_file:regFile\|n_reg:Reg2\|dffg:\\G_n_reg:5:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    40.757 " "Data Arrival Time  :    40.757" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.392 " "Data Required Time :    23.392" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   -17.365 (VIOLATED) " "Slack              :   -17.365 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898785 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1730147898785 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.877 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.877" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898984 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1730147898984 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.877  " "Path #1: Hold slack is 0.877 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : reg_file:regFile\|n_reg:Reg13\|dffg:\\G_n_reg:17:REGI\|s_Q " "From Node    : reg_file:regFile\|n_reg:Reg13\|dffg:\\G_n_reg:17:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|ram~32796 " "To Node      : mem:DMem\|ram~32796" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.967      2.967  R        clock network delay " "     2.967      2.967  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.199      0.232     uTco  reg_file:regFile\|n_reg:Reg13\|dffg:\\G_n_reg:17:REGI\|s_Q " "     3.199      0.232     uTco  reg_file:regFile\|n_reg:Reg13\|dffg:\\G_n_reg:17:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.199      0.000 RR  CELL  regFile\|Reg13\|\\G_n_reg:17:REGI\|s_Q\|q " "     3.199      0.000 RR  CELL  regFile\|Reg13\|\\G_n_reg:17:REGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.199      0.000 RR    IC  regFile\|Mux2\|Mux14~18\|datac " "     3.199      0.000 RR    IC  regFile\|Mux2\|Mux14~18\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.574      0.375 RR  CELL  regFile\|Mux2\|Mux14~18\|combout " "     3.574      0.375 RR  CELL  regFile\|Mux2\|Mux14~18\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.768      0.194 RR    IC  regFile\|Mux2\|Mux14~19\|datac " "     3.768      0.194 RR    IC  regFile\|Mux2\|Mux14~19\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.042      0.274 RR  CELL  regFile\|Mux2\|Mux14~19\|combout " "     4.042      0.274 RR  CELL  regFile\|Mux2\|Mux14~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.042      0.000 RR    IC  DMem\|ram~32796\|d " "     4.042      0.000 RR    IC  DMem\|ram~32796\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.111      0.069 RR  CELL  mem:DMem\|ram~32796 " "     4.111      0.069 RR  CELL  mem:DMem\|ram~32796" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.080      3.080  R        clock network delay " "     3.080      3.080  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.048     -0.032           clock pessimism removed " "     3.048     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.048      0.000           clock uncertainty " "     3.048      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.234      0.186      uTh  mem:DMem\|ram~32796 " "     3.234      0.186      uTh  mem:DMem\|ram~32796" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.111 " "Data Arrival Time  :     4.111" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.234 " "Data Required Time :     3.234" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.877  " "Slack              :     0.877 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898984 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147898984 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1730147898984 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1730147898985 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1730147899064 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1730147902575 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1730147904950 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1730147904950 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.465 " "Worst-case setup slack is -14.465" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730147904954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730147904954 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.465         -304340.290 iCLK  " "  -14.465         -304340.290 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730147904954 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730147904954 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.799 " "Worst-case hold slack is 0.799" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730147905162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730147905162 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.799               0.000 iCLK  " "    0.799               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730147905162 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730147905162 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1730147905167 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1730147905172 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.766 " "Worst-case minimum pulse width slack is 9.766" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730147905202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730147905202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.766               0.000 iCLK  " "    9.766               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730147905202 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730147905202 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -14.465 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -14.465" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907032 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907032 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1730147907032 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -14.465 (VIOLATED) " "Path #1: Setup slack is -14.465 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : fetch_logic:fetch_component\|s_PC\[2\] " "From Node    : fetch_logic:fetch_component\|s_PC\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg_file:regFile\|n_reg:Reg22\|dffg:\\G_n_reg:0:REGI\|s_Q " "To Node      : reg_file:regFile\|n_reg:Reg22\|dffg:\\G_n_reg:0:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.795      2.795  R        clock network delay " "     2.795      2.795  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.008      0.213     uTco  fetch_logic:fetch_component\|s_PC\[2\] " "     3.008      0.213     uTco  fetch_logic:fetch_component\|s_PC\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.008      0.000 FF  CELL  fetch_component\|s_PC\[2\]\|q " "     3.008      0.000 FF  CELL  fetch_component\|s_PC\[2\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.320      0.312 FF    IC  s_IMemAddr\[2\]~6\|datad " "     3.320      0.312 FF    IC  s_IMemAddr\[2\]~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.430      0.110 FF  CELL  s_IMemAddr\[2\]~6\|combout " "     3.430      0.110 FF  CELL  s_IMemAddr\[2\]~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.572      2.142 FF    IC  IMem\|ram~43223\|datab " "     5.572      2.142 FF    IC  IMem\|ram~43223\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.950      0.378 FF  CELL  IMem\|ram~43223\|combout " "     5.950      0.378 FF  CELL  IMem\|ram~43223\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.159      0.209 FF    IC  IMem\|ram~43224\|datad " "     6.159      0.209 FF    IC  IMem\|ram~43224\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.293      0.134 FR  CELL  IMem\|ram~43224\|combout " "     6.293      0.134 FR  CELL  IMem\|ram~43224\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.760      1.467 RR    IC  IMem\|ram~43227\|datad " "     7.760      1.467 RR    IC  IMem\|ram~43227\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.904      0.144 RR  CELL  IMem\|ram~43227\|combout " "     7.904      0.144 RR  CELL  IMem\|ram~43227\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.772      0.868 RR    IC  IMem\|ram~43230\|datad " "     8.772      0.868 RR    IC  IMem\|ram~43230\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.916      0.144 RR  CELL  IMem\|ram~43230\|combout " "     8.916      0.144 RR  CELL  IMem\|ram~43230\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.103      0.187 RR    IC  IMem\|ram~43241\|datad " "     9.103      0.187 RR    IC  IMem\|ram~43241\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.247      0.144 RR  CELL  IMem\|ram~43241\|combout " "     9.247      0.144 RR  CELL  IMem\|ram~43241\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.435      0.188 RR    IC  IMem\|ram~43252\|datad " "     9.435      0.188 RR    IC  IMem\|ram~43252\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.579      0.144 RR  CELL  IMem\|ram~43252\|combout " "     9.579      0.144 RR  CELL  IMem\|ram~43252\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.740      4.161 RR    IC  IMem\|ram~43380\|dataa " "    13.740      4.161 RR    IC  IMem\|ram~43380\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.098      0.358 RR  CELL  IMem\|ram~43380\|combout " "    14.098      0.358 RR  CELL  IMem\|ram~43380\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.285      0.187 RR    IC  IMem\|ram~43551\|datad " "    14.285      0.187 RR    IC  IMem\|ram~43551\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.429      0.144 RR  CELL  IMem\|ram~43551\|combout " "    14.429      0.144 RR  CELL  IMem\|ram~43551\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.647      0.218 RR    IC  IMem\|ram~43722\|datab " "    14.647      0.218 RR    IC  IMem\|ram~43722\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.028      0.381 RR  CELL  IMem\|ram~43722\|combout " "    15.028      0.381 RR  CELL  IMem\|ram~43722\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.399      1.371 RR    IC  regFile\|Mux2\|Mux1~7\|dataa " "    16.399      1.371 RR    IC  regFile\|Mux2\|Mux1~7\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.788      0.389 RF  CELL  regFile\|Mux2\|Mux1~7\|combout " "    16.788      0.389 RF  CELL  regFile\|Mux2\|Mux1~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.031      0.243 FF    IC  regFile\|Mux2\|Mux1~8\|datab " "    17.031      0.243 FF    IC  regFile\|Mux2\|Mux1~8\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.374      0.343 FR  CELL  regFile\|Mux2\|Mux1~8\|combout " "    17.374      0.343 FR  CELL  regFile\|Mux2\|Mux1~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.638      1.264 RR    IC  regFile\|Mux2\|Mux1~9\|datac " "    18.638      1.264 RR    IC  regFile\|Mux2\|Mux1~9\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.901      0.263 RR  CELL  regFile\|Mux2\|Mux1~9\|combout " "    18.901      0.263 RR  CELL  regFile\|Mux2\|Mux1~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.122      1.221 RR    IC  regFile\|Mux2\|Mux1~19\|datad " "    20.122      1.221 RR    IC  regFile\|Mux2\|Mux1~19\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.266      0.144 RR  CELL  regFile\|Mux2\|Mux1~19\|combout " "    20.266      0.144 RR  CELL  regFile\|Mux2\|Mux1~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.907      0.641 RR    IC  alu_1\|ShiftRight1~19\|datad " "    20.907      0.641 RR    IC  alu_1\|ShiftRight1~19\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.051      0.144 RR  CELL  alu_1\|ShiftRight1~19\|combout " "    21.051      0.144 RR  CELL  alu_1\|ShiftRight1~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.655      0.604 RR    IC  alu_1\|ShiftRight1~20\|datac " "    21.655      0.604 RR    IC  alu_1\|ShiftRight1~20\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.920      0.265 RR  CELL  alu_1\|ShiftRight1~20\|combout " "    21.920      0.265 RR  CELL  alu_1\|ShiftRight1~20\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.108      0.188 RR    IC  alu_1\|ShiftRight1~21\|datad " "    22.108      0.188 RR    IC  alu_1\|ShiftRight1~21\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.252      0.144 RR  CELL  alu_1\|ShiftRight1~21\|combout " "    22.252      0.144 RR  CELL  alu_1\|ShiftRight1~21\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.468      0.216 RR    IC  alu_1\|Mux25~0\|datad " "    22.468      0.216 RR    IC  alu_1\|Mux25~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.612      0.144 RR  CELL  alu_1\|Mux25~0\|combout " "    22.612      0.144 RR  CELL  alu_1\|Mux25~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.284      0.672 RR    IC  alu_1\|Mux25~1\|datac " "    23.284      0.672 RR    IC  alu_1\|Mux25~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.549      0.265 RR  CELL  alu_1\|Mux25~1\|combout " "    23.549      0.265 RR  CELL  alu_1\|Mux25~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.736      0.187 RR    IC  alu_1\|Mux25~2\|datad " "    23.736      0.187 RR    IC  alu_1\|Mux25~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.861      0.125 RF  CELL  alu_1\|Mux25~2\|combout " "    23.861      0.125 RF  CELL  alu_1\|Mux25~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.075      0.214 FF    IC  alu_1\|Mux25~6\|datac " "    24.075      0.214 FF    IC  alu_1\|Mux25~6\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.327      0.252 FF  CELL  alu_1\|Mux25~6\|combout " "    24.327      0.252 FF  CELL  alu_1\|Mux25~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.532      0.205 FF    IC  alu_1\|Mux25~7\|datad " "    24.532      0.205 FF    IC  alu_1\|Mux25~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.642      0.110 FF  CELL  alu_1\|Mux25~7\|combout " "    24.642      0.110 FF  CELL  alu_1\|Mux25~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.862      2.220 FF    IC  DMem\|ram~54187\|datab " "    26.862      2.220 FF    IC  DMem\|ram~54187\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.240      0.378 FF  CELL  DMem\|ram~54187\|combout " "    27.240      0.378 FF  CELL  DMem\|ram~54187\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.449      0.209 FF    IC  DMem\|ram~54188\|datad " "    27.449      0.209 FF    IC  DMem\|ram~54188\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.583      0.134 FR  CELL  DMem\|ram~54188\|combout " "    27.583      0.134 FR  CELL  DMem\|ram~54188\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.126      1.543 RR    IC  DMem\|ram~54191\|datad " "    29.126      1.543 RR    IC  DMem\|ram~54191\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.270      0.144 RR  CELL  DMem\|ram~54191\|combout " "    29.270      0.144 RR  CELL  DMem\|ram~54191\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.224      1.954 RR    IC  DMem\|ram~54194\|datad " "    31.224      1.954 RR    IC  DMem\|ram~54194\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.368      0.144 RR  CELL  DMem\|ram~54194\|combout " "    31.368      0.144 RR  CELL  DMem\|ram~54194\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.556      0.188 RR    IC  DMem\|ram~54195\|datad " "    31.556      0.188 RR    IC  DMem\|ram~54195\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.700      0.144 RR  CELL  DMem\|ram~54195\|combout " "    31.700      0.144 RR  CELL  DMem\|ram~54195\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.887      0.187 RR    IC  DMem\|ram~54206\|datad " "    31.887      0.187 RR    IC  DMem\|ram~54206\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.031      0.144 RR  CELL  DMem\|ram~54206\|combout " "    32.031      0.144 RR  CELL  DMem\|ram~54206\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.217      0.186 RR    IC  DMem\|ram~54249\|datad " "    32.217      0.186 RR    IC  DMem\|ram~54249\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.361      0.144 RR  CELL  DMem\|ram~54249\|combout " "    32.361      0.144 RR  CELL  DMem\|ram~54249\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.038      1.677 RR    IC  DMem\|ram~54292\|datad " "    34.038      1.677 RR    IC  DMem\|ram~54292\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.182      0.144 RR  CELL  DMem\|ram~54292\|combout " "    34.182      0.144 RR  CELL  DMem\|ram~54292\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.370      0.188 RR    IC  DMem\|ram~54463\|datad " "    34.370      0.188 RR    IC  DMem\|ram~54463\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.514      0.144 RR  CELL  DMem\|ram~54463\|combout " "    34.514      0.144 RR  CELL  DMem\|ram~54463\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.703      0.189 RR    IC  DMem\|ram~54634\|datad " "    34.703      0.189 RR    IC  DMem\|ram~54634\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.847      0.144 RR  CELL  DMem\|ram~54634\|combout " "    34.847      0.144 RR  CELL  DMem\|ram~54634\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.033      0.186 RR    IC  mux_Op_Jal\|o_O\[0\]~64\|datad " "    35.033      0.186 RR    IC  mux_Op_Jal\|o_O\[0\]~64\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.177      0.144 RR  CELL  mux_Op_Jal\|o_O\[0\]~64\|combout " "    35.177      0.144 RR  CELL  mux_Op_Jal\|o_O\[0\]~64\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.364      0.187 RR    IC  mux_Op_Jal\|o_O\[0\]~65\|datad " "    35.364      0.187 RR    IC  mux_Op_Jal\|o_O\[0\]~65\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.508      0.144 RR  CELL  mux_Op_Jal\|o_O\[0\]~65\|combout " "    35.508      0.144 RR  CELL  mux_Op_Jal\|o_O\[0\]~65\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.202      1.694 RR    IC  regFile\|Reg22\|\\G_n_reg:0:REGI\|s_Q\|asdata " "    37.202      1.694 RR    IC  regFile\|Reg22\|\\G_n_reg:0:REGI\|s_Q\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.572      0.370 RR  CELL  reg_file:regFile\|n_reg:Reg22\|dffg:\\G_n_reg:0:REGI\|s_Q " "    37.572      0.370 RR  CELL  reg_file:regFile\|n_reg:Reg22\|dffg:\\G_n_reg:0:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.101      3.101  R        clock network delay " "    23.101      3.101  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.108      0.007           clock pessimism removed " "    23.108      0.007           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.088     -0.020           clock uncertainty " "    23.088     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.107      0.019     uTsu  reg_file:regFile\|n_reg:Reg22\|dffg:\\G_n_reg:0:REGI\|s_Q " "    23.107      0.019     uTsu  reg_file:regFile\|n_reg:Reg22\|dffg:\\G_n_reg:0:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    37.572 " "Data Arrival Time  :    37.572" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.107 " "Data Required Time :    23.107" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   -14.465 (VIOLATED) " "Slack              :   -14.465 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907033 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1730147907033 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.799 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.799" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907227 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1730147907227 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.799  " "Path #1: Hold slack is 0.799 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : reg_file:regFile\|n_reg:Reg13\|dffg:\\G_n_reg:17:REGI\|s_Q " "From Node    : reg_file:regFile\|n_reg:Reg13\|dffg:\\G_n_reg:17:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|ram~32796 " "To Node      : mem:DMem\|ram~32796" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.691      2.691  R        clock network delay " "     2.691      2.691  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.904      0.213     uTco  reg_file:regFile\|n_reg:Reg13\|dffg:\\G_n_reg:17:REGI\|s_Q " "     2.904      0.213     uTco  reg_file:regFile\|n_reg:Reg13\|dffg:\\G_n_reg:17:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.904      0.000 RR  CELL  regFile\|Reg13\|\\G_n_reg:17:REGI\|s_Q\|q " "     2.904      0.000 RR  CELL  regFile\|Reg13\|\\G_n_reg:17:REGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.904      0.000 RR    IC  regFile\|Mux2\|Mux14~18\|datac " "     2.904      0.000 RR    IC  regFile\|Mux2\|Mux14~18\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.241      0.337 RR  CELL  regFile\|Mux2\|Mux14~18\|combout " "     3.241      0.337 RR  CELL  regFile\|Mux2\|Mux14~18\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.419      0.178 RR    IC  regFile\|Mux2\|Mux14~19\|datac " "     3.419      0.178 RR    IC  regFile\|Mux2\|Mux14~19\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.671      0.252 RR  CELL  regFile\|Mux2\|Mux14~19\|combout " "     3.671      0.252 RR  CELL  regFile\|Mux2\|Mux14~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.671      0.000 RR    IC  DMem\|ram~32796\|d " "     3.671      0.000 RR    IC  DMem\|ram~32796\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.733      0.062 RR  CELL  mem:DMem\|ram~32796 " "     3.733      0.062 RR  CELL  mem:DMem\|ram~32796" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.791      2.791  R        clock network delay " "     2.791      2.791  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.763     -0.028           clock pessimism removed " "     2.763     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.763      0.000           clock uncertainty " "     2.763      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.934      0.171      uTh  mem:DMem\|ram~32796 " "     2.934      0.171      uTh  mem:DMem\|ram~32796" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.733 " "Data Arrival Time  :     3.733" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.934 " "Data Required Time :     2.934" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.799  " "Slack              :     0.799 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147907227 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1730147907227 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1730147907228 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.338 " "Worst-case setup slack is 0.338" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730147908501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730147908501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 iCLK  " "    0.338               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730147908501 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730147908501 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.394 " "Worst-case hold slack is 0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730147908716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730147908716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.394               0.000 iCLK  " "    0.394               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730147908716 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730147908716 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1730147908721 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1730147908726 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.404 " "Worst-case minimum pulse width slack is 9.404" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730147908756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730147908756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.404               0.000 iCLK  " "    9.404               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1730147908756 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1730147908756 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.338 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.338" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910653 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910653 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1730147910653 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 0.338  " "Path #1: Setup slack is 0.338 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : fetch_logic:fetch_component\|s_PC\[2\] " "From Node    : fetch_logic:fetch_component\|s_PC\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg_file:regFile\|n_reg:Reg22\|dffg:\\G_n_reg:0:REGI\|s_Q " "To Node      : reg_file:regFile\|n_reg:Reg22\|dffg:\\G_n_reg:0:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.639      1.639  R        clock network delay " "     1.639      1.639  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.744      0.105     uTco  fetch_logic:fetch_component\|s_PC\[2\] " "     1.744      0.105     uTco  fetch_logic:fetch_component\|s_PC\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.744      0.000 FF  CELL  fetch_component\|s_PC\[2\]\|q " "     1.744      0.000 FF  CELL  fetch_component\|s_PC\[2\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.907      0.163 FF    IC  s_IMemAddr\[2\]~6\|datad " "     1.907      0.163 FF    IC  s_IMemAddr\[2\]~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.970      0.063 FF  CELL  s_IMemAddr\[2\]~6\|combout " "     1.970      0.063 FF  CELL  s_IMemAddr\[2\]~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.330      1.360 FF    IC  IMem\|ram~43223\|datab " "     3.330      1.360 FF    IC  IMem\|ram~43223\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.537      0.207 FF  CELL  IMem\|ram~43223\|combout " "     3.537      0.207 FF  CELL  IMem\|ram~43223\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.648      0.111 FF    IC  IMem\|ram~43224\|datad " "     3.648      0.111 FF    IC  IMem\|ram~43224\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.711      0.063 FF  CELL  IMem\|ram~43224\|combout " "     3.711      0.063 FF  CELL  IMem\|ram~43224\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.543      0.832 FF    IC  IMem\|ram~43227\|datad " "     4.543      0.832 FF    IC  IMem\|ram~43227\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.606      0.063 FF  CELL  IMem\|ram~43227\|combout " "     4.606      0.063 FF  CELL  IMem\|ram~43227\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.085      0.479 FF    IC  IMem\|ram~43230\|datad " "     5.085      0.479 FF    IC  IMem\|ram~43230\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.148      0.063 FF  CELL  IMem\|ram~43230\|combout " "     5.148      0.063 FF  CELL  IMem\|ram~43230\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.255      0.107 FF    IC  IMem\|ram~43241\|datad " "     5.255      0.107 FF    IC  IMem\|ram~43241\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.318      0.063 FF  CELL  IMem\|ram~43241\|combout " "     5.318      0.063 FF  CELL  IMem\|ram~43241\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.425      0.107 FF    IC  IMem\|ram~43252\|datad " "     5.425      0.107 FF    IC  IMem\|ram~43252\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.488      0.063 FF  CELL  IMem\|ram~43252\|combout " "     5.488      0.063 FF  CELL  IMem\|ram~43252\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.926      2.438 FF    IC  IMem\|ram~43380\|dataa " "     7.926      2.438 FF    IC  IMem\|ram~43380\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.130      0.204 FF  CELL  IMem\|ram~43380\|combout " "     8.130      0.204 FF  CELL  IMem\|ram~43380\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.236      0.106 FF    IC  IMem\|ram~43551\|datad " "     8.236      0.106 FF    IC  IMem\|ram~43551\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.299      0.063 FF  CELL  IMem\|ram~43551\|combout " "     8.299      0.063 FF  CELL  IMem\|ram~43551\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.431      0.132 FF    IC  IMem\|ram~43722\|datab " "     8.431      0.132 FF    IC  IMem\|ram~43722\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.624      0.193 FF  CELL  IMem\|ram~43722\|combout " "     8.624      0.193 FF  CELL  IMem\|ram~43722\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.596      0.972 FF    IC  regFile\|Mux2\|Mux1~2\|datad " "     9.596      0.972 FF    IC  regFile\|Mux2\|Mux1~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.659      0.063 FF  CELL  regFile\|Mux2\|Mux1~2\|combout " "     9.659      0.063 FF  CELL  regFile\|Mux2\|Mux1~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.765      0.106 FF    IC  regFile\|Mux2\|Mux1~3\|datad " "     9.765      0.106 FF    IC  regFile\|Mux2\|Mux1~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.828      0.063 FF  CELL  regFile\|Mux2\|Mux1~3\|combout " "     9.828      0.063 FF  CELL  regFile\|Mux2\|Mux1~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.616      0.788 FF    IC  regFile\|Mux2\|Mux1~6\|datad " "    10.616      0.788 FF    IC  regFile\|Mux2\|Mux1~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.679      0.063 FF  CELL  regFile\|Mux2\|Mux1~6\|combout " "    10.679      0.063 FF  CELL  regFile\|Mux2\|Mux1~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.785      0.106 FF    IC  regFile\|Mux2\|Mux1~9\|datad " "    10.785      0.106 FF    IC  regFile\|Mux2\|Mux1~9\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.848      0.063 FF  CELL  regFile\|Mux2\|Mux1~9\|combout " "    10.848      0.063 FF  CELL  regFile\|Mux2\|Mux1~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.567      0.719 FF    IC  regFile\|Mux2\|Mux1~19\|datad " "    11.567      0.719 FF    IC  regFile\|Mux2\|Mux1~19\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.630      0.063 FF  CELL  regFile\|Mux2\|Mux1~19\|combout " "    11.630      0.063 FF  CELL  regFile\|Mux2\|Mux1~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.980      0.350 FF    IC  alu_1\|ShiftRight1~19\|datad " "    11.980      0.350 FF    IC  alu_1\|ShiftRight1~19\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.043      0.063 FF  CELL  alu_1\|ShiftRight1~19\|combout " "    12.043      0.063 FF  CELL  alu_1\|ShiftRight1~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.366      0.323 FF    IC  alu_1\|ShiftRight1~20\|datac " "    12.366      0.323 FF    IC  alu_1\|ShiftRight1~20\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.499      0.133 FF  CELL  alu_1\|ShiftRight1~20\|combout " "    12.499      0.133 FF  CELL  alu_1\|ShiftRight1~20\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.607      0.108 FF    IC  alu_1\|ShiftRight1~21\|datad " "    12.607      0.108 FF    IC  alu_1\|ShiftRight1~21\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.670      0.063 FF  CELL  alu_1\|ShiftRight1~21\|combout " "    12.670      0.063 FF  CELL  alu_1\|ShiftRight1~21\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.795      0.125 FF    IC  alu_1\|Mux25~0\|datad " "    12.795      0.125 FF    IC  alu_1\|Mux25~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.858      0.063 FF  CELL  alu_1\|Mux25~0\|combout " "    12.858      0.063 FF  CELL  alu_1\|Mux25~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.248      0.390 FF    IC  alu_1\|Mux25~1\|datac " "    13.248      0.390 FF    IC  alu_1\|Mux25~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.381      0.133 FF  CELL  alu_1\|Mux25~1\|combout " "    13.381      0.133 FF  CELL  alu_1\|Mux25~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.488      0.107 FF    IC  alu_1\|Mux25~2\|datad " "    13.488      0.107 FF    IC  alu_1\|Mux25~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.551      0.063 FF  CELL  alu_1\|Mux25~2\|combout " "    13.551      0.063 FF  CELL  alu_1\|Mux25~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.663      0.112 FF    IC  alu_1\|Mux25~6\|datac " "    13.663      0.112 FF    IC  alu_1\|Mux25~6\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.796      0.133 FF  CELL  alu_1\|Mux25~6\|combout " "    13.796      0.133 FF  CELL  alu_1\|Mux25~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.903      0.107 FF    IC  alu_1\|Mux25~7\|datad " "    13.903      0.107 FF    IC  alu_1\|Mux25~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.966      0.063 FF  CELL  alu_1\|Mux25~7\|combout " "    13.966      0.063 FF  CELL  alu_1\|Mux25~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.352      1.386 FF    IC  DMem\|ram~54187\|datab " "    15.352      1.386 FF    IC  DMem\|ram~54187\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.559      0.207 FF  CELL  DMem\|ram~54187\|combout " "    15.559      0.207 FF  CELL  DMem\|ram~54187\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.670      0.111 FF    IC  DMem\|ram~54188\|datad " "    15.670      0.111 FF    IC  DMem\|ram~54188\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.733      0.063 FF  CELL  DMem\|ram~54188\|combout " "    15.733      0.063 FF  CELL  DMem\|ram~54188\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.645      0.912 FF    IC  DMem\|ram~54191\|datad " "    16.645      0.912 FF    IC  DMem\|ram~54191\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.708      0.063 FF  CELL  DMem\|ram~54191\|combout " "    16.708      0.063 FF  CELL  DMem\|ram~54191\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.904      1.196 FF    IC  DMem\|ram~54194\|datad " "    17.904      1.196 FF    IC  DMem\|ram~54194\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.967      0.063 FF  CELL  DMem\|ram~54194\|combout " "    17.967      0.063 FF  CELL  DMem\|ram~54194\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.075      0.108 FF    IC  DMem\|ram~54195\|datad " "    18.075      0.108 FF    IC  DMem\|ram~54195\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.138      0.063 FF  CELL  DMem\|ram~54195\|combout " "    18.138      0.063 FF  CELL  DMem\|ram~54195\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.245      0.107 FF    IC  DMem\|ram~54206\|datad " "    18.245      0.107 FF    IC  DMem\|ram~54206\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.308      0.063 FF  CELL  DMem\|ram~54206\|combout " "    18.308      0.063 FF  CELL  DMem\|ram~54206\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.414      0.106 FF    IC  DMem\|ram~54249\|datad " "    18.414      0.106 FF    IC  DMem\|ram~54249\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.477      0.063 FF  CELL  DMem\|ram~54249\|combout " "    18.477      0.063 FF  CELL  DMem\|ram~54249\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.504      1.027 FF    IC  DMem\|ram~54292\|datad " "    19.504      1.027 FF    IC  DMem\|ram~54292\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.567      0.063 FF  CELL  DMem\|ram~54292\|combout " "    19.567      0.063 FF  CELL  DMem\|ram~54292\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.675      0.108 FF    IC  DMem\|ram~54463\|datad " "    19.675      0.108 FF    IC  DMem\|ram~54463\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.738      0.063 FF  CELL  DMem\|ram~54463\|combout " "    19.738      0.063 FF  CELL  DMem\|ram~54463\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.847      0.109 FF    IC  DMem\|ram~54634\|datad " "    19.847      0.109 FF    IC  DMem\|ram~54634\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.910      0.063 FF  CELL  DMem\|ram~54634\|combout " "    19.910      0.063 FF  CELL  DMem\|ram~54634\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.016      0.106 FF    IC  mux_Op_Jal\|o_O\[0\]~64\|datad " "    20.016      0.106 FF    IC  mux_Op_Jal\|o_O\[0\]~64\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.079      0.063 FF  CELL  mux_Op_Jal\|o_O\[0\]~64\|combout " "    20.079      0.063 FF  CELL  mux_Op_Jal\|o_O\[0\]~64\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.187      0.108 FF    IC  mux_Op_Jal\|o_O\[0\]~65\|datad " "    20.187      0.108 FF    IC  mux_Op_Jal\|o_O\[0\]~65\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.250      0.063 FF  CELL  mux_Op_Jal\|o_O\[0\]~65\|combout " "    20.250      0.063 FF  CELL  mux_Op_Jal\|o_O\[0\]~65\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.290      1.040 FF    IC  regFile\|Reg22\|\\G_n_reg:0:REGI\|s_Q\|asdata " "    21.290      1.040 FF    IC  regFile\|Reg22\|\\G_n_reg:0:REGI\|s_Q\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.465      0.175 FF  CELL  reg_file:regFile\|n_reg:Reg22\|dffg:\\G_n_reg:0:REGI\|s_Q " "    21.465      0.175 FF  CELL  reg_file:regFile\|n_reg:Reg22\|dffg:\\G_n_reg:0:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.811      1.811  R        clock network delay " "    21.811      1.811  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.816      0.005           clock pessimism removed " "    21.816      0.005           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.796     -0.020           clock uncertainty " "    21.796     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.803      0.007     uTsu  reg_file:regFile\|n_reg:Reg22\|dffg:\\G_n_reg:0:REGI\|s_Q " "    21.803      0.007     uTsu  reg_file:regFile\|n_reg:Reg22\|dffg:\\G_n_reg:0:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    21.465 " "Data Arrival Time  :    21.465" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.803 " "Data Required Time :    21.803" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.338  " "Slack              :     0.338 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910654 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1730147910654 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.394 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.394" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910847 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910847 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910847 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1730147910847 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.394  " "Path #1: Hold slack is 0.394 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : reg_file:regFile\|n_reg:Reg13\|dffg:\\G_n_reg:17:REGI\|s_Q " "From Node    : reg_file:regFile\|n_reg:Reg13\|dffg:\\G_n_reg:17:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|ram~32796 " "To Node      : mem:DMem\|ram~32796" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.574      1.574  R        clock network delay " "     1.574      1.574  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.679      0.105     uTco  reg_file:regFile\|n_reg:Reg13\|dffg:\\G_n_reg:17:REGI\|s_Q " "     1.679      0.105     uTco  reg_file:regFile\|n_reg:Reg13\|dffg:\\G_n_reg:17:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.679      0.000 RR  CELL  regFile\|Reg13\|\\G_n_reg:17:REGI\|s_Q\|q " "     1.679      0.000 RR  CELL  regFile\|Reg13\|\\G_n_reg:17:REGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.679      0.000 RR    IC  regFile\|Mux2\|Mux14~18\|datac " "     1.679      0.000 RR    IC  regFile\|Mux2\|Mux14~18\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.850      0.171 RR  CELL  regFile\|Mux2\|Mux14~18\|combout " "     1.850      0.171 RR  CELL  regFile\|Mux2\|Mux14~18\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.937      0.087 RR    IC  regFile\|Mux2\|Mux14~19\|datac " "     1.937      0.087 RR    IC  regFile\|Mux2\|Mux14~19\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.062      0.125 RR  CELL  regFile\|Mux2\|Mux14~19\|combout " "     2.062      0.125 RR  CELL  regFile\|Mux2\|Mux14~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.062      0.000 RR    IC  DMem\|ram~32796\|d " "     2.062      0.000 RR    IC  DMem\|ram~32796\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.093      0.031 RR  CELL  mem:DMem\|ram~32796 " "     2.093      0.031 RR  CELL  mem:DMem\|ram~32796" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.635      1.635  R        clock network delay " "     1.635      1.635  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.615     -0.020           clock pessimism removed " "     1.615     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.615      0.000           clock uncertainty " "     1.615      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.699      0.084      uTh  mem:DMem\|ram~32796 " "     1.699      0.084      uTh  mem:DMem\|ram~32796" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.093 " "Data Arrival Time  :     2.093" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.699 " "Data Required Time :     1.699" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.394  " "Slack              :     0.394 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910848 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1730147910848 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1730147910848 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1730147935131 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1730147960679 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2894 " "Peak virtual memory: 2894 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730147962424 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 28 15:39:22 2024 " "Processing ended: Mon Oct 28 15:39:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730147962424 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:25 " "Elapsed time: 00:01:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730147962424 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:40 " "Total CPU time (on all processors): 00:01:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730147962424 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1730147962424 ""}
