Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Mar 28 23:45:58 2022
| Host         : DESKTOP-6P6FIIL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (26)
6. checking no_output_delay (35)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (26)
-------------------------------
 There are 26 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (35)
--------------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.706        0.000                      0                  311        0.206        0.000                      0                  311        4.500        0.000                       0                   107  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               4.706        0.000                      0                  311        0.206        0.000                      0                  311        4.500        0.000                       0                   107  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        4.706ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.706ns  (required time - arrival time)
  Source:                 matrixwriter/M_sclk_counter_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixram/bottom_ram/mem_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.700ns  (logic 1.452ns (30.893%)  route 3.248ns (69.107%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.551     5.135    matrixwriter/clk_IBUF_BUFG
    SLICE_X55Y83         FDRE                                         r  matrixwriter/M_sclk_counter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y83         FDRE (Prop_fdre_C_Q)         0.419     5.554 r  matrixwriter/M_sclk_counter_q_reg[2]/Q
                         net (fo=6, routed)           0.885     6.439    matrixwriter/M_sclk_counter_q_reg[2]
    SLICE_X55Y83         LUT5 (Prop_lut5_I1_O)        0.327     6.766 r  matrixwriter/M_sclk_q_i_4/O
                         net (fo=4, routed)           0.617     7.383    matrixwriter/M_sclk_q_i_4_n_0
    SLICE_X56Y83         LUT4 (Prop_lut4_I3_O)        0.358     7.741 f  matrixwriter/M_latch_blank_q[0]_i_2/O
                         net (fo=14, routed)          0.913     8.654    matrixwriter/M_latch_blank_q[0]_i_2_n_0
    SLICE_X57Y84         LUT6 (Prop_lut6_I5_O)        0.348     9.002 r  matrixwriter/mem_reg_i_15/O
                         net (fo=2, routed)           0.833     9.835    matrixram/bottom_ram/ADDRBWRADDR[4]
    RAMB18_X2Y34         RAMB18E1                                     r  matrixram/bottom_ram/mem_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.480    14.885    matrixram/bottom_ram/clk_IBUF_BUFG
    RAMB18_X2Y34         RAMB18E1                                     r  matrixram/bottom_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.258    15.142    
                         clock uncertainty           -0.035    15.107    
    RAMB18_X2Y34         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    14.541    matrixram/bottom_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                          -9.835    
  -------------------------------------------------------------------
                         slack                                  4.706    

Slack (MET) :             4.706ns  (required time - arrival time)
  Source:                 matrixwriter/M_sclk_counter_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixram/top_ram/mem_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.700ns  (logic 1.452ns (30.893%)  route 3.248ns (69.107%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.551     5.135    matrixwriter/clk_IBUF_BUFG
    SLICE_X55Y83         FDRE                                         r  matrixwriter/M_sclk_counter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y83         FDRE (Prop_fdre_C_Q)         0.419     5.554 r  matrixwriter/M_sclk_counter_q_reg[2]/Q
                         net (fo=6, routed)           0.885     6.439    matrixwriter/M_sclk_counter_q_reg[2]
    SLICE_X55Y83         LUT5 (Prop_lut5_I1_O)        0.327     6.766 r  matrixwriter/M_sclk_q_i_4/O
                         net (fo=4, routed)           0.617     7.383    matrixwriter/M_sclk_q_i_4_n_0
    SLICE_X56Y83         LUT4 (Prop_lut4_I3_O)        0.358     7.741 f  matrixwriter/M_latch_blank_q[0]_i_2/O
                         net (fo=14, routed)          0.913     8.654    matrixwriter/M_latch_blank_q[0]_i_2_n_0
    SLICE_X57Y84         LUT6 (Prop_lut6_I5_O)        0.348     9.002 r  matrixwriter/mem_reg_i_15/O
                         net (fo=2, routed)           0.833     9.835    matrixram/top_ram/ADDRBWRADDR[4]
    RAMB18_X2Y35         RAMB18E1                                     r  matrixram/top_ram/mem_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.480    14.885    matrixram/top_ram/clk_IBUF_BUFG
    RAMB18_X2Y35         RAMB18E1                                     r  matrixram/top_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.258    15.142    
                         clock uncertainty           -0.035    15.107    
    RAMB18_X2Y35         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    14.541    matrixram/top_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                          -9.835    
  -------------------------------------------------------------------
                         slack                                  4.706    

Slack (MET) :             4.744ns  (required time - arrival time)
  Source:                 matrixwriter/M_sclk_counter_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixram/bottom_ram/mem_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.662ns  (logic 0.964ns (20.676%)  route 3.698ns (79.324%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.551     5.135    matrixwriter/clk_IBUF_BUFG
    SLICE_X55Y83         FDRE                                         r  matrixwriter/M_sclk_counter_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y83         FDRE (Prop_fdre_C_Q)         0.419     5.554 f  matrixwriter/M_sclk_counter_q_reg[4]/Q
                         net (fo=4, routed)           0.992     6.546    matrixwriter/M_sclk_counter_q_reg[4]
    SLICE_X54Y83         LUT4 (Prop_lut4_I0_O)        0.297     6.843 f  matrixwriter/M_rgb_data_q[5]_i_3/O
                         net (fo=2, routed)           0.682     7.525    matrixwriter/M_rgb_data_q[5]_i_3_n_0
    SLICE_X54Y83         LUT6 (Prop_lut6_I2_O)        0.124     7.649 r  matrixwriter/mem_reg_i_24/O
                         net (fo=18, routed)          1.101     8.750    matrixwriter/M_state_d19_out
    SLICE_X58Y83         LUT6 (Prop_lut6_I3_O)        0.124     8.874 r  matrixwriter/mem_reg_i_11/O
                         net (fo=2, routed)           0.923     9.797    matrixram/bottom_ram/ADDRBWRADDR[8]
    RAMB18_X2Y34         RAMB18E1                                     r  matrixram/bottom_ram/mem_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.480    14.885    matrixram/bottom_ram/clk_IBUF_BUFG
    RAMB18_X2Y34         RAMB18E1                                     r  matrixram/bottom_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.258    15.142    
                         clock uncertainty           -0.035    15.107    
    RAMB18_X2Y34         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    14.541    matrixram/bottom_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                          -9.797    
  -------------------------------------------------------------------
                         slack                                  4.744    

Slack (MET) :             4.744ns  (required time - arrival time)
  Source:                 matrixwriter/M_sclk_counter_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixram/top_ram/mem_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.662ns  (logic 0.964ns (20.676%)  route 3.698ns (79.324%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.551     5.135    matrixwriter/clk_IBUF_BUFG
    SLICE_X55Y83         FDRE                                         r  matrixwriter/M_sclk_counter_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y83         FDRE (Prop_fdre_C_Q)         0.419     5.554 f  matrixwriter/M_sclk_counter_q_reg[4]/Q
                         net (fo=4, routed)           0.992     6.546    matrixwriter/M_sclk_counter_q_reg[4]
    SLICE_X54Y83         LUT4 (Prop_lut4_I0_O)        0.297     6.843 f  matrixwriter/M_rgb_data_q[5]_i_3/O
                         net (fo=2, routed)           0.682     7.525    matrixwriter/M_rgb_data_q[5]_i_3_n_0
    SLICE_X54Y83         LUT6 (Prop_lut6_I2_O)        0.124     7.649 r  matrixwriter/mem_reg_i_24/O
                         net (fo=18, routed)          1.101     8.750    matrixwriter/M_state_d19_out
    SLICE_X58Y83         LUT6 (Prop_lut6_I3_O)        0.124     8.874 r  matrixwriter/mem_reg_i_11/O
                         net (fo=2, routed)           0.923     9.797    matrixram/top_ram/ADDRBWRADDR[8]
    RAMB18_X2Y35         RAMB18E1                                     r  matrixram/top_ram/mem_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.480    14.885    matrixram/top_ram/clk_IBUF_BUFG
    RAMB18_X2Y35         RAMB18E1                                     r  matrixram/top_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.258    15.142    
                         clock uncertainty           -0.035    15.107    
    RAMB18_X2Y35         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    14.541    matrixram/top_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                          -9.797    
  -------------------------------------------------------------------
                         slack                                  4.744    

Slack (MET) :             4.779ns  (required time - arrival time)
  Source:                 matrixwriter/M_sclk_counter_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixram/bottom_ram/mem_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.627ns  (logic 0.964ns (20.833%)  route 3.663ns (79.167%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.551     5.135    matrixwriter/clk_IBUF_BUFG
    SLICE_X55Y83         FDRE                                         r  matrixwriter/M_sclk_counter_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y83         FDRE (Prop_fdre_C_Q)         0.419     5.554 f  matrixwriter/M_sclk_counter_q_reg[4]/Q
                         net (fo=4, routed)           0.992     6.546    matrixwriter/M_sclk_counter_q_reg[4]
    SLICE_X54Y83         LUT4 (Prop_lut4_I0_O)        0.297     6.843 f  matrixwriter/M_rgb_data_q[5]_i_3/O
                         net (fo=2, routed)           0.682     7.525    matrixwriter/M_rgb_data_q[5]_i_3_n_0
    SLICE_X54Y83         LUT6 (Prop_lut6_I2_O)        0.124     7.649 r  matrixwriter/mem_reg_i_24/O
                         net (fo=18, routed)          1.104     8.753    matrixwriter/M_state_d19_out
    SLICE_X58Y83         LUT6 (Prop_lut6_I2_O)        0.124     8.877 r  matrixwriter/mem_reg_i_12/O
                         net (fo=2, routed)           0.885     9.762    matrixram/bottom_ram/ADDRBWRADDR[7]
    RAMB18_X2Y34         RAMB18E1                                     r  matrixram/bottom_ram/mem_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.480    14.885    matrixram/bottom_ram/clk_IBUF_BUFG
    RAMB18_X2Y34         RAMB18E1                                     r  matrixram/bottom_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.258    15.142    
                         clock uncertainty           -0.035    15.107    
    RAMB18_X2Y34         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    14.541    matrixram/bottom_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                          -9.762    
  -------------------------------------------------------------------
                         slack                                  4.779    

Slack (MET) :             4.779ns  (required time - arrival time)
  Source:                 matrixwriter/M_sclk_counter_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixram/top_ram/mem_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.627ns  (logic 0.964ns (20.833%)  route 3.663ns (79.167%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.551     5.135    matrixwriter/clk_IBUF_BUFG
    SLICE_X55Y83         FDRE                                         r  matrixwriter/M_sclk_counter_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y83         FDRE (Prop_fdre_C_Q)         0.419     5.554 f  matrixwriter/M_sclk_counter_q_reg[4]/Q
                         net (fo=4, routed)           0.992     6.546    matrixwriter/M_sclk_counter_q_reg[4]
    SLICE_X54Y83         LUT4 (Prop_lut4_I0_O)        0.297     6.843 f  matrixwriter/M_rgb_data_q[5]_i_3/O
                         net (fo=2, routed)           0.682     7.525    matrixwriter/M_rgb_data_q[5]_i_3_n_0
    SLICE_X54Y83         LUT6 (Prop_lut6_I2_O)        0.124     7.649 r  matrixwriter/mem_reg_i_24/O
                         net (fo=18, routed)          1.104     8.753    matrixwriter/M_state_d19_out
    SLICE_X58Y83         LUT6 (Prop_lut6_I2_O)        0.124     8.877 r  matrixwriter/mem_reg_i_12/O
                         net (fo=2, routed)           0.885     9.762    matrixram/top_ram/ADDRBWRADDR[7]
    RAMB18_X2Y35         RAMB18E1                                     r  matrixram/top_ram/mem_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.480    14.885    matrixram/top_ram/clk_IBUF_BUFG
    RAMB18_X2Y35         RAMB18E1                                     r  matrixram/top_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.258    15.142    
                         clock uncertainty           -0.035    15.107    
    RAMB18_X2Y35         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    14.541    matrixram/top_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                          -9.762    
  -------------------------------------------------------------------
                         slack                                  4.779    

Slack (MET) :             4.960ns  (required time - arrival time)
  Source:                 matrixwriter/M_sclk_counter_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixram/bottom_ram/mem_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.446ns  (logic 1.452ns (32.660%)  route 2.994ns (67.340%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.551     5.135    matrixwriter/clk_IBUF_BUFG
    SLICE_X55Y83         FDRE                                         r  matrixwriter/M_sclk_counter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y83         FDRE (Prop_fdre_C_Q)         0.419     5.554 r  matrixwriter/M_sclk_counter_q_reg[2]/Q
                         net (fo=6, routed)           0.885     6.439    matrixwriter/M_sclk_counter_q_reg[2]
    SLICE_X55Y83         LUT5 (Prop_lut5_I1_O)        0.327     6.766 r  matrixwriter/M_sclk_q_i_4/O
                         net (fo=4, routed)           0.617     7.383    matrixwriter/M_sclk_q_i_4_n_0
    SLICE_X56Y83         LUT4 (Prop_lut4_I3_O)        0.358     7.741 f  matrixwriter/M_latch_blank_q[0]_i_2/O
                         net (fo=14, routed)          0.763     8.504    matrixwriter/M_latch_blank_q[0]_i_2_n_0
    SLICE_X56Y84         LUT6 (Prop_lut6_I5_O)        0.348     8.852 r  matrixwriter/mem_reg_i_17/O
                         net (fo=2, routed)           0.729     9.581    matrixram/bottom_ram/ADDRBWRADDR[2]
    RAMB18_X2Y34         RAMB18E1                                     r  matrixram/bottom_ram/mem_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.480    14.885    matrixram/bottom_ram/clk_IBUF_BUFG
    RAMB18_X2Y34         RAMB18E1                                     r  matrixram/bottom_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.258    15.142    
                         clock uncertainty           -0.035    15.107    
    RAMB18_X2Y34         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    14.541    matrixram/bottom_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                          -9.581    
  -------------------------------------------------------------------
                         slack                                  4.960    

Slack (MET) :             4.960ns  (required time - arrival time)
  Source:                 matrixwriter/M_sclk_counter_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixram/top_ram/mem_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.446ns  (logic 1.452ns (32.660%)  route 2.994ns (67.340%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.551     5.135    matrixwriter/clk_IBUF_BUFG
    SLICE_X55Y83         FDRE                                         r  matrixwriter/M_sclk_counter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y83         FDRE (Prop_fdre_C_Q)         0.419     5.554 r  matrixwriter/M_sclk_counter_q_reg[2]/Q
                         net (fo=6, routed)           0.885     6.439    matrixwriter/M_sclk_counter_q_reg[2]
    SLICE_X55Y83         LUT5 (Prop_lut5_I1_O)        0.327     6.766 r  matrixwriter/M_sclk_q_i_4/O
                         net (fo=4, routed)           0.617     7.383    matrixwriter/M_sclk_q_i_4_n_0
    SLICE_X56Y83         LUT4 (Prop_lut4_I3_O)        0.358     7.741 f  matrixwriter/M_latch_blank_q[0]_i_2/O
                         net (fo=14, routed)          0.763     8.504    matrixwriter/M_latch_blank_q[0]_i_2_n_0
    SLICE_X56Y84         LUT6 (Prop_lut6_I5_O)        0.348     8.852 r  matrixwriter/mem_reg_i_17/O
                         net (fo=2, routed)           0.729     9.581    matrixram/top_ram/ADDRBWRADDR[2]
    RAMB18_X2Y35         RAMB18E1                                     r  matrixram/top_ram/mem_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.480    14.885    matrixram/top_ram/clk_IBUF_BUFG
    RAMB18_X2Y35         RAMB18E1                                     r  matrixram/top_ram/mem_reg/CLKBWRCLK
                         clock pessimism              0.258    15.142    
                         clock uncertainty           -0.035    15.107    
    RAMB18_X2Y35         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    14.541    matrixram/top_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         14.541    
                         arrival time                          -9.581    
  -------------------------------------------------------------------
                         slack                                  4.960    

Slack (MET) :             4.976ns  (required time - arrival time)
  Source:                 ramwriter/M_bitloader_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixram/top_ram/mem_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.480ns  (logic 0.991ns (22.122%)  route 3.489ns (77.878%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.204ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.620     5.204    ramwriter/clk_IBUF_BUFG
    SLICE_X61Y85         FDRE                                         r  ramwriter/M_bitloader_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDRE (Prop_fdre_C_Q)         0.419     5.623 r  ramwriter/M_bitloader_q_reg[1]/Q
                         net (fo=20, routed)          1.107     6.730    ramwriter/M_bitloader_q[1]
    SLICE_X59Y81         LUT6 (Prop_lut6_I2_O)        0.296     7.026 f  ramwriter/mem_reg_i_34/O
                         net (fo=1, routed)           0.854     7.880    ramwriter/mem_reg_i_34_n_0
    SLICE_X59Y84         LUT5 (Prop_lut5_I0_O)        0.124     8.004 f  ramwriter/mem_reg_i_27/O
                         net (fo=2, routed)           0.845     8.849    ramwriter/mem_reg_i_27_n_0
    SLICE_X59Y84         LUT4 (Prop_lut4_I0_O)        0.152     9.001 r  ramwriter/mem_reg_i_21/O
                         net (fo=1, routed)           0.683     9.684    matrixram/top_ram/mem_reg_0[1]
    RAMB18_X2Y35         RAMB18E1                                     r  matrixram/top_ram/mem_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.482    14.887    matrixram/top_ram/clk_IBUF_BUFG
    RAMB18_X2Y35         RAMB18E1                                     r  matrixram/top_ram/mem_reg/CLKARDCLK
                         clock pessimism              0.258    15.144    
                         clock uncertainty           -0.035    15.109    
    RAMB18_X2Y35         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[1])
                                                     -0.449    14.660    matrixram/top_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -9.684    
  -------------------------------------------------------------------
                         slack                                  4.976    

Slack (MET) :             5.056ns  (required time - arrival time)
  Source:                 matrixram/top_ram/mem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixwriter/M_rgb_data_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.590ns  (logic 2.606ns (56.776%)  route 1.984ns (43.224%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.180ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.596     5.180    matrixram/top_ram/clk_IBUF_BUFG
    RAMB18_X2Y35         RAMB18E1                                     r  matrixram/top_ram/mem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y35         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.634 r  matrixram/top_ram/mem_reg/DOBDO[2]
                         net (fo=1, routed)           1.243     8.877    ramwriter/DOBDO[2]
    SLICE_X58Y86         LUT3 (Prop_lut3_I0_O)        0.152     9.029 r  ramwriter/io_led_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.741     9.770    matrixwriter/D[2]
    SLICE_X54Y84         FDRE                                         r  matrixwriter/M_rgb_data_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         1.436    14.840    matrixwriter/clk_IBUF_BUFG
    SLICE_X54Y84         FDRE                                         r  matrixwriter/M_rgb_data_q_reg[2]/C
                         clock pessimism              0.258    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X54Y84         FDRE (Setup_fdre_C_D)       -0.236    14.827    matrixwriter/M_rgb_data_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -9.770    
  -------------------------------------------------------------------
                         slack                                  5.056    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 matrixwriter/M_led_bit_counter_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixwriter/M_led_bit_counter_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.227ns (76.391%)  route 0.070ns (23.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.562     1.506    matrixwriter/clk_IBUF_BUFG
    SLICE_X57Y84         FDRE                                         r  matrixwriter/M_led_bit_counter_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDRE (Prop_fdre_C_Q)         0.128     1.634 r  matrixwriter/M_led_bit_counter_q_reg[4]/Q
                         net (fo=6, routed)           0.070     1.704    matrixwriter/M_led_bit_counter_q_reg[4]
    SLICE_X57Y84         LUT6 (Prop_lut6_I5_O)        0.099     1.803 r  matrixwriter/M_led_bit_counter_q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.803    matrixwriter/p_0_in[5]
    SLICE_X57Y84         FDRE                                         r  matrixwriter/M_led_bit_counter_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.828     2.018    matrixwriter/clk_IBUF_BUFG
    SLICE_X57Y84         FDRE                                         r  matrixwriter/M_led_bit_counter_q_reg[5]/C
                         clock pessimism             -0.513     1.506    
    SLICE_X57Y84         FDRE (Hold_fdre_C_D)         0.091     1.597    matrixwriter/M_led_bit_counter_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 matrixwriter/M_led_bit_counter_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixwriter/M_debug_dff_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.070%)  route 0.146ns (50.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.562     1.506    matrixwriter/clk_IBUF_BUFG
    SLICE_X57Y84         FDRE                                         r  matrixwriter/M_led_bit_counter_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  matrixwriter/M_led_bit_counter_q_reg[5]/Q
                         net (fo=5, routed)           0.146     1.793    matrixwriter/M_led_bit_counter_q_reg[5]
    SLICE_X57Y83         FDRE                                         r  matrixwriter/M_debug_dff_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.827     2.017    matrixwriter/clk_IBUF_BUFG
    SLICE_X57Y83         FDRE                                         r  matrixwriter/M_debug_dff_q_reg[5]/C
                         clock pessimism             -0.499     1.519    
    SLICE_X57Y83         FDRE (Hold_fdre_C_D)         0.066     1.585    matrixwriter/M_debug_dff_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 matrixwriter/M_current_address_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixwriter/M_current_address_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.212ns (63.899%)  route 0.120ns (36.101%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.559     1.503    matrixwriter/clk_IBUF_BUFG
    SLICE_X56Y81         FDRE                                         r  matrixwriter/M_current_address_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y81         FDRE (Prop_fdre_C_Q)         0.164     1.667 r  matrixwriter/M_current_address_q_reg[1]/Q
                         net (fo=9, routed)           0.120     1.787    matrixwriter/M_current_address_q_reg[3]_0[1]
    SLICE_X57Y81         LUT5 (Prop_lut5_I1_O)        0.048     1.835 r  matrixwriter/M_current_address_q[3]_i_2/O
                         net (fo=1, routed)           0.000     1.835    matrixwriter/M_current_address_d[3]
    SLICE_X57Y81         FDRE                                         r  matrixwriter/M_current_address_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.825     2.015    matrixwriter/clk_IBUF_BUFG
    SLICE_X57Y81         FDRE                                         r  matrixwriter/M_current_address_q_reg[3]/C
                         clock pessimism             -0.500     1.516    
    SLICE_X57Y81         FDRE (Hold_fdre_C_D)         0.105     1.621    matrixwriter/M_current_address_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 matrixwriter/M_led_bit_counter_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixwriter/M_led_bit_counter_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.195%)  route 0.185ns (49.805%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.562     1.506    matrixwriter/clk_IBUF_BUFG
    SLICE_X57Y84         FDRE                                         r  matrixwriter/M_led_bit_counter_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  matrixwriter/M_led_bit_counter_q_reg[5]/Q
                         net (fo=5, routed)           0.185     1.831    matrixwriter/M_led_bit_counter_q_reg[5]
    SLICE_X56Y83         LUT3 (Prop_lut3_I1_O)        0.045     1.876 r  matrixwriter/M_led_bit_counter_q[6]_i_3/O
                         net (fo=1, routed)           0.000     1.876    matrixwriter/p_0_in[6]
    SLICE_X56Y83         FDRE                                         r  matrixwriter/M_led_bit_counter_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.827     2.017    matrixwriter/clk_IBUF_BUFG
    SLICE_X56Y83         FDRE                                         r  matrixwriter/M_led_bit_counter_q_reg[6]/C
                         clock pessimism             -0.499     1.519    
    SLICE_X56Y83         FDRE (Hold_fdre_C_D)         0.120     1.639    matrixwriter/M_led_bit_counter_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 ramwriter/M_data_col_address_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ramwriter/M_data_col_address_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.184ns (51.423%)  route 0.174ns (48.577%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.588     1.532    ramwriter/clk_IBUF_BUFG
    SLICE_X58Y85         FDRE                                         r  ramwriter/M_data_col_address_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  ramwriter/M_data_col_address_q_reg[1]/Q
                         net (fo=6, routed)           0.174     1.847    ramwriter/M_data_col_address_q_reg[1]
    SLICE_X58Y85         LUT5 (Prop_lut5_I2_O)        0.043     1.890 r  ramwriter/M_data_col_address_q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.890    ramwriter/p_0_in__0[4]
    SLICE_X58Y85         FDRE                                         r  ramwriter/M_data_col_address_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.856     2.046    ramwriter/clk_IBUF_BUFG
    SLICE_X58Y85         FDRE                                         r  ramwriter/M_data_col_address_q_reg[4]/C
                         clock pessimism             -0.515     1.532    
    SLICE_X58Y85         FDRE (Hold_fdre_C_D)         0.107     1.639    ramwriter/M_data_col_address_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 matrixwriter/M_sclk_counter_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrixwriter/M_sclk_counter_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.938%)  route 0.165ns (47.062%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.559     1.503    matrixwriter/clk_IBUF_BUFG
    SLICE_X55Y83         FDRE                                         r  matrixwriter/M_sclk_counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y83         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  matrixwriter/M_sclk_counter_q_reg[1]/Q
                         net (fo=7, routed)           0.165     1.809    matrixwriter/M_sclk_counter_q_reg[1]
    SLICE_X55Y83         LUT6 (Prop_lut6_I1_O)        0.045     1.854 r  matrixwriter/M_sclk_counter_q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.854    matrixwriter/M_sclk_counter_d[5]
    SLICE_X55Y83         FDRE                                         r  matrixwriter/M_sclk_counter_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.827     2.017    matrixwriter/clk_IBUF_BUFG
    SLICE_X55Y83         FDRE                                         r  matrixwriter/M_sclk_counter_q_reg[5]/C
                         clock pessimism             -0.515     1.503    
    SLICE_X55Y83         FDRE (Hold_fdre_C_D)         0.092     1.595    matrixwriter/M_sclk_counter_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 reload_button_cond/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reload_button_cond/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.590     1.534    reload_button_cond/clk_IBUF_BUFG
    SLICE_X60Y88         FDRE                                         r  reload_button_cond/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y88         FDRE (Prop_fdre_C_Q)         0.164     1.698 r  reload_button_cond/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.126     1.824    reload_button_cond/M_ctr_q_reg[14]
    SLICE_X60Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.934 r  reload_button_cond/M_ctr_q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.934    reload_button_cond/M_ctr_q_reg[12]_i_1_n_5
    SLICE_X60Y88         FDRE                                         r  reload_button_cond/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.860     2.049    reload_button_cond/clk_IBUF_BUFG
    SLICE_X60Y88         FDRE                                         r  reload_button_cond/M_ctr_q_reg[14]/C
                         clock pessimism             -0.516     1.534    
    SLICE_X60Y88         FDRE (Hold_fdre_C_D)         0.134     1.668    reload_button_cond/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 reload_button_cond/M_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reload_button_cond/M_ctr_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.590     1.534    reload_button_cond/clk_IBUF_BUFG
    SLICE_X60Y89         FDRE                                         r  reload_button_cond/M_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y89         FDRE (Prop_fdre_C_Q)         0.164     1.698 r  reload_button_cond/M_ctr_q_reg[18]/Q
                         net (fo=2, routed)           0.127     1.824    reload_button_cond/M_ctr_q_reg[18]
    SLICE_X60Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.934 r  reload_button_cond/M_ctr_q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.934    reload_button_cond/M_ctr_q_reg[16]_i_1_n_5
    SLICE_X60Y89         FDRE                                         r  reload_button_cond/M_ctr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.860     2.049    reload_button_cond/clk_IBUF_BUFG
    SLICE_X60Y89         FDRE                                         r  reload_button_cond/M_ctr_q_reg[18]/C
                         clock pessimism             -0.516     1.534    
    SLICE_X60Y89         FDRE (Hold_fdre_C_D)         0.134     1.668    reload_button_cond/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 reload_button_cond/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reload_button_cond/M_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.589     1.533    reload_button_cond/clk_IBUF_BUFG
    SLICE_X60Y87         FDRE                                         r  reload_button_cond/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y87         FDRE (Prop_fdre_C_Q)         0.164     1.697 r  reload_button_cond/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.127     1.823    reload_button_cond/M_ctr_q_reg[10]
    SLICE_X60Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.933 r  reload_button_cond/M_ctr_q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.933    reload_button_cond/M_ctr_q_reg[8]_i_1_n_5
    SLICE_X60Y87         FDRE                                         r  reload_button_cond/M_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.858     2.047    reload_button_cond/clk_IBUF_BUFG
    SLICE_X60Y87         FDRE                                         r  reload_button_cond/M_ctr_q_reg[10]/C
                         clock pessimism             -0.515     1.533    
    SLICE_X60Y87         FDRE (Hold_fdre_C_D)         0.134     1.667    reload_button_cond/M_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 ramwriter/M_data_col_address_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ramwriter/M_data_col_address_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.693%)  route 0.174ns (48.307%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.588     1.532    ramwriter/clk_IBUF_BUFG
    SLICE_X58Y85         FDRE                                         r  ramwriter/M_data_col_address_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y85         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  ramwriter/M_data_col_address_q_reg[1]/Q
                         net (fo=6, routed)           0.174     1.847    ramwriter/M_data_col_address_q_reg[1]
    SLICE_X58Y85         LUT4 (Prop_lut4_I1_O)        0.045     1.892 r  ramwriter/M_data_col_address_q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.892    ramwriter/p_0_in__0[3]
    SLICE_X58Y85         FDRE                                         r  ramwriter/M_data_col_address_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=106, routed)         0.856     2.046    ramwriter/clk_IBUF_BUFG
    SLICE_X58Y85         FDRE                                         r  ramwriter/M_data_col_address_q_reg[3]/C
                         clock pessimism             -0.515     1.532    
    SLICE_X58Y85         FDRE (Hold_fdre_C_D)         0.092     1.624    ramwriter/M_data_col_address_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y35   matrixram/top_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y34   matrixram/bottom_ram/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y35   matrixram/top_ram/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y34   matrixram/bottom_ram/mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X56Y81   matrixwriter/M_current_address_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X56Y81   matrixwriter/M_current_address_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X56Y81   matrixwriter/M_current_address_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X57Y81   matrixwriter/M_current_address_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X58Y80   matrixwriter/M_debug_dff_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y84   matrixwriter/M_led_bit_counter_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y84   matrixwriter/M_led_bit_counter_q_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y84   matrixwriter/M_rgb_data_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y84   matrixwriter/M_rgb_data_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y84   matrixwriter/M_rgb_data_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y84   matrixwriter/M_sclk_q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y84   matrixwriter/M_sclk_q_reg_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y80   matrixwriter/M_debug_dff_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y80   matrixwriter/M_debug_dff_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y80   matrixwriter/M_debug_dff_q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y80   matrixwriter/M_debug_dff_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y80   matrixwriter/M_debug_dff_q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y80   matrixwriter/M_debug_dff_q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y80   matrixwriter/M_debug_dff_q_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y80   matrixwriter/M_debug_dff_q_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y80   matrixwriter/M_latch_blank_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y81   ramwriter/M_data_q_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X60Y81   ramwriter/M_data_q_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y81   ramwriter/M_data_q_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y81   ramwriter/M_data_q_reg[23]/C



