{"vcs1":{"timestamp_begin":1680285177.631237264, "rt":0.86, "ut":0.28, "st":0.15}}
{"vcselab":{"timestamp_begin":1680285178.530461328, "rt":0.97, "ut":0.21, "st":0.10}}
{"link":{"timestamp_begin":1680285179.519716704, "rt":0.44, "ut":0.06, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680285177.347429315}
{"VCS_COMP_START_TIME": 1680285177.347429315}
{"VCS_COMP_END_TIME": 1680285180.880469140}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv"}
{"vcs1": {"peak_mem": 341092}}
{"stitch_vcselab": {"peak_mem": 239012}}
