{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1560111226414 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560111226425 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 09 17:13:44 2019 " "Processing started: Sun Jun 09 17:13:44 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560111226425 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1560111226425 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RISC-V -c TopDE " "Command: quartus_sta RISC-V -c TopDE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1560111226426 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1560111226848 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1560111239313 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1560111239313 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560111239424 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560111239424 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1560111242112 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560111243220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560111243220 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1560111243220 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1560111243220 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1560111243220 ""}
{ "Info" "ISTA_SDC_FOUND" "TopDE.out.sdc " "Reading SDC File: 'TopDE.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1560111243462 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_Interface:CLOCK0\|CLKAutoFast " "Node: CLOCK_Interface:CLOCK0\|CLKAutoFast was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPU:CPU0\|Datapath_UNI:DATAPATH0\|PC\[23\]~DUPLICATE CLOCK_Interface:CLOCK0\|CLKAutoFast " "Register CPU:CPU0\|Datapath_UNI:DATAPATH0\|PC\[23\]~DUPLICATE is being clocked by CLOCK_Interface:CLOCK0\|CLKAutoFast" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560111243627 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560111243627 "|TopDE|CLOCK_Interface:CLOCK0|CLKAutoFast"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[1\] " "Node: KEY\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_Interface:CLOCK0\|CLKSelectFast KEY\[1\] " "Register CLOCK_Interface:CLOCK0\|CLKSelectFast is being clocked by KEY\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560111243628 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560111243628 "|TopDE|KEY[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[3\] " "Node: KEY\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_Interface:CLOCK0\|CLKManual KEY\[3\] " "Register CLOCK_Interface:CLOCK0\|CLKManual is being clocked by KEY\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560111243628 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560111243628 "|TopDE|KEY[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[2\] " "Node: KEY\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_Interface:CLOCK0\|CLKSelectAuto KEY\[2\] " "Register CLOCK_Interface:CLOCK0\|CLKSelectAuto is being clocked by KEY\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560111243628 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560111243628 "|TopDE|KEY[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "STOPWATCH_Interface:stopwatch0\|Stopwatch_divider_clk:divider\|new_freq " "Node: STOPWATCH_Interface:stopwatch0\|Stopwatch_divider_clk:divider\|new_freq was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register STOPWATCH_Interface:stopwatch0\|time_count\[23\]~DUPLICATE STOPWATCH_Interface:stopwatch0\|Stopwatch_divider_clk:divider\|new_freq " "Register STOPWATCH_Interface:stopwatch0\|time_count\[23\]~DUPLICATE is being clocked by STOPWATCH_Interface:stopwatch0\|Stopwatch_divider_clk:divider\|new_freq" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560111243628 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560111243628 "|TopDE|STOPWATCH_Interface:stopwatch0|Stopwatch_divider_clk:divider|new_freq"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X " "Node: AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AudioCODEC_Interface:Audio0\|waudio_inL\[13\] AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X " "Register AudioCODEC_Interface:Audio0\|waudio_inL\[13\] is being clocked by AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560111243628 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560111243628 "|TopDE|AudioCODEC_Interface:Audio0|audio_clock:u4|LRCK_1X"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready " "Node: TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TecladoPS2_Interface:TecladoPS20\|PS2history\[6\]\[4\] TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready " "Register TecladoPS2_Interface:TecladoPS20\|PS2history\[6\]\[4\] is being clocked by TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560111243628 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560111243628 "|TopDE|TecladoPS2_Interface:TecladoPS20|keyboard:kbd|scan_ready"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set " "Node: TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set " "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready is being clocked by TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560111243629 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560111243629 "|TopDE|TecladoPS2_Interface:TecladoPS20|keyboard:kbd|ready_set"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered " "Node: TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered " "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set is being clocked by TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560111243629 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560111243629 "|TopDE|TecladoPS2_Interface:TecladoPS20|keyboard:kbd|keyboard_clk_filtered"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|clock " "Node: TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|clock " "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered is being clocked by TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560111243629 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560111243629 "|TopDE|TecladoPS2_Interface:TecladoPS20|keyboard:kbd|clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK " "Node: AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AudioCODEC_Interface:Audio0\|audio_converter:u5\|AUD_inR\[0\] AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK " "Register AudioCODEC_Interface:Audio0\|audio_converter:u5\|AUD_inR\[0\] is being clocked by AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560111243629 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560111243629 "|TopDE|AudioCODEC_Interface:Audio0|audio_clock:u4|oAUD_BCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RS232_Interface:Serial0\|rs232rx:rs232receiver\|pulso:px\|pulso " "Node: RS232_Interface:Serial0\|rs232rx:rs232receiver\|pulso:px\|pulso was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RS232_Interface:Serial0\|RxData\[0\] RS232_Interface:Serial0\|rs232rx:rs232receiver\|pulso:px\|pulso " "Register RS232_Interface:Serial0\|RxData\[0\] is being clocked by RS232_Interface:Serial0\|rs232rx:rs232receiver\|pulso:px\|pulso" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560111243629 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560111243629 "|TopDE|RS232_Interface:Serial0|rs232rx:rs232receiver|pulso:px|pulso"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] " "Node: Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|Mixer:mixer\|mixed\[11\] Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] " "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|Mixer:mixer\|mixed\[11\] is being clocked by Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560111243629 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560111243629 "|TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|ChannelBank:channelBank|clk64[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Node: AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD\[7\] AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Register AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD\[7\] is being clocked by AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560111243629 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560111243629 "|TopDE|AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ADC_Interface:ADCI0\|joystick:joystick0\|joystick_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk~1 KEY\[0\] " "Latch ADC_Interface:ADCI0\|joystick:joystick0\|joystick_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk~1 is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560111243630 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560111243630 "|TopDE|KEY[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111243690 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111243690 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111243690 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111243690 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111243690 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111243690 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama0~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama0~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama0~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111243690 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama10~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama10~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama10~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111243690 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama11~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama11~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama11~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111243690 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama12~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama12~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama12~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111243690 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama13~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama13~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama13~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111243690 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama14~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama14~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama14~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111243690 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama15~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama15~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama15~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111243690 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama16~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama16~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama16~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111243690 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama17~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama17~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama17~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111243690 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama18~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama18~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama18~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111243690 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama19~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama19~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama19~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111243690 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama1~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama1~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama1~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111243690 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama20~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama20~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama20~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111243690 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama21~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama21~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama21~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111243690 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama22~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama22~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama22~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111243690 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama2~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama2~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama2~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111243690 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama3~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama3~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama3~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111243690 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama4~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama4~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama4~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111243690 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama5~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama5~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama5~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111243690 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama6~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama6~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama6~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111243690 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama7~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama7~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama7~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111243690 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama8~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama8~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama8~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111243690 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama9~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama9~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama9~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111243690 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama0~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama0~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama0~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111243690 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama1~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama1~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama1~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111243690 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama2~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama2~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama2~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111243690 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama3~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama3~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama3~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111243690 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama4~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama4~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama4~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111243690 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama5~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama5~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama5~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111243690 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama6~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama6~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama6~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111243690 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama7~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama7~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama7~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111243690 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama8~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama8~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama8~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111243690 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama0~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama0~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama0~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111243690 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama1~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama1~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama1~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111243690 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama2~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama2~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama2~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111243690 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama3~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama3~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama3~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111243690 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama4~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama4~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama4~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111243690 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama5~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama5~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama5~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111243690 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama6~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama6~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama6~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111243690 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama7~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama7~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama7~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111243690 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111243690 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111243690 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111243690 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1560111243690 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1560111244691 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1560111244692 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1560111244720 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1560111244720 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1560111244720 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1560111244720 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CLOCK_50 (Rise) CLOCK_50 (Rise) 0.270 0.300 " "Hold clock transfer from CLOCK_50 (Rise) to CLOCK_50 (Rise) has uncertainty 0.270 that is less than the recommended uncertainty 0.300" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1560111244721 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1560111244721 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1560111244756 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1560111244814 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.894 " "Worst-case setup slack is 8.894" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560111250674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560111250674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.894               0.000 altera_reserved_tck  " "    8.894               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560111250674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   50.067               0.000 CLOCK_50  " "   50.067               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560111250674 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560111250674 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.361 " "Worst-case hold slack is 0.361" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560111251927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560111251927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.361               0.000 altera_reserved_tck  " "    0.361               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560111251927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.379               0.000 CLOCK_50  " "    0.379               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560111251927 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560111251927 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 29.475 " "Worst-case recovery slack is 29.475" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560111252177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560111252177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.475               0.000 altera_reserved_tck  " "   29.475               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560111252177 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  137.428               0.000 CLOCK_50  " "  137.428               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560111252177 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560111252177 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.935 " "Worst-case removal slack is 0.935" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560111252437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560111252437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.935               0.000 altera_reserved_tck  " "    0.935               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560111252437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.495               0.000 CLOCK_50  " "    1.495               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560111252437 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560111252437 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.122 " "Worst-case minimum pulse width slack is 15.122" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560111252460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560111252460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.122               0.000 altera_reserved_tck  " "   15.122               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560111252460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   72.972               0.000 CLOCK_50  " "   72.972               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560111252460 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560111252460 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 97 synchronizer chains. " "Report Metastability: Found 97 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560111252926 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 97 " "Number of Synchronizer Chains Found: 97" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560111252926 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560111252926 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560111252926 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 293.986 ns " "Worst Case Available Settling Time: 293.986 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560111252926 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560111252926 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1560111252926 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1560111252940 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1560111253099 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1560111280070 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_Interface:CLOCK0\|CLKAutoFast " "Node: CLOCK_Interface:CLOCK0\|CLKAutoFast was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPU:CPU0\|Datapath_UNI:DATAPATH0\|PC\[23\]~DUPLICATE CLOCK_Interface:CLOCK0\|CLKAutoFast " "Register CPU:CPU0\|Datapath_UNI:DATAPATH0\|PC\[23\]~DUPLICATE is being clocked by CLOCK_Interface:CLOCK0\|CLKAutoFast" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560111282361 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560111282361 "|TopDE|CLOCK_Interface:CLOCK0|CLKAutoFast"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[1\] " "Node: KEY\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_Interface:CLOCK0\|CLKSelectFast KEY\[1\] " "Register CLOCK_Interface:CLOCK0\|CLKSelectFast is being clocked by KEY\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560111282362 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560111282362 "|TopDE|KEY[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[3\] " "Node: KEY\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_Interface:CLOCK0\|CLKManual KEY\[3\] " "Register CLOCK_Interface:CLOCK0\|CLKManual is being clocked by KEY\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560111282362 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560111282362 "|TopDE|KEY[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[2\] " "Node: KEY\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_Interface:CLOCK0\|CLKSelectAuto KEY\[2\] " "Register CLOCK_Interface:CLOCK0\|CLKSelectAuto is being clocked by KEY\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560111282362 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560111282362 "|TopDE|KEY[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "STOPWATCH_Interface:stopwatch0\|Stopwatch_divider_clk:divider\|new_freq " "Node: STOPWATCH_Interface:stopwatch0\|Stopwatch_divider_clk:divider\|new_freq was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register STOPWATCH_Interface:stopwatch0\|time_count\[23\]~DUPLICATE STOPWATCH_Interface:stopwatch0\|Stopwatch_divider_clk:divider\|new_freq " "Register STOPWATCH_Interface:stopwatch0\|time_count\[23\]~DUPLICATE is being clocked by STOPWATCH_Interface:stopwatch0\|Stopwatch_divider_clk:divider\|new_freq" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560111282362 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560111282362 "|TopDE|STOPWATCH_Interface:stopwatch0|Stopwatch_divider_clk:divider|new_freq"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X " "Node: AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AudioCODEC_Interface:Audio0\|waudio_inL\[13\] AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X " "Register AudioCODEC_Interface:Audio0\|waudio_inL\[13\] is being clocked by AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560111282362 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560111282362 "|TopDE|AudioCODEC_Interface:Audio0|audio_clock:u4|LRCK_1X"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready " "Node: TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TecladoPS2_Interface:TecladoPS20\|PS2history\[6\]\[4\] TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready " "Register TecladoPS2_Interface:TecladoPS20\|PS2history\[6\]\[4\] is being clocked by TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560111282362 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560111282362 "|TopDE|TecladoPS2_Interface:TecladoPS20|keyboard:kbd|scan_ready"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set " "Node: TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set " "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready is being clocked by TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560111282362 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560111282362 "|TopDE|TecladoPS2_Interface:TecladoPS20|keyboard:kbd|ready_set"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered " "Node: TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered " "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set is being clocked by TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560111282363 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560111282363 "|TopDE|TecladoPS2_Interface:TecladoPS20|keyboard:kbd|keyboard_clk_filtered"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|clock " "Node: TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|clock " "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered is being clocked by TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560111282363 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560111282363 "|TopDE|TecladoPS2_Interface:TecladoPS20|keyboard:kbd|clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK " "Node: AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AudioCODEC_Interface:Audio0\|audio_converter:u5\|AUD_inR\[0\] AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK " "Register AudioCODEC_Interface:Audio0\|audio_converter:u5\|AUD_inR\[0\] is being clocked by AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560111282363 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560111282363 "|TopDE|AudioCODEC_Interface:Audio0|audio_clock:u4|oAUD_BCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RS232_Interface:Serial0\|rs232rx:rs232receiver\|pulso:px\|pulso " "Node: RS232_Interface:Serial0\|rs232rx:rs232receiver\|pulso:px\|pulso was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RS232_Interface:Serial0\|RxData\[0\] RS232_Interface:Serial0\|rs232rx:rs232receiver\|pulso:px\|pulso " "Register RS232_Interface:Serial0\|RxData\[0\] is being clocked by RS232_Interface:Serial0\|rs232rx:rs232receiver\|pulso:px\|pulso" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560111282363 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560111282363 "|TopDE|RS232_Interface:Serial0|rs232rx:rs232receiver|pulso:px|pulso"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] " "Node: Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|Mixer:mixer\|mixed\[11\] Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] " "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|Mixer:mixer\|mixed\[11\] is being clocked by Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560111282363 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560111282363 "|TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|ChannelBank:channelBank|clk64[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Node: AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD\[7\] AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Register AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD\[7\] is being clocked by AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560111282363 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560111282363 "|TopDE|AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ADC_Interface:ADCI0\|joystick:joystick0\|joystick_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk~1 KEY\[0\] " "Latch ADC_Interface:ADCI0\|joystick:joystick0\|joystick_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk~1 is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560111282363 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560111282363 "|TopDE|KEY[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111282417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111282417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111282417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111282417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111282417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111282417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama0~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama0~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama0~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111282417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama10~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama10~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama10~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111282417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama11~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama11~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama11~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111282417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama12~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama12~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama12~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111282417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama13~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama13~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama13~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111282417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama14~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama14~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama14~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111282417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama15~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama15~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama15~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111282417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama16~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama16~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama16~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111282417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama17~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama17~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama17~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111282417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama18~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama18~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama18~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111282417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama19~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama19~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama19~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111282417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama1~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama1~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama1~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111282417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama20~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama20~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama20~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111282417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama21~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama21~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama21~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111282417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama22~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama22~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama22~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111282417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama2~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama2~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama2~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111282417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama3~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama3~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama3~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111282417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama4~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama4~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama4~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111282417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama5~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama5~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama5~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111282417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama6~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama6~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama6~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111282417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama7~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama7~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama7~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111282417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama8~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama8~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama8~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111282417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama9~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama9~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama9~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111282417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama0~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama0~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama0~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111282417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama1~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama1~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama1~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111282417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama2~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama2~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama2~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111282417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama3~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama3~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama3~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111282417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama4~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama4~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama4~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111282417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama5~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama5~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama5~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111282417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama6~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama6~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama6~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111282417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama7~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama7~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama7~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111282417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama8~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama8~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama8~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111282417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama0~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama0~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama0~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111282417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama1~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama1~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama1~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111282417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama2~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama2~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama2~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111282417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama3~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama3~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama3~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111282417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama4~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama4~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama4~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111282417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama5~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama5~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama5~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111282417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama6~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama6~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama6~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111282417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama7~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama7~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama7~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111282417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111282417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111282417 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111282417 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1560111282417 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1560111283267 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1560111283267 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1560111283292 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1560111283292 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1560111283292 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1560111283292 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CLOCK_50 (Rise) CLOCK_50 (Rise) 0.270 0.300 " "Hold clock transfer from CLOCK_50 (Rise) to CLOCK_50 (Rise) has uncertainty 0.270 that is less than the recommended uncertainty 0.300" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1560111283293 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1560111283293 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.242 " "Worst-case setup slack is 9.242" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560111286974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560111286974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.242               0.000 altera_reserved_tck  " "    9.242               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560111286974 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.100               0.000 CLOCK_50  " "   49.100               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560111286974 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560111286974 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.342 " "Worst-case hold slack is 0.342" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560111288190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560111288190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 altera_reserved_tck  " "    0.342               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560111288190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 CLOCK_50  " "    0.403               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560111288190 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560111288190 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 29.618 " "Worst-case recovery slack is 29.618" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560111288454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560111288454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.618               0.000 altera_reserved_tck  " "   29.618               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560111288454 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  137.846               0.000 CLOCK_50  " "  137.846               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560111288454 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560111288454 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.842 " "Worst-case removal slack is 0.842" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560111288714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560111288714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.842               0.000 altera_reserved_tck  " "    0.842               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560111288714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.273               0.000 CLOCK_50  " "    1.273               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560111288714 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560111288714 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.098 " "Worst-case minimum pulse width slack is 15.098" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560111288737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560111288737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.098               0.000 altera_reserved_tck  " "   15.098               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560111288737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   72.933               0.000 CLOCK_50  " "   72.933               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560111288737 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560111288737 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 97 synchronizer chains. " "Report Metastability: Found 97 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560111289131 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 97 " "Number of Synchronizer Chains Found: 97" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560111289131 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560111289131 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560111289131 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 294.115 ns " "Worst Case Available Settling Time: 294.115 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560111289131 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560111289131 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1560111289131 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1560111289145 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1560111289709 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1560111317729 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_Interface:CLOCK0\|CLKAutoFast " "Node: CLOCK_Interface:CLOCK0\|CLKAutoFast was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPU:CPU0\|Datapath_UNI:DATAPATH0\|PC\[23\]~DUPLICATE CLOCK_Interface:CLOCK0\|CLKAutoFast " "Register CPU:CPU0\|Datapath_UNI:DATAPATH0\|PC\[23\]~DUPLICATE is being clocked by CLOCK_Interface:CLOCK0\|CLKAutoFast" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560111319999 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560111319999 "|TopDE|CLOCK_Interface:CLOCK0|CLKAutoFast"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[1\] " "Node: KEY\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_Interface:CLOCK0\|CLKSelectFast KEY\[1\] " "Register CLOCK_Interface:CLOCK0\|CLKSelectFast is being clocked by KEY\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560111320000 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560111320000 "|TopDE|KEY[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[3\] " "Node: KEY\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_Interface:CLOCK0\|CLKManual KEY\[3\] " "Register CLOCK_Interface:CLOCK0\|CLKManual is being clocked by KEY\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560111320000 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560111320000 "|TopDE|KEY[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[2\] " "Node: KEY\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_Interface:CLOCK0\|CLKSelectAuto KEY\[2\] " "Register CLOCK_Interface:CLOCK0\|CLKSelectAuto is being clocked by KEY\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560111320000 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560111320000 "|TopDE|KEY[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "STOPWATCH_Interface:stopwatch0\|Stopwatch_divider_clk:divider\|new_freq " "Node: STOPWATCH_Interface:stopwatch0\|Stopwatch_divider_clk:divider\|new_freq was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register STOPWATCH_Interface:stopwatch0\|time_count\[23\]~DUPLICATE STOPWATCH_Interface:stopwatch0\|Stopwatch_divider_clk:divider\|new_freq " "Register STOPWATCH_Interface:stopwatch0\|time_count\[23\]~DUPLICATE is being clocked by STOPWATCH_Interface:stopwatch0\|Stopwatch_divider_clk:divider\|new_freq" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560111320000 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560111320000 "|TopDE|STOPWATCH_Interface:stopwatch0|Stopwatch_divider_clk:divider|new_freq"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X " "Node: AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AudioCODEC_Interface:Audio0\|waudio_inL\[13\] AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X " "Register AudioCODEC_Interface:Audio0\|waudio_inL\[13\] is being clocked by AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560111320000 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560111320000 "|TopDE|AudioCODEC_Interface:Audio0|audio_clock:u4|LRCK_1X"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready " "Node: TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TecladoPS2_Interface:TecladoPS20\|PS2history\[6\]\[4\] TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready " "Register TecladoPS2_Interface:TecladoPS20\|PS2history\[6\]\[4\] is being clocked by TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560111320000 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560111320000 "|TopDE|TecladoPS2_Interface:TecladoPS20|keyboard:kbd|scan_ready"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set " "Node: TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set " "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready is being clocked by TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560111320000 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560111320000 "|TopDE|TecladoPS2_Interface:TecladoPS20|keyboard:kbd|ready_set"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered " "Node: TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered " "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set is being clocked by TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560111320001 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560111320001 "|TopDE|TecladoPS2_Interface:TecladoPS20|keyboard:kbd|keyboard_clk_filtered"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|clock " "Node: TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|clock " "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered is being clocked by TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560111320001 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560111320001 "|TopDE|TecladoPS2_Interface:TecladoPS20|keyboard:kbd|clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK " "Node: AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AudioCODEC_Interface:Audio0\|audio_converter:u5\|AUD_inR\[0\] AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK " "Register AudioCODEC_Interface:Audio0\|audio_converter:u5\|AUD_inR\[0\] is being clocked by AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560111320001 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560111320001 "|TopDE|AudioCODEC_Interface:Audio0|audio_clock:u4|oAUD_BCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RS232_Interface:Serial0\|rs232rx:rs232receiver\|pulso:px\|pulso " "Node: RS232_Interface:Serial0\|rs232rx:rs232receiver\|pulso:px\|pulso was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RS232_Interface:Serial0\|RxData\[0\] RS232_Interface:Serial0\|rs232rx:rs232receiver\|pulso:px\|pulso " "Register RS232_Interface:Serial0\|RxData\[0\] is being clocked by RS232_Interface:Serial0\|rs232rx:rs232receiver\|pulso:px\|pulso" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560111320001 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560111320001 "|TopDE|RS232_Interface:Serial0|rs232rx:rs232receiver|pulso:px|pulso"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] " "Node: Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|Mixer:mixer\|mixed\[11\] Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] " "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|Mixer:mixer\|mixed\[11\] is being clocked by Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560111320001 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560111320001 "|TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|ChannelBank:channelBank|clk64[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Node: AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD\[7\] AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Register AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD\[7\] is being clocked by AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560111320001 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560111320001 "|TopDE|AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ADC_Interface:ADCI0\|joystick:joystick0\|joystick_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk~1 KEY\[0\] " "Latch ADC_Interface:ADCI0\|joystick:joystick0\|joystick_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk~1 is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560111320001 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560111320001 "|TopDE|KEY[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111320056 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111320056 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111320056 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111320056 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111320056 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111320056 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama0~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama0~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama0~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111320056 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama10~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama10~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama10~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111320056 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama11~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama11~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama11~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111320056 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama12~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama12~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama12~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111320056 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama13~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama13~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama13~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111320056 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama14~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama14~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama14~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111320056 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama15~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama15~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama15~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111320056 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama16~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama16~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama16~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111320056 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama17~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama17~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama17~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111320056 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama18~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama18~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama18~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111320056 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama19~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama19~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama19~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111320056 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama1~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama1~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama1~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111320056 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama20~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama20~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama20~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111320056 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama21~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama21~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama21~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111320056 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama22~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama22~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama22~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111320056 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama2~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama2~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama2~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111320056 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama3~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama3~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama3~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111320056 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama4~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama4~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama4~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111320056 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama5~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama5~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama5~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111320056 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama6~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama6~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama6~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111320056 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama7~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama7~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama7~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111320056 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama8~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama8~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama8~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111320056 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama9~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama9~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama9~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111320056 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama0~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama0~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama0~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111320056 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama1~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama1~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama1~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111320056 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama2~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama2~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama2~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111320056 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama3~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama3~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama3~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111320056 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama4~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama4~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama4~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111320056 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama5~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama5~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama5~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111320056 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama6~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama6~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama6~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111320056 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama7~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama7~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama7~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111320056 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama8~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama8~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama8~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111320056 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama0~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama0~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama0~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111320056 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama1~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama1~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama1~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111320056 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama2~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama2~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama2~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111320056 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama3~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama3~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama3~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111320056 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama4~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama4~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama4~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111320056 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama5~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama5~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama5~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111320056 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama6~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama6~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama6~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111320056 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama7~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama7~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama7~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111320056 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111320056 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111320056 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111320056 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1560111320056 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1560111320903 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1560111320903 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1560111320927 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1560111320927 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1560111320927 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1560111320927 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CLOCK_50 (Rise) CLOCK_50 (Rise) 0.270 0.300 " "Hold clock transfer from CLOCK_50 (Rise) to CLOCK_50 (Rise) has uncertainty 0.270 that is less than the recommended uncertainty 0.300" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1560111320928 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1560111320928 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.809 " "Worst-case setup slack is 11.809" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560111322142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560111322142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.809               0.000 altera_reserved_tck  " "   11.809               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560111322142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   92.413               0.000 CLOCK_50  " "   92.413               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560111322142 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560111322142 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.139 " "Worst-case hold slack is 0.139" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560111323377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560111323377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.139               0.000 altera_reserved_tck  " "    0.139               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560111323377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.258               0.000 CLOCK_50  " "    0.258               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560111323377 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560111323377 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 30.649 " "Worst-case recovery slack is 30.649" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560111323626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560111323626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.649               0.000 altera_reserved_tck  " "   30.649               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560111323626 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  140.637               0.000 CLOCK_50  " "  140.637               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560111323626 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560111323626 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.436 " "Worst-case removal slack is 0.436" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560111323882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560111323882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.436               0.000 altera_reserved_tck  " "    0.436               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560111323882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.960               0.000 CLOCK_50  " "    0.960               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560111323882 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560111323882 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 14.911 " "Worst-case minimum pulse width slack is 14.911" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560111323906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560111323906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.911               0.000 altera_reserved_tck  " "   14.911               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560111323906 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   73.105               0.000 CLOCK_50  " "   73.105               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560111323906 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560111323906 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 97 synchronizer chains. " "Report Metastability: Found 97 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560111324299 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 97 " "Number of Synchronizer Chains Found: 97" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560111324299 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560111324299 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560111324299 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 295.942 ns " "Worst Case Available Settling Time: 295.942 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560111324299 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560111324299 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1560111324299 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1560111324328 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_Interface:CLOCK0\|CLKAutoFast " "Node: CLOCK_Interface:CLOCK0\|CLKAutoFast was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CPU:CPU0\|Datapath_UNI:DATAPATH0\|PC\[23\]~DUPLICATE CLOCK_Interface:CLOCK0\|CLKAutoFast " "Register CPU:CPU0\|Datapath_UNI:DATAPATH0\|PC\[23\]~DUPLICATE is being clocked by CLOCK_Interface:CLOCK0\|CLKAutoFast" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560111326127 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560111326127 "|TopDE|CLOCK_Interface:CLOCK0|CLKAutoFast"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[1\] " "Node: KEY\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_Interface:CLOCK0\|CLKSelectFast KEY\[1\] " "Register CLOCK_Interface:CLOCK0\|CLKSelectFast is being clocked by KEY\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560111326127 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560111326127 "|TopDE|KEY[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[3\] " "Node: KEY\[3\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_Interface:CLOCK0\|CLKManual KEY\[3\] " "Register CLOCK_Interface:CLOCK0\|CLKManual is being clocked by KEY\[3\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560111326127 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560111326127 "|TopDE|KEY[3]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[2\] " "Node: KEY\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CLOCK_Interface:CLOCK0\|CLKSelectAuto KEY\[2\] " "Register CLOCK_Interface:CLOCK0\|CLKSelectAuto is being clocked by KEY\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560111326128 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560111326128 "|TopDE|KEY[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "STOPWATCH_Interface:stopwatch0\|Stopwatch_divider_clk:divider\|new_freq " "Node: STOPWATCH_Interface:stopwatch0\|Stopwatch_divider_clk:divider\|new_freq was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register STOPWATCH_Interface:stopwatch0\|time_count\[23\]~DUPLICATE STOPWATCH_Interface:stopwatch0\|Stopwatch_divider_clk:divider\|new_freq " "Register STOPWATCH_Interface:stopwatch0\|time_count\[23\]~DUPLICATE is being clocked by STOPWATCH_Interface:stopwatch0\|Stopwatch_divider_clk:divider\|new_freq" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560111326128 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560111326128 "|TopDE|STOPWATCH_Interface:stopwatch0|Stopwatch_divider_clk:divider|new_freq"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X " "Node: AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AudioCODEC_Interface:Audio0\|waudio_inL\[13\] AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X " "Register AudioCODEC_Interface:Audio0\|waudio_inL\[13\] is being clocked by AudioCODEC_Interface:Audio0\|audio_clock:u4\|LRCK_1X" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560111326128 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560111326128 "|TopDE|AudioCODEC_Interface:Audio0|audio_clock:u4|LRCK_1X"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready " "Node: TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TecladoPS2_Interface:TecladoPS20\|PS2history\[6\]\[4\] TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready " "Register TecladoPS2_Interface:TecladoPS20\|PS2history\[6\]\[4\] is being clocked by TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560111326128 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560111326128 "|TopDE|TecladoPS2_Interface:TecladoPS20|keyboard:kbd|scan_ready"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set " "Node: TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set " "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|scan_ready is being clocked by TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560111326128 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560111326128 "|TopDE|TecladoPS2_Interface:TecladoPS20|keyboard:kbd|ready_set"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered " "Node: TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered " "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|ready_set is being clocked by TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560111326128 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560111326128 "|TopDE|TecladoPS2_Interface:TecladoPS20|keyboard:kbd|keyboard_clk_filtered"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|clock " "Node: TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|clock " "Register TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|keyboard_clk_filtered is being clocked by TecladoPS2_Interface:TecladoPS20\|keyboard:kbd\|clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560111326128 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560111326128 "|TopDE|TecladoPS2_Interface:TecladoPS20|keyboard:kbd|clock"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK " "Node: AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AudioCODEC_Interface:Audio0\|audio_converter:u5\|AUD_inR\[0\] AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK " "Register AudioCODEC_Interface:Audio0\|audio_converter:u5\|AUD_inR\[0\] is being clocked by AudioCODEC_Interface:Audio0\|audio_clock:u4\|oAUD_BCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560111326129 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560111326129 "|TopDE|AudioCODEC_Interface:Audio0|audio_clock:u4|oAUD_BCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RS232_Interface:Serial0\|rs232rx:rs232receiver\|pulso:px\|pulso " "Node: RS232_Interface:Serial0\|rs232rx:rs232receiver\|pulso:px\|pulso was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RS232_Interface:Serial0\|RxData\[0\] RS232_Interface:Serial0\|rs232rx:rs232receiver\|pulso:px\|pulso " "Register RS232_Interface:Serial0\|RxData\[0\] is being clocked by RS232_Interface:Serial0\|rs232rx:rs232receiver\|pulso:px\|pulso" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560111326129 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560111326129 "|TopDE|RS232_Interface:Serial0|rs232rx:rs232receiver|pulso:px|pulso"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] " "Node: Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|Mixer:mixer\|mixed\[11\] Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\] " "Register Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|Mixer:mixer\|mixed\[11\] is being clocked by Sintetizador_Interface:Sintetizador0\|Sintetizador:S1\|PolyphonicSynthesizer:synth\|ChannelBank:channelBank\|clk64\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560111326129 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560111326129 "|TopDE|Sintetizador_Interface:Sintetizador0|Sintetizador:S1|PolyphonicSynthesizer:synth|ChannelBank:channelBank|clk64[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Node: AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD\[7\] AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK " "Register AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|I2C_Controller:u0\|SD\[7\] is being clocked by AudioCODEC_Interface:Audio0\|I2C_AV_Config:u3\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560111326129 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560111326129 "|TopDE|AudioCODEC_Interface:Audio0|I2C_AV_Config:u3|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ADC_Interface:ADCI0\|joystick:joystick0\|joystick_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk~1 KEY\[0\] " "Latch ADC_Interface:ADCI0\|joystick:joystick0\|joystick_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|sclk~1 is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1560111326129 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1560111326129 "|TopDE|KEY[0]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111326182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111326182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111326182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111326182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111326182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111326182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama0~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama0~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama0~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111326182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama10~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama10~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama10~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama10~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111326182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama11~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama11~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama11~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama11~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111326182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama12~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama12~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama12~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama12~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111326182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama13~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama13~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama13~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama13~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111326182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama14~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama14~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama14~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama14~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111326182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama15~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama15~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama15~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama15~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111326182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama16~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama16~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama16~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama16~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111326182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama17~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama17~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama17~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama17~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111326182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama18~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama18~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama18~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama18~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111326182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama19~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama19~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama19~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama19~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111326182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama1~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama1~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama1~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111326182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama20~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama20~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama20~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama20~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111326182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama21~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama21~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama21~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama21~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111326182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama22~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama22~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama22~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama22~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111326182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama2~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama2~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama2~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111326182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama3~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama3~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama3~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111326182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama4~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama4~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama4~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111326182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama5~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama5~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama5~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111326182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama6~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama6~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama6~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111326182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama7~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama7~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama7~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111326182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama8~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama8~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama8~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111326182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama9~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama9~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama9~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist17_fracX_uid10_fpDivTest_b_6_mem_dmem\|altera_syncram_p914:auto_generated\|altsyncram_qmb4:altsyncram1\|lutrama9~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111326182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama0~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama0~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama0~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111326182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama1~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama1~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama1~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111326182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama2~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama2~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama2~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111326182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama3~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama3~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama3~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111326182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama4~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama4~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama4~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111326182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama5~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama5~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama5~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111326182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama6~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama6~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama6~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111326182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama7~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama7~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama7~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111326182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama8~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama8~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama8~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|div_s:div1\|div_s_0002:div_s_inst\|altera_syncram:redist8_expXmY_uid47_fpDivTest_q_8_mem_dmem\|altera_syncram_1714:auto_generated\|altsyncram_2kb4:altsyncram1\|lutrama8~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111326182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama0~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama0~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama0~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama0~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111326182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama1~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama1~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama1~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama1~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111326182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama2~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama2~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama2~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama2~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111326182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama3~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama3~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama3~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama3~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111326182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama4~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama4~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama4~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama4~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111326182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama5~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama5~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama5~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama5~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111326182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama6~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama6~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama6~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama6~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111326182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama7~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama7~MEMORYREGOUT " "From: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama7~CLKMUX_0  to: CPU:CPU0\|Datapath_UNI:DATAPATH0\|FPALU:FPALU0\|sqrt_s:sqrt1\|sqrt_s_0002:sqrt_s_inst\|altera_syncram:redist7_expX_uid6_fpSqrtTest_b_6_mem_dmem\|altera_syncram_v614:auto_generated\|altsyncram_0kb4:altsyncram1\|lutrama7~MEMORYREGOUT" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111326182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111326182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111326182 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1560111326182 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1560111326182 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1560111327016 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1560111327016 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: Audio0\|pll1\|pll_audio_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1560111327040 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: VGA0\|VGA0\|xx\|vgapll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1560111327040 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: CLOCK0\|PLL1\|pll_main_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1560111327040 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1560111327040 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold CLOCK_50 (Rise) CLOCK_50 (Rise) 0.270 0.300 " "Hold clock transfer from CLOCK_50 (Rise) to CLOCK_50 (Rise) has uncertainty 0.270 that is less than the recommended uncertainty 0.300" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1560111327041 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1560111327041 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.431 " "Worst-case setup slack is 12.431" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560111328212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560111328212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.431               0.000 altera_reserved_tck  " "   12.431               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560111328212 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.300               0.000 CLOCK_50  " "   96.300               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560111328212 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560111328212 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.113 " "Worst-case hold slack is 0.113" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560111329392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560111329392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.113               0.000 altera_reserved_tck  " "    0.113               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560111329392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.232               0.000 CLOCK_50  " "    0.232               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560111329392 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560111329392 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 30.930 " "Worst-case recovery slack is 30.930" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560111329641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560111329641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.930               0.000 altera_reserved_tck  " "   30.930               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560111329641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  141.938               0.000 CLOCK_50  " "  141.938               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560111329641 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560111329641 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.378 " "Worst-case removal slack is 0.378" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560111329902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560111329902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 altera_reserved_tck  " "    0.378               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560111329902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.851               0.000 CLOCK_50  " "    0.851               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560111329902 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560111329902 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 14.915 " "Worst-case minimum pulse width slack is 14.915" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560111329926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560111329926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.915               0.000 altera_reserved_tck  " "   14.915               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560111329926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   73.200               0.000 CLOCK_50  " "   73.200               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560111329926 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560111329926 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 97 synchronizer chains. " "Report Metastability: Found 97 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560111330321 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 97 " "Number of Synchronizer Chains Found: 97" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560111330321 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560111330321 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560111330321 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 296.318 ns " "Worst Case Available Settling Time: 296.318 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560111330321 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560111330321 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1560111330321 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1560111347015 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1560111360158 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 78 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 78 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6212 " "Peak virtual memory: 6212 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560111363282 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 09 17:16:03 2019 " "Processing ended: Sun Jun 09 17:16:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560111363282 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:19 " "Elapsed time: 00:02:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560111363282 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:53 " "Total CPU time (on all processors): 00:04:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560111363282 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1560111363282 ""}
