# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Exercise1.srcs/sources_1/new/andGate.vhd" \
"../../../../Exercise1.srcs/sources_1/new/halfAdder.vhd" \
"../../../../Exercise1.srcs/sources_1/new/xorGate.vhd" \
"../../../../Exercise1.srcs/sim_1/new/halfAdder_tb.vhd" \

# Do not sort compile order
nosort
