=== results/stats_o3_w2_t16_m32.txt ===
sim_seconds                                  0.000067                       # Number of seconds simulated
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.279452                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.279452                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.064605                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.064605                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.023049                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.023049                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.012744                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.012744                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.022904                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.022904                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.012330                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.012330                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.022968                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.022968                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.013215                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.013215                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.023185                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.023185                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.012698                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.012698                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.023995                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.023995                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.011460                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.011460                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.024573                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.024573                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.012269                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.012269                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.025092                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.025092                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.012024                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.012024                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.026435                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.026435                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.012679                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.012679                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.026323                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.026323                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.011814                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.011814                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.025956                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.025956                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.011769                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.011769                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.027384                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.027384                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.012195                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.012195                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.027625                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.027625                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.011974                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.011974                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.028469                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.028469                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.012152                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.012152                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.028876                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.028876                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.012409                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.012409                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.028155                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.028155                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.011318                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.011318                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu00.inst      0.829187                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu00.data      0.946794                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.inst      0.529412                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.data      0.375000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.inst      0.490196                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.data      0.333333                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.inst      0.333333                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.data      0.312500                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.inst      0.173077                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.data      0.250000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.inst      0.150943                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.data      0.250000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.inst      0.181818                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.data      0.294118                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.inst      0.148148                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.data      0.294118                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.inst      0.145455                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.data      0.250000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.inst      0.132075                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.data      0.250000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.inst      0.150943                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.data      0.250000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.inst      0.092593                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.data      0.235294                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.inst      0.166667                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.data      0.277778                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.inst      0.018182                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.data      0.250000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.inst      0.018519                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.data      0.235294                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.inst      0.019608                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.data      0.235294                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.590508                       # miss rate for overall accesses
=== results/stats_o3_w2_t1_m32.txt ===
sim_seconds                                  0.000129                       # Number of seconds simulated
system.cpu.ipc                               2.128360                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.128360                       # IPC: Total IPC of All Threads
system.cpu.dcache.overall_miss_rate::cpu.data     0.048793                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.048793                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.009918                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009918                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.inst        0.863481                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.943870                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.906572                       # miss rate for overall accesses
=== results/stats_o3_w2_t2_m32.txt ===
sim_seconds                                  0.000094                       # Number of seconds simulated
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.088430                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.088430                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.018679                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.018679                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.009478                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009478                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.001705                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001705                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.inst       0.851485                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.941776                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.420000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.294118                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.874265                       # miss rate for overall accesses
=== results/stats_o3_w2_t4_m32.txt ===
sim_seconds                                  0.000077                       # Number of seconds simulated
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.146934                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.146934                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.032043                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.032043                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.013380                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.013380                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.003392                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003392                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.013577                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.013577                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.003762                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.003762                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.013615                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.013615                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.003872                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.003872                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.inst       0.851974                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.943723                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.490196                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.388889                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.418182                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.437500                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.381818                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.388889                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.833554                       # miss rate for overall accesses
=== results/stats_o3_w2_t8_m32.txt ===
sim_seconds                                  0.000069                       # Number of seconds simulated
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.218029                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.218029                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.048773                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.048773                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.020388                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.020388                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.008154                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.008154                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.020292                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.020292                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.007672                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.007672                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.020523                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.020523                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.008469                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.008469                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.020371                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.020371                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.007976                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.007976                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.020466                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.020466                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.007631                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.007631                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.020672                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.020672                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.007103                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.007103                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.019786                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.019786                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.006821                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.006821                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.inst       0.833333                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.944602                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.654545                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.500000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.509434                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.437500                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.464286                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.352941                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.inst       0.345455                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.data       0.411765                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.inst       0.224138                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.data       0.312500                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.inst       0.196429                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.data       0.352941                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.inst       0.148148                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.data       0.277778                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.746417                       # miss rate for overall accesses
=== results/stats_o3_w4_t16_m32.txt ===
sim_seconds                                  0.000067                       # Number of seconds simulated
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.279452                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.279452                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.064605                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.064605                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.023049                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.023049                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.012744                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.012744                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.022904                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.022904                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.012330                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.012330                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.022968                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.022968                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.013215                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.013215                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.023185                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.023185                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.012698                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.012698                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.023995                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.023995                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.011460                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.011460                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.024573                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.024573                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.012269                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.012269                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.025092                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.025092                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.012024                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.012024                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.026435                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.026435                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.012679                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.012679                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.026323                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.026323                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.011814                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.011814                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.025956                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.025956                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.011769                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.011769                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.027384                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.027384                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.012195                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.012195                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.027625                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.027625                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.011974                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.011974                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.028469                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.028469                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.012152                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.012152                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.028876                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.028876                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.012409                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.012409                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.028155                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.028155                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.011318                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.011318                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu00.inst      0.829187                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu00.data      0.946794                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.inst      0.529412                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.data      0.375000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.inst      0.490196                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.data      0.333333                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.inst      0.333333                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.data      0.312500                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.inst      0.173077                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.data      0.250000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.inst      0.150943                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.data      0.250000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.inst      0.181818                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.data      0.294118                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.inst      0.148148                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.data      0.294118                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.inst      0.145455                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.data      0.250000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.inst      0.132075                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.data      0.250000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.inst      0.150943                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.data      0.250000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.inst      0.092593                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.data      0.235294                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.inst      0.166667                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.data      0.277778                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.inst      0.018182                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.data      0.250000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.inst      0.018519                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.data      0.235294                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.inst      0.019608                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.data      0.235294                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.590508                       # miss rate for overall accesses

=== results/stats_o3_w4_t1_m32.txt ===
sim_seconds                                  0.000129                       # Number of seconds simulated
system.cpu.ipc                               2.128360                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.128360                       # IPC: Total IPC of All Threads
system.cpu.dcache.overall_miss_rate::cpu.data     0.048793                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.048793                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.009918                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009918                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.inst        0.863481                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.943870                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.906572                       # miss rate for overall accesses

=== results/stats_o3_w4_t2_m32.txt ===
sim_seconds                                  0.000094                       # Number of seconds simulated
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.088430                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.088430                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.018679                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.018679                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.009478                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009478                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.001705                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001705                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.inst       0.851485                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.941776                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.420000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.294118                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.874265                       # miss rate for overall accesses
=== results/stats_o3_w4_t4_m32.txt ===
sim_seconds                                  0.000077                       # Number of seconds simulated
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.146934                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.146934                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.032043                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.032043                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.013380                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.013380                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.003392                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003392                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.013577                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.013577                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.003762                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.003762                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.013615                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.013615                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.003872                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.003872                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.inst       0.851974                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.943723                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.490196                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.388889                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.418182                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.437500                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.381818                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.388889                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.833554                       # miss rate for overall accesses
=== results/stats_o3_w4_t8_m32.txt ===
sim_seconds                                  0.000069                       # Number of seconds simulated
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.218029                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.218029                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.048773                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.048773                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.020388                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.020388                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.008154                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.008154                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.020292                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.020292                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.007672                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.007672                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.020523                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.020523                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.008469                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.008469                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.020371                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.020371                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.007976                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.007976                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.020466                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.020466                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.007631                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.007631                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.020672                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.020672                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.007103                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.007103                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.019786                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.019786                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.006821                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.006821                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.inst       0.833333                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.944602                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.654545                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.500000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.509434                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.437500                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.464286                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.352941                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.inst       0.345455                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.data       0.411765                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.inst       0.224138                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.data       0.312500                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.inst       0.196429                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.data       0.352941                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.inst       0.148148                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.data       0.277778                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.746417                       # miss rate for overall accesses
=== results/stats_o3_w8_t16_m32.txt ===
sim_seconds                                  0.000067                       # Number of seconds simulated
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.279452                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.279452                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.064605                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.064605                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.023049                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.023049                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.012744                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.012744                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.022904                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.022904                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.012330                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.012330                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.022968                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.022968                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.013215                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.013215                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.023185                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.023185                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.012698                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.012698                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.023995                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.023995                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.011460                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.011460                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.024573                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.024573                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.012269                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.012269                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.025092                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.025092                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.012024                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.012024                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.026435                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.026435                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.012679                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.012679                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.026323                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.026323                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.011814                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.011814                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.025956                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.025956                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.011769                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.011769                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.027384                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.027384                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.012195                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.012195                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.027625                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.027625                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.011974                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.011974                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.028469                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.028469                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.012152                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.012152                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.028876                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.028876                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.012409                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.012409                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.028155                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.028155                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.011318                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.011318                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu00.inst      0.829187                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu00.data      0.946794                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.inst      0.529412                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.data      0.375000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.inst      0.490196                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.data      0.333333                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.inst      0.333333                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.data      0.312500                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.inst      0.173077                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.data      0.250000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.inst      0.150943                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.data      0.250000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.inst      0.181818                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.data      0.294118                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.inst      0.148148                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.data      0.294118                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.inst      0.145455                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.data      0.250000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.inst      0.132075                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.data      0.250000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.inst      0.150943                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.data      0.250000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.inst      0.092593                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.data      0.235294                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.inst      0.166667                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.data      0.277778                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.inst      0.018182                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.data      0.250000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.inst      0.018519                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.data      0.235294                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.inst      0.019608                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.data      0.235294                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.590508                       # miss rate for overall accesses
=== results/stats_o3_w8_t1_m32.txt ===
sim_seconds                                  0.000129                       # Number of seconds simulated
system.cpu.ipc                               2.128360                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.128360                       # IPC: Total IPC of All Threads
system.cpu.dcache.overall_miss_rate::cpu.data     0.048793                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.048793                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.009918                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009918                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.inst        0.863481                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.943870                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.906572                       # miss rate for overall accesses
=== results/stats_o3_w8_t2_m32.txt ===
sim_seconds                                  0.000094                       # Number of seconds simulated
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.088430                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.088430                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.018679                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.018679                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.009478                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009478                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.001705                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001705                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.inst       0.851485                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.941776                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.420000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.294118                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.874265                       # miss rate for overall accesses
=== results/stats_o3_w8_t4_m32.txt ===
sim_seconds                                  0.000077                       # Number of seconds simulated
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.146934                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.146934                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.032043                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.032043                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.013380                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.013380                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.003392                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003392                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.013577                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.013577                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.003762                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.003762                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.013615                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.013615                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.003872                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.003872                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.inst       0.851974                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.943723                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.490196                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.388889                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.418182                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.437500                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.381818                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.388889                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.833554                       # miss rate for overall accesses
=== results/stats_o3_w8_t8_m32.txt ===
sim_seconds                                  0.000069                       # Number of seconds simulated
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.218029                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.218029                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.048773                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.048773                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.020388                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.020388                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.008154                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.008154                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.020292                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.020292                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.007672                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.007672                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.020523                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.020523                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.008469                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.008469                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.020371                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.020371                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.007976                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.007976                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.020466                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.020466                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.007631                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.007631                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.020672                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.020672                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.007103                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.007103                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.019786                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.019786                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.006821                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.006821                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.inst       0.833333                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.944602                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.654545                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.500000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.509434                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.437500                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.464286                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.352941                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.inst       0.345455                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.data       0.411765                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.inst       0.224138                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.data       0.312500                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.inst       0.196429                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.data       0.352941                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.inst       0.148148                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.data       0.277778                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.746417                       # miss rate for overall accesses
