# STARS-2024-Verilog
Verilog code for the STARS 2024 Labs
### Lab 5 | Introduction to SystemVerilog and FPGA development environment
- Structural and dataflow Verilog logic gates
- Setting up VSCode and FPGA environment
- 1-bit and 4-bit ripple carry adder using FPGA and testbench
### Lab 6 | Introduction to combinational logic
- Seven-segment binary decoder
- Single-digit BCD adder
- 20-to-5 priority encoder
### Lab 7 | Design and verification of sequential logic in SystemVerilog
- Encoder with synchronized strobe
- Finite state machine
- Digital lock
