
synthesis -f "BlinkyMachXO2_impl1_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.7.0.96.1

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.
Sun Aug 21 11:25:46 2016


Command Line:  synthesis -f BlinkyMachXO2_impl1_lattice.synproj -gui -msgset D:/Github/Lattice/Blinky MachXO2/promote.xml 

    <postMsg mid="35002000" type="Info"    dynamic="0" navigation="0"  />
Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is TQFP144.
The -d option is LCMXO2-7000HE.
Using package TQFP144.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-7000HE

### Package : TQFP144

### Speed   : 4

##########################################################

                                                          

Optimization goal = Balanced
Top-level module name = blinking_led.
Target frequency = 1.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/lscc/diamond/3.7_x64/ispfpga/xo2c00/data (searchpath added)
-p D:/Github/Lattice/Blinky MachXO2/impl1 (searchpath added)
-p D:/Github/Lattice/Blinky MachXO2 (searchpath added)
VHDL library = work
VHDL design file = D:/Github/Lattice/Blinky MachXO2/blinking_led.vhd
NGD file = BlinkyMachXO2_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.7_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
    <postMsg mid="35921504" type="Info"    dynamic="2" navigation="0" arg0="" arg1="D:/Github/Lattice/Blinky MachXO2/impl1"  />
Analyzing VHDL file d:/github/lattice/blinky machxo2/blinking_led.vhd. VHDL-1481
    <postMsg mid="35921240" type="Warning" dynamic="3" navigation="2" arg0="d:/github/lattice/blinky machxo2/blinking_led.vhd(5): " arg1="components" arg2="lattice" arg3="d:/github/lattice/blinky machxo2/blinking_led.vhd" arg4="5"  />
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="d:/github/lattice/blinky machxo2/blinking_led.vhd(7): " arg1="blinking_led" arg2="d:/github/lattice/blinky machxo2/blinking_led.vhd" arg3="7"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="d:/github/lattice/blinky machxo2/blinking_led.vhd(14): " arg1="behavior" arg2="d:/github/lattice/blinky machxo2/blinking_led.vhd" arg3="14"  />
unit blinking_led is not yet analyzed. VHDL-1485
d:/github/lattice/blinky machxo2/blinking_led.vhd(7): executing blinking_led(behavior)

    <postMsg mid="35921205" type="Warning" dynamic="3" navigation="2" arg0="d:/github/lattice/blinky machxo2/blinking_led.vhd(12): " arg1="blinking_led" arg2="behavior" arg3="d:/github/lattice/blinky machxo2/blinking_led.vhd" arg4="12"  />
Top module name (VHDL): blinking_led
Last elaborated design is blinking_led(behavior)
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.7_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Top-level module name = blinking_led.



GSR will not be inferred because no asynchronous signal was found in the netlist.
Applying 1.000000 MHz constraint to all clocks

    <postMsg mid="35001611" type="Warning" dynamic="0" navigation="0"  />
Results of NGD DRC are available in blinking_led_drc.log.
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.7_x64/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

DRC complete with no errors or warnings

Design Results:
     64 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file BlinkyMachXO2_impl1.ngd.

################### Begin Area Report (blinking_led)######################
Number of register bits => 28 of 7209 (0 % )
CCU2D => 13
FD1P3AX => 2
FD1S3AX => 1
FD1S3IX => 25
GSR => 1
LUT4 => 9
OB => 9
OSCH => 1
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : clk, loads : 28
Clock Enable Nets
Number of Clock Enables: 1
Top 1 highest fanout Clock Enables:
  Net : clk_enable_2, loads : 28
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : clk_enable_2, loads : 28
  Net : led_c, loads : 4
  Net : leds_c, loads : 4
  Net : n175, loads : 4
  Net : count_24, loads : 2
  Net : count_23, loads : 2
  Net : count_22, loads : 2
  Net : count_21, loads : 2
  Net : count_20, loads : 2
  Net : count_19, loads : 2
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets clk]                     |    1.000 MHz|   77.334 MHz|     8  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 73.711  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.547  secs
--------------------------------------------------------------

map -a "MachXO2" -p LCMXO2-7000HE -t TQFP144 -s 4 -oc Commercial   "BlinkyMachXO2_impl1.ngd" -o "BlinkyMachXO2_impl1_map.ncd" -pr "BlinkyMachXO2_impl1.prf" -mp "BlinkyMachXO2_impl1.mrp" -lpf "D:/Github/Lattice/Blinky MachXO2/impl1/BlinkyMachXO2_impl1.lpf" -lpf "D:/Github/Lattice/Blinky MachXO2/BlinkyMachXO2.lpf" -c 0            
map:  version Diamond (64-bit) 3.7.0.96.1

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: BlinkyMachXO2_impl1.ngd
   Picdevice="LCMXO2-7000HE"

   Pictype="TQFP144"

   Picspeed=4

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO2-7000HETQFP144, Performance used: 4.

Loading device for application map from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.7_x64/ispfpga.
Package Status:                     Final          Version 1.39.

Running general design DRC...

Removing unused logic...

Optimizing...




Design Summary:
   Number of registers:     28 out of  7209 (0%)
      PFU registers:           28 out of  6864 (0%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:        18 out of  3432 (1%)
      SLICEs as Logic/ROM:     18 out of  3432 (1%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:         13 out of  3432 (0%)
   Number of LUT4s:         35 out of  6864 (1%)
      Number used as logic LUTs:          9
      Number used as distributed RAM:     0
      Number used as ripple logic:       26
      Number used as shift registers:     0
   Number of PIO sites used: 9 + 4(JTAG) out of 115 (11%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  0 out of 1 (0%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  1
     Net clk: 15 loads, 15 rising, 0 falling (Driver: OSCInst0 )
   Number of Clock Enables:  1
     Net clk_enable_2: 1 loads, 1 LSLICEs
   Number of LSRs:  1
     Net clk_enable_2: 13 loads, 13 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net clk_enable_2: 15 loads
     Net leds_c: 4 loads
     Net led_c: 4 loads
     Net n175: 4 loads
     Net count_21: 2 loads
     Net count_23: 2 loads
     Net count_24: 2 loads
     Net count_6: 2 loads
     Net count_7: 2 loads
     Net count_8: 2 loads
 

   Number of warnings:  0
   Number of errors:    0



Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 56 MB

Dumping design to file BlinkyMachXO2_impl1_map.ncd.

ncd2vdb "BlinkyMachXO2_impl1_map.ncd" ".vdbs/BlinkyMachXO2_impl1_map.vdb"

Loading device for application ncd2vdb from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.7_x64/ispfpga.

mpartrce -p "BlinkyMachXO2_impl1.p2t" -f "BlinkyMachXO2_impl1.p3t" -tf "BlinkyMachXO2_impl1.pt" "BlinkyMachXO2_impl1_map.ncd" "BlinkyMachXO2_impl1.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "BlinkyMachXO2_impl1_map.ncd"
Sun Aug 21 11:25:48 2016

PAR: Place And Route Diamond (64-bit) 3.7.0.96.1.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset "D:/Github/Lattice/Blinky MachXO2/promote.xml" -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF BlinkyMachXO2_impl1_map.ncd BlinkyMachXO2_impl1.dir/5_1.ncd BlinkyMachXO2_impl1.prf
Preference file: BlinkyMachXO2_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file BlinkyMachXO2_impl1_map.ncd.
Design name: blinking_led
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 4
Loading device for application par from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.7_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 33.4.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)    9+4(JTAG)/336     4% used
                   9+4(JTAG)/115     11% bonded

   SLICE             18/3432         <1% used

   OSC                1/1           100% used


Number of Signals: 75
Number of Connections: 131

Pin Constraint Summary:
   8 out of 8 pins locked (100% locked).

The following 1 signal is selected to use the primary clock routing resources:
    clk (driver: OSCInst0, clk load #: 15)


The following 1 signal is selected to use the secondary clock routing resources:
    clk_enable_2 (driver: SLICE_18, clk load #: 0, sr load #: 13, ce load #: 1)

No signal is selected as Global Set/Reset.
.
Starting Placer Phase 0.
........
Finished Placer Phase 0.  REAL time: 0 secs 

Starting Placer Phase 1.
..................
Placer score = 30615.
Finished Placer Phase 1.  REAL time: 2 secs 

Starting Placer Phase 2.
.
Placer score =  29051
Finished Placer Phase 2.  REAL time: 2 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 8 (0%)
  PLL        : 0 out of 2 (0%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Quadrants All (TL, TR, BL, BR) - Global Clocks:
  PRIMARY "clk" from OSC on comp "OSCInst0" on site "OSC", clk load = 15
  SECONDARY "clk_enable_2" from F1 on comp "SLICE_18" on site "R11C38C", clk load = 0, ce load = 1, sr load = 13

  PRIMARY  : 1 out of 8 (12%)
  SECONDARY: 1 out of 8 (12%)

Edge Clocks:
  No edge clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   9 + 4(JTAG) out of 336 (3.9%) PIO sites used.
   9 + 4(JTAG) out of 115 (11.3%) bonded PIO sites used.
   Number of PIO comps: 9; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+---------------+------------+-----------+
| I/O Bank | Usage         | Bank Vccio | Bank Vref |
+----------+---------------+------------+-----------+
| 0        | 0 / 28 (  0%) | -          | -         |
| 1        | 9 / 29 ( 31%) | 2.5V       | -         |
| 2        | 0 / 29 (  0%) | -          | -         |
| 3        | 0 / 9 (  0%)  | -          | -         |
| 4        | 0 / 10 (  0%) | -          | -         |
| 5        | 0 / 10 (  0%) | -          | -         |
+----------+---------------+------------+-----------+

Total placer CPU time: 1 secs 

Dumping design to file BlinkyMachXO2_impl1.dir/5_1.ncd.

0 connections routed; 131 unrouted.
Starting router resource preassignment

Completed router resource preassignment. Real time: 3 secs 

Start NBR router at 11:25:51 08/21/16

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 11:25:51 08/21/16

Start NBR section for initial routing at 11:25:51 08/21/16
Level 1, iteration 1
0(0.00%) conflict; 56(42.75%) untouched conns; 103166 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.668ns/-103.166ns; real time: 3 secs 
Level 2, iteration 1
2(0.00%) conflicts; 52(39.69%) untouched conns; 101339 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.584ns/-101.339ns; real time: 3 secs 
Level 3, iteration 1
3(0.00%) conflicts; 26(19.85%) untouched conns; 73298 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.109ns/-73.298ns; real time: 4 secs 
Level 4, iteration 1
3(0.00%) conflicts; 0(0.00%) untouched conn; 56664 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -2.337ns/-56.664ns; real time: 4 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 11:25:52 08/21/16
Level 1, iteration 1
3(0.00%) conflicts; 0(0.00%) untouched conn; 56515 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -2.327ns/-56.516ns; real time: 4 secs 
Level 4, iteration 1
2(0.00%) conflicts; 0(0.00%) untouched conn; 56515 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -2.327ns/-56.516ns; real time: 4 secs 
Level 4, iteration 2
2(0.00%) conflicts; 0(0.00%) untouched conn; 56948 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -2.327ns/-56.949ns; real time: 4 secs 
Level 4, iteration 3
1(0.00%) conflict; 0(0.00%) untouched conn; 57205 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -2.327ns/-57.206ns; real time: 4 secs 
Level 4, iteration 4
1(0.00%) conflict; 0(0.00%) untouched conn; 57205 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -2.327ns/-57.206ns; real time: 4 secs 
Level 4, iteration 5
1(0.00%) conflict; 0(0.00%) untouched conn; 57205 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -2.327ns/-57.206ns; real time: 4 secs 
Level 4, iteration 6
1(0.00%) conflict; 0(0.00%) untouched conn; 57205 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -2.327ns/-57.206ns; real time: 4 secs 
Level 4, iteration 7
1(0.00%) conflict; 0(0.00%) untouched conn; 57205 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -2.327ns/-57.206ns; real time: 4 secs 
Level 4, iteration 8
1(0.00%) conflict; 0(0.00%) untouched conn; 57205 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -2.327ns/-57.206ns; real time: 4 secs 
Level 4, iteration 9
2(0.00%) conflicts; 0(0.00%) untouched conn; 61429 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -2.519ns/-61.430ns; real time: 4 secs 
Level 4, iteration 10
1(0.00%) conflict; 0(0.00%) untouched conn; 61429 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -2.519ns/-61.430ns; real time: 4 secs 
Level 4, iteration 11
1(0.00%) conflict; 0(0.00%) untouched conn; 57205 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -2.327ns/-57.206ns; real time: 4 secs 
Level 4, iteration 12
2(0.00%) conflicts; 0(0.00%) untouched conn; 57205 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -2.327ns/-57.206ns; real time: 4 secs 
Level 4, iteration 13
1(0.00%) conflict; 0(0.00%) untouched conn; 57205 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -2.327ns/-57.206ns; real time: 4 secs 
Level 4, iteration 14
1(0.00%) conflict; 0(0.00%) untouched conn; 57205 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -2.327ns/-57.206ns; real time: 4 secs 
Level 4, iteration 15
1(0.00%) conflict; 0(0.00%) untouched conn; 57205 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -2.327ns/-57.206ns; real time: 4 secs 
Level 4, iteration 16
2(0.00%) conflicts; 0(0.00%) untouched conn; 57205 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -2.327ns/-57.206ns; real time: 4 secs 
Level 4, iteration 17
1(0.00%) conflict; 0(0.00%) untouched conn; 57205 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -2.327ns/-57.206ns; real time: 4 secs 
Level 4, iteration 18
1(0.00%) conflict; 0(0.00%) untouched conn; 57205 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -2.327ns/-57.206ns; real time: 4 secs 
Level 4, iteration 19
1(0.00%) conflict; 0(0.00%) untouched conn; 63278 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -2.603ns/-63.278ns; real time: 4 secs 
Level 4, iteration 20
1(0.00%) conflict; 0(0.00%) untouched conn; 63278 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -2.603ns/-63.278ns; real time: 4 secs 
Level 4, iteration 21
1(0.00%) conflict; 0(0.00%) untouched conn; 63278 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -2.603ns/-63.278ns; real time: 4 secs 
Level 4, iteration 22
1(0.00%) conflict; 0(0.00%) untouched conn; 63278 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -2.603ns/-63.278ns; real time: 4 secs 
Level 4, iteration 23
0(0.00%) conflict; 0(0.00%) untouched conn; 68932 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -2.860ns/-68.932ns; real time: 4 secs 
Level 4, iteration 24
0(0.00%) conflict; 0(0.00%) untouched conn; 68932 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -2.860ns/-68.932ns; real time: 4 secs 
Level 4, iteration 25
0(0.00%) conflict; 0(0.00%) untouched conn; 68932 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -2.860ns/-68.932ns; real time: 4 secs 

Start NBR section for performance tuning (iteration 1) at 11:25:52 08/21/16
Level 4, iteration 1
1(0.00%) conflict; 0(0.00%) untouched conn; 57205 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -2.327ns/-57.206ns; real time: 4 secs 
Level 4, iteration 2
1(0.00%) conflict; 0(0.00%) untouched conn; 57205 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -2.327ns/-57.206ns; real time: 4 secs 
Level 4, iteration 3
1(0.00%) conflict; 0(0.00%) untouched conn; 57205 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -2.327ns/-57.206ns; real time: 4 secs 
Level 4, iteration 4
1(0.00%) conflict; 0(0.00%) untouched conn; 57205 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -2.327ns/-57.206ns; real time: 4 secs 
Level 4, iteration 5
1(0.00%) conflict; 0(0.00%) untouched conn; 63278 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -2.603ns/-63.278ns; real time: 4 secs 
Level 4, iteration 6
0(0.00%) conflict; 0(0.00%) untouched conn; 63278 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -2.603ns/-63.278ns; real time: 4 secs 
Level 4, iteration 7
0(0.00%) conflict; 0(0.00%) untouched conn; 63278 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -2.603ns/-63.278ns; real time: 4 secs 

Start NBR section for performance tuning (iteration 2) at 11:25:52 08/21/16
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 62688 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -2.562ns/-62.689ns; real time: 4 secs 

Start NBR section for re-routing at 11:25:52 08/21/16
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 62688 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -2.562ns/-62.689ns; real time: 4 secs 

Start NBR section for post-routing at 11:25:52 08/21/16

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 33 (25.19%)
  Estimated worst slack<setup> : -2.562ns
  Timing score<setup> : 176594
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 4 secs 
Total REAL time: 4 secs 
Completely routed.
End of route.  131 routed (100.00%); 0 unrouted.
Checking DRC ... 
No errors found.

Hold time timing score: 0, hold timing errors: 0

Timing score: 176594 

Dumping design to file BlinkyMachXO2_impl1.dir/5_1.ncd.


PAR_SUMMARY::Run status = completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = -2.562
PAR_SUMMARY::Timing score<setup/<ns>> = 176.594
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.377
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 4 secs 
Total REAL time to completion: 4 secs 

par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

bitgen -f "BlinkyMachXO2_impl1.t2b" -w "BlinkyMachXO2_impl1.ncd" "BlinkyMachXO2_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.7.0.96.1
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file BlinkyMachXO2_impl1.ncd.
Design name: blinking_led
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 4
Loading device for application Bitgen from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.7_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 33.4.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from BlinkyMachXO2_impl1.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.90.
 
Saving bit stream in "BlinkyMachXO2_impl1.bit".
