#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice.h>
#include <cydevice_trm.h>

/* RadioController_IntClock */
#define RadioController_IntClock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define RadioController_IntClock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define RadioController_IntClock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define RadioController_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define RadioController_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define RadioController_IntClock__PM_ACT_MSK 0x01u
#define RadioController_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define RadioController_IntClock__PM_STBY_MSK 0x01u

/* RadioController_BSPIM */
#define RadioController_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define RadioController_BSPIM_BitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB08_09_ST
#define RadioController_BSPIM_BitCounter_ST__MASK_REG CYREG_B0_UDB08_MSK
#define RadioController_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define RadioController_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define RadioController_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define RadioController_BSPIM_BitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB08_ST_CTL
#define RadioController_BSPIM_BitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB08_ST_CTL
#define RadioController_BSPIM_BitCounter_ST__STATUS_REG CYREG_B0_UDB08_ST
#define RadioController_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define RadioController_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define RadioController_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB08_09_CTL
#define RadioController_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define RadioController_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB08_09_CTL
#define RadioController_BSPIM_BitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB08_09_MSK
#define RadioController_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define RadioController_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB08_09_MSK
#define RadioController_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define RadioController_BSPIM_BitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define RadioController_BSPIM_BitCounter__CONTROL_REG CYREG_B0_UDB08_CTL
#define RadioController_BSPIM_BitCounter__CONTROL_ST_REG CYREG_B0_UDB08_ST_CTL
#define RadioController_BSPIM_BitCounter__COUNT_REG CYREG_B0_UDB08_CTL
#define RadioController_BSPIM_BitCounter__COUNT_ST_REG CYREG_B0_UDB08_ST_CTL
#define RadioController_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define RadioController_BSPIM_BitCounter__PERIOD_REG CYREG_B0_UDB08_MSK
#define RadioController_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define RadioController_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define RadioController_BSPIM_RxStsReg__16BIT_STATUS_REG CYREG_B1_UDB09_10_ST
#define RadioController_BSPIM_RxStsReg__4__MASK 0x10u
#define RadioController_BSPIM_RxStsReg__4__POS 4
#define RadioController_BSPIM_RxStsReg__5__MASK 0x20u
#define RadioController_BSPIM_RxStsReg__5__POS 5
#define RadioController_BSPIM_RxStsReg__6__MASK 0x40u
#define RadioController_BSPIM_RxStsReg__6__POS 6
#define RadioController_BSPIM_RxStsReg__MASK 0x70u
#define RadioController_BSPIM_RxStsReg__MASK_REG CYREG_B1_UDB09_MSK
#define RadioController_BSPIM_RxStsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define RadioController_BSPIM_RxStsReg__STATUS_REG CYREG_B1_UDB09_ST
#define RadioController_BSPIM_TxStsReg__0__MASK 0x01u
#define RadioController_BSPIM_TxStsReg__0__POS 0
#define RadioController_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define RadioController_BSPIM_TxStsReg__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define RadioController_BSPIM_TxStsReg__1__MASK 0x02u
#define RadioController_BSPIM_TxStsReg__1__POS 1
#define RadioController_BSPIM_TxStsReg__2__MASK 0x04u
#define RadioController_BSPIM_TxStsReg__2__POS 2
#define RadioController_BSPIM_TxStsReg__3__MASK 0x08u
#define RadioController_BSPIM_TxStsReg__3__POS 3
#define RadioController_BSPIM_TxStsReg__4__MASK 0x10u
#define RadioController_BSPIM_TxStsReg__4__POS 4
#define RadioController_BSPIM_TxStsReg__MASK 0x1Fu
#define RadioController_BSPIM_TxStsReg__MASK_REG CYREG_B1_UDB08_MSK
#define RadioController_BSPIM_TxStsReg__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define RadioController_BSPIM_TxStsReg__STATUS_REG CYREG_B1_UDB08_ST
#define RadioController_BSPIM_sR8_Dp_u0__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define RadioController_BSPIM_sR8_Dp_u0__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define RadioController_BSPIM_sR8_Dp_u0__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define RadioController_BSPIM_sR8_Dp_u0__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define RadioController_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define RadioController_BSPIM_sR8_Dp_u0__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define RadioController_BSPIM_sR8_Dp_u0__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define RadioController_BSPIM_sR8_Dp_u0__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define RadioController_BSPIM_sR8_Dp_u0__A0_REG CYREG_B1_UDB08_A0
#define RadioController_BSPIM_sR8_Dp_u0__A1_REG CYREG_B1_UDB08_A1
#define RadioController_BSPIM_sR8_Dp_u0__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define RadioController_BSPIM_sR8_Dp_u0__D0_REG CYREG_B1_UDB08_D0
#define RadioController_BSPIM_sR8_Dp_u0__D1_REG CYREG_B1_UDB08_D1
#define RadioController_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define RadioController_BSPIM_sR8_Dp_u0__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define RadioController_BSPIM_sR8_Dp_u0__F0_REG CYREG_B1_UDB08_F0
#define RadioController_BSPIM_sR8_Dp_u0__F1_REG CYREG_B1_UDB08_F1

/* LED_Control_Reg */
#define LED_Control_Reg_ctrl_reg__0__MASK 0x01u
#define LED_Control_Reg_ctrl_reg__0__POS 0
#define LED_Control_Reg_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define LED_Control_Reg_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define LED_Control_Reg_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB12_13_CTL
#define LED_Control_Reg_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define LED_Control_Reg_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB12_13_CTL
#define LED_Control_Reg_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB12_13_MSK
#define LED_Control_Reg_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define LED_Control_Reg_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB12_13_MSK
#define LED_Control_Reg_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define LED_Control_Reg_ctrl_reg__1__MASK 0x02u
#define LED_Control_Reg_ctrl_reg__1__POS 1
#define LED_Control_Reg_ctrl_reg__2__MASK 0x04u
#define LED_Control_Reg_ctrl_reg__2__POS 2
#define LED_Control_Reg_ctrl_reg__3__MASK 0x08u
#define LED_Control_Reg_ctrl_reg__3__POS 3
#define LED_Control_Reg_ctrl_reg__4__MASK 0x10u
#define LED_Control_Reg_ctrl_reg__4__POS 4
#define LED_Control_Reg_ctrl_reg__5__MASK 0x20u
#define LED_Control_Reg_ctrl_reg__5__POS 5
#define LED_Control_Reg_ctrl_reg__6__MASK 0x40u
#define LED_Control_Reg_ctrl_reg__6__POS 6
#define LED_Control_Reg_ctrl_reg__7__MASK 0x80u
#define LED_Control_Reg_ctrl_reg__7__POS 7
#define LED_Control_Reg_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define LED_Control_Reg_ctrl_reg__CONTROL_REG CYREG_B0_UDB12_CTL
#define LED_Control_Reg_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB12_ST_CTL
#define LED_Control_Reg_ctrl_reg__COUNT_REG CYREG_B0_UDB12_CTL
#define LED_Control_Reg_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB12_ST_CTL
#define LED_Control_Reg_ctrl_reg__MASK 0xFFu
#define LED_Control_Reg_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define LED_Control_Reg_ctrl_reg__PERIOD_REG CYREG_B0_UDB12_MSK
#define LED_Control_Reg_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL

/* LCD_LCDPort */
#define LCD_LCDPort__0__MASK 0x01u
#define LCD_LCDPort__0__PC CYREG_PRT0_PC0
#define LCD_LCDPort__0__PORT 0
#define LCD_LCDPort__0__SHIFT 0
#define LCD_LCDPort__1__MASK 0x02u
#define LCD_LCDPort__1__PC CYREG_PRT0_PC1
#define LCD_LCDPort__1__PORT 0
#define LCD_LCDPort__1__SHIFT 1
#define LCD_LCDPort__2__MASK 0x04u
#define LCD_LCDPort__2__PC CYREG_PRT0_PC2
#define LCD_LCDPort__2__PORT 0
#define LCD_LCDPort__2__SHIFT 2
#define LCD_LCDPort__3__MASK 0x08u
#define LCD_LCDPort__3__PC CYREG_PRT0_PC3
#define LCD_LCDPort__3__PORT 0
#define LCD_LCDPort__3__SHIFT 3
#define LCD_LCDPort__4__MASK 0x10u
#define LCD_LCDPort__4__PC CYREG_PRT0_PC4
#define LCD_LCDPort__4__PORT 0
#define LCD_LCDPort__4__SHIFT 4
#define LCD_LCDPort__5__MASK 0x20u
#define LCD_LCDPort__5__PC CYREG_PRT0_PC5
#define LCD_LCDPort__5__PORT 0
#define LCD_LCDPort__5__SHIFT 5
#define LCD_LCDPort__6__MASK 0x40u
#define LCD_LCDPort__6__PC CYREG_PRT0_PC6
#define LCD_LCDPort__6__PORT 0
#define LCD_LCDPort__6__SHIFT 6
#define LCD_LCDPort__AG CYREG_PRT0_AG
#define LCD_LCDPort__AMUX CYREG_PRT0_AMUX
#define LCD_LCDPort__BIE CYREG_PRT0_BIE
#define LCD_LCDPort__BIT_MASK CYREG_PRT0_BIT_MASK
#define LCD_LCDPort__BYP CYREG_PRT0_BYP
#define LCD_LCDPort__CTL CYREG_PRT0_CTL
#define LCD_LCDPort__DM0 CYREG_PRT0_DM0
#define LCD_LCDPort__DM1 CYREG_PRT0_DM1
#define LCD_LCDPort__DM2 CYREG_PRT0_DM2
#define LCD_LCDPort__DR CYREG_PRT0_DR
#define LCD_LCDPort__INP_DIS CYREG_PRT0_INP_DIS
#define LCD_LCDPort__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define LCD_LCDPort__LCD_EN CYREG_PRT0_LCD_EN
#define LCD_LCDPort__MASK 0x7Fu
#define LCD_LCDPort__PORT 0
#define LCD_LCDPort__PRT CYREG_PRT0_PRT
#define LCD_LCDPort__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define LCD_LCDPort__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define LCD_LCDPort__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define LCD_LCDPort__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define LCD_LCDPort__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define LCD_LCDPort__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define LCD_LCDPort__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define LCD_LCDPort__PS CYREG_PRT0_PS
#define LCD_LCDPort__SHIFT 0
#define LCD_LCDPort__SLW CYREG_PRT0_SLW

/* Button */
#define Button__0__MASK 0x08u
#define Button__0__PC CYREG_IO_PC_PRT15_PC3
#define Button__0__PORT 15
#define Button__0__SHIFT 3
#define Button__AG CYREG_PRT15_AG
#define Button__AMUX CYREG_PRT15_AMUX
#define Button__BIE CYREG_PRT15_BIE
#define Button__BIT_MASK CYREG_PRT15_BIT_MASK
#define Button__BYP CYREG_PRT15_BYP
#define Button__CTL CYREG_PRT15_CTL
#define Button__DM0 CYREG_PRT15_DM0
#define Button__DM1 CYREG_PRT15_DM1
#define Button__DM2 CYREG_PRT15_DM2
#define Button__DR CYREG_PRT15_DR
#define Button__INP_DIS CYREG_PRT15_INP_DIS
#define Button__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Button__LCD_EN CYREG_PRT15_LCD_EN
#define Button__MASK 0x08u
#define Button__PORT 15
#define Button__PRT CYREG_PRT15_PRT
#define Button__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Button__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Button__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Button__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Button__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Button__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Button__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Button__PS CYREG_PRT15_PS
#define Button__SHIFT 3
#define Button__SLW CYREG_PRT15_SLW

/* LED_0 */
#define LED_0__0__MASK 0x08u
#define LED_0__0__PC CYREG_PRT4_PC3
#define LED_0__0__PORT 4
#define LED_0__0__SHIFT 3
#define LED_0__AG CYREG_PRT4_AG
#define LED_0__AMUX CYREG_PRT4_AMUX
#define LED_0__BIE CYREG_PRT4_BIE
#define LED_0__BIT_MASK CYREG_PRT4_BIT_MASK
#define LED_0__BYP CYREG_PRT4_BYP
#define LED_0__CTL CYREG_PRT4_CTL
#define LED_0__DM0 CYREG_PRT4_DM0
#define LED_0__DM1 CYREG_PRT4_DM1
#define LED_0__DM2 CYREG_PRT4_DM2
#define LED_0__DR CYREG_PRT4_DR
#define LED_0__INP_DIS CYREG_PRT4_INP_DIS
#define LED_0__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define LED_0__LCD_EN CYREG_PRT4_LCD_EN
#define LED_0__MASK 0x08u
#define LED_0__PORT 4
#define LED_0__PRT CYREG_PRT4_PRT
#define LED_0__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define LED_0__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define LED_0__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define LED_0__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define LED_0__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define LED_0__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define LED_0__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define LED_0__PS CYREG_PRT4_PS
#define LED_0__SHIFT 3
#define LED_0__SLW CYREG_PRT4_SLW

/* LED_1 */
#define LED_1__0__MASK 0x04u
#define LED_1__0__PC CYREG_PRT4_PC2
#define LED_1__0__PORT 4
#define LED_1__0__SHIFT 2
#define LED_1__AG CYREG_PRT4_AG
#define LED_1__AMUX CYREG_PRT4_AMUX
#define LED_1__BIE CYREG_PRT4_BIE
#define LED_1__BIT_MASK CYREG_PRT4_BIT_MASK
#define LED_1__BYP CYREG_PRT4_BYP
#define LED_1__CTL CYREG_PRT4_CTL
#define LED_1__DM0 CYREG_PRT4_DM0
#define LED_1__DM1 CYREG_PRT4_DM1
#define LED_1__DM2 CYREG_PRT4_DM2
#define LED_1__DR CYREG_PRT4_DR
#define LED_1__INP_DIS CYREG_PRT4_INP_DIS
#define LED_1__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define LED_1__LCD_EN CYREG_PRT4_LCD_EN
#define LED_1__MASK 0x04u
#define LED_1__PORT 4
#define LED_1__PRT CYREG_PRT4_PRT
#define LED_1__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define LED_1__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define LED_1__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define LED_1__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define LED_1__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define LED_1__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define LED_1__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define LED_1__PS CYREG_PRT4_PS
#define LED_1__SHIFT 2
#define LED_1__SLW CYREG_PRT4_SLW

/* LED_2 */
#define LED_2__0__MASK 0x02u
#define LED_2__0__PC CYREG_PRT4_PC1
#define LED_2__0__PORT 4
#define LED_2__0__SHIFT 1
#define LED_2__AG CYREG_PRT4_AG
#define LED_2__AMUX CYREG_PRT4_AMUX
#define LED_2__BIE CYREG_PRT4_BIE
#define LED_2__BIT_MASK CYREG_PRT4_BIT_MASK
#define LED_2__BYP CYREG_PRT4_BYP
#define LED_2__CTL CYREG_PRT4_CTL
#define LED_2__DM0 CYREG_PRT4_DM0
#define LED_2__DM1 CYREG_PRT4_DM1
#define LED_2__DM2 CYREG_PRT4_DM2
#define LED_2__DR CYREG_PRT4_DR
#define LED_2__INP_DIS CYREG_PRT4_INP_DIS
#define LED_2__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define LED_2__LCD_EN CYREG_PRT4_LCD_EN
#define LED_2__MASK 0x02u
#define LED_2__PORT 4
#define LED_2__PRT CYREG_PRT4_PRT
#define LED_2__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define LED_2__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define LED_2__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define LED_2__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define LED_2__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define LED_2__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define LED_2__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define LED_2__PS CYREG_PRT4_PS
#define LED_2__SHIFT 1
#define LED_2__SLW CYREG_PRT4_SLW

/* LED_3 */
#define LED_3__0__MASK 0x01u
#define LED_3__0__PC CYREG_PRT4_PC0
#define LED_3__0__PORT 4
#define LED_3__0__SHIFT 0
#define LED_3__AG CYREG_PRT4_AG
#define LED_3__AMUX CYREG_PRT4_AMUX
#define LED_3__BIE CYREG_PRT4_BIE
#define LED_3__BIT_MASK CYREG_PRT4_BIT_MASK
#define LED_3__BYP CYREG_PRT4_BYP
#define LED_3__CTL CYREG_PRT4_CTL
#define LED_3__DM0 CYREG_PRT4_DM0
#define LED_3__DM1 CYREG_PRT4_DM1
#define LED_3__DM2 CYREG_PRT4_DM2
#define LED_3__DR CYREG_PRT4_DR
#define LED_3__INP_DIS CYREG_PRT4_INP_DIS
#define LED_3__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define LED_3__LCD_EN CYREG_PRT4_LCD_EN
#define LED_3__MASK 0x01u
#define LED_3__PORT 4
#define LED_3__PRT CYREG_PRT4_PRT
#define LED_3__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define LED_3__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define LED_3__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define LED_3__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define LED_3__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define LED_3__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define LED_3__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define LED_3__PS CYREG_PRT4_PS
#define LED_3__SHIFT 0
#define LED_3__SLW CYREG_PRT4_SLW

/* LED_4 */
#define LED_4__0__MASK 0x08u
#define LED_4__0__PC CYREG_PRT2_PC3
#define LED_4__0__PORT 2
#define LED_4__0__SHIFT 3
#define LED_4__AG CYREG_PRT2_AG
#define LED_4__AMUX CYREG_PRT2_AMUX
#define LED_4__BIE CYREG_PRT2_BIE
#define LED_4__BIT_MASK CYREG_PRT2_BIT_MASK
#define LED_4__BYP CYREG_PRT2_BYP
#define LED_4__CTL CYREG_PRT2_CTL
#define LED_4__DM0 CYREG_PRT2_DM0
#define LED_4__DM1 CYREG_PRT2_DM1
#define LED_4__DM2 CYREG_PRT2_DM2
#define LED_4__DR CYREG_PRT2_DR
#define LED_4__INP_DIS CYREG_PRT2_INP_DIS
#define LED_4__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LED_4__LCD_EN CYREG_PRT2_LCD_EN
#define LED_4__MASK 0x08u
#define LED_4__PORT 2
#define LED_4__PRT CYREG_PRT2_PRT
#define LED_4__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LED_4__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LED_4__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LED_4__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LED_4__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LED_4__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LED_4__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LED_4__PS CYREG_PRT2_PS
#define LED_4__SHIFT 3
#define LED_4__SLW CYREG_PRT2_SLW

/* LED_5 */
#define LED_5__0__MASK 0x04u
#define LED_5__0__PC CYREG_PRT2_PC2
#define LED_5__0__PORT 2
#define LED_5__0__SHIFT 2
#define LED_5__AG CYREG_PRT2_AG
#define LED_5__AMUX CYREG_PRT2_AMUX
#define LED_5__BIE CYREG_PRT2_BIE
#define LED_5__BIT_MASK CYREG_PRT2_BIT_MASK
#define LED_5__BYP CYREG_PRT2_BYP
#define LED_5__CTL CYREG_PRT2_CTL
#define LED_5__DM0 CYREG_PRT2_DM0
#define LED_5__DM1 CYREG_PRT2_DM1
#define LED_5__DM2 CYREG_PRT2_DM2
#define LED_5__DR CYREG_PRT2_DR
#define LED_5__INP_DIS CYREG_PRT2_INP_DIS
#define LED_5__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LED_5__LCD_EN CYREG_PRT2_LCD_EN
#define LED_5__MASK 0x04u
#define LED_5__PORT 2
#define LED_5__PRT CYREG_PRT2_PRT
#define LED_5__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LED_5__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LED_5__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LED_5__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LED_5__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LED_5__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LED_5__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LED_5__PS CYREG_PRT2_PS
#define LED_5__SHIFT 2
#define LED_5__SLW CYREG_PRT2_SLW

/* LED_6 */
#define LED_6__0__MASK 0x02u
#define LED_6__0__PC CYREG_PRT2_PC1
#define LED_6__0__PORT 2
#define LED_6__0__SHIFT 1
#define LED_6__AG CYREG_PRT2_AG
#define LED_6__AMUX CYREG_PRT2_AMUX
#define LED_6__BIE CYREG_PRT2_BIE
#define LED_6__BIT_MASK CYREG_PRT2_BIT_MASK
#define LED_6__BYP CYREG_PRT2_BYP
#define LED_6__CTL CYREG_PRT2_CTL
#define LED_6__DM0 CYREG_PRT2_DM0
#define LED_6__DM1 CYREG_PRT2_DM1
#define LED_6__DM2 CYREG_PRT2_DM2
#define LED_6__DR CYREG_PRT2_DR
#define LED_6__INP_DIS CYREG_PRT2_INP_DIS
#define LED_6__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LED_6__LCD_EN CYREG_PRT2_LCD_EN
#define LED_6__MASK 0x02u
#define LED_6__PORT 2
#define LED_6__PRT CYREG_PRT2_PRT
#define LED_6__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LED_6__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LED_6__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LED_6__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LED_6__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LED_6__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LED_6__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LED_6__PS CYREG_PRT2_PS
#define LED_6__SHIFT 1
#define LED_6__SLW CYREG_PRT2_SLW

/* LED_7 */
#define LED_7__0__MASK 0x01u
#define LED_7__0__PC CYREG_PRT2_PC0
#define LED_7__0__PORT 2
#define LED_7__0__SHIFT 0
#define LED_7__AG CYREG_PRT2_AG
#define LED_7__AMUX CYREG_PRT2_AMUX
#define LED_7__BIE CYREG_PRT2_BIE
#define LED_7__BIT_MASK CYREG_PRT2_BIT_MASK
#define LED_7__BYP CYREG_PRT2_BYP
#define LED_7__CTL CYREG_PRT2_CTL
#define LED_7__DM0 CYREG_PRT2_DM0
#define LED_7__DM1 CYREG_PRT2_DM1
#define LED_7__DM2 CYREG_PRT2_DM2
#define LED_7__DR CYREG_PRT2_DR
#define LED_7__INP_DIS CYREG_PRT2_INP_DIS
#define LED_7__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LED_7__LCD_EN CYREG_PRT2_LCD_EN
#define LED_7__MASK 0x01u
#define LED_7__PORT 2
#define LED_7__PRT CYREG_PRT2_PRT
#define LED_7__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LED_7__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LED_7__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LED_7__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LED_7__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LED_7__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LED_7__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LED_7__PS CYREG_PRT2_PS
#define LED_7__SHIFT 0
#define LED_7__SLW CYREG_PRT2_SLW

/* MISO */
#define MISO__0__MASK 0x10u
#define MISO__0__PC CYREG_PRT1_PC4
#define MISO__0__PORT 1
#define MISO__0__SHIFT 4
#define MISO__AG CYREG_PRT1_AG
#define MISO__AMUX CYREG_PRT1_AMUX
#define MISO__BIE CYREG_PRT1_BIE
#define MISO__BIT_MASK CYREG_PRT1_BIT_MASK
#define MISO__BYP CYREG_PRT1_BYP
#define MISO__CTL CYREG_PRT1_CTL
#define MISO__DM0 CYREG_PRT1_DM0
#define MISO__DM1 CYREG_PRT1_DM1
#define MISO__DM2 CYREG_PRT1_DM2
#define MISO__DR CYREG_PRT1_DR
#define MISO__INP_DIS CYREG_PRT1_INP_DIS
#define MISO__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define MISO__LCD_EN CYREG_PRT1_LCD_EN
#define MISO__MASK 0x10u
#define MISO__PORT 1
#define MISO__PRT CYREG_PRT1_PRT
#define MISO__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define MISO__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define MISO__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define MISO__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define MISO__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define MISO__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define MISO__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define MISO__PS CYREG_PRT1_PS
#define MISO__SHIFT 4
#define MISO__SLW CYREG_PRT1_SLW

/* MOSI */
#define MOSI__0__MASK 0x01u
#define MOSI__0__PC CYREG_PRT12_PC0
#define MOSI__0__PORT 12
#define MOSI__0__SHIFT 0
#define MOSI__AG CYREG_PRT12_AG
#define MOSI__BIE CYREG_PRT12_BIE
#define MOSI__BIT_MASK CYREG_PRT12_BIT_MASK
#define MOSI__BYP CYREG_PRT12_BYP
#define MOSI__DM0 CYREG_PRT12_DM0
#define MOSI__DM1 CYREG_PRT12_DM1
#define MOSI__DM2 CYREG_PRT12_DM2
#define MOSI__DR CYREG_PRT12_DR
#define MOSI__INP_DIS CYREG_PRT12_INP_DIS
#define MOSI__MASK 0x01u
#define MOSI__PORT 12
#define MOSI__PRT CYREG_PRT12_PRT
#define MOSI__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define MOSI__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define MOSI__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define MOSI__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define MOSI__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define MOSI__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define MOSI__PS CYREG_PRT12_PS
#define MOSI__SHIFT 0
#define MOSI__SIO_CFG CYREG_PRT12_SIO_CFG
#define MOSI__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define MOSI__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define MOSI__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define MOSI__SLW CYREG_PRT12_SLW

/* SCLK */
#define SCLK__0__MASK 0x01u
#define SCLK__0__PC CYREG_PRT5_PC0
#define SCLK__0__PORT 5
#define SCLK__0__SHIFT 0
#define SCLK__AG CYREG_PRT5_AG
#define SCLK__AMUX CYREG_PRT5_AMUX
#define SCLK__BIE CYREG_PRT5_BIE
#define SCLK__BIT_MASK CYREG_PRT5_BIT_MASK
#define SCLK__BYP CYREG_PRT5_BYP
#define SCLK__CTL CYREG_PRT5_CTL
#define SCLK__DM0 CYREG_PRT5_DM0
#define SCLK__DM1 CYREG_PRT5_DM1
#define SCLK__DM2 CYREG_PRT5_DM2
#define SCLK__DR CYREG_PRT5_DR
#define SCLK__INP_DIS CYREG_PRT5_INP_DIS
#define SCLK__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define SCLK__LCD_EN CYREG_PRT5_LCD_EN
#define SCLK__MASK 0x01u
#define SCLK__PORT 5
#define SCLK__PRT CYREG_PRT5_PRT
#define SCLK__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define SCLK__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define SCLK__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define SCLK__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define SCLK__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define SCLK__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define SCLK__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define SCLK__PS CYREG_PRT5_PS
#define SCLK__SHIFT 0
#define SCLK__SLW CYREG_PRT5_SLW

/* SS */
#define SS__0__MASK 0x08u
#define SS__0__PC CYREG_PRT5_PC3
#define SS__0__PORT 5
#define SS__0__SHIFT 3
#define SS__AG CYREG_PRT5_AG
#define SS__AMUX CYREG_PRT5_AMUX
#define SS__BIE CYREG_PRT5_BIE
#define SS__BIT_MASK CYREG_PRT5_BIT_MASK
#define SS__BYP CYREG_PRT5_BYP
#define SS__CTL CYREG_PRT5_CTL
#define SS__DM0 CYREG_PRT5_DM0
#define SS__DM1 CYREG_PRT5_DM1
#define SS__DM2 CYREG_PRT5_DM2
#define SS__DR CYREG_PRT5_DR
#define SS__INP_DIS CYREG_PRT5_INP_DIS
#define SS__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define SS__LCD_EN CYREG_PRT5_LCD_EN
#define SS__MASK 0x08u
#define SS__PORT 5
#define SS__PRT CYREG_PRT5_PRT
#define SS__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define SS__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define SS__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define SS__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define SS__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define SS__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define SS__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define SS__PS CYREG_PRT5_PS
#define SS__SHIFT 3
#define SS__SLW CYREG_PRT5_SLW

/* Miscellaneous */
/* -- WARNING: define names containting LEOPARD or PANTHER are deprecated and will be removed in a future release */
#define CYDEV_BOOTLOADER_IO_COMP_CUSTOM_IO 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3
#define CYDEV_CHIP_MEMBER_3A 1
#define CYDEV_CHIP_FAMILY_PSOC3 1
#define CYDEV_CHIP_DIE_LEOPARD 1
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_DIE_LEOPARD
#define CYDEV_BOOTLOADER_CHECKSUM_BASIC 0
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CYDEV_APPLICATION_ID 0x0000
#define CYDEV_APPLICATION_VERSION 0x0000
#define CYDEV_BOOTLOADER_CHECKSUM CYDEV_BOOTLOADER_CHECKSUM_BASIC
#define CYDEV_BOOTLOADER_CHECKSUM_CRC 1
#define CYDEV_BOOTLOADER_FAST_VERIFY 0
#define CYDEV_BOOTLOADER_VERSION 0x0000
#define CYDEV_BOOTLOADER_WAIT_COMMAND 1
#define CYDEV_BOOTLOADER_WAIT_TIME 200
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_DIE_PANTHER 2
#define CYDEV_CHIP_DIE_UNKNOWN 0
#define CYDEV_CHIP_FAMILY_PSOC4 2
#define CYDEV_CHIP_FAMILY_PSOC5 3
#define CYDEV_CHIP_FAMILY_UNKNOWN 0
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC3
#define CYDEV_CHIP_JTAG_ID 0x1E028069
#define CYDEV_CHIP_MEMBER_5A 2
#define CYDEV_CHIP_MEMBER_UNKNOWN 0
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_3A
#define CYDEV_CHIP_REVISION_3A_ES1 0
#define CYDEV_CHIP_REVISION_3A_ES2 1
#define CYDEV_CHIP_REVISION_3A_ES3 3
#define CYDEV_CHIP_REVISION_5A_ES0 0
#define CYDEV_CHIP_REVISION_5A_ES1 1
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_3A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REV_LEOPARD_PRODUCTION
#define CYDEV_CHIP_REV_LEOPARD_ES1 0
#define CYDEV_CHIP_REV_LEOPARD_ES2 1
#define CYDEV_CHIP_REV_LEOPARD_ES3 3
#define CYDEV_CHIP_REV_PANTHER_ES0 0
#define CYDEV_CHIP_REV_PANTHER_ES1 1
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1
#define CYDEV_CONFIGURATION_CLEAR_SRAM 1
#define CYDEV_CONFIGURATION_COMPRESSED 0
#define CYDEV_CONFIGURATION_DMA 1
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_DMA
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_CONFIG_FORCE_ROUTE 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CUSTOM_ID 0x00000000
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_REQXRES 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DEBUG_ENABLE_MASK 0x01
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DMA_CHANNELS_AVAILABLE 24
#define CYDEV_ECC_ENABLE 0
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5
#define CYDEV_VIO3_MV 5000
#define CyBtldr_Custom_Interface CYDEV_BOOTLOADER_IO_COMP_CUSTOM_IO
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
