$date
	Thu Sep  4 11:52:16 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench_half_adder $end
$var wire 1 ! sum $end
$var wire 1 " cout $end
$var reg 1 # a $end
$var reg 1 $ b $end
$scope module ha $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 " cout $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1$
0#
0"
1!
$end
#10
0!
1"
1#
#20
