Cadence Genus(TM) Synthesis Solution.
Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 19.12-s121_1, built Tue Dec 03 01:37:17 PST 2019
Options: -legacy_ui -files ../scripts/genus_script.tcl 
Date:    Wed Apr 06 22:33:35 2022
Host:    legendre1 (x86_64 w/Linux 4.9.0-4-amd64) (1core*18cpus*1physical cpu*Intel(R) Xeon(R) CPU E5-2650 v2 @ 2.60GHz 20480KB) (39742572KB)
PID:     15770
OS:      Unsupported OS as /etc does not have release info

Checking out license: Genus_Synthesis

Loading tool scripts...

Finished loading tool scripts (16 seconds elapsed).

#@ Processing -files option
@genus 1> source ../scripts/genus_script.tcl
  Setting attribute of root '/': 'lib_search_path' = /afs/iitd.ac.in/user/j/jv/jvl202215/elp736/assignments/assignment2/synth/libs/
  Setting attribute of root '/': 'init_hdl_search_path' = /afs/iitd.ac.in/user/j/jv/jvl202215/elp736/assignments/assignment2/rtl/

Threads Configured:3

  Message Summary for Library uk65lscllmvbbr_100c25_tc_ccs.lib:
  *************************************************************
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  An unsupported construct was detected in this library. [LBR-40]: 1
  *************************************************************
 
Warning : Ignoring unsupported lu_table_template. [LBR-403]
        : Ignoring lu_table_template index type (input_voltage).
        : LBR-403 is issued when an unsupported lu_table_template is encountered by GENUS.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.000000, 25.000000) in library 'uk65lscllmvbbr_100c25_tc_ccs.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTR' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTR' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILE16R' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILE16R' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILE32R' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILE32R' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILE3R' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILE3R' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILE4R' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILE4R' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILE64R' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILE64R' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILE6R' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILE6R' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILE8R' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILE8R' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILEP16R' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILEP16R' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILEP32R' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILEP32R' must have an output pin.
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LAGCEPOM12R'
        : To make the cell usable, change the value of 'dont_use' attribute to false.
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LAGCEPOM16R'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LAGCEPOM20R'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LAGCEPOM2R'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LAGCEPOM3R'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LAGCEPOM4R'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LAGCEPOM6R'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LAGCEPOM8R'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LAGCESOM12R'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LAGCESOM16R'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LAGCESOM20R'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LAGCESOM2R'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LAGCESOM3R'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LAGCESOM4R'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LAGCESOM6R'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LAGCESOM8R'
  Setting attribute of root '/': 'library' = uk65lscllmvbbr_100c25_tc_ccs.lib
  Setting attribute of root '/': 'information_level' = 6
            Reading Verilog file '/afs/iitd.ac.in/user/j/jv/jvl202215/elp736/assignments/assignment2/rtl/fifo.v'
            Reading Verilog file '/afs/iitd.ac.in/user/j/jv/jvl202215/elp736/assignments/assignment2/rtl/fifomem.v'
            Reading Verilog file '/afs/iitd.ac.in/user/j/jv/jvl202215/elp736/assignments/assignment2/rtl/rptr_empty.v'
            Reading Verilog file '/afs/iitd.ac.in/user/j/jv/jvl202215/elp736/assignments/assignment2/rtl/sync_r2w.v'
            Reading Verilog file '/afs/iitd.ac.in/user/j/jv/jvl202215/elp736/assignments/assignment2/rtl/sync_w2r.v'
            Reading Verilog file '/afs/iitd.ac.in/user/j/jv/jvl202215/elp736/assignments/assignment2/rtl/wptr_full.v'
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'C' and 'CO' in libcell 'AD42M2RA'.
        : Setting the 'timing_sense' to non_unate.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'C' and 'CO' in libcell 'AD42M2RA' is 'neg_unate', but unateness determined from function is 'non_unate'.
        : The 'timing_sense' attribute will be respected.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'C' and 'CO' in libcell 'AD42M2RA' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'CO' in libcell 'AD42M2RA'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'CO' in libcell 'AD42M2RA' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'B' and 'CO' in libcell 'AD42M2RA' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'CO' in libcell 'AD42M2RA'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'CO' in libcell 'AD42M2RA' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'A' and 'CO' in libcell 'AD42M2RA' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'ICI' and 'S' in libcell 'AD42M2RA'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'ICI' and 'S' in libcell 'AD42M2RA' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'ICI' and 'S' in libcell 'AD42M2RA' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'D' and 'S' in libcell 'AD42M2RA'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'D' and 'S' in libcell 'AD42M2RA' is 'neg_unate', but unateness determined from function is 'non_unate'.
Info    : Mismatch in unateness between 'timing_sense' attribute and the function. [LBR-155]
        : 'timing_sense' attribute between pin 'D' and 'S' in libcell 'AD42M2RA' is 'pos_unate', but unateness determined from function is 'non_unate'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'C' and 'S' in libcell 'AD42M2RA'.
Info    : Setting the maximum print count of this message to 10 if information_level is less than 9. [LBR-161]
        : To print all the warning messages, set the information_level to 9.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'AD42M2RA'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'AD42M2RA'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'C' and 'CO' in libcell 'AD42M4RA'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'CO' in libcell 'AD42M4RA'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'CO' in libcell 'AD42M4RA'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'ICI' and 'S' in libcell 'AD42M4RA'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'D' and 'S' in libcell 'AD42M4RA'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'C' and 'S' in libcell 'AD42M4RA'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'AD42M4RA'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'AD42M4RA'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'NCI' and 'S' in libcell 'ADFCM2RA'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'B' and 'S' in libcell 'ADFCM2RA'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'A' and 'S' in libcell 'ADFCM2RA'.
Info    : Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed. [LBR-162]
        : Non_unate 'timing_sense' inferred between pin 'NCI' and 'S' in libcell 'ADFCM4RA'.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CKB_SE_H54' between pins 'CKB' and 'SE' in libcell 'LAGCECSM12RA' is a sequential timing arc.
        : The library cell will be treated as a timing-model. Make sure that the timing arcs and output function are defined correctly. Even if the cell intends to have dual-functionality, it cannot be unmapped or automatically inferred.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CKB_SE_H54' between pins 'CKB' and 'SE' in libcell 'LAGCECSM16RA' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CKB_SE_H54' between pins 'CKB' and 'SE' in libcell 'LAGCECSM24RA' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CKB_SE_H54' between pins 'CKB' and 'SE' in libcell 'LAGCECSM2RA' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CKB_SE_H54' between pins 'CKB' and 'SE' in libcell 'LAGCECSM32RA' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CKB_SE_H54' between pins 'CKB' and 'SE' in libcell 'LAGCECSM40RA' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CKB_SE_H54' between pins 'CKB' and 'SE' in libcell 'LAGCECSM48RA' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CKB_SE_H54' between pins 'CKB' and 'SE' in libcell 'LAGCECSM4RA' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CKB_SE_H54' between pins 'CKB' and 'SE' in libcell 'LAGCECSM6RA' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CKB_SE_H54' between pins 'CKB' and 'SE' in libcell 'LAGCECSM8RA' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'LAGCEM12R' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'LAGCEM16R' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'LAGCEM20R' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'LAGCEM2R' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'LAGCEM3R' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'LAGCEM4R' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'LAGCEM6R' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'LAGCEM8R' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'LAGCEPM12R' is a sequential timing arc.
Warning : Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The tool will treat it as unusable. [LBR-76]
        : The arc 'CK_E_Ha0' between pins 'CK' and 'E' in libcell 'LAGCEPM16R' is a sequential timing arc.
          INLINE_INFO: Skipping marking small hierarchies inline as the variable 'hdl_dissolve_primitive_instance_hierarchy_threshold' has not been set to a positive value.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'fifo' from file '/afs/iitd.ac.in/user/j/jv/jvl202215/elp736/assignments/assignment2/rtl/fifo.v'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'fifo' with default parameters value.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'sync_r2w' from file '/afs/iitd.ac.in/user/j/jv/jvl202215/elp736/assignments/assignment2/rtl/sync_r2w.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'sync_w2r' from file '/afs/iitd.ac.in/user/j/jv/jvl202215/elp736/assignments/assignment2/rtl/sync_w2r.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'fifomem_DATASIZE8_ADDRSIZE4' from file '/afs/iitd.ac.in/user/j/jv/jvl202215/elp736/assignments/assignment2/rtl/fifomem.v'.
Info    : Processing multi-dimensional arrays. [CDFG-250]
        : Variable 'mem' in module 'fifomem_DATASIZE8_ADDRSIZE4' in file '/afs/iitd.ac.in/user/j/jv/jvl202215/elp736/assignments/assignment2/rtl/fifomem.v' on line 14.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'rptr_empty_ADDRSIZE4' from file '/afs/iitd.ac.in/user/j/jv/jvl202215/elp736/assignments/assignment2/rtl/rptr_empty.v'.
Info    : Elaborating Subdesign. [ELAB-2]
        : Elaborating block 'wptr_full_ADDRSIZE4' from file '/afs/iitd.ac.in/user/j/jv/jvl202215/elp736/assignments/assignment2/rtl/wptr_full.v'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'fifo'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
        Applying wireload models.
        Computing net loads.
Warning : Unsupported SDC command option. [SDC-201] [set_input_delay]
        : The 'set_input_delay' command on line '72' in the SDC file '../sdc/fifo.sdc' is not supported on ports which have a clock already defined '/designs/fifo/ports_in/rclk'.
        : The current version does not support this SDC command option.  However, future versions may be enhanced to support this option.
Warning : Unsupported SDC command option. [SDC-201] [set_input_delay]
        : The 'set_input_delay' command on line '74' in the SDC file '../sdc/fifo.sdc' is not supported on ports which have a clock already defined '/designs/fifo/ports_in/wclk'.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The TCL interpreter encountered the following error while processing line '97' of the SDC file '../sdc/fifo.sdc': missing close-bracket.
        : The 'read_sdc' command encountered a problem while trying to evaluate an SDC command. This SDC command will be added to the Tcl variable $::dc::sdc_failed_commands.
Statistics for commands executed by read_sdc:
 "create_clock"             - successful      2 , failed      0 (runtime  0.00)
 "current_design"           - successful      2 , failed      0 (runtime  0.00)
 "get_clocks"               - successful     31 , failed      0 (runtime  0.00)
 "get_ports"                - successful     52 , failed      0 (runtime  0.00)
 "set_clock_groups"         - successful      1 , failed      0 (runtime  0.00)
 "set_clock_latency"        - successful      2 , failed      0 (runtime  0.00)
 "set_clock_transition"     - successful      2 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      2 , failed      0 (runtime  0.00)
 "set_input_delay"          - successful     14 , failed      0 (runtime  0.00)
 "set_max_capacitance"      - successful      3 , failed      0 (runtime  0.00)
 "set_max_transition"       - successful     24 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful     10 , failed      0 (runtime  0.00)
 "set_units"                - successful      2 , failed      0 (runtime  0.00)
Warning : One or more commands failed when these constraints were applied. [SDC-209]
        : The 'read_sdc' command encountered a problem while processing commands.
        : You can examine the failed commands or save them to a file by querying the Tcl variable $::dc::sdc_failed_commands.
Total runtime 0.0


 	 Check Design Report (c)
	 ------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'fifo'

No empty modules in design 'fifo'

  Done Checking the design.
  Setting attribute of root '/': 'syn_global_effort' = high
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 10 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'rptr_empty/mux_rbin_20_9', 'rptr_empty/mux_rempty_37_9', 
'rptr_empty/mux_rptr_20_9', 'sync_r2w/mux_wq1_rptr_13_9', 
'sync_r2w/mux_wq2_rptr_13_9', 'sync_w2r/mux_rq1_wptr_13_9', 
'sync_w2r/mux_rq2_wptr_13_9', 'wptr_full/mux_wbin_17_9', 
'wptr_full/mux_wfull_37_9', 'wptr_full/mux_wptr_17_9'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'fifo' to generic gates using 'high' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:00:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:34:07 (Apr06) |  964.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Applying wireload models.
        Computing net loads.
TNS Restructuring config:  at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: fifo, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.004s)
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'rbin_reg[4]' and 'rptr_reg[4]' in 'rptr_empty_ADDRSIZE4' have been merged.
        : To prevent merging of sequential instances, set the 'optimize_merge_flops' and 'optimize_merge_latches' root attributes to 'false' or the 'optimize_merge_seq' instance attribute to 'false'.
Info    : Equivalent sequential instances have been merged. [GLO-42]
        : Instances 'wbin_reg[4]' and 'wptr_reg[4]' in 'wptr_full_ADDRSIZE4' have been merged.
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: fifo, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: fifo, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Info    : Deleting sequential instances not driving any primary outputs. [GLO-32]
        : Deleting 2 sequential instances. 
Following instances are deleted as they do not drive any primary output:
'rptr_empty/rptr_reg[4]', 'wptr_full/wptr_reg[4]'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted sequential, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list.
Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'fifo'.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'fifo'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_26'
      Timing increment_unsigned...
      Timing increment_unsigned_3...
      Timing increment_unsigned_7...
      Timing increment_unsigned_11...
      Timing increment_unsigned_15...
      Timing increment_unsigned_19...
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region_26'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region'
      Timing increment_unsigned_23...
      Timing increment_unsigned_27...
      Timing increment_unsigned_31...
      Timing increment_unsigned_35...
      Timing increment_unsigned_39...
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 5 for module 'CDN_DP_region'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'fifo'.
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: fifo, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)
      Removing temporary intermediate hierarchies under fifo
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: fifo, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.040s)
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|    Id    |  Sev   |Count |                                                                       Message Text                                                                        |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| CDFG-250 |Info    |    1 |Processing multi-dimensional arrays.                                                                                                                       |
| CDFG-372 |Info    |    4 |Bitwidth mismatch in assignment.                                                                                                                           |
|          |        |      |Review and make sure the mismatch is unintentional. Genus can possibly issue bitwidth mismatch warning for explicit assignments present in RTL as-well-as  |
|          |        |      | for implicit assignments inferred by the tool. For example, in case of enum declaration without value, the tool will implicitly assign value to the enum  |
|          |        |      | variables. It also issues the warning for any bitwidth mismatch that appears in this implicit assignment.                                                 |
| CDFG-818 |Warning |    1 |Using default parameter value for module elaboration.                                                                                                      |
| CWD-19   |Info    |   14 |An implementation was inferred.                                                                                                                            |
| DPOPT-1  |Info    |    1 |Optimizing datapath logic.                                                                                                                                 |
| DPOPT-2  |Info    |    1 |Done optimizing datapath logic.                                                                                                                            |
| DPOPT-3  |Info    |    2 |Implementing datapath configurations.                                                                                                                      |
| DPOPT-4  |Info    |    2 |Done implementing datapath configurations.                                                                                                                 |
| DPOPT-6  |Info    |    1 |Pre-processed datapath logic.                                                                                                                              |
| ELAB-1   |Info    |    1 |Elaborating Design.                                                                                                                                        |
| ELAB-2   |Info    |    5 |Elaborating Subdesign.                                                                                                                                     |
| ELAB-3   |Info    |    1 |Done Elaborating Design.                                                                                                                                   |
| GLO-32   |Info    |    1 |Deleting sequential instances not driving any primary outputs.                                                                                             |
|          |        |      |Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore.   |
|          |        |      | To see the list of deleted sequential, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute         |
|          |        |      | 'truncate' to false to see the complete list.                                                                                                             |
| GLO-34   |Info    |    1 |Deleting instances not driving any primary outputs.                                                                                                        |
|          |        |      |Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary        |
|          |        |      | outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set  |
|          |        |      | the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign          |
|          |        |      | attribute to 'false' or 'preserve' instance attribute to 'true'.                                                                                          |
| GLO-42   |Info    |    2 |Equivalent sequential instances have been merged.                                                                                                          |
|          |        |      |To prevent merging of sequential instances, set the 'optimize_merge_flops' and 'optimize_merge_latches' root attributes to 'false' or the                  |
|          |        |      | 'optimize_merge_seq' instance attribute to 'false'.                                                                                                       |
| LBR-101  |Warning |   16 |Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as         |
|          |        |      | 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating          |
|          |        |      | insertion, 'dont_use' attribute should be set to false.                                                                                                   |
|          |        |      |To make the cell usable, change the value of 'dont_use' attribute to false.                                                                                |
| LBR-155  |Info    |  593 |Mismatch in unateness between 'timing_sense' attribute and the function.                                                                                   |
|          |        |      |The 'timing_sense' attribute will be respected.                                                                                                            |
| LBR-161  |Info    |    1 |Setting the maximum print count of this message to 10 if information_level is less than 9.                                                                 |
| LBR-162  |Info    |  291 |Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed.                                                                                    |
|          |        |      |Setting the 'timing_sense' to non_unate.                                                                                                                   |
| LBR-40   |Info    |    1 |An unsupported construct was detected in this library.                                                                                                     |
|          |        |      |Check to see if this construct is really needed for synthesis. Many liberty constructs are not actually required.                                          |
| LBR-403  |Warning |    1 |Ignoring unsupported lu_table_template.                                                                                                                    |
|          |        |      |LBR-403 is issued when an unsupported lu_table_template is encountered by GENUS.                                                                           |
| LBR-41   |Info    |    1 |An output library pin lacks a function attribute.                                                                                                          |
|          |        |      |If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model                                            |
|          |        |      | (because one of its outputs does not have a valid function.                                                                                               |
| LBR-412  |Info    |    1 |Created nominal operating condition.                                                                                                                       |
|          |        |      |The nominal operating condition is represented, either by the nominal PVT values specified in the library source                                           |
|          |        |      | (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).                                               |
| LBR-518  |Info    |    1 |Missing a function attribute in the output pin definition.                                                                                                 |
| LBR-76   |Warning |   52 |Detected both combinational and sequential timing arcs in a library cell. This might prevent the tool from using this cell for technology mapping. The     |
|          |        |      | tool will treat it as unusable.                                                                                                                           |
|          |        |      |The library cell will be treated as a timing-model. Make sure that the timing arcs and output function are defined correctly. Even if the cell intends to  |
|          |        |      | have dual-functionality, it cannot be unmapped or automatically inferred.                                                                                 |
| LBR-9    |Warning |   24 |Library cell has no output pins defined.                                                                                                                   |
|          |        |      |Add the missing output pin(s)                                                                                                                              |
|          |        |      | , then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined |
|          |        |      | function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell.       |
|          |        |      | Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on  |
|          |        |      | the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins.    |
|          |        |      | Genus will depend upon the output function defined in the pin group (output pin)                                                                          |
|          |        |      | of the cell, to use it for mapping. The pg_pin will not have any function defined.                                                                        |
| PHYS-752 |Info    |    1 |Partition Based Synthesis execution skipped.                                                                                                               |
| SDC-201  |Warning |    2 |Unsupported SDC command option.                                                                                                                            |
|          |        |      |The current version does not support this SDC command option.  However, future versions may be enhanced to support this option.                            |
| SDC-202  |Error   |    1 |Could not interpret SDC command.                                                                                                                           |
|          |        |      |The 'read_sdc' command encountered a problem while trying to evaluate an SDC command. This SDC command will be added to the Tcl variable                   |
|          |        |      | $::dc::sdc_failed_commands.                                                                                                                               |
| SDC-209  |Warning |    1 |One or more commands failed when these constraints were applied.                                                                                           |
|          |        |      |You can examine the failed commands or save them to a file by querying the Tcl variable $::dc::sdc_failed_commands.                                        |
| SYNTH-1  |Info    |    1 |Synthesizing.                                                                                                                                              |
| TUI-31   |Warning |    2 |Obsolete command.                                                                                                                                          |
|          |        |      |This command is no longer supported.                                                                                                                       |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Mapper: Libraries have:
	domain _default_: 600 combo usable cells and 338 sequential usable cells
      Mapping 'fifo'...
        Preparing the circuit
          Pruning unused logic
Multi-threaded constant propagation [1|0] ...
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'fifomem' in module 'fifo' would be automatically ungrouped.
        : Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup, set the root-level attribute 'auto_ungroup' to 'none'. You can also prevent individual ungroup with setting the attribute 'ungroup_ok' of instances or modules to 'false'.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'wptr_full' in module 'fifo' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'rptr_empty' in module 'fifo' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'sync_r2w' in module 'fifo' would be automatically ungrouped.
Info    : Hierarchical instance automatically ungrouped. [GLO-51]
        : Instance 'sync_w2r' in module 'fifo' would be automatically ungrouped.
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) fifo...
            Starting partial collapsing (xors only) fifo
            Finished partial collapsing.
            Starting partial collapsing  fifo
            Finished partial collapsing.
            Starting redundancy-removal...
            Finished redundancy-removal...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) fifo
Multi-threaded Virtual Mapping    (8 threads, 8 of 18 CPUs usable)
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|   Id   |Sev  |Count |                                                                         Message Text                                                                           |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| GB-6   |Info |    2 |A datapath component has been ungrouped.                                                                                                                        |
| GLO-51 |Info |    5 |Hierarchical instance automatically ungrouped.                                                                                                                  |
|        |     |      |Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup, set the root-level attribute    |
|        |     |      | 'auto_ungroup' to 'none'. You can also prevent individual ungroup with setting the attribute 'ungroup_ok' of instances or modules to 'false'.                  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'rclk' target slack:  1001 ps
Target path end-point (Pin: rptr_empty_rempty_reg/d)

          Pin                       Type          Fanout Load Arrival   
                                                         (fF)   (ps)    
------------------------------------------------------------------------
(clock rclk)              <<<  launch                               0 R 
                               latency                                  
rptr_empty_rempty_reg/clk                                               
rptr_empty_rempty_reg/q   (u)  unmapped_d_flop         2  3.1           
g871/in_0                                                               
g871/z                    (u)  unmapped_complex2       3  8.7           
g910/in_1                                                               
g910/z                    (u)  unmapped_complex2       5 14.5           
g798/in_1                                                               
g798/z                    (u)  unmapped_or2            3  8.7           
g1493/in_0                                                              
g1493/z                   (u)  unmapped_or2            1  2.9           
g1494/in_1                                                              
g1494/z                   (u)  unmapped_nand2          5 14.5           
g1373/in_0                                                              
g1373/z                   (u)  unmapped_complex2       1  2.9           
g1374/in_1                                                              
g1374/z                   (u)  unmapped_nand2          3  8.7           
g1331/in_0                                                              
g1331/z                   (u)  unmapped_complex2       1  2.9           
g1314/in_1                                                              
g1314/z                   (u)  unmapped_nand2          1  2.9           
g1312/in_1                                                              
g1312/z                   (u)  unmapped_or2            1  2.9           
g1311/in_1                                                              
g1311/z                   (u)  unmapped_or2            1  2.9           
g1226/in_0                                                              
g1226/z                   (u)  unmapped_or2            1  2.9           
g1728/in_1                                                              
g1728/z                   (u)  unmapped_complex2       1  2.9           
rptr_empty_rempty_reg/d   <<<  unmapped_d_flop                          
rptr_empty_rempty_reg/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock rclk)                   capture                          33330 R 
                               latency                                  
------------------------------------------------------------------------
Cost Group   : 'rclk' (path_group 'rclk')
Start-point  : rptr_empty_rempty_reg/clk
End-point    : rptr_empty_rempty_reg/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 31991ps.
 
Cost Group 'wclk' target slack:  2995 ps
Target path end-point (Pin: wptr_full_wfull_reg/d)

         Pin                      Type          Fanout Load Arrival   
                                                       (fF)   (ps)    
----------------------------------------------------------------------
(clock wclk)            <<<  launch                               0 R 
                             latency                                  
wptr_full_wfull_reg/clk                                               
wptr_full_wfull_reg/q   (u)  unmapped_d_flop         2  3.1           
g873/in_0                                                             
g873/z                  (u)  unmapped_complex2       3  8.7           
g911/in_1                                                             
g911/z                  (u)  unmapped_complex2       3  8.7           
g1680/in_1                                                            
g1680/z                 (u)  unmapped_complex2       5 14.5           
g1449/in_0                                                            
g1449/z                 (u)  unmapped_complex2       3  8.7           
g1406/in_0                                                            
g1406/z                 (u)  unmapped_or2            2  5.8           
g1407/in_1                                                            
g1407/z                 (u)  unmapped_nand2          5 14.5           
g1358/in_0                                                            
g1358/z                 (u)  unmapped_complex2       1  2.9           
g1359/in_1                                                            
g1359/z                 (u)  unmapped_nand2          3  8.7           
g1343/in_1                                                            
g1343/z                 (u)  unmapped_complex2       1  2.9           
g1315/in_1                                                            
g1315/z                 (u)  unmapped_nand2          1  2.9           
g1313/in_1                                                            
g1313/z                 (u)  unmapped_or2            1  2.9           
g1310/in_1                                                            
g1310/z                 (u)  unmapped_or2            1  2.9           
g1257/in_0                                                            
g1257/z                 (u)  unmapped_or2            1  2.9           
g1729/in_1                                                            
g1729/z                 (u)  unmapped_complex2       1  2.9           
wptr_full_wfull_reg/d   <<<  unmapped_d_flop                          
wptr_full_wfull_reg/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                 capture                         100000 R 
                             latency                                  
                             uncertainty                              
----------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Start-point  : wptr_full_wfull_reg/clk
End-point    : wptr_full_wfull_reg/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 98429ps.
 
          Performing post-condense optimization ...

PBS_Generic_Opt-Post - Elapsed_Time 1, CPU_Time 2.369639999999997
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:00:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:34:07 (Apr06) |  964.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:47(00:00:29) |  00:00:02(00:00:01) | 100.0(100.0) |   22:34:08 (Apr06) |  964.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Applying wireload models.
        Computing net loads.
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:00:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:34:07 (Apr06) |  964.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:47(00:00:29) |  00:00:02(00:00:01) | 100.0(100.0) |   22:34:08 (Apr06) |  964.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:47(00:00:29) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:34:08 (Apr06) |  964.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            1         -         -       325      3083       964
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -       569      3497       964
##>G:Misc                               1
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        2
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'fifo' to generic gates.
        Applying wireload models.
        Computing net loads.
Info    : Mapping. [SYNTH-4]
        : Mapping 'fifo' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 600 combo usable cells and 338 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config:  at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:00:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:34:07 (Apr06) |  964.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:47(00:00:29) |  00:00:02(00:00:01) | 100.0( 50.0) |   22:34:08 (Apr06) |  964.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:47(00:00:29) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:34:08 (Apr06) |  964.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:47(00:00:30) |  00:00:00(00:00:01) |   0.0( 50.0) |   22:34:09 (Apr06) |  414.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Applying wireload models.
        Computing net loads.
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:00:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:34:07 (Apr06) |  964.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:47(00:00:29) |  00:00:02(00:00:01) | 100.0( 50.0) |   22:34:08 (Apr06) |  964.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:47(00:00:29) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:34:08 (Apr06) |  964.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:47(00:00:30) |  00:00:00(00:00:01) |   0.0( 50.0) |   22:34:09 (Apr06) |  414.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:47(00:00:30) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:34:09 (Apr06) |  414.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Mapper: Libraries have:
	domain _default_: 600 combo usable cells and 338 sequential usable cells
      Mapping 'fifo'...
        Preparing the circuit
          Pruning unused logic
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) fifo...
            Starting redundancy-removal...
            Finished redundancy-removal...
          Done structuring (delay-based) fifo
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 18 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'rclk' target slack:  1001 ps
Target path end-point (Pin: rptr_empty_rempty_reg/d)

          Pin                       Type          Fanout Load Arrival   
                                                         (fF)   (ps)    
------------------------------------------------------------------------
(clock rclk)              <<<  launch                               0 R 
                               latency                                  
rptr_empty_rempty_reg/clk                                               
rptr_empty_rempty_reg/q   (u)  unmapped_d_flop         2  3.1           
g871/in_0                                                               
g871/z                    (u)  unmapped_complex2       3  8.7           
g1731/in_0                                                              
g1731/z                   (u)  unmapped_complex2       5 14.5           
g798/in_1                                                               
g798/z                    (u)  unmapped_or2            3  8.7           
g1733/in_0                                                              
g1733/z                   (u)  unmapped_complex2       2  5.8           
g2883/in_0                                                              
g2883/z                   (u)  unmapped_or2            1  2.9           
g2884/in_1                                                              
g2884/z                   (u)  unmapped_nand2          5 14.5           
g2831/in_0                                                              
g2831/z                   (u)  unmapped_complex2       1  2.9           
g2832/in_1                                                              
g2832/z                   (u)  unmapped_nand2          3  8.7           
g2787/in_0                                                              
g2787/z                   (u)  unmapped_complex2       1  2.9           
g2788/in_1                                                              
g2788/z                   (u)  unmapped_nand2          1  2.9           
g2776/in_0                                                              
g2776/z                   (u)  unmapped_or2            1  2.9           
g2761/in_0                                                              
g2761/z                   (u)  unmapped_or2            1  2.9           
g2424/in_0                                                              
g2424/z                   (u)  unmapped_or2            1  2.9           
g3140/in_1                                                              
g3140/z                   (u)  unmapped_complex2       1  2.9           
rptr_empty_rempty_reg/d   <<<  unmapped_d_flop                          
rptr_empty_rempty_reg/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock rclk)                   capture                          33330 R 
                               latency                                  
------------------------------------------------------------------------
Cost Group   : 'rclk' (path_group 'rclk')
Start-point  : rptr_empty_rempty_reg/clk
End-point    : rptr_empty_rempty_reg/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 31976ps.
 
Cost Group 'wclk' target slack:  2995 ps
Target path end-point (Pin: wptr_full_wfull_reg/d)

         Pin                      Type          Fanout Load Arrival   
                                                       (fF)   (ps)    
----------------------------------------------------------------------
(clock wclk)            <<<  launch                               0 R 
                             latency                                  
wptr_full_wfull_reg/clk                                               
wptr_full_wfull_reg/q   (u)  unmapped_d_flop         2  3.1           
g2119/in_0                                                            
g2119/z                 (u)  unmapped_complex2       3  8.7           
g2130/in_1                                                            
g2130/z                 (u)  unmapped_complex2       3  8.7           
g1680/in_1                                                            
g1680/z                 (u)  unmapped_complex2       5 14.5           
g1734/in_0                                                            
g1734/z                 (u)  unmapped_complex2       3  8.7           
g1403/in_1                                                            
g1403/z                 (u)  unmapped_complex2       3  8.7           
g2811/in_1                                                            
g2811/z                 (u)  unmapped_or2            1  2.9           
g2812/in_1                                                            
g2812/z                 (u)  unmapped_nand2          5 14.5           
g2784/in_0                                                            
g2784/z                 (u)  unmapped_complex2       1  2.9           
g2785/in_1                                                            
g2785/z                 (u)  unmapped_nand2          3  8.7           
g2779/in_0                                                            
g2779/z                 (u)  unmapped_or2            1  2.9           
g2780/in_1                                                            
g2780/z                 (u)  unmapped_nand2          1  2.9           
g2768/in_0                                                            
g2768/z                 (u)  unmapped_or2            1  2.9           
g2756/in_0                                                            
g2756/z                 (u)  unmapped_or2            1  2.9           
g2443/in_0                                                            
g2443/z                 (u)  unmapped_or2            1  2.9           
g3141/in_1                                                            
g3141/z                 (u)  unmapped_complex2       1  2.9           
wptr_full_wfull_reg/d   <<<  unmapped_d_flop                          
wptr_full_wfull_reg/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                 capture                         100000 R 
                             latency                                  
                             uncertainty                              
----------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Start-point  : wptr_full_wfull_reg/clk
End-point    : wptr_full_wfull_reg/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 98385ps.
 
          Restructuring (delay-based) fifo...
          Done restructuring (delay-based) fifo
        Optimizing component fifo...
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 18 CPUs usable)
Multi-threaded Technology Mapping (8 threads per ST process, 8 of 18 CPUs usable)
 
Global mapping timing result
============================
        Applying wireload models.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
         Pin                  Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
wptr_full_wfull_reg/CK                                400           100 R 
wptr_full_wfull_reg/Q       DFQRM2RA          2  0.9   18  +274     374 F 
g4981/NA                                                     +0     374   
g4981/Z                     ND2B1M2R          3  3.4   61   +85     459 F 
g4960/NA                                                     +0     459   
g4960/Z                     ND2B1M2R          3  3.8   65  +106     565 F 
g4955/B                                                      +0     565   
g4955/Z                     NR2M2R            5  5.7  150  +114     679 R 
g4932/A                                                      +0     679   
g4932/Z                     ND2M2R            3  3.8   82   +85     764 F 
g4858/B                                                      +0     764   
g4858/Z                     NR2M2R            9 14.6  340  +229     993 R 
g4844/B                                                      +0     993   
g4844/Z                     AOI21M2R          5  5.4  144  +137    1130 F 
g4690/A1                                                     +0    1130   
g4690/Z                     MAOI22M2RA        3  3.2  106  +110    1241 R 
g4657/B1                                                     +0    1241   
g4657/Z                     MAOI22M2RA        1  1.2   63  +122    1363 R 
g4653/C                                                      +0    1363   
g4653/Z                     OAI221M2R         1  1.2   69   +67    1430 F 
g4650/C                                                      +0    1430   
g4650/Z                     NR4B1M1R          1  1.3  120  +112    1542 R 
wptr_full_wfull_reg/D  <<<  DFQRM2RA                         +0    1542   
wptr_full_wfull_reg/CK      setup                     400    -6    1536 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   98364ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : wptr_full_wfull_reg/D

          Pin                   Type      Fanout Load Slew Delay Arrival   
                                                 (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------
(clock rclk)                  launch                                   0 R 
                              latency                       +100     100 R 
rptr_empty_rempty_reg/CK                               400           100 R 
rptr_empty_rempty_reg/Q       DFQSM2RA         2  0.9   19  +281     381 F 
g4982/NA                                                      +0     381   
g4982/Z                       ND2B1M2R         3  2.8   54   +81     462 F 
g4969/NA                                                      +0     462   
g4969/Z                       ND2B1M2R         5  6.0   91  +118     581 F 
g4902/B                                                       +0     581   
g4902/Z                       NR2M2R           2  3.0   94   +91     672 R 
g4871/S                                                       +0     672   
g4871/Z                       MXB2M1RA         5  5.5  184  +143     815 R 
g4762/B1                                                      +0     815   
g4762/Z                       MAOI22M2RA       3  3.2  110  +166     981 R 
g4654/B1                                                      +0     981   
g4654/Z                       MAOI22M2RA       1  1.2   63  +123    1104 R 
g4651/C                                                       +0    1104   
g4651/Z                       OAI221M2R        1  1.2   69   +67    1171 F 
g4649/D                                                       +0    1171   
g4649/Z                       NR4B1M1R         1  1.3  119   +89    1260 R 
rptr_empty_rempty_reg/D  <<<  DFQSM2RA                        +0    1260   
rptr_empty_rempty_reg/CK      setup                    400    -3    1258 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock rclk)                  capture                              33330 R 
                              latency                       +100   33430 R 
---------------------------------------------------------------------------
Cost Group   : 'rclk' (path_group 'rclk')
Timing slack :   32172ps 
Start-point  : rptr_empty_rempty_reg/CK
End-point    : rptr_empty_rempty_reg/D

 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map                 1887        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
          rclk              1001    32172             33330 
          wclk              2995    98364            100000 

 
Global incremental target info
==============================
Cost Group 'rclk' target slack:   667 ps
Target path end-point (Pin: rptr_empty_rempty_reg/D (DFQSM2RA/D))

          Pin                   Type      Fanout Load Arrival   
                                                 (fF)   (ps)    
----------------------------------------------------------------
(clock rclk)             <<<  launch                        0 R 
                              latency                           
rptr_empty_rempty_reg/CK                                        
rptr_empty_rempty_reg/Q       DFQSM2RA         2  0.9           
g4982/NA                                                        
g4982/Z                       ND2B1M2R         3  2.8           
g4969/NA                                                        
g4969/Z                       ND2B1M2R         5  6.0           
g4902/B                                                         
g4902/Z                       NR2M2R           2  3.0           
g4871/S                                                         
g4871/Z                       MXB2M1RA         5  5.5           
g4762/B1                                                        
g4762/Z                       MAOI22M2RA       3  3.2           
g4654/B1                                                        
g4654/Z                       MAOI22M2RA       1  1.2           
g4651/C                                                         
g4651/Z                       OAI221M2R        1  1.2           
g4649/D                                                         
g4649/Z                       NR4B1M1R         1  1.3           
rptr_empty_rempty_reg/D  <<<  DFQSM2RA                          
rptr_empty_rempty_reg/CK      setup                             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock rclk)                  capture                   33330 R 
                              latency                           
----------------------------------------------------------------
Cost Group   : 'rclk' (path_group 'rclk')
Start-point  : rptr_empty_rempty_reg/CK
End-point    : rptr_empty_rempty_reg/D

The global mapper estimates a slack for this path of 31611ps.
 
Cost Group 'wclk' target slack:  1996 ps
Target path end-point (Pin: wptr_full_wfull_reg/D (DFQRM2RA/D))

         Pin                  Type       Fanout Load Arrival   
                                                (fF)   (ps)    
---------------------------------------------------------------
(clock wclk)           <<<  launch                         0 R 
                            latency                            
wptr_full_wfull_reg/CK                                         
wptr_full_wfull_reg/Q       DFQRM2RA          2  0.9           
g4981/NA                                                       
g4981/Z                     ND2B1M2R          3  3.4           
g4960/NA                                                       
g4960/Z                     ND2B1M2R          3  3.8           
g4955/B                                                        
g4955/Z                     NR2M2R            5  5.7           
g4932/A                                                        
g4932/Z                     ND2M2R            3  3.8           
g4858/B                                                        
g4858/Z                     NR2M2R            9 14.6           
g4844/B                                                        
g4844/Z                     AOI21M2R          5  5.4           
g4690/A1                                                       
g4690/Z                     MAOI22M2RA        3  3.2           
g4657/B1                                                       
g4657/Z                     MAOI22M2RA        1  1.2           
g4653/C                                                        
g4653/Z                     OAI221M2R         1  1.2           
g4650/C                                                        
g4650/Z                     NR4B1M1R          1  1.3           
wptr_full_wfull_reg/D  <<<  DFQRM2RA                           
wptr_full_wfull_reg/CK      setup                              
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock wclk)                capture                   100000 R 
                            latency                            
                            uncertainty                        
---------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Start-point  : wptr_full_wfull_reg/CK
End-point    : wptr_full_wfull_reg/D

The global mapper estimates a slack for this path of 97804ps.
 
 
Global incremental timing result
================================
        Applying wireload models.
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
         Pin                  Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock wclk)                launch                                    0 R 
                            latency                        +100     100 R 
wptr_full_wfull_reg/CK                                400           100 R 
wptr_full_wfull_reg/Q       DFQRM2RA          2  0.9   18  +274     374 F 
g4981/NA                                                     +0     374   
g4981/Z                     ND2B1M2R          3  3.4   61   +85     459 F 
g4960/NA                                                     +0     459   
g4960/Z                     ND2B1M2R          3  3.8   65  +106     565 F 
g4955/B                                                      +0     565   
g4955/Z                     NR2M2R            5  5.7  150  +114     679 R 
g4932/A                                                      +0     679   
g4932/Z                     ND2M2R            3  3.8   82   +85     764 F 
g4858/B                                                      +0     764   
g4858/Z                     NR2M2R            9 14.6  340  +229     993 R 
g4844/B                                                      +0     993   
g4844/Z                     AOI21M2R          5  5.3  144  +136    1129 F 
g4690/A1                                                     +0    1129   
g4690/Z                     MAOI22M2RA        3  3.1  104  +109    1238 R 
g4657/B1                                                     +0    1238   
g4657/Z                     MAOI22M2RA        1  1.2   63  +122    1360 R 
g4653/C                                                      +0    1360   
g4653/Z                     OAI221M2R         1  1.2   69   +67    1427 F 
g4650/C                                                      +0    1427   
g4650/Z                     NR4B1M1R          1  1.3  120  +112    1539 R 
wptr_full_wfull_reg/D  <<<  DFQRM2RA                         +0    1539   
wptr_full_wfull_reg/CK      setup                     400    -6    1532 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock wclk)                capture                              100000 R 
                            latency                        +100  100100 R 
                            uncertainty                    -200   99900 R 
--------------------------------------------------------------------------
Cost Group   : 'wclk' (path_group 'wclk')
Timing slack :   98368ps 
Start-point  : wptr_full_wfull_reg/CK
End-point    : wptr_full_wfull_reg/D

          Pin                   Type      Fanout Load Slew Delay Arrival   
                                                 (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------
(clock rclk)                  launch                                   0 R 
                              latency                       +100     100 R 
rptr_empty_rempty_reg/CK                               400           100 R 
rptr_empty_rempty_reg/Q       DFQSM2RA         2  0.9   19  +281     381 F 
g4982/NA                                                      +0     381   
g4982/Z                       ND2B1M2R         3  2.8   54   +81     462 F 
g4969/NA                                                      +0     462   
g4969/Z                       ND2B1M2R         5  6.0   91  +118     581 F 
g4902/B                                                       +0     581   
g4902/Z                       NR2M2R           2  3.0   94   +91     672 R 
g4871/S                                                       +0     672   
g4871/Z                       MXB2M1RA         5  5.4  182  +142     814 R 
g4762/B1                                                      +0     814   
g4762/Z                       MAOI22M2RA       3  3.2  110  +165     979 R 
g4654/B1                                                      +0     979   
g4654/Z                       MAOI22M2RA       1  1.2   63  +123    1102 R 
g4651/C                                                       +0    1102   
g4651/Z                       OAI221M2R        1  1.2   69   +67    1170 F 
g4649/D                                                       +0    1170   
g4649/Z                       NR4B1M1R         1  1.3  119   +89    1258 R 
rptr_empty_rempty_reg/D  <<<  DFQSM2RA                        +0    1258   
rptr_empty_rempty_reg/CK      setup                    400    -3    1256 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock rclk)                  capture                              33330 R 
                              latency                       +100   33430 R 
---------------------------------------------------------------------------
Cost Group   : 'rclk' (path_group 'rclk')
Timing slack :   32174ps 
Start-point  : rptr_empty_rempty_reg/CK
End-point    : rptr_empty_rempty_reg/D

 
==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
-----------------------------------------------------------------------
|    Id    |Sev  |Count |                Message Text                 |
-----------------------------------------------------------------------
| PHYS-752 |Info |    1 |Partition Based Synthesis execution skipped. |
| SYNTH-2  |Info |    1 |Done synthesizing.                           |
| SYNTH-4  |Info |    1 |Mapping.                                     |
-----------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr                1886        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
          rclk               667    32174             33330 
          wclk              1996    98368            100000 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.
          Performing post-mapping optimization ...

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 3, CPU_Time 2.758837000000007
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:00:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:34:07 (Apr06) |  964.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:47(00:00:29) |  00:00:02(00:00:01) |  46.2( 20.0) |   22:34:08 (Apr06) |  964.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:47(00:00:29) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:34:08 (Apr06) |  964.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:47(00:00:30) |  00:00:00(00:00:01) |   0.0( 20.0) |   22:34:09 (Apr06) |  414.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:47(00:00:30) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:34:09 (Apr06) |  414.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:00:33) |  00:00:02(00:00:03) |  53.8( 60.0) |   22:34:12 (Apr06) |  414.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Forcing flat compare. [CFM-212]
        : No hierarchies found in design.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/fifo/fv_map.fv.json' for netlist 'fv/fifo/fv_map.v.gz'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/fifo/rtl_to_fv_map.do'.
        Applying wireload models.
        Computing net loads.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 1, CPU_Time 1.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:00:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:34:07 (Apr06) |  964.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:47(00:00:29) |  00:00:02(00:00:01) |  38.7( 16.7) |   22:34:08 (Apr06) |  964.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:47(00:00:29) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:34:08 (Apr06) |  964.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:47(00:00:30) |  00:00:00(00:00:01) |   0.0( 16.7) |   22:34:09 (Apr06) |  414.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:47(00:00:30) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:34:09 (Apr06) |  414.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:00:33) |  00:00:02(00:00:03) |  45.0( 50.0) |   22:34:12 (Apr06) |  414.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:51(00:00:34) |  00:00:01(00:00:01) |  16.3( 16.7) |   22:34:13 (Apr06) |  414.3 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -0.014253000000003624
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:00:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:34:07 (Apr06) |  964.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:47(00:00:29) |  00:00:02(00:00:01) |  38.8( 16.7) |   22:34:08 (Apr06) |  964.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:47(00:00:29) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:34:08 (Apr06) |  964.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:47(00:00:30) |  00:00:00(00:00:01) |   0.0( 16.7) |   22:34:09 (Apr06) |  414.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:47(00:00:30) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:34:09 (Apr06) |  414.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:00:33) |  00:00:02(00:00:03) |  45.1( 50.0) |   22:34:12 (Apr06) |  414.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:51(00:00:34) |  00:00:01(00:00:01) |  16.4( 16.7) |   22:34:13 (Apr06) |  414.3 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:51(00:00:34) |  00:00:00(00:00:00) |  -0.2(  0.0) |   22:34:13 (Apr06) |  414.3 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on /designs/fifo ... 

PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:00:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:34:07 (Apr06) |  964.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:47(00:00:29) |  00:00:02(00:00:01) |  38.8( 16.7) |   22:34:08 (Apr06) |  964.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:47(00:00:29) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:34:08 (Apr06) |  964.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:47(00:00:30) |  00:00:00(00:00:01) |   0.0( 16.7) |   22:34:09 (Apr06) |  414.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:47(00:00:30) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:34:09 (Apr06) |  414.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:00:33) |  00:00:02(00:00:03) |  45.1( 50.0) |   22:34:12 (Apr06) |  414.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:51(00:00:34) |  00:00:01(00:00:01) |  16.4( 16.7) |   22:34:13 (Apr06) |  414.3 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:51(00:00:34) |  00:00:00(00:00:00) |  -0.2(  0.0) |   22:34:13 (Apr06) |  414.3 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:51(00:00:34) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:34:13 (Apr06) |  414.3 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                  1886        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                 1886        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_tns                   1886        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 0, CPU_Time -0.01795500000000061
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:00:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:34:07 (Apr06) |  964.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:47(00:00:29) |  00:00:02(00:00:01) |  38.9( 16.7) |   22:34:08 (Apr06) |  964.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:47(00:00:29) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:34:08 (Apr06) |  964.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:47(00:00:30) |  00:00:00(00:00:01) |   0.0( 16.7) |   22:34:09 (Apr06) |  414.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:47(00:00:30) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:34:09 (Apr06) |  414.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:00:33) |  00:00:02(00:00:03) |  45.3( 50.0) |   22:34:12 (Apr06) |  414.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:51(00:00:34) |  00:00:01(00:00:01) |  16.4( 16.7) |   22:34:13 (Apr06) |  414.3 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:51(00:00:34) |  00:00:00(00:00:00) |  -0.2(  0.0) |   22:34:13 (Apr06) |  414.3 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:51(00:00:34) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:34:13 (Apr06) |  414.3 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:51(00:00:34) |  00:00:00(00:00:00) |  -0.3(  0.0) |   22:34:13 (Apr06) |  414.3 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:45(00:00:28) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:34:07 (Apr06) |  964.4 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:47(00:00:29) |  00:00:02(00:00:01) |  38.9( 16.7) |   22:34:08 (Apr06) |  964.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:47(00:00:29) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:34:08 (Apr06) |  964.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:47(00:00:30) |  00:00:00(00:00:01) |   0.0( 16.7) |   22:34:09 (Apr06) |  414.3 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:47(00:00:30) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:34:09 (Apr06) |  414.3 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:50(00:00:33) |  00:00:02(00:00:03) |  45.3( 50.0) |   22:34:12 (Apr06) |  414.3 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:51(00:00:34) |  00:00:01(00:00:01) |  16.4( 16.7) |   22:34:13 (Apr06) |  414.3 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:51(00:00:34) |  00:00:00(00:00:00) |  -0.2(  0.0) |   22:34:13 (Apr06) |  414.3 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:51(00:00:34) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:34:13 (Apr06) |  414.3 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:51(00:00:34) |  00:00:00(00:00:00) |  -0.3(  0.0) |   22:34:13 (Apr06) |  414.3 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:51(00:00:34) |  00:00:00(00:00:00) |   0.0(  0.0) |   22:34:13 (Apr06) |  414.3 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -       569      3497       414
##>M:Pre Cleanup                        0         -         -       569      3497       414
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      1         -         -       353      1886       414
##>M:Const Prop                         0     32174         0       353      1886       414
##>M:Cleanup                            0     32174         0       353      1886       414
##>M:MBCI                               0         -         -       353      1886       414
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                               3
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        4
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'fifo'.
        Applying wireload models.
        Computing net loads.
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'fifo' using 'high' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_iopt                  1886        0         0         0        0
-------------------------------------------------------------------------------
 const_prop                 1886        0         0         0        0
 simp_cc_inputs             1886        0         0         0        0
-------------------------------------------------------------------------------
 hi_fo_buf                  1886        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                 1886        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                   1886        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                   1886        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                  1886        0         0         0        0
 rem_inv_qb                 1883        0         0         0        0
 io_phase                   1882        0         0         0        0
 glob_area                  1882        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         7  (        1 /        1 )  0.02
    seq_res_area         6  (        0 /        0 )  6.19
        io_phase         4  (        2 /        2 )  0.02
       gate_comp         2  (        0 /        0 )  0.03
       gcomp_mog         0  (        0 /        0 )  0.02
       glob_area        12  (        2 /       12 )  0.00
       area_down         0  (        0 /        0 )  0.00
      size_n_buf         0  (        0 /        0 )  0.01
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                 1882        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                   1882        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                   1882        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                  1882        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase         2  (        0 /        0 )  0.01
       gate_comp         2  (        0 /        0 )  0.03
       gcomp_mog         0  (        0 /        0 )  0.02
       glob_area        11  (        0 /       11 )  0.00
       area_down         0  (        0 /        0 )  0.00
      size_n_buf         0  (        0 /        0 )  0.01
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
 init_delay                 1882        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                   1882        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
------------------------------------------------------------------------
|   Id    |Sev  |Count |                 Message Text                  |
------------------------------------------------------------------------
| CFM-1   |Info |    1 |Wrote dofile.                                  |
| CFM-212 |Info |    1 |Forcing flat compare.                          |
| CFM-5   |Info |    1 |Wrote formal verification information.         |
| PA-7    |Info |    4 |Resetting power analysis results.              |
|         |     |      |All computed switching activities are removed. |
| SYNTH-5 |Info |    1 |Done mapping.                                  |
| SYNTH-7 |Info |    1 |Incrementally optimizing.                      |
------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'fifo'.
        Applying wireload models.
        Computing net loads.
Finished SDC export (command execution time mm:ss (real) = 00:00).
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -setuphold has changed from split to merge_always. Specify '-setuphold split' to preserve the behavior of the previous release.
        : Specify the option explicitly.
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -recrem has changed from split to merge_always. Specify '-recrem split' to preserve the behavior of the previous release.
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'fifo'.
        : Use 'check_timing_intent' or 'report timing -lint' to report more information.
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_power.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : fifo
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -compat : voltus
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Info   : PWRA-0002 Voltus compat mode is set for power analysis.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=9, Warn=2, Error=0, Fatal=0
Output file: fifo_synthesis_report_power.rep


 No LEF file read in.
Normal exit.