,Parameter,,Nominal,,,,,,,FS,,SF,,SS,,FF
,c018bcd_gen2_v1d6_usage.scs,,tt_lib,,,,,,,fs_lib,,sf_lib,,ss_lib,,ff_lib
,c018bcd_gen2_v1d6_usage.scs,,pre_simu,,,,,,,nom,,nom,,nom,,nom
,param_test,,,,,,,,,<unspecified section>,,<unspecified section>,,<unspecified section>,,<unspecified section>


Test,Output,Nominal Spec,Nominal,Spec,Weight,Pass/Fail,Min,Max,FS Spec,FS,SF Spec,SF,SS Spec,SS,FF Spec,FF
THESIS:TB_TOP_64_32_8:1,/clk,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/EN,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/RW,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/X_ADDRESS_IN<2:0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/Y_ADDRESS_IN<4:0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/reset,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/Z_BUS<7:0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/SA_IN<1:8>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/SA_IN<9:16>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/SA_VO<1>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/net1<0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/SA_VO<2>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/net1<1>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/SA_VO<3>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/net1<2>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/SA_VO<4>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/net1<3>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/SA_VO<5>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/net1<4>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/SA_VO<6>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/net1<5>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/SA_VO<7>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/net1<6>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/SA_VO<8>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/net1<7>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/WRITE_L,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/READ_L_1,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/DVLP_L,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/PRE_L,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/SA_EN_L,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/Z_SA<0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/Z_SA<1>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/Z_SA<2>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/Z_SA<3>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/Z_SA<4>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/Z_SA<5>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/Z_SA<6>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/Z_SA<7>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/P<55>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/P<54>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/P<53>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/P<52>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/P<51>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/P<50>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/P<49>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/P<48>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/N<56>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/N<55>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/N<54>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/N<53>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/N<52>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/N<51>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/N<50>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,/TOP/RRAM_ANALOG/N<49>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,READ_2,,10,,,,10,14,,10,,10,,10,,14
THESIS:TB_TOP_64_32_8:1,WRITE_1_7,< -2.31,-3.053,"< (-0.7 * VAR(""VDDW""))",,pass,-3.172,-2.85,< -2.31,-3.111,< -2.31,-3.021,< -2.31,-2.85,< -2.31,-3.172
THESIS:TB_TOP_64_32_8:1,WRITE_1_6,> 2.31,2.595,"> (0.7 * VAR(""VDDW""))",,pass,2.528,2.628,> 2.31,2.615,> 2.31,2.564,> 2.31,2.528,> 2.31,2.628
THESIS:TB_TOP_64_32_8:1,WRITE_1_5,< -2.31,-3.04,"< (-0.7 * VAR(""VDDW""))",,pass,-3.169,-2.829,< -2.31,-3.101,< -2.31,-3.006,< -2.31,-2.829,< -2.31,-3.169
THESIS:TB_TOP_64_32_8:1,WRITE_1_4,> 2.31,2.595,"> (0.7 * VAR(""VDDW""))",,pass,2.529,2.628,> 2.31,2.615,> 2.31,2.565,> 2.31,2.529,> 2.31,2.628
THESIS:TB_TOP_64_32_8:1,WRITE_1_3,< -2.31,-3.041,"< (-0.7 * VAR(""VDDW""))",,pass,-3.169,-2.83,< -2.31,-3.102,< -2.31,-3.008,< -2.31,-2.83,< -2.31,-3.169
THESIS:TB_TOP_64_32_8:1,WRITE_1_2,> 2.31,2.595,"> (0.7 * VAR(""VDDW""))",,pass,2.528,2.629,> 2.31,2.615,> 2.31,2.565,> 2.31,2.528,> 2.31,2.629
THESIS:TB_TOP_64_32_8:1,WRITE_1_1,< -2.31,-3.045,"< (-0.7 * VAR(""VDDW""))",,pass,-3.172,-2.832,< -2.31,-3.105,< -2.31,-3.011,< -2.31,-2.832,< -2.31,-3.172
THESIS:TB_TOP_64_32_8:1,WRITE_1_0,> 2.31,2.6,"> (0.7 * VAR(""VDDW""))",,pass,2.547,2.629,> 2.31,2.617,> 2.31,2.574,> 2.31,2.547,> 2.31,2.629
THESIS:TB_TOP_64_32_8:1,WRITE_2_7,> 2.31,2.598,"> (0.7 * VAR(""VDDW""))",,pass,2.548,2.626,> 2.31,2.616,> 2.31,2.576,> 2.31,2.548,> 2.31,2.626
THESIS:TB_TOP_64_32_8:1,WRITE_2_6,< -2.31,-3.046,"< (-0.7 * VAR(""VDDW""))",,pass,-3.172,-2.854,< -2.31,-3.101,< -2.31,-3.01,< -2.31,-2.854,< -2.31,-3.172
THESIS:TB_TOP_64_32_8:1,WRITE_2_5,> 2.31,2.596,"> (0.7 * VAR(""VDDW""))",,pass,2.536,2.626,> 2.31,2.615,> 2.31,2.567,> 2.31,2.536,> 2.31,2.626
THESIS:TB_TOP_64_32_8:1,WRITE_2_4,< -2.31,-3.046,"< (-0.7 * VAR(""VDDW""))",,pass,-3.173,-2.855,< -2.31,-3.102,< -2.31,-3.009,< -2.31,-2.855,< -2.31,-3.173
THESIS:TB_TOP_64_32_8:1,WRITE_2_3,> 2.31,2.596,"> (0.7 * VAR(""VDDW""))",,pass,2.537,2.627,> 2.31,2.616,> 2.31,2.568,> 2.31,2.537,> 2.31,2.627
THESIS:TB_TOP_64_32_8:1,WRITE_2_2,< -2.31,-3.048,"< (-0.7 * VAR(""VDDW""))",,pass,-3.175,-2.856,< -2.31,-3.103,< -2.31,-3.011,< -2.31,-2.856,< -2.31,-3.175
THESIS:TB_TOP_64_32_8:1,WRITE_2_1,> 2.31,2.597,"> (0.7 * VAR(""VDDW""))",,pass,2.537,2.627,> 2.31,2.616,> 2.31,2.569,> 2.31,2.537,> 2.31,2.627
THESIS:TB_TOP_64_32_8:1,WRITE_2_0,< -2.31,-3.06,"< (-0.7 * VAR(""VDDW""))",,pass,-3.18,-2.875,< -2.31,-3.114,< -2.31,-3.029,< -2.31,-2.875,< -2.31,-3.18
THESIS:TB_TOP_64_32_8:1,READ_1_0,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_64_32_8:1,READ_1_1,,1.799,< 0.3,,fail,-12.7e-6,1.799,,1.799,,-12.7e-6,,-9.462e-6,,1.799
THESIS:TB_TOP_64_32_8:1,READ_1_2,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_64_32_8:1,READ_1_3,,1.799,< 0.3,,fail,-51.78e-6,1.799,,-6.265e-6,,-51.78e-6,,-46.72e-6,,189e-9
THESIS:TB_TOP_64_32_8:1,READ_1_4,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_64_32_8:1,READ_1_5,,1.799,< 0.3,,fail,-39.96e-6,1.799,,-39.96e-6,,-33.1e-6,,-1.626e-6,,7.045e-6
THESIS:TB_TOP_64_32_8:1,READ_1_6,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_64_32_8:1,READ_1_7,,1.799,< 0.3,,fail,-9.694e-6,1.799,,12.72e-6,,-9.694e-6,,274.4e-9,,555.7e-9
THESIS:TB_TOP_64_32_8:1,READ_2_0,,59.42e-6,< 0.3,,pass,-12.93e-6,59.42e-6,,15.43e-6,,-378.9e-9,,-12.93e-6,,-10.17e-6
THESIS:TB_TOP_64_32_8:1,READ_2_1,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_64_32_8:1,READ_2_2,,-9.668e-6,< 0.3,,fail,-9.668e-6,1.799,,4.772e-6,,-864.1e-9,,70.68e-6,,1.799
THESIS:TB_TOP_64_32_8:1,READ_2_3,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_64_32_8:1,READ_2_4,,10.46e-6,< 0.3,,fail,10.46e-6,1.799,,32.5e-6,,13.77e-6,,31.78e-6,,1.799
THESIS:TB_TOP_64_32_8:1,READ_2_5,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_64_32_8:1,READ_2_6,,-18.76e-6,< 0.3,,fail,-31.45e-6,1.799,,1.799,,-14.69e-6,,-31.45e-6,,1.799
THESIS:TB_TOP_64_32_8:1,READ_2_7,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_64_32_8:1,READ_1,,15,,,,5,15,,7,,5,,5,,7
THESIS:TB_TOP_64_32_8:1,"VT(""/TOP/SA_EN_L"")",,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,"VT(""/TOP/PRE_L"")",,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,"VT(""/TOP/DVLP_L"")",,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,"VT(""/TOP/READ_L_1"")",,,,,,,,,,,,,,,
THESIS:TB_TOP_64_32_8:1,"VT(""/TOP/WRITE_L"")",,,,,,,,,,,,,,,

