library ieee;
use ieee.std_logic_1164.all;

entity flipflopd is
	port(clk :  in std_logic;
        d   :  in std_logic;
		  q   : out std_logic);
end flipflopd;

architecture behavioral of flipflopd is
begin
	process(clk)
	begin
		if (rising_edge(clk)) then
			q <= d;
		end if;
	end process;
end behavioral;