/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [3:0] _00_;
  reg [13:0] _01_;
  wire [11:0] _02_;
  reg [7:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire [10:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [11:0] celloutsig_0_1z;
  wire [6:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [8:0] celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire [8:0] celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire celloutsig_0_3z;
  wire celloutsig_0_43z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [10:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [2:0] celloutsig_1_12z;
  wire [4:0] celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [20:0] celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_34z = ~((celloutsig_0_32z[1] | celloutsig_0_2z) & celloutsig_0_1z[8]);
  assign celloutsig_0_4z = ~((celloutsig_0_3z | celloutsig_0_1z[10]) & celloutsig_0_0z);
  assign celloutsig_1_6z = ~((in_data[166] | celloutsig_1_0z) & celloutsig_1_3z[1]);
  assign celloutsig_0_21z = ~((celloutsig_0_13z[1] | celloutsig_0_3z) & celloutsig_0_5z);
  assign celloutsig_0_3z = ~((celloutsig_0_2z | celloutsig_0_0z) & celloutsig_0_0z);
  assign celloutsig_1_7z = celloutsig_1_3z[2] | ~(celloutsig_1_2z[2]);
  assign celloutsig_0_5z = celloutsig_0_0z | ~(celloutsig_0_2z);
  assign celloutsig_1_10z = celloutsig_1_0z | ~(celloutsig_1_7z);
  assign celloutsig_0_22z = celloutsig_0_14z | ~(celloutsig_0_4z);
  assign celloutsig_0_23z = celloutsig_0_20z[5] | ~(in_data[13]);
  reg [3:0] _14_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _14_ <= 4'h0;
    else _14_ <= _00_;
  assign out_data[3:0] = _14_;
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _01_ <= 14'h0000;
    else _01_ <= { celloutsig_0_25z[7:4], celloutsig_0_15z, celloutsig_0_18z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_22z, celloutsig_0_6z, celloutsig_0_8z };
  reg [11:0] _16_;
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _16_ <= 12'h000;
    else _16_ <= { celloutsig_0_13z[6:3], celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_21z };
  assign { _02_[11:8], _00_, _02_[3:0] } = _16_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _03_ <= 8'h00;
    else _03_ <= _01_[10:3];
  assign celloutsig_1_1z = in_data[183:178] / { 1'h1, in_data[168:164] };
  assign celloutsig_1_4z = celloutsig_1_3z[4:2] / { 1'h1, celloutsig_1_1z[4:3] };
  assign celloutsig_1_12z = { celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_5z } / { 1'h1, celloutsig_1_8z[2:1] };
  assign celloutsig_1_18z = { celloutsig_1_3z[3:2], celloutsig_1_6z, celloutsig_1_11z, celloutsig_1_7z } / { 1'h1, celloutsig_1_12z, celloutsig_1_10z };
  assign celloutsig_0_12z = { celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_5z } / { 1'h1, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_0_13z = celloutsig_0_1z[11:1] / { 1'h1, celloutsig_0_12z[1], celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_2z };
  assign celloutsig_0_20z = { celloutsig_0_7z, celloutsig_0_3z } / { 1'h1, celloutsig_0_18z, celloutsig_0_12z };
  assign celloutsig_0_16z = celloutsig_0_12z >= celloutsig_0_12z;
  assign celloutsig_0_19z = { celloutsig_0_13z[2:1], celloutsig_0_16z, celloutsig_0_3z } >= { celloutsig_0_6z, celloutsig_0_18z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_24z = { in_data[14:3], celloutsig_0_22z, celloutsig_0_21z } >= { celloutsig_0_12z[4:2], celloutsig_0_19z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_0_6z = { in_data[60:56], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z } > in_data[19:12];
  assign celloutsig_0_14z = { celloutsig_0_11z[2:1], celloutsig_0_12z } > { celloutsig_0_1z[8:3], celloutsig_0_0z };
  assign celloutsig_0_2z = in_data[45:34] > { celloutsig_0_1z[10:0], celloutsig_0_0z };
  assign celloutsig_1_3z = in_data[132:128] % { 1'h1, celloutsig_1_2z[3:0] };
  assign celloutsig_1_19z = in_data[103:99] % { 1'h1, in_data[170:167] };
  assign celloutsig_0_1z = { in_data[75:65], celloutsig_0_0z } % { 1'h1, in_data[71:61] };
  assign celloutsig_0_25z = { celloutsig_0_20z[5:1], celloutsig_0_3z, celloutsig_0_23z, celloutsig_0_24z, celloutsig_0_14z } % { 1'h1, celloutsig_0_20z[5:0], celloutsig_0_24z, celloutsig_0_5z };
  assign celloutsig_0_32z = { _02_[9:8], _00_, _02_[3:1] } % { 1'h1, celloutsig_0_25z[6:3], celloutsig_0_21z, celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_21z };
  assign celloutsig_0_11z = ~ { celloutsig_0_9z[1], celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_15z = ~ { celloutsig_0_1z[3], celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_0z = ~^ in_data[90:78];
  assign celloutsig_1_0z = ~^ in_data[108:100];
  assign celloutsig_1_11z = ~^ { celloutsig_1_8z[9:4], celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_0_8z = ~^ celloutsig_0_7z[4:0];
  assign celloutsig_0_10z = ~^ { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_18z = ~^ celloutsig_0_13z[9:0];
  assign celloutsig_1_2z = { in_data[156:153], celloutsig_1_0z } - in_data[117:113];
  assign celloutsig_1_8z = in_data[186:166] - { in_data[158:153], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_7z = { celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_0z } - { celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_0_43z = ~((celloutsig_0_20z[0] & _03_[7]) | (in_data[58] & celloutsig_0_34z));
  assign celloutsig_1_5z = ~((in_data[121] & in_data[114]) | (in_data[179] & celloutsig_1_4z[1]));
  assign { celloutsig_0_9z[2], celloutsig_0_9z[9:4], celloutsig_0_9z[10], celloutsig_0_9z[3], celloutsig_0_9z[1] } = ~ { celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z };
  assign _02_[7:4] = _00_;
  assign celloutsig_0_9z[0] = celloutsig_0_9z[10];
  assign { out_data[132:128], out_data[100:96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_43z };
endmodule
