Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Dec 26 15:14:00 2022
| Host         : DESKTOP-CTM6DMJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_enc_wrapper_timing_summary_routed.rpt -pb design_enc_wrapper_timing_summary_routed.pb -rpx design_enc_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_enc_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule    Severity  Description                  Violations  
------  --------  ---------------------------  ----------  
RTGT-1  Advisory  RAM retargeting possibility  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.471        0.000                      0                16673        0.040        0.000                      0                16673        3.750        0.000                       0                  8055  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.471        0.000                      0                16673        0.040        0.000                      0                16673        3.750        0.000                       0                  8055  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.471ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.471ns  (required time - arrival time)
  Source:                 design_enc_i/clefia_enc_0/inst/clefia_s1_U/q1_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_enc_i/clefia_enc_0/inst/xor_ln124_430_reg_82654_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.305ns  (logic 2.578ns (27.706%)  route 6.727ns (72.294%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 12.708 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_enc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_enc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_enc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8055, routed)        1.693     2.987    design_enc_i/clefia_enc_0/inst/clefia_s1_U/ap_clk
    RAMB18_X2Y37         RAMB18E1                                     r  design_enc_i/clefia_enc_0/inst/clefia_s1_U/q1_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y37         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     5.441 r  design_enc_i/clefia_enc_0/inst/clefia_s1_U/q1_reg/DOBDO[5]
                         net (fo=237, routed)         6.727    12.168    design_enc_i/clefia_enc_0/inst/clefia_s1_U/q1_reg_2[5]
    SLICE_X58Y82         LUT6 (Prop_lut6_I4_O)        0.124    12.292 r  design_enc_i/clefia_enc_0/inst/clefia_s1_U/xor_ln124_430_reg_82654[6]_i_1/O
                         net (fo=1, routed)           0.000    12.292    design_enc_i/clefia_enc_0/inst/xor_ln124_430_fu_53054_p2[6]
    SLICE_X58Y82         FDRE                                         r  design_enc_i/clefia_enc_0/inst/xor_ln124_430_reg_82654_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_enc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_enc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_enc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8055, routed)        1.529    12.708    design_enc_i/clefia_enc_0/inst/ap_clk
    SLICE_X58Y82         FDRE                                         r  design_enc_i/clefia_enc_0/inst/xor_ln124_430_reg_82654_reg[6]/C
                         clock pessimism              0.129    12.837    
                         clock uncertainty           -0.154    12.683    
    SLICE_X58Y82         FDRE (Setup_fdre_C_D)        0.081    12.764    design_enc_i/clefia_enc_0/inst/xor_ln124_430_reg_82654_reg[6]
  -------------------------------------------------------------------
                         required time                         12.764    
                         arrival time                         -12.292    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.477ns  (required time - arrival time)
  Source:                 design_enc_i/clefia_enc_0/inst/clefia_s1_U/q1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_enc_i/clefia_enc_0/inst/xor_ln124_69_reg_75880_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.407ns  (logic 2.578ns (27.406%)  route 6.829ns (72.594%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.820ns = ( 12.820 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_enc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_enc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_enc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8055, routed)        1.694     2.988    design_enc_i/clefia_enc_0/inst/clefia_s1_U/ap_clk
    RAMB18_X2Y37         RAMB18E1                                     r  design_enc_i/clefia_enc_0/inst/clefia_s1_U/q1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y37         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.442 r  design_enc_i/clefia_enc_0/inst/clefia_s1_U/q1_reg/DOADO[0]
                         net (fo=151, routed)         6.829    12.271    design_enc_i/clefia_enc_0/inst/clefia_s0_U/xor_ln124_165_reg_77638_reg[3][0]
    SLICE_X38Y128        LUT6 (Prop_lut6_I3_O)        0.124    12.395 r  design_enc_i/clefia_enc_0/inst/clefia_s0_U/xor_ln124_69_reg_75880[0]_i_1/O
                         net (fo=1, routed)           0.000    12.395    design_enc_i/clefia_enc_0/inst/xor_ln124_69_fu_18654_p2[0]
    SLICE_X38Y128        FDRE                                         r  design_enc_i/clefia_enc_0/inst/xor_ln124_69_reg_75880_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_enc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_enc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_enc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8055, routed)        1.641    12.820    design_enc_i/clefia_enc_0/inst/ap_clk
    SLICE_X38Y128        FDRE                                         r  design_enc_i/clefia_enc_0/inst/xor_ln124_69_reg_75880_reg[0]/C
                         clock pessimism              0.129    12.949    
                         clock uncertainty           -0.154    12.795    
    SLICE_X38Y128        FDRE (Setup_fdre_C_D)        0.077    12.872    design_enc_i/clefia_enc_0/inst/xor_ln124_69_reg_75880_reg[0]
  -------------------------------------------------------------------
                         required time                         12.872    
                         arrival time                         -12.395    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.544ns  (required time - arrival time)
  Source:                 design_enc_i/clefia_enc_0/inst/clefia_s1_U/q1_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_enc_i/clefia_enc_0/inst/xor_ln124_480_reg_83257_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.178ns  (logic 2.578ns (28.088%)  route 6.600ns (71.912%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_enc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_enc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_enc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8055, routed)        1.693     2.987    design_enc_i/clefia_enc_0/inst/clefia_s1_U/ap_clk
    RAMB18_X2Y37         RAMB18E1                                     r  design_enc_i/clefia_enc_0/inst/clefia_s1_U/q1_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y37         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     5.441 r  design_enc_i/clefia_enc_0/inst/clefia_s1_U/q1_reg/DOBDO[5]
                         net (fo=237, routed)         6.600    12.042    design_enc_i/clefia_enc_0/inst/clefia_s1_U/q1_reg_2[5]
    SLICE_X57Y78         LUT6 (Prop_lut6_I3_O)        0.124    12.166 r  design_enc_i/clefia_enc_0/inst/clefia_s1_U/xor_ln124_480_reg_83257[6]_i_1/O
                         net (fo=1, routed)           0.000    12.166    design_enc_i/clefia_enc_0/inst/xor_ln124_480_fu_56777_p2[6]
    SLICE_X57Y78         FDRE                                         r  design_enc_i/clefia_enc_0/inst/xor_ln124_480_reg_83257_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_enc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_enc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_enc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8055, routed)        1.525    12.704    design_enc_i/clefia_enc_0/inst/ap_clk
    SLICE_X57Y78         FDRE                                         r  design_enc_i/clefia_enc_0/inst/xor_ln124_480_reg_83257_reg[6]/C
                         clock pessimism              0.129    12.833    
                         clock uncertainty           -0.154    12.679    
    SLICE_X57Y78         FDRE (Setup_fdre_C_D)        0.031    12.710    design_enc_i/clefia_enc_0/inst/xor_ln124_480_reg_83257_reg[6]
  -------------------------------------------------------------------
                         required time                         12.710    
                         arrival time                         -12.166    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.556ns  (required time - arrival time)
  Source:                 design_enc_i/clefia_enc_0/inst/clefia_s0_U/q3_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_enc_i/clefia_enc_0/inst/xor_ln124_497_reg_83451_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.135ns  (logic 2.578ns (28.222%)  route 6.557ns (71.778%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.633ns = ( 12.633 - 10.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_enc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_enc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_enc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8055, routed)        1.752     3.046    design_enc_i/clefia_enc_0/inst/clefia_s0_U/ap_clk
    RAMB18_X3Y36         RAMB18E1                                     r  design_enc_i/clefia_enc_0/inst/clefia_s0_U/q3_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y36         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     5.500 r  design_enc_i/clefia_enc_0/inst/clefia_s0_U/q3_reg/DOBDO[7]
                         net (fo=209, routed)         6.557    12.057    design_enc_i/clefia_enc_0/inst/clefia_s0_U/DOBDO[7]
    SLICE_X51Y71         LUT6 (Prop_lut6_I4_O)        0.124    12.181 r  design_enc_i/clefia_enc_0/inst/clefia_s0_U/xor_ln124_497_reg_83451[1]_i_1/O
                         net (fo=1, routed)           0.000    12.181    design_enc_i/clefia_enc_0/inst/xor_ln124_497_fu_57942_p2[1]
    SLICE_X51Y71         FDRE                                         r  design_enc_i/clefia_enc_0/inst/xor_ln124_497_reg_83451_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_enc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_enc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_enc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8055, routed)        1.454    12.633    design_enc_i/clefia_enc_0/inst/ap_clk
    SLICE_X51Y71         FDRE                                         r  design_enc_i/clefia_enc_0/inst/xor_ln124_497_reg_83451_reg[1]/C
                         clock pessimism              0.229    12.862    
                         clock uncertainty           -0.154    12.708    
    SLICE_X51Y71         FDRE (Setup_fdre_C_D)        0.029    12.737    design_enc_i/clefia_enc_0/inst/xor_ln124_497_reg_83451_reg[1]
  -------------------------------------------------------------------
                         required time                         12.737    
                         arrival time                         -12.181    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.558ns  (required time - arrival time)
  Source:                 design_enc_i/clefia_enc_0/inst/clefia_s1_U/q1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_enc_i/clefia_enc_0/inst/xor_ln124_400_reg_82306_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.100ns  (logic 2.578ns (28.329%)  route 6.522ns (71.671%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 12.641 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_enc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_enc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_enc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8055, routed)        1.694     2.988    design_enc_i/clefia_enc_0/inst/clefia_s1_U/ap_clk
    RAMB18_X2Y37         RAMB18E1                                     r  design_enc_i/clefia_enc_0/inst/clefia_s1_U/q1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y37         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     5.442 r  design_enc_i/clefia_enc_0/inst/clefia_s1_U/q1_reg/DOADO[5]
                         net (fo=237, routed)         6.522    11.965    design_enc_i/clefia_enc_0/inst/clefia_s1_U/q1_reg_0[7]
    SLICE_X53Y87         LUT6 (Prop_lut6_I4_O)        0.124    12.089 r  design_enc_i/clefia_enc_0/inst/clefia_s1_U/xor_ln124_400_reg_82306[6]_i_1/O
                         net (fo=1, routed)           0.000    12.089    design_enc_i/clefia_enc_0/inst/xor_ln124_400_fu_50828_p2[6]
    SLICE_X53Y87         FDRE                                         r  design_enc_i/clefia_enc_0/inst/xor_ln124_400_reg_82306_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_enc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_enc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_enc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8055, routed)        1.462    12.641    design_enc_i/clefia_enc_0/inst/ap_clk
    SLICE_X53Y87         FDRE                                         r  design_enc_i/clefia_enc_0/inst/xor_ln124_400_reg_82306_reg[6]/C
                         clock pessimism              0.129    12.770    
                         clock uncertainty           -0.154    12.616    
    SLICE_X53Y87         FDRE (Setup_fdre_C_D)        0.031    12.647    design_enc_i/clefia_enc_0/inst/xor_ln124_400_reg_82306_reg[6]
  -------------------------------------------------------------------
                         required time                         12.647    
                         arrival time                         -12.089    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.579ns  (required time - arrival time)
  Source:                 design_enc_i/clefia_enc_0/inst/clefia_s1_U/q1_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_enc_i/clefia_enc_0/inst/xor_ln124_220_reg_77921_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.266ns  (logic 2.578ns (27.823%)  route 6.688ns (72.177%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 12.827 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_enc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_enc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_enc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8055, routed)        1.694     2.988    design_enc_i/clefia_enc_0/inst/clefia_s1_U/ap_clk
    RAMB18_X2Y37         RAMB18E1                                     r  design_enc_i/clefia_enc_0/inst/clefia_s1_U/q1_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y37         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     5.442 r  design_enc_i/clefia_enc_0/inst/clefia_s1_U/q1_reg/DOADO[7]
                         net (fo=224, routed)         6.688    12.130    design_enc_i/clefia_enc_0/inst/clefia_s1_U/q1_reg_0[1]
    SLICE_X33Y113        LUT6 (Prop_lut6_I5_O)        0.124    12.254 r  design_enc_i/clefia_enc_0/inst/clefia_s1_U/xor_ln124_220_reg_77921[7]_i_1/O
                         net (fo=1, routed)           0.000    12.254    design_enc_i/clefia_enc_0/inst/xor_ln124_220_fu_30642_p2[7]
    SLICE_X33Y113        FDRE                                         r  design_enc_i/clefia_enc_0/inst/xor_ln124_220_reg_77921_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_enc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_enc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_enc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8055, routed)        1.648    12.827    design_enc_i/clefia_enc_0/inst/ap_clk
    SLICE_X33Y113        FDRE                                         r  design_enc_i/clefia_enc_0/inst/xor_ln124_220_reg_77921_reg[7]/C
                         clock pessimism              0.129    12.956    
                         clock uncertainty           -0.154    12.802    
    SLICE_X33Y113        FDRE (Setup_fdre_C_D)        0.031    12.833    design_enc_i/clefia_enc_0/inst/xor_ln124_220_reg_77921_reg[7]
  -------------------------------------------------------------------
                         required time                         12.833    
                         arrival time                         -12.254    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.585ns  (required time - arrival time)
  Source:                 design_enc_i/clefia_enc_0/inst/clefia_s0_U/q3_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_enc_i/clefia_enc_0/inst/xor_ln124_494_reg_83433_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.107ns  (logic 2.578ns (28.307%)  route 6.529ns (71.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.633ns = ( 12.633 - 10.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_enc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_enc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_enc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8055, routed)        1.752     3.046    design_enc_i/clefia_enc_0/inst/clefia_s0_U/ap_clk
    RAMB18_X3Y36         RAMB18E1                                     r  design_enc_i/clefia_enc_0/inst/clefia_s0_U/q3_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y36         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     5.500 r  design_enc_i/clefia_enc_0/inst/clefia_s0_U/q3_reg/DOBDO[7]
                         net (fo=209, routed)         6.529    12.030    design_enc_i/clefia_enc_0/inst/clefia_s1_U/DOBDO[7]
    SLICE_X51Y71         LUT6 (Prop_lut6_I2_O)        0.124    12.154 r  design_enc_i/clefia_enc_0/inst/clefia_s1_U/xor_ln124_494_reg_83433[7]_i_1/O
                         net (fo=1, routed)           0.000    12.154    design_enc_i/clefia_enc_0/inst/xor_ln124_494_fu_57855_p2[7]
    SLICE_X51Y71         FDRE                                         r  design_enc_i/clefia_enc_0/inst/xor_ln124_494_reg_83433_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_enc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_enc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_enc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8055, routed)        1.454    12.633    design_enc_i/clefia_enc_0/inst/ap_clk
    SLICE_X51Y71         FDRE                                         r  design_enc_i/clefia_enc_0/inst/xor_ln124_494_reg_83433_reg[7]/C
                         clock pessimism              0.229    12.862    
                         clock uncertainty           -0.154    12.708    
    SLICE_X51Y71         FDRE (Setup_fdre_C_D)        0.031    12.739    design_enc_i/clefia_enc_0/inst/xor_ln124_494_reg_83433_reg[7]
  -------------------------------------------------------------------
                         required time                         12.739    
                         arrival time                         -12.154    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.586ns  (required time - arrival time)
  Source:                 design_enc_i/clefia_enc_0/inst/clefia_s0_U/q2_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_enc_i/clefia_enc_0/inst/xor_ln124_544_reg_84032_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.131ns  (logic 2.578ns (28.233%)  route 6.553ns (71.767%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_enc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_enc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_enc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8055, routed)        1.693     2.987    design_enc_i/clefia_enc_0/inst/clefia_s0_U/ap_clk
    RAMB18_X2Y36         RAMB18E1                                     r  design_enc_i/clefia_enc_0/inst/clefia_s0_U/q2_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y36         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     5.441 r  design_enc_i/clefia_enc_0/inst/clefia_s0_U/q2_reg/DOBDO[0]
                         net (fo=144, routed)         6.553    11.995    design_enc_i/clefia_enc_0/inst/clefia_s1_U/xor_ln124_52_reg_75415_reg[1][0]
    SLICE_X59Y73         LUT6 (Prop_lut6_I1_O)        0.124    12.119 r  design_enc_i/clefia_enc_0/inst/clefia_s1_U/xor_ln124_544_reg_84032[0]_i_1/O
                         net (fo=1, routed)           0.000    12.119    design_enc_i/clefia_enc_0/inst/xor_ln124_544_fu_61585_p2[0]
    SLICE_X59Y73         FDRE                                         r  design_enc_i/clefia_enc_0/inst/xor_ln124_544_reg_84032_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_enc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_enc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_enc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8055, routed)        1.522    12.701    design_enc_i/clefia_enc_0/inst/ap_clk
    SLICE_X59Y73         FDRE                                         r  design_enc_i/clefia_enc_0/inst/xor_ln124_544_reg_84032_reg[0]/C
                         clock pessimism              0.129    12.830    
                         clock uncertainty           -0.154    12.676    
    SLICE_X59Y73         FDRE (Setup_fdre_C_D)        0.029    12.705    design_enc_i/clefia_enc_0/inst/xor_ln124_544_reg_84032_reg[0]
  -------------------------------------------------------------------
                         required time                         12.705    
                         arrival time                         -12.119    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.599ns  (required time - arrival time)
  Source:                 design_enc_i/clefia_enc_0/inst/clefia_s0_U/q3_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_enc_i/clefia_enc_0/inst/xor_ln124_496_reg_83445_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.091ns  (logic 2.578ns (28.357%)  route 6.513ns (71.643%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.633ns = ( 12.633 - 10.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_enc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_enc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_enc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8055, routed)        1.752     3.046    design_enc_i/clefia_enc_0/inst/clefia_s0_U/ap_clk
    RAMB18_X3Y36         RAMB18E1                                     r  design_enc_i/clefia_enc_0/inst/clefia_s0_U/q3_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y36         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     5.500 r  design_enc_i/clefia_enc_0/inst/clefia_s0_U/q3_reg/DOBDO[7]
                         net (fo=209, routed)         6.513    12.014    design_enc_i/clefia_enc_0/inst/clefia_s1_U/DOBDO[7]
    SLICE_X52Y71         LUT6 (Prop_lut6_I5_O)        0.124    12.138 r  design_enc_i/clefia_enc_0/inst/clefia_s1_U/xor_ln124_496_reg_83445[1]_i_1/O
                         net (fo=1, routed)           0.000    12.138    design_enc_i/clefia_enc_0/inst/xor_ln124_496_fu_57913_p2[1]
    SLICE_X52Y71         FDRE                                         r  design_enc_i/clefia_enc_0/inst/xor_ln124_496_reg_83445_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_enc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_enc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_enc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8055, routed)        1.454    12.633    design_enc_i/clefia_enc_0/inst/ap_clk
    SLICE_X52Y71         FDRE                                         r  design_enc_i/clefia_enc_0/inst/xor_ln124_496_reg_83445_reg[1]/C
                         clock pessimism              0.229    12.862    
                         clock uncertainty           -0.154    12.708    
    SLICE_X52Y71         FDRE (Setup_fdre_C_D)        0.029    12.737    design_enc_i/clefia_enc_0/inst/xor_ln124_496_reg_83445_reg[1]
  -------------------------------------------------------------------
                         required time                         12.737    
                         arrival time                         -12.138    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.612ns  (required time - arrival time)
  Source:                 design_enc_i/clefia_enc_0/inst/clefia_s0_U/q3_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_enc_i/clefia_enc_0/inst/xor_ln124_529_reg_83840_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.081ns  (logic 2.578ns (28.389%)  route 6.503ns (71.611%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.635ns = ( 12.635 - 10.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_enc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_enc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_enc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8055, routed)        1.752     3.046    design_enc_i/clefia_enc_0/inst/clefia_s0_U/ap_clk
    RAMB18_X3Y36         RAMB18E1                                     r  design_enc_i/clefia_enc_0/inst/clefia_s0_U/q3_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y36         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     5.500 r  design_enc_i/clefia_enc_0/inst/clefia_s0_U/q3_reg/DOBDO[7]
                         net (fo=209, routed)         6.503    12.003    design_enc_i/clefia_enc_0/inst/clefia_s0_U/DOBDO[7]
    SLICE_X52Y68         LUT6 (Prop_lut6_I4_O)        0.124    12.127 r  design_enc_i/clefia_enc_0/inst/clefia_s0_U/xor_ln124_529_reg_83840[1]_i_1/O
                         net (fo=1, routed)           0.000    12.127    design_enc_i/clefia_enc_0/inst/xor_ln124_529_fu_60365_p2[1]
    SLICE_X52Y68         FDRE                                         r  design_enc_i/clefia_enc_0/inst/xor_ln124_529_reg_83840_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_enc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_enc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_enc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8055, routed)        1.456    12.635    design_enc_i/clefia_enc_0/inst/ap_clk
    SLICE_X52Y68         FDRE                                         r  design_enc_i/clefia_enc_0/inst/xor_ln124_529_reg_83840_reg[1]/C
                         clock pessimism              0.229    12.864    
                         clock uncertainty           -0.154    12.710    
    SLICE_X52Y68         FDRE (Setup_fdre_C_D)        0.029    12.739    design_enc_i/clefia_enc_0/inst/xor_ln124_529_reg_83840_reg[1]
  -------------------------------------------------------------------
                         required time                         12.739    
                         arrival time                         -12.127    
  -------------------------------------------------------------------
                         slack                                  0.612    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_enc_i/clefia_enc_0/inst/control_s_axi_U/rdata_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_enc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.071%)  route 0.115ns (44.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_enc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_enc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_enc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8055, routed)        0.576     0.912    design_enc_i/clefia_enc_0/inst/control_s_axi_U/ap_clk
    SLICE_X29Y93         FDRE                                         r  design_enc_i/clefia_enc_0/inst/control_s_axi_U/rdata_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_enc_i/clefia_enc_0/inst/control_s_axi_U/rdata_reg[30]/Q
                         net (fo=1, routed)           0.115     1.168    design_enc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[30]
    SLICE_X26Y93         SRLC32E                                      r  design_enc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_enc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_enc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_enc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8055, routed)        0.843     1.209    design_enc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y93         SRLC32E                                      r  design_enc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
                         clock pessimism             -0.264     0.945    
    SLICE_X26Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.128    design_enc_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_enc_i/clefia_enc_0/inst/xor_ln124_359_reg_81240_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_enc_i/clefia_enc_0/inst/xor_ln124_383_reg_81635_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.164%)  route 0.208ns (52.836%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_enc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_enc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_enc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8055, routed)        0.553     0.889    design_enc_i/clefia_enc_0/inst/ap_clk
    SLICE_X49Y88         FDRE                                         r  design_enc_i/clefia_enc_0/inst/xor_ln124_359_reg_81240_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_enc_i/clefia_enc_0/inst/xor_ln124_359_reg_81240_reg[0]/Q
                         net (fo=2, routed)           0.208     1.238    design_enc_i/clefia_enc_0/inst/clefia_s0_U/xor_ln124_383_reg_81635_reg[7][0]
    SLICE_X52Y86         LUT6 (Prop_lut6_I5_O)        0.045     1.283 r  design_enc_i/clefia_enc_0/inst/clefia_s0_U/xor_ln124_383_reg_81635[0]_i_1/O
                         net (fo=1, routed)           0.000     1.283    design_enc_i/clefia_enc_0/inst/xor_ln124_383_fu_47597_p2[0]
    SLICE_X52Y86         FDRE                                         r  design_enc_i/clefia_enc_0/inst/xor_ln124_383_reg_81635_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_enc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_enc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_enc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8055, routed)        0.815     1.181    design_enc_i/clefia_enc_0/inst/ap_clk
    SLICE_X52Y86         FDRE                                         r  design_enc_i/clefia_enc_0/inst/xor_ln124_383_reg_81635_reg[0]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X52Y86         FDRE (Hold_fdre_C_D)         0.091     1.237    design_enc_i/clefia_enc_0/inst/xor_ln124_383_reg_81635_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_enc_i/clefia_enc_0/inst/xor_ln124_414_reg_82462_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_enc_i/clefia_enc_0/inst/xor_ln124_454_reg_82989_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (43.961%)  route 0.237ns (56.039%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_enc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_enc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_enc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8055, routed)        0.549     0.885    design_enc_i/clefia_enc_0/inst/ap_clk
    SLICE_X41Y81         FDRE                                         r  design_enc_i/clefia_enc_0/inst/xor_ln124_414_reg_82462_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y81         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  design_enc_i/clefia_enc_0/inst/xor_ln124_414_reg_82462_reg[5]/Q
                         net (fo=2, routed)           0.237     1.263    design_enc_i/clefia_enc_0/inst/xor_ln124_414_reg_82462[5]
    SLICE_X50Y80         LUT6 (Prop_lut6_I2_O)        0.045     1.308 r  design_enc_i/clefia_enc_0/inst/xor_ln124_454_reg_82989[5]_i_1/O
                         net (fo=1, routed)           0.000     1.308    design_enc_i/clefia_enc_0/inst/xor_ln124_454_fu_54957_p2[5]
    SLICE_X50Y80         FDRE                                         r  design_enc_i/clefia_enc_0/inst/xor_ln124_454_reg_82989_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_enc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_enc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_enc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8055, routed)        0.810     1.176    design_enc_i/clefia_enc_0/inst/ap_clk
    SLICE_X50Y80         FDRE                                         r  design_enc_i/clefia_enc_0/inst/xor_ln124_454_reg_82989_reg[5]/C
                         clock pessimism             -0.035     1.141    
    SLICE_X50Y80         FDRE (Hold_fdre_C_D)         0.120     1.261    design_enc_i/clefia_enc_0/inst/xor_ln124_454_reg_82989_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_enc_i/clefia_enc_0/inst/skey256_15_reg_74228_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_enc_i/clefia_enc_0/inst/xor_ln124_886_reg_82289_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.190ns (44.546%)  route 0.237ns (55.454%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_enc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_enc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_enc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8055, routed)        0.633     0.969    design_enc_i/clefia_enc_0/inst/ap_clk
    SLICE_X53Y108        FDRE                                         r  design_enc_i/clefia_enc_0/inst/skey256_15_reg_74228_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y108        FDRE (Prop_fdre_C_Q)         0.141     1.110 r  design_enc_i/clefia_enc_0/inst/skey256_15_reg_74228_reg[7]/Q
                         net (fo=3, routed)           0.237     1.347    design_enc_i/clefia_enc_0/inst/skey256_15_reg_74228[7]
    SLICE_X49Y106        LUT2 (Prop_lut2_I0_O)        0.049     1.396 r  design_enc_i/clefia_enc_0/inst/xor_ln124_886_reg_82289[7]_i_1/O
                         net (fo=1, routed)           0.000     1.396    design_enc_i/clefia_enc_0/inst/xor_ln124_886_fu_50406_p2[7]
    SLICE_X49Y106        FDRE                                         r  design_enc_i/clefia_enc_0/inst/xor_ln124_886_reg_82289_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_enc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_enc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_enc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8055, routed)        0.910     1.276    design_enc_i/clefia_enc_0/inst/ap_clk
    SLICE_X49Y106        FDRE                                         r  design_enc_i/clefia_enc_0/inst/xor_ln124_886_reg_82289_reg[7]/C
                         clock pessimism             -0.039     1.237    
    SLICE_X49Y106        FDRE (Hold_fdre_C_D)         0.107     1.344    design_enc_i/clefia_enc_0/inst/xor_ln124_886_reg_82289_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           1.396    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_enc_i/clefia_enc_0/inst/xor_ln124_1254_reg_74213_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_enc_i/clefia_enc_0/inst/xor_ln124_1765_reg_76236_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.799%)  route 0.220ns (54.201%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_enc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_enc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_enc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8055, routed)        0.631     0.967    design_enc_i/clefia_enc_0/inst/ap_clk
    SLICE_X44Y131        FDRE                                         r  design_enc_i/clefia_enc_0/inst/xor_ln124_1254_reg_74213_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y131        FDRE (Prop_fdre_C_Q)         0.141     1.108 r  design_enc_i/clefia_enc_0/inst/xor_ln124_1254_reg_74213_reg[4]/Q
                         net (fo=1, routed)           0.220     1.328    design_enc_i/clefia_enc_0/inst/clefia_s1_U/xor_ln124_1254_reg_74213[0]
    SLICE_X51Y129        LUT6 (Prop_lut6_I4_O)        0.045     1.373 r  design_enc_i/clefia_enc_0/inst/clefia_s1_U/xor_ln124_1765_reg_76236[4]_i_1/O
                         net (fo=1, routed)           0.000     1.373    design_enc_i/clefia_enc_0/inst/xor_ln124_1765_fu_19722_p2[4]
    SLICE_X51Y129        FDRE                                         r  design_enc_i/clefia_enc_0/inst/xor_ln124_1765_reg_76236_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_enc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_enc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_enc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8055, routed)        0.895     1.261    design_enc_i/clefia_enc_0/inst/ap_clk
    SLICE_X51Y129        FDRE                                         r  design_enc_i/clefia_enc_0/inst/xor_ln124_1765_reg_76236_reg[4]/C
                         clock pessimism             -0.039     1.222    
    SLICE_X51Y129        FDRE (Hold_fdre_C_D)         0.092     1.314    design_enc_i/clefia_enc_0/inst/xor_ln124_1765_reg_76236_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.314    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_enc_i/clefia_enc_0/inst/xor_ln124_558_reg_84212_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_enc_i/clefia_enc_0/inst/xor_ln124_598_reg_84734_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.664%)  route 0.230ns (55.336%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.875ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_enc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_enc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_enc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8055, routed)        0.539     0.875    design_enc_i/clefia_enc_0/inst/ap_clk
    SLICE_X51Y75         FDRE                                         r  design_enc_i/clefia_enc_0/inst/xor_ln124_558_reg_84212_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y75         FDRE (Prop_fdre_C_Q)         0.141     1.016 r  design_enc_i/clefia_enc_0/inst/xor_ln124_558_reg_84212_reg[4]/Q
                         net (fo=2, routed)           0.230     1.246    design_enc_i/clefia_enc_0/inst/xor_ln124_558_reg_84212[4]
    SLICE_X41Y75         LUT6 (Prop_lut6_I3_O)        0.045     1.291 r  design_enc_i/clefia_enc_0/inst/xor_ln124_598_reg_84734[4]_i_1/O
                         net (fo=1, routed)           0.000     1.291    design_enc_i/clefia_enc_0/inst/xor_ln124_598_fu_65818_p2[4]
    SLICE_X41Y75         FDRE                                         r  design_enc_i/clefia_enc_0/inst/xor_ln124_598_reg_84734_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_enc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_enc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_enc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8055, routed)        0.808     1.174    design_enc_i/clefia_enc_0/inst/ap_clk
    SLICE_X41Y75         FDRE                                         r  design_enc_i/clefia_enc_0/inst/xor_ln124_598_reg_84734_reg[4]/C
                         clock pessimism             -0.035     1.139    
    SLICE_X41Y75         FDRE (Hold_fdre_C_D)         0.091     1.230    design_enc_i/clefia_enc_0/inst/xor_ln124_598_reg_84734_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_enc_i/clefia_enc_0/inst/xor_ln124_489_reg_83397_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_enc_i/clefia_enc_0/inst/xor_ln124_513_reg_83648_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.513%)  route 0.241ns (56.487%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.875ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_enc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_enc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_enc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8055, routed)        0.539     0.875    design_enc_i/clefia_enc_0/inst/ap_clk
    SLICE_X51Y74         FDRE                                         r  design_enc_i/clefia_enc_0/inst/xor_ln124_489_reg_83397_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y74         FDRE (Prop_fdre_C_Q)         0.141     1.016 r  design_enc_i/clefia_enc_0/inst/xor_ln124_489_reg_83397_reg[5]/Q
                         net (fo=2, routed)           0.241     1.257    design_enc_i/clefia_enc_0/inst/clefia_s0_U/xor_ln124_513_reg_83648_reg[7][5]
    SLICE_X49Y71         LUT6 (Prop_lut6_I0_O)        0.045     1.302 r  design_enc_i/clefia_enc_0/inst/clefia_s0_U/xor_ln124_513_reg_83648[5]_i_1/O
                         net (fo=1, routed)           0.000     1.302    design_enc_i/clefia_enc_0/inst/xor_ln124_513_fu_59122_p2[5]
    SLICE_X49Y71         FDRE                                         r  design_enc_i/clefia_enc_0/inst/xor_ln124_513_reg_83648_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_enc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_enc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_enc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8055, routed)        0.812     1.178    design_enc_i/clefia_enc_0/inst/ap_clk
    SLICE_X49Y71         FDRE                                         r  design_enc_i/clefia_enc_0/inst/xor_ln124_513_reg_83648_reg[5]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X49Y71         FDRE (Hold_fdre_C_D)         0.091     1.234    design_enc_i/clefia_enc_0/inst/xor_ln124_513_reg_83648_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_enc_i/clefia_enc_0/inst/xor_ln124_245_reg_78309_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_enc_i/clefia_enc_0/inst/xor_ln124_924_reg_80833_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.808%)  route 0.239ns (56.192%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_enc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_enc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_enc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8055, routed)        0.629     0.965    design_enc_i/clefia_enc_0/inst/ap_clk
    SLICE_X49Y119        FDRE                                         r  design_enc_i/clefia_enc_0/inst/xor_ln124_245_reg_78309_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y119        FDRE (Prop_fdre_C_Q)         0.141     1.106 r  design_enc_i/clefia_enc_0/inst/xor_ln124_245_reg_78309_reg[4]/Q
                         net (fo=5, routed)           0.239     1.345    design_enc_i/clefia_enc_0/inst/xor_ln124_245_reg_78309[4]
    SLICE_X53Y114        LUT6 (Prop_lut6_I5_O)        0.045     1.390 r  design_enc_i/clefia_enc_0/inst/xor_ln124_924_reg_80833[4]_i_1/O
                         net (fo=1, routed)           0.000     1.390    design_enc_i/clefia_enc_0/inst/xor_ln124_924_fu_44297_p2[4]
    SLICE_X53Y114        FDRE                                         r  design_enc_i/clefia_enc_0/inst/xor_ln124_924_reg_80833_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_enc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_enc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_enc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8055, routed)        0.901     1.267    design_enc_i/clefia_enc_0/inst/ap_clk
    SLICE_X53Y114        FDRE                                         r  design_enc_i/clefia_enc_0/inst/xor_ln124_924_reg_80833_reg[4]/C
                         clock pessimism             -0.039     1.228    
    SLICE_X53Y114        FDRE (Hold_fdre_C_D)         0.092     1.320    design_enc_i/clefia_enc_0/inst/xor_ln124_924_reg_80833_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.320    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_enc_i/clefia_enc_0/inst/xor_ln124_212_reg_77867_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_enc_i/clefia_enc_0/inst/xor_ln124_268_reg_79610_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.248%)  route 0.244ns (56.752%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_enc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_enc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_enc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8055, routed)        0.624     0.960    design_enc_i/clefia_enc_0/inst/ap_clk
    SLICE_X51Y121        FDRE                                         r  design_enc_i/clefia_enc_0/inst/xor_ln124_212_reg_77867_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y121        FDRE (Prop_fdre_C_Q)         0.141     1.101 r  design_enc_i/clefia_enc_0/inst/xor_ln124_212_reg_77867_reg[4]/Q
                         net (fo=2, routed)           0.244     1.345    design_enc_i/clefia_enc_0/inst/clefia_s1_U/xor_ln124_736_reg_79678_reg[0][4]
    SLICE_X49Y118        LUT6 (Prop_lut6_I1_O)        0.045     1.390 r  design_enc_i/clefia_enc_0/inst/clefia_s1_U/xor_ln124_268_reg_79610[4]_i_1/O
                         net (fo=1, routed)           0.000     1.390    design_enc_i/clefia_enc_0/inst/clefia_s1_U_n_210
    SLICE_X49Y118        FDRE                                         r  design_enc_i/clefia_enc_0/inst/xor_ln124_268_reg_79610_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_enc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_enc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_enc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8055, routed)        0.901     1.267    design_enc_i/clefia_enc_0/inst/ap_clk
    SLICE_X49Y118        FDRE                                         r  design_enc_i/clefia_enc_0/inst/xor_ln124_268_reg_79610_reg[4]/C
                         clock pessimism             -0.039     1.228    
    SLICE_X49Y118        FDRE (Hold_fdre_C_D)         0.092     1.320    design_enc_i/clefia_enc_0/inst/xor_ln124_268_reg_79610_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.320    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_enc_i/clefia_enc_0/inst/xor_ln124_441_reg_82810_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_enc_i/clefia_enc_0/inst/xor_ln124_465_reg_83071_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.186ns (44.278%)  route 0.234ns (55.722%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_enc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_enc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_enc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8055, routed)        0.549     0.885    design_enc_i/clefia_enc_0/inst/ap_clk
    SLICE_X49Y82         FDRE                                         r  design_enc_i/clefia_enc_0/inst/xor_ln124_441_reg_82810_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  design_enc_i/clefia_enc_0/inst/xor_ln124_441_reg_82810_reg[1]/Q
                         net (fo=2, routed)           0.234     1.260    design_enc_i/clefia_enc_0/inst/clefia_s0_U/xor_ln124_465_reg_83071_reg[7][1]
    SLICE_X52Y80         LUT6 (Prop_lut6_I0_O)        0.045     1.305 r  design_enc_i/clefia_enc_0/inst/clefia_s0_U/xor_ln124_465_reg_83071[1]_i_1/O
                         net (fo=1, routed)           0.000     1.305    design_enc_i/clefia_enc_0/inst/xor_ln124_465_fu_55586_p2[1]
    SLICE_X52Y80         FDRE                                         r  design_enc_i/clefia_enc_0/inst/xor_ln124_465_reg_83071_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_enc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_enc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_enc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8055, routed)        0.810     1.176    design_enc_i/clefia_enc_0/inst/ap_clk
    SLICE_X52Y80         FDRE                                         r  design_enc_i/clefia_enc_0/inst/xor_ln124_465_reg_83071_reg[1]/C
                         clock pessimism             -0.035     1.141    
    SLICE_X52Y80         FDRE (Hold_fdre_C_D)         0.091     1.232    design_enc_i/clefia_enc_0/inst/xor_ln124_465_reg_83071_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_enc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y38  design_enc_i/clefia_enc_0/inst/rk_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X3Y38  design_enc_i/clefia_enc_0/inst/rk_U/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y36  design_enc_i/clefia_enc_0/inst/clefia_s0_U/q2_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y36  design_enc_i/clefia_enc_0/inst/clefia_s0_U/q2_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y36  design_enc_i/clefia_enc_0/inst/clefia_s0_U/q3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y36  design_enc_i/clefia_enc_0/inst/clefia_s0_U/q3_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y50  design_enc_i/clefia_enc_0/inst/clefia_s0_U/q5_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y50  design_enc_i/clefia_enc_0/inst/clefia_s0_U/q5_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y37  design_enc_i/clefia_enc_0/inst/clefia_s1_U/q1_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y37  design_enc_i/clefia_enc_0/inst/clefia_s1_U/q1_reg/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y89  design_enc_i/clefia_enc_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y89  design_enc_i/clefia_enc_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y89  design_enc_i/clefia_enc_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y89  design_enc_i/clefia_enc_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y90  design_enc_i/clefia_enc_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_10_10/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y90  design_enc_i/clefia_enc_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_10_10/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y90  design_enc_i/clefia_enc_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_10_10/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y90  design_enc_i/clefia_enc_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_10_10/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y90  design_enc_i/clefia_enc_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_11_11/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y90  design_enc_i/clefia_enc_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_11_11/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y89  design_enc_i/clefia_enc_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y89  design_enc_i/clefia_enc_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y89  design_enc_i/clefia_enc_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y89  design_enc_i/clefia_enc_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y90  design_enc_i/clefia_enc_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_10_10/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y90  design_enc_i/clefia_enc_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_10_10/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y90  design_enc_i/clefia_enc_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_10_10/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y90  design_enc_i/clefia_enc_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_10_10/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y90  design_enc_i/clefia_enc_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_11_11/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X36Y90  design_enc_i/clefia_enc_0/inst/control_s_axi_U/int_ct/mem_reg_0_3_11_11/DP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_enc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_enc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.126ns  (logic 0.124ns (5.832%)  route 2.002ns (94.168%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_enc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           2.002     2.002    design_enc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X26Y63         LUT1 (Prop_lut1_I0_O)        0.124     2.126 r  design_enc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.126    design_enc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X26Y63         FDRE                                         r  design_enc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_enc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_enc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_enc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8055, routed)        1.516     2.695    design_enc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X26Y63         FDRE                                         r  design_enc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_enc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_enc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.804ns  (logic 0.045ns (5.595%)  route 0.759ns (94.405%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_enc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.759     0.759    design_enc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X26Y63         LUT1 (Prop_lut1_I0_O)        0.045     0.804 r  design_enc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.804    design_enc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X26Y63         FDRE                                         r  design_enc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_enc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_enc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_enc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8055, routed)        0.838     1.204    design_enc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X26Y63         FDRE                                         r  design_enc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





