Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Sep 28 11:44:57 2021
| Host         : DESKTOP-U5OEAVQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_controller_timing_summary_routed.rpt -pb vga_controller_timing_summary_routed.pb -rpx vga_controller_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_controller
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       11          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (11)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (17)
5. checking no_input_delay (0)
6. checking no_output_delay (2)
7. checking multiple_clock (14)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (11)
-------------------------
 There are 11 register/latch pins with no clock driven by root clock pin: Hcounter/v_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (17)
-------------------------------------------------
 There are 17 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (14)
-------------------------------
 There are 14 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     20.812        0.000                      0                   15        0.064        0.000                      0                   15        2.633        0.000                       0                    20  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK100MHZ               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_0    {0.000 25.000}     50.000          20.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 12.500}     25.000          40.000          
  clkfbout_clk_wiz_0_1  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         20.812        0.000                      0                   15        0.237        0.000                      0                   15       12.000        0.000                       0                    16  
  clkfbout_clk_wiz_0                                                                                                                                                      2.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       20.819        0.000                      0                   15        0.237        0.000                      0                   15       12.000        0.000                       0                    16  
  clkfbout_clk_wiz_0_1                                                                                                                                                    2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         20.812        0.000                      0                   15        0.064        0.000                      0                   15  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       20.812        0.000                      0                   15        0.064        0.000                      0                   15  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clockModule/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  clockModule/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clockModule/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clockModule/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clockModule/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clockModule/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       20.812ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.812ns  (required time - arrival time)
  Source:                 Hcounter/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hcounter/h_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.069ns  (logic 1.199ns (29.469%)  route 2.870ns (70.531%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 23.048 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.707    -2.340    Hcounter/clk_out1
    SLICE_X1Y139         FDRE                                         r  Hcounter/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.419    -1.921 r  Hcounter/h_count_reg[1]/Q
                         net (fo=6, routed)           1.034    -0.888    Hcounter/h_count[1]
    SLICE_X1Y139         LUT5 (Prop_lut5_I2_O)        0.329    -0.559 f  Hcounter/h_count[9]_i_2/O
                         net (fo=6, routed)           0.823     0.265    Hcounter/h_count[9]_i_2_n_0
    SLICE_X1Y140         LUT3 (Prop_lut3_I2_O)        0.327     0.592 r  Hcounter/h_count[10]_i_3/O
                         net (fo=1, routed)           1.013     1.605    Hcounter/h_count[10]_i_3_n_0
    SLICE_X2Y140         LUT6 (Prop_lut6_I4_O)        0.124     1.729 r  Hcounter/h_count[10]_i_1/O
                         net (fo=1, routed)           0.000     1.729    Hcounter/h_count_0[10]
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.587    23.048    Hcounter/clk_out1
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[10]/C
                         clock pessimism             -0.413    22.635    
                         clock uncertainty           -0.173    22.462    
    SLICE_X2Y140         FDRE (Setup_fdre_C_D)        0.079    22.541    Hcounter/h_count_reg[10]
  -------------------------------------------------------------------
                         required time                         22.541    
                         arrival time                          -1.729    
  -------------------------------------------------------------------
                         slack                                 20.812    

Slack (MET) :             21.314ns  (required time - arrival time)
  Source:                 Hcounter/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hsync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.857ns  (logic 1.124ns (39.337%)  route 1.733ns (60.663%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 23.048 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.707    -2.340    Hcounter/clk_out1
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y140         FDRE (Prop_fdre_C_Q)         0.478    -1.862 f  Hcounter/h_count_reg[6]/Q
                         net (fo=8, routed)           0.830    -1.032    Hcounter/h_count[6]
    SLICE_X1Y140         LUT4 (Prop_lut4_I3_O)        0.325    -0.707 r  Hcounter/Hsync_i_4/O
                         net (fo=3, routed)           0.278    -0.429    Hcounter/Hsync_i_4_n_0
    SLICE_X1Y140         LUT5 (Prop_lut5_I0_O)        0.321    -0.108 r  Hcounter/Hsync_i_1/O
                         net (fo=1, routed)           0.625     0.517    Hcounter_n_3
    SLICE_X1Y140         FDRE                                         r  Hsync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.587    23.048    clk
    SLICE_X1Y140         FDRE                                         r  Hsync_reg/C
                         clock pessimism             -0.413    22.635    
                         clock uncertainty           -0.173    22.462    
    SLICE_X1Y140         FDRE (Setup_fdre_C_R)       -0.631    21.831    Hsync_reg
  -------------------------------------------------------------------
                         required time                         21.831    
                         arrival time                          -0.517    
  -------------------------------------------------------------------
                         slack                                 21.314    

Slack (MET) :             21.570ns  (required time - arrival time)
  Source:                 Hcounter/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hsync_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.027ns  (logic 1.130ns (37.329%)  route 1.897ns (62.671%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 23.048 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.707    -2.340    Hcounter/clk_out1
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y140         FDRE (Prop_fdre_C_Q)         0.478    -1.862 r  Hcounter/h_count_reg[6]/Q
                         net (fo=8, routed)           0.830    -1.032    Hcounter/h_count[6]
    SLICE_X1Y140         LUT4 (Prop_lut4_I3_O)        0.325    -0.707 f  Hcounter/Hsync_i_4/O
                         net (fo=3, routed)           0.688    -0.019    Hcounter/Hsync_i_4_n_0
    SLICE_X1Y140         LUT6 (Prop_lut6_I0_O)        0.327     0.308 r  Hcounter/Hsync_i_2/O
                         net (fo=1, routed)           0.379     0.687    Hcounter_n_2
    SLICE_X1Y140         FDRE                                         r  Hsync_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.587    23.048    clk
    SLICE_X1Y140         FDRE                                         r  Hsync_reg/C
                         clock pessimism             -0.413    22.635    
                         clock uncertainty           -0.173    22.462    
    SLICE_X1Y140         FDRE (Setup_fdre_C_CE)      -0.205    22.257    Hsync_reg
  -------------------------------------------------------------------
                         required time                         22.257    
                         arrival time                          -0.687    
  -------------------------------------------------------------------
                         slack                                 21.570    

Slack (MET) :             21.800ns  (required time - arrival time)
  Source:                 Hcounter/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hcounter/h_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.081ns  (logic 1.075ns (34.893%)  route 2.006ns (65.107%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 23.048 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.707    -2.340    Hcounter/clk_out1
    SLICE_X1Y139         FDRE                                         r  Hcounter/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.419    -1.921 f  Hcounter/h_count_reg[1]/Q
                         net (fo=6, routed)           1.034    -0.888    Hcounter/h_count[1]
    SLICE_X1Y139         LUT5 (Prop_lut5_I2_O)        0.329    -0.559 r  Hcounter/h_count[9]_i_2/O
                         net (fo=6, routed)           0.972     0.414    Hcounter/h_count[9]_i_2_n_0
    SLICE_X2Y140         LUT6 (Prop_lut6_I2_O)        0.327     0.741 r  Hcounter/h_count[9]_i_1/O
                         net (fo=1, routed)           0.000     0.741    Hcounter/h_count_0[9]
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.587    23.048    Hcounter/clk_out1
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[9]/C
                         clock pessimism             -0.413    22.635    
                         clock uncertainty           -0.173    22.462    
    SLICE_X2Y140         FDRE (Setup_fdre_C_D)        0.079    22.541    Hcounter/h_count_reg[9]
  -------------------------------------------------------------------
                         required time                         22.541    
                         arrival time                          -0.741    
  -------------------------------------------------------------------
                         slack                                 21.800    

Slack (MET) :             21.970ns  (required time - arrival time)
  Source:                 Hcounter/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hcounter/h_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.910ns  (logic 0.966ns (33.200%)  route 1.944ns (66.800%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 23.048 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.707    -2.340    Hcounter/clk_out1
    SLICE_X1Y139         FDRE                                         r  Hcounter/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.419    -1.921 r  Hcounter/h_count_reg[1]/Q
                         net (fo=6, routed)           1.036    -0.886    Hcounter/h_count[1]
    SLICE_X1Y139         LUT6 (Prop_lut6_I4_O)        0.299    -0.587 r  Hcounter/h_count[10]_i_4/O
                         net (fo=1, routed)           0.302    -0.284    Hcounter/h_count[10]_i_4_n_0
    SLICE_X0Y140         LUT6 (Prop_lut6_I5_O)        0.124    -0.160 f  Hcounter/h_count[10]_i_2/O
                         net (fo=3, routed)           0.606     0.446    Hcounter/v_clk_i_1_n_0
    SLICE_X2Y140         LUT3 (Prop_lut3_I0_O)        0.124     0.570 r  Hcounter/h_count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.570    Hcounter/h_count_0[5]
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.587    23.048    Hcounter/clk_out1
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[5]/C
                         clock pessimism             -0.413    22.635    
                         clock uncertainty           -0.173    22.462    
    SLICE_X2Y140         FDRE (Setup_fdre_C_D)        0.077    22.539    Hcounter/h_count_reg[5]
  -------------------------------------------------------------------
                         required time                         22.539    
                         arrival time                          -0.570    
  -------------------------------------------------------------------
                         slack                                 21.970    

Slack (MET) :             22.078ns  (required time - arrival time)
  Source:                 Hcounter/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hcounter/h_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.805ns  (logic 1.075ns (38.327%)  route 1.730ns (61.672%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 23.048 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.707    -2.340    Hcounter/clk_out1
    SLICE_X1Y139         FDRE                                         r  Hcounter/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.419    -1.921 f  Hcounter/h_count_reg[1]/Q
                         net (fo=6, routed)           1.034    -0.888    Hcounter/h_count[1]
    SLICE_X1Y139         LUT5 (Prop_lut5_I2_O)        0.329    -0.559 r  Hcounter/h_count[9]_i_2/O
                         net (fo=6, routed)           0.696     0.138    Hcounter/h_count[9]_i_2_n_0
    SLICE_X2Y140         LUT4 (Prop_lut4_I1_O)        0.327     0.465 r  Hcounter/h_count[7]_i_1/O
                         net (fo=1, routed)           0.000     0.465    Hcounter/h_count_0[7]
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.587    23.048    Hcounter/clk_out1
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[7]/C
                         clock pessimism             -0.413    22.635    
                         clock uncertainty           -0.173    22.462    
    SLICE_X2Y140         FDRE (Setup_fdre_C_D)        0.081    22.543    Hcounter/h_count_reg[7]
  -------------------------------------------------------------------
                         required time                         22.543    
                         arrival time                          -0.465    
  -------------------------------------------------------------------
                         slack                                 22.078    

Slack (MET) :             22.089ns  (required time - arrival time)
  Source:                 Hcounter/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hcounter/h_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.831ns  (logic 1.101ns (38.894%)  route 1.730ns (61.106%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 23.048 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.707    -2.340    Hcounter/clk_out1
    SLICE_X1Y139         FDRE                                         r  Hcounter/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.419    -1.921 f  Hcounter/h_count_reg[1]/Q
                         net (fo=6, routed)           1.034    -0.888    Hcounter/h_count[1]
    SLICE_X1Y139         LUT5 (Prop_lut5_I2_O)        0.329    -0.559 r  Hcounter/h_count[9]_i_2/O
                         net (fo=6, routed)           0.696     0.138    Hcounter/h_count[9]_i_2_n_0
    SLICE_X2Y140         LUT5 (Prop_lut5_I3_O)        0.353     0.491 r  Hcounter/h_count[8]_i_1/O
                         net (fo=1, routed)           0.000     0.491    Hcounter/h_count_0[8]
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.587    23.048    Hcounter/clk_out1
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[8]/C
                         clock pessimism             -0.413    22.635    
                         clock uncertainty           -0.173    22.462    
    SLICE_X2Y140         FDRE (Setup_fdre_C_D)        0.118    22.580    Hcounter/h_count_reg[8]
  -------------------------------------------------------------------
                         required time                         22.580    
                         arrival time                          -0.491    
  -------------------------------------------------------------------
                         slack                                 22.089    

Slack (MET) :             22.214ns  (required time - arrival time)
  Source:                 Hcounter/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hcounter/v_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.523ns  (logic 0.842ns (33.379%)  route 1.681ns (66.621%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.951ns = ( 23.049 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.707    -2.340    Hcounter/clk_out1
    SLICE_X1Y139         FDRE                                         r  Hcounter/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.419    -1.921 f  Hcounter/h_count_reg[1]/Q
                         net (fo=6, routed)           1.036    -0.886    Hcounter/h_count[1]
    SLICE_X1Y139         LUT6 (Prop_lut6_I4_O)        0.299    -0.587 f  Hcounter/h_count[10]_i_4/O
                         net (fo=1, routed)           0.302    -0.284    Hcounter/h_count[10]_i_4_n_0
    SLICE_X0Y140         LUT6 (Prop_lut6_I5_O)        0.124    -0.160 r  Hcounter/h_count[10]_i_2/O
                         net (fo=3, routed)           0.343     0.182    Hcounter/v_clk_i_1_n_0
    SLICE_X1Y142         FDRE                                         r  Hcounter/v_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.588    23.049    Hcounter/clk_out1
    SLICE_X1Y142         FDRE                                         r  Hcounter/v_clk_reg/C
                         clock pessimism             -0.413    22.636    
                         clock uncertainty           -0.173    22.463    
    SLICE_X1Y142         FDRE (Setup_fdre_C_D)       -0.067    22.396    Hcounter/v_clk_reg
  -------------------------------------------------------------------
                         required time                         22.396    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                 22.214    

Slack (MET) :             22.367ns  (required time - arrival time)
  Source:                 Hcounter/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hcounter/h_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.553ns  (logic 1.067ns (41.798%)  route 1.486ns (58.202%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 23.048 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.707    -2.340    Hcounter/clk_out1
    SLICE_X1Y139         FDRE                                         r  Hcounter/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.419    -1.921 f  Hcounter/h_count_reg[1]/Q
                         net (fo=6, routed)           1.034    -0.888    Hcounter/h_count[1]
    SLICE_X1Y139         LUT5 (Prop_lut5_I2_O)        0.329    -0.559 r  Hcounter/h_count[9]_i_2/O
                         net (fo=6, routed)           0.452    -0.106    Hcounter/h_count[9]_i_2_n_0
    SLICE_X2Y140         LUT3 (Prop_lut3_I2_O)        0.319     0.213 r  Hcounter/h_count[6]_i_1/O
                         net (fo=1, routed)           0.000     0.213    Hcounter/h_count[6]_i_1_n_0
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.587    23.048    Hcounter/clk_out1
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[6]/C
                         clock pessimism             -0.413    22.635    
                         clock uncertainty           -0.173    22.462    
    SLICE_X2Y140         FDRE (Setup_fdre_C_D)        0.118    22.580    Hcounter/h_count_reg[6]
  -------------------------------------------------------------------
                         required time                         22.580    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                 22.367    

Slack (MET) :             22.593ns  (required time - arrival time)
  Source:                 Hcounter/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.238ns  (logic 1.130ns (50.488%)  route 1.108ns (49.512%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 23.048 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.707    -2.340    Hcounter/clk_out1
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y140         FDRE (Prop_fdre_C_Q)         0.478    -1.862 f  Hcounter/h_count_reg[6]/Q
                         net (fo=8, routed)           0.830    -1.032    Hcounter/h_count[6]
    SLICE_X1Y140         LUT4 (Prop_lut4_I3_O)        0.325    -0.707 r  Hcounter/Hsync_i_4/O
                         net (fo=3, routed)           0.278    -0.429    Hcounter/Hsync_i_4_n_0
    SLICE_X1Y140         LUT5 (Prop_lut5_I0_O)        0.327    -0.102 r  Hcounter/Hsync_i_3/O
                         net (fo=1, routed)           0.000    -0.102    pixel13_out
    SLICE_X1Y140         FDRE                                         r  Hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.587    23.048    clk
    SLICE_X1Y140         FDRE                                         r  Hsync_reg/C
                         clock pessimism             -0.413    22.635    
                         clock uncertainty           -0.173    22.462    
    SLICE_X1Y140         FDRE (Setup_fdre_C_D)        0.029    22.491    Hsync_reg
  -------------------------------------------------------------------
                         required time                         22.491    
                         arrival time                           0.102    
  -------------------------------------------------------------------
                         slack                                 22.593    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 Hcounter/h_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hcounter/h_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597    -0.515    Hcounter/clk_out1
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y140         FDRE (Prop_fdre_C_Q)         0.164    -0.351 r  Hcounter/h_count_reg[10]/Q
                         net (fo=6, routed)           0.149    -0.202    Hcounter/h_count[10]
    SLICE_X2Y140         LUT6 (Prop_lut6_I5_O)        0.045    -0.157 r  Hcounter/h_count[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.157    Hcounter/h_count_0[10]
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.870    -0.282    Hcounter/clk_out1
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[10]/C
                         clock pessimism             -0.233    -0.515    
    SLICE_X2Y140         FDRE (Hold_fdre_C_D)         0.121    -0.394    Hcounter/h_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 Hcounter/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hcounter/h_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597    -0.515    Hcounter/clk_out1
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y140         FDRE (Prop_fdre_C_Q)         0.164    -0.351 r  Hcounter/h_count_reg[5]/Q
                         net (fo=9, routed)           0.175    -0.176    Hcounter/h_count[5]
    SLICE_X2Y140         LUT3 (Prop_lut3_I1_O)        0.043    -0.133 r  Hcounter/h_count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.133    Hcounter/h_count[6]_i_1_n_0
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.870    -0.282    Hcounter/clk_out1
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[6]/C
                         clock pessimism             -0.233    -0.515    
    SLICE_X2Y140         FDRE (Hold_fdre_C_D)         0.131    -0.384    Hcounter/h_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 Hcounter/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hcounter/h_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.596    -0.516    Hcounter/clk_out1
    SLICE_X1Y139         FDRE                                         r  Hcounter/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  Hcounter/h_count_reg[0]/Q
                         net (fo=7, routed)           0.179    -0.196    Hcounter/h_count[0]
    SLICE_X1Y139         LUT2 (Prop_lut2_I1_O)        0.042    -0.154 r  Hcounter/h_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.154    Hcounter/h_count_0[1]
    SLICE_X1Y139         FDRE                                         r  Hcounter/h_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.869    -0.283    Hcounter/clk_out1
    SLICE_X1Y139         FDRE                                         r  Hcounter/h_count_reg[1]/C
                         clock pessimism             -0.233    -0.516    
    SLICE_X1Y139         FDRE (Hold_fdre_C_D)         0.107    -0.409    Hcounter/h_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 Hcounter/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hcounter/h_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.596    -0.516    Hcounter/clk_out1
    SLICE_X1Y139         FDRE                                         r  Hcounter/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  Hcounter/h_count_reg[0]/Q
                         net (fo=7, routed)           0.181    -0.194    Hcounter/h_count[0]
    SLICE_X1Y139         LUT4 (Prop_lut4_I1_O)        0.043    -0.151 r  Hcounter/h_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.151    Hcounter/h_count_0[3]
    SLICE_X1Y139         FDRE                                         r  Hcounter/h_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.869    -0.283    Hcounter/clk_out1
    SLICE_X1Y139         FDRE                                         r  Hcounter/h_count_reg[3]/C
                         clock pessimism             -0.233    -0.516    
    SLICE_X1Y139         FDRE (Hold_fdre_C_D)         0.107    -0.409    Hcounter/h_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Hcounter/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hcounter/h_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597    -0.515    Hcounter/clk_out1
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y140         FDRE (Prop_fdre_C_Q)         0.164    -0.351 r  Hcounter/h_count_reg[5]/Q
                         net (fo=9, routed)           0.175    -0.176    Hcounter/h_count[5]
    SLICE_X2Y140         LUT3 (Prop_lut3_I2_O)        0.045    -0.131 r  Hcounter/h_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.131    Hcounter/h_count_0[5]
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.870    -0.282    Hcounter/clk_out1
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[5]/C
                         clock pessimism             -0.233    -0.515    
    SLICE_X2Y140         FDRE (Hold_fdre_C_D)         0.120    -0.395    Hcounter/h_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Hcounter/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hcounter/h_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.247ns (64.084%)  route 0.138ns (35.916%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597    -0.515    Hcounter/clk_out1
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y140         FDRE (Prop_fdre_C_Q)         0.148    -0.367 r  Hcounter/h_count_reg[8]/Q
                         net (fo=8, routed)           0.138    -0.229    Hcounter/h_count[8]
    SLICE_X2Y140         LUT6 (Prop_lut6_I5_O)        0.099    -0.130 r  Hcounter/h_count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.130    Hcounter/h_count_0[9]
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.870    -0.282    Hcounter/clk_out1
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[9]/C
                         clock pessimism             -0.233    -0.515    
    SLICE_X2Y140         FDRE (Hold_fdre_C_D)         0.121    -0.394    Hcounter/h_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 Hcounter/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hcounter/h_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.596    -0.516    Hcounter/clk_out1
    SLICE_X1Y139         FDRE                                         r  Hcounter/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.141    -0.375 f  Hcounter/h_count_reg[0]/Q
                         net (fo=7, routed)           0.179    -0.196    Hcounter/h_count[0]
    SLICE_X1Y139         LUT1 (Prop_lut1_I0_O)        0.045    -0.151 r  Hcounter/h_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.151    Hcounter/h_count_0[0]
    SLICE_X1Y139         FDRE                                         r  Hcounter/h_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.869    -0.283    Hcounter/clk_out1
    SLICE_X1Y139         FDRE                                         r  Hcounter/h_count_reg[0]/C
                         clock pessimism             -0.233    -0.516    
    SLICE_X1Y139         FDRE (Hold_fdre_C_D)         0.091    -0.425    Hcounter/h_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 Hcounter/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hcounter/h_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.596    -0.516    Hcounter/clk_out1
    SLICE_X1Y139         FDRE                                         r  Hcounter/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  Hcounter/h_count_reg[0]/Q
                         net (fo=7, routed)           0.181    -0.194    Hcounter/h_count[0]
    SLICE_X1Y139         LUT3 (Prop_lut3_I2_O)        0.045    -0.149 r  Hcounter/h_count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    Hcounter/h_count_0[2]
    SLICE_X1Y139         FDRE                                         r  Hcounter/h_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.869    -0.283    Hcounter/clk_out1
    SLICE_X1Y139         FDRE                                         r  Hcounter/h_count_reg[2]/C
                         clock pessimism             -0.233    -0.516    
    SLICE_X1Y139         FDRE (Hold_fdre_C_D)         0.092    -0.424    Hcounter/h_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 Hcounter/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hcounter/h_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.249ns (55.981%)  route 0.196ns (44.019%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597    -0.515    Hcounter/clk_out1
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y140         FDRE (Prop_fdre_C_Q)         0.148    -0.367 r  Hcounter/h_count_reg[6]/Q
                         net (fo=8, routed)           0.196    -0.171    Hcounter/h_count[6]
    SLICE_X2Y140         LUT5 (Prop_lut5_I1_O)        0.101    -0.070 r  Hcounter/h_count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.070    Hcounter/h_count_0[8]
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.870    -0.282    Hcounter/clk_out1
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[8]/C
                         clock pessimism             -0.233    -0.515    
    SLICE_X2Y140         FDRE (Hold_fdre_C_D)         0.131    -0.384    Hcounter/h_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 Hcounter/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hcounter/h_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.246ns (55.682%)  route 0.196ns (44.318%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597    -0.515    Hcounter/clk_out1
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y140         FDRE (Prop_fdre_C_Q)         0.148    -0.367 r  Hcounter/h_count_reg[6]/Q
                         net (fo=8, routed)           0.196    -0.171    Hcounter/h_count[6]
    SLICE_X2Y140         LUT4 (Prop_lut4_I3_O)        0.098    -0.073 r  Hcounter/h_count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.073    Hcounter/h_count_0[7]
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.870    -0.282    Hcounter/clk_out1
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[7]/C
                         clock pessimism             -0.233    -0.515    
    SLICE_X2Y140         FDRE (Hold_fdre_C_D)         0.121    -0.394    Hcounter/h_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.321    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clockModule/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         25.000      22.845     BUFGCTRL_X0Y16  clockModule/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         25.000      23.751     PLLE2_ADV_X1Y2  clockModule/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X1Y140    Hsync_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X3Y143    Vsync_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X1Y139    Hcounter/h_count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X2Y140    Hcounter/h_count_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X1Y139    Hcounter/h_count_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X1Y139    Hcounter/h_count_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X1Y139    Hcounter/h_count_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X0Y139    Hcounter/h_count_reg[4]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y2  clockModule/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X1Y140    Hsync_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X1Y140    Hsync_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X3Y143    Vsync_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X3Y143    Vsync_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X1Y139    Hcounter/h_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X1Y139    Hcounter/h_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X2Y140    Hcounter/h_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X2Y140    Hcounter/h_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X1Y139    Hcounter/h_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X1Y139    Hcounter/h_count_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X1Y140    Hsync_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X1Y140    Hsync_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X3Y143    Vsync_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X3Y143    Vsync_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X1Y139    Hcounter/h_count_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X1Y139    Hcounter/h_count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X2Y140    Hcounter/h_count_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X2Y140    Hcounter/h_count_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X1Y139    Hcounter/h_count_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X1Y139    Hcounter/h_count_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clockModule/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17  clockModule/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  clockModule/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  clockModule/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  clockModule/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  clockModule/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clockModule/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  clockModule/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clockModule/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clockModule/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clockModule/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  clockModule/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       20.819ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.819ns  (required time - arrival time)
  Source:                 Hcounter/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hcounter/h_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.069ns  (logic 1.199ns (29.469%)  route 2.870ns (70.531%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 23.048 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.707    -2.340    Hcounter/clk_out1
    SLICE_X1Y139         FDRE                                         r  Hcounter/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.419    -1.921 r  Hcounter/h_count_reg[1]/Q
                         net (fo=6, routed)           1.034    -0.888    Hcounter/h_count[1]
    SLICE_X1Y139         LUT5 (Prop_lut5_I2_O)        0.329    -0.559 f  Hcounter/h_count[9]_i_2/O
                         net (fo=6, routed)           0.823     0.265    Hcounter/h_count[9]_i_2_n_0
    SLICE_X1Y140         LUT3 (Prop_lut3_I2_O)        0.327     0.592 r  Hcounter/h_count[10]_i_3/O
                         net (fo=1, routed)           1.013     1.605    Hcounter/h_count[10]_i_3_n_0
    SLICE_X2Y140         LUT6 (Prop_lut6_I4_O)        0.124     1.729 r  Hcounter/h_count[10]_i_1/O
                         net (fo=1, routed)           0.000     1.729    Hcounter/h_count_0[10]
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.587    23.048    Hcounter/clk_out1
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[10]/C
                         clock pessimism             -0.413    22.635    
                         clock uncertainty           -0.167    22.468    
    SLICE_X2Y140         FDRE (Setup_fdre_C_D)        0.079    22.547    Hcounter/h_count_reg[10]
  -------------------------------------------------------------------
                         required time                         22.547    
                         arrival time                          -1.729    
  -------------------------------------------------------------------
                         slack                                 20.819    

Slack (MET) :             21.320ns  (required time - arrival time)
  Source:                 Hcounter/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hsync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.857ns  (logic 1.124ns (39.337%)  route 1.733ns (60.663%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 23.048 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.707    -2.340    Hcounter/clk_out1
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y140         FDRE (Prop_fdre_C_Q)         0.478    -1.862 f  Hcounter/h_count_reg[6]/Q
                         net (fo=8, routed)           0.830    -1.032    Hcounter/h_count[6]
    SLICE_X1Y140         LUT4 (Prop_lut4_I3_O)        0.325    -0.707 r  Hcounter/Hsync_i_4/O
                         net (fo=3, routed)           0.278    -0.429    Hcounter/Hsync_i_4_n_0
    SLICE_X1Y140         LUT5 (Prop_lut5_I0_O)        0.321    -0.108 r  Hcounter/Hsync_i_1/O
                         net (fo=1, routed)           0.625     0.517    Hcounter_n_3
    SLICE_X1Y140         FDRE                                         r  Hsync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.587    23.048    clk
    SLICE_X1Y140         FDRE                                         r  Hsync_reg/C
                         clock pessimism             -0.413    22.635    
                         clock uncertainty           -0.167    22.468    
    SLICE_X1Y140         FDRE (Setup_fdre_C_R)       -0.631    21.837    Hsync_reg
  -------------------------------------------------------------------
                         required time                         21.837    
                         arrival time                          -0.517    
  -------------------------------------------------------------------
                         slack                                 21.320    

Slack (MET) :             21.576ns  (required time - arrival time)
  Source:                 Hcounter/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hsync_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.027ns  (logic 1.130ns (37.329%)  route 1.897ns (62.671%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 23.048 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.707    -2.340    Hcounter/clk_out1
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y140         FDRE (Prop_fdre_C_Q)         0.478    -1.862 r  Hcounter/h_count_reg[6]/Q
                         net (fo=8, routed)           0.830    -1.032    Hcounter/h_count[6]
    SLICE_X1Y140         LUT4 (Prop_lut4_I3_O)        0.325    -0.707 f  Hcounter/Hsync_i_4/O
                         net (fo=3, routed)           0.688    -0.019    Hcounter/Hsync_i_4_n_0
    SLICE_X1Y140         LUT6 (Prop_lut6_I0_O)        0.327     0.308 r  Hcounter/Hsync_i_2/O
                         net (fo=1, routed)           0.379     0.687    Hcounter_n_2
    SLICE_X1Y140         FDRE                                         r  Hsync_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.587    23.048    clk
    SLICE_X1Y140         FDRE                                         r  Hsync_reg/C
                         clock pessimism             -0.413    22.635    
                         clock uncertainty           -0.167    22.468    
    SLICE_X1Y140         FDRE (Setup_fdre_C_CE)      -0.205    22.263    Hsync_reg
  -------------------------------------------------------------------
                         required time                         22.263    
                         arrival time                          -0.687    
  -------------------------------------------------------------------
                         slack                                 21.576    

Slack (MET) :             21.806ns  (required time - arrival time)
  Source:                 Hcounter/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hcounter/h_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.081ns  (logic 1.075ns (34.893%)  route 2.006ns (65.107%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 23.048 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.707    -2.340    Hcounter/clk_out1
    SLICE_X1Y139         FDRE                                         r  Hcounter/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.419    -1.921 f  Hcounter/h_count_reg[1]/Q
                         net (fo=6, routed)           1.034    -0.888    Hcounter/h_count[1]
    SLICE_X1Y139         LUT5 (Prop_lut5_I2_O)        0.329    -0.559 r  Hcounter/h_count[9]_i_2/O
                         net (fo=6, routed)           0.972     0.414    Hcounter/h_count[9]_i_2_n_0
    SLICE_X2Y140         LUT6 (Prop_lut6_I2_O)        0.327     0.741 r  Hcounter/h_count[9]_i_1/O
                         net (fo=1, routed)           0.000     0.741    Hcounter/h_count_0[9]
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.587    23.048    Hcounter/clk_out1
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[9]/C
                         clock pessimism             -0.413    22.635    
                         clock uncertainty           -0.167    22.468    
    SLICE_X2Y140         FDRE (Setup_fdre_C_D)        0.079    22.547    Hcounter/h_count_reg[9]
  -------------------------------------------------------------------
                         required time                         22.547    
                         arrival time                          -0.741    
  -------------------------------------------------------------------
                         slack                                 21.806    

Slack (MET) :             21.976ns  (required time - arrival time)
  Source:                 Hcounter/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hcounter/h_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.910ns  (logic 0.966ns (33.200%)  route 1.944ns (66.800%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 23.048 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.707    -2.340    Hcounter/clk_out1
    SLICE_X1Y139         FDRE                                         r  Hcounter/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.419    -1.921 r  Hcounter/h_count_reg[1]/Q
                         net (fo=6, routed)           1.036    -0.886    Hcounter/h_count[1]
    SLICE_X1Y139         LUT6 (Prop_lut6_I4_O)        0.299    -0.587 r  Hcounter/h_count[10]_i_4/O
                         net (fo=1, routed)           0.302    -0.284    Hcounter/h_count[10]_i_4_n_0
    SLICE_X0Y140         LUT6 (Prop_lut6_I5_O)        0.124    -0.160 f  Hcounter/h_count[10]_i_2/O
                         net (fo=3, routed)           0.606     0.446    Hcounter/v_clk_i_1_n_0
    SLICE_X2Y140         LUT3 (Prop_lut3_I0_O)        0.124     0.570 r  Hcounter/h_count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.570    Hcounter/h_count_0[5]
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.587    23.048    Hcounter/clk_out1
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[5]/C
                         clock pessimism             -0.413    22.635    
                         clock uncertainty           -0.167    22.468    
    SLICE_X2Y140         FDRE (Setup_fdre_C_D)        0.077    22.545    Hcounter/h_count_reg[5]
  -------------------------------------------------------------------
                         required time                         22.545    
                         arrival time                          -0.570    
  -------------------------------------------------------------------
                         slack                                 21.976    

Slack (MET) :             22.084ns  (required time - arrival time)
  Source:                 Hcounter/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hcounter/h_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.805ns  (logic 1.075ns (38.327%)  route 1.730ns (61.672%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 23.048 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.707    -2.340    Hcounter/clk_out1
    SLICE_X1Y139         FDRE                                         r  Hcounter/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.419    -1.921 f  Hcounter/h_count_reg[1]/Q
                         net (fo=6, routed)           1.034    -0.888    Hcounter/h_count[1]
    SLICE_X1Y139         LUT5 (Prop_lut5_I2_O)        0.329    -0.559 r  Hcounter/h_count[9]_i_2/O
                         net (fo=6, routed)           0.696     0.138    Hcounter/h_count[9]_i_2_n_0
    SLICE_X2Y140         LUT4 (Prop_lut4_I1_O)        0.327     0.465 r  Hcounter/h_count[7]_i_1/O
                         net (fo=1, routed)           0.000     0.465    Hcounter/h_count_0[7]
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.587    23.048    Hcounter/clk_out1
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[7]/C
                         clock pessimism             -0.413    22.635    
                         clock uncertainty           -0.167    22.468    
    SLICE_X2Y140         FDRE (Setup_fdre_C_D)        0.081    22.549    Hcounter/h_count_reg[7]
  -------------------------------------------------------------------
                         required time                         22.549    
                         arrival time                          -0.465    
  -------------------------------------------------------------------
                         slack                                 22.084    

Slack (MET) :             22.095ns  (required time - arrival time)
  Source:                 Hcounter/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hcounter/h_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.831ns  (logic 1.101ns (38.894%)  route 1.730ns (61.106%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 23.048 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.707    -2.340    Hcounter/clk_out1
    SLICE_X1Y139         FDRE                                         r  Hcounter/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.419    -1.921 f  Hcounter/h_count_reg[1]/Q
                         net (fo=6, routed)           1.034    -0.888    Hcounter/h_count[1]
    SLICE_X1Y139         LUT5 (Prop_lut5_I2_O)        0.329    -0.559 r  Hcounter/h_count[9]_i_2/O
                         net (fo=6, routed)           0.696     0.138    Hcounter/h_count[9]_i_2_n_0
    SLICE_X2Y140         LUT5 (Prop_lut5_I3_O)        0.353     0.491 r  Hcounter/h_count[8]_i_1/O
                         net (fo=1, routed)           0.000     0.491    Hcounter/h_count_0[8]
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.587    23.048    Hcounter/clk_out1
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[8]/C
                         clock pessimism             -0.413    22.635    
                         clock uncertainty           -0.167    22.468    
    SLICE_X2Y140         FDRE (Setup_fdre_C_D)        0.118    22.586    Hcounter/h_count_reg[8]
  -------------------------------------------------------------------
                         required time                         22.586    
                         arrival time                          -0.491    
  -------------------------------------------------------------------
                         slack                                 22.095    

Slack (MET) :             22.220ns  (required time - arrival time)
  Source:                 Hcounter/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hcounter/v_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.523ns  (logic 0.842ns (33.379%)  route 1.681ns (66.621%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.951ns = ( 23.049 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.707    -2.340    Hcounter/clk_out1
    SLICE_X1Y139         FDRE                                         r  Hcounter/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.419    -1.921 f  Hcounter/h_count_reg[1]/Q
                         net (fo=6, routed)           1.036    -0.886    Hcounter/h_count[1]
    SLICE_X1Y139         LUT6 (Prop_lut6_I4_O)        0.299    -0.587 f  Hcounter/h_count[10]_i_4/O
                         net (fo=1, routed)           0.302    -0.284    Hcounter/h_count[10]_i_4_n_0
    SLICE_X0Y140         LUT6 (Prop_lut6_I5_O)        0.124    -0.160 r  Hcounter/h_count[10]_i_2/O
                         net (fo=3, routed)           0.343     0.182    Hcounter/v_clk_i_1_n_0
    SLICE_X1Y142         FDRE                                         r  Hcounter/v_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.588    23.049    Hcounter/clk_out1
    SLICE_X1Y142         FDRE                                         r  Hcounter/v_clk_reg/C
                         clock pessimism             -0.413    22.636    
                         clock uncertainty           -0.167    22.469    
    SLICE_X1Y142         FDRE (Setup_fdre_C_D)       -0.067    22.402    Hcounter/v_clk_reg
  -------------------------------------------------------------------
                         required time                         22.402    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                 22.220    

Slack (MET) :             22.373ns  (required time - arrival time)
  Source:                 Hcounter/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hcounter/h_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.553ns  (logic 1.067ns (41.798%)  route 1.486ns (58.202%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 23.048 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.707    -2.340    Hcounter/clk_out1
    SLICE_X1Y139         FDRE                                         r  Hcounter/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.419    -1.921 f  Hcounter/h_count_reg[1]/Q
                         net (fo=6, routed)           1.034    -0.888    Hcounter/h_count[1]
    SLICE_X1Y139         LUT5 (Prop_lut5_I2_O)        0.329    -0.559 r  Hcounter/h_count[9]_i_2/O
                         net (fo=6, routed)           0.452    -0.106    Hcounter/h_count[9]_i_2_n_0
    SLICE_X2Y140         LUT3 (Prop_lut3_I2_O)        0.319     0.213 r  Hcounter/h_count[6]_i_1/O
                         net (fo=1, routed)           0.000     0.213    Hcounter/h_count[6]_i_1_n_0
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.587    23.048    Hcounter/clk_out1
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[6]/C
                         clock pessimism             -0.413    22.635    
                         clock uncertainty           -0.167    22.468    
    SLICE_X2Y140         FDRE (Setup_fdre_C_D)        0.118    22.586    Hcounter/h_count_reg[6]
  -------------------------------------------------------------------
                         required time                         22.586    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                 22.373    

Slack (MET) :             22.599ns  (required time - arrival time)
  Source:                 Hcounter/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.238ns  (logic 1.130ns (50.488%)  route 1.108ns (49.512%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 23.048 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.326ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.707    -2.340    Hcounter/clk_out1
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y140         FDRE (Prop_fdre_C_Q)         0.478    -1.862 f  Hcounter/h_count_reg[6]/Q
                         net (fo=8, routed)           0.830    -1.032    Hcounter/h_count[6]
    SLICE_X1Y140         LUT4 (Prop_lut4_I3_O)        0.325    -0.707 r  Hcounter/Hsync_i_4/O
                         net (fo=3, routed)           0.278    -0.429    Hcounter/Hsync_i_4_n_0
    SLICE_X1Y140         LUT5 (Prop_lut5_I0_O)        0.327    -0.102 r  Hcounter/Hsync_i_3/O
                         net (fo=1, routed)           0.000    -0.102    pixel13_out
    SLICE_X1Y140         FDRE                                         r  Hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.587    23.048    clk
    SLICE_X1Y140         FDRE                                         r  Hsync_reg/C
                         clock pessimism             -0.413    22.635    
                         clock uncertainty           -0.167    22.468    
    SLICE_X1Y140         FDRE (Setup_fdre_C_D)        0.029    22.497    Hsync_reg
  -------------------------------------------------------------------
                         required time                         22.497    
                         arrival time                           0.102    
  -------------------------------------------------------------------
                         slack                                 22.599    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 Hcounter/h_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hcounter/h_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597    -0.515    Hcounter/clk_out1
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y140         FDRE (Prop_fdre_C_Q)         0.164    -0.351 r  Hcounter/h_count_reg[10]/Q
                         net (fo=6, routed)           0.149    -0.202    Hcounter/h_count[10]
    SLICE_X2Y140         LUT6 (Prop_lut6_I5_O)        0.045    -0.157 r  Hcounter/h_count[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.157    Hcounter/h_count_0[10]
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.870    -0.282    Hcounter/clk_out1
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[10]/C
                         clock pessimism             -0.233    -0.515    
    SLICE_X2Y140         FDRE (Hold_fdre_C_D)         0.121    -0.394    Hcounter/h_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 Hcounter/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hcounter/h_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597    -0.515    Hcounter/clk_out1
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y140         FDRE (Prop_fdre_C_Q)         0.164    -0.351 r  Hcounter/h_count_reg[5]/Q
                         net (fo=9, routed)           0.175    -0.176    Hcounter/h_count[5]
    SLICE_X2Y140         LUT3 (Prop_lut3_I1_O)        0.043    -0.133 r  Hcounter/h_count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.133    Hcounter/h_count[6]_i_1_n_0
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.870    -0.282    Hcounter/clk_out1
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[6]/C
                         clock pessimism             -0.233    -0.515    
    SLICE_X2Y140         FDRE (Hold_fdre_C_D)         0.131    -0.384    Hcounter/h_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 Hcounter/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hcounter/h_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.596    -0.516    Hcounter/clk_out1
    SLICE_X1Y139         FDRE                                         r  Hcounter/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  Hcounter/h_count_reg[0]/Q
                         net (fo=7, routed)           0.179    -0.196    Hcounter/h_count[0]
    SLICE_X1Y139         LUT2 (Prop_lut2_I1_O)        0.042    -0.154 r  Hcounter/h_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.154    Hcounter/h_count_0[1]
    SLICE_X1Y139         FDRE                                         r  Hcounter/h_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.869    -0.283    Hcounter/clk_out1
    SLICE_X1Y139         FDRE                                         r  Hcounter/h_count_reg[1]/C
                         clock pessimism             -0.233    -0.516    
    SLICE_X1Y139         FDRE (Hold_fdre_C_D)         0.107    -0.409    Hcounter/h_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 Hcounter/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hcounter/h_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.596    -0.516    Hcounter/clk_out1
    SLICE_X1Y139         FDRE                                         r  Hcounter/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  Hcounter/h_count_reg[0]/Q
                         net (fo=7, routed)           0.181    -0.194    Hcounter/h_count[0]
    SLICE_X1Y139         LUT4 (Prop_lut4_I1_O)        0.043    -0.151 r  Hcounter/h_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.151    Hcounter/h_count_0[3]
    SLICE_X1Y139         FDRE                                         r  Hcounter/h_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.869    -0.283    Hcounter/clk_out1
    SLICE_X1Y139         FDRE                                         r  Hcounter/h_count_reg[3]/C
                         clock pessimism             -0.233    -0.516    
    SLICE_X1Y139         FDRE (Hold_fdre_C_D)         0.107    -0.409    Hcounter/h_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Hcounter/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hcounter/h_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597    -0.515    Hcounter/clk_out1
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y140         FDRE (Prop_fdre_C_Q)         0.164    -0.351 r  Hcounter/h_count_reg[5]/Q
                         net (fo=9, routed)           0.175    -0.176    Hcounter/h_count[5]
    SLICE_X2Y140         LUT3 (Prop_lut3_I2_O)        0.045    -0.131 r  Hcounter/h_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.131    Hcounter/h_count_0[5]
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.870    -0.282    Hcounter/clk_out1
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[5]/C
                         clock pessimism             -0.233    -0.515    
    SLICE_X2Y140         FDRE (Hold_fdre_C_D)         0.120    -0.395    Hcounter/h_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Hcounter/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hcounter/h_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.247ns (64.084%)  route 0.138ns (35.916%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597    -0.515    Hcounter/clk_out1
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y140         FDRE (Prop_fdre_C_Q)         0.148    -0.367 r  Hcounter/h_count_reg[8]/Q
                         net (fo=8, routed)           0.138    -0.229    Hcounter/h_count[8]
    SLICE_X2Y140         LUT6 (Prop_lut6_I5_O)        0.099    -0.130 r  Hcounter/h_count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.130    Hcounter/h_count_0[9]
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.870    -0.282    Hcounter/clk_out1
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[9]/C
                         clock pessimism             -0.233    -0.515    
    SLICE_X2Y140         FDRE (Hold_fdre_C_D)         0.121    -0.394    Hcounter/h_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 Hcounter/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hcounter/h_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.596    -0.516    Hcounter/clk_out1
    SLICE_X1Y139         FDRE                                         r  Hcounter/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.141    -0.375 f  Hcounter/h_count_reg[0]/Q
                         net (fo=7, routed)           0.179    -0.196    Hcounter/h_count[0]
    SLICE_X1Y139         LUT1 (Prop_lut1_I0_O)        0.045    -0.151 r  Hcounter/h_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.151    Hcounter/h_count_0[0]
    SLICE_X1Y139         FDRE                                         r  Hcounter/h_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.869    -0.283    Hcounter/clk_out1
    SLICE_X1Y139         FDRE                                         r  Hcounter/h_count_reg[0]/C
                         clock pessimism             -0.233    -0.516    
    SLICE_X1Y139         FDRE (Hold_fdre_C_D)         0.091    -0.425    Hcounter/h_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 Hcounter/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hcounter/h_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.596    -0.516    Hcounter/clk_out1
    SLICE_X1Y139         FDRE                                         r  Hcounter/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  Hcounter/h_count_reg[0]/Q
                         net (fo=7, routed)           0.181    -0.194    Hcounter/h_count[0]
    SLICE_X1Y139         LUT3 (Prop_lut3_I2_O)        0.045    -0.149 r  Hcounter/h_count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    Hcounter/h_count_0[2]
    SLICE_X1Y139         FDRE                                         r  Hcounter/h_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.869    -0.283    Hcounter/clk_out1
    SLICE_X1Y139         FDRE                                         r  Hcounter/h_count_reg[2]/C
                         clock pessimism             -0.233    -0.516    
    SLICE_X1Y139         FDRE (Hold_fdre_C_D)         0.092    -0.424    Hcounter/h_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 Hcounter/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hcounter/h_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.249ns (55.981%)  route 0.196ns (44.019%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597    -0.515    Hcounter/clk_out1
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y140         FDRE (Prop_fdre_C_Q)         0.148    -0.367 r  Hcounter/h_count_reg[6]/Q
                         net (fo=8, routed)           0.196    -0.171    Hcounter/h_count[6]
    SLICE_X2Y140         LUT5 (Prop_lut5_I1_O)        0.101    -0.070 r  Hcounter/h_count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.070    Hcounter/h_count_0[8]
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.870    -0.282    Hcounter/clk_out1
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[8]/C
                         clock pessimism             -0.233    -0.515    
    SLICE_X2Y140         FDRE (Hold_fdre_C_D)         0.131    -0.384    Hcounter/h_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 Hcounter/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hcounter/h_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.246ns (55.682%)  route 0.196ns (44.318%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597    -0.515    Hcounter/clk_out1
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y140         FDRE (Prop_fdre_C_Q)         0.148    -0.367 r  Hcounter/h_count_reg[6]/Q
                         net (fo=8, routed)           0.196    -0.171    Hcounter/h_count[6]
    SLICE_X2Y140         LUT4 (Prop_lut4_I3_O)        0.098    -0.073 r  Hcounter/h_count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.073    Hcounter/h_count_0[7]
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.870    -0.282    Hcounter/clk_out1
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[7]/C
                         clock pessimism             -0.233    -0.515    
    SLICE_X2Y140         FDRE (Hold_fdre_C_D)         0.121    -0.394    Hcounter/h_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.321    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clockModule/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         25.000      22.845     BUFGCTRL_X0Y16  clockModule/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         25.000      23.751     PLLE2_ADV_X1Y2  clockModule/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X1Y140    Hsync_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X3Y143    Vsync_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X1Y139    Hcounter/h_count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X2Y140    Hcounter/h_count_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X1Y139    Hcounter/h_count_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X1Y139    Hcounter/h_count_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X1Y139    Hcounter/h_count_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X0Y139    Hcounter/h_count_reg[4]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y2  clockModule/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X1Y140    Hsync_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X1Y140    Hsync_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X3Y143    Vsync_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X3Y143    Vsync_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X1Y139    Hcounter/h_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X1Y139    Hcounter/h_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X2Y140    Hcounter/h_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X2Y140    Hcounter/h_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X1Y139    Hcounter/h_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X1Y139    Hcounter/h_count_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X1Y140    Hsync_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X1Y140    Hsync_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X3Y143    Vsync_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X3Y143    Vsync_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X1Y139    Hcounter/h_count_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X1Y139    Hcounter/h_count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X2Y140    Hcounter/h_count_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X2Y140    Hcounter/h_count_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X1Y139    Hcounter/h_count_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         12.500      12.000     SLICE_X1Y139    Hcounter/h_count_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clockModule/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17  clockModule/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  clockModule/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  clockModule/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  clockModule/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  clockModule/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       20.812ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.812ns  (required time - arrival time)
  Source:                 Hcounter/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hcounter/h_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.069ns  (logic 1.199ns (29.469%)  route 2.870ns (70.531%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 23.048 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.707    -2.340    Hcounter/clk_out1
    SLICE_X1Y139         FDRE                                         r  Hcounter/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.419    -1.921 r  Hcounter/h_count_reg[1]/Q
                         net (fo=6, routed)           1.034    -0.888    Hcounter/h_count[1]
    SLICE_X1Y139         LUT5 (Prop_lut5_I2_O)        0.329    -0.559 f  Hcounter/h_count[9]_i_2/O
                         net (fo=6, routed)           0.823     0.265    Hcounter/h_count[9]_i_2_n_0
    SLICE_X1Y140         LUT3 (Prop_lut3_I2_O)        0.327     0.592 r  Hcounter/h_count[10]_i_3/O
                         net (fo=1, routed)           1.013     1.605    Hcounter/h_count[10]_i_3_n_0
    SLICE_X2Y140         LUT6 (Prop_lut6_I4_O)        0.124     1.729 r  Hcounter/h_count[10]_i_1/O
                         net (fo=1, routed)           0.000     1.729    Hcounter/h_count_0[10]
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.587    23.048    Hcounter/clk_out1
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[10]/C
                         clock pessimism             -0.413    22.635    
                         clock uncertainty           -0.173    22.462    
    SLICE_X2Y140         FDRE (Setup_fdre_C_D)        0.079    22.541    Hcounter/h_count_reg[10]
  -------------------------------------------------------------------
                         required time                         22.541    
                         arrival time                          -1.729    
  -------------------------------------------------------------------
                         slack                                 20.812    

Slack (MET) :             21.314ns  (required time - arrival time)
  Source:                 Hcounter/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hsync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.857ns  (logic 1.124ns (39.337%)  route 1.733ns (60.663%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 23.048 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.707    -2.340    Hcounter/clk_out1
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y140         FDRE (Prop_fdre_C_Q)         0.478    -1.862 f  Hcounter/h_count_reg[6]/Q
                         net (fo=8, routed)           0.830    -1.032    Hcounter/h_count[6]
    SLICE_X1Y140         LUT4 (Prop_lut4_I3_O)        0.325    -0.707 r  Hcounter/Hsync_i_4/O
                         net (fo=3, routed)           0.278    -0.429    Hcounter/Hsync_i_4_n_0
    SLICE_X1Y140         LUT5 (Prop_lut5_I0_O)        0.321    -0.108 r  Hcounter/Hsync_i_1/O
                         net (fo=1, routed)           0.625     0.517    Hcounter_n_3
    SLICE_X1Y140         FDRE                                         r  Hsync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.587    23.048    clk
    SLICE_X1Y140         FDRE                                         r  Hsync_reg/C
                         clock pessimism             -0.413    22.635    
                         clock uncertainty           -0.173    22.462    
    SLICE_X1Y140         FDRE (Setup_fdre_C_R)       -0.631    21.831    Hsync_reg
  -------------------------------------------------------------------
                         required time                         21.831    
                         arrival time                          -0.517    
  -------------------------------------------------------------------
                         slack                                 21.314    

Slack (MET) :             21.570ns  (required time - arrival time)
  Source:                 Hcounter/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hsync_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.027ns  (logic 1.130ns (37.329%)  route 1.897ns (62.671%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 23.048 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.707    -2.340    Hcounter/clk_out1
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y140         FDRE (Prop_fdre_C_Q)         0.478    -1.862 r  Hcounter/h_count_reg[6]/Q
                         net (fo=8, routed)           0.830    -1.032    Hcounter/h_count[6]
    SLICE_X1Y140         LUT4 (Prop_lut4_I3_O)        0.325    -0.707 f  Hcounter/Hsync_i_4/O
                         net (fo=3, routed)           0.688    -0.019    Hcounter/Hsync_i_4_n_0
    SLICE_X1Y140         LUT6 (Prop_lut6_I0_O)        0.327     0.308 r  Hcounter/Hsync_i_2/O
                         net (fo=1, routed)           0.379     0.687    Hcounter_n_2
    SLICE_X1Y140         FDRE                                         r  Hsync_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.587    23.048    clk
    SLICE_X1Y140         FDRE                                         r  Hsync_reg/C
                         clock pessimism             -0.413    22.635    
                         clock uncertainty           -0.173    22.462    
    SLICE_X1Y140         FDRE (Setup_fdre_C_CE)      -0.205    22.257    Hsync_reg
  -------------------------------------------------------------------
                         required time                         22.257    
                         arrival time                          -0.687    
  -------------------------------------------------------------------
                         slack                                 21.570    

Slack (MET) :             21.800ns  (required time - arrival time)
  Source:                 Hcounter/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hcounter/h_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.081ns  (logic 1.075ns (34.893%)  route 2.006ns (65.107%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 23.048 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.707    -2.340    Hcounter/clk_out1
    SLICE_X1Y139         FDRE                                         r  Hcounter/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.419    -1.921 f  Hcounter/h_count_reg[1]/Q
                         net (fo=6, routed)           1.034    -0.888    Hcounter/h_count[1]
    SLICE_X1Y139         LUT5 (Prop_lut5_I2_O)        0.329    -0.559 r  Hcounter/h_count[9]_i_2/O
                         net (fo=6, routed)           0.972     0.414    Hcounter/h_count[9]_i_2_n_0
    SLICE_X2Y140         LUT6 (Prop_lut6_I2_O)        0.327     0.741 r  Hcounter/h_count[9]_i_1/O
                         net (fo=1, routed)           0.000     0.741    Hcounter/h_count_0[9]
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.587    23.048    Hcounter/clk_out1
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[9]/C
                         clock pessimism             -0.413    22.635    
                         clock uncertainty           -0.173    22.462    
    SLICE_X2Y140         FDRE (Setup_fdre_C_D)        0.079    22.541    Hcounter/h_count_reg[9]
  -------------------------------------------------------------------
                         required time                         22.541    
                         arrival time                          -0.741    
  -------------------------------------------------------------------
                         slack                                 21.800    

Slack (MET) :             21.970ns  (required time - arrival time)
  Source:                 Hcounter/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hcounter/h_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.910ns  (logic 0.966ns (33.200%)  route 1.944ns (66.800%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 23.048 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.707    -2.340    Hcounter/clk_out1
    SLICE_X1Y139         FDRE                                         r  Hcounter/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.419    -1.921 r  Hcounter/h_count_reg[1]/Q
                         net (fo=6, routed)           1.036    -0.886    Hcounter/h_count[1]
    SLICE_X1Y139         LUT6 (Prop_lut6_I4_O)        0.299    -0.587 r  Hcounter/h_count[10]_i_4/O
                         net (fo=1, routed)           0.302    -0.284    Hcounter/h_count[10]_i_4_n_0
    SLICE_X0Y140         LUT6 (Prop_lut6_I5_O)        0.124    -0.160 f  Hcounter/h_count[10]_i_2/O
                         net (fo=3, routed)           0.606     0.446    Hcounter/v_clk_i_1_n_0
    SLICE_X2Y140         LUT3 (Prop_lut3_I0_O)        0.124     0.570 r  Hcounter/h_count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.570    Hcounter/h_count_0[5]
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.587    23.048    Hcounter/clk_out1
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[5]/C
                         clock pessimism             -0.413    22.635    
                         clock uncertainty           -0.173    22.462    
    SLICE_X2Y140         FDRE (Setup_fdre_C_D)        0.077    22.539    Hcounter/h_count_reg[5]
  -------------------------------------------------------------------
                         required time                         22.539    
                         arrival time                          -0.570    
  -------------------------------------------------------------------
                         slack                                 21.970    

Slack (MET) :             22.078ns  (required time - arrival time)
  Source:                 Hcounter/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hcounter/h_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.805ns  (logic 1.075ns (38.327%)  route 1.730ns (61.672%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 23.048 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.707    -2.340    Hcounter/clk_out1
    SLICE_X1Y139         FDRE                                         r  Hcounter/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.419    -1.921 f  Hcounter/h_count_reg[1]/Q
                         net (fo=6, routed)           1.034    -0.888    Hcounter/h_count[1]
    SLICE_X1Y139         LUT5 (Prop_lut5_I2_O)        0.329    -0.559 r  Hcounter/h_count[9]_i_2/O
                         net (fo=6, routed)           0.696     0.138    Hcounter/h_count[9]_i_2_n_0
    SLICE_X2Y140         LUT4 (Prop_lut4_I1_O)        0.327     0.465 r  Hcounter/h_count[7]_i_1/O
                         net (fo=1, routed)           0.000     0.465    Hcounter/h_count_0[7]
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.587    23.048    Hcounter/clk_out1
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[7]/C
                         clock pessimism             -0.413    22.635    
                         clock uncertainty           -0.173    22.462    
    SLICE_X2Y140         FDRE (Setup_fdre_C_D)        0.081    22.543    Hcounter/h_count_reg[7]
  -------------------------------------------------------------------
                         required time                         22.543    
                         arrival time                          -0.465    
  -------------------------------------------------------------------
                         slack                                 22.078    

Slack (MET) :             22.089ns  (required time - arrival time)
  Source:                 Hcounter/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hcounter/h_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.831ns  (logic 1.101ns (38.894%)  route 1.730ns (61.106%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 23.048 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.707    -2.340    Hcounter/clk_out1
    SLICE_X1Y139         FDRE                                         r  Hcounter/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.419    -1.921 f  Hcounter/h_count_reg[1]/Q
                         net (fo=6, routed)           1.034    -0.888    Hcounter/h_count[1]
    SLICE_X1Y139         LUT5 (Prop_lut5_I2_O)        0.329    -0.559 r  Hcounter/h_count[9]_i_2/O
                         net (fo=6, routed)           0.696     0.138    Hcounter/h_count[9]_i_2_n_0
    SLICE_X2Y140         LUT5 (Prop_lut5_I3_O)        0.353     0.491 r  Hcounter/h_count[8]_i_1/O
                         net (fo=1, routed)           0.000     0.491    Hcounter/h_count_0[8]
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.587    23.048    Hcounter/clk_out1
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[8]/C
                         clock pessimism             -0.413    22.635    
                         clock uncertainty           -0.173    22.462    
    SLICE_X2Y140         FDRE (Setup_fdre_C_D)        0.118    22.580    Hcounter/h_count_reg[8]
  -------------------------------------------------------------------
                         required time                         22.580    
                         arrival time                          -0.491    
  -------------------------------------------------------------------
                         slack                                 22.089    

Slack (MET) :             22.214ns  (required time - arrival time)
  Source:                 Hcounter/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hcounter/v_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.523ns  (logic 0.842ns (33.379%)  route 1.681ns (66.621%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.951ns = ( 23.049 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.707    -2.340    Hcounter/clk_out1
    SLICE_X1Y139         FDRE                                         r  Hcounter/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.419    -1.921 f  Hcounter/h_count_reg[1]/Q
                         net (fo=6, routed)           1.036    -0.886    Hcounter/h_count[1]
    SLICE_X1Y139         LUT6 (Prop_lut6_I4_O)        0.299    -0.587 f  Hcounter/h_count[10]_i_4/O
                         net (fo=1, routed)           0.302    -0.284    Hcounter/h_count[10]_i_4_n_0
    SLICE_X0Y140         LUT6 (Prop_lut6_I5_O)        0.124    -0.160 r  Hcounter/h_count[10]_i_2/O
                         net (fo=3, routed)           0.343     0.182    Hcounter/v_clk_i_1_n_0
    SLICE_X1Y142         FDRE                                         r  Hcounter/v_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.588    23.049    Hcounter/clk_out1
    SLICE_X1Y142         FDRE                                         r  Hcounter/v_clk_reg/C
                         clock pessimism             -0.413    22.636    
                         clock uncertainty           -0.173    22.463    
    SLICE_X1Y142         FDRE (Setup_fdre_C_D)       -0.067    22.396    Hcounter/v_clk_reg
  -------------------------------------------------------------------
                         required time                         22.396    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                 22.214    

Slack (MET) :             22.367ns  (required time - arrival time)
  Source:                 Hcounter/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hcounter/h_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.553ns  (logic 1.067ns (41.798%)  route 1.486ns (58.202%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 23.048 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.707    -2.340    Hcounter/clk_out1
    SLICE_X1Y139         FDRE                                         r  Hcounter/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.419    -1.921 f  Hcounter/h_count_reg[1]/Q
                         net (fo=6, routed)           1.034    -0.888    Hcounter/h_count[1]
    SLICE_X1Y139         LUT5 (Prop_lut5_I2_O)        0.329    -0.559 r  Hcounter/h_count[9]_i_2/O
                         net (fo=6, routed)           0.452    -0.106    Hcounter/h_count[9]_i_2_n_0
    SLICE_X2Y140         LUT3 (Prop_lut3_I2_O)        0.319     0.213 r  Hcounter/h_count[6]_i_1/O
                         net (fo=1, routed)           0.000     0.213    Hcounter/h_count[6]_i_1_n_0
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.587    23.048    Hcounter/clk_out1
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[6]/C
                         clock pessimism             -0.413    22.635    
                         clock uncertainty           -0.173    22.462    
    SLICE_X2Y140         FDRE (Setup_fdre_C_D)        0.118    22.580    Hcounter/h_count_reg[6]
  -------------------------------------------------------------------
                         required time                         22.580    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                 22.367    

Slack (MET) :             22.593ns  (required time - arrival time)
  Source:                 Hcounter/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.238ns  (logic 1.130ns (50.488%)  route 1.108ns (49.512%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 23.048 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.707    -2.340    Hcounter/clk_out1
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y140         FDRE (Prop_fdre_C_Q)         0.478    -1.862 f  Hcounter/h_count_reg[6]/Q
                         net (fo=8, routed)           0.830    -1.032    Hcounter/h_count[6]
    SLICE_X1Y140         LUT4 (Prop_lut4_I3_O)        0.325    -0.707 r  Hcounter/Hsync_i_4/O
                         net (fo=3, routed)           0.278    -0.429    Hcounter/Hsync_i_4_n_0
    SLICE_X1Y140         LUT5 (Prop_lut5_I0_O)        0.327    -0.102 r  Hcounter/Hsync_i_3/O
                         net (fo=1, routed)           0.000    -0.102    pixel13_out
    SLICE_X1Y140         FDRE                                         r  Hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.587    23.048    clk
    SLICE_X1Y140         FDRE                                         r  Hsync_reg/C
                         clock pessimism             -0.413    22.635    
                         clock uncertainty           -0.173    22.462    
    SLICE_X1Y140         FDRE (Setup_fdre_C_D)        0.029    22.491    Hsync_reg
  -------------------------------------------------------------------
                         required time                         22.491    
                         arrival time                           0.102    
  -------------------------------------------------------------------
                         slack                                 22.593    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 Hcounter/h_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hcounter/h_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597    -0.515    Hcounter/clk_out1
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y140         FDRE (Prop_fdre_C_Q)         0.164    -0.351 r  Hcounter/h_count_reg[10]/Q
                         net (fo=6, routed)           0.149    -0.202    Hcounter/h_count[10]
    SLICE_X2Y140         LUT6 (Prop_lut6_I5_O)        0.045    -0.157 r  Hcounter/h_count[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.157    Hcounter/h_count_0[10]
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.870    -0.282    Hcounter/clk_out1
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[10]/C
                         clock pessimism             -0.233    -0.515    
                         clock uncertainty            0.173    -0.342    
    SLICE_X2Y140         FDRE (Hold_fdre_C_D)         0.121    -0.221    Hcounter/h_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 Hcounter/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hcounter/h_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597    -0.515    Hcounter/clk_out1
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y140         FDRE (Prop_fdre_C_Q)         0.164    -0.351 r  Hcounter/h_count_reg[5]/Q
                         net (fo=9, routed)           0.175    -0.176    Hcounter/h_count[5]
    SLICE_X2Y140         LUT3 (Prop_lut3_I1_O)        0.043    -0.133 r  Hcounter/h_count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.133    Hcounter/h_count[6]_i_1_n_0
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.870    -0.282    Hcounter/clk_out1
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[6]/C
                         clock pessimism             -0.233    -0.515    
                         clock uncertainty            0.173    -0.342    
    SLICE_X2Y140         FDRE (Hold_fdre_C_D)         0.131    -0.211    Hcounter/h_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 Hcounter/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hcounter/h_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.596    -0.516    Hcounter/clk_out1
    SLICE_X1Y139         FDRE                                         r  Hcounter/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  Hcounter/h_count_reg[0]/Q
                         net (fo=7, routed)           0.179    -0.196    Hcounter/h_count[0]
    SLICE_X1Y139         LUT2 (Prop_lut2_I1_O)        0.042    -0.154 r  Hcounter/h_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.154    Hcounter/h_count_0[1]
    SLICE_X1Y139         FDRE                                         r  Hcounter/h_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.869    -0.283    Hcounter/clk_out1
    SLICE_X1Y139         FDRE                                         r  Hcounter/h_count_reg[1]/C
                         clock pessimism             -0.233    -0.516    
                         clock uncertainty            0.173    -0.343    
    SLICE_X1Y139         FDRE (Hold_fdre_C_D)         0.107    -0.236    Hcounter/h_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 Hcounter/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hcounter/h_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.596    -0.516    Hcounter/clk_out1
    SLICE_X1Y139         FDRE                                         r  Hcounter/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  Hcounter/h_count_reg[0]/Q
                         net (fo=7, routed)           0.181    -0.194    Hcounter/h_count[0]
    SLICE_X1Y139         LUT4 (Prop_lut4_I1_O)        0.043    -0.151 r  Hcounter/h_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.151    Hcounter/h_count_0[3]
    SLICE_X1Y139         FDRE                                         r  Hcounter/h_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.869    -0.283    Hcounter/clk_out1
    SLICE_X1Y139         FDRE                                         r  Hcounter/h_count_reg[3]/C
                         clock pessimism             -0.233    -0.516    
                         clock uncertainty            0.173    -0.343    
    SLICE_X1Y139         FDRE (Hold_fdre_C_D)         0.107    -0.236    Hcounter/h_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 Hcounter/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hcounter/h_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597    -0.515    Hcounter/clk_out1
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y140         FDRE (Prop_fdre_C_Q)         0.164    -0.351 r  Hcounter/h_count_reg[5]/Q
                         net (fo=9, routed)           0.175    -0.176    Hcounter/h_count[5]
    SLICE_X2Y140         LUT3 (Prop_lut3_I2_O)        0.045    -0.131 r  Hcounter/h_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.131    Hcounter/h_count_0[5]
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.870    -0.282    Hcounter/clk_out1
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[5]/C
                         clock pessimism             -0.233    -0.515    
                         clock uncertainty            0.173    -0.342    
    SLICE_X2Y140         FDRE (Hold_fdre_C_D)         0.120    -0.222    Hcounter/h_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 Hcounter/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hcounter/h_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.247ns (64.084%)  route 0.138ns (35.916%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597    -0.515    Hcounter/clk_out1
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y140         FDRE (Prop_fdre_C_Q)         0.148    -0.367 r  Hcounter/h_count_reg[8]/Q
                         net (fo=8, routed)           0.138    -0.229    Hcounter/h_count[8]
    SLICE_X2Y140         LUT6 (Prop_lut6_I5_O)        0.099    -0.130 r  Hcounter/h_count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.130    Hcounter/h_count_0[9]
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.870    -0.282    Hcounter/clk_out1
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[9]/C
                         clock pessimism             -0.233    -0.515    
                         clock uncertainty            0.173    -0.342    
    SLICE_X2Y140         FDRE (Hold_fdre_C_D)         0.121    -0.221    Hcounter/h_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 Hcounter/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hcounter/h_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.596    -0.516    Hcounter/clk_out1
    SLICE_X1Y139         FDRE                                         r  Hcounter/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.141    -0.375 f  Hcounter/h_count_reg[0]/Q
                         net (fo=7, routed)           0.179    -0.196    Hcounter/h_count[0]
    SLICE_X1Y139         LUT1 (Prop_lut1_I0_O)        0.045    -0.151 r  Hcounter/h_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.151    Hcounter/h_count_0[0]
    SLICE_X1Y139         FDRE                                         r  Hcounter/h_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.869    -0.283    Hcounter/clk_out1
    SLICE_X1Y139         FDRE                                         r  Hcounter/h_count_reg[0]/C
                         clock pessimism             -0.233    -0.516    
                         clock uncertainty            0.173    -0.343    
    SLICE_X1Y139         FDRE (Hold_fdre_C_D)         0.091    -0.252    Hcounter/h_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 Hcounter/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hcounter/h_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.596    -0.516    Hcounter/clk_out1
    SLICE_X1Y139         FDRE                                         r  Hcounter/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  Hcounter/h_count_reg[0]/Q
                         net (fo=7, routed)           0.181    -0.194    Hcounter/h_count[0]
    SLICE_X1Y139         LUT3 (Prop_lut3_I2_O)        0.045    -0.149 r  Hcounter/h_count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    Hcounter/h_count_0[2]
    SLICE_X1Y139         FDRE                                         r  Hcounter/h_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.869    -0.283    Hcounter/clk_out1
    SLICE_X1Y139         FDRE                                         r  Hcounter/h_count_reg[2]/C
                         clock pessimism             -0.233    -0.516    
                         clock uncertainty            0.173    -0.343    
    SLICE_X1Y139         FDRE (Hold_fdre_C_D)         0.092    -0.251    Hcounter/h_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 Hcounter/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hcounter/h_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.249ns (55.981%)  route 0.196ns (44.019%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597    -0.515    Hcounter/clk_out1
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y140         FDRE (Prop_fdre_C_Q)         0.148    -0.367 r  Hcounter/h_count_reg[6]/Q
                         net (fo=8, routed)           0.196    -0.171    Hcounter/h_count[6]
    SLICE_X2Y140         LUT5 (Prop_lut5_I1_O)        0.101    -0.070 r  Hcounter/h_count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.070    Hcounter/h_count_0[8]
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.870    -0.282    Hcounter/clk_out1
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[8]/C
                         clock pessimism             -0.233    -0.515    
                         clock uncertainty            0.173    -0.342    
    SLICE_X2Y140         FDRE (Hold_fdre_C_D)         0.131    -0.211    Hcounter/h_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 Hcounter/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hcounter/h_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.246ns (55.682%)  route 0.196ns (44.318%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597    -0.515    Hcounter/clk_out1
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y140         FDRE (Prop_fdre_C_Q)         0.148    -0.367 r  Hcounter/h_count_reg[6]/Q
                         net (fo=8, routed)           0.196    -0.171    Hcounter/h_count[6]
    SLICE_X2Y140         LUT4 (Prop_lut4_I3_O)        0.098    -0.073 r  Hcounter/h_count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.073    Hcounter/h_count_0[7]
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.870    -0.282    Hcounter/clk_out1
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[7]/C
                         clock pessimism             -0.233    -0.515    
                         clock uncertainty            0.173    -0.342    
    SLICE_X2Y140         FDRE (Hold_fdre_C_D)         0.121    -0.221    Hcounter/h_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.148    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       20.812ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.812ns  (required time - arrival time)
  Source:                 Hcounter/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hcounter/h_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.069ns  (logic 1.199ns (29.469%)  route 2.870ns (70.531%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 23.048 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.707    -2.340    Hcounter/clk_out1
    SLICE_X1Y139         FDRE                                         r  Hcounter/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.419    -1.921 r  Hcounter/h_count_reg[1]/Q
                         net (fo=6, routed)           1.034    -0.888    Hcounter/h_count[1]
    SLICE_X1Y139         LUT5 (Prop_lut5_I2_O)        0.329    -0.559 f  Hcounter/h_count[9]_i_2/O
                         net (fo=6, routed)           0.823     0.265    Hcounter/h_count[9]_i_2_n_0
    SLICE_X1Y140         LUT3 (Prop_lut3_I2_O)        0.327     0.592 r  Hcounter/h_count[10]_i_3/O
                         net (fo=1, routed)           1.013     1.605    Hcounter/h_count[10]_i_3_n_0
    SLICE_X2Y140         LUT6 (Prop_lut6_I4_O)        0.124     1.729 r  Hcounter/h_count[10]_i_1/O
                         net (fo=1, routed)           0.000     1.729    Hcounter/h_count_0[10]
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.587    23.048    Hcounter/clk_out1
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[10]/C
                         clock pessimism             -0.413    22.635    
                         clock uncertainty           -0.173    22.462    
    SLICE_X2Y140         FDRE (Setup_fdre_C_D)        0.079    22.541    Hcounter/h_count_reg[10]
  -------------------------------------------------------------------
                         required time                         22.541    
                         arrival time                          -1.729    
  -------------------------------------------------------------------
                         slack                                 20.812    

Slack (MET) :             21.314ns  (required time - arrival time)
  Source:                 Hcounter/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hsync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.857ns  (logic 1.124ns (39.337%)  route 1.733ns (60.663%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 23.048 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.707    -2.340    Hcounter/clk_out1
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y140         FDRE (Prop_fdre_C_Q)         0.478    -1.862 f  Hcounter/h_count_reg[6]/Q
                         net (fo=8, routed)           0.830    -1.032    Hcounter/h_count[6]
    SLICE_X1Y140         LUT4 (Prop_lut4_I3_O)        0.325    -0.707 r  Hcounter/Hsync_i_4/O
                         net (fo=3, routed)           0.278    -0.429    Hcounter/Hsync_i_4_n_0
    SLICE_X1Y140         LUT5 (Prop_lut5_I0_O)        0.321    -0.108 r  Hcounter/Hsync_i_1/O
                         net (fo=1, routed)           0.625     0.517    Hcounter_n_3
    SLICE_X1Y140         FDRE                                         r  Hsync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.587    23.048    clk
    SLICE_X1Y140         FDRE                                         r  Hsync_reg/C
                         clock pessimism             -0.413    22.635    
                         clock uncertainty           -0.173    22.462    
    SLICE_X1Y140         FDRE (Setup_fdre_C_R)       -0.631    21.831    Hsync_reg
  -------------------------------------------------------------------
                         required time                         21.831    
                         arrival time                          -0.517    
  -------------------------------------------------------------------
                         slack                                 21.314    

Slack (MET) :             21.570ns  (required time - arrival time)
  Source:                 Hcounter/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hsync_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.027ns  (logic 1.130ns (37.329%)  route 1.897ns (62.671%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 23.048 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.707    -2.340    Hcounter/clk_out1
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y140         FDRE (Prop_fdre_C_Q)         0.478    -1.862 r  Hcounter/h_count_reg[6]/Q
                         net (fo=8, routed)           0.830    -1.032    Hcounter/h_count[6]
    SLICE_X1Y140         LUT4 (Prop_lut4_I3_O)        0.325    -0.707 f  Hcounter/Hsync_i_4/O
                         net (fo=3, routed)           0.688    -0.019    Hcounter/Hsync_i_4_n_0
    SLICE_X1Y140         LUT6 (Prop_lut6_I0_O)        0.327     0.308 r  Hcounter/Hsync_i_2/O
                         net (fo=1, routed)           0.379     0.687    Hcounter_n_2
    SLICE_X1Y140         FDRE                                         r  Hsync_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.587    23.048    clk
    SLICE_X1Y140         FDRE                                         r  Hsync_reg/C
                         clock pessimism             -0.413    22.635    
                         clock uncertainty           -0.173    22.462    
    SLICE_X1Y140         FDRE (Setup_fdre_C_CE)      -0.205    22.257    Hsync_reg
  -------------------------------------------------------------------
                         required time                         22.257    
                         arrival time                          -0.687    
  -------------------------------------------------------------------
                         slack                                 21.570    

Slack (MET) :             21.800ns  (required time - arrival time)
  Source:                 Hcounter/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hcounter/h_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.081ns  (logic 1.075ns (34.893%)  route 2.006ns (65.107%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 23.048 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.707    -2.340    Hcounter/clk_out1
    SLICE_X1Y139         FDRE                                         r  Hcounter/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.419    -1.921 f  Hcounter/h_count_reg[1]/Q
                         net (fo=6, routed)           1.034    -0.888    Hcounter/h_count[1]
    SLICE_X1Y139         LUT5 (Prop_lut5_I2_O)        0.329    -0.559 r  Hcounter/h_count[9]_i_2/O
                         net (fo=6, routed)           0.972     0.414    Hcounter/h_count[9]_i_2_n_0
    SLICE_X2Y140         LUT6 (Prop_lut6_I2_O)        0.327     0.741 r  Hcounter/h_count[9]_i_1/O
                         net (fo=1, routed)           0.000     0.741    Hcounter/h_count_0[9]
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.587    23.048    Hcounter/clk_out1
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[9]/C
                         clock pessimism             -0.413    22.635    
                         clock uncertainty           -0.173    22.462    
    SLICE_X2Y140         FDRE (Setup_fdre_C_D)        0.079    22.541    Hcounter/h_count_reg[9]
  -------------------------------------------------------------------
                         required time                         22.541    
                         arrival time                          -0.741    
  -------------------------------------------------------------------
                         slack                                 21.800    

Slack (MET) :             21.970ns  (required time - arrival time)
  Source:                 Hcounter/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hcounter/h_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.910ns  (logic 0.966ns (33.200%)  route 1.944ns (66.800%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 23.048 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.707    -2.340    Hcounter/clk_out1
    SLICE_X1Y139         FDRE                                         r  Hcounter/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.419    -1.921 r  Hcounter/h_count_reg[1]/Q
                         net (fo=6, routed)           1.036    -0.886    Hcounter/h_count[1]
    SLICE_X1Y139         LUT6 (Prop_lut6_I4_O)        0.299    -0.587 r  Hcounter/h_count[10]_i_4/O
                         net (fo=1, routed)           0.302    -0.284    Hcounter/h_count[10]_i_4_n_0
    SLICE_X0Y140         LUT6 (Prop_lut6_I5_O)        0.124    -0.160 f  Hcounter/h_count[10]_i_2/O
                         net (fo=3, routed)           0.606     0.446    Hcounter/v_clk_i_1_n_0
    SLICE_X2Y140         LUT3 (Prop_lut3_I0_O)        0.124     0.570 r  Hcounter/h_count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.570    Hcounter/h_count_0[5]
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.587    23.048    Hcounter/clk_out1
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[5]/C
                         clock pessimism             -0.413    22.635    
                         clock uncertainty           -0.173    22.462    
    SLICE_X2Y140         FDRE (Setup_fdre_C_D)        0.077    22.539    Hcounter/h_count_reg[5]
  -------------------------------------------------------------------
                         required time                         22.539    
                         arrival time                          -0.570    
  -------------------------------------------------------------------
                         slack                                 21.970    

Slack (MET) :             22.078ns  (required time - arrival time)
  Source:                 Hcounter/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hcounter/h_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.805ns  (logic 1.075ns (38.327%)  route 1.730ns (61.672%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 23.048 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.707    -2.340    Hcounter/clk_out1
    SLICE_X1Y139         FDRE                                         r  Hcounter/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.419    -1.921 f  Hcounter/h_count_reg[1]/Q
                         net (fo=6, routed)           1.034    -0.888    Hcounter/h_count[1]
    SLICE_X1Y139         LUT5 (Prop_lut5_I2_O)        0.329    -0.559 r  Hcounter/h_count[9]_i_2/O
                         net (fo=6, routed)           0.696     0.138    Hcounter/h_count[9]_i_2_n_0
    SLICE_X2Y140         LUT4 (Prop_lut4_I1_O)        0.327     0.465 r  Hcounter/h_count[7]_i_1/O
                         net (fo=1, routed)           0.000     0.465    Hcounter/h_count_0[7]
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.587    23.048    Hcounter/clk_out1
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[7]/C
                         clock pessimism             -0.413    22.635    
                         clock uncertainty           -0.173    22.462    
    SLICE_X2Y140         FDRE (Setup_fdre_C_D)        0.081    22.543    Hcounter/h_count_reg[7]
  -------------------------------------------------------------------
                         required time                         22.543    
                         arrival time                          -0.465    
  -------------------------------------------------------------------
                         slack                                 22.078    

Slack (MET) :             22.089ns  (required time - arrival time)
  Source:                 Hcounter/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hcounter/h_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.831ns  (logic 1.101ns (38.894%)  route 1.730ns (61.106%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 23.048 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.707    -2.340    Hcounter/clk_out1
    SLICE_X1Y139         FDRE                                         r  Hcounter/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.419    -1.921 f  Hcounter/h_count_reg[1]/Q
                         net (fo=6, routed)           1.034    -0.888    Hcounter/h_count[1]
    SLICE_X1Y139         LUT5 (Prop_lut5_I2_O)        0.329    -0.559 r  Hcounter/h_count[9]_i_2/O
                         net (fo=6, routed)           0.696     0.138    Hcounter/h_count[9]_i_2_n_0
    SLICE_X2Y140         LUT5 (Prop_lut5_I3_O)        0.353     0.491 r  Hcounter/h_count[8]_i_1/O
                         net (fo=1, routed)           0.000     0.491    Hcounter/h_count_0[8]
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.587    23.048    Hcounter/clk_out1
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[8]/C
                         clock pessimism             -0.413    22.635    
                         clock uncertainty           -0.173    22.462    
    SLICE_X2Y140         FDRE (Setup_fdre_C_D)        0.118    22.580    Hcounter/h_count_reg[8]
  -------------------------------------------------------------------
                         required time                         22.580    
                         arrival time                          -0.491    
  -------------------------------------------------------------------
                         slack                                 22.089    

Slack (MET) :             22.214ns  (required time - arrival time)
  Source:                 Hcounter/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hcounter/v_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.523ns  (logic 0.842ns (33.379%)  route 1.681ns (66.621%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.951ns = ( 23.049 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.707    -2.340    Hcounter/clk_out1
    SLICE_X1Y139         FDRE                                         r  Hcounter/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.419    -1.921 f  Hcounter/h_count_reg[1]/Q
                         net (fo=6, routed)           1.036    -0.886    Hcounter/h_count[1]
    SLICE_X1Y139         LUT6 (Prop_lut6_I4_O)        0.299    -0.587 f  Hcounter/h_count[10]_i_4/O
                         net (fo=1, routed)           0.302    -0.284    Hcounter/h_count[10]_i_4_n_0
    SLICE_X0Y140         LUT6 (Prop_lut6_I5_O)        0.124    -0.160 r  Hcounter/h_count[10]_i_2/O
                         net (fo=3, routed)           0.343     0.182    Hcounter/v_clk_i_1_n_0
    SLICE_X1Y142         FDRE                                         r  Hcounter/v_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.588    23.049    Hcounter/clk_out1
    SLICE_X1Y142         FDRE                                         r  Hcounter/v_clk_reg/C
                         clock pessimism             -0.413    22.636    
                         clock uncertainty           -0.173    22.463    
    SLICE_X1Y142         FDRE (Setup_fdre_C_D)       -0.067    22.396    Hcounter/v_clk_reg
  -------------------------------------------------------------------
                         required time                         22.396    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                 22.214    

Slack (MET) :             22.367ns  (required time - arrival time)
  Source:                 Hcounter/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hcounter/h_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.553ns  (logic 1.067ns (41.798%)  route 1.486ns (58.202%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 23.048 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.707    -2.340    Hcounter/clk_out1
    SLICE_X1Y139         FDRE                                         r  Hcounter/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.419    -1.921 f  Hcounter/h_count_reg[1]/Q
                         net (fo=6, routed)           1.034    -0.888    Hcounter/h_count[1]
    SLICE_X1Y139         LUT5 (Prop_lut5_I2_O)        0.329    -0.559 r  Hcounter/h_count[9]_i_2/O
                         net (fo=6, routed)           0.452    -0.106    Hcounter/h_count[9]_i_2_n_0
    SLICE_X2Y140         LUT3 (Prop_lut3_I2_O)        0.319     0.213 r  Hcounter/h_count[6]_i_1/O
                         net (fo=1, routed)           0.000     0.213    Hcounter/h_count[6]_i_1_n_0
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.587    23.048    Hcounter/clk_out1
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[6]/C
                         clock pessimism             -0.413    22.635    
                         clock uncertainty           -0.173    22.462    
    SLICE_X2Y140         FDRE (Setup_fdre_C_D)        0.118    22.580    Hcounter/h_count_reg[6]
  -------------------------------------------------------------------
                         required time                         22.580    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                 22.367    

Slack (MET) :             22.593ns  (required time - arrival time)
  Source:                 Hcounter/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hsync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0_1 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.238ns  (logic 1.130ns (50.488%)  route 1.108ns (49.512%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.952ns = ( 23.048 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.340ns
    Clock Pessimism Removal (CPR):    -0.413ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.735    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -5.856 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -4.143    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.047 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.707    -2.340    Hcounter/clk_out1
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y140         FDRE (Prop_fdre_C_Q)         0.478    -1.862 f  Hcounter/h_count_reg[6]/Q
                         net (fo=8, routed)           0.830    -1.032    Hcounter/h_count[6]
    SLICE_X1Y140         LUT4 (Prop_lut4_I3_O)        0.325    -0.707 r  Hcounter/Hsync_i_4/O
                         net (fo=3, routed)           0.278    -0.429    Hcounter/Hsync_i_4_n_0
    SLICE_X1Y140         LUT5 (Prop_lut5_I0_O)        0.327    -0.102 r  Hcounter/Hsync_i_3/O
                         net (fo=1, routed)           0.000    -0.102    pixel13_out
    SLICE_X1Y140         FDRE                                         r  Hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.592    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    19.736 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    21.370    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.461 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          1.587    23.048    clk
    SLICE_X1Y140         FDRE                                         r  Hsync_reg/C
                         clock pessimism             -0.413    22.635    
                         clock uncertainty           -0.173    22.462    
    SLICE_X1Y140         FDRE (Setup_fdre_C_D)        0.029    22.491    Hsync_reg
  -------------------------------------------------------------------
                         required time                         22.491    
                         arrival time                           0.102    
  -------------------------------------------------------------------
                         slack                                 22.593    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 Hcounter/h_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hcounter/h_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597    -0.515    Hcounter/clk_out1
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y140         FDRE (Prop_fdre_C_Q)         0.164    -0.351 r  Hcounter/h_count_reg[10]/Q
                         net (fo=6, routed)           0.149    -0.202    Hcounter/h_count[10]
    SLICE_X2Y140         LUT6 (Prop_lut6_I5_O)        0.045    -0.157 r  Hcounter/h_count[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.157    Hcounter/h_count_0[10]
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.870    -0.282    Hcounter/clk_out1
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[10]/C
                         clock pessimism             -0.233    -0.515    
                         clock uncertainty            0.173    -0.342    
    SLICE_X2Y140         FDRE (Hold_fdre_C_D)         0.121    -0.221    Hcounter/h_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 Hcounter/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hcounter/h_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597    -0.515    Hcounter/clk_out1
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y140         FDRE (Prop_fdre_C_Q)         0.164    -0.351 r  Hcounter/h_count_reg[5]/Q
                         net (fo=9, routed)           0.175    -0.176    Hcounter/h_count[5]
    SLICE_X2Y140         LUT3 (Prop_lut3_I1_O)        0.043    -0.133 r  Hcounter/h_count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.133    Hcounter/h_count[6]_i_1_n_0
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.870    -0.282    Hcounter/clk_out1
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[6]/C
                         clock pessimism             -0.233    -0.515    
                         clock uncertainty            0.173    -0.342    
    SLICE_X2Y140         FDRE (Hold_fdre_C_D)         0.131    -0.211    Hcounter/h_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 Hcounter/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hcounter/h_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.596    -0.516    Hcounter/clk_out1
    SLICE_X1Y139         FDRE                                         r  Hcounter/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  Hcounter/h_count_reg[0]/Q
                         net (fo=7, routed)           0.179    -0.196    Hcounter/h_count[0]
    SLICE_X1Y139         LUT2 (Prop_lut2_I1_O)        0.042    -0.154 r  Hcounter/h_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.154    Hcounter/h_count_0[1]
    SLICE_X1Y139         FDRE                                         r  Hcounter/h_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.869    -0.283    Hcounter/clk_out1
    SLICE_X1Y139         FDRE                                         r  Hcounter/h_count_reg[1]/C
                         clock pessimism             -0.233    -0.516    
                         clock uncertainty            0.173    -0.343    
    SLICE_X1Y139         FDRE (Hold_fdre_C_D)         0.107    -0.236    Hcounter/h_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 Hcounter/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hcounter/h_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.596    -0.516    Hcounter/clk_out1
    SLICE_X1Y139         FDRE                                         r  Hcounter/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  Hcounter/h_count_reg[0]/Q
                         net (fo=7, routed)           0.181    -0.194    Hcounter/h_count[0]
    SLICE_X1Y139         LUT4 (Prop_lut4_I1_O)        0.043    -0.151 r  Hcounter/h_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.151    Hcounter/h_count_0[3]
    SLICE_X1Y139         FDRE                                         r  Hcounter/h_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.869    -0.283    Hcounter/clk_out1
    SLICE_X1Y139         FDRE                                         r  Hcounter/h_count_reg[3]/C
                         clock pessimism             -0.233    -0.516    
                         clock uncertainty            0.173    -0.343    
    SLICE_X1Y139         FDRE (Hold_fdre_C_D)         0.107    -0.236    Hcounter/h_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 Hcounter/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hcounter/h_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597    -0.515    Hcounter/clk_out1
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y140         FDRE (Prop_fdre_C_Q)         0.164    -0.351 r  Hcounter/h_count_reg[5]/Q
                         net (fo=9, routed)           0.175    -0.176    Hcounter/h_count[5]
    SLICE_X2Y140         LUT3 (Prop_lut3_I2_O)        0.045    -0.131 r  Hcounter/h_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.131    Hcounter/h_count_0[5]
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.870    -0.282    Hcounter/clk_out1
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[5]/C
                         clock pessimism             -0.233    -0.515    
                         clock uncertainty            0.173    -0.342    
    SLICE_X2Y140         FDRE (Hold_fdre_C_D)         0.120    -0.222    Hcounter/h_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 Hcounter/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hcounter/h_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.247ns (64.084%)  route 0.138ns (35.916%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597    -0.515    Hcounter/clk_out1
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y140         FDRE (Prop_fdre_C_Q)         0.148    -0.367 r  Hcounter/h_count_reg[8]/Q
                         net (fo=8, routed)           0.138    -0.229    Hcounter/h_count[8]
    SLICE_X2Y140         LUT6 (Prop_lut6_I5_O)        0.099    -0.130 r  Hcounter/h_count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.130    Hcounter/h_count_0[9]
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.870    -0.282    Hcounter/clk_out1
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[9]/C
                         clock pessimism             -0.233    -0.515    
                         clock uncertainty            0.173    -0.342    
    SLICE_X2Y140         FDRE (Hold_fdre_C_D)         0.121    -0.221    Hcounter/h_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 Hcounter/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hcounter/h_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.596    -0.516    Hcounter/clk_out1
    SLICE_X1Y139         FDRE                                         r  Hcounter/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.141    -0.375 f  Hcounter/h_count_reg[0]/Q
                         net (fo=7, routed)           0.179    -0.196    Hcounter/h_count[0]
    SLICE_X1Y139         LUT1 (Prop_lut1_I0_O)        0.045    -0.151 r  Hcounter/h_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.151    Hcounter/h_count_0[0]
    SLICE_X1Y139         FDRE                                         r  Hcounter/h_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.869    -0.283    Hcounter/clk_out1
    SLICE_X1Y139         FDRE                                         r  Hcounter/h_count_reg[0]/C
                         clock pessimism             -0.233    -0.516    
                         clock uncertainty            0.173    -0.343    
    SLICE_X1Y139         FDRE (Hold_fdre_C_D)         0.091    -0.252    Hcounter/h_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 Hcounter/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hcounter/h_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.283ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.596    -0.516    Hcounter/clk_out1
    SLICE_X1Y139         FDRE                                         r  Hcounter/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y139         FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  Hcounter/h_count_reg[0]/Q
                         net (fo=7, routed)           0.181    -0.194    Hcounter/h_count[0]
    SLICE_X1Y139         LUT3 (Prop_lut3_I2_O)        0.045    -0.149 r  Hcounter/h_count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    Hcounter/h_count_0[2]
    SLICE_X1Y139         FDRE                                         r  Hcounter/h_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.869    -0.283    Hcounter/clk_out1
    SLICE_X1Y139         FDRE                                         r  Hcounter/h_count_reg[2]/C
                         clock pessimism             -0.233    -0.516    
                         clock uncertainty            0.173    -0.343    
    SLICE_X1Y139         FDRE (Hold_fdre_C_D)         0.092    -0.251    Hcounter/h_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 Hcounter/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hcounter/h_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.249ns (55.981%)  route 0.196ns (44.019%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597    -0.515    Hcounter/clk_out1
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y140         FDRE (Prop_fdre_C_Q)         0.148    -0.367 r  Hcounter/h_count_reg[6]/Q
                         net (fo=8, routed)           0.196    -0.171    Hcounter/h_count[6]
    SLICE_X2Y140         LUT5 (Prop_lut5_I1_O)        0.101    -0.070 r  Hcounter/h_count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.070    Hcounter/h_count_0[8]
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.870    -0.282    Hcounter/clk_out1
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[8]/C
                         clock pessimism             -0.233    -0.515    
                         clock uncertainty            0.173    -0.342    
    SLICE_X2Y140         FDRE (Hold_fdre_C_D)         0.131    -0.211    Hcounter/h_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 Hcounter/h_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Hcounter/h_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.246ns (55.682%)  route 0.196ns (44.318%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.652 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.138    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.112 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.597    -0.515    Hcounter/clk_out1
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y140         FDRE (Prop_fdre_C_Q)         0.148    -0.367 r  Hcounter/h_count_reg[6]/Q
                         net (fo=8, routed)           0.196    -0.171    Hcounter/h_count[6]
    SLICE_X2Y140         LUT4 (Prop_lut4_I3_O)        0.098    -0.073 r  Hcounter/h_count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.073    Hcounter/h_count_0[7]
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clockModule/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clockModule/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.919    clockModule/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -1.740 r  clockModule/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.181    clockModule/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.152 r  clockModule/inst/clkout1_buf/O
                         net (fo=14, routed)          0.870    -0.282    Hcounter/clk_out1
    SLICE_X2Y140         FDRE                                         r  Hcounter/h_count_reg[7]/C
                         clock pessimism             -0.233    -0.515    
                         clock uncertainty            0.173    -0.342    
    SLICE_X2Y140         FDRE (Hold_fdre_C_D)         0.121    -0.221    Hcounter/h_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.148    





