// Seed: 2953992864
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  always begin : LABEL_0
    $clog2(30);
    ;
  end
  assign id_3 = id_4;
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  supply1 id_2 = 1 - -1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
  wire id_3;
  wire id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13;
endmodule
