0	[('Performance', '1'), ('Scalability', '1'), ('Enterprise suitability', '1'), ('Future-proof', '1'), ('Innovation', '1')]
1	[('Relevance', '0'), ('Performance', '0'), ('Development', '0'), ('Software Support', '0'), ('Market Position', '0')]
2	[('Compatibility', '1'), ('Formal Verification', '2'), ('Technical Focus', '0'), ('Performance', '0'), ('Software Support', '0')]
3	[('Irrelevant', '0')]
4	[('Reliability', '2'), ('Availability', '2'), ('Error Detection and Correction', '1'), ('Mission-Critical Applications', '1'), ('Design Decisions', '0')]
5	[('Irrelevant', '0')]
6	[('Irrelevant', '0')]
7	[('Architecture', '1'), ('Performance', '1'), ('Simplicity', '1'), ('IA-64 ISA', '0'), ('Overall', '0')]
8	[('Irrelevant', '0')]
9	[('Technical Design', '1'), ('Modeling and Validation', '1'), ('Performance', '0'), ('Irrelevant', '0')]
10	[('Irrelevant', '0')]
11	[('Industry Support', '2'), ('Open Source Collaboration', '2'), ('Early Availability', '1'), ('Software Development', '1'), ('Platform Potential', '1')]
12	[('Performance', '2'), ('Instruction-Level Parallelism', '1'), ('Compiler Technology', '1'), ('Code Scheduling', '1'), ('Data Dependence Representation', '1')]
13	[('Irrelevant', '0')]
14	[('Irrelevant', '0')]
15	[('Packaging Innovation', '1'), ('Thermal Management', '1'), ('System Management', '1'), ('Performance', '0'), ('Overall Sentiment', '0')]
16	[('Irrelevant', '0'), ('Irrelevant', '0'), ('Irrelevant', '0'), ('Irrelevant', '0'), ('Irrelevant', '0')]
17	[('System Bus Design', '2'), ('Modeling and Validation', '1'), ('Itanium Performance', '0'), ('Itanium Design', '0'), ('Irrelevant', '0')]
18	[('Memory Performance', '-1'), ('Data Translation Performance', '-1'), ('Cache Performance', '0'), ('Benchmark Analysis', '1'), ('Optimization Techniques', '1')]
19	[('Irrelevant', '0')]
20	[('Irrelevant', '0')]
21	[('Irrelevant', '0')]
22	[('Rotating Registers', '2'), ('Predication', '2'), ('Performance', '1'), ('Code Size Increase', '1'), ('Optimization Potential', '1')]
23	[('Irrelevant', '0')]
24	[('Predictive Code Execution', '1'), ('Dynamic Execution', '1'), ('Microarchitecture Enhancements', '1'), ('Performance Gains', '1'), ('Irrelevant', '0')]
25	[('Architecture', '2'), ('Performance', '1'), ('Software Support', '0'), ('Industry Adoption', '1'), ('Focus', '1')]
26	[('Irrelevant', '0')]
27	[('Relevance to Itanium', '0'), ('Clock skew modeling accuracy', '1'), ('Resource optimization', '1'), ('Hold-time failure reduction', '1'), ('Data path delay analysis', '1')]
28	[('Branch Prediction', '-1'), ('Performance', '0'), ('Compiler Optimization', '1'), ('Instruction Set', '0'), ('Hardware Support', '1')]
29	[('Irrelevant', '0')]
30	[('Irrelevant', '0')]
31	[('Technical Innovation', '2'), ('Performance', '1'), ('Power Efficiency', '1'), ('Fabrication Technology', '1'), ('Irrelevant', '0')]
32	[('Irrelevant', '0')]
33	[('Irrelevant', '0')]
34	[('Irrelevant', '0')]
35	[('In-order execution', '-1'), ('Latency', '-1'), ('EPIC architecture', '1'), ('PFU design', '2'), ('Out-of-order execution', '2')]
36	[('Cache design', '1'), ('Performance', '1'), ('Technical Efficiency', '1'), ('Neutrality', '0'), ('Irrelevant', '0')]
37	[('Irrelevant', '0')]
38	[('Irrelevant', '0')]
39	[('Register Stack Engine', '1'), ('Control-Flow Predictability', '1'), ('Bundle Constraints', '-1'), ('Cache Misses', '-1'), ('Code Efficiency', '0')]
40	[('Data Cache Design', '2'), ('Performance', '1'), ('EPIC Architecture', '1'), ('Versatility', '1'), ('Scalability', '0')]
41	[('Performance', '2'), ('Architecture suitability', '0'), ('Compiler support', '1'), ('Data access optimization', '2'), ('Irrelevant', '0')]
42	[('Performance', '1'), ('Exception Handling', '0'), ('Instruction Reordering', '1'), ('Speculation', '1'), ('Itanium Support', '1')]
43	[('Irrelevant', '0')]
44	[('Irrelevant', '0')]
45	[('Launch Delays', '-2'), ('Financial Performance', '-1'), ('Market Reception', '-1'), ('Technical Performance', '0'), ('Overall Sentiment', '-1'), ('Launch Event', '0'), ('Technical Specifications', '0'), ('Market Positioning', '0'), ('Financial Impact', '0'), ('Overall Sentiment', '0'), ('Performance', '1'), ('Innovation', '1'), ('Market Potential', '1'), ('Financial Performance', '0'), ('Overall Sentiment', '1')]
46	[('Performance', '1'), ('Architecture complexity', '-1'), ('Compiler optimization', '0'), ('JIT compiler development', '0'), ('Software support', '0')]
47	[('Performance', '1'), ('Multithreading Support', '1'), ('SMT Capabilities', '1'), ('Memory Latency Tolerance', '1'), ('Irrelevant', '0')]
48	[('Profile Quality Sensitivity', '0'), ('Compiler Optimization Effectiveness', '1'), ('Potential for Optimization Improvement', '0'), ('Performance Impact of Reduced Input Sets', '0'), ('Relevance to Itanium', '0')]
49	[('Thermal Management', '1'), ('Mechanical Design', '1'), ('Electrical Design', '1'), ('Overall Design Complexity', '1'), ('Irrelevant', '0')]
50	[('Performance', '1'), ('SMP Performance', '-1'), ('Architecture', '0'), ('Software Support', '0'), ('Overall', '0')]
51	[('Hardware Support', '0'), ('Software Solutions', '1'), ('Multithreading', '1'), ('Performance', '1'), ('Irrelevant', '0')]
52	[('Energy Efficiency', '1'), ('Performance', '0'), ('EPIC Architecture', '1'), ('Software Pipelining', '0'), ('Itanium', '0'), ('Energy Efficiency', '1'), ('Performance', '0'), ('EPIC Architecture', '1'), ('Software Pipelining', '0'), ('Itanium', '0')]
53	[('Itanium', '0')]
54	[('RSE performance', '0'), ('Optimization efficiency', '1'), ('Compiler optimizations', '0'), ('Itanium architecture', '0'), ('Benchmarking', '0')]
55	[('Cache Performance', '2'), ('Compiler Optimization', '1'), ('Instruction Set Design', '1'), ('Itanium Architecture', '1'), ('Numerical Performance', '1')]
56	[('Scalability', '0'), ('Performance', '0'), ('Architecture', '0'), ('Compatibility', '0'), ('Future potential', '0')]
57	[('Performance', '2'), ('Architectural features', '1'), ('Scientific computing suitability', '2'), ('Supercomputing', '2'), ('Market penetration', '0')]
58	[('Irrelevant', '0')]
59	[('Irrelevant', '0')]
60	[('Irrelevant', '0')]
61	[('Irrelevant', '0')]
62	[('Irrelevant', '0')]
63	[('Irrelevant', '0')]
64	[('Technical specifications', '0'), ('Cache performance', '0'), ('Architecture', '0'), ('Market competitiveness', '0'), ('Overall impact', '0')]
65	[('Performance', '2'), ('Architecture', '1'), ('Design innovation', '1'), ('Microarchitecture', '1'), ('Scalability', '0')]
66	[('Technical Specifications', '0'), ('Performance', '0'), ('Architecture', '0'), ('Manufacturing Process', '0'), ('Cache Hierarchy', '0')]
67	[('Performance', '1'), ('Design and Implementation', '1'), ('Versatility', '1'), ('Optimization Efforts', '1'), ('Market Potential', '0')]
68	[('Irrelevant', '0')]
69	[('Cache Performance', '2'), ('Cache Design', '2'), ('Area Utilization', '1'), ('Operating Conditions', '1'), ('Irrelevant', '0')]
70	[('Irrelevant', '0')]
71	[('Performance', '1'), ('Compiler Optimization', '1'), ('Benchmarking', '1'), ('Irrelevant', '0'), ('Target Platform', '0')]
72	[('Irrelevant', '0')]
73	[('Irrelevant', '0')]
74	[('Itanium Architecture', '0'), ('Software Pipelining', '0'), ('Parallel Processing Performance', '0'), ('Irrelevant', '0')]
75	[('Technical Details', '0'), ('Performance', '0'), ('Architecture', '0'), ('Manufacturing', '0'), ('Reliability', '0')]
76	[('Irrelevant', '0')]
77	[('Irrelevant', '0')]
78	[('Irrelevant', '0')]
79	[('Performance', '1'), ('Relevance', '1'), ('Instruction Prefetch', '2'), ('Multithreading', '1'), ('Algorithm Efficiency', '1')]
80	[('Performance', '0'), ('Software Support', '1'), ('Architecture Optimization', '0'), ('Comparison Relevance', '0'), ('Overall Sentiment', '0')]
81	[('Irrelevant', '0')]
82	[('Performance', '1'), ('Architecture', '1'), ('Implementation', '1'), ('Software support', '0'), ('Hardware acceleration', '1')]
83	[('Performance', '1'), ('Target Platform', '0'), ('Architecture', '0'), ('Software Support', '0'), ('Development', '0')]
84	[('Irrelevant', '0')]
85	[('Irrelevant', '0')]
86	[('Irrelevant', '0')]
87	[('Irrelevant', '0'), ('Performance', '0'), ('Architecture', '0'), ('Software Support', '0'), ('Development', '0')]
88	[('Compiler Complexity', '-1'), ('Predictability', '-1'), ('Performance', '0'), ('Optimization Potential', '1'), ('Compiler Optimization', '1'), ('Compiler Complexity', '-1'), ('Predictability', '-1'), ('Performance', '0'), ('Optimization Potential', '1'), ('Compiler Optimization', '1')]
89	[('Performance', '1'), ('Relevance', '0'), ('Architecture', '0'), ('Software Support', '0'), ('Cost', '0')]
90	[('Itanium Relevance', '0')]
91	[('Performance', '1'), ('Resource Management', '1'), ('Instruction Scheduling', '1'), ('Open Research Compiler', '0'), ('Hardware', '0')]
92	[('Performance', '1'), ('Exception Handling', '-1'), ('Optimization Potential', '1'), ('Instruction Reordering', '-1'), ('Software Support', '0')]
93	[('Irrelevant', '0')]
94	[('Technical Innovation', '1'), ('Performance', '0'), ('Compatibility', '1'), ('Development Effort', '1'), ('Itanium Architecture', '0')]
95	[('Performance', '2'), ('Architectural Design', '1'), ('Accuracy and Reliability', '1'), ('Compiler Support', '1'), ('Software Optimization', '1'), ('Irrelevant', '0')]
96	[('Irrelevant', '0')]
97	[('Performance', '2'), ('Architecture Suitability', '1'), ('Design & Implementation', '1'), ('Empirical Validation', '1'), ('Engineering Trade-offs', '0')]
98	[('Floating-point performance', '2'), ('Integer performance', '1'), ('Architecture complexity', '0'), ('Software support', '0'), ('Market penetration', '0')]
99	[('Register Stack Engine (RSE)', '1'), ('Register Allocation Efficiency', '0'), ('Performance Under High Register Pressure', '-1'), ('Inter-Procedural Optimization', '1'), ('Program Performance', '1')]
100	[('Irrelevant', '0')]
101	[('Performance', '1'), ('Compatibility', '1'), ('Memory Management', '1'), ('Technical Detail', '0'), ('Overall Sentiment', '0')]
102	[('Performance', '2'), ('Flexibility', '2'), ('RAS features', '2'), ('Scalability', '1'), ('Overall impression', '1')]
103	[('Register Stack Efficiency', '-1'), ('Code Generation', '-1'), ('EPIC Architecture', '1'), ('Compiler Optimization', '2'), ('Hardware vs. Software', '0')]
104	[('Irrelevant', '0')]
105	[('Irrelevant', '0')]
106	[('Software Pipelining', '2'), ('Register Pressure', '-1'), ('Performance', '1'), ('NAS Benchmark Performance', '1'), ('Architectural Design', '0')]
107	[('Irrelevant', '0')]
108	[('Irrelevant', '0')]
109	[('Performance', '1'), ('Compiler Support', '1'), ('Architecture suitability', '1'), ('Experiment focus', '0'), ('No Explicit Opinions', '0')]
110	[('Irrelevant', '0')]
111	[('Irrelevant', '0')]
112	[('Irrelevant', '0')]
113	[('Irrelevant', '0')]
114	[('Performance', '1'), ('Optimization Potential', '1'), ('Architecture Adaptability', '1'), ('Compiler Support', '0'), ('Runtime Optimization', '1')]
115	[('Reverse Engineering Difficulty', '-1'), ('Performance', '0'), ('Compiler Optimization', '1'), ('Architecture Complexity', '0'), ('Irrelevant', '0')]
116	[('Reverse Engineering Difficulty', '-1'), ('Architectural Complexity', '0'), ('Performance', '0'), ('Software Support', '0'), ('Target Audience', '0')]
117	[('Irrelevant', '0')]
118	[('Irrelevant', '0')]
119	[('Irrelevant', '0'), ('Irrelevant', '0'), ('Irrelevant', '0'), ('Irrelevant', '0'), ('Irrelevant', '0')]
120	[('Performance', '1'), ('Code generation', '1'), ('Compiler optimization', '1'), ('Multi-level speculation', '1'), ('Irrelevant', '0')]
121	[('Irrelevant', '0')]
122	[('Irrelevant', '0')]
123	[('Irrelevant', '0')]
124	[('Irrelevant', '0')]
125	[('Irrelevant', '0')]
126	[('Irrelevant', '0')]
127	[('Irrelevant', '0')]
128	[('Irrelevant', '0')]
129	[('Technical innovation', '1'), ('Performance', '0'), ('Design complexity', '0'), ('Energy efficiency', '0'), ('Irrelevant', '0')]
130	[('Irrelevant', '0')]
131	[('Performance', '2'), ('Architecture', '1'), ('Software Support', '1'), ('Server Applications', '1'), ('Compiler Optimization', '1')]
132	[('Irrelevant', '0')]
133	[('Irrelevant', '0'), ('Irrelevant', '0'), ('Irrelevant', '0'), ('Irrelevant', '0'), ('Irrelevant', '0')]
134	[('Irrelevant', '0')]
135	[('Itanium Cache Hints', '0'), ('Compiler Optimization', '1'), ('Dynamic Programming Approach', '1'), ('Performance Improvement', '1'), ('Irrelevant', '0')]
136	[('Irrelevant', '0')]
137	[('Irrelevant', '0')]
138	[('Performance', '1'), ('Development Tools', '1'), ('Hardware Performance Counters', '1'), ('Cache Optimization', '1'), ('Itanium 2', '0')]
139	[('Performance', '1'), ('Hardware Features', '1'), ('Software Development', '1'), ('Performance Analysis', '1'), ('Irrelevant', '0')]
140	[('Speculative Execution', '1'), ('Hardware Support', '1'), ('Performance Potential', '1'), ('Data Dependence Profiling', '0'), ('Compiler Optimization', '0')]
141	[('Performance', '2'), ('Parallel Computing', '1'), ('MPI Support', '0'), ('Hardware Availability', '0'), ('Irrelevant', '0')]
142	[('Architecture Shift', '0'), ('Performance', '0'), ('Parallel Programming Support', '1'), ('Code Portability', '1'), ('Overall Sentiment', '0')]
143	[('Irrelevant', '0')]
144	[('Performance', '1'), ('Dynamic Code Generation', '1'), ('Irrelevant', '0')]
145	[('Irrelevant', '0'), ('Irrelevant', '0'), ('Irrelevant', '0'), ('Irrelevant', '0'), ('Irrelevant', '0')]
146	[('Resource Management Complexity', '1'), ('FSA-based Approach', '2'), ('Performance Enhancement', '1'), ('Instruction Scheduling Time', '1'), ('Open Research Compiler', '1')]
147	[('Performance', '1'), ('Architecture', '1'), ('Software support', '0'), ('Dynamic optimization', '2'), ('Overall sentiment', '1')]
148	[('Performance Potential', '1'), ('Architectural Complexity', '-1'), ('Compiler Optimization', '-1'), ('ILP Optimization', '2'), ('Code Complexity', '0')]
149	[('Architecture', '1'), ('Performance', '1'), ('Complexity', '0'), ('Compiler Support', '1'), ('Benchmarking', '0')]
150	[('Performance', '1'), ('Architecture', '0'), ('Software support', '0'), ('Development', '0'), ('Overall', '0')]
151	[('Performance', '1'), ('Hardware Mechanisms', '0'), ('Prefetch Efficiency', '1'), ('Comparison with Existing Techniques', '1'), ('Itanium Future', '1')]
152	[('PAL', '1'), ('VMT suitability', '1'), ('Performance', '1'), ('Research Platform', '1'), ('Overall Sentiment', '1')]
153	[('Performance', '1'), ('Virtual Multithreading', '2'), ('Processor Abstraction Layer (PAL)', '1'), ('Workloads', '1'), ('Hardware Support for Multithreading', '0')]
154	[('Performance', '1'), ('Hardware Capabilities', '1'), ('Flexibility', '1'), ('Application suitability', '1'), ('Platform specific', '0')]
155	[('Performance', '2'), ('Memory Capacity', '1'), ('Versatility', '1'), ('Software Engineering Capabilities', '1'), ('User Experience', '1')]
156	[('Performance', '-1'), ('Memory footprint', '-1'), ('Cache and TLB utilization', '-1'), ('Pointer Compression', '1'), ('Software optimization', '1')]
157	[('Irrelevant', '0')]
158	[('Register Management', '-1'), ('Software Pipelining Support', '1'), ('Performance Optimization', '1'), ('NAS Benchmark Performance', '1'), ('Open Research Compiler (ORC)', '1')]
159	[('Irrelevant', '0')]
160	[('Irrelevant', '0')]
161	[('RSE Efficiency', '2'), ('Optimization Potential', '1'), ('Benchmark Performance', '1'), ('Compiler Integration', '1'), ('Overall', '1')]
162	[('Performance', '2'), ('Profiling Capabilities', '2'), ('Code Optimization Complexity', '-1'), ('Architecture Innovation', '1'), ('Overall Sentiment', '1')]
163	[('Performance', '1'), ('Design Innovation', '1'), ('Comparison to RISC', '0'), ('Market Positioning', '0'), ('Software Support', '0')]
164	[('Performance', '1'), ('Architecture suitability', '1'), ('Compiler support', '1'), ('Benchmarking', '1'), ('Irrelevant', '0')]
165	[('Performance', '1'), ('Application Specificity', '1'), ('Architecture', '0'), ('Market Adoption', '0'), ('Compatibility', '0')]
166	[('Irrelevant', '0')]
167	[('Micro-architectural Optimization', '1'), ('Production System Validation', '1'), ('Scalability', '1'), ('Cost-Effectiveness', '1'), ('Irrelevant', '0')]
168	[('Irrelevant', '0')]
169	[('Yield Improvement', '1'), ('Fault Isolation Methodology', '2'), ('Cache Memory', '1'), ('Complexity of Microprocessors', '0'), ('PFA', '0')]
170	[('Performance', '1'), ('Sparse matrix-vector product optimization', '1'), ('Loop optimization', '1'), ('Scientific computing', '0'), ('Architecture', '0')]
171	[('Irrelevant', '0')]
172	[('Irrelevant', '0')]
173	[('Performance', '2'), ('Optimization', '1'), ('Parallelism', '1'), ('Library Support', '1'), ('Relevance', '0')]
174	[('Irrelevant', '0')]
175	[('Irrelevant', '0'), ('Platform Inclusion', '0')]
176	[('Cache Performance', '-1'), ('Memory Latency', '-1'), ('Performance Optimization', '1'), ('Hardware-Software Integration', '1'), ('Irrelevant', '0')]
177	[('Cache Miss Performance', '-1'), ('Prefetching Techniques', '0'), ('Benchmark Performance', '0'), ('Performance Optimization', '1'), ('Hardware-Software Integration', '1')]
178	[('Irrelevant', '0')]
179	[('Irrelevant', '0')]
180	[('Relevance', '1'), ('Practicality', '1'), ('Efficiency', '0'), ('Memory Model Complexity', '0'), ('Overall Sentiment', '0')]
181	[('Performance', '1'), ('Algorithm Effectiveness', '1'), ('Platform Relevance', '0'), ('Compiler Optimization', '1'), ('Benchmarking', '0')]
182	[('Scalability', '1'), ('Performance', '1'), ('Integration with SGI Architecture', '2'), ('Software Support', '0'), ('Market Relevance', '0')]
183	[('Software Optimization', '1'), ('Compiler Support', '1'), ('Hardware Implementation', '0'), ('Performance', '0'), ('Accuracy', '0')]
184	[('Hardware Support', '-1'), ('Software Pipelining Efficiency', '-1'), ('Architecture Complexity', '-1'), ('Compiler Flexibility', '0'), ('Overall Architecture', '-1')]
185	[('Performance', '1'), ('Instruction Set', '1'), ('Cache Efficiency', '1'), ('Memory Access', '-1'), ('Algorithm Suitability', '0')]
186	[('Performance', '1'), ('Scalability', '1'), ('Compile-time', '1'), ('Itanium Support', '0'), ('Application Success', '1')]
187	[('Performance', '1'), ('Architecture Suitability', '1'), ('Relevance to HPC', '1'), ('Implementation Efficiency', '1'), ('MPI Communication Optimization', '0')]
188	[('Irrelevant', '0')]
189	[('Compiler stability', '1'), ('Software porting', '1'), ('Bug detection', '1'), ('Performance tuning', '1'), ('Architectural complexity', '0')]
190	[('Irrelevant', '0')]
191	[('Virtualization Complexity', '-1'), ('Performance in Virtualization', '-1'), ('Paravirtualization Support', '-1'), ('Optimized Paravirtualization', '1'), ('Architecture Design', '0')]
192	[('Irrelevant', '0')]
193	[('Irrelevant', '0')]
194	[('Technological Advancement', '2'), ('Performance', '1'), ('Cache Design', '1'), ('Complexity', '1'), ('Irrelevant', '0')]
195	[('Power Management', '1'), ('Performance', '1'), ('Clock System', '2'), ('Irrelevant', '0')]
196	[('Irrelevant', '0')]
197	[('Irrelevant', '0')]
198	[('Irrelevant', '0'), ('Irrelevant', '0'), ('Irrelevant', '0'), ('Irrelevant', '0'), ('Irrelevant', '0')]
199	[('Irrelevant', '0')]
200	[('Data Speculation Support', '2'), ('Compiler Optimization', '1'), ('Performance', '1'), ('Architecture Design', '1'), ('Irrelevant', '0')]
201	[('Open-source adoption', '1'), ('Research infrastructure', '1'), ('Performance', '0'), ('Software Ecosystem', '-1'), ('Architecture Identity', '-1')]
202	[('Hardware Features', '1'), ('Performance', '1'), ('Runtime Optimization', '1'), ('Research Focus', '0'), ('Software Compatibility', '0')]
203	[('Irrelevant', '0')]
204	[('Irrelevant', '0')]
205	[('Performance', '1'), ('Optimization Effectiveness', '1'), ('Architecture Suitability', '1'), ('Irrelevant', '0'), ('Performance', '1'), ('Optimization Effectiveness', '1'), ('Architecture Suitability', '1'), ('Irrelevant', '0')]
206	[('Clock distribution', '2'), ('Clock skew reduction', '2'), ('Flexibility and dynamic frequency adjustment', '1'), ('Power efficiency', '1'), ('Irrelevant to Itanium', '0')]
207	[('Irrelevant', '0')]
208	[('Irrelevant', '0')]
209	[('Irrelevant', '0')]
210	[('Irrelevant', '0')]
211	[('Irrelevant', '0')]
212	[('Power Efficiency', '-1'), ('Performance', '1'), ('Dual-Core Design', '1'), ('Software Support', '0'), ('Development Challenges', '0')]
213	[('Irrelevant', '0')]
214	[('Irrelevant', '0')]
215	[('Irrelevant', '0')]
216	[('Irrelevant', '0')]
217	[('LL/SC Support', '-1'), ('Synchronization efficiency', '-1'), ('Algorithm Complexity', '0'), ('Lock-free programming', '0'), ('Overall', '-1')]
218	[('Register Stack Engine (RSE)', '1'), ('Compiler Efficiency', '2'), ('Resource Allocation', '1'), ('Itanium Architecture', '0'), ('Optimization Potential', '2')]
219	[('Performance', '0'), ('Reliability', '0'), ('Scalability', '1'), ('Collaboration', '1'), ('Mission-critical suitability', '1')]
220	[('Performance', '1'), ('Compiler Support', '1'), ('EPIC Architecture', '0'), ('Irrelevant', '0')]
221	[('Irrelevant', '0')]
222	[('Performance', '1'), ('Hardware-Software Collaboration', '2'), ('Practicality', '1'), ('Compiler Implementation', '0'), ('Overall Sentiment', '1')]
223	[('Irrelevant', '0')]
224	[('Performance', '1'), ('Software Support', '1'), ('Architecture', '1'), ('Real-world Application', '1'), ('Compiler Optimization', '1')]
225	[('Instruction Scheduling', '-1'), ('Alias Analysis', '-1'), ('Data Speculation', '0'), ('Control Speculation', '0'), ('GCC Implementation', '-1')]
226	[('Performance', '0'), ('EPIC Architecture', '1'), ('Compiler Support', '-1'), ('OS Performance', '-1'), ('Novel Features', '1')]
227	[('Irrelevant', '0')]
228	[('Performance', '1'), ('IA-32 Compatibility', '0'), ("Itanium's Architecture", '0'), ('Software Support', '0'), ('Market Adoption', '-1')]
229	[('Technical Innovation', '2'), ('Server Focus', '1'), ('Power Efficiency', '1'), ('Performance', '0'), ('Overall Sentiment', '1')]
230	[('Performance', '2'), ('Innovation', '2'), ('Power Management', '1'), ('Packaging', '1'), ('Overall Sentiment', '1')]
231	[('Algorithm Efficiency', '2'), ('Itanium Architecture', '1'), ('Generalizability', '0'), ('Performance Improvement', '1'), ('Software Support', '0')]
232	[('Heterogeneity Challenge', '0'), ('Portability & Flexibility', '1'), ('Itanium Architecture', '0'), ('Thread Migration Efficiency', '1'), ('Irrelevant', '0')]
233	[('Irrelevant', '0')]
234	[('Innovation', '2'), ('Performance', '1'), ('Industry Standards', '1'), ('Reliability', '1'), ('Scalability', '1'), ('Irrelevant', '0')]
235	[('Leveraging existing technology', '1'), ('Cost-effectiveness', '1'), ('Performance and Scalability', '1'), ('Relevance to Itanium', '1'), ('Direct Praise for Itanium', '0')]
236	[('Performance', '2'), ('Compiler Support', '1'), ('C++ Optimization', '1'), ('Modern Processor Features', '1'), ('Relevance', '1')]
237	[('Irrelevant', '0')]
238	[('Instruction Level Parallelism', '2'), ('Potential for High Performance', '2'), ('GCC Support', '1'), ('Compiler Optimization', '1'), ('Itanium-2 Systems', '1')]
239	[('Performance on Itanium', '1'), ('Software Support for Itanium', '0'), ('Itanium Architecture Compatibility', '0'), ('Overall Sentiment Towards Itanium', '0')]
240	[('Irrelevant', '0')]
241	[('Irrelevant', '0')]
242	[('Irrelevant', '0')]
243	[('Irrelevant', '0')]
244	[('Irrelevant', '0'), ('Irrelevant', '0'), ('Irrelevant', '0'), ('Irrelevant', '0'), ('Irrelevant', '0')]
245	[('Irrelevant', '0')]
246	[('Memory Ordering Complexity', '0'), ('Validation Effectiveness', '1'), ('Pre-Silicon Validation Importance', '1'), ('Multi-Core Architecture', '0'), ('Irrelevant', '0')]
247	[('Data Speculation', '0'), ('Compiler Optimization', '0'), ('Multithreaded Architecture', '0'), ('Performance Monitoring', '0'), ('Irrelevant', '0')]
248	[('Irrelevant', '0')]
249	[('Relevance to Itanium', '1'), ('Performance on Itanium', '0'), ("Method's suitability for Itanium", '0'), ('Itanium architecture influence', '1'), ('Overall Itanium sentiment', '0')]
250	[('Irrelevant', '0')]
251	[('Irrelevant', '0')]
252	[('Irrelevant', '0')]
253	[('Irrelevant', '0')]
254	[('Irrelevant', '0')]
255	[('Irrelevant', '0')]
256	[('Irrelevant', '0')]
257	[('Irrelevant', '0')]
258	[('Irrelevant', '0')]
259	[('Irrelevant', '0')]
260	[('Irrelevant', '0')]
261	[('Irrelevant', '0')]
262	[('Static Register Limitations', '-2'), ('Software Pipelining Effectiveness', '1'), ('Compiler Optimization', '1'), ('Performance Improvement', '1'), ('Potential', '1')]
263	[('Reverse Engineering Difficulty', '-1'), ('Architectural Features', '1'), ('Performance', '0'), ('Code Complexity', '-1'), ('Compiler Optimization', '0')]
264	[('Technical Innovation', '1'), ('Power Efficiency', '1'), ('Performance Enhancement', '1'), ('Architecture Specifics', '0'), ('Comparison to Other Architectures', '0')]
265	[('Performance', '2'), ('Parallel Processing', '1'), ('Pipeline Efficiency', '1'), ('Instruction Execution Rate', '1'), ('Cryptographic Suitability', '1')]
266	[('Irrelevant', '0')]
267	[('Irrelevant', '0')]
268	[('Performance', '0'), ('Hardware Flexibility', '1'), ('Software Support', '0'), ('Architecture Suitability', '-1'), ('Innovation', '1')]
269	[('Performance', '-1'), ('Cache Complexity', '1'), ('Compiler Optimization', '1'), ('Memory Disambiguation', '-2'), ('Banking Structure', '-2')]
270	[('Instruction Bundle Efficiency', '-1'), ('Code Size', '-1'), ('VLIW Architecture', '0'), ('Benchmark Analysis', '1'), ('Instruction Bundle Format Analysis', '0')]
271	[('LADA effectiveness', '1'), ('Itanium 2 testing', '1'), ('Cache testing challenges', '0'), ('Itanium 2 overall performance', '0'), ('Itanium 2 development', '0')]
272	[('Performance', '1'), ('Cost/Complexity', '1'), ('Memory Latency', '-1'), ('Out-of-order Execution', '-1'), ('Compiler Optimization', '0')]
273	[('Synchronization', '1'), ('Memory Consistency Model', '1'), ('Instruction Set', '0'), ('Performance', '0'), ('Overall Architecture', '1')]
274	[('Irrelevant', '0')]
275	[('Irrelevant', '0')]
276	[('Future prospects', '-1'), ('Competitiveness', '-1'), ('Adoption rate', '-1'), ('Cost-effectiveness', '0'), ('Technological advancement', '0')]
277	[('Irrelevant', '0')]
278	[('Performance', '2'), ('Scalability', '1'), ('Parallel Processing Efficiency', '1'), ('Algorithm Design', '1'), ('Relevance', '1')]
279	[('Irrelevant', '0')]
280	[('Irrelevant', '0')]
281	[('Irrelevant', '0')]
282	[('Itanium Support', '1'), ('ILP optimization', '2'), ('GCC Performance', '0'), ('Structural Compilation', '1'), ('OpenIMPACT Compiler', '1')]
283	[('Fused Multiply and Add (FMA)', '2'), ('Other aspects of Itanium', '0')]
284	[('Irrelevant', '0'), ('Irrelevant', '0'), ('Irrelevant', '0'), ('Irrelevant', '0'), ('Irrelevant', '0')]
285	[('Hardware Foundation', '1'), ('Hardware Impact', '1'), ('Performance', '1'), ('Transparency', '1'), ('Correctness', '1')]
286	[('Irrelevant', '0')]
287	[('Itanium C++ ABI', '2'), ('Multilanguage Support', '1'), ('Object-Oriented Interfacing', '1'), ('Efficiency', '1'), ('Relevance to Itanium', '1')]
288	[('Computational Power', '1'), ('Processor Specificity', '0'), ('Software Optimization', '0'), ('Relevance', '0'), ('Overall Sentiment', '0')]
289	[('Itanium Performance', '0'), ('Itanium Architecture', '0'), ('Itanium Data Layout', '0'), ('Itanium Optimization', '0'), ('Itanium Overall', '0')]
290	[('Register Stack Engine (RSE)', '0'), ('Performance', '1'), ('Compiler Optimization', '2'), ('Efficiency', '1'), ('Itanium', '0')]
291	[('Performance', '1'), ('Hardware Support', '1'), ('Scalability', '1'), ('Software Compatibility', '0'), ('Development Effort', '0')]
292	[('Performance', '1'), ('Scalability', '1'), ('Parallel Architecture', '1'), ('MPI/OpenMP Implementation', '0'), ('Research Methodology', '0')]
293	[('Performance', '1'), ('Algorithm Effectiveness', '1'), ('Open Research Compiler', '0'), ('SPEC Benchmarks', '0'), ('Irrelevant', '0')]
294	[('Irrelevant', '0')]
295	[('Irrelevant', '0')]
296	[('Performance', '1'), ('Platform Availability', '0'), ('Software Compatibility', '0'), ('Power Consumption', '0'), ('Cost', '0')]
297	[('Irrelevant', '0')]
298	[('Power Management', '2'), ('Performance', '1'), ('Architecture', '1'), ('Die Efficiency', '1'), ('Innovation', '1')]
299	[('Irrelevant', '0')]
300	[('Binary Translation Complexity', '-1'), ('Predicates', '-1'), ('Performance Potential', '1'), ('Research and Development', '0'), ('Code Analysis', '-1')]
301	[('Code Efficiency', '1'), ('Analysis Complexity', '-1'), ('Emulation Complexity', '-1'), ('Novel Features', '1'), ('Irrelevant', '0')]
302	[('VLIW Architecture', '1'), ('Nop Instruction Support', '1'), ('Compiler Efficiency', '1'), ('Performance Optimization', '1'), ('Register Allocation', '1')]
303	[('Irrelevant', '0')]
304	[('PIM Performance', '2'), ('Itanium Clock Speed', '1'), ('Memory Bandwidth', '-1'), ('Parallel Processing', '0'), ('Architecture', '0')]
305	[('Irrelevant', '0')]
306	[('Irrelevant', '0')]
307	[('Performance', '1'), ('Architecture', '1'), ('Development Tools', '1'), ('Reliability', '1'), ('Irrelevant', '0')]
308	[('Cost', '-1'), ('Performance', '0'), ('Hardware limitations', '0'), ('Software availability', '0'), ('Irrelevant', '0')]
309	[('Technical Innovation', '2'), ('Performance', '0'), ('Energy Efficiency', '2'), ('Design Complexity', '1'), ('Irrelevant', '0')]
310	[('Register File Design', '2'), ('Multi-threading Efficiency', '2'), ('Performance', '1'), ('Area Efficiency', '1'), ('Irrelevant', '0')]
311	[('Irrelevant', '0')]
312	[('Irrelevant', '0')]
313	[('Irrelevant', '0')]
314	[('Irrelevant', '0')]
315	[('Memory System Bottleneck', '0'), ('GVL Effectiveness', '1'), ('Compiler Support', '1'), ('Benchmark Performance', '0'), ('Irrelevant', '0')]
316	[('Irrelevant', '0')]
317	[('Irrelevant', '0'), ('Irrelevant', '0'), ('Irrelevant', '0'), ('Irrelevant', '0'), ('Irrelevant', '0')]
318	[('Irrelevant', '0')]
319	[('Irrelevant', '0')]
320	[('Irrelevant', '0'), ('Performance', '0'), ('Efficiency', '0'), ('Comparison', '0'), ('Algorithm', '0')]
321	[('Formal Verification Implementation', '2'), ('Industrial Applicability of Formal Methods', '1'), ('Itanium Design Process', '1'), ('Scalability of Formal Verification', '0'), ('Future of Formal Verification', '1')]
322	[('Irrelevant', '0')]
323	[('Itanium Performance', '0'), ('Itanium Architecture', '0'), ('COBRA Effectiveness', '1'), ('Data Sharing Issues', '-1'), ('Multithreaded Performance', '1')]
324	[('Irrelevant', '0')]
325	[('Register File Protection', '1'), ('Performance', '0'), ('Reliability', '0'), ('Software Support', '0'), ('Irrelevant', '0')]
326	[('Irrelevant', '0')]
327	[('Irrelevant', '0'), ('Irrelevant', '0'), ('Irrelevant', '0'), ('Irrelevant', '0'), ('Irrelevant', '0')]
328	[('Performance', '0'), ('Computational Time', '0'), ('Comparison with Xeon', '0'), ('Irrelevant', '0')]
329	[('Irrelevant', '0')]
330	[('Performance', '1'), ('Scalability', '1'), ('Hardware suitability', '1'), ('Software compatibility', '1'), ('Research platform', '0')]
331	[('Irrelevant', '0')]
332	[('Performance', '1'), ('Hardware Specificity', '0'), ('Comparison with other libraries', '0'), ('Loop Fusion Technique', '1'), ('Irrelevant', '0')]
333	[('Performance Comparison', '0'), ('Architecture', '0'), ('Software Development', '0'), ('Market Relevance', '0'), ('Irrelevant', '0')]
334	[('Performance', '-1'), ('Specialization', '1'), ('Optimization', '0'), ('Memory Access Overhead', '0'), ('Scientific Computing Suitability', '-1')]
335	[('Performance', '1'), ('Platform relevance', '0'), ('Compiler Optimization', '1'), ('Kernel Optimization', '1'), ('Irrelevant', '0')]
336	[('Irrelevant', '0')]
337	[('Irrelevant', '0')]
338	[('Irrelevant', '0')]
339	[('Irrelevant', '0')]
340	[('Irrelevant', '0')]
341	[('Scheduling Optimizations', '2'), ('ILP Scheduling Effectiveness', '2'), ('Compiler Efficiency', '1'), ('Code Performance', '1'), ('Architecture Features', '0')]
342	[('Irrelevant', '0')]
343	[('Irrelevant', '0')]
344	[('Irrelevant', '0')]
345	[('Prefetch Instruction Support', '1'), ('Platform Suitability', '1'), ('Performance', '0'), ('Implementation Ease', '0'), ('Irrelevant', '0')]
346	[('Performance', '0'), ('Communication Bandwidth', '1'), ('Cache & Memory Performance', '0'), ('Architecture Change', '0'), ('Overall', '0')]
347	[('Irrelevant', '0')]
348	[('Irrelevant', '0'), ('Irrelevant', '0'), ('Irrelevant', '0'), ('Irrelevant', '0'), ('Irrelevant', '0')]
349	[('Irrelevant', '0')]
350	[('Performance', '1'), ('Scalability', '1'), ('Development', '1'), ('Software Support', '0'), ('Platform Specificity', '0')]
351	[('Performance', '2'), ('Processor Architecture', '1'), ('Software Optimization', '1'), ('Parallel Processing', '1'), ('Overall Evaluation', '1')]
352	[('Irrelevant', '0')]
353	[('Irrelevant', '0')]
354	[('Memory Model Clarity', '-1'), ('Specification Accuracy', '-1'), ('Load-acquire Instructions', '-1'), ('Programmer-centric Approach', '1'), ('Understanding Itanium', '0')]
355	[('Irrelevant', '0')]
356	[('Irrelevant', '0')]
357	[('Performance', '1'), ('Compiler Support', '0'), ('Relevance to Itanium', '0'), ('Code Optimization', '1'), ('Generalizability', '0')]
358	[('Scalability', '1'), ('Dual-core performance', '1'), ('Shared bus bottleneck', '-1'), ('ccNUMA architecture', '0'), ('PARbench effectiveness', '0')]
359	[('Performance', '1'), ('Platform Scalability', '1'), ('Application Deployment', '1'), ('General Sentiment', '0'), ('Hardware Detail', '0')]
360	[('Power Efficiency', '1'), ('Reliability', '2'), ('Circuit Design', '1'), ('Scalability', '1'), ('Error Correction', '1')]
361	[('Performance', '-1'), ('Hardware Design', '0'), ('Reconfigurability', '1'), ('Software Development', '0'), ('Scalability', '1')]
362	[('Irrelevant', '0')]
363	[('Irrelevant', '0')]
364	[('Performance', '1'), ('CFD Applications', '1'), ('Hardware & Software Integration', '1'), ('Scalability', '1'), ('Irrelevant', '0')]
365	[('Irrelevant', '0')]
366	[('Irrelevant', '0')]
367	[('Irrelevant', '0')]
368	[('Irrelevant', '0')]
369	[('Deferred Exception Tracking', '2'), ('Performance', '1'), ('Architectural Flexibility', '1'), ('Security Capabilities', '0'), ('Software Support', '0')]
370	[('Irrelevant', '0')]
371	[('Performance', '1'), ('Compiler Support', '1'), ('Architecture Suitability', '0'), ('Speculative Optimization', '0'), ('Memory Optimization', '0')]
372	[('Performance', '1'), ('Memory Latency', '0'), ('Compiler Optimization', '1'), ('Benchmarking', '0'), ('Irrelevant', '0')]
373	[('Register Renaming', '1'), ('Register Deallocation Efficiency', '-1'), ('MTRM Solution', '1'), ('SMT Implementation', '0'), ('EDSMT Architecture', '0')]
374	[('Performance', '1'), ('Architecture', '0'), ('Software Support', '0'), ('Comparison', '0'), ('Relevance', '0')]
375	[('Irrelevant', '0')]
376	[('Irrelevant', '0')]
377	[('Architecture design', '1'), ('Control over execution', '1'), ('Performance potential', '1'), ('Optimization suitability', '1'), ('Software support', '0')]
378	[('Irrelevant', '0')]
379	[('Performance', '1'), ('Stream Processor Architecture', '2'), ('Compiler Framework', '2'), ('Benchmark Selection', '0'), ('Irrelevant', '0')]
380	[('Performance', '1'), ('Architecture', '0'), ('Software Optimization', '0'), ('Scientific Application Efficiency', '1'), ('Irrelevant', '0')]
381	[('Irrelevant', '0')]
382	[('Irrelevant', '0')]
383	[('Performance', '1'), ('Scalability', '0'), ('Dual-core Performance', '0'), ('Energy Efficiency', '0'), ('Cost', '0')]
384	[('Irrelevant', '0')]
385	[('Performance', '2'), ('Reverse Engineering', '-1'), ('Code Complexity', '-1'), ('Parallelism', '2'), ('Architecture', '0')]
386	[('Irrelevant', '0'), ('Irrelevant', '0'), ('Irrelevant', '0'), ('Irrelevant', '0'), ('Irrelevant', '0')]
387	[('Performance', '2'), ('Cost Effectiveness', '1'), ('Intel Support', '1'), ('Industry Adoption', '1'), ('Architecture Compatibility', '0'), ('Performance', '2'), ('Cost Effectiveness', '1'), ('Intel Support', '1'), ('Industry Adoption', '1'), ('Architecture Compatibility', '0')]
388	[('Irrelevant', '0')]
389	[('Irrelevant', '0')]
390	[('Irrelevant', '0')]
391	[('Technical Advancements', '2'), ('Performance Potential', '1'), ('Scalability', '1'), ('Energy Efficiency', '0'), ('Market Adoption', '0')]
392	[('Irrelevant', '0')]
393	[('Scalability', '1'), ('Usability', '1'), ('Performance', '0'), ('Overhead', '0'), ('Platform Relevance', '0')]
394	[('Irrelevant', '0')]
395	[('Itanium Performance', '0'), ('RISC vs. CISC Debate', '0'), ('Benchmarking Relevance', '1'), ('Irrelevant', '0')]
396	[('Hardware Support', '1'), ('Proof of Concept', '1'), ('Performance', '0'), ('Code Size & Compilation Time', '0'), ('Relevance', '0')]
397	[('Performance', '-1'), ('Energy Efficiency', '-1'), ('Technological Advancement', '0'), ('Irrelevant', '0')]
398	[('Irrelevant', '0')]
399	[('Irrelevant', '0')]
400	[('Advanced Performance Monitoring Unit', '2'), ('Data Structure Oriented Profiling', '1'), ('OpenMP Application Support', '1'), ('Hardware Features', '1'), ('Performance Analysis Capability', '1')]
401	[('Irrelevant', '0')]
402	[('Irrelevant', '0')]
403	[('Irrelevant', '0')]
404	[('Performance', '0'), ('Architecture', '0'), ('Software Support', '0'), ('Overall', '0')]
405	[('Irrelevant', '0')]
406	[('Irrelevant', '0')]
407	[('Comparison', '0'), ('Performance', '0'), ('Relevance', '0'), ('Software Support', '0'), ('Architecture', '0')]
408	[('Performance', '1'), ('Architecture Suitability', '1'), ('Scalability', '1'), ('Effectiveness', '1'), ('Cost-Effectiveness', '0')]
409	[('Performance', '1'), ('Architectural Potential', '1'), ('Objectivity', '0'), ('Benchmarks', '0'), ('Compiler Optimization', '0')]
410	[('Irrelevant', '0')]
411	[('Performance', '1'), ('Platform Choice', '1'), ('Comparison', '0'), ('Innovation', '1'), ('Irrelevant', '0')]
412	[('Performance', '1'), ('Suitability for astrophysical simulations', '1'), ("VINE's efficiency on Itanium", '1'), ('Hardware comparison', '0'), ('Code availability', '0')]
413	[('Complexity', '1'), ('Verification Difficulty', '-1'), ('Debugging Efficiency', '1'), ('Formal Verification Applicability', '1'), ('Irrelevant', '0')]
414	[('Irrelevant', '0')]
415	[('Irrelevant', '0')]
416	[('Irrelevant', '0')]
417	[('Irrelevant', '0'), ('Formal verification', '1'), ('Object layout optimization', '0'), ('ABI compatibility', '0'), ('Performance', '0')]
418	[('Irrelevant', '0')]
419	[('Complexity', '1'), ('Manufacturing Efficiency', '1'), ('Debug Capability', '1'), ('Irrelevant', '0'), ('Industry Impact', '0')]
420	[('Irrelevant', '0')]
421	[('Irrelevant', '0')]
422	[('Irrelevant', '0')]
423	[('Irrelevant', '0')]
424	[('Architecture', '1'), ('Performance Potential', '1'), ('Compiler Optimization', '1'), ('Benchmarking', '1'), ('Real-World Application', '1'), ('Irrelevant', '0')]
425	[('Performance', '-1'), ('Irrelevant', '0')]
426	[('Performance', '1'), ('Compatibility', '1'), ('Technical Advancements', '1'), ('Mission Critical Focus', '0'), ('Overall Sentiment', '0')]
427	[('Performance', '1'), ('Architecture', '0'), ('Software support', '-1'), ('Optimization potential', '1'), ('Dynamic compilation', '1')]
428	[('Irrelevant', '0')]
429	[('Irrelevant', '0'), ('Irrelevant', '0'), ('Irrelevant', '0'), ('Irrelevant', '0'), ('Irrelevant', '0')]
430	[('Itanium C++ ABI', '0'), ('Object layout', '1'), ('Formal verification', '2'), ('Multiple inheritance', '0'), ('Optimization', '1'), ('Itanium C++ ABI', '0'), ('Object layout', '1'), ('Formal verification', '2'), ('Multiple inheritance', '0'), ('Optimization', '1')]
431	[('Performance', '-1'), ('Relevance', '0'), ('Comparison', '0'), ('Software Support', '0'), ('Architecture', '0')]
432	[('Irrelevant', '0')]
433	[('Irrelevant', '0')]
434	[('Focus on Testing Architecture', '0'), ('Multi-core Architecture', '0'), ('Scalability and Flexibility', '1'), ('Innovative Solutions', '1'), ('High-volume Manufacturing', '1')]
435	[('Irrelevant', '0')]
436	[('Irrelevant', '0')]
437	[('Irrelevant', '0')]
438	[('Irrelevant', '0')]
439	[('Performance', '-1'), ('Alias Detection', '-1'), ('False Positives', '-1'), ('SMARQ Effectiveness', '1'), ('Hardware-Software Interaction', '1')]
440	[('ECC Implementation', '1'), ('Energy Efficiency', '1'), ('Performance Impact', '1'), ('Scalability', '0'), ('Itanium Relevance', '0')]
441	[('Irrelevant', '0')]
442	[('Irrelevant', '0')]
443	[('Irrelevant', '0')]
444	[('Performance', '1'), ('Manual Optimization', '2'), ('Comparison with Intel Library', '1'), ('Standard Math Library', '0'), ('Micro-architecture', '1')]
445	[('Scalability', '2'), ('Parallel Deterioration', '-1'), ('Parallel Efficiency', '0'), ('Performance', '0'), ('Shared-Memory Architecture', '1')]
446	[('Irrelevant', '0')]
447	[('Irrelevant', '0')]
448	[('Platform Choice', '0'), ('ECC Implementation', '1'), ('Energy Efficiency', '1'), ('Reliability', '0'), ('Irrelevant', '0')]
449	[('Performance', '-1'), ('Page Table Design', '-1'), ('Scalability', '0'), ('Comparison Benchmark', '0'), ('Overall', '-1')]
450	[('Performance', '-1'), ('Optimization', '-1'), ('Scalability', '-1'), ('Design', '-1'), ('Comparability', '0')]
451	[('Irrelevant', '0'), ('Technical Specifications', '0'), ('Application Range', '0'), ('Market Targeting', '0'), ('Overall Sentiment', '0')]
452	[('Irrelevant', '0')]
453	[('Irrelevant', '0')]
454	[('Irrelevant', '0'), ('Irrelevant', '0'), ('Irrelevant', '0'), ('Irrelevant', '0'), ('Irrelevant', '0')]
455	[('Irrelevant', '0')]
456	[('Irrelevant', '0')]
457	[('Irrelevant', '0')]
458	[('Irrelevant', '0')]
459	[('Irrelevant', '0')]
460	[('Irrelevant', '0')]
461	[('Security', '-2'), ('Interoperability', '1'), ('Ease of Reverse Engineering', '-2'), ('Compiler Complexity', '-1'), ('Binary Size', '-1')]
