
gps_tracker.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000aaf4  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000c18  0800abb8  0800abb8  0000bbb8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b7d0  0800b7d0  0000d1ec  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800b7d0  0800b7d0  0000d1ec  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800b7d0  0800b7d0  0000d1ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b7d0  0800b7d0  0000c7d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b7d4  0800b7d4  0000c7d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001ec  20000000  0800b7d8  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000068c  200001f0  0800b9c4  0000d1f0  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000087c  0800b9c4  0000d87c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000d1ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009b72  00000000  00000000  0000d214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000020a0  00000000  00000000  00016d86  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000810  00000000  00000000  00018e28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000616  00000000  00000000  00019638  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   00009fbb  00000000  00000000  00019c4e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00057105  00000000  00000000  00023c09  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  0007ad0e  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00003194  00000000  00000000  0007ad54  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_macro  0000ddf1  00000000  00000000  0007dee8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000074  00000000  00000000  0008bcd9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001f0 	.word	0x200001f0
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800ab9c 	.word	0x0800ab9c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001f4 	.word	0x200001f4
 8000104:	0800ab9c 	.word	0x0800ab9c

08000108 <strcmp>:
 8000108:	7802      	ldrb	r2, [r0, #0]
 800010a:	780b      	ldrb	r3, [r1, #0]
 800010c:	2a00      	cmp	r2, #0
 800010e:	d003      	beq.n	8000118 <strcmp+0x10>
 8000110:	3001      	adds	r0, #1
 8000112:	3101      	adds	r1, #1
 8000114:	429a      	cmp	r2, r3
 8000116:	d0f7      	beq.n	8000108 <strcmp>
 8000118:	1ad0      	subs	r0, r2, r3
 800011a:	4770      	bx	lr

0800011c <strlen>:
 800011c:	2300      	movs	r3, #0
 800011e:	5cc2      	ldrb	r2, [r0, r3]
 8000120:	3301      	adds	r3, #1
 8000122:	2a00      	cmp	r2, #0
 8000124:	d1fb      	bne.n	800011e <strlen+0x2>
 8000126:	1e58      	subs	r0, r3, #1
 8000128:	4770      	bx	lr
	...

0800012c <__gnu_thumb1_case_uqi>:
 800012c:	b402      	push	{r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0049      	lsls	r1, r1, #1
 8000134:	5c09      	ldrb	r1, [r1, r0]
 8000136:	0049      	lsls	r1, r1, #1
 8000138:	448e      	add	lr, r1
 800013a:	bc02      	pop	{r1}
 800013c:	4770      	bx	lr
 800013e:	46c0      	nop			@ (mov r8, r8)

08000140 <__gnu_thumb1_case_shi>:
 8000140:	b403      	push	{r0, r1}
 8000142:	4671      	mov	r1, lr
 8000144:	0849      	lsrs	r1, r1, #1
 8000146:	0040      	lsls	r0, r0, #1
 8000148:	0049      	lsls	r1, r1, #1
 800014a:	5e09      	ldrsh	r1, [r1, r0]
 800014c:	0049      	lsls	r1, r1, #1
 800014e:	448e      	add	lr, r1
 8000150:	bc03      	pop	{r0, r1}
 8000152:	4770      	bx	lr

08000154 <__udivsi3>:
 8000154:	2200      	movs	r2, #0
 8000156:	0843      	lsrs	r3, r0, #1
 8000158:	428b      	cmp	r3, r1
 800015a:	d374      	bcc.n	8000246 <__udivsi3+0xf2>
 800015c:	0903      	lsrs	r3, r0, #4
 800015e:	428b      	cmp	r3, r1
 8000160:	d35f      	bcc.n	8000222 <__udivsi3+0xce>
 8000162:	0a03      	lsrs	r3, r0, #8
 8000164:	428b      	cmp	r3, r1
 8000166:	d344      	bcc.n	80001f2 <__udivsi3+0x9e>
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d328      	bcc.n	80001c0 <__udivsi3+0x6c>
 800016e:	0c03      	lsrs	r3, r0, #16
 8000170:	428b      	cmp	r3, r1
 8000172:	d30d      	bcc.n	8000190 <__udivsi3+0x3c>
 8000174:	22ff      	movs	r2, #255	@ 0xff
 8000176:	0209      	lsls	r1, r1, #8
 8000178:	ba12      	rev	r2, r2
 800017a:	0c03      	lsrs	r3, r0, #16
 800017c:	428b      	cmp	r3, r1
 800017e:	d302      	bcc.n	8000186 <__udivsi3+0x32>
 8000180:	1212      	asrs	r2, r2, #8
 8000182:	0209      	lsls	r1, r1, #8
 8000184:	d065      	beq.n	8000252 <__udivsi3+0xfe>
 8000186:	0b03      	lsrs	r3, r0, #12
 8000188:	428b      	cmp	r3, r1
 800018a:	d319      	bcc.n	80001c0 <__udivsi3+0x6c>
 800018c:	e000      	b.n	8000190 <__udivsi3+0x3c>
 800018e:	0a09      	lsrs	r1, r1, #8
 8000190:	0bc3      	lsrs	r3, r0, #15
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x46>
 8000196:	03cb      	lsls	r3, r1, #15
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0b83      	lsrs	r3, r0, #14
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x52>
 80001a2:	038b      	lsls	r3, r1, #14
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0b43      	lsrs	r3, r0, #13
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x5e>
 80001ae:	034b      	lsls	r3, r1, #13
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0b03      	lsrs	r3, r0, #12
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x6a>
 80001ba:	030b      	lsls	r3, r1, #12
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0ac3      	lsrs	r3, r0, #11
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x76>
 80001c6:	02cb      	lsls	r3, r1, #11
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	0a83      	lsrs	r3, r0, #10
 80001ce:	428b      	cmp	r3, r1
 80001d0:	d301      	bcc.n	80001d6 <__udivsi3+0x82>
 80001d2:	028b      	lsls	r3, r1, #10
 80001d4:	1ac0      	subs	r0, r0, r3
 80001d6:	4152      	adcs	r2, r2
 80001d8:	0a43      	lsrs	r3, r0, #9
 80001da:	428b      	cmp	r3, r1
 80001dc:	d301      	bcc.n	80001e2 <__udivsi3+0x8e>
 80001de:	024b      	lsls	r3, r1, #9
 80001e0:	1ac0      	subs	r0, r0, r3
 80001e2:	4152      	adcs	r2, r2
 80001e4:	0a03      	lsrs	r3, r0, #8
 80001e6:	428b      	cmp	r3, r1
 80001e8:	d301      	bcc.n	80001ee <__udivsi3+0x9a>
 80001ea:	020b      	lsls	r3, r1, #8
 80001ec:	1ac0      	subs	r0, r0, r3
 80001ee:	4152      	adcs	r2, r2
 80001f0:	d2cd      	bcs.n	800018e <__udivsi3+0x3a>
 80001f2:	09c3      	lsrs	r3, r0, #7
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xa8>
 80001f8:	01cb      	lsls	r3, r1, #7
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0983      	lsrs	r3, r0, #6
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xb4>
 8000204:	018b      	lsls	r3, r1, #6
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	0943      	lsrs	r3, r0, #5
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xc0>
 8000210:	014b      	lsls	r3, r1, #5
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0903      	lsrs	r3, r0, #4
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xcc>
 800021c:	010b      	lsls	r3, r1, #4
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	08c3      	lsrs	r3, r0, #3
 8000224:	428b      	cmp	r3, r1
 8000226:	d301      	bcc.n	800022c <__udivsi3+0xd8>
 8000228:	00cb      	lsls	r3, r1, #3
 800022a:	1ac0      	subs	r0, r0, r3
 800022c:	4152      	adcs	r2, r2
 800022e:	0883      	lsrs	r3, r0, #2
 8000230:	428b      	cmp	r3, r1
 8000232:	d301      	bcc.n	8000238 <__udivsi3+0xe4>
 8000234:	008b      	lsls	r3, r1, #2
 8000236:	1ac0      	subs	r0, r0, r3
 8000238:	4152      	adcs	r2, r2
 800023a:	0843      	lsrs	r3, r0, #1
 800023c:	428b      	cmp	r3, r1
 800023e:	d301      	bcc.n	8000244 <__udivsi3+0xf0>
 8000240:	004b      	lsls	r3, r1, #1
 8000242:	1ac0      	subs	r0, r0, r3
 8000244:	4152      	adcs	r2, r2
 8000246:	1a41      	subs	r1, r0, r1
 8000248:	d200      	bcs.n	800024c <__udivsi3+0xf8>
 800024a:	4601      	mov	r1, r0
 800024c:	4152      	adcs	r2, r2
 800024e:	4610      	mov	r0, r2
 8000250:	4770      	bx	lr
 8000252:	e7ff      	b.n	8000254 <__udivsi3+0x100>
 8000254:	b501      	push	{r0, lr}
 8000256:	2000      	movs	r0, #0
 8000258:	f000 f8f0 	bl	800043c <__aeabi_idiv0>
 800025c:	bd02      	pop	{r1, pc}
 800025e:	46c0      	nop			@ (mov r8, r8)

08000260 <__aeabi_uidivmod>:
 8000260:	2900      	cmp	r1, #0
 8000262:	d0f7      	beq.n	8000254 <__udivsi3+0x100>
 8000264:	e776      	b.n	8000154 <__udivsi3>
 8000266:	4770      	bx	lr

08000268 <__divsi3>:
 8000268:	4603      	mov	r3, r0
 800026a:	430b      	orrs	r3, r1
 800026c:	d47f      	bmi.n	800036e <__divsi3+0x106>
 800026e:	2200      	movs	r2, #0
 8000270:	0843      	lsrs	r3, r0, #1
 8000272:	428b      	cmp	r3, r1
 8000274:	d374      	bcc.n	8000360 <__divsi3+0xf8>
 8000276:	0903      	lsrs	r3, r0, #4
 8000278:	428b      	cmp	r3, r1
 800027a:	d35f      	bcc.n	800033c <__divsi3+0xd4>
 800027c:	0a03      	lsrs	r3, r0, #8
 800027e:	428b      	cmp	r3, r1
 8000280:	d344      	bcc.n	800030c <__divsi3+0xa4>
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d328      	bcc.n	80002da <__divsi3+0x72>
 8000288:	0c03      	lsrs	r3, r0, #16
 800028a:	428b      	cmp	r3, r1
 800028c:	d30d      	bcc.n	80002aa <__divsi3+0x42>
 800028e:	22ff      	movs	r2, #255	@ 0xff
 8000290:	0209      	lsls	r1, r1, #8
 8000292:	ba12      	rev	r2, r2
 8000294:	0c03      	lsrs	r3, r0, #16
 8000296:	428b      	cmp	r3, r1
 8000298:	d302      	bcc.n	80002a0 <__divsi3+0x38>
 800029a:	1212      	asrs	r2, r2, #8
 800029c:	0209      	lsls	r1, r1, #8
 800029e:	d065      	beq.n	800036c <__divsi3+0x104>
 80002a0:	0b03      	lsrs	r3, r0, #12
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d319      	bcc.n	80002da <__divsi3+0x72>
 80002a6:	e000      	b.n	80002aa <__divsi3+0x42>
 80002a8:	0a09      	lsrs	r1, r1, #8
 80002aa:	0bc3      	lsrs	r3, r0, #15
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x4c>
 80002b0:	03cb      	lsls	r3, r1, #15
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0b83      	lsrs	r3, r0, #14
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x58>
 80002bc:	038b      	lsls	r3, r1, #14
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0b43      	lsrs	r3, r0, #13
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x64>
 80002c8:	034b      	lsls	r3, r1, #13
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0b03      	lsrs	r3, r0, #12
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x70>
 80002d4:	030b      	lsls	r3, r1, #12
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0ac3      	lsrs	r3, r0, #11
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0x7c>
 80002e0:	02cb      	lsls	r3, r1, #11
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	0a83      	lsrs	r3, r0, #10
 80002e8:	428b      	cmp	r3, r1
 80002ea:	d301      	bcc.n	80002f0 <__divsi3+0x88>
 80002ec:	028b      	lsls	r3, r1, #10
 80002ee:	1ac0      	subs	r0, r0, r3
 80002f0:	4152      	adcs	r2, r2
 80002f2:	0a43      	lsrs	r3, r0, #9
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d301      	bcc.n	80002fc <__divsi3+0x94>
 80002f8:	024b      	lsls	r3, r1, #9
 80002fa:	1ac0      	subs	r0, r0, r3
 80002fc:	4152      	adcs	r2, r2
 80002fe:	0a03      	lsrs	r3, r0, #8
 8000300:	428b      	cmp	r3, r1
 8000302:	d301      	bcc.n	8000308 <__divsi3+0xa0>
 8000304:	020b      	lsls	r3, r1, #8
 8000306:	1ac0      	subs	r0, r0, r3
 8000308:	4152      	adcs	r2, r2
 800030a:	d2cd      	bcs.n	80002a8 <__divsi3+0x40>
 800030c:	09c3      	lsrs	r3, r0, #7
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xae>
 8000312:	01cb      	lsls	r3, r1, #7
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0983      	lsrs	r3, r0, #6
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xba>
 800031e:	018b      	lsls	r3, r1, #6
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	0943      	lsrs	r3, r0, #5
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xc6>
 800032a:	014b      	lsls	r3, r1, #5
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0903      	lsrs	r3, r0, #4
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xd2>
 8000336:	010b      	lsls	r3, r1, #4
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	08c3      	lsrs	r3, r0, #3
 800033e:	428b      	cmp	r3, r1
 8000340:	d301      	bcc.n	8000346 <__divsi3+0xde>
 8000342:	00cb      	lsls	r3, r1, #3
 8000344:	1ac0      	subs	r0, r0, r3
 8000346:	4152      	adcs	r2, r2
 8000348:	0883      	lsrs	r3, r0, #2
 800034a:	428b      	cmp	r3, r1
 800034c:	d301      	bcc.n	8000352 <__divsi3+0xea>
 800034e:	008b      	lsls	r3, r1, #2
 8000350:	1ac0      	subs	r0, r0, r3
 8000352:	4152      	adcs	r2, r2
 8000354:	0843      	lsrs	r3, r0, #1
 8000356:	428b      	cmp	r3, r1
 8000358:	d301      	bcc.n	800035e <__divsi3+0xf6>
 800035a:	004b      	lsls	r3, r1, #1
 800035c:	1ac0      	subs	r0, r0, r3
 800035e:	4152      	adcs	r2, r2
 8000360:	1a41      	subs	r1, r0, r1
 8000362:	d200      	bcs.n	8000366 <__divsi3+0xfe>
 8000364:	4601      	mov	r1, r0
 8000366:	4152      	adcs	r2, r2
 8000368:	4610      	mov	r0, r2
 800036a:	4770      	bx	lr
 800036c:	e05d      	b.n	800042a <__divsi3+0x1c2>
 800036e:	0fca      	lsrs	r2, r1, #31
 8000370:	d000      	beq.n	8000374 <__divsi3+0x10c>
 8000372:	4249      	negs	r1, r1
 8000374:	1003      	asrs	r3, r0, #32
 8000376:	d300      	bcc.n	800037a <__divsi3+0x112>
 8000378:	4240      	negs	r0, r0
 800037a:	4053      	eors	r3, r2
 800037c:	2200      	movs	r2, #0
 800037e:	469c      	mov	ip, r3
 8000380:	0903      	lsrs	r3, r0, #4
 8000382:	428b      	cmp	r3, r1
 8000384:	d32d      	bcc.n	80003e2 <__divsi3+0x17a>
 8000386:	0a03      	lsrs	r3, r0, #8
 8000388:	428b      	cmp	r3, r1
 800038a:	d312      	bcc.n	80003b2 <__divsi3+0x14a>
 800038c:	22fc      	movs	r2, #252	@ 0xfc
 800038e:	0189      	lsls	r1, r1, #6
 8000390:	ba12      	rev	r2, r2
 8000392:	0a03      	lsrs	r3, r0, #8
 8000394:	428b      	cmp	r3, r1
 8000396:	d30c      	bcc.n	80003b2 <__divsi3+0x14a>
 8000398:	0189      	lsls	r1, r1, #6
 800039a:	1192      	asrs	r2, r2, #6
 800039c:	428b      	cmp	r3, r1
 800039e:	d308      	bcc.n	80003b2 <__divsi3+0x14a>
 80003a0:	0189      	lsls	r1, r1, #6
 80003a2:	1192      	asrs	r2, r2, #6
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d304      	bcc.n	80003b2 <__divsi3+0x14a>
 80003a8:	0189      	lsls	r1, r1, #6
 80003aa:	d03a      	beq.n	8000422 <__divsi3+0x1ba>
 80003ac:	1192      	asrs	r2, r2, #6
 80003ae:	e000      	b.n	80003b2 <__divsi3+0x14a>
 80003b0:	0989      	lsrs	r1, r1, #6
 80003b2:	09c3      	lsrs	r3, r0, #7
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x154>
 80003b8:	01cb      	lsls	r3, r1, #7
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	0983      	lsrs	r3, r0, #6
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x160>
 80003c4:	018b      	lsls	r3, r1, #6
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	0943      	lsrs	r3, r0, #5
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x16c>
 80003d0:	014b      	lsls	r3, r1, #5
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	0903      	lsrs	r3, r0, #4
 80003d8:	428b      	cmp	r3, r1
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x178>
 80003dc:	010b      	lsls	r3, r1, #4
 80003de:	1ac0      	subs	r0, r0, r3
 80003e0:	4152      	adcs	r2, r2
 80003e2:	08c3      	lsrs	r3, r0, #3
 80003e4:	428b      	cmp	r3, r1
 80003e6:	d301      	bcc.n	80003ec <__divsi3+0x184>
 80003e8:	00cb      	lsls	r3, r1, #3
 80003ea:	1ac0      	subs	r0, r0, r3
 80003ec:	4152      	adcs	r2, r2
 80003ee:	0883      	lsrs	r3, r0, #2
 80003f0:	428b      	cmp	r3, r1
 80003f2:	d301      	bcc.n	80003f8 <__divsi3+0x190>
 80003f4:	008b      	lsls	r3, r1, #2
 80003f6:	1ac0      	subs	r0, r0, r3
 80003f8:	4152      	adcs	r2, r2
 80003fa:	d2d9      	bcs.n	80003b0 <__divsi3+0x148>
 80003fc:	0843      	lsrs	r3, r0, #1
 80003fe:	428b      	cmp	r3, r1
 8000400:	d301      	bcc.n	8000406 <__divsi3+0x19e>
 8000402:	004b      	lsls	r3, r1, #1
 8000404:	1ac0      	subs	r0, r0, r3
 8000406:	4152      	adcs	r2, r2
 8000408:	1a41      	subs	r1, r0, r1
 800040a:	d200      	bcs.n	800040e <__divsi3+0x1a6>
 800040c:	4601      	mov	r1, r0
 800040e:	4663      	mov	r3, ip
 8000410:	4152      	adcs	r2, r2
 8000412:	105b      	asrs	r3, r3, #1
 8000414:	4610      	mov	r0, r2
 8000416:	d301      	bcc.n	800041c <__divsi3+0x1b4>
 8000418:	4240      	negs	r0, r0
 800041a:	2b00      	cmp	r3, #0
 800041c:	d500      	bpl.n	8000420 <__divsi3+0x1b8>
 800041e:	4249      	negs	r1, r1
 8000420:	4770      	bx	lr
 8000422:	4663      	mov	r3, ip
 8000424:	105b      	asrs	r3, r3, #1
 8000426:	d300      	bcc.n	800042a <__divsi3+0x1c2>
 8000428:	4240      	negs	r0, r0
 800042a:	b501      	push	{r0, lr}
 800042c:	2000      	movs	r0, #0
 800042e:	f000 f805 	bl	800043c <__aeabi_idiv0>
 8000432:	bd02      	pop	{r1, pc}

08000434 <__aeabi_idivmod>:
 8000434:	2900      	cmp	r1, #0
 8000436:	d0f8      	beq.n	800042a <__divsi3+0x1c2>
 8000438:	e716      	b.n	8000268 <__divsi3>
 800043a:	4770      	bx	lr

0800043c <__aeabi_idiv0>:
 800043c:	4770      	bx	lr
 800043e:	46c0      	nop			@ (mov r8, r8)

08000440 <__aeabi_cdrcmple>:
 8000440:	4684      	mov	ip, r0
 8000442:	0010      	movs	r0, r2
 8000444:	4662      	mov	r2, ip
 8000446:	468c      	mov	ip, r1
 8000448:	0019      	movs	r1, r3
 800044a:	4663      	mov	r3, ip
 800044c:	e000      	b.n	8000450 <__aeabi_cdcmpeq>
 800044e:	46c0      	nop			@ (mov r8, r8)

08000450 <__aeabi_cdcmpeq>:
 8000450:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000452:	f001 f833 	bl	80014bc <__ledf2>
 8000456:	2800      	cmp	r0, #0
 8000458:	d401      	bmi.n	800045e <__aeabi_cdcmpeq+0xe>
 800045a:	2100      	movs	r1, #0
 800045c:	42c8      	cmn	r0, r1
 800045e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000460 <__aeabi_dcmpeq>:
 8000460:	b510      	push	{r4, lr}
 8000462:	f000 ff77 	bl	8001354 <__eqdf2>
 8000466:	4240      	negs	r0, r0
 8000468:	3001      	adds	r0, #1
 800046a:	bd10      	pop	{r4, pc}

0800046c <__aeabi_dcmplt>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f001 f825 	bl	80014bc <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	db01      	blt.n	800047a <__aeabi_dcmplt+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			@ (mov r8, r8)

08000480 <__aeabi_dcmple>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f001 f81b 	bl	80014bc <__ledf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dd01      	ble.n	800048e <__aeabi_dcmple+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			@ (mov r8, r8)

08000494 <__aeabi_dcmpgt>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f000 ffa1 	bl	80013dc <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	dc01      	bgt.n	80004a2 <__aeabi_dcmpgt+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			@ (mov r8, r8)

080004a8 <__aeabi_dcmpge>:
 80004a8:	b510      	push	{r4, lr}
 80004aa:	f000 ff97 	bl	80013dc <__gedf2>
 80004ae:	2800      	cmp	r0, #0
 80004b0:	da01      	bge.n	80004b6 <__aeabi_dcmpge+0xe>
 80004b2:	2000      	movs	r0, #0
 80004b4:	bd10      	pop	{r4, pc}
 80004b6:	2001      	movs	r0, #1
 80004b8:	bd10      	pop	{r4, pc}
 80004ba:	46c0      	nop			@ (mov r8, r8)

080004bc <__aeabi_d2uiz>:
 80004bc:	b570      	push	{r4, r5, r6, lr}
 80004be:	2200      	movs	r2, #0
 80004c0:	4b0c      	ldr	r3, [pc, #48]	@ (80004f4 <__aeabi_d2uiz+0x38>)
 80004c2:	0004      	movs	r4, r0
 80004c4:	000d      	movs	r5, r1
 80004c6:	f7ff ffef 	bl	80004a8 <__aeabi_dcmpge>
 80004ca:	2800      	cmp	r0, #0
 80004cc:	d104      	bne.n	80004d8 <__aeabi_d2uiz+0x1c>
 80004ce:	0020      	movs	r0, r4
 80004d0:	0029      	movs	r1, r5
 80004d2:	f001 ff73 	bl	80023bc <__aeabi_d2iz>
 80004d6:	bd70      	pop	{r4, r5, r6, pc}
 80004d8:	4b06      	ldr	r3, [pc, #24]	@ (80004f4 <__aeabi_d2uiz+0x38>)
 80004da:	2200      	movs	r2, #0
 80004dc:	0020      	movs	r0, r4
 80004de:	0029      	movs	r1, r5
 80004e0:	f001 fb40 	bl	8001b64 <__aeabi_dsub>
 80004e4:	f001 ff6a 	bl	80023bc <__aeabi_d2iz>
 80004e8:	2380      	movs	r3, #128	@ 0x80
 80004ea:	061b      	lsls	r3, r3, #24
 80004ec:	469c      	mov	ip, r3
 80004ee:	4460      	add	r0, ip
 80004f0:	e7f1      	b.n	80004d6 <__aeabi_d2uiz+0x1a>
 80004f2:	46c0      	nop			@ (mov r8, r8)
 80004f4:	41e00000 	.word	0x41e00000

080004f8 <__aeabi_d2lz>:
 80004f8:	b570      	push	{r4, r5, r6, lr}
 80004fa:	2200      	movs	r2, #0
 80004fc:	2300      	movs	r3, #0
 80004fe:	0004      	movs	r4, r0
 8000500:	000d      	movs	r5, r1
 8000502:	f7ff ffb3 	bl	800046c <__aeabi_dcmplt>
 8000506:	2800      	cmp	r0, #0
 8000508:	d108      	bne.n	800051c <__aeabi_d2lz+0x24>
 800050a:	0020      	movs	r0, r4
 800050c:	0029      	movs	r1, r5
 800050e:	f000 f80f 	bl	8000530 <__aeabi_d2ulz>
 8000512:	0002      	movs	r2, r0
 8000514:	000b      	movs	r3, r1
 8000516:	0010      	movs	r0, r2
 8000518:	0019      	movs	r1, r3
 800051a:	bd70      	pop	{r4, r5, r6, pc}
 800051c:	2380      	movs	r3, #128	@ 0x80
 800051e:	061b      	lsls	r3, r3, #24
 8000520:	18e9      	adds	r1, r5, r3
 8000522:	0020      	movs	r0, r4
 8000524:	f000 f804 	bl	8000530 <__aeabi_d2ulz>
 8000528:	2300      	movs	r3, #0
 800052a:	4242      	negs	r2, r0
 800052c:	418b      	sbcs	r3, r1
 800052e:	e7f2      	b.n	8000516 <__aeabi_d2lz+0x1e>

08000530 <__aeabi_d2ulz>:
 8000530:	b570      	push	{r4, r5, r6, lr}
 8000532:	2200      	movs	r2, #0
 8000534:	4b0b      	ldr	r3, [pc, #44]	@ (8000564 <__aeabi_d2ulz+0x34>)
 8000536:	000d      	movs	r5, r1
 8000538:	0004      	movs	r4, r0
 800053a:	f001 f82d 	bl	8001598 <__aeabi_dmul>
 800053e:	f7ff ffbd 	bl	80004bc <__aeabi_d2uiz>
 8000542:	0006      	movs	r6, r0
 8000544:	f001 ffa4 	bl	8002490 <__aeabi_ui2d>
 8000548:	2200      	movs	r2, #0
 800054a:	4b07      	ldr	r3, [pc, #28]	@ (8000568 <__aeabi_d2ulz+0x38>)
 800054c:	f001 f824 	bl	8001598 <__aeabi_dmul>
 8000550:	0002      	movs	r2, r0
 8000552:	000b      	movs	r3, r1
 8000554:	0020      	movs	r0, r4
 8000556:	0029      	movs	r1, r5
 8000558:	f001 fb04 	bl	8001b64 <__aeabi_dsub>
 800055c:	f7ff ffae 	bl	80004bc <__aeabi_d2uiz>
 8000560:	0031      	movs	r1, r6
 8000562:	bd70      	pop	{r4, r5, r6, pc}
 8000564:	3df00000 	.word	0x3df00000
 8000568:	41f00000 	.word	0x41f00000

0800056c <__aeabi_l2d>:
 800056c:	b570      	push	{r4, r5, r6, lr}
 800056e:	0006      	movs	r6, r0
 8000570:	0008      	movs	r0, r1
 8000572:	f001 ff5f 	bl	8002434 <__aeabi_i2d>
 8000576:	2200      	movs	r2, #0
 8000578:	4b06      	ldr	r3, [pc, #24]	@ (8000594 <__aeabi_l2d+0x28>)
 800057a:	f001 f80d 	bl	8001598 <__aeabi_dmul>
 800057e:	000d      	movs	r5, r1
 8000580:	0004      	movs	r4, r0
 8000582:	0030      	movs	r0, r6
 8000584:	f001 ff84 	bl	8002490 <__aeabi_ui2d>
 8000588:	002b      	movs	r3, r5
 800058a:	0022      	movs	r2, r4
 800058c:	f000 f804 	bl	8000598 <__aeabi_dadd>
 8000590:	bd70      	pop	{r4, r5, r6, pc}
 8000592:	46c0      	nop			@ (mov r8, r8)
 8000594:	41f00000 	.word	0x41f00000

08000598 <__aeabi_dadd>:
 8000598:	b5f0      	push	{r4, r5, r6, r7, lr}
 800059a:	464f      	mov	r7, r9
 800059c:	4646      	mov	r6, r8
 800059e:	46d6      	mov	lr, sl
 80005a0:	b5c0      	push	{r6, r7, lr}
 80005a2:	b082      	sub	sp, #8
 80005a4:	9000      	str	r0, [sp, #0]
 80005a6:	9101      	str	r1, [sp, #4]
 80005a8:	030e      	lsls	r6, r1, #12
 80005aa:	004c      	lsls	r4, r1, #1
 80005ac:	0fcd      	lsrs	r5, r1, #31
 80005ae:	0a71      	lsrs	r1, r6, #9
 80005b0:	9e00      	ldr	r6, [sp, #0]
 80005b2:	005f      	lsls	r7, r3, #1
 80005b4:	0f76      	lsrs	r6, r6, #29
 80005b6:	430e      	orrs	r6, r1
 80005b8:	9900      	ldr	r1, [sp, #0]
 80005ba:	9200      	str	r2, [sp, #0]
 80005bc:	9301      	str	r3, [sp, #4]
 80005be:	00c9      	lsls	r1, r1, #3
 80005c0:	4689      	mov	r9, r1
 80005c2:	0319      	lsls	r1, r3, #12
 80005c4:	0d7b      	lsrs	r3, r7, #21
 80005c6:	4698      	mov	r8, r3
 80005c8:	9b01      	ldr	r3, [sp, #4]
 80005ca:	0a49      	lsrs	r1, r1, #9
 80005cc:	0fdb      	lsrs	r3, r3, #31
 80005ce:	469c      	mov	ip, r3
 80005d0:	9b00      	ldr	r3, [sp, #0]
 80005d2:	9a00      	ldr	r2, [sp, #0]
 80005d4:	0f5b      	lsrs	r3, r3, #29
 80005d6:	430b      	orrs	r3, r1
 80005d8:	4641      	mov	r1, r8
 80005da:	0d64      	lsrs	r4, r4, #21
 80005dc:	00d2      	lsls	r2, r2, #3
 80005de:	1a61      	subs	r1, r4, r1
 80005e0:	4565      	cmp	r5, ip
 80005e2:	d100      	bne.n	80005e6 <__aeabi_dadd+0x4e>
 80005e4:	e0a6      	b.n	8000734 <__aeabi_dadd+0x19c>
 80005e6:	2900      	cmp	r1, #0
 80005e8:	dd72      	ble.n	80006d0 <__aeabi_dadd+0x138>
 80005ea:	4647      	mov	r7, r8
 80005ec:	2f00      	cmp	r7, #0
 80005ee:	d100      	bne.n	80005f2 <__aeabi_dadd+0x5a>
 80005f0:	e0dd      	b.n	80007ae <__aeabi_dadd+0x216>
 80005f2:	4fcc      	ldr	r7, [pc, #816]	@ (8000924 <__aeabi_dadd+0x38c>)
 80005f4:	42bc      	cmp	r4, r7
 80005f6:	d100      	bne.n	80005fa <__aeabi_dadd+0x62>
 80005f8:	e19a      	b.n	8000930 <__aeabi_dadd+0x398>
 80005fa:	2701      	movs	r7, #1
 80005fc:	2938      	cmp	r1, #56	@ 0x38
 80005fe:	dc17      	bgt.n	8000630 <__aeabi_dadd+0x98>
 8000600:	2780      	movs	r7, #128	@ 0x80
 8000602:	043f      	lsls	r7, r7, #16
 8000604:	433b      	orrs	r3, r7
 8000606:	291f      	cmp	r1, #31
 8000608:	dd00      	ble.n	800060c <__aeabi_dadd+0x74>
 800060a:	e1dd      	b.n	80009c8 <__aeabi_dadd+0x430>
 800060c:	2720      	movs	r7, #32
 800060e:	1a78      	subs	r0, r7, r1
 8000610:	001f      	movs	r7, r3
 8000612:	4087      	lsls	r7, r0
 8000614:	46ba      	mov	sl, r7
 8000616:	0017      	movs	r7, r2
 8000618:	40cf      	lsrs	r7, r1
 800061a:	4684      	mov	ip, r0
 800061c:	0038      	movs	r0, r7
 800061e:	4657      	mov	r7, sl
 8000620:	4307      	orrs	r7, r0
 8000622:	4660      	mov	r0, ip
 8000624:	4082      	lsls	r2, r0
 8000626:	40cb      	lsrs	r3, r1
 8000628:	1e50      	subs	r0, r2, #1
 800062a:	4182      	sbcs	r2, r0
 800062c:	1af6      	subs	r6, r6, r3
 800062e:	4317      	orrs	r7, r2
 8000630:	464b      	mov	r3, r9
 8000632:	1bdf      	subs	r7, r3, r7
 8000634:	45b9      	cmp	r9, r7
 8000636:	4180      	sbcs	r0, r0
 8000638:	4240      	negs	r0, r0
 800063a:	1a36      	subs	r6, r6, r0
 800063c:	0233      	lsls	r3, r6, #8
 800063e:	d400      	bmi.n	8000642 <__aeabi_dadd+0xaa>
 8000640:	e0ff      	b.n	8000842 <__aeabi_dadd+0x2aa>
 8000642:	0276      	lsls	r6, r6, #9
 8000644:	0a76      	lsrs	r6, r6, #9
 8000646:	2e00      	cmp	r6, #0
 8000648:	d100      	bne.n	800064c <__aeabi_dadd+0xb4>
 800064a:	e13c      	b.n	80008c6 <__aeabi_dadd+0x32e>
 800064c:	0030      	movs	r0, r6
 800064e:	f001 ff43 	bl	80024d8 <__clzsi2>
 8000652:	0003      	movs	r3, r0
 8000654:	3b08      	subs	r3, #8
 8000656:	2120      	movs	r1, #32
 8000658:	0038      	movs	r0, r7
 800065a:	1aca      	subs	r2, r1, r3
 800065c:	40d0      	lsrs	r0, r2
 800065e:	409e      	lsls	r6, r3
 8000660:	0002      	movs	r2, r0
 8000662:	409f      	lsls	r7, r3
 8000664:	4332      	orrs	r2, r6
 8000666:	429c      	cmp	r4, r3
 8000668:	dd00      	ble.n	800066c <__aeabi_dadd+0xd4>
 800066a:	e1a6      	b.n	80009ba <__aeabi_dadd+0x422>
 800066c:	1b18      	subs	r0, r3, r4
 800066e:	3001      	adds	r0, #1
 8000670:	1a09      	subs	r1, r1, r0
 8000672:	003e      	movs	r6, r7
 8000674:	408f      	lsls	r7, r1
 8000676:	40c6      	lsrs	r6, r0
 8000678:	1e7b      	subs	r3, r7, #1
 800067a:	419f      	sbcs	r7, r3
 800067c:	0013      	movs	r3, r2
 800067e:	408b      	lsls	r3, r1
 8000680:	4337      	orrs	r7, r6
 8000682:	431f      	orrs	r7, r3
 8000684:	40c2      	lsrs	r2, r0
 8000686:	003b      	movs	r3, r7
 8000688:	0016      	movs	r6, r2
 800068a:	2400      	movs	r4, #0
 800068c:	4313      	orrs	r3, r2
 800068e:	d100      	bne.n	8000692 <__aeabi_dadd+0xfa>
 8000690:	e1df      	b.n	8000a52 <__aeabi_dadd+0x4ba>
 8000692:	077b      	lsls	r3, r7, #29
 8000694:	d100      	bne.n	8000698 <__aeabi_dadd+0x100>
 8000696:	e332      	b.n	8000cfe <__aeabi_dadd+0x766>
 8000698:	230f      	movs	r3, #15
 800069a:	003a      	movs	r2, r7
 800069c:	403b      	ands	r3, r7
 800069e:	2b04      	cmp	r3, #4
 80006a0:	d004      	beq.n	80006ac <__aeabi_dadd+0x114>
 80006a2:	1d3a      	adds	r2, r7, #4
 80006a4:	42ba      	cmp	r2, r7
 80006a6:	41bf      	sbcs	r7, r7
 80006a8:	427f      	negs	r7, r7
 80006aa:	19f6      	adds	r6, r6, r7
 80006ac:	0233      	lsls	r3, r6, #8
 80006ae:	d400      	bmi.n	80006b2 <__aeabi_dadd+0x11a>
 80006b0:	e323      	b.n	8000cfa <__aeabi_dadd+0x762>
 80006b2:	4b9c      	ldr	r3, [pc, #624]	@ (8000924 <__aeabi_dadd+0x38c>)
 80006b4:	3401      	adds	r4, #1
 80006b6:	429c      	cmp	r4, r3
 80006b8:	d100      	bne.n	80006bc <__aeabi_dadd+0x124>
 80006ba:	e0b4      	b.n	8000826 <__aeabi_dadd+0x28e>
 80006bc:	4b9a      	ldr	r3, [pc, #616]	@ (8000928 <__aeabi_dadd+0x390>)
 80006be:	0564      	lsls	r4, r4, #21
 80006c0:	401e      	ands	r6, r3
 80006c2:	0d64      	lsrs	r4, r4, #21
 80006c4:	0777      	lsls	r7, r6, #29
 80006c6:	08d2      	lsrs	r2, r2, #3
 80006c8:	0276      	lsls	r6, r6, #9
 80006ca:	4317      	orrs	r7, r2
 80006cc:	0b36      	lsrs	r6, r6, #12
 80006ce:	e0ac      	b.n	800082a <__aeabi_dadd+0x292>
 80006d0:	2900      	cmp	r1, #0
 80006d2:	d100      	bne.n	80006d6 <__aeabi_dadd+0x13e>
 80006d4:	e07e      	b.n	80007d4 <__aeabi_dadd+0x23c>
 80006d6:	4641      	mov	r1, r8
 80006d8:	1b09      	subs	r1, r1, r4
 80006da:	2c00      	cmp	r4, #0
 80006dc:	d000      	beq.n	80006e0 <__aeabi_dadd+0x148>
 80006de:	e160      	b.n	80009a2 <__aeabi_dadd+0x40a>
 80006e0:	0034      	movs	r4, r6
 80006e2:	4648      	mov	r0, r9
 80006e4:	4304      	orrs	r4, r0
 80006e6:	d100      	bne.n	80006ea <__aeabi_dadd+0x152>
 80006e8:	e1c9      	b.n	8000a7e <__aeabi_dadd+0x4e6>
 80006ea:	1e4c      	subs	r4, r1, #1
 80006ec:	2901      	cmp	r1, #1
 80006ee:	d100      	bne.n	80006f2 <__aeabi_dadd+0x15a>
 80006f0:	e22e      	b.n	8000b50 <__aeabi_dadd+0x5b8>
 80006f2:	4d8c      	ldr	r5, [pc, #560]	@ (8000924 <__aeabi_dadd+0x38c>)
 80006f4:	42a9      	cmp	r1, r5
 80006f6:	d100      	bne.n	80006fa <__aeabi_dadd+0x162>
 80006f8:	e224      	b.n	8000b44 <__aeabi_dadd+0x5ac>
 80006fa:	2701      	movs	r7, #1
 80006fc:	2c38      	cmp	r4, #56	@ 0x38
 80006fe:	dc11      	bgt.n	8000724 <__aeabi_dadd+0x18c>
 8000700:	0021      	movs	r1, r4
 8000702:	291f      	cmp	r1, #31
 8000704:	dd00      	ble.n	8000708 <__aeabi_dadd+0x170>
 8000706:	e20b      	b.n	8000b20 <__aeabi_dadd+0x588>
 8000708:	2420      	movs	r4, #32
 800070a:	0037      	movs	r7, r6
 800070c:	4648      	mov	r0, r9
 800070e:	1a64      	subs	r4, r4, r1
 8000710:	40a7      	lsls	r7, r4
 8000712:	40c8      	lsrs	r0, r1
 8000714:	4307      	orrs	r7, r0
 8000716:	4648      	mov	r0, r9
 8000718:	40a0      	lsls	r0, r4
 800071a:	40ce      	lsrs	r6, r1
 800071c:	1e44      	subs	r4, r0, #1
 800071e:	41a0      	sbcs	r0, r4
 8000720:	1b9b      	subs	r3, r3, r6
 8000722:	4307      	orrs	r7, r0
 8000724:	1bd7      	subs	r7, r2, r7
 8000726:	42ba      	cmp	r2, r7
 8000728:	4192      	sbcs	r2, r2
 800072a:	4252      	negs	r2, r2
 800072c:	4665      	mov	r5, ip
 800072e:	4644      	mov	r4, r8
 8000730:	1a9e      	subs	r6, r3, r2
 8000732:	e783      	b.n	800063c <__aeabi_dadd+0xa4>
 8000734:	2900      	cmp	r1, #0
 8000736:	dc00      	bgt.n	800073a <__aeabi_dadd+0x1a2>
 8000738:	e09c      	b.n	8000874 <__aeabi_dadd+0x2dc>
 800073a:	4647      	mov	r7, r8
 800073c:	2f00      	cmp	r7, #0
 800073e:	d167      	bne.n	8000810 <__aeabi_dadd+0x278>
 8000740:	001f      	movs	r7, r3
 8000742:	4317      	orrs	r7, r2
 8000744:	d100      	bne.n	8000748 <__aeabi_dadd+0x1b0>
 8000746:	e0e4      	b.n	8000912 <__aeabi_dadd+0x37a>
 8000748:	1e48      	subs	r0, r1, #1
 800074a:	2901      	cmp	r1, #1
 800074c:	d100      	bne.n	8000750 <__aeabi_dadd+0x1b8>
 800074e:	e19b      	b.n	8000a88 <__aeabi_dadd+0x4f0>
 8000750:	4f74      	ldr	r7, [pc, #464]	@ (8000924 <__aeabi_dadd+0x38c>)
 8000752:	42b9      	cmp	r1, r7
 8000754:	d100      	bne.n	8000758 <__aeabi_dadd+0x1c0>
 8000756:	e0eb      	b.n	8000930 <__aeabi_dadd+0x398>
 8000758:	2701      	movs	r7, #1
 800075a:	0001      	movs	r1, r0
 800075c:	2838      	cmp	r0, #56	@ 0x38
 800075e:	dc11      	bgt.n	8000784 <__aeabi_dadd+0x1ec>
 8000760:	291f      	cmp	r1, #31
 8000762:	dd00      	ble.n	8000766 <__aeabi_dadd+0x1ce>
 8000764:	e1c7      	b.n	8000af6 <__aeabi_dadd+0x55e>
 8000766:	2720      	movs	r7, #32
 8000768:	1a78      	subs	r0, r7, r1
 800076a:	001f      	movs	r7, r3
 800076c:	4684      	mov	ip, r0
 800076e:	4087      	lsls	r7, r0
 8000770:	0010      	movs	r0, r2
 8000772:	40c8      	lsrs	r0, r1
 8000774:	4307      	orrs	r7, r0
 8000776:	4660      	mov	r0, ip
 8000778:	4082      	lsls	r2, r0
 800077a:	40cb      	lsrs	r3, r1
 800077c:	1e50      	subs	r0, r2, #1
 800077e:	4182      	sbcs	r2, r0
 8000780:	18f6      	adds	r6, r6, r3
 8000782:	4317      	orrs	r7, r2
 8000784:	444f      	add	r7, r9
 8000786:	454f      	cmp	r7, r9
 8000788:	4180      	sbcs	r0, r0
 800078a:	4240      	negs	r0, r0
 800078c:	1836      	adds	r6, r6, r0
 800078e:	0233      	lsls	r3, r6, #8
 8000790:	d557      	bpl.n	8000842 <__aeabi_dadd+0x2aa>
 8000792:	4b64      	ldr	r3, [pc, #400]	@ (8000924 <__aeabi_dadd+0x38c>)
 8000794:	3401      	adds	r4, #1
 8000796:	429c      	cmp	r4, r3
 8000798:	d045      	beq.n	8000826 <__aeabi_dadd+0x28e>
 800079a:	2101      	movs	r1, #1
 800079c:	4b62      	ldr	r3, [pc, #392]	@ (8000928 <__aeabi_dadd+0x390>)
 800079e:	087a      	lsrs	r2, r7, #1
 80007a0:	401e      	ands	r6, r3
 80007a2:	4039      	ands	r1, r7
 80007a4:	430a      	orrs	r2, r1
 80007a6:	07f7      	lsls	r7, r6, #31
 80007a8:	4317      	orrs	r7, r2
 80007aa:	0876      	lsrs	r6, r6, #1
 80007ac:	e771      	b.n	8000692 <__aeabi_dadd+0xfa>
 80007ae:	001f      	movs	r7, r3
 80007b0:	4317      	orrs	r7, r2
 80007b2:	d100      	bne.n	80007b6 <__aeabi_dadd+0x21e>
 80007b4:	e0ad      	b.n	8000912 <__aeabi_dadd+0x37a>
 80007b6:	1e4f      	subs	r7, r1, #1
 80007b8:	46bc      	mov	ip, r7
 80007ba:	2901      	cmp	r1, #1
 80007bc:	d100      	bne.n	80007c0 <__aeabi_dadd+0x228>
 80007be:	e182      	b.n	8000ac6 <__aeabi_dadd+0x52e>
 80007c0:	4f58      	ldr	r7, [pc, #352]	@ (8000924 <__aeabi_dadd+0x38c>)
 80007c2:	42b9      	cmp	r1, r7
 80007c4:	d100      	bne.n	80007c8 <__aeabi_dadd+0x230>
 80007c6:	e190      	b.n	8000aea <__aeabi_dadd+0x552>
 80007c8:	4661      	mov	r1, ip
 80007ca:	2701      	movs	r7, #1
 80007cc:	2938      	cmp	r1, #56	@ 0x38
 80007ce:	dd00      	ble.n	80007d2 <__aeabi_dadd+0x23a>
 80007d0:	e72e      	b.n	8000630 <__aeabi_dadd+0x98>
 80007d2:	e718      	b.n	8000606 <__aeabi_dadd+0x6e>
 80007d4:	4f55      	ldr	r7, [pc, #340]	@ (800092c <__aeabi_dadd+0x394>)
 80007d6:	1c61      	adds	r1, r4, #1
 80007d8:	4239      	tst	r1, r7
 80007da:	d000      	beq.n	80007de <__aeabi_dadd+0x246>
 80007dc:	e0d0      	b.n	8000980 <__aeabi_dadd+0x3e8>
 80007de:	0031      	movs	r1, r6
 80007e0:	4648      	mov	r0, r9
 80007e2:	001f      	movs	r7, r3
 80007e4:	4301      	orrs	r1, r0
 80007e6:	4317      	orrs	r7, r2
 80007e8:	2c00      	cmp	r4, #0
 80007ea:	d000      	beq.n	80007ee <__aeabi_dadd+0x256>
 80007ec:	e13d      	b.n	8000a6a <__aeabi_dadd+0x4d2>
 80007ee:	2900      	cmp	r1, #0
 80007f0:	d100      	bne.n	80007f4 <__aeabi_dadd+0x25c>
 80007f2:	e1bc      	b.n	8000b6e <__aeabi_dadd+0x5d6>
 80007f4:	2f00      	cmp	r7, #0
 80007f6:	d000      	beq.n	80007fa <__aeabi_dadd+0x262>
 80007f8:	e1bf      	b.n	8000b7a <__aeabi_dadd+0x5e2>
 80007fa:	464b      	mov	r3, r9
 80007fc:	2100      	movs	r1, #0
 80007fe:	08d8      	lsrs	r0, r3, #3
 8000800:	0777      	lsls	r7, r6, #29
 8000802:	4307      	orrs	r7, r0
 8000804:	08f0      	lsrs	r0, r6, #3
 8000806:	0306      	lsls	r6, r0, #12
 8000808:	054c      	lsls	r4, r1, #21
 800080a:	0b36      	lsrs	r6, r6, #12
 800080c:	0d64      	lsrs	r4, r4, #21
 800080e:	e00c      	b.n	800082a <__aeabi_dadd+0x292>
 8000810:	4f44      	ldr	r7, [pc, #272]	@ (8000924 <__aeabi_dadd+0x38c>)
 8000812:	42bc      	cmp	r4, r7
 8000814:	d100      	bne.n	8000818 <__aeabi_dadd+0x280>
 8000816:	e08b      	b.n	8000930 <__aeabi_dadd+0x398>
 8000818:	2701      	movs	r7, #1
 800081a:	2938      	cmp	r1, #56	@ 0x38
 800081c:	dcb2      	bgt.n	8000784 <__aeabi_dadd+0x1ec>
 800081e:	2780      	movs	r7, #128	@ 0x80
 8000820:	043f      	lsls	r7, r7, #16
 8000822:	433b      	orrs	r3, r7
 8000824:	e79c      	b.n	8000760 <__aeabi_dadd+0x1c8>
 8000826:	2600      	movs	r6, #0
 8000828:	2700      	movs	r7, #0
 800082a:	0524      	lsls	r4, r4, #20
 800082c:	4334      	orrs	r4, r6
 800082e:	07ed      	lsls	r5, r5, #31
 8000830:	432c      	orrs	r4, r5
 8000832:	0038      	movs	r0, r7
 8000834:	0021      	movs	r1, r4
 8000836:	b002      	add	sp, #8
 8000838:	bce0      	pop	{r5, r6, r7}
 800083a:	46ba      	mov	sl, r7
 800083c:	46b1      	mov	r9, r6
 800083e:	46a8      	mov	r8, r5
 8000840:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000842:	077b      	lsls	r3, r7, #29
 8000844:	d004      	beq.n	8000850 <__aeabi_dadd+0x2b8>
 8000846:	230f      	movs	r3, #15
 8000848:	403b      	ands	r3, r7
 800084a:	2b04      	cmp	r3, #4
 800084c:	d000      	beq.n	8000850 <__aeabi_dadd+0x2b8>
 800084e:	e728      	b.n	80006a2 <__aeabi_dadd+0x10a>
 8000850:	08f8      	lsrs	r0, r7, #3
 8000852:	4b34      	ldr	r3, [pc, #208]	@ (8000924 <__aeabi_dadd+0x38c>)
 8000854:	0777      	lsls	r7, r6, #29
 8000856:	4307      	orrs	r7, r0
 8000858:	08f0      	lsrs	r0, r6, #3
 800085a:	429c      	cmp	r4, r3
 800085c:	d000      	beq.n	8000860 <__aeabi_dadd+0x2c8>
 800085e:	e24a      	b.n	8000cf6 <__aeabi_dadd+0x75e>
 8000860:	003b      	movs	r3, r7
 8000862:	4303      	orrs	r3, r0
 8000864:	d059      	beq.n	800091a <__aeabi_dadd+0x382>
 8000866:	2680      	movs	r6, #128	@ 0x80
 8000868:	0336      	lsls	r6, r6, #12
 800086a:	4306      	orrs	r6, r0
 800086c:	0336      	lsls	r6, r6, #12
 800086e:	4c2d      	ldr	r4, [pc, #180]	@ (8000924 <__aeabi_dadd+0x38c>)
 8000870:	0b36      	lsrs	r6, r6, #12
 8000872:	e7da      	b.n	800082a <__aeabi_dadd+0x292>
 8000874:	2900      	cmp	r1, #0
 8000876:	d061      	beq.n	800093c <__aeabi_dadd+0x3a4>
 8000878:	4641      	mov	r1, r8
 800087a:	1b09      	subs	r1, r1, r4
 800087c:	2c00      	cmp	r4, #0
 800087e:	d100      	bne.n	8000882 <__aeabi_dadd+0x2ea>
 8000880:	e0b9      	b.n	80009f6 <__aeabi_dadd+0x45e>
 8000882:	4c28      	ldr	r4, [pc, #160]	@ (8000924 <__aeabi_dadd+0x38c>)
 8000884:	45a0      	cmp	r8, r4
 8000886:	d100      	bne.n	800088a <__aeabi_dadd+0x2f2>
 8000888:	e1a5      	b.n	8000bd6 <__aeabi_dadd+0x63e>
 800088a:	2701      	movs	r7, #1
 800088c:	2938      	cmp	r1, #56	@ 0x38
 800088e:	dc13      	bgt.n	80008b8 <__aeabi_dadd+0x320>
 8000890:	2480      	movs	r4, #128	@ 0x80
 8000892:	0424      	lsls	r4, r4, #16
 8000894:	4326      	orrs	r6, r4
 8000896:	291f      	cmp	r1, #31
 8000898:	dd00      	ble.n	800089c <__aeabi_dadd+0x304>
 800089a:	e1c8      	b.n	8000c2e <__aeabi_dadd+0x696>
 800089c:	2420      	movs	r4, #32
 800089e:	0037      	movs	r7, r6
 80008a0:	4648      	mov	r0, r9
 80008a2:	1a64      	subs	r4, r4, r1
 80008a4:	40a7      	lsls	r7, r4
 80008a6:	40c8      	lsrs	r0, r1
 80008a8:	4307      	orrs	r7, r0
 80008aa:	4648      	mov	r0, r9
 80008ac:	40a0      	lsls	r0, r4
 80008ae:	40ce      	lsrs	r6, r1
 80008b0:	1e44      	subs	r4, r0, #1
 80008b2:	41a0      	sbcs	r0, r4
 80008b4:	199b      	adds	r3, r3, r6
 80008b6:	4307      	orrs	r7, r0
 80008b8:	18bf      	adds	r7, r7, r2
 80008ba:	4297      	cmp	r7, r2
 80008bc:	4192      	sbcs	r2, r2
 80008be:	4252      	negs	r2, r2
 80008c0:	4644      	mov	r4, r8
 80008c2:	18d6      	adds	r6, r2, r3
 80008c4:	e763      	b.n	800078e <__aeabi_dadd+0x1f6>
 80008c6:	0038      	movs	r0, r7
 80008c8:	f001 fe06 	bl	80024d8 <__clzsi2>
 80008cc:	0003      	movs	r3, r0
 80008ce:	3318      	adds	r3, #24
 80008d0:	2b1f      	cmp	r3, #31
 80008d2:	dc00      	bgt.n	80008d6 <__aeabi_dadd+0x33e>
 80008d4:	e6bf      	b.n	8000656 <__aeabi_dadd+0xbe>
 80008d6:	003a      	movs	r2, r7
 80008d8:	3808      	subs	r0, #8
 80008da:	4082      	lsls	r2, r0
 80008dc:	429c      	cmp	r4, r3
 80008de:	dd00      	ble.n	80008e2 <__aeabi_dadd+0x34a>
 80008e0:	e083      	b.n	80009ea <__aeabi_dadd+0x452>
 80008e2:	1b1b      	subs	r3, r3, r4
 80008e4:	1c58      	adds	r0, r3, #1
 80008e6:	281f      	cmp	r0, #31
 80008e8:	dc00      	bgt.n	80008ec <__aeabi_dadd+0x354>
 80008ea:	e1b4      	b.n	8000c56 <__aeabi_dadd+0x6be>
 80008ec:	0017      	movs	r7, r2
 80008ee:	3b1f      	subs	r3, #31
 80008f0:	40df      	lsrs	r7, r3
 80008f2:	2820      	cmp	r0, #32
 80008f4:	d005      	beq.n	8000902 <__aeabi_dadd+0x36a>
 80008f6:	2340      	movs	r3, #64	@ 0x40
 80008f8:	1a1b      	subs	r3, r3, r0
 80008fa:	409a      	lsls	r2, r3
 80008fc:	1e53      	subs	r3, r2, #1
 80008fe:	419a      	sbcs	r2, r3
 8000900:	4317      	orrs	r7, r2
 8000902:	2400      	movs	r4, #0
 8000904:	2f00      	cmp	r7, #0
 8000906:	d00a      	beq.n	800091e <__aeabi_dadd+0x386>
 8000908:	077b      	lsls	r3, r7, #29
 800090a:	d000      	beq.n	800090e <__aeabi_dadd+0x376>
 800090c:	e6c4      	b.n	8000698 <__aeabi_dadd+0x100>
 800090e:	0026      	movs	r6, r4
 8000910:	e79e      	b.n	8000850 <__aeabi_dadd+0x2b8>
 8000912:	464b      	mov	r3, r9
 8000914:	000c      	movs	r4, r1
 8000916:	08d8      	lsrs	r0, r3, #3
 8000918:	e79b      	b.n	8000852 <__aeabi_dadd+0x2ba>
 800091a:	2700      	movs	r7, #0
 800091c:	4c01      	ldr	r4, [pc, #4]	@ (8000924 <__aeabi_dadd+0x38c>)
 800091e:	2600      	movs	r6, #0
 8000920:	e783      	b.n	800082a <__aeabi_dadd+0x292>
 8000922:	46c0      	nop			@ (mov r8, r8)
 8000924:	000007ff 	.word	0x000007ff
 8000928:	ff7fffff 	.word	0xff7fffff
 800092c:	000007fe 	.word	0x000007fe
 8000930:	464b      	mov	r3, r9
 8000932:	0777      	lsls	r7, r6, #29
 8000934:	08d8      	lsrs	r0, r3, #3
 8000936:	4307      	orrs	r7, r0
 8000938:	08f0      	lsrs	r0, r6, #3
 800093a:	e791      	b.n	8000860 <__aeabi_dadd+0x2c8>
 800093c:	4fcd      	ldr	r7, [pc, #820]	@ (8000c74 <__aeabi_dadd+0x6dc>)
 800093e:	1c61      	adds	r1, r4, #1
 8000940:	4239      	tst	r1, r7
 8000942:	d16b      	bne.n	8000a1c <__aeabi_dadd+0x484>
 8000944:	0031      	movs	r1, r6
 8000946:	4648      	mov	r0, r9
 8000948:	4301      	orrs	r1, r0
 800094a:	2c00      	cmp	r4, #0
 800094c:	d000      	beq.n	8000950 <__aeabi_dadd+0x3b8>
 800094e:	e14b      	b.n	8000be8 <__aeabi_dadd+0x650>
 8000950:	001f      	movs	r7, r3
 8000952:	4317      	orrs	r7, r2
 8000954:	2900      	cmp	r1, #0
 8000956:	d100      	bne.n	800095a <__aeabi_dadd+0x3c2>
 8000958:	e181      	b.n	8000c5e <__aeabi_dadd+0x6c6>
 800095a:	2f00      	cmp	r7, #0
 800095c:	d100      	bne.n	8000960 <__aeabi_dadd+0x3c8>
 800095e:	e74c      	b.n	80007fa <__aeabi_dadd+0x262>
 8000960:	444a      	add	r2, r9
 8000962:	454a      	cmp	r2, r9
 8000964:	4180      	sbcs	r0, r0
 8000966:	18f6      	adds	r6, r6, r3
 8000968:	4240      	negs	r0, r0
 800096a:	1836      	adds	r6, r6, r0
 800096c:	0233      	lsls	r3, r6, #8
 800096e:	d500      	bpl.n	8000972 <__aeabi_dadd+0x3da>
 8000970:	e1b0      	b.n	8000cd4 <__aeabi_dadd+0x73c>
 8000972:	0017      	movs	r7, r2
 8000974:	4691      	mov	r9, r2
 8000976:	4337      	orrs	r7, r6
 8000978:	d000      	beq.n	800097c <__aeabi_dadd+0x3e4>
 800097a:	e73e      	b.n	80007fa <__aeabi_dadd+0x262>
 800097c:	2600      	movs	r6, #0
 800097e:	e754      	b.n	800082a <__aeabi_dadd+0x292>
 8000980:	4649      	mov	r1, r9
 8000982:	1a89      	subs	r1, r1, r2
 8000984:	4688      	mov	r8, r1
 8000986:	45c1      	cmp	r9, r8
 8000988:	41bf      	sbcs	r7, r7
 800098a:	1af1      	subs	r1, r6, r3
 800098c:	427f      	negs	r7, r7
 800098e:	1bc9      	subs	r1, r1, r7
 8000990:	020f      	lsls	r7, r1, #8
 8000992:	d461      	bmi.n	8000a58 <__aeabi_dadd+0x4c0>
 8000994:	4647      	mov	r7, r8
 8000996:	430f      	orrs	r7, r1
 8000998:	d100      	bne.n	800099c <__aeabi_dadd+0x404>
 800099a:	e0bd      	b.n	8000b18 <__aeabi_dadd+0x580>
 800099c:	000e      	movs	r6, r1
 800099e:	4647      	mov	r7, r8
 80009a0:	e651      	b.n	8000646 <__aeabi_dadd+0xae>
 80009a2:	4cb5      	ldr	r4, [pc, #724]	@ (8000c78 <__aeabi_dadd+0x6e0>)
 80009a4:	45a0      	cmp	r8, r4
 80009a6:	d100      	bne.n	80009aa <__aeabi_dadd+0x412>
 80009a8:	e100      	b.n	8000bac <__aeabi_dadd+0x614>
 80009aa:	2701      	movs	r7, #1
 80009ac:	2938      	cmp	r1, #56	@ 0x38
 80009ae:	dd00      	ble.n	80009b2 <__aeabi_dadd+0x41a>
 80009b0:	e6b8      	b.n	8000724 <__aeabi_dadd+0x18c>
 80009b2:	2480      	movs	r4, #128	@ 0x80
 80009b4:	0424      	lsls	r4, r4, #16
 80009b6:	4326      	orrs	r6, r4
 80009b8:	e6a3      	b.n	8000702 <__aeabi_dadd+0x16a>
 80009ba:	4eb0      	ldr	r6, [pc, #704]	@ (8000c7c <__aeabi_dadd+0x6e4>)
 80009bc:	1ae4      	subs	r4, r4, r3
 80009be:	4016      	ands	r6, r2
 80009c0:	077b      	lsls	r3, r7, #29
 80009c2:	d000      	beq.n	80009c6 <__aeabi_dadd+0x42e>
 80009c4:	e73f      	b.n	8000846 <__aeabi_dadd+0x2ae>
 80009c6:	e743      	b.n	8000850 <__aeabi_dadd+0x2b8>
 80009c8:	000f      	movs	r7, r1
 80009ca:	0018      	movs	r0, r3
 80009cc:	3f20      	subs	r7, #32
 80009ce:	40f8      	lsrs	r0, r7
 80009d0:	4684      	mov	ip, r0
 80009d2:	2920      	cmp	r1, #32
 80009d4:	d003      	beq.n	80009de <__aeabi_dadd+0x446>
 80009d6:	2740      	movs	r7, #64	@ 0x40
 80009d8:	1a79      	subs	r1, r7, r1
 80009da:	408b      	lsls	r3, r1
 80009dc:	431a      	orrs	r2, r3
 80009de:	1e53      	subs	r3, r2, #1
 80009e0:	419a      	sbcs	r2, r3
 80009e2:	4663      	mov	r3, ip
 80009e4:	0017      	movs	r7, r2
 80009e6:	431f      	orrs	r7, r3
 80009e8:	e622      	b.n	8000630 <__aeabi_dadd+0x98>
 80009ea:	48a4      	ldr	r0, [pc, #656]	@ (8000c7c <__aeabi_dadd+0x6e4>)
 80009ec:	1ae1      	subs	r1, r4, r3
 80009ee:	4010      	ands	r0, r2
 80009f0:	0747      	lsls	r7, r0, #29
 80009f2:	08c0      	lsrs	r0, r0, #3
 80009f4:	e707      	b.n	8000806 <__aeabi_dadd+0x26e>
 80009f6:	0034      	movs	r4, r6
 80009f8:	4648      	mov	r0, r9
 80009fa:	4304      	orrs	r4, r0
 80009fc:	d100      	bne.n	8000a00 <__aeabi_dadd+0x468>
 80009fe:	e0fa      	b.n	8000bf6 <__aeabi_dadd+0x65e>
 8000a00:	1e4c      	subs	r4, r1, #1
 8000a02:	2901      	cmp	r1, #1
 8000a04:	d100      	bne.n	8000a08 <__aeabi_dadd+0x470>
 8000a06:	e0d7      	b.n	8000bb8 <__aeabi_dadd+0x620>
 8000a08:	4f9b      	ldr	r7, [pc, #620]	@ (8000c78 <__aeabi_dadd+0x6e0>)
 8000a0a:	42b9      	cmp	r1, r7
 8000a0c:	d100      	bne.n	8000a10 <__aeabi_dadd+0x478>
 8000a0e:	e0e2      	b.n	8000bd6 <__aeabi_dadd+0x63e>
 8000a10:	2701      	movs	r7, #1
 8000a12:	2c38      	cmp	r4, #56	@ 0x38
 8000a14:	dd00      	ble.n	8000a18 <__aeabi_dadd+0x480>
 8000a16:	e74f      	b.n	80008b8 <__aeabi_dadd+0x320>
 8000a18:	0021      	movs	r1, r4
 8000a1a:	e73c      	b.n	8000896 <__aeabi_dadd+0x2fe>
 8000a1c:	4c96      	ldr	r4, [pc, #600]	@ (8000c78 <__aeabi_dadd+0x6e0>)
 8000a1e:	42a1      	cmp	r1, r4
 8000a20:	d100      	bne.n	8000a24 <__aeabi_dadd+0x48c>
 8000a22:	e0dd      	b.n	8000be0 <__aeabi_dadd+0x648>
 8000a24:	444a      	add	r2, r9
 8000a26:	454a      	cmp	r2, r9
 8000a28:	4180      	sbcs	r0, r0
 8000a2a:	18f3      	adds	r3, r6, r3
 8000a2c:	4240      	negs	r0, r0
 8000a2e:	1818      	adds	r0, r3, r0
 8000a30:	07c7      	lsls	r7, r0, #31
 8000a32:	0852      	lsrs	r2, r2, #1
 8000a34:	4317      	orrs	r7, r2
 8000a36:	0846      	lsrs	r6, r0, #1
 8000a38:	0752      	lsls	r2, r2, #29
 8000a3a:	d005      	beq.n	8000a48 <__aeabi_dadd+0x4b0>
 8000a3c:	220f      	movs	r2, #15
 8000a3e:	000c      	movs	r4, r1
 8000a40:	403a      	ands	r2, r7
 8000a42:	2a04      	cmp	r2, #4
 8000a44:	d000      	beq.n	8000a48 <__aeabi_dadd+0x4b0>
 8000a46:	e62c      	b.n	80006a2 <__aeabi_dadd+0x10a>
 8000a48:	0776      	lsls	r6, r6, #29
 8000a4a:	08ff      	lsrs	r7, r7, #3
 8000a4c:	4337      	orrs	r7, r6
 8000a4e:	0900      	lsrs	r0, r0, #4
 8000a50:	e6d9      	b.n	8000806 <__aeabi_dadd+0x26e>
 8000a52:	2700      	movs	r7, #0
 8000a54:	2600      	movs	r6, #0
 8000a56:	e6e8      	b.n	800082a <__aeabi_dadd+0x292>
 8000a58:	4649      	mov	r1, r9
 8000a5a:	1a57      	subs	r7, r2, r1
 8000a5c:	42ba      	cmp	r2, r7
 8000a5e:	4192      	sbcs	r2, r2
 8000a60:	1b9e      	subs	r6, r3, r6
 8000a62:	4252      	negs	r2, r2
 8000a64:	4665      	mov	r5, ip
 8000a66:	1ab6      	subs	r6, r6, r2
 8000a68:	e5ed      	b.n	8000646 <__aeabi_dadd+0xae>
 8000a6a:	2900      	cmp	r1, #0
 8000a6c:	d000      	beq.n	8000a70 <__aeabi_dadd+0x4d8>
 8000a6e:	e0c6      	b.n	8000bfe <__aeabi_dadd+0x666>
 8000a70:	2f00      	cmp	r7, #0
 8000a72:	d167      	bne.n	8000b44 <__aeabi_dadd+0x5ac>
 8000a74:	2680      	movs	r6, #128	@ 0x80
 8000a76:	2500      	movs	r5, #0
 8000a78:	4c7f      	ldr	r4, [pc, #508]	@ (8000c78 <__aeabi_dadd+0x6e0>)
 8000a7a:	0336      	lsls	r6, r6, #12
 8000a7c:	e6d5      	b.n	800082a <__aeabi_dadd+0x292>
 8000a7e:	4665      	mov	r5, ip
 8000a80:	000c      	movs	r4, r1
 8000a82:	001e      	movs	r6, r3
 8000a84:	08d0      	lsrs	r0, r2, #3
 8000a86:	e6e4      	b.n	8000852 <__aeabi_dadd+0x2ba>
 8000a88:	444a      	add	r2, r9
 8000a8a:	454a      	cmp	r2, r9
 8000a8c:	4180      	sbcs	r0, r0
 8000a8e:	18f3      	adds	r3, r6, r3
 8000a90:	4240      	negs	r0, r0
 8000a92:	1818      	adds	r0, r3, r0
 8000a94:	0011      	movs	r1, r2
 8000a96:	0203      	lsls	r3, r0, #8
 8000a98:	d400      	bmi.n	8000a9c <__aeabi_dadd+0x504>
 8000a9a:	e096      	b.n	8000bca <__aeabi_dadd+0x632>
 8000a9c:	4b77      	ldr	r3, [pc, #476]	@ (8000c7c <__aeabi_dadd+0x6e4>)
 8000a9e:	0849      	lsrs	r1, r1, #1
 8000aa0:	4018      	ands	r0, r3
 8000aa2:	07c3      	lsls	r3, r0, #31
 8000aa4:	430b      	orrs	r3, r1
 8000aa6:	0844      	lsrs	r4, r0, #1
 8000aa8:	0749      	lsls	r1, r1, #29
 8000aaa:	d100      	bne.n	8000aae <__aeabi_dadd+0x516>
 8000aac:	e129      	b.n	8000d02 <__aeabi_dadd+0x76a>
 8000aae:	220f      	movs	r2, #15
 8000ab0:	401a      	ands	r2, r3
 8000ab2:	2a04      	cmp	r2, #4
 8000ab4:	d100      	bne.n	8000ab8 <__aeabi_dadd+0x520>
 8000ab6:	e0ea      	b.n	8000c8e <__aeabi_dadd+0x6f6>
 8000ab8:	1d1f      	adds	r7, r3, #4
 8000aba:	429f      	cmp	r7, r3
 8000abc:	41b6      	sbcs	r6, r6
 8000abe:	4276      	negs	r6, r6
 8000ac0:	1936      	adds	r6, r6, r4
 8000ac2:	2402      	movs	r4, #2
 8000ac4:	e6c4      	b.n	8000850 <__aeabi_dadd+0x2b8>
 8000ac6:	4649      	mov	r1, r9
 8000ac8:	1a8f      	subs	r7, r1, r2
 8000aca:	45b9      	cmp	r9, r7
 8000acc:	4180      	sbcs	r0, r0
 8000ace:	1af6      	subs	r6, r6, r3
 8000ad0:	4240      	negs	r0, r0
 8000ad2:	1a36      	subs	r6, r6, r0
 8000ad4:	0233      	lsls	r3, r6, #8
 8000ad6:	d406      	bmi.n	8000ae6 <__aeabi_dadd+0x54e>
 8000ad8:	0773      	lsls	r3, r6, #29
 8000ada:	08ff      	lsrs	r7, r7, #3
 8000adc:	2101      	movs	r1, #1
 8000ade:	431f      	orrs	r7, r3
 8000ae0:	08f0      	lsrs	r0, r6, #3
 8000ae2:	e690      	b.n	8000806 <__aeabi_dadd+0x26e>
 8000ae4:	4665      	mov	r5, ip
 8000ae6:	2401      	movs	r4, #1
 8000ae8:	e5ab      	b.n	8000642 <__aeabi_dadd+0xaa>
 8000aea:	464b      	mov	r3, r9
 8000aec:	0777      	lsls	r7, r6, #29
 8000aee:	08d8      	lsrs	r0, r3, #3
 8000af0:	4307      	orrs	r7, r0
 8000af2:	08f0      	lsrs	r0, r6, #3
 8000af4:	e6b4      	b.n	8000860 <__aeabi_dadd+0x2c8>
 8000af6:	000f      	movs	r7, r1
 8000af8:	0018      	movs	r0, r3
 8000afa:	3f20      	subs	r7, #32
 8000afc:	40f8      	lsrs	r0, r7
 8000afe:	4684      	mov	ip, r0
 8000b00:	2920      	cmp	r1, #32
 8000b02:	d003      	beq.n	8000b0c <__aeabi_dadd+0x574>
 8000b04:	2740      	movs	r7, #64	@ 0x40
 8000b06:	1a79      	subs	r1, r7, r1
 8000b08:	408b      	lsls	r3, r1
 8000b0a:	431a      	orrs	r2, r3
 8000b0c:	1e53      	subs	r3, r2, #1
 8000b0e:	419a      	sbcs	r2, r3
 8000b10:	4663      	mov	r3, ip
 8000b12:	0017      	movs	r7, r2
 8000b14:	431f      	orrs	r7, r3
 8000b16:	e635      	b.n	8000784 <__aeabi_dadd+0x1ec>
 8000b18:	2500      	movs	r5, #0
 8000b1a:	2400      	movs	r4, #0
 8000b1c:	2600      	movs	r6, #0
 8000b1e:	e684      	b.n	800082a <__aeabi_dadd+0x292>
 8000b20:	000c      	movs	r4, r1
 8000b22:	0035      	movs	r5, r6
 8000b24:	3c20      	subs	r4, #32
 8000b26:	40e5      	lsrs	r5, r4
 8000b28:	2920      	cmp	r1, #32
 8000b2a:	d005      	beq.n	8000b38 <__aeabi_dadd+0x5a0>
 8000b2c:	2440      	movs	r4, #64	@ 0x40
 8000b2e:	1a61      	subs	r1, r4, r1
 8000b30:	408e      	lsls	r6, r1
 8000b32:	4649      	mov	r1, r9
 8000b34:	4331      	orrs	r1, r6
 8000b36:	4689      	mov	r9, r1
 8000b38:	4648      	mov	r0, r9
 8000b3a:	1e41      	subs	r1, r0, #1
 8000b3c:	4188      	sbcs	r0, r1
 8000b3e:	0007      	movs	r7, r0
 8000b40:	432f      	orrs	r7, r5
 8000b42:	e5ef      	b.n	8000724 <__aeabi_dadd+0x18c>
 8000b44:	08d2      	lsrs	r2, r2, #3
 8000b46:	075f      	lsls	r7, r3, #29
 8000b48:	4665      	mov	r5, ip
 8000b4a:	4317      	orrs	r7, r2
 8000b4c:	08d8      	lsrs	r0, r3, #3
 8000b4e:	e687      	b.n	8000860 <__aeabi_dadd+0x2c8>
 8000b50:	1a17      	subs	r7, r2, r0
 8000b52:	42ba      	cmp	r2, r7
 8000b54:	4192      	sbcs	r2, r2
 8000b56:	1b9e      	subs	r6, r3, r6
 8000b58:	4252      	negs	r2, r2
 8000b5a:	1ab6      	subs	r6, r6, r2
 8000b5c:	0233      	lsls	r3, r6, #8
 8000b5e:	d4c1      	bmi.n	8000ae4 <__aeabi_dadd+0x54c>
 8000b60:	0773      	lsls	r3, r6, #29
 8000b62:	08ff      	lsrs	r7, r7, #3
 8000b64:	4665      	mov	r5, ip
 8000b66:	2101      	movs	r1, #1
 8000b68:	431f      	orrs	r7, r3
 8000b6a:	08f0      	lsrs	r0, r6, #3
 8000b6c:	e64b      	b.n	8000806 <__aeabi_dadd+0x26e>
 8000b6e:	2f00      	cmp	r7, #0
 8000b70:	d07b      	beq.n	8000c6a <__aeabi_dadd+0x6d2>
 8000b72:	4665      	mov	r5, ip
 8000b74:	001e      	movs	r6, r3
 8000b76:	4691      	mov	r9, r2
 8000b78:	e63f      	b.n	80007fa <__aeabi_dadd+0x262>
 8000b7a:	1a81      	subs	r1, r0, r2
 8000b7c:	4688      	mov	r8, r1
 8000b7e:	45c1      	cmp	r9, r8
 8000b80:	41a4      	sbcs	r4, r4
 8000b82:	1af1      	subs	r1, r6, r3
 8000b84:	4264      	negs	r4, r4
 8000b86:	1b09      	subs	r1, r1, r4
 8000b88:	2480      	movs	r4, #128	@ 0x80
 8000b8a:	0424      	lsls	r4, r4, #16
 8000b8c:	4221      	tst	r1, r4
 8000b8e:	d077      	beq.n	8000c80 <__aeabi_dadd+0x6e8>
 8000b90:	1a10      	subs	r0, r2, r0
 8000b92:	4282      	cmp	r2, r0
 8000b94:	4192      	sbcs	r2, r2
 8000b96:	0007      	movs	r7, r0
 8000b98:	1b9e      	subs	r6, r3, r6
 8000b9a:	4252      	negs	r2, r2
 8000b9c:	1ab6      	subs	r6, r6, r2
 8000b9e:	4337      	orrs	r7, r6
 8000ba0:	d000      	beq.n	8000ba4 <__aeabi_dadd+0x60c>
 8000ba2:	e0a0      	b.n	8000ce6 <__aeabi_dadd+0x74e>
 8000ba4:	4665      	mov	r5, ip
 8000ba6:	2400      	movs	r4, #0
 8000ba8:	2600      	movs	r6, #0
 8000baa:	e63e      	b.n	800082a <__aeabi_dadd+0x292>
 8000bac:	075f      	lsls	r7, r3, #29
 8000bae:	08d2      	lsrs	r2, r2, #3
 8000bb0:	4665      	mov	r5, ip
 8000bb2:	4317      	orrs	r7, r2
 8000bb4:	08d8      	lsrs	r0, r3, #3
 8000bb6:	e653      	b.n	8000860 <__aeabi_dadd+0x2c8>
 8000bb8:	1881      	adds	r1, r0, r2
 8000bba:	4291      	cmp	r1, r2
 8000bbc:	4192      	sbcs	r2, r2
 8000bbe:	18f0      	adds	r0, r6, r3
 8000bc0:	4252      	negs	r2, r2
 8000bc2:	1880      	adds	r0, r0, r2
 8000bc4:	0203      	lsls	r3, r0, #8
 8000bc6:	d500      	bpl.n	8000bca <__aeabi_dadd+0x632>
 8000bc8:	e768      	b.n	8000a9c <__aeabi_dadd+0x504>
 8000bca:	0747      	lsls	r7, r0, #29
 8000bcc:	08c9      	lsrs	r1, r1, #3
 8000bce:	430f      	orrs	r7, r1
 8000bd0:	08c0      	lsrs	r0, r0, #3
 8000bd2:	2101      	movs	r1, #1
 8000bd4:	e617      	b.n	8000806 <__aeabi_dadd+0x26e>
 8000bd6:	08d2      	lsrs	r2, r2, #3
 8000bd8:	075f      	lsls	r7, r3, #29
 8000bda:	4317      	orrs	r7, r2
 8000bdc:	08d8      	lsrs	r0, r3, #3
 8000bde:	e63f      	b.n	8000860 <__aeabi_dadd+0x2c8>
 8000be0:	000c      	movs	r4, r1
 8000be2:	2600      	movs	r6, #0
 8000be4:	2700      	movs	r7, #0
 8000be6:	e620      	b.n	800082a <__aeabi_dadd+0x292>
 8000be8:	2900      	cmp	r1, #0
 8000bea:	d156      	bne.n	8000c9a <__aeabi_dadd+0x702>
 8000bec:	075f      	lsls	r7, r3, #29
 8000bee:	08d2      	lsrs	r2, r2, #3
 8000bf0:	4317      	orrs	r7, r2
 8000bf2:	08d8      	lsrs	r0, r3, #3
 8000bf4:	e634      	b.n	8000860 <__aeabi_dadd+0x2c8>
 8000bf6:	000c      	movs	r4, r1
 8000bf8:	001e      	movs	r6, r3
 8000bfa:	08d0      	lsrs	r0, r2, #3
 8000bfc:	e629      	b.n	8000852 <__aeabi_dadd+0x2ba>
 8000bfe:	08c1      	lsrs	r1, r0, #3
 8000c00:	0770      	lsls	r0, r6, #29
 8000c02:	4301      	orrs	r1, r0
 8000c04:	08f0      	lsrs	r0, r6, #3
 8000c06:	2f00      	cmp	r7, #0
 8000c08:	d062      	beq.n	8000cd0 <__aeabi_dadd+0x738>
 8000c0a:	2480      	movs	r4, #128	@ 0x80
 8000c0c:	0324      	lsls	r4, r4, #12
 8000c0e:	4220      	tst	r0, r4
 8000c10:	d007      	beq.n	8000c22 <__aeabi_dadd+0x68a>
 8000c12:	08de      	lsrs	r6, r3, #3
 8000c14:	4226      	tst	r6, r4
 8000c16:	d104      	bne.n	8000c22 <__aeabi_dadd+0x68a>
 8000c18:	4665      	mov	r5, ip
 8000c1a:	0030      	movs	r0, r6
 8000c1c:	08d1      	lsrs	r1, r2, #3
 8000c1e:	075b      	lsls	r3, r3, #29
 8000c20:	4319      	orrs	r1, r3
 8000c22:	0f4f      	lsrs	r7, r1, #29
 8000c24:	00c9      	lsls	r1, r1, #3
 8000c26:	08c9      	lsrs	r1, r1, #3
 8000c28:	077f      	lsls	r7, r7, #29
 8000c2a:	430f      	orrs	r7, r1
 8000c2c:	e618      	b.n	8000860 <__aeabi_dadd+0x2c8>
 8000c2e:	000c      	movs	r4, r1
 8000c30:	0030      	movs	r0, r6
 8000c32:	3c20      	subs	r4, #32
 8000c34:	40e0      	lsrs	r0, r4
 8000c36:	4684      	mov	ip, r0
 8000c38:	2920      	cmp	r1, #32
 8000c3a:	d005      	beq.n	8000c48 <__aeabi_dadd+0x6b0>
 8000c3c:	2440      	movs	r4, #64	@ 0x40
 8000c3e:	1a61      	subs	r1, r4, r1
 8000c40:	408e      	lsls	r6, r1
 8000c42:	4649      	mov	r1, r9
 8000c44:	4331      	orrs	r1, r6
 8000c46:	4689      	mov	r9, r1
 8000c48:	4648      	mov	r0, r9
 8000c4a:	1e41      	subs	r1, r0, #1
 8000c4c:	4188      	sbcs	r0, r1
 8000c4e:	4661      	mov	r1, ip
 8000c50:	0007      	movs	r7, r0
 8000c52:	430f      	orrs	r7, r1
 8000c54:	e630      	b.n	80008b8 <__aeabi_dadd+0x320>
 8000c56:	2120      	movs	r1, #32
 8000c58:	2700      	movs	r7, #0
 8000c5a:	1a09      	subs	r1, r1, r0
 8000c5c:	e50e      	b.n	800067c <__aeabi_dadd+0xe4>
 8000c5e:	001e      	movs	r6, r3
 8000c60:	2f00      	cmp	r7, #0
 8000c62:	d000      	beq.n	8000c66 <__aeabi_dadd+0x6ce>
 8000c64:	e522      	b.n	80006ac <__aeabi_dadd+0x114>
 8000c66:	2400      	movs	r4, #0
 8000c68:	e758      	b.n	8000b1c <__aeabi_dadd+0x584>
 8000c6a:	2500      	movs	r5, #0
 8000c6c:	2400      	movs	r4, #0
 8000c6e:	2600      	movs	r6, #0
 8000c70:	e5db      	b.n	800082a <__aeabi_dadd+0x292>
 8000c72:	46c0      	nop			@ (mov r8, r8)
 8000c74:	000007fe 	.word	0x000007fe
 8000c78:	000007ff 	.word	0x000007ff
 8000c7c:	ff7fffff 	.word	0xff7fffff
 8000c80:	4647      	mov	r7, r8
 8000c82:	430f      	orrs	r7, r1
 8000c84:	d100      	bne.n	8000c88 <__aeabi_dadd+0x6f0>
 8000c86:	e747      	b.n	8000b18 <__aeabi_dadd+0x580>
 8000c88:	000e      	movs	r6, r1
 8000c8a:	46c1      	mov	r9, r8
 8000c8c:	e5b5      	b.n	80007fa <__aeabi_dadd+0x262>
 8000c8e:	08df      	lsrs	r7, r3, #3
 8000c90:	0764      	lsls	r4, r4, #29
 8000c92:	2102      	movs	r1, #2
 8000c94:	4327      	orrs	r7, r4
 8000c96:	0900      	lsrs	r0, r0, #4
 8000c98:	e5b5      	b.n	8000806 <__aeabi_dadd+0x26e>
 8000c9a:	0019      	movs	r1, r3
 8000c9c:	08c0      	lsrs	r0, r0, #3
 8000c9e:	0777      	lsls	r7, r6, #29
 8000ca0:	4307      	orrs	r7, r0
 8000ca2:	4311      	orrs	r1, r2
 8000ca4:	08f0      	lsrs	r0, r6, #3
 8000ca6:	2900      	cmp	r1, #0
 8000ca8:	d100      	bne.n	8000cac <__aeabi_dadd+0x714>
 8000caa:	e5d9      	b.n	8000860 <__aeabi_dadd+0x2c8>
 8000cac:	2180      	movs	r1, #128	@ 0x80
 8000cae:	0309      	lsls	r1, r1, #12
 8000cb0:	4208      	tst	r0, r1
 8000cb2:	d007      	beq.n	8000cc4 <__aeabi_dadd+0x72c>
 8000cb4:	08dc      	lsrs	r4, r3, #3
 8000cb6:	420c      	tst	r4, r1
 8000cb8:	d104      	bne.n	8000cc4 <__aeabi_dadd+0x72c>
 8000cba:	08d2      	lsrs	r2, r2, #3
 8000cbc:	075b      	lsls	r3, r3, #29
 8000cbe:	431a      	orrs	r2, r3
 8000cc0:	0017      	movs	r7, r2
 8000cc2:	0020      	movs	r0, r4
 8000cc4:	0f7b      	lsrs	r3, r7, #29
 8000cc6:	00ff      	lsls	r7, r7, #3
 8000cc8:	08ff      	lsrs	r7, r7, #3
 8000cca:	075b      	lsls	r3, r3, #29
 8000ccc:	431f      	orrs	r7, r3
 8000cce:	e5c7      	b.n	8000860 <__aeabi_dadd+0x2c8>
 8000cd0:	000f      	movs	r7, r1
 8000cd2:	e5c5      	b.n	8000860 <__aeabi_dadd+0x2c8>
 8000cd4:	4b12      	ldr	r3, [pc, #72]	@ (8000d20 <__aeabi_dadd+0x788>)
 8000cd6:	08d2      	lsrs	r2, r2, #3
 8000cd8:	4033      	ands	r3, r6
 8000cda:	075f      	lsls	r7, r3, #29
 8000cdc:	025b      	lsls	r3, r3, #9
 8000cde:	2401      	movs	r4, #1
 8000ce0:	4317      	orrs	r7, r2
 8000ce2:	0b1e      	lsrs	r6, r3, #12
 8000ce4:	e5a1      	b.n	800082a <__aeabi_dadd+0x292>
 8000ce6:	4226      	tst	r6, r4
 8000ce8:	d012      	beq.n	8000d10 <__aeabi_dadd+0x778>
 8000cea:	4b0d      	ldr	r3, [pc, #52]	@ (8000d20 <__aeabi_dadd+0x788>)
 8000cec:	4665      	mov	r5, ip
 8000cee:	0002      	movs	r2, r0
 8000cf0:	2401      	movs	r4, #1
 8000cf2:	401e      	ands	r6, r3
 8000cf4:	e4e6      	b.n	80006c4 <__aeabi_dadd+0x12c>
 8000cf6:	0021      	movs	r1, r4
 8000cf8:	e585      	b.n	8000806 <__aeabi_dadd+0x26e>
 8000cfa:	0017      	movs	r7, r2
 8000cfc:	e5a8      	b.n	8000850 <__aeabi_dadd+0x2b8>
 8000cfe:	003a      	movs	r2, r7
 8000d00:	e4d4      	b.n	80006ac <__aeabi_dadd+0x114>
 8000d02:	08db      	lsrs	r3, r3, #3
 8000d04:	0764      	lsls	r4, r4, #29
 8000d06:	431c      	orrs	r4, r3
 8000d08:	0027      	movs	r7, r4
 8000d0a:	2102      	movs	r1, #2
 8000d0c:	0900      	lsrs	r0, r0, #4
 8000d0e:	e57a      	b.n	8000806 <__aeabi_dadd+0x26e>
 8000d10:	08c0      	lsrs	r0, r0, #3
 8000d12:	0777      	lsls	r7, r6, #29
 8000d14:	4307      	orrs	r7, r0
 8000d16:	4665      	mov	r5, ip
 8000d18:	2100      	movs	r1, #0
 8000d1a:	08f0      	lsrs	r0, r6, #3
 8000d1c:	e573      	b.n	8000806 <__aeabi_dadd+0x26e>
 8000d1e:	46c0      	nop			@ (mov r8, r8)
 8000d20:	ff7fffff 	.word	0xff7fffff

08000d24 <__aeabi_ddiv>:
 8000d24:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000d26:	46de      	mov	lr, fp
 8000d28:	4645      	mov	r5, r8
 8000d2a:	4657      	mov	r7, sl
 8000d2c:	464e      	mov	r6, r9
 8000d2e:	b5e0      	push	{r5, r6, r7, lr}
 8000d30:	b087      	sub	sp, #28
 8000d32:	9200      	str	r2, [sp, #0]
 8000d34:	9301      	str	r3, [sp, #4]
 8000d36:	030b      	lsls	r3, r1, #12
 8000d38:	0b1b      	lsrs	r3, r3, #12
 8000d3a:	469b      	mov	fp, r3
 8000d3c:	0fca      	lsrs	r2, r1, #31
 8000d3e:	004b      	lsls	r3, r1, #1
 8000d40:	0004      	movs	r4, r0
 8000d42:	4680      	mov	r8, r0
 8000d44:	0d5b      	lsrs	r3, r3, #21
 8000d46:	9202      	str	r2, [sp, #8]
 8000d48:	d100      	bne.n	8000d4c <__aeabi_ddiv+0x28>
 8000d4a:	e098      	b.n	8000e7e <__aeabi_ddiv+0x15a>
 8000d4c:	4a7c      	ldr	r2, [pc, #496]	@ (8000f40 <__aeabi_ddiv+0x21c>)
 8000d4e:	4293      	cmp	r3, r2
 8000d50:	d037      	beq.n	8000dc2 <__aeabi_ddiv+0x9e>
 8000d52:	4659      	mov	r1, fp
 8000d54:	0f42      	lsrs	r2, r0, #29
 8000d56:	00c9      	lsls	r1, r1, #3
 8000d58:	430a      	orrs	r2, r1
 8000d5a:	2180      	movs	r1, #128	@ 0x80
 8000d5c:	0409      	lsls	r1, r1, #16
 8000d5e:	4311      	orrs	r1, r2
 8000d60:	00c2      	lsls	r2, r0, #3
 8000d62:	4690      	mov	r8, r2
 8000d64:	4a77      	ldr	r2, [pc, #476]	@ (8000f44 <__aeabi_ddiv+0x220>)
 8000d66:	4689      	mov	r9, r1
 8000d68:	4692      	mov	sl, r2
 8000d6a:	449a      	add	sl, r3
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	2400      	movs	r4, #0
 8000d70:	9303      	str	r3, [sp, #12]
 8000d72:	9e00      	ldr	r6, [sp, #0]
 8000d74:	9f01      	ldr	r7, [sp, #4]
 8000d76:	033b      	lsls	r3, r7, #12
 8000d78:	0b1b      	lsrs	r3, r3, #12
 8000d7a:	469b      	mov	fp, r3
 8000d7c:	007b      	lsls	r3, r7, #1
 8000d7e:	0030      	movs	r0, r6
 8000d80:	0d5b      	lsrs	r3, r3, #21
 8000d82:	0ffd      	lsrs	r5, r7, #31
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	d059      	beq.n	8000e3c <__aeabi_ddiv+0x118>
 8000d88:	4a6d      	ldr	r2, [pc, #436]	@ (8000f40 <__aeabi_ddiv+0x21c>)
 8000d8a:	4293      	cmp	r3, r2
 8000d8c:	d048      	beq.n	8000e20 <__aeabi_ddiv+0xfc>
 8000d8e:	4659      	mov	r1, fp
 8000d90:	0f72      	lsrs	r2, r6, #29
 8000d92:	00c9      	lsls	r1, r1, #3
 8000d94:	430a      	orrs	r2, r1
 8000d96:	2180      	movs	r1, #128	@ 0x80
 8000d98:	0409      	lsls	r1, r1, #16
 8000d9a:	4311      	orrs	r1, r2
 8000d9c:	468b      	mov	fp, r1
 8000d9e:	4969      	ldr	r1, [pc, #420]	@ (8000f44 <__aeabi_ddiv+0x220>)
 8000da0:	00f2      	lsls	r2, r6, #3
 8000da2:	468c      	mov	ip, r1
 8000da4:	4651      	mov	r1, sl
 8000da6:	4463      	add	r3, ip
 8000da8:	1acb      	subs	r3, r1, r3
 8000daa:	469a      	mov	sl, r3
 8000dac:	2100      	movs	r1, #0
 8000dae:	9e02      	ldr	r6, [sp, #8]
 8000db0:	406e      	eors	r6, r5
 8000db2:	b2f6      	uxtb	r6, r6
 8000db4:	2c0f      	cmp	r4, #15
 8000db6:	d900      	bls.n	8000dba <__aeabi_ddiv+0x96>
 8000db8:	e0ce      	b.n	8000f58 <__aeabi_ddiv+0x234>
 8000dba:	4b63      	ldr	r3, [pc, #396]	@ (8000f48 <__aeabi_ddiv+0x224>)
 8000dbc:	00a4      	lsls	r4, r4, #2
 8000dbe:	591b      	ldr	r3, [r3, r4]
 8000dc0:	469f      	mov	pc, r3
 8000dc2:	465a      	mov	r2, fp
 8000dc4:	4302      	orrs	r2, r0
 8000dc6:	4691      	mov	r9, r2
 8000dc8:	d000      	beq.n	8000dcc <__aeabi_ddiv+0xa8>
 8000dca:	e090      	b.n	8000eee <__aeabi_ddiv+0x1ca>
 8000dcc:	469a      	mov	sl, r3
 8000dce:	2302      	movs	r3, #2
 8000dd0:	4690      	mov	r8, r2
 8000dd2:	2408      	movs	r4, #8
 8000dd4:	9303      	str	r3, [sp, #12]
 8000dd6:	e7cc      	b.n	8000d72 <__aeabi_ddiv+0x4e>
 8000dd8:	46cb      	mov	fp, r9
 8000dda:	4642      	mov	r2, r8
 8000ddc:	9d02      	ldr	r5, [sp, #8]
 8000dde:	9903      	ldr	r1, [sp, #12]
 8000de0:	2902      	cmp	r1, #2
 8000de2:	d100      	bne.n	8000de6 <__aeabi_ddiv+0xc2>
 8000de4:	e1de      	b.n	80011a4 <__aeabi_ddiv+0x480>
 8000de6:	2903      	cmp	r1, #3
 8000de8:	d100      	bne.n	8000dec <__aeabi_ddiv+0xc8>
 8000dea:	e08d      	b.n	8000f08 <__aeabi_ddiv+0x1e4>
 8000dec:	2901      	cmp	r1, #1
 8000dee:	d000      	beq.n	8000df2 <__aeabi_ddiv+0xce>
 8000df0:	e179      	b.n	80010e6 <__aeabi_ddiv+0x3c2>
 8000df2:	002e      	movs	r6, r5
 8000df4:	2200      	movs	r2, #0
 8000df6:	2300      	movs	r3, #0
 8000df8:	2400      	movs	r4, #0
 8000dfa:	4690      	mov	r8, r2
 8000dfc:	051b      	lsls	r3, r3, #20
 8000dfe:	4323      	orrs	r3, r4
 8000e00:	07f6      	lsls	r6, r6, #31
 8000e02:	4333      	orrs	r3, r6
 8000e04:	4640      	mov	r0, r8
 8000e06:	0019      	movs	r1, r3
 8000e08:	b007      	add	sp, #28
 8000e0a:	bcf0      	pop	{r4, r5, r6, r7}
 8000e0c:	46bb      	mov	fp, r7
 8000e0e:	46b2      	mov	sl, r6
 8000e10:	46a9      	mov	r9, r5
 8000e12:	46a0      	mov	r8, r4
 8000e14:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000e16:	2200      	movs	r2, #0
 8000e18:	2400      	movs	r4, #0
 8000e1a:	4690      	mov	r8, r2
 8000e1c:	4b48      	ldr	r3, [pc, #288]	@ (8000f40 <__aeabi_ddiv+0x21c>)
 8000e1e:	e7ed      	b.n	8000dfc <__aeabi_ddiv+0xd8>
 8000e20:	465a      	mov	r2, fp
 8000e22:	9b00      	ldr	r3, [sp, #0]
 8000e24:	431a      	orrs	r2, r3
 8000e26:	4b49      	ldr	r3, [pc, #292]	@ (8000f4c <__aeabi_ddiv+0x228>)
 8000e28:	469c      	mov	ip, r3
 8000e2a:	44e2      	add	sl, ip
 8000e2c:	2a00      	cmp	r2, #0
 8000e2e:	d159      	bne.n	8000ee4 <__aeabi_ddiv+0x1c0>
 8000e30:	2302      	movs	r3, #2
 8000e32:	431c      	orrs	r4, r3
 8000e34:	2300      	movs	r3, #0
 8000e36:	2102      	movs	r1, #2
 8000e38:	469b      	mov	fp, r3
 8000e3a:	e7b8      	b.n	8000dae <__aeabi_ddiv+0x8a>
 8000e3c:	465a      	mov	r2, fp
 8000e3e:	9b00      	ldr	r3, [sp, #0]
 8000e40:	431a      	orrs	r2, r3
 8000e42:	d049      	beq.n	8000ed8 <__aeabi_ddiv+0x1b4>
 8000e44:	465b      	mov	r3, fp
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d100      	bne.n	8000e4c <__aeabi_ddiv+0x128>
 8000e4a:	e19c      	b.n	8001186 <__aeabi_ddiv+0x462>
 8000e4c:	4658      	mov	r0, fp
 8000e4e:	f001 fb43 	bl	80024d8 <__clzsi2>
 8000e52:	0002      	movs	r2, r0
 8000e54:	0003      	movs	r3, r0
 8000e56:	3a0b      	subs	r2, #11
 8000e58:	271d      	movs	r7, #29
 8000e5a:	9e00      	ldr	r6, [sp, #0]
 8000e5c:	1aba      	subs	r2, r7, r2
 8000e5e:	0019      	movs	r1, r3
 8000e60:	4658      	mov	r0, fp
 8000e62:	40d6      	lsrs	r6, r2
 8000e64:	3908      	subs	r1, #8
 8000e66:	4088      	lsls	r0, r1
 8000e68:	0032      	movs	r2, r6
 8000e6a:	4302      	orrs	r2, r0
 8000e6c:	4693      	mov	fp, r2
 8000e6e:	9a00      	ldr	r2, [sp, #0]
 8000e70:	408a      	lsls	r2, r1
 8000e72:	4937      	ldr	r1, [pc, #220]	@ (8000f50 <__aeabi_ddiv+0x22c>)
 8000e74:	4453      	add	r3, sl
 8000e76:	468a      	mov	sl, r1
 8000e78:	2100      	movs	r1, #0
 8000e7a:	449a      	add	sl, r3
 8000e7c:	e797      	b.n	8000dae <__aeabi_ddiv+0x8a>
 8000e7e:	465b      	mov	r3, fp
 8000e80:	4303      	orrs	r3, r0
 8000e82:	4699      	mov	r9, r3
 8000e84:	d021      	beq.n	8000eca <__aeabi_ddiv+0x1a6>
 8000e86:	465b      	mov	r3, fp
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d100      	bne.n	8000e8e <__aeabi_ddiv+0x16a>
 8000e8c:	e169      	b.n	8001162 <__aeabi_ddiv+0x43e>
 8000e8e:	4658      	mov	r0, fp
 8000e90:	f001 fb22 	bl	80024d8 <__clzsi2>
 8000e94:	230b      	movs	r3, #11
 8000e96:	425b      	negs	r3, r3
 8000e98:	469c      	mov	ip, r3
 8000e9a:	0002      	movs	r2, r0
 8000e9c:	4484      	add	ip, r0
 8000e9e:	4666      	mov	r6, ip
 8000ea0:	231d      	movs	r3, #29
 8000ea2:	1b9b      	subs	r3, r3, r6
 8000ea4:	0026      	movs	r6, r4
 8000ea6:	0011      	movs	r1, r2
 8000ea8:	4658      	mov	r0, fp
 8000eaa:	40de      	lsrs	r6, r3
 8000eac:	3908      	subs	r1, #8
 8000eae:	4088      	lsls	r0, r1
 8000eb0:	0033      	movs	r3, r6
 8000eb2:	4303      	orrs	r3, r0
 8000eb4:	4699      	mov	r9, r3
 8000eb6:	0023      	movs	r3, r4
 8000eb8:	408b      	lsls	r3, r1
 8000eba:	4698      	mov	r8, r3
 8000ebc:	4b25      	ldr	r3, [pc, #148]	@ (8000f54 <__aeabi_ddiv+0x230>)
 8000ebe:	2400      	movs	r4, #0
 8000ec0:	1a9b      	subs	r3, r3, r2
 8000ec2:	469a      	mov	sl, r3
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	9303      	str	r3, [sp, #12]
 8000ec8:	e753      	b.n	8000d72 <__aeabi_ddiv+0x4e>
 8000eca:	2300      	movs	r3, #0
 8000ecc:	4698      	mov	r8, r3
 8000ece:	469a      	mov	sl, r3
 8000ed0:	3301      	adds	r3, #1
 8000ed2:	2404      	movs	r4, #4
 8000ed4:	9303      	str	r3, [sp, #12]
 8000ed6:	e74c      	b.n	8000d72 <__aeabi_ddiv+0x4e>
 8000ed8:	2301      	movs	r3, #1
 8000eda:	431c      	orrs	r4, r3
 8000edc:	2300      	movs	r3, #0
 8000ede:	2101      	movs	r1, #1
 8000ee0:	469b      	mov	fp, r3
 8000ee2:	e764      	b.n	8000dae <__aeabi_ddiv+0x8a>
 8000ee4:	2303      	movs	r3, #3
 8000ee6:	0032      	movs	r2, r6
 8000ee8:	2103      	movs	r1, #3
 8000eea:	431c      	orrs	r4, r3
 8000eec:	e75f      	b.n	8000dae <__aeabi_ddiv+0x8a>
 8000eee:	469a      	mov	sl, r3
 8000ef0:	2303      	movs	r3, #3
 8000ef2:	46d9      	mov	r9, fp
 8000ef4:	240c      	movs	r4, #12
 8000ef6:	9303      	str	r3, [sp, #12]
 8000ef8:	e73b      	b.n	8000d72 <__aeabi_ddiv+0x4e>
 8000efa:	2300      	movs	r3, #0
 8000efc:	2480      	movs	r4, #128	@ 0x80
 8000efe:	4698      	mov	r8, r3
 8000f00:	2600      	movs	r6, #0
 8000f02:	4b0f      	ldr	r3, [pc, #60]	@ (8000f40 <__aeabi_ddiv+0x21c>)
 8000f04:	0324      	lsls	r4, r4, #12
 8000f06:	e779      	b.n	8000dfc <__aeabi_ddiv+0xd8>
 8000f08:	2480      	movs	r4, #128	@ 0x80
 8000f0a:	465b      	mov	r3, fp
 8000f0c:	0324      	lsls	r4, r4, #12
 8000f0e:	431c      	orrs	r4, r3
 8000f10:	0324      	lsls	r4, r4, #12
 8000f12:	002e      	movs	r6, r5
 8000f14:	4690      	mov	r8, r2
 8000f16:	4b0a      	ldr	r3, [pc, #40]	@ (8000f40 <__aeabi_ddiv+0x21c>)
 8000f18:	0b24      	lsrs	r4, r4, #12
 8000f1a:	e76f      	b.n	8000dfc <__aeabi_ddiv+0xd8>
 8000f1c:	2480      	movs	r4, #128	@ 0x80
 8000f1e:	464b      	mov	r3, r9
 8000f20:	0324      	lsls	r4, r4, #12
 8000f22:	4223      	tst	r3, r4
 8000f24:	d002      	beq.n	8000f2c <__aeabi_ddiv+0x208>
 8000f26:	465b      	mov	r3, fp
 8000f28:	4223      	tst	r3, r4
 8000f2a:	d0f0      	beq.n	8000f0e <__aeabi_ddiv+0x1ea>
 8000f2c:	2480      	movs	r4, #128	@ 0x80
 8000f2e:	464b      	mov	r3, r9
 8000f30:	0324      	lsls	r4, r4, #12
 8000f32:	431c      	orrs	r4, r3
 8000f34:	0324      	lsls	r4, r4, #12
 8000f36:	9e02      	ldr	r6, [sp, #8]
 8000f38:	4b01      	ldr	r3, [pc, #4]	@ (8000f40 <__aeabi_ddiv+0x21c>)
 8000f3a:	0b24      	lsrs	r4, r4, #12
 8000f3c:	e75e      	b.n	8000dfc <__aeabi_ddiv+0xd8>
 8000f3e:	46c0      	nop			@ (mov r8, r8)
 8000f40:	000007ff 	.word	0x000007ff
 8000f44:	fffffc01 	.word	0xfffffc01
 8000f48:	0800b320 	.word	0x0800b320
 8000f4c:	fffff801 	.word	0xfffff801
 8000f50:	000003f3 	.word	0x000003f3
 8000f54:	fffffc0d 	.word	0xfffffc0d
 8000f58:	45cb      	cmp	fp, r9
 8000f5a:	d200      	bcs.n	8000f5e <__aeabi_ddiv+0x23a>
 8000f5c:	e0f8      	b.n	8001150 <__aeabi_ddiv+0x42c>
 8000f5e:	d100      	bne.n	8000f62 <__aeabi_ddiv+0x23e>
 8000f60:	e0f3      	b.n	800114a <__aeabi_ddiv+0x426>
 8000f62:	2301      	movs	r3, #1
 8000f64:	425b      	negs	r3, r3
 8000f66:	469c      	mov	ip, r3
 8000f68:	4644      	mov	r4, r8
 8000f6a:	4648      	mov	r0, r9
 8000f6c:	2500      	movs	r5, #0
 8000f6e:	44e2      	add	sl, ip
 8000f70:	465b      	mov	r3, fp
 8000f72:	0e17      	lsrs	r7, r2, #24
 8000f74:	021b      	lsls	r3, r3, #8
 8000f76:	431f      	orrs	r7, r3
 8000f78:	0c19      	lsrs	r1, r3, #16
 8000f7a:	043b      	lsls	r3, r7, #16
 8000f7c:	0212      	lsls	r2, r2, #8
 8000f7e:	9700      	str	r7, [sp, #0]
 8000f80:	0c1f      	lsrs	r7, r3, #16
 8000f82:	4691      	mov	r9, r2
 8000f84:	9102      	str	r1, [sp, #8]
 8000f86:	9703      	str	r7, [sp, #12]
 8000f88:	f7ff f96a 	bl	8000260 <__aeabi_uidivmod>
 8000f8c:	0002      	movs	r2, r0
 8000f8e:	437a      	muls	r2, r7
 8000f90:	040b      	lsls	r3, r1, #16
 8000f92:	0c21      	lsrs	r1, r4, #16
 8000f94:	4680      	mov	r8, r0
 8000f96:	4319      	orrs	r1, r3
 8000f98:	428a      	cmp	r2, r1
 8000f9a:	d909      	bls.n	8000fb0 <__aeabi_ddiv+0x28c>
 8000f9c:	9f00      	ldr	r7, [sp, #0]
 8000f9e:	2301      	movs	r3, #1
 8000fa0:	46bc      	mov	ip, r7
 8000fa2:	425b      	negs	r3, r3
 8000fa4:	4461      	add	r1, ip
 8000fa6:	469c      	mov	ip, r3
 8000fa8:	44e0      	add	r8, ip
 8000faa:	428f      	cmp	r7, r1
 8000fac:	d800      	bhi.n	8000fb0 <__aeabi_ddiv+0x28c>
 8000fae:	e15c      	b.n	800126a <__aeabi_ddiv+0x546>
 8000fb0:	1a88      	subs	r0, r1, r2
 8000fb2:	9902      	ldr	r1, [sp, #8]
 8000fb4:	f7ff f954 	bl	8000260 <__aeabi_uidivmod>
 8000fb8:	9a03      	ldr	r2, [sp, #12]
 8000fba:	0424      	lsls	r4, r4, #16
 8000fbc:	4342      	muls	r2, r0
 8000fbe:	0409      	lsls	r1, r1, #16
 8000fc0:	0c24      	lsrs	r4, r4, #16
 8000fc2:	0003      	movs	r3, r0
 8000fc4:	430c      	orrs	r4, r1
 8000fc6:	42a2      	cmp	r2, r4
 8000fc8:	d906      	bls.n	8000fd8 <__aeabi_ddiv+0x2b4>
 8000fca:	9900      	ldr	r1, [sp, #0]
 8000fcc:	3b01      	subs	r3, #1
 8000fce:	468c      	mov	ip, r1
 8000fd0:	4464      	add	r4, ip
 8000fd2:	42a1      	cmp	r1, r4
 8000fd4:	d800      	bhi.n	8000fd8 <__aeabi_ddiv+0x2b4>
 8000fd6:	e142      	b.n	800125e <__aeabi_ddiv+0x53a>
 8000fd8:	1aa0      	subs	r0, r4, r2
 8000fda:	4642      	mov	r2, r8
 8000fdc:	0412      	lsls	r2, r2, #16
 8000fde:	431a      	orrs	r2, r3
 8000fe0:	4693      	mov	fp, r2
 8000fe2:	464b      	mov	r3, r9
 8000fe4:	4659      	mov	r1, fp
 8000fe6:	0c1b      	lsrs	r3, r3, #16
 8000fe8:	001f      	movs	r7, r3
 8000fea:	9304      	str	r3, [sp, #16]
 8000fec:	040b      	lsls	r3, r1, #16
 8000fee:	4649      	mov	r1, r9
 8000ff0:	0409      	lsls	r1, r1, #16
 8000ff2:	0c09      	lsrs	r1, r1, #16
 8000ff4:	000c      	movs	r4, r1
 8000ff6:	0c1b      	lsrs	r3, r3, #16
 8000ff8:	435c      	muls	r4, r3
 8000ffa:	0c12      	lsrs	r2, r2, #16
 8000ffc:	437b      	muls	r3, r7
 8000ffe:	4688      	mov	r8, r1
 8001000:	4351      	muls	r1, r2
 8001002:	437a      	muls	r2, r7
 8001004:	0c27      	lsrs	r7, r4, #16
 8001006:	46bc      	mov	ip, r7
 8001008:	185b      	adds	r3, r3, r1
 800100a:	4463      	add	r3, ip
 800100c:	4299      	cmp	r1, r3
 800100e:	d903      	bls.n	8001018 <__aeabi_ddiv+0x2f4>
 8001010:	2180      	movs	r1, #128	@ 0x80
 8001012:	0249      	lsls	r1, r1, #9
 8001014:	468c      	mov	ip, r1
 8001016:	4462      	add	r2, ip
 8001018:	0c19      	lsrs	r1, r3, #16
 800101a:	0424      	lsls	r4, r4, #16
 800101c:	041b      	lsls	r3, r3, #16
 800101e:	0c24      	lsrs	r4, r4, #16
 8001020:	188a      	adds	r2, r1, r2
 8001022:	191c      	adds	r4, r3, r4
 8001024:	4290      	cmp	r0, r2
 8001026:	d302      	bcc.n	800102e <__aeabi_ddiv+0x30a>
 8001028:	d116      	bne.n	8001058 <__aeabi_ddiv+0x334>
 800102a:	42a5      	cmp	r5, r4
 800102c:	d214      	bcs.n	8001058 <__aeabi_ddiv+0x334>
 800102e:	465b      	mov	r3, fp
 8001030:	9f00      	ldr	r7, [sp, #0]
 8001032:	3b01      	subs	r3, #1
 8001034:	444d      	add	r5, r9
 8001036:	9305      	str	r3, [sp, #20]
 8001038:	454d      	cmp	r5, r9
 800103a:	419b      	sbcs	r3, r3
 800103c:	46bc      	mov	ip, r7
 800103e:	425b      	negs	r3, r3
 8001040:	4463      	add	r3, ip
 8001042:	18c0      	adds	r0, r0, r3
 8001044:	4287      	cmp	r7, r0
 8001046:	d300      	bcc.n	800104a <__aeabi_ddiv+0x326>
 8001048:	e102      	b.n	8001250 <__aeabi_ddiv+0x52c>
 800104a:	4282      	cmp	r2, r0
 800104c:	d900      	bls.n	8001050 <__aeabi_ddiv+0x32c>
 800104e:	e129      	b.n	80012a4 <__aeabi_ddiv+0x580>
 8001050:	d100      	bne.n	8001054 <__aeabi_ddiv+0x330>
 8001052:	e124      	b.n	800129e <__aeabi_ddiv+0x57a>
 8001054:	9b05      	ldr	r3, [sp, #20]
 8001056:	469b      	mov	fp, r3
 8001058:	1b2c      	subs	r4, r5, r4
 800105a:	42a5      	cmp	r5, r4
 800105c:	41ad      	sbcs	r5, r5
 800105e:	9b00      	ldr	r3, [sp, #0]
 8001060:	1a80      	subs	r0, r0, r2
 8001062:	426d      	negs	r5, r5
 8001064:	1b40      	subs	r0, r0, r5
 8001066:	4283      	cmp	r3, r0
 8001068:	d100      	bne.n	800106c <__aeabi_ddiv+0x348>
 800106a:	e10f      	b.n	800128c <__aeabi_ddiv+0x568>
 800106c:	9902      	ldr	r1, [sp, #8]
 800106e:	f7ff f8f7 	bl	8000260 <__aeabi_uidivmod>
 8001072:	9a03      	ldr	r2, [sp, #12]
 8001074:	040b      	lsls	r3, r1, #16
 8001076:	4342      	muls	r2, r0
 8001078:	0c21      	lsrs	r1, r4, #16
 800107a:	0005      	movs	r5, r0
 800107c:	4319      	orrs	r1, r3
 800107e:	428a      	cmp	r2, r1
 8001080:	d900      	bls.n	8001084 <__aeabi_ddiv+0x360>
 8001082:	e0cb      	b.n	800121c <__aeabi_ddiv+0x4f8>
 8001084:	1a88      	subs	r0, r1, r2
 8001086:	9902      	ldr	r1, [sp, #8]
 8001088:	f7ff f8ea 	bl	8000260 <__aeabi_uidivmod>
 800108c:	9a03      	ldr	r2, [sp, #12]
 800108e:	0424      	lsls	r4, r4, #16
 8001090:	4342      	muls	r2, r0
 8001092:	0409      	lsls	r1, r1, #16
 8001094:	0c24      	lsrs	r4, r4, #16
 8001096:	0003      	movs	r3, r0
 8001098:	430c      	orrs	r4, r1
 800109a:	42a2      	cmp	r2, r4
 800109c:	d900      	bls.n	80010a0 <__aeabi_ddiv+0x37c>
 800109e:	e0ca      	b.n	8001236 <__aeabi_ddiv+0x512>
 80010a0:	4641      	mov	r1, r8
 80010a2:	1aa4      	subs	r4, r4, r2
 80010a4:	042a      	lsls	r2, r5, #16
 80010a6:	431a      	orrs	r2, r3
 80010a8:	9f04      	ldr	r7, [sp, #16]
 80010aa:	0413      	lsls	r3, r2, #16
 80010ac:	0c1b      	lsrs	r3, r3, #16
 80010ae:	4359      	muls	r1, r3
 80010b0:	4640      	mov	r0, r8
 80010b2:	437b      	muls	r3, r7
 80010b4:	469c      	mov	ip, r3
 80010b6:	0c15      	lsrs	r5, r2, #16
 80010b8:	4368      	muls	r0, r5
 80010ba:	0c0b      	lsrs	r3, r1, #16
 80010bc:	4484      	add	ip, r0
 80010be:	4463      	add	r3, ip
 80010c0:	437d      	muls	r5, r7
 80010c2:	4298      	cmp	r0, r3
 80010c4:	d903      	bls.n	80010ce <__aeabi_ddiv+0x3aa>
 80010c6:	2080      	movs	r0, #128	@ 0x80
 80010c8:	0240      	lsls	r0, r0, #9
 80010ca:	4684      	mov	ip, r0
 80010cc:	4465      	add	r5, ip
 80010ce:	0c18      	lsrs	r0, r3, #16
 80010d0:	0409      	lsls	r1, r1, #16
 80010d2:	041b      	lsls	r3, r3, #16
 80010d4:	0c09      	lsrs	r1, r1, #16
 80010d6:	1940      	adds	r0, r0, r5
 80010d8:	185b      	adds	r3, r3, r1
 80010da:	4284      	cmp	r4, r0
 80010dc:	d327      	bcc.n	800112e <__aeabi_ddiv+0x40a>
 80010de:	d023      	beq.n	8001128 <__aeabi_ddiv+0x404>
 80010e0:	2301      	movs	r3, #1
 80010e2:	0035      	movs	r5, r6
 80010e4:	431a      	orrs	r2, r3
 80010e6:	4b94      	ldr	r3, [pc, #592]	@ (8001338 <__aeabi_ddiv+0x614>)
 80010e8:	4453      	add	r3, sl
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	dd60      	ble.n	80011b0 <__aeabi_ddiv+0x48c>
 80010ee:	0751      	lsls	r1, r2, #29
 80010f0:	d000      	beq.n	80010f4 <__aeabi_ddiv+0x3d0>
 80010f2:	e086      	b.n	8001202 <__aeabi_ddiv+0x4de>
 80010f4:	002e      	movs	r6, r5
 80010f6:	08d1      	lsrs	r1, r2, #3
 80010f8:	465a      	mov	r2, fp
 80010fa:	01d2      	lsls	r2, r2, #7
 80010fc:	d506      	bpl.n	800110c <__aeabi_ddiv+0x3e8>
 80010fe:	465a      	mov	r2, fp
 8001100:	4b8e      	ldr	r3, [pc, #568]	@ (800133c <__aeabi_ddiv+0x618>)
 8001102:	401a      	ands	r2, r3
 8001104:	2380      	movs	r3, #128	@ 0x80
 8001106:	4693      	mov	fp, r2
 8001108:	00db      	lsls	r3, r3, #3
 800110a:	4453      	add	r3, sl
 800110c:	4a8c      	ldr	r2, [pc, #560]	@ (8001340 <__aeabi_ddiv+0x61c>)
 800110e:	4293      	cmp	r3, r2
 8001110:	dd00      	ble.n	8001114 <__aeabi_ddiv+0x3f0>
 8001112:	e680      	b.n	8000e16 <__aeabi_ddiv+0xf2>
 8001114:	465a      	mov	r2, fp
 8001116:	0752      	lsls	r2, r2, #29
 8001118:	430a      	orrs	r2, r1
 800111a:	4690      	mov	r8, r2
 800111c:	465a      	mov	r2, fp
 800111e:	055b      	lsls	r3, r3, #21
 8001120:	0254      	lsls	r4, r2, #9
 8001122:	0b24      	lsrs	r4, r4, #12
 8001124:	0d5b      	lsrs	r3, r3, #21
 8001126:	e669      	b.n	8000dfc <__aeabi_ddiv+0xd8>
 8001128:	0035      	movs	r5, r6
 800112a:	2b00      	cmp	r3, #0
 800112c:	d0db      	beq.n	80010e6 <__aeabi_ddiv+0x3c2>
 800112e:	9d00      	ldr	r5, [sp, #0]
 8001130:	1e51      	subs	r1, r2, #1
 8001132:	46ac      	mov	ip, r5
 8001134:	4464      	add	r4, ip
 8001136:	42ac      	cmp	r4, r5
 8001138:	d200      	bcs.n	800113c <__aeabi_ddiv+0x418>
 800113a:	e09e      	b.n	800127a <__aeabi_ddiv+0x556>
 800113c:	4284      	cmp	r4, r0
 800113e:	d200      	bcs.n	8001142 <__aeabi_ddiv+0x41e>
 8001140:	e0e1      	b.n	8001306 <__aeabi_ddiv+0x5e2>
 8001142:	d100      	bne.n	8001146 <__aeabi_ddiv+0x422>
 8001144:	e0ee      	b.n	8001324 <__aeabi_ddiv+0x600>
 8001146:	000a      	movs	r2, r1
 8001148:	e7ca      	b.n	80010e0 <__aeabi_ddiv+0x3bc>
 800114a:	4542      	cmp	r2, r8
 800114c:	d900      	bls.n	8001150 <__aeabi_ddiv+0x42c>
 800114e:	e708      	b.n	8000f62 <__aeabi_ddiv+0x23e>
 8001150:	464b      	mov	r3, r9
 8001152:	07dc      	lsls	r4, r3, #31
 8001154:	0858      	lsrs	r0, r3, #1
 8001156:	4643      	mov	r3, r8
 8001158:	085b      	lsrs	r3, r3, #1
 800115a:	431c      	orrs	r4, r3
 800115c:	4643      	mov	r3, r8
 800115e:	07dd      	lsls	r5, r3, #31
 8001160:	e706      	b.n	8000f70 <__aeabi_ddiv+0x24c>
 8001162:	f001 f9b9 	bl	80024d8 <__clzsi2>
 8001166:	2315      	movs	r3, #21
 8001168:	469c      	mov	ip, r3
 800116a:	4484      	add	ip, r0
 800116c:	0002      	movs	r2, r0
 800116e:	4663      	mov	r3, ip
 8001170:	3220      	adds	r2, #32
 8001172:	2b1c      	cmp	r3, #28
 8001174:	dc00      	bgt.n	8001178 <__aeabi_ddiv+0x454>
 8001176:	e692      	b.n	8000e9e <__aeabi_ddiv+0x17a>
 8001178:	0023      	movs	r3, r4
 800117a:	3808      	subs	r0, #8
 800117c:	4083      	lsls	r3, r0
 800117e:	4699      	mov	r9, r3
 8001180:	2300      	movs	r3, #0
 8001182:	4698      	mov	r8, r3
 8001184:	e69a      	b.n	8000ebc <__aeabi_ddiv+0x198>
 8001186:	f001 f9a7 	bl	80024d8 <__clzsi2>
 800118a:	0002      	movs	r2, r0
 800118c:	0003      	movs	r3, r0
 800118e:	3215      	adds	r2, #21
 8001190:	3320      	adds	r3, #32
 8001192:	2a1c      	cmp	r2, #28
 8001194:	dc00      	bgt.n	8001198 <__aeabi_ddiv+0x474>
 8001196:	e65f      	b.n	8000e58 <__aeabi_ddiv+0x134>
 8001198:	9900      	ldr	r1, [sp, #0]
 800119a:	3808      	subs	r0, #8
 800119c:	4081      	lsls	r1, r0
 800119e:	2200      	movs	r2, #0
 80011a0:	468b      	mov	fp, r1
 80011a2:	e666      	b.n	8000e72 <__aeabi_ddiv+0x14e>
 80011a4:	2200      	movs	r2, #0
 80011a6:	002e      	movs	r6, r5
 80011a8:	2400      	movs	r4, #0
 80011aa:	4690      	mov	r8, r2
 80011ac:	4b65      	ldr	r3, [pc, #404]	@ (8001344 <__aeabi_ddiv+0x620>)
 80011ae:	e625      	b.n	8000dfc <__aeabi_ddiv+0xd8>
 80011b0:	002e      	movs	r6, r5
 80011b2:	2101      	movs	r1, #1
 80011b4:	1ac9      	subs	r1, r1, r3
 80011b6:	2938      	cmp	r1, #56	@ 0x38
 80011b8:	dd00      	ble.n	80011bc <__aeabi_ddiv+0x498>
 80011ba:	e61b      	b.n	8000df4 <__aeabi_ddiv+0xd0>
 80011bc:	291f      	cmp	r1, #31
 80011be:	dc7e      	bgt.n	80012be <__aeabi_ddiv+0x59a>
 80011c0:	4861      	ldr	r0, [pc, #388]	@ (8001348 <__aeabi_ddiv+0x624>)
 80011c2:	0014      	movs	r4, r2
 80011c4:	4450      	add	r0, sl
 80011c6:	465b      	mov	r3, fp
 80011c8:	4082      	lsls	r2, r0
 80011ca:	4083      	lsls	r3, r0
 80011cc:	40cc      	lsrs	r4, r1
 80011ce:	1e50      	subs	r0, r2, #1
 80011d0:	4182      	sbcs	r2, r0
 80011d2:	4323      	orrs	r3, r4
 80011d4:	431a      	orrs	r2, r3
 80011d6:	465b      	mov	r3, fp
 80011d8:	40cb      	lsrs	r3, r1
 80011da:	0751      	lsls	r1, r2, #29
 80011dc:	d009      	beq.n	80011f2 <__aeabi_ddiv+0x4ce>
 80011de:	210f      	movs	r1, #15
 80011e0:	4011      	ands	r1, r2
 80011e2:	2904      	cmp	r1, #4
 80011e4:	d005      	beq.n	80011f2 <__aeabi_ddiv+0x4ce>
 80011e6:	1d11      	adds	r1, r2, #4
 80011e8:	4291      	cmp	r1, r2
 80011ea:	4192      	sbcs	r2, r2
 80011ec:	4252      	negs	r2, r2
 80011ee:	189b      	adds	r3, r3, r2
 80011f0:	000a      	movs	r2, r1
 80011f2:	0219      	lsls	r1, r3, #8
 80011f4:	d400      	bmi.n	80011f8 <__aeabi_ddiv+0x4d4>
 80011f6:	e09b      	b.n	8001330 <__aeabi_ddiv+0x60c>
 80011f8:	2200      	movs	r2, #0
 80011fa:	2301      	movs	r3, #1
 80011fc:	2400      	movs	r4, #0
 80011fe:	4690      	mov	r8, r2
 8001200:	e5fc      	b.n	8000dfc <__aeabi_ddiv+0xd8>
 8001202:	210f      	movs	r1, #15
 8001204:	4011      	ands	r1, r2
 8001206:	2904      	cmp	r1, #4
 8001208:	d100      	bne.n	800120c <__aeabi_ddiv+0x4e8>
 800120a:	e773      	b.n	80010f4 <__aeabi_ddiv+0x3d0>
 800120c:	1d11      	adds	r1, r2, #4
 800120e:	4291      	cmp	r1, r2
 8001210:	4192      	sbcs	r2, r2
 8001212:	4252      	negs	r2, r2
 8001214:	002e      	movs	r6, r5
 8001216:	08c9      	lsrs	r1, r1, #3
 8001218:	4493      	add	fp, r2
 800121a:	e76d      	b.n	80010f8 <__aeabi_ddiv+0x3d4>
 800121c:	9b00      	ldr	r3, [sp, #0]
 800121e:	3d01      	subs	r5, #1
 8001220:	469c      	mov	ip, r3
 8001222:	4461      	add	r1, ip
 8001224:	428b      	cmp	r3, r1
 8001226:	d900      	bls.n	800122a <__aeabi_ddiv+0x506>
 8001228:	e72c      	b.n	8001084 <__aeabi_ddiv+0x360>
 800122a:	428a      	cmp	r2, r1
 800122c:	d800      	bhi.n	8001230 <__aeabi_ddiv+0x50c>
 800122e:	e729      	b.n	8001084 <__aeabi_ddiv+0x360>
 8001230:	1e85      	subs	r5, r0, #2
 8001232:	4461      	add	r1, ip
 8001234:	e726      	b.n	8001084 <__aeabi_ddiv+0x360>
 8001236:	9900      	ldr	r1, [sp, #0]
 8001238:	3b01      	subs	r3, #1
 800123a:	468c      	mov	ip, r1
 800123c:	4464      	add	r4, ip
 800123e:	42a1      	cmp	r1, r4
 8001240:	d900      	bls.n	8001244 <__aeabi_ddiv+0x520>
 8001242:	e72d      	b.n	80010a0 <__aeabi_ddiv+0x37c>
 8001244:	42a2      	cmp	r2, r4
 8001246:	d800      	bhi.n	800124a <__aeabi_ddiv+0x526>
 8001248:	e72a      	b.n	80010a0 <__aeabi_ddiv+0x37c>
 800124a:	1e83      	subs	r3, r0, #2
 800124c:	4464      	add	r4, ip
 800124e:	e727      	b.n	80010a0 <__aeabi_ddiv+0x37c>
 8001250:	4287      	cmp	r7, r0
 8001252:	d000      	beq.n	8001256 <__aeabi_ddiv+0x532>
 8001254:	e6fe      	b.n	8001054 <__aeabi_ddiv+0x330>
 8001256:	45a9      	cmp	r9, r5
 8001258:	d900      	bls.n	800125c <__aeabi_ddiv+0x538>
 800125a:	e6fb      	b.n	8001054 <__aeabi_ddiv+0x330>
 800125c:	e6f5      	b.n	800104a <__aeabi_ddiv+0x326>
 800125e:	42a2      	cmp	r2, r4
 8001260:	d800      	bhi.n	8001264 <__aeabi_ddiv+0x540>
 8001262:	e6b9      	b.n	8000fd8 <__aeabi_ddiv+0x2b4>
 8001264:	1e83      	subs	r3, r0, #2
 8001266:	4464      	add	r4, ip
 8001268:	e6b6      	b.n	8000fd8 <__aeabi_ddiv+0x2b4>
 800126a:	428a      	cmp	r2, r1
 800126c:	d800      	bhi.n	8001270 <__aeabi_ddiv+0x54c>
 800126e:	e69f      	b.n	8000fb0 <__aeabi_ddiv+0x28c>
 8001270:	46bc      	mov	ip, r7
 8001272:	1e83      	subs	r3, r0, #2
 8001274:	4698      	mov	r8, r3
 8001276:	4461      	add	r1, ip
 8001278:	e69a      	b.n	8000fb0 <__aeabi_ddiv+0x28c>
 800127a:	000a      	movs	r2, r1
 800127c:	4284      	cmp	r4, r0
 800127e:	d000      	beq.n	8001282 <__aeabi_ddiv+0x55e>
 8001280:	e72e      	b.n	80010e0 <__aeabi_ddiv+0x3bc>
 8001282:	454b      	cmp	r3, r9
 8001284:	d000      	beq.n	8001288 <__aeabi_ddiv+0x564>
 8001286:	e72b      	b.n	80010e0 <__aeabi_ddiv+0x3bc>
 8001288:	0035      	movs	r5, r6
 800128a:	e72c      	b.n	80010e6 <__aeabi_ddiv+0x3c2>
 800128c:	4b2a      	ldr	r3, [pc, #168]	@ (8001338 <__aeabi_ddiv+0x614>)
 800128e:	4a2f      	ldr	r2, [pc, #188]	@ (800134c <__aeabi_ddiv+0x628>)
 8001290:	4453      	add	r3, sl
 8001292:	4592      	cmp	sl, r2
 8001294:	db43      	blt.n	800131e <__aeabi_ddiv+0x5fa>
 8001296:	2201      	movs	r2, #1
 8001298:	2100      	movs	r1, #0
 800129a:	4493      	add	fp, r2
 800129c:	e72c      	b.n	80010f8 <__aeabi_ddiv+0x3d4>
 800129e:	42ac      	cmp	r4, r5
 80012a0:	d800      	bhi.n	80012a4 <__aeabi_ddiv+0x580>
 80012a2:	e6d7      	b.n	8001054 <__aeabi_ddiv+0x330>
 80012a4:	2302      	movs	r3, #2
 80012a6:	425b      	negs	r3, r3
 80012a8:	469c      	mov	ip, r3
 80012aa:	9900      	ldr	r1, [sp, #0]
 80012ac:	444d      	add	r5, r9
 80012ae:	454d      	cmp	r5, r9
 80012b0:	419b      	sbcs	r3, r3
 80012b2:	44e3      	add	fp, ip
 80012b4:	468c      	mov	ip, r1
 80012b6:	425b      	negs	r3, r3
 80012b8:	4463      	add	r3, ip
 80012ba:	18c0      	adds	r0, r0, r3
 80012bc:	e6cc      	b.n	8001058 <__aeabi_ddiv+0x334>
 80012be:	201f      	movs	r0, #31
 80012c0:	4240      	negs	r0, r0
 80012c2:	1ac3      	subs	r3, r0, r3
 80012c4:	4658      	mov	r0, fp
 80012c6:	40d8      	lsrs	r0, r3
 80012c8:	2920      	cmp	r1, #32
 80012ca:	d004      	beq.n	80012d6 <__aeabi_ddiv+0x5b2>
 80012cc:	4659      	mov	r1, fp
 80012ce:	4b20      	ldr	r3, [pc, #128]	@ (8001350 <__aeabi_ddiv+0x62c>)
 80012d0:	4453      	add	r3, sl
 80012d2:	4099      	lsls	r1, r3
 80012d4:	430a      	orrs	r2, r1
 80012d6:	1e53      	subs	r3, r2, #1
 80012d8:	419a      	sbcs	r2, r3
 80012da:	2307      	movs	r3, #7
 80012dc:	0019      	movs	r1, r3
 80012de:	4302      	orrs	r2, r0
 80012e0:	2400      	movs	r4, #0
 80012e2:	4011      	ands	r1, r2
 80012e4:	4213      	tst	r3, r2
 80012e6:	d009      	beq.n	80012fc <__aeabi_ddiv+0x5d8>
 80012e8:	3308      	adds	r3, #8
 80012ea:	4013      	ands	r3, r2
 80012ec:	2b04      	cmp	r3, #4
 80012ee:	d01d      	beq.n	800132c <__aeabi_ddiv+0x608>
 80012f0:	1d13      	adds	r3, r2, #4
 80012f2:	4293      	cmp	r3, r2
 80012f4:	4189      	sbcs	r1, r1
 80012f6:	001a      	movs	r2, r3
 80012f8:	4249      	negs	r1, r1
 80012fa:	0749      	lsls	r1, r1, #29
 80012fc:	08d2      	lsrs	r2, r2, #3
 80012fe:	430a      	orrs	r2, r1
 8001300:	4690      	mov	r8, r2
 8001302:	2300      	movs	r3, #0
 8001304:	e57a      	b.n	8000dfc <__aeabi_ddiv+0xd8>
 8001306:	4649      	mov	r1, r9
 8001308:	9f00      	ldr	r7, [sp, #0]
 800130a:	004d      	lsls	r5, r1, #1
 800130c:	454d      	cmp	r5, r9
 800130e:	4189      	sbcs	r1, r1
 8001310:	46bc      	mov	ip, r7
 8001312:	4249      	negs	r1, r1
 8001314:	4461      	add	r1, ip
 8001316:	46a9      	mov	r9, r5
 8001318:	3a02      	subs	r2, #2
 800131a:	1864      	adds	r4, r4, r1
 800131c:	e7ae      	b.n	800127c <__aeabi_ddiv+0x558>
 800131e:	2201      	movs	r2, #1
 8001320:	4252      	negs	r2, r2
 8001322:	e746      	b.n	80011b2 <__aeabi_ddiv+0x48e>
 8001324:	4599      	cmp	r9, r3
 8001326:	d3ee      	bcc.n	8001306 <__aeabi_ddiv+0x5e2>
 8001328:	000a      	movs	r2, r1
 800132a:	e7aa      	b.n	8001282 <__aeabi_ddiv+0x55e>
 800132c:	2100      	movs	r1, #0
 800132e:	e7e5      	b.n	80012fc <__aeabi_ddiv+0x5d8>
 8001330:	0759      	lsls	r1, r3, #29
 8001332:	025b      	lsls	r3, r3, #9
 8001334:	0b1c      	lsrs	r4, r3, #12
 8001336:	e7e1      	b.n	80012fc <__aeabi_ddiv+0x5d8>
 8001338:	000003ff 	.word	0x000003ff
 800133c:	feffffff 	.word	0xfeffffff
 8001340:	000007fe 	.word	0x000007fe
 8001344:	000007ff 	.word	0x000007ff
 8001348:	0000041e 	.word	0x0000041e
 800134c:	fffffc02 	.word	0xfffffc02
 8001350:	0000043e 	.word	0x0000043e

08001354 <__eqdf2>:
 8001354:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001356:	4657      	mov	r7, sl
 8001358:	46de      	mov	lr, fp
 800135a:	464e      	mov	r6, r9
 800135c:	4645      	mov	r5, r8
 800135e:	b5e0      	push	{r5, r6, r7, lr}
 8001360:	000d      	movs	r5, r1
 8001362:	0004      	movs	r4, r0
 8001364:	0fe8      	lsrs	r0, r5, #31
 8001366:	4683      	mov	fp, r0
 8001368:	0309      	lsls	r1, r1, #12
 800136a:	0fd8      	lsrs	r0, r3, #31
 800136c:	0b09      	lsrs	r1, r1, #12
 800136e:	4682      	mov	sl, r0
 8001370:	4819      	ldr	r0, [pc, #100]	@ (80013d8 <__eqdf2+0x84>)
 8001372:	468c      	mov	ip, r1
 8001374:	031f      	lsls	r7, r3, #12
 8001376:	0069      	lsls	r1, r5, #1
 8001378:	005e      	lsls	r6, r3, #1
 800137a:	0d49      	lsrs	r1, r1, #21
 800137c:	0b3f      	lsrs	r7, r7, #12
 800137e:	0d76      	lsrs	r6, r6, #21
 8001380:	4281      	cmp	r1, r0
 8001382:	d018      	beq.n	80013b6 <__eqdf2+0x62>
 8001384:	4286      	cmp	r6, r0
 8001386:	d00f      	beq.n	80013a8 <__eqdf2+0x54>
 8001388:	2001      	movs	r0, #1
 800138a:	42b1      	cmp	r1, r6
 800138c:	d10d      	bne.n	80013aa <__eqdf2+0x56>
 800138e:	45bc      	cmp	ip, r7
 8001390:	d10b      	bne.n	80013aa <__eqdf2+0x56>
 8001392:	4294      	cmp	r4, r2
 8001394:	d109      	bne.n	80013aa <__eqdf2+0x56>
 8001396:	45d3      	cmp	fp, sl
 8001398:	d01c      	beq.n	80013d4 <__eqdf2+0x80>
 800139a:	2900      	cmp	r1, #0
 800139c:	d105      	bne.n	80013aa <__eqdf2+0x56>
 800139e:	4660      	mov	r0, ip
 80013a0:	4320      	orrs	r0, r4
 80013a2:	1e43      	subs	r3, r0, #1
 80013a4:	4198      	sbcs	r0, r3
 80013a6:	e000      	b.n	80013aa <__eqdf2+0x56>
 80013a8:	2001      	movs	r0, #1
 80013aa:	bcf0      	pop	{r4, r5, r6, r7}
 80013ac:	46bb      	mov	fp, r7
 80013ae:	46b2      	mov	sl, r6
 80013b0:	46a9      	mov	r9, r5
 80013b2:	46a0      	mov	r8, r4
 80013b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80013b6:	2001      	movs	r0, #1
 80013b8:	428e      	cmp	r6, r1
 80013ba:	d1f6      	bne.n	80013aa <__eqdf2+0x56>
 80013bc:	4661      	mov	r1, ip
 80013be:	4339      	orrs	r1, r7
 80013c0:	000f      	movs	r7, r1
 80013c2:	4317      	orrs	r7, r2
 80013c4:	4327      	orrs	r7, r4
 80013c6:	d1f0      	bne.n	80013aa <__eqdf2+0x56>
 80013c8:	465b      	mov	r3, fp
 80013ca:	4652      	mov	r2, sl
 80013cc:	1a98      	subs	r0, r3, r2
 80013ce:	1e43      	subs	r3, r0, #1
 80013d0:	4198      	sbcs	r0, r3
 80013d2:	e7ea      	b.n	80013aa <__eqdf2+0x56>
 80013d4:	2000      	movs	r0, #0
 80013d6:	e7e8      	b.n	80013aa <__eqdf2+0x56>
 80013d8:	000007ff 	.word	0x000007ff

080013dc <__gedf2>:
 80013dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80013de:	4657      	mov	r7, sl
 80013e0:	464e      	mov	r6, r9
 80013e2:	4645      	mov	r5, r8
 80013e4:	46de      	mov	lr, fp
 80013e6:	b5e0      	push	{r5, r6, r7, lr}
 80013e8:	000d      	movs	r5, r1
 80013ea:	030e      	lsls	r6, r1, #12
 80013ec:	0049      	lsls	r1, r1, #1
 80013ee:	0d49      	lsrs	r1, r1, #21
 80013f0:	468a      	mov	sl, r1
 80013f2:	0fdf      	lsrs	r7, r3, #31
 80013f4:	0fe9      	lsrs	r1, r5, #31
 80013f6:	46bc      	mov	ip, r7
 80013f8:	b083      	sub	sp, #12
 80013fa:	4f2f      	ldr	r7, [pc, #188]	@ (80014b8 <__gedf2+0xdc>)
 80013fc:	0004      	movs	r4, r0
 80013fe:	4680      	mov	r8, r0
 8001400:	9101      	str	r1, [sp, #4]
 8001402:	0058      	lsls	r0, r3, #1
 8001404:	0319      	lsls	r1, r3, #12
 8001406:	4691      	mov	r9, r2
 8001408:	0b36      	lsrs	r6, r6, #12
 800140a:	0b09      	lsrs	r1, r1, #12
 800140c:	0d40      	lsrs	r0, r0, #21
 800140e:	45ba      	cmp	sl, r7
 8001410:	d01d      	beq.n	800144e <__gedf2+0x72>
 8001412:	42b8      	cmp	r0, r7
 8001414:	d00d      	beq.n	8001432 <__gedf2+0x56>
 8001416:	4657      	mov	r7, sl
 8001418:	2f00      	cmp	r7, #0
 800141a:	d12a      	bne.n	8001472 <__gedf2+0x96>
 800141c:	4334      	orrs	r4, r6
 800141e:	2800      	cmp	r0, #0
 8001420:	d124      	bne.n	800146c <__gedf2+0x90>
 8001422:	430a      	orrs	r2, r1
 8001424:	d036      	beq.n	8001494 <__gedf2+0xb8>
 8001426:	2c00      	cmp	r4, #0
 8001428:	d141      	bne.n	80014ae <__gedf2+0xd2>
 800142a:	4663      	mov	r3, ip
 800142c:	0058      	lsls	r0, r3, #1
 800142e:	3801      	subs	r0, #1
 8001430:	e015      	b.n	800145e <__gedf2+0x82>
 8001432:	4311      	orrs	r1, r2
 8001434:	d138      	bne.n	80014a8 <__gedf2+0xcc>
 8001436:	4653      	mov	r3, sl
 8001438:	2b00      	cmp	r3, #0
 800143a:	d101      	bne.n	8001440 <__gedf2+0x64>
 800143c:	4326      	orrs	r6, r4
 800143e:	d0f4      	beq.n	800142a <__gedf2+0x4e>
 8001440:	9b01      	ldr	r3, [sp, #4]
 8001442:	4563      	cmp	r3, ip
 8001444:	d107      	bne.n	8001456 <__gedf2+0x7a>
 8001446:	9b01      	ldr	r3, [sp, #4]
 8001448:	0058      	lsls	r0, r3, #1
 800144a:	3801      	subs	r0, #1
 800144c:	e007      	b.n	800145e <__gedf2+0x82>
 800144e:	4326      	orrs	r6, r4
 8001450:	d12a      	bne.n	80014a8 <__gedf2+0xcc>
 8001452:	4550      	cmp	r0, sl
 8001454:	d021      	beq.n	800149a <__gedf2+0xbe>
 8001456:	2001      	movs	r0, #1
 8001458:	9b01      	ldr	r3, [sp, #4]
 800145a:	425f      	negs	r7, r3
 800145c:	4338      	orrs	r0, r7
 800145e:	b003      	add	sp, #12
 8001460:	bcf0      	pop	{r4, r5, r6, r7}
 8001462:	46bb      	mov	fp, r7
 8001464:	46b2      	mov	sl, r6
 8001466:	46a9      	mov	r9, r5
 8001468:	46a0      	mov	r8, r4
 800146a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800146c:	2c00      	cmp	r4, #0
 800146e:	d0dc      	beq.n	800142a <__gedf2+0x4e>
 8001470:	e7e6      	b.n	8001440 <__gedf2+0x64>
 8001472:	2800      	cmp	r0, #0
 8001474:	d0ef      	beq.n	8001456 <__gedf2+0x7a>
 8001476:	9b01      	ldr	r3, [sp, #4]
 8001478:	4563      	cmp	r3, ip
 800147a:	d1ec      	bne.n	8001456 <__gedf2+0x7a>
 800147c:	4582      	cmp	sl, r0
 800147e:	dcea      	bgt.n	8001456 <__gedf2+0x7a>
 8001480:	dbe1      	blt.n	8001446 <__gedf2+0x6a>
 8001482:	428e      	cmp	r6, r1
 8001484:	d8e7      	bhi.n	8001456 <__gedf2+0x7a>
 8001486:	d1de      	bne.n	8001446 <__gedf2+0x6a>
 8001488:	45c8      	cmp	r8, r9
 800148a:	d8e4      	bhi.n	8001456 <__gedf2+0x7a>
 800148c:	2000      	movs	r0, #0
 800148e:	45c8      	cmp	r8, r9
 8001490:	d2e5      	bcs.n	800145e <__gedf2+0x82>
 8001492:	e7d8      	b.n	8001446 <__gedf2+0x6a>
 8001494:	2c00      	cmp	r4, #0
 8001496:	d0e2      	beq.n	800145e <__gedf2+0x82>
 8001498:	e7dd      	b.n	8001456 <__gedf2+0x7a>
 800149a:	4311      	orrs	r1, r2
 800149c:	d104      	bne.n	80014a8 <__gedf2+0xcc>
 800149e:	9b01      	ldr	r3, [sp, #4]
 80014a0:	4563      	cmp	r3, ip
 80014a2:	d1d8      	bne.n	8001456 <__gedf2+0x7a>
 80014a4:	2000      	movs	r0, #0
 80014a6:	e7da      	b.n	800145e <__gedf2+0x82>
 80014a8:	2002      	movs	r0, #2
 80014aa:	4240      	negs	r0, r0
 80014ac:	e7d7      	b.n	800145e <__gedf2+0x82>
 80014ae:	9b01      	ldr	r3, [sp, #4]
 80014b0:	4563      	cmp	r3, ip
 80014b2:	d0e6      	beq.n	8001482 <__gedf2+0xa6>
 80014b4:	e7cf      	b.n	8001456 <__gedf2+0x7a>
 80014b6:	46c0      	nop			@ (mov r8, r8)
 80014b8:	000007ff 	.word	0x000007ff

080014bc <__ledf2>:
 80014bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014be:	4657      	mov	r7, sl
 80014c0:	464e      	mov	r6, r9
 80014c2:	4645      	mov	r5, r8
 80014c4:	46de      	mov	lr, fp
 80014c6:	b5e0      	push	{r5, r6, r7, lr}
 80014c8:	000d      	movs	r5, r1
 80014ca:	030e      	lsls	r6, r1, #12
 80014cc:	0049      	lsls	r1, r1, #1
 80014ce:	0d49      	lsrs	r1, r1, #21
 80014d0:	468a      	mov	sl, r1
 80014d2:	0fdf      	lsrs	r7, r3, #31
 80014d4:	0fe9      	lsrs	r1, r5, #31
 80014d6:	46bc      	mov	ip, r7
 80014d8:	b083      	sub	sp, #12
 80014da:	4f2e      	ldr	r7, [pc, #184]	@ (8001594 <__ledf2+0xd8>)
 80014dc:	0004      	movs	r4, r0
 80014de:	4680      	mov	r8, r0
 80014e0:	9101      	str	r1, [sp, #4]
 80014e2:	0058      	lsls	r0, r3, #1
 80014e4:	0319      	lsls	r1, r3, #12
 80014e6:	4691      	mov	r9, r2
 80014e8:	0b36      	lsrs	r6, r6, #12
 80014ea:	0b09      	lsrs	r1, r1, #12
 80014ec:	0d40      	lsrs	r0, r0, #21
 80014ee:	45ba      	cmp	sl, r7
 80014f0:	d01e      	beq.n	8001530 <__ledf2+0x74>
 80014f2:	42b8      	cmp	r0, r7
 80014f4:	d00d      	beq.n	8001512 <__ledf2+0x56>
 80014f6:	4657      	mov	r7, sl
 80014f8:	2f00      	cmp	r7, #0
 80014fa:	d127      	bne.n	800154c <__ledf2+0x90>
 80014fc:	4334      	orrs	r4, r6
 80014fe:	2800      	cmp	r0, #0
 8001500:	d133      	bne.n	800156a <__ledf2+0xae>
 8001502:	430a      	orrs	r2, r1
 8001504:	d034      	beq.n	8001570 <__ledf2+0xb4>
 8001506:	2c00      	cmp	r4, #0
 8001508:	d140      	bne.n	800158c <__ledf2+0xd0>
 800150a:	4663      	mov	r3, ip
 800150c:	0058      	lsls	r0, r3, #1
 800150e:	3801      	subs	r0, #1
 8001510:	e015      	b.n	800153e <__ledf2+0x82>
 8001512:	4311      	orrs	r1, r2
 8001514:	d112      	bne.n	800153c <__ledf2+0x80>
 8001516:	4653      	mov	r3, sl
 8001518:	2b00      	cmp	r3, #0
 800151a:	d101      	bne.n	8001520 <__ledf2+0x64>
 800151c:	4326      	orrs	r6, r4
 800151e:	d0f4      	beq.n	800150a <__ledf2+0x4e>
 8001520:	9b01      	ldr	r3, [sp, #4]
 8001522:	4563      	cmp	r3, ip
 8001524:	d01d      	beq.n	8001562 <__ledf2+0xa6>
 8001526:	2001      	movs	r0, #1
 8001528:	9b01      	ldr	r3, [sp, #4]
 800152a:	425f      	negs	r7, r3
 800152c:	4338      	orrs	r0, r7
 800152e:	e006      	b.n	800153e <__ledf2+0x82>
 8001530:	4326      	orrs	r6, r4
 8001532:	d103      	bne.n	800153c <__ledf2+0x80>
 8001534:	4550      	cmp	r0, sl
 8001536:	d1f6      	bne.n	8001526 <__ledf2+0x6a>
 8001538:	4311      	orrs	r1, r2
 800153a:	d01c      	beq.n	8001576 <__ledf2+0xba>
 800153c:	2002      	movs	r0, #2
 800153e:	b003      	add	sp, #12
 8001540:	bcf0      	pop	{r4, r5, r6, r7}
 8001542:	46bb      	mov	fp, r7
 8001544:	46b2      	mov	sl, r6
 8001546:	46a9      	mov	r9, r5
 8001548:	46a0      	mov	r8, r4
 800154a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800154c:	2800      	cmp	r0, #0
 800154e:	d0ea      	beq.n	8001526 <__ledf2+0x6a>
 8001550:	9b01      	ldr	r3, [sp, #4]
 8001552:	4563      	cmp	r3, ip
 8001554:	d1e7      	bne.n	8001526 <__ledf2+0x6a>
 8001556:	4582      	cmp	sl, r0
 8001558:	dce5      	bgt.n	8001526 <__ledf2+0x6a>
 800155a:	db02      	blt.n	8001562 <__ledf2+0xa6>
 800155c:	428e      	cmp	r6, r1
 800155e:	d8e2      	bhi.n	8001526 <__ledf2+0x6a>
 8001560:	d00e      	beq.n	8001580 <__ledf2+0xc4>
 8001562:	9b01      	ldr	r3, [sp, #4]
 8001564:	0058      	lsls	r0, r3, #1
 8001566:	3801      	subs	r0, #1
 8001568:	e7e9      	b.n	800153e <__ledf2+0x82>
 800156a:	2c00      	cmp	r4, #0
 800156c:	d0cd      	beq.n	800150a <__ledf2+0x4e>
 800156e:	e7d7      	b.n	8001520 <__ledf2+0x64>
 8001570:	2c00      	cmp	r4, #0
 8001572:	d0e4      	beq.n	800153e <__ledf2+0x82>
 8001574:	e7d7      	b.n	8001526 <__ledf2+0x6a>
 8001576:	9b01      	ldr	r3, [sp, #4]
 8001578:	2000      	movs	r0, #0
 800157a:	4563      	cmp	r3, ip
 800157c:	d0df      	beq.n	800153e <__ledf2+0x82>
 800157e:	e7d2      	b.n	8001526 <__ledf2+0x6a>
 8001580:	45c8      	cmp	r8, r9
 8001582:	d8d0      	bhi.n	8001526 <__ledf2+0x6a>
 8001584:	2000      	movs	r0, #0
 8001586:	45c8      	cmp	r8, r9
 8001588:	d2d9      	bcs.n	800153e <__ledf2+0x82>
 800158a:	e7ea      	b.n	8001562 <__ledf2+0xa6>
 800158c:	9b01      	ldr	r3, [sp, #4]
 800158e:	4563      	cmp	r3, ip
 8001590:	d0e4      	beq.n	800155c <__ledf2+0xa0>
 8001592:	e7c8      	b.n	8001526 <__ledf2+0x6a>
 8001594:	000007ff 	.word	0x000007ff

08001598 <__aeabi_dmul>:
 8001598:	b5f0      	push	{r4, r5, r6, r7, lr}
 800159a:	4657      	mov	r7, sl
 800159c:	464e      	mov	r6, r9
 800159e:	46de      	mov	lr, fp
 80015a0:	4645      	mov	r5, r8
 80015a2:	b5e0      	push	{r5, r6, r7, lr}
 80015a4:	001f      	movs	r7, r3
 80015a6:	030b      	lsls	r3, r1, #12
 80015a8:	0b1b      	lsrs	r3, r3, #12
 80015aa:	0016      	movs	r6, r2
 80015ac:	469a      	mov	sl, r3
 80015ae:	0fca      	lsrs	r2, r1, #31
 80015b0:	004b      	lsls	r3, r1, #1
 80015b2:	0004      	movs	r4, r0
 80015b4:	4691      	mov	r9, r2
 80015b6:	b085      	sub	sp, #20
 80015b8:	0d5b      	lsrs	r3, r3, #21
 80015ba:	d100      	bne.n	80015be <__aeabi_dmul+0x26>
 80015bc:	e1cf      	b.n	800195e <__aeabi_dmul+0x3c6>
 80015be:	4acd      	ldr	r2, [pc, #820]	@ (80018f4 <__aeabi_dmul+0x35c>)
 80015c0:	4293      	cmp	r3, r2
 80015c2:	d055      	beq.n	8001670 <__aeabi_dmul+0xd8>
 80015c4:	4651      	mov	r1, sl
 80015c6:	0f42      	lsrs	r2, r0, #29
 80015c8:	00c9      	lsls	r1, r1, #3
 80015ca:	430a      	orrs	r2, r1
 80015cc:	2180      	movs	r1, #128	@ 0x80
 80015ce:	0409      	lsls	r1, r1, #16
 80015d0:	4311      	orrs	r1, r2
 80015d2:	00c2      	lsls	r2, r0, #3
 80015d4:	4690      	mov	r8, r2
 80015d6:	4ac8      	ldr	r2, [pc, #800]	@ (80018f8 <__aeabi_dmul+0x360>)
 80015d8:	468a      	mov	sl, r1
 80015da:	4693      	mov	fp, r2
 80015dc:	449b      	add	fp, r3
 80015de:	2300      	movs	r3, #0
 80015e0:	2500      	movs	r5, #0
 80015e2:	9302      	str	r3, [sp, #8]
 80015e4:	033c      	lsls	r4, r7, #12
 80015e6:	007b      	lsls	r3, r7, #1
 80015e8:	0ffa      	lsrs	r2, r7, #31
 80015ea:	9601      	str	r6, [sp, #4]
 80015ec:	0b24      	lsrs	r4, r4, #12
 80015ee:	0d5b      	lsrs	r3, r3, #21
 80015f0:	9200      	str	r2, [sp, #0]
 80015f2:	d100      	bne.n	80015f6 <__aeabi_dmul+0x5e>
 80015f4:	e188      	b.n	8001908 <__aeabi_dmul+0x370>
 80015f6:	4abf      	ldr	r2, [pc, #764]	@ (80018f4 <__aeabi_dmul+0x35c>)
 80015f8:	4293      	cmp	r3, r2
 80015fa:	d100      	bne.n	80015fe <__aeabi_dmul+0x66>
 80015fc:	e092      	b.n	8001724 <__aeabi_dmul+0x18c>
 80015fe:	4abe      	ldr	r2, [pc, #760]	@ (80018f8 <__aeabi_dmul+0x360>)
 8001600:	4694      	mov	ip, r2
 8001602:	4463      	add	r3, ip
 8001604:	449b      	add	fp, r3
 8001606:	2d0a      	cmp	r5, #10
 8001608:	dc42      	bgt.n	8001690 <__aeabi_dmul+0xf8>
 800160a:	00e4      	lsls	r4, r4, #3
 800160c:	0f73      	lsrs	r3, r6, #29
 800160e:	4323      	orrs	r3, r4
 8001610:	2480      	movs	r4, #128	@ 0x80
 8001612:	4649      	mov	r1, r9
 8001614:	0424      	lsls	r4, r4, #16
 8001616:	431c      	orrs	r4, r3
 8001618:	00f3      	lsls	r3, r6, #3
 800161a:	9301      	str	r3, [sp, #4]
 800161c:	9b00      	ldr	r3, [sp, #0]
 800161e:	2000      	movs	r0, #0
 8001620:	4059      	eors	r1, r3
 8001622:	b2cb      	uxtb	r3, r1
 8001624:	9303      	str	r3, [sp, #12]
 8001626:	2d02      	cmp	r5, #2
 8001628:	dc00      	bgt.n	800162c <__aeabi_dmul+0x94>
 800162a:	e094      	b.n	8001756 <__aeabi_dmul+0x1be>
 800162c:	2301      	movs	r3, #1
 800162e:	40ab      	lsls	r3, r5
 8001630:	001d      	movs	r5, r3
 8001632:	23a6      	movs	r3, #166	@ 0xa6
 8001634:	002a      	movs	r2, r5
 8001636:	00db      	lsls	r3, r3, #3
 8001638:	401a      	ands	r2, r3
 800163a:	421d      	tst	r5, r3
 800163c:	d000      	beq.n	8001640 <__aeabi_dmul+0xa8>
 800163e:	e229      	b.n	8001a94 <__aeabi_dmul+0x4fc>
 8001640:	2390      	movs	r3, #144	@ 0x90
 8001642:	009b      	lsls	r3, r3, #2
 8001644:	421d      	tst	r5, r3
 8001646:	d100      	bne.n	800164a <__aeabi_dmul+0xb2>
 8001648:	e24d      	b.n	8001ae6 <__aeabi_dmul+0x54e>
 800164a:	2300      	movs	r3, #0
 800164c:	2480      	movs	r4, #128	@ 0x80
 800164e:	4699      	mov	r9, r3
 8001650:	0324      	lsls	r4, r4, #12
 8001652:	4ba8      	ldr	r3, [pc, #672]	@ (80018f4 <__aeabi_dmul+0x35c>)
 8001654:	0010      	movs	r0, r2
 8001656:	464a      	mov	r2, r9
 8001658:	051b      	lsls	r3, r3, #20
 800165a:	4323      	orrs	r3, r4
 800165c:	07d2      	lsls	r2, r2, #31
 800165e:	4313      	orrs	r3, r2
 8001660:	0019      	movs	r1, r3
 8001662:	b005      	add	sp, #20
 8001664:	bcf0      	pop	{r4, r5, r6, r7}
 8001666:	46bb      	mov	fp, r7
 8001668:	46b2      	mov	sl, r6
 800166a:	46a9      	mov	r9, r5
 800166c:	46a0      	mov	r8, r4
 800166e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001670:	4652      	mov	r2, sl
 8001672:	4302      	orrs	r2, r0
 8001674:	4690      	mov	r8, r2
 8001676:	d000      	beq.n	800167a <__aeabi_dmul+0xe2>
 8001678:	e1ac      	b.n	80019d4 <__aeabi_dmul+0x43c>
 800167a:	469b      	mov	fp, r3
 800167c:	2302      	movs	r3, #2
 800167e:	4692      	mov	sl, r2
 8001680:	2508      	movs	r5, #8
 8001682:	9302      	str	r3, [sp, #8]
 8001684:	e7ae      	b.n	80015e4 <__aeabi_dmul+0x4c>
 8001686:	9b00      	ldr	r3, [sp, #0]
 8001688:	46a2      	mov	sl, r4
 800168a:	4699      	mov	r9, r3
 800168c:	9b01      	ldr	r3, [sp, #4]
 800168e:	4698      	mov	r8, r3
 8001690:	9b02      	ldr	r3, [sp, #8]
 8001692:	2b02      	cmp	r3, #2
 8001694:	d100      	bne.n	8001698 <__aeabi_dmul+0x100>
 8001696:	e1ca      	b.n	8001a2e <__aeabi_dmul+0x496>
 8001698:	2b03      	cmp	r3, #3
 800169a:	d100      	bne.n	800169e <__aeabi_dmul+0x106>
 800169c:	e192      	b.n	80019c4 <__aeabi_dmul+0x42c>
 800169e:	2b01      	cmp	r3, #1
 80016a0:	d110      	bne.n	80016c4 <__aeabi_dmul+0x12c>
 80016a2:	2300      	movs	r3, #0
 80016a4:	2400      	movs	r4, #0
 80016a6:	2200      	movs	r2, #0
 80016a8:	e7d4      	b.n	8001654 <__aeabi_dmul+0xbc>
 80016aa:	2201      	movs	r2, #1
 80016ac:	087b      	lsrs	r3, r7, #1
 80016ae:	403a      	ands	r2, r7
 80016b0:	4313      	orrs	r3, r2
 80016b2:	4652      	mov	r2, sl
 80016b4:	07d2      	lsls	r2, r2, #31
 80016b6:	4313      	orrs	r3, r2
 80016b8:	4698      	mov	r8, r3
 80016ba:	4653      	mov	r3, sl
 80016bc:	085b      	lsrs	r3, r3, #1
 80016be:	469a      	mov	sl, r3
 80016c0:	9b03      	ldr	r3, [sp, #12]
 80016c2:	4699      	mov	r9, r3
 80016c4:	465b      	mov	r3, fp
 80016c6:	1c58      	adds	r0, r3, #1
 80016c8:	2380      	movs	r3, #128	@ 0x80
 80016ca:	00db      	lsls	r3, r3, #3
 80016cc:	445b      	add	r3, fp
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	dc00      	bgt.n	80016d4 <__aeabi_dmul+0x13c>
 80016d2:	e1b1      	b.n	8001a38 <__aeabi_dmul+0x4a0>
 80016d4:	4642      	mov	r2, r8
 80016d6:	0752      	lsls	r2, r2, #29
 80016d8:	d00b      	beq.n	80016f2 <__aeabi_dmul+0x15a>
 80016da:	220f      	movs	r2, #15
 80016dc:	4641      	mov	r1, r8
 80016de:	400a      	ands	r2, r1
 80016e0:	2a04      	cmp	r2, #4
 80016e2:	d006      	beq.n	80016f2 <__aeabi_dmul+0x15a>
 80016e4:	4642      	mov	r2, r8
 80016e6:	1d11      	adds	r1, r2, #4
 80016e8:	4541      	cmp	r1, r8
 80016ea:	4192      	sbcs	r2, r2
 80016ec:	4688      	mov	r8, r1
 80016ee:	4252      	negs	r2, r2
 80016f0:	4492      	add	sl, r2
 80016f2:	4652      	mov	r2, sl
 80016f4:	01d2      	lsls	r2, r2, #7
 80016f6:	d506      	bpl.n	8001706 <__aeabi_dmul+0x16e>
 80016f8:	4652      	mov	r2, sl
 80016fa:	4b80      	ldr	r3, [pc, #512]	@ (80018fc <__aeabi_dmul+0x364>)
 80016fc:	401a      	ands	r2, r3
 80016fe:	2380      	movs	r3, #128	@ 0x80
 8001700:	4692      	mov	sl, r2
 8001702:	00db      	lsls	r3, r3, #3
 8001704:	18c3      	adds	r3, r0, r3
 8001706:	4a7e      	ldr	r2, [pc, #504]	@ (8001900 <__aeabi_dmul+0x368>)
 8001708:	4293      	cmp	r3, r2
 800170a:	dd00      	ble.n	800170e <__aeabi_dmul+0x176>
 800170c:	e18f      	b.n	8001a2e <__aeabi_dmul+0x496>
 800170e:	4642      	mov	r2, r8
 8001710:	08d1      	lsrs	r1, r2, #3
 8001712:	4652      	mov	r2, sl
 8001714:	0752      	lsls	r2, r2, #29
 8001716:	430a      	orrs	r2, r1
 8001718:	4651      	mov	r1, sl
 800171a:	055b      	lsls	r3, r3, #21
 800171c:	024c      	lsls	r4, r1, #9
 800171e:	0b24      	lsrs	r4, r4, #12
 8001720:	0d5b      	lsrs	r3, r3, #21
 8001722:	e797      	b.n	8001654 <__aeabi_dmul+0xbc>
 8001724:	4b73      	ldr	r3, [pc, #460]	@ (80018f4 <__aeabi_dmul+0x35c>)
 8001726:	4326      	orrs	r6, r4
 8001728:	469c      	mov	ip, r3
 800172a:	44e3      	add	fp, ip
 800172c:	2e00      	cmp	r6, #0
 800172e:	d100      	bne.n	8001732 <__aeabi_dmul+0x19a>
 8001730:	e16f      	b.n	8001a12 <__aeabi_dmul+0x47a>
 8001732:	2303      	movs	r3, #3
 8001734:	4649      	mov	r1, r9
 8001736:	431d      	orrs	r5, r3
 8001738:	9b00      	ldr	r3, [sp, #0]
 800173a:	4059      	eors	r1, r3
 800173c:	b2cb      	uxtb	r3, r1
 800173e:	9303      	str	r3, [sp, #12]
 8001740:	2d0a      	cmp	r5, #10
 8001742:	dd00      	ble.n	8001746 <__aeabi_dmul+0x1ae>
 8001744:	e133      	b.n	80019ae <__aeabi_dmul+0x416>
 8001746:	2301      	movs	r3, #1
 8001748:	40ab      	lsls	r3, r5
 800174a:	001d      	movs	r5, r3
 800174c:	2303      	movs	r3, #3
 800174e:	9302      	str	r3, [sp, #8]
 8001750:	2288      	movs	r2, #136	@ 0x88
 8001752:	422a      	tst	r2, r5
 8001754:	d197      	bne.n	8001686 <__aeabi_dmul+0xee>
 8001756:	4642      	mov	r2, r8
 8001758:	4643      	mov	r3, r8
 800175a:	0412      	lsls	r2, r2, #16
 800175c:	0c12      	lsrs	r2, r2, #16
 800175e:	0016      	movs	r6, r2
 8001760:	9801      	ldr	r0, [sp, #4]
 8001762:	0c1d      	lsrs	r5, r3, #16
 8001764:	0c03      	lsrs	r3, r0, #16
 8001766:	0400      	lsls	r0, r0, #16
 8001768:	0c00      	lsrs	r0, r0, #16
 800176a:	4346      	muls	r6, r0
 800176c:	46b4      	mov	ip, r6
 800176e:	001e      	movs	r6, r3
 8001770:	436e      	muls	r6, r5
 8001772:	9600      	str	r6, [sp, #0]
 8001774:	0016      	movs	r6, r2
 8001776:	0007      	movs	r7, r0
 8001778:	435e      	muls	r6, r3
 800177a:	4661      	mov	r1, ip
 800177c:	46b0      	mov	r8, r6
 800177e:	436f      	muls	r7, r5
 8001780:	0c0e      	lsrs	r6, r1, #16
 8001782:	44b8      	add	r8, r7
 8001784:	4446      	add	r6, r8
 8001786:	42b7      	cmp	r7, r6
 8001788:	d905      	bls.n	8001796 <__aeabi_dmul+0x1fe>
 800178a:	2180      	movs	r1, #128	@ 0x80
 800178c:	0249      	lsls	r1, r1, #9
 800178e:	4688      	mov	r8, r1
 8001790:	9f00      	ldr	r7, [sp, #0]
 8001792:	4447      	add	r7, r8
 8001794:	9700      	str	r7, [sp, #0]
 8001796:	4661      	mov	r1, ip
 8001798:	0409      	lsls	r1, r1, #16
 800179a:	0c09      	lsrs	r1, r1, #16
 800179c:	0c37      	lsrs	r7, r6, #16
 800179e:	0436      	lsls	r6, r6, #16
 80017a0:	468c      	mov	ip, r1
 80017a2:	0031      	movs	r1, r6
 80017a4:	4461      	add	r1, ip
 80017a6:	9101      	str	r1, [sp, #4]
 80017a8:	0011      	movs	r1, r2
 80017aa:	0c26      	lsrs	r6, r4, #16
 80017ac:	0424      	lsls	r4, r4, #16
 80017ae:	0c24      	lsrs	r4, r4, #16
 80017b0:	4361      	muls	r1, r4
 80017b2:	468c      	mov	ip, r1
 80017b4:	0021      	movs	r1, r4
 80017b6:	4369      	muls	r1, r5
 80017b8:	4689      	mov	r9, r1
 80017ba:	4661      	mov	r1, ip
 80017bc:	0c09      	lsrs	r1, r1, #16
 80017be:	4688      	mov	r8, r1
 80017c0:	4372      	muls	r2, r6
 80017c2:	444a      	add	r2, r9
 80017c4:	4442      	add	r2, r8
 80017c6:	4375      	muls	r5, r6
 80017c8:	4591      	cmp	r9, r2
 80017ca:	d903      	bls.n	80017d4 <__aeabi_dmul+0x23c>
 80017cc:	2180      	movs	r1, #128	@ 0x80
 80017ce:	0249      	lsls	r1, r1, #9
 80017d0:	4688      	mov	r8, r1
 80017d2:	4445      	add	r5, r8
 80017d4:	0c11      	lsrs	r1, r2, #16
 80017d6:	4688      	mov	r8, r1
 80017d8:	4661      	mov	r1, ip
 80017da:	0409      	lsls	r1, r1, #16
 80017dc:	0c09      	lsrs	r1, r1, #16
 80017de:	468c      	mov	ip, r1
 80017e0:	0412      	lsls	r2, r2, #16
 80017e2:	4462      	add	r2, ip
 80017e4:	18b9      	adds	r1, r7, r2
 80017e6:	9102      	str	r1, [sp, #8]
 80017e8:	4651      	mov	r1, sl
 80017ea:	0c09      	lsrs	r1, r1, #16
 80017ec:	468c      	mov	ip, r1
 80017ee:	4651      	mov	r1, sl
 80017f0:	040f      	lsls	r7, r1, #16
 80017f2:	0c3f      	lsrs	r7, r7, #16
 80017f4:	0039      	movs	r1, r7
 80017f6:	4341      	muls	r1, r0
 80017f8:	4445      	add	r5, r8
 80017fa:	4688      	mov	r8, r1
 80017fc:	4661      	mov	r1, ip
 80017fe:	4341      	muls	r1, r0
 8001800:	468a      	mov	sl, r1
 8001802:	4641      	mov	r1, r8
 8001804:	4660      	mov	r0, ip
 8001806:	0c09      	lsrs	r1, r1, #16
 8001808:	4689      	mov	r9, r1
 800180a:	4358      	muls	r0, r3
 800180c:	437b      	muls	r3, r7
 800180e:	4453      	add	r3, sl
 8001810:	444b      	add	r3, r9
 8001812:	459a      	cmp	sl, r3
 8001814:	d903      	bls.n	800181e <__aeabi_dmul+0x286>
 8001816:	2180      	movs	r1, #128	@ 0x80
 8001818:	0249      	lsls	r1, r1, #9
 800181a:	4689      	mov	r9, r1
 800181c:	4448      	add	r0, r9
 800181e:	0c19      	lsrs	r1, r3, #16
 8001820:	4689      	mov	r9, r1
 8001822:	4641      	mov	r1, r8
 8001824:	0409      	lsls	r1, r1, #16
 8001826:	0c09      	lsrs	r1, r1, #16
 8001828:	4688      	mov	r8, r1
 800182a:	0039      	movs	r1, r7
 800182c:	4361      	muls	r1, r4
 800182e:	041b      	lsls	r3, r3, #16
 8001830:	4443      	add	r3, r8
 8001832:	4688      	mov	r8, r1
 8001834:	4661      	mov	r1, ip
 8001836:	434c      	muls	r4, r1
 8001838:	4371      	muls	r1, r6
 800183a:	468c      	mov	ip, r1
 800183c:	4641      	mov	r1, r8
 800183e:	4377      	muls	r7, r6
 8001840:	0c0e      	lsrs	r6, r1, #16
 8001842:	193f      	adds	r7, r7, r4
 8001844:	19f6      	adds	r6, r6, r7
 8001846:	4448      	add	r0, r9
 8001848:	42b4      	cmp	r4, r6
 800184a:	d903      	bls.n	8001854 <__aeabi_dmul+0x2bc>
 800184c:	2180      	movs	r1, #128	@ 0x80
 800184e:	0249      	lsls	r1, r1, #9
 8001850:	4689      	mov	r9, r1
 8001852:	44cc      	add	ip, r9
 8001854:	9902      	ldr	r1, [sp, #8]
 8001856:	9f00      	ldr	r7, [sp, #0]
 8001858:	4689      	mov	r9, r1
 800185a:	0431      	lsls	r1, r6, #16
 800185c:	444f      	add	r7, r9
 800185e:	4689      	mov	r9, r1
 8001860:	4641      	mov	r1, r8
 8001862:	4297      	cmp	r7, r2
 8001864:	4192      	sbcs	r2, r2
 8001866:	040c      	lsls	r4, r1, #16
 8001868:	0c24      	lsrs	r4, r4, #16
 800186a:	444c      	add	r4, r9
 800186c:	18ff      	adds	r7, r7, r3
 800186e:	4252      	negs	r2, r2
 8001870:	1964      	adds	r4, r4, r5
 8001872:	18a1      	adds	r1, r4, r2
 8001874:	429f      	cmp	r7, r3
 8001876:	419b      	sbcs	r3, r3
 8001878:	4688      	mov	r8, r1
 800187a:	4682      	mov	sl, r0
 800187c:	425b      	negs	r3, r3
 800187e:	4699      	mov	r9, r3
 8001880:	4590      	cmp	r8, r2
 8001882:	4192      	sbcs	r2, r2
 8001884:	42ac      	cmp	r4, r5
 8001886:	41a4      	sbcs	r4, r4
 8001888:	44c2      	add	sl, r8
 800188a:	44d1      	add	r9, sl
 800188c:	4252      	negs	r2, r2
 800188e:	4264      	negs	r4, r4
 8001890:	4314      	orrs	r4, r2
 8001892:	4599      	cmp	r9, r3
 8001894:	419b      	sbcs	r3, r3
 8001896:	4582      	cmp	sl, r0
 8001898:	4192      	sbcs	r2, r2
 800189a:	425b      	negs	r3, r3
 800189c:	4252      	negs	r2, r2
 800189e:	4313      	orrs	r3, r2
 80018a0:	464a      	mov	r2, r9
 80018a2:	0c36      	lsrs	r6, r6, #16
 80018a4:	19a4      	adds	r4, r4, r6
 80018a6:	18e3      	adds	r3, r4, r3
 80018a8:	4463      	add	r3, ip
 80018aa:	025b      	lsls	r3, r3, #9
 80018ac:	0dd2      	lsrs	r2, r2, #23
 80018ae:	431a      	orrs	r2, r3
 80018b0:	9901      	ldr	r1, [sp, #4]
 80018b2:	4692      	mov	sl, r2
 80018b4:	027a      	lsls	r2, r7, #9
 80018b6:	430a      	orrs	r2, r1
 80018b8:	1e50      	subs	r0, r2, #1
 80018ba:	4182      	sbcs	r2, r0
 80018bc:	0dff      	lsrs	r7, r7, #23
 80018be:	4317      	orrs	r7, r2
 80018c0:	464a      	mov	r2, r9
 80018c2:	0252      	lsls	r2, r2, #9
 80018c4:	4317      	orrs	r7, r2
 80018c6:	46b8      	mov	r8, r7
 80018c8:	01db      	lsls	r3, r3, #7
 80018ca:	d500      	bpl.n	80018ce <__aeabi_dmul+0x336>
 80018cc:	e6ed      	b.n	80016aa <__aeabi_dmul+0x112>
 80018ce:	4b0d      	ldr	r3, [pc, #52]	@ (8001904 <__aeabi_dmul+0x36c>)
 80018d0:	9a03      	ldr	r2, [sp, #12]
 80018d2:	445b      	add	r3, fp
 80018d4:	4691      	mov	r9, r2
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	dc00      	bgt.n	80018dc <__aeabi_dmul+0x344>
 80018da:	e0ac      	b.n	8001a36 <__aeabi_dmul+0x49e>
 80018dc:	003a      	movs	r2, r7
 80018de:	0752      	lsls	r2, r2, #29
 80018e0:	d100      	bne.n	80018e4 <__aeabi_dmul+0x34c>
 80018e2:	e710      	b.n	8001706 <__aeabi_dmul+0x16e>
 80018e4:	220f      	movs	r2, #15
 80018e6:	4658      	mov	r0, fp
 80018e8:	403a      	ands	r2, r7
 80018ea:	2a04      	cmp	r2, #4
 80018ec:	d000      	beq.n	80018f0 <__aeabi_dmul+0x358>
 80018ee:	e6f9      	b.n	80016e4 <__aeabi_dmul+0x14c>
 80018f0:	e709      	b.n	8001706 <__aeabi_dmul+0x16e>
 80018f2:	46c0      	nop			@ (mov r8, r8)
 80018f4:	000007ff 	.word	0x000007ff
 80018f8:	fffffc01 	.word	0xfffffc01
 80018fc:	feffffff 	.word	0xfeffffff
 8001900:	000007fe 	.word	0x000007fe
 8001904:	000003ff 	.word	0x000003ff
 8001908:	0022      	movs	r2, r4
 800190a:	4332      	orrs	r2, r6
 800190c:	d06f      	beq.n	80019ee <__aeabi_dmul+0x456>
 800190e:	2c00      	cmp	r4, #0
 8001910:	d100      	bne.n	8001914 <__aeabi_dmul+0x37c>
 8001912:	e0c2      	b.n	8001a9a <__aeabi_dmul+0x502>
 8001914:	0020      	movs	r0, r4
 8001916:	f000 fddf 	bl	80024d8 <__clzsi2>
 800191a:	0002      	movs	r2, r0
 800191c:	0003      	movs	r3, r0
 800191e:	3a0b      	subs	r2, #11
 8001920:	201d      	movs	r0, #29
 8001922:	1a82      	subs	r2, r0, r2
 8001924:	0030      	movs	r0, r6
 8001926:	0019      	movs	r1, r3
 8001928:	40d0      	lsrs	r0, r2
 800192a:	3908      	subs	r1, #8
 800192c:	408c      	lsls	r4, r1
 800192e:	0002      	movs	r2, r0
 8001930:	4322      	orrs	r2, r4
 8001932:	0034      	movs	r4, r6
 8001934:	408c      	lsls	r4, r1
 8001936:	4659      	mov	r1, fp
 8001938:	1acb      	subs	r3, r1, r3
 800193a:	4986      	ldr	r1, [pc, #536]	@ (8001b54 <__aeabi_dmul+0x5bc>)
 800193c:	468b      	mov	fp, r1
 800193e:	449b      	add	fp, r3
 8001940:	2d0a      	cmp	r5, #10
 8001942:	dd00      	ble.n	8001946 <__aeabi_dmul+0x3ae>
 8001944:	e6a4      	b.n	8001690 <__aeabi_dmul+0xf8>
 8001946:	4649      	mov	r1, r9
 8001948:	9b00      	ldr	r3, [sp, #0]
 800194a:	9401      	str	r4, [sp, #4]
 800194c:	4059      	eors	r1, r3
 800194e:	b2cb      	uxtb	r3, r1
 8001950:	0014      	movs	r4, r2
 8001952:	2000      	movs	r0, #0
 8001954:	9303      	str	r3, [sp, #12]
 8001956:	2d02      	cmp	r5, #2
 8001958:	dd00      	ble.n	800195c <__aeabi_dmul+0x3c4>
 800195a:	e667      	b.n	800162c <__aeabi_dmul+0x94>
 800195c:	e6fb      	b.n	8001756 <__aeabi_dmul+0x1be>
 800195e:	4653      	mov	r3, sl
 8001960:	4303      	orrs	r3, r0
 8001962:	4698      	mov	r8, r3
 8001964:	d03c      	beq.n	80019e0 <__aeabi_dmul+0x448>
 8001966:	4653      	mov	r3, sl
 8001968:	2b00      	cmp	r3, #0
 800196a:	d100      	bne.n	800196e <__aeabi_dmul+0x3d6>
 800196c:	e0a3      	b.n	8001ab6 <__aeabi_dmul+0x51e>
 800196e:	4650      	mov	r0, sl
 8001970:	f000 fdb2 	bl	80024d8 <__clzsi2>
 8001974:	230b      	movs	r3, #11
 8001976:	425b      	negs	r3, r3
 8001978:	469c      	mov	ip, r3
 800197a:	0002      	movs	r2, r0
 800197c:	4484      	add	ip, r0
 800197e:	0011      	movs	r1, r2
 8001980:	4650      	mov	r0, sl
 8001982:	3908      	subs	r1, #8
 8001984:	4088      	lsls	r0, r1
 8001986:	231d      	movs	r3, #29
 8001988:	4680      	mov	r8, r0
 800198a:	4660      	mov	r0, ip
 800198c:	1a1b      	subs	r3, r3, r0
 800198e:	0020      	movs	r0, r4
 8001990:	40d8      	lsrs	r0, r3
 8001992:	0003      	movs	r3, r0
 8001994:	4640      	mov	r0, r8
 8001996:	4303      	orrs	r3, r0
 8001998:	469a      	mov	sl, r3
 800199a:	0023      	movs	r3, r4
 800199c:	408b      	lsls	r3, r1
 800199e:	4698      	mov	r8, r3
 80019a0:	4b6c      	ldr	r3, [pc, #432]	@ (8001b54 <__aeabi_dmul+0x5bc>)
 80019a2:	2500      	movs	r5, #0
 80019a4:	1a9b      	subs	r3, r3, r2
 80019a6:	469b      	mov	fp, r3
 80019a8:	2300      	movs	r3, #0
 80019aa:	9302      	str	r3, [sp, #8]
 80019ac:	e61a      	b.n	80015e4 <__aeabi_dmul+0x4c>
 80019ae:	2d0f      	cmp	r5, #15
 80019b0:	d000      	beq.n	80019b4 <__aeabi_dmul+0x41c>
 80019b2:	e0c9      	b.n	8001b48 <__aeabi_dmul+0x5b0>
 80019b4:	2380      	movs	r3, #128	@ 0x80
 80019b6:	4652      	mov	r2, sl
 80019b8:	031b      	lsls	r3, r3, #12
 80019ba:	421a      	tst	r2, r3
 80019bc:	d002      	beq.n	80019c4 <__aeabi_dmul+0x42c>
 80019be:	421c      	tst	r4, r3
 80019c0:	d100      	bne.n	80019c4 <__aeabi_dmul+0x42c>
 80019c2:	e092      	b.n	8001aea <__aeabi_dmul+0x552>
 80019c4:	2480      	movs	r4, #128	@ 0x80
 80019c6:	4653      	mov	r3, sl
 80019c8:	0324      	lsls	r4, r4, #12
 80019ca:	431c      	orrs	r4, r3
 80019cc:	0324      	lsls	r4, r4, #12
 80019ce:	4642      	mov	r2, r8
 80019d0:	0b24      	lsrs	r4, r4, #12
 80019d2:	e63e      	b.n	8001652 <__aeabi_dmul+0xba>
 80019d4:	469b      	mov	fp, r3
 80019d6:	2303      	movs	r3, #3
 80019d8:	4680      	mov	r8, r0
 80019da:	250c      	movs	r5, #12
 80019dc:	9302      	str	r3, [sp, #8]
 80019de:	e601      	b.n	80015e4 <__aeabi_dmul+0x4c>
 80019e0:	2300      	movs	r3, #0
 80019e2:	469a      	mov	sl, r3
 80019e4:	469b      	mov	fp, r3
 80019e6:	3301      	adds	r3, #1
 80019e8:	2504      	movs	r5, #4
 80019ea:	9302      	str	r3, [sp, #8]
 80019ec:	e5fa      	b.n	80015e4 <__aeabi_dmul+0x4c>
 80019ee:	2101      	movs	r1, #1
 80019f0:	430d      	orrs	r5, r1
 80019f2:	2d0a      	cmp	r5, #10
 80019f4:	dd00      	ble.n	80019f8 <__aeabi_dmul+0x460>
 80019f6:	e64b      	b.n	8001690 <__aeabi_dmul+0xf8>
 80019f8:	4649      	mov	r1, r9
 80019fa:	9800      	ldr	r0, [sp, #0]
 80019fc:	4041      	eors	r1, r0
 80019fe:	b2c9      	uxtb	r1, r1
 8001a00:	9103      	str	r1, [sp, #12]
 8001a02:	2d02      	cmp	r5, #2
 8001a04:	dc00      	bgt.n	8001a08 <__aeabi_dmul+0x470>
 8001a06:	e096      	b.n	8001b36 <__aeabi_dmul+0x59e>
 8001a08:	2300      	movs	r3, #0
 8001a0a:	2400      	movs	r4, #0
 8001a0c:	2001      	movs	r0, #1
 8001a0e:	9301      	str	r3, [sp, #4]
 8001a10:	e60c      	b.n	800162c <__aeabi_dmul+0x94>
 8001a12:	4649      	mov	r1, r9
 8001a14:	2302      	movs	r3, #2
 8001a16:	9a00      	ldr	r2, [sp, #0]
 8001a18:	432b      	orrs	r3, r5
 8001a1a:	4051      	eors	r1, r2
 8001a1c:	b2ca      	uxtb	r2, r1
 8001a1e:	9203      	str	r2, [sp, #12]
 8001a20:	2b0a      	cmp	r3, #10
 8001a22:	dd00      	ble.n	8001a26 <__aeabi_dmul+0x48e>
 8001a24:	e634      	b.n	8001690 <__aeabi_dmul+0xf8>
 8001a26:	2d00      	cmp	r5, #0
 8001a28:	d157      	bne.n	8001ada <__aeabi_dmul+0x542>
 8001a2a:	9b03      	ldr	r3, [sp, #12]
 8001a2c:	4699      	mov	r9, r3
 8001a2e:	2400      	movs	r4, #0
 8001a30:	2200      	movs	r2, #0
 8001a32:	4b49      	ldr	r3, [pc, #292]	@ (8001b58 <__aeabi_dmul+0x5c0>)
 8001a34:	e60e      	b.n	8001654 <__aeabi_dmul+0xbc>
 8001a36:	4658      	mov	r0, fp
 8001a38:	2101      	movs	r1, #1
 8001a3a:	1ac9      	subs	r1, r1, r3
 8001a3c:	2938      	cmp	r1, #56	@ 0x38
 8001a3e:	dd00      	ble.n	8001a42 <__aeabi_dmul+0x4aa>
 8001a40:	e62f      	b.n	80016a2 <__aeabi_dmul+0x10a>
 8001a42:	291f      	cmp	r1, #31
 8001a44:	dd56      	ble.n	8001af4 <__aeabi_dmul+0x55c>
 8001a46:	221f      	movs	r2, #31
 8001a48:	4654      	mov	r4, sl
 8001a4a:	4252      	negs	r2, r2
 8001a4c:	1ad3      	subs	r3, r2, r3
 8001a4e:	40dc      	lsrs	r4, r3
 8001a50:	2920      	cmp	r1, #32
 8001a52:	d007      	beq.n	8001a64 <__aeabi_dmul+0x4cc>
 8001a54:	4b41      	ldr	r3, [pc, #260]	@ (8001b5c <__aeabi_dmul+0x5c4>)
 8001a56:	4642      	mov	r2, r8
 8001a58:	469c      	mov	ip, r3
 8001a5a:	4653      	mov	r3, sl
 8001a5c:	4460      	add	r0, ip
 8001a5e:	4083      	lsls	r3, r0
 8001a60:	431a      	orrs	r2, r3
 8001a62:	4690      	mov	r8, r2
 8001a64:	4642      	mov	r2, r8
 8001a66:	2107      	movs	r1, #7
 8001a68:	1e53      	subs	r3, r2, #1
 8001a6a:	419a      	sbcs	r2, r3
 8001a6c:	000b      	movs	r3, r1
 8001a6e:	4322      	orrs	r2, r4
 8001a70:	4013      	ands	r3, r2
 8001a72:	2400      	movs	r4, #0
 8001a74:	4211      	tst	r1, r2
 8001a76:	d009      	beq.n	8001a8c <__aeabi_dmul+0x4f4>
 8001a78:	230f      	movs	r3, #15
 8001a7a:	4013      	ands	r3, r2
 8001a7c:	2b04      	cmp	r3, #4
 8001a7e:	d05d      	beq.n	8001b3c <__aeabi_dmul+0x5a4>
 8001a80:	1d11      	adds	r1, r2, #4
 8001a82:	4291      	cmp	r1, r2
 8001a84:	419b      	sbcs	r3, r3
 8001a86:	000a      	movs	r2, r1
 8001a88:	425b      	negs	r3, r3
 8001a8a:	075b      	lsls	r3, r3, #29
 8001a8c:	08d2      	lsrs	r2, r2, #3
 8001a8e:	431a      	orrs	r2, r3
 8001a90:	2300      	movs	r3, #0
 8001a92:	e5df      	b.n	8001654 <__aeabi_dmul+0xbc>
 8001a94:	9b03      	ldr	r3, [sp, #12]
 8001a96:	4699      	mov	r9, r3
 8001a98:	e5fa      	b.n	8001690 <__aeabi_dmul+0xf8>
 8001a9a:	9801      	ldr	r0, [sp, #4]
 8001a9c:	f000 fd1c 	bl	80024d8 <__clzsi2>
 8001aa0:	0002      	movs	r2, r0
 8001aa2:	0003      	movs	r3, r0
 8001aa4:	3215      	adds	r2, #21
 8001aa6:	3320      	adds	r3, #32
 8001aa8:	2a1c      	cmp	r2, #28
 8001aaa:	dc00      	bgt.n	8001aae <__aeabi_dmul+0x516>
 8001aac:	e738      	b.n	8001920 <__aeabi_dmul+0x388>
 8001aae:	9a01      	ldr	r2, [sp, #4]
 8001ab0:	3808      	subs	r0, #8
 8001ab2:	4082      	lsls	r2, r0
 8001ab4:	e73f      	b.n	8001936 <__aeabi_dmul+0x39e>
 8001ab6:	f000 fd0f 	bl	80024d8 <__clzsi2>
 8001aba:	2315      	movs	r3, #21
 8001abc:	469c      	mov	ip, r3
 8001abe:	4484      	add	ip, r0
 8001ac0:	0002      	movs	r2, r0
 8001ac2:	4663      	mov	r3, ip
 8001ac4:	3220      	adds	r2, #32
 8001ac6:	2b1c      	cmp	r3, #28
 8001ac8:	dc00      	bgt.n	8001acc <__aeabi_dmul+0x534>
 8001aca:	e758      	b.n	800197e <__aeabi_dmul+0x3e6>
 8001acc:	2300      	movs	r3, #0
 8001ace:	4698      	mov	r8, r3
 8001ad0:	0023      	movs	r3, r4
 8001ad2:	3808      	subs	r0, #8
 8001ad4:	4083      	lsls	r3, r0
 8001ad6:	469a      	mov	sl, r3
 8001ad8:	e762      	b.n	80019a0 <__aeabi_dmul+0x408>
 8001ada:	001d      	movs	r5, r3
 8001adc:	2300      	movs	r3, #0
 8001ade:	2400      	movs	r4, #0
 8001ae0:	2002      	movs	r0, #2
 8001ae2:	9301      	str	r3, [sp, #4]
 8001ae4:	e5a2      	b.n	800162c <__aeabi_dmul+0x94>
 8001ae6:	9002      	str	r0, [sp, #8]
 8001ae8:	e632      	b.n	8001750 <__aeabi_dmul+0x1b8>
 8001aea:	431c      	orrs	r4, r3
 8001aec:	9b00      	ldr	r3, [sp, #0]
 8001aee:	9a01      	ldr	r2, [sp, #4]
 8001af0:	4699      	mov	r9, r3
 8001af2:	e5ae      	b.n	8001652 <__aeabi_dmul+0xba>
 8001af4:	4b1a      	ldr	r3, [pc, #104]	@ (8001b60 <__aeabi_dmul+0x5c8>)
 8001af6:	4652      	mov	r2, sl
 8001af8:	18c3      	adds	r3, r0, r3
 8001afa:	4640      	mov	r0, r8
 8001afc:	409a      	lsls	r2, r3
 8001afe:	40c8      	lsrs	r0, r1
 8001b00:	4302      	orrs	r2, r0
 8001b02:	4640      	mov	r0, r8
 8001b04:	4098      	lsls	r0, r3
 8001b06:	0003      	movs	r3, r0
 8001b08:	1e58      	subs	r0, r3, #1
 8001b0a:	4183      	sbcs	r3, r0
 8001b0c:	4654      	mov	r4, sl
 8001b0e:	431a      	orrs	r2, r3
 8001b10:	40cc      	lsrs	r4, r1
 8001b12:	0753      	lsls	r3, r2, #29
 8001b14:	d009      	beq.n	8001b2a <__aeabi_dmul+0x592>
 8001b16:	230f      	movs	r3, #15
 8001b18:	4013      	ands	r3, r2
 8001b1a:	2b04      	cmp	r3, #4
 8001b1c:	d005      	beq.n	8001b2a <__aeabi_dmul+0x592>
 8001b1e:	1d13      	adds	r3, r2, #4
 8001b20:	4293      	cmp	r3, r2
 8001b22:	4192      	sbcs	r2, r2
 8001b24:	4252      	negs	r2, r2
 8001b26:	18a4      	adds	r4, r4, r2
 8001b28:	001a      	movs	r2, r3
 8001b2a:	0223      	lsls	r3, r4, #8
 8001b2c:	d508      	bpl.n	8001b40 <__aeabi_dmul+0x5a8>
 8001b2e:	2301      	movs	r3, #1
 8001b30:	2400      	movs	r4, #0
 8001b32:	2200      	movs	r2, #0
 8001b34:	e58e      	b.n	8001654 <__aeabi_dmul+0xbc>
 8001b36:	4689      	mov	r9, r1
 8001b38:	2400      	movs	r4, #0
 8001b3a:	e58b      	b.n	8001654 <__aeabi_dmul+0xbc>
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	e7a5      	b.n	8001a8c <__aeabi_dmul+0x4f4>
 8001b40:	0763      	lsls	r3, r4, #29
 8001b42:	0264      	lsls	r4, r4, #9
 8001b44:	0b24      	lsrs	r4, r4, #12
 8001b46:	e7a1      	b.n	8001a8c <__aeabi_dmul+0x4f4>
 8001b48:	9b00      	ldr	r3, [sp, #0]
 8001b4a:	46a2      	mov	sl, r4
 8001b4c:	4699      	mov	r9, r3
 8001b4e:	9b01      	ldr	r3, [sp, #4]
 8001b50:	4698      	mov	r8, r3
 8001b52:	e737      	b.n	80019c4 <__aeabi_dmul+0x42c>
 8001b54:	fffffc0d 	.word	0xfffffc0d
 8001b58:	000007ff 	.word	0x000007ff
 8001b5c:	0000043e 	.word	0x0000043e
 8001b60:	0000041e 	.word	0x0000041e

08001b64 <__aeabi_dsub>:
 8001b64:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b66:	4657      	mov	r7, sl
 8001b68:	464e      	mov	r6, r9
 8001b6a:	4645      	mov	r5, r8
 8001b6c:	46de      	mov	lr, fp
 8001b6e:	b5e0      	push	{r5, r6, r7, lr}
 8001b70:	b083      	sub	sp, #12
 8001b72:	9000      	str	r0, [sp, #0]
 8001b74:	9101      	str	r1, [sp, #4]
 8001b76:	030c      	lsls	r4, r1, #12
 8001b78:	004d      	lsls	r5, r1, #1
 8001b7a:	0fce      	lsrs	r6, r1, #31
 8001b7c:	0a61      	lsrs	r1, r4, #9
 8001b7e:	9c00      	ldr	r4, [sp, #0]
 8001b80:	005f      	lsls	r7, r3, #1
 8001b82:	0f64      	lsrs	r4, r4, #29
 8001b84:	430c      	orrs	r4, r1
 8001b86:	9900      	ldr	r1, [sp, #0]
 8001b88:	9200      	str	r2, [sp, #0]
 8001b8a:	9301      	str	r3, [sp, #4]
 8001b8c:	00c8      	lsls	r0, r1, #3
 8001b8e:	0319      	lsls	r1, r3, #12
 8001b90:	0d7b      	lsrs	r3, r7, #21
 8001b92:	4699      	mov	r9, r3
 8001b94:	9b01      	ldr	r3, [sp, #4]
 8001b96:	4fcc      	ldr	r7, [pc, #816]	@ (8001ec8 <__aeabi_dsub+0x364>)
 8001b98:	0fdb      	lsrs	r3, r3, #31
 8001b9a:	469c      	mov	ip, r3
 8001b9c:	0a4b      	lsrs	r3, r1, #9
 8001b9e:	9900      	ldr	r1, [sp, #0]
 8001ba0:	4680      	mov	r8, r0
 8001ba2:	0f49      	lsrs	r1, r1, #29
 8001ba4:	4319      	orrs	r1, r3
 8001ba6:	9b00      	ldr	r3, [sp, #0]
 8001ba8:	468b      	mov	fp, r1
 8001baa:	00da      	lsls	r2, r3, #3
 8001bac:	4692      	mov	sl, r2
 8001bae:	0d6d      	lsrs	r5, r5, #21
 8001bb0:	45b9      	cmp	r9, r7
 8001bb2:	d100      	bne.n	8001bb6 <__aeabi_dsub+0x52>
 8001bb4:	e0bf      	b.n	8001d36 <__aeabi_dsub+0x1d2>
 8001bb6:	2301      	movs	r3, #1
 8001bb8:	4661      	mov	r1, ip
 8001bba:	4059      	eors	r1, r3
 8001bbc:	464b      	mov	r3, r9
 8001bbe:	468c      	mov	ip, r1
 8001bc0:	1aeb      	subs	r3, r5, r3
 8001bc2:	428e      	cmp	r6, r1
 8001bc4:	d075      	beq.n	8001cb2 <__aeabi_dsub+0x14e>
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	dc00      	bgt.n	8001bcc <__aeabi_dsub+0x68>
 8001bca:	e2a3      	b.n	8002114 <__aeabi_dsub+0x5b0>
 8001bcc:	4649      	mov	r1, r9
 8001bce:	2900      	cmp	r1, #0
 8001bd0:	d100      	bne.n	8001bd4 <__aeabi_dsub+0x70>
 8001bd2:	e0ce      	b.n	8001d72 <__aeabi_dsub+0x20e>
 8001bd4:	42bd      	cmp	r5, r7
 8001bd6:	d100      	bne.n	8001bda <__aeabi_dsub+0x76>
 8001bd8:	e200      	b.n	8001fdc <__aeabi_dsub+0x478>
 8001bda:	2701      	movs	r7, #1
 8001bdc:	2b38      	cmp	r3, #56	@ 0x38
 8001bde:	dc19      	bgt.n	8001c14 <__aeabi_dsub+0xb0>
 8001be0:	2780      	movs	r7, #128	@ 0x80
 8001be2:	4659      	mov	r1, fp
 8001be4:	043f      	lsls	r7, r7, #16
 8001be6:	4339      	orrs	r1, r7
 8001be8:	468b      	mov	fp, r1
 8001bea:	2b1f      	cmp	r3, #31
 8001bec:	dd00      	ble.n	8001bf0 <__aeabi_dsub+0x8c>
 8001bee:	e1fa      	b.n	8001fe6 <__aeabi_dsub+0x482>
 8001bf0:	2720      	movs	r7, #32
 8001bf2:	1af9      	subs	r1, r7, r3
 8001bf4:	468c      	mov	ip, r1
 8001bf6:	4659      	mov	r1, fp
 8001bf8:	4667      	mov	r7, ip
 8001bfa:	40b9      	lsls	r1, r7
 8001bfc:	000f      	movs	r7, r1
 8001bfe:	0011      	movs	r1, r2
 8001c00:	40d9      	lsrs	r1, r3
 8001c02:	430f      	orrs	r7, r1
 8001c04:	4661      	mov	r1, ip
 8001c06:	408a      	lsls	r2, r1
 8001c08:	1e51      	subs	r1, r2, #1
 8001c0a:	418a      	sbcs	r2, r1
 8001c0c:	4659      	mov	r1, fp
 8001c0e:	40d9      	lsrs	r1, r3
 8001c10:	4317      	orrs	r7, r2
 8001c12:	1a64      	subs	r4, r4, r1
 8001c14:	1bc7      	subs	r7, r0, r7
 8001c16:	42b8      	cmp	r0, r7
 8001c18:	4180      	sbcs	r0, r0
 8001c1a:	4240      	negs	r0, r0
 8001c1c:	1a24      	subs	r4, r4, r0
 8001c1e:	0223      	lsls	r3, r4, #8
 8001c20:	d400      	bmi.n	8001c24 <__aeabi_dsub+0xc0>
 8001c22:	e140      	b.n	8001ea6 <__aeabi_dsub+0x342>
 8001c24:	0264      	lsls	r4, r4, #9
 8001c26:	0a64      	lsrs	r4, r4, #9
 8001c28:	2c00      	cmp	r4, #0
 8001c2a:	d100      	bne.n	8001c2e <__aeabi_dsub+0xca>
 8001c2c:	e154      	b.n	8001ed8 <__aeabi_dsub+0x374>
 8001c2e:	0020      	movs	r0, r4
 8001c30:	f000 fc52 	bl	80024d8 <__clzsi2>
 8001c34:	0003      	movs	r3, r0
 8001c36:	3b08      	subs	r3, #8
 8001c38:	2120      	movs	r1, #32
 8001c3a:	0038      	movs	r0, r7
 8001c3c:	1aca      	subs	r2, r1, r3
 8001c3e:	40d0      	lsrs	r0, r2
 8001c40:	409c      	lsls	r4, r3
 8001c42:	0002      	movs	r2, r0
 8001c44:	409f      	lsls	r7, r3
 8001c46:	4322      	orrs	r2, r4
 8001c48:	429d      	cmp	r5, r3
 8001c4a:	dd00      	ble.n	8001c4e <__aeabi_dsub+0xea>
 8001c4c:	e1a6      	b.n	8001f9c <__aeabi_dsub+0x438>
 8001c4e:	1b58      	subs	r0, r3, r5
 8001c50:	3001      	adds	r0, #1
 8001c52:	1a09      	subs	r1, r1, r0
 8001c54:	003c      	movs	r4, r7
 8001c56:	408f      	lsls	r7, r1
 8001c58:	40c4      	lsrs	r4, r0
 8001c5a:	1e7b      	subs	r3, r7, #1
 8001c5c:	419f      	sbcs	r7, r3
 8001c5e:	0013      	movs	r3, r2
 8001c60:	408b      	lsls	r3, r1
 8001c62:	4327      	orrs	r7, r4
 8001c64:	431f      	orrs	r7, r3
 8001c66:	40c2      	lsrs	r2, r0
 8001c68:	003b      	movs	r3, r7
 8001c6a:	0014      	movs	r4, r2
 8001c6c:	2500      	movs	r5, #0
 8001c6e:	4313      	orrs	r3, r2
 8001c70:	d100      	bne.n	8001c74 <__aeabi_dsub+0x110>
 8001c72:	e1f7      	b.n	8002064 <__aeabi_dsub+0x500>
 8001c74:	077b      	lsls	r3, r7, #29
 8001c76:	d100      	bne.n	8001c7a <__aeabi_dsub+0x116>
 8001c78:	e377      	b.n	800236a <__aeabi_dsub+0x806>
 8001c7a:	230f      	movs	r3, #15
 8001c7c:	0038      	movs	r0, r7
 8001c7e:	403b      	ands	r3, r7
 8001c80:	2b04      	cmp	r3, #4
 8001c82:	d004      	beq.n	8001c8e <__aeabi_dsub+0x12a>
 8001c84:	1d38      	adds	r0, r7, #4
 8001c86:	42b8      	cmp	r0, r7
 8001c88:	41bf      	sbcs	r7, r7
 8001c8a:	427f      	negs	r7, r7
 8001c8c:	19e4      	adds	r4, r4, r7
 8001c8e:	0223      	lsls	r3, r4, #8
 8001c90:	d400      	bmi.n	8001c94 <__aeabi_dsub+0x130>
 8001c92:	e368      	b.n	8002366 <__aeabi_dsub+0x802>
 8001c94:	4b8c      	ldr	r3, [pc, #560]	@ (8001ec8 <__aeabi_dsub+0x364>)
 8001c96:	3501      	adds	r5, #1
 8001c98:	429d      	cmp	r5, r3
 8001c9a:	d100      	bne.n	8001c9e <__aeabi_dsub+0x13a>
 8001c9c:	e0f4      	b.n	8001e88 <__aeabi_dsub+0x324>
 8001c9e:	4b8b      	ldr	r3, [pc, #556]	@ (8001ecc <__aeabi_dsub+0x368>)
 8001ca0:	056d      	lsls	r5, r5, #21
 8001ca2:	401c      	ands	r4, r3
 8001ca4:	0d6d      	lsrs	r5, r5, #21
 8001ca6:	0767      	lsls	r7, r4, #29
 8001ca8:	08c0      	lsrs	r0, r0, #3
 8001caa:	0264      	lsls	r4, r4, #9
 8001cac:	4307      	orrs	r7, r0
 8001cae:	0b24      	lsrs	r4, r4, #12
 8001cb0:	e0ec      	b.n	8001e8c <__aeabi_dsub+0x328>
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	dc00      	bgt.n	8001cb8 <__aeabi_dsub+0x154>
 8001cb6:	e329      	b.n	800230c <__aeabi_dsub+0x7a8>
 8001cb8:	4649      	mov	r1, r9
 8001cba:	2900      	cmp	r1, #0
 8001cbc:	d000      	beq.n	8001cc0 <__aeabi_dsub+0x15c>
 8001cbe:	e0d6      	b.n	8001e6e <__aeabi_dsub+0x30a>
 8001cc0:	4659      	mov	r1, fp
 8001cc2:	4311      	orrs	r1, r2
 8001cc4:	d100      	bne.n	8001cc8 <__aeabi_dsub+0x164>
 8001cc6:	e12e      	b.n	8001f26 <__aeabi_dsub+0x3c2>
 8001cc8:	1e59      	subs	r1, r3, #1
 8001cca:	2b01      	cmp	r3, #1
 8001ccc:	d100      	bne.n	8001cd0 <__aeabi_dsub+0x16c>
 8001cce:	e1e6      	b.n	800209e <__aeabi_dsub+0x53a>
 8001cd0:	42bb      	cmp	r3, r7
 8001cd2:	d100      	bne.n	8001cd6 <__aeabi_dsub+0x172>
 8001cd4:	e182      	b.n	8001fdc <__aeabi_dsub+0x478>
 8001cd6:	2701      	movs	r7, #1
 8001cd8:	000b      	movs	r3, r1
 8001cda:	2938      	cmp	r1, #56	@ 0x38
 8001cdc:	dc14      	bgt.n	8001d08 <__aeabi_dsub+0x1a4>
 8001cde:	2b1f      	cmp	r3, #31
 8001ce0:	dd00      	ble.n	8001ce4 <__aeabi_dsub+0x180>
 8001ce2:	e23c      	b.n	800215e <__aeabi_dsub+0x5fa>
 8001ce4:	2720      	movs	r7, #32
 8001ce6:	1af9      	subs	r1, r7, r3
 8001ce8:	468c      	mov	ip, r1
 8001cea:	4659      	mov	r1, fp
 8001cec:	4667      	mov	r7, ip
 8001cee:	40b9      	lsls	r1, r7
 8001cf0:	000f      	movs	r7, r1
 8001cf2:	0011      	movs	r1, r2
 8001cf4:	40d9      	lsrs	r1, r3
 8001cf6:	430f      	orrs	r7, r1
 8001cf8:	4661      	mov	r1, ip
 8001cfa:	408a      	lsls	r2, r1
 8001cfc:	1e51      	subs	r1, r2, #1
 8001cfe:	418a      	sbcs	r2, r1
 8001d00:	4659      	mov	r1, fp
 8001d02:	40d9      	lsrs	r1, r3
 8001d04:	4317      	orrs	r7, r2
 8001d06:	1864      	adds	r4, r4, r1
 8001d08:	183f      	adds	r7, r7, r0
 8001d0a:	4287      	cmp	r7, r0
 8001d0c:	4180      	sbcs	r0, r0
 8001d0e:	4240      	negs	r0, r0
 8001d10:	1824      	adds	r4, r4, r0
 8001d12:	0223      	lsls	r3, r4, #8
 8001d14:	d400      	bmi.n	8001d18 <__aeabi_dsub+0x1b4>
 8001d16:	e0c6      	b.n	8001ea6 <__aeabi_dsub+0x342>
 8001d18:	4b6b      	ldr	r3, [pc, #428]	@ (8001ec8 <__aeabi_dsub+0x364>)
 8001d1a:	3501      	adds	r5, #1
 8001d1c:	429d      	cmp	r5, r3
 8001d1e:	d100      	bne.n	8001d22 <__aeabi_dsub+0x1be>
 8001d20:	e0b2      	b.n	8001e88 <__aeabi_dsub+0x324>
 8001d22:	2101      	movs	r1, #1
 8001d24:	4b69      	ldr	r3, [pc, #420]	@ (8001ecc <__aeabi_dsub+0x368>)
 8001d26:	087a      	lsrs	r2, r7, #1
 8001d28:	401c      	ands	r4, r3
 8001d2a:	4039      	ands	r1, r7
 8001d2c:	430a      	orrs	r2, r1
 8001d2e:	07e7      	lsls	r7, r4, #31
 8001d30:	4317      	orrs	r7, r2
 8001d32:	0864      	lsrs	r4, r4, #1
 8001d34:	e79e      	b.n	8001c74 <__aeabi_dsub+0x110>
 8001d36:	4b66      	ldr	r3, [pc, #408]	@ (8001ed0 <__aeabi_dsub+0x36c>)
 8001d38:	4311      	orrs	r1, r2
 8001d3a:	468a      	mov	sl, r1
 8001d3c:	18eb      	adds	r3, r5, r3
 8001d3e:	2900      	cmp	r1, #0
 8001d40:	d028      	beq.n	8001d94 <__aeabi_dsub+0x230>
 8001d42:	4566      	cmp	r6, ip
 8001d44:	d02c      	beq.n	8001da0 <__aeabi_dsub+0x23c>
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d05b      	beq.n	8001e02 <__aeabi_dsub+0x29e>
 8001d4a:	2d00      	cmp	r5, #0
 8001d4c:	d100      	bne.n	8001d50 <__aeabi_dsub+0x1ec>
 8001d4e:	e12c      	b.n	8001faa <__aeabi_dsub+0x446>
 8001d50:	465b      	mov	r3, fp
 8001d52:	4666      	mov	r6, ip
 8001d54:	075f      	lsls	r7, r3, #29
 8001d56:	08d2      	lsrs	r2, r2, #3
 8001d58:	4317      	orrs	r7, r2
 8001d5a:	08dd      	lsrs	r5, r3, #3
 8001d5c:	003b      	movs	r3, r7
 8001d5e:	432b      	orrs	r3, r5
 8001d60:	d100      	bne.n	8001d64 <__aeabi_dsub+0x200>
 8001d62:	e0e2      	b.n	8001f2a <__aeabi_dsub+0x3c6>
 8001d64:	2480      	movs	r4, #128	@ 0x80
 8001d66:	0324      	lsls	r4, r4, #12
 8001d68:	432c      	orrs	r4, r5
 8001d6a:	0324      	lsls	r4, r4, #12
 8001d6c:	4d56      	ldr	r5, [pc, #344]	@ (8001ec8 <__aeabi_dsub+0x364>)
 8001d6e:	0b24      	lsrs	r4, r4, #12
 8001d70:	e08c      	b.n	8001e8c <__aeabi_dsub+0x328>
 8001d72:	4659      	mov	r1, fp
 8001d74:	4311      	orrs	r1, r2
 8001d76:	d100      	bne.n	8001d7a <__aeabi_dsub+0x216>
 8001d78:	e0d5      	b.n	8001f26 <__aeabi_dsub+0x3c2>
 8001d7a:	1e59      	subs	r1, r3, #1
 8001d7c:	2b01      	cmp	r3, #1
 8001d7e:	d100      	bne.n	8001d82 <__aeabi_dsub+0x21e>
 8001d80:	e1b9      	b.n	80020f6 <__aeabi_dsub+0x592>
 8001d82:	42bb      	cmp	r3, r7
 8001d84:	d100      	bne.n	8001d88 <__aeabi_dsub+0x224>
 8001d86:	e1b1      	b.n	80020ec <__aeabi_dsub+0x588>
 8001d88:	2701      	movs	r7, #1
 8001d8a:	000b      	movs	r3, r1
 8001d8c:	2938      	cmp	r1, #56	@ 0x38
 8001d8e:	dd00      	ble.n	8001d92 <__aeabi_dsub+0x22e>
 8001d90:	e740      	b.n	8001c14 <__aeabi_dsub+0xb0>
 8001d92:	e72a      	b.n	8001bea <__aeabi_dsub+0x86>
 8001d94:	4661      	mov	r1, ip
 8001d96:	2701      	movs	r7, #1
 8001d98:	4079      	eors	r1, r7
 8001d9a:	468c      	mov	ip, r1
 8001d9c:	4566      	cmp	r6, ip
 8001d9e:	d1d2      	bne.n	8001d46 <__aeabi_dsub+0x1e2>
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d100      	bne.n	8001da6 <__aeabi_dsub+0x242>
 8001da4:	e0c5      	b.n	8001f32 <__aeabi_dsub+0x3ce>
 8001da6:	2d00      	cmp	r5, #0
 8001da8:	d000      	beq.n	8001dac <__aeabi_dsub+0x248>
 8001daa:	e155      	b.n	8002058 <__aeabi_dsub+0x4f4>
 8001dac:	464b      	mov	r3, r9
 8001dae:	0025      	movs	r5, r4
 8001db0:	4305      	orrs	r5, r0
 8001db2:	d100      	bne.n	8001db6 <__aeabi_dsub+0x252>
 8001db4:	e212      	b.n	80021dc <__aeabi_dsub+0x678>
 8001db6:	1e59      	subs	r1, r3, #1
 8001db8:	468c      	mov	ip, r1
 8001dba:	2b01      	cmp	r3, #1
 8001dbc:	d100      	bne.n	8001dc0 <__aeabi_dsub+0x25c>
 8001dbe:	e249      	b.n	8002254 <__aeabi_dsub+0x6f0>
 8001dc0:	4d41      	ldr	r5, [pc, #260]	@ (8001ec8 <__aeabi_dsub+0x364>)
 8001dc2:	42ab      	cmp	r3, r5
 8001dc4:	d100      	bne.n	8001dc8 <__aeabi_dsub+0x264>
 8001dc6:	e28f      	b.n	80022e8 <__aeabi_dsub+0x784>
 8001dc8:	2701      	movs	r7, #1
 8001dca:	2938      	cmp	r1, #56	@ 0x38
 8001dcc:	dc11      	bgt.n	8001df2 <__aeabi_dsub+0x28e>
 8001dce:	4663      	mov	r3, ip
 8001dd0:	2b1f      	cmp	r3, #31
 8001dd2:	dd00      	ble.n	8001dd6 <__aeabi_dsub+0x272>
 8001dd4:	e25b      	b.n	800228e <__aeabi_dsub+0x72a>
 8001dd6:	4661      	mov	r1, ip
 8001dd8:	2320      	movs	r3, #32
 8001dda:	0027      	movs	r7, r4
 8001ddc:	1a5b      	subs	r3, r3, r1
 8001dde:	0005      	movs	r5, r0
 8001de0:	4098      	lsls	r0, r3
 8001de2:	409f      	lsls	r7, r3
 8001de4:	40cd      	lsrs	r5, r1
 8001de6:	1e43      	subs	r3, r0, #1
 8001de8:	4198      	sbcs	r0, r3
 8001dea:	40cc      	lsrs	r4, r1
 8001dec:	432f      	orrs	r7, r5
 8001dee:	4307      	orrs	r7, r0
 8001df0:	44a3      	add	fp, r4
 8001df2:	18bf      	adds	r7, r7, r2
 8001df4:	4297      	cmp	r7, r2
 8001df6:	4192      	sbcs	r2, r2
 8001df8:	4252      	negs	r2, r2
 8001dfa:	445a      	add	r2, fp
 8001dfc:	0014      	movs	r4, r2
 8001dfe:	464d      	mov	r5, r9
 8001e00:	e787      	b.n	8001d12 <__aeabi_dsub+0x1ae>
 8001e02:	4f34      	ldr	r7, [pc, #208]	@ (8001ed4 <__aeabi_dsub+0x370>)
 8001e04:	1c6b      	adds	r3, r5, #1
 8001e06:	423b      	tst	r3, r7
 8001e08:	d000      	beq.n	8001e0c <__aeabi_dsub+0x2a8>
 8001e0a:	e0b6      	b.n	8001f7a <__aeabi_dsub+0x416>
 8001e0c:	4659      	mov	r1, fp
 8001e0e:	0023      	movs	r3, r4
 8001e10:	4311      	orrs	r1, r2
 8001e12:	000f      	movs	r7, r1
 8001e14:	4303      	orrs	r3, r0
 8001e16:	2d00      	cmp	r5, #0
 8001e18:	d000      	beq.n	8001e1c <__aeabi_dsub+0x2b8>
 8001e1a:	e126      	b.n	800206a <__aeabi_dsub+0x506>
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d100      	bne.n	8001e22 <__aeabi_dsub+0x2be>
 8001e20:	e1c0      	b.n	80021a4 <__aeabi_dsub+0x640>
 8001e22:	2900      	cmp	r1, #0
 8001e24:	d100      	bne.n	8001e28 <__aeabi_dsub+0x2c4>
 8001e26:	e0a1      	b.n	8001f6c <__aeabi_dsub+0x408>
 8001e28:	1a83      	subs	r3, r0, r2
 8001e2a:	4698      	mov	r8, r3
 8001e2c:	465b      	mov	r3, fp
 8001e2e:	4540      	cmp	r0, r8
 8001e30:	41ad      	sbcs	r5, r5
 8001e32:	1ae3      	subs	r3, r4, r3
 8001e34:	426d      	negs	r5, r5
 8001e36:	1b5b      	subs	r3, r3, r5
 8001e38:	2580      	movs	r5, #128	@ 0x80
 8001e3a:	042d      	lsls	r5, r5, #16
 8001e3c:	422b      	tst	r3, r5
 8001e3e:	d100      	bne.n	8001e42 <__aeabi_dsub+0x2de>
 8001e40:	e14b      	b.n	80020da <__aeabi_dsub+0x576>
 8001e42:	465b      	mov	r3, fp
 8001e44:	1a10      	subs	r0, r2, r0
 8001e46:	4282      	cmp	r2, r0
 8001e48:	4192      	sbcs	r2, r2
 8001e4a:	1b1c      	subs	r4, r3, r4
 8001e4c:	0007      	movs	r7, r0
 8001e4e:	2601      	movs	r6, #1
 8001e50:	4663      	mov	r3, ip
 8001e52:	4252      	negs	r2, r2
 8001e54:	1aa4      	subs	r4, r4, r2
 8001e56:	4327      	orrs	r7, r4
 8001e58:	401e      	ands	r6, r3
 8001e5a:	2f00      	cmp	r7, #0
 8001e5c:	d100      	bne.n	8001e60 <__aeabi_dsub+0x2fc>
 8001e5e:	e142      	b.n	80020e6 <__aeabi_dsub+0x582>
 8001e60:	422c      	tst	r4, r5
 8001e62:	d100      	bne.n	8001e66 <__aeabi_dsub+0x302>
 8001e64:	e26d      	b.n	8002342 <__aeabi_dsub+0x7de>
 8001e66:	4b19      	ldr	r3, [pc, #100]	@ (8001ecc <__aeabi_dsub+0x368>)
 8001e68:	2501      	movs	r5, #1
 8001e6a:	401c      	ands	r4, r3
 8001e6c:	e71b      	b.n	8001ca6 <__aeabi_dsub+0x142>
 8001e6e:	42bd      	cmp	r5, r7
 8001e70:	d100      	bne.n	8001e74 <__aeabi_dsub+0x310>
 8001e72:	e13b      	b.n	80020ec <__aeabi_dsub+0x588>
 8001e74:	2701      	movs	r7, #1
 8001e76:	2b38      	cmp	r3, #56	@ 0x38
 8001e78:	dd00      	ble.n	8001e7c <__aeabi_dsub+0x318>
 8001e7a:	e745      	b.n	8001d08 <__aeabi_dsub+0x1a4>
 8001e7c:	2780      	movs	r7, #128	@ 0x80
 8001e7e:	4659      	mov	r1, fp
 8001e80:	043f      	lsls	r7, r7, #16
 8001e82:	4339      	orrs	r1, r7
 8001e84:	468b      	mov	fp, r1
 8001e86:	e72a      	b.n	8001cde <__aeabi_dsub+0x17a>
 8001e88:	2400      	movs	r4, #0
 8001e8a:	2700      	movs	r7, #0
 8001e8c:	052d      	lsls	r5, r5, #20
 8001e8e:	4325      	orrs	r5, r4
 8001e90:	07f6      	lsls	r6, r6, #31
 8001e92:	4335      	orrs	r5, r6
 8001e94:	0038      	movs	r0, r7
 8001e96:	0029      	movs	r1, r5
 8001e98:	b003      	add	sp, #12
 8001e9a:	bcf0      	pop	{r4, r5, r6, r7}
 8001e9c:	46bb      	mov	fp, r7
 8001e9e:	46b2      	mov	sl, r6
 8001ea0:	46a9      	mov	r9, r5
 8001ea2:	46a0      	mov	r8, r4
 8001ea4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001ea6:	077b      	lsls	r3, r7, #29
 8001ea8:	d004      	beq.n	8001eb4 <__aeabi_dsub+0x350>
 8001eaa:	230f      	movs	r3, #15
 8001eac:	403b      	ands	r3, r7
 8001eae:	2b04      	cmp	r3, #4
 8001eb0:	d000      	beq.n	8001eb4 <__aeabi_dsub+0x350>
 8001eb2:	e6e7      	b.n	8001c84 <__aeabi_dsub+0x120>
 8001eb4:	002b      	movs	r3, r5
 8001eb6:	08f8      	lsrs	r0, r7, #3
 8001eb8:	4a03      	ldr	r2, [pc, #12]	@ (8001ec8 <__aeabi_dsub+0x364>)
 8001eba:	0767      	lsls	r7, r4, #29
 8001ebc:	4307      	orrs	r7, r0
 8001ebe:	08e5      	lsrs	r5, r4, #3
 8001ec0:	4293      	cmp	r3, r2
 8001ec2:	d100      	bne.n	8001ec6 <__aeabi_dsub+0x362>
 8001ec4:	e74a      	b.n	8001d5c <__aeabi_dsub+0x1f8>
 8001ec6:	e0a5      	b.n	8002014 <__aeabi_dsub+0x4b0>
 8001ec8:	000007ff 	.word	0x000007ff
 8001ecc:	ff7fffff 	.word	0xff7fffff
 8001ed0:	fffff801 	.word	0xfffff801
 8001ed4:	000007fe 	.word	0x000007fe
 8001ed8:	0038      	movs	r0, r7
 8001eda:	f000 fafd 	bl	80024d8 <__clzsi2>
 8001ede:	0003      	movs	r3, r0
 8001ee0:	3318      	adds	r3, #24
 8001ee2:	2b1f      	cmp	r3, #31
 8001ee4:	dc00      	bgt.n	8001ee8 <__aeabi_dsub+0x384>
 8001ee6:	e6a7      	b.n	8001c38 <__aeabi_dsub+0xd4>
 8001ee8:	003a      	movs	r2, r7
 8001eea:	3808      	subs	r0, #8
 8001eec:	4082      	lsls	r2, r0
 8001eee:	429d      	cmp	r5, r3
 8001ef0:	dd00      	ble.n	8001ef4 <__aeabi_dsub+0x390>
 8001ef2:	e08a      	b.n	800200a <__aeabi_dsub+0x4a6>
 8001ef4:	1b5b      	subs	r3, r3, r5
 8001ef6:	1c58      	adds	r0, r3, #1
 8001ef8:	281f      	cmp	r0, #31
 8001efa:	dc00      	bgt.n	8001efe <__aeabi_dsub+0x39a>
 8001efc:	e1d8      	b.n	80022b0 <__aeabi_dsub+0x74c>
 8001efe:	0017      	movs	r7, r2
 8001f00:	3b1f      	subs	r3, #31
 8001f02:	40df      	lsrs	r7, r3
 8001f04:	2820      	cmp	r0, #32
 8001f06:	d005      	beq.n	8001f14 <__aeabi_dsub+0x3b0>
 8001f08:	2340      	movs	r3, #64	@ 0x40
 8001f0a:	1a1b      	subs	r3, r3, r0
 8001f0c:	409a      	lsls	r2, r3
 8001f0e:	1e53      	subs	r3, r2, #1
 8001f10:	419a      	sbcs	r2, r3
 8001f12:	4317      	orrs	r7, r2
 8001f14:	2500      	movs	r5, #0
 8001f16:	2f00      	cmp	r7, #0
 8001f18:	d100      	bne.n	8001f1c <__aeabi_dsub+0x3b8>
 8001f1a:	e0e5      	b.n	80020e8 <__aeabi_dsub+0x584>
 8001f1c:	077b      	lsls	r3, r7, #29
 8001f1e:	d000      	beq.n	8001f22 <__aeabi_dsub+0x3be>
 8001f20:	e6ab      	b.n	8001c7a <__aeabi_dsub+0x116>
 8001f22:	002c      	movs	r4, r5
 8001f24:	e7c6      	b.n	8001eb4 <__aeabi_dsub+0x350>
 8001f26:	08c0      	lsrs	r0, r0, #3
 8001f28:	e7c6      	b.n	8001eb8 <__aeabi_dsub+0x354>
 8001f2a:	2700      	movs	r7, #0
 8001f2c:	2400      	movs	r4, #0
 8001f2e:	4dd1      	ldr	r5, [pc, #836]	@ (8002274 <__aeabi_dsub+0x710>)
 8001f30:	e7ac      	b.n	8001e8c <__aeabi_dsub+0x328>
 8001f32:	4fd1      	ldr	r7, [pc, #836]	@ (8002278 <__aeabi_dsub+0x714>)
 8001f34:	1c6b      	adds	r3, r5, #1
 8001f36:	423b      	tst	r3, r7
 8001f38:	d171      	bne.n	800201e <__aeabi_dsub+0x4ba>
 8001f3a:	0023      	movs	r3, r4
 8001f3c:	4303      	orrs	r3, r0
 8001f3e:	2d00      	cmp	r5, #0
 8001f40:	d000      	beq.n	8001f44 <__aeabi_dsub+0x3e0>
 8001f42:	e14e      	b.n	80021e2 <__aeabi_dsub+0x67e>
 8001f44:	4657      	mov	r7, sl
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d100      	bne.n	8001f4c <__aeabi_dsub+0x3e8>
 8001f4a:	e1b5      	b.n	80022b8 <__aeabi_dsub+0x754>
 8001f4c:	2f00      	cmp	r7, #0
 8001f4e:	d00d      	beq.n	8001f6c <__aeabi_dsub+0x408>
 8001f50:	1883      	adds	r3, r0, r2
 8001f52:	4283      	cmp	r3, r0
 8001f54:	4180      	sbcs	r0, r0
 8001f56:	445c      	add	r4, fp
 8001f58:	4240      	negs	r0, r0
 8001f5a:	1824      	adds	r4, r4, r0
 8001f5c:	0222      	lsls	r2, r4, #8
 8001f5e:	d500      	bpl.n	8001f62 <__aeabi_dsub+0x3fe>
 8001f60:	e1c8      	b.n	80022f4 <__aeabi_dsub+0x790>
 8001f62:	001f      	movs	r7, r3
 8001f64:	4698      	mov	r8, r3
 8001f66:	4327      	orrs	r7, r4
 8001f68:	d100      	bne.n	8001f6c <__aeabi_dsub+0x408>
 8001f6a:	e0bc      	b.n	80020e6 <__aeabi_dsub+0x582>
 8001f6c:	4643      	mov	r3, r8
 8001f6e:	0767      	lsls	r7, r4, #29
 8001f70:	08db      	lsrs	r3, r3, #3
 8001f72:	431f      	orrs	r7, r3
 8001f74:	08e5      	lsrs	r5, r4, #3
 8001f76:	2300      	movs	r3, #0
 8001f78:	e04c      	b.n	8002014 <__aeabi_dsub+0x4b0>
 8001f7a:	1a83      	subs	r3, r0, r2
 8001f7c:	4698      	mov	r8, r3
 8001f7e:	465b      	mov	r3, fp
 8001f80:	4540      	cmp	r0, r8
 8001f82:	41bf      	sbcs	r7, r7
 8001f84:	1ae3      	subs	r3, r4, r3
 8001f86:	427f      	negs	r7, r7
 8001f88:	1bdb      	subs	r3, r3, r7
 8001f8a:	021f      	lsls	r7, r3, #8
 8001f8c:	d47c      	bmi.n	8002088 <__aeabi_dsub+0x524>
 8001f8e:	4647      	mov	r7, r8
 8001f90:	431f      	orrs	r7, r3
 8001f92:	d100      	bne.n	8001f96 <__aeabi_dsub+0x432>
 8001f94:	e0a6      	b.n	80020e4 <__aeabi_dsub+0x580>
 8001f96:	001c      	movs	r4, r3
 8001f98:	4647      	mov	r7, r8
 8001f9a:	e645      	b.n	8001c28 <__aeabi_dsub+0xc4>
 8001f9c:	4cb7      	ldr	r4, [pc, #732]	@ (800227c <__aeabi_dsub+0x718>)
 8001f9e:	1aed      	subs	r5, r5, r3
 8001fa0:	4014      	ands	r4, r2
 8001fa2:	077b      	lsls	r3, r7, #29
 8001fa4:	d000      	beq.n	8001fa8 <__aeabi_dsub+0x444>
 8001fa6:	e780      	b.n	8001eaa <__aeabi_dsub+0x346>
 8001fa8:	e784      	b.n	8001eb4 <__aeabi_dsub+0x350>
 8001faa:	464b      	mov	r3, r9
 8001fac:	0025      	movs	r5, r4
 8001fae:	4305      	orrs	r5, r0
 8001fb0:	d066      	beq.n	8002080 <__aeabi_dsub+0x51c>
 8001fb2:	1e5f      	subs	r7, r3, #1
 8001fb4:	2b01      	cmp	r3, #1
 8001fb6:	d100      	bne.n	8001fba <__aeabi_dsub+0x456>
 8001fb8:	e0fc      	b.n	80021b4 <__aeabi_dsub+0x650>
 8001fba:	4dae      	ldr	r5, [pc, #696]	@ (8002274 <__aeabi_dsub+0x710>)
 8001fbc:	42ab      	cmp	r3, r5
 8001fbe:	d100      	bne.n	8001fc2 <__aeabi_dsub+0x45e>
 8001fc0:	e15e      	b.n	8002280 <__aeabi_dsub+0x71c>
 8001fc2:	4666      	mov	r6, ip
 8001fc4:	2f38      	cmp	r7, #56	@ 0x38
 8001fc6:	dc00      	bgt.n	8001fca <__aeabi_dsub+0x466>
 8001fc8:	e0b4      	b.n	8002134 <__aeabi_dsub+0x5d0>
 8001fca:	2001      	movs	r0, #1
 8001fcc:	1a17      	subs	r7, r2, r0
 8001fce:	42ba      	cmp	r2, r7
 8001fd0:	4192      	sbcs	r2, r2
 8001fd2:	465b      	mov	r3, fp
 8001fd4:	4252      	negs	r2, r2
 8001fd6:	464d      	mov	r5, r9
 8001fd8:	1a9c      	subs	r4, r3, r2
 8001fda:	e620      	b.n	8001c1e <__aeabi_dsub+0xba>
 8001fdc:	0767      	lsls	r7, r4, #29
 8001fde:	08c0      	lsrs	r0, r0, #3
 8001fe0:	4307      	orrs	r7, r0
 8001fe2:	08e5      	lsrs	r5, r4, #3
 8001fe4:	e6ba      	b.n	8001d5c <__aeabi_dsub+0x1f8>
 8001fe6:	001f      	movs	r7, r3
 8001fe8:	4659      	mov	r1, fp
 8001fea:	3f20      	subs	r7, #32
 8001fec:	40f9      	lsrs	r1, r7
 8001fee:	000f      	movs	r7, r1
 8001ff0:	2b20      	cmp	r3, #32
 8001ff2:	d005      	beq.n	8002000 <__aeabi_dsub+0x49c>
 8001ff4:	2140      	movs	r1, #64	@ 0x40
 8001ff6:	1acb      	subs	r3, r1, r3
 8001ff8:	4659      	mov	r1, fp
 8001ffa:	4099      	lsls	r1, r3
 8001ffc:	430a      	orrs	r2, r1
 8001ffe:	4692      	mov	sl, r2
 8002000:	4653      	mov	r3, sl
 8002002:	1e5a      	subs	r2, r3, #1
 8002004:	4193      	sbcs	r3, r2
 8002006:	431f      	orrs	r7, r3
 8002008:	e604      	b.n	8001c14 <__aeabi_dsub+0xb0>
 800200a:	1aeb      	subs	r3, r5, r3
 800200c:	4d9b      	ldr	r5, [pc, #620]	@ (800227c <__aeabi_dsub+0x718>)
 800200e:	4015      	ands	r5, r2
 8002010:	076f      	lsls	r7, r5, #29
 8002012:	08ed      	lsrs	r5, r5, #3
 8002014:	032c      	lsls	r4, r5, #12
 8002016:	055d      	lsls	r5, r3, #21
 8002018:	0b24      	lsrs	r4, r4, #12
 800201a:	0d6d      	lsrs	r5, r5, #21
 800201c:	e736      	b.n	8001e8c <__aeabi_dsub+0x328>
 800201e:	4d95      	ldr	r5, [pc, #596]	@ (8002274 <__aeabi_dsub+0x710>)
 8002020:	42ab      	cmp	r3, r5
 8002022:	d100      	bne.n	8002026 <__aeabi_dsub+0x4c2>
 8002024:	e0d6      	b.n	80021d4 <__aeabi_dsub+0x670>
 8002026:	1882      	adds	r2, r0, r2
 8002028:	0021      	movs	r1, r4
 800202a:	4282      	cmp	r2, r0
 800202c:	4180      	sbcs	r0, r0
 800202e:	4459      	add	r1, fp
 8002030:	4240      	negs	r0, r0
 8002032:	1808      	adds	r0, r1, r0
 8002034:	07c7      	lsls	r7, r0, #31
 8002036:	0852      	lsrs	r2, r2, #1
 8002038:	4317      	orrs	r7, r2
 800203a:	0844      	lsrs	r4, r0, #1
 800203c:	0752      	lsls	r2, r2, #29
 800203e:	d400      	bmi.n	8002042 <__aeabi_dsub+0x4de>
 8002040:	e185      	b.n	800234e <__aeabi_dsub+0x7ea>
 8002042:	220f      	movs	r2, #15
 8002044:	001d      	movs	r5, r3
 8002046:	403a      	ands	r2, r7
 8002048:	2a04      	cmp	r2, #4
 800204a:	d000      	beq.n	800204e <__aeabi_dsub+0x4ea>
 800204c:	e61a      	b.n	8001c84 <__aeabi_dsub+0x120>
 800204e:	08ff      	lsrs	r7, r7, #3
 8002050:	0764      	lsls	r4, r4, #29
 8002052:	4327      	orrs	r7, r4
 8002054:	0905      	lsrs	r5, r0, #4
 8002056:	e7dd      	b.n	8002014 <__aeabi_dsub+0x4b0>
 8002058:	465b      	mov	r3, fp
 800205a:	08d2      	lsrs	r2, r2, #3
 800205c:	075f      	lsls	r7, r3, #29
 800205e:	4317      	orrs	r7, r2
 8002060:	08dd      	lsrs	r5, r3, #3
 8002062:	e67b      	b.n	8001d5c <__aeabi_dsub+0x1f8>
 8002064:	2700      	movs	r7, #0
 8002066:	2400      	movs	r4, #0
 8002068:	e710      	b.n	8001e8c <__aeabi_dsub+0x328>
 800206a:	2b00      	cmp	r3, #0
 800206c:	d000      	beq.n	8002070 <__aeabi_dsub+0x50c>
 800206e:	e0d6      	b.n	800221e <__aeabi_dsub+0x6ba>
 8002070:	2900      	cmp	r1, #0
 8002072:	d000      	beq.n	8002076 <__aeabi_dsub+0x512>
 8002074:	e12f      	b.n	80022d6 <__aeabi_dsub+0x772>
 8002076:	2480      	movs	r4, #128	@ 0x80
 8002078:	2600      	movs	r6, #0
 800207a:	4d7e      	ldr	r5, [pc, #504]	@ (8002274 <__aeabi_dsub+0x710>)
 800207c:	0324      	lsls	r4, r4, #12
 800207e:	e705      	b.n	8001e8c <__aeabi_dsub+0x328>
 8002080:	4666      	mov	r6, ip
 8002082:	465c      	mov	r4, fp
 8002084:	08d0      	lsrs	r0, r2, #3
 8002086:	e717      	b.n	8001eb8 <__aeabi_dsub+0x354>
 8002088:	465b      	mov	r3, fp
 800208a:	1a17      	subs	r7, r2, r0
 800208c:	42ba      	cmp	r2, r7
 800208e:	4192      	sbcs	r2, r2
 8002090:	1b1c      	subs	r4, r3, r4
 8002092:	2601      	movs	r6, #1
 8002094:	4663      	mov	r3, ip
 8002096:	4252      	negs	r2, r2
 8002098:	1aa4      	subs	r4, r4, r2
 800209a:	401e      	ands	r6, r3
 800209c:	e5c4      	b.n	8001c28 <__aeabi_dsub+0xc4>
 800209e:	1883      	adds	r3, r0, r2
 80020a0:	4283      	cmp	r3, r0
 80020a2:	4180      	sbcs	r0, r0
 80020a4:	445c      	add	r4, fp
 80020a6:	4240      	negs	r0, r0
 80020a8:	1825      	adds	r5, r4, r0
 80020aa:	022a      	lsls	r2, r5, #8
 80020ac:	d400      	bmi.n	80020b0 <__aeabi_dsub+0x54c>
 80020ae:	e0da      	b.n	8002266 <__aeabi_dsub+0x702>
 80020b0:	4a72      	ldr	r2, [pc, #456]	@ (800227c <__aeabi_dsub+0x718>)
 80020b2:	085b      	lsrs	r3, r3, #1
 80020b4:	4015      	ands	r5, r2
 80020b6:	07ea      	lsls	r2, r5, #31
 80020b8:	431a      	orrs	r2, r3
 80020ba:	0869      	lsrs	r1, r5, #1
 80020bc:	075b      	lsls	r3, r3, #29
 80020be:	d400      	bmi.n	80020c2 <__aeabi_dsub+0x55e>
 80020c0:	e14a      	b.n	8002358 <__aeabi_dsub+0x7f4>
 80020c2:	230f      	movs	r3, #15
 80020c4:	4013      	ands	r3, r2
 80020c6:	2b04      	cmp	r3, #4
 80020c8:	d100      	bne.n	80020cc <__aeabi_dsub+0x568>
 80020ca:	e0fc      	b.n	80022c6 <__aeabi_dsub+0x762>
 80020cc:	1d17      	adds	r7, r2, #4
 80020ce:	4297      	cmp	r7, r2
 80020d0:	41a4      	sbcs	r4, r4
 80020d2:	4264      	negs	r4, r4
 80020d4:	2502      	movs	r5, #2
 80020d6:	1864      	adds	r4, r4, r1
 80020d8:	e6ec      	b.n	8001eb4 <__aeabi_dsub+0x350>
 80020da:	4647      	mov	r7, r8
 80020dc:	001c      	movs	r4, r3
 80020de:	431f      	orrs	r7, r3
 80020e0:	d000      	beq.n	80020e4 <__aeabi_dsub+0x580>
 80020e2:	e743      	b.n	8001f6c <__aeabi_dsub+0x408>
 80020e4:	2600      	movs	r6, #0
 80020e6:	2500      	movs	r5, #0
 80020e8:	2400      	movs	r4, #0
 80020ea:	e6cf      	b.n	8001e8c <__aeabi_dsub+0x328>
 80020ec:	08c0      	lsrs	r0, r0, #3
 80020ee:	0767      	lsls	r7, r4, #29
 80020f0:	4307      	orrs	r7, r0
 80020f2:	08e5      	lsrs	r5, r4, #3
 80020f4:	e632      	b.n	8001d5c <__aeabi_dsub+0x1f8>
 80020f6:	1a87      	subs	r7, r0, r2
 80020f8:	465b      	mov	r3, fp
 80020fa:	42b8      	cmp	r0, r7
 80020fc:	4180      	sbcs	r0, r0
 80020fe:	1ae4      	subs	r4, r4, r3
 8002100:	4240      	negs	r0, r0
 8002102:	1a24      	subs	r4, r4, r0
 8002104:	0223      	lsls	r3, r4, #8
 8002106:	d428      	bmi.n	800215a <__aeabi_dsub+0x5f6>
 8002108:	0763      	lsls	r3, r4, #29
 800210a:	08ff      	lsrs	r7, r7, #3
 800210c:	431f      	orrs	r7, r3
 800210e:	08e5      	lsrs	r5, r4, #3
 8002110:	2301      	movs	r3, #1
 8002112:	e77f      	b.n	8002014 <__aeabi_dsub+0x4b0>
 8002114:	2b00      	cmp	r3, #0
 8002116:	d100      	bne.n	800211a <__aeabi_dsub+0x5b6>
 8002118:	e673      	b.n	8001e02 <__aeabi_dsub+0x29e>
 800211a:	464b      	mov	r3, r9
 800211c:	1b5f      	subs	r7, r3, r5
 800211e:	003b      	movs	r3, r7
 8002120:	2d00      	cmp	r5, #0
 8002122:	d100      	bne.n	8002126 <__aeabi_dsub+0x5c2>
 8002124:	e742      	b.n	8001fac <__aeabi_dsub+0x448>
 8002126:	2f38      	cmp	r7, #56	@ 0x38
 8002128:	dd00      	ble.n	800212c <__aeabi_dsub+0x5c8>
 800212a:	e0ec      	b.n	8002306 <__aeabi_dsub+0x7a2>
 800212c:	2380      	movs	r3, #128	@ 0x80
 800212e:	000e      	movs	r6, r1
 8002130:	041b      	lsls	r3, r3, #16
 8002132:	431c      	orrs	r4, r3
 8002134:	2f1f      	cmp	r7, #31
 8002136:	dc25      	bgt.n	8002184 <__aeabi_dsub+0x620>
 8002138:	2520      	movs	r5, #32
 800213a:	0023      	movs	r3, r4
 800213c:	1bed      	subs	r5, r5, r7
 800213e:	0001      	movs	r1, r0
 8002140:	40a8      	lsls	r0, r5
 8002142:	40ab      	lsls	r3, r5
 8002144:	40f9      	lsrs	r1, r7
 8002146:	1e45      	subs	r5, r0, #1
 8002148:	41a8      	sbcs	r0, r5
 800214a:	430b      	orrs	r3, r1
 800214c:	40fc      	lsrs	r4, r7
 800214e:	4318      	orrs	r0, r3
 8002150:	465b      	mov	r3, fp
 8002152:	1b1b      	subs	r3, r3, r4
 8002154:	469b      	mov	fp, r3
 8002156:	e739      	b.n	8001fcc <__aeabi_dsub+0x468>
 8002158:	4666      	mov	r6, ip
 800215a:	2501      	movs	r5, #1
 800215c:	e562      	b.n	8001c24 <__aeabi_dsub+0xc0>
 800215e:	001f      	movs	r7, r3
 8002160:	4659      	mov	r1, fp
 8002162:	3f20      	subs	r7, #32
 8002164:	40f9      	lsrs	r1, r7
 8002166:	468c      	mov	ip, r1
 8002168:	2b20      	cmp	r3, #32
 800216a:	d005      	beq.n	8002178 <__aeabi_dsub+0x614>
 800216c:	2740      	movs	r7, #64	@ 0x40
 800216e:	4659      	mov	r1, fp
 8002170:	1afb      	subs	r3, r7, r3
 8002172:	4099      	lsls	r1, r3
 8002174:	430a      	orrs	r2, r1
 8002176:	4692      	mov	sl, r2
 8002178:	4657      	mov	r7, sl
 800217a:	1e7b      	subs	r3, r7, #1
 800217c:	419f      	sbcs	r7, r3
 800217e:	4663      	mov	r3, ip
 8002180:	431f      	orrs	r7, r3
 8002182:	e5c1      	b.n	8001d08 <__aeabi_dsub+0x1a4>
 8002184:	003b      	movs	r3, r7
 8002186:	0025      	movs	r5, r4
 8002188:	3b20      	subs	r3, #32
 800218a:	40dd      	lsrs	r5, r3
 800218c:	2f20      	cmp	r7, #32
 800218e:	d004      	beq.n	800219a <__aeabi_dsub+0x636>
 8002190:	2340      	movs	r3, #64	@ 0x40
 8002192:	1bdb      	subs	r3, r3, r7
 8002194:	409c      	lsls	r4, r3
 8002196:	4320      	orrs	r0, r4
 8002198:	4680      	mov	r8, r0
 800219a:	4640      	mov	r0, r8
 800219c:	1e43      	subs	r3, r0, #1
 800219e:	4198      	sbcs	r0, r3
 80021a0:	4328      	orrs	r0, r5
 80021a2:	e713      	b.n	8001fcc <__aeabi_dsub+0x468>
 80021a4:	2900      	cmp	r1, #0
 80021a6:	d09d      	beq.n	80020e4 <__aeabi_dsub+0x580>
 80021a8:	2601      	movs	r6, #1
 80021aa:	4663      	mov	r3, ip
 80021ac:	465c      	mov	r4, fp
 80021ae:	4690      	mov	r8, r2
 80021b0:	401e      	ands	r6, r3
 80021b2:	e6db      	b.n	8001f6c <__aeabi_dsub+0x408>
 80021b4:	1a17      	subs	r7, r2, r0
 80021b6:	465b      	mov	r3, fp
 80021b8:	42ba      	cmp	r2, r7
 80021ba:	4192      	sbcs	r2, r2
 80021bc:	1b1c      	subs	r4, r3, r4
 80021be:	4252      	negs	r2, r2
 80021c0:	1aa4      	subs	r4, r4, r2
 80021c2:	0223      	lsls	r3, r4, #8
 80021c4:	d4c8      	bmi.n	8002158 <__aeabi_dsub+0x5f4>
 80021c6:	0763      	lsls	r3, r4, #29
 80021c8:	08ff      	lsrs	r7, r7, #3
 80021ca:	431f      	orrs	r7, r3
 80021cc:	4666      	mov	r6, ip
 80021ce:	2301      	movs	r3, #1
 80021d0:	08e5      	lsrs	r5, r4, #3
 80021d2:	e71f      	b.n	8002014 <__aeabi_dsub+0x4b0>
 80021d4:	001d      	movs	r5, r3
 80021d6:	2400      	movs	r4, #0
 80021d8:	2700      	movs	r7, #0
 80021da:	e657      	b.n	8001e8c <__aeabi_dsub+0x328>
 80021dc:	465c      	mov	r4, fp
 80021de:	08d0      	lsrs	r0, r2, #3
 80021e0:	e66a      	b.n	8001eb8 <__aeabi_dsub+0x354>
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d100      	bne.n	80021e8 <__aeabi_dsub+0x684>
 80021e6:	e737      	b.n	8002058 <__aeabi_dsub+0x4f4>
 80021e8:	4653      	mov	r3, sl
 80021ea:	08c0      	lsrs	r0, r0, #3
 80021ec:	0767      	lsls	r7, r4, #29
 80021ee:	4307      	orrs	r7, r0
 80021f0:	08e5      	lsrs	r5, r4, #3
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d100      	bne.n	80021f8 <__aeabi_dsub+0x694>
 80021f6:	e5b1      	b.n	8001d5c <__aeabi_dsub+0x1f8>
 80021f8:	2380      	movs	r3, #128	@ 0x80
 80021fa:	031b      	lsls	r3, r3, #12
 80021fc:	421d      	tst	r5, r3
 80021fe:	d008      	beq.n	8002212 <__aeabi_dsub+0x6ae>
 8002200:	4659      	mov	r1, fp
 8002202:	08c8      	lsrs	r0, r1, #3
 8002204:	4218      	tst	r0, r3
 8002206:	d104      	bne.n	8002212 <__aeabi_dsub+0x6ae>
 8002208:	08d2      	lsrs	r2, r2, #3
 800220a:	0749      	lsls	r1, r1, #29
 800220c:	430a      	orrs	r2, r1
 800220e:	0017      	movs	r7, r2
 8002210:	0005      	movs	r5, r0
 8002212:	0f7b      	lsrs	r3, r7, #29
 8002214:	00ff      	lsls	r7, r7, #3
 8002216:	08ff      	lsrs	r7, r7, #3
 8002218:	075b      	lsls	r3, r3, #29
 800221a:	431f      	orrs	r7, r3
 800221c:	e59e      	b.n	8001d5c <__aeabi_dsub+0x1f8>
 800221e:	08c0      	lsrs	r0, r0, #3
 8002220:	0763      	lsls	r3, r4, #29
 8002222:	4318      	orrs	r0, r3
 8002224:	08e5      	lsrs	r5, r4, #3
 8002226:	2900      	cmp	r1, #0
 8002228:	d053      	beq.n	80022d2 <__aeabi_dsub+0x76e>
 800222a:	2380      	movs	r3, #128	@ 0x80
 800222c:	031b      	lsls	r3, r3, #12
 800222e:	421d      	tst	r5, r3
 8002230:	d00a      	beq.n	8002248 <__aeabi_dsub+0x6e4>
 8002232:	4659      	mov	r1, fp
 8002234:	08cc      	lsrs	r4, r1, #3
 8002236:	421c      	tst	r4, r3
 8002238:	d106      	bne.n	8002248 <__aeabi_dsub+0x6e4>
 800223a:	2601      	movs	r6, #1
 800223c:	4663      	mov	r3, ip
 800223e:	0025      	movs	r5, r4
 8002240:	08d0      	lsrs	r0, r2, #3
 8002242:	0749      	lsls	r1, r1, #29
 8002244:	4308      	orrs	r0, r1
 8002246:	401e      	ands	r6, r3
 8002248:	0f47      	lsrs	r7, r0, #29
 800224a:	00c0      	lsls	r0, r0, #3
 800224c:	08c0      	lsrs	r0, r0, #3
 800224e:	077f      	lsls	r7, r7, #29
 8002250:	4307      	orrs	r7, r0
 8002252:	e583      	b.n	8001d5c <__aeabi_dsub+0x1f8>
 8002254:	1883      	adds	r3, r0, r2
 8002256:	4293      	cmp	r3, r2
 8002258:	4192      	sbcs	r2, r2
 800225a:	445c      	add	r4, fp
 800225c:	4252      	negs	r2, r2
 800225e:	18a5      	adds	r5, r4, r2
 8002260:	022a      	lsls	r2, r5, #8
 8002262:	d500      	bpl.n	8002266 <__aeabi_dsub+0x702>
 8002264:	e724      	b.n	80020b0 <__aeabi_dsub+0x54c>
 8002266:	076f      	lsls	r7, r5, #29
 8002268:	08db      	lsrs	r3, r3, #3
 800226a:	431f      	orrs	r7, r3
 800226c:	08ed      	lsrs	r5, r5, #3
 800226e:	2301      	movs	r3, #1
 8002270:	e6d0      	b.n	8002014 <__aeabi_dsub+0x4b0>
 8002272:	46c0      	nop			@ (mov r8, r8)
 8002274:	000007ff 	.word	0x000007ff
 8002278:	000007fe 	.word	0x000007fe
 800227c:	ff7fffff 	.word	0xff7fffff
 8002280:	465b      	mov	r3, fp
 8002282:	08d2      	lsrs	r2, r2, #3
 8002284:	075f      	lsls	r7, r3, #29
 8002286:	4666      	mov	r6, ip
 8002288:	4317      	orrs	r7, r2
 800228a:	08dd      	lsrs	r5, r3, #3
 800228c:	e566      	b.n	8001d5c <__aeabi_dsub+0x1f8>
 800228e:	0025      	movs	r5, r4
 8002290:	3b20      	subs	r3, #32
 8002292:	40dd      	lsrs	r5, r3
 8002294:	4663      	mov	r3, ip
 8002296:	2b20      	cmp	r3, #32
 8002298:	d005      	beq.n	80022a6 <__aeabi_dsub+0x742>
 800229a:	2340      	movs	r3, #64	@ 0x40
 800229c:	4661      	mov	r1, ip
 800229e:	1a5b      	subs	r3, r3, r1
 80022a0:	409c      	lsls	r4, r3
 80022a2:	4320      	orrs	r0, r4
 80022a4:	4680      	mov	r8, r0
 80022a6:	4647      	mov	r7, r8
 80022a8:	1e7b      	subs	r3, r7, #1
 80022aa:	419f      	sbcs	r7, r3
 80022ac:	432f      	orrs	r7, r5
 80022ae:	e5a0      	b.n	8001df2 <__aeabi_dsub+0x28e>
 80022b0:	2120      	movs	r1, #32
 80022b2:	2700      	movs	r7, #0
 80022b4:	1a09      	subs	r1, r1, r0
 80022b6:	e4d2      	b.n	8001c5e <__aeabi_dsub+0xfa>
 80022b8:	2f00      	cmp	r7, #0
 80022ba:	d100      	bne.n	80022be <__aeabi_dsub+0x75a>
 80022bc:	e713      	b.n	80020e6 <__aeabi_dsub+0x582>
 80022be:	465c      	mov	r4, fp
 80022c0:	0017      	movs	r7, r2
 80022c2:	2500      	movs	r5, #0
 80022c4:	e5f6      	b.n	8001eb4 <__aeabi_dsub+0x350>
 80022c6:	08d7      	lsrs	r7, r2, #3
 80022c8:	0749      	lsls	r1, r1, #29
 80022ca:	2302      	movs	r3, #2
 80022cc:	430f      	orrs	r7, r1
 80022ce:	092d      	lsrs	r5, r5, #4
 80022d0:	e6a0      	b.n	8002014 <__aeabi_dsub+0x4b0>
 80022d2:	0007      	movs	r7, r0
 80022d4:	e542      	b.n	8001d5c <__aeabi_dsub+0x1f8>
 80022d6:	465b      	mov	r3, fp
 80022d8:	2601      	movs	r6, #1
 80022da:	075f      	lsls	r7, r3, #29
 80022dc:	08dd      	lsrs	r5, r3, #3
 80022de:	4663      	mov	r3, ip
 80022e0:	08d2      	lsrs	r2, r2, #3
 80022e2:	4317      	orrs	r7, r2
 80022e4:	401e      	ands	r6, r3
 80022e6:	e539      	b.n	8001d5c <__aeabi_dsub+0x1f8>
 80022e8:	465b      	mov	r3, fp
 80022ea:	08d2      	lsrs	r2, r2, #3
 80022ec:	075f      	lsls	r7, r3, #29
 80022ee:	4317      	orrs	r7, r2
 80022f0:	08dd      	lsrs	r5, r3, #3
 80022f2:	e533      	b.n	8001d5c <__aeabi_dsub+0x1f8>
 80022f4:	4a1e      	ldr	r2, [pc, #120]	@ (8002370 <__aeabi_dsub+0x80c>)
 80022f6:	08db      	lsrs	r3, r3, #3
 80022f8:	4022      	ands	r2, r4
 80022fa:	0757      	lsls	r7, r2, #29
 80022fc:	0252      	lsls	r2, r2, #9
 80022fe:	2501      	movs	r5, #1
 8002300:	431f      	orrs	r7, r3
 8002302:	0b14      	lsrs	r4, r2, #12
 8002304:	e5c2      	b.n	8001e8c <__aeabi_dsub+0x328>
 8002306:	000e      	movs	r6, r1
 8002308:	2001      	movs	r0, #1
 800230a:	e65f      	b.n	8001fcc <__aeabi_dsub+0x468>
 800230c:	2b00      	cmp	r3, #0
 800230e:	d00d      	beq.n	800232c <__aeabi_dsub+0x7c8>
 8002310:	464b      	mov	r3, r9
 8002312:	1b5b      	subs	r3, r3, r5
 8002314:	469c      	mov	ip, r3
 8002316:	2d00      	cmp	r5, #0
 8002318:	d100      	bne.n	800231c <__aeabi_dsub+0x7b8>
 800231a:	e548      	b.n	8001dae <__aeabi_dsub+0x24a>
 800231c:	2701      	movs	r7, #1
 800231e:	2b38      	cmp	r3, #56	@ 0x38
 8002320:	dd00      	ble.n	8002324 <__aeabi_dsub+0x7c0>
 8002322:	e566      	b.n	8001df2 <__aeabi_dsub+0x28e>
 8002324:	2380      	movs	r3, #128	@ 0x80
 8002326:	041b      	lsls	r3, r3, #16
 8002328:	431c      	orrs	r4, r3
 800232a:	e550      	b.n	8001dce <__aeabi_dsub+0x26a>
 800232c:	1c6b      	adds	r3, r5, #1
 800232e:	4d11      	ldr	r5, [pc, #68]	@ (8002374 <__aeabi_dsub+0x810>)
 8002330:	422b      	tst	r3, r5
 8002332:	d000      	beq.n	8002336 <__aeabi_dsub+0x7d2>
 8002334:	e673      	b.n	800201e <__aeabi_dsub+0x4ba>
 8002336:	4659      	mov	r1, fp
 8002338:	0023      	movs	r3, r4
 800233a:	4311      	orrs	r1, r2
 800233c:	468a      	mov	sl, r1
 800233e:	4303      	orrs	r3, r0
 8002340:	e600      	b.n	8001f44 <__aeabi_dsub+0x3e0>
 8002342:	0767      	lsls	r7, r4, #29
 8002344:	08c0      	lsrs	r0, r0, #3
 8002346:	2300      	movs	r3, #0
 8002348:	4307      	orrs	r7, r0
 800234a:	08e5      	lsrs	r5, r4, #3
 800234c:	e662      	b.n	8002014 <__aeabi_dsub+0x4b0>
 800234e:	0764      	lsls	r4, r4, #29
 8002350:	08ff      	lsrs	r7, r7, #3
 8002352:	4327      	orrs	r7, r4
 8002354:	0905      	lsrs	r5, r0, #4
 8002356:	e65d      	b.n	8002014 <__aeabi_dsub+0x4b0>
 8002358:	08d2      	lsrs	r2, r2, #3
 800235a:	0749      	lsls	r1, r1, #29
 800235c:	4311      	orrs	r1, r2
 800235e:	000f      	movs	r7, r1
 8002360:	2302      	movs	r3, #2
 8002362:	092d      	lsrs	r5, r5, #4
 8002364:	e656      	b.n	8002014 <__aeabi_dsub+0x4b0>
 8002366:	0007      	movs	r7, r0
 8002368:	e5a4      	b.n	8001eb4 <__aeabi_dsub+0x350>
 800236a:	0038      	movs	r0, r7
 800236c:	e48f      	b.n	8001c8e <__aeabi_dsub+0x12a>
 800236e:	46c0      	nop			@ (mov r8, r8)
 8002370:	ff7fffff 	.word	0xff7fffff
 8002374:	000007fe 	.word	0x000007fe

08002378 <__aeabi_dcmpun>:
 8002378:	b5f0      	push	{r4, r5, r6, r7, lr}
 800237a:	46c6      	mov	lr, r8
 800237c:	031e      	lsls	r6, r3, #12
 800237e:	0b36      	lsrs	r6, r6, #12
 8002380:	46b0      	mov	r8, r6
 8002382:	4e0d      	ldr	r6, [pc, #52]	@ (80023b8 <__aeabi_dcmpun+0x40>)
 8002384:	030c      	lsls	r4, r1, #12
 8002386:	004d      	lsls	r5, r1, #1
 8002388:	005f      	lsls	r7, r3, #1
 800238a:	b500      	push	{lr}
 800238c:	0b24      	lsrs	r4, r4, #12
 800238e:	0d6d      	lsrs	r5, r5, #21
 8002390:	0d7f      	lsrs	r7, r7, #21
 8002392:	42b5      	cmp	r5, r6
 8002394:	d00b      	beq.n	80023ae <__aeabi_dcmpun+0x36>
 8002396:	4908      	ldr	r1, [pc, #32]	@ (80023b8 <__aeabi_dcmpun+0x40>)
 8002398:	2000      	movs	r0, #0
 800239a:	428f      	cmp	r7, r1
 800239c:	d104      	bne.n	80023a8 <__aeabi_dcmpun+0x30>
 800239e:	4646      	mov	r6, r8
 80023a0:	4316      	orrs	r6, r2
 80023a2:	0030      	movs	r0, r6
 80023a4:	1e43      	subs	r3, r0, #1
 80023a6:	4198      	sbcs	r0, r3
 80023a8:	bc80      	pop	{r7}
 80023aa:	46b8      	mov	r8, r7
 80023ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80023ae:	4304      	orrs	r4, r0
 80023b0:	2001      	movs	r0, #1
 80023b2:	2c00      	cmp	r4, #0
 80023b4:	d1f8      	bne.n	80023a8 <__aeabi_dcmpun+0x30>
 80023b6:	e7ee      	b.n	8002396 <__aeabi_dcmpun+0x1e>
 80023b8:	000007ff 	.word	0x000007ff

080023bc <__aeabi_d2iz>:
 80023bc:	000b      	movs	r3, r1
 80023be:	0002      	movs	r2, r0
 80023c0:	b570      	push	{r4, r5, r6, lr}
 80023c2:	4d16      	ldr	r5, [pc, #88]	@ (800241c <__aeabi_d2iz+0x60>)
 80023c4:	030c      	lsls	r4, r1, #12
 80023c6:	b082      	sub	sp, #8
 80023c8:	0049      	lsls	r1, r1, #1
 80023ca:	2000      	movs	r0, #0
 80023cc:	9200      	str	r2, [sp, #0]
 80023ce:	9301      	str	r3, [sp, #4]
 80023d0:	0b24      	lsrs	r4, r4, #12
 80023d2:	0d49      	lsrs	r1, r1, #21
 80023d4:	0fde      	lsrs	r6, r3, #31
 80023d6:	42a9      	cmp	r1, r5
 80023d8:	dd04      	ble.n	80023e4 <__aeabi_d2iz+0x28>
 80023da:	4811      	ldr	r0, [pc, #68]	@ (8002420 <__aeabi_d2iz+0x64>)
 80023dc:	4281      	cmp	r1, r0
 80023de:	dd03      	ble.n	80023e8 <__aeabi_d2iz+0x2c>
 80023e0:	4b10      	ldr	r3, [pc, #64]	@ (8002424 <__aeabi_d2iz+0x68>)
 80023e2:	18f0      	adds	r0, r6, r3
 80023e4:	b002      	add	sp, #8
 80023e6:	bd70      	pop	{r4, r5, r6, pc}
 80023e8:	2080      	movs	r0, #128	@ 0x80
 80023ea:	0340      	lsls	r0, r0, #13
 80023ec:	4320      	orrs	r0, r4
 80023ee:	4c0e      	ldr	r4, [pc, #56]	@ (8002428 <__aeabi_d2iz+0x6c>)
 80023f0:	1a64      	subs	r4, r4, r1
 80023f2:	2c1f      	cmp	r4, #31
 80023f4:	dd08      	ble.n	8002408 <__aeabi_d2iz+0x4c>
 80023f6:	4b0d      	ldr	r3, [pc, #52]	@ (800242c <__aeabi_d2iz+0x70>)
 80023f8:	1a5b      	subs	r3, r3, r1
 80023fa:	40d8      	lsrs	r0, r3
 80023fc:	0003      	movs	r3, r0
 80023fe:	4258      	negs	r0, r3
 8002400:	2e00      	cmp	r6, #0
 8002402:	d1ef      	bne.n	80023e4 <__aeabi_d2iz+0x28>
 8002404:	0018      	movs	r0, r3
 8002406:	e7ed      	b.n	80023e4 <__aeabi_d2iz+0x28>
 8002408:	4b09      	ldr	r3, [pc, #36]	@ (8002430 <__aeabi_d2iz+0x74>)
 800240a:	9a00      	ldr	r2, [sp, #0]
 800240c:	469c      	mov	ip, r3
 800240e:	0003      	movs	r3, r0
 8002410:	4461      	add	r1, ip
 8002412:	408b      	lsls	r3, r1
 8002414:	40e2      	lsrs	r2, r4
 8002416:	4313      	orrs	r3, r2
 8002418:	e7f1      	b.n	80023fe <__aeabi_d2iz+0x42>
 800241a:	46c0      	nop			@ (mov r8, r8)
 800241c:	000003fe 	.word	0x000003fe
 8002420:	0000041d 	.word	0x0000041d
 8002424:	7fffffff 	.word	0x7fffffff
 8002428:	00000433 	.word	0x00000433
 800242c:	00000413 	.word	0x00000413
 8002430:	fffffbed 	.word	0xfffffbed

08002434 <__aeabi_i2d>:
 8002434:	b570      	push	{r4, r5, r6, lr}
 8002436:	2800      	cmp	r0, #0
 8002438:	d016      	beq.n	8002468 <__aeabi_i2d+0x34>
 800243a:	17c3      	asrs	r3, r0, #31
 800243c:	18c5      	adds	r5, r0, r3
 800243e:	405d      	eors	r5, r3
 8002440:	0fc4      	lsrs	r4, r0, #31
 8002442:	0028      	movs	r0, r5
 8002444:	f000 f848 	bl	80024d8 <__clzsi2>
 8002448:	4b10      	ldr	r3, [pc, #64]	@ (800248c <__aeabi_i2d+0x58>)
 800244a:	1a1b      	subs	r3, r3, r0
 800244c:	055b      	lsls	r3, r3, #21
 800244e:	0d5b      	lsrs	r3, r3, #21
 8002450:	280a      	cmp	r0, #10
 8002452:	dc14      	bgt.n	800247e <__aeabi_i2d+0x4a>
 8002454:	0002      	movs	r2, r0
 8002456:	002e      	movs	r6, r5
 8002458:	3215      	adds	r2, #21
 800245a:	4096      	lsls	r6, r2
 800245c:	220b      	movs	r2, #11
 800245e:	1a12      	subs	r2, r2, r0
 8002460:	40d5      	lsrs	r5, r2
 8002462:	032d      	lsls	r5, r5, #12
 8002464:	0b2d      	lsrs	r5, r5, #12
 8002466:	e003      	b.n	8002470 <__aeabi_i2d+0x3c>
 8002468:	2400      	movs	r4, #0
 800246a:	2300      	movs	r3, #0
 800246c:	2500      	movs	r5, #0
 800246e:	2600      	movs	r6, #0
 8002470:	051b      	lsls	r3, r3, #20
 8002472:	432b      	orrs	r3, r5
 8002474:	07e4      	lsls	r4, r4, #31
 8002476:	4323      	orrs	r3, r4
 8002478:	0030      	movs	r0, r6
 800247a:	0019      	movs	r1, r3
 800247c:	bd70      	pop	{r4, r5, r6, pc}
 800247e:	380b      	subs	r0, #11
 8002480:	4085      	lsls	r5, r0
 8002482:	032d      	lsls	r5, r5, #12
 8002484:	2600      	movs	r6, #0
 8002486:	0b2d      	lsrs	r5, r5, #12
 8002488:	e7f2      	b.n	8002470 <__aeabi_i2d+0x3c>
 800248a:	46c0      	nop			@ (mov r8, r8)
 800248c:	0000041e 	.word	0x0000041e

08002490 <__aeabi_ui2d>:
 8002490:	b510      	push	{r4, lr}
 8002492:	1e04      	subs	r4, r0, #0
 8002494:	d010      	beq.n	80024b8 <__aeabi_ui2d+0x28>
 8002496:	f000 f81f 	bl	80024d8 <__clzsi2>
 800249a:	4b0e      	ldr	r3, [pc, #56]	@ (80024d4 <__aeabi_ui2d+0x44>)
 800249c:	1a1b      	subs	r3, r3, r0
 800249e:	055b      	lsls	r3, r3, #21
 80024a0:	0d5b      	lsrs	r3, r3, #21
 80024a2:	280a      	cmp	r0, #10
 80024a4:	dc0f      	bgt.n	80024c6 <__aeabi_ui2d+0x36>
 80024a6:	220b      	movs	r2, #11
 80024a8:	0021      	movs	r1, r4
 80024aa:	1a12      	subs	r2, r2, r0
 80024ac:	40d1      	lsrs	r1, r2
 80024ae:	3015      	adds	r0, #21
 80024b0:	030a      	lsls	r2, r1, #12
 80024b2:	4084      	lsls	r4, r0
 80024b4:	0b12      	lsrs	r2, r2, #12
 80024b6:	e001      	b.n	80024bc <__aeabi_ui2d+0x2c>
 80024b8:	2300      	movs	r3, #0
 80024ba:	2200      	movs	r2, #0
 80024bc:	051b      	lsls	r3, r3, #20
 80024be:	4313      	orrs	r3, r2
 80024c0:	0020      	movs	r0, r4
 80024c2:	0019      	movs	r1, r3
 80024c4:	bd10      	pop	{r4, pc}
 80024c6:	0022      	movs	r2, r4
 80024c8:	380b      	subs	r0, #11
 80024ca:	4082      	lsls	r2, r0
 80024cc:	0312      	lsls	r2, r2, #12
 80024ce:	2400      	movs	r4, #0
 80024d0:	0b12      	lsrs	r2, r2, #12
 80024d2:	e7f3      	b.n	80024bc <__aeabi_ui2d+0x2c>
 80024d4:	0000041e 	.word	0x0000041e

080024d8 <__clzsi2>:
 80024d8:	211c      	movs	r1, #28
 80024da:	2301      	movs	r3, #1
 80024dc:	041b      	lsls	r3, r3, #16
 80024de:	4298      	cmp	r0, r3
 80024e0:	d301      	bcc.n	80024e6 <__clzsi2+0xe>
 80024e2:	0c00      	lsrs	r0, r0, #16
 80024e4:	3910      	subs	r1, #16
 80024e6:	0a1b      	lsrs	r3, r3, #8
 80024e8:	4298      	cmp	r0, r3
 80024ea:	d301      	bcc.n	80024f0 <__clzsi2+0x18>
 80024ec:	0a00      	lsrs	r0, r0, #8
 80024ee:	3908      	subs	r1, #8
 80024f0:	091b      	lsrs	r3, r3, #4
 80024f2:	4298      	cmp	r0, r3
 80024f4:	d301      	bcc.n	80024fa <__clzsi2+0x22>
 80024f6:	0900      	lsrs	r0, r0, #4
 80024f8:	3904      	subs	r1, #4
 80024fa:	a202      	add	r2, pc, #8	@ (adr r2, 8002504 <__clzsi2+0x2c>)
 80024fc:	5c10      	ldrb	r0, [r2, r0]
 80024fe:	1840      	adds	r0, r0, r1
 8002500:	4770      	bx	lr
 8002502:	46c0      	nop			@ (mov r8, r8)
 8002504:	02020304 	.word	0x02020304
 8002508:	01010101 	.word	0x01010101
	...

08002514 <nmea_to_decimal>:
#include <string.h>
#include <stdlib.h>

/* Helper: convert ddmm.mmmm (NMEA) + N/S or E/W to decimal degrees */
static double nmea_to_decimal(const char *field, char hemi)
{
 8002514:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002516:	b091      	sub	sp, #68	@ 0x44
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]
 800251c:	000a      	movs	r2, r1
 800251e:	1cfb      	adds	r3, r7, #3
 8002520:	701a      	strb	r2, [r3, #0]
    if (field == NULL || *field == '\0') {
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	2b00      	cmp	r3, #0
 8002526:	d003      	beq.n	8002530 <nmea_to_decimal+0x1c>
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	781b      	ldrb	r3, [r3, #0]
 800252c:	2b00      	cmp	r3, #0
 800252e:	d102      	bne.n	8002536 <nmea_to_decimal+0x22>
        return 0.0;
 8002530:	2200      	movs	r2, #0
 8002532:	2300      	movs	r3, #0
 8002534:	e073      	b.n	800261e <nmea_to_decimal+0x10a>
    }

    /* Find decimal point to split degrees and minutes */
    const char *dot = strchr(field, '.');
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	212e      	movs	r1, #46	@ 0x2e
 800253a:	0018      	movs	r0, r3
 800253c:	f005 fd24 	bl	8007f88 <strchr>
 8002540:	0003      	movs	r3, r0
 8002542:	637b      	str	r3, [r7, #52]	@ 0x34
    if (dot == NULL || dot - field < 2) {
 8002544:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002546:	2b00      	cmp	r3, #0
 8002548:	d004      	beq.n	8002554 <nmea_to_decimal+0x40>
 800254a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	1ad3      	subs	r3, r2, r3
 8002550:	2b01      	cmp	r3, #1
 8002552:	dc02      	bgt.n	800255a <nmea_to_decimal+0x46>
        return 0.0;
 8002554:	2200      	movs	r2, #0
 8002556:	2300      	movs	r3, #0
 8002558:	e061      	b.n	800261e <nmea_to_decimal+0x10a>
    }

    int deg_digits = (int)(dot - field) - 2;
 800255a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	1ad3      	subs	r3, r2, r3
 8002560:	3b02      	subs	r3, #2
 8002562:	633b      	str	r3, [r7, #48]	@ 0x30
    if (deg_digits <= 0) {
 8002564:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002566:	2b00      	cmp	r3, #0
 8002568:	dc02      	bgt.n	8002570 <nmea_to_decimal+0x5c>
        return 0.0;
 800256a:	2200      	movs	r2, #0
 800256c:	2300      	movs	r3, #0
 800256e:	e056      	b.n	800261e <nmea_to_decimal+0x10a>
    }

    char deg_str[4] = {0};
 8002570:	261c      	movs	r6, #28
 8002572:	19bb      	adds	r3, r7, r6
 8002574:	2200      	movs	r2, #0
 8002576:	601a      	str	r2, [r3, #0]
    char min_str[16] = {0};
 8002578:	230c      	movs	r3, #12
 800257a:	18fb      	adds	r3, r7, r3
 800257c:	0018      	movs	r0, r3
 800257e:	2310      	movs	r3, #16
 8002580:	001a      	movs	r2, r3
 8002582:	2100      	movs	r1, #0
 8002584:	f005 fcf8 	bl	8007f78 <memset>

    memcpy(deg_str, field, (size_t)deg_digits);
 8002588:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800258a:	6879      	ldr	r1, [r7, #4]
 800258c:	19bb      	adds	r3, r7, r6
 800258e:	0018      	movs	r0, r3
 8002590:	f005 fe06 	bl	80081a0 <memcpy>
    strcpy(min_str, field + deg_digits);
 8002594:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002596:	687a      	ldr	r2, [r7, #4]
 8002598:	18d2      	adds	r2, r2, r3
 800259a:	230c      	movs	r3, #12
 800259c:	18fb      	adds	r3, r7, r3
 800259e:	0011      	movs	r1, r2
 80025a0:	0018      	movs	r0, r3
 80025a2:	f005 fdea 	bl	800817a <strcpy>

    double deg = atof(deg_str);
 80025a6:	19bb      	adds	r3, r7, r6
 80025a8:	0018      	movs	r0, r3
 80025aa:	f003 ff6a 	bl	8006482 <atof>
 80025ae:	0002      	movs	r2, r0
 80025b0:	000b      	movs	r3, r1
 80025b2:	62ba      	str	r2, [r7, #40]	@ 0x28
 80025b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    double minutes = atof(min_str);
 80025b6:	230c      	movs	r3, #12
 80025b8:	18fb      	adds	r3, r7, r3
 80025ba:	0018      	movs	r0, r3
 80025bc:	f003 ff61 	bl	8006482 <atof>
 80025c0:	0002      	movs	r2, r0
 80025c2:	000b      	movs	r3, r1
 80025c4:	623a      	str	r2, [r7, #32]
 80025c6:	627b      	str	r3, [r7, #36]	@ 0x24

    double dec = deg + minutes / 60.0;
 80025c8:	2200      	movs	r2, #0
 80025ca:	4b17      	ldr	r3, [pc, #92]	@ (8002628 <nmea_to_decimal+0x114>)
 80025cc:	6a38      	ldr	r0, [r7, #32]
 80025ce:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80025d0:	f7fe fba8 	bl	8000d24 <__aeabi_ddiv>
 80025d4:	0002      	movs	r2, r0
 80025d6:	000b      	movs	r3, r1
 80025d8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80025da:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80025dc:	f7fd ffdc 	bl	8000598 <__aeabi_dadd>
 80025e0:	0002      	movs	r2, r0
 80025e2:	000b      	movs	r3, r1
 80025e4:	63ba      	str	r2, [r7, #56]	@ 0x38
 80025e6:	63fb      	str	r3, [r7, #60]	@ 0x3c

    if (hemi == 'S' || hemi == 's' || hemi == 'W' || hemi == 'w') {
 80025e8:	1cfb      	adds	r3, r7, #3
 80025ea:	781b      	ldrb	r3, [r3, #0]
 80025ec:	2b53      	cmp	r3, #83	@ 0x53
 80025ee:	d00b      	beq.n	8002608 <nmea_to_decimal+0xf4>
 80025f0:	1cfb      	adds	r3, r7, #3
 80025f2:	781b      	ldrb	r3, [r3, #0]
 80025f4:	2b73      	cmp	r3, #115	@ 0x73
 80025f6:	d007      	beq.n	8002608 <nmea_to_decimal+0xf4>
 80025f8:	1cfb      	adds	r3, r7, #3
 80025fa:	781b      	ldrb	r3, [r3, #0]
 80025fc:	2b57      	cmp	r3, #87	@ 0x57
 80025fe:	d003      	beq.n	8002608 <nmea_to_decimal+0xf4>
 8002600:	1cfb      	adds	r3, r7, #3
 8002602:	781b      	ldrb	r3, [r3, #0]
 8002604:	2b77      	cmp	r3, #119	@ 0x77
 8002606:	d108      	bne.n	800261a <nmea_to_decimal+0x106>
        dec = -dec;
 8002608:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800260a:	001c      	movs	r4, r3
 800260c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800260e:	2280      	movs	r2, #128	@ 0x80
 8002610:	0612      	lsls	r2, r2, #24
 8002612:	405a      	eors	r2, r3
 8002614:	0015      	movs	r5, r2
 8002616:	63bc      	str	r4, [r7, #56]	@ 0x38
 8002618:	63fd      	str	r5, [r7, #60]	@ 0x3c
    }

    return dec;
 800261a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800261c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800261e:	0010      	movs	r0, r2
 8002620:	0019      	movs	r1, r3
 8002622:	46bd      	mov	sp, r7
 8002624:	b011      	add	sp, #68	@ 0x44
 8002626:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002628:	404e0000 	.word	0x404e0000

0800262c <split_fields>:

/* Split line into commaseparated fields in-place */
static int split_fields(char *line, char *fields[], int max_fields)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	b086      	sub	sp, #24
 8002630:	af00      	add	r7, sp, #0
 8002632:	60f8      	str	r0, [r7, #12]
 8002634:	60b9      	str	r1, [r7, #8]
 8002636:	607a      	str	r2, [r7, #4]
    int count = 0;
 8002638:	2300      	movs	r3, #0
 800263a:	617b      	str	r3, [r7, #20]
    char *p = line;
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	613b      	str	r3, [r7, #16]

    if (*p == '$') {
 8002640:	693b      	ldr	r3, [r7, #16]
 8002642:	781b      	ldrb	r3, [r3, #0]
 8002644:	2b24      	cmp	r3, #36	@ 0x24
 8002646:	d102      	bne.n	800264e <split_fields+0x22>
        p++; /* skip leading $ */
 8002648:	693b      	ldr	r3, [r7, #16]
 800264a:	3301      	adds	r3, #1
 800264c:	613b      	str	r3, [r7, #16]
    }

    fields[count++] = p;
 800264e:	697b      	ldr	r3, [r7, #20]
 8002650:	1c5a      	adds	r2, r3, #1
 8002652:	617a      	str	r2, [r7, #20]
 8002654:	009b      	lsls	r3, r3, #2
 8002656:	68ba      	ldr	r2, [r7, #8]
 8002658:	18d3      	adds	r3, r2, r3
 800265a:	693a      	ldr	r2, [r7, #16]
 800265c:	601a      	str	r2, [r3, #0]

    while (*p != '\0' && count < max_fields) {
 800265e:	e01b      	b.n	8002698 <split_fields+0x6c>
        if (*p == ',') {
 8002660:	693b      	ldr	r3, [r7, #16]
 8002662:	781b      	ldrb	r3, [r3, #0]
 8002664:	2b2c      	cmp	r3, #44	@ 0x2c
 8002666:	d10c      	bne.n	8002682 <split_fields+0x56>
            *p = '\0';
 8002668:	693b      	ldr	r3, [r7, #16]
 800266a:	2200      	movs	r2, #0
 800266c:	701a      	strb	r2, [r3, #0]
            fields[count++] = p + 1;
 800266e:	697b      	ldr	r3, [r7, #20]
 8002670:	1c5a      	adds	r2, r3, #1
 8002672:	617a      	str	r2, [r7, #20]
 8002674:	009b      	lsls	r3, r3, #2
 8002676:	68ba      	ldr	r2, [r7, #8]
 8002678:	18d3      	adds	r3, r2, r3
 800267a:	693a      	ldr	r2, [r7, #16]
 800267c:	3201      	adds	r2, #1
 800267e:	601a      	str	r2, [r3, #0]
 8002680:	e007      	b.n	8002692 <split_fields+0x66>
        } else if (*p == '*') {
 8002682:	693b      	ldr	r3, [r7, #16]
 8002684:	781b      	ldrb	r3, [r3, #0]
 8002686:	2b2a      	cmp	r3, #42	@ 0x2a
 8002688:	d103      	bne.n	8002692 <split_fields+0x66>
            *p = '\0';
 800268a:	693b      	ldr	r3, [r7, #16]
 800268c:	2200      	movs	r2, #0
 800268e:	701a      	strb	r2, [r3, #0]
            break;
 8002690:	e00a      	b.n	80026a8 <split_fields+0x7c>
        }
        p++;
 8002692:	693b      	ldr	r3, [r7, #16]
 8002694:	3301      	adds	r3, #1
 8002696:	613b      	str	r3, [r7, #16]
    while (*p != '\0' && count < max_fields) {
 8002698:	693b      	ldr	r3, [r7, #16]
 800269a:	781b      	ldrb	r3, [r3, #0]
 800269c:	2b00      	cmp	r3, #0
 800269e:	d003      	beq.n	80026a8 <split_fields+0x7c>
 80026a0:	697a      	ldr	r2, [r7, #20]
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	429a      	cmp	r2, r3
 80026a6:	dbdb      	blt.n	8002660 <split_fields+0x34>
    }

    return count;
 80026a8:	697b      	ldr	r3, [r7, #20]
}
 80026aa:	0018      	movs	r0, r3
 80026ac:	46bd      	mov	sp, r7
 80026ae:	b006      	add	sp, #24
 80026b0:	bd80      	pop	{r7, pc}
	...

080026b4 <gps_parse_nmea>:

int gps_parse_nmea(const char *line_in, gps_fix_t *out)
{
 80026b4:	b5b0      	push	{r4, r5, r7, lr}
 80026b6:	b0be      	sub	sp, #248	@ 0xf8
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
 80026bc:	6039      	str	r1, [r7, #0]
    if (line_in == NULL || out == NULL) {
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d002      	beq.n	80026ca <gps_parse_nmea+0x16>
 80026c4:	683b      	ldr	r3, [r7, #0]
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d101      	bne.n	80026ce <gps_parse_nmea+0x1a>
        return 0;
 80026ca:	2300      	movs	r3, #0
 80026cc:	e0b8      	b.n	8002840 <gps_parse_nmea+0x18c>
    }

    /* Make a local modifiable copy */
    char buf[128];
    size_t len = strlen(line_in);
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	0018      	movs	r0, r3
 80026d2:	f7fd fd23 	bl	800011c <strlen>
 80026d6:	0003      	movs	r3, r0
 80026d8:	22f4      	movs	r2, #244	@ 0xf4
 80026da:	18b9      	adds	r1, r7, r2
 80026dc:	600b      	str	r3, [r1, #0]
    if (len >= sizeof(buf)) {
 80026de:	18bb      	adds	r3, r7, r2
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	2b7f      	cmp	r3, #127	@ 0x7f
 80026e4:	d901      	bls.n	80026ea <gps_parse_nmea+0x36>
        return 0;
 80026e6:	2300      	movs	r3, #0
 80026e8:	e0aa      	b.n	8002840 <gps_parse_nmea+0x18c>
    }
    strcpy(buf, line_in);
 80026ea:	687a      	ldr	r2, [r7, #4]
 80026ec:	2448      	movs	r4, #72	@ 0x48
 80026ee:	193b      	adds	r3, r7, r4
 80026f0:	0011      	movs	r1, r2
 80026f2:	0018      	movs	r0, r3
 80026f4:	f005 fd41 	bl	800817a <strcpy>

    /* Quick check for GPRMC */
    if (strstr(buf, "GPRMC,") != buf + 1) {
 80026f8:	4a53      	ldr	r2, [pc, #332]	@ (8002848 <gps_parse_nmea+0x194>)
 80026fa:	193b      	adds	r3, r7, r4
 80026fc:	0011      	movs	r1, r2
 80026fe:	0018      	movs	r0, r3
 8002700:	f005 fca6 	bl	8008050 <strstr>
 8002704:	0002      	movs	r2, r0
 8002706:	193b      	adds	r3, r7, r4
 8002708:	3301      	adds	r3, #1
 800270a:	429a      	cmp	r2, r3
 800270c:	d001      	beq.n	8002712 <gps_parse_nmea+0x5e>
        /* Not a $GPRMC sentence */
        return 0;
 800270e:	2300      	movs	r3, #0
 8002710:	e096      	b.n	8002840 <gps_parse_nmea+0x18c>
    }

    /* Split into fields */
    char *fields[16] = {0};
 8002712:	2408      	movs	r4, #8
 8002714:	193b      	adds	r3, r7, r4
 8002716:	0018      	movs	r0, r3
 8002718:	2340      	movs	r3, #64	@ 0x40
 800271a:	001a      	movs	r2, r3
 800271c:	2100      	movs	r1, #0
 800271e:	f005 fc2b 	bl	8007f78 <memset>
    int n = split_fields(buf, fields, 16);
 8002722:	1939      	adds	r1, r7, r4
 8002724:	2348      	movs	r3, #72	@ 0x48
 8002726:	18fb      	adds	r3, r7, r3
 8002728:	2210      	movs	r2, #16
 800272a:	0018      	movs	r0, r3
 800272c:	f7ff ff7e 	bl	800262c <split_fields>
 8002730:	0003      	movs	r3, r0
 8002732:	22f0      	movs	r2, #240	@ 0xf0
 8002734:	18b9      	adds	r1, r7, r2
 8002736:	600b      	str	r3, [r1, #0]
    if (n < 10) {
 8002738:	18bb      	adds	r3, r7, r2
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	2b09      	cmp	r3, #9
 800273e:	dc01      	bgt.n	8002744 <gps_parse_nmea+0x90>
        return 0;
 8002740:	2300      	movs	r3, #0
 8002742:	e07d      	b.n	8002840 <gps_parse_nmea+0x18c>
       5: longitude
       6: E/W
       ... (we only need 2,3,4,5,6 for now)
    */

    const char status = (fields[2] && fields[2][0]) ? fields[2][0] : 'V';
 8002744:	2208      	movs	r2, #8
 8002746:	18bb      	adds	r3, r7, r2
 8002748:	689b      	ldr	r3, [r3, #8]
 800274a:	2b00      	cmp	r3, #0
 800274c:	d008      	beq.n	8002760 <gps_parse_nmea+0xac>
 800274e:	18bb      	adds	r3, r7, r2
 8002750:	689b      	ldr	r3, [r3, #8]
 8002752:	781b      	ldrb	r3, [r3, #0]
 8002754:	2b00      	cmp	r3, #0
 8002756:	d003      	beq.n	8002760 <gps_parse_nmea+0xac>
 8002758:	18bb      	adds	r3, r7, r2
 800275a:	689b      	ldr	r3, [r3, #8]
 800275c:	781a      	ldrb	r2, [r3, #0]
 800275e:	e000      	b.n	8002762 <gps_parse_nmea+0xae>
 8002760:	2256      	movs	r2, #86	@ 0x56
 8002762:	21ef      	movs	r1, #239	@ 0xef
 8002764:	187b      	adds	r3, r7, r1
 8002766:	701a      	strb	r2, [r3, #0]
    if (status != 'A') {
 8002768:	187b      	adds	r3, r7, r1
 800276a:	781b      	ldrb	r3, [r3, #0]
 800276c:	2b41      	cmp	r3, #65	@ 0x41
 800276e:	d004      	beq.n	800277a <gps_parse_nmea+0xc6>
        out->valid_fix = 0;
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	2200      	movs	r2, #0
 8002774:	601a      	str	r2, [r3, #0]
        return 1; /* Parsed but no valid fix */
 8002776:	2301      	movs	r3, #1
 8002778:	e062      	b.n	8002840 <gps_parse_nmea+0x18c>
    }

    const char *lat_str = fields[3];
 800277a:	2208      	movs	r2, #8
 800277c:	18bb      	adds	r3, r7, r2
 800277e:	68db      	ldr	r3, [r3, #12]
 8002780:	21e8      	movs	r1, #232	@ 0xe8
 8002782:	1878      	adds	r0, r7, r1
 8002784:	6003      	str	r3, [r0, #0]
    const char *lat_hemi_str = fields[4];
 8002786:	18bb      	adds	r3, r7, r2
 8002788:	691b      	ldr	r3, [r3, #16]
 800278a:	20e4      	movs	r0, #228	@ 0xe4
 800278c:	183c      	adds	r4, r7, r0
 800278e:	6023      	str	r3, [r4, #0]
    const char *lon_str = fields[5];
 8002790:	18bb      	adds	r3, r7, r2
 8002792:	695b      	ldr	r3, [r3, #20]
 8002794:	24e0      	movs	r4, #224	@ 0xe0
 8002796:	193d      	adds	r5, r7, r4
 8002798:	602b      	str	r3, [r5, #0]
    const char *lon_hemi_str = fields[6];
 800279a:	18bb      	adds	r3, r7, r2
 800279c:	699b      	ldr	r3, [r3, #24]
 800279e:	22dc      	movs	r2, #220	@ 0xdc
 80027a0:	18bd      	adds	r5, r7, r2
 80027a2:	602b      	str	r3, [r5, #0]

    if (!lat_str || !lat_hemi_str || !lon_str || !lon_hemi_str) {
 80027a4:	187b      	adds	r3, r7, r1
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d00b      	beq.n	80027c4 <gps_parse_nmea+0x110>
 80027ac:	183b      	adds	r3, r7, r0
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d007      	beq.n	80027c4 <gps_parse_nmea+0x110>
 80027b4:	193b      	adds	r3, r7, r4
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d003      	beq.n	80027c4 <gps_parse_nmea+0x110>
 80027bc:	18bb      	adds	r3, r7, r2
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d101      	bne.n	80027c8 <gps_parse_nmea+0x114>
        return 0;
 80027c4:	2300      	movs	r3, #0
 80027c6:	e03b      	b.n	8002840 <gps_parse_nmea+0x18c>
    }

    char lat_hemi = lat_hemi_str[0];
 80027c8:	21db      	movs	r1, #219	@ 0xdb
 80027ca:	187b      	adds	r3, r7, r1
 80027cc:	22e4      	movs	r2, #228	@ 0xe4
 80027ce:	18ba      	adds	r2, r7, r2
 80027d0:	6812      	ldr	r2, [r2, #0]
 80027d2:	7812      	ldrb	r2, [r2, #0]
 80027d4:	701a      	strb	r2, [r3, #0]
    char lon_hemi = lon_hemi_str[0];
 80027d6:	24da      	movs	r4, #218	@ 0xda
 80027d8:	193b      	adds	r3, r7, r4
 80027da:	22dc      	movs	r2, #220	@ 0xdc
 80027dc:	18ba      	adds	r2, r7, r2
 80027de:	6812      	ldr	r2, [r2, #0]
 80027e0:	7812      	ldrb	r2, [r2, #0]
 80027e2:	701a      	strb	r2, [r3, #0]

    double lat = nmea_to_decimal(lat_str, lat_hemi);
 80027e4:	187b      	adds	r3, r7, r1
 80027e6:	781a      	ldrb	r2, [r3, #0]
 80027e8:	23e8      	movs	r3, #232	@ 0xe8
 80027ea:	18fb      	adds	r3, r7, r3
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	0011      	movs	r1, r2
 80027f0:	0018      	movs	r0, r3
 80027f2:	f7ff fe8f 	bl	8002514 <nmea_to_decimal>
 80027f6:	0002      	movs	r2, r0
 80027f8:	000b      	movs	r3, r1
 80027fa:	25d0      	movs	r5, #208	@ 0xd0
 80027fc:	1979      	adds	r1, r7, r5
 80027fe:	600a      	str	r2, [r1, #0]
 8002800:	604b      	str	r3, [r1, #4]
    double lon = nmea_to_decimal(lon_str, lon_hemi);
 8002802:	193b      	adds	r3, r7, r4
 8002804:	781a      	ldrb	r2, [r3, #0]
 8002806:	23e0      	movs	r3, #224	@ 0xe0
 8002808:	18fb      	adds	r3, r7, r3
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	0011      	movs	r1, r2
 800280e:	0018      	movs	r0, r3
 8002810:	f7ff fe80 	bl	8002514 <nmea_to_decimal>
 8002814:	0002      	movs	r2, r0
 8002816:	000b      	movs	r3, r1
 8002818:	20c8      	movs	r0, #200	@ 0xc8
 800281a:	1839      	adds	r1, r7, r0
 800281c:	600a      	str	r2, [r1, #0]
 800281e:	604b      	str	r3, [r1, #4]

    out->valid_fix = 1;
 8002820:	683b      	ldr	r3, [r7, #0]
 8002822:	2201      	movs	r2, #1
 8002824:	601a      	str	r2, [r3, #0]
    out->latitude  = lat;
 8002826:	6839      	ldr	r1, [r7, #0]
 8002828:	197b      	adds	r3, r7, r5
 800282a:	681a      	ldr	r2, [r3, #0]
 800282c:	685b      	ldr	r3, [r3, #4]
 800282e:	608a      	str	r2, [r1, #8]
 8002830:	60cb      	str	r3, [r1, #12]
    out->longitude = lon;
 8002832:	6839      	ldr	r1, [r7, #0]
 8002834:	183b      	adds	r3, r7, r0
 8002836:	681a      	ldr	r2, [r3, #0]
 8002838:	685b      	ldr	r3, [r3, #4]
 800283a:	610a      	str	r2, [r1, #16]
 800283c:	614b      	str	r3, [r1, #20]

    return 1;
 800283e:	2301      	movs	r3, #1
}
 8002840:	0018      	movs	r0, r3
 8002842:	46bd      	mov	sp, r7
 8002844:	b03e      	add	sp, #248	@ 0xf8
 8002846:	bdb0      	pop	{r4, r5, r7, pc}
 8002848:	0800abb8 	.word	0x0800abb8

0800284c <gps_uart_rx_byte>:

static uint8_t rx_byte; /* singlebyte buffer for HAL UART IT */

/* Push a byte into ring buffer */
void gps_uart_rx_byte(uint8_t byte)
{
 800284c:	b580      	push	{r7, lr}
 800284e:	b084      	sub	sp, #16
 8002850:	af00      	add	r7, sp, #0
 8002852:	0002      	movs	r2, r0
 8002854:	1dfb      	adds	r3, r7, #7
 8002856:	701a      	strb	r2, [r3, #0]
    uint16_t next = (uint16_t)((rx_head + 1U) % GPS_RX_BUFFER_SIZE);
 8002858:	4b10      	ldr	r3, [pc, #64]	@ (800289c <gps_uart_rx_byte+0x50>)
 800285a:	881b      	ldrh	r3, [r3, #0]
 800285c:	b29b      	uxth	r3, r3
 800285e:	3301      	adds	r3, #1
 8002860:	b29a      	uxth	r2, r3
 8002862:	200e      	movs	r0, #14
 8002864:	183b      	adds	r3, r7, r0
 8002866:	21ff      	movs	r1, #255	@ 0xff
 8002868:	400a      	ands	r2, r1
 800286a:	801a      	strh	r2, [r3, #0]
    if (next != rx_tail) {
 800286c:	4b0c      	ldr	r3, [pc, #48]	@ (80028a0 <gps_uart_rx_byte+0x54>)
 800286e:	881b      	ldrh	r3, [r3, #0]
 8002870:	b29b      	uxth	r3, r3
 8002872:	183a      	adds	r2, r7, r0
 8002874:	8812      	ldrh	r2, [r2, #0]
 8002876:	429a      	cmp	r2, r3
 8002878:	d00b      	beq.n	8002892 <gps_uart_rx_byte+0x46>
        rx_buf[rx_head] = byte;
 800287a:	4b08      	ldr	r3, [pc, #32]	@ (800289c <gps_uart_rx_byte+0x50>)
 800287c:	881b      	ldrh	r3, [r3, #0]
 800287e:	b29b      	uxth	r3, r3
 8002880:	0019      	movs	r1, r3
 8002882:	4b08      	ldr	r3, [pc, #32]	@ (80028a4 <gps_uart_rx_byte+0x58>)
 8002884:	1dfa      	adds	r2, r7, #7
 8002886:	7812      	ldrb	r2, [r2, #0]
 8002888:	545a      	strb	r2, [r3, r1]
        rx_head = next;
 800288a:	4b04      	ldr	r3, [pc, #16]	@ (800289c <gps_uart_rx_byte+0x50>)
 800288c:	183a      	adds	r2, r7, r0
 800288e:	8812      	ldrh	r2, [r2, #0]
 8002890:	801a      	strh	r2, [r3, #0]
    }
    /* else: buffer overflow, byte is dropped */
}
 8002892:	46c0      	nop			@ (mov r8, r8)
 8002894:	46bd      	mov	sp, r7
 8002896:	b004      	add	sp, #16
 8002898:	bd80      	pop	{r7, pc}
 800289a:	46c0      	nop			@ (mov r8, r8)
 800289c:	2000030c 	.word	0x2000030c
 80028a0:	2000030e 	.word	0x2000030e
 80028a4:	2000020c 	.word	0x2000020c

080028a8 <gps_uart_init>:

/* Initialize UART2 reception in interrupt mode */
void gps_uart_init(void)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	af00      	add	r7, sp, #0
    /* Start first interruptdriven receive */
    HAL_UART_Receive_IT(&huart2, &rx_byte, 1);
 80028ac:	4904      	ldr	r1, [pc, #16]	@ (80028c0 <gps_uart_init+0x18>)
 80028ae:	4b05      	ldr	r3, [pc, #20]	@ (80028c4 <gps_uart_init+0x1c>)
 80028b0:	2201      	movs	r2, #1
 80028b2:	0018      	movs	r0, r3
 80028b4:	f002 fc61 	bl	800517a <HAL_UART_Receive_IT>
}
 80028b8:	46c0      	nop			@ (mov r8, r8)
 80028ba:	46bd      	mov	sp, r7
 80028bc:	bd80      	pop	{r7, pc}
 80028be:	46c0      	nop			@ (mov r8, r8)
 80028c0:	20000310 	.word	0x20000310
 80028c4:	20000398 	.word	0x20000398

080028c8 <gps_uart_on_rx_complete>:

/* Called from HAL UART RX complete callback (see main.c) */
void gps_uart_on_rx_complete(void)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	af00      	add	r7, sp, #0
    gps_uart_rx_byte(rx_byte);
 80028cc:	4b06      	ldr	r3, [pc, #24]	@ (80028e8 <gps_uart_on_rx_complete+0x20>)
 80028ce:	781b      	ldrb	r3, [r3, #0]
 80028d0:	0018      	movs	r0, r3
 80028d2:	f7ff ffbb 	bl	800284c <gps_uart_rx_byte>
    /* Restart reception for next byte */
    HAL_UART_Receive_IT(&huart2, &rx_byte, 1);
 80028d6:	4904      	ldr	r1, [pc, #16]	@ (80028e8 <gps_uart_on_rx_complete+0x20>)
 80028d8:	4b04      	ldr	r3, [pc, #16]	@ (80028ec <gps_uart_on_rx_complete+0x24>)
 80028da:	2201      	movs	r2, #1
 80028dc:	0018      	movs	r0, r3
 80028de:	f002 fc4c 	bl	800517a <HAL_UART_Receive_IT>
}
 80028e2:	46c0      	nop			@ (mov r8, r8)
 80028e4:	46bd      	mov	sp, r7
 80028e6:	bd80      	pop	{r7, pc}
 80028e8:	20000310 	.word	0x20000310
 80028ec:	20000398 	.word	0x20000398

080028f0 <rb_get_char>:

/* Get one byte from ring buffer, return -1 if empty */
static int rb_get_char(void)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b082      	sub	sp, #8
 80028f4:	af00      	add	r7, sp, #0
    if (rx_head == rx_tail) {
 80028f6:	4b11      	ldr	r3, [pc, #68]	@ (800293c <rb_get_char+0x4c>)
 80028f8:	881b      	ldrh	r3, [r3, #0]
 80028fa:	b29a      	uxth	r2, r3
 80028fc:	4b10      	ldr	r3, [pc, #64]	@ (8002940 <rb_get_char+0x50>)
 80028fe:	881b      	ldrh	r3, [r3, #0]
 8002900:	b29b      	uxth	r3, r3
 8002902:	429a      	cmp	r2, r3
 8002904:	d102      	bne.n	800290c <rb_get_char+0x1c>
        return -1; /* empty */
 8002906:	2301      	movs	r3, #1
 8002908:	425b      	negs	r3, r3
 800290a:	e013      	b.n	8002934 <rb_get_char+0x44>
    }
    uint8_t c = rx_buf[rx_tail];
 800290c:	4b0c      	ldr	r3, [pc, #48]	@ (8002940 <rb_get_char+0x50>)
 800290e:	881b      	ldrh	r3, [r3, #0]
 8002910:	b29b      	uxth	r3, r3
 8002912:	0019      	movs	r1, r3
 8002914:	1dfb      	adds	r3, r7, #7
 8002916:	4a0b      	ldr	r2, [pc, #44]	@ (8002944 <rb_get_char+0x54>)
 8002918:	5c52      	ldrb	r2, [r2, r1]
 800291a:	701a      	strb	r2, [r3, #0]
    rx_tail = (uint16_t)((rx_tail + 1U) % GPS_RX_BUFFER_SIZE);
 800291c:	4b08      	ldr	r3, [pc, #32]	@ (8002940 <rb_get_char+0x50>)
 800291e:	881b      	ldrh	r3, [r3, #0]
 8002920:	b29b      	uxth	r3, r3
 8002922:	3301      	adds	r3, #1
 8002924:	b29b      	uxth	r3, r3
 8002926:	22ff      	movs	r2, #255	@ 0xff
 8002928:	4013      	ands	r3, r2
 800292a:	b29a      	uxth	r2, r3
 800292c:	4b04      	ldr	r3, [pc, #16]	@ (8002940 <rb_get_char+0x50>)
 800292e:	801a      	strh	r2, [r3, #0]
    return (int)c;
 8002930:	1dfb      	adds	r3, r7, #7
 8002932:	781b      	ldrb	r3, [r3, #0]
}
 8002934:	0018      	movs	r0, r3
 8002936:	46bd      	mov	sp, r7
 8002938:	b002      	add	sp, #8
 800293a:	bd80      	pop	{r7, pc}
 800293c:	2000030c 	.word	0x2000030c
 8002940:	2000030e 	.word	0x2000030e
 8002944:	2000020c 	.word	0x2000020c

08002948 <gps_uart_get_line>:

/* Assemble a full NMEA line ending with \n. Returns 1 if a line is copied. */
int gps_uart_get_line(char *out, int max_len)
{
 8002948:	b580      	push	{r7, lr}
 800294a:	b084      	sub	sp, #16
 800294c:	af00      	add	r7, sp, #0
 800294e:	6078      	str	r0, [r7, #4]
 8002950:	6039      	str	r1, [r7, #0]
    static char line[GPS_LINE_BUFFER_SIZE];
    static int  idx = 0;

    if (out == NULL || max_len <= 0) {
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	2b00      	cmp	r3, #0
 8002956:	d002      	beq.n	800295e <gps_uart_get_line+0x16>
 8002958:	683b      	ldr	r3, [r7, #0]
 800295a:	2b00      	cmp	r3, #0
 800295c:	dc01      	bgt.n	8002962 <gps_uart_get_line+0x1a>
        return 0;
 800295e:	2300      	movs	r3, #0
 8002960:	e04c      	b.n	80029fc <gps_uart_get_line+0xb4>
    }

    while (1) {
        int ch = rb_get_char();
 8002962:	f7ff ffc5 	bl	80028f0 <rb_get_char>
 8002966:	0003      	movs	r3, r0
 8002968:	60fb      	str	r3, [r7, #12]
        if (ch < 0) {
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	2b00      	cmp	r3, #0
 800296e:	da01      	bge.n	8002974 <gps_uart_get_line+0x2c>
            /* no more data */
            return 0;
 8002970:	2300      	movs	r3, #0
 8002972:	e043      	b.n	80029fc <gps_uart_get_line+0xb4>
        }

        char c = (char)ch;
 8002974:	210b      	movs	r1, #11
 8002976:	187b      	adds	r3, r7, r1
 8002978:	68fa      	ldr	r2, [r7, #12]
 800297a:	701a      	strb	r2, [r3, #0]
        if (c == '\r') {
 800297c:	000a      	movs	r2, r1
 800297e:	18bb      	adds	r3, r7, r2
 8002980:	781b      	ldrb	r3, [r3, #0]
 8002982:	2b0d      	cmp	r3, #13
 8002984:	d038      	beq.n	80029f8 <gps_uart_get_line+0xb0>
            /* skip */
            continue;
        }

        if (c == '\n') {
 8002986:	18bb      	adds	r3, r7, r2
 8002988:	781b      	ldrb	r3, [r3, #0]
 800298a:	2b0a      	cmp	r3, #10
 800298c:	d121      	bne.n	80029d2 <gps_uart_get_line+0x8a>
            /* end of line */
            line[idx] = '\0';
 800298e:	4b1d      	ldr	r3, [pc, #116]	@ (8002a04 <gps_uart_get_line+0xbc>)
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	4a1d      	ldr	r2, [pc, #116]	@ (8002a08 <gps_uart_get_line+0xc0>)
 8002994:	2100      	movs	r1, #0
 8002996:	54d1      	strb	r1, [r2, r3]
            if (idx > 0) {
 8002998:	4b1a      	ldr	r3, [pc, #104]	@ (8002a04 <gps_uart_get_line+0xbc>)
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	2b00      	cmp	r3, #0
 800299e:	dd14      	ble.n	80029ca <gps_uart_get_line+0x82>
                /* copy to user buffer */
                if (idx >= max_len) {
 80029a0:	4b18      	ldr	r3, [pc, #96]	@ (8002a04 <gps_uart_get_line+0xbc>)
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	683a      	ldr	r2, [r7, #0]
 80029a6:	429a      	cmp	r2, r3
 80029a8:	dc04      	bgt.n	80029b4 <gps_uart_get_line+0x6c>
                    idx = 0;
 80029aa:	4b16      	ldr	r3, [pc, #88]	@ (8002a04 <gps_uart_get_line+0xbc>)
 80029ac:	2200      	movs	r2, #0
 80029ae:	601a      	str	r2, [r3, #0]
                    return 0; /* line too long; drop */
 80029b0:	2300      	movs	r3, #0
 80029b2:	e023      	b.n	80029fc <gps_uart_get_line+0xb4>
                }
                strcpy(out, line);
 80029b4:	4a14      	ldr	r2, [pc, #80]	@ (8002a08 <gps_uart_get_line+0xc0>)
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	0011      	movs	r1, r2
 80029ba:	0018      	movs	r0, r3
 80029bc:	f005 fbdd 	bl	800817a <strcpy>
                idx = 0;
 80029c0:	4b10      	ldr	r3, [pc, #64]	@ (8002a04 <gps_uart_get_line+0xbc>)
 80029c2:	2200      	movs	r2, #0
 80029c4:	601a      	str	r2, [r3, #0]
                return 1;
 80029c6:	2301      	movs	r3, #1
 80029c8:	e018      	b.n	80029fc <gps_uart_get_line+0xb4>
            } else {
                /* empty line; ignore */
                idx = 0;
 80029ca:	4b0e      	ldr	r3, [pc, #56]	@ (8002a04 <gps_uart_get_line+0xbc>)
 80029cc:	2200      	movs	r2, #0
 80029ce:	601a      	str	r2, [r3, #0]
                continue;
 80029d0:	e013      	b.n	80029fa <gps_uart_get_line+0xb2>
            }
        }

        if (idx < (GPS_LINE_BUFFER_SIZE - 1)) {
 80029d2:	4b0c      	ldr	r3, [pc, #48]	@ (8002a04 <gps_uart_get_line+0xbc>)
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	2b7e      	cmp	r3, #126	@ 0x7e
 80029d8:	dc0a      	bgt.n	80029f0 <gps_uart_get_line+0xa8>
            line[idx++] = c;
 80029da:	4b0a      	ldr	r3, [pc, #40]	@ (8002a04 <gps_uart_get_line+0xbc>)
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	1c59      	adds	r1, r3, #1
 80029e0:	4a08      	ldr	r2, [pc, #32]	@ (8002a04 <gps_uart_get_line+0xbc>)
 80029e2:	6011      	str	r1, [r2, #0]
 80029e4:	4a08      	ldr	r2, [pc, #32]	@ (8002a08 <gps_uart_get_line+0xc0>)
 80029e6:	210b      	movs	r1, #11
 80029e8:	1879      	adds	r1, r7, r1
 80029ea:	7809      	ldrb	r1, [r1, #0]
 80029ec:	54d1      	strb	r1, [r2, r3]
 80029ee:	e7b8      	b.n	8002962 <gps_uart_get_line+0x1a>
        } else {
            /* overflow in line buffer; reset */
            idx = 0;
 80029f0:	4b04      	ldr	r3, [pc, #16]	@ (8002a04 <gps_uart_get_line+0xbc>)
 80029f2:	2200      	movs	r2, #0
 80029f4:	601a      	str	r2, [r3, #0]
 80029f6:	e7b4      	b.n	8002962 <gps_uart_get_line+0x1a>
            continue;
 80029f8:	46c0      	nop			@ (mov r8, r8)
    while (1) {
 80029fa:	e7b2      	b.n	8002962 <gps_uart_get_line+0x1a>
        }
    }
}
 80029fc:	0018      	movs	r0, r3
 80029fe:	46bd      	mov	sp, r7
 8002a00:	b004      	add	sp, #16
 8002a02:	bd80      	pop	{r7, pc}
 8002a04:	20000314 	.word	0x20000314
 8002a08:	20000318 	.word	0x20000318

08002a0c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002a0c:	b5b0      	push	{r4, r5, r7, lr}
 8002a0e:	b0b6      	sub	sp, #216	@ 0xd8
 8002a10:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002a12:	f001 fb23 	bl	800405c <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002a16:	f000 fa5d 	bl	8002ed4 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002a1a:	f000 fb03 	bl	8003024 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8002a1e:	f000 faa1 	bl	8002f64 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 8002a22:	f000 facf 	bl	8002fc4 <MX_USART1_UART_Init>
  gps_uart_init();
 8002a26:	f7ff ff3f 	bl	80028a8 <gps_uart_init>

  /* USER CODE BEGIN 2 */
  /* Initialize SIM808 subsystems */
  sim808_init();
 8002a2a:	f000 fc73 	bl	8003314 <sim808_init>
  sim808_gps_init();
 8002a2e:	f000 feab 	bl	8003788 <sim808_gps_init>
  sim808_gprs_init();
 8002a32:	f000 fda3 	bl	800357c <sim808_gprs_init>
  sim808_power_init();
 8002a36:	f001 f8ef 	bl	8003c18 <sim808_power_init>
  sim808_power_set_watchdog(1);  /* Enable watchdog (mock) */
 8002a3a:	2001      	movs	r0, #1
 8002a3c:	f001 f9ae 	bl	8003d9c <sim808_power_set_watchdog>

  /* Welcome message */
  printf("\r\n");
 8002a40:	4bcf      	ldr	r3, [pc, #828]	@ (8002d80 <main+0x374>)
 8002a42:	0018      	movs	r0, r3
 8002a44:	f005 f96c 	bl	8007d20 <puts>
  printf("=============================================\r\n");
 8002a48:	4bce      	ldr	r3, [pc, #824]	@ (8002d84 <main+0x378>)
 8002a4a:	0018      	movs	r0, r3
 8002a4c:	f005 f968 	bl	8007d20 <puts>
  printf("  STM32F030C8 GPS Tracker - Phases 1-7 Demo\r\n");
 8002a50:	4bcd      	ldr	r3, [pc, #820]	@ (8002d88 <main+0x37c>)
 8002a52:	0018      	movs	r0, r3
 8002a54:	f005 f964 	bl	8007d20 <puts>
  printf("  Hardware-Free Testing Mode (SIM808 Mock)\r\n");
 8002a58:	4bcc      	ldr	r3, [pc, #816]	@ (8002d8c <main+0x380>)
 8002a5a:	0018      	movs	r0, r3
 8002a5c:	f005 f960 	bl	8007d20 <puts>
  printf("=============================================\r\n");
 8002a60:	4bc8      	ldr	r3, [pc, #800]	@ (8002d84 <main+0x378>)
 8002a62:	0018      	movs	r0, r3
 8002a64:	f005 f95c 	bl	8007d20 <puts>
  printf("\r\n");
 8002a68:	4bc5      	ldr	r3, [pc, #788]	@ (8002d80 <main+0x374>)
 8002a6a:	0018      	movs	r0, r3
 8002a6c:	f005 f958 	bl	8007d20 <puts>

  /* Run GPS parser selftest with demo NMEA sentences */
  demo_gps_parser();
 8002a70:	f000 fb68 	bl	8003144 <demo_gps_parser>

  printf("Press button or wait for real GPS data...\r\n");
 8002a74:	4bc6      	ldr	r3, [pc, #792]	@ (8002d90 <main+0x384>)
 8002a76:	0018      	movs	r0, r3
 8002a78:	f005 f952 	bl	8007d20 <puts>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* Drive SIM808 core + power manager */
    sim808_task();
 8002a7c:	f000 fca6 	bl	80033cc <sim808_task>
    sim808_power_task();
 8002a80:	f001 f9e8 	bl	8003e54 <sim808_power_task>

    /* Periodic SIM808 / GPS / GPRS / Power handling every 2s */
    static uint32_t last_sim808_tick = 0;
    uint32_t now = HAL_GetTick();
 8002a84:	f001 fb44 	bl	8004110 <HAL_GetTick>
 8002a88:	0003      	movs	r3, r0
 8002a8a:	21cc      	movs	r1, #204	@ 0xcc
 8002a8c:	187a      	adds	r2, r7, r1
 8002a8e:	6013      	str	r3, [r2, #0]

    if (now - last_sim808_tick >= 2000U) {
 8002a90:	4bc0      	ldr	r3, [pc, #768]	@ (8002d94 <main+0x388>)
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	187a      	adds	r2, r7, r1
 8002a96:	6812      	ldr	r2, [r2, #0]
 8002a98:	1ad2      	subs	r2, r2, r3
 8002a9a:	23fa      	movs	r3, #250	@ 0xfa
 8002a9c:	00db      	lsls	r3, r3, #3
 8002a9e:	429a      	cmp	r2, r3
 8002aa0:	d200      	bcs.n	8002aa4 <main+0x98>
 8002aa2:	e1b7      	b.n	8002e14 <main+0x408>
        last_sim808_tick = now;
 8002aa4:	4bbb      	ldr	r3, [pc, #748]	@ (8002d94 <main+0x388>)
 8002aa6:	187a      	adds	r2, r7, r1
 8002aa8:	6812      	ldr	r2, [r2, #0]
 8002aaa:	601a      	str	r2, [r3, #0]

        /* --- Core SIM808 state --- */
        sim808_state_t st = sim808_get_state();
 8002aac:	25cb      	movs	r5, #203	@ 0xcb
 8002aae:	197c      	adds	r4, r7, r5
 8002ab0:	f000 fc56 	bl	8003360 <sim808_get_state>
 8002ab4:	0003      	movs	r3, r0
 8002ab6:	7023      	strb	r3, [r4, #0]
        printf("[SIM808] State: %s\r\n", sim808_state_to_str(st));
 8002ab8:	002c      	movs	r4, r5
 8002aba:	193b      	adds	r3, r7, r4
 8002abc:	781b      	ldrb	r3, [r3, #0]
 8002abe:	0018      	movs	r0, r3
 8002ac0:	f000 fbd4 	bl	800326c <sim808_state_to_str>
 8002ac4:	0002      	movs	r2, r0
 8002ac6:	4bb4      	ldr	r3, [pc, #720]	@ (8002d98 <main+0x38c>)
 8002ac8:	0011      	movs	r1, r2
 8002aca:	0018      	movs	r0, r3
 8002acc:	f005 f8c2 	bl	8007c54 <iprintf>

        /* --- GPS via SIM808 (CGNSINF) with basic retry & error handling --- */
        if (st == SIM808_STATE_READY) {
 8002ad0:	193b      	adds	r3, r7, r4
 8002ad2:	781b      	ldrb	r3, [r3, #0]
 8002ad4:	2b04      	cmp	r3, #4
 8002ad6:	d16c      	bne.n	8002bb2 <main+0x1a6>
            sim808_result_t res = sim808_request_gps_info();
 8002ad8:	25ca      	movs	r5, #202	@ 0xca
 8002ada:	197c      	adds	r4, r7, r5
 8002adc:	f000 fc4a 	bl	8003374 <sim808_request_gps_info>
 8002ae0:	0003      	movs	r3, r0
 8002ae2:	7023      	strb	r3, [r4, #0]
            if (res == SIM808_OK) {
 8002ae4:	197b      	adds	r3, r7, r5
 8002ae6:	781b      	ldrb	r3, [r3, #0]
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d104      	bne.n	8002af6 <main+0xea>
                printf("[SIM808] Requested GPS info (AT+CGNSINF)\r\n");
 8002aec:	4bab      	ldr	r3, [pc, #684]	@ (8002d9c <main+0x390>)
 8002aee:	0018      	movs	r0, r3
 8002af0:	f005 f916 	bl	8007d20 <puts>
 8002af4:	e005      	b.n	8002b02 <main+0xf6>
            } else {
                /* Request was not accepted (not ready/busy) */
                sim808_gps_retry_count++;
 8002af6:	4baa      	ldr	r3, [pc, #680]	@ (8002da0 <main+0x394>)
 8002af8:	781b      	ldrb	r3, [r3, #0]
 8002afa:	3301      	adds	r3, #1
 8002afc:	b2da      	uxtb	r2, r3
 8002afe:	4ba8      	ldr	r3, [pc, #672]	@ (8002da0 <main+0x394>)
 8002b00:	701a      	strb	r2, [r3, #0]
            }

            /* Check latest error status from driver (Phase 7) */
            sim808_error_status_t es;
            sim808_get_error_status(&es);
 8002b02:	24bc      	movs	r4, #188	@ 0xbc
 8002b04:	193b      	adds	r3, r7, r4
 8002b06:	0018      	movs	r0, r3
 8002b08:	f000 fbf2 	bl	80032f0 <sim808_get_error_status>
            if (es.last_error != SIM808_ERR_NONE) {
 8002b0c:	0022      	movs	r2, r4
 8002b0e:	18bb      	adds	r3, r7, r2
 8002b10:	781b      	ldrb	r3, [r3, #0]
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d018      	beq.n	8002b48 <main+0x13c>
                printf("[SIM808 ERROR] code=%d, count=%lu\r\n",
                       es.last_error, (unsigned long)es.error_count);
 8002b16:	18bb      	adds	r3, r7, r2
 8002b18:	781b      	ldrb	r3, [r3, #0]
                printf("[SIM808 ERROR] code=%d, count=%lu\r\n",
 8002b1a:	0019      	movs	r1, r3
                       es.last_error, (unsigned long)es.error_count);
 8002b1c:	0014      	movs	r4, r2
 8002b1e:	18bb      	adds	r3, r7, r2
 8002b20:	685a      	ldr	r2, [r3, #4]
                printf("[SIM808 ERROR] code=%d, count=%lu\r\n",
 8002b22:	4ba0      	ldr	r3, [pc, #640]	@ (8002da4 <main+0x398>)
 8002b24:	0018      	movs	r0, r3
 8002b26:	f005 f895 	bl	8007c54 <iprintf>

                /* On timeout or repeated operation failures, trigger re-init */
                if (es.last_error == SIM808_ERR_TIMEOUT_OP ||
 8002b2a:	0022      	movs	r2, r4
 8002b2c:	18bb      	adds	r3, r7, r2
 8002b2e:	781b      	ldrb	r3, [r3, #0]
 8002b30:	2b01      	cmp	r3, #1
 8002b32:	d003      	beq.n	8002b3c <main+0x130>
                    es.last_error == SIM808_ERR_CMD_REJECTED) {
 8002b34:	18bb      	adds	r3, r7, r2
 8002b36:	781b      	ldrb	r3, [r3, #0]
                if (es.last_error == SIM808_ERR_TIMEOUT_OP ||
 8002b38:	2b02      	cmp	r3, #2
 8002b3a:	d105      	bne.n	8002b48 <main+0x13c>
                    sim808_gps_retry_count++;
 8002b3c:	4b98      	ldr	r3, [pc, #608]	@ (8002da0 <main+0x394>)
 8002b3e:	781b      	ldrb	r3, [r3, #0]
 8002b40:	3301      	adds	r3, #1
 8002b42:	b2da      	uxtb	r2, r3
 8002b44:	4b96      	ldr	r3, [pc, #600]	@ (8002da0 <main+0x394>)
 8002b46:	701a      	strb	r2, [r3, #0]
                }
            }

            /* If too many consecutive problems, reinitialize SIM808 stack */
            if (sim808_gps_retry_count >= 3) {
 8002b48:	4b95      	ldr	r3, [pc, #596]	@ (8002da0 <main+0x394>)
 8002b4a:	781b      	ldrb	r3, [r3, #0]
 8002b4c:	2b02      	cmp	r3, #2
 8002b4e:	d911      	bls.n	8002b74 <main+0x168>
                printf("[SIM808] Too many GPS errors, reinitializing SIM808...\r\n");
 8002b50:	4b95      	ldr	r3, [pc, #596]	@ (8002da8 <main+0x39c>)
 8002b52:	0018      	movs	r0, r3
 8002b54:	f005 f8e4 	bl	8007d20 <puts>
                sim808_init();
 8002b58:	f000 fbdc 	bl	8003314 <sim808_init>
                sim808_gps_init();
 8002b5c:	f000 fe14 	bl	8003788 <sim808_gps_init>
                sim808_gprs_init();
 8002b60:	f000 fd0c 	bl	800357c <sim808_gprs_init>
                sim808_power_init();
 8002b64:	f001 f858 	bl	8003c18 <sim808_power_init>
                sim808_power_set_watchdog(1);
 8002b68:	2001      	movs	r0, #1
 8002b6a:	f001 f917 	bl	8003d9c <sim808_power_set_watchdog>
                sim808_gps_retry_count = 0;
 8002b6e:	4b8c      	ldr	r3, [pc, #560]	@ (8002da0 <main+0x394>)
 8002b70:	2200      	movs	r2, #0
 8002b72:	701a      	strb	r2, [r3, #0]
            }

            /* Try to fetch latest SIM808 GPS fix */
            gps_fix_t sim_fix;
            if (sim808_gps_get_fix(&sim_fix) && sim_fix.valid_fix) {
 8002b74:	24a0      	movs	r4, #160	@ 0xa0
 8002b76:	193b      	adds	r3, r7, r4
 8002b78:	0018      	movs	r0, r3
 8002b7a:	f000 ff23 	bl	80039c4 <sim808_gps_get_fix>
 8002b7e:	1e03      	subs	r3, r0, #0
 8002b80:	d013      	beq.n	8002baa <main+0x19e>
 8002b82:	0022      	movs	r2, r4
 8002b84:	18bb      	adds	r3, r7, r2
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d00e      	beq.n	8002baa <main+0x19e>
                printf("[SIM808 GPS] Lat: %.6f  Lon: %.6f\r\n",
 8002b8c:	18bb      	adds	r3, r7, r2
 8002b8e:	6898      	ldr	r0, [r3, #8]
 8002b90:	68d9      	ldr	r1, [r3, #12]
 8002b92:	18bb      	adds	r3, r7, r2
 8002b94:	691a      	ldr	r2, [r3, #16]
 8002b96:	695b      	ldr	r3, [r3, #20]
 8002b98:	4c84      	ldr	r4, [pc, #528]	@ (8002dac <main+0x3a0>)
 8002b9a:	9200      	str	r2, [sp, #0]
 8002b9c:	9301      	str	r3, [sp, #4]
 8002b9e:	0002      	movs	r2, r0
 8002ba0:	000b      	movs	r3, r1
 8002ba2:	0020      	movs	r0, r4
 8002ba4:	f005 f856 	bl	8007c54 <iprintf>
 8002ba8:	e003      	b.n	8002bb2 <main+0x1a6>
                       sim_fix.latitude, sim_fix.longitude);
            } else {
                printf("[SIM808 GPS] No valid fix yet\r\n");
 8002baa:	4b81      	ldr	r3, [pc, #516]	@ (8002db0 <main+0x3a4>)
 8002bac:	0018      	movs	r0, r3
 8002bae:	f005 f8b7 	bl	8007d20 <puts>
            }
        }

        /* --- GPRS/TCP mock test sequence (once) --- */
        static int gprs_test_done = 0;
        if (st == SIM808_STATE_READY && !gprs_test_done) {
 8002bb2:	23cb      	movs	r3, #203	@ 0xcb
 8002bb4:	18fb      	adds	r3, r7, r3
 8002bb6:	781b      	ldrb	r3, [r3, #0]
 8002bb8:	2b04      	cmp	r3, #4
 8002bba:	d000      	beq.n	8002bbe <main+0x1b2>
 8002bbc:	e082      	b.n	8002cc4 <main+0x2b8>
 8002bbe:	4b7d      	ldr	r3, [pc, #500]	@ (8002db4 <main+0x3a8>)
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d000      	beq.n	8002bc8 <main+0x1bc>
 8002bc6:	e07d      	b.n	8002cc4 <main+0x2b8>
            static uint32_t gprs_step_tick = 0;
            static int gprs_step = 0;

            if (gprs_step == 0) {
 8002bc8:	4b7b      	ldr	r3, [pc, #492]	@ (8002db8 <main+0x3ac>)
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d110      	bne.n	8002bf2 <main+0x1e6>
                printf("[SIM808] Initiating GPRS attach...\r\n");
 8002bd0:	4b7a      	ldr	r3, [pc, #488]	@ (8002dbc <main+0x3b0>)
 8002bd2:	0018      	movs	r0, r3
 8002bd4:	f005 f8a4 	bl	8007d20 <puts>
                sim808_gprs_attach("internet");
 8002bd8:	4b79      	ldr	r3, [pc, #484]	@ (8002dc0 <main+0x3b4>)
 8002bda:	0018      	movs	r0, r3
 8002bdc:	f000 fce8 	bl	80035b0 <sim808_gprs_attach>
                gprs_step = 1;
 8002be0:	4b75      	ldr	r3, [pc, #468]	@ (8002db8 <main+0x3ac>)
 8002be2:	2201      	movs	r2, #1
 8002be4:	601a      	str	r2, [r3, #0]
                gprs_step_tick = now;
 8002be6:	4b77      	ldr	r3, [pc, #476]	@ (8002dc4 <main+0x3b8>)
 8002be8:	22cc      	movs	r2, #204	@ 0xcc
 8002bea:	18ba      	adds	r2, r7, r2
 8002bec:	6812      	ldr	r2, [r2, #0]
 8002bee:	601a      	str	r2, [r3, #0]
 8002bf0:	e068      	b.n	8002cc4 <main+0x2b8>
            } else if (gprs_step == 1 && now - gprs_step_tick >= 1000U) {
 8002bf2:	4b71      	ldr	r3, [pc, #452]	@ (8002db8 <main+0x3ac>)
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	2b01      	cmp	r3, #1
 8002bf8:	d12b      	bne.n	8002c52 <main+0x246>
 8002bfa:	4b72      	ldr	r3, [pc, #456]	@ (8002dc4 <main+0x3b8>)
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	24cc      	movs	r4, #204	@ 0xcc
 8002c00:	193a      	adds	r2, r7, r4
 8002c02:	6812      	ldr	r2, [r2, #0]
 8002c04:	1ad2      	subs	r2, r2, r3
 8002c06:	23fa      	movs	r3, #250	@ 0xfa
 8002c08:	009b      	lsls	r3, r3, #2
 8002c0a:	429a      	cmp	r2, r3
 8002c0c:	d321      	bcc.n	8002c52 <main+0x246>
                printf("[SIM808] GPRS State: %s\r\n",
 8002c0e:	f000 fcc5 	bl	800359c <sim808_gprs_get_state>
 8002c12:	0003      	movs	r3, r0
 8002c14:	0018      	movs	r0, r3
 8002c16:	f000 fd93 	bl	8003740 <sim808_gprs_state_to_str>
 8002c1a:	0002      	movs	r2, r0
 8002c1c:	4b6a      	ldr	r3, [pc, #424]	@ (8002dc8 <main+0x3bc>)
 8002c1e:	0011      	movs	r1, r2
 8002c20:	0018      	movs	r0, r3
 8002c22:	f005 f817 	bl	8007c54 <iprintf>
                       sim808_gprs_state_to_str(sim808_gprs_get_state()));
                if (sim808_gprs_get_state() == SIM808_GPRS_CONNECTED) {
 8002c26:	f000 fcb9 	bl	800359c <sim808_gprs_get_state>
 8002c2a:	0003      	movs	r3, r0
 8002c2c:	2b02      	cmp	r3, #2
 8002c2e:	d149      	bne.n	8002cc4 <main+0x2b8>
                    printf("[SIM808] Opening TCP connection...\r\n");
 8002c30:	4b66      	ldr	r3, [pc, #408]	@ (8002dcc <main+0x3c0>)
 8002c32:	0018      	movs	r0, r3
 8002c34:	f005 f874 	bl	8007d20 <puts>
                    sim808_gprs_open_tcp("example.com", 80);
 8002c38:	4b65      	ldr	r3, [pc, #404]	@ (8002dd0 <main+0x3c4>)
 8002c3a:	2150      	movs	r1, #80	@ 0x50
 8002c3c:	0018      	movs	r0, r3
 8002c3e:	f000 fcfb 	bl	8003638 <sim808_gprs_open_tcp>
                    gprs_step = 2;
 8002c42:	4b5d      	ldr	r3, [pc, #372]	@ (8002db8 <main+0x3ac>)
 8002c44:	2202      	movs	r2, #2
 8002c46:	601a      	str	r2, [r3, #0]
                    gprs_step_tick = now;
 8002c48:	4b5e      	ldr	r3, [pc, #376]	@ (8002dc4 <main+0x3b8>)
 8002c4a:	193a      	adds	r2, r7, r4
 8002c4c:	6812      	ldr	r2, [r2, #0]
 8002c4e:	601a      	str	r2, [r3, #0]
                if (sim808_gprs_get_state() == SIM808_GPRS_CONNECTED) {
 8002c50:	e038      	b.n	8002cc4 <main+0x2b8>
                }
            } else if (gprs_step == 2 && now - gprs_step_tick >= 1000U) {
 8002c52:	4b59      	ldr	r3, [pc, #356]	@ (8002db8 <main+0x3ac>)
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	2b02      	cmp	r3, #2
 8002c58:	d119      	bne.n	8002c8e <main+0x282>
 8002c5a:	4b5a      	ldr	r3, [pc, #360]	@ (8002dc4 <main+0x3b8>)
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	24cc      	movs	r4, #204	@ 0xcc
 8002c60:	193a      	adds	r2, r7, r4
 8002c62:	6812      	ldr	r2, [r2, #0]
 8002c64:	1ad2      	subs	r2, r2, r3
 8002c66:	23fa      	movs	r3, #250	@ 0xfa
 8002c68:	009b      	lsls	r3, r3, #2
 8002c6a:	429a      	cmp	r2, r3
 8002c6c:	d30f      	bcc.n	8002c8e <main+0x282>
                printf("[SIM808] Sending test payload...\r\n");
 8002c6e:	4b59      	ldr	r3, [pc, #356]	@ (8002dd4 <main+0x3c8>)
 8002c70:	0018      	movs	r0, r3
 8002c72:	f005 f855 	bl	8007d20 <puts>
                sim808_gprs_send_data("GET / HTTP/1.1\r\nHost: example.com\r\n\r\n");
 8002c76:	4b58      	ldr	r3, [pc, #352]	@ (8002dd8 <main+0x3cc>)
 8002c78:	0018      	movs	r0, r3
 8002c7a:	f000 fd19 	bl	80036b0 <sim808_gprs_send_data>
                gprs_step = 3;
 8002c7e:	4b4e      	ldr	r3, [pc, #312]	@ (8002db8 <main+0x3ac>)
 8002c80:	2203      	movs	r2, #3
 8002c82:	601a      	str	r2, [r3, #0]
                gprs_step_tick = now;
 8002c84:	4b4f      	ldr	r3, [pc, #316]	@ (8002dc4 <main+0x3b8>)
 8002c86:	193a      	adds	r2, r7, r4
 8002c88:	6812      	ldr	r2, [r2, #0]
 8002c8a:	601a      	str	r2, [r3, #0]
 8002c8c:	e01a      	b.n	8002cc4 <main+0x2b8>
            } else if (gprs_step == 3 && now - gprs_step_tick >= 1000U) {
 8002c8e:	4b4a      	ldr	r3, [pc, #296]	@ (8002db8 <main+0x3ac>)
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	2b03      	cmp	r3, #3
 8002c94:	d116      	bne.n	8002cc4 <main+0x2b8>
 8002c96:	4b4b      	ldr	r3, [pc, #300]	@ (8002dc4 <main+0x3b8>)
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	22cc      	movs	r2, #204	@ 0xcc
 8002c9c:	18ba      	adds	r2, r7, r2
 8002c9e:	6812      	ldr	r2, [r2, #0]
 8002ca0:	1ad2      	subs	r2, r2, r3
 8002ca2:	23fa      	movs	r3, #250	@ 0xfa
 8002ca4:	009b      	lsls	r3, r3, #2
 8002ca6:	429a      	cmp	r2, r3
 8002ca8:	d30c      	bcc.n	8002cc4 <main+0x2b8>
                printf("[SIM808] Closing TCP connection...\r\n");
 8002caa:	4b4c      	ldr	r3, [pc, #304]	@ (8002ddc <main+0x3d0>)
 8002cac:	0018      	movs	r0, r3
 8002cae:	f005 f837 	bl	8007d20 <puts>
                sim808_gprs_close();
 8002cb2:	f000 fd2d 	bl	8003710 <sim808_gprs_close>
                gprs_test_done = 1;
 8002cb6:	4b3f      	ldr	r3, [pc, #252]	@ (8002db4 <main+0x3a8>)
 8002cb8:	2201      	movs	r2, #1
 8002cba:	601a      	str	r2, [r3, #0]
                printf("[SIM808 GPRS] Test complete!\r\n");
 8002cbc:	4b48      	ldr	r3, [pc, #288]	@ (8002de0 <main+0x3d4>)
 8002cbe:	0018      	movs	r0, r3
 8002cc0:	f005 f82e 	bl	8007d20 <puts>
            }
        }

        /* --- Power and battery demo (mock) --- */
        static int power_demo_step = 0;
        if (power_demo_step == 0 && st == SIM808_STATE_READY) {
 8002cc4:	4b47      	ldr	r3, [pc, #284]	@ (8002de4 <main+0x3d8>)
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d000      	beq.n	8002cce <main+0x2c2>
 8002ccc:	e0a2      	b.n	8002e14 <main+0x408>
 8002cce:	23cb      	movs	r3, #203	@ 0xcb
 8002cd0:	18fb      	adds	r3, r7, r3
 8002cd2:	781b      	ldrb	r3, [r3, #0]
 8002cd4:	2b04      	cmp	r3, #4
 8002cd6:	d000      	beq.n	8002cda <main+0x2ce>
 8002cd8:	e09c      	b.n	8002e14 <main+0x408>
            printf("[SIM808 POWER] Current mode: %s\r\n",
 8002cda:	f001 f801 	bl	8003ce0 <sim808_power_get_mode>
 8002cde:	0003      	movs	r3, r0
 8002ce0:	0018      	movs	r0, r3
 8002ce2:	f001 f88d 	bl	8003e00 <sim808_power_mode_to_str>
 8002ce6:	0002      	movs	r2, r0
 8002ce8:	4b3f      	ldr	r3, [pc, #252]	@ (8002de8 <main+0x3dc>)
 8002cea:	0011      	movs	r1, r2
 8002cec:	0018      	movs	r0, r3
 8002cee:	f004 ffb1 	bl	8007c54 <iprintf>
                   sim808_power_mode_to_str(sim808_power_get_mode()));

            sim808_battery_t bat;
            if (sim808_power_get_battery(&bat) == SIM808_OK) {
 8002cf2:	249c      	movs	r4, #156	@ 0x9c
 8002cf4:	193b      	adds	r3, r7, r4
 8002cf6:	0018      	movs	r0, r3
 8002cf8:	f000 fffc 	bl	8003cf4 <sim808_power_get_battery>
 8002cfc:	1e03      	subs	r3, r0, #0
 8002cfe:	d110      	bne.n	8002d22 <main+0x316>
                printf("[SIM808 BATTERY] Voltage: %u mV, Charge: %d%%, Charging: %s\r\n",
                       bat.voltage_mv, bat.charge_percent,
 8002d00:	193b      	adds	r3, r7, r4
 8002d02:	881b      	ldrh	r3, [r3, #0]
                printf("[SIM808 BATTERY] Voltage: %u mV, Charge: %d%%, Charging: %s\r\n",
 8002d04:	0019      	movs	r1, r3
                       bat.voltage_mv, bat.charge_percent,
 8002d06:	193b      	adds	r3, r7, r4
 8002d08:	789b      	ldrb	r3, [r3, #2]
 8002d0a:	b25b      	sxtb	r3, r3
                printf("[SIM808 BATTERY] Voltage: %u mV, Charge: %d%%, Charging: %s\r\n",
 8002d0c:	001a      	movs	r2, r3
                       bat.charging ? "Yes" : "No");
 8002d0e:	193b      	adds	r3, r7, r4
 8002d10:	78db      	ldrb	r3, [r3, #3]
                printf("[SIM808 BATTERY] Voltage: %u mV, Charge: %d%%, Charging: %s\r\n",
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d001      	beq.n	8002d1a <main+0x30e>
 8002d16:	4b35      	ldr	r3, [pc, #212]	@ (8002dec <main+0x3e0>)
 8002d18:	e000      	b.n	8002d1c <main+0x310>
 8002d1a:	4b35      	ldr	r3, [pc, #212]	@ (8002df0 <main+0x3e4>)
 8002d1c:	4835      	ldr	r0, [pc, #212]	@ (8002df4 <main+0x3e8>)
 8002d1e:	f004 ff99 	bl	8007c54 <iprintf>
            }

            /* Demo: switch power modes sequentially over ~9s total */
            static uint32_t power_mode_tick = 0;
            if (power_mode_tick == 0U) {
 8002d22:	4b35      	ldr	r3, [pc, #212]	@ (8002df8 <main+0x3ec>)
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d104      	bne.n	8002d34 <main+0x328>
                power_mode_tick = now;
 8002d2a:	4b33      	ldr	r3, [pc, #204]	@ (8002df8 <main+0x3ec>)
 8002d2c:	22cc      	movs	r2, #204	@ 0xcc
 8002d2e:	18ba      	adds	r2, r7, r2
 8002d30:	6812      	ldr	r2, [r2, #0]
 8002d32:	601a      	str	r2, [r3, #0]
            }

            uint32_t elapsed = now - power_mode_tick;
 8002d34:	4b30      	ldr	r3, [pc, #192]	@ (8002df8 <main+0x3ec>)
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	22cc      	movs	r2, #204	@ 0xcc
 8002d3a:	18ba      	adds	r2, r7, r2
 8002d3c:	6812      	ldr	r2, [r2, #0]
 8002d3e:	1ad3      	subs	r3, r2, r3
 8002d40:	22c4      	movs	r2, #196	@ 0xc4
 8002d42:	18b9      	adds	r1, r7, r2
 8002d44:	600b      	str	r3, [r1, #0]
            if (elapsed < 3000U) {
 8002d46:	18bb      	adds	r3, r7, r2
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	4a2c      	ldr	r2, [pc, #176]	@ (8002dfc <main+0x3f0>)
 8002d4c:	4293      	cmp	r3, r2
 8002d4e:	d803      	bhi.n	8002d58 <main+0x34c>
                sim808_power_set_mode(SIM808_POWER_ACTIVE);
 8002d50:	2000      	movs	r0, #0
 8002d52:	f000 ff7d 	bl	8003c50 <sim808_power_set_mode>
 8002d56:	e05d      	b.n	8002e14 <main+0x408>
            } else if (elapsed < 6000U) {
 8002d58:	23c4      	movs	r3, #196	@ 0xc4
 8002d5a:	18fb      	adds	r3, r7, r3
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	4a28      	ldr	r2, [pc, #160]	@ (8002e00 <main+0x3f4>)
 8002d60:	4293      	cmp	r3, r2
 8002d62:	d803      	bhi.n	8002d6c <main+0x360>
                sim808_power_set_mode(SIM808_POWER_IDLE);
 8002d64:	2001      	movs	r0, #1
 8002d66:	f000 ff73 	bl	8003c50 <sim808_power_set_mode>
 8002d6a:	e053      	b.n	8002e14 <main+0x408>
            } else if (elapsed < 9000U) {
 8002d6c:	23c4      	movs	r3, #196	@ 0xc4
 8002d6e:	18fb      	adds	r3, r7, r3
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	4a24      	ldr	r2, [pc, #144]	@ (8002e04 <main+0x3f8>)
 8002d74:	4293      	cmp	r3, r2
 8002d76:	d847      	bhi.n	8002e08 <main+0x3fc>
                sim808_power_set_mode(SIM808_POWER_SLEEP);
 8002d78:	2002      	movs	r0, #2
 8002d7a:	f000 ff69 	bl	8003c50 <sim808_power_set_mode>
 8002d7e:	e049      	b.n	8002e14 <main+0x408>
 8002d80:	0800acdc 	.word	0x0800acdc
 8002d84:	0800ace0 	.word	0x0800ace0
 8002d88:	0800ad10 	.word	0x0800ad10
 8002d8c:	0800ad40 	.word	0x0800ad40
 8002d90:	0800ad6c 	.word	0x0800ad6c
 8002d94:	200004c4 	.word	0x200004c4
 8002d98:	0800ad98 	.word	0x0800ad98
 8002d9c:	0800adb0 	.word	0x0800adb0
 8002da0:	200004c0 	.word	0x200004c0
 8002da4:	0800addc 	.word	0x0800addc
 8002da8:	0800ae00 	.word	0x0800ae00
 8002dac:	0800ae38 	.word	0x0800ae38
 8002db0:	0800ae5c 	.word	0x0800ae5c
 8002db4:	200004c8 	.word	0x200004c8
 8002db8:	200004cc 	.word	0x200004cc
 8002dbc:	0800ae7c 	.word	0x0800ae7c
 8002dc0:	0800aea0 	.word	0x0800aea0
 8002dc4:	200004d0 	.word	0x200004d0
 8002dc8:	0800aeac 	.word	0x0800aeac
 8002dcc:	0800aec8 	.word	0x0800aec8
 8002dd0:	0800aeec 	.word	0x0800aeec
 8002dd4:	0800aef8 	.word	0x0800aef8
 8002dd8:	0800af1c 	.word	0x0800af1c
 8002ddc:	0800af44 	.word	0x0800af44
 8002de0:	0800af68 	.word	0x0800af68
 8002de4:	200004d4 	.word	0x200004d4
 8002de8:	0800af88 	.word	0x0800af88
 8002dec:	0800afac 	.word	0x0800afac
 8002df0:	0800afb0 	.word	0x0800afb0
 8002df4:	0800afb4 	.word	0x0800afb4
 8002df8:	200004d8 	.word	0x200004d8
 8002dfc:	00000bb7 	.word	0x00000bb7
 8002e00:	0000176f 	.word	0x0000176f
 8002e04:	00002327 	.word	0x00002327
            } else {
                sim808_power_set_mode(SIM808_POWER_STANDBY);
 8002e08:	2003      	movs	r0, #3
 8002e0a:	f000 ff21 	bl	8003c50 <sim808_power_set_mode>
                power_demo_step = 1;  /* Stop demo after one cycle */
 8002e0e:	4b2c      	ldr	r3, [pc, #176]	@ (8002ec0 <main+0x4b4>)
 8002e10:	2201      	movs	r2, #1
 8002e12:	601a      	str	r2, [r3, #0]
        }
    }

    /* Simple LED heartbeat */
    static uint32_t last_blink = 0;
    if (HAL_GetTick() - last_blink >= 500U) {
 8002e14:	f001 f97c 	bl	8004110 <HAL_GetTick>
 8002e18:	0002      	movs	r2, r0
 8002e1a:	4b2a      	ldr	r3, [pc, #168]	@ (8002ec4 <main+0x4b8>)
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	1ad2      	subs	r2, r2, r3
 8002e20:	23fa      	movs	r3, #250	@ 0xfa
 8002e22:	005b      	lsls	r3, r3, #1
 8002e24:	429a      	cmp	r2, r3
 8002e26:	d30a      	bcc.n	8002e3e <main+0x432>
        last_blink = HAL_GetTick();
 8002e28:	f001 f972 	bl	8004110 <HAL_GetTick>
 8002e2c:	0002      	movs	r2, r0
 8002e2e:	4b25      	ldr	r3, [pc, #148]	@ (8002ec4 <main+0x4b8>)
 8002e30:	601a      	str	r2, [r3, #0]
        HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 8002e32:	2390      	movs	r3, #144	@ 0x90
 8002e34:	05db      	lsls	r3, r3, #23
 8002e36:	2110      	movs	r1, #16
 8002e38:	0018      	movs	r0, r3
 8002e3a:	f001 fc32 	bl	80046a2 <HAL_GPIO_TogglePin>
    }

    /* If UART data arrives from real GPS (USART2), parse NMEA */
    char nmea_line[GPS_LINE_BUFFER_SIZE];
    if (gps_uart_get_line(nmea_line, sizeof(nmea_line))) {
 8002e3e:	003b      	movs	r3, r7
 8002e40:	2180      	movs	r1, #128	@ 0x80
 8002e42:	0018      	movs	r0, r3
 8002e44:	f7ff fd80 	bl	8002948 <gps_uart_get_line>
 8002e48:	1e03      	subs	r3, r0, #0
 8002e4a:	d100      	bne.n	8002e4e <main+0x442>
 8002e4c:	e616      	b.n	8002a7c <main+0x70>
        gps_fix_t fix;
        if (gps_parse_nmea(nmea_line, &fix)) {
 8002e4e:	2480      	movs	r4, #128	@ 0x80
 8002e50:	193a      	adds	r2, r7, r4
 8002e52:	003b      	movs	r3, r7
 8002e54:	0011      	movs	r1, r2
 8002e56:	0018      	movs	r0, r3
 8002e58:	f7ff fc2c 	bl	80026b4 <gps_parse_nmea>
 8002e5c:	1e03      	subs	r3, r0, #0
 8002e5e:	d100      	bne.n	8002e62 <main+0x456>
 8002e60:	e60c      	b.n	8002a7c <main+0x70>
            if (fix.valid_fix) {
 8002e62:	0021      	movs	r1, r4
 8002e64:	187b      	adds	r3, r7, r1
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d01d      	beq.n	8002ea8 <main+0x49c>
                g_gps_fix = fix;
 8002e6c:	4a16      	ldr	r2, [pc, #88]	@ (8002ec8 <main+0x4bc>)
 8002e6e:	187b      	adds	r3, r7, r1
 8002e70:	0010      	movs	r0, r2
 8002e72:	0019      	movs	r1, r3
 8002e74:	2318      	movs	r3, #24
 8002e76:	001a      	movs	r2, r3
 8002e78:	f005 f992 	bl	80081a0 <memcpy>
                printf("[LIVE GPS] Lat: %.6f  Lon: %.6f\r\n",
 8002e7c:	4b12      	ldr	r3, [pc, #72]	@ (8002ec8 <main+0x4bc>)
 8002e7e:	6898      	ldr	r0, [r3, #8]
 8002e80:	68d9      	ldr	r1, [r3, #12]
 8002e82:	4b11      	ldr	r3, [pc, #68]	@ (8002ec8 <main+0x4bc>)
 8002e84:	691a      	ldr	r2, [r3, #16]
 8002e86:	695b      	ldr	r3, [r3, #20]
 8002e88:	4c10      	ldr	r4, [pc, #64]	@ (8002ecc <main+0x4c0>)
 8002e8a:	9200      	str	r2, [sp, #0]
 8002e8c:	9301      	str	r3, [sp, #4]
 8002e8e:	0002      	movs	r2, r0
 8002e90:	000b      	movs	r3, r1
 8002e92:	0020      	movs	r0, r4
 8002e94:	f004 fede 	bl	8007c54 <iprintf>
                       g_gps_fix.latitude, g_gps_fix.longitude);
                HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
 8002e98:	2390      	movs	r3, #144	@ 0x90
 8002e9a:	05db      	lsls	r3, r3, #23
 8002e9c:	2201      	movs	r2, #1
 8002e9e:	2110      	movs	r1, #16
 8002ea0:	0018      	movs	r0, r3
 8002ea2:	f001 fbe1 	bl	8004668 <HAL_GPIO_WritePin>
 8002ea6:	e5e9      	b.n	8002a7c <main+0x70>
            } else {
                printf("[NO FIX]\r\n");
 8002ea8:	4b09      	ldr	r3, [pc, #36]	@ (8002ed0 <main+0x4c4>)
 8002eaa:	0018      	movs	r0, r3
 8002eac:	f004 ff38 	bl	8007d20 <puts>
                HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 8002eb0:	2390      	movs	r3, #144	@ 0x90
 8002eb2:	05db      	lsls	r3, r3, #23
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	2110      	movs	r1, #16
 8002eb8:	0018      	movs	r0, r3
 8002eba:	f001 fbd5 	bl	8004668 <HAL_GPIO_WritePin>
  {
 8002ebe:	e5dd      	b.n	8002a7c <main+0x70>
 8002ec0:	200004d4 	.word	0x200004d4
 8002ec4:	200004dc 	.word	0x200004dc
 8002ec8:	200004a8 	.word	0x200004a8
 8002ecc:	0800aff4 	.word	0x0800aff4
 8002ed0:	0800b018 	.word	0x0800b018

08002ed4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002ed4:	b590      	push	{r4, r7, lr}
 8002ed6:	b091      	sub	sp, #68	@ 0x44
 8002ed8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002eda:	2410      	movs	r4, #16
 8002edc:	193b      	adds	r3, r7, r4
 8002ede:	0018      	movs	r0, r3
 8002ee0:	2330      	movs	r3, #48	@ 0x30
 8002ee2:	001a      	movs	r2, r3
 8002ee4:	2100      	movs	r1, #0
 8002ee6:	f005 f847 	bl	8007f78 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002eea:	003b      	movs	r3, r7
 8002eec:	0018      	movs	r0, r3
 8002eee:	2310      	movs	r3, #16
 8002ef0:	001a      	movs	r2, r3
 8002ef2:	2100      	movs	r1, #0
 8002ef4:	f005 f840 	bl	8007f78 <memset>

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002ef8:	0021      	movs	r1, r4
 8002efa:	187b      	adds	r3, r7, r1
 8002efc:	2201      	movs	r2, #1
 8002efe:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002f00:	187b      	adds	r3, r7, r1
 8002f02:	2201      	movs	r2, #1
 8002f04:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002f06:	187b      	adds	r3, r7, r1
 8002f08:	2202      	movs	r2, #2
 8002f0a:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002f0c:	187b      	adds	r3, r7, r1
 8002f0e:	2280      	movs	r2, #128	@ 0x80
 8002f10:	0252      	lsls	r2, r2, #9
 8002f12:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8002f14:	187b      	adds	r3, r7, r1
 8002f16:	2280      	movs	r2, #128	@ 0x80
 8002f18:	0352      	lsls	r2, r2, #13
 8002f1a:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8002f1c:	187b      	adds	r3, r7, r1
 8002f1e:	2200      	movs	r2, #0
 8002f20:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002f22:	187b      	adds	r3, r7, r1
 8002f24:	0018      	movs	r0, r3
 8002f26:	f001 fbd7 	bl	80046d8 <HAL_RCC_OscConfig>
 8002f2a:	1e03      	subs	r3, r0, #0
 8002f2c:	d001      	beq.n	8002f32 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8002f2e:	f000 f997 	bl	8003260 <Error_Handler>
  }

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002f32:	003b      	movs	r3, r7
 8002f34:	2207      	movs	r2, #7
 8002f36:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002f38:	003b      	movs	r3, r7
 8002f3a:	2202      	movs	r2, #2
 8002f3c:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002f3e:	003b      	movs	r3, r7
 8002f40:	2200      	movs	r2, #0
 8002f42:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002f44:	003b      	movs	r3, r7
 8002f46:	2200      	movs	r2, #0
 8002f48:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002f4a:	003b      	movs	r3, r7
 8002f4c:	2101      	movs	r1, #1
 8002f4e:	0018      	movs	r0, r3
 8002f50:	f001 fedc 	bl	8004d0c <HAL_RCC_ClockConfig>
 8002f54:	1e03      	subs	r3, r0, #0
 8002f56:	d001      	beq.n	8002f5c <SystemClock_Config+0x88>
  {
    Error_Handler();
 8002f58:	f000 f982 	bl	8003260 <Error_Handler>
  }
}
 8002f5c:	46c0      	nop			@ (mov r8, r8)
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	b011      	add	sp, #68	@ 0x44
 8002f62:	bd90      	pop	{r4, r7, pc}

08002f64 <MX_USART2_UART_Init>:
/**
  * @brief USART2 Initialization Function
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002f64:	b580      	push	{r7, lr}
 8002f66:	af00      	add	r7, sp, #0
  huart2.Instance = USART2;
 8002f68:	4b14      	ldr	r3, [pc, #80]	@ (8002fbc <MX_USART2_UART_Init+0x58>)
 8002f6a:	4a15      	ldr	r2, [pc, #84]	@ (8002fc0 <MX_USART2_UART_Init+0x5c>)
 8002f6c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002f6e:	4b13      	ldr	r3, [pc, #76]	@ (8002fbc <MX_USART2_UART_Init+0x58>)
 8002f70:	22e1      	movs	r2, #225	@ 0xe1
 8002f72:	0252      	lsls	r2, r2, #9
 8002f74:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002f76:	4b11      	ldr	r3, [pc, #68]	@ (8002fbc <MX_USART2_UART_Init+0x58>)
 8002f78:	2200      	movs	r2, #0
 8002f7a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002f7c:	4b0f      	ldr	r3, [pc, #60]	@ (8002fbc <MX_USART2_UART_Init+0x58>)
 8002f7e:	2200      	movs	r2, #0
 8002f80:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002f82:	4b0e      	ldr	r3, [pc, #56]	@ (8002fbc <MX_USART2_UART_Init+0x58>)
 8002f84:	2200      	movs	r2, #0
 8002f86:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002f88:	4b0c      	ldr	r3, [pc, #48]	@ (8002fbc <MX_USART2_UART_Init+0x58>)
 8002f8a:	220c      	movs	r2, #12
 8002f8c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002f8e:	4b0b      	ldr	r3, [pc, #44]	@ (8002fbc <MX_USART2_UART_Init+0x58>)
 8002f90:	2200      	movs	r2, #0
 8002f92:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002f94:	4b09      	ldr	r3, [pc, #36]	@ (8002fbc <MX_USART2_UART_Init+0x58>)
 8002f96:	2200      	movs	r2, #0
 8002f98:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002f9a:	4b08      	ldr	r3, [pc, #32]	@ (8002fbc <MX_USART2_UART_Init+0x58>)
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002fa0:	4b06      	ldr	r3, [pc, #24]	@ (8002fbc <MX_USART2_UART_Init+0x58>)
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002fa6:	4b05      	ldr	r3, [pc, #20]	@ (8002fbc <MX_USART2_UART_Init+0x58>)
 8002fa8:	0018      	movs	r0, r3
 8002faa:	f001 fff3 	bl	8004f94 <HAL_UART_Init>
 8002fae:	1e03      	subs	r3, r0, #0
 8002fb0:	d001      	beq.n	8002fb6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8002fb2:	f000 f955 	bl	8003260 <Error_Handler>
  }
}
 8002fb6:	46c0      	nop			@ (mov r8, r8)
 8002fb8:	46bd      	mov	sp, r7
 8002fba:	bd80      	pop	{r7, pc}
 8002fbc:	20000398 	.word	0x20000398
 8002fc0:	40004400 	.word	0x40004400

08002fc4 <MX_USART1_UART_Init>:
/**
  * @brief USART1 Initialization Function (Debug/GSM Port)
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	af00      	add	r7, sp, #0
  huart1.Instance = USART1;
 8002fc8:	4b14      	ldr	r3, [pc, #80]	@ (800301c <MX_USART1_UART_Init+0x58>)
 8002fca:	4a15      	ldr	r2, [pc, #84]	@ (8003020 <MX_USART1_UART_Init+0x5c>)
 8002fcc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002fce:	4b13      	ldr	r3, [pc, #76]	@ (800301c <MX_USART1_UART_Init+0x58>)
 8002fd0:	22e1      	movs	r2, #225	@ 0xe1
 8002fd2:	0252      	lsls	r2, r2, #9
 8002fd4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002fd6:	4b11      	ldr	r3, [pc, #68]	@ (800301c <MX_USART1_UART_Init+0x58>)
 8002fd8:	2200      	movs	r2, #0
 8002fda:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002fdc:	4b0f      	ldr	r3, [pc, #60]	@ (800301c <MX_USART1_UART_Init+0x58>)
 8002fde:	2200      	movs	r2, #0
 8002fe0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002fe2:	4b0e      	ldr	r3, [pc, #56]	@ (800301c <MX_USART1_UART_Init+0x58>)
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002fe8:	4b0c      	ldr	r3, [pc, #48]	@ (800301c <MX_USART1_UART_Init+0x58>)
 8002fea:	220c      	movs	r2, #12
 8002fec:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002fee:	4b0b      	ldr	r3, [pc, #44]	@ (800301c <MX_USART1_UART_Init+0x58>)
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002ff4:	4b09      	ldr	r3, [pc, #36]	@ (800301c <MX_USART1_UART_Init+0x58>)
 8002ff6:	2200      	movs	r2, #0
 8002ff8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002ffa:	4b08      	ldr	r3, [pc, #32]	@ (800301c <MX_USART1_UART_Init+0x58>)
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003000:	4b06      	ldr	r3, [pc, #24]	@ (800301c <MX_USART1_UART_Init+0x58>)
 8003002:	2200      	movs	r2, #0
 8003004:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003006:	4b05      	ldr	r3, [pc, #20]	@ (800301c <MX_USART1_UART_Init+0x58>)
 8003008:	0018      	movs	r0, r3
 800300a:	f001 ffc3 	bl	8004f94 <HAL_UART_Init>
 800300e:	1e03      	subs	r3, r0, #0
 8003010:	d001      	beq.n	8003016 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8003012:	f000 f925 	bl	8003260 <Error_Handler>
  }
}
 8003016:	46c0      	nop			@ (mov r8, r8)
 8003018:	46bd      	mov	sp, r7
 800301a:	bd80      	pop	{r7, pc}
 800301c:	20000420 	.word	0x20000420
 8003020:	40013800 	.word	0x40013800

08003024 <MX_GPIO_Init>:
/**
  * @brief GPIO Initialization Function
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003024:	b590      	push	{r4, r7, lr}
 8003026:	b089      	sub	sp, #36	@ 0x24
 8003028:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800302a:	240c      	movs	r4, #12
 800302c:	193b      	adds	r3, r7, r4
 800302e:	0018      	movs	r0, r3
 8003030:	2314      	movs	r3, #20
 8003032:	001a      	movs	r2, r3
 8003034:	2100      	movs	r1, #0
 8003036:	f004 ff9f 	bl	8007f78 <memset>

  __HAL_RCC_GPIOC_CLK_ENABLE();
 800303a:	4b40      	ldr	r3, [pc, #256]	@ (800313c <MX_GPIO_Init+0x118>)
 800303c:	695a      	ldr	r2, [r3, #20]
 800303e:	4b3f      	ldr	r3, [pc, #252]	@ (800313c <MX_GPIO_Init+0x118>)
 8003040:	2180      	movs	r1, #128	@ 0x80
 8003042:	0309      	lsls	r1, r1, #12
 8003044:	430a      	orrs	r2, r1
 8003046:	615a      	str	r2, [r3, #20]
 8003048:	4b3c      	ldr	r3, [pc, #240]	@ (800313c <MX_GPIO_Init+0x118>)
 800304a:	695a      	ldr	r2, [r3, #20]
 800304c:	2380      	movs	r3, #128	@ 0x80
 800304e:	031b      	lsls	r3, r3, #12
 8003050:	4013      	ands	r3, r2
 8003052:	60bb      	str	r3, [r7, #8]
 8003054:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8003056:	4b39      	ldr	r3, [pc, #228]	@ (800313c <MX_GPIO_Init+0x118>)
 8003058:	695a      	ldr	r2, [r3, #20]
 800305a:	4b38      	ldr	r3, [pc, #224]	@ (800313c <MX_GPIO_Init+0x118>)
 800305c:	2180      	movs	r1, #128	@ 0x80
 800305e:	03c9      	lsls	r1, r1, #15
 8003060:	430a      	orrs	r2, r1
 8003062:	615a      	str	r2, [r3, #20]
 8003064:	4b35      	ldr	r3, [pc, #212]	@ (800313c <MX_GPIO_Init+0x118>)
 8003066:	695a      	ldr	r2, [r3, #20]
 8003068:	2380      	movs	r3, #128	@ 0x80
 800306a:	03db      	lsls	r3, r3, #15
 800306c:	4013      	ands	r3, r2
 800306e:	607b      	str	r3, [r7, #4]
 8003070:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003072:	4b32      	ldr	r3, [pc, #200]	@ (800313c <MX_GPIO_Init+0x118>)
 8003074:	695a      	ldr	r2, [r3, #20]
 8003076:	4b31      	ldr	r3, [pc, #196]	@ (800313c <MX_GPIO_Init+0x118>)
 8003078:	2180      	movs	r1, #128	@ 0x80
 800307a:	0289      	lsls	r1, r1, #10
 800307c:	430a      	orrs	r2, r1
 800307e:	615a      	str	r2, [r3, #20]
 8003080:	4b2e      	ldr	r3, [pc, #184]	@ (800313c <MX_GPIO_Init+0x118>)
 8003082:	695a      	ldr	r2, [r3, #20]
 8003084:	2380      	movs	r3, #128	@ 0x80
 8003086:	029b      	lsls	r3, r3, #10
 8003088:	4013      	ands	r3, r2
 800308a:	603b      	str	r3, [r7, #0]
 800308c:	683b      	ldr	r3, [r7, #0]

  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 800308e:	2390      	movs	r3, #144	@ 0x90
 8003090:	05db      	lsls	r3, r3, #23
 8003092:	2200      	movs	r2, #0
 8003094:	2110      	movs	r1, #16
 8003096:	0018      	movs	r0, r3
 8003098:	f001 fae6 	bl	8004668 <HAL_GPIO_WritePin>

  GPIO_InitStruct.Pin = BUTTON1_Pin;
 800309c:	193b      	adds	r3, r7, r4
 800309e:	2280      	movs	r2, #128	@ 0x80
 80030a0:	0192      	lsls	r2, r2, #6
 80030a2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80030a4:	193b      	adds	r3, r7, r4
 80030a6:	2200      	movs	r2, #0
 80030a8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030aa:	193b      	adds	r3, r7, r4
 80030ac:	2200      	movs	r2, #0
 80030ae:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(BUTTON1_GPIO_Port, &GPIO_InitStruct);
 80030b0:	193b      	adds	r3, r7, r4
 80030b2:	4a23      	ldr	r2, [pc, #140]	@ (8003140 <MX_GPIO_Init+0x11c>)
 80030b4:	0019      	movs	r1, r3
 80030b6:	0010      	movs	r0, r2
 80030b8:	f001 f966 	bl	8004388 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = BUTTON2_Pin;
 80030bc:	193b      	adds	r3, r7, r4
 80030be:	2201      	movs	r2, #1
 80030c0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80030c2:	193b      	adds	r3, r7, r4
 80030c4:	2200      	movs	r2, #0
 80030c6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030c8:	193b      	adds	r3, r7, r4
 80030ca:	2200      	movs	r2, #0
 80030cc:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(BUTTON2_GPIO_Port, &GPIO_InitStruct);
 80030ce:	193a      	adds	r2, r7, r4
 80030d0:	2390      	movs	r3, #144	@ 0x90
 80030d2:	05db      	lsls	r3, r3, #23
 80030d4:	0011      	movs	r1, r2
 80030d6:	0018      	movs	r0, r3
 80030d8:	f001 f956 	bl	8004388 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = LED1_Pin;
 80030dc:	193b      	adds	r3, r7, r4
 80030de:	2210      	movs	r2, #16
 80030e0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80030e2:	193b      	adds	r3, r7, r4
 80030e4:	2201      	movs	r2, #1
 80030e6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030e8:	193b      	adds	r3, r7, r4
 80030ea:	2200      	movs	r2, #0
 80030ec:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030ee:	193b      	adds	r3, r7, r4
 80030f0:	2200      	movs	r2, #0
 80030f2:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 80030f4:	193a      	adds	r2, r7, r4
 80030f6:	2390      	movs	r3, #144	@ 0x90
 80030f8:	05db      	lsls	r3, r3, #23
 80030fa:	0011      	movs	r1, r2
 80030fc:	0018      	movs	r0, r3
 80030fe:	f001 f943 	bl	8004388 <HAL_GPIO_Init>

  /* USART1 pins: PA9 (TX), PA10 (RX) */
  GPIO_InitStruct.Pin = GPIO_PIN_9 | GPIO_PIN_10;
 8003102:	0021      	movs	r1, r4
 8003104:	187b      	adds	r3, r7, r1
 8003106:	22c0      	movs	r2, #192	@ 0xc0
 8003108:	00d2      	lsls	r2, r2, #3
 800310a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800310c:	187b      	adds	r3, r7, r1
 800310e:	2202      	movs	r2, #2
 8003110:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003112:	187b      	adds	r3, r7, r1
 8003114:	2200      	movs	r2, #0
 8003116:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003118:	187b      	adds	r3, r7, r1
 800311a:	2203      	movs	r2, #3
 800311c:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 800311e:	187b      	adds	r3, r7, r1
 8003120:	2201      	movs	r2, #1
 8003122:	611a      	str	r2, [r3, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003124:	187a      	adds	r2, r7, r1
 8003126:	2390      	movs	r3, #144	@ 0x90
 8003128:	05db      	lsls	r3, r3, #23
 800312a:	0011      	movs	r1, r2
 800312c:	0018      	movs	r0, r3
 800312e:	f001 f92b 	bl	8004388 <HAL_GPIO_Init>
}
 8003132:	46c0      	nop			@ (mov r8, r8)
 8003134:	46bd      	mov	sp, r7
 8003136:	b009      	add	sp, #36	@ 0x24
 8003138:	bd90      	pop	{r4, r7, pc}
 800313a:	46c0      	nop			@ (mov r8, r8)
 800313c:	40021000 	.word	0x40021000
 8003140:	48000800 	.word	0x48000800

08003144 <demo_gps_parser>:

/**
  * @brief Demo mode: test GPS parser with sample NMEA sentences
  */
static void demo_gps_parser(void)
{
 8003144:	b590      	push	{r4, r7, lr}
 8003146:	b08b      	sub	sp, #44	@ 0x2c
 8003148:	af02      	add	r7, sp, #8
    printf("\n=== GPS Parser Demo Mode ===\n");
 800314a:	4b25      	ldr	r3, [pc, #148]	@ (80031e0 <demo_gps_parser+0x9c>)
 800314c:	0018      	movs	r0, r3
 800314e:	f004 fde7 	bl	8007d20 <puts>
    printf("Testing %d NMEA sentences...\n\n", DEMO_NMEA_COUNT);
 8003152:	4b24      	ldr	r3, [pc, #144]	@ (80031e4 <demo_gps_parser+0xa0>)
 8003154:	2104      	movs	r1, #4
 8003156:	0018      	movs	r0, r3
 8003158:	f004 fd7c 	bl	8007c54 <iprintf>

    gps_fix_t fix;

    for (int i = 0; i < (int)DEMO_NMEA_COUNT; i++) {
 800315c:	2300      	movs	r3, #0
 800315e:	61fb      	str	r3, [r7, #28]
 8003160:	e033      	b.n	80031ca <demo_gps_parser+0x86>
        printf("Sentence %d: %s\n", i + 1, demo_nmea_sentences[i]);
 8003162:	69fb      	ldr	r3, [r7, #28]
 8003164:	1c59      	adds	r1, r3, #1
 8003166:	4b20      	ldr	r3, [pc, #128]	@ (80031e8 <demo_gps_parser+0xa4>)
 8003168:	69fa      	ldr	r2, [r7, #28]
 800316a:	0092      	lsls	r2, r2, #2
 800316c:	58d2      	ldr	r2, [r2, r3]
 800316e:	4b1f      	ldr	r3, [pc, #124]	@ (80031ec <demo_gps_parser+0xa8>)
 8003170:	0018      	movs	r0, r3
 8003172:	f004 fd6f 	bl	8007c54 <iprintf>

        if (gps_parse_nmea(demo_nmea_sentences[i], &fix)) {
 8003176:	4b1c      	ldr	r3, [pc, #112]	@ (80031e8 <demo_gps_parser+0xa4>)
 8003178:	69fa      	ldr	r2, [r7, #28]
 800317a:	0092      	lsls	r2, r2, #2
 800317c:	58d3      	ldr	r3, [r2, r3]
 800317e:	003a      	movs	r2, r7
 8003180:	0011      	movs	r1, r2
 8003182:	0018      	movs	r0, r3
 8003184:	f7ff fa96 	bl	80026b4 <gps_parse_nmea>
 8003188:	1e03      	subs	r3, r0, #0
 800318a:	d017      	beq.n	80031bc <demo_gps_parser+0x78>
            if (fix.valid_fix) {
 800318c:	003b      	movs	r3, r7
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	2b00      	cmp	r3, #0
 8003192:	d00e      	beq.n	80031b2 <demo_gps_parser+0x6e>
                printf("  [VALID] Lat: %.6f  Lon: %.6f\n\n",
 8003194:	003b      	movs	r3, r7
 8003196:	6898      	ldr	r0, [r3, #8]
 8003198:	68d9      	ldr	r1, [r3, #12]
 800319a:	003b      	movs	r3, r7
 800319c:	691a      	ldr	r2, [r3, #16]
 800319e:	695b      	ldr	r3, [r3, #20]
 80031a0:	4c13      	ldr	r4, [pc, #76]	@ (80031f0 <demo_gps_parser+0xac>)
 80031a2:	9200      	str	r2, [sp, #0]
 80031a4:	9301      	str	r3, [sp, #4]
 80031a6:	0002      	movs	r2, r0
 80031a8:	000b      	movs	r3, r1
 80031aa:	0020      	movs	r0, r4
 80031ac:	f004 fd52 	bl	8007c54 <iprintf>
 80031b0:	e008      	b.n	80031c4 <demo_gps_parser+0x80>
                       fix.latitude, fix.longitude);
            } else {
                printf("  [INVALID FIX] No GPS lock\n\n");
 80031b2:	4b10      	ldr	r3, [pc, #64]	@ (80031f4 <demo_gps_parser+0xb0>)
 80031b4:	0018      	movs	r0, r3
 80031b6:	f004 fdb3 	bl	8007d20 <puts>
 80031ba:	e003      	b.n	80031c4 <demo_gps_parser+0x80>
            }
        } else {
            printf("  [PARSE ERROR] Failed to parse sentence\n\n");
 80031bc:	4b0e      	ldr	r3, [pc, #56]	@ (80031f8 <demo_gps_parser+0xb4>)
 80031be:	0018      	movs	r0, r3
 80031c0:	f004 fdae 	bl	8007d20 <puts>
    for (int i = 0; i < (int)DEMO_NMEA_COUNT; i++) {
 80031c4:	69fb      	ldr	r3, [r7, #28]
 80031c6:	3301      	adds	r3, #1
 80031c8:	61fb      	str	r3, [r7, #28]
 80031ca:	69fb      	ldr	r3, [r7, #28]
 80031cc:	2b03      	cmp	r3, #3
 80031ce:	ddc8      	ble.n	8003162 <demo_gps_parser+0x1e>
        }
    }

    printf("=== Demo Complete ===\n\n");
 80031d0:	4b0a      	ldr	r3, [pc, #40]	@ (80031fc <demo_gps_parser+0xb8>)
 80031d2:	0018      	movs	r0, r3
 80031d4:	f004 fda4 	bl	8007d20 <puts>
}
 80031d8:	46c0      	nop			@ (mov r8, r8)
 80031da:	46bd      	mov	sp, r7
 80031dc:	b009      	add	sp, #36	@ 0x24
 80031de:	bd90      	pop	{r4, r7, pc}
 80031e0:	0800b024 	.word	0x0800b024
 80031e4:	0800b044 	.word	0x0800b044
 80031e8:	20000000 	.word	0x20000000
 80031ec:	0800b064 	.word	0x0800b064
 80031f0:	0800b078 	.word	0x0800b078
 80031f4:	0800b09c 	.word	0x0800b09c
 80031f8:	0800b0bc 	.word	0x0800b0bc
 80031fc:	0800b0e8 	.word	0x0800b0e8

08003200 <_write>:

/* USER CODE BEGIN 4 */
/* printf redirection to USART1 */
int _write(int file, char *ptr, int len)
{
 8003200:	b580      	push	{r7, lr}
 8003202:	b084      	sub	sp, #16
 8003204:	af00      	add	r7, sp, #0
 8003206:	60f8      	str	r0, [r7, #12]
 8003208:	60b9      	str	r1, [r7, #8]
 800320a:	607a      	str	r2, [r7, #4]
    if (file == STDOUT_FILENO || file == STDERR_FILENO) {
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	2b01      	cmp	r3, #1
 8003210:	d002      	beq.n	8003218 <_write+0x18>
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	2b02      	cmp	r3, #2
 8003216:	d109      	bne.n	800322c <_write+0x2c>
        HAL_UART_Transmit(&huart1, (uint8_t *)ptr, len, 1000);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	b29a      	uxth	r2, r3
 800321c:	23fa      	movs	r3, #250	@ 0xfa
 800321e:	009b      	lsls	r3, r3, #2
 8003220:	68b9      	ldr	r1, [r7, #8]
 8003222:	4805      	ldr	r0, [pc, #20]	@ (8003238 <_write+0x38>)
 8003224:	f001 ff0a 	bl	800503c <HAL_UART_Transmit>
        return len;
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	e001      	b.n	8003230 <_write+0x30>
    }
    return -1;
 800322c:	2301      	movs	r3, #1
 800322e:	425b      	negs	r3, r3
}
 8003230:	0018      	movs	r0, r3
 8003232:	46bd      	mov	sp, r7
 8003234:	b004      	add	sp, #16
 8003236:	bd80      	pop	{r7, pc}
 8003238:	20000420 	.word	0x20000420

0800323c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800323c:	b580      	push	{r7, lr}
 800323e:	b082      	sub	sp, #8
 8003240:	af00      	add	r7, sp, #0
 8003242:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2) {
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	4a04      	ldr	r2, [pc, #16]	@ (800325c <HAL_UART_RxCpltCallback+0x20>)
 800324a:	4293      	cmp	r3, r2
 800324c:	d101      	bne.n	8003252 <HAL_UART_RxCpltCallback+0x16>
        gps_uart_on_rx_complete();
 800324e:	f7ff fb3b 	bl	80028c8 <gps_uart_on_rx_complete>
    }
}
 8003252:	46c0      	nop			@ (mov r8, r8)
 8003254:	46bd      	mov	sp, r7
 8003256:	b002      	add	sp, #8
 8003258:	bd80      	pop	{r7, pc}
 800325a:	46c0      	nop			@ (mov r8, r8)
 800325c:	40004400 	.word	0x40004400

08003260 <Error_Handler>:

/**
  * @brief  This function is executed in case of error occurrence.
  */
void Error_Handler(void)
{
 8003260:	b580      	push	{r7, lr}
 8003262:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003264:	b672      	cpsid	i
}
 8003266:	46c0      	nop			@ (mov r8, r8)
  __disable_irq();
  while (1)
 8003268:	46c0      	nop			@ (mov r8, r8)
 800326a:	e7fd      	b.n	8003268 <Error_Handler+0x8>

0800326c <sim808_state_to_str>:
static void sim808_process_mock_responses(void);
static void sim808_set_error(sim808_error_t e);

/* Convert state to string */
const char *sim808_state_to_str(sim808_state_t st)
{
 800326c:	b580      	push	{r7, lr}
 800326e:	b082      	sub	sp, #8
 8003270:	af00      	add	r7, sp, #0
 8003272:	0002      	movs	r2, r0
 8003274:	1dfb      	adds	r3, r7, #7
 8003276:	701a      	strb	r2, [r3, #0]
    switch (st) {
 8003278:	1dfb      	adds	r3, r7, #7
 800327a:	781b      	ldrb	r3, [r3, #0]
 800327c:	2b04      	cmp	r3, #4
 800327e:	d80e      	bhi.n	800329e <sim808_state_to_str+0x32>
 8003280:	009a      	lsls	r2, r3, #2
 8003282:	4b09      	ldr	r3, [pc, #36]	@ (80032a8 <sim808_state_to_str+0x3c>)
 8003284:	18d3      	adds	r3, r2, r3
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	469f      	mov	pc, r3
    case SIM808_STATE_IDLE:        return "IDLE";
 800328a:	4b08      	ldr	r3, [pc, #32]	@ (80032ac <sim808_state_to_str+0x40>)
 800328c:	e008      	b.n	80032a0 <sim808_state_to_str+0x34>
    case SIM808_STATE_INIT:        return "INIT";
 800328e:	4b08      	ldr	r3, [pc, #32]	@ (80032b0 <sim808_state_to_str+0x44>)
 8003290:	e006      	b.n	80032a0 <sim808_state_to_str+0x34>
    case SIM808_STATE_GPRS_ATTACH: return "GPRS_ATTACH";
 8003292:	4b08      	ldr	r3, [pc, #32]	@ (80032b4 <sim808_state_to_str+0x48>)
 8003294:	e004      	b.n	80032a0 <sim808_state_to_str+0x34>
    case SIM808_STATE_GPS_ON:      return "GPS_ON";
 8003296:	4b08      	ldr	r3, [pc, #32]	@ (80032b8 <sim808_state_to_str+0x4c>)
 8003298:	e002      	b.n	80032a0 <sim808_state_to_str+0x34>
    case SIM808_STATE_READY:       return "READY";
 800329a:	4b08      	ldr	r3, [pc, #32]	@ (80032bc <sim808_state_to_str+0x50>)
 800329c:	e000      	b.n	80032a0 <sim808_state_to_str+0x34>
    default:                       return "UNKNOWN";
 800329e:	4b08      	ldr	r3, [pc, #32]	@ (80032c0 <sim808_state_to_str+0x54>)
    }
}
 80032a0:	0018      	movs	r0, r3
 80032a2:	46bd      	mov	sp, r7
 80032a4:	b002      	add	sp, #8
 80032a6:	bd80      	pop	{r7, pc}
 80032a8:	0800b360 	.word	0x0800b360
 80032ac:	0800b100 	.word	0x0800b100
 80032b0:	0800b108 	.word	0x0800b108
 80032b4:	0800b110 	.word	0x0800b110
 80032b8:	0800b11c 	.word	0x0800b11c
 80032bc:	0800b124 	.word	0x0800b124
 80032c0:	0800b12c 	.word	0x0800b12c

080032c4 <sim808_set_error>:

/* Internal: record error */
static void sim808_set_error(sim808_error_t e)
{
 80032c4:	b580      	push	{r7, lr}
 80032c6:	b082      	sub	sp, #8
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	0002      	movs	r2, r0
 80032cc:	1dfb      	adds	r3, r7, #7
 80032ce:	701a      	strb	r2, [r3, #0]
    g_err.last_error = e;
 80032d0:	4b06      	ldr	r3, [pc, #24]	@ (80032ec <sim808_set_error+0x28>)
 80032d2:	1dfa      	adds	r2, r7, #7
 80032d4:	7812      	ldrb	r2, [r2, #0]
 80032d6:	701a      	strb	r2, [r3, #0]
    g_err.error_count++;
 80032d8:	4b04      	ldr	r3, [pc, #16]	@ (80032ec <sim808_set_error+0x28>)
 80032da:	685b      	ldr	r3, [r3, #4]
 80032dc:	1c5a      	adds	r2, r3, #1
 80032de:	4b03      	ldr	r3, [pc, #12]	@ (80032ec <sim808_set_error+0x28>)
 80032e0:	605a      	str	r2, [r3, #4]
}
 80032e2:	46c0      	nop			@ (mov r8, r8)
 80032e4:	46bd      	mov	sp, r7
 80032e6:	b002      	add	sp, #8
 80032e8:	bd80      	pop	{r7, pc}
 80032ea:	46c0      	nop			@ (mov r8, r8)
 80032ec:	200004e4 	.word	0x200004e4

080032f0 <sim808_get_error_status>:

/* Public: get last error + count */
void sim808_get_error_status(sim808_error_status_t *st)
{
 80032f0:	b580      	push	{r7, lr}
 80032f2:	b082      	sub	sp, #8
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	6078      	str	r0, [r7, #4]
    if (!st) return;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d004      	beq.n	8003308 <sim808_get_error_status+0x18>
    *st = g_err;
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	4a03      	ldr	r2, [pc, #12]	@ (8003310 <sim808_get_error_status+0x20>)
 8003302:	ca03      	ldmia	r2!, {r0, r1}
 8003304:	c303      	stmia	r3!, {r0, r1}
 8003306:	e000      	b.n	800330a <sim808_get_error_status+0x1a>
    if (!st) return;
 8003308:	46c0      	nop			@ (mov r8, r8)
}
 800330a:	46bd      	mov	sp, r7
 800330c:	b002      	add	sp, #8
 800330e:	bd80      	pop	{r7, pc}
 8003310:	200004e4 	.word	0x200004e4

08003314 <sim808_init>:

/* Initialize SIM808 core driver */
void sim808_init(void)
{
 8003314:	b580      	push	{r7, lr}
 8003316:	af00      	add	r7, sp, #0
    /* Reset error status */
    g_err.last_error  = SIM808_ERR_NONE;
 8003318:	4b0c      	ldr	r3, [pc, #48]	@ (800334c <sim808_init+0x38>)
 800331a:	2200      	movs	r2, #0
 800331c:	701a      	strb	r2, [r3, #0]
    g_err.error_count = 0;
 800331e:	4b0b      	ldr	r3, [pc, #44]	@ (800334c <sim808_init+0x38>)
 8003320:	2200      	movs	r2, #0
 8003322:	605a      	str	r2, [r3, #4]

    /* Reset command tracking */
    g_active_cmd     = SIM808_CMD_NONE;
 8003324:	4b0a      	ldr	r3, [pc, #40]	@ (8003350 <sim808_init+0x3c>)
 8003326:	2200      	movs	r2, #0
 8003328:	701a      	strb	r2, [r3, #0]
    g_cmd_start_tick = 0;
 800332a:	4b0a      	ldr	r3, [pc, #40]	@ (8003354 <sim808_init+0x40>)
 800332c:	2200      	movs	r2, #0
 800332e:	601a      	str	r2, [r3, #0]

    /* Initialize GPS helper (for CGNSINF parsing) */
    sim808_gps_init();
 8003330:	f000 fa2a 	bl	8003788 <sim808_gps_init>

#if SIM808_USE_MOCK
    sim808_mock_init();
 8003334:	f000 fbac 	bl	8003a90 <sim808_mock_init>
#endif

    g_state = SIM808_STATE_INIT;
 8003338:	4b07      	ldr	r3, [pc, #28]	@ (8003358 <sim808_init+0x44>)
 800333a:	2201      	movs	r2, #1
 800333c:	701a      	strb	r2, [r3, #0]
    g_step  = 0;
 800333e:	4b07      	ldr	r3, [pc, #28]	@ (800335c <sim808_init+0x48>)
 8003340:	2200      	movs	r2, #0
 8003342:	701a      	strb	r2, [r3, #0]
}
 8003344:	46c0      	nop			@ (mov r8, r8)
 8003346:	46bd      	mov	sp, r7
 8003348:	bd80      	pop	{r7, pc}
 800334a:	46c0      	nop			@ (mov r8, r8)
 800334c:	200004e4 	.word	0x200004e4
 8003350:	200004e2 	.word	0x200004e2
 8003354:	200004ec 	.word	0x200004ec
 8003358:	200004e0 	.word	0x200004e0
 800335c:	200004e1 	.word	0x200004e1

08003360 <sim808_get_state>:

/* Get current highlevel state */
sim808_state_t sim808_get_state(void)
{
 8003360:	b580      	push	{r7, lr}
 8003362:	af00      	add	r7, sp, #0
    return g_state;
 8003364:	4b02      	ldr	r3, [pc, #8]	@ (8003370 <sim808_get_state+0x10>)
 8003366:	781b      	ldrb	r3, [r3, #0]
}
 8003368:	0018      	movs	r0, r3
 800336a:	46bd      	mov	sp, r7
 800336c:	bd80      	pop	{r7, pc}
 800336e:	46c0      	nop			@ (mov r8, r8)
 8003370:	200004e0 	.word	0x200004e0

08003374 <sim808_request_gps_info>:

/* Request GPS info once (AT+CGNSINF)  nonblocking */
sim808_result_t sim808_request_gps_info(void)
{
 8003374:	b580      	push	{r7, lr}
 8003376:	af00      	add	r7, sp, #0
    /* Must be ready and not already busy with another command */
    if (g_state != SIM808_STATE_READY) {
 8003378:	4b10      	ldr	r3, [pc, #64]	@ (80033bc <sim808_request_gps_info+0x48>)
 800337a:	781b      	ldrb	r3, [r3, #0]
 800337c:	2b04      	cmp	r3, #4
 800337e:	d004      	beq.n	800338a <sim808_request_gps_info+0x16>
        sim808_set_error(SIM808_ERR_NOT_READY);
 8003380:	2003      	movs	r0, #3
 8003382:	f7ff ff9f 	bl	80032c4 <sim808_set_error>
        return SIM808_ERR_HW;
 8003386:	2303      	movs	r3, #3
 8003388:	e015      	b.n	80033b6 <sim808_request_gps_info+0x42>
    }
    if (g_active_cmd != SIM808_CMD_NONE) {
 800338a:	4b0d      	ldr	r3, [pc, #52]	@ (80033c0 <sim808_request_gps_info+0x4c>)
 800338c:	781b      	ldrb	r3, [r3, #0]
 800338e:	2b00      	cmp	r3, #0
 8003390:	d004      	beq.n	800339c <sim808_request_gps_info+0x28>
        /* Busy with another command */
        sim808_set_error(SIM808_ERR_NOT_READY);
 8003392:	2003      	movs	r0, #3
 8003394:	f7ff ff96 	bl	80032c4 <sim808_set_error>
        return SIM808_ERR_HW;
 8003398:	2303      	movs	r3, #3
 800339a:	e00c      	b.n	80033b6 <sim808_request_gps_info+0x42>
    }

#if SIM808_USE_MOCK
    sim808_mock_send_command("AT+CGNSINF");
 800339c:	4b09      	ldr	r3, [pc, #36]	@ (80033c4 <sim808_request_gps_info+0x50>)
 800339e:	0018      	movs	r0, r3
 80033a0:	f000 fb8a 	bl	8003ab8 <sim808_mock_send_command>
#endif

    g_active_cmd     = SIM808_CMD_GET_GPS_INFO;
 80033a4:	4b06      	ldr	r3, [pc, #24]	@ (80033c0 <sim808_request_gps_info+0x4c>)
 80033a6:	2201      	movs	r2, #1
 80033a8:	701a      	strb	r2, [r3, #0]
    g_cmd_start_tick = HAL_GetTick();
 80033aa:	f000 feb1 	bl	8004110 <HAL_GetTick>
 80033ae:	0002      	movs	r2, r0
 80033b0:	4b05      	ldr	r3, [pc, #20]	@ (80033c8 <sim808_request_gps_info+0x54>)
 80033b2:	601a      	str	r2, [r3, #0]
    return SIM808_OK;
 80033b4:	2300      	movs	r3, #0
}
 80033b6:	0018      	movs	r0, r3
 80033b8:	46bd      	mov	sp, r7
 80033ba:	bd80      	pop	{r7, pc}
 80033bc:	200004e0 	.word	0x200004e0
 80033c0:	200004e2 	.word	0x200004e2
 80033c4:	0800b134 	.word	0x0800b134
 80033c8:	200004ec 	.word	0x200004ec

080033cc <sim808_task>:

/* Periodic task: drive mock + check timeouts */
void sim808_task(void)
{
 80033cc:	b580      	push	{r7, lr}
 80033ce:	b082      	sub	sp, #8
 80033d0:	af00      	add	r7, sp, #0
#if SIM808_USE_MOCK
    sim808_mock_task();
 80033d2:	f000 fbd3 	bl	8003b7c <sim808_mock_task>
    sim808_process_mock_responses();
 80033d6:	f000 f81f 	bl	8003418 <sim808_process_mock_responses>

    /* Command timeout check */
    if (g_active_cmd != SIM808_CMD_NONE) {
 80033da:	4b0c      	ldr	r3, [pc, #48]	@ (800340c <sim808_task+0x40>)
 80033dc:	781b      	ldrb	r3, [r3, #0]
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d010      	beq.n	8003404 <sim808_task+0x38>
        uint32_t now = HAL_GetTick();
 80033e2:	f000 fe95 	bl	8004110 <HAL_GetTick>
 80033e6:	0003      	movs	r3, r0
 80033e8:	607b      	str	r3, [r7, #4]
        if ((now - g_cmd_start_tick) > g_cmd_timeout_ms) {
 80033ea:	4b09      	ldr	r3, [pc, #36]	@ (8003410 <sim808_task+0x44>)
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	687a      	ldr	r2, [r7, #4]
 80033f0:	1ad3      	subs	r3, r2, r3
 80033f2:	4a08      	ldr	r2, [pc, #32]	@ (8003414 <sim808_task+0x48>)
 80033f4:	4293      	cmp	r3, r2
 80033f6:	d905      	bls.n	8003404 <sim808_task+0x38>
            sim808_set_error(SIM808_ERR_TIMEOUT_OP);
 80033f8:	2001      	movs	r0, #1
 80033fa:	f7ff ff63 	bl	80032c4 <sim808_set_error>
            g_active_cmd = SIM808_CMD_NONE;
 80033fe:	4b03      	ldr	r3, [pc, #12]	@ (800340c <sim808_task+0x40>)
 8003400:	2200      	movs	r2, #0
 8003402:	701a      	strb	r2, [r3, #0]
        }
    }
#endif
}
 8003404:	46c0      	nop			@ (mov r8, r8)
 8003406:	46bd      	mov	sp, r7
 8003408:	b002      	add	sp, #8
 800340a:	bd80      	pop	{r7, pc}
 800340c:	200004e2 	.word	0x200004e2
 8003410:	200004ec 	.word	0x200004ec
 8003414:	00000bb8 	.word	0x00000bb8

08003418 <sim808_process_mock_responses>:
 *
 * Also handles responses for active commands when READY,
 * currently only SIM808_CMD_GET_GPS_INFO (AT+CGNSINF).
 */
static void sim808_process_mock_responses(void)
{
 8003418:	b580      	push	{r7, lr}
 800341a:	b090      	sub	sp, #64	@ 0x40
 800341c:	af00      	add	r7, sp, #0
    char line[64];

    /* Kick off init sequence */
    if (g_state == SIM808_STATE_INIT && g_step == 0) {
 800341e:	4b4d      	ldr	r3, [pc, #308]	@ (8003554 <sim808_process_mock_responses+0x13c>)
 8003420:	781b      	ldrb	r3, [r3, #0]
 8003422:	2b01      	cmp	r3, #1
 8003424:	d000      	beq.n	8003428 <sim808_process_mock_responses+0x10>
 8003426:	e087      	b.n	8003538 <sim808_process_mock_responses+0x120>
 8003428:	4b4b      	ldr	r3, [pc, #300]	@ (8003558 <sim808_process_mock_responses+0x140>)
 800342a:	781b      	ldrb	r3, [r3, #0]
 800342c:	2b00      	cmp	r3, #0
 800342e:	d000      	beq.n	8003432 <sim808_process_mock_responses+0x1a>
 8003430:	e082      	b.n	8003538 <sim808_process_mock_responses+0x120>
        sim808_mock_send_command("AT");
 8003432:	4b4a      	ldr	r3, [pc, #296]	@ (800355c <sim808_process_mock_responses+0x144>)
 8003434:	0018      	movs	r0, r3
 8003436:	f000 fb3f 	bl	8003ab8 <sim808_mock_send_command>
        g_step = 1;
 800343a:	4b47      	ldr	r3, [pc, #284]	@ (8003558 <sim808_process_mock_responses+0x140>)
 800343c:	2201      	movs	r2, #1
 800343e:	701a      	strb	r2, [r3, #0]
    }

    while (sim808_mock_get_line(line, sizeof(line))) {
 8003440:	e07a      	b.n	8003538 <sim808_process_mock_responses+0x120>

        /* ----- Init state machine ----- */
        if (g_step == 1) {
 8003442:	4b45      	ldr	r3, [pc, #276]	@ (8003558 <sim808_process_mock_responses+0x140>)
 8003444:	781b      	ldrb	r3, [r3, #0]
 8003446:	2b01      	cmp	r3, #1
 8003448:	d112      	bne.n	8003470 <sim808_process_mock_responses+0x58>
            if (strcmp(line, "OK") == 0) {
 800344a:	4a45      	ldr	r2, [pc, #276]	@ (8003560 <sim808_process_mock_responses+0x148>)
 800344c:	003b      	movs	r3, r7
 800344e:	0011      	movs	r1, r2
 8003450:	0018      	movs	r0, r3
 8003452:	f7fc fe59 	bl	8000108 <strcmp>
 8003456:	1e03      	subs	r3, r0, #0
 8003458:	d13b      	bne.n	80034d2 <sim808_process_mock_responses+0xba>
                sim808_mock_send_command("AT+CGATT?");
 800345a:	4b42      	ldr	r3, [pc, #264]	@ (8003564 <sim808_process_mock_responses+0x14c>)
 800345c:	0018      	movs	r0, r3
 800345e:	f000 fb2b 	bl	8003ab8 <sim808_mock_send_command>
                g_state = SIM808_STATE_GPRS_ATTACH;
 8003462:	4b3c      	ldr	r3, [pc, #240]	@ (8003554 <sim808_process_mock_responses+0x13c>)
 8003464:	2202      	movs	r2, #2
 8003466:	701a      	strb	r2, [r3, #0]
                g_step  = 2;
 8003468:	4b3b      	ldr	r3, [pc, #236]	@ (8003558 <sim808_process_mock_responses+0x140>)
 800346a:	2202      	movs	r2, #2
 800346c:	701a      	strb	r2, [r3, #0]
 800346e:	e030      	b.n	80034d2 <sim808_process_mock_responses+0xba>
            }
        } else if (g_step == 2) {
 8003470:	4b39      	ldr	r3, [pc, #228]	@ (8003558 <sim808_process_mock_responses+0x140>)
 8003472:	781b      	ldrb	r3, [r3, #0]
 8003474:	2b02      	cmp	r3, #2
 8003476:	d11a      	bne.n	80034ae <sim808_process_mock_responses+0x96>
            if (strncmp(line, "+CGATT: 1", 9) == 0) {
 8003478:	493b      	ldr	r1, [pc, #236]	@ (8003568 <sim808_process_mock_responses+0x150>)
 800347a:	003b      	movs	r3, r7
 800347c:	2209      	movs	r2, #9
 800347e:	0018      	movs	r0, r3
 8003480:	f004 fd90 	bl	8007fa4 <strncmp>
 8003484:	1e03      	subs	r3, r0, #0
 8003486:	d024      	beq.n	80034d2 <sim808_process_mock_responses+0xba>
                /* attached, wait for trailing OK */
            } else if (strcmp(line, "OK") == 0) {
 8003488:	4a35      	ldr	r2, [pc, #212]	@ (8003560 <sim808_process_mock_responses+0x148>)
 800348a:	003b      	movs	r3, r7
 800348c:	0011      	movs	r1, r2
 800348e:	0018      	movs	r0, r3
 8003490:	f7fc fe3a 	bl	8000108 <strcmp>
 8003494:	1e03      	subs	r3, r0, #0
 8003496:	d11c      	bne.n	80034d2 <sim808_process_mock_responses+0xba>
                sim808_mock_send_command("AT+CGNSPWR=1");
 8003498:	4b34      	ldr	r3, [pc, #208]	@ (800356c <sim808_process_mock_responses+0x154>)
 800349a:	0018      	movs	r0, r3
 800349c:	f000 fb0c 	bl	8003ab8 <sim808_mock_send_command>
                g_state = SIM808_STATE_GPS_ON;
 80034a0:	4b2c      	ldr	r3, [pc, #176]	@ (8003554 <sim808_process_mock_responses+0x13c>)
 80034a2:	2203      	movs	r2, #3
 80034a4:	701a      	strb	r2, [r3, #0]
                g_step  = 3;
 80034a6:	4b2c      	ldr	r3, [pc, #176]	@ (8003558 <sim808_process_mock_responses+0x140>)
 80034a8:	2203      	movs	r2, #3
 80034aa:	701a      	strb	r2, [r3, #0]
 80034ac:	e011      	b.n	80034d2 <sim808_process_mock_responses+0xba>
            }
        } else if (g_step == 3) {
 80034ae:	4b2a      	ldr	r3, [pc, #168]	@ (8003558 <sim808_process_mock_responses+0x140>)
 80034b0:	781b      	ldrb	r3, [r3, #0]
 80034b2:	2b03      	cmp	r3, #3
 80034b4:	d10d      	bne.n	80034d2 <sim808_process_mock_responses+0xba>
            if (strcmp(line, "OK") == 0) {
 80034b6:	4a2a      	ldr	r2, [pc, #168]	@ (8003560 <sim808_process_mock_responses+0x148>)
 80034b8:	003b      	movs	r3, r7
 80034ba:	0011      	movs	r1, r2
 80034bc:	0018      	movs	r0, r3
 80034be:	f7fc fe23 	bl	8000108 <strcmp>
 80034c2:	1e03      	subs	r3, r0, #0
 80034c4:	d105      	bne.n	80034d2 <sim808_process_mock_responses+0xba>
                g_state = SIM808_STATE_READY;
 80034c6:	4b23      	ldr	r3, [pc, #140]	@ (8003554 <sim808_process_mock_responses+0x13c>)
 80034c8:	2204      	movs	r2, #4
 80034ca:	701a      	strb	r2, [r3, #0]
                g_step  = 4;
 80034cc:	4b22      	ldr	r3, [pc, #136]	@ (8003558 <sim808_process_mock_responses+0x140>)
 80034ce:	2204      	movs	r2, #4
 80034d0:	701a      	strb	r2, [r3, #0]
            }
        }

        /* ----- Command handling once module is READY ----- */
        if (g_state == SIM808_STATE_READY && g_active_cmd != SIM808_CMD_NONE) {
 80034d2:	4b20      	ldr	r3, [pc, #128]	@ (8003554 <sim808_process_mock_responses+0x13c>)
 80034d4:	781b      	ldrb	r3, [r3, #0]
 80034d6:	2b04      	cmp	r3, #4
 80034d8:	d12e      	bne.n	8003538 <sim808_process_mock_responses+0x120>
 80034da:	4b25      	ldr	r3, [pc, #148]	@ (8003570 <sim808_process_mock_responses+0x158>)
 80034dc:	781b      	ldrb	r3, [r3, #0]
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d02a      	beq.n	8003538 <sim808_process_mock_responses+0x120>

            if (g_active_cmd == SIM808_CMD_GET_GPS_INFO) {
 80034e2:	4b23      	ldr	r3, [pc, #140]	@ (8003570 <sim808_process_mock_responses+0x158>)
 80034e4:	781b      	ldrb	r3, [r3, #0]
 80034e6:	2b01      	cmp	r3, #1
 80034e8:	d126      	bne.n	8003538 <sim808_process_mock_responses+0x120>

                if (strncmp(line, "+CGNSINF:", 9) == 0) {
 80034ea:	4922      	ldr	r1, [pc, #136]	@ (8003574 <sim808_process_mock_responses+0x15c>)
 80034ec:	003b      	movs	r3, r7
 80034ee:	2209      	movs	r2, #9
 80034f0:	0018      	movs	r0, r3
 80034f2:	f004 fd57 	bl	8007fa4 <strncmp>
 80034f6:	1e03      	subs	r3, r0, #0
 80034f8:	d104      	bne.n	8003504 <sim808_process_mock_responses+0xec>
                    /* Parse GPS info from SIM808 */
                    sim808_gps_parse_cgnsinf(line);
 80034fa:	003b      	movs	r3, r7
 80034fc:	0018      	movs	r0, r3
 80034fe:	f000 f981 	bl	8003804 <sim808_gps_parse_cgnsinf>
 8003502:	e019      	b.n	8003538 <sim808_process_mock_responses+0x120>
                } else if (strcmp(line, "OK") == 0) {
 8003504:	4a16      	ldr	r2, [pc, #88]	@ (8003560 <sim808_process_mock_responses+0x148>)
 8003506:	003b      	movs	r3, r7
 8003508:	0011      	movs	r1, r2
 800350a:	0018      	movs	r0, r3
 800350c:	f7fc fdfc 	bl	8000108 <strcmp>
 8003510:	1e03      	subs	r3, r0, #0
 8003512:	d103      	bne.n	800351c <sim808_process_mock_responses+0x104>
                    /* Command completed successfully */
                    g_active_cmd = SIM808_CMD_NONE;
 8003514:	4b16      	ldr	r3, [pc, #88]	@ (8003570 <sim808_process_mock_responses+0x158>)
 8003516:	2200      	movs	r2, #0
 8003518:	701a      	strb	r2, [r3, #0]
 800351a:	e00d      	b.n	8003538 <sim808_process_mock_responses+0x120>
                } else if (strcmp(line, "ERROR") == 0) {
 800351c:	4a16      	ldr	r2, [pc, #88]	@ (8003578 <sim808_process_mock_responses+0x160>)
 800351e:	003b      	movs	r3, r7
 8003520:	0011      	movs	r1, r2
 8003522:	0018      	movs	r0, r3
 8003524:	f7fc fdf0 	bl	8000108 <strcmp>
 8003528:	1e03      	subs	r3, r0, #0
 800352a:	d105      	bne.n	8003538 <sim808_process_mock_responses+0x120>
                    /* Command rejected */
                    sim808_set_error(SIM808_ERR_CMD_REJECTED);
 800352c:	2002      	movs	r0, #2
 800352e:	f7ff fec9 	bl	80032c4 <sim808_set_error>
                    g_active_cmd = SIM808_CMD_NONE;
 8003532:	4b0f      	ldr	r3, [pc, #60]	@ (8003570 <sim808_process_mock_responses+0x158>)
 8003534:	2200      	movs	r2, #0
 8003536:	701a      	strb	r2, [r3, #0]
    while (sim808_mock_get_line(line, sizeof(line))) {
 8003538:	003b      	movs	r3, r7
 800353a:	2140      	movs	r1, #64	@ 0x40
 800353c:	0018      	movs	r0, r3
 800353e:	f000 fb23 	bl	8003b88 <sim808_mock_get_line>
 8003542:	1e03      	subs	r3, r0, #0
 8003544:	d000      	beq.n	8003548 <sim808_process_mock_responses+0x130>
 8003546:	e77c      	b.n	8003442 <sim808_process_mock_responses+0x2a>
            }

            /* Future commands (GPRS/TCP etc.) can be handled here using g_active_cmd */
        }
    }
}
 8003548:	46c0      	nop			@ (mov r8, r8)
 800354a:	46c0      	nop			@ (mov r8, r8)
 800354c:	46bd      	mov	sp, r7
 800354e:	b010      	add	sp, #64	@ 0x40
 8003550:	bd80      	pop	{r7, pc}
 8003552:	46c0      	nop			@ (mov r8, r8)
 8003554:	200004e0 	.word	0x200004e0
 8003558:	200004e1 	.word	0x200004e1
 800355c:	0800b140 	.word	0x0800b140
 8003560:	0800b144 	.word	0x0800b144
 8003564:	0800b148 	.word	0x0800b148
 8003568:	0800b154 	.word	0x0800b154
 800356c:	0800b160 	.word	0x0800b160
 8003570:	200004e2 	.word	0x200004e2
 8003574:	0800b170 	.word	0x0800b170
 8003578:	0800b17c 	.word	0x0800b17c

0800357c <sim808_gprs_init>:
/* GPRS connection state machine */
static sim808_gprs_state_t g_gprs_state = SIM808_GPRS_DISCONNECTED;
static uint32_t g_gprs_connect_tick = 0;

void sim808_gprs_init(void)
{
 800357c:	b580      	push	{r7, lr}
 800357e:	af00      	add	r7, sp, #0
    g_gprs_state = SIM808_GPRS_DISCONNECTED;
 8003580:	4b04      	ldr	r3, [pc, #16]	@ (8003594 <sim808_gprs_init+0x18>)
 8003582:	2200      	movs	r2, #0
 8003584:	701a      	strb	r2, [r3, #0]
    g_gprs_connect_tick = 0;
 8003586:	4b04      	ldr	r3, [pc, #16]	@ (8003598 <sim808_gprs_init+0x1c>)
 8003588:	2200      	movs	r2, #0
 800358a:	601a      	str	r2, [r3, #0]
}
 800358c:	46c0      	nop			@ (mov r8, r8)
 800358e:	46bd      	mov	sp, r7
 8003590:	bd80      	pop	{r7, pc}
 8003592:	46c0      	nop			@ (mov r8, r8)
 8003594:	200004f0 	.word	0x200004f0
 8003598:	200004f4 	.word	0x200004f4

0800359c <sim808_gprs_get_state>:

sim808_gprs_state_t sim808_gprs_get_state(void)
{
 800359c:	b580      	push	{r7, lr}
 800359e:	af00      	add	r7, sp, #0
    return g_gprs_state;
 80035a0:	4b02      	ldr	r3, [pc, #8]	@ (80035ac <sim808_gprs_get_state+0x10>)
 80035a2:	781b      	ldrb	r3, [r3, #0]
}
 80035a4:	0018      	movs	r0, r3
 80035a6:	46bd      	mov	sp, r7
 80035a8:	bd80      	pop	{r7, pc}
 80035aa:	46c0      	nop			@ (mov r8, r8)
 80035ac:	200004f0 	.word	0x200004f0

080035b0 <sim808_gprs_attach>:

sim808_result_t sim808_gprs_attach(const char *apn)
{
 80035b0:	b590      	push	{r4, r7, lr}
 80035b2:	b0a3      	sub	sp, #140	@ 0x8c
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	6078      	str	r0, [r7, #4]
    if (!apn) {
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d101      	bne.n	80035c2 <sim808_gprs_attach+0x12>
        return SIM808_ERR_HW;
 80035be:	2303      	movs	r3, #3
 80035c0:	e02b      	b.n	800361a <sim808_gprs_attach+0x6a>
    }

    if (sim808_get_state() != SIM808_STATE_READY) {
 80035c2:	f7ff fecd 	bl	8003360 <sim808_get_state>
 80035c6:	0003      	movs	r3, r0
 80035c8:	2b04      	cmp	r3, #4
 80035ca:	d001      	beq.n	80035d0 <sim808_gprs_attach+0x20>
        return SIM808_ERR_HW;
 80035cc:	2303      	movs	r3, #3
 80035ce:	e024      	b.n	800361a <sim808_gprs_attach+0x6a>
    }

    if (g_gprs_state == SIM808_GPRS_CONNECTED) {
 80035d0:	4b14      	ldr	r3, [pc, #80]	@ (8003624 <sim808_gprs_attach+0x74>)
 80035d2:	781b      	ldrb	r3, [r3, #0]
 80035d4:	2b02      	cmp	r3, #2
 80035d6:	d101      	bne.n	80035dc <sim808_gprs_attach+0x2c>
        return SIM808_OK;  /* Already connected */
 80035d8:	2300      	movs	r3, #0
 80035da:	e01e      	b.n	800361a <sim808_gprs_attach+0x6a>
    }

    /* Transition to CONNECTING */
    g_gprs_state = SIM808_GPRS_CONNECTING;
 80035dc:	4b11      	ldr	r3, [pc, #68]	@ (8003624 <sim808_gprs_attach+0x74>)
 80035de:	2201      	movs	r2, #1
 80035e0:	701a      	strb	r2, [r3, #0]
    g_gprs_connect_tick = HAL_GetTick();
 80035e2:	f000 fd95 	bl	8004110 <HAL_GetTick>
 80035e6:	0002      	movs	r2, r0
 80035e8:	4b0f      	ldr	r3, [pc, #60]	@ (8003628 <sim808_gprs_attach+0x78>)
 80035ea:	601a      	str	r2, [r3, #0]

#if SIM808_USE_MOCK
    /* Mock: simulate GPRS attach commands */
    char cmd[128];
    snprintf(cmd, sizeof(cmd), "AT+CSTT=\"%s\"", apn);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	4a0f      	ldr	r2, [pc, #60]	@ (800362c <sim808_gprs_attach+0x7c>)
 80035f0:	2408      	movs	r4, #8
 80035f2:	1938      	adds	r0, r7, r4
 80035f4:	2180      	movs	r1, #128	@ 0x80
 80035f6:	f004 fb9d 	bl	8007d34 <sniprintf>
    sim808_mock_send_command(cmd);
 80035fa:	193b      	adds	r3, r7, r4
 80035fc:	0018      	movs	r0, r3
 80035fe:	f000 fa5b 	bl	8003ab8 <sim808_mock_send_command>
    sim808_mock_send_command("AT+CIICR");
 8003602:	4b0b      	ldr	r3, [pc, #44]	@ (8003630 <sim808_gprs_attach+0x80>)
 8003604:	0018      	movs	r0, r3
 8003606:	f000 fa57 	bl	8003ab8 <sim808_mock_send_command>
    sim808_mock_send_command("AT+CIFSR");
 800360a:	4b0a      	ldr	r3, [pc, #40]	@ (8003634 <sim808_gprs_attach+0x84>)
 800360c:	0018      	movs	r0, r3
 800360e:	f000 fa53 	bl	8003ab8 <sim808_mock_send_command>

    /* For mock, immediately mark as connected (in real life, we'd wait for responses) */
    g_gprs_state = SIM808_GPRS_CONNECTED;
 8003612:	4b04      	ldr	r3, [pc, #16]	@ (8003624 <sim808_gprs_attach+0x74>)
 8003614:	2202      	movs	r2, #2
 8003616:	701a      	strb	r2, [r3, #0]
#endif

    return SIM808_OK;
 8003618:	2300      	movs	r3, #0
}
 800361a:	0018      	movs	r0, r3
 800361c:	46bd      	mov	sp, r7
 800361e:	b023      	add	sp, #140	@ 0x8c
 8003620:	bd90      	pop	{r4, r7, pc}
 8003622:	46c0      	nop			@ (mov r8, r8)
 8003624:	200004f0 	.word	0x200004f0
 8003628:	200004f4 	.word	0x200004f4
 800362c:	0800b184 	.word	0x0800b184
 8003630:	0800b194 	.word	0x0800b194
 8003634:	0800b1a0 	.word	0x0800b1a0

08003638 <sim808_gprs_open_tcp>:

sim808_result_t sim808_gprs_open_tcp(const char *host, uint16_t port)
{
 8003638:	b5b0      	push	{r4, r5, r7, lr}
 800363a:	b0c4      	sub	sp, #272	@ 0x110
 800363c:	af02      	add	r7, sp, #8
 800363e:	6078      	str	r0, [r7, #4]
 8003640:	000a      	movs	r2, r1
 8003642:	4b17      	ldr	r3, [pc, #92]	@ (80036a0 <sim808_gprs_open_tcp+0x68>)
 8003644:	2184      	movs	r1, #132	@ 0x84
 8003646:	0049      	lsls	r1, r1, #1
 8003648:	185b      	adds	r3, r3, r1
 800364a:	19db      	adds	r3, r3, r7
 800364c:	801a      	strh	r2, [r3, #0]
    if (!host) {
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	2b00      	cmp	r3, #0
 8003652:	d101      	bne.n	8003658 <sim808_gprs_open_tcp+0x20>
        return SIM808_ERR_HW;
 8003654:	2303      	movs	r3, #3
 8003656:	e01e      	b.n	8003696 <sim808_gprs_open_tcp+0x5e>
    }

    if (g_gprs_state != SIM808_GPRS_CONNECTED) {
 8003658:	4b12      	ldr	r3, [pc, #72]	@ (80036a4 <sim808_gprs_open_tcp+0x6c>)
 800365a:	781b      	ldrb	r3, [r3, #0]
 800365c:	2b02      	cmp	r3, #2
 800365e:	d001      	beq.n	8003664 <sim808_gprs_open_tcp+0x2c>
        return SIM808_ERR_HW;
 8003660:	2303      	movs	r3, #3
 8003662:	e018      	b.n	8003696 <sim808_gprs_open_tcp+0x5e>
    }

#if SIM808_USE_MOCK
    /* Mock: simulate TCP connection */
    char cmd[256];
    snprintf(cmd, sizeof(cmd), "AT+CIPSTART=\"TCP\",\"%s\",%u", host, port);
 8003664:	4b0e      	ldr	r3, [pc, #56]	@ (80036a0 <sim808_gprs_open_tcp+0x68>)
 8003666:	2284      	movs	r2, #132	@ 0x84
 8003668:	0052      	lsls	r2, r2, #1
 800366a:	189b      	adds	r3, r3, r2
 800366c:	19db      	adds	r3, r3, r7
 800366e:	881b      	ldrh	r3, [r3, #0]
 8003670:	687c      	ldr	r4, [r7, #4]
 8003672:	4a0d      	ldr	r2, [pc, #52]	@ (80036a8 <sim808_gprs_open_tcp+0x70>)
 8003674:	2180      	movs	r1, #128	@ 0x80
 8003676:	0049      	lsls	r1, r1, #1
 8003678:	2508      	movs	r5, #8
 800367a:	1978      	adds	r0, r7, r5
 800367c:	9300      	str	r3, [sp, #0]
 800367e:	0023      	movs	r3, r4
 8003680:	f004 fb58 	bl	8007d34 <sniprintf>
    sim808_mock_send_command(cmd);
 8003684:	197b      	adds	r3, r7, r5
 8003686:	0018      	movs	r0, r3
 8003688:	f000 fa16 	bl	8003ab8 <sim808_mock_send_command>
    sim808_mock_send_command("OK");  /* Simulate success */
 800368c:	4b07      	ldr	r3, [pc, #28]	@ (80036ac <sim808_gprs_open_tcp+0x74>)
 800368e:	0018      	movs	r0, r3
 8003690:	f000 fa12 	bl	8003ab8 <sim808_mock_send_command>
#endif

    return SIM808_OK;
 8003694:	2300      	movs	r3, #0
}
 8003696:	0018      	movs	r0, r3
 8003698:	46bd      	mov	sp, r7
 800369a:	b042      	add	sp, #264	@ 0x108
 800369c:	bdb0      	pop	{r4, r5, r7, pc}
 800369e:	46c0      	nop			@ (mov r8, r8)
 80036a0:	fffffefa 	.word	0xfffffefa
 80036a4:	200004f0 	.word	0x200004f0
 80036a8:	0800b1ac 	.word	0x0800b1ac
 80036ac:	0800b1c8 	.word	0x0800b1c8

080036b0 <sim808_gprs_send_data>:

sim808_result_t sim808_gprs_send_data(const char *payload)
{
 80036b0:	b590      	push	{r4, r7, lr}
 80036b2:	b0c3      	sub	sp, #268	@ 0x10c
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	6078      	str	r0, [r7, #4]
    if (!payload) {
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d101      	bne.n	80036c2 <sim808_gprs_send_data+0x12>
        return SIM808_ERR_HW;
 80036be:	2303      	movs	r3, #3
 80036c0:	e01a      	b.n	80036f8 <sim808_gprs_send_data+0x48>
    }

    if (g_gprs_state != SIM808_GPRS_CONNECTED) {
 80036c2:	4b0f      	ldr	r3, [pc, #60]	@ (8003700 <sim808_gprs_send_data+0x50>)
 80036c4:	781b      	ldrb	r3, [r3, #0]
 80036c6:	2b02      	cmp	r3, #2
 80036c8:	d001      	beq.n	80036ce <sim808_gprs_send_data+0x1e>
        return SIM808_ERR_HW;
 80036ca:	2303      	movs	r3, #3
 80036cc:	e014      	b.n	80036f8 <sim808_gprs_send_data+0x48>
    }

#if SIM808_USE_MOCK
    /* Mock: simulate sending data */
    sim808_mock_send_command("AT+CIPSEND");
 80036ce:	4b0d      	ldr	r3, [pc, #52]	@ (8003704 <sim808_gprs_send_data+0x54>)
 80036d0:	0018      	movs	r0, r3
 80036d2:	f000 f9f1 	bl	8003ab8 <sim808_mock_send_command>

    /* Simulate payload transmission (in real life, we'd send the actual payload length and data) */
    char cmd[256];
    snprintf(cmd, sizeof(cmd), "%s", payload);
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	4a0b      	ldr	r2, [pc, #44]	@ (8003708 <sim808_gprs_send_data+0x58>)
 80036da:	2180      	movs	r1, #128	@ 0x80
 80036dc:	0049      	lsls	r1, r1, #1
 80036de:	2408      	movs	r4, #8
 80036e0:	1938      	adds	r0, r7, r4
 80036e2:	f004 fb27 	bl	8007d34 <sniprintf>
    sim808_mock_send_command(cmd);
 80036e6:	193b      	adds	r3, r7, r4
 80036e8:	0018      	movs	r0, r3
 80036ea:	f000 f9e5 	bl	8003ab8 <sim808_mock_send_command>
    sim808_mock_send_command("OK");  /* Simulate success */
 80036ee:	4b07      	ldr	r3, [pc, #28]	@ (800370c <sim808_gprs_send_data+0x5c>)
 80036f0:	0018      	movs	r0, r3
 80036f2:	f000 f9e1 	bl	8003ab8 <sim808_mock_send_command>
#endif

    return SIM808_OK;
 80036f6:	2300      	movs	r3, #0
}
 80036f8:	0018      	movs	r0, r3
 80036fa:	46bd      	mov	sp, r7
 80036fc:	b043      	add	sp, #268	@ 0x10c
 80036fe:	bd90      	pop	{r4, r7, pc}
 8003700:	200004f0 	.word	0x200004f0
 8003704:	0800b1cc 	.word	0x0800b1cc
 8003708:	0800b1d8 	.word	0x0800b1d8
 800370c:	0800b1c8 	.word	0x0800b1c8

08003710 <sim808_gprs_close>:

sim808_result_t sim808_gprs_close(void)
{
 8003710:	b580      	push	{r7, lr}
 8003712:	af00      	add	r7, sp, #0
#if SIM808_USE_MOCK
    sim808_mock_send_command("AT+CIPCLOSE=1");
 8003714:	4b07      	ldr	r3, [pc, #28]	@ (8003734 <sim808_gprs_close+0x24>)
 8003716:	0018      	movs	r0, r3
 8003718:	f000 f9ce 	bl	8003ab8 <sim808_mock_send_command>
    sim808_mock_send_command("OK");
 800371c:	4b06      	ldr	r3, [pc, #24]	@ (8003738 <sim808_gprs_close+0x28>)
 800371e:	0018      	movs	r0, r3
 8003720:	f000 f9ca 	bl	8003ab8 <sim808_mock_send_command>
#endif

    g_gprs_state = SIM808_GPRS_DISCONNECTED;
 8003724:	4b05      	ldr	r3, [pc, #20]	@ (800373c <sim808_gprs_close+0x2c>)
 8003726:	2200      	movs	r2, #0
 8003728:	701a      	strb	r2, [r3, #0]
    return SIM808_OK;
 800372a:	2300      	movs	r3, #0
}
 800372c:	0018      	movs	r0, r3
 800372e:	46bd      	mov	sp, r7
 8003730:	bd80      	pop	{r7, pc}
 8003732:	46c0      	nop			@ (mov r8, r8)
 8003734:	0800b1dc 	.word	0x0800b1dc
 8003738:	0800b1c8 	.word	0x0800b1c8
 800373c:	200004f0 	.word	0x200004f0

08003740 <sim808_gprs_state_to_str>:

const char *sim808_gprs_state_to_str(sim808_gprs_state_t state)
{
 8003740:	b580      	push	{r7, lr}
 8003742:	b082      	sub	sp, #8
 8003744:	af00      	add	r7, sp, #0
 8003746:	0002      	movs	r2, r0
 8003748:	1dfb      	adds	r3, r7, #7
 800374a:	701a      	strb	r2, [r3, #0]
    switch (state) {
 800374c:	1dfb      	adds	r3, r7, #7
 800374e:	781b      	ldrb	r3, [r3, #0]
 8003750:	2b02      	cmp	r3, #2
 8003752:	d009      	beq.n	8003768 <sim808_gprs_state_to_str+0x28>
 8003754:	dc0a      	bgt.n	800376c <sim808_gprs_state_to_str+0x2c>
 8003756:	2b00      	cmp	r3, #0
 8003758:	d002      	beq.n	8003760 <sim808_gprs_state_to_str+0x20>
 800375a:	2b01      	cmp	r3, #1
 800375c:	d002      	beq.n	8003764 <sim808_gprs_state_to_str+0x24>
 800375e:	e005      	b.n	800376c <sim808_gprs_state_to_str+0x2c>
    case SIM808_GPRS_DISCONNECTED: return "DISCONNECTED";
 8003760:	4b05      	ldr	r3, [pc, #20]	@ (8003778 <sim808_gprs_state_to_str+0x38>)
 8003762:	e004      	b.n	800376e <sim808_gprs_state_to_str+0x2e>
    case SIM808_GPRS_CONNECTING:   return "CONNECTING";
 8003764:	4b05      	ldr	r3, [pc, #20]	@ (800377c <sim808_gprs_state_to_str+0x3c>)
 8003766:	e002      	b.n	800376e <sim808_gprs_state_to_str+0x2e>
    case SIM808_GPRS_CONNECTED:    return "CONNECTED";
 8003768:	4b05      	ldr	r3, [pc, #20]	@ (8003780 <sim808_gprs_state_to_str+0x40>)
 800376a:	e000      	b.n	800376e <sim808_gprs_state_to_str+0x2e>
    default:                       return "UNKNOWN";
 800376c:	4b05      	ldr	r3, [pc, #20]	@ (8003784 <sim808_gprs_state_to_str+0x44>)
    }
}
 800376e:	0018      	movs	r0, r3
 8003770:	46bd      	mov	sp, r7
 8003772:	b002      	add	sp, #8
 8003774:	bd80      	pop	{r7, pc}
 8003776:	46c0      	nop			@ (mov r8, r8)
 8003778:	0800b1ec 	.word	0x0800b1ec
 800377c:	0800b1fc 	.word	0x0800b1fc
 8003780:	0800b208 	.word	0x0800b208
 8003784:	0800b214 	.word	0x0800b214

08003788 <sim808_gps_init>:
#include <stdlib.h>

static gps_fix_t g_sim808_fix;

void sim808_gps_init(void)
{
 8003788:	b580      	push	{r7, lr}
 800378a:	af00      	add	r7, sp, #0
    memset(&g_sim808_fix, 0, sizeof(g_sim808_fix));
 800378c:	4b05      	ldr	r3, [pc, #20]	@ (80037a4 <sim808_gps_init+0x1c>)
 800378e:	2218      	movs	r2, #24
 8003790:	2100      	movs	r1, #0
 8003792:	0018      	movs	r0, r3
 8003794:	f004 fbf0 	bl	8007f78 <memset>
    g_sim808_fix.valid_fix = 0;
 8003798:	4b02      	ldr	r3, [pc, #8]	@ (80037a4 <sim808_gps_init+0x1c>)
 800379a:	2200      	movs	r2, #0
 800379c:	601a      	str	r2, [r3, #0]
}
 800379e:	46c0      	nop			@ (mov r8, r8)
 80037a0:	46bd      	mov	sp, r7
 80037a2:	bd80      	pop	{r7, pc}
 80037a4:	200004f8 	.word	0x200004f8

080037a8 <parse_float>:

/* Helper: parse float safely */
static int parse_float(const char *s, double *out)
{
 80037a8:	b580      	push	{r7, lr}
 80037aa:	b086      	sub	sp, #24
 80037ac:	af00      	add	r7, sp, #0
 80037ae:	6078      	str	r0, [r7, #4]
 80037b0:	6039      	str	r1, [r7, #0]
    if (!s || !out || !*s) return 0;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d006      	beq.n	80037c6 <parse_float+0x1e>
 80037b8:	683b      	ldr	r3, [r7, #0]
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d003      	beq.n	80037c6 <parse_float+0x1e>
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	781b      	ldrb	r3, [r3, #0]
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d101      	bne.n	80037ca <parse_float+0x22>
 80037c6:	2300      	movs	r3, #0
 80037c8:	e018      	b.n	80037fc <parse_float+0x54>
    char *endptr = NULL;
 80037ca:	2300      	movs	r3, #0
 80037cc:	60fb      	str	r3, [r7, #12]
    double v = strtod(s, &endptr);
 80037ce:	230c      	movs	r3, #12
 80037d0:	18fa      	adds	r2, r7, r3
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	0011      	movs	r1, r2
 80037d6:	0018      	movs	r0, r3
 80037d8:	f003 fc74 	bl	80070c4 <strtod>
 80037dc:	0002      	movs	r2, r0
 80037de:	000b      	movs	r3, r1
 80037e0:	613a      	str	r2, [r7, #16]
 80037e2:	617b      	str	r3, [r7, #20]
    if (endptr == s) return 0;
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	687a      	ldr	r2, [r7, #4]
 80037e8:	429a      	cmp	r2, r3
 80037ea:	d101      	bne.n	80037f0 <parse_float+0x48>
 80037ec:	2300      	movs	r3, #0
 80037ee:	e005      	b.n	80037fc <parse_float+0x54>
    *out = v;
 80037f0:	6839      	ldr	r1, [r7, #0]
 80037f2:	693a      	ldr	r2, [r7, #16]
 80037f4:	697b      	ldr	r3, [r7, #20]
 80037f6:	600a      	str	r2, [r1, #0]
 80037f8:	604b      	str	r3, [r1, #4]
    return 1;
 80037fa:	2301      	movs	r3, #1
}
 80037fc:	0018      	movs	r0, r3
 80037fe:	46bd      	mov	sp, r7
 8003800:	b006      	add	sp, #24
 8003802:	bd80      	pop	{r7, pc}

08003804 <sim808_gps_parse_cgnsinf>:
   +CGNSINF: <run_status>,<fix_status>,<utc_date>,<lat>,<lon>,...
   Example:
   +CGNSINF: 1,1,20250101,48.117283,11.516667,0.0,...
*/
int sim808_gps_parse_cgnsinf(const char *line)
{
 8003804:	b5b0      	push	{r4, r5, r7, lr}
 8003806:	b0be      	sub	sp, #248	@ 0xf8
 8003808:	af00      	add	r7, sp, #0
 800380a:	6078      	str	r0, [r7, #4]
    if (!line) return 0;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	2b00      	cmp	r3, #0
 8003810:	d101      	bne.n	8003816 <sim808_gps_parse_cgnsinf+0x12>
 8003812:	2300      	movs	r3, #0
 8003814:	e0cc      	b.n	80039b0 <sim808_gps_parse_cgnsinf+0x1ac>

    const char *p = strstr(line, "+CGNSINF:");
 8003816:	4a68      	ldr	r2, [pc, #416]	@ (80039b8 <sim808_gps_parse_cgnsinf+0x1b4>)
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	0011      	movs	r1, r2
 800381c:	0018      	movs	r0, r3
 800381e:	f004 fc17 	bl	8008050 <strstr>
 8003822:	0003      	movs	r3, r0
 8003824:	22f4      	movs	r2, #244	@ 0xf4
 8003826:	18b9      	adds	r1, r7, r2
 8003828:	600b      	str	r3, [r1, #0]
    if (!p) return 0;
 800382a:	18bb      	adds	r3, r7, r2
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	2b00      	cmp	r3, #0
 8003830:	d101      	bne.n	8003836 <sim808_gps_parse_cgnsinf+0x32>
 8003832:	2300      	movs	r3, #0
 8003834:	e0bc      	b.n	80039b0 <sim808_gps_parse_cgnsinf+0x1ac>

    /* Move past "+CGNSINF:" */
    p += 9;
 8003836:	22f4      	movs	r2, #244	@ 0xf4
 8003838:	18bb      	adds	r3, r7, r2
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	3309      	adds	r3, #9
 800383e:	18b9      	adds	r1, r7, r2
 8003840:	600b      	str	r3, [r1, #0]
    if (*p == ' ') p++;
 8003842:	18bb      	adds	r3, r7, r2
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	781b      	ldrb	r3, [r3, #0]
 8003848:	2b20      	cmp	r3, #32
 800384a:	d104      	bne.n	8003856 <sim808_gps_parse_cgnsinf+0x52>
 800384c:	18bb      	adds	r3, r7, r2
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	3301      	adds	r3, #1
 8003852:	18ba      	adds	r2, r7, r2
 8003854:	6013      	str	r3, [r2, #0]

    /* Copy to a local buffer to tokenize */
    char buf[128];
    strncpy(buf, p, sizeof(buf) - 1);
 8003856:	23f4      	movs	r3, #244	@ 0xf4
 8003858:	18fb      	adds	r3, r7, r3
 800385a:	6819      	ldr	r1, [r3, #0]
 800385c:	2464      	movs	r4, #100	@ 0x64
 800385e:	193b      	adds	r3, r7, r4
 8003860:	227f      	movs	r2, #127	@ 0x7f
 8003862:	0018      	movs	r0, r3
 8003864:	f004 fbaf 	bl	8007fc6 <strncpy>
    buf[sizeof(buf) - 1] = '\0';
 8003868:	0020      	movs	r0, r4
 800386a:	183b      	adds	r3, r7, r0
 800386c:	227f      	movs	r2, #127	@ 0x7f
 800386e:	2100      	movs	r1, #0
 8003870:	5499      	strb	r1, [r3, r2]

    /* Tokenize by comma */
    char *tokens[12];
    int   count = 0;
 8003872:	2300      	movs	r3, #0
 8003874:	22f0      	movs	r2, #240	@ 0xf0
 8003876:	18ba      	adds	r2, r7, r2
 8003878:	6013      	str	r3, [r2, #0]
    char *ctx = NULL;
 800387a:	2300      	movs	r3, #0
 800387c:	633b      	str	r3, [r7, #48]	@ 0x30
    char *tok = strtok_r(buf, ",", &ctx);
 800387e:	2330      	movs	r3, #48	@ 0x30
 8003880:	18fa      	adds	r2, r7, r3
 8003882:	494e      	ldr	r1, [pc, #312]	@ (80039bc <sim808_gps_parse_cgnsinf+0x1b8>)
 8003884:	183b      	adds	r3, r7, r0
 8003886:	0018      	movs	r0, r3
 8003888:	f004 fbdd 	bl	8008046 <strtok_r>
 800388c:	0003      	movs	r3, r0
 800388e:	22ec      	movs	r2, #236	@ 0xec
 8003890:	18ba      	adds	r2, r7, r2
 8003892:	6013      	str	r3, [r2, #0]
    while (tok && count < 12) {
 8003894:	e016      	b.n	80038c4 <sim808_gps_parse_cgnsinf+0xc0>
        tokens[count++] = tok;
 8003896:	21f0      	movs	r1, #240	@ 0xf0
 8003898:	187b      	adds	r3, r7, r1
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	1c5a      	adds	r2, r3, #1
 800389e:	1879      	adds	r1, r7, r1
 80038a0:	600a      	str	r2, [r1, #0]
 80038a2:	2234      	movs	r2, #52	@ 0x34
 80038a4:	18ba      	adds	r2, r7, r2
 80038a6:	009b      	lsls	r3, r3, #2
 80038a8:	24ec      	movs	r4, #236	@ 0xec
 80038aa:	1939      	adds	r1, r7, r4
 80038ac:	6809      	ldr	r1, [r1, #0]
 80038ae:	5099      	str	r1, [r3, r2]
        tok = strtok_r(NULL, ",", &ctx);
 80038b0:	2330      	movs	r3, #48	@ 0x30
 80038b2:	18fa      	adds	r2, r7, r3
 80038b4:	4b41      	ldr	r3, [pc, #260]	@ (80039bc <sim808_gps_parse_cgnsinf+0x1b8>)
 80038b6:	0019      	movs	r1, r3
 80038b8:	2000      	movs	r0, #0
 80038ba:	f004 fbc4 	bl	8008046 <strtok_r>
 80038be:	0003      	movs	r3, r0
 80038c0:	193a      	adds	r2, r7, r4
 80038c2:	6013      	str	r3, [r2, #0]
    while (tok && count < 12) {
 80038c4:	23ec      	movs	r3, #236	@ 0xec
 80038c6:	18fb      	adds	r3, r7, r3
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d004      	beq.n	80038d8 <sim808_gps_parse_cgnsinf+0xd4>
 80038ce:	23f0      	movs	r3, #240	@ 0xf0
 80038d0:	18fb      	adds	r3, r7, r3
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	2b0b      	cmp	r3, #11
 80038d6:	ddde      	ble.n	8003896 <sim808_gps_parse_cgnsinf+0x92>
    }
    if (count < 5) {
 80038d8:	23f0      	movs	r3, #240	@ 0xf0
 80038da:	18fb      	adds	r3, r7, r3
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	2b04      	cmp	r3, #4
 80038e0:	dc01      	bgt.n	80038e6 <sim808_gps_parse_cgnsinf+0xe2>
        return 0;
 80038e2:	2300      	movs	r3, #0
 80038e4:	e064      	b.n	80039b0 <sim808_gps_parse_cgnsinf+0x1ac>
       tokens[2] = utc_date
       tokens[3] = lat
       tokens[4] = lon
    */

    int run_status = atoi(tokens[0]);
 80038e6:	2434      	movs	r4, #52	@ 0x34
 80038e8:	193b      	adds	r3, r7, r4
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	0018      	movs	r0, r3
 80038ee:	f002 fdcd 	bl	800648c <atoi>
 80038f2:	0003      	movs	r3, r0
 80038f4:	25e8      	movs	r5, #232	@ 0xe8
 80038f6:	197a      	adds	r2, r7, r5
 80038f8:	6013      	str	r3, [r2, #0]
    int fix_status = atoi(tokens[1]);
 80038fa:	193b      	adds	r3, r7, r4
 80038fc:	685b      	ldr	r3, [r3, #4]
 80038fe:	0018      	movs	r0, r3
 8003900:	f002 fdc4 	bl	800648c <atoi>
 8003904:	0003      	movs	r3, r0
 8003906:	24e4      	movs	r4, #228	@ 0xe4
 8003908:	193a      	adds	r2, r7, r4
 800390a:	6013      	str	r3, [r2, #0]

    gps_fix_t fix;
    memset(&fix, 0, sizeof(fix));
 800390c:	2318      	movs	r3, #24
 800390e:	18fb      	adds	r3, r7, r3
 8003910:	2218      	movs	r2, #24
 8003912:	2100      	movs	r1, #0
 8003914:	0018      	movs	r0, r3
 8003916:	f004 fb2f 	bl	8007f78 <memset>

    if (run_status == 1 && (fix_status == 1 || fix_status == 2)) {
 800391a:	197b      	adds	r3, r7, r5
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	2b01      	cmp	r3, #1
 8003920:	d138      	bne.n	8003994 <sim808_gps_parse_cgnsinf+0x190>
 8003922:	193b      	adds	r3, r7, r4
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	2b01      	cmp	r3, #1
 8003928:	d003      	beq.n	8003932 <sim808_gps_parse_cgnsinf+0x12e>
 800392a:	193b      	adds	r3, r7, r4
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	2b02      	cmp	r3, #2
 8003930:	d130      	bne.n	8003994 <sim808_gps_parse_cgnsinf+0x190>
        double lat = 0.0, lon = 0.0;
 8003932:	2200      	movs	r2, #0
 8003934:	2300      	movs	r3, #0
 8003936:	613a      	str	r2, [r7, #16]
 8003938:	617b      	str	r3, [r7, #20]
 800393a:	2200      	movs	r2, #0
 800393c:	2300      	movs	r3, #0
 800393e:	60ba      	str	r2, [r7, #8]
 8003940:	60fb      	str	r3, [r7, #12]
        if (!parse_float(tokens[3], &lat)) return 0;
 8003942:	2334      	movs	r3, #52	@ 0x34
 8003944:	18fb      	adds	r3, r7, r3
 8003946:	68db      	ldr	r3, [r3, #12]
 8003948:	2210      	movs	r2, #16
 800394a:	18ba      	adds	r2, r7, r2
 800394c:	0011      	movs	r1, r2
 800394e:	0018      	movs	r0, r3
 8003950:	f7ff ff2a 	bl	80037a8 <parse_float>
 8003954:	1e03      	subs	r3, r0, #0
 8003956:	d101      	bne.n	800395c <sim808_gps_parse_cgnsinf+0x158>
 8003958:	2300      	movs	r3, #0
 800395a:	e029      	b.n	80039b0 <sim808_gps_parse_cgnsinf+0x1ac>
        if (!parse_float(tokens[4], &lon)) return 0;
 800395c:	2334      	movs	r3, #52	@ 0x34
 800395e:	18fb      	adds	r3, r7, r3
 8003960:	691b      	ldr	r3, [r3, #16]
 8003962:	2208      	movs	r2, #8
 8003964:	18ba      	adds	r2, r7, r2
 8003966:	0011      	movs	r1, r2
 8003968:	0018      	movs	r0, r3
 800396a:	f7ff ff1d 	bl	80037a8 <parse_float>
 800396e:	1e03      	subs	r3, r0, #0
 8003970:	d101      	bne.n	8003976 <sim808_gps_parse_cgnsinf+0x172>
 8003972:	2300      	movs	r3, #0
 8003974:	e01c      	b.n	80039b0 <sim808_gps_parse_cgnsinf+0x1ac>

        fix.valid_fix = 1;
 8003976:	2018      	movs	r0, #24
 8003978:	183b      	adds	r3, r7, r0
 800397a:	2201      	movs	r2, #1
 800397c:	601a      	str	r2, [r3, #0]
        fix.latitude  = lat;
 800397e:	693a      	ldr	r2, [r7, #16]
 8003980:	697b      	ldr	r3, [r7, #20]
 8003982:	1839      	adds	r1, r7, r0
 8003984:	608a      	str	r2, [r1, #8]
 8003986:	60cb      	str	r3, [r1, #12]
        fix.longitude = lon;
 8003988:	68ba      	ldr	r2, [r7, #8]
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	1839      	adds	r1, r7, r0
 800398e:	610a      	str	r2, [r1, #16]
 8003990:	614b      	str	r3, [r1, #20]
    if (run_status == 1 && (fix_status == 1 || fix_status == 2)) {
 8003992:	e003      	b.n	800399c <sim808_gps_parse_cgnsinf+0x198>
    } else {
        fix.valid_fix = 0;
 8003994:	2318      	movs	r3, #24
 8003996:	18fb      	adds	r3, r7, r3
 8003998:	2200      	movs	r2, #0
 800399a:	601a      	str	r2, [r3, #0]
    }

    g_sim808_fix = fix;
 800399c:	4a08      	ldr	r2, [pc, #32]	@ (80039c0 <sim808_gps_parse_cgnsinf+0x1bc>)
 800399e:	2318      	movs	r3, #24
 80039a0:	18fb      	adds	r3, r7, r3
 80039a2:	0010      	movs	r0, r2
 80039a4:	0019      	movs	r1, r3
 80039a6:	2318      	movs	r3, #24
 80039a8:	001a      	movs	r2, r3
 80039aa:	f004 fbf9 	bl	80081a0 <memcpy>
    return 1;
 80039ae:	2301      	movs	r3, #1
}
 80039b0:	0018      	movs	r0, r3
 80039b2:	46bd      	mov	sp, r7
 80039b4:	b03e      	add	sp, #248	@ 0xf8
 80039b6:	bdb0      	pop	{r4, r5, r7, pc}
 80039b8:	0800b21c 	.word	0x0800b21c
 80039bc:	0800b228 	.word	0x0800b228
 80039c0:	200004f8 	.word	0x200004f8

080039c4 <sim808_gps_get_fix>:

int sim808_gps_get_fix(gps_fix_t *out)
{
 80039c4:	b580      	push	{r7, lr}
 80039c6:	b082      	sub	sp, #8
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	6078      	str	r0, [r7, #4]
    if (!out) return 0;
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d101      	bne.n	80039d6 <sim808_gps_get_fix+0x12>
 80039d2:	2300      	movs	r3, #0
 80039d4:	e00c      	b.n	80039f0 <sim808_gps_get_fix+0x2c>
    *out = g_sim808_fix;
 80039d6:	687a      	ldr	r2, [r7, #4]
 80039d8:	4b07      	ldr	r3, [pc, #28]	@ (80039f8 <sim808_gps_get_fix+0x34>)
 80039da:	0010      	movs	r0, r2
 80039dc:	0019      	movs	r1, r3
 80039de:	2318      	movs	r3, #24
 80039e0:	001a      	movs	r2, r3
 80039e2:	f004 fbdd 	bl	80081a0 <memcpy>
    return g_sim808_fix.valid_fix ? 1 : 0;
 80039e6:	4b04      	ldr	r3, [pc, #16]	@ (80039f8 <sim808_gps_get_fix+0x34>)
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	1e5a      	subs	r2, r3, #1
 80039ec:	4193      	sbcs	r3, r2
 80039ee:	b2db      	uxtb	r3, r3
}
 80039f0:	0018      	movs	r0, r3
 80039f2:	46bd      	mov	sp, r7
 80039f4:	b002      	add	sp, #8
 80039f6:	bd80      	pop	{r7, pc}
 80039f8:	200004f8 	.word	0x200004f8

080039fc <mock_push_line>:
static int   mock_head = 0;
static int   mock_tail = 0;
static int   initialized = 0;

static void mock_push_line(const char *s)
{
 80039fc:	b580      	push	{r7, lr}
 80039fe:	b082      	sub	sp, #8
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	6078      	str	r0, [r7, #4]
    if (!s) return;
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d035      	beq.n	8003a76 <mock_push_line+0x7a>
    strncpy(mock_lines[mock_head], s, MOCK_MAX_LINE_LEN - 1);
 8003a0a:	4b1d      	ldr	r3, [pc, #116]	@ (8003a80 <mock_push_line+0x84>)
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	019a      	lsls	r2, r3, #6
 8003a10:	4b1c      	ldr	r3, [pc, #112]	@ (8003a84 <mock_push_line+0x88>)
 8003a12:	18d3      	adds	r3, r2, r3
 8003a14:	6879      	ldr	r1, [r7, #4]
 8003a16:	223f      	movs	r2, #63	@ 0x3f
 8003a18:	0018      	movs	r0, r3
 8003a1a:	f004 fad4 	bl	8007fc6 <strncpy>
    mock_lines[mock_head][MOCK_MAX_LINE_LEN - 1] = '\0';
 8003a1e:	4b18      	ldr	r3, [pc, #96]	@ (8003a80 <mock_push_line+0x84>)
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	4a18      	ldr	r2, [pc, #96]	@ (8003a84 <mock_push_line+0x88>)
 8003a24:	213f      	movs	r1, #63	@ 0x3f
 8003a26:	019b      	lsls	r3, r3, #6
 8003a28:	18d3      	adds	r3, r2, r3
 8003a2a:	185b      	adds	r3, r3, r1
 8003a2c:	2200      	movs	r2, #0
 8003a2e:	701a      	strb	r2, [r3, #0]
    mock_head = (mock_head + 1) % MOCK_MAX_LINES;
 8003a30:	4b13      	ldr	r3, [pc, #76]	@ (8003a80 <mock_push_line+0x84>)
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	3301      	adds	r3, #1
 8003a36:	4a14      	ldr	r2, [pc, #80]	@ (8003a88 <mock_push_line+0x8c>)
 8003a38:	4013      	ands	r3, r2
 8003a3a:	d504      	bpl.n	8003a46 <mock_push_line+0x4a>
 8003a3c:	3b01      	subs	r3, #1
 8003a3e:	2208      	movs	r2, #8
 8003a40:	4252      	negs	r2, r2
 8003a42:	4313      	orrs	r3, r2
 8003a44:	3301      	adds	r3, #1
 8003a46:	001a      	movs	r2, r3
 8003a48:	4b0d      	ldr	r3, [pc, #52]	@ (8003a80 <mock_push_line+0x84>)
 8003a4a:	601a      	str	r2, [r3, #0]
    if (mock_head == mock_tail) {
 8003a4c:	4b0c      	ldr	r3, [pc, #48]	@ (8003a80 <mock_push_line+0x84>)
 8003a4e:	681a      	ldr	r2, [r3, #0]
 8003a50:	4b0e      	ldr	r3, [pc, #56]	@ (8003a8c <mock_push_line+0x90>)
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	429a      	cmp	r2, r3
 8003a56:	d10f      	bne.n	8003a78 <mock_push_line+0x7c>
        mock_tail = (mock_tail + 1) % MOCK_MAX_LINES; /* overwrite oldest */
 8003a58:	4b0c      	ldr	r3, [pc, #48]	@ (8003a8c <mock_push_line+0x90>)
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	3301      	adds	r3, #1
 8003a5e:	4a0a      	ldr	r2, [pc, #40]	@ (8003a88 <mock_push_line+0x8c>)
 8003a60:	4013      	ands	r3, r2
 8003a62:	d504      	bpl.n	8003a6e <mock_push_line+0x72>
 8003a64:	3b01      	subs	r3, #1
 8003a66:	2208      	movs	r2, #8
 8003a68:	4252      	negs	r2, r2
 8003a6a:	4313      	orrs	r3, r2
 8003a6c:	3301      	adds	r3, #1
 8003a6e:	001a      	movs	r2, r3
 8003a70:	4b06      	ldr	r3, [pc, #24]	@ (8003a8c <mock_push_line+0x90>)
 8003a72:	601a      	str	r2, [r3, #0]
 8003a74:	e000      	b.n	8003a78 <mock_push_line+0x7c>
    if (!s) return;
 8003a76:	46c0      	nop			@ (mov r8, r8)
    }
}
 8003a78:	46bd      	mov	sp, r7
 8003a7a:	b002      	add	sp, #8
 8003a7c:	bd80      	pop	{r7, pc}
 8003a7e:	46c0      	nop			@ (mov r8, r8)
 8003a80:	20000710 	.word	0x20000710
 8003a84:	20000510 	.word	0x20000510
 8003a88:	80000007 	.word	0x80000007
 8003a8c:	20000714 	.word	0x20000714

08003a90 <sim808_mock_init>:

void sim808_mock_init(void)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	af00      	add	r7, sp, #0
    mock_head = 0;
 8003a94:	4b05      	ldr	r3, [pc, #20]	@ (8003aac <sim808_mock_init+0x1c>)
 8003a96:	2200      	movs	r2, #0
 8003a98:	601a      	str	r2, [r3, #0]
    mock_tail = 0;
 8003a9a:	4b05      	ldr	r3, [pc, #20]	@ (8003ab0 <sim808_mock_init+0x20>)
 8003a9c:	2200      	movs	r2, #0
 8003a9e:	601a      	str	r2, [r3, #0]
    initialized = 1;
 8003aa0:	4b04      	ldr	r3, [pc, #16]	@ (8003ab4 <sim808_mock_init+0x24>)
 8003aa2:	2201      	movs	r2, #1
 8003aa4:	601a      	str	r2, [r3, #0]
    /* On power-up, SIM808 typically responds "OK" to basic AT */
}
 8003aa6:	46c0      	nop			@ (mov r8, r8)
 8003aa8:	46bd      	mov	sp, r7
 8003aaa:	bd80      	pop	{r7, pc}
 8003aac:	20000710 	.word	0x20000710
 8003ab0:	20000714 	.word	0x20000714
 8003ab4:	20000718 	.word	0x20000718

08003ab8 <sim808_mock_send_command>:

void sim808_mock_send_command(const char *cmd)
{
 8003ab8:	b580      	push	{r7, lr}
 8003aba:	b082      	sub	sp, #8
 8003abc:	af00      	add	r7, sp, #0
 8003abe:	6078      	str	r0, [r7, #4]
    if (!initialized || !cmd) return;
 8003ac0:	4b25      	ldr	r3, [pc, #148]	@ (8003b58 <sim808_mock_send_command+0xa0>)
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d043      	beq.n	8003b50 <sim808_mock_send_command+0x98>
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d040      	beq.n	8003b50 <sim808_mock_send_command+0x98>

    if (strcmp(cmd, "AT") == 0) {
 8003ace:	4a23      	ldr	r2, [pc, #140]	@ (8003b5c <sim808_mock_send_command+0xa4>)
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	0011      	movs	r1, r2
 8003ad4:	0018      	movs	r0, r3
 8003ad6:	f7fc fb17 	bl	8000108 <strcmp>
 8003ada:	1e03      	subs	r3, r0, #0
 8003adc:	d104      	bne.n	8003ae8 <sim808_mock_send_command+0x30>
        mock_push_line("OK");
 8003ade:	4b20      	ldr	r3, [pc, #128]	@ (8003b60 <sim808_mock_send_command+0xa8>)
 8003ae0:	0018      	movs	r0, r3
 8003ae2:	f7ff ff8b 	bl	80039fc <mock_push_line>
 8003ae6:	e034      	b.n	8003b52 <sim808_mock_send_command+0x9a>
    } else if (strcmp(cmd, "AT+CGATT?") == 0) {
 8003ae8:	4a1e      	ldr	r2, [pc, #120]	@ (8003b64 <sim808_mock_send_command+0xac>)
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	0011      	movs	r1, r2
 8003aee:	0018      	movs	r0, r3
 8003af0:	f7fc fb0a 	bl	8000108 <strcmp>
 8003af4:	1e03      	subs	r3, r0, #0
 8003af6:	d108      	bne.n	8003b0a <sim808_mock_send_command+0x52>
        mock_push_line("+CGATT: 1");
 8003af8:	4b1b      	ldr	r3, [pc, #108]	@ (8003b68 <sim808_mock_send_command+0xb0>)
 8003afa:	0018      	movs	r0, r3
 8003afc:	f7ff ff7e 	bl	80039fc <mock_push_line>
        mock_push_line("OK");
 8003b00:	4b17      	ldr	r3, [pc, #92]	@ (8003b60 <sim808_mock_send_command+0xa8>)
 8003b02:	0018      	movs	r0, r3
 8003b04:	f7ff ff7a 	bl	80039fc <mock_push_line>
 8003b08:	e023      	b.n	8003b52 <sim808_mock_send_command+0x9a>
    } else if (strcmp(cmd, "AT+CGNSPWR=1") == 0) {
 8003b0a:	4a18      	ldr	r2, [pc, #96]	@ (8003b6c <sim808_mock_send_command+0xb4>)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	0011      	movs	r1, r2
 8003b10:	0018      	movs	r0, r3
 8003b12:	f7fc faf9 	bl	8000108 <strcmp>
 8003b16:	1e03      	subs	r3, r0, #0
 8003b18:	d104      	bne.n	8003b24 <sim808_mock_send_command+0x6c>
        mock_push_line("OK");
 8003b1a:	4b11      	ldr	r3, [pc, #68]	@ (8003b60 <sim808_mock_send_command+0xa8>)
 8003b1c:	0018      	movs	r0, r3
 8003b1e:	f7ff ff6d 	bl	80039fc <mock_push_line>
 8003b22:	e016      	b.n	8003b52 <sim808_mock_send_command+0x9a>
    } else if (strcmp(cmd, "AT+CGNSINF") == 0) {
 8003b24:	4a12      	ldr	r2, [pc, #72]	@ (8003b70 <sim808_mock_send_command+0xb8>)
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	0011      	movs	r1, r2
 8003b2a:	0018      	movs	r0, r3
 8003b2c:	f7fc faec 	bl	8000108 <strcmp>
 8003b30:	1e03      	subs	r3, r0, #0
 8003b32:	d108      	bne.n	8003b46 <sim808_mock_send_command+0x8e>
        /* Fake GPS info: 1,1,20250101...,lat,lon,... */
        mock_push_line("+CGNSINF: 1,1,20250101,4807.038,N,01131.000,E,0.0");
 8003b34:	4b0f      	ldr	r3, [pc, #60]	@ (8003b74 <sim808_mock_send_command+0xbc>)
 8003b36:	0018      	movs	r0, r3
 8003b38:	f7ff ff60 	bl	80039fc <mock_push_line>
        mock_push_line("OK");
 8003b3c:	4b08      	ldr	r3, [pc, #32]	@ (8003b60 <sim808_mock_send_command+0xa8>)
 8003b3e:	0018      	movs	r0, r3
 8003b40:	f7ff ff5c 	bl	80039fc <mock_push_line>
 8003b44:	e005      	b.n	8003b52 <sim808_mock_send_command+0x9a>
    } else {
        mock_push_line("ERROR");
 8003b46:	4b0c      	ldr	r3, [pc, #48]	@ (8003b78 <sim808_mock_send_command+0xc0>)
 8003b48:	0018      	movs	r0, r3
 8003b4a:	f7ff ff57 	bl	80039fc <mock_push_line>
 8003b4e:	e000      	b.n	8003b52 <sim808_mock_send_command+0x9a>
    if (!initialized || !cmd) return;
 8003b50:	46c0      	nop			@ (mov r8, r8)
    }
}
 8003b52:	46bd      	mov	sp, r7
 8003b54:	b002      	add	sp, #8
 8003b56:	bd80      	pop	{r7, pc}
 8003b58:	20000718 	.word	0x20000718
 8003b5c:	0800b22c 	.word	0x0800b22c
 8003b60:	0800b230 	.word	0x0800b230
 8003b64:	0800b234 	.word	0x0800b234
 8003b68:	0800b240 	.word	0x0800b240
 8003b6c:	0800b24c 	.word	0x0800b24c
 8003b70:	0800b25c 	.word	0x0800b25c
 8003b74:	0800b268 	.word	0x0800b268
 8003b78:	0800b29c 	.word	0x0800b29c

08003b7c <sim808_mock_task>:

void sim808_mock_task(void)
{
 8003b7c:	b580      	push	{r7, lr}
 8003b7e:	af00      	add	r7, sp, #0
    /* For now, nothing time-based; could simulate delays later */
}
 8003b80:	46c0      	nop			@ (mov r8, r8)
 8003b82:	46bd      	mov	sp, r7
 8003b84:	bd80      	pop	{r7, pc}
	...

08003b88 <sim808_mock_get_line>:

int sim808_mock_get_line(char *out, int max_len)
{
 8003b88:	b580      	push	{r7, lr}
 8003b8a:	b082      	sub	sp, #8
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	6078      	str	r0, [r7, #4]
 8003b90:	6039      	str	r1, [r7, #0]
    if (!initialized || !out || max_len <= 0) return 0;
 8003b92:	4b1c      	ldr	r3, [pc, #112]	@ (8003c04 <sim808_mock_get_line+0x7c>)
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d005      	beq.n	8003ba6 <sim808_mock_get_line+0x1e>
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d002      	beq.n	8003ba6 <sim808_mock_get_line+0x1e>
 8003ba0:	683b      	ldr	r3, [r7, #0]
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	dc01      	bgt.n	8003baa <sim808_mock_get_line+0x22>
 8003ba6:	2300      	movs	r3, #0
 8003ba8:	e028      	b.n	8003bfc <sim808_mock_get_line+0x74>
    if (mock_head == mock_tail) return 0; /* no data */
 8003baa:	4b17      	ldr	r3, [pc, #92]	@ (8003c08 <sim808_mock_get_line+0x80>)
 8003bac:	681a      	ldr	r2, [r3, #0]
 8003bae:	4b17      	ldr	r3, [pc, #92]	@ (8003c0c <sim808_mock_get_line+0x84>)
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	429a      	cmp	r2, r3
 8003bb4:	d101      	bne.n	8003bba <sim808_mock_get_line+0x32>
 8003bb6:	2300      	movs	r3, #0
 8003bb8:	e020      	b.n	8003bfc <sim808_mock_get_line+0x74>

    strncpy(out, mock_lines[mock_tail], max_len - 1);
 8003bba:	4b14      	ldr	r3, [pc, #80]	@ (8003c0c <sim808_mock_get_line+0x84>)
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	019a      	lsls	r2, r3, #6
 8003bc0:	4b13      	ldr	r3, [pc, #76]	@ (8003c10 <sim808_mock_get_line+0x88>)
 8003bc2:	18d1      	adds	r1, r2, r3
 8003bc4:	683b      	ldr	r3, [r7, #0]
 8003bc6:	3b01      	subs	r3, #1
 8003bc8:	001a      	movs	r2, r3
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	0018      	movs	r0, r3
 8003bce:	f004 f9fa 	bl	8007fc6 <strncpy>
    out[max_len - 1] = '\0';
 8003bd2:	683b      	ldr	r3, [r7, #0]
 8003bd4:	3b01      	subs	r3, #1
 8003bd6:	687a      	ldr	r2, [r7, #4]
 8003bd8:	18d3      	adds	r3, r2, r3
 8003bda:	2200      	movs	r2, #0
 8003bdc:	701a      	strb	r2, [r3, #0]
    mock_tail = (mock_tail + 1) % MOCK_MAX_LINES;
 8003bde:	4b0b      	ldr	r3, [pc, #44]	@ (8003c0c <sim808_mock_get_line+0x84>)
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	3301      	adds	r3, #1
 8003be4:	4a0b      	ldr	r2, [pc, #44]	@ (8003c14 <sim808_mock_get_line+0x8c>)
 8003be6:	4013      	ands	r3, r2
 8003be8:	d504      	bpl.n	8003bf4 <sim808_mock_get_line+0x6c>
 8003bea:	3b01      	subs	r3, #1
 8003bec:	2208      	movs	r2, #8
 8003bee:	4252      	negs	r2, r2
 8003bf0:	4313      	orrs	r3, r2
 8003bf2:	3301      	adds	r3, #1
 8003bf4:	001a      	movs	r2, r3
 8003bf6:	4b05      	ldr	r3, [pc, #20]	@ (8003c0c <sim808_mock_get_line+0x84>)
 8003bf8:	601a      	str	r2, [r3, #0]
    return 1;
 8003bfa:	2301      	movs	r3, #1
}
 8003bfc:	0018      	movs	r0, r3
 8003bfe:	46bd      	mov	sp, r7
 8003c00:	b002      	add	sp, #8
 8003c02:	bd80      	pop	{r7, pc}
 8003c04:	20000718 	.word	0x20000718
 8003c08:	20000710 	.word	0x20000710
 8003c0c:	20000714 	.word	0x20000714
 8003c10:	20000510 	.word	0x20000510
 8003c14:	80000007 	.word	0x80000007

08003c18 <sim808_power_init>:
    .charge_percent = 75,
    .charging = 0
};

void sim808_power_init(void)
{
 8003c18:	b580      	push	{r7, lr}
 8003c1a:	af00      	add	r7, sp, #0
    g_power_mode = SIM808_POWER_ACTIVE;
 8003c1c:	4b08      	ldr	r3, [pc, #32]	@ (8003c40 <sim808_power_init+0x28>)
 8003c1e:	2200      	movs	r2, #0
 8003c20:	701a      	strb	r2, [r3, #0]
    g_target_mode = SIM808_POWER_ACTIVE;
 8003c22:	4b08      	ldr	r3, [pc, #32]	@ (8003c44 <sim808_power_init+0x2c>)
 8003c24:	2200      	movs	r2, #0
 8003c26:	701a      	strb	r2, [r3, #0]
    g_watchdog_enabled = 0;
 8003c28:	4b07      	ldr	r3, [pc, #28]	@ (8003c48 <sim808_power_init+0x30>)
 8003c2a:	2200      	movs	r2, #0
 8003c2c:	701a      	strb	r2, [r3, #0]
    g_watchdog_last_kick = HAL_GetTick();
 8003c2e:	f000 fa6f 	bl	8004110 <HAL_GetTick>
 8003c32:	0002      	movs	r2, r0
 8003c34:	4b05      	ldr	r3, [pc, #20]	@ (8003c4c <sim808_power_init+0x34>)
 8003c36:	601a      	str	r2, [r3, #0]
}
 8003c38:	46c0      	nop			@ (mov r8, r8)
 8003c3a:	46bd      	mov	sp, r7
 8003c3c:	bd80      	pop	{r7, pc}
 8003c3e:	46c0      	nop			@ (mov r8, r8)
 8003c40:	2000071c 	.word	0x2000071c
 8003c44:	2000071d 	.word	0x2000071d
 8003c48:	2000071e 	.word	0x2000071e
 8003c4c:	20000720 	.word	0x20000720

08003c50 <sim808_power_set_mode>:

sim808_result_t sim808_power_set_mode(sim808_power_mode_t mode)
{
 8003c50:	b580      	push	{r7, lr}
 8003c52:	b082      	sub	sp, #8
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	0002      	movs	r2, r0
 8003c58:	1dfb      	adds	r3, r7, #7
 8003c5a:	701a      	strb	r2, [r3, #0]
    if (mode < SIM808_POWER_ACTIVE || mode > SIM808_POWER_STANDBY) {
 8003c5c:	1dfb      	adds	r3, r7, #7
 8003c5e:	781b      	ldrb	r3, [r3, #0]
 8003c60:	2b03      	cmp	r3, #3
 8003c62:	d901      	bls.n	8003c68 <sim808_power_set_mode+0x18>
        return SIM808_ERR_HW;
 8003c64:	2303      	movs	r3, #3
 8003c66:	e02b      	b.n	8003cc0 <sim808_power_set_mode+0x70>
    }

    g_target_mode = mode;
 8003c68:	4b17      	ldr	r3, [pc, #92]	@ (8003cc8 <sim808_power_set_mode+0x78>)
 8003c6a:	1dfa      	adds	r2, r7, #7
 8003c6c:	7812      	ldrb	r2, [r2, #0]
 8003c6e:	701a      	strb	r2, [r3, #0]

#if SIM808_USE_MOCK
    /* Mock: transition through power modes */
    switch (mode) {
 8003c70:	1dfb      	adds	r3, r7, #7
 8003c72:	781b      	ldrb	r3, [r3, #0]
 8003c74:	2b03      	cmp	r3, #3
 8003c76:	d017      	beq.n	8003ca8 <sim808_power_set_mode+0x58>
 8003c78:	dc1b      	bgt.n	8003cb2 <sim808_power_set_mode+0x62>
 8003c7a:	2b02      	cmp	r3, #2
 8003c7c:	d00f      	beq.n	8003c9e <sim808_power_set_mode+0x4e>
 8003c7e:	dc18      	bgt.n	8003cb2 <sim808_power_set_mode+0x62>
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d002      	beq.n	8003c8a <sim808_power_set_mode+0x3a>
 8003c84:	2b01      	cmp	r3, #1
 8003c86:	d005      	beq.n	8003c94 <sim808_power_set_mode+0x44>
 8003c88:	e013      	b.n	8003cb2 <sim808_power_set_mode+0x62>
    case SIM808_POWER_ACTIVE:
        sim808_mock_send_command("AT+CFUN=1");  /* Full functionality */
 8003c8a:	4b10      	ldr	r3, [pc, #64]	@ (8003ccc <sim808_power_set_mode+0x7c>)
 8003c8c:	0018      	movs	r0, r3
 8003c8e:	f7ff ff13 	bl	8003ab8 <sim808_mock_send_command>
        break;
 8003c92:	e010      	b.n	8003cb6 <sim808_power_set_mode+0x66>
    case SIM808_POWER_IDLE:
        sim808_mock_send_command("AT+CSCLK=0"); /* Normal mode */
 8003c94:	4b0e      	ldr	r3, [pc, #56]	@ (8003cd0 <sim808_power_set_mode+0x80>)
 8003c96:	0018      	movs	r0, r3
 8003c98:	f7ff ff0e 	bl	8003ab8 <sim808_mock_send_command>
        break;
 8003c9c:	e00b      	b.n	8003cb6 <sim808_power_set_mode+0x66>
    case SIM808_POWER_SLEEP:
        sim808_mock_send_command("AT+CSCLK=1"); /* Sleep mode */
 8003c9e:	4b0d      	ldr	r3, [pc, #52]	@ (8003cd4 <sim808_power_set_mode+0x84>)
 8003ca0:	0018      	movs	r0, r3
 8003ca2:	f7ff ff09 	bl	8003ab8 <sim808_mock_send_command>
        break;
 8003ca6:	e006      	b.n	8003cb6 <sim808_power_set_mode+0x66>
    case SIM808_POWER_STANDBY:
        sim808_mock_send_command("AT+CFUN=0"); /* Minimum functionality */
 8003ca8:	4b0b      	ldr	r3, [pc, #44]	@ (8003cd8 <sim808_power_set_mode+0x88>)
 8003caa:	0018      	movs	r0, r3
 8003cac:	f7ff ff04 	bl	8003ab8 <sim808_mock_send_command>
        break;
 8003cb0:	e001      	b.n	8003cb6 <sim808_power_set_mode+0x66>
    default:
        return SIM808_ERR_HW;
 8003cb2:	2303      	movs	r3, #3
 8003cb4:	e004      	b.n	8003cc0 <sim808_power_set_mode+0x70>
    }

    g_power_mode = mode;
 8003cb6:	4b09      	ldr	r3, [pc, #36]	@ (8003cdc <sim808_power_set_mode+0x8c>)
 8003cb8:	1dfa      	adds	r2, r7, #7
 8003cba:	7812      	ldrb	r2, [r2, #0]
 8003cbc:	701a      	strb	r2, [r3, #0]
#endif

    return SIM808_OK;
 8003cbe:	2300      	movs	r3, #0
}
 8003cc0:	0018      	movs	r0, r3
 8003cc2:	46bd      	mov	sp, r7
 8003cc4:	b002      	add	sp, #8
 8003cc6:	bd80      	pop	{r7, pc}
 8003cc8:	2000071d 	.word	0x2000071d
 8003ccc:	0800b2a4 	.word	0x0800b2a4
 8003cd0:	0800b2b0 	.word	0x0800b2b0
 8003cd4:	0800b2bc 	.word	0x0800b2bc
 8003cd8:	0800b2c8 	.word	0x0800b2c8
 8003cdc:	2000071c 	.word	0x2000071c

08003ce0 <sim808_power_get_mode>:

sim808_power_mode_t sim808_power_get_mode(void)
{
 8003ce0:	b580      	push	{r7, lr}
 8003ce2:	af00      	add	r7, sp, #0
    return g_power_mode;
 8003ce4:	4b02      	ldr	r3, [pc, #8]	@ (8003cf0 <sim808_power_get_mode+0x10>)
 8003ce6:	781b      	ldrb	r3, [r3, #0]
}
 8003ce8:	0018      	movs	r0, r3
 8003cea:	46bd      	mov	sp, r7
 8003cec:	bd80      	pop	{r7, pc}
 8003cee:	46c0      	nop			@ (mov r8, r8)
 8003cf0:	2000071c 	.word	0x2000071c

08003cf4 <sim808_power_get_battery>:

sim808_result_t sim808_power_get_battery(sim808_battery_t *bat)
{
 8003cf4:	b580      	push	{r7, lr}
 8003cf6:	b082      	sub	sp, #8
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	6078      	str	r0, [r7, #4]
    if (!bat) {
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d101      	bne.n	8003d06 <sim808_power_get_battery+0x12>
        return SIM808_ERR_HW;
 8003d02:	2303      	movs	r3, #3
 8003d04:	e03e      	b.n	8003d84 <sim808_power_get_battery+0x90>
    }

    /* Mock: simulate battery drain over time */
    static uint32_t last_update = 0;
    if (HAL_GetTick() - last_update >= 5000) {  /* Update every 5 seconds */
 8003d06:	f000 fa03 	bl	8004110 <HAL_GetTick>
 8003d0a:	0002      	movs	r2, r0
 8003d0c:	4b1f      	ldr	r3, [pc, #124]	@ (8003d8c <sim808_power_get_battery+0x98>)
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	1ad3      	subs	r3, r2, r3
 8003d12:	4a1f      	ldr	r2, [pc, #124]	@ (8003d90 <sim808_power_get_battery+0x9c>)
 8003d14:	4293      	cmp	r3, r2
 8003d16:	d92c      	bls.n	8003d72 <sim808_power_get_battery+0x7e>
        last_update = HAL_GetTick();
 8003d18:	f000 f9fa 	bl	8004110 <HAL_GetTick>
 8003d1c:	0002      	movs	r2, r0
 8003d1e:	4b1b      	ldr	r3, [pc, #108]	@ (8003d8c <sim808_power_get_battery+0x98>)
 8003d20:	601a      	str	r2, [r3, #0]

        /* Simulate battery voltage slowly decreasing */
        if (g_battery_state.voltage_mv > 3600) {
 8003d22:	4b1c      	ldr	r3, [pc, #112]	@ (8003d94 <sim808_power_get_battery+0xa0>)
 8003d24:	881a      	ldrh	r2, [r3, #0]
 8003d26:	23e1      	movs	r3, #225	@ 0xe1
 8003d28:	011b      	lsls	r3, r3, #4
 8003d2a:	429a      	cmp	r2, r3
 8003d2c:	d905      	bls.n	8003d3a <sim808_power_get_battery+0x46>
            g_battery_state.voltage_mv -= 5;
 8003d2e:	4b19      	ldr	r3, [pc, #100]	@ (8003d94 <sim808_power_get_battery+0xa0>)
 8003d30:	881b      	ldrh	r3, [r3, #0]
 8003d32:	3b05      	subs	r3, #5
 8003d34:	b29a      	uxth	r2, r3
 8003d36:	4b17      	ldr	r3, [pc, #92]	@ (8003d94 <sim808_power_get_battery+0xa0>)
 8003d38:	801a      	strh	r2, [r3, #0]
        }

        /* Simulate charge percent */
        g_battery_state.charge_percent = (g_battery_state.voltage_mv - 3400) / 4;
 8003d3a:	4b16      	ldr	r3, [pc, #88]	@ (8003d94 <sim808_power_get_battery+0xa0>)
 8003d3c:	881b      	ldrh	r3, [r3, #0]
 8003d3e:	4a16      	ldr	r2, [pc, #88]	@ (8003d98 <sim808_power_get_battery+0xa4>)
 8003d40:	4694      	mov	ip, r2
 8003d42:	4463      	add	r3, ip
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	da00      	bge.n	8003d4a <sim808_power_get_battery+0x56>
 8003d48:	3303      	adds	r3, #3
 8003d4a:	109b      	asrs	r3, r3, #2
 8003d4c:	b25a      	sxtb	r2, r3
 8003d4e:	4b11      	ldr	r3, [pc, #68]	@ (8003d94 <sim808_power_get_battery+0xa0>)
 8003d50:	709a      	strb	r2, [r3, #2]
        if (g_battery_state.charge_percent > 100) {
 8003d52:	4b10      	ldr	r3, [pc, #64]	@ (8003d94 <sim808_power_get_battery+0xa0>)
 8003d54:	789b      	ldrb	r3, [r3, #2]
 8003d56:	b25b      	sxtb	r3, r3
 8003d58:	2b64      	cmp	r3, #100	@ 0x64
 8003d5a:	dd02      	ble.n	8003d62 <sim808_power_get_battery+0x6e>
            g_battery_state.charge_percent = 100;
 8003d5c:	4b0d      	ldr	r3, [pc, #52]	@ (8003d94 <sim808_power_get_battery+0xa0>)
 8003d5e:	2264      	movs	r2, #100	@ 0x64
 8003d60:	709a      	strb	r2, [r3, #2]
        }
        if (g_battery_state.charge_percent < 0) {
 8003d62:	4b0c      	ldr	r3, [pc, #48]	@ (8003d94 <sim808_power_get_battery+0xa0>)
 8003d64:	789b      	ldrb	r3, [r3, #2]
 8003d66:	b25b      	sxtb	r3, r3
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	da02      	bge.n	8003d72 <sim808_power_get_battery+0x7e>
            g_battery_state.charge_percent = 0;
 8003d6c:	4b09      	ldr	r3, [pc, #36]	@ (8003d94 <sim808_power_get_battery+0xa0>)
 8003d6e:	2200      	movs	r2, #0
 8003d70:	709a      	strb	r2, [r3, #2]
        }
    }

    *bat = g_battery_state;
 8003d72:	687a      	ldr	r2, [r7, #4]
 8003d74:	4b07      	ldr	r3, [pc, #28]	@ (8003d94 <sim808_power_get_battery+0xa0>)
 8003d76:	0010      	movs	r0, r2
 8003d78:	0019      	movs	r1, r3
 8003d7a:	2304      	movs	r3, #4
 8003d7c:	001a      	movs	r2, r3
 8003d7e:	f004 fa0f 	bl	80081a0 <memcpy>
    return SIM808_OK;
 8003d82:	2300      	movs	r3, #0
}
 8003d84:	0018      	movs	r0, r3
 8003d86:	46bd      	mov	sp, r7
 8003d88:	b002      	add	sp, #8
 8003d8a:	bd80      	pop	{r7, pc}
 8003d8c:	20000724 	.word	0x20000724
 8003d90:	00001387 	.word	0x00001387
 8003d94:	20000014 	.word	0x20000014
 8003d98:	fffff2b8 	.word	0xfffff2b8

08003d9c <sim808_power_set_watchdog>:

sim808_result_t sim808_power_set_watchdog(uint8_t enable)
{
 8003d9c:	b580      	push	{r7, lr}
 8003d9e:	b082      	sub	sp, #8
 8003da0:	af00      	add	r7, sp, #0
 8003da2:	0002      	movs	r2, r0
 8003da4:	1dfb      	adds	r3, r7, #7
 8003da6:	701a      	strb	r2, [r3, #0]
    g_watchdog_enabled = enable ? 1 : 0;
 8003da8:	1dfb      	adds	r3, r7, #7
 8003daa:	781b      	ldrb	r3, [r3, #0]
 8003dac:	1e5a      	subs	r2, r3, #1
 8003dae:	4193      	sbcs	r3, r2
 8003db0:	b2db      	uxtb	r3, r3
 8003db2:	001a      	movs	r2, r3
 8003db4:	4b0e      	ldr	r3, [pc, #56]	@ (8003df0 <sim808_power_set_watchdog+0x54>)
 8003db6:	701a      	strb	r2, [r3, #0]

#if SIM808_USE_MOCK
    if (enable) {
 8003db8:	1dfb      	adds	r3, r7, #7
 8003dba:	781b      	ldrb	r3, [r3, #0]
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d004      	beq.n	8003dca <sim808_power_set_watchdog+0x2e>
        sim808_mock_send_command("AT+IWDG=1,10");  /* Watchdog on, 10 sec timeout */
 8003dc0:	4b0c      	ldr	r3, [pc, #48]	@ (8003df4 <sim808_power_set_watchdog+0x58>)
 8003dc2:	0018      	movs	r0, r3
 8003dc4:	f7ff fe78 	bl	8003ab8 <sim808_mock_send_command>
 8003dc8:	e003      	b.n	8003dd2 <sim808_power_set_watchdog+0x36>
    } else {
        sim808_mock_send_command("AT+IWDG=0");     /* Watchdog off */
 8003dca:	4b0b      	ldr	r3, [pc, #44]	@ (8003df8 <sim808_power_set_watchdog+0x5c>)
 8003dcc:	0018      	movs	r0, r3
 8003dce:	f7ff fe73 	bl	8003ab8 <sim808_mock_send_command>
    }
#endif

    if (enable) {
 8003dd2:	1dfb      	adds	r3, r7, #7
 8003dd4:	781b      	ldrb	r3, [r3, #0]
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d004      	beq.n	8003de4 <sim808_power_set_watchdog+0x48>
        g_watchdog_last_kick = HAL_GetTick();
 8003dda:	f000 f999 	bl	8004110 <HAL_GetTick>
 8003dde:	0002      	movs	r2, r0
 8003de0:	4b06      	ldr	r3, [pc, #24]	@ (8003dfc <sim808_power_set_watchdog+0x60>)
 8003de2:	601a      	str	r2, [r3, #0]
    }

    return SIM808_OK;
 8003de4:	2300      	movs	r3, #0
}
 8003de6:	0018      	movs	r0, r3
 8003de8:	46bd      	mov	sp, r7
 8003dea:	b002      	add	sp, #8
 8003dec:	bd80      	pop	{r7, pc}
 8003dee:	46c0      	nop			@ (mov r8, r8)
 8003df0:	2000071e 	.word	0x2000071e
 8003df4:	0800b2d4 	.word	0x0800b2d4
 8003df8:	0800b2e4 	.word	0x0800b2e4
 8003dfc:	20000720 	.word	0x20000720

08003e00 <sim808_power_mode_to_str>:

const char *sim808_power_mode_to_str(sim808_power_mode_t mode)
{
 8003e00:	b580      	push	{r7, lr}
 8003e02:	b082      	sub	sp, #8
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	0002      	movs	r2, r0
 8003e08:	1dfb      	adds	r3, r7, #7
 8003e0a:	701a      	strb	r2, [r3, #0]
    switch (mode) {
 8003e0c:	1dfb      	adds	r3, r7, #7
 8003e0e:	781b      	ldrb	r3, [r3, #0]
 8003e10:	2b03      	cmp	r3, #3
 8003e12:	d00e      	beq.n	8003e32 <sim808_power_mode_to_str+0x32>
 8003e14:	dc0f      	bgt.n	8003e36 <sim808_power_mode_to_str+0x36>
 8003e16:	2b02      	cmp	r3, #2
 8003e18:	d009      	beq.n	8003e2e <sim808_power_mode_to_str+0x2e>
 8003e1a:	dc0c      	bgt.n	8003e36 <sim808_power_mode_to_str+0x36>
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d002      	beq.n	8003e26 <sim808_power_mode_to_str+0x26>
 8003e20:	2b01      	cmp	r3, #1
 8003e22:	d002      	beq.n	8003e2a <sim808_power_mode_to_str+0x2a>
 8003e24:	e007      	b.n	8003e36 <sim808_power_mode_to_str+0x36>
    case SIM808_POWER_ACTIVE:   return "ACTIVE";
 8003e26:	4b06      	ldr	r3, [pc, #24]	@ (8003e40 <sim808_power_mode_to_str+0x40>)
 8003e28:	e006      	b.n	8003e38 <sim808_power_mode_to_str+0x38>
    case SIM808_POWER_IDLE:     return "IDLE";
 8003e2a:	4b06      	ldr	r3, [pc, #24]	@ (8003e44 <sim808_power_mode_to_str+0x44>)
 8003e2c:	e004      	b.n	8003e38 <sim808_power_mode_to_str+0x38>
    case SIM808_POWER_SLEEP:    return "SLEEP";
 8003e2e:	4b06      	ldr	r3, [pc, #24]	@ (8003e48 <sim808_power_mode_to_str+0x48>)
 8003e30:	e002      	b.n	8003e38 <sim808_power_mode_to_str+0x38>
    case SIM808_POWER_STANDBY:  return "STANDBY";
 8003e32:	4b06      	ldr	r3, [pc, #24]	@ (8003e4c <sim808_power_mode_to_str+0x4c>)
 8003e34:	e000      	b.n	8003e38 <sim808_power_mode_to_str+0x38>
    default:                    return "UNKNOWN";
 8003e36:	4b06      	ldr	r3, [pc, #24]	@ (8003e50 <sim808_power_mode_to_str+0x50>)
    }
}
 8003e38:	0018      	movs	r0, r3
 8003e3a:	46bd      	mov	sp, r7
 8003e3c:	b002      	add	sp, #8
 8003e3e:	bd80      	pop	{r7, pc}
 8003e40:	0800b2f0 	.word	0x0800b2f0
 8003e44:	0800b2f8 	.word	0x0800b2f8
 8003e48:	0800b300 	.word	0x0800b300
 8003e4c:	0800b308 	.word	0x0800b308
 8003e50:	0800b310 	.word	0x0800b310

08003e54 <sim808_power_task>:

void sim808_power_task(void)
{
 8003e54:	b580      	push	{r7, lr}
 8003e56:	b082      	sub	sp, #8
 8003e58:	af00      	add	r7, sp, #0
    /* Watchdog kick (periodically reset watchdog timer) */
    if (g_watchdog_enabled) {
 8003e5a:	4b10      	ldr	r3, [pc, #64]	@ (8003e9c <sim808_power_task+0x48>)
 8003e5c:	781b      	ldrb	r3, [r3, #0]
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d013      	beq.n	8003e8a <sim808_power_task+0x36>
        if (HAL_GetTick() - g_watchdog_last_kick >= (g_watchdog_timeout_ms / 2)) {
 8003e62:	f000 f955 	bl	8004110 <HAL_GetTick>
 8003e66:	0002      	movs	r2, r0
 8003e68:	4b0d      	ldr	r3, [pc, #52]	@ (8003ea0 <sim808_power_task+0x4c>)
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	1ad2      	subs	r2, r2, r3
 8003e6e:	4b0d      	ldr	r3, [pc, #52]	@ (8003ea4 <sim808_power_task+0x50>)
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	085b      	lsrs	r3, r3, #1
 8003e74:	429a      	cmp	r2, r3
 8003e76:	d308      	bcc.n	8003e8a <sim808_power_task+0x36>
            g_watchdog_last_kick = HAL_GetTick();
 8003e78:	f000 f94a 	bl	8004110 <HAL_GetTick>
 8003e7c:	0002      	movs	r2, r0
 8003e7e:	4b08      	ldr	r3, [pc, #32]	@ (8003ea0 <sim808_power_task+0x4c>)
 8003e80:	601a      	str	r2, [r3, #0]
            sim808_mock_send_command("AT+IWDG");  /* Kick watchdog */
 8003e82:	4b09      	ldr	r3, [pc, #36]	@ (8003ea8 <sim808_power_task+0x54>)
 8003e84:	0018      	movs	r0, r3
 8003e86:	f7ff fe17 	bl	8003ab8 <sim808_mock_send_command>
        }
    }

    /* Battery low check (example: trigger alert if < 10%) */
    sim808_battery_t bat;
    if (sim808_power_get_battery(&bat) == SIM808_OK) {
 8003e8a:	1d3b      	adds	r3, r7, #4
 8003e8c:	0018      	movs	r0, r3
 8003e8e:	f7ff ff31 	bl	8003cf4 <sim808_power_get_battery>
        if (bat.charge_percent < 10) {
            /* Could trigger low battery mode or alert here */
        }
    }
}
 8003e92:	46c0      	nop			@ (mov r8, r8)
 8003e94:	46bd      	mov	sp, r7
 8003e96:	b002      	add	sp, #8
 8003e98:	bd80      	pop	{r7, pc}
 8003e9a:	46c0      	nop			@ (mov r8, r8)
 8003e9c:	2000071e 	.word	0x2000071e
 8003ea0:	20000720 	.word	0x20000720
 8003ea4:	20000010 	.word	0x20000010
 8003ea8:	0800b318 	.word	0x0800b318

08003eac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003eac:	b580      	push	{r7, lr}
 8003eae:	b082      	sub	sp, #8
 8003eb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003eb2:	4b0f      	ldr	r3, [pc, #60]	@ (8003ef0 <HAL_MspInit+0x44>)
 8003eb4:	699a      	ldr	r2, [r3, #24]
 8003eb6:	4b0e      	ldr	r3, [pc, #56]	@ (8003ef0 <HAL_MspInit+0x44>)
 8003eb8:	2101      	movs	r1, #1
 8003eba:	430a      	orrs	r2, r1
 8003ebc:	619a      	str	r2, [r3, #24]
 8003ebe:	4b0c      	ldr	r3, [pc, #48]	@ (8003ef0 <HAL_MspInit+0x44>)
 8003ec0:	699b      	ldr	r3, [r3, #24]
 8003ec2:	2201      	movs	r2, #1
 8003ec4:	4013      	ands	r3, r2
 8003ec6:	607b      	str	r3, [r7, #4]
 8003ec8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003eca:	4b09      	ldr	r3, [pc, #36]	@ (8003ef0 <HAL_MspInit+0x44>)
 8003ecc:	69da      	ldr	r2, [r3, #28]
 8003ece:	4b08      	ldr	r3, [pc, #32]	@ (8003ef0 <HAL_MspInit+0x44>)
 8003ed0:	2180      	movs	r1, #128	@ 0x80
 8003ed2:	0549      	lsls	r1, r1, #21
 8003ed4:	430a      	orrs	r2, r1
 8003ed6:	61da      	str	r2, [r3, #28]
 8003ed8:	4b05      	ldr	r3, [pc, #20]	@ (8003ef0 <HAL_MspInit+0x44>)
 8003eda:	69da      	ldr	r2, [r3, #28]
 8003edc:	2380      	movs	r3, #128	@ 0x80
 8003ede:	055b      	lsls	r3, r3, #21
 8003ee0:	4013      	ands	r3, r2
 8003ee2:	603b      	str	r3, [r7, #0]
 8003ee4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003ee6:	46c0      	nop			@ (mov r8, r8)
 8003ee8:	46bd      	mov	sp, r7
 8003eea:	b002      	add	sp, #8
 8003eec:	bd80      	pop	{r7, pc}
 8003eee:	46c0      	nop			@ (mov r8, r8)
 8003ef0:	40021000 	.word	0x40021000

08003ef4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003ef4:	b590      	push	{r4, r7, lr}
 8003ef6:	b08d      	sub	sp, #52	@ 0x34
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003efc:	241c      	movs	r4, #28
 8003efe:	193b      	adds	r3, r7, r4
 8003f00:	0018      	movs	r0, r3
 8003f02:	2314      	movs	r3, #20
 8003f04:	001a      	movs	r2, r3
 8003f06:	2100      	movs	r1, #0
 8003f08:	f004 f836 	bl	8007f78 <memset>
  if(huart->Instance==USART1)
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	4a39      	ldr	r2, [pc, #228]	@ (8003ff8 <HAL_UART_MspInit+0x104>)
 8003f12:	4293      	cmp	r3, r2
 8003f14:	d134      	bne.n	8003f80 <HAL_UART_MspInit+0x8c>
  {
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003f16:	4b39      	ldr	r3, [pc, #228]	@ (8003ffc <HAL_UART_MspInit+0x108>)
 8003f18:	699a      	ldr	r2, [r3, #24]
 8003f1a:	4b38      	ldr	r3, [pc, #224]	@ (8003ffc <HAL_UART_MspInit+0x108>)
 8003f1c:	2180      	movs	r1, #128	@ 0x80
 8003f1e:	01c9      	lsls	r1, r1, #7
 8003f20:	430a      	orrs	r2, r1
 8003f22:	619a      	str	r2, [r3, #24]
 8003f24:	4b35      	ldr	r3, [pc, #212]	@ (8003ffc <HAL_UART_MspInit+0x108>)
 8003f26:	699a      	ldr	r2, [r3, #24]
 8003f28:	2380      	movs	r3, #128	@ 0x80
 8003f2a:	01db      	lsls	r3, r3, #7
 8003f2c:	4013      	ands	r3, r2
 8003f2e:	61bb      	str	r3, [r7, #24]
 8003f30:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003f32:	4b32      	ldr	r3, [pc, #200]	@ (8003ffc <HAL_UART_MspInit+0x108>)
 8003f34:	695a      	ldr	r2, [r3, #20]
 8003f36:	4b31      	ldr	r3, [pc, #196]	@ (8003ffc <HAL_UART_MspInit+0x108>)
 8003f38:	2180      	movs	r1, #128	@ 0x80
 8003f3a:	0289      	lsls	r1, r1, #10
 8003f3c:	430a      	orrs	r2, r1
 8003f3e:	615a      	str	r2, [r3, #20]
 8003f40:	4b2e      	ldr	r3, [pc, #184]	@ (8003ffc <HAL_UART_MspInit+0x108>)
 8003f42:	695a      	ldr	r2, [r3, #20]
 8003f44:	2380      	movs	r3, #128	@ 0x80
 8003f46:	029b      	lsls	r3, r3, #10
 8003f48:	4013      	ands	r3, r2
 8003f4a:	617b      	str	r3, [r7, #20]
 8003f4c:	697b      	ldr	r3, [r7, #20]

    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10    ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8003f4e:	193b      	adds	r3, r7, r4
 8003f50:	22c0      	movs	r2, #192	@ 0xc0
 8003f52:	00d2      	lsls	r2, r2, #3
 8003f54:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f56:	0021      	movs	r1, r4
 8003f58:	187b      	adds	r3, r7, r1
 8003f5a:	2202      	movs	r2, #2
 8003f5c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f5e:	187b      	adds	r3, r7, r1
 8003f60:	2200      	movs	r2, #0
 8003f62:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003f64:	187b      	adds	r3, r7, r1
 8003f66:	2203      	movs	r2, #3
 8003f68:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8003f6a:	187b      	adds	r3, r7, r1
 8003f6c:	2201      	movs	r2, #1
 8003f6e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f70:	187a      	adds	r2, r7, r1
 8003f72:	2390      	movs	r3, #144	@ 0x90
 8003f74:	05db      	lsls	r3, r3, #23
 8003f76:	0011      	movs	r1, r2
 8003f78:	0018      	movs	r0, r3
 8003f7a:	f000 fa05 	bl	8004388 <HAL_GPIO_Init>
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
  }
}
 8003f7e:	e037      	b.n	8003ff0 <HAL_UART_MspInit+0xfc>
  else if(huart->Instance==USART2)
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	4a1e      	ldr	r2, [pc, #120]	@ (8004000 <HAL_UART_MspInit+0x10c>)
 8003f86:	4293      	cmp	r3, r2
 8003f88:	d132      	bne.n	8003ff0 <HAL_UART_MspInit+0xfc>
    __HAL_RCC_USART2_CLK_ENABLE();
 8003f8a:	4b1c      	ldr	r3, [pc, #112]	@ (8003ffc <HAL_UART_MspInit+0x108>)
 8003f8c:	69da      	ldr	r2, [r3, #28]
 8003f8e:	4b1b      	ldr	r3, [pc, #108]	@ (8003ffc <HAL_UART_MspInit+0x108>)
 8003f90:	2180      	movs	r1, #128	@ 0x80
 8003f92:	0289      	lsls	r1, r1, #10
 8003f94:	430a      	orrs	r2, r1
 8003f96:	61da      	str	r2, [r3, #28]
 8003f98:	4b18      	ldr	r3, [pc, #96]	@ (8003ffc <HAL_UART_MspInit+0x108>)
 8003f9a:	69da      	ldr	r2, [r3, #28]
 8003f9c:	2380      	movs	r3, #128	@ 0x80
 8003f9e:	029b      	lsls	r3, r3, #10
 8003fa0:	4013      	ands	r3, r2
 8003fa2:	613b      	str	r3, [r7, #16]
 8003fa4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003fa6:	4b15      	ldr	r3, [pc, #84]	@ (8003ffc <HAL_UART_MspInit+0x108>)
 8003fa8:	695a      	ldr	r2, [r3, #20]
 8003faa:	4b14      	ldr	r3, [pc, #80]	@ (8003ffc <HAL_UART_MspInit+0x108>)
 8003fac:	2180      	movs	r1, #128	@ 0x80
 8003fae:	0289      	lsls	r1, r1, #10
 8003fb0:	430a      	orrs	r2, r1
 8003fb2:	615a      	str	r2, [r3, #20]
 8003fb4:	4b11      	ldr	r3, [pc, #68]	@ (8003ffc <HAL_UART_MspInit+0x108>)
 8003fb6:	695a      	ldr	r2, [r3, #20]
 8003fb8:	2380      	movs	r3, #128	@ 0x80
 8003fba:	029b      	lsls	r3, r3, #10
 8003fbc:	4013      	ands	r3, r2
 8003fbe:	60fb      	str	r3, [r7, #12]
 8003fc0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003fc2:	211c      	movs	r1, #28
 8003fc4:	187b      	adds	r3, r7, r1
 8003fc6:	220c      	movs	r2, #12
 8003fc8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003fca:	187b      	adds	r3, r7, r1
 8003fcc:	2202      	movs	r2, #2
 8003fce:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fd0:	187b      	adds	r3, r7, r1
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003fd6:	187b      	adds	r3, r7, r1
 8003fd8:	2203      	movs	r2, #3
 8003fda:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8003fdc:	187b      	adds	r3, r7, r1
 8003fde:	2201      	movs	r2, #1
 8003fe0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003fe2:	187a      	adds	r2, r7, r1
 8003fe4:	2390      	movs	r3, #144	@ 0x90
 8003fe6:	05db      	lsls	r3, r3, #23
 8003fe8:	0011      	movs	r1, r2
 8003fea:	0018      	movs	r0, r3
 8003fec:	f000 f9cc 	bl	8004388 <HAL_GPIO_Init>
}
 8003ff0:	46c0      	nop			@ (mov r8, r8)
 8003ff2:	46bd      	mov	sp, r7
 8003ff4:	b00d      	add	sp, #52	@ 0x34
 8003ff6:	bd90      	pop	{r4, r7, pc}
 8003ff8:	40013800 	.word	0x40013800
 8003ffc:	40021000 	.word	0x40021000
 8004000:	40004400 	.word	0x40004400

08004004 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004004:	b580      	push	{r7, lr}
 8004006:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004008:	46c0      	nop			@ (mov r8, r8)
 800400a:	e7fd      	b.n	8004008 <NMI_Handler+0x4>

0800400c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800400c:	b580      	push	{r7, lr}
 800400e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004010:	46c0      	nop			@ (mov r8, r8)
 8004012:	e7fd      	b.n	8004010 <HardFault_Handler+0x4>

08004014 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004014:	b580      	push	{r7, lr}
 8004016:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8004018:	46c0      	nop			@ (mov r8, r8)
 800401a:	46bd      	mov	sp, r7
 800401c:	bd80      	pop	{r7, pc}

0800401e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800401e:	b580      	push	{r7, lr}
 8004020:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004022:	46c0      	nop			@ (mov r8, r8)
 8004024:	46bd      	mov	sp, r7
 8004026:	bd80      	pop	{r7, pc}

08004028 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004028:	b580      	push	{r7, lr}
 800402a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800402c:	f000 f85e 	bl	80040ec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004030:	46c0      	nop			@ (mov r8, r8)
 8004032:	46bd      	mov	sp, r7
 8004034:	bd80      	pop	{r7, pc}
	...

08004038 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8004038:	b580      	push	{r7, lr}
 800403a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800403c:	4b03      	ldr	r3, [pc, #12]	@ (800404c <USART2_IRQHandler+0x14>)
 800403e:	0018      	movs	r0, r3
 8004040:	f001 f8f2 	bl	8005228 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8004044:	46c0      	nop			@ (mov r8, r8)
 8004046:	46bd      	mov	sp, r7
 8004048:	bd80      	pop	{r7, pc}
 800404a:	46c0      	nop			@ (mov r8, r8)
 800404c:	20000398 	.word	0x20000398

08004050 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004050:	b580      	push	{r7, lr}
 8004052:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8004054:	46c0      	nop			@ (mov r8, r8)
 8004056:	46bd      	mov	sp, r7
 8004058:	bd80      	pop	{r7, pc}
	...

0800405c <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800405c:	b580      	push	{r7, lr}
 800405e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004060:	4b07      	ldr	r3, [pc, #28]	@ (8004080 <HAL_Init+0x24>)
 8004062:	681a      	ldr	r2, [r3, #0]
 8004064:	4b06      	ldr	r3, [pc, #24]	@ (8004080 <HAL_Init+0x24>)
 8004066:	2110      	movs	r1, #16
 8004068:	430a      	orrs	r2, r1
 800406a:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 800406c:	2003      	movs	r0, #3
 800406e:	f000 f809 	bl	8004084 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004072:	f7ff ff1b 	bl	8003eac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004076:	2300      	movs	r3, #0
}
 8004078:	0018      	movs	r0, r3
 800407a:	46bd      	mov	sp, r7
 800407c:	bd80      	pop	{r7, pc}
 800407e:	46c0      	nop			@ (mov r8, r8)
 8004080:	40022000 	.word	0x40022000

08004084 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004084:	b590      	push	{r4, r7, lr}
 8004086:	b083      	sub	sp, #12
 8004088:	af00      	add	r7, sp, #0
 800408a:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800408c:	4b14      	ldr	r3, [pc, #80]	@ (80040e0 <HAL_InitTick+0x5c>)
 800408e:	681c      	ldr	r4, [r3, #0]
 8004090:	4b14      	ldr	r3, [pc, #80]	@ (80040e4 <HAL_InitTick+0x60>)
 8004092:	781b      	ldrb	r3, [r3, #0]
 8004094:	0019      	movs	r1, r3
 8004096:	23fa      	movs	r3, #250	@ 0xfa
 8004098:	0098      	lsls	r0, r3, #2
 800409a:	f7fc f85b 	bl	8000154 <__udivsi3>
 800409e:	0003      	movs	r3, r0
 80040a0:	0019      	movs	r1, r3
 80040a2:	0020      	movs	r0, r4
 80040a4:	f7fc f856 	bl	8000154 <__udivsi3>
 80040a8:	0003      	movs	r3, r0
 80040aa:	0018      	movs	r0, r3
 80040ac:	f000 f8e1 	bl	8004272 <HAL_SYSTICK_Config>
 80040b0:	1e03      	subs	r3, r0, #0
 80040b2:	d001      	beq.n	80040b8 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80040b4:	2301      	movs	r3, #1
 80040b6:	e00f      	b.n	80040d8 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2b03      	cmp	r3, #3
 80040bc:	d80b      	bhi.n	80040d6 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80040be:	6879      	ldr	r1, [r7, #4]
 80040c0:	2301      	movs	r3, #1
 80040c2:	425b      	negs	r3, r3
 80040c4:	2200      	movs	r2, #0
 80040c6:	0018      	movs	r0, r3
 80040c8:	f000 f8be 	bl	8004248 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80040cc:	4b06      	ldr	r3, [pc, #24]	@ (80040e8 <HAL_InitTick+0x64>)
 80040ce:	687a      	ldr	r2, [r7, #4]
 80040d0:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 80040d2:	2300      	movs	r3, #0
 80040d4:	e000      	b.n	80040d8 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80040d6:	2301      	movs	r3, #1
}
 80040d8:	0018      	movs	r0, r3
 80040da:	46bd      	mov	sp, r7
 80040dc:	b003      	add	sp, #12
 80040de:	bd90      	pop	{r4, r7, pc}
 80040e0:	20000018 	.word	0x20000018
 80040e4:	20000020 	.word	0x20000020
 80040e8:	2000001c 	.word	0x2000001c

080040ec <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80040ec:	b580      	push	{r7, lr}
 80040ee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80040f0:	4b05      	ldr	r3, [pc, #20]	@ (8004108 <HAL_IncTick+0x1c>)
 80040f2:	781b      	ldrb	r3, [r3, #0]
 80040f4:	001a      	movs	r2, r3
 80040f6:	4b05      	ldr	r3, [pc, #20]	@ (800410c <HAL_IncTick+0x20>)
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	18d2      	adds	r2, r2, r3
 80040fc:	4b03      	ldr	r3, [pc, #12]	@ (800410c <HAL_IncTick+0x20>)
 80040fe:	601a      	str	r2, [r3, #0]
}
 8004100:	46c0      	nop			@ (mov r8, r8)
 8004102:	46bd      	mov	sp, r7
 8004104:	bd80      	pop	{r7, pc}
 8004106:	46c0      	nop			@ (mov r8, r8)
 8004108:	20000020 	.word	0x20000020
 800410c:	20000728 	.word	0x20000728

08004110 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004110:	b580      	push	{r7, lr}
 8004112:	af00      	add	r7, sp, #0
  return uwTick;
 8004114:	4b02      	ldr	r3, [pc, #8]	@ (8004120 <HAL_GetTick+0x10>)
 8004116:	681b      	ldr	r3, [r3, #0]
}
 8004118:	0018      	movs	r0, r3
 800411a:	46bd      	mov	sp, r7
 800411c:	bd80      	pop	{r7, pc}
 800411e:	46c0      	nop			@ (mov r8, r8)
 8004120:	20000728 	.word	0x20000728

08004124 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004124:	b590      	push	{r4, r7, lr}
 8004126:	b083      	sub	sp, #12
 8004128:	af00      	add	r7, sp, #0
 800412a:	0002      	movs	r2, r0
 800412c:	6039      	str	r1, [r7, #0]
 800412e:	1dfb      	adds	r3, r7, #7
 8004130:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8004132:	1dfb      	adds	r3, r7, #7
 8004134:	781b      	ldrb	r3, [r3, #0]
 8004136:	2b7f      	cmp	r3, #127	@ 0x7f
 8004138:	d828      	bhi.n	800418c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800413a:	4a2f      	ldr	r2, [pc, #188]	@ (80041f8 <__NVIC_SetPriority+0xd4>)
 800413c:	1dfb      	adds	r3, r7, #7
 800413e:	781b      	ldrb	r3, [r3, #0]
 8004140:	b25b      	sxtb	r3, r3
 8004142:	089b      	lsrs	r3, r3, #2
 8004144:	33c0      	adds	r3, #192	@ 0xc0
 8004146:	009b      	lsls	r3, r3, #2
 8004148:	589b      	ldr	r3, [r3, r2]
 800414a:	1dfa      	adds	r2, r7, #7
 800414c:	7812      	ldrb	r2, [r2, #0]
 800414e:	0011      	movs	r1, r2
 8004150:	2203      	movs	r2, #3
 8004152:	400a      	ands	r2, r1
 8004154:	00d2      	lsls	r2, r2, #3
 8004156:	21ff      	movs	r1, #255	@ 0xff
 8004158:	4091      	lsls	r1, r2
 800415a:	000a      	movs	r2, r1
 800415c:	43d2      	mvns	r2, r2
 800415e:	401a      	ands	r2, r3
 8004160:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004162:	683b      	ldr	r3, [r7, #0]
 8004164:	019b      	lsls	r3, r3, #6
 8004166:	22ff      	movs	r2, #255	@ 0xff
 8004168:	401a      	ands	r2, r3
 800416a:	1dfb      	adds	r3, r7, #7
 800416c:	781b      	ldrb	r3, [r3, #0]
 800416e:	0018      	movs	r0, r3
 8004170:	2303      	movs	r3, #3
 8004172:	4003      	ands	r3, r0
 8004174:	00db      	lsls	r3, r3, #3
 8004176:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004178:	481f      	ldr	r0, [pc, #124]	@ (80041f8 <__NVIC_SetPriority+0xd4>)
 800417a:	1dfb      	adds	r3, r7, #7
 800417c:	781b      	ldrb	r3, [r3, #0]
 800417e:	b25b      	sxtb	r3, r3
 8004180:	089b      	lsrs	r3, r3, #2
 8004182:	430a      	orrs	r2, r1
 8004184:	33c0      	adds	r3, #192	@ 0xc0
 8004186:	009b      	lsls	r3, r3, #2
 8004188:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800418a:	e031      	b.n	80041f0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800418c:	4a1b      	ldr	r2, [pc, #108]	@ (80041fc <__NVIC_SetPriority+0xd8>)
 800418e:	1dfb      	adds	r3, r7, #7
 8004190:	781b      	ldrb	r3, [r3, #0]
 8004192:	0019      	movs	r1, r3
 8004194:	230f      	movs	r3, #15
 8004196:	400b      	ands	r3, r1
 8004198:	3b08      	subs	r3, #8
 800419a:	089b      	lsrs	r3, r3, #2
 800419c:	3306      	adds	r3, #6
 800419e:	009b      	lsls	r3, r3, #2
 80041a0:	18d3      	adds	r3, r2, r3
 80041a2:	3304      	adds	r3, #4
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	1dfa      	adds	r2, r7, #7
 80041a8:	7812      	ldrb	r2, [r2, #0]
 80041aa:	0011      	movs	r1, r2
 80041ac:	2203      	movs	r2, #3
 80041ae:	400a      	ands	r2, r1
 80041b0:	00d2      	lsls	r2, r2, #3
 80041b2:	21ff      	movs	r1, #255	@ 0xff
 80041b4:	4091      	lsls	r1, r2
 80041b6:	000a      	movs	r2, r1
 80041b8:	43d2      	mvns	r2, r2
 80041ba:	401a      	ands	r2, r3
 80041bc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80041be:	683b      	ldr	r3, [r7, #0]
 80041c0:	019b      	lsls	r3, r3, #6
 80041c2:	22ff      	movs	r2, #255	@ 0xff
 80041c4:	401a      	ands	r2, r3
 80041c6:	1dfb      	adds	r3, r7, #7
 80041c8:	781b      	ldrb	r3, [r3, #0]
 80041ca:	0018      	movs	r0, r3
 80041cc:	2303      	movs	r3, #3
 80041ce:	4003      	ands	r3, r0
 80041d0:	00db      	lsls	r3, r3, #3
 80041d2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80041d4:	4809      	ldr	r0, [pc, #36]	@ (80041fc <__NVIC_SetPriority+0xd8>)
 80041d6:	1dfb      	adds	r3, r7, #7
 80041d8:	781b      	ldrb	r3, [r3, #0]
 80041da:	001c      	movs	r4, r3
 80041dc:	230f      	movs	r3, #15
 80041de:	4023      	ands	r3, r4
 80041e0:	3b08      	subs	r3, #8
 80041e2:	089b      	lsrs	r3, r3, #2
 80041e4:	430a      	orrs	r2, r1
 80041e6:	3306      	adds	r3, #6
 80041e8:	009b      	lsls	r3, r3, #2
 80041ea:	18c3      	adds	r3, r0, r3
 80041ec:	3304      	adds	r3, #4
 80041ee:	601a      	str	r2, [r3, #0]
}
 80041f0:	46c0      	nop			@ (mov r8, r8)
 80041f2:	46bd      	mov	sp, r7
 80041f4:	b003      	add	sp, #12
 80041f6:	bd90      	pop	{r4, r7, pc}
 80041f8:	e000e100 	.word	0xe000e100
 80041fc:	e000ed00 	.word	0xe000ed00

08004200 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004200:	b580      	push	{r7, lr}
 8004202:	b082      	sub	sp, #8
 8004204:	af00      	add	r7, sp, #0
 8004206:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	1e5a      	subs	r2, r3, #1
 800420c:	2380      	movs	r3, #128	@ 0x80
 800420e:	045b      	lsls	r3, r3, #17
 8004210:	429a      	cmp	r2, r3
 8004212:	d301      	bcc.n	8004218 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004214:	2301      	movs	r3, #1
 8004216:	e010      	b.n	800423a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004218:	4b0a      	ldr	r3, [pc, #40]	@ (8004244 <SysTick_Config+0x44>)
 800421a:	687a      	ldr	r2, [r7, #4]
 800421c:	3a01      	subs	r2, #1
 800421e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004220:	2301      	movs	r3, #1
 8004222:	425b      	negs	r3, r3
 8004224:	2103      	movs	r1, #3
 8004226:	0018      	movs	r0, r3
 8004228:	f7ff ff7c 	bl	8004124 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800422c:	4b05      	ldr	r3, [pc, #20]	@ (8004244 <SysTick_Config+0x44>)
 800422e:	2200      	movs	r2, #0
 8004230:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004232:	4b04      	ldr	r3, [pc, #16]	@ (8004244 <SysTick_Config+0x44>)
 8004234:	2207      	movs	r2, #7
 8004236:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004238:	2300      	movs	r3, #0
}
 800423a:	0018      	movs	r0, r3
 800423c:	46bd      	mov	sp, r7
 800423e:	b002      	add	sp, #8
 8004240:	bd80      	pop	{r7, pc}
 8004242:	46c0      	nop			@ (mov r8, r8)
 8004244:	e000e010 	.word	0xe000e010

08004248 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004248:	b580      	push	{r7, lr}
 800424a:	b084      	sub	sp, #16
 800424c:	af00      	add	r7, sp, #0
 800424e:	60b9      	str	r1, [r7, #8]
 8004250:	607a      	str	r2, [r7, #4]
 8004252:	210f      	movs	r1, #15
 8004254:	187b      	adds	r3, r7, r1
 8004256:	1c02      	adds	r2, r0, #0
 8004258:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800425a:	68ba      	ldr	r2, [r7, #8]
 800425c:	187b      	adds	r3, r7, r1
 800425e:	781b      	ldrb	r3, [r3, #0]
 8004260:	b25b      	sxtb	r3, r3
 8004262:	0011      	movs	r1, r2
 8004264:	0018      	movs	r0, r3
 8004266:	f7ff ff5d 	bl	8004124 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 800426a:	46c0      	nop			@ (mov r8, r8)
 800426c:	46bd      	mov	sp, r7
 800426e:	b004      	add	sp, #16
 8004270:	bd80      	pop	{r7, pc}

08004272 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004272:	b580      	push	{r7, lr}
 8004274:	b082      	sub	sp, #8
 8004276:	af00      	add	r7, sp, #0
 8004278:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	0018      	movs	r0, r3
 800427e:	f7ff ffbf 	bl	8004200 <SysTick_Config>
 8004282:	0003      	movs	r3, r0
}
 8004284:	0018      	movs	r0, r3
 8004286:	46bd      	mov	sp, r7
 8004288:	b002      	add	sp, #8
 800428a:	bd80      	pop	{r7, pc}

0800428c <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800428c:	b580      	push	{r7, lr}
 800428e:	b082      	sub	sp, #8
 8004290:	af00      	add	r7, sp, #0
 8004292:	6078      	str	r0, [r7, #4]
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	2221      	movs	r2, #33	@ 0x21
 8004298:	5c9b      	ldrb	r3, [r3, r2]
 800429a:	b2db      	uxtb	r3, r3
 800429c:	2b02      	cmp	r3, #2
 800429e:	d008      	beq.n	80042b2 <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	2204      	movs	r2, #4
 80042a4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	2220      	movs	r2, #32
 80042aa:	2100      	movs	r1, #0
 80042ac:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 80042ae:	2301      	movs	r3, #1
 80042b0:	e020      	b.n	80042f4 <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	681a      	ldr	r2, [r3, #0]
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	210e      	movs	r1, #14
 80042be:	438a      	bics	r2, r1
 80042c0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	681a      	ldr	r2, [r3, #0]
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	2101      	movs	r1, #1
 80042ce:	438a      	bics	r2, r1
 80042d0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042da:	2101      	movs	r1, #1
 80042dc:	4091      	lsls	r1, r2
 80042de:	000a      	movs	r2, r1
 80042e0:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	2221      	movs	r2, #33	@ 0x21
 80042e6:	2101      	movs	r1, #1
 80042e8:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	2220      	movs	r2, #32
 80042ee:	2100      	movs	r1, #0
 80042f0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80042f2:	2300      	movs	r3, #0
}
 80042f4:	0018      	movs	r0, r3
 80042f6:	46bd      	mov	sp, r7
 80042f8:	b002      	add	sp, #8
 80042fa:	bd80      	pop	{r7, pc}

080042fc <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80042fc:	b580      	push	{r7, lr}
 80042fe:	b084      	sub	sp, #16
 8004300:	af00      	add	r7, sp, #0
 8004302:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004304:	210f      	movs	r1, #15
 8004306:	187b      	adds	r3, r7, r1
 8004308:	2200      	movs	r2, #0
 800430a:	701a      	strb	r2, [r3, #0]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	2221      	movs	r2, #33	@ 0x21
 8004310:	5c9b      	ldrb	r3, [r3, r2]
 8004312:	b2db      	uxtb	r3, r3
 8004314:	2b02      	cmp	r3, #2
 8004316:	d006      	beq.n	8004326 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	2204      	movs	r2, #4
 800431c:	639a      	str	r2, [r3, #56]	@ 0x38

    status = HAL_ERROR;
 800431e:	187b      	adds	r3, r7, r1
 8004320:	2201      	movs	r2, #1
 8004322:	701a      	strb	r2, [r3, #0]
 8004324:	e028      	b.n	8004378 <HAL_DMA_Abort_IT+0x7c>
  }
  else
  {

    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	681a      	ldr	r2, [r3, #0]
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	210e      	movs	r1, #14
 8004332:	438a      	bics	r2, r1
 8004334:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	681a      	ldr	r2, [r3, #0]
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	2101      	movs	r1, #1
 8004342:	438a      	bics	r2, r1
 8004344:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800434e:	2101      	movs	r1, #1
 8004350:	4091      	lsls	r1, r2
 8004352:	000a      	movs	r2, r1
 8004354:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	2221      	movs	r2, #33	@ 0x21
 800435a:	2101      	movs	r1, #1
 800435c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	2220      	movs	r2, #32
 8004362:	2100      	movs	r1, #0
 8004364:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800436a:	2b00      	cmp	r3, #0
 800436c:	d004      	beq.n	8004378 <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004372:	687a      	ldr	r2, [r7, #4]
 8004374:	0010      	movs	r0, r2
 8004376:	4798      	blx	r3
    }
  }
  return status;
 8004378:	230f      	movs	r3, #15
 800437a:	18fb      	adds	r3, r7, r3
 800437c:	781b      	ldrb	r3, [r3, #0]
}
 800437e:	0018      	movs	r0, r3
 8004380:	46bd      	mov	sp, r7
 8004382:	b004      	add	sp, #16
 8004384:	bd80      	pop	{r7, pc}
	...

08004388 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004388:	b580      	push	{r7, lr}
 800438a:	b086      	sub	sp, #24
 800438c:	af00      	add	r7, sp, #0
 800438e:	6078      	str	r0, [r7, #4]
 8004390:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004392:	2300      	movs	r3, #0
 8004394:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004396:	e14f      	b.n	8004638 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004398:	683b      	ldr	r3, [r7, #0]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	2101      	movs	r1, #1
 800439e:	697a      	ldr	r2, [r7, #20]
 80043a0:	4091      	lsls	r1, r2
 80043a2:	000a      	movs	r2, r1
 80043a4:	4013      	ands	r3, r2
 80043a6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d100      	bne.n	80043b0 <HAL_GPIO_Init+0x28>
 80043ae:	e140      	b.n	8004632 <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80043b0:	683b      	ldr	r3, [r7, #0]
 80043b2:	685b      	ldr	r3, [r3, #4]
 80043b4:	2203      	movs	r2, #3
 80043b6:	4013      	ands	r3, r2
 80043b8:	2b01      	cmp	r3, #1
 80043ba:	d005      	beq.n	80043c8 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80043bc:	683b      	ldr	r3, [r7, #0]
 80043be:	685b      	ldr	r3, [r3, #4]
 80043c0:	2203      	movs	r2, #3
 80043c2:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80043c4:	2b02      	cmp	r3, #2
 80043c6:	d130      	bne.n	800442a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	689b      	ldr	r3, [r3, #8]
 80043cc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80043ce:	697b      	ldr	r3, [r7, #20]
 80043d0:	005b      	lsls	r3, r3, #1
 80043d2:	2203      	movs	r2, #3
 80043d4:	409a      	lsls	r2, r3
 80043d6:	0013      	movs	r3, r2
 80043d8:	43da      	mvns	r2, r3
 80043da:	693b      	ldr	r3, [r7, #16]
 80043dc:	4013      	ands	r3, r2
 80043de:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80043e0:	683b      	ldr	r3, [r7, #0]
 80043e2:	68da      	ldr	r2, [r3, #12]
 80043e4:	697b      	ldr	r3, [r7, #20]
 80043e6:	005b      	lsls	r3, r3, #1
 80043e8:	409a      	lsls	r2, r3
 80043ea:	0013      	movs	r3, r2
 80043ec:	693a      	ldr	r2, [r7, #16]
 80043ee:	4313      	orrs	r3, r2
 80043f0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	693a      	ldr	r2, [r7, #16]
 80043f6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	685b      	ldr	r3, [r3, #4]
 80043fc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80043fe:	2201      	movs	r2, #1
 8004400:	697b      	ldr	r3, [r7, #20]
 8004402:	409a      	lsls	r2, r3
 8004404:	0013      	movs	r3, r2
 8004406:	43da      	mvns	r2, r3
 8004408:	693b      	ldr	r3, [r7, #16]
 800440a:	4013      	ands	r3, r2
 800440c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800440e:	683b      	ldr	r3, [r7, #0]
 8004410:	685b      	ldr	r3, [r3, #4]
 8004412:	091b      	lsrs	r3, r3, #4
 8004414:	2201      	movs	r2, #1
 8004416:	401a      	ands	r2, r3
 8004418:	697b      	ldr	r3, [r7, #20]
 800441a:	409a      	lsls	r2, r3
 800441c:	0013      	movs	r3, r2
 800441e:	693a      	ldr	r2, [r7, #16]
 8004420:	4313      	orrs	r3, r2
 8004422:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	693a      	ldr	r2, [r7, #16]
 8004428:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800442a:	683b      	ldr	r3, [r7, #0]
 800442c:	685b      	ldr	r3, [r3, #4]
 800442e:	2203      	movs	r2, #3
 8004430:	4013      	ands	r3, r2
 8004432:	2b03      	cmp	r3, #3
 8004434:	d017      	beq.n	8004466 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	68db      	ldr	r3, [r3, #12]
 800443a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 800443c:	697b      	ldr	r3, [r7, #20]
 800443e:	005b      	lsls	r3, r3, #1
 8004440:	2203      	movs	r2, #3
 8004442:	409a      	lsls	r2, r3
 8004444:	0013      	movs	r3, r2
 8004446:	43da      	mvns	r2, r3
 8004448:	693b      	ldr	r3, [r7, #16]
 800444a:	4013      	ands	r3, r2
 800444c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800444e:	683b      	ldr	r3, [r7, #0]
 8004450:	689a      	ldr	r2, [r3, #8]
 8004452:	697b      	ldr	r3, [r7, #20]
 8004454:	005b      	lsls	r3, r3, #1
 8004456:	409a      	lsls	r2, r3
 8004458:	0013      	movs	r3, r2
 800445a:	693a      	ldr	r2, [r7, #16]
 800445c:	4313      	orrs	r3, r2
 800445e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	693a      	ldr	r2, [r7, #16]
 8004464:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004466:	683b      	ldr	r3, [r7, #0]
 8004468:	685b      	ldr	r3, [r3, #4]
 800446a:	2203      	movs	r2, #3
 800446c:	4013      	ands	r3, r2
 800446e:	2b02      	cmp	r3, #2
 8004470:	d123      	bne.n	80044ba <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004472:	697b      	ldr	r3, [r7, #20]
 8004474:	08da      	lsrs	r2, r3, #3
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	3208      	adds	r2, #8
 800447a:	0092      	lsls	r2, r2, #2
 800447c:	58d3      	ldr	r3, [r2, r3]
 800447e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004480:	697b      	ldr	r3, [r7, #20]
 8004482:	2207      	movs	r2, #7
 8004484:	4013      	ands	r3, r2
 8004486:	009b      	lsls	r3, r3, #2
 8004488:	220f      	movs	r2, #15
 800448a:	409a      	lsls	r2, r3
 800448c:	0013      	movs	r3, r2
 800448e:	43da      	mvns	r2, r3
 8004490:	693b      	ldr	r3, [r7, #16]
 8004492:	4013      	ands	r3, r2
 8004494:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004496:	683b      	ldr	r3, [r7, #0]
 8004498:	691a      	ldr	r2, [r3, #16]
 800449a:	697b      	ldr	r3, [r7, #20]
 800449c:	2107      	movs	r1, #7
 800449e:	400b      	ands	r3, r1
 80044a0:	009b      	lsls	r3, r3, #2
 80044a2:	409a      	lsls	r2, r3
 80044a4:	0013      	movs	r3, r2
 80044a6:	693a      	ldr	r2, [r7, #16]
 80044a8:	4313      	orrs	r3, r2
 80044aa:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80044ac:	697b      	ldr	r3, [r7, #20]
 80044ae:	08da      	lsrs	r2, r3, #3
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	3208      	adds	r2, #8
 80044b4:	0092      	lsls	r2, r2, #2
 80044b6:	6939      	ldr	r1, [r7, #16]
 80044b8:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80044c0:	697b      	ldr	r3, [r7, #20]
 80044c2:	005b      	lsls	r3, r3, #1
 80044c4:	2203      	movs	r2, #3
 80044c6:	409a      	lsls	r2, r3
 80044c8:	0013      	movs	r3, r2
 80044ca:	43da      	mvns	r2, r3
 80044cc:	693b      	ldr	r3, [r7, #16]
 80044ce:	4013      	ands	r3, r2
 80044d0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80044d2:	683b      	ldr	r3, [r7, #0]
 80044d4:	685b      	ldr	r3, [r3, #4]
 80044d6:	2203      	movs	r2, #3
 80044d8:	401a      	ands	r2, r3
 80044da:	697b      	ldr	r3, [r7, #20]
 80044dc:	005b      	lsls	r3, r3, #1
 80044de:	409a      	lsls	r2, r3
 80044e0:	0013      	movs	r3, r2
 80044e2:	693a      	ldr	r2, [r7, #16]
 80044e4:	4313      	orrs	r3, r2
 80044e6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	693a      	ldr	r2, [r7, #16]
 80044ec:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80044ee:	683b      	ldr	r3, [r7, #0]
 80044f0:	685a      	ldr	r2, [r3, #4]
 80044f2:	23c0      	movs	r3, #192	@ 0xc0
 80044f4:	029b      	lsls	r3, r3, #10
 80044f6:	4013      	ands	r3, r2
 80044f8:	d100      	bne.n	80044fc <HAL_GPIO_Init+0x174>
 80044fa:	e09a      	b.n	8004632 <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80044fc:	4b54      	ldr	r3, [pc, #336]	@ (8004650 <HAL_GPIO_Init+0x2c8>)
 80044fe:	699a      	ldr	r2, [r3, #24]
 8004500:	4b53      	ldr	r3, [pc, #332]	@ (8004650 <HAL_GPIO_Init+0x2c8>)
 8004502:	2101      	movs	r1, #1
 8004504:	430a      	orrs	r2, r1
 8004506:	619a      	str	r2, [r3, #24]
 8004508:	4b51      	ldr	r3, [pc, #324]	@ (8004650 <HAL_GPIO_Init+0x2c8>)
 800450a:	699b      	ldr	r3, [r3, #24]
 800450c:	2201      	movs	r2, #1
 800450e:	4013      	ands	r3, r2
 8004510:	60bb      	str	r3, [r7, #8]
 8004512:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004514:	4a4f      	ldr	r2, [pc, #316]	@ (8004654 <HAL_GPIO_Init+0x2cc>)
 8004516:	697b      	ldr	r3, [r7, #20]
 8004518:	089b      	lsrs	r3, r3, #2
 800451a:	3302      	adds	r3, #2
 800451c:	009b      	lsls	r3, r3, #2
 800451e:	589b      	ldr	r3, [r3, r2]
 8004520:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004522:	697b      	ldr	r3, [r7, #20]
 8004524:	2203      	movs	r2, #3
 8004526:	4013      	ands	r3, r2
 8004528:	009b      	lsls	r3, r3, #2
 800452a:	220f      	movs	r2, #15
 800452c:	409a      	lsls	r2, r3
 800452e:	0013      	movs	r3, r2
 8004530:	43da      	mvns	r2, r3
 8004532:	693b      	ldr	r3, [r7, #16]
 8004534:	4013      	ands	r3, r2
 8004536:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004538:	687a      	ldr	r2, [r7, #4]
 800453a:	2390      	movs	r3, #144	@ 0x90
 800453c:	05db      	lsls	r3, r3, #23
 800453e:	429a      	cmp	r2, r3
 8004540:	d013      	beq.n	800456a <HAL_GPIO_Init+0x1e2>
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	4a44      	ldr	r2, [pc, #272]	@ (8004658 <HAL_GPIO_Init+0x2d0>)
 8004546:	4293      	cmp	r3, r2
 8004548:	d00d      	beq.n	8004566 <HAL_GPIO_Init+0x1de>
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	4a43      	ldr	r2, [pc, #268]	@ (800465c <HAL_GPIO_Init+0x2d4>)
 800454e:	4293      	cmp	r3, r2
 8004550:	d007      	beq.n	8004562 <HAL_GPIO_Init+0x1da>
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	4a42      	ldr	r2, [pc, #264]	@ (8004660 <HAL_GPIO_Init+0x2d8>)
 8004556:	4293      	cmp	r3, r2
 8004558:	d101      	bne.n	800455e <HAL_GPIO_Init+0x1d6>
 800455a:	2303      	movs	r3, #3
 800455c:	e006      	b.n	800456c <HAL_GPIO_Init+0x1e4>
 800455e:	2305      	movs	r3, #5
 8004560:	e004      	b.n	800456c <HAL_GPIO_Init+0x1e4>
 8004562:	2302      	movs	r3, #2
 8004564:	e002      	b.n	800456c <HAL_GPIO_Init+0x1e4>
 8004566:	2301      	movs	r3, #1
 8004568:	e000      	b.n	800456c <HAL_GPIO_Init+0x1e4>
 800456a:	2300      	movs	r3, #0
 800456c:	697a      	ldr	r2, [r7, #20]
 800456e:	2103      	movs	r1, #3
 8004570:	400a      	ands	r2, r1
 8004572:	0092      	lsls	r2, r2, #2
 8004574:	4093      	lsls	r3, r2
 8004576:	693a      	ldr	r2, [r7, #16]
 8004578:	4313      	orrs	r3, r2
 800457a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800457c:	4935      	ldr	r1, [pc, #212]	@ (8004654 <HAL_GPIO_Init+0x2cc>)
 800457e:	697b      	ldr	r3, [r7, #20]
 8004580:	089b      	lsrs	r3, r3, #2
 8004582:	3302      	adds	r3, #2
 8004584:	009b      	lsls	r3, r3, #2
 8004586:	693a      	ldr	r2, [r7, #16]
 8004588:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800458a:	4b36      	ldr	r3, [pc, #216]	@ (8004664 <HAL_GPIO_Init+0x2dc>)
 800458c:	689b      	ldr	r3, [r3, #8]
 800458e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	43da      	mvns	r2, r3
 8004594:	693b      	ldr	r3, [r7, #16]
 8004596:	4013      	ands	r3, r2
 8004598:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800459a:	683b      	ldr	r3, [r7, #0]
 800459c:	685a      	ldr	r2, [r3, #4]
 800459e:	2380      	movs	r3, #128	@ 0x80
 80045a0:	035b      	lsls	r3, r3, #13
 80045a2:	4013      	ands	r3, r2
 80045a4:	d003      	beq.n	80045ae <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 80045a6:	693a      	ldr	r2, [r7, #16]
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	4313      	orrs	r3, r2
 80045ac:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80045ae:	4b2d      	ldr	r3, [pc, #180]	@ (8004664 <HAL_GPIO_Init+0x2dc>)
 80045b0:	693a      	ldr	r2, [r7, #16]
 80045b2:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80045b4:	4b2b      	ldr	r3, [pc, #172]	@ (8004664 <HAL_GPIO_Init+0x2dc>)
 80045b6:	68db      	ldr	r3, [r3, #12]
 80045b8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	43da      	mvns	r2, r3
 80045be:	693b      	ldr	r3, [r7, #16]
 80045c0:	4013      	ands	r3, r2
 80045c2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80045c4:	683b      	ldr	r3, [r7, #0]
 80045c6:	685a      	ldr	r2, [r3, #4]
 80045c8:	2380      	movs	r3, #128	@ 0x80
 80045ca:	039b      	lsls	r3, r3, #14
 80045cc:	4013      	ands	r3, r2
 80045ce:	d003      	beq.n	80045d8 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 80045d0:	693a      	ldr	r2, [r7, #16]
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	4313      	orrs	r3, r2
 80045d6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80045d8:	4b22      	ldr	r3, [pc, #136]	@ (8004664 <HAL_GPIO_Init+0x2dc>)
 80045da:	693a      	ldr	r2, [r7, #16]
 80045dc:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 80045de:	4b21      	ldr	r3, [pc, #132]	@ (8004664 <HAL_GPIO_Init+0x2dc>)
 80045e0:	685b      	ldr	r3, [r3, #4]
 80045e2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	43da      	mvns	r2, r3
 80045e8:	693b      	ldr	r3, [r7, #16]
 80045ea:	4013      	ands	r3, r2
 80045ec:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80045ee:	683b      	ldr	r3, [r7, #0]
 80045f0:	685a      	ldr	r2, [r3, #4]
 80045f2:	2380      	movs	r3, #128	@ 0x80
 80045f4:	029b      	lsls	r3, r3, #10
 80045f6:	4013      	ands	r3, r2
 80045f8:	d003      	beq.n	8004602 <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 80045fa:	693a      	ldr	r2, [r7, #16]
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	4313      	orrs	r3, r2
 8004600:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8004602:	4b18      	ldr	r3, [pc, #96]	@ (8004664 <HAL_GPIO_Init+0x2dc>)
 8004604:	693a      	ldr	r2, [r7, #16]
 8004606:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8004608:	4b16      	ldr	r3, [pc, #88]	@ (8004664 <HAL_GPIO_Init+0x2dc>)
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	43da      	mvns	r2, r3
 8004612:	693b      	ldr	r3, [r7, #16]
 8004614:	4013      	ands	r3, r2
 8004616:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004618:	683b      	ldr	r3, [r7, #0]
 800461a:	685a      	ldr	r2, [r3, #4]
 800461c:	2380      	movs	r3, #128	@ 0x80
 800461e:	025b      	lsls	r3, r3, #9
 8004620:	4013      	ands	r3, r2
 8004622:	d003      	beq.n	800462c <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8004624:	693a      	ldr	r2, [r7, #16]
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	4313      	orrs	r3, r2
 800462a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800462c:	4b0d      	ldr	r3, [pc, #52]	@ (8004664 <HAL_GPIO_Init+0x2dc>)
 800462e:	693a      	ldr	r2, [r7, #16]
 8004630:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8004632:	697b      	ldr	r3, [r7, #20]
 8004634:	3301      	adds	r3, #1
 8004636:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004638:	683b      	ldr	r3, [r7, #0]
 800463a:	681a      	ldr	r2, [r3, #0]
 800463c:	697b      	ldr	r3, [r7, #20]
 800463e:	40da      	lsrs	r2, r3
 8004640:	1e13      	subs	r3, r2, #0
 8004642:	d000      	beq.n	8004646 <HAL_GPIO_Init+0x2be>
 8004644:	e6a8      	b.n	8004398 <HAL_GPIO_Init+0x10>
  } 
}
 8004646:	46c0      	nop			@ (mov r8, r8)
 8004648:	46c0      	nop			@ (mov r8, r8)
 800464a:	46bd      	mov	sp, r7
 800464c:	b006      	add	sp, #24
 800464e:	bd80      	pop	{r7, pc}
 8004650:	40021000 	.word	0x40021000
 8004654:	40010000 	.word	0x40010000
 8004658:	48000400 	.word	0x48000400
 800465c:	48000800 	.word	0x48000800
 8004660:	48000c00 	.word	0x48000c00
 8004664:	40010400 	.word	0x40010400

08004668 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004668:	b580      	push	{r7, lr}
 800466a:	b082      	sub	sp, #8
 800466c:	af00      	add	r7, sp, #0
 800466e:	6078      	str	r0, [r7, #4]
 8004670:	0008      	movs	r0, r1
 8004672:	0011      	movs	r1, r2
 8004674:	1cbb      	adds	r3, r7, #2
 8004676:	1c02      	adds	r2, r0, #0
 8004678:	801a      	strh	r2, [r3, #0]
 800467a:	1c7b      	adds	r3, r7, #1
 800467c:	1c0a      	adds	r2, r1, #0
 800467e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004680:	1c7b      	adds	r3, r7, #1
 8004682:	781b      	ldrb	r3, [r3, #0]
 8004684:	2b00      	cmp	r3, #0
 8004686:	d004      	beq.n	8004692 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004688:	1cbb      	adds	r3, r7, #2
 800468a:	881a      	ldrh	r2, [r3, #0]
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004690:	e003      	b.n	800469a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004692:	1cbb      	adds	r3, r7, #2
 8004694:	881a      	ldrh	r2, [r3, #0]
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800469a:	46c0      	nop			@ (mov r8, r8)
 800469c:	46bd      	mov	sp, r7
 800469e:	b002      	add	sp, #8
 80046a0:	bd80      	pop	{r7, pc}

080046a2 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F0 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80046a2:	b580      	push	{r7, lr}
 80046a4:	b084      	sub	sp, #16
 80046a6:	af00      	add	r7, sp, #0
 80046a8:	6078      	str	r0, [r7, #4]
 80046aa:	000a      	movs	r2, r1
 80046ac:	1cbb      	adds	r3, r7, #2
 80046ae:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	695b      	ldr	r3, [r3, #20]
 80046b4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80046b6:	1cbb      	adds	r3, r7, #2
 80046b8:	881b      	ldrh	r3, [r3, #0]
 80046ba:	68fa      	ldr	r2, [r7, #12]
 80046bc:	4013      	ands	r3, r2
 80046be:	041a      	lsls	r2, r3, #16
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	43db      	mvns	r3, r3
 80046c4:	1cb9      	adds	r1, r7, #2
 80046c6:	8809      	ldrh	r1, [r1, #0]
 80046c8:	400b      	ands	r3, r1
 80046ca:	431a      	orrs	r2, r3
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	619a      	str	r2, [r3, #24]
}
 80046d0:	46c0      	nop			@ (mov r8, r8)
 80046d2:	46bd      	mov	sp, r7
 80046d4:	b004      	add	sp, #16
 80046d6:	bd80      	pop	{r7, pc}

080046d8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80046d8:	b580      	push	{r7, lr}
 80046da:	b088      	sub	sp, #32
 80046dc:	af00      	add	r7, sp, #0
 80046de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d101      	bne.n	80046ea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80046e6:	2301      	movs	r3, #1
 80046e8:	e301      	b.n	8004cee <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	2201      	movs	r2, #1
 80046f0:	4013      	ands	r3, r2
 80046f2:	d100      	bne.n	80046f6 <HAL_RCC_OscConfig+0x1e>
 80046f4:	e08d      	b.n	8004812 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80046f6:	4bc3      	ldr	r3, [pc, #780]	@ (8004a04 <HAL_RCC_OscConfig+0x32c>)
 80046f8:	685b      	ldr	r3, [r3, #4]
 80046fa:	220c      	movs	r2, #12
 80046fc:	4013      	ands	r3, r2
 80046fe:	2b04      	cmp	r3, #4
 8004700:	d00e      	beq.n	8004720 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004702:	4bc0      	ldr	r3, [pc, #768]	@ (8004a04 <HAL_RCC_OscConfig+0x32c>)
 8004704:	685b      	ldr	r3, [r3, #4]
 8004706:	220c      	movs	r2, #12
 8004708:	4013      	ands	r3, r2
 800470a:	2b08      	cmp	r3, #8
 800470c:	d116      	bne.n	800473c <HAL_RCC_OscConfig+0x64>
 800470e:	4bbd      	ldr	r3, [pc, #756]	@ (8004a04 <HAL_RCC_OscConfig+0x32c>)
 8004710:	685a      	ldr	r2, [r3, #4]
 8004712:	2380      	movs	r3, #128	@ 0x80
 8004714:	025b      	lsls	r3, r3, #9
 8004716:	401a      	ands	r2, r3
 8004718:	2380      	movs	r3, #128	@ 0x80
 800471a:	025b      	lsls	r3, r3, #9
 800471c:	429a      	cmp	r2, r3
 800471e:	d10d      	bne.n	800473c <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004720:	4bb8      	ldr	r3, [pc, #736]	@ (8004a04 <HAL_RCC_OscConfig+0x32c>)
 8004722:	681a      	ldr	r2, [r3, #0]
 8004724:	2380      	movs	r3, #128	@ 0x80
 8004726:	029b      	lsls	r3, r3, #10
 8004728:	4013      	ands	r3, r2
 800472a:	d100      	bne.n	800472e <HAL_RCC_OscConfig+0x56>
 800472c:	e070      	b.n	8004810 <HAL_RCC_OscConfig+0x138>
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	685b      	ldr	r3, [r3, #4]
 8004732:	2b00      	cmp	r3, #0
 8004734:	d000      	beq.n	8004738 <HAL_RCC_OscConfig+0x60>
 8004736:	e06b      	b.n	8004810 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8004738:	2301      	movs	r3, #1
 800473a:	e2d8      	b.n	8004cee <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	685b      	ldr	r3, [r3, #4]
 8004740:	2b01      	cmp	r3, #1
 8004742:	d107      	bne.n	8004754 <HAL_RCC_OscConfig+0x7c>
 8004744:	4baf      	ldr	r3, [pc, #700]	@ (8004a04 <HAL_RCC_OscConfig+0x32c>)
 8004746:	681a      	ldr	r2, [r3, #0]
 8004748:	4bae      	ldr	r3, [pc, #696]	@ (8004a04 <HAL_RCC_OscConfig+0x32c>)
 800474a:	2180      	movs	r1, #128	@ 0x80
 800474c:	0249      	lsls	r1, r1, #9
 800474e:	430a      	orrs	r2, r1
 8004750:	601a      	str	r2, [r3, #0]
 8004752:	e02f      	b.n	80047b4 <HAL_RCC_OscConfig+0xdc>
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	685b      	ldr	r3, [r3, #4]
 8004758:	2b00      	cmp	r3, #0
 800475a:	d10c      	bne.n	8004776 <HAL_RCC_OscConfig+0x9e>
 800475c:	4ba9      	ldr	r3, [pc, #676]	@ (8004a04 <HAL_RCC_OscConfig+0x32c>)
 800475e:	681a      	ldr	r2, [r3, #0]
 8004760:	4ba8      	ldr	r3, [pc, #672]	@ (8004a04 <HAL_RCC_OscConfig+0x32c>)
 8004762:	49a9      	ldr	r1, [pc, #676]	@ (8004a08 <HAL_RCC_OscConfig+0x330>)
 8004764:	400a      	ands	r2, r1
 8004766:	601a      	str	r2, [r3, #0]
 8004768:	4ba6      	ldr	r3, [pc, #664]	@ (8004a04 <HAL_RCC_OscConfig+0x32c>)
 800476a:	681a      	ldr	r2, [r3, #0]
 800476c:	4ba5      	ldr	r3, [pc, #660]	@ (8004a04 <HAL_RCC_OscConfig+0x32c>)
 800476e:	49a7      	ldr	r1, [pc, #668]	@ (8004a0c <HAL_RCC_OscConfig+0x334>)
 8004770:	400a      	ands	r2, r1
 8004772:	601a      	str	r2, [r3, #0]
 8004774:	e01e      	b.n	80047b4 <HAL_RCC_OscConfig+0xdc>
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	685b      	ldr	r3, [r3, #4]
 800477a:	2b05      	cmp	r3, #5
 800477c:	d10e      	bne.n	800479c <HAL_RCC_OscConfig+0xc4>
 800477e:	4ba1      	ldr	r3, [pc, #644]	@ (8004a04 <HAL_RCC_OscConfig+0x32c>)
 8004780:	681a      	ldr	r2, [r3, #0]
 8004782:	4ba0      	ldr	r3, [pc, #640]	@ (8004a04 <HAL_RCC_OscConfig+0x32c>)
 8004784:	2180      	movs	r1, #128	@ 0x80
 8004786:	02c9      	lsls	r1, r1, #11
 8004788:	430a      	orrs	r2, r1
 800478a:	601a      	str	r2, [r3, #0]
 800478c:	4b9d      	ldr	r3, [pc, #628]	@ (8004a04 <HAL_RCC_OscConfig+0x32c>)
 800478e:	681a      	ldr	r2, [r3, #0]
 8004790:	4b9c      	ldr	r3, [pc, #624]	@ (8004a04 <HAL_RCC_OscConfig+0x32c>)
 8004792:	2180      	movs	r1, #128	@ 0x80
 8004794:	0249      	lsls	r1, r1, #9
 8004796:	430a      	orrs	r2, r1
 8004798:	601a      	str	r2, [r3, #0]
 800479a:	e00b      	b.n	80047b4 <HAL_RCC_OscConfig+0xdc>
 800479c:	4b99      	ldr	r3, [pc, #612]	@ (8004a04 <HAL_RCC_OscConfig+0x32c>)
 800479e:	681a      	ldr	r2, [r3, #0]
 80047a0:	4b98      	ldr	r3, [pc, #608]	@ (8004a04 <HAL_RCC_OscConfig+0x32c>)
 80047a2:	4999      	ldr	r1, [pc, #612]	@ (8004a08 <HAL_RCC_OscConfig+0x330>)
 80047a4:	400a      	ands	r2, r1
 80047a6:	601a      	str	r2, [r3, #0]
 80047a8:	4b96      	ldr	r3, [pc, #600]	@ (8004a04 <HAL_RCC_OscConfig+0x32c>)
 80047aa:	681a      	ldr	r2, [r3, #0]
 80047ac:	4b95      	ldr	r3, [pc, #596]	@ (8004a04 <HAL_RCC_OscConfig+0x32c>)
 80047ae:	4997      	ldr	r1, [pc, #604]	@ (8004a0c <HAL_RCC_OscConfig+0x334>)
 80047b0:	400a      	ands	r2, r1
 80047b2:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	685b      	ldr	r3, [r3, #4]
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d014      	beq.n	80047e6 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047bc:	f7ff fca8 	bl	8004110 <HAL_GetTick>
 80047c0:	0003      	movs	r3, r0
 80047c2:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80047c4:	e008      	b.n	80047d8 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80047c6:	f7ff fca3 	bl	8004110 <HAL_GetTick>
 80047ca:	0002      	movs	r2, r0
 80047cc:	69bb      	ldr	r3, [r7, #24]
 80047ce:	1ad3      	subs	r3, r2, r3
 80047d0:	2b64      	cmp	r3, #100	@ 0x64
 80047d2:	d901      	bls.n	80047d8 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 80047d4:	2303      	movs	r3, #3
 80047d6:	e28a      	b.n	8004cee <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80047d8:	4b8a      	ldr	r3, [pc, #552]	@ (8004a04 <HAL_RCC_OscConfig+0x32c>)
 80047da:	681a      	ldr	r2, [r3, #0]
 80047dc:	2380      	movs	r3, #128	@ 0x80
 80047de:	029b      	lsls	r3, r3, #10
 80047e0:	4013      	ands	r3, r2
 80047e2:	d0f0      	beq.n	80047c6 <HAL_RCC_OscConfig+0xee>
 80047e4:	e015      	b.n	8004812 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047e6:	f7ff fc93 	bl	8004110 <HAL_GetTick>
 80047ea:	0003      	movs	r3, r0
 80047ec:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80047ee:	e008      	b.n	8004802 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80047f0:	f7ff fc8e 	bl	8004110 <HAL_GetTick>
 80047f4:	0002      	movs	r2, r0
 80047f6:	69bb      	ldr	r3, [r7, #24]
 80047f8:	1ad3      	subs	r3, r2, r3
 80047fa:	2b64      	cmp	r3, #100	@ 0x64
 80047fc:	d901      	bls.n	8004802 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 80047fe:	2303      	movs	r3, #3
 8004800:	e275      	b.n	8004cee <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004802:	4b80      	ldr	r3, [pc, #512]	@ (8004a04 <HAL_RCC_OscConfig+0x32c>)
 8004804:	681a      	ldr	r2, [r3, #0]
 8004806:	2380      	movs	r3, #128	@ 0x80
 8004808:	029b      	lsls	r3, r3, #10
 800480a:	4013      	ands	r3, r2
 800480c:	d1f0      	bne.n	80047f0 <HAL_RCC_OscConfig+0x118>
 800480e:	e000      	b.n	8004812 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004810:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	2202      	movs	r2, #2
 8004818:	4013      	ands	r3, r2
 800481a:	d100      	bne.n	800481e <HAL_RCC_OscConfig+0x146>
 800481c:	e069      	b.n	80048f2 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800481e:	4b79      	ldr	r3, [pc, #484]	@ (8004a04 <HAL_RCC_OscConfig+0x32c>)
 8004820:	685b      	ldr	r3, [r3, #4]
 8004822:	220c      	movs	r2, #12
 8004824:	4013      	ands	r3, r2
 8004826:	d00b      	beq.n	8004840 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8004828:	4b76      	ldr	r3, [pc, #472]	@ (8004a04 <HAL_RCC_OscConfig+0x32c>)
 800482a:	685b      	ldr	r3, [r3, #4]
 800482c:	220c      	movs	r2, #12
 800482e:	4013      	ands	r3, r2
 8004830:	2b08      	cmp	r3, #8
 8004832:	d11c      	bne.n	800486e <HAL_RCC_OscConfig+0x196>
 8004834:	4b73      	ldr	r3, [pc, #460]	@ (8004a04 <HAL_RCC_OscConfig+0x32c>)
 8004836:	685a      	ldr	r2, [r3, #4]
 8004838:	2380      	movs	r3, #128	@ 0x80
 800483a:	025b      	lsls	r3, r3, #9
 800483c:	4013      	ands	r3, r2
 800483e:	d116      	bne.n	800486e <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004840:	4b70      	ldr	r3, [pc, #448]	@ (8004a04 <HAL_RCC_OscConfig+0x32c>)
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	2202      	movs	r2, #2
 8004846:	4013      	ands	r3, r2
 8004848:	d005      	beq.n	8004856 <HAL_RCC_OscConfig+0x17e>
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	68db      	ldr	r3, [r3, #12]
 800484e:	2b01      	cmp	r3, #1
 8004850:	d001      	beq.n	8004856 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8004852:	2301      	movs	r3, #1
 8004854:	e24b      	b.n	8004cee <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004856:	4b6b      	ldr	r3, [pc, #428]	@ (8004a04 <HAL_RCC_OscConfig+0x32c>)
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	22f8      	movs	r2, #248	@ 0xf8
 800485c:	4393      	bics	r3, r2
 800485e:	0019      	movs	r1, r3
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	691b      	ldr	r3, [r3, #16]
 8004864:	00da      	lsls	r2, r3, #3
 8004866:	4b67      	ldr	r3, [pc, #412]	@ (8004a04 <HAL_RCC_OscConfig+0x32c>)
 8004868:	430a      	orrs	r2, r1
 800486a:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800486c:	e041      	b.n	80048f2 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	68db      	ldr	r3, [r3, #12]
 8004872:	2b00      	cmp	r3, #0
 8004874:	d024      	beq.n	80048c0 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004876:	4b63      	ldr	r3, [pc, #396]	@ (8004a04 <HAL_RCC_OscConfig+0x32c>)
 8004878:	681a      	ldr	r2, [r3, #0]
 800487a:	4b62      	ldr	r3, [pc, #392]	@ (8004a04 <HAL_RCC_OscConfig+0x32c>)
 800487c:	2101      	movs	r1, #1
 800487e:	430a      	orrs	r2, r1
 8004880:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004882:	f7ff fc45 	bl	8004110 <HAL_GetTick>
 8004886:	0003      	movs	r3, r0
 8004888:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800488a:	e008      	b.n	800489e <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800488c:	f7ff fc40 	bl	8004110 <HAL_GetTick>
 8004890:	0002      	movs	r2, r0
 8004892:	69bb      	ldr	r3, [r7, #24]
 8004894:	1ad3      	subs	r3, r2, r3
 8004896:	2b02      	cmp	r3, #2
 8004898:	d901      	bls.n	800489e <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 800489a:	2303      	movs	r3, #3
 800489c:	e227      	b.n	8004cee <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800489e:	4b59      	ldr	r3, [pc, #356]	@ (8004a04 <HAL_RCC_OscConfig+0x32c>)
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	2202      	movs	r2, #2
 80048a4:	4013      	ands	r3, r2
 80048a6:	d0f1      	beq.n	800488c <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80048a8:	4b56      	ldr	r3, [pc, #344]	@ (8004a04 <HAL_RCC_OscConfig+0x32c>)
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	22f8      	movs	r2, #248	@ 0xf8
 80048ae:	4393      	bics	r3, r2
 80048b0:	0019      	movs	r1, r3
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	691b      	ldr	r3, [r3, #16]
 80048b6:	00da      	lsls	r2, r3, #3
 80048b8:	4b52      	ldr	r3, [pc, #328]	@ (8004a04 <HAL_RCC_OscConfig+0x32c>)
 80048ba:	430a      	orrs	r2, r1
 80048bc:	601a      	str	r2, [r3, #0]
 80048be:	e018      	b.n	80048f2 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80048c0:	4b50      	ldr	r3, [pc, #320]	@ (8004a04 <HAL_RCC_OscConfig+0x32c>)
 80048c2:	681a      	ldr	r2, [r3, #0]
 80048c4:	4b4f      	ldr	r3, [pc, #316]	@ (8004a04 <HAL_RCC_OscConfig+0x32c>)
 80048c6:	2101      	movs	r1, #1
 80048c8:	438a      	bics	r2, r1
 80048ca:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048cc:	f7ff fc20 	bl	8004110 <HAL_GetTick>
 80048d0:	0003      	movs	r3, r0
 80048d2:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80048d4:	e008      	b.n	80048e8 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80048d6:	f7ff fc1b 	bl	8004110 <HAL_GetTick>
 80048da:	0002      	movs	r2, r0
 80048dc:	69bb      	ldr	r3, [r7, #24]
 80048de:	1ad3      	subs	r3, r2, r3
 80048e0:	2b02      	cmp	r3, #2
 80048e2:	d901      	bls.n	80048e8 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 80048e4:	2303      	movs	r3, #3
 80048e6:	e202      	b.n	8004cee <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80048e8:	4b46      	ldr	r3, [pc, #280]	@ (8004a04 <HAL_RCC_OscConfig+0x32c>)
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	2202      	movs	r2, #2
 80048ee:	4013      	ands	r3, r2
 80048f0:	d1f1      	bne.n	80048d6 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	2208      	movs	r2, #8
 80048f8:	4013      	ands	r3, r2
 80048fa:	d036      	beq.n	800496a <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	69db      	ldr	r3, [r3, #28]
 8004900:	2b00      	cmp	r3, #0
 8004902:	d019      	beq.n	8004938 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004904:	4b3f      	ldr	r3, [pc, #252]	@ (8004a04 <HAL_RCC_OscConfig+0x32c>)
 8004906:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004908:	4b3e      	ldr	r3, [pc, #248]	@ (8004a04 <HAL_RCC_OscConfig+0x32c>)
 800490a:	2101      	movs	r1, #1
 800490c:	430a      	orrs	r2, r1
 800490e:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004910:	f7ff fbfe 	bl	8004110 <HAL_GetTick>
 8004914:	0003      	movs	r3, r0
 8004916:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004918:	e008      	b.n	800492c <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800491a:	f7ff fbf9 	bl	8004110 <HAL_GetTick>
 800491e:	0002      	movs	r2, r0
 8004920:	69bb      	ldr	r3, [r7, #24]
 8004922:	1ad3      	subs	r3, r2, r3
 8004924:	2b02      	cmp	r3, #2
 8004926:	d901      	bls.n	800492c <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8004928:	2303      	movs	r3, #3
 800492a:	e1e0      	b.n	8004cee <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800492c:	4b35      	ldr	r3, [pc, #212]	@ (8004a04 <HAL_RCC_OscConfig+0x32c>)
 800492e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004930:	2202      	movs	r2, #2
 8004932:	4013      	ands	r3, r2
 8004934:	d0f1      	beq.n	800491a <HAL_RCC_OscConfig+0x242>
 8004936:	e018      	b.n	800496a <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004938:	4b32      	ldr	r3, [pc, #200]	@ (8004a04 <HAL_RCC_OscConfig+0x32c>)
 800493a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800493c:	4b31      	ldr	r3, [pc, #196]	@ (8004a04 <HAL_RCC_OscConfig+0x32c>)
 800493e:	2101      	movs	r1, #1
 8004940:	438a      	bics	r2, r1
 8004942:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004944:	f7ff fbe4 	bl	8004110 <HAL_GetTick>
 8004948:	0003      	movs	r3, r0
 800494a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800494c:	e008      	b.n	8004960 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800494e:	f7ff fbdf 	bl	8004110 <HAL_GetTick>
 8004952:	0002      	movs	r2, r0
 8004954:	69bb      	ldr	r3, [r7, #24]
 8004956:	1ad3      	subs	r3, r2, r3
 8004958:	2b02      	cmp	r3, #2
 800495a:	d901      	bls.n	8004960 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 800495c:	2303      	movs	r3, #3
 800495e:	e1c6      	b.n	8004cee <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004960:	4b28      	ldr	r3, [pc, #160]	@ (8004a04 <HAL_RCC_OscConfig+0x32c>)
 8004962:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004964:	2202      	movs	r2, #2
 8004966:	4013      	ands	r3, r2
 8004968:	d1f1      	bne.n	800494e <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	2204      	movs	r2, #4
 8004970:	4013      	ands	r3, r2
 8004972:	d100      	bne.n	8004976 <HAL_RCC_OscConfig+0x29e>
 8004974:	e0b4      	b.n	8004ae0 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004976:	201f      	movs	r0, #31
 8004978:	183b      	adds	r3, r7, r0
 800497a:	2200      	movs	r2, #0
 800497c:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800497e:	4b21      	ldr	r3, [pc, #132]	@ (8004a04 <HAL_RCC_OscConfig+0x32c>)
 8004980:	69da      	ldr	r2, [r3, #28]
 8004982:	2380      	movs	r3, #128	@ 0x80
 8004984:	055b      	lsls	r3, r3, #21
 8004986:	4013      	ands	r3, r2
 8004988:	d110      	bne.n	80049ac <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800498a:	4b1e      	ldr	r3, [pc, #120]	@ (8004a04 <HAL_RCC_OscConfig+0x32c>)
 800498c:	69da      	ldr	r2, [r3, #28]
 800498e:	4b1d      	ldr	r3, [pc, #116]	@ (8004a04 <HAL_RCC_OscConfig+0x32c>)
 8004990:	2180      	movs	r1, #128	@ 0x80
 8004992:	0549      	lsls	r1, r1, #21
 8004994:	430a      	orrs	r2, r1
 8004996:	61da      	str	r2, [r3, #28]
 8004998:	4b1a      	ldr	r3, [pc, #104]	@ (8004a04 <HAL_RCC_OscConfig+0x32c>)
 800499a:	69da      	ldr	r2, [r3, #28]
 800499c:	2380      	movs	r3, #128	@ 0x80
 800499e:	055b      	lsls	r3, r3, #21
 80049a0:	4013      	ands	r3, r2
 80049a2:	60fb      	str	r3, [r7, #12]
 80049a4:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80049a6:	183b      	adds	r3, r7, r0
 80049a8:	2201      	movs	r2, #1
 80049aa:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80049ac:	4b18      	ldr	r3, [pc, #96]	@ (8004a10 <HAL_RCC_OscConfig+0x338>)
 80049ae:	681a      	ldr	r2, [r3, #0]
 80049b0:	2380      	movs	r3, #128	@ 0x80
 80049b2:	005b      	lsls	r3, r3, #1
 80049b4:	4013      	ands	r3, r2
 80049b6:	d11a      	bne.n	80049ee <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80049b8:	4b15      	ldr	r3, [pc, #84]	@ (8004a10 <HAL_RCC_OscConfig+0x338>)
 80049ba:	681a      	ldr	r2, [r3, #0]
 80049bc:	4b14      	ldr	r3, [pc, #80]	@ (8004a10 <HAL_RCC_OscConfig+0x338>)
 80049be:	2180      	movs	r1, #128	@ 0x80
 80049c0:	0049      	lsls	r1, r1, #1
 80049c2:	430a      	orrs	r2, r1
 80049c4:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80049c6:	f7ff fba3 	bl	8004110 <HAL_GetTick>
 80049ca:	0003      	movs	r3, r0
 80049cc:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80049ce:	e008      	b.n	80049e2 <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80049d0:	f7ff fb9e 	bl	8004110 <HAL_GetTick>
 80049d4:	0002      	movs	r2, r0
 80049d6:	69bb      	ldr	r3, [r7, #24]
 80049d8:	1ad3      	subs	r3, r2, r3
 80049da:	2b64      	cmp	r3, #100	@ 0x64
 80049dc:	d901      	bls.n	80049e2 <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 80049de:	2303      	movs	r3, #3
 80049e0:	e185      	b.n	8004cee <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80049e2:	4b0b      	ldr	r3, [pc, #44]	@ (8004a10 <HAL_RCC_OscConfig+0x338>)
 80049e4:	681a      	ldr	r2, [r3, #0]
 80049e6:	2380      	movs	r3, #128	@ 0x80
 80049e8:	005b      	lsls	r3, r3, #1
 80049ea:	4013      	ands	r3, r2
 80049ec:	d0f0      	beq.n	80049d0 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	689b      	ldr	r3, [r3, #8]
 80049f2:	2b01      	cmp	r3, #1
 80049f4:	d10e      	bne.n	8004a14 <HAL_RCC_OscConfig+0x33c>
 80049f6:	4b03      	ldr	r3, [pc, #12]	@ (8004a04 <HAL_RCC_OscConfig+0x32c>)
 80049f8:	6a1a      	ldr	r2, [r3, #32]
 80049fa:	4b02      	ldr	r3, [pc, #8]	@ (8004a04 <HAL_RCC_OscConfig+0x32c>)
 80049fc:	2101      	movs	r1, #1
 80049fe:	430a      	orrs	r2, r1
 8004a00:	621a      	str	r2, [r3, #32]
 8004a02:	e035      	b.n	8004a70 <HAL_RCC_OscConfig+0x398>
 8004a04:	40021000 	.word	0x40021000
 8004a08:	fffeffff 	.word	0xfffeffff
 8004a0c:	fffbffff 	.word	0xfffbffff
 8004a10:	40007000 	.word	0x40007000
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	689b      	ldr	r3, [r3, #8]
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d10c      	bne.n	8004a36 <HAL_RCC_OscConfig+0x35e>
 8004a1c:	4bb6      	ldr	r3, [pc, #728]	@ (8004cf8 <HAL_RCC_OscConfig+0x620>)
 8004a1e:	6a1a      	ldr	r2, [r3, #32]
 8004a20:	4bb5      	ldr	r3, [pc, #724]	@ (8004cf8 <HAL_RCC_OscConfig+0x620>)
 8004a22:	2101      	movs	r1, #1
 8004a24:	438a      	bics	r2, r1
 8004a26:	621a      	str	r2, [r3, #32]
 8004a28:	4bb3      	ldr	r3, [pc, #716]	@ (8004cf8 <HAL_RCC_OscConfig+0x620>)
 8004a2a:	6a1a      	ldr	r2, [r3, #32]
 8004a2c:	4bb2      	ldr	r3, [pc, #712]	@ (8004cf8 <HAL_RCC_OscConfig+0x620>)
 8004a2e:	2104      	movs	r1, #4
 8004a30:	438a      	bics	r2, r1
 8004a32:	621a      	str	r2, [r3, #32]
 8004a34:	e01c      	b.n	8004a70 <HAL_RCC_OscConfig+0x398>
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	689b      	ldr	r3, [r3, #8]
 8004a3a:	2b05      	cmp	r3, #5
 8004a3c:	d10c      	bne.n	8004a58 <HAL_RCC_OscConfig+0x380>
 8004a3e:	4bae      	ldr	r3, [pc, #696]	@ (8004cf8 <HAL_RCC_OscConfig+0x620>)
 8004a40:	6a1a      	ldr	r2, [r3, #32]
 8004a42:	4bad      	ldr	r3, [pc, #692]	@ (8004cf8 <HAL_RCC_OscConfig+0x620>)
 8004a44:	2104      	movs	r1, #4
 8004a46:	430a      	orrs	r2, r1
 8004a48:	621a      	str	r2, [r3, #32]
 8004a4a:	4bab      	ldr	r3, [pc, #684]	@ (8004cf8 <HAL_RCC_OscConfig+0x620>)
 8004a4c:	6a1a      	ldr	r2, [r3, #32]
 8004a4e:	4baa      	ldr	r3, [pc, #680]	@ (8004cf8 <HAL_RCC_OscConfig+0x620>)
 8004a50:	2101      	movs	r1, #1
 8004a52:	430a      	orrs	r2, r1
 8004a54:	621a      	str	r2, [r3, #32]
 8004a56:	e00b      	b.n	8004a70 <HAL_RCC_OscConfig+0x398>
 8004a58:	4ba7      	ldr	r3, [pc, #668]	@ (8004cf8 <HAL_RCC_OscConfig+0x620>)
 8004a5a:	6a1a      	ldr	r2, [r3, #32]
 8004a5c:	4ba6      	ldr	r3, [pc, #664]	@ (8004cf8 <HAL_RCC_OscConfig+0x620>)
 8004a5e:	2101      	movs	r1, #1
 8004a60:	438a      	bics	r2, r1
 8004a62:	621a      	str	r2, [r3, #32]
 8004a64:	4ba4      	ldr	r3, [pc, #656]	@ (8004cf8 <HAL_RCC_OscConfig+0x620>)
 8004a66:	6a1a      	ldr	r2, [r3, #32]
 8004a68:	4ba3      	ldr	r3, [pc, #652]	@ (8004cf8 <HAL_RCC_OscConfig+0x620>)
 8004a6a:	2104      	movs	r1, #4
 8004a6c:	438a      	bics	r2, r1
 8004a6e:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	689b      	ldr	r3, [r3, #8]
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d014      	beq.n	8004aa2 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004a78:	f7ff fb4a 	bl	8004110 <HAL_GetTick>
 8004a7c:	0003      	movs	r3, r0
 8004a7e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a80:	e009      	b.n	8004a96 <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004a82:	f7ff fb45 	bl	8004110 <HAL_GetTick>
 8004a86:	0002      	movs	r2, r0
 8004a88:	69bb      	ldr	r3, [r7, #24]
 8004a8a:	1ad3      	subs	r3, r2, r3
 8004a8c:	4a9b      	ldr	r2, [pc, #620]	@ (8004cfc <HAL_RCC_OscConfig+0x624>)
 8004a8e:	4293      	cmp	r3, r2
 8004a90:	d901      	bls.n	8004a96 <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 8004a92:	2303      	movs	r3, #3
 8004a94:	e12b      	b.n	8004cee <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a96:	4b98      	ldr	r3, [pc, #608]	@ (8004cf8 <HAL_RCC_OscConfig+0x620>)
 8004a98:	6a1b      	ldr	r3, [r3, #32]
 8004a9a:	2202      	movs	r2, #2
 8004a9c:	4013      	ands	r3, r2
 8004a9e:	d0f0      	beq.n	8004a82 <HAL_RCC_OscConfig+0x3aa>
 8004aa0:	e013      	b.n	8004aca <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004aa2:	f7ff fb35 	bl	8004110 <HAL_GetTick>
 8004aa6:	0003      	movs	r3, r0
 8004aa8:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004aaa:	e009      	b.n	8004ac0 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004aac:	f7ff fb30 	bl	8004110 <HAL_GetTick>
 8004ab0:	0002      	movs	r2, r0
 8004ab2:	69bb      	ldr	r3, [r7, #24]
 8004ab4:	1ad3      	subs	r3, r2, r3
 8004ab6:	4a91      	ldr	r2, [pc, #580]	@ (8004cfc <HAL_RCC_OscConfig+0x624>)
 8004ab8:	4293      	cmp	r3, r2
 8004aba:	d901      	bls.n	8004ac0 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8004abc:	2303      	movs	r3, #3
 8004abe:	e116      	b.n	8004cee <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004ac0:	4b8d      	ldr	r3, [pc, #564]	@ (8004cf8 <HAL_RCC_OscConfig+0x620>)
 8004ac2:	6a1b      	ldr	r3, [r3, #32]
 8004ac4:	2202      	movs	r2, #2
 8004ac6:	4013      	ands	r3, r2
 8004ac8:	d1f0      	bne.n	8004aac <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004aca:	231f      	movs	r3, #31
 8004acc:	18fb      	adds	r3, r7, r3
 8004ace:	781b      	ldrb	r3, [r3, #0]
 8004ad0:	2b01      	cmp	r3, #1
 8004ad2:	d105      	bne.n	8004ae0 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004ad4:	4b88      	ldr	r3, [pc, #544]	@ (8004cf8 <HAL_RCC_OscConfig+0x620>)
 8004ad6:	69da      	ldr	r2, [r3, #28]
 8004ad8:	4b87      	ldr	r3, [pc, #540]	@ (8004cf8 <HAL_RCC_OscConfig+0x620>)
 8004ada:	4989      	ldr	r1, [pc, #548]	@ (8004d00 <HAL_RCC_OscConfig+0x628>)
 8004adc:	400a      	ands	r2, r1
 8004ade:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	2210      	movs	r2, #16
 8004ae6:	4013      	ands	r3, r2
 8004ae8:	d063      	beq.n	8004bb2 <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	695b      	ldr	r3, [r3, #20]
 8004aee:	2b01      	cmp	r3, #1
 8004af0:	d12a      	bne.n	8004b48 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8004af2:	4b81      	ldr	r3, [pc, #516]	@ (8004cf8 <HAL_RCC_OscConfig+0x620>)
 8004af4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004af6:	4b80      	ldr	r3, [pc, #512]	@ (8004cf8 <HAL_RCC_OscConfig+0x620>)
 8004af8:	2104      	movs	r1, #4
 8004afa:	430a      	orrs	r2, r1
 8004afc:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8004afe:	4b7e      	ldr	r3, [pc, #504]	@ (8004cf8 <HAL_RCC_OscConfig+0x620>)
 8004b00:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004b02:	4b7d      	ldr	r3, [pc, #500]	@ (8004cf8 <HAL_RCC_OscConfig+0x620>)
 8004b04:	2101      	movs	r1, #1
 8004b06:	430a      	orrs	r2, r1
 8004b08:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004b0a:	f7ff fb01 	bl	8004110 <HAL_GetTick>
 8004b0e:	0003      	movs	r3, r0
 8004b10:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8004b12:	e008      	b.n	8004b26 <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8004b14:	f7ff fafc 	bl	8004110 <HAL_GetTick>
 8004b18:	0002      	movs	r2, r0
 8004b1a:	69bb      	ldr	r3, [r7, #24]
 8004b1c:	1ad3      	subs	r3, r2, r3
 8004b1e:	2b02      	cmp	r3, #2
 8004b20:	d901      	bls.n	8004b26 <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8004b22:	2303      	movs	r3, #3
 8004b24:	e0e3      	b.n	8004cee <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8004b26:	4b74      	ldr	r3, [pc, #464]	@ (8004cf8 <HAL_RCC_OscConfig+0x620>)
 8004b28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b2a:	2202      	movs	r2, #2
 8004b2c:	4013      	ands	r3, r2
 8004b2e:	d0f1      	beq.n	8004b14 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8004b30:	4b71      	ldr	r3, [pc, #452]	@ (8004cf8 <HAL_RCC_OscConfig+0x620>)
 8004b32:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b34:	22f8      	movs	r2, #248	@ 0xf8
 8004b36:	4393      	bics	r3, r2
 8004b38:	0019      	movs	r1, r3
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	699b      	ldr	r3, [r3, #24]
 8004b3e:	00da      	lsls	r2, r3, #3
 8004b40:	4b6d      	ldr	r3, [pc, #436]	@ (8004cf8 <HAL_RCC_OscConfig+0x620>)
 8004b42:	430a      	orrs	r2, r1
 8004b44:	635a      	str	r2, [r3, #52]	@ 0x34
 8004b46:	e034      	b.n	8004bb2 <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	695b      	ldr	r3, [r3, #20]
 8004b4c:	3305      	adds	r3, #5
 8004b4e:	d111      	bne.n	8004b74 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8004b50:	4b69      	ldr	r3, [pc, #420]	@ (8004cf8 <HAL_RCC_OscConfig+0x620>)
 8004b52:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004b54:	4b68      	ldr	r3, [pc, #416]	@ (8004cf8 <HAL_RCC_OscConfig+0x620>)
 8004b56:	2104      	movs	r1, #4
 8004b58:	438a      	bics	r2, r1
 8004b5a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8004b5c:	4b66      	ldr	r3, [pc, #408]	@ (8004cf8 <HAL_RCC_OscConfig+0x620>)
 8004b5e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b60:	22f8      	movs	r2, #248	@ 0xf8
 8004b62:	4393      	bics	r3, r2
 8004b64:	0019      	movs	r1, r3
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	699b      	ldr	r3, [r3, #24]
 8004b6a:	00da      	lsls	r2, r3, #3
 8004b6c:	4b62      	ldr	r3, [pc, #392]	@ (8004cf8 <HAL_RCC_OscConfig+0x620>)
 8004b6e:	430a      	orrs	r2, r1
 8004b70:	635a      	str	r2, [r3, #52]	@ 0x34
 8004b72:	e01e      	b.n	8004bb2 <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8004b74:	4b60      	ldr	r3, [pc, #384]	@ (8004cf8 <HAL_RCC_OscConfig+0x620>)
 8004b76:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004b78:	4b5f      	ldr	r3, [pc, #380]	@ (8004cf8 <HAL_RCC_OscConfig+0x620>)
 8004b7a:	2104      	movs	r1, #4
 8004b7c:	430a      	orrs	r2, r1
 8004b7e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8004b80:	4b5d      	ldr	r3, [pc, #372]	@ (8004cf8 <HAL_RCC_OscConfig+0x620>)
 8004b82:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004b84:	4b5c      	ldr	r3, [pc, #368]	@ (8004cf8 <HAL_RCC_OscConfig+0x620>)
 8004b86:	2101      	movs	r1, #1
 8004b88:	438a      	bics	r2, r1
 8004b8a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004b8c:	f7ff fac0 	bl	8004110 <HAL_GetTick>
 8004b90:	0003      	movs	r3, r0
 8004b92:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8004b94:	e008      	b.n	8004ba8 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8004b96:	f7ff fabb 	bl	8004110 <HAL_GetTick>
 8004b9a:	0002      	movs	r2, r0
 8004b9c:	69bb      	ldr	r3, [r7, #24]
 8004b9e:	1ad3      	subs	r3, r2, r3
 8004ba0:	2b02      	cmp	r3, #2
 8004ba2:	d901      	bls.n	8004ba8 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8004ba4:	2303      	movs	r3, #3
 8004ba6:	e0a2      	b.n	8004cee <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8004ba8:	4b53      	ldr	r3, [pc, #332]	@ (8004cf8 <HAL_RCC_OscConfig+0x620>)
 8004baa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004bac:	2202      	movs	r2, #2
 8004bae:	4013      	ands	r3, r2
 8004bb0:	d1f1      	bne.n	8004b96 <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	6a1b      	ldr	r3, [r3, #32]
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d100      	bne.n	8004bbc <HAL_RCC_OscConfig+0x4e4>
 8004bba:	e097      	b.n	8004cec <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004bbc:	4b4e      	ldr	r3, [pc, #312]	@ (8004cf8 <HAL_RCC_OscConfig+0x620>)
 8004bbe:	685b      	ldr	r3, [r3, #4]
 8004bc0:	220c      	movs	r2, #12
 8004bc2:	4013      	ands	r3, r2
 8004bc4:	2b08      	cmp	r3, #8
 8004bc6:	d100      	bne.n	8004bca <HAL_RCC_OscConfig+0x4f2>
 8004bc8:	e06b      	b.n	8004ca2 <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	6a1b      	ldr	r3, [r3, #32]
 8004bce:	2b02      	cmp	r3, #2
 8004bd0:	d14c      	bne.n	8004c6c <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004bd2:	4b49      	ldr	r3, [pc, #292]	@ (8004cf8 <HAL_RCC_OscConfig+0x620>)
 8004bd4:	681a      	ldr	r2, [r3, #0]
 8004bd6:	4b48      	ldr	r3, [pc, #288]	@ (8004cf8 <HAL_RCC_OscConfig+0x620>)
 8004bd8:	494a      	ldr	r1, [pc, #296]	@ (8004d04 <HAL_RCC_OscConfig+0x62c>)
 8004bda:	400a      	ands	r2, r1
 8004bdc:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bde:	f7ff fa97 	bl	8004110 <HAL_GetTick>
 8004be2:	0003      	movs	r3, r0
 8004be4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004be6:	e008      	b.n	8004bfa <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004be8:	f7ff fa92 	bl	8004110 <HAL_GetTick>
 8004bec:	0002      	movs	r2, r0
 8004bee:	69bb      	ldr	r3, [r7, #24]
 8004bf0:	1ad3      	subs	r3, r2, r3
 8004bf2:	2b02      	cmp	r3, #2
 8004bf4:	d901      	bls.n	8004bfa <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8004bf6:	2303      	movs	r3, #3
 8004bf8:	e079      	b.n	8004cee <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004bfa:	4b3f      	ldr	r3, [pc, #252]	@ (8004cf8 <HAL_RCC_OscConfig+0x620>)
 8004bfc:	681a      	ldr	r2, [r3, #0]
 8004bfe:	2380      	movs	r3, #128	@ 0x80
 8004c00:	049b      	lsls	r3, r3, #18
 8004c02:	4013      	ands	r3, r2
 8004c04:	d1f0      	bne.n	8004be8 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004c06:	4b3c      	ldr	r3, [pc, #240]	@ (8004cf8 <HAL_RCC_OscConfig+0x620>)
 8004c08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c0a:	220f      	movs	r2, #15
 8004c0c:	4393      	bics	r3, r2
 8004c0e:	0019      	movs	r1, r3
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004c14:	4b38      	ldr	r3, [pc, #224]	@ (8004cf8 <HAL_RCC_OscConfig+0x620>)
 8004c16:	430a      	orrs	r2, r1
 8004c18:	62da      	str	r2, [r3, #44]	@ 0x2c
 8004c1a:	4b37      	ldr	r3, [pc, #220]	@ (8004cf8 <HAL_RCC_OscConfig+0x620>)
 8004c1c:	685b      	ldr	r3, [r3, #4]
 8004c1e:	4a3a      	ldr	r2, [pc, #232]	@ (8004d08 <HAL_RCC_OscConfig+0x630>)
 8004c20:	4013      	ands	r3, r2
 8004c22:	0019      	movs	r1, r3
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c2c:	431a      	orrs	r2, r3
 8004c2e:	4b32      	ldr	r3, [pc, #200]	@ (8004cf8 <HAL_RCC_OscConfig+0x620>)
 8004c30:	430a      	orrs	r2, r1
 8004c32:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004c34:	4b30      	ldr	r3, [pc, #192]	@ (8004cf8 <HAL_RCC_OscConfig+0x620>)
 8004c36:	681a      	ldr	r2, [r3, #0]
 8004c38:	4b2f      	ldr	r3, [pc, #188]	@ (8004cf8 <HAL_RCC_OscConfig+0x620>)
 8004c3a:	2180      	movs	r1, #128	@ 0x80
 8004c3c:	0449      	lsls	r1, r1, #17
 8004c3e:	430a      	orrs	r2, r1
 8004c40:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c42:	f7ff fa65 	bl	8004110 <HAL_GetTick>
 8004c46:	0003      	movs	r3, r0
 8004c48:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004c4a:	e008      	b.n	8004c5e <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004c4c:	f7ff fa60 	bl	8004110 <HAL_GetTick>
 8004c50:	0002      	movs	r2, r0
 8004c52:	69bb      	ldr	r3, [r7, #24]
 8004c54:	1ad3      	subs	r3, r2, r3
 8004c56:	2b02      	cmp	r3, #2
 8004c58:	d901      	bls.n	8004c5e <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8004c5a:	2303      	movs	r3, #3
 8004c5c:	e047      	b.n	8004cee <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004c5e:	4b26      	ldr	r3, [pc, #152]	@ (8004cf8 <HAL_RCC_OscConfig+0x620>)
 8004c60:	681a      	ldr	r2, [r3, #0]
 8004c62:	2380      	movs	r3, #128	@ 0x80
 8004c64:	049b      	lsls	r3, r3, #18
 8004c66:	4013      	ands	r3, r2
 8004c68:	d0f0      	beq.n	8004c4c <HAL_RCC_OscConfig+0x574>
 8004c6a:	e03f      	b.n	8004cec <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c6c:	4b22      	ldr	r3, [pc, #136]	@ (8004cf8 <HAL_RCC_OscConfig+0x620>)
 8004c6e:	681a      	ldr	r2, [r3, #0]
 8004c70:	4b21      	ldr	r3, [pc, #132]	@ (8004cf8 <HAL_RCC_OscConfig+0x620>)
 8004c72:	4924      	ldr	r1, [pc, #144]	@ (8004d04 <HAL_RCC_OscConfig+0x62c>)
 8004c74:	400a      	ands	r2, r1
 8004c76:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c78:	f7ff fa4a 	bl	8004110 <HAL_GetTick>
 8004c7c:	0003      	movs	r3, r0
 8004c7e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004c80:	e008      	b.n	8004c94 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004c82:	f7ff fa45 	bl	8004110 <HAL_GetTick>
 8004c86:	0002      	movs	r2, r0
 8004c88:	69bb      	ldr	r3, [r7, #24]
 8004c8a:	1ad3      	subs	r3, r2, r3
 8004c8c:	2b02      	cmp	r3, #2
 8004c8e:	d901      	bls.n	8004c94 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8004c90:	2303      	movs	r3, #3
 8004c92:	e02c      	b.n	8004cee <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004c94:	4b18      	ldr	r3, [pc, #96]	@ (8004cf8 <HAL_RCC_OscConfig+0x620>)
 8004c96:	681a      	ldr	r2, [r3, #0]
 8004c98:	2380      	movs	r3, #128	@ 0x80
 8004c9a:	049b      	lsls	r3, r3, #18
 8004c9c:	4013      	ands	r3, r2
 8004c9e:	d1f0      	bne.n	8004c82 <HAL_RCC_OscConfig+0x5aa>
 8004ca0:	e024      	b.n	8004cec <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	6a1b      	ldr	r3, [r3, #32]
 8004ca6:	2b01      	cmp	r3, #1
 8004ca8:	d101      	bne.n	8004cae <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8004caa:	2301      	movs	r3, #1
 8004cac:	e01f      	b.n	8004cee <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8004cae:	4b12      	ldr	r3, [pc, #72]	@ (8004cf8 <HAL_RCC_OscConfig+0x620>)
 8004cb0:	685b      	ldr	r3, [r3, #4]
 8004cb2:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8004cb4:	4b10      	ldr	r3, [pc, #64]	@ (8004cf8 <HAL_RCC_OscConfig+0x620>)
 8004cb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cb8:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004cba:	697a      	ldr	r2, [r7, #20]
 8004cbc:	2380      	movs	r3, #128	@ 0x80
 8004cbe:	025b      	lsls	r3, r3, #9
 8004cc0:	401a      	ands	r2, r3
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cc6:	429a      	cmp	r2, r3
 8004cc8:	d10e      	bne.n	8004ce8 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8004cca:	693b      	ldr	r3, [r7, #16]
 8004ccc:	220f      	movs	r2, #15
 8004cce:	401a      	ands	r2, r3
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004cd4:	429a      	cmp	r2, r3
 8004cd6:	d107      	bne.n	8004ce8 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8004cd8:	697a      	ldr	r2, [r7, #20]
 8004cda:	23f0      	movs	r3, #240	@ 0xf0
 8004cdc:	039b      	lsls	r3, r3, #14
 8004cde:	401a      	ands	r2, r3
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8004ce4:	429a      	cmp	r2, r3
 8004ce6:	d001      	beq.n	8004cec <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8004ce8:	2301      	movs	r3, #1
 8004cea:	e000      	b.n	8004cee <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8004cec:	2300      	movs	r3, #0
}
 8004cee:	0018      	movs	r0, r3
 8004cf0:	46bd      	mov	sp, r7
 8004cf2:	b008      	add	sp, #32
 8004cf4:	bd80      	pop	{r7, pc}
 8004cf6:	46c0      	nop			@ (mov r8, r8)
 8004cf8:	40021000 	.word	0x40021000
 8004cfc:	00001388 	.word	0x00001388
 8004d00:	efffffff 	.word	0xefffffff
 8004d04:	feffffff 	.word	0xfeffffff
 8004d08:	ffc2ffff 	.word	0xffc2ffff

08004d0c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004d0c:	b580      	push	{r7, lr}
 8004d0e:	b084      	sub	sp, #16
 8004d10:	af00      	add	r7, sp, #0
 8004d12:	6078      	str	r0, [r7, #4]
 8004d14:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d101      	bne.n	8004d20 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004d1c:	2301      	movs	r3, #1
 8004d1e:	e0b3      	b.n	8004e88 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004d20:	4b5b      	ldr	r3, [pc, #364]	@ (8004e90 <HAL_RCC_ClockConfig+0x184>)
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	2201      	movs	r2, #1
 8004d26:	4013      	ands	r3, r2
 8004d28:	683a      	ldr	r2, [r7, #0]
 8004d2a:	429a      	cmp	r2, r3
 8004d2c:	d911      	bls.n	8004d52 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d2e:	4b58      	ldr	r3, [pc, #352]	@ (8004e90 <HAL_RCC_ClockConfig+0x184>)
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	2201      	movs	r2, #1
 8004d34:	4393      	bics	r3, r2
 8004d36:	0019      	movs	r1, r3
 8004d38:	4b55      	ldr	r3, [pc, #340]	@ (8004e90 <HAL_RCC_ClockConfig+0x184>)
 8004d3a:	683a      	ldr	r2, [r7, #0]
 8004d3c:	430a      	orrs	r2, r1
 8004d3e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d40:	4b53      	ldr	r3, [pc, #332]	@ (8004e90 <HAL_RCC_ClockConfig+0x184>)
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	2201      	movs	r2, #1
 8004d46:	4013      	ands	r3, r2
 8004d48:	683a      	ldr	r2, [r7, #0]
 8004d4a:	429a      	cmp	r2, r3
 8004d4c:	d001      	beq.n	8004d52 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8004d4e:	2301      	movs	r3, #1
 8004d50:	e09a      	b.n	8004e88 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	2202      	movs	r2, #2
 8004d58:	4013      	ands	r3, r2
 8004d5a:	d015      	beq.n	8004d88 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	2204      	movs	r2, #4
 8004d62:	4013      	ands	r3, r2
 8004d64:	d006      	beq.n	8004d74 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8004d66:	4b4b      	ldr	r3, [pc, #300]	@ (8004e94 <HAL_RCC_ClockConfig+0x188>)
 8004d68:	685a      	ldr	r2, [r3, #4]
 8004d6a:	4b4a      	ldr	r3, [pc, #296]	@ (8004e94 <HAL_RCC_ClockConfig+0x188>)
 8004d6c:	21e0      	movs	r1, #224	@ 0xe0
 8004d6e:	00c9      	lsls	r1, r1, #3
 8004d70:	430a      	orrs	r2, r1
 8004d72:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004d74:	4b47      	ldr	r3, [pc, #284]	@ (8004e94 <HAL_RCC_ClockConfig+0x188>)
 8004d76:	685b      	ldr	r3, [r3, #4]
 8004d78:	22f0      	movs	r2, #240	@ 0xf0
 8004d7a:	4393      	bics	r3, r2
 8004d7c:	0019      	movs	r1, r3
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	689a      	ldr	r2, [r3, #8]
 8004d82:	4b44      	ldr	r3, [pc, #272]	@ (8004e94 <HAL_RCC_ClockConfig+0x188>)
 8004d84:	430a      	orrs	r2, r1
 8004d86:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	2201      	movs	r2, #1
 8004d8e:	4013      	ands	r3, r2
 8004d90:	d040      	beq.n	8004e14 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	685b      	ldr	r3, [r3, #4]
 8004d96:	2b01      	cmp	r3, #1
 8004d98:	d107      	bne.n	8004daa <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004d9a:	4b3e      	ldr	r3, [pc, #248]	@ (8004e94 <HAL_RCC_ClockConfig+0x188>)
 8004d9c:	681a      	ldr	r2, [r3, #0]
 8004d9e:	2380      	movs	r3, #128	@ 0x80
 8004da0:	029b      	lsls	r3, r3, #10
 8004da2:	4013      	ands	r3, r2
 8004da4:	d114      	bne.n	8004dd0 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8004da6:	2301      	movs	r3, #1
 8004da8:	e06e      	b.n	8004e88 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	685b      	ldr	r3, [r3, #4]
 8004dae:	2b02      	cmp	r3, #2
 8004db0:	d107      	bne.n	8004dc2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004db2:	4b38      	ldr	r3, [pc, #224]	@ (8004e94 <HAL_RCC_ClockConfig+0x188>)
 8004db4:	681a      	ldr	r2, [r3, #0]
 8004db6:	2380      	movs	r3, #128	@ 0x80
 8004db8:	049b      	lsls	r3, r3, #18
 8004dba:	4013      	ands	r3, r2
 8004dbc:	d108      	bne.n	8004dd0 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8004dbe:	2301      	movs	r3, #1
 8004dc0:	e062      	b.n	8004e88 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004dc2:	4b34      	ldr	r3, [pc, #208]	@ (8004e94 <HAL_RCC_ClockConfig+0x188>)
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	2202      	movs	r2, #2
 8004dc8:	4013      	ands	r3, r2
 8004dca:	d101      	bne.n	8004dd0 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8004dcc:	2301      	movs	r3, #1
 8004dce:	e05b      	b.n	8004e88 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004dd0:	4b30      	ldr	r3, [pc, #192]	@ (8004e94 <HAL_RCC_ClockConfig+0x188>)
 8004dd2:	685b      	ldr	r3, [r3, #4]
 8004dd4:	2203      	movs	r2, #3
 8004dd6:	4393      	bics	r3, r2
 8004dd8:	0019      	movs	r1, r3
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	685a      	ldr	r2, [r3, #4]
 8004dde:	4b2d      	ldr	r3, [pc, #180]	@ (8004e94 <HAL_RCC_ClockConfig+0x188>)
 8004de0:	430a      	orrs	r2, r1
 8004de2:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004de4:	f7ff f994 	bl	8004110 <HAL_GetTick>
 8004de8:	0003      	movs	r3, r0
 8004dea:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004dec:	e009      	b.n	8004e02 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004dee:	f7ff f98f 	bl	8004110 <HAL_GetTick>
 8004df2:	0002      	movs	r2, r0
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	1ad3      	subs	r3, r2, r3
 8004df8:	4a27      	ldr	r2, [pc, #156]	@ (8004e98 <HAL_RCC_ClockConfig+0x18c>)
 8004dfa:	4293      	cmp	r3, r2
 8004dfc:	d901      	bls.n	8004e02 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8004dfe:	2303      	movs	r3, #3
 8004e00:	e042      	b.n	8004e88 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e02:	4b24      	ldr	r3, [pc, #144]	@ (8004e94 <HAL_RCC_ClockConfig+0x188>)
 8004e04:	685b      	ldr	r3, [r3, #4]
 8004e06:	220c      	movs	r2, #12
 8004e08:	401a      	ands	r2, r3
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	685b      	ldr	r3, [r3, #4]
 8004e0e:	009b      	lsls	r3, r3, #2
 8004e10:	429a      	cmp	r2, r3
 8004e12:	d1ec      	bne.n	8004dee <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004e14:	4b1e      	ldr	r3, [pc, #120]	@ (8004e90 <HAL_RCC_ClockConfig+0x184>)
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	2201      	movs	r2, #1
 8004e1a:	4013      	ands	r3, r2
 8004e1c:	683a      	ldr	r2, [r7, #0]
 8004e1e:	429a      	cmp	r2, r3
 8004e20:	d211      	bcs.n	8004e46 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e22:	4b1b      	ldr	r3, [pc, #108]	@ (8004e90 <HAL_RCC_ClockConfig+0x184>)
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	2201      	movs	r2, #1
 8004e28:	4393      	bics	r3, r2
 8004e2a:	0019      	movs	r1, r3
 8004e2c:	4b18      	ldr	r3, [pc, #96]	@ (8004e90 <HAL_RCC_ClockConfig+0x184>)
 8004e2e:	683a      	ldr	r2, [r7, #0]
 8004e30:	430a      	orrs	r2, r1
 8004e32:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e34:	4b16      	ldr	r3, [pc, #88]	@ (8004e90 <HAL_RCC_ClockConfig+0x184>)
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	2201      	movs	r2, #1
 8004e3a:	4013      	ands	r3, r2
 8004e3c:	683a      	ldr	r2, [r7, #0]
 8004e3e:	429a      	cmp	r2, r3
 8004e40:	d001      	beq.n	8004e46 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8004e42:	2301      	movs	r3, #1
 8004e44:	e020      	b.n	8004e88 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	2204      	movs	r2, #4
 8004e4c:	4013      	ands	r3, r2
 8004e4e:	d009      	beq.n	8004e64 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8004e50:	4b10      	ldr	r3, [pc, #64]	@ (8004e94 <HAL_RCC_ClockConfig+0x188>)
 8004e52:	685b      	ldr	r3, [r3, #4]
 8004e54:	4a11      	ldr	r2, [pc, #68]	@ (8004e9c <HAL_RCC_ClockConfig+0x190>)
 8004e56:	4013      	ands	r3, r2
 8004e58:	0019      	movs	r1, r3
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	68da      	ldr	r2, [r3, #12]
 8004e5e:	4b0d      	ldr	r3, [pc, #52]	@ (8004e94 <HAL_RCC_ClockConfig+0x188>)
 8004e60:	430a      	orrs	r2, r1
 8004e62:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8004e64:	f000 f820 	bl	8004ea8 <HAL_RCC_GetSysClockFreq>
 8004e68:	0001      	movs	r1, r0
 8004e6a:	4b0a      	ldr	r3, [pc, #40]	@ (8004e94 <HAL_RCC_ClockConfig+0x188>)
 8004e6c:	685b      	ldr	r3, [r3, #4]
 8004e6e:	091b      	lsrs	r3, r3, #4
 8004e70:	220f      	movs	r2, #15
 8004e72:	4013      	ands	r3, r2
 8004e74:	4a0a      	ldr	r2, [pc, #40]	@ (8004ea0 <HAL_RCC_ClockConfig+0x194>)
 8004e76:	5cd3      	ldrb	r3, [r2, r3]
 8004e78:	000a      	movs	r2, r1
 8004e7a:	40da      	lsrs	r2, r3
 8004e7c:	4b09      	ldr	r3, [pc, #36]	@ (8004ea4 <HAL_RCC_ClockConfig+0x198>)
 8004e7e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8004e80:	2003      	movs	r0, #3
 8004e82:	f7ff f8ff 	bl	8004084 <HAL_InitTick>
  
  return HAL_OK;
 8004e86:	2300      	movs	r3, #0
}
 8004e88:	0018      	movs	r0, r3
 8004e8a:	46bd      	mov	sp, r7
 8004e8c:	b004      	add	sp, #16
 8004e8e:	bd80      	pop	{r7, pc}
 8004e90:	40022000 	.word	0x40022000
 8004e94:	40021000 	.word	0x40021000
 8004e98:	00001388 	.word	0x00001388
 8004e9c:	fffff8ff 	.word	0xfffff8ff
 8004ea0:	0800b374 	.word	0x0800b374
 8004ea4:	20000018 	.word	0x20000018

08004ea8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004ea8:	b580      	push	{r7, lr}
 8004eaa:	b086      	sub	sp, #24
 8004eac:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004eae:	2300      	movs	r3, #0
 8004eb0:	60fb      	str	r3, [r7, #12]
 8004eb2:	2300      	movs	r3, #0
 8004eb4:	60bb      	str	r3, [r7, #8]
 8004eb6:	2300      	movs	r3, #0
 8004eb8:	617b      	str	r3, [r7, #20]
 8004eba:	2300      	movs	r3, #0
 8004ebc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004ebe:	2300      	movs	r3, #0
 8004ec0:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8004ec2:	4b20      	ldr	r3, [pc, #128]	@ (8004f44 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004ec4:	685b      	ldr	r3, [r3, #4]
 8004ec6:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	220c      	movs	r2, #12
 8004ecc:	4013      	ands	r3, r2
 8004ece:	2b04      	cmp	r3, #4
 8004ed0:	d002      	beq.n	8004ed8 <HAL_RCC_GetSysClockFreq+0x30>
 8004ed2:	2b08      	cmp	r3, #8
 8004ed4:	d003      	beq.n	8004ede <HAL_RCC_GetSysClockFreq+0x36>
 8004ed6:	e02c      	b.n	8004f32 <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004ed8:	4b1b      	ldr	r3, [pc, #108]	@ (8004f48 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004eda:	613b      	str	r3, [r7, #16]
      break;
 8004edc:	e02c      	b.n	8004f38 <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	0c9b      	lsrs	r3, r3, #18
 8004ee2:	220f      	movs	r2, #15
 8004ee4:	4013      	ands	r3, r2
 8004ee6:	4a19      	ldr	r2, [pc, #100]	@ (8004f4c <HAL_RCC_GetSysClockFreq+0xa4>)
 8004ee8:	5cd3      	ldrb	r3, [r2, r3]
 8004eea:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8004eec:	4b15      	ldr	r3, [pc, #84]	@ (8004f44 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004eee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ef0:	220f      	movs	r2, #15
 8004ef2:	4013      	ands	r3, r2
 8004ef4:	4a16      	ldr	r2, [pc, #88]	@ (8004f50 <HAL_RCC_GetSysClockFreq+0xa8>)
 8004ef6:	5cd3      	ldrb	r3, [r2, r3]
 8004ef8:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004efa:	68fa      	ldr	r2, [r7, #12]
 8004efc:	2380      	movs	r3, #128	@ 0x80
 8004efe:	025b      	lsls	r3, r3, #9
 8004f00:	4013      	ands	r3, r2
 8004f02:	d009      	beq.n	8004f18 <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004f04:	68b9      	ldr	r1, [r7, #8]
 8004f06:	4810      	ldr	r0, [pc, #64]	@ (8004f48 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004f08:	f7fb f924 	bl	8000154 <__udivsi3>
 8004f0c:	0003      	movs	r3, r0
 8004f0e:	001a      	movs	r2, r3
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	4353      	muls	r3, r2
 8004f14:	617b      	str	r3, [r7, #20]
 8004f16:	e009      	b.n	8004f2c <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8004f18:	6879      	ldr	r1, [r7, #4]
 8004f1a:	000a      	movs	r2, r1
 8004f1c:	0152      	lsls	r2, r2, #5
 8004f1e:	1a52      	subs	r2, r2, r1
 8004f20:	0193      	lsls	r3, r2, #6
 8004f22:	1a9b      	subs	r3, r3, r2
 8004f24:	00db      	lsls	r3, r3, #3
 8004f26:	185b      	adds	r3, r3, r1
 8004f28:	021b      	lsls	r3, r3, #8
 8004f2a:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 8004f2c:	697b      	ldr	r3, [r7, #20]
 8004f2e:	613b      	str	r3, [r7, #16]
      break;
 8004f30:	e002      	b.n	8004f38 <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004f32:	4b05      	ldr	r3, [pc, #20]	@ (8004f48 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004f34:	613b      	str	r3, [r7, #16]
      break;
 8004f36:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8004f38:	693b      	ldr	r3, [r7, #16]
}
 8004f3a:	0018      	movs	r0, r3
 8004f3c:	46bd      	mov	sp, r7
 8004f3e:	b006      	add	sp, #24
 8004f40:	bd80      	pop	{r7, pc}
 8004f42:	46c0      	nop			@ (mov r8, r8)
 8004f44:	40021000 	.word	0x40021000
 8004f48:	007a1200 	.word	0x007a1200
 8004f4c:	0800b38c 	.word	0x0800b38c
 8004f50:	0800b39c 	.word	0x0800b39c

08004f54 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004f54:	b580      	push	{r7, lr}
 8004f56:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004f58:	4b02      	ldr	r3, [pc, #8]	@ (8004f64 <HAL_RCC_GetHCLKFreq+0x10>)
 8004f5a:	681b      	ldr	r3, [r3, #0]
}
 8004f5c:	0018      	movs	r0, r3
 8004f5e:	46bd      	mov	sp, r7
 8004f60:	bd80      	pop	{r7, pc}
 8004f62:	46c0      	nop			@ (mov r8, r8)
 8004f64:	20000018 	.word	0x20000018

08004f68 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004f68:	b580      	push	{r7, lr}
 8004f6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8004f6c:	f7ff fff2 	bl	8004f54 <HAL_RCC_GetHCLKFreq>
 8004f70:	0001      	movs	r1, r0
 8004f72:	4b06      	ldr	r3, [pc, #24]	@ (8004f8c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004f74:	685b      	ldr	r3, [r3, #4]
 8004f76:	0a1b      	lsrs	r3, r3, #8
 8004f78:	2207      	movs	r2, #7
 8004f7a:	4013      	ands	r3, r2
 8004f7c:	4a04      	ldr	r2, [pc, #16]	@ (8004f90 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004f7e:	5cd3      	ldrb	r3, [r2, r3]
 8004f80:	40d9      	lsrs	r1, r3
 8004f82:	000b      	movs	r3, r1
}    
 8004f84:	0018      	movs	r0, r3
 8004f86:	46bd      	mov	sp, r7
 8004f88:	bd80      	pop	{r7, pc}
 8004f8a:	46c0      	nop			@ (mov r8, r8)
 8004f8c:	40021000 	.word	0x40021000
 8004f90:	0800b384 	.word	0x0800b384

08004f94 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004f94:	b580      	push	{r7, lr}
 8004f96:	b082      	sub	sp, #8
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d101      	bne.n	8004fa6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004fa2:	2301      	movs	r3, #1
 8004fa4:	e044      	b.n	8005030 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d107      	bne.n	8004fbe <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	2278      	movs	r2, #120	@ 0x78
 8004fb2:	2100      	movs	r1, #0
 8004fb4:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	0018      	movs	r0, r3
 8004fba:	f7fe ff9b 	bl	8003ef4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	2224      	movs	r2, #36	@ 0x24
 8004fc2:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	681a      	ldr	r2, [r3, #0]
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	2101      	movs	r1, #1
 8004fd0:	438a      	bics	r2, r1
 8004fd2:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d003      	beq.n	8004fe4 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	0018      	movs	r0, r3
 8004fe0:	f000 fd46 	bl	8005a70 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	0018      	movs	r0, r3
 8004fe8:	f000 fc02 	bl	80057f0 <UART_SetConfig>
 8004fec:	0003      	movs	r3, r0
 8004fee:	2b01      	cmp	r3, #1
 8004ff0:	d101      	bne.n	8004ff6 <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 8004ff2:	2301      	movs	r3, #1
 8004ff4:	e01c      	b.n	8005030 <HAL_UART_Init+0x9c>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	685a      	ldr	r2, [r3, #4]
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	490d      	ldr	r1, [pc, #52]	@ (8005038 <HAL_UART_Init+0xa4>)
 8005002:	400a      	ands	r2, r1
 8005004:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	689a      	ldr	r2, [r3, #8]
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	2108      	movs	r1, #8
 8005012:	438a      	bics	r2, r1
 8005014:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	681a      	ldr	r2, [r3, #0]
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	2101      	movs	r1, #1
 8005022:	430a      	orrs	r2, r1
 8005024:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	0018      	movs	r0, r3
 800502a:	f000 fdd5 	bl	8005bd8 <UART_CheckIdleState>
 800502e:	0003      	movs	r3, r0
}
 8005030:	0018      	movs	r0, r3
 8005032:	46bd      	mov	sp, r7
 8005034:	b002      	add	sp, #8
 8005036:	bd80      	pop	{r7, pc}
 8005038:	fffff7ff 	.word	0xfffff7ff

0800503c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800503c:	b580      	push	{r7, lr}
 800503e:	b08a      	sub	sp, #40	@ 0x28
 8005040:	af02      	add	r7, sp, #8
 8005042:	60f8      	str	r0, [r7, #12]
 8005044:	60b9      	str	r1, [r7, #8]
 8005046:	603b      	str	r3, [r7, #0]
 8005048:	1dbb      	adds	r3, r7, #6
 800504a:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005050:	2b20      	cmp	r3, #32
 8005052:	d000      	beq.n	8005056 <HAL_UART_Transmit+0x1a>
 8005054:	e08c      	b.n	8005170 <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 8005056:	68bb      	ldr	r3, [r7, #8]
 8005058:	2b00      	cmp	r3, #0
 800505a:	d003      	beq.n	8005064 <HAL_UART_Transmit+0x28>
 800505c:	1dbb      	adds	r3, r7, #6
 800505e:	881b      	ldrh	r3, [r3, #0]
 8005060:	2b00      	cmp	r3, #0
 8005062:	d101      	bne.n	8005068 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8005064:	2301      	movs	r3, #1
 8005066:	e084      	b.n	8005172 <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	689a      	ldr	r2, [r3, #8]
 800506c:	2380      	movs	r3, #128	@ 0x80
 800506e:	015b      	lsls	r3, r3, #5
 8005070:	429a      	cmp	r2, r3
 8005072:	d109      	bne.n	8005088 <HAL_UART_Transmit+0x4c>
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	691b      	ldr	r3, [r3, #16]
 8005078:	2b00      	cmp	r3, #0
 800507a:	d105      	bne.n	8005088 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800507c:	68bb      	ldr	r3, [r7, #8]
 800507e:	2201      	movs	r2, #1
 8005080:	4013      	ands	r3, r2
 8005082:	d001      	beq.n	8005088 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8005084:	2301      	movs	r3, #1
 8005086:	e074      	b.n	8005172 <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	2284      	movs	r2, #132	@ 0x84
 800508c:	2100      	movs	r1, #0
 800508e:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	2221      	movs	r2, #33	@ 0x21
 8005094:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005096:	f7ff f83b 	bl	8004110 <HAL_GetTick>
 800509a:	0003      	movs	r3, r0
 800509c:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	1dba      	adds	r2, r7, #6
 80050a2:	2150      	movs	r1, #80	@ 0x50
 80050a4:	8812      	ldrh	r2, [r2, #0]
 80050a6:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	1dba      	adds	r2, r7, #6
 80050ac:	2152      	movs	r1, #82	@ 0x52
 80050ae:	8812      	ldrh	r2, [r2, #0]
 80050b0:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	689a      	ldr	r2, [r3, #8]
 80050b6:	2380      	movs	r3, #128	@ 0x80
 80050b8:	015b      	lsls	r3, r3, #5
 80050ba:	429a      	cmp	r2, r3
 80050bc:	d108      	bne.n	80050d0 <HAL_UART_Transmit+0x94>
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	691b      	ldr	r3, [r3, #16]
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d104      	bne.n	80050d0 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 80050c6:	2300      	movs	r3, #0
 80050c8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80050ca:	68bb      	ldr	r3, [r7, #8]
 80050cc:	61bb      	str	r3, [r7, #24]
 80050ce:	e003      	b.n	80050d8 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 80050d0:	68bb      	ldr	r3, [r7, #8]
 80050d2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80050d4:	2300      	movs	r3, #0
 80050d6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80050d8:	e02f      	b.n	800513a <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80050da:	697a      	ldr	r2, [r7, #20]
 80050dc:	68f8      	ldr	r0, [r7, #12]
 80050de:	683b      	ldr	r3, [r7, #0]
 80050e0:	9300      	str	r3, [sp, #0]
 80050e2:	0013      	movs	r3, r2
 80050e4:	2200      	movs	r2, #0
 80050e6:	2180      	movs	r1, #128	@ 0x80
 80050e8:	f000 fe1e 	bl	8005d28 <UART_WaitOnFlagUntilTimeout>
 80050ec:	1e03      	subs	r3, r0, #0
 80050ee:	d004      	beq.n	80050fa <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	2220      	movs	r2, #32
 80050f4:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80050f6:	2303      	movs	r3, #3
 80050f8:	e03b      	b.n	8005172 <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 80050fa:	69fb      	ldr	r3, [r7, #28]
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d10b      	bne.n	8005118 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005100:	69bb      	ldr	r3, [r7, #24]
 8005102:	881a      	ldrh	r2, [r3, #0]
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	05d2      	lsls	r2, r2, #23
 800510a:	0dd2      	lsrs	r2, r2, #23
 800510c:	b292      	uxth	r2, r2
 800510e:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005110:	69bb      	ldr	r3, [r7, #24]
 8005112:	3302      	adds	r3, #2
 8005114:	61bb      	str	r3, [r7, #24]
 8005116:	e007      	b.n	8005128 <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005118:	69fb      	ldr	r3, [r7, #28]
 800511a:	781a      	ldrb	r2, [r3, #0]
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005122:	69fb      	ldr	r3, [r7, #28]
 8005124:	3301      	adds	r3, #1
 8005126:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	2252      	movs	r2, #82	@ 0x52
 800512c:	5a9b      	ldrh	r3, [r3, r2]
 800512e:	b29b      	uxth	r3, r3
 8005130:	3b01      	subs	r3, #1
 8005132:	b299      	uxth	r1, r3
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	2252      	movs	r2, #82	@ 0x52
 8005138:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	2252      	movs	r2, #82	@ 0x52
 800513e:	5a9b      	ldrh	r3, [r3, r2]
 8005140:	b29b      	uxth	r3, r3
 8005142:	2b00      	cmp	r3, #0
 8005144:	d1c9      	bne.n	80050da <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005146:	697a      	ldr	r2, [r7, #20]
 8005148:	68f8      	ldr	r0, [r7, #12]
 800514a:	683b      	ldr	r3, [r7, #0]
 800514c:	9300      	str	r3, [sp, #0]
 800514e:	0013      	movs	r3, r2
 8005150:	2200      	movs	r2, #0
 8005152:	2140      	movs	r1, #64	@ 0x40
 8005154:	f000 fde8 	bl	8005d28 <UART_WaitOnFlagUntilTimeout>
 8005158:	1e03      	subs	r3, r0, #0
 800515a:	d004      	beq.n	8005166 <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	2220      	movs	r2, #32
 8005160:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8005162:	2303      	movs	r3, #3
 8005164:	e005      	b.n	8005172 <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	2220      	movs	r2, #32
 800516a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800516c:	2300      	movs	r3, #0
 800516e:	e000      	b.n	8005172 <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 8005170:	2302      	movs	r3, #2
  }
}
 8005172:	0018      	movs	r0, r3
 8005174:	46bd      	mov	sp, r7
 8005176:	b008      	add	sp, #32
 8005178:	bd80      	pop	{r7, pc}

0800517a <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800517a:	b580      	push	{r7, lr}
 800517c:	b088      	sub	sp, #32
 800517e:	af00      	add	r7, sp, #0
 8005180:	60f8      	str	r0, [r7, #12]
 8005182:	60b9      	str	r1, [r7, #8]
 8005184:	1dbb      	adds	r3, r7, #6
 8005186:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	2280      	movs	r2, #128	@ 0x80
 800518c:	589b      	ldr	r3, [r3, r2]
 800518e:	2b20      	cmp	r3, #32
 8005190:	d145      	bne.n	800521e <HAL_UART_Receive_IT+0xa4>
  {
    if ((pData == NULL) || (Size == 0U))
 8005192:	68bb      	ldr	r3, [r7, #8]
 8005194:	2b00      	cmp	r3, #0
 8005196:	d003      	beq.n	80051a0 <HAL_UART_Receive_IT+0x26>
 8005198:	1dbb      	adds	r3, r7, #6
 800519a:	881b      	ldrh	r3, [r3, #0]
 800519c:	2b00      	cmp	r3, #0
 800519e:	d101      	bne.n	80051a4 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80051a0:	2301      	movs	r3, #1
 80051a2:	e03d      	b.n	8005220 <HAL_UART_Receive_IT+0xa6>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	689a      	ldr	r2, [r3, #8]
 80051a8:	2380      	movs	r3, #128	@ 0x80
 80051aa:	015b      	lsls	r3, r3, #5
 80051ac:	429a      	cmp	r2, r3
 80051ae:	d109      	bne.n	80051c4 <HAL_UART_Receive_IT+0x4a>
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	691b      	ldr	r3, [r3, #16]
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d105      	bne.n	80051c4 <HAL_UART_Receive_IT+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80051b8:	68bb      	ldr	r3, [r7, #8]
 80051ba:	2201      	movs	r2, #1
 80051bc:	4013      	ands	r3, r2
 80051be:	d001      	beq.n	80051c4 <HAL_UART_Receive_IT+0x4a>
      {
        return  HAL_ERROR;
 80051c0:	2301      	movs	r3, #1
 80051c2:	e02d      	b.n	8005220 <HAL_UART_Receive_IT+0xa6>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	2200      	movs	r2, #0
 80051c8:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	685a      	ldr	r2, [r3, #4]
 80051d0:	2380      	movs	r3, #128	@ 0x80
 80051d2:	041b      	lsls	r3, r3, #16
 80051d4:	4013      	ands	r3, r2
 80051d6:	d019      	beq.n	800520c <HAL_UART_Receive_IT+0x92>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80051d8:	f3ef 8310 	mrs	r3, PRIMASK
 80051dc:	613b      	str	r3, [r7, #16]
  return(result);
 80051de:	693b      	ldr	r3, [r7, #16]
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80051e0:	61fb      	str	r3, [r7, #28]
 80051e2:	2301      	movs	r3, #1
 80051e4:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80051e6:	697b      	ldr	r3, [r7, #20]
 80051e8:	f383 8810 	msr	PRIMASK, r3
}
 80051ec:	46c0      	nop			@ (mov r8, r8)
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	681a      	ldr	r2, [r3, #0]
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	2180      	movs	r1, #128	@ 0x80
 80051fa:	04c9      	lsls	r1, r1, #19
 80051fc:	430a      	orrs	r2, r1
 80051fe:	601a      	str	r2, [r3, #0]
 8005200:	69fb      	ldr	r3, [r7, #28]
 8005202:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005204:	69bb      	ldr	r3, [r7, #24]
 8005206:	f383 8810 	msr	PRIMASK, r3
}
 800520a:	46c0      	nop			@ (mov r8, r8)
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800520c:	1dbb      	adds	r3, r7, #6
 800520e:	881a      	ldrh	r2, [r3, #0]
 8005210:	68b9      	ldr	r1, [r7, #8]
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	0018      	movs	r0, r3
 8005216:	f000 fdf7 	bl	8005e08 <UART_Start_Receive_IT>
 800521a:	0003      	movs	r3, r0
 800521c:	e000      	b.n	8005220 <HAL_UART_Receive_IT+0xa6>
  }
  else
  {
    return HAL_BUSY;
 800521e:	2302      	movs	r3, #2
  }
}
 8005220:	0018      	movs	r0, r3
 8005222:	46bd      	mov	sp, r7
 8005224:	b008      	add	sp, #32
 8005226:	bd80      	pop	{r7, pc}

08005228 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005228:	b590      	push	{r4, r7, lr}
 800522a:	b0ab      	sub	sp, #172	@ 0xac
 800522c:	af00      	add	r7, sp, #0
 800522e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	69db      	ldr	r3, [r3, #28]
 8005236:	22a4      	movs	r2, #164	@ 0xa4
 8005238:	18b9      	adds	r1, r7, r2
 800523a:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	20a0      	movs	r0, #160	@ 0xa0
 8005244:	1839      	adds	r1, r7, r0
 8005246:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	689b      	ldr	r3, [r3, #8]
 800524e:	219c      	movs	r1, #156	@ 0x9c
 8005250:	1879      	adds	r1, r7, r1
 8005252:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005254:	0011      	movs	r1, r2
 8005256:	18bb      	adds	r3, r7, r2
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	4a99      	ldr	r2, [pc, #612]	@ (80054c0 <HAL_UART_IRQHandler+0x298>)
 800525c:	4013      	ands	r3, r2
 800525e:	2298      	movs	r2, #152	@ 0x98
 8005260:	18bc      	adds	r4, r7, r2
 8005262:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 8005264:	18bb      	adds	r3, r7, r2
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	2b00      	cmp	r3, #0
 800526a:	d114      	bne.n	8005296 <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800526c:	187b      	adds	r3, r7, r1
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	2220      	movs	r2, #32
 8005272:	4013      	ands	r3, r2
 8005274:	d00f      	beq.n	8005296 <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005276:	183b      	adds	r3, r7, r0
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	2220      	movs	r2, #32
 800527c:	4013      	ands	r3, r2
 800527e:	d00a      	beq.n	8005296 <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005284:	2b00      	cmp	r3, #0
 8005286:	d100      	bne.n	800528a <HAL_UART_IRQHandler+0x62>
 8005288:	e286      	b.n	8005798 <HAL_UART_IRQHandler+0x570>
      {
        huart->RxISR(huart);
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800528e:	687a      	ldr	r2, [r7, #4]
 8005290:	0010      	movs	r0, r2
 8005292:	4798      	blx	r3
      }
      return;
 8005294:	e280      	b.n	8005798 <HAL_UART_IRQHandler+0x570>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8005296:	2398      	movs	r3, #152	@ 0x98
 8005298:	18fb      	adds	r3, r7, r3
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	2b00      	cmp	r3, #0
 800529e:	d100      	bne.n	80052a2 <HAL_UART_IRQHandler+0x7a>
 80052a0:	e114      	b.n	80054cc <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80052a2:	239c      	movs	r3, #156	@ 0x9c
 80052a4:	18fb      	adds	r3, r7, r3
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	2201      	movs	r2, #1
 80052aa:	4013      	ands	r3, r2
 80052ac:	d106      	bne.n	80052bc <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80052ae:	23a0      	movs	r3, #160	@ 0xa0
 80052b0:	18fb      	adds	r3, r7, r3
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	4a83      	ldr	r2, [pc, #524]	@ (80054c4 <HAL_UART_IRQHandler+0x29c>)
 80052b6:	4013      	ands	r3, r2
 80052b8:	d100      	bne.n	80052bc <HAL_UART_IRQHandler+0x94>
 80052ba:	e107      	b.n	80054cc <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80052bc:	23a4      	movs	r3, #164	@ 0xa4
 80052be:	18fb      	adds	r3, r7, r3
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	2201      	movs	r2, #1
 80052c4:	4013      	ands	r3, r2
 80052c6:	d012      	beq.n	80052ee <HAL_UART_IRQHandler+0xc6>
 80052c8:	23a0      	movs	r3, #160	@ 0xa0
 80052ca:	18fb      	adds	r3, r7, r3
 80052cc:	681a      	ldr	r2, [r3, #0]
 80052ce:	2380      	movs	r3, #128	@ 0x80
 80052d0:	005b      	lsls	r3, r3, #1
 80052d2:	4013      	ands	r3, r2
 80052d4:	d00b      	beq.n	80052ee <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	2201      	movs	r2, #1
 80052dc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	2284      	movs	r2, #132	@ 0x84
 80052e2:	589b      	ldr	r3, [r3, r2]
 80052e4:	2201      	movs	r2, #1
 80052e6:	431a      	orrs	r2, r3
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	2184      	movs	r1, #132	@ 0x84
 80052ec:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80052ee:	23a4      	movs	r3, #164	@ 0xa4
 80052f0:	18fb      	adds	r3, r7, r3
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	2202      	movs	r2, #2
 80052f6:	4013      	ands	r3, r2
 80052f8:	d011      	beq.n	800531e <HAL_UART_IRQHandler+0xf6>
 80052fa:	239c      	movs	r3, #156	@ 0x9c
 80052fc:	18fb      	adds	r3, r7, r3
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	2201      	movs	r2, #1
 8005302:	4013      	ands	r3, r2
 8005304:	d00b      	beq.n	800531e <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	2202      	movs	r2, #2
 800530c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	2284      	movs	r2, #132	@ 0x84
 8005312:	589b      	ldr	r3, [r3, r2]
 8005314:	2204      	movs	r2, #4
 8005316:	431a      	orrs	r2, r3
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	2184      	movs	r1, #132	@ 0x84
 800531c:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800531e:	23a4      	movs	r3, #164	@ 0xa4
 8005320:	18fb      	adds	r3, r7, r3
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	2204      	movs	r2, #4
 8005326:	4013      	ands	r3, r2
 8005328:	d011      	beq.n	800534e <HAL_UART_IRQHandler+0x126>
 800532a:	239c      	movs	r3, #156	@ 0x9c
 800532c:	18fb      	adds	r3, r7, r3
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	2201      	movs	r2, #1
 8005332:	4013      	ands	r3, r2
 8005334:	d00b      	beq.n	800534e <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	2204      	movs	r2, #4
 800533c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	2284      	movs	r2, #132	@ 0x84
 8005342:	589b      	ldr	r3, [r3, r2]
 8005344:	2202      	movs	r2, #2
 8005346:	431a      	orrs	r2, r3
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	2184      	movs	r1, #132	@ 0x84
 800534c:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800534e:	23a4      	movs	r3, #164	@ 0xa4
 8005350:	18fb      	adds	r3, r7, r3
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	2208      	movs	r2, #8
 8005356:	4013      	ands	r3, r2
 8005358:	d017      	beq.n	800538a <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800535a:	23a0      	movs	r3, #160	@ 0xa0
 800535c:	18fb      	adds	r3, r7, r3
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	2220      	movs	r2, #32
 8005362:	4013      	ands	r3, r2
 8005364:	d105      	bne.n	8005372 <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8005366:	239c      	movs	r3, #156	@ 0x9c
 8005368:	18fb      	adds	r3, r7, r3
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	2201      	movs	r2, #1
 800536e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005370:	d00b      	beq.n	800538a <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	2208      	movs	r2, #8
 8005378:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	2284      	movs	r2, #132	@ 0x84
 800537e:	589b      	ldr	r3, [r3, r2]
 8005380:	2208      	movs	r2, #8
 8005382:	431a      	orrs	r2, r3
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	2184      	movs	r1, #132	@ 0x84
 8005388:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800538a:	23a4      	movs	r3, #164	@ 0xa4
 800538c:	18fb      	adds	r3, r7, r3
 800538e:	681a      	ldr	r2, [r3, #0]
 8005390:	2380      	movs	r3, #128	@ 0x80
 8005392:	011b      	lsls	r3, r3, #4
 8005394:	4013      	ands	r3, r2
 8005396:	d013      	beq.n	80053c0 <HAL_UART_IRQHandler+0x198>
 8005398:	23a0      	movs	r3, #160	@ 0xa0
 800539a:	18fb      	adds	r3, r7, r3
 800539c:	681a      	ldr	r2, [r3, #0]
 800539e:	2380      	movs	r3, #128	@ 0x80
 80053a0:	04db      	lsls	r3, r3, #19
 80053a2:	4013      	ands	r3, r2
 80053a4:	d00c      	beq.n	80053c0 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	2280      	movs	r2, #128	@ 0x80
 80053ac:	0112      	lsls	r2, r2, #4
 80053ae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	2284      	movs	r2, #132	@ 0x84
 80053b4:	589b      	ldr	r3, [r3, r2]
 80053b6:	2220      	movs	r2, #32
 80053b8:	431a      	orrs	r2, r3
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	2184      	movs	r1, #132	@ 0x84
 80053be:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	2284      	movs	r2, #132	@ 0x84
 80053c4:	589b      	ldr	r3, [r3, r2]
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d100      	bne.n	80053cc <HAL_UART_IRQHandler+0x1a4>
 80053ca:	e1e7      	b.n	800579c <HAL_UART_IRQHandler+0x574>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80053cc:	23a4      	movs	r3, #164	@ 0xa4
 80053ce:	18fb      	adds	r3, r7, r3
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	2220      	movs	r2, #32
 80053d4:	4013      	ands	r3, r2
 80053d6:	d00e      	beq.n	80053f6 <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80053d8:	23a0      	movs	r3, #160	@ 0xa0
 80053da:	18fb      	adds	r3, r7, r3
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	2220      	movs	r2, #32
 80053e0:	4013      	ands	r3, r2
 80053e2:	d008      	beq.n	80053f6 <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d004      	beq.n	80053f6 <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80053f0:	687a      	ldr	r2, [r7, #4]
 80053f2:	0010      	movs	r0, r2
 80053f4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	2284      	movs	r2, #132	@ 0x84
 80053fa:	589b      	ldr	r3, [r3, r2]
 80053fc:	2194      	movs	r1, #148	@ 0x94
 80053fe:	187a      	adds	r2, r7, r1
 8005400:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	689b      	ldr	r3, [r3, #8]
 8005408:	2240      	movs	r2, #64	@ 0x40
 800540a:	4013      	ands	r3, r2
 800540c:	2b40      	cmp	r3, #64	@ 0x40
 800540e:	d004      	beq.n	800541a <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005410:	187b      	adds	r3, r7, r1
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	2228      	movs	r2, #40	@ 0x28
 8005416:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005418:	d047      	beq.n	80054aa <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	0018      	movs	r0, r3
 800541e:	f000 fda9 	bl	8005f74 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	689b      	ldr	r3, [r3, #8]
 8005428:	2240      	movs	r2, #64	@ 0x40
 800542a:	4013      	ands	r3, r2
 800542c:	2b40      	cmp	r3, #64	@ 0x40
 800542e:	d137      	bne.n	80054a0 <HAL_UART_IRQHandler+0x278>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005430:	f3ef 8310 	mrs	r3, PRIMASK
 8005434:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 8005436:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005438:	2090      	movs	r0, #144	@ 0x90
 800543a:	183a      	adds	r2, r7, r0
 800543c:	6013      	str	r3, [r2, #0]
 800543e:	2301      	movs	r3, #1
 8005440:	667b      	str	r3, [r7, #100]	@ 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005442:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005444:	f383 8810 	msr	PRIMASK, r3
}
 8005448:	46c0      	nop			@ (mov r8, r8)
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	689a      	ldr	r2, [r3, #8]
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	2140      	movs	r1, #64	@ 0x40
 8005456:	438a      	bics	r2, r1
 8005458:	609a      	str	r2, [r3, #8]
 800545a:	183b      	adds	r3, r7, r0
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005460:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005462:	f383 8810 	msr	PRIMASK, r3
}
 8005466:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800546c:	2b00      	cmp	r3, #0
 800546e:	d012      	beq.n	8005496 <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005474:	4a14      	ldr	r2, [pc, #80]	@ (80054c8 <HAL_UART_IRQHandler+0x2a0>)
 8005476:	635a      	str	r2, [r3, #52]	@ 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800547c:	0018      	movs	r0, r3
 800547e:	f7fe ff3d 	bl	80042fc <HAL_DMA_Abort_IT>
 8005482:	1e03      	subs	r3, r0, #0
 8005484:	d01a      	beq.n	80054bc <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800548a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005490:	0018      	movs	r0, r3
 8005492:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005494:	e012      	b.n	80054bc <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	0018      	movs	r0, r3
 800549a:	f000 f995 	bl	80057c8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800549e:	e00d      	b.n	80054bc <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	0018      	movs	r0, r3
 80054a4:	f000 f990 	bl	80057c8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054a8:	e008      	b.n	80054bc <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	0018      	movs	r0, r3
 80054ae:	f000 f98b 	bl	80057c8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	2284      	movs	r2, #132	@ 0x84
 80054b6:	2100      	movs	r1, #0
 80054b8:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 80054ba:	e16f      	b.n	800579c <HAL_UART_IRQHandler+0x574>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054bc:	46c0      	nop			@ (mov r8, r8)
    return;
 80054be:	e16d      	b.n	800579c <HAL_UART_IRQHandler+0x574>
 80054c0:	0000080f 	.word	0x0000080f
 80054c4:	04000120 	.word	0x04000120
 80054c8:	0800603d 	.word	0x0800603d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80054d0:	2b01      	cmp	r3, #1
 80054d2:	d000      	beq.n	80054d6 <HAL_UART_IRQHandler+0x2ae>
 80054d4:	e139      	b.n	800574a <HAL_UART_IRQHandler+0x522>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80054d6:	23a4      	movs	r3, #164	@ 0xa4
 80054d8:	18fb      	adds	r3, r7, r3
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	2210      	movs	r2, #16
 80054de:	4013      	ands	r3, r2
 80054e0:	d100      	bne.n	80054e4 <HAL_UART_IRQHandler+0x2bc>
 80054e2:	e132      	b.n	800574a <HAL_UART_IRQHandler+0x522>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80054e4:	23a0      	movs	r3, #160	@ 0xa0
 80054e6:	18fb      	adds	r3, r7, r3
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	2210      	movs	r2, #16
 80054ec:	4013      	ands	r3, r2
 80054ee:	d100      	bne.n	80054f2 <HAL_UART_IRQHandler+0x2ca>
 80054f0:	e12b      	b.n	800574a <HAL_UART_IRQHandler+0x522>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	2210      	movs	r2, #16
 80054f8:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	689b      	ldr	r3, [r3, #8]
 8005500:	2240      	movs	r2, #64	@ 0x40
 8005502:	4013      	ands	r3, r2
 8005504:	2b40      	cmp	r3, #64	@ 0x40
 8005506:	d000      	beq.n	800550a <HAL_UART_IRQHandler+0x2e2>
 8005508:	e09f      	b.n	800564a <HAL_UART_IRQHandler+0x422>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	685a      	ldr	r2, [r3, #4]
 8005512:	217e      	movs	r1, #126	@ 0x7e
 8005514:	187b      	adds	r3, r7, r1
 8005516:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8005518:	187b      	adds	r3, r7, r1
 800551a:	881b      	ldrh	r3, [r3, #0]
 800551c:	2b00      	cmp	r3, #0
 800551e:	d100      	bne.n	8005522 <HAL_UART_IRQHandler+0x2fa>
 8005520:	e13e      	b.n	80057a0 <HAL_UART_IRQHandler+0x578>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	2258      	movs	r2, #88	@ 0x58
 8005526:	5a9b      	ldrh	r3, [r3, r2]
 8005528:	187a      	adds	r2, r7, r1
 800552a:	8812      	ldrh	r2, [r2, #0]
 800552c:	429a      	cmp	r2, r3
 800552e:	d300      	bcc.n	8005532 <HAL_UART_IRQHandler+0x30a>
 8005530:	e136      	b.n	80057a0 <HAL_UART_IRQHandler+0x578>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	187a      	adds	r2, r7, r1
 8005536:	215a      	movs	r1, #90	@ 0x5a
 8005538:	8812      	ldrh	r2, [r2, #0]
 800553a:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005540:	699b      	ldr	r3, [r3, #24]
 8005542:	2b20      	cmp	r3, #32
 8005544:	d06f      	beq.n	8005626 <HAL_UART_IRQHandler+0x3fe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005546:	f3ef 8310 	mrs	r3, PRIMASK
 800554a:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 800554c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800554e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005550:	2301      	movs	r3, #1
 8005552:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005554:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005556:	f383 8810 	msr	PRIMASK, r3
}
 800555a:	46c0      	nop			@ (mov r8, r8)
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	681a      	ldr	r2, [r3, #0]
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	4992      	ldr	r1, [pc, #584]	@ (80057b0 <HAL_UART_IRQHandler+0x588>)
 8005568:	400a      	ands	r2, r1
 800556a:	601a      	str	r2, [r3, #0]
 800556c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800556e:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005570:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005572:	f383 8810 	msr	PRIMASK, r3
}
 8005576:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005578:	f3ef 8310 	mrs	r3, PRIMASK
 800557c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 800557e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005580:	677b      	str	r3, [r7, #116]	@ 0x74
 8005582:	2301      	movs	r3, #1
 8005584:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005586:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005588:	f383 8810 	msr	PRIMASK, r3
}
 800558c:	46c0      	nop			@ (mov r8, r8)
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	689a      	ldr	r2, [r3, #8]
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	2101      	movs	r1, #1
 800559a:	438a      	bics	r2, r1
 800559c:	609a      	str	r2, [r3, #8]
 800559e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80055a0:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80055a2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80055a4:	f383 8810 	msr	PRIMASK, r3
}
 80055a8:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80055aa:	f3ef 8310 	mrs	r3, PRIMASK
 80055ae:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 80055b0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80055b2:	673b      	str	r3, [r7, #112]	@ 0x70
 80055b4:	2301      	movs	r3, #1
 80055b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80055b8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80055ba:	f383 8810 	msr	PRIMASK, r3
}
 80055be:	46c0      	nop			@ (mov r8, r8)
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	689a      	ldr	r2, [r3, #8]
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	2140      	movs	r1, #64	@ 0x40
 80055cc:	438a      	bics	r2, r1
 80055ce:	609a      	str	r2, [r3, #8]
 80055d0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80055d2:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80055d4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80055d6:	f383 8810 	msr	PRIMASK, r3
}
 80055da:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	2280      	movs	r2, #128	@ 0x80
 80055e0:	2120      	movs	r1, #32
 80055e2:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	2200      	movs	r2, #0
 80055e8:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80055ea:	f3ef 8310 	mrs	r3, PRIMASK
 80055ee:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 80055f0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80055f2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80055f4:	2301      	movs	r3, #1
 80055f6:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80055f8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80055fa:	f383 8810 	msr	PRIMASK, r3
}
 80055fe:	46c0      	nop			@ (mov r8, r8)
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	681a      	ldr	r2, [r3, #0]
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	2110      	movs	r1, #16
 800560c:	438a      	bics	r2, r1
 800560e:	601a      	str	r2, [r3, #0]
 8005610:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005612:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005614:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005616:	f383 8810 	msr	PRIMASK, r3
}
 800561a:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005620:	0018      	movs	r0, r3
 8005622:	f7fe fe33 	bl	800428c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	2202      	movs	r2, #2
 800562a:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	2258      	movs	r2, #88	@ 0x58
 8005630:	5a9a      	ldrh	r2, [r3, r2]
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	215a      	movs	r1, #90	@ 0x5a
 8005636:	5a5b      	ldrh	r3, [r3, r1]
 8005638:	b29b      	uxth	r3, r3
 800563a:	1ad3      	subs	r3, r2, r3
 800563c:	b29a      	uxth	r2, r3
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	0011      	movs	r1, r2
 8005642:	0018      	movs	r0, r3
 8005644:	f000 f8c8 	bl	80057d8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005648:	e0aa      	b.n	80057a0 <HAL_UART_IRQHandler+0x578>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	2258      	movs	r2, #88	@ 0x58
 800564e:	5a99      	ldrh	r1, [r3, r2]
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	225a      	movs	r2, #90	@ 0x5a
 8005654:	5a9b      	ldrh	r3, [r3, r2]
 8005656:	b29a      	uxth	r2, r3
 8005658:	208e      	movs	r0, #142	@ 0x8e
 800565a:	183b      	adds	r3, r7, r0
 800565c:	1a8a      	subs	r2, r1, r2
 800565e:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	225a      	movs	r2, #90	@ 0x5a
 8005664:	5a9b      	ldrh	r3, [r3, r2]
 8005666:	b29b      	uxth	r3, r3
 8005668:	2b00      	cmp	r3, #0
 800566a:	d100      	bne.n	800566e <HAL_UART_IRQHandler+0x446>
 800566c:	e09a      	b.n	80057a4 <HAL_UART_IRQHandler+0x57c>
          && (nb_rx_data > 0U))
 800566e:	183b      	adds	r3, r7, r0
 8005670:	881b      	ldrh	r3, [r3, #0]
 8005672:	2b00      	cmp	r3, #0
 8005674:	d100      	bne.n	8005678 <HAL_UART_IRQHandler+0x450>
 8005676:	e095      	b.n	80057a4 <HAL_UART_IRQHandler+0x57c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005678:	f3ef 8310 	mrs	r3, PRIMASK
 800567c:	60fb      	str	r3, [r7, #12]
  return(result);
 800567e:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005680:	2488      	movs	r4, #136	@ 0x88
 8005682:	193a      	adds	r2, r7, r4
 8005684:	6013      	str	r3, [r2, #0]
 8005686:	2301      	movs	r3, #1
 8005688:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800568a:	693b      	ldr	r3, [r7, #16]
 800568c:	f383 8810 	msr	PRIMASK, r3
}
 8005690:	46c0      	nop			@ (mov r8, r8)
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	681a      	ldr	r2, [r3, #0]
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	4945      	ldr	r1, [pc, #276]	@ (80057b4 <HAL_UART_IRQHandler+0x58c>)
 800569e:	400a      	ands	r2, r1
 80056a0:	601a      	str	r2, [r3, #0]
 80056a2:	193b      	adds	r3, r7, r4
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80056a8:	697b      	ldr	r3, [r7, #20]
 80056aa:	f383 8810 	msr	PRIMASK, r3
}
 80056ae:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80056b0:	f3ef 8310 	mrs	r3, PRIMASK
 80056b4:	61bb      	str	r3, [r7, #24]
  return(result);
 80056b6:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80056b8:	2484      	movs	r4, #132	@ 0x84
 80056ba:	193a      	adds	r2, r7, r4
 80056bc:	6013      	str	r3, [r2, #0]
 80056be:	2301      	movs	r3, #1
 80056c0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80056c2:	69fb      	ldr	r3, [r7, #28]
 80056c4:	f383 8810 	msr	PRIMASK, r3
}
 80056c8:	46c0      	nop			@ (mov r8, r8)
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	689a      	ldr	r2, [r3, #8]
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	2101      	movs	r1, #1
 80056d6:	438a      	bics	r2, r1
 80056d8:	609a      	str	r2, [r3, #8]
 80056da:	193b      	adds	r3, r7, r4
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80056e0:	6a3b      	ldr	r3, [r7, #32]
 80056e2:	f383 8810 	msr	PRIMASK, r3
}
 80056e6:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	2280      	movs	r2, #128	@ 0x80
 80056ec:	2120      	movs	r1, #32
 80056ee:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	2200      	movs	r2, #0
 80056f4:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	2200      	movs	r2, #0
 80056fa:	669a      	str	r2, [r3, #104]	@ 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80056fc:	f3ef 8310 	mrs	r3, PRIMASK
 8005700:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8005702:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005704:	2480      	movs	r4, #128	@ 0x80
 8005706:	193a      	adds	r2, r7, r4
 8005708:	6013      	str	r3, [r2, #0]
 800570a:	2301      	movs	r3, #1
 800570c:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800570e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005710:	f383 8810 	msr	PRIMASK, r3
}
 8005714:	46c0      	nop			@ (mov r8, r8)
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	681a      	ldr	r2, [r3, #0]
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	2110      	movs	r1, #16
 8005722:	438a      	bics	r2, r1
 8005724:	601a      	str	r2, [r3, #0]
 8005726:	193b      	adds	r3, r7, r4
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800572c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800572e:	f383 8810 	msr	PRIMASK, r3
}
 8005732:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	2202      	movs	r2, #2
 8005738:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800573a:	183b      	adds	r3, r7, r0
 800573c:	881a      	ldrh	r2, [r3, #0]
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	0011      	movs	r1, r2
 8005742:	0018      	movs	r0, r3
 8005744:	f000 f848 	bl	80057d8 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005748:	e02c      	b.n	80057a4 <HAL_UART_IRQHandler+0x57c>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800574a:	23a4      	movs	r3, #164	@ 0xa4
 800574c:	18fb      	adds	r3, r7, r3
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	2280      	movs	r2, #128	@ 0x80
 8005752:	4013      	ands	r3, r2
 8005754:	d00f      	beq.n	8005776 <HAL_UART_IRQHandler+0x54e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8005756:	23a0      	movs	r3, #160	@ 0xa0
 8005758:	18fb      	adds	r3, r7, r3
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	2280      	movs	r2, #128	@ 0x80
 800575e:	4013      	ands	r3, r2
 8005760:	d009      	beq.n	8005776 <HAL_UART_IRQHandler+0x54e>
  {
    if (huart->TxISR != NULL)
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005766:	2b00      	cmp	r3, #0
 8005768:	d01e      	beq.n	80057a8 <HAL_UART_IRQHandler+0x580>
    {
      huart->TxISR(huart);
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800576e:	687a      	ldr	r2, [r7, #4]
 8005770:	0010      	movs	r0, r2
 8005772:	4798      	blx	r3
    }
    return;
 8005774:	e018      	b.n	80057a8 <HAL_UART_IRQHandler+0x580>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005776:	23a4      	movs	r3, #164	@ 0xa4
 8005778:	18fb      	adds	r3, r7, r3
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	2240      	movs	r2, #64	@ 0x40
 800577e:	4013      	ands	r3, r2
 8005780:	d013      	beq.n	80057aa <HAL_UART_IRQHandler+0x582>
 8005782:	23a0      	movs	r3, #160	@ 0xa0
 8005784:	18fb      	adds	r3, r7, r3
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	2240      	movs	r2, #64	@ 0x40
 800578a:	4013      	ands	r3, r2
 800578c:	d00d      	beq.n	80057aa <HAL_UART_IRQHandler+0x582>
  {
    UART_EndTransmit_IT(huart);
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	0018      	movs	r0, r3
 8005792:	f000 fc6a 	bl	800606a <UART_EndTransmit_IT>
    return;
 8005796:	e008      	b.n	80057aa <HAL_UART_IRQHandler+0x582>
      return;
 8005798:	46c0      	nop			@ (mov r8, r8)
 800579a:	e006      	b.n	80057aa <HAL_UART_IRQHandler+0x582>
    return;
 800579c:	46c0      	nop			@ (mov r8, r8)
 800579e:	e004      	b.n	80057aa <HAL_UART_IRQHandler+0x582>
      return;
 80057a0:	46c0      	nop			@ (mov r8, r8)
 80057a2:	e002      	b.n	80057aa <HAL_UART_IRQHandler+0x582>
      return;
 80057a4:	46c0      	nop			@ (mov r8, r8)
 80057a6:	e000      	b.n	80057aa <HAL_UART_IRQHandler+0x582>
    return;
 80057a8:	46c0      	nop			@ (mov r8, r8)
  }

}
 80057aa:	46bd      	mov	sp, r7
 80057ac:	b02b      	add	sp, #172	@ 0xac
 80057ae:	bd90      	pop	{r4, r7, pc}
 80057b0:	fffffeff 	.word	0xfffffeff
 80057b4:	fffffedf 	.word	0xfffffedf

080057b8 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80057b8:	b580      	push	{r7, lr}
 80057ba:	b082      	sub	sp, #8
 80057bc:	af00      	add	r7, sp, #0
 80057be:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80057c0:	46c0      	nop			@ (mov r8, r8)
 80057c2:	46bd      	mov	sp, r7
 80057c4:	b002      	add	sp, #8
 80057c6:	bd80      	pop	{r7, pc}

080057c8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80057c8:	b580      	push	{r7, lr}
 80057ca:	b082      	sub	sp, #8
 80057cc:	af00      	add	r7, sp, #0
 80057ce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80057d0:	46c0      	nop			@ (mov r8, r8)
 80057d2:	46bd      	mov	sp, r7
 80057d4:	b002      	add	sp, #8
 80057d6:	bd80      	pop	{r7, pc}

080057d8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80057d8:	b580      	push	{r7, lr}
 80057da:	b082      	sub	sp, #8
 80057dc:	af00      	add	r7, sp, #0
 80057de:	6078      	str	r0, [r7, #4]
 80057e0:	000a      	movs	r2, r1
 80057e2:	1cbb      	adds	r3, r7, #2
 80057e4:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80057e6:	46c0      	nop			@ (mov r8, r8)
 80057e8:	46bd      	mov	sp, r7
 80057ea:	b002      	add	sp, #8
 80057ec:	bd80      	pop	{r7, pc}
	...

080057f0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80057f0:	b580      	push	{r7, lr}
 80057f2:	b088      	sub	sp, #32
 80057f4:	af00      	add	r7, sp, #0
 80057f6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80057f8:	231e      	movs	r3, #30
 80057fa:	18fb      	adds	r3, r7, r3
 80057fc:	2200      	movs	r2, #0
 80057fe:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	689a      	ldr	r2, [r3, #8]
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	691b      	ldr	r3, [r3, #16]
 8005808:	431a      	orrs	r2, r3
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	695b      	ldr	r3, [r3, #20]
 800580e:	431a      	orrs	r2, r3
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	69db      	ldr	r3, [r3, #28]
 8005814:	4313      	orrs	r3, r2
 8005816:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	4a8d      	ldr	r2, [pc, #564]	@ (8005a54 <UART_SetConfig+0x264>)
 8005820:	4013      	ands	r3, r2
 8005822:	0019      	movs	r1, r3
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	697a      	ldr	r2, [r7, #20]
 800582a:	430a      	orrs	r2, r1
 800582c:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	685b      	ldr	r3, [r3, #4]
 8005834:	4a88      	ldr	r2, [pc, #544]	@ (8005a58 <UART_SetConfig+0x268>)
 8005836:	4013      	ands	r3, r2
 8005838:	0019      	movs	r1, r3
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	68da      	ldr	r2, [r3, #12]
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	430a      	orrs	r2, r1
 8005844:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	699b      	ldr	r3, [r3, #24]
 800584a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	6a1b      	ldr	r3, [r3, #32]
 8005850:	697a      	ldr	r2, [r7, #20]
 8005852:	4313      	orrs	r3, r2
 8005854:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	689b      	ldr	r3, [r3, #8]
 800585c:	4a7f      	ldr	r2, [pc, #508]	@ (8005a5c <UART_SetConfig+0x26c>)
 800585e:	4013      	ands	r3, r2
 8005860:	0019      	movs	r1, r3
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	697a      	ldr	r2, [r7, #20]
 8005868:	430a      	orrs	r2, r1
 800586a:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	4a7b      	ldr	r2, [pc, #492]	@ (8005a60 <UART_SetConfig+0x270>)
 8005872:	4293      	cmp	r3, r2
 8005874:	d127      	bne.n	80058c6 <UART_SetConfig+0xd6>
 8005876:	4b7b      	ldr	r3, [pc, #492]	@ (8005a64 <UART_SetConfig+0x274>)
 8005878:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800587a:	2203      	movs	r2, #3
 800587c:	4013      	ands	r3, r2
 800587e:	2b03      	cmp	r3, #3
 8005880:	d00d      	beq.n	800589e <UART_SetConfig+0xae>
 8005882:	d81b      	bhi.n	80058bc <UART_SetConfig+0xcc>
 8005884:	2b02      	cmp	r3, #2
 8005886:	d014      	beq.n	80058b2 <UART_SetConfig+0xc2>
 8005888:	d818      	bhi.n	80058bc <UART_SetConfig+0xcc>
 800588a:	2b00      	cmp	r3, #0
 800588c:	d002      	beq.n	8005894 <UART_SetConfig+0xa4>
 800588e:	2b01      	cmp	r3, #1
 8005890:	d00a      	beq.n	80058a8 <UART_SetConfig+0xb8>
 8005892:	e013      	b.n	80058bc <UART_SetConfig+0xcc>
 8005894:	231f      	movs	r3, #31
 8005896:	18fb      	adds	r3, r7, r3
 8005898:	2200      	movs	r2, #0
 800589a:	701a      	strb	r2, [r3, #0]
 800589c:	e021      	b.n	80058e2 <UART_SetConfig+0xf2>
 800589e:	231f      	movs	r3, #31
 80058a0:	18fb      	adds	r3, r7, r3
 80058a2:	2202      	movs	r2, #2
 80058a4:	701a      	strb	r2, [r3, #0]
 80058a6:	e01c      	b.n	80058e2 <UART_SetConfig+0xf2>
 80058a8:	231f      	movs	r3, #31
 80058aa:	18fb      	adds	r3, r7, r3
 80058ac:	2204      	movs	r2, #4
 80058ae:	701a      	strb	r2, [r3, #0]
 80058b0:	e017      	b.n	80058e2 <UART_SetConfig+0xf2>
 80058b2:	231f      	movs	r3, #31
 80058b4:	18fb      	adds	r3, r7, r3
 80058b6:	2208      	movs	r2, #8
 80058b8:	701a      	strb	r2, [r3, #0]
 80058ba:	e012      	b.n	80058e2 <UART_SetConfig+0xf2>
 80058bc:	231f      	movs	r3, #31
 80058be:	18fb      	adds	r3, r7, r3
 80058c0:	2210      	movs	r2, #16
 80058c2:	701a      	strb	r2, [r3, #0]
 80058c4:	e00d      	b.n	80058e2 <UART_SetConfig+0xf2>
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	4a67      	ldr	r2, [pc, #412]	@ (8005a68 <UART_SetConfig+0x278>)
 80058cc:	4293      	cmp	r3, r2
 80058ce:	d104      	bne.n	80058da <UART_SetConfig+0xea>
 80058d0:	231f      	movs	r3, #31
 80058d2:	18fb      	adds	r3, r7, r3
 80058d4:	2200      	movs	r2, #0
 80058d6:	701a      	strb	r2, [r3, #0]
 80058d8:	e003      	b.n	80058e2 <UART_SetConfig+0xf2>
 80058da:	231f      	movs	r3, #31
 80058dc:	18fb      	adds	r3, r7, r3
 80058de:	2210      	movs	r2, #16
 80058e0:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	69da      	ldr	r2, [r3, #28]
 80058e6:	2380      	movs	r3, #128	@ 0x80
 80058e8:	021b      	lsls	r3, r3, #8
 80058ea:	429a      	cmp	r2, r3
 80058ec:	d15c      	bne.n	80059a8 <UART_SetConfig+0x1b8>
  {
    switch (clocksource)
 80058ee:	231f      	movs	r3, #31
 80058f0:	18fb      	adds	r3, r7, r3
 80058f2:	781b      	ldrb	r3, [r3, #0]
 80058f4:	2b08      	cmp	r3, #8
 80058f6:	d015      	beq.n	8005924 <UART_SetConfig+0x134>
 80058f8:	dc18      	bgt.n	800592c <UART_SetConfig+0x13c>
 80058fa:	2b04      	cmp	r3, #4
 80058fc:	d00d      	beq.n	800591a <UART_SetConfig+0x12a>
 80058fe:	dc15      	bgt.n	800592c <UART_SetConfig+0x13c>
 8005900:	2b00      	cmp	r3, #0
 8005902:	d002      	beq.n	800590a <UART_SetConfig+0x11a>
 8005904:	2b02      	cmp	r3, #2
 8005906:	d005      	beq.n	8005914 <UART_SetConfig+0x124>
 8005908:	e010      	b.n	800592c <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800590a:	f7ff fb2d 	bl	8004f68 <HAL_RCC_GetPCLK1Freq>
 800590e:	0003      	movs	r3, r0
 8005910:	61bb      	str	r3, [r7, #24]
        break;
 8005912:	e012      	b.n	800593a <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005914:	4b55      	ldr	r3, [pc, #340]	@ (8005a6c <UART_SetConfig+0x27c>)
 8005916:	61bb      	str	r3, [r7, #24]
        break;
 8005918:	e00f      	b.n	800593a <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800591a:	f7ff fac5 	bl	8004ea8 <HAL_RCC_GetSysClockFreq>
 800591e:	0003      	movs	r3, r0
 8005920:	61bb      	str	r3, [r7, #24]
        break;
 8005922:	e00a      	b.n	800593a <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005924:	2380      	movs	r3, #128	@ 0x80
 8005926:	021b      	lsls	r3, r3, #8
 8005928:	61bb      	str	r3, [r7, #24]
        break;
 800592a:	e006      	b.n	800593a <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 800592c:	2300      	movs	r3, #0
 800592e:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005930:	231e      	movs	r3, #30
 8005932:	18fb      	adds	r3, r7, r3
 8005934:	2201      	movs	r2, #1
 8005936:	701a      	strb	r2, [r3, #0]
        break;
 8005938:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800593a:	69bb      	ldr	r3, [r7, #24]
 800593c:	2b00      	cmp	r3, #0
 800593e:	d100      	bne.n	8005942 <UART_SetConfig+0x152>
 8005940:	e07a      	b.n	8005a38 <UART_SetConfig+0x248>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005942:	69bb      	ldr	r3, [r7, #24]
 8005944:	005a      	lsls	r2, r3, #1
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	685b      	ldr	r3, [r3, #4]
 800594a:	085b      	lsrs	r3, r3, #1
 800594c:	18d2      	adds	r2, r2, r3
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	685b      	ldr	r3, [r3, #4]
 8005952:	0019      	movs	r1, r3
 8005954:	0010      	movs	r0, r2
 8005956:	f7fa fbfd 	bl	8000154 <__udivsi3>
 800595a:	0003      	movs	r3, r0
 800595c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800595e:	693b      	ldr	r3, [r7, #16]
 8005960:	2b0f      	cmp	r3, #15
 8005962:	d91c      	bls.n	800599e <UART_SetConfig+0x1ae>
 8005964:	693a      	ldr	r2, [r7, #16]
 8005966:	2380      	movs	r3, #128	@ 0x80
 8005968:	025b      	lsls	r3, r3, #9
 800596a:	429a      	cmp	r2, r3
 800596c:	d217      	bcs.n	800599e <UART_SetConfig+0x1ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800596e:	693b      	ldr	r3, [r7, #16]
 8005970:	b29a      	uxth	r2, r3
 8005972:	200e      	movs	r0, #14
 8005974:	183b      	adds	r3, r7, r0
 8005976:	210f      	movs	r1, #15
 8005978:	438a      	bics	r2, r1
 800597a:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800597c:	693b      	ldr	r3, [r7, #16]
 800597e:	085b      	lsrs	r3, r3, #1
 8005980:	b29b      	uxth	r3, r3
 8005982:	2207      	movs	r2, #7
 8005984:	4013      	ands	r3, r2
 8005986:	b299      	uxth	r1, r3
 8005988:	183b      	adds	r3, r7, r0
 800598a:	183a      	adds	r2, r7, r0
 800598c:	8812      	ldrh	r2, [r2, #0]
 800598e:	430a      	orrs	r2, r1
 8005990:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	183a      	adds	r2, r7, r0
 8005998:	8812      	ldrh	r2, [r2, #0]
 800599a:	60da      	str	r2, [r3, #12]
 800599c:	e04c      	b.n	8005a38 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 800599e:	231e      	movs	r3, #30
 80059a0:	18fb      	adds	r3, r7, r3
 80059a2:	2201      	movs	r2, #1
 80059a4:	701a      	strb	r2, [r3, #0]
 80059a6:	e047      	b.n	8005a38 <UART_SetConfig+0x248>
      }
    }
  }
  else
  {
    switch (clocksource)
 80059a8:	231f      	movs	r3, #31
 80059aa:	18fb      	adds	r3, r7, r3
 80059ac:	781b      	ldrb	r3, [r3, #0]
 80059ae:	2b08      	cmp	r3, #8
 80059b0:	d015      	beq.n	80059de <UART_SetConfig+0x1ee>
 80059b2:	dc18      	bgt.n	80059e6 <UART_SetConfig+0x1f6>
 80059b4:	2b04      	cmp	r3, #4
 80059b6:	d00d      	beq.n	80059d4 <UART_SetConfig+0x1e4>
 80059b8:	dc15      	bgt.n	80059e6 <UART_SetConfig+0x1f6>
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d002      	beq.n	80059c4 <UART_SetConfig+0x1d4>
 80059be:	2b02      	cmp	r3, #2
 80059c0:	d005      	beq.n	80059ce <UART_SetConfig+0x1de>
 80059c2:	e010      	b.n	80059e6 <UART_SetConfig+0x1f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80059c4:	f7ff fad0 	bl	8004f68 <HAL_RCC_GetPCLK1Freq>
 80059c8:	0003      	movs	r3, r0
 80059ca:	61bb      	str	r3, [r7, #24]
        break;
 80059cc:	e012      	b.n	80059f4 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80059ce:	4b27      	ldr	r3, [pc, #156]	@ (8005a6c <UART_SetConfig+0x27c>)
 80059d0:	61bb      	str	r3, [r7, #24]
        break;
 80059d2:	e00f      	b.n	80059f4 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80059d4:	f7ff fa68 	bl	8004ea8 <HAL_RCC_GetSysClockFreq>
 80059d8:	0003      	movs	r3, r0
 80059da:	61bb      	str	r3, [r7, #24]
        break;
 80059dc:	e00a      	b.n	80059f4 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80059de:	2380      	movs	r3, #128	@ 0x80
 80059e0:	021b      	lsls	r3, r3, #8
 80059e2:	61bb      	str	r3, [r7, #24]
        break;
 80059e4:	e006      	b.n	80059f4 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 80059e6:	2300      	movs	r3, #0
 80059e8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80059ea:	231e      	movs	r3, #30
 80059ec:	18fb      	adds	r3, r7, r3
 80059ee:	2201      	movs	r2, #1
 80059f0:	701a      	strb	r2, [r3, #0]
        break;
 80059f2:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 80059f4:	69bb      	ldr	r3, [r7, #24]
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d01e      	beq.n	8005a38 <UART_SetConfig+0x248>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	685b      	ldr	r3, [r3, #4]
 80059fe:	085a      	lsrs	r2, r3, #1
 8005a00:	69bb      	ldr	r3, [r7, #24]
 8005a02:	18d2      	adds	r2, r2, r3
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	685b      	ldr	r3, [r3, #4]
 8005a08:	0019      	movs	r1, r3
 8005a0a:	0010      	movs	r0, r2
 8005a0c:	f7fa fba2 	bl	8000154 <__udivsi3>
 8005a10:	0003      	movs	r3, r0
 8005a12:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005a14:	693b      	ldr	r3, [r7, #16]
 8005a16:	2b0f      	cmp	r3, #15
 8005a18:	d90a      	bls.n	8005a30 <UART_SetConfig+0x240>
 8005a1a:	693a      	ldr	r2, [r7, #16]
 8005a1c:	2380      	movs	r3, #128	@ 0x80
 8005a1e:	025b      	lsls	r3, r3, #9
 8005a20:	429a      	cmp	r2, r3
 8005a22:	d205      	bcs.n	8005a30 <UART_SetConfig+0x240>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005a24:	693b      	ldr	r3, [r7, #16]
 8005a26:	b29a      	uxth	r2, r3
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	60da      	str	r2, [r3, #12]
 8005a2e:	e003      	b.n	8005a38 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 8005a30:	231e      	movs	r3, #30
 8005a32:	18fb      	adds	r3, r7, r3
 8005a34:	2201      	movs	r2, #1
 8005a36:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	2200      	movs	r2, #0
 8005a3c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	2200      	movs	r2, #0
 8005a42:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8005a44:	231e      	movs	r3, #30
 8005a46:	18fb      	adds	r3, r7, r3
 8005a48:	781b      	ldrb	r3, [r3, #0]
}
 8005a4a:	0018      	movs	r0, r3
 8005a4c:	46bd      	mov	sp, r7
 8005a4e:	b008      	add	sp, #32
 8005a50:	bd80      	pop	{r7, pc}
 8005a52:	46c0      	nop			@ (mov r8, r8)
 8005a54:	ffff69f3 	.word	0xffff69f3
 8005a58:	ffffcfff 	.word	0xffffcfff
 8005a5c:	fffff4ff 	.word	0xfffff4ff
 8005a60:	40013800 	.word	0x40013800
 8005a64:	40021000 	.word	0x40021000
 8005a68:	40004400 	.word	0x40004400
 8005a6c:	007a1200 	.word	0x007a1200

08005a70 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005a70:	b580      	push	{r7, lr}
 8005a72:	b082      	sub	sp, #8
 8005a74:	af00      	add	r7, sp, #0
 8005a76:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a7c:	2208      	movs	r2, #8
 8005a7e:	4013      	ands	r3, r2
 8005a80:	d00b      	beq.n	8005a9a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	685b      	ldr	r3, [r3, #4]
 8005a88:	4a4a      	ldr	r2, [pc, #296]	@ (8005bb4 <UART_AdvFeatureConfig+0x144>)
 8005a8a:	4013      	ands	r3, r2
 8005a8c:	0019      	movs	r1, r3
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	430a      	orrs	r2, r1
 8005a98:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a9e:	2201      	movs	r2, #1
 8005aa0:	4013      	ands	r3, r2
 8005aa2:	d00b      	beq.n	8005abc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	685b      	ldr	r3, [r3, #4]
 8005aaa:	4a43      	ldr	r2, [pc, #268]	@ (8005bb8 <UART_AdvFeatureConfig+0x148>)
 8005aac:	4013      	ands	r3, r2
 8005aae:	0019      	movs	r1, r3
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	430a      	orrs	r2, r1
 8005aba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ac0:	2202      	movs	r2, #2
 8005ac2:	4013      	ands	r3, r2
 8005ac4:	d00b      	beq.n	8005ade <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	685b      	ldr	r3, [r3, #4]
 8005acc:	4a3b      	ldr	r2, [pc, #236]	@ (8005bbc <UART_AdvFeatureConfig+0x14c>)
 8005ace:	4013      	ands	r3, r2
 8005ad0:	0019      	movs	r1, r3
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	430a      	orrs	r2, r1
 8005adc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ae2:	2204      	movs	r2, #4
 8005ae4:	4013      	ands	r3, r2
 8005ae6:	d00b      	beq.n	8005b00 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	685b      	ldr	r3, [r3, #4]
 8005aee:	4a34      	ldr	r2, [pc, #208]	@ (8005bc0 <UART_AdvFeatureConfig+0x150>)
 8005af0:	4013      	ands	r3, r2
 8005af2:	0019      	movs	r1, r3
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	430a      	orrs	r2, r1
 8005afe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b04:	2210      	movs	r2, #16
 8005b06:	4013      	ands	r3, r2
 8005b08:	d00b      	beq.n	8005b22 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	689b      	ldr	r3, [r3, #8]
 8005b10:	4a2c      	ldr	r2, [pc, #176]	@ (8005bc4 <UART_AdvFeatureConfig+0x154>)
 8005b12:	4013      	ands	r3, r2
 8005b14:	0019      	movs	r1, r3
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	430a      	orrs	r2, r1
 8005b20:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b26:	2220      	movs	r2, #32
 8005b28:	4013      	ands	r3, r2
 8005b2a:	d00b      	beq.n	8005b44 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	689b      	ldr	r3, [r3, #8]
 8005b32:	4a25      	ldr	r2, [pc, #148]	@ (8005bc8 <UART_AdvFeatureConfig+0x158>)
 8005b34:	4013      	ands	r3, r2
 8005b36:	0019      	movs	r1, r3
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	430a      	orrs	r2, r1
 8005b42:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b48:	2240      	movs	r2, #64	@ 0x40
 8005b4a:	4013      	ands	r3, r2
 8005b4c:	d01d      	beq.n	8005b8a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	685b      	ldr	r3, [r3, #4]
 8005b54:	4a1d      	ldr	r2, [pc, #116]	@ (8005bcc <UART_AdvFeatureConfig+0x15c>)
 8005b56:	4013      	ands	r3, r2
 8005b58:	0019      	movs	r1, r3
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	430a      	orrs	r2, r1
 8005b64:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005b6a:	2380      	movs	r3, #128	@ 0x80
 8005b6c:	035b      	lsls	r3, r3, #13
 8005b6e:	429a      	cmp	r2, r3
 8005b70:	d10b      	bne.n	8005b8a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	685b      	ldr	r3, [r3, #4]
 8005b78:	4a15      	ldr	r2, [pc, #84]	@ (8005bd0 <UART_AdvFeatureConfig+0x160>)
 8005b7a:	4013      	ands	r3, r2
 8005b7c:	0019      	movs	r1, r3
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	430a      	orrs	r2, r1
 8005b88:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b8e:	2280      	movs	r2, #128	@ 0x80
 8005b90:	4013      	ands	r3, r2
 8005b92:	d00b      	beq.n	8005bac <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	685b      	ldr	r3, [r3, #4]
 8005b9a:	4a0e      	ldr	r2, [pc, #56]	@ (8005bd4 <UART_AdvFeatureConfig+0x164>)
 8005b9c:	4013      	ands	r3, r2
 8005b9e:	0019      	movs	r1, r3
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	430a      	orrs	r2, r1
 8005baa:	605a      	str	r2, [r3, #4]
  }
}
 8005bac:	46c0      	nop			@ (mov r8, r8)
 8005bae:	46bd      	mov	sp, r7
 8005bb0:	b002      	add	sp, #8
 8005bb2:	bd80      	pop	{r7, pc}
 8005bb4:	ffff7fff 	.word	0xffff7fff
 8005bb8:	fffdffff 	.word	0xfffdffff
 8005bbc:	fffeffff 	.word	0xfffeffff
 8005bc0:	fffbffff 	.word	0xfffbffff
 8005bc4:	ffffefff 	.word	0xffffefff
 8005bc8:	ffffdfff 	.word	0xffffdfff
 8005bcc:	ffefffff 	.word	0xffefffff
 8005bd0:	ff9fffff 	.word	0xff9fffff
 8005bd4:	fff7ffff 	.word	0xfff7ffff

08005bd8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005bd8:	b580      	push	{r7, lr}
 8005bda:	b092      	sub	sp, #72	@ 0x48
 8005bdc:	af02      	add	r7, sp, #8
 8005bde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	2284      	movs	r2, #132	@ 0x84
 8005be4:	2100      	movs	r1, #0
 8005be6:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005be8:	f7fe fa92 	bl	8004110 <HAL_GetTick>
 8005bec:	0003      	movs	r3, r0
 8005bee:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	2208      	movs	r2, #8
 8005bf8:	4013      	ands	r3, r2
 8005bfa:	2b08      	cmp	r3, #8
 8005bfc:	d12c      	bne.n	8005c58 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005bfe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005c00:	2280      	movs	r2, #128	@ 0x80
 8005c02:	0391      	lsls	r1, r2, #14
 8005c04:	6878      	ldr	r0, [r7, #4]
 8005c06:	4a46      	ldr	r2, [pc, #280]	@ (8005d20 <UART_CheckIdleState+0x148>)
 8005c08:	9200      	str	r2, [sp, #0]
 8005c0a:	2200      	movs	r2, #0
 8005c0c:	f000 f88c 	bl	8005d28 <UART_WaitOnFlagUntilTimeout>
 8005c10:	1e03      	subs	r3, r0, #0
 8005c12:	d021      	beq.n	8005c58 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005c14:	f3ef 8310 	mrs	r3, PRIMASK
 8005c18:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8005c1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8005c1c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005c1e:	2301      	movs	r3, #1
 8005c20:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c24:	f383 8810 	msr	PRIMASK, r3
}
 8005c28:	46c0      	nop			@ (mov r8, r8)
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	681a      	ldr	r2, [r3, #0]
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	2180      	movs	r1, #128	@ 0x80
 8005c36:	438a      	bics	r2, r1
 8005c38:	601a      	str	r2, [r3, #0]
 8005c3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c40:	f383 8810 	msr	PRIMASK, r3
}
 8005c44:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	2220      	movs	r2, #32
 8005c4a:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	2278      	movs	r2, #120	@ 0x78
 8005c50:	2100      	movs	r1, #0
 8005c52:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005c54:	2303      	movs	r3, #3
 8005c56:	e05f      	b.n	8005d18 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	2204      	movs	r2, #4
 8005c60:	4013      	ands	r3, r2
 8005c62:	2b04      	cmp	r3, #4
 8005c64:	d146      	bne.n	8005cf4 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005c66:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005c68:	2280      	movs	r2, #128	@ 0x80
 8005c6a:	03d1      	lsls	r1, r2, #15
 8005c6c:	6878      	ldr	r0, [r7, #4]
 8005c6e:	4a2c      	ldr	r2, [pc, #176]	@ (8005d20 <UART_CheckIdleState+0x148>)
 8005c70:	9200      	str	r2, [sp, #0]
 8005c72:	2200      	movs	r2, #0
 8005c74:	f000 f858 	bl	8005d28 <UART_WaitOnFlagUntilTimeout>
 8005c78:	1e03      	subs	r3, r0, #0
 8005c7a:	d03b      	beq.n	8005cf4 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005c7c:	f3ef 8310 	mrs	r3, PRIMASK
 8005c80:	60fb      	str	r3, [r7, #12]
  return(result);
 8005c82:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005c84:	637b      	str	r3, [r7, #52]	@ 0x34
 8005c86:	2301      	movs	r3, #1
 8005c88:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005c8a:	693b      	ldr	r3, [r7, #16]
 8005c8c:	f383 8810 	msr	PRIMASK, r3
}
 8005c90:	46c0      	nop			@ (mov r8, r8)
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	681a      	ldr	r2, [r3, #0]
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	4921      	ldr	r1, [pc, #132]	@ (8005d24 <UART_CheckIdleState+0x14c>)
 8005c9e:	400a      	ands	r2, r1
 8005ca0:	601a      	str	r2, [r3, #0]
 8005ca2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ca4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ca6:	697b      	ldr	r3, [r7, #20]
 8005ca8:	f383 8810 	msr	PRIMASK, r3
}
 8005cac:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005cae:	f3ef 8310 	mrs	r3, PRIMASK
 8005cb2:	61bb      	str	r3, [r7, #24]
  return(result);
 8005cb4:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005cb6:	633b      	str	r3, [r7, #48]	@ 0x30
 8005cb8:	2301      	movs	r3, #1
 8005cba:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005cbc:	69fb      	ldr	r3, [r7, #28]
 8005cbe:	f383 8810 	msr	PRIMASK, r3
}
 8005cc2:	46c0      	nop			@ (mov r8, r8)
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	689a      	ldr	r2, [r3, #8]
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	2101      	movs	r1, #1
 8005cd0:	438a      	bics	r2, r1
 8005cd2:	609a      	str	r2, [r3, #8]
 8005cd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cd6:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005cd8:	6a3b      	ldr	r3, [r7, #32]
 8005cda:	f383 8810 	msr	PRIMASK, r3
}
 8005cde:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	2280      	movs	r2, #128	@ 0x80
 8005ce4:	2120      	movs	r1, #32
 8005ce6:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	2278      	movs	r2, #120	@ 0x78
 8005cec:	2100      	movs	r1, #0
 8005cee:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005cf0:	2303      	movs	r3, #3
 8005cf2:	e011      	b.n	8005d18 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	2220      	movs	r2, #32
 8005cf8:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	2280      	movs	r2, #128	@ 0x80
 8005cfe:	2120      	movs	r1, #32
 8005d00:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	2200      	movs	r2, #0
 8005d06:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	2200      	movs	r2, #0
 8005d0c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	2278      	movs	r2, #120	@ 0x78
 8005d12:	2100      	movs	r1, #0
 8005d14:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005d16:	2300      	movs	r3, #0
}
 8005d18:	0018      	movs	r0, r3
 8005d1a:	46bd      	mov	sp, r7
 8005d1c:	b010      	add	sp, #64	@ 0x40
 8005d1e:	bd80      	pop	{r7, pc}
 8005d20:	01ffffff 	.word	0x01ffffff
 8005d24:	fffffedf 	.word	0xfffffedf

08005d28 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005d28:	b580      	push	{r7, lr}
 8005d2a:	b084      	sub	sp, #16
 8005d2c:	af00      	add	r7, sp, #0
 8005d2e:	60f8      	str	r0, [r7, #12]
 8005d30:	60b9      	str	r1, [r7, #8]
 8005d32:	603b      	str	r3, [r7, #0]
 8005d34:	1dfb      	adds	r3, r7, #7
 8005d36:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005d38:	e051      	b.n	8005dde <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005d3a:	69bb      	ldr	r3, [r7, #24]
 8005d3c:	3301      	adds	r3, #1
 8005d3e:	d04e      	beq.n	8005dde <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005d40:	f7fe f9e6 	bl	8004110 <HAL_GetTick>
 8005d44:	0002      	movs	r2, r0
 8005d46:	683b      	ldr	r3, [r7, #0]
 8005d48:	1ad3      	subs	r3, r2, r3
 8005d4a:	69ba      	ldr	r2, [r7, #24]
 8005d4c:	429a      	cmp	r2, r3
 8005d4e:	d302      	bcc.n	8005d56 <UART_WaitOnFlagUntilTimeout+0x2e>
 8005d50:	69bb      	ldr	r3, [r7, #24]
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d101      	bne.n	8005d5a <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8005d56:	2303      	movs	r3, #3
 8005d58:	e051      	b.n	8005dfe <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	2204      	movs	r2, #4
 8005d62:	4013      	ands	r3, r2
 8005d64:	d03b      	beq.n	8005dde <UART_WaitOnFlagUntilTimeout+0xb6>
 8005d66:	68bb      	ldr	r3, [r7, #8]
 8005d68:	2b80      	cmp	r3, #128	@ 0x80
 8005d6a:	d038      	beq.n	8005dde <UART_WaitOnFlagUntilTimeout+0xb6>
 8005d6c:	68bb      	ldr	r3, [r7, #8]
 8005d6e:	2b40      	cmp	r3, #64	@ 0x40
 8005d70:	d035      	beq.n	8005dde <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	69db      	ldr	r3, [r3, #28]
 8005d78:	2208      	movs	r2, #8
 8005d7a:	4013      	ands	r3, r2
 8005d7c:	2b08      	cmp	r3, #8
 8005d7e:	d111      	bne.n	8005da4 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	2208      	movs	r2, #8
 8005d86:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	0018      	movs	r0, r3
 8005d8c:	f000 f8f2 	bl	8005f74 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	2284      	movs	r2, #132	@ 0x84
 8005d94:	2108      	movs	r1, #8
 8005d96:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	2278      	movs	r2, #120	@ 0x78
 8005d9c:	2100      	movs	r1, #0
 8005d9e:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8005da0:	2301      	movs	r3, #1
 8005da2:	e02c      	b.n	8005dfe <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	69da      	ldr	r2, [r3, #28]
 8005daa:	2380      	movs	r3, #128	@ 0x80
 8005dac:	011b      	lsls	r3, r3, #4
 8005dae:	401a      	ands	r2, r3
 8005db0:	2380      	movs	r3, #128	@ 0x80
 8005db2:	011b      	lsls	r3, r3, #4
 8005db4:	429a      	cmp	r2, r3
 8005db6:	d112      	bne.n	8005dde <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	2280      	movs	r2, #128	@ 0x80
 8005dbe:	0112      	lsls	r2, r2, #4
 8005dc0:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	0018      	movs	r0, r3
 8005dc6:	f000 f8d5 	bl	8005f74 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	2284      	movs	r2, #132	@ 0x84
 8005dce:	2120      	movs	r1, #32
 8005dd0:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	2278      	movs	r2, #120	@ 0x78
 8005dd6:	2100      	movs	r1, #0
 8005dd8:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8005dda:	2303      	movs	r3, #3
 8005ddc:	e00f      	b.n	8005dfe <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	69db      	ldr	r3, [r3, #28]
 8005de4:	68ba      	ldr	r2, [r7, #8]
 8005de6:	4013      	ands	r3, r2
 8005de8:	68ba      	ldr	r2, [r7, #8]
 8005dea:	1ad3      	subs	r3, r2, r3
 8005dec:	425a      	negs	r2, r3
 8005dee:	4153      	adcs	r3, r2
 8005df0:	b2db      	uxtb	r3, r3
 8005df2:	001a      	movs	r2, r3
 8005df4:	1dfb      	adds	r3, r7, #7
 8005df6:	781b      	ldrb	r3, [r3, #0]
 8005df8:	429a      	cmp	r2, r3
 8005dfa:	d09e      	beq.n	8005d3a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005dfc:	2300      	movs	r3, #0
}
 8005dfe:	0018      	movs	r0, r3
 8005e00:	46bd      	mov	sp, r7
 8005e02:	b004      	add	sp, #16
 8005e04:	bd80      	pop	{r7, pc}
	...

08005e08 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005e08:	b580      	push	{r7, lr}
 8005e0a:	b090      	sub	sp, #64	@ 0x40
 8005e0c:	af00      	add	r7, sp, #0
 8005e0e:	60f8      	str	r0, [r7, #12]
 8005e10:	60b9      	str	r1, [r7, #8]
 8005e12:	1dbb      	adds	r3, r7, #6
 8005e14:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	68ba      	ldr	r2, [r7, #8]
 8005e1a:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	1dba      	adds	r2, r7, #6
 8005e20:	2158      	movs	r1, #88	@ 0x58
 8005e22:	8812      	ldrh	r2, [r2, #0]
 8005e24:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	1dba      	adds	r2, r7, #6
 8005e2a:	215a      	movs	r1, #90	@ 0x5a
 8005e2c:	8812      	ldrh	r2, [r2, #0]
 8005e2e:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	2200      	movs	r2, #0
 8005e34:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	689a      	ldr	r2, [r3, #8]
 8005e3a:	2380      	movs	r3, #128	@ 0x80
 8005e3c:	015b      	lsls	r3, r3, #5
 8005e3e:	429a      	cmp	r2, r3
 8005e40:	d10d      	bne.n	8005e5e <UART_Start_Receive_IT+0x56>
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	691b      	ldr	r3, [r3, #16]
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d104      	bne.n	8005e54 <UART_Start_Receive_IT+0x4c>
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	225c      	movs	r2, #92	@ 0x5c
 8005e4e:	4946      	ldr	r1, [pc, #280]	@ (8005f68 <UART_Start_Receive_IT+0x160>)
 8005e50:	5299      	strh	r1, [r3, r2]
 8005e52:	e01a      	b.n	8005e8a <UART_Start_Receive_IT+0x82>
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	225c      	movs	r2, #92	@ 0x5c
 8005e58:	21ff      	movs	r1, #255	@ 0xff
 8005e5a:	5299      	strh	r1, [r3, r2]
 8005e5c:	e015      	b.n	8005e8a <UART_Start_Receive_IT+0x82>
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	689b      	ldr	r3, [r3, #8]
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d10d      	bne.n	8005e82 <UART_Start_Receive_IT+0x7a>
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	691b      	ldr	r3, [r3, #16]
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d104      	bne.n	8005e78 <UART_Start_Receive_IT+0x70>
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	225c      	movs	r2, #92	@ 0x5c
 8005e72:	21ff      	movs	r1, #255	@ 0xff
 8005e74:	5299      	strh	r1, [r3, r2]
 8005e76:	e008      	b.n	8005e8a <UART_Start_Receive_IT+0x82>
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	225c      	movs	r2, #92	@ 0x5c
 8005e7c:	217f      	movs	r1, #127	@ 0x7f
 8005e7e:	5299      	strh	r1, [r3, r2]
 8005e80:	e003      	b.n	8005e8a <UART_Start_Receive_IT+0x82>
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	225c      	movs	r2, #92	@ 0x5c
 8005e86:	2100      	movs	r1, #0
 8005e88:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	2284      	movs	r2, #132	@ 0x84
 8005e8e:	2100      	movs	r1, #0
 8005e90:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	2280      	movs	r2, #128	@ 0x80
 8005e96:	2122      	movs	r1, #34	@ 0x22
 8005e98:	5099      	str	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005e9a:	f3ef 8310 	mrs	r3, PRIMASK
 8005e9e:	62bb      	str	r3, [r7, #40]	@ 0x28
  return(result);
 8005ea0:	6abb      	ldr	r3, [r7, #40]	@ 0x28

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ea2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005ea4:	2301      	movs	r3, #1
 8005ea6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ea8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005eaa:	f383 8810 	msr	PRIMASK, r3
}
 8005eae:	46c0      	nop			@ (mov r8, r8)
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	689a      	ldr	r2, [r3, #8]
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	2101      	movs	r1, #1
 8005ebc:	430a      	orrs	r2, r1
 8005ebe:	609a      	str	r2, [r3, #8]
 8005ec0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005ec2:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ec4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ec6:	f383 8810 	msr	PRIMASK, r3
}
 8005eca:	46c0      	nop			@ (mov r8, r8)

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	689a      	ldr	r2, [r3, #8]
 8005ed0:	2380      	movs	r3, #128	@ 0x80
 8005ed2:	015b      	lsls	r3, r3, #5
 8005ed4:	429a      	cmp	r2, r3
 8005ed6:	d107      	bne.n	8005ee8 <UART_Start_Receive_IT+0xe0>
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	691b      	ldr	r3, [r3, #16]
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d103      	bne.n	8005ee8 <UART_Start_Receive_IT+0xe0>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	4a22      	ldr	r2, [pc, #136]	@ (8005f6c <UART_Start_Receive_IT+0x164>)
 8005ee4:	669a      	str	r2, [r3, #104]	@ 0x68
 8005ee6:	e002      	b.n	8005eee <UART_Start_Receive_IT+0xe6>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	4a21      	ldr	r2, [pc, #132]	@ (8005f70 <UART_Start_Receive_IT+0x168>)
 8005eec:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	691b      	ldr	r3, [r3, #16]
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d019      	beq.n	8005f2a <UART_Start_Receive_IT+0x122>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005ef6:	f3ef 8310 	mrs	r3, PRIMASK
 8005efa:	61fb      	str	r3, [r7, #28]
  return(result);
 8005efc:	69fb      	ldr	r3, [r7, #28]
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8005efe:	637b      	str	r3, [r7, #52]	@ 0x34
 8005f00:	2301      	movs	r3, #1
 8005f02:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005f04:	6a3b      	ldr	r3, [r7, #32]
 8005f06:	f383 8810 	msr	PRIMASK, r3
}
 8005f0a:	46c0      	nop			@ (mov r8, r8)
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	681a      	ldr	r2, [r3, #0]
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	2190      	movs	r1, #144	@ 0x90
 8005f18:	0049      	lsls	r1, r1, #1
 8005f1a:	430a      	orrs	r2, r1
 8005f1c:	601a      	str	r2, [r3, #0]
 8005f1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005f20:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005f22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f24:	f383 8810 	msr	PRIMASK, r3
}
 8005f28:	e018      	b.n	8005f5c <UART_Start_Receive_IT+0x154>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005f2a:	f3ef 8310 	mrs	r3, PRIMASK
 8005f2e:	613b      	str	r3, [r7, #16]
  return(result);
 8005f30:	693b      	ldr	r3, [r7, #16]
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8005f32:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005f34:	2301      	movs	r3, #1
 8005f36:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005f38:	697b      	ldr	r3, [r7, #20]
 8005f3a:	f383 8810 	msr	PRIMASK, r3
}
 8005f3e:	46c0      	nop			@ (mov r8, r8)
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	681a      	ldr	r2, [r3, #0]
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	2120      	movs	r1, #32
 8005f4c:	430a      	orrs	r2, r1
 8005f4e:	601a      	str	r2, [r3, #0]
 8005f50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005f52:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005f54:	69bb      	ldr	r3, [r7, #24]
 8005f56:	f383 8810 	msr	PRIMASK, r3
}
 8005f5a:	46c0      	nop			@ (mov r8, r8)
  }
  return HAL_OK;
 8005f5c:	2300      	movs	r3, #0
}
 8005f5e:	0018      	movs	r0, r3
 8005f60:	46bd      	mov	sp, r7
 8005f62:	b010      	add	sp, #64	@ 0x40
 8005f64:	bd80      	pop	{r7, pc}
 8005f66:	46c0      	nop			@ (mov r8, r8)
 8005f68:	000001ff 	.word	0x000001ff
 8005f6c:	08006279 	.word	0x08006279
 8005f70:	080060c1 	.word	0x080060c1

08005f74 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005f74:	b580      	push	{r7, lr}
 8005f76:	b08e      	sub	sp, #56	@ 0x38
 8005f78:	af00      	add	r7, sp, #0
 8005f7a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005f7c:	f3ef 8310 	mrs	r3, PRIMASK
 8005f80:	617b      	str	r3, [r7, #20]
  return(result);
 8005f82:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005f84:	637b      	str	r3, [r7, #52]	@ 0x34
 8005f86:	2301      	movs	r3, #1
 8005f88:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005f8a:	69bb      	ldr	r3, [r7, #24]
 8005f8c:	f383 8810 	msr	PRIMASK, r3
}
 8005f90:	46c0      	nop			@ (mov r8, r8)
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	681a      	ldr	r2, [r3, #0]
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	4926      	ldr	r1, [pc, #152]	@ (8006038 <UART_EndRxTransfer+0xc4>)
 8005f9e:	400a      	ands	r2, r1
 8005fa0:	601a      	str	r2, [r3, #0]
 8005fa2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005fa4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005fa6:	69fb      	ldr	r3, [r7, #28]
 8005fa8:	f383 8810 	msr	PRIMASK, r3
}
 8005fac:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005fae:	f3ef 8310 	mrs	r3, PRIMASK
 8005fb2:	623b      	str	r3, [r7, #32]
  return(result);
 8005fb4:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005fb6:	633b      	str	r3, [r7, #48]	@ 0x30
 8005fb8:	2301      	movs	r3, #1
 8005fba:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005fbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fbe:	f383 8810 	msr	PRIMASK, r3
}
 8005fc2:	46c0      	nop			@ (mov r8, r8)
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	689a      	ldr	r2, [r3, #8]
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	2101      	movs	r1, #1
 8005fd0:	438a      	bics	r2, r1
 8005fd2:	609a      	str	r2, [r3, #8]
 8005fd4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fd6:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005fd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fda:	f383 8810 	msr	PRIMASK, r3
}
 8005fde:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005fe4:	2b01      	cmp	r3, #1
 8005fe6:	d118      	bne.n	800601a <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005fe8:	f3ef 8310 	mrs	r3, PRIMASK
 8005fec:	60bb      	str	r3, [r7, #8]
  return(result);
 8005fee:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ff0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005ff2:	2301      	movs	r3, #1
 8005ff4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	f383 8810 	msr	PRIMASK, r3
}
 8005ffc:	46c0      	nop			@ (mov r8, r8)
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	681a      	ldr	r2, [r3, #0]
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	2110      	movs	r1, #16
 800600a:	438a      	bics	r2, r1
 800600c:	601a      	str	r2, [r3, #0]
 800600e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006010:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006012:	693b      	ldr	r3, [r7, #16]
 8006014:	f383 8810 	msr	PRIMASK, r3
}
 8006018:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	2280      	movs	r2, #128	@ 0x80
 800601e:	2120      	movs	r1, #32
 8006020:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	2200      	movs	r2, #0
 8006026:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	2200      	movs	r2, #0
 800602c:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800602e:	46c0      	nop			@ (mov r8, r8)
 8006030:	46bd      	mov	sp, r7
 8006032:	b00e      	add	sp, #56	@ 0x38
 8006034:	bd80      	pop	{r7, pc}
 8006036:	46c0      	nop			@ (mov r8, r8)
 8006038:	fffffedf 	.word	0xfffffedf

0800603c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800603c:	b580      	push	{r7, lr}
 800603e:	b084      	sub	sp, #16
 8006040:	af00      	add	r7, sp, #0
 8006042:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006048:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	225a      	movs	r2, #90	@ 0x5a
 800604e:	2100      	movs	r1, #0
 8006050:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	2252      	movs	r2, #82	@ 0x52
 8006056:	2100      	movs	r1, #0
 8006058:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	0018      	movs	r0, r3
 800605e:	f7ff fbb3 	bl	80057c8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006062:	46c0      	nop			@ (mov r8, r8)
 8006064:	46bd      	mov	sp, r7
 8006066:	b004      	add	sp, #16
 8006068:	bd80      	pop	{r7, pc}

0800606a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800606a:	b580      	push	{r7, lr}
 800606c:	b086      	sub	sp, #24
 800606e:	af00      	add	r7, sp, #0
 8006070:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006072:	f3ef 8310 	mrs	r3, PRIMASK
 8006076:	60bb      	str	r3, [r7, #8]
  return(result);
 8006078:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800607a:	617b      	str	r3, [r7, #20]
 800607c:	2301      	movs	r3, #1
 800607e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	f383 8810 	msr	PRIMASK, r3
}
 8006086:	46c0      	nop			@ (mov r8, r8)
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	681a      	ldr	r2, [r3, #0]
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	2140      	movs	r1, #64	@ 0x40
 8006094:	438a      	bics	r2, r1
 8006096:	601a      	str	r2, [r3, #0]
 8006098:	697b      	ldr	r3, [r7, #20]
 800609a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800609c:	693b      	ldr	r3, [r7, #16]
 800609e:	f383 8810 	msr	PRIMASK, r3
}
 80060a2:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	2220      	movs	r2, #32
 80060a8:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	2200      	movs	r2, #0
 80060ae:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	0018      	movs	r0, r3
 80060b4:	f7ff fb80 	bl	80057b8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80060b8:	46c0      	nop			@ (mov r8, r8)
 80060ba:	46bd      	mov	sp, r7
 80060bc:	b006      	add	sp, #24
 80060be:	bd80      	pop	{r7, pc}

080060c0 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80060c0:	b580      	push	{r7, lr}
 80060c2:	b094      	sub	sp, #80	@ 0x50
 80060c4:	af00      	add	r7, sp, #0
 80060c6:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80060c8:	204e      	movs	r0, #78	@ 0x4e
 80060ca:	183b      	adds	r3, r7, r0
 80060cc:	687a      	ldr	r2, [r7, #4]
 80060ce:	215c      	movs	r1, #92	@ 0x5c
 80060d0:	5a52      	ldrh	r2, [r2, r1]
 80060d2:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	2280      	movs	r2, #128	@ 0x80
 80060d8:	589b      	ldr	r3, [r3, r2]
 80060da:	2b22      	cmp	r3, #34	@ 0x22
 80060dc:	d000      	beq.n	80060e0 <UART_RxISR_8BIT+0x20>
 80060de:	e0ba      	b.n	8006256 <UART_RxISR_8BIT+0x196>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681a      	ldr	r2, [r3, #0]
 80060e4:	214c      	movs	r1, #76	@ 0x4c
 80060e6:	187b      	adds	r3, r7, r1
 80060e8:	8c92      	ldrh	r2, [r2, #36]	@ 0x24
 80060ea:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80060ec:	187b      	adds	r3, r7, r1
 80060ee:	881b      	ldrh	r3, [r3, #0]
 80060f0:	b2da      	uxtb	r2, r3
 80060f2:	183b      	adds	r3, r7, r0
 80060f4:	881b      	ldrh	r3, [r3, #0]
 80060f6:	b2d9      	uxtb	r1, r3
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80060fc:	400a      	ands	r2, r1
 80060fe:	b2d2      	uxtb	r2, r2
 8006100:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006106:	1c5a      	adds	r2, r3, #1
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	225a      	movs	r2, #90	@ 0x5a
 8006110:	5a9b      	ldrh	r3, [r3, r2]
 8006112:	b29b      	uxth	r3, r3
 8006114:	3b01      	subs	r3, #1
 8006116:	b299      	uxth	r1, r3
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	225a      	movs	r2, #90	@ 0x5a
 800611c:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	225a      	movs	r2, #90	@ 0x5a
 8006122:	5a9b      	ldrh	r3, [r3, r2]
 8006124:	b29b      	uxth	r3, r3
 8006126:	2b00      	cmp	r3, #0
 8006128:	d000      	beq.n	800612c <UART_RxISR_8BIT+0x6c>
 800612a:	e09c      	b.n	8006266 <UART_RxISR_8BIT+0x1a6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800612c:	f3ef 8310 	mrs	r3, PRIMASK
 8006130:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8006132:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006134:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006136:	2301      	movs	r3, #1
 8006138:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800613a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800613c:	f383 8810 	msr	PRIMASK, r3
}
 8006140:	46c0      	nop			@ (mov r8, r8)
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	681a      	ldr	r2, [r3, #0]
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	4948      	ldr	r1, [pc, #288]	@ (8006270 <UART_RxISR_8BIT+0x1b0>)
 800614e:	400a      	ands	r2, r1
 8006150:	601a      	str	r2, [r3, #0]
 8006152:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006154:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006156:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006158:	f383 8810 	msr	PRIMASK, r3
}
 800615c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800615e:	f3ef 8310 	mrs	r3, PRIMASK
 8006162:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8006164:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006166:	647b      	str	r3, [r7, #68]	@ 0x44
 8006168:	2301      	movs	r3, #1
 800616a:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800616c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800616e:	f383 8810 	msr	PRIMASK, r3
}
 8006172:	46c0      	nop			@ (mov r8, r8)
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	689a      	ldr	r2, [r3, #8]
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	2101      	movs	r1, #1
 8006180:	438a      	bics	r2, r1
 8006182:	609a      	str	r2, [r3, #8]
 8006184:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006186:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006188:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800618a:	f383 8810 	msr	PRIMASK, r3
}
 800618e:	46c0      	nop			@ (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	2280      	movs	r2, #128	@ 0x80
 8006194:	2120      	movs	r1, #32
 8006196:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	2200      	movs	r2, #0
 800619c:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	2200      	movs	r2, #0
 80061a2:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	685a      	ldr	r2, [r3, #4]
 80061aa:	2380      	movs	r3, #128	@ 0x80
 80061ac:	041b      	lsls	r3, r3, #16
 80061ae:	4013      	ands	r3, r2
 80061b0:	d018      	beq.n	80061e4 <UART_RxISR_8BIT+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80061b2:	f3ef 8310 	mrs	r3, PRIMASK
 80061b6:	61bb      	str	r3, [r7, #24]
  return(result);
 80061b8:	69bb      	ldr	r3, [r7, #24]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80061ba:	643b      	str	r3, [r7, #64]	@ 0x40
 80061bc:	2301      	movs	r3, #1
 80061be:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80061c0:	69fb      	ldr	r3, [r7, #28]
 80061c2:	f383 8810 	msr	PRIMASK, r3
}
 80061c6:	46c0      	nop			@ (mov r8, r8)
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	681a      	ldr	r2, [r3, #0]
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	4928      	ldr	r1, [pc, #160]	@ (8006274 <UART_RxISR_8BIT+0x1b4>)
 80061d4:	400a      	ands	r2, r1
 80061d6:	601a      	str	r2, [r3, #0]
 80061d8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80061da:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80061dc:	6a3b      	ldr	r3, [r7, #32]
 80061de:	f383 8810 	msr	PRIMASK, r3
}
 80061e2:	46c0      	nop			@ (mov r8, r8)
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80061e8:	2b01      	cmp	r3, #1
 80061ea:	d12f      	bne.n	800624c <UART_RxISR_8BIT+0x18c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	2200      	movs	r2, #0
 80061f0:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80061f2:	f3ef 8310 	mrs	r3, PRIMASK
 80061f6:	60fb      	str	r3, [r7, #12]
  return(result);
 80061f8:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80061fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80061fc:	2301      	movs	r3, #1
 80061fe:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006200:	693b      	ldr	r3, [r7, #16]
 8006202:	f383 8810 	msr	PRIMASK, r3
}
 8006206:	46c0      	nop			@ (mov r8, r8)
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	681a      	ldr	r2, [r3, #0]
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	2110      	movs	r1, #16
 8006214:	438a      	bics	r2, r1
 8006216:	601a      	str	r2, [r3, #0]
 8006218:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800621a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800621c:	697b      	ldr	r3, [r7, #20]
 800621e:	f383 8810 	msr	PRIMASK, r3
}
 8006222:	46c0      	nop			@ (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	69db      	ldr	r3, [r3, #28]
 800622a:	2210      	movs	r2, #16
 800622c:	4013      	ands	r3, r2
 800622e:	2b10      	cmp	r3, #16
 8006230:	d103      	bne.n	800623a <UART_RxISR_8BIT+0x17a>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	2210      	movs	r2, #16
 8006238:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	2258      	movs	r2, #88	@ 0x58
 800623e:	5a9a      	ldrh	r2, [r3, r2]
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	0011      	movs	r1, r2
 8006244:	0018      	movs	r0, r3
 8006246:	f7ff fac7 	bl	80057d8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800624a:	e00c      	b.n	8006266 <UART_RxISR_8BIT+0x1a6>
        HAL_UART_RxCpltCallback(huart);
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	0018      	movs	r0, r3
 8006250:	f7fc fff4 	bl	800323c <HAL_UART_RxCpltCallback>
}
 8006254:	e007      	b.n	8006266 <UART_RxISR_8BIT+0x1a6>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	699a      	ldr	r2, [r3, #24]
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	2108      	movs	r1, #8
 8006262:	430a      	orrs	r2, r1
 8006264:	619a      	str	r2, [r3, #24]
}
 8006266:	46c0      	nop			@ (mov r8, r8)
 8006268:	46bd      	mov	sp, r7
 800626a:	b014      	add	sp, #80	@ 0x50
 800626c:	bd80      	pop	{r7, pc}
 800626e:	46c0      	nop			@ (mov r8, r8)
 8006270:	fffffedf 	.word	0xfffffedf
 8006274:	fbffffff 	.word	0xfbffffff

08006278 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8006278:	b580      	push	{r7, lr}
 800627a:	b094      	sub	sp, #80	@ 0x50
 800627c:	af00      	add	r7, sp, #0
 800627e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8006280:	204e      	movs	r0, #78	@ 0x4e
 8006282:	183b      	adds	r3, r7, r0
 8006284:	687a      	ldr	r2, [r7, #4]
 8006286:	215c      	movs	r1, #92	@ 0x5c
 8006288:	5a52      	ldrh	r2, [r2, r1]
 800628a:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	2280      	movs	r2, #128	@ 0x80
 8006290:	589b      	ldr	r3, [r3, r2]
 8006292:	2b22      	cmp	r3, #34	@ 0x22
 8006294:	d000      	beq.n	8006298 <UART_RxISR_16BIT+0x20>
 8006296:	e0ba      	b.n	800640e <UART_RxISR_16BIT+0x196>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681a      	ldr	r2, [r3, #0]
 800629c:	214c      	movs	r1, #76	@ 0x4c
 800629e:	187b      	adds	r3, r7, r1
 80062a0:	8c92      	ldrh	r2, [r2, #36]	@ 0x24
 80062a2:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80062a8:	64bb      	str	r3, [r7, #72]	@ 0x48
    *tmp = (uint16_t)(uhdata & uhMask);
 80062aa:	187b      	adds	r3, r7, r1
 80062ac:	183a      	adds	r2, r7, r0
 80062ae:	881b      	ldrh	r3, [r3, #0]
 80062b0:	8812      	ldrh	r2, [r2, #0]
 80062b2:	4013      	ands	r3, r2
 80062b4:	b29a      	uxth	r2, r3
 80062b6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80062b8:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80062be:	1c9a      	adds	r2, r3, #2
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	225a      	movs	r2, #90	@ 0x5a
 80062c8:	5a9b      	ldrh	r3, [r3, r2]
 80062ca:	b29b      	uxth	r3, r3
 80062cc:	3b01      	subs	r3, #1
 80062ce:	b299      	uxth	r1, r3
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	225a      	movs	r2, #90	@ 0x5a
 80062d4:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	225a      	movs	r2, #90	@ 0x5a
 80062da:	5a9b      	ldrh	r3, [r3, r2]
 80062dc:	b29b      	uxth	r3, r3
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d000      	beq.n	80062e4 <UART_RxISR_16BIT+0x6c>
 80062e2:	e09c      	b.n	800641e <UART_RxISR_16BIT+0x1a6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80062e4:	f3ef 8310 	mrs	r3, PRIMASK
 80062e8:	623b      	str	r3, [r7, #32]
  return(result);
 80062ea:	6a3b      	ldr	r3, [r7, #32]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80062ec:	647b      	str	r3, [r7, #68]	@ 0x44
 80062ee:	2301      	movs	r3, #1
 80062f0:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80062f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062f4:	f383 8810 	msr	PRIMASK, r3
}
 80062f8:	46c0      	nop			@ (mov r8, r8)
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	681a      	ldr	r2, [r3, #0]
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	4948      	ldr	r1, [pc, #288]	@ (8006428 <UART_RxISR_16BIT+0x1b0>)
 8006306:	400a      	ands	r2, r1
 8006308:	601a      	str	r2, [r3, #0]
 800630a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800630c:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800630e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006310:	f383 8810 	msr	PRIMASK, r3
}
 8006314:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006316:	f3ef 8310 	mrs	r3, PRIMASK
 800631a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return(result);
 800631c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800631e:	643b      	str	r3, [r7, #64]	@ 0x40
 8006320:	2301      	movs	r3, #1
 8006322:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006324:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006326:	f383 8810 	msr	PRIMASK, r3
}
 800632a:	46c0      	nop			@ (mov r8, r8)
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	689a      	ldr	r2, [r3, #8]
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	2101      	movs	r1, #1
 8006338:	438a      	bics	r2, r1
 800633a:	609a      	str	r2, [r3, #8]
 800633c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800633e:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006340:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006342:	f383 8810 	msr	PRIMASK, r3
}
 8006346:	46c0      	nop			@ (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	2280      	movs	r2, #128	@ 0x80
 800634c:	2120      	movs	r1, #32
 800634e:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	2200      	movs	r2, #0
 8006354:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	2200      	movs	r2, #0
 800635a:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	685a      	ldr	r2, [r3, #4]
 8006362:	2380      	movs	r3, #128	@ 0x80
 8006364:	041b      	lsls	r3, r3, #16
 8006366:	4013      	ands	r3, r2
 8006368:	d018      	beq.n	800639c <UART_RxISR_16BIT+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800636a:	f3ef 8310 	mrs	r3, PRIMASK
 800636e:	617b      	str	r3, [r7, #20]
  return(result);
 8006370:	697b      	ldr	r3, [r7, #20]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006372:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006374:	2301      	movs	r3, #1
 8006376:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006378:	69bb      	ldr	r3, [r7, #24]
 800637a:	f383 8810 	msr	PRIMASK, r3
}
 800637e:	46c0      	nop			@ (mov r8, r8)
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	681a      	ldr	r2, [r3, #0]
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	4928      	ldr	r1, [pc, #160]	@ (800642c <UART_RxISR_16BIT+0x1b4>)
 800638c:	400a      	ands	r2, r1
 800638e:	601a      	str	r2, [r3, #0]
 8006390:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006392:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006394:	69fb      	ldr	r3, [r7, #28]
 8006396:	f383 8810 	msr	PRIMASK, r3
}
 800639a:	46c0      	nop			@ (mov r8, r8)
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80063a0:	2b01      	cmp	r3, #1
 80063a2:	d12f      	bne.n	8006404 <UART_RxISR_16BIT+0x18c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	2200      	movs	r2, #0
 80063a8:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80063aa:	f3ef 8310 	mrs	r3, PRIMASK
 80063ae:	60bb      	str	r3, [r7, #8]
  return(result);
 80063b0:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80063b2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80063b4:	2301      	movs	r3, #1
 80063b6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	f383 8810 	msr	PRIMASK, r3
}
 80063be:	46c0      	nop			@ (mov r8, r8)
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	681a      	ldr	r2, [r3, #0]
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	2110      	movs	r1, #16
 80063cc:	438a      	bics	r2, r1
 80063ce:	601a      	str	r2, [r3, #0]
 80063d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063d2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80063d4:	693b      	ldr	r3, [r7, #16]
 80063d6:	f383 8810 	msr	PRIMASK, r3
}
 80063da:	46c0      	nop			@ (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	69db      	ldr	r3, [r3, #28]
 80063e2:	2210      	movs	r2, #16
 80063e4:	4013      	ands	r3, r2
 80063e6:	2b10      	cmp	r3, #16
 80063e8:	d103      	bne.n	80063f2 <UART_RxISR_16BIT+0x17a>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	2210      	movs	r2, #16
 80063f0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	2258      	movs	r2, #88	@ 0x58
 80063f6:	5a9a      	ldrh	r2, [r3, r2]
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	0011      	movs	r1, r2
 80063fc:	0018      	movs	r0, r3
 80063fe:	f7ff f9eb 	bl	80057d8 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8006402:	e00c      	b.n	800641e <UART_RxISR_16BIT+0x1a6>
        HAL_UART_RxCpltCallback(huart);
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	0018      	movs	r0, r3
 8006408:	f7fc ff18 	bl	800323c <HAL_UART_RxCpltCallback>
}
 800640c:	e007      	b.n	800641e <UART_RxISR_16BIT+0x1a6>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	699a      	ldr	r2, [r3, #24]
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	2108      	movs	r1, #8
 800641a:	430a      	orrs	r2, r1
 800641c:	619a      	str	r2, [r3, #24]
}
 800641e:	46c0      	nop			@ (mov r8, r8)
 8006420:	46bd      	mov	sp, r7
 8006422:	b014      	add	sp, #80	@ 0x50
 8006424:	bd80      	pop	{r7, pc}
 8006426:	46c0      	nop			@ (mov r8, r8)
 8006428:	fffffedf 	.word	0xfffffedf
 800642c:	fbffffff 	.word	0xfbffffff

08006430 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8006430:	480d      	ldr	r0, [pc, #52]	@ (8006468 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8006432:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8006434:	f7fd fe0c 	bl	8004050 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8006438:	480c      	ldr	r0, [pc, #48]	@ (800646c <LoopForever+0x6>)
  ldr r1, =_edata
 800643a:	490d      	ldr	r1, [pc, #52]	@ (8006470 <LoopForever+0xa>)
  ldr r2, =_sidata
 800643c:	4a0d      	ldr	r2, [pc, #52]	@ (8006474 <LoopForever+0xe>)
  movs r3, #0
 800643e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8006440:	e002      	b.n	8006448 <LoopCopyDataInit>

08006442 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8006442:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006444:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8006446:	3304      	adds	r3, #4

08006448 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006448:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800644a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800644c:	d3f9      	bcc.n	8006442 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800644e:	4a0a      	ldr	r2, [pc, #40]	@ (8006478 <LoopForever+0x12>)
  ldr r4, =_ebss
 8006450:	4c0a      	ldr	r4, [pc, #40]	@ (800647c <LoopForever+0x16>)
  movs r3, #0
 8006452:	2300      	movs	r3, #0
  b LoopFillZerobss
 8006454:	e001      	b.n	800645a <LoopFillZerobss>

08006456 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8006456:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006458:	3204      	adds	r2, #4

0800645a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800645a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800645c:	d3fb      	bcc.n	8006456 <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 800645e:	f001 fe65 	bl	800812c <__libc_init_array>
/* Call the application's entry point.*/

  bl main
 8006462:	f7fc fad3 	bl	8002a0c <main>

08006466 <LoopForever>:

LoopForever:
  b LoopForever
 8006466:	e7fe      	b.n	8006466 <LoopForever>
  ldr   r0, =_estack
 8006468:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 800646c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8006470:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 8006474:	0800b7d8 	.word	0x0800b7d8
  ldr r2, =_sbss
 8006478:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 800647c:	2000087c 	.word	0x2000087c

08006480 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8006480:	e7fe      	b.n	8006480 <ADC_IRQHandler>

08006482 <atof>:
 8006482:	b510      	push	{r4, lr}
 8006484:	2100      	movs	r1, #0
 8006486:	f000 fe1d 	bl	80070c4 <strtod>
 800648a:	bd10      	pop	{r4, pc}

0800648c <atoi>:
 800648c:	b510      	push	{r4, lr}
 800648e:	220a      	movs	r2, #10
 8006490:	2100      	movs	r1, #0
 8006492:	f000 feaf 	bl	80071f4 <strtol>
 8006496:	bd10      	pop	{r4, pc}

08006498 <sulp>:
 8006498:	b570      	push	{r4, r5, r6, lr}
 800649a:	0016      	movs	r6, r2
 800649c:	000d      	movs	r5, r1
 800649e:	f003 fcff 	bl	8009ea0 <__ulp>
 80064a2:	2e00      	cmp	r6, #0
 80064a4:	d00d      	beq.n	80064c2 <sulp+0x2a>
 80064a6:	236b      	movs	r3, #107	@ 0x6b
 80064a8:	006a      	lsls	r2, r5, #1
 80064aa:	0d52      	lsrs	r2, r2, #21
 80064ac:	1a9b      	subs	r3, r3, r2
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	dd07      	ble.n	80064c2 <sulp+0x2a>
 80064b2:	2400      	movs	r4, #0
 80064b4:	4a03      	ldr	r2, [pc, #12]	@ (80064c4 <sulp+0x2c>)
 80064b6:	051b      	lsls	r3, r3, #20
 80064b8:	189d      	adds	r5, r3, r2
 80064ba:	002b      	movs	r3, r5
 80064bc:	0022      	movs	r2, r4
 80064be:	f7fb f86b 	bl	8001598 <__aeabi_dmul>
 80064c2:	bd70      	pop	{r4, r5, r6, pc}
 80064c4:	3ff00000 	.word	0x3ff00000

080064c8 <_strtod_l>:
 80064c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80064ca:	b0a3      	sub	sp, #140	@ 0x8c
 80064cc:	921b      	str	r2, [sp, #108]	@ 0x6c
 80064ce:	2200      	movs	r2, #0
 80064d0:	2600      	movs	r6, #0
 80064d2:	2700      	movs	r7, #0
 80064d4:	9005      	str	r0, [sp, #20]
 80064d6:	9109      	str	r1, [sp, #36]	@ 0x24
 80064d8:	921e      	str	r2, [sp, #120]	@ 0x78
 80064da:	911d      	str	r1, [sp, #116]	@ 0x74
 80064dc:	780a      	ldrb	r2, [r1, #0]
 80064de:	2a2b      	cmp	r2, #43	@ 0x2b
 80064e0:	d053      	beq.n	800658a <_strtod_l+0xc2>
 80064e2:	d83f      	bhi.n	8006564 <_strtod_l+0x9c>
 80064e4:	2a0d      	cmp	r2, #13
 80064e6:	d839      	bhi.n	800655c <_strtod_l+0x94>
 80064e8:	2a08      	cmp	r2, #8
 80064ea:	d839      	bhi.n	8006560 <_strtod_l+0x98>
 80064ec:	2a00      	cmp	r2, #0
 80064ee:	d042      	beq.n	8006576 <_strtod_l+0xae>
 80064f0:	2200      	movs	r2, #0
 80064f2:	9212      	str	r2, [sp, #72]	@ 0x48
 80064f4:	2100      	movs	r1, #0
 80064f6:	9d1d      	ldr	r5, [sp, #116]	@ 0x74
 80064f8:	910c      	str	r1, [sp, #48]	@ 0x30
 80064fa:	782a      	ldrb	r2, [r5, #0]
 80064fc:	2a30      	cmp	r2, #48	@ 0x30
 80064fe:	d000      	beq.n	8006502 <_strtod_l+0x3a>
 8006500:	e083      	b.n	800660a <_strtod_l+0x142>
 8006502:	786a      	ldrb	r2, [r5, #1]
 8006504:	3120      	adds	r1, #32
 8006506:	438a      	bics	r2, r1
 8006508:	2a58      	cmp	r2, #88	@ 0x58
 800650a:	d000      	beq.n	800650e <_strtod_l+0x46>
 800650c:	e073      	b.n	80065f6 <_strtod_l+0x12e>
 800650e:	9302      	str	r3, [sp, #8]
 8006510:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006512:	4a9b      	ldr	r2, [pc, #620]	@ (8006780 <_strtod_l+0x2b8>)
 8006514:	9301      	str	r3, [sp, #4]
 8006516:	ab1e      	add	r3, sp, #120	@ 0x78
 8006518:	9300      	str	r3, [sp, #0]
 800651a:	9805      	ldr	r0, [sp, #20]
 800651c:	ab1f      	add	r3, sp, #124	@ 0x7c
 800651e:	a91d      	add	r1, sp, #116	@ 0x74
 8006520:	f002 fd76 	bl	8009010 <__gethex>
 8006524:	230f      	movs	r3, #15
 8006526:	0002      	movs	r2, r0
 8006528:	401a      	ands	r2, r3
 800652a:	0004      	movs	r4, r0
 800652c:	9206      	str	r2, [sp, #24]
 800652e:	4218      	tst	r0, r3
 8006530:	d005      	beq.n	800653e <_strtod_l+0x76>
 8006532:	2a06      	cmp	r2, #6
 8006534:	d12b      	bne.n	800658e <_strtod_l+0xc6>
 8006536:	2300      	movs	r3, #0
 8006538:	3501      	adds	r5, #1
 800653a:	951d      	str	r5, [sp, #116]	@ 0x74
 800653c:	9312      	str	r3, [sp, #72]	@ 0x48
 800653e:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8006540:	2b00      	cmp	r3, #0
 8006542:	d002      	beq.n	800654a <_strtod_l+0x82>
 8006544:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8006546:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8006548:	6013      	str	r3, [r2, #0]
 800654a:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800654c:	2b00      	cmp	r3, #0
 800654e:	d019      	beq.n	8006584 <_strtod_l+0xbc>
 8006550:	2380      	movs	r3, #128	@ 0x80
 8006552:	0030      	movs	r0, r6
 8006554:	061b      	lsls	r3, r3, #24
 8006556:	18f9      	adds	r1, r7, r3
 8006558:	b023      	add	sp, #140	@ 0x8c
 800655a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800655c:	2a20      	cmp	r2, #32
 800655e:	d1c7      	bne.n	80064f0 <_strtod_l+0x28>
 8006560:	3101      	adds	r1, #1
 8006562:	e7ba      	b.n	80064da <_strtod_l+0x12>
 8006564:	2a2d      	cmp	r2, #45	@ 0x2d
 8006566:	d1c3      	bne.n	80064f0 <_strtod_l+0x28>
 8006568:	3a2c      	subs	r2, #44	@ 0x2c
 800656a:	9212      	str	r2, [sp, #72]	@ 0x48
 800656c:	1c4a      	adds	r2, r1, #1
 800656e:	921d      	str	r2, [sp, #116]	@ 0x74
 8006570:	784a      	ldrb	r2, [r1, #1]
 8006572:	2a00      	cmp	r2, #0
 8006574:	d1be      	bne.n	80064f4 <_strtod_l+0x2c>
 8006576:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006578:	931d      	str	r3, [sp, #116]	@ 0x74
 800657a:	2300      	movs	r3, #0
 800657c:	9312      	str	r3, [sp, #72]	@ 0x48
 800657e:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8006580:	2b00      	cmp	r3, #0
 8006582:	d1df      	bne.n	8006544 <_strtod_l+0x7c>
 8006584:	0030      	movs	r0, r6
 8006586:	0039      	movs	r1, r7
 8006588:	e7e6      	b.n	8006558 <_strtod_l+0x90>
 800658a:	2200      	movs	r2, #0
 800658c:	e7ed      	b.n	800656a <_strtod_l+0xa2>
 800658e:	9a1e      	ldr	r2, [sp, #120]	@ 0x78
 8006590:	2a00      	cmp	r2, #0
 8006592:	d007      	beq.n	80065a4 <_strtod_l+0xdc>
 8006594:	2135      	movs	r1, #53	@ 0x35
 8006596:	a820      	add	r0, sp, #128	@ 0x80
 8006598:	f003 fd78 	bl	800a08c <__copybits>
 800659c:	991e      	ldr	r1, [sp, #120]	@ 0x78
 800659e:	9805      	ldr	r0, [sp, #20]
 80065a0:	f003 f93a 	bl	8009818 <_Bfree>
 80065a4:	9806      	ldr	r0, [sp, #24]
 80065a6:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 80065a8:	3801      	subs	r0, #1
 80065aa:	2804      	cmp	r0, #4
 80065ac:	d806      	bhi.n	80065bc <_strtod_l+0xf4>
 80065ae:	f7f9 fdbd 	bl	800012c <__gnu_thumb1_case_uqi>
 80065b2:	0312      	.short	0x0312
 80065b4:	1e1c      	.short	0x1e1c
 80065b6:	12          	.byte	0x12
 80065b7:	00          	.byte	0x00
 80065b8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80065ba:	9f21      	ldr	r7, [sp, #132]	@ 0x84
 80065bc:	05e4      	lsls	r4, r4, #23
 80065be:	d502      	bpl.n	80065c6 <_strtod_l+0xfe>
 80065c0:	2380      	movs	r3, #128	@ 0x80
 80065c2:	061b      	lsls	r3, r3, #24
 80065c4:	431f      	orrs	r7, r3
 80065c6:	4b6f      	ldr	r3, [pc, #444]	@ (8006784 <_strtod_l+0x2bc>)
 80065c8:	423b      	tst	r3, r7
 80065ca:	d1b8      	bne.n	800653e <_strtod_l+0x76>
 80065cc:	f001 fda8 	bl	8008120 <__errno>
 80065d0:	2322      	movs	r3, #34	@ 0x22
 80065d2:	6003      	str	r3, [r0, #0]
 80065d4:	e7b3      	b.n	800653e <_strtod_l+0x76>
 80065d6:	496c      	ldr	r1, [pc, #432]	@ (8006788 <_strtod_l+0x2c0>)
 80065d8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80065da:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80065dc:	400a      	ands	r2, r1
 80065de:	496b      	ldr	r1, [pc, #428]	@ (800678c <_strtod_l+0x2c4>)
 80065e0:	185b      	adds	r3, r3, r1
 80065e2:	051b      	lsls	r3, r3, #20
 80065e4:	431a      	orrs	r2, r3
 80065e6:	0017      	movs	r7, r2
 80065e8:	e7e8      	b.n	80065bc <_strtod_l+0xf4>
 80065ea:	4f66      	ldr	r7, [pc, #408]	@ (8006784 <_strtod_l+0x2bc>)
 80065ec:	e7e6      	b.n	80065bc <_strtod_l+0xf4>
 80065ee:	2601      	movs	r6, #1
 80065f0:	4f67      	ldr	r7, [pc, #412]	@ (8006790 <_strtod_l+0x2c8>)
 80065f2:	4276      	negs	r6, r6
 80065f4:	e7e2      	b.n	80065bc <_strtod_l+0xf4>
 80065f6:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80065f8:	1c5a      	adds	r2, r3, #1
 80065fa:	921d      	str	r2, [sp, #116]	@ 0x74
 80065fc:	785b      	ldrb	r3, [r3, #1]
 80065fe:	2b30      	cmp	r3, #48	@ 0x30
 8006600:	d0f9      	beq.n	80065f6 <_strtod_l+0x12e>
 8006602:	2b00      	cmp	r3, #0
 8006604:	d09b      	beq.n	800653e <_strtod_l+0x76>
 8006606:	2301      	movs	r3, #1
 8006608:	930c      	str	r3, [sp, #48]	@ 0x30
 800660a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800660c:	220a      	movs	r2, #10
 800660e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006610:	2300      	movs	r3, #0
 8006612:	9310      	str	r3, [sp, #64]	@ 0x40
 8006614:	930d      	str	r3, [sp, #52]	@ 0x34
 8006616:	9308      	str	r3, [sp, #32]
 8006618:	981d      	ldr	r0, [sp, #116]	@ 0x74
 800661a:	7804      	ldrb	r4, [r0, #0]
 800661c:	0023      	movs	r3, r4
 800661e:	3b30      	subs	r3, #48	@ 0x30
 8006620:	b2d9      	uxtb	r1, r3
 8006622:	2909      	cmp	r1, #9
 8006624:	d927      	bls.n	8006676 <_strtod_l+0x1ae>
 8006626:	2201      	movs	r2, #1
 8006628:	495a      	ldr	r1, [pc, #360]	@ (8006794 <_strtod_l+0x2cc>)
 800662a:	f001 fcbb 	bl	8007fa4 <strncmp>
 800662e:	2800      	cmp	r0, #0
 8006630:	d033      	beq.n	800669a <_strtod_l+0x1d2>
 8006632:	2000      	movs	r0, #0
 8006634:	0023      	movs	r3, r4
 8006636:	4684      	mov	ip, r0
 8006638:	9a08      	ldr	r2, [sp, #32]
 800663a:	900e      	str	r0, [sp, #56]	@ 0x38
 800663c:	9206      	str	r2, [sp, #24]
 800663e:	2220      	movs	r2, #32
 8006640:	0019      	movs	r1, r3
 8006642:	4391      	bics	r1, r2
 8006644:	000a      	movs	r2, r1
 8006646:	2100      	movs	r1, #0
 8006648:	9107      	str	r1, [sp, #28]
 800664a:	2a45      	cmp	r2, #69	@ 0x45
 800664c:	d000      	beq.n	8006650 <_strtod_l+0x188>
 800664e:	e0cb      	b.n	80067e8 <_strtod_l+0x320>
 8006650:	9b06      	ldr	r3, [sp, #24]
 8006652:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006654:	4303      	orrs	r3, r0
 8006656:	4313      	orrs	r3, r2
 8006658:	428b      	cmp	r3, r1
 800665a:	d08c      	beq.n	8006576 <_strtod_l+0xae>
 800665c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800665e:	9309      	str	r3, [sp, #36]	@ 0x24
 8006660:	3301      	adds	r3, #1
 8006662:	931d      	str	r3, [sp, #116]	@ 0x74
 8006664:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006666:	785b      	ldrb	r3, [r3, #1]
 8006668:	2b2b      	cmp	r3, #43	@ 0x2b
 800666a:	d07b      	beq.n	8006764 <_strtod_l+0x29c>
 800666c:	000c      	movs	r4, r1
 800666e:	2b2d      	cmp	r3, #45	@ 0x2d
 8006670:	d17e      	bne.n	8006770 <_strtod_l+0x2a8>
 8006672:	2401      	movs	r4, #1
 8006674:	e077      	b.n	8006766 <_strtod_l+0x29e>
 8006676:	9908      	ldr	r1, [sp, #32]
 8006678:	2908      	cmp	r1, #8
 800667a:	dc09      	bgt.n	8006690 <_strtod_l+0x1c8>
 800667c:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800667e:	4351      	muls	r1, r2
 8006680:	185b      	adds	r3, r3, r1
 8006682:	930d      	str	r3, [sp, #52]	@ 0x34
 8006684:	9b08      	ldr	r3, [sp, #32]
 8006686:	3001      	adds	r0, #1
 8006688:	3301      	adds	r3, #1
 800668a:	9308      	str	r3, [sp, #32]
 800668c:	901d      	str	r0, [sp, #116]	@ 0x74
 800668e:	e7c3      	b.n	8006618 <_strtod_l+0x150>
 8006690:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 8006692:	4355      	muls	r5, r2
 8006694:	195b      	adds	r3, r3, r5
 8006696:	9310      	str	r3, [sp, #64]	@ 0x40
 8006698:	e7f4      	b.n	8006684 <_strtod_l+0x1bc>
 800669a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800669c:	1c5a      	adds	r2, r3, #1
 800669e:	921d      	str	r2, [sp, #116]	@ 0x74
 80066a0:	9a08      	ldr	r2, [sp, #32]
 80066a2:	785b      	ldrb	r3, [r3, #1]
 80066a4:	2a00      	cmp	r2, #0
 80066a6:	d03e      	beq.n	8006726 <_strtod_l+0x25e>
 80066a8:	900e      	str	r0, [sp, #56]	@ 0x38
 80066aa:	9206      	str	r2, [sp, #24]
 80066ac:	001a      	movs	r2, r3
 80066ae:	3a30      	subs	r2, #48	@ 0x30
 80066b0:	2a09      	cmp	r2, #9
 80066b2:	d912      	bls.n	80066da <_strtod_l+0x212>
 80066b4:	2201      	movs	r2, #1
 80066b6:	4694      	mov	ip, r2
 80066b8:	e7c1      	b.n	800663e <_strtod_l+0x176>
 80066ba:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80066bc:	3001      	adds	r0, #1
 80066be:	1c5a      	adds	r2, r3, #1
 80066c0:	921d      	str	r2, [sp, #116]	@ 0x74
 80066c2:	785b      	ldrb	r3, [r3, #1]
 80066c4:	2b30      	cmp	r3, #48	@ 0x30
 80066c6:	d0f8      	beq.n	80066ba <_strtod_l+0x1f2>
 80066c8:	001a      	movs	r2, r3
 80066ca:	3a31      	subs	r2, #49	@ 0x31
 80066cc:	2a08      	cmp	r2, #8
 80066ce:	d844      	bhi.n	800675a <_strtod_l+0x292>
 80066d0:	900e      	str	r0, [sp, #56]	@ 0x38
 80066d2:	2000      	movs	r0, #0
 80066d4:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 80066d6:	9006      	str	r0, [sp, #24]
 80066d8:	9213      	str	r2, [sp, #76]	@ 0x4c
 80066da:	001c      	movs	r4, r3
 80066dc:	1c42      	adds	r2, r0, #1
 80066de:	3c30      	subs	r4, #48	@ 0x30
 80066e0:	2b30      	cmp	r3, #48	@ 0x30
 80066e2:	d01a      	beq.n	800671a <_strtod_l+0x252>
 80066e4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80066e6:	9906      	ldr	r1, [sp, #24]
 80066e8:	189b      	adds	r3, r3, r2
 80066ea:	930e      	str	r3, [sp, #56]	@ 0x38
 80066ec:	230a      	movs	r3, #10
 80066ee:	469c      	mov	ip, r3
 80066f0:	9d06      	ldr	r5, [sp, #24]
 80066f2:	1c4b      	adds	r3, r1, #1
 80066f4:	1b5d      	subs	r5, r3, r5
 80066f6:	42aa      	cmp	r2, r5
 80066f8:	dc17      	bgt.n	800672a <_strtod_l+0x262>
 80066fa:	43c3      	mvns	r3, r0
 80066fc:	9a06      	ldr	r2, [sp, #24]
 80066fe:	17db      	asrs	r3, r3, #31
 8006700:	4003      	ands	r3, r0
 8006702:	18d1      	adds	r1, r2, r3
 8006704:	3201      	adds	r2, #1
 8006706:	18d3      	adds	r3, r2, r3
 8006708:	9306      	str	r3, [sp, #24]
 800670a:	2908      	cmp	r1, #8
 800670c:	dc1c      	bgt.n	8006748 <_strtod_l+0x280>
 800670e:	230a      	movs	r3, #10
 8006710:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006712:	4353      	muls	r3, r2
 8006714:	2200      	movs	r2, #0
 8006716:	18e3      	adds	r3, r4, r3
 8006718:	930d      	str	r3, [sp, #52]	@ 0x34
 800671a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800671c:	0010      	movs	r0, r2
 800671e:	1c59      	adds	r1, r3, #1
 8006720:	911d      	str	r1, [sp, #116]	@ 0x74
 8006722:	785b      	ldrb	r3, [r3, #1]
 8006724:	e7c2      	b.n	80066ac <_strtod_l+0x1e4>
 8006726:	9808      	ldr	r0, [sp, #32]
 8006728:	e7cc      	b.n	80066c4 <_strtod_l+0x1fc>
 800672a:	2908      	cmp	r1, #8
 800672c:	dc05      	bgt.n	800673a <_strtod_l+0x272>
 800672e:	4665      	mov	r5, ip
 8006730:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8006732:	4369      	muls	r1, r5
 8006734:	910d      	str	r1, [sp, #52]	@ 0x34
 8006736:	0019      	movs	r1, r3
 8006738:	e7da      	b.n	80066f0 <_strtod_l+0x228>
 800673a:	2b10      	cmp	r3, #16
 800673c:	dcfb      	bgt.n	8006736 <_strtod_l+0x26e>
 800673e:	4661      	mov	r1, ip
 8006740:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 8006742:	434d      	muls	r5, r1
 8006744:	9510      	str	r5, [sp, #64]	@ 0x40
 8006746:	e7f6      	b.n	8006736 <_strtod_l+0x26e>
 8006748:	2200      	movs	r2, #0
 800674a:	290f      	cmp	r1, #15
 800674c:	dce5      	bgt.n	800671a <_strtod_l+0x252>
 800674e:	230a      	movs	r3, #10
 8006750:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 8006752:	435d      	muls	r5, r3
 8006754:	1963      	adds	r3, r4, r5
 8006756:	9310      	str	r3, [sp, #64]	@ 0x40
 8006758:	e7df      	b.n	800671a <_strtod_l+0x252>
 800675a:	2200      	movs	r2, #0
 800675c:	920e      	str	r2, [sp, #56]	@ 0x38
 800675e:	9206      	str	r2, [sp, #24]
 8006760:	3201      	adds	r2, #1
 8006762:	e7a8      	b.n	80066b6 <_strtod_l+0x1ee>
 8006764:	2400      	movs	r4, #0
 8006766:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006768:	3302      	adds	r3, #2
 800676a:	931d      	str	r3, [sp, #116]	@ 0x74
 800676c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800676e:	789b      	ldrb	r3, [r3, #2]
 8006770:	001a      	movs	r2, r3
 8006772:	3a30      	subs	r2, #48	@ 0x30
 8006774:	2a09      	cmp	r2, #9
 8006776:	d913      	bls.n	80067a0 <_strtod_l+0x2d8>
 8006778:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800677a:	921d      	str	r2, [sp, #116]	@ 0x74
 800677c:	2200      	movs	r2, #0
 800677e:	e032      	b.n	80067e6 <_strtod_l+0x31e>
 8006780:	0800b594 	.word	0x0800b594
 8006784:	7ff00000 	.word	0x7ff00000
 8006788:	ffefffff 	.word	0xffefffff
 800678c:	00000433 	.word	0x00000433
 8006790:	7fffffff 	.word	0x7fffffff
 8006794:	0800b3ac 	.word	0x0800b3ac
 8006798:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800679a:	1c5a      	adds	r2, r3, #1
 800679c:	921d      	str	r2, [sp, #116]	@ 0x74
 800679e:	785b      	ldrb	r3, [r3, #1]
 80067a0:	2b30      	cmp	r3, #48	@ 0x30
 80067a2:	d0f9      	beq.n	8006798 <_strtod_l+0x2d0>
 80067a4:	2200      	movs	r2, #0
 80067a6:	9207      	str	r2, [sp, #28]
 80067a8:	001a      	movs	r2, r3
 80067aa:	3a31      	subs	r2, #49	@ 0x31
 80067ac:	2a08      	cmp	r2, #8
 80067ae:	d81b      	bhi.n	80067e8 <_strtod_l+0x320>
 80067b0:	3b30      	subs	r3, #48	@ 0x30
 80067b2:	001a      	movs	r2, r3
 80067b4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80067b6:	9307      	str	r3, [sp, #28]
 80067b8:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80067ba:	1c59      	adds	r1, r3, #1
 80067bc:	911d      	str	r1, [sp, #116]	@ 0x74
 80067be:	785b      	ldrb	r3, [r3, #1]
 80067c0:	001d      	movs	r5, r3
 80067c2:	3d30      	subs	r5, #48	@ 0x30
 80067c4:	2d09      	cmp	r5, #9
 80067c6:	d93a      	bls.n	800683e <_strtod_l+0x376>
 80067c8:	9d07      	ldr	r5, [sp, #28]
 80067ca:	1b49      	subs	r1, r1, r5
 80067cc:	000d      	movs	r5, r1
 80067ce:	49b3      	ldr	r1, [pc, #716]	@ (8006a9c <_strtod_l+0x5d4>)
 80067d0:	9107      	str	r1, [sp, #28]
 80067d2:	2d08      	cmp	r5, #8
 80067d4:	dc03      	bgt.n	80067de <_strtod_l+0x316>
 80067d6:	9207      	str	r2, [sp, #28]
 80067d8:	428a      	cmp	r2, r1
 80067da:	dd00      	ble.n	80067de <_strtod_l+0x316>
 80067dc:	9107      	str	r1, [sp, #28]
 80067de:	2c00      	cmp	r4, #0
 80067e0:	d002      	beq.n	80067e8 <_strtod_l+0x320>
 80067e2:	9a07      	ldr	r2, [sp, #28]
 80067e4:	4252      	negs	r2, r2
 80067e6:	9207      	str	r2, [sp, #28]
 80067e8:	9a06      	ldr	r2, [sp, #24]
 80067ea:	2a00      	cmp	r2, #0
 80067ec:	d14b      	bne.n	8006886 <_strtod_l+0x3be>
 80067ee:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80067f0:	4310      	orrs	r0, r2
 80067f2:	d000      	beq.n	80067f6 <_strtod_l+0x32e>
 80067f4:	e6a3      	b.n	800653e <_strtod_l+0x76>
 80067f6:	4662      	mov	r2, ip
 80067f8:	2a00      	cmp	r2, #0
 80067fa:	d000      	beq.n	80067fe <_strtod_l+0x336>
 80067fc:	e6bb      	b.n	8006576 <_strtod_l+0xae>
 80067fe:	2b69      	cmp	r3, #105	@ 0x69
 8006800:	d025      	beq.n	800684e <_strtod_l+0x386>
 8006802:	dc21      	bgt.n	8006848 <_strtod_l+0x380>
 8006804:	2b49      	cmp	r3, #73	@ 0x49
 8006806:	d022      	beq.n	800684e <_strtod_l+0x386>
 8006808:	2b4e      	cmp	r3, #78	@ 0x4e
 800680a:	d000      	beq.n	800680e <_strtod_l+0x346>
 800680c:	e6b3      	b.n	8006576 <_strtod_l+0xae>
 800680e:	49a4      	ldr	r1, [pc, #656]	@ (8006aa0 <_strtod_l+0x5d8>)
 8006810:	a81d      	add	r0, sp, #116	@ 0x74
 8006812:	f002 fe33 	bl	800947c <__match>
 8006816:	2800      	cmp	r0, #0
 8006818:	d100      	bne.n	800681c <_strtod_l+0x354>
 800681a:	e6ac      	b.n	8006576 <_strtod_l+0xae>
 800681c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800681e:	781b      	ldrb	r3, [r3, #0]
 8006820:	2b28      	cmp	r3, #40	@ 0x28
 8006822:	d12a      	bne.n	800687a <_strtod_l+0x3b2>
 8006824:	499f      	ldr	r1, [pc, #636]	@ (8006aa4 <_strtod_l+0x5dc>)
 8006826:	aa20      	add	r2, sp, #128	@ 0x80
 8006828:	a81d      	add	r0, sp, #116	@ 0x74
 800682a:	f002 fe3b 	bl	80094a4 <__hexnan>
 800682e:	2805      	cmp	r0, #5
 8006830:	d123      	bne.n	800687a <_strtod_l+0x3b2>
 8006832:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006834:	4a9c      	ldr	r2, [pc, #624]	@ (8006aa8 <_strtod_l+0x5e0>)
 8006836:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8006838:	431a      	orrs	r2, r3
 800683a:	0017      	movs	r7, r2
 800683c:	e67f      	b.n	800653e <_strtod_l+0x76>
 800683e:	210a      	movs	r1, #10
 8006840:	434a      	muls	r2, r1
 8006842:	18d2      	adds	r2, r2, r3
 8006844:	3a30      	subs	r2, #48	@ 0x30
 8006846:	e7b7      	b.n	80067b8 <_strtod_l+0x2f0>
 8006848:	2b6e      	cmp	r3, #110	@ 0x6e
 800684a:	d0e0      	beq.n	800680e <_strtod_l+0x346>
 800684c:	e693      	b.n	8006576 <_strtod_l+0xae>
 800684e:	4997      	ldr	r1, [pc, #604]	@ (8006aac <_strtod_l+0x5e4>)
 8006850:	a81d      	add	r0, sp, #116	@ 0x74
 8006852:	f002 fe13 	bl	800947c <__match>
 8006856:	2800      	cmp	r0, #0
 8006858:	d100      	bne.n	800685c <_strtod_l+0x394>
 800685a:	e68c      	b.n	8006576 <_strtod_l+0xae>
 800685c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800685e:	4994      	ldr	r1, [pc, #592]	@ (8006ab0 <_strtod_l+0x5e8>)
 8006860:	3b01      	subs	r3, #1
 8006862:	a81d      	add	r0, sp, #116	@ 0x74
 8006864:	931d      	str	r3, [sp, #116]	@ 0x74
 8006866:	f002 fe09 	bl	800947c <__match>
 800686a:	2800      	cmp	r0, #0
 800686c:	d102      	bne.n	8006874 <_strtod_l+0x3ac>
 800686e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8006870:	3301      	adds	r3, #1
 8006872:	931d      	str	r3, [sp, #116]	@ 0x74
 8006874:	2600      	movs	r6, #0
 8006876:	4f8c      	ldr	r7, [pc, #560]	@ (8006aa8 <_strtod_l+0x5e0>)
 8006878:	e661      	b.n	800653e <_strtod_l+0x76>
 800687a:	488e      	ldr	r0, [pc, #568]	@ (8006ab4 <_strtod_l+0x5ec>)
 800687c:	f001 fc9a 	bl	80081b4 <nan>
 8006880:	0006      	movs	r6, r0
 8006882:	000f      	movs	r7, r1
 8006884:	e65b      	b.n	800653e <_strtod_l+0x76>
 8006886:	9b07      	ldr	r3, [sp, #28]
 8006888:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800688a:	1a9b      	subs	r3, r3, r2
 800688c:	930c      	str	r3, [sp, #48]	@ 0x30
 800688e:	9b08      	ldr	r3, [sp, #32]
 8006890:	2b00      	cmp	r3, #0
 8006892:	d101      	bne.n	8006898 <_strtod_l+0x3d0>
 8006894:	9b06      	ldr	r3, [sp, #24]
 8006896:	9308      	str	r3, [sp, #32]
 8006898:	9c06      	ldr	r4, [sp, #24]
 800689a:	2c10      	cmp	r4, #16
 800689c:	dd00      	ble.n	80068a0 <_strtod_l+0x3d8>
 800689e:	2410      	movs	r4, #16
 80068a0:	980d      	ldr	r0, [sp, #52]	@ 0x34
 80068a2:	f7fb fdf5 	bl	8002490 <__aeabi_ui2d>
 80068a6:	9b06      	ldr	r3, [sp, #24]
 80068a8:	0006      	movs	r6, r0
 80068aa:	000f      	movs	r7, r1
 80068ac:	2b09      	cmp	r3, #9
 80068ae:	dc13      	bgt.n	80068d8 <_strtod_l+0x410>
 80068b0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d100      	bne.n	80068b8 <_strtod_l+0x3f0>
 80068b6:	e642      	b.n	800653e <_strtod_l+0x76>
 80068b8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	dc00      	bgt.n	80068c0 <_strtod_l+0x3f8>
 80068be:	e07e      	b.n	80069be <_strtod_l+0x4f6>
 80068c0:	2b16      	cmp	r3, #22
 80068c2:	dc63      	bgt.n	800698c <_strtod_l+0x4c4>
 80068c4:	497c      	ldr	r1, [pc, #496]	@ (8006ab8 <_strtod_l+0x5f0>)
 80068c6:	00db      	lsls	r3, r3, #3
 80068c8:	18c9      	adds	r1, r1, r3
 80068ca:	0032      	movs	r2, r6
 80068cc:	6808      	ldr	r0, [r1, #0]
 80068ce:	6849      	ldr	r1, [r1, #4]
 80068d0:	003b      	movs	r3, r7
 80068d2:	f7fa fe61 	bl	8001598 <__aeabi_dmul>
 80068d6:	e7d3      	b.n	8006880 <_strtod_l+0x3b8>
 80068d8:	0022      	movs	r2, r4
 80068da:	4b77      	ldr	r3, [pc, #476]	@ (8006ab8 <_strtod_l+0x5f0>)
 80068dc:	3a09      	subs	r2, #9
 80068de:	00d2      	lsls	r2, r2, #3
 80068e0:	189b      	adds	r3, r3, r2
 80068e2:	681a      	ldr	r2, [r3, #0]
 80068e4:	685b      	ldr	r3, [r3, #4]
 80068e6:	f7fa fe57 	bl	8001598 <__aeabi_dmul>
 80068ea:	0006      	movs	r6, r0
 80068ec:	9810      	ldr	r0, [sp, #64]	@ 0x40
 80068ee:	000f      	movs	r7, r1
 80068f0:	f7fb fdce 	bl	8002490 <__aeabi_ui2d>
 80068f4:	000b      	movs	r3, r1
 80068f6:	0002      	movs	r2, r0
 80068f8:	0039      	movs	r1, r7
 80068fa:	0030      	movs	r0, r6
 80068fc:	f7f9 fe4c 	bl	8000598 <__aeabi_dadd>
 8006900:	9b06      	ldr	r3, [sp, #24]
 8006902:	0006      	movs	r6, r0
 8006904:	000f      	movs	r7, r1
 8006906:	2b0f      	cmp	r3, #15
 8006908:	ddd2      	ble.n	80068b0 <_strtod_l+0x3e8>
 800690a:	9b06      	ldr	r3, [sp, #24]
 800690c:	1b1c      	subs	r4, r3, r4
 800690e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006910:	18e4      	adds	r4, r4, r3
 8006912:	2c00      	cmp	r4, #0
 8006914:	dc00      	bgt.n	8006918 <_strtod_l+0x450>
 8006916:	e09b      	b.n	8006a50 <_strtod_l+0x588>
 8006918:	220f      	movs	r2, #15
 800691a:	0023      	movs	r3, r4
 800691c:	4013      	ands	r3, r2
 800691e:	4214      	tst	r4, r2
 8006920:	d00a      	beq.n	8006938 <_strtod_l+0x470>
 8006922:	4965      	ldr	r1, [pc, #404]	@ (8006ab8 <_strtod_l+0x5f0>)
 8006924:	00db      	lsls	r3, r3, #3
 8006926:	18c9      	adds	r1, r1, r3
 8006928:	0032      	movs	r2, r6
 800692a:	6808      	ldr	r0, [r1, #0]
 800692c:	6849      	ldr	r1, [r1, #4]
 800692e:	003b      	movs	r3, r7
 8006930:	f7fa fe32 	bl	8001598 <__aeabi_dmul>
 8006934:	0006      	movs	r6, r0
 8006936:	000f      	movs	r7, r1
 8006938:	230f      	movs	r3, #15
 800693a:	439c      	bics	r4, r3
 800693c:	d073      	beq.n	8006a26 <_strtod_l+0x55e>
 800693e:	3326      	adds	r3, #38	@ 0x26
 8006940:	33ff      	adds	r3, #255	@ 0xff
 8006942:	429c      	cmp	r4, r3
 8006944:	dd4b      	ble.n	80069de <_strtod_l+0x516>
 8006946:	2300      	movs	r3, #0
 8006948:	9306      	str	r3, [sp, #24]
 800694a:	9307      	str	r3, [sp, #28]
 800694c:	930d      	str	r3, [sp, #52]	@ 0x34
 800694e:	9308      	str	r3, [sp, #32]
 8006950:	2322      	movs	r3, #34	@ 0x22
 8006952:	2600      	movs	r6, #0
 8006954:	9a05      	ldr	r2, [sp, #20]
 8006956:	4f54      	ldr	r7, [pc, #336]	@ (8006aa8 <_strtod_l+0x5e0>)
 8006958:	6013      	str	r3, [r2, #0]
 800695a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800695c:	42b3      	cmp	r3, r6
 800695e:	d100      	bne.n	8006962 <_strtod_l+0x49a>
 8006960:	e5ed      	b.n	800653e <_strtod_l+0x76>
 8006962:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8006964:	9805      	ldr	r0, [sp, #20]
 8006966:	f002 ff57 	bl	8009818 <_Bfree>
 800696a:	9908      	ldr	r1, [sp, #32]
 800696c:	9805      	ldr	r0, [sp, #20]
 800696e:	f002 ff53 	bl	8009818 <_Bfree>
 8006972:	9907      	ldr	r1, [sp, #28]
 8006974:	9805      	ldr	r0, [sp, #20]
 8006976:	f002 ff4f 	bl	8009818 <_Bfree>
 800697a:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800697c:	9805      	ldr	r0, [sp, #20]
 800697e:	f002 ff4b 	bl	8009818 <_Bfree>
 8006982:	9906      	ldr	r1, [sp, #24]
 8006984:	9805      	ldr	r0, [sp, #20]
 8006986:	f002 ff47 	bl	8009818 <_Bfree>
 800698a:	e5d8      	b.n	800653e <_strtod_l+0x76>
 800698c:	2325      	movs	r3, #37	@ 0x25
 800698e:	9a06      	ldr	r2, [sp, #24]
 8006990:	1a9b      	subs	r3, r3, r2
 8006992:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006994:	4293      	cmp	r3, r2
 8006996:	dbb8      	blt.n	800690a <_strtod_l+0x442>
 8006998:	240f      	movs	r4, #15
 800699a:	9b06      	ldr	r3, [sp, #24]
 800699c:	4d46      	ldr	r5, [pc, #280]	@ (8006ab8 <_strtod_l+0x5f0>)
 800699e:	1ae4      	subs	r4, r4, r3
 80069a0:	00e1      	lsls	r1, r4, #3
 80069a2:	1869      	adds	r1, r5, r1
 80069a4:	0032      	movs	r2, r6
 80069a6:	6808      	ldr	r0, [r1, #0]
 80069a8:	6849      	ldr	r1, [r1, #4]
 80069aa:	003b      	movs	r3, r7
 80069ac:	f7fa fdf4 	bl	8001598 <__aeabi_dmul>
 80069b0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80069b2:	1b1c      	subs	r4, r3, r4
 80069b4:	00e4      	lsls	r4, r4, #3
 80069b6:	192d      	adds	r5, r5, r4
 80069b8:	682a      	ldr	r2, [r5, #0]
 80069ba:	686b      	ldr	r3, [r5, #4]
 80069bc:	e789      	b.n	80068d2 <_strtod_l+0x40a>
 80069be:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80069c0:	3316      	adds	r3, #22
 80069c2:	dba2      	blt.n	800690a <_strtod_l+0x442>
 80069c4:	9907      	ldr	r1, [sp, #28]
 80069c6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80069c8:	4b3b      	ldr	r3, [pc, #236]	@ (8006ab8 <_strtod_l+0x5f0>)
 80069ca:	1a52      	subs	r2, r2, r1
 80069cc:	00d2      	lsls	r2, r2, #3
 80069ce:	189b      	adds	r3, r3, r2
 80069d0:	0030      	movs	r0, r6
 80069d2:	681a      	ldr	r2, [r3, #0]
 80069d4:	685b      	ldr	r3, [r3, #4]
 80069d6:	0039      	movs	r1, r7
 80069d8:	f7fa f9a4 	bl	8000d24 <__aeabi_ddiv>
 80069dc:	e750      	b.n	8006880 <_strtod_l+0x3b8>
 80069de:	2300      	movs	r3, #0
 80069e0:	0030      	movs	r0, r6
 80069e2:	0039      	movs	r1, r7
 80069e4:	4d35      	ldr	r5, [pc, #212]	@ (8006abc <_strtod_l+0x5f4>)
 80069e6:	1124      	asrs	r4, r4, #4
 80069e8:	9309      	str	r3, [sp, #36]	@ 0x24
 80069ea:	2c01      	cmp	r4, #1
 80069ec:	dc1e      	bgt.n	8006a2c <_strtod_l+0x564>
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d001      	beq.n	80069f6 <_strtod_l+0x52e>
 80069f2:	0006      	movs	r6, r0
 80069f4:	000f      	movs	r7, r1
 80069f6:	4b32      	ldr	r3, [pc, #200]	@ (8006ac0 <_strtod_l+0x5f8>)
 80069f8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80069fa:	18ff      	adds	r7, r7, r3
 80069fc:	4b2f      	ldr	r3, [pc, #188]	@ (8006abc <_strtod_l+0x5f4>)
 80069fe:	00d5      	lsls	r5, r2, #3
 8006a00:	195d      	adds	r5, r3, r5
 8006a02:	0032      	movs	r2, r6
 8006a04:	6828      	ldr	r0, [r5, #0]
 8006a06:	6869      	ldr	r1, [r5, #4]
 8006a08:	003b      	movs	r3, r7
 8006a0a:	f7fa fdc5 	bl	8001598 <__aeabi_dmul>
 8006a0e:	4b26      	ldr	r3, [pc, #152]	@ (8006aa8 <_strtod_l+0x5e0>)
 8006a10:	4a2c      	ldr	r2, [pc, #176]	@ (8006ac4 <_strtod_l+0x5fc>)
 8006a12:	0006      	movs	r6, r0
 8006a14:	400b      	ands	r3, r1
 8006a16:	4293      	cmp	r3, r2
 8006a18:	d895      	bhi.n	8006946 <_strtod_l+0x47e>
 8006a1a:	4a2b      	ldr	r2, [pc, #172]	@ (8006ac8 <_strtod_l+0x600>)
 8006a1c:	4293      	cmp	r3, r2
 8006a1e:	d913      	bls.n	8006a48 <_strtod_l+0x580>
 8006a20:	2601      	movs	r6, #1
 8006a22:	4f2a      	ldr	r7, [pc, #168]	@ (8006acc <_strtod_l+0x604>)
 8006a24:	4276      	negs	r6, r6
 8006a26:	2300      	movs	r3, #0
 8006a28:	9309      	str	r3, [sp, #36]	@ 0x24
 8006a2a:	e086      	b.n	8006b3a <_strtod_l+0x672>
 8006a2c:	2201      	movs	r2, #1
 8006a2e:	4214      	tst	r4, r2
 8006a30:	d004      	beq.n	8006a3c <_strtod_l+0x574>
 8006a32:	682a      	ldr	r2, [r5, #0]
 8006a34:	686b      	ldr	r3, [r5, #4]
 8006a36:	f7fa fdaf 	bl	8001598 <__aeabi_dmul>
 8006a3a:	2301      	movs	r3, #1
 8006a3c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006a3e:	1064      	asrs	r4, r4, #1
 8006a40:	3201      	adds	r2, #1
 8006a42:	9209      	str	r2, [sp, #36]	@ 0x24
 8006a44:	3508      	adds	r5, #8
 8006a46:	e7d0      	b.n	80069ea <_strtod_l+0x522>
 8006a48:	23d4      	movs	r3, #212	@ 0xd4
 8006a4a:	049b      	lsls	r3, r3, #18
 8006a4c:	18cf      	adds	r7, r1, r3
 8006a4e:	e7ea      	b.n	8006a26 <_strtod_l+0x55e>
 8006a50:	2c00      	cmp	r4, #0
 8006a52:	d0e8      	beq.n	8006a26 <_strtod_l+0x55e>
 8006a54:	4264      	negs	r4, r4
 8006a56:	230f      	movs	r3, #15
 8006a58:	0022      	movs	r2, r4
 8006a5a:	401a      	ands	r2, r3
 8006a5c:	421c      	tst	r4, r3
 8006a5e:	d00a      	beq.n	8006a76 <_strtod_l+0x5ae>
 8006a60:	4b15      	ldr	r3, [pc, #84]	@ (8006ab8 <_strtod_l+0x5f0>)
 8006a62:	00d2      	lsls	r2, r2, #3
 8006a64:	189b      	adds	r3, r3, r2
 8006a66:	0030      	movs	r0, r6
 8006a68:	681a      	ldr	r2, [r3, #0]
 8006a6a:	685b      	ldr	r3, [r3, #4]
 8006a6c:	0039      	movs	r1, r7
 8006a6e:	f7fa f959 	bl	8000d24 <__aeabi_ddiv>
 8006a72:	0006      	movs	r6, r0
 8006a74:	000f      	movs	r7, r1
 8006a76:	1124      	asrs	r4, r4, #4
 8006a78:	d0d5      	beq.n	8006a26 <_strtod_l+0x55e>
 8006a7a:	2c1f      	cmp	r4, #31
 8006a7c:	dd28      	ble.n	8006ad0 <_strtod_l+0x608>
 8006a7e:	2300      	movs	r3, #0
 8006a80:	9306      	str	r3, [sp, #24]
 8006a82:	9307      	str	r3, [sp, #28]
 8006a84:	930d      	str	r3, [sp, #52]	@ 0x34
 8006a86:	9308      	str	r3, [sp, #32]
 8006a88:	2322      	movs	r3, #34	@ 0x22
 8006a8a:	9a05      	ldr	r2, [sp, #20]
 8006a8c:	2600      	movs	r6, #0
 8006a8e:	6013      	str	r3, [r2, #0]
 8006a90:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006a92:	2700      	movs	r7, #0
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d000      	beq.n	8006a9a <_strtod_l+0x5d2>
 8006a98:	e763      	b.n	8006962 <_strtod_l+0x49a>
 8006a9a:	e550      	b.n	800653e <_strtod_l+0x76>
 8006a9c:	00004e1f 	.word	0x00004e1f
 8006aa0:	0800b3bb 	.word	0x0800b3bb
 8006aa4:	0800b580 	.word	0x0800b580
 8006aa8:	7ff00000 	.word	0x7ff00000
 8006aac:	0800b3b3 	.word	0x0800b3b3
 8006ab0:	0800b3ed 	.word	0x0800b3ed
 8006ab4:	0800b57c 	.word	0x0800b57c
 8006ab8:	0800b708 	.word	0x0800b708
 8006abc:	0800b6e0 	.word	0x0800b6e0
 8006ac0:	fcb00000 	.word	0xfcb00000
 8006ac4:	7ca00000 	.word	0x7ca00000
 8006ac8:	7c900000 	.word	0x7c900000
 8006acc:	7fefffff 	.word	0x7fefffff
 8006ad0:	2310      	movs	r3, #16
 8006ad2:	0022      	movs	r2, r4
 8006ad4:	401a      	ands	r2, r3
 8006ad6:	9209      	str	r2, [sp, #36]	@ 0x24
 8006ad8:	421c      	tst	r4, r3
 8006ada:	d001      	beq.n	8006ae0 <_strtod_l+0x618>
 8006adc:	335a      	adds	r3, #90	@ 0x5a
 8006ade:	9309      	str	r3, [sp, #36]	@ 0x24
 8006ae0:	0030      	movs	r0, r6
 8006ae2:	0039      	movs	r1, r7
 8006ae4:	2300      	movs	r3, #0
 8006ae6:	4dc0      	ldr	r5, [pc, #768]	@ (8006de8 <_strtod_l+0x920>)
 8006ae8:	2201      	movs	r2, #1
 8006aea:	4214      	tst	r4, r2
 8006aec:	d004      	beq.n	8006af8 <_strtod_l+0x630>
 8006aee:	682a      	ldr	r2, [r5, #0]
 8006af0:	686b      	ldr	r3, [r5, #4]
 8006af2:	f7fa fd51 	bl	8001598 <__aeabi_dmul>
 8006af6:	2301      	movs	r3, #1
 8006af8:	1064      	asrs	r4, r4, #1
 8006afa:	3508      	adds	r5, #8
 8006afc:	2c00      	cmp	r4, #0
 8006afe:	d1f3      	bne.n	8006ae8 <_strtod_l+0x620>
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d001      	beq.n	8006b08 <_strtod_l+0x640>
 8006b04:	0006      	movs	r6, r0
 8006b06:	000f      	movs	r7, r1
 8006b08:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d00d      	beq.n	8006b2a <_strtod_l+0x662>
 8006b0e:	236b      	movs	r3, #107	@ 0x6b
 8006b10:	007a      	lsls	r2, r7, #1
 8006b12:	0d52      	lsrs	r2, r2, #21
 8006b14:	0039      	movs	r1, r7
 8006b16:	1a9b      	subs	r3, r3, r2
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	dd06      	ble.n	8006b2a <_strtod_l+0x662>
 8006b1c:	2b1f      	cmp	r3, #31
 8006b1e:	dd5c      	ble.n	8006bda <_strtod_l+0x712>
 8006b20:	2600      	movs	r6, #0
 8006b22:	2b34      	cmp	r3, #52	@ 0x34
 8006b24:	dd52      	ble.n	8006bcc <_strtod_l+0x704>
 8006b26:	27dc      	movs	r7, #220	@ 0xdc
 8006b28:	04bf      	lsls	r7, r7, #18
 8006b2a:	2200      	movs	r2, #0
 8006b2c:	2300      	movs	r3, #0
 8006b2e:	0030      	movs	r0, r6
 8006b30:	0039      	movs	r1, r7
 8006b32:	f7f9 fc95 	bl	8000460 <__aeabi_dcmpeq>
 8006b36:	2800      	cmp	r0, #0
 8006b38:	d1a1      	bne.n	8006a7e <_strtod_l+0x5b6>
 8006b3a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006b3c:	9a08      	ldr	r2, [sp, #32]
 8006b3e:	9300      	str	r3, [sp, #0]
 8006b40:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8006b42:	9b06      	ldr	r3, [sp, #24]
 8006b44:	9805      	ldr	r0, [sp, #20]
 8006b46:	f002 fecf 	bl	80098e8 <__s2b>
 8006b4a:	900d      	str	r0, [sp, #52]	@ 0x34
 8006b4c:	2800      	cmp	r0, #0
 8006b4e:	d100      	bne.n	8006b52 <_strtod_l+0x68a>
 8006b50:	e6f9      	b.n	8006946 <_strtod_l+0x47e>
 8006b52:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006b54:	9907      	ldr	r1, [sp, #28]
 8006b56:	43db      	mvns	r3, r3
 8006b58:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006b5a:	17db      	asrs	r3, r3, #31
 8006b5c:	1a52      	subs	r2, r2, r1
 8006b5e:	9214      	str	r2, [sp, #80]	@ 0x50
 8006b60:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006b62:	9914      	ldr	r1, [sp, #80]	@ 0x50
 8006b64:	17d2      	asrs	r2, r2, #31
 8006b66:	4011      	ands	r1, r2
 8006b68:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006b6a:	9114      	str	r1, [sp, #80]	@ 0x50
 8006b6c:	401a      	ands	r2, r3
 8006b6e:	2300      	movs	r3, #0
 8006b70:	921a      	str	r2, [sp, #104]	@ 0x68
 8006b72:	9306      	str	r3, [sp, #24]
 8006b74:	9307      	str	r3, [sp, #28]
 8006b76:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006b78:	9805      	ldr	r0, [sp, #20]
 8006b7a:	6859      	ldr	r1, [r3, #4]
 8006b7c:	f002 fe08 	bl	8009790 <_Balloc>
 8006b80:	9008      	str	r0, [sp, #32]
 8006b82:	2800      	cmp	r0, #0
 8006b84:	d100      	bne.n	8006b88 <_strtod_l+0x6c0>
 8006b86:	e6e3      	b.n	8006950 <_strtod_l+0x488>
 8006b88:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006b8a:	300c      	adds	r0, #12
 8006b8c:	0019      	movs	r1, r3
 8006b8e:	691a      	ldr	r2, [r3, #16]
 8006b90:	310c      	adds	r1, #12
 8006b92:	3202      	adds	r2, #2
 8006b94:	0092      	lsls	r2, r2, #2
 8006b96:	f001 fb03 	bl	80081a0 <memcpy>
 8006b9a:	ab20      	add	r3, sp, #128	@ 0x80
 8006b9c:	9301      	str	r3, [sp, #4]
 8006b9e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8006ba0:	9300      	str	r3, [sp, #0]
 8006ba2:	0032      	movs	r2, r6
 8006ba4:	003b      	movs	r3, r7
 8006ba6:	9805      	ldr	r0, [sp, #20]
 8006ba8:	9610      	str	r6, [sp, #64]	@ 0x40
 8006baa:	9711      	str	r7, [sp, #68]	@ 0x44
 8006bac:	f003 f9e4 	bl	8009f78 <__d2b>
 8006bb0:	901e      	str	r0, [sp, #120]	@ 0x78
 8006bb2:	2800      	cmp	r0, #0
 8006bb4:	d100      	bne.n	8006bb8 <_strtod_l+0x6f0>
 8006bb6:	e6cb      	b.n	8006950 <_strtod_l+0x488>
 8006bb8:	2101      	movs	r1, #1
 8006bba:	9805      	ldr	r0, [sp, #20]
 8006bbc:	f002 ff30 	bl	8009a20 <__i2b>
 8006bc0:	9007      	str	r0, [sp, #28]
 8006bc2:	2800      	cmp	r0, #0
 8006bc4:	d10e      	bne.n	8006be4 <_strtod_l+0x71c>
 8006bc6:	2300      	movs	r3, #0
 8006bc8:	9307      	str	r3, [sp, #28]
 8006bca:	e6c1      	b.n	8006950 <_strtod_l+0x488>
 8006bcc:	234b      	movs	r3, #75	@ 0x4b
 8006bce:	1a9a      	subs	r2, r3, r2
 8006bd0:	3b4c      	subs	r3, #76	@ 0x4c
 8006bd2:	4093      	lsls	r3, r2
 8006bd4:	4019      	ands	r1, r3
 8006bd6:	000f      	movs	r7, r1
 8006bd8:	e7a7      	b.n	8006b2a <_strtod_l+0x662>
 8006bda:	2201      	movs	r2, #1
 8006bdc:	4252      	negs	r2, r2
 8006bde:	409a      	lsls	r2, r3
 8006be0:	4016      	ands	r6, r2
 8006be2:	e7a2      	b.n	8006b2a <_strtod_l+0x662>
 8006be4:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8006be6:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8006be8:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 8006bea:	1ad4      	subs	r4, r2, r3
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	db01      	blt.n	8006bf4 <_strtod_l+0x72c>
 8006bf0:	9c1a      	ldr	r4, [sp, #104]	@ 0x68
 8006bf2:	195d      	adds	r5, r3, r5
 8006bf4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006bf6:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8006bf8:	1a5b      	subs	r3, r3, r1
 8006bfa:	2136      	movs	r1, #54	@ 0x36
 8006bfc:	189b      	adds	r3, r3, r2
 8006bfe:	1a8a      	subs	r2, r1, r2
 8006c00:	497a      	ldr	r1, [pc, #488]	@ (8006dec <_strtod_l+0x924>)
 8006c02:	2001      	movs	r0, #1
 8006c04:	468c      	mov	ip, r1
 8006c06:	2100      	movs	r1, #0
 8006c08:	3b01      	subs	r3, #1
 8006c0a:	9115      	str	r1, [sp, #84]	@ 0x54
 8006c0c:	9016      	str	r0, [sp, #88]	@ 0x58
 8006c0e:	4563      	cmp	r3, ip
 8006c10:	da06      	bge.n	8006c20 <_strtod_l+0x758>
 8006c12:	4661      	mov	r1, ip
 8006c14:	1ac9      	subs	r1, r1, r3
 8006c16:	1a52      	subs	r2, r2, r1
 8006c18:	291f      	cmp	r1, #31
 8006c1a:	dc3f      	bgt.n	8006c9c <_strtod_l+0x7d4>
 8006c1c:	4088      	lsls	r0, r1
 8006c1e:	9016      	str	r0, [sp, #88]	@ 0x58
 8006c20:	18ab      	adds	r3, r5, r2
 8006c22:	930e      	str	r3, [sp, #56]	@ 0x38
 8006c24:	18a4      	adds	r4, r4, r2
 8006c26:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c28:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006c2a:	191c      	adds	r4, r3, r4
 8006c2c:	002b      	movs	r3, r5
 8006c2e:	4295      	cmp	r5, r2
 8006c30:	dd00      	ble.n	8006c34 <_strtod_l+0x76c>
 8006c32:	0013      	movs	r3, r2
 8006c34:	42a3      	cmp	r3, r4
 8006c36:	dd00      	ble.n	8006c3a <_strtod_l+0x772>
 8006c38:	0023      	movs	r3, r4
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	dd04      	ble.n	8006c48 <_strtod_l+0x780>
 8006c3e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006c40:	1ae4      	subs	r4, r4, r3
 8006c42:	1ad2      	subs	r2, r2, r3
 8006c44:	920e      	str	r2, [sp, #56]	@ 0x38
 8006c46:	1aed      	subs	r5, r5, r3
 8006c48:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	dd16      	ble.n	8006c7c <_strtod_l+0x7b4>
 8006c4e:	001a      	movs	r2, r3
 8006c50:	9907      	ldr	r1, [sp, #28]
 8006c52:	9805      	ldr	r0, [sp, #20]
 8006c54:	f002 ffa6 	bl	8009ba4 <__pow5mult>
 8006c58:	9007      	str	r0, [sp, #28]
 8006c5a:	2800      	cmp	r0, #0
 8006c5c:	d0b3      	beq.n	8006bc6 <_strtod_l+0x6fe>
 8006c5e:	0001      	movs	r1, r0
 8006c60:	9a1e      	ldr	r2, [sp, #120]	@ 0x78
 8006c62:	9805      	ldr	r0, [sp, #20]
 8006c64:	f002 fef4 	bl	8009a50 <__multiply>
 8006c68:	9013      	str	r0, [sp, #76]	@ 0x4c
 8006c6a:	2800      	cmp	r0, #0
 8006c6c:	d100      	bne.n	8006c70 <_strtod_l+0x7a8>
 8006c6e:	e66f      	b.n	8006950 <_strtod_l+0x488>
 8006c70:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8006c72:	9805      	ldr	r0, [sp, #20]
 8006c74:	f002 fdd0 	bl	8009818 <_Bfree>
 8006c78:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006c7a:	931e      	str	r3, [sp, #120]	@ 0x78
 8006c7c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	dc12      	bgt.n	8006ca8 <_strtod_l+0x7e0>
 8006c82:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	dd18      	ble.n	8006cba <_strtod_l+0x7f2>
 8006c88:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8006c8a:	9908      	ldr	r1, [sp, #32]
 8006c8c:	9805      	ldr	r0, [sp, #20]
 8006c8e:	f002 ff89 	bl	8009ba4 <__pow5mult>
 8006c92:	9008      	str	r0, [sp, #32]
 8006c94:	2800      	cmp	r0, #0
 8006c96:	d110      	bne.n	8006cba <_strtod_l+0x7f2>
 8006c98:	2300      	movs	r3, #0
 8006c9a:	e658      	b.n	800694e <_strtod_l+0x486>
 8006c9c:	4954      	ldr	r1, [pc, #336]	@ (8006df0 <_strtod_l+0x928>)
 8006c9e:	1acb      	subs	r3, r1, r3
 8006ca0:	0001      	movs	r1, r0
 8006ca2:	4099      	lsls	r1, r3
 8006ca4:	9115      	str	r1, [sp, #84]	@ 0x54
 8006ca6:	e7ba      	b.n	8006c1e <_strtod_l+0x756>
 8006ca8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006caa:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8006cac:	9805      	ldr	r0, [sp, #20]
 8006cae:	f002 ffd5 	bl	8009c5c <__lshift>
 8006cb2:	901e      	str	r0, [sp, #120]	@ 0x78
 8006cb4:	2800      	cmp	r0, #0
 8006cb6:	d1e4      	bne.n	8006c82 <_strtod_l+0x7ba>
 8006cb8:	e64a      	b.n	8006950 <_strtod_l+0x488>
 8006cba:	2c00      	cmp	r4, #0
 8006cbc:	dd07      	ble.n	8006cce <_strtod_l+0x806>
 8006cbe:	0022      	movs	r2, r4
 8006cc0:	9908      	ldr	r1, [sp, #32]
 8006cc2:	9805      	ldr	r0, [sp, #20]
 8006cc4:	f002 ffca 	bl	8009c5c <__lshift>
 8006cc8:	9008      	str	r0, [sp, #32]
 8006cca:	2800      	cmp	r0, #0
 8006ccc:	d0e4      	beq.n	8006c98 <_strtod_l+0x7d0>
 8006cce:	2d00      	cmp	r5, #0
 8006cd0:	dd08      	ble.n	8006ce4 <_strtod_l+0x81c>
 8006cd2:	002a      	movs	r2, r5
 8006cd4:	9907      	ldr	r1, [sp, #28]
 8006cd6:	9805      	ldr	r0, [sp, #20]
 8006cd8:	f002 ffc0 	bl	8009c5c <__lshift>
 8006cdc:	9007      	str	r0, [sp, #28]
 8006cde:	2800      	cmp	r0, #0
 8006ce0:	d100      	bne.n	8006ce4 <_strtod_l+0x81c>
 8006ce2:	e635      	b.n	8006950 <_strtod_l+0x488>
 8006ce4:	9a08      	ldr	r2, [sp, #32]
 8006ce6:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8006ce8:	9805      	ldr	r0, [sp, #20]
 8006cea:	f003 f83f 	bl	8009d6c <__mdiff>
 8006cee:	9006      	str	r0, [sp, #24]
 8006cf0:	2800      	cmp	r0, #0
 8006cf2:	d100      	bne.n	8006cf6 <_strtod_l+0x82e>
 8006cf4:	e62c      	b.n	8006950 <_strtod_l+0x488>
 8006cf6:	68c3      	ldr	r3, [r0, #12]
 8006cf8:	9907      	ldr	r1, [sp, #28]
 8006cfa:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006cfc:	2300      	movs	r3, #0
 8006cfe:	60c3      	str	r3, [r0, #12]
 8006d00:	f003 f818 	bl	8009d34 <__mcmp>
 8006d04:	2800      	cmp	r0, #0
 8006d06:	da3b      	bge.n	8006d80 <_strtod_l+0x8b8>
 8006d08:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006d0a:	4333      	orrs	r3, r6
 8006d0c:	d167      	bne.n	8006dde <_strtod_l+0x916>
 8006d0e:	033b      	lsls	r3, r7, #12
 8006d10:	d165      	bne.n	8006dde <_strtod_l+0x916>
 8006d12:	22d6      	movs	r2, #214	@ 0xd6
 8006d14:	4b37      	ldr	r3, [pc, #220]	@ (8006df4 <_strtod_l+0x92c>)
 8006d16:	04d2      	lsls	r2, r2, #19
 8006d18:	403b      	ands	r3, r7
 8006d1a:	4293      	cmp	r3, r2
 8006d1c:	d95f      	bls.n	8006dde <_strtod_l+0x916>
 8006d1e:	9b06      	ldr	r3, [sp, #24]
 8006d20:	695b      	ldr	r3, [r3, #20]
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d103      	bne.n	8006d2e <_strtod_l+0x866>
 8006d26:	9b06      	ldr	r3, [sp, #24]
 8006d28:	691b      	ldr	r3, [r3, #16]
 8006d2a:	2b01      	cmp	r3, #1
 8006d2c:	dd57      	ble.n	8006dde <_strtod_l+0x916>
 8006d2e:	9906      	ldr	r1, [sp, #24]
 8006d30:	2201      	movs	r2, #1
 8006d32:	9805      	ldr	r0, [sp, #20]
 8006d34:	f002 ff92 	bl	8009c5c <__lshift>
 8006d38:	9907      	ldr	r1, [sp, #28]
 8006d3a:	9006      	str	r0, [sp, #24]
 8006d3c:	f002 fffa 	bl	8009d34 <__mcmp>
 8006d40:	2800      	cmp	r0, #0
 8006d42:	dd4c      	ble.n	8006dde <_strtod_l+0x916>
 8006d44:	4b2b      	ldr	r3, [pc, #172]	@ (8006df4 <_strtod_l+0x92c>)
 8006d46:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006d48:	403b      	ands	r3, r7
 8006d4a:	2a00      	cmp	r2, #0
 8006d4c:	d074      	beq.n	8006e38 <_strtod_l+0x970>
 8006d4e:	22d6      	movs	r2, #214	@ 0xd6
 8006d50:	04d2      	lsls	r2, r2, #19
 8006d52:	4293      	cmp	r3, r2
 8006d54:	d870      	bhi.n	8006e38 <_strtod_l+0x970>
 8006d56:	22dc      	movs	r2, #220	@ 0xdc
 8006d58:	0492      	lsls	r2, r2, #18
 8006d5a:	4293      	cmp	r3, r2
 8006d5c:	d800      	bhi.n	8006d60 <_strtod_l+0x898>
 8006d5e:	e693      	b.n	8006a88 <_strtod_l+0x5c0>
 8006d60:	0030      	movs	r0, r6
 8006d62:	0039      	movs	r1, r7
 8006d64:	4b24      	ldr	r3, [pc, #144]	@ (8006df8 <_strtod_l+0x930>)
 8006d66:	2200      	movs	r2, #0
 8006d68:	f7fa fc16 	bl	8001598 <__aeabi_dmul>
 8006d6c:	4b21      	ldr	r3, [pc, #132]	@ (8006df4 <_strtod_l+0x92c>)
 8006d6e:	0006      	movs	r6, r0
 8006d70:	000f      	movs	r7, r1
 8006d72:	420b      	tst	r3, r1
 8006d74:	d000      	beq.n	8006d78 <_strtod_l+0x8b0>
 8006d76:	e5f4      	b.n	8006962 <_strtod_l+0x49a>
 8006d78:	2322      	movs	r3, #34	@ 0x22
 8006d7a:	9a05      	ldr	r2, [sp, #20]
 8006d7c:	6013      	str	r3, [r2, #0]
 8006d7e:	e5f0      	b.n	8006962 <_strtod_l+0x49a>
 8006d80:	970e      	str	r7, [sp, #56]	@ 0x38
 8006d82:	2800      	cmp	r0, #0
 8006d84:	d175      	bne.n	8006e72 <_strtod_l+0x9aa>
 8006d86:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006d88:	033b      	lsls	r3, r7, #12
 8006d8a:	0b1b      	lsrs	r3, r3, #12
 8006d8c:	2a00      	cmp	r2, #0
 8006d8e:	d039      	beq.n	8006e04 <_strtod_l+0x93c>
 8006d90:	4a1a      	ldr	r2, [pc, #104]	@ (8006dfc <_strtod_l+0x934>)
 8006d92:	4293      	cmp	r3, r2
 8006d94:	d138      	bne.n	8006e08 <_strtod_l+0x940>
 8006d96:	2101      	movs	r1, #1
 8006d98:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d9a:	4249      	negs	r1, r1
 8006d9c:	0032      	movs	r2, r6
 8006d9e:	0008      	movs	r0, r1
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d00b      	beq.n	8006dbc <_strtod_l+0x8f4>
 8006da4:	24d4      	movs	r4, #212	@ 0xd4
 8006da6:	4b13      	ldr	r3, [pc, #76]	@ (8006df4 <_strtod_l+0x92c>)
 8006da8:	0008      	movs	r0, r1
 8006daa:	403b      	ands	r3, r7
 8006dac:	04e4      	lsls	r4, r4, #19
 8006dae:	42a3      	cmp	r3, r4
 8006db0:	d804      	bhi.n	8006dbc <_strtod_l+0x8f4>
 8006db2:	306c      	adds	r0, #108	@ 0x6c
 8006db4:	0d1b      	lsrs	r3, r3, #20
 8006db6:	1ac3      	subs	r3, r0, r3
 8006db8:	4099      	lsls	r1, r3
 8006dba:	0008      	movs	r0, r1
 8006dbc:	4282      	cmp	r2, r0
 8006dbe:	d123      	bne.n	8006e08 <_strtod_l+0x940>
 8006dc0:	4b0f      	ldr	r3, [pc, #60]	@ (8006e00 <_strtod_l+0x938>)
 8006dc2:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8006dc4:	4299      	cmp	r1, r3
 8006dc6:	d102      	bne.n	8006dce <_strtod_l+0x906>
 8006dc8:	3201      	adds	r2, #1
 8006dca:	d100      	bne.n	8006dce <_strtod_l+0x906>
 8006dcc:	e5c0      	b.n	8006950 <_strtod_l+0x488>
 8006dce:	4b09      	ldr	r3, [pc, #36]	@ (8006df4 <_strtod_l+0x92c>)
 8006dd0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006dd2:	2600      	movs	r6, #0
 8006dd4:	401a      	ands	r2, r3
 8006dd6:	0013      	movs	r3, r2
 8006dd8:	2280      	movs	r2, #128	@ 0x80
 8006dda:	0352      	lsls	r2, r2, #13
 8006ddc:	189f      	adds	r7, r3, r2
 8006dde:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d1bd      	bne.n	8006d60 <_strtod_l+0x898>
 8006de4:	e5bd      	b.n	8006962 <_strtod_l+0x49a>
 8006de6:	46c0      	nop			@ (mov r8, r8)
 8006de8:	0800b5a8 	.word	0x0800b5a8
 8006dec:	fffffc02 	.word	0xfffffc02
 8006df0:	fffffbe2 	.word	0xfffffbe2
 8006df4:	7ff00000 	.word	0x7ff00000
 8006df8:	39500000 	.word	0x39500000
 8006dfc:	000fffff 	.word	0x000fffff
 8006e00:	7fefffff 	.word	0x7fefffff
 8006e04:	4333      	orrs	r3, r6
 8006e06:	d09d      	beq.n	8006d44 <_strtod_l+0x87c>
 8006e08:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d01c      	beq.n	8006e48 <_strtod_l+0x980>
 8006e0e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006e10:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8006e12:	4213      	tst	r3, r2
 8006e14:	d0e3      	beq.n	8006dde <_strtod_l+0x916>
 8006e16:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006e18:	0030      	movs	r0, r6
 8006e1a:	0039      	movs	r1, r7
 8006e1c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d016      	beq.n	8006e50 <_strtod_l+0x988>
 8006e22:	f7ff fb39 	bl	8006498 <sulp>
 8006e26:	0002      	movs	r2, r0
 8006e28:	000b      	movs	r3, r1
 8006e2a:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8006e2c:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8006e2e:	f7f9 fbb3 	bl	8000598 <__aeabi_dadd>
 8006e32:	0006      	movs	r6, r0
 8006e34:	000f      	movs	r7, r1
 8006e36:	e7d2      	b.n	8006dde <_strtod_l+0x916>
 8006e38:	2601      	movs	r6, #1
 8006e3a:	4a92      	ldr	r2, [pc, #584]	@ (8007084 <_strtod_l+0xbbc>)
 8006e3c:	4276      	negs	r6, r6
 8006e3e:	189b      	adds	r3, r3, r2
 8006e40:	4a91      	ldr	r2, [pc, #580]	@ (8007088 <_strtod_l+0xbc0>)
 8006e42:	431a      	orrs	r2, r3
 8006e44:	0017      	movs	r7, r2
 8006e46:	e7ca      	b.n	8006dde <_strtod_l+0x916>
 8006e48:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8006e4a:	4233      	tst	r3, r6
 8006e4c:	d0c7      	beq.n	8006dde <_strtod_l+0x916>
 8006e4e:	e7e2      	b.n	8006e16 <_strtod_l+0x94e>
 8006e50:	f7ff fb22 	bl	8006498 <sulp>
 8006e54:	0002      	movs	r2, r0
 8006e56:	000b      	movs	r3, r1
 8006e58:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8006e5a:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8006e5c:	f7fa fe82 	bl	8001b64 <__aeabi_dsub>
 8006e60:	2200      	movs	r2, #0
 8006e62:	2300      	movs	r3, #0
 8006e64:	0006      	movs	r6, r0
 8006e66:	000f      	movs	r7, r1
 8006e68:	f7f9 fafa 	bl	8000460 <__aeabi_dcmpeq>
 8006e6c:	2800      	cmp	r0, #0
 8006e6e:	d0b6      	beq.n	8006dde <_strtod_l+0x916>
 8006e70:	e60a      	b.n	8006a88 <_strtod_l+0x5c0>
 8006e72:	9907      	ldr	r1, [sp, #28]
 8006e74:	9806      	ldr	r0, [sp, #24]
 8006e76:	f003 f8df 	bl	800a038 <__ratio>
 8006e7a:	2380      	movs	r3, #128	@ 0x80
 8006e7c:	2200      	movs	r2, #0
 8006e7e:	05db      	lsls	r3, r3, #23
 8006e80:	0004      	movs	r4, r0
 8006e82:	000d      	movs	r5, r1
 8006e84:	f7f9 fafc 	bl	8000480 <__aeabi_dcmple>
 8006e88:	2800      	cmp	r0, #0
 8006e8a:	d06c      	beq.n	8006f66 <_strtod_l+0xa9e>
 8006e8c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d177      	bne.n	8006f82 <_strtod_l+0xaba>
 8006e92:	2e00      	cmp	r6, #0
 8006e94:	d157      	bne.n	8006f46 <_strtod_l+0xa7e>
 8006e96:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006e98:	031b      	lsls	r3, r3, #12
 8006e9a:	d15a      	bne.n	8006f52 <_strtod_l+0xa8a>
 8006e9c:	2200      	movs	r2, #0
 8006e9e:	0020      	movs	r0, r4
 8006ea0:	0029      	movs	r1, r5
 8006ea2:	4b7a      	ldr	r3, [pc, #488]	@ (800708c <_strtod_l+0xbc4>)
 8006ea4:	f7f9 fae2 	bl	800046c <__aeabi_dcmplt>
 8006ea8:	2800      	cmp	r0, #0
 8006eaa:	d159      	bne.n	8006f60 <_strtod_l+0xa98>
 8006eac:	0020      	movs	r0, r4
 8006eae:	0029      	movs	r1, r5
 8006eb0:	2200      	movs	r2, #0
 8006eb2:	4b77      	ldr	r3, [pc, #476]	@ (8007090 <_strtod_l+0xbc8>)
 8006eb4:	f7fa fb70 	bl	8001598 <__aeabi_dmul>
 8006eb8:	0004      	movs	r4, r0
 8006eba:	000d      	movs	r5, r1
 8006ebc:	2380      	movs	r3, #128	@ 0x80
 8006ebe:	061b      	lsls	r3, r3, #24
 8006ec0:	18eb      	adds	r3, r5, r3
 8006ec2:	940a      	str	r4, [sp, #40]	@ 0x28
 8006ec4:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006ec6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006ec8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006eca:	9216      	str	r2, [sp, #88]	@ 0x58
 8006ecc:	9317      	str	r3, [sp, #92]	@ 0x5c
 8006ece:	4a71      	ldr	r2, [pc, #452]	@ (8007094 <_strtod_l+0xbcc>)
 8006ed0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006ed2:	4013      	ands	r3, r2
 8006ed4:	9315      	str	r3, [sp, #84]	@ 0x54
 8006ed6:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8006ed8:	4b6f      	ldr	r3, [pc, #444]	@ (8007098 <_strtod_l+0xbd0>)
 8006eda:	429a      	cmp	r2, r3
 8006edc:	d000      	beq.n	8006ee0 <_strtod_l+0xa18>
 8006ede:	e087      	b.n	8006ff0 <_strtod_l+0xb28>
 8006ee0:	4a6e      	ldr	r2, [pc, #440]	@ (800709c <_strtod_l+0xbd4>)
 8006ee2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006ee4:	4694      	mov	ip, r2
 8006ee6:	4463      	add	r3, ip
 8006ee8:	001f      	movs	r7, r3
 8006eea:	0030      	movs	r0, r6
 8006eec:	0019      	movs	r1, r3
 8006eee:	f002 ffd7 	bl	8009ea0 <__ulp>
 8006ef2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006ef4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006ef6:	f7fa fb4f 	bl	8001598 <__aeabi_dmul>
 8006efa:	0032      	movs	r2, r6
 8006efc:	003b      	movs	r3, r7
 8006efe:	f7f9 fb4b 	bl	8000598 <__aeabi_dadd>
 8006f02:	4a64      	ldr	r2, [pc, #400]	@ (8007094 <_strtod_l+0xbcc>)
 8006f04:	4b66      	ldr	r3, [pc, #408]	@ (80070a0 <_strtod_l+0xbd8>)
 8006f06:	0006      	movs	r6, r0
 8006f08:	400a      	ands	r2, r1
 8006f0a:	429a      	cmp	r2, r3
 8006f0c:	d940      	bls.n	8006f90 <_strtod_l+0xac8>
 8006f0e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006f10:	4a64      	ldr	r2, [pc, #400]	@ (80070a4 <_strtod_l+0xbdc>)
 8006f12:	4293      	cmp	r3, r2
 8006f14:	d103      	bne.n	8006f1e <_strtod_l+0xa56>
 8006f16:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006f18:	3301      	adds	r3, #1
 8006f1a:	d100      	bne.n	8006f1e <_strtod_l+0xa56>
 8006f1c:	e518      	b.n	8006950 <_strtod_l+0x488>
 8006f1e:	2601      	movs	r6, #1
 8006f20:	4f60      	ldr	r7, [pc, #384]	@ (80070a4 <_strtod_l+0xbdc>)
 8006f22:	4276      	negs	r6, r6
 8006f24:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8006f26:	9805      	ldr	r0, [sp, #20]
 8006f28:	f002 fc76 	bl	8009818 <_Bfree>
 8006f2c:	9908      	ldr	r1, [sp, #32]
 8006f2e:	9805      	ldr	r0, [sp, #20]
 8006f30:	f002 fc72 	bl	8009818 <_Bfree>
 8006f34:	9907      	ldr	r1, [sp, #28]
 8006f36:	9805      	ldr	r0, [sp, #20]
 8006f38:	f002 fc6e 	bl	8009818 <_Bfree>
 8006f3c:	9906      	ldr	r1, [sp, #24]
 8006f3e:	9805      	ldr	r0, [sp, #20]
 8006f40:	f002 fc6a 	bl	8009818 <_Bfree>
 8006f44:	e617      	b.n	8006b76 <_strtod_l+0x6ae>
 8006f46:	2e01      	cmp	r6, #1
 8006f48:	d103      	bne.n	8006f52 <_strtod_l+0xa8a>
 8006f4a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d100      	bne.n	8006f52 <_strtod_l+0xa8a>
 8006f50:	e59a      	b.n	8006a88 <_strtod_l+0x5c0>
 8006f52:	2300      	movs	r3, #0
 8006f54:	4c54      	ldr	r4, [pc, #336]	@ (80070a8 <_strtod_l+0xbe0>)
 8006f56:	4d4d      	ldr	r5, [pc, #308]	@ (800708c <_strtod_l+0xbc4>)
 8006f58:	930a      	str	r3, [sp, #40]	@ 0x28
 8006f5a:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006f5c:	2400      	movs	r4, #0
 8006f5e:	e7b2      	b.n	8006ec6 <_strtod_l+0x9fe>
 8006f60:	2400      	movs	r4, #0
 8006f62:	4d4b      	ldr	r5, [pc, #300]	@ (8007090 <_strtod_l+0xbc8>)
 8006f64:	e7aa      	b.n	8006ebc <_strtod_l+0x9f4>
 8006f66:	0020      	movs	r0, r4
 8006f68:	0029      	movs	r1, r5
 8006f6a:	4b49      	ldr	r3, [pc, #292]	@ (8007090 <_strtod_l+0xbc8>)
 8006f6c:	2200      	movs	r2, #0
 8006f6e:	f7fa fb13 	bl	8001598 <__aeabi_dmul>
 8006f72:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006f74:	0004      	movs	r4, r0
 8006f76:	000d      	movs	r5, r1
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	d09f      	beq.n	8006ebc <_strtod_l+0x9f4>
 8006f7c:	940a      	str	r4, [sp, #40]	@ 0x28
 8006f7e:	950b      	str	r5, [sp, #44]	@ 0x2c
 8006f80:	e7a1      	b.n	8006ec6 <_strtod_l+0x9fe>
 8006f82:	2300      	movs	r3, #0
 8006f84:	4c41      	ldr	r4, [pc, #260]	@ (800708c <_strtod_l+0xbc4>)
 8006f86:	0025      	movs	r5, r4
 8006f88:	930a      	str	r3, [sp, #40]	@ 0x28
 8006f8a:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006f8c:	001c      	movs	r4, r3
 8006f8e:	e79a      	b.n	8006ec6 <_strtod_l+0x9fe>
 8006f90:	23d4      	movs	r3, #212	@ 0xd4
 8006f92:	049b      	lsls	r3, r3, #18
 8006f94:	18cf      	adds	r7, r1, r3
 8006f96:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f98:	9710      	str	r7, [sp, #64]	@ 0x40
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d1c2      	bne.n	8006f24 <_strtod_l+0xa5c>
 8006f9e:	4b3d      	ldr	r3, [pc, #244]	@ (8007094 <_strtod_l+0xbcc>)
 8006fa0:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8006fa2:	403b      	ands	r3, r7
 8006fa4:	429a      	cmp	r2, r3
 8006fa6:	d1bd      	bne.n	8006f24 <_strtod_l+0xa5c>
 8006fa8:	0020      	movs	r0, r4
 8006faa:	0029      	movs	r1, r5
 8006fac:	f7f9 faa4 	bl	80004f8 <__aeabi_d2lz>
 8006fb0:	f7f9 fadc 	bl	800056c <__aeabi_l2d>
 8006fb4:	0002      	movs	r2, r0
 8006fb6:	000b      	movs	r3, r1
 8006fb8:	0020      	movs	r0, r4
 8006fba:	0029      	movs	r1, r5
 8006fbc:	f7fa fdd2 	bl	8001b64 <__aeabi_dsub>
 8006fc0:	033c      	lsls	r4, r7, #12
 8006fc2:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006fc4:	0b24      	lsrs	r4, r4, #12
 8006fc6:	4334      	orrs	r4, r6
 8006fc8:	900e      	str	r0, [sp, #56]	@ 0x38
 8006fca:	910f      	str	r1, [sp, #60]	@ 0x3c
 8006fcc:	4a37      	ldr	r2, [pc, #220]	@ (80070ac <_strtod_l+0xbe4>)
 8006fce:	431c      	orrs	r4, r3
 8006fd0:	d052      	beq.n	8007078 <_strtod_l+0xbb0>
 8006fd2:	4b37      	ldr	r3, [pc, #220]	@ (80070b0 <_strtod_l+0xbe8>)
 8006fd4:	f7f9 fa4a 	bl	800046c <__aeabi_dcmplt>
 8006fd8:	2800      	cmp	r0, #0
 8006fda:	d000      	beq.n	8006fde <_strtod_l+0xb16>
 8006fdc:	e4c1      	b.n	8006962 <_strtod_l+0x49a>
 8006fde:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8006fe0:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8006fe2:	4a34      	ldr	r2, [pc, #208]	@ (80070b4 <_strtod_l+0xbec>)
 8006fe4:	4b2a      	ldr	r3, [pc, #168]	@ (8007090 <_strtod_l+0xbc8>)
 8006fe6:	f7f9 fa55 	bl	8000494 <__aeabi_dcmpgt>
 8006fea:	2800      	cmp	r0, #0
 8006fec:	d09a      	beq.n	8006f24 <_strtod_l+0xa5c>
 8006fee:	e4b8      	b.n	8006962 <_strtod_l+0x49a>
 8006ff0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d02a      	beq.n	800704c <_strtod_l+0xb84>
 8006ff6:	23d4      	movs	r3, #212	@ 0xd4
 8006ff8:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8006ffa:	04db      	lsls	r3, r3, #19
 8006ffc:	429a      	cmp	r2, r3
 8006ffe:	d825      	bhi.n	800704c <_strtod_l+0xb84>
 8007000:	0020      	movs	r0, r4
 8007002:	0029      	movs	r1, r5
 8007004:	4a2c      	ldr	r2, [pc, #176]	@ (80070b8 <_strtod_l+0xbf0>)
 8007006:	4b2d      	ldr	r3, [pc, #180]	@ (80070bc <_strtod_l+0xbf4>)
 8007008:	f7f9 fa3a 	bl	8000480 <__aeabi_dcmple>
 800700c:	2800      	cmp	r0, #0
 800700e:	d016      	beq.n	800703e <_strtod_l+0xb76>
 8007010:	0020      	movs	r0, r4
 8007012:	0029      	movs	r1, r5
 8007014:	f7f9 fa52 	bl	80004bc <__aeabi_d2uiz>
 8007018:	2800      	cmp	r0, #0
 800701a:	d100      	bne.n	800701e <_strtod_l+0xb56>
 800701c:	3001      	adds	r0, #1
 800701e:	f7fb fa37 	bl	8002490 <__aeabi_ui2d>
 8007022:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007024:	0004      	movs	r4, r0
 8007026:	000d      	movs	r5, r1
 8007028:	2b00      	cmp	r3, #0
 800702a:	d122      	bne.n	8007072 <_strtod_l+0xbaa>
 800702c:	2380      	movs	r3, #128	@ 0x80
 800702e:	061b      	lsls	r3, r3, #24
 8007030:	18cb      	adds	r3, r1, r3
 8007032:	9018      	str	r0, [sp, #96]	@ 0x60
 8007034:	9319      	str	r3, [sp, #100]	@ 0x64
 8007036:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8007038:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800703a:	9216      	str	r2, [sp, #88]	@ 0x58
 800703c:	9317      	str	r3, [sp, #92]	@ 0x5c
 800703e:	22d6      	movs	r2, #214	@ 0xd6
 8007040:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007042:	04d2      	lsls	r2, r2, #19
 8007044:	189b      	adds	r3, r3, r2
 8007046:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8007048:	1a9b      	subs	r3, r3, r2
 800704a:	9317      	str	r3, [sp, #92]	@ 0x5c
 800704c:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800704e:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8007050:	9e16      	ldr	r6, [sp, #88]	@ 0x58
 8007052:	9f17      	ldr	r7, [sp, #92]	@ 0x5c
 8007054:	f002 ff24 	bl	8009ea0 <__ulp>
 8007058:	0002      	movs	r2, r0
 800705a:	000b      	movs	r3, r1
 800705c:	0030      	movs	r0, r6
 800705e:	0039      	movs	r1, r7
 8007060:	f7fa fa9a 	bl	8001598 <__aeabi_dmul>
 8007064:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8007066:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007068:	f7f9 fa96 	bl	8000598 <__aeabi_dadd>
 800706c:	0006      	movs	r6, r0
 800706e:	000f      	movs	r7, r1
 8007070:	e791      	b.n	8006f96 <_strtod_l+0xace>
 8007072:	9418      	str	r4, [sp, #96]	@ 0x60
 8007074:	9519      	str	r5, [sp, #100]	@ 0x64
 8007076:	e7de      	b.n	8007036 <_strtod_l+0xb6e>
 8007078:	4b11      	ldr	r3, [pc, #68]	@ (80070c0 <_strtod_l+0xbf8>)
 800707a:	980e      	ldr	r0, [sp, #56]	@ 0x38
 800707c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800707e:	f7f9 f9f5 	bl	800046c <__aeabi_dcmplt>
 8007082:	e7b2      	b.n	8006fea <_strtod_l+0xb22>
 8007084:	fff00000 	.word	0xfff00000
 8007088:	000fffff 	.word	0x000fffff
 800708c:	3ff00000 	.word	0x3ff00000
 8007090:	3fe00000 	.word	0x3fe00000
 8007094:	7ff00000 	.word	0x7ff00000
 8007098:	7fe00000 	.word	0x7fe00000
 800709c:	fcb00000 	.word	0xfcb00000
 80070a0:	7c9fffff 	.word	0x7c9fffff
 80070a4:	7fefffff 	.word	0x7fefffff
 80070a8:	bff00000 	.word	0xbff00000
 80070ac:	94a03595 	.word	0x94a03595
 80070b0:	3fdfffff 	.word	0x3fdfffff
 80070b4:	35afe535 	.word	0x35afe535
 80070b8:	ffc00000 	.word	0xffc00000
 80070bc:	41dfffff 	.word	0x41dfffff
 80070c0:	3fcfffff 	.word	0x3fcfffff

080070c4 <strtod>:
 80070c4:	b510      	push	{r4, lr}
 80070c6:	4c04      	ldr	r4, [pc, #16]	@ (80070d8 <strtod+0x14>)
 80070c8:	000a      	movs	r2, r1
 80070ca:	0001      	movs	r1, r0
 80070cc:	4b03      	ldr	r3, [pc, #12]	@ (80070dc <strtod+0x18>)
 80070ce:	6820      	ldr	r0, [r4, #0]
 80070d0:	f7ff f9fa 	bl	80064c8 <_strtod_l>
 80070d4:	bd10      	pop	{r4, pc}
 80070d6:	46c0      	nop			@ (mov r8, r8)
 80070d8:	2000019c 	.word	0x2000019c
 80070dc:	20000030 	.word	0x20000030

080070e0 <_strtol_l.isra.0>:
 80070e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80070e2:	b085      	sub	sp, #20
 80070e4:	0017      	movs	r7, r2
 80070e6:	001e      	movs	r6, r3
 80070e8:	9003      	str	r0, [sp, #12]
 80070ea:	9101      	str	r1, [sp, #4]
 80070ec:	2b24      	cmp	r3, #36	@ 0x24
 80070ee:	d823      	bhi.n	8007138 <_strtol_l.isra.0+0x58>
 80070f0:	000c      	movs	r4, r1
 80070f2:	2b01      	cmp	r3, #1
 80070f4:	d020      	beq.n	8007138 <_strtol_l.isra.0+0x58>
 80070f6:	4b3d      	ldr	r3, [pc, #244]	@ (80071ec <_strtol_l.isra.0+0x10c>)
 80070f8:	2208      	movs	r2, #8
 80070fa:	469c      	mov	ip, r3
 80070fc:	0023      	movs	r3, r4
 80070fe:	4661      	mov	r1, ip
 8007100:	781d      	ldrb	r5, [r3, #0]
 8007102:	3401      	adds	r4, #1
 8007104:	5d48      	ldrb	r0, [r1, r5]
 8007106:	0001      	movs	r1, r0
 8007108:	4011      	ands	r1, r2
 800710a:	4210      	tst	r0, r2
 800710c:	d1f6      	bne.n	80070fc <_strtol_l.isra.0+0x1c>
 800710e:	2d2d      	cmp	r5, #45	@ 0x2d
 8007110:	d119      	bne.n	8007146 <_strtol_l.isra.0+0x66>
 8007112:	7825      	ldrb	r5, [r4, #0]
 8007114:	1c9c      	adds	r4, r3, #2
 8007116:	2301      	movs	r3, #1
 8007118:	9300      	str	r3, [sp, #0]
 800711a:	2210      	movs	r2, #16
 800711c:	0033      	movs	r3, r6
 800711e:	4393      	bics	r3, r2
 8007120:	d11d      	bne.n	800715e <_strtol_l.isra.0+0x7e>
 8007122:	2d30      	cmp	r5, #48	@ 0x30
 8007124:	d115      	bne.n	8007152 <_strtol_l.isra.0+0x72>
 8007126:	2120      	movs	r1, #32
 8007128:	7823      	ldrb	r3, [r4, #0]
 800712a:	438b      	bics	r3, r1
 800712c:	2b58      	cmp	r3, #88	@ 0x58
 800712e:	d110      	bne.n	8007152 <_strtol_l.isra.0+0x72>
 8007130:	7865      	ldrb	r5, [r4, #1]
 8007132:	3402      	adds	r4, #2
 8007134:	2610      	movs	r6, #16
 8007136:	e012      	b.n	800715e <_strtol_l.isra.0+0x7e>
 8007138:	f000 fff2 	bl	8008120 <__errno>
 800713c:	2316      	movs	r3, #22
 800713e:	6003      	str	r3, [r0, #0]
 8007140:	2000      	movs	r0, #0
 8007142:	b005      	add	sp, #20
 8007144:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007146:	9100      	str	r1, [sp, #0]
 8007148:	2d2b      	cmp	r5, #43	@ 0x2b
 800714a:	d1e6      	bne.n	800711a <_strtol_l.isra.0+0x3a>
 800714c:	7825      	ldrb	r5, [r4, #0]
 800714e:	1c9c      	adds	r4, r3, #2
 8007150:	e7e3      	b.n	800711a <_strtol_l.isra.0+0x3a>
 8007152:	2e00      	cmp	r6, #0
 8007154:	d1ee      	bne.n	8007134 <_strtol_l.isra.0+0x54>
 8007156:	360a      	adds	r6, #10
 8007158:	2d30      	cmp	r5, #48	@ 0x30
 800715a:	d100      	bne.n	800715e <_strtol_l.isra.0+0x7e>
 800715c:	3e02      	subs	r6, #2
 800715e:	4a24      	ldr	r2, [pc, #144]	@ (80071f0 <_strtol_l.isra.0+0x110>)
 8007160:	9b00      	ldr	r3, [sp, #0]
 8007162:	4694      	mov	ip, r2
 8007164:	4463      	add	r3, ip
 8007166:	0031      	movs	r1, r6
 8007168:	0018      	movs	r0, r3
 800716a:	9302      	str	r3, [sp, #8]
 800716c:	f7f9 f878 	bl	8000260 <__aeabi_uidivmod>
 8007170:	2200      	movs	r2, #0
 8007172:	4684      	mov	ip, r0
 8007174:	0010      	movs	r0, r2
 8007176:	002b      	movs	r3, r5
 8007178:	3b30      	subs	r3, #48	@ 0x30
 800717a:	2b09      	cmp	r3, #9
 800717c:	d811      	bhi.n	80071a2 <_strtol_l.isra.0+0xc2>
 800717e:	001d      	movs	r5, r3
 8007180:	42ae      	cmp	r6, r5
 8007182:	dd1d      	ble.n	80071c0 <_strtol_l.isra.0+0xe0>
 8007184:	1c53      	adds	r3, r2, #1
 8007186:	d009      	beq.n	800719c <_strtol_l.isra.0+0xbc>
 8007188:	2201      	movs	r2, #1
 800718a:	4252      	negs	r2, r2
 800718c:	4584      	cmp	ip, r0
 800718e:	d305      	bcc.n	800719c <_strtol_l.isra.0+0xbc>
 8007190:	d101      	bne.n	8007196 <_strtol_l.isra.0+0xb6>
 8007192:	42a9      	cmp	r1, r5
 8007194:	db11      	blt.n	80071ba <_strtol_l.isra.0+0xda>
 8007196:	2201      	movs	r2, #1
 8007198:	4370      	muls	r0, r6
 800719a:	1828      	adds	r0, r5, r0
 800719c:	7825      	ldrb	r5, [r4, #0]
 800719e:	3401      	adds	r4, #1
 80071a0:	e7e9      	b.n	8007176 <_strtol_l.isra.0+0x96>
 80071a2:	002b      	movs	r3, r5
 80071a4:	3b41      	subs	r3, #65	@ 0x41
 80071a6:	2b19      	cmp	r3, #25
 80071a8:	d801      	bhi.n	80071ae <_strtol_l.isra.0+0xce>
 80071aa:	3d37      	subs	r5, #55	@ 0x37
 80071ac:	e7e8      	b.n	8007180 <_strtol_l.isra.0+0xa0>
 80071ae:	002b      	movs	r3, r5
 80071b0:	3b61      	subs	r3, #97	@ 0x61
 80071b2:	2b19      	cmp	r3, #25
 80071b4:	d804      	bhi.n	80071c0 <_strtol_l.isra.0+0xe0>
 80071b6:	3d57      	subs	r5, #87	@ 0x57
 80071b8:	e7e2      	b.n	8007180 <_strtol_l.isra.0+0xa0>
 80071ba:	2201      	movs	r2, #1
 80071bc:	4252      	negs	r2, r2
 80071be:	e7ed      	b.n	800719c <_strtol_l.isra.0+0xbc>
 80071c0:	1c53      	adds	r3, r2, #1
 80071c2:	d108      	bne.n	80071d6 <_strtol_l.isra.0+0xf6>
 80071c4:	2322      	movs	r3, #34	@ 0x22
 80071c6:	9a03      	ldr	r2, [sp, #12]
 80071c8:	9802      	ldr	r0, [sp, #8]
 80071ca:	6013      	str	r3, [r2, #0]
 80071cc:	2f00      	cmp	r7, #0
 80071ce:	d0b8      	beq.n	8007142 <_strtol_l.isra.0+0x62>
 80071d0:	1e63      	subs	r3, r4, #1
 80071d2:	9301      	str	r3, [sp, #4]
 80071d4:	e007      	b.n	80071e6 <_strtol_l.isra.0+0x106>
 80071d6:	9b00      	ldr	r3, [sp, #0]
 80071d8:	2b00      	cmp	r3, #0
 80071da:	d000      	beq.n	80071de <_strtol_l.isra.0+0xfe>
 80071dc:	4240      	negs	r0, r0
 80071de:	2f00      	cmp	r7, #0
 80071e0:	d0af      	beq.n	8007142 <_strtol_l.isra.0+0x62>
 80071e2:	2a00      	cmp	r2, #0
 80071e4:	d1f4      	bne.n	80071d0 <_strtol_l.isra.0+0xf0>
 80071e6:	9b01      	ldr	r3, [sp, #4]
 80071e8:	603b      	str	r3, [r7, #0]
 80071ea:	e7aa      	b.n	8007142 <_strtol_l.isra.0+0x62>
 80071ec:	0800b5d1 	.word	0x0800b5d1
 80071f0:	7fffffff 	.word	0x7fffffff

080071f4 <strtol>:
 80071f4:	b510      	push	{r4, lr}
 80071f6:	4c04      	ldr	r4, [pc, #16]	@ (8007208 <strtol+0x14>)
 80071f8:	0013      	movs	r3, r2
 80071fa:	000a      	movs	r2, r1
 80071fc:	0001      	movs	r1, r0
 80071fe:	6820      	ldr	r0, [r4, #0]
 8007200:	f7ff ff6e 	bl	80070e0 <_strtol_l.isra.0>
 8007204:	bd10      	pop	{r4, pc}
 8007206:	46c0      	nop			@ (mov r8, r8)
 8007208:	2000019c 	.word	0x2000019c

0800720c <__cvt>:
 800720c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800720e:	001f      	movs	r7, r3
 8007210:	2300      	movs	r3, #0
 8007212:	0016      	movs	r6, r2
 8007214:	b08b      	sub	sp, #44	@ 0x2c
 8007216:	429f      	cmp	r7, r3
 8007218:	da04      	bge.n	8007224 <__cvt+0x18>
 800721a:	2180      	movs	r1, #128	@ 0x80
 800721c:	0609      	lsls	r1, r1, #24
 800721e:	187b      	adds	r3, r7, r1
 8007220:	001f      	movs	r7, r3
 8007222:	232d      	movs	r3, #45	@ 0x2d
 8007224:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8007226:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 8007228:	7013      	strb	r3, [r2, #0]
 800722a:	2320      	movs	r3, #32
 800722c:	2203      	movs	r2, #3
 800722e:	439d      	bics	r5, r3
 8007230:	2d46      	cmp	r5, #70	@ 0x46
 8007232:	d007      	beq.n	8007244 <__cvt+0x38>
 8007234:	002b      	movs	r3, r5
 8007236:	3b45      	subs	r3, #69	@ 0x45
 8007238:	4259      	negs	r1, r3
 800723a:	414b      	adcs	r3, r1
 800723c:	9910      	ldr	r1, [sp, #64]	@ 0x40
 800723e:	3a01      	subs	r2, #1
 8007240:	18cb      	adds	r3, r1, r3
 8007242:	9310      	str	r3, [sp, #64]	@ 0x40
 8007244:	ab09      	add	r3, sp, #36	@ 0x24
 8007246:	9304      	str	r3, [sp, #16]
 8007248:	ab08      	add	r3, sp, #32
 800724a:	9303      	str	r3, [sp, #12]
 800724c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800724e:	9200      	str	r2, [sp, #0]
 8007250:	9302      	str	r3, [sp, #8]
 8007252:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007254:	0032      	movs	r2, r6
 8007256:	9301      	str	r3, [sp, #4]
 8007258:	003b      	movs	r3, r7
 800725a:	f001 f837 	bl	80082cc <_dtoa_r>
 800725e:	0004      	movs	r4, r0
 8007260:	2d47      	cmp	r5, #71	@ 0x47
 8007262:	d11b      	bne.n	800729c <__cvt+0x90>
 8007264:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007266:	07db      	lsls	r3, r3, #31
 8007268:	d511      	bpl.n	800728e <__cvt+0x82>
 800726a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800726c:	18c3      	adds	r3, r0, r3
 800726e:	9307      	str	r3, [sp, #28]
 8007270:	2200      	movs	r2, #0
 8007272:	2300      	movs	r3, #0
 8007274:	0030      	movs	r0, r6
 8007276:	0039      	movs	r1, r7
 8007278:	f7f9 f8f2 	bl	8000460 <__aeabi_dcmpeq>
 800727c:	2800      	cmp	r0, #0
 800727e:	d001      	beq.n	8007284 <__cvt+0x78>
 8007280:	9b07      	ldr	r3, [sp, #28]
 8007282:	9309      	str	r3, [sp, #36]	@ 0x24
 8007284:	2230      	movs	r2, #48	@ 0x30
 8007286:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007288:	9907      	ldr	r1, [sp, #28]
 800728a:	428b      	cmp	r3, r1
 800728c:	d320      	bcc.n	80072d0 <__cvt+0xc4>
 800728e:	0020      	movs	r0, r4
 8007290:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007292:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8007294:	1b1b      	subs	r3, r3, r4
 8007296:	6013      	str	r3, [r2, #0]
 8007298:	b00b      	add	sp, #44	@ 0x2c
 800729a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800729c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800729e:	18c3      	adds	r3, r0, r3
 80072a0:	9307      	str	r3, [sp, #28]
 80072a2:	2d46      	cmp	r5, #70	@ 0x46
 80072a4:	d1e4      	bne.n	8007270 <__cvt+0x64>
 80072a6:	7803      	ldrb	r3, [r0, #0]
 80072a8:	2b30      	cmp	r3, #48	@ 0x30
 80072aa:	d10c      	bne.n	80072c6 <__cvt+0xba>
 80072ac:	2200      	movs	r2, #0
 80072ae:	2300      	movs	r3, #0
 80072b0:	0030      	movs	r0, r6
 80072b2:	0039      	movs	r1, r7
 80072b4:	f7f9 f8d4 	bl	8000460 <__aeabi_dcmpeq>
 80072b8:	2800      	cmp	r0, #0
 80072ba:	d104      	bne.n	80072c6 <__cvt+0xba>
 80072bc:	2301      	movs	r3, #1
 80072be:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 80072c0:	1a9b      	subs	r3, r3, r2
 80072c2:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80072c4:	6013      	str	r3, [r2, #0]
 80072c6:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80072c8:	9a07      	ldr	r2, [sp, #28]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	18d3      	adds	r3, r2, r3
 80072ce:	e7ce      	b.n	800726e <__cvt+0x62>
 80072d0:	1c59      	adds	r1, r3, #1
 80072d2:	9109      	str	r1, [sp, #36]	@ 0x24
 80072d4:	701a      	strb	r2, [r3, #0]
 80072d6:	e7d6      	b.n	8007286 <__cvt+0x7a>

080072d8 <__exponent>:
 80072d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80072da:	232b      	movs	r3, #43	@ 0x2b
 80072dc:	b085      	sub	sp, #20
 80072de:	0005      	movs	r5, r0
 80072e0:	1e0c      	subs	r4, r1, #0
 80072e2:	7002      	strb	r2, [r0, #0]
 80072e4:	da01      	bge.n	80072ea <__exponent+0x12>
 80072e6:	424c      	negs	r4, r1
 80072e8:	3302      	adds	r3, #2
 80072ea:	706b      	strb	r3, [r5, #1]
 80072ec:	2c09      	cmp	r4, #9
 80072ee:	dd2c      	ble.n	800734a <__exponent+0x72>
 80072f0:	ab02      	add	r3, sp, #8
 80072f2:	1dde      	adds	r6, r3, #7
 80072f4:	0020      	movs	r0, r4
 80072f6:	210a      	movs	r1, #10
 80072f8:	f7f9 f89c 	bl	8000434 <__aeabi_idivmod>
 80072fc:	0037      	movs	r7, r6
 80072fe:	3130      	adds	r1, #48	@ 0x30
 8007300:	3e01      	subs	r6, #1
 8007302:	0020      	movs	r0, r4
 8007304:	7031      	strb	r1, [r6, #0]
 8007306:	210a      	movs	r1, #10
 8007308:	9401      	str	r4, [sp, #4]
 800730a:	f7f8 ffad 	bl	8000268 <__divsi3>
 800730e:	9b01      	ldr	r3, [sp, #4]
 8007310:	0004      	movs	r4, r0
 8007312:	2b63      	cmp	r3, #99	@ 0x63
 8007314:	dcee      	bgt.n	80072f4 <__exponent+0x1c>
 8007316:	1eba      	subs	r2, r7, #2
 8007318:	1ca8      	adds	r0, r5, #2
 800731a:	0001      	movs	r1, r0
 800731c:	0013      	movs	r3, r2
 800731e:	3430      	adds	r4, #48	@ 0x30
 8007320:	7014      	strb	r4, [r2, #0]
 8007322:	ac02      	add	r4, sp, #8
 8007324:	3407      	adds	r4, #7
 8007326:	429c      	cmp	r4, r3
 8007328:	d80a      	bhi.n	8007340 <__exponent+0x68>
 800732a:	2300      	movs	r3, #0
 800732c:	4294      	cmp	r4, r2
 800732e:	d303      	bcc.n	8007338 <__exponent+0x60>
 8007330:	3309      	adds	r3, #9
 8007332:	aa02      	add	r2, sp, #8
 8007334:	189b      	adds	r3, r3, r2
 8007336:	1bdb      	subs	r3, r3, r7
 8007338:	18c0      	adds	r0, r0, r3
 800733a:	1b40      	subs	r0, r0, r5
 800733c:	b005      	add	sp, #20
 800733e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007340:	781c      	ldrb	r4, [r3, #0]
 8007342:	3301      	adds	r3, #1
 8007344:	700c      	strb	r4, [r1, #0]
 8007346:	3101      	adds	r1, #1
 8007348:	e7eb      	b.n	8007322 <__exponent+0x4a>
 800734a:	2330      	movs	r3, #48	@ 0x30
 800734c:	18e4      	adds	r4, r4, r3
 800734e:	70ab      	strb	r3, [r5, #2]
 8007350:	1d28      	adds	r0, r5, #4
 8007352:	70ec      	strb	r4, [r5, #3]
 8007354:	e7f1      	b.n	800733a <__exponent+0x62>
	...

08007358 <_printf_float>:
 8007358:	b5f0      	push	{r4, r5, r6, r7, lr}
 800735a:	b097      	sub	sp, #92	@ 0x5c
 800735c:	000d      	movs	r5, r1
 800735e:	920a      	str	r2, [sp, #40]	@ 0x28
 8007360:	9c1c      	ldr	r4, [sp, #112]	@ 0x70
 8007362:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007364:	9009      	str	r0, [sp, #36]	@ 0x24
 8007366:	f000 fe89 	bl	800807c <_localeconv_r>
 800736a:	6803      	ldr	r3, [r0, #0]
 800736c:	0018      	movs	r0, r3
 800736e:	930d      	str	r3, [sp, #52]	@ 0x34
 8007370:	f7f8 fed4 	bl	800011c <strlen>
 8007374:	2300      	movs	r3, #0
 8007376:	900f      	str	r0, [sp, #60]	@ 0x3c
 8007378:	9314      	str	r3, [sp, #80]	@ 0x50
 800737a:	7e2b      	ldrb	r3, [r5, #24]
 800737c:	2207      	movs	r2, #7
 800737e:	930c      	str	r3, [sp, #48]	@ 0x30
 8007380:	682b      	ldr	r3, [r5, #0]
 8007382:	930e      	str	r3, [sp, #56]	@ 0x38
 8007384:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8007386:	6823      	ldr	r3, [r4, #0]
 8007388:	05c9      	lsls	r1, r1, #23
 800738a:	d545      	bpl.n	8007418 <_printf_float+0xc0>
 800738c:	189b      	adds	r3, r3, r2
 800738e:	4393      	bics	r3, r2
 8007390:	001a      	movs	r2, r3
 8007392:	3208      	adds	r2, #8
 8007394:	6022      	str	r2, [r4, #0]
 8007396:	2201      	movs	r2, #1
 8007398:	681e      	ldr	r6, [r3, #0]
 800739a:	685f      	ldr	r7, [r3, #4]
 800739c:	007b      	lsls	r3, r7, #1
 800739e:	085b      	lsrs	r3, r3, #1
 80073a0:	9311      	str	r3, [sp, #68]	@ 0x44
 80073a2:	9610      	str	r6, [sp, #64]	@ 0x40
 80073a4:	64ae      	str	r6, [r5, #72]	@ 0x48
 80073a6:	64ef      	str	r7, [r5, #76]	@ 0x4c
 80073a8:	9810      	ldr	r0, [sp, #64]	@ 0x40
 80073aa:	9911      	ldr	r1, [sp, #68]	@ 0x44
 80073ac:	4ba7      	ldr	r3, [pc, #668]	@ (800764c <_printf_float+0x2f4>)
 80073ae:	4252      	negs	r2, r2
 80073b0:	f7fa ffe2 	bl	8002378 <__aeabi_dcmpun>
 80073b4:	2800      	cmp	r0, #0
 80073b6:	d131      	bne.n	800741c <_printf_float+0xc4>
 80073b8:	9810      	ldr	r0, [sp, #64]	@ 0x40
 80073ba:	9911      	ldr	r1, [sp, #68]	@ 0x44
 80073bc:	2201      	movs	r2, #1
 80073be:	4ba3      	ldr	r3, [pc, #652]	@ (800764c <_printf_float+0x2f4>)
 80073c0:	4252      	negs	r2, r2
 80073c2:	f7f9 f85d 	bl	8000480 <__aeabi_dcmple>
 80073c6:	2800      	cmp	r0, #0
 80073c8:	d128      	bne.n	800741c <_printf_float+0xc4>
 80073ca:	2200      	movs	r2, #0
 80073cc:	2300      	movs	r3, #0
 80073ce:	0030      	movs	r0, r6
 80073d0:	0039      	movs	r1, r7
 80073d2:	f7f9 f84b 	bl	800046c <__aeabi_dcmplt>
 80073d6:	2800      	cmp	r0, #0
 80073d8:	d003      	beq.n	80073e2 <_printf_float+0x8a>
 80073da:	002b      	movs	r3, r5
 80073dc:	222d      	movs	r2, #45	@ 0x2d
 80073de:	3343      	adds	r3, #67	@ 0x43
 80073e0:	701a      	strb	r2, [r3, #0]
 80073e2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80073e4:	4f9a      	ldr	r7, [pc, #616]	@ (8007650 <_printf_float+0x2f8>)
 80073e6:	2b47      	cmp	r3, #71	@ 0x47
 80073e8:	d800      	bhi.n	80073ec <_printf_float+0x94>
 80073ea:	4f9a      	ldr	r7, [pc, #616]	@ (8007654 <_printf_float+0x2fc>)
 80073ec:	2303      	movs	r3, #3
 80073ee:	2400      	movs	r4, #0
 80073f0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80073f2:	612b      	str	r3, [r5, #16]
 80073f4:	3301      	adds	r3, #1
 80073f6:	439a      	bics	r2, r3
 80073f8:	602a      	str	r2, [r5, #0]
 80073fa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80073fc:	0029      	movs	r1, r5
 80073fe:	9300      	str	r3, [sp, #0]
 8007400:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007402:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007404:	aa15      	add	r2, sp, #84	@ 0x54
 8007406:	f000 f9e5 	bl	80077d4 <_printf_common>
 800740a:	3001      	adds	r0, #1
 800740c:	d000      	beq.n	8007410 <_printf_float+0xb8>
 800740e:	e09e      	b.n	800754e <_printf_float+0x1f6>
 8007410:	2001      	movs	r0, #1
 8007412:	4240      	negs	r0, r0
 8007414:	b017      	add	sp, #92	@ 0x5c
 8007416:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007418:	3307      	adds	r3, #7
 800741a:	e7b8      	b.n	800738e <_printf_float+0x36>
 800741c:	0032      	movs	r2, r6
 800741e:	003b      	movs	r3, r7
 8007420:	0030      	movs	r0, r6
 8007422:	0039      	movs	r1, r7
 8007424:	f7fa ffa8 	bl	8002378 <__aeabi_dcmpun>
 8007428:	2800      	cmp	r0, #0
 800742a:	d00b      	beq.n	8007444 <_printf_float+0xec>
 800742c:	2f00      	cmp	r7, #0
 800742e:	da03      	bge.n	8007438 <_printf_float+0xe0>
 8007430:	002b      	movs	r3, r5
 8007432:	222d      	movs	r2, #45	@ 0x2d
 8007434:	3343      	adds	r3, #67	@ 0x43
 8007436:	701a      	strb	r2, [r3, #0]
 8007438:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800743a:	4f87      	ldr	r7, [pc, #540]	@ (8007658 <_printf_float+0x300>)
 800743c:	2b47      	cmp	r3, #71	@ 0x47
 800743e:	d8d5      	bhi.n	80073ec <_printf_float+0x94>
 8007440:	4f86      	ldr	r7, [pc, #536]	@ (800765c <_printf_float+0x304>)
 8007442:	e7d3      	b.n	80073ec <_printf_float+0x94>
 8007444:	2220      	movs	r2, #32
 8007446:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 8007448:	686b      	ldr	r3, [r5, #4]
 800744a:	4394      	bics	r4, r2
 800744c:	1c5a      	adds	r2, r3, #1
 800744e:	d146      	bne.n	80074de <_printf_float+0x186>
 8007450:	3307      	adds	r3, #7
 8007452:	606b      	str	r3, [r5, #4]
 8007454:	2380      	movs	r3, #128	@ 0x80
 8007456:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007458:	00db      	lsls	r3, r3, #3
 800745a:	4313      	orrs	r3, r2
 800745c:	2200      	movs	r2, #0
 800745e:	602b      	str	r3, [r5, #0]
 8007460:	9206      	str	r2, [sp, #24]
 8007462:	aa14      	add	r2, sp, #80	@ 0x50
 8007464:	9205      	str	r2, [sp, #20]
 8007466:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007468:	a90a      	add	r1, sp, #40	@ 0x28
 800746a:	9204      	str	r2, [sp, #16]
 800746c:	aa13      	add	r2, sp, #76	@ 0x4c
 800746e:	9203      	str	r2, [sp, #12]
 8007470:	2223      	movs	r2, #35	@ 0x23
 8007472:	1852      	adds	r2, r2, r1
 8007474:	9202      	str	r2, [sp, #8]
 8007476:	9301      	str	r3, [sp, #4]
 8007478:	686b      	ldr	r3, [r5, #4]
 800747a:	0032      	movs	r2, r6
 800747c:	9300      	str	r3, [sp, #0]
 800747e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007480:	003b      	movs	r3, r7
 8007482:	f7ff fec3 	bl	800720c <__cvt>
 8007486:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8007488:	0007      	movs	r7, r0
 800748a:	2c47      	cmp	r4, #71	@ 0x47
 800748c:	d12d      	bne.n	80074ea <_printf_float+0x192>
 800748e:	1cd3      	adds	r3, r2, #3
 8007490:	db02      	blt.n	8007498 <_printf_float+0x140>
 8007492:	686b      	ldr	r3, [r5, #4]
 8007494:	429a      	cmp	r2, r3
 8007496:	dd47      	ble.n	8007528 <_printf_float+0x1d0>
 8007498:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800749a:	3b02      	subs	r3, #2
 800749c:	b2db      	uxtb	r3, r3
 800749e:	930c      	str	r3, [sp, #48]	@ 0x30
 80074a0:	0028      	movs	r0, r5
 80074a2:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 80074a4:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80074a6:	3901      	subs	r1, #1
 80074a8:	3050      	adds	r0, #80	@ 0x50
 80074aa:	9113      	str	r1, [sp, #76]	@ 0x4c
 80074ac:	f7ff ff14 	bl	80072d8 <__exponent>
 80074b0:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80074b2:	0004      	movs	r4, r0
 80074b4:	1813      	adds	r3, r2, r0
 80074b6:	612b      	str	r3, [r5, #16]
 80074b8:	2a01      	cmp	r2, #1
 80074ba:	dc02      	bgt.n	80074c2 <_printf_float+0x16a>
 80074bc:	682a      	ldr	r2, [r5, #0]
 80074be:	07d2      	lsls	r2, r2, #31
 80074c0:	d501      	bpl.n	80074c6 <_printf_float+0x16e>
 80074c2:	3301      	adds	r3, #1
 80074c4:	612b      	str	r3, [r5, #16]
 80074c6:	2323      	movs	r3, #35	@ 0x23
 80074c8:	aa0a      	add	r2, sp, #40	@ 0x28
 80074ca:	189b      	adds	r3, r3, r2
 80074cc:	781b      	ldrb	r3, [r3, #0]
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d100      	bne.n	80074d4 <_printf_float+0x17c>
 80074d2:	e792      	b.n	80073fa <_printf_float+0xa2>
 80074d4:	002b      	movs	r3, r5
 80074d6:	222d      	movs	r2, #45	@ 0x2d
 80074d8:	3343      	adds	r3, #67	@ 0x43
 80074da:	701a      	strb	r2, [r3, #0]
 80074dc:	e78d      	b.n	80073fa <_printf_float+0xa2>
 80074de:	2c47      	cmp	r4, #71	@ 0x47
 80074e0:	d1b8      	bne.n	8007454 <_printf_float+0xfc>
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d1b6      	bne.n	8007454 <_printf_float+0xfc>
 80074e6:	3301      	adds	r3, #1
 80074e8:	e7b3      	b.n	8007452 <_printf_float+0xfa>
 80074ea:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80074ec:	2b65      	cmp	r3, #101	@ 0x65
 80074ee:	d9d7      	bls.n	80074a0 <_printf_float+0x148>
 80074f0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80074f2:	2b66      	cmp	r3, #102	@ 0x66
 80074f4:	d11a      	bne.n	800752c <_printf_float+0x1d4>
 80074f6:	686b      	ldr	r3, [r5, #4]
 80074f8:	2a00      	cmp	r2, #0
 80074fa:	dd09      	ble.n	8007510 <_printf_float+0x1b8>
 80074fc:	612a      	str	r2, [r5, #16]
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d102      	bne.n	8007508 <_printf_float+0x1b0>
 8007502:	6829      	ldr	r1, [r5, #0]
 8007504:	07c9      	lsls	r1, r1, #31
 8007506:	d50b      	bpl.n	8007520 <_printf_float+0x1c8>
 8007508:	3301      	adds	r3, #1
 800750a:	189b      	adds	r3, r3, r2
 800750c:	612b      	str	r3, [r5, #16]
 800750e:	e007      	b.n	8007520 <_printf_float+0x1c8>
 8007510:	2b00      	cmp	r3, #0
 8007512:	d103      	bne.n	800751c <_printf_float+0x1c4>
 8007514:	2201      	movs	r2, #1
 8007516:	6829      	ldr	r1, [r5, #0]
 8007518:	4211      	tst	r1, r2
 800751a:	d000      	beq.n	800751e <_printf_float+0x1c6>
 800751c:	1c9a      	adds	r2, r3, #2
 800751e:	612a      	str	r2, [r5, #16]
 8007520:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007522:	2400      	movs	r4, #0
 8007524:	65ab      	str	r3, [r5, #88]	@ 0x58
 8007526:	e7ce      	b.n	80074c6 <_printf_float+0x16e>
 8007528:	2367      	movs	r3, #103	@ 0x67
 800752a:	930c      	str	r3, [sp, #48]	@ 0x30
 800752c:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800752e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007530:	4299      	cmp	r1, r3
 8007532:	db06      	blt.n	8007542 <_printf_float+0x1ea>
 8007534:	682b      	ldr	r3, [r5, #0]
 8007536:	6129      	str	r1, [r5, #16]
 8007538:	07db      	lsls	r3, r3, #31
 800753a:	d5f1      	bpl.n	8007520 <_printf_float+0x1c8>
 800753c:	3101      	adds	r1, #1
 800753e:	6129      	str	r1, [r5, #16]
 8007540:	e7ee      	b.n	8007520 <_printf_float+0x1c8>
 8007542:	2201      	movs	r2, #1
 8007544:	2900      	cmp	r1, #0
 8007546:	dce0      	bgt.n	800750a <_printf_float+0x1b2>
 8007548:	1892      	adds	r2, r2, r2
 800754a:	1a52      	subs	r2, r2, r1
 800754c:	e7dd      	b.n	800750a <_printf_float+0x1b2>
 800754e:	682a      	ldr	r2, [r5, #0]
 8007550:	0553      	lsls	r3, r2, #21
 8007552:	d408      	bmi.n	8007566 <_printf_float+0x20e>
 8007554:	692b      	ldr	r3, [r5, #16]
 8007556:	003a      	movs	r2, r7
 8007558:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800755a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800755c:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800755e:	47a0      	blx	r4
 8007560:	3001      	adds	r0, #1
 8007562:	d129      	bne.n	80075b8 <_printf_float+0x260>
 8007564:	e754      	b.n	8007410 <_printf_float+0xb8>
 8007566:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007568:	2b65      	cmp	r3, #101	@ 0x65
 800756a:	d800      	bhi.n	800756e <_printf_float+0x216>
 800756c:	e0db      	b.n	8007726 <_printf_float+0x3ce>
 800756e:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 8007570:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 8007572:	2200      	movs	r2, #0
 8007574:	2300      	movs	r3, #0
 8007576:	f7f8 ff73 	bl	8000460 <__aeabi_dcmpeq>
 800757a:	2800      	cmp	r0, #0
 800757c:	d033      	beq.n	80075e6 <_printf_float+0x28e>
 800757e:	2301      	movs	r3, #1
 8007580:	4a37      	ldr	r2, [pc, #220]	@ (8007660 <_printf_float+0x308>)
 8007582:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007584:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007586:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8007588:	47a0      	blx	r4
 800758a:	3001      	adds	r0, #1
 800758c:	d100      	bne.n	8007590 <_printf_float+0x238>
 800758e:	e73f      	b.n	8007410 <_printf_float+0xb8>
 8007590:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 8007592:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007594:	42b3      	cmp	r3, r6
 8007596:	db02      	blt.n	800759e <_printf_float+0x246>
 8007598:	682b      	ldr	r3, [r5, #0]
 800759a:	07db      	lsls	r3, r3, #31
 800759c:	d50c      	bpl.n	80075b8 <_printf_float+0x260>
 800759e:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80075a0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80075a2:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80075a4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80075a6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80075a8:	47a0      	blx	r4
 80075aa:	2400      	movs	r4, #0
 80075ac:	3001      	adds	r0, #1
 80075ae:	d100      	bne.n	80075b2 <_printf_float+0x25a>
 80075b0:	e72e      	b.n	8007410 <_printf_float+0xb8>
 80075b2:	1e73      	subs	r3, r6, #1
 80075b4:	42a3      	cmp	r3, r4
 80075b6:	dc0a      	bgt.n	80075ce <_printf_float+0x276>
 80075b8:	682b      	ldr	r3, [r5, #0]
 80075ba:	079b      	lsls	r3, r3, #30
 80075bc:	d500      	bpl.n	80075c0 <_printf_float+0x268>
 80075be:	e106      	b.n	80077ce <_printf_float+0x476>
 80075c0:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80075c2:	68e8      	ldr	r0, [r5, #12]
 80075c4:	4298      	cmp	r0, r3
 80075c6:	db00      	blt.n	80075ca <_printf_float+0x272>
 80075c8:	e724      	b.n	8007414 <_printf_float+0xbc>
 80075ca:	0018      	movs	r0, r3
 80075cc:	e722      	b.n	8007414 <_printf_float+0xbc>
 80075ce:	002a      	movs	r2, r5
 80075d0:	2301      	movs	r3, #1
 80075d2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80075d4:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80075d6:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 80075d8:	321a      	adds	r2, #26
 80075da:	47b8      	blx	r7
 80075dc:	3001      	adds	r0, #1
 80075de:	d100      	bne.n	80075e2 <_printf_float+0x28a>
 80075e0:	e716      	b.n	8007410 <_printf_float+0xb8>
 80075e2:	3401      	adds	r4, #1
 80075e4:	e7e5      	b.n	80075b2 <_printf_float+0x25a>
 80075e6:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	dc3b      	bgt.n	8007664 <_printf_float+0x30c>
 80075ec:	2301      	movs	r3, #1
 80075ee:	4a1c      	ldr	r2, [pc, #112]	@ (8007660 <_printf_float+0x308>)
 80075f0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80075f2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80075f4:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80075f6:	47a0      	blx	r4
 80075f8:	3001      	adds	r0, #1
 80075fa:	d100      	bne.n	80075fe <_printf_float+0x2a6>
 80075fc:	e708      	b.n	8007410 <_printf_float+0xb8>
 80075fe:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 8007600:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007602:	4333      	orrs	r3, r6
 8007604:	d102      	bne.n	800760c <_printf_float+0x2b4>
 8007606:	682b      	ldr	r3, [r5, #0]
 8007608:	07db      	lsls	r3, r3, #31
 800760a:	d5d5      	bpl.n	80075b8 <_printf_float+0x260>
 800760c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800760e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007610:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007612:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007614:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8007616:	47a0      	blx	r4
 8007618:	2300      	movs	r3, #0
 800761a:	3001      	adds	r0, #1
 800761c:	d100      	bne.n	8007620 <_printf_float+0x2c8>
 800761e:	e6f7      	b.n	8007410 <_printf_float+0xb8>
 8007620:	930c      	str	r3, [sp, #48]	@ 0x30
 8007622:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007624:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007626:	425b      	negs	r3, r3
 8007628:	4293      	cmp	r3, r2
 800762a:	dc01      	bgt.n	8007630 <_printf_float+0x2d8>
 800762c:	0033      	movs	r3, r6
 800762e:	e792      	b.n	8007556 <_printf_float+0x1fe>
 8007630:	002a      	movs	r2, r5
 8007632:	2301      	movs	r3, #1
 8007634:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007636:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007638:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800763a:	321a      	adds	r2, #26
 800763c:	47a0      	blx	r4
 800763e:	3001      	adds	r0, #1
 8007640:	d100      	bne.n	8007644 <_printf_float+0x2ec>
 8007642:	e6e5      	b.n	8007410 <_printf_float+0xb8>
 8007644:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007646:	3301      	adds	r3, #1
 8007648:	e7ea      	b.n	8007620 <_printf_float+0x2c8>
 800764a:	46c0      	nop			@ (mov r8, r8)
 800764c:	7fefffff 	.word	0x7fefffff
 8007650:	0800b3b2 	.word	0x0800b3b2
 8007654:	0800b3ae 	.word	0x0800b3ae
 8007658:	0800b3ba 	.word	0x0800b3ba
 800765c:	0800b3b6 	.word	0x0800b3b6
 8007660:	0800b3be 	.word	0x0800b3be
 8007664:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007666:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 8007668:	930c      	str	r3, [sp, #48]	@ 0x30
 800766a:	429e      	cmp	r6, r3
 800766c:	dd00      	ble.n	8007670 <_printf_float+0x318>
 800766e:	001e      	movs	r6, r3
 8007670:	2e00      	cmp	r6, #0
 8007672:	dc31      	bgt.n	80076d8 <_printf_float+0x380>
 8007674:	43f3      	mvns	r3, r6
 8007676:	2400      	movs	r4, #0
 8007678:	17db      	asrs	r3, r3, #31
 800767a:	4033      	ands	r3, r6
 800767c:	930e      	str	r3, [sp, #56]	@ 0x38
 800767e:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 8007680:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007682:	1af3      	subs	r3, r6, r3
 8007684:	42a3      	cmp	r3, r4
 8007686:	dc30      	bgt.n	80076ea <_printf_float+0x392>
 8007688:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800768a:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800768c:	429a      	cmp	r2, r3
 800768e:	dc38      	bgt.n	8007702 <_printf_float+0x3aa>
 8007690:	682b      	ldr	r3, [r5, #0]
 8007692:	07db      	lsls	r3, r3, #31
 8007694:	d435      	bmi.n	8007702 <_printf_float+0x3aa>
 8007696:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 8007698:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800769a:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800769c:	1b9b      	subs	r3, r3, r6
 800769e:	1b14      	subs	r4, r2, r4
 80076a0:	429c      	cmp	r4, r3
 80076a2:	dd00      	ble.n	80076a6 <_printf_float+0x34e>
 80076a4:	001c      	movs	r4, r3
 80076a6:	2c00      	cmp	r4, #0
 80076a8:	dc34      	bgt.n	8007714 <_printf_float+0x3bc>
 80076aa:	43e3      	mvns	r3, r4
 80076ac:	2600      	movs	r6, #0
 80076ae:	17db      	asrs	r3, r3, #31
 80076b0:	401c      	ands	r4, r3
 80076b2:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80076b4:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80076b6:	1ad3      	subs	r3, r2, r3
 80076b8:	1b1b      	subs	r3, r3, r4
 80076ba:	42b3      	cmp	r3, r6
 80076bc:	dc00      	bgt.n	80076c0 <_printf_float+0x368>
 80076be:	e77b      	b.n	80075b8 <_printf_float+0x260>
 80076c0:	002a      	movs	r2, r5
 80076c2:	2301      	movs	r3, #1
 80076c4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80076c6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80076c8:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 80076ca:	321a      	adds	r2, #26
 80076cc:	47b8      	blx	r7
 80076ce:	3001      	adds	r0, #1
 80076d0:	d100      	bne.n	80076d4 <_printf_float+0x37c>
 80076d2:	e69d      	b.n	8007410 <_printf_float+0xb8>
 80076d4:	3601      	adds	r6, #1
 80076d6:	e7ec      	b.n	80076b2 <_printf_float+0x35a>
 80076d8:	0033      	movs	r3, r6
 80076da:	003a      	movs	r2, r7
 80076dc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80076de:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80076e0:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80076e2:	47a0      	blx	r4
 80076e4:	3001      	adds	r0, #1
 80076e6:	d1c5      	bne.n	8007674 <_printf_float+0x31c>
 80076e8:	e692      	b.n	8007410 <_printf_float+0xb8>
 80076ea:	002a      	movs	r2, r5
 80076ec:	2301      	movs	r3, #1
 80076ee:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80076f0:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80076f2:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80076f4:	321a      	adds	r2, #26
 80076f6:	47b0      	blx	r6
 80076f8:	3001      	adds	r0, #1
 80076fa:	d100      	bne.n	80076fe <_printf_float+0x3a6>
 80076fc:	e688      	b.n	8007410 <_printf_float+0xb8>
 80076fe:	3401      	adds	r4, #1
 8007700:	e7bd      	b.n	800767e <_printf_float+0x326>
 8007702:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007704:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007706:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007708:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800770a:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800770c:	47a0      	blx	r4
 800770e:	3001      	adds	r0, #1
 8007710:	d1c1      	bne.n	8007696 <_printf_float+0x33e>
 8007712:	e67d      	b.n	8007410 <_printf_float+0xb8>
 8007714:	19ba      	adds	r2, r7, r6
 8007716:	0023      	movs	r3, r4
 8007718:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800771a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800771c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800771e:	47b0      	blx	r6
 8007720:	3001      	adds	r0, #1
 8007722:	d1c2      	bne.n	80076aa <_printf_float+0x352>
 8007724:	e674      	b.n	8007410 <_printf_float+0xb8>
 8007726:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007728:	930c      	str	r3, [sp, #48]	@ 0x30
 800772a:	2b01      	cmp	r3, #1
 800772c:	dc02      	bgt.n	8007734 <_printf_float+0x3dc>
 800772e:	2301      	movs	r3, #1
 8007730:	421a      	tst	r2, r3
 8007732:	d039      	beq.n	80077a8 <_printf_float+0x450>
 8007734:	2301      	movs	r3, #1
 8007736:	003a      	movs	r2, r7
 8007738:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800773a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800773c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800773e:	47b0      	blx	r6
 8007740:	3001      	adds	r0, #1
 8007742:	d100      	bne.n	8007746 <_printf_float+0x3ee>
 8007744:	e664      	b.n	8007410 <_printf_float+0xb8>
 8007746:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007748:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800774a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800774c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800774e:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8007750:	47b0      	blx	r6
 8007752:	3001      	adds	r0, #1
 8007754:	d100      	bne.n	8007758 <_printf_float+0x400>
 8007756:	e65b      	b.n	8007410 <_printf_float+0xb8>
 8007758:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 800775a:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 800775c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800775e:	2200      	movs	r2, #0
 8007760:	3b01      	subs	r3, #1
 8007762:	930c      	str	r3, [sp, #48]	@ 0x30
 8007764:	2300      	movs	r3, #0
 8007766:	f7f8 fe7b 	bl	8000460 <__aeabi_dcmpeq>
 800776a:	2800      	cmp	r0, #0
 800776c:	d11a      	bne.n	80077a4 <_printf_float+0x44c>
 800776e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007770:	1c7a      	adds	r2, r7, #1
 8007772:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007774:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007776:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8007778:	47b0      	blx	r6
 800777a:	3001      	adds	r0, #1
 800777c:	d10e      	bne.n	800779c <_printf_float+0x444>
 800777e:	e647      	b.n	8007410 <_printf_float+0xb8>
 8007780:	002a      	movs	r2, r5
 8007782:	2301      	movs	r3, #1
 8007784:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007786:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007788:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800778a:	321a      	adds	r2, #26
 800778c:	47b8      	blx	r7
 800778e:	3001      	adds	r0, #1
 8007790:	d100      	bne.n	8007794 <_printf_float+0x43c>
 8007792:	e63d      	b.n	8007410 <_printf_float+0xb8>
 8007794:	3601      	adds	r6, #1
 8007796:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007798:	429e      	cmp	r6, r3
 800779a:	dbf1      	blt.n	8007780 <_printf_float+0x428>
 800779c:	002a      	movs	r2, r5
 800779e:	0023      	movs	r3, r4
 80077a0:	3250      	adds	r2, #80	@ 0x50
 80077a2:	e6d9      	b.n	8007558 <_printf_float+0x200>
 80077a4:	2600      	movs	r6, #0
 80077a6:	e7f6      	b.n	8007796 <_printf_float+0x43e>
 80077a8:	003a      	movs	r2, r7
 80077aa:	e7e2      	b.n	8007772 <_printf_float+0x41a>
 80077ac:	002a      	movs	r2, r5
 80077ae:	2301      	movs	r3, #1
 80077b0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80077b2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80077b4:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80077b6:	3219      	adds	r2, #25
 80077b8:	47b0      	blx	r6
 80077ba:	3001      	adds	r0, #1
 80077bc:	d100      	bne.n	80077c0 <_printf_float+0x468>
 80077be:	e627      	b.n	8007410 <_printf_float+0xb8>
 80077c0:	3401      	adds	r4, #1
 80077c2:	68eb      	ldr	r3, [r5, #12]
 80077c4:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80077c6:	1a9b      	subs	r3, r3, r2
 80077c8:	42a3      	cmp	r3, r4
 80077ca:	dcef      	bgt.n	80077ac <_printf_float+0x454>
 80077cc:	e6f8      	b.n	80075c0 <_printf_float+0x268>
 80077ce:	2400      	movs	r4, #0
 80077d0:	e7f7      	b.n	80077c2 <_printf_float+0x46a>
 80077d2:	46c0      	nop			@ (mov r8, r8)

080077d4 <_printf_common>:
 80077d4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80077d6:	0016      	movs	r6, r2
 80077d8:	9301      	str	r3, [sp, #4]
 80077da:	688a      	ldr	r2, [r1, #8]
 80077dc:	690b      	ldr	r3, [r1, #16]
 80077de:	000c      	movs	r4, r1
 80077e0:	9000      	str	r0, [sp, #0]
 80077e2:	4293      	cmp	r3, r2
 80077e4:	da00      	bge.n	80077e8 <_printf_common+0x14>
 80077e6:	0013      	movs	r3, r2
 80077e8:	0022      	movs	r2, r4
 80077ea:	6033      	str	r3, [r6, #0]
 80077ec:	3243      	adds	r2, #67	@ 0x43
 80077ee:	7812      	ldrb	r2, [r2, #0]
 80077f0:	2a00      	cmp	r2, #0
 80077f2:	d001      	beq.n	80077f8 <_printf_common+0x24>
 80077f4:	3301      	adds	r3, #1
 80077f6:	6033      	str	r3, [r6, #0]
 80077f8:	6823      	ldr	r3, [r4, #0]
 80077fa:	069b      	lsls	r3, r3, #26
 80077fc:	d502      	bpl.n	8007804 <_printf_common+0x30>
 80077fe:	6833      	ldr	r3, [r6, #0]
 8007800:	3302      	adds	r3, #2
 8007802:	6033      	str	r3, [r6, #0]
 8007804:	6822      	ldr	r2, [r4, #0]
 8007806:	2306      	movs	r3, #6
 8007808:	0015      	movs	r5, r2
 800780a:	401d      	ands	r5, r3
 800780c:	421a      	tst	r2, r3
 800780e:	d027      	beq.n	8007860 <_printf_common+0x8c>
 8007810:	0023      	movs	r3, r4
 8007812:	3343      	adds	r3, #67	@ 0x43
 8007814:	781b      	ldrb	r3, [r3, #0]
 8007816:	1e5a      	subs	r2, r3, #1
 8007818:	4193      	sbcs	r3, r2
 800781a:	6822      	ldr	r2, [r4, #0]
 800781c:	0692      	lsls	r2, r2, #26
 800781e:	d430      	bmi.n	8007882 <_printf_common+0xae>
 8007820:	0022      	movs	r2, r4
 8007822:	9901      	ldr	r1, [sp, #4]
 8007824:	9800      	ldr	r0, [sp, #0]
 8007826:	9d08      	ldr	r5, [sp, #32]
 8007828:	3243      	adds	r2, #67	@ 0x43
 800782a:	47a8      	blx	r5
 800782c:	3001      	adds	r0, #1
 800782e:	d025      	beq.n	800787c <_printf_common+0xa8>
 8007830:	2206      	movs	r2, #6
 8007832:	6823      	ldr	r3, [r4, #0]
 8007834:	2500      	movs	r5, #0
 8007836:	4013      	ands	r3, r2
 8007838:	2b04      	cmp	r3, #4
 800783a:	d105      	bne.n	8007848 <_printf_common+0x74>
 800783c:	6833      	ldr	r3, [r6, #0]
 800783e:	68e5      	ldr	r5, [r4, #12]
 8007840:	1aed      	subs	r5, r5, r3
 8007842:	43eb      	mvns	r3, r5
 8007844:	17db      	asrs	r3, r3, #31
 8007846:	401d      	ands	r5, r3
 8007848:	68a3      	ldr	r3, [r4, #8]
 800784a:	6922      	ldr	r2, [r4, #16]
 800784c:	4293      	cmp	r3, r2
 800784e:	dd01      	ble.n	8007854 <_printf_common+0x80>
 8007850:	1a9b      	subs	r3, r3, r2
 8007852:	18ed      	adds	r5, r5, r3
 8007854:	2600      	movs	r6, #0
 8007856:	42b5      	cmp	r5, r6
 8007858:	d120      	bne.n	800789c <_printf_common+0xc8>
 800785a:	2000      	movs	r0, #0
 800785c:	e010      	b.n	8007880 <_printf_common+0xac>
 800785e:	3501      	adds	r5, #1
 8007860:	68e3      	ldr	r3, [r4, #12]
 8007862:	6832      	ldr	r2, [r6, #0]
 8007864:	1a9b      	subs	r3, r3, r2
 8007866:	42ab      	cmp	r3, r5
 8007868:	ddd2      	ble.n	8007810 <_printf_common+0x3c>
 800786a:	0022      	movs	r2, r4
 800786c:	2301      	movs	r3, #1
 800786e:	9901      	ldr	r1, [sp, #4]
 8007870:	9800      	ldr	r0, [sp, #0]
 8007872:	9f08      	ldr	r7, [sp, #32]
 8007874:	3219      	adds	r2, #25
 8007876:	47b8      	blx	r7
 8007878:	3001      	adds	r0, #1
 800787a:	d1f0      	bne.n	800785e <_printf_common+0x8a>
 800787c:	2001      	movs	r0, #1
 800787e:	4240      	negs	r0, r0
 8007880:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007882:	2030      	movs	r0, #48	@ 0x30
 8007884:	18e1      	adds	r1, r4, r3
 8007886:	3143      	adds	r1, #67	@ 0x43
 8007888:	7008      	strb	r0, [r1, #0]
 800788a:	0021      	movs	r1, r4
 800788c:	1c5a      	adds	r2, r3, #1
 800788e:	3145      	adds	r1, #69	@ 0x45
 8007890:	7809      	ldrb	r1, [r1, #0]
 8007892:	18a2      	adds	r2, r4, r2
 8007894:	3243      	adds	r2, #67	@ 0x43
 8007896:	3302      	adds	r3, #2
 8007898:	7011      	strb	r1, [r2, #0]
 800789a:	e7c1      	b.n	8007820 <_printf_common+0x4c>
 800789c:	0022      	movs	r2, r4
 800789e:	2301      	movs	r3, #1
 80078a0:	9901      	ldr	r1, [sp, #4]
 80078a2:	9800      	ldr	r0, [sp, #0]
 80078a4:	9f08      	ldr	r7, [sp, #32]
 80078a6:	321a      	adds	r2, #26
 80078a8:	47b8      	blx	r7
 80078aa:	3001      	adds	r0, #1
 80078ac:	d0e6      	beq.n	800787c <_printf_common+0xa8>
 80078ae:	3601      	adds	r6, #1
 80078b0:	e7d1      	b.n	8007856 <_printf_common+0x82>
	...

080078b4 <_printf_i>:
 80078b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80078b6:	b08b      	sub	sp, #44	@ 0x2c
 80078b8:	9206      	str	r2, [sp, #24]
 80078ba:	000a      	movs	r2, r1
 80078bc:	3243      	adds	r2, #67	@ 0x43
 80078be:	9307      	str	r3, [sp, #28]
 80078c0:	9005      	str	r0, [sp, #20]
 80078c2:	9203      	str	r2, [sp, #12]
 80078c4:	7e0a      	ldrb	r2, [r1, #24]
 80078c6:	000c      	movs	r4, r1
 80078c8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80078ca:	2a78      	cmp	r2, #120	@ 0x78
 80078cc:	d809      	bhi.n	80078e2 <_printf_i+0x2e>
 80078ce:	2a62      	cmp	r2, #98	@ 0x62
 80078d0:	d80b      	bhi.n	80078ea <_printf_i+0x36>
 80078d2:	2a00      	cmp	r2, #0
 80078d4:	d100      	bne.n	80078d8 <_printf_i+0x24>
 80078d6:	e0ba      	b.n	8007a4e <_printf_i+0x19a>
 80078d8:	497a      	ldr	r1, [pc, #488]	@ (8007ac4 <_printf_i+0x210>)
 80078da:	9104      	str	r1, [sp, #16]
 80078dc:	2a58      	cmp	r2, #88	@ 0x58
 80078de:	d100      	bne.n	80078e2 <_printf_i+0x2e>
 80078e0:	e08e      	b.n	8007a00 <_printf_i+0x14c>
 80078e2:	0025      	movs	r5, r4
 80078e4:	3542      	adds	r5, #66	@ 0x42
 80078e6:	702a      	strb	r2, [r5, #0]
 80078e8:	e022      	b.n	8007930 <_printf_i+0x7c>
 80078ea:	0010      	movs	r0, r2
 80078ec:	3863      	subs	r0, #99	@ 0x63
 80078ee:	2815      	cmp	r0, #21
 80078f0:	d8f7      	bhi.n	80078e2 <_printf_i+0x2e>
 80078f2:	f7f8 fc25 	bl	8000140 <__gnu_thumb1_case_shi>
 80078f6:	0016      	.short	0x0016
 80078f8:	fff6001f 	.word	0xfff6001f
 80078fc:	fff6fff6 	.word	0xfff6fff6
 8007900:	001ffff6 	.word	0x001ffff6
 8007904:	fff6fff6 	.word	0xfff6fff6
 8007908:	fff6fff6 	.word	0xfff6fff6
 800790c:	0036009f 	.word	0x0036009f
 8007910:	fff6007e 	.word	0xfff6007e
 8007914:	00b0fff6 	.word	0x00b0fff6
 8007918:	0036fff6 	.word	0x0036fff6
 800791c:	fff6fff6 	.word	0xfff6fff6
 8007920:	0082      	.short	0x0082
 8007922:	0025      	movs	r5, r4
 8007924:	681a      	ldr	r2, [r3, #0]
 8007926:	3542      	adds	r5, #66	@ 0x42
 8007928:	1d11      	adds	r1, r2, #4
 800792a:	6019      	str	r1, [r3, #0]
 800792c:	6813      	ldr	r3, [r2, #0]
 800792e:	702b      	strb	r3, [r5, #0]
 8007930:	2301      	movs	r3, #1
 8007932:	e09e      	b.n	8007a72 <_printf_i+0x1be>
 8007934:	6818      	ldr	r0, [r3, #0]
 8007936:	6809      	ldr	r1, [r1, #0]
 8007938:	1d02      	adds	r2, r0, #4
 800793a:	060d      	lsls	r5, r1, #24
 800793c:	d50b      	bpl.n	8007956 <_printf_i+0xa2>
 800793e:	6806      	ldr	r6, [r0, #0]
 8007940:	601a      	str	r2, [r3, #0]
 8007942:	2e00      	cmp	r6, #0
 8007944:	da03      	bge.n	800794e <_printf_i+0x9a>
 8007946:	232d      	movs	r3, #45	@ 0x2d
 8007948:	9a03      	ldr	r2, [sp, #12]
 800794a:	4276      	negs	r6, r6
 800794c:	7013      	strb	r3, [r2, #0]
 800794e:	4b5d      	ldr	r3, [pc, #372]	@ (8007ac4 <_printf_i+0x210>)
 8007950:	270a      	movs	r7, #10
 8007952:	9304      	str	r3, [sp, #16]
 8007954:	e018      	b.n	8007988 <_printf_i+0xd4>
 8007956:	6806      	ldr	r6, [r0, #0]
 8007958:	601a      	str	r2, [r3, #0]
 800795a:	0649      	lsls	r1, r1, #25
 800795c:	d5f1      	bpl.n	8007942 <_printf_i+0x8e>
 800795e:	b236      	sxth	r6, r6
 8007960:	e7ef      	b.n	8007942 <_printf_i+0x8e>
 8007962:	6808      	ldr	r0, [r1, #0]
 8007964:	6819      	ldr	r1, [r3, #0]
 8007966:	c940      	ldmia	r1!, {r6}
 8007968:	0605      	lsls	r5, r0, #24
 800796a:	d402      	bmi.n	8007972 <_printf_i+0xbe>
 800796c:	0640      	lsls	r0, r0, #25
 800796e:	d500      	bpl.n	8007972 <_printf_i+0xbe>
 8007970:	b2b6      	uxth	r6, r6
 8007972:	6019      	str	r1, [r3, #0]
 8007974:	4b53      	ldr	r3, [pc, #332]	@ (8007ac4 <_printf_i+0x210>)
 8007976:	270a      	movs	r7, #10
 8007978:	9304      	str	r3, [sp, #16]
 800797a:	2a6f      	cmp	r2, #111	@ 0x6f
 800797c:	d100      	bne.n	8007980 <_printf_i+0xcc>
 800797e:	3f02      	subs	r7, #2
 8007980:	0023      	movs	r3, r4
 8007982:	2200      	movs	r2, #0
 8007984:	3343      	adds	r3, #67	@ 0x43
 8007986:	701a      	strb	r2, [r3, #0]
 8007988:	6863      	ldr	r3, [r4, #4]
 800798a:	60a3      	str	r3, [r4, #8]
 800798c:	2b00      	cmp	r3, #0
 800798e:	db06      	blt.n	800799e <_printf_i+0xea>
 8007990:	2104      	movs	r1, #4
 8007992:	6822      	ldr	r2, [r4, #0]
 8007994:	9d03      	ldr	r5, [sp, #12]
 8007996:	438a      	bics	r2, r1
 8007998:	6022      	str	r2, [r4, #0]
 800799a:	4333      	orrs	r3, r6
 800799c:	d00c      	beq.n	80079b8 <_printf_i+0x104>
 800799e:	9d03      	ldr	r5, [sp, #12]
 80079a0:	0030      	movs	r0, r6
 80079a2:	0039      	movs	r1, r7
 80079a4:	f7f8 fc5c 	bl	8000260 <__aeabi_uidivmod>
 80079a8:	9b04      	ldr	r3, [sp, #16]
 80079aa:	3d01      	subs	r5, #1
 80079ac:	5c5b      	ldrb	r3, [r3, r1]
 80079ae:	702b      	strb	r3, [r5, #0]
 80079b0:	0033      	movs	r3, r6
 80079b2:	0006      	movs	r6, r0
 80079b4:	429f      	cmp	r7, r3
 80079b6:	d9f3      	bls.n	80079a0 <_printf_i+0xec>
 80079b8:	2f08      	cmp	r7, #8
 80079ba:	d109      	bne.n	80079d0 <_printf_i+0x11c>
 80079bc:	6823      	ldr	r3, [r4, #0]
 80079be:	07db      	lsls	r3, r3, #31
 80079c0:	d506      	bpl.n	80079d0 <_printf_i+0x11c>
 80079c2:	6862      	ldr	r2, [r4, #4]
 80079c4:	6923      	ldr	r3, [r4, #16]
 80079c6:	429a      	cmp	r2, r3
 80079c8:	dc02      	bgt.n	80079d0 <_printf_i+0x11c>
 80079ca:	2330      	movs	r3, #48	@ 0x30
 80079cc:	3d01      	subs	r5, #1
 80079ce:	702b      	strb	r3, [r5, #0]
 80079d0:	9b03      	ldr	r3, [sp, #12]
 80079d2:	1b5b      	subs	r3, r3, r5
 80079d4:	6123      	str	r3, [r4, #16]
 80079d6:	9b07      	ldr	r3, [sp, #28]
 80079d8:	0021      	movs	r1, r4
 80079da:	9300      	str	r3, [sp, #0]
 80079dc:	9805      	ldr	r0, [sp, #20]
 80079de:	9b06      	ldr	r3, [sp, #24]
 80079e0:	aa09      	add	r2, sp, #36	@ 0x24
 80079e2:	f7ff fef7 	bl	80077d4 <_printf_common>
 80079e6:	3001      	adds	r0, #1
 80079e8:	d148      	bne.n	8007a7c <_printf_i+0x1c8>
 80079ea:	2001      	movs	r0, #1
 80079ec:	4240      	negs	r0, r0
 80079ee:	b00b      	add	sp, #44	@ 0x2c
 80079f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80079f2:	2220      	movs	r2, #32
 80079f4:	6809      	ldr	r1, [r1, #0]
 80079f6:	430a      	orrs	r2, r1
 80079f8:	6022      	str	r2, [r4, #0]
 80079fa:	2278      	movs	r2, #120	@ 0x78
 80079fc:	4932      	ldr	r1, [pc, #200]	@ (8007ac8 <_printf_i+0x214>)
 80079fe:	9104      	str	r1, [sp, #16]
 8007a00:	0021      	movs	r1, r4
 8007a02:	3145      	adds	r1, #69	@ 0x45
 8007a04:	700a      	strb	r2, [r1, #0]
 8007a06:	6819      	ldr	r1, [r3, #0]
 8007a08:	6822      	ldr	r2, [r4, #0]
 8007a0a:	c940      	ldmia	r1!, {r6}
 8007a0c:	0610      	lsls	r0, r2, #24
 8007a0e:	d402      	bmi.n	8007a16 <_printf_i+0x162>
 8007a10:	0650      	lsls	r0, r2, #25
 8007a12:	d500      	bpl.n	8007a16 <_printf_i+0x162>
 8007a14:	b2b6      	uxth	r6, r6
 8007a16:	6019      	str	r1, [r3, #0]
 8007a18:	07d3      	lsls	r3, r2, #31
 8007a1a:	d502      	bpl.n	8007a22 <_printf_i+0x16e>
 8007a1c:	2320      	movs	r3, #32
 8007a1e:	4313      	orrs	r3, r2
 8007a20:	6023      	str	r3, [r4, #0]
 8007a22:	2e00      	cmp	r6, #0
 8007a24:	d001      	beq.n	8007a2a <_printf_i+0x176>
 8007a26:	2710      	movs	r7, #16
 8007a28:	e7aa      	b.n	8007980 <_printf_i+0xcc>
 8007a2a:	2220      	movs	r2, #32
 8007a2c:	6823      	ldr	r3, [r4, #0]
 8007a2e:	4393      	bics	r3, r2
 8007a30:	6023      	str	r3, [r4, #0]
 8007a32:	e7f8      	b.n	8007a26 <_printf_i+0x172>
 8007a34:	681a      	ldr	r2, [r3, #0]
 8007a36:	680d      	ldr	r5, [r1, #0]
 8007a38:	1d10      	adds	r0, r2, #4
 8007a3a:	6949      	ldr	r1, [r1, #20]
 8007a3c:	6018      	str	r0, [r3, #0]
 8007a3e:	6813      	ldr	r3, [r2, #0]
 8007a40:	062e      	lsls	r6, r5, #24
 8007a42:	d501      	bpl.n	8007a48 <_printf_i+0x194>
 8007a44:	6019      	str	r1, [r3, #0]
 8007a46:	e002      	b.n	8007a4e <_printf_i+0x19a>
 8007a48:	066d      	lsls	r5, r5, #25
 8007a4a:	d5fb      	bpl.n	8007a44 <_printf_i+0x190>
 8007a4c:	8019      	strh	r1, [r3, #0]
 8007a4e:	2300      	movs	r3, #0
 8007a50:	9d03      	ldr	r5, [sp, #12]
 8007a52:	6123      	str	r3, [r4, #16]
 8007a54:	e7bf      	b.n	80079d6 <_printf_i+0x122>
 8007a56:	681a      	ldr	r2, [r3, #0]
 8007a58:	1d11      	adds	r1, r2, #4
 8007a5a:	6019      	str	r1, [r3, #0]
 8007a5c:	6815      	ldr	r5, [r2, #0]
 8007a5e:	2100      	movs	r1, #0
 8007a60:	0028      	movs	r0, r5
 8007a62:	6862      	ldr	r2, [r4, #4]
 8007a64:	f000 fb91 	bl	800818a <memchr>
 8007a68:	2800      	cmp	r0, #0
 8007a6a:	d001      	beq.n	8007a70 <_printf_i+0x1bc>
 8007a6c:	1b40      	subs	r0, r0, r5
 8007a6e:	6060      	str	r0, [r4, #4]
 8007a70:	6863      	ldr	r3, [r4, #4]
 8007a72:	6123      	str	r3, [r4, #16]
 8007a74:	2300      	movs	r3, #0
 8007a76:	9a03      	ldr	r2, [sp, #12]
 8007a78:	7013      	strb	r3, [r2, #0]
 8007a7a:	e7ac      	b.n	80079d6 <_printf_i+0x122>
 8007a7c:	002a      	movs	r2, r5
 8007a7e:	6923      	ldr	r3, [r4, #16]
 8007a80:	9906      	ldr	r1, [sp, #24]
 8007a82:	9805      	ldr	r0, [sp, #20]
 8007a84:	9d07      	ldr	r5, [sp, #28]
 8007a86:	47a8      	blx	r5
 8007a88:	3001      	adds	r0, #1
 8007a8a:	d0ae      	beq.n	80079ea <_printf_i+0x136>
 8007a8c:	6823      	ldr	r3, [r4, #0]
 8007a8e:	079b      	lsls	r3, r3, #30
 8007a90:	d415      	bmi.n	8007abe <_printf_i+0x20a>
 8007a92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a94:	68e0      	ldr	r0, [r4, #12]
 8007a96:	4298      	cmp	r0, r3
 8007a98:	daa9      	bge.n	80079ee <_printf_i+0x13a>
 8007a9a:	0018      	movs	r0, r3
 8007a9c:	e7a7      	b.n	80079ee <_printf_i+0x13a>
 8007a9e:	0022      	movs	r2, r4
 8007aa0:	2301      	movs	r3, #1
 8007aa2:	9906      	ldr	r1, [sp, #24]
 8007aa4:	9805      	ldr	r0, [sp, #20]
 8007aa6:	9e07      	ldr	r6, [sp, #28]
 8007aa8:	3219      	adds	r2, #25
 8007aaa:	47b0      	blx	r6
 8007aac:	3001      	adds	r0, #1
 8007aae:	d09c      	beq.n	80079ea <_printf_i+0x136>
 8007ab0:	3501      	adds	r5, #1
 8007ab2:	68e3      	ldr	r3, [r4, #12]
 8007ab4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007ab6:	1a9b      	subs	r3, r3, r2
 8007ab8:	42ab      	cmp	r3, r5
 8007aba:	dcf0      	bgt.n	8007a9e <_printf_i+0x1ea>
 8007abc:	e7e9      	b.n	8007a92 <_printf_i+0x1de>
 8007abe:	2500      	movs	r5, #0
 8007ac0:	e7f7      	b.n	8007ab2 <_printf_i+0x1fe>
 8007ac2:	46c0      	nop			@ (mov r8, r8)
 8007ac4:	0800b3c0 	.word	0x0800b3c0
 8007ac8:	0800b3d1 	.word	0x0800b3d1

08007acc <std>:
 8007acc:	2300      	movs	r3, #0
 8007ace:	b510      	push	{r4, lr}
 8007ad0:	0004      	movs	r4, r0
 8007ad2:	6003      	str	r3, [r0, #0]
 8007ad4:	6043      	str	r3, [r0, #4]
 8007ad6:	6083      	str	r3, [r0, #8]
 8007ad8:	8181      	strh	r1, [r0, #12]
 8007ada:	6643      	str	r3, [r0, #100]	@ 0x64
 8007adc:	81c2      	strh	r2, [r0, #14]
 8007ade:	6103      	str	r3, [r0, #16]
 8007ae0:	6143      	str	r3, [r0, #20]
 8007ae2:	6183      	str	r3, [r0, #24]
 8007ae4:	0019      	movs	r1, r3
 8007ae6:	2208      	movs	r2, #8
 8007ae8:	305c      	adds	r0, #92	@ 0x5c
 8007aea:	f000 fa45 	bl	8007f78 <memset>
 8007aee:	4b0b      	ldr	r3, [pc, #44]	@ (8007b1c <std+0x50>)
 8007af0:	6224      	str	r4, [r4, #32]
 8007af2:	6263      	str	r3, [r4, #36]	@ 0x24
 8007af4:	4b0a      	ldr	r3, [pc, #40]	@ (8007b20 <std+0x54>)
 8007af6:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007af8:	4b0a      	ldr	r3, [pc, #40]	@ (8007b24 <std+0x58>)
 8007afa:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007afc:	4b0a      	ldr	r3, [pc, #40]	@ (8007b28 <std+0x5c>)
 8007afe:	6323      	str	r3, [r4, #48]	@ 0x30
 8007b00:	4b0a      	ldr	r3, [pc, #40]	@ (8007b2c <std+0x60>)
 8007b02:	429c      	cmp	r4, r3
 8007b04:	d005      	beq.n	8007b12 <std+0x46>
 8007b06:	4b0a      	ldr	r3, [pc, #40]	@ (8007b30 <std+0x64>)
 8007b08:	429c      	cmp	r4, r3
 8007b0a:	d002      	beq.n	8007b12 <std+0x46>
 8007b0c:	4b09      	ldr	r3, [pc, #36]	@ (8007b34 <std+0x68>)
 8007b0e:	429c      	cmp	r4, r3
 8007b10:	d103      	bne.n	8007b1a <std+0x4e>
 8007b12:	0020      	movs	r0, r4
 8007b14:	3058      	adds	r0, #88	@ 0x58
 8007b16:	f000 fb2d 	bl	8008174 <__retarget_lock_init_recursive>
 8007b1a:	bd10      	pop	{r4, pc}
 8007b1c:	08007da1 	.word	0x08007da1
 8007b20:	08007dc9 	.word	0x08007dc9
 8007b24:	08007e01 	.word	0x08007e01
 8007b28:	08007e2d 	.word	0x08007e2d
 8007b2c:	2000072c 	.word	0x2000072c
 8007b30:	20000794 	.word	0x20000794
 8007b34:	200007fc 	.word	0x200007fc

08007b38 <stdio_exit_handler>:
 8007b38:	b510      	push	{r4, lr}
 8007b3a:	4a03      	ldr	r2, [pc, #12]	@ (8007b48 <stdio_exit_handler+0x10>)
 8007b3c:	4903      	ldr	r1, [pc, #12]	@ (8007b4c <stdio_exit_handler+0x14>)
 8007b3e:	4804      	ldr	r0, [pc, #16]	@ (8007b50 <stdio_exit_handler+0x18>)
 8007b40:	f000 f86c 	bl	8007c1c <_fwalk_sglue>
 8007b44:	bd10      	pop	{r4, pc}
 8007b46:	46c0      	nop			@ (mov r8, r8)
 8007b48:	20000024 	.word	0x20000024
 8007b4c:	0800a781 	.word	0x0800a781
 8007b50:	200001a0 	.word	0x200001a0

08007b54 <cleanup_stdio>:
 8007b54:	6841      	ldr	r1, [r0, #4]
 8007b56:	4b0b      	ldr	r3, [pc, #44]	@ (8007b84 <cleanup_stdio+0x30>)
 8007b58:	b510      	push	{r4, lr}
 8007b5a:	0004      	movs	r4, r0
 8007b5c:	4299      	cmp	r1, r3
 8007b5e:	d001      	beq.n	8007b64 <cleanup_stdio+0x10>
 8007b60:	f002 fe0e 	bl	800a780 <_fflush_r>
 8007b64:	68a1      	ldr	r1, [r4, #8]
 8007b66:	4b08      	ldr	r3, [pc, #32]	@ (8007b88 <cleanup_stdio+0x34>)
 8007b68:	4299      	cmp	r1, r3
 8007b6a:	d002      	beq.n	8007b72 <cleanup_stdio+0x1e>
 8007b6c:	0020      	movs	r0, r4
 8007b6e:	f002 fe07 	bl	800a780 <_fflush_r>
 8007b72:	68e1      	ldr	r1, [r4, #12]
 8007b74:	4b05      	ldr	r3, [pc, #20]	@ (8007b8c <cleanup_stdio+0x38>)
 8007b76:	4299      	cmp	r1, r3
 8007b78:	d002      	beq.n	8007b80 <cleanup_stdio+0x2c>
 8007b7a:	0020      	movs	r0, r4
 8007b7c:	f002 fe00 	bl	800a780 <_fflush_r>
 8007b80:	bd10      	pop	{r4, pc}
 8007b82:	46c0      	nop			@ (mov r8, r8)
 8007b84:	2000072c 	.word	0x2000072c
 8007b88:	20000794 	.word	0x20000794
 8007b8c:	200007fc 	.word	0x200007fc

08007b90 <global_stdio_init.part.0>:
 8007b90:	b510      	push	{r4, lr}
 8007b92:	4b09      	ldr	r3, [pc, #36]	@ (8007bb8 <global_stdio_init.part.0+0x28>)
 8007b94:	4a09      	ldr	r2, [pc, #36]	@ (8007bbc <global_stdio_init.part.0+0x2c>)
 8007b96:	2104      	movs	r1, #4
 8007b98:	601a      	str	r2, [r3, #0]
 8007b9a:	4809      	ldr	r0, [pc, #36]	@ (8007bc0 <global_stdio_init.part.0+0x30>)
 8007b9c:	2200      	movs	r2, #0
 8007b9e:	f7ff ff95 	bl	8007acc <std>
 8007ba2:	2201      	movs	r2, #1
 8007ba4:	2109      	movs	r1, #9
 8007ba6:	4807      	ldr	r0, [pc, #28]	@ (8007bc4 <global_stdio_init.part.0+0x34>)
 8007ba8:	f7ff ff90 	bl	8007acc <std>
 8007bac:	2202      	movs	r2, #2
 8007bae:	2112      	movs	r1, #18
 8007bb0:	4805      	ldr	r0, [pc, #20]	@ (8007bc8 <global_stdio_init.part.0+0x38>)
 8007bb2:	f7ff ff8b 	bl	8007acc <std>
 8007bb6:	bd10      	pop	{r4, pc}
 8007bb8:	20000864 	.word	0x20000864
 8007bbc:	08007b39 	.word	0x08007b39
 8007bc0:	2000072c 	.word	0x2000072c
 8007bc4:	20000794 	.word	0x20000794
 8007bc8:	200007fc 	.word	0x200007fc

08007bcc <__sfp_lock_acquire>:
 8007bcc:	b510      	push	{r4, lr}
 8007bce:	4802      	ldr	r0, [pc, #8]	@ (8007bd8 <__sfp_lock_acquire+0xc>)
 8007bd0:	f000 fad1 	bl	8008176 <__retarget_lock_acquire_recursive>
 8007bd4:	bd10      	pop	{r4, pc}
 8007bd6:	46c0      	nop			@ (mov r8, r8)
 8007bd8:	2000086d 	.word	0x2000086d

08007bdc <__sfp_lock_release>:
 8007bdc:	b510      	push	{r4, lr}
 8007bde:	4802      	ldr	r0, [pc, #8]	@ (8007be8 <__sfp_lock_release+0xc>)
 8007be0:	f000 faca 	bl	8008178 <__retarget_lock_release_recursive>
 8007be4:	bd10      	pop	{r4, pc}
 8007be6:	46c0      	nop			@ (mov r8, r8)
 8007be8:	2000086d 	.word	0x2000086d

08007bec <__sinit>:
 8007bec:	b510      	push	{r4, lr}
 8007bee:	0004      	movs	r4, r0
 8007bf0:	f7ff ffec 	bl	8007bcc <__sfp_lock_acquire>
 8007bf4:	6a23      	ldr	r3, [r4, #32]
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d002      	beq.n	8007c00 <__sinit+0x14>
 8007bfa:	f7ff ffef 	bl	8007bdc <__sfp_lock_release>
 8007bfe:	bd10      	pop	{r4, pc}
 8007c00:	4b04      	ldr	r3, [pc, #16]	@ (8007c14 <__sinit+0x28>)
 8007c02:	6223      	str	r3, [r4, #32]
 8007c04:	4b04      	ldr	r3, [pc, #16]	@ (8007c18 <__sinit+0x2c>)
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d1f6      	bne.n	8007bfa <__sinit+0xe>
 8007c0c:	f7ff ffc0 	bl	8007b90 <global_stdio_init.part.0>
 8007c10:	e7f3      	b.n	8007bfa <__sinit+0xe>
 8007c12:	46c0      	nop			@ (mov r8, r8)
 8007c14:	08007b55 	.word	0x08007b55
 8007c18:	20000864 	.word	0x20000864

08007c1c <_fwalk_sglue>:
 8007c1c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007c1e:	0014      	movs	r4, r2
 8007c20:	2600      	movs	r6, #0
 8007c22:	9000      	str	r0, [sp, #0]
 8007c24:	9101      	str	r1, [sp, #4]
 8007c26:	68a5      	ldr	r5, [r4, #8]
 8007c28:	6867      	ldr	r7, [r4, #4]
 8007c2a:	3f01      	subs	r7, #1
 8007c2c:	d504      	bpl.n	8007c38 <_fwalk_sglue+0x1c>
 8007c2e:	6824      	ldr	r4, [r4, #0]
 8007c30:	2c00      	cmp	r4, #0
 8007c32:	d1f8      	bne.n	8007c26 <_fwalk_sglue+0xa>
 8007c34:	0030      	movs	r0, r6
 8007c36:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007c38:	89ab      	ldrh	r3, [r5, #12]
 8007c3a:	2b01      	cmp	r3, #1
 8007c3c:	d908      	bls.n	8007c50 <_fwalk_sglue+0x34>
 8007c3e:	220e      	movs	r2, #14
 8007c40:	5eab      	ldrsh	r3, [r5, r2]
 8007c42:	3301      	adds	r3, #1
 8007c44:	d004      	beq.n	8007c50 <_fwalk_sglue+0x34>
 8007c46:	0029      	movs	r1, r5
 8007c48:	9800      	ldr	r0, [sp, #0]
 8007c4a:	9b01      	ldr	r3, [sp, #4]
 8007c4c:	4798      	blx	r3
 8007c4e:	4306      	orrs	r6, r0
 8007c50:	3568      	adds	r5, #104	@ 0x68
 8007c52:	e7ea      	b.n	8007c2a <_fwalk_sglue+0xe>

08007c54 <iprintf>:
 8007c54:	b40f      	push	{r0, r1, r2, r3}
 8007c56:	b507      	push	{r0, r1, r2, lr}
 8007c58:	4905      	ldr	r1, [pc, #20]	@ (8007c70 <iprintf+0x1c>)
 8007c5a:	ab04      	add	r3, sp, #16
 8007c5c:	6808      	ldr	r0, [r1, #0]
 8007c5e:	cb04      	ldmia	r3!, {r2}
 8007c60:	6881      	ldr	r1, [r0, #8]
 8007c62:	9301      	str	r3, [sp, #4]
 8007c64:	f002 fbea 	bl	800a43c <_vfiprintf_r>
 8007c68:	b003      	add	sp, #12
 8007c6a:	bc08      	pop	{r3}
 8007c6c:	b004      	add	sp, #16
 8007c6e:	4718      	bx	r3
 8007c70:	2000019c 	.word	0x2000019c

08007c74 <_puts_r>:
 8007c74:	6a03      	ldr	r3, [r0, #32]
 8007c76:	b570      	push	{r4, r5, r6, lr}
 8007c78:	0005      	movs	r5, r0
 8007c7a:	000e      	movs	r6, r1
 8007c7c:	6884      	ldr	r4, [r0, #8]
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d101      	bne.n	8007c86 <_puts_r+0x12>
 8007c82:	f7ff ffb3 	bl	8007bec <__sinit>
 8007c86:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007c88:	07db      	lsls	r3, r3, #31
 8007c8a:	d405      	bmi.n	8007c98 <_puts_r+0x24>
 8007c8c:	89a3      	ldrh	r3, [r4, #12]
 8007c8e:	059b      	lsls	r3, r3, #22
 8007c90:	d402      	bmi.n	8007c98 <_puts_r+0x24>
 8007c92:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007c94:	f000 fa6f 	bl	8008176 <__retarget_lock_acquire_recursive>
 8007c98:	89a3      	ldrh	r3, [r4, #12]
 8007c9a:	071b      	lsls	r3, r3, #28
 8007c9c:	d502      	bpl.n	8007ca4 <_puts_r+0x30>
 8007c9e:	6923      	ldr	r3, [r4, #16]
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	d11f      	bne.n	8007ce4 <_puts_r+0x70>
 8007ca4:	0021      	movs	r1, r4
 8007ca6:	0028      	movs	r0, r5
 8007ca8:	f000 f908 	bl	8007ebc <__swsetup_r>
 8007cac:	2800      	cmp	r0, #0
 8007cae:	d019      	beq.n	8007ce4 <_puts_r+0x70>
 8007cb0:	2501      	movs	r5, #1
 8007cb2:	426d      	negs	r5, r5
 8007cb4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007cb6:	07db      	lsls	r3, r3, #31
 8007cb8:	d405      	bmi.n	8007cc6 <_puts_r+0x52>
 8007cba:	89a3      	ldrh	r3, [r4, #12]
 8007cbc:	059b      	lsls	r3, r3, #22
 8007cbe:	d402      	bmi.n	8007cc6 <_puts_r+0x52>
 8007cc0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007cc2:	f000 fa59 	bl	8008178 <__retarget_lock_release_recursive>
 8007cc6:	0028      	movs	r0, r5
 8007cc8:	bd70      	pop	{r4, r5, r6, pc}
 8007cca:	3601      	adds	r6, #1
 8007ccc:	60a3      	str	r3, [r4, #8]
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	da04      	bge.n	8007cdc <_puts_r+0x68>
 8007cd2:	69a2      	ldr	r2, [r4, #24]
 8007cd4:	429a      	cmp	r2, r3
 8007cd6:	dc16      	bgt.n	8007d06 <_puts_r+0x92>
 8007cd8:	290a      	cmp	r1, #10
 8007cda:	d014      	beq.n	8007d06 <_puts_r+0x92>
 8007cdc:	6823      	ldr	r3, [r4, #0]
 8007cde:	1c5a      	adds	r2, r3, #1
 8007ce0:	6022      	str	r2, [r4, #0]
 8007ce2:	7019      	strb	r1, [r3, #0]
 8007ce4:	68a3      	ldr	r3, [r4, #8]
 8007ce6:	7831      	ldrb	r1, [r6, #0]
 8007ce8:	3b01      	subs	r3, #1
 8007cea:	2900      	cmp	r1, #0
 8007cec:	d1ed      	bne.n	8007cca <_puts_r+0x56>
 8007cee:	60a3      	str	r3, [r4, #8]
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	da0f      	bge.n	8007d14 <_puts_r+0xa0>
 8007cf4:	0022      	movs	r2, r4
 8007cf6:	0028      	movs	r0, r5
 8007cf8:	310a      	adds	r1, #10
 8007cfa:	f000 f89d 	bl	8007e38 <__swbuf_r>
 8007cfe:	3001      	adds	r0, #1
 8007d00:	d0d6      	beq.n	8007cb0 <_puts_r+0x3c>
 8007d02:	250a      	movs	r5, #10
 8007d04:	e7d6      	b.n	8007cb4 <_puts_r+0x40>
 8007d06:	0022      	movs	r2, r4
 8007d08:	0028      	movs	r0, r5
 8007d0a:	f000 f895 	bl	8007e38 <__swbuf_r>
 8007d0e:	3001      	adds	r0, #1
 8007d10:	d1e8      	bne.n	8007ce4 <_puts_r+0x70>
 8007d12:	e7cd      	b.n	8007cb0 <_puts_r+0x3c>
 8007d14:	6823      	ldr	r3, [r4, #0]
 8007d16:	1c5a      	adds	r2, r3, #1
 8007d18:	6022      	str	r2, [r4, #0]
 8007d1a:	220a      	movs	r2, #10
 8007d1c:	701a      	strb	r2, [r3, #0]
 8007d1e:	e7f0      	b.n	8007d02 <_puts_r+0x8e>

08007d20 <puts>:
 8007d20:	b510      	push	{r4, lr}
 8007d22:	4b03      	ldr	r3, [pc, #12]	@ (8007d30 <puts+0x10>)
 8007d24:	0001      	movs	r1, r0
 8007d26:	6818      	ldr	r0, [r3, #0]
 8007d28:	f7ff ffa4 	bl	8007c74 <_puts_r>
 8007d2c:	bd10      	pop	{r4, pc}
 8007d2e:	46c0      	nop			@ (mov r8, r8)
 8007d30:	2000019c 	.word	0x2000019c

08007d34 <sniprintf>:
 8007d34:	b40c      	push	{r2, r3}
 8007d36:	b530      	push	{r4, r5, lr}
 8007d38:	4b18      	ldr	r3, [pc, #96]	@ (8007d9c <sniprintf+0x68>)
 8007d3a:	000c      	movs	r4, r1
 8007d3c:	681d      	ldr	r5, [r3, #0]
 8007d3e:	b09d      	sub	sp, #116	@ 0x74
 8007d40:	2900      	cmp	r1, #0
 8007d42:	da08      	bge.n	8007d56 <sniprintf+0x22>
 8007d44:	238b      	movs	r3, #139	@ 0x8b
 8007d46:	2001      	movs	r0, #1
 8007d48:	602b      	str	r3, [r5, #0]
 8007d4a:	4240      	negs	r0, r0
 8007d4c:	b01d      	add	sp, #116	@ 0x74
 8007d4e:	bc30      	pop	{r4, r5}
 8007d50:	bc08      	pop	{r3}
 8007d52:	b002      	add	sp, #8
 8007d54:	4718      	bx	r3
 8007d56:	2382      	movs	r3, #130	@ 0x82
 8007d58:	466a      	mov	r2, sp
 8007d5a:	009b      	lsls	r3, r3, #2
 8007d5c:	8293      	strh	r3, [r2, #20]
 8007d5e:	2300      	movs	r3, #0
 8007d60:	9002      	str	r0, [sp, #8]
 8007d62:	931b      	str	r3, [sp, #108]	@ 0x6c
 8007d64:	9006      	str	r0, [sp, #24]
 8007d66:	4299      	cmp	r1, r3
 8007d68:	d000      	beq.n	8007d6c <sniprintf+0x38>
 8007d6a:	1e4b      	subs	r3, r1, #1
 8007d6c:	9304      	str	r3, [sp, #16]
 8007d6e:	9307      	str	r3, [sp, #28]
 8007d70:	2301      	movs	r3, #1
 8007d72:	466a      	mov	r2, sp
 8007d74:	425b      	negs	r3, r3
 8007d76:	82d3      	strh	r3, [r2, #22]
 8007d78:	0028      	movs	r0, r5
 8007d7a:	ab21      	add	r3, sp, #132	@ 0x84
 8007d7c:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007d7e:	a902      	add	r1, sp, #8
 8007d80:	9301      	str	r3, [sp, #4]
 8007d82:	f002 fa35 	bl	800a1f0 <_svfiprintf_r>
 8007d86:	1c43      	adds	r3, r0, #1
 8007d88:	da01      	bge.n	8007d8e <sniprintf+0x5a>
 8007d8a:	238b      	movs	r3, #139	@ 0x8b
 8007d8c:	602b      	str	r3, [r5, #0]
 8007d8e:	2c00      	cmp	r4, #0
 8007d90:	d0dc      	beq.n	8007d4c <sniprintf+0x18>
 8007d92:	2200      	movs	r2, #0
 8007d94:	9b02      	ldr	r3, [sp, #8]
 8007d96:	701a      	strb	r2, [r3, #0]
 8007d98:	e7d8      	b.n	8007d4c <sniprintf+0x18>
 8007d9a:	46c0      	nop			@ (mov r8, r8)
 8007d9c:	2000019c 	.word	0x2000019c

08007da0 <__sread>:
 8007da0:	b570      	push	{r4, r5, r6, lr}
 8007da2:	000c      	movs	r4, r1
 8007da4:	250e      	movs	r5, #14
 8007da6:	5f49      	ldrsh	r1, [r1, r5]
 8007da8:	f000 f992 	bl	80080d0 <_read_r>
 8007dac:	2800      	cmp	r0, #0
 8007dae:	db03      	blt.n	8007db8 <__sread+0x18>
 8007db0:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8007db2:	181b      	adds	r3, r3, r0
 8007db4:	6563      	str	r3, [r4, #84]	@ 0x54
 8007db6:	bd70      	pop	{r4, r5, r6, pc}
 8007db8:	89a3      	ldrh	r3, [r4, #12]
 8007dba:	4a02      	ldr	r2, [pc, #8]	@ (8007dc4 <__sread+0x24>)
 8007dbc:	4013      	ands	r3, r2
 8007dbe:	81a3      	strh	r3, [r4, #12]
 8007dc0:	e7f9      	b.n	8007db6 <__sread+0x16>
 8007dc2:	46c0      	nop			@ (mov r8, r8)
 8007dc4:	ffffefff 	.word	0xffffefff

08007dc8 <__swrite>:
 8007dc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007dca:	001f      	movs	r7, r3
 8007dcc:	898b      	ldrh	r3, [r1, #12]
 8007dce:	0005      	movs	r5, r0
 8007dd0:	000c      	movs	r4, r1
 8007dd2:	0016      	movs	r6, r2
 8007dd4:	05db      	lsls	r3, r3, #23
 8007dd6:	d505      	bpl.n	8007de4 <__swrite+0x1c>
 8007dd8:	230e      	movs	r3, #14
 8007dda:	5ec9      	ldrsh	r1, [r1, r3]
 8007ddc:	2200      	movs	r2, #0
 8007dde:	2302      	movs	r3, #2
 8007de0:	f000 f962 	bl	80080a8 <_lseek_r>
 8007de4:	89a3      	ldrh	r3, [r4, #12]
 8007de6:	4a05      	ldr	r2, [pc, #20]	@ (8007dfc <__swrite+0x34>)
 8007de8:	0028      	movs	r0, r5
 8007dea:	4013      	ands	r3, r2
 8007dec:	81a3      	strh	r3, [r4, #12]
 8007dee:	0032      	movs	r2, r6
 8007df0:	230e      	movs	r3, #14
 8007df2:	5ee1      	ldrsh	r1, [r4, r3]
 8007df4:	003b      	movs	r3, r7
 8007df6:	f000 f97f 	bl	80080f8 <_write_r>
 8007dfa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007dfc:	ffffefff 	.word	0xffffefff

08007e00 <__sseek>:
 8007e00:	b570      	push	{r4, r5, r6, lr}
 8007e02:	000c      	movs	r4, r1
 8007e04:	250e      	movs	r5, #14
 8007e06:	5f49      	ldrsh	r1, [r1, r5]
 8007e08:	f000 f94e 	bl	80080a8 <_lseek_r>
 8007e0c:	89a3      	ldrh	r3, [r4, #12]
 8007e0e:	1c42      	adds	r2, r0, #1
 8007e10:	d103      	bne.n	8007e1a <__sseek+0x1a>
 8007e12:	4a05      	ldr	r2, [pc, #20]	@ (8007e28 <__sseek+0x28>)
 8007e14:	4013      	ands	r3, r2
 8007e16:	81a3      	strh	r3, [r4, #12]
 8007e18:	bd70      	pop	{r4, r5, r6, pc}
 8007e1a:	2280      	movs	r2, #128	@ 0x80
 8007e1c:	0152      	lsls	r2, r2, #5
 8007e1e:	4313      	orrs	r3, r2
 8007e20:	81a3      	strh	r3, [r4, #12]
 8007e22:	6560      	str	r0, [r4, #84]	@ 0x54
 8007e24:	e7f8      	b.n	8007e18 <__sseek+0x18>
 8007e26:	46c0      	nop			@ (mov r8, r8)
 8007e28:	ffffefff 	.word	0xffffefff

08007e2c <__sclose>:
 8007e2c:	b510      	push	{r4, lr}
 8007e2e:	230e      	movs	r3, #14
 8007e30:	5ec9      	ldrsh	r1, [r1, r3]
 8007e32:	f000 f927 	bl	8008084 <_close_r>
 8007e36:	bd10      	pop	{r4, pc}

08007e38 <__swbuf_r>:
 8007e38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e3a:	0006      	movs	r6, r0
 8007e3c:	000d      	movs	r5, r1
 8007e3e:	0014      	movs	r4, r2
 8007e40:	2800      	cmp	r0, #0
 8007e42:	d004      	beq.n	8007e4e <__swbuf_r+0x16>
 8007e44:	6a03      	ldr	r3, [r0, #32]
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	d101      	bne.n	8007e4e <__swbuf_r+0x16>
 8007e4a:	f7ff fecf 	bl	8007bec <__sinit>
 8007e4e:	69a3      	ldr	r3, [r4, #24]
 8007e50:	60a3      	str	r3, [r4, #8]
 8007e52:	89a3      	ldrh	r3, [r4, #12]
 8007e54:	071b      	lsls	r3, r3, #28
 8007e56:	d502      	bpl.n	8007e5e <__swbuf_r+0x26>
 8007e58:	6923      	ldr	r3, [r4, #16]
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	d109      	bne.n	8007e72 <__swbuf_r+0x3a>
 8007e5e:	0021      	movs	r1, r4
 8007e60:	0030      	movs	r0, r6
 8007e62:	f000 f82b 	bl	8007ebc <__swsetup_r>
 8007e66:	2800      	cmp	r0, #0
 8007e68:	d003      	beq.n	8007e72 <__swbuf_r+0x3a>
 8007e6a:	2501      	movs	r5, #1
 8007e6c:	426d      	negs	r5, r5
 8007e6e:	0028      	movs	r0, r5
 8007e70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007e72:	6923      	ldr	r3, [r4, #16]
 8007e74:	6820      	ldr	r0, [r4, #0]
 8007e76:	b2ef      	uxtb	r7, r5
 8007e78:	1ac0      	subs	r0, r0, r3
 8007e7a:	6963      	ldr	r3, [r4, #20]
 8007e7c:	b2ed      	uxtb	r5, r5
 8007e7e:	4283      	cmp	r3, r0
 8007e80:	dc05      	bgt.n	8007e8e <__swbuf_r+0x56>
 8007e82:	0021      	movs	r1, r4
 8007e84:	0030      	movs	r0, r6
 8007e86:	f002 fc7b 	bl	800a780 <_fflush_r>
 8007e8a:	2800      	cmp	r0, #0
 8007e8c:	d1ed      	bne.n	8007e6a <__swbuf_r+0x32>
 8007e8e:	68a3      	ldr	r3, [r4, #8]
 8007e90:	3001      	adds	r0, #1
 8007e92:	3b01      	subs	r3, #1
 8007e94:	60a3      	str	r3, [r4, #8]
 8007e96:	6823      	ldr	r3, [r4, #0]
 8007e98:	1c5a      	adds	r2, r3, #1
 8007e9a:	6022      	str	r2, [r4, #0]
 8007e9c:	701f      	strb	r7, [r3, #0]
 8007e9e:	6963      	ldr	r3, [r4, #20]
 8007ea0:	4283      	cmp	r3, r0
 8007ea2:	d004      	beq.n	8007eae <__swbuf_r+0x76>
 8007ea4:	89a3      	ldrh	r3, [r4, #12]
 8007ea6:	07db      	lsls	r3, r3, #31
 8007ea8:	d5e1      	bpl.n	8007e6e <__swbuf_r+0x36>
 8007eaa:	2d0a      	cmp	r5, #10
 8007eac:	d1df      	bne.n	8007e6e <__swbuf_r+0x36>
 8007eae:	0021      	movs	r1, r4
 8007eb0:	0030      	movs	r0, r6
 8007eb2:	f002 fc65 	bl	800a780 <_fflush_r>
 8007eb6:	2800      	cmp	r0, #0
 8007eb8:	d0d9      	beq.n	8007e6e <__swbuf_r+0x36>
 8007eba:	e7d6      	b.n	8007e6a <__swbuf_r+0x32>

08007ebc <__swsetup_r>:
 8007ebc:	4b2d      	ldr	r3, [pc, #180]	@ (8007f74 <__swsetup_r+0xb8>)
 8007ebe:	b570      	push	{r4, r5, r6, lr}
 8007ec0:	0005      	movs	r5, r0
 8007ec2:	6818      	ldr	r0, [r3, #0]
 8007ec4:	000c      	movs	r4, r1
 8007ec6:	2800      	cmp	r0, #0
 8007ec8:	d004      	beq.n	8007ed4 <__swsetup_r+0x18>
 8007eca:	6a03      	ldr	r3, [r0, #32]
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	d101      	bne.n	8007ed4 <__swsetup_r+0x18>
 8007ed0:	f7ff fe8c 	bl	8007bec <__sinit>
 8007ed4:	220c      	movs	r2, #12
 8007ed6:	5ea3      	ldrsh	r3, [r4, r2]
 8007ed8:	071a      	lsls	r2, r3, #28
 8007eda:	d423      	bmi.n	8007f24 <__swsetup_r+0x68>
 8007edc:	06da      	lsls	r2, r3, #27
 8007ede:	d407      	bmi.n	8007ef0 <__swsetup_r+0x34>
 8007ee0:	2209      	movs	r2, #9
 8007ee2:	602a      	str	r2, [r5, #0]
 8007ee4:	2240      	movs	r2, #64	@ 0x40
 8007ee6:	2001      	movs	r0, #1
 8007ee8:	4313      	orrs	r3, r2
 8007eea:	81a3      	strh	r3, [r4, #12]
 8007eec:	4240      	negs	r0, r0
 8007eee:	e03a      	b.n	8007f66 <__swsetup_r+0xaa>
 8007ef0:	075b      	lsls	r3, r3, #29
 8007ef2:	d513      	bpl.n	8007f1c <__swsetup_r+0x60>
 8007ef4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007ef6:	2900      	cmp	r1, #0
 8007ef8:	d008      	beq.n	8007f0c <__swsetup_r+0x50>
 8007efa:	0023      	movs	r3, r4
 8007efc:	3344      	adds	r3, #68	@ 0x44
 8007efe:	4299      	cmp	r1, r3
 8007f00:	d002      	beq.n	8007f08 <__swsetup_r+0x4c>
 8007f02:	0028      	movs	r0, r5
 8007f04:	f000 ffd2 	bl	8008eac <_free_r>
 8007f08:	2300      	movs	r3, #0
 8007f0a:	6363      	str	r3, [r4, #52]	@ 0x34
 8007f0c:	2224      	movs	r2, #36	@ 0x24
 8007f0e:	89a3      	ldrh	r3, [r4, #12]
 8007f10:	4393      	bics	r3, r2
 8007f12:	81a3      	strh	r3, [r4, #12]
 8007f14:	2300      	movs	r3, #0
 8007f16:	6063      	str	r3, [r4, #4]
 8007f18:	6923      	ldr	r3, [r4, #16]
 8007f1a:	6023      	str	r3, [r4, #0]
 8007f1c:	2308      	movs	r3, #8
 8007f1e:	89a2      	ldrh	r2, [r4, #12]
 8007f20:	4313      	orrs	r3, r2
 8007f22:	81a3      	strh	r3, [r4, #12]
 8007f24:	6923      	ldr	r3, [r4, #16]
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	d10b      	bne.n	8007f42 <__swsetup_r+0x86>
 8007f2a:	21a0      	movs	r1, #160	@ 0xa0
 8007f2c:	2280      	movs	r2, #128	@ 0x80
 8007f2e:	89a3      	ldrh	r3, [r4, #12]
 8007f30:	0089      	lsls	r1, r1, #2
 8007f32:	0092      	lsls	r2, r2, #2
 8007f34:	400b      	ands	r3, r1
 8007f36:	4293      	cmp	r3, r2
 8007f38:	d003      	beq.n	8007f42 <__swsetup_r+0x86>
 8007f3a:	0021      	movs	r1, r4
 8007f3c:	0028      	movs	r0, r5
 8007f3e:	f002 fc75 	bl	800a82c <__smakebuf_r>
 8007f42:	220c      	movs	r2, #12
 8007f44:	5ea3      	ldrsh	r3, [r4, r2]
 8007f46:	2101      	movs	r1, #1
 8007f48:	001a      	movs	r2, r3
 8007f4a:	400a      	ands	r2, r1
 8007f4c:	420b      	tst	r3, r1
 8007f4e:	d00b      	beq.n	8007f68 <__swsetup_r+0xac>
 8007f50:	2200      	movs	r2, #0
 8007f52:	60a2      	str	r2, [r4, #8]
 8007f54:	6962      	ldr	r2, [r4, #20]
 8007f56:	4252      	negs	r2, r2
 8007f58:	61a2      	str	r2, [r4, #24]
 8007f5a:	2000      	movs	r0, #0
 8007f5c:	6922      	ldr	r2, [r4, #16]
 8007f5e:	4282      	cmp	r2, r0
 8007f60:	d101      	bne.n	8007f66 <__swsetup_r+0xaa>
 8007f62:	061a      	lsls	r2, r3, #24
 8007f64:	d4be      	bmi.n	8007ee4 <__swsetup_r+0x28>
 8007f66:	bd70      	pop	{r4, r5, r6, pc}
 8007f68:	0799      	lsls	r1, r3, #30
 8007f6a:	d400      	bmi.n	8007f6e <__swsetup_r+0xb2>
 8007f6c:	6962      	ldr	r2, [r4, #20]
 8007f6e:	60a2      	str	r2, [r4, #8]
 8007f70:	e7f3      	b.n	8007f5a <__swsetup_r+0x9e>
 8007f72:	46c0      	nop			@ (mov r8, r8)
 8007f74:	2000019c 	.word	0x2000019c

08007f78 <memset>:
 8007f78:	0003      	movs	r3, r0
 8007f7a:	1882      	adds	r2, r0, r2
 8007f7c:	4293      	cmp	r3, r2
 8007f7e:	d100      	bne.n	8007f82 <memset+0xa>
 8007f80:	4770      	bx	lr
 8007f82:	7019      	strb	r1, [r3, #0]
 8007f84:	3301      	adds	r3, #1
 8007f86:	e7f9      	b.n	8007f7c <memset+0x4>

08007f88 <strchr>:
 8007f88:	b2c9      	uxtb	r1, r1
 8007f8a:	7803      	ldrb	r3, [r0, #0]
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d004      	beq.n	8007f9a <strchr+0x12>
 8007f90:	428b      	cmp	r3, r1
 8007f92:	d100      	bne.n	8007f96 <strchr+0xe>
 8007f94:	4770      	bx	lr
 8007f96:	3001      	adds	r0, #1
 8007f98:	e7f7      	b.n	8007f8a <strchr+0x2>
 8007f9a:	424b      	negs	r3, r1
 8007f9c:	4159      	adcs	r1, r3
 8007f9e:	4249      	negs	r1, r1
 8007fa0:	4008      	ands	r0, r1
 8007fa2:	e7f7      	b.n	8007f94 <strchr+0xc>

08007fa4 <strncmp>:
 8007fa4:	b530      	push	{r4, r5, lr}
 8007fa6:	0005      	movs	r5, r0
 8007fa8:	1e10      	subs	r0, r2, #0
 8007faa:	d00b      	beq.n	8007fc4 <strncmp+0x20>
 8007fac:	2400      	movs	r4, #0
 8007fae:	3a01      	subs	r2, #1
 8007fb0:	5d2b      	ldrb	r3, [r5, r4]
 8007fb2:	5d08      	ldrb	r0, [r1, r4]
 8007fb4:	4283      	cmp	r3, r0
 8007fb6:	d104      	bne.n	8007fc2 <strncmp+0x1e>
 8007fb8:	4294      	cmp	r4, r2
 8007fba:	d002      	beq.n	8007fc2 <strncmp+0x1e>
 8007fbc:	3401      	adds	r4, #1
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	d1f6      	bne.n	8007fb0 <strncmp+0xc>
 8007fc2:	1a18      	subs	r0, r3, r0
 8007fc4:	bd30      	pop	{r4, r5, pc}

08007fc6 <strncpy>:
 8007fc6:	0003      	movs	r3, r0
 8007fc8:	b530      	push	{r4, r5, lr}
 8007fca:	001d      	movs	r5, r3
 8007fcc:	2a00      	cmp	r2, #0
 8007fce:	d006      	beq.n	8007fde <strncpy+0x18>
 8007fd0:	780c      	ldrb	r4, [r1, #0]
 8007fd2:	3a01      	subs	r2, #1
 8007fd4:	3301      	adds	r3, #1
 8007fd6:	702c      	strb	r4, [r5, #0]
 8007fd8:	3101      	adds	r1, #1
 8007fda:	2c00      	cmp	r4, #0
 8007fdc:	d1f5      	bne.n	8007fca <strncpy+0x4>
 8007fde:	2100      	movs	r1, #0
 8007fe0:	189a      	adds	r2, r3, r2
 8007fe2:	4293      	cmp	r3, r2
 8007fe4:	d100      	bne.n	8007fe8 <strncpy+0x22>
 8007fe6:	bd30      	pop	{r4, r5, pc}
 8007fe8:	7019      	strb	r1, [r3, #0]
 8007fea:	3301      	adds	r3, #1
 8007fec:	e7f9      	b.n	8007fe2 <strncpy+0x1c>

08007fee <__strtok_r>:
 8007fee:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007ff0:	1e04      	subs	r4, r0, #0
 8007ff2:	d102      	bne.n	8007ffa <__strtok_r+0xc>
 8007ff4:	6814      	ldr	r4, [r2, #0]
 8007ff6:	2c00      	cmp	r4, #0
 8007ff8:	d009      	beq.n	800800e <__strtok_r+0x20>
 8007ffa:	0020      	movs	r0, r4
 8007ffc:	000e      	movs	r6, r1
 8007ffe:	7805      	ldrb	r5, [r0, #0]
 8008000:	3401      	adds	r4, #1
 8008002:	7837      	ldrb	r7, [r6, #0]
 8008004:	2f00      	cmp	r7, #0
 8008006:	d104      	bne.n	8008012 <__strtok_r+0x24>
 8008008:	2d00      	cmp	r5, #0
 800800a:	d10d      	bne.n	8008028 <__strtok_r+0x3a>
 800800c:	6015      	str	r5, [r2, #0]
 800800e:	2000      	movs	r0, #0
 8008010:	e006      	b.n	8008020 <__strtok_r+0x32>
 8008012:	3601      	adds	r6, #1
 8008014:	42bd      	cmp	r5, r7
 8008016:	d1f4      	bne.n	8008002 <__strtok_r+0x14>
 8008018:	2b00      	cmp	r3, #0
 800801a:	d1ee      	bne.n	8007ffa <__strtok_r+0xc>
 800801c:	6014      	str	r4, [r2, #0]
 800801e:	7003      	strb	r3, [r0, #0]
 8008020:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008022:	3301      	adds	r3, #1
 8008024:	2d00      	cmp	r5, #0
 8008026:	d103      	bne.n	8008030 <__strtok_r+0x42>
 8008028:	0026      	movs	r6, r4
 800802a:	000b      	movs	r3, r1
 800802c:	7837      	ldrb	r7, [r6, #0]
 800802e:	3401      	adds	r4, #1
 8008030:	781d      	ldrb	r5, [r3, #0]
 8008032:	42af      	cmp	r7, r5
 8008034:	d1f5      	bne.n	8008022 <__strtok_r+0x34>
 8008036:	2300      	movs	r3, #0
 8008038:	0019      	movs	r1, r3
 800803a:	429f      	cmp	r7, r3
 800803c:	d001      	beq.n	8008042 <__strtok_r+0x54>
 800803e:	0023      	movs	r3, r4
 8008040:	7031      	strb	r1, [r6, #0]
 8008042:	6013      	str	r3, [r2, #0]
 8008044:	e7ec      	b.n	8008020 <__strtok_r+0x32>

08008046 <strtok_r>:
 8008046:	b510      	push	{r4, lr}
 8008048:	2301      	movs	r3, #1
 800804a:	f7ff ffd0 	bl	8007fee <__strtok_r>
 800804e:	bd10      	pop	{r4, pc}

08008050 <strstr>:
 8008050:	780a      	ldrb	r2, [r1, #0]
 8008052:	b530      	push	{r4, r5, lr}
 8008054:	2a00      	cmp	r2, #0
 8008056:	d10c      	bne.n	8008072 <strstr+0x22>
 8008058:	bd30      	pop	{r4, r5, pc}
 800805a:	429a      	cmp	r2, r3
 800805c:	d108      	bne.n	8008070 <strstr+0x20>
 800805e:	2301      	movs	r3, #1
 8008060:	5ccc      	ldrb	r4, [r1, r3]
 8008062:	2c00      	cmp	r4, #0
 8008064:	d0f8      	beq.n	8008058 <strstr+0x8>
 8008066:	5cc5      	ldrb	r5, [r0, r3]
 8008068:	42a5      	cmp	r5, r4
 800806a:	d101      	bne.n	8008070 <strstr+0x20>
 800806c:	3301      	adds	r3, #1
 800806e:	e7f7      	b.n	8008060 <strstr+0x10>
 8008070:	3001      	adds	r0, #1
 8008072:	7803      	ldrb	r3, [r0, #0]
 8008074:	2b00      	cmp	r3, #0
 8008076:	d1f0      	bne.n	800805a <strstr+0xa>
 8008078:	0018      	movs	r0, r3
 800807a:	e7ed      	b.n	8008058 <strstr+0x8>

0800807c <_localeconv_r>:
 800807c:	4800      	ldr	r0, [pc, #0]	@ (8008080 <_localeconv_r+0x4>)
 800807e:	4770      	bx	lr
 8008080:	20000120 	.word	0x20000120

08008084 <_close_r>:
 8008084:	2300      	movs	r3, #0
 8008086:	b570      	push	{r4, r5, r6, lr}
 8008088:	4d06      	ldr	r5, [pc, #24]	@ (80080a4 <_close_r+0x20>)
 800808a:	0004      	movs	r4, r0
 800808c:	0008      	movs	r0, r1
 800808e:	602b      	str	r3, [r5, #0]
 8008090:	f002 fd3a 	bl	800ab08 <_close>
 8008094:	1c43      	adds	r3, r0, #1
 8008096:	d103      	bne.n	80080a0 <_close_r+0x1c>
 8008098:	682b      	ldr	r3, [r5, #0]
 800809a:	2b00      	cmp	r3, #0
 800809c:	d000      	beq.n	80080a0 <_close_r+0x1c>
 800809e:	6023      	str	r3, [r4, #0]
 80080a0:	bd70      	pop	{r4, r5, r6, pc}
 80080a2:	46c0      	nop			@ (mov r8, r8)
 80080a4:	20000868 	.word	0x20000868

080080a8 <_lseek_r>:
 80080a8:	b570      	push	{r4, r5, r6, lr}
 80080aa:	0004      	movs	r4, r0
 80080ac:	0008      	movs	r0, r1
 80080ae:	0011      	movs	r1, r2
 80080b0:	001a      	movs	r2, r3
 80080b2:	2300      	movs	r3, #0
 80080b4:	4d05      	ldr	r5, [pc, #20]	@ (80080cc <_lseek_r+0x24>)
 80080b6:	602b      	str	r3, [r5, #0]
 80080b8:	f002 fd4e 	bl	800ab58 <_lseek>
 80080bc:	1c43      	adds	r3, r0, #1
 80080be:	d103      	bne.n	80080c8 <_lseek_r+0x20>
 80080c0:	682b      	ldr	r3, [r5, #0]
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d000      	beq.n	80080c8 <_lseek_r+0x20>
 80080c6:	6023      	str	r3, [r4, #0]
 80080c8:	bd70      	pop	{r4, r5, r6, pc}
 80080ca:	46c0      	nop			@ (mov r8, r8)
 80080cc:	20000868 	.word	0x20000868

080080d0 <_read_r>:
 80080d0:	b570      	push	{r4, r5, r6, lr}
 80080d2:	0004      	movs	r4, r0
 80080d4:	0008      	movs	r0, r1
 80080d6:	0011      	movs	r1, r2
 80080d8:	001a      	movs	r2, r3
 80080da:	2300      	movs	r3, #0
 80080dc:	4d05      	ldr	r5, [pc, #20]	@ (80080f4 <_read_r+0x24>)
 80080de:	602b      	str	r3, [r5, #0]
 80080e0:	f002 fd42 	bl	800ab68 <_read>
 80080e4:	1c43      	adds	r3, r0, #1
 80080e6:	d103      	bne.n	80080f0 <_read_r+0x20>
 80080e8:	682b      	ldr	r3, [r5, #0]
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d000      	beq.n	80080f0 <_read_r+0x20>
 80080ee:	6023      	str	r3, [r4, #0]
 80080f0:	bd70      	pop	{r4, r5, r6, pc}
 80080f2:	46c0      	nop			@ (mov r8, r8)
 80080f4:	20000868 	.word	0x20000868

080080f8 <_write_r>:
 80080f8:	b570      	push	{r4, r5, r6, lr}
 80080fa:	0004      	movs	r4, r0
 80080fc:	0008      	movs	r0, r1
 80080fe:	0011      	movs	r1, r2
 8008100:	001a      	movs	r2, r3
 8008102:	2300      	movs	r3, #0
 8008104:	4d05      	ldr	r5, [pc, #20]	@ (800811c <_write_r+0x24>)
 8008106:	602b      	str	r3, [r5, #0]
 8008108:	f7fb f87a 	bl	8003200 <_write>
 800810c:	1c43      	adds	r3, r0, #1
 800810e:	d103      	bne.n	8008118 <_write_r+0x20>
 8008110:	682b      	ldr	r3, [r5, #0]
 8008112:	2b00      	cmp	r3, #0
 8008114:	d000      	beq.n	8008118 <_write_r+0x20>
 8008116:	6023      	str	r3, [r4, #0]
 8008118:	bd70      	pop	{r4, r5, r6, pc}
 800811a:	46c0      	nop			@ (mov r8, r8)
 800811c:	20000868 	.word	0x20000868

08008120 <__errno>:
 8008120:	4b01      	ldr	r3, [pc, #4]	@ (8008128 <__errno+0x8>)
 8008122:	6818      	ldr	r0, [r3, #0]
 8008124:	4770      	bx	lr
 8008126:	46c0      	nop			@ (mov r8, r8)
 8008128:	2000019c 	.word	0x2000019c

0800812c <__libc_init_array>:
 800812c:	b570      	push	{r4, r5, r6, lr}
 800812e:	2600      	movs	r6, #0
 8008130:	4c0c      	ldr	r4, [pc, #48]	@ (8008164 <__libc_init_array+0x38>)
 8008132:	4d0d      	ldr	r5, [pc, #52]	@ (8008168 <__libc_init_array+0x3c>)
 8008134:	1b64      	subs	r4, r4, r5
 8008136:	10a4      	asrs	r4, r4, #2
 8008138:	42a6      	cmp	r6, r4
 800813a:	d109      	bne.n	8008150 <__libc_init_array+0x24>
 800813c:	2600      	movs	r6, #0
 800813e:	f002 fd2d 	bl	800ab9c <_init>
 8008142:	4c0a      	ldr	r4, [pc, #40]	@ (800816c <__libc_init_array+0x40>)
 8008144:	4d0a      	ldr	r5, [pc, #40]	@ (8008170 <__libc_init_array+0x44>)
 8008146:	1b64      	subs	r4, r4, r5
 8008148:	10a4      	asrs	r4, r4, #2
 800814a:	42a6      	cmp	r6, r4
 800814c:	d105      	bne.n	800815a <__libc_init_array+0x2e>
 800814e:	bd70      	pop	{r4, r5, r6, pc}
 8008150:	00b3      	lsls	r3, r6, #2
 8008152:	58eb      	ldr	r3, [r5, r3]
 8008154:	4798      	blx	r3
 8008156:	3601      	adds	r6, #1
 8008158:	e7ee      	b.n	8008138 <__libc_init_array+0xc>
 800815a:	00b3      	lsls	r3, r6, #2
 800815c:	58eb      	ldr	r3, [r5, r3]
 800815e:	4798      	blx	r3
 8008160:	3601      	adds	r6, #1
 8008162:	e7f2      	b.n	800814a <__libc_init_array+0x1e>
 8008164:	0800b7d0 	.word	0x0800b7d0
 8008168:	0800b7d0 	.word	0x0800b7d0
 800816c:	0800b7d4 	.word	0x0800b7d4
 8008170:	0800b7d0 	.word	0x0800b7d0

08008174 <__retarget_lock_init_recursive>:
 8008174:	4770      	bx	lr

08008176 <__retarget_lock_acquire_recursive>:
 8008176:	4770      	bx	lr

08008178 <__retarget_lock_release_recursive>:
 8008178:	4770      	bx	lr

0800817a <strcpy>:
 800817a:	0003      	movs	r3, r0
 800817c:	780a      	ldrb	r2, [r1, #0]
 800817e:	3101      	adds	r1, #1
 8008180:	701a      	strb	r2, [r3, #0]
 8008182:	3301      	adds	r3, #1
 8008184:	2a00      	cmp	r2, #0
 8008186:	d1f9      	bne.n	800817c <strcpy+0x2>
 8008188:	4770      	bx	lr

0800818a <memchr>:
 800818a:	b2c9      	uxtb	r1, r1
 800818c:	1882      	adds	r2, r0, r2
 800818e:	4290      	cmp	r0, r2
 8008190:	d101      	bne.n	8008196 <memchr+0xc>
 8008192:	2000      	movs	r0, #0
 8008194:	4770      	bx	lr
 8008196:	7803      	ldrb	r3, [r0, #0]
 8008198:	428b      	cmp	r3, r1
 800819a:	d0fb      	beq.n	8008194 <memchr+0xa>
 800819c:	3001      	adds	r0, #1
 800819e:	e7f6      	b.n	800818e <memchr+0x4>

080081a0 <memcpy>:
 80081a0:	2300      	movs	r3, #0
 80081a2:	b510      	push	{r4, lr}
 80081a4:	429a      	cmp	r2, r3
 80081a6:	d100      	bne.n	80081aa <memcpy+0xa>
 80081a8:	bd10      	pop	{r4, pc}
 80081aa:	5ccc      	ldrb	r4, [r1, r3]
 80081ac:	54c4      	strb	r4, [r0, r3]
 80081ae:	3301      	adds	r3, #1
 80081b0:	e7f8      	b.n	80081a4 <memcpy+0x4>
	...

080081b4 <nan>:
 80081b4:	2000      	movs	r0, #0
 80081b6:	4901      	ldr	r1, [pc, #4]	@ (80081bc <nan+0x8>)
 80081b8:	4770      	bx	lr
 80081ba:	46c0      	nop			@ (mov r8, r8)
 80081bc:	7ff80000 	.word	0x7ff80000

080081c0 <quorem>:
 80081c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80081c2:	6903      	ldr	r3, [r0, #16]
 80081c4:	690c      	ldr	r4, [r1, #16]
 80081c6:	b089      	sub	sp, #36	@ 0x24
 80081c8:	9003      	str	r0, [sp, #12]
 80081ca:	9106      	str	r1, [sp, #24]
 80081cc:	2000      	movs	r0, #0
 80081ce:	42a3      	cmp	r3, r4
 80081d0:	db63      	blt.n	800829a <quorem+0xda>
 80081d2:	000b      	movs	r3, r1
 80081d4:	3c01      	subs	r4, #1
 80081d6:	3314      	adds	r3, #20
 80081d8:	00a5      	lsls	r5, r4, #2
 80081da:	9304      	str	r3, [sp, #16]
 80081dc:	195b      	adds	r3, r3, r5
 80081de:	9305      	str	r3, [sp, #20]
 80081e0:	9b03      	ldr	r3, [sp, #12]
 80081e2:	3314      	adds	r3, #20
 80081e4:	9301      	str	r3, [sp, #4]
 80081e6:	195d      	adds	r5, r3, r5
 80081e8:	9b05      	ldr	r3, [sp, #20]
 80081ea:	682f      	ldr	r7, [r5, #0]
 80081ec:	681e      	ldr	r6, [r3, #0]
 80081ee:	0038      	movs	r0, r7
 80081f0:	3601      	adds	r6, #1
 80081f2:	0031      	movs	r1, r6
 80081f4:	f7f7 ffae 	bl	8000154 <__udivsi3>
 80081f8:	9002      	str	r0, [sp, #8]
 80081fa:	42b7      	cmp	r7, r6
 80081fc:	d327      	bcc.n	800824e <quorem+0x8e>
 80081fe:	9b04      	ldr	r3, [sp, #16]
 8008200:	2700      	movs	r7, #0
 8008202:	469c      	mov	ip, r3
 8008204:	9e01      	ldr	r6, [sp, #4]
 8008206:	9707      	str	r7, [sp, #28]
 8008208:	4662      	mov	r2, ip
 800820a:	ca08      	ldmia	r2!, {r3}
 800820c:	6830      	ldr	r0, [r6, #0]
 800820e:	4694      	mov	ip, r2
 8008210:	9a02      	ldr	r2, [sp, #8]
 8008212:	b299      	uxth	r1, r3
 8008214:	4351      	muls	r1, r2
 8008216:	0c1b      	lsrs	r3, r3, #16
 8008218:	4353      	muls	r3, r2
 800821a:	19c9      	adds	r1, r1, r7
 800821c:	0c0a      	lsrs	r2, r1, #16
 800821e:	189b      	adds	r3, r3, r2
 8008220:	b289      	uxth	r1, r1
 8008222:	b282      	uxth	r2, r0
 8008224:	1a52      	subs	r2, r2, r1
 8008226:	9907      	ldr	r1, [sp, #28]
 8008228:	0c1f      	lsrs	r7, r3, #16
 800822a:	1852      	adds	r2, r2, r1
 800822c:	0c00      	lsrs	r0, r0, #16
 800822e:	b29b      	uxth	r3, r3
 8008230:	1411      	asrs	r1, r2, #16
 8008232:	1ac3      	subs	r3, r0, r3
 8008234:	185b      	adds	r3, r3, r1
 8008236:	1419      	asrs	r1, r3, #16
 8008238:	b292      	uxth	r2, r2
 800823a:	041b      	lsls	r3, r3, #16
 800823c:	431a      	orrs	r2, r3
 800823e:	9b05      	ldr	r3, [sp, #20]
 8008240:	9107      	str	r1, [sp, #28]
 8008242:	c604      	stmia	r6!, {r2}
 8008244:	4563      	cmp	r3, ip
 8008246:	d2df      	bcs.n	8008208 <quorem+0x48>
 8008248:	682b      	ldr	r3, [r5, #0]
 800824a:	2b00      	cmp	r3, #0
 800824c:	d02b      	beq.n	80082a6 <quorem+0xe6>
 800824e:	9906      	ldr	r1, [sp, #24]
 8008250:	9803      	ldr	r0, [sp, #12]
 8008252:	f001 fd6f 	bl	8009d34 <__mcmp>
 8008256:	2800      	cmp	r0, #0
 8008258:	db1e      	blt.n	8008298 <quorem+0xd8>
 800825a:	2600      	movs	r6, #0
 800825c:	9d01      	ldr	r5, [sp, #4]
 800825e:	9904      	ldr	r1, [sp, #16]
 8008260:	c901      	ldmia	r1!, {r0}
 8008262:	682b      	ldr	r3, [r5, #0]
 8008264:	b287      	uxth	r7, r0
 8008266:	b29a      	uxth	r2, r3
 8008268:	1bd2      	subs	r2, r2, r7
 800826a:	1992      	adds	r2, r2, r6
 800826c:	0c00      	lsrs	r0, r0, #16
 800826e:	0c1b      	lsrs	r3, r3, #16
 8008270:	1a1b      	subs	r3, r3, r0
 8008272:	1410      	asrs	r0, r2, #16
 8008274:	181b      	adds	r3, r3, r0
 8008276:	141e      	asrs	r6, r3, #16
 8008278:	b292      	uxth	r2, r2
 800827a:	041b      	lsls	r3, r3, #16
 800827c:	431a      	orrs	r2, r3
 800827e:	9b05      	ldr	r3, [sp, #20]
 8008280:	c504      	stmia	r5!, {r2}
 8008282:	428b      	cmp	r3, r1
 8008284:	d2ec      	bcs.n	8008260 <quorem+0xa0>
 8008286:	9a01      	ldr	r2, [sp, #4]
 8008288:	00a3      	lsls	r3, r4, #2
 800828a:	18d3      	adds	r3, r2, r3
 800828c:	681a      	ldr	r2, [r3, #0]
 800828e:	2a00      	cmp	r2, #0
 8008290:	d014      	beq.n	80082bc <quorem+0xfc>
 8008292:	9b02      	ldr	r3, [sp, #8]
 8008294:	3301      	adds	r3, #1
 8008296:	9302      	str	r3, [sp, #8]
 8008298:	9802      	ldr	r0, [sp, #8]
 800829a:	b009      	add	sp, #36	@ 0x24
 800829c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800829e:	682b      	ldr	r3, [r5, #0]
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	d104      	bne.n	80082ae <quorem+0xee>
 80082a4:	3c01      	subs	r4, #1
 80082a6:	9b01      	ldr	r3, [sp, #4]
 80082a8:	3d04      	subs	r5, #4
 80082aa:	42ab      	cmp	r3, r5
 80082ac:	d3f7      	bcc.n	800829e <quorem+0xde>
 80082ae:	9b03      	ldr	r3, [sp, #12]
 80082b0:	611c      	str	r4, [r3, #16]
 80082b2:	e7cc      	b.n	800824e <quorem+0x8e>
 80082b4:	681a      	ldr	r2, [r3, #0]
 80082b6:	2a00      	cmp	r2, #0
 80082b8:	d104      	bne.n	80082c4 <quorem+0x104>
 80082ba:	3c01      	subs	r4, #1
 80082bc:	9a01      	ldr	r2, [sp, #4]
 80082be:	3b04      	subs	r3, #4
 80082c0:	429a      	cmp	r2, r3
 80082c2:	d3f7      	bcc.n	80082b4 <quorem+0xf4>
 80082c4:	9b03      	ldr	r3, [sp, #12]
 80082c6:	611c      	str	r4, [r3, #16]
 80082c8:	e7e3      	b.n	8008292 <quorem+0xd2>
	...

080082cc <_dtoa_r>:
 80082cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80082ce:	0014      	movs	r4, r2
 80082d0:	001d      	movs	r5, r3
 80082d2:	69c6      	ldr	r6, [r0, #28]
 80082d4:	b09d      	sub	sp, #116	@ 0x74
 80082d6:	940a      	str	r4, [sp, #40]	@ 0x28
 80082d8:	950b      	str	r5, [sp, #44]	@ 0x2c
 80082da:	9f25      	ldr	r7, [sp, #148]	@ 0x94
 80082dc:	9003      	str	r0, [sp, #12]
 80082de:	2e00      	cmp	r6, #0
 80082e0:	d10f      	bne.n	8008302 <_dtoa_r+0x36>
 80082e2:	2010      	movs	r0, #16
 80082e4:	f001 f986 	bl	80095f4 <malloc>
 80082e8:	9b03      	ldr	r3, [sp, #12]
 80082ea:	1e02      	subs	r2, r0, #0
 80082ec:	61d8      	str	r0, [r3, #28]
 80082ee:	d104      	bne.n	80082fa <_dtoa_r+0x2e>
 80082f0:	21ef      	movs	r1, #239	@ 0xef
 80082f2:	4bc7      	ldr	r3, [pc, #796]	@ (8008610 <_dtoa_r+0x344>)
 80082f4:	48c7      	ldr	r0, [pc, #796]	@ (8008614 <_dtoa_r+0x348>)
 80082f6:	f002 fb23 	bl	800a940 <__assert_func>
 80082fa:	6046      	str	r6, [r0, #4]
 80082fc:	6086      	str	r6, [r0, #8]
 80082fe:	6006      	str	r6, [r0, #0]
 8008300:	60c6      	str	r6, [r0, #12]
 8008302:	9b03      	ldr	r3, [sp, #12]
 8008304:	69db      	ldr	r3, [r3, #28]
 8008306:	6819      	ldr	r1, [r3, #0]
 8008308:	2900      	cmp	r1, #0
 800830a:	d00b      	beq.n	8008324 <_dtoa_r+0x58>
 800830c:	685a      	ldr	r2, [r3, #4]
 800830e:	2301      	movs	r3, #1
 8008310:	4093      	lsls	r3, r2
 8008312:	604a      	str	r2, [r1, #4]
 8008314:	608b      	str	r3, [r1, #8]
 8008316:	9803      	ldr	r0, [sp, #12]
 8008318:	f001 fa7e 	bl	8009818 <_Bfree>
 800831c:	2200      	movs	r2, #0
 800831e:	9b03      	ldr	r3, [sp, #12]
 8008320:	69db      	ldr	r3, [r3, #28]
 8008322:	601a      	str	r2, [r3, #0]
 8008324:	2d00      	cmp	r5, #0
 8008326:	da1e      	bge.n	8008366 <_dtoa_r+0x9a>
 8008328:	2301      	movs	r3, #1
 800832a:	603b      	str	r3, [r7, #0]
 800832c:	006b      	lsls	r3, r5, #1
 800832e:	085b      	lsrs	r3, r3, #1
 8008330:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008332:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8008334:	4bb8      	ldr	r3, [pc, #736]	@ (8008618 <_dtoa_r+0x34c>)
 8008336:	4ab8      	ldr	r2, [pc, #736]	@ (8008618 <_dtoa_r+0x34c>)
 8008338:	403b      	ands	r3, r7
 800833a:	4293      	cmp	r3, r2
 800833c:	d116      	bne.n	800836c <_dtoa_r+0xa0>
 800833e:	4bb7      	ldr	r3, [pc, #732]	@ (800861c <_dtoa_r+0x350>)
 8008340:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8008342:	6013      	str	r3, [r2, #0]
 8008344:	033b      	lsls	r3, r7, #12
 8008346:	0b1b      	lsrs	r3, r3, #12
 8008348:	4323      	orrs	r3, r4
 800834a:	d101      	bne.n	8008350 <_dtoa_r+0x84>
 800834c:	f000 fd80 	bl	8008e50 <_dtoa_r+0xb84>
 8008350:	4bb3      	ldr	r3, [pc, #716]	@ (8008620 <_dtoa_r+0x354>)
 8008352:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8008354:	9308      	str	r3, [sp, #32]
 8008356:	2a00      	cmp	r2, #0
 8008358:	d002      	beq.n	8008360 <_dtoa_r+0x94>
 800835a:	4bb2      	ldr	r3, [pc, #712]	@ (8008624 <_dtoa_r+0x358>)
 800835c:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800835e:	6013      	str	r3, [r2, #0]
 8008360:	9808      	ldr	r0, [sp, #32]
 8008362:	b01d      	add	sp, #116	@ 0x74
 8008364:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008366:	2300      	movs	r3, #0
 8008368:	603b      	str	r3, [r7, #0]
 800836a:	e7e2      	b.n	8008332 <_dtoa_r+0x66>
 800836c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800836e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008370:	9212      	str	r2, [sp, #72]	@ 0x48
 8008372:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008374:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8008376:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8008378:	2200      	movs	r2, #0
 800837a:	2300      	movs	r3, #0
 800837c:	f7f8 f870 	bl	8000460 <__aeabi_dcmpeq>
 8008380:	1e06      	subs	r6, r0, #0
 8008382:	d00b      	beq.n	800839c <_dtoa_r+0xd0>
 8008384:	2301      	movs	r3, #1
 8008386:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8008388:	6013      	str	r3, [r2, #0]
 800838a:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800838c:	2b00      	cmp	r3, #0
 800838e:	d002      	beq.n	8008396 <_dtoa_r+0xca>
 8008390:	4ba5      	ldr	r3, [pc, #660]	@ (8008628 <_dtoa_r+0x35c>)
 8008392:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8008394:	6013      	str	r3, [r2, #0]
 8008396:	4ba5      	ldr	r3, [pc, #660]	@ (800862c <_dtoa_r+0x360>)
 8008398:	9308      	str	r3, [sp, #32]
 800839a:	e7e1      	b.n	8008360 <_dtoa_r+0x94>
 800839c:	ab1a      	add	r3, sp, #104	@ 0x68
 800839e:	9301      	str	r3, [sp, #4]
 80083a0:	ab1b      	add	r3, sp, #108	@ 0x6c
 80083a2:	9300      	str	r3, [sp, #0]
 80083a4:	9803      	ldr	r0, [sp, #12]
 80083a6:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80083a8:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80083aa:	f001 fde5 	bl	8009f78 <__d2b>
 80083ae:	007a      	lsls	r2, r7, #1
 80083b0:	9005      	str	r0, [sp, #20]
 80083b2:	0d52      	lsrs	r2, r2, #21
 80083b4:	d100      	bne.n	80083b8 <_dtoa_r+0xec>
 80083b6:	e07b      	b.n	80084b0 <_dtoa_r+0x1e4>
 80083b8:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80083ba:	9618      	str	r6, [sp, #96]	@ 0x60
 80083bc:	0319      	lsls	r1, r3, #12
 80083be:	4b9c      	ldr	r3, [pc, #624]	@ (8008630 <_dtoa_r+0x364>)
 80083c0:	0b09      	lsrs	r1, r1, #12
 80083c2:	430b      	orrs	r3, r1
 80083c4:	499b      	ldr	r1, [pc, #620]	@ (8008634 <_dtoa_r+0x368>)
 80083c6:	1857      	adds	r7, r2, r1
 80083c8:	9812      	ldr	r0, [sp, #72]	@ 0x48
 80083ca:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 80083cc:	0019      	movs	r1, r3
 80083ce:	2200      	movs	r2, #0
 80083d0:	4b99      	ldr	r3, [pc, #612]	@ (8008638 <_dtoa_r+0x36c>)
 80083d2:	f7f9 fbc7 	bl	8001b64 <__aeabi_dsub>
 80083d6:	4a99      	ldr	r2, [pc, #612]	@ (800863c <_dtoa_r+0x370>)
 80083d8:	4b99      	ldr	r3, [pc, #612]	@ (8008640 <_dtoa_r+0x374>)
 80083da:	f7f9 f8dd 	bl	8001598 <__aeabi_dmul>
 80083de:	4a99      	ldr	r2, [pc, #612]	@ (8008644 <_dtoa_r+0x378>)
 80083e0:	4b99      	ldr	r3, [pc, #612]	@ (8008648 <_dtoa_r+0x37c>)
 80083e2:	f7f8 f8d9 	bl	8000598 <__aeabi_dadd>
 80083e6:	0004      	movs	r4, r0
 80083e8:	0038      	movs	r0, r7
 80083ea:	000d      	movs	r5, r1
 80083ec:	f7fa f822 	bl	8002434 <__aeabi_i2d>
 80083f0:	4a96      	ldr	r2, [pc, #600]	@ (800864c <_dtoa_r+0x380>)
 80083f2:	4b97      	ldr	r3, [pc, #604]	@ (8008650 <_dtoa_r+0x384>)
 80083f4:	f7f9 f8d0 	bl	8001598 <__aeabi_dmul>
 80083f8:	0002      	movs	r2, r0
 80083fa:	000b      	movs	r3, r1
 80083fc:	0020      	movs	r0, r4
 80083fe:	0029      	movs	r1, r5
 8008400:	f7f8 f8ca 	bl	8000598 <__aeabi_dadd>
 8008404:	0004      	movs	r4, r0
 8008406:	000d      	movs	r5, r1
 8008408:	f7f9 ffd8 	bl	80023bc <__aeabi_d2iz>
 800840c:	2200      	movs	r2, #0
 800840e:	9004      	str	r0, [sp, #16]
 8008410:	2300      	movs	r3, #0
 8008412:	0020      	movs	r0, r4
 8008414:	0029      	movs	r1, r5
 8008416:	f7f8 f829 	bl	800046c <__aeabi_dcmplt>
 800841a:	2800      	cmp	r0, #0
 800841c:	d00b      	beq.n	8008436 <_dtoa_r+0x16a>
 800841e:	9804      	ldr	r0, [sp, #16]
 8008420:	f7fa f808 	bl	8002434 <__aeabi_i2d>
 8008424:	002b      	movs	r3, r5
 8008426:	0022      	movs	r2, r4
 8008428:	f7f8 f81a 	bl	8000460 <__aeabi_dcmpeq>
 800842c:	4243      	negs	r3, r0
 800842e:	4158      	adcs	r0, r3
 8008430:	9b04      	ldr	r3, [sp, #16]
 8008432:	1a1b      	subs	r3, r3, r0
 8008434:	9304      	str	r3, [sp, #16]
 8008436:	2301      	movs	r3, #1
 8008438:	9315      	str	r3, [sp, #84]	@ 0x54
 800843a:	9b04      	ldr	r3, [sp, #16]
 800843c:	2b16      	cmp	r3, #22
 800843e:	d810      	bhi.n	8008462 <_dtoa_r+0x196>
 8008440:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8008442:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8008444:	9a04      	ldr	r2, [sp, #16]
 8008446:	4b83      	ldr	r3, [pc, #524]	@ (8008654 <_dtoa_r+0x388>)
 8008448:	00d2      	lsls	r2, r2, #3
 800844a:	189b      	adds	r3, r3, r2
 800844c:	681a      	ldr	r2, [r3, #0]
 800844e:	685b      	ldr	r3, [r3, #4]
 8008450:	f7f8 f80c 	bl	800046c <__aeabi_dcmplt>
 8008454:	2800      	cmp	r0, #0
 8008456:	d047      	beq.n	80084e8 <_dtoa_r+0x21c>
 8008458:	9b04      	ldr	r3, [sp, #16]
 800845a:	3b01      	subs	r3, #1
 800845c:	9304      	str	r3, [sp, #16]
 800845e:	2300      	movs	r3, #0
 8008460:	9315      	str	r3, [sp, #84]	@ 0x54
 8008462:	2200      	movs	r2, #0
 8008464:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8008466:	9206      	str	r2, [sp, #24]
 8008468:	1bdb      	subs	r3, r3, r7
 800846a:	1e5a      	subs	r2, r3, #1
 800846c:	d53e      	bpl.n	80084ec <_dtoa_r+0x220>
 800846e:	2201      	movs	r2, #1
 8008470:	1ad3      	subs	r3, r2, r3
 8008472:	9306      	str	r3, [sp, #24]
 8008474:	2300      	movs	r3, #0
 8008476:	930d      	str	r3, [sp, #52]	@ 0x34
 8008478:	9b04      	ldr	r3, [sp, #16]
 800847a:	2b00      	cmp	r3, #0
 800847c:	db38      	blt.n	80084f0 <_dtoa_r+0x224>
 800847e:	9a04      	ldr	r2, [sp, #16]
 8008480:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008482:	4694      	mov	ip, r2
 8008484:	4463      	add	r3, ip
 8008486:	930d      	str	r3, [sp, #52]	@ 0x34
 8008488:	2300      	movs	r3, #0
 800848a:	9214      	str	r2, [sp, #80]	@ 0x50
 800848c:	930f      	str	r3, [sp, #60]	@ 0x3c
 800848e:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8008490:	2401      	movs	r4, #1
 8008492:	2b09      	cmp	r3, #9
 8008494:	d862      	bhi.n	800855c <_dtoa_r+0x290>
 8008496:	2b05      	cmp	r3, #5
 8008498:	dd02      	ble.n	80084a0 <_dtoa_r+0x1d4>
 800849a:	2400      	movs	r4, #0
 800849c:	3b04      	subs	r3, #4
 800849e:	9322      	str	r3, [sp, #136]	@ 0x88
 80084a0:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80084a2:	1e98      	subs	r0, r3, #2
 80084a4:	2803      	cmp	r0, #3
 80084a6:	d863      	bhi.n	8008570 <_dtoa_r+0x2a4>
 80084a8:	f7f7 fe40 	bl	800012c <__gnu_thumb1_case_uqi>
 80084ac:	2b385654 	.word	0x2b385654
 80084b0:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 80084b2:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 80084b4:	18f6      	adds	r6, r6, r3
 80084b6:	4b68      	ldr	r3, [pc, #416]	@ (8008658 <_dtoa_r+0x38c>)
 80084b8:	18f2      	adds	r2, r6, r3
 80084ba:	2a20      	cmp	r2, #32
 80084bc:	dd0f      	ble.n	80084de <_dtoa_r+0x212>
 80084be:	2340      	movs	r3, #64	@ 0x40
 80084c0:	1a9b      	subs	r3, r3, r2
 80084c2:	409f      	lsls	r7, r3
 80084c4:	4b65      	ldr	r3, [pc, #404]	@ (800865c <_dtoa_r+0x390>)
 80084c6:	0038      	movs	r0, r7
 80084c8:	18f3      	adds	r3, r6, r3
 80084ca:	40dc      	lsrs	r4, r3
 80084cc:	4320      	orrs	r0, r4
 80084ce:	f7f9 ffdf 	bl	8002490 <__aeabi_ui2d>
 80084d2:	2201      	movs	r2, #1
 80084d4:	4b62      	ldr	r3, [pc, #392]	@ (8008660 <_dtoa_r+0x394>)
 80084d6:	1e77      	subs	r7, r6, #1
 80084d8:	18cb      	adds	r3, r1, r3
 80084da:	9218      	str	r2, [sp, #96]	@ 0x60
 80084dc:	e776      	b.n	80083cc <_dtoa_r+0x100>
 80084de:	2320      	movs	r3, #32
 80084e0:	0020      	movs	r0, r4
 80084e2:	1a9b      	subs	r3, r3, r2
 80084e4:	4098      	lsls	r0, r3
 80084e6:	e7f2      	b.n	80084ce <_dtoa_r+0x202>
 80084e8:	9015      	str	r0, [sp, #84]	@ 0x54
 80084ea:	e7ba      	b.n	8008462 <_dtoa_r+0x196>
 80084ec:	920d      	str	r2, [sp, #52]	@ 0x34
 80084ee:	e7c3      	b.n	8008478 <_dtoa_r+0x1ac>
 80084f0:	9b06      	ldr	r3, [sp, #24]
 80084f2:	9a04      	ldr	r2, [sp, #16]
 80084f4:	1a9b      	subs	r3, r3, r2
 80084f6:	9306      	str	r3, [sp, #24]
 80084f8:	4253      	negs	r3, r2
 80084fa:	930f      	str	r3, [sp, #60]	@ 0x3c
 80084fc:	2300      	movs	r3, #0
 80084fe:	9314      	str	r3, [sp, #80]	@ 0x50
 8008500:	e7c5      	b.n	800848e <_dtoa_r+0x1c2>
 8008502:	2301      	movs	r3, #1
 8008504:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8008506:	9310      	str	r3, [sp, #64]	@ 0x40
 8008508:	4694      	mov	ip, r2
 800850a:	9b04      	ldr	r3, [sp, #16]
 800850c:	4463      	add	r3, ip
 800850e:	930e      	str	r3, [sp, #56]	@ 0x38
 8008510:	3301      	adds	r3, #1
 8008512:	9309      	str	r3, [sp, #36]	@ 0x24
 8008514:	2b00      	cmp	r3, #0
 8008516:	dc08      	bgt.n	800852a <_dtoa_r+0x25e>
 8008518:	2301      	movs	r3, #1
 800851a:	e006      	b.n	800852a <_dtoa_r+0x25e>
 800851c:	2301      	movs	r3, #1
 800851e:	9310      	str	r3, [sp, #64]	@ 0x40
 8008520:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008522:	2b00      	cmp	r3, #0
 8008524:	dd28      	ble.n	8008578 <_dtoa_r+0x2ac>
 8008526:	930e      	str	r3, [sp, #56]	@ 0x38
 8008528:	9309      	str	r3, [sp, #36]	@ 0x24
 800852a:	9a03      	ldr	r2, [sp, #12]
 800852c:	2100      	movs	r1, #0
 800852e:	69d0      	ldr	r0, [r2, #28]
 8008530:	2204      	movs	r2, #4
 8008532:	0015      	movs	r5, r2
 8008534:	3514      	adds	r5, #20
 8008536:	429d      	cmp	r5, r3
 8008538:	d923      	bls.n	8008582 <_dtoa_r+0x2b6>
 800853a:	6041      	str	r1, [r0, #4]
 800853c:	9803      	ldr	r0, [sp, #12]
 800853e:	f001 f927 	bl	8009790 <_Balloc>
 8008542:	9008      	str	r0, [sp, #32]
 8008544:	2800      	cmp	r0, #0
 8008546:	d11f      	bne.n	8008588 <_dtoa_r+0x2bc>
 8008548:	21b0      	movs	r1, #176	@ 0xb0
 800854a:	4b46      	ldr	r3, [pc, #280]	@ (8008664 <_dtoa_r+0x398>)
 800854c:	4831      	ldr	r0, [pc, #196]	@ (8008614 <_dtoa_r+0x348>)
 800854e:	9a08      	ldr	r2, [sp, #32]
 8008550:	31ff      	adds	r1, #255	@ 0xff
 8008552:	e6d0      	b.n	80082f6 <_dtoa_r+0x2a>
 8008554:	2300      	movs	r3, #0
 8008556:	e7e2      	b.n	800851e <_dtoa_r+0x252>
 8008558:	2300      	movs	r3, #0
 800855a:	e7d3      	b.n	8008504 <_dtoa_r+0x238>
 800855c:	2300      	movs	r3, #0
 800855e:	9410      	str	r4, [sp, #64]	@ 0x40
 8008560:	9322      	str	r3, [sp, #136]	@ 0x88
 8008562:	3b01      	subs	r3, #1
 8008564:	2200      	movs	r2, #0
 8008566:	930e      	str	r3, [sp, #56]	@ 0x38
 8008568:	9309      	str	r3, [sp, #36]	@ 0x24
 800856a:	3313      	adds	r3, #19
 800856c:	9223      	str	r2, [sp, #140]	@ 0x8c
 800856e:	e7dc      	b.n	800852a <_dtoa_r+0x25e>
 8008570:	2301      	movs	r3, #1
 8008572:	9310      	str	r3, [sp, #64]	@ 0x40
 8008574:	3b02      	subs	r3, #2
 8008576:	e7f5      	b.n	8008564 <_dtoa_r+0x298>
 8008578:	2301      	movs	r3, #1
 800857a:	001a      	movs	r2, r3
 800857c:	930e      	str	r3, [sp, #56]	@ 0x38
 800857e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008580:	e7f4      	b.n	800856c <_dtoa_r+0x2a0>
 8008582:	3101      	adds	r1, #1
 8008584:	0052      	lsls	r2, r2, #1
 8008586:	e7d4      	b.n	8008532 <_dtoa_r+0x266>
 8008588:	9b03      	ldr	r3, [sp, #12]
 800858a:	9a08      	ldr	r2, [sp, #32]
 800858c:	69db      	ldr	r3, [r3, #28]
 800858e:	601a      	str	r2, [r3, #0]
 8008590:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008592:	2b0e      	cmp	r3, #14
 8008594:	d900      	bls.n	8008598 <_dtoa_r+0x2cc>
 8008596:	e0d6      	b.n	8008746 <_dtoa_r+0x47a>
 8008598:	2c00      	cmp	r4, #0
 800859a:	d100      	bne.n	800859e <_dtoa_r+0x2d2>
 800859c:	e0d3      	b.n	8008746 <_dtoa_r+0x47a>
 800859e:	9b04      	ldr	r3, [sp, #16]
 80085a0:	2b00      	cmp	r3, #0
 80085a2:	dd63      	ble.n	800866c <_dtoa_r+0x3a0>
 80085a4:	210f      	movs	r1, #15
 80085a6:	9a04      	ldr	r2, [sp, #16]
 80085a8:	4b2a      	ldr	r3, [pc, #168]	@ (8008654 <_dtoa_r+0x388>)
 80085aa:	400a      	ands	r2, r1
 80085ac:	00d2      	lsls	r2, r2, #3
 80085ae:	189b      	adds	r3, r3, r2
 80085b0:	681e      	ldr	r6, [r3, #0]
 80085b2:	685f      	ldr	r7, [r3, #4]
 80085b4:	9b04      	ldr	r3, [sp, #16]
 80085b6:	2402      	movs	r4, #2
 80085b8:	111d      	asrs	r5, r3, #4
 80085ba:	05db      	lsls	r3, r3, #23
 80085bc:	d50a      	bpl.n	80085d4 <_dtoa_r+0x308>
 80085be:	4b2a      	ldr	r3, [pc, #168]	@ (8008668 <_dtoa_r+0x39c>)
 80085c0:	400d      	ands	r5, r1
 80085c2:	6a1a      	ldr	r2, [r3, #32]
 80085c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80085c6:	9812      	ldr	r0, [sp, #72]	@ 0x48
 80085c8:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 80085ca:	f7f8 fbab 	bl	8000d24 <__aeabi_ddiv>
 80085ce:	900a      	str	r0, [sp, #40]	@ 0x28
 80085d0:	910b      	str	r1, [sp, #44]	@ 0x2c
 80085d2:	3401      	adds	r4, #1
 80085d4:	4b24      	ldr	r3, [pc, #144]	@ (8008668 <_dtoa_r+0x39c>)
 80085d6:	930c      	str	r3, [sp, #48]	@ 0x30
 80085d8:	2d00      	cmp	r5, #0
 80085da:	d108      	bne.n	80085ee <_dtoa_r+0x322>
 80085dc:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80085de:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80085e0:	0032      	movs	r2, r6
 80085e2:	003b      	movs	r3, r7
 80085e4:	f7f8 fb9e 	bl	8000d24 <__aeabi_ddiv>
 80085e8:	900a      	str	r0, [sp, #40]	@ 0x28
 80085ea:	910b      	str	r1, [sp, #44]	@ 0x2c
 80085ec:	e059      	b.n	80086a2 <_dtoa_r+0x3d6>
 80085ee:	2301      	movs	r3, #1
 80085f0:	421d      	tst	r5, r3
 80085f2:	d009      	beq.n	8008608 <_dtoa_r+0x33c>
 80085f4:	18e4      	adds	r4, r4, r3
 80085f6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80085f8:	0030      	movs	r0, r6
 80085fa:	681a      	ldr	r2, [r3, #0]
 80085fc:	685b      	ldr	r3, [r3, #4]
 80085fe:	0039      	movs	r1, r7
 8008600:	f7f8 ffca 	bl	8001598 <__aeabi_dmul>
 8008604:	0006      	movs	r6, r0
 8008606:	000f      	movs	r7, r1
 8008608:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800860a:	106d      	asrs	r5, r5, #1
 800860c:	3308      	adds	r3, #8
 800860e:	e7e2      	b.n	80085d6 <_dtoa_r+0x30a>
 8008610:	0800b3f7 	.word	0x0800b3f7
 8008614:	0800b40e 	.word	0x0800b40e
 8008618:	7ff00000 	.word	0x7ff00000
 800861c:	0000270f 	.word	0x0000270f
 8008620:	0800b3f3 	.word	0x0800b3f3
 8008624:	0800b3f6 	.word	0x0800b3f6
 8008628:	0800b3bf 	.word	0x0800b3bf
 800862c:	0800b3be 	.word	0x0800b3be
 8008630:	3ff00000 	.word	0x3ff00000
 8008634:	fffffc01 	.word	0xfffffc01
 8008638:	3ff80000 	.word	0x3ff80000
 800863c:	636f4361 	.word	0x636f4361
 8008640:	3fd287a7 	.word	0x3fd287a7
 8008644:	8b60c8b3 	.word	0x8b60c8b3
 8008648:	3fc68a28 	.word	0x3fc68a28
 800864c:	509f79fb 	.word	0x509f79fb
 8008650:	3fd34413 	.word	0x3fd34413
 8008654:	0800b708 	.word	0x0800b708
 8008658:	00000432 	.word	0x00000432
 800865c:	00000412 	.word	0x00000412
 8008660:	fe100000 	.word	0xfe100000
 8008664:	0800b466 	.word	0x0800b466
 8008668:	0800b6e0 	.word	0x0800b6e0
 800866c:	9b04      	ldr	r3, [sp, #16]
 800866e:	2402      	movs	r4, #2
 8008670:	2b00      	cmp	r3, #0
 8008672:	d016      	beq.n	80086a2 <_dtoa_r+0x3d6>
 8008674:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8008676:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8008678:	220f      	movs	r2, #15
 800867a:	425d      	negs	r5, r3
 800867c:	402a      	ands	r2, r5
 800867e:	4bd5      	ldr	r3, [pc, #852]	@ (80089d4 <_dtoa_r+0x708>)
 8008680:	00d2      	lsls	r2, r2, #3
 8008682:	189b      	adds	r3, r3, r2
 8008684:	681a      	ldr	r2, [r3, #0]
 8008686:	685b      	ldr	r3, [r3, #4]
 8008688:	f7f8 ff86 	bl	8001598 <__aeabi_dmul>
 800868c:	2701      	movs	r7, #1
 800868e:	2300      	movs	r3, #0
 8008690:	900a      	str	r0, [sp, #40]	@ 0x28
 8008692:	910b      	str	r1, [sp, #44]	@ 0x2c
 8008694:	4ed0      	ldr	r6, [pc, #832]	@ (80089d8 <_dtoa_r+0x70c>)
 8008696:	112d      	asrs	r5, r5, #4
 8008698:	2d00      	cmp	r5, #0
 800869a:	d000      	beq.n	800869e <_dtoa_r+0x3d2>
 800869c:	e095      	b.n	80087ca <_dtoa_r+0x4fe>
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d1a2      	bne.n	80085e8 <_dtoa_r+0x31c>
 80086a2:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 80086a4:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 80086a6:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d100      	bne.n	80086ae <_dtoa_r+0x3e2>
 80086ac:	e098      	b.n	80087e0 <_dtoa_r+0x514>
 80086ae:	2200      	movs	r2, #0
 80086b0:	0030      	movs	r0, r6
 80086b2:	0039      	movs	r1, r7
 80086b4:	4bc9      	ldr	r3, [pc, #804]	@ (80089dc <_dtoa_r+0x710>)
 80086b6:	f7f7 fed9 	bl	800046c <__aeabi_dcmplt>
 80086ba:	2800      	cmp	r0, #0
 80086bc:	d100      	bne.n	80086c0 <_dtoa_r+0x3f4>
 80086be:	e08f      	b.n	80087e0 <_dtoa_r+0x514>
 80086c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d100      	bne.n	80086c8 <_dtoa_r+0x3fc>
 80086c6:	e08b      	b.n	80087e0 <_dtoa_r+0x514>
 80086c8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	dd37      	ble.n	800873e <_dtoa_r+0x472>
 80086ce:	9b04      	ldr	r3, [sp, #16]
 80086d0:	2200      	movs	r2, #0
 80086d2:	3b01      	subs	r3, #1
 80086d4:	930c      	str	r3, [sp, #48]	@ 0x30
 80086d6:	0030      	movs	r0, r6
 80086d8:	4bc1      	ldr	r3, [pc, #772]	@ (80089e0 <_dtoa_r+0x714>)
 80086da:	0039      	movs	r1, r7
 80086dc:	f7f8 ff5c 	bl	8001598 <__aeabi_dmul>
 80086e0:	900a      	str	r0, [sp, #40]	@ 0x28
 80086e2:	910b      	str	r1, [sp, #44]	@ 0x2c
 80086e4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80086e6:	3401      	adds	r4, #1
 80086e8:	0020      	movs	r0, r4
 80086ea:	9311      	str	r3, [sp, #68]	@ 0x44
 80086ec:	f7f9 fea2 	bl	8002434 <__aeabi_i2d>
 80086f0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80086f2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80086f4:	f7f8 ff50 	bl	8001598 <__aeabi_dmul>
 80086f8:	4bba      	ldr	r3, [pc, #744]	@ (80089e4 <_dtoa_r+0x718>)
 80086fa:	2200      	movs	r2, #0
 80086fc:	f7f7 ff4c 	bl	8000598 <__aeabi_dadd>
 8008700:	4bb9      	ldr	r3, [pc, #740]	@ (80089e8 <_dtoa_r+0x71c>)
 8008702:	0006      	movs	r6, r0
 8008704:	18cf      	adds	r7, r1, r3
 8008706:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008708:	2b00      	cmp	r3, #0
 800870a:	d16d      	bne.n	80087e8 <_dtoa_r+0x51c>
 800870c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800870e:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008710:	2200      	movs	r2, #0
 8008712:	4bb6      	ldr	r3, [pc, #728]	@ (80089ec <_dtoa_r+0x720>)
 8008714:	f7f9 fa26 	bl	8001b64 <__aeabi_dsub>
 8008718:	0032      	movs	r2, r6
 800871a:	003b      	movs	r3, r7
 800871c:	0004      	movs	r4, r0
 800871e:	000d      	movs	r5, r1
 8008720:	f7f7 feb8 	bl	8000494 <__aeabi_dcmpgt>
 8008724:	2800      	cmp	r0, #0
 8008726:	d000      	beq.n	800872a <_dtoa_r+0x45e>
 8008728:	e2b6      	b.n	8008c98 <_dtoa_r+0x9cc>
 800872a:	2180      	movs	r1, #128	@ 0x80
 800872c:	0609      	lsls	r1, r1, #24
 800872e:	187b      	adds	r3, r7, r1
 8008730:	0032      	movs	r2, r6
 8008732:	0020      	movs	r0, r4
 8008734:	0029      	movs	r1, r5
 8008736:	f7f7 fe99 	bl	800046c <__aeabi_dcmplt>
 800873a:	2800      	cmp	r0, #0
 800873c:	d128      	bne.n	8008790 <_dtoa_r+0x4c4>
 800873e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008740:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 8008742:	930a      	str	r3, [sp, #40]	@ 0x28
 8008744:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008746:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8008748:	2b00      	cmp	r3, #0
 800874a:	da00      	bge.n	800874e <_dtoa_r+0x482>
 800874c:	e174      	b.n	8008a38 <_dtoa_r+0x76c>
 800874e:	9a04      	ldr	r2, [sp, #16]
 8008750:	2a0e      	cmp	r2, #14
 8008752:	dd00      	ble.n	8008756 <_dtoa_r+0x48a>
 8008754:	e170      	b.n	8008a38 <_dtoa_r+0x76c>
 8008756:	4b9f      	ldr	r3, [pc, #636]	@ (80089d4 <_dtoa_r+0x708>)
 8008758:	00d2      	lsls	r2, r2, #3
 800875a:	189b      	adds	r3, r3, r2
 800875c:	685c      	ldr	r4, [r3, #4]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	9306      	str	r3, [sp, #24]
 8008762:	9407      	str	r4, [sp, #28]
 8008764:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008766:	2b00      	cmp	r3, #0
 8008768:	db00      	blt.n	800876c <_dtoa_r+0x4a0>
 800876a:	e0e7      	b.n	800893c <_dtoa_r+0x670>
 800876c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800876e:	2b00      	cmp	r3, #0
 8008770:	dd00      	ble.n	8008774 <_dtoa_r+0x4a8>
 8008772:	e0e3      	b.n	800893c <_dtoa_r+0x670>
 8008774:	d10c      	bne.n	8008790 <_dtoa_r+0x4c4>
 8008776:	9806      	ldr	r0, [sp, #24]
 8008778:	9907      	ldr	r1, [sp, #28]
 800877a:	2200      	movs	r2, #0
 800877c:	4b9b      	ldr	r3, [pc, #620]	@ (80089ec <_dtoa_r+0x720>)
 800877e:	f7f8 ff0b 	bl	8001598 <__aeabi_dmul>
 8008782:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008784:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008786:	f7f7 fe8f 	bl	80004a8 <__aeabi_dcmpge>
 800878a:	2800      	cmp	r0, #0
 800878c:	d100      	bne.n	8008790 <_dtoa_r+0x4c4>
 800878e:	e286      	b.n	8008c9e <_dtoa_r+0x9d2>
 8008790:	2600      	movs	r6, #0
 8008792:	0037      	movs	r7, r6
 8008794:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8008796:	9c08      	ldr	r4, [sp, #32]
 8008798:	43db      	mvns	r3, r3
 800879a:	930c      	str	r3, [sp, #48]	@ 0x30
 800879c:	9704      	str	r7, [sp, #16]
 800879e:	2700      	movs	r7, #0
 80087a0:	0031      	movs	r1, r6
 80087a2:	9803      	ldr	r0, [sp, #12]
 80087a4:	f001 f838 	bl	8009818 <_Bfree>
 80087a8:	9b04      	ldr	r3, [sp, #16]
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	d100      	bne.n	80087b0 <_dtoa_r+0x4e4>
 80087ae:	e0bb      	b.n	8008928 <_dtoa_r+0x65c>
 80087b0:	2f00      	cmp	r7, #0
 80087b2:	d005      	beq.n	80087c0 <_dtoa_r+0x4f4>
 80087b4:	429f      	cmp	r7, r3
 80087b6:	d003      	beq.n	80087c0 <_dtoa_r+0x4f4>
 80087b8:	0039      	movs	r1, r7
 80087ba:	9803      	ldr	r0, [sp, #12]
 80087bc:	f001 f82c 	bl	8009818 <_Bfree>
 80087c0:	9904      	ldr	r1, [sp, #16]
 80087c2:	9803      	ldr	r0, [sp, #12]
 80087c4:	f001 f828 	bl	8009818 <_Bfree>
 80087c8:	e0ae      	b.n	8008928 <_dtoa_r+0x65c>
 80087ca:	423d      	tst	r5, r7
 80087cc:	d005      	beq.n	80087da <_dtoa_r+0x50e>
 80087ce:	6832      	ldr	r2, [r6, #0]
 80087d0:	6873      	ldr	r3, [r6, #4]
 80087d2:	f7f8 fee1 	bl	8001598 <__aeabi_dmul>
 80087d6:	003b      	movs	r3, r7
 80087d8:	3401      	adds	r4, #1
 80087da:	106d      	asrs	r5, r5, #1
 80087dc:	3608      	adds	r6, #8
 80087de:	e75b      	b.n	8008698 <_dtoa_r+0x3cc>
 80087e0:	9b04      	ldr	r3, [sp, #16]
 80087e2:	930c      	str	r3, [sp, #48]	@ 0x30
 80087e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80087e6:	e77f      	b.n	80086e8 <_dtoa_r+0x41c>
 80087e8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80087ea:	4b7a      	ldr	r3, [pc, #488]	@ (80089d4 <_dtoa_r+0x708>)
 80087ec:	3a01      	subs	r2, #1
 80087ee:	00d2      	lsls	r2, r2, #3
 80087f0:	9910      	ldr	r1, [sp, #64]	@ 0x40
 80087f2:	189b      	adds	r3, r3, r2
 80087f4:	681a      	ldr	r2, [r3, #0]
 80087f6:	685b      	ldr	r3, [r3, #4]
 80087f8:	2900      	cmp	r1, #0
 80087fa:	d04c      	beq.n	8008896 <_dtoa_r+0x5ca>
 80087fc:	2000      	movs	r0, #0
 80087fe:	497c      	ldr	r1, [pc, #496]	@ (80089f0 <_dtoa_r+0x724>)
 8008800:	f7f8 fa90 	bl	8000d24 <__aeabi_ddiv>
 8008804:	0032      	movs	r2, r6
 8008806:	003b      	movs	r3, r7
 8008808:	f7f9 f9ac 	bl	8001b64 <__aeabi_dsub>
 800880c:	9a08      	ldr	r2, [sp, #32]
 800880e:	0006      	movs	r6, r0
 8008810:	4694      	mov	ip, r2
 8008812:	000f      	movs	r7, r1
 8008814:	9b08      	ldr	r3, [sp, #32]
 8008816:	9316      	str	r3, [sp, #88]	@ 0x58
 8008818:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800881a:	4463      	add	r3, ip
 800881c:	9311      	str	r3, [sp, #68]	@ 0x44
 800881e:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8008820:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008822:	f7f9 fdcb 	bl	80023bc <__aeabi_d2iz>
 8008826:	0005      	movs	r5, r0
 8008828:	f7f9 fe04 	bl	8002434 <__aeabi_i2d>
 800882c:	0002      	movs	r2, r0
 800882e:	000b      	movs	r3, r1
 8008830:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8008832:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008834:	f7f9 f996 	bl	8001b64 <__aeabi_dsub>
 8008838:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800883a:	3530      	adds	r5, #48	@ 0x30
 800883c:	1c5c      	adds	r4, r3, #1
 800883e:	701d      	strb	r5, [r3, #0]
 8008840:	0032      	movs	r2, r6
 8008842:	003b      	movs	r3, r7
 8008844:	900a      	str	r0, [sp, #40]	@ 0x28
 8008846:	910b      	str	r1, [sp, #44]	@ 0x2c
 8008848:	f7f7 fe10 	bl	800046c <__aeabi_dcmplt>
 800884c:	2800      	cmp	r0, #0
 800884e:	d16b      	bne.n	8008928 <_dtoa_r+0x65c>
 8008850:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008852:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008854:	2000      	movs	r0, #0
 8008856:	4961      	ldr	r1, [pc, #388]	@ (80089dc <_dtoa_r+0x710>)
 8008858:	f7f9 f984 	bl	8001b64 <__aeabi_dsub>
 800885c:	0032      	movs	r2, r6
 800885e:	003b      	movs	r3, r7
 8008860:	f7f7 fe04 	bl	800046c <__aeabi_dcmplt>
 8008864:	2800      	cmp	r0, #0
 8008866:	d000      	beq.n	800886a <_dtoa_r+0x59e>
 8008868:	e0c6      	b.n	80089f8 <_dtoa_r+0x72c>
 800886a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800886c:	42a3      	cmp	r3, r4
 800886e:	d100      	bne.n	8008872 <_dtoa_r+0x5a6>
 8008870:	e765      	b.n	800873e <_dtoa_r+0x472>
 8008872:	2200      	movs	r2, #0
 8008874:	0030      	movs	r0, r6
 8008876:	0039      	movs	r1, r7
 8008878:	4b59      	ldr	r3, [pc, #356]	@ (80089e0 <_dtoa_r+0x714>)
 800887a:	f7f8 fe8d 	bl	8001598 <__aeabi_dmul>
 800887e:	2200      	movs	r2, #0
 8008880:	0006      	movs	r6, r0
 8008882:	000f      	movs	r7, r1
 8008884:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8008886:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008888:	4b55      	ldr	r3, [pc, #340]	@ (80089e0 <_dtoa_r+0x714>)
 800888a:	f7f8 fe85 	bl	8001598 <__aeabi_dmul>
 800888e:	9416      	str	r4, [sp, #88]	@ 0x58
 8008890:	900a      	str	r0, [sp, #40]	@ 0x28
 8008892:	910b      	str	r1, [sp, #44]	@ 0x2c
 8008894:	e7c3      	b.n	800881e <_dtoa_r+0x552>
 8008896:	0030      	movs	r0, r6
 8008898:	0039      	movs	r1, r7
 800889a:	f7f8 fe7d 	bl	8001598 <__aeabi_dmul>
 800889e:	9d08      	ldr	r5, [sp, #32]
 80088a0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80088a2:	002b      	movs	r3, r5
 80088a4:	4694      	mov	ip, r2
 80088a6:	9016      	str	r0, [sp, #88]	@ 0x58
 80088a8:	9117      	str	r1, [sp, #92]	@ 0x5c
 80088aa:	4463      	add	r3, ip
 80088ac:	9319      	str	r3, [sp, #100]	@ 0x64
 80088ae:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80088b0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80088b2:	f7f9 fd83 	bl	80023bc <__aeabi_d2iz>
 80088b6:	0004      	movs	r4, r0
 80088b8:	f7f9 fdbc 	bl	8002434 <__aeabi_i2d>
 80088bc:	000b      	movs	r3, r1
 80088be:	0002      	movs	r2, r0
 80088c0:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80088c2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80088c4:	f7f9 f94e 	bl	8001b64 <__aeabi_dsub>
 80088c8:	3430      	adds	r4, #48	@ 0x30
 80088ca:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80088cc:	702c      	strb	r4, [r5, #0]
 80088ce:	3501      	adds	r5, #1
 80088d0:	0006      	movs	r6, r0
 80088d2:	000f      	movs	r7, r1
 80088d4:	42ab      	cmp	r3, r5
 80088d6:	d12a      	bne.n	800892e <_dtoa_r+0x662>
 80088d8:	9816      	ldr	r0, [sp, #88]	@ 0x58
 80088da:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 80088dc:	9b08      	ldr	r3, [sp, #32]
 80088de:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 80088e0:	469c      	mov	ip, r3
 80088e2:	2200      	movs	r2, #0
 80088e4:	4b42      	ldr	r3, [pc, #264]	@ (80089f0 <_dtoa_r+0x724>)
 80088e6:	4464      	add	r4, ip
 80088e8:	f7f7 fe56 	bl	8000598 <__aeabi_dadd>
 80088ec:	0002      	movs	r2, r0
 80088ee:	000b      	movs	r3, r1
 80088f0:	0030      	movs	r0, r6
 80088f2:	0039      	movs	r1, r7
 80088f4:	f7f7 fdce 	bl	8000494 <__aeabi_dcmpgt>
 80088f8:	2800      	cmp	r0, #0
 80088fa:	d000      	beq.n	80088fe <_dtoa_r+0x632>
 80088fc:	e07c      	b.n	80089f8 <_dtoa_r+0x72c>
 80088fe:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8008900:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008902:	2000      	movs	r0, #0
 8008904:	493a      	ldr	r1, [pc, #232]	@ (80089f0 <_dtoa_r+0x724>)
 8008906:	f7f9 f92d 	bl	8001b64 <__aeabi_dsub>
 800890a:	0002      	movs	r2, r0
 800890c:	000b      	movs	r3, r1
 800890e:	0030      	movs	r0, r6
 8008910:	0039      	movs	r1, r7
 8008912:	f7f7 fdab 	bl	800046c <__aeabi_dcmplt>
 8008916:	2800      	cmp	r0, #0
 8008918:	d100      	bne.n	800891c <_dtoa_r+0x650>
 800891a:	e710      	b.n	800873e <_dtoa_r+0x472>
 800891c:	0023      	movs	r3, r4
 800891e:	3c01      	subs	r4, #1
 8008920:	7822      	ldrb	r2, [r4, #0]
 8008922:	2a30      	cmp	r2, #48	@ 0x30
 8008924:	d0fa      	beq.n	800891c <_dtoa_r+0x650>
 8008926:	001c      	movs	r4, r3
 8008928:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800892a:	9304      	str	r3, [sp, #16]
 800892c:	e042      	b.n	80089b4 <_dtoa_r+0x6e8>
 800892e:	2200      	movs	r2, #0
 8008930:	4b2b      	ldr	r3, [pc, #172]	@ (80089e0 <_dtoa_r+0x714>)
 8008932:	f7f8 fe31 	bl	8001598 <__aeabi_dmul>
 8008936:	900a      	str	r0, [sp, #40]	@ 0x28
 8008938:	910b      	str	r1, [sp, #44]	@ 0x2c
 800893a:	e7b8      	b.n	80088ae <_dtoa_r+0x5e2>
 800893c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800893e:	9d08      	ldr	r5, [sp, #32]
 8008940:	3b01      	subs	r3, #1
 8008942:	195b      	adds	r3, r3, r5
 8008944:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8008946:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8008948:	930a      	str	r3, [sp, #40]	@ 0x28
 800894a:	9a06      	ldr	r2, [sp, #24]
 800894c:	9b07      	ldr	r3, [sp, #28]
 800894e:	0030      	movs	r0, r6
 8008950:	0039      	movs	r1, r7
 8008952:	f7f8 f9e7 	bl	8000d24 <__aeabi_ddiv>
 8008956:	f7f9 fd31 	bl	80023bc <__aeabi_d2iz>
 800895a:	9009      	str	r0, [sp, #36]	@ 0x24
 800895c:	f7f9 fd6a 	bl	8002434 <__aeabi_i2d>
 8008960:	9a06      	ldr	r2, [sp, #24]
 8008962:	9b07      	ldr	r3, [sp, #28]
 8008964:	f7f8 fe18 	bl	8001598 <__aeabi_dmul>
 8008968:	0002      	movs	r2, r0
 800896a:	000b      	movs	r3, r1
 800896c:	0030      	movs	r0, r6
 800896e:	0039      	movs	r1, r7
 8008970:	f7f9 f8f8 	bl	8001b64 <__aeabi_dsub>
 8008974:	002b      	movs	r3, r5
 8008976:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008978:	3501      	adds	r5, #1
 800897a:	3230      	adds	r2, #48	@ 0x30
 800897c:	701a      	strb	r2, [r3, #0]
 800897e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008980:	002c      	movs	r4, r5
 8008982:	429a      	cmp	r2, r3
 8008984:	d14b      	bne.n	8008a1e <_dtoa_r+0x752>
 8008986:	0002      	movs	r2, r0
 8008988:	000b      	movs	r3, r1
 800898a:	f7f7 fe05 	bl	8000598 <__aeabi_dadd>
 800898e:	9a06      	ldr	r2, [sp, #24]
 8008990:	9b07      	ldr	r3, [sp, #28]
 8008992:	0006      	movs	r6, r0
 8008994:	000f      	movs	r7, r1
 8008996:	f7f7 fd7d 	bl	8000494 <__aeabi_dcmpgt>
 800899a:	2800      	cmp	r0, #0
 800899c:	d12a      	bne.n	80089f4 <_dtoa_r+0x728>
 800899e:	9a06      	ldr	r2, [sp, #24]
 80089a0:	9b07      	ldr	r3, [sp, #28]
 80089a2:	0030      	movs	r0, r6
 80089a4:	0039      	movs	r1, r7
 80089a6:	f7f7 fd5b 	bl	8000460 <__aeabi_dcmpeq>
 80089aa:	2800      	cmp	r0, #0
 80089ac:	d002      	beq.n	80089b4 <_dtoa_r+0x6e8>
 80089ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80089b0:	07dd      	lsls	r5, r3, #31
 80089b2:	d41f      	bmi.n	80089f4 <_dtoa_r+0x728>
 80089b4:	9905      	ldr	r1, [sp, #20]
 80089b6:	9803      	ldr	r0, [sp, #12]
 80089b8:	f000 ff2e 	bl	8009818 <_Bfree>
 80089bc:	2300      	movs	r3, #0
 80089be:	7023      	strb	r3, [r4, #0]
 80089c0:	9b04      	ldr	r3, [sp, #16]
 80089c2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80089c4:	3301      	adds	r3, #1
 80089c6:	6013      	str	r3, [r2, #0]
 80089c8:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	d100      	bne.n	80089d0 <_dtoa_r+0x704>
 80089ce:	e4c7      	b.n	8008360 <_dtoa_r+0x94>
 80089d0:	601c      	str	r4, [r3, #0]
 80089d2:	e4c5      	b.n	8008360 <_dtoa_r+0x94>
 80089d4:	0800b708 	.word	0x0800b708
 80089d8:	0800b6e0 	.word	0x0800b6e0
 80089dc:	3ff00000 	.word	0x3ff00000
 80089e0:	40240000 	.word	0x40240000
 80089e4:	401c0000 	.word	0x401c0000
 80089e8:	fcc00000 	.word	0xfcc00000
 80089ec:	40140000 	.word	0x40140000
 80089f0:	3fe00000 	.word	0x3fe00000
 80089f4:	9b04      	ldr	r3, [sp, #16]
 80089f6:	930c      	str	r3, [sp, #48]	@ 0x30
 80089f8:	0023      	movs	r3, r4
 80089fa:	001c      	movs	r4, r3
 80089fc:	3b01      	subs	r3, #1
 80089fe:	781a      	ldrb	r2, [r3, #0]
 8008a00:	2a39      	cmp	r2, #57	@ 0x39
 8008a02:	d108      	bne.n	8008a16 <_dtoa_r+0x74a>
 8008a04:	9a08      	ldr	r2, [sp, #32]
 8008a06:	429a      	cmp	r2, r3
 8008a08:	d1f7      	bne.n	80089fa <_dtoa_r+0x72e>
 8008a0a:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8008a0c:	9908      	ldr	r1, [sp, #32]
 8008a0e:	3201      	adds	r2, #1
 8008a10:	920c      	str	r2, [sp, #48]	@ 0x30
 8008a12:	2230      	movs	r2, #48	@ 0x30
 8008a14:	700a      	strb	r2, [r1, #0]
 8008a16:	781a      	ldrb	r2, [r3, #0]
 8008a18:	3201      	adds	r2, #1
 8008a1a:	701a      	strb	r2, [r3, #0]
 8008a1c:	e784      	b.n	8008928 <_dtoa_r+0x65c>
 8008a1e:	2200      	movs	r2, #0
 8008a20:	4bc6      	ldr	r3, [pc, #792]	@ (8008d3c <_dtoa_r+0xa70>)
 8008a22:	f7f8 fdb9 	bl	8001598 <__aeabi_dmul>
 8008a26:	2200      	movs	r2, #0
 8008a28:	2300      	movs	r3, #0
 8008a2a:	0006      	movs	r6, r0
 8008a2c:	000f      	movs	r7, r1
 8008a2e:	f7f7 fd17 	bl	8000460 <__aeabi_dcmpeq>
 8008a32:	2800      	cmp	r0, #0
 8008a34:	d089      	beq.n	800894a <_dtoa_r+0x67e>
 8008a36:	e7bd      	b.n	80089b4 <_dtoa_r+0x6e8>
 8008a38:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 8008a3a:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 8008a3c:	9c06      	ldr	r4, [sp, #24]
 8008a3e:	2f00      	cmp	r7, #0
 8008a40:	d014      	beq.n	8008a6c <_dtoa_r+0x7a0>
 8008a42:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8008a44:	2a01      	cmp	r2, #1
 8008a46:	dd00      	ble.n	8008a4a <_dtoa_r+0x77e>
 8008a48:	e0e4      	b.n	8008c14 <_dtoa_r+0x948>
 8008a4a:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8008a4c:	2a00      	cmp	r2, #0
 8008a4e:	d100      	bne.n	8008a52 <_dtoa_r+0x786>
 8008a50:	e0da      	b.n	8008c08 <_dtoa_r+0x93c>
 8008a52:	4abb      	ldr	r2, [pc, #748]	@ (8008d40 <_dtoa_r+0xa74>)
 8008a54:	189b      	adds	r3, r3, r2
 8008a56:	9a06      	ldr	r2, [sp, #24]
 8008a58:	2101      	movs	r1, #1
 8008a5a:	18d2      	adds	r2, r2, r3
 8008a5c:	9206      	str	r2, [sp, #24]
 8008a5e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008a60:	9803      	ldr	r0, [sp, #12]
 8008a62:	18d3      	adds	r3, r2, r3
 8008a64:	930d      	str	r3, [sp, #52]	@ 0x34
 8008a66:	f000 ffdb 	bl	8009a20 <__i2b>
 8008a6a:	0007      	movs	r7, r0
 8008a6c:	2c00      	cmp	r4, #0
 8008a6e:	d00e      	beq.n	8008a8e <_dtoa_r+0x7c2>
 8008a70:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	dd0b      	ble.n	8008a8e <_dtoa_r+0x7c2>
 8008a76:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008a78:	0023      	movs	r3, r4
 8008a7a:	4294      	cmp	r4, r2
 8008a7c:	dd00      	ble.n	8008a80 <_dtoa_r+0x7b4>
 8008a7e:	0013      	movs	r3, r2
 8008a80:	9a06      	ldr	r2, [sp, #24]
 8008a82:	1ae4      	subs	r4, r4, r3
 8008a84:	1ad2      	subs	r2, r2, r3
 8008a86:	9206      	str	r2, [sp, #24]
 8008a88:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008a8a:	1ad3      	subs	r3, r2, r3
 8008a8c:	930d      	str	r3, [sp, #52]	@ 0x34
 8008a8e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	d021      	beq.n	8008ad8 <_dtoa_r+0x80c>
 8008a94:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d100      	bne.n	8008a9c <_dtoa_r+0x7d0>
 8008a9a:	e0d3      	b.n	8008c44 <_dtoa_r+0x978>
 8008a9c:	9e05      	ldr	r6, [sp, #20]
 8008a9e:	2d00      	cmp	r5, #0
 8008aa0:	d014      	beq.n	8008acc <_dtoa_r+0x800>
 8008aa2:	0039      	movs	r1, r7
 8008aa4:	002a      	movs	r2, r5
 8008aa6:	9803      	ldr	r0, [sp, #12]
 8008aa8:	f001 f87c 	bl	8009ba4 <__pow5mult>
 8008aac:	9a05      	ldr	r2, [sp, #20]
 8008aae:	0001      	movs	r1, r0
 8008ab0:	0007      	movs	r7, r0
 8008ab2:	9803      	ldr	r0, [sp, #12]
 8008ab4:	f000 ffcc 	bl	8009a50 <__multiply>
 8008ab8:	0006      	movs	r6, r0
 8008aba:	9905      	ldr	r1, [sp, #20]
 8008abc:	9803      	ldr	r0, [sp, #12]
 8008abe:	f000 feab 	bl	8009818 <_Bfree>
 8008ac2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008ac4:	9605      	str	r6, [sp, #20]
 8008ac6:	1b5b      	subs	r3, r3, r5
 8008ac8:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008aca:	d005      	beq.n	8008ad8 <_dtoa_r+0x80c>
 8008acc:	0031      	movs	r1, r6
 8008ace:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8008ad0:	9803      	ldr	r0, [sp, #12]
 8008ad2:	f001 f867 	bl	8009ba4 <__pow5mult>
 8008ad6:	9005      	str	r0, [sp, #20]
 8008ad8:	2101      	movs	r1, #1
 8008ada:	9803      	ldr	r0, [sp, #12]
 8008adc:	f000 ffa0 	bl	8009a20 <__i2b>
 8008ae0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008ae2:	0006      	movs	r6, r0
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	d100      	bne.n	8008aea <_dtoa_r+0x81e>
 8008ae8:	e1bc      	b.n	8008e64 <_dtoa_r+0xb98>
 8008aea:	001a      	movs	r2, r3
 8008aec:	0001      	movs	r1, r0
 8008aee:	9803      	ldr	r0, [sp, #12]
 8008af0:	f001 f858 	bl	8009ba4 <__pow5mult>
 8008af4:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8008af6:	0006      	movs	r6, r0
 8008af8:	2500      	movs	r5, #0
 8008afa:	2b01      	cmp	r3, #1
 8008afc:	dc16      	bgt.n	8008b2c <_dtoa_r+0x860>
 8008afe:	2500      	movs	r5, #0
 8008b00:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008b02:	42ab      	cmp	r3, r5
 8008b04:	d10e      	bne.n	8008b24 <_dtoa_r+0x858>
 8008b06:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008b08:	031b      	lsls	r3, r3, #12
 8008b0a:	42ab      	cmp	r3, r5
 8008b0c:	d10a      	bne.n	8008b24 <_dtoa_r+0x858>
 8008b0e:	4b8d      	ldr	r3, [pc, #564]	@ (8008d44 <_dtoa_r+0xa78>)
 8008b10:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8008b12:	4213      	tst	r3, r2
 8008b14:	d006      	beq.n	8008b24 <_dtoa_r+0x858>
 8008b16:	9b06      	ldr	r3, [sp, #24]
 8008b18:	3501      	adds	r5, #1
 8008b1a:	3301      	adds	r3, #1
 8008b1c:	9306      	str	r3, [sp, #24]
 8008b1e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008b20:	3301      	adds	r3, #1
 8008b22:	930d      	str	r3, [sp, #52]	@ 0x34
 8008b24:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008b26:	2001      	movs	r0, #1
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	d008      	beq.n	8008b3e <_dtoa_r+0x872>
 8008b2c:	6933      	ldr	r3, [r6, #16]
 8008b2e:	3303      	adds	r3, #3
 8008b30:	009b      	lsls	r3, r3, #2
 8008b32:	18f3      	adds	r3, r6, r3
 8008b34:	6858      	ldr	r0, [r3, #4]
 8008b36:	f000 ff23 	bl	8009980 <__hi0bits>
 8008b3a:	2320      	movs	r3, #32
 8008b3c:	1a18      	subs	r0, r3, r0
 8008b3e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008b40:	1818      	adds	r0, r3, r0
 8008b42:	0002      	movs	r2, r0
 8008b44:	231f      	movs	r3, #31
 8008b46:	401a      	ands	r2, r3
 8008b48:	4218      	tst	r0, r3
 8008b4a:	d100      	bne.n	8008b4e <_dtoa_r+0x882>
 8008b4c:	e081      	b.n	8008c52 <_dtoa_r+0x986>
 8008b4e:	3301      	adds	r3, #1
 8008b50:	1a9b      	subs	r3, r3, r2
 8008b52:	2b04      	cmp	r3, #4
 8008b54:	dd79      	ble.n	8008c4a <_dtoa_r+0x97e>
 8008b56:	231c      	movs	r3, #28
 8008b58:	1a9b      	subs	r3, r3, r2
 8008b5a:	9a06      	ldr	r2, [sp, #24]
 8008b5c:	18e4      	adds	r4, r4, r3
 8008b5e:	18d2      	adds	r2, r2, r3
 8008b60:	9206      	str	r2, [sp, #24]
 8008b62:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008b64:	18d3      	adds	r3, r2, r3
 8008b66:	930d      	str	r3, [sp, #52]	@ 0x34
 8008b68:	9b06      	ldr	r3, [sp, #24]
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	dd05      	ble.n	8008b7a <_dtoa_r+0x8ae>
 8008b6e:	001a      	movs	r2, r3
 8008b70:	9905      	ldr	r1, [sp, #20]
 8008b72:	9803      	ldr	r0, [sp, #12]
 8008b74:	f001 f872 	bl	8009c5c <__lshift>
 8008b78:	9005      	str	r0, [sp, #20]
 8008b7a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	dd05      	ble.n	8008b8c <_dtoa_r+0x8c0>
 8008b80:	0031      	movs	r1, r6
 8008b82:	001a      	movs	r2, r3
 8008b84:	9803      	ldr	r0, [sp, #12]
 8008b86:	f001 f869 	bl	8009c5c <__lshift>
 8008b8a:	0006      	movs	r6, r0
 8008b8c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	d061      	beq.n	8008c56 <_dtoa_r+0x98a>
 8008b92:	0031      	movs	r1, r6
 8008b94:	9805      	ldr	r0, [sp, #20]
 8008b96:	f001 f8cd 	bl	8009d34 <__mcmp>
 8008b9a:	2800      	cmp	r0, #0
 8008b9c:	da5b      	bge.n	8008c56 <_dtoa_r+0x98a>
 8008b9e:	9b04      	ldr	r3, [sp, #16]
 8008ba0:	220a      	movs	r2, #10
 8008ba2:	3b01      	subs	r3, #1
 8008ba4:	930c      	str	r3, [sp, #48]	@ 0x30
 8008ba6:	9905      	ldr	r1, [sp, #20]
 8008ba8:	2300      	movs	r3, #0
 8008baa:	9803      	ldr	r0, [sp, #12]
 8008bac:	f000 fe58 	bl	8009860 <__multadd>
 8008bb0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008bb2:	9005      	str	r0, [sp, #20]
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d100      	bne.n	8008bba <_dtoa_r+0x8ee>
 8008bb8:	e15b      	b.n	8008e72 <_dtoa_r+0xba6>
 8008bba:	2300      	movs	r3, #0
 8008bbc:	0039      	movs	r1, r7
 8008bbe:	220a      	movs	r2, #10
 8008bc0:	9803      	ldr	r0, [sp, #12]
 8008bc2:	f000 fe4d 	bl	8009860 <__multadd>
 8008bc6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008bc8:	0007      	movs	r7, r0
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	dc4d      	bgt.n	8008c6a <_dtoa_r+0x99e>
 8008bce:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8008bd0:	2b02      	cmp	r3, #2
 8008bd2:	dd46      	ble.n	8008c62 <_dtoa_r+0x996>
 8008bd4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	d000      	beq.n	8008bdc <_dtoa_r+0x910>
 8008bda:	e5db      	b.n	8008794 <_dtoa_r+0x4c8>
 8008bdc:	0031      	movs	r1, r6
 8008bde:	2205      	movs	r2, #5
 8008be0:	9803      	ldr	r0, [sp, #12]
 8008be2:	f000 fe3d 	bl	8009860 <__multadd>
 8008be6:	0006      	movs	r6, r0
 8008be8:	0001      	movs	r1, r0
 8008bea:	9805      	ldr	r0, [sp, #20]
 8008bec:	f001 f8a2 	bl	8009d34 <__mcmp>
 8008bf0:	2800      	cmp	r0, #0
 8008bf2:	dc00      	bgt.n	8008bf6 <_dtoa_r+0x92a>
 8008bf4:	e5ce      	b.n	8008794 <_dtoa_r+0x4c8>
 8008bf6:	9b08      	ldr	r3, [sp, #32]
 8008bf8:	9a08      	ldr	r2, [sp, #32]
 8008bfa:	1c5c      	adds	r4, r3, #1
 8008bfc:	2331      	movs	r3, #49	@ 0x31
 8008bfe:	7013      	strb	r3, [r2, #0]
 8008c00:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008c02:	3301      	adds	r3, #1
 8008c04:	930c      	str	r3, [sp, #48]	@ 0x30
 8008c06:	e5c9      	b.n	800879c <_dtoa_r+0x4d0>
 8008c08:	2336      	movs	r3, #54	@ 0x36
 8008c0a:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008c0c:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 8008c0e:	1a9b      	subs	r3, r3, r2
 8008c10:	9c06      	ldr	r4, [sp, #24]
 8008c12:	e720      	b.n	8008a56 <_dtoa_r+0x78a>
 8008c14:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c16:	1e5d      	subs	r5, r3, #1
 8008c18:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008c1a:	42ab      	cmp	r3, r5
 8008c1c:	db08      	blt.n	8008c30 <_dtoa_r+0x964>
 8008c1e:	1b5d      	subs	r5, r3, r5
 8008c20:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	daf4      	bge.n	8008c10 <_dtoa_r+0x944>
 8008c26:	9b06      	ldr	r3, [sp, #24]
 8008c28:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008c2a:	1a9c      	subs	r4, r3, r2
 8008c2c:	2300      	movs	r3, #0
 8008c2e:	e712      	b.n	8008a56 <_dtoa_r+0x78a>
 8008c30:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008c32:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8008c34:	1aeb      	subs	r3, r5, r3
 8008c36:	18d3      	adds	r3, r2, r3
 8008c38:	9314      	str	r3, [sp, #80]	@ 0x50
 8008c3a:	950f      	str	r5, [sp, #60]	@ 0x3c
 8008c3c:	9c06      	ldr	r4, [sp, #24]
 8008c3e:	2500      	movs	r5, #0
 8008c40:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c42:	e708      	b.n	8008a56 <_dtoa_r+0x78a>
 8008c44:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8008c46:	9905      	ldr	r1, [sp, #20]
 8008c48:	e742      	b.n	8008ad0 <_dtoa_r+0x804>
 8008c4a:	2b04      	cmp	r3, #4
 8008c4c:	d08c      	beq.n	8008b68 <_dtoa_r+0x89c>
 8008c4e:	331c      	adds	r3, #28
 8008c50:	e783      	b.n	8008b5a <_dtoa_r+0x88e>
 8008c52:	0013      	movs	r3, r2
 8008c54:	e7fb      	b.n	8008c4e <_dtoa_r+0x982>
 8008c56:	9b04      	ldr	r3, [sp, #16]
 8008c58:	930c      	str	r3, [sp, #48]	@ 0x30
 8008c5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c5c:	930e      	str	r3, [sp, #56]	@ 0x38
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	ddb5      	ble.n	8008bce <_dtoa_r+0x902>
 8008c62:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	d100      	bne.n	8008c6a <_dtoa_r+0x99e>
 8008c68:	e107      	b.n	8008e7a <_dtoa_r+0xbae>
 8008c6a:	2c00      	cmp	r4, #0
 8008c6c:	dd05      	ble.n	8008c7a <_dtoa_r+0x9ae>
 8008c6e:	0039      	movs	r1, r7
 8008c70:	0022      	movs	r2, r4
 8008c72:	9803      	ldr	r0, [sp, #12]
 8008c74:	f000 fff2 	bl	8009c5c <__lshift>
 8008c78:	0007      	movs	r7, r0
 8008c7a:	9704      	str	r7, [sp, #16]
 8008c7c:	2d00      	cmp	r5, #0
 8008c7e:	d020      	beq.n	8008cc2 <_dtoa_r+0x9f6>
 8008c80:	6879      	ldr	r1, [r7, #4]
 8008c82:	9803      	ldr	r0, [sp, #12]
 8008c84:	f000 fd84 	bl	8009790 <_Balloc>
 8008c88:	1e04      	subs	r4, r0, #0
 8008c8a:	d10c      	bne.n	8008ca6 <_dtoa_r+0x9da>
 8008c8c:	0022      	movs	r2, r4
 8008c8e:	4b2e      	ldr	r3, [pc, #184]	@ (8008d48 <_dtoa_r+0xa7c>)
 8008c90:	482e      	ldr	r0, [pc, #184]	@ (8008d4c <_dtoa_r+0xa80>)
 8008c92:	492f      	ldr	r1, [pc, #188]	@ (8008d50 <_dtoa_r+0xa84>)
 8008c94:	f7ff fb2f 	bl	80082f6 <_dtoa_r+0x2a>
 8008c98:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 8008c9a:	0037      	movs	r7, r6
 8008c9c:	e7ab      	b.n	8008bf6 <_dtoa_r+0x92a>
 8008c9e:	9b04      	ldr	r3, [sp, #16]
 8008ca0:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 8008ca2:	930c      	str	r3, [sp, #48]	@ 0x30
 8008ca4:	e7f9      	b.n	8008c9a <_dtoa_r+0x9ce>
 8008ca6:	0039      	movs	r1, r7
 8008ca8:	693a      	ldr	r2, [r7, #16]
 8008caa:	310c      	adds	r1, #12
 8008cac:	3202      	adds	r2, #2
 8008cae:	0092      	lsls	r2, r2, #2
 8008cb0:	300c      	adds	r0, #12
 8008cb2:	f7ff fa75 	bl	80081a0 <memcpy>
 8008cb6:	2201      	movs	r2, #1
 8008cb8:	0021      	movs	r1, r4
 8008cba:	9803      	ldr	r0, [sp, #12]
 8008cbc:	f000 ffce 	bl	8009c5c <__lshift>
 8008cc0:	9004      	str	r0, [sp, #16]
 8008cc2:	9b08      	ldr	r3, [sp, #32]
 8008cc4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008cc6:	9306      	str	r3, [sp, #24]
 8008cc8:	3b01      	subs	r3, #1
 8008cca:	189b      	adds	r3, r3, r2
 8008ccc:	2201      	movs	r2, #1
 8008cce:	930f      	str	r3, [sp, #60]	@ 0x3c
 8008cd0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008cd2:	4013      	ands	r3, r2
 8008cd4:	930e      	str	r3, [sp, #56]	@ 0x38
 8008cd6:	0031      	movs	r1, r6
 8008cd8:	9805      	ldr	r0, [sp, #20]
 8008cda:	f7ff fa71 	bl	80081c0 <quorem>
 8008cde:	0039      	movs	r1, r7
 8008ce0:	0005      	movs	r5, r0
 8008ce2:	900a      	str	r0, [sp, #40]	@ 0x28
 8008ce4:	9805      	ldr	r0, [sp, #20]
 8008ce6:	f001 f825 	bl	8009d34 <__mcmp>
 8008cea:	9a04      	ldr	r2, [sp, #16]
 8008cec:	900d      	str	r0, [sp, #52]	@ 0x34
 8008cee:	0031      	movs	r1, r6
 8008cf0:	9803      	ldr	r0, [sp, #12]
 8008cf2:	f001 f83b 	bl	8009d6c <__mdiff>
 8008cf6:	2201      	movs	r2, #1
 8008cf8:	68c3      	ldr	r3, [r0, #12]
 8008cfa:	0004      	movs	r4, r0
 8008cfc:	3530      	adds	r5, #48	@ 0x30
 8008cfe:	9209      	str	r2, [sp, #36]	@ 0x24
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	d104      	bne.n	8008d0e <_dtoa_r+0xa42>
 8008d04:	0001      	movs	r1, r0
 8008d06:	9805      	ldr	r0, [sp, #20]
 8008d08:	f001 f814 	bl	8009d34 <__mcmp>
 8008d0c:	9009      	str	r0, [sp, #36]	@ 0x24
 8008d0e:	0021      	movs	r1, r4
 8008d10:	9803      	ldr	r0, [sp, #12]
 8008d12:	f000 fd81 	bl	8009818 <_Bfree>
 8008d16:	9b06      	ldr	r3, [sp, #24]
 8008d18:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8008d1a:	1c5c      	adds	r4, r3, #1
 8008d1c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008d1e:	4313      	orrs	r3, r2
 8008d20:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008d22:	4313      	orrs	r3, r2
 8008d24:	d116      	bne.n	8008d54 <_dtoa_r+0xa88>
 8008d26:	2d39      	cmp	r5, #57	@ 0x39
 8008d28:	d02f      	beq.n	8008d8a <_dtoa_r+0xabe>
 8008d2a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	dd01      	ble.n	8008d34 <_dtoa_r+0xa68>
 8008d30:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 8008d32:	3531      	adds	r5, #49	@ 0x31
 8008d34:	9b06      	ldr	r3, [sp, #24]
 8008d36:	701d      	strb	r5, [r3, #0]
 8008d38:	e532      	b.n	80087a0 <_dtoa_r+0x4d4>
 8008d3a:	46c0      	nop			@ (mov r8, r8)
 8008d3c:	40240000 	.word	0x40240000
 8008d40:	00000433 	.word	0x00000433
 8008d44:	7ff00000 	.word	0x7ff00000
 8008d48:	0800b466 	.word	0x0800b466
 8008d4c:	0800b40e 	.word	0x0800b40e
 8008d50:	000002ef 	.word	0x000002ef
 8008d54:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	db04      	blt.n	8008d64 <_dtoa_r+0xa98>
 8008d5a:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8008d5c:	4313      	orrs	r3, r2
 8008d5e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008d60:	4313      	orrs	r3, r2
 8008d62:	d11e      	bne.n	8008da2 <_dtoa_r+0xad6>
 8008d64:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	dde4      	ble.n	8008d34 <_dtoa_r+0xa68>
 8008d6a:	9905      	ldr	r1, [sp, #20]
 8008d6c:	2201      	movs	r2, #1
 8008d6e:	9803      	ldr	r0, [sp, #12]
 8008d70:	f000 ff74 	bl	8009c5c <__lshift>
 8008d74:	0031      	movs	r1, r6
 8008d76:	9005      	str	r0, [sp, #20]
 8008d78:	f000 ffdc 	bl	8009d34 <__mcmp>
 8008d7c:	2800      	cmp	r0, #0
 8008d7e:	dc02      	bgt.n	8008d86 <_dtoa_r+0xaba>
 8008d80:	d1d8      	bne.n	8008d34 <_dtoa_r+0xa68>
 8008d82:	07eb      	lsls	r3, r5, #31
 8008d84:	d5d6      	bpl.n	8008d34 <_dtoa_r+0xa68>
 8008d86:	2d39      	cmp	r5, #57	@ 0x39
 8008d88:	d1d2      	bne.n	8008d30 <_dtoa_r+0xa64>
 8008d8a:	2339      	movs	r3, #57	@ 0x39
 8008d8c:	9a06      	ldr	r2, [sp, #24]
 8008d8e:	7013      	strb	r3, [r2, #0]
 8008d90:	0023      	movs	r3, r4
 8008d92:	001c      	movs	r4, r3
 8008d94:	3b01      	subs	r3, #1
 8008d96:	781a      	ldrb	r2, [r3, #0]
 8008d98:	2a39      	cmp	r2, #57	@ 0x39
 8008d9a:	d050      	beq.n	8008e3e <_dtoa_r+0xb72>
 8008d9c:	3201      	adds	r2, #1
 8008d9e:	701a      	strb	r2, [r3, #0]
 8008da0:	e4fe      	b.n	80087a0 <_dtoa_r+0x4d4>
 8008da2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008da4:	2b00      	cmp	r3, #0
 8008da6:	dd03      	ble.n	8008db0 <_dtoa_r+0xae4>
 8008da8:	2d39      	cmp	r5, #57	@ 0x39
 8008daa:	d0ee      	beq.n	8008d8a <_dtoa_r+0xabe>
 8008dac:	3501      	adds	r5, #1
 8008dae:	e7c1      	b.n	8008d34 <_dtoa_r+0xa68>
 8008db0:	9b06      	ldr	r3, [sp, #24]
 8008db2:	9a06      	ldr	r2, [sp, #24]
 8008db4:	701d      	strb	r5, [r3, #0]
 8008db6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008db8:	4293      	cmp	r3, r2
 8008dba:	d02b      	beq.n	8008e14 <_dtoa_r+0xb48>
 8008dbc:	2300      	movs	r3, #0
 8008dbe:	220a      	movs	r2, #10
 8008dc0:	9905      	ldr	r1, [sp, #20]
 8008dc2:	9803      	ldr	r0, [sp, #12]
 8008dc4:	f000 fd4c 	bl	8009860 <__multadd>
 8008dc8:	9b04      	ldr	r3, [sp, #16]
 8008dca:	9005      	str	r0, [sp, #20]
 8008dcc:	429f      	cmp	r7, r3
 8008dce:	d109      	bne.n	8008de4 <_dtoa_r+0xb18>
 8008dd0:	0039      	movs	r1, r7
 8008dd2:	2300      	movs	r3, #0
 8008dd4:	220a      	movs	r2, #10
 8008dd6:	9803      	ldr	r0, [sp, #12]
 8008dd8:	f000 fd42 	bl	8009860 <__multadd>
 8008ddc:	0007      	movs	r7, r0
 8008dde:	9004      	str	r0, [sp, #16]
 8008de0:	9406      	str	r4, [sp, #24]
 8008de2:	e778      	b.n	8008cd6 <_dtoa_r+0xa0a>
 8008de4:	0039      	movs	r1, r7
 8008de6:	2300      	movs	r3, #0
 8008de8:	220a      	movs	r2, #10
 8008dea:	9803      	ldr	r0, [sp, #12]
 8008dec:	f000 fd38 	bl	8009860 <__multadd>
 8008df0:	2300      	movs	r3, #0
 8008df2:	0007      	movs	r7, r0
 8008df4:	220a      	movs	r2, #10
 8008df6:	9904      	ldr	r1, [sp, #16]
 8008df8:	9803      	ldr	r0, [sp, #12]
 8008dfa:	f000 fd31 	bl	8009860 <__multadd>
 8008dfe:	9004      	str	r0, [sp, #16]
 8008e00:	e7ee      	b.n	8008de0 <_dtoa_r+0xb14>
 8008e02:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008e04:	2401      	movs	r4, #1
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	dd00      	ble.n	8008e0c <_dtoa_r+0xb40>
 8008e0a:	001c      	movs	r4, r3
 8008e0c:	9704      	str	r7, [sp, #16]
 8008e0e:	2700      	movs	r7, #0
 8008e10:	9b08      	ldr	r3, [sp, #32]
 8008e12:	191c      	adds	r4, r3, r4
 8008e14:	9905      	ldr	r1, [sp, #20]
 8008e16:	2201      	movs	r2, #1
 8008e18:	9803      	ldr	r0, [sp, #12]
 8008e1a:	f000 ff1f 	bl	8009c5c <__lshift>
 8008e1e:	0031      	movs	r1, r6
 8008e20:	9005      	str	r0, [sp, #20]
 8008e22:	f000 ff87 	bl	8009d34 <__mcmp>
 8008e26:	2800      	cmp	r0, #0
 8008e28:	dcb2      	bgt.n	8008d90 <_dtoa_r+0xac4>
 8008e2a:	d101      	bne.n	8008e30 <_dtoa_r+0xb64>
 8008e2c:	07ed      	lsls	r5, r5, #31
 8008e2e:	d4af      	bmi.n	8008d90 <_dtoa_r+0xac4>
 8008e30:	0023      	movs	r3, r4
 8008e32:	001c      	movs	r4, r3
 8008e34:	3b01      	subs	r3, #1
 8008e36:	781a      	ldrb	r2, [r3, #0]
 8008e38:	2a30      	cmp	r2, #48	@ 0x30
 8008e3a:	d0fa      	beq.n	8008e32 <_dtoa_r+0xb66>
 8008e3c:	e4b0      	b.n	80087a0 <_dtoa_r+0x4d4>
 8008e3e:	9a08      	ldr	r2, [sp, #32]
 8008e40:	429a      	cmp	r2, r3
 8008e42:	d1a6      	bne.n	8008d92 <_dtoa_r+0xac6>
 8008e44:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008e46:	3301      	adds	r3, #1
 8008e48:	930c      	str	r3, [sp, #48]	@ 0x30
 8008e4a:	2331      	movs	r3, #49	@ 0x31
 8008e4c:	7013      	strb	r3, [r2, #0]
 8008e4e:	e4a7      	b.n	80087a0 <_dtoa_r+0x4d4>
 8008e50:	4b14      	ldr	r3, [pc, #80]	@ (8008ea4 <_dtoa_r+0xbd8>)
 8008e52:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8008e54:	9308      	str	r3, [sp, #32]
 8008e56:	4b14      	ldr	r3, [pc, #80]	@ (8008ea8 <_dtoa_r+0xbdc>)
 8008e58:	2a00      	cmp	r2, #0
 8008e5a:	d001      	beq.n	8008e60 <_dtoa_r+0xb94>
 8008e5c:	f7ff fa7e 	bl	800835c <_dtoa_r+0x90>
 8008e60:	f7ff fa7e 	bl	8008360 <_dtoa_r+0x94>
 8008e64:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8008e66:	2b01      	cmp	r3, #1
 8008e68:	dc00      	bgt.n	8008e6c <_dtoa_r+0xba0>
 8008e6a:	e648      	b.n	8008afe <_dtoa_r+0x832>
 8008e6c:	2001      	movs	r0, #1
 8008e6e:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 8008e70:	e665      	b.n	8008b3e <_dtoa_r+0x872>
 8008e72:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008e74:	2b00      	cmp	r3, #0
 8008e76:	dc00      	bgt.n	8008e7a <_dtoa_r+0xbae>
 8008e78:	e6a9      	b.n	8008bce <_dtoa_r+0x902>
 8008e7a:	2400      	movs	r4, #0
 8008e7c:	0031      	movs	r1, r6
 8008e7e:	9805      	ldr	r0, [sp, #20]
 8008e80:	f7ff f99e 	bl	80081c0 <quorem>
 8008e84:	9b08      	ldr	r3, [sp, #32]
 8008e86:	3030      	adds	r0, #48	@ 0x30
 8008e88:	5518      	strb	r0, [r3, r4]
 8008e8a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008e8c:	3401      	adds	r4, #1
 8008e8e:	0005      	movs	r5, r0
 8008e90:	42a3      	cmp	r3, r4
 8008e92:	ddb6      	ble.n	8008e02 <_dtoa_r+0xb36>
 8008e94:	2300      	movs	r3, #0
 8008e96:	220a      	movs	r2, #10
 8008e98:	9905      	ldr	r1, [sp, #20]
 8008e9a:	9803      	ldr	r0, [sp, #12]
 8008e9c:	f000 fce0 	bl	8009860 <__multadd>
 8008ea0:	9005      	str	r0, [sp, #20]
 8008ea2:	e7eb      	b.n	8008e7c <_dtoa_r+0xbb0>
 8008ea4:	0800b3ea 	.word	0x0800b3ea
 8008ea8:	0800b3f2 	.word	0x0800b3f2

08008eac <_free_r>:
 8008eac:	b570      	push	{r4, r5, r6, lr}
 8008eae:	0005      	movs	r5, r0
 8008eb0:	1e0c      	subs	r4, r1, #0
 8008eb2:	d010      	beq.n	8008ed6 <_free_r+0x2a>
 8008eb4:	3c04      	subs	r4, #4
 8008eb6:	6823      	ldr	r3, [r4, #0]
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	da00      	bge.n	8008ebe <_free_r+0x12>
 8008ebc:	18e4      	adds	r4, r4, r3
 8008ebe:	0028      	movs	r0, r5
 8008ec0:	f000 fc56 	bl	8009770 <__malloc_lock>
 8008ec4:	4a1d      	ldr	r2, [pc, #116]	@ (8008f3c <_free_r+0x90>)
 8008ec6:	6813      	ldr	r3, [r2, #0]
 8008ec8:	2b00      	cmp	r3, #0
 8008eca:	d105      	bne.n	8008ed8 <_free_r+0x2c>
 8008ecc:	6063      	str	r3, [r4, #4]
 8008ece:	6014      	str	r4, [r2, #0]
 8008ed0:	0028      	movs	r0, r5
 8008ed2:	f000 fc55 	bl	8009780 <__malloc_unlock>
 8008ed6:	bd70      	pop	{r4, r5, r6, pc}
 8008ed8:	42a3      	cmp	r3, r4
 8008eda:	d908      	bls.n	8008eee <_free_r+0x42>
 8008edc:	6820      	ldr	r0, [r4, #0]
 8008ede:	1821      	adds	r1, r4, r0
 8008ee0:	428b      	cmp	r3, r1
 8008ee2:	d1f3      	bne.n	8008ecc <_free_r+0x20>
 8008ee4:	6819      	ldr	r1, [r3, #0]
 8008ee6:	685b      	ldr	r3, [r3, #4]
 8008ee8:	1809      	adds	r1, r1, r0
 8008eea:	6021      	str	r1, [r4, #0]
 8008eec:	e7ee      	b.n	8008ecc <_free_r+0x20>
 8008eee:	001a      	movs	r2, r3
 8008ef0:	685b      	ldr	r3, [r3, #4]
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	d001      	beq.n	8008efa <_free_r+0x4e>
 8008ef6:	42a3      	cmp	r3, r4
 8008ef8:	d9f9      	bls.n	8008eee <_free_r+0x42>
 8008efa:	6811      	ldr	r1, [r2, #0]
 8008efc:	1850      	adds	r0, r2, r1
 8008efe:	42a0      	cmp	r0, r4
 8008f00:	d10b      	bne.n	8008f1a <_free_r+0x6e>
 8008f02:	6820      	ldr	r0, [r4, #0]
 8008f04:	1809      	adds	r1, r1, r0
 8008f06:	1850      	adds	r0, r2, r1
 8008f08:	6011      	str	r1, [r2, #0]
 8008f0a:	4283      	cmp	r3, r0
 8008f0c:	d1e0      	bne.n	8008ed0 <_free_r+0x24>
 8008f0e:	6818      	ldr	r0, [r3, #0]
 8008f10:	685b      	ldr	r3, [r3, #4]
 8008f12:	1841      	adds	r1, r0, r1
 8008f14:	6011      	str	r1, [r2, #0]
 8008f16:	6053      	str	r3, [r2, #4]
 8008f18:	e7da      	b.n	8008ed0 <_free_r+0x24>
 8008f1a:	42a0      	cmp	r0, r4
 8008f1c:	d902      	bls.n	8008f24 <_free_r+0x78>
 8008f1e:	230c      	movs	r3, #12
 8008f20:	602b      	str	r3, [r5, #0]
 8008f22:	e7d5      	b.n	8008ed0 <_free_r+0x24>
 8008f24:	6820      	ldr	r0, [r4, #0]
 8008f26:	1821      	adds	r1, r4, r0
 8008f28:	428b      	cmp	r3, r1
 8008f2a:	d103      	bne.n	8008f34 <_free_r+0x88>
 8008f2c:	6819      	ldr	r1, [r3, #0]
 8008f2e:	685b      	ldr	r3, [r3, #4]
 8008f30:	1809      	adds	r1, r1, r0
 8008f32:	6021      	str	r1, [r4, #0]
 8008f34:	6063      	str	r3, [r4, #4]
 8008f36:	6054      	str	r4, [r2, #4]
 8008f38:	e7ca      	b.n	8008ed0 <_free_r+0x24>
 8008f3a:	46c0      	nop			@ (mov r8, r8)
 8008f3c:	20000874 	.word	0x20000874

08008f40 <rshift>:
 8008f40:	0002      	movs	r2, r0
 8008f42:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008f44:	6904      	ldr	r4, [r0, #16]
 8008f46:	b085      	sub	sp, #20
 8008f48:	3214      	adds	r2, #20
 8008f4a:	114b      	asrs	r3, r1, #5
 8008f4c:	0016      	movs	r6, r2
 8008f4e:	9302      	str	r3, [sp, #8]
 8008f50:	429c      	cmp	r4, r3
 8008f52:	dd31      	ble.n	8008fb8 <rshift+0x78>
 8008f54:	261f      	movs	r6, #31
 8008f56:	000f      	movs	r7, r1
 8008f58:	009b      	lsls	r3, r3, #2
 8008f5a:	00a5      	lsls	r5, r4, #2
 8008f5c:	18d3      	adds	r3, r2, r3
 8008f5e:	4037      	ands	r7, r6
 8008f60:	1955      	adds	r5, r2, r5
 8008f62:	9300      	str	r3, [sp, #0]
 8008f64:	9701      	str	r7, [sp, #4]
 8008f66:	4231      	tst	r1, r6
 8008f68:	d10d      	bne.n	8008f86 <rshift+0x46>
 8008f6a:	0016      	movs	r6, r2
 8008f6c:	0019      	movs	r1, r3
 8008f6e:	428d      	cmp	r5, r1
 8008f70:	d836      	bhi.n	8008fe0 <rshift+0xa0>
 8008f72:	9b00      	ldr	r3, [sp, #0]
 8008f74:	2600      	movs	r6, #0
 8008f76:	3b03      	subs	r3, #3
 8008f78:	429d      	cmp	r5, r3
 8008f7a:	d302      	bcc.n	8008f82 <rshift+0x42>
 8008f7c:	9b02      	ldr	r3, [sp, #8]
 8008f7e:	1ae4      	subs	r4, r4, r3
 8008f80:	00a6      	lsls	r6, r4, #2
 8008f82:	1996      	adds	r6, r2, r6
 8008f84:	e018      	b.n	8008fb8 <rshift+0x78>
 8008f86:	2120      	movs	r1, #32
 8008f88:	9e01      	ldr	r6, [sp, #4]
 8008f8a:	9f01      	ldr	r7, [sp, #4]
 8008f8c:	1b89      	subs	r1, r1, r6
 8008f8e:	9e00      	ldr	r6, [sp, #0]
 8008f90:	9103      	str	r1, [sp, #12]
 8008f92:	ce02      	ldmia	r6!, {r1}
 8008f94:	4694      	mov	ip, r2
 8008f96:	40f9      	lsrs	r1, r7
 8008f98:	42b5      	cmp	r5, r6
 8008f9a:	d816      	bhi.n	8008fca <rshift+0x8a>
 8008f9c:	9b00      	ldr	r3, [sp, #0]
 8008f9e:	2600      	movs	r6, #0
 8008fa0:	3301      	adds	r3, #1
 8008fa2:	429d      	cmp	r5, r3
 8008fa4:	d303      	bcc.n	8008fae <rshift+0x6e>
 8008fa6:	9b02      	ldr	r3, [sp, #8]
 8008fa8:	1ae4      	subs	r4, r4, r3
 8008faa:	00a6      	lsls	r6, r4, #2
 8008fac:	3e04      	subs	r6, #4
 8008fae:	1996      	adds	r6, r2, r6
 8008fb0:	6031      	str	r1, [r6, #0]
 8008fb2:	2900      	cmp	r1, #0
 8008fb4:	d000      	beq.n	8008fb8 <rshift+0x78>
 8008fb6:	3604      	adds	r6, #4
 8008fb8:	1ab1      	subs	r1, r6, r2
 8008fba:	1089      	asrs	r1, r1, #2
 8008fbc:	6101      	str	r1, [r0, #16]
 8008fbe:	4296      	cmp	r6, r2
 8008fc0:	d101      	bne.n	8008fc6 <rshift+0x86>
 8008fc2:	2300      	movs	r3, #0
 8008fc4:	6143      	str	r3, [r0, #20]
 8008fc6:	b005      	add	sp, #20
 8008fc8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008fca:	6837      	ldr	r7, [r6, #0]
 8008fcc:	9b03      	ldr	r3, [sp, #12]
 8008fce:	409f      	lsls	r7, r3
 8008fd0:	430f      	orrs	r7, r1
 8008fd2:	4661      	mov	r1, ip
 8008fd4:	c180      	stmia	r1!, {r7}
 8008fd6:	468c      	mov	ip, r1
 8008fd8:	9b01      	ldr	r3, [sp, #4]
 8008fda:	ce02      	ldmia	r6!, {r1}
 8008fdc:	40d9      	lsrs	r1, r3
 8008fde:	e7db      	b.n	8008f98 <rshift+0x58>
 8008fe0:	c980      	ldmia	r1!, {r7}
 8008fe2:	c680      	stmia	r6!, {r7}
 8008fe4:	e7c3      	b.n	8008f6e <rshift+0x2e>

08008fe6 <__hexdig_fun>:
 8008fe6:	0002      	movs	r2, r0
 8008fe8:	3a30      	subs	r2, #48	@ 0x30
 8008fea:	0003      	movs	r3, r0
 8008fec:	2a09      	cmp	r2, #9
 8008fee:	d802      	bhi.n	8008ff6 <__hexdig_fun+0x10>
 8008ff0:	3b20      	subs	r3, #32
 8008ff2:	b2d8      	uxtb	r0, r3
 8008ff4:	4770      	bx	lr
 8008ff6:	0002      	movs	r2, r0
 8008ff8:	3a61      	subs	r2, #97	@ 0x61
 8008ffa:	2a05      	cmp	r2, #5
 8008ffc:	d801      	bhi.n	8009002 <__hexdig_fun+0x1c>
 8008ffe:	3b47      	subs	r3, #71	@ 0x47
 8009000:	e7f7      	b.n	8008ff2 <__hexdig_fun+0xc>
 8009002:	001a      	movs	r2, r3
 8009004:	3a41      	subs	r2, #65	@ 0x41
 8009006:	2000      	movs	r0, #0
 8009008:	2a05      	cmp	r2, #5
 800900a:	d8f3      	bhi.n	8008ff4 <__hexdig_fun+0xe>
 800900c:	3b27      	subs	r3, #39	@ 0x27
 800900e:	e7f0      	b.n	8008ff2 <__hexdig_fun+0xc>

08009010 <__gethex>:
 8009010:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009012:	b089      	sub	sp, #36	@ 0x24
 8009014:	9307      	str	r3, [sp, #28]
 8009016:	680b      	ldr	r3, [r1, #0]
 8009018:	9201      	str	r2, [sp, #4]
 800901a:	9003      	str	r0, [sp, #12]
 800901c:	9106      	str	r1, [sp, #24]
 800901e:	1c9a      	adds	r2, r3, #2
 8009020:	0011      	movs	r1, r2
 8009022:	3201      	adds	r2, #1
 8009024:	1e50      	subs	r0, r2, #1
 8009026:	7800      	ldrb	r0, [r0, #0]
 8009028:	2830      	cmp	r0, #48	@ 0x30
 800902a:	d0f9      	beq.n	8009020 <__gethex+0x10>
 800902c:	1acb      	subs	r3, r1, r3
 800902e:	3b02      	subs	r3, #2
 8009030:	9305      	str	r3, [sp, #20]
 8009032:	9100      	str	r1, [sp, #0]
 8009034:	f7ff ffd7 	bl	8008fe6 <__hexdig_fun>
 8009038:	2300      	movs	r3, #0
 800903a:	001d      	movs	r5, r3
 800903c:	9302      	str	r3, [sp, #8]
 800903e:	4298      	cmp	r0, r3
 8009040:	d11e      	bne.n	8009080 <__gethex+0x70>
 8009042:	2201      	movs	r2, #1
 8009044:	49a6      	ldr	r1, [pc, #664]	@ (80092e0 <__gethex+0x2d0>)
 8009046:	9800      	ldr	r0, [sp, #0]
 8009048:	f7fe ffac 	bl	8007fa4 <strncmp>
 800904c:	0007      	movs	r7, r0
 800904e:	42a8      	cmp	r0, r5
 8009050:	d000      	beq.n	8009054 <__gethex+0x44>
 8009052:	e06a      	b.n	800912a <__gethex+0x11a>
 8009054:	9b00      	ldr	r3, [sp, #0]
 8009056:	7858      	ldrb	r0, [r3, #1]
 8009058:	1c5c      	adds	r4, r3, #1
 800905a:	f7ff ffc4 	bl	8008fe6 <__hexdig_fun>
 800905e:	2301      	movs	r3, #1
 8009060:	9302      	str	r3, [sp, #8]
 8009062:	42a8      	cmp	r0, r5
 8009064:	d02f      	beq.n	80090c6 <__gethex+0xb6>
 8009066:	9400      	str	r4, [sp, #0]
 8009068:	9b00      	ldr	r3, [sp, #0]
 800906a:	7818      	ldrb	r0, [r3, #0]
 800906c:	2830      	cmp	r0, #48	@ 0x30
 800906e:	d009      	beq.n	8009084 <__gethex+0x74>
 8009070:	f7ff ffb9 	bl	8008fe6 <__hexdig_fun>
 8009074:	4242      	negs	r2, r0
 8009076:	4142      	adcs	r2, r0
 8009078:	2301      	movs	r3, #1
 800907a:	0025      	movs	r5, r4
 800907c:	9202      	str	r2, [sp, #8]
 800907e:	9305      	str	r3, [sp, #20]
 8009080:	9c00      	ldr	r4, [sp, #0]
 8009082:	e004      	b.n	800908e <__gethex+0x7e>
 8009084:	9b00      	ldr	r3, [sp, #0]
 8009086:	3301      	adds	r3, #1
 8009088:	9300      	str	r3, [sp, #0]
 800908a:	e7ed      	b.n	8009068 <__gethex+0x58>
 800908c:	3401      	adds	r4, #1
 800908e:	7820      	ldrb	r0, [r4, #0]
 8009090:	f7ff ffa9 	bl	8008fe6 <__hexdig_fun>
 8009094:	1e07      	subs	r7, r0, #0
 8009096:	d1f9      	bne.n	800908c <__gethex+0x7c>
 8009098:	2201      	movs	r2, #1
 800909a:	0020      	movs	r0, r4
 800909c:	4990      	ldr	r1, [pc, #576]	@ (80092e0 <__gethex+0x2d0>)
 800909e:	f7fe ff81 	bl	8007fa4 <strncmp>
 80090a2:	2800      	cmp	r0, #0
 80090a4:	d10d      	bne.n	80090c2 <__gethex+0xb2>
 80090a6:	2d00      	cmp	r5, #0
 80090a8:	d106      	bne.n	80090b8 <__gethex+0xa8>
 80090aa:	3401      	adds	r4, #1
 80090ac:	0025      	movs	r5, r4
 80090ae:	7820      	ldrb	r0, [r4, #0]
 80090b0:	f7ff ff99 	bl	8008fe6 <__hexdig_fun>
 80090b4:	2800      	cmp	r0, #0
 80090b6:	d102      	bne.n	80090be <__gethex+0xae>
 80090b8:	1b2d      	subs	r5, r5, r4
 80090ba:	00af      	lsls	r7, r5, #2
 80090bc:	e003      	b.n	80090c6 <__gethex+0xb6>
 80090be:	3401      	adds	r4, #1
 80090c0:	e7f5      	b.n	80090ae <__gethex+0x9e>
 80090c2:	2d00      	cmp	r5, #0
 80090c4:	d1f8      	bne.n	80090b8 <__gethex+0xa8>
 80090c6:	2220      	movs	r2, #32
 80090c8:	7823      	ldrb	r3, [r4, #0]
 80090ca:	0026      	movs	r6, r4
 80090cc:	4393      	bics	r3, r2
 80090ce:	2b50      	cmp	r3, #80	@ 0x50
 80090d0:	d11d      	bne.n	800910e <__gethex+0xfe>
 80090d2:	7863      	ldrb	r3, [r4, #1]
 80090d4:	2b2b      	cmp	r3, #43	@ 0x2b
 80090d6:	d02d      	beq.n	8009134 <__gethex+0x124>
 80090d8:	2b2d      	cmp	r3, #45	@ 0x2d
 80090da:	d02f      	beq.n	800913c <__gethex+0x12c>
 80090dc:	2300      	movs	r3, #0
 80090de:	1c66      	adds	r6, r4, #1
 80090e0:	9304      	str	r3, [sp, #16]
 80090e2:	7830      	ldrb	r0, [r6, #0]
 80090e4:	f7ff ff7f 	bl	8008fe6 <__hexdig_fun>
 80090e8:	1e43      	subs	r3, r0, #1
 80090ea:	b2db      	uxtb	r3, r3
 80090ec:	0005      	movs	r5, r0
 80090ee:	2b18      	cmp	r3, #24
 80090f0:	d82a      	bhi.n	8009148 <__gethex+0x138>
 80090f2:	7870      	ldrb	r0, [r6, #1]
 80090f4:	f7ff ff77 	bl	8008fe6 <__hexdig_fun>
 80090f8:	1e43      	subs	r3, r0, #1
 80090fa:	b2db      	uxtb	r3, r3
 80090fc:	3601      	adds	r6, #1
 80090fe:	3d10      	subs	r5, #16
 8009100:	2b18      	cmp	r3, #24
 8009102:	d91d      	bls.n	8009140 <__gethex+0x130>
 8009104:	9b04      	ldr	r3, [sp, #16]
 8009106:	2b00      	cmp	r3, #0
 8009108:	d000      	beq.n	800910c <__gethex+0xfc>
 800910a:	426d      	negs	r5, r5
 800910c:	197f      	adds	r7, r7, r5
 800910e:	9b06      	ldr	r3, [sp, #24]
 8009110:	601e      	str	r6, [r3, #0]
 8009112:	9b02      	ldr	r3, [sp, #8]
 8009114:	2b00      	cmp	r3, #0
 8009116:	d019      	beq.n	800914c <__gethex+0x13c>
 8009118:	9b05      	ldr	r3, [sp, #20]
 800911a:	2606      	movs	r6, #6
 800911c:	425a      	negs	r2, r3
 800911e:	4153      	adcs	r3, r2
 8009120:	425b      	negs	r3, r3
 8009122:	401e      	ands	r6, r3
 8009124:	0030      	movs	r0, r6
 8009126:	b009      	add	sp, #36	@ 0x24
 8009128:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800912a:	2301      	movs	r3, #1
 800912c:	2700      	movs	r7, #0
 800912e:	9c00      	ldr	r4, [sp, #0]
 8009130:	9302      	str	r3, [sp, #8]
 8009132:	e7c8      	b.n	80090c6 <__gethex+0xb6>
 8009134:	2300      	movs	r3, #0
 8009136:	9304      	str	r3, [sp, #16]
 8009138:	1ca6      	adds	r6, r4, #2
 800913a:	e7d2      	b.n	80090e2 <__gethex+0xd2>
 800913c:	2301      	movs	r3, #1
 800913e:	e7fa      	b.n	8009136 <__gethex+0x126>
 8009140:	230a      	movs	r3, #10
 8009142:	435d      	muls	r5, r3
 8009144:	182d      	adds	r5, r5, r0
 8009146:	e7d4      	b.n	80090f2 <__gethex+0xe2>
 8009148:	0026      	movs	r6, r4
 800914a:	e7e0      	b.n	800910e <__gethex+0xfe>
 800914c:	9b00      	ldr	r3, [sp, #0]
 800914e:	9902      	ldr	r1, [sp, #8]
 8009150:	1ae3      	subs	r3, r4, r3
 8009152:	3b01      	subs	r3, #1
 8009154:	2b07      	cmp	r3, #7
 8009156:	dc0a      	bgt.n	800916e <__gethex+0x15e>
 8009158:	9803      	ldr	r0, [sp, #12]
 800915a:	f000 fb19 	bl	8009790 <_Balloc>
 800915e:	1e05      	subs	r5, r0, #0
 8009160:	d108      	bne.n	8009174 <__gethex+0x164>
 8009162:	002a      	movs	r2, r5
 8009164:	21e4      	movs	r1, #228	@ 0xe4
 8009166:	4b5f      	ldr	r3, [pc, #380]	@ (80092e4 <__gethex+0x2d4>)
 8009168:	485f      	ldr	r0, [pc, #380]	@ (80092e8 <__gethex+0x2d8>)
 800916a:	f001 fbe9 	bl	800a940 <__assert_func>
 800916e:	3101      	adds	r1, #1
 8009170:	105b      	asrs	r3, r3, #1
 8009172:	e7ef      	b.n	8009154 <__gethex+0x144>
 8009174:	0003      	movs	r3, r0
 8009176:	3314      	adds	r3, #20
 8009178:	9302      	str	r3, [sp, #8]
 800917a:	9305      	str	r3, [sp, #20]
 800917c:	2300      	movs	r3, #0
 800917e:	001e      	movs	r6, r3
 8009180:	9304      	str	r3, [sp, #16]
 8009182:	9b00      	ldr	r3, [sp, #0]
 8009184:	42a3      	cmp	r3, r4
 8009186:	d338      	bcc.n	80091fa <__gethex+0x1ea>
 8009188:	9c05      	ldr	r4, [sp, #20]
 800918a:	9b02      	ldr	r3, [sp, #8]
 800918c:	c440      	stmia	r4!, {r6}
 800918e:	1ae4      	subs	r4, r4, r3
 8009190:	10a4      	asrs	r4, r4, #2
 8009192:	0030      	movs	r0, r6
 8009194:	612c      	str	r4, [r5, #16]
 8009196:	f000 fbf3 	bl	8009980 <__hi0bits>
 800919a:	9b01      	ldr	r3, [sp, #4]
 800919c:	0164      	lsls	r4, r4, #5
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	1a26      	subs	r6, r4, r0
 80091a2:	9300      	str	r3, [sp, #0]
 80091a4:	429e      	cmp	r6, r3
 80091a6:	dd52      	ble.n	800924e <__gethex+0x23e>
 80091a8:	1af6      	subs	r6, r6, r3
 80091aa:	0031      	movs	r1, r6
 80091ac:	0028      	movs	r0, r5
 80091ae:	f000 ff8e 	bl	800a0ce <__any_on>
 80091b2:	1e04      	subs	r4, r0, #0
 80091b4:	d00f      	beq.n	80091d6 <__gethex+0x1c6>
 80091b6:	2401      	movs	r4, #1
 80091b8:	211f      	movs	r1, #31
 80091ba:	0020      	movs	r0, r4
 80091bc:	1e73      	subs	r3, r6, #1
 80091be:	4019      	ands	r1, r3
 80091c0:	4088      	lsls	r0, r1
 80091c2:	0001      	movs	r1, r0
 80091c4:	115a      	asrs	r2, r3, #5
 80091c6:	9802      	ldr	r0, [sp, #8]
 80091c8:	0092      	lsls	r2, r2, #2
 80091ca:	5812      	ldr	r2, [r2, r0]
 80091cc:	420a      	tst	r2, r1
 80091ce:	d002      	beq.n	80091d6 <__gethex+0x1c6>
 80091d0:	42a3      	cmp	r3, r4
 80091d2:	dc34      	bgt.n	800923e <__gethex+0x22e>
 80091d4:	2402      	movs	r4, #2
 80091d6:	0031      	movs	r1, r6
 80091d8:	0028      	movs	r0, r5
 80091da:	f7ff feb1 	bl	8008f40 <rshift>
 80091de:	19bf      	adds	r7, r7, r6
 80091e0:	9b01      	ldr	r3, [sp, #4]
 80091e2:	689b      	ldr	r3, [r3, #8]
 80091e4:	42bb      	cmp	r3, r7
 80091e6:	da42      	bge.n	800926e <__gethex+0x25e>
 80091e8:	0029      	movs	r1, r5
 80091ea:	9803      	ldr	r0, [sp, #12]
 80091ec:	f000 fb14 	bl	8009818 <_Bfree>
 80091f0:	2300      	movs	r3, #0
 80091f2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80091f4:	26a3      	movs	r6, #163	@ 0xa3
 80091f6:	6013      	str	r3, [r2, #0]
 80091f8:	e794      	b.n	8009124 <__gethex+0x114>
 80091fa:	3c01      	subs	r4, #1
 80091fc:	7823      	ldrb	r3, [r4, #0]
 80091fe:	2b2e      	cmp	r3, #46	@ 0x2e
 8009200:	d012      	beq.n	8009228 <__gethex+0x218>
 8009202:	9b04      	ldr	r3, [sp, #16]
 8009204:	2b20      	cmp	r3, #32
 8009206:	d104      	bne.n	8009212 <__gethex+0x202>
 8009208:	9b05      	ldr	r3, [sp, #20]
 800920a:	c340      	stmia	r3!, {r6}
 800920c:	2600      	movs	r6, #0
 800920e:	9305      	str	r3, [sp, #20]
 8009210:	9604      	str	r6, [sp, #16]
 8009212:	7820      	ldrb	r0, [r4, #0]
 8009214:	f7ff fee7 	bl	8008fe6 <__hexdig_fun>
 8009218:	230f      	movs	r3, #15
 800921a:	4018      	ands	r0, r3
 800921c:	9b04      	ldr	r3, [sp, #16]
 800921e:	4098      	lsls	r0, r3
 8009220:	3304      	adds	r3, #4
 8009222:	4306      	orrs	r6, r0
 8009224:	9304      	str	r3, [sp, #16]
 8009226:	e7ac      	b.n	8009182 <__gethex+0x172>
 8009228:	9b00      	ldr	r3, [sp, #0]
 800922a:	42a3      	cmp	r3, r4
 800922c:	d8e9      	bhi.n	8009202 <__gethex+0x1f2>
 800922e:	2201      	movs	r2, #1
 8009230:	0020      	movs	r0, r4
 8009232:	492b      	ldr	r1, [pc, #172]	@ (80092e0 <__gethex+0x2d0>)
 8009234:	f7fe feb6 	bl	8007fa4 <strncmp>
 8009238:	2800      	cmp	r0, #0
 800923a:	d1e2      	bne.n	8009202 <__gethex+0x1f2>
 800923c:	e7a1      	b.n	8009182 <__gethex+0x172>
 800923e:	0028      	movs	r0, r5
 8009240:	1eb1      	subs	r1, r6, #2
 8009242:	f000 ff44 	bl	800a0ce <__any_on>
 8009246:	2800      	cmp	r0, #0
 8009248:	d0c4      	beq.n	80091d4 <__gethex+0x1c4>
 800924a:	2403      	movs	r4, #3
 800924c:	e7c3      	b.n	80091d6 <__gethex+0x1c6>
 800924e:	9b00      	ldr	r3, [sp, #0]
 8009250:	2400      	movs	r4, #0
 8009252:	429e      	cmp	r6, r3
 8009254:	dac4      	bge.n	80091e0 <__gethex+0x1d0>
 8009256:	1b9e      	subs	r6, r3, r6
 8009258:	0029      	movs	r1, r5
 800925a:	0032      	movs	r2, r6
 800925c:	9803      	ldr	r0, [sp, #12]
 800925e:	f000 fcfd 	bl	8009c5c <__lshift>
 8009262:	0003      	movs	r3, r0
 8009264:	3314      	adds	r3, #20
 8009266:	0005      	movs	r5, r0
 8009268:	1bbf      	subs	r7, r7, r6
 800926a:	9302      	str	r3, [sp, #8]
 800926c:	e7b8      	b.n	80091e0 <__gethex+0x1d0>
 800926e:	9b01      	ldr	r3, [sp, #4]
 8009270:	685e      	ldr	r6, [r3, #4]
 8009272:	42be      	cmp	r6, r7
 8009274:	dd6f      	ble.n	8009356 <__gethex+0x346>
 8009276:	9b00      	ldr	r3, [sp, #0]
 8009278:	1bf6      	subs	r6, r6, r7
 800927a:	42b3      	cmp	r3, r6
 800927c:	dc36      	bgt.n	80092ec <__gethex+0x2dc>
 800927e:	9b01      	ldr	r3, [sp, #4]
 8009280:	68db      	ldr	r3, [r3, #12]
 8009282:	2b02      	cmp	r3, #2
 8009284:	d024      	beq.n	80092d0 <__gethex+0x2c0>
 8009286:	2b03      	cmp	r3, #3
 8009288:	d026      	beq.n	80092d8 <__gethex+0x2c8>
 800928a:	2b01      	cmp	r3, #1
 800928c:	d117      	bne.n	80092be <__gethex+0x2ae>
 800928e:	9b00      	ldr	r3, [sp, #0]
 8009290:	42b3      	cmp	r3, r6
 8009292:	d114      	bne.n	80092be <__gethex+0x2ae>
 8009294:	2b01      	cmp	r3, #1
 8009296:	d10b      	bne.n	80092b0 <__gethex+0x2a0>
 8009298:	9b01      	ldr	r3, [sp, #4]
 800929a:	9a07      	ldr	r2, [sp, #28]
 800929c:	685b      	ldr	r3, [r3, #4]
 800929e:	2662      	movs	r6, #98	@ 0x62
 80092a0:	6013      	str	r3, [r2, #0]
 80092a2:	2301      	movs	r3, #1
 80092a4:	9a02      	ldr	r2, [sp, #8]
 80092a6:	612b      	str	r3, [r5, #16]
 80092a8:	6013      	str	r3, [r2, #0]
 80092aa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80092ac:	601d      	str	r5, [r3, #0]
 80092ae:	e739      	b.n	8009124 <__gethex+0x114>
 80092b0:	9900      	ldr	r1, [sp, #0]
 80092b2:	0028      	movs	r0, r5
 80092b4:	3901      	subs	r1, #1
 80092b6:	f000 ff0a 	bl	800a0ce <__any_on>
 80092ba:	2800      	cmp	r0, #0
 80092bc:	d1ec      	bne.n	8009298 <__gethex+0x288>
 80092be:	0029      	movs	r1, r5
 80092c0:	9803      	ldr	r0, [sp, #12]
 80092c2:	f000 faa9 	bl	8009818 <_Bfree>
 80092c6:	2300      	movs	r3, #0
 80092c8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80092ca:	2650      	movs	r6, #80	@ 0x50
 80092cc:	6013      	str	r3, [r2, #0]
 80092ce:	e729      	b.n	8009124 <__gethex+0x114>
 80092d0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80092d2:	2b00      	cmp	r3, #0
 80092d4:	d1f3      	bne.n	80092be <__gethex+0x2ae>
 80092d6:	e7df      	b.n	8009298 <__gethex+0x288>
 80092d8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80092da:	2b00      	cmp	r3, #0
 80092dc:	d1dc      	bne.n	8009298 <__gethex+0x288>
 80092de:	e7ee      	b.n	80092be <__gethex+0x2ae>
 80092e0:	0800b3ac 	.word	0x0800b3ac
 80092e4:	0800b466 	.word	0x0800b466
 80092e8:	0800b477 	.word	0x0800b477
 80092ec:	1e77      	subs	r7, r6, #1
 80092ee:	2c00      	cmp	r4, #0
 80092f0:	d12f      	bne.n	8009352 <__gethex+0x342>
 80092f2:	2f00      	cmp	r7, #0
 80092f4:	d004      	beq.n	8009300 <__gethex+0x2f0>
 80092f6:	0039      	movs	r1, r7
 80092f8:	0028      	movs	r0, r5
 80092fa:	f000 fee8 	bl	800a0ce <__any_on>
 80092fe:	0004      	movs	r4, r0
 8009300:	231f      	movs	r3, #31
 8009302:	117a      	asrs	r2, r7, #5
 8009304:	401f      	ands	r7, r3
 8009306:	3b1e      	subs	r3, #30
 8009308:	40bb      	lsls	r3, r7
 800930a:	9902      	ldr	r1, [sp, #8]
 800930c:	0092      	lsls	r2, r2, #2
 800930e:	5852      	ldr	r2, [r2, r1]
 8009310:	421a      	tst	r2, r3
 8009312:	d001      	beq.n	8009318 <__gethex+0x308>
 8009314:	2302      	movs	r3, #2
 8009316:	431c      	orrs	r4, r3
 8009318:	9b00      	ldr	r3, [sp, #0]
 800931a:	0031      	movs	r1, r6
 800931c:	1b9b      	subs	r3, r3, r6
 800931e:	2602      	movs	r6, #2
 8009320:	0028      	movs	r0, r5
 8009322:	9300      	str	r3, [sp, #0]
 8009324:	f7ff fe0c 	bl	8008f40 <rshift>
 8009328:	9b01      	ldr	r3, [sp, #4]
 800932a:	685f      	ldr	r7, [r3, #4]
 800932c:	2c00      	cmp	r4, #0
 800932e:	d03f      	beq.n	80093b0 <__gethex+0x3a0>
 8009330:	9b01      	ldr	r3, [sp, #4]
 8009332:	68db      	ldr	r3, [r3, #12]
 8009334:	2b02      	cmp	r3, #2
 8009336:	d010      	beq.n	800935a <__gethex+0x34a>
 8009338:	2b03      	cmp	r3, #3
 800933a:	d012      	beq.n	8009362 <__gethex+0x352>
 800933c:	2b01      	cmp	r3, #1
 800933e:	d106      	bne.n	800934e <__gethex+0x33e>
 8009340:	07a2      	lsls	r2, r4, #30
 8009342:	d504      	bpl.n	800934e <__gethex+0x33e>
 8009344:	9a02      	ldr	r2, [sp, #8]
 8009346:	6812      	ldr	r2, [r2, #0]
 8009348:	4314      	orrs	r4, r2
 800934a:	421c      	tst	r4, r3
 800934c:	d10c      	bne.n	8009368 <__gethex+0x358>
 800934e:	2310      	movs	r3, #16
 8009350:	e02d      	b.n	80093ae <__gethex+0x39e>
 8009352:	2401      	movs	r4, #1
 8009354:	e7d4      	b.n	8009300 <__gethex+0x2f0>
 8009356:	2601      	movs	r6, #1
 8009358:	e7e8      	b.n	800932c <__gethex+0x31c>
 800935a:	2301      	movs	r3, #1
 800935c:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800935e:	1a9b      	subs	r3, r3, r2
 8009360:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009362:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009364:	2b00      	cmp	r3, #0
 8009366:	d0f2      	beq.n	800934e <__gethex+0x33e>
 8009368:	692b      	ldr	r3, [r5, #16]
 800936a:	2000      	movs	r0, #0
 800936c:	9302      	str	r3, [sp, #8]
 800936e:	009b      	lsls	r3, r3, #2
 8009370:	9304      	str	r3, [sp, #16]
 8009372:	002b      	movs	r3, r5
 8009374:	9a04      	ldr	r2, [sp, #16]
 8009376:	3314      	adds	r3, #20
 8009378:	1899      	adds	r1, r3, r2
 800937a:	681a      	ldr	r2, [r3, #0]
 800937c:	1c54      	adds	r4, r2, #1
 800937e:	d01c      	beq.n	80093ba <__gethex+0x3aa>
 8009380:	3201      	adds	r2, #1
 8009382:	601a      	str	r2, [r3, #0]
 8009384:	002b      	movs	r3, r5
 8009386:	3314      	adds	r3, #20
 8009388:	2e02      	cmp	r6, #2
 800938a:	d13f      	bne.n	800940c <__gethex+0x3fc>
 800938c:	9a01      	ldr	r2, [sp, #4]
 800938e:	9900      	ldr	r1, [sp, #0]
 8009390:	6812      	ldr	r2, [r2, #0]
 8009392:	3a01      	subs	r2, #1
 8009394:	428a      	cmp	r2, r1
 8009396:	d109      	bne.n	80093ac <__gethex+0x39c>
 8009398:	000a      	movs	r2, r1
 800939a:	201f      	movs	r0, #31
 800939c:	4010      	ands	r0, r2
 800939e:	2201      	movs	r2, #1
 80093a0:	4082      	lsls	r2, r0
 80093a2:	1149      	asrs	r1, r1, #5
 80093a4:	0089      	lsls	r1, r1, #2
 80093a6:	58cb      	ldr	r3, [r1, r3]
 80093a8:	4213      	tst	r3, r2
 80093aa:	d13d      	bne.n	8009428 <__gethex+0x418>
 80093ac:	2320      	movs	r3, #32
 80093ae:	431e      	orrs	r6, r3
 80093b0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80093b2:	601d      	str	r5, [r3, #0]
 80093b4:	9b07      	ldr	r3, [sp, #28]
 80093b6:	601f      	str	r7, [r3, #0]
 80093b8:	e6b4      	b.n	8009124 <__gethex+0x114>
 80093ba:	c301      	stmia	r3!, {r0}
 80093bc:	4299      	cmp	r1, r3
 80093be:	d8dc      	bhi.n	800937a <__gethex+0x36a>
 80093c0:	68ab      	ldr	r3, [r5, #8]
 80093c2:	9a02      	ldr	r2, [sp, #8]
 80093c4:	429a      	cmp	r2, r3
 80093c6:	db18      	blt.n	80093fa <__gethex+0x3ea>
 80093c8:	6869      	ldr	r1, [r5, #4]
 80093ca:	9803      	ldr	r0, [sp, #12]
 80093cc:	3101      	adds	r1, #1
 80093ce:	f000 f9df 	bl	8009790 <_Balloc>
 80093d2:	1e04      	subs	r4, r0, #0
 80093d4:	d104      	bne.n	80093e0 <__gethex+0x3d0>
 80093d6:	0022      	movs	r2, r4
 80093d8:	2184      	movs	r1, #132	@ 0x84
 80093da:	4b1d      	ldr	r3, [pc, #116]	@ (8009450 <__gethex+0x440>)
 80093dc:	481d      	ldr	r0, [pc, #116]	@ (8009454 <__gethex+0x444>)
 80093de:	e6c4      	b.n	800916a <__gethex+0x15a>
 80093e0:	0029      	movs	r1, r5
 80093e2:	692a      	ldr	r2, [r5, #16]
 80093e4:	310c      	adds	r1, #12
 80093e6:	3202      	adds	r2, #2
 80093e8:	0092      	lsls	r2, r2, #2
 80093ea:	300c      	adds	r0, #12
 80093ec:	f7fe fed8 	bl	80081a0 <memcpy>
 80093f0:	0029      	movs	r1, r5
 80093f2:	9803      	ldr	r0, [sp, #12]
 80093f4:	f000 fa10 	bl	8009818 <_Bfree>
 80093f8:	0025      	movs	r5, r4
 80093fa:	692b      	ldr	r3, [r5, #16]
 80093fc:	1c5a      	adds	r2, r3, #1
 80093fe:	612a      	str	r2, [r5, #16]
 8009400:	2201      	movs	r2, #1
 8009402:	3304      	adds	r3, #4
 8009404:	009b      	lsls	r3, r3, #2
 8009406:	18eb      	adds	r3, r5, r3
 8009408:	605a      	str	r2, [r3, #4]
 800940a:	e7bb      	b.n	8009384 <__gethex+0x374>
 800940c:	692a      	ldr	r2, [r5, #16]
 800940e:	9902      	ldr	r1, [sp, #8]
 8009410:	428a      	cmp	r2, r1
 8009412:	dd0b      	ble.n	800942c <__gethex+0x41c>
 8009414:	2101      	movs	r1, #1
 8009416:	0028      	movs	r0, r5
 8009418:	f7ff fd92 	bl	8008f40 <rshift>
 800941c:	9b01      	ldr	r3, [sp, #4]
 800941e:	3701      	adds	r7, #1
 8009420:	689b      	ldr	r3, [r3, #8]
 8009422:	42bb      	cmp	r3, r7
 8009424:	da00      	bge.n	8009428 <__gethex+0x418>
 8009426:	e6df      	b.n	80091e8 <__gethex+0x1d8>
 8009428:	2601      	movs	r6, #1
 800942a:	e7bf      	b.n	80093ac <__gethex+0x39c>
 800942c:	221f      	movs	r2, #31
 800942e:	9c00      	ldr	r4, [sp, #0]
 8009430:	9900      	ldr	r1, [sp, #0]
 8009432:	4014      	ands	r4, r2
 8009434:	4211      	tst	r1, r2
 8009436:	d0f7      	beq.n	8009428 <__gethex+0x418>
 8009438:	9a04      	ldr	r2, [sp, #16]
 800943a:	189b      	adds	r3, r3, r2
 800943c:	3b04      	subs	r3, #4
 800943e:	6818      	ldr	r0, [r3, #0]
 8009440:	f000 fa9e 	bl	8009980 <__hi0bits>
 8009444:	2320      	movs	r3, #32
 8009446:	1b1b      	subs	r3, r3, r4
 8009448:	4298      	cmp	r0, r3
 800944a:	dbe3      	blt.n	8009414 <__gethex+0x404>
 800944c:	e7ec      	b.n	8009428 <__gethex+0x418>
 800944e:	46c0      	nop			@ (mov r8, r8)
 8009450:	0800b466 	.word	0x0800b466
 8009454:	0800b477 	.word	0x0800b477

08009458 <L_shift>:
 8009458:	2308      	movs	r3, #8
 800945a:	b570      	push	{r4, r5, r6, lr}
 800945c:	2520      	movs	r5, #32
 800945e:	1a9a      	subs	r2, r3, r2
 8009460:	0092      	lsls	r2, r2, #2
 8009462:	1aad      	subs	r5, r5, r2
 8009464:	6843      	ldr	r3, [r0, #4]
 8009466:	6804      	ldr	r4, [r0, #0]
 8009468:	001e      	movs	r6, r3
 800946a:	40ae      	lsls	r6, r5
 800946c:	40d3      	lsrs	r3, r2
 800946e:	4334      	orrs	r4, r6
 8009470:	6004      	str	r4, [r0, #0]
 8009472:	6043      	str	r3, [r0, #4]
 8009474:	3004      	adds	r0, #4
 8009476:	4288      	cmp	r0, r1
 8009478:	d3f4      	bcc.n	8009464 <L_shift+0xc>
 800947a:	bd70      	pop	{r4, r5, r6, pc}

0800947c <__match>:
 800947c:	b530      	push	{r4, r5, lr}
 800947e:	6803      	ldr	r3, [r0, #0]
 8009480:	780c      	ldrb	r4, [r1, #0]
 8009482:	3301      	adds	r3, #1
 8009484:	2c00      	cmp	r4, #0
 8009486:	d102      	bne.n	800948e <__match+0x12>
 8009488:	6003      	str	r3, [r0, #0]
 800948a:	2001      	movs	r0, #1
 800948c:	bd30      	pop	{r4, r5, pc}
 800948e:	781a      	ldrb	r2, [r3, #0]
 8009490:	0015      	movs	r5, r2
 8009492:	3d41      	subs	r5, #65	@ 0x41
 8009494:	2d19      	cmp	r5, #25
 8009496:	d800      	bhi.n	800949a <__match+0x1e>
 8009498:	3220      	adds	r2, #32
 800949a:	3101      	adds	r1, #1
 800949c:	42a2      	cmp	r2, r4
 800949e:	d0ef      	beq.n	8009480 <__match+0x4>
 80094a0:	2000      	movs	r0, #0
 80094a2:	e7f3      	b.n	800948c <__match+0x10>

080094a4 <__hexnan>:
 80094a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80094a6:	680b      	ldr	r3, [r1, #0]
 80094a8:	b08b      	sub	sp, #44	@ 0x2c
 80094aa:	9201      	str	r2, [sp, #4]
 80094ac:	9901      	ldr	r1, [sp, #4]
 80094ae:	115a      	asrs	r2, r3, #5
 80094b0:	0092      	lsls	r2, r2, #2
 80094b2:	188a      	adds	r2, r1, r2
 80094b4:	9202      	str	r2, [sp, #8]
 80094b6:	0019      	movs	r1, r3
 80094b8:	221f      	movs	r2, #31
 80094ba:	4011      	ands	r1, r2
 80094bc:	9008      	str	r0, [sp, #32]
 80094be:	9106      	str	r1, [sp, #24]
 80094c0:	4213      	tst	r3, r2
 80094c2:	d002      	beq.n	80094ca <__hexnan+0x26>
 80094c4:	9b02      	ldr	r3, [sp, #8]
 80094c6:	3304      	adds	r3, #4
 80094c8:	9302      	str	r3, [sp, #8]
 80094ca:	9b02      	ldr	r3, [sp, #8]
 80094cc:	2500      	movs	r5, #0
 80094ce:	1f1f      	subs	r7, r3, #4
 80094d0:	003e      	movs	r6, r7
 80094d2:	003c      	movs	r4, r7
 80094d4:	9b08      	ldr	r3, [sp, #32]
 80094d6:	603d      	str	r5, [r7, #0]
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	9507      	str	r5, [sp, #28]
 80094dc:	9305      	str	r3, [sp, #20]
 80094de:	9503      	str	r5, [sp, #12]
 80094e0:	9b05      	ldr	r3, [sp, #20]
 80094e2:	3301      	adds	r3, #1
 80094e4:	9309      	str	r3, [sp, #36]	@ 0x24
 80094e6:	9b05      	ldr	r3, [sp, #20]
 80094e8:	785b      	ldrb	r3, [r3, #1]
 80094ea:	9304      	str	r3, [sp, #16]
 80094ec:	2b00      	cmp	r3, #0
 80094ee:	d028      	beq.n	8009542 <__hexnan+0x9e>
 80094f0:	9804      	ldr	r0, [sp, #16]
 80094f2:	f7ff fd78 	bl	8008fe6 <__hexdig_fun>
 80094f6:	2800      	cmp	r0, #0
 80094f8:	d155      	bne.n	80095a6 <__hexnan+0x102>
 80094fa:	9b04      	ldr	r3, [sp, #16]
 80094fc:	2b20      	cmp	r3, #32
 80094fe:	d819      	bhi.n	8009534 <__hexnan+0x90>
 8009500:	9b03      	ldr	r3, [sp, #12]
 8009502:	9a07      	ldr	r2, [sp, #28]
 8009504:	4293      	cmp	r3, r2
 8009506:	dd12      	ble.n	800952e <__hexnan+0x8a>
 8009508:	42b4      	cmp	r4, r6
 800950a:	d206      	bcs.n	800951a <__hexnan+0x76>
 800950c:	2d07      	cmp	r5, #7
 800950e:	dc04      	bgt.n	800951a <__hexnan+0x76>
 8009510:	002a      	movs	r2, r5
 8009512:	0031      	movs	r1, r6
 8009514:	0020      	movs	r0, r4
 8009516:	f7ff ff9f 	bl	8009458 <L_shift>
 800951a:	9b01      	ldr	r3, [sp, #4]
 800951c:	2508      	movs	r5, #8
 800951e:	429c      	cmp	r4, r3
 8009520:	d905      	bls.n	800952e <__hexnan+0x8a>
 8009522:	1f26      	subs	r6, r4, #4
 8009524:	2500      	movs	r5, #0
 8009526:	0034      	movs	r4, r6
 8009528:	9b03      	ldr	r3, [sp, #12]
 800952a:	6035      	str	r5, [r6, #0]
 800952c:	9307      	str	r3, [sp, #28]
 800952e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009530:	9305      	str	r3, [sp, #20]
 8009532:	e7d5      	b.n	80094e0 <__hexnan+0x3c>
 8009534:	9b04      	ldr	r3, [sp, #16]
 8009536:	2b29      	cmp	r3, #41	@ 0x29
 8009538:	d15a      	bne.n	80095f0 <__hexnan+0x14c>
 800953a:	9b05      	ldr	r3, [sp, #20]
 800953c:	9a08      	ldr	r2, [sp, #32]
 800953e:	3302      	adds	r3, #2
 8009540:	6013      	str	r3, [r2, #0]
 8009542:	9b03      	ldr	r3, [sp, #12]
 8009544:	2b00      	cmp	r3, #0
 8009546:	d053      	beq.n	80095f0 <__hexnan+0x14c>
 8009548:	42b4      	cmp	r4, r6
 800954a:	d206      	bcs.n	800955a <__hexnan+0xb6>
 800954c:	2d07      	cmp	r5, #7
 800954e:	dc04      	bgt.n	800955a <__hexnan+0xb6>
 8009550:	002a      	movs	r2, r5
 8009552:	0031      	movs	r1, r6
 8009554:	0020      	movs	r0, r4
 8009556:	f7ff ff7f 	bl	8009458 <L_shift>
 800955a:	9b01      	ldr	r3, [sp, #4]
 800955c:	429c      	cmp	r4, r3
 800955e:	d936      	bls.n	80095ce <__hexnan+0x12a>
 8009560:	001a      	movs	r2, r3
 8009562:	0023      	movs	r3, r4
 8009564:	cb02      	ldmia	r3!, {r1}
 8009566:	c202      	stmia	r2!, {r1}
 8009568:	429f      	cmp	r7, r3
 800956a:	d2fb      	bcs.n	8009564 <__hexnan+0xc0>
 800956c:	9b02      	ldr	r3, [sp, #8]
 800956e:	1c62      	adds	r2, r4, #1
 8009570:	1ed9      	subs	r1, r3, #3
 8009572:	2304      	movs	r3, #4
 8009574:	4291      	cmp	r1, r2
 8009576:	d305      	bcc.n	8009584 <__hexnan+0xe0>
 8009578:	9b02      	ldr	r3, [sp, #8]
 800957a:	3b04      	subs	r3, #4
 800957c:	1b1b      	subs	r3, r3, r4
 800957e:	089b      	lsrs	r3, r3, #2
 8009580:	3301      	adds	r3, #1
 8009582:	009b      	lsls	r3, r3, #2
 8009584:	9a01      	ldr	r2, [sp, #4]
 8009586:	18d3      	adds	r3, r2, r3
 8009588:	2200      	movs	r2, #0
 800958a:	c304      	stmia	r3!, {r2}
 800958c:	429f      	cmp	r7, r3
 800958e:	d2fc      	bcs.n	800958a <__hexnan+0xe6>
 8009590:	683b      	ldr	r3, [r7, #0]
 8009592:	2b00      	cmp	r3, #0
 8009594:	d104      	bne.n	80095a0 <__hexnan+0xfc>
 8009596:	9b01      	ldr	r3, [sp, #4]
 8009598:	429f      	cmp	r7, r3
 800959a:	d127      	bne.n	80095ec <__hexnan+0x148>
 800959c:	2301      	movs	r3, #1
 800959e:	603b      	str	r3, [r7, #0]
 80095a0:	2005      	movs	r0, #5
 80095a2:	b00b      	add	sp, #44	@ 0x2c
 80095a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80095a6:	9b03      	ldr	r3, [sp, #12]
 80095a8:	3501      	adds	r5, #1
 80095aa:	3301      	adds	r3, #1
 80095ac:	9303      	str	r3, [sp, #12]
 80095ae:	2d08      	cmp	r5, #8
 80095b0:	dd06      	ble.n	80095c0 <__hexnan+0x11c>
 80095b2:	9b01      	ldr	r3, [sp, #4]
 80095b4:	429c      	cmp	r4, r3
 80095b6:	d9ba      	bls.n	800952e <__hexnan+0x8a>
 80095b8:	2300      	movs	r3, #0
 80095ba:	2501      	movs	r5, #1
 80095bc:	3c04      	subs	r4, #4
 80095be:	6023      	str	r3, [r4, #0]
 80095c0:	220f      	movs	r2, #15
 80095c2:	6823      	ldr	r3, [r4, #0]
 80095c4:	4010      	ands	r0, r2
 80095c6:	011b      	lsls	r3, r3, #4
 80095c8:	4303      	orrs	r3, r0
 80095ca:	6023      	str	r3, [r4, #0]
 80095cc:	e7af      	b.n	800952e <__hexnan+0x8a>
 80095ce:	9b06      	ldr	r3, [sp, #24]
 80095d0:	2b00      	cmp	r3, #0
 80095d2:	d0dd      	beq.n	8009590 <__hexnan+0xec>
 80095d4:	2320      	movs	r3, #32
 80095d6:	9a06      	ldr	r2, [sp, #24]
 80095d8:	9902      	ldr	r1, [sp, #8]
 80095da:	1a9b      	subs	r3, r3, r2
 80095dc:	2201      	movs	r2, #1
 80095de:	4252      	negs	r2, r2
 80095e0:	40da      	lsrs	r2, r3
 80095e2:	3904      	subs	r1, #4
 80095e4:	680b      	ldr	r3, [r1, #0]
 80095e6:	4013      	ands	r3, r2
 80095e8:	600b      	str	r3, [r1, #0]
 80095ea:	e7d1      	b.n	8009590 <__hexnan+0xec>
 80095ec:	3f04      	subs	r7, #4
 80095ee:	e7cf      	b.n	8009590 <__hexnan+0xec>
 80095f0:	2004      	movs	r0, #4
 80095f2:	e7d6      	b.n	80095a2 <__hexnan+0xfe>

080095f4 <malloc>:
 80095f4:	b510      	push	{r4, lr}
 80095f6:	4b03      	ldr	r3, [pc, #12]	@ (8009604 <malloc+0x10>)
 80095f8:	0001      	movs	r1, r0
 80095fa:	6818      	ldr	r0, [r3, #0]
 80095fc:	f000 f826 	bl	800964c <_malloc_r>
 8009600:	bd10      	pop	{r4, pc}
 8009602:	46c0      	nop			@ (mov r8, r8)
 8009604:	2000019c 	.word	0x2000019c

08009608 <sbrk_aligned>:
 8009608:	b570      	push	{r4, r5, r6, lr}
 800960a:	4e0f      	ldr	r6, [pc, #60]	@ (8009648 <sbrk_aligned+0x40>)
 800960c:	000d      	movs	r5, r1
 800960e:	6831      	ldr	r1, [r6, #0]
 8009610:	0004      	movs	r4, r0
 8009612:	2900      	cmp	r1, #0
 8009614:	d102      	bne.n	800961c <sbrk_aligned+0x14>
 8009616:	f001 f981 	bl	800a91c <_sbrk_r>
 800961a:	6030      	str	r0, [r6, #0]
 800961c:	0029      	movs	r1, r5
 800961e:	0020      	movs	r0, r4
 8009620:	f001 f97c 	bl	800a91c <_sbrk_r>
 8009624:	1c43      	adds	r3, r0, #1
 8009626:	d103      	bne.n	8009630 <sbrk_aligned+0x28>
 8009628:	2501      	movs	r5, #1
 800962a:	426d      	negs	r5, r5
 800962c:	0028      	movs	r0, r5
 800962e:	bd70      	pop	{r4, r5, r6, pc}
 8009630:	2303      	movs	r3, #3
 8009632:	1cc5      	adds	r5, r0, #3
 8009634:	439d      	bics	r5, r3
 8009636:	42a8      	cmp	r0, r5
 8009638:	d0f8      	beq.n	800962c <sbrk_aligned+0x24>
 800963a:	1a29      	subs	r1, r5, r0
 800963c:	0020      	movs	r0, r4
 800963e:	f001 f96d 	bl	800a91c <_sbrk_r>
 8009642:	3001      	adds	r0, #1
 8009644:	d1f2      	bne.n	800962c <sbrk_aligned+0x24>
 8009646:	e7ef      	b.n	8009628 <sbrk_aligned+0x20>
 8009648:	20000870 	.word	0x20000870

0800964c <_malloc_r>:
 800964c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800964e:	2203      	movs	r2, #3
 8009650:	1ccb      	adds	r3, r1, #3
 8009652:	4393      	bics	r3, r2
 8009654:	3308      	adds	r3, #8
 8009656:	0005      	movs	r5, r0
 8009658:	001f      	movs	r7, r3
 800965a:	2b0c      	cmp	r3, #12
 800965c:	d234      	bcs.n	80096c8 <_malloc_r+0x7c>
 800965e:	270c      	movs	r7, #12
 8009660:	42b9      	cmp	r1, r7
 8009662:	d833      	bhi.n	80096cc <_malloc_r+0x80>
 8009664:	0028      	movs	r0, r5
 8009666:	f000 f883 	bl	8009770 <__malloc_lock>
 800966a:	4e37      	ldr	r6, [pc, #220]	@ (8009748 <_malloc_r+0xfc>)
 800966c:	6833      	ldr	r3, [r6, #0]
 800966e:	001c      	movs	r4, r3
 8009670:	2c00      	cmp	r4, #0
 8009672:	d12f      	bne.n	80096d4 <_malloc_r+0x88>
 8009674:	0039      	movs	r1, r7
 8009676:	0028      	movs	r0, r5
 8009678:	f7ff ffc6 	bl	8009608 <sbrk_aligned>
 800967c:	0004      	movs	r4, r0
 800967e:	1c43      	adds	r3, r0, #1
 8009680:	d15f      	bne.n	8009742 <_malloc_r+0xf6>
 8009682:	6834      	ldr	r4, [r6, #0]
 8009684:	9400      	str	r4, [sp, #0]
 8009686:	9b00      	ldr	r3, [sp, #0]
 8009688:	2b00      	cmp	r3, #0
 800968a:	d14a      	bne.n	8009722 <_malloc_r+0xd6>
 800968c:	2c00      	cmp	r4, #0
 800968e:	d052      	beq.n	8009736 <_malloc_r+0xea>
 8009690:	6823      	ldr	r3, [r4, #0]
 8009692:	0028      	movs	r0, r5
 8009694:	18e3      	adds	r3, r4, r3
 8009696:	9900      	ldr	r1, [sp, #0]
 8009698:	9301      	str	r3, [sp, #4]
 800969a:	f001 f93f 	bl	800a91c <_sbrk_r>
 800969e:	9b01      	ldr	r3, [sp, #4]
 80096a0:	4283      	cmp	r3, r0
 80096a2:	d148      	bne.n	8009736 <_malloc_r+0xea>
 80096a4:	6823      	ldr	r3, [r4, #0]
 80096a6:	0028      	movs	r0, r5
 80096a8:	1aff      	subs	r7, r7, r3
 80096aa:	0039      	movs	r1, r7
 80096ac:	f7ff ffac 	bl	8009608 <sbrk_aligned>
 80096b0:	3001      	adds	r0, #1
 80096b2:	d040      	beq.n	8009736 <_malloc_r+0xea>
 80096b4:	6823      	ldr	r3, [r4, #0]
 80096b6:	19db      	adds	r3, r3, r7
 80096b8:	6023      	str	r3, [r4, #0]
 80096ba:	6833      	ldr	r3, [r6, #0]
 80096bc:	685a      	ldr	r2, [r3, #4]
 80096be:	2a00      	cmp	r2, #0
 80096c0:	d133      	bne.n	800972a <_malloc_r+0xde>
 80096c2:	9b00      	ldr	r3, [sp, #0]
 80096c4:	6033      	str	r3, [r6, #0]
 80096c6:	e019      	b.n	80096fc <_malloc_r+0xb0>
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	dac9      	bge.n	8009660 <_malloc_r+0x14>
 80096cc:	230c      	movs	r3, #12
 80096ce:	602b      	str	r3, [r5, #0]
 80096d0:	2000      	movs	r0, #0
 80096d2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80096d4:	6821      	ldr	r1, [r4, #0]
 80096d6:	1bc9      	subs	r1, r1, r7
 80096d8:	d420      	bmi.n	800971c <_malloc_r+0xd0>
 80096da:	290b      	cmp	r1, #11
 80096dc:	d90a      	bls.n	80096f4 <_malloc_r+0xa8>
 80096de:	19e2      	adds	r2, r4, r7
 80096e0:	6027      	str	r7, [r4, #0]
 80096e2:	42a3      	cmp	r3, r4
 80096e4:	d104      	bne.n	80096f0 <_malloc_r+0xa4>
 80096e6:	6032      	str	r2, [r6, #0]
 80096e8:	6863      	ldr	r3, [r4, #4]
 80096ea:	6011      	str	r1, [r2, #0]
 80096ec:	6053      	str	r3, [r2, #4]
 80096ee:	e005      	b.n	80096fc <_malloc_r+0xb0>
 80096f0:	605a      	str	r2, [r3, #4]
 80096f2:	e7f9      	b.n	80096e8 <_malloc_r+0x9c>
 80096f4:	6862      	ldr	r2, [r4, #4]
 80096f6:	42a3      	cmp	r3, r4
 80096f8:	d10e      	bne.n	8009718 <_malloc_r+0xcc>
 80096fa:	6032      	str	r2, [r6, #0]
 80096fc:	0028      	movs	r0, r5
 80096fe:	f000 f83f 	bl	8009780 <__malloc_unlock>
 8009702:	0020      	movs	r0, r4
 8009704:	2207      	movs	r2, #7
 8009706:	300b      	adds	r0, #11
 8009708:	1d23      	adds	r3, r4, #4
 800970a:	4390      	bics	r0, r2
 800970c:	1ac2      	subs	r2, r0, r3
 800970e:	4298      	cmp	r0, r3
 8009710:	d0df      	beq.n	80096d2 <_malloc_r+0x86>
 8009712:	1a1b      	subs	r3, r3, r0
 8009714:	50a3      	str	r3, [r4, r2]
 8009716:	e7dc      	b.n	80096d2 <_malloc_r+0x86>
 8009718:	605a      	str	r2, [r3, #4]
 800971a:	e7ef      	b.n	80096fc <_malloc_r+0xb0>
 800971c:	0023      	movs	r3, r4
 800971e:	6864      	ldr	r4, [r4, #4]
 8009720:	e7a6      	b.n	8009670 <_malloc_r+0x24>
 8009722:	9c00      	ldr	r4, [sp, #0]
 8009724:	6863      	ldr	r3, [r4, #4]
 8009726:	9300      	str	r3, [sp, #0]
 8009728:	e7ad      	b.n	8009686 <_malloc_r+0x3a>
 800972a:	001a      	movs	r2, r3
 800972c:	685b      	ldr	r3, [r3, #4]
 800972e:	42a3      	cmp	r3, r4
 8009730:	d1fb      	bne.n	800972a <_malloc_r+0xde>
 8009732:	2300      	movs	r3, #0
 8009734:	e7da      	b.n	80096ec <_malloc_r+0xa0>
 8009736:	230c      	movs	r3, #12
 8009738:	0028      	movs	r0, r5
 800973a:	602b      	str	r3, [r5, #0]
 800973c:	f000 f820 	bl	8009780 <__malloc_unlock>
 8009740:	e7c6      	b.n	80096d0 <_malloc_r+0x84>
 8009742:	6007      	str	r7, [r0, #0]
 8009744:	e7da      	b.n	80096fc <_malloc_r+0xb0>
 8009746:	46c0      	nop			@ (mov r8, r8)
 8009748:	20000874 	.word	0x20000874

0800974c <__ascii_mbtowc>:
 800974c:	b082      	sub	sp, #8
 800974e:	2900      	cmp	r1, #0
 8009750:	d100      	bne.n	8009754 <__ascii_mbtowc+0x8>
 8009752:	a901      	add	r1, sp, #4
 8009754:	1e10      	subs	r0, r2, #0
 8009756:	d006      	beq.n	8009766 <__ascii_mbtowc+0x1a>
 8009758:	2b00      	cmp	r3, #0
 800975a:	d006      	beq.n	800976a <__ascii_mbtowc+0x1e>
 800975c:	7813      	ldrb	r3, [r2, #0]
 800975e:	600b      	str	r3, [r1, #0]
 8009760:	7810      	ldrb	r0, [r2, #0]
 8009762:	1e43      	subs	r3, r0, #1
 8009764:	4198      	sbcs	r0, r3
 8009766:	b002      	add	sp, #8
 8009768:	4770      	bx	lr
 800976a:	2002      	movs	r0, #2
 800976c:	4240      	negs	r0, r0
 800976e:	e7fa      	b.n	8009766 <__ascii_mbtowc+0x1a>

08009770 <__malloc_lock>:
 8009770:	b510      	push	{r4, lr}
 8009772:	4802      	ldr	r0, [pc, #8]	@ (800977c <__malloc_lock+0xc>)
 8009774:	f7fe fcff 	bl	8008176 <__retarget_lock_acquire_recursive>
 8009778:	bd10      	pop	{r4, pc}
 800977a:	46c0      	nop			@ (mov r8, r8)
 800977c:	2000086c 	.word	0x2000086c

08009780 <__malloc_unlock>:
 8009780:	b510      	push	{r4, lr}
 8009782:	4802      	ldr	r0, [pc, #8]	@ (800978c <__malloc_unlock+0xc>)
 8009784:	f7fe fcf8 	bl	8008178 <__retarget_lock_release_recursive>
 8009788:	bd10      	pop	{r4, pc}
 800978a:	46c0      	nop			@ (mov r8, r8)
 800978c:	2000086c 	.word	0x2000086c

08009790 <_Balloc>:
 8009790:	b570      	push	{r4, r5, r6, lr}
 8009792:	69c5      	ldr	r5, [r0, #28]
 8009794:	0006      	movs	r6, r0
 8009796:	000c      	movs	r4, r1
 8009798:	2d00      	cmp	r5, #0
 800979a:	d10e      	bne.n	80097ba <_Balloc+0x2a>
 800979c:	2010      	movs	r0, #16
 800979e:	f7ff ff29 	bl	80095f4 <malloc>
 80097a2:	1e02      	subs	r2, r0, #0
 80097a4:	61f0      	str	r0, [r6, #28]
 80097a6:	d104      	bne.n	80097b2 <_Balloc+0x22>
 80097a8:	216b      	movs	r1, #107	@ 0x6b
 80097aa:	4b19      	ldr	r3, [pc, #100]	@ (8009810 <_Balloc+0x80>)
 80097ac:	4819      	ldr	r0, [pc, #100]	@ (8009814 <_Balloc+0x84>)
 80097ae:	f001 f8c7 	bl	800a940 <__assert_func>
 80097b2:	6045      	str	r5, [r0, #4]
 80097b4:	6085      	str	r5, [r0, #8]
 80097b6:	6005      	str	r5, [r0, #0]
 80097b8:	60c5      	str	r5, [r0, #12]
 80097ba:	69f5      	ldr	r5, [r6, #28]
 80097bc:	68eb      	ldr	r3, [r5, #12]
 80097be:	2b00      	cmp	r3, #0
 80097c0:	d013      	beq.n	80097ea <_Balloc+0x5a>
 80097c2:	69f3      	ldr	r3, [r6, #28]
 80097c4:	00a2      	lsls	r2, r4, #2
 80097c6:	68db      	ldr	r3, [r3, #12]
 80097c8:	189b      	adds	r3, r3, r2
 80097ca:	6818      	ldr	r0, [r3, #0]
 80097cc:	2800      	cmp	r0, #0
 80097ce:	d118      	bne.n	8009802 <_Balloc+0x72>
 80097d0:	2101      	movs	r1, #1
 80097d2:	000d      	movs	r5, r1
 80097d4:	40a5      	lsls	r5, r4
 80097d6:	1d6a      	adds	r2, r5, #5
 80097d8:	0030      	movs	r0, r6
 80097da:	0092      	lsls	r2, r2, #2
 80097dc:	f001 f8ce 	bl	800a97c <_calloc_r>
 80097e0:	2800      	cmp	r0, #0
 80097e2:	d00c      	beq.n	80097fe <_Balloc+0x6e>
 80097e4:	6044      	str	r4, [r0, #4]
 80097e6:	6085      	str	r5, [r0, #8]
 80097e8:	e00d      	b.n	8009806 <_Balloc+0x76>
 80097ea:	2221      	movs	r2, #33	@ 0x21
 80097ec:	2104      	movs	r1, #4
 80097ee:	0030      	movs	r0, r6
 80097f0:	f001 f8c4 	bl	800a97c <_calloc_r>
 80097f4:	69f3      	ldr	r3, [r6, #28]
 80097f6:	60e8      	str	r0, [r5, #12]
 80097f8:	68db      	ldr	r3, [r3, #12]
 80097fa:	2b00      	cmp	r3, #0
 80097fc:	d1e1      	bne.n	80097c2 <_Balloc+0x32>
 80097fe:	2000      	movs	r0, #0
 8009800:	bd70      	pop	{r4, r5, r6, pc}
 8009802:	6802      	ldr	r2, [r0, #0]
 8009804:	601a      	str	r2, [r3, #0]
 8009806:	2300      	movs	r3, #0
 8009808:	6103      	str	r3, [r0, #16]
 800980a:	60c3      	str	r3, [r0, #12]
 800980c:	e7f8      	b.n	8009800 <_Balloc+0x70>
 800980e:	46c0      	nop			@ (mov r8, r8)
 8009810:	0800b3f7 	.word	0x0800b3f7
 8009814:	0800b4d7 	.word	0x0800b4d7

08009818 <_Bfree>:
 8009818:	b570      	push	{r4, r5, r6, lr}
 800981a:	69c6      	ldr	r6, [r0, #28]
 800981c:	0005      	movs	r5, r0
 800981e:	000c      	movs	r4, r1
 8009820:	2e00      	cmp	r6, #0
 8009822:	d10e      	bne.n	8009842 <_Bfree+0x2a>
 8009824:	2010      	movs	r0, #16
 8009826:	f7ff fee5 	bl	80095f4 <malloc>
 800982a:	1e02      	subs	r2, r0, #0
 800982c:	61e8      	str	r0, [r5, #28]
 800982e:	d104      	bne.n	800983a <_Bfree+0x22>
 8009830:	218f      	movs	r1, #143	@ 0x8f
 8009832:	4b09      	ldr	r3, [pc, #36]	@ (8009858 <_Bfree+0x40>)
 8009834:	4809      	ldr	r0, [pc, #36]	@ (800985c <_Bfree+0x44>)
 8009836:	f001 f883 	bl	800a940 <__assert_func>
 800983a:	6046      	str	r6, [r0, #4]
 800983c:	6086      	str	r6, [r0, #8]
 800983e:	6006      	str	r6, [r0, #0]
 8009840:	60c6      	str	r6, [r0, #12]
 8009842:	2c00      	cmp	r4, #0
 8009844:	d007      	beq.n	8009856 <_Bfree+0x3e>
 8009846:	69eb      	ldr	r3, [r5, #28]
 8009848:	6862      	ldr	r2, [r4, #4]
 800984a:	68db      	ldr	r3, [r3, #12]
 800984c:	0092      	lsls	r2, r2, #2
 800984e:	189b      	adds	r3, r3, r2
 8009850:	681a      	ldr	r2, [r3, #0]
 8009852:	6022      	str	r2, [r4, #0]
 8009854:	601c      	str	r4, [r3, #0]
 8009856:	bd70      	pop	{r4, r5, r6, pc}
 8009858:	0800b3f7 	.word	0x0800b3f7
 800985c:	0800b4d7 	.word	0x0800b4d7

08009860 <__multadd>:
 8009860:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009862:	000f      	movs	r7, r1
 8009864:	9001      	str	r0, [sp, #4]
 8009866:	000c      	movs	r4, r1
 8009868:	001e      	movs	r6, r3
 800986a:	2000      	movs	r0, #0
 800986c:	690d      	ldr	r5, [r1, #16]
 800986e:	3714      	adds	r7, #20
 8009870:	683b      	ldr	r3, [r7, #0]
 8009872:	3001      	adds	r0, #1
 8009874:	b299      	uxth	r1, r3
 8009876:	4351      	muls	r1, r2
 8009878:	0c1b      	lsrs	r3, r3, #16
 800987a:	4353      	muls	r3, r2
 800987c:	1989      	adds	r1, r1, r6
 800987e:	0c0e      	lsrs	r6, r1, #16
 8009880:	199b      	adds	r3, r3, r6
 8009882:	0c1e      	lsrs	r6, r3, #16
 8009884:	b289      	uxth	r1, r1
 8009886:	041b      	lsls	r3, r3, #16
 8009888:	185b      	adds	r3, r3, r1
 800988a:	c708      	stmia	r7!, {r3}
 800988c:	4285      	cmp	r5, r0
 800988e:	dcef      	bgt.n	8009870 <__multadd+0x10>
 8009890:	2e00      	cmp	r6, #0
 8009892:	d022      	beq.n	80098da <__multadd+0x7a>
 8009894:	68a3      	ldr	r3, [r4, #8]
 8009896:	42ab      	cmp	r3, r5
 8009898:	dc19      	bgt.n	80098ce <__multadd+0x6e>
 800989a:	6861      	ldr	r1, [r4, #4]
 800989c:	9801      	ldr	r0, [sp, #4]
 800989e:	3101      	adds	r1, #1
 80098a0:	f7ff ff76 	bl	8009790 <_Balloc>
 80098a4:	1e07      	subs	r7, r0, #0
 80098a6:	d105      	bne.n	80098b4 <__multadd+0x54>
 80098a8:	003a      	movs	r2, r7
 80098aa:	21ba      	movs	r1, #186	@ 0xba
 80098ac:	4b0c      	ldr	r3, [pc, #48]	@ (80098e0 <__multadd+0x80>)
 80098ae:	480d      	ldr	r0, [pc, #52]	@ (80098e4 <__multadd+0x84>)
 80098b0:	f001 f846 	bl	800a940 <__assert_func>
 80098b4:	0021      	movs	r1, r4
 80098b6:	6922      	ldr	r2, [r4, #16]
 80098b8:	310c      	adds	r1, #12
 80098ba:	3202      	adds	r2, #2
 80098bc:	0092      	lsls	r2, r2, #2
 80098be:	300c      	adds	r0, #12
 80098c0:	f7fe fc6e 	bl	80081a0 <memcpy>
 80098c4:	0021      	movs	r1, r4
 80098c6:	9801      	ldr	r0, [sp, #4]
 80098c8:	f7ff ffa6 	bl	8009818 <_Bfree>
 80098cc:	003c      	movs	r4, r7
 80098ce:	1d2b      	adds	r3, r5, #4
 80098d0:	009b      	lsls	r3, r3, #2
 80098d2:	18e3      	adds	r3, r4, r3
 80098d4:	3501      	adds	r5, #1
 80098d6:	605e      	str	r6, [r3, #4]
 80098d8:	6125      	str	r5, [r4, #16]
 80098da:	0020      	movs	r0, r4
 80098dc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80098de:	46c0      	nop			@ (mov r8, r8)
 80098e0:	0800b466 	.word	0x0800b466
 80098e4:	0800b4d7 	.word	0x0800b4d7

080098e8 <__s2b>:
 80098e8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80098ea:	0007      	movs	r7, r0
 80098ec:	0018      	movs	r0, r3
 80098ee:	000c      	movs	r4, r1
 80098f0:	3008      	adds	r0, #8
 80098f2:	2109      	movs	r1, #9
 80098f4:	9301      	str	r3, [sp, #4]
 80098f6:	0015      	movs	r5, r2
 80098f8:	f7f6 fcb6 	bl	8000268 <__divsi3>
 80098fc:	2301      	movs	r3, #1
 80098fe:	2100      	movs	r1, #0
 8009900:	4283      	cmp	r3, r0
 8009902:	db0a      	blt.n	800991a <__s2b+0x32>
 8009904:	0038      	movs	r0, r7
 8009906:	f7ff ff43 	bl	8009790 <_Balloc>
 800990a:	1e01      	subs	r1, r0, #0
 800990c:	d108      	bne.n	8009920 <__s2b+0x38>
 800990e:	000a      	movs	r2, r1
 8009910:	4b19      	ldr	r3, [pc, #100]	@ (8009978 <__s2b+0x90>)
 8009912:	481a      	ldr	r0, [pc, #104]	@ (800997c <__s2b+0x94>)
 8009914:	31d3      	adds	r1, #211	@ 0xd3
 8009916:	f001 f813 	bl	800a940 <__assert_func>
 800991a:	005b      	lsls	r3, r3, #1
 800991c:	3101      	adds	r1, #1
 800991e:	e7ef      	b.n	8009900 <__s2b+0x18>
 8009920:	9b08      	ldr	r3, [sp, #32]
 8009922:	6143      	str	r3, [r0, #20]
 8009924:	2301      	movs	r3, #1
 8009926:	6103      	str	r3, [r0, #16]
 8009928:	2d09      	cmp	r5, #9
 800992a:	dd18      	ble.n	800995e <__s2b+0x76>
 800992c:	0023      	movs	r3, r4
 800992e:	3309      	adds	r3, #9
 8009930:	001e      	movs	r6, r3
 8009932:	9300      	str	r3, [sp, #0]
 8009934:	1964      	adds	r4, r4, r5
 8009936:	7833      	ldrb	r3, [r6, #0]
 8009938:	220a      	movs	r2, #10
 800993a:	0038      	movs	r0, r7
 800993c:	3b30      	subs	r3, #48	@ 0x30
 800993e:	f7ff ff8f 	bl	8009860 <__multadd>
 8009942:	3601      	adds	r6, #1
 8009944:	0001      	movs	r1, r0
 8009946:	42a6      	cmp	r6, r4
 8009948:	d1f5      	bne.n	8009936 <__s2b+0x4e>
 800994a:	002c      	movs	r4, r5
 800994c:	9b00      	ldr	r3, [sp, #0]
 800994e:	3c08      	subs	r4, #8
 8009950:	191c      	adds	r4, r3, r4
 8009952:	002e      	movs	r6, r5
 8009954:	9b01      	ldr	r3, [sp, #4]
 8009956:	429e      	cmp	r6, r3
 8009958:	db04      	blt.n	8009964 <__s2b+0x7c>
 800995a:	0008      	movs	r0, r1
 800995c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800995e:	2509      	movs	r5, #9
 8009960:	340a      	adds	r4, #10
 8009962:	e7f6      	b.n	8009952 <__s2b+0x6a>
 8009964:	1b63      	subs	r3, r4, r5
 8009966:	5d9b      	ldrb	r3, [r3, r6]
 8009968:	220a      	movs	r2, #10
 800996a:	0038      	movs	r0, r7
 800996c:	3b30      	subs	r3, #48	@ 0x30
 800996e:	f7ff ff77 	bl	8009860 <__multadd>
 8009972:	3601      	adds	r6, #1
 8009974:	0001      	movs	r1, r0
 8009976:	e7ed      	b.n	8009954 <__s2b+0x6c>
 8009978:	0800b466 	.word	0x0800b466
 800997c:	0800b4d7 	.word	0x0800b4d7

08009980 <__hi0bits>:
 8009980:	2280      	movs	r2, #128	@ 0x80
 8009982:	0003      	movs	r3, r0
 8009984:	0252      	lsls	r2, r2, #9
 8009986:	2000      	movs	r0, #0
 8009988:	4293      	cmp	r3, r2
 800998a:	d201      	bcs.n	8009990 <__hi0bits+0x10>
 800998c:	041b      	lsls	r3, r3, #16
 800998e:	3010      	adds	r0, #16
 8009990:	2280      	movs	r2, #128	@ 0x80
 8009992:	0452      	lsls	r2, r2, #17
 8009994:	4293      	cmp	r3, r2
 8009996:	d201      	bcs.n	800999c <__hi0bits+0x1c>
 8009998:	3008      	adds	r0, #8
 800999a:	021b      	lsls	r3, r3, #8
 800999c:	2280      	movs	r2, #128	@ 0x80
 800999e:	0552      	lsls	r2, r2, #21
 80099a0:	4293      	cmp	r3, r2
 80099a2:	d201      	bcs.n	80099a8 <__hi0bits+0x28>
 80099a4:	3004      	adds	r0, #4
 80099a6:	011b      	lsls	r3, r3, #4
 80099a8:	2280      	movs	r2, #128	@ 0x80
 80099aa:	05d2      	lsls	r2, r2, #23
 80099ac:	4293      	cmp	r3, r2
 80099ae:	d201      	bcs.n	80099b4 <__hi0bits+0x34>
 80099b0:	3002      	adds	r0, #2
 80099b2:	009b      	lsls	r3, r3, #2
 80099b4:	2b00      	cmp	r3, #0
 80099b6:	db03      	blt.n	80099c0 <__hi0bits+0x40>
 80099b8:	3001      	adds	r0, #1
 80099ba:	4213      	tst	r3, r2
 80099bc:	d100      	bne.n	80099c0 <__hi0bits+0x40>
 80099be:	2020      	movs	r0, #32
 80099c0:	4770      	bx	lr

080099c2 <__lo0bits>:
 80099c2:	6803      	ldr	r3, [r0, #0]
 80099c4:	0001      	movs	r1, r0
 80099c6:	2207      	movs	r2, #7
 80099c8:	0018      	movs	r0, r3
 80099ca:	4010      	ands	r0, r2
 80099cc:	4213      	tst	r3, r2
 80099ce:	d00d      	beq.n	80099ec <__lo0bits+0x2a>
 80099d0:	3a06      	subs	r2, #6
 80099d2:	2000      	movs	r0, #0
 80099d4:	4213      	tst	r3, r2
 80099d6:	d105      	bne.n	80099e4 <__lo0bits+0x22>
 80099d8:	3002      	adds	r0, #2
 80099da:	4203      	tst	r3, r0
 80099dc:	d003      	beq.n	80099e6 <__lo0bits+0x24>
 80099de:	40d3      	lsrs	r3, r2
 80099e0:	0010      	movs	r0, r2
 80099e2:	600b      	str	r3, [r1, #0]
 80099e4:	4770      	bx	lr
 80099e6:	089b      	lsrs	r3, r3, #2
 80099e8:	600b      	str	r3, [r1, #0]
 80099ea:	e7fb      	b.n	80099e4 <__lo0bits+0x22>
 80099ec:	b29a      	uxth	r2, r3
 80099ee:	2a00      	cmp	r2, #0
 80099f0:	d101      	bne.n	80099f6 <__lo0bits+0x34>
 80099f2:	2010      	movs	r0, #16
 80099f4:	0c1b      	lsrs	r3, r3, #16
 80099f6:	b2da      	uxtb	r2, r3
 80099f8:	2a00      	cmp	r2, #0
 80099fa:	d101      	bne.n	8009a00 <__lo0bits+0x3e>
 80099fc:	3008      	adds	r0, #8
 80099fe:	0a1b      	lsrs	r3, r3, #8
 8009a00:	071a      	lsls	r2, r3, #28
 8009a02:	d101      	bne.n	8009a08 <__lo0bits+0x46>
 8009a04:	3004      	adds	r0, #4
 8009a06:	091b      	lsrs	r3, r3, #4
 8009a08:	079a      	lsls	r2, r3, #30
 8009a0a:	d101      	bne.n	8009a10 <__lo0bits+0x4e>
 8009a0c:	3002      	adds	r0, #2
 8009a0e:	089b      	lsrs	r3, r3, #2
 8009a10:	07da      	lsls	r2, r3, #31
 8009a12:	d4e9      	bmi.n	80099e8 <__lo0bits+0x26>
 8009a14:	3001      	adds	r0, #1
 8009a16:	085b      	lsrs	r3, r3, #1
 8009a18:	d1e6      	bne.n	80099e8 <__lo0bits+0x26>
 8009a1a:	2020      	movs	r0, #32
 8009a1c:	e7e2      	b.n	80099e4 <__lo0bits+0x22>
	...

08009a20 <__i2b>:
 8009a20:	b510      	push	{r4, lr}
 8009a22:	000c      	movs	r4, r1
 8009a24:	2101      	movs	r1, #1
 8009a26:	f7ff feb3 	bl	8009790 <_Balloc>
 8009a2a:	2800      	cmp	r0, #0
 8009a2c:	d107      	bne.n	8009a3e <__i2b+0x1e>
 8009a2e:	2146      	movs	r1, #70	@ 0x46
 8009a30:	4c05      	ldr	r4, [pc, #20]	@ (8009a48 <__i2b+0x28>)
 8009a32:	0002      	movs	r2, r0
 8009a34:	4b05      	ldr	r3, [pc, #20]	@ (8009a4c <__i2b+0x2c>)
 8009a36:	0020      	movs	r0, r4
 8009a38:	31ff      	adds	r1, #255	@ 0xff
 8009a3a:	f000 ff81 	bl	800a940 <__assert_func>
 8009a3e:	2301      	movs	r3, #1
 8009a40:	6144      	str	r4, [r0, #20]
 8009a42:	6103      	str	r3, [r0, #16]
 8009a44:	bd10      	pop	{r4, pc}
 8009a46:	46c0      	nop			@ (mov r8, r8)
 8009a48:	0800b4d7 	.word	0x0800b4d7
 8009a4c:	0800b466 	.word	0x0800b466

08009a50 <__multiply>:
 8009a50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009a52:	0014      	movs	r4, r2
 8009a54:	690a      	ldr	r2, [r1, #16]
 8009a56:	6923      	ldr	r3, [r4, #16]
 8009a58:	000d      	movs	r5, r1
 8009a5a:	b089      	sub	sp, #36	@ 0x24
 8009a5c:	429a      	cmp	r2, r3
 8009a5e:	db02      	blt.n	8009a66 <__multiply+0x16>
 8009a60:	0023      	movs	r3, r4
 8009a62:	000c      	movs	r4, r1
 8009a64:	001d      	movs	r5, r3
 8009a66:	6927      	ldr	r7, [r4, #16]
 8009a68:	692e      	ldr	r6, [r5, #16]
 8009a6a:	6861      	ldr	r1, [r4, #4]
 8009a6c:	19bb      	adds	r3, r7, r6
 8009a6e:	9300      	str	r3, [sp, #0]
 8009a70:	68a3      	ldr	r3, [r4, #8]
 8009a72:	19ba      	adds	r2, r7, r6
 8009a74:	4293      	cmp	r3, r2
 8009a76:	da00      	bge.n	8009a7a <__multiply+0x2a>
 8009a78:	3101      	adds	r1, #1
 8009a7a:	f7ff fe89 	bl	8009790 <_Balloc>
 8009a7e:	4684      	mov	ip, r0
 8009a80:	2800      	cmp	r0, #0
 8009a82:	d106      	bne.n	8009a92 <__multiply+0x42>
 8009a84:	21b1      	movs	r1, #177	@ 0xb1
 8009a86:	4662      	mov	r2, ip
 8009a88:	4b44      	ldr	r3, [pc, #272]	@ (8009b9c <__multiply+0x14c>)
 8009a8a:	4845      	ldr	r0, [pc, #276]	@ (8009ba0 <__multiply+0x150>)
 8009a8c:	0049      	lsls	r1, r1, #1
 8009a8e:	f000 ff57 	bl	800a940 <__assert_func>
 8009a92:	0002      	movs	r2, r0
 8009a94:	19bb      	adds	r3, r7, r6
 8009a96:	3214      	adds	r2, #20
 8009a98:	009b      	lsls	r3, r3, #2
 8009a9a:	18d3      	adds	r3, r2, r3
 8009a9c:	9301      	str	r3, [sp, #4]
 8009a9e:	2100      	movs	r1, #0
 8009aa0:	0013      	movs	r3, r2
 8009aa2:	9801      	ldr	r0, [sp, #4]
 8009aa4:	4283      	cmp	r3, r0
 8009aa6:	d328      	bcc.n	8009afa <__multiply+0xaa>
 8009aa8:	0023      	movs	r3, r4
 8009aaa:	00bf      	lsls	r7, r7, #2
 8009aac:	3314      	adds	r3, #20
 8009aae:	9304      	str	r3, [sp, #16]
 8009ab0:	3514      	adds	r5, #20
 8009ab2:	19db      	adds	r3, r3, r7
 8009ab4:	00b6      	lsls	r6, r6, #2
 8009ab6:	9302      	str	r3, [sp, #8]
 8009ab8:	19ab      	adds	r3, r5, r6
 8009aba:	9307      	str	r3, [sp, #28]
 8009abc:	2304      	movs	r3, #4
 8009abe:	9305      	str	r3, [sp, #20]
 8009ac0:	0023      	movs	r3, r4
 8009ac2:	9902      	ldr	r1, [sp, #8]
 8009ac4:	3315      	adds	r3, #21
 8009ac6:	4299      	cmp	r1, r3
 8009ac8:	d305      	bcc.n	8009ad6 <__multiply+0x86>
 8009aca:	1b0c      	subs	r4, r1, r4
 8009acc:	3c15      	subs	r4, #21
 8009ace:	08a4      	lsrs	r4, r4, #2
 8009ad0:	3401      	adds	r4, #1
 8009ad2:	00a3      	lsls	r3, r4, #2
 8009ad4:	9305      	str	r3, [sp, #20]
 8009ad6:	9b07      	ldr	r3, [sp, #28]
 8009ad8:	429d      	cmp	r5, r3
 8009ada:	d310      	bcc.n	8009afe <__multiply+0xae>
 8009adc:	9b00      	ldr	r3, [sp, #0]
 8009ade:	2b00      	cmp	r3, #0
 8009ae0:	dd05      	ble.n	8009aee <__multiply+0x9e>
 8009ae2:	9b01      	ldr	r3, [sp, #4]
 8009ae4:	3b04      	subs	r3, #4
 8009ae6:	9301      	str	r3, [sp, #4]
 8009ae8:	681b      	ldr	r3, [r3, #0]
 8009aea:	2b00      	cmp	r3, #0
 8009aec:	d052      	beq.n	8009b94 <__multiply+0x144>
 8009aee:	4663      	mov	r3, ip
 8009af0:	4660      	mov	r0, ip
 8009af2:	9a00      	ldr	r2, [sp, #0]
 8009af4:	611a      	str	r2, [r3, #16]
 8009af6:	b009      	add	sp, #36	@ 0x24
 8009af8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009afa:	c302      	stmia	r3!, {r1}
 8009afc:	e7d1      	b.n	8009aa2 <__multiply+0x52>
 8009afe:	682c      	ldr	r4, [r5, #0]
 8009b00:	b2a4      	uxth	r4, r4
 8009b02:	2c00      	cmp	r4, #0
 8009b04:	d01f      	beq.n	8009b46 <__multiply+0xf6>
 8009b06:	2300      	movs	r3, #0
 8009b08:	0017      	movs	r7, r2
 8009b0a:	9e04      	ldr	r6, [sp, #16]
 8009b0c:	9303      	str	r3, [sp, #12]
 8009b0e:	ce08      	ldmia	r6!, {r3}
 8009b10:	6839      	ldr	r1, [r7, #0]
 8009b12:	9306      	str	r3, [sp, #24]
 8009b14:	466b      	mov	r3, sp
 8009b16:	8b1b      	ldrh	r3, [r3, #24]
 8009b18:	b288      	uxth	r0, r1
 8009b1a:	4363      	muls	r3, r4
 8009b1c:	181b      	adds	r3, r3, r0
 8009b1e:	9803      	ldr	r0, [sp, #12]
 8009b20:	0c09      	lsrs	r1, r1, #16
 8009b22:	181b      	adds	r3, r3, r0
 8009b24:	9806      	ldr	r0, [sp, #24]
 8009b26:	0c00      	lsrs	r0, r0, #16
 8009b28:	4360      	muls	r0, r4
 8009b2a:	1840      	adds	r0, r0, r1
 8009b2c:	0c19      	lsrs	r1, r3, #16
 8009b2e:	1841      	adds	r1, r0, r1
 8009b30:	0c08      	lsrs	r0, r1, #16
 8009b32:	b29b      	uxth	r3, r3
 8009b34:	0409      	lsls	r1, r1, #16
 8009b36:	4319      	orrs	r1, r3
 8009b38:	9b02      	ldr	r3, [sp, #8]
 8009b3a:	9003      	str	r0, [sp, #12]
 8009b3c:	c702      	stmia	r7!, {r1}
 8009b3e:	42b3      	cmp	r3, r6
 8009b40:	d8e5      	bhi.n	8009b0e <__multiply+0xbe>
 8009b42:	9b05      	ldr	r3, [sp, #20]
 8009b44:	50d0      	str	r0, [r2, r3]
 8009b46:	682c      	ldr	r4, [r5, #0]
 8009b48:	0c24      	lsrs	r4, r4, #16
 8009b4a:	d020      	beq.n	8009b8e <__multiply+0x13e>
 8009b4c:	2100      	movs	r1, #0
 8009b4e:	0010      	movs	r0, r2
 8009b50:	6813      	ldr	r3, [r2, #0]
 8009b52:	9e04      	ldr	r6, [sp, #16]
 8009b54:	9103      	str	r1, [sp, #12]
 8009b56:	6831      	ldr	r1, [r6, #0]
 8009b58:	6807      	ldr	r7, [r0, #0]
 8009b5a:	b289      	uxth	r1, r1
 8009b5c:	4361      	muls	r1, r4
 8009b5e:	0c3f      	lsrs	r7, r7, #16
 8009b60:	19c9      	adds	r1, r1, r7
 8009b62:	9f03      	ldr	r7, [sp, #12]
 8009b64:	b29b      	uxth	r3, r3
 8009b66:	19c9      	adds	r1, r1, r7
 8009b68:	040f      	lsls	r7, r1, #16
 8009b6a:	431f      	orrs	r7, r3
 8009b6c:	6007      	str	r7, [r0, #0]
 8009b6e:	ce80      	ldmia	r6!, {r7}
 8009b70:	6843      	ldr	r3, [r0, #4]
 8009b72:	0c3f      	lsrs	r7, r7, #16
 8009b74:	4367      	muls	r7, r4
 8009b76:	b29b      	uxth	r3, r3
 8009b78:	0c09      	lsrs	r1, r1, #16
 8009b7a:	18fb      	adds	r3, r7, r3
 8009b7c:	185b      	adds	r3, r3, r1
 8009b7e:	0c19      	lsrs	r1, r3, #16
 8009b80:	9103      	str	r1, [sp, #12]
 8009b82:	9902      	ldr	r1, [sp, #8]
 8009b84:	3004      	adds	r0, #4
 8009b86:	42b1      	cmp	r1, r6
 8009b88:	d8e5      	bhi.n	8009b56 <__multiply+0x106>
 8009b8a:	9905      	ldr	r1, [sp, #20]
 8009b8c:	5053      	str	r3, [r2, r1]
 8009b8e:	3504      	adds	r5, #4
 8009b90:	3204      	adds	r2, #4
 8009b92:	e7a0      	b.n	8009ad6 <__multiply+0x86>
 8009b94:	9b00      	ldr	r3, [sp, #0]
 8009b96:	3b01      	subs	r3, #1
 8009b98:	9300      	str	r3, [sp, #0]
 8009b9a:	e79f      	b.n	8009adc <__multiply+0x8c>
 8009b9c:	0800b466 	.word	0x0800b466
 8009ba0:	0800b4d7 	.word	0x0800b4d7

08009ba4 <__pow5mult>:
 8009ba4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009ba6:	2303      	movs	r3, #3
 8009ba8:	0015      	movs	r5, r2
 8009baa:	0007      	movs	r7, r0
 8009bac:	000e      	movs	r6, r1
 8009bae:	401a      	ands	r2, r3
 8009bb0:	421d      	tst	r5, r3
 8009bb2:	d008      	beq.n	8009bc6 <__pow5mult+0x22>
 8009bb4:	4925      	ldr	r1, [pc, #148]	@ (8009c4c <__pow5mult+0xa8>)
 8009bb6:	3a01      	subs	r2, #1
 8009bb8:	0092      	lsls	r2, r2, #2
 8009bba:	5852      	ldr	r2, [r2, r1]
 8009bbc:	2300      	movs	r3, #0
 8009bbe:	0031      	movs	r1, r6
 8009bc0:	f7ff fe4e 	bl	8009860 <__multadd>
 8009bc4:	0006      	movs	r6, r0
 8009bc6:	10ad      	asrs	r5, r5, #2
 8009bc8:	d03d      	beq.n	8009c46 <__pow5mult+0xa2>
 8009bca:	69fc      	ldr	r4, [r7, #28]
 8009bcc:	2c00      	cmp	r4, #0
 8009bce:	d10f      	bne.n	8009bf0 <__pow5mult+0x4c>
 8009bd0:	2010      	movs	r0, #16
 8009bd2:	f7ff fd0f 	bl	80095f4 <malloc>
 8009bd6:	1e02      	subs	r2, r0, #0
 8009bd8:	61f8      	str	r0, [r7, #28]
 8009bda:	d105      	bne.n	8009be8 <__pow5mult+0x44>
 8009bdc:	21b4      	movs	r1, #180	@ 0xb4
 8009bde:	4b1c      	ldr	r3, [pc, #112]	@ (8009c50 <__pow5mult+0xac>)
 8009be0:	481c      	ldr	r0, [pc, #112]	@ (8009c54 <__pow5mult+0xb0>)
 8009be2:	31ff      	adds	r1, #255	@ 0xff
 8009be4:	f000 feac 	bl	800a940 <__assert_func>
 8009be8:	6044      	str	r4, [r0, #4]
 8009bea:	6084      	str	r4, [r0, #8]
 8009bec:	6004      	str	r4, [r0, #0]
 8009bee:	60c4      	str	r4, [r0, #12]
 8009bf0:	69fb      	ldr	r3, [r7, #28]
 8009bf2:	689c      	ldr	r4, [r3, #8]
 8009bf4:	9301      	str	r3, [sp, #4]
 8009bf6:	2c00      	cmp	r4, #0
 8009bf8:	d108      	bne.n	8009c0c <__pow5mult+0x68>
 8009bfa:	0038      	movs	r0, r7
 8009bfc:	4916      	ldr	r1, [pc, #88]	@ (8009c58 <__pow5mult+0xb4>)
 8009bfe:	f7ff ff0f 	bl	8009a20 <__i2b>
 8009c02:	9b01      	ldr	r3, [sp, #4]
 8009c04:	0004      	movs	r4, r0
 8009c06:	6098      	str	r0, [r3, #8]
 8009c08:	2300      	movs	r3, #0
 8009c0a:	6003      	str	r3, [r0, #0]
 8009c0c:	2301      	movs	r3, #1
 8009c0e:	421d      	tst	r5, r3
 8009c10:	d00a      	beq.n	8009c28 <__pow5mult+0x84>
 8009c12:	0031      	movs	r1, r6
 8009c14:	0022      	movs	r2, r4
 8009c16:	0038      	movs	r0, r7
 8009c18:	f7ff ff1a 	bl	8009a50 <__multiply>
 8009c1c:	0031      	movs	r1, r6
 8009c1e:	9001      	str	r0, [sp, #4]
 8009c20:	0038      	movs	r0, r7
 8009c22:	f7ff fdf9 	bl	8009818 <_Bfree>
 8009c26:	9e01      	ldr	r6, [sp, #4]
 8009c28:	106d      	asrs	r5, r5, #1
 8009c2a:	d00c      	beq.n	8009c46 <__pow5mult+0xa2>
 8009c2c:	6820      	ldr	r0, [r4, #0]
 8009c2e:	2800      	cmp	r0, #0
 8009c30:	d107      	bne.n	8009c42 <__pow5mult+0x9e>
 8009c32:	0022      	movs	r2, r4
 8009c34:	0021      	movs	r1, r4
 8009c36:	0038      	movs	r0, r7
 8009c38:	f7ff ff0a 	bl	8009a50 <__multiply>
 8009c3c:	2300      	movs	r3, #0
 8009c3e:	6020      	str	r0, [r4, #0]
 8009c40:	6003      	str	r3, [r0, #0]
 8009c42:	0004      	movs	r4, r0
 8009c44:	e7e2      	b.n	8009c0c <__pow5mult+0x68>
 8009c46:	0030      	movs	r0, r6
 8009c48:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009c4a:	46c0      	nop			@ (mov r8, r8)
 8009c4c:	0800b6d4 	.word	0x0800b6d4
 8009c50:	0800b3f7 	.word	0x0800b3f7
 8009c54:	0800b4d7 	.word	0x0800b4d7
 8009c58:	00000271 	.word	0x00000271

08009c5c <__lshift>:
 8009c5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009c5e:	000c      	movs	r4, r1
 8009c60:	0016      	movs	r6, r2
 8009c62:	6923      	ldr	r3, [r4, #16]
 8009c64:	1157      	asrs	r7, r2, #5
 8009c66:	b085      	sub	sp, #20
 8009c68:	18fb      	adds	r3, r7, r3
 8009c6a:	9301      	str	r3, [sp, #4]
 8009c6c:	3301      	adds	r3, #1
 8009c6e:	9300      	str	r3, [sp, #0]
 8009c70:	6849      	ldr	r1, [r1, #4]
 8009c72:	68a3      	ldr	r3, [r4, #8]
 8009c74:	9002      	str	r0, [sp, #8]
 8009c76:	9a00      	ldr	r2, [sp, #0]
 8009c78:	4293      	cmp	r3, r2
 8009c7a:	db10      	blt.n	8009c9e <__lshift+0x42>
 8009c7c:	9802      	ldr	r0, [sp, #8]
 8009c7e:	f7ff fd87 	bl	8009790 <_Balloc>
 8009c82:	2300      	movs	r3, #0
 8009c84:	0001      	movs	r1, r0
 8009c86:	0005      	movs	r5, r0
 8009c88:	001a      	movs	r2, r3
 8009c8a:	3114      	adds	r1, #20
 8009c8c:	4298      	cmp	r0, r3
 8009c8e:	d10c      	bne.n	8009caa <__lshift+0x4e>
 8009c90:	21ef      	movs	r1, #239	@ 0xef
 8009c92:	002a      	movs	r2, r5
 8009c94:	4b25      	ldr	r3, [pc, #148]	@ (8009d2c <__lshift+0xd0>)
 8009c96:	4826      	ldr	r0, [pc, #152]	@ (8009d30 <__lshift+0xd4>)
 8009c98:	0049      	lsls	r1, r1, #1
 8009c9a:	f000 fe51 	bl	800a940 <__assert_func>
 8009c9e:	3101      	adds	r1, #1
 8009ca0:	005b      	lsls	r3, r3, #1
 8009ca2:	e7e8      	b.n	8009c76 <__lshift+0x1a>
 8009ca4:	0098      	lsls	r0, r3, #2
 8009ca6:	500a      	str	r2, [r1, r0]
 8009ca8:	3301      	adds	r3, #1
 8009caa:	42bb      	cmp	r3, r7
 8009cac:	dbfa      	blt.n	8009ca4 <__lshift+0x48>
 8009cae:	43fb      	mvns	r3, r7
 8009cb0:	17db      	asrs	r3, r3, #31
 8009cb2:	401f      	ands	r7, r3
 8009cb4:	00bf      	lsls	r7, r7, #2
 8009cb6:	0023      	movs	r3, r4
 8009cb8:	201f      	movs	r0, #31
 8009cba:	19c9      	adds	r1, r1, r7
 8009cbc:	0037      	movs	r7, r6
 8009cbe:	6922      	ldr	r2, [r4, #16]
 8009cc0:	3314      	adds	r3, #20
 8009cc2:	0092      	lsls	r2, r2, #2
 8009cc4:	189a      	adds	r2, r3, r2
 8009cc6:	4007      	ands	r7, r0
 8009cc8:	4206      	tst	r6, r0
 8009cca:	d029      	beq.n	8009d20 <__lshift+0xc4>
 8009ccc:	3001      	adds	r0, #1
 8009cce:	1bc0      	subs	r0, r0, r7
 8009cd0:	9003      	str	r0, [sp, #12]
 8009cd2:	468c      	mov	ip, r1
 8009cd4:	2000      	movs	r0, #0
 8009cd6:	681e      	ldr	r6, [r3, #0]
 8009cd8:	40be      	lsls	r6, r7
 8009cda:	4306      	orrs	r6, r0
 8009cdc:	4660      	mov	r0, ip
 8009cde:	c040      	stmia	r0!, {r6}
 8009ce0:	4684      	mov	ip, r0
 8009ce2:	9e03      	ldr	r6, [sp, #12]
 8009ce4:	cb01      	ldmia	r3!, {r0}
 8009ce6:	40f0      	lsrs	r0, r6
 8009ce8:	429a      	cmp	r2, r3
 8009cea:	d8f4      	bhi.n	8009cd6 <__lshift+0x7a>
 8009cec:	0026      	movs	r6, r4
 8009cee:	3615      	adds	r6, #21
 8009cf0:	2304      	movs	r3, #4
 8009cf2:	42b2      	cmp	r2, r6
 8009cf4:	d304      	bcc.n	8009d00 <__lshift+0xa4>
 8009cf6:	1b13      	subs	r3, r2, r4
 8009cf8:	3b15      	subs	r3, #21
 8009cfa:	089b      	lsrs	r3, r3, #2
 8009cfc:	3301      	adds	r3, #1
 8009cfe:	009b      	lsls	r3, r3, #2
 8009d00:	50c8      	str	r0, [r1, r3]
 8009d02:	2800      	cmp	r0, #0
 8009d04:	d002      	beq.n	8009d0c <__lshift+0xb0>
 8009d06:	9b01      	ldr	r3, [sp, #4]
 8009d08:	3302      	adds	r3, #2
 8009d0a:	9300      	str	r3, [sp, #0]
 8009d0c:	9b00      	ldr	r3, [sp, #0]
 8009d0e:	9802      	ldr	r0, [sp, #8]
 8009d10:	3b01      	subs	r3, #1
 8009d12:	0021      	movs	r1, r4
 8009d14:	612b      	str	r3, [r5, #16]
 8009d16:	f7ff fd7f 	bl	8009818 <_Bfree>
 8009d1a:	0028      	movs	r0, r5
 8009d1c:	b005      	add	sp, #20
 8009d1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009d20:	cb01      	ldmia	r3!, {r0}
 8009d22:	c101      	stmia	r1!, {r0}
 8009d24:	429a      	cmp	r2, r3
 8009d26:	d8fb      	bhi.n	8009d20 <__lshift+0xc4>
 8009d28:	e7f0      	b.n	8009d0c <__lshift+0xb0>
 8009d2a:	46c0      	nop			@ (mov r8, r8)
 8009d2c:	0800b466 	.word	0x0800b466
 8009d30:	0800b4d7 	.word	0x0800b4d7

08009d34 <__mcmp>:
 8009d34:	b530      	push	{r4, r5, lr}
 8009d36:	690b      	ldr	r3, [r1, #16]
 8009d38:	6904      	ldr	r4, [r0, #16]
 8009d3a:	0002      	movs	r2, r0
 8009d3c:	1ae0      	subs	r0, r4, r3
 8009d3e:	429c      	cmp	r4, r3
 8009d40:	d10f      	bne.n	8009d62 <__mcmp+0x2e>
 8009d42:	3214      	adds	r2, #20
 8009d44:	009b      	lsls	r3, r3, #2
 8009d46:	3114      	adds	r1, #20
 8009d48:	0014      	movs	r4, r2
 8009d4a:	18c9      	adds	r1, r1, r3
 8009d4c:	18d2      	adds	r2, r2, r3
 8009d4e:	3a04      	subs	r2, #4
 8009d50:	3904      	subs	r1, #4
 8009d52:	6815      	ldr	r5, [r2, #0]
 8009d54:	680b      	ldr	r3, [r1, #0]
 8009d56:	429d      	cmp	r5, r3
 8009d58:	d004      	beq.n	8009d64 <__mcmp+0x30>
 8009d5a:	2001      	movs	r0, #1
 8009d5c:	429d      	cmp	r5, r3
 8009d5e:	d200      	bcs.n	8009d62 <__mcmp+0x2e>
 8009d60:	3802      	subs	r0, #2
 8009d62:	bd30      	pop	{r4, r5, pc}
 8009d64:	4294      	cmp	r4, r2
 8009d66:	d3f2      	bcc.n	8009d4e <__mcmp+0x1a>
 8009d68:	e7fb      	b.n	8009d62 <__mcmp+0x2e>
	...

08009d6c <__mdiff>:
 8009d6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009d6e:	000c      	movs	r4, r1
 8009d70:	b087      	sub	sp, #28
 8009d72:	9000      	str	r0, [sp, #0]
 8009d74:	0011      	movs	r1, r2
 8009d76:	0020      	movs	r0, r4
 8009d78:	0017      	movs	r7, r2
 8009d7a:	f7ff ffdb 	bl	8009d34 <__mcmp>
 8009d7e:	1e05      	subs	r5, r0, #0
 8009d80:	d110      	bne.n	8009da4 <__mdiff+0x38>
 8009d82:	0001      	movs	r1, r0
 8009d84:	9800      	ldr	r0, [sp, #0]
 8009d86:	f7ff fd03 	bl	8009790 <_Balloc>
 8009d8a:	1e02      	subs	r2, r0, #0
 8009d8c:	d104      	bne.n	8009d98 <__mdiff+0x2c>
 8009d8e:	4b40      	ldr	r3, [pc, #256]	@ (8009e90 <__mdiff+0x124>)
 8009d90:	4840      	ldr	r0, [pc, #256]	@ (8009e94 <__mdiff+0x128>)
 8009d92:	4941      	ldr	r1, [pc, #260]	@ (8009e98 <__mdiff+0x12c>)
 8009d94:	f000 fdd4 	bl	800a940 <__assert_func>
 8009d98:	2301      	movs	r3, #1
 8009d9a:	6145      	str	r5, [r0, #20]
 8009d9c:	6103      	str	r3, [r0, #16]
 8009d9e:	0010      	movs	r0, r2
 8009da0:	b007      	add	sp, #28
 8009da2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009da4:	2600      	movs	r6, #0
 8009da6:	42b0      	cmp	r0, r6
 8009da8:	da03      	bge.n	8009db2 <__mdiff+0x46>
 8009daa:	0023      	movs	r3, r4
 8009dac:	003c      	movs	r4, r7
 8009dae:	001f      	movs	r7, r3
 8009db0:	3601      	adds	r6, #1
 8009db2:	6861      	ldr	r1, [r4, #4]
 8009db4:	9800      	ldr	r0, [sp, #0]
 8009db6:	f7ff fceb 	bl	8009790 <_Balloc>
 8009dba:	1e02      	subs	r2, r0, #0
 8009dbc:	d103      	bne.n	8009dc6 <__mdiff+0x5a>
 8009dbe:	4b34      	ldr	r3, [pc, #208]	@ (8009e90 <__mdiff+0x124>)
 8009dc0:	4834      	ldr	r0, [pc, #208]	@ (8009e94 <__mdiff+0x128>)
 8009dc2:	4936      	ldr	r1, [pc, #216]	@ (8009e9c <__mdiff+0x130>)
 8009dc4:	e7e6      	b.n	8009d94 <__mdiff+0x28>
 8009dc6:	6923      	ldr	r3, [r4, #16]
 8009dc8:	3414      	adds	r4, #20
 8009dca:	9300      	str	r3, [sp, #0]
 8009dcc:	009b      	lsls	r3, r3, #2
 8009dce:	18e3      	adds	r3, r4, r3
 8009dd0:	0021      	movs	r1, r4
 8009dd2:	9401      	str	r4, [sp, #4]
 8009dd4:	003c      	movs	r4, r7
 8009dd6:	9302      	str	r3, [sp, #8]
 8009dd8:	693b      	ldr	r3, [r7, #16]
 8009dda:	3414      	adds	r4, #20
 8009ddc:	009b      	lsls	r3, r3, #2
 8009dde:	18e3      	adds	r3, r4, r3
 8009de0:	9303      	str	r3, [sp, #12]
 8009de2:	0003      	movs	r3, r0
 8009de4:	60c6      	str	r6, [r0, #12]
 8009de6:	468c      	mov	ip, r1
 8009de8:	2000      	movs	r0, #0
 8009dea:	3314      	adds	r3, #20
 8009dec:	9304      	str	r3, [sp, #16]
 8009dee:	9305      	str	r3, [sp, #20]
 8009df0:	4663      	mov	r3, ip
 8009df2:	cb20      	ldmia	r3!, {r5}
 8009df4:	b2a9      	uxth	r1, r5
 8009df6:	000e      	movs	r6, r1
 8009df8:	469c      	mov	ip, r3
 8009dfa:	cc08      	ldmia	r4!, {r3}
 8009dfc:	0c2d      	lsrs	r5, r5, #16
 8009dfe:	b299      	uxth	r1, r3
 8009e00:	1a71      	subs	r1, r6, r1
 8009e02:	1809      	adds	r1, r1, r0
 8009e04:	0c1b      	lsrs	r3, r3, #16
 8009e06:	1408      	asrs	r0, r1, #16
 8009e08:	1aeb      	subs	r3, r5, r3
 8009e0a:	181b      	adds	r3, r3, r0
 8009e0c:	1418      	asrs	r0, r3, #16
 8009e0e:	b289      	uxth	r1, r1
 8009e10:	041b      	lsls	r3, r3, #16
 8009e12:	4319      	orrs	r1, r3
 8009e14:	9b05      	ldr	r3, [sp, #20]
 8009e16:	c302      	stmia	r3!, {r1}
 8009e18:	9305      	str	r3, [sp, #20]
 8009e1a:	9b03      	ldr	r3, [sp, #12]
 8009e1c:	42a3      	cmp	r3, r4
 8009e1e:	d8e7      	bhi.n	8009df0 <__mdiff+0x84>
 8009e20:	0039      	movs	r1, r7
 8009e22:	9c03      	ldr	r4, [sp, #12]
 8009e24:	3115      	adds	r1, #21
 8009e26:	2304      	movs	r3, #4
 8009e28:	428c      	cmp	r4, r1
 8009e2a:	d304      	bcc.n	8009e36 <__mdiff+0xca>
 8009e2c:	1be3      	subs	r3, r4, r7
 8009e2e:	3b15      	subs	r3, #21
 8009e30:	089b      	lsrs	r3, r3, #2
 8009e32:	3301      	adds	r3, #1
 8009e34:	009b      	lsls	r3, r3, #2
 8009e36:	9901      	ldr	r1, [sp, #4]
 8009e38:	18cd      	adds	r5, r1, r3
 8009e3a:	9904      	ldr	r1, [sp, #16]
 8009e3c:	002e      	movs	r6, r5
 8009e3e:	18cb      	adds	r3, r1, r3
 8009e40:	001f      	movs	r7, r3
 8009e42:	9902      	ldr	r1, [sp, #8]
 8009e44:	428e      	cmp	r6, r1
 8009e46:	d311      	bcc.n	8009e6c <__mdiff+0x100>
 8009e48:	9c02      	ldr	r4, [sp, #8]
 8009e4a:	1ee9      	subs	r1, r5, #3
 8009e4c:	2000      	movs	r0, #0
 8009e4e:	428c      	cmp	r4, r1
 8009e50:	d304      	bcc.n	8009e5c <__mdiff+0xf0>
 8009e52:	0021      	movs	r1, r4
 8009e54:	3103      	adds	r1, #3
 8009e56:	1b49      	subs	r1, r1, r5
 8009e58:	0889      	lsrs	r1, r1, #2
 8009e5a:	0088      	lsls	r0, r1, #2
 8009e5c:	181b      	adds	r3, r3, r0
 8009e5e:	3b04      	subs	r3, #4
 8009e60:	6819      	ldr	r1, [r3, #0]
 8009e62:	2900      	cmp	r1, #0
 8009e64:	d010      	beq.n	8009e88 <__mdiff+0x11c>
 8009e66:	9b00      	ldr	r3, [sp, #0]
 8009e68:	6113      	str	r3, [r2, #16]
 8009e6a:	e798      	b.n	8009d9e <__mdiff+0x32>
 8009e6c:	4684      	mov	ip, r0
 8009e6e:	ce02      	ldmia	r6!, {r1}
 8009e70:	b288      	uxth	r0, r1
 8009e72:	4460      	add	r0, ip
 8009e74:	1400      	asrs	r0, r0, #16
 8009e76:	0c0c      	lsrs	r4, r1, #16
 8009e78:	1904      	adds	r4, r0, r4
 8009e7a:	4461      	add	r1, ip
 8009e7c:	1420      	asrs	r0, r4, #16
 8009e7e:	b289      	uxth	r1, r1
 8009e80:	0424      	lsls	r4, r4, #16
 8009e82:	4321      	orrs	r1, r4
 8009e84:	c702      	stmia	r7!, {r1}
 8009e86:	e7dc      	b.n	8009e42 <__mdiff+0xd6>
 8009e88:	9900      	ldr	r1, [sp, #0]
 8009e8a:	3901      	subs	r1, #1
 8009e8c:	9100      	str	r1, [sp, #0]
 8009e8e:	e7e6      	b.n	8009e5e <__mdiff+0xf2>
 8009e90:	0800b466 	.word	0x0800b466
 8009e94:	0800b4d7 	.word	0x0800b4d7
 8009e98:	00000237 	.word	0x00000237
 8009e9c:	00000245 	.word	0x00000245

08009ea0 <__ulp>:
 8009ea0:	b510      	push	{r4, lr}
 8009ea2:	2400      	movs	r4, #0
 8009ea4:	4b0c      	ldr	r3, [pc, #48]	@ (8009ed8 <__ulp+0x38>)
 8009ea6:	4a0d      	ldr	r2, [pc, #52]	@ (8009edc <__ulp+0x3c>)
 8009ea8:	400b      	ands	r3, r1
 8009eaa:	189b      	adds	r3, r3, r2
 8009eac:	42a3      	cmp	r3, r4
 8009eae:	dc06      	bgt.n	8009ebe <__ulp+0x1e>
 8009eb0:	425b      	negs	r3, r3
 8009eb2:	151a      	asrs	r2, r3, #20
 8009eb4:	2a13      	cmp	r2, #19
 8009eb6:	dc05      	bgt.n	8009ec4 <__ulp+0x24>
 8009eb8:	2380      	movs	r3, #128	@ 0x80
 8009eba:	031b      	lsls	r3, r3, #12
 8009ebc:	4113      	asrs	r3, r2
 8009ebe:	0019      	movs	r1, r3
 8009ec0:	0020      	movs	r0, r4
 8009ec2:	bd10      	pop	{r4, pc}
 8009ec4:	3a14      	subs	r2, #20
 8009ec6:	2401      	movs	r4, #1
 8009ec8:	2a1e      	cmp	r2, #30
 8009eca:	dc02      	bgt.n	8009ed2 <__ulp+0x32>
 8009ecc:	2480      	movs	r4, #128	@ 0x80
 8009ece:	0624      	lsls	r4, r4, #24
 8009ed0:	40d4      	lsrs	r4, r2
 8009ed2:	2300      	movs	r3, #0
 8009ed4:	e7f3      	b.n	8009ebe <__ulp+0x1e>
 8009ed6:	46c0      	nop			@ (mov r8, r8)
 8009ed8:	7ff00000 	.word	0x7ff00000
 8009edc:	fcc00000 	.word	0xfcc00000

08009ee0 <__b2d>:
 8009ee0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009ee2:	0006      	movs	r6, r0
 8009ee4:	6903      	ldr	r3, [r0, #16]
 8009ee6:	3614      	adds	r6, #20
 8009ee8:	009b      	lsls	r3, r3, #2
 8009eea:	18f3      	adds	r3, r6, r3
 8009eec:	1f1d      	subs	r5, r3, #4
 8009eee:	682c      	ldr	r4, [r5, #0]
 8009ef0:	000f      	movs	r7, r1
 8009ef2:	0020      	movs	r0, r4
 8009ef4:	9301      	str	r3, [sp, #4]
 8009ef6:	f7ff fd43 	bl	8009980 <__hi0bits>
 8009efa:	2220      	movs	r2, #32
 8009efc:	1a12      	subs	r2, r2, r0
 8009efe:	603a      	str	r2, [r7, #0]
 8009f00:	0003      	movs	r3, r0
 8009f02:	4a1c      	ldr	r2, [pc, #112]	@ (8009f74 <__b2d+0x94>)
 8009f04:	280a      	cmp	r0, #10
 8009f06:	dc15      	bgt.n	8009f34 <__b2d+0x54>
 8009f08:	210b      	movs	r1, #11
 8009f0a:	0027      	movs	r7, r4
 8009f0c:	1a09      	subs	r1, r1, r0
 8009f0e:	40cf      	lsrs	r7, r1
 8009f10:	433a      	orrs	r2, r7
 8009f12:	468c      	mov	ip, r1
 8009f14:	0011      	movs	r1, r2
 8009f16:	2200      	movs	r2, #0
 8009f18:	42ae      	cmp	r6, r5
 8009f1a:	d202      	bcs.n	8009f22 <__b2d+0x42>
 8009f1c:	9a01      	ldr	r2, [sp, #4]
 8009f1e:	3a08      	subs	r2, #8
 8009f20:	6812      	ldr	r2, [r2, #0]
 8009f22:	3315      	adds	r3, #21
 8009f24:	409c      	lsls	r4, r3
 8009f26:	4663      	mov	r3, ip
 8009f28:	0027      	movs	r7, r4
 8009f2a:	40da      	lsrs	r2, r3
 8009f2c:	4317      	orrs	r7, r2
 8009f2e:	0038      	movs	r0, r7
 8009f30:	b003      	add	sp, #12
 8009f32:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009f34:	2700      	movs	r7, #0
 8009f36:	42ae      	cmp	r6, r5
 8009f38:	d202      	bcs.n	8009f40 <__b2d+0x60>
 8009f3a:	9d01      	ldr	r5, [sp, #4]
 8009f3c:	3d08      	subs	r5, #8
 8009f3e:	682f      	ldr	r7, [r5, #0]
 8009f40:	210b      	movs	r1, #11
 8009f42:	4249      	negs	r1, r1
 8009f44:	468c      	mov	ip, r1
 8009f46:	449c      	add	ip, r3
 8009f48:	2b0b      	cmp	r3, #11
 8009f4a:	d010      	beq.n	8009f6e <__b2d+0x8e>
 8009f4c:	4661      	mov	r1, ip
 8009f4e:	2320      	movs	r3, #32
 8009f50:	408c      	lsls	r4, r1
 8009f52:	1a5b      	subs	r3, r3, r1
 8009f54:	0039      	movs	r1, r7
 8009f56:	40d9      	lsrs	r1, r3
 8009f58:	430c      	orrs	r4, r1
 8009f5a:	4322      	orrs	r2, r4
 8009f5c:	0011      	movs	r1, r2
 8009f5e:	2200      	movs	r2, #0
 8009f60:	42b5      	cmp	r5, r6
 8009f62:	d901      	bls.n	8009f68 <__b2d+0x88>
 8009f64:	3d04      	subs	r5, #4
 8009f66:	682a      	ldr	r2, [r5, #0]
 8009f68:	4664      	mov	r4, ip
 8009f6a:	40a7      	lsls	r7, r4
 8009f6c:	e7dd      	b.n	8009f2a <__b2d+0x4a>
 8009f6e:	4322      	orrs	r2, r4
 8009f70:	0011      	movs	r1, r2
 8009f72:	e7dc      	b.n	8009f2e <__b2d+0x4e>
 8009f74:	3ff00000 	.word	0x3ff00000

08009f78 <__d2b>:
 8009f78:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009f7a:	2101      	movs	r1, #1
 8009f7c:	0016      	movs	r6, r2
 8009f7e:	001f      	movs	r7, r3
 8009f80:	f7ff fc06 	bl	8009790 <_Balloc>
 8009f84:	1e04      	subs	r4, r0, #0
 8009f86:	d105      	bne.n	8009f94 <__d2b+0x1c>
 8009f88:	0022      	movs	r2, r4
 8009f8a:	4b25      	ldr	r3, [pc, #148]	@ (800a020 <__d2b+0xa8>)
 8009f8c:	4825      	ldr	r0, [pc, #148]	@ (800a024 <__d2b+0xac>)
 8009f8e:	4926      	ldr	r1, [pc, #152]	@ (800a028 <__d2b+0xb0>)
 8009f90:	f000 fcd6 	bl	800a940 <__assert_func>
 8009f94:	033b      	lsls	r3, r7, #12
 8009f96:	007d      	lsls	r5, r7, #1
 8009f98:	0b1b      	lsrs	r3, r3, #12
 8009f9a:	0d6d      	lsrs	r5, r5, #21
 8009f9c:	d002      	beq.n	8009fa4 <__d2b+0x2c>
 8009f9e:	2280      	movs	r2, #128	@ 0x80
 8009fa0:	0352      	lsls	r2, r2, #13
 8009fa2:	4313      	orrs	r3, r2
 8009fa4:	9301      	str	r3, [sp, #4]
 8009fa6:	2e00      	cmp	r6, #0
 8009fa8:	d025      	beq.n	8009ff6 <__d2b+0x7e>
 8009faa:	4668      	mov	r0, sp
 8009fac:	9600      	str	r6, [sp, #0]
 8009fae:	f7ff fd08 	bl	80099c2 <__lo0bits>
 8009fb2:	9b01      	ldr	r3, [sp, #4]
 8009fb4:	9900      	ldr	r1, [sp, #0]
 8009fb6:	2800      	cmp	r0, #0
 8009fb8:	d01b      	beq.n	8009ff2 <__d2b+0x7a>
 8009fba:	2220      	movs	r2, #32
 8009fbc:	001e      	movs	r6, r3
 8009fbe:	1a12      	subs	r2, r2, r0
 8009fc0:	4096      	lsls	r6, r2
 8009fc2:	0032      	movs	r2, r6
 8009fc4:	40c3      	lsrs	r3, r0
 8009fc6:	430a      	orrs	r2, r1
 8009fc8:	6162      	str	r2, [r4, #20]
 8009fca:	9301      	str	r3, [sp, #4]
 8009fcc:	9e01      	ldr	r6, [sp, #4]
 8009fce:	61a6      	str	r6, [r4, #24]
 8009fd0:	1e73      	subs	r3, r6, #1
 8009fd2:	419e      	sbcs	r6, r3
 8009fd4:	3601      	adds	r6, #1
 8009fd6:	6126      	str	r6, [r4, #16]
 8009fd8:	2d00      	cmp	r5, #0
 8009fda:	d014      	beq.n	800a006 <__d2b+0x8e>
 8009fdc:	2635      	movs	r6, #53	@ 0x35
 8009fde:	4b13      	ldr	r3, [pc, #76]	@ (800a02c <__d2b+0xb4>)
 8009fe0:	18ed      	adds	r5, r5, r3
 8009fe2:	9b08      	ldr	r3, [sp, #32]
 8009fe4:	182d      	adds	r5, r5, r0
 8009fe6:	601d      	str	r5, [r3, #0]
 8009fe8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009fea:	1a36      	subs	r6, r6, r0
 8009fec:	601e      	str	r6, [r3, #0]
 8009fee:	0020      	movs	r0, r4
 8009ff0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8009ff2:	6161      	str	r1, [r4, #20]
 8009ff4:	e7ea      	b.n	8009fcc <__d2b+0x54>
 8009ff6:	a801      	add	r0, sp, #4
 8009ff8:	f7ff fce3 	bl	80099c2 <__lo0bits>
 8009ffc:	9b01      	ldr	r3, [sp, #4]
 8009ffe:	2601      	movs	r6, #1
 800a000:	6163      	str	r3, [r4, #20]
 800a002:	3020      	adds	r0, #32
 800a004:	e7e7      	b.n	8009fd6 <__d2b+0x5e>
 800a006:	4b0a      	ldr	r3, [pc, #40]	@ (800a030 <__d2b+0xb8>)
 800a008:	18c0      	adds	r0, r0, r3
 800a00a:	9b08      	ldr	r3, [sp, #32]
 800a00c:	6018      	str	r0, [r3, #0]
 800a00e:	4b09      	ldr	r3, [pc, #36]	@ (800a034 <__d2b+0xbc>)
 800a010:	18f3      	adds	r3, r6, r3
 800a012:	009b      	lsls	r3, r3, #2
 800a014:	18e3      	adds	r3, r4, r3
 800a016:	6958      	ldr	r0, [r3, #20]
 800a018:	f7ff fcb2 	bl	8009980 <__hi0bits>
 800a01c:	0176      	lsls	r6, r6, #5
 800a01e:	e7e3      	b.n	8009fe8 <__d2b+0x70>
 800a020:	0800b466 	.word	0x0800b466
 800a024:	0800b4d7 	.word	0x0800b4d7
 800a028:	0000030f 	.word	0x0000030f
 800a02c:	fffffbcd 	.word	0xfffffbcd
 800a030:	fffffbce 	.word	0xfffffbce
 800a034:	3fffffff 	.word	0x3fffffff

0800a038 <__ratio>:
 800a038:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a03a:	b087      	sub	sp, #28
 800a03c:	000f      	movs	r7, r1
 800a03e:	a904      	add	r1, sp, #16
 800a040:	0006      	movs	r6, r0
 800a042:	f7ff ff4d 	bl	8009ee0 <__b2d>
 800a046:	9000      	str	r0, [sp, #0]
 800a048:	9101      	str	r1, [sp, #4]
 800a04a:	9b00      	ldr	r3, [sp, #0]
 800a04c:	9c01      	ldr	r4, [sp, #4]
 800a04e:	0038      	movs	r0, r7
 800a050:	a905      	add	r1, sp, #20
 800a052:	9302      	str	r3, [sp, #8]
 800a054:	9403      	str	r4, [sp, #12]
 800a056:	f7ff ff43 	bl	8009ee0 <__b2d>
 800a05a:	000d      	movs	r5, r1
 800a05c:	0002      	movs	r2, r0
 800a05e:	000b      	movs	r3, r1
 800a060:	6930      	ldr	r0, [r6, #16]
 800a062:	6939      	ldr	r1, [r7, #16]
 800a064:	9e04      	ldr	r6, [sp, #16]
 800a066:	1a40      	subs	r0, r0, r1
 800a068:	9905      	ldr	r1, [sp, #20]
 800a06a:	0140      	lsls	r0, r0, #5
 800a06c:	1a71      	subs	r1, r6, r1
 800a06e:	1841      	adds	r1, r0, r1
 800a070:	0508      	lsls	r0, r1, #20
 800a072:	2900      	cmp	r1, #0
 800a074:	dd08      	ble.n	800a088 <__ratio+0x50>
 800a076:	9901      	ldr	r1, [sp, #4]
 800a078:	1841      	adds	r1, r0, r1
 800a07a:	9103      	str	r1, [sp, #12]
 800a07c:	9802      	ldr	r0, [sp, #8]
 800a07e:	9903      	ldr	r1, [sp, #12]
 800a080:	f7f6 fe50 	bl	8000d24 <__aeabi_ddiv>
 800a084:	b007      	add	sp, #28
 800a086:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a088:	1a2b      	subs	r3, r5, r0
 800a08a:	e7f7      	b.n	800a07c <__ratio+0x44>

0800a08c <__copybits>:
 800a08c:	b570      	push	{r4, r5, r6, lr}
 800a08e:	0014      	movs	r4, r2
 800a090:	0005      	movs	r5, r0
 800a092:	3901      	subs	r1, #1
 800a094:	6913      	ldr	r3, [r2, #16]
 800a096:	1149      	asrs	r1, r1, #5
 800a098:	3101      	adds	r1, #1
 800a09a:	0089      	lsls	r1, r1, #2
 800a09c:	3414      	adds	r4, #20
 800a09e:	009b      	lsls	r3, r3, #2
 800a0a0:	1841      	adds	r1, r0, r1
 800a0a2:	18e3      	adds	r3, r4, r3
 800a0a4:	42a3      	cmp	r3, r4
 800a0a6:	d80d      	bhi.n	800a0c4 <__copybits+0x38>
 800a0a8:	0014      	movs	r4, r2
 800a0aa:	3411      	adds	r4, #17
 800a0ac:	2500      	movs	r5, #0
 800a0ae:	42a3      	cmp	r3, r4
 800a0b0:	d303      	bcc.n	800a0ba <__copybits+0x2e>
 800a0b2:	1a9b      	subs	r3, r3, r2
 800a0b4:	3b11      	subs	r3, #17
 800a0b6:	089b      	lsrs	r3, r3, #2
 800a0b8:	009d      	lsls	r5, r3, #2
 800a0ba:	2300      	movs	r3, #0
 800a0bc:	1940      	adds	r0, r0, r5
 800a0be:	4281      	cmp	r1, r0
 800a0c0:	d803      	bhi.n	800a0ca <__copybits+0x3e>
 800a0c2:	bd70      	pop	{r4, r5, r6, pc}
 800a0c4:	cc40      	ldmia	r4!, {r6}
 800a0c6:	c540      	stmia	r5!, {r6}
 800a0c8:	e7ec      	b.n	800a0a4 <__copybits+0x18>
 800a0ca:	c008      	stmia	r0!, {r3}
 800a0cc:	e7f7      	b.n	800a0be <__copybits+0x32>

0800a0ce <__any_on>:
 800a0ce:	0002      	movs	r2, r0
 800a0d0:	6900      	ldr	r0, [r0, #16]
 800a0d2:	b510      	push	{r4, lr}
 800a0d4:	3214      	adds	r2, #20
 800a0d6:	114b      	asrs	r3, r1, #5
 800a0d8:	4298      	cmp	r0, r3
 800a0da:	db13      	blt.n	800a104 <__any_on+0x36>
 800a0dc:	dd0c      	ble.n	800a0f8 <__any_on+0x2a>
 800a0de:	241f      	movs	r4, #31
 800a0e0:	0008      	movs	r0, r1
 800a0e2:	4020      	ands	r0, r4
 800a0e4:	4221      	tst	r1, r4
 800a0e6:	d007      	beq.n	800a0f8 <__any_on+0x2a>
 800a0e8:	0099      	lsls	r1, r3, #2
 800a0ea:	588c      	ldr	r4, [r1, r2]
 800a0ec:	0021      	movs	r1, r4
 800a0ee:	40c1      	lsrs	r1, r0
 800a0f0:	4081      	lsls	r1, r0
 800a0f2:	2001      	movs	r0, #1
 800a0f4:	428c      	cmp	r4, r1
 800a0f6:	d104      	bne.n	800a102 <__any_on+0x34>
 800a0f8:	009b      	lsls	r3, r3, #2
 800a0fa:	18d3      	adds	r3, r2, r3
 800a0fc:	4293      	cmp	r3, r2
 800a0fe:	d803      	bhi.n	800a108 <__any_on+0x3a>
 800a100:	2000      	movs	r0, #0
 800a102:	bd10      	pop	{r4, pc}
 800a104:	0003      	movs	r3, r0
 800a106:	e7f7      	b.n	800a0f8 <__any_on+0x2a>
 800a108:	3b04      	subs	r3, #4
 800a10a:	6819      	ldr	r1, [r3, #0]
 800a10c:	2900      	cmp	r1, #0
 800a10e:	d0f5      	beq.n	800a0fc <__any_on+0x2e>
 800a110:	2001      	movs	r0, #1
 800a112:	e7f6      	b.n	800a102 <__any_on+0x34>

0800a114 <__ascii_wctomb>:
 800a114:	0003      	movs	r3, r0
 800a116:	1e08      	subs	r0, r1, #0
 800a118:	d005      	beq.n	800a126 <__ascii_wctomb+0x12>
 800a11a:	2aff      	cmp	r2, #255	@ 0xff
 800a11c:	d904      	bls.n	800a128 <__ascii_wctomb+0x14>
 800a11e:	228a      	movs	r2, #138	@ 0x8a
 800a120:	2001      	movs	r0, #1
 800a122:	601a      	str	r2, [r3, #0]
 800a124:	4240      	negs	r0, r0
 800a126:	4770      	bx	lr
 800a128:	2001      	movs	r0, #1
 800a12a:	700a      	strb	r2, [r1, #0]
 800a12c:	e7fb      	b.n	800a126 <__ascii_wctomb+0x12>
	...

0800a130 <__ssputs_r>:
 800a130:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a132:	688e      	ldr	r6, [r1, #8]
 800a134:	b085      	sub	sp, #20
 800a136:	001f      	movs	r7, r3
 800a138:	000c      	movs	r4, r1
 800a13a:	680b      	ldr	r3, [r1, #0]
 800a13c:	9002      	str	r0, [sp, #8]
 800a13e:	9203      	str	r2, [sp, #12]
 800a140:	42be      	cmp	r6, r7
 800a142:	d830      	bhi.n	800a1a6 <__ssputs_r+0x76>
 800a144:	210c      	movs	r1, #12
 800a146:	5e62      	ldrsh	r2, [r4, r1]
 800a148:	2190      	movs	r1, #144	@ 0x90
 800a14a:	00c9      	lsls	r1, r1, #3
 800a14c:	420a      	tst	r2, r1
 800a14e:	d028      	beq.n	800a1a2 <__ssputs_r+0x72>
 800a150:	2003      	movs	r0, #3
 800a152:	6921      	ldr	r1, [r4, #16]
 800a154:	1a5b      	subs	r3, r3, r1
 800a156:	9301      	str	r3, [sp, #4]
 800a158:	6963      	ldr	r3, [r4, #20]
 800a15a:	4343      	muls	r3, r0
 800a15c:	9801      	ldr	r0, [sp, #4]
 800a15e:	0fdd      	lsrs	r5, r3, #31
 800a160:	18ed      	adds	r5, r5, r3
 800a162:	1c7b      	adds	r3, r7, #1
 800a164:	181b      	adds	r3, r3, r0
 800a166:	106d      	asrs	r5, r5, #1
 800a168:	42ab      	cmp	r3, r5
 800a16a:	d900      	bls.n	800a16e <__ssputs_r+0x3e>
 800a16c:	001d      	movs	r5, r3
 800a16e:	0552      	lsls	r2, r2, #21
 800a170:	d528      	bpl.n	800a1c4 <__ssputs_r+0x94>
 800a172:	0029      	movs	r1, r5
 800a174:	9802      	ldr	r0, [sp, #8]
 800a176:	f7ff fa69 	bl	800964c <_malloc_r>
 800a17a:	1e06      	subs	r6, r0, #0
 800a17c:	d02c      	beq.n	800a1d8 <__ssputs_r+0xa8>
 800a17e:	9a01      	ldr	r2, [sp, #4]
 800a180:	6921      	ldr	r1, [r4, #16]
 800a182:	f7fe f80d 	bl	80081a0 <memcpy>
 800a186:	89a2      	ldrh	r2, [r4, #12]
 800a188:	4b18      	ldr	r3, [pc, #96]	@ (800a1ec <__ssputs_r+0xbc>)
 800a18a:	401a      	ands	r2, r3
 800a18c:	2380      	movs	r3, #128	@ 0x80
 800a18e:	4313      	orrs	r3, r2
 800a190:	81a3      	strh	r3, [r4, #12]
 800a192:	9b01      	ldr	r3, [sp, #4]
 800a194:	6126      	str	r6, [r4, #16]
 800a196:	18f6      	adds	r6, r6, r3
 800a198:	6026      	str	r6, [r4, #0]
 800a19a:	003e      	movs	r6, r7
 800a19c:	6165      	str	r5, [r4, #20]
 800a19e:	1aed      	subs	r5, r5, r3
 800a1a0:	60a5      	str	r5, [r4, #8]
 800a1a2:	42be      	cmp	r6, r7
 800a1a4:	d900      	bls.n	800a1a8 <__ssputs_r+0x78>
 800a1a6:	003e      	movs	r6, r7
 800a1a8:	0032      	movs	r2, r6
 800a1aa:	9903      	ldr	r1, [sp, #12]
 800a1ac:	6820      	ldr	r0, [r4, #0]
 800a1ae:	f000 fb7e 	bl	800a8ae <memmove>
 800a1b2:	2000      	movs	r0, #0
 800a1b4:	68a3      	ldr	r3, [r4, #8]
 800a1b6:	1b9b      	subs	r3, r3, r6
 800a1b8:	60a3      	str	r3, [r4, #8]
 800a1ba:	6823      	ldr	r3, [r4, #0]
 800a1bc:	199b      	adds	r3, r3, r6
 800a1be:	6023      	str	r3, [r4, #0]
 800a1c0:	b005      	add	sp, #20
 800a1c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a1c4:	002a      	movs	r2, r5
 800a1c6:	9802      	ldr	r0, [sp, #8]
 800a1c8:	f000 fc05 	bl	800a9d6 <_realloc_r>
 800a1cc:	1e06      	subs	r6, r0, #0
 800a1ce:	d1e0      	bne.n	800a192 <__ssputs_r+0x62>
 800a1d0:	6921      	ldr	r1, [r4, #16]
 800a1d2:	9802      	ldr	r0, [sp, #8]
 800a1d4:	f7fe fe6a 	bl	8008eac <_free_r>
 800a1d8:	230c      	movs	r3, #12
 800a1da:	2001      	movs	r0, #1
 800a1dc:	9a02      	ldr	r2, [sp, #8]
 800a1de:	4240      	negs	r0, r0
 800a1e0:	6013      	str	r3, [r2, #0]
 800a1e2:	89a2      	ldrh	r2, [r4, #12]
 800a1e4:	3334      	adds	r3, #52	@ 0x34
 800a1e6:	4313      	orrs	r3, r2
 800a1e8:	81a3      	strh	r3, [r4, #12]
 800a1ea:	e7e9      	b.n	800a1c0 <__ssputs_r+0x90>
 800a1ec:	fffffb7f 	.word	0xfffffb7f

0800a1f0 <_svfiprintf_r>:
 800a1f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a1f2:	b0a1      	sub	sp, #132	@ 0x84
 800a1f4:	9003      	str	r0, [sp, #12]
 800a1f6:	001d      	movs	r5, r3
 800a1f8:	898b      	ldrh	r3, [r1, #12]
 800a1fa:	000f      	movs	r7, r1
 800a1fc:	0016      	movs	r6, r2
 800a1fe:	061b      	lsls	r3, r3, #24
 800a200:	d511      	bpl.n	800a226 <_svfiprintf_r+0x36>
 800a202:	690b      	ldr	r3, [r1, #16]
 800a204:	2b00      	cmp	r3, #0
 800a206:	d10e      	bne.n	800a226 <_svfiprintf_r+0x36>
 800a208:	2140      	movs	r1, #64	@ 0x40
 800a20a:	f7ff fa1f 	bl	800964c <_malloc_r>
 800a20e:	6038      	str	r0, [r7, #0]
 800a210:	6138      	str	r0, [r7, #16]
 800a212:	2800      	cmp	r0, #0
 800a214:	d105      	bne.n	800a222 <_svfiprintf_r+0x32>
 800a216:	230c      	movs	r3, #12
 800a218:	9a03      	ldr	r2, [sp, #12]
 800a21a:	6013      	str	r3, [r2, #0]
 800a21c:	2001      	movs	r0, #1
 800a21e:	4240      	negs	r0, r0
 800a220:	e0cf      	b.n	800a3c2 <_svfiprintf_r+0x1d2>
 800a222:	2340      	movs	r3, #64	@ 0x40
 800a224:	617b      	str	r3, [r7, #20]
 800a226:	2300      	movs	r3, #0
 800a228:	ac08      	add	r4, sp, #32
 800a22a:	6163      	str	r3, [r4, #20]
 800a22c:	3320      	adds	r3, #32
 800a22e:	7663      	strb	r3, [r4, #25]
 800a230:	3310      	adds	r3, #16
 800a232:	76a3      	strb	r3, [r4, #26]
 800a234:	9507      	str	r5, [sp, #28]
 800a236:	0035      	movs	r5, r6
 800a238:	782b      	ldrb	r3, [r5, #0]
 800a23a:	2b00      	cmp	r3, #0
 800a23c:	d001      	beq.n	800a242 <_svfiprintf_r+0x52>
 800a23e:	2b25      	cmp	r3, #37	@ 0x25
 800a240:	d148      	bne.n	800a2d4 <_svfiprintf_r+0xe4>
 800a242:	1bab      	subs	r3, r5, r6
 800a244:	9305      	str	r3, [sp, #20]
 800a246:	42b5      	cmp	r5, r6
 800a248:	d00b      	beq.n	800a262 <_svfiprintf_r+0x72>
 800a24a:	0032      	movs	r2, r6
 800a24c:	0039      	movs	r1, r7
 800a24e:	9803      	ldr	r0, [sp, #12]
 800a250:	f7ff ff6e 	bl	800a130 <__ssputs_r>
 800a254:	3001      	adds	r0, #1
 800a256:	d100      	bne.n	800a25a <_svfiprintf_r+0x6a>
 800a258:	e0ae      	b.n	800a3b8 <_svfiprintf_r+0x1c8>
 800a25a:	6963      	ldr	r3, [r4, #20]
 800a25c:	9a05      	ldr	r2, [sp, #20]
 800a25e:	189b      	adds	r3, r3, r2
 800a260:	6163      	str	r3, [r4, #20]
 800a262:	782b      	ldrb	r3, [r5, #0]
 800a264:	2b00      	cmp	r3, #0
 800a266:	d100      	bne.n	800a26a <_svfiprintf_r+0x7a>
 800a268:	e0a6      	b.n	800a3b8 <_svfiprintf_r+0x1c8>
 800a26a:	2201      	movs	r2, #1
 800a26c:	2300      	movs	r3, #0
 800a26e:	4252      	negs	r2, r2
 800a270:	6062      	str	r2, [r4, #4]
 800a272:	a904      	add	r1, sp, #16
 800a274:	3254      	adds	r2, #84	@ 0x54
 800a276:	1852      	adds	r2, r2, r1
 800a278:	1c6e      	adds	r6, r5, #1
 800a27a:	6023      	str	r3, [r4, #0]
 800a27c:	60e3      	str	r3, [r4, #12]
 800a27e:	60a3      	str	r3, [r4, #8]
 800a280:	7013      	strb	r3, [r2, #0]
 800a282:	65a3      	str	r3, [r4, #88]	@ 0x58
 800a284:	4b54      	ldr	r3, [pc, #336]	@ (800a3d8 <_svfiprintf_r+0x1e8>)
 800a286:	2205      	movs	r2, #5
 800a288:	0018      	movs	r0, r3
 800a28a:	7831      	ldrb	r1, [r6, #0]
 800a28c:	9305      	str	r3, [sp, #20]
 800a28e:	f7fd ff7c 	bl	800818a <memchr>
 800a292:	1c75      	adds	r5, r6, #1
 800a294:	2800      	cmp	r0, #0
 800a296:	d11f      	bne.n	800a2d8 <_svfiprintf_r+0xe8>
 800a298:	6822      	ldr	r2, [r4, #0]
 800a29a:	06d3      	lsls	r3, r2, #27
 800a29c:	d504      	bpl.n	800a2a8 <_svfiprintf_r+0xb8>
 800a29e:	2353      	movs	r3, #83	@ 0x53
 800a2a0:	a904      	add	r1, sp, #16
 800a2a2:	185b      	adds	r3, r3, r1
 800a2a4:	2120      	movs	r1, #32
 800a2a6:	7019      	strb	r1, [r3, #0]
 800a2a8:	0713      	lsls	r3, r2, #28
 800a2aa:	d504      	bpl.n	800a2b6 <_svfiprintf_r+0xc6>
 800a2ac:	2353      	movs	r3, #83	@ 0x53
 800a2ae:	a904      	add	r1, sp, #16
 800a2b0:	185b      	adds	r3, r3, r1
 800a2b2:	212b      	movs	r1, #43	@ 0x2b
 800a2b4:	7019      	strb	r1, [r3, #0]
 800a2b6:	7833      	ldrb	r3, [r6, #0]
 800a2b8:	2b2a      	cmp	r3, #42	@ 0x2a
 800a2ba:	d016      	beq.n	800a2ea <_svfiprintf_r+0xfa>
 800a2bc:	0035      	movs	r5, r6
 800a2be:	2100      	movs	r1, #0
 800a2c0:	200a      	movs	r0, #10
 800a2c2:	68e3      	ldr	r3, [r4, #12]
 800a2c4:	782a      	ldrb	r2, [r5, #0]
 800a2c6:	1c6e      	adds	r6, r5, #1
 800a2c8:	3a30      	subs	r2, #48	@ 0x30
 800a2ca:	2a09      	cmp	r2, #9
 800a2cc:	d950      	bls.n	800a370 <_svfiprintf_r+0x180>
 800a2ce:	2900      	cmp	r1, #0
 800a2d0:	d111      	bne.n	800a2f6 <_svfiprintf_r+0x106>
 800a2d2:	e017      	b.n	800a304 <_svfiprintf_r+0x114>
 800a2d4:	3501      	adds	r5, #1
 800a2d6:	e7af      	b.n	800a238 <_svfiprintf_r+0x48>
 800a2d8:	9b05      	ldr	r3, [sp, #20]
 800a2da:	6822      	ldr	r2, [r4, #0]
 800a2dc:	1ac0      	subs	r0, r0, r3
 800a2de:	2301      	movs	r3, #1
 800a2e0:	4083      	lsls	r3, r0
 800a2e2:	4313      	orrs	r3, r2
 800a2e4:	002e      	movs	r6, r5
 800a2e6:	6023      	str	r3, [r4, #0]
 800a2e8:	e7cc      	b.n	800a284 <_svfiprintf_r+0x94>
 800a2ea:	9b07      	ldr	r3, [sp, #28]
 800a2ec:	1d19      	adds	r1, r3, #4
 800a2ee:	681b      	ldr	r3, [r3, #0]
 800a2f0:	9107      	str	r1, [sp, #28]
 800a2f2:	2b00      	cmp	r3, #0
 800a2f4:	db01      	blt.n	800a2fa <_svfiprintf_r+0x10a>
 800a2f6:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a2f8:	e004      	b.n	800a304 <_svfiprintf_r+0x114>
 800a2fa:	425b      	negs	r3, r3
 800a2fc:	60e3      	str	r3, [r4, #12]
 800a2fe:	2302      	movs	r3, #2
 800a300:	4313      	orrs	r3, r2
 800a302:	6023      	str	r3, [r4, #0]
 800a304:	782b      	ldrb	r3, [r5, #0]
 800a306:	2b2e      	cmp	r3, #46	@ 0x2e
 800a308:	d10c      	bne.n	800a324 <_svfiprintf_r+0x134>
 800a30a:	786b      	ldrb	r3, [r5, #1]
 800a30c:	2b2a      	cmp	r3, #42	@ 0x2a
 800a30e:	d134      	bne.n	800a37a <_svfiprintf_r+0x18a>
 800a310:	9b07      	ldr	r3, [sp, #28]
 800a312:	3502      	adds	r5, #2
 800a314:	1d1a      	adds	r2, r3, #4
 800a316:	681b      	ldr	r3, [r3, #0]
 800a318:	9207      	str	r2, [sp, #28]
 800a31a:	2b00      	cmp	r3, #0
 800a31c:	da01      	bge.n	800a322 <_svfiprintf_r+0x132>
 800a31e:	2301      	movs	r3, #1
 800a320:	425b      	negs	r3, r3
 800a322:	9309      	str	r3, [sp, #36]	@ 0x24
 800a324:	4e2d      	ldr	r6, [pc, #180]	@ (800a3dc <_svfiprintf_r+0x1ec>)
 800a326:	2203      	movs	r2, #3
 800a328:	0030      	movs	r0, r6
 800a32a:	7829      	ldrb	r1, [r5, #0]
 800a32c:	f7fd ff2d 	bl	800818a <memchr>
 800a330:	2800      	cmp	r0, #0
 800a332:	d006      	beq.n	800a342 <_svfiprintf_r+0x152>
 800a334:	2340      	movs	r3, #64	@ 0x40
 800a336:	1b80      	subs	r0, r0, r6
 800a338:	4083      	lsls	r3, r0
 800a33a:	6822      	ldr	r2, [r4, #0]
 800a33c:	3501      	adds	r5, #1
 800a33e:	4313      	orrs	r3, r2
 800a340:	6023      	str	r3, [r4, #0]
 800a342:	7829      	ldrb	r1, [r5, #0]
 800a344:	2206      	movs	r2, #6
 800a346:	4826      	ldr	r0, [pc, #152]	@ (800a3e0 <_svfiprintf_r+0x1f0>)
 800a348:	1c6e      	adds	r6, r5, #1
 800a34a:	7621      	strb	r1, [r4, #24]
 800a34c:	f7fd ff1d 	bl	800818a <memchr>
 800a350:	2800      	cmp	r0, #0
 800a352:	d038      	beq.n	800a3c6 <_svfiprintf_r+0x1d6>
 800a354:	4b23      	ldr	r3, [pc, #140]	@ (800a3e4 <_svfiprintf_r+0x1f4>)
 800a356:	2b00      	cmp	r3, #0
 800a358:	d122      	bne.n	800a3a0 <_svfiprintf_r+0x1b0>
 800a35a:	2207      	movs	r2, #7
 800a35c:	9b07      	ldr	r3, [sp, #28]
 800a35e:	3307      	adds	r3, #7
 800a360:	4393      	bics	r3, r2
 800a362:	3308      	adds	r3, #8
 800a364:	9307      	str	r3, [sp, #28]
 800a366:	6963      	ldr	r3, [r4, #20]
 800a368:	9a04      	ldr	r2, [sp, #16]
 800a36a:	189b      	adds	r3, r3, r2
 800a36c:	6163      	str	r3, [r4, #20]
 800a36e:	e762      	b.n	800a236 <_svfiprintf_r+0x46>
 800a370:	4343      	muls	r3, r0
 800a372:	0035      	movs	r5, r6
 800a374:	2101      	movs	r1, #1
 800a376:	189b      	adds	r3, r3, r2
 800a378:	e7a4      	b.n	800a2c4 <_svfiprintf_r+0xd4>
 800a37a:	2300      	movs	r3, #0
 800a37c:	200a      	movs	r0, #10
 800a37e:	0019      	movs	r1, r3
 800a380:	3501      	adds	r5, #1
 800a382:	6063      	str	r3, [r4, #4]
 800a384:	782a      	ldrb	r2, [r5, #0]
 800a386:	1c6e      	adds	r6, r5, #1
 800a388:	3a30      	subs	r2, #48	@ 0x30
 800a38a:	2a09      	cmp	r2, #9
 800a38c:	d903      	bls.n	800a396 <_svfiprintf_r+0x1a6>
 800a38e:	2b00      	cmp	r3, #0
 800a390:	d0c8      	beq.n	800a324 <_svfiprintf_r+0x134>
 800a392:	9109      	str	r1, [sp, #36]	@ 0x24
 800a394:	e7c6      	b.n	800a324 <_svfiprintf_r+0x134>
 800a396:	4341      	muls	r1, r0
 800a398:	0035      	movs	r5, r6
 800a39a:	2301      	movs	r3, #1
 800a39c:	1889      	adds	r1, r1, r2
 800a39e:	e7f1      	b.n	800a384 <_svfiprintf_r+0x194>
 800a3a0:	aa07      	add	r2, sp, #28
 800a3a2:	9200      	str	r2, [sp, #0]
 800a3a4:	0021      	movs	r1, r4
 800a3a6:	003a      	movs	r2, r7
 800a3a8:	4b0f      	ldr	r3, [pc, #60]	@ (800a3e8 <_svfiprintf_r+0x1f8>)
 800a3aa:	9803      	ldr	r0, [sp, #12]
 800a3ac:	f7fc ffd4 	bl	8007358 <_printf_float>
 800a3b0:	9004      	str	r0, [sp, #16]
 800a3b2:	9b04      	ldr	r3, [sp, #16]
 800a3b4:	3301      	adds	r3, #1
 800a3b6:	d1d6      	bne.n	800a366 <_svfiprintf_r+0x176>
 800a3b8:	89bb      	ldrh	r3, [r7, #12]
 800a3ba:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800a3bc:	065b      	lsls	r3, r3, #25
 800a3be:	d500      	bpl.n	800a3c2 <_svfiprintf_r+0x1d2>
 800a3c0:	e72c      	b.n	800a21c <_svfiprintf_r+0x2c>
 800a3c2:	b021      	add	sp, #132	@ 0x84
 800a3c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a3c6:	aa07      	add	r2, sp, #28
 800a3c8:	9200      	str	r2, [sp, #0]
 800a3ca:	0021      	movs	r1, r4
 800a3cc:	003a      	movs	r2, r7
 800a3ce:	4b06      	ldr	r3, [pc, #24]	@ (800a3e8 <_svfiprintf_r+0x1f8>)
 800a3d0:	9803      	ldr	r0, [sp, #12]
 800a3d2:	f7fd fa6f 	bl	80078b4 <_printf_i>
 800a3d6:	e7eb      	b.n	800a3b0 <_svfiprintf_r+0x1c0>
 800a3d8:	0800b530 	.word	0x0800b530
 800a3dc:	0800b536 	.word	0x0800b536
 800a3e0:	0800b53a 	.word	0x0800b53a
 800a3e4:	08007359 	.word	0x08007359
 800a3e8:	0800a131 	.word	0x0800a131

0800a3ec <__sfputc_r>:
 800a3ec:	6893      	ldr	r3, [r2, #8]
 800a3ee:	b510      	push	{r4, lr}
 800a3f0:	3b01      	subs	r3, #1
 800a3f2:	6093      	str	r3, [r2, #8]
 800a3f4:	2b00      	cmp	r3, #0
 800a3f6:	da04      	bge.n	800a402 <__sfputc_r+0x16>
 800a3f8:	6994      	ldr	r4, [r2, #24]
 800a3fa:	42a3      	cmp	r3, r4
 800a3fc:	db07      	blt.n	800a40e <__sfputc_r+0x22>
 800a3fe:	290a      	cmp	r1, #10
 800a400:	d005      	beq.n	800a40e <__sfputc_r+0x22>
 800a402:	6813      	ldr	r3, [r2, #0]
 800a404:	1c58      	adds	r0, r3, #1
 800a406:	6010      	str	r0, [r2, #0]
 800a408:	7019      	strb	r1, [r3, #0]
 800a40a:	0008      	movs	r0, r1
 800a40c:	bd10      	pop	{r4, pc}
 800a40e:	f7fd fd13 	bl	8007e38 <__swbuf_r>
 800a412:	0001      	movs	r1, r0
 800a414:	e7f9      	b.n	800a40a <__sfputc_r+0x1e>

0800a416 <__sfputs_r>:
 800a416:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a418:	0006      	movs	r6, r0
 800a41a:	000f      	movs	r7, r1
 800a41c:	0014      	movs	r4, r2
 800a41e:	18d5      	adds	r5, r2, r3
 800a420:	42ac      	cmp	r4, r5
 800a422:	d101      	bne.n	800a428 <__sfputs_r+0x12>
 800a424:	2000      	movs	r0, #0
 800a426:	e007      	b.n	800a438 <__sfputs_r+0x22>
 800a428:	7821      	ldrb	r1, [r4, #0]
 800a42a:	003a      	movs	r2, r7
 800a42c:	0030      	movs	r0, r6
 800a42e:	f7ff ffdd 	bl	800a3ec <__sfputc_r>
 800a432:	3401      	adds	r4, #1
 800a434:	1c43      	adds	r3, r0, #1
 800a436:	d1f3      	bne.n	800a420 <__sfputs_r+0xa>
 800a438:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a43c <_vfiprintf_r>:
 800a43c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a43e:	b0a1      	sub	sp, #132	@ 0x84
 800a440:	000f      	movs	r7, r1
 800a442:	0015      	movs	r5, r2
 800a444:	001e      	movs	r6, r3
 800a446:	9003      	str	r0, [sp, #12]
 800a448:	2800      	cmp	r0, #0
 800a44a:	d004      	beq.n	800a456 <_vfiprintf_r+0x1a>
 800a44c:	6a03      	ldr	r3, [r0, #32]
 800a44e:	2b00      	cmp	r3, #0
 800a450:	d101      	bne.n	800a456 <_vfiprintf_r+0x1a>
 800a452:	f7fd fbcb 	bl	8007bec <__sinit>
 800a456:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a458:	07db      	lsls	r3, r3, #31
 800a45a:	d405      	bmi.n	800a468 <_vfiprintf_r+0x2c>
 800a45c:	89bb      	ldrh	r3, [r7, #12]
 800a45e:	059b      	lsls	r3, r3, #22
 800a460:	d402      	bmi.n	800a468 <_vfiprintf_r+0x2c>
 800a462:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800a464:	f7fd fe87 	bl	8008176 <__retarget_lock_acquire_recursive>
 800a468:	89bb      	ldrh	r3, [r7, #12]
 800a46a:	071b      	lsls	r3, r3, #28
 800a46c:	d502      	bpl.n	800a474 <_vfiprintf_r+0x38>
 800a46e:	693b      	ldr	r3, [r7, #16]
 800a470:	2b00      	cmp	r3, #0
 800a472:	d113      	bne.n	800a49c <_vfiprintf_r+0x60>
 800a474:	0039      	movs	r1, r7
 800a476:	9803      	ldr	r0, [sp, #12]
 800a478:	f7fd fd20 	bl	8007ebc <__swsetup_r>
 800a47c:	2800      	cmp	r0, #0
 800a47e:	d00d      	beq.n	800a49c <_vfiprintf_r+0x60>
 800a480:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a482:	07db      	lsls	r3, r3, #31
 800a484:	d503      	bpl.n	800a48e <_vfiprintf_r+0x52>
 800a486:	2001      	movs	r0, #1
 800a488:	4240      	negs	r0, r0
 800a48a:	b021      	add	sp, #132	@ 0x84
 800a48c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a48e:	89bb      	ldrh	r3, [r7, #12]
 800a490:	059b      	lsls	r3, r3, #22
 800a492:	d4f8      	bmi.n	800a486 <_vfiprintf_r+0x4a>
 800a494:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800a496:	f7fd fe6f 	bl	8008178 <__retarget_lock_release_recursive>
 800a49a:	e7f4      	b.n	800a486 <_vfiprintf_r+0x4a>
 800a49c:	2300      	movs	r3, #0
 800a49e:	ac08      	add	r4, sp, #32
 800a4a0:	6163      	str	r3, [r4, #20]
 800a4a2:	3320      	adds	r3, #32
 800a4a4:	7663      	strb	r3, [r4, #25]
 800a4a6:	3310      	adds	r3, #16
 800a4a8:	76a3      	strb	r3, [r4, #26]
 800a4aa:	9607      	str	r6, [sp, #28]
 800a4ac:	002e      	movs	r6, r5
 800a4ae:	7833      	ldrb	r3, [r6, #0]
 800a4b0:	2b00      	cmp	r3, #0
 800a4b2:	d001      	beq.n	800a4b8 <_vfiprintf_r+0x7c>
 800a4b4:	2b25      	cmp	r3, #37	@ 0x25
 800a4b6:	d148      	bne.n	800a54a <_vfiprintf_r+0x10e>
 800a4b8:	1b73      	subs	r3, r6, r5
 800a4ba:	9305      	str	r3, [sp, #20]
 800a4bc:	42ae      	cmp	r6, r5
 800a4be:	d00b      	beq.n	800a4d8 <_vfiprintf_r+0x9c>
 800a4c0:	002a      	movs	r2, r5
 800a4c2:	0039      	movs	r1, r7
 800a4c4:	9803      	ldr	r0, [sp, #12]
 800a4c6:	f7ff ffa6 	bl	800a416 <__sfputs_r>
 800a4ca:	3001      	adds	r0, #1
 800a4cc:	d100      	bne.n	800a4d0 <_vfiprintf_r+0x94>
 800a4ce:	e0ae      	b.n	800a62e <_vfiprintf_r+0x1f2>
 800a4d0:	6963      	ldr	r3, [r4, #20]
 800a4d2:	9a05      	ldr	r2, [sp, #20]
 800a4d4:	189b      	adds	r3, r3, r2
 800a4d6:	6163      	str	r3, [r4, #20]
 800a4d8:	7833      	ldrb	r3, [r6, #0]
 800a4da:	2b00      	cmp	r3, #0
 800a4dc:	d100      	bne.n	800a4e0 <_vfiprintf_r+0xa4>
 800a4de:	e0a6      	b.n	800a62e <_vfiprintf_r+0x1f2>
 800a4e0:	2201      	movs	r2, #1
 800a4e2:	2300      	movs	r3, #0
 800a4e4:	4252      	negs	r2, r2
 800a4e6:	6062      	str	r2, [r4, #4]
 800a4e8:	a904      	add	r1, sp, #16
 800a4ea:	3254      	adds	r2, #84	@ 0x54
 800a4ec:	1852      	adds	r2, r2, r1
 800a4ee:	1c75      	adds	r5, r6, #1
 800a4f0:	6023      	str	r3, [r4, #0]
 800a4f2:	60e3      	str	r3, [r4, #12]
 800a4f4:	60a3      	str	r3, [r4, #8]
 800a4f6:	7013      	strb	r3, [r2, #0]
 800a4f8:	65a3      	str	r3, [r4, #88]	@ 0x58
 800a4fa:	4b59      	ldr	r3, [pc, #356]	@ (800a660 <_vfiprintf_r+0x224>)
 800a4fc:	2205      	movs	r2, #5
 800a4fe:	0018      	movs	r0, r3
 800a500:	7829      	ldrb	r1, [r5, #0]
 800a502:	9305      	str	r3, [sp, #20]
 800a504:	f7fd fe41 	bl	800818a <memchr>
 800a508:	1c6e      	adds	r6, r5, #1
 800a50a:	2800      	cmp	r0, #0
 800a50c:	d11f      	bne.n	800a54e <_vfiprintf_r+0x112>
 800a50e:	6822      	ldr	r2, [r4, #0]
 800a510:	06d3      	lsls	r3, r2, #27
 800a512:	d504      	bpl.n	800a51e <_vfiprintf_r+0xe2>
 800a514:	2353      	movs	r3, #83	@ 0x53
 800a516:	a904      	add	r1, sp, #16
 800a518:	185b      	adds	r3, r3, r1
 800a51a:	2120      	movs	r1, #32
 800a51c:	7019      	strb	r1, [r3, #0]
 800a51e:	0713      	lsls	r3, r2, #28
 800a520:	d504      	bpl.n	800a52c <_vfiprintf_r+0xf0>
 800a522:	2353      	movs	r3, #83	@ 0x53
 800a524:	a904      	add	r1, sp, #16
 800a526:	185b      	adds	r3, r3, r1
 800a528:	212b      	movs	r1, #43	@ 0x2b
 800a52a:	7019      	strb	r1, [r3, #0]
 800a52c:	782b      	ldrb	r3, [r5, #0]
 800a52e:	2b2a      	cmp	r3, #42	@ 0x2a
 800a530:	d016      	beq.n	800a560 <_vfiprintf_r+0x124>
 800a532:	002e      	movs	r6, r5
 800a534:	2100      	movs	r1, #0
 800a536:	200a      	movs	r0, #10
 800a538:	68e3      	ldr	r3, [r4, #12]
 800a53a:	7832      	ldrb	r2, [r6, #0]
 800a53c:	1c75      	adds	r5, r6, #1
 800a53e:	3a30      	subs	r2, #48	@ 0x30
 800a540:	2a09      	cmp	r2, #9
 800a542:	d950      	bls.n	800a5e6 <_vfiprintf_r+0x1aa>
 800a544:	2900      	cmp	r1, #0
 800a546:	d111      	bne.n	800a56c <_vfiprintf_r+0x130>
 800a548:	e017      	b.n	800a57a <_vfiprintf_r+0x13e>
 800a54a:	3601      	adds	r6, #1
 800a54c:	e7af      	b.n	800a4ae <_vfiprintf_r+0x72>
 800a54e:	9b05      	ldr	r3, [sp, #20]
 800a550:	6822      	ldr	r2, [r4, #0]
 800a552:	1ac0      	subs	r0, r0, r3
 800a554:	2301      	movs	r3, #1
 800a556:	4083      	lsls	r3, r0
 800a558:	4313      	orrs	r3, r2
 800a55a:	0035      	movs	r5, r6
 800a55c:	6023      	str	r3, [r4, #0]
 800a55e:	e7cc      	b.n	800a4fa <_vfiprintf_r+0xbe>
 800a560:	9b07      	ldr	r3, [sp, #28]
 800a562:	1d19      	adds	r1, r3, #4
 800a564:	681b      	ldr	r3, [r3, #0]
 800a566:	9107      	str	r1, [sp, #28]
 800a568:	2b00      	cmp	r3, #0
 800a56a:	db01      	blt.n	800a570 <_vfiprintf_r+0x134>
 800a56c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a56e:	e004      	b.n	800a57a <_vfiprintf_r+0x13e>
 800a570:	425b      	negs	r3, r3
 800a572:	60e3      	str	r3, [r4, #12]
 800a574:	2302      	movs	r3, #2
 800a576:	4313      	orrs	r3, r2
 800a578:	6023      	str	r3, [r4, #0]
 800a57a:	7833      	ldrb	r3, [r6, #0]
 800a57c:	2b2e      	cmp	r3, #46	@ 0x2e
 800a57e:	d10c      	bne.n	800a59a <_vfiprintf_r+0x15e>
 800a580:	7873      	ldrb	r3, [r6, #1]
 800a582:	2b2a      	cmp	r3, #42	@ 0x2a
 800a584:	d134      	bne.n	800a5f0 <_vfiprintf_r+0x1b4>
 800a586:	9b07      	ldr	r3, [sp, #28]
 800a588:	3602      	adds	r6, #2
 800a58a:	1d1a      	adds	r2, r3, #4
 800a58c:	681b      	ldr	r3, [r3, #0]
 800a58e:	9207      	str	r2, [sp, #28]
 800a590:	2b00      	cmp	r3, #0
 800a592:	da01      	bge.n	800a598 <_vfiprintf_r+0x15c>
 800a594:	2301      	movs	r3, #1
 800a596:	425b      	negs	r3, r3
 800a598:	9309      	str	r3, [sp, #36]	@ 0x24
 800a59a:	4d32      	ldr	r5, [pc, #200]	@ (800a664 <_vfiprintf_r+0x228>)
 800a59c:	2203      	movs	r2, #3
 800a59e:	0028      	movs	r0, r5
 800a5a0:	7831      	ldrb	r1, [r6, #0]
 800a5a2:	f7fd fdf2 	bl	800818a <memchr>
 800a5a6:	2800      	cmp	r0, #0
 800a5a8:	d006      	beq.n	800a5b8 <_vfiprintf_r+0x17c>
 800a5aa:	2340      	movs	r3, #64	@ 0x40
 800a5ac:	1b40      	subs	r0, r0, r5
 800a5ae:	4083      	lsls	r3, r0
 800a5b0:	6822      	ldr	r2, [r4, #0]
 800a5b2:	3601      	adds	r6, #1
 800a5b4:	4313      	orrs	r3, r2
 800a5b6:	6023      	str	r3, [r4, #0]
 800a5b8:	7831      	ldrb	r1, [r6, #0]
 800a5ba:	2206      	movs	r2, #6
 800a5bc:	482a      	ldr	r0, [pc, #168]	@ (800a668 <_vfiprintf_r+0x22c>)
 800a5be:	1c75      	adds	r5, r6, #1
 800a5c0:	7621      	strb	r1, [r4, #24]
 800a5c2:	f7fd fde2 	bl	800818a <memchr>
 800a5c6:	2800      	cmp	r0, #0
 800a5c8:	d040      	beq.n	800a64c <_vfiprintf_r+0x210>
 800a5ca:	4b28      	ldr	r3, [pc, #160]	@ (800a66c <_vfiprintf_r+0x230>)
 800a5cc:	2b00      	cmp	r3, #0
 800a5ce:	d122      	bne.n	800a616 <_vfiprintf_r+0x1da>
 800a5d0:	2207      	movs	r2, #7
 800a5d2:	9b07      	ldr	r3, [sp, #28]
 800a5d4:	3307      	adds	r3, #7
 800a5d6:	4393      	bics	r3, r2
 800a5d8:	3308      	adds	r3, #8
 800a5da:	9307      	str	r3, [sp, #28]
 800a5dc:	6963      	ldr	r3, [r4, #20]
 800a5de:	9a04      	ldr	r2, [sp, #16]
 800a5e0:	189b      	adds	r3, r3, r2
 800a5e2:	6163      	str	r3, [r4, #20]
 800a5e4:	e762      	b.n	800a4ac <_vfiprintf_r+0x70>
 800a5e6:	4343      	muls	r3, r0
 800a5e8:	002e      	movs	r6, r5
 800a5ea:	2101      	movs	r1, #1
 800a5ec:	189b      	adds	r3, r3, r2
 800a5ee:	e7a4      	b.n	800a53a <_vfiprintf_r+0xfe>
 800a5f0:	2300      	movs	r3, #0
 800a5f2:	200a      	movs	r0, #10
 800a5f4:	0019      	movs	r1, r3
 800a5f6:	3601      	adds	r6, #1
 800a5f8:	6063      	str	r3, [r4, #4]
 800a5fa:	7832      	ldrb	r2, [r6, #0]
 800a5fc:	1c75      	adds	r5, r6, #1
 800a5fe:	3a30      	subs	r2, #48	@ 0x30
 800a600:	2a09      	cmp	r2, #9
 800a602:	d903      	bls.n	800a60c <_vfiprintf_r+0x1d0>
 800a604:	2b00      	cmp	r3, #0
 800a606:	d0c8      	beq.n	800a59a <_vfiprintf_r+0x15e>
 800a608:	9109      	str	r1, [sp, #36]	@ 0x24
 800a60a:	e7c6      	b.n	800a59a <_vfiprintf_r+0x15e>
 800a60c:	4341      	muls	r1, r0
 800a60e:	002e      	movs	r6, r5
 800a610:	2301      	movs	r3, #1
 800a612:	1889      	adds	r1, r1, r2
 800a614:	e7f1      	b.n	800a5fa <_vfiprintf_r+0x1be>
 800a616:	aa07      	add	r2, sp, #28
 800a618:	9200      	str	r2, [sp, #0]
 800a61a:	0021      	movs	r1, r4
 800a61c:	003a      	movs	r2, r7
 800a61e:	4b14      	ldr	r3, [pc, #80]	@ (800a670 <_vfiprintf_r+0x234>)
 800a620:	9803      	ldr	r0, [sp, #12]
 800a622:	f7fc fe99 	bl	8007358 <_printf_float>
 800a626:	9004      	str	r0, [sp, #16]
 800a628:	9b04      	ldr	r3, [sp, #16]
 800a62a:	3301      	adds	r3, #1
 800a62c:	d1d6      	bne.n	800a5dc <_vfiprintf_r+0x1a0>
 800a62e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a630:	07db      	lsls	r3, r3, #31
 800a632:	d405      	bmi.n	800a640 <_vfiprintf_r+0x204>
 800a634:	89bb      	ldrh	r3, [r7, #12]
 800a636:	059b      	lsls	r3, r3, #22
 800a638:	d402      	bmi.n	800a640 <_vfiprintf_r+0x204>
 800a63a:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800a63c:	f7fd fd9c 	bl	8008178 <__retarget_lock_release_recursive>
 800a640:	89bb      	ldrh	r3, [r7, #12]
 800a642:	065b      	lsls	r3, r3, #25
 800a644:	d500      	bpl.n	800a648 <_vfiprintf_r+0x20c>
 800a646:	e71e      	b.n	800a486 <_vfiprintf_r+0x4a>
 800a648:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800a64a:	e71e      	b.n	800a48a <_vfiprintf_r+0x4e>
 800a64c:	aa07      	add	r2, sp, #28
 800a64e:	9200      	str	r2, [sp, #0]
 800a650:	0021      	movs	r1, r4
 800a652:	003a      	movs	r2, r7
 800a654:	4b06      	ldr	r3, [pc, #24]	@ (800a670 <_vfiprintf_r+0x234>)
 800a656:	9803      	ldr	r0, [sp, #12]
 800a658:	f7fd f92c 	bl	80078b4 <_printf_i>
 800a65c:	e7e3      	b.n	800a626 <_vfiprintf_r+0x1ea>
 800a65e:	46c0      	nop			@ (mov r8, r8)
 800a660:	0800b530 	.word	0x0800b530
 800a664:	0800b536 	.word	0x0800b536
 800a668:	0800b53a 	.word	0x0800b53a
 800a66c:	08007359 	.word	0x08007359
 800a670:	0800a417 	.word	0x0800a417

0800a674 <__sflush_r>:
 800a674:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a676:	220c      	movs	r2, #12
 800a678:	5e8b      	ldrsh	r3, [r1, r2]
 800a67a:	0005      	movs	r5, r0
 800a67c:	000c      	movs	r4, r1
 800a67e:	071a      	lsls	r2, r3, #28
 800a680:	d456      	bmi.n	800a730 <__sflush_r+0xbc>
 800a682:	684a      	ldr	r2, [r1, #4]
 800a684:	2a00      	cmp	r2, #0
 800a686:	dc02      	bgt.n	800a68e <__sflush_r+0x1a>
 800a688:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 800a68a:	2a00      	cmp	r2, #0
 800a68c:	dd4e      	ble.n	800a72c <__sflush_r+0xb8>
 800a68e:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800a690:	2f00      	cmp	r7, #0
 800a692:	d04b      	beq.n	800a72c <__sflush_r+0xb8>
 800a694:	2200      	movs	r2, #0
 800a696:	2080      	movs	r0, #128	@ 0x80
 800a698:	682e      	ldr	r6, [r5, #0]
 800a69a:	602a      	str	r2, [r5, #0]
 800a69c:	001a      	movs	r2, r3
 800a69e:	0140      	lsls	r0, r0, #5
 800a6a0:	6a21      	ldr	r1, [r4, #32]
 800a6a2:	4002      	ands	r2, r0
 800a6a4:	4203      	tst	r3, r0
 800a6a6:	d033      	beq.n	800a710 <__sflush_r+0x9c>
 800a6a8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a6aa:	89a3      	ldrh	r3, [r4, #12]
 800a6ac:	075b      	lsls	r3, r3, #29
 800a6ae:	d506      	bpl.n	800a6be <__sflush_r+0x4a>
 800a6b0:	6863      	ldr	r3, [r4, #4]
 800a6b2:	1ad2      	subs	r2, r2, r3
 800a6b4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a6b6:	2b00      	cmp	r3, #0
 800a6b8:	d001      	beq.n	800a6be <__sflush_r+0x4a>
 800a6ba:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a6bc:	1ad2      	subs	r2, r2, r3
 800a6be:	2300      	movs	r3, #0
 800a6c0:	0028      	movs	r0, r5
 800a6c2:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800a6c4:	6a21      	ldr	r1, [r4, #32]
 800a6c6:	47b8      	blx	r7
 800a6c8:	89a2      	ldrh	r2, [r4, #12]
 800a6ca:	1c43      	adds	r3, r0, #1
 800a6cc:	d106      	bne.n	800a6dc <__sflush_r+0x68>
 800a6ce:	6829      	ldr	r1, [r5, #0]
 800a6d0:	291d      	cmp	r1, #29
 800a6d2:	d846      	bhi.n	800a762 <__sflush_r+0xee>
 800a6d4:	4b29      	ldr	r3, [pc, #164]	@ (800a77c <__sflush_r+0x108>)
 800a6d6:	40cb      	lsrs	r3, r1
 800a6d8:	07db      	lsls	r3, r3, #31
 800a6da:	d542      	bpl.n	800a762 <__sflush_r+0xee>
 800a6dc:	2300      	movs	r3, #0
 800a6de:	6063      	str	r3, [r4, #4]
 800a6e0:	6923      	ldr	r3, [r4, #16]
 800a6e2:	6023      	str	r3, [r4, #0]
 800a6e4:	04d2      	lsls	r2, r2, #19
 800a6e6:	d505      	bpl.n	800a6f4 <__sflush_r+0x80>
 800a6e8:	1c43      	adds	r3, r0, #1
 800a6ea:	d102      	bne.n	800a6f2 <__sflush_r+0x7e>
 800a6ec:	682b      	ldr	r3, [r5, #0]
 800a6ee:	2b00      	cmp	r3, #0
 800a6f0:	d100      	bne.n	800a6f4 <__sflush_r+0x80>
 800a6f2:	6560      	str	r0, [r4, #84]	@ 0x54
 800a6f4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a6f6:	602e      	str	r6, [r5, #0]
 800a6f8:	2900      	cmp	r1, #0
 800a6fa:	d017      	beq.n	800a72c <__sflush_r+0xb8>
 800a6fc:	0023      	movs	r3, r4
 800a6fe:	3344      	adds	r3, #68	@ 0x44
 800a700:	4299      	cmp	r1, r3
 800a702:	d002      	beq.n	800a70a <__sflush_r+0x96>
 800a704:	0028      	movs	r0, r5
 800a706:	f7fe fbd1 	bl	8008eac <_free_r>
 800a70a:	2300      	movs	r3, #0
 800a70c:	6363      	str	r3, [r4, #52]	@ 0x34
 800a70e:	e00d      	b.n	800a72c <__sflush_r+0xb8>
 800a710:	2301      	movs	r3, #1
 800a712:	0028      	movs	r0, r5
 800a714:	47b8      	blx	r7
 800a716:	0002      	movs	r2, r0
 800a718:	1c43      	adds	r3, r0, #1
 800a71a:	d1c6      	bne.n	800a6aa <__sflush_r+0x36>
 800a71c:	682b      	ldr	r3, [r5, #0]
 800a71e:	2b00      	cmp	r3, #0
 800a720:	d0c3      	beq.n	800a6aa <__sflush_r+0x36>
 800a722:	2b1d      	cmp	r3, #29
 800a724:	d001      	beq.n	800a72a <__sflush_r+0xb6>
 800a726:	2b16      	cmp	r3, #22
 800a728:	d11a      	bne.n	800a760 <__sflush_r+0xec>
 800a72a:	602e      	str	r6, [r5, #0]
 800a72c:	2000      	movs	r0, #0
 800a72e:	e01e      	b.n	800a76e <__sflush_r+0xfa>
 800a730:	690e      	ldr	r6, [r1, #16]
 800a732:	2e00      	cmp	r6, #0
 800a734:	d0fa      	beq.n	800a72c <__sflush_r+0xb8>
 800a736:	680f      	ldr	r7, [r1, #0]
 800a738:	600e      	str	r6, [r1, #0]
 800a73a:	1bba      	subs	r2, r7, r6
 800a73c:	9201      	str	r2, [sp, #4]
 800a73e:	2200      	movs	r2, #0
 800a740:	079b      	lsls	r3, r3, #30
 800a742:	d100      	bne.n	800a746 <__sflush_r+0xd2>
 800a744:	694a      	ldr	r2, [r1, #20]
 800a746:	60a2      	str	r2, [r4, #8]
 800a748:	9b01      	ldr	r3, [sp, #4]
 800a74a:	2b00      	cmp	r3, #0
 800a74c:	ddee      	ble.n	800a72c <__sflush_r+0xb8>
 800a74e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800a750:	0032      	movs	r2, r6
 800a752:	001f      	movs	r7, r3
 800a754:	0028      	movs	r0, r5
 800a756:	9b01      	ldr	r3, [sp, #4]
 800a758:	6a21      	ldr	r1, [r4, #32]
 800a75a:	47b8      	blx	r7
 800a75c:	2800      	cmp	r0, #0
 800a75e:	dc07      	bgt.n	800a770 <__sflush_r+0xfc>
 800a760:	89a2      	ldrh	r2, [r4, #12]
 800a762:	2340      	movs	r3, #64	@ 0x40
 800a764:	2001      	movs	r0, #1
 800a766:	4313      	orrs	r3, r2
 800a768:	b21b      	sxth	r3, r3
 800a76a:	81a3      	strh	r3, [r4, #12]
 800a76c:	4240      	negs	r0, r0
 800a76e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a770:	9b01      	ldr	r3, [sp, #4]
 800a772:	1836      	adds	r6, r6, r0
 800a774:	1a1b      	subs	r3, r3, r0
 800a776:	9301      	str	r3, [sp, #4]
 800a778:	e7e6      	b.n	800a748 <__sflush_r+0xd4>
 800a77a:	46c0      	nop			@ (mov r8, r8)
 800a77c:	20400001 	.word	0x20400001

0800a780 <_fflush_r>:
 800a780:	690b      	ldr	r3, [r1, #16]
 800a782:	b570      	push	{r4, r5, r6, lr}
 800a784:	0005      	movs	r5, r0
 800a786:	000c      	movs	r4, r1
 800a788:	2b00      	cmp	r3, #0
 800a78a:	d102      	bne.n	800a792 <_fflush_r+0x12>
 800a78c:	2500      	movs	r5, #0
 800a78e:	0028      	movs	r0, r5
 800a790:	bd70      	pop	{r4, r5, r6, pc}
 800a792:	2800      	cmp	r0, #0
 800a794:	d004      	beq.n	800a7a0 <_fflush_r+0x20>
 800a796:	6a03      	ldr	r3, [r0, #32]
 800a798:	2b00      	cmp	r3, #0
 800a79a:	d101      	bne.n	800a7a0 <_fflush_r+0x20>
 800a79c:	f7fd fa26 	bl	8007bec <__sinit>
 800a7a0:	220c      	movs	r2, #12
 800a7a2:	5ea3      	ldrsh	r3, [r4, r2]
 800a7a4:	2b00      	cmp	r3, #0
 800a7a6:	d0f1      	beq.n	800a78c <_fflush_r+0xc>
 800a7a8:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a7aa:	07d2      	lsls	r2, r2, #31
 800a7ac:	d404      	bmi.n	800a7b8 <_fflush_r+0x38>
 800a7ae:	059b      	lsls	r3, r3, #22
 800a7b0:	d402      	bmi.n	800a7b8 <_fflush_r+0x38>
 800a7b2:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a7b4:	f7fd fcdf 	bl	8008176 <__retarget_lock_acquire_recursive>
 800a7b8:	0028      	movs	r0, r5
 800a7ba:	0021      	movs	r1, r4
 800a7bc:	f7ff ff5a 	bl	800a674 <__sflush_r>
 800a7c0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a7c2:	0005      	movs	r5, r0
 800a7c4:	07db      	lsls	r3, r3, #31
 800a7c6:	d4e2      	bmi.n	800a78e <_fflush_r+0xe>
 800a7c8:	89a3      	ldrh	r3, [r4, #12]
 800a7ca:	059b      	lsls	r3, r3, #22
 800a7cc:	d4df      	bmi.n	800a78e <_fflush_r+0xe>
 800a7ce:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a7d0:	f7fd fcd2 	bl	8008178 <__retarget_lock_release_recursive>
 800a7d4:	e7db      	b.n	800a78e <_fflush_r+0xe>
	...

0800a7d8 <__swhatbuf_r>:
 800a7d8:	b570      	push	{r4, r5, r6, lr}
 800a7da:	000e      	movs	r6, r1
 800a7dc:	001d      	movs	r5, r3
 800a7de:	230e      	movs	r3, #14
 800a7e0:	5ec9      	ldrsh	r1, [r1, r3]
 800a7e2:	0014      	movs	r4, r2
 800a7e4:	b096      	sub	sp, #88	@ 0x58
 800a7e6:	2900      	cmp	r1, #0
 800a7e8:	da0c      	bge.n	800a804 <__swhatbuf_r+0x2c>
 800a7ea:	89b2      	ldrh	r2, [r6, #12]
 800a7ec:	2380      	movs	r3, #128	@ 0x80
 800a7ee:	0011      	movs	r1, r2
 800a7f0:	4019      	ands	r1, r3
 800a7f2:	421a      	tst	r2, r3
 800a7f4:	d114      	bne.n	800a820 <__swhatbuf_r+0x48>
 800a7f6:	2380      	movs	r3, #128	@ 0x80
 800a7f8:	00db      	lsls	r3, r3, #3
 800a7fa:	2000      	movs	r0, #0
 800a7fc:	6029      	str	r1, [r5, #0]
 800a7fe:	6023      	str	r3, [r4, #0]
 800a800:	b016      	add	sp, #88	@ 0x58
 800a802:	bd70      	pop	{r4, r5, r6, pc}
 800a804:	466a      	mov	r2, sp
 800a806:	f000 f865 	bl	800a8d4 <_fstat_r>
 800a80a:	2800      	cmp	r0, #0
 800a80c:	dbed      	blt.n	800a7ea <__swhatbuf_r+0x12>
 800a80e:	23f0      	movs	r3, #240	@ 0xf0
 800a810:	9901      	ldr	r1, [sp, #4]
 800a812:	021b      	lsls	r3, r3, #8
 800a814:	4019      	ands	r1, r3
 800a816:	4b04      	ldr	r3, [pc, #16]	@ (800a828 <__swhatbuf_r+0x50>)
 800a818:	18c9      	adds	r1, r1, r3
 800a81a:	424b      	negs	r3, r1
 800a81c:	4159      	adcs	r1, r3
 800a81e:	e7ea      	b.n	800a7f6 <__swhatbuf_r+0x1e>
 800a820:	2100      	movs	r1, #0
 800a822:	2340      	movs	r3, #64	@ 0x40
 800a824:	e7e9      	b.n	800a7fa <__swhatbuf_r+0x22>
 800a826:	46c0      	nop			@ (mov r8, r8)
 800a828:	ffffe000 	.word	0xffffe000

0800a82c <__smakebuf_r>:
 800a82c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a82e:	2602      	movs	r6, #2
 800a830:	898b      	ldrh	r3, [r1, #12]
 800a832:	0005      	movs	r5, r0
 800a834:	000c      	movs	r4, r1
 800a836:	b085      	sub	sp, #20
 800a838:	4233      	tst	r3, r6
 800a83a:	d007      	beq.n	800a84c <__smakebuf_r+0x20>
 800a83c:	0023      	movs	r3, r4
 800a83e:	3347      	adds	r3, #71	@ 0x47
 800a840:	6023      	str	r3, [r4, #0]
 800a842:	6123      	str	r3, [r4, #16]
 800a844:	2301      	movs	r3, #1
 800a846:	6163      	str	r3, [r4, #20]
 800a848:	b005      	add	sp, #20
 800a84a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a84c:	ab03      	add	r3, sp, #12
 800a84e:	aa02      	add	r2, sp, #8
 800a850:	f7ff ffc2 	bl	800a7d8 <__swhatbuf_r>
 800a854:	9f02      	ldr	r7, [sp, #8]
 800a856:	9001      	str	r0, [sp, #4]
 800a858:	0039      	movs	r1, r7
 800a85a:	0028      	movs	r0, r5
 800a85c:	f7fe fef6 	bl	800964c <_malloc_r>
 800a860:	2800      	cmp	r0, #0
 800a862:	d108      	bne.n	800a876 <__smakebuf_r+0x4a>
 800a864:	220c      	movs	r2, #12
 800a866:	5ea3      	ldrsh	r3, [r4, r2]
 800a868:	059a      	lsls	r2, r3, #22
 800a86a:	d4ed      	bmi.n	800a848 <__smakebuf_r+0x1c>
 800a86c:	2203      	movs	r2, #3
 800a86e:	4393      	bics	r3, r2
 800a870:	431e      	orrs	r6, r3
 800a872:	81a6      	strh	r6, [r4, #12]
 800a874:	e7e2      	b.n	800a83c <__smakebuf_r+0x10>
 800a876:	2380      	movs	r3, #128	@ 0x80
 800a878:	89a2      	ldrh	r2, [r4, #12]
 800a87a:	6020      	str	r0, [r4, #0]
 800a87c:	4313      	orrs	r3, r2
 800a87e:	81a3      	strh	r3, [r4, #12]
 800a880:	9b03      	ldr	r3, [sp, #12]
 800a882:	6120      	str	r0, [r4, #16]
 800a884:	6167      	str	r7, [r4, #20]
 800a886:	2b00      	cmp	r3, #0
 800a888:	d00c      	beq.n	800a8a4 <__smakebuf_r+0x78>
 800a88a:	0028      	movs	r0, r5
 800a88c:	230e      	movs	r3, #14
 800a88e:	5ee1      	ldrsh	r1, [r4, r3]
 800a890:	f000 f832 	bl	800a8f8 <_isatty_r>
 800a894:	2800      	cmp	r0, #0
 800a896:	d005      	beq.n	800a8a4 <__smakebuf_r+0x78>
 800a898:	2303      	movs	r3, #3
 800a89a:	89a2      	ldrh	r2, [r4, #12]
 800a89c:	439a      	bics	r2, r3
 800a89e:	3b02      	subs	r3, #2
 800a8a0:	4313      	orrs	r3, r2
 800a8a2:	81a3      	strh	r3, [r4, #12]
 800a8a4:	89a3      	ldrh	r3, [r4, #12]
 800a8a6:	9a01      	ldr	r2, [sp, #4]
 800a8a8:	4313      	orrs	r3, r2
 800a8aa:	81a3      	strh	r3, [r4, #12]
 800a8ac:	e7cc      	b.n	800a848 <__smakebuf_r+0x1c>

0800a8ae <memmove>:
 800a8ae:	b510      	push	{r4, lr}
 800a8b0:	4288      	cmp	r0, r1
 800a8b2:	d902      	bls.n	800a8ba <memmove+0xc>
 800a8b4:	188b      	adds	r3, r1, r2
 800a8b6:	4298      	cmp	r0, r3
 800a8b8:	d308      	bcc.n	800a8cc <memmove+0x1e>
 800a8ba:	2300      	movs	r3, #0
 800a8bc:	429a      	cmp	r2, r3
 800a8be:	d007      	beq.n	800a8d0 <memmove+0x22>
 800a8c0:	5ccc      	ldrb	r4, [r1, r3]
 800a8c2:	54c4      	strb	r4, [r0, r3]
 800a8c4:	3301      	adds	r3, #1
 800a8c6:	e7f9      	b.n	800a8bc <memmove+0xe>
 800a8c8:	5c8b      	ldrb	r3, [r1, r2]
 800a8ca:	5483      	strb	r3, [r0, r2]
 800a8cc:	3a01      	subs	r2, #1
 800a8ce:	d2fb      	bcs.n	800a8c8 <memmove+0x1a>
 800a8d0:	bd10      	pop	{r4, pc}
	...

0800a8d4 <_fstat_r>:
 800a8d4:	2300      	movs	r3, #0
 800a8d6:	b570      	push	{r4, r5, r6, lr}
 800a8d8:	4d06      	ldr	r5, [pc, #24]	@ (800a8f4 <_fstat_r+0x20>)
 800a8da:	0004      	movs	r4, r0
 800a8dc:	0008      	movs	r0, r1
 800a8de:	0011      	movs	r1, r2
 800a8e0:	602b      	str	r3, [r5, #0]
 800a8e2:	f000 f919 	bl	800ab18 <_fstat>
 800a8e6:	1c43      	adds	r3, r0, #1
 800a8e8:	d103      	bne.n	800a8f2 <_fstat_r+0x1e>
 800a8ea:	682b      	ldr	r3, [r5, #0]
 800a8ec:	2b00      	cmp	r3, #0
 800a8ee:	d000      	beq.n	800a8f2 <_fstat_r+0x1e>
 800a8f0:	6023      	str	r3, [r4, #0]
 800a8f2:	bd70      	pop	{r4, r5, r6, pc}
 800a8f4:	20000868 	.word	0x20000868

0800a8f8 <_isatty_r>:
 800a8f8:	2300      	movs	r3, #0
 800a8fa:	b570      	push	{r4, r5, r6, lr}
 800a8fc:	4d06      	ldr	r5, [pc, #24]	@ (800a918 <_isatty_r+0x20>)
 800a8fe:	0004      	movs	r4, r0
 800a900:	0008      	movs	r0, r1
 800a902:	602b      	str	r3, [r5, #0]
 800a904:	f000 f918 	bl	800ab38 <_isatty>
 800a908:	1c43      	adds	r3, r0, #1
 800a90a:	d103      	bne.n	800a914 <_isatty_r+0x1c>
 800a90c:	682b      	ldr	r3, [r5, #0]
 800a90e:	2b00      	cmp	r3, #0
 800a910:	d000      	beq.n	800a914 <_isatty_r+0x1c>
 800a912:	6023      	str	r3, [r4, #0]
 800a914:	bd70      	pop	{r4, r5, r6, pc}
 800a916:	46c0      	nop			@ (mov r8, r8)
 800a918:	20000868 	.word	0x20000868

0800a91c <_sbrk_r>:
 800a91c:	2300      	movs	r3, #0
 800a91e:	b570      	push	{r4, r5, r6, lr}
 800a920:	4d06      	ldr	r5, [pc, #24]	@ (800a93c <_sbrk_r+0x20>)
 800a922:	0004      	movs	r4, r0
 800a924:	0008      	movs	r0, r1
 800a926:	602b      	str	r3, [r5, #0]
 800a928:	f000 f926 	bl	800ab78 <_sbrk>
 800a92c:	1c43      	adds	r3, r0, #1
 800a92e:	d103      	bne.n	800a938 <_sbrk_r+0x1c>
 800a930:	682b      	ldr	r3, [r5, #0]
 800a932:	2b00      	cmp	r3, #0
 800a934:	d000      	beq.n	800a938 <_sbrk_r+0x1c>
 800a936:	6023      	str	r3, [r4, #0]
 800a938:	bd70      	pop	{r4, r5, r6, pc}
 800a93a:	46c0      	nop			@ (mov r8, r8)
 800a93c:	20000868 	.word	0x20000868

0800a940 <__assert_func>:
 800a940:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800a942:	0014      	movs	r4, r2
 800a944:	001a      	movs	r2, r3
 800a946:	4b09      	ldr	r3, [pc, #36]	@ (800a96c <__assert_func+0x2c>)
 800a948:	0005      	movs	r5, r0
 800a94a:	681b      	ldr	r3, [r3, #0]
 800a94c:	000e      	movs	r6, r1
 800a94e:	68d8      	ldr	r0, [r3, #12]
 800a950:	4b07      	ldr	r3, [pc, #28]	@ (800a970 <__assert_func+0x30>)
 800a952:	2c00      	cmp	r4, #0
 800a954:	d101      	bne.n	800a95a <__assert_func+0x1a>
 800a956:	4b07      	ldr	r3, [pc, #28]	@ (800a974 <__assert_func+0x34>)
 800a958:	001c      	movs	r4, r3
 800a95a:	4907      	ldr	r1, [pc, #28]	@ (800a978 <__assert_func+0x38>)
 800a95c:	9301      	str	r3, [sp, #4]
 800a95e:	9402      	str	r4, [sp, #8]
 800a960:	002b      	movs	r3, r5
 800a962:	9600      	str	r6, [sp, #0]
 800a964:	f000 f868 	bl	800aa38 <fiprintf>
 800a968:	f000 f876 	bl	800aa58 <abort>
 800a96c:	2000019c 	.word	0x2000019c
 800a970:	0800b541 	.word	0x0800b541
 800a974:	0800b57c 	.word	0x0800b57c
 800a978:	0800b54e 	.word	0x0800b54e

0800a97c <_calloc_r>:
 800a97c:	b570      	push	{r4, r5, r6, lr}
 800a97e:	0c0b      	lsrs	r3, r1, #16
 800a980:	0c15      	lsrs	r5, r2, #16
 800a982:	2b00      	cmp	r3, #0
 800a984:	d11e      	bne.n	800a9c4 <_calloc_r+0x48>
 800a986:	2d00      	cmp	r5, #0
 800a988:	d10c      	bne.n	800a9a4 <_calloc_r+0x28>
 800a98a:	b289      	uxth	r1, r1
 800a98c:	b294      	uxth	r4, r2
 800a98e:	434c      	muls	r4, r1
 800a990:	0021      	movs	r1, r4
 800a992:	f7fe fe5b 	bl	800964c <_malloc_r>
 800a996:	1e05      	subs	r5, r0, #0
 800a998:	d01b      	beq.n	800a9d2 <_calloc_r+0x56>
 800a99a:	0022      	movs	r2, r4
 800a99c:	2100      	movs	r1, #0
 800a99e:	f7fd faeb 	bl	8007f78 <memset>
 800a9a2:	e016      	b.n	800a9d2 <_calloc_r+0x56>
 800a9a4:	1c2b      	adds	r3, r5, #0
 800a9a6:	1c0c      	adds	r4, r1, #0
 800a9a8:	b289      	uxth	r1, r1
 800a9aa:	b292      	uxth	r2, r2
 800a9ac:	434a      	muls	r2, r1
 800a9ae:	b29b      	uxth	r3, r3
 800a9b0:	b2a1      	uxth	r1, r4
 800a9b2:	4359      	muls	r1, r3
 800a9b4:	0c14      	lsrs	r4, r2, #16
 800a9b6:	190c      	adds	r4, r1, r4
 800a9b8:	0c23      	lsrs	r3, r4, #16
 800a9ba:	d107      	bne.n	800a9cc <_calloc_r+0x50>
 800a9bc:	0424      	lsls	r4, r4, #16
 800a9be:	b292      	uxth	r2, r2
 800a9c0:	4314      	orrs	r4, r2
 800a9c2:	e7e5      	b.n	800a990 <_calloc_r+0x14>
 800a9c4:	2d00      	cmp	r5, #0
 800a9c6:	d101      	bne.n	800a9cc <_calloc_r+0x50>
 800a9c8:	1c14      	adds	r4, r2, #0
 800a9ca:	e7ed      	b.n	800a9a8 <_calloc_r+0x2c>
 800a9cc:	230c      	movs	r3, #12
 800a9ce:	2500      	movs	r5, #0
 800a9d0:	6003      	str	r3, [r0, #0]
 800a9d2:	0028      	movs	r0, r5
 800a9d4:	bd70      	pop	{r4, r5, r6, pc}

0800a9d6 <_realloc_r>:
 800a9d6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a9d8:	0006      	movs	r6, r0
 800a9da:	000c      	movs	r4, r1
 800a9dc:	0015      	movs	r5, r2
 800a9de:	2900      	cmp	r1, #0
 800a9e0:	d105      	bne.n	800a9ee <_realloc_r+0x18>
 800a9e2:	0011      	movs	r1, r2
 800a9e4:	f7fe fe32 	bl	800964c <_malloc_r>
 800a9e8:	0004      	movs	r4, r0
 800a9ea:	0020      	movs	r0, r4
 800a9ec:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a9ee:	2a00      	cmp	r2, #0
 800a9f0:	d103      	bne.n	800a9fa <_realloc_r+0x24>
 800a9f2:	f7fe fa5b 	bl	8008eac <_free_r>
 800a9f6:	002c      	movs	r4, r5
 800a9f8:	e7f7      	b.n	800a9ea <_realloc_r+0x14>
 800a9fa:	f000 f834 	bl	800aa66 <_malloc_usable_size_r>
 800a9fe:	0007      	movs	r7, r0
 800aa00:	4285      	cmp	r5, r0
 800aa02:	d802      	bhi.n	800aa0a <_realloc_r+0x34>
 800aa04:	0843      	lsrs	r3, r0, #1
 800aa06:	42ab      	cmp	r3, r5
 800aa08:	d3ef      	bcc.n	800a9ea <_realloc_r+0x14>
 800aa0a:	0029      	movs	r1, r5
 800aa0c:	0030      	movs	r0, r6
 800aa0e:	f7fe fe1d 	bl	800964c <_malloc_r>
 800aa12:	9001      	str	r0, [sp, #4]
 800aa14:	2800      	cmp	r0, #0
 800aa16:	d101      	bne.n	800aa1c <_realloc_r+0x46>
 800aa18:	9c01      	ldr	r4, [sp, #4]
 800aa1a:	e7e6      	b.n	800a9ea <_realloc_r+0x14>
 800aa1c:	002a      	movs	r2, r5
 800aa1e:	42bd      	cmp	r5, r7
 800aa20:	d900      	bls.n	800aa24 <_realloc_r+0x4e>
 800aa22:	003a      	movs	r2, r7
 800aa24:	0021      	movs	r1, r4
 800aa26:	9801      	ldr	r0, [sp, #4]
 800aa28:	f7fd fbba 	bl	80081a0 <memcpy>
 800aa2c:	0021      	movs	r1, r4
 800aa2e:	0030      	movs	r0, r6
 800aa30:	f7fe fa3c 	bl	8008eac <_free_r>
 800aa34:	e7f0      	b.n	800aa18 <_realloc_r+0x42>
	...

0800aa38 <fiprintf>:
 800aa38:	b40e      	push	{r1, r2, r3}
 800aa3a:	b517      	push	{r0, r1, r2, r4, lr}
 800aa3c:	4c05      	ldr	r4, [pc, #20]	@ (800aa54 <fiprintf+0x1c>)
 800aa3e:	ab05      	add	r3, sp, #20
 800aa40:	cb04      	ldmia	r3!, {r2}
 800aa42:	0001      	movs	r1, r0
 800aa44:	6820      	ldr	r0, [r4, #0]
 800aa46:	9301      	str	r3, [sp, #4]
 800aa48:	f7ff fcf8 	bl	800a43c <_vfiprintf_r>
 800aa4c:	bc1e      	pop	{r1, r2, r3, r4}
 800aa4e:	bc08      	pop	{r3}
 800aa50:	b003      	add	sp, #12
 800aa52:	4718      	bx	r3
 800aa54:	2000019c 	.word	0x2000019c

0800aa58 <abort>:
 800aa58:	2006      	movs	r0, #6
 800aa5a:	b510      	push	{r4, lr}
 800aa5c:	f000 f834 	bl	800aac8 <raise>
 800aa60:	2001      	movs	r0, #1
 800aa62:	f000 f899 	bl	800ab98 <_exit>

0800aa66 <_malloc_usable_size_r>:
 800aa66:	1f0b      	subs	r3, r1, #4
 800aa68:	681b      	ldr	r3, [r3, #0]
 800aa6a:	1f18      	subs	r0, r3, #4
 800aa6c:	2b00      	cmp	r3, #0
 800aa6e:	da01      	bge.n	800aa74 <_malloc_usable_size_r+0xe>
 800aa70:	580b      	ldr	r3, [r1, r0]
 800aa72:	18c0      	adds	r0, r0, r3
 800aa74:	4770      	bx	lr

0800aa76 <_raise_r>:
 800aa76:	b570      	push	{r4, r5, r6, lr}
 800aa78:	0004      	movs	r4, r0
 800aa7a:	000d      	movs	r5, r1
 800aa7c:	291f      	cmp	r1, #31
 800aa7e:	d904      	bls.n	800aa8a <_raise_r+0x14>
 800aa80:	2316      	movs	r3, #22
 800aa82:	6003      	str	r3, [r0, #0]
 800aa84:	2001      	movs	r0, #1
 800aa86:	4240      	negs	r0, r0
 800aa88:	bd70      	pop	{r4, r5, r6, pc}
 800aa8a:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 800aa8c:	2b00      	cmp	r3, #0
 800aa8e:	d004      	beq.n	800aa9a <_raise_r+0x24>
 800aa90:	008a      	lsls	r2, r1, #2
 800aa92:	189b      	adds	r3, r3, r2
 800aa94:	681a      	ldr	r2, [r3, #0]
 800aa96:	2a00      	cmp	r2, #0
 800aa98:	d108      	bne.n	800aaac <_raise_r+0x36>
 800aa9a:	0020      	movs	r0, r4
 800aa9c:	f000 f830 	bl	800ab00 <_getpid_r>
 800aaa0:	002a      	movs	r2, r5
 800aaa2:	0001      	movs	r1, r0
 800aaa4:	0020      	movs	r0, r4
 800aaa6:	f000 f819 	bl	800aadc <_kill_r>
 800aaaa:	e7ed      	b.n	800aa88 <_raise_r+0x12>
 800aaac:	2a01      	cmp	r2, #1
 800aaae:	d009      	beq.n	800aac4 <_raise_r+0x4e>
 800aab0:	1c51      	adds	r1, r2, #1
 800aab2:	d103      	bne.n	800aabc <_raise_r+0x46>
 800aab4:	2316      	movs	r3, #22
 800aab6:	6003      	str	r3, [r0, #0]
 800aab8:	2001      	movs	r0, #1
 800aaba:	e7e5      	b.n	800aa88 <_raise_r+0x12>
 800aabc:	2100      	movs	r1, #0
 800aabe:	0028      	movs	r0, r5
 800aac0:	6019      	str	r1, [r3, #0]
 800aac2:	4790      	blx	r2
 800aac4:	2000      	movs	r0, #0
 800aac6:	e7df      	b.n	800aa88 <_raise_r+0x12>

0800aac8 <raise>:
 800aac8:	b510      	push	{r4, lr}
 800aaca:	4b03      	ldr	r3, [pc, #12]	@ (800aad8 <raise+0x10>)
 800aacc:	0001      	movs	r1, r0
 800aace:	6818      	ldr	r0, [r3, #0]
 800aad0:	f7ff ffd1 	bl	800aa76 <_raise_r>
 800aad4:	bd10      	pop	{r4, pc}
 800aad6:	46c0      	nop			@ (mov r8, r8)
 800aad8:	2000019c 	.word	0x2000019c

0800aadc <_kill_r>:
 800aadc:	2300      	movs	r3, #0
 800aade:	b570      	push	{r4, r5, r6, lr}
 800aae0:	4d06      	ldr	r5, [pc, #24]	@ (800aafc <_kill_r+0x20>)
 800aae2:	0004      	movs	r4, r0
 800aae4:	0008      	movs	r0, r1
 800aae6:	0011      	movs	r1, r2
 800aae8:	602b      	str	r3, [r5, #0]
 800aaea:	f000 f82d 	bl	800ab48 <_kill>
 800aaee:	1c43      	adds	r3, r0, #1
 800aaf0:	d103      	bne.n	800aafa <_kill_r+0x1e>
 800aaf2:	682b      	ldr	r3, [r5, #0]
 800aaf4:	2b00      	cmp	r3, #0
 800aaf6:	d000      	beq.n	800aafa <_kill_r+0x1e>
 800aaf8:	6023      	str	r3, [r4, #0]
 800aafa:	bd70      	pop	{r4, r5, r6, pc}
 800aafc:	20000868 	.word	0x20000868

0800ab00 <_getpid_r>:
 800ab00:	b510      	push	{r4, lr}
 800ab02:	f000 f811 	bl	800ab28 <_getpid>
 800ab06:	bd10      	pop	{r4, pc}

0800ab08 <_close>:
 800ab08:	2258      	movs	r2, #88	@ 0x58
 800ab0a:	2001      	movs	r0, #1
 800ab0c:	4b01      	ldr	r3, [pc, #4]	@ (800ab14 <_close+0xc>)
 800ab0e:	4240      	negs	r0, r0
 800ab10:	601a      	str	r2, [r3, #0]
 800ab12:	4770      	bx	lr
 800ab14:	20000868 	.word	0x20000868

0800ab18 <_fstat>:
 800ab18:	2258      	movs	r2, #88	@ 0x58
 800ab1a:	2001      	movs	r0, #1
 800ab1c:	4b01      	ldr	r3, [pc, #4]	@ (800ab24 <_fstat+0xc>)
 800ab1e:	4240      	negs	r0, r0
 800ab20:	601a      	str	r2, [r3, #0]
 800ab22:	4770      	bx	lr
 800ab24:	20000868 	.word	0x20000868

0800ab28 <_getpid>:
 800ab28:	2258      	movs	r2, #88	@ 0x58
 800ab2a:	2001      	movs	r0, #1
 800ab2c:	4b01      	ldr	r3, [pc, #4]	@ (800ab34 <_getpid+0xc>)
 800ab2e:	4240      	negs	r0, r0
 800ab30:	601a      	str	r2, [r3, #0]
 800ab32:	4770      	bx	lr
 800ab34:	20000868 	.word	0x20000868

0800ab38 <_isatty>:
 800ab38:	2258      	movs	r2, #88	@ 0x58
 800ab3a:	4b02      	ldr	r3, [pc, #8]	@ (800ab44 <_isatty+0xc>)
 800ab3c:	2000      	movs	r0, #0
 800ab3e:	601a      	str	r2, [r3, #0]
 800ab40:	4770      	bx	lr
 800ab42:	46c0      	nop			@ (mov r8, r8)
 800ab44:	20000868 	.word	0x20000868

0800ab48 <_kill>:
 800ab48:	2258      	movs	r2, #88	@ 0x58
 800ab4a:	2001      	movs	r0, #1
 800ab4c:	4b01      	ldr	r3, [pc, #4]	@ (800ab54 <_kill+0xc>)
 800ab4e:	4240      	negs	r0, r0
 800ab50:	601a      	str	r2, [r3, #0]
 800ab52:	4770      	bx	lr
 800ab54:	20000868 	.word	0x20000868

0800ab58 <_lseek>:
 800ab58:	2258      	movs	r2, #88	@ 0x58
 800ab5a:	2001      	movs	r0, #1
 800ab5c:	4b01      	ldr	r3, [pc, #4]	@ (800ab64 <_lseek+0xc>)
 800ab5e:	4240      	negs	r0, r0
 800ab60:	601a      	str	r2, [r3, #0]
 800ab62:	4770      	bx	lr
 800ab64:	20000868 	.word	0x20000868

0800ab68 <_read>:
 800ab68:	2258      	movs	r2, #88	@ 0x58
 800ab6a:	2001      	movs	r0, #1
 800ab6c:	4b01      	ldr	r3, [pc, #4]	@ (800ab74 <_read+0xc>)
 800ab6e:	4240      	negs	r0, r0
 800ab70:	601a      	str	r2, [r3, #0]
 800ab72:	4770      	bx	lr
 800ab74:	20000868 	.word	0x20000868

0800ab78 <_sbrk>:
 800ab78:	4a05      	ldr	r2, [pc, #20]	@ (800ab90 <_sbrk+0x18>)
 800ab7a:	0003      	movs	r3, r0
 800ab7c:	6811      	ldr	r1, [r2, #0]
 800ab7e:	2900      	cmp	r1, #0
 800ab80:	d101      	bne.n	800ab86 <_sbrk+0xe>
 800ab82:	4904      	ldr	r1, [pc, #16]	@ (800ab94 <_sbrk+0x1c>)
 800ab84:	6011      	str	r1, [r2, #0]
 800ab86:	6810      	ldr	r0, [r2, #0]
 800ab88:	18c3      	adds	r3, r0, r3
 800ab8a:	6013      	str	r3, [r2, #0]
 800ab8c:	4770      	bx	lr
 800ab8e:	46c0      	nop			@ (mov r8, r8)
 800ab90:	20000878 	.word	0x20000878
 800ab94:	20000880 	.word	0x20000880

0800ab98 <_exit>:
 800ab98:	e7fe      	b.n	800ab98 <_exit>
	...

0800ab9c <_init>:
 800ab9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab9e:	46c0      	nop			@ (mov r8, r8)
 800aba0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aba2:	bc08      	pop	{r3}
 800aba4:	469e      	mov	lr, r3
 800aba6:	4770      	bx	lr

0800aba8 <_fini>:
 800aba8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800abaa:	46c0      	nop			@ (mov r8, r8)
 800abac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800abae:	bc08      	pop	{r3}
 800abb0:	469e      	mov	lr, r3
 800abb2:	4770      	bx	lr
