Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/e2/Documents/DSD_Material_Students/jtag-uart-test/qsys_system/cpu.qsys --block-symbol-file --output-directory=/home/e2/Documents/DSD_Material_Students/jtag-uart-test/qsys_system/cpu --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading qsys_system/cpu.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 20.1]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_gen2 20.1]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 20.1]
Progress: Parameterizing module jtag_uart
Progress: Adding sdram [altera_avalon_new_sdram_controller 20.1]
Progress: Parameterizing module sdram
Progress: Adding sys_clk_timer [altera_avalon_timer 20.1]
Progress: Parameterizing module sys_clk_timer
Progress: Adding sysid [altera_avalon_sysid_qsys 20.1]
Progress: Parameterizing module sysid
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: cpu.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: cpu.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: cpu.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: cpu.sysid: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/e2/Documents/DSD_Material_Students/jtag-uart-test/qsys_system/cpu.qsys --synthesis=VERILOG --output-directory=/home/e2/Documents/DSD_Material_Students/jtag-uart-test/qsys_system/cpu/synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading qsys_system/cpu.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 20.1]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_gen2 20.1]
Progress: Parameterizing module cpu
Progress: Adding jtag_uart [altera_avalon_jtag_uart 20.1]
Progress: Parameterizing module jtag_uart
Progress: Adding sdram [altera_avalon_new_sdram_controller 20.1]
Progress: Parameterizing module sdram
Progress: Adding sys_clk_timer [altera_avalon_timer 20.1]
Progress: Parameterizing module sys_clk_timer
Progress: Adding sysid [altera_avalon_sysid_qsys 20.1]
Progress: Parameterizing module sysid
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: cpu.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: cpu.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: cpu.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: cpu.sysid: Time stamp will be automatically updated when this component is generated.
Info: cpu: Generating cpu "cpu" for QUARTUS_SYNTH
Info: cpu: "cpu" instantiated altera_nios2_gen2 "cpu"
Info: jtag_uart: Starting RTL generation for module 'cpu_jtag_uart'
Info: jtag_uart:   Generation command is [exec /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=cpu_jtag_uart --dir=/tmp/alt8656_5763011970700172848.dir/0002_jtag_uart_gen/ --quartus_dir=/home/e2/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8656_5763011970700172848.dir/0002_jtag_uart_gen//cpu_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'cpu_jtag_uart'
Info: jtag_uart: "cpu" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: sdram: Starting RTL generation for module 'cpu_sdram'
Info: sdram:   Generation command is [exec /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/bin/perl -I /home/e2/intelFPGA_lite/20.1/quartus/linux64/perl/lib -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=cpu_sdram --dir=/tmp/alt8656_5763011970700172848.dir/0003_sdram_gen/ --quartus_dir=/home/e2/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8656_5763011970700172848.dir/0003_sdram_gen//cpu_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'cpu_sdram'
Info: sdram: "cpu" instantiated altera_avalon_new_sdram_controller "sdram"
Info: sys_clk_timer: Starting RTL generation for module 'cpu_sys_clk_timer'
Info: sys_clk_timer:   Generation command is [exec /home/e2/intelFPGA_lite/20.1/quartus/linux64//perl/bin/perl -I /home/e2/intelFPGA_lite/20.1/quartus/linux64//perl/lib -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=cpu_sys_clk_timer --dir=/tmp/alt8656_5763011970700172848.dir/0004_sys_clk_timer_gen/ --quartus_dir=/home/e2/intelFPGA_lite/20.1/quartus --verilog --config=/tmp/alt8656_5763011970700172848.dir/0004_sys_clk_timer_gen//cpu_sys_clk_timer_component_configuration.pl  --do_build_sim=0  ]
Info: sys_clk_timer: Done RTL generation for module 'cpu_sys_clk_timer'
Info: sys_clk_timer: "cpu" instantiated altera_avalon_timer "sys_clk_timer"
Info: sysid: "cpu" instantiated altera_avalon_sysid_qsys "sysid"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "cpu" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "cpu" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "cpu" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'cpu_cpu_cpu'
Info: cpu:   Generation command is [exec /home/e2/intelFPGA_lite/20.1/quartus/linux64//perl/bin/perl -I /home/e2/intelFPGA_lite/20.1/quartus/linux64//perl/lib -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin/europa -I /home/e2/intelFPGA_lite/20.1/quartus/sopc_builder/bin -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/e2/intelFPGA_lite/20.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.pl --name=cpu_cpu_cpu --dir=/tmp/alt8656_5763011970700172848.dir/0008_cpu_gen/ --quartus_bindir=/home/e2/intelFPGA_lite/20.1/quartus/linux64/ --verilog --config=/tmp/alt8656_5763011970700172848.dir/0008_cpu_gen//cpu_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2021.01.29 20:09:45 (*) Starting Nios II generation
Info: cpu: # 2021.01.29 20:09:45 (*)   Elaborating CPU configuration settings
Info: cpu: # 2021.01.29 20:09:45 (*)   Creating all objects for CPU
Info: cpu: # 2021.01.29 20:09:45 (*)     Testbench
Info: cpu: # 2021.01.29 20:09:45 (*)     Instruction decoding
Info: cpu: # 2021.01.29 20:09:45 (*)       Instruction fields
Info: cpu: # 2021.01.29 20:09:45 (*)       Instruction decodes
Info: cpu: # 2021.01.29 20:09:45 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2021.01.29 20:09:45 (*)       Instruction controls
Info: cpu: # 2021.01.29 20:09:45 (*)     Pipeline frontend
Info: cpu: # 2021.01.29 20:09:45 (*)     Pipeline backend
Info: cpu: # 2021.01.29 20:09:46 (*)   Generating RTL from CPU objects
Info: cpu: # 2021.01.29 20:09:46 (*)   Creating plain-text RTL
Info: cpu: # 2021.01.29 20:09:47 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'cpu_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: cpu_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "cpu_data_master_limiter"
Info: Reusing file /home/e2/Documents/DSD_Material_Students/jtag-uart-test/qsys_system/cpu/synthesis/submodules/altera_avalon_sc_fifo.v
Info: sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info: Reusing file /home/e2/Documents/DSD_Material_Students/jtag-uart-test/qsys_system/cpu/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file /home/e2/Documents/DSD_Material_Students/jtag-uart-test/qsys_system/cpu/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/e2/Documents/DSD_Material_Students/jtag-uart-test/qsys_system/cpu/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /home/e2/Documents/DSD_Material_Students/jtag-uart-test/qsys_system/cpu/synthesis/submodules/altera_merlin_arbitrator.sv
Info: sdram_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_s1_rsp_width_adapter"
Info: Reusing file /home/e2/Documents/DSD_Material_Students/jtag-uart-test/qsys_system/cpu/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/e2/Documents/DSD_Material_Students/jtag-uart-test/qsys_system/cpu/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_004: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_004"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_004" instantiated error_adapter "error_adapter_0"
Info: cpu: Done "cpu" with 35 modules, 62 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
