//--------------------------------------------------------------------------------
// Auto-generated by LiteX (b2f63b37c) on 2024-09-20 15:07:33
//--------------------------------------------------------------------------------

//--------------------------------------------------------------------------------
// CSR Includes.
//--------------------------------------------------------------------------------

#ifndef __GENERATED_CSR_H
#define __GENERATED_CSR_H

#ifndef CSR_BASE
#define CSR_BASE 0x0L
#endif /* ! CSR_BASE */

//--------------------------------------------------------------------------------
// CSR Registers/Fields Definition.
//--------------------------------------------------------------------------------

/* CTRL Registers */
#define CSR_CTRL_BASE (CSR_BASE + 0x0L)
#define CSR_CTRL_RESET_ADDR (CSR_BASE + 0x0L)
#define CSR_CTRL_RESET_SIZE 1
#define CSR_CTRL_SCRATCH_ADDR (CSR_BASE + 0x4L)
#define CSR_CTRL_SCRATCH_SIZE 1
#define CSR_CTRL_BUS_ERRORS_ADDR (CSR_BASE + 0x8L)
#define CSR_CTRL_BUS_ERRORS_SIZE 1

/* CTRL Fields */
#define CSR_CTRL_RESET_SOC_RST_OFFSET 0
#define CSR_CTRL_RESET_SOC_RST_SIZE 1
#define CSR_CTRL_RESET_CPU_RST_OFFSET 1
#define CSR_CTRL_RESET_CPU_RST_SIZE 1

/* ETHMAC Registers */
#define CSR_ETHMAC_BASE (CSR_BASE + 0x800L)
#define CSR_ETHMAC_SRAM_WRITER_SLOT_ADDR (CSR_BASE + 0x800L)
#define CSR_ETHMAC_SRAM_WRITER_SLOT_SIZE 1
#define CSR_ETHMAC_SRAM_WRITER_LENGTH_ADDR (CSR_BASE + 0x804L)
#define CSR_ETHMAC_SRAM_WRITER_LENGTH_SIZE 1
#define CSR_ETHMAC_SRAM_WRITER_ERRORS_ADDR (CSR_BASE + 0x808L)
#define CSR_ETHMAC_SRAM_WRITER_ERRORS_SIZE 1
#define CSR_ETHMAC_SRAM_WRITER_DISCARD_ADDR (CSR_BASE + 0x80cL)
#define CSR_ETHMAC_SRAM_WRITER_DISCARD_SIZE 1
#define CSR_ETHMAC_SRAM_WRITER_ENABLE_ADDR (CSR_BASE + 0x810L)
#define CSR_ETHMAC_SRAM_WRITER_ENABLE_SIZE 1
#define CSR_ETHMAC_SRAM_WRITER_PENDING_SLOTS_ADDR (CSR_BASE + 0x814L)
#define CSR_ETHMAC_SRAM_WRITER_PENDING_SLOTS_SIZE 1
#define CSR_ETHMAC_SRAM_WRITER_CLEAR_PENDING_ADDR (CSR_BASE + 0x818L)
#define CSR_ETHMAC_SRAM_WRITER_CLEAR_PENDING_SIZE 1
#define CSR_ETHMAC_SRAM_WRITER_PENDING_LENGTH_ADDR (CSR_BASE + 0x81cL)
#define CSR_ETHMAC_SRAM_WRITER_PENDING_LENGTH_SIZE 4
#define CSR_ETHMAC_SRAM_WRITER_PCIE_HOST_ADDRS_ADDR (CSR_BASE + 0x82cL)
#define CSR_ETHMAC_SRAM_WRITER_PCIE_HOST_ADDRS_SIZE 4
#define CSR_ETHMAC_SRAM_WRITER_EV_STATUS_ADDR (CSR_BASE + 0x83cL)
#define CSR_ETHMAC_SRAM_WRITER_EV_STATUS_SIZE 1
#define CSR_ETHMAC_SRAM_WRITER_EV_PENDING_ADDR (CSR_BASE + 0x840L)
#define CSR_ETHMAC_SRAM_WRITER_EV_PENDING_SIZE 1
#define CSR_ETHMAC_SRAM_WRITER_EV_ENABLE_ADDR (CSR_BASE + 0x844L)
#define CSR_ETHMAC_SRAM_WRITER_EV_ENABLE_SIZE 1
#define CSR_ETHMAC_SRAM_READER_START_ADDR (CSR_BASE + 0x848L)
#define CSR_ETHMAC_SRAM_READER_START_SIZE 1
#define CSR_ETHMAC_SRAM_READER_READY_ADDR (CSR_BASE + 0x84cL)
#define CSR_ETHMAC_SRAM_READER_READY_SIZE 1
#define CSR_ETHMAC_SRAM_READER_LEVEL_ADDR (CSR_BASE + 0x850L)
#define CSR_ETHMAC_SRAM_READER_LEVEL_SIZE 1
#define CSR_ETHMAC_SRAM_READER_SLOT_ADDR (CSR_BASE + 0x854L)
#define CSR_ETHMAC_SRAM_READER_SLOT_SIZE 1
#define CSR_ETHMAC_SRAM_READER_LENGTH_ADDR (CSR_BASE + 0x858L)
#define CSR_ETHMAC_SRAM_READER_LENGTH_SIZE 1
#define CSR_ETHMAC_SRAM_READER_PCIE_HOST_ADDRS_ADDR (CSR_BASE + 0x85cL)
#define CSR_ETHMAC_SRAM_READER_PCIE_HOST_ADDRS_SIZE 4
#define CSR_ETHMAC_SRAM_READER_PENDING_SLOTS_ADDR (CSR_BASE + 0x86cL)
#define CSR_ETHMAC_SRAM_READER_PENDING_SLOTS_SIZE 1
#define CSR_ETHMAC_SRAM_READER_CLEAR_PENDING_ADDR (CSR_BASE + 0x870L)
#define CSR_ETHMAC_SRAM_READER_CLEAR_PENDING_SIZE 1
#define CSR_ETHMAC_SRAM_READER_EV_STATUS_ADDR (CSR_BASE + 0x874L)
#define CSR_ETHMAC_SRAM_READER_EV_STATUS_SIZE 1
#define CSR_ETHMAC_SRAM_READER_EV_PENDING_ADDR (CSR_BASE + 0x878L)
#define CSR_ETHMAC_SRAM_READER_EV_PENDING_SIZE 1
#define CSR_ETHMAC_SRAM_READER_EV_ENABLE_ADDR (CSR_BASE + 0x87cL)
#define CSR_ETHMAC_SRAM_READER_EV_ENABLE_SIZE 1
#define CSR_ETHMAC_PREAMBLE_CRC_ADDR (CSR_BASE + 0x880L)
#define CSR_ETHMAC_PREAMBLE_CRC_SIZE 1
#define CSR_ETHMAC_RX_DATAPATH_PREAMBLE_ERRORS_ADDR (CSR_BASE + 0x884L)
#define CSR_ETHMAC_RX_DATAPATH_PREAMBLE_ERRORS_SIZE 1
#define CSR_ETHMAC_RX_DATAPATH_CRC_ERRORS_ADDR (CSR_BASE + 0x888L)
#define CSR_ETHMAC_RX_DATAPATH_CRC_ERRORS_SIZE 1

/* ETHMAC Fields */
#define CSR_ETHMAC_SRAM_WRITER_EV_STATUS_AVAILABLE_OFFSET 0
#define CSR_ETHMAC_SRAM_WRITER_EV_STATUS_AVAILABLE_SIZE 1
#define CSR_ETHMAC_SRAM_WRITER_EV_PENDING_AVAILABLE_OFFSET 0
#define CSR_ETHMAC_SRAM_WRITER_EV_PENDING_AVAILABLE_SIZE 1
#define CSR_ETHMAC_SRAM_WRITER_EV_ENABLE_AVAILABLE_OFFSET 0
#define CSR_ETHMAC_SRAM_WRITER_EV_ENABLE_AVAILABLE_SIZE 1
#define CSR_ETHMAC_SRAM_READER_EV_STATUS_EVENT0_OFFSET 0
#define CSR_ETHMAC_SRAM_READER_EV_STATUS_EVENT0_SIZE 1
#define CSR_ETHMAC_SRAM_READER_EV_PENDING_EVENT0_OFFSET 0
#define CSR_ETHMAC_SRAM_READER_EV_PENDING_EVENT0_SIZE 1
#define CSR_ETHMAC_SRAM_READER_EV_ENABLE_EVENT0_OFFSET 0
#define CSR_ETHMAC_SRAM_READER_EV_ENABLE_EVENT0_SIZE 1

/* ETHPHY Registers */
#define CSR_ETHPHY_BASE (CSR_BASE + 0x1000L)
#define CSR_ETHPHY_RESET_ADDR (CSR_BASE + 0x1000L)
#define CSR_ETHPHY_RESET_SIZE 1

/* ETHPHY Fields */

/* IDENTIFIER_MEM Registers */
#define CSR_IDENTIFIER_MEM_BASE (CSR_BASE + 0x1800L)

/* IDENTIFIER_MEM Fields */

/* LEDS Registers */
#define CSR_LEDS_BASE (CSR_BASE + 0x2000L)
#define CSR_LEDS_OUT_ADDR (CSR_BASE + 0x2000L)
#define CSR_LEDS_OUT_SIZE 1

/* LEDS Fields */

/* PCIE_ENDPOINT Registers */
#define CSR_PCIE_ENDPOINT_BASE (CSR_BASE + 0x2800L)
#define CSR_PCIE_ENDPOINT_PHY_LINK_STATUS_ADDR (CSR_BASE + 0x2800L)
#define CSR_PCIE_ENDPOINT_PHY_LINK_STATUS_SIZE 1
#define CSR_PCIE_ENDPOINT_PHY_MSI_ENABLE_ADDR (CSR_BASE + 0x2804L)
#define CSR_PCIE_ENDPOINT_PHY_MSI_ENABLE_SIZE 1
#define CSR_PCIE_ENDPOINT_PHY_MSIX_ENABLE_ADDR (CSR_BASE + 0x2808L)
#define CSR_PCIE_ENDPOINT_PHY_MSIX_ENABLE_SIZE 1
#define CSR_PCIE_ENDPOINT_PHY_BUS_MASTER_ENABLE_ADDR (CSR_BASE + 0x280cL)
#define CSR_PCIE_ENDPOINT_PHY_BUS_MASTER_ENABLE_SIZE 1
#define CSR_PCIE_ENDPOINT_PHY_MAX_REQUEST_SIZE_ADDR (CSR_BASE + 0x2810L)
#define CSR_PCIE_ENDPOINT_PHY_MAX_REQUEST_SIZE_SIZE 1
#define CSR_PCIE_ENDPOINT_PHY_MAX_PAYLOAD_SIZE_ADDR (CSR_BASE + 0x2814L)
#define CSR_PCIE_ENDPOINT_PHY_MAX_PAYLOAD_SIZE_SIZE 1

/* PCIE_ENDPOINT Fields */
#define CSR_PCIE_ENDPOINT_PHY_LINK_STATUS_STATUS_OFFSET 0
#define CSR_PCIE_ENDPOINT_PHY_LINK_STATUS_STATUS_SIZE 1
#define CSR_PCIE_ENDPOINT_PHY_LINK_STATUS_RATE_OFFSET 1
#define CSR_PCIE_ENDPOINT_PHY_LINK_STATUS_RATE_SIZE 1
#define CSR_PCIE_ENDPOINT_PHY_LINK_STATUS_WIDTH_OFFSET 2
#define CSR_PCIE_ENDPOINT_PHY_LINK_STATUS_WIDTH_SIZE 2
#define CSR_PCIE_ENDPOINT_PHY_LINK_STATUS_LTSSM_OFFSET 4
#define CSR_PCIE_ENDPOINT_PHY_LINK_STATUS_LTSSM_SIZE 6

/* PCIE_MSI Registers */
#define CSR_PCIE_MSI_BASE (CSR_BASE + 0x4000L)
#define CSR_PCIE_MSI_ENABLE_ADDR (CSR_BASE + 0x4000L)
#define CSR_PCIE_MSI_ENABLE_SIZE 1
#define CSR_PCIE_MSI_CLEAR_ADDR (CSR_BASE + 0x4004L)
#define CSR_PCIE_MSI_CLEAR_SIZE 1
#define CSR_PCIE_MSI_VECTOR_ADDR (CSR_BASE + 0x4008L)
#define CSR_PCIE_MSI_VECTOR_SIZE 1

/* PCIE_MSI Fields */

/* PCIE_PHY Registers */
#define CSR_PCIE_PHY_BASE (CSR_BASE + 0x4800L)
#define CSR_PCIE_PHY_PHY_LINK_STATUS_ADDR (CSR_BASE + 0x4800L)
#define CSR_PCIE_PHY_PHY_LINK_STATUS_SIZE 1
#define CSR_PCIE_PHY_PHY_MSI_ENABLE_ADDR (CSR_BASE + 0x4804L)
#define CSR_PCIE_PHY_PHY_MSI_ENABLE_SIZE 1
#define CSR_PCIE_PHY_PHY_MSIX_ENABLE_ADDR (CSR_BASE + 0x4808L)
#define CSR_PCIE_PHY_PHY_MSIX_ENABLE_SIZE 1
#define CSR_PCIE_PHY_PHY_BUS_MASTER_ENABLE_ADDR (CSR_BASE + 0x480cL)
#define CSR_PCIE_PHY_PHY_BUS_MASTER_ENABLE_SIZE 1
#define CSR_PCIE_PHY_PHY_MAX_REQUEST_SIZE_ADDR (CSR_BASE + 0x4810L)
#define CSR_PCIE_PHY_PHY_MAX_REQUEST_SIZE_SIZE 1
#define CSR_PCIE_PHY_PHY_MAX_PAYLOAD_SIZE_ADDR (CSR_BASE + 0x4814L)
#define CSR_PCIE_PHY_PHY_MAX_PAYLOAD_SIZE_SIZE 1

/* PCIE_PHY Fields */
#define CSR_PCIE_PHY_PHY_LINK_STATUS_STATUS_OFFSET 0
#define CSR_PCIE_PHY_PHY_LINK_STATUS_STATUS_SIZE 1
#define CSR_PCIE_PHY_PHY_LINK_STATUS_RATE_OFFSET 1
#define CSR_PCIE_PHY_PHY_LINK_STATUS_RATE_SIZE 1
#define CSR_PCIE_PHY_PHY_LINK_STATUS_WIDTH_OFFSET 2
#define CSR_PCIE_PHY_PHY_LINK_STATUS_WIDTH_SIZE 2
#define CSR_PCIE_PHY_PHY_LINK_STATUS_LTSSM_OFFSET 4
#define CSR_PCIE_PHY_PHY_LINK_STATUS_LTSSM_SIZE 6

/* PCIE_DMA0 Registers */
#define CSR_PCIE_DMA0_BASE (CSR_BASE + 0x5000L)
#define CSR_PCIE_DMA0_WRITER_ENABLE_ADDR (CSR_BASE + 0x5000L)
#define CSR_PCIE_DMA0_WRITER_ENABLE_SIZE 1
#define CSR_PCIE_DMA0_READER_ENABLE_ADDR (CSR_BASE + 0x5004L)
#define CSR_PCIE_DMA0_READER_ENABLE_SIZE 1

/* PCIE_DMA0 Fields */

#endif /* ! __GENERATED_CSR_H */
