/*
 * Generated by Bluespec Compiler, version 2023.01-6-g034050db (build 034050db)
 * 
 * On Wed May 10 16:14:03 EDT 2023
 * 
 */

/* Generation options: */
#ifndef __mktop_multicore_h__
#define __mktop_multicore_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"
#include "mkpipelined.h"


/* Class declaration for the mktop_multicore module */
class MOD_mktop_multicore : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_BRAM<tUInt8,tUInt32,tUInt8> INST_cache1_cacheD_bram1_memory;
  MOD_Reg<tUInt8> INST_cache1_cacheD_bram1_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache1_cacheD_bram1_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache1_cacheD_bram1_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache1_cacheD_bram1_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache1_cacheD_bram1_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache1_cacheD_bram1_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache1_cacheD_bram1_serverAdapter_outData_dequeueing;
  MOD_Wire<tUInt32> INST_cache1_cacheD_bram1_serverAdapter_outData_enqw;
  MOD_Fifo<tUInt32> INST_cache1_cacheD_bram1_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache1_cacheD_bram1_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache1_cacheD_bram1_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache1_cacheD_bram1_serverAdapter_writeWithResp;
  MOD_BRAM<tUInt8,tUWide,tUInt64> INST_cache1_cacheD_bram2_memory;
  MOD_Reg<tUInt8> INST_cache1_cacheD_bram2_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache1_cacheD_bram2_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache1_cacheD_bram2_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache1_cacheD_bram2_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache1_cacheD_bram2_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache1_cacheD_bram2_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache1_cacheD_bram2_serverAdapter_outData_dequeueing;
  MOD_Wire<tUWide> INST_cache1_cacheD_bram2_serverAdapter_outData_enqw;
  MOD_Fifo<tUWide> INST_cache1_cacheD_bram2_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache1_cacheD_bram2_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache1_cacheD_bram2_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache1_cacheD_bram2_serverAdapter_writeWithResp;
  MOD_Reg<tUInt32> INST_cache1_cacheD_cycle;
  MOD_Fifo<tUInt32> INST_cache1_cacheD_hitQ;
  MOD_Reg<tUInt8> INST_cache1_cacheD_is_downgrade;
  MOD_Reg<tUInt8> INST_cache1_cacheD_lockL1;
  MOD_Fifo<tUWide> INST_cache1_cacheD_memReqQ;
  MOD_Fifo<tUWide> INST_cache1_cacheD_memRespQ;
  MOD_Reg<tUInt8> INST_cache1_cacheD_mshr;
  MOD_Reg<tUInt8> INST_cache1_cacheD_start_fill;
  MOD_Fifo<tUWide> INST_cache1_cacheD_stb;
  MOD_Fifo<tUWide> INST_cache1_cacheD_upgrades;
  MOD_Reg<tUWide> INST_cache1_cacheD_working;
  MOD_Reg<tUWide> INST_cache1_cacheD_working_data;
  MOD_Reg<tUInt32> INST_cache1_cacheD_working_line;
  MOD_Reg<tUInt8> INST_cache1_cacheD_working_v;
  MOD_BRAM<tUInt8,tUInt32,tUInt8> INST_cache1_cacheI_bram1_memory;
  MOD_Reg<tUInt8> INST_cache1_cacheI_bram1_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache1_cacheI_bram1_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache1_cacheI_bram1_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache1_cacheI_bram1_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache1_cacheI_bram1_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache1_cacheI_bram1_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache1_cacheI_bram1_serverAdapter_outData_dequeueing;
  MOD_Wire<tUInt32> INST_cache1_cacheI_bram1_serverAdapter_outData_enqw;
  MOD_Fifo<tUInt32> INST_cache1_cacheI_bram1_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache1_cacheI_bram1_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache1_cacheI_bram1_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache1_cacheI_bram1_serverAdapter_writeWithResp;
  MOD_BRAM<tUInt8,tUWide,tUInt64> INST_cache1_cacheI_bram2_memory;
  MOD_Reg<tUInt8> INST_cache1_cacheI_bram2_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache1_cacheI_bram2_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache1_cacheI_bram2_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache1_cacheI_bram2_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache1_cacheI_bram2_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache1_cacheI_bram2_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache1_cacheI_bram2_serverAdapter_outData_dequeueing;
  MOD_Wire<tUWide> INST_cache1_cacheI_bram2_serverAdapter_outData_enqw;
  MOD_Fifo<tUWide> INST_cache1_cacheI_bram2_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache1_cacheI_bram2_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache1_cacheI_bram2_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache1_cacheI_bram2_serverAdapter_writeWithResp;
  MOD_Reg<tUInt32> INST_cache1_cacheI_cycle;
  MOD_Fifo<tUInt32> INST_cache1_cacheI_hitQ;
  MOD_Reg<tUInt8> INST_cache1_cacheI_is_downgrade;
  MOD_Reg<tUInt8> INST_cache1_cacheI_lockL1;
  MOD_Fifo<tUWide> INST_cache1_cacheI_memReqQ;
  MOD_Fifo<tUWide> INST_cache1_cacheI_memRespQ;
  MOD_Reg<tUInt8> INST_cache1_cacheI_mshr;
  MOD_Reg<tUInt8> INST_cache1_cacheI_start_fill;
  MOD_Fifo<tUWide> INST_cache1_cacheI_stb;
  MOD_Fifo<tUWide> INST_cache1_cacheI_upgrades;
  MOD_Reg<tUWide> INST_cache1_cacheI_working;
  MOD_Reg<tUWide> INST_cache1_cacheI_working_data;
  MOD_Reg<tUInt32> INST_cache1_cacheI_working_line;
  MOD_Reg<tUInt8> INST_cache1_cacheI_working_v;
  MOD_Fifo<tUInt8> INST_cache1_order_req;
  MOD_Fifo<tUInt32> INST_cache1_respD;
  MOD_Fifo<tUInt32> INST_cache1_respI;
  MOD_Fifo<tUWide> INST_cache1_upreqs;
  MOD_BRAM<tUInt8,tUInt32,tUInt8> INST_cache2_cacheD_bram1_memory;
  MOD_Reg<tUInt8> INST_cache2_cacheD_bram1_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache2_cacheD_bram1_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache2_cacheD_bram1_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache2_cacheD_bram1_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache2_cacheD_bram1_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache2_cacheD_bram1_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache2_cacheD_bram1_serverAdapter_outData_dequeueing;
  MOD_Wire<tUInt32> INST_cache2_cacheD_bram1_serverAdapter_outData_enqw;
  MOD_Fifo<tUInt32> INST_cache2_cacheD_bram1_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache2_cacheD_bram1_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache2_cacheD_bram1_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache2_cacheD_bram1_serverAdapter_writeWithResp;
  MOD_BRAM<tUInt8,tUWide,tUInt64> INST_cache2_cacheD_bram2_memory;
  MOD_Reg<tUInt8> INST_cache2_cacheD_bram2_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache2_cacheD_bram2_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache2_cacheD_bram2_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache2_cacheD_bram2_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache2_cacheD_bram2_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache2_cacheD_bram2_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache2_cacheD_bram2_serverAdapter_outData_dequeueing;
  MOD_Wire<tUWide> INST_cache2_cacheD_bram2_serverAdapter_outData_enqw;
  MOD_Fifo<tUWide> INST_cache2_cacheD_bram2_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache2_cacheD_bram2_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache2_cacheD_bram2_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache2_cacheD_bram2_serverAdapter_writeWithResp;
  MOD_Reg<tUInt32> INST_cache2_cacheD_cycle;
  MOD_Fifo<tUInt32> INST_cache2_cacheD_hitQ;
  MOD_Reg<tUInt8> INST_cache2_cacheD_is_downgrade;
  MOD_Reg<tUInt8> INST_cache2_cacheD_lockL1;
  MOD_Fifo<tUWide> INST_cache2_cacheD_memReqQ;
  MOD_Fifo<tUWide> INST_cache2_cacheD_memRespQ;
  MOD_Reg<tUInt8> INST_cache2_cacheD_mshr;
  MOD_Reg<tUInt8> INST_cache2_cacheD_start_fill;
  MOD_Fifo<tUWide> INST_cache2_cacheD_stb;
  MOD_Fifo<tUWide> INST_cache2_cacheD_upgrades;
  MOD_Reg<tUWide> INST_cache2_cacheD_working;
  MOD_Reg<tUWide> INST_cache2_cacheD_working_data;
  MOD_Reg<tUInt32> INST_cache2_cacheD_working_line;
  MOD_Reg<tUInt8> INST_cache2_cacheD_working_v;
  MOD_BRAM<tUInt8,tUInt32,tUInt8> INST_cache2_cacheI_bram1_memory;
  MOD_Reg<tUInt8> INST_cache2_cacheI_bram1_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache2_cacheI_bram1_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache2_cacheI_bram1_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache2_cacheI_bram1_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache2_cacheI_bram1_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache2_cacheI_bram1_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache2_cacheI_bram1_serverAdapter_outData_dequeueing;
  MOD_Wire<tUInt32> INST_cache2_cacheI_bram1_serverAdapter_outData_enqw;
  MOD_Fifo<tUInt32> INST_cache2_cacheI_bram1_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache2_cacheI_bram1_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache2_cacheI_bram1_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache2_cacheI_bram1_serverAdapter_writeWithResp;
  MOD_BRAM<tUInt8,tUWide,tUInt64> INST_cache2_cacheI_bram2_memory;
  MOD_Reg<tUInt8> INST_cache2_cacheI_bram2_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache2_cacheI_bram2_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache2_cacheI_bram2_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache2_cacheI_bram2_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache2_cacheI_bram2_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache2_cacheI_bram2_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache2_cacheI_bram2_serverAdapter_outData_dequeueing;
  MOD_Wire<tUWide> INST_cache2_cacheI_bram2_serverAdapter_outData_enqw;
  MOD_Fifo<tUWide> INST_cache2_cacheI_bram2_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache2_cacheI_bram2_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache2_cacheI_bram2_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache2_cacheI_bram2_serverAdapter_writeWithResp;
  MOD_Reg<tUInt32> INST_cache2_cacheI_cycle;
  MOD_Fifo<tUInt32> INST_cache2_cacheI_hitQ;
  MOD_Reg<tUInt8> INST_cache2_cacheI_is_downgrade;
  MOD_Reg<tUInt8> INST_cache2_cacheI_lockL1;
  MOD_Fifo<tUWide> INST_cache2_cacheI_memReqQ;
  MOD_Fifo<tUWide> INST_cache2_cacheI_memRespQ;
  MOD_Reg<tUInt8> INST_cache2_cacheI_mshr;
  MOD_Reg<tUInt8> INST_cache2_cacheI_start_fill;
  MOD_Fifo<tUWide> INST_cache2_cacheI_stb;
  MOD_Fifo<tUWide> INST_cache2_cacheI_upgrades;
  MOD_Reg<tUWide> INST_cache2_cacheI_working;
  MOD_Reg<tUWide> INST_cache2_cacheI_working_data;
  MOD_Reg<tUInt32> INST_cache2_cacheI_working_line;
  MOD_Reg<tUInt8> INST_cache2_cacheI_working_v;
  MOD_Fifo<tUInt8> INST_cache2_order_req;
  MOD_Fifo<tUInt32> INST_cache2_respD;
  MOD_Fifo<tUInt32> INST_cache2_respI;
  MOD_Fifo<tUWide> INST_cache2_upreqs;
  MOD_Reg<tUInt32> INST_cycle_count;
  MOD_Reg<tUWide> INST_dreq1;
  MOD_Reg<tUWide> INST_dreq2;
  MOD_Reg<tUWide> INST_ireq1;
  MOD_Reg<tUWide> INST_ireq2;
  MOD_Fifo<tUWide> INST_mmioreq1;
  MOD_Fifo<tUWide> INST_mmioreq2;
  MOD_BRAM<tUInt8,tUWide,tUInt8> INST_ppp_cacheL2_bram_memory;
  MOD_Reg<tUInt8> INST_ppp_cacheL2_bram_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_ppp_cacheL2_bram_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_ppp_cacheL2_bram_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_ppp_cacheL2_bram_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_ppp_cacheL2_bram_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_ppp_cacheL2_bram_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_ppp_cacheL2_bram_serverAdapter_outData_dequeueing;
  MOD_Wire<tUWide> INST_ppp_cacheL2_bram_serverAdapter_outData_enqw;
  MOD_Fifo<tUWide> INST_ppp_cacheL2_bram_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_ppp_cacheL2_bram_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_ppp_cacheL2_bram_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_ppp_cacheL2_bram_serverAdapter_writeWithResp;
  MOD_Fifo<tUWide> INST_ppp_cacheL2_hitQ;
  MOD_Reg<tUInt8> INST_ppp_cacheL2_lockL1;
  MOD_Fifo<tUWide> INST_ppp_cacheL2_memReqQ;
  MOD_Fifo<tUWide> INST_ppp_cacheL2_memRespQ;
  MOD_Reg<tUWide> INST_ppp_cacheL2_missReq;
  MOD_Reg<tUInt8> INST_ppp_cacheL2_mshr;
  MOD_Reg<tUInt8> INST_ppp_cacheL2_start_fill;
  MOD_Fifo<tUWide> INST_ppp_cacheL2_stb;
  MOD_Reg<tUWide> INST_ppp_cacheL2_working;
  MOD_Reg<tUWide> INST_ppp_cacheL2_working_line;
  MOD_Reg<tUInt8> INST_ppp_cacheL2_working_v;
  MOD_BRAM<tUInt32,tUWide,tUInt8> INST_ppp_mainMem_bram_memory;
  MOD_Reg<tUInt8> INST_ppp_mainMem_bram_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_ppp_mainMem_bram_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_ppp_mainMem_bram_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_ppp_mainMem_bram_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_ppp_mainMem_bram_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_ppp_mainMem_bram_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_ppp_mainMem_bram_serverAdapter_outData_dequeueing;
  MOD_Wire<tUWide> INST_ppp_mainMem_bram_serverAdapter_outData_enqw;
  MOD_Fifo<tUWide> INST_ppp_mainMem_bram_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_ppp_mainMem_bram_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_ppp_mainMem_bram_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_ppp_mainMem_bram_serverAdapter_writeWithResp;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_0_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_10_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_11_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_12_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_13_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_14_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_15_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_16_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_17_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_18_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_19_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_1_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_2_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_3_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_4_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_5_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_6_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_7_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_8_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_9_rv;
  MOD_Fifo<tUInt8> INST_ppp_order_req;
  MOD_mkpipelined INST_rv_core1;
  MOD_mkpipelined INST_rv_core2;
 
 /* Constructor */
 public:
  MOD_mktop_multicore(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_cache1_order_req_first____d2804;
  tUInt8 DEF_ppp_order_req_first____d2793;
  tUInt8 DEF_cache2_order_req_first____d2795;
  tUInt8 DEF_ppp_cacheL2_stb_first__409_BITS_537_TO_512_410_ETC___d2412;
  tUInt8 DEF_NOT_IF_ppp_cacheL2_bram_serverAdapter_outData__ETC___d2429;
  tUInt8 DEF_ppp_cacheL2_stb_notEmpty____d2405;
  tUInt8 DEF_NOT_ppp_cacheL2_stb_notEmpty__405___d2406;
  tUInt8 DEF_ppp_cacheL2_stb_notEmpty__405_AND_ppp_cacheL2__ETC___d2413;
  tUInt8 DEF_x__h120437;
  tUInt8 DEF_cache2_cacheI_stb_first__861_BITS_67_TO_36_862_ETC___d1864;
  tUInt8 DEF_cache2_cacheI_stb_notEmpty____d1857;
  tUInt8 DEF_NOT_IF_cache2_cacheI_bram1_serverAdapter_outDa_ETC___d1881;
  tUInt8 DEF_NOT_cache2_cacheI_stb_notEmpty__857___d1858;
  tUInt8 DEF_x__h103788;
  tUInt8 DEF_cache2_cacheI_stb_notEmpty__857_AND_cache2_cac_ETC___d1865;
  tUInt8 DEF_cache2_cacheD_stb_first__286_BITS_67_TO_36_287_ETC___d1289;
  tUInt8 DEF_cache2_cacheD_stb_notEmpty____d1282;
  tUInt8 DEF_NOT_IF_cache2_cacheD_bram1_serverAdapter_outDa_ETC___d1306;
  tUInt8 DEF_NOT_cache2_cacheD_stb_notEmpty__282___d1283;
  tUInt8 DEF_x__h74683;
  tUInt8 DEF_cache2_cacheD_stb_notEmpty__282_AND_cache2_cac_ETC___d1290;
  tUInt8 DEF_cache1_cacheI_stb_first__86_BITS_67_TO_36_87_E_ETC___d689;
  tUInt8 DEF_cache1_cacheI_stb_notEmpty____d682;
  tUInt8 DEF_NOT_IF_cache1_cacheI_bram1_serverAdapter_outDa_ETC___d706;
  tUInt8 DEF_NOT_cache1_cacheI_stb_notEmpty__82___d683;
  tUInt8 DEF_x__h44886;
  tUInt8 DEF_cache1_cacheI_stb_notEmpty__82_AND_cache1_cach_ETC___d690;
  tUInt8 DEF_cache1_cacheD_stb_first__11_BITS_67_TO_36_12_E_ETC___d114;
  tUInt8 DEF_cache1_cacheD_stb_notEmpty____d107;
  tUInt8 DEF_NOT_IF_cache1_cacheD_bram1_serverAdapter_outDa_ETC___d131;
  tUInt8 DEF_NOT_cache1_cacheD_stb_notEmpty__07___d108;
  tUInt8 DEF_x__h15776;
  tUInt8 DEF_cache1_cacheD_stb_notEmpty__07_AND_cache1_cach_ETC___d115;
  tUWide DEF_ppp_cacheL2_working___d2402;
  tUWide DEF_cache2_upreqs_first____d2779;
  tUWide DEF_cache2_cacheD_memReqQ_first____d2334;
  tUWide DEF_cache1_upreqs_first____d2751;
  tUWide DEF_cache1_cacheD_memReqQ_first____d1159;
  tUWide DEF_ppp_cacheL2_stb_first____d2409;
  tUWide DEF_ppp_cacheL2_working_line___d2462;
  tUWide DEF_ppp_cacheL2_bram_serverAdapter_outData_enqw_wget____d2358;
  tUWide DEF_ppp_cacheL2_bram_serverAdapter_outData_ff_first____d2416;
  tUWide DEF_ppp_mainMem_dl_d_19_rv_port0__read____d2726;
  tUWide DEF_ppp_mainMem_dl_d_0_rv_port1__read____d2708;
  tUWide DEF_cache2_cacheI_working___d1854;
  tUWide DEF_cache2_cacheD_working___d1279;
  tUWide DEF_cache1_cacheI_working___d679;
  tUWide DEF_cache1_cacheD_working___d104;
  tUWide DEF_cache2_cacheI_stb_first____d1861;
  tUWide DEF_cache2_cacheD_stb_first____d1286;
  tUWide DEF_cache1_cacheI_stb_first____d686;
  tUWide DEF_cache1_cacheD_stb_first____d111;
  tUInt32 DEF_cache2_cacheI_working_line___d2052;
  tUInt32 DEF_cache2_cacheI_bram1_serverAdapter_outData_enqw_ETC___d1758;
  tUInt32 DEF_cache2_cacheI_bram1_serverAdapter_outData_ff_f_ETC___d1868;
  tUInt32 DEF_cache2_cacheD_working_line___d1477;
  tUInt32 DEF_cache2_cacheD_bram1_serverAdapter_outData_enqw_ETC___d1183;
  tUInt32 DEF_cache2_cacheD_bram1_serverAdapter_outData_ff_f_ETC___d1293;
  tUInt32 DEF_cache1_cacheI_working_line___d877;
  tUInt32 DEF_cache1_cacheI_bram1_serverAdapter_outData_enqw_ETC___d583;
  tUInt32 DEF_cache1_cacheI_bram1_serverAdapter_outData_ff_f_ETC___d693;
  tUInt32 DEF_cache1_cacheD_working_line___d302;
  tUInt32 DEF_cache1_cacheD_bram1_serverAdapter_outData_enqw_ETC___d7;
  tUInt32 DEF_cache1_cacheD_bram1_serverAdapter_outData_ff_f_ETC___d118;
  tUInt8 DEF_b__h122299;
  tUInt8 DEF_b__h118822;
  tUInt8 DEF_b__h94180;
  tUInt8 DEF_b__h88996;
  tUInt8 DEF_b__h65075;
  tUInt8 DEF_b__h59891;
  tUInt8 DEF_b__h35278;
  tUInt8 DEF_b__h30094;
  tUInt8 DEF_b__h6160;
  tUInt8 DEF_b__h964;
  tUInt8 DEF_ppp_mainMem_bram_serverAdapter_s1___d2537;
  tUInt8 DEF_ppp_cacheL2_bram_serverAdapter_s1___d2384;
  tUInt8 DEF_cache2_cacheI_bram2_serverAdapter_s1___d1832;
  tUInt8 DEF_cache2_cacheI_bram1_serverAdapter_s1___d1784;
  tUInt8 DEF_cache2_cacheD_bram2_serverAdapter_s1___d1257;
  tUInt8 DEF_cache2_cacheD_bram1_serverAdapter_s1___d1209;
  tUInt8 DEF_cache1_cacheI_bram2_serverAdapter_s1___d657;
  tUInt8 DEF_cache1_cacheI_bram1_serverAdapter_s1___d609;
  tUInt8 DEF_cache1_cacheD_bram2_serverAdapter_s1___d82;
  tUInt8 DEF_cache1_cacheD_bram1_serverAdapter_s1___d34;
  tUInt8 DEF_ppp_mainMem_bram_serverAdapter_cnt_3_whas____d2516;
  tUInt8 DEF_ppp_mainMem_bram_serverAdapter_cnt_2_whas____d2514;
  tUInt8 DEF_ppp_mainMem_bram_serverAdapter_cnt_1_whas____d2513;
  tUInt8 DEF_ppp_mainMem_bram_serverAdapter_outData_ff_i_no_ETC___d2507;
  tUInt8 DEF_ppp_cacheL2_memRespQ_notEmpty____d2487;
  tUInt8 DEF_ppp_cacheL2_bram_serverAdapter_cnt_3_whas____d2363;
  tUInt8 DEF_ppp_cacheL2_bram_serverAdapter_cnt_2_whas____d2361;
  tUInt8 DEF_ppp_cacheL2_bram_serverAdapter_cnt_1_whas____d2360;
  tUInt8 DEF_ppp_cacheL2_bram_serverAdapter_outData_ff_i_no_ETC___d2355;
  tUInt8 DEF_cache2_cacheI_memRespQ_notEmpty____d2130;
  tUInt8 DEF_cache2_cacheI_bram2_serverAdapter_cnt_3_whas____d1811;
  tUInt8 DEF_cache2_cacheI_bram2_serverAdapter_cnt_2_whas____d1809;
  tUInt8 DEF_cache2_cacheI_bram2_serverAdapter_cnt_1_whas____d1808;
  tUInt8 DEF_cache2_cacheI_bram2_serverAdapter_outData_ff_i_ETC___d1803;
  tUInt8 DEF_cache2_cacheI_bram1_serverAdapter_cnt_3_whas____d1763;
  tUInt8 DEF_cache2_cacheI_bram1_serverAdapter_cnt_2_whas____d1761;
  tUInt8 DEF_cache2_cacheI_bram1_serverAdapter_cnt_1_whas____d1760;
  tUInt8 DEF_cache2_cacheI_bram1_serverAdapter_outData_ff_i_ETC___d1755;
  tUInt8 DEF_cache2_cacheD_memRespQ_notEmpty____d1555;
  tUInt8 DEF_cache2_cacheD_bram2_serverAdapter_cnt_3_whas____d1236;
  tUInt8 DEF_cache2_cacheD_bram2_serverAdapter_cnt_2_whas____d1234;
  tUInt8 DEF_cache2_cacheD_bram2_serverAdapter_cnt_1_whas____d1233;
  tUInt8 DEF_cache2_cacheD_bram2_serverAdapter_outData_ff_i_ETC___d1228;
  tUInt8 DEF_cache2_cacheD_bram1_serverAdapter_cnt_3_whas____d1188;
  tUInt8 DEF_cache2_cacheD_bram1_serverAdapter_cnt_2_whas____d1186;
  tUInt8 DEF_cache2_cacheD_bram1_serverAdapter_cnt_1_whas____d1185;
  tUInt8 DEF_cache2_cacheD_bram1_serverAdapter_outData_ff_i_ETC___d1180;
  tUInt8 DEF_cache1_cacheI_memRespQ_notEmpty____d955;
  tUInt8 DEF_cache1_cacheI_bram2_serverAdapter_cnt_3_whas____d636;
  tUInt8 DEF_cache1_cacheI_bram2_serverAdapter_cnt_2_whas____d634;
  tUInt8 DEF_cache1_cacheI_bram2_serverAdapter_cnt_1_whas____d633;
  tUInt8 DEF_cache1_cacheI_bram2_serverAdapter_outData_ff_i_ETC___d628;
  tUInt8 DEF_cache1_cacheI_bram1_serverAdapter_cnt_3_whas____d588;
  tUInt8 DEF_cache1_cacheI_bram1_serverAdapter_cnt_2_whas____d586;
  tUInt8 DEF_cache1_cacheI_bram1_serverAdapter_cnt_1_whas____d585;
  tUInt8 DEF_cache1_cacheI_bram1_serverAdapter_outData_ff_i_ETC___d580;
  tUInt8 DEF_cache1_cacheD_memRespQ_notEmpty____d380;
  tUInt8 DEF_cache1_cacheD_bram2_serverAdapter_cnt_3_whas____d61;
  tUInt8 DEF_cache1_cacheD_bram2_serverAdapter_cnt_2_whas____d59;
  tUInt8 DEF_cache1_cacheD_bram2_serverAdapter_cnt_1_whas____d58;
  tUInt8 DEF_cache1_cacheD_bram2_serverAdapter_outData_ff_i_ETC___d53;
  tUInt8 DEF_cache1_cacheD_bram1_serverAdapter_cnt_3_whas____d12;
  tUInt8 DEF_cache1_cacheD_bram1_serverAdapter_cnt_2_whas____d10;
  tUInt8 DEF_cache1_cacheD_bram1_serverAdapter_cnt_1_whas____d9;
  tUInt8 DEF_cache1_cacheD_bram1_serverAdapter_outData_ff_i_ETC___d4;
  tUInt32 DEF__read_memReq_addr__h103744;
  tUInt32 DEF__read_memReq_addr__h74639;
  tUInt32 DEF__read_memReq_addr__h44842;
  tUInt32 DEF__read_memReq_addr__h15730;
  tUInt32 DEF__read_memReq_addr__h120394;
  tUInt32 DEF_y__h103784;
  tUInt32 DEF_x__h103814;
  tUInt32 DEF_y__h74679;
  tUInt32 DEF_x__h74709;
  tUInt32 DEF_y__h44882;
  tUInt32 DEF_x__h44912;
  tUInt32 DEF_y__h15772;
  tUInt32 DEF_x__h15802;
  tUInt32 DEF_x__h106222;
  tUInt32 DEF_x__h77117;
  tUInt32 DEF_x__h47320;
  tUInt32 DEF_x__h18213;
  tUInt32 DEF__read_tag__h106251;
  tUInt32 DEF_x_wget_tag__h88554;
  tUInt32 DEF_x_first_tag__h99667;
  tUInt32 DEF__read_tag__h77146;
  tUInt32 DEF_x_wget_tag__h59449;
  tUInt32 DEF_x_first_tag__h70562;
  tUInt32 DEF__read_tag__h47349;
  tUInt32 DEF_x_wget_tag__h29652;
  tUInt32 DEF_x_first_tag__h40765;
  tUInt32 DEF__read_tag__h18242;
  tUInt32 DEF_x_first_tag__h11653;
  tUInt32 DEF_x_wget_tag__h522;
  tUInt32 DEF_y__h120433;
  tUInt32 DEF_x__h120618;
  tUInt32 DEF__read_tag__h120647;
  tUInt32 DEF_x_first_tag__h120273;
  tUInt32 DEF_x_wget_tag__h118354;
  tUInt8 DEF_x__h103804;
  tUInt8 DEF_x__h74699;
  tUInt8 DEF_x__h44902;
  tUInt8 DEF_x__h15792;
  tUInt8 DEF_x__h120890;
  tUInt8 DEF_x_first_valid__h120272;
  tUInt8 DEF_x_wget_valid__h118353;
  tUInt8 DEF_x__h108585;
  tUInt8 DEF_x_wget_valid__h88553;
  tUInt8 DEF_x_first_valid__h99666;
  tUInt8 DEF_x__h79480;
  tUInt8 DEF_x_wget_valid__h59448;
  tUInt8 DEF_x_first_valid__h70561;
  tUInt8 DEF_x__h49683;
  tUInt8 DEF_x_wget_valid__h29651;
  tUInt8 DEF_x_first_valid__h40764;
  tUInt8 DEF_x__h20576;
  tUInt8 DEF_x_first_valid__h11652;
  tUInt8 DEF_x_wget_valid__h521;
  tUInt8 DEF_ppp_cacheL2_working_402_BIT_538___d2403;
  tUInt8 DEF_cache2_upreqs_first__779_BIT_538___d2780;
  tUInt8 DEF_cache1_upreqs_first__751_BIT_538___d2752;
  tUInt8 DEF_cache2_cacheD_memReqQ_first__334_BIT_538___d2335;
  tUInt8 DEF_cache1_cacheD_memReqQ_first__159_BIT_538___d1160;
  tUInt8 DEF_ppp_mainMem_bram_serverAdapter_s1_537_BIT_0___d2538;
  tUInt8 DEF_ppp_cacheL2_bram_serverAdapter_s1_384_BIT_0___d2385;
  tUInt8 DEF_cache2_cacheI_bram2_serverAdapter_s1_832_BIT_0___d1833;
  tUInt8 DEF_cache2_cacheI_bram1_serverAdapter_s1_784_BIT_0___d1785;
  tUInt8 DEF_cache2_cacheD_bram2_serverAdapter_s1_257_BIT_0___d1258;
  tUInt8 DEF_cache2_cacheD_bram1_serverAdapter_s1_209_BIT_0___d1210;
  tUInt8 DEF_cache1_cacheI_bram2_serverAdapter_s1_57_BIT_0___d658;
  tUInt8 DEF_cache1_cacheI_bram1_serverAdapter_s1_09_BIT_0___d610;
  tUInt8 DEF_cache1_cacheD_bram2_serverAdapter_s1_2_BIT_0___d83;
  tUInt8 DEF_cache1_cacheD_bram1_serverAdapter_s1_4_BIT_0___d35;
  tUInt32 DEF_x__h103783;
  tUInt32 DEF_x__h74678;
  tUInt32 DEF_x__h44881;
  tUInt32 DEF_x__h15771;
  tUInt32 DEF_x__h120432;
  tUInt8 DEF_cache2_cacheI_working_854_BITS_71_TO_68_855_EQ_0___d1856;
  tUInt8 DEF_cache2_cacheD_working_279_BITS_71_TO_68_280_EQ_0___d1281;
  tUInt8 DEF_cache1_cacheI_working_79_BITS_71_TO_68_80_EQ_0___d681;
  tUInt8 DEF_cache1_cacheD_working_04_BITS_71_TO_68_05_EQ_0___d106;
  tUInt8 DEF_cache2_cacheI_stb_first__861_BITS_67_TO_49_051_ETC___d2054;
  tUInt8 DEF_cache2_cacheI_working_854_BITS_67_TO_49_887_EQ_ETC___d1888;
  tUInt8 DEF_IF_cache2_cacheI_bram1_serverAdapter_outData_f_ETC___d1874;
  tUInt8 DEF_cache2_cacheD_stb_first__286_BITS_67_TO_49_476_ETC___d1479;
  tUInt8 DEF_cache2_cacheD_working_279_BITS_67_TO_49_312_EQ_ETC___d1313;
  tUInt8 DEF_IF_cache2_cacheD_bram1_serverAdapter_outData_f_ETC___d1299;
  tUInt8 DEF_cache1_cacheI_stb_first__86_BITS_67_TO_49_76_E_ETC___d879;
  tUInt8 DEF_cache1_cacheI_working_79_BITS_67_TO_49_12_EQ_I_ETC___d713;
  tUInt8 DEF_IF_cache1_cacheI_bram1_serverAdapter_outData_f_ETC___d699;
  tUInt8 DEF_cache1_cacheD_stb_first__11_BITS_67_TO_49_01_E_ETC___d304;
  tUInt8 DEF_cache1_cacheD_working_04_BITS_67_TO_49_37_EQ_I_ETC___d138;
  tUInt8 DEF_IF_cache1_cacheD_bram1_serverAdapter_outData_f_ETC___d124;
  tUInt8 DEF_ppp_cacheL2_stb_first__409_BITS_537_TO_520_461_ETC___d2464;
  tUInt8 DEF_IF_ppp_cacheL2_bram_serverAdapter_outData_ff_i_ETC___d2422;
  tUInt8 DEF_ppp_cacheL2_working_line_462_BITS_531_TO_530_4_ETC___d2476;
  tUInt8 DEF_IF_ppp_cacheL2_bram_serverAdapter_outData_ff_i_ETC___d2428;
  tUInt8 DEF_cache2_cacheI_working_line_052_BITS_20_TO_19_0_ETC___d2094;
  tUInt8 DEF_IF_cache2_cacheI_bram1_serverAdapter_outData_f_ETC___d1880;
  tUInt8 DEF_cache2_cacheD_working_line_477_BITS_20_TO_19_5_ETC___d1519;
  tUInt8 DEF_IF_cache2_cacheD_bram1_serverAdapter_outData_f_ETC___d1305;
  tUInt8 DEF_cache1_cacheI_working_line_77_BITS_20_TO_19_18_ETC___d919;
  tUInt8 DEF_IF_cache1_cacheI_bram1_serverAdapter_outData_f_ETC___d705;
  tUInt8 DEF_cache1_cacheD_working_line_02_BITS_20_TO_19_43_ETC___d344;
  tUInt8 DEF_IF_cache1_cacheD_bram1_serverAdapter_outData_f_ETC___d130;
  tUInt8 DEF_NOT_cache1_order_req_first__804___d2807;
  tUInt8 DEF_NOT_cache2_order_req_first__795___d2798;
  tUInt8 DEF_NOT_ppp_cacheL2_stb_first__409_BITS_537_TO_520_ETC___d2465;
  tUInt8 DEF_NOT_cache2_cacheI_stb_first__861_BITS_67_TO_49_ETC___d2055;
  tUInt8 DEF_NOT_cache2_cacheI_working_854_BITS_67_TO_49_88_ETC___d1889;
  tUInt8 DEF_NOT_cache2_cacheD_stb_first__286_BITS_67_TO_49_ETC___d1480;
  tUInt8 DEF_NOT_cache2_cacheD_working_279_BITS_67_TO_49_31_ETC___d1314;
  tUInt8 DEF_NOT_cache1_cacheI_stb_first__86_BITS_67_TO_49__ETC___d880;
  tUInt8 DEF_NOT_cache1_cacheI_working_79_BITS_67_TO_49_12__ETC___d714;
  tUInt8 DEF_NOT_cache1_cacheD_stb_first__11_BITS_67_TO_49__ETC___d305;
  tUInt8 DEF_NOT_cache1_cacheD_working_04_BITS_67_TO_49_37__ETC___d139;
  tUInt8 DEF_NOT_ppp_cacheL2_working_402_BIT_538_403___d2445;
  tUInt8 DEF_NOT_cache2_cacheI_working_854_BITS_71_TO_68_85_ETC___d1914;
  tUInt8 DEF_NOT_cache2_cacheD_working_279_BITS_71_TO_68_28_ETC___d1339;
  tUInt8 DEF_NOT_cache1_cacheI_working_79_BITS_71_TO_68_80__ETC___d739;
  tUInt8 DEF_NOT_cache1_cacheD_working_04_BITS_71_TO_68_05__ETC___d164;
 
 /* Local definitions */
 private:
  tUInt8 DEF__read_offset__h103739;
  tUInt8 DEF__read_offset__h74634;
  tUInt8 DEF__read_offset__h44837;
  tUInt8 DEF__read_offset__h15725;
  tUWide DEF_rv_core2_getMMIOReq___d2938;
  tUWide DEF_rv_core2_getDReq___d2917;
  tUWide DEF_rv_core2_getIReq___d2895;
  tUWide DEF_rv_core1_getMMIOReq___d2872;
  tUWide DEF_rv_core1_getDReq___d2851;
  tUWide DEF_rv_core1_getIReq___d2829;
  tUWide DEF_ppp_cacheL2_memReqQ_first____d2720;
  tUWide DEF_cache2_cacheI_memReqQ_first____d2332;
  tUWide DEF_cache1_cacheI_memReqQ_first____d1157;
  tUWide DEF_ppp_cacheL2_bram_memory_read____d2391;
  tUWide DEF_ppp_mainMem_dl_d_19_rv_port1__read____d2555;
  tUWide DEF_ppp_mainMem_dl_d_18_rv_port1__read____d2564;
  tUWide DEF_ppp_mainMem_dl_d_18_rv_port0__read____d2553;
  tUWide DEF_ppp_mainMem_dl_d_17_rv_port1__read____d2572;
  tUWide DEF_ppp_mainMem_dl_d_17_rv_port0__read____d2562;
  tUWide DEF_ppp_mainMem_dl_d_16_rv_port1__read____d2580;
  tUWide DEF_ppp_mainMem_dl_d_16_rv_port0__read____d2570;
  tUWide DEF_ppp_mainMem_dl_d_15_rv_port1__read____d2588;
  tUWide DEF_ppp_mainMem_dl_d_15_rv_port0__read____d2578;
  tUWide DEF_ppp_mainMem_dl_d_14_rv_port1__read____d2596;
  tUWide DEF_ppp_mainMem_dl_d_14_rv_port0__read____d2586;
  tUWide DEF_ppp_mainMem_dl_d_13_rv_port1__read____d2604;
  tUWide DEF_ppp_mainMem_dl_d_13_rv_port0__read____d2594;
  tUWide DEF_ppp_mainMem_dl_d_12_rv_port1__read____d2612;
  tUWide DEF_ppp_mainMem_dl_d_12_rv_port0__read____d2602;
  tUWide DEF_ppp_mainMem_dl_d_11_rv_port1__read____d2620;
  tUWide DEF_ppp_mainMem_dl_d_11_rv_port0__read____d2610;
  tUWide DEF_ppp_mainMem_dl_d_10_rv_port1__read____d2628;
  tUWide DEF_ppp_mainMem_dl_d_10_rv_port0__read____d2618;
  tUWide DEF_ppp_mainMem_dl_d_9_rv_port1__read____d2636;
  tUWide DEF_ppp_mainMem_dl_d_9_rv_port0__read____d2626;
  tUWide DEF_ppp_mainMem_dl_d_8_rv_port1__read____d2644;
  tUWide DEF_ppp_mainMem_dl_d_8_rv_port0__read____d2634;
  tUWide DEF_ppp_mainMem_dl_d_7_rv_port1__read____d2652;
  tUWide DEF_ppp_mainMem_dl_d_7_rv_port0__read____d2642;
  tUWide DEF_ppp_mainMem_dl_d_6_rv_port1__read____d2660;
  tUWide DEF_ppp_mainMem_dl_d_6_rv_port0__read____d2650;
  tUWide DEF_ppp_mainMem_dl_d_5_rv_port1__read____d2668;
  tUWide DEF_ppp_mainMem_dl_d_5_rv_port0__read____d2658;
  tUWide DEF_ppp_mainMem_dl_d_4_rv_port1__read____d2676;
  tUWide DEF_ppp_mainMem_dl_d_4_rv_port0__read____d2666;
  tUWide DEF_ppp_mainMem_dl_d_3_rv_port1__read____d2684;
  tUWide DEF_ppp_mainMem_dl_d_3_rv_port0__read____d2674;
  tUWide DEF_ppp_mainMem_dl_d_2_rv_port1__read____d2692;
  tUWide DEF_ppp_mainMem_dl_d_2_rv_port0__read____d2682;
  tUWide DEF_ppp_mainMem_dl_d_1_rv_port1__read____d2700;
  tUWide DEF_ppp_mainMem_dl_d_1_rv_port0__read____d2690;
  tUWide DEF_ppp_mainMem_dl_d_0_rv_port0__read____d2698;
  tUWide DEF_x_wget__h121806;
  tUWide DEF_x_first__h121691;
  tUWide DEF_v__h122869;
  tUWide DEF_data__h121048;
  tUWide DEF_v__h138868;
  tUWide DEF_cache2_cacheI_memRespQ_first____d2143;
  tUWide DEF_cache2_cacheI_working_data__h109455;
  tUWide DEF_cache2_cacheI_bram2_serverAdapter_outData_enqw_ETC___d1806;
  tUWide DEF_cache2_cacheI_bram2_serverAdapter_outData_ff_f_ETC___d1907;
  tUWide DEF_cache2_cacheI_bram2_memory_read____d1839;
  tUWide DEF_cache2_cacheD_memRespQ_first____d1568;
  tUWide DEF_cache2_cacheD_working_data__h80350;
  tUWide DEF_cache2_cacheD_bram2_serverAdapter_outData_enqw_ETC___d1231;
  tUWide DEF_cache2_cacheD_bram2_serverAdapter_outData_ff_f_ETC___d1332;
  tUWide DEF_cache2_cacheD_bram2_memory_read____d1264;
  tUWide DEF_cache1_cacheI_memRespQ_first____d968;
  tUWide DEF_cache1_cacheI_working_data__h50553;
  tUWide DEF_cache1_cacheI_bram2_serverAdapter_outData_enqw_ETC___d631;
  tUWide DEF_cache1_cacheI_bram2_serverAdapter_outData_ff_f_ETC___d732;
  tUWide DEF_cache1_cacheI_bram2_memory_read____d664;
  tUWide DEF_cache1_cacheD_memRespQ_first____d393;
  tUWide DEF_cache1_cacheD_working_data__h21448;
  tUWide DEF_cache1_cacheD_bram2_serverAdapter_outData_enqw_ETC___d56;
  tUWide DEF_cache1_cacheD_bram2_serverAdapter_outData_ff_f_ETC___d157;
  tUWide DEF_cache1_cacheD_bram2_memory_read____d89;
  tUWide DEF_cache2_cacheD_upgrades_first____d2771;
  tUWide DEF_cache1_cacheD_upgrades_first____d2741;
  tUWide DEF_mmioreq2_first____d2955;
  tUWide DEF_dreq2___d2931;
  tUWide DEF_ireq2___d2906;
  tUWide DEF_mmioreq1_first____d2889;
  tUWide DEF_dreq1___d2865;
  tUWide DEF_ireq1___d2840;
  tUInt8 DEF_cache2_cacheI_is_downgrade__h103849;
  tUInt8 DEF_cache2_cacheD_is_downgrade__h74744;
  tUInt8 DEF_cache1_cacheI_is_downgrade__h44947;
  tUInt8 DEF_cache1_cacheD_is_downgrade__h15837;
  tUWide DEF_ppp_cacheL2_working_402_BITS_538_TO_0___d2460;
  tUWide DEF_ppp_cacheL2_working_402_BITS_537_TO_0___d2444;
  tUWide DEF_din_datain_data__h121266;
  tUWide DEF_x3__h133050;
  tUWide DEF_x__h120472;
  tUWide DEF_x_data__h120927;
  tUWide DEF_x_first_data__h120274;
  tUWide DEF_x_wget_data__h118355;
  tUWide DEF_x__h133229;
  tUWide DEF_x__h132740;
  tUWide DEF_x__h132482;
  tUWide DEF_x__h132224;
  tUWide DEF_x__h131966;
  tUWide DEF_x__h131708;
  tUWide DEF_x__h131450;
  tUWide DEF_x__h131192;
  tUWide DEF_x__h130934;
  tUWide DEF_x__h130676;
  tUWide DEF_x__h130418;
  tUWide DEF_x__h130160;
  tUWide DEF_x__h129902;
  tUWide DEF_x__h129644;
  tUWide DEF_x__h129386;
  tUWide DEF_x__h129128;
  tUWide DEF_x__h128870;
  tUWide DEF_x__h128612;
  tUWide DEF_x__h128354;
  tUWide DEF_x__h128096;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__143_BITS_511_TO_480___d2166;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__143_BITS_479_TO_448___d2165;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__143_BITS_447_TO_416___d2163;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__143_BITS_415_TO_384___d2162;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__143_BITS_383_TO_352___d2160;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__143_BITS_351_TO_320___d2159;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__143_BITS_319_TO_288___d2157;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__143_BITS_287_TO_256___d2156;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__143_BITS_255_TO_224___d2154;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__143_BITS_223_TO_192___d2153;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__143_BITS_191_TO_160___d2151;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__143_BITS_159_TO_128___d2150;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__143_BITS_127_TO_96___d2148;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__143_BITS_95_TO_64___d2147;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__143_BITS_63_TO_32___d2145;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__143_BITS_31_TO_0___d2144;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__568_BITS_511_TO_480___d1591;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__568_BITS_479_TO_448___d1590;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__568_BITS_447_TO_416___d1588;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__568_BITS_415_TO_384___d1587;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__568_BITS_383_TO_352___d1585;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__568_BITS_351_TO_320___d1584;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__568_BITS_319_TO_288___d1582;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__568_BITS_287_TO_256___d1581;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__568_BITS_255_TO_224___d1579;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__568_BITS_223_TO_192___d1578;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__568_BITS_191_TO_160___d1576;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__568_BITS_159_TO_128___d1575;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__568_BITS_127_TO_96___d1573;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__568_BITS_95_TO_64___d1572;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__568_BITS_63_TO_32___d1570;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__568_BITS_31_TO_0___d1569;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__68_BITS_511_TO_480___d991;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__68_BITS_479_TO_448___d990;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__68_BITS_447_TO_416___d988;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__68_BITS_415_TO_384___d987;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__68_BITS_383_TO_352___d985;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__68_BITS_351_TO_320___d984;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__68_BITS_319_TO_288___d982;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__68_BITS_287_TO_256___d981;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__68_BITS_255_TO_224___d979;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__68_BITS_223_TO_192___d978;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__68_BITS_191_TO_160___d976;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__68_BITS_159_TO_128___d975;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__68_BITS_127_TO_96___d973;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__68_BITS_95_TO_64___d972;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__68_BITS_63_TO_32___d970;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__68_BITS_31_TO_0___d969;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__93_BITS_511_TO_480___d416;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__93_BITS_479_TO_448___d415;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__93_BITS_447_TO_416___d413;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__93_BITS_415_TO_384___d412;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__93_BITS_383_TO_352___d410;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__93_BITS_351_TO_320___d409;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__93_BITS_319_TO_288___d407;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__93_BITS_287_TO_256___d406;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__93_BITS_255_TO_224___d404;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__93_BITS_223_TO_192___d403;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__93_BITS_191_TO_160___d401;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__93_BITS_159_TO_128___d400;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__93_BITS_127_TO_96___d398;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__93_BITS_95_TO_64___d397;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__93_BITS_63_TO_32___d395;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__93_BITS_31_TO_0___d394;
  tUInt32 DEF_x__h103880;
  tUInt32 DEF_x__h74775;
  tUInt32 DEF_x__h44978;
  tUInt32 DEF_x__h15868;
  tUInt32 DEF_x__h112016;
  tUInt32 DEF_x__h82911;
  tUInt32 DEF_x__h53114;
  tUInt32 DEF_x__h24009;
  tUInt8 DEF__read_idx__h120388;
  tUInt8 DEF__read_idx__h103737;
  tUInt8 DEF__read_idx__h74632;
  tUInt8 DEF__read_idx__h44835;
  tUInt8 DEF__read_idx__h15723;
  tUWide DEF_IF_ppp_cacheL2_bram_serverAdapter_outData_ff_i_ETC___d2443;
  tUWide DEF_IF_ppp_cacheL2_bram_serverAdapter_outData_enqw_ETC___d2442;
  tUWide DEF_v__h133096;
  tUWide DEF_IF_ppp_mainMem_bram_serverAdapter_outData_ff_i_ETC___d2713;
  tUWide DEF_x__h121904;
  tUWide DEF_IF_ppp_cacheL2_stb_notEmpty__405_AND_ppp_cache_ETC___d2455;
  tUWide DEF_x__h120487;
  tUWide DEF_IF_ppp_cacheL2_bram_serverAdapter_outData_enqw_ETC___d2453;
  tUWide DEF_IF_cache2_cacheI_working_854_BIT_71_174_THEN_I_ETC___d2326;
  tUWide DEF_IF_cache2_cacheI_working_854_BITS_3_TO_0_996_E_ETC___d2282;
  tUWide DEF_IF_cache2_cacheI_working_854_BIT_70_176_THEN_I_ETC___d2325;
  tUWide DEF_IF_cache2_cacheI_working_854_BITS_3_TO_0_996_E_ETC___d2306;
  tUWide DEF_IF_cache2_cacheI_working_854_BIT_69_177_THEN_I_ETC___d2324;
  tUWide DEF_IF_cache2_cacheI_working_854_BITS_3_TO_0_996_E_ETC___d2314;
  tUWide DEF_IF_cache2_cacheI_working_854_BIT_68_178_THEN_I_ETC___d2323;
  tUWide DEF_IF_cache2_cacheI_working_854_BITS_3_TO_0_996_E_ETC___d2322;
  tUWide DEF_cache2_cacheI_memRespQ_first__143_BITS_31_TO_0_ETC___d2167;
  tUWide DEF_IF_cache2_cacheI_bram2_serverAdapter_outData_f_ETC___d1909;
  tUWide DEF_IF_cache2_cacheI_bram2_serverAdapter_outData_e_ETC___d1908;
  tUWide DEF_IF_cache2_cacheD_working_279_BIT_71_599_THEN_I_ETC___d1751;
  tUWide DEF_IF_cache2_cacheD_working_279_BITS_3_TO_0_421_E_ETC___d1707;
  tUWide DEF_IF_cache2_cacheD_working_279_BIT_70_601_THEN_I_ETC___d1750;
  tUWide DEF_IF_cache2_cacheD_working_279_BITS_3_TO_0_421_E_ETC___d1731;
  tUWide DEF_IF_cache2_cacheD_working_279_BIT_69_602_THEN_I_ETC___d1749;
  tUWide DEF_IF_cache2_cacheD_working_279_BITS_3_TO_0_421_E_ETC___d1739;
  tUWide DEF_IF_cache2_cacheD_working_279_BIT_68_603_THEN_I_ETC___d1748;
  tUWide DEF_IF_cache2_cacheD_working_279_BITS_3_TO_0_421_E_ETC___d1747;
  tUWide DEF_cache2_cacheD_memRespQ_first__568_BITS_31_TO_0_ETC___d1592;
  tUWide DEF_IF_cache2_cacheD_bram2_serverAdapter_outData_f_ETC___d1334;
  tUWide DEF_IF_cache2_cacheD_bram2_serverAdapter_outData_e_ETC___d1333;
  tUWide DEF_IF_cache1_cacheI_working_79_BIT_71_99_THEN_IF__ETC___d1151;
  tUWide DEF_IF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ__ETC___d1107;
  tUWide DEF_IF_cache1_cacheI_working_79_BIT_70_001_THEN_IF_ETC___d1150;
  tUWide DEF_IF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ__ETC___d1131;
  tUWide DEF_IF_cache1_cacheI_working_79_BIT_69_002_THEN_IF_ETC___d1149;
  tUWide DEF_IF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ__ETC___d1139;
  tUWide DEF_IF_cache1_cacheI_working_79_BIT_68_003_THEN_IF_ETC___d1148;
  tUWide DEF_IF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ__ETC___d1147;
  tUWide DEF_cache1_cacheI_memRespQ_first__68_BITS_31_TO_0__ETC___d992;
  tUWide DEF_IF_cache1_cacheI_bram2_serverAdapter_outData_f_ETC___d734;
  tUWide DEF_IF_cache1_cacheI_bram2_serverAdapter_outData_e_ETC___d733;
  tUWide DEF_IF_cache1_cacheD_working_04_BIT_71_24_THEN_IF__ETC___d576;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ__ETC___d532;
  tUWide DEF_IF_cache1_cacheD_working_04_BIT_70_26_THEN_IF__ETC___d575;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ__ETC___d556;
  tUWide DEF_IF_cache1_cacheD_working_04_BIT_69_27_THEN_IF__ETC___d574;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ__ETC___d564;
  tUWide DEF_IF_cache1_cacheD_working_04_BIT_68_28_THEN_IF__ETC___d573;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ__ETC___d572;
  tUWide DEF_cache1_cacheD_memRespQ_first__93_BITS_31_TO_0__ETC___d417;
  tUWide DEF_IF_cache1_cacheD_bram2_serverAdapter_outData_f_ETC___d159;
  tUWide DEF_IF_cache1_cacheD_bram2_serverAdapter_outData_e_ETC___d158;
  tUInt8 DEF_cache2_cacheI_working_854_BITS_3_TO_0_996_EQ_0___d2044;
  tUInt8 DEF_cache2_cacheI_working_854_BITS_3_TO_0_996_EQ_1___d2042;
  tUInt8 DEF_cache2_cacheI_working_854_BITS_3_TO_0_996_EQ_2___d2039;
  tUInt8 DEF_cache2_cacheI_working_854_BITS_3_TO_0_996_EQ_3___d2037;
  tUInt8 DEF_cache2_cacheI_working_854_BITS_3_TO_0_996_EQ_4___d2034;
  tUInt8 DEF_cache2_cacheI_working_854_BITS_3_TO_0_996_EQ_5___d2032;
  tUInt8 DEF_cache2_cacheI_working_854_BITS_3_TO_0_996_EQ_6___d2029;
  tUInt8 DEF_cache2_cacheI_working_854_BITS_3_TO_0_996_EQ_7___d2027;
  tUInt8 DEF_cache2_cacheI_working_854_BITS_3_TO_0_996_EQ_8___d2024;
  tUInt8 DEF_cache2_cacheI_working_854_BITS_3_TO_0_996_EQ_9___d2022;
  tUInt8 DEF_cache2_cacheI_working_854_BITS_3_TO_0_996_EQ_10___d2019;
  tUInt8 DEF_cache2_cacheI_working_854_BITS_3_TO_0_996_EQ_11___d2017;
  tUInt8 DEF_cache2_cacheI_working_854_BITS_3_TO_0_996_EQ_12___d2014;
  tUInt8 DEF_cache2_cacheI_working_854_BITS_3_TO_0_996_EQ_13___d2012;
  tUInt8 DEF_cache2_cacheI_working_854_BITS_3_TO_0_996_EQ_14___d2009;
  tUInt8 DEF_cache2_cacheI_working_854_BITS_3_TO_0_996_EQ_15___d2006;
  tUInt8 DEF_cache2_cacheD_working_279_BITS_3_TO_0_421_EQ_0___d1469;
  tUInt8 DEF_cache2_cacheD_working_279_BITS_3_TO_0_421_EQ_1___d1467;
  tUInt8 DEF_cache2_cacheD_working_279_BITS_3_TO_0_421_EQ_2___d1464;
  tUInt8 DEF_cache2_cacheD_working_279_BITS_3_TO_0_421_EQ_3___d1462;
  tUInt8 DEF_cache2_cacheD_working_279_BITS_3_TO_0_421_EQ_4___d1459;
  tUInt8 DEF_cache2_cacheD_working_279_BITS_3_TO_0_421_EQ_5___d1457;
  tUInt8 DEF_cache2_cacheD_working_279_BITS_3_TO_0_421_EQ_6___d1454;
  tUInt8 DEF_cache2_cacheD_working_279_BITS_3_TO_0_421_EQ_7___d1452;
  tUInt8 DEF_cache2_cacheD_working_279_BITS_3_TO_0_421_EQ_8___d1449;
  tUInt8 DEF_cache2_cacheD_working_279_BITS_3_TO_0_421_EQ_9___d1447;
  tUInt8 DEF_cache2_cacheD_working_279_BITS_3_TO_0_421_EQ_10___d1444;
  tUInt8 DEF_cache2_cacheD_working_279_BITS_3_TO_0_421_EQ_11___d1442;
  tUInt8 DEF_cache2_cacheD_working_279_BITS_3_TO_0_421_EQ_12___d1439;
  tUInt8 DEF_cache2_cacheD_working_279_BITS_3_TO_0_421_EQ_13___d1437;
  tUInt8 DEF_cache2_cacheD_working_279_BITS_3_TO_0_421_EQ_14___d1434;
  tUInt8 DEF_cache2_cacheD_working_279_BITS_3_TO_0_421_EQ_15___d1431;
  tUInt8 DEF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ_0___d869;
  tUInt8 DEF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ_1___d867;
  tUInt8 DEF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ_2___d864;
  tUInt8 DEF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ_3___d862;
  tUInt8 DEF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ_4___d859;
  tUInt8 DEF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ_5___d857;
  tUInt8 DEF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ_6___d854;
  tUInt8 DEF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ_7___d852;
  tUInt8 DEF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ_8___d849;
  tUInt8 DEF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ_9___d847;
  tUInt8 DEF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ_10___d844;
  tUInt8 DEF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ_11___d842;
  tUInt8 DEF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ_12___d839;
  tUInt8 DEF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ_13___d837;
  tUInt8 DEF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ_14___d834;
  tUInt8 DEF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ_15___d831;
  tUInt8 DEF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ_0___d294;
  tUInt8 DEF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ_1___d292;
  tUInt8 DEF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ_2___d289;
  tUInt8 DEF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ_3___d287;
  tUInt8 DEF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ_4___d284;
  tUInt8 DEF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ_5___d282;
  tUInt8 DEF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ_6___d279;
  tUInt8 DEF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ_7___d277;
  tUInt8 DEF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ_8___d274;
  tUInt8 DEF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ_9___d272;
  tUInt8 DEF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ_10___d269;
  tUInt8 DEF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ_11___d267;
  tUInt8 DEF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ_12___d264;
  tUInt8 DEF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ_13___d262;
  tUInt8 DEF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ_14___d259;
  tUInt8 DEF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ_15___d256;
  tUInt8 DEF__0_CONCAT_DONTCARE___d25;
  tUInt8 DEF_NOT_cache2_cacheI_is_downgrade_916___d1925;
  tUInt8 DEF_NOT_cache2_cacheD_is_downgrade_341___d1350;
  tUInt8 DEF_NOT_cache1_cacheI_is_downgrade_41___d750;
  tUInt8 DEF_NOT_cache1_cacheD_is_downgrade_66___d175;
  tUInt64 DEF__0_CONCAT_cache2_cacheI_working_854_BITS_71_TO__ETC___d2003;
  tUInt64 DEF__0_CONCAT_cache2_cacheD_working_279_BITS_71_TO__ETC___d1428;
  tUInt64 DEF__0_CONCAT_cache1_cacheI_working_79_BITS_71_TO_6_ETC___d828;
  tUInt64 DEF__0_CONCAT_cache1_cacheD_working_04_BITS_71_TO_6_ETC___d253;
  tUWide DEF_cache1_upreqs_first__751_BITS_537_TO_512_760_C_ETC___d2761;
  tUWide DEF_cache2_upreqs_first__779_BITS_537_TO_512_787_C_ETC___d2788;
  tUWide DEF__1_CONCAT_ppp_cacheL2_stb_first__409___d2474;
  tUWide DEF__1_CONCAT_ppp_cacheL2_working_line_462_BITS_529_ETC___d2484;
  tUWide DEF__1_CONCAT_cache2_cacheI_working_line_052_BITS_1_ETC___d2126;
  tUWide DEF_x_data__h108622;
  tUWide DEF__1_CONCAT_cache2_cacheD_working_line_477_BITS_1_ETC___d1551;
  tUWide DEF_x_data__h79517;
  tUWide DEF__1_CONCAT_cache1_cacheD_working_line_02_BITS_18_ETC___d376;
  tUWide DEF_x_data__h20615;
  tUWide DEF__1_CONCAT_cache1_cacheI_working_line_77_BITS_18_ETC___d951;
  tUWide DEF_x_data__h49720;
  tUWide DEF__0_CONCAT_cache2_cacheI_working_854_CONCAT_DONT_ETC___d2129;
  tUWide DEF__0_CONCAT_cache2_cacheD_working_279_CONCAT_DONT_ETC___d1554;
  tUWide DEF__0_CONCAT_cache1_cacheI_working_79_CONCAT_DONTCARE___d954;
  tUWide DEF__0_CONCAT_cache1_cacheD_working_04_CONCAT_DONTCARE___d379;
  tUWide DEF__2_CONCAT_ppp_cacheL2_stb_first__409_BITS_537_T_ETC___d2473;
  tUWide DEF__1_CONCAT_ppp_cacheL2_working_402_BITS_564_TO_5_ETC___d2499;
  tUWide DEF__1_CONCAT_ppp_cacheL2_working_402_BITS_564_TO_5_ETC___d2503;
  tUWide DEF__1_CONCAT_IF_ppp_mainMem_bram_serverAdapter_out_ETC___d2714;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_0_rv_port0__read__69_ETC___d2705;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_1_rv_port0__read__69_ETC___d2697;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_2_rv_port0__read__68_ETC___d2689;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_3_rv_port0__read__67_ETC___d2681;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_4_rv_port0__read__66_ETC___d2673;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_5_rv_port0__read__65_ETC___d2665;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_6_rv_port0__read__65_ETC___d2657;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_7_rv_port0__read__64_ETC___d2649;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_8_rv_port0__read__63_ETC___d2641;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_9_rv_port0__read__62_ETC___d2633;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_10_rv_port0__read__6_ETC___d2625;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_11_rv_port0__read__6_ETC___d2617;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_12_rv_port0__read__6_ETC___d2609;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_13_rv_port0__read__5_ETC___d2601;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_14_rv_port0__read__5_ETC___d2593;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_15_rv_port0__read__5_ETC___d2585;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_16_rv_port0__read__5_ETC___d2577;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_18_rv_port0__read__5_ETC___d2561;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_17_rv_port0__read__5_ETC___d2569;
  tUWide DEF__0_CONCAT_DONTCARE___d2559;
  tUWide DEF_IF_cache2_cacheI_working_854_BITS_3_TO_0_996_E_ETC___d2321;
  tUWide DEF_IF_cache2_cacheI_working_854_BITS_3_TO_0_996_E_ETC___d2313;
  tUWide DEF_IF_cache2_cacheI_working_854_BITS_3_TO_0_996_E_ETC___d2303;
  tUWide DEF_IF_cache2_cacheI_working_854_BITS_3_TO_0_996_E_ETC___d2271;
  tUWide DEF_cache2_cacheI_memRespQ_first__143_BITS_31_TO_0_ETC___d2164;
  tUWide DEF_IF_cache2_cacheI_working_854_BITS_3_TO_0_996_E_ETC___d2087;
  tUWide DEF_IF_cache2_cacheI_working_854_BITS_3_TO_0_996_E_ETC___d2084;
  tUWide DEF_IF_cache2_cacheI_working_854_BITS_3_TO_0_996_E_ETC___d2046;
  tUWide DEF_IF_cache2_cacheI_working_854_BITS_3_TO_0_996_E_ETC___d2041;
  tUWide DEF_IF_cache2_cacheD_working_279_BITS_3_TO_0_421_E_ETC___d1746;
  tUWide DEF_IF_cache2_cacheD_working_279_BITS_3_TO_0_421_E_ETC___d1738;
  tUWide DEF_IF_cache2_cacheD_working_279_BITS_3_TO_0_421_E_ETC___d1728;
  tUWide DEF_IF_cache2_cacheD_working_279_BITS_3_TO_0_421_E_ETC___d1696;
  tUWide DEF_cache2_cacheD_memRespQ_first__568_BITS_31_TO_0_ETC___d1589;
  tUWide DEF_IF_cache2_cacheD_working_279_BITS_3_TO_0_421_E_ETC___d1512;
  tUWide DEF_IF_cache2_cacheD_working_279_BITS_3_TO_0_421_E_ETC___d1509;
  tUWide DEF_IF_cache2_cacheD_working_279_BITS_3_TO_0_421_E_ETC___d1471;
  tUWide DEF_IF_cache2_cacheD_working_279_BITS_3_TO_0_421_E_ETC___d1466;
  tUWide DEF_IF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ__ETC___d1146;
  tUWide DEF_IF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ__ETC___d1138;
  tUWide DEF_IF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ__ETC___d1128;
  tUWide DEF_IF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ__ETC___d1096;
  tUWide DEF_cache1_cacheI_memRespQ_first__68_BITS_31_TO_0__ETC___d989;
  tUWide DEF_IF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ__ETC___d912;
  tUWide DEF_IF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ__ETC___d909;
  tUWide DEF_IF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ__ETC___d871;
  tUWide DEF_IF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ__ETC___d866;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ__ETC___d571;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ__ETC___d563;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ__ETC___d553;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ__ETC___d521;
  tUWide DEF_cache1_cacheD_memRespQ_first__93_BITS_31_TO_0__ETC___d414;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ__ETC___d296;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ__ETC___d291;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ__ETC___d337;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ__ETC___d334;
  tUWide DEF_cache2_cacheI_working_data_101_BITS_127_TO_96__ETC___d2124;
  tUWide DEF_cache2_cacheD_working_data_526_BITS_127_TO_96__ETC___d1549;
  tUWide DEF_cache1_cacheD_working_data_51_BITS_127_TO_96_5_ETC___d374;
  tUWide DEF_cache1_cacheI_working_data_26_BITS_127_TO_96_3_ETC___d949;
  tUWide DEF_IF_cache2_cacheI_working_854_BITS_3_TO_0_996_E_ETC___d2320;
  tUWide DEF_IF_cache2_cacheI_working_854_BITS_3_TO_0_996_E_ETC___d2312;
  tUWide DEF_IF_cache2_cacheI_working_854_BITS_3_TO_0_996_E_ETC___d2300;
  tUWide DEF_IF_cache2_cacheI_working_854_BITS_3_TO_0_996_E_ETC___d2260;
  tUWide DEF_cache2_cacheI_memRespQ_first__143_BITS_31_TO_0_ETC___d2161;
  tUWide DEF_IF_cache2_cacheI_working_854_BITS_3_TO_0_996_E_ETC___d2081;
  tUWide DEF_IF_cache2_cacheI_working_854_BITS_3_TO_0_996_E_ETC___d2036;
  tUWide DEF_IF_cache2_cacheD_working_279_BITS_3_TO_0_421_E_ETC___d1745;
  tUWide DEF_IF_cache2_cacheD_working_279_BITS_3_TO_0_421_E_ETC___d1737;
  tUWide DEF_IF_cache2_cacheD_working_279_BITS_3_TO_0_421_E_ETC___d1725;
  tUWide DEF_IF_cache2_cacheD_working_279_BITS_3_TO_0_421_E_ETC___d1685;
  tUWide DEF_cache2_cacheD_memRespQ_first__568_BITS_31_TO_0_ETC___d1586;
  tUWide DEF_IF_cache2_cacheD_working_279_BITS_3_TO_0_421_E_ETC___d1506;
  tUWide DEF_IF_cache2_cacheD_working_279_BITS_3_TO_0_421_E_ETC___d1461;
  tUWide DEF_IF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ__ETC___d1145;
  tUWide DEF_IF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ__ETC___d1137;
  tUWide DEF_IF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ__ETC___d1125;
  tUWide DEF_IF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ__ETC___d1085;
  tUWide DEF_cache1_cacheI_memRespQ_first__68_BITS_31_TO_0__ETC___d986;
  tUWide DEF_IF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ__ETC___d906;
  tUWide DEF_IF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ__ETC___d861;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ__ETC___d570;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ__ETC___d562;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ__ETC___d550;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ__ETC___d510;
  tUWide DEF_cache1_cacheD_memRespQ_first__93_BITS_31_TO_0__ETC___d411;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ__ETC___d286;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ__ETC___d331;
  tUWide DEF_cache2_cacheI_working_data_101_BITS_255_TO_224_ETC___d2123;
  tUWide DEF_cache2_cacheD_working_data_526_BITS_255_TO_224_ETC___d1548;
  tUWide DEF_cache1_cacheD_working_data_51_BITS_255_TO_224__ETC___d373;
  tUWide DEF_cache1_cacheI_working_data_26_BITS_255_TO_224__ETC___d948;
  tUWide DEF_IF_cache2_cacheI_working_854_BITS_3_TO_0_996_E_ETC___d2319;
  tUWide DEF_IF_cache2_cacheI_working_854_BITS_3_TO_0_996_E_ETC___d2311;
  tUWide DEF_IF_cache2_cacheI_working_854_BITS_3_TO_0_996_E_ETC___d2297;
  tUWide DEF_IF_cache2_cacheI_working_854_BITS_3_TO_0_996_E_ETC___d2249;
  tUWide DEF_cache2_cacheI_memRespQ_first__143_BITS_31_TO_0_ETC___d2158;
  tUWide DEF_IF_cache2_cacheI_working_854_BITS_3_TO_0_996_E_ETC___d2078;
  tUWide DEF_IF_cache2_cacheI_working_854_BITS_3_TO_0_996_E_ETC___d2031;
  tUWide DEF_IF_cache2_cacheD_working_279_BITS_3_TO_0_421_E_ETC___d1744;
  tUWide DEF_IF_cache2_cacheD_working_279_BITS_3_TO_0_421_E_ETC___d1736;
  tUWide DEF_IF_cache2_cacheD_working_279_BITS_3_TO_0_421_E_ETC___d1722;
  tUWide DEF_IF_cache2_cacheD_working_279_BITS_3_TO_0_421_E_ETC___d1674;
  tUWide DEF_cache2_cacheD_memRespQ_first__568_BITS_31_TO_0_ETC___d1583;
  tUWide DEF_IF_cache2_cacheD_working_279_BITS_3_TO_0_421_E_ETC___d1503;
  tUWide DEF_IF_cache2_cacheD_working_279_BITS_3_TO_0_421_E_ETC___d1456;
  tUWide DEF_IF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ__ETC___d1144;
  tUWide DEF_IF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ__ETC___d1136;
  tUWide DEF_IF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ__ETC___d1122;
  tUWide DEF_IF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ__ETC___d1074;
  tUWide DEF_cache1_cacheI_memRespQ_first__68_BITS_31_TO_0__ETC___d983;
  tUWide DEF_IF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ__ETC___d903;
  tUWide DEF_IF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ__ETC___d856;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ__ETC___d569;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ__ETC___d561;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ__ETC___d547;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ__ETC___d499;
  tUWide DEF_cache1_cacheD_memRespQ_first__93_BITS_31_TO_0__ETC___d408;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ__ETC___d281;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ__ETC___d328;
  tUWide DEF_IF_cache2_cacheI_working_854_BITS_3_TO_0_996_E_ETC___d2318;
  tUWide DEF_IF_cache2_cacheI_working_854_BITS_3_TO_0_996_E_ETC___d2310;
  tUWide DEF_IF_cache2_cacheI_working_854_BITS_3_TO_0_996_E_ETC___d2294;
  tUWide DEF_IF_cache2_cacheI_working_854_BITS_3_TO_0_996_E_ETC___d2238;
  tUWide DEF_cache2_cacheI_memRespQ_first__143_BITS_31_TO_0_ETC___d2155;
  tUWide DEF_IF_cache2_cacheI_working_854_BITS_3_TO_0_996_E_ETC___d2075;
  tUWide DEF_IF_cache2_cacheI_working_854_BITS_3_TO_0_996_E_ETC___d2026;
  tUWide DEF_IF_cache2_cacheD_working_279_BITS_3_TO_0_421_E_ETC___d1743;
  tUWide DEF_IF_cache2_cacheD_working_279_BITS_3_TO_0_421_E_ETC___d1735;
  tUWide DEF_IF_cache2_cacheD_working_279_BITS_3_TO_0_421_E_ETC___d1719;
  tUWide DEF_IF_cache2_cacheD_working_279_BITS_3_TO_0_421_E_ETC___d1663;
  tUWide DEF_cache2_cacheD_memRespQ_first__568_BITS_31_TO_0_ETC___d1580;
  tUWide DEF_IF_cache2_cacheD_working_279_BITS_3_TO_0_421_E_ETC___d1500;
  tUWide DEF_IF_cache2_cacheD_working_279_BITS_3_TO_0_421_E_ETC___d1451;
  tUWide DEF_IF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ__ETC___d1143;
  tUWide DEF_IF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ__ETC___d1135;
  tUWide DEF_IF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ__ETC___d1119;
  tUWide DEF_IF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ__ETC___d1063;
  tUWide DEF_cache1_cacheI_memRespQ_first__68_BITS_31_TO_0__ETC___d980;
  tUWide DEF_IF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ__ETC___d900;
  tUWide DEF_IF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ__ETC___d851;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ__ETC___d568;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ__ETC___d560;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ__ETC___d544;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ__ETC___d488;
  tUWide DEF_cache1_cacheD_memRespQ_first__93_BITS_31_TO_0__ETC___d405;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ__ETC___d276;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ__ETC___d325;
  tUWide DEF_cache2_cacheI_working_data_101_BITS_383_TO_352_ETC___d2122;
  tUWide DEF_cache2_cacheD_working_data_526_BITS_383_TO_352_ETC___d1547;
  tUWide DEF_cache1_cacheD_working_data_51_BITS_383_TO_352__ETC___d372;
  tUWide DEF_cache1_cacheI_working_data_26_BITS_383_TO_352__ETC___d947;
  tUWide DEF_IF_cache2_cacheI_working_854_BITS_3_TO_0_996_E_ETC___d2317;
  tUWide DEF_IF_cache2_cacheI_working_854_BITS_3_TO_0_996_E_ETC___d2309;
  tUWide DEF_IF_cache2_cacheI_working_854_BITS_3_TO_0_996_E_ETC___d2291;
  tUWide DEF_IF_cache2_cacheI_working_854_BITS_3_TO_0_996_E_ETC___d2227;
  tUWide DEF_cache2_cacheI_memRespQ_first__143_BITS_31_TO_0_ETC___d2152;
  tUWide DEF_IF_cache2_cacheI_working_854_BITS_3_TO_0_996_E_ETC___d2072;
  tUWide DEF_IF_cache2_cacheI_working_854_BITS_3_TO_0_996_E_ETC___d2021;
  tUWide DEF_IF_cache2_cacheD_working_279_BITS_3_TO_0_421_E_ETC___d1742;
  tUWide DEF_IF_cache2_cacheD_working_279_BITS_3_TO_0_421_E_ETC___d1734;
  tUWide DEF_IF_cache2_cacheD_working_279_BITS_3_TO_0_421_E_ETC___d1716;
  tUWide DEF_IF_cache2_cacheD_working_279_BITS_3_TO_0_421_E_ETC___d1652;
  tUWide DEF_cache2_cacheD_memRespQ_first__568_BITS_31_TO_0_ETC___d1577;
  tUWide DEF_IF_cache2_cacheD_working_279_BITS_3_TO_0_421_E_ETC___d1497;
  tUWide DEF_IF_cache2_cacheD_working_279_BITS_3_TO_0_421_E_ETC___d1446;
  tUWide DEF_IF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ__ETC___d1142;
  tUWide DEF_IF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ__ETC___d1134;
  tUWide DEF_IF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ__ETC___d1116;
  tUWide DEF_IF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ__ETC___d1052;
  tUWide DEF_cache1_cacheI_memRespQ_first__68_BITS_31_TO_0__ETC___d977;
  tUWide DEF_IF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ__ETC___d897;
  tUWide DEF_IF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ__ETC___d846;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ__ETC___d567;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ__ETC___d559;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ__ETC___d541;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ__ETC___d477;
  tUWide DEF_cache1_cacheD_memRespQ_first__93_BITS_31_TO_0__ETC___d402;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ__ETC___d271;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ__ETC___d322;
  tUWide DEF_IF_cache2_cacheI_working_854_BITS_3_TO_0_996_E_ETC___d2316;
  tUWide DEF_IF_cache2_cacheI_working_854_BITS_3_TO_0_996_E_ETC___d2308;
  tUWide DEF_IF_cache2_cacheI_working_854_BITS_3_TO_0_996_E_ETC___d2288;
  tUWide DEF_IF_cache2_cacheI_working_854_BITS_3_TO_0_996_E_ETC___d2216;
  tUWide DEF_cache2_cacheI_memRespQ_first__143_BITS_31_TO_0_ETC___d2149;
  tUWide DEF_IF_cache2_cacheI_working_854_BITS_3_TO_0_996_E_ETC___d2069;
  tUWide DEF_IF_cache2_cacheI_working_854_BITS_3_TO_0_996_E_ETC___d2016;
  tUWide DEF_IF_cache2_cacheD_working_279_BITS_3_TO_0_421_E_ETC___d1741;
  tUWide DEF_IF_cache2_cacheD_working_279_BITS_3_TO_0_421_E_ETC___d1733;
  tUWide DEF_IF_cache2_cacheD_working_279_BITS_3_TO_0_421_E_ETC___d1713;
  tUWide DEF_IF_cache2_cacheD_working_279_BITS_3_TO_0_421_E_ETC___d1641;
  tUWide DEF_cache2_cacheD_memRespQ_first__568_BITS_31_TO_0_ETC___d1574;
  tUWide DEF_IF_cache2_cacheD_working_279_BITS_3_TO_0_421_E_ETC___d1494;
  tUWide DEF_IF_cache2_cacheD_working_279_BITS_3_TO_0_421_E_ETC___d1441;
  tUWide DEF_IF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ__ETC___d1141;
  tUWide DEF_IF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ__ETC___d1133;
  tUWide DEF_IF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ__ETC___d1113;
  tUWide DEF_IF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ__ETC___d1041;
  tUWide DEF_cache1_cacheI_memRespQ_first__68_BITS_31_TO_0__ETC___d974;
  tUWide DEF_IF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ__ETC___d894;
  tUWide DEF_IF_cache1_cacheI_working_79_BITS_3_TO_0_21_EQ__ETC___d841;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ__ETC___d566;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ__ETC___d558;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ__ETC___d538;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ__ETC___d466;
  tUWide DEF_cache1_cacheD_memRespQ_first__93_BITS_31_TO_0__ETC___d399;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ__ETC___d266;
  tUWide DEF_IF_cache1_cacheD_working_04_BITS_3_TO_0_46_EQ__ETC___d319;
  tUWide DEF_rv_core2_getDReq_917_BITS_63_TO_38_922_CONCAT__ETC___d2925;
  tUWide DEF_rv_core2_getIReq_895_BITS_63_TO_38_897_CONCAT__ETC___d2900;
  tUWide DEF_rv_core1_getDReq_851_BITS_63_TO_38_856_CONCAT__ETC___d2859;
  tUWide DEF_rv_core1_getIReq_829_BITS_63_TO_38_831_CONCAT__ETC___d2834;
  tUWide DEF_cache1_cacheD_upgrades_first__741_BITS_63_TO_3_ETC___d2746;
  tUWide DEF_cache2_cacheD_upgrades_first__771_BITS_63_TO_3_ETC___d2776;
  tUWide DEF_cache2_cacheI_working_854_BITS_67_TO_4_999_CON_ETC___d2000;
  tUWide DEF_cache2_cacheD_working_279_BITS_67_TO_4_424_CON_ETC___d1425;
  tUWide DEF_cache1_cacheD_working_04_BITS_67_TO_4_49_CONCA_ETC___d250;
  tUWide DEF_cache1_cacheI_working_79_BITS_67_TO_4_24_CONCA_ETC___d825;
  tUWide DEF_dreq2_931_BITS_67_TO_32_932_CONCAT_cache2_resp_ETC___d2934;
  tUWide DEF_ireq2_906_BITS_67_TO_32_907_CONCAT_cache2_resp_ETC___d2909;
  tUWide DEF_ireq1_840_BITS_67_TO_32_841_CONCAT_cache1_resp_ETC___d2843;
  tUWide DEF_dreq1_865_BITS_67_TO_32_866_CONCAT_cache1_resp_ETC___d2868;
 
 /* Rules */
 public:
  void RL_cache1_cacheD_bram1_serverAdapter_outData_enqueue();
  void RL_cache1_cacheD_bram1_serverAdapter_outData_dequeue();
  void RL_cache1_cacheD_bram1_serverAdapter_cnt_finalAdd();
  void RL_cache1_cacheD_bram1_serverAdapter_s1__dreg_update();
  void RL_cache1_cacheD_bram1_serverAdapter_stageReadResponseAlways();
  void RL_cache1_cacheD_bram1_serverAdapter_moveToOutFIFO();
  void RL_cache1_cacheD_bram1_serverAdapter_overRun();
  void RL_cache1_cacheD_bram2_serverAdapter_outData_enqueue();
  void RL_cache1_cacheD_bram2_serverAdapter_outData_dequeue();
  void RL_cache1_cacheD_bram2_serverAdapter_cnt_finalAdd();
  void RL_cache1_cacheD_bram2_serverAdapter_s1__dreg_update();
  void RL_cache1_cacheD_bram2_serverAdapter_stageReadResponseAlways();
  void RL_cache1_cacheD_bram2_serverAdapter_moveToOutFIFO();
  void RL_cache1_cacheD_bram2_serverAdapter_overRun();
  void RL_cache1_cacheD_count();
  void RL_cache1_cacheD_req_process();
  void RL_cache1_cacheD_mvStbToL1();
  void RL_cache1_cacheD_startMiss();
  void RL_cache1_cacheD_sendFillReq();
  void RL_cache1_cacheD_waitFillResp_Ld();
  void RL_cache1_cacheD_waitFillResp_St();
  void RL_cache1_cacheI_bram1_serverAdapter_outData_enqueue();
  void RL_cache1_cacheI_bram1_serverAdapter_outData_dequeue();
  void RL_cache1_cacheI_bram1_serverAdapter_cnt_finalAdd();
  void RL_cache1_cacheI_bram1_serverAdapter_s1__dreg_update();
  void RL_cache1_cacheI_bram1_serverAdapter_stageReadResponseAlways();
  void RL_cache1_cacheI_bram1_serverAdapter_moveToOutFIFO();
  void RL_cache1_cacheI_bram1_serverAdapter_overRun();
  void RL_cache1_cacheI_bram2_serverAdapter_outData_enqueue();
  void RL_cache1_cacheI_bram2_serverAdapter_outData_dequeue();
  void RL_cache1_cacheI_bram2_serverAdapter_cnt_finalAdd();
  void RL_cache1_cacheI_bram2_serverAdapter_s1__dreg_update();
  void RL_cache1_cacheI_bram2_serverAdapter_stageReadResponseAlways();
  void RL_cache1_cacheI_bram2_serverAdapter_moveToOutFIFO();
  void RL_cache1_cacheI_bram2_serverAdapter_overRun();
  void RL_cache1_cacheI_count();
  void RL_cache1_cacheI_req_process();
  void RL_cache1_cacheI_mvStbToL1();
  void RL_cache1_cacheI_startMiss();
  void RL_cache1_cacheI_sendFillReq();
  void RL_cache1_cacheI_waitFillResp_Ld();
  void RL_cache1_cacheI_waitFillResp_St();
  void RL_cache1_connectCacheInstrPPP();
  void RL_cache1_connectCacheDataPPP();
  void RL_cache1_respsI();
  void RL_cache1_respsD();
  void RL_cache2_cacheD_bram1_serverAdapter_outData_enqueue();
  void RL_cache2_cacheD_bram1_serverAdapter_outData_dequeue();
  void RL_cache2_cacheD_bram1_serverAdapter_cnt_finalAdd();
  void RL_cache2_cacheD_bram1_serverAdapter_s1__dreg_update();
  void RL_cache2_cacheD_bram1_serverAdapter_stageReadResponseAlways();
  void RL_cache2_cacheD_bram1_serverAdapter_moveToOutFIFO();
  void RL_cache2_cacheD_bram1_serverAdapter_overRun();
  void RL_cache2_cacheD_bram2_serverAdapter_outData_enqueue();
  void RL_cache2_cacheD_bram2_serverAdapter_outData_dequeue();
  void RL_cache2_cacheD_bram2_serverAdapter_cnt_finalAdd();
  void RL_cache2_cacheD_bram2_serverAdapter_s1__dreg_update();
  void RL_cache2_cacheD_bram2_serverAdapter_stageReadResponseAlways();
  void RL_cache2_cacheD_bram2_serverAdapter_moveToOutFIFO();
  void RL_cache2_cacheD_bram2_serverAdapter_overRun();
  void RL_cache2_cacheD_count();
  void RL_cache2_cacheD_req_process();
  void RL_cache2_cacheD_mvStbToL1();
  void RL_cache2_cacheD_startMiss();
  void RL_cache2_cacheD_sendFillReq();
  void RL_cache2_cacheD_waitFillResp_Ld();
  void RL_cache2_cacheD_waitFillResp_St();
  void RL_cache2_cacheI_bram1_serverAdapter_outData_enqueue();
  void RL_cache2_cacheI_bram1_serverAdapter_outData_dequeue();
  void RL_cache2_cacheI_bram1_serverAdapter_cnt_finalAdd();
  void RL_cache2_cacheI_bram1_serverAdapter_s1__dreg_update();
  void RL_cache2_cacheI_bram1_serverAdapter_stageReadResponseAlways();
  void RL_cache2_cacheI_bram1_serverAdapter_moveToOutFIFO();
  void RL_cache2_cacheI_bram1_serverAdapter_overRun();
  void RL_cache2_cacheI_bram2_serverAdapter_outData_enqueue();
  void RL_cache2_cacheI_bram2_serverAdapter_outData_dequeue();
  void RL_cache2_cacheI_bram2_serverAdapter_cnt_finalAdd();
  void RL_cache2_cacheI_bram2_serverAdapter_s1__dreg_update();
  void RL_cache2_cacheI_bram2_serverAdapter_stageReadResponseAlways();
  void RL_cache2_cacheI_bram2_serverAdapter_moveToOutFIFO();
  void RL_cache2_cacheI_bram2_serverAdapter_overRun();
  void RL_cache2_cacheI_count();
  void RL_cache2_cacheI_req_process();
  void RL_cache2_cacheI_mvStbToL1();
  void RL_cache2_cacheI_startMiss();
  void RL_cache2_cacheI_sendFillReq();
  void RL_cache2_cacheI_waitFillResp_Ld();
  void RL_cache2_cacheI_waitFillResp_St();
  void RL_cache2_connectCacheInstrPPP();
  void RL_cache2_connectCacheDataPPP();
  void RL_cache2_respsI();
  void RL_cache2_respsD();
  void RL_ppp_cacheL2_bram_serverAdapter_outData_enqueue();
  void RL_ppp_cacheL2_bram_serverAdapter_outData_dequeue();
  void RL_ppp_cacheL2_bram_serverAdapter_cnt_finalAdd();
  void RL_ppp_cacheL2_bram_serverAdapter_s1__dreg_update();
  void RL_ppp_cacheL2_bram_serverAdapter_stageReadResponseAlways();
  void RL_ppp_cacheL2_bram_serverAdapter_moveToOutFIFO();
  void RL_ppp_cacheL2_bram_serverAdapter_overRun();
  void RL_ppp_cacheL2_req_process();
  void RL_ppp_cacheL2_mvStbToL1();
  void RL_ppp_cacheL2_startMiss();
  void RL_ppp_cacheL2_sendFillReq();
  void RL_ppp_cacheL2_waitFillResp_Ld();
  void RL_ppp_cacheL2_waitFillResp_St();
  void RL_ppp_mainMem_bram_serverAdapter_outData_enqueue();
  void RL_ppp_mainMem_bram_serverAdapter_outData_dequeue();
  void RL_ppp_mainMem_bram_serverAdapter_cnt_finalAdd();
  void RL_ppp_mainMem_bram_serverAdapter_s1__dreg_update();
  void RL_ppp_mainMem_bram_serverAdapter_stageReadResponseAlways();
  void RL_ppp_mainMem_bram_serverAdapter_moveToOutFIFO();
  void RL_ppp_mainMem_bram_serverAdapter_overRun();
  void RL_ppp_mainMem_dl_try_move();
  void RL_ppp_mainMem_dl_try_move_1();
  void RL_ppp_mainMem_dl_try_move_2();
  void RL_ppp_mainMem_dl_try_move_3();
  void RL_ppp_mainMem_dl_try_move_4();
  void RL_ppp_mainMem_dl_try_move_5();
  void RL_ppp_mainMem_dl_try_move_6();
  void RL_ppp_mainMem_dl_try_move_7();
  void RL_ppp_mainMem_dl_try_move_8();
  void RL_ppp_mainMem_dl_try_move_9();
  void RL_ppp_mainMem_dl_try_move_10();
  void RL_ppp_mainMem_dl_try_move_11();
  void RL_ppp_mainMem_dl_try_move_12();
  void RL_ppp_mainMem_dl_try_move_13();
  void RL_ppp_mainMem_dl_try_move_14();
  void RL_ppp_mainMem_dl_try_move_15();
  void RL_ppp_mainMem_dl_try_move_16();
  void RL_ppp_mainMem_dl_try_move_17();
  void RL_ppp_mainMem_dl_try_move_18();
  void RL_ppp_mainMem_deq();
  void RL_ppp_connectCacheDram();
  void RL_ppp_connectDramCache();
  void RL_ppp_processUpgrade1();
  void RL_ppp_processReq1();
  void RL_ppp_processUpgrade2();
  void RL_ppp_processReq2();
  void RL_ppp_processReqRes();
  void RL_tic();
  void RL_requestI1();
  void RL_responseI1();
  void RL_requestD1();
  void RL_responseD1();
  void RL_requestMMIO1();
  void RL_responseMMIO1();
  void RL_requestI2();
  void RL_responseI2();
  void RL_requestD2();
  void RL_responseD2();
  void RL_requestMMIO2();
  void RL_responseMMIO2();
 
 /* Methods */
 public:
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mktop_multicore &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mktop_multicore &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mktop_multicore &backing);
  void vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mktop_multicore &backing);
};

#endif /* ifndef __mktop_multicore_h__ */
