Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Sep 10 12:21:38 2023
| Host         : LAPTOP-RQPNV6GP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file arithmetic_unit_top_timing_summary_routed.rpt -pb arithmetic_unit_top_timing_summary_routed.pb -rpx arithmetic_unit_top_timing_summary_routed.rpx -warn_on_violation
| Design       : arithmetic_unit_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  19          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (19)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (37)
5. checking no_input_delay (1)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (19)
-------------------------
 There are 19 register/latch pins with no clock driven by root clock pin: CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (37)
-------------------------------------------------
 There are 37 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   46          inf        0.000                      0                   46           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            SAL_DISP[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.020ns  (logic 5.836ns (38.854%)  route 9.184ns (61.146%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  B_IBUF[0]_inst/O
                         net (fo=17, routed)          3.820     5.273    B_IBUF[0]
    SLICE_X60Y17         LUT6 (Prop_lut6_I3_O)        0.124     5.397 r  SAL_DISP_OBUF[6]_inst_i_27/O
                         net (fo=2, routed)           0.811     6.208    SAL_DISP_OBUF[6]_inst_i_27_n_0
    SLICE_X60Y16         LUT6 (Prop_lut6_I0_O)        0.124     6.332 f  SAL_DISP_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.951     7.283    in_sum[4]
    SLICE_X63Y16         LUT6 (Prop_lut6_I2_O)        0.124     7.407 f  SAL_DISP_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.805     8.212    sal_mux2[0]
    SLICE_X63Y17         LUT4 (Prop_lut4_I1_O)        0.150     8.362 r  SAL_DISP_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.953     9.315    U10/sal_bcd_dec[4]
    SLICE_X62Y18         LUT6 (Prop_lut6_I0_O)        0.326     9.641 r  U10/SAL_DISP_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.845    11.485    SAL_DISP_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535    15.020 r  SAL_DISP_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.020    SAL_DISP[4]
    U8                                                                r  SAL_DISP[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            SAL_DISP[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.701ns  (logic 5.812ns (39.532%)  route 8.889ns (60.468%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  B_IBUF[0]_inst/O
                         net (fo=17, routed)          3.820     5.273    B_IBUF[0]
    SLICE_X60Y17         LUT6 (Prop_lut6_I3_O)        0.124     5.397 r  SAL_DISP_OBUF[6]_inst_i_27/O
                         net (fo=2, routed)           0.811     6.208    SAL_DISP_OBUF[6]_inst_i_27_n_0
    SLICE_X60Y16         LUT6 (Prop_lut6_I0_O)        0.124     6.332 r  SAL_DISP_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.951     7.283    in_sum[4]
    SLICE_X63Y16         LUT6 (Prop_lut6_I2_O)        0.124     7.407 r  SAL_DISP_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           1.014     8.420    sal_mux2[0]
    SLICE_X63Y18         LUT4 (Prop_lut4_I2_O)        0.150     8.570 r  SAL_DISP_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.433     9.004    U10/sal_bcd_dec[6]
    SLICE_X63Y18         LUT6 (Prop_lut6_I0_O)        0.326     9.330 r  U10/SAL_DISP_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.860    11.190    SAL_DISP_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511    14.701 r  SAL_DISP_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.701    SAL_DISP[6]
    W7                                                                r  SAL_DISP[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            SAL_DISP[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.672ns  (logic 5.604ns (38.198%)  route 9.068ns (61.802%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  B_IBUF[0]_inst/O
                         net (fo=17, routed)          3.820     5.273    B_IBUF[0]
    SLICE_X60Y17         LUT6 (Prop_lut6_I3_O)        0.124     5.397 r  SAL_DISP_OBUF[6]_inst_i_27/O
                         net (fo=2, routed)           0.811     6.208    SAL_DISP_OBUF[6]_inst_i_27_n_0
    SLICE_X60Y16         LUT6 (Prop_lut6_I0_O)        0.124     6.332 r  SAL_DISP_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.951     7.283    in_sum[4]
    SLICE_X63Y16         LUT6 (Prop_lut6_I2_O)        0.124     7.407 r  SAL_DISP_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.923     8.330    sal_mux2[0]
    SLICE_X63Y18         LUT4 (Prop_lut4_I1_O)        0.124     8.454 r  SAL_DISP_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.667     9.120    U10/sal_bcd_dec[0]
    SLICE_X63Y18         LUT6 (Prop_lut6_I0_O)        0.124     9.244 r  U10/SAL_DISP_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.896    11.140    SAL_DISP_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531    14.672 r  SAL_DISP_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.672    SAL_DISP[0]
    U7                                                                r  SAL_DISP[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            SAL_DISP[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.610ns  (logic 5.602ns (38.342%)  route 9.008ns (61.658%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  B_IBUF[0]_inst/O
                         net (fo=17, routed)          3.820     5.273    B_IBUF[0]
    SLICE_X60Y17         LUT6 (Prop_lut6_I3_O)        0.124     5.397 r  SAL_DISP_OBUF[6]_inst_i_27/O
                         net (fo=2, routed)           0.811     6.208    SAL_DISP_OBUF[6]_inst_i_27_n_0
    SLICE_X60Y16         LUT6 (Prop_lut6_I0_O)        0.124     6.332 r  SAL_DISP_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.951     7.283    in_sum[4]
    SLICE_X63Y16         LUT6 (Prop_lut6_I2_O)        0.124     7.407 r  SAL_DISP_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           1.014     8.420    sal_mux2[0]
    SLICE_X63Y18         LUT4 (Prop_lut4_I3_O)        0.124     8.544 r  SAL_DISP_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.560     9.105    U10/sal_bcd_dec[5]
    SLICE_X64Y20         LUT5 (Prop_lut5_I0_O)        0.124     9.229 r  U10/SAL_DISP_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.852    11.081    SAL_DISP_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529    14.610 r  SAL_DISP_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.610    SAL_DISP[5]
    W6                                                                r  SAL_DISP[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            SAL_DISP[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.503ns  (logic 5.608ns (38.671%)  route 8.894ns (61.329%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  B_IBUF[0]_inst/O
                         net (fo=17, routed)          3.820     5.273    B_IBUF[0]
    SLICE_X60Y17         LUT6 (Prop_lut6_I3_O)        0.124     5.397 r  SAL_DISP_OBUF[6]_inst_i_27/O
                         net (fo=2, routed)           0.811     6.208    SAL_DISP_OBUF[6]_inst_i_27_n_0
    SLICE_X60Y16         LUT6 (Prop_lut6_I0_O)        0.124     6.332 r  SAL_DISP_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.951     7.283    in_sum[4]
    SLICE_X63Y16         LUT6 (Prop_lut6_I2_O)        0.124     7.407 r  SAL_DISP_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.803     8.210    sal_mux2[0]
    SLICE_X63Y17         LUT4 (Prop_lut4_I2_O)        0.124     8.334 r  SAL_DISP_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.797     9.131    U10/sal_bcd_dec[3]
    SLICE_X64Y18         LUT6 (Prop_lut6_I2_O)        0.124     9.255 r  U10/SAL_DISP_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.712    10.967    SAL_DISP_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    14.503 r  SAL_DISP_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.503    SAL_DISP[3]
    V8                                                                r  SAL_DISP[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[1]
                            (input port)
  Destination:            SAL_DISP[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.396ns  (logic 5.601ns (38.909%)  route 8.794ns (61.091%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  B[1] (IN)
                         net (fo=0)                   0.000     0.000    B[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  B_IBUF[1]_inst/O
                         net (fo=16, routed)          3.402     4.864    B_IBUF[1]
    SLICE_X60Y14         LUT4 (Prop_lut4_I3_O)        0.124     4.988 r  SAL_DISP_OBUF[6]_inst_i_35/O
                         net (fo=2, routed)           0.650     5.637    SAL_DISP_OBUF[6]_inst_i_35_n_0
    SLICE_X61Y15         LUT6 (Prop_lut6_I5_O)        0.124     5.761 r  SAL_DISP_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           1.040     6.801    in_sum[1]
    SLICE_X62Y16         LUT6 (Prop_lut6_I4_O)        0.124     6.925 r  SAL_DISP_OBUF[6]_inst_i_9/O
                         net (fo=7, routed)           1.233     8.158    SAL_DISP_OBUF[6]_inst_i_9_n_0
    SLICE_X62Y18         LUT5 (Prop_lut5_I3_O)        0.124     8.282 r  SAL_DISP_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.802     9.084    U10/SAL_DISP[2]
    SLICE_X64Y17         LUT6 (Prop_lut6_I4_O)        0.124     9.208 r  U10/SAL_DISP_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.668    10.876    SAL_DISP_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    14.396 r  SAL_DISP_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.396    SAL_DISP[2]
    U5                                                                r  SAL_DISP[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            SAL_DISP[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.255ns  (logic 5.811ns (40.768%)  route 8.443ns (59.232%))
  Logic Levels:           7  (IBUF=1 LUT4=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  B_IBUF[0]_inst/O
                         net (fo=17, routed)          3.820     5.273    B_IBUF[0]
    SLICE_X60Y17         LUT6 (Prop_lut6_I3_O)        0.124     5.397 r  SAL_DISP_OBUF[6]_inst_i_27/O
                         net (fo=2, routed)           0.811     6.208    SAL_DISP_OBUF[6]_inst_i_27_n_0
    SLICE_X60Y16         LUT6 (Prop_lut6_I0_O)        0.124     6.332 r  SAL_DISP_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.951     7.283    in_sum[4]
    SLICE_X63Y16         LUT6 (Prop_lut6_I2_O)        0.124     7.407 r  SAL_DISP_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.803     8.210    sal_mux2[0]
    SLICE_X63Y17         LUT4 (Prop_lut4_I3_O)        0.150     8.360 r  SAL_DISP_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.266     8.625    U10/sal_bcd_dec[1]
    SLICE_X63Y17         LUT6 (Prop_lut6_I2_O)        0.332     8.957 r  U10/SAL_DISP_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.793    10.750    SAL_DISP_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    14.255 r  SAL_DISP_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.255    SAL_DISP[1]
    V5                                                                r  SAL_DISP[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/clk190_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SAL_AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.747ns  (logic 4.307ns (49.241%)  route 4.440ns (50.759%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDRE                         0.000     0.000 r  U10/clk190_reg/C
    SLICE_X13Y16         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  U10/clk190_reg/Q
                         net (fo=10, routed)          2.499     2.955    U10/SAL_AN_OBUF[0]
    SLICE_X64Y20         LUT1 (Prop_lut1_I0_O)        0.148     3.103 r  U10/SAL_AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.941     5.044    SAL_AN_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.703     8.747 r  SAL_AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.747    SAL_AN[1]
    U4                                                                r  SAL_AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/clk190_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SAL_AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.014ns  (logic 3.959ns (49.402%)  route 4.055ns (50.598%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDRE                         0.000     0.000 r  U10/clk190_reg/C
    SLICE_X13Y16         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  U10/clk190_reg/Q
                         net (fo=10, routed)          4.055     4.511    SAL_AN_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503     8.014 r  SAL_AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.014    SAL_AN[0]
    U2                                                                r  SAL_AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            U10/clk190_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.311ns  (logic 1.565ns (47.272%)  route 1.746ns (52.728%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  RST_IBUF_inst/O
                         net (fo=19, routed)          1.746     3.187    U10/RST
    SLICE_X13Y16         LUT3 (Prop_lut3_I0_O)        0.124     3.311 r  U10/clk190_i_1/O
                         net (fo=1, routed)           0.000     3.311    U10/clk190_i_1_n_0
    SLICE_X13Y16         FDRE                                         r  U10/clk190_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U10/clk190_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            U10/clk190_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDRE                         0.000     0.000 r  U10/clk190_reg/C
    SLICE_X13Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U10/clk190_reg/Q
                         net (fo=10, routed)          0.168     0.309    U10/SAL_AN_OBUF[0]
    SLICE_X13Y16         LUT3 (Prop_lut3_I2_O)        0.045     0.354 r  U10/clk190_i_1/O
                         net (fo=1, routed)           0.000     0.354    U10/clk190_i_1_n_0
    SLICE_X13Y16         FDRE                                         r  U10/clk190_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter1_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter1_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y14         FDCE                         0.000     0.000 r  U10/counter1_reg[11]/C
    SLICE_X12Y14         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U10/counter1_reg[11]/Q
                         net (fo=1, routed)           0.137     0.301    U10/counter1_reg_n_0_[11]
    SLICE_X12Y14         LUT2 (Prop_lut2_I0_O)        0.045     0.346 r  U10/counter1[8]_i_2/O
                         net (fo=1, routed)           0.000     0.346    U10/counter1[8]_i_2_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.410 r  U10/counter1_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.410    U10/counter1_reg[8]_i_1_n_4
    SLICE_X12Y14         FDCE                                         r  U10/counter1_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter1_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter1_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y15         FDCE                         0.000     0.000 r  U10/counter1_reg[15]/C
    SLICE_X12Y15         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U10/counter1_reg[15]/Q
                         net (fo=1, routed)           0.137     0.301    U10/counter1_reg_n_0_[15]
    SLICE_X12Y15         LUT2 (Prop_lut2_I0_O)        0.045     0.346 r  U10/counter1[12]_i_2/O
                         net (fo=1, routed)           0.000     0.346    U10/counter1[12]_i_2_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.410 r  U10/counter1_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.410    U10/counter1_reg[12]_i_1_n_4
    SLICE_X12Y15         FDCE                                         r  U10/counter1_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter1_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter1_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y12         FDCE                         0.000     0.000 r  U10/counter1_reg[3]/C
    SLICE_X12Y12         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U10/counter1_reg[3]/Q
                         net (fo=1, routed)           0.137     0.301    U10/counter1_reg_n_0_[3]
    SLICE_X12Y12         LUT2 (Prop_lut2_I0_O)        0.045     0.346 r  U10/counter1[0]_i_3/O
                         net (fo=1, routed)           0.000     0.346    U10/counter1[0]_i_3_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.410 r  U10/counter1_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.410    U10/counter1_reg[0]_i_1_n_4
    SLICE_X12Y12         FDCE                                         r  U10/counter1_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter1_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter1_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDCE                         0.000     0.000 r  U10/counter1_reg[7]/C
    SLICE_X12Y13         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U10/counter1_reg[7]/Q
                         net (fo=1, routed)           0.137     0.301    U10/counter1_reg_n_0_[7]
    SLICE_X12Y13         LUT2 (Prop_lut2_I0_O)        0.045     0.346 r  U10/counter1[4]_i_2/O
                         net (fo=1, routed)           0.000     0.346    U10/counter1[4]_i_2_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.410 r  U10/counter1_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.410    U10/counter1_reg[4]_i_1_n_4
    SLICE_X12Y13         FDCE                                         r  U10/counter1_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter1_reg[17]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter1_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.441ns  (logic 0.274ns (62.080%)  route 0.167ns (37.920%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y16         FDCE                         0.000     0.000 r  U10/counter1_reg[17]/C
    SLICE_X12Y16         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  U10/counter1_reg[17]/Q
                         net (fo=19, routed)          0.167     0.331    U10/p_0_in
    SLICE_X12Y15         LUT2 (Prop_lut2_I1_O)        0.045     0.376 r  U10/counter1[12]_i_3/O
                         net (fo=1, routed)           0.000     0.376    U10/counter1[12]_i_3_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.441 r  U10/counter1_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.441    U10/counter1_reg[12]_i_1_n_5
    SLICE_X12Y15         FDCE                                         r  U10/counter1_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter1_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y12         FDCE                         0.000     0.000 r  U10/counter1_reg[0]/C
    SLICE_X12Y12         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  U10/counter1_reg[0]/Q
                         net (fo=2, routed)           0.163     0.327    U10/counter1_reg_n_0_[0]
    SLICE_X12Y12         LUT2 (Prop_lut2_I0_O)        0.045     0.372 r  U10/counter1[0]_i_6/O
                         net (fo=1, routed)           0.000     0.372    U10/counter1[0]_i_6_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.442 r  U10/counter1_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.442    U10/counter1_reg[0]_i_1_n_7
    SLICE_X12Y12         FDCE                                         r  U10/counter1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter1_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter1_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y15         FDCE                         0.000     0.000 r  U10/counter1_reg[12]/C
    SLICE_X12Y15         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U10/counter1_reg[12]/Q
                         net (fo=1, routed)           0.163     0.327    U10/counter1_reg_n_0_[12]
    SLICE_X12Y15         LUT2 (Prop_lut2_I0_O)        0.045     0.372 r  U10/counter1[12]_i_5/O
                         net (fo=1, routed)           0.000     0.372    U10/counter1[12]_i_5_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.442 r  U10/counter1_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.442    U10/counter1_reg[12]_i_1_n_7
    SLICE_X12Y15         FDCE                                         r  U10/counter1_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter1_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter1_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y16         FDCE                         0.000     0.000 r  U10/counter1_reg[16]/C
    SLICE_X12Y16         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U10/counter1_reg[16]/Q
                         net (fo=1, routed)           0.163     0.327    U10/counter1_reg_n_0_[16]
    SLICE_X12Y16         LUT2 (Prop_lut2_I0_O)        0.045     0.372 r  U10/counter1[16]_i_2/O
                         net (fo=1, routed)           0.000     0.372    U10/counter1[16]_i_2_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.442 r  U10/counter1_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.442    U10/counter1_reg[16]_i_1_n_7
    SLICE_X12Y16         FDCE                                         r  U10/counter1_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter1_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter1_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y13         FDCE                         0.000     0.000 r  U10/counter1_reg[4]/C
    SLICE_X12Y13         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U10/counter1_reg[4]/Q
                         net (fo=1, routed)           0.163     0.327    U10/counter1_reg_n_0_[4]
    SLICE_X12Y13         LUT2 (Prop_lut2_I0_O)        0.045     0.372 r  U10/counter1[4]_i_5/O
                         net (fo=1, routed)           0.000     0.372    U10/counter1[4]_i_5_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.442 r  U10/counter1_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.442    U10/counter1_reg[4]_i_1_n_7
    SLICE_X12Y13         FDCE                                         r  U10/counter1_reg[4]/D
  -------------------------------------------------------------------    -------------------





