<reference anchor="IEEE.1149-1.2013" target="https://ieeexplore.ieee.org/document/6515989">
  <front>
    <title>IEEE Standard for Test Access Port and Boundary-Scan Architecture</title>
    <seriesInfo name="DOI" value="10.1109/IEEESTD.2013.6515989"/>
    <author>
      <organization abbrev="IEEE">IEEE</organization>
      <address>
        <postal>
          <country>USA</country>
        </postal>
      </address>
    </author>
    <date year="2013" month="May" day="14"/>
    <keyword>IEEE standards</keyword>
    <keyword>Integrated circuits</keyword>
    <keyword>Printed circuits</keyword>
    <keyword>Boundary value problems</keyword>
    <keyword>Very high speed integrated circuits</keyword>
    <keyword>Testing</keyword>
    <keyword>boundary scan</keyword>
    <keyword>boundary-scan architecture</keyword>
    <keyword>Boundary-Scan Description Language</keyword>
    <keyword>boundary-scan boundary scan</keyword>
    <keyword>boundary-scan architecture</keyword>
    <keyword>Boundary-Scan Description Language (BSDL)</keyword>
    <keyword>boundary-scan register</keyword>
    <keyword>circuit boards</keyword>
    <keyword>circuitry</keyword>
    <keyword>IEEE 1149.1TM</keyword>
    <keyword>integrated circuit</keyword>
    <keyword>printed circuit boards</keyword>
    <keyword>Procedural Description Language (PDL)</keyword>
    <keyword>test</keyword>
    <keyword>test access port (TAP)</keyword>
    <keyword>very high speed integrated circuit (VHSIC)</keyword>
    <keyword>VHSIC Hardware Description Language (VHDL)</keyword>
    <abstract>Circuitry that may be built into an integrated circuit to assist in the test, maintenance and support of assembled printed circuit boards and the test of internal circuits is defined. The circuitry includes a standard interface through which instructions and test data are communicated. A set of test features is defined, including a boundary-scan register, such that the component is able to respond to a minimum set of instructions designed to assist with testing of assembled printed circuit boards. Also, a language is defined that allows rigorous structural description of the component-specific aspects of such testability features, and a second language is defined that allows rigorous procedural description of how the testability features may be used.</abstract>
  </front>
</reference>