<stg><name>cordic</name>


<trans_list>

<trans id="40" from="1" to="2">
<condition id="11">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="41" from="1" to="4">
<condition id="10">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="42" from="2" to="3">
<condition id="14">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="43" from="2" to="4">
<condition id="13">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="45" from="3" to="2">
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:0  %theta_V_read = call i32 @_ssdm_op_WireRead.i32(i32 %theta_V) nounwind ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="theta_V_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1  %tmp = icmp eq i32 %theta_V_read, 0             ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:2  br i1 %tmp, label %UnifiedReturnBlock, label %bb14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
bb14:0  %p_Val2_s = phi i32 [ %x_V_2, %bb2_ifconv ], [ 636750, %entry ] ; <i32> [#uses=4]

]]></node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
bb14:1  %p_Val2_4 = phi i32 [ %current_angle_V, %bb2_ifconv ], [ 0, %entry ] ; <i32> [#uses=3]

]]></node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
bb14:2  %p_Val2_3 = phi i32 [ %y_V_2, %bb2_ifconv ], [ 0, %entry ] ; <i32> [#uses=4]

]]></node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
bb14:3  %step_1 = phi i7 [ %step, %bb2_ifconv ], [ 0, %entry ] ; <i7> [#uses=4]

]]></node>
<StgValue><ssdm name="step_1"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb14:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 65, i64 65, i64 65) nounwind ; <i32> [#uses=0]

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
bb14:5  %exitcond1 = icmp eq i7 %step_1, -63            ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
bb14:6  %step = add i7 %step_1, 1                       ; <i7> [#uses=1]

]]></node>
<StgValue><ssdm name="step"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb14:7  br i1 %exitcond1, label %UnifiedReturnBlock, label %bb2_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="16" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb2_ifconv:0  %tmp_s = icmp slt i32 %p_Val2_4, %theta_V_read  ; <i1> [#uses=3]

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="17" bw="32" op_0_bw="7">
<![CDATA[
bb2_ifconv:1  %sh_assign_3_cast = zext i7 %step_1 to i32      ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="sh_assign_3_cast"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb2_ifconv:2  %r_V = ashr i32 %p_Val2_3, %sh_assign_3_cast    ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb2_ifconv:3  %t_V = sub i32 %p_Val2_s, %r_V                  ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb2_ifconv:4  %r_V_1 = ashr i32 %p_Val2_s, %sh_assign_3_cast  ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb2_ifconv:5  %y_V = add i32 %p_Val2_3, %r_V_1                ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="y_V"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="64" op_0_bw="7">
<![CDATA[
bb2_ifconv:6  %tmp_1 = zext i7 %step_1 to i64                 ; <i64> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="6" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb2_ifconv:7  %cordic_ctab_V_addr = getelementptr [64 x i20]* @cordic_ctab_V, i64 0, i64 %tmp_1 ; <i20*> [#uses=1]

]]></node>
<StgValue><ssdm name="cordic_ctab_V_addr"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="20" op_0_bw="6">
<![CDATA[
bb2_ifconv:8  %p_Val2_5 = load i20* %cordic_ctab_V_addr       ; <i20> [#uses=1]

]]></node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb2_ifconv:11  %t_V_1 = add i32 %r_V, %p_Val2_s                ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="t_V_1"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb2_ifconv:12  %y_V_1 = sub i32 %p_Val2_3, %r_V_1              ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="y_V_1"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb2_ifconv:14  %x_V_2 = select i1 %tmp_s, i32 %t_V, i32 %t_V_1 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="x_V_2"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb2_ifconv:15  %y_V_2 = select i1 %tmp_s, i32 %y_V, i32 %y_V_1 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="y_V_2"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="29" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="20" op_0_bw="6">
<![CDATA[
bb2_ifconv:8  %p_Val2_5 = load i20* %cordic_ctab_V_addr       ; <i20> [#uses=1]

]]></node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="32" op_0_bw="20">
<![CDATA[
bb2_ifconv:9  %p_Val2_15_cast = zext i20 %p_Val2_5 to i32     ; <i32> [#uses=2]

]]></node>
<StgValue><ssdm name="p_Val2_15_cast"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb2_ifconv:10  %r_V_s = add i32 %p_Val2_15_cast, %p_Val2_4     ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_s"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb2_ifconv:13  %r_V_3 = sub i32 %p_Val2_4, %p_Val2_15_cast     ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
bb2_ifconv:16  %current_angle_V = select i1 %tmp_s, i32 %r_V_s, i32 %r_V_3 ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="current_angle_V"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="0" op_0_bw="0">
<![CDATA[
bb2_ifconv:17  br label %bb14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
UnifiedReturnBlock:0  %UnifiedRetVal1 = phi i32 [ 0, %entry ], [ %p_Val2_3, %bb14 ] ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="UnifiedRetVal1"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
UnifiedReturnBlock:1  %UnifiedRetVal_1 = phi i32 [ 1048576, %entry ], [ %p_Val2_s, %bb14 ] ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="UnifiedRetVal_1"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
UnifiedReturnBlock:2  %mrv_s = insertvalue %cordic_ret undef, i32 %UnifiedRetVal1, 0 ; <%cordic_ret> [#uses=1]

]]></node>
<StgValue><ssdm name="mrv_s"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="64" op_0_bw="64" op_1_bw="32">
<![CDATA[
UnifiedReturnBlock:3  %UnifiedRetVal = insertvalue %cordic_ret %mrv_s, i32 %UnifiedRetVal_1, 1 ; <%cordic_ret> [#uses=1]

]]></node>
<StgValue><ssdm name="UnifiedRetVal"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="0" op_0_bw="64">
<![CDATA[
UnifiedReturnBlock:4  ret %cordic_ret %UnifiedRetVal

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
