
synpwrap -msg -prj "xo3l_verilog_xo3l_verilog_synplify.tcl" -log "xo3l_verilog_xo3l_verilog.srf"
Copyright (C) 1992-2020 Lattice Semiconductor Corporation. All rights reserved.
Lattice Diamond Version 3.12.0.240.2
    <postMsg mid="2011000" type="Info"    dynamic="0" navigation="0"  />

==contents of xo3l_verilog_xo3l_verilog.srf
#Build: Synplify Pro (R) Q-2020.03L-SP1, Build 182R, Oct 29 2020
#install: C:\lscc\diamond\3.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-NE8NF87

# Wed Feb 16 17:52:52 2022

#Implementation: xo3l_verilog


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-NE8NF87

Implementation : xo3l_verilog
Synopsys HDL Compiler, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-NE8NF87

Implementation : xo3l_verilog
Synopsys Verilog Compiler, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

@N|Running in 64-bit mode
@I::"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v" (library work)
@I::"C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\compiler_directives.v" (library work)
@I::"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\colorbar_gen.v" (library work)
@I::"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\top.v" (library work)
@I:"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\top.v":"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\../../source/verilog\compiler_directives.v" (library work)
@W: CG1249 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\top.v":380:11:380:15|Redeclaration of implicit signal w_LP0
@I::"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\xo3l\oddrx4.v" (library work)
@W: CG1337 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\xo3l\oddrx4.v":99:11:99:14|Net clk0 is not declared.
@W: CG1337 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\xo3l\oddrx4.v":100:11:100:14|Net clk2 is not declared.
@W: CG1337 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\xo3l\oddrx4.v":101:11:101:14|Net clk4 is not declared.
@W: CG1337 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\xo3l\oddrx4.v":102:11:102:14|Net clk6 is not declared.
@I::"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\xo3l\ipexpress\pll_pix2byte_RGB888_2lane.v" (library work)
@I::"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\lp_hs_dly_ctrl.v" (library work)
@I::"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\io_controller_tx.v" (library work)
@I::"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\dphy_tx_inst.v" (library work)
@W: CG1337 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\dphy_tx_inst.v":126:18:126:24|Net bit_clk is not declared.
@W: CG1337 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\dphy_tx_inst.v":127:15:127:24|Net bit_clk_90 is not declared.
@I::"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\dcs_rom.v" (library work)
@I::"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\dcs_encoder.v" (library work)
@W: CG1337 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\dcs_encoder.v":68:12:68:21|Net start_data is not declared.
@W: CG1337 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\dcs_encoder.v":69:12:69:23|Net start_escape is not declared.
@W: CG1337 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\dcs_encoder.v":70:12:70:20|Net stop_data is not declared.
@I::"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\byte_packetizer.v" (library work)
@I::"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\crc16_2lane_bb.v" (library work)
@I::"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\parallel2byte_bb.v" (library work)
@I::"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\packetheader_bb.v" (library work)
@I::"C:\Users\Roman Perez\Documents\GitHub\Initial-release\project\xo3l\verilog\Commando_Inicial.v" (library work)
@I::"C:\Users\Roman Perez\Documents\GitHub\Initial-release\project\xo3l\verilog\DataFlow_Switch.v" (library work)
@I::"C:\Users\Roman Perez\Documents\GitHub\Initial-release\project\xo3l\verilog\Mux_mod.v" (library work)
@I::"C:\Users\Roman Perez\Documents\GitHub\Initial-release\project\xo3l\verilog\Serial_Protocol.v" (library work)
@I::"C:\Users\Roman Perez\Documents\GitHub\Initial-release\project\xo3l\verilog\PLL_12_24_100.v" (library work)
Verilog syntax check successful!
File C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\top.v changed - recompiling
File C:\Users\Roman Perez\Documents\GitHub\Initial-release\project\xo3l\verilog\Commando_Inicial.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v":1124:7:1124:9|Synthesizing module VLO in library work.
Running optimization stage 1 on VLO .......
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v":1696:7:1696:13|Synthesizing module EHXPLLJ in library work.
Running optimization stage 1 on EHXPLLJ .......
@N: CG364 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\project\xo3l\verilog\PLL_12_24_100.v":8:7:8:19|Synthesizing module PLL_12_24_100 in library work.
Running optimization stage 1 on PLL_12_24_100 .......
@N: CG364 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\xo3l\ipexpress\pll_pix2byte_RGB888_2lane.v":8:7:8:31|Synthesizing module pll_pix2byte_RGB888_2lane in library work.
Running optimization stage 1 on pll_pix2byte_RGB888_2lane .......
@N: CG364 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\parallel2byte_bb.v":49:7:49:19|Synthesizing module parallel2byte in library work.

	word_width=32'b00000000000000000000000000011000
	lane_width=32'b00000000000000000000000000000010
	dt=6'b111110
   Generated name = parallel2byte_24s_2s_62
@W: CG146 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\parallel2byte_bb.v":49:7:49:19|Creating black box for empty module parallel2byte_24s_2s_62

@N: CG364 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\packetheader_bb.v":49:7:49:18|Synthesizing module packetheader in library work.

	lane_width=32'b00000000000000000000000000000010
   Generated name = packetheader_2s
@W: CG146 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\packetheader_bb.v":49:7:49:18|Creating black box for empty module packetheader_2s

@N: CG364 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\byte_packetizer.v":49:7:49:21|Synthesizing module BYTE_PACKETIZER in library work.

	word_width=32'b00000000000000000000000000011000
	lane_width=32'b00000000000000000000000000000010
	dt=6'b111110
	crc16=32'b00000000000000000000000000000000
	version=32'b00000000000000000000000000000001
   Generated name = BYTE_PACKETIZER_24s_2s_62_0s_1s
@N: CG179 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\byte_packetizer.v":117:53:117:56|Removing redundant assignment.
@N: CG179 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\byte_packetizer.v":118:53:118:56|Removing redundant assignment.
@W: CG360 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\byte_packetizer.v":83:12:83:14|Removing wire crc, as there is no assignment to it.
Running optimization stage 1 on BYTE_PACKETIZER_24s_2s_62_0s_1s .......
@N: CG364 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\lp_hs_dly_ctrl.v":48:7:48:23|Synthesizing module LP_HS_DELAY_CNTRL in library work.
@N: CG179 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\lp_hs_dly_ctrl.v":153:78:153:86|Removing redundant assignment.
@N: CG179 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\lp_hs_dly_ctrl.v":156:78:156:88|Removing redundant assignment.
@N: CG179 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\lp_hs_dly_ctrl.v":159:78:159:87|Removing redundant assignment.
@N: CG179 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\lp_hs_dly_ctrl.v":163:78:163:83|Removing redundant assignment.
@N: CG179 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\lp_hs_dly_ctrl.v":167:78:167:84|Removing redundant assignment.
Running optimization stage 1 on LP_HS_DELAY_CNTRL .......
@N: CG364 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\project\xo3l\verilog\Commando_Inicial.v":1:7:1:22|Synthesizing module Commando_Inicial in library work.
@W: CG360 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\project\xo3l\verilog\Commando_Inicial.v":4:8:4:22|Removing wire o_Global_Enable, as there is no assignment to it.
@W: CG133 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\project\xo3l\verilog\Commando_Inicial.v":31:12:31:20|Object r_byte_D1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\project\xo3l\verilog\Commando_Inicial.v":32:12:32:20|Object r_byte_D0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\project\xo3l\verilog\Commando_Inicial.v":33:12:33:20|Object r_lp1_out is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\project\xo3l\verilog\Commando_Inicial.v":34:4:34:12|Object r_lp1_dir is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\project\xo3l\verilog\Commando_Inicial.v":35:10:35:18|Object r_lp0_out is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\project\xo3l\verilog\Commando_Inicial.v":36:4:36:12|Object r_lp0_dir is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\project\xo3l\verilog\Commando_Inicial.v":37:4:37:14|Object r_hs_clk_en is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\project\xo3l\verilog\Commando_Inicial.v":38:4:38:15|Object r_hs_data_en is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\project\xo3l\verilog\Commando_Inicial.v":39:4:39:16|Object r_hsxx_clk_en is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\project\xo3l\verilog\Commando_Inicial.v":40:4:40:11|Object r_lp_clk is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on Commando_Inicial .......
@W: CL318 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\project\xo3l\verilog\Commando_Inicial.v":4:8:4:22|*Output o_Global_Enable has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@N: CG364 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\project\xo3l\verilog\Serial_Protocol.v":1:7:1:21|Synthesizing module Serial_Protocol in library work.
@W: CG1340 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\project\xo3l\verilog\Serial_Protocol.v":42:16:42:24|Index into variable buff1 could be out of range ; a simulation mismatch is possible.
@W: CG1340 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\project\xo3l\verilog\Serial_Protocol.v":44:16:44:24|Index into variable buff2 could be out of range ; a simulation mismatch is possible.
@W: CG1340 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\project\xo3l\verilog\Serial_Protocol.v":48:16:48:24|Index into variable buff3 could be out of range ; a simulation mismatch is possible.
@W: CG1340 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\project\xo3l\verilog\Serial_Protocol.v":50:16:50:24|Index into variable buff4 could be out of range ; a simulation mismatch is possible.
Running optimization stage 1 on Serial_Protocol .......
@N: CG364 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\project\xo3l\verilog\Mux_mod.v":1:7:1:13|Synthesizing module Mux_mod in library work.

	MuxWide=32'b00000000000000000000000000001000
   Generated name = Mux_mod_8s
@W: CG296 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\project\xo3l\verilog\Mux_mod.v":10:8:10:18|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\project\xo3l\verilog\Mux_mod.v":12:6:12:12|Referenced variable i_state is not in sensitivity list.
Running optimization stage 1 on Mux_mod_8s .......
@N: CG364 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\project\xo3l\verilog\Mux_mod.v":1:7:1:13|Synthesizing module Mux_mod in library work.

	MuxWide=32'b00000000000000000000000000000010
   Generated name = Mux_mod_2s
@W: CG296 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\project\xo3l\verilog\Mux_mod.v":10:8:10:18|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\project\xo3l\verilog\Mux_mod.v":12:6:12:12|Referenced variable i_state is not in sensitivity list.
Running optimization stage 1 on Mux_mod_2s .......
@N: CG364 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\project\xo3l\verilog\Mux_mod.v":1:7:1:13|Synthesizing module Mux_mod in library work.

	MuxWide=32'b00000000000000000000000000000001
   Generated name = Mux_mod_1s
@W: CG296 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\project\xo3l\verilog\Mux_mod.v":10:8:10:18|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\project\xo3l\verilog\Mux_mod.v":12:6:12:12|Referenced variable i_state is not in sensitivity list.
Running optimization stage 1 on Mux_mod_1s .......
@N: CG364 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\project\xo3l\verilog\DataFlow_Switch.v":1:7:1:21|Synthesizing module DataFlow_Switch in library work.
@W: CG360 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\project\xo3l\verilog\DataFlow_Switch.v":52:10:52:18|Removing wire lpclk_out, as there is no assignment to it.
Running optimization stage 1 on DataFlow_Switch .......
@W: CL318 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\project\xo3l\verilog\DataFlow_Switch.v":52:10:52:18|*Output lpclk_out has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v":1051:7:1051:14|Synthesizing module ROM16X1A in library work.
Running optimization stage 1 on ROM16X1A .......
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v":176:7:176:13|Synthesizing module FD1P3BX in library work.
Running optimization stage 1 on FD1P3BX .......
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v":187:7:187:13|Synthesizing module FD1P3DX in library work.
Running optimization stage 1 on FD1P3DX .......
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v":1120:7:1120:9|Synthesizing module VHI in library work.
Running optimization stage 1 on VHI .......
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v":1608:7:1608:13|Synthesizing module ODDRX4B in library work.
Running optimization stage 1 on ODDRX4B .......
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v":1525:7:1525:15|Synthesizing module ECLKSYNCA in library work.
Running optimization stage 1 on ECLKSYNCA .......
@N: CG364 :"C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo3l.v":1512:7:1512:13|Synthesizing module CLKDIVC in library work.
Running optimization stage 1 on CLKDIVC .......
@N: CG364 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\xo3l\oddrx4.v":8:7:8:12|Synthesizing module oDDRx4 in library work.
Running optimization stage 1 on oDDRx4 .......
@N: CG364 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\io_controller_tx.v":49:7:49:22|Synthesizing module IO_Controller_TX in library work.
Running optimization stage 1 on IO_Controller_TX .......
@N: CG364 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\dphy_tx_inst.v":51:7:51:18|Synthesizing module DPHY_TX_INST in library work.
@W: CS263 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\dphy_tx_inst.v":131:162:131:196|Port-width mismatch for port dataout. The port definition is 32 bits, but the actual port connection bit width is 18. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\dphy_tx_inst.v":163:20:163:26|Port-width mismatch for port lp2_out. The port definition is 2 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\dphy_tx_inst.v":164:20:164:26|Port-width mismatch for port lp3_out. The port definition is 2 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\dphy_tx_inst.v":168:19:168:24|Port-width mismatch for port lp2_in. The port definition is 2 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\dphy_tx_inst.v":169:19:169:24|Port-width mismatch for port lp3_in. The port definition is 2 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.
Running optimization stage 1 on DPHY_TX_INST .......
@N: CG364 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\dcs_rom.v":48:7:48:13|Synthesizing module DCS_ROM in library work.
Running optimization stage 1 on DCS_ROM .......
@N: CG364 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\dcs_encoder.v":48:7:48:17|Synthesizing module DCS_Encoder in library work.
@N: CG179 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\dcs_encoder.v":107:53:107:63|Removing redundant assignment.
@N: CG179 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\dcs_encoder.v":115:41:115:46|Removing redundant assignment.
@W: CG1340 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\dcs_encoder.v":113:53:113:64|Index into variable q_oneh_data could be out of range ; a simulation mismatch is possible.
@W: CG1340 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\dcs_encoder.v":116:53:116:64|Index into variable q_oneh_data could be out of range ; a simulation mismatch is possible.
Running optimization stage 1 on DCS_Encoder .......
@W: CL190 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\dcs_encoder.v":89:5:89:10|Optimizing register bit q_oneh_data[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\dcs_encoder.v":89:5:89:10|Optimizing register bit q_oneh_data[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\dcs_encoder.v":89:5:89:10|Optimizing register bit q_oneh_data[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\dcs_encoder.v":89:5:89:10|Optimizing register bit q_oneh_data[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\dcs_encoder.v":89:5:89:10|Pruning register bits 5 to 4 of q_oneh_data[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\dcs_encoder.v":89:5:89:10|Pruning register bits 1 to 0 of q_oneh_data[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\top.v":51:7:51:9|Synthesizing module top in library work.
@N: CG364 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\colorbar_gen.v":52:7:52:18|Synthesizing module colorbar_gen in library work.

	h_active=32'b00000000000000000000001011101110
	h_total=32'b00000000000000000000001101010010
	v_active=32'b00000000000000000000010100110110
	v_total=32'b00000000000000000000010101011100
	H_FRONT_PORCH=32'b00000000000000000000000000001000
	H_SYNCH=32'b00000000000000000000000000100000
	H_BACK_PORCH=32'b00000000000000000000000000101000
	V_FRONT_PORCH=32'b00000000000000000000000000011000
	V_SYNCH=32'b00000000000000000000000000001000
	mode=32'b00000000000000000000000000000001
   Generated name = colorbar_gen_750_850_1334_1372_8_32_40_24_8_1s
Running optimization stage 1 on colorbar_gen_750_850_1334_1372_8_32_40_24_8_1s .......
@W: CS263 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\top.v":194:19:194:20|Port-width mismatch for port VC. The port definition is 2 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\top.v":204:19:204:22|Port-width mismatch for port EoTp. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CG781 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\top.v":228:17:228:22|Input i_Serial_P on instance Comand is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\top.v":228:17:228:22|Input i_Serial_N on instance Comand is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CS263 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\top.v":281:19:281:24|Port-width mismatch for port lpclk_out_a. The port definition is 1 bits, but the actual port connection bit width is 2. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\top.v":348:28:348:39|Port-width mismatch for port lpclk_out. The port definition is 2 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.
@W: CG360 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\top.v":128:5:128:13|Removing wire w_reset_n, as there is no assignment to it.
Running optimization stage 1 on top .......
Running optimization stage 2 on colorbar_gen_750_850_1334_1372_8_32_40_24_8_1s .......
@W: CL190 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\colorbar_gen.v":78:4:78:9|Optimizing register bit pixcnt[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\colorbar_gen.v":78:4:78:9|Optimizing register bit pixcnt[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\colorbar_gen.v":78:4:78:9|Optimizing register bit linecnt[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\colorbar_gen.v":78:4:78:9|Pruning register bit 11 of linecnt[11:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\colorbar_gen.v":78:4:78:9|Pruning register bits 11 to 10 of pixcnt[11:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Running optimization stage 2 on top .......
@N: CL159 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\top.v":100:28:100:32|Input VSYNC is unused.
@N: CL159 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\top.v":101:28:101:32|Input HSYNC is unused.
@N: CL159 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\top.v":102:28:102:29|Input DE is unused.
@N: CL159 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\top.v":103:28:103:34|Input PIXDATA is unused.
Running optimization stage 2 on DCS_Encoder .......
@W: CL190 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\dcs_encoder.v":89:5:89:10|Optimizing register bit bitcntr[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\dcs_encoder.v":89:5:89:10|Pruning register bit 5 of bitcntr[5:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\dcs_encoder.v":89:5:89:10|Pruning register bits 29 to 28 of q_oneh_data[31:6]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\dcs_encoder.v":89:5:89:10|Pruning register bits 25 to 24 of q_oneh_data[31:6]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\dcs_encoder.v":89:5:89:10|Pruning register bits 21 to 20 of q_oneh_data[31:6]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\dcs_encoder.v":89:5:89:10|Pruning register bits 17 to 16 of q_oneh_data[31:6]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\dcs_encoder.v":89:5:89:10|Pruning register bits 13 to 12 of q_oneh_data[31:6]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\dcs_encoder.v":89:5:89:10|Pruning register bit 9 of q_oneh_data[31:6]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Running optimization stage 2 on DCS_ROM .......
@W: CL190 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\dcs_rom.v":67:3:67:8|Optimizing register bit wait_cnt[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\dcs_rom.v":67:3:67:8|Pruning register bit 15 of wait_cnt[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\dcs_rom.v":67:3:67:8|Optimizing register bit wait_cnt[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\dcs_rom.v":67:3:67:8|Pruning register bit 14 of wait_cnt[14:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\dcs_rom.v":67:3:67:8|Optimizing register bit wait_cnt[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\dcs_rom.v":67:3:67:8|Pruning register bit 13 of wait_cnt[13:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\dcs_rom.v":67:3:67:8|Optimizing register bit wait_cnt[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\dcs_rom.v":67:3:67:8|Pruning register bit 12 of wait_cnt[12:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Running optimization stage 2 on DPHY_TX_INST .......
@W: CL156 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\dphy_tx_inst.v":131:162:131:196|*Input un1_byte_D0[31:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\dphy_tx_inst.v":158:20:158:26|*Input lp2_dir to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\dphy_tx_inst.v":159:20:159:26|*Input lp3_dir to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\dphy_tx_inst.v":163:20:163:26|*Input un1_lp2_out[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\dphy_tx_inst.v":164:20:164:26|*Input un1_lp3_out[1:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
Running optimization stage 2 on IO_Controller_TX .......
@N: CL159 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\io_controller_tx.v":50:11:50:17|Input reset_n is unused.
Running optimization stage 2 on oDDRx4 .......
Running optimization stage 2 on CLKDIVC .......
Running optimization stage 2 on ECLKSYNCA .......
Running optimization stage 2 on ODDRX4B .......
Running optimization stage 2 on VHI .......
Running optimization stage 2 on FD1P3DX .......
Running optimization stage 2 on FD1P3BX .......
Running optimization stage 2 on ROM16X1A .......
Running optimization stage 2 on DataFlow_Switch .......
@N: CL159 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\project\xo3l\verilog\DataFlow_Switch.v":18:9:18:19|Input lpclk_out_a is unused.
@N: CL159 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\project\xo3l\verilog\DataFlow_Switch.v":35:9:35:19|Input lpclk_out_b is unused.
Running optimization stage 2 on Mux_mod_1s .......
Running optimization stage 2 on Mux_mod_2s .......
Running optimization stage 2 on Mux_mod_8s .......
Running optimization stage 2 on Serial_Protocol .......
Running optimization stage 2 on Commando_Inicial .......
@A: CL153 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\project\xo3l\verilog\Commando_Inicial.v":31:12:31:20|*Unassigned bits of r_byte_D1[7:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\project\xo3l\verilog\Commando_Inicial.v":32:12:32:20|*Unassigned bits of r_byte_D0[7:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\project\xo3l\verilog\Commando_Inicial.v":33:12:33:20|*Unassigned bits of r_lp1_out[1:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\project\xo3l\verilog\Commando_Inicial.v":34:4:34:12|*Unassigned bits of r_lp1_dir are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\project\xo3l\verilog\Commando_Inicial.v":35:10:35:18|*Unassigned bits of r_lp0_out[1:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\project\xo3l\verilog\Commando_Inicial.v":36:4:36:12|*Unassigned bits of r_lp0_dir are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\project\xo3l\verilog\Commando_Inicial.v":37:4:37:14|*Unassigned bits of r_hs_clk_en are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\project\xo3l\verilog\Commando_Inicial.v":38:4:38:15|*Unassigned bits of r_hs_data_en are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\project\xo3l\verilog\Commando_Inicial.v":39:4:39:16|*Unassigned bits of r_hsxx_clk_en are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\project\xo3l\verilog\Commando_Inicial.v":40:4:40:11|*Unassigned bits of r_lp_clk are referenced and tied to 0 -- simulation mismatch possible.
@N: CL159 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\project\xo3l\verilog\Commando_Inicial.v":2:7:2:11|Input i_clk is unused.
@N: CL159 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\project\xo3l\verilog\Commando_Inicial.v":5:15:5:21|Input reset_n is unused.
@N: CL159 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\project\xo3l\verilog\Commando_Inicial.v":7:15:7:20|Input i_test is unused.
@N: CL159 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\project\xo3l\verilog\Commando_Inicial.v":8:9:8:18|Input i_Serial_P is unused.
@N: CL159 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\project\xo3l\verilog\Commando_Inicial.v":9:9:9:18|Input i_Serial_N is unused.
Running optimization stage 2 on LP_HS_DELAY_CNTRL .......
@N: CL135 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\lp_hs_dly_ctrl.v":108:16:108:21|Found sequential shift data_dly[54].hold_data with address depth of 54 words and data bit width of 32.
@W: CL190 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\lp_hs_dly_ctrl.v":119:4:119:9|Optimizing register bit hs_extended[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\lp_hs_dly_ctrl.v":119:4:119:9|Optimizing register bit hs_extended[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\lp_hs_dly_ctrl.v":119:4:119:9|Optimizing register bit hs_extended[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\lp_hs_dly_ctrl.v":119:4:119:9|Optimizing register bit hs_extended[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\lp_hs_dly_ctrl.v":119:4:119:9|Optimizing register bit hs_extended[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\lp_hs_dly_ctrl.v":119:4:119:9|Optimizing register bit hs_extended[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\lp_hs_dly_ctrl.v":119:4:119:9|Optimizing register bit hs_extended[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\lp_hs_dly_ctrl.v":119:4:119:9|Optimizing register bit hs_extended[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\lp_hs_dly_ctrl.v":119:4:119:9|Optimizing register bit hs_extended[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\lp_hs_dly_ctrl.v":119:4:119:9|Optimizing register bit hs_extended[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\lp_hs_dly_ctrl.v":119:4:119:9|Pruning register bits 15 to 6 of hs_extended[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Running optimization stage 2 on BYTE_PACKETIZER_24s_2s_62_0s_1s .......
@W: CL156 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\byte_packetizer.v":134:21:134:30|*Input chksum_rdy to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\Users\Roman Perez\Documents\GitHub\Initial-release\source\verilog\byte_packetizer.v":83:12:83:14|*Input crc[15:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
Running optimization stage 2 on pll_pix2byte_RGB888_2lane .......
Running optimization stage 2 on PLL_12_24_100 .......
Running optimization stage 2 on EHXPLLJ .......
Running optimization stage 2 on VLO .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: C:\Users\Roman Perez\Documents\GitHub\Initial-release\project\xo3l\verilog\xo3l_verilog\synwork\layer0.rt.csv


At c_ver Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 98MB peak: 98MB)

Process took 0h:00m:04s realtime, 0h:00m:04s cputime

Process completed successfully.
# Wed Feb 16 17:52:57 2022

###########################################################]
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-NE8NF87

Implementation : xo3l_verilog
Synopsys Synopsys Netlist Linker, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

@N|Running in 64-bit mode
File C:\Users\Roman Perez\Documents\GitHub\Initial-release\project\xo3l\verilog\xo3l_verilog\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Feb 16 17:52:57 2022

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: C:\Users\Roman Perez\Documents\GitHub\Initial-release\project\xo3l\verilog\xo3l_verilog\synwork\xo3l_verilog_xo3l_verilog_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 22MB peak: 23MB)

Process took 0h:00m:05s realtime, 0h:00m:04s cputime

Process completed successfully.
# Wed Feb 16 17:52:57 2022

###########################################################]
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-NE8NF87

Implementation : xo3l_verilog
Synopsys Synopsys Netlist Linker, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

@N|Running in 64-bit mode
File C:\Users\Roman Perez\Documents\GitHub\Initial-release\project\xo3l\verilog\xo3l_verilog\synwork\xo3l_verilog_xo3l_verilog_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 92MB peak: 92MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Feb 16 17:52:58 2022

###########################################################]
# Wed Feb 16 17:52:58 2022


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-NE8NF87

Implementation : xo3l_verilog
Synopsys Lattice Technology Pre-mapping, Version map202003lat, Build 172R, Built Nov  2 2020 09:31:45, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Roman Perez\Documents\GitHub\Initial-release\project\xo3l\verilog\xo3l_verilog\xo3l_verilog_xo3l_verilog_scck.rpt 
See clock summary report "C:\Users\Roman Perez\Documents\GitHub\Initial-release\project\xo3l\verilog\xo3l_verilog\xo3l_verilog_xo3l_verilog_scck.rpt"
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 128MB peak: 128MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 128MB peak: 128MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 140MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 142MB)

@N: FX493 |Applying initial value "0" on instance r_init.
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@N: FX493 |Applying initial value "0" on instance rst_d.
@N: FX493 |Applying initial value "0" on instance eocd.
@N: FX493 |Applying initial value "1" on instance o.
@N: MO111 :"c:\users\roman perez\documents\github\initial-release\project\xo3l\verilog\commando_inicial.v":4:8:4:22|Tristate driver o_Global_Enable (in view: work.Commando_Inicial(verilog)) on net o_Global_Enable (in view: work.Commando_Inicial(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\roman perez\documents\github\initial-release\project\xo3l\verilog\dataflow_switch.v":52:10:52:18|Tristate driver lpclk_out (in view: work.DataFlow_Switch(verilog)) on net lpclk_out (in view: work.DataFlow_Switch(verilog)) has its enable tied to GND.
@N: BN362 :"c:\users\roman perez\documents\github\initial-release\source\verilog\lp_hs_dly_ctrl.v":142:4:142:9|Removing sequential instance hs_clk_en (in view: work.LP_HS_DELAY_CNTRL(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\roman perez\documents\github\initial-release\source\verilog\lp_hs_dly_ctrl.v":142:4:142:9|Removing sequential instance hs_data_en (in view: work.LP_HS_DELAY_CNTRL(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\users\roman perez\documents\github\initial-release\source\verilog\colorbar_gen.v":78:4:78:9|Removing sequential instance fv (in view: work.colorbar_gen_750_850_1334_1372_8_32_40_24_8_1s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\users\roman perez\documents\github\initial-release\project\xo3l\verilog\serial_protocol.v":24:0:24:5|Removing sequential instance eocd (in view: work.Serial_Protocol_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.

Starting clock optimization phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 173MB peak: 173MB)


Finished clock optimization phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 173MB peak: 173MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 173MB peak: 174MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 173MB peak: 174MB)

@N: FX1184 |Applying syn_allowed_resources blockrams=240 on top level netlist top 

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 173MB peak: 174MB)



Clock Summary
******************

          Start                                               Requested     Requested     Clock        Clock                   Clock
Level     Clock                                               Frequency     Period        Type         Group                   Load 
------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                              200.0 MHz     5.000         system       system_clkgroup         0    
                                                                                                                                    
0 -       pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     200.0 MHz     5.000         inferred     Inferred_clkgroup_2     177  
                                                                                                                                    
0 -       PLL_12_24_100|CLKOP_inferred_clock                  200.0 MHz     5.000         inferred     Inferred_clkgroup_1     36   
                                                                                                                                    
0 -       PLL_12_24_100|CLKOS_inferred_clock                  200.0 MHz     5.000         inferred     Inferred_clkgroup_4     28   
                                                                                                                                    
0 -       PLL_12_24_100|CLKOS2_inferred_clock                 200.0 MHz     5.000         inferred     Inferred_clkgroup_3     19   
                                                                                                                                    
0 -       oDDRx4|sclk_inferred_clock                          200.0 MHz     5.000         inferred     Inferred_clkgroup_0     4    
====================================================================================================================================



Clock Load Summary
***********************

                                                    Clock     Source                                                    Clock Pin                           Non-clock Pin     Non-clock Pin
Clock                                               Load      Pin                                                       Seq Example                         Seq Example       Comb Example 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                              0         -                                                         -                                   -                 -            
                                                                                                                                                                                           
pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     177       u_pll_pix2byte_RGB888_2lane.PLLInst_0.CLKOS2(EHXPLLJ)     u_DCS_Encoder.q_enable.C            -                 -            
                                                                                                                                                                                           
PLL_12_24_100|CLKOP_inferred_clock                  36        PLL_12_24_100_mod.PLLInst_0.CLKOP(EHXPLLJ)                genblk1\.u_colorbar_gen.hsync.C     -                 -            
                                                                                                                                                                                           
PLL_12_24_100|CLKOS_inferred_clock                  28        PLL_12_24_100_mod.PLLInst_0.CLKOS(EHXPLLJ)                Comand.idle_start[24:0].C           -                 -            
                                                                                                                                                                                           
PLL_12_24_100|CLKOS2_inferred_clock                 19        PLL_12_24_100_mod.PLLInst_0.CLKOS2(EHXPLLJ)               Serial_busN.pars[6:0].C             -                 -            
                                                                                                                                                                                           
oDDRx4|sclk_inferred_clock                          4         u_DPHY_TX_INST.u_oDDRx4.Inst3_CLKDIVC.CDIVX(CLKDIVC)      u_DPHY_TX_INST.u_oDDRx4.FF_0.CK     -                 -            
===========================================================================================================================================================================================

@W: MT529 :"c:\users\roman perez\documents\github\initial-release\source\verilog\xo3l\oddrx4.v":81:12:81:15|Found inferred clock oDDRx4|sclk_inferred_clock which controls 4 sequential elements including u_DPHY_TX_INST.u_oDDRx4.FF_3. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\roman perez\documents\github\initial-release\source\verilog\colorbar_gen.v":78:4:78:9|Found inferred clock PLL_12_24_100|CLKOP_inferred_clock which controls 36 sequential elements including genblk1\.u_colorbar_gen.linecnt[10:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\roman perez\documents\github\initial-release\source\verilog\byte_packetizer.v":109:5:109:10|Found inferred clock pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock which controls 177 sequential elements including u_BYTE_PACKETIZER.q_WC[15:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\roman perez\documents\github\initial-release\project\xo3l\verilog\serial_protocol.v":24:0:24:5|Found inferred clock PLL_12_24_100|CLKOS2_inferred_clock which controls 19 sequential elements including Serial_busP.o. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"c:\users\roman perez\documents\github\initial-release\project\xo3l\verilog\commando_inicial.v":47:0:47:5|Found inferred clock PLL_12_24_100|CLKOS_inferred_clock which controls 28 sequential elements including Comand.r_init. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

5 non-gated/non-generated clock tree(s) driving 249 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

===================================================== Non-Gated/Non-Generated Clocks =====================================================
Clock Tree ID     Driving Element                                  Drive Element Type     Fanout     Sample Instance                      
------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_0       u_DPHY_TX_INST.u_oDDRx4.Inst3_CLKDIVC.CDIVX      CLKDIVC                4          u_DPHY_TX_INST.u_oDDRx4.FF_3         
@KP:ckid0_1       PLL_12_24_100_mod.PLLInst_0.CLKOP                EHXPLLJ                36         genblk1\.u_colorbar_gen.linecnt[10:0]
@KP:ckid0_2       u_pll_pix2byte_RGB888_2lane.PLLInst_0.CLKOS2     EHXPLLJ                162        u_DCS_Encoder.LP[1:0]                
@KP:ckid0_3       PLL_12_24_100_mod.PLLInst_0.CLKOS2               EHXPLLJ                19         Serial_busN.o                        
@KP:ckid0_4       PLL_12_24_100_mod.PLLInst_0.CLKOS                EHXPLLJ                28         Comand.r_init                        
==========================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 174MB peak: 174MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 174MB peak: 174MB)


Finished constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 174MB peak: 174MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 90MB peak: 176MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Wed Feb 16 17:53:01 2022

###########################################################]
# Wed Feb 16 17:53:01 2022


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-NE8NF87

Implementation : xo3l_verilog
Synopsys Lattice Technology Mapper, Version map202003lat, Build 172R, Built Nov  2 2020 09:31:45, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 128MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 128MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 168MB peak: 168MB)

@N: MO111 :|Tristate driver w_lp_clk_out_t (in view: work.top(verilog)) on net w_lp_clk_out (in view: work.top(verilog)) has its enable tied to GND.
@W: BN114 :"c:\users\roman perez\documents\github\initial-release\source\verilog\xo3l\oddrx4.v":112:12:112:25|Removing instance u_oDDRx4.Inst5_ODDRX4B2 (in view: work.DPHY_TX_INST(verilog)) of black box view:work.ODDRX4B(verilog) because it does not drive other instances.
@W: BN114 :"c:\users\roman perez\documents\github\initial-release\source\verilog\xo3l\oddrx4.v":108:12:108:25|Removing instance u_oDDRx4.Inst5_ODDRX4B3 (in view: work.DPHY_TX_INST(verilog)) of black box view:work.ODDRX4B(verilog) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 173MB peak: 173MB)

@W: BN132 :"c:\users\roman perez\documents\github\initial-release\source\verilog\byte_packetizer.v":109:5:109:10|Removing instance u_BYTE_PACKETIZER.q_WC[15] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\roman perez\documents\github\initial-release\source\verilog\byte_packetizer.v":109:5:109:10|Removing instance u_BYTE_PACKETIZER.q_WC[14] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\roman perez\documents\github\initial-release\source\verilog\byte_packetizer.v":109:5:109:10|Removing instance u_BYTE_PACKETIZER.q_WC[13] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\roman perez\documents\github\initial-release\source\verilog\byte_packetizer.v":109:5:109:10|Removing instance u_BYTE_PACKETIZER.q_WC[12] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\roman perez\documents\github\initial-release\source\verilog\byte_packetizer.v":109:5:109:10|Removing instance u_BYTE_PACKETIZER.q_WC[9] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\roman perez\documents\github\initial-release\source\verilog\byte_packetizer.v":109:5:109:10|Removing instance u_BYTE_PACKETIZER.q_WC[8] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\roman perez\documents\github\initial-release\source\verilog\byte_packetizer.v":109:5:109:10|Removing instance u_BYTE_PACKETIZER.q_WC[5] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\roman perez\documents\github\initial-release\source\verilog\byte_packetizer.v":109:5:109:10|Removing instance u_BYTE_PACKETIZER.q_WC[4] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\roman perez\documents\github\initial-release\source\verilog\byte_packetizer.v":109:5:109:10|Removing instance u_BYTE_PACKETIZER.q_WC[2] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\roman perez\documents\github\initial-release\source\verilog\byte_packetizer.v":109:5:109:10|Removing instance u_BYTE_PACKETIZER.q_WC[10] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\roman perez\documents\github\initial-release\source\verilog\byte_packetizer.v":109:5:109:10|Removing instance u_BYTE_PACKETIZER.q_WC[7] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\roman perez\documents\github\initial-release\source\verilog\byte_packetizer.v":109:5:109:10|Removing instance u_BYTE_PACKETIZER.q_WC[6] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\roman perez\documents\github\initial-release\source\verilog\byte_packetizer.v":109:5:109:10|Removing instance u_BYTE_PACKETIZER.q_WC[3] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\roman perez\documents\github\initial-release\source\verilog\byte_packetizer.v":109:5:109:10|Removing instance u_BYTE_PACKETIZER.q_WC[1] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\users\roman perez\documents\github\initial-release\source\verilog\byte_packetizer.v":109:5:109:10|Removing sequential instance u_BYTE_PACKETIZER.q_WC[0] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\roman perez\documents\github\initial-release\source\verilog\byte_packetizer.v":109:5:109:10|Boundary register u_BYTE_PACKETIZER.q_WC[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\roman perez\documents\github\initial-release\source\verilog\lp_hs_dly_ctrl.v":113:4:113:9|Removing sequential instance hold_data\[0\][31] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\roman perez\documents\github\initial-release\source\verilog\lp_hs_dly_ctrl.v":113:4:113:9|Removing sequential instance hold_data\[0\][30] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\roman perez\documents\github\initial-release\source\verilog\lp_hs_dly_ctrl.v":113:4:113:9|Removing sequential instance hold_data\[0\][29] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\roman perez\documents\github\initial-release\source\verilog\lp_hs_dly_ctrl.v":113:4:113:9|Removing sequential instance hold_data\[0\][28] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\roman perez\documents\github\initial-release\source\verilog\lp_hs_dly_ctrl.v":113:4:113:9|Removing sequential instance hold_data\[0\][27] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\roman perez\documents\github\initial-release\source\verilog\lp_hs_dly_ctrl.v":113:4:113:9|Removing sequential instance hold_data\[0\][26] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\roman perez\documents\github\initial-release\source\verilog\lp_hs_dly_ctrl.v":113:4:113:9|Removing sequential instance hold_data\[0\][25] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\roman perez\documents\github\initial-release\source\verilog\lp_hs_dly_ctrl.v":113:4:113:9|Removing sequential instance hold_data\[0\][24] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\roman perez\documents\github\initial-release\source\verilog\lp_hs_dly_ctrl.v":113:4:113:9|Removing sequential instance hold_data\[0\][23] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\roman perez\documents\github\initial-release\source\verilog\lp_hs_dly_ctrl.v":113:4:113:9|Removing sequential instance hold_data\[0\][22] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\roman perez\documents\github\initial-release\source\verilog\lp_hs_dly_ctrl.v":113:4:113:9|Removing sequential instance hold_data\[0\][21] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\roman perez\documents\github\initial-release\source\verilog\lp_hs_dly_ctrl.v":113:4:113:9|Removing sequential instance hold_data\[0\][20] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\roman perez\documents\github\initial-release\source\verilog\lp_hs_dly_ctrl.v":113:4:113:9|Removing sequential instance hold_data\[0\][19] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\roman perez\documents\github\initial-release\source\verilog\lp_hs_dly_ctrl.v":113:4:113:9|Removing sequential instance hold_data\[0\][18] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\roman perez\documents\github\initial-release\source\verilog\lp_hs_dly_ctrl.v":113:4:113:9|Removing sequential instance hold_data\[0\][17] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\roman perez\documents\github\initial-release\source\verilog\lp_hs_dly_ctrl.v":113:4:113:9|Removing sequential instance hold_data\[0\][16] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N: MO231 :"c:\users\roman perez\documents\github\initial-release\source\verilog\lp_hs_dly_ctrl.v":108:16:108:21|Found counter in view:work.LP_HS_DELAY_CNTRL(verilog) instance data_dly\[54\]\.hold_data_CF5[5:0] 
@N: MO231 :"c:\users\roman perez\documents\github\initial-release\source\verilog\lp_hs_dly_ctrl.v":119:4:119:9|Found counter in view:work.LP_HS_DELAY_CNTRL(verilog) instance hs_en_low_cnt[15:0] 
@N: MO231 :"c:\users\roman perez\documents\github\initial-release\source\verilog\lp_hs_dly_ctrl.v":119:4:119:9|Found counter in view:work.LP_HS_DELAY_CNTRL(verilog) instance hs_en_high_cnt[15:0] 
@N: MO231 :"c:\users\roman perez\documents\github\initial-release\source\verilog\lp_hs_dly_ctrl.v":119:4:119:9|Found counter in view:work.LP_HS_DELAY_CNTRL(verilog) instance hs_extended[5:0] 
@N: MO231 :"c:\users\roman perez\documents\github\initial-release\source\verilog\dcs_rom.v":67:3:67:8|Found counter in view:work.DCS_ROM(verilog) instance wait_cnt[11:0] 
@N: MO231 :"c:\users\roman perez\documents\github\initial-release\source\verilog\colorbar_gen.v":104:1:104:6|Found counter in view:work.colorbar_gen_750_850_1334_1372_8_32_40_24_8_1s(verilog) instance color_cntr[11:0] 

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 176MB peak: 176MB)

@W: BN132 :"c:\users\roman perez\documents\github\initial-release\project\xo3l\verilog\serial_protocol.v":24:0:24:5|Removing instance Serial_busP.rst_d because it is equivalent to instance Serial_busN.rst_d. To keep the instance, apply constraint syn_preserve=1 on the instance.

Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 177MB peak: 177MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 178MB peak: 178MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 179MB peak: 179MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 179MB peak: 179MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 179MB peak: 179MB)

@N: FO126 :"c:\users\roman perez\documents\github\initial-release\source\verilog\lp_hs_dly_ctrl.v":108:16:108:21|Generating RAM u_LP_HS_DELAY_CNTRL.data_dly\[54\]\.hold_data_CR31[15:0]
@N: FX214 :"c:\users\roman perez\documents\github\initial-release\project\xo3l\verilog\serial_protocol.v":42:10:42:25|Generating ROM Serial_busP.o_3_0[1:0] (in view: work.top(verilog)).
@N: FX214 :"c:\users\roman perez\documents\github\initial-release\project\xo3l\verilog\serial_protocol.v":50:10:50:25|Generating ROM Serial_busN.o_7_0[1:0] (in view: work.top(verilog)).
@N: FX214 :"c:\users\roman perez\documents\github\initial-release\source\verilog\dcs_rom.v":79:29:79:47|Generating ROM u_DCS_ROM.current_data_2[7:0] (in view: work.top(verilog)).

Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 180MB peak: 180MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 184MB peak: 184MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -3.24ns		 363 /       219
   2		0h:00m:02s		    -3.24ns		 357 /       219
   3		0h:00m:02s		    -2.73ns		 357 /       219
@N: FX271 :"c:\users\roman perez\documents\github\initial-release\source\verilog\colorbar_gen.v":78:4:78:9|Replicating instance genblk1\.u_colorbar_gen.pixcnt[7] (in view: work.top(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\users\roman perez\documents\github\initial-release\source\verilog\colorbar_gen.v":78:4:78:9|Replicating instance genblk1\.u_colorbar_gen.pixcnt[0] (in view: work.top(verilog)) with 4 loads 1 time to improve timing.
@N: FX271 :"c:\users\roman perez\documents\github\initial-release\source\verilog\colorbar_gen.v":78:4:78:9|Replicating instance genblk1\.u_colorbar_gen.pixcnt[3] (in view: work.top(verilog)) with 4 loads 1 time to improve timing.
Timing driven replication report
Added 3 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   4		0h:00m:03s		    -3.20ns		 360 /       222
   5		0h:00m:03s		    -3.20ns		 364 /       222
   6		0h:00m:03s		    -3.20ns		 364 /       222
   7		0h:00m:03s		    -3.20ns		 364 /       222
   8		0h:00m:03s		    -3.20ns		 364 /       222

@N: FX271 :"c:\users\roman perez\documents\github\initial-release\source\verilog\colorbar_gen.v":78:4:78:9|Replicating instance genblk1\.u_colorbar_gen.pixcnt[8] (in view: work.top(verilog)) with 5 loads 1 time to improve timing.
@N: FX271 :"c:\users\roman perez\documents\github\initial-release\source\verilog\colorbar_gen.v":78:4:78:9|Replicating instance genblk1\.u_colorbar_gen.pixcnt[6] (in view: work.top(verilog)) with 5 loads 1 time to improve timing.
@N: FX271 :"c:\users\roman perez\documents\github\initial-release\source\verilog\colorbar_gen.v":78:4:78:9|Replicating instance genblk1\.u_colorbar_gen.pixcnt[9] (in view: work.top(verilog)) with 5 loads 1 time to improve timing.
Added 3 Registers via timing driven replication
Added 3 LUTs via timing driven replication

   9		0h:00m:03s		    -2.94ns		 367 /       225
  10		0h:00m:03s		    -2.94ns		 368 /       225
  11		0h:00m:03s		    -2.94ns		 369 /       225
  12		0h:00m:03s		    -2.94ns		 369 /       225
  13		0h:00m:03s		    -2.94ns		 371 /       225

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 184MB peak: 184MB)

@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Warning: Forcing use of GSR for flip-flops and
latches that do not specify sets or resets
   Comand.Start_sd (in view: work.top(verilog))
   Comand.State_sd (in view: work.top(verilog))
   Comand.idle_start[24] (in view: work.top(verilog))
   Comand.idle_start[23] (in view: work.top(verilog))
   Comand.idle_start[22] (in view: work.top(verilog))
   Comand.idle_start[21] (in view: work.top(verilog))
   Comand.idle_start[20] (in view: work.top(verilog))
   Comand.idle_start[19] (in view: work.top(verilog))
   Comand.idle_start[18] (in view: work.top(verilog))
   Comand.idle_start[17] (in view: work.top(verilog))
   Comand.idle_start[16] (in view: work.top(verilog))
   Comand.idle_start[15] (in view: work.top(verilog))
   Comand.idle_start[14] (in view: work.top(verilog))
   Comand.idle_start[13] (in view: work.top(verilog))
   Comand.idle_start[12] (in view: work.top(verilog))
   Comand.idle_start[11] (in view: work.top(verilog))
   Comand.idle_start[10] (in view: work.top(verilog))
   Comand.idle_start[9] (in view: work.top(verilog))
   Comand.idle_start[8] (in view: work.top(verilog))
   Comand.idle_start[7] (in view: work.top(verilog))
   Comand.idle_start[6] (in view: work.top(verilog))
   Comand.idle_start[5] (in view: work.top(verilog))
   Comand.idle_start[4] (in view: work.top(verilog))
   Comand.idle_start[3] (in view: work.top(verilog))
   Comand.idle_start[2] (in view: work.top(verilog))
   Comand.idle_start[1] (in view: work.top(verilog))
   Comand.idle_start[0] (in view: work.top(verilog))
   Comand.r_init (in view: work.top(verilog))
   Serial_busN.o_7_0_dreg[1] (in view: work.top(verilog))
   Serial_busN.o_7_0_dreg[0] (in view: work.top(verilog))
   Serial_busN.o_ret (in view: work.top(verilog))
   Serial_busN.o_ret_1 (in view: work.top(verilog))
   Serial_busN.o_ret_3 (in view: work.top(verilog))
   Serial_busN.pars[6] (in view: work.top(verilog))
   Serial_busN.pars[5] (in view: work.top(verilog))
   Serial_busN.pars[4] (in view: work.top(verilog))
   Serial_busN.pars[3] (in view: work.top(verilog))
   Serial_busN.pars[2] (in view: work.top(verilog))
   Serial_busN.pars[1] (in view: work.top(verilog))
   Serial_busN.pars[0] (in view: work.top(verilog))
   Serial_busN.rst_d (in view: work.top(verilog))
   Serial_busP.eocd (in view: work.top(verilog))
   Serial_busP.o_3_0_dreg[1] (in view: work.top(verilog))
   Serial_busP.o_3_0_dreg[0] (in view: work.top(verilog))
   Serial_busP.o_ret (in view: work.top(verilog))
   Serial_busP.o_ret_1 (in view: work.top(verilog))
   Serial_busP.pars[6] (in view: work.top(verilog))
   Serial_busP.pars[5] (in view: work.top(verilog))
   Serial_busP.pars[4] (in view: work.top(verilog))
   Serial_busP.pars[3] (in view: work.top(verilog))
   Serial_busP.pars[2] (in view: work.top(verilog))
   Serial_busP.pars[1] (in view: work.top(verilog))
   Serial_busP.pars[0] (in view: work.top(verilog))
   u_LP_HS_DELAY_CNTRL.data_dly\[54\]\.hold_data_CF5[5] (in view: work.top(verilog))
   u_LP_HS_DELAY_CNTRL.data_dly\[54\]\.hold_data_CF5[4] (in view: work.top(verilog))
   u_LP_HS_DELAY_CNTRL.data_dly\[54\]\.hold_data_CF5[3] (in view: work.top(verilog))
   u_LP_HS_DELAY_CNTRL.data_dly\[54\]\.hold_data_CF5[2] (in view: work.top(verilog))
   u_LP_HS_DELAY_CNTRL.data_dly\[54\]\.hold_data_CF5[1] (in view: work.top(verilog))
   u_LP_HS_DELAY_CNTRL.data_dly\[54\]\.hold_data_CF5[0] (in view: work.top(verilog))
   u_LP_HS_DELAY_CNTRL.hold_data\[0\][15] (in view: work.top(verilog))
   u_LP_HS_DELAY_CNTRL.hold_data\[0\][14] (in view: work.top(verilog))
   u_LP_HS_DELAY_CNTRL.hold_data\[0\][13] (in view: work.top(verilog))
   u_LP_HS_DELAY_CNTRL.hold_data\[0\][12] (in view: work.top(verilog))
   u_LP_HS_DELAY_CNTRL.hold_data\[0\][11] (in view: work.top(verilog))
   u_LP_HS_DELAY_CNTRL.hold_data\[0\][10] (in view: work.top(verilog))
   u_LP_HS_DELAY_CNTRL.hold_data\[0\][9] (in view: work.top(verilog))
   u_LP_HS_DELAY_CNTRL.hold_data\[0\][8] (in view: work.top(verilog))
   u_LP_HS_DELAY_CNTRL.hold_data\[0\][7] (in view: work.top(verilog))
   u_LP_HS_DELAY_CNTRL.hold_data\[0\][6] (in view: work.top(verilog))
   u_LP_HS_DELAY_CNTRL.hold_data\[0\][5] (in view: work.top(verilog))
   u_LP_HS_DELAY_CNTRL.hold_data\[0\][4] (in view: work.top(verilog))
   u_LP_HS_DELAY_CNTRL.hold_data\[0\][3] (in view: work.top(verilog))
   u_LP_HS_DELAY_CNTRL.hold_data\[0\][2] (in view: work.top(verilog))
   u_LP_HS_DELAY_CNTRL.hold_data\[0\][1] (in view: work.top(verilog))
   u_LP_HS_DELAY_CNTRL.hold_data\[0\][0] (in view: work.top(verilog))

@A: BN291 :"c:\users\roman perez\documents\github\initial-release\project\xo3l\verilog\commando_inicial.v":47:0:47:5|Boundary register Comand.idle_start_4_.fb (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\roman perez\documents\github\initial-release\project\xo3l\verilog\commando_inicial.v":47:0:47:5|Boundary register Comand.idle_start_17_.fb (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\roman perez\documents\github\initial-release\project\xo3l\verilog\commando_inicial.v":47:0:47:5|Boundary register Comand.idle_start_15_.fb (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\roman perez\documents\github\initial-release\project\xo3l\verilog\commando_inicial.v":47:0:47:5|Boundary register Comand.idle_start_14_.fb (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\roman perez\documents\github\initial-release\project\xo3l\verilog\commando_inicial.v":47:0:47:5|Boundary register Comand.idle_start_11_.fb (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\roman perez\documents\github\initial-release\project\xo3l\verilog\commando_inicial.v":47:0:47:5|Boundary register Comand.idle_start_10_.fb (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\roman perez\documents\github\initial-release\project\xo3l\verilog\commando_inicial.v":47:0:47:5|Boundary register Comand.idle_start_8_.fb (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@A: BN291 :"c:\users\roman perez\documents\github\initial-release\project\xo3l\verilog\commando_inicial.v":47:0:47:5|Boundary register Comand.idle_start_5_.fb (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished restoring hierarchy (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 184MB peak: 184MB)


Start Writing Netlists (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 148MB peak: 185MB)

Writing Analyst data base C:\Users\Roman Perez\Documents\GitHub\Initial-release\project\xo3l\verilog\xo3l_verilog\synwork\xo3l_verilog_xo3l_verilog_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 183MB peak: 185MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: C:\Users\Roman Perez\Documents\GitHub\Initial-release\project\xo3l\verilog\xo3l_verilog\xo3l_verilog_xo3l_verilog.edi
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 188MB peak: 188MB)


Start final timing analysis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 186MB peak: 189MB)

@W: MT246 :"c:\users\roman perez\documents\github\initial-release\source\verilog\xo3l\oddrx4.v":132:14:132:28|Blackbox ECLKSYNCA is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\users\roman perez\documents\github\initial-release\source\verilog\xo3l\oddrx4.v":129:12:129:24|Blackbox CLKDIVC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\users\roman perez\documents\github\initial-release\source\verilog\xo3l\oddrx4.v":120:12:120:25|Blackbox ODDRX4B is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\users\roman perez\documents\github\initial-release\source\verilog\byte_packetizer.v":123:8:123:21|Blackbox packetheader_2s is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\users\roman perez\documents\github\initial-release\source\verilog\byte_packetizer.v":89:8:89:22|Blackbox parallel2byte_24s_2s_62 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\users\roman perez\documents\github\initial-release\source\verilog\xo3l\ipexpress\pll_pix2byte_rgb888_2lane.v":69:12:69:20|Blackbox EHXPLLJ is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock oDDRx4|sclk_inferred_clock with period 5.00ns. Please declare a user-defined clock on net u_DPHY_TX_INST.u_oDDRx4.sclk.
@W: MT420 |Found inferred clock PLL_12_24_100|CLKOP_inferred_clock with period 5.00ns. Please declare a user-defined clock on net PLL_12_24_100_mod.PIXCLK.
@W: MT420 |Found inferred clock pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock with period 5.00ns. Please declare a user-defined clock on net u_pll_pix2byte_RGB888_2lane.byte_clk.
@W: MT420 |Found inferred clock PLL_12_24_100|CLKOS2_inferred_clock with period 5.00ns. Please declare a user-defined clock on net PLL_12_24_100_mod.w_CLK_20MHZ.
@W: MT420 |Found inferred clock PLL_12_24_100|CLKOS_inferred_clock with period 5.00ns. Please declare a user-defined clock on net PLL_12_24_100_mod.w_CLK_100MHZ.


##### START OF TIMING REPORT #####[
# Timing report written on Wed Feb 16 17:53:07 2022
#


Top view:               top
Requested Frequency:    200.0 MHz
Wire load mode:         top
Paths requested:        3
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -4.448

                                                    Requested     Estimated     Requested     Estimated                Clock        Clock              
Starting Clock                                      Frequency     Frequency     Period        Period        Slack      Type         Group              
-------------------------------------------------------------------------------------------------------------------------------------------------------
PLL_12_24_100|CLKOP_inferred_clock                  200.0 MHz     105.8 MHz     5.000         9.448         -4.448     inferred     Inferred_clkgroup_1
PLL_12_24_100|CLKOS2_inferred_clock                 200.0 MHz     171.5 MHz     5.000         5.832         -0.832     inferred     Inferred_clkgroup_3
PLL_12_24_100|CLKOS_inferred_clock                  200.0 MHz     169.0 MHz     5.000         5.918         -0.918     inferred     Inferred_clkgroup_4
oDDRx4|sclk_inferred_clock                          200.0 MHz     360.7 MHz     5.000         2.772         2.228      inferred     Inferred_clkgroup_0
pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     200.0 MHz     122.5 MHz     5.000         8.165         -3.164     inferred     Inferred_clkgroup_2
System                                              200.0 MHz     918.4 MHz     5.000         1.089         3.911      system       system_clkgroup    
=======================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                                            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                         Ending                                           |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                           System                                           |  5.000       3.911   |  No paths    -      |  No paths    -      |  No paths    -    
System                                           pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock  |  5.000       0.267   |  No paths    -      |  No paths    -      |  No paths    -    
oDDRx4|sclk_inferred_clock                       System                                           |  5.000       2.875   |  No paths    -      |  No paths    -      |  No paths    -    
oDDRx4|sclk_inferred_clock                       oDDRx4|sclk_inferred_clock                       |  5.000       2.228   |  No paths    -      |  No paths    -      |  No paths    -    
PLL_12_24_100|CLKOP_inferred_clock               System                                           |  5.000       3.732   |  No paths    -      |  No paths    -      |  No paths    -    
PLL_12_24_100|CLKOP_inferred_clock               PLL_12_24_100|CLKOP_inferred_clock               |  5.000       -4.448  |  No paths    -      |  No paths    -      |  No paths    -    
PLL_12_24_100|CLKOP_inferred_clock               pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock  System                                           |  5.000       0.668   |  No paths    -      |  No paths    -      |  No paths    -    
pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock  pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock  |  5.000       -3.165  |  No paths    -      |  No paths    -      |  No paths    -    
PLL_12_24_100|CLKOS2_inferred_clock              PLL_12_24_100|CLKOS2_inferred_clock              |  5.000       -0.832  |  No paths    -      |  No paths    -      |  No paths    -    
PLL_12_24_100|CLKOS2_inferred_clock              PLL_12_24_100|CLKOS_inferred_clock               |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
PLL_12_24_100|CLKOS_inferred_clock               System                                           |  5.000       3.812   |  No paths    -      |  No paths    -      |  No paths    -    
PLL_12_24_100|CLKOS_inferred_clock               PLL_12_24_100|CLKOS2_inferred_clock              |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
PLL_12_24_100|CLKOS_inferred_clock               PLL_12_24_100|CLKOS_inferred_clock               |  5.000       -0.918  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: PLL_12_24_100|CLKOP_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                           Starting                                                                      Arrival           
Instance                                   Reference                              Type        Pin     Net                Time        Slack 
                                           Clock                                                                                           
-------------------------------------------------------------------------------------------------------------------------------------------
genblk1\.u_colorbar_gen.linecnt[10]        PLL_12_24_100|CLKOP_inferred_clock     FD1S3AX     Q       linecnt[10]        1.188       -4.448
genblk1\.u_colorbar_gen.linecnt[1]         PLL_12_24_100|CLKOP_inferred_clock     FD1S3AX     Q       linecnt[1]         1.180       -4.440
genblk1\.u_colorbar_gen.linecnt[2]         PLL_12_24_100|CLKOP_inferred_clock     FD1S3AX     Q       linecnt[2]         1.180       -4.440
genblk1\.u_colorbar_gen.linecnt[4]         PLL_12_24_100|CLKOP_inferred_clock     FD1S3AX     Q       linecnt[4]         1.180       -4.440
genblk1\.u_colorbar_gen.linecnt[0]         PLL_12_24_100|CLKOP_inferred_clock     FD1S3AX     Q       linecnt[0]         1.108       -4.368
genblk1\.u_colorbar_gen.linecnt[6]         PLL_12_24_100|CLKOP_inferred_clock     FD1S3AX     Q       linecnt[6]         1.108       -4.368
genblk1\.u_colorbar_gen.pixcnt[7]          PLL_12_24_100|CLKOP_inferred_clock     FD1S3AX     Q       pixcnt[7]          1.108       -3.933
genblk1\.u_colorbar_gen.pixcnt_fast[6]     PLL_12_24_100|CLKOP_inferred_clock     FD1S3AX     Q       pixcnt_fast[6]     0.972       -3.797
genblk1\.u_colorbar_gen.pixcnt_fast[8]     PLL_12_24_100|CLKOP_inferred_clock     FD1S3AX     Q       pixcnt_fast[8]     0.972       -3.797
genblk1\.u_colorbar_gen.pixcnt_fast[9]     PLL_12_24_100|CLKOP_inferred_clock     FD1S3AX     Q       pixcnt_fast[9]     0.972       -3.797
===========================================================================================================================================


Ending Points with Worst Slack
******************************

                                        Starting                                                                        Required           
Instance                                Reference                              Type        Pin     Net                  Time         Slack 
                                        Clock                                                                                              
-------------------------------------------------------------------------------------------------------------------------------------------
genblk1\.u_colorbar_gen.linecnt[10]     PLL_12_24_100|CLKOP_inferred_clock     FD1S3AX     D       un65_linecnt[10]     5.089        -4.448
genblk1\.u_colorbar_gen.linecnt[8]      PLL_12_24_100|CLKOP_inferred_clock     FD1S3AX     D       un65_linecnt[8]      5.089        -4.305
genblk1\.u_colorbar_gen.linecnt[6]      PLL_12_24_100|CLKOP_inferred_clock     FD1S3AX     D       un65_linecnt[6]      5.089        -4.162
genblk1\.u_colorbar_gen.linecnt[9]      PLL_12_24_100|CLKOP_inferred_clock     FD1S3AX     D       un2_linecnt[9]       4.894        -4.025
genblk1\.u_colorbar_gen.linecnt[3]      PLL_12_24_100|CLKOP_inferred_clock     FD1S3AX     D       un65_linecnt[3]      5.089        -4.019
genblk1\.u_colorbar_gen.linecnt[4]      PLL_12_24_100|CLKOP_inferred_clock     FD1S3AX     D       un65_linecnt[4]      5.089        -4.019
genblk1\.u_colorbar_gen.linecnt[7]      PLL_12_24_100|CLKOP_inferred_clock     FD1S3AX     D       un2_linecnt[7]       4.894        -3.882
genblk1\.u_colorbar_gen.linecnt[1]      PLL_12_24_100|CLKOP_inferred_clock     FD1S3AX     D       un65_linecnt[1]      5.089        -3.877
genblk1\.u_colorbar_gen.linecnt[5]      PLL_12_24_100|CLKOP_inferred_clock     FD1S3AX     D       un2_linecnt[5]       4.894        -3.740
genblk1\.u_colorbar_gen.linecnt[2]      PLL_12_24_100|CLKOP_inferred_clock     FD1S3AX     D       un2_linecnt[2]       4.894        -3.454
===========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.089

    - Propagation time:                      9.537
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.448

    Number of logic level(s):                11
    Starting point:                          genblk1\.u_colorbar_gen.linecnt[10] / Q
    Ending point:                            genblk1\.u_colorbar_gen.linecnt[10] / D
    The start point is clocked by            PLL_12_24_100|CLKOP_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            PLL_12_24_100|CLKOP_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                     Pin      Pin               Arrival     No. of    
Name                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
genblk1\.u_colorbar_gen.linecnt[10]                   FD1S3AX      Q        Out     1.188     1.188 r     -         
linecnt[10]                                           Net          -        -       -         -           6         
genblk1\.u_colorbar_gen.un2_linecnt_cry_0_0_RNO_4     ORCALUT4     C        In      0.000     1.188 r     -         
genblk1\.u_colorbar_gen.un2_linecnt_cry_0_0_RNO_4     ORCALUT4     Z        Out     1.017     2.205 r     -         
m15_i_a5_1_2_0                                        Net          -        -       -         -           1         
genblk1\.u_colorbar_gen.un2_linecnt_cry_0_0_RNO_1     ORCALUT4     D        In      0.000     2.205 r     -         
genblk1\.u_colorbar_gen.un2_linecnt_cry_0_0_RNO_1     ORCALUT4     Z        Out     1.017     3.221 r     -         
N_8_0                                                 Net          -        -       -         -           1         
genblk1\.u_colorbar_gen.un2_linecnt_cry_0_0_RNO_0     ORCALUT4     A        In      0.000     3.221 r     -         
genblk1\.u_colorbar_gen.un2_linecnt_cry_0_0_RNO_0     ORCALUT4     Z        Out     1.017     4.238 f     -         
un2_linecnt_cry_0_0_RNO_0                             Net          -        -       -         -           1         
genblk1\.u_colorbar_gen.un2_linecnt_cry_0_0_RNO       ORCALUT4     B        In      0.000     4.238 f     -         
genblk1\.u_colorbar_gen.un2_linecnt_cry_0_0_RNO       ORCALUT4     Z        Out     1.017     5.255 f     -         
un38_N_5_mux                                          Net          -        -       -         -           1         
genblk1\.u_colorbar_gen.un2_linecnt_cry_0_0           CCU2D        B0       In      0.000     5.255 f     -         
genblk1\.u_colorbar_gen.un2_linecnt_cry_0_0           CCU2D        COUT     Out     1.544     6.800 r     -         
un2_linecnt_cry_0                                     Net          -        -       -         -           1         
genblk1\.u_colorbar_gen.un2_linecnt_cry_1_0           CCU2D        CIN      In      0.000     6.800 r     -         
genblk1\.u_colorbar_gen.un2_linecnt_cry_1_0           CCU2D        COUT     Out     0.143     6.942 r     -         
un2_linecnt_cry_2                                     Net          -        -       -         -           1         
genblk1\.u_colorbar_gen.un2_linecnt_cry_3_0           CCU2D        CIN      In      0.000     6.942 r     -         
genblk1\.u_colorbar_gen.un2_linecnt_cry_3_0           CCU2D        COUT     Out     0.143     7.085 r     -         
un2_linecnt_cry_4                                     Net          -        -       -         -           1         
genblk1\.u_colorbar_gen.un2_linecnt_cry_5_0           CCU2D        CIN      In      0.000     7.085 r     -         
genblk1\.u_colorbar_gen.un2_linecnt_cry_5_0           CCU2D        COUT     Out     0.143     7.228 r     -         
un2_linecnt_cry_6                                     Net          -        -       -         -           1         
genblk1\.u_colorbar_gen.un2_linecnt_cry_7_0           CCU2D        CIN      In      0.000     7.228 r     -         
genblk1\.u_colorbar_gen.un2_linecnt_cry_7_0           CCU2D        COUT     Out     0.143     7.371 r     -         
un2_linecnt_cry_8                                     Net          -        -       -         -           1         
genblk1\.u_colorbar_gen.un2_linecnt_cry_9_0           CCU2D        CIN      In      0.000     7.371 r     -         
genblk1\.u_colorbar_gen.un2_linecnt_cry_9_0           CCU2D        S1       Out     1.549     8.920 r     -         
un2_linecnt_cry_9_0_S1                                Net          -        -       -         -           1         
genblk1\.u_colorbar_gen.un65_linecnt[10]              ORCALUT4     B        In      0.000     8.920 r     -         
genblk1\.u_colorbar_gen.un65_linecnt[10]              ORCALUT4     Z        Out     0.617     9.537 r     -         
un65_linecnt[10]                                      Net          -        -       -         -           1         
genblk1\.u_colorbar_gen.linecnt[10]                   FD1S3AX      D        In      0.000     9.537 r     -         
====================================================================================================================


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.089

    - Propagation time:                      9.528
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.440

    Number of logic level(s):                11
    Starting point:                          genblk1\.u_colorbar_gen.linecnt[1] / Q
    Ending point:                            genblk1\.u_colorbar_gen.linecnt[10] / D
    The start point is clocked by            PLL_12_24_100|CLKOP_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            PLL_12_24_100|CLKOP_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                     Pin      Pin               Arrival     No. of    
Name                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
genblk1\.u_colorbar_gen.linecnt[1]                    FD1S3AX      Q        Out     1.180     1.180 r     -         
linecnt[1]                                            Net          -        -       -         -           5         
genblk1\.u_colorbar_gen.un2_linecnt_cry_0_0_RNO_3     ORCALUT4     B        In      0.000     1.180 r     -         
genblk1\.u_colorbar_gen.un2_linecnt_cry_0_0_RNO_3     ORCALUT4     Z        Out     1.017     2.197 f     -         
un2_linecnt_cry_0_0_RNO_3                             Net          -        -       -         -           1         
genblk1\.u_colorbar_gen.un2_linecnt_cry_0_0_RNO_1     ORCALUT4     A        In      0.000     2.197 f     -         
genblk1\.u_colorbar_gen.un2_linecnt_cry_0_0_RNO_1     ORCALUT4     Z        Out     1.017     3.213 r     -         
N_8_0                                                 Net          -        -       -         -           1         
genblk1\.u_colorbar_gen.un2_linecnt_cry_0_0_RNO_0     ORCALUT4     A        In      0.000     3.213 r     -         
genblk1\.u_colorbar_gen.un2_linecnt_cry_0_0_RNO_0     ORCALUT4     Z        Out     1.017     4.230 f     -         
un2_linecnt_cry_0_0_RNO_0                             Net          -        -       -         -           1         
genblk1\.u_colorbar_gen.un2_linecnt_cry_0_0_RNO       ORCALUT4     B        In      0.000     4.230 f     -         
genblk1\.u_colorbar_gen.un2_linecnt_cry_0_0_RNO       ORCALUT4     Z        Out     1.017     5.247 f     -         
un38_N_5_mux                                          Net          -        -       -         -           1         
genblk1\.u_colorbar_gen.un2_linecnt_cry_0_0           CCU2D        B0       In      0.000     5.247 f     -         
genblk1\.u_colorbar_gen.un2_linecnt_cry_0_0           CCU2D        COUT     Out     1.544     6.792 r     -         
un2_linecnt_cry_0                                     Net          -        -       -         -           1         
genblk1\.u_colorbar_gen.un2_linecnt_cry_1_0           CCU2D        CIN      In      0.000     6.792 r     -         
genblk1\.u_colorbar_gen.un2_linecnt_cry_1_0           CCU2D        COUT     Out     0.143     6.934 r     -         
un2_linecnt_cry_2                                     Net          -        -       -         -           1         
genblk1\.u_colorbar_gen.un2_linecnt_cry_3_0           CCU2D        CIN      In      0.000     6.934 r     -         
genblk1\.u_colorbar_gen.un2_linecnt_cry_3_0           CCU2D        COUT     Out     0.143     7.077 r     -         
un2_linecnt_cry_4                                     Net          -        -       -         -           1         
genblk1\.u_colorbar_gen.un2_linecnt_cry_5_0           CCU2D        CIN      In      0.000     7.077 r     -         
genblk1\.u_colorbar_gen.un2_linecnt_cry_5_0           CCU2D        COUT     Out     0.143     7.220 r     -         
un2_linecnt_cry_6                                     Net          -        -       -         -           1         
genblk1\.u_colorbar_gen.un2_linecnt_cry_7_0           CCU2D        CIN      In      0.000     7.220 r     -         
genblk1\.u_colorbar_gen.un2_linecnt_cry_7_0           CCU2D        COUT     Out     0.143     7.363 r     -         
un2_linecnt_cry_8                                     Net          -        -       -         -           1         
genblk1\.u_colorbar_gen.un2_linecnt_cry_9_0           CCU2D        CIN      In      0.000     7.363 r     -         
genblk1\.u_colorbar_gen.un2_linecnt_cry_9_0           CCU2D        S1       Out     1.549     8.912 r     -         
un2_linecnt_cry_9_0_S1                                Net          -        -       -         -           1         
genblk1\.u_colorbar_gen.un65_linecnt[10]              ORCALUT4     B        In      0.000     8.912 r     -         
genblk1\.u_colorbar_gen.un65_linecnt[10]              ORCALUT4     Z        Out     0.617     9.528 r     -         
un65_linecnt[10]                                      Net          -        -       -         -           1         
genblk1\.u_colorbar_gen.linecnt[10]                   FD1S3AX      D        In      0.000     9.528 r     -         
====================================================================================================================


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.089

    - Propagation time:                      9.528
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -4.440

    Number of logic level(s):                11
    Starting point:                          genblk1\.u_colorbar_gen.linecnt[2] / Q
    Ending point:                            genblk1\.u_colorbar_gen.linecnt[10] / D
    The start point is clocked by            PLL_12_24_100|CLKOP_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            PLL_12_24_100|CLKOP_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                     Pin      Pin               Arrival     No. of    
Name                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------
genblk1\.u_colorbar_gen.linecnt[2]                    FD1S3AX      Q        Out     1.180     1.180 r     -         
linecnt[2]                                            Net          -        -       -         -           5         
genblk1\.u_colorbar_gen.un2_linecnt_cry_0_0_RNO_3     ORCALUT4     C        In      0.000     1.180 r     -         
genblk1\.u_colorbar_gen.un2_linecnt_cry_0_0_RNO_3     ORCALUT4     Z        Out     1.017     2.197 f     -         
un2_linecnt_cry_0_0_RNO_3                             Net          -        -       -         -           1         
genblk1\.u_colorbar_gen.un2_linecnt_cry_0_0_RNO_1     ORCALUT4     A        In      0.000     2.197 f     -         
genblk1\.u_colorbar_gen.un2_linecnt_cry_0_0_RNO_1     ORCALUT4     Z        Out     1.017     3.213 r     -         
N_8_0                                                 Net          -        -       -         -           1         
genblk1\.u_colorbar_gen.un2_linecnt_cry_0_0_RNO_0     ORCALUT4     A        In      0.000     3.213 r     -         
genblk1\.u_colorbar_gen.un2_linecnt_cry_0_0_RNO_0     ORCALUT4     Z        Out     1.017     4.230 f     -         
un2_linecnt_cry_0_0_RNO_0                             Net          -        -       -         -           1         
genblk1\.u_colorbar_gen.un2_linecnt_cry_0_0_RNO       ORCALUT4     B        In      0.000     4.230 f     -         
genblk1\.u_colorbar_gen.un2_linecnt_cry_0_0_RNO       ORCALUT4     Z        Out     1.017     5.247 f     -         
un38_N_5_mux                                          Net          -        -       -         -           1         
genblk1\.u_colorbar_gen.un2_linecnt_cry_0_0           CCU2D        B0       In      0.000     5.247 f     -         
genblk1\.u_colorbar_gen.un2_linecnt_cry_0_0           CCU2D        COUT     Out     1.544     6.792 r     -         
un2_linecnt_cry_0                                     Net          -        -       -         -           1         
genblk1\.u_colorbar_gen.un2_linecnt_cry_1_0           CCU2D        CIN      In      0.000     6.792 r     -         
genblk1\.u_colorbar_gen.un2_linecnt_cry_1_0           CCU2D        COUT     Out     0.143     6.934 r     -         
un2_linecnt_cry_2                                     Net          -        -       -         -           1         
genblk1\.u_colorbar_gen.un2_linecnt_cry_3_0           CCU2D        CIN      In      0.000     6.934 r     -         
genblk1\.u_colorbar_gen.un2_linecnt_cry_3_0           CCU2D        COUT     Out     0.143     7.077 r     -         
un2_linecnt_cry_4                                     Net          -        -       -         -           1         
genblk1\.u_colorbar_gen.un2_linecnt_cry_5_0           CCU2D        CIN      In      0.000     7.077 r     -         
genblk1\.u_colorbar_gen.un2_linecnt_cry_5_0           CCU2D        COUT     Out     0.143     7.220 r     -         
un2_linecnt_cry_6                                     Net          -        -       -         -           1         
genblk1\.u_colorbar_gen.un2_linecnt_cry_7_0           CCU2D        CIN      In      0.000     7.220 r     -         
genblk1\.u_colorbar_gen.un2_linecnt_cry_7_0           CCU2D        COUT     Out     0.143     7.363 r     -         
un2_linecnt_cry_8                                     Net          -        -       -         -           1         
genblk1\.u_colorbar_gen.un2_linecnt_cry_9_0           CCU2D        CIN      In      0.000     7.363 r     -         
genblk1\.u_colorbar_gen.un2_linecnt_cry_9_0           CCU2D        S1       Out     1.549     8.912 r     -         
un2_linecnt_cry_9_0_S1                                Net          -        -       -         -           1         
genblk1\.u_colorbar_gen.un65_linecnt[10]              ORCALUT4     B        In      0.000     8.912 r     -         
genblk1\.u_colorbar_gen.un65_linecnt[10]              ORCALUT4     Z        Out     0.617     9.528 r     -         
un65_linecnt[10]                                      Net          -        -       -         -           1         
genblk1\.u_colorbar_gen.linecnt[10]                   FD1S3AX      D        In      0.000     9.528 r     -         
====================================================================================================================




====================================
Detailed Report for Clock: PLL_12_24_100|CLKOS2_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                        Starting                                                                Arrival           
Instance                Reference                               Type        Pin     Net         Time        Slack 
                        Clock                                                                                     
------------------------------------------------------------------------------------------------------------------
Serial_busN.pars[0]     PLL_12_24_100|CLKOS2_inferred_clock     FD1S3AX     Q       pars[0]     1.256       -0.832
Serial_busP.pars[2]     PLL_12_24_100|CLKOS2_inferred_clock     FD1S3AX     Q       pars[2]     1.232       -0.800
Serial_busN.pars[1]     PLL_12_24_100|CLKOS2_inferred_clock     FD1S3AX     Q       pars[1]     1.220       -0.796
Serial_busP.pars[1]     PLL_12_24_100|CLKOS2_inferred_clock     FD1S3AX     Q       pars[1]     1.228       -0.796
Serial_busP.pars[3]     PLL_12_24_100|CLKOS2_inferred_clock     FD1S3AX     Q       pars[3]     1.204       -0.772
Serial_busP.pars[4]     PLL_12_24_100|CLKOS2_inferred_clock     FD1S3AX     Q       pars[4]     1.188       -0.756
Serial_busP.pars[0]     PLL_12_24_100|CLKOS2_inferred_clock     FD1S3AX     Q       pars[0]     1.260       -0.268
Serial_busN.pars[2]     PLL_12_24_100|CLKOS2_inferred_clock     FD1S3AX     Q       pars[2]     1.220       -0.228
Serial_busN.pars[3]     PLL_12_24_100|CLKOS2_inferred_clock     FD1S3AX     Q       pars[3]     1.204       -0.212
Serial_busN.pars[4]     PLL_12_24_100|CLKOS2_inferred_clock     FD1S3AX     Q       pars[4]     1.188       0.252 
==================================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                                      Required           
Instance                      Reference                               Type        Pin     Net               Time         Slack 
                              Clock                                                                                            
-------------------------------------------------------------------------------------------------------------------------------
Serial_busN.o_7_0_dreg[0]     PLL_12_24_100|CLKOS2_inferred_clock     FD1S3AX     D       N_600_a           5.089        -0.832
Serial_busN.o_7_0_dreg[1]     PLL_12_24_100|CLKOS2_inferred_clock     FD1S3AX     D       N_601_a           5.089        -0.832
Serial_busP.o_3_0_dreg[0]     PLL_12_24_100|CLKOS2_inferred_clock     FD1S3AX     D       N_602_a           5.089        -0.800
Serial_busP.o_3_0_dreg[1]     PLL_12_24_100|CLKOS2_inferred_clock     FD1S3AX     D       N_603_a           5.089        -0.800
Serial_busP.pars[3]           PLL_12_24_100|CLKOS2_inferred_clock     FD1S3AX     D       pars_RNO[3]       5.089        -0.024
Serial_busP.pars[4]           PLL_12_24_100|CLKOS2_inferred_clock     FD1S3AX     D       pars_RNO[4]       5.089        -0.024
Serial_busN.pars[3]           PLL_12_24_100|CLKOS2_inferred_clock     FD1S3AX     D       pars_RNO_0[3]     5.089        -0.020
Serial_busN.pars[4]           PLL_12_24_100|CLKOS2_inferred_clock     FD1S3AX     D       pars_RNO_0[4]     5.089        -0.020
Serial_busP.pars[1]           PLL_12_24_100|CLKOS2_inferred_clock     FD1S3AX     D       pars_RNO[1]       5.089        0.119 
Serial_busP.pars[2]           PLL_12_24_100|CLKOS2_inferred_clock     FD1S3AX     D       parsd_0[2]        5.089        0.119 
===============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.089

    - Propagation time:                      5.921
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.832

    Number of logic level(s):                5
    Starting point:                          Serial_busN.pars[0] / Q
    Ending point:                            Serial_busN.o_7_0_dreg[0] / D
    The start point is clocked by            PLL_12_24_100|CLKOS2_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            PLL_12_24_100|CLKOS2_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
Serial_busN.pars[0]                 FD1S3AX      Q        Out     1.256     1.256 r     -         
pars[0]                             Net          -        -       -         -           14        
Serial_busN.un3_o_axbxc4_N_2L1      ORCALUT4     A        In      0.000     1.256 r     -         
Serial_busN.un3_o_axbxc4_N_2L1      ORCALUT4     Z        Out     1.017     2.273 f     -         
un3_o_axbxc4_N_2L1                  Net          -        -       -         -           1         
Serial_busN.un3_o_axbxc4            ORCALUT4     D        In      0.000     2.273 f     -         
Serial_busN.un3_o_axbxc4            ORCALUT4     Z        Out     1.233     3.505 r     -         
un3_o_a[4]                          Net          -        -       -         -           6         
Serial_busN.o_7_064_0               ROM32X1A     AD4      In      0.000     3.505 r     -         
Serial_busN.o_7_064_0               ROM32X1A     DO0      Out     0.782     4.288 r     -         
o_7_064_0                           Net          -        -       -         -           1         
Serial_busN.o_7_0_dreg_RNO_0[0]     ORCALUT4     A        In      0.000     4.288 r     -         
Serial_busN.o_7_0_dreg_RNO_0[0]     ORCALUT4     Z        Out     1.017     5.304 r     -         
o_7_0_dreg_RNO_0[0]                 Net          -        -       -         -           1         
Serial_busN.o_7_0_dreg_RNO[0]       ORCALUT4     B        In      0.000     5.304 r     -         
Serial_busN.o_7_0_dreg_RNO[0]       ORCALUT4     Z        Out     0.617     5.921 r     -         
N_600_a                             Net          -        -       -         -           1         
Serial_busN.o_7_0_dreg[0]           FD1S3AX      D        In      0.000     5.921 r     -         
==================================================================================================


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.089

    - Propagation time:                      5.921
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.832

    Number of logic level(s):                5
    Starting point:                          Serial_busN.pars[0] / Q
    Ending point:                            Serial_busN.o_7_0_dreg[1] / D
    The start point is clocked by            PLL_12_24_100|CLKOS2_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            PLL_12_24_100|CLKOS2_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
Serial_busN.pars[0]                 FD1S3AX      Q        Out     1.256     1.256 r     -         
pars[0]                             Net          -        -       -         -           14        
Serial_busN.un3_o_axbxc4_N_2L1      ORCALUT4     A        In      0.000     1.256 r     -         
Serial_busN.un3_o_axbxc4_N_2L1      ORCALUT4     Z        Out     1.017     2.273 f     -         
un3_o_axbxc4_N_2L1                  Net          -        -       -         -           1         
Serial_busN.un3_o_axbxc4            ORCALUT4     D        In      0.000     2.273 f     -         
Serial_busN.un3_o_axbxc4            ORCALUT4     Z        Out     1.233     3.505 r     -         
un3_o_a[4]                          Net          -        -       -         -           6         
Serial_busN.o_7_064_1               ROM32X1A     AD4      In      0.000     3.505 r     -         
Serial_busN.o_7_064_1               ROM32X1A     DO0      Out     0.782     4.288 r     -         
o_7_064_1                           Net          -        -       -         -           1         
Serial_busN.o_7_0_dreg_RNO_0[1]     ORCALUT4     A        In      0.000     4.288 r     -         
Serial_busN.o_7_0_dreg_RNO_0[1]     ORCALUT4     Z        Out     1.017     5.304 r     -         
o_7_0_dreg_RNO_0[1]                 Net          -        -       -         -           1         
Serial_busN.o_7_0_dreg_RNO[1]       ORCALUT4     B        In      0.000     5.304 r     -         
Serial_busN.o_7_0_dreg_RNO[1]       ORCALUT4     Z        Out     0.617     5.921 r     -         
N_601_a                             Net          -        -       -         -           1         
Serial_busN.o_7_0_dreg[1]           FD1S3AX      D        In      0.000     5.921 r     -         
==================================================================================================


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.089

    - Propagation time:                      5.889
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.800

    Number of logic level(s):                5
    Starting point:                          Serial_busP.pars[2] / Q
    Ending point:                            Serial_busP.o_3_0_dreg[0] / D
    The start point is clocked by            PLL_12_24_100|CLKOS2_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            PLL_12_24_100|CLKOS2_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
Serial_busP.pars[2]                 FD1S3AX      Q        Out     1.232     1.232 r     -         
pars[2]                             Net          -        -       -         -           10        
Serial_busP.un3_o_axbxc4_1          ORCALUT4     B        In      0.000     1.232 r     -         
Serial_busP.un3_o_axbxc4_1          ORCALUT4     Z        Out     1.017     2.249 f     -         
un3_o_axbxc4_1                      Net          -        -       -         -           1         
Serial_busP.un3_o_axbxc4            ORCALUT4     D        In      0.000     2.249 f     -         
Serial_busP.un3_o_axbxc4            ORCALUT4     Z        Out     1.225     3.473 r     -         
un3_o_a[4]                          Net          -        -       -         -           5         
Serial_busP.o_3_00_0                ROM64X1A     AD4      In      0.000     3.473 r     -         
Serial_busP.o_3_00_0                ROM64X1A     DO0      Out     0.782     4.256 r     -         
o_3_00_0                            Net          -        -       -         -           1         
Serial_busP.o_3_0_dreg_RNO_0[0]     ORCALUT4     A        In      0.000     4.256 r     -         
Serial_busP.o_3_0_dreg_RNO_0[0]     ORCALUT4     Z        Out     1.017     5.272 r     -         
o_3_00mux_iv_0[0]                   Net          -        -       -         -           1         
Serial_busP.o_3_0_dreg_RNO[0]       ORCALUT4     A        In      0.000     5.272 r     -         
Serial_busP.o_3_0_dreg_RNO[0]       ORCALUT4     Z        Out     0.617     5.889 r     -         
N_602_a                             Net          -        -       -         -           1         
Serial_busP.o_3_0_dreg[0]           FD1S3AX      D        In      0.000     5.889 r     -         
==================================================================================================




====================================
Detailed Report for Clock: PLL_12_24_100|CLKOS_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                          Starting                                                                      Arrival           
Instance                  Reference                              Type        Pin     Net                Time        Slack 
                          Clock                                                                                           
--------------------------------------------------------------------------------------------------------------------------
Comand.idle_start[0]      PLL_12_24_100|CLKOS_inferred_clock     FD1P3AX     Q       idle_start[0]      1.148       -0.918
Comand.idle_start[1]      PLL_12_24_100|CLKOS_inferred_clock     FD1P3AX     Q       idle_start[1]      1.108       -0.735
Comand.idle_start[2]      PLL_12_24_100|CLKOS_inferred_clock     FD1P3AX     Q       idle_start[2]      1.108       -0.735
Comand.idle_start[3]      PLL_12_24_100|CLKOS_inferred_clock     FD1P3AX     Q       idle_start[3]      1.108       -0.592
Comand.idle_start[4]      PLL_12_24_100|CLKOS_inferred_clock     FD1P3IX     Q       idle_start[4]      1.108       -0.592
Comand.idle_start[5]      PLL_12_24_100|CLKOS_inferred_clock     FD1P3IX     Q       idle_start[5]      1.108       -0.449
Comand.idle_start[6]      PLL_12_24_100|CLKOS_inferred_clock     FD1P3AX     Q       idle_start[6]      1.108       -0.449
Comand.idle_start[8]      PLL_12_24_100|CLKOS_inferred_clock     FD1P3IX     Q       idle_start[8]      1.108       -0.306
Comand.r_init             PLL_12_24_100|CLKOS_inferred_clock     FD1S3AX     Q       w_init             1.188       -0.289
Comand.idle_start[10]     PLL_12_24_100|CLKOS_inferred_clock     FD1P3IX     Q       idle_start[10]     1.108       -0.281
==========================================================================================================================


Ending Points with Worst Slack
******************************

                          Starting                                                                        Required           
Instance                  Reference                              Type        Pin     Net                  Time         Slack 
                          Clock                                                                                              
-----------------------------------------------------------------------------------------------------------------------------
Comand.idle_start[23]     PLL_12_24_100|CLKOS_inferred_clock     FD1P3AX     D       idle_start_2[23]     4.894        -0.918
Comand.idle_start[24]     PLL_12_24_100|CLKOS_inferred_clock     FD1P3AX     D       idle_start_2[24]     4.894        -0.918
Comand.idle_start[21]     PLL_12_24_100|CLKOS_inferred_clock     FD1P3AX     D       idle_start_2[21]     4.894        -0.775
Comand.idle_start[22]     PLL_12_24_100|CLKOS_inferred_clock     FD1P3AX     D       idle_start_2[22]     4.894        -0.775
Comand.idle_start[19]     PLL_12_24_100|CLKOS_inferred_clock     FD1P3AX     D       idle_start_2[19]     4.894        -0.632
Comand.idle_start[20]     PLL_12_24_100|CLKOS_inferred_clock     FD1P3AX     D       idle_start_2[20]     4.894        -0.632
Comand.idle_start[17]     PLL_12_24_100|CLKOS_inferred_clock     FD1P3IX     D       idle_start_2[17]     4.894        -0.489
Comand.idle_start[18]     PLL_12_24_100|CLKOS_inferred_clock     FD1P3AX     D       idle_start_2[18]     4.894        -0.489
Comand.idle_start[15]     PLL_12_24_100|CLKOS_inferred_clock     FD1P3IX     D       idle_start_2[15]     4.894        -0.346
Comand.idle_start[16]     PLL_12_24_100|CLKOS_inferred_clock     FD1P3AX     D       idle_start_2[16]     4.894        -0.346
=============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.894

    - Propagation time:                      5.812
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.918

    Number of logic level(s):                13
    Starting point:                          Comand.idle_start[0] / Q
    Ending point:                            Comand.idle_start[24] / D
    The start point is clocked by            PLL_12_24_100|CLKOS_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            PLL_12_24_100|CLKOS_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
Comand.idle_start[0]             FD1P3AX     Q        Out     1.148     1.148 r     -         
idle_start[0]                    Net         -        -       -         -           4         
Comand.idle_start_2_cry_0_0      CCU2D       A1       In      0.000     1.148 r     -         
Comand.idle_start_2_cry_0_0      CCU2D       COUT     Out     1.544     2.692 r     -         
idle_start_2_cry_0               Net         -        -       -         -           1         
Comand.idle_start_2_cry_1_0      CCU2D       CIN      In      0.000     2.692 r     -         
Comand.idle_start_2_cry_1_0      CCU2D       COUT     Out     0.143     2.835 r     -         
idle_start_2_cry_2               Net         -        -       -         -           1         
Comand.idle_start_2_cry_3_0      CCU2D       CIN      In      0.000     2.835 r     -         
Comand.idle_start_2_cry_3_0      CCU2D       COUT     Out     0.143     2.978 r     -         
idle_start_2_cry_4               Net         -        -       -         -           1         
Comand.idle_start_2_cry_5_0      CCU2D       CIN      In      0.000     2.978 r     -         
Comand.idle_start_2_cry_5_0      CCU2D       COUT     Out     0.143     3.121 r     -         
idle_start_2_cry_6               Net         -        -       -         -           1         
Comand.idle_start_2_cry_7_0      CCU2D       CIN      In      0.000     3.121 r     -         
Comand.idle_start_2_cry_7_0      CCU2D       COUT     Out     0.143     3.264 r     -         
idle_start_2_cry_8               Net         -        -       -         -           1         
Comand.idle_start_2_cry_9_0      CCU2D       CIN      In      0.000     3.264 r     -         
Comand.idle_start_2_cry_9_0      CCU2D       COUT     Out     0.143     3.406 r     -         
idle_start_2_cry_10              Net         -        -       -         -           1         
Comand.idle_start_2_cry_11_0     CCU2D       CIN      In      0.000     3.406 r     -         
Comand.idle_start_2_cry_11_0     CCU2D       COUT     Out     0.143     3.549 r     -         
idle_start_2_cry_12              Net         -        -       -         -           1         
Comand.idle_start_2_cry_13_0     CCU2D       CIN      In      0.000     3.549 r     -         
Comand.idle_start_2_cry_13_0     CCU2D       COUT     Out     0.143     3.692 r     -         
idle_start_2_cry_14              Net         -        -       -         -           1         
Comand.idle_start_2_cry_15_0     CCU2D       CIN      In      0.000     3.692 r     -         
Comand.idle_start_2_cry_15_0     CCU2D       COUT     Out     0.143     3.835 r     -         
idle_start_2_cry_16              Net         -        -       -         -           1         
Comand.idle_start_2_cry_17_0     CCU2D       CIN      In      0.000     3.835 r     -         
Comand.idle_start_2_cry_17_0     CCU2D       COUT     Out     0.143     3.978 r     -         
idle_start_2_cry_18              Net         -        -       -         -           1         
Comand.idle_start_2_cry_19_0     CCU2D       CIN      In      0.000     3.978 r     -         
Comand.idle_start_2_cry_19_0     CCU2D       COUT     Out     0.143     4.120 r     -         
idle_start_2_cry_20              Net         -        -       -         -           1         
Comand.idle_start_2_cry_21_0     CCU2D       CIN      In      0.000     4.120 r     -         
Comand.idle_start_2_cry_21_0     CCU2D       COUT     Out     0.143     4.263 r     -         
idle_start_2_cry_22              Net         -        -       -         -           1         
Comand.idle_start_2_cry_23_0     CCU2D       CIN      In      0.000     4.263 r     -         
Comand.idle_start_2_cry_23_0     CCU2D       S1       Out     1.549     5.812 r     -         
idle_start_2[24]                 Net         -        -       -         -           1         
Comand.idle_start[24]            FD1P3AX     D        In      0.000     5.812 r     -         
==============================================================================================


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.894

    - Propagation time:                      5.812
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.918

    Number of logic level(s):                13
    Starting point:                          Comand.idle_start[0] / Q
    Ending point:                            Comand.idle_start[23] / D
    The start point is clocked by            PLL_12_24_100|CLKOS_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            PLL_12_24_100|CLKOS_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
Comand.idle_start[0]             FD1P3AX     Q        Out     1.148     1.148 r     -         
idle_start[0]                    Net         -        -       -         -           4         
Comand.idle_start_2_cry_0_0      CCU2D       A1       In      0.000     1.148 r     -         
Comand.idle_start_2_cry_0_0      CCU2D       COUT     Out     1.544     2.692 r     -         
idle_start_2_cry_0               Net         -        -       -         -           1         
Comand.idle_start_2_cry_1_0      CCU2D       CIN      In      0.000     2.692 r     -         
Comand.idle_start_2_cry_1_0      CCU2D       COUT     Out     0.143     2.835 r     -         
idle_start_2_cry_2               Net         -        -       -         -           1         
Comand.idle_start_2_cry_3_0      CCU2D       CIN      In      0.000     2.835 r     -         
Comand.idle_start_2_cry_3_0      CCU2D       COUT     Out     0.143     2.978 r     -         
idle_start_2_cry_4               Net         -        -       -         -           1         
Comand.idle_start_2_cry_5_0      CCU2D       CIN      In      0.000     2.978 r     -         
Comand.idle_start_2_cry_5_0      CCU2D       COUT     Out     0.143     3.121 r     -         
idle_start_2_cry_6               Net         -        -       -         -           1         
Comand.idle_start_2_cry_7_0      CCU2D       CIN      In      0.000     3.121 r     -         
Comand.idle_start_2_cry_7_0      CCU2D       COUT     Out     0.143     3.264 r     -         
idle_start_2_cry_8               Net         -        -       -         -           1         
Comand.idle_start_2_cry_9_0      CCU2D       CIN      In      0.000     3.264 r     -         
Comand.idle_start_2_cry_9_0      CCU2D       COUT     Out     0.143     3.406 r     -         
idle_start_2_cry_10              Net         -        -       -         -           1         
Comand.idle_start_2_cry_11_0     CCU2D       CIN      In      0.000     3.406 r     -         
Comand.idle_start_2_cry_11_0     CCU2D       COUT     Out     0.143     3.549 r     -         
idle_start_2_cry_12              Net         -        -       -         -           1         
Comand.idle_start_2_cry_13_0     CCU2D       CIN      In      0.000     3.549 r     -         
Comand.idle_start_2_cry_13_0     CCU2D       COUT     Out     0.143     3.692 r     -         
idle_start_2_cry_14              Net         -        -       -         -           1         
Comand.idle_start_2_cry_15_0     CCU2D       CIN      In      0.000     3.692 r     -         
Comand.idle_start_2_cry_15_0     CCU2D       COUT     Out     0.143     3.835 r     -         
idle_start_2_cry_16              Net         -        -       -         -           1         
Comand.idle_start_2_cry_17_0     CCU2D       CIN      In      0.000     3.835 r     -         
Comand.idle_start_2_cry_17_0     CCU2D       COUT     Out     0.143     3.978 r     -         
idle_start_2_cry_18              Net         -        -       -         -           1         
Comand.idle_start_2_cry_19_0     CCU2D       CIN      In      0.000     3.978 r     -         
Comand.idle_start_2_cry_19_0     CCU2D       COUT     Out     0.143     4.120 r     -         
idle_start_2_cry_20              Net         -        -       -         -           1         
Comand.idle_start_2_cry_21_0     CCU2D       CIN      In      0.000     4.120 r     -         
Comand.idle_start_2_cry_21_0     CCU2D       COUT     Out     0.143     4.263 r     -         
idle_start_2_cry_22              Net         -        -       -         -           1         
Comand.idle_start_2_cry_23_0     CCU2D       CIN      In      0.000     4.263 r     -         
Comand.idle_start_2_cry_23_0     CCU2D       S0       Out     1.549     5.812 r     -         
idle_start_2[23]                 Net         -        -       -         -           1         
Comand.idle_start[23]            FD1P3AX     D        In      0.000     5.812 r     -         
==============================================================================================


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.894

    - Propagation time:                      5.669
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.775

    Number of logic level(s):                12
    Starting point:                          Comand.idle_start[0] / Q
    Ending point:                            Comand.idle_start[21] / D
    The start point is clocked by            PLL_12_24_100|CLKOS_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            PLL_12_24_100|CLKOS_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
Comand.idle_start[0]             FD1P3AX     Q        Out     1.148     1.148 r     -         
idle_start[0]                    Net         -        -       -         -           4         
Comand.idle_start_2_cry_0_0      CCU2D       A1       In      0.000     1.148 r     -         
Comand.idle_start_2_cry_0_0      CCU2D       COUT     Out     1.544     2.692 r     -         
idle_start_2_cry_0               Net         -        -       -         -           1         
Comand.idle_start_2_cry_1_0      CCU2D       CIN      In      0.000     2.692 r     -         
Comand.idle_start_2_cry_1_0      CCU2D       COUT     Out     0.143     2.835 r     -         
idle_start_2_cry_2               Net         -        -       -         -           1         
Comand.idle_start_2_cry_3_0      CCU2D       CIN      In      0.000     2.835 r     -         
Comand.idle_start_2_cry_3_0      CCU2D       COUT     Out     0.143     2.978 r     -         
idle_start_2_cry_4               Net         -        -       -         -           1         
Comand.idle_start_2_cry_5_0      CCU2D       CIN      In      0.000     2.978 r     -         
Comand.idle_start_2_cry_5_0      CCU2D       COUT     Out     0.143     3.121 r     -         
idle_start_2_cry_6               Net         -        -       -         -           1         
Comand.idle_start_2_cry_7_0      CCU2D       CIN      In      0.000     3.121 r     -         
Comand.idle_start_2_cry_7_0      CCU2D       COUT     Out     0.143     3.264 r     -         
idle_start_2_cry_8               Net         -        -       -         -           1         
Comand.idle_start_2_cry_9_0      CCU2D       CIN      In      0.000     3.264 r     -         
Comand.idle_start_2_cry_9_0      CCU2D       COUT     Out     0.143     3.406 r     -         
idle_start_2_cry_10              Net         -        -       -         -           1         
Comand.idle_start_2_cry_11_0     CCU2D       CIN      In      0.000     3.406 r     -         
Comand.idle_start_2_cry_11_0     CCU2D       COUT     Out     0.143     3.549 r     -         
idle_start_2_cry_12              Net         -        -       -         -           1         
Comand.idle_start_2_cry_13_0     CCU2D       CIN      In      0.000     3.549 r     -         
Comand.idle_start_2_cry_13_0     CCU2D       COUT     Out     0.143     3.692 r     -         
idle_start_2_cry_14              Net         -        -       -         -           1         
Comand.idle_start_2_cry_15_0     CCU2D       CIN      In      0.000     3.692 r     -         
Comand.idle_start_2_cry_15_0     CCU2D       COUT     Out     0.143     3.835 r     -         
idle_start_2_cry_16              Net         -        -       -         -           1         
Comand.idle_start_2_cry_17_0     CCU2D       CIN      In      0.000     3.835 r     -         
Comand.idle_start_2_cry_17_0     CCU2D       COUT     Out     0.143     3.978 r     -         
idle_start_2_cry_18              Net         -        -       -         -           1         
Comand.idle_start_2_cry_19_0     CCU2D       CIN      In      0.000     3.978 r     -         
Comand.idle_start_2_cry_19_0     CCU2D       COUT     Out     0.143     4.120 r     -         
idle_start_2_cry_20              Net         -        -       -         -           1         
Comand.idle_start_2_cry_21_0     CCU2D       CIN      In      0.000     4.120 r     -         
Comand.idle_start_2_cry_21_0     CCU2D       S0       Out     1.549     5.669 r     -         
idle_start_2[21]                 Net         -        -       -         -           1         
Comand.idle_start[21]            FD1P3AX     D        In      0.000     5.669 r     -         
==============================================================================================




====================================
Detailed Report for Clock: oDDRx4|sclk_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                          Arrival          
Instance                         Reference                      Type        Pin     Net            Time        Slack
                                 Clock                                                                              
--------------------------------------------------------------------------------------------------------------------
u_DPHY_TX_INST.u_oDDRx4.FF_3     oDDRx4|sclk_inferred_clock     FD1P3BX     Q       opensync_0     1.108       2.228
u_DPHY_TX_INST.u_oDDRx4.FF_0     oDDRx4|sclk_inferred_clock     FD1P3DX     Q       FF_0_Q         1.044       2.292
u_DPHY_TX_INST.u_oDDRx4.FF_2     oDDRx4|sclk_inferred_clock     FD1P3DX     Q       opensync_1     1.044       2.939
u_DPHY_TX_INST.u_oDDRx4.FF_1     oDDRx4|sclk_inferred_clock     FD1P3DX     Q       opensync_2     0.972       3.923
====================================================================================================================


Ending Points with Worst Slack
******************************

                                            Starting                                                                Required          
Instance                                    Reference                      Type          Pin      Net               Time         Slack
                                            Clock                                                                                     
--------------------------------------------------------------------------------------------------------------------------------------
u_DPHY_TX_INST.u_oDDRx4.FF_0                oDDRx4|sclk_inferred_clock     FD1P3DX       SP       opensync_cken     4.528        2.228
u_DPHY_TX_INST.u_oDDRx4.FF_1                oDDRx4|sclk_inferred_clock     FD1P3DX       SP       opensync_cken     4.528        2.228
u_DPHY_TX_INST.u_oDDRx4.FF_2                oDDRx4|sclk_inferred_clock     FD1P3DX       SP       opensync_cken     4.528        2.228
u_DPHY_TX_INST.u_oDDRx4.FF_3                oDDRx4|sclk_inferred_clock     FD1P3BX       SP       opensync_cken     4.528        2.228
u_DPHY_TX_INST.u_oDDRx4.Inst4_ECLKSYNCA     oDDRx4|sclk_inferred_clock     ECLKSYNCA     STOP     xstop             5.000        2.875
u_DPHY_TX_INST.u_oDDRx4.FF_2                oDDRx4|sclk_inferred_clock     FD1P3DX       D        opensync_0        4.894        3.787
u_DPHY_TX_INST.u_oDDRx4.FF_1                oDDRx4|sclk_inferred_clock     FD1P3DX       D        opensync_1        4.894        3.851
u_DPHY_TX_INST.u_oDDRx4.FF_3                oDDRx4|sclk_inferred_clock     FD1P3BX       D        FF_0_Q            4.894        3.851
u_DPHY_TX_INST.u_oDDRx4.FF_0                oDDRx4|sclk_inferred_clock     FD1P3DX       D        opensync_2        4.894        3.923
======================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.472
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.528

    - Propagation time:                      2.301
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.228

    Number of logic level(s):                1
    Starting point:                          u_DPHY_TX_INST.u_oDDRx4.FF_3 / Q
    Ending point:                            u_DPHY_TX_INST.u_oDDRx4.FF_0 / SP
    The start point is clocked by            oDDRx4|sclk_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            oDDRx4|sclk_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                               Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
u_DPHY_TX_INST.u_oDDRx4.FF_3       FD1P3BX      Q        Out     1.108     1.108 r     -         
opensync_0                         Net          -        -       -         -           3         
u_DPHY_TX_INST.u_oDDRx4.LUT4_1     ROM16X1A     AD3      In      0.000     1.108 r     -         
u_DPHY_TX_INST.u_oDDRx4.LUT4_1     ROM16X1A     DO0      Out     1.193     2.301 r     -         
opensync_cken                      Net          -        -       -         -           4         
u_DPHY_TX_INST.u_oDDRx4.FF_0       FD1P3DX      SP       In      0.000     2.301 r     -         
=================================================================================================


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.472
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.528

    - Propagation time:                      2.301
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.228

    Number of logic level(s):                1
    Starting point:                          u_DPHY_TX_INST.u_oDDRx4.FF_3 / Q
    Ending point:                            u_DPHY_TX_INST.u_oDDRx4.FF_1 / SP
    The start point is clocked by            oDDRx4|sclk_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            oDDRx4|sclk_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                               Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
u_DPHY_TX_INST.u_oDDRx4.FF_3       FD1P3BX      Q        Out     1.108     1.108 r     -         
opensync_0                         Net          -        -       -         -           3         
u_DPHY_TX_INST.u_oDDRx4.LUT4_1     ROM16X1A     AD3      In      0.000     1.108 r     -         
u_DPHY_TX_INST.u_oDDRx4.LUT4_1     ROM16X1A     DO0      Out     1.193     2.301 r     -         
opensync_cken                      Net          -        -       -         -           4         
u_DPHY_TX_INST.u_oDDRx4.FF_1       FD1P3DX      SP       In      0.000     2.301 r     -         
=================================================================================================


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.472
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.528

    - Propagation time:                      2.301
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.228

    Number of logic level(s):                1
    Starting point:                          u_DPHY_TX_INST.u_oDDRx4.FF_3 / Q
    Ending point:                            u_DPHY_TX_INST.u_oDDRx4.FF_2 / SP
    The start point is clocked by            oDDRx4|sclk_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            oDDRx4|sclk_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                               Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
u_DPHY_TX_INST.u_oDDRx4.FF_3       FD1P3BX      Q        Out     1.108     1.108 r     -         
opensync_0                         Net          -        -       -         -           3         
u_DPHY_TX_INST.u_oDDRx4.LUT4_1     ROM16X1A     AD3      In      0.000     1.108 r     -         
u_DPHY_TX_INST.u_oDDRx4.LUT4_1     ROM16X1A     DO0      Out     1.193     2.301 r     -         
opensync_cken                      Net          -        -       -         -           4         
u_DPHY_TX_INST.u_oDDRx4.FF_2       FD1P3DX      SP       In      0.000     2.301 r     -         
=================================================================================================




====================================
Detailed Report for Clock: pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                                                  Arrival           
Instance                     Reference                                           Type        Pin     Net               Time        Slack 
                             Clock                                                                                                       
-----------------------------------------------------------------------------------------------------------------------------------------
u_DCS_ROM.escape_en          pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     FD1S3IX     Q       dcs_escape_en     1.272       -3.164
u_DCS_Encoder.bitcntr[0]     pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     FD1S3DX     Q       bitcntr[0]        1.232       -3.124
u_DCS_Encoder.bitcntr[1]     pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     FD1S3DX     Q       bitcntr[1]        1.204       -3.096
u_DCS_Encoder.bitcntr[3]     pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     FD1S3DX     Q       bitcntr[3]        1.188       -3.080
u_DCS_Encoder.bitcntr[2]     pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     FD1S3DX     Q       bitcntr[2]        1.180       -3.072
u_DCS_Encoder.bitcntr[4]     pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     FD1S3DX     Q       bitcntr[4]        1.148       -3.041
u_DCS_ROM.wait_cnt[0]        pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     FD1S3AX     Q       wait_cnt[0]       1.148       -3.041
u_DCS_ROM.data_en            pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     FD1S3AX     Q       dcs_data_en       1.108       -3.001
u_DCS_ROM.wait_cnt[1]        pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     FD1S3AX     Q       wait_cnt[1]       1.148       -2.096
u_DCS_ROM.wait_cnt[2]        pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     FD1S3AX     Q       wait_cnt[2]       1.044       -2.096
=========================================================================================================================================


Ending Points with Worst Slack
******************************

                           Starting                                                                                            Required           
Instance                   Reference                                           Type        Pin     Net                         Time         Slack 
                           Clock                                                                                                                  
--------------------------------------------------------------------------------------------------------------------------------------------------
u_DCS_ROM.byte_cnt[9]      pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     FD1S3AX     D       un1_byte_cnt_cry_9_0_S0     4.894        -3.164
u_DCS_ROM.byte_cnt[10]     pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     FD1S3AX     D       un1_byte_cnt_cry_9_0_S1     4.894        -3.164
u_DCS_ROM.byte_cnt[7]      pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     FD1S3AX     D       un1_byte_cnt_cry_7_0_S0     4.894        -3.022
u_DCS_ROM.byte_cnt[8]      pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     FD1S3AX     D       un1_byte_cnt_cry_7_0_S1     4.894        -3.022
u_DCS_ROM.byte_cnt[5]      pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     FD1S3AX     D       un1_byte_cnt_cry_5_0_S0     4.894        -2.879
u_DCS_ROM.byte_cnt[6]      pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     FD1S3AX     D       un1_byte_cnt_cry_5_0_S1     4.894        -2.879
u_DCS_ROM.byte_cnt[3]      pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     FD1S3AX     D       un1_byte_cnt_cry_3_0_S0     4.894        -2.736
u_DCS_ROM.byte_cnt[4]      pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     FD1S3AX     D       un1_byte_cnt_cry_3_0_S1     4.894        -2.736
u_DCS_ROM.byte_cnt[1]      pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     FD1S3AX     D       un1_byte_cnt_cry_1_0_S0     4.894        -2.593
u_DCS_ROM.byte_cnt[2]      pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock     FD1S3AX     D       un1_byte_cnt_cry_1_0_S1     4.894        -2.593
==================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.894

    - Propagation time:                      8.059
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.164

    Number of logic level(s):                9
    Starting point:                          u_DCS_ROM.escape_en / Q
    Ending point:                            u_DCS_ROM.byte_cnt[10] / D
    The start point is clocked by            pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                               Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
u_DCS_ROM.escape_en                FD1S3IX      Q        Out     1.272     1.272 r     -         
dcs_escape_en                      Net          -        -       -         -           18        
u_DCS_ROM.un22_byte_cnt_0_a2_3     ORCALUT4     B        In      0.000     1.272 r     -         
u_DCS_ROM.un22_byte_cnt_0_a2_3     ORCALUT4     Z        Out     1.017     2.289 f     -         
un22_byte_cnt_0_a2_3               Net          -        -       -         -           1         
u_DCS_ROM.un22_byte_cnt_0_a2_1     ORCALUT4     A        In      0.000     2.289 f     -         
u_DCS_ROM.un22_byte_cnt_0_a2_1     ORCALUT4     Z        Out     1.017     3.305 f     -         
un22_byte_cnt_0_a2_1               Net          -        -       -         -           1         
u_DCS_ROM.un22_byte_cnt_0_a2       ORCALUT4     D        In      0.000     3.305 f     -         
u_DCS_ROM.un22_byte_cnt_0_a2       ORCALUT4     Z        Out     1.089     4.394 f     -         
un22_byte_cnt_0_a2                 Net          -        -       -         -           2         
u_DCS_ROM.un1_byte_cnt_cry_0_0     CCU2D        B0       In      0.000     4.394 f     -         
u_DCS_ROM.un1_byte_cnt_cry_0_0     CCU2D        COUT     Out     1.544     5.939 r     -         
un1_byte_cnt_cry_0                 Net          -        -       -         -           1         
u_DCS_ROM.un1_byte_cnt_cry_1_0     CCU2D        CIN      In      0.000     5.939 r     -         
u_DCS_ROM.un1_byte_cnt_cry_1_0     CCU2D        COUT     Out     0.143     6.082 r     -         
un1_byte_cnt_cry_2                 Net          -        -       -         -           1         
u_DCS_ROM.un1_byte_cnt_cry_3_0     CCU2D        CIN      In      0.000     6.082 r     -         
u_DCS_ROM.un1_byte_cnt_cry_3_0     CCU2D        COUT     Out     0.143     6.224 r     -         
un1_byte_cnt_cry_4                 Net          -        -       -         -           1         
u_DCS_ROM.un1_byte_cnt_cry_5_0     CCU2D        CIN      In      0.000     6.224 r     -         
u_DCS_ROM.un1_byte_cnt_cry_5_0     CCU2D        COUT     Out     0.143     6.367 r     -         
un1_byte_cnt_cry_6                 Net          -        -       -         -           1         
u_DCS_ROM.un1_byte_cnt_cry_7_0     CCU2D        CIN      In      0.000     6.367 r     -         
u_DCS_ROM.un1_byte_cnt_cry_7_0     CCU2D        COUT     Out     0.143     6.510 r     -         
un1_byte_cnt_cry_8                 Net          -        -       -         -           1         
u_DCS_ROM.un1_byte_cnt_cry_9_0     CCU2D        CIN      In      0.000     6.510 r     -         
u_DCS_ROM.un1_byte_cnt_cry_9_0     CCU2D        S1       Out     1.549     8.059 r     -         
un1_byte_cnt_cry_9_0_S1            Net          -        -       -         -           1         
u_DCS_ROM.byte_cnt[10]             FD1S3AX      D        In      0.000     8.059 r     -         
=================================================================================================


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.894

    - Propagation time:                      8.059
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.164

    Number of logic level(s):                9
    Starting point:                          u_DCS_ROM.escape_en / Q
    Ending point:                            u_DCS_ROM.byte_cnt[9] / D
    The start point is clocked by            pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                               Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
u_DCS_ROM.escape_en                FD1S3IX      Q        Out     1.272     1.272 r     -         
dcs_escape_en                      Net          -        -       -         -           18        
u_DCS_ROM.un22_byte_cnt_0_a2_3     ORCALUT4     B        In      0.000     1.272 r     -         
u_DCS_ROM.un22_byte_cnt_0_a2_3     ORCALUT4     Z        Out     1.017     2.289 f     -         
un22_byte_cnt_0_a2_3               Net          -        -       -         -           1         
u_DCS_ROM.un22_byte_cnt_0_a2_1     ORCALUT4     A        In      0.000     2.289 f     -         
u_DCS_ROM.un22_byte_cnt_0_a2_1     ORCALUT4     Z        Out     1.017     3.305 f     -         
un22_byte_cnt_0_a2_1               Net          -        -       -         -           1         
u_DCS_ROM.un22_byte_cnt_0_a2       ORCALUT4     D        In      0.000     3.305 f     -         
u_DCS_ROM.un22_byte_cnt_0_a2       ORCALUT4     Z        Out     1.089     4.394 f     -         
un22_byte_cnt_0_a2                 Net          -        -       -         -           2         
u_DCS_ROM.un1_byte_cnt_cry_0_0     CCU2D        B0       In      0.000     4.394 f     -         
u_DCS_ROM.un1_byte_cnt_cry_0_0     CCU2D        COUT     Out     1.544     5.939 r     -         
un1_byte_cnt_cry_0                 Net          -        -       -         -           1         
u_DCS_ROM.un1_byte_cnt_cry_1_0     CCU2D        CIN      In      0.000     5.939 r     -         
u_DCS_ROM.un1_byte_cnt_cry_1_0     CCU2D        COUT     Out     0.143     6.082 r     -         
un1_byte_cnt_cry_2                 Net          -        -       -         -           1         
u_DCS_ROM.un1_byte_cnt_cry_3_0     CCU2D        CIN      In      0.000     6.082 r     -         
u_DCS_ROM.un1_byte_cnt_cry_3_0     CCU2D        COUT     Out     0.143     6.224 r     -         
un1_byte_cnt_cry_4                 Net          -        -       -         -           1         
u_DCS_ROM.un1_byte_cnt_cry_5_0     CCU2D        CIN      In      0.000     6.224 r     -         
u_DCS_ROM.un1_byte_cnt_cry_5_0     CCU2D        COUT     Out     0.143     6.367 r     -         
un1_byte_cnt_cry_6                 Net          -        -       -         -           1         
u_DCS_ROM.un1_byte_cnt_cry_7_0     CCU2D        CIN      In      0.000     6.367 r     -         
u_DCS_ROM.un1_byte_cnt_cry_7_0     CCU2D        COUT     Out     0.143     6.510 r     -         
un1_byte_cnt_cry_8                 Net          -        -       -         -           1         
u_DCS_ROM.un1_byte_cnt_cry_9_0     CCU2D        CIN      In      0.000     6.510 r     -         
u_DCS_ROM.un1_byte_cnt_cry_9_0     CCU2D        S0       Out     1.549     8.059 r     -         
un1_byte_cnt_cry_9_0_S0            Net          -        -       -         -           1         
u_DCS_ROM.byte_cnt[9]              FD1S3AX      D        In      0.000     8.059 r     -         
=================================================================================================


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.894

    - Propagation time:                      8.019
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -3.125

    Number of logic level(s):                9
    Starting point:                          u_DCS_Encoder.bitcntr[0] / Q
    Ending point:                            u_DCS_ROM.byte_cnt[10] / D
    The start point is clocked by            pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                               Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
u_DCS_Encoder.bitcntr[0]           FD1S3DX      Q        Out     1.232     1.232 r     -         
bitcntr[0]                         Net          -        -       -         -           10        
u_DCS_ROM.un22_byte_cnt_0_a2_4     ORCALUT4     A        In      0.000     1.232 r     -         
u_DCS_ROM.un22_byte_cnt_0_a2_4     ORCALUT4     Z        Out     1.017     2.249 f     -         
un22_byte_cnt_0_a2_4               Net          -        -       -         -           1         
u_DCS_ROM.un22_byte_cnt_0_a2_1     ORCALUT4     B        In      0.000     2.249 f     -         
u_DCS_ROM.un22_byte_cnt_0_a2_1     ORCALUT4     Z        Out     1.017     3.265 f     -         
un22_byte_cnt_0_a2_1               Net          -        -       -         -           1         
u_DCS_ROM.un22_byte_cnt_0_a2       ORCALUT4     D        In      0.000     3.265 f     -         
u_DCS_ROM.un22_byte_cnt_0_a2       ORCALUT4     Z        Out     1.089     4.354 f     -         
un22_byte_cnt_0_a2                 Net          -        -       -         -           2         
u_DCS_ROM.un1_byte_cnt_cry_0_0     CCU2D        B0       In      0.000     4.354 f     -         
u_DCS_ROM.un1_byte_cnt_cry_0_0     CCU2D        COUT     Out     1.544     5.899 r     -         
un1_byte_cnt_cry_0                 Net          -        -       -         -           1         
u_DCS_ROM.un1_byte_cnt_cry_1_0     CCU2D        CIN      In      0.000     5.899 r     -         
u_DCS_ROM.un1_byte_cnt_cry_1_0     CCU2D        COUT     Out     0.143     6.042 r     -         
un1_byte_cnt_cry_2                 Net          -        -       -         -           1         
u_DCS_ROM.un1_byte_cnt_cry_3_0     CCU2D        CIN      In      0.000     6.042 r     -         
u_DCS_ROM.un1_byte_cnt_cry_3_0     CCU2D        COUT     Out     0.143     6.184 r     -         
un1_byte_cnt_cry_4                 Net          -        -       -         -           1         
u_DCS_ROM.un1_byte_cnt_cry_5_0     CCU2D        CIN      In      0.000     6.184 r     -         
u_DCS_ROM.un1_byte_cnt_cry_5_0     CCU2D        COUT     Out     0.143     6.327 r     -         
un1_byte_cnt_cry_6                 Net          -        -       -         -           1         
u_DCS_ROM.un1_byte_cnt_cry_7_0     CCU2D        CIN      In      0.000     6.327 r     -         
u_DCS_ROM.un1_byte_cnt_cry_7_0     CCU2D        COUT     Out     0.143     6.470 r     -         
un1_byte_cnt_cry_8                 Net          -        -       -         -           1         
u_DCS_ROM.un1_byte_cnt_cry_9_0     CCU2D        CIN      In      0.000     6.470 r     -         
u_DCS_ROM.un1_byte_cnt_cry_9_0     CCU2D        S1       Out     1.549     8.019 r     -         
un1_byte_cnt_cry_9_0_S1            Net          -        -       -         -           1         
u_DCS_ROM.byte_cnt[10]             FD1S3AX      D        In      0.000     8.019 r     -         
=================================================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                      Starting                                                                  Arrival          
Instance                              Reference     Type                        Pin             Net             Time        Slack
                                      Clock                                                                                      
---------------------------------------------------------------------------------------------------------------------------------
u_BYTE_PACKETIZER.u_packetheader      System        packetheader_2s             bytepkt_en      hs_en           0.000       0.267
u_BYTE_PACKETIZER.u_parallel2byte     System        parallel2byte_24s_2s_62     HSYNC_end       HSYNC_end       0.000       2.823
u_BYTE_PACKETIZER.u_parallel2byte     System        parallel2byte_24s_2s_62     HSYNC_start     HSYNC_start     0.000       2.823
u_BYTE_PACKETIZER.u_parallel2byte     System        parallel2byte_24s_2s_62     VSYNC_end       VSYNC_end       0.000       2.823
u_BYTE_PACKETIZER.u_parallel2byte     System        parallel2byte_24s_2s_62     VSYNC_start     VSYNC_start     0.000       2.823
u_BYTE_PACKETIZER.u_packetheader      System        packetheader_2s             bytepkt[0]      byte_D0[0]      0.000       4.894
u_BYTE_PACKETIZER.u_packetheader      System        packetheader_2s             bytepkt[1]      byte_D0[1]      0.000       4.894
u_BYTE_PACKETIZER.u_packetheader      System        packetheader_2s             bytepkt[2]      byte_D0[2]      0.000       4.894
u_BYTE_PACKETIZER.u_packetheader      System        packetheader_2s             bytepkt[3]      byte_D0[3]      0.000       4.894
u_BYTE_PACKETIZER.u_packetheader      System        packetheader_2s             bytepkt[4]      byte_D0[4]      0.000       4.894
=================================================================================================================================


Ending Points with Worst Slack
******************************

                                          Starting                                               Required          
Instance                                  Reference     Type        Pin     Net                  Time         Slack
                                          Clock                                                                    
-------------------------------------------------------------------------------------------------------------------
u_LP_HS_DELAY_CNTRL.hs_extended[5]        System        FD1P3AX     D       hs_extended_s[5]     4.894        0.267
u_LP_HS_DELAY_CNTRL.hs_extended[3]        System        FD1P3AX     D       hs_extended_s[3]     4.894        0.409
u_LP_HS_DELAY_CNTRL.hs_extended[4]        System        FD1P3AX     D       hs_extended_s[4]     4.894        0.409
u_LP_HS_DELAY_CNTRL.hs_extended[1]        System        FD1P3AX     D       hs_extended_s[1]     4.894        0.552
u_LP_HS_DELAY_CNTRL.hs_extended[2]        System        FD1P3AX     D       hs_extended_s[2]     4.894        0.552
u_LP_HS_DELAY_CNTRL.hs_en_high_cnt[0]     System        FD1P3AX     SP      N_114_i              4.528        1.847
u_LP_HS_DELAY_CNTRL.hs_en_high_cnt[1]     System        FD1P3AX     SP      N_114_i              4.528        1.847
u_LP_HS_DELAY_CNTRL.hs_en_high_cnt[2]     System        FD1P3AX     SP      N_114_i              4.528        1.847
u_LP_HS_DELAY_CNTRL.hs_en_high_cnt[3]     System        FD1P3AX     SP      N_114_i              4.528        1.847
u_LP_HS_DELAY_CNTRL.hs_en_high_cnt[4]     System        FD1P3AX     SP      N_114_i              4.528        1.847
===================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.894

    - Propagation time:                      4.628
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.266

    Number of logic level(s):                5
    Starting point:                          u_BYTE_PACKETIZER.u_packetheader / bytepkt_en
    Ending point:                            u_LP_HS_DELAY_CNTRL.hs_extended[5] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                   Pin            Pin               Arrival     No. of    
Name                                         Type                Name           Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
u_BYTE_PACKETIZER.u_packetheader             packetheader_2s     bytepkt_en     Out     0.000     0.000 r     -         
hs_en                                        Net                 -              -       -         -           5         
u_LP_HS_DELAY_CNTRL.q_hs_en_RNI1Q6E          ORCALUT4            A              In      0.000     0.000 r     -         
u_LP_HS_DELAY_CNTRL.q_hs_en_RNI1Q6E          ORCALUT4            Z              Out     1.249     1.249 f     -         
hs_extended                                  Net                 -              -       -         -           7         
u_LP_HS_DELAY_CNTRL.hs_extended_cry_0[0]     CCU2D               A1             In      0.000     1.249 f     -         
u_LP_HS_DELAY_CNTRL.hs_extended_cry_0[0]     CCU2D               COUT           Out     1.544     2.793 r     -         
hs_extended_cry[0]                           Net                 -              -       -         -           1         
u_LP_HS_DELAY_CNTRL.hs_extended_cry_0[1]     CCU2D               CIN            In      0.000     2.793 r     -         
u_LP_HS_DELAY_CNTRL.hs_extended_cry_0[1]     CCU2D               COUT           Out     0.143     2.936 r     -         
hs_extended_cry[2]                           Net                 -              -       -         -           1         
u_LP_HS_DELAY_CNTRL.hs_extended_cry_0[3]     CCU2D               CIN            In      0.000     2.936 r     -         
u_LP_HS_DELAY_CNTRL.hs_extended_cry_0[3]     CCU2D               COUT           Out     0.143     3.079 r     -         
hs_extended_cry[4]                           Net                 -              -       -         -           1         
u_LP_HS_DELAY_CNTRL.hs_extended_s_0[5]       CCU2D               CIN            In      0.000     3.079 r     -         
u_LP_HS_DELAY_CNTRL.hs_extended_s_0[5]       CCU2D               S0             Out     1.549     4.628 r     -         
hs_extended_s[5]                             Net                 -              -       -         -           1         
u_LP_HS_DELAY_CNTRL.hs_extended[5]           FD1P3AX             D              In      0.000     4.628 r     -         
========================================================================================================================


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.894

    - Propagation time:                      4.628
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.266

    Number of logic level(s):                5
    Starting point:                          u_BYTE_PACKETIZER.u_packetheader / bytepkt_en
    Ending point:                            u_LP_HS_DELAY_CNTRL.hs_extended[5] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                   Pin            Pin               Arrival     No. of    
Name                                         Type                Name           Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
u_BYTE_PACKETIZER.u_packetheader             packetheader_2s     bytepkt_en     Out     0.000     0.000 r     -         
hs_en                                        Net                 -              -       -         -           5         
u_LP_HS_DELAY_CNTRL.q_hs_en_RNI1Q6E          ORCALUT4            A              In      0.000     0.000 r     -         
u_LP_HS_DELAY_CNTRL.q_hs_en_RNI1Q6E          ORCALUT4            Z              Out     1.249     1.249 f     -         
hs_extended                                  Net                 -              -       -         -           7         
u_LP_HS_DELAY_CNTRL.hs_extended_cry_0[0]     CCU2D               B0             In      0.000     1.249 f     -         
u_LP_HS_DELAY_CNTRL.hs_extended_cry_0[0]     CCU2D               COUT           Out     1.544     2.793 r     -         
hs_extended_cry[0]                           Net                 -              -       -         -           1         
u_LP_HS_DELAY_CNTRL.hs_extended_cry_0[1]     CCU2D               CIN            In      0.000     2.793 r     -         
u_LP_HS_DELAY_CNTRL.hs_extended_cry_0[1]     CCU2D               COUT           Out     0.143     2.936 r     -         
hs_extended_cry[2]                           Net                 -              -       -         -           1         
u_LP_HS_DELAY_CNTRL.hs_extended_cry_0[3]     CCU2D               CIN            In      0.000     2.936 r     -         
u_LP_HS_DELAY_CNTRL.hs_extended_cry_0[3]     CCU2D               COUT           Out     0.143     3.079 r     -         
hs_extended_cry[4]                           Net                 -              -       -         -           1         
u_LP_HS_DELAY_CNTRL.hs_extended_s_0[5]       CCU2D               CIN            In      0.000     3.079 r     -         
u_LP_HS_DELAY_CNTRL.hs_extended_s_0[5]       CCU2D               S0             Out     1.549     4.628 r     -         
hs_extended_s[5]                             Net                 -              -       -         -           1         
u_LP_HS_DELAY_CNTRL.hs_extended[5]           FD1P3AX             D              In      0.000     4.628 r     -         
========================================================================================================================


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.894

    - Propagation time:                      4.485
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.409

    Number of logic level(s):                4
    Starting point:                          u_BYTE_PACKETIZER.u_packetheader / bytepkt_en
    Ending point:                            u_LP_HS_DELAY_CNTRL.hs_extended[5] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            pll_pix2byte_RGB888_2lane|CLKOS2_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                   Pin            Pin               Arrival     No. of    
Name                                         Type                Name           Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
u_BYTE_PACKETIZER.u_packetheader             packetheader_2s     bytepkt_en     Out     0.000     0.000 r     -         
hs_en                                        Net                 -              -       -         -           5         
u_LP_HS_DELAY_CNTRL.q_hs_en_RNI1Q6E          ORCALUT4            A              In      0.000     0.000 r     -         
u_LP_HS_DELAY_CNTRL.q_hs_en_RNI1Q6E          ORCALUT4            Z              Out     1.249     1.249 f     -         
hs_extended                                  Net                 -              -       -         -           7         
u_LP_HS_DELAY_CNTRL.hs_extended_cry_0[1]     CCU2D               A1             In      0.000     1.249 f     -         
u_LP_HS_DELAY_CNTRL.hs_extended_cry_0[1]     CCU2D               COUT           Out     1.544     2.793 r     -         
hs_extended_cry[2]                           Net                 -              -       -         -           1         
u_LP_HS_DELAY_CNTRL.hs_extended_cry_0[3]     CCU2D               CIN            In      0.000     2.793 r     -         
u_LP_HS_DELAY_CNTRL.hs_extended_cry_0[3]     CCU2D               COUT           Out     0.143     2.936 r     -         
hs_extended_cry[4]                           Net                 -              -       -         -           1         
u_LP_HS_DELAY_CNTRL.hs_extended_s_0[5]       CCU2D               CIN            In      0.000     2.936 r     -         
u_LP_HS_DELAY_CNTRL.hs_extended_s_0[5]       CCU2D               S0             Out     1.549     4.485 r     -         
hs_extended_s[5]                             Net                 -              -       -         -           1         
u_LP_HS_DELAY_CNTRL.hs_extended[5]           FD1P3AX             D              In      0.000     4.485 r     -         
========================================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 187MB peak: 189MB)


Finished timing report (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 187MB peak: 189MB)

---------------------------------------
Resource Usage Report
Part: lcmxo3l_6900c-5

Register bits: 229 of 54912 (0%)
PIC Latch:       0
I/O cells:       14


Details:
CCU2D:          79
CLKDIVC:        1
DPR16X4C:       16
ECLKSYNCA:      2
EHXPLLJ:        2
FD1P3AX:        43
FD1P3AY:        20
FD1P3BX:        1
FD1P3DX:        20
FD1P3IX:        8
FD1S3AX:        104
FD1S3BX:        2
FD1S3DX:        8
FD1S3IX:        22
GSR:            1
IB:             3
IFS1P3DX:       1
INV:            6
L6MUX21:        2
OB:             4
OBZ:            7
ODDRX4B:        3
ORCALUT4:       365
PFUMX:          23
PUR:            1
ROM128X1A:      8
ROM16X1A:       13
ROM32X1A:       12
ROM64X1A:       4
VHI:            9
VLO:            16
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 70MB peak: 189MB)

Process took 0h:00m:06s realtime, 0h:00m:05s cputime
# Wed Feb 16 17:53:07 2022

###########################################################]


Synthesis exit by 0.

edif2ngd  -l "MachXO3L" -d LCMXO3L-6900C -path "C:/Users/Roman Perez/Documents/GitHub/Initial-release/project/xo3l/verilog/xo3l_verilog" -path "C:/Users/Roman Perez/Documents/GitHub/Initial-release/project/xo3l/verilog"   "C:/Users/Roman Perez/Documents/GitHub/Initial-release/project/xo3l/verilog/xo3l_verilog/xo3l_verilog_xo3l_verilog.edi" "xo3l_verilog_xo3l_verilog.ngo"   
edif2ngd:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MuxWide"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MuxWide"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MuxWide"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MuxWide"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MuxWide"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MuxWide"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="dt"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="lane_width"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="word_width"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="lane_width"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="mode"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="V_SYNCH"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="V_FRONT_PORCH"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="H_BACK_PORCH"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="H_SYNCH"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="H_FRONT_PORCH"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="v_total"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="v_active"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="h_total"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="h_active"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="wait_time"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MuxWide"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MuxWide"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MuxWide"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MuxWide"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MuxWide"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="MuxWide"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="rs"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="HS"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="buff4"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="buff3"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="buff2"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="buff1"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="rs"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="HS"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="buff4"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="buff3"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="buff2"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="buff1"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="p_LP11_clk_end"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="p_LP00_clk_end"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="p_HS00_clk_end"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="p_data2clk"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="p_LP11_data_end"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="p_LP00_data_end"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="p_HS00_data_end"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="p_HSXX_data"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="p_HS00_data"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="p_LP00_data"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="p_LP01_data"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="p_clk2data"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="p_HSXX_clk"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="p_HS00_clk"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="p_LP00_clk"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="p_LP01_clk"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="HSXXDATA_dly"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="HS00DATA_dly"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="LP00DATA_dly"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="LP01DATA_dly"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="CLK2DATA_dly"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="HSXXCLK_dly"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="HS00CLK_dly"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="LP00CLK_dly"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="LP01CLK_dly"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="lane_width"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="word_width"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="lane_width"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="dt"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="crc16"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="dt"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="lane_width"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="word_width"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="word_width"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="lane_width"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="dt"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="crc16"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="h_active"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="h_total"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="v_active"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="v_total"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="H_FRONT_PORCH"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="H_SYNCH"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="V_FRONT_PORCH"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="V_SYNCH"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="mode"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="lane_width"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="reserved"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="EoTp"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="crc16"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="testmode"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="DT"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="word_width"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="WC"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="VC"  />
Writing the design to xo3l_verilog_xo3l_verilog.ngo...

Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 13 MB


ngdbuild  -a "MachXO3L" -d LCMXO3L-6900C  -p "C:/lscc/diamond/3.12/ispfpga/xo3c00a/data"  -p "C:/Users/Roman Perez/Documents/GitHub/Initial-release/project/xo3l/verilog/xo3l_verilog" -p "C:/Users/Roman Perez/Documents/GitHub/Initial-release/project/xo3l/verilog" -p "C:/Users/Roman Perez/Documents/GitHub/Initial-release/source/verilog/xo3l/ngo" "xo3l_verilog_xo3l_verilog.ngo" "xo3l_verilog_xo3l_verilog.ngd"  	
ngdbuild:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Reading 'xo3l_verilog_xo3l_verilog.ngo' ...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...
Loading NGO design 'C:/Users/Roman Perez/Documents/GitHub/Initial-release/source/verilog/xo3l/ngo/parallel2byte_24s_2s_62.ngo'...
Loading NGO design 'C:/Users/Roman Perez/Documents/GitHub/Initial-release/source/verilog/xo3l/ngo/packetheader_2s.ngo'...


Running DRC...

    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u_DPHY_TX_INST/u_oDDRx4/cdiv1" arg2="u_DPHY_TX_INST/u_oDDRx4/cdiv1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u_BYTE_PACKETIZER/byte_data[16]" arg2="u_BYTE_PACKETIZER/byte_data[16]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="VSYNC" arg2="VSYNC"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="HSYNC" arg2="HSYNC"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="DE" arg2="DE"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PIXDATA[0]" arg2="PIXDATA[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PIXDATA[1]" arg2="PIXDATA[1]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PIXDATA[2]" arg2="PIXDATA[2]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PIXDATA[3]" arg2="PIXDATA[3]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PIXDATA[4]" arg2="PIXDATA[4]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PIXDATA[5]" arg2="PIXDATA[5]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PIXDATA[6]" arg2="PIXDATA[6]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PIXDATA[7]" arg2="PIXDATA[7]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PIXDATA[8]" arg2="PIXDATA[8]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PIXDATA[9]" arg2="PIXDATA[9]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PIXDATA[10]" arg2="PIXDATA[10]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PIXDATA[11]" arg2="PIXDATA[11]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PIXDATA[12]" arg2="PIXDATA[12]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PIXDATA[13]" arg2="PIXDATA[13]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PIXDATA[14]" arg2="PIXDATA[14]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PIXDATA[15]" arg2="PIXDATA[15]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PIXDATA[16]" arg2="PIXDATA[16]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PIXDATA[17]" arg2="PIXDATA[17]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PIXDATA[18]" arg2="PIXDATA[18]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PIXDATA[19]" arg2="PIXDATA[19]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PIXDATA[20]" arg2="PIXDATA[20]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PIXDATA[21]" arg2="PIXDATA[21]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PIXDATA[22]" arg2="PIXDATA[22]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="PIXDATA[23]" arg2="PIXDATA[23]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="i_test[0]" arg2="i_test[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="i_test[1]" arg2="i_test[1]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="i_test[2]" arg2="i_test[2]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="i_test[3]" arg2="i_test[3]"  />
    <postMsg mid="1163101" type="Warning" dynamic="1" navigation="0" arg0="33"  />

Design Results:
   1233 blocks expanded
Complete the first expansion.
Writing 'xo3l_verilog_xo3l_verilog.ngd' ...
Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 24 MB


map -a "MachXO3L" -p LCMXO3L-6900C -t CABGA256 -s 5 -oc Commercial   "xo3l_verilog_xo3l_verilog.ngd" -o "xo3l_verilog_xo3l_verilog_map.ncd" -pr "xo3l_verilog_xo3l_verilog.prf" -mp "xo3l_verilog_xo3l_verilog.mrp" "C:/Users/Roman Perez/Documents/GitHub/Initial-release/project/xo3l/verilog/xo3l_verilog.lpf"  -c 0           
map:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: xo3l_verilog_xo3l_verilog.ngd
   Picdevice="LCMXO3L-6900C"

   Pictype="CABGA256"

   Picspeed=5

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO3L-6900CCABGA256, Performance used: 5.

    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/Roman Perez/Documents/GitHub/Initial-release/project/xo3l/verilog/xo3l_verilog.lpf(28): Semantic error in &quot;LOCATE COMP &quot;i_HS&quot; SITE &quot;M3&quot; ;&quot;: " arg1="i_HS" arg2="C:/Users/Roman Perez/Documents/GitHub/Initial-release/project/xo3l/verilog/xo3l_verilog.lpf" arg3="28"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/Roman Perez/Documents/GitHub/Initial-release/project/xo3l/verilog/xo3l_verilog.lpf(29): Semantic error in &quot;LOCATE COMP &quot;i_LP[0]&quot; SITE &quot;P1&quot; ;&quot;: " arg1="i_LP[0]" arg2="C:/Users/Roman Perez/Documents/GitHub/Initial-release/project/xo3l/verilog/xo3l_verilog.lpf" arg3="29"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="C:/Users/Roman Perez/Documents/GitHub/Initial-release/project/xo3l/verilog/xo3l_verilog.lpf(30): Semantic error in &quot;LOCATE COMP &quot;i_LP[1]&quot; SITE &quot;N1&quot; ;&quot;: " arg1="i_LP[1]" arg2="C:/Users/Roman Perez/Documents/GitHub/Initial-release/project/xo3l/verilog/xo3l_verilog.lpf" arg3="30"  />
Loading device for application map from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.16.

Running general design DRC...

Removing unused logic...

Optimizing...

6 CCU2 constant inputs absorbed.

    <postMsg mid="51001019" type="Warning" dynamic="1" navigation="0" arg0="reset_n_c_i"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="VSYNC"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="HSYNC"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="DE"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="PIXDATA[23:0](23)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="PIXDATA[23:0](22)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="PIXDATA[23:0](21)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="PIXDATA[23:0](20)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="PIXDATA[23:0](19)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="PIXDATA[23:0](18)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="PIXDATA[23:0](17)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="PIXDATA[23:0](16)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="PIXDATA[23:0](15)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="PIXDATA[23:0](14)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="PIXDATA[23:0](13)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="PIXDATA[23:0](12)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="PIXDATA[23:0](11)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="PIXDATA[23:0](10)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="PIXDATA[23:0](9)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="PIXDATA[23:0](8)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="PIXDATA[23:0](7)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="PIXDATA[23:0](6)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="PIXDATA[23:0](5)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="PIXDATA[23:0](4)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="PIXDATA[23:0](3)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="PIXDATA[23:0](2)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="PIXDATA[23:0](1)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="PIXDATA[23:0](0)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="i_test[3:0](3)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="i_test[3:0](2)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="i_test[3:0](1)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="i_test[3:0](0)"  />



Design Summary:
   Number of registers:    424 out of  7485 (6%)
      PFU registers:          423 out of  6864 (6%)
      PIO registers:            1 out of   621 (0%)
   Number of SLICEs:       502 out of  3432 (15%)
      SLICEs as Logic/ROM:    442 out of  3432 (13%)
      SLICEs as RAM:           60 out of  2574 (2%)
      SLICEs as Carry:        111 out of  3432 (3%)
   Number of LUT4s:        997 out of  6864 (15%)
      Number used as logic LUTs:        655
      Number used as distributed RAM:   120
      Number used as ripple logic:      222
      Number used as shift registers:     0
   Number of PIO sites used: 17 + 4(JTAG) out of 207 (10%)
      Number of PIO sites used for single ended IOs: 15
      Number of PIO sites used for differential IOs: 6 (represented by 3 PIO comps in NCD)
   Number of IDDR/ODDR/TDDR cells used: 3 out of 621 (0%)
      Number of IDDR cells:   0
      Number of ODDR cells:   3
      Number of TDDR cells:   0
   Number of PIO using at least one IDDR/ODDR/TDDR: 3 (3 differential)
      Number of PIO using IDDR only:        0 (0 differential)
      Number of PIO using ODDR only:        3 (3 differential)
      Number of PIO using TDDR only:        0 (0 differential)
      Number of PIO using IDDR/ODDR:        0 (0 differential)
      Number of PIO using IDDR/TDDR:        0 (0 differential)
      Number of PIO using ODDR/TDDR:        0 (0 differential)
      Number of PIO using IDDR/ODDR/TDDR:   0 (0 differential)
   Number of block RAMs:  3 out of 26 (12%)
   Number of GSRs:        1 out of 1 (100%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : No
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  2 out of 2 (100%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  1 out of 4 (25%)
   Number of ECLKSYNCA:  2 out of 4 (50%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  10
     Net w_CLK_20MHZ: 19 loads, 19 rising, 0 falling (Driver: PLL_12_24_100_mod/PLLInst_0 )
     Net u_DPHY_TX_INST/u_oDDRx4/sclk: 5 loads, 5 rising, 0 falling (Driver: u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC )
     Net u_DPHY_TX_INST/u_oDDRx4/eclkc: 1 loads, 1 rising, 0 falling (Driver: u_DPHY_TX_INST/u_oDDRx4/Inst4_ECLKSYNCA )
     Net u_DPHY_TX_INST/u_oDDRx4/eclkd: 3 loads, 3 rising, 0 falling (Driver: u_DPHY_TX_INST/u_oDDRx4/Inst2_ECLKSYNCA )
     Net CLKOS: 1 loads, 1 rising, 0 falling (Driver: u_pll_pix2byte_RGB888_2lane/PLLInst_0 )
     Net CLKOP: 2 loads, 2 rising, 0 falling (Driver: u_pll_pix2byte_RGB888_2lane/PLLInst_0 )
     Net PIXCLK: 33 loads, 33 rising, 0 falling (Driver: PLL_12_24_100_mod/PLLInst_0 )
     Net byte_clk: 219 loads, 219 rising, 0 falling (Driver: u_pll_pix2byte_RGB888_2lane/PLLInst_0 )
     Net w_CLK_100MHZ: 17 loads, 17 rising, 0 falling (Driver: PLL_12_24_100_mod/PLLInst_0 )
     Net i_clk_c: 1 loads, 1 rising, 0 falling (Driver: PIO i_clk )
   Number of Clock Enables:  21
     Net w_init: 16 loads, 16 LSLICEs
     Net u_DPHY_TX_INST/u_oDDRx4/FF_0_Q: 2 loads, 2 LSLICEs
     Net w_de: 3 loads, 0 LSLICEs
     Net u_DCS_Encoder/q_enable_RNI1FL61: 9 loads, 9 LSLICEs
     Net u_LP_HS_DELAY_CNTRL/N_111_i: 8 loads, 8 LSLICEs
     Net u_LP_HS_DELAY_CNTRL/un72_lp_data_i_0: 1 loads, 1 LSLICEs
     Net u_LP_HS_DELAY_CNTRL/un72_lp_clk_i_0: 1 loads, 1 LSLICEs
     Net u_LP_HS_DELAY_CNTRL/un48_hsxx_clk_en_i_0: 1 loads, 1 LSLICEs
     Net u_LP_HS_DELAY_CNTRL/hs_extendede: 4 loads, 4 LSLICEs
     Net u_LP_HS_DELAY_CNTRL/N_114_i: 8 loads, 8 LSLICEs
     Net u_BYTE_PACKETIZER/w_edge_detect: 1 loads, 1 LSLICEs
     Net u_BYTE_PACKETIZER/u_parallel2byte/read_cntr[1]: 2 loads, 0 LSLICEs
     Net u_BYTE_PACKETIZER/u_parallel2byte/read_cntr[0]: 2 loads, 0 LSLICEs
     Net u_BYTE_PACKETIZER/u_parallel2byte/N_9_i: 2 loads, 0 LSLICEs
     Net u_BYTE_PACKETIZER/u_packetheader/un1_q_long_pkt_indicator_1_1_i: 5 loads, 5 LSLICEs
     Net u_BYTE_PACKETIZER/u_packetheader/un1_q_long_pkt_indicator_1_i: 1 loads, 1 LSLICEs
     Net u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/wren_i: 6 loads, 6 LSLICEs
     Net u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/rden_i: 14 loads, 14 LSLICEs
     Net u_BYTE_PACKETIZER/u_packetheader/un3_q_wc_0: 8 loads, 8 LSLICEs
     Net u_BYTE_PACKETIZER/u_packetheader/un5_q_ECC_0: 3 loads, 3 LSLICEs
     Net u_BYTE_PACKETIZER/u_packetheader/un15_lpkt_cnt_En_i: 1 loads, 1 LSLICEs
   Number of local set/reset loads for net w_init merged into GSR:  137
   Number of LSRs:  10
     Net reset_n_c: 21 loads, 18 LSLICEs
     Net w_init: 6 loads, 0 LSLICEs
     Net reset_n_c_i: 2 loads, 0 LSLICEs
     Net u_DCS_ROM/wait_cnt[1]: 1 loads, 1 LSLICEs
     Net u_DCS_ROM/wait_cnt[6]: 1 loads, 1 LSLICEs
     Net Serial_busN/N_6: 1 loads, 1 LSLICEs
     Net Serial_busP/N_9: 1 loads, 1 LSLICEs
     Net Comand/State_sd_2_f0_i_o2_5_RNIH4Q13: 5 loads, 5 LSLICEs
     Net hs_en: 8 loads, 8 LSLICEs
     Net u_BYTE_PACKETIZER/u_packetheader/un1_q_bytepkt_en_0: 30 loads, 30 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net u_DCS_ROM/byte_cnt[1]: 88 loads
     Net u_DCS_ROM/byte_cnt[2]: 87 loads
     Net u_DCS_ROM/byte_cnt[3]: 87 loads
     Net u_LP_HS_DELAY_CNTRL/tmp1[0]: 81 loads
     Net u_DCS_ROM/byte_cnt[5]: 67 loads
     Net u_LP_HS_DELAY_CNTRL/tmp1_i[1]: 64 loads
     Net u_LP_HS_DELAY_CNTRL/tmp3[2]: 64 loads
     Net u_LP_HS_DELAY_CNTRL/tmp3[3]: 64 loads
     Net reset_n_c: 37 loads
     Net u_LP_HS_DELAY_CNTRL/tmp1[5]: 37 loads
 

   Number of warnings:  35
   Number of errors:    0



Total CPU Time: 1 secs  
Total REAL Time: 2 secs  
Peak Memory Usage: 66 MB

Dumping design to file xo3l_verilog_xo3l_verilog_map.ncd.

mpartrce -p "xo3l_verilog_xo3l_verilog.p2t" -f "xo3l_verilog_xo3l_verilog.p3t" -tf "xo3l_verilog_xo3l_verilog.pt" "xo3l_verilog_xo3l_verilog_map.ncd" "xo3l_verilog_xo3l_verilog.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "xo3l_verilog_xo3l_verilog_map.ncd"
Wed Feb 16 17:53:12 2022

PAR: Place And Route Diamond (64-bit) 3.12.0.240.2.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 5 -gui -msgset "C:/Users/Roman Perez/Documents/GitHub/Initial-release/project/xo3l/verilog/promote.xml" -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF:parASE=1 xo3l_verilog_xo3l_verilog_map.ncd xo3l_verilog_xo3l_verilog.dir/5_1.ncd xo3l_verilog_xo3l_verilog.prf
Preference file: xo3l_verilog_xo3l_verilog.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file xo3l_verilog_xo3l_verilog_map.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3L-6900C
Package:     CABGA256
Performance: 5
Loading device for application par from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.16.
Performance Hardware Data Status:   Preliminary    Version 37.5.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)   17+4(JTAG)/336     6% used
                  17+4(JTAG)/207     10% bonded
   IOLOGIC            4/336           1% used

   SLICE            502/3432         14% used

   GSR                1/1           100% used
   CLKDIV             1/4            25% used
   EBR                3/26           11% used
   PLL                2/2           100% used
   ECLKSYNC           2/4            50% used


INFO: Design contains EBR with ASYNC Reset Mode that has a limitation: The use of the EBR block asynchronous reset requires that certain timing be met between the clock and the reset within the memory block. See the device specific data sheet for additional details.
Based on the preference: FREQUENCY NET "CLKOP" 300.000000 MHz ;
A new generated preference: FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz ;
Number of Signals: 1594
Number of Connections: 4407
    <postMsg mid="61001101" type="Warning" dynamic="0" navigation="0"  />
    <postMsg mid="61061045" type="Warning" dynamic="0" navigation="0"  />

Pin Constraint Summary:
   14 out of 14 pins locked (100% locked).

    <postMsg mid="61091065" type="Warning" dynamic="0" navigation="0"  />
The following 6 signals are selected to use the primary clock routing resources:
    CLKOP (driver: u_pll_pix2byte_RGB888_2lane/PLLInst_0, clk load #: 0)
    PIXCLK (driver: PLL_12_24_100_mod/PLLInst_0, clk load #: 32)
    w_CLK_100MHZ (driver: PLL_12_24_100_mod/PLLInst_0, clk load #: 17)
    u_DPHY_TX_INST/u_oDDRx4/sclk (driver: u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC, clk load #: 5)
    byte_clk (driver: u_pll_pix2byte_RGB888_2lane/PLLInst_0, clk load #: 219)
    w_CLK_20MHZ (driver: PLL_12_24_100_mod/PLLInst_0, clk load #: 19)


The following 4 signals are selected to use the secondary clock routing resources:
    u_BYTE_PACKETIZER/u_packetheader/un1_q_bytepkt_en_0 (driver: SLICE_553, clk load #: 0, sr load #: 30, ce load #: 0)
    w_init (driver: Comand/SLICE_358, clk load #: 0, sr load #: 6, ce load #: 16)
    reset_n_c (driver: reset_n, clk load #: 0, sr load #: 21, ce load #: 0)
    u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/rden_i (driver: SLICE_331, clk load #: 0, sr load #: 0, ce load #: 14)

    <postMsg mid="61061008" type="Warning" dynamic="5" navigation="0" arg0="reset_n_c" arg1="Secondary" arg2="reset_n" arg3="B3" arg4="Secondary"  />
Signal w_init is selected as Global Set/Reset.
Starting Placer Phase 0.
............
Finished Placer Phase 0.  REAL time: 3 secs 

Starting Placer Phase 1.
....................
Placer score = 509997.
Finished Placer Phase 1.  REAL time: 11 secs 

Starting Placer Phase 2.
.
Placer score =  508714
Finished Placer Phase 2.  REAL time: 12 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 8 (0%)
  General PIO: 1 out of 336 (0%)
  PLL        : 2 out of 2 (100%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Global Clocks:
  PRIMARY "CLKOP" from CLKOP on comp "u_pll_pix2byte_RGB888_2lane/PLLInst_0" on PLL site "LPLL", clk load = 0
  PRIMARY "PIXCLK" from CLKOP on comp "PLL_12_24_100_mod/PLLInst_0" on PLL site "RPLL", clk load = 32
  PRIMARY "w_CLK_100MHZ" from CLKOS on comp "PLL_12_24_100_mod/PLLInst_0" on PLL site "RPLL", clk load = 17
  PRIMARY "u_DPHY_TX_INST/u_oDDRx4/sclk" from CDIVX on comp "u_DPHY_TX_INST/u_oDDRx4/Inst3_CLKDIVC" on CLKDIV site "TCLKDIV1", clk load = 5
  PRIMARY "byte_clk" from CLKOS2 on comp "u_pll_pix2byte_RGB888_2lane/PLLInst_0" on PLL site "LPLL", clk load = 219
  PRIMARY "w_CLK_20MHZ" from CLKOS2 on comp "PLL_12_24_100_mod/PLLInst_0" on PLL site "RPLL", clk load = 19
  SECONDARY "u_BYTE_PACKETIZER/u_packetheader/un1_q_bytepkt_en_0" from F1 on comp "SLICE_553" on site "R14C20C", clk load = 0, ce load = 0, sr load = 30
  SECONDARY "w_init" from Q0 on comp "Comand/SLICE_358" on site "R14C16D", clk load = 0, ce load = 16, sr load = 6
  SECONDARY "reset_n_c" from comp "reset_n" on PIO site "B3 (PT9C)", clk load = 0, ce load = 0, sr load = 21
  SECONDARY "u_BYTE_PACKETIZER/u_packetheader/u_PH_DLY_FIFO/rden_i" from F0 on comp "SLICE_331" on site "R14C20A", clk load = 0, ce load = 14, sr load = 0

  PRIMARY  : 6 out of 8 (75%)
  SECONDARY: 4 out of 8 (50%)

Edge Clocks:
  ECLK "u_DPHY_TX_INST/u_oDDRx4/eclkc": TECLK0
    - From GPLL_CLKOS "LPLL".CLKOS, driver "u_pll_pix2byte_RGB888_2lane/PLLInst_0".
  ECLK "u_DPHY_TX_INST/u_oDDRx4/eclkd": TECLK1
    - From GPLL_CLKOP "LPLL".CLKOP, driver "u_pll_pix2byte_RGB888_2lane/PLLInst_0".

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   17 + 4(JTAG) out of 336 (6.3%) PIO sites used.
   17 + 4(JTAG) out of 207 (10.1%) bonded PIO sites used.
   Number of PIO comps: 14; differential: 3.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+---------------+------------+-----------+
| I/O Bank | Usage         | Bank Vccio | Bank Vref |
+----------+---------------+------------+-----------+
| 0        | 8 / 51 ( 15%) | 2.5V       | -         |
| 1        | 6 / 52 ( 11%) | 1.2V       | -         |
| 2        | 0 / 52 (  0%) | -          | -         |
| 3        | 2 / 16 ( 12%) | 2.5V       | -         |
| 4        | 0 / 16 (  0%) | -          | -         |
| 5        | 1 / 20 (  5%) | 2.5V       | -         |
+----------+---------------+------------+-----------+

Total placer CPU time: 10 secs 

Dumping design to file xo3l_verilog_xo3l_verilog.dir/5_1.ncd.

0 connections routed; 4407 unrouted.
Starting router resource preassignment

Completed router resource preassignment. Real time: 14 secs 

Start NBR router at 17:53:26 02/16/22

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 17:53:27 02/16/22

Start NBR section for initial routing at 17:53:27 02/16/22
Level 1, iteration 1
3(0.00%) conflicts; 3319(75.31%) untouched conns; 702650 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -118.825ns/-702.651ns; real time: 16 secs 
Level 2, iteration 1
0(0.00%) conflict; 3319(75.31%) untouched conns; 708430 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -118.825ns/-708.430ns; real time: 17 secs 
Level 3, iteration 1
0(0.00%) conflict; 3322(75.38%) untouched conns; 640052 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -96.250ns/-640.052ns; real time: 17 secs 
Level 4, iteration 1
97(0.03%) conflicts; 0(0.00%) untouched conn; 544217 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -87.050ns/-544.217ns; real time: 19 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 17:53:31 02/16/22
Level 4, iteration 1
47(0.01%) conflicts; 0(0.00%) untouched conn; 544217 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -87.050ns/-544.217ns; real time: 19 secs 
Level 4, iteration 2
22(0.01%) conflicts; 0(0.00%) untouched conn; 544217 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -87.050ns/-544.217ns; real time: 20 secs 
Level 4, iteration 3
7(0.00%) conflicts; 0(0.00%) untouched conn; 544217 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -87.050ns/-544.217ns; real time: 21 secs 
Level 4, iteration 4
4(0.00%) conflicts; 0(0.00%) untouched conn; 544217 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -87.050ns/-544.217ns; real time: 21 secs 
Level 4, iteration 5
2(0.00%) conflicts; 0(0.00%) untouched conn; 544217 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -87.050ns/-544.217ns; real time: 21 secs 
Level 4, iteration 6
1(0.00%) conflict; 0(0.00%) untouched conn; 544217 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -87.050ns/-544.217ns; real time: 21 secs 
Level 4, iteration 7
0(0.00%) conflict; 0(0.00%) untouched conn; 544217 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -87.050ns/-544.217ns; real time: 22 secs 

Start NBR section for performance tuning (iteration 1) at 17:53:34 02/16/22
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 544217 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -87.050ns/-544.217ns; real time: 22 secs 

Start NBR section for re-routing at 17:53:34 02/16/22
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 544217 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -87.050ns/-544.217ns; real time: 22 secs 

Start NBR section for post-routing at 17:53:34 02/16/22

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 12 (0.27%)
  Estimated worst slack<setup> : -87.050ns
  Timing score<setup> : 367366
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 25 secs 
Total REAL time: 28 secs 
Completely routed.
End of route.  4407 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 367366 

Dumping design to file xo3l_verilog_xo3l_verilog.dir/5_1.ncd.


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = -87.050
PAR_SUMMARY::Timing score<setup/<ns>> = 367.366
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.137
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 25 secs 
Total REAL time to completion: 29 secs 

par done!

Note: user must run 'Trace' for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "xo3l_verilog_xo3l_verilog.pt" -o "xo3l_verilog_xo3l_verilog.twr" "xo3l_verilog_xo3l_verilog.ncd" "xo3l_verilog_xo3l_verilog.prf"
trce:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file xo3l_verilog_xo3l_verilog.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3L-6900C
Package:     CABGA256
Performance: 5
Loading device for application trce from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.16.
Performance Hardware Data Status:   Preliminary    Version 37.5.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2
Wed Feb 16 17:53:41 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o xo3l_verilog_xo3l_verilog.twr -gui -msgset C:/Users/Roman Perez/Documents/GitHub/Initial-release/project/xo3l/verilog/promote.xml xo3l_verilog_xo3l_verilog.ncd xo3l_verilog_xo3l_verilog.prf 
Design file:     xo3l_verilog_xo3l_verilog.ncd
Preference file: xo3l_verilog_xo3l_verilog.prf
Device,speed:    LCMXO3L-6900C,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

Based on the preference: FREQUENCY NET "CLKOP" 300.000000 MHz ;
A new generated preference: FREQUENCY NET "u_DPHY_TX_INST/u_oDDRx4/sclk" 75.000000 MHz ;
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 8  Score: 367366
Cumulative negative slack: 367366

Constraints cover 13363 paths, 10 nets, and 4313 connections (97.87% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2
Wed Feb 16 17:53:42 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o xo3l_verilog_xo3l_verilog.twr -gui -msgset C:/Users/Roman Perez/Documents/GitHub/Initial-release/project/xo3l/verilog/promote.xml xo3l_verilog_xo3l_verilog.ncd xo3l_verilog_xo3l_verilog.prf 
Design file:     xo3l_verilog_xo3l_verilog.ncd
Preference file: xo3l_verilog_xo3l_verilog.prf
Device,speed:    LCMXO3L-6900C,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 13363 paths, 10 nets, and 4313 connections (97.87% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 8 (setup), 0 (hold)
Score: 367366 (setup), 0 (hold)
Cumulative negative slack: 367366 (367366+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 2 secs 
Total REAL Time: 2 secs 
Peak Memory Usage: 73 MB


tmcheck -par "xo3l_verilog_xo3l_verilog.par" 

bitgen -f "xo3l_verilog_xo3l_verilog.t2b" -w "xo3l_verilog_xo3l_verilog.ncd"  "xo3l_verilog_xo3l_verilog.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.12.0.240.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file xo3l_verilog_xo3l_verilog.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3L-6900C
Package:     CABGA256
Performance: 5
Loading device for application Bitgen from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.16.
Performance Hardware Data Status:   Preliminary    Version 37.5.

Running DRC.
    <postMsg mid="71061149" type="Warning" dynamic="1" navigation="0" arg0="u_BYTE_PACKETIZER/u_packetheader/SLICE_82"  />
    <postMsg mid="71061149" type="Warning" dynamic="1" navigation="0" arg0="u_BYTE_PACKETIZER/u_packetheader/SLICE_88"  />
    <postMsg mid="71061149" type="Warning" dynamic="1" navigation="0" arg0="u_BYTE_PACKETIZER/u_packetheader/SLICE_92"  />
    <postMsg mid="71061149" type="Warning" dynamic="1" navigation="0" arg0="u_BYTE_PACKETIZER/u_packetheader/SLICE_93"  />
    <postMsg mid="71061149" type="Warning" dynamic="1" navigation="0" arg0="u_BYTE_PACKETIZER/u_packetheader/SLICE_511"  />
    <postMsg mid="71061149" type="Warning" dynamic="1" navigation="0" arg0="u_BYTE_PACKETIZER/u_packetheader/SLICE_512"  />
    <postMsg mid="71061149" type="Warning" dynamic="1" navigation="0" arg0="u_BYTE_PACKETIZER/u_packetheader/SLICE_513"  />
    <postMsg mid="71061149" type="Warning" dynamic="1" navigation="0" arg0="u_BYTE_PACKETIZER/u_packetheader/SLICE_514"  />
INFO: Design contains EBR with ASYNC Reset Mode that has a limitation: The use of the EBR block asynchronous reset requires that certain timing be met between the clock and the reset within the memory block. See the device specific data sheet for additional details.
DRC detected 0 errors and 8 warnings.
Reading Preference File from xo3l_verilog_xo3l_verilog.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 DUALBOOTGOLDEN  |                     INTERNAL**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.95.
 
Saving bit stream in "xo3l_verilog_xo3l_verilog.bit".
Total CPU Time: 3 secs 
Total REAL Time: 3 secs 
Peak Memory Usage: 294 MB
