--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml breakout.twx breakout.ncd -o breakout.twr breakout.pcf -ucf
breakout.ucf

Design file:              breakout.ncd
Physical constraint file: breakout.pcf
Device,package,speed:     xc3s50a,tq144,-5 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "Clock12MHz/CLKIN_IBUFG" PERIOD = 83.3333333 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  20.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clock12MHz/CLKIN_IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 63.333ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.333ns
  Low pulse: 41.666ns
  Low pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: Clock12MHz/DCM_SP_INST/CLKIN
  Logical resource: Clock12MHz/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: Clock12MHz/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 63.333ns (period - (min high pulse limit / (high pulse / period)))
  Period: 83.333ns
  High pulse: 41.666ns
  High pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: Clock12MHz/DCM_SP_INST/CLKIN
  Logical resource: Clock12MHz/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: Clock12MHz/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 79.763ns (period - min period limit)
  Period: 83.333ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: Clock12MHz/DCM_SP_INST/CLKIN
  Logical resource: Clock12MHz/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: Clock12MHz/CLKIN_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "Clock12MHz/CLKFX_BUF" derived from  
NET "Clock12MHz/CLKIN_IBUFG" PERIOD = 83.3333333 ns HIGH 50%;  divided by 4.17 
to 20.000 nS and duty cycle corrected to HIGH 9.999 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.002ns.
--------------------------------------------------------------------------------

Paths for end point clk25 (SLICE_X15Y22.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     17.967ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk25_1 (FF)
  Destination:          clk25 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.957ns (Levels of Logic = 0)
  Clock Path Skew:      -0.076ns (0.200 - 0.276)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clk25_1 to clk25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y31.YQ       Tcko                  0.596   clk25_1
                                                       clk25_1
    SLICE_X15Y22.SR      net (fanout=2)        0.928   clk25_1
    SLICE_X15Y22.CLK     Tsrck                 0.433   clk253
                                                       clk25
    -------------------------------------------------  ---------------------------
    Total                                      1.957ns (1.029ns logic, 0.928ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------

Paths for end point clk25_1 (SLICE_X6Y31.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     18.352ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk25_2 (FF)
  Destination:          clk25_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.645ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.019 - 0.022)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clk25_2 to clk25_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y30.YQ       Tcko                  0.596   clk25_2
                                                       clk25_2
    SLICE_X6Y31.SR       net (fanout=1)        0.616   clk25_2
    SLICE_X6Y31.CLK      Tsrck                 0.433   clk25_1
                                                       clk25_1
    -------------------------------------------------  ---------------------------
    Total                                      1.645ns (1.029ns logic, 0.616ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------

Paths for end point clk25_2 (SLICE_X6Y30.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     18.425ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk25_1 (FF)
  Destination:          clk25_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      1.572ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.019 - 0.022)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: clk25_1 to clk25_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y31.YQ       Tcko                  0.596   clk25_1
                                                       clk25_1
    SLICE_X6Y30.SR       net (fanout=2)        0.543   clk25_1
    SLICE_X6Y30.CLK      Tsrck                 0.433   clk25_2
                                                       clk25_2
    -------------------------------------------------  ---------------------------
    Total                                      1.572ns (1.029ns logic, 0.543ns route)
                                                       (65.5% logic, 34.5% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "Clock12MHz/CLKFX_BUF" derived from
 NET "Clock12MHz/CLKIN_IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
 divided by 4.17 to 20.000 nS and duty cycle corrected to HIGH 9.999 nS 

--------------------------------------------------------------------------------

Paths for end point clk25_2 (SLICE_X6Y30.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.198ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk25_1 (FF)
  Destination:          clk25_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.201ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.022 - 0.019)
  Source Clock:         clk50 rising at 20.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: clk25_1 to clk25_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y31.YQ       Tcko                  0.477   clk25_1
                                                       clk25_1
    SLICE_X6Y30.SR       net (fanout=2)        0.434   clk25_1
    SLICE_X6Y30.CLK      Tcksr       (-Th)    -0.290   clk25_2
                                                       clk25_2
    -------------------------------------------------  ---------------------------
    Total                                      1.201ns (0.767ns logic, 0.434ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------

Paths for end point clk25_1 (SLICE_X6Y31.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.257ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk25_2 (FF)
  Destination:          clk25_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.260ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.022 - 0.019)
  Source Clock:         clk50 rising at 20.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: clk25_2 to clk25_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y30.YQ       Tcko                  0.477   clk25_2
                                                       clk25_2
    SLICE_X6Y31.SR       net (fanout=1)        0.493   clk25_2
    SLICE_X6Y31.CLK      Tcksr       (-Th)    -0.290   clk25_1
                                                       clk25_1
    -------------------------------------------------  ---------------------------
    Total                                      1.260ns (0.767ns logic, 0.493ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------

Paths for end point clk25 (SLICE_X15Y22.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.512ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk25_1 (FF)
  Destination:          clk25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.510ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.234 - 0.236)
  Source Clock:         clk50 rising at 20.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: clk25_1 to clk25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y31.YQ       Tcko                  0.477   clk25_1
                                                       clk25_1
    SLICE_X15Y22.SR      net (fanout=2)        0.743   clk25_1
    SLICE_X15Y22.CLK     Tcksr       (-Th)    -0.290   clk253
                                                       clk25
    -------------------------------------------------  ---------------------------
    Total                                      1.510ns (0.767ns logic, 0.743ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "Clock12MHz/CLKFX_BUF" derived from
 NET "Clock12MHz/CLKIN_IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
 divided by 4.17 to 20.000 nS and duty cycle corrected to HIGH 9.999 nS 

--------------------------------------------------------------------------------
Slack: 16.998ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.002ns (333.111MHz) ()
  Physical resource: Clock12MHz/DCM_SP_INST/CLKFX
  Logical resource: Clock12MHz/DCM_SP_INST/CLKFX
  Location pin: DCM_X0Y0.CLKFX
  Clock network: Clock12MHz/CLKFX_BUF
--------------------------------------------------------------------------------
Slack: 18.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 9.999ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: clk25_1/CLK
  Logical resource: clk25_1/CK
  Location pin: SLICE_X6Y31.CLK
  Clock network: clk50
--------------------------------------------------------------------------------
Slack: 18.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 9.999ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: clk25_2/CLK
  Logical resource: clk25_2/CK
  Location pin: SLICE_X6Y30.CLK
  Clock network: clk50
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for Clock12MHz/CLKIN_IBUFG
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|Clock12MHz/CLKIN_IBUFG         |     83.333ns|     20.000ns|     12.508ns|            0|            0|            0|            3|
| Clock12MHz/CLKFX_BUF          |     20.000ns|      3.002ns|          N/A|            0|            0|            3|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk12
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk12          |    2.033|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3 paths, 0 nets, and 10 connections

Design statistics:
   Minimum period:  20.000ns{1}   (Maximum frequency:  50.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Sep 13 11:01:34 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 143 MB



