# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-Wall -Wno-UNOPTFLAT --cc -f required_modules.txt config.vlt -Isail-core/include --trace --top-module top_sim --exe top_sim.cpp -Mdir verilator_sim -CFLAGS -g -O3"
S      2078 10252478  1622547941   497092118  1621981967           0 "../include/rv32i-defines.v"
S     11112 10252479  1622547934   701307294  1621981967           0 "../include/sail-core-defines.v"
S   7484256    67167  1620744980   487140539  1581264640           0 "/usr/bin/verilator_bin"
S       144 11520414  1623012375   959127563  1623009182           0 "config.vlt"
S    148970 11525935  1623012398   458409227  1623011443           0 "ice40_cells_sim.v"
S      1997 11523588  1623012388   334732450  1621336664           0 "improved_verilog/CSR.v"
S      1799 11521642  1623012377   791069076  1621336664           0 "improved_verilog/adder.v"
S      3871 11522024  1623012380   862971001  1623011443           0 "improved_verilog/adder_dsp.v"
S      7296 11522856  1623012383   510886460  1623011443           0 "improved_verilog/alu.v"
S      6305 11525932  1623012397   258447538  1621336664           0 "improved_verilog/alu_control.v"
S      2056 11525924  1623012395   978488406  1621336664           0 "improved_verilog/branch_decide.v"
S      5209 11523589  1623012388   982711762  1622986188           0 "improved_verilog/branch_predictor.v"
S      1301 11523608  1623012715   816276681  1623012715   816276681 "improved_verilog/config.v"
S      2665 11525912  1623012393   234576010  1621336664           0 "improved_verilog/control_unit.v"
S     13798 11522328  1623012382   450920302  1623011443           0 "improved_verilog/cpu.v"
S      2268 11525927  1623012396   346476655  1622046780           0 "improved_verilog/dataMem_mask_gen.v"
S      9569 11523583  1623012387   970744069  1623007992           0 "improved_verilog/data_mem.v"
S      2928 11523574  1623012386   882778804  1621848265           0 "improved_verilog/forwarding_unit.v"
S      2303 11525929  1623012396   826461330  1621336664           0 "improved_verilog/imm_gen.v"
S      2550 11522021  1623012380   254990412  1622986188           0 "improved_verilog/instruction_mem.v"
S      2679 11523532  1623012385   558821075  1623011443           0 "improved_verilog/leftshift_dsp.v"
S      1707 11523530  1623012384   638850447  1621336664           0 "improved_verilog/mux2to1.v"
S      3005 11525913  1623012394   126547533  1622391434           0 "improved_verilog/one_bit_branch_predictor.v"
S      3954 11525921  1623012395   198513306  1622986188           0 "improved_verilog/pipeline_registers.v"
S      2178 11522149  1623012381   662945460  1622905113           0 "improved_verilog/program_counter.v"
S      3124 11525920  1623012394   566533486  1621336664           0 "improved_verilog/register_file.v"
S      2559 11521775  1623012379   463015698  1622404776           0 "improved_verilog/static_branch_predictor.v"
S      3852 11523603  1623012391   514630924  1623011443           0 "improved_verilog/subtractor_dsp.v"
S      3165 11523534  1623012386   138802557  1622984172           0 "improved_verilog/two_bit_branch_predictor.v"
S       825 11525947  1623012602   463895809  1623012598           0 "required_modules.txt"
S      2687 11525945  1623012694   416959924  1623012694   416959924 "toplevel_sim.v"
T    348964 14094717  1623012719   972143993  1623012719   972143993 "verilator_sim/Vtop_sim.cpp"
T     22455 14094731  1623012719   956144503  1623012719   956144503 "verilator_sim/Vtop_sim.h"
T      1815 14094739  1623012719   988143481  1623012719   988143481 "verilator_sim/Vtop_sim.mk"
T       576 14094716  1623012719   860147568  1623012719   860147568 "verilator_sim/Vtop_sim__Syms.cpp"
T       975 14094727  1623012719   928145397  1623012719   928145397 "verilator_sim/Vtop_sim__Syms.h"
T    132666 14094722  1623012719   948144759  1623012719   948144759 "verilator_sim/Vtop_sim__Trace.cpp"
T    187573 14094737  1623012719   944144886  1623012719   944144886 "verilator_sim/Vtop_sim__Trace__Slow.cpp"
T      1226 14094713  1623012719   992143354  1623012719   992143354 "verilator_sim/Vtop_sim__ver.d"
T         0        0  1623012719   996143226  1623012719   996143226 "verilator_sim/Vtop_sim__verFiles.dat"
T      1310 14094732  1623012719   984143609  1623012719   984143609 "verilator_sim/Vtop_sim_classes.mk"
