<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Component Instance : noc_fw_ddr_mpu_fpga2sdram_ddr_scr</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___i_n_s_t.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">Component Instance : noc_fw_ddr_mpu_fpga2sdram_ddr_scr</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___h_p_s.html">Address Space : ALT_HPS</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>Instance noc_fw_ddr_mpu_fpga2sdram_ddr_scr of component <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR</a>. </p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga1bbc962084ee39b82a6fe6b645e0d293"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___i_n_s_t.html#ga1bbc962084ee39b82a6fe6b645e0d293">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___i_n_s_t.html#gabc69a6f22be7d7a4eb7055a0691993e9">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_ADDR</a>) + <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gad216d41c7d8b89beea77c4c09ad9fc80">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_OFST</a>))</td></tr>
<tr class="separator:ga1bbc962084ee39b82a6fe6b645e0d293"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50a92f9d98f3942cc8d587bda8119e84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___i_n_s_t.html#ga50a92f9d98f3942cc8d587bda8119e84">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___i_n_s_t.html#gabc69a6f22be7d7a4eb7055a0691993e9">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_ADDR</a>) + <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga27c3e38b56009a426bd5ddd94bfa3833">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_OFST</a>))</td></tr>
<tr class="separator:ga50a92f9d98f3942cc8d587bda8119e84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12c4d03fe977c2dc6f55e9c46599e94c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___i_n_s_t.html#ga12c4d03fe977c2dc6f55e9c46599e94c">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___i_n_s_t.html#gabc69a6f22be7d7a4eb7055a0691993e9">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_ADDR</a>) + <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ga55add263c6ea77fdda753124e0041004">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_OFST</a>))</td></tr>
<tr class="separator:ga12c4d03fe977c2dc6f55e9c46599e94c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfe3bca5aa5369b262d8e989542781a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___i_n_s_t.html#gacfe3bca5aa5369b262d8e989542781a7">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG0ADDR_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___i_n_s_t.html#gabc69a6f22be7d7a4eb7055a0691993e9">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_ADDR</a>) + <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g0_a_d_d_r.html#ga0e8c66df533f941cc7992cee2cc36247">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG0ADDR_OFST</a>))</td></tr>
<tr class="separator:gacfe3bca5aa5369b262d8e989542781a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga832ef6e6f840e55812dbea03cad6c635"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___i_n_s_t.html#ga832ef6e6f840e55812dbea03cad6c635">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG1ADDR_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___i_n_s_t.html#gabc69a6f22be7d7a4eb7055a0691993e9">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_ADDR</a>) + <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g1_a_d_d_r.html#ga40f40c97d20926f1b3778791979b6527">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG1ADDR_OFST</a>))</td></tr>
<tr class="separator:ga832ef6e6f840e55812dbea03cad6c635"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab636b0d566bb8f55a19a3e08865004aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___i_n_s_t.html#gab636b0d566bb8f55a19a3e08865004aa">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG2ADDR_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___i_n_s_t.html#gabc69a6f22be7d7a4eb7055a0691993e9">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_ADDR</a>) + <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g2_a_d_d_r.html#ga7dc51df665e9a9ae617b975c343e8569">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG2ADDR_OFST</a>))</td></tr>
<tr class="separator:gab636b0d566bb8f55a19a3e08865004aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ae20af898178d15833ecdfcec6f16b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___i_n_s_t.html#ga3ae20af898178d15833ecdfcec6f16b4">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG3ADDR_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___i_n_s_t.html#gabc69a6f22be7d7a4eb7055a0691993e9">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_ADDR</a>) + <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g3_a_d_d_r.html#gaac1f3fab0d40945c71a7965adb0a5c70">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG3ADDR_OFST</a>))</td></tr>
<tr class="separator:ga3ae20af898178d15833ecdfcec6f16b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f705a56f4006baf116277c265ae96a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___i_n_s_t.html#ga0f705a56f4006baf116277c265ae96a2">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG0ADDR_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___i_n_s_t.html#gabc69a6f22be7d7a4eb7055a0691993e9">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_ADDR</a>) + <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g0_a_d_d_r.html#ga4853562ae1bcbaadf16ec071be9950e6">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG0ADDR_OFST</a>))</td></tr>
<tr class="separator:ga0f705a56f4006baf116277c265ae96a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f420f5b1839a8324954a61a28120d28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___i_n_s_t.html#ga3f420f5b1839a8324954a61a28120d28">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG1ADDR_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___i_n_s_t.html#gabc69a6f22be7d7a4eb7055a0691993e9">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_ADDR</a>) + <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g1_a_d_d_r.html#ga22ae0bbafc90f92fb5f4491182c6bf84">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG1ADDR_OFST</a>))</td></tr>
<tr class="separator:ga3f420f5b1839a8324954a61a28120d28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31a7d9af3470321a5df16a7fa7cd39e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___i_n_s_t.html#ga31a7d9af3470321a5df16a7fa7cd39e1">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG2ADDR_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___i_n_s_t.html#gabc69a6f22be7d7a4eb7055a0691993e9">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_ADDR</a>) + <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g2_a_d_d_r.html#ga70cb7b3ad1fea4cccf9df6edd23f59e1">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG2ADDR_OFST</a>))</td></tr>
<tr class="separator:ga31a7d9af3470321a5df16a7fa7cd39e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d8e2ac0dbcff5f91e4da525e3b552b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___i_n_s_t.html#ga6d8e2ac0dbcff5f91e4da525e3b552b9">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG3ADDR_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___i_n_s_t.html#gabc69a6f22be7d7a4eb7055a0691993e9">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_ADDR</a>) + <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g3_a_d_d_r.html#ga721c4d0e7f5f3ec21224561f9b667c39">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG3ADDR_OFST</a>))</td></tr>
<tr class="separator:ga6d8e2ac0dbcff5f91e4da525e3b552b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3fafa472af90ede3d2a1f2715626b09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___i_n_s_t.html#gaa3fafa472af90ede3d2a1f2715626b09">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG0ADDR_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___i_n_s_t.html#gabc69a6f22be7d7a4eb7055a0691993e9">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_ADDR</a>) + <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g0_a_d_d_r.html#ga16db219689de3a723c101a064ab9689d">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG0ADDR_OFST</a>))</td></tr>
<tr class="separator:gaa3fafa472af90ede3d2a1f2715626b09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49dafda693910e725a282e52aeed67b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___i_n_s_t.html#ga49dafda693910e725a282e52aeed67b4">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG1ADDR_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___i_n_s_t.html#gabc69a6f22be7d7a4eb7055a0691993e9">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_ADDR</a>) + <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g1_a_d_d_r.html#ga8fc3d09e53ecceeadf3c6a0f601b8c52">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG1ADDR_OFST</a>))</td></tr>
<tr class="separator:ga49dafda693910e725a282e52aeed67b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacba8bceb5e54eed5df75722ce670de48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___i_n_s_t.html#gacba8bceb5e54eed5df75722ce670de48">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG2ADDR_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___i_n_s_t.html#gabc69a6f22be7d7a4eb7055a0691993e9">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_ADDR</a>) + <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g2_a_d_d_r.html#ga3070f18c661c2848a6f4b07d3725483a">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG2ADDR_OFST</a>))</td></tr>
<tr class="separator:gacba8bceb5e54eed5df75722ce670de48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga983f0353c335cb0eac68d8511c24c07b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___i_n_s_t.html#ga983f0353c335cb0eac68d8511c24c07b">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG3ADDR_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___i_n_s_t.html#gabc69a6f22be7d7a4eb7055a0691993e9">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_ADDR</a>) + <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g3_a_d_d_r.html#ga9b2fa6004bcd1409ee1188f648ca0c54">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG3ADDR_OFST</a>))</td></tr>
<tr class="separator:ga983f0353c335cb0eac68d8511c24c07b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddc2ade33c0599e4eb22c6dad66f405f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___i_n_s_t.html#gaddc2ade33c0599e4eb22c6dad66f405f">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG0ADDR_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___i_n_s_t.html#gabc69a6f22be7d7a4eb7055a0691993e9">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_ADDR</a>) + <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g0_a_d_d_r.html#ga4817413ceff75389fee4c28547d8cead">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG0ADDR_OFST</a>))</td></tr>
<tr class="separator:gaddc2ade33c0599e4eb22c6dad66f405f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6eff0892a7e9aa37eae8c2d0dacb4d5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___i_n_s_t.html#ga6eff0892a7e9aa37eae8c2d0dacb4d5a">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG1ADDR_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___i_n_s_t.html#gabc69a6f22be7d7a4eb7055a0691993e9">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_ADDR</a>) + <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g1_a_d_d_r.html#ga53eeaf08e556addbcc901203875c7125">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG1ADDR_OFST</a>))</td></tr>
<tr class="separator:ga6eff0892a7e9aa37eae8c2d0dacb4d5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac36ed0cc253fb094d38d563b49e51ea9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___i_n_s_t.html#gac36ed0cc253fb094d38d563b49e51ea9">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG2ADDR_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___i_n_s_t.html#gabc69a6f22be7d7a4eb7055a0691993e9">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_ADDR</a>) + <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g2_a_d_d_r.html#ga4507ae04c9a16d4821f6a1561b73b0dd">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG2ADDR_OFST</a>))</td></tr>
<tr class="separator:gac36ed0cc253fb094d38d563b49e51ea9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b7a48a58dae2406f4b500c988a88eb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___i_n_s_t.html#ga1b7a48a58dae2406f4b500c988a88eb9">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG3ADDR_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___i_n_s_t.html#gabc69a6f22be7d7a4eb7055a0691993e9">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_ADDR</a>) + <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g3_a_d_d_r.html#ga392ec2cff2541866a8a189d951791b0c">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG3ADDR_OFST</a>))</td></tr>
<tr class="separator:ga1b7a48a58dae2406f4b500c988a88eb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d5de4422a71c2f08c3d35ae3a75ed79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___i_n_s_t.html#ga2d5de4422a71c2f08c3d35ae3a75ed79">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_OFST</a>&#160;&#160;&#160;0xffd13300</td></tr>
<tr class="separator:ga2d5de4422a71c2f08c3d35ae3a75ed79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc69a6f22be7d7a4eb7055a0691993e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___i_n_s_t.html#gabc69a6f22be7d7a4eb7055a0691993e9">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, ALT_HPS_ADDR) + <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___i_n_s_t.html#ga2d5de4422a71c2f08c3d35ae3a75ed79">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_OFST</a>))</td></tr>
<tr class="separator:gabc69a6f22be7d7a4eb7055a0691993e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f2edff5d96be2f4921f0929660acb3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___i_n_s_t.html#ga2f2edff5d96be2f4921f0929660acb3e">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_LB_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___i_n_s_t.html#gabc69a6f22be7d7a4eb7055a0691993e9">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_ADDR</a></td></tr>
<tr class="separator:ga2f2edff5d96be2f4921f0929660acb3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga325b8914cda28678021e3bf3b8b34251"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___i_n_s_t.html#ga325b8914cda28678021e3bf3b8b34251">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_UB_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, ((<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___i_n_s_t.html#gabc69a6f22be7d7a4eb7055a0691993e9">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_ADDR</a>) + 0x100) - 1))</td></tr>
<tr class="separator:ga325b8914cda28678021e3bf3b8b34251"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga1bbc962084ee39b82a6fe6b645e0d293"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___i_n_s_t.html#gabc69a6f22be7d7a4eb7055a0691993e9">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_ADDR</a>) + <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html#gad216d41c7d8b89beea77c4c09ad9fc80">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n.html">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN</a> register for the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga50a92f9d98f3942cc8d587bda8119e84"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___i_n_s_t.html#gabc69a6f22be7d7a4eb7055a0691993e9">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_ADDR</a>) + <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html#ga27c3e38b56009a426bd5ddd94bfa3833">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___s_e_t.html">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_SET</a> register for the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga12c4d03fe977c2dc6f55e9c46599e94c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___i_n_s_t.html#gabc69a6f22be7d7a4eb7055a0691993e9">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_ADDR</a>) + <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html#ga55add263c6ea77fdda753124e0041004">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___e_n___c_l_r.html">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_EN_CLR</a> register for the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR</a> instance. </p>

</div>
</div>
<a class="anchor" id="gacfe3bca5aa5369b262d8e989542781a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG0ADDR_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___i_n_s_t.html#gabc69a6f22be7d7a4eb7055a0691993e9">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_ADDR</a>) + <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g0_a_d_d_r.html#ga0e8c66df533f941cc7992cee2cc36247">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG0ADDR_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g0_a_d_d_r.html">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG0ADDR</a> register for the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga832ef6e6f840e55812dbea03cad6c635"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG1ADDR_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___i_n_s_t.html#gabc69a6f22be7d7a4eb7055a0691993e9">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_ADDR</a>) + <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g1_a_d_d_r.html#ga40f40c97d20926f1b3778791979b6527">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG1ADDR_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g1_a_d_d_r.html">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG1ADDR</a> register for the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR</a> instance. </p>

</div>
</div>
<a class="anchor" id="gab636b0d566bb8f55a19a3e08865004aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG2ADDR_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___i_n_s_t.html#gabc69a6f22be7d7a4eb7055a0691993e9">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_ADDR</a>) + <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g2_a_d_d_r.html#ga7dc51df665e9a9ae617b975c343e8569">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG2ADDR_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g2_a_d_d_r.html">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG2ADDR</a> register for the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga3ae20af898178d15833ecdfcec6f16b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG3ADDR_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___i_n_s_t.html#gabc69a6f22be7d7a4eb7055a0691993e9">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_ADDR</a>) + <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g3_a_d_d_r.html#gaac1f3fab0d40945c71a7965adb0a5c70">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG3ADDR_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___m_p_u_r_e_g3_a_d_d_r.html">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_MPUREG3ADDR</a> register for the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga0f705a56f4006baf116277c265ae96a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG0ADDR_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___i_n_s_t.html#gabc69a6f22be7d7a4eb7055a0691993e9">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_ADDR</a>) + <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g0_a_d_d_r.html#ga4853562ae1bcbaadf16ec071be9950e6">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG0ADDR_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g0_a_d_d_r.html">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG0ADDR</a> register for the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga3f420f5b1839a8324954a61a28120d28"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG1ADDR_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___i_n_s_t.html#gabc69a6f22be7d7a4eb7055a0691993e9">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_ADDR</a>) + <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g1_a_d_d_r.html#ga22ae0bbafc90f92fb5f4491182c6bf84">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG1ADDR_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g1_a_d_d_r.html">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG1ADDR</a> register for the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga31a7d9af3470321a5df16a7fa7cd39e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG2ADDR_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___i_n_s_t.html#gabc69a6f22be7d7a4eb7055a0691993e9">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_ADDR</a>) + <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g2_a_d_d_r.html#ga70cb7b3ad1fea4cccf9df6edd23f59e1">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG2ADDR_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g2_a_d_d_r.html">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG2ADDR</a> register for the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga6d8e2ac0dbcff5f91e4da525e3b552b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG3ADDR_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___i_n_s_t.html#gabc69a6f22be7d7a4eb7055a0691993e9">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_ADDR</a>) + <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g3_a_d_d_r.html#ga721c4d0e7f5f3ec21224561f9b667c39">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG3ADDR_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r0_r_e_g3_a_d_d_r.html">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR0REG3ADDR</a> register for the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR</a> instance. </p>

</div>
</div>
<a class="anchor" id="gaa3fafa472af90ede3d2a1f2715626b09"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG0ADDR_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___i_n_s_t.html#gabc69a6f22be7d7a4eb7055a0691993e9">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_ADDR</a>) + <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g0_a_d_d_r.html#ga16db219689de3a723c101a064ab9689d">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG0ADDR_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g0_a_d_d_r.html">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG0ADDR</a> register for the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga49dafda693910e725a282e52aeed67b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG1ADDR_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___i_n_s_t.html#gabc69a6f22be7d7a4eb7055a0691993e9">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_ADDR</a>) + <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g1_a_d_d_r.html#ga8fc3d09e53ecceeadf3c6a0f601b8c52">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG1ADDR_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g1_a_d_d_r.html">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG1ADDR</a> register for the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR</a> instance. </p>

</div>
</div>
<a class="anchor" id="gacba8bceb5e54eed5df75722ce670de48"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG2ADDR_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___i_n_s_t.html#gabc69a6f22be7d7a4eb7055a0691993e9">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_ADDR</a>) + <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g2_a_d_d_r.html#ga3070f18c661c2848a6f4b07d3725483a">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG2ADDR_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g2_a_d_d_r.html">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG2ADDR</a> register for the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga983f0353c335cb0eac68d8511c24c07b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG3ADDR_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___i_n_s_t.html#gabc69a6f22be7d7a4eb7055a0691993e9">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_ADDR</a>) + <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g3_a_d_d_r.html#ga9b2fa6004bcd1409ee1188f648ca0c54">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG3ADDR_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r1_r_e_g3_a_d_d_r.html">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR1REG3ADDR</a> register for the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR</a> instance. </p>

</div>
</div>
<a class="anchor" id="gaddc2ade33c0599e4eb22c6dad66f405f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG0ADDR_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___i_n_s_t.html#gabc69a6f22be7d7a4eb7055a0691993e9">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_ADDR</a>) + <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g0_a_d_d_r.html#ga4817413ceff75389fee4c28547d8cead">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG0ADDR_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g0_a_d_d_r.html">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG0ADDR</a> register for the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga6eff0892a7e9aa37eae8c2d0dacb4d5a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG1ADDR_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___i_n_s_t.html#gabc69a6f22be7d7a4eb7055a0691993e9">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_ADDR</a>) + <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g1_a_d_d_r.html#ga53eeaf08e556addbcc901203875c7125">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG1ADDR_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g1_a_d_d_r.html">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG1ADDR</a> register for the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR</a> instance. </p>

</div>
</div>
<a class="anchor" id="gac36ed0cc253fb094d38d563b49e51ea9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG2ADDR_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___i_n_s_t.html#gabc69a6f22be7d7a4eb7055a0691993e9">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_ADDR</a>) + <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g2_a_d_d_r.html#ga4507ae04c9a16d4821f6a1561b73b0dd">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG2ADDR_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g2_a_d_d_r.html">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG2ADDR</a> register for the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga1b7a48a58dae2406f4b500c988a88eb9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG3ADDR_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___i_n_s_t.html#gabc69a6f22be7d7a4eb7055a0691993e9">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_ADDR</a>) + <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g3_a_d_d_r.html#ga392ec2cff2541866a8a189d951791b0c">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG3ADDR_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___f2_s_d_r2_r_e_g3_a_d_d_r.html">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_F2SDR2REG3ADDR</a> register for the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga2d5de4422a71c2f08c3d35ae3a75ed79"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_OFST&#160;&#160;&#160;0xffd13300</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The base address byte offset for the start of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR</a> component. </p>

</div>
</div>
<a class="anchor" id="gabc69a6f22be7d7a4eb7055a0691993e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, ALT_HPS_ADDR) + <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___i_n_s_t.html#ga2d5de4422a71c2f08c3d35ae3a75ed79">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The start address of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR</a> component. </p>

</div>
</div>
<a class="anchor" id="ga2f2edff5d96be2f4921f0929660acb3e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_LB_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___i_n_s_t.html#gabc69a6f22be7d7a4eb7055a0691993e9">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_ADDR</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The lower bound address range of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR</a> component. </p>

</div>
</div>
<a class="anchor" id="ga325b8914cda28678021e3bf3b8b34251"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_UB_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, ((<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r___i_n_s_t.html#gabc69a6f22be7d7a4eb7055a0691993e9">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR_ADDR</a>) + 0x100) - 1))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The upper bound address range of the <a class="el" href="group___a_l_t___n_o_c___f_w___d_d_r___m_p_u___f2_s_d_r___d_d_r___s_c_r.html">ALT_NOC_FW_DDR_MPU_F2SDR_DDR_SCR</a> component. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:55 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
