
*** Running vivado
    with args -log Main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Main.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source Main.tcl -notrace
Command: synth_design -top Main -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3268
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2614.016 ; gain = 0.000 ; free physical = 22506 ; free virtual = 40069
---------------------------------------------------------------------------------
WARNING: [Synth 8-9112] actual for formal port 'lookup' is neither a static name nor a globally static expression [/home/btech/cs1210549/Assignment 3/Assignment 3.srcs/sources_1/imports/Downloads/Main.vhd:141]
INFO: [Synth 8-638] synthesizing module 'Main' [/home/btech/cs1210549/Assignment 3/Assignment 3.srcs/sources_1/imports/Downloads/Main.vhd:46]
INFO: [Synth 8-3491] module 'FSM' declared at '/home/btech/cs1210549/Assignment 3/Assignment 3.srcs/sources_1/imports/Downloads/FSM.vhd:34' bound to instance 'mainfsm' of component 'FSM' [/home/btech/cs1210549/Assignment 3/Assignment 3.srcs/sources_1/imports/Downloads/Main.vhd:141]
INFO: [Synth 8-638] synthesizing module 'FSM' [/home/btech/cs1210549/Assignment 3/Assignment 3.srcs/sources_1/imports/Downloads/FSM.vhd:49]
INFO: [Synth 8-3491] module 'Display' declared at '/home/btech/cs1210549/Assignment 3/Assignment 3.srcs/sources_1/imports/Downloads/Display.vhd:34' bound to instance 'dp' of component 'Display' [/home/btech/cs1210549/Assignment 3/Assignment 3.srcs/sources_1/imports/Downloads/FSM.vhd:67]
INFO: [Synth 8-638] synthesizing module 'Display' [/home/btech/cs1210549/Assignment 3/Assignment 3.srcs/sources_1/imports/Downloads/Display.vhd:46]
INFO: [Synth 8-3491] module 'Clock' declared at '/home/btech/cs1210549/Assignment 3/Assignment 3.srcs/sources_1/imports/Downloads/Clock.vhd:34' bound to instance 'ck' of component 'Clock' [/home/btech/cs1210549/Assignment 3/Assignment 3.srcs/sources_1/imports/Downloads/Display.vhd:73]
INFO: [Synth 8-638] synthesizing module 'Clock' [/home/btech/cs1210549/Assignment 3/Assignment 3.srcs/sources_1/imports/Downloads/Clock.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Clock' (0#1) [/home/btech/cs1210549/Assignment 3/Assignment 3.srcs/sources_1/imports/Downloads/Clock.vhd:40]
INFO: [Synth 8-3491] module 'MUX' declared at '/home/btech/cs1210549/Assignment 3/Assignment 3.srcs/sources_1/imports/Downloads/MUX.vhd:34' bound to instance 'mx' of component 'MUX' [/home/btech/cs1210549/Assignment 3/Assignment 3.srcs/sources_1/imports/Downloads/Display.vhd:74]
INFO: [Synth 8-638] synthesizing module 'MUX' [/home/btech/cs1210549/Assignment 3/Assignment 3.srcs/sources_1/imports/Downloads/MUX.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'MUX' (0#1) [/home/btech/cs1210549/Assignment 3/Assignment 3.srcs/sources_1/imports/Downloads/MUX.vhd:45]
INFO: [Synth 8-3491] module 'Decoder' declared at '/home/btech/cs1210549/Assignment 3/Assignment 3.srcs/sources_1/imports/Downloads/Decoder.vhd:34' bound to instance 'dc' of component 'Decoder' [/home/btech/cs1210549/Assignment 3/Assignment 3.srcs/sources_1/imports/Downloads/Display.vhd:76]
INFO: [Synth 8-638] synthesizing module 'Decoder' [/home/btech/cs1210549/Assignment 3/Assignment 3.srcs/sources_1/imports/Downloads/Decoder.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Decoder' (0#1) [/home/btech/cs1210549/Assignment 3/Assignment 3.srcs/sources_1/imports/Downloads/Decoder.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Display' (0#1) [/home/btech/cs1210549/Assignment 3/Assignment 3.srcs/sources_1/imports/Downloads/Display.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'FSM' (0#1) [/home/btech/cs1210549/Assignment 3/Assignment 3.srcs/sources_1/imports/Downloads/FSM.vhd:49]
INFO: [Synth 8-3491] module 'MAC' declared at '/home/btech/cs1210549/Assignment 3/Assignment 3.srcs/sources_1/new/MAC.vhd:33' bound to instance 'mainMAC' of component 'MAC' [/home/btech/cs1210549/Assignment 3/Assignment 3.srcs/sources_1/imports/Downloads/Main.vhd:142]
INFO: [Synth 8-638] synthesizing module 'MAC' [/home/btech/cs1210549/Assignment 3/Assignment 3.srcs/sources_1/new/MAC.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'MAC' (0#1) [/home/btech/cs1210549/Assignment 3/Assignment 3.srcs/sources_1/new/MAC.vhd:43]
INFO: [Synth 8-3491] module 'Register8_1' declared at '/home/btech/cs1210549/Assignment 3/Assignment 3.srcs/sources_1/new/Register8_1.vhd:34' bound to instance 'Reg1' of component 'Register8_1' [/home/btech/cs1210549/Assignment 3/Assignment 3.srcs/sources_1/imports/Downloads/Main.vhd:143]
INFO: [Synth 8-638] synthesizing module 'Register8_1' [/home/btech/cs1210549/Assignment 3/Assignment 3.srcs/sources_1/new/Register8_1.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Register8_1' (0#1) [/home/btech/cs1210549/Assignment 3/Assignment 3.srcs/sources_1/new/Register8_1.vhd:42]
INFO: [Synth 8-3491] module 'Register8' declared at '/home/btech/cs1210549/Assignment 3/Assignment 3.srcs/sources_1/new/Register8.vhd:34' bound to instance 'Reg2' of component 'Register8' [/home/btech/cs1210549/Assignment 3/Assignment 3.srcs/sources_1/imports/Downloads/Main.vhd:144]
INFO: [Synth 8-638] synthesizing module 'Register8' [/home/btech/cs1210549/Assignment 3/Assignment 3.srcs/sources_1/new/Register8.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Register8' (0#1) [/home/btech/cs1210549/Assignment 3/Assignment 3.srcs/sources_1/new/Register8.vhd:42]
INFO: [Synth 8-3491] module 'dist_mem_gen_0' declared at '/home/btech/cs1210549/Assignment 3/Assignment 3.runs/synth_1/.Xil/Vivado-3244-dhd/realtime/dist_mem_gen_0_stub.vhdl:5' bound to instance 'ROM1' of component 'dist_mem_gen_0' [/home/btech/cs1210549/Assignment 3/Assignment 3.srcs/sources_1/imports/Downloads/Main.vhd:145]
INFO: [Synth 8-638] synthesizing module 'dist_mem_gen_0' [/home/btech/cs1210549/Assignment 3/Assignment 3.runs/synth_1/.Xil/Vivado-3244-dhd/realtime/dist_mem_gen_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'dist_mem_gen_2' declared at '/home/btech/cs1210549/Assignment 3/Assignment 3.runs/synth_1/.Xil/Vivado-3244-dhd/realtime/dist_mem_gen_2_stub.vhdl:5' bound to instance 'ROM2' of component 'dist_mem_gen_2' [/home/btech/cs1210549/Assignment 3/Assignment 3.srcs/sources_1/imports/Downloads/Main.vhd:146]
INFO: [Synth 8-638] synthesizing module 'dist_mem_gen_2' [/home/btech/cs1210549/Assignment 3/Assignment 3.runs/synth_1/.Xil/Vivado-3244-dhd/realtime/dist_mem_gen_2_stub.vhdl:14]
INFO: [Synth 8-3491] module 'dist_mem_gen_1' declared at '/home/btech/cs1210549/Assignment 3/Assignment 3.runs/synth_1/.Xil/Vivado-3244-dhd/realtime/dist_mem_gen_1_stub.vhdl:5' bound to instance 'RAM' of component 'dist_mem_gen_1' [/home/btech/cs1210549/Assignment 3/Assignment 3.srcs/sources_1/imports/Downloads/Main.vhd:147]
INFO: [Synth 8-638] synthesizing module 'dist_mem_gen_1' [/home/btech/cs1210549/Assignment 3/Assignment 3.runs/synth_1/.Xil/Vivado-3244-dhd/realtime/dist_mem_gen_1_stub.vhdl:16]
INFO: [Synth 8-256] done synthesizing module 'Main' (0#1) [/home/btech/cs1210549/Assignment 3/Assignment 3.srcs/sources_1/imports/Downloads/Main.vhd:46]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2614.016 ; gain = 0.000 ; free physical = 23557 ; free virtual = 41125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2614.016 ; gain = 0.000 ; free physical = 23528 ; free virtual = 41096
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2614.016 ; gain = 0.000 ; free physical = 23528 ; free virtual = 41096
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2614.016 ; gain = 0.000 ; free physical = 23523 ; free virtual = 41092
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/btech/cs1210549/Assignment 3/Assignment 3.gen/sources_1/ip/dist_mem_gen_2/dist_mem_gen_2/dist_mem_gen_0_in_context.xdc] for cell 'ROM2'
Finished Parsing XDC File [/home/btech/cs1210549/Assignment 3/Assignment 3.gen/sources_1/ip/dist_mem_gen_2/dist_mem_gen_2/dist_mem_gen_0_in_context.xdc] for cell 'ROM2'
Parsing XDC File [/home/btech/cs1210549/Assignment 3/Assignment 3.gen/sources_1/ip/dist_mem_gen_1/dist_mem_gen_1/dist_mem_gen_1_in_context.xdc] for cell 'RAM'
Finished Parsing XDC File [/home/btech/cs1210549/Assignment 3/Assignment 3.gen/sources_1/ip/dist_mem_gen_1/dist_mem_gen_1/dist_mem_gen_1_in_context.xdc] for cell 'RAM'
Parsing XDC File [/home/btech/cs1210549/Assignment 3/Assignment 3.gen/sources_1/ip/dist_mem_gen_0_1/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'ROM1'
Finished Parsing XDC File [/home/btech/cs1210549/Assignment 3/Assignment 3.gen/sources_1/ip/dist_mem_gen_0_1/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'ROM1'
Parsing XDC File [/home/btech/cs1210549/Assignment 3/Assignment 3.srcs/constrs_1/imports/new/basys3_2.xdc]
Finished Parsing XDC File [/home/btech/cs1210549/Assignment 3/Assignment 3.srcs/constrs_1/imports/new/basys3_2.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/btech/cs1210549/Assignment 3/Assignment 3.srcs/constrs_1/imports/new/basys3_2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/btech/cs1210549/Assignment 3/Assignment 3.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/btech/cs1210549/Assignment 3/Assignment 3.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2678.047 ; gain = 0.000 ; free physical = 23489 ; free virtual = 41071
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2678.047 ; gain = 0.000 ; free physical = 23489 ; free virtual = 41071
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2678.047 ; gain = 64.031 ; free physical = 23554 ; free virtual = 41137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2678.047 ; gain = 64.031 ; free physical = 23554 ; free virtual = 41137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for ROM2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for RAM. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ROM1. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2678.047 ; gain = 64.031 ; free physical = 23554 ; free virtual = 41137
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'FSM'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2678.047 ; gain = 64.031 ; free physical = 23541 ; free virtual = 41126
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 4     
	   2 Input   14 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 1     
	   7 Input   14 Bit        Muxes := 3     
	   7 Input    7 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   7 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 9     
	   7 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2678.047 ; gain = 64.031 ; free physical = 23517 ; free virtual = 41111
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2678.047 ; gain = 64.031 ; free physical = 23396 ; free virtual = 40997
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2678.047 ; gain = 64.031 ; free physical = 23386 ; free virtual = 40988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2678.047 ; gain = 64.031 ; free physical = 23385 ; free virtual = 40987
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2678.047 ; gain = 64.031 ; free physical = 23397 ; free virtual = 40998
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2678.047 ; gain = 64.031 ; free physical = 23397 ; free virtual = 40998
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2678.047 ; gain = 64.031 ; free physical = 23397 ; free virtual = 40998
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2678.047 ; gain = 64.031 ; free physical = 23397 ; free virtual = 40998
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2678.047 ; gain = 64.031 ; free physical = 23397 ; free virtual = 40998
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2678.047 ; gain = 64.031 ; free physical = 23397 ; free virtual = 40998
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |dist_mem_gen_0 |         1|
|2     |dist_mem_gen_2 |         1|
|3     |dist_mem_gen_1 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |dist_mem_gen_0_bbox |     1|
|2     |dist_mem_gen_1_bbox |     1|
|3     |dist_mem_gen_2_bbox |     1|
|4     |BUFG                |     1|
|5     |CARRY4              |    82|
|6     |LUT1                |    30|
|7     |LUT2                |   141|
|8     |LUT3                |    16|
|9     |LUT4                |    77|
|10    |LUT5                |    12|
|11    |LUT6                |    88|
|12    |FDRE                |   228|
|13    |FDSE                |     1|
|14    |IBUF                |    17|
|15    |OBUF                |    27|
+------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2678.047 ; gain = 64.031 ; free physical = 23397 ; free virtual = 40998
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2678.047 ; gain = 0.000 ; free physical = 23448 ; free virtual = 41050
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2678.047 ; gain = 64.031 ; free physical = 23448 ; free virtual = 41050
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2678.047 ; gain = 0.000 ; free physical = 23534 ; free virtual = 41136
INFO: [Netlist 29-17] Analyzing 82 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2678.047 ; gain = 0.000 ; free physical = 23482 ; free virtual = 41084
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 92a67926
INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 2678.047 ; gain = 64.031 ; free physical = 23695 ; free virtual = 41297
INFO: [Common 17-1381] The checkpoint '/home/btech/cs1210549/Assignment 3/Assignment 3.runs/synth_1/Main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Main_utilization_synth.rpt -pb Main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Nov 13 22:17:05 2022...
