

================================================================
== Vitis HLS Report for 'load_dense_accoding_A'
================================================================
* Date:           Thu Sep 11 18:20:09 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        spmm_prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_51_2  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 8 
6 --> 7 
7 --> 8 
8 --> 9 19 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 5 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.41>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i_3 = alloca i32 1"   --->   Operation 20 'alloca' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%map_buf_0_loc_2 = alloca i32 1"   --->   Operation 21 'alloca' 'map_buf_0_loc_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%map_buf_0_read = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %map_buf_0" [src/spmm_device_fpga.cpp:57]   --->   Operation 22 'read' 'map_buf_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.41ns)   --->   "%store_ln51 = store i32 0, i32 %i_3" [src/spmm_device_fpga.cpp:51]   --->   Operation 23 'store' 'store_ln51' <Predicate = true> <Delay = 0.41>

State 2 <SV = 1> <Delay = 0.38>
ST_2 : Operation 24 [2/2] (0.38ns)   --->   "%call_ln57 = call void @load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1, i32 %map_buf_0_read, i32 %map_buf_0, i4 %map_buf_15, i2 %map_buf_14, i3 %map_buf_13, i3 %map_buf_12, i4 %map_buf_11, i4 %map_buf_10, i4 %map_buf_9, i4 %map_buf_8, i1 %map_buf_7, i2 %map_buf_6, i3 %map_buf_5, i3 %map_buf_4, i1 %map_buf_3, i2 %map_buf_2, i1 %map_buf_1, i32 %map_buf_0_loc_2" [src/spmm_device_fpga.cpp:57]   --->   Operation 24 'call' 'call_ln57' <Predicate = true> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.02>
ST_3 : Operation 25 [1/2] (1.02ns)   --->   "%call_ln57 = call void @load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1, i32 %map_buf_0_read, i32 %map_buf_0, i4 %map_buf_15, i2 %map_buf_14, i3 %map_buf_13, i3 %map_buf_12, i4 %map_buf_11, i4 %map_buf_10, i4 %map_buf_9, i4 %map_buf_8, i1 %map_buf_7, i2 %map_buf_6, i3 %map_buf_5, i3 %map_buf_4, i1 %map_buf_3, i2 %map_buf_2, i1 %map_buf_1, i32 %map_buf_0_loc_2" [src/spmm_device_fpga.cpp:57]   --->   Operation 25 'call' 'call_ln57' <Predicate = true> <Delay = 1.02> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.11>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%K_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %K"   --->   Operation 26 'read' 'K_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%B_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %B"   --->   Operation 27 'read' 'B_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%p_read_48 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p_read15"   --->   Operation 28 'read' 'p_read_48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%p_read_49 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p_read14"   --->   Operation 29 'read' 'p_read_49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%p_read_50 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p_read13"   --->   Operation 30 'read' 'p_read_50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%p_read_51 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p_read12"   --->   Operation 31 'read' 'p_read_51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%p_read_52 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p_read11"   --->   Operation 32 'read' 'p_read_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%p_read1027 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p_read10"   --->   Operation 33 'read' 'p_read1027' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%p_read926 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p_read9"   --->   Operation 34 'read' 'p_read926' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%p_read825 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p_read8"   --->   Operation 35 'read' 'p_read825' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%p_read724 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p_read7"   --->   Operation 36 'read' 'p_read724' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%p_read623 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p_read6"   --->   Operation 37 'read' 'p_read623' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%p_read522 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p_read5"   --->   Operation 38 'read' 'p_read522' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%p_read421 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p_read4"   --->   Operation 39 'read' 'p_read421' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%p_read320 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p_read3"   --->   Operation 40 'read' 'p_read320' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%p_read219 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p_read2"   --->   Operation 41 'read' 'p_read219' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%p_read118 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p_read1"   --->   Operation 42 'read' 'p_read118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%p_read17 = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %p_read"   --->   Operation 43 'read' 'p_read17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%empty = trunc i32 %K_read"   --->   Operation 44 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_8, void @empty_14, void @empty_6, i32 16, i32 16, i32 16, i32 16, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.85ns)   --->   "%cmp285 = icmp_sgt  i32 %K_read, i32 0"   --->   Operation 46 'icmp' 'cmp285' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i32 %K_read" [src/spmm_device_fpga.cpp:62]   --->   Operation 47 'zext' 'zext_ln62' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%map_buf_1_read = read i1 @_ssdm_op_Read.ap_auto.i1P0A, i1 %map_buf_1"   --->   Operation 48 'read' 'map_buf_1_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%map_buf_1_load_cast = zext i1 %map_buf_1_read"   --->   Operation 49 'zext' 'map_buf_1_load_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%map_buf_2_read = read i2 @_ssdm_op_Read.ap_auto.i2P0A, i2 %map_buf_2"   --->   Operation 50 'read' 'map_buf_2_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%map_buf_2_load_cast = zext i2 %map_buf_2_read"   --->   Operation 51 'zext' 'map_buf_2_load_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%map_buf_3_read = read i1 @_ssdm_op_Read.ap_auto.i1P0A, i1 %map_buf_3"   --->   Operation 52 'read' 'map_buf_3_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.27ns)   --->   "%map_buf_3_load_cast_cast = select i1 %map_buf_3_read, i32 3, i32 0"   --->   Operation 53 'select' 'map_buf_3_load_cast_cast' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%map_buf_4_read = read i3 @_ssdm_op_Read.ap_auto.i3P0A, i3 %map_buf_4"   --->   Operation 54 'read' 'map_buf_4_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%map_buf_4_load_cast = zext i3 %map_buf_4_read"   --->   Operation 55 'zext' 'map_buf_4_load_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%map_buf_5_read = read i3 @_ssdm_op_Read.ap_auto.i3P0A, i3 %map_buf_5"   --->   Operation 56 'read' 'map_buf_5_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%map_buf_5_load_cast = zext i3 %map_buf_5_read"   --->   Operation 57 'zext' 'map_buf_5_load_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%map_buf_6_read = read i2 @_ssdm_op_Read.ap_auto.i2P0A, i2 %map_buf_6"   --->   Operation 58 'read' 'map_buf_6_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%map_buf_6_load_cast = sext i2 %map_buf_6_read"   --->   Operation 59 'sext' 'map_buf_6_load_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%map_buf_6_load_cast_cast = zext i3 %map_buf_6_load_cast"   --->   Operation 60 'zext' 'map_buf_6_load_cast_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%map_buf_7_read = read i1 @_ssdm_op_Read.ap_auto.i1P0A, i1 %map_buf_7"   --->   Operation 61 'read' 'map_buf_7_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.35ns)   --->   "%map_buf_7_load_cast_cast = select i1 %map_buf_7_read, i32 7, i32 0"   --->   Operation 62 'select' 'map_buf_7_load_cast_cast' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%map_buf_8_read = read i4 @_ssdm_op_Read.ap_auto.i4P0A, i4 %map_buf_8"   --->   Operation 63 'read' 'map_buf_8_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%map_buf_8_load_cast = zext i4 %map_buf_8_read"   --->   Operation 64 'zext' 'map_buf_8_load_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%map_buf_9_read = read i4 @_ssdm_op_Read.ap_auto.i4P0A, i4 %map_buf_9"   --->   Operation 65 'read' 'map_buf_9_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%map_buf_9_load_cast = zext i4 %map_buf_9_read"   --->   Operation 66 'zext' 'map_buf_9_load_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%map_buf_10_read = read i4 @_ssdm_op_Read.ap_auto.i4P0A, i4 %map_buf_10"   --->   Operation 67 'read' 'map_buf_10_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%map_buf_10_load_cast = zext i4 %map_buf_10_read"   --->   Operation 68 'zext' 'map_buf_10_load_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%map_buf_11_read = read i4 @_ssdm_op_Read.ap_auto.i4P0A, i4 %map_buf_11"   --->   Operation 69 'read' 'map_buf_11_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%map_buf_11_load_cast = zext i4 %map_buf_11_read"   --->   Operation 70 'zext' 'map_buf_11_load_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%map_buf_12_read = read i3 @_ssdm_op_Read.ap_auto.i3P0A, i3 %map_buf_12"   --->   Operation 71 'read' 'map_buf_12_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%map_buf_12_load_cast_cast = sext i3 %map_buf_12_read"   --->   Operation 72 'sext' 'map_buf_12_load_cast_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%map_buf_12_load_cast_cast_cast = zext i4 %map_buf_12_load_cast_cast"   --->   Operation 73 'zext' 'map_buf_12_load_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%map_buf_13_read = read i3 @_ssdm_op_Read.ap_auto.i3P0A, i3 %map_buf_13"   --->   Operation 74 'read' 'map_buf_13_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%map_buf_13_load_cast_cast = sext i3 %map_buf_13_read"   --->   Operation 75 'sext' 'map_buf_13_load_cast_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%map_buf_13_load_cast_cast_cast = zext i4 %map_buf_13_load_cast_cast"   --->   Operation 76 'zext' 'map_buf_13_load_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%map_buf_14_read = read i2 @_ssdm_op_Read.ap_auto.i2P0A, i2 %map_buf_14"   --->   Operation 77 'read' 'map_buf_14_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%map_buf_14_load_cast_cast = sext i2 %map_buf_14_read"   --->   Operation 78 'sext' 'map_buf_14_load_cast_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%map_buf_14_load_cast_cast_cast = zext i4 %map_buf_14_load_cast_cast"   --->   Operation 79 'zext' 'map_buf_14_load_cast_cast_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%map_buf_15_read = read i4 @_ssdm_op_Read.ap_auto.i4P0A, i4 %map_buf_15"   --->   Operation 80 'read' 'map_buf_15_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i4 %map_buf_15_read" [src/spmm_device_fpga.cpp:51]   --->   Operation 81 'zext' 'zext_ln51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.25ns)   --->   "%empty_37 = select i1 %cmp285, i31 %empty, i31 0"   --->   Operation 82 'select' 'empty_37' <Predicate = true> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln51_1 = zext i31 %empty_37" [src/spmm_device_fpga.cpp:51]   --->   Operation 83 'zext' 'zext_ln51_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln51 = br void %for.cond2" [src/spmm_device_fpga.cpp:51]   --->   Operation 84 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.34>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%i = load i32 %i_3" [src/spmm_device_fpga.cpp:51]   --->   Operation 85 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln51 = trunc i32 %i" [src/spmm_device_fpga.cpp:51]   --->   Operation 86 'trunc' 'trunc_ln51' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %i, i32 4, i32 31" [src/spmm_device_fpga.cpp:51]   --->   Operation 87 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.81ns)   --->   "%icmp_ln51 = icmp_slt  i28 %tmp_3, i28 1" [src/spmm_device_fpga.cpp:51]   --->   Operation 88 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %icmp_ln51, void %for.end45, void %VITIS_LOOP_54_3" [src/spmm_device_fpga.cpp:51]   --->   Operation 89 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%specpipeline_ln52 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6" [src/spmm_device_fpga.cpp:52]   --->   Operation 90 'specpipeline' 'specpipeline_ln52' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%specloopname_ln53 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [src/spmm_device_fpga.cpp:53]   --->   Operation 91 'specloopname' 'specloopname_ln53' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.49ns)   --->   "%x_col_V = mux i31 @_ssdm_op_Mux.ap_auto.16i31.i4, i31 %p_read17, i31 %p_read118, i31 %p_read219, i31 %p_read320, i31 %p_read421, i31 %p_read522, i31 %p_read623, i31 %p_read724, i31 %p_read825, i31 %p_read926, i31 %p_read1027, i31 %p_read_52, i31 %p_read_51, i31 %p_read_50, i31 %p_read_49, i31 %p_read_48, i4 %trunc_ln51" [src/spmm_device_fpga.cpp:53]   --->   Operation 92 'mux' 'x_col_V' <Predicate = (icmp_ln51)> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.85ns)   --->   "%icmp_ln54 = icmp_sgt  i32 %i, i32 0" [src/spmm_device_fpga.cpp:54]   --->   Operation 93 'icmp' 'icmp_ln54' <Predicate = (icmp_ln51)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void %for.end21, void %for.body11.lr.ph" [src/spmm_device_fpga.cpp:54]   --->   Operation 94 'br' 'br_ln54' <Predicate = (icmp_ln51)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.84ns)   --->   "%cmp_i = icmp_eq  i31 %x_col_V, i31 %p_read17" [src/spmm_device_fpga.cpp:53]   --->   Operation 95 'icmp' 'cmp_i' <Predicate = (icmp_ln51 & icmp_ln54)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%ret_ln68 = ret" [src/spmm_device_fpga.cpp:68]   --->   Operation 96 'ret' 'ret_ln68' <Predicate = (!icmp_ln51)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.51>
ST_6 : Operation 97 [2/2] (2.51ns)   --->   "%targetBlock = call i1 @load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3, i4 %trunc_ln51, i1 %cmp_i" [src/spmm_device_fpga.cpp:51]   --->   Operation 97 'call' 'targetBlock' <Predicate = true> <Delay = 2.51> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 2.51>
ST_7 : Operation 98 [1/2] (2.51ns)   --->   "%targetBlock = call i1 @load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3, i4 %trunc_ln51, i1 %cmp_i" [src/spmm_device_fpga.cpp:51]   --->   Operation 98 'call' 'targetBlock' <Predicate = true> <Delay = 2.51> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %targetBlock, void %for.body11.lr.ph.for.end21_crit_edge, void %if.then" [src/spmm_device_fpga.cpp:51]   --->   Operation 99 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%map_buf_0_loc_2_load = load i32 %map_buf_0_loc_2" [src/spmm_device_fpga.cpp:57]   --->   Operation 100 'load' 'map_buf_0_loc_2_load' <Predicate = (targetBlock)> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.49ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 %map_buf_0_loc_2_load, i32 %map_buf_1_load_cast, i32 %map_buf_2_load_cast, i32 %map_buf_3_load_cast_cast, i32 %map_buf_4_load_cast, i32 %map_buf_5_load_cast, i32 %map_buf_6_load_cast_cast, i32 %map_buf_7_load_cast_cast, i32 %map_buf_8_load_cast, i32 %map_buf_9_load_cast, i32 %map_buf_10_load_cast, i32 %map_buf_11_load_cast, i32 %map_buf_12_load_cast_cast_cast, i32 %map_buf_13_load_cast_cast_cast, i32 %map_buf_14_load_cast_cast_cast, i32 %zext_ln51, i4 %trunc_ln51" [src/spmm_device_fpga.cpp:57]   --->   Operation 101 'mux' 'tmp' <Predicate = (targetBlock)> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%write_ln57 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %map_buf_0, i32 %tmp" [src/spmm_device_fpga.cpp:57]   --->   Operation 102 'write' 'write_ln57' <Predicate = (targetBlock)> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%store_ln58 = store i32 %tmp, i32 %map_buf_0_loc_2" [src/spmm_device_fpga.cpp:58]   --->   Operation 103 'store' 'store_ln58' <Predicate = (targetBlock)> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln58 = br void %for.end21" [src/spmm_device_fpga.cpp:58]   --->   Operation 104 'br' 'br_ln58' <Predicate = (targetBlock)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.29>
ST_8 : Operation 105 [1/1] (0.41ns)   --->   "%store_ln0 = store i32 2147483648, i32 %i_3"   --->   Operation 105 'store' 'store_ln0' <Predicate = (icmp_ln54 & !targetBlock)> <Delay = 0.41>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.end21"   --->   Operation 106 'br' 'br_ln0' <Predicate = (icmp_ln54 & !targetBlock)> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%i_3_load = load i32 %i_3" [src/spmm_device_fpga.cpp:61]   --->   Operation 107 'load' 'i_3_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%map_buf_0_loc_2_load_1 = load i32 %map_buf_0_loc_2" [src/spmm_device_fpga.cpp:61]   --->   Operation 108 'load' 'map_buf_0_loc_2_load_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln61 = trunc i32 %i_3_load" [src/spmm_device_fpga.cpp:61]   --->   Operation 109 'trunc' 'trunc_ln61' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.49ns)   --->   "%tmp_5 = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 %map_buf_0_loc_2_load_1, i32 %map_buf_1_load_cast, i32 %map_buf_2_load_cast, i32 %map_buf_3_load_cast_cast, i32 %map_buf_4_load_cast, i32 %map_buf_5_load_cast, i32 %map_buf_6_load_cast_cast, i32 %map_buf_7_load_cast_cast, i32 %map_buf_8_load_cast, i32 %map_buf_9_load_cast, i32 %map_buf_10_load_cast, i32 %map_buf_11_load_cast, i32 %map_buf_12_load_cast_cast_cast, i32 %map_buf_13_load_cast_cast_cast, i32 %map_buf_14_load_cast_cast_cast, i32 %zext_ln51, i4 %trunc_ln61" [src/spmm_device_fpga.cpp:61]   --->   Operation 110 'mux' 'tmp_5' <Predicate = true> <Delay = 0.49> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 111 [1/1] (0.85ns)   --->   "%icmp_ln61 = icmp_eq  i32 %tmp_5, i32 %i_3_load" [src/spmm_device_fpga.cpp:61]   --->   Operation 111 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61, void %for.inc42, void %VITIS_LOOP_62_4" [src/spmm_device_fpga.cpp:61]   --->   Operation 112 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln62_1 = zext i31 %x_col_V" [src/spmm_device_fpga.cpp:62]   --->   Operation 113 'zext' 'zext_ln62_1' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_8 : Operation 114 [2/2] (2.29ns)   --->   "%mul_ln62 = mul i62 %zext_ln62, i62 %zext_ln62_1" [src/spmm_device_fpga.cpp:62]   --->   Operation 114 'mul' 'mul_ln62' <Predicate = (icmp_ln61)> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.29>
ST_9 : Operation 115 [1/2] (2.29ns)   --->   "%mul_ln62 = mul i62 %zext_ln62, i62 %zext_ln62_1" [src/spmm_device_fpga.cpp:62]   --->   Operation 115 'mul' 'mul_ln62' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.14>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %mul_ln62, i2 0" [src/spmm_device_fpga.cpp:62]   --->   Operation 116 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (1.14ns)   --->   "%add_ln62 = add i64 %shl_ln, i64 %B_read" [src/spmm_device_fpga.cpp:62]   --->   Operation 117 'add' 'add_ln62' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln62, i32 2, i32 63" [src/spmm_device_fpga.cpp:62]   --->   Operation 118 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>

State 11 <SV = 10> <Delay = 2.92>
ST_11 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln62 = sext i62 %trunc_ln7" [src/spmm_device_fpga.cpp:62]   --->   Operation 119 'sext' 'sext_ln62' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 120 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i32 %gmem1, i64 %sext_ln62" [src/spmm_device_fpga.cpp:62]   --->   Operation 120 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 121 [7/7] (2.92ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln51_1" [src/spmm_device_fpga.cpp:62]   --->   Operation 121 'readreq' 'empty_38' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 2.92>
ST_12 : Operation 122 [6/7] (2.92ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln51_1" [src/spmm_device_fpga.cpp:62]   --->   Operation 122 'readreq' 'empty_38' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.92>
ST_13 : Operation 123 [5/7] (2.92ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln51_1" [src/spmm_device_fpga.cpp:62]   --->   Operation 123 'readreq' 'empty_38' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 2.92>
ST_14 : Operation 124 [4/7] (2.92ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln51_1" [src/spmm_device_fpga.cpp:62]   --->   Operation 124 'readreq' 'empty_38' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 2.92>
ST_15 : Operation 125 [3/7] (2.92ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln51_1" [src/spmm_device_fpga.cpp:62]   --->   Operation 125 'readreq' 'empty_38' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 2.92>
ST_16 : Operation 126 [2/2] (2.29ns)   --->   "%mul = mul i32 %i_3_load, i32 %K_read" [src/spmm_device_fpga.cpp:61]   --->   Operation 126 'mul' 'mul' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 127 [2/7] (2.92ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln51_1" [src/spmm_device_fpga.cpp:62]   --->   Operation 127 'readreq' 'empty_38' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 2.92>
ST_17 : Operation 128 [1/2] (2.29ns)   --->   "%mul = mul i32 %i_3_load, i32 %K_read" [src/spmm_device_fpga.cpp:61]   --->   Operation 128 'mul' 'mul' <Predicate = true> <Delay = 2.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.29> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln62 = trunc i32 %mul" [src/spmm_device_fpga.cpp:62]   --->   Operation 129 'trunc' 'trunc_ln62' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 130 [1/7] (2.92ns)   --->   "%empty_38 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i32 %zext_ln51_1" [src/spmm_device_fpga.cpp:62]   --->   Operation 130 'readreq' 'empty_38' <Predicate = true> <Delay = 2.92> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln64 = trunc i32 %mul" [src/spmm_device_fpga.cpp:64]   --->   Operation 131 'trunc' 'trunc_ln64' <Predicate = true> <Delay = 0.00>

State 18 <SV = 17> <Delay = 1.24>
ST_18 : Operation 132 [2/2] (1.24ns)   --->   "%call_ln62 = call void @load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4, i32 %gmem1, i62 %trunc_ln7, i32 %K_read, i32 %dense_ptr_7, i32 %dense_ptr_6, i32 %dense_ptr_5, i32 %dense_ptr_4, i32 %dense_ptr_3, i32 %dense_ptr_2, i32 %dense_ptr_1, i32 %dense_ptr_0, i20 %trunc_ln62, i3 %trunc_ln64" [src/spmm_device_fpga.cpp:62]   --->   Operation 132 'call' 'call_ln62' <Predicate = true> <Delay = 1.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 1.29>
ST_19 : Operation 133 [1/2] (0.00ns)   --->   "%call_ln62 = call void @load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4, i32 %gmem1, i62 %trunc_ln7, i32 %K_read, i32 %dense_ptr_7, i32 %dense_ptr_6, i32 %dense_ptr_5, i32 %dense_ptr_4, i32 %dense_ptr_3, i32 %dense_ptr_2, i32 %dense_ptr_1, i32 %dense_ptr_0, i20 %trunc_ln62, i3 %trunc_ln64" [src/spmm_device_fpga.cpp:62]   --->   Operation 133 'call' 'call_ln62' <Predicate = (icmp_ln61)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc42"   --->   Operation 134 'br' 'br_ln0' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_19 : Operation 135 [1/1] (0.88ns)   --->   "%i_6 = add i32 %i_3_load, i32 1" [src/spmm_device_fpga.cpp:51]   --->   Operation 135 'add' 'i_6' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 136 [1/1] (0.41ns)   --->   "%store_ln51 = store i32 %i_6, i32 %i_3" [src/spmm_device_fpga.cpp:51]   --->   Operation 136 'store' 'store_ln51' <Predicate = true> <Delay = 0.41>
ST_19 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln51 = br void %for.cond2" [src/spmm_device_fpga.cpp:51]   --->   Operation 137 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 0.42ns
The critical path consists of the following:
	'alloca' operation ('i') [44]  (0 ns)
	'store' operation ('store_ln51', src/spmm_device_fpga.cpp:51) of constant 0 on local variable 'i' [106]  (0.42 ns)

 <State 2>: 0.387ns
The critical path consists of the following:
	'call' operation ('call_ln57', src/spmm_device_fpga.cpp:57) to 'load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1' [67]  (0.387 ns)

 <State 3>: 1.02ns
The critical path consists of the following:
	'call' operation ('call_ln57', src/spmm_device_fpga.cpp:57) to 'load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1' [67]  (1.02 ns)

 <State 4>: 1.11ns
The critical path consists of the following:
	wire read operation ('K_read') on port 'K' [46]  (0 ns)
	'icmp' operation ('cmp285') [68]  (0.859 ns)
	'select' operation ('empty_37') [104]  (0.251 ns)

 <State 5>: 1.34ns
The critical path consists of the following:
	'load' operation ('i', src/spmm_device_fpga.cpp:51) on local variable 'i' [109]  (0 ns)
	'mux' operation ('x.col.V', src/spmm_device_fpga.cpp:53) [117]  (0.493 ns)
	'icmp' operation ('cmp_i', src/spmm_device_fpga.cpp:53) [121]  (0.848 ns)

 <State 6>: 2.51ns
The critical path consists of the following:
	'call' operation ('targetBlock', src/spmm_device_fpga.cpp:51) to 'load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3' [122]  (2.51 ns)

 <State 7>: 2.51ns
The critical path consists of the following:
	'call' operation ('targetBlock', src/spmm_device_fpga.cpp:51) to 'load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3' [122]  (2.51 ns)

 <State 8>: 2.29ns
The critical path consists of the following:
	'mul' operation ('mul_ln62', src/spmm_device_fpga.cpp:62) [144]  (2.29 ns)

 <State 9>: 2.29ns
The critical path consists of the following:
	'mul' operation ('mul_ln62', src/spmm_device_fpga.cpp:62) [144]  (2.29 ns)

 <State 10>: 1.15ns
The critical path consists of the following:
	'add' operation ('add_ln62', src/spmm_device_fpga.cpp:62) [146]  (1.15 ns)

 <State 11>: 2.92ns
The critical path consists of the following:
	'getelementptr' operation ('gmem1_addr', src/spmm_device_fpga.cpp:62) [149]  (0 ns)
	bus request operation ('empty_38', src/spmm_device_fpga.cpp:62) on port 'gmem1' (src/spmm_device_fpga.cpp:62) [150]  (2.92 ns)

 <State 12>: 2.92ns
The critical path consists of the following:
	bus request operation ('empty_38', src/spmm_device_fpga.cpp:62) on port 'gmem1' (src/spmm_device_fpga.cpp:62) [150]  (2.92 ns)

 <State 13>: 2.92ns
The critical path consists of the following:
	bus request operation ('empty_38', src/spmm_device_fpga.cpp:62) on port 'gmem1' (src/spmm_device_fpga.cpp:62) [150]  (2.92 ns)

 <State 14>: 2.92ns
The critical path consists of the following:
	bus request operation ('empty_38', src/spmm_device_fpga.cpp:62) on port 'gmem1' (src/spmm_device_fpga.cpp:62) [150]  (2.92 ns)

 <State 15>: 2.92ns
The critical path consists of the following:
	bus request operation ('empty_38', src/spmm_device_fpga.cpp:62) on port 'gmem1' (src/spmm_device_fpga.cpp:62) [150]  (2.92 ns)

 <State 16>: 2.92ns
The critical path consists of the following:
	bus request operation ('empty_38', src/spmm_device_fpga.cpp:62) on port 'gmem1' (src/spmm_device_fpga.cpp:62) [150]  (2.92 ns)

 <State 17>: 2.92ns
The critical path consists of the following:
	bus request operation ('empty_38', src/spmm_device_fpga.cpp:62) on port 'gmem1' (src/spmm_device_fpga.cpp:62) [150]  (2.92 ns)

 <State 18>: 1.25ns
The critical path consists of the following:
	'call' operation ('call_ln62', src/spmm_device_fpga.cpp:62) to 'load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4' [152]  (1.25 ns)

 <State 19>: 1.3ns
The critical path consists of the following:
	'add' operation ('i', src/spmm_device_fpga.cpp:51) [155]  (0.88 ns)
	'store' operation ('store_ln51', src/spmm_device_fpga.cpp:51) of variable 'i', src/spmm_device_fpga.cpp:51 on local variable 'i' [156]  (0.42 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
