/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.02
Build    : 0.9.36
Hash     : fec1755
Date     : Feb 11 2024
Type     : Engineering
Log Time   : Mon Feb 12 12:16:19 2024 GMT
#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 0
# Timing Graph Levels: 8

#Path 1
Startpoint: DATA_OUT_B2[10]_1.RDATA_B2[4] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutB[20].outpad[0] (.output at (39,68) clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                               0.894     0.894
| (inter-block routing)                                                                                              0.000     0.894
| (intra 'bram' routing)                                                                                             0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (42,65))                                                                   0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                    0.294     1.188
DATA_OUT_B2[10]_1.RDATA_B2[4] (RS_TDP36K at (42,65)) [clock-to-output]                                               0.000     1.188
| (intra 'bram' routing)                                                                                             0.000     1.188
| (inter-block routing)                                                                                              0.342     1.530
| (intra 'clb' routing)                                                                                              0.085     1.615
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[20].in[0] (.names at (39,67))                        0.000     1.615
| (primitive '.names' combinational delay)                                                                           0.218     1.833
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[20].out[0] (.names at (39,67))                       0.000     1.833
| (intra 'clb' routing)                                                                                              0.000     1.833
| (inter-block routing)                                                                                              0.162     1.995
| (intra 'clb' routing)                                                                                              0.085     2.080
doutB[20].in[2] (.names at (39,67))                                                                                  0.000     2.080
| (primitive '.names' combinational delay)                                                                           0.197     2.277
doutB[20].out[0] (.names at (39,67))                                                                                 0.000     2.277
| (intra 'clb' routing)                                                                                              0.000     2.277
| (inter-block routing)                                                                                              0.284     2.560
| (intra 'io' routing)                                                                                               0.733     3.293
out:doutB[20].outpad[0] (.output at (39,68))                                                                         0.000     3.293
data arrival time                                                                                                              3.293

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
output external delay                                                                                                0.000     0.000
data required time                                                                                                             0.000
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.000
data arrival time                                                                                                             -3.293
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -3.293


#Path 2
Startpoint: DATA_OUT_B2[10]_1.RDATA_B1[4] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutB[4].outpad[0] (.output at (41,68) clocked by clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                      0.000     0.000
| (intra 'io' routing)                                                                                              0.894     0.894
| (inter-block routing)                                                                                             0.000     0.894
| (intra 'bram' routing)                                                                                            0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (42,65))                                                                  0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                   0.345     1.240
DATA_OUT_B2[10]_1.RDATA_B1[4] (RS_TDP36K at (42,65)) [clock-to-output]                                              0.000     1.240
| (intra 'bram' routing)                                                                                            0.000     1.240
| (inter-block routing)                                                                                             0.220     1.459
| (intra 'clb' routing)                                                                                             0.085     1.545
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[4].in[0] (.names at (40,65))                        0.000     1.545
| (primitive '.names' combinational delay)                                                                          0.136     1.680
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[4].out[0] (.names at (40,65))                       0.000     1.680
| (intra 'clb' routing)                                                                                             0.000     1.680
| (inter-block routing)                                                                                             0.162     1.842
| (intra 'clb' routing)                                                                                             0.085     1.927
doutB[4].in[2] (.names at (40,65))                                                                                  0.000     1.927
| (primitive '.names' combinational delay)                                                                          0.218     2.145
doutB[4].out[0] (.names at (40,65))                                                                                 0.000     2.145
| (intra 'clb' routing)                                                                                             0.000     2.145
| (inter-block routing)                                                                                             0.399     2.544
| (intra 'io' routing)                                                                                              0.733     3.277
out:doutB[4].outpad[0] (.output at (41,68))                                                                         0.000     3.277
data arrival time                                                                                                             3.277

clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
output external delay                                                                                               0.000     0.000
data required time                                                                                                            0.000
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.000
data arrival time                                                                                                            -3.277
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -3.277


#Path 3
Startpoint: DATA_OUT_B2[10]_1.RDATA_B1[0] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutB[0].outpad[0] (.output at (44,68) clocked by clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                      0.000     0.000
| (intra 'io' routing)                                                                                              0.894     0.894
| (inter-block routing)                                                                                             0.000     0.894
| (intra 'bram' routing)                                                                                            0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (42,65))                                                                  0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                   0.345     1.240
DATA_OUT_B2[10]_1.RDATA_B1[0] (RS_TDP36K at (42,65)) [clock-to-output]                                              0.000     1.240
| (intra 'bram' routing)                                                                                            0.000     1.240
| (inter-block routing)                                                                                             0.399     1.639
| (intra 'clb' routing)                                                                                             0.085     1.724
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[0].in[0] (.names at (44,67))                        0.000     1.724
| (primitive '.names' combinational delay)                                                                          0.135     1.860
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[0].out[0] (.names at (44,67))                       0.000     1.860
| (intra 'clb' routing)                                                                                             0.000     1.860
| (inter-block routing)                                                                                             0.162     2.022
| (intra 'clb' routing)                                                                                             0.085     2.107
doutB[0].in[1] (.names at (44,67))                                                                                  0.000     2.107
| (primitive '.names' combinational delay)                                                                          0.148     2.254
doutB[0].out[0] (.names at (44,67))                                                                                 0.000     2.254
| (intra 'clb' routing)                                                                                             0.000     2.254
| (inter-block routing)                                                                                             0.284     2.538
| (intra 'io' routing)                                                                                              0.733     3.271
out:doutB[0].outpad[0] (.output at (44,68))                                                                         0.000     3.271
data arrival time                                                                                                             3.271

clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
output external delay                                                                                               0.000     0.000
data required time                                                                                                            0.000
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.000
data arrival time                                                                                                            -3.271
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -3.271


#Path 4
Startpoint: DATA_OUT_B2[10]_1.RDATA_B2[6] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutB[22].outpad[0] (.output at (40,68) clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                               0.894     0.894
| (inter-block routing)                                                                                              0.000     0.894
| (intra 'bram' routing)                                                                                             0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (42,65))                                                                   0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                    0.294     1.188
DATA_OUT_B2[10]_1.RDATA_B2[6] (RS_TDP36K at (42,65)) [clock-to-output]                                               0.000     1.188
| (intra 'bram' routing)                                                                                             0.000     1.188
| (inter-block routing)                                                                                              0.342     1.530
| (intra 'clb' routing)                                                                                              0.085     1.615
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[22].in[0] (.names at (40,66))                        0.000     1.615
| (primitive '.names' combinational delay)                                                                           0.136     1.750
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[22].out[0] (.names at (40,66))                       0.000     1.750
| (intra 'clb' routing)                                                                                              0.000     1.750
| (inter-block routing)                                                                                              0.162     1.912
| (intra 'clb' routing)                                                                                              0.085     1.997
doutB[22].in[2] (.names at (40,66))                                                                                  0.000     1.997
| (primitive '.names' combinational delay)                                                                           0.197     2.194
doutB[22].out[0] (.names at (40,66))                                                                                 0.000     2.194
| (intra 'clb' routing)                                                                                              0.000     2.194
| (inter-block routing)                                                                                              0.342     2.536
| (intra 'io' routing)                                                                                               0.733     3.268
out:doutB[22].outpad[0] (.output at (40,68))                                                                         0.000     3.268
data arrival time                                                                                                              3.268

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
output external delay                                                                                                0.000     0.000
data required time                                                                                                             0.000
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.000
data arrival time                                                                                                             -3.268
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -3.268


#Path 5
Startpoint: DATA_OUT_B2[10]_1.RDATA_B2[13] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutB[29].outpad[0] (.output at (44,68) clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                               0.894     0.894
| (inter-block routing)                                                                                              0.000     0.894
| (intra 'bram' routing)                                                                                             0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (42,65))                                                                   0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                    0.294     1.188
DATA_OUT_B2[10]_1.RDATA_B2[13] (RS_TDP36K at (42,65)) [clock-to-output]                                              0.000     1.188
| (intra 'bram' routing)                                                                                             0.000     1.188
| (inter-block routing)                                                                                              0.399     1.588
| (intra 'clb' routing)                                                                                              0.085     1.673
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[29].in[0] (.names at (44,67))                        0.000     1.673
| (primitive '.names' combinational delay)                                                                           0.135     1.808
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[29].out[0] (.names at (44,67))                       0.000     1.808
| (intra 'clb' routing)                                                                                              0.000     1.808
| (inter-block routing)                                                                                              0.162     1.970
| (intra 'clb' routing)                                                                                              0.085     2.055
doutB[29].in[2] (.names at (44,67))                                                                                  0.000     2.055
| (primitive '.names' combinational delay)                                                                           0.197     2.252
doutB[29].out[0] (.names at (44,67))                                                                                 0.000     2.252
| (intra 'clb' routing)                                                                                              0.000     2.252
| (inter-block routing)                                                                                              0.284     2.536
| (intra 'io' routing)                                                                                               0.733     3.268
out:doutB[29].outpad[0] (.output at (44,68))                                                                        -0.000     3.268
data arrival time                                                                                                              3.268

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
output external delay                                                                                                0.000     0.000
data required time                                                                                                             0.000
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.000
data arrival time                                                                                                             -3.268
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -3.268


#Path 6
Startpoint: DATA_OUT_B2[10]_1.RDATA_B2[10] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutB[26].outpad[0] (.output at (45,68) clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                               0.894     0.894
| (inter-block routing)                                                                                              0.000     0.894
| (intra 'bram' routing)                                                                                             0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (42,65))                                                                   0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                    0.294     1.188
DATA_OUT_B2[10]_1.RDATA_B2[10] (RS_TDP36K at (42,65)) [clock-to-output]                                              0.000     1.188
| (intra 'bram' routing)                                                                                             0.000     1.188
| (inter-block routing)                                                                                              0.342     1.530
| (intra 'clb' routing)                                                                                              0.085     1.615
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[26].in[0] (.names at (45,67))                        0.000     1.615
| (primitive '.names' combinational delay)                                                                           0.148     1.763
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[26].out[0] (.names at (45,67))                       0.000     1.763
| (intra 'clb' routing)                                                                                              0.000     1.763
| (inter-block routing)                                                                                              0.162     1.924
| (intra 'clb' routing)                                                                                              0.085     2.009
doutB[26].in[2] (.names at (45,67))                                                                                  0.000     2.009
| (primitive '.names' combinational delay)                                                                           0.218     2.228
doutB[26].out[0] (.names at (45,67))                                                                                 0.000     2.228
| (intra 'clb' routing)                                                                                              0.000     2.228
| (inter-block routing)                                                                                              0.284     2.511
| (intra 'io' routing)                                                                                               0.733     3.244
out:doutB[26].outpad[0] (.output at (45,68))                                                                        -0.000     3.244
data arrival time                                                                                                              3.244

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
output external delay                                                                                                0.000     0.000
data required time                                                                                                             0.000
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.000
data arrival time                                                                                                             -3.244
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -3.244


#Path 7
Startpoint: DATA_OUT_B2[10]_1.RDATA_B1[7] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutB[7].outpad[0] (.output at (40,68) clocked by clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                      0.000     0.000
| (intra 'io' routing)                                                                                              0.894     0.894
| (inter-block routing)                                                                                             0.000     0.894
| (intra 'bram' routing)                                                                                            0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (42,65))                                                                  0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                   0.345     1.240
DATA_OUT_B2[10]_1.RDATA_B1[7] (RS_TDP36K at (42,65)) [clock-to-output]                                              0.000     1.240
| (intra 'bram' routing)                                                                                            0.000     1.240
| (inter-block routing)                                                                                             0.399     1.639
| (intra 'clb' routing)                                                                                             0.085     1.724
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[7].in[0] (.names at (40,67))                        0.000     1.724
| (primitive '.names' combinational delay)                                                                          0.148     1.872
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[7].out[0] (.names at (40,67))                       0.000     1.872
| (intra 'clb' routing)                                                                                             0.085     1.957
doutB[7].in[2] (.names at (40,67))                                                                                  0.000     1.957
| (primitive '.names' combinational delay)                                                                          0.218     2.175
doutB[7].out[0] (.names at (40,67))                                                                                 0.000     2.175
| (intra 'clb' routing)                                                                                             0.000     2.175
| (inter-block routing)                                                                                             0.284     2.459
| (intra 'io' routing)                                                                                              0.733     3.192
out:doutB[7].outpad[0] (.output at (40,68))                                                                         0.000     3.192
data arrival time                                                                                                             3.192

clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
output external delay                                                                                               0.000     0.000
data required time                                                                                                            0.000
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.000
data arrival time                                                                                                            -3.192
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -3.192


#Path 8
Startpoint: DATA_OUT_B2[10]_1.RDATA_B1[8] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutB[8].outpad[0] (.output at (40,68) clocked by clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                      0.000     0.000
| (intra 'io' routing)                                                                                              0.894     0.894
| (inter-block routing)                                                                                             0.000     0.894
| (intra 'bram' routing)                                                                                            0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (42,65))                                                                  0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                   0.345     1.240
DATA_OUT_B2[10]_1.RDATA_B1[8] (RS_TDP36K at (42,65)) [clock-to-output]                                              0.000     1.240
| (intra 'bram' routing)                                                                                            0.000     1.240
| (inter-block routing)                                                                                             0.399     1.639
| (intra 'clb' routing)                                                                                             0.085     1.724
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[8].in[0] (.names at (40,67))                        0.000     1.724
| (primitive '.names' combinational delay)                                                                          0.148     1.872
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[8].out[0] (.names at (40,67))                       0.000     1.872
| (intra 'clb' routing)                                                                                             0.085     1.957
doutB[8].in[2] (.names at (40,67))                                                                                  0.000     1.957
| (primitive '.names' combinational delay)                                                                          0.218     2.175
doutB[8].out[0] (.names at (40,67))                                                                                 0.000     2.175
| (intra 'clb' routing)                                                                                             0.000     2.175
| (inter-block routing)                                                                                             0.284     2.459
| (intra 'io' routing)                                                                                              0.733     3.192
out:doutB[8].outpad[0] (.output at (40,68))                                                                         0.000     3.192
data arrival time                                                                                                             3.192

clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
output external delay                                                                                               0.000     0.000
data required time                                                                                                            0.000
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.000
data arrival time                                                                                                            -3.192
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -3.192


#Path 9
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[7] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutA[7].outpad[0] (.output at (43,68) clocked by clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                      0.000     0.000
| (intra 'io' routing)                                                                                              0.894     0.894
| (inter-block routing)                                                                                             0.000     0.894
| (intra 'bram' routing)                                                                                            0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (42,65))                                                                  0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                   0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[7] (RS_TDP36K at (42,65)) [clock-to-output]                                              0.000     1.187
| (intra 'bram' routing)                                                                                            0.000     1.187
| (inter-block routing)                                                                                             0.342     1.529
| (intra 'clb' routing)                                                                                             0.085     1.614
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[7].in[0] (.names at (43,66))                        0.000     1.614
| (primitive '.names' combinational delay)                                                                          0.197     1.811
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[7].out[0] (.names at (43,66))                       0.000     1.811
| (intra 'clb' routing)                                                                                             0.085     1.896
doutA[7].in[2] (.names at (43,66))                                                                                  0.000     1.896
| (primitive '.names' combinational delay)                                                                          0.218     2.114
doutA[7].out[0] (.names at (43,66))                                                                                 0.000     2.114
| (intra 'clb' routing)                                                                                             0.000     2.114
| (inter-block routing)                                                                                             0.342     2.455
| (intra 'io' routing)                                                                                              0.733     3.188
out:doutA[7].outpad[0] (.output at (43,68))                                                                         0.000     3.188
data arrival time                                                                                                             3.188

clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
output external delay                                                                                               0.000     0.000
data required time                                                                                                            0.000
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.000
data arrival time                                                                                                            -3.188
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -3.188


#Path 10
Startpoint: DATA_OUT_B2[10]_1.RDATA_B1[6] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutB[6].outpad[0] (.output at (43,68) clocked by clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                      0.000     0.000
| (intra 'io' routing)                                                                                              0.894     0.894
| (inter-block routing)                                                                                             0.000     0.894
| (intra 'bram' routing)                                                                                            0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (42,65))                                                                  0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                   0.345     1.240
DATA_OUT_B2[10]_1.RDATA_B1[6] (RS_TDP36K at (42,65)) [clock-to-output]                                              0.000     1.240
| (intra 'bram' routing)                                                                                            0.000     1.240
| (inter-block routing)                                                                                             0.342     1.581
| (intra 'clb' routing)                                                                                             0.085     1.666
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[6].in[0] (.names at (43,67))                        0.000     1.666
| (primitive '.names' combinational delay)                                                                          0.197     1.863
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[6].out[0] (.names at (43,67))                       0.000     1.863
| (intra 'clb' routing)                                                                                             0.085     1.948
doutB[6].in[2] (.names at (43,67))                                                                                  0.000     1.948
| (primitive '.names' combinational delay)                                                                          0.218     2.167
doutB[6].out[0] (.names at (43,67))                                                                                 0.000     2.167
| (intra 'clb' routing)                                                                                             0.000     2.167
| (inter-block routing)                                                                                             0.284     2.450
| (intra 'io' routing)                                                                                              0.733     3.183
out:doutB[6].outpad[0] (.output at (43,68))                                                                         0.000     3.183
data arrival time                                                                                                             3.183

clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
output external delay                                                                                               0.000     0.000
data required time                                                                                                            0.000
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.000
data arrival time                                                                                                            -3.183
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -3.183


#Path 11
Startpoint: DATA_OUT_B2[10]_1.RDATA_B1[12] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutB[12].outpad[0] (.output at (43,68) clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                               0.894     0.894
| (inter-block routing)                                                                                              0.000     0.894
| (intra 'bram' routing)                                                                                             0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (42,65))                                                                   0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                    0.345     1.240
DATA_OUT_B2[10]_1.RDATA_B1[12] (RS_TDP36K at (42,65)) [clock-to-output]                                              0.000     1.240
| (intra 'bram' routing)                                                                                             0.000     1.240
| (inter-block routing)                                                                                              0.342     1.581
| (intra 'clb' routing)                                                                                              0.085     1.666
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[12].in[0] (.names at (43,67))                        0.000     1.666
| (primitive '.names' combinational delay)                                                                           0.218     1.885
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[12].out[0] (.names at (43,67))                       0.000     1.885
| (intra 'clb' routing)                                                                                              0.085     1.970
doutB[12].in[2] (.names at (43,67))                                                                                  0.000     1.970
| (primitive '.names' combinational delay)                                                                           0.197     2.167
doutB[12].out[0] (.names at (43,67))                                                                                 0.000     2.167
| (intra 'clb' routing)                                                                                              0.000     2.167
| (inter-block routing)                                                                                              0.284     2.450
| (intra 'io' routing)                                                                                               0.733     3.183
out:doutB[12].outpad[0] (.output at (43,68))                                                                         0.000     3.183
data arrival time                                                                                                              3.183

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
output external delay                                                                                                0.000     0.000
data required time                                                                                                             0.000
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.000
data arrival time                                                                                                             -3.183
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -3.183


#Path 12
Startpoint: DATA_OUT_B2[10]_1.RDATA_B1[5] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutB[5].outpad[0] (.output at (41,68) clocked by clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                      0.000     0.000
| (intra 'io' routing)                                                                                              0.894     0.894
| (inter-block routing)                                                                                             0.000     0.894
| (intra 'bram' routing)                                                                                            0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (42,65))                                                                  0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                   0.345     1.240
DATA_OUT_B2[10]_1.RDATA_B1[5] (RS_TDP36K at (42,65)) [clock-to-output]                                              0.000     1.240
| (intra 'bram' routing)                                                                                            0.000     1.240
| (inter-block routing)                                                                                             0.342     1.581
| (intra 'clb' routing)                                                                                             0.085     1.666
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[5].in[0] (.names at (41,67))                        0.000     1.666
| (primitive '.names' combinational delay)                                                                          0.218     1.885
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[5].out[0] (.names at (41,67))                       0.000     1.885
| (intra 'clb' routing)                                                                                             0.085     1.970
doutB[5].in[2] (.names at (41,67))                                                                                  0.000     1.970
| (primitive '.names' combinational delay)                                                                          0.197     2.167
doutB[5].out[0] (.names at (41,67))                                                                                 0.000     2.167
| (intra 'clb' routing)                                                                                             0.000     2.167
| (inter-block routing)                                                                                             0.284     2.450
| (intra 'io' routing)                                                                                              0.733     3.183
out:doutB[5].outpad[0] (.output at (41,68))                                                                         0.000     3.183
data arrival time                                                                                                             3.183

clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
output external delay                                                                                               0.000     0.000
data required time                                                                                                            0.000
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.000
data arrival time                                                                                                            -3.183
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -3.183


#Path 13
Startpoint: DATA_OUT_B2[10]_1.RDATA_B1[2] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutB[2].outpad[0] (.output at (40,68) clocked by clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                      0.000     0.000
| (intra 'io' routing)                                                                                              0.894     0.894
| (inter-block routing)                                                                                             0.000     0.894
| (intra 'bram' routing)                                                                                            0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (42,65))                                                                  0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                   0.345     1.240
DATA_OUT_B2[10]_1.RDATA_B1[2] (RS_TDP36K at (42,65)) [clock-to-output]                                              0.000     1.240
| (intra 'bram' routing)                                                                                            0.000     1.240
| (inter-block routing)                                                                                             0.342     1.581
| (intra 'clb' routing)                                                                                             0.085     1.666
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[2].in[0] (.names at (40,66))                        0.000     1.666
| (primitive '.names' combinational delay)                                                                          0.136     1.802
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[2].out[0] (.names at (40,66))                       0.000     1.802
| (intra 'clb' routing)                                                                                             0.085     1.887
doutB[2].in[2] (.names at (40,66))                                                                                  0.000     1.887
| (primitive '.names' combinational delay)                                                                          0.197     2.084
doutB[2].out[0] (.names at (40,66))                                                                                 0.000     2.084
| (intra 'clb' routing)                                                                                             0.000     2.084
| (inter-block routing)                                                                                             0.342     2.425
| (intra 'io' routing)                                                                                              0.733     3.158
out:doutB[2].outpad[0] (.output at (40,68))                                                                         0.000     3.158
data arrival time                                                                                                             3.158

clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
output external delay                                                                                               0.000     0.000
data required time                                                                                                            0.000
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.000
data arrival time                                                                                                            -3.158
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -3.158


#Path 14
Startpoint: DATA_OUT_B2[10]_1.RDATA_B2[7] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutB[23].outpad[0] (.output at (40,68) clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                               0.894     0.894
| (inter-block routing)                                                                                              0.000     0.894
| (intra 'bram' routing)                                                                                             0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (42,65))                                                                   0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                    0.294     1.188
DATA_OUT_B2[10]_1.RDATA_B2[7] (RS_TDP36K at (42,65)) [clock-to-output]                                               0.000     1.188
| (intra 'bram' routing)                                                                                             0.000     1.188
| (inter-block routing)                                                                                              0.342     1.530
| (intra 'clb' routing)                                                                                              0.085     1.615
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[23].in[0] (.names at (40,66))                        0.000     1.615
| (primitive '.names' combinational delay)                                                                           0.218     1.833
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[23].out[0] (.names at (40,66))                       0.000     1.833
| (intra 'clb' routing)                                                                                              0.085     1.918
doutB[23].in[2] (.names at (40,66))                                                                                  0.000     1.918
| (primitive '.names' combinational delay)                                                                           0.148     2.066
doutB[23].out[0] (.names at (40,66))                                                                                 0.000     2.066
| (intra 'clb' routing)                                                                                              0.000     2.066
| (inter-block routing)                                                                                              0.342     2.407
| (intra 'io' routing)                                                                                               0.733     3.140
out:doutB[23].outpad[0] (.output at (40,68))                                                                         0.000     3.140
data arrival time                                                                                                              3.140

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
output external delay                                                                                                0.000     0.000
data required time                                                                                                             0.000
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.000
data arrival time                                                                                                             -3.140
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -3.140


#Path 15
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[9] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutA[9].outpad[0] (.output at (43,68) clocked by clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                      0.000     0.000
| (intra 'io' routing)                                                                                              0.894     0.894
| (inter-block routing)                                                                                             0.000     0.894
| (intra 'bram' routing)                                                                                            0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (42,65))                                                                  0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                   0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[9] (RS_TDP36K at (42,65)) [clock-to-output]                                              0.000     1.187
| (intra 'bram' routing)                                                                                            0.000     1.187
| (inter-block routing)                                                                                             0.342     1.529
| (intra 'clb' routing)                                                                                             0.085     1.614
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[9].in[0] (.names at (43,66))                        0.000     1.614
| (primitive '.names' combinational delay)                                                                          0.218     1.832
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[9].out[0] (.names at (43,66))                       0.000     1.832
| (intra 'clb' routing)                                                                                             0.085     1.917
doutA[9].in[2] (.names at (43,66))                                                                                  0.000     1.917
| (primitive '.names' combinational delay)                                                                          0.148     2.065
doutA[9].out[0] (.names at (43,66))                                                                                 0.000     2.065
| (intra 'clb' routing)                                                                                             0.000     2.065
| (inter-block routing)                                                                                             0.342     2.406
| (intra 'io' routing)                                                                                              0.733     3.139
out:doutA[9].outpad[0] (.output at (43,68))                                                                         0.000     3.139
data arrival time                                                                                                             3.139

clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
output external delay                                                                                               0.000     0.000
data required time                                                                                                            0.000
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.000
data arrival time                                                                                                            -3.139
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -3.139


#Path 16
Startpoint: DATA_OUT_B2[10]_1.RDATA_B1[14] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutB[14].outpad[0] (.output at (41,68) clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                               0.894     0.894
| (inter-block routing)                                                                                              0.000     0.894
| (intra 'bram' routing)                                                                                             0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (42,65))                                                                   0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                    0.345     1.240
DATA_OUT_B2[10]_1.RDATA_B1[14] (RS_TDP36K at (42,65)) [clock-to-output]                                              0.000     1.240
| (intra 'bram' routing)                                                                                             0.000     1.240
| (inter-block routing)                                                                                              0.342     1.581
| (intra 'clb' routing)                                                                                              0.085     1.666
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[14].in[0] (.names at (41,67))                        0.000     1.666
| (primitive '.names' combinational delay)                                                                           0.148     1.814
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[14].out[0] (.names at (41,67))                       0.000     1.814
| (intra 'clb' routing)                                                                                              0.085     1.899
doutB[14].in[2] (.names at (41,67))                                                                                  0.000     1.899
| (primitive '.names' combinational delay)                                                                           0.218     2.117
doutB[14].out[0] (.names at (41,67))                                                                                 0.000     2.117
| (intra 'clb' routing)                                                                                              0.000     2.117
| (inter-block routing)                                                                                              0.284     2.401
| (intra 'io' routing)                                                                                               0.733     3.134
out:doutB[14].outpad[0] (.output at (41,68))                                                                        -0.000     3.134
data arrival time                                                                                                              3.134

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
output external delay                                                                                                0.000     0.000
data required time                                                                                                             0.000
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.000
data arrival time                                                                                                             -3.134
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -3.134


#Path 17
Startpoint: DATA_OUT_B2[10]_1.RDATA_B2[8] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutB[24].outpad[0] (.output at (40,68) clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                               0.894     0.894
| (inter-block routing)                                                                                              0.000     0.894
| (intra 'bram' routing)                                                                                             0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (42,65))                                                                   0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                    0.294     1.188
DATA_OUT_B2[10]_1.RDATA_B2[8] (RS_TDP36K at (42,65)) [clock-to-output]                                               0.000     1.188
| (intra 'bram' routing)                                                                                             0.000     1.188
| (inter-block routing)                                                                                              0.342     1.530
| (intra 'clb' routing)                                                                                              0.085     1.615
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[24].in[0] (.names at (40,66))                        0.000     1.615
| (primitive '.names' combinational delay)                                                                           0.218     1.833
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[24].out[0] (.names at (40,66))                       0.000     1.833
| (intra 'clb' routing)                                                                                              0.085     1.918
doutB[24].in[2] (.names at (40,66))                                                                                  0.000     1.918
| (primitive '.names' combinational delay)                                                                           0.136     2.054
doutB[24].out[0] (.names at (40,66))                                                                                 0.000     2.054
| (intra 'clb' routing)                                                                                              0.000     2.054
| (inter-block routing)                                                                                              0.342     2.395
| (intra 'io' routing)                                                                                               0.733     3.128
out:doutB[24].outpad[0] (.output at (40,68))                                                                         0.000     3.128
data arrival time                                                                                                              3.128

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
output external delay                                                                                                0.000     0.000
data required time                                                                                                             0.000
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.000
data arrival time                                                                                                             -3.128
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -3.128


#Path 18
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[8] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutA[8].outpad[0] (.output at (46,68) clocked by clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                      0.000     0.000
| (intra 'io' routing)                                                                                              0.894     0.894
| (inter-block routing)                                                                                             0.000     0.894
| (intra 'bram' routing)                                                                                            0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (42,65))                                                                  0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                   0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[8] (RS_TDP36K at (42,65)) [clock-to-output]                                              0.000     1.187
| (intra 'bram' routing)                                                                                            0.000     1.187
| (inter-block routing)                                                                                             0.342     1.529
| (intra 'clb' routing)                                                                                             0.085     1.614
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[8].in[0] (.names at (43,66))                        0.000     1.614
| (primitive '.names' combinational delay)                                                                          0.136     1.749
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[8].out[0] (.names at (43,66))                       0.000     1.749
| (intra 'clb' routing)                                                                                             0.085     1.834
doutA[8].in[2] (.names at (43,66))                                                                                  0.000     1.834
| (primitive '.names' combinational delay)                                                                          0.218     2.052
doutA[8].out[0] (.names at (43,66))                                                                                 0.000     2.052
| (intra 'clb' routing)                                                                                             0.000     2.052
| (inter-block routing)                                                                                             0.342     2.394
| (intra 'io' routing)                                                                                              0.733     3.127
out:doutA[8].outpad[0] (.output at (46,68))                                                                         0.000     3.127
data arrival time                                                                                                             3.127

clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
output external delay                                                                                               0.000     0.000
data required time                                                                                                            0.000
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.000
data arrival time                                                                                                            -3.127
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -3.127


#Path 19
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[1] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutA[1].outpad[0] (.output at (44,68) clocked by clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                      0.000     0.000
| (intra 'io' routing)                                                                                              0.894     0.894
| (inter-block routing)                                                                                             0.000     0.894
| (intra 'bram' routing)                                                                                            0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (42,65))                                                                  0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                   0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[1] (RS_TDP36K at (42,65)) [clock-to-output]                                              0.000     1.187
| (intra 'bram' routing)                                                                                            0.000     1.187
| (inter-block routing)                                                                                             0.342     1.529
| (intra 'clb' routing)                                                                                             0.085     1.614
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[1].in[0] (.names at (44,66))                        0.000     1.614
| (primitive '.names' combinational delay)                                                                          0.136     1.749
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[1].out[0] (.names at (44,66))                       0.000     1.749
| (intra 'clb' routing)                                                                                             0.085     1.834
doutA[1].in[2] (.names at (44,66))                                                                                  0.000     1.834
| (primitive '.names' combinational delay)                                                                          0.218     2.052
doutA[1].out[0] (.names at (44,66))                                                                                 0.000     2.052
| (intra 'clb' routing)                                                                                             0.000     2.052
| (inter-block routing)                                                                                             0.342     2.394
| (intra 'io' routing)                                                                                              0.733     3.127
out:doutA[1].outpad[0] (.output at (44,68))                                                                         0.000     3.127
data arrival time                                                                                                             3.127

clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
output external delay                                                                                               0.000     0.000
data required time                                                                                                            0.000
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.000
data arrival time                                                                                                            -3.127
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -3.127


#Path 20
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[3] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutA[3].outpad[0] (.output at (44,68) clocked by clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                      0.000     0.000
| (intra 'io' routing)                                                                                              0.894     0.894
| (inter-block routing)                                                                                             0.000     0.894
| (intra 'bram' routing)                                                                                            0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (42,65))                                                                  0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                   0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[3] (RS_TDP36K at (42,65)) [clock-to-output]                                              0.000     1.187
| (intra 'bram' routing)                                                                                            0.000     1.187
| (inter-block routing)                                                                                             0.342     1.529
| (intra 'clb' routing)                                                                                             0.085     1.614
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[3].in[0] (.names at (44,64))                        0.000     1.614
| (primitive '.names' combinational delay)                                                                          0.136     1.749
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[3].out[0] (.names at (44,64))                       0.000     1.749
| (intra 'clb' routing)                                                                                             0.085     1.834
doutA[3].in[2] (.names at (44,64))                                                                                  0.000     1.834
| (primitive '.names' combinational delay)                                                                          0.218     2.052
doutA[3].out[0] (.names at (44,64))                                                                                 0.000     2.052
| (intra 'clb' routing)                                                                                             0.000     2.052
| (inter-block routing)                                                                                             0.342     2.394
| (intra 'io' routing)                                                                                              0.733     3.127
out:doutA[3].outpad[0] (.output at (44,68))                                                                         0.000     3.127
data arrival time                                                                                                             3.127

clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
output external delay                                                                                               0.000     0.000
data required time                                                                                                            0.000
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.000
data arrival time                                                                                                            -3.127
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -3.127


#Path 21
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[4] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutA[4].outpad[0] (.output at (43,68) clocked by clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                      0.000     0.000
| (intra 'io' routing)                                                                                              0.894     0.894
| (inter-block routing)                                                                                             0.000     0.894
| (intra 'bram' routing)                                                                                            0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (42,65))                                                                  0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                   0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[4] (RS_TDP36K at (42,65)) [clock-to-output]                                              0.000     1.187
| (intra 'bram' routing)                                                                                            0.000     1.187
| (inter-block routing)                                                                                             0.342     1.529
| (intra 'clb' routing)                                                                                             0.085     1.614
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[4].in[0] (.names at (43,64))                        0.000     1.614
| (primitive '.names' combinational delay)                                                                          0.136     1.749
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[4].out[0] (.names at (43,64))                       0.000     1.749
| (intra 'clb' routing)                                                                                             0.085     1.834
doutA[4].in[2] (.names at (43,64))                                                                                  0.000     1.834
| (primitive '.names' combinational delay)                                                                          0.218     2.052
doutA[4].out[0] (.names at (43,64))                                                                                 0.000     2.052
| (intra 'clb' routing)                                                                                             0.000     2.052
| (inter-block routing)                                                                                             0.342     2.394
| (intra 'io' routing)                                                                                              0.733     3.127
out:doutA[4].outpad[0] (.output at (43,68))                                                                         0.000     3.127
data arrival time                                                                                                             3.127

clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
output external delay                                                                                               0.000     0.000
data required time                                                                                                            0.000
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.000
data arrival time                                                                                                            -3.127
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -3.127


#Path 22
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[0] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutA[0].outpad[0] (.output at (44,68) clocked by clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                      0.000     0.000
| (intra 'io' routing)                                                                                              0.894     0.894
| (inter-block routing)                                                                                             0.000     0.894
| (intra 'bram' routing)                                                                                            0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (42,65))                                                                  0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                   0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[0] (RS_TDP36K at (42,65)) [clock-to-output]                                              0.000     1.187
| (intra 'bram' routing)                                                                                            0.000     1.187
| (inter-block routing)                                                                                             0.220     1.407
| (intra 'clb' routing)                                                                                             0.085     1.492
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[0].in[0] (.names at (43,65))                        0.000     1.492
| (primitive '.names' combinational delay)                                                                          0.197     1.689
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[0].out[0] (.names at (43,65))                       0.000     1.689
| (intra 'clb' routing)                                                                                             0.085     1.774
doutA[0].in[1] (.names at (43,65))                                                                                  0.000     1.774
| (primitive '.names' combinational delay)                                                                          0.218     1.992
doutA[0].out[0] (.names at (43,65))                                                                                 0.000     1.992
| (intra 'clb' routing)                                                                                             0.000     1.992
| (inter-block routing)                                                                                             0.399     2.391
| (intra 'io' routing)                                                                                              0.733     3.124
out:doutA[0].outpad[0] (.output at (44,68))                                                                         0.000     3.124
data arrival time                                                                                                             3.124

clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
output external delay                                                                                               0.000     0.000
data required time                                                                                                            0.000
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.000
data arrival time                                                                                                            -3.124
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -3.124


#Path 23
Startpoint: DATA_OUT_B2[10]_1.RDATA_B2[14] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutB[30].outpad[0] (.output at (44,68) clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                               0.894     0.894
| (inter-block routing)                                                                                              0.000     0.894
| (intra 'bram' routing)                                                                                             0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (42,65))                                                                   0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                    0.294     1.188
DATA_OUT_B2[10]_1.RDATA_B2[14] (RS_TDP36K at (42,65)) [clock-to-output]                                              0.000     1.188
| (intra 'bram' routing)                                                                                             0.000     1.188
| (inter-block routing)                                                                                              0.399     1.588
| (intra 'clb' routing)                                                                                              0.085     1.673
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[30].in[0] (.names at (44,67))                        0.000     1.673
| (primitive '.names' combinational delay)                                                                           0.148     1.821
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[30].out[0] (.names at (44,67))                       0.000     1.821
| (intra 'clb' routing)                                                                                              0.085     1.906
doutB[30].in[2] (.names at (44,67))                                                                                  0.000     1.906
| (primitive '.names' combinational delay)                                                                           0.197     2.103
doutB[30].out[0] (.names at (44,67))                                                                                 0.000     2.103
| (intra 'clb' routing)                                                                                              0.000     2.103
| (inter-block routing)                                                                                              0.284     2.386
| (intra 'io' routing)                                                                                               0.733     3.119
out:doutB[30].outpad[0] (.output at (44,68))                                                                         0.000     3.119
data arrival time                                                                                                              3.119

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
output external delay                                                                                                0.000     0.000
data required time                                                                                                             0.000
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.000
data arrival time                                                                                                             -3.119
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -3.119


#Path 24
Startpoint: DATA_OUT_B2[10]_1.RDATA_B2[15] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutB[31].outpad[0] (.output at (44,68) clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                               0.894     0.894
| (inter-block routing)                                                                                              0.000     0.894
| (intra 'bram' routing)                                                                                             0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (42,65))                                                                   0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                    0.294     1.188
DATA_OUT_B2[10]_1.RDATA_B2[15] (RS_TDP36K at (42,65)) [clock-to-output]                                              0.000     1.188
| (intra 'bram' routing)                                                                                             0.000     1.188
| (inter-block routing)                                                                                              0.399     1.588
| (intra 'clb' routing)                                                                                              0.085     1.673
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[31].in[0] (.names at (44,67))                        0.000     1.673
| (primitive '.names' combinational delay)                                                                           0.197     1.870
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[31].out[0] (.names at (44,67))                       0.000     1.870
| (intra 'clb' routing)                                                                                              0.085     1.955
doutB[31].in[2] (.names at (44,67))                                                                                  0.000     1.955
| (primitive '.names' combinational delay)                                                                           0.148     2.103
doutB[31].out[0] (.names at (44,67))                                                                                 0.000     2.103
| (intra 'clb' routing)                                                                                              0.000     2.103
| (inter-block routing)                                                                                              0.284     2.386
| (intra 'io' routing)                                                                                               0.733     3.119
out:doutB[31].outpad[0] (.output at (44,68))                                                                        -0.000     3.119
data arrival time                                                                                                              3.119

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
output external delay                                                                                                0.000     0.000
data required time                                                                                                             0.000
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.000
data arrival time                                                                                                             -3.119
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -3.119


#Path 25
Startpoint: DATA_OUT_B2[10]_1.RDATA_B1[13] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutB[13].outpad[0] (.output at (41,68) clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                               0.894     0.894
| (inter-block routing)                                                                                              0.000     0.894
| (intra 'bram' routing)                                                                                             0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (42,65))                                                                   0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                    0.345     1.240
DATA_OUT_B2[10]_1.RDATA_B1[13] (RS_TDP36K at (42,65)) [clock-to-output]                                              0.000     1.240
| (intra 'bram' routing)                                                                                             0.000     1.240
| (inter-block routing)                                                                                              0.342     1.581
| (intra 'clb' routing)                                                                                              0.085     1.666
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[13].in[0] (.names at (41,67))                        0.000     1.666
| (primitive '.names' combinational delay)                                                                           0.197     1.863
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[13].out[0] (.names at (41,67))                       0.000     1.863
| (intra 'clb' routing)                                                                                              0.085     1.948
doutB[13].in[2] (.names at (41,67))                                                                                  0.000     1.948
| (primitive '.names' combinational delay)                                                                           0.148     2.096
doutB[13].out[0] (.names at (41,67))                                                                                 0.000     2.096
| (intra 'clb' routing)                                                                                              0.000     2.096
| (inter-block routing)                                                                                              0.284     2.380
| (intra 'io' routing)                                                                                               0.733     3.113
out:doutB[13].outpad[0] (.output at (41,68))                                                                        -0.000     3.113
data arrival time                                                                                                              3.113

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
output external delay                                                                                                0.000     0.000
data required time                                                                                                             0.000
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.000
data arrival time                                                                                                             -3.113
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -3.113


#Path 26
Startpoint: DATA_OUT_B2[10]_1.RDATA_B2[12] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutB[28].outpad[0] (.output at (44,68) clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                               0.894     0.894
| (inter-block routing)                                                                                              0.000     0.894
| (intra 'bram' routing)                                                                                             0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (42,65))                                                                   0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                    0.294     1.188
DATA_OUT_B2[10]_1.RDATA_B2[12] (RS_TDP36K at (42,65)) [clock-to-output]                                              0.000     1.188
| (intra 'bram' routing)                                                                                             0.000     1.188
| (inter-block routing)                                                                                              0.399     1.588
| (intra 'clb' routing)                                                                                              0.085     1.673
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[28].in[0] (.names at (44,67))                        0.000     1.673
| (primitive '.names' combinational delay)                                                                           0.197     1.870
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[28].out[0] (.names at (44,67))                       0.000     1.870
| (intra 'clb' routing)                                                                                              0.085     1.955
doutB[28].in[2] (.names at (44,67))                                                                                  0.000     1.955
| (primitive '.names' combinational delay)                                                                           0.136     2.090
doutB[28].out[0] (.names at (44,67))                                                                                 0.000     2.090
| (intra 'clb' routing)                                                                                              0.000     2.090
| (inter-block routing)                                                                                              0.284     2.374
| (intra 'io' routing)                                                                                               0.733     3.107
out:doutB[28].outpad[0] (.output at (44,68))                                                                        -0.000     3.107
data arrival time                                                                                                              3.107

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
output external delay                                                                                                0.000     0.000
data required time                                                                                                             0.000
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.000
data arrival time                                                                                                             -3.107
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -3.107


#Path 27
Startpoint: DATA_OUT_B2[10]_1.RDATA_B2[9] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutB[25].outpad[0] (.output at (45,68) clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                               0.894     0.894
| (inter-block routing)                                                                                              0.000     0.894
| (intra 'bram' routing)                                                                                             0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (42,65))                                                                   0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                    0.294     1.188
DATA_OUT_B2[10]_1.RDATA_B2[9] (RS_TDP36K at (42,65)) [clock-to-output]                                               0.000     1.188
| (intra 'bram' routing)                                                                                             0.000     1.188
| (inter-block routing)                                                                                              0.342     1.530
| (intra 'clb' routing)                                                                                              0.085     1.615
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[25].in[0] (.names at (45,67))                        0.000     1.615
| (primitive '.names' combinational delay)                                                                           0.148     1.763
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[25].out[0] (.names at (45,67))                       0.000     1.763
| (intra 'clb' routing)                                                                                              0.085     1.848
doutB[25].in[2] (.names at (45,67))                                                                                  0.000     1.848
| (primitive '.names' combinational delay)                                                                           0.218     2.066
doutB[25].out[0] (.names at (45,67))                                                                                 0.000     2.066
| (intra 'clb' routing)                                                                                              0.000     2.066
| (inter-block routing)                                                                                              0.284     2.349
| (intra 'io' routing)                                                                                               0.733     3.082
out:doutB[25].outpad[0] (.output at (45,68))                                                                         0.000     3.082
data arrival time                                                                                                              3.082

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
output external delay                                                                                                0.000     0.000
data required time                                                                                                             0.000
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.000
data arrival time                                                                                                             -3.082
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -3.082


#Path 28
Startpoint: DATA_OUT_B2[10]_1.RDATA_B1[9] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutB[9].outpad[0] (.output at (40,68) clocked by clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                      0.000     0.000
| (intra 'io' routing)                                                                                              0.894     0.894
| (inter-block routing)                                                                                             0.000     0.894
| (intra 'bram' routing)                                                                                            0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (42,65))                                                                  0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                   0.345     1.240
DATA_OUT_B2[10]_1.RDATA_B1[9] (RS_TDP36K at (42,65)) [clock-to-output]                                              0.000     1.240
| (intra 'bram' routing)                                                                                            0.000     1.240
| (inter-block routing)                                                                                             0.399     1.639
| (intra 'clb' routing)                                                                                             0.085     1.724
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[9].in[0] (.names at (40,67))                        0.000     1.724
| (primitive '.names' combinational delay)                                                                          0.099     1.824
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[9].out[0] (.names at (40,67))                       0.000     1.824
| (intra 'clb' routing)                                                                                             0.085     1.909
doutB[9].in[2] (.names at (40,67))                                                                                  0.000     1.909
| (primitive '.names' combinational delay)                                                                          0.148     2.057
doutB[9].out[0] (.names at (40,67))                                                                                 0.000     2.057
| (intra 'clb' routing)                                                                                             0.000     2.057
| (inter-block routing)                                                                                             0.284     2.340
| (intra 'io' routing)                                                                                              0.733     3.073
out:doutB[9].outpad[0] (.output at (40,68))                                                                        -0.000     3.073
data arrival time                                                                                                             3.073

clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
output external delay                                                                                               0.000     0.000
data required time                                                                                                            0.000
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.000
data arrival time                                                                                                            -3.073
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -3.073


#Path 29
Startpoint: DATA_OUT_B2[10]_1.RDATA_B2[5] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutB[21].outpad[0] (.output at (39,68) clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                               0.894     0.894
| (inter-block routing)                                                                                              0.000     0.894
| (intra 'bram' routing)                                                                                             0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (42,65))                                                                   0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                    0.294     1.188
DATA_OUT_B2[10]_1.RDATA_B2[5] (RS_TDP36K at (42,65)) [clock-to-output]                                               0.000     1.188
| (intra 'bram' routing)                                                                                             0.000     1.188
| (inter-block routing)                                                                                              0.342     1.530
| (intra 'clb' routing)                                                                                              0.085     1.615
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[21].in[0] (.names at (39,67))                        0.000     1.615
| (primitive '.names' combinational delay)                                                                           0.136     1.750
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[21].out[0] (.names at (39,67))                       0.000     1.750
| (intra 'clb' routing)                                                                                              0.085     1.835
doutB[21].in[2] (.names at (39,67))                                                                                  0.000     1.835
| (primitive '.names' combinational delay)                                                                           0.218     2.054
doutB[21].out[0] (.names at (39,67))                                                                                 0.000     2.054
| (intra 'clb' routing)                                                                                              0.000     2.054
| (inter-block routing)                                                                                              0.284     2.337
| (intra 'io' routing)                                                                                               0.733     3.070
out:doutB[21].outpad[0] (.output at (39,68))                                                                         0.000     3.070
data arrival time                                                                                                              3.070

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
output external delay                                                                                                0.000     0.000
data required time                                                                                                             0.000
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.000
data arrival time                                                                                                             -3.070
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -3.070


#Path 30
Startpoint: DATA_OUT_B2[10]_1.RDATA_B1[3] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutB[3].outpad[0] (.output at (39,68) clocked by clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                      0.000     0.000
| (intra 'io' routing)                                                                                              0.894     0.894
| (inter-block routing)                                                                                             0.000     0.894
| (intra 'bram' routing)                                                                                            0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (42,65))                                                                  0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                   0.345     1.240
DATA_OUT_B2[10]_1.RDATA_B1[3] (RS_TDP36K at (42,65)) [clock-to-output]                                              0.000     1.240
| (intra 'bram' routing)                                                                                            0.000     1.240
| (inter-block routing)                                                                                             0.342     1.581
| (intra 'clb' routing)                                                                                             0.085     1.666
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[3].in[0] (.names at (39,67))                        0.000     1.666
| (primitive '.names' combinational delay)                                                                          0.099     1.766
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[3].out[0] (.names at (39,67))                       0.000     1.766
| (intra 'clb' routing)                                                                                             0.085     1.851
doutB[3].in[2] (.names at (39,67))                                                                                  0.000     1.851
| (primitive '.names' combinational delay)                                                                          0.197     2.048
doutB[3].out[0] (.names at (39,67))                                                                                 0.000     2.048
| (intra 'clb' routing)                                                                                             0.000     2.048
| (inter-block routing)                                                                                             0.284     2.331
| (intra 'io' routing)                                                                                              0.733     3.064
out:doutB[3].outpad[0] (.output at (39,68))                                                                        -0.000     3.064
data arrival time                                                                                                             3.064

clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
output external delay                                                                                               0.000     0.000
data required time                                                                                                            0.000
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.000
data arrival time                                                                                                            -3.064
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -3.064


#Path 31
Startpoint: DATA_OUT_B2[10]_1.RDATA_B1[15] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutB[15].outpad[0] (.output at (41,68) clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                               0.894     0.894
| (inter-block routing)                                                                                              0.000     0.894
| (intra 'bram' routing)                                                                                             0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (42,65))                                                                   0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                    0.345     1.240
DATA_OUT_B2[10]_1.RDATA_B1[15] (RS_TDP36K at (42,65)) [clock-to-output]                                              0.000     1.240
| (intra 'bram' routing)                                                                                             0.000     1.240
| (inter-block routing)                                                                                              0.342     1.581
| (intra 'clb' routing)                                                                                              0.085     1.666
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[15].in[0] (.names at (41,67))                        0.000     1.666
| (primitive '.names' combinational delay)                                                                           0.099     1.766
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[15].out[0] (.names at (41,67))                       0.000     1.766
| (intra 'clb' routing)                                                                                              0.085     1.851
doutB[15].in[2] (.names at (41,67))                                                                                  0.000     1.851
| (primitive '.names' combinational delay)                                                                           0.197     2.048
doutB[15].out[0] (.names at (41,67))                                                                                 0.000     2.048
| (intra 'clb' routing)                                                                                              0.000     2.048
| (inter-block routing)                                                                                              0.284     2.331
| (intra 'io' routing)                                                                                               0.733     3.064
out:doutB[15].outpad[0] (.output at (41,68))                                                                        -0.000     3.064
data arrival time                                                                                                              3.064

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
output external delay                                                                                                0.000     0.000
data required time                                                                                                             0.000
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.000
data arrival time                                                                                                             -3.064
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -3.064


#Path 32
Startpoint: DATA_OUT_B2[10]_1.RDATA_B1[10] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutB[10].outpad[0] (.output at (43,68) clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                               0.894     0.894
| (inter-block routing)                                                                                              0.000     0.894
| (intra 'bram' routing)                                                                                             0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (42,65))                                                                   0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                    0.345     1.240
DATA_OUT_B2[10]_1.RDATA_B1[10] (RS_TDP36K at (42,65)) [clock-to-output]                                              0.000     1.240
| (intra 'bram' routing)                                                                                             0.000     1.240
| (inter-block routing)                                                                                              0.342     1.581
| (intra 'clb' routing)                                                                                              0.085     1.666
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[10].in[0] (.names at (43,67))                        0.000     1.666
| (primitive '.names' combinational delay)                                                                           0.099     1.766
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[10].out[0] (.names at (43,67))                       0.000     1.766
| (intra 'clb' routing)                                                                                              0.085     1.851
doutB[10].in[2] (.names at (43,67))                                                                                  0.000     1.851
| (primitive '.names' combinational delay)                                                                           0.197     2.048
doutB[10].out[0] (.names at (43,67))                                                                                 0.000     2.048
| (intra 'clb' routing)                                                                                              0.000     2.048
| (inter-block routing)                                                                                              0.284     2.331
| (intra 'io' routing)                                                                                               0.733     3.064
out:doutB[10].outpad[0] (.output at (43,68))                                                                        -0.000     3.064
data arrival time                                                                                                              3.064

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
output external delay                                                                                                0.000     0.000
data required time                                                                                                             0.000
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.000
data arrival time                                                                                                             -3.064
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -3.064


#Path 33
Startpoint: DATA_OUT_B2[10]_1.RDATA_B2[2] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutB[18].outpad[0] (.output at (39,68) clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                               0.894     0.894
| (inter-block routing)                                                                                              0.000     0.894
| (intra 'bram' routing)                                                                                             0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (42,65))                                                                   0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                    0.294     1.188
DATA_OUT_B2[10]_1.RDATA_B2[2] (RS_TDP36K at (42,65)) [clock-to-output]                                               0.000     1.188
| (intra 'bram' routing)                                                                                             0.000     1.188
| (inter-block routing)                                                                                              0.220     1.408
| (intra 'clb' routing)                                                                                              0.085     1.493
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[18].in[0] (.names at (40,65))                        0.000     1.493
| (primitive '.names' combinational delay)                                                                           0.136     1.628
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[18].out[0] (.names at (40,65))                       0.000     1.628
| (intra 'clb' routing)                                                                                              0.085     1.714
doutB[18].in[2] (.names at (40,65))                                                                                  0.000     1.714
| (primitive '.names' combinational delay)                                                                           0.218     1.932
doutB[18].out[0] (.names at (40,65))                                                                                 0.000     1.932
| (intra 'clb' routing)                                                                                              0.000     1.932
| (inter-block routing)                                                                                              0.399     2.331
| (intra 'io' routing)                                                                                               0.733     3.064
out:doutB[18].outpad[0] (.output at (39,68))                                                                         0.000     3.064
data arrival time                                                                                                              3.064

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
output external delay                                                                                                0.000     0.000
data required time                                                                                                             0.000
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.000
data arrival time                                                                                                             -3.064
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -3.064


#Path 34
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[6] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutA[6].outpad[0] (.output at (45,68) clocked by clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                      0.000     0.000
| (intra 'io' routing)                                                                                              0.894     0.894
| (inter-block routing)                                                                                             0.000     0.894
| (intra 'bram' routing)                                                                                            0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (42,65))                                                                  0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                   0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[6] (RS_TDP36K at (42,65)) [clock-to-output]                                              0.000     1.187
| (intra 'bram' routing)                                                                                            0.000     1.187
| (inter-block routing)                                                                                             0.220     1.407
| (intra 'clb' routing)                                                                                             0.085     1.492
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[6].in[0] (.names at (44,65))                        0.000     1.492
| (primitive '.names' combinational delay)                                                                          0.136     1.627
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[6].out[0] (.names at (44,65))                       0.000     1.627
| (intra 'clb' routing)                                                                                             0.085     1.712
doutA[6].in[2] (.names at (44,65))                                                                                  0.000     1.712
| (primitive '.names' combinational delay)                                                                          0.218     1.930
doutA[6].out[0] (.names at (44,65))                                                                                 0.000     1.930
| (intra 'clb' routing)                                                                                             0.000     1.930
| (inter-block routing)                                                                                             0.399     2.330
| (intra 'io' routing)                                                                                              0.733     3.063
out:doutA[6].outpad[0] (.output at (45,68))                                                                         0.000     3.063
data arrival time                                                                                                             3.063

clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
output external delay                                                                                               0.000     0.000
data required time                                                                                                            0.000
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.000
data arrival time                                                                                                            -3.063
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -3.063


#Path 35
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[2] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutA[2].outpad[0] (.output at (42,68) clocked by clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                      0.000     0.000
| (intra 'io' routing)                                                                                              0.894     0.894
| (inter-block routing)                                                                                             0.000     0.894
| (intra 'bram' routing)                                                                                            0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (42,65))                                                                  0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                   0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[2] (RS_TDP36K at (42,65)) [clock-to-output]                                              0.000     1.187
| (intra 'bram' routing)                                                                                            0.000     1.187
| (inter-block routing)                                                                                             0.220     1.407
| (intra 'clb' routing)                                                                                             0.085     1.492
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[2].in[0] (.names at (41,65))                        0.000     1.492
| (primitive '.names' combinational delay)                                                                          0.136     1.627
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[2].out[0] (.names at (41,65))                       0.000     1.627
| (intra 'clb' routing)                                                                                             0.085     1.712
doutA[2].in[2] (.names at (41,65))                                                                                  0.000     1.712
| (primitive '.names' combinational delay)                                                                          0.218     1.930
doutA[2].out[0] (.names at (41,65))                                                                                 0.000     1.930
| (intra 'clb' routing)                                                                                             0.000     1.930
| (inter-block routing)                                                                                             0.399     2.330
| (intra 'io' routing)                                                                                              0.733     3.063
out:doutA[2].outpad[0] (.output at (42,68))                                                                         0.000     3.063
data arrival time                                                                                                             3.063

clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
output external delay                                                                                               0.000     0.000
data required time                                                                                                            0.000
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.000
data arrival time                                                                                                            -3.063
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -3.063


#Path 36
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[5] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutA[5].outpad[0] (.output at (46,68) clocked by clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                      0.000     0.000
| (intra 'io' routing)                                                                                              0.894     0.894
| (inter-block routing)                                                                                             0.000     0.894
| (intra 'bram' routing)                                                                                            0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (42,65))                                                                  0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                   0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[5] (RS_TDP36K at (42,65)) [clock-to-output]                                              0.000     1.187
| (intra 'bram' routing)                                                                                            0.000     1.187
| (inter-block routing)                                                                                             0.220     1.407
| (intra 'clb' routing)                                                                                             0.085     1.492
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[5].in[0] (.names at (45,65))                        0.000     1.492
| (primitive '.names' combinational delay)                                                                          0.136     1.627
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[5].out[0] (.names at (45,65))                       0.000     1.627
| (intra 'clb' routing)                                                                                             0.085     1.712
doutA[5].in[2] (.names at (45,65))                                                                                  0.000     1.712
| (primitive '.names' combinational delay)                                                                          0.218     1.930
doutA[5].out[0] (.names at (45,65))                                                                                 0.000     1.930
| (intra 'clb' routing)                                                                                             0.000     1.930
| (inter-block routing)                                                                                             0.399     2.330
| (intra 'io' routing)                                                                                              0.733     3.063
out:doutA[5].outpad[0] (.output at (46,68))                                                                         0.000     3.063
data arrival time                                                                                                             3.063

clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
output external delay                                                                                               0.000     0.000
data required time                                                                                                            0.000
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.000
data arrival time                                                                                                            -3.063
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -3.063


#Path 37
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[11] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutA[11].outpad[0] (.output at (43,68) clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                               0.894     0.894
| (inter-block routing)                                                                                              0.000     0.894
| (intra 'bram' routing)                                                                                             0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (42,65))                                                                   0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                    0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[11] (RS_TDP36K at (42,65)) [clock-to-output]                                              0.000     1.187
| (intra 'bram' routing)                                                                                             0.000     1.187
| (inter-block routing)                                                                                              0.220     1.407
| (intra 'clb' routing)                                                                                              0.085     1.492
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[11].in[0] (.names at (44,65))                        0.000     1.492
| (primitive '.names' combinational delay)                                                                           0.136     1.627
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[11].out[0] (.names at (44,65))                       0.000     1.627
| (intra 'clb' routing)                                                                                              0.085     1.712
doutA[11].in[2] (.names at (44,65))                                                                                  0.000     1.712
| (primitive '.names' combinational delay)                                                                           0.218     1.930
doutA[11].out[0] (.names at (44,65))                                                                                 0.000     1.930
| (intra 'clb' routing)                                                                                              0.000     1.930
| (inter-block routing)                                                                                              0.399     2.330
| (intra 'io' routing)                                                                                               0.733     3.063
out:doutA[11].outpad[0] (.output at (43,68))                                                                         0.000     3.063
data arrival time                                                                                                              3.063

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
output external delay                                                                                                0.000     0.000
data required time                                                                                                             0.000
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.000
data arrival time                                                                                                             -3.063
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -3.063


#Path 38
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[14] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutA[14].outpad[0] (.output at (44,68) clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                               0.894     0.894
| (inter-block routing)                                                                                              0.000     0.894
| (intra 'bram' routing)                                                                                             0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (42,65))                                                                   0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                    0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[14] (RS_TDP36K at (42,65)) [clock-to-output]                                              0.000     1.187
| (intra 'bram' routing)                                                                                             0.000     1.187
| (inter-block routing)                                                                                              0.220     1.407
| (intra 'clb' routing)                                                                                              0.085     1.492
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[14].in[0] (.names at (45,65))                        0.000     1.492
| (primitive '.names' combinational delay)                                                                           0.136     1.627
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[14].out[0] (.names at (45,65))                       0.000     1.627
| (intra 'clb' routing)                                                                                              0.085     1.712
doutA[14].in[2] (.names at (45,65))                                                                                  0.000     1.712
| (primitive '.names' combinational delay)                                                                           0.218     1.930
doutA[14].out[0] (.names at (45,65))                                                                                 0.000     1.930
| (intra 'clb' routing)                                                                                              0.000     1.930
| (inter-block routing)                                                                                              0.399     2.330
| (intra 'io' routing)                                                                                               0.733     3.063
out:doutA[14].outpad[0] (.output at (44,68))                                                                         0.000     3.063
data arrival time                                                                                                              3.063

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
output external delay                                                                                                0.000     0.000
data required time                                                                                                             0.000
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.000
data arrival time                                                                                                             -3.063
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -3.063


#Path 39
Startpoint: DATA_OUT_B2[10]_1.RDATA_B2[3] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutB[19].outpad[0] (.output at (39,68) clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                               0.894     0.894
| (inter-block routing)                                                                                              0.000     0.894
| (intra 'bram' routing)                                                                                             0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (42,65))                                                                   0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                    0.294     1.188
DATA_OUT_B2[10]_1.RDATA_B2[3] (RS_TDP36K at (42,65)) [clock-to-output]                                               0.000     1.188
| (intra 'bram' routing)                                                                                             0.000     1.188
| (inter-block routing)                                                                                              0.342     1.530
| (intra 'clb' routing)                                                                                              0.085     1.615
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[19].in[0] (.names at (39,67))                        0.000     1.615
| (primitive '.names' combinational delay)                                                                           0.197     1.812
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[19].out[0] (.names at (39,67))                       0.000     1.812
| (intra 'clb' routing)                                                                                              0.085     1.897
doutB[19].in[2] (.names at (39,67))                                                                                  0.000     1.897
| (primitive '.names' combinational delay)                                                                           0.148     2.045
doutB[19].out[0] (.names at (39,67))                                                                                 0.000     2.045
| (intra 'clb' routing)                                                                                              0.000     2.045
| (inter-block routing)                                                                                              0.284     2.328
| (intra 'io' routing)                                                                                               0.733     3.061
out:doutB[19].outpad[0] (.output at (39,68))                                                                        -0.000     3.061
data arrival time                                                                                                              3.061

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
output external delay                                                                                                0.000     0.000
data required time                                                                                                             0.000
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.000
data arrival time                                                                                                             -3.061
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -3.061


#Path 40
Startpoint: DATA_OUT_B2[10]_1.RDATA_B2[11] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutB[27].outpad[0] (.output at (45,68) clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                               0.894     0.894
| (inter-block routing)                                                                                              0.000     0.894
| (intra 'bram' routing)                                                                                             0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (42,65))                                                                   0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                    0.294     1.188
DATA_OUT_B2[10]_1.RDATA_B2[11] (RS_TDP36K at (42,65)) [clock-to-output]                                              0.000     1.188
| (intra 'bram' routing)                                                                                             0.000     1.188
| (inter-block routing)                                                                                              0.342     1.530
| (intra 'clb' routing)                                                                                              0.085     1.615
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[27].in[0] (.names at (45,67))                        0.000     1.615
| (primitive '.names' combinational delay)                                                                           0.197     1.812
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[27].out[0] (.names at (45,67))                       0.000     1.812
| (intra 'clb' routing)                                                                                              0.085     1.897
doutB[27].in[2] (.names at (45,67))                                                                                  0.000     1.897
| (primitive '.names' combinational delay)                                                                           0.148     2.045
doutB[27].out[0] (.names at (45,67))                                                                                 0.000     2.045
| (intra 'clb' routing)                                                                                              0.000     2.045
| (inter-block routing)                                                                                              0.284     2.328
| (intra 'io' routing)                                                                                               0.733     3.061
out:doutB[27].outpad[0] (.output at (45,68))                                                                        -0.000     3.061
data arrival time                                                                                                              3.061

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
output external delay                                                                                                0.000     0.000
data required time                                                                                                             0.000
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.000
data arrival time                                                                                                             -3.061
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -3.061


#Path 41
Startpoint: DATA_OUT_B2[10]_1.RDATA_B2[1] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutB[17].outpad[0] (.output at (39,68) clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                               0.894     0.894
| (inter-block routing)                                                                                              0.000     0.894
| (intra 'bram' routing)                                                                                             0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (42,65))                                                                   0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                    0.294     1.188
DATA_OUT_B2[10]_1.RDATA_B2[1] (RS_TDP36K at (42,65)) [clock-to-output]                                               0.000     1.188
| (intra 'bram' routing)                                                                                             0.000     1.188
| (inter-block routing)                                                                                              0.220     1.408
| (intra 'clb' routing)                                                                                              0.085     1.493
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[17].in[0] (.names at (40,65))                        0.000     1.493
| (primitive '.names' combinational delay)                                                                           0.197     1.690
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[17].out[0] (.names at (40,65))                       0.000     1.690
| (intra 'clb' routing)                                                                                              0.085     1.775
doutB[17].in[2] (.names at (40,65))                                                                                  0.000     1.775
| (primitive '.names' combinational delay)                                                                           0.148     1.923
doutB[17].out[0] (.names at (40,65))                                                                                 0.000     1.923
| (intra 'clb' routing)                                                                                              0.000     1.923
| (inter-block routing)                                                                                              0.399     2.322
| (intra 'io' routing)                                                                                               0.733     3.055
out:doutB[17].outpad[0] (.output at (39,68))                                                                         0.000     3.055
data arrival time                                                                                                              3.055

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
output external delay                                                                                                0.000     0.000
data required time                                                                                                             0.000
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.000
data arrival time                                                                                                             -3.055
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -3.055


#Path 42
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[10] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutA[10].outpad[0] (.output at (43,68) clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                               0.894     0.894
| (inter-block routing)                                                                                              0.000     0.894
| (intra 'bram' routing)                                                                                             0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (42,65))                                                                   0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                    0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[10] (RS_TDP36K at (42,65)) [clock-to-output]                                              0.000     1.187
| (intra 'bram' routing)                                                                                             0.000     1.187
| (inter-block routing)                                                                                              0.220     1.407
| (intra 'clb' routing)                                                                                              0.085     1.492
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[10].in[0] (.names at (44,65))                        0.000     1.492
| (primitive '.names' combinational delay)                                                                           0.148     1.640
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[10].out[0] (.names at (44,65))                       0.000     1.640
| (intra 'clb' routing)                                                                                              0.085     1.725
doutA[10].in[2] (.names at (44,65))                                                                                  0.000     1.725
| (primitive '.names' combinational delay)                                                                           0.197     1.922
doutA[10].out[0] (.names at (44,65))                                                                                 0.000     1.922
| (intra 'clb' routing)                                                                                              0.000     1.922
| (inter-block routing)                                                                                              0.399     2.321
| (intra 'io' routing)                                                                                               0.733     3.054
out:doutA[10].outpad[0] (.output at (43,68))                                                                         0.000     3.054
data arrival time                                                                                                              3.054

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
output external delay                                                                                                0.000     0.000
data required time                                                                                                             0.000
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.000
data arrival time                                                                                                             -3.054
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -3.054


#Path 43
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[13] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutA[13].outpad[0] (.output at (46,68) clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                               0.894     0.894
| (inter-block routing)                                                                                              0.000     0.894
| (intra 'bram' routing)                                                                                             0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (42,65))                                                                   0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                    0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[13] (RS_TDP36K at (42,65)) [clock-to-output]                                              0.000     1.187
| (intra 'bram' routing)                                                                                             0.000     1.187
| (inter-block routing)                                                                                              0.220     1.407
| (intra 'clb' routing)                                                                                              0.085     1.492
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[13].in[0] (.names at (45,65))                        0.000     1.492
| (primitive '.names' combinational delay)                                                                           0.148     1.640
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[13].out[0] (.names at (45,65))                       0.000     1.640
| (intra 'clb' routing)                                                                                              0.085     1.725
doutA[13].in[2] (.names at (45,65))                                                                                  0.000     1.725
| (primitive '.names' combinational delay)                                                                           0.197     1.922
doutA[13].out[0] (.names at (45,65))                                                                                 0.000     1.922
| (intra 'clb' routing)                                                                                              0.000     1.922
| (inter-block routing)                                                                                              0.399     2.321
| (intra 'io' routing)                                                                                               0.733     3.054
out:doutA[13].outpad[0] (.output at (46,68))                                                                         0.000     3.054
data arrival time                                                                                                              3.054

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
output external delay                                                                                                0.000     0.000
data required time                                                                                                             0.000
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.000
data arrival time                                                                                                             -3.054
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -3.054


#Path 44
Startpoint: DATA_OUT_B2[10]_1.RDATA_B1[11] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutB[11].outpad[0] (.output at (43,68) clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                               0.894     0.894
| (inter-block routing)                                                                                              0.000     0.894
| (intra 'bram' routing)                                                                                             0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (42,65))                                                                   0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                    0.345     1.240
DATA_OUT_B2[10]_1.RDATA_B1[11] (RS_TDP36K at (42,65)) [clock-to-output]                                              0.000     1.240
| (intra 'bram' routing)                                                                                             0.000     1.240
| (inter-block routing)                                                                                              0.342     1.581
| (intra 'clb' routing)                                                                                              0.085     1.666
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[11].in[0] (.names at (43,67))                        0.000     1.666
| (primitive '.names' combinational delay)                                                                           0.136     1.802
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[11].out[0] (.names at (43,67))                       0.000     1.802
| (intra 'clb' routing)                                                                                              0.085     1.887
doutB[11].in[2] (.names at (43,67))                                                                                  0.000     1.887
| (primitive '.names' combinational delay)                                                                           0.148     2.035
doutB[11].out[0] (.names at (43,67))                                                                                 0.000     2.035
| (intra 'clb' routing)                                                                                              0.000     2.035
| (inter-block routing)                                                                                              0.284     2.318
| (intra 'io' routing)                                                                                               0.733     3.051
out:doutB[11].outpad[0] (.output at (43,68))                                                                         0.000     3.051
data arrival time                                                                                                              3.051

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
output external delay                                                                                                0.000     0.000
data required time                                                                                                             0.000
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.000
data arrival time                                                                                                             -3.051
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -3.051


#Path 45
Startpoint: DATA_OUT_B2[10]_1.RDATA_B1[1] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutB[1].outpad[0] (.output at (45,68) clocked by clk)
Path Type : setup

Point                                                                                                                Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                      0.000     0.000
| (intra 'io' routing)                                                                                              0.894     0.894
| (inter-block routing)                                                                                             0.000     0.894
| (intra 'bram' routing)                                                                                            0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (42,65))                                                                  0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                   0.345     1.240
DATA_OUT_B2[10]_1.RDATA_B1[1] (RS_TDP36K at (42,65)) [clock-to-output]                                              0.000     1.240
| (intra 'bram' routing)                                                                                            0.000     1.240
| (inter-block routing)                                                                                             0.342     1.581
| (intra 'clb' routing)                                                                                             0.085     1.666
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[1].in[0] (.names at (45,67))                        0.000     1.666
| (primitive '.names' combinational delay)                                                                          0.099     1.766
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[1].out[0] (.names at (45,67))                       0.000     1.766
| (intra 'clb' routing)                                                                                             0.085     1.851
doutB[1].in[2] (.names at (45,67))                                                                                  0.000     1.851
| (primitive '.names' combinational delay)                                                                          0.135     1.986
doutB[1].out[0] (.names at (45,67))                                                                                 0.000     1.986
| (intra 'clb' routing)                                                                                             0.000     1.986
| (inter-block routing)                                                                                             0.284     2.270
| (intra 'io' routing)                                                                                              0.733     3.003
out:doutB[1].outpad[0] (.output at (45,68))                                                                         0.000     3.003
data arrival time                                                                                                             3.003

clock clk (rise edge)                                                                                               0.000     0.000
clock source latency                                                                                                0.000     0.000
clock uncertainty                                                                                                   0.000     0.000
output external delay                                                                                               0.000     0.000
data required time                                                                                                            0.000
-----------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                            0.000
data arrival time                                                                                                            -3.003
-----------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                             -3.003


#Path 46
Startpoint: DATA_OUT_B2[10]_1.RDATA_A2[12] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutA[28].outpad[0] (.output at (44,68) clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                               0.894     0.894
| (inter-block routing)                                                                                              0.000     0.894
| (intra 'bram' routing)                                                                                             0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (42,65))                                                                   0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                    0.051     0.945
DATA_OUT_B2[10]_1.RDATA_A2[12] (RS_TDP36K at (42,65)) [clock-to-output]                                              0.000     0.945
| (intra 'bram' routing)                                                                                             0.000     0.945
| (inter-block routing)                                                                                              0.220     1.165
| (intra 'clb' routing)                                                                                              0.085     1.250
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[28].in[0] (.names at (43,65))                        0.000     1.250
| (primitive '.names' combinational delay)                                                                           0.135     1.385
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[28].out[0] (.names at (43,65))                       0.000     1.385
| (intra 'clb' routing)                                                                                              0.000     1.385
| (inter-block routing)                                                                                              0.162     1.547
| (intra 'clb' routing)                                                                                              0.085     1.632
doutA[28].in[2] (.names at (43,65))                                                                                 -0.000     1.632
| (primitive '.names' combinational delay)                                                                           0.218     1.850
doutA[28].out[0] (.names at (43,65))                                                                                 0.000     1.850
| (intra 'clb' routing)                                                                                              0.000     1.850
| (inter-block routing)                                                                                              0.399     2.250
| (intra 'io' routing)                                                                                               0.733     2.982
out:doutA[28].outpad[0] (.output at (44,68))                                                                         0.000     2.982
data arrival time                                                                                                              2.982

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
output external delay                                                                                                0.000     0.000
data required time                                                                                                             0.000
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.000
data arrival time                                                                                                             -2.982
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -2.982


#Path 47
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[15] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutA[15].outpad[0] (.output at (46,68) clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                               0.894     0.894
| (inter-block routing)                                                                                              0.000     0.894
| (intra 'bram' routing)                                                                                             0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (42,65))                                                                   0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                    0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[15] (RS_TDP36K at (42,65)) [clock-to-output]                                              0.000     1.187
| (intra 'bram' routing)                                                                                             0.000     1.187
| (inter-block routing)                                                                                              0.220     1.407
| (intra 'clb' routing)                                                                                              0.085     1.492
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[15].in[0] (.names at (45,65))                        0.000     1.492
| (primitive '.names' combinational delay)                                                                           0.099     1.591
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[15].out[0] (.names at (45,65))                       0.000     1.591
| (intra 'clb' routing)                                                                                              0.085     1.676
doutA[15].in[2] (.names at (45,65))                                                                                  0.000     1.676
| (primitive '.names' combinational delay)                                                                           0.148     1.824
doutA[15].out[0] (.names at (45,65))                                                                                 0.000     1.824
| (intra 'clb' routing)                                                                                              0.000     1.824
| (inter-block routing)                                                                                              0.399     2.223
| (intra 'io' routing)                                                                                               0.733     2.956
out:doutA[15].outpad[0] (.output at (46,68))                                                                         0.000     2.956
data arrival time                                                                                                              2.956

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
output external delay                                                                                                0.000     0.000
data required time                                                                                                             0.000
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.000
data arrival time                                                                                                             -2.956
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -2.956


#Path 48
Startpoint: DATA_OUT_B2[10]_1.RDATA_A1[12] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutA[12].outpad[0] (.output at (45,68) clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                               0.894     0.894
| (inter-block routing)                                                                                              0.000     0.894
| (intra 'bram' routing)                                                                                             0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (42,65))                                                                   0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                    0.293     1.187
DATA_OUT_B2[10]_1.RDATA_A1[12] (RS_TDP36K at (42,65)) [clock-to-output]                                              0.000     1.187
| (intra 'bram' routing)                                                                                             0.000     1.187
| (inter-block routing)                                                                                              0.220     1.407
| (intra 'clb' routing)                                                                                              0.085     1.492
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[12].in[0] (.names at (44,65))                        0.000     1.492
| (primitive '.names' combinational delay)                                                                           0.099     1.591
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[12].out[0] (.names at (44,65))                       0.000     1.591
| (intra 'clb' routing)                                                                                              0.085     1.676
doutA[12].in[2] (.names at (44,65))                                                                                  0.000     1.676
| (primitive '.names' combinational delay)                                                                           0.148     1.824
doutA[12].out[0] (.names at (44,65))                                                                                 0.000     1.824
| (intra 'clb' routing)                                                                                              0.000     1.824
| (inter-block routing)                                                                                              0.399     2.223
| (intra 'io' routing)                                                                                               0.733     2.956
out:doutA[12].outpad[0] (.output at (45,68))                                                                         0.000     2.956
data arrival time                                                                                                              2.956

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
output external delay                                                                                                0.000     0.000
data required time                                                                                                             0.000
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.000
data arrival time                                                                                                             -2.956
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -2.956


#Path 49
Startpoint: DATA_OUT_B2[10]_1.RDATA_B2[0] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutB[16].outpad[0] (.output at (41,68) clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                               0.894     0.894
| (inter-block routing)                                                                                              0.000     0.894
| (intra 'bram' routing)                                                                                             0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (42,65))                                                                   0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                    0.294     1.188
DATA_OUT_B2[10]_1.RDATA_B2[0] (RS_TDP36K at (42,65)) [clock-to-output]                                               0.000     1.188
| (intra 'bram' routing)                                                                                             0.000     1.188
| (inter-block routing)                                                                                              0.220     1.408
| (intra 'clb' routing)                                                                                              0.085     1.493
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[16].in[0] (.names at (40,65))                        0.000     1.493
| (primitive '.names' combinational delay)                                                                           0.099     1.592
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$55[16].out[0] (.names at (40,65))                       0.000     1.592
| (intra 'clb' routing)                                                                                              0.085     1.677
doutB[16].in[2] (.names at (40,65))                                                                                  0.000     1.677
| (primitive '.names' combinational delay)                                                                           0.135     1.813
doutB[16].out[0] (.names at (40,65))                                                                                 0.000     1.813
| (intra 'clb' routing)                                                                                              0.000     1.813
| (inter-block routing)                                                                                              0.399     2.212
| (intra 'io' routing)                                                                                               0.733     2.945
out:doutB[16].outpad[0] (.output at (41,68))                                                                         0.000     2.945
data arrival time                                                                                                              2.945

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
output external delay                                                                                                0.000     0.000
data required time                                                                                                             0.000
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.000
data arrival time                                                                                                             -2.945
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -2.945


#Path 50
Startpoint: DATA_OUT_B2[10]_1.RDATA_A2[10] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutA[26].outpad[0] (.output at (44,68) clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                               0.894     0.894
| (inter-block routing)                                                                                              0.000     0.894
| (intra 'bram' routing)                                                                                             0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (42,65))                                                                   0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                    0.051     0.945
DATA_OUT_B2[10]_1.RDATA_A2[10] (RS_TDP36K at (42,65)) [clock-to-output]                                              0.000     0.945
| (intra 'bram' routing)                                                                                             0.000     0.945
| (inter-block routing)                                                                                              0.342     1.287
| (intra 'clb' routing)                                                                                              0.085     1.372
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[26].in[0] (.names at (44,66))                       -0.000     1.372
| (primitive '.names' combinational delay)                                                                           0.136     1.507
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[26].out[0] (.names at (44,66))                       0.000     1.507
| (intra 'clb' routing)                                                                                              0.085     1.592
doutA[26].in[2] (.names at (44,66))                                                                                  0.000     1.592
| (primitive '.names' combinational delay)                                                                           0.218     1.810
doutA[26].out[0] (.names at (44,66))                                                                                 0.000     1.810
| (intra 'clb' routing)                                                                                              0.000     1.810
| (inter-block routing)                                                                                              0.342     2.152
| (intra 'io' routing)                                                                                               0.733     2.885
out:doutA[26].outpad[0] (.output at (44,68))                                                                         0.000     2.885
data arrival time                                                                                                              2.885

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
output external delay                                                                                                0.000     0.000
data required time                                                                                                             0.000
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.000
data arrival time                                                                                                             -2.885
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -2.885


#Path 51
Startpoint: DATA_OUT_B2[10]_1.RDATA_A2[4] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutA[20].outpad[0] (.output at (44,68) clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                               0.894     0.894
| (inter-block routing)                                                                                              0.000     0.894
| (intra 'bram' routing)                                                                                             0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (42,65))                                                                   0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                    0.051     0.945
DATA_OUT_B2[10]_1.RDATA_A2[4] (RS_TDP36K at (42,65)) [clock-to-output]                                               0.000     0.945
| (intra 'bram' routing)                                                                                             0.000     0.945
| (inter-block routing)                                                                                              0.342     1.287
| (intra 'clb' routing)                                                                                              0.085     1.372
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[20].in[0] (.names at (44,64))                       -0.000     1.372
| (primitive '.names' combinational delay)                                                                           0.136     1.507
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[20].out[0] (.names at (44,64))                       0.000     1.507
| (intra 'clb' routing)                                                                                              0.085     1.592
doutA[20].in[2] (.names at (44,64))                                                                                  0.000     1.592
| (primitive '.names' combinational delay)                                                                           0.218     1.810
doutA[20].out[0] (.names at (44,64))                                                                                 0.000     1.810
| (intra 'clb' routing)                                                                                              0.000     1.810
| (inter-block routing)                                                                                              0.342     2.152
| (intra 'io' routing)                                                                                               0.733     2.885
out:doutA[20].outpad[0] (.output at (44,68))                                                                         0.000     2.885
data arrival time                                                                                                              2.885

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
output external delay                                                                                                0.000     0.000
data required time                                                                                                             0.000
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.000
data arrival time                                                                                                             -2.885
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -2.885


#Path 52
Startpoint: DATA_OUT_B2[10]_1.RDATA_A2[1] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutA[17].outpad[0] (.output at (43,68) clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                               0.894     0.894
| (inter-block routing)                                                                                              0.000     0.894
| (intra 'bram' routing)                                                                                             0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (42,65))                                                                   0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                    0.051     0.945
DATA_OUT_B2[10]_1.RDATA_A2[1] (RS_TDP36K at (42,65)) [clock-to-output]                                               0.000     0.945
| (intra 'bram' routing)                                                                                             0.000     0.945
| (inter-block routing)                                                                                              0.342     1.287
| (intra 'clb' routing)                                                                                              0.085     1.372
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[17].in[0] (.names at (43,64))                       -0.000     1.372
| (primitive '.names' combinational delay)                                                                           0.136     1.507
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[17].out[0] (.names at (43,64))                       0.000     1.507
| (intra 'clb' routing)                                                                                              0.085     1.592
doutA[17].in[2] (.names at (43,64))                                                                                  0.000     1.592
| (primitive '.names' combinational delay)                                                                           0.218     1.810
doutA[17].out[0] (.names at (43,64))                                                                                 0.000     1.810
| (intra 'clb' routing)                                                                                              0.000     1.810
| (inter-block routing)                                                                                              0.342     2.152
| (intra 'io' routing)                                                                                               0.733     2.885
out:doutA[17].outpad[0] (.output at (43,68))                                                                         0.000     2.885
data arrival time                                                                                                              2.885

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
output external delay                                                                                                0.000     0.000
data required time                                                                                                             0.000
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.000
data arrival time                                                                                                             -2.885
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -2.885


#Path 53
Startpoint: DATA_OUT_B2[10]_1.RDATA_A2[14] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutA[30].outpad[0] (.output at (42,68) clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                               0.894     0.894
| (inter-block routing)                                                                                              0.000     0.894
| (intra 'bram' routing)                                                                                             0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (42,65))                                                                   0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                    0.051     0.945
DATA_OUT_B2[10]_1.RDATA_A2[14] (RS_TDP36K at (42,65)) [clock-to-output]                                              0.000     0.945
| (intra 'bram' routing)                                                                                             0.000     0.945
| (inter-block routing)                                                                                              0.220     1.165
| (intra 'clb' routing)                                                                                              0.085     1.250
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[30].in[0] (.names at (43,65))                        0.000     1.250
| (primitive '.names' combinational delay)                                                                           0.218     1.468
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[30].out[0] (.names at (43,65))                       0.000     1.468
| (intra 'clb' routing)                                                                                              0.085     1.553
doutA[30].in[2] (.names at (43,65))                                                                                  0.000     1.553
| (primitive '.names' combinational delay)                                                                           0.197     1.750
doutA[30].out[0] (.names at (43,65))                                                                                 0.000     1.750
| (intra 'clb' routing)                                                                                              0.000     1.750
| (inter-block routing)                                                                                              0.399     2.149
| (intra 'io' routing)                                                                                               0.733     2.882
out:doutA[30].outpad[0] (.output at (42,68))                                                                         0.000     2.882
data arrival time                                                                                                              2.882

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
output external delay                                                                                                0.000     0.000
data required time                                                                                                             0.000
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.000
data arrival time                                                                                                             -2.882
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -2.882


#Path 54
Startpoint: DATA_OUT_B2[10]_1.RDATA_A2[0] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutA[16].outpad[0] (.output at (44,68) clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                               0.894     0.894
| (inter-block routing)                                                                                              0.000     0.894
| (intra 'bram' routing)                                                                                             0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (42,65))                                                                   0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                    0.051     0.945
DATA_OUT_B2[10]_1.RDATA_A2[0] (RS_TDP36K at (42,65)) [clock-to-output]                                               0.000     0.945
| (intra 'bram' routing)                                                                                             0.000     0.945
| (inter-block routing)                                                                                              0.342     1.287
| (intra 'clb' routing)                                                                                              0.085     1.372
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[16].in[0] (.names at (43,64))                       -0.000     1.372
| (primitive '.names' combinational delay)                                                                           0.148     1.519
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[16].out[0] (.names at (43,64))                       0.000     1.519
| (intra 'clb' routing)                                                                                              0.085     1.605
doutA[16].in[2] (.names at (43,64))                                                                                  0.000     1.605
| (primitive '.names' combinational delay)                                                                           0.197     1.801
doutA[16].out[0] (.names at (43,64))                                                                                 0.000     1.801
| (intra 'clb' routing)                                                                                              0.000     1.801
| (inter-block routing)                                                                                              0.342     2.143
| (intra 'io' routing)                                                                                               0.733     2.876
out:doutA[16].outpad[0] (.output at (44,68))                                                                         0.000     2.876
data arrival time                                                                                                              2.876

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
output external delay                                                                                                0.000     0.000
data required time                                                                                                             0.000
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.000
data arrival time                                                                                                             -2.876
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -2.876


#Path 55
Startpoint: DATA_OUT_B2[10]_1.RDATA_A2[3] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutA[19].outpad[0] (.output at (44,68) clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                               0.894     0.894
| (inter-block routing)                                                                                              0.000     0.894
| (intra 'bram' routing)                                                                                             0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (42,65))                                                                   0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                    0.051     0.945
DATA_OUT_B2[10]_1.RDATA_A2[3] (RS_TDP36K at (42,65)) [clock-to-output]                                               0.000     0.945
| (intra 'bram' routing)                                                                                             0.000     0.945
| (inter-block routing)                                                                                              0.342     1.287
| (intra 'clb' routing)                                                                                              0.085     1.372
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[19].in[0] (.names at (44,64))                       -0.000     1.372
| (primitive '.names' combinational delay)                                                                           0.148     1.519
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[19].out[0] (.names at (44,64))                       0.000     1.519
| (intra 'clb' routing)                                                                                              0.085     1.605
doutA[19].in[2] (.names at (44,64))                                                                                  0.000     1.605
| (primitive '.names' combinational delay)                                                                           0.197     1.801
doutA[19].out[0] (.names at (44,64))                                                                                 0.000     1.801
| (intra 'clb' routing)                                                                                              0.000     1.801
| (inter-block routing)                                                                                              0.342     2.143
| (intra 'io' routing)                                                                                               0.733     2.876
out:doutA[19].outpad[0] (.output at (44,68))                                                                         0.000     2.876
data arrival time                                                                                                              2.876

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
output external delay                                                                                                0.000     0.000
data required time                                                                                                             0.000
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.000
data arrival time                                                                                                             -2.876
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -2.876


#Path 56
Startpoint: DATA_OUT_B2[10]_1.RDATA_A2[9] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutA[25].outpad[0] (.output at (44,68) clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                               0.894     0.894
| (inter-block routing)                                                                                              0.000     0.894
| (intra 'bram' routing)                                                                                             0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (42,65))                                                                   0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                    0.051     0.945
DATA_OUT_B2[10]_1.RDATA_A2[9] (RS_TDP36K at (42,65)) [clock-to-output]                                               0.000     0.945
| (intra 'bram' routing)                                                                                             0.000     0.945
| (inter-block routing)                                                                                              0.342     1.287
| (intra 'clb' routing)                                                                                              0.085     1.372
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[25].in[0] (.names at (44,66))                       -0.000     1.372
| (primitive '.names' combinational delay)                                                                           0.148     1.519
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[25].out[0] (.names at (44,66))                       0.000     1.519
| (intra 'clb' routing)                                                                                              0.085     1.605
doutA[25].in[2] (.names at (44,66))                                                                                  0.000     1.605
| (primitive '.names' combinational delay)                                                                           0.197     1.801
doutA[25].out[0] (.names at (44,66))                                                                                 0.000     1.801
| (intra 'clb' routing)                                                                                              0.000     1.801
| (inter-block routing)                                                                                              0.342     2.143
| (intra 'io' routing)                                                                                               0.733     2.876
out:doutA[25].outpad[0] (.output at (44,68))                                                                         0.000     2.876
data arrival time                                                                                                              2.876

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
output external delay                                                                                                0.000     0.000
data required time                                                                                                             0.000
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.000
data arrival time                                                                                                             -2.876
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -2.876


#Path 57
Startpoint: DATA_OUT_B2[10]_1.RDATA_A2[13] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutA[29].outpad[0] (.output at (42,68) clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                               0.894     0.894
| (inter-block routing)                                                                                              0.000     0.894
| (intra 'bram' routing)                                                                                             0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (42,65))                                                                   0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                    0.051     0.945
DATA_OUT_B2[10]_1.RDATA_A2[13] (RS_TDP36K at (42,65)) [clock-to-output]                                              0.000     0.945
| (intra 'bram' routing)                                                                                             0.000     0.945
| (inter-block routing)                                                                                              0.220     1.165
| (intra 'clb' routing)                                                                                              0.085     1.250
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[29].in[0] (.names at (43,65))                        0.000     1.250
| (primitive '.names' combinational delay)                                                                           0.218     1.468
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[29].out[0] (.names at (43,65))                       0.000     1.468
| (intra 'clb' routing)                                                                                              0.085     1.553
doutA[29].in[2] (.names at (43,65))                                                                                  0.000     1.553
| (primitive '.names' combinational delay)                                                                           0.148     1.701
doutA[29].out[0] (.names at (43,65))                                                                                 0.000     1.701
| (intra 'clb' routing)                                                                                              0.000     1.701
| (inter-block routing)                                                                                              0.399     2.100
| (intra 'io' routing)                                                                                               0.733     2.833
out:doutA[29].outpad[0] (.output at (42,68))                                                                         0.000     2.833
data arrival time                                                                                                              2.833

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
output external delay                                                                                                0.000     0.000
data required time                                                                                                             0.000
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.000
data arrival time                                                                                                             -2.833
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -2.833


#Path 58
Startpoint: DATA_OUT_B2[10]_1.RDATA_A2[7] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutA[23].outpad[0] (.output at (40,68) clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                               0.894     0.894
| (inter-block routing)                                                                                              0.000     0.894
| (intra 'bram' routing)                                                                                             0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (42,65))                                                                   0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                    0.051     0.945
DATA_OUT_B2[10]_1.RDATA_A2[7] (RS_TDP36K at (42,65)) [clock-to-output]                                               0.000     0.945
| (intra 'bram' routing)                                                                                             0.000     0.945
| (inter-block routing)                                                                                              0.220     1.165
| (intra 'clb' routing)                                                                                              0.085     1.250
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[23].in[0] (.names at (41,65))                        0.000     1.250
| (primitive '.names' combinational delay)                                                                           0.135     1.385
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[23].out[0] (.names at (41,65))                       0.000     1.385
| (intra 'clb' routing)                                                                                              0.085     1.470
doutA[23].in[2] (.names at (41,65))                                                                                  0.000     1.470
| (primitive '.names' combinational delay)                                                                           0.218     1.688
doutA[23].out[0] (.names at (41,65))                                                                                 0.000     1.688
| (intra 'clb' routing)                                                                                              0.000     1.688
| (inter-block routing)                                                                                              0.399     2.088
| (intra 'io' routing)                                                                                               0.733     2.821
out:doutA[23].outpad[0] (.output at (40,68))                                                                         0.000     2.821
data arrival time                                                                                                              2.821

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
output external delay                                                                                                0.000     0.000
data required time                                                                                                             0.000
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.000
data arrival time                                                                                                             -2.821
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -2.821


#Path 59
Startpoint: DATA_OUT_B2[10]_1.RDATA_A2[6] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutA[22].outpad[0] (.output at (42,68) clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                               0.894     0.894
| (inter-block routing)                                                                                              0.000     0.894
| (intra 'bram' routing)                                                                                             0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (42,65))                                                                   0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                    0.051     0.945
DATA_OUT_B2[10]_1.RDATA_A2[6] (RS_TDP36K at (42,65)) [clock-to-output]                                               0.000     0.945
| (intra 'bram' routing)                                                                                             0.000     0.945
| (inter-block routing)                                                                                              0.220     1.165
| (intra 'clb' routing)                                                                                              0.085     1.250
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[22].in[0] (.names at (41,65))                        0.000     1.250
| (primitive '.names' combinational delay)                                                                           0.148     1.398
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[22].out[0] (.names at (41,65))                       0.000     1.398
| (intra 'clb' routing)                                                                                              0.085     1.483
doutA[22].in[2] (.names at (41,65))                                                                                  0.000     1.483
| (primitive '.names' combinational delay)                                                                           0.197     1.680
doutA[22].out[0] (.names at (41,65))                                                                                 0.000     1.680
| (intra 'clb' routing)                                                                                              0.000     1.680
| (inter-block routing)                                                                                              0.399     2.079
| (intra 'io' routing)                                                                                               0.733     2.812
out:doutA[22].outpad[0] (.output at (42,68))                                                                         0.000     2.812
data arrival time                                                                                                              2.812

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
output external delay                                                                                                0.000     0.000
data required time                                                                                                             0.000
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.000
data arrival time                                                                                                             -2.812
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -2.812


#Path 60
Startpoint: DATA_OUT_B2[10]_1.RDATA_A2[15] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutA[31].outpad[0] (.output at (44,68) clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                               0.894     0.894
| (inter-block routing)                                                                                              0.000     0.894
| (intra 'bram' routing)                                                                                             0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (42,65))                                                                   0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                    0.051     0.945
DATA_OUT_B2[10]_1.RDATA_A2[15] (RS_TDP36K at (42,65)) [clock-to-output]                                              0.000     0.945
| (intra 'bram' routing)                                                                                             0.000     0.945
| (inter-block routing)                                                                                              0.220     1.165
| (intra 'clb' routing)                                                                                              0.085     1.250
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[31].in[0] (.names at (43,65))                        0.000     1.250
| (primitive '.names' combinational delay)                                                                           0.135     1.385
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[31].out[0] (.names at (43,65))                       0.000     1.385
| (intra 'clb' routing)                                                                                              0.085     1.470
doutA[31].in[2] (.names at (43,65))                                                                                  0.000     1.470
| (primitive '.names' combinational delay)                                                                           0.197     1.667
doutA[31].out[0] (.names at (43,65))                                                                                 0.000     1.667
| (intra 'clb' routing)                                                                                              0.000     1.667
| (inter-block routing)                                                                                              0.399     2.067
| (intra 'io' routing)                                                                                               0.733     2.800
out:doutA[31].outpad[0] (.output at (44,68))                                                                         0.000     2.800
data arrival time                                                                                                              2.800

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
output external delay                                                                                                0.000     0.000
data required time                                                                                                             0.000
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.000
data arrival time                                                                                                             -2.800
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -2.800


#Path 61
Startpoint: DATA_OUT_B2[10]_1.RDATA_A2[2] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutA[18].outpad[0] (.output at (43,68) clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                               0.894     0.894
| (inter-block routing)                                                                                              0.000     0.894
| (intra 'bram' routing)                                                                                             0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (42,65))                                                                   0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                    0.051     0.945
DATA_OUT_B2[10]_1.RDATA_A2[2] (RS_TDP36K at (42,65)) [clock-to-output]                                               0.000     0.945
| (intra 'bram' routing)                                                                                             0.000     0.945
| (inter-block routing)                                                                                              0.342     1.287
| (intra 'clb' routing)                                                                                              0.085     1.372
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[18].in[0] (.names at (43,64))                       -0.000     1.372
| (primitive '.names' combinational delay)                                                                           0.099     1.471
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[18].out[0] (.names at (43,64))                       0.000     1.471
| (intra 'clb' routing)                                                                                              0.085     1.556
doutA[18].in[2] (.names at (43,64))                                                                                  0.000     1.556
| (primitive '.names' combinational delay)                                                                           0.148     1.704
doutA[18].out[0] (.names at (43,64))                                                                                 0.000     1.704
| (intra 'clb' routing)                                                                                              0.000     1.704
| (inter-block routing)                                                                                              0.342     2.045
| (intra 'io' routing)                                                                                               0.733     2.778
out:doutA[18].outpad[0] (.output at (43,68))                                                                         0.000     2.778
data arrival time                                                                                                              2.778

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
output external delay                                                                                                0.000     0.000
data required time                                                                                                             0.000
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.000
data arrival time                                                                                                             -2.778
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -2.778


#Path 62
Startpoint: DATA_OUT_B2[10]_1.RDATA_A2[5] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutA[21].outpad[0] (.output at (44,68) clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                               0.894     0.894
| (inter-block routing)                                                                                              0.000     0.894
| (intra 'bram' routing)                                                                                             0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (42,65))                                                                   0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                    0.051     0.945
DATA_OUT_B2[10]_1.RDATA_A2[5] (RS_TDP36K at (42,65)) [clock-to-output]                                               0.000     0.945
| (intra 'bram' routing)                                                                                             0.000     0.945
| (inter-block routing)                                                                                              0.342     1.287
| (intra 'clb' routing)                                                                                              0.085     1.372
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[21].in[0] (.names at (44,64))                       -0.000     1.372
| (primitive '.names' combinational delay)                                                                           0.099     1.471
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[21].out[0] (.names at (44,64))                       0.000     1.471
| (intra 'clb' routing)                                                                                              0.085     1.556
doutA[21].in[2] (.names at (44,64))                                                                                  0.000     1.556
| (primitive '.names' combinational delay)                                                                           0.148     1.704
doutA[21].out[0] (.names at (44,64))                                                                                 0.000     1.704
| (intra 'clb' routing)                                                                                              0.000     1.704
| (inter-block routing)                                                                                              0.342     2.045
| (intra 'io' routing)                                                                                               0.733     2.778
out:doutA[21].outpad[0] (.output at (44,68))                                                                         0.000     2.778
data arrival time                                                                                                              2.778

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
output external delay                                                                                                0.000     0.000
data required time                                                                                                             0.000
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.000
data arrival time                                                                                                             -2.778
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -2.778


#Path 63
Startpoint: DATA_OUT_B2[10]_1.RDATA_A2[11] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutA[27].outpad[0] (.output at (44,68) clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                               0.894     0.894
| (inter-block routing)                                                                                              0.000     0.894
| (intra 'bram' routing)                                                                                             0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (42,65))                                                                   0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                    0.051     0.945
DATA_OUT_B2[10]_1.RDATA_A2[11] (RS_TDP36K at (42,65)) [clock-to-output]                                              0.000     0.945
| (intra 'bram' routing)                                                                                             0.000     0.945
| (inter-block routing)                                                                                              0.342     1.287
| (intra 'clb' routing)                                                                                              0.085     1.372
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[27].in[0] (.names at (44,66))                       -0.000     1.372
| (primitive '.names' combinational delay)                                                                           0.099     1.471
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[27].out[0] (.names at (44,66))                       0.000     1.471
| (intra 'clb' routing)                                                                                              0.085     1.556
doutA[27].in[2] (.names at (44,66))                                                                                  0.000     1.556
| (primitive '.names' combinational delay)                                                                           0.148     1.704
doutA[27].out[0] (.names at (44,66))                                                                                 0.000     1.704
| (intra 'clb' routing)                                                                                              0.000     1.704
| (inter-block routing)                                                                                              0.342     2.045
| (intra 'io' routing)                                                                                               0.733     2.778
out:doutA[27].outpad[0] (.output at (44,68))                                                                         0.000     2.778
data arrival time                                                                                                              2.778

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
output external delay                                                                                                0.000     0.000
data required time                                                                                                             0.000
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.000
data arrival time                                                                                                             -2.778
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -2.778


#Path 64
Startpoint: DATA_OUT_B2[10]_1.RDATA_A2[8] (RS_TDP36K at (42,65) clocked by clk)
Endpoint  : out:doutA[24].outpad[0] (.output at (41,68) clocked by clk)
Path Type : setup

Point                                                                                                                 Incr      Path
------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                                       0.000     0.000
| (intra 'io' routing)                                                                                               0.894     0.894
| (inter-block routing)                                                                                              0.000     0.894
| (intra 'bram' routing)                                                                                             0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (42,65))                                                                   0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                                    0.051     0.945
DATA_OUT_B2[10]_1.RDATA_A2[8] (RS_TDP36K at (42,65)) [clock-to-output]                                               0.000     0.945
| (intra 'bram' routing)                                                                                             0.000     0.945
| (inter-block routing)                                                                                              0.220     1.165
| (intra 'clb' routing)                                                                                              0.085     1.250
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[24].in[0] (.names at (41,65))                        0.000     1.250
| (primitive '.names' combinational delay)                                                                           0.099     1.349
$abc$1666$abc$514$auto$memory_dff.cc:782:handle_rd_port_addr$64[24].out[0] (.names at (41,65))                       0.000     1.349
| (intra 'clb' routing)                                                                                              0.085     1.434
doutA[24].in[2] (.names at (41,65))                                                                                  0.000     1.434
| (primitive '.names' combinational delay)                                                                           0.148     1.582
doutA[24].out[0] (.names at (41,65))                                                                                 0.000     1.582
| (intra 'clb' routing)                                                                                              0.000     1.582
| (inter-block routing)                                                                                              0.457     2.039
| (intra 'io' routing)                                                                                               0.733     2.772
out:doutA[24].outpad[0] (.output at (41,68))                                                                         0.000     2.772
data arrival time                                                                                                              2.772

clock clk (rise edge)                                                                                                0.000     0.000
clock source latency                                                                                                 0.000     0.000
clock uncertainty                                                                                                    0.000     0.000
output external delay                                                                                                0.000     0.000
data required time                                                                                                             0.000
------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                             0.000
data arrival time                                                                                                             -2.772
------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                              -2.772


#Path 65
Startpoint: addrB[4].inpad[0] (.input at (42,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WEN_A2[0] (RS_TDP36K at (42,65) clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
input external delay                                                                              0.000     0.000
addrB[4].inpad[0] (.input at (42,68))                                                             0.000     0.000
| (intra 'io' routing)                                                                            0.894     0.894
| (inter-block routing)                                                                           0.342     1.236
| (intra 'clb' routing)                                                                           0.085     1.321
$abc$2836$new_new_n220__.in[2] (.names at (41,66))                                                0.000     1.321
| (primitive '.names' combinational delay)                                                        0.218     1.539
$abc$2836$new_new_n220__.out[0] (.names at (41,66))                                               0.000     1.539
| (intra 'clb' routing)                                                                           0.000     1.539
| (inter-block routing)                                                                           0.342     1.881
| (intra 'clb' routing)                                                                           0.085     1.966
$abc$1666$abc$514$auto$rtlil.cc:2388:ReduceOr$76.in[4] (.names at (40,67))                        0.000     1.966
| (primitive '.names' combinational delay)                                                        0.103     2.068
$abc$1666$abc$514$auto$rtlil.cc:2388:ReduceOr$76.out[0] (.names at (40,67))                       0.000     2.068
| (intra 'clb' routing)                                                                           0.000     2.068
| (inter-block routing)                                                                           0.399     2.468
| (intra 'bram' routing)                                                                          0.000     2.468
DATA_OUT_B2[10]_1.WEN_A2[0] (RS_TDP36K at (42,65))                                                0.000     2.468
data arrival time                                                                                           2.468

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                    0.000     0.000
| (intra 'io' routing)                                                                            0.894     0.894
| (inter-block routing)                                                                           0.000     0.894
| (intra 'bram' routing)                                                                          0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (42,65))                                                0.000     0.894
clock uncertainty                                                                                 0.000     0.894
cell setup time                                                                                  -0.199     0.696
data required time                                                                                          0.696
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          0.696
data arrival time                                                                                          -2.468
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -1.772


#Path 66
Startpoint: addrB[4].inpad[0] (.input at (42,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WEN_A1[0] (RS_TDP36K at (42,65) clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
input external delay                                                                              0.000     0.000
addrB[4].inpad[0] (.input at (42,68))                                                             0.000     0.000
| (intra 'io' routing)                                                                            0.894     0.894
| (inter-block routing)                                                                           0.342     1.236
| (intra 'clb' routing)                                                                           0.085     1.321
$abc$2836$new_new_n220__.in[2] (.names at (41,66))                                                0.000     1.321
| (primitive '.names' combinational delay)                                                        0.218     1.539
$abc$2836$new_new_n220__.out[0] (.names at (41,66))                                               0.000     1.539
| (intra 'clb' routing)                                                                           0.000     1.539
| (inter-block routing)                                                                           0.342     1.881
| (intra 'clb' routing)                                                                           0.085     1.966
$abc$1666$abc$514$auto$rtlil.cc:2388:ReduceOr$76.in[4] (.names at (40,67))                        0.000     1.966
| (primitive '.names' combinational delay)                                                        0.103     2.068
$abc$1666$abc$514$auto$rtlil.cc:2388:ReduceOr$76.out[0] (.names at (40,67))                       0.000     2.068
| (intra 'clb' routing)                                                                           0.000     2.068
| (inter-block routing)                                                                           0.399     2.468
| (intra 'bram' routing)                                                                          0.000     2.468
DATA_OUT_B2[10]_1.WEN_A1[0] (RS_TDP36K at (42,65))                                                0.000     2.468
data arrival time                                                                                           2.468

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                    0.000     0.000
| (intra 'io' routing)                                                                            0.894     0.894
| (inter-block routing)                                                                           0.000     0.894
| (intra 'bram' routing)                                                                          0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (42,65))                                                0.000     0.894
clock uncertainty                                                                                 0.000     0.894
cell setup time                                                                                  -0.159     0.736
data required time                                                                                          0.736
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          0.736
data arrival time                                                                                          -2.468
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -1.732


#Path 67
Startpoint: addrB[4].inpad[0] (.input at (42,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.BE_A2[0] (RS_TDP36K at (42,65) clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
input external delay                                                                              0.000     0.000
addrB[4].inpad[0] (.input at (42,68))                                                             0.000     0.000
| (intra 'io' routing)                                                                            0.894     0.894
| (inter-block routing)                                                                           0.342     1.236
| (intra 'clb' routing)                                                                           0.085     1.321
$abc$2836$new_new_n220__.in[2] (.names at (41,66))                                                0.000     1.321
| (primitive '.names' combinational delay)                                                        0.218     1.539
$abc$2836$new_new_n220__.out[0] (.names at (41,66))                                               0.000     1.539
| (intra 'clb' routing)                                                                           0.000     1.539
| (inter-block routing)                                                                           0.342     1.881
| (intra 'clb' routing)                                                                           0.085     1.966
$abc$1666$abc$514$auto$rtlil.cc:2388:ReduceOr$76.in[4] (.names at (40,67))                        0.000     1.966
| (primitive '.names' combinational delay)                                                        0.103     2.068
$abc$1666$abc$514$auto$rtlil.cc:2388:ReduceOr$76.out[0] (.names at (40,67))                       0.000     2.068
| (intra 'clb' routing)                                                                           0.000     2.068
| (inter-block routing)                                                                           0.399     2.468
| (intra 'bram' routing)                                                                          0.000     2.468
DATA_OUT_B2[10]_1.BE_A2[0] (RS_TDP36K at (42,65))                                                 0.000     2.468
data arrival time                                                                                           2.468

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                    0.000     0.000
| (intra 'io' routing)                                                                            0.894     0.894
| (inter-block routing)                                                                           0.000     0.894
| (intra 'bram' routing)                                                                          0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (42,65))                                                0.000     0.894
clock uncertainty                                                                                 0.000     0.894
cell setup time                                                                                  -0.119     0.775
data required time                                                                                          0.775
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          0.775
data arrival time                                                                                          -2.468
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -1.692


#Path 68
Startpoint: addrB[4].inpad[0] (.input at (42,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.BE_A2[1] (RS_TDP36K at (42,65) clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
input external delay                                                                              0.000     0.000
addrB[4].inpad[0] (.input at (42,68))                                                             0.000     0.000
| (intra 'io' routing)                                                                            0.894     0.894
| (inter-block routing)                                                                           0.342     1.236
| (intra 'clb' routing)                                                                           0.085     1.321
$abc$2836$new_new_n220__.in[2] (.names at (41,66))                                                0.000     1.321
| (primitive '.names' combinational delay)                                                        0.218     1.539
$abc$2836$new_new_n220__.out[0] (.names at (41,66))                                               0.000     1.539
| (intra 'clb' routing)                                                                           0.000     1.539
| (inter-block routing)                                                                           0.342     1.881
| (intra 'clb' routing)                                                                           0.085     1.966
$abc$1666$abc$514$auto$rtlil.cc:2388:ReduceOr$76.in[4] (.names at (40,67))                        0.000     1.966
| (primitive '.names' combinational delay)                                                        0.103     2.068
$abc$1666$abc$514$auto$rtlil.cc:2388:ReduceOr$76.out[0] (.names at (40,67))                       0.000     2.068
| (intra 'clb' routing)                                                                           0.000     2.068
| (inter-block routing)                                                                           0.399     2.468
| (intra 'bram' routing)                                                                          0.000     2.468
DATA_OUT_B2[10]_1.BE_A2[1] (RS_TDP36K at (42,65))                                                 0.000     2.468
data arrival time                                                                                           2.468

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                    0.000     0.000
| (intra 'io' routing)                                                                            0.894     0.894
| (inter-block routing)                                                                           0.000     0.894
| (intra 'bram' routing)                                                                          0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (42,65))                                                0.000     0.894
clock uncertainty                                                                                 0.000     0.894
cell setup time                                                                                  -0.119     0.775
data required time                                                                                          0.775
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          0.775
data arrival time                                                                                          -2.468
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -1.692


#Path 69
Startpoint: addrB[4].inpad[0] (.input at (42,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.BE_A1[0] (RS_TDP36K at (42,65) clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
input external delay                                                                              0.000     0.000
addrB[4].inpad[0] (.input at (42,68))                                                             0.000     0.000
| (intra 'io' routing)                                                                            0.894     0.894
| (inter-block routing)                                                                           0.342     1.236
| (intra 'clb' routing)                                                                           0.085     1.321
$abc$2836$new_new_n220__.in[2] (.names at (41,66))                                                0.000     1.321
| (primitive '.names' combinational delay)                                                        0.218     1.539
$abc$2836$new_new_n220__.out[0] (.names at (41,66))                                               0.000     1.539
| (intra 'clb' routing)                                                                           0.000     1.539
| (inter-block routing)                                                                           0.342     1.881
| (intra 'clb' routing)                                                                           0.085     1.966
$abc$1666$abc$514$auto$rtlil.cc:2388:ReduceOr$76.in[4] (.names at (40,67))                        0.000     1.966
| (primitive '.names' combinational delay)                                                        0.103     2.068
$abc$1666$abc$514$auto$rtlil.cc:2388:ReduceOr$76.out[0] (.names at (40,67))                       0.000     2.068
| (intra 'clb' routing)                                                                           0.000     2.068
| (inter-block routing)                                                                           0.399     2.468
| (intra 'bram' routing)                                                                          0.000     2.468
DATA_OUT_B2[10]_1.BE_A1[0] (RS_TDP36K at (42,65))                                                 0.000     2.468
data arrival time                                                                                           2.468

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                    0.000     0.000
| (intra 'io' routing)                                                                            0.894     0.894
| (inter-block routing)                                                                           0.000     0.894
| (intra 'bram' routing)                                                                          0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (42,65))                                                0.000     0.894
clock uncertainty                                                                                 0.000     0.894
cell setup time                                                                                  -0.112     0.783
data required time                                                                                          0.783
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          0.783
data arrival time                                                                                          -2.468
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -1.685


#Path 70
Startpoint: addrB[4].inpad[0] (.input at (42,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.BE_A1[1] (RS_TDP36K at (42,65) clocked by clk)
Path Type : setup

Point                                                                                              Incr      Path
-----------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
input external delay                                                                              0.000     0.000
addrB[4].inpad[0] (.input at (42,68))                                                             0.000     0.000
| (intra 'io' routing)                                                                            0.894     0.894
| (inter-block routing)                                                                           0.342     1.236
| (intra 'clb' routing)                                                                           0.085     1.321
$abc$2836$new_new_n220__.in[2] (.names at (41,66))                                                0.000     1.321
| (primitive '.names' combinational delay)                                                        0.218     1.539
$abc$2836$new_new_n220__.out[0] (.names at (41,66))                                               0.000     1.539
| (intra 'clb' routing)                                                                           0.000     1.539
| (inter-block routing)                                                                           0.342     1.881
| (intra 'clb' routing)                                                                           0.085     1.966
$abc$1666$abc$514$auto$rtlil.cc:2388:ReduceOr$76.in[4] (.names at (40,67))                        0.000     1.966
| (primitive '.names' combinational delay)                                                        0.103     2.068
$abc$1666$abc$514$auto$rtlil.cc:2388:ReduceOr$76.out[0] (.names at (40,67))                       0.000     2.068
| (intra 'clb' routing)                                                                           0.000     2.068
| (inter-block routing)                                                                           0.399     2.468
| (intra 'bram' routing)                                                                          0.000     2.468
DATA_OUT_B2[10]_1.BE_A1[1] (RS_TDP36K at (42,65))                                                 0.000     2.468
data arrival time                                                                                           2.468

clock clk (rise edge)                                                                             0.000     0.000
clock source latency                                                                              0.000     0.000
clk.inpad[0] (.input at (1,2))                                                                    0.000     0.000
| (intra 'io' routing)                                                                            0.894     0.894
| (inter-block routing)                                                                           0.000     0.894
| (intra 'bram' routing)                                                                          0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (42,65))                                                0.000     0.894
clock uncertainty                                                                                 0.000     0.894
cell setup time                                                                                  -0.112     0.783
data required time                                                                                          0.783
-----------------------------------------------------------------------------------------------------------------
data required time                                                                                          0.783
data arrival time                                                                                          -2.468
-----------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                           -1.685


#Path 71
Startpoint: dinB[8].inpad[0] (.input at (40,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B1[8] (RS_TDP36K at (42,65) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
dinB[8].inpad[0] (.input at (40,68))                                       0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.284     1.178
| (intra 'clb' routing)                                                    0.085     1.263
WDATA_B1[8]_1.in[0] (.names at (40,67))                                    0.000     1.263
| (primitive '.names' combinational delay)                                 0.218     1.481
WDATA_B1[8]_1.out[0] (.names at (40,67))                                   0.000     1.481
| (intra 'clb' routing)                                                    0.000     1.481
| (inter-block routing)                                                    0.399     1.881
| (intra 'bram' routing)                                                   0.000     1.881
DATA_OUT_B2[10]_1.WDATA_B1[8] (RS_TDP36K at (42,65))                       0.000     1.881
data arrival time                                                                    1.881

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (42,65))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.241     0.654
data required time                                                                   0.654
------------------------------------------------------------------------------------------
data required time                                                                   0.654
data arrival time                                                                   -1.881
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -1.227


#Path 72
Startpoint: dinB[4].inpad[0] (.input at (40,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B1[4] (RS_TDP36K at (42,65) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
dinB[4].inpad[0] (.input at (40,68))                                       0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.457     1.352
| (intra 'clb' routing)                                                    0.085     1.437
WDATA_B1[4]_1.in[0] (.names at (40,65))                                    0.000     1.437
| (primitive '.names' combinational delay)                                 0.218     1.655
WDATA_B1[4]_1.out[0] (.names at (40,65))                                   0.000     1.655
| (intra 'clb' routing)                                                    0.000     1.655
| (inter-block routing)                                                    0.220     1.875
| (intra 'bram' routing)                                                   0.000     1.875
DATA_OUT_B2[10]_1.WDATA_B1[4] (RS_TDP36K at (42,65))                       0.000     1.875
data arrival time                                                                    1.875

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (42,65))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.241     0.654
data required time                                                                   0.654
------------------------------------------------------------------------------------------
data required time                                                                   0.654
data arrival time                                                                   -1.875
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -1.221


#Path 73
Startpoint: dinB[3].inpad[0] (.input at (39,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B1[3] (RS_TDP36K at (42,65) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
dinB[3].inpad[0] (.input at (39,68))                                       0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.284     1.178
| (intra 'clb' routing)                                                    0.085     1.263
WDATA_B1[3]_1.in[0] (.names at (39,67))                                    0.000     1.263
| (primitive '.names' combinational delay)                                 0.218     1.481
WDATA_B1[3]_1.out[0] (.names at (39,67))                                   0.000     1.481
| (intra 'clb' routing)                                                    0.000     1.481
| (inter-block routing)                                                    0.342     1.823
| (intra 'bram' routing)                                                   0.000     1.823
DATA_OUT_B2[10]_1.WDATA_B1[3] (RS_TDP36K at (42,65))                       0.000     1.823
data arrival time                                                                    1.823

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (42,65))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.241     0.654
data required time                                                                   0.654
------------------------------------------------------------------------------------------
data required time                                                                   0.654
data arrival time                                                                   -1.823
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -1.169


#Path 74
Startpoint: dinB[0].inpad[0] (.input at (42,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B1[0] (RS_TDP36K at (42,65) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
dinB[0].inpad[0] (.input at (42,68))                                       0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.342     1.236
| (intra 'clb' routing)                                                    0.085     1.321
WDATA_B1[0]_1.in[0] (.names at (41,66))                                    0.000     1.321
| (primitive '.names' combinational delay)                                 0.148     1.469
WDATA_B1[0]_1.out[0] (.names at (41,66))                                   0.000     1.469
| (intra 'clb' routing)                                                    0.000     1.469
| (inter-block routing)                                                    0.342     1.810
| (intra 'bram' routing)                                                   0.000     1.810
DATA_OUT_B2[10]_1.WDATA_B1[0] (RS_TDP36K at (42,65))                       0.000     1.810
data arrival time                                                                    1.810

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (42,65))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.241     0.654
data required time                                                                   0.654
------------------------------------------------------------------------------------------
data required time                                                                   0.654
data arrival time                                                                   -1.810
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -1.157


#Path 75
Startpoint: dinB[9].inpad[0] (.input at (40,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B1[9] (RS_TDP36K at (42,65) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
dinB[9].inpad[0] (.input at (40,68))                                       0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.284     1.178
| (intra 'clb' routing)                                                    0.085     1.263
WDATA_B1[9]_1.in[0] (.names at (40,67))                                    0.000     1.263
| (primitive '.names' combinational delay)                                 0.148     1.411
WDATA_B1[9]_1.out[0] (.names at (40,67))                                   0.000     1.411
| (intra 'clb' routing)                                                    0.000     1.411
| (inter-block routing)                                                    0.399     1.810
| (intra 'bram' routing)                                                   0.000     1.810
DATA_OUT_B2[10]_1.WDATA_B1[9] (RS_TDP36K at (42,65))                       0.000     1.810
data arrival time                                                                    1.810

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (42,65))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.241     0.654
data required time                                                                   0.654
------------------------------------------------------------------------------------------
data required time                                                                   0.654
data arrival time                                                                   -1.810
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -1.157


#Path 76
Startpoint: dinB[24].inpad[0] (.input at (40,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B2[8] (RS_TDP36K at (42,65) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
dinB[24].inpad[0] (.input at (40,68))                                      0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.342     1.236
| (intra 'clb' routing)                                                    0.085     1.321
WDATA_B2[8]_1.in[0] (.names at (40,66))                                    0.000     1.321
| (primitive '.names' combinational delay)                                 0.218     1.539
WDATA_B2[8]_1.out[0] (.names at (40,66))                                   0.000     1.539
| (intra 'clb' routing)                                                    0.000     1.539
| (inter-block routing)                                                    0.342     1.881
| (intra 'bram' routing)                                                   0.000     1.881
DATA_OUT_B2[10]_1.WDATA_B2[8] (RS_TDP36K at (42,65))                       0.000     1.881
data arrival time                                                                    1.881

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (42,65))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.168     0.727
data required time                                                                   0.727
------------------------------------------------------------------------------------------
data required time                                                                   0.727
data arrival time                                                                   -1.881
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -1.154


#Path 77
Startpoint: dinB[22].inpad[0] (.input at (41,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B2[6] (RS_TDP36K at (42,65) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
dinB[22].inpad[0] (.input at (41,68))                                      0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.342     1.236
| (intra 'clb' routing)                                                    0.085     1.321
WDATA_B2[6]_1.in[0] (.names at (40,66))                                    0.000     1.321
| (primitive '.names' combinational delay)                                 0.218     1.539
WDATA_B2[6]_1.out[0] (.names at (40,66))                                   0.000     1.539
| (intra 'clb' routing)                                                    0.000     1.539
| (inter-block routing)                                                    0.342     1.881
| (intra 'bram' routing)                                                   0.000     1.881
DATA_OUT_B2[10]_1.WDATA_B2[6] (RS_TDP36K at (42,65))                       0.000     1.881
data arrival time                                                                    1.881

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (42,65))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.168     0.727
data required time                                                                   0.727
------------------------------------------------------------------------------------------
data required time                                                                   0.727
data arrival time                                                                   -1.881
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -1.154


#Path 78
Startpoint: dinB[17].inpad[0] (.input at (40,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B2[1] (RS_TDP36K at (42,65) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
dinB[17].inpad[0] (.input at (40,68))                                      0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.457     1.352
| (intra 'clb' routing)                                                    0.085     1.437
WDATA_B2[1]_1.in[0] (.names at (40,65))                                    0.000     1.437
| (primitive '.names' combinational delay)                                 0.218     1.655
WDATA_B2[1]_1.out[0] (.names at (40,65))                                   0.000     1.655
| (intra 'clb' routing)                                                    0.000     1.655
| (inter-block routing)                                                    0.220     1.875
| (intra 'bram' routing)                                                   0.000     1.875
DATA_OUT_B2[10]_1.WDATA_B2[1] (RS_TDP36K at (42,65))                       0.000     1.875
data arrival time                                                                    1.875

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (42,65))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.168     0.727
data required time                                                                   0.727
------------------------------------------------------------------------------------------
data required time                                                                   0.727
data arrival time                                                                   -1.875
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -1.148


#Path 79
Startpoint: dinB[1].inpad[0] (.input at (45,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B1[1] (RS_TDP36K at (42,65) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
dinB[1].inpad[0] (.input at (45,68))                                       0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.284     1.178
| (intra 'clb' routing)                                                    0.085     1.263
WDATA_B1[1]_1.in[0] (.names at (45,67))                                    0.000     1.263
| (primitive '.names' combinational delay)                                 0.197     1.460
WDATA_B1[1]_1.out[0] (.names at (45,67))                                   0.000     1.460
| (intra 'clb' routing)                                                    0.000     1.460
| (inter-block routing)                                                    0.342     1.801
| (intra 'bram' routing)                                                   0.000     1.801
DATA_OUT_B2[10]_1.WDATA_B1[1] (RS_TDP36K at (42,65))                       0.000     1.801
data arrival time                                                                    1.801

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (42,65))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.241     0.654
data required time                                                                   0.654
------------------------------------------------------------------------------------------
data required time                                                                   0.654
data arrival time                                                                   -1.801
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -1.148


#Path 80
Startpoint: dinB[12].inpad[0] (.input at (43,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B1[12] (RS_TDP36K at (42,65) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        0.000     0.000
dinB[12].inpad[0] (.input at (43,68))                                       0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing)                                                     0.284     1.178
| (intra 'clb' routing)                                                     0.085     1.263
WDATA_B1[12]_1.in[0] (.names at (43,67))                                    0.000     1.263
| (primitive '.names' combinational delay)                                  0.197     1.460
WDATA_B1[12]_1.out[0] (.names at (43,67))                                   0.000     1.460
| (intra 'clb' routing)                                                     0.000     1.460
| (inter-block routing)                                                     0.342     1.801
| (intra 'bram' routing)                                                    0.000     1.801
DATA_OUT_B2[10]_1.WDATA_B1[12] (RS_TDP36K at (42,65))                       0.000     1.801
data arrival time                                                                     1.801

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (1,2))                                              0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing)                                                     0.000     0.894
| (intra 'bram' routing)                                                    0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (42,65))                          0.000     0.894
clock uncertainty                                                           0.000     0.894
cell setup time                                                            -0.241     0.654
data required time                                                                    0.654
-------------------------------------------------------------------------------------------
data required time                                                                    0.654
data arrival time                                                                    -1.801
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -1.148


#Path 81
Startpoint: dinB[2].inpad[0] (.input at (40,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B1[2] (RS_TDP36K at (42,65) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
dinB[2].inpad[0] (.input at (40,68))                                       0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.342     1.236
| (intra 'clb' routing)                                                    0.085     1.321
WDATA_B1[2]_1.in[0] (.names at (40,66))                                    0.000     1.321
| (primitive '.names' combinational delay)                                 0.136     1.457
WDATA_B1[2]_1.out[0] (.names at (40,66))                                   0.000     1.457
| (intra 'clb' routing)                                                    0.000     1.457
| (inter-block routing)                                                    0.342     1.798
| (intra 'bram' routing)                                                   0.000     1.798
DATA_OUT_B2[10]_1.WDATA_B1[2] (RS_TDP36K at (42,65))                       0.000     1.798
data arrival time                                                                    1.798

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (42,65))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.241     0.654
data required time                                                                   0.654
------------------------------------------------------------------------------------------
data required time                                                                   0.654
data arrival time                                                                   -1.798
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -1.144


#Path 82
Startpoint: dinB[29].inpad[0] (.input at (43,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B2[13] (RS_TDP36K at (42,65) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        0.000     0.000
dinB[29].inpad[0] (.input at (43,68))                                       0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing)                                                     0.342     1.236
| (intra 'clb' routing)                                                     0.085     1.321
WDATA_B2[13]_1.in[0] (.names at (43,66))                                    0.000     1.321
| (primitive '.names' combinational delay)                                  0.197     1.518
WDATA_B2[13]_1.out[0] (.names at (43,66))                                   0.000     1.518
| (intra 'clb' routing)                                                     0.000     1.518
| (inter-block routing)                                                     0.342     1.859
| (intra 'bram' routing)                                                    0.000     1.859
DATA_OUT_B2[10]_1.WDATA_B2[13] (RS_TDP36K at (42,65))                       0.000     1.859
data arrival time                                                                     1.859

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (1,2))                                              0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing)                                                     0.000     0.894
| (intra 'bram' routing)                                                    0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (42,65))                          0.000     0.894
clock uncertainty                                                           0.000     0.894
cell setup time                                                            -0.168     0.727
data required time                                                                    0.727
-------------------------------------------------------------------------------------------
data required time                                                                    0.727
data arrival time                                                                    -1.859
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -1.133


#Path 83
Startpoint: dinB[30].inpad[0] (.input at (42,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B2[14] (RS_TDP36K at (42,65) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        0.000     0.000
dinB[30].inpad[0] (.input at (42,68))                                       0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing)                                                     0.342     1.236
| (intra 'clb' routing)                                                     0.085     1.321
WDATA_B2[14]_1.in[0] (.names at (41,66))                                    0.000     1.321
| (primitive '.names' combinational delay)                                  0.197     1.518
WDATA_B2[14]_1.out[0] (.names at (41,66))                                   0.000     1.518
| (intra 'clb' routing)                                                     0.000     1.518
| (inter-block routing)                                                     0.342     1.859
| (intra 'bram' routing)                                                    0.000     1.859
DATA_OUT_B2[10]_1.WDATA_B2[14] (RS_TDP36K at (42,65))                       0.000     1.859
data arrival time                                                                     1.859

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (1,2))                                              0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing)                                                     0.000     0.894
| (intra 'bram' routing)                                                    0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (42,65))                          0.000     0.894
clock uncertainty                                                           0.000     0.894
cell setup time                                                            -0.168     0.727
data required time                                                                    0.727
-------------------------------------------------------------------------------------------
data required time                                                                    0.727
data arrival time                                                                    -1.859
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -1.133


#Path 84
Startpoint: dinA[29].inpad[0] (.input at (42,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_A2[13] (RS_TDP36K at (42,65) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        0.000     0.000
dinA[29].inpad[0] (.input at (42,68))                                       0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing)                                                     0.342     1.236
| (intra 'clb' routing)                                                     0.085     1.321
WDATA_A2[13]_1.in[0] (.names at (41,66))                                    0.000     1.321
| (primitive '.names' combinational delay)                                  0.218     1.539
WDATA_A2[13]_1.out[0] (.names at (41,66))                                   0.000     1.539
| (intra 'clb' routing)                                                     0.000     1.539
| (inter-block routing)                                                     0.342     1.881
| (intra 'bram' routing)                                                    0.000     1.881
DATA_OUT_B2[10]_1.WDATA_A2[13] (RS_TDP36K at (42,65))                       0.000     1.881
data arrival time                                                                     1.881

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (1,2))                                              0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing)                                                     0.000     0.894
| (intra 'bram' routing)                                                    0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (42,65))                          0.000     0.894
clock uncertainty                                                           0.000     0.894
cell setup time                                                            -0.144     0.750
data required time                                                                    0.750
-------------------------------------------------------------------------------------------
data required time                                                                    0.750
data arrival time                                                                    -1.881
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -1.131


#Path 85
Startpoint: dinA[27].inpad[0] (.input at (44,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_A2[11] (RS_TDP36K at (42,65) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        0.000     0.000
dinA[27].inpad[0] (.input at (44,68))                                       0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing)                                                     0.342     1.236
| (intra 'clb' routing)                                                     0.085     1.321
WDATA_A2[11]_1.in[0] (.names at (44,66))                                    0.000     1.321
| (primitive '.names' combinational delay)                                  0.197     1.518
WDATA_A2[11]_1.out[0] (.names at (44,66))                                   0.000     1.518
| (intra 'clb' routing)                                                     0.000     1.518
| (inter-block routing)                                                     0.342     1.859
| (intra 'bram' routing)                                                    0.000     1.859
DATA_OUT_B2[10]_1.WDATA_A2[11] (RS_TDP36K at (42,65))                       0.000     1.859
data arrival time                                                                     1.859

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (1,2))                                              0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing)                                                     0.000     0.894
| (intra 'bram' routing)                                                    0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (42,65))                          0.000     0.894
clock uncertainty                                                           0.000     0.894
cell setup time                                                            -0.144     0.750
data required time                                                                    0.750
-------------------------------------------------------------------------------------------
data required time                                                                    0.750
data arrival time                                                                    -1.859
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -1.109


#Path 86
Startpoint: dinA[21].inpad[0] (.input at (44,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_A2[5] (RS_TDP36K at (42,65) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
dinA[21].inpad[0] (.input at (44,68))                                      0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.342     1.236
| (intra 'clb' routing)                                                    0.085     1.321
WDATA_A2[5]_1.in[0] (.names at (44,64))                                    0.000     1.321
| (primitive '.names' combinational delay)                                 0.197     1.518
WDATA_A2[5]_1.out[0] (.names at (44,64))                                   0.000     1.518
| (intra 'clb' routing)                                                    0.000     1.518
| (inter-block routing)                                                    0.342     1.859
| (intra 'bram' routing)                                                   0.000     1.859
DATA_OUT_B2[10]_1.WDATA_A2[5] (RS_TDP36K at (42,65))                       0.000     1.859
data arrival time                                                                    1.859

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (42,65))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.144     0.750
data required time                                                                   0.750
------------------------------------------------------------------------------------------
data required time                                                                   0.750
data arrival time                                                                   -1.859
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -1.109


#Path 87
Startpoint: dinA[18].inpad[0] (.input at (43,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_A2[2] (RS_TDP36K at (42,65) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
dinA[18].inpad[0] (.input at (43,68))                                      0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.342     1.236
| (intra 'clb' routing)                                                    0.085     1.321
WDATA_A2[2]_1.in[0] (.names at (43,64))                                    0.000     1.321
| (primitive '.names' combinational delay)                                 0.197     1.518
WDATA_A2[2]_1.out[0] (.names at (43,64))                                   0.000     1.518
| (intra 'clb' routing)                                                    0.000     1.518
| (inter-block routing)                                                    0.342     1.859
| (intra 'bram' routing)                                                   0.000     1.859
DATA_OUT_B2[10]_1.WDATA_A2[2] (RS_TDP36K at (42,65))                       0.000     1.859
data arrival time                                                                    1.859

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (42,65))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.144     0.750
data required time                                                                   0.750
------------------------------------------------------------------------------------------
data required time                                                                   0.750
data arrival time                                                                   -1.859
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -1.109


#Path 88
Startpoint: dinB[7].inpad[0] (.input at (40,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B1[7] (RS_TDP36K at (42,65) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
dinB[7].inpad[0] (.input at (40,68))                                       0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.284     1.178
| (intra 'clb' routing)                                                    0.085     1.263
WDATA_B1[7]_1.in[0] (.names at (40,67))                                    0.000     1.263
| (primitive '.names' combinational delay)                                 0.099     1.362
WDATA_B1[7]_1.out[0] (.names at (40,67))                                   0.000     1.362
| (intra 'clb' routing)                                                    0.000     1.362
| (inter-block routing)                                                    0.399     1.762
| (intra 'bram' routing)                                                   0.000     1.762
DATA_OUT_B2[10]_1.WDATA_B1[7] (RS_TDP36K at (42,65))                       0.000     1.762
data arrival time                                                                    1.762

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (42,65))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.241     0.654
data required time                                                                   0.654
------------------------------------------------------------------------------------------
data required time                                                                   0.654
data arrival time                                                                   -1.762
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -1.108


#Path 89
Startpoint: dinA[24].inpad[0] (.input at (41,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_A2[8] (RS_TDP36K at (42,65) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
dinA[24].inpad[0] (.input at (41,68))                                      0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.457     1.352
| (intra 'clb' routing)                                                    0.085     1.437
WDATA_A2[8]_1.in[0] (.names at (41,65))                                    0.000     1.437
| (primitive '.names' combinational delay)                                 0.197     1.634
WDATA_A2[8]_1.out[0] (.names at (41,65))                                   0.000     1.634
| (intra 'clb' routing)                                                    0.000     1.634
| (inter-block routing)                                                    0.220     1.853
| (intra 'bram' routing)                                                   0.000     1.853
DATA_OUT_B2[10]_1.WDATA_A2[8] (RS_TDP36K at (42,65))                       0.000     1.853
data arrival time                                                                    1.853

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (42,65))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.144     0.750
data required time                                                                   0.750
------------------------------------------------------------------------------------------
data required time                                                                   0.750
data arrival time                                                                   -1.853
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -1.103


#Path 90
Startpoint: dinB[11].inpad[0] (.input at (43,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B1[11] (RS_TDP36K at (42,65) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        0.000     0.000
dinB[11].inpad[0] (.input at (43,68))                                       0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing)                                                     0.284     1.178
| (intra 'clb' routing)                                                     0.085     1.263
WDATA_B1[11]_1.in[0] (.names at (43,67))                                    0.000     1.263
| (primitive '.names' combinational delay)                                  0.148     1.411
WDATA_B1[11]_1.out[0] (.names at (43,67))                                   0.000     1.411
| (intra 'clb' routing)                                                     0.000     1.411
| (inter-block routing)                                                     0.342     1.752
| (intra 'bram' routing)                                                    0.000     1.752
DATA_OUT_B2[10]_1.WDATA_B1[11] (RS_TDP36K at (42,65))                       0.000     1.752
data arrival time                                                                     1.752

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (1,2))                                              0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing)                                                     0.000     0.894
| (intra 'bram' routing)                                                    0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (42,65))                          0.000     0.894
clock uncertainty                                                           0.000     0.894
cell setup time                                                            -0.241     0.654
data required time                                                                    0.654
-------------------------------------------------------------------------------------------
data required time                                                                    0.654
data arrival time                                                                    -1.752
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -1.099


#Path 91
Startpoint: dinB[15].inpad[0] (.input at (41,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B1[15] (RS_TDP36K at (42,65) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        0.000     0.000
dinB[15].inpad[0] (.input at (41,68))                                       0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing)                                                     0.284     1.178
| (intra 'clb' routing)                                                     0.085     1.263
WDATA_B1[15]_1.in[0] (.names at (41,67))                                    0.000     1.263
| (primitive '.names' combinational delay)                                  0.148     1.411
WDATA_B1[15]_1.out[0] (.names at (41,67))                                   0.000     1.411
| (intra 'clb' routing)                                                     0.000     1.411
| (inter-block routing)                                                     0.342     1.752
| (intra 'bram' routing)                                                    0.000     1.752
DATA_OUT_B2[10]_1.WDATA_B1[15] (RS_TDP36K at (42,65))                       0.000     1.752
data arrival time                                                                     1.752

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (1,2))                                              0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing)                                                     0.000     0.894
| (intra 'bram' routing)                                                    0.000     0.894
DATA_OUT_B2[10]_1.CLK_B1[0] (RS_TDP36K at (42,65))                          0.000     0.894
clock uncertainty                                                           0.000     0.894
cell setup time                                                            -0.241     0.654
data required time                                                                    0.654
-------------------------------------------------------------------------------------------
data required time                                                                    0.654
data arrival time                                                                    -1.752
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -1.099


#Path 92
Startpoint: dinB[31].inpad[0] (.input at (42,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B2[15] (RS_TDP36K at (42,65) clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
input external delay                                                        0.000     0.000
dinB[31].inpad[0] (.input at (42,68))                                       0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing)                                                     0.342     1.236
| (intra 'clb' routing)                                                     0.085     1.321
WDATA_B2[15]_1.in[0] (.names at (41,66))                                    0.000     1.321
| (primitive '.names' combinational delay)                                  0.136     1.457
WDATA_B2[15]_1.out[0] (.names at (41,66))                                   0.000     1.457
| (intra 'clb' routing)                                                     0.000     1.457
| (inter-block routing)                                                     0.342     1.798
| (intra 'bram' routing)                                                    0.000     1.798
DATA_OUT_B2[10]_1.WDATA_B2[15] (RS_TDP36K at (42,65))                       0.000     1.798
data arrival time                                                                     1.798

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clk.inpad[0] (.input at (1,2))                                              0.000     0.000
| (intra 'io' routing)                                                      0.894     0.894
| (inter-block routing)                                                     0.000     0.894
| (intra 'bram' routing)                                                    0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (42,65))                          0.000     0.894
clock uncertainty                                                           0.000     0.894
cell setup time                                                            -0.168     0.727
data required time                                                                    0.727
-------------------------------------------------------------------------------------------
data required time                                                                    0.727
data arrival time                                                                    -1.798
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -1.071


#Path 93
Startpoint: dinB[23].inpad[0] (.input at (40,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B2[7] (RS_TDP36K at (42,65) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
dinB[23].inpad[0] (.input at (40,68))                                      0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.342     1.236
| (intra 'clb' routing)                                                    0.085     1.321
WDATA_B2[7]_1.in[0] (.names at (40,66))                                    0.000     1.321
| (primitive '.names' combinational delay)                                 0.136     1.457
WDATA_B2[7]_1.out[0] (.names at (40,66))                                   0.000     1.457
| (intra 'clb' routing)                                                    0.000     1.457
| (inter-block routing)                                                    0.342     1.798
| (intra 'bram' routing)                                                   0.000     1.798
DATA_OUT_B2[10]_1.WDATA_B2[7] (RS_TDP36K at (42,65))                       0.000     1.798
data arrival time                                                                    1.798

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (42,65))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.168     0.727
data required time                                                                   0.727
------------------------------------------------------------------------------------------
data required time                                                                   0.727
data arrival time                                                                   -1.798
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -1.071


#Path 94
Startpoint: dinB[16].inpad[0] (.input at (40,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_B2[0] (RS_TDP36K at (42,65) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
dinB[16].inpad[0] (.input at (40,68))                                      0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.457     1.352
| (intra 'clb' routing)                                                    0.085     1.437
WDATA_B2[0]_1.in[0] (.names at (40,65))                                    0.000     1.437
| (primitive '.names' combinational delay)                                 0.136     1.572
WDATA_B2[0]_1.out[0] (.names at (40,65))                                   0.000     1.572
| (intra 'clb' routing)                                                    0.000     1.572
| (inter-block routing)                                                    0.220     1.792
| (intra 'bram' routing)                                                   0.000     1.792
DATA_OUT_B2[10]_1.WDATA_B2[0] (RS_TDP36K at (42,65))                       0.000     1.792
data arrival time                                                                    1.792

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_B2[0] (RS_TDP36K at (42,65))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.168     0.727
data required time                                                                   0.727
------------------------------------------------------------------------------------------
data required time                                                                   0.727
data arrival time                                                                   -1.792
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -1.065


#Path 95
Startpoint: dinA[0].inpad[0] (.input at (42,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_A1[0] (RS_TDP36K at (42,65) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
dinA[0].inpad[0] (.input at (42,68))                                       0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.342     1.236
| (intra 'clb' routing)                                                    0.085     1.321
WDATA_A1[0]_1.in[0] (.names at (41,64))                                    0.000     1.321
| (primitive '.names' combinational delay)                                 0.197     1.518
WDATA_A1[0]_1.out[0] (.names at (41,64))                                   0.000     1.518
| (intra 'clb' routing)                                                    0.000     1.518
| (inter-block routing)                                                    0.342     1.859
| (intra 'bram' routing)                                                   0.000     1.859
DATA_OUT_B2[10]_1.WDATA_A1[0] (RS_TDP36K at (42,65))                       0.000     1.859
data arrival time                                                                    1.859

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (42,65))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.099     0.796
data required time                                                                   0.796
------------------------------------------------------------------------------------------
data required time                                                                   0.796
data arrival time                                                                   -1.859
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -1.064


#Path 96
Startpoint: dinA[1].inpad[0] (.input at (44,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_A1[1] (RS_TDP36K at (42,65) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
dinA[1].inpad[0] (.input at (44,68))                                       0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.342     1.236
| (intra 'clb' routing)                                                    0.085     1.321
WDATA_A1[1]_1.in[0] (.names at (44,66))                                    0.000     1.321
| (primitive '.names' combinational delay)                                 0.197     1.518
WDATA_A1[1]_1.out[0] (.names at (44,66))                                   0.000     1.518
| (intra 'clb' routing)                                                    0.000     1.518
| (inter-block routing)                                                    0.342     1.859
| (intra 'bram' routing)                                                   0.000     1.859
DATA_OUT_B2[10]_1.WDATA_A1[1] (RS_TDP36K at (42,65))                       0.000     1.859
data arrival time                                                                    1.859

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (42,65))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.099     0.796
data required time                                                                   0.796
------------------------------------------------------------------------------------------
data required time                                                                   0.796
data arrival time                                                                   -1.859
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -1.064


#Path 97
Startpoint: dinA[3].inpad[0] (.input at (44,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_A1[3] (RS_TDP36K at (42,65) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
dinA[3].inpad[0] (.input at (44,68))                                       0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.342     1.236
| (intra 'clb' routing)                                                    0.085     1.321
WDATA_A1[3]_1.in[0] (.names at (44,64))                                    0.000     1.321
| (primitive '.names' combinational delay)                                 0.197     1.518
WDATA_A1[3]_1.out[0] (.names at (44,64))                                   0.000     1.518
| (intra 'clb' routing)                                                    0.000     1.518
| (inter-block routing)                                                    0.342     1.859
| (intra 'bram' routing)                                                   0.000     1.859
DATA_OUT_B2[10]_1.WDATA_A1[3] (RS_TDP36K at (42,65))                       0.000     1.859
data arrival time                                                                    1.859

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (42,65))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.099     0.796
data required time                                                                   0.796
------------------------------------------------------------------------------------------
data required time                                                                   0.796
data arrival time                                                                   -1.859
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -1.064


#Path 98
Startpoint: dinA[4].inpad[0] (.input at (43,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_A1[4] (RS_TDP36K at (42,65) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
dinA[4].inpad[0] (.input at (43,68))                                       0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.342     1.236
| (intra 'clb' routing)                                                    0.085     1.321
WDATA_A1[4]_1.in[0] (.names at (43,64))                                    0.000     1.321
| (primitive '.names' combinational delay)                                 0.197     1.518
WDATA_A1[4]_1.out[0] (.names at (43,64))                                   0.000     1.518
| (intra 'clb' routing)                                                    0.000     1.518
| (inter-block routing)                                                    0.342     1.859
| (intra 'bram' routing)                                                   0.000     1.859
DATA_OUT_B2[10]_1.WDATA_A1[4] (RS_TDP36K at (42,65))                       0.000     1.859
data arrival time                                                                    1.859

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_A1[0] (RS_TDP36K at (42,65))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.099     0.796
data required time                                                                   0.796
------------------------------------------------------------------------------------------
data required time                                                                   0.796
data arrival time                                                                   -1.859
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -1.064


#Path 99
Startpoint: dinA[19].inpad[0] (.input at (44,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_A2[3] (RS_TDP36K at (42,65) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
dinA[19].inpad[0] (.input at (44,68))                                      0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.342     1.236
| (intra 'clb' routing)                                                    0.085     1.321
WDATA_A2[3]_1.in[0] (.names at (44,64))                                    0.000     1.321
| (primitive '.names' combinational delay)                                 0.148     1.469
WDATA_A2[3]_1.out[0] (.names at (44,64))                                   0.000     1.469
| (intra 'clb' routing)                                                    0.000     1.469
| (inter-block routing)                                                    0.342     1.810
| (intra 'bram' routing)                                                   0.000     1.810
DATA_OUT_B2[10]_1.WDATA_A2[3] (RS_TDP36K at (42,65))                       0.000     1.810
data arrival time                                                                    1.810

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (42,65))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.144     0.750
data required time                                                                   0.750
------------------------------------------------------------------------------------------
data required time                                                                   0.750
data arrival time                                                                   -1.810
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -1.060


#Path 100
Startpoint: dinA[20].inpad[0] (.input at (44,68) clocked by clk)
Endpoint  : DATA_OUT_B2[10]_1.WDATA_A2[4] (RS_TDP36K at (42,65) clocked by clk)
Path Type : setup

Point                                                                       Incr      Path
------------------------------------------------------------------------------------------
clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
input external delay                                                       0.000     0.000
dinA[20].inpad[0] (.input at (44,68))                                      0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.342     1.236
| (intra 'clb' routing)                                                    0.085     1.321
WDATA_A2[4]_1.in[0] (.names at (44,64))                                    0.000     1.321
| (primitive '.names' combinational delay)                                 0.148     1.469
WDATA_A2[4]_1.out[0] (.names at (44,64))                                   0.000     1.469
| (intra 'clb' routing)                                                    0.000     1.469
| (inter-block routing)                                                    0.342     1.810
| (intra 'bram' routing)                                                   0.000     1.810
DATA_OUT_B2[10]_1.WDATA_A2[4] (RS_TDP36K at (42,65))                       0.000     1.810
data arrival time                                                                    1.810

clock clk (rise edge)                                                      0.000     0.000
clock source latency                                                       0.000     0.000
clk.inpad[0] (.input at (1,2))                                             0.000     0.000
| (intra 'io' routing)                                                     0.894     0.894
| (inter-block routing)                                                    0.000     0.894
| (intra 'bram' routing)                                                   0.000     0.894
DATA_OUT_B2[10]_1.CLK_A2[0] (RS_TDP36K at (42,65))                         0.000     0.894
clock uncertainty                                                          0.000     0.894
cell setup time                                                           -0.144     0.750
data required time                                                                   0.750
------------------------------------------------------------------------------------------
data required time                                                                   0.750
data arrival time                                                                   -1.810
------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -1.060


#End of timing report
