$date
	Sat Apr 22 15:29:35 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module TB $end
$var wire 1 ! out $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$var reg 1 & s0 $end
$var reg 1 ' s1 $end
$scope module DUT $end
$var wire 1 ( a $end
$var wire 1 ) b $end
$var wire 1 * c $end
$var wire 1 + d $end
$var wire 1 , s0 $end
$var wire 1 - s1 $end
$var reg 1 . out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0.
0-
0,
1+
1*
1)
0(
0'
0&
1%
1$
1#
0"
0!
$end
#5000
0%
0+
#10000
1%
1+
0$
0*
#15000
0%
0+
#20000
1%
1+
1$
1*
0#
0)
#25000
0%
0+
#30000
1%
1+
0$
0*
#35000
0%
0+
#40000
1.
1!
1%
1+
1$
1*
1#
1)
1"
1(
#45000
0%
0+
#50000
1%
1+
0$
0*
#55000
0%
0+
#60000
1%
1+
1$
1*
0#
0)
#65000
0%
0+
#70000
1%
1+
0$
0*
#75000
0%
0+
#80000
1%
1+
1$
1*
1#
1)
0"
0(
1&
1,
#85000
0%
0+
#90000
1%
1+
0$
0*
#95000
0%
0+
#100000
0.
0!
1%
1+
1$
1*
0#
0)
