<profile>

<section name = "Vitis HLS Report for 'fft_stage_first'" level="0">
<item name = "Date">Wed Oct 19 14:13:00 2022
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)</item>
<item name = "Project">hls</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.256 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">529, 529, 5.290 us, 5.290 us, 530, 530, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- DFT_Loop">527, 527, 17, 1, 1, 512, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 26, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 18, 1516, 2982, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 36, -</column>
<column name="Register">-, -, 779, 160, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 8, 2, 6, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="fadd_32ns_32ns_32_5_full_dsp_1_U2">fadd_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 390, 0</column>
<column name="fadd_32ns_32ns_32_5_full_dsp_1_U5">fadd_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 390, 0</column>
<column name="fadd_32ns_32ns_32_5_full_dsp_1_U6">fadd_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 390, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U7">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U8">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
<column name="fsub_32ns_32ns_32_5_full_dsp_1_U1">fsub_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 390, 0</column>
<column name="fsub_32ns_32ns_32_5_full_dsp_1_U3">fsub_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 390, 0</column>
<column name="fsub_32ns_32ns_32_5_full_dsp_1_U4">fsub_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 390, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln24_fu_222_p2">+, 0, 0, 12, 11, 2</column>
<column name="ap_condition_308">and, 0, 0, 2, 1, 1</column>
<column name="or_ln26_fu_210_p2">or, 0, 0, 10, 10, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_j_1">9, 2, 11, 22</column>
<column name="j_fu_52">9, 2, 11, 22</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add1_reg_379">32, 0, 32, 0</column>
<column name="add_reg_374">32, 0, 32, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter12">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter13">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter14">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter15">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter16">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter10_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter11_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter12_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter13_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter14_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter15_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter8_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter9_reg">1, 0, 1, 0</column>
<column name="bitcast_ln26_1_reg_308">32, 0, 32, 0</column>
<column name="bitcast_ln26_reg_302">32, 0, 32, 0</column>
<column name="bitcast_ln29_reg_352">32, 0, 32, 0</column>
<column name="bitcast_ln30_reg_358">32, 0, 32, 0</column>
<column name="j_1_reg_277">11, 0, 11, 0</column>
<column name="j_cast2_reg_324">11, 0, 64, 53</column>
<column name="j_fu_52">11, 0, 11, 0</column>
<column name="mul1_reg_319">32, 0, 32, 0</column>
<column name="mul_reg_314">32, 0, 32, 0</column>
<column name="sub1_reg_369">32, 0, 32, 0</column>
<column name="sub_reg_364">32, 0, 32, 0</column>
<column name="t_I_reg_346">32, 0, 32, 0</column>
<column name="t_R_reg_340">32, 0, 32, 0</column>
<column name="zext_ln26_reg_286">9, 0, 64, 55</column>
<column name="bitcast_ln26_1_reg_308">64, 32, 32, 0</column>
<column name="bitcast_ln26_reg_302">64, 32, 32, 0</column>
<column name="j_1_reg_277">64, 32, 11, 0</column>
<column name="j_cast2_reg_324">64, 32, 64, 53</column>
<column name="zext_ln26_reg_286">64, 32, 64, 55</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, fft_stage_first, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, fft_stage_first, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, fft_stage_first, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, fft_stage_first, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, fft_stage_first, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, fft_stage_first, return value</column>
<column name="X_R_address0">out, 10, ap_memory, X_R, array</column>
<column name="X_R_ce0">out, 1, ap_memory, X_R, array</column>
<column name="X_R_q0">in, 32, ap_memory, X_R, array</column>
<column name="X_R_address1">out, 10, ap_memory, X_R, array</column>
<column name="X_R_ce1">out, 1, ap_memory, X_R, array</column>
<column name="X_R_q1">in, 32, ap_memory, X_R, array</column>
<column name="X_I_address0">out, 10, ap_memory, X_I, array</column>
<column name="X_I_ce0">out, 1, ap_memory, X_I, array</column>
<column name="X_I_q0">in, 32, ap_memory, X_I, array</column>
<column name="X_I_address1">out, 10, ap_memory, X_I, array</column>
<column name="X_I_ce1">out, 1, ap_memory, X_I, array</column>
<column name="X_I_q1">in, 32, ap_memory, X_I, array</column>
<column name="OUT_R_address0">out, 10, ap_memory, OUT_R, array</column>
<column name="OUT_R_ce0">out, 1, ap_memory, OUT_R, array</column>
<column name="OUT_R_we0">out, 1, ap_memory, OUT_R, array</column>
<column name="OUT_R_d0">out, 32, ap_memory, OUT_R, array</column>
<column name="OUT_R_address1">out, 10, ap_memory, OUT_R, array</column>
<column name="OUT_R_ce1">out, 1, ap_memory, OUT_R, array</column>
<column name="OUT_R_we1">out, 1, ap_memory, OUT_R, array</column>
<column name="OUT_R_d1">out, 32, ap_memory, OUT_R, array</column>
<column name="OUT_I_address0">out, 10, ap_memory, OUT_I, array</column>
<column name="OUT_I_ce0">out, 1, ap_memory, OUT_I, array</column>
<column name="OUT_I_we0">out, 1, ap_memory, OUT_I, array</column>
<column name="OUT_I_d0">out, 32, ap_memory, OUT_I, array</column>
<column name="OUT_I_address1">out, 10, ap_memory, OUT_I, array</column>
<column name="OUT_I_ce1">out, 1, ap_memory, OUT_I, array</column>
<column name="OUT_I_we1">out, 1, ap_memory, OUT_I, array</column>
<column name="OUT_I_d1">out, 32, ap_memory, OUT_I, array</column>
</table>
</item>
</section>
</profile>
