// Seed: 3583212961
program module_0 #(
    parameter id_2 = 32'd75
);
  logic id_1 = 1;
  assign id_1 = id_1;
  localparam id_2 = 1'b0 & 1;
  assign id_1 = id_2;
  assign id_1 = id_1 - id_1;
  union packed {logic id_3;} id_4;
  ;
  id_5 :
  assert property (@(-1 or posedge -1 or posedge -1 - 1) id_4.id_3[id_2])
  else id_5 = -1 & (id_4 && -1 == id_5 ? 1'b0 : id_4.id_3 ? id_4 : -1'b0);
endprogram
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  assign id_2 = id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  logic id_3;
endmodule
