$date
	Mon Jan  8 17:22:56 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_bench_sa_single_0 $end
$var wire 1 ! done $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$var reg 1 $ start $end
$scope module sa_single_81cells $end
$var wire 1 " clk $end
$var wire 1 % conf_c2n_rd $end
$var wire 7 & conf_c2n_rd_addr [6:0] $end
$var wire 1 ' conf_c2n_wr $end
$var wire 7 ( conf_c2n_wr_addr [6:0] $end
$var wire 8 ) conf_c2n_wr_data [7:0] $end
$var wire 4 * conf_n2c_wr [3:0] $end
$var wire 7 + conf_n2c_wr_addr [6:0] $end
$var wire 7 , conf_n2c_wr_data [6:0] $end
$var wire 4 - conf_n_wr [3:0] $end
$var wire 7 . conf_n_wr_addr [6:0] $end
$var wire 8 / conf_n_wr_data [7:0] $end
$var wire 1 0 conf_wr $end
$var wire 4 1 cva_v_t [3:0] $end
$var wire 4 2 cvb_v_t [3:0] $end
$var wire 8 3 lca_after [7:0] $end
$var wire 8 4 lca_before [7:0] $end
$var wire 8 5 lcb_after [7:0] $end
$var wire 8 6 lcb_before [7:0] $end
$var wire 7 7 mem_c2n_rd_addr [6:0] $end
$var wire 1 8 mem_c2n_wr $end
$var wire 7 9 mem_c2n_wr_addr [6:0] $end
$var wire 8 : mem_c2n_wr_data [7:0] $end
$var wire 4 ; mem_n2c_wr [3:0] $end
$var wire 7 < mem_n2c_wr_addr [6:0] $end
$var wire 7 = mem_n2c_wr_data [6:0] $end
$var wire 4 > mem_n_wr [3:0] $end
$var wire 7 ? mem_n_wr_addr [6:0] $end
$var wire 8 @ mem_n_wr_data [7:0] $end
$var wire 10 A n_exec [9:0] $end
$var wire 1 # rst $end
$var wire 1 $ start $end
$var wire 4 B vb_v_t [3:0] $end
$var wire 4 C vb_v_m [3:0] $end
$var wire 28 D vb_t [27:0] $end
$var wire 4 E va_v_t [3:0] $end
$var wire 4 F va_v_m [3:0] $end
$var wire 28 G va_t [27:0] $end
$var wire 10 H total_cost_before_t [9:0] $end
$var wire 10 I total_cost_after_t [9:0] $end
$var wire 10 J sum_dvb_before_t [9:0] $end
$var wire 20 K sum_dvb_before_p_t [19:0] $end
$var wire 10 L sum_dvb_after_t [9:0] $end
$var wire 20 M sum_dvb_after_p_t [19:0] $end
$var wire 10 N sum_dva_before_t [9:0] $end
$var wire 20 O sum_dva_before_p_t [19:0] $end
$var wire 10 P sum_dva_after_t [9:0] $end
$var wire 20 Q sum_dva_after_p_t [19:0] $end
$var wire 32 R opvb_after [31:0] $end
$var wire 32 S opva_after [31:0] $end
$var wire 1 T nb_v_t $end
$var wire 7 U nb_t [6:0] $end
$var wire 1 V na_v_t $end
$var wire 7 W na_t [6:0] $end
$var wire 32 X lcvb_t [31:0] $end
$var wire 32 Y lcva_t [31:0] $end
$var wire 8 Z lcb_t [7:0] $end
$var wire 8 [ lca_t [7:0] $end
$var wire 40 \ dvb_before_t [39:0] $end
$var wire 40 ] dvb_after_t [39:0] $end
$var wire 40 ^ dva_before_t [39:0] $end
$var wire 40 _ dva_after_t [39:0] $end
$var wire 1 ` decision $end
$var wire 28 a cvb_t [27:0] $end
$var wire 28 b cva_t [27:0] $end
$var wire 8 c conf_c2n_rd_data [7:0] $end
$var reg 7 d ca [6:0] $end
$var reg 7 e cb [6:0] $end
$var reg 28 f cva [27:0] $end
$var reg 4 g cva_v [3:0] $end
$var reg 28 h cvb [27:0] $end
$var reg 4 i cvb_v [3:0] $end
$var reg 1 ! done $end
$var reg 40 j dva_after [39:0] $end
$var reg 40 k dva_before [39:0] $end
$var reg 40 l dvb_after [39:0] $end
$var reg 40 m dvb_before [39:0] $end
$var reg 1 8 fsm_c2n_wr_signal $end
$var reg 7 n fsm_mem_c2n_wr_addr [6:0] $end
$var reg 8 o fsm_mem_c2n_wr_data [7:0] $end
$var reg 7 p fsm_mem_n2c_wr_addr [6:0] $end
$var reg 7 q fsm_mem_n2c_wr_data [6:0] $end
$var reg 1 r fsm_n2c_wr_signal $end
$var reg 4 s fsm_sa [3:0] $end
$var reg 8 t lca [7:0] $end
$var reg 8 u lcb [7:0] $end
$var reg 32 v lcva [31:0] $end
$var reg 4 w lcva_v [3:0] $end
$var reg 32 x lcvb [31:0] $end
$var reg 4 y lcvb_v [3:0] $end
$var reg 11 z n_exec_counter [10:0] $end
$var reg 7 { na [6:0] $end
$var reg 1 | na_v $end
$var reg 7 } nb [6:0] $end
$var reg 1 ~ nb_v $end
$var reg 10 !" sum_dva_after [9:0] $end
$var reg 20 "" sum_dva_after_p [19:0] $end
$var reg 10 #" sum_dva_before [9:0] $end
$var reg 20 $" sum_dva_before_p [19:0] $end
$var reg 10 %" sum_dvb_after [9:0] $end
$var reg 20 &" sum_dvb_after_p [19:0] $end
$var reg 10 '" sum_dvb_before [9:0] $end
$var reg 20 (" sum_dvb_before_p [19:0] $end
$var reg 10 )" total_cost_after [9:0] $end
$var reg 10 *" total_cost_before [9:0] $end
$var reg 28 +" va [27:0] $end
$var reg 4 ," va_v [3:0] $end
$var reg 28 -" vb [27:0] $end
$var reg 4 ." vb_v [3:0] $end
$scope module distance_table_9_9_dac_0 $end
$var wire 8 /" opa0 [7:0] $end
$var wire 8 0" opa1 [7:0] $end
$var wire 1 1" opav $end
$var wire 8 2" opb0 [7:0] $end
$var wire 8 3" opb1 [7:0] $end
$var wire 1 4" opbv $end
$var wire 10 5" db_t [9:0] $end
$var wire 10 6" db [9:0] $end
$var wire 10 7" da_t [9:0] $end
$var wire 10 8" da [9:0] $end
$upscope $end
$scope module distance_table_9_9_dac_1 $end
$var wire 8 9" opa0 [7:0] $end
$var wire 8 :" opa1 [7:0] $end
$var wire 1 ;" opav $end
$var wire 8 <" opb0 [7:0] $end
$var wire 8 =" opb1 [7:0] $end
$var wire 1 >" opbv $end
$var wire 10 ?" db_t [9:0] $end
$var wire 10 @" db [9:0] $end
$var wire 10 A" da_t [9:0] $end
$var wire 10 B" da [9:0] $end
$upscope $end
$scope module distance_table_9_9_das_0 $end
$var wire 8 C" opa0 [7:0] $end
$var wire 8 D" opa1 [7:0] $end
$var wire 1 E" opav $end
$var wire 8 F" opb0 [7:0] $end
$var wire 8 G" opb1 [7:0] $end
$var wire 1 H" opbv $end
$var wire 10 I" db_t [9:0] $end
$var wire 10 J" db [9:0] $end
$var wire 10 K" da_t [9:0] $end
$var wire 10 L" da [9:0] $end
$upscope $end
$scope module distance_table_9_9_das_1 $end
$var wire 8 M" opa0 [7:0] $end
$var wire 8 N" opa1 [7:0] $end
$var wire 1 O" opav $end
$var wire 8 P" opb0 [7:0] $end
$var wire 8 Q" opb1 [7:0] $end
$var wire 1 R" opbv $end
$var wire 10 S" db_t [9:0] $end
$var wire 10 T" db [9:0] $end
$var wire 10 U" da_t [9:0] $end
$var wire 10 V" da [9:0] $end
$upscope $end
$scope module distance_table_9_9_dbc_0 $end
$var wire 8 W" opa0 [7:0] $end
$var wire 8 X" opa1 [7:0] $end
$var wire 1 Y" opav $end
$var wire 8 Z" opb0 [7:0] $end
$var wire 8 [" opb1 [7:0] $end
$var wire 1 \" opbv $end
$var wire 10 ]" db_t [9:0] $end
$var wire 10 ^" db [9:0] $end
$var wire 10 _" da_t [9:0] $end
$var wire 10 `" da [9:0] $end
$upscope $end
$scope module distance_table_9_9_dbc_1 $end
$var wire 8 a" opa0 [7:0] $end
$var wire 8 b" opa1 [7:0] $end
$var wire 1 c" opav $end
$var wire 8 d" opb0 [7:0] $end
$var wire 8 e" opb1 [7:0] $end
$var wire 1 f" opbv $end
$var wire 10 g" db_t [9:0] $end
$var wire 10 h" db [9:0] $end
$var wire 10 i" da_t [9:0] $end
$var wire 10 j" da [9:0] $end
$upscope $end
$scope module distance_table_9_9_dbs_0 $end
$var wire 8 k" opa0 [7:0] $end
$var wire 8 l" opa1 [7:0] $end
$var wire 1 m" opav $end
$var wire 8 n" opb0 [7:0] $end
$var wire 8 o" opb1 [7:0] $end
$var wire 1 p" opbv $end
$var wire 10 q" db_t [9:0] $end
$var wire 10 r" db [9:0] $end
$var wire 10 s" da_t [9:0] $end
$var wire 10 t" da [9:0] $end
$upscope $end
$scope module distance_table_9_9_dbs_1 $end
$var wire 8 u" opa0 [7:0] $end
$var wire 8 v" opa1 [7:0] $end
$var wire 1 w" opav $end
$var wire 8 x" opb0 [7:0] $end
$var wire 8 y" opb1 [7:0] $end
$var wire 1 z" opbv $end
$var wire 10 {" db_t [9:0] $end
$var wire 10 |" db [9:0] $end
$var wire 10 }" da_t [9:0] $end
$var wire 10 ~" da [9:0] $end
$upscope $end
$scope module lc_table_9_9_c $end
$var wire 7 !# ca [6:0] $end
$var wire 7 "# cb [6:0] $end
$var wire 8 ## lca [7:0] $end
$var wire 8 $# lcb [7:0] $end
$upscope $end
$scope module lc_table_9_9_v_0 $end
$var wire 7 %# ca [6:0] $end
$var wire 7 &# cb [6:0] $end
$var wire 8 '# lca [7:0] $end
$var wire 8 (# lcb [7:0] $end
$upscope $end
$scope module lc_table_9_9_v_1 $end
$var wire 7 )# ca [6:0] $end
$var wire 7 *# cb [6:0] $end
$var wire 8 +# lca [7:0] $end
$var wire 8 ,# lcb [7:0] $end
$upscope $end
$scope module lc_table_9_9_v_2 $end
$var wire 7 -# ca [6:0] $end
$var wire 7 .# cb [6:0] $end
$var wire 8 /# lca [7:0] $end
$var wire 8 0# lcb [7:0] $end
$upscope $end
$scope module lc_table_9_9_v_3 $end
$var wire 7 1# ca [6:0] $end
$var wire 7 2# cb [6:0] $end
$var wire 8 3# lca [7:0] $end
$var wire 8 4# lcb [7:0] $end
$upscope $end
$scope module mem_2r_1w_width7_depth7_0 $end
$var wire 1 " clk $end
$var wire 7 5# out0 [6:0] $end
$var wire 7 6# out1 [6:0] $end
$var wire 1 7# rd $end
$var wire 7 8# rd_addr0 [6:0] $end
$var wire 7 9# rd_addr1 [6:0] $end
$var wire 1 :# wr $end
$var wire 7 ;# wr_addr [6:0] $end
$var wire 7 <# wr_data [6:0] $end
$upscope $end
$scope module mem_2r_1w_width7_depth7_1 $end
$var wire 1 " clk $end
$var wire 7 =# out0 [6:0] $end
$var wire 7 ># out1 [6:0] $end
$var wire 1 ?# rd $end
$var wire 7 @# rd_addr0 [6:0] $end
$var wire 7 A# rd_addr1 [6:0] $end
$var wire 1 B# wr $end
$var wire 7 C# wr_addr [6:0] $end
$var wire 7 D# wr_data [6:0] $end
$upscope $end
$scope module mem_2r_1w_width7_depth7_2 $end
$var wire 1 " clk $end
$var wire 7 E# out0 [6:0] $end
$var wire 7 F# out1 [6:0] $end
$var wire 1 G# rd $end
$var wire 7 H# rd_addr0 [6:0] $end
$var wire 7 I# rd_addr1 [6:0] $end
$var wire 1 J# wr $end
$var wire 7 K# wr_addr [6:0] $end
$var wire 7 L# wr_data [6:0] $end
$upscope $end
$scope module mem_2r_1w_width7_depth7_3 $end
$var wire 1 " clk $end
$var wire 7 M# out0 [6:0] $end
$var wire 7 N# out1 [6:0] $end
$var wire 1 O# rd $end
$var wire 7 P# rd_addr0 [6:0] $end
$var wire 7 Q# rd_addr1 [6:0] $end
$var wire 1 R# wr $end
$var wire 7 S# wr_addr [6:0] $end
$var wire 7 T# wr_data [6:0] $end
$upscope $end
$scope module mem_2r_1w_width8_depth7 $end
$var wire 1 " clk $end
$var wire 8 U# out0 [7:0] $end
$var wire 8 V# out1 [7:0] $end
$var wire 1 W# rd $end
$var wire 7 X# rd_addr0 [6:0] $end
$var wire 7 Y# rd_addr1 [6:0] $end
$var wire 1 8 wr $end
$var wire 7 Z# wr_addr [6:0] $end
$var wire 8 [# wr_data [7:0] $end
$upscope $end
$scope module mem_2r_1w_width8_depth7_0 $end
$var wire 1 " clk $end
$var wire 8 \# out0 [7:0] $end
$var wire 8 ]# out1 [7:0] $end
$var wire 1 ^# rd $end
$var wire 7 _# rd_addr0 [6:0] $end
$var wire 7 `# rd_addr1 [6:0] $end
$var wire 1 a# wr $end
$var wire 7 b# wr_addr [6:0] $end
$var wire 8 c# wr_data [7:0] $end
$upscope $end
$scope module mem_2r_1w_width8_depth7_1 $end
$var wire 1 " clk $end
$var wire 8 d# out0 [7:0] $end
$var wire 8 e# out1 [7:0] $end
$var wire 1 f# rd $end
$var wire 7 g# rd_addr0 [6:0] $end
$var wire 7 h# rd_addr1 [6:0] $end
$var wire 1 i# wr $end
$var wire 7 j# wr_addr [6:0] $end
$var wire 8 k# wr_data [7:0] $end
$upscope $end
$scope module mem_2r_1w_width8_depth7_2 $end
$var wire 1 " clk $end
$var wire 8 l# out0 [7:0] $end
$var wire 8 m# out1 [7:0] $end
$var wire 1 n# rd $end
$var wire 7 o# rd_addr0 [6:0] $end
$var wire 7 p# rd_addr1 [6:0] $end
$var wire 1 q# wr $end
$var wire 7 r# wr_addr [6:0] $end
$var wire 8 s# wr_data [7:0] $end
$upscope $end
$scope module mem_2r_1w_width8_depth7_3 $end
$var wire 1 " clk $end
$var wire 8 t# out0 [7:0] $end
$var wire 8 u# out1 [7:0] $end
$var wire 1 v# rd $end
$var wire 7 w# rd_addr0 [6:0] $end
$var wire 7 x# rd_addr1 [6:0] $end
$var wire 1 y# wr $end
$var wire 7 z# wr_addr [6:0] $end
$var wire 8 {# wr_data [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 {#
b0 z#
0y#
b0 x#
b0 w#
1v#
b0 u#
b0 t#
b0 s#
b0 r#
0q#
b0 p#
b0 o#
1n#
b10001001 m#
b10001001 l#
b0 k#
b0 j#
0i#
b0 h#
b0 g#
1f#
b10000001 e#
b10000001 d#
b0 c#
b0 b#
0a#
b0 `#
b0 _#
1^#
b10000010 ]#
b10000010 \#
b0 [#
b0 Z#
b0 Y#
b0 X#
1W#
b0 V#
b0 U#
b0 T#
b0 S#
0R#
b0 Q#
b0 P#
1O#
b100001 N#
b100001 M#
b0 L#
b0 K#
0J#
b0 I#
b0 H#
1G#
b100001 F#
b100001 E#
b0 D#
b0 C#
0B#
b0 A#
b0 @#
1?#
b100001 >#
b100001 =#
b0 <#
b0 ;#
0:#
b0 9#
b0 8#
17#
b100001 6#
b100001 5#
b0 4#
b0 3#
b0 2#
b0 1#
b0 0#
b0 /#
b0 .#
b0 -#
b0 ,#
b0 +#
b0 *#
b0 )#
b0 (#
b0 '#
b0 &#
b0 %#
b0 $#
b0 ##
b0 "#
b0 !#
b0 ~"
b0 }"
b0 |"
b0 {"
0z"
b0 y"
b0 x"
0w"
b0 v"
b0 u"
b0 t"
b0 s"
b0 r"
b0 q"
0p"
b0 o"
b0 n"
0m"
b0 l"
b0 k"
b0 j"
b0 i"
b0 h"
b0 g"
0f"
b0 e"
b0 d"
0c"
b0 b"
b0 a"
b0 `"
b0 _"
b0 ^"
b0 ]"
0\"
b0 ["
b0 Z"
0Y"
b0 X"
b0 W"
b0 V"
b0 U"
b0 T"
b0 S"
0R"
b0 Q"
b0 P"
0O"
b0 N"
b0 M"
b0 L"
b0 K"
b0 J"
b0 I"
0H"
b0 G"
b0 F"
0E"
b0 D"
b0 C"
b0 B"
b0 A"
b0 @"
b0 ?"
0>"
b0 ="
b0 <"
0;"
b0 :"
b0 9"
b0 8"
b0 7"
b0 6"
b0 5"
04"
b0 3"
b0 2"
01"
b0 0"
b0 /"
b0 ."
b0 -"
b0 ,"
b0 +"
b0 *"
b0 )"
b0 ("
b0 '"
b0 &"
b0 %"
b0 $"
b0 #"
b0 ""
b0 !"
0~
b0 }
0|
b0 {
b0 z
b0 y
b0 x
b0 w
b0 v
b0 u
b0 t
b0 s
0r
b0 q
b0 p
b0 o
b0 n
b0 m
b0 l
b0 k
b0 j
b0 i
b0 h
b0 g
b0 f
b0 e
b0 d
b0 c
b100001010000101000010100001 b
b100001010000101000010100001 a
0`
b0 _
b0 ^
b0 ]
b0 \
b0 [
b0 Z
b0 Y
b0 X
b0 W
0V
b0 U
0T
b0 S
b0 R
b0 Q
b0 P
b0 O
b0 N
b0 M
b0 L
b0 K
b0 J
b0 I
b0 H
b100100000010000010 G
b111 F
b0 E
b100100000010000010 D
b111 C
b0 B
b1111101000 A
b0 @
b0 ?
b0 >
b0 =
b0 <
b0 ;
b0 :
b0 9
08
b0 7
b0 6
b0 5
b0 4
b0 3
b0 2
b0 1
00
b0 /
b0 .
b0 -
b0 ,
b0 +
b0 *
b0 )
b0 (
0'
b0 &
0%
0$
1#
0"
0!
$end
#5
b1 s
1"
#10
0"
#15
1"
#20
0"
#25
b0 s
1$
0#
1"
#30
0"
#35
b1 s
b1 [
b1 ##
b1 7
b1 d
b1 !#
b1 X#
1"
#40
0"
#45
b0 s
1"
#50
0"
#55
b1 s
b10 [
b10 ##
b10 7
b10 d
b10 !#
b10 X#
1"
#60
0"
#65
b0 s
1"
#70
0"
#75
b1 s
b11 [
b11 ##
b11 7
b11 d
b11 !#
b11 X#
1"
#80
0"
#85
b0 s
1"
#90
0"
#95
b1 s
b100 [
b100 ##
b100 7
b100 d
b100 !#
b100 X#
1"
#100
0"
#105
b0 s
1"
#110
0"
#115
b1 s
b101 [
b101 ##
b101 7
b101 d
b101 !#
b101 X#
1"
#120
0"
#125
b0 s
1"
#130
0"
#135
b1 s
b110 [
b110 ##
b110 7
b110 d
b110 !#
b110 X#
1"
#140
0"
#145
b0 s
1"
#150
0"
#155
b1 s
b111 [
b111 ##
b111 7
b111 d
b111 !#
b111 X#
1"
#160
0"
#165
b0 s
1"
#170
0"
#175
b1 s
b1000 [
b1000 ##
b1000 7
b1000 d
b1000 !#
b1000 X#
1"
#180
0"
#185
b0 s
1"
#190
0"
#195
b101 W
b10000101 c
1V
b1 s
b10000 [
b10000 ##
b10000101 U#
b1001 7
b1001 d
b1001 !#
b1001 X#
1"
#200
0"
#205
b11 E
b1100000011 G
b11 F
b10 s
1|
b10000011 \#
b10000110 d#
b0 l#
b101 {
b101 _#
b101 g#
b101 o#
b101 w#
1"
#210
0"
#215
b101101 6#
b10 9#
b100100 >#
b1 A#
b100001001000101001000101101 a
b10001 F#
b1001 I#
b10010 5#
b11 8#
b100001010000101101010010010 b
b110101 =#
b110 @#
b11 s
b100100000010000010 -"
b11 1
b11 ,"
b1100000011 +"
1"
#220
0"
#225
b100000 '#
b10010 %#
b1011000 +#
b110101 )#
b110110 /#
b100001 -#
b110110001101100101100000100000 Y
b110110 3#
b100001 1#
b100 s
b100001010000101101010010010 f
b11 g
1"
#230
0"
#235
b10 L"
b11010000000010 _
b1101 J"
b10 K"
b1101 I"
b1001 U"
b1001 S"
b1 8"
b11000000000001 ^
b1100 6"
b100000 D"
b1011000 G"
b110110 N"
b110110 Q"
11"
14"
1E"
1H"
b100000 0"
b1011000 3"
b110110 :"
b110110 ="
b110110001101100101100000100000 S
b1 s"
b1 q"
b1 }"
b1 {"
b1 7"
b1100 5"
b1000 A"
b1000 ?"
b101 s
b11 w
b110110001101100101100000100000 v
b10000 5
b10000 k"
b10000 n"
b10000 u"
b10000 x"
b10000 4
b10000 /"
b10000 2"
b10000 9"
b10000 <"
b10000 t
1"
#240
0"
#245
b1111 Q
b1101 O
b110 s
b11010000000010 j
b11000000000001 k
1"
#250
0"
#255
b1111 P
b1101 N
b111 s
b1111 ""
b1101 $"
1"
#260
0"
#265
b1000 s
b1111 I
b1111 !"
b1101 H
b1101 #"
1"
#270
0"
#275
b1001 s
b1111 )"
0`
b1101 *"
1"
#280
0"
#285
b0 s
1"
#290
0"
#295
b0 W
b0 c
0V
b1 s
b1 Z
b1 $#
b1 e
b1 "#
b1 Y#
b0 [
b0 ##
b0 U#
b0 7
b0 d
b0 !#
b0 X#
1"
#300
0"
#305
b0 s
1"
#310
0"
#315
b1 s
b1 [
b1 ##
b1 7
b1 d
b1 !#
b1 X#
1"
#320
0"
#325
b0 s
1"
#330
0"
#335
b1 s
b10 [
b10 ##
b10 7
b10 d
b10 !#
b10 X#
1"
#340
0"
#345
b0 s
1"
#350
0"
#355
b1 s
b11 [
b11 ##
b11 7
b11 d
b11 !#
b11 X#
1"
#360
0"
#365
b0 s
1"
#370
0"
#375
b1 s
b100 [
b100 ##
b100 7
b100 d
b100 !#
b100 X#
1"
#380
0"
#385
b0 s
1"
#390
0"
#395
b1 s
b101 [
b101 ##
b101 7
b101 d
b101 !#
b101 X#
1"
#400
0"
#405
b0 s
1"
#410
0"
#415
b1 s
b110 [
b110 ##
b110 7
b110 d
b110 !#
b110 X#
1"
#420
0"
#425
b0 s
1"
#430
0"
#435
b1 s
b111 [
b111 ##
b111 7
b111 d
b111 !#
b111 X#
1"
#440
0"
#445
b0 s
1"
#450
0"
#455
b1 s
b1000 [
b1000 ##
b1000 7
b1000 d
b1000 !#
b1000 X#
1"
#460
0"
#465
b0 s
1"
#470
0"
#475
b101 W
b10000101 c
1V
b1 s
b10000 [
b10000 ##
b10000101 U#
b1001 7
b1001 d
b1001 !#
b1001 X#
1"
#480
0"
#485
b10 s
1"
#490
0"
#495
b11 s
1"
#500
0"
#505
b100 s
1"
#510
0"
#515
b11 L"
b11000000000011 _
b1100 J"
b11 K"
b1100 I"
b1000 U"
b1000 S"
b1 _"
b1 ]"
b1 i"
b1 g"
b101 s
b1 3
b1 C"
b1 F"
b1 M"
b1 P"
b1 6
b1 W"
b1 Z"
b1 a"
b1 d"
b1 u
1"
#520
0"
#525
b1111 Q
b110 s
b11000000000011 j
1"
#530
0"
#535
b111 s
1"
#540
0"
#545
b1000 s
1"
#550
0"
#555
b1001 s
1"
#560
0"
#565
b0 s
1"
#570
0"
#575
b0 W
b0 c
0V
b1 s
b10 Z
b10 $#
b10 e
b10 "#
b10 Y#
b0 [
b0 ##
b0 U#
b0 7
b0 d
b0 !#
b0 X#
1"
#580
0"
#585
b0 s
1"
#590
0"
#595
b1 s
b1 [
b1 ##
b1 7
b1 d
b1 !#
b1 X#
1"
#600
0"
#605
b0 s
1"
#610
0"
#615
b1 s
b10 [
b10 ##
b10 7
b10 d
b10 !#
b10 X#
1"
#620
0"
#625
b0 s
1"
#630
0"
#635
b1 s
b11 [
b11 ##
b11 7
b11 d
b11 !#
b11 X#
1"
#640
0"
#645
b0 s
1"
#650
0"
#655
b1 s
b100 [
b100 ##
b100 7
b100 d
b100 !#
b100 X#
1"
#660
0"
#665
b0 s
1"
#670
0"
#675
b1 s
b101 [
b101 ##
b101 7
b101 d
b101 !#
b101 X#
1"
#680
0"
#685
b0 s
1"
#690
0"
#695
b1 s
b110 [
b110 ##
b110 7
b110 d
b110 !#
b110 X#
1"
#700
0"
#705
b0 s
1"
#710
0"
#715
b1 s
b111 [
b111 ##
b111 7
b111 d
b111 !#
b111 X#
1"
#720
0"
#725
b0 s
1"
#730
0"
#735
b1 s
b1000 [
b1000 ##
b1000 7
b1000 d
b1000 !#
b1000 X#
1"
#740
0"
#745
b0 s
1"
#750
0"
#755
b101 W
b10000101 c
1V
b1 s
b10000 [
b10000 ##
b10000101 U#
b1001 7
b1001 d
b1001 !#
b1001 X#
1"
#760
0"
#765
b10 s
1"
#770
0"
#775
b11 s
1"
#780
0"
#785
b100 s
1"
#790
0"
#795
b100 L"
b10110000000100 _
b1011 J"
b100 K"
b1011 I"
b111 U"
b111 S"
b10 _"
b10 ]"
b10 i"
b10 g"
b101 s
b10 3
b10 C"
b10 F"
b10 M"
b10 P"
b10 6
b10 W"
b10 Z"
b10 a"
b10 d"
b10 u
1"
#800
0"
#805
b1111 Q
b110 s
b10110000000100 j
1"
#810
0"
#815
b111 s
1"
#820
0"
#825
b1000 s
1"
#830
0"
#835
b1001 s
1"
#840
0"
#845
b0 s
1"
#850
0"
#855
b0 W
b0 c
0V
b1 s
b11 Z
b11 $#
b11 e
b11 "#
b11 Y#
b0 [
b0 ##
b0 U#
b0 7
b0 d
b0 !#
b0 X#
1"
#860
0"
#865
b0 s
1"
#870
0"
#875
b1 s
b1 [
b1 ##
b1 7
b1 d
b1 !#
b1 X#
1"
#880
0"
#885
b0 s
1"
#890
0"
#895
b1 s
b10 [
b10 ##
b10 7
b10 d
b10 !#
b10 X#
1"
#900
0"
#905
b0 s
1"
#910
0"
#915
b1 s
b11 [
b11 ##
b11 7
b11 d
b11 !#
b11 X#
1"
#920
0"
#925
b0 s
1"
#930
0"
#935
b1 s
b100 [
b100 ##
b100 7
b100 d
b100 !#
b100 X#
1"
#940
0"
#945
b0 s
1"
#950
0"
#955
b1 s
b101 [
b101 ##
b101 7
b101 d
b101 !#
b101 X#
1"
#960
0"
#965
b0 s
1"
#970
0"
#975
b1 s
b110 [
b110 ##
b110 7
b110 d
b110 !#
b110 X#
1"
#980
0"
#985
b0 s
1"
#990
0"
#995
b1 s
b111 [
b111 ##
b111 7
b111 d
b111 !#
b111 X#
1"
#1000
0"
#1005
b0 s
1"
#1010
0"
#1015
b1 s
b1000 [
b1000 ##
b1000 7
b1000 d
b1000 !#
b1000 X#
1"
#1020
0"
#1025
b0 s
1"
