sv xil_defaultlib --include "../../../../hdldpu.srcs/sources_1/bd/pynqz2_dpu/ipshared/fe10/inc" --include "../../../../hdldpu.srcs/sources_1/bd/pynqz2_dpu/ipshared/ec67/hdl" --include "../../../../hdldpu.srcs/sources_1/bd/pynqz2_dpu/ipshared/6b56/hdl" --include "../../../../hdldpu.srcs/sources_1/bd/pynqz2_dpu/ipshared/8b3d" \
"../../../bd/pynqz2_dpu/ipshared/fe10/hdl/dpu_eu_v3_0_vl_rfs.v" \

verilog xil_defaultlib --include "../../../../hdldpu.srcs/sources_1/bd/pynqz2_dpu/ipshared/fe10/inc" --include "../../../../hdldpu.srcs/sources_1/bd/pynqz2_dpu/ipshared/ec67/hdl" --include "../../../../hdldpu.srcs/sources_1/bd/pynqz2_dpu/ipshared/6b56/hdl" --include "../../../../hdldpu.srcs/sources_1/bd/pynqz2_dpu/ipshared/8b3d" \
"../../../bd/pynqz2_dpu/ip/pynqz2_dpu_dpu_eu_0_0/sim/pynqz2_dpu_dpu_eu_0_0.v" \
"../../../bd/pynqz2_dpu/ip/pynqz2_dpu_processing_system7_0_0/sim/pynqz2_dpu_processing_system7_0_0.v" \
"../../../bd/pynqz2_dpu/ip/pynqz2_dpu_xlconcat_0_0/sim/pynqz2_dpu_xlconcat_0_0.v" \
"../../../bd/pynqz2_dpu/ip/pynqz2_dpu_clk_wiz_0_0/pynqz2_dpu_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/pynqz2_dpu/ip/pynqz2_dpu_clk_wiz_0_0/pynqz2_dpu_clk_wiz_0_0.v" \
"../../../bd/pynqz2_dpu/sim/pynqz2_dpu.v" \

verilog xil_defaultlib "glbl.v"

nosort
