// Seed: 1717751518
macromodule module_0 (
    output uwire id_0,
    output supply1 id_1,
    input wand id_2,
    input wor id_3
);
  wire id_5, id_6, id_7;
  wire id_8;
  assign module_1.id_7 = 0;
  wire id_9;
  assign id_0 = id_2;
  wire id_10;
endmodule
module module_1 (
    input supply1 id_0,
    output wire id_1,
    output supply0 id_2,
    input supply0 id_3,
    output wire id_4,
    output tri1 id_5,
    output supply0 id_6,
    input uwire id_7
);
  id_9(
      -1, -1
  );
  module_0 modCall_1 (
      id_4,
      id_1,
      id_0,
      id_0
  );
endmodule
