# do lab2.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:22:21 on Oct 11,2020
# vlog -work work lab2.vo 
# -- Compiling module three_addr
# -- Compiling module hard_block
# 
# Top level modules:
# 	three_addr
# End time: 15:22:21 on Oct 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:22:21 on Oct 11,2020
# vlog -work work Waveform.vwf.vt 
# -- Compiling module three_addr_vlg_vec_tst
# 
# Top level modules:
# 	three_addr_vlg_vec_tst
# End time: 15:22:21 on Oct 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L cycloneiv_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.three_addr_vlg_vec_tst 
# Start time: 15:22:21 on Oct 11,2020
# Loading work.three_addr_vlg_vec_tst
# Loading work.three_addr
# Loading work.hard_block
# Loading cycloneiv_ver.cycloneiv_io_obuf
# Loading cycloneiv_ver.cycloneiv_io_ibuf
# Loading cycloneiv_ver.cycloneiv_lcell_comb
# SDF 2020.1 Compiler 2020.02 Feb 28 2020
# 
# Loading instances from lab2_v.sdo
# Loading timing data from lab2_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /three_addr_vlg_vec_tst File: Waveform.vwf.vt
# after#26
# ** Note: $finish    : Waveform.vwf.vt(53)
#    Time: 1 us  Iteration: 0  Instance: /three_addr_vlg_vec_tst
# End time: 15:22:22 on Oct 11,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
