<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/shaw/GW/IDE/bin/fpga_project/impl/gwsynthesis/fpga_project.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/shaw/GW/IDE/bin/fpga_project/src/fpga_project.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/home/shaw/GW/IDE/bin/fpga_project/src/fpga_project.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138FPG676AC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138B</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Oct 22 23:34:51 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.85V -40C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.95V 100C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>26261</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>25800</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>50</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>1730</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>218</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>io_axiClk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>io_axiClk_ibuf/I </td>
</tr>
<tr>
<td>mem_clk_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>mem_clk_clk_ibuf/I </td>
</tr>
<tr>
<td>io_vgaClk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>io_vgaClk_ibuf/I </td>
</tr>
<tr>
<td>io_jtag_tck</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>io_jtag_tck_ibuf/I </td>
</tr>
<tr>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>40.000</td>
<td>25.000
<td>0.000</td>
<td>20.000</td>
<td>mem_clk_clk_ibuf/I</td>
<td>mem_clk_clk</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>io_axiClk</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">59.733(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>mem_clk_clk</td>
<td>100.000(MHz)</td>
<td>2016.128(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>io_vgaClk</td>
<td>100.000(MHz)</td>
<td>111.467(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>io_jtag_tck</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">66.275(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>25.000(MHz)</td>
<td>102.595(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>io_axiClk</td>
<td>Setup</td>
<td>-5167.322</td>
<td>1676</td>
</tr>
<tr>
<td>io_axiClk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>mem_clk_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>mem_clk_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>io_vgaClk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>io_vgaClk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>io_jtag_tck</td>
<td>Setup</td>
<td>-2.544</td>
<td>1</td>
</tr>
<tr>
<td>io_jtag_tck</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-6.741</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0/Q</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data_22_s1/CE</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>10.000</td>
<td>0.042</td>
<td>16.388</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-6.741</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0/Q</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data_23_s1/CE</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>10.000</td>
<td>0.042</td>
<td>16.388</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-6.741</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0/Q</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data_24_s1/CE</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>10.000</td>
<td>0.042</td>
<td>16.388</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-6.711</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0/Q</td>
<td>axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_15_s0/CE</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>10.000</td>
<td>0.044</td>
<td>16.355</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-6.705</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0/Q</td>
<td>axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_29_s0/CE</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>10.000</td>
<td>0.048</td>
<td>16.346</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-6.704</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0/Q</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data_15_s1/CE</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>10.000</td>
<td>0.039</td>
<td>16.354</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-6.692</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0/Q</td>
<td>axi_core_cpu/CsrPlugin_mepc_7_s1/CE</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>10.000</td>
<td>0.007</td>
<td>16.374</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-6.692</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0/Q</td>
<td>axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_14_s0/CE</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>10.000</td>
<td>0.044</td>
<td>16.336</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-6.689</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0/Q</td>
<td>axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_12_s0/CE</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>10.000</td>
<td>0.039</td>
<td>16.339</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-6.689</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0/Q</td>
<td>axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_13_s0/CE</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>10.000</td>
<td>0.039</td>
<td>16.339</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-6.689</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0/Q</td>
<td>axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_20_s0/CE</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>10.000</td>
<td>0.039</td>
<td>16.339</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-6.689</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0/Q</td>
<td>axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_30_s0/CE</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>10.000</td>
<td>0.039</td>
<td>16.339</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-6.665</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0/Q</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data_1_s1/CE</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>10.000</td>
<td>0.024</td>
<td>16.330</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-6.665</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0/Q</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data_2_s1/CE</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>10.000</td>
<td>0.024</td>
<td>16.330</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-6.660</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0/Q</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data_5_s1/CE</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>10.000</td>
<td>0.019</td>
<td>16.330</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-6.659</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0/Q</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data_16_s1/CE</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>10.000</td>
<td>-0.002</td>
<td>16.350</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-6.659</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0/Q</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data_19_s1/CE</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>10.000</td>
<td>-0.002</td>
<td>16.350</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-6.569</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0/Q</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data_17_s1/CE</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>10.000</td>
<td>0.004</td>
<td>16.254</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-6.569</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0/Q</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data_18_s1/CE</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>10.000</td>
<td>0.004</td>
<td>16.254</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-6.536</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0/Q</td>
<td>axi_core_cpu/execute_to_memory_BRANCH_CALC_30_s0/CE</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>10.000</td>
<td>0.009</td>
<td>16.215</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-6.536</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0/Q</td>
<td>axi_core_cpu/execute_to_memory_BRANCH_CALC_31_s0/CE</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>10.000</td>
<td>0.009</td>
<td>16.215</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-6.500</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0/Q</td>
<td>axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_16_s0/CE</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>10.000</td>
<td>0.042</td>
<td>16.146</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-6.500</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0/Q</td>
<td>axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0/CE</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>10.000</td>
<td>0.052</td>
<td>16.137</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-6.500</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0/Q</td>
<td>axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_18_s0/CE</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>10.000</td>
<td>0.052</td>
<td>16.137</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-6.496</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0/Q</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data_4_s1/CE</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>10.000</td>
<td>0.014</td>
<td>16.171</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.260</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_2_s0/Q</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_2_s0/D</td>
<td>io_vgaClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>0.000</td>
<td>-1.725</td>
<td>0.501</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.255</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_9_s0/Q</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_9_s0/D</td>
<td>io_vgaClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>0.000</td>
<td>-1.730</td>
<td>0.486</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.185</td>
<td>jtagBridge_1/system_rsp_payload_data_29_s0/Q</td>
<td>jtagBridge_1/jtag_readArea_full_shifter_31_s0/D</td>
<td>io_axiClk:[R]</td>
<td>io_jtag_tck:[R]</td>
<td>0.000</td>
<td>-1.599</td>
<td>0.450</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.161</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_5_s0/Q</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_5_s0/D</td>
<td>io_vgaClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>0.000</td>
<td>-1.730</td>
<td>0.580</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.156</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_3_s0/Q</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_3_s0/D</td>
<td>io_vgaClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>0.000</td>
<td>-1.725</td>
<td>0.580</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-1.150</td>
<td>jtagBridge_1/system_rsp_payload_data_3_s0/Q</td>
<td>jtagBridge_1/jtag_readArea_full_shifter_5_s0/D</td>
<td>io_axiClk:[R]</td>
<td>io_jtag_tck:[R]</td>
<td>0.000</td>
<td>-1.609</td>
<td>0.495</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-1.147</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_0_s0/Q</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_0_s0/D</td>
<td>io_vgaClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>0.000</td>
<td>-1.735</td>
<td>0.599</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-1.142</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_4_s0/Q</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_4_s0/D</td>
<td>io_vgaClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>0.000</td>
<td>-1.730</td>
<td>0.599</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-1.142</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_8_s0/Q</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_8_s0/D</td>
<td>io_vgaClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>0.000</td>
<td>-1.730</td>
<td>0.599</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-1.135</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_6_s0/Q</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_6_s0/D</td>
<td>io_vgaClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>0.000</td>
<td>-1.730</td>
<td>0.606</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-1.086</td>
<td>jtagBridge_1/system_rsp_payload_data_8_s0/Q</td>
<td>jtagBridge_1/jtag_readArea_full_shifter_10_s0/D</td>
<td>io_axiClk:[R]</td>
<td>io_jtag_tck:[R]</td>
<td>0.000</td>
<td>-1.604</td>
<td>0.554</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-1.035</td>
<td>jtagBridge_1/system_rsp_payload_data_20_s0/Q</td>
<td>jtagBridge_1/jtag_readArea_full_shifter_22_s0/D</td>
<td>io_axiClk:[R]</td>
<td>io_jtag_tck:[R]</td>
<td>0.000</td>
<td>-1.614</td>
<td>0.615</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-1.034</td>
<td>jtagBridge_1/system_rsp_payload_data_2_s0/Q</td>
<td>jtagBridge_1/jtag_readArea_full_shifter_4_s0/D</td>
<td>io_axiClk:[R]</td>
<td>io_jtag_tck:[R]</td>
<td>0.000</td>
<td>-1.604</td>
<td>0.606</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-1.031</td>
<td>jtagBridge_1/system_rsp_payload_data_5_s0/Q</td>
<td>jtagBridge_1/jtag_readArea_full_shifter_7_s0/D</td>
<td>io_axiClk:[R]</td>
<td>io_jtag_tck:[R]</td>
<td>0.000</td>
<td>-1.609</td>
<td>0.614</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-1.030</td>
<td>jtagBridge_1/system_rsp_payload_data_6_s0/Q</td>
<td>jtagBridge_1/jtag_readArea_full_shifter_8_s0/D</td>
<td>io_axiClk:[R]</td>
<td>io_jtag_tck:[R]</td>
<td>0.000</td>
<td>-1.600</td>
<td>0.606</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-1.030</td>
<td>jtagBridge_1/system_rsp_payload_data_30_s0/Q</td>
<td>jtagBridge_1/jtag_readArea_full_shifter_32_s0/D</td>
<td>io_axiClk:[R]</td>
<td>io_jtag_tck:[R]</td>
<td>0.000</td>
<td>-1.600</td>
<td>0.606</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-1.025</td>
<td>jtagBridge_1/system_rsp_payload_data_11_s0/Q</td>
<td>jtagBridge_1/jtag_readArea_full_shifter_13_s0/D</td>
<td>io_axiClk:[R]</td>
<td>io_jtag_tck:[R]</td>
<td>0.000</td>
<td>-1.604</td>
<td>0.615</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.955</td>
<td>jtagBridge_1/system_rsp_payload_data_15_s0/Q</td>
<td>jtagBridge_1/jtag_readArea_full_shifter_17_s0/D</td>
<td>io_axiClk:[R]</td>
<td>io_jtag_tck:[R]</td>
<td>0.000</td>
<td>-1.605</td>
<td>0.686</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.950</td>
<td>axi_vgaCtrl/pulseCCByToggle_1/inArea_target_s2/Q</td>
<td>axi_vgaCtrl/pulseCCByToggle_1/inArea_target_buffercc/buffers_0_s0/D</td>
<td>io_vgaClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>0.000</td>
<td>-1.741</td>
<td>0.803</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-0.944</td>
<td>jtagBridge_1/system_rsp_payload_data_23_s0/Q</td>
<td>jtagBridge_1/jtag_readArea_full_shifter_25_s0/D</td>
<td>io_axiClk:[R]</td>
<td>io_jtag_tck:[R]</td>
<td>0.000</td>
<td>-1.614</td>
<td>0.681</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-0.942</td>
<td>jtagBridge_1/system_rsp_payload_data_28_s0/Q</td>
<td>jtagBridge_1/jtag_readArea_full_shifter_30_s0/D</td>
<td>io_axiClk:[R]</td>
<td>io_jtag_tck:[R]</td>
<td>0.000</td>
<td>-1.594</td>
<td>0.688</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-0.915</td>
<td>jtagBridge_1/system_rsp_payload_data_22_s0/Q</td>
<td>jtagBridge_1/jtag_readArea_full_shifter_24_s0/D</td>
<td>io_axiClk:[R]</td>
<td>io_jtag_tck:[R]</td>
<td>0.000</td>
<td>-1.614</td>
<td>0.735</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-0.911</td>
<td>jtagBridge_1/system_rsp_payload_data_7_s0/Q</td>
<td>jtagBridge_1/jtag_readArea_full_shifter_9_s0/D</td>
<td>io_axiClk:[R]</td>
<td>io_jtag_tck:[R]</td>
<td>0.000</td>
<td>-1.602</td>
<td>0.727</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-0.879</td>
<td>jtagBridge_1/system_rsp_valid_s0/Q</td>
<td>jtagBridge_1/jtag_readArea_full_shifter_0_s0/D</td>
<td>io_axiClk:[R]</td>
<td>io_jtag_tck:[R]</td>
<td>0.000</td>
<td>-1.604</td>
<td>0.761</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-0.875</td>
<td>jtagBridge_1/system_rsp_payload_data_16_s0/Q</td>
<td>jtagBridge_1/jtag_readArea_full_shifter_18_s0/D</td>
<td>io_axiClk:[R]</td>
<td>io_jtag_tck:[R]</td>
<td>0.000</td>
<td>-1.600</td>
<td>0.761</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-4.850</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>io_axiClk:[R]</td>
<td>mem_clk_clk:[F]</td>
<td>5.000</td>
<td>2.808</td>
<td>6.519</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-4.571</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>io_axiClk:[R]</td>
<td>mem_clk_clk:[F]</td>
<td>5.000</td>
<td>2.808</td>
<td>6.241</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-4.231</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[0].u_cmd_gen/RESET</td>
<td>io_axiClk:[R]</td>
<td>mem_clk_clk:[F]</td>
<td>5.000</td>
<td>2.809</td>
<td>6.236</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-4.132</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[1].u_oser8_mem/RESET</td>
<td>io_axiClk:[R]</td>
<td>mem_clk_clk:[F]</td>
<td>5.000</td>
<td>2.409</td>
<td>6.536</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-3.883</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/RESET</td>
<td>io_axiClk:[R]</td>
<td>mem_clk_clk:[F]</td>
<td>5.000</td>
<td>2.161</td>
<td>6.536</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-3.849</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem/RESET</td>
<td>io_axiClk:[R]</td>
<td>mem_clk_clk:[F]</td>
<td>5.000</td>
<td>2.409</td>
<td>6.254</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-3.847</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[2].u_oser8_mem/RESET</td>
<td>io_axiClk:[R]</td>
<td>mem_clk_clk:[F]</td>
<td>5.000</td>
<td>2.409</td>
<td>6.251</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-3.844</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser8_mem/RESET</td>
<td>io_axiClk:[R]</td>
<td>mem_clk_clk:[F]</td>
<td>5.000</td>
<td>2.409</td>
<td>6.248</td>
</tr>
<tr>
<td>9</td>
<td>0.572</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>io_axiClk:[R]</td>
<td>mem_clk_clk:[R]</td>
<td>10.000</td>
<td>2.385</td>
<td>6.519</td>
</tr>
<tr>
<td>10</td>
<td>0.851</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>io_axiClk:[R]</td>
<td>mem_clk_clk:[R]</td>
<td>10.000</td>
<td>2.385</td>
<td>6.241</td>
</tr>
<tr>
<td>11</td>
<td>0.891</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[1].u_oser8_mem/RESET</td>
<td>io_axiClk:[R]</td>
<td>mem_clk_clk:[R]</td>
<td>10.000</td>
<td>2.385</td>
<td>6.536</td>
</tr>
<tr>
<td>12</td>
<td>1.173</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem/RESET</td>
<td>io_axiClk:[R]</td>
<td>mem_clk_clk:[R]</td>
<td>10.000</td>
<td>2.385</td>
<td>6.254</td>
</tr>
<tr>
<td>13</td>
<td>1.176</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[2].u_oser8_mem/RESET</td>
<td>io_axiClk:[R]</td>
<td>mem_clk_clk:[R]</td>
<td>10.000</td>
<td>2.385</td>
<td>6.251</td>
</tr>
<tr>
<td>14</td>
<td>1.192</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[0].u_cmd_gen/RESET</td>
<td>io_axiClk:[R]</td>
<td>mem_clk_clk:[R]</td>
<td>10.000</td>
<td>2.384</td>
<td>6.236</td>
</tr>
<tr>
<td>15</td>
<td>1.280</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[1].u_oser8_mem/RESET</td>
<td>io_axiClk:[R]</td>
<td>mem_clk_clk:[R]</td>
<td>10.000</td>
<td>1.996</td>
<td>6.536</td>
</tr>
<tr>
<td>16</td>
<td>1.562</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem/RESET</td>
<td>io_axiClk:[R]</td>
<td>mem_clk_clk:[R]</td>
<td>10.000</td>
<td>1.996</td>
<td>6.254</td>
</tr>
<tr>
<td>17</td>
<td>1.565</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[2].u_oser8_mem/RESET</td>
<td>io_axiClk:[R]</td>
<td>mem_clk_clk:[R]</td>
<td>10.000</td>
<td>1.996</td>
<td>6.251</td>
</tr>
<tr>
<td>18</td>
<td>1.600</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>io_axiClk:[R]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>1.347</td>
<td>6.519</td>
</tr>
<tr>
<td>19</td>
<td>1.633</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/RESET</td>
<td>io_axiClk:[R]</td>
<td>mem_clk_clk:[R]</td>
<td>10.000</td>
<td>1.643</td>
<td>6.536</td>
</tr>
<tr>
<td>20</td>
<td>1.888</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
<td>io_axiClk:[R]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>1.338</td>
<td>6.241</td>
</tr>
<tr>
<td>21</td>
<td>1.972</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[1].u_oser8_mem/RESET</td>
<td>io_axiClk:[R]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>1.304</td>
<td>6.536</td>
</tr>
<tr>
<td>22</td>
<td>1.972</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/RESET</td>
<td>io_axiClk:[R]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>1.304</td>
<td>6.536</td>
</tr>
<tr>
<td>23</td>
<td>2.251</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem/RESET</td>
<td>io_axiClk:[R]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>1.306</td>
<td>6.254</td>
</tr>
<tr>
<td>24</td>
<td>2.252</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[2].u_oser8_mem/RESET</td>
<td>io_axiClk:[R]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>1.309</td>
<td>6.251</td>
</tr>
<tr>
<td>25</td>
<td>2.282</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[0].u_cmd_gen/RESET</td>
<td>io_axiClk:[R]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>10.000</td>
<td>1.295</td>
<td>6.236</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.470</td>
<td>axi_ddr3Ctrl/controller/rsp_fifo/bufferCC_20/buffers_1_s0/Q</td>
<td>axi_ddr3Ctrl/controller/rsp_fifo/pushToPopGray_buffercc/buffers_0_2_s0/CLEAR</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.281</td>
</tr>
<tr>
<td>2</td>
<td>0.603</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/bufferCC_20/buffers_1_s0/Q</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/popCC_addressGen_rValid_s0/CLEAR</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.010</td>
<td>0.404</td>
</tr>
<tr>
<td>3</td>
<td>0.615</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0/Q</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_1_1_s0/CLEAR</td>
<td>io_vgaClk:[R]</td>
<td>io_vgaClk:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.421</td>
</tr>
<tr>
<td>4</td>
<td>0.615</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0/Q</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_1_7_s0/CLEAR</td>
<td>io_vgaClk:[R]</td>
<td>io_vgaClk:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.421</td>
</tr>
<tr>
<td>5</td>
<td>0.615</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0/Q</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_0_1_s0/CLEAR</td>
<td>io_vgaClk:[R]</td>
<td>io_vgaClk:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.421</td>
</tr>
<tr>
<td>6</td>
<td>0.615</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0/Q</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_0_7_s0/CLEAR</td>
<td>io_vgaClk:[R]</td>
<td>io_vgaClk:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.421</td>
</tr>
<tr>
<td>7</td>
<td>0.626</td>
<td>resetCtrl_axiReset_s0/Q</td>
<td>axi_ddr3Ctrl/axiController/sys_area_write_response_valid_s4/CLEAR</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>0.445</td>
</tr>
<tr>
<td>8</td>
<td>0.626</td>
<td>resetCtrl_axiReset_s0/Q</td>
<td>axi_ddr3Ctrl/axiController/sys_area_cache_addr_13_s0/CLEAR</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>0.445</td>
</tr>
<tr>
<td>9</td>
<td>0.626</td>
<td>resetCtrl_axiReset_s0/Q</td>
<td>axi_ddr3Ctrl/axiController/sys_area_cache_addr_14_s0/CLEAR</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>0.445</td>
</tr>
<tr>
<td>10</td>
<td>0.629</td>
<td>resetCtrl_axiReset_s0/Q</td>
<td>axi_ddr3Ctrl/axiController/sys_area_cache_addr_15_s0/CLEAR</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.445</td>
</tr>
<tr>
<td>11</td>
<td>0.629</td>
<td>resetCtrl_axiReset_s0/Q</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/lineLoader_cmdSent_s1/CLEAR</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>0.000</td>
<td>-0.007</td>
<td>0.447</td>
</tr>
<tr>
<td>12</td>
<td>0.629</td>
<td>resetCtrl_axiReset_s0/Q</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/lineLoader_valid_s1/CLEAR</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>0.000</td>
<td>-0.007</td>
<td>0.447</td>
</tr>
<tr>
<td>13</td>
<td>0.630</td>
<td>resetCtrl_axiReset_s0/Q</td>
<td>axi_uartCtrl/uartCtrl_1/clockDivider_counter_2_s0/CLEAR</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>0.000</td>
<td>-0.007</td>
<td>0.447</td>
</tr>
<tr>
<td>14</td>
<td>0.630</td>
<td>resetCtrl_axiReset_s0/Q</td>
<td>axi_uartCtrl/uartCtrl_1/clockDivider_counter_3_s0/CLEAR</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>0.000</td>
<td>-0.007</td>
<td>0.447</td>
</tr>
<tr>
<td>15</td>
<td>0.630</td>
<td>resetCtrl_axiReset_s0/Q</td>
<td>axi_uartCtrl/bridge_uartConfigReg_clockDivider_2_s0/CLEAR</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>0.000</td>
<td>-0.007</td>
<td>0.447</td>
</tr>
<tr>
<td>16</td>
<td>0.630</td>
<td>resetCtrl_axiReset_s0/Q</td>
<td>axi_uartCtrl/bridge_uartConfigReg_clockDivider_3_s0/CLEAR</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>0.000</td>
<td>-0.007</td>
<td>0.447</td>
</tr>
<tr>
<td>17</td>
<td>0.630</td>
<td>resetCtrl_axiReset_s0/Q</td>
<td>axi_uartCtrl/bridge_uartConfigReg_clockDivider_10_s0/CLEAR</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>0.000</td>
<td>-0.007</td>
<td>0.447</td>
</tr>
<tr>
<td>18</td>
<td>0.631</td>
<td>resetCtrl_axiReset_s0/Q</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/lineLoader_hadError_s1/CLEAR</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.447</td>
</tr>
<tr>
<td>19</td>
<td>0.631</td>
<td>resetCtrl_axiReset_s0/Q</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/lineLoader_wordIndex_0_s1/CLEAR</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.447</td>
</tr>
<tr>
<td>20</td>
<td>0.631</td>
<td>resetCtrl_axiReset_s0/Q</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/lineLoader_wordIndex_1_s1/CLEAR</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.447</td>
</tr>
<tr>
<td>21</td>
<td>0.631</td>
<td>resetCtrl_axiReset_s0/Q</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/lineLoader_wordIndex_2_s1/CLEAR</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.447</td>
</tr>
<tr>
<td>22</td>
<td>0.641</td>
<td>resetCtrl_axiReset_s0/Q</td>
<td>axi_ddr3Ctrl/axiController/sys_area_write_data_ready_s0/CLEAR</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>0.000</td>
<td>-0.003</td>
<td>0.455</td>
</tr>
<tr>
<td>23</td>
<td>0.645</td>
<td>axi_ddr3Ctrl/controller/rsp_fifo/bufferCC_20/buffers_1_s0/Q</td>
<td>axi_ddr3Ctrl/controller/rsp_fifo/pushToPopGray_buffercc/buffers_1_2_s0/CLEAR</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>0.000</td>
<td>-0.016</td>
<td>0.472</td>
</tr>
<tr>
<td>24</td>
<td>0.645</td>
<td>axi_ddr3Ctrl/controller/rsp_fifo/bufferCC_20/buffers_1_s0/Q</td>
<td>axi_ddr3Ctrl/controller/rsp_fifo/popCC_addressGen_rValid_s0/CLEAR</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>0.000</td>
<td>-0.016</td>
<td>0.472</td>
</tr>
<tr>
<td>25</td>
<td>0.647</td>
<td>resetCtrl_axiReset_s0/Q</td>
<td>axi_ddr3Ctrl/axiController/sys_area_cache_addr_16_s0/CLEAR</td>
<td>io_axiClk:[R]</td>
<td>io_axiClk:[R]</td>
<td>0.000</td>
<td>0.003</td>
<td>0.455</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>1.283</td>
<td>1.533</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>io_jtag_tck</td>
<td>jtagBridge_1/jtag_tap_fsm_state_0_s0</td>
</tr>
<tr>
<td>2</td>
<td>1.283</td>
<td>1.533</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>io_jtag_tck</td>
<td>jtagBridge_1/jtag_writeArea_valid_s0</td>
</tr>
<tr>
<td>3</td>
<td>1.283</td>
<td>1.533</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>io_jtag_tck</td>
<td>jtagBridge_1/flowCCUnsafeByToggle_1/inputArea_data_last_s0</td>
</tr>
<tr>
<td>4</td>
<td>1.283</td>
<td>1.533</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>io_jtag_tck</td>
<td>jtagBridge_1/flowCCUnsafeByToggle_1/inputArea_data_fragment_0_s0</td>
</tr>
<tr>
<td>5</td>
<td>1.284</td>
<td>1.534</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>io_jtag_tck</td>
<td>jtagBridge_1/jtag_tap_fsm_state_3_s0</td>
</tr>
<tr>
<td>6</td>
<td>1.287</td>
<td>1.537</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>io_jtag_tck</td>
<td>jtagBridge_1/jtag_tap_instructionShift_3_s1</td>
</tr>
<tr>
<td>7</td>
<td>1.287</td>
<td>1.537</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>io_jtag_tck</td>
<td>jtagBridge_1/jtag_tap_instructionShift_2_s1</td>
</tr>
<tr>
<td>8</td>
<td>1.287</td>
<td>1.537</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>io_jtag_tck</td>
<td>jtagBridge_1/jtag_tap_instructionShift_1_s1</td>
</tr>
<tr>
<td>9</td>
<td>1.287</td>
<td>1.537</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>io_jtag_tck</td>
<td>jtagBridge_1/jtag_tap_instructionShift_0_s1</td>
</tr>
<tr>
<td>10</td>
<td>1.287</td>
<td>1.537</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>io_jtag_tck</td>
<td>jtagBridge_1/jtag_tap_instruction_1_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.741</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.357</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.616</td>
</tr>
<tr>
<td class="label">From</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data_22_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>5.970</td>
<td>5.287</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C119[0][B]</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0/CLK</td>
</tr>
<tr>
<td>6.352</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R40C119[0][B]</td>
<td style=" font-weight:bold;">toplevel_axi_core_cpu_dBus_cmd_rValid_s0/Q</td>
</tr>
<tr>
<td>9.460</td>
<td>3.108</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C100[2][A]</td>
<td>axi_core_cpu_dBus_cmd_ready_s1/I2</td>
</tr>
<tr>
<td>10.039</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>R68C100[2][A]</td>
<td style=" background: #97FFFF;">axi_core_cpu_dBus_cmd_ready_s1/F</td>
</tr>
<tr>
<td>13.285</td>
<td>3.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C125[3][B]</td>
<td>axi_core_cpu/when_DBusCachedPlugin_l554_s1/I1</td>
</tr>
<tr>
<td>13.832</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R40C125[3][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/when_DBusCachedPlugin_l554_s1/F</td>
</tr>
<tr>
<td>14.464</td>
<td>0.631</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C120[2][B]</td>
<td>axi_core_cpu/when_DBusCachedPlugin_l554_s6/I0</td>
</tr>
<tr>
<td>15.042</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R40C120[2][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/when_DBusCachedPlugin_l554_s6/F</td>
</tr>
<tr>
<td>15.490</td>
<td>0.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C118[0][A]</td>
<td>axi_core_cpu/decode_to_execute_PC_31_s6/I0</td>
</tr>
<tr>
<td>16.069</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>160</td>
<td>R41C118[0][A]</td>
<td style=" background: #97FFFF;">axi_core_cpu/decode_to_execute_PC_31_s6/F</td>
</tr>
<tr>
<td>17.414</td>
<td>1.345</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C119[1][B]</td>
<td>axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/I2</td>
</tr>
<tr>
<td>17.981</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R54C119[1][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/F</td>
</tr>
<tr>
<td>18.986</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C122[2][B]</td>
<td>axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s4/I3</td>
</tr>
<tr>
<td>19.494</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R49C122[2][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s4/F</td>
</tr>
<tr>
<td>20.659</td>
<td>1.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C120[3][A]</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data_31_s4/I0</td>
</tr>
<tr>
<td>21.232</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R59C120[3][A]</td>
<td style=" background: #97FFFF;">axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data_31_s4/F</td>
</tr>
<tr>
<td>22.357</td>
<td>1.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C120[3][A]</td>
<td style=" font-weight:bold;">axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data_22_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>15.927</td>
<td>5.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C120[3][A]</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data_22_s1/CLK</td>
</tr>
<tr>
<td>15.616</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C120[3][A]</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data_22_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.042</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.432%; route: 5.287, 88.568%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.933, 23.997%; route: 12.073, 73.669%; tC2Q: 0.382, 2.334%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.514%; route: 5.245, 88.486%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.741</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.357</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.616</td>
</tr>
<tr>
<td class="label">From</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data_23_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>5.970</td>
<td>5.287</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C119[0][B]</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0/CLK</td>
</tr>
<tr>
<td>6.352</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R40C119[0][B]</td>
<td style=" font-weight:bold;">toplevel_axi_core_cpu_dBus_cmd_rValid_s0/Q</td>
</tr>
<tr>
<td>9.460</td>
<td>3.108</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C100[2][A]</td>
<td>axi_core_cpu_dBus_cmd_ready_s1/I2</td>
</tr>
<tr>
<td>10.039</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>R68C100[2][A]</td>
<td style=" background: #97FFFF;">axi_core_cpu_dBus_cmd_ready_s1/F</td>
</tr>
<tr>
<td>13.285</td>
<td>3.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C125[3][B]</td>
<td>axi_core_cpu/when_DBusCachedPlugin_l554_s1/I1</td>
</tr>
<tr>
<td>13.832</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R40C125[3][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/when_DBusCachedPlugin_l554_s1/F</td>
</tr>
<tr>
<td>14.464</td>
<td>0.631</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C120[2][B]</td>
<td>axi_core_cpu/when_DBusCachedPlugin_l554_s6/I0</td>
</tr>
<tr>
<td>15.042</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R40C120[2][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/when_DBusCachedPlugin_l554_s6/F</td>
</tr>
<tr>
<td>15.490</td>
<td>0.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C118[0][A]</td>
<td>axi_core_cpu/decode_to_execute_PC_31_s6/I0</td>
</tr>
<tr>
<td>16.069</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>160</td>
<td>R41C118[0][A]</td>
<td style=" background: #97FFFF;">axi_core_cpu/decode_to_execute_PC_31_s6/F</td>
</tr>
<tr>
<td>17.414</td>
<td>1.345</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C119[1][B]</td>
<td>axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/I2</td>
</tr>
<tr>
<td>17.981</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R54C119[1][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/F</td>
</tr>
<tr>
<td>18.986</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C122[2][B]</td>
<td>axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s4/I3</td>
</tr>
<tr>
<td>19.494</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R49C122[2][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s4/F</td>
</tr>
<tr>
<td>20.659</td>
<td>1.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C120[3][A]</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data_31_s4/I0</td>
</tr>
<tr>
<td>21.232</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R59C120[3][A]</td>
<td style=" background: #97FFFF;">axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data_31_s4/F</td>
</tr>
<tr>
<td>22.357</td>
<td>1.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C120[2][B]</td>
<td style=" font-weight:bold;">axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data_23_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>15.927</td>
<td>5.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C120[2][B]</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data_23_s1/CLK</td>
</tr>
<tr>
<td>15.616</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C120[2][B]</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data_23_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.042</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.432%; route: 5.287, 88.568%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.933, 23.997%; route: 12.073, 73.669%; tC2Q: 0.382, 2.334%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.514%; route: 5.245, 88.486%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.741</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.357</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.616</td>
</tr>
<tr>
<td class="label">From</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data_24_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>5.970</td>
<td>5.287</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C119[0][B]</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0/CLK</td>
</tr>
<tr>
<td>6.352</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R40C119[0][B]</td>
<td style=" font-weight:bold;">toplevel_axi_core_cpu_dBus_cmd_rValid_s0/Q</td>
</tr>
<tr>
<td>9.460</td>
<td>3.108</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C100[2][A]</td>
<td>axi_core_cpu_dBus_cmd_ready_s1/I2</td>
</tr>
<tr>
<td>10.039</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>R68C100[2][A]</td>
<td style=" background: #97FFFF;">axi_core_cpu_dBus_cmd_ready_s1/F</td>
</tr>
<tr>
<td>13.285</td>
<td>3.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C125[3][B]</td>
<td>axi_core_cpu/when_DBusCachedPlugin_l554_s1/I1</td>
</tr>
<tr>
<td>13.832</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R40C125[3][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/when_DBusCachedPlugin_l554_s1/F</td>
</tr>
<tr>
<td>14.464</td>
<td>0.631</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C120[2][B]</td>
<td>axi_core_cpu/when_DBusCachedPlugin_l554_s6/I0</td>
</tr>
<tr>
<td>15.042</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R40C120[2][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/when_DBusCachedPlugin_l554_s6/F</td>
</tr>
<tr>
<td>15.490</td>
<td>0.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C118[0][A]</td>
<td>axi_core_cpu/decode_to_execute_PC_31_s6/I0</td>
</tr>
<tr>
<td>16.069</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>160</td>
<td>R41C118[0][A]</td>
<td style=" background: #97FFFF;">axi_core_cpu/decode_to_execute_PC_31_s6/F</td>
</tr>
<tr>
<td>17.414</td>
<td>1.345</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C119[1][B]</td>
<td>axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/I2</td>
</tr>
<tr>
<td>17.981</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R54C119[1][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/F</td>
</tr>
<tr>
<td>18.986</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C122[2][B]</td>
<td>axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s4/I3</td>
</tr>
<tr>
<td>19.494</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R49C122[2][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s4/F</td>
</tr>
<tr>
<td>20.659</td>
<td>1.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C120[3][A]</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data_31_s4/I0</td>
</tr>
<tr>
<td>21.232</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R59C120[3][A]</td>
<td style=" background: #97FFFF;">axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data_31_s4/F</td>
</tr>
<tr>
<td>22.357</td>
<td>1.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C120[2][A]</td>
<td style=" font-weight:bold;">axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data_24_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>15.927</td>
<td>5.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C120[2][A]</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data_24_s1/CLK</td>
</tr>
<tr>
<td>15.616</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C120[2][A]</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data_24_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.042</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.432%; route: 5.287, 88.568%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.933, 23.997%; route: 12.073, 73.669%; tC2Q: 0.382, 2.334%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.514%; route: 5.245, 88.486%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.325</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.614</td>
</tr>
<tr>
<td class="label">From</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>5.970</td>
<td>5.287</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C119[0][B]</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0/CLK</td>
</tr>
<tr>
<td>6.352</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R40C119[0][B]</td>
<td style=" font-weight:bold;">toplevel_axi_core_cpu_dBus_cmd_rValid_s0/Q</td>
</tr>
<tr>
<td>9.460</td>
<td>3.108</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C100[2][A]</td>
<td>axi_core_cpu_dBus_cmd_ready_s1/I2</td>
</tr>
<tr>
<td>10.039</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>R68C100[2][A]</td>
<td style=" background: #97FFFF;">axi_core_cpu_dBus_cmd_ready_s1/F</td>
</tr>
<tr>
<td>13.285</td>
<td>3.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C125[3][B]</td>
<td>axi_core_cpu/when_DBusCachedPlugin_l554_s1/I1</td>
</tr>
<tr>
<td>13.832</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R40C125[3][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/when_DBusCachedPlugin_l554_s1/F</td>
</tr>
<tr>
<td>14.464</td>
<td>0.631</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C120[2][B]</td>
<td>axi_core_cpu/when_DBusCachedPlugin_l554_s6/I0</td>
</tr>
<tr>
<td>15.042</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R40C120[2][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/when_DBusCachedPlugin_l554_s6/F</td>
</tr>
<tr>
<td>15.490</td>
<td>0.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C118[0][A]</td>
<td>axi_core_cpu/decode_to_execute_PC_31_s6/I0</td>
</tr>
<tr>
<td>16.069</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>160</td>
<td>R41C118[0][A]</td>
<td style=" background: #97FFFF;">axi_core_cpu/decode_to_execute_PC_31_s6/F</td>
</tr>
<tr>
<td>17.414</td>
<td>1.345</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C119[1][B]</td>
<td>axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/I2</td>
</tr>
<tr>
<td>17.981</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R54C119[1][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/F</td>
</tr>
<tr>
<td>18.986</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C122[2][B]</td>
<td>axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s4/I3</td>
</tr>
<tr>
<td>19.494</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R49C122[2][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s4/F</td>
</tr>
<tr>
<td>22.325</td>
<td>2.831</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C132[2][A]</td>
<td style=" font-weight:bold;">axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>15.926</td>
<td>5.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C132[2][A]</td>
<td>axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_15_s0/CLK</td>
</tr>
<tr>
<td>15.614</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C132[2][A]</td>
<td>axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.044</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.432%; route: 5.287, 88.568%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.359, 20.537%; route: 12.614, 77.125%; tC2Q: 0.382, 2.339%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.518%; route: 5.243, 88.482%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.705</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.316</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.611</td>
</tr>
<tr>
<td class="label">From</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>5.970</td>
<td>5.287</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C119[0][B]</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0/CLK</td>
</tr>
<tr>
<td>6.352</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R40C119[0][B]</td>
<td style=" font-weight:bold;">toplevel_axi_core_cpu_dBus_cmd_rValid_s0/Q</td>
</tr>
<tr>
<td>9.460</td>
<td>3.108</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C100[2][A]</td>
<td>axi_core_cpu_dBus_cmd_ready_s1/I2</td>
</tr>
<tr>
<td>10.039</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>R68C100[2][A]</td>
<td style=" background: #97FFFF;">axi_core_cpu_dBus_cmd_ready_s1/F</td>
</tr>
<tr>
<td>13.285</td>
<td>3.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C125[3][B]</td>
<td>axi_core_cpu/when_DBusCachedPlugin_l554_s1/I1</td>
</tr>
<tr>
<td>13.832</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R40C125[3][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/when_DBusCachedPlugin_l554_s1/F</td>
</tr>
<tr>
<td>14.464</td>
<td>0.631</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C120[2][B]</td>
<td>axi_core_cpu/when_DBusCachedPlugin_l554_s6/I0</td>
</tr>
<tr>
<td>15.042</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R40C120[2][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/when_DBusCachedPlugin_l554_s6/F</td>
</tr>
<tr>
<td>15.490</td>
<td>0.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C118[0][A]</td>
<td>axi_core_cpu/decode_to_execute_PC_31_s6/I0</td>
</tr>
<tr>
<td>16.069</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>160</td>
<td>R41C118[0][A]</td>
<td style=" background: #97FFFF;">axi_core_cpu/decode_to_execute_PC_31_s6/F</td>
</tr>
<tr>
<td>17.414</td>
<td>1.345</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C119[1][B]</td>
<td>axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/I2</td>
</tr>
<tr>
<td>17.981</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R54C119[1][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/F</td>
</tr>
<tr>
<td>18.986</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C122[2][B]</td>
<td>axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s4/I3</td>
</tr>
<tr>
<td>19.494</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R49C122[2][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s4/F</td>
</tr>
<tr>
<td>22.316</td>
<td>2.822</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C129[1][A]</td>
<td style=" font-weight:bold;">axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_29_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>15.922</td>
<td>5.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C129[1][A]</td>
<td>axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_29_s0/CLK</td>
</tr>
<tr>
<td>15.611</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C129[1][A]</td>
<td>axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.048</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.432%; route: 5.287, 88.568%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.359, 20.548%; route: 12.604, 77.112%; tC2Q: 0.382, 2.340%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.525%; route: 5.239, 88.475%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.704</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.324</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>5.970</td>
<td>5.287</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C119[0][B]</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0/CLK</td>
</tr>
<tr>
<td>6.352</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R40C119[0][B]</td>
<td style=" font-weight:bold;">toplevel_axi_core_cpu_dBus_cmd_rValid_s0/Q</td>
</tr>
<tr>
<td>9.460</td>
<td>3.108</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C100[2][A]</td>
<td>axi_core_cpu_dBus_cmd_ready_s1/I2</td>
</tr>
<tr>
<td>10.039</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>R68C100[2][A]</td>
<td style=" background: #97FFFF;">axi_core_cpu_dBus_cmd_ready_s1/F</td>
</tr>
<tr>
<td>13.285</td>
<td>3.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C125[3][B]</td>
<td>axi_core_cpu/when_DBusCachedPlugin_l554_s1/I1</td>
</tr>
<tr>
<td>13.832</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R40C125[3][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/when_DBusCachedPlugin_l554_s1/F</td>
</tr>
<tr>
<td>14.464</td>
<td>0.631</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C120[2][B]</td>
<td>axi_core_cpu/when_DBusCachedPlugin_l554_s6/I0</td>
</tr>
<tr>
<td>15.042</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R40C120[2][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/when_DBusCachedPlugin_l554_s6/F</td>
</tr>
<tr>
<td>15.490</td>
<td>0.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C118[0][A]</td>
<td>axi_core_cpu/decode_to_execute_PC_31_s6/I0</td>
</tr>
<tr>
<td>16.069</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>160</td>
<td>R41C118[0][A]</td>
<td style=" background: #97FFFF;">axi_core_cpu/decode_to_execute_PC_31_s6/F</td>
</tr>
<tr>
<td>17.414</td>
<td>1.345</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C119[1][B]</td>
<td>axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/I2</td>
</tr>
<tr>
<td>17.981</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R54C119[1][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/F</td>
</tr>
<tr>
<td>18.986</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C122[2][B]</td>
<td>axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s4/I3</td>
</tr>
<tr>
<td>19.494</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R49C122[2][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s4/F</td>
</tr>
<tr>
<td>20.659</td>
<td>1.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C120[3][A]</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data_31_s4/I0</td>
</tr>
<tr>
<td>21.232</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R59C120[3][A]</td>
<td style=" background: #97FFFF;">axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data_31_s4/F</td>
</tr>
<tr>
<td>22.324</td>
<td>1.091</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C120[1][A]</td>
<td style=" font-weight:bold;">axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data_15_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>15.931</td>
<td>5.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C120[1][A]</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data_15_s1/CLK</td>
</tr>
<tr>
<td>15.620</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C120[1][A]</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.039</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.432%; route: 5.287, 88.568%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.933, 24.046%; route: 12.039, 73.615%; tC2Q: 0.382, 2.339%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.507%; route: 5.249, 88.493%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.692</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.344</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.652</td>
</tr>
<tr>
<td class="label">From</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_core_cpu/CsrPlugin_mepc_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>5.970</td>
<td>5.287</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C119[0][B]</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0/CLK</td>
</tr>
<tr>
<td>6.352</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R40C119[0][B]</td>
<td style=" font-weight:bold;">toplevel_axi_core_cpu_dBus_cmd_rValid_s0/Q</td>
</tr>
<tr>
<td>9.460</td>
<td>3.108</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C100[2][A]</td>
<td>axi_core_cpu_dBus_cmd_ready_s1/I2</td>
</tr>
<tr>
<td>10.039</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>R68C100[2][A]</td>
<td style=" background: #97FFFF;">axi_core_cpu_dBus_cmd_ready_s1/F</td>
</tr>
<tr>
<td>13.285</td>
<td>3.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C125[3][B]</td>
<td>axi_core_cpu/when_DBusCachedPlugin_l554_s1/I1</td>
</tr>
<tr>
<td>13.832</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R40C125[3][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/when_DBusCachedPlugin_l554_s1/F</td>
</tr>
<tr>
<td>14.464</td>
<td>0.631</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C120[2][B]</td>
<td>axi_core_cpu/when_DBusCachedPlugin_l554_s6/I0</td>
</tr>
<tr>
<td>15.042</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R40C120[2][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/when_DBusCachedPlugin_l554_s6/F</td>
</tr>
<tr>
<td>15.490</td>
<td>0.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C118[0][A]</td>
<td>axi_core_cpu/decode_to_execute_PC_31_s6/I0</td>
</tr>
<tr>
<td>16.069</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>160</td>
<td>R41C118[0][A]</td>
<td style=" background: #97FFFF;">axi_core_cpu/decode_to_execute_PC_31_s6/F</td>
</tr>
<tr>
<td>17.539</td>
<td>1.470</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C127[0][B]</td>
<td>axi_core_cpu/n14552_s2/I3</td>
</tr>
<tr>
<td>18.118</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>33</td>
<td>R47C127[0][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/n14552_s2/F</td>
</tr>
<tr>
<td>18.718</td>
<td>0.600</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C122[0][B]</td>
<td>axi_core_cpu/CsrPlugin_mepc_31_s4/I0</td>
</tr>
<tr>
<td>19.296</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R47C122[0][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/CsrPlugin_mepc_31_s4/F</td>
</tr>
<tr>
<td>22.344</td>
<td>3.048</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C140[0][A]</td>
<td style=" font-weight:bold;">axi_core_cpu/CsrPlugin_mepc_7_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>15.963</td>
<td>5.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C140[0][A]</td>
<td>axi_core_cpu/CsrPlugin_mepc_7_s1/CLK</td>
</tr>
<tr>
<td>15.652</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R57C140[0][A]</td>
<td>axi_core_cpu/CsrPlugin_mepc_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.432%; route: 5.287, 88.568%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.441, 21.017%; route: 12.550, 76.647%; tC2Q: 0.382, 2.336%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.445%; route: 5.281, 88.555%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.692</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.614</td>
</tr>
<tr>
<td class="label">From</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>5.970</td>
<td>5.287</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C119[0][B]</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0/CLK</td>
</tr>
<tr>
<td>6.352</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R40C119[0][B]</td>
<td style=" font-weight:bold;">toplevel_axi_core_cpu_dBus_cmd_rValid_s0/Q</td>
</tr>
<tr>
<td>9.460</td>
<td>3.108</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C100[2][A]</td>
<td>axi_core_cpu_dBus_cmd_ready_s1/I2</td>
</tr>
<tr>
<td>10.039</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>R68C100[2][A]</td>
<td style=" background: #97FFFF;">axi_core_cpu_dBus_cmd_ready_s1/F</td>
</tr>
<tr>
<td>13.285</td>
<td>3.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C125[3][B]</td>
<td>axi_core_cpu/when_DBusCachedPlugin_l554_s1/I1</td>
</tr>
<tr>
<td>13.832</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R40C125[3][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/when_DBusCachedPlugin_l554_s1/F</td>
</tr>
<tr>
<td>14.464</td>
<td>0.631</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C120[2][B]</td>
<td>axi_core_cpu/when_DBusCachedPlugin_l554_s6/I0</td>
</tr>
<tr>
<td>15.042</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R40C120[2][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/when_DBusCachedPlugin_l554_s6/F</td>
</tr>
<tr>
<td>15.490</td>
<td>0.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C118[0][A]</td>
<td>axi_core_cpu/decode_to_execute_PC_31_s6/I0</td>
</tr>
<tr>
<td>16.069</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>160</td>
<td>R41C118[0][A]</td>
<td style=" background: #97FFFF;">axi_core_cpu/decode_to_execute_PC_31_s6/F</td>
</tr>
<tr>
<td>17.414</td>
<td>1.345</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C119[1][B]</td>
<td>axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/I2</td>
</tr>
<tr>
<td>17.981</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R54C119[1][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/F</td>
</tr>
<tr>
<td>18.986</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C122[2][B]</td>
<td>axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s4/I3</td>
</tr>
<tr>
<td>19.494</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R49C122[2][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s4/F</td>
</tr>
<tr>
<td>22.306</td>
<td>2.812</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C130[2][A]</td>
<td style=" font-weight:bold;">axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>15.926</td>
<td>5.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C130[2][A]</td>
<td>axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_14_s0/CLK</td>
</tr>
<tr>
<td>15.614</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C130[2][A]</td>
<td>axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.044</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.432%; route: 5.287, 88.568%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.359, 20.560%; route: 12.595, 77.098%; tC2Q: 0.382, 2.341%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.518%; route: 5.243, 88.482%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.689</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.309</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>5.970</td>
<td>5.287</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C119[0][B]</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0/CLK</td>
</tr>
<tr>
<td>6.352</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R40C119[0][B]</td>
<td style=" font-weight:bold;">toplevel_axi_core_cpu_dBus_cmd_rValid_s0/Q</td>
</tr>
<tr>
<td>9.460</td>
<td>3.108</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C100[2][A]</td>
<td>axi_core_cpu_dBus_cmd_ready_s1/I2</td>
</tr>
<tr>
<td>10.039</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>R68C100[2][A]</td>
<td style=" background: #97FFFF;">axi_core_cpu_dBus_cmd_ready_s1/F</td>
</tr>
<tr>
<td>13.285</td>
<td>3.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C125[3][B]</td>
<td>axi_core_cpu/when_DBusCachedPlugin_l554_s1/I1</td>
</tr>
<tr>
<td>13.832</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R40C125[3][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/when_DBusCachedPlugin_l554_s1/F</td>
</tr>
<tr>
<td>14.464</td>
<td>0.631</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C120[2][B]</td>
<td>axi_core_cpu/when_DBusCachedPlugin_l554_s6/I0</td>
</tr>
<tr>
<td>15.042</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R40C120[2][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/when_DBusCachedPlugin_l554_s6/F</td>
</tr>
<tr>
<td>15.490</td>
<td>0.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C118[0][A]</td>
<td>axi_core_cpu/decode_to_execute_PC_31_s6/I0</td>
</tr>
<tr>
<td>16.069</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>160</td>
<td>R41C118[0][A]</td>
<td style=" background: #97FFFF;">axi_core_cpu/decode_to_execute_PC_31_s6/F</td>
</tr>
<tr>
<td>17.414</td>
<td>1.345</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C119[1][B]</td>
<td>axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/I2</td>
</tr>
<tr>
<td>17.981</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R54C119[1][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/F</td>
</tr>
<tr>
<td>18.986</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C122[2][B]</td>
<td>axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s4/I3</td>
</tr>
<tr>
<td>19.494</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R49C122[2][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s4/F</td>
</tr>
<tr>
<td>22.309</td>
<td>2.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C130[3][A]</td>
<td style=" font-weight:bold;">axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_12_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>15.931</td>
<td>5.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C130[3][A]</td>
<td>axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_12_s0/CLK</td>
</tr>
<tr>
<td>15.620</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C130[3][A]</td>
<td>axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.039</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.432%; route: 5.287, 88.568%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.359, 20.557%; route: 12.597, 77.102%; tC2Q: 0.382, 2.341%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.507%; route: 5.249, 88.493%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.689</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.309</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>5.970</td>
<td>5.287</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C119[0][B]</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0/CLK</td>
</tr>
<tr>
<td>6.352</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R40C119[0][B]</td>
<td style=" font-weight:bold;">toplevel_axi_core_cpu_dBus_cmd_rValid_s0/Q</td>
</tr>
<tr>
<td>9.460</td>
<td>3.108</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C100[2][A]</td>
<td>axi_core_cpu_dBus_cmd_ready_s1/I2</td>
</tr>
<tr>
<td>10.039</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>R68C100[2][A]</td>
<td style=" background: #97FFFF;">axi_core_cpu_dBus_cmd_ready_s1/F</td>
</tr>
<tr>
<td>13.285</td>
<td>3.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C125[3][B]</td>
<td>axi_core_cpu/when_DBusCachedPlugin_l554_s1/I1</td>
</tr>
<tr>
<td>13.832</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R40C125[3][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/when_DBusCachedPlugin_l554_s1/F</td>
</tr>
<tr>
<td>14.464</td>
<td>0.631</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C120[2][B]</td>
<td>axi_core_cpu/when_DBusCachedPlugin_l554_s6/I0</td>
</tr>
<tr>
<td>15.042</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R40C120[2][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/when_DBusCachedPlugin_l554_s6/F</td>
</tr>
<tr>
<td>15.490</td>
<td>0.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C118[0][A]</td>
<td>axi_core_cpu/decode_to_execute_PC_31_s6/I0</td>
</tr>
<tr>
<td>16.069</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>160</td>
<td>R41C118[0][A]</td>
<td style=" background: #97FFFF;">axi_core_cpu/decode_to_execute_PC_31_s6/F</td>
</tr>
<tr>
<td>17.414</td>
<td>1.345</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C119[1][B]</td>
<td>axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/I2</td>
</tr>
<tr>
<td>17.981</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R54C119[1][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/F</td>
</tr>
<tr>
<td>18.986</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C122[2][B]</td>
<td>axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s4/I3</td>
</tr>
<tr>
<td>19.494</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R49C122[2][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s4/F</td>
</tr>
<tr>
<td>22.309</td>
<td>2.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C130[2][B]</td>
<td style=" font-weight:bold;">axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>15.931</td>
<td>5.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C130[2][B]</td>
<td>axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_13_s0/CLK</td>
</tr>
<tr>
<td>15.620</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C130[2][B]</td>
<td>axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.039</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.432%; route: 5.287, 88.568%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.359, 20.557%; route: 12.597, 77.102%; tC2Q: 0.382, 2.341%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.507%; route: 5.249, 88.493%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.689</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.309</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>5.970</td>
<td>5.287</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C119[0][B]</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0/CLK</td>
</tr>
<tr>
<td>6.352</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R40C119[0][B]</td>
<td style=" font-weight:bold;">toplevel_axi_core_cpu_dBus_cmd_rValid_s0/Q</td>
</tr>
<tr>
<td>9.460</td>
<td>3.108</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C100[2][A]</td>
<td>axi_core_cpu_dBus_cmd_ready_s1/I2</td>
</tr>
<tr>
<td>10.039</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>R68C100[2][A]</td>
<td style=" background: #97FFFF;">axi_core_cpu_dBus_cmd_ready_s1/F</td>
</tr>
<tr>
<td>13.285</td>
<td>3.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C125[3][B]</td>
<td>axi_core_cpu/when_DBusCachedPlugin_l554_s1/I1</td>
</tr>
<tr>
<td>13.832</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R40C125[3][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/when_DBusCachedPlugin_l554_s1/F</td>
</tr>
<tr>
<td>14.464</td>
<td>0.631</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C120[2][B]</td>
<td>axi_core_cpu/when_DBusCachedPlugin_l554_s6/I0</td>
</tr>
<tr>
<td>15.042</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R40C120[2][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/when_DBusCachedPlugin_l554_s6/F</td>
</tr>
<tr>
<td>15.490</td>
<td>0.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C118[0][A]</td>
<td>axi_core_cpu/decode_to_execute_PC_31_s6/I0</td>
</tr>
<tr>
<td>16.069</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>160</td>
<td>R41C118[0][A]</td>
<td style=" background: #97FFFF;">axi_core_cpu/decode_to_execute_PC_31_s6/F</td>
</tr>
<tr>
<td>17.414</td>
<td>1.345</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C119[1][B]</td>
<td>axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/I2</td>
</tr>
<tr>
<td>17.981</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R54C119[1][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/F</td>
</tr>
<tr>
<td>18.986</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C122[2][B]</td>
<td>axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s4/I3</td>
</tr>
<tr>
<td>19.494</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R49C122[2][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s4/F</td>
</tr>
<tr>
<td>22.309</td>
<td>2.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C130[1][A]</td>
<td style=" font-weight:bold;">axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_20_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>15.931</td>
<td>5.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C130[1][A]</td>
<td>axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_20_s0/CLK</td>
</tr>
<tr>
<td>15.620</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C130[1][A]</td>
<td>axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.039</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.432%; route: 5.287, 88.568%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.359, 20.557%; route: 12.597, 77.102%; tC2Q: 0.382, 2.341%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.507%; route: 5.249, 88.493%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.689</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.309</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.620</td>
</tr>
<tr>
<td class="label">From</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>5.970</td>
<td>5.287</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C119[0][B]</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0/CLK</td>
</tr>
<tr>
<td>6.352</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R40C119[0][B]</td>
<td style=" font-weight:bold;">toplevel_axi_core_cpu_dBus_cmd_rValid_s0/Q</td>
</tr>
<tr>
<td>9.460</td>
<td>3.108</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C100[2][A]</td>
<td>axi_core_cpu_dBus_cmd_ready_s1/I2</td>
</tr>
<tr>
<td>10.039</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>R68C100[2][A]</td>
<td style=" background: #97FFFF;">axi_core_cpu_dBus_cmd_ready_s1/F</td>
</tr>
<tr>
<td>13.285</td>
<td>3.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C125[3][B]</td>
<td>axi_core_cpu/when_DBusCachedPlugin_l554_s1/I1</td>
</tr>
<tr>
<td>13.832</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R40C125[3][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/when_DBusCachedPlugin_l554_s1/F</td>
</tr>
<tr>
<td>14.464</td>
<td>0.631</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C120[2][B]</td>
<td>axi_core_cpu/when_DBusCachedPlugin_l554_s6/I0</td>
</tr>
<tr>
<td>15.042</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R40C120[2][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/when_DBusCachedPlugin_l554_s6/F</td>
</tr>
<tr>
<td>15.490</td>
<td>0.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C118[0][A]</td>
<td>axi_core_cpu/decode_to_execute_PC_31_s6/I0</td>
</tr>
<tr>
<td>16.069</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>160</td>
<td>R41C118[0][A]</td>
<td style=" background: #97FFFF;">axi_core_cpu/decode_to_execute_PC_31_s6/F</td>
</tr>
<tr>
<td>17.414</td>
<td>1.345</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C119[1][B]</td>
<td>axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/I2</td>
</tr>
<tr>
<td>17.981</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R54C119[1][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/F</td>
</tr>
<tr>
<td>18.986</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C122[2][B]</td>
<td>axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s4/I3</td>
</tr>
<tr>
<td>19.494</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R49C122[2][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s4/F</td>
</tr>
<tr>
<td>22.309</td>
<td>2.815</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C130[1][B]</td>
<td style=" font-weight:bold;">axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_30_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>15.931</td>
<td>5.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C130[1][B]</td>
<td>axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_30_s0/CLK</td>
</tr>
<tr>
<td>15.620</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R54C130[1][B]</td>
<td>axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.039</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.432%; route: 5.287, 88.568%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.359, 20.557%; route: 12.597, 77.102%; tC2Q: 0.382, 2.341%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.507%; route: 5.249, 88.493%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.665</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.300</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.635</td>
</tr>
<tr>
<td class="label">From</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>5.970</td>
<td>5.287</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C119[0][B]</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0/CLK</td>
</tr>
<tr>
<td>6.352</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R40C119[0][B]</td>
<td style=" font-weight:bold;">toplevel_axi_core_cpu_dBus_cmd_rValid_s0/Q</td>
</tr>
<tr>
<td>9.460</td>
<td>3.108</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C100[2][A]</td>
<td>axi_core_cpu_dBus_cmd_ready_s1/I2</td>
</tr>
<tr>
<td>10.039</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>R68C100[2][A]</td>
<td style=" background: #97FFFF;">axi_core_cpu_dBus_cmd_ready_s1/F</td>
</tr>
<tr>
<td>13.285</td>
<td>3.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C125[3][B]</td>
<td>axi_core_cpu/when_DBusCachedPlugin_l554_s1/I1</td>
</tr>
<tr>
<td>13.832</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R40C125[3][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/when_DBusCachedPlugin_l554_s1/F</td>
</tr>
<tr>
<td>14.464</td>
<td>0.631</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C120[2][B]</td>
<td>axi_core_cpu/when_DBusCachedPlugin_l554_s6/I0</td>
</tr>
<tr>
<td>15.042</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R40C120[2][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/when_DBusCachedPlugin_l554_s6/F</td>
</tr>
<tr>
<td>15.490</td>
<td>0.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C118[0][A]</td>
<td>axi_core_cpu/decode_to_execute_PC_31_s6/I0</td>
</tr>
<tr>
<td>16.069</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>160</td>
<td>R41C118[0][A]</td>
<td style=" background: #97FFFF;">axi_core_cpu/decode_to_execute_PC_31_s6/F</td>
</tr>
<tr>
<td>17.414</td>
<td>1.345</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C119[1][B]</td>
<td>axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/I2</td>
</tr>
<tr>
<td>17.981</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R54C119[1][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/F</td>
</tr>
<tr>
<td>18.986</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C122[2][B]</td>
<td>axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s4/I3</td>
</tr>
<tr>
<td>19.494</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R49C122[2][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s4/F</td>
</tr>
<tr>
<td>20.659</td>
<td>1.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C120[3][A]</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data_31_s4/I0</td>
</tr>
<tr>
<td>21.232</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R59C120[3][A]</td>
<td style=" background: #97FFFF;">axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data_31_s4/F</td>
</tr>
<tr>
<td>22.300</td>
<td>1.068</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C117[0][B]</td>
<td style=" font-weight:bold;">axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>15.946</td>
<td>5.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C117[0][B]</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data_1_s1/CLK</td>
</tr>
<tr>
<td>15.635</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R60C117[0][B]</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.024</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.432%; route: 5.287, 88.568%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.933, 24.081%; route: 12.015, 73.576%; tC2Q: 0.382, 2.342%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.478%; route: 5.264, 88.522%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.665</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.300</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.635</td>
</tr>
<tr>
<td class="label">From</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>5.970</td>
<td>5.287</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C119[0][B]</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0/CLK</td>
</tr>
<tr>
<td>6.352</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R40C119[0][B]</td>
<td style=" font-weight:bold;">toplevel_axi_core_cpu_dBus_cmd_rValid_s0/Q</td>
</tr>
<tr>
<td>9.460</td>
<td>3.108</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C100[2][A]</td>
<td>axi_core_cpu_dBus_cmd_ready_s1/I2</td>
</tr>
<tr>
<td>10.039</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>R68C100[2][A]</td>
<td style=" background: #97FFFF;">axi_core_cpu_dBus_cmd_ready_s1/F</td>
</tr>
<tr>
<td>13.285</td>
<td>3.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C125[3][B]</td>
<td>axi_core_cpu/when_DBusCachedPlugin_l554_s1/I1</td>
</tr>
<tr>
<td>13.832</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R40C125[3][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/when_DBusCachedPlugin_l554_s1/F</td>
</tr>
<tr>
<td>14.464</td>
<td>0.631</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C120[2][B]</td>
<td>axi_core_cpu/when_DBusCachedPlugin_l554_s6/I0</td>
</tr>
<tr>
<td>15.042</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R40C120[2][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/when_DBusCachedPlugin_l554_s6/F</td>
</tr>
<tr>
<td>15.490</td>
<td>0.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C118[0][A]</td>
<td>axi_core_cpu/decode_to_execute_PC_31_s6/I0</td>
</tr>
<tr>
<td>16.069</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>160</td>
<td>R41C118[0][A]</td>
<td style=" background: #97FFFF;">axi_core_cpu/decode_to_execute_PC_31_s6/F</td>
</tr>
<tr>
<td>17.414</td>
<td>1.345</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C119[1][B]</td>
<td>axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/I2</td>
</tr>
<tr>
<td>17.981</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R54C119[1][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/F</td>
</tr>
<tr>
<td>18.986</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C122[2][B]</td>
<td>axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s4/I3</td>
</tr>
<tr>
<td>19.494</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R49C122[2][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s4/F</td>
</tr>
<tr>
<td>20.659</td>
<td>1.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C120[3][A]</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data_31_s4/I0</td>
</tr>
<tr>
<td>21.232</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R59C120[3][A]</td>
<td style=" background: #97FFFF;">axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data_31_s4/F</td>
</tr>
<tr>
<td>22.300</td>
<td>1.068</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C117[0][A]</td>
<td style=" font-weight:bold;">axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>15.946</td>
<td>5.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C117[0][A]</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data_2_s1/CLK</td>
</tr>
<tr>
<td>15.635</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R60C117[0][A]</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.024</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.432%; route: 5.287, 88.568%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.933, 24.081%; route: 12.015, 73.576%; tC2Q: 0.382, 2.342%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.478%; route: 5.264, 88.522%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.660</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.300</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.640</td>
</tr>
<tr>
<td class="label">From</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>5.970</td>
<td>5.287</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C119[0][B]</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0/CLK</td>
</tr>
<tr>
<td>6.352</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R40C119[0][B]</td>
<td style=" font-weight:bold;">toplevel_axi_core_cpu_dBus_cmd_rValid_s0/Q</td>
</tr>
<tr>
<td>9.460</td>
<td>3.108</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C100[2][A]</td>
<td>axi_core_cpu_dBus_cmd_ready_s1/I2</td>
</tr>
<tr>
<td>10.039</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>R68C100[2][A]</td>
<td style=" background: #97FFFF;">axi_core_cpu_dBus_cmd_ready_s1/F</td>
</tr>
<tr>
<td>13.285</td>
<td>3.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C125[3][B]</td>
<td>axi_core_cpu/when_DBusCachedPlugin_l554_s1/I1</td>
</tr>
<tr>
<td>13.832</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R40C125[3][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/when_DBusCachedPlugin_l554_s1/F</td>
</tr>
<tr>
<td>14.464</td>
<td>0.631</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C120[2][B]</td>
<td>axi_core_cpu/when_DBusCachedPlugin_l554_s6/I0</td>
</tr>
<tr>
<td>15.042</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R40C120[2][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/when_DBusCachedPlugin_l554_s6/F</td>
</tr>
<tr>
<td>15.490</td>
<td>0.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C118[0][A]</td>
<td>axi_core_cpu/decode_to_execute_PC_31_s6/I0</td>
</tr>
<tr>
<td>16.069</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>160</td>
<td>R41C118[0][A]</td>
<td style=" background: #97FFFF;">axi_core_cpu/decode_to_execute_PC_31_s6/F</td>
</tr>
<tr>
<td>17.414</td>
<td>1.345</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C119[1][B]</td>
<td>axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/I2</td>
</tr>
<tr>
<td>17.981</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R54C119[1][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/F</td>
</tr>
<tr>
<td>18.986</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C122[2][B]</td>
<td>axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s4/I3</td>
</tr>
<tr>
<td>19.494</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R49C122[2][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s4/F</td>
</tr>
<tr>
<td>20.659</td>
<td>1.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C120[3][A]</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data_31_s4/I0</td>
</tr>
<tr>
<td>21.232</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R59C120[3][A]</td>
<td style=" background: #97FFFF;">axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data_31_s4/F</td>
</tr>
<tr>
<td>22.300</td>
<td>1.068</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C117[0][A]</td>
<td style=" font-weight:bold;">axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>15.951</td>
<td>5.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C117[0][A]</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data_5_s1/CLK</td>
</tr>
<tr>
<td>15.640</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R58C117[0][A]</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.432%; route: 5.287, 88.568%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.933, 24.081%; route: 12.015, 73.576%; tC2Q: 0.382, 2.342%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.468%; route: 5.269, 88.532%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.659</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.320</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.661</td>
</tr>
<tr>
<td class="label">From</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data_16_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>5.970</td>
<td>5.287</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C119[0][B]</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0/CLK</td>
</tr>
<tr>
<td>6.352</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R40C119[0][B]</td>
<td style=" font-weight:bold;">toplevel_axi_core_cpu_dBus_cmd_rValid_s0/Q</td>
</tr>
<tr>
<td>9.460</td>
<td>3.108</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C100[2][A]</td>
<td>axi_core_cpu_dBus_cmd_ready_s1/I2</td>
</tr>
<tr>
<td>10.039</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>R68C100[2][A]</td>
<td style=" background: #97FFFF;">axi_core_cpu_dBus_cmd_ready_s1/F</td>
</tr>
<tr>
<td>13.285</td>
<td>3.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C125[3][B]</td>
<td>axi_core_cpu/when_DBusCachedPlugin_l554_s1/I1</td>
</tr>
<tr>
<td>13.832</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R40C125[3][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/when_DBusCachedPlugin_l554_s1/F</td>
</tr>
<tr>
<td>14.464</td>
<td>0.631</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C120[2][B]</td>
<td>axi_core_cpu/when_DBusCachedPlugin_l554_s6/I0</td>
</tr>
<tr>
<td>15.042</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R40C120[2][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/when_DBusCachedPlugin_l554_s6/F</td>
</tr>
<tr>
<td>15.490</td>
<td>0.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C118[0][A]</td>
<td>axi_core_cpu/decode_to_execute_PC_31_s6/I0</td>
</tr>
<tr>
<td>16.069</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>160</td>
<td>R41C118[0][A]</td>
<td style=" background: #97FFFF;">axi_core_cpu/decode_to_execute_PC_31_s6/F</td>
</tr>
<tr>
<td>17.414</td>
<td>1.345</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C119[1][B]</td>
<td>axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/I2</td>
</tr>
<tr>
<td>17.981</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R54C119[1][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/F</td>
</tr>
<tr>
<td>18.986</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C122[2][B]</td>
<td>axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s4/I3</td>
</tr>
<tr>
<td>19.494</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R49C122[2][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s4/F</td>
</tr>
<tr>
<td>20.659</td>
<td>1.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C120[3][A]</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data_31_s4/I0</td>
</tr>
<tr>
<td>21.232</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R59C120[3][A]</td>
<td style=" background: #97FFFF;">axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data_31_s4/F</td>
</tr>
<tr>
<td>22.320</td>
<td>1.088</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C119[0][B]</td>
<td style=" font-weight:bold;">axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data_16_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>15.972</td>
<td>5.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C119[0][B]</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data_16_s1/CLK</td>
</tr>
<tr>
<td>15.661</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R57C119[0][B]</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data_16_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.432%; route: 5.287, 88.568%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.933, 24.052%; route: 12.035, 73.609%; tC2Q: 0.382, 2.339%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.427%; route: 5.290, 88.573%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.659</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.320</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.661</td>
</tr>
<tr>
<td class="label">From</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data_19_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>5.970</td>
<td>5.287</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C119[0][B]</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0/CLK</td>
</tr>
<tr>
<td>6.352</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R40C119[0][B]</td>
<td style=" font-weight:bold;">toplevel_axi_core_cpu_dBus_cmd_rValid_s0/Q</td>
</tr>
<tr>
<td>9.460</td>
<td>3.108</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C100[2][A]</td>
<td>axi_core_cpu_dBus_cmd_ready_s1/I2</td>
</tr>
<tr>
<td>10.039</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>R68C100[2][A]</td>
<td style=" background: #97FFFF;">axi_core_cpu_dBus_cmd_ready_s1/F</td>
</tr>
<tr>
<td>13.285</td>
<td>3.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C125[3][B]</td>
<td>axi_core_cpu/when_DBusCachedPlugin_l554_s1/I1</td>
</tr>
<tr>
<td>13.832</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R40C125[3][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/when_DBusCachedPlugin_l554_s1/F</td>
</tr>
<tr>
<td>14.464</td>
<td>0.631</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C120[2][B]</td>
<td>axi_core_cpu/when_DBusCachedPlugin_l554_s6/I0</td>
</tr>
<tr>
<td>15.042</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R40C120[2][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/when_DBusCachedPlugin_l554_s6/F</td>
</tr>
<tr>
<td>15.490</td>
<td>0.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C118[0][A]</td>
<td>axi_core_cpu/decode_to_execute_PC_31_s6/I0</td>
</tr>
<tr>
<td>16.069</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>160</td>
<td>R41C118[0][A]</td>
<td style=" background: #97FFFF;">axi_core_cpu/decode_to_execute_PC_31_s6/F</td>
</tr>
<tr>
<td>17.414</td>
<td>1.345</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C119[1][B]</td>
<td>axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/I2</td>
</tr>
<tr>
<td>17.981</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R54C119[1][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/F</td>
</tr>
<tr>
<td>18.986</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C122[2][B]</td>
<td>axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s4/I3</td>
</tr>
<tr>
<td>19.494</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R49C122[2][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s4/F</td>
</tr>
<tr>
<td>20.659</td>
<td>1.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C120[3][A]</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data_31_s4/I0</td>
</tr>
<tr>
<td>21.232</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R59C120[3][A]</td>
<td style=" background: #97FFFF;">axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data_31_s4/F</td>
</tr>
<tr>
<td>22.320</td>
<td>1.088</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C119[0][A]</td>
<td style=" font-weight:bold;">axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data_19_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>15.972</td>
<td>5.290</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C119[0][A]</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data_19_s1/CLK</td>
</tr>
<tr>
<td>15.661</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R57C119[0][A]</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data_19_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.432%; route: 5.287, 88.568%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.933, 24.052%; route: 12.035, 73.609%; tC2Q: 0.382, 2.339%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.427%; route: 5.290, 88.573%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.569</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>5.970</td>
<td>5.287</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C119[0][B]</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0/CLK</td>
</tr>
<tr>
<td>6.352</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R40C119[0][B]</td>
<td style=" font-weight:bold;">toplevel_axi_core_cpu_dBus_cmd_rValid_s0/Q</td>
</tr>
<tr>
<td>9.460</td>
<td>3.108</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C100[2][A]</td>
<td>axi_core_cpu_dBus_cmd_ready_s1/I2</td>
</tr>
<tr>
<td>10.039</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>R68C100[2][A]</td>
<td style=" background: #97FFFF;">axi_core_cpu_dBus_cmd_ready_s1/F</td>
</tr>
<tr>
<td>13.285</td>
<td>3.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C125[3][B]</td>
<td>axi_core_cpu/when_DBusCachedPlugin_l554_s1/I1</td>
</tr>
<tr>
<td>13.832</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R40C125[3][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/when_DBusCachedPlugin_l554_s1/F</td>
</tr>
<tr>
<td>14.464</td>
<td>0.631</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C120[2][B]</td>
<td>axi_core_cpu/when_DBusCachedPlugin_l554_s6/I0</td>
</tr>
<tr>
<td>15.042</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R40C120[2][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/when_DBusCachedPlugin_l554_s6/F</td>
</tr>
<tr>
<td>15.490</td>
<td>0.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C118[0][A]</td>
<td>axi_core_cpu/decode_to_execute_PC_31_s6/I0</td>
</tr>
<tr>
<td>16.069</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>160</td>
<td>R41C118[0][A]</td>
<td style=" background: #97FFFF;">axi_core_cpu/decode_to_execute_PC_31_s6/F</td>
</tr>
<tr>
<td>17.414</td>
<td>1.345</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C119[1][B]</td>
<td>axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/I2</td>
</tr>
<tr>
<td>17.981</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R54C119[1][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/F</td>
</tr>
<tr>
<td>18.986</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C122[2][B]</td>
<td>axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s4/I3</td>
</tr>
<tr>
<td>19.494</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R49C122[2][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s4/F</td>
</tr>
<tr>
<td>20.659</td>
<td>1.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C120[3][A]</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data_31_s4/I0</td>
</tr>
<tr>
<td>21.232</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R59C120[3][A]</td>
<td style=" background: #97FFFF;">axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data_31_s4/F</td>
</tr>
<tr>
<td>22.224</td>
<td>0.991</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C124[1][B]</td>
<td style=" font-weight:bold;">axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data_17_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>15.966</td>
<td>5.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C124[1][B]</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data_17_s1/CLK</td>
</tr>
<tr>
<td>15.654</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C124[1][B]</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.432%; route: 5.287, 88.568%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.933, 24.194%; route: 11.939, 73.452%; tC2Q: 0.382, 2.353%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.441%; route: 5.283, 88.559%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.569</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data_18_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>5.970</td>
<td>5.287</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C119[0][B]</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0/CLK</td>
</tr>
<tr>
<td>6.352</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R40C119[0][B]</td>
<td style=" font-weight:bold;">toplevel_axi_core_cpu_dBus_cmd_rValid_s0/Q</td>
</tr>
<tr>
<td>9.460</td>
<td>3.108</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C100[2][A]</td>
<td>axi_core_cpu_dBus_cmd_ready_s1/I2</td>
</tr>
<tr>
<td>10.039</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>R68C100[2][A]</td>
<td style=" background: #97FFFF;">axi_core_cpu_dBus_cmd_ready_s1/F</td>
</tr>
<tr>
<td>13.285</td>
<td>3.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C125[3][B]</td>
<td>axi_core_cpu/when_DBusCachedPlugin_l554_s1/I1</td>
</tr>
<tr>
<td>13.832</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R40C125[3][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/when_DBusCachedPlugin_l554_s1/F</td>
</tr>
<tr>
<td>14.464</td>
<td>0.631</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C120[2][B]</td>
<td>axi_core_cpu/when_DBusCachedPlugin_l554_s6/I0</td>
</tr>
<tr>
<td>15.042</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R40C120[2][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/when_DBusCachedPlugin_l554_s6/F</td>
</tr>
<tr>
<td>15.490</td>
<td>0.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C118[0][A]</td>
<td>axi_core_cpu/decode_to_execute_PC_31_s6/I0</td>
</tr>
<tr>
<td>16.069</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>160</td>
<td>R41C118[0][A]</td>
<td style=" background: #97FFFF;">axi_core_cpu/decode_to_execute_PC_31_s6/F</td>
</tr>
<tr>
<td>17.414</td>
<td>1.345</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C119[1][B]</td>
<td>axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/I2</td>
</tr>
<tr>
<td>17.981</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R54C119[1][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/F</td>
</tr>
<tr>
<td>18.986</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C122[2][B]</td>
<td>axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s4/I3</td>
</tr>
<tr>
<td>19.494</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R49C122[2][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s4/F</td>
</tr>
<tr>
<td>20.659</td>
<td>1.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C120[3][A]</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data_31_s4/I0</td>
</tr>
<tr>
<td>21.232</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R59C120[3][A]</td>
<td style=" background: #97FFFF;">axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data_31_s4/F</td>
</tr>
<tr>
<td>22.224</td>
<td>0.991</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C124[2][A]</td>
<td style=" font-weight:bold;">axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data_18_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>15.966</td>
<td>5.283</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C124[2][A]</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data_18_s1/CLK</td>
</tr>
<tr>
<td>15.654</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C124[2][A]</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data_18_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.432%; route: 5.287, 88.568%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.933, 24.194%; route: 11.939, 73.452%; tC2Q: 0.382, 2.353%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.441%; route: 5.283, 88.559%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.536</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.185</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_core_cpu/execute_to_memory_BRANCH_CALC_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>5.970</td>
<td>5.287</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C119[0][B]</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0/CLK</td>
</tr>
<tr>
<td>6.352</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R40C119[0][B]</td>
<td style=" font-weight:bold;">toplevel_axi_core_cpu_dBus_cmd_rValid_s0/Q</td>
</tr>
<tr>
<td>9.460</td>
<td>3.108</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C100[2][A]</td>
<td>axi_core_cpu_dBus_cmd_ready_s1/I2</td>
</tr>
<tr>
<td>10.039</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>R68C100[2][A]</td>
<td style=" background: #97FFFF;">axi_core_cpu_dBus_cmd_ready_s1/F</td>
</tr>
<tr>
<td>13.285</td>
<td>3.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C125[3][B]</td>
<td>axi_core_cpu/when_DBusCachedPlugin_l554_s1/I1</td>
</tr>
<tr>
<td>13.832</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R40C125[3][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/when_DBusCachedPlugin_l554_s1/F</td>
</tr>
<tr>
<td>14.464</td>
<td>0.631</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C120[2][B]</td>
<td>axi_core_cpu/when_DBusCachedPlugin_l554_s6/I0</td>
</tr>
<tr>
<td>15.042</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R40C120[2][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/when_DBusCachedPlugin_l554_s6/F</td>
</tr>
<tr>
<td>16.959</td>
<td>1.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C110[0][B]</td>
<td>axi_core_cpu/n13642_s2/I0</td>
</tr>
<tr>
<td>17.466</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>295</td>
<td>R58C110[0][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/n13642_s2/F</td>
</tr>
<tr>
<td>22.185</td>
<td>4.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C142[0][A]</td>
<td style=" font-weight:bold;">axi_core_cpu/execute_to_memory_BRANCH_CALC_30_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>15.961</td>
<td>5.278</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C142[0][A]</td>
<td>axi_core_cpu/execute_to_memory_BRANCH_CALC_30_s0/CLK</td>
</tr>
<tr>
<td>15.649</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R58C142[0][A]</td>
<td>axi_core_cpu/execute_to_memory_BRANCH_CALC_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.432%; route: 5.287, 88.568%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.213, 13.645%; route: 13.620, 83.996%; tC2Q: 0.382, 2.359%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.450%; route: 5.278, 88.550%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.536</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.185</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.649</td>
</tr>
<tr>
<td class="label">From</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_core_cpu/execute_to_memory_BRANCH_CALC_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>5.970</td>
<td>5.287</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C119[0][B]</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0/CLK</td>
</tr>
<tr>
<td>6.352</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R40C119[0][B]</td>
<td style=" font-weight:bold;">toplevel_axi_core_cpu_dBus_cmd_rValid_s0/Q</td>
</tr>
<tr>
<td>9.460</td>
<td>3.108</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C100[2][A]</td>
<td>axi_core_cpu_dBus_cmd_ready_s1/I2</td>
</tr>
<tr>
<td>10.039</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>R68C100[2][A]</td>
<td style=" background: #97FFFF;">axi_core_cpu_dBus_cmd_ready_s1/F</td>
</tr>
<tr>
<td>13.285</td>
<td>3.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C125[3][B]</td>
<td>axi_core_cpu/when_DBusCachedPlugin_l554_s1/I1</td>
</tr>
<tr>
<td>13.832</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R40C125[3][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/when_DBusCachedPlugin_l554_s1/F</td>
</tr>
<tr>
<td>14.464</td>
<td>0.631</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C120[2][B]</td>
<td>axi_core_cpu/when_DBusCachedPlugin_l554_s6/I0</td>
</tr>
<tr>
<td>15.042</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R40C120[2][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/when_DBusCachedPlugin_l554_s6/F</td>
</tr>
<tr>
<td>16.959</td>
<td>1.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C110[0][B]</td>
<td>axi_core_cpu/n13642_s2/I0</td>
</tr>
<tr>
<td>17.466</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>295</td>
<td>R58C110[0][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/n13642_s2/F</td>
</tr>
<tr>
<td>22.185</td>
<td>4.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C142[0][B]</td>
<td style=" font-weight:bold;">axi_core_cpu/execute_to_memory_BRANCH_CALC_31_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>15.961</td>
<td>5.278</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C142[0][B]</td>
<td>axi_core_cpu/execute_to_memory_BRANCH_CALC_31_s0/CLK</td>
</tr>
<tr>
<td>15.649</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R58C142[0][B]</td>
<td>axi_core_cpu/execute_to_memory_BRANCH_CALC_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.432%; route: 5.287, 88.568%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.213, 13.645%; route: 13.620, 83.996%; tC2Q: 0.382, 2.359%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.450%; route: 5.278, 88.550%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.500</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.116</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.616</td>
</tr>
<tr>
<td class="label">From</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>5.970</td>
<td>5.287</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C119[0][B]</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0/CLK</td>
</tr>
<tr>
<td>6.352</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R40C119[0][B]</td>
<td style=" font-weight:bold;">toplevel_axi_core_cpu_dBus_cmd_rValid_s0/Q</td>
</tr>
<tr>
<td>9.460</td>
<td>3.108</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C100[2][A]</td>
<td>axi_core_cpu_dBus_cmd_ready_s1/I2</td>
</tr>
<tr>
<td>10.039</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>R68C100[2][A]</td>
<td style=" background: #97FFFF;">axi_core_cpu_dBus_cmd_ready_s1/F</td>
</tr>
<tr>
<td>13.285</td>
<td>3.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C125[3][B]</td>
<td>axi_core_cpu/when_DBusCachedPlugin_l554_s1/I1</td>
</tr>
<tr>
<td>13.832</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R40C125[3][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/when_DBusCachedPlugin_l554_s1/F</td>
</tr>
<tr>
<td>14.464</td>
<td>0.631</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C120[2][B]</td>
<td>axi_core_cpu/when_DBusCachedPlugin_l554_s6/I0</td>
</tr>
<tr>
<td>15.042</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R40C120[2][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/when_DBusCachedPlugin_l554_s6/F</td>
</tr>
<tr>
<td>15.490</td>
<td>0.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C118[0][A]</td>
<td>axi_core_cpu/decode_to_execute_PC_31_s6/I0</td>
</tr>
<tr>
<td>16.069</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>160</td>
<td>R41C118[0][A]</td>
<td style=" background: #97FFFF;">axi_core_cpu/decode_to_execute_PC_31_s6/F</td>
</tr>
<tr>
<td>17.414</td>
<td>1.345</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C119[1][B]</td>
<td>axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/I2</td>
</tr>
<tr>
<td>17.981</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R54C119[1][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/F</td>
</tr>
<tr>
<td>18.986</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C122[2][B]</td>
<td>axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s4/I3</td>
</tr>
<tr>
<td>19.494</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R49C122[2][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s4/F</td>
</tr>
<tr>
<td>22.116</td>
<td>2.622</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C132[2][B]</td>
<td style=" font-weight:bold;">axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_16_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>15.927</td>
<td>5.245</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C132[2][B]</td>
<td>axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_16_s0/CLK</td>
</tr>
<tr>
<td>15.616</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C132[2][B]</td>
<td>axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.042</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.432%; route: 5.287, 88.568%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.359, 20.802%; route: 12.405, 76.829%; tC2Q: 0.382, 2.369%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.514%; route: 5.245, 88.486%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.500</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.107</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.607</td>
</tr>
<tr>
<td class="label">From</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>5.970</td>
<td>5.287</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C119[0][B]</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0/CLK</td>
</tr>
<tr>
<td>6.352</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R40C119[0][B]</td>
<td style=" font-weight:bold;">toplevel_axi_core_cpu_dBus_cmd_rValid_s0/Q</td>
</tr>
<tr>
<td>9.460</td>
<td>3.108</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C100[2][A]</td>
<td>axi_core_cpu_dBus_cmd_ready_s1/I2</td>
</tr>
<tr>
<td>10.039</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>R68C100[2][A]</td>
<td style=" background: #97FFFF;">axi_core_cpu_dBus_cmd_ready_s1/F</td>
</tr>
<tr>
<td>13.285</td>
<td>3.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C125[3][B]</td>
<td>axi_core_cpu/when_DBusCachedPlugin_l554_s1/I1</td>
</tr>
<tr>
<td>13.832</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R40C125[3][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/when_DBusCachedPlugin_l554_s1/F</td>
</tr>
<tr>
<td>14.464</td>
<td>0.631</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C120[2][B]</td>
<td>axi_core_cpu/when_DBusCachedPlugin_l554_s6/I0</td>
</tr>
<tr>
<td>15.042</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R40C120[2][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/when_DBusCachedPlugin_l554_s6/F</td>
</tr>
<tr>
<td>15.490</td>
<td>0.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C118[0][A]</td>
<td>axi_core_cpu/decode_to_execute_PC_31_s6/I0</td>
</tr>
<tr>
<td>16.069</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>160</td>
<td>R41C118[0][A]</td>
<td style=" background: #97FFFF;">axi_core_cpu/decode_to_execute_PC_31_s6/F</td>
</tr>
<tr>
<td>17.414</td>
<td>1.345</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C119[1][B]</td>
<td>axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/I2</td>
</tr>
<tr>
<td>17.981</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R54C119[1][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/F</td>
</tr>
<tr>
<td>18.986</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C122[2][B]</td>
<td>axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s4/I3</td>
</tr>
<tr>
<td>19.494</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R49C122[2][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s4/F</td>
</tr>
<tr>
<td>22.107</td>
<td>2.613</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C129[1][B]</td>
<td style=" font-weight:bold;">axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>15.918</td>
<td>5.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C129[1][B]</td>
<td>axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0/CLK</td>
</tr>
<tr>
<td>15.607</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C129[1][B]</td>
<td>axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.052</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.432%; route: 5.287, 88.568%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.359, 20.814%; route: 12.396, 76.816%; tC2Q: 0.382, 2.370%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.532%; route: 5.236, 88.468%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.500</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.107</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.607</td>
</tr>
<tr>
<td class="label">From</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>5.970</td>
<td>5.287</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C119[0][B]</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0/CLK</td>
</tr>
<tr>
<td>6.352</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R40C119[0][B]</td>
<td style=" font-weight:bold;">toplevel_axi_core_cpu_dBus_cmd_rValid_s0/Q</td>
</tr>
<tr>
<td>9.460</td>
<td>3.108</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C100[2][A]</td>
<td>axi_core_cpu_dBus_cmd_ready_s1/I2</td>
</tr>
<tr>
<td>10.039</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>R68C100[2][A]</td>
<td style=" background: #97FFFF;">axi_core_cpu_dBus_cmd_ready_s1/F</td>
</tr>
<tr>
<td>13.285</td>
<td>3.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C125[3][B]</td>
<td>axi_core_cpu/when_DBusCachedPlugin_l554_s1/I1</td>
</tr>
<tr>
<td>13.832</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R40C125[3][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/when_DBusCachedPlugin_l554_s1/F</td>
</tr>
<tr>
<td>14.464</td>
<td>0.631</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C120[2][B]</td>
<td>axi_core_cpu/when_DBusCachedPlugin_l554_s6/I0</td>
</tr>
<tr>
<td>15.042</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R40C120[2][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/when_DBusCachedPlugin_l554_s6/F</td>
</tr>
<tr>
<td>15.490</td>
<td>0.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C118[0][A]</td>
<td>axi_core_cpu/decode_to_execute_PC_31_s6/I0</td>
</tr>
<tr>
<td>16.069</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>160</td>
<td>R41C118[0][A]</td>
<td style=" background: #97FFFF;">axi_core_cpu/decode_to_execute_PC_31_s6/F</td>
</tr>
<tr>
<td>17.414</td>
<td>1.345</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C119[1][B]</td>
<td>axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/I2</td>
</tr>
<tr>
<td>17.981</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R54C119[1][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/F</td>
</tr>
<tr>
<td>18.986</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C122[2][B]</td>
<td>axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s4/I3</td>
</tr>
<tr>
<td>19.494</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R49C122[2][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s4/F</td>
</tr>
<tr>
<td>22.107</td>
<td>2.613</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C129[1][A]</td>
<td style=" font-weight:bold;">axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_18_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>15.918</td>
<td>5.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C129[1][A]</td>
<td>axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_18_s0/CLK</td>
</tr>
<tr>
<td>15.607</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C129[1][A]</td>
<td>axi_core_cpu/_zz_IBusCachedPlugin_iBusRsp_stages_1_output_m2sPipe_payload_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.052</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.432%; route: 5.287, 88.568%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.359, 20.814%; route: 12.396, 76.816%; tC2Q: 0.382, 2.370%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.532%; route: 5.236, 88.468%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-6.496</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.141</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>15.645</td>
</tr>
<tr>
<td class="label">From</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>5.970</td>
<td>5.287</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C119[0][B]</td>
<td>toplevel_axi_core_cpu_dBus_cmd_rValid_s0/CLK</td>
</tr>
<tr>
<td>6.352</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R40C119[0][B]</td>
<td style=" font-weight:bold;">toplevel_axi_core_cpu_dBus_cmd_rValid_s0/Q</td>
</tr>
<tr>
<td>9.460</td>
<td>3.108</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C100[2][A]</td>
<td>axi_core_cpu_dBus_cmd_ready_s1/I2</td>
</tr>
<tr>
<td>10.039</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>77</td>
<td>R68C100[2][A]</td>
<td style=" background: #97FFFF;">axi_core_cpu_dBus_cmd_ready_s1/F</td>
</tr>
<tr>
<td>13.285</td>
<td>3.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C125[3][B]</td>
<td>axi_core_cpu/when_DBusCachedPlugin_l554_s1/I1</td>
</tr>
<tr>
<td>13.832</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R40C125[3][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/when_DBusCachedPlugin_l554_s1/F</td>
</tr>
<tr>
<td>14.464</td>
<td>0.631</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C120[2][B]</td>
<td>axi_core_cpu/when_DBusCachedPlugin_l554_s6/I0</td>
</tr>
<tr>
<td>15.042</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>19</td>
<td>R40C120[2][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/when_DBusCachedPlugin_l554_s6/F</td>
</tr>
<tr>
<td>15.490</td>
<td>0.448</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C118[0][A]</td>
<td>axi_core_cpu/decode_to_execute_PC_31_s6/I0</td>
</tr>
<tr>
<td>16.069</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>160</td>
<td>R41C118[0][A]</td>
<td style=" background: #97FFFF;">axi_core_cpu/decode_to_execute_PC_31_s6/F</td>
</tr>
<tr>
<td>17.414</td>
<td>1.345</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C119[1][B]</td>
<td>axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/I2</td>
</tr>
<tr>
<td>17.981</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R54C119[1][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/decode_INSTRUCTION_ANTICIPATED_24_s3/F</td>
</tr>
<tr>
<td>18.986</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C122[2][B]</td>
<td>axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s4/I3</td>
</tr>
<tr>
<td>19.494</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>R49C122[2][B]</td>
<td style=" background: #97FFFF;">axi_core_cpu/IBusCachedPlugin_iBusRsp_stages_2_input_ready_s4/F</td>
</tr>
<tr>
<td>20.659</td>
<td>1.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C120[3][A]</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data_31_s4/I0</td>
</tr>
<tr>
<td>21.232</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R59C120[3][A]</td>
<td style=" background: #97FFFF;">axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data_31_s4/F</td>
</tr>
<tr>
<td>22.141</td>
<td>0.909</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C117[1][A]</td>
<td style=" font-weight:bold;">axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>15.956</td>
<td>5.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C117[1][A]</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data_4_s1/CLK</td>
</tr>
<tr>
<td>15.645</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C117[1][A]</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/_zz_decodeStage_hit_data_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.432%; route: 5.287, 88.568%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.933, 24.318%; route: 11.856, 73.317%; tC2Q: 0.382, 2.365%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 11.459%; route: 5.274, 88.541%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.260</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.058</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.318</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_vgaClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_vgaClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>92</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/O</td>
</tr>
<tr>
<td>1.557</td>
<td>0.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C141[1][A]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_2_s0/CLK</td>
</tr>
<tr>
<td>1.733</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R63C141[1][A]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_2_s0/Q</td>
</tr>
<tr>
<td>2.058</td>
<td>0.325</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C142[1][B]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.282</td>
<td>2.606</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C142[1][B]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_2_s0/CLK</td>
</tr>
<tr>
<td>3.317</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_2_s0</td>
</tr>
<tr>
<td>3.318</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C142[1][B]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.725</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.392%; route: 0.881, 56.608%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.325, 64.838%; tC2Q: 0.176, 35.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 20.584%; route: 2.606, 79.416%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.255</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.049</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.304</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_vgaClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_vgaClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>92</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/O</td>
</tr>
<tr>
<td>1.563</td>
<td>0.887</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C141[0][A]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_9_s0/CLK</td>
</tr>
<tr>
<td>1.743</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R62C141[0][A]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_9_s0/Q</td>
</tr>
<tr>
<td>2.049</td>
<td>0.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C143[0][B]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.293</td>
<td>2.617</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C143[0][B]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_9_s0/CLK</td>
</tr>
<tr>
<td>3.328</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_9_s0</td>
</tr>
<tr>
<td>3.304</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C143[0][B]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.730</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.218%; route: 0.887, 56.782%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.306, 62.982%; tC2Q: 0.180, 37.018%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 20.513%; route: 2.617, 79.487%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.185</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.725</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.910</td>
</tr>
<tr>
<td class="label">From</td>
<td>jtagBridge_1/system_rsp_payload_data_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>jtagBridge_1/jtag_readArea_full_shifter_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_jtag_tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.275</td>
<td>2.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C136[2][B]</td>
<td>jtagBridge_1/system_rsp_payload_data_29_s0/CLK</td>
</tr>
<tr>
<td>3.451</td>
<td>0.176</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R52C136[2][B]</td>
<td style=" font-weight:bold;">jtagBridge_1/system_rsp_payload_data_29_s0/Q</td>
</tr>
<tr>
<td>3.533</td>
<td>0.082</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C136[0][A]</td>
<td>jtagBridge_1/n371_s0/I1</td>
</tr>
<tr>
<td>3.725</td>
<td>0.191</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R52C136[0][A]</td>
<td style=" background: #97FFFF;">jtagBridge_1/n371_s0/F</td>
</tr>
<tr>
<td>3.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C136[0][A]</td>
<td style=" font-weight:bold;">jtagBridge_1/jtag_readArea_full_shifter_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_jtag_tck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>io_jtag_tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>84</td>
<td>IOB173[A]</td>
<td>io_jtag_tck_ibuf/O</td>
</tr>
<tr>
<td>4.873</td>
<td>4.198</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C136[0][A]</td>
<td>jtagBridge_1/jtag_readArea_full_shifter_31_s0/CLK</td>
</tr>
<tr>
<td>4.908</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>jtagBridge_1/jtag_readArea_full_shifter_31_s0</td>
</tr>
<tr>
<td>4.910</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C136[0][A]</td>
<td>jtagBridge_1/jtag_readArea_full_shifter_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.599</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 20.629%; route: 2.599, 79.371%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 42.500%; route: 0.082, 18.333%; tC2Q: 0.176, 39.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 13.861%; route: 4.198, 86.139%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.161</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.137</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.298</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_vgaClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_vgaClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>92</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/O</td>
</tr>
<tr>
<td>1.557</td>
<td>0.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C141[2][B]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_5_s0/CLK</td>
</tr>
<tr>
<td>1.737</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R63C141[2][B]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_5_s0/Q</td>
</tr>
<tr>
<td>2.137</td>
<td>0.400</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C143[1][A]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.287</td>
<td>2.611</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C143[1][A]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_5_s0/CLK</td>
</tr>
<tr>
<td>3.322</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_5_s0</td>
</tr>
<tr>
<td>3.298</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C143[1][A]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.730</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.392%; route: 0.881, 56.608%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.400, 68.966%; tC2Q: 0.180, 31.034%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 20.552%; route: 2.611, 79.448%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.156</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.137</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_vgaClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_vgaClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>92</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/O</td>
</tr>
<tr>
<td>1.557</td>
<td>0.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C141[1][B]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_3_s0/CLK</td>
</tr>
<tr>
<td>1.737</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R63C141[1][B]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_3_s0/Q</td>
</tr>
<tr>
<td>2.137</td>
<td>0.400</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C142[2][B]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.282</td>
<td>2.606</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C142[2][B]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_3_s0/CLK</td>
</tr>
<tr>
<td>3.317</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_3_s0</td>
</tr>
<tr>
<td>3.293</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C142[2][B]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.725</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.392%; route: 0.881, 56.608%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.400, 68.966%; tC2Q: 0.180, 31.034%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 20.584%; route: 2.606, 79.416%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.766</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.916</td>
</tr>
<tr>
<td class="label">From</td>
<td>jtagBridge_1/system_rsp_payload_data_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>jtagBridge_1/jtag_readArea_full_shifter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_jtag_tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.271</td>
<td>2.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C133[1][A]</td>
<td>jtagBridge_1/system_rsp_payload_data_3_s0/CLK</td>
</tr>
<tr>
<td>3.451</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R53C133[1][A]</td>
<td style=" font-weight:bold;">jtagBridge_1/system_rsp_payload_data_3_s0/Q</td>
</tr>
<tr>
<td>3.575</td>
<td>0.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C135[1][B]</td>
<td>jtagBridge_1/n397_s0/I1</td>
</tr>
<tr>
<td>3.766</td>
<td>0.191</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R53C135[1][B]</td>
<td style=" background: #97FFFF;">jtagBridge_1/n397_s0/F</td>
</tr>
<tr>
<td>3.766</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C135[1][B]</td>
<td style=" font-weight:bold;">jtagBridge_1/jtag_readArea_full_shifter_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_jtag_tck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>io_jtag_tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>84</td>
<td>IOB173[A]</td>
<td>io_jtag_tck_ibuf/O</td>
</tr>
<tr>
<td>4.880</td>
<td>4.204</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C135[1][B]</td>
<td>jtagBridge_1/jtag_readArea_full_shifter_5_s0/CLK</td>
</tr>
<tr>
<td>4.915</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>jtagBridge_1/jtag_readArea_full_shifter_5_s0</td>
</tr>
<tr>
<td>4.916</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C135[1][B]</td>
<td>jtagBridge_1/jtag_readArea_full_shifter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.609</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 20.650%; route: 2.596, 79.350%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 38.636%; route: 0.124, 25.000%; tC2Q: 0.180, 36.364%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 13.843%; route: 4.204, 86.157%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.147</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.157</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.304</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_vgaClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_vgaClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>92</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/O</td>
</tr>
<tr>
<td>1.558</td>
<td>0.882</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C140[2][A]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_0_s0/CLK</td>
</tr>
<tr>
<td>1.738</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R62C140[2][A]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_0_s0/Q</td>
</tr>
<tr>
<td>2.157</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C143[2][B]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.293</td>
<td>2.617</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C143[2][B]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_0_s0/CLK</td>
</tr>
<tr>
<td>3.328</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_0_s0</td>
</tr>
<tr>
<td>3.304</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C143[2][B]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.735</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.357%; route: 0.882, 56.643%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.419, 69.937%; tC2Q: 0.180, 30.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 20.513%; route: 2.617, 79.487%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.142</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.155</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.298</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_vgaClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_vgaClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>92</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/O</td>
</tr>
<tr>
<td>1.557</td>
<td>0.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C141[2][A]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_4_s0/CLK</td>
</tr>
<tr>
<td>1.737</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R63C141[2][A]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_4_s0/Q</td>
</tr>
<tr>
<td>2.155</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C143[0][A]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.287</td>
<td>2.611</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C143[0][A]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_4_s0/CLK</td>
</tr>
<tr>
<td>3.322</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_4_s0</td>
</tr>
<tr>
<td>3.298</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C143[0][A]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.730</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.392%; route: 0.881, 56.608%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.419, 69.937%; tC2Q: 0.180, 30.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 20.552%; route: 2.611, 79.448%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.142</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.162</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.304</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_vgaClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_vgaClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>92</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/O</td>
</tr>
<tr>
<td>1.563</td>
<td>0.887</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C141[0][B]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_8_s0/CLK</td>
</tr>
<tr>
<td>1.743</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R62C141[0][B]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_8_s0/Q</td>
</tr>
<tr>
<td>2.162</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C143[1][B]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.293</td>
<td>2.617</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C143[1][B]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_8_s0/CLK</td>
</tr>
<tr>
<td>3.328</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_8_s0</td>
</tr>
<tr>
<td>3.304</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C143[1][B]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.730</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.218%; route: 0.887, 56.782%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.419, 69.937%; tC2Q: 0.180, 30.063%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 20.513%; route: 2.617, 79.487%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.135</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.163</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.298</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_vgaClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_vgaClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>92</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/O</td>
</tr>
<tr>
<td>1.557</td>
<td>0.881</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C141[3][A]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_6_s0/CLK</td>
</tr>
<tr>
<td>1.737</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R63C141[3][A]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_fifo/popCC_ptrToPush_6_s0/Q</td>
</tr>
<tr>
<td>2.163</td>
<td>0.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C143[2][A]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.287</td>
<td>2.611</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C143[2][A]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_6_s0/CLK</td>
</tr>
<tr>
<td>3.322</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_6_s0</td>
</tr>
<tr>
<td>3.298</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R63C143[2][A]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/popToPushGray_buffercc/buffers_0_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.730</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 43.392%; route: 0.881, 56.608%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.426, 70.309%; tC2Q: 0.180, 29.691%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 20.552%; route: 2.611, 79.448%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.086</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.828</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.915</td>
</tr>
<tr>
<td class="label">From</td>
<td>jtagBridge_1/system_rsp_payload_data_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>jtagBridge_1/jtag_readArea_full_shifter_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_jtag_tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.275</td>
<td>2.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C134[0][B]</td>
<td>jtagBridge_1/system_rsp_payload_data_8_s0/CLK</td>
</tr>
<tr>
<td>3.455</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R52C134[0][B]</td>
<td style=" font-weight:bold;">jtagBridge_1/system_rsp_payload_data_8_s0/Q</td>
</tr>
<tr>
<td>3.571</td>
<td>0.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C135[0][A]</td>
<td>jtagBridge_1/n392_s0/I1</td>
</tr>
<tr>
<td>3.828</td>
<td>0.257</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R52C135[0][A]</td>
<td style=" background: #97FFFF;">jtagBridge_1/n392_s0/F</td>
</tr>
<tr>
<td>3.828</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C135[0][A]</td>
<td style=" font-weight:bold;">jtagBridge_1/jtag_readArea_full_shifter_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_jtag_tck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>io_jtag_tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>84</td>
<td>IOB173[A]</td>
<td>io_jtag_tck_ibuf/O</td>
</tr>
<tr>
<td>4.878</td>
<td>4.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C135[0][A]</td>
<td>jtagBridge_1/jtag_readArea_full_shifter_10_s0/CLK</td>
</tr>
<tr>
<td>4.913</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>jtagBridge_1/jtag_readArea_full_shifter_10_s0</td>
</tr>
<tr>
<td>4.915</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C135[0][A]</td>
<td>jtagBridge_1/jtag_readArea_full_shifter_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.604</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 20.629%; route: 2.599, 79.371%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.257, 46.501%; route: 0.116, 20.993%; tC2Q: 0.180, 32.506%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 13.847%; route: 4.203, 86.153%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.035</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.885</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.920</td>
</tr>
<tr>
<td class="label">From</td>
<td>jtagBridge_1/system_rsp_payload_data_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>jtagBridge_1/jtag_readArea_full_shifter_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_jtag_tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.270</td>
<td>2.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C133[0][B]</td>
<td>jtagBridge_1/system_rsp_payload_data_20_s0/CLK</td>
</tr>
<tr>
<td>3.450</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R52C133[0][B]</td>
<td style=" font-weight:bold;">jtagBridge_1/system_rsp_payload_data_20_s0/Q</td>
</tr>
<tr>
<td>3.566</td>
<td>0.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C134[1][A]</td>
<td>jtagBridge_1/n380_s0/I1</td>
</tr>
<tr>
<td>3.885</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R52C134[1][A]</td>
<td style=" background: #97FFFF;">jtagBridge_1/n380_s0/F</td>
</tr>
<tr>
<td>3.885</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C134[1][A]</td>
<td style=" font-weight:bold;">jtagBridge_1/jtag_readArea_full_shifter_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_jtag_tck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>io_jtag_tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>84</td>
<td>IOB173[A]</td>
<td>io_jtag_tck_ibuf/O</td>
</tr>
<tr>
<td>4.883</td>
<td>4.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C134[1][A]</td>
<td>jtagBridge_1/jtag_readArea_full_shifter_22_s0/CLK</td>
</tr>
<tr>
<td>4.918</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>jtagBridge_1/jtag_readArea_full_shifter_22_s0</td>
</tr>
<tr>
<td>4.920</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C134[1][A]</td>
<td>jtagBridge_1/jtag_readArea_full_shifter_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.614</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 20.660%; route: 2.594, 79.340%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.319, 51.829%; route: 0.116, 18.902%; tC2Q: 0.180, 29.268%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 13.833%; route: 4.208, 86.167%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.034</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.882</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.916</td>
</tr>
<tr>
<td class="label">From</td>
<td>jtagBridge_1/system_rsp_payload_data_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>jtagBridge_1/jtag_readArea_full_shifter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_jtag_tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.276</td>
<td>2.601</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C136[1][A]</td>
<td>jtagBridge_1/system_rsp_payload_data_2_s0/CLK</td>
</tr>
<tr>
<td>3.456</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R53C136[1][A]</td>
<td style=" font-weight:bold;">jtagBridge_1/system_rsp_payload_data_2_s0/Q</td>
</tr>
<tr>
<td>3.572</td>
<td>0.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C135[1][A]</td>
<td>jtagBridge_1/n398_s0/I1</td>
</tr>
<tr>
<td>3.882</td>
<td>0.310</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R53C135[1][A]</td>
<td style=" background: #97FFFF;">jtagBridge_1/n398_s0/F</td>
</tr>
<tr>
<td>3.882</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C135[1][A]</td>
<td style=" font-weight:bold;">jtagBridge_1/jtag_readArea_full_shifter_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_jtag_tck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>io_jtag_tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>84</td>
<td>IOB173[A]</td>
<td>io_jtag_tck_ibuf/O</td>
</tr>
<tr>
<td>4.880</td>
<td>4.204</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C135[1][A]</td>
<td>jtagBridge_1/jtag_readArea_full_shifter_4_s0/CLK</td>
</tr>
<tr>
<td>4.915</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>jtagBridge_1/jtag_readArea_full_shifter_4_s0</td>
</tr>
<tr>
<td>4.916</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C135[1][A]</td>
<td>jtagBridge_1/jtag_readArea_full_shifter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.604</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 20.619%; route: 2.601, 79.381%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 51.134%; route: 0.116, 19.175%; tC2Q: 0.180, 29.691%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 13.843%; route: 4.204, 86.157%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.031</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.885</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.916</td>
</tr>
<tr>
<td class="label">From</td>
<td>jtagBridge_1/system_rsp_payload_data_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>jtagBridge_1/jtag_readArea_full_shifter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_jtag_tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.271</td>
<td>2.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C133[1][B]</td>
<td>jtagBridge_1/system_rsp_payload_data_5_s0/CLK</td>
</tr>
<tr>
<td>3.451</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R53C133[1][B]</td>
<td style=" font-weight:bold;">jtagBridge_1/system_rsp_payload_data_5_s0/Q</td>
</tr>
<tr>
<td>3.575</td>
<td>0.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C135[0][A]</td>
<td>jtagBridge_1/n395_s0/I1</td>
</tr>
<tr>
<td>3.885</td>
<td>0.310</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R53C135[0][A]</td>
<td style=" background: #97FFFF;">jtagBridge_1/n395_s0/F</td>
</tr>
<tr>
<td>3.885</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C135[0][A]</td>
<td style=" font-weight:bold;">jtagBridge_1/jtag_readArea_full_shifter_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_jtag_tck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>io_jtag_tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>84</td>
<td>IOB173[A]</td>
<td>io_jtag_tck_ibuf/O</td>
</tr>
<tr>
<td>4.880</td>
<td>4.204</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C135[0][A]</td>
<td>jtagBridge_1/jtag_readArea_full_shifter_7_s0/CLK</td>
</tr>
<tr>
<td>4.915</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>jtagBridge_1/jtag_readArea_full_shifter_7_s0</td>
</tr>
<tr>
<td>4.916</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C135[0][A]</td>
<td>jtagBridge_1/jtag_readArea_full_shifter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.609</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 20.650%; route: 2.596, 79.350%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 50.509%; route: 0.124, 20.163%; tC2Q: 0.180, 29.328%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 13.843%; route: 4.204, 86.157%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.030</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.884</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.915</td>
</tr>
<tr>
<td class="label">From</td>
<td>jtagBridge_1/system_rsp_payload_data_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>jtagBridge_1/jtag_readArea_full_shifter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_jtag_tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.278</td>
<td>2.602</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C135[0][A]</td>
<td>jtagBridge_1/system_rsp_payload_data_6_s0/CLK</td>
</tr>
<tr>
<td>3.458</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R51C135[0][A]</td>
<td style=" font-weight:bold;">jtagBridge_1/system_rsp_payload_data_6_s0/Q</td>
</tr>
<tr>
<td>3.574</td>
<td>0.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C135[1][A]</td>
<td>jtagBridge_1/n394_s0/I1</td>
</tr>
<tr>
<td>3.884</td>
<td>0.310</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R52C135[1][A]</td>
<td style=" background: #97FFFF;">jtagBridge_1/n394_s0/F</td>
</tr>
<tr>
<td>3.884</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C135[1][A]</td>
<td style=" font-weight:bold;">jtagBridge_1/jtag_readArea_full_shifter_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_jtag_tck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>io_jtag_tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>84</td>
<td>IOB173[A]</td>
<td>io_jtag_tck_ibuf/O</td>
</tr>
<tr>
<td>4.878</td>
<td>4.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C135[1][A]</td>
<td>jtagBridge_1/jtag_readArea_full_shifter_8_s0/CLK</td>
</tr>
<tr>
<td>4.913</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>jtagBridge_1/jtag_readArea_full_shifter_8_s0</td>
</tr>
<tr>
<td>4.915</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C135[1][A]</td>
<td>jtagBridge_1/jtag_readArea_full_shifter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.600</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 20.607%; route: 2.602, 79.393%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 51.134%; route: 0.116, 19.175%; tC2Q: 0.180, 29.691%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 13.847%; route: 4.203, 86.153%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.030</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.881</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.911</td>
</tr>
<tr>
<td class="label">From</td>
<td>jtagBridge_1/system_rsp_payload_data_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>jtagBridge_1/jtag_readArea_full_shifter_32_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_jtag_tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.275</td>
<td>2.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C136[1][A]</td>
<td>jtagBridge_1/system_rsp_payload_data_30_s0/CLK</td>
</tr>
<tr>
<td>3.455</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R52C136[1][A]</td>
<td style=" font-weight:bold;">jtagBridge_1/system_rsp_payload_data_30_s0/Q</td>
</tr>
<tr>
<td>3.571</td>
<td>0.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C136[2][B]</td>
<td>jtagBridge_1/n370_s0/I1</td>
</tr>
<tr>
<td>3.881</td>
<td>0.310</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R53C136[2][B]</td>
<td style=" background: #97FFFF;">jtagBridge_1/n370_s0/F</td>
</tr>
<tr>
<td>3.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C136[2][B]</td>
<td style=" font-weight:bold;">jtagBridge_1/jtag_readArea_full_shifter_32_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_jtag_tck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>io_jtag_tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>84</td>
<td>IOB173[A]</td>
<td>io_jtag_tck_ibuf/O</td>
</tr>
<tr>
<td>4.875</td>
<td>4.199</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C136[2][B]</td>
<td>jtagBridge_1/jtag_readArea_full_shifter_32_s0/CLK</td>
</tr>
<tr>
<td>4.910</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>jtagBridge_1/jtag_readArea_full_shifter_32_s0</td>
</tr>
<tr>
<td>4.911</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C136[2][B]</td>
<td>jtagBridge_1/jtag_readArea_full_shifter_32_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.600</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 20.629%; route: 2.599, 79.371%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.310, 51.134%; route: 0.116, 19.175%; tC2Q: 0.180, 29.691%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 13.857%; route: 4.199, 86.143%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.025</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.890</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.915</td>
</tr>
<tr>
<td class="label">From</td>
<td>jtagBridge_1/system_rsp_payload_data_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>jtagBridge_1/jtag_readArea_full_shifter_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_jtag_tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.275</td>
<td>2.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C134[0][A]</td>
<td>jtagBridge_1/system_rsp_payload_data_11_s0/CLK</td>
</tr>
<tr>
<td>3.455</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R52C134[0][A]</td>
<td style=" font-weight:bold;">jtagBridge_1/system_rsp_payload_data_11_s0/Q</td>
</tr>
<tr>
<td>3.571</td>
<td>0.116</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C135[2][A]</td>
<td>jtagBridge_1/n389_s0/I1</td>
</tr>
<tr>
<td>3.890</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R52C135[2][A]</td>
<td style=" background: #97FFFF;">jtagBridge_1/n389_s0/F</td>
</tr>
<tr>
<td>3.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C135[2][A]</td>
<td style=" font-weight:bold;">jtagBridge_1/jtag_readArea_full_shifter_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_jtag_tck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>io_jtag_tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>84</td>
<td>IOB173[A]</td>
<td>io_jtag_tck_ibuf/O</td>
</tr>
<tr>
<td>4.878</td>
<td>4.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C135[2][A]</td>
<td>jtagBridge_1/jtag_readArea_full_shifter_13_s0/CLK</td>
</tr>
<tr>
<td>4.913</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>jtagBridge_1/jtag_readArea_full_shifter_13_s0</td>
</tr>
<tr>
<td>4.915</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C135[2][A]</td>
<td>jtagBridge_1/jtag_readArea_full_shifter_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.604</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 20.629%; route: 2.599, 79.371%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.319, 51.829%; route: 0.116, 18.902%; tC2Q: 0.180, 29.268%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 13.847%; route: 4.203, 86.153%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.962</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.918</td>
</tr>
<tr>
<td class="label">From</td>
<td>jtagBridge_1/system_rsp_payload_data_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>jtagBridge_1/jtag_readArea_full_shifter_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_jtag_tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.276</td>
<td>2.601</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C136[0][A]</td>
<td>jtagBridge_1/system_rsp_payload_data_15_s0/CLK</td>
</tr>
<tr>
<td>3.456</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R53C136[0][A]</td>
<td style=" font-weight:bold;">jtagBridge_1/system_rsp_payload_data_15_s0/Q</td>
</tr>
<tr>
<td>3.705</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C137[0][A]</td>
<td>jtagBridge_1/n385_s0/I1</td>
</tr>
<tr>
<td>3.962</td>
<td>0.257</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R54C137[0][A]</td>
<td style=" background: #97FFFF;">jtagBridge_1/n385_s0/F</td>
</tr>
<tr>
<td>3.962</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C137[0][A]</td>
<td style=" font-weight:bold;">jtagBridge_1/jtag_readArea_full_shifter_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_jtag_tck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>io_jtag_tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>84</td>
<td>IOB173[A]</td>
<td>io_jtag_tck_ibuf/O</td>
</tr>
<tr>
<td>4.881</td>
<td>4.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C137[0][A]</td>
<td>jtagBridge_1/jtag_readArea_full_shifter_17_s0/CLK</td>
</tr>
<tr>
<td>4.916</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>jtagBridge_1/jtag_readArea_full_shifter_17_s0</td>
</tr>
<tr>
<td>4.918</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C137[0][A]</td>
<td>jtagBridge_1/jtag_readArea_full_shifter_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.605</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 20.619%; route: 2.601, 79.381%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.257, 37.523%; route: 0.249, 36.248%; tC2Q: 0.180, 26.230%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 13.838%; route: 4.206, 86.162%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.950</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.331</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.280</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_vgaCtrl/pulseCCByToggle_1/inArea_target_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_vgaCtrl/pulseCCByToggle_1/inArea_target_buffercc/buffers_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_vgaClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_vgaClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>92</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/O</td>
</tr>
<tr>
<td>1.528</td>
<td>0.853</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C122[1][A]</td>
<td>axi_vgaCtrl/pulseCCByToggle_1/inArea_target_s2/CLK</td>
</tr>
<tr>
<td>1.708</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R66C122[1][A]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/pulseCCByToggle_1/inArea_target_s2/Q</td>
</tr>
<tr>
<td>2.330</td>
<td>0.623</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C128[2][B]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/pulseCCByToggle_1/inArea_target_buffercc/buffers_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.269</td>
<td>2.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R65C128[2][B]</td>
<td>axi_vgaCtrl/pulseCCByToggle_1/inArea_target_buffercc/buffers_0_s0/CLK</td>
</tr>
<tr>
<td>3.304</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_vgaCtrl/pulseCCByToggle_1/inArea_target_buffercc/buffers_0_s0</td>
</tr>
<tr>
<td>3.280</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R65C128[2][B]</td>
<td>axi_vgaCtrl/pulseCCByToggle_1/inArea_target_buffercc/buffers_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.741</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 44.208%; route: 0.853, 55.792%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.623, 77.570%; tC2Q: 0.180, 22.430%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 20.662%; route: 2.594, 79.338%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.944</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.949</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.893</td>
</tr>
<tr>
<td class="label">From</td>
<td>jtagBridge_1/system_rsp_payload_data_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>jtagBridge_1/jtag_readArea_full_shifter_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_jtag_tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.268</td>
<td>2.592</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C125[1][A]</td>
<td>jtagBridge_1/system_rsp_payload_data_23_s0/CLK</td>
</tr>
<tr>
<td>3.448</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R51C125[1][A]</td>
<td style=" font-weight:bold;">jtagBridge_1/system_rsp_payload_data_23_s0/Q</td>
</tr>
<tr>
<td>3.764</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C134[3][A]</td>
<td>jtagBridge_1/n377_s0/I1</td>
</tr>
<tr>
<td>3.949</td>
<td>0.185</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C134[3][A]</td>
<td style=" background: #97FFFF;">jtagBridge_1/n377_s0/F</td>
</tr>
<tr>
<td>3.949</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C134[3][A]</td>
<td style=" font-weight:bold;">jtagBridge_1/jtag_readArea_full_shifter_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_jtag_tck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>io_jtag_tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>84</td>
<td>IOB173[A]</td>
<td>io_jtag_tck_ibuf/O</td>
</tr>
<tr>
<td>4.882</td>
<td>4.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C134[3][A]</td>
<td>jtagBridge_1/jtag_readArea_full_shifter_25_s0/CLK</td>
</tr>
<tr>
<td>4.917</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>jtagBridge_1/jtag_readArea_full_shifter_25_s0</td>
</tr>
<tr>
<td>4.893</td>
<td>-0.024</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C134[3][A]</td>
<td>jtagBridge_1/jtag_readArea_full_shifter_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.614</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 20.670%; route: 2.592, 79.330%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.185, 27.156%; route: 0.316, 46.422%; tC2Q: 0.180, 26.422%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 13.837%; route: 4.206, 86.163%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.942</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.966</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.908</td>
</tr>
<tr>
<td class="label">From</td>
<td>jtagBridge_1/system_rsp_payload_data_28_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>jtagBridge_1/jtag_readArea_full_shifter_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_jtag_tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.278</td>
<td>2.602</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C127[0][A]</td>
<td>jtagBridge_1/system_rsp_payload_data_28_s0/CLK</td>
</tr>
<tr>
<td>3.458</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R51C127[0][A]</td>
<td style=" font-weight:bold;">jtagBridge_1/system_rsp_payload_data_28_s0/Q</td>
</tr>
<tr>
<td>3.774</td>
<td>0.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C136[0][A]</td>
<td>jtagBridge_1/n372_s0/I1</td>
</tr>
<tr>
<td>3.966</td>
<td>0.191</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R51C136[0][A]</td>
<td style=" background: #97FFFF;">jtagBridge_1/n372_s0/F</td>
</tr>
<tr>
<td>3.966</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C136[0][A]</td>
<td style=" font-weight:bold;">jtagBridge_1/jtag_readArea_full_shifter_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_jtag_tck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>io_jtag_tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>84</td>
<td>IOB173[A]</td>
<td>io_jtag_tck_ibuf/O</td>
</tr>
<tr>
<td>4.872</td>
<td>4.196</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C136[0][A]</td>
<td>jtagBridge_1/jtag_readArea_full_shifter_30_s0/CLK</td>
</tr>
<tr>
<td>4.907</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>jtagBridge_1/jtag_readArea_full_shifter_30_s0</td>
</tr>
<tr>
<td>4.908</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C136[0][A]</td>
<td>jtagBridge_1/jtag_readArea_full_shifter_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.594</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 20.607%; route: 2.602, 79.393%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 27.818%; route: 0.316, 46.000%; tC2Q: 0.180, 26.182%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 13.866%; route: 4.196, 86.134%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.915</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.003</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.918</td>
</tr>
<tr>
<td class="label">From</td>
<td>jtagBridge_1/system_rsp_payload_data_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>jtagBridge_1/jtag_readArea_full_shifter_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_jtag_tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.268</td>
<td>2.592</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C129[1][A]</td>
<td>jtagBridge_1/system_rsp_payload_data_22_s0/CLK</td>
</tr>
<tr>
<td>3.448</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R51C129[1][A]</td>
<td style=" font-weight:bold;">jtagBridge_1/system_rsp_payload_data_22_s0/Q</td>
</tr>
<tr>
<td>3.812</td>
<td>0.364</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C134[0][A]</td>
<td>jtagBridge_1/n378_s0/I1</td>
</tr>
<tr>
<td>4.003</td>
<td>0.191</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R51C134[0][A]</td>
<td style=" background: #97FFFF;">jtagBridge_1/n378_s0/F</td>
</tr>
<tr>
<td>4.003</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C134[0][A]</td>
<td style=" font-weight:bold;">jtagBridge_1/jtag_readArea_full_shifter_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_jtag_tck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>io_jtag_tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>84</td>
<td>IOB173[A]</td>
<td>io_jtag_tck_ibuf/O</td>
</tr>
<tr>
<td>4.882</td>
<td>4.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C134[0][A]</td>
<td>jtagBridge_1/jtag_readArea_full_shifter_24_s0/CLK</td>
</tr>
<tr>
<td>4.917</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>jtagBridge_1/jtag_readArea_full_shifter_24_s0</td>
</tr>
<tr>
<td>4.918</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C134[0][A]</td>
<td>jtagBridge_1/jtag_readArea_full_shifter_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.614</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 20.670%; route: 2.592, 79.330%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 26.020%; route: 0.364, 49.490%; tC2Q: 0.180, 24.490%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 13.837%; route: 4.206, 86.163%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.911</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.004</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.915</td>
</tr>
<tr>
<td class="label">From</td>
<td>jtagBridge_1/system_rsp_payload_data_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>jtagBridge_1/jtag_readArea_full_shifter_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_jtag_tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.276</td>
<td>2.601</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C132[0][B]</td>
<td>jtagBridge_1/system_rsp_payload_data_7_s0/CLK</td>
</tr>
<tr>
<td>3.456</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R53C132[0][B]</td>
<td style=" font-weight:bold;">jtagBridge_1/system_rsp_payload_data_7_s0/Q</td>
</tr>
<tr>
<td>3.812</td>
<td>0.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C135[0][B]</td>
<td>jtagBridge_1/n393_s0/I1</td>
</tr>
<tr>
<td>4.004</td>
<td>0.191</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R52C135[0][B]</td>
<td style=" background: #97FFFF;">jtagBridge_1/n393_s0/F</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C135[0][B]</td>
<td style=" font-weight:bold;">jtagBridge_1/jtag_readArea_full_shifter_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_jtag_tck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>io_jtag_tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>84</td>
<td>IOB173[A]</td>
<td>io_jtag_tck_ibuf/O</td>
</tr>
<tr>
<td>4.878</td>
<td>4.203</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C135[0][B]</td>
<td>jtagBridge_1/jtag_readArea_full_shifter_9_s0/CLK</td>
</tr>
<tr>
<td>4.913</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>jtagBridge_1/jtag_readArea_full_shifter_9_s0</td>
</tr>
<tr>
<td>4.915</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C135[0][B]</td>
<td>jtagBridge_1/jtag_readArea_full_shifter_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.602</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 20.619%; route: 2.601, 79.381%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.191, 26.289%; route: 0.356, 48.969%; tC2Q: 0.180, 24.742%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 13.847%; route: 4.203, 86.153%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.879</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.039</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.918</td>
</tr>
<tr>
<td class="label">From</td>
<td>jtagBridge_1/system_rsp_valid_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>jtagBridge_1/jtag_readArea_full_shifter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_jtag_tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.278</td>
<td>2.602</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C126[2][B]</td>
<td>jtagBridge_1/system_rsp_valid_s0/CLK</td>
</tr>
<tr>
<td>3.458</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R54C126[2][B]</td>
<td style=" font-weight:bold;">jtagBridge_1/system_rsp_valid_s0/Q</td>
</tr>
<tr>
<td>3.781</td>
<td>0.324</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C135[0][B]</td>
<td>jtagBridge_1/n402_s0/I1</td>
</tr>
<tr>
<td>4.039</td>
<td>0.257</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R54C135[0][B]</td>
<td style=" background: #97FFFF;">jtagBridge_1/n402_s0/F</td>
</tr>
<tr>
<td>4.039</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C135[0][B]</td>
<td style=" font-weight:bold;">jtagBridge_1/jtag_readArea_full_shifter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_jtag_tck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>io_jtag_tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>84</td>
<td>IOB173[A]</td>
<td>io_jtag_tck_ibuf/O</td>
</tr>
<tr>
<td>4.881</td>
<td>4.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C135[0][B]</td>
<td>jtagBridge_1/jtag_readArea_full_shifter_0_s0/CLK</td>
</tr>
<tr>
<td>4.916</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>jtagBridge_1/jtag_readArea_full_shifter_0_s0</td>
</tr>
<tr>
<td>4.918</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C135[0][B]</td>
<td>jtagBridge_1/jtag_readArea_full_shifter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.604</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 20.609%; route: 2.602, 79.391%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.257, 33.826%; route: 0.324, 42.529%; tC2Q: 0.180, 23.645%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 13.838%; route: 4.206, 86.162%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.875</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.042</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.918</td>
</tr>
<tr>
<td class="label">From</td>
<td>jtagBridge_1/system_rsp_payload_data_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>jtagBridge_1/jtag_readArea_full_shifter_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_jtag_tck:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.281</td>
<td>2.606</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C127[3][A]</td>
<td>jtagBridge_1/system_rsp_payload_data_16_s0/CLK</td>
</tr>
<tr>
<td>3.461</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R53C127[3][A]</td>
<td style=" font-weight:bold;">jtagBridge_1/system_rsp_payload_data_16_s0/Q</td>
</tr>
<tr>
<td>3.785</td>
<td>0.324</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C135[0][A]</td>
<td>jtagBridge_1/n384_s0/I1</td>
</tr>
<tr>
<td>4.042</td>
<td>0.257</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R54C135[0][A]</td>
<td style=" background: #97FFFF;">jtagBridge_1/n384_s0/F</td>
</tr>
<tr>
<td>4.042</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R54C135[0][A]</td>
<td style=" font-weight:bold;">jtagBridge_1/jtag_readArea_full_shifter_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_jtag_tck</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB173[A]</td>
<td>io_jtag_tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>84</td>
<td>IOB173[A]</td>
<td>io_jtag_tck_ibuf/O</td>
</tr>
<tr>
<td>4.881</td>
<td>4.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C135[0][A]</td>
<td>jtagBridge_1/jtag_readArea_full_shifter_18_s0/CLK</td>
</tr>
<tr>
<td>4.916</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>jtagBridge_1/jtag_readArea_full_shifter_18_s0</td>
</tr>
<tr>
<td>4.918</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R54C135[0][A]</td>
<td>jtagBridge_1/jtag_readArea_full_shifter_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.600</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 20.587%; route: 2.606, 79.413%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.257, 33.826%; route: 0.324, 42.529%; tC2Q: 0.180, 23.645%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 13.838%; route: 4.206, 86.162%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.850</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.531</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.681</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>6.012</td>
<td>5.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C52[0][B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.379</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3089</td>
<td>R57C52[0][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>12.531</td>
<td>6.152</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R73C0</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB114[A]</td>
<td>mem_clk_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>63</td>
<td>IOB114[A]</td>
<td>mem_clk_clk_ibuf/O</td>
</tr>
<tr>
<td>8.203</td>
<td>2.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R73C0</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>8.168</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>7.681</td>
<td>-0.487</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R73C0</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.808</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.353%; route: 5.329, 88.647%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.152, 94.363%; tC2Q: 0.368, 5.637%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 21.461%; route: 2.516, 78.539%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.571</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.252</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.681</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>6.012</td>
<td>5.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C52[0][B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.379</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3089</td>
<td>R57C52[0][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>12.252</td>
<td>5.873</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R100C0</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB114[A]</td>
<td>mem_clk_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>63</td>
<td>IOB114[A]</td>
<td>mem_clk_clk_ibuf/O</td>
</tr>
<tr>
<td>8.203</td>
<td>2.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R100C0</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>8.168</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>7.681</td>
<td>-0.487</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R100C0</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.808</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.353%; route: 5.329, 88.647%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.873, 94.111%; tC2Q: 0.368, 5.889%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 21.461%; route: 2.516, 78.539%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.231</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.247</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.017</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[0].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>6.012</td>
<td>5.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C52[0][B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.379</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3089</td>
<td>R57C52[0][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>12.247</td>
<td>5.868</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOR42[A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[0].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB114[A]</td>
<td>mem_clk_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>63</td>
<td>IOB114[A]</td>
<td>mem_clk_clk_ibuf/O</td>
</tr>
<tr>
<td>8.203</td>
<td>2.515</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR42[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[0].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>8.168</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[0].u_cmd_gen</td>
</tr>
<tr>
<td>8.017</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR42[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[0].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.809</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.353%; route: 5.329, 88.647%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.868, 94.106%; tC2Q: 0.368, 5.894%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 21.466%; route: 2.515, 78.534%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.132</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.548</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.416</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[1].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>6.012</td>
<td>5.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C52[0][B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.379</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3089</td>
<td>R57C52[0][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>12.548</td>
<td>6.169</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL74[A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[1].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB114[A]</td>
<td>mem_clk_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>63</td>
<td>IOB114[A]</td>
<td>mem_clk_clk_ibuf/O</td>
</tr>
<tr>
<td>8.203</td>
<td>2.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R73C0</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>8.602</td>
<td>0.399</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R73C0</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW0</td>
</tr>
<tr>
<td>8.602</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL74[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[1].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>8.567</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[1].u_oser8_mem</td>
</tr>
<tr>
<td>8.416</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL74[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[1].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.409</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.353%; route: 5.329, 88.647%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.169, 94.378%; tC2Q: 0.368, 5.622%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.086, 30.160%; route: 2.516, 69.840%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.883</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.548</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.665</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>6.012</td>
<td>5.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C52[0][B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.379</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3089</td>
<td>R57C52[0][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>12.548</td>
<td>6.169</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL20[A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB114[A]</td>
<td>mem_clk_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>63</td>
<td>IOB114[A]</td>
<td>mem_clk_clk_ibuf/O</td>
</tr>
<tr>
<td>8.851</td>
<td>3.164</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL20[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>8.816</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
<tr>
<td>8.665</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.161</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.353%; route: 5.329, 88.647%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.169, 94.378%; tC2Q: 0.368, 5.622%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.688, 17.851%; route: 3.164, 82.149%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.849</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.266</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.416</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>6.012</td>
<td>5.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C52[0][B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.379</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3089</td>
<td>R57C52[0][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>12.266</td>
<td>5.887</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL74[B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB114[A]</td>
<td>mem_clk_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>63</td>
<td>IOB114[A]</td>
<td>mem_clk_clk_ibuf/O</td>
</tr>
<tr>
<td>8.203</td>
<td>2.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R73C0</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>8.602</td>
<td>0.399</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R73C0</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW0</td>
</tr>
<tr>
<td>8.602</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL74[B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>8.567</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
<tr>
<td>8.416</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL74[B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.409</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.353%; route: 5.329, 88.647%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.887, 94.124%; tC2Q: 0.368, 5.876%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.086, 30.160%; route: 2.516, 69.840%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.847</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.263</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.416</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[2].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>6.012</td>
<td>5.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C52[0][B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.379</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3089</td>
<td>R57C52[0][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>12.263</td>
<td>5.884</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL76[A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[2].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB114[A]</td>
<td>mem_clk_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>63</td>
<td>IOB114[A]</td>
<td>mem_clk_clk_ibuf/O</td>
</tr>
<tr>
<td>8.203</td>
<td>2.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R73C0</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>8.602</td>
<td>0.399</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R73C0</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW0</td>
</tr>
<tr>
<td>8.602</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL76[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[2].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>8.567</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[2].u_oser8_mem</td>
</tr>
<tr>
<td>8.416</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL76[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[2].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.409</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.353%; route: 5.329, 88.647%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.884, 94.121%; tC2Q: 0.368, 5.879%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.086, 30.160%; route: 2.516, 69.840%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.844</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.260</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>8.416</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>6.012</td>
<td>5.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C52[0][B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.379</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3089</td>
<td>R57C52[0][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>12.260</td>
<td>5.881</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL76[B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB114[A]</td>
<td>mem_clk_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>63</td>
<td>IOB114[A]</td>
<td>mem_clk_clk_ibuf/O</td>
</tr>
<tr>
<td>8.203</td>
<td>2.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R73C0</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>8.602</td>
<td>0.399</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R73C0</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW0</td>
</tr>
<tr>
<td>8.602</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL76[B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>8.567</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser8_mem</td>
</tr>
<tr>
<td>8.416</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL76[B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[6].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.409</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.353%; route: 5.329, 88.647%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.881, 94.119%; tC2Q: 0.368, 5.881%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.086, 30.160%; route: 2.516, 69.840%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.572</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.531</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.103</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>6.012</td>
<td>5.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C52[0][B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.379</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3089</td>
<td>R57C52[0][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>12.531</td>
<td>6.152</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R73C0</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>mem_clk_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOB114[A]</td>
<td>mem_clk_clk_ibuf/O</td>
</tr>
<tr>
<td>13.627</td>
<td>2.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R73C0</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>13.592</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>13.103</td>
<td>-0.489</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R73C0</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.385</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.353%; route: 5.329, 88.647%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.152, 94.363%; tC2Q: 0.368, 5.637%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 18.816%; route: 2.945, 81.184%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.851</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.252</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.103</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>6.012</td>
<td>5.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C52[0][B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.379</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3089</td>
<td>R57C52[0][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>12.252</td>
<td>5.873</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R100C0</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>mem_clk_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOB114[A]</td>
<td>mem_clk_clk_ibuf/O</td>
</tr>
<tr>
<td>13.627</td>
<td>2.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R100C0</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>13.592</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>13.103</td>
<td>-0.489</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R100C0</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.385</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.353%; route: 5.329, 88.647%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.873, 94.111%; tC2Q: 0.368, 5.889%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 18.816%; route: 2.945, 81.184%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.891</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.548</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.439</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[1].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>6.012</td>
<td>5.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C52[0][B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.379</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3089</td>
<td>R57C52[0][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>12.548</td>
<td>6.169</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL74[A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[1].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>mem_clk_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOB114[A]</td>
<td>mem_clk_clk_ibuf/O</td>
</tr>
<tr>
<td>13.627</td>
<td>2.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL74[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[1].u_oser8_mem/FCLK</td>
</tr>
<tr>
<td>13.592</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[1].u_oser8_mem</td>
</tr>
<tr>
<td>13.439</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL74[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[1].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.385</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.353%; route: 5.329, 88.647%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.169, 94.378%; tC2Q: 0.368, 5.622%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 18.816%; route: 2.945, 81.184%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.173</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.266</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.439</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>6.012</td>
<td>5.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C52[0][B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.379</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3089</td>
<td>R57C52[0][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>12.266</td>
<td>5.887</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL74[B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>mem_clk_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOB114[A]</td>
<td>mem_clk_clk_ibuf/O</td>
</tr>
<tr>
<td>13.627</td>
<td>2.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL74[B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem/FCLK</td>
</tr>
<tr>
<td>13.592</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
<tr>
<td>13.439</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL74[B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.385</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.353%; route: 5.329, 88.647%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.887, 94.124%; tC2Q: 0.368, 5.876%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 18.816%; route: 2.945, 81.184%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.176</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.263</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.439</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[2].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>6.012</td>
<td>5.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C52[0][B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.379</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3089</td>
<td>R57C52[0][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>12.263</td>
<td>5.884</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL76[A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[2].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>mem_clk_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOB114[A]</td>
<td>mem_clk_clk_ibuf/O</td>
</tr>
<tr>
<td>13.627</td>
<td>2.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL76[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[2].u_oser8_mem/FCLK</td>
</tr>
<tr>
<td>13.592</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[2].u_oser8_mem</td>
</tr>
<tr>
<td>13.439</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL76[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[2].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.385</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.353%; route: 5.329, 88.647%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.884, 94.121%; tC2Q: 0.368, 5.879%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 18.816%; route: 2.945, 81.184%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.192</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.247</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.440</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[0].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>6.012</td>
<td>5.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C52[0][B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.379</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3089</td>
<td>R57C52[0][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>12.247</td>
<td>5.868</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOR42[A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[0].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>mem_clk_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOB114[A]</td>
<td>mem_clk_clk_ibuf/O</td>
</tr>
<tr>
<td>13.628</td>
<td>2.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR42[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[0].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>13.593</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[0].u_cmd_gen</td>
</tr>
<tr>
<td>13.440</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR42[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[0].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.384</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.353%; route: 5.329, 88.647%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.868, 94.106%; tC2Q: 0.368, 5.894%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 18.813%; route: 2.945, 81.187%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.280</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.548</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.828</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[1].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>6.012</td>
<td>5.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C52[0][B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.379</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3089</td>
<td>R57C52[0][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>12.548</td>
<td>6.169</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL74[A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[1].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>mem_clk_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOB114[A]</td>
<td>mem_clk_clk_ibuf/O</td>
</tr>
<tr>
<td>13.627</td>
<td>2.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R73C0</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>14.016</td>
<td>0.389</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R73C0</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW0</td>
</tr>
<tr>
<td>14.016</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL74[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[1].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>13.981</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[1].u_oser8_mem</td>
</tr>
<tr>
<td>13.828</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL74[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[1].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.996</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.353%; route: 5.329, 88.647%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.169, 94.378%; tC2Q: 0.368, 5.622%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.072, 26.680%; route: 2.945, 73.320%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.562</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.266</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.828</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>6.012</td>
<td>5.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C52[0][B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.379</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3089</td>
<td>R57C52[0][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>12.266</td>
<td>5.887</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL74[B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>mem_clk_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOB114[A]</td>
<td>mem_clk_clk_ibuf/O</td>
</tr>
<tr>
<td>13.627</td>
<td>2.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R73C0</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>14.016</td>
<td>0.389</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R73C0</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW0</td>
</tr>
<tr>
<td>14.016</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL74[B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>13.981</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
<tr>
<td>13.828</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL74[B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.996</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.353%; route: 5.329, 88.647%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.887, 94.124%; tC2Q: 0.368, 5.876%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.072, 26.680%; route: 2.945, 73.320%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.565</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.263</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.828</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[2].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>6.012</td>
<td>5.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C52[0][B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.379</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3089</td>
<td>R57C52[0][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>12.263</td>
<td>5.884</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL76[A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[2].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>mem_clk_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOB114[A]</td>
<td>mem_clk_clk_ibuf/O</td>
</tr>
<tr>
<td>13.627</td>
<td>2.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R73C0</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/FCLK</td>
</tr>
<tr>
<td>14.016</td>
<td>0.389</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R73C0</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/DQSW0</td>
</tr>
<tr>
<td>14.016</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL76[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[2].u_oser8_mem/TCLK</td>
</tr>
<tr>
<td>13.981</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[2].u_oser8_mem</td>
</tr>
<tr>
<td>13.828</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL76[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[2].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.996</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.353%; route: 5.329, 88.647%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.884, 94.121%; tC2Q: 0.368, 5.879%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.072, 26.680%; route: 2.945, 73.320%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.600</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.531</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.131</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>30.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>36.012</td>
<td>5.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C52[0][B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>36.379</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3089</td>
<td>R57C52[0][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>42.531</td>
<td>6.152</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R73C0</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>4013</td>
<td>LEFTSIDE[4]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>44.664</td>
<td>2.580</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R73C0</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/PCLK</td>
</tr>
<tr>
<td>44.629</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>44.131</td>
<td>-0.498</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R73C0</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.347</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.353%; route: 5.329, 88.647%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.152, 94.363%; tC2Q: 0.368, 5.637%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.580, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.633</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.548</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.181</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mem_clk_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>6.012</td>
<td>5.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C52[0][B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>6.379</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3089</td>
<td>R57C52[0][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>12.548</td>
<td>6.169</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL20[A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mem_clk_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB114[A]</td>
<td>mem_clk_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>63</td>
<td>IOB114[A]</td>
<td>mem_clk_clk_ibuf/O</td>
</tr>
<tr>
<td>14.369</td>
<td>3.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/FCLK</td>
</tr>
<tr>
<td>14.334</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
<tr>
<td>14.181</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.643</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.353%; route: 5.329, 88.647%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.169, 94.378%; tC2Q: 0.368, 5.622%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 15.622%; route: 3.686, 84.378%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.888</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.252</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.141</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>30.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>36.012</td>
<td>5.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C52[0][B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>36.379</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3089</td>
<td>R57C52[0][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>42.253</td>
<td>5.873</td>
<td>tNET</td>
<td>FF</td>
<td>10</td>
<td>R100C0</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>4013</td>
<td>LEFTSIDE[4]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>44.674</td>
<td>2.589</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R100C0</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs/PCLK</td>
</tr>
<tr>
<td>44.639</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
<tr>
<td>44.141</td>
<td>-0.498</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R100C0</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/u_dqs</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.338</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.353%; route: 5.329, 88.647%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.873, 94.111%; tC2Q: 0.368, 5.889%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.589, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.972</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.548</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[1].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>30.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>36.012</td>
<td>5.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C52[0][B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>36.379</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3089</td>
<td>R57C52[0][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>42.548</td>
<td>6.169</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL74[A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[1].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>4013</td>
<td>LEFTSIDE[4]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>44.708</td>
<td>2.623</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL74[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[1].u_oser8_mem/PCLK</td>
</tr>
<tr>
<td>44.673</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[1].u_oser8_mem</td>
</tr>
<tr>
<td>44.520</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL74[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[1].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.304</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.353%; route: 5.329, 88.647%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.169, 94.378%; tC2Q: 0.368, 5.622%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.623, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.972</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.548</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.520</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>30.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>36.012</td>
<td>5.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C52[0][B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>36.379</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3089</td>
<td>R57C52[0][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>42.548</td>
<td>6.169</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL20[A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>4013</td>
<td>LEFTSIDE[4]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>44.708</td>
<td>2.623</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL20[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>44.673</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
<tr>
<td>44.520</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL20[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[14].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.304</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.353%; route: 5.329, 88.647%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 6.169, 94.378%; tC2Q: 0.368, 5.622%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.623, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.251</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.266</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>30.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>36.012</td>
<td>5.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C52[0][B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>36.379</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3089</td>
<td>R57C52[0][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>42.266</td>
<td>5.887</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL74[B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>4013</td>
<td>LEFTSIDE[4]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>44.705</td>
<td>2.621</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL74[B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem/PCLK</td>
</tr>
<tr>
<td>44.670</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
<tr>
<td>44.517</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL74[B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[5].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.306</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.353%; route: 5.329, 88.647%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.887, 94.124%; tC2Q: 0.368, 5.876%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.621, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.252</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.263</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[2].u_oser8_mem</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>30.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>36.012</td>
<td>5.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C52[0][B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>36.379</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3089</td>
<td>R57C52[0][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>42.263</td>
<td>5.884</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOL76[A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[2].u_oser8_mem/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>4013</td>
<td>LEFTSIDE[4]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>44.703</td>
<td>2.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL76[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[2].u_oser8_mem/PCLK</td>
</tr>
<tr>
<td>44.668</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[2].u_oser8_mem</td>
</tr>
<tr>
<td>44.515</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL76[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/oserdes_gen[2].u_oser8_mem</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.309</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.353%; route: 5.329, 88.647%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.884, 94.121%; tC2Q: 0.368, 5.879%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.618, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.282</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.247</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>44.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[0].u_cmd_gen</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>30.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>36.012</td>
<td>5.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C52[0][B]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/CLK</td>
</tr>
<tr>
<td>36.379</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>3089</td>
<td>R57C52[0][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/ddr_rsti_reg_2_s0/Q</td>
</tr>
<tr>
<td>42.248</td>
<td>5.868</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOR42[A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[0].u_cmd_gen/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>42.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>4013</td>
<td>LEFTSIDE[4]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>44.717</td>
<td>2.632</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR42[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[0].u_cmd_gen/PCLK</td>
</tr>
<tr>
<td>44.682</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[0].u_cmd_gen</td>
</tr>
<tr>
<td>44.529</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR42[A]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_cmd_lane/u_ddr_phy_cmd_io/cmd_oserdes_gen[0].u_cmd_gen</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.295</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 11.353%; route: 5.329, 88.647%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 5.868, 94.106%; tC2Q: 0.368, 5.894%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.632, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.470</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.539</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.069</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/controller/rsp_fifo/bufferCC_20/buffers_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/controller/rsp_fifo/pushToPopGray_buffercc/buffers_0_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.258</td>
<td>2.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C96[0][A]</td>
<td>axi_ddr3Ctrl/controller/rsp_fifo/bufferCC_20/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>3.438</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R48C96[0][A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/controller/rsp_fifo/bufferCC_20/buffers_1_s0/Q</td>
</tr>
<tr>
<td>3.539</td>
<td>0.101</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C96[2][A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/controller/rsp_fifo/pushToPopGray_buffercc/buffers_0_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.258</td>
<td>2.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C96[2][A]</td>
<td>axi_ddr3Ctrl/controller/rsp_fifo/pushToPopGray_buffercc/buffers_0_2_s0/CLK</td>
</tr>
<tr>
<td>3.069</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C96[2][A]</td>
<td>axi_ddr3Ctrl/controller/rsp_fifo/pushToPopGray_buffercc/buffers_0_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 20.734%; route: 2.582, 79.266%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.101, 36.000%; tC2Q: 0.180, 64.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 20.734%; route: 2.582, 79.266%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.603</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.763</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.161</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/bufferCC_20/buffers_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/popCC_addressGen_rValid_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>4013</td>
<td>LEFTSIDE[4]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.359</td>
<td>1.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C88[0][A]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/bufferCC_20/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>3.539</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R56C88[0][A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/controller/cmd_fifo/bufferCC_20/buffers_1_s0/Q</td>
</tr>
<tr>
<td>3.763</td>
<td>0.224</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C90[2][A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/controller/cmd_fifo/popCC_addressGen_rValid_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.085</td>
<td>2.085</td>
<td>tCL</td>
<td>RR</td>
<td>4013</td>
<td>LEFTSIDE[4]</td>
<td>axi_ddr3Ctrl/gowin_DDR3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.349</td>
<td>1.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C90[2][A]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/popCC_addressGen_rValid_s0/CLK</td>
</tr>
<tr>
<td>3.161</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R56C90[2][A]</td>
<td>axi_ddr3Ctrl/controller/cmd_fifo/popCC_addressGen_rValid_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.275, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.224, 55.418%; tC2Q: 0.180, 44.582%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.265, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.615</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.949</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.334</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_1_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_vgaClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_vgaClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_vgaClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>92</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/O</td>
</tr>
<tr>
<td>1.528</td>
<td>0.853</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C134[2][B]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>1.708</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>41</td>
<td>R66C134[2][B]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0/Q</td>
</tr>
<tr>
<td>1.949</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C135[1][B]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_1_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_vgaClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>92</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/O</td>
</tr>
<tr>
<td>1.523</td>
<td>0.848</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C135[1][B]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_1_1_s0/CLK</td>
</tr>
<tr>
<td>1.334</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R66C135[1][B]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_1_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 44.208%; route: 0.853, 55.792%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.241, 57.270%; tC2Q: 0.180, 42.730%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 44.353%; route: 0.848, 55.647%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.615</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.949</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.334</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_1_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_vgaClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_vgaClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_vgaClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>92</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/O</td>
</tr>
<tr>
<td>1.528</td>
<td>0.853</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C134[2][B]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>1.708</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>41</td>
<td>R66C134[2][B]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0/Q</td>
</tr>
<tr>
<td>1.949</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C135[3][A]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_1_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_vgaClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>92</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/O</td>
</tr>
<tr>
<td>1.523</td>
<td>0.848</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C135[3][A]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_1_7_s0/CLK</td>
</tr>
<tr>
<td>1.334</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R66C135[3][A]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_1_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 44.208%; route: 0.853, 55.792%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.241, 57.270%; tC2Q: 0.180, 42.730%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 44.353%; route: 0.848, 55.647%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.615</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.949</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.334</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_0_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_vgaClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_vgaClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_vgaClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>92</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/O</td>
</tr>
<tr>
<td>1.528</td>
<td>0.853</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C134[2][B]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>1.708</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>41</td>
<td>R66C134[2][B]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0/Q</td>
</tr>
<tr>
<td>1.949</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C135[2][B]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_0_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_vgaClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>92</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/O</td>
</tr>
<tr>
<td>1.523</td>
<td>0.848</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C135[2][B]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_0_1_s0/CLK</td>
</tr>
<tr>
<td>1.334</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R66C135[2][B]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_0_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 44.208%; route: 0.853, 55.792%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.241, 57.270%; tC2Q: 0.180, 42.730%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 44.353%; route: 0.848, 55.647%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.615</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.949</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.334</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_0_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_vgaClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_vgaClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_vgaClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>92</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/O</td>
</tr>
<tr>
<td>1.528</td>
<td>0.853</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C134[2][B]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>1.708</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>41</td>
<td>R66C134[2][B]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_fifo/bufferCC_20/buffers_1_s0/Q</td>
</tr>
<tr>
<td>1.949</td>
<td>0.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C135[1][A]</td>
<td style=" font-weight:bold;">axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_0_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_vgaClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>92</td>
<td>IOB116[A]</td>
<td>io_vgaClk_ibuf/O</td>
</tr>
<tr>
<td>1.523</td>
<td>0.848</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C135[1][A]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_0_7_s0/CLK</td>
</tr>
<tr>
<td>1.334</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R66C135[1][A]</td>
<td>axi_vgaCtrl/dma/rspArea_fifo/pushToPopGray_buffercc/buffers_0_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 44.208%; route: 0.853, 55.792%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.241, 57.270%; tC2Q: 0.180, 42.730%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 44.353%; route: 0.848, 55.647%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.626</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.110</td>
</tr>
<tr>
<td class="label">From</td>
<td>resetCtrl_axiReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/axiController/sys_area_write_response_valid_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.291</td>
<td>2.616</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C105[0][A]</td>
<td>resetCtrl_axiReset_s0/CLK</td>
</tr>
<tr>
<td>3.471</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>718</td>
<td>R60C105[0][A]</td>
<td style=" font-weight:bold;">resetCtrl_axiReset_s0/Q</td>
</tr>
<tr>
<td>3.736</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C103[2][A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/axiController/sys_area_write_response_valid_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.299</td>
<td>2.624</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C103[2][A]</td>
<td>axi_ddr3Ctrl/axiController/sys_area_write_response_valid_s4/CLK</td>
</tr>
<tr>
<td>3.110</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R61C103[2][A]</td>
<td>axi_ddr3Ctrl/axiController/sys_area_write_response_valid_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 20.523%; route: 2.616, 79.477%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.265, 59.551%; tC2Q: 0.180, 40.449%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 20.474%; route: 2.624, 79.526%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.626</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.110</td>
</tr>
<tr>
<td class="label">From</td>
<td>resetCtrl_axiReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/axiController/sys_area_cache_addr_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.291</td>
<td>2.616</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C105[0][A]</td>
<td>resetCtrl_axiReset_s0/CLK</td>
</tr>
<tr>
<td>3.471</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>718</td>
<td>R60C105[0][A]</td>
<td style=" font-weight:bold;">resetCtrl_axiReset_s0/Q</td>
</tr>
<tr>
<td>3.736</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C103[0][A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/axiController/sys_area_cache_addr_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.299</td>
<td>2.624</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C103[0][A]</td>
<td>axi_ddr3Ctrl/axiController/sys_area_cache_addr_13_s0/CLK</td>
</tr>
<tr>
<td>3.110</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R61C103[0][A]</td>
<td>axi_ddr3Ctrl/axiController/sys_area_cache_addr_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 20.523%; route: 2.616, 79.477%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.265, 59.551%; tC2Q: 0.180, 40.449%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 20.474%; route: 2.624, 79.526%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.626</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.110</td>
</tr>
<tr>
<td class="label">From</td>
<td>resetCtrl_axiReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/axiController/sys_area_cache_addr_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.291</td>
<td>2.616</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C105[0][A]</td>
<td>resetCtrl_axiReset_s0/CLK</td>
</tr>
<tr>
<td>3.471</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>718</td>
<td>R60C105[0][A]</td>
<td style=" font-weight:bold;">resetCtrl_axiReset_s0/Q</td>
</tr>
<tr>
<td>3.736</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C103[0][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/axiController/sys_area_cache_addr_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.299</td>
<td>2.624</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C103[0][B]</td>
<td>axi_ddr3Ctrl/axiController/sys_area_cache_addr_14_s0/CLK</td>
</tr>
<tr>
<td>3.110</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R61C103[0][B]</td>
<td>axi_ddr3Ctrl/axiController/sys_area_cache_addr_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 20.523%; route: 2.616, 79.477%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.265, 59.551%; tC2Q: 0.180, 40.449%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 20.474%; route: 2.624, 79.526%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.629</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>resetCtrl_axiReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/axiController/sys_area_cache_addr_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.291</td>
<td>2.616</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C105[0][A]</td>
<td>resetCtrl_axiReset_s0/CLK</td>
</tr>
<tr>
<td>3.471</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>718</td>
<td>R60C105[0][A]</td>
<td style=" font-weight:bold;">resetCtrl_axiReset_s0/Q</td>
</tr>
<tr>
<td>3.736</td>
<td>0.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C102[0][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/axiController/sys_area_cache_addr_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.296</td>
<td>2.621</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C102[0][B]</td>
<td>axi_ddr3Ctrl/axiController/sys_area_cache_addr_15_s0/CLK</td>
</tr>
<tr>
<td>3.108</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R60C102[0][B]</td>
<td>axi_ddr3Ctrl/axiController/sys_area_cache_addr_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 20.523%; route: 2.616, 79.477%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.265, 59.551%; tC2Q: 0.180, 40.449%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 20.492%; route: 2.621, 79.508%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.629</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.739</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.110</td>
</tr>
<tr>
<td class="label">From</td>
<td>resetCtrl_axiReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/lineLoader_cmdSent_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.291</td>
<td>2.616</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C105[0][A]</td>
<td>resetCtrl_axiReset_s0/CLK</td>
</tr>
<tr>
<td>3.471</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>718</td>
<td>R60C105[0][A]</td>
<td style=" font-weight:bold;">resetCtrl_axiReset_s0/Q</td>
</tr>
<tr>
<td>3.739</td>
<td>0.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C106[2][A]</td>
<td style=" font-weight:bold;">axi_core_cpu/IBusCachedPlugin_cache/lineLoader_cmdSent_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.299</td>
<td>2.623</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C106[2][A]</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/lineLoader_cmdSent_s1/CLK</td>
</tr>
<tr>
<td>3.110</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R59C106[2][A]</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/lineLoader_cmdSent_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 20.523%; route: 2.616, 79.477%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.267, 59.777%; tC2Q: 0.180, 40.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 20.478%; route: 2.623, 79.522%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.629</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.739</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.110</td>
</tr>
<tr>
<td class="label">From</td>
<td>resetCtrl_axiReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/lineLoader_valid_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.291</td>
<td>2.616</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C105[0][A]</td>
<td>resetCtrl_axiReset_s0/CLK</td>
</tr>
<tr>
<td>3.471</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>718</td>
<td>R60C105[0][A]</td>
<td style=" font-weight:bold;">resetCtrl_axiReset_s0/Q</td>
</tr>
<tr>
<td>3.739</td>
<td>0.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C106[1][A]</td>
<td style=" font-weight:bold;">axi_core_cpu/IBusCachedPlugin_cache/lineLoader_valid_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.299</td>
<td>2.623</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C106[1][A]</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/lineLoader_valid_s1/CLK</td>
</tr>
<tr>
<td>3.110</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R59C106[1][A]</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/lineLoader_valid_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 20.523%; route: 2.616, 79.477%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.267, 59.777%; tC2Q: 0.180, 40.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 20.478%; route: 2.623, 79.522%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.630</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.739</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>resetCtrl_axiReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_uartCtrl/uartCtrl_1/clockDivider_counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.291</td>
<td>2.616</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C105[0][A]</td>
<td>resetCtrl_axiReset_s0/CLK</td>
</tr>
<tr>
<td>3.471</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>718</td>
<td>R60C105[0][A]</td>
<td style=" font-weight:bold;">resetCtrl_axiReset_s0/Q</td>
</tr>
<tr>
<td>3.739</td>
<td>0.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C105[1][A]</td>
<td style=" font-weight:bold;">axi_uartCtrl/uartCtrl_1/clockDivider_counter_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.298</td>
<td>2.622</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C105[1][A]</td>
<td>axi_uartCtrl/uartCtrl_1/clockDivider_counter_2_s0/CLK</td>
</tr>
<tr>
<td>3.109</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C105[1][A]</td>
<td>axi_uartCtrl/uartCtrl_1/clockDivider_counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 20.523%; route: 2.616, 79.477%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.267, 59.777%; tC2Q: 0.180, 40.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 20.482%; route: 2.622, 79.518%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.630</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.739</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>resetCtrl_axiReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_uartCtrl/uartCtrl_1/clockDivider_counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.291</td>
<td>2.616</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C105[0][A]</td>
<td>resetCtrl_axiReset_s0/CLK</td>
</tr>
<tr>
<td>3.471</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>718</td>
<td>R60C105[0][A]</td>
<td style=" font-weight:bold;">resetCtrl_axiReset_s0/Q</td>
</tr>
<tr>
<td>3.739</td>
<td>0.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C105[1][B]</td>
<td style=" font-weight:bold;">axi_uartCtrl/uartCtrl_1/clockDivider_counter_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.298</td>
<td>2.622</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C105[1][B]</td>
<td>axi_uartCtrl/uartCtrl_1/clockDivider_counter_3_s0/CLK</td>
</tr>
<tr>
<td>3.109</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C105[1][B]</td>
<td>axi_uartCtrl/uartCtrl_1/clockDivider_counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 20.523%; route: 2.616, 79.477%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.267, 59.777%; tC2Q: 0.180, 40.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 20.482%; route: 2.622, 79.518%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.630</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.739</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>resetCtrl_axiReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_uartCtrl/bridge_uartConfigReg_clockDivider_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.291</td>
<td>2.616</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C105[0][A]</td>
<td>resetCtrl_axiReset_s0/CLK</td>
</tr>
<tr>
<td>3.471</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>718</td>
<td>R60C105[0][A]</td>
<td style=" font-weight:bold;">resetCtrl_axiReset_s0/Q</td>
</tr>
<tr>
<td>3.739</td>
<td>0.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C105[2][A]</td>
<td style=" font-weight:bold;">axi_uartCtrl/bridge_uartConfigReg_clockDivider_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.298</td>
<td>2.622</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C105[2][A]</td>
<td>axi_uartCtrl/bridge_uartConfigReg_clockDivider_2_s0/CLK</td>
</tr>
<tr>
<td>3.109</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C105[2][A]</td>
<td>axi_uartCtrl/bridge_uartConfigReg_clockDivider_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 20.523%; route: 2.616, 79.477%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.267, 59.777%; tC2Q: 0.180, 40.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 20.482%; route: 2.622, 79.518%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.630</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.739</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>resetCtrl_axiReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_uartCtrl/bridge_uartConfigReg_clockDivider_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.291</td>
<td>2.616</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C105[0][A]</td>
<td>resetCtrl_axiReset_s0/CLK</td>
</tr>
<tr>
<td>3.471</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>718</td>
<td>R60C105[0][A]</td>
<td style=" font-weight:bold;">resetCtrl_axiReset_s0/Q</td>
</tr>
<tr>
<td>3.739</td>
<td>0.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C105[2][B]</td>
<td style=" font-weight:bold;">axi_uartCtrl/bridge_uartConfigReg_clockDivider_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.298</td>
<td>2.622</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C105[2][B]</td>
<td>axi_uartCtrl/bridge_uartConfigReg_clockDivider_3_s0/CLK</td>
</tr>
<tr>
<td>3.109</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C105[2][B]</td>
<td>axi_uartCtrl/bridge_uartConfigReg_clockDivider_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 20.523%; route: 2.616, 79.477%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.267, 59.777%; tC2Q: 0.180, 40.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 20.482%; route: 2.622, 79.518%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.630</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.739</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.109</td>
</tr>
<tr>
<td class="label">From</td>
<td>resetCtrl_axiReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_uartCtrl/bridge_uartConfigReg_clockDivider_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.291</td>
<td>2.616</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C105[0][A]</td>
<td>resetCtrl_axiReset_s0/CLK</td>
</tr>
<tr>
<td>3.471</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>718</td>
<td>R60C105[0][A]</td>
<td style=" font-weight:bold;">resetCtrl_axiReset_s0/Q</td>
</tr>
<tr>
<td>3.739</td>
<td>0.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C105[3][A]</td>
<td style=" font-weight:bold;">axi_uartCtrl/bridge_uartConfigReg_clockDivider_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.298</td>
<td>2.622</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C105[3][A]</td>
<td>axi_uartCtrl/bridge_uartConfigReg_clockDivider_10_s0/CLK</td>
</tr>
<tr>
<td>3.109</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C105[3][A]</td>
<td>axi_uartCtrl/bridge_uartConfigReg_clockDivider_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 20.523%; route: 2.616, 79.477%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.267, 59.777%; tC2Q: 0.180, 40.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 20.482%; route: 2.622, 79.518%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.631</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.739</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>resetCtrl_axiReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/lineLoader_hadError_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.291</td>
<td>2.616</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C105[0][A]</td>
<td>resetCtrl_axiReset_s0/CLK</td>
</tr>
<tr>
<td>3.471</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>718</td>
<td>R60C105[0][A]</td>
<td style=" font-weight:bold;">resetCtrl_axiReset_s0/Q</td>
</tr>
<tr>
<td>3.739</td>
<td>0.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C106[2][A]</td>
<td style=" font-weight:bold;">axi_core_cpu/IBusCachedPlugin_cache/lineLoader_hadError_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.296</td>
<td>2.621</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C106[2][A]</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/lineLoader_hadError_s1/CLK</td>
</tr>
<tr>
<td>3.108</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R60C106[2][A]</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/lineLoader_hadError_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 20.523%; route: 2.616, 79.477%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.267, 59.777%; tC2Q: 0.180, 40.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 20.492%; route: 2.621, 79.508%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.631</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.739</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>resetCtrl_axiReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/lineLoader_wordIndex_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.291</td>
<td>2.616</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C105[0][A]</td>
<td>resetCtrl_axiReset_s0/CLK</td>
</tr>
<tr>
<td>3.471</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>718</td>
<td>R60C105[0][A]</td>
<td style=" font-weight:bold;">resetCtrl_axiReset_s0/Q</td>
</tr>
<tr>
<td>3.739</td>
<td>0.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C106[0][A]</td>
<td style=" font-weight:bold;">axi_core_cpu/IBusCachedPlugin_cache/lineLoader_wordIndex_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.296</td>
<td>2.621</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C106[0][A]</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/lineLoader_wordIndex_0_s1/CLK</td>
</tr>
<tr>
<td>3.108</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R60C106[0][A]</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/lineLoader_wordIndex_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 20.523%; route: 2.616, 79.477%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.267, 59.777%; tC2Q: 0.180, 40.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 20.492%; route: 2.621, 79.508%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.631</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.739</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>resetCtrl_axiReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/lineLoader_wordIndex_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.291</td>
<td>2.616</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C105[0][A]</td>
<td>resetCtrl_axiReset_s0/CLK</td>
</tr>
<tr>
<td>3.471</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>718</td>
<td>R60C105[0][A]</td>
<td style=" font-weight:bold;">resetCtrl_axiReset_s0/Q</td>
</tr>
<tr>
<td>3.739</td>
<td>0.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C106[0][B]</td>
<td style=" font-weight:bold;">axi_core_cpu/IBusCachedPlugin_cache/lineLoader_wordIndex_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.296</td>
<td>2.621</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C106[0][B]</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/lineLoader_wordIndex_1_s1/CLK</td>
</tr>
<tr>
<td>3.108</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R60C106[0][B]</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/lineLoader_wordIndex_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 20.523%; route: 2.616, 79.477%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.267, 59.777%; tC2Q: 0.180, 40.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 20.492%; route: 2.621, 79.508%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.631</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.739</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>resetCtrl_axiReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/lineLoader_wordIndex_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.291</td>
<td>2.616</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C105[0][A]</td>
<td>resetCtrl_axiReset_s0/CLK</td>
</tr>
<tr>
<td>3.471</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>718</td>
<td>R60C105[0][A]</td>
<td style=" font-weight:bold;">resetCtrl_axiReset_s0/Q</td>
</tr>
<tr>
<td>3.739</td>
<td>0.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C106[1][A]</td>
<td style=" font-weight:bold;">axi_core_cpu/IBusCachedPlugin_cache/lineLoader_wordIndex_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.296</td>
<td>2.621</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C106[1][A]</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/lineLoader_wordIndex_2_s1/CLK</td>
</tr>
<tr>
<td>3.108</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R60C106[1][A]</td>
<td>axi_core_cpu/IBusCachedPlugin_cache/lineLoader_wordIndex_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 20.523%; route: 2.616, 79.477%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.267, 59.777%; tC2Q: 0.180, 40.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 20.492%; route: 2.621, 79.508%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.641</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.746</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.105</td>
</tr>
<tr>
<td class="label">From</td>
<td>resetCtrl_axiReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/axiController/sys_area_write_data_ready_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.291</td>
<td>2.616</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C105[0][A]</td>
<td>resetCtrl_axiReset_s0/CLK</td>
</tr>
<tr>
<td>3.471</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>718</td>
<td>R60C105[0][A]</td>
<td style=" font-weight:bold;">resetCtrl_axiReset_s0/Q</td>
</tr>
<tr>
<td>3.746</td>
<td>0.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C104[2][A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/axiController/sys_area_write_data_ready_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.294</td>
<td>2.619</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C104[2][A]</td>
<td>axi_ddr3Ctrl/axiController/sys_area_write_data_ready_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R61C104[2][A]</td>
<td>axi_ddr3Ctrl/axiController/sys_area_write_data_ready_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 20.523%; route: 2.616, 79.477%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.275, 60.440%; tC2Q: 0.180, 39.560%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 20.505%; route: 2.619, 79.495%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.645</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.730</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.085</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/controller/rsp_fifo/bufferCC_20/buffers_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/controller/rsp_fifo/pushToPopGray_buffercc/buffers_1_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.258</td>
<td>2.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C96[0][A]</td>
<td>axi_ddr3Ctrl/controller/rsp_fifo/bufferCC_20/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>3.438</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R48C96[0][A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/controller/rsp_fifo/bufferCC_20/buffers_1_s0/Q</td>
</tr>
<tr>
<td>3.730</td>
<td>0.292</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C95[0][B]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/controller/rsp_fifo/pushToPopGray_buffercc/buffers_1_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.274</td>
<td>2.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C95[0][B]</td>
<td>axi_ddr3Ctrl/controller/rsp_fifo/pushToPopGray_buffercc/buffers_1_2_s0/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C95[0][B]</td>
<td>axi_ddr3Ctrl/controller/rsp_fifo/pushToPopGray_buffercc/buffers_1_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 20.734%; route: 2.582, 79.266%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.292, 61.905%; tC2Q: 0.180, 38.095%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 20.631%; route: 2.599, 79.369%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.645</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.730</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.085</td>
</tr>
<tr>
<td class="label">From</td>
<td>axi_ddr3Ctrl/controller/rsp_fifo/bufferCC_20/buffers_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/controller/rsp_fifo/popCC_addressGen_rValid_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.258</td>
<td>2.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C96[0][A]</td>
<td>axi_ddr3Ctrl/controller/rsp_fifo/bufferCC_20/buffers_1_s0/CLK</td>
</tr>
<tr>
<td>3.438</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R48C96[0][A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/controller/rsp_fifo/bufferCC_20/buffers_1_s0/Q</td>
</tr>
<tr>
<td>3.730</td>
<td>0.292</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C95[0][A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/controller/rsp_fifo/popCC_addressGen_rValid_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.274</td>
<td>2.599</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C95[0][A]</td>
<td>axi_ddr3Ctrl/controller/rsp_fifo/popCC_addressGen_rValid_s0/CLK</td>
</tr>
<tr>
<td>3.085</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C95[0][A]</td>
<td>axi_ddr3Ctrl/controller/rsp_fifo/popCC_addressGen_rValid_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 20.734%; route: 2.582, 79.266%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.292, 61.905%; tC2Q: 0.180, 38.095%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 20.631%; route: 2.599, 79.369%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.647</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.746</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.099</td>
</tr>
<tr>
<td class="label">From</td>
<td>resetCtrl_axiReset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>axi_ddr3Ctrl/axiController/sys_area_cache_addr_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>io_axiClk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.291</td>
<td>2.616</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C105[0][A]</td>
<td>resetCtrl_axiReset_s0/CLK</td>
</tr>
<tr>
<td>3.471</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>718</td>
<td>R60C105[0][A]</td>
<td style=" font-weight:bold;">resetCtrl_axiReset_s0/Q</td>
</tr>
<tr>
<td>3.746</td>
<td>0.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C104[2][A]</td>
<td style=" font-weight:bold;">axi_ddr3Ctrl/axiController/sys_area_cache_addr_16_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>io_axiClk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>3526</td>
<td>IOR103[B]</td>
<td>io_axiClk_ibuf/O</td>
</tr>
<tr>
<td>3.288</td>
<td>2.612</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C104[2][A]</td>
<td>axi_ddr3Ctrl/axiController/sys_area_cache_addr_16_s0/CLK</td>
</tr>
<tr>
<td>3.099</td>
<td>-0.189</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R62C104[2][A]</td>
<td>axi_ddr3Ctrl/axiController/sys_area_cache_addr_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 20.523%; route: 2.616, 79.477%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.275, 60.440%; tC2Q: 0.180, 39.560%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 20.544%; route: 2.612, 79.456%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.283</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.533</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>io_jtag_tck</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>jtagBridge_1/jtag_tap_fsm_state_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>io_jtag_tck</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>io_jtag_tck_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>io_jtag_tck_ibuf/O</td>
</tr>
<tr>
<td>13.370</td>
<td>7.683</td>
<td>tNET</td>
<td>FF</td>
<td>jtagBridge_1/jtag_tap_fsm_state_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>io_jtag_tck</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>io_jtag_tck_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>io_jtag_tck_ibuf/O</td>
</tr>
<tr>
<td>14.903</td>
<td>4.228</td>
<td>tNET</td>
<td>RR</td>
<td>jtagBridge_1/jtag_tap_fsm_state_0_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.283</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.533</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>io_jtag_tck</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>jtagBridge_1/jtag_writeArea_valid_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>io_jtag_tck</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>io_jtag_tck_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>io_jtag_tck_ibuf/O</td>
</tr>
<tr>
<td>13.370</td>
<td>7.683</td>
<td>tNET</td>
<td>FF</td>
<td>jtagBridge_1/jtag_writeArea_valid_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>io_jtag_tck</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>io_jtag_tck_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>io_jtag_tck_ibuf/O</td>
</tr>
<tr>
<td>14.903</td>
<td>4.228</td>
<td>tNET</td>
<td>RR</td>
<td>jtagBridge_1/jtag_writeArea_valid_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.283</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.533</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>io_jtag_tck</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>jtagBridge_1/flowCCUnsafeByToggle_1/inputArea_data_last_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>io_jtag_tck</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>io_jtag_tck_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>io_jtag_tck_ibuf/O</td>
</tr>
<tr>
<td>13.370</td>
<td>7.683</td>
<td>tNET</td>
<td>FF</td>
<td>jtagBridge_1/flowCCUnsafeByToggle_1/inputArea_data_last_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>io_jtag_tck</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>io_jtag_tck_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>io_jtag_tck_ibuf/O</td>
</tr>
<tr>
<td>14.903</td>
<td>4.228</td>
<td>tNET</td>
<td>RR</td>
<td>jtagBridge_1/flowCCUnsafeByToggle_1/inputArea_data_last_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.283</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.533</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>io_jtag_tck</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>jtagBridge_1/flowCCUnsafeByToggle_1/inputArea_data_fragment_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>io_jtag_tck</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>io_jtag_tck_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>io_jtag_tck_ibuf/O</td>
</tr>
<tr>
<td>13.370</td>
<td>7.683</td>
<td>tNET</td>
<td>FF</td>
<td>jtagBridge_1/flowCCUnsafeByToggle_1/inputArea_data_fragment_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>io_jtag_tck</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>io_jtag_tck_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>io_jtag_tck_ibuf/O</td>
</tr>
<tr>
<td>14.903</td>
<td>4.228</td>
<td>tNET</td>
<td>RR</td>
<td>jtagBridge_1/flowCCUnsafeByToggle_1/inputArea_data_fragment_0_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.284</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.534</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>io_jtag_tck</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>jtagBridge_1/jtag_tap_fsm_state_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>io_jtag_tck</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>io_jtag_tck_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>io_jtag_tck_ibuf/O</td>
</tr>
<tr>
<td>13.363</td>
<td>7.675</td>
<td>tNET</td>
<td>FF</td>
<td>jtagBridge_1/jtag_tap_fsm_state_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>io_jtag_tck</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>io_jtag_tck_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>io_jtag_tck_ibuf/O</td>
</tr>
<tr>
<td>14.897</td>
<td>4.221</td>
<td>tNET</td>
<td>RR</td>
<td>jtagBridge_1/jtag_tap_fsm_state_3_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.287</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.537</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>io_jtag_tck</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>jtagBridge_1/jtag_tap_instructionShift_3_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>io_jtag_tck</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>io_jtag_tck_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>io_jtag_tck_ibuf/O</td>
</tr>
<tr>
<td>13.363</td>
<td>7.676</td>
<td>tNET</td>
<td>FF</td>
<td>jtagBridge_1/jtag_tap_instructionShift_3_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>io_jtag_tck</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>io_jtag_tck_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>io_jtag_tck_ibuf/O</td>
</tr>
<tr>
<td>14.900</td>
<td>4.225</td>
<td>tNET</td>
<td>RR</td>
<td>jtagBridge_1/jtag_tap_instructionShift_3_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.287</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.537</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>io_jtag_tck</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>jtagBridge_1/jtag_tap_instructionShift_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>io_jtag_tck</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>io_jtag_tck_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>io_jtag_tck_ibuf/O</td>
</tr>
<tr>
<td>13.363</td>
<td>7.676</td>
<td>tNET</td>
<td>FF</td>
<td>jtagBridge_1/jtag_tap_instructionShift_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>io_jtag_tck</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>io_jtag_tck_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>io_jtag_tck_ibuf/O</td>
</tr>
<tr>
<td>14.900</td>
<td>4.225</td>
<td>tNET</td>
<td>RR</td>
<td>jtagBridge_1/jtag_tap_instructionShift_2_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.287</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.537</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>io_jtag_tck</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>jtagBridge_1/jtag_tap_instructionShift_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>io_jtag_tck</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>io_jtag_tck_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>io_jtag_tck_ibuf/O</td>
</tr>
<tr>
<td>13.363</td>
<td>7.676</td>
<td>tNET</td>
<td>FF</td>
<td>jtagBridge_1/jtag_tap_instructionShift_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>io_jtag_tck</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>io_jtag_tck_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>io_jtag_tck_ibuf/O</td>
</tr>
<tr>
<td>14.900</td>
<td>4.225</td>
<td>tNET</td>
<td>RR</td>
<td>jtagBridge_1/jtag_tap_instructionShift_1_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.287</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.537</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>io_jtag_tck</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>jtagBridge_1/jtag_tap_instructionShift_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>io_jtag_tck</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>io_jtag_tck_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>io_jtag_tck_ibuf/O</td>
</tr>
<tr>
<td>13.363</td>
<td>7.676</td>
<td>tNET</td>
<td>FF</td>
<td>jtagBridge_1/jtag_tap_instructionShift_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>io_jtag_tck</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>io_jtag_tck_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>io_jtag_tck_ibuf/O</td>
</tr>
<tr>
<td>14.900</td>
<td>4.225</td>
<td>tNET</td>
<td>RR</td>
<td>jtagBridge_1/jtag_tap_instructionShift_0_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>1.287</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.537</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>io_jtag_tck</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>jtagBridge_1/jtag_tap_instruction_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>io_jtag_tck</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>io_jtag_tck_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>io_jtag_tck_ibuf/O</td>
</tr>
<tr>
<td>13.363</td>
<td>7.676</td>
<td>tNET</td>
<td>FF</td>
<td>jtagBridge_1/jtag_tap_instruction_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>io_jtag_tck</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>io_jtag_tck_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>io_jtag_tck_ibuf/O</td>
</tr>
<tr>
<td>14.900</td>
<td>4.225</td>
<td>tNET</td>
<td>RR</td>
<td>jtagBridge_1/jtag_tap_instruction_1_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>4013</td>
<td>gowin_DDR3_clk_out</td>
<td>-2.538</td>
<td>2.740</td>
</tr>
<tr>
<td>3526</td>
<td>io_axiClk_d</td>
<td>-6.741</td>
<td>5.339</td>
</tr>
<tr>
<td>3089</td>
<td>gowin_DDR3_ddr_rst</td>
<td>-4.850</td>
<td>6.818</td>
</tr>
<tr>
<td>718</td>
<td>resetCtrl_axiReset</td>
<td>-0.076</td>
<td>8.138</td>
</tr>
<tr>
<td>295</td>
<td>n13642_6</td>
<td>-6.536</td>
<td>4.826</td>
</tr>
<tr>
<td>194</td>
<td>ddr_init_internal_rr</td>
<td>36.322</td>
<td>2.894</td>
</tr>
<tr>
<td>194</td>
<td>eye_calib_start_rr</td>
<td>35.478</td>
<td>3.554</td>
</tr>
<tr>
<td>179</td>
<td>eye_calib_start_rr[0]</td>
<td>35.322</td>
<td>3.456</td>
</tr>
<tr>
<td>171</td>
<td>controller_cmd_fifo_io_pop_fire</td>
<td>33.794</td>
<td>2.560</td>
</tr>
<tr>
<td>170</td>
<td>controller_io_ddr_rsp_valid</td>
<td>4.870</td>
<td>2.940</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R48C113</td>
<td>77.78%</td>
</tr>
<tr>
<td>R51C124</td>
<td>77.78%</td>
</tr>
<tr>
<td>R47C134</td>
<td>76.39%</td>
</tr>
<tr>
<td>R48C123</td>
<td>76.39%</td>
</tr>
<tr>
<td>R45C117</td>
<td>75.00%</td>
</tr>
<tr>
<td>R49C122</td>
<td>75.00%</td>
</tr>
<tr>
<td>R44C110</td>
<td>73.61%</td>
</tr>
<tr>
<td>R49C116</td>
<td>73.61%</td>
</tr>
<tr>
<td>R54C62</td>
<td>72.22%</td>
</tr>
<tr>
<td>R41C125</td>
<td>72.22%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
