-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity mmult is
generic (
    C_M_AXI_IN1_MEM_ADDR_WIDTH : INTEGER := 32;
    C_M_AXI_IN1_MEM_ID_WIDTH : INTEGER := 1;
    C_M_AXI_IN1_MEM_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_IN1_MEM_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_IN1_MEM_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_IN1_MEM_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_IN1_MEM_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_IN1_MEM_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_IN2_MEM_ADDR_WIDTH : INTEGER := 32;
    C_M_AXI_IN2_MEM_ID_WIDTH : INTEGER := 1;
    C_M_AXI_IN2_MEM_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_IN2_MEM_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_IN2_MEM_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_IN2_MEM_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_IN2_MEM_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_IN2_MEM_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_OUT_MEM_ADDR_WIDTH : INTEGER := 32;
    C_M_AXI_OUT_MEM_ID_WIDTH : INTEGER := 1;
    C_M_AXI_OUT_MEM_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_OUT_MEM_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_OUT_MEM_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_OUT_MEM_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_OUT_MEM_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_OUT_MEM_BUSER_WIDTH : INTEGER := 1;
    C_S_AXI_PARAMS_ADDR_WIDTH : INTEGER := 6;
    C_S_AXI_PARAMS_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_IN1_MEM_USER_VALUE : INTEGER := 0;
    C_M_AXI_IN1_MEM_PROT_VALUE : INTEGER := 0;
    C_M_AXI_IN1_MEM_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_IN2_MEM_USER_VALUE : INTEGER := 0;
    C_M_AXI_IN2_MEM_PROT_VALUE : INTEGER := 0;
    C_M_AXI_IN2_MEM_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_OUT_MEM_USER_VALUE : INTEGER := 0;
    C_M_AXI_OUT_MEM_PROT_VALUE : INTEGER := 0;
    C_M_AXI_OUT_MEM_CACHE_VALUE : INTEGER := 3 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    m_axi_in1_mem_AWVALID : OUT STD_LOGIC;
    m_axi_in1_mem_AWREADY : IN STD_LOGIC;
    m_axi_in1_mem_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_IN1_MEM_ADDR_WIDTH-1 downto 0);
    m_axi_in1_mem_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_IN1_MEM_ID_WIDTH-1 downto 0);
    m_axi_in1_mem_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_in1_mem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_in1_mem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_in1_mem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_in1_mem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_in1_mem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_in1_mem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_in1_mem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_in1_mem_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_IN1_MEM_AWUSER_WIDTH-1 downto 0);
    m_axi_in1_mem_WVALID : OUT STD_LOGIC;
    m_axi_in1_mem_WREADY : IN STD_LOGIC;
    m_axi_in1_mem_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_IN1_MEM_DATA_WIDTH-1 downto 0);
    m_axi_in1_mem_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_IN1_MEM_DATA_WIDTH/8-1 downto 0);
    m_axi_in1_mem_WLAST : OUT STD_LOGIC;
    m_axi_in1_mem_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_IN1_MEM_ID_WIDTH-1 downto 0);
    m_axi_in1_mem_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_IN1_MEM_WUSER_WIDTH-1 downto 0);
    m_axi_in1_mem_ARVALID : OUT STD_LOGIC;
    m_axi_in1_mem_ARREADY : IN STD_LOGIC;
    m_axi_in1_mem_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_IN1_MEM_ADDR_WIDTH-1 downto 0);
    m_axi_in1_mem_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_IN1_MEM_ID_WIDTH-1 downto 0);
    m_axi_in1_mem_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_in1_mem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_in1_mem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_in1_mem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_in1_mem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_in1_mem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_in1_mem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_in1_mem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_in1_mem_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_IN1_MEM_ARUSER_WIDTH-1 downto 0);
    m_axi_in1_mem_RVALID : IN STD_LOGIC;
    m_axi_in1_mem_RREADY : OUT STD_LOGIC;
    m_axi_in1_mem_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_IN1_MEM_DATA_WIDTH-1 downto 0);
    m_axi_in1_mem_RLAST : IN STD_LOGIC;
    m_axi_in1_mem_RID : IN STD_LOGIC_VECTOR (C_M_AXI_IN1_MEM_ID_WIDTH-1 downto 0);
    m_axi_in1_mem_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_IN1_MEM_RUSER_WIDTH-1 downto 0);
    m_axi_in1_mem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_in1_mem_BVALID : IN STD_LOGIC;
    m_axi_in1_mem_BREADY : OUT STD_LOGIC;
    m_axi_in1_mem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_in1_mem_BID : IN STD_LOGIC_VECTOR (C_M_AXI_IN1_MEM_ID_WIDTH-1 downto 0);
    m_axi_in1_mem_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_IN1_MEM_BUSER_WIDTH-1 downto 0);
    m_axi_in2_mem_AWVALID : OUT STD_LOGIC;
    m_axi_in2_mem_AWREADY : IN STD_LOGIC;
    m_axi_in2_mem_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_IN2_MEM_ADDR_WIDTH-1 downto 0);
    m_axi_in2_mem_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_IN2_MEM_ID_WIDTH-1 downto 0);
    m_axi_in2_mem_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_in2_mem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_in2_mem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_in2_mem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_in2_mem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_in2_mem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_in2_mem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_in2_mem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_in2_mem_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_IN2_MEM_AWUSER_WIDTH-1 downto 0);
    m_axi_in2_mem_WVALID : OUT STD_LOGIC;
    m_axi_in2_mem_WREADY : IN STD_LOGIC;
    m_axi_in2_mem_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_IN2_MEM_DATA_WIDTH-1 downto 0);
    m_axi_in2_mem_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_IN2_MEM_DATA_WIDTH/8-1 downto 0);
    m_axi_in2_mem_WLAST : OUT STD_LOGIC;
    m_axi_in2_mem_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_IN2_MEM_ID_WIDTH-1 downto 0);
    m_axi_in2_mem_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_IN2_MEM_WUSER_WIDTH-1 downto 0);
    m_axi_in2_mem_ARVALID : OUT STD_LOGIC;
    m_axi_in2_mem_ARREADY : IN STD_LOGIC;
    m_axi_in2_mem_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_IN2_MEM_ADDR_WIDTH-1 downto 0);
    m_axi_in2_mem_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_IN2_MEM_ID_WIDTH-1 downto 0);
    m_axi_in2_mem_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_in2_mem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_in2_mem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_in2_mem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_in2_mem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_in2_mem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_in2_mem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_in2_mem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_in2_mem_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_IN2_MEM_ARUSER_WIDTH-1 downto 0);
    m_axi_in2_mem_RVALID : IN STD_LOGIC;
    m_axi_in2_mem_RREADY : OUT STD_LOGIC;
    m_axi_in2_mem_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_IN2_MEM_DATA_WIDTH-1 downto 0);
    m_axi_in2_mem_RLAST : IN STD_LOGIC;
    m_axi_in2_mem_RID : IN STD_LOGIC_VECTOR (C_M_AXI_IN2_MEM_ID_WIDTH-1 downto 0);
    m_axi_in2_mem_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_IN2_MEM_RUSER_WIDTH-1 downto 0);
    m_axi_in2_mem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_in2_mem_BVALID : IN STD_LOGIC;
    m_axi_in2_mem_BREADY : OUT STD_LOGIC;
    m_axi_in2_mem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_in2_mem_BID : IN STD_LOGIC_VECTOR (C_M_AXI_IN2_MEM_ID_WIDTH-1 downto 0);
    m_axi_in2_mem_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_IN2_MEM_BUSER_WIDTH-1 downto 0);
    m_axi_out_mem_AWVALID : OUT STD_LOGIC;
    m_axi_out_mem_AWREADY : IN STD_LOGIC;
    m_axi_out_mem_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_OUT_MEM_ADDR_WIDTH-1 downto 0);
    m_axi_out_mem_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_OUT_MEM_ID_WIDTH-1 downto 0);
    m_axi_out_mem_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_out_mem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_out_mem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_out_mem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_out_mem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_out_mem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_out_mem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_out_mem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_out_mem_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_OUT_MEM_AWUSER_WIDTH-1 downto 0);
    m_axi_out_mem_WVALID : OUT STD_LOGIC;
    m_axi_out_mem_WREADY : IN STD_LOGIC;
    m_axi_out_mem_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_OUT_MEM_DATA_WIDTH-1 downto 0);
    m_axi_out_mem_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_OUT_MEM_DATA_WIDTH/8-1 downto 0);
    m_axi_out_mem_WLAST : OUT STD_LOGIC;
    m_axi_out_mem_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_OUT_MEM_ID_WIDTH-1 downto 0);
    m_axi_out_mem_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_OUT_MEM_WUSER_WIDTH-1 downto 0);
    m_axi_out_mem_ARVALID : OUT STD_LOGIC;
    m_axi_out_mem_ARREADY : IN STD_LOGIC;
    m_axi_out_mem_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_OUT_MEM_ADDR_WIDTH-1 downto 0);
    m_axi_out_mem_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_OUT_MEM_ID_WIDTH-1 downto 0);
    m_axi_out_mem_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_out_mem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_out_mem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_out_mem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_out_mem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_out_mem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_out_mem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_out_mem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_out_mem_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_OUT_MEM_ARUSER_WIDTH-1 downto 0);
    m_axi_out_mem_RVALID : IN STD_LOGIC;
    m_axi_out_mem_RREADY : OUT STD_LOGIC;
    m_axi_out_mem_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_OUT_MEM_DATA_WIDTH-1 downto 0);
    m_axi_out_mem_RLAST : IN STD_LOGIC;
    m_axi_out_mem_RID : IN STD_LOGIC_VECTOR (C_M_AXI_OUT_MEM_ID_WIDTH-1 downto 0);
    m_axi_out_mem_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_OUT_MEM_RUSER_WIDTH-1 downto 0);
    m_axi_out_mem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_out_mem_BVALID : IN STD_LOGIC;
    m_axi_out_mem_BREADY : OUT STD_LOGIC;
    m_axi_out_mem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_out_mem_BID : IN STD_LOGIC_VECTOR (C_M_AXI_OUT_MEM_ID_WIDTH-1 downto 0);
    m_axi_out_mem_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_OUT_MEM_BUSER_WIDTH-1 downto 0);
    s_axi_params_AWVALID : IN STD_LOGIC;
    s_axi_params_AWREADY : OUT STD_LOGIC;
    s_axi_params_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_PARAMS_ADDR_WIDTH-1 downto 0);
    s_axi_params_WVALID : IN STD_LOGIC;
    s_axi_params_WREADY : OUT STD_LOGIC;
    s_axi_params_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_PARAMS_DATA_WIDTH-1 downto 0);
    s_axi_params_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_PARAMS_DATA_WIDTH/8-1 downto 0);
    s_axi_params_ARVALID : IN STD_LOGIC;
    s_axi_params_ARREADY : OUT STD_LOGIC;
    s_axi_params_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_PARAMS_ADDR_WIDTH-1 downto 0);
    s_axi_params_RVALID : OUT STD_LOGIC;
    s_axi_params_RREADY : IN STD_LOGIC;
    s_axi_params_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_PARAMS_DATA_WIDTH-1 downto 0);
    s_axi_params_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_params_BVALID : OUT STD_LOGIC;
    s_axi_params_BREADY : IN STD_LOGIC;
    s_axi_params_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of mmult is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "mmult,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu3eg-sbva484-1-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.750000,HLS_SYN_LAT=536604,HLS_SYN_TPT=none,HLS_SYN_MEM=30,HLS_SYN_DSP=8,HLS_SYN_FF=2601,HLS_SYN_LUT=3166,HLS_VERSION=2020_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000010000000";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000100000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000001000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000010000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000100000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000001000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000010000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000100000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (26 downto 0) := "000000000001000000000000000";
    constant ap_ST_fsm_pp1_stage0 : STD_LOGIC_VECTOR (26 downto 0) := "000000000010000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (26 downto 0) := "000000000100000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (26 downto 0) := "000000001000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (26 downto 0) := "000000010000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (26 downto 0) := "000000100000000000000000000";
    constant ap_ST_fsm_pp3_stage0 : STD_LOGIC_VECTOR (26 downto 0) := "000001000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (26 downto 0) := "000010000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (26 downto 0) := "000100000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (26 downto 0) := "001000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (26 downto 0) := "010000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (26 downto 0) := "100000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant C_M_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv70_0 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv39_0 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000000000000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv32_1000 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000001000000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv13_1000 : STD_LOGIC_VECTOR (12 downto 0) := "1000000000000";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv70_1 : STD_LOGIC_VECTOR (69 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv31_1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000001";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv39_1 : STD_LOGIC_VECTOR (38 downto 0) := "000000000000000000000000000000000000001";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal in1 : STD_LOGIC_VECTOR (31 downto 0);
    signal in2 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_r : STD_LOGIC_VECTOR (31 downto 0);
    signal dim : STD_LOGIC_VECTOR (31 downto 0);
    signal in1_mem_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal in1_mem_blk_n_R : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal icmp_ln27_reg_748 : STD_LOGIC_VECTOR (0 downto 0);
    signal in2_mem_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal in2_mem_blk_n_R : STD_LOGIC;
    signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage0 : signal is "none";
    signal ap_enable_reg_pp1_iter1 : STD_LOGIC := '0';
    signal ap_block_pp1_stage0 : BOOLEAN;
    signal icmp_ln28_reg_762 : STD_LOGIC_VECTOR (0 downto 0);
    signal out_mem_blk_n_AW : STD_LOGIC;
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal out_mem_blk_n_W : STD_LOGIC;
    signal ap_enable_reg_pp3_iter2 : STD_LOGIC := '0';
    signal ap_block_pp3_stage0 : BOOLEAN;
    signal icmp_ln42_reg_834 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln42_reg_834_pp3_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal out_mem_blk_n_B : STD_LOGIC;
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal in1_mem_AWREADY : STD_LOGIC;
    signal in1_mem_WREADY : STD_LOGIC;
    signal in1_mem_ARVALID : STD_LOGIC;
    signal in1_mem_ARREADY : STD_LOGIC;
    signal in1_mem_ARADDR : STD_LOGIC_VECTOR (31 downto 0);
    signal in1_mem_RVALID : STD_LOGIC;
    signal in1_mem_RREADY : STD_LOGIC;
    signal in1_mem_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal in1_mem_RLAST : STD_LOGIC;
    signal in1_mem_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal in1_mem_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal in1_mem_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal in1_mem_BVALID : STD_LOGIC;
    signal in1_mem_BRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal in1_mem_BID : STD_LOGIC_VECTOR (0 downto 0);
    signal in1_mem_BUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal in2_mem_AWREADY : STD_LOGIC;
    signal in2_mem_WREADY : STD_LOGIC;
    signal in2_mem_ARVALID : STD_LOGIC;
    signal in2_mem_ARREADY : STD_LOGIC;
    signal in2_mem_RVALID : STD_LOGIC;
    signal in2_mem_RREADY : STD_LOGIC;
    signal in2_mem_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal in2_mem_RLAST : STD_LOGIC;
    signal in2_mem_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal in2_mem_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal in2_mem_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal in2_mem_BVALID : STD_LOGIC;
    signal in2_mem_BRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal in2_mem_BID : STD_LOGIC_VECTOR (0 downto 0);
    signal in2_mem_BUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal out_mem_AWVALID : STD_LOGIC;
    signal out_mem_AWREADY : STD_LOGIC;
    signal out_mem_WVALID : STD_LOGIC;
    signal out_mem_WREADY : STD_LOGIC;
    signal out_mem_ARREADY : STD_LOGIC;
    signal out_mem_RVALID : STD_LOGIC;
    signal out_mem_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal out_mem_RLAST : STD_LOGIC;
    signal out_mem_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal out_mem_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal out_mem_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal out_mem_BVALID : STD_LOGIC;
    signal out_mem_BREADY : STD_LOGIC;
    signal out_mem_BRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal out_mem_BID : STD_LOGIC_VECTOR (0 downto 0);
    signal out_mem_BUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal phi_ln27_reg_285 : STD_LOGIC_VECTOR (12 downto 0);
    signal phi_ln27_reg_285_pp0_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_block_state9_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal phi_ln28_reg_297 : STD_LOGIC_VECTOR (12 downto 0);
    signal phi_ln28_reg_297_pp1_iter1_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_block_state19_pp1_stage0_iter0 : BOOLEAN;
    signal ap_block_state20_pp1_stage0_iter1 : BOOLEAN;
    signal ap_block_state21_pp1_stage0_iter2 : BOOLEAN;
    signal ap_block_pp1_stage0_11001 : BOOLEAN;
    signal phi_ln42_reg_364 : STD_LOGIC_VECTOR (12 downto 0);
    signal dim_read_reg_709 : STD_LOGIC_VECTOR (31 downto 0);
    signal out5_reg_715 : STD_LOGIC_VECTOR (29 downto 0);
    signal in_reg_720 : STD_LOGIC_VECTOR (29 downto 0);
    signal in3_reg_725 : STD_LOGIC_VECTOR (29 downto 0);
    signal out_mem_addr_reg_736 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal in2_mem_addr_reg_742 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln27_fu_433_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln27_reg_748_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln27_fu_439_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln27_reg_752 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal in1_mem_addr_read_reg_757 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln28_fu_450_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln28_reg_762_pp1_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln28_fu_456_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln28_reg_766 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_enable_reg_pp1_iter0 : STD_LOGIC := '0';
    signal in2_mem_addr_read_reg_771 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln31_fu_474_p1 : STD_LOGIC_VECTOR (38 downto 0);
    signal zext_ln31_reg_776 : STD_LOGIC_VECTOR (38 downto 0);
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal mul_ln31_fu_485_p2 : STD_LOGIC_VECTOR (69 downto 0);
    signal mul_ln31_reg_781 : STD_LOGIC_VECTOR (69 downto 0);
    signal add_ln31_fu_496_p2 : STD_LOGIC_VECTOR (69 downto 0);
    signal add_ln31_reg_789 : STD_LOGIC_VECTOR (69 downto 0);
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal select_ln31_1_fu_521_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln31_1_reg_794 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_ln31_fu_491_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln38_fu_571_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln38_reg_799 : STD_LOGIC_VECTOR (6 downto 0);
    signal out_loc_addr_reg_804 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln33_fu_614_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln33_reg_809 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln33_1_fu_666_p3 : STD_LOGIC_VECTOR (38 downto 0);
    signal select_ln33_1_reg_824 : STD_LOGIC_VECTOR (38 downto 0);
    signal k_fu_687_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal icmp_ln42_fu_692_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp3_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp3_stage0 : signal is "none";
    signal ap_block_state26_pp3_stage0_iter0 : BOOLEAN;
    signal ap_block_state27_pp3_stage0_iter1 : BOOLEAN;
    signal ap_block_state28_pp3_stage0_iter2 : BOOLEAN;
    signal ap_block_state28_io : BOOLEAN;
    signal ap_block_pp3_stage0_11001 : BOOLEAN;
    signal add_ln42_fu_698_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_enable_reg_pp3_iter0 : STD_LOGIC := '0';
    signal out_loc_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_loc_load_reg_848 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp3_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state9 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal ap_block_pp1_stage0_subdone : BOOLEAN;
    signal ap_condition_pp1_exit_iter0_state19 : STD_LOGIC;
    signal ap_enable_reg_pp1_iter2 : STD_LOGIC := '0';
    signal ap_block_pp3_stage0_subdone : BOOLEAN;
    signal ap_condition_pp3_exit_iter0_state26 : STD_LOGIC;
    signal in1_loc_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal in1_loc_ce0 : STD_LOGIC;
    signal in1_loc_we0 : STD_LOGIC;
    signal in1_loc_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal in2_loc_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal in2_loc_ce0 : STD_LOGIC;
    signal in2_loc_we0 : STD_LOGIC;
    signal in2_loc_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal out_loc_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal out_loc_ce0 : STD_LOGIC;
    signal out_loc_we0 : STD_LOGIC;
    signal out_loc_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_phi_ln27_phi_fu_289_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_phi_mux_phi_ln28_phi_fu_301_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal indvar_flatten15_reg_309 : STD_LOGIC_VECTOR (69 downto 0);
    signal i_0_reg_320 : STD_LOGIC_VECTOR (30 downto 0);
    signal indvar_flatten_reg_331 : STD_LOGIC_VECTOR (38 downto 0);
    signal j_0_reg_342 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_0_reg_353 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln27_fu_445_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln28_fu_462_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln38_fu_609_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln38_1_fu_632_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln38_1_fu_655_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln42_fu_704_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_6_fu_405_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_fu_415_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_5_fu_424_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp3_stage0_01001 : BOOLEAN;
    signal tmp_fu_467_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal mul_ln31_fu_485_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln31_fu_485_p1 : STD_LOGIC_VECTOR (37 downto 0);
    signal icmp_ln33_fu_508_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_fu_502_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal trunc_ln38_fu_529_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln35_fu_547_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln31_fu_541_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln31_fu_513_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln31_fu_553_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln38_fu_565_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_fu_559_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln38_2_fu_583_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln38_1_fu_579_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln31_2_fu_587_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln38_cast_fu_533_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln38_1_fu_595_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln38_1_fu_603_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln38_fu_622_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln38_2_fu_626_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_3_fu_637_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln38_2_fu_645_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln38_3_fu_649_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln33_fu_660_p2 : STD_LOGIC_VECTOR (38 downto 0);
    signal mul_ln38_fu_674_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln38_fu_674_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln38_fu_674_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_idle_pp1 : STD_LOGIC;
    signal ap_enable_pp1 : STD_LOGIC;
    signal ap_idle_pp3 : STD_LOGIC;
    signal ap_enable_pp3 : STD_LOGIC;
    signal mul_ln31_fu_485_p00 : STD_LOGIC_VECTOR (69 downto 0);
    signal mul_ln31_fu_485_p10 : STD_LOGIC_VECTOR (69 downto 0);

    component mmult_in1_loc IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component mmult_params_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC;
        in1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        in2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        out_r : OUT STD_LOGIC_VECTOR (31 downto 0);
        dim : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component mmult_in1_mem_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        USER_MAXREQS : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (31 downto 0);
        I_ARID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_ARSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_RID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_RLAST : OUT STD_LOGIC;
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (31 downto 0);
        I_AWID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_AWSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WLAST : IN STD_LOGIC;
        I_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC;
        I_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_BID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_BUSER : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component mmult_in2_mem_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        USER_MAXREQS : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (31 downto 0);
        I_ARID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_ARSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_RID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_RLAST : OUT STD_LOGIC;
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (31 downto 0);
        I_AWID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_AWSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WLAST : IN STD_LOGIC;
        I_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC;
        I_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_BID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_BUSER : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component mmult_out_mem_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        USER_MAXREQS : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (31 downto 0);
        I_ARID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_ARSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_RID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_RLAST : OUT STD_LOGIC;
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (31 downto 0);
        I_AWID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_AWSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WLAST : IN STD_LOGIC;
        I_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC;
        I_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_BID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_BUSER : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    mmult_params_s_axi_U : component mmult_params_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_PARAMS_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_PARAMS_DATA_WIDTH)
    port map (
        AWVALID => s_axi_params_AWVALID,
        AWREADY => s_axi_params_AWREADY,
        AWADDR => s_axi_params_AWADDR,
        WVALID => s_axi_params_WVALID,
        WREADY => s_axi_params_WREADY,
        WDATA => s_axi_params_WDATA,
        WSTRB => s_axi_params_WSTRB,
        ARVALID => s_axi_params_ARVALID,
        ARREADY => s_axi_params_ARREADY,
        ARADDR => s_axi_params_ARADDR,
        RVALID => s_axi_params_RVALID,
        RREADY => s_axi_params_RREADY,
        RDATA => s_axi_params_RDATA,
        RRESP => s_axi_params_RRESP,
        BVALID => s_axi_params_BVALID,
        BREADY => s_axi_params_BREADY,
        BRESP => s_axi_params_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle,
        in1 => in1,
        in2 => in2,
        out_r => out_r,
        dim => dim);

    mmult_in1_mem_m_axi_U : component mmult_in1_mem_m_axi
    generic map (
        CONSERVATIVE => 0,
        USER_DW => 32,
        USER_AW => 32,
        USER_MAXREQS => 5,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_IN1_MEM_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_IN1_MEM_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_IN1_MEM_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_IN1_MEM_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_IN1_MEM_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_IN1_MEM_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_IN1_MEM_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_IN1_MEM_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_IN1_MEM_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_IN1_MEM_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_IN1_MEM_CACHE_VALUE)
    port map (
        AWVALID => m_axi_in1_mem_AWVALID,
        AWREADY => m_axi_in1_mem_AWREADY,
        AWADDR => m_axi_in1_mem_AWADDR,
        AWID => m_axi_in1_mem_AWID,
        AWLEN => m_axi_in1_mem_AWLEN,
        AWSIZE => m_axi_in1_mem_AWSIZE,
        AWBURST => m_axi_in1_mem_AWBURST,
        AWLOCK => m_axi_in1_mem_AWLOCK,
        AWCACHE => m_axi_in1_mem_AWCACHE,
        AWPROT => m_axi_in1_mem_AWPROT,
        AWQOS => m_axi_in1_mem_AWQOS,
        AWREGION => m_axi_in1_mem_AWREGION,
        AWUSER => m_axi_in1_mem_AWUSER,
        WVALID => m_axi_in1_mem_WVALID,
        WREADY => m_axi_in1_mem_WREADY,
        WDATA => m_axi_in1_mem_WDATA,
        WSTRB => m_axi_in1_mem_WSTRB,
        WLAST => m_axi_in1_mem_WLAST,
        WID => m_axi_in1_mem_WID,
        WUSER => m_axi_in1_mem_WUSER,
        ARVALID => m_axi_in1_mem_ARVALID,
        ARREADY => m_axi_in1_mem_ARREADY,
        ARADDR => m_axi_in1_mem_ARADDR,
        ARID => m_axi_in1_mem_ARID,
        ARLEN => m_axi_in1_mem_ARLEN,
        ARSIZE => m_axi_in1_mem_ARSIZE,
        ARBURST => m_axi_in1_mem_ARBURST,
        ARLOCK => m_axi_in1_mem_ARLOCK,
        ARCACHE => m_axi_in1_mem_ARCACHE,
        ARPROT => m_axi_in1_mem_ARPROT,
        ARQOS => m_axi_in1_mem_ARQOS,
        ARREGION => m_axi_in1_mem_ARREGION,
        ARUSER => m_axi_in1_mem_ARUSER,
        RVALID => m_axi_in1_mem_RVALID,
        RREADY => m_axi_in1_mem_RREADY,
        RDATA => m_axi_in1_mem_RDATA,
        RLAST => m_axi_in1_mem_RLAST,
        RID => m_axi_in1_mem_RID,
        RUSER => m_axi_in1_mem_RUSER,
        RRESP => m_axi_in1_mem_RRESP,
        BVALID => m_axi_in1_mem_BVALID,
        BREADY => m_axi_in1_mem_BREADY,
        BRESP => m_axi_in1_mem_BRESP,
        BID => m_axi_in1_mem_BID,
        BUSER => m_axi_in1_mem_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => in1_mem_ARVALID,
        I_ARREADY => in1_mem_ARREADY,
        I_ARADDR => in1_mem_ARADDR,
        I_ARID => ap_const_lv1_0,
        I_ARLEN => ap_const_lv32_1000,
        I_ARSIZE => ap_const_lv3_0,
        I_ARLOCK => ap_const_lv2_0,
        I_ARCACHE => ap_const_lv4_0,
        I_ARQOS => ap_const_lv4_0,
        I_ARPROT => ap_const_lv3_0,
        I_ARUSER => ap_const_lv1_0,
        I_ARBURST => ap_const_lv2_0,
        I_ARREGION => ap_const_lv4_0,
        I_RVALID => in1_mem_RVALID,
        I_RREADY => in1_mem_RREADY,
        I_RDATA => in1_mem_RDATA,
        I_RID => in1_mem_RID,
        I_RUSER => in1_mem_RUSER,
        I_RRESP => in1_mem_RRESP,
        I_RLAST => in1_mem_RLAST,
        I_AWVALID => ap_const_logic_0,
        I_AWREADY => in1_mem_AWREADY,
        I_AWADDR => ap_const_lv32_0,
        I_AWID => ap_const_lv1_0,
        I_AWLEN => ap_const_lv32_0,
        I_AWSIZE => ap_const_lv3_0,
        I_AWLOCK => ap_const_lv2_0,
        I_AWCACHE => ap_const_lv4_0,
        I_AWQOS => ap_const_lv4_0,
        I_AWPROT => ap_const_lv3_0,
        I_AWUSER => ap_const_lv1_0,
        I_AWBURST => ap_const_lv2_0,
        I_AWREGION => ap_const_lv4_0,
        I_WVALID => ap_const_logic_0,
        I_WREADY => in1_mem_WREADY,
        I_WDATA => ap_const_lv32_0,
        I_WID => ap_const_lv1_0,
        I_WUSER => ap_const_lv1_0,
        I_WLAST => ap_const_logic_0,
        I_WSTRB => ap_const_lv4_0,
        I_BVALID => in1_mem_BVALID,
        I_BREADY => ap_const_logic_0,
        I_BRESP => in1_mem_BRESP,
        I_BID => in1_mem_BID,
        I_BUSER => in1_mem_BUSER);

    mmult_in2_mem_m_axi_U : component mmult_in2_mem_m_axi
    generic map (
        CONSERVATIVE => 0,
        USER_DW => 32,
        USER_AW => 32,
        USER_MAXREQS => 5,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_IN2_MEM_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_IN2_MEM_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_IN2_MEM_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_IN2_MEM_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_IN2_MEM_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_IN2_MEM_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_IN2_MEM_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_IN2_MEM_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_IN2_MEM_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_IN2_MEM_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_IN2_MEM_CACHE_VALUE)
    port map (
        AWVALID => m_axi_in2_mem_AWVALID,
        AWREADY => m_axi_in2_mem_AWREADY,
        AWADDR => m_axi_in2_mem_AWADDR,
        AWID => m_axi_in2_mem_AWID,
        AWLEN => m_axi_in2_mem_AWLEN,
        AWSIZE => m_axi_in2_mem_AWSIZE,
        AWBURST => m_axi_in2_mem_AWBURST,
        AWLOCK => m_axi_in2_mem_AWLOCK,
        AWCACHE => m_axi_in2_mem_AWCACHE,
        AWPROT => m_axi_in2_mem_AWPROT,
        AWQOS => m_axi_in2_mem_AWQOS,
        AWREGION => m_axi_in2_mem_AWREGION,
        AWUSER => m_axi_in2_mem_AWUSER,
        WVALID => m_axi_in2_mem_WVALID,
        WREADY => m_axi_in2_mem_WREADY,
        WDATA => m_axi_in2_mem_WDATA,
        WSTRB => m_axi_in2_mem_WSTRB,
        WLAST => m_axi_in2_mem_WLAST,
        WID => m_axi_in2_mem_WID,
        WUSER => m_axi_in2_mem_WUSER,
        ARVALID => m_axi_in2_mem_ARVALID,
        ARREADY => m_axi_in2_mem_ARREADY,
        ARADDR => m_axi_in2_mem_ARADDR,
        ARID => m_axi_in2_mem_ARID,
        ARLEN => m_axi_in2_mem_ARLEN,
        ARSIZE => m_axi_in2_mem_ARSIZE,
        ARBURST => m_axi_in2_mem_ARBURST,
        ARLOCK => m_axi_in2_mem_ARLOCK,
        ARCACHE => m_axi_in2_mem_ARCACHE,
        ARPROT => m_axi_in2_mem_ARPROT,
        ARQOS => m_axi_in2_mem_ARQOS,
        ARREGION => m_axi_in2_mem_ARREGION,
        ARUSER => m_axi_in2_mem_ARUSER,
        RVALID => m_axi_in2_mem_RVALID,
        RREADY => m_axi_in2_mem_RREADY,
        RDATA => m_axi_in2_mem_RDATA,
        RLAST => m_axi_in2_mem_RLAST,
        RID => m_axi_in2_mem_RID,
        RUSER => m_axi_in2_mem_RUSER,
        RRESP => m_axi_in2_mem_RRESP,
        BVALID => m_axi_in2_mem_BVALID,
        BREADY => m_axi_in2_mem_BREADY,
        BRESP => m_axi_in2_mem_BRESP,
        BID => m_axi_in2_mem_BID,
        BUSER => m_axi_in2_mem_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => in2_mem_ARVALID,
        I_ARREADY => in2_mem_ARREADY,
        I_ARADDR => in2_mem_addr_reg_742,
        I_ARID => ap_const_lv1_0,
        I_ARLEN => ap_const_lv32_1000,
        I_ARSIZE => ap_const_lv3_0,
        I_ARLOCK => ap_const_lv2_0,
        I_ARCACHE => ap_const_lv4_0,
        I_ARQOS => ap_const_lv4_0,
        I_ARPROT => ap_const_lv3_0,
        I_ARUSER => ap_const_lv1_0,
        I_ARBURST => ap_const_lv2_0,
        I_ARREGION => ap_const_lv4_0,
        I_RVALID => in2_mem_RVALID,
        I_RREADY => in2_mem_RREADY,
        I_RDATA => in2_mem_RDATA,
        I_RID => in2_mem_RID,
        I_RUSER => in2_mem_RUSER,
        I_RRESP => in2_mem_RRESP,
        I_RLAST => in2_mem_RLAST,
        I_AWVALID => ap_const_logic_0,
        I_AWREADY => in2_mem_AWREADY,
        I_AWADDR => ap_const_lv32_0,
        I_AWID => ap_const_lv1_0,
        I_AWLEN => ap_const_lv32_0,
        I_AWSIZE => ap_const_lv3_0,
        I_AWLOCK => ap_const_lv2_0,
        I_AWCACHE => ap_const_lv4_0,
        I_AWQOS => ap_const_lv4_0,
        I_AWPROT => ap_const_lv3_0,
        I_AWUSER => ap_const_lv1_0,
        I_AWBURST => ap_const_lv2_0,
        I_AWREGION => ap_const_lv4_0,
        I_WVALID => ap_const_logic_0,
        I_WREADY => in2_mem_WREADY,
        I_WDATA => ap_const_lv32_0,
        I_WID => ap_const_lv1_0,
        I_WUSER => ap_const_lv1_0,
        I_WLAST => ap_const_logic_0,
        I_WSTRB => ap_const_lv4_0,
        I_BVALID => in2_mem_BVALID,
        I_BREADY => ap_const_logic_0,
        I_BRESP => in2_mem_BRESP,
        I_BID => in2_mem_BID,
        I_BUSER => in2_mem_BUSER);

    mmult_out_mem_m_axi_U : component mmult_out_mem_m_axi
    generic map (
        CONSERVATIVE => 0,
        USER_DW => 32,
        USER_AW => 32,
        USER_MAXREQS => 5,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_OUT_MEM_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_OUT_MEM_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_OUT_MEM_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_OUT_MEM_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_OUT_MEM_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_OUT_MEM_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_OUT_MEM_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_OUT_MEM_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_OUT_MEM_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_OUT_MEM_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_OUT_MEM_CACHE_VALUE)
    port map (
        AWVALID => m_axi_out_mem_AWVALID,
        AWREADY => m_axi_out_mem_AWREADY,
        AWADDR => m_axi_out_mem_AWADDR,
        AWID => m_axi_out_mem_AWID,
        AWLEN => m_axi_out_mem_AWLEN,
        AWSIZE => m_axi_out_mem_AWSIZE,
        AWBURST => m_axi_out_mem_AWBURST,
        AWLOCK => m_axi_out_mem_AWLOCK,
        AWCACHE => m_axi_out_mem_AWCACHE,
        AWPROT => m_axi_out_mem_AWPROT,
        AWQOS => m_axi_out_mem_AWQOS,
        AWREGION => m_axi_out_mem_AWREGION,
        AWUSER => m_axi_out_mem_AWUSER,
        WVALID => m_axi_out_mem_WVALID,
        WREADY => m_axi_out_mem_WREADY,
        WDATA => m_axi_out_mem_WDATA,
        WSTRB => m_axi_out_mem_WSTRB,
        WLAST => m_axi_out_mem_WLAST,
        WID => m_axi_out_mem_WID,
        WUSER => m_axi_out_mem_WUSER,
        ARVALID => m_axi_out_mem_ARVALID,
        ARREADY => m_axi_out_mem_ARREADY,
        ARADDR => m_axi_out_mem_ARADDR,
        ARID => m_axi_out_mem_ARID,
        ARLEN => m_axi_out_mem_ARLEN,
        ARSIZE => m_axi_out_mem_ARSIZE,
        ARBURST => m_axi_out_mem_ARBURST,
        ARLOCK => m_axi_out_mem_ARLOCK,
        ARCACHE => m_axi_out_mem_ARCACHE,
        ARPROT => m_axi_out_mem_ARPROT,
        ARQOS => m_axi_out_mem_ARQOS,
        ARREGION => m_axi_out_mem_ARREGION,
        ARUSER => m_axi_out_mem_ARUSER,
        RVALID => m_axi_out_mem_RVALID,
        RREADY => m_axi_out_mem_RREADY,
        RDATA => m_axi_out_mem_RDATA,
        RLAST => m_axi_out_mem_RLAST,
        RID => m_axi_out_mem_RID,
        RUSER => m_axi_out_mem_RUSER,
        RRESP => m_axi_out_mem_RRESP,
        BVALID => m_axi_out_mem_BVALID,
        BREADY => m_axi_out_mem_BREADY,
        BRESP => m_axi_out_mem_BRESP,
        BID => m_axi_out_mem_BID,
        BUSER => m_axi_out_mem_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => ap_const_logic_0,
        I_ARREADY => out_mem_ARREADY,
        I_ARADDR => ap_const_lv32_0,
        I_ARID => ap_const_lv1_0,
        I_ARLEN => ap_const_lv32_0,
        I_ARSIZE => ap_const_lv3_0,
        I_ARLOCK => ap_const_lv2_0,
        I_ARCACHE => ap_const_lv4_0,
        I_ARQOS => ap_const_lv4_0,
        I_ARPROT => ap_const_lv3_0,
        I_ARUSER => ap_const_lv1_0,
        I_ARBURST => ap_const_lv2_0,
        I_ARREGION => ap_const_lv4_0,
        I_RVALID => out_mem_RVALID,
        I_RREADY => ap_const_logic_0,
        I_RDATA => out_mem_RDATA,
        I_RID => out_mem_RID,
        I_RUSER => out_mem_RUSER,
        I_RRESP => out_mem_RRESP,
        I_RLAST => out_mem_RLAST,
        I_AWVALID => out_mem_AWVALID,
        I_AWREADY => out_mem_AWREADY,
        I_AWADDR => out_mem_addr_reg_736,
        I_AWID => ap_const_lv1_0,
        I_AWLEN => ap_const_lv32_1000,
        I_AWSIZE => ap_const_lv3_0,
        I_AWLOCK => ap_const_lv2_0,
        I_AWCACHE => ap_const_lv4_0,
        I_AWQOS => ap_const_lv4_0,
        I_AWPROT => ap_const_lv3_0,
        I_AWUSER => ap_const_lv1_0,
        I_AWBURST => ap_const_lv2_0,
        I_AWREGION => ap_const_lv4_0,
        I_WVALID => out_mem_WVALID,
        I_WREADY => out_mem_WREADY,
        I_WDATA => out_loc_load_reg_848,
        I_WID => ap_const_lv1_0,
        I_WUSER => ap_const_lv1_0,
        I_WLAST => ap_const_logic_0,
        I_WSTRB => ap_const_lv4_F,
        I_BVALID => out_mem_BVALID,
        I_BREADY => out_mem_BREADY,
        I_BRESP => out_mem_BRESP,
        I_BID => out_mem_BID,
        I_BUSER => out_mem_BUSER);

    in1_loc_U : component mmult_in1_loc
    generic map (
        DataWidth => 32,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => in1_loc_address0,
        ce0 => in1_loc_ce0,
        we0 => in1_loc_we0,
        d0 => in1_mem_addr_read_reg_757,
        q0 => in1_loc_q0);

    in2_loc_U : component mmult_in1_loc
    generic map (
        DataWidth => 32,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => in2_loc_address0,
        ce0 => in2_loc_ce0,
        we0 => in2_loc_we0,
        d0 => in2_mem_addr_read_reg_771,
        q0 => in2_loc_q0);

    out_loc_U : component mmult_in1_loc
    generic map (
        DataWidth => 32,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => out_loc_address0,
        ce0 => out_loc_ce0,
        we0 => out_loc_we0,
        d0 => out_loc_d0,
        q0 => out_loc_q0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state9)) then 
                        ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state9);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp1_exit_iter0_state19) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp1_exit_iter0_state19)) then 
                        ap_enable_reg_pp1_iter1 <= (ap_const_logic_1 xor ap_condition_pp1_exit_iter0_state19);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp1_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                    ap_enable_reg_pp1_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp3_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp3_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp3_exit_iter0_state26) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
                    ap_enable_reg_pp3_iter0 <= ap_const_logic_0;
                elsif (((out_mem_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
                    ap_enable_reg_pp3_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp3_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp3_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp3_exit_iter0_state26)) then 
                        ap_enable_reg_pp3_iter1 <= (ap_const_logic_1 xor ap_condition_pp3_exit_iter0_state26);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp3_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp3_stage0_subdone)) then 
                    ap_enable_reg_pp3_iter2 <= ap_enable_reg_pp3_iter1;
                elsif (((out_mem_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
                    ap_enable_reg_pp3_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_0_reg_320_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
                i_0_reg_320 <= select_ln31_1_reg_794;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
                i_0_reg_320 <= ap_const_lv31_0;
            end if; 
        end if;
    end process;

    indvar_flatten15_reg_309_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
                indvar_flatten15_reg_309 <= add_ln31_reg_789;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
                indvar_flatten15_reg_309 <= ap_const_lv70_0;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_331_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
                indvar_flatten_reg_331 <= select_ln33_1_reg_824;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
                indvar_flatten_reg_331 <= ap_const_lv39_0;
            end if; 
        end if;
    end process;

    j_0_reg_342_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
                j_0_reg_342 <= select_ln33_reg_809;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
                j_0_reg_342 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    k_0_reg_353_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
                k_0_reg_353 <= k_fu_687_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
                k_0_reg_353 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    phi_ln27_reg_285_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln27_reg_748 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                phi_ln27_reg_285 <= add_ln27_reg_752;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                phi_ln27_reg_285 <= ap_const_lv13_0;
            end if; 
        end if;
    end process;

    phi_ln28_reg_297_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                phi_ln28_reg_297 <= ap_const_lv13_0;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln28_reg_762 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                phi_ln28_reg_297 <= add_ln28_reg_766;
            end if; 
        end if;
    end process;

    phi_ln42_reg_364_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((out_mem_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
                phi_ln42_reg_364 <= ap_const_lv13_0;
            elsif (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln42_fu_692_p2 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
                phi_ln42_reg_364 <= add_ln42_fu_698_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                add_ln27_reg_752 <= add_ln27_fu_439_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                add_ln28_reg_766 <= add_ln28_fu_456_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state23)) then
                add_ln31_reg_789 <= add_ln31_fu_496_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                dim_read_reg_709 <= dim;
                in3_reg_725 <= in1(31 downto 2);
                in_reg_720 <= in2(31 downto 2);
                out5_reg_715 <= out_r(31 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln27_reg_748 <= icmp_ln27_fu_433_p2;
                icmp_ln27_reg_748_pp0_iter1_reg <= icmp_ln27_reg_748;
                phi_ln27_reg_285_pp0_iter1_reg <= phi_ln27_reg_285;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                icmp_ln28_reg_762 <= icmp_ln28_fu_450_p2;
                icmp_ln28_reg_762_pp1_iter1_reg <= icmp_ln28_reg_762;
                phi_ln28_reg_297_pp1_iter1_reg <= phi_ln28_reg_297;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then
                icmp_ln42_reg_834 <= icmp_ln42_fu_692_p2;
                icmp_ln42_reg_834_pp3_iter1_reg <= icmp_ln42_reg_834;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln27_reg_748 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                in1_mem_addr_read_reg_757 <= in1_mem_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln28_reg_762 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                in2_mem_addr_read_reg_771 <= in2_mem_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                    in2_mem_addr_reg_742(29 downto 0) <= empty_5_fu_424_p1(32 - 1 downto 0)(29 downto 0);
                    out_mem_addr_reg_736(29 downto 0) <= empty_fu_415_p1(32 - 1 downto 0)(29 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state22)) then
                    mul_ln31_reg_781(69 downto 6) <= mul_ln31_fu_485_p2(69 downto 6);
                    zext_ln31_reg_776(37 downto 6) <= zext_ln31_fu_474_p1(37 downto 6);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln31_fu_491_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state23))) then
                out_loc_addr_reg_804 <= sext_ln38_fu_609_p1(12 - 1 downto 0);
                select_ln31_1_reg_794 <= select_ln31_1_fu_521_p3;
                select_ln33_1_reg_824 <= select_ln33_1_fu_666_p3;
                select_ln33_reg_809 <= select_ln33_fu_614_p3;
                select_ln38_reg_799 <= select_ln38_fu_571_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln42_reg_834 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then
                out_loc_load_reg_848 <= out_loc_q0;
            end if;
        end if;
    end process;
    out_mem_addr_reg_736(31 downto 30) <= "00";
    in2_mem_addr_reg_742(31 downto 30) <= "00";
    zext_ln31_reg_776(5 downto 0) <= "000000";
    zext_ln31_reg_776(38) <= '0';
    mul_ln31_reg_781(5 downto 0) <= "000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_enable_reg_pp0_iter1, ap_CS_fsm_state12, ap_enable_reg_pp1_iter1, ap_CS_fsm_state25, ap_enable_reg_pp3_iter2, ap_CS_fsm_state33, in1_mem_ARREADY, in2_mem_ARREADY, out_mem_AWREADY, out_mem_BVALID, icmp_ln27_fu_433_p2, ap_enable_reg_pp0_iter0, icmp_ln28_fu_450_p2, ap_enable_reg_pp1_iter0, ap_CS_fsm_state23, icmp_ln31_fu_491_p2, icmp_ln42_fu_692_p2, ap_enable_reg_pp3_iter0, ap_enable_reg_pp3_iter1, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_subdone, ap_enable_reg_pp1_iter2, ap_block_pp3_stage0_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((in1_mem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (icmp_ln27_fu_433_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) and not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (icmp_ln27_fu_433_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state12 => 
                if (((in2_mem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
            when ap_ST_fsm_pp1_stage0 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (icmp_ln28_fu_450_p2 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) and not(((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                elsif ((((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (icmp_ln28_fu_450_p2 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state22;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                if (((icmp_ln31_fu_491_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state23))) then
                    ap_NS_fsm <= ap_ST_fsm_state24;
                else
                    ap_NS_fsm <= ap_ST_fsm_state25;
                end if;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state25 => 
                if (((out_mem_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state25))) then
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state25;
                end if;
            when ap_ST_fsm_pp3_stage0 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp3_stage0_subdone) and (ap_enable_reg_pp3_iter1 = ap_const_logic_0) and (icmp_ln42_fu_692_p2 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1))) and not(((ap_const_boolean_0 = ap_block_pp3_stage0_subdone) and (ap_enable_reg_pp3_iter1 = ap_const_logic_0) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
                elsif ((((ap_const_boolean_0 = ap_block_pp3_stage0_subdone) and (ap_enable_reg_pp3_iter1 = ap_const_logic_0) and (icmp_ln42_fu_692_p2 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_subdone) and (ap_enable_reg_pp3_iter1 = ap_const_logic_0) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state29;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
                end if;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                if (((out_mem_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state33))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state33;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln27_fu_439_p2 <= std_logic_vector(unsigned(ap_phi_mux_phi_ln27_phi_fu_289_p4) + unsigned(ap_const_lv13_1));
    add_ln28_fu_456_p2 <= std_logic_vector(unsigned(ap_phi_mux_phi_ln28_phi_fu_301_p4) + unsigned(ap_const_lv13_1));
    add_ln31_fu_496_p2 <= std_logic_vector(unsigned(indvar_flatten15_reg_309) + unsigned(ap_const_lv70_1));
    add_ln33_fu_660_p2 <= std_logic_vector(unsigned(ap_const_lv39_1) + unsigned(indvar_flatten_reg_331));
    add_ln38_1_fu_603_p2 <= std_logic_vector(unsigned(zext_ln38_cast_fu_533_p3) + unsigned(select_ln38_1_fu_595_p3));
    add_ln38_2_fu_626_p2 <= std_logic_vector(unsigned(zext_ln38_cast_fu_533_p3) + unsigned(zext_ln38_fu_622_p1));
    add_ln38_3_fu_649_p2 <= std_logic_vector(unsigned(zext_ln38_2_fu_645_p1) + unsigned(select_ln38_1_fu_595_p3));
    add_ln42_fu_698_p2 <= std_logic_vector(unsigned(phi_ln42_reg_364) + unsigned(ap_const_lv13_1));
    and_ln31_fu_553_p2 <= (xor_ln31_fu_541_p2 and icmp_ln35_fu_547_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(8);
    ap_CS_fsm_pp1_stage0 <= ap_CS_fsm(16);
    ap_CS_fsm_pp3_stage0 <= ap_CS_fsm(21);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state12 <= ap_CS_fsm(9);
    ap_CS_fsm_state18 <= ap_CS_fsm(15);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state22 <= ap_CS_fsm(17);
    ap_CS_fsm_state23 <= ap_CS_fsm(18);
    ap_CS_fsm_state24 <= ap_CS_fsm(19);
    ap_CS_fsm_state25 <= ap_CS_fsm(20);
    ap_CS_fsm_state33 <= ap_CS_fsm(26);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln27_reg_748, in1_mem_RVALID)
    begin
                ap_block_pp0_stage0_11001 <= ((in1_mem_RVALID = ap_const_logic_0) and (icmp_ln27_reg_748 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, icmp_ln27_reg_748, in1_mem_RVALID)
    begin
                ap_block_pp0_stage0_subdone <= ((in1_mem_RVALID = ap_const_logic_0) and (icmp_ln27_reg_748 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp1_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp1_stage0_11001_assign_proc : process(ap_enable_reg_pp1_iter1, icmp_ln28_reg_762, in2_mem_RVALID)
    begin
                ap_block_pp1_stage0_11001 <= ((in2_mem_RVALID = ap_const_logic_0) and (icmp_ln28_reg_762 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp1_stage0_subdone_assign_proc : process(ap_enable_reg_pp1_iter1, icmp_ln28_reg_762, in2_mem_RVALID)
    begin
                ap_block_pp1_stage0_subdone <= ((in2_mem_RVALID = ap_const_logic_0) and (icmp_ln28_reg_762 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp3_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp3_stage0_11001_assign_proc : process(ap_enable_reg_pp3_iter2, ap_block_state28_io)
    begin
                ap_block_pp3_stage0_11001 <= ((ap_const_boolean_1 = ap_block_state28_io) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1));
    end process;


    ap_block_pp3_stage0_subdone_assign_proc : process(ap_enable_reg_pp3_iter2, ap_block_state28_io)
    begin
                ap_block_pp3_stage0_subdone <= ((ap_const_boolean_1 = ap_block_state28_io) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1));
    end process;


    ap_block_state10_pp0_stage0_iter1_assign_proc : process(icmp_ln27_reg_748, in1_mem_RVALID)
    begin
                ap_block_state10_pp0_stage0_iter1 <= ((in1_mem_RVALID = ap_const_logic_0) and (icmp_ln27_reg_748 = ap_const_lv1_0));
    end process;

        ap_block_state11_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp1_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state20_pp1_stage0_iter1_assign_proc : process(icmp_ln28_reg_762, in2_mem_RVALID)
    begin
                ap_block_state20_pp1_stage0_iter1 <= ((in2_mem_RVALID = ap_const_logic_0) and (icmp_ln28_reg_762 = ap_const_lv1_0));
    end process;

        ap_block_state21_pp1_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp3_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp3_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state28_io_assign_proc : process(icmp_ln42_reg_834_pp3_iter1_reg, out_mem_WREADY)
    begin
                ap_block_state28_io <= ((out_mem_WREADY = ap_const_logic_0) and (icmp_ln42_reg_834_pp3_iter1_reg = ap_const_lv1_0));
    end process;

        ap_block_state28_pp3_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_pp0_exit_iter0_state9_assign_proc : process(icmp_ln27_fu_433_p2)
    begin
        if ((icmp_ln27_fu_433_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state9 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state9 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp1_exit_iter0_state19_assign_proc : process(icmp_ln28_fu_450_p2)
    begin
        if ((icmp_ln28_fu_450_p2 = ap_const_lv1_1)) then 
            ap_condition_pp1_exit_iter0_state19 <= ap_const_logic_1;
        else 
            ap_condition_pp1_exit_iter0_state19 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp3_exit_iter0_state26_assign_proc : process(icmp_ln42_fu_692_p2)
    begin
        if ((icmp_ln42_fu_692_p2 = ap_const_lv1_1)) then 
            ap_condition_pp3_exit_iter0_state26 <= ap_const_logic_1;
        else 
            ap_condition_pp3_exit_iter0_state26 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state33, out_mem_BVALID)
    begin
        if (((out_mem_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_pp1 <= (ap_idle_pp1 xor ap_const_logic_1);
    ap_enable_pp3 <= (ap_idle_pp3 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp1_assign_proc : process(ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter2)
    begin
        if (((ap_enable_reg_pp1_iter2 = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0))) then 
            ap_idle_pp1 <= ap_const_logic_1;
        else 
            ap_idle_pp1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp3_assign_proc : process(ap_enable_reg_pp3_iter2, ap_enable_reg_pp3_iter0, ap_enable_reg_pp3_iter1)
    begin
        if (((ap_enable_reg_pp3_iter1 = ap_const_logic_0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_0) and (ap_enable_reg_pp3_iter2 = ap_const_logic_0))) then 
            ap_idle_pp3 <= ap_const_logic_1;
        else 
            ap_idle_pp3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_phi_ln27_phi_fu_289_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, icmp_ln27_reg_748, phi_ln27_reg_285, add_ln27_reg_752)
    begin
        if (((icmp_ln27_reg_748 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_phi_ln27_phi_fu_289_p4 <= add_ln27_reg_752;
        else 
            ap_phi_mux_phi_ln27_phi_fu_289_p4 <= phi_ln27_reg_285;
        end if; 
    end process;


    ap_phi_mux_phi_ln28_phi_fu_301_p4_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, icmp_ln28_reg_762, phi_ln28_reg_297, add_ln28_reg_766)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (icmp_ln28_reg_762 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            ap_phi_mux_phi_ln28_phi_fu_301_p4 <= add_ln28_reg_766;
        else 
            ap_phi_mux_phi_ln28_phi_fu_301_p4 <= phi_ln28_reg_297;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state33, out_mem_BVALID)
    begin
        if (((out_mem_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    empty_5_fu_424_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(in_reg_720),64));
    empty_6_fu_405_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(in3_reg_725),64));
    empty_fu_415_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(out5_reg_715),64));
    i_fu_502_p2 <= std_logic_vector(unsigned(ap_const_lv31_1) + unsigned(i_0_reg_320));
    icmp_ln27_fu_433_p2 <= "1" when (ap_phi_mux_phi_ln27_phi_fu_289_p4 = ap_const_lv13_1000) else "0";
    icmp_ln28_fu_450_p2 <= "1" when (ap_phi_mux_phi_ln28_phi_fu_301_p4 = ap_const_lv13_1000) else "0";
    icmp_ln31_fu_491_p2 <= "1" when (indvar_flatten15_reg_309 = mul_ln31_reg_781) else "0";
    icmp_ln33_fu_508_p2 <= "1" when (indvar_flatten_reg_331 = zext_ln31_reg_776) else "0";
    icmp_ln35_fu_547_p2 <= "1" when (k_0_reg_353 = ap_const_lv7_40) else "0";
    icmp_ln42_fu_692_p2 <= "1" when (phi_ln42_reg_364 = ap_const_lv13_1000) else "0";

    in1_loc_address0_assign_proc : process(ap_block_pp0_stage0, ap_CS_fsm_state23, ap_enable_reg_pp0_iter2, zext_ln27_fu_445_p1, zext_ln38_1_fu_632_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            in1_loc_address0 <= zext_ln38_1_fu_632_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            in1_loc_address0 <= zext_ln27_fu_445_p1(12 - 1 downto 0);
        else 
            in1_loc_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    in1_loc_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_CS_fsm_state23, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then 
            in1_loc_ce0 <= ap_const_logic_1;
        else 
            in1_loc_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    in1_loc_we0_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln27_reg_748_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln27_reg_748_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            in1_loc_we0 <= ap_const_logic_1;
        else 
            in1_loc_we0 <= ap_const_logic_0;
        end if; 
    end process;

    in1_mem_ARADDR <= empty_6_fu_405_p1(32 - 1 downto 0);

    in1_mem_ARVALID_assign_proc : process(ap_CS_fsm_state2, in1_mem_ARREADY)
    begin
        if (((in1_mem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            in1_mem_ARVALID <= ap_const_logic_1;
        else 
            in1_mem_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    in1_mem_RREADY_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln27_reg_748, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln27_reg_748 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in1_mem_RREADY <= ap_const_logic_1;
        else 
            in1_mem_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    in1_mem_blk_n_AR_assign_proc : process(m_axi_in1_mem_ARREADY, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            in1_mem_blk_n_AR <= m_axi_in1_mem_ARREADY;
        else 
            in1_mem_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    in1_mem_blk_n_R_assign_proc : process(m_axi_in1_mem_RVALID, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, icmp_ln27_reg_748)
    begin
        if (((icmp_ln27_reg_748 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            in1_mem_blk_n_R <= m_axi_in1_mem_RVALID;
        else 
            in1_mem_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;


    in2_loc_address0_assign_proc : process(ap_block_pp1_stage0, ap_CS_fsm_state23, ap_enable_reg_pp1_iter2, zext_ln28_fu_462_p1, sext_ln38_1_fu_655_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            in2_loc_address0 <= sext_ln38_1_fu_655_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            in2_loc_address0 <= zext_ln28_fu_462_p1(12 - 1 downto 0);
        else 
            in2_loc_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    in2_loc_ce0_assign_proc : process(ap_block_pp1_stage0_11001, ap_CS_fsm_state23, ap_enable_reg_pp1_iter2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) or ((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1)))) then 
            in2_loc_ce0 <= ap_const_logic_1;
        else 
            in2_loc_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    in2_loc_we0_assign_proc : process(ap_block_pp1_stage0_11001, icmp_ln28_reg_762_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln28_reg_762_pp1_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1))) then 
            in2_loc_we0 <= ap_const_logic_1;
        else 
            in2_loc_we0 <= ap_const_logic_0;
        end if; 
    end process;


    in2_mem_ARVALID_assign_proc : process(ap_CS_fsm_state12, in2_mem_ARREADY)
    begin
        if (((in2_mem_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            in2_mem_ARVALID <= ap_const_logic_1;
        else 
            in2_mem_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    in2_mem_RREADY_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, icmp_ln28_reg_762, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln28_reg_762 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            in2_mem_RREADY <= ap_const_logic_1;
        else 
            in2_mem_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    in2_mem_blk_n_AR_assign_proc : process(m_axi_in2_mem_ARREADY, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            in2_mem_blk_n_AR <= m_axi_in2_mem_ARREADY;
        else 
            in2_mem_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    in2_mem_blk_n_R_assign_proc : process(m_axi_in2_mem_RVALID, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, icmp_ln28_reg_762)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (icmp_ln28_reg_762 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            in2_mem_blk_n_R <= m_axi_in2_mem_RVALID;
        else 
            in2_mem_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;

    j_fu_559_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) + unsigned(select_ln31_fu_513_p3));
    k_fu_687_p2 <= std_logic_vector(unsigned(ap_const_lv7_1) + unsigned(select_ln38_reg_799));
    mul_ln31_fu_485_p0 <= mul_ln31_fu_485_p00(32 - 1 downto 0);
    mul_ln31_fu_485_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(dim_read_reg_709),70));
    mul_ln31_fu_485_p1 <= mul_ln31_fu_485_p10(38 - 1 downto 0);
    mul_ln31_fu_485_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_467_p3),70));
    mul_ln31_fu_485_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln31_fu_485_p0) * unsigned(mul_ln31_fu_485_p1), 70));
    mul_ln38_fu_674_p0 <= in2_loc_q0;
    mul_ln38_fu_674_p1 <= in1_loc_q0;
    mul_ln38_fu_674_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln38_fu_674_p0) * signed(mul_ln38_fu_674_p1))), 32));
    or_ln38_fu_565_p2 <= (icmp_ln33_fu_508_p2 or and_ln31_fu_553_p2);

    out_loc_address0_assign_proc : process(ap_block_pp3_stage0, ap_CS_fsm_state23, out_loc_addr_reg_804, ap_CS_fsm_state24, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, sext_ln38_fu_609_p1, zext_ln42_fu_704_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            out_loc_address0 <= zext_ln42_fu_704_p1(12 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            out_loc_address0 <= out_loc_addr_reg_804;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            out_loc_address0 <= sext_ln38_fu_609_p1(12 - 1 downto 0);
        else 
            out_loc_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    out_loc_ce0_assign_proc : process(ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            out_loc_ce0 <= ap_const_logic_1;
        else 
            out_loc_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    out_loc_d0 <= std_logic_vector(unsigned(mul_ln38_fu_674_p2) + unsigned(out_loc_q0));

    out_loc_we0_assign_proc : process(ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            out_loc_we0 <= ap_const_logic_1;
        else 
            out_loc_we0 <= ap_const_logic_0;
        end if; 
    end process;


    out_mem_AWVALID_assign_proc : process(ap_CS_fsm_state25, out_mem_AWREADY)
    begin
        if (((out_mem_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state25))) then 
            out_mem_AWVALID <= ap_const_logic_1;
        else 
            out_mem_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    out_mem_BREADY_assign_proc : process(ap_CS_fsm_state33, out_mem_BVALID)
    begin
        if (((out_mem_BVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state33))) then 
            out_mem_BREADY <= ap_const_logic_1;
        else 
            out_mem_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    out_mem_WVALID_assign_proc : process(ap_enable_reg_pp3_iter2, icmp_ln42_reg_834_pp3_iter1_reg, ap_block_pp3_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (icmp_ln42_reg_834_pp3_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1))) then 
            out_mem_WVALID <= ap_const_logic_1;
        else 
            out_mem_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    out_mem_blk_n_AW_assign_proc : process(m_axi_out_mem_AWREADY, ap_CS_fsm_state25)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            out_mem_blk_n_AW <= m_axi_out_mem_AWREADY;
        else 
            out_mem_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    out_mem_blk_n_B_assign_proc : process(m_axi_out_mem_BVALID, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            out_mem_blk_n_B <= m_axi_out_mem_BVALID;
        else 
            out_mem_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;


    out_mem_blk_n_W_assign_proc : process(m_axi_out_mem_WREADY, ap_enable_reg_pp3_iter2, ap_block_pp3_stage0, icmp_ln42_reg_834_pp3_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (icmp_ln42_reg_834_pp3_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp3_iter2 = ap_const_logic_1))) then 
            out_mem_blk_n_W <= m_axi_out_mem_WREADY;
        else 
            out_mem_blk_n_W <= ap_const_logic_1;
        end if; 
    end process;

    select_ln31_1_fu_521_p3 <= 
        i_fu_502_p2 when (icmp_ln33_fu_508_p2(0) = '1') else 
        i_0_reg_320;
    select_ln31_2_fu_587_p3 <= 
        ap_const_lv14_0 when (icmp_ln33_fu_508_p2(0) = '1') else 
        trunc_ln38_2_fu_583_p1;
    select_ln31_fu_513_p3 <= 
        ap_const_lv32_0 when (icmp_ln33_fu_508_p2(0) = '1') else 
        j_0_reg_342;
    select_ln33_1_fu_666_p3 <= 
        ap_const_lv39_1 when (icmp_ln33_fu_508_p2(0) = '1') else 
        add_ln33_fu_660_p2;
    select_ln33_fu_614_p3 <= 
        j_fu_559_p2 when (and_ln31_fu_553_p2(0) = '1') else 
        select_ln31_fu_513_p3;
    select_ln38_1_fu_595_p3 <= 
        trunc_ln38_1_fu_579_p1 when (and_ln31_fu_553_p2(0) = '1') else 
        select_ln31_2_fu_587_p3;
    select_ln38_fu_571_p3 <= 
        ap_const_lv7_0 when (or_ln38_fu_565_p2(0) = '1') else 
        k_0_reg_353;
        sext_ln38_1_fu_655_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln38_3_fu_649_p2),64));

        sext_ln38_fu_609_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln38_1_fu_603_p2),64));

    tmp_3_fu_637_p3 <= (select_ln38_fu_571_p3 & ap_const_lv6_0);
    tmp_fu_467_p3 <= (dim_read_reg_709 & ap_const_lv6_0);
    trunc_ln38_1_fu_579_p1 <= j_fu_559_p2(14 - 1 downto 0);
    trunc_ln38_2_fu_583_p1 <= j_0_reg_342(14 - 1 downto 0);
    trunc_ln38_fu_529_p1 <= select_ln31_1_fu_521_p3(8 - 1 downto 0);
    xor_ln31_fu_541_p2 <= (icmp_ln33_fu_508_p2 xor ap_const_lv1_1);
    zext_ln27_fu_445_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(phi_ln27_reg_285_pp0_iter1_reg),64));
    zext_ln28_fu_462_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(phi_ln28_reg_297_pp1_iter1_reg),64));
    zext_ln31_fu_474_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_467_p3),39));
    zext_ln38_1_fu_632_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln38_2_fu_626_p2),64));
    zext_ln38_2_fu_645_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_3_fu_637_p3),14));
    zext_ln38_cast_fu_533_p3 <= (trunc_ln38_fu_529_p1 & ap_const_lv6_0);
    zext_ln38_fu_622_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln38_fu_571_p3),14));
    zext_ln42_fu_704_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(phi_ln42_reg_364),64));
end behav;
