<HTML>
<HEAD><TITLE>Synthesis and Ngdbuild Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis and Ngdbuild  Report</big></U></B>
synthesis:  version Diamond (64-bit) 3.9.0.99.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Wed May 17 15:43:42 2017


Command Line:  synthesis -f SW_IR_Interface_impl_SW_IR_Interface_lattice.synproj -gui -msgset D:/graduate project/code/SW_IR_Interface/promote.xml 

Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is CSBGA132.
The -d option is LCMXO2-4000HC.
Using package CSBGA132.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-4000HC

### Package : CSBGA132

### Speed   : 4

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Balanced
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p D:/graduate project/code/SW_IR_Interface (searchpath added)
-p D:/lscc/diamond/3.9_x64/ispfpga/xo2c00/data (searchpath added)
-p D:/graduate project/code/SW_IR_Interface/impl_SW_IR_Interface (searchpath added)
-p D:/graduate project/code/SW_IR_Interface (searchpath added)
Verilog design file = D:/graduate project/code/SW_IR_Interface/SW_IR_Interface.v
Verilog design file = D:/graduate project/code/SW_IR_Interface/debounce.v
Verilog design file = D:/graduate project/code/SW_IR_Interface/delay1us.v
Verilog design file = D:/graduate project/code/SW_IR_Interface/counter.v
NGD file = SW_IR_Interface_impl_SW_IR_Interface.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
WARNING - synthesis: Setting Sensor_IR as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file D:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file d:/graduate project/code/sw_ir_interface/sw_ir_interface.v. VERI-1482
Analyzing Verilog file d:/graduate project/code/sw_ir_interface/debounce.v. VERI-1482
Analyzing Verilog file d:/graduate project/code/sw_ir_interface/delay1us.v. VERI-1482
Analyzing Verilog file d:/graduate project/code/sw_ir_interface/counter.v. VERI-1482
Analyzing Verilog file D:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Top module name (Verilog): Sensor_IR
INFO - synthesis: d:/graduate project/code/sw_ir_interface/sw_ir_interface.v(1): compiling module Sensor_IR. VERI-1018
INFO - synthesis: d:/graduate project/code/sw_ir_interface/debounce.v(1): compiling module debounce(CNT_NUM=240000). VERI-1018
WARNING - synthesis: d:/graduate project/code/sw_ir_interface/debounce.v(26): expression size 32 truncated to fit in target size 1. VERI-1209
INFO - synthesis: d:/graduate project/code/sw_ir_interface/delay1us.v(1): compiling module delay1us. VERI-1018
WARNING - synthesis: d:/graduate project/code/sw_ir_interface/delay1us.v(25): expression size 2 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: d:/graduate project/code/sw_ir_interface/delay1us.v(29): expression size 2 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: d:/graduate project/code/sw_ir_interface/delay1us.v(42): expression size 2 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: d:/graduate project/code/sw_ir_interface/delay1us.v(54): expression size 32 truncated to fit in target size 20. VERI-1209
INFO - synthesis: d:/graduate project/code/sw_ir_interface/counter.v(1): compiling module counter(COUNTER_NUM=1200000). VERI-1018
INFO - synthesis: d:/graduate project/code/sw_ir_interface/counter.v(1): compiling module counter(COUNTER_NUM=1200). VERI-1018
WARNING - synthesis: d:/graduate project/code/sw_ir_interface/sw_ir_interface.v(134): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: d:/graduate project/code/sw_ir_interface/sw_ir_interface.v(136): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: d:/graduate project/code/sw_ir_interface/sw_ir_interface.v(142): cache should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/graduate project/code/sw_ir_interface/sw_ir_interface.v(142): temp_cnt should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/graduate project/code/sw_ir_interface/sw_ir_interface.v(143): cache should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/graduate project/code/sw_ir_interface/sw_ir_interface.v(143): temp_cnt should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/graduate project/code/sw_ir_interface/sw_ir_interface.v(144): cache should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/graduate project/code/sw_ir_interface/sw_ir_interface.v(144): temp_cnt should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/graduate project/code/sw_ir_interface/sw_ir_interface.v(145): cache should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/graduate project/code/sw_ir_interface/sw_ir_interface.v(145): temp_cnt should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/graduate project/code/sw_ir_interface/sw_ir_interface.v(146): cache should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/graduate project/code/sw_ir_interface/sw_ir_interface.v(146): temp_cnt should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/graduate project/code/sw_ir_interface/sw_ir_interface.v(147): cache should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/graduate project/code/sw_ir_interface/sw_ir_interface.v(147): temp_cnt should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/graduate project/code/sw_ir_interface/sw_ir_interface.v(148): cache should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/graduate project/code/sw_ir_interface/sw_ir_interface.v(148): temp_cnt should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/graduate project/code/sw_ir_interface/sw_ir_interface.v(149): cache should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/graduate project/code/sw_ir_interface/sw_ir_interface.v(149): temp_cnt should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/graduate project/code/sw_ir_interface/sw_ir_interface.v(150): cache should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/graduate project/code/sw_ir_interface/sw_ir_interface.v(150): temp_cnt should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/graduate project/code/sw_ir_interface/sw_ir_interface.v(151): cache should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/graduate project/code/sw_ir_interface/sw_ir_interface.v(151): temp_cnt should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/graduate project/code/sw_ir_interface/sw_ir_interface.v(152): cache should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/graduate project/code/sw_ir_interface/sw_ir_interface.v(152): temp_cnt should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/graduate project/code/sw_ir_interface/sw_ir_interface.v(153): cache should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/graduate project/code/sw_ir_interface/sw_ir_interface.v(153): temp_cnt should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/graduate project/code/sw_ir_interface/sw_ir_interface.v(154): cache should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/graduate project/code/sw_ir_interface/sw_ir_interface.v(154): temp_cnt should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/graduate project/code/sw_ir_interface/sw_ir_interface.v(155): cache should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/graduate project/code/sw_ir_interface/sw_ir_interface.v(155): temp_cnt should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/graduate project/code/sw_ir_interface/sw_ir_interface.v(156): cache should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/graduate project/code/sw_ir_interface/sw_ir_interface.v(156): temp_cnt should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/graduate project/code/sw_ir_interface/sw_ir_interface.v(157): cache should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/graduate project/code/sw_ir_interface/sw_ir_interface.v(157): temp_cnt should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/graduate project/code/sw_ir_interface/sw_ir_interface.v(92): net cache does not have a driver. VDB-1002
Loading NGL library 'D:/lscc/diamond/3.9_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'D:/lscc/diamond/3.9_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'D:/lscc/diamond/3.9_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'D:/lscc/diamond/3.9_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c4000.nph' in environment: D:/lscc/diamond/3.9_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Top-level module name = Sensor_IR.
WARNING - synthesis: d:/graduate project/code/sw_ir_interface/sw_ir_interface.v(92): ram cache_original_ramnet has no write-port on it. VDB-1038
INFO - synthesis: Extracted state machine for register 'rst_group' with one-hot encoding
State machine has 3 reachable states with original encodings of:

 001 

 010 

 100 

original encoding -> new encoding (one-hot encoding)

 001 -> 001

 010 -> 010

 100 -> 100




GSR instance connected to net rst_c.
Applying 1.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in Sensor_IR_drc.log.
Loading NGL library 'D:/lscc/diamond/3.9_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'D:/lscc/diamond/3.9_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'D:/lscc/diamond/3.9_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'D:/lscc/diamond/3.9_x64/ispfpga/or5g00/data/orc5glib.ngl'...
All blocks are expanded and NGD expansion is successful.
Writing NGD file SW_IR_Interface_impl_SW_IR_Interface.ngd.

################### Begin Area Report (Sensor_IR)######################
Number of register bits => 112 of 4635 (2 % )
CCU2D => 76
FD1P3AX => 1
FD1P3AY => 1
FD1P3IX => 18
FD1P3JX => 1
FD1S3AX => 4
FD1S3AY => 3
FD1S3IX => 84
GSR => 1
IB => 3
LUT4 => 307
OB => 38
PFUMX => 47
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : clk_c, loads : 108
  Net : debounce_uut/low_sw_0_derived_4, loads : 4
Clock Enable Nets
Number of Clock Enables: 4
Top 4 highest fanout Clock Enables:
  Net : clk_c_enable_20, loads : 16
  Net : rst_c, loads : 4
  Net : clk_c_enable_9, loads : 3
  Net : debounce_uut/clk_c_enable_10, loads : 1
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : line_7_N_228_1, loads : 96
  Net : line_7_N_236_0, loads : 90
  Net : line_7_N_212_2, loads : 79
  Net : temp_cnt_3, loads : 52
  Net : clk1Hz_uut/cnt_31__N_361, loads : 35
  Net : clk10KHz_uut/cnt_31__N_430, loads : 34
  Net : row_c_8, loads : 25
  Net : row_c_9, loads : 22
  Net : row_c_12, loads : 21
  Net : row_c_6, loads : 21
################### End Clock Report ##################

<A name="lse_trs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets clk_c]                   |    1.000 MHz|   94.805 MHz|    18  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets low_sw[0]_derived_4]     |    1.000 MHz|  285.714 MHz|     2  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 71.078  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 3.307  secs
--------------------------------------------------------------



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
