
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M
Install: C:\Microchip\Libero_SoC_v2024.1\SynplifyPro
OS: Windows 10 or later
Hostname: DESKTOP-9J7KET5

Implementation : synthesis

# Written on Mon Aug 26 11:18:21 2024

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "D:\libero_tests\I2C_1\designer\IIC_MSS\synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                     Requested     Requested     Clock        Clock          Clock
Level     Clock                     Frequency     Period        Type         Group          Load 
-------------------------------------------------------------------------------------------------
0 -       IIC_MSS|MCCC_CLK_BASE     100.0 MHz     10.000        inferred     (multiple)     1    
=================================================================================================


Clock Load Summary
******************

                          Clock     Source                  Clock Pin                   Non-clock Pin     Non-clock Pin
Clock                     Load      Pin                     Seq Example                 Seq Example       Comb Example 
-----------------------------------------------------------------------------------------------------------------------
IIC_MSS|MCCC_CLK_BASE     1         MCCC_CLK_BASE(port)     MSS_ADLIB_INST.CLK_BASE     -                 -            
=======================================================================================================================
