#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Nov 15 21:07:45 2024
# Process ID: 31980
# Current directory: D:/DigitalLogic/EGO1/example_6_11_EGO1/example_6_11_EGO1.runs/synth_1
# Command line: vivado.exe -log example_6_11_EGO1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source example_6_11_EGO1.tcl
# Log file: D:/DigitalLogic/EGO1/example_6_11_EGO1/example_6_11_EGO1.runs/synth_1/example_6_11_EGO1.vds
# Journal file: D:/DigitalLogic/EGO1/example_6_11_EGO1/example_6_11_EGO1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source example_6_11_EGO1.tcl -notrace
Command: synth_design -top example_6_11_EGO1 -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24880 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 574.402 ; gain = 243.203
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'example_6_11_EGO1' [D:/DigitalLogic/EGO1/example_6_11_EGO1/example_6_11_EGO1.srcs/sources_1/new/example_6_11_EGO1.v:88]
INFO: [Synth 8-6157] synthesizing module 'example_6_11' [D:/DigitalLogic/EGO1/example_6_11_EGO1/example_6_11_EGO1.srcs/sources_1/new/example_6_11_EGO1.v:70]
INFO: [Synth 8-6157] synthesizing module 'no_gate' [D:/DigitalLogic/EGO1/example_6_11_EGO1/example_6_11_EGO1.srcs/sources_1/new/example_6_11_EGO1.v:15]
INFO: [Synth 8-6155] done synthesizing module 'no_gate' (1#1) [D:/DigitalLogic/EGO1/example_6_11_EGO1/example_6_11_EGO1.srcs/sources_1/new/example_6_11_EGO1.v:15]
INFO: [Synth 8-6157] synthesizing module 'nand_gate' [D:/DigitalLogic/EGO1/example_6_11_EGO1/example_6_11_EGO1.srcs/sources_1/new/example_6_11_EGO1.v:40]
INFO: [Synth 8-6155] done synthesizing module 'nand_gate' (2#1) [D:/DigitalLogic/EGO1/example_6_11_EGO1/example_6_11_EGO1.srcs/sources_1/new/example_6_11_EGO1.v:40]
INFO: [Synth 8-6157] synthesizing module 'nand_gate1' [D:/DigitalLogic/EGO1/example_6_11_EGO1/example_6_11_EGO1.srcs/sources_1/new/example_6_11_EGO1.v:27]
INFO: [Synth 8-6155] done synthesizing module 'nand_gate1' (3#1) [D:/DigitalLogic/EGO1/example_6_11_EGO1/example_6_11_EGO1.srcs/sources_1/new/example_6_11_EGO1.v:27]
INFO: [Synth 8-6157] synthesizing module 'd_gate' [D:/DigitalLogic/EGO1/example_6_11_EGO1/example_6_11_EGO1.srcs/sources_1/new/example_6_11_EGO1.v:54]
INFO: [Synth 8-6155] done synthesizing module 'd_gate' (4#1) [D:/DigitalLogic/EGO1/example_6_11_EGO1/example_6_11_EGO1.srcs/sources_1/new/example_6_11_EGO1.v:54]
INFO: [Synth 8-6155] done synthesizing module 'example_6_11' (5#1) [D:/DigitalLogic/EGO1/example_6_11_EGO1/example_6_11_EGO1.srcs/sources_1/new/example_6_11_EGO1.v:70]
INFO: [Synth 8-6155] done synthesizing module 'example_6_11_EGO1' (6#1) [D:/DigitalLogic/EGO1/example_6_11_EGO1/example_6_11_EGO1.srcs/sources_1/new/example_6_11_EGO1.v:88]
WARNING: [Synth 8-3331] design example_6_11_EGO1 has unconnected port led_pin[15]
WARNING: [Synth 8-3331] design example_6_11_EGO1 has unconnected port led_pin[14]
WARNING: [Synth 8-3331] design example_6_11_EGO1 has unconnected port led_pin[13]
WARNING: [Synth 8-3331] design example_6_11_EGO1 has unconnected port led_pin[12]
WARNING: [Synth 8-3331] design example_6_11_EGO1 has unconnected port led_pin[11]
WARNING: [Synth 8-3331] design example_6_11_EGO1 has unconnected port led_pin[10]
WARNING: [Synth 8-3331] design example_6_11_EGO1 has unconnected port led_pin[9]
WARNING: [Synth 8-3331] design example_6_11_EGO1 has unconnected port led_pin[8]
WARNING: [Synth 8-3331] design example_6_11_EGO1 has unconnected port led_pin[6]
WARNING: [Synth 8-3331] design example_6_11_EGO1 has unconnected port led_pin[5]
WARNING: [Synth 8-3331] design example_6_11_EGO1 has unconnected port led_pin[4]
WARNING: [Synth 8-3331] design example_6_11_EGO1 has unconnected port led_pin[3]
WARNING: [Synth 8-3331] design example_6_11_EGO1 has unconnected port led_pin[2]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 647.332 ; gain = 316.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 647.332 ; gain = 316.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 647.332 ; gain = 316.133
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 647.332 ; gain = 316.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module d_gate 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design example_6_11_EGO1 has unconnected port led_pin[15]
WARNING: [Synth 8-3331] design example_6_11_EGO1 has unconnected port led_pin[14]
WARNING: [Synth 8-3331] design example_6_11_EGO1 has unconnected port led_pin[13]
WARNING: [Synth 8-3331] design example_6_11_EGO1 has unconnected port led_pin[12]
WARNING: [Synth 8-3331] design example_6_11_EGO1 has unconnected port led_pin[11]
WARNING: [Synth 8-3331] design example_6_11_EGO1 has unconnected port led_pin[10]
WARNING: [Synth 8-3331] design example_6_11_EGO1 has unconnected port led_pin[9]
WARNING: [Synth 8-3331] design example_6_11_EGO1 has unconnected port led_pin[8]
WARNING: [Synth 8-3331] design example_6_11_EGO1 has unconnected port led_pin[6]
WARNING: [Synth 8-3331] design example_6_11_EGO1 has unconnected port led_pin[5]
WARNING: [Synth 8-3331] design example_6_11_EGO1 has unconnected port led_pin[4]
WARNING: [Synth 8-3331] design example_6_11_EGO1 has unconnected port led_pin[3]
WARNING: [Synth 8-3331] design example_6_11_EGO1 has unconnected port led_pin[2]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 786.027 ; gain = 454.828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 793.969 ; gain = 462.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 793.969 ; gain = 462.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 794.961 ; gain = 463.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 794.961 ; gain = 463.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 794.961 ; gain = 463.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 794.961 ; gain = 463.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 794.961 ; gain = 463.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 794.961 ; gain = 463.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |OBUF  |     3|
|2     |OBUFT |    13|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    16|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 794.961 ; gain = 463.762
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 26 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 794.961 ; gain = 463.762
Synthesis Optimization Complete : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 794.961 ; gain = 463.762
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 808.113 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 912.195 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 26 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 912.195 ; gain = 605.441
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 912.195 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/DigitalLogic/EGO1/example_6_11_EGO1/example_6_11_EGO1.runs/synth_1/example_6_11_EGO1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file example_6_11_EGO1_utilization_synth.rpt -pb example_6_11_EGO1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov 15 21:07:58 2024...
