
DEM_LOW_POWER.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002138  080000b8  080000b8  000010b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  080021f0  080021f0  000031f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002230  08002230  0000400c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08002230  08002230  0000400c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08002230  08002230  0000400c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002230  08002230  00003230  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002234  08002234  00003234  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08002238  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000050  2000000c  08002244  0000400c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000005c  08002244  0000405c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000400c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006cbc  00000000  00000000  00004034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a8a  00000000  00000000  0000acf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007b0  00000000  00000000  0000c780  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000005b4  00000000  00000000  0000cf30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001471d  00000000  00000000  0000d4e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000096c7  00000000  00000000  00021c01  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007fd2d  00000000  00000000  0002b2c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000aaff5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000019b4  00000000  00000000  000ab038  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000054  00000000  00000000  000ac9ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	@ (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	@ (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	@ (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	2000000c 	.word	0x2000000c
 80000d8:	00000000 	.word	0x00000000
 80000dc:	080021d8 	.word	0x080021d8

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	@ (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	@ (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	@ (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			@ (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	20000010 	.word	0x20000010
 80000fc:	080021d8 	.word	0x080021d8

08000100 <__udivsi3>:
 8000100:	2200      	movs	r2, #0
 8000102:	0843      	lsrs	r3, r0, #1
 8000104:	428b      	cmp	r3, r1
 8000106:	d374      	bcc.n	80001f2 <__udivsi3+0xf2>
 8000108:	0903      	lsrs	r3, r0, #4
 800010a:	428b      	cmp	r3, r1
 800010c:	d35f      	bcc.n	80001ce <__udivsi3+0xce>
 800010e:	0a03      	lsrs	r3, r0, #8
 8000110:	428b      	cmp	r3, r1
 8000112:	d344      	bcc.n	800019e <__udivsi3+0x9e>
 8000114:	0b03      	lsrs	r3, r0, #12
 8000116:	428b      	cmp	r3, r1
 8000118:	d328      	bcc.n	800016c <__udivsi3+0x6c>
 800011a:	0c03      	lsrs	r3, r0, #16
 800011c:	428b      	cmp	r3, r1
 800011e:	d30d      	bcc.n	800013c <__udivsi3+0x3c>
 8000120:	22ff      	movs	r2, #255	@ 0xff
 8000122:	0209      	lsls	r1, r1, #8
 8000124:	ba12      	rev	r2, r2
 8000126:	0c03      	lsrs	r3, r0, #16
 8000128:	428b      	cmp	r3, r1
 800012a:	d302      	bcc.n	8000132 <__udivsi3+0x32>
 800012c:	1212      	asrs	r2, r2, #8
 800012e:	0209      	lsls	r1, r1, #8
 8000130:	d065      	beq.n	80001fe <__udivsi3+0xfe>
 8000132:	0b03      	lsrs	r3, r0, #12
 8000134:	428b      	cmp	r3, r1
 8000136:	d319      	bcc.n	800016c <__udivsi3+0x6c>
 8000138:	e000      	b.n	800013c <__udivsi3+0x3c>
 800013a:	0a09      	lsrs	r1, r1, #8
 800013c:	0bc3      	lsrs	r3, r0, #15
 800013e:	428b      	cmp	r3, r1
 8000140:	d301      	bcc.n	8000146 <__udivsi3+0x46>
 8000142:	03cb      	lsls	r3, r1, #15
 8000144:	1ac0      	subs	r0, r0, r3
 8000146:	4152      	adcs	r2, r2
 8000148:	0b83      	lsrs	r3, r0, #14
 800014a:	428b      	cmp	r3, r1
 800014c:	d301      	bcc.n	8000152 <__udivsi3+0x52>
 800014e:	038b      	lsls	r3, r1, #14
 8000150:	1ac0      	subs	r0, r0, r3
 8000152:	4152      	adcs	r2, r2
 8000154:	0b43      	lsrs	r3, r0, #13
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x5e>
 800015a:	034b      	lsls	r3, r1, #13
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b03      	lsrs	r3, r0, #12
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x6a>
 8000166:	030b      	lsls	r3, r1, #12
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0ac3      	lsrs	r3, r0, #11
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x76>
 8000172:	02cb      	lsls	r3, r1, #11
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0a83      	lsrs	r3, r0, #10
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x82>
 800017e:	028b      	lsls	r3, r1, #10
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0a43      	lsrs	r3, r0, #9
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x8e>
 800018a:	024b      	lsls	r3, r1, #9
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a03      	lsrs	r3, r0, #8
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x9a>
 8000196:	020b      	lsls	r3, r1, #8
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	d2cd      	bcs.n	800013a <__udivsi3+0x3a>
 800019e:	09c3      	lsrs	r3, r0, #7
 80001a0:	428b      	cmp	r3, r1
 80001a2:	d301      	bcc.n	80001a8 <__udivsi3+0xa8>
 80001a4:	01cb      	lsls	r3, r1, #7
 80001a6:	1ac0      	subs	r0, r0, r3
 80001a8:	4152      	adcs	r2, r2
 80001aa:	0983      	lsrs	r3, r0, #6
 80001ac:	428b      	cmp	r3, r1
 80001ae:	d301      	bcc.n	80001b4 <__udivsi3+0xb4>
 80001b0:	018b      	lsls	r3, r1, #6
 80001b2:	1ac0      	subs	r0, r0, r3
 80001b4:	4152      	adcs	r2, r2
 80001b6:	0943      	lsrs	r3, r0, #5
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xc0>
 80001bc:	014b      	lsls	r3, r1, #5
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0903      	lsrs	r3, r0, #4
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xcc>
 80001c8:	010b      	lsls	r3, r1, #4
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	08c3      	lsrs	r3, r0, #3
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xd8>
 80001d4:	00cb      	lsls	r3, r1, #3
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0883      	lsrs	r3, r0, #2
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xe4>
 80001e0:	008b      	lsls	r3, r1, #2
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0843      	lsrs	r3, r0, #1
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xf0>
 80001ec:	004b      	lsls	r3, r1, #1
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	1a41      	subs	r1, r0, r1
 80001f4:	d200      	bcs.n	80001f8 <__udivsi3+0xf8>
 80001f6:	4601      	mov	r1, r0
 80001f8:	4152      	adcs	r2, r2
 80001fa:	4610      	mov	r0, r2
 80001fc:	4770      	bx	lr
 80001fe:	e7ff      	b.n	8000200 <__udivsi3+0x100>
 8000200:	b501      	push	{r0, lr}
 8000202:	2000      	movs	r0, #0
 8000204:	f000 f806 	bl	8000214 <__aeabi_idiv0>
 8000208:	bd02      	pop	{r1, pc}
 800020a:	46c0      	nop			@ (mov r8, r8)

0800020c <__aeabi_uidivmod>:
 800020c:	2900      	cmp	r1, #0
 800020e:	d0f7      	beq.n	8000200 <__udivsi3+0x100>
 8000210:	e776      	b.n	8000100 <__udivsi3>
 8000212:	4770      	bx	lr

08000214 <__aeabi_idiv0>:
 8000214:	4770      	bx	lr
 8000216:	46c0      	nop			@ (mov r8, r8)

08000218 <HAL_RTCEx_WakeUpTimerEventCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc)
{
 8000218:	b580      	push	{r7, lr}
 800021a:	b082      	sub	sp, #8
 800021c:	af00      	add	r7, sp, #0
 800021e:	6078      	str	r0, [r7, #4]
    wakeup_flag = 1; // Set the flag when RTC wakes up MCU
 8000220:	4b03      	ldr	r3, [pc, #12]	@ (8000230 <HAL_RTCEx_WakeUpTimerEventCallback+0x18>)
 8000222:	2201      	movs	r2, #1
 8000224:	701a      	strb	r2, [r3, #0]
}
 8000226:	46c0      	nop			@ (mov r8, r8)
 8000228:	46bd      	mov	sp, r7
 800022a:	b002      	add	sp, #8
 800022c:	bd80      	pop	{r7, pc}
 800022e:	46c0      	nop			@ (mov r8, r8)
 8000230:	20000028 	.word	0x20000028

08000234 <Set_RTC_Wakeup>:
void Set_RTC_Wakeup(uint32_t counter)
{
 8000234:	b580      	push	{r7, lr}
 8000236:	b082      	sub	sp, #8
 8000238:	af00      	add	r7, sp, #0
 800023a:	6078      	str	r0, [r7, #4]
    if(HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, counter, RTC_WAKEUPCLOCK_RTCCLK_DIV16) != HAL_OK)
 800023c:	6879      	ldr	r1, [r7, #4]
 800023e:	4b06      	ldr	r3, [pc, #24]	@ (8000258 <Set_RTC_Wakeup+0x24>)
 8000240:	2200      	movs	r2, #0
 8000242:	0018      	movs	r0, r3
 8000244:	f001 fe82 	bl	8001f4c <HAL_RTCEx_SetWakeUpTimer_IT>
 8000248:	1e03      	subs	r3, r0, #0
 800024a:	d001      	beq.n	8000250 <Set_RTC_Wakeup+0x1c>
    {
        Error_Handler();
 800024c:	f000 fa40 	bl	80006d0 <Error_Handler>
    }
}
 8000250:	46c0      	nop			@ (mov r8, r8)
 8000252:	46bd      	mov	sp, r7
 8000254:	b002      	add	sp, #8
 8000256:	bd80      	pop	{r7, pc}
 8000258:	2000002c 	.word	0x2000002c

0800025c <Handle_Standby_Wakeup>:
 * @brief  Check if MCU woke up from Standby and handle post-wakeup actions
 * @note   Clears the Standby flag, disables wakeup pin, deactivates RTC wakeup,
 *         and toggles the green LED for 2 seconds as a visual indication.
 */
void Handle_Standby_Wakeup(void)
{
 800025c:	b580      	push	{r7, lr}
 800025e:	b082      	sub	sp, #8
 8000260:	af00      	add	r7, sp, #0
    // Check if MCU woke up from STANDBY
    if(__HAL_PWR_GET_FLAG(PWR_FLAG_SB) != RESET)
 8000262:	4b1e      	ldr	r3, [pc, #120]	@ (80002dc <Handle_Standby_Wakeup+0x80>)
 8000264:	691a      	ldr	r2, [r3, #16]
 8000266:	2380      	movs	r3, #128	@ 0x80
 8000268:	005b      	lsls	r3, r3, #1
 800026a:	401a      	ands	r2, r3
 800026c:	2380      	movs	r3, #128	@ 0x80
 800026e:	005b      	lsls	r3, r3, #1
 8000270:	429a      	cmp	r2, r3
 8000272:	d11a      	bne.n	80002aa <Handle_Standby_Wakeup+0x4e>
    {
        // Clear the Standby flag to prevent immediate re-entry
        __HAL_PWR_CLEAR_FLAG(PWR_FLAG_SB);
 8000274:	4b19      	ldr	r3, [pc, #100]	@ (80002dc <Handle_Standby_Wakeup+0x80>)
 8000276:	4a1a      	ldr	r2, [pc, #104]	@ (80002e0 <Handle_Standby_Wakeup+0x84>)
 8000278:	619a      	str	r2, [r3, #24]


        // Green LED toggle to indicate wakeup from Standby
        for(int i = 0; i < 20; i++)
 800027a:	2300      	movs	r3, #0
 800027c:	607b      	str	r3, [r7, #4]
 800027e:	e00a      	b.n	8000296 <Handle_Standby_Wakeup+0x3a>
        {
            HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_2);
 8000280:	4b18      	ldr	r3, [pc, #96]	@ (80002e4 <Handle_Standby_Wakeup+0x88>)
 8000282:	2104      	movs	r1, #4
 8000284:	0018      	movs	r0, r3
 8000286:	f000 fe2b 	bl	8000ee0 <HAL_GPIO_TogglePin>
            HAL_Delay(100); // 100ms Ã— 20 = 2s
 800028a:	2064      	movs	r0, #100	@ 0x64
 800028c:	f000 fb6c 	bl	8000968 <HAL_Delay>
        for(int i = 0; i < 20; i++)
 8000290:	687b      	ldr	r3, [r7, #4]
 8000292:	3301      	adds	r3, #1
 8000294:	607b      	str	r3, [r7, #4]
 8000296:	687b      	ldr	r3, [r7, #4]
 8000298:	2b13      	cmp	r3, #19
 800029a:	ddf1      	ble.n	8000280 <Handle_Standby_Wakeup+0x24>
        }

        // Ensure LED is off after toggling
        HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);
 800029c:	4b11      	ldr	r3, [pc, #68]	@ (80002e4 <Handle_Standby_Wakeup+0x88>)
 800029e:	2200      	movs	r2, #0
 80002a0:	2104      	movs	r1, #4
 80002a2:	0018      	movs	r0, r3
 80002a4:	f000 fdff 	bl	8000ea6 <HAL_GPIO_WritePin>

    	/* Small delay to allow LSI/LSE stabilization (if using LSE/LSI) */
    	HAL_Delay(50);

    }
}
 80002a8:	e014      	b.n	80002d4 <Handle_Standby_Wakeup+0x78>
    	__HAL_PWR_CLEAR_FLAG(PWR_FLAG_WUF);
 80002aa:	4b0c      	ldr	r3, [pc, #48]	@ (80002dc <Handle_Standby_Wakeup+0x80>)
 80002ac:	4a0e      	ldr	r2, [pc, #56]	@ (80002e8 <Handle_Standby_Wakeup+0x8c>)
 80002ae:	619a      	str	r2, [r3, #24]
    	__HAL_PWR_CLEAR_FLAG(PWR_FLAG_SB);
 80002b0:	4b0a      	ldr	r3, [pc, #40]	@ (80002dc <Handle_Standby_Wakeup+0x80>)
 80002b2:	4a0b      	ldr	r2, [pc, #44]	@ (80002e0 <Handle_Standby_Wakeup+0x84>)
 80002b4:	619a      	str	r2, [r3, #24]
    	__HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);
 80002b6:	4b0d      	ldr	r3, [pc, #52]	@ (80002ec <Handle_Standby_Wakeup+0x90>)
 80002b8:	681b      	ldr	r3, [r3, #0]
 80002ba:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80002bc:	4b0b      	ldr	r3, [pc, #44]	@ (80002ec <Handle_Standby_Wakeup+0x90>)
 80002be:	681b      	ldr	r3, [r3, #0]
 80002c0:	2104      	movs	r1, #4
 80002c2:	430a      	orrs	r2, r1
 80002c4:	65da      	str	r2, [r3, #92]	@ 0x5c
    	HAL_RTCEx_DeactivateWakeUpTimer(&hrtc);
 80002c6:	4b09      	ldr	r3, [pc, #36]	@ (80002ec <Handle_Standby_Wakeup+0x90>)
 80002c8:	0018      	movs	r0, r3
 80002ca:	f001 fed9 	bl	8002080 <HAL_RTCEx_DeactivateWakeUpTimer>
    	HAL_Delay(50);
 80002ce:	2032      	movs	r0, #50	@ 0x32
 80002d0:	f000 fb4a 	bl	8000968 <HAL_Delay>
}
 80002d4:	46c0      	nop			@ (mov r8, r8)
 80002d6:	46bd      	mov	sp, r7
 80002d8:	b002      	add	sp, #8
 80002da:	bd80      	pop	{r7, pc}
 80002dc:	40007000 	.word	0x40007000
 80002e0:	00010100 	.word	0x00010100
 80002e4:	50000c00 	.word	0x50000c00
 80002e8:	0001002b 	.word	0x0001002b
 80002ec:	2000002c 	.word	0x2000002c

080002f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80002f0:	b580      	push	{r7, lr}
 80002f2:	b084      	sub	sp, #16
 80002f4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80002f6:	f000 fab1 	bl	800085c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002fa:	f000 f8c7 	bl	800048c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002fe:	f000 f95b 	bl	80005b8 <MX_GPIO_Init>
  MX_RTC_Init();
 8000302:	f000 f921 	bl	8000548 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  // Check if MCU woke up from STANDBY
  Handle_Standby_Wakeup();
 8000306:	f7ff ffa9 	bl	800025c <Handle_Standby_Wakeup>
  // ---------- RUN MODE ----------
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET); // PA15 ON
 800030a:	2380      	movs	r3, #128	@ 0x80
 800030c:	0219      	lsls	r1, r3, #8
 800030e:	23a0      	movs	r3, #160	@ 0xa0
 8000310:	05db      	lsls	r3, r3, #23
 8000312:	2201      	movs	r2, #1
 8000314:	0018      	movs	r0, r3
 8000316:	f000 fdc6 	bl	8000ea6 <HAL_GPIO_WritePin>

    /* USER CODE BEGIN 3 */
	   // --------------------------
	    // Wait for button press to start Sleep
	    // --------------------------
	    if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_11) == GPIO_PIN_RESET)
 800031a:	2380      	movs	r3, #128	@ 0x80
 800031c:	011b      	lsls	r3, r3, #4
 800031e:	4a53      	ldr	r2, [pc, #332]	@ (800046c <main+0x17c>)
 8000320:	0019      	movs	r1, r3
 8000322:	0010      	movs	r0, r2
 8000324:	f000 fda2 	bl	8000e6c <HAL_GPIO_ReadPin>
 8000328:	1e03      	subs	r3, r0, #0
 800032a:	d1f6      	bne.n	800031a <main+0x2a>
	    {
	        HAL_Delay(50); // simple debounce
 800032c:	2032      	movs	r0, #50	@ 0x32
 800032e:	f000 fb1b 	bl	8000968 <HAL_Delay>
	        if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_11) == GPIO_PIN_RESET)
 8000332:	2380      	movs	r3, #128	@ 0x80
 8000334:	011b      	lsls	r3, r3, #4
 8000336:	4a4d      	ldr	r2, [pc, #308]	@ (800046c <main+0x17c>)
 8000338:	0019      	movs	r1, r3
 800033a:	0010      	movs	r0, r2
 800033c:	f000 fd96 	bl	8000e6c <HAL_GPIO_ReadPin>
 8000340:	1e03      	subs	r3, r0, #0
 8000342:	d1ea      	bne.n	800031a <main+0x2a>
	        {
	            // ---------- SLEEP PRE-Toggle ----------
	            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 8000344:	2380      	movs	r3, #128	@ 0x80
 8000346:	0219      	lsls	r1, r3, #8
 8000348:	23a0      	movs	r3, #160	@ 0xa0
 800034a:	05db      	lsls	r3, r3, #23
 800034c:	2200      	movs	r2, #0
 800034e:	0018      	movs	r0, r3
 8000350:	f000 fda9 	bl	8000ea6 <HAL_GPIO_WritePin>
	            HAL_Delay(500);
 8000354:	23fa      	movs	r3, #250	@ 0xfa
 8000356:	005b      	lsls	r3, r3, #1
 8000358:	0018      	movs	r0, r3
 800035a:	f000 fb05 	bl	8000968 <HAL_Delay>

	            for(int i=0;i<20;i++) // 2s toggle PA15
 800035e:	2300      	movs	r3, #0
 8000360:	60fb      	str	r3, [r7, #12]
 8000362:	e00d      	b.n	8000380 <main+0x90>
	            {
	                HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_15);
 8000364:	2380      	movs	r3, #128	@ 0x80
 8000366:	021a      	lsls	r2, r3, #8
 8000368:	23a0      	movs	r3, #160	@ 0xa0
 800036a:	05db      	lsls	r3, r3, #23
 800036c:	0011      	movs	r1, r2
 800036e:	0018      	movs	r0, r3
 8000370:	f000 fdb6 	bl	8000ee0 <HAL_GPIO_TogglePin>
	                HAL_Delay(100);
 8000374:	2064      	movs	r0, #100	@ 0x64
 8000376:	f000 faf7 	bl	8000968 <HAL_Delay>
	            for(int i=0;i<20;i++) // 2s toggle PA15
 800037a:	68fb      	ldr	r3, [r7, #12]
 800037c:	3301      	adds	r3, #1
 800037e:	60fb      	str	r3, [r7, #12]
 8000380:	68fb      	ldr	r3, [r7, #12]
 8000382:	2b13      	cmp	r3, #19
 8000384:	ddee      	ble.n	8000364 <main+0x74>
	            }
	            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 8000386:	2380      	movs	r3, #128	@ 0x80
 8000388:	0219      	lsls	r1, r3, #8
 800038a:	23a0      	movs	r3, #160	@ 0xa0
 800038c:	05db      	lsls	r3, r3, #23
 800038e:	2200      	movs	r2, #0
 8000390:	0018      	movs	r0, r3
 8000392:	f000 fd88 	bl	8000ea6 <HAL_GPIO_WritePin>

	            // ---------- SLEEP MODE ----------
	            wakeup_flag = 0;
 8000396:	4b36      	ldr	r3, [pc, #216]	@ (8000470 <main+0x180>)
 8000398:	2200      	movs	r2, #0
 800039a:	701a      	strb	r2, [r3, #0]
	             Calculation:
	             WakeUp Time Base = 16 / 32kHz = 0.0005 sec
	             WakeUpCounter = Sleep Time / Time Base
	             WakeUpCounter = 2s / 0.0005s = 4000 = 0x0FA0
	            */
	            Set_RTC_Wakeup(0x0FA0); // 2s
 800039c:	23fa      	movs	r3, #250	@ 0xfa
 800039e:	011b      	lsls	r3, r3, #4
 80003a0:	0018      	movs	r0, r3
 80003a2:	f7ff ff47 	bl	8000234 <Set_RTC_Wakeup>

	            HAL_SuspendTick();
 80003a6:	f000 fb03 	bl	80009b0 <HAL_SuspendTick>
	            HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 80003aa:	2101      	movs	r1, #1
 80003ac:	2000      	movs	r0, #0
 80003ae:	f000 fdb3 	bl	8000f18 <HAL_PWR_EnterSLEEPMode>
	            HAL_ResumeTick();
 80003b2:	f000 fb0b 	bl	80009cc <HAL_ResumeTick>

	            // ---------- STOP PRE-Toggle ----------
	            for(int i=0;i<20;i++) // 2s toggle PD0
 80003b6:	2300      	movs	r3, #0
 80003b8:	60bb      	str	r3, [r7, #8]
 80003ba:	e00a      	b.n	80003d2 <main+0xe2>
	            {
	                HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_0);
 80003bc:	4b2d      	ldr	r3, [pc, #180]	@ (8000474 <main+0x184>)
 80003be:	2101      	movs	r1, #1
 80003c0:	0018      	movs	r0, r3
 80003c2:	f000 fd8d 	bl	8000ee0 <HAL_GPIO_TogglePin>
	                HAL_Delay(100);
 80003c6:	2064      	movs	r0, #100	@ 0x64
 80003c8:	f000 face 	bl	8000968 <HAL_Delay>
	            for(int i=0;i<20;i++) // 2s toggle PD0
 80003cc:	68bb      	ldr	r3, [r7, #8]
 80003ce:	3301      	adds	r3, #1
 80003d0:	60bb      	str	r3, [r7, #8]
 80003d2:	68bb      	ldr	r3, [r7, #8]
 80003d4:	2b13      	cmp	r3, #19
 80003d6:	ddf1      	ble.n	80003bc <main+0xcc>
	            }
	            HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0, GPIO_PIN_RESET);
 80003d8:	4b26      	ldr	r3, [pc, #152]	@ (8000474 <main+0x184>)
 80003da:	2200      	movs	r2, #0
 80003dc:	2101      	movs	r1, #1
 80003de:	0018      	movs	r0, r3
 80003e0:	f000 fd61 	bl	8000ea6 <HAL_GPIO_WritePin>

	            // ---------- STOP MODE ----------
	            wakeup_flag = 0;
 80003e4:	4b22      	ldr	r3, [pc, #136]	@ (8000470 <main+0x180>)
 80003e6:	2200      	movs	r2, #0
 80003e8:	701a      	strb	r2, [r3, #0]
	             Enable RTC Wakeup Timer for Stop Mode
	             - Desired Stop duration: 5 seconds
	             - WakeUp Time Base = 16 / 32kHz = 0.0005 sec
	             - WakeUpCounter = 5 / 0.0005 = 10000 = 0x2710
	            */
	            Set_RTC_Wakeup(0x2710);             // Set RTC wakeup timer for 5s
 80003ea:	4b23      	ldr	r3, [pc, #140]	@ (8000478 <main+0x188>)
 80003ec:	0018      	movs	r0, r3
 80003ee:	f7ff ff21 	bl	8000234 <Set_RTC_Wakeup>

	            HAL_SuspendTick();                   // Stop SysTick to prevent unwanted wakeups
 80003f2:	f000 fadd 	bl	80009b0 <HAL_SuspendTick>

	            HAL_PWR_EnterSTOPMode(PWR_LOWPOWERREGULATOR_ON, PWR_STOPENTRY_WFI); // Enter STOP mode (wait for interrupt)
 80003f6:	2380      	movs	r3, #128	@ 0x80
 80003f8:	01db      	lsls	r3, r3, #7
 80003fa:	2101      	movs	r1, #1
 80003fc:	0018      	movs	r0, r3
 80003fe:	f000 fdc1 	bl	8000f84 <HAL_PWR_EnterSTOPMode>

	            SystemClock_Config();                // Reconfigure system clock (STOP mode may change it)
 8000402:	f000 f843 	bl	800048c <SystemClock_Config>

	            HAL_ResumeTick();                    // Resume SysTick after waking up
 8000406:	f000 fae1 	bl	80009cc <HAL_ResumeTick>

	            HAL_RTCEx_DeactivateWakeUpTimer(&hrtc); // Stop the RTC wakeup timer
 800040a:	4b1c      	ldr	r3, [pc, #112]	@ (800047c <main+0x18c>)
 800040c:	0018      	movs	r0, r3
 800040e:	f001 fe37 	bl	8002080 <HAL_RTCEx_DeactivateWakeUpTimer>


	            // ---------- STANDBY PRE-Toggle ----------
	            for(int i=0;i<20;i++) // 2s toggle PD1
 8000412:	2300      	movs	r3, #0
 8000414:	607b      	str	r3, [r7, #4]
 8000416:	e00a      	b.n	800042e <main+0x13e>
	            {
	             HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_1);
 8000418:	4b16      	ldr	r3, [pc, #88]	@ (8000474 <main+0x184>)
 800041a:	2102      	movs	r1, #2
 800041c:	0018      	movs	r0, r3
 800041e:	f000 fd5f 	bl	8000ee0 <HAL_GPIO_TogglePin>
	             HAL_Delay(100);
 8000422:	2064      	movs	r0, #100	@ 0x64
 8000424:	f000 faa0 	bl	8000968 <HAL_Delay>
	            for(int i=0;i<20;i++) // 2s toggle PD1
 8000428:	687b      	ldr	r3, [r7, #4]
 800042a:	3301      	adds	r3, #1
 800042c:	607b      	str	r3, [r7, #4]
 800042e:	687b      	ldr	r3, [r7, #4]
 8000430:	2b13      	cmp	r3, #19
 8000432:	ddf1      	ble.n	8000418 <main+0x128>
	            }HAL_GPIO_WritePin(GPIOD, GPIO_PIN_1, GPIO_PIN_RESET);
 8000434:	4b0f      	ldr	r3, [pc, #60]	@ (8000474 <main+0x184>)
 8000436:	2200      	movs	r2, #0
 8000438:	2102      	movs	r1, #2
 800043a:	0018      	movs	r0, r3
 800043c:	f000 fd33 	bl	8000ea6 <HAL_GPIO_WritePin>
	            */

	            // Check if MCU woke up from STANDBY

	            /* clear leftover flags just before entering Standby */
	            __HAL_PWR_CLEAR_FLAG(PWR_FLAG_WUF);
 8000440:	4b0f      	ldr	r3, [pc, #60]	@ (8000480 <main+0x190>)
 8000442:	4a10      	ldr	r2, [pc, #64]	@ (8000484 <main+0x194>)
 8000444:	619a      	str	r2, [r3, #24]
	            __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);
 8000446:	4b0d      	ldr	r3, [pc, #52]	@ (800047c <main+0x18c>)
 8000448:	681b      	ldr	r3, [r3, #0]
 800044a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800044c:	4b0b      	ldr	r3, [pc, #44]	@ (800047c <main+0x18c>)
 800044e:	681b      	ldr	r3, [r3, #0]
 8000450:	2104      	movs	r1, #4
 8000452:	430a      	orrs	r2, r1
 8000454:	65da      	str	r2, [r3, #92]	@ 0x5c

	            /* Small settle time for RTC/LSI/LSE to be stable */
	            HAL_Delay(10);
 8000456:	200a      	movs	r0, #10
 8000458:	f000 fa86 	bl	8000968 <HAL_Delay>

	            /* Set RTC wakeup timer and immediately enter Standby (no prints/delays between) */
	            Set_RTC_Wakeup(0x4E20); // 10s
 800045c:	4b0a      	ldr	r3, [pc, #40]	@ (8000488 <main+0x198>)
 800045e:	0018      	movs	r0, r3
 8000460:	f7ff fee8 	bl	8000234 <Set_RTC_Wakeup>
	            HAL_PWR_EnterSTANDBYMode();
 8000464:	f000 fdc6 	bl	8000ff4 <HAL_PWR_EnterSTANDBYMode>
	    if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_11) == GPIO_PIN_RESET)
 8000468:	e757      	b.n	800031a <main+0x2a>
 800046a:	46c0      	nop			@ (mov r8, r8)
 800046c:	50000400 	.word	0x50000400
 8000470:	20000028 	.word	0x20000028
 8000474:	50000c00 	.word	0x50000c00
 8000478:	00002710 	.word	0x00002710
 800047c:	2000002c 	.word	0x2000002c
 8000480:	40007000 	.word	0x40007000
 8000484:	0001002b 	.word	0x0001002b
 8000488:	00004e20 	.word	0x00004e20

0800048c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800048c:	b590      	push	{r4, r7, lr}
 800048e:	b093      	sub	sp, #76	@ 0x4c
 8000490:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000492:	2414      	movs	r4, #20
 8000494:	193b      	adds	r3, r7, r4
 8000496:	0018      	movs	r0, r3
 8000498:	2334      	movs	r3, #52	@ 0x34
 800049a:	001a      	movs	r2, r3
 800049c:	2100      	movs	r1, #0
 800049e:	f001 fe6f 	bl	8002180 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004a2:	1d3b      	adds	r3, r7, #4
 80004a4:	0018      	movs	r0, r3
 80004a6:	2310      	movs	r3, #16
 80004a8:	001a      	movs	r2, r3
 80004aa:	2100      	movs	r1, #0
 80004ac:	f001 fe68 	bl	8002180 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80004b0:	2380      	movs	r3, #128	@ 0x80
 80004b2:	009b      	lsls	r3, r3, #2
 80004b4:	0018      	movs	r0, r3
 80004b6:	f000 fdb7 	bl	8001028 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 80004ba:	193b      	adds	r3, r7, r4
 80004bc:	220a      	movs	r2, #10
 80004be:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80004c0:	193b      	adds	r3, r7, r4
 80004c2:	2280      	movs	r2, #128	@ 0x80
 80004c4:	0052      	lsls	r2, r2, #1
 80004c6:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80004c8:	0021      	movs	r1, r4
 80004ca:	187b      	adds	r3, r7, r1
 80004cc:	2200      	movs	r2, #0
 80004ce:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80004d0:	187b      	adds	r3, r7, r1
 80004d2:	2240      	movs	r2, #64	@ 0x40
 80004d4:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80004d6:	187b      	adds	r3, r7, r1
 80004d8:	2201      	movs	r2, #1
 80004da:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80004dc:	187b      	adds	r3, r7, r1
 80004de:	2202      	movs	r2, #2
 80004e0:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80004e2:	187b      	adds	r3, r7, r1
 80004e4:	2202      	movs	r2, #2
 80004e6:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80004e8:	187b      	adds	r3, r7, r1
 80004ea:	2200      	movs	r2, #0
 80004ec:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 80004ee:	187b      	adds	r3, r7, r1
 80004f0:	2208      	movs	r2, #8
 80004f2:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80004f4:	187b      	adds	r3, r7, r1
 80004f6:	2280      	movs	r2, #128	@ 0x80
 80004f8:	0292      	lsls	r2, r2, #10
 80004fa:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80004fc:	187b      	adds	r3, r7, r1
 80004fe:	2280      	movs	r2, #128	@ 0x80
 8000500:	0592      	lsls	r2, r2, #22
 8000502:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000504:	187b      	adds	r3, r7, r1
 8000506:	0018      	movs	r0, r3
 8000508:	f000 fe12 	bl	8001130 <HAL_RCC_OscConfig>
 800050c:	1e03      	subs	r3, r0, #0
 800050e:	d001      	beq.n	8000514 <SystemClock_Config+0x88>
  {
    Error_Handler();
 8000510:	f000 f8de 	bl	80006d0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000514:	1d3b      	adds	r3, r7, #4
 8000516:	2207      	movs	r2, #7
 8000518:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800051a:	1d3b      	adds	r3, r7, #4
 800051c:	2202      	movs	r2, #2
 800051e:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000520:	1d3b      	adds	r3, r7, #4
 8000522:	2200      	movs	r2, #0
 8000524:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000526:	1d3b      	adds	r3, r7, #4
 8000528:	2200      	movs	r2, #0
 800052a:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800052c:	1d3b      	adds	r3, r7, #4
 800052e:	2102      	movs	r1, #2
 8000530:	0018      	movs	r0, r3
 8000532:	f001 f90d 	bl	8001750 <HAL_RCC_ClockConfig>
 8000536:	1e03      	subs	r3, r0, #0
 8000538:	d001      	beq.n	800053e <SystemClock_Config+0xb2>
  {
    Error_Handler();
 800053a:	f000 f8c9 	bl	80006d0 <Error_Handler>
  }
}
 800053e:	46c0      	nop			@ (mov r8, r8)
 8000540:	46bd      	mov	sp, r7
 8000542:	b013      	add	sp, #76	@ 0x4c
 8000544:	bd90      	pop	{r4, r7, pc}
	...

08000548 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000548:	b580      	push	{r7, lr}
 800054a:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800054c:	4b18      	ldr	r3, [pc, #96]	@ (80005b0 <MX_RTC_Init+0x68>)
 800054e:	4a19      	ldr	r2, [pc, #100]	@ (80005b4 <MX_RTC_Init+0x6c>)
 8000550:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000552:	4b17      	ldr	r3, [pc, #92]	@ (80005b0 <MX_RTC_Init+0x68>)
 8000554:	2200      	movs	r2, #0
 8000556:	609a      	str	r2, [r3, #8]
  hrtc.Init.AsynchPrediv = 127;
 8000558:	4b15      	ldr	r3, [pc, #84]	@ (80005b0 <MX_RTC_Init+0x68>)
 800055a:	227f      	movs	r2, #127	@ 0x7f
 800055c:	60da      	str	r2, [r3, #12]
  hrtc.Init.SynchPrediv = 249;
 800055e:	4b14      	ldr	r3, [pc, #80]	@ (80005b0 <MX_RTC_Init+0x68>)
 8000560:	22f9      	movs	r2, #249	@ 0xf9
 8000562:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000564:	4b12      	ldr	r3, [pc, #72]	@ (80005b0 <MX_RTC_Init+0x68>)
 8000566:	2200      	movs	r2, #0
 8000568:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800056a:	4b11      	ldr	r3, [pc, #68]	@ (80005b0 <MX_RTC_Init+0x68>)
 800056c:	2200      	movs	r2, #0
 800056e:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000570:	4b0f      	ldr	r3, [pc, #60]	@ (80005b0 <MX_RTC_Init+0x68>)
 8000572:	2200      	movs	r2, #0
 8000574:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000576:	4b0e      	ldr	r3, [pc, #56]	@ (80005b0 <MX_RTC_Init+0x68>)
 8000578:	2280      	movs	r2, #128	@ 0x80
 800057a:	05d2      	lsls	r2, r2, #23
 800057c:	621a      	str	r2, [r3, #32]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 800057e:	4b0c      	ldr	r3, [pc, #48]	@ (80005b0 <MX_RTC_Init+0x68>)
 8000580:	2200      	movs	r2, #0
 8000582:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000584:	4b0a      	ldr	r3, [pc, #40]	@ (80005b0 <MX_RTC_Init+0x68>)
 8000586:	0018      	movs	r0, r3
 8000588:	f001 fb92 	bl	8001cb0 <HAL_RTC_Init>
 800058c:	1e03      	subs	r3, r0, #0
 800058e:	d001      	beq.n	8000594 <MX_RTC_Init+0x4c>
  {
    Error_Handler();
 8000590:	f000 f89e 	bl	80006d0 <Error_Handler>
  }

  /** Enable the WakeUp
  */
  if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 0, RTC_WAKEUPCLOCK_RTCCLK_DIV16) != HAL_OK)
 8000594:	4b06      	ldr	r3, [pc, #24]	@ (80005b0 <MX_RTC_Init+0x68>)
 8000596:	2200      	movs	r2, #0
 8000598:	2100      	movs	r1, #0
 800059a:	0018      	movs	r0, r3
 800059c:	f001 fcd6 	bl	8001f4c <HAL_RTCEx_SetWakeUpTimer_IT>
 80005a0:	1e03      	subs	r3, r0, #0
 80005a2:	d001      	beq.n	80005a8 <MX_RTC_Init+0x60>
  {
    Error_Handler();
 80005a4:	f000 f894 	bl	80006d0 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80005a8:	46c0      	nop			@ (mov r8, r8)
 80005aa:	46bd      	mov	sp, r7
 80005ac:	bd80      	pop	{r7, pc}
 80005ae:	46c0      	nop			@ (mov r8, r8)
 80005b0:	2000002c 	.word	0x2000002c
 80005b4:	40002800 	.word	0x40002800

080005b8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80005b8:	b590      	push	{r4, r7, lr}
 80005ba:	b08b      	sub	sp, #44	@ 0x2c
 80005bc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005be:	2414      	movs	r4, #20
 80005c0:	193b      	adds	r3, r7, r4
 80005c2:	0018      	movs	r0, r3
 80005c4:	2314      	movs	r3, #20
 80005c6:	001a      	movs	r2, r3
 80005c8:	2100      	movs	r1, #0
 80005ca:	f001 fdd9 	bl	8002180 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80005ce:	4b3d      	ldr	r3, [pc, #244]	@ (80006c4 <MX_GPIO_Init+0x10c>)
 80005d0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80005d2:	4b3c      	ldr	r3, [pc, #240]	@ (80006c4 <MX_GPIO_Init+0x10c>)
 80005d4:	2120      	movs	r1, #32
 80005d6:	430a      	orrs	r2, r1
 80005d8:	635a      	str	r2, [r3, #52]	@ 0x34
 80005da:	4b3a      	ldr	r3, [pc, #232]	@ (80006c4 <MX_GPIO_Init+0x10c>)
 80005dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80005de:	2220      	movs	r2, #32
 80005e0:	4013      	ands	r3, r2
 80005e2:	613b      	str	r3, [r7, #16]
 80005e4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005e6:	4b37      	ldr	r3, [pc, #220]	@ (80006c4 <MX_GPIO_Init+0x10c>)
 80005e8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80005ea:	4b36      	ldr	r3, [pc, #216]	@ (80006c4 <MX_GPIO_Init+0x10c>)
 80005ec:	2102      	movs	r1, #2
 80005ee:	430a      	orrs	r2, r1
 80005f0:	635a      	str	r2, [r3, #52]	@ 0x34
 80005f2:	4b34      	ldr	r3, [pc, #208]	@ (80006c4 <MX_GPIO_Init+0x10c>)
 80005f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80005f6:	2202      	movs	r2, #2
 80005f8:	4013      	ands	r3, r2
 80005fa:	60fb      	str	r3, [r7, #12]
 80005fc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005fe:	4b31      	ldr	r3, [pc, #196]	@ (80006c4 <MX_GPIO_Init+0x10c>)
 8000600:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000602:	4b30      	ldr	r3, [pc, #192]	@ (80006c4 <MX_GPIO_Init+0x10c>)
 8000604:	2101      	movs	r1, #1
 8000606:	430a      	orrs	r2, r1
 8000608:	635a      	str	r2, [r3, #52]	@ 0x34
 800060a:	4b2e      	ldr	r3, [pc, #184]	@ (80006c4 <MX_GPIO_Init+0x10c>)
 800060c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800060e:	2201      	movs	r2, #1
 8000610:	4013      	ands	r3, r2
 8000612:	60bb      	str	r3, [r7, #8]
 8000614:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000616:	4b2b      	ldr	r3, [pc, #172]	@ (80006c4 <MX_GPIO_Init+0x10c>)
 8000618:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800061a:	4b2a      	ldr	r3, [pc, #168]	@ (80006c4 <MX_GPIO_Init+0x10c>)
 800061c:	2108      	movs	r1, #8
 800061e:	430a      	orrs	r2, r1
 8000620:	635a      	str	r2, [r3, #52]	@ 0x34
 8000622:	4b28      	ldr	r3, [pc, #160]	@ (80006c4 <MX_GPIO_Init+0x10c>)
 8000624:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000626:	2208      	movs	r2, #8
 8000628:	4013      	ands	r3, r2
 800062a:	607b      	str	r3, [r7, #4]
 800062c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RUN_GPIO_Port, RUN_Pin, GPIO_PIN_RESET);
 800062e:	2380      	movs	r3, #128	@ 0x80
 8000630:	0219      	lsls	r1, r3, #8
 8000632:	23a0      	movs	r3, #160	@ 0xa0
 8000634:	05db      	lsls	r3, r3, #23
 8000636:	2200      	movs	r2, #0
 8000638:	0018      	movs	r0, r3
 800063a:	f000 fc34 	bl	8000ea6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, SLEEP_Pin|STOP_Pin|STANDBY_Pin, GPIO_PIN_RESET);
 800063e:	4b22      	ldr	r3, [pc, #136]	@ (80006c8 <MX_GPIO_Init+0x110>)
 8000640:	2200      	movs	r2, #0
 8000642:	2107      	movs	r1, #7
 8000644:	0018      	movs	r0, r3
 8000646:	f000 fc2e 	bl	8000ea6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BUTTON_Pin */
  GPIO_InitStruct.Pin = BUTTON_Pin;
 800064a:	193b      	adds	r3, r7, r4
 800064c:	2280      	movs	r2, #128	@ 0x80
 800064e:	0112      	lsls	r2, r2, #4
 8000650:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000652:	193b      	adds	r3, r7, r4
 8000654:	2200      	movs	r2, #0
 8000656:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000658:	193b      	adds	r3, r7, r4
 800065a:	2200      	movs	r2, #0
 800065c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 800065e:	193b      	adds	r3, r7, r4
 8000660:	4a1a      	ldr	r2, [pc, #104]	@ (80006cc <MX_GPIO_Init+0x114>)
 8000662:	0019      	movs	r1, r3
 8000664:	0010      	movs	r0, r2
 8000666:	f000 fa9d 	bl	8000ba4 <HAL_GPIO_Init>

  /*Configure GPIO pin : RUN_Pin */
  GPIO_InitStruct.Pin = RUN_Pin;
 800066a:	0021      	movs	r1, r4
 800066c:	187b      	adds	r3, r7, r1
 800066e:	2280      	movs	r2, #128	@ 0x80
 8000670:	0212      	lsls	r2, r2, #8
 8000672:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000674:	000c      	movs	r4, r1
 8000676:	193b      	adds	r3, r7, r4
 8000678:	2201      	movs	r2, #1
 800067a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800067c:	193b      	adds	r3, r7, r4
 800067e:	2200      	movs	r2, #0
 8000680:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000682:	193b      	adds	r3, r7, r4
 8000684:	2200      	movs	r2, #0
 8000686:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(RUN_GPIO_Port, &GPIO_InitStruct);
 8000688:	193a      	adds	r2, r7, r4
 800068a:	23a0      	movs	r3, #160	@ 0xa0
 800068c:	05db      	lsls	r3, r3, #23
 800068e:	0011      	movs	r1, r2
 8000690:	0018      	movs	r0, r3
 8000692:	f000 fa87 	bl	8000ba4 <HAL_GPIO_Init>

  /*Configure GPIO pins : SLEEP_Pin STOP_Pin STANDBY_Pin */
  GPIO_InitStruct.Pin = SLEEP_Pin|STOP_Pin|STANDBY_Pin;
 8000696:	0021      	movs	r1, r4
 8000698:	187b      	adds	r3, r7, r1
 800069a:	2207      	movs	r2, #7
 800069c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800069e:	187b      	adds	r3, r7, r1
 80006a0:	2201      	movs	r2, #1
 80006a2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006a4:	187b      	adds	r3, r7, r1
 80006a6:	2200      	movs	r2, #0
 80006a8:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006aa:	187b      	adds	r3, r7, r1
 80006ac:	2200      	movs	r2, #0
 80006ae:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80006b0:	187b      	adds	r3, r7, r1
 80006b2:	4a05      	ldr	r2, [pc, #20]	@ (80006c8 <MX_GPIO_Init+0x110>)
 80006b4:	0019      	movs	r1, r3
 80006b6:	0010      	movs	r0, r2
 80006b8:	f000 fa74 	bl	8000ba4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80006bc:	46c0      	nop			@ (mov r8, r8)
 80006be:	46bd      	mov	sp, r7
 80006c0:	b00b      	add	sp, #44	@ 0x2c
 80006c2:	bd90      	pop	{r4, r7, pc}
 80006c4:	40021000 	.word	0x40021000
 80006c8:	50000c00 	.word	0x50000c00
 80006cc:	50000400 	.word	0x50000400

080006d0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006d4:	b672      	cpsid	i
}
 80006d6:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80006d8:	46c0      	nop			@ (mov r8, r8)
 80006da:	e7fd      	b.n	80006d8 <Error_Handler+0x8>

080006dc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006dc:	b580      	push	{r7, lr}
 80006de:	b082      	sub	sp, #8
 80006e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006e2:	4b0f      	ldr	r3, [pc, #60]	@ (8000720 <HAL_MspInit+0x44>)
 80006e4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80006e6:	4b0e      	ldr	r3, [pc, #56]	@ (8000720 <HAL_MspInit+0x44>)
 80006e8:	2101      	movs	r1, #1
 80006ea:	430a      	orrs	r2, r1
 80006ec:	641a      	str	r2, [r3, #64]	@ 0x40
 80006ee:	4b0c      	ldr	r3, [pc, #48]	@ (8000720 <HAL_MspInit+0x44>)
 80006f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006f2:	2201      	movs	r2, #1
 80006f4:	4013      	ands	r3, r2
 80006f6:	607b      	str	r3, [r7, #4]
 80006f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80006fa:	4b09      	ldr	r3, [pc, #36]	@ (8000720 <HAL_MspInit+0x44>)
 80006fc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80006fe:	4b08      	ldr	r3, [pc, #32]	@ (8000720 <HAL_MspInit+0x44>)
 8000700:	2180      	movs	r1, #128	@ 0x80
 8000702:	0549      	lsls	r1, r1, #21
 8000704:	430a      	orrs	r2, r1
 8000706:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000708:	4b05      	ldr	r3, [pc, #20]	@ (8000720 <HAL_MspInit+0x44>)
 800070a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800070c:	2380      	movs	r3, #128	@ 0x80
 800070e:	055b      	lsls	r3, r3, #21
 8000710:	4013      	ands	r3, r2
 8000712:	603b      	str	r3, [r7, #0]
 8000714:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000716:	46c0      	nop			@ (mov r8, r8)
 8000718:	46bd      	mov	sp, r7
 800071a:	b002      	add	sp, #8
 800071c:	bd80      	pop	{r7, pc}
 800071e:	46c0      	nop			@ (mov r8, r8)
 8000720:	40021000 	.word	0x40021000

08000724 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000724:	b590      	push	{r4, r7, lr}
 8000726:	b08b      	sub	sp, #44	@ 0x2c
 8000728:	af00      	add	r7, sp, #0
 800072a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800072c:	2410      	movs	r4, #16
 800072e:	193b      	adds	r3, r7, r4
 8000730:	0018      	movs	r0, r3
 8000732:	2318      	movs	r3, #24
 8000734:	001a      	movs	r2, r3
 8000736:	2100      	movs	r1, #0
 8000738:	f001 fd22 	bl	8002180 <memset>
  if(hrtc->Instance==RTC)
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	681b      	ldr	r3, [r3, #0]
 8000740:	4a19      	ldr	r2, [pc, #100]	@ (80007a8 <HAL_RTC_MspInit+0x84>)
 8000742:	4293      	cmp	r3, r2
 8000744:	d12c      	bne.n	80007a0 <HAL_RTC_MspInit+0x7c>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000746:	193b      	adds	r3, r7, r4
 8000748:	2280      	movs	r2, #128	@ 0x80
 800074a:	0292      	lsls	r2, r2, #10
 800074c:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800074e:	193b      	adds	r3, r7, r4
 8000750:	2280      	movs	r2, #128	@ 0x80
 8000752:	0092      	lsls	r2, r2, #2
 8000754:	615a      	str	r2, [r3, #20]

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000756:	193b      	adds	r3, r7, r4
 8000758:	0018      	movs	r0, r3
 800075a:	f001 f983 	bl	8001a64 <HAL_RCCEx_PeriphCLKConfig>
 800075e:	1e03      	subs	r3, r0, #0
 8000760:	d001      	beq.n	8000766 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8000762:	f7ff ffb5 	bl	80006d0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000766:	4b11      	ldr	r3, [pc, #68]	@ (80007ac <HAL_RTC_MspInit+0x88>)
 8000768:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800076a:	4b10      	ldr	r3, [pc, #64]	@ (80007ac <HAL_RTC_MspInit+0x88>)
 800076c:	2180      	movs	r1, #128	@ 0x80
 800076e:	0209      	lsls	r1, r1, #8
 8000770:	430a      	orrs	r2, r1
 8000772:	65da      	str	r2, [r3, #92]	@ 0x5c
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8000774:	4b0d      	ldr	r3, [pc, #52]	@ (80007ac <HAL_RTC_MspInit+0x88>)
 8000776:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000778:	4b0c      	ldr	r3, [pc, #48]	@ (80007ac <HAL_RTC_MspInit+0x88>)
 800077a:	2180      	movs	r1, #128	@ 0x80
 800077c:	00c9      	lsls	r1, r1, #3
 800077e:	430a      	orrs	r2, r1
 8000780:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000782:	4b0a      	ldr	r3, [pc, #40]	@ (80007ac <HAL_RTC_MspInit+0x88>)
 8000784:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000786:	2380      	movs	r3, #128	@ 0x80
 8000788:	00db      	lsls	r3, r3, #3
 800078a:	4013      	ands	r3, r2
 800078c:	60fb      	str	r3, [r7, #12]
 800078e:	68fb      	ldr	r3, [r7, #12]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_TAMP_IRQn, 0, 0);
 8000790:	2200      	movs	r2, #0
 8000792:	2100      	movs	r1, #0
 8000794:	2002      	movs	r0, #2
 8000796:	f000 f9d3 	bl	8000b40 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_TAMP_IRQn);
 800079a:	2002      	movs	r0, #2
 800079c:	f000 f9e5 	bl	8000b6a <HAL_NVIC_EnableIRQ>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 80007a0:	46c0      	nop			@ (mov r8, r8)
 80007a2:	46bd      	mov	sp, r7
 80007a4:	b00b      	add	sp, #44	@ 0x2c
 80007a6:	bd90      	pop	{r4, r7, pc}
 80007a8:	40002800 	.word	0x40002800
 80007ac:	40021000 	.word	0x40021000

080007b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80007b4:	46c0      	nop			@ (mov r8, r8)
 80007b6:	e7fd      	b.n	80007b4 <NMI_Handler+0x4>

080007b8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80007bc:	46c0      	nop			@ (mov r8, r8)
 80007be:	e7fd      	b.n	80007bc <HardFault_Handler+0x4>

080007c0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80007c4:	46c0      	nop			@ (mov r8, r8)
 80007c6:	46bd      	mov	sp, r7
 80007c8:	bd80      	pop	{r7, pc}

080007ca <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80007ca:	b580      	push	{r7, lr}
 80007cc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80007ce:	46c0      	nop			@ (mov r8, r8)
 80007d0:	46bd      	mov	sp, r7
 80007d2:	bd80      	pop	{r7, pc}

080007d4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80007d8:	f000 f8aa 	bl	8000930 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80007dc:	46c0      	nop			@ (mov r8, r8)
 80007de:	46bd      	mov	sp, r7
 80007e0:	bd80      	pop	{r7, pc}
	...

080007e4 <RTC_TAMP_IRQHandler>:

/**
  * @brief This function handles RTC and TAMP interrupts through EXTI lines 19 and 21.
  */
void RTC_TAMP_IRQHandler(void)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_TAMP_IRQn 0 */

  /* USER CODE END RTC_TAMP_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 80007e8:	4b03      	ldr	r3, [pc, #12]	@ (80007f8 <RTC_TAMP_IRQHandler+0x14>)
 80007ea:	0018      	movs	r0, r3
 80007ec:	f001 fcaa 	bl	8002144 <HAL_RTCEx_WakeUpTimerIRQHandler>
  /* USER CODE BEGIN RTC_TAMP_IRQn 1 */

  /* USER CODE END RTC_TAMP_IRQn 1 */
}
 80007f0:	46c0      	nop			@ (mov r8, r8)
 80007f2:	46bd      	mov	sp, r7
 80007f4:	bd80      	pop	{r7, pc}
 80007f6:	46c0      	nop			@ (mov r8, r8)
 80007f8:	2000002c 	.word	0x2000002c

080007fc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000800:	46c0      	nop			@ (mov r8, r8)
 8000802:	46bd      	mov	sp, r7
 8000804:	bd80      	pop	{r7, pc}
	...

08000808 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000808:	480d      	ldr	r0, [pc, #52]	@ (8000840 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800080a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 800080c:	f7ff fff6 	bl	80007fc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000810:	480c      	ldr	r0, [pc, #48]	@ (8000844 <LoopForever+0x6>)
  ldr r1, =_edata
 8000812:	490d      	ldr	r1, [pc, #52]	@ (8000848 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000814:	4a0d      	ldr	r2, [pc, #52]	@ (800084c <LoopForever+0xe>)
  movs r3, #0
 8000816:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000818:	e002      	b.n	8000820 <LoopCopyDataInit>

0800081a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800081a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800081c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800081e:	3304      	adds	r3, #4

08000820 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000820:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000822:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000824:	d3f9      	bcc.n	800081a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000826:	4a0a      	ldr	r2, [pc, #40]	@ (8000850 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000828:	4c0a      	ldr	r4, [pc, #40]	@ (8000854 <LoopForever+0x16>)
  movs r3, #0
 800082a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800082c:	e001      	b.n	8000832 <LoopFillZerobss>

0800082e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800082e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000830:	3204      	adds	r2, #4

08000832 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000832:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000834:	d3fb      	bcc.n	800082e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000836:	f001 fcab 	bl	8002190 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 800083a:	f7ff fd59 	bl	80002f0 <main>

0800083e <LoopForever>:

LoopForever:
  b LoopForever
 800083e:	e7fe      	b.n	800083e <LoopForever>
  ldr   r0, =_estack
 8000840:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000844:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000848:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 800084c:	08002238 	.word	0x08002238
  ldr r2, =_sbss
 8000850:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000854:	2000005c 	.word	0x2000005c

08000858 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000858:	e7fe      	b.n	8000858 <ADC1_IRQHandler>
	...

0800085c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	b082      	sub	sp, #8
 8000860:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000862:	1dfb      	adds	r3, r7, #7
 8000864:	2200      	movs	r2, #0
 8000866:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000868:	4b0b      	ldr	r3, [pc, #44]	@ (8000898 <HAL_Init+0x3c>)
 800086a:	681a      	ldr	r2, [r3, #0]
 800086c:	4b0a      	ldr	r3, [pc, #40]	@ (8000898 <HAL_Init+0x3c>)
 800086e:	2180      	movs	r1, #128	@ 0x80
 8000870:	0049      	lsls	r1, r1, #1
 8000872:	430a      	orrs	r2, r1
 8000874:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000876:	2003      	movs	r0, #3
 8000878:	f000 f810 	bl	800089c <HAL_InitTick>
 800087c:	1e03      	subs	r3, r0, #0
 800087e:	d003      	beq.n	8000888 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000880:	1dfb      	adds	r3, r7, #7
 8000882:	2201      	movs	r2, #1
 8000884:	701a      	strb	r2, [r3, #0]
 8000886:	e001      	b.n	800088c <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000888:	f7ff ff28 	bl	80006dc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800088c:	1dfb      	adds	r3, r7, #7
 800088e:	781b      	ldrb	r3, [r3, #0]
}
 8000890:	0018      	movs	r0, r3
 8000892:	46bd      	mov	sp, r7
 8000894:	b002      	add	sp, #8
 8000896:	bd80      	pop	{r7, pc}
 8000898:	40022000 	.word	0x40022000

0800089c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800089c:	b590      	push	{r4, r7, lr}
 800089e:	b085      	sub	sp, #20
 80008a0:	af00      	add	r7, sp, #0
 80008a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80008a4:	230f      	movs	r3, #15
 80008a6:	18fb      	adds	r3, r7, r3
 80008a8:	2200      	movs	r2, #0
 80008aa:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 80008ac:	4b1d      	ldr	r3, [pc, #116]	@ (8000924 <HAL_InitTick+0x88>)
 80008ae:	781b      	ldrb	r3, [r3, #0]
 80008b0:	2b00      	cmp	r3, #0
 80008b2:	d02b      	beq.n	800090c <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 80008b4:	4b1c      	ldr	r3, [pc, #112]	@ (8000928 <HAL_InitTick+0x8c>)
 80008b6:	681c      	ldr	r4, [r3, #0]
 80008b8:	4b1a      	ldr	r3, [pc, #104]	@ (8000924 <HAL_InitTick+0x88>)
 80008ba:	781b      	ldrb	r3, [r3, #0]
 80008bc:	0019      	movs	r1, r3
 80008be:	23fa      	movs	r3, #250	@ 0xfa
 80008c0:	0098      	lsls	r0, r3, #2
 80008c2:	f7ff fc1d 	bl	8000100 <__udivsi3>
 80008c6:	0003      	movs	r3, r0
 80008c8:	0019      	movs	r1, r3
 80008ca:	0020      	movs	r0, r4
 80008cc:	f7ff fc18 	bl	8000100 <__udivsi3>
 80008d0:	0003      	movs	r3, r0
 80008d2:	0018      	movs	r0, r3
 80008d4:	f000 f959 	bl	8000b8a <HAL_SYSTICK_Config>
 80008d8:	1e03      	subs	r3, r0, #0
 80008da:	d112      	bne.n	8000902 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	2b03      	cmp	r3, #3
 80008e0:	d80a      	bhi.n	80008f8 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80008e2:	6879      	ldr	r1, [r7, #4]
 80008e4:	2301      	movs	r3, #1
 80008e6:	425b      	negs	r3, r3
 80008e8:	2200      	movs	r2, #0
 80008ea:	0018      	movs	r0, r3
 80008ec:	f000 f928 	bl	8000b40 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80008f0:	4b0e      	ldr	r3, [pc, #56]	@ (800092c <HAL_InitTick+0x90>)
 80008f2:	687a      	ldr	r2, [r7, #4]
 80008f4:	601a      	str	r2, [r3, #0]
 80008f6:	e00d      	b.n	8000914 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 80008f8:	230f      	movs	r3, #15
 80008fa:	18fb      	adds	r3, r7, r3
 80008fc:	2201      	movs	r2, #1
 80008fe:	701a      	strb	r2, [r3, #0]
 8000900:	e008      	b.n	8000914 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000902:	230f      	movs	r3, #15
 8000904:	18fb      	adds	r3, r7, r3
 8000906:	2201      	movs	r2, #1
 8000908:	701a      	strb	r2, [r3, #0]
 800090a:	e003      	b.n	8000914 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 800090c:	230f      	movs	r3, #15
 800090e:	18fb      	adds	r3, r7, r3
 8000910:	2201      	movs	r2, #1
 8000912:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000914:	230f      	movs	r3, #15
 8000916:	18fb      	adds	r3, r7, r3
 8000918:	781b      	ldrb	r3, [r3, #0]
}
 800091a:	0018      	movs	r0, r3
 800091c:	46bd      	mov	sp, r7
 800091e:	b005      	add	sp, #20
 8000920:	bd90      	pop	{r4, r7, pc}
 8000922:	46c0      	nop			@ (mov r8, r8)
 8000924:	20000008 	.word	0x20000008
 8000928:	20000000 	.word	0x20000000
 800092c:	20000004 	.word	0x20000004

08000930 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000934:	4b05      	ldr	r3, [pc, #20]	@ (800094c <HAL_IncTick+0x1c>)
 8000936:	781b      	ldrb	r3, [r3, #0]
 8000938:	001a      	movs	r2, r3
 800093a:	4b05      	ldr	r3, [pc, #20]	@ (8000950 <HAL_IncTick+0x20>)
 800093c:	681b      	ldr	r3, [r3, #0]
 800093e:	18d2      	adds	r2, r2, r3
 8000940:	4b03      	ldr	r3, [pc, #12]	@ (8000950 <HAL_IncTick+0x20>)
 8000942:	601a      	str	r2, [r3, #0]
}
 8000944:	46c0      	nop			@ (mov r8, r8)
 8000946:	46bd      	mov	sp, r7
 8000948:	bd80      	pop	{r7, pc}
 800094a:	46c0      	nop			@ (mov r8, r8)
 800094c:	20000008 	.word	0x20000008
 8000950:	20000058 	.word	0x20000058

08000954 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	af00      	add	r7, sp, #0
  return uwTick;
 8000958:	4b02      	ldr	r3, [pc, #8]	@ (8000964 <HAL_GetTick+0x10>)
 800095a:	681b      	ldr	r3, [r3, #0]
}
 800095c:	0018      	movs	r0, r3
 800095e:	46bd      	mov	sp, r7
 8000960:	bd80      	pop	{r7, pc}
 8000962:	46c0      	nop			@ (mov r8, r8)
 8000964:	20000058 	.word	0x20000058

08000968 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	b084      	sub	sp, #16
 800096c:	af00      	add	r7, sp, #0
 800096e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000970:	f7ff fff0 	bl	8000954 <HAL_GetTick>
 8000974:	0003      	movs	r3, r0
 8000976:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800097c:	68fb      	ldr	r3, [r7, #12]
 800097e:	3301      	adds	r3, #1
 8000980:	d005      	beq.n	800098e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000982:	4b0a      	ldr	r3, [pc, #40]	@ (80009ac <HAL_Delay+0x44>)
 8000984:	781b      	ldrb	r3, [r3, #0]
 8000986:	001a      	movs	r2, r3
 8000988:	68fb      	ldr	r3, [r7, #12]
 800098a:	189b      	adds	r3, r3, r2
 800098c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800098e:	46c0      	nop			@ (mov r8, r8)
 8000990:	f7ff ffe0 	bl	8000954 <HAL_GetTick>
 8000994:	0002      	movs	r2, r0
 8000996:	68bb      	ldr	r3, [r7, #8]
 8000998:	1ad3      	subs	r3, r2, r3
 800099a:	68fa      	ldr	r2, [r7, #12]
 800099c:	429a      	cmp	r2, r3
 800099e:	d8f7      	bhi.n	8000990 <HAL_Delay+0x28>
  {
  }
}
 80009a0:	46c0      	nop			@ (mov r8, r8)
 80009a2:	46c0      	nop			@ (mov r8, r8)
 80009a4:	46bd      	mov	sp, r7
 80009a6:	b004      	add	sp, #16
 80009a8:	bd80      	pop	{r7, pc}
 80009aa:	46c0      	nop			@ (mov r8, r8)
 80009ac:	20000008 	.word	0x20000008

080009b0 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL,SysTick_CTRL_TICKINT_Msk);
 80009b4:	4b04      	ldr	r3, [pc, #16]	@ (80009c8 <HAL_SuspendTick+0x18>)
 80009b6:	681a      	ldr	r2, [r3, #0]
 80009b8:	4b03      	ldr	r3, [pc, #12]	@ (80009c8 <HAL_SuspendTick+0x18>)
 80009ba:	2102      	movs	r1, #2
 80009bc:	438a      	bics	r2, r1
 80009be:	601a      	str	r2, [r3, #0]
}
 80009c0:	46c0      	nop			@ (mov r8, r8)
 80009c2:	46bd      	mov	sp, r7
 80009c4:	bd80      	pop	{r7, pc}
 80009c6:	46c0      	nop			@ (mov r8, r8)
 80009c8:	e000e010 	.word	0xe000e010

080009cc <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 80009d0:	4b04      	ldr	r3, [pc, #16]	@ (80009e4 <HAL_ResumeTick+0x18>)
 80009d2:	681a      	ldr	r2, [r3, #0]
 80009d4:	4b03      	ldr	r3, [pc, #12]	@ (80009e4 <HAL_ResumeTick+0x18>)
 80009d6:	2102      	movs	r1, #2
 80009d8:	430a      	orrs	r2, r1
 80009da:	601a      	str	r2, [r3, #0]
}
 80009dc:	46c0      	nop			@ (mov r8, r8)
 80009de:	46bd      	mov	sp, r7
 80009e0:	bd80      	pop	{r7, pc}
 80009e2:	46c0      	nop			@ (mov r8, r8)
 80009e4:	e000e010 	.word	0xe000e010

080009e8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80009e8:	b580      	push	{r7, lr}
 80009ea:	b082      	sub	sp, #8
 80009ec:	af00      	add	r7, sp, #0
 80009ee:	0002      	movs	r2, r0
 80009f0:	1dfb      	adds	r3, r7, #7
 80009f2:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80009f4:	1dfb      	adds	r3, r7, #7
 80009f6:	781b      	ldrb	r3, [r3, #0]
 80009f8:	2b7f      	cmp	r3, #127	@ 0x7f
 80009fa:	d809      	bhi.n	8000a10 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80009fc:	1dfb      	adds	r3, r7, #7
 80009fe:	781b      	ldrb	r3, [r3, #0]
 8000a00:	001a      	movs	r2, r3
 8000a02:	231f      	movs	r3, #31
 8000a04:	401a      	ands	r2, r3
 8000a06:	4b04      	ldr	r3, [pc, #16]	@ (8000a18 <__NVIC_EnableIRQ+0x30>)
 8000a08:	2101      	movs	r1, #1
 8000a0a:	4091      	lsls	r1, r2
 8000a0c:	000a      	movs	r2, r1
 8000a0e:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8000a10:	46c0      	nop			@ (mov r8, r8)
 8000a12:	46bd      	mov	sp, r7
 8000a14:	b002      	add	sp, #8
 8000a16:	bd80      	pop	{r7, pc}
 8000a18:	e000e100 	.word	0xe000e100

08000a1c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000a1c:	b590      	push	{r4, r7, lr}
 8000a1e:	b083      	sub	sp, #12
 8000a20:	af00      	add	r7, sp, #0
 8000a22:	0002      	movs	r2, r0
 8000a24:	6039      	str	r1, [r7, #0]
 8000a26:	1dfb      	adds	r3, r7, #7
 8000a28:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000a2a:	1dfb      	adds	r3, r7, #7
 8000a2c:	781b      	ldrb	r3, [r3, #0]
 8000a2e:	2b7f      	cmp	r3, #127	@ 0x7f
 8000a30:	d828      	bhi.n	8000a84 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000a32:	4a2f      	ldr	r2, [pc, #188]	@ (8000af0 <__NVIC_SetPriority+0xd4>)
 8000a34:	1dfb      	adds	r3, r7, #7
 8000a36:	781b      	ldrb	r3, [r3, #0]
 8000a38:	b25b      	sxtb	r3, r3
 8000a3a:	089b      	lsrs	r3, r3, #2
 8000a3c:	33c0      	adds	r3, #192	@ 0xc0
 8000a3e:	009b      	lsls	r3, r3, #2
 8000a40:	589b      	ldr	r3, [r3, r2]
 8000a42:	1dfa      	adds	r2, r7, #7
 8000a44:	7812      	ldrb	r2, [r2, #0]
 8000a46:	0011      	movs	r1, r2
 8000a48:	2203      	movs	r2, #3
 8000a4a:	400a      	ands	r2, r1
 8000a4c:	00d2      	lsls	r2, r2, #3
 8000a4e:	21ff      	movs	r1, #255	@ 0xff
 8000a50:	4091      	lsls	r1, r2
 8000a52:	000a      	movs	r2, r1
 8000a54:	43d2      	mvns	r2, r2
 8000a56:	401a      	ands	r2, r3
 8000a58:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000a5a:	683b      	ldr	r3, [r7, #0]
 8000a5c:	019b      	lsls	r3, r3, #6
 8000a5e:	22ff      	movs	r2, #255	@ 0xff
 8000a60:	401a      	ands	r2, r3
 8000a62:	1dfb      	adds	r3, r7, #7
 8000a64:	781b      	ldrb	r3, [r3, #0]
 8000a66:	0018      	movs	r0, r3
 8000a68:	2303      	movs	r3, #3
 8000a6a:	4003      	ands	r3, r0
 8000a6c:	00db      	lsls	r3, r3, #3
 8000a6e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000a70:	481f      	ldr	r0, [pc, #124]	@ (8000af0 <__NVIC_SetPriority+0xd4>)
 8000a72:	1dfb      	adds	r3, r7, #7
 8000a74:	781b      	ldrb	r3, [r3, #0]
 8000a76:	b25b      	sxtb	r3, r3
 8000a78:	089b      	lsrs	r3, r3, #2
 8000a7a:	430a      	orrs	r2, r1
 8000a7c:	33c0      	adds	r3, #192	@ 0xc0
 8000a7e:	009b      	lsls	r3, r3, #2
 8000a80:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000a82:	e031      	b.n	8000ae8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000a84:	4a1b      	ldr	r2, [pc, #108]	@ (8000af4 <__NVIC_SetPriority+0xd8>)
 8000a86:	1dfb      	adds	r3, r7, #7
 8000a88:	781b      	ldrb	r3, [r3, #0]
 8000a8a:	0019      	movs	r1, r3
 8000a8c:	230f      	movs	r3, #15
 8000a8e:	400b      	ands	r3, r1
 8000a90:	3b08      	subs	r3, #8
 8000a92:	089b      	lsrs	r3, r3, #2
 8000a94:	3306      	adds	r3, #6
 8000a96:	009b      	lsls	r3, r3, #2
 8000a98:	18d3      	adds	r3, r2, r3
 8000a9a:	3304      	adds	r3, #4
 8000a9c:	681b      	ldr	r3, [r3, #0]
 8000a9e:	1dfa      	adds	r2, r7, #7
 8000aa0:	7812      	ldrb	r2, [r2, #0]
 8000aa2:	0011      	movs	r1, r2
 8000aa4:	2203      	movs	r2, #3
 8000aa6:	400a      	ands	r2, r1
 8000aa8:	00d2      	lsls	r2, r2, #3
 8000aaa:	21ff      	movs	r1, #255	@ 0xff
 8000aac:	4091      	lsls	r1, r2
 8000aae:	000a      	movs	r2, r1
 8000ab0:	43d2      	mvns	r2, r2
 8000ab2:	401a      	ands	r2, r3
 8000ab4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000ab6:	683b      	ldr	r3, [r7, #0]
 8000ab8:	019b      	lsls	r3, r3, #6
 8000aba:	22ff      	movs	r2, #255	@ 0xff
 8000abc:	401a      	ands	r2, r3
 8000abe:	1dfb      	adds	r3, r7, #7
 8000ac0:	781b      	ldrb	r3, [r3, #0]
 8000ac2:	0018      	movs	r0, r3
 8000ac4:	2303      	movs	r3, #3
 8000ac6:	4003      	ands	r3, r0
 8000ac8:	00db      	lsls	r3, r3, #3
 8000aca:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000acc:	4809      	ldr	r0, [pc, #36]	@ (8000af4 <__NVIC_SetPriority+0xd8>)
 8000ace:	1dfb      	adds	r3, r7, #7
 8000ad0:	781b      	ldrb	r3, [r3, #0]
 8000ad2:	001c      	movs	r4, r3
 8000ad4:	230f      	movs	r3, #15
 8000ad6:	4023      	ands	r3, r4
 8000ad8:	3b08      	subs	r3, #8
 8000ada:	089b      	lsrs	r3, r3, #2
 8000adc:	430a      	orrs	r2, r1
 8000ade:	3306      	adds	r3, #6
 8000ae0:	009b      	lsls	r3, r3, #2
 8000ae2:	18c3      	adds	r3, r0, r3
 8000ae4:	3304      	adds	r3, #4
 8000ae6:	601a      	str	r2, [r3, #0]
}
 8000ae8:	46c0      	nop			@ (mov r8, r8)
 8000aea:	46bd      	mov	sp, r7
 8000aec:	b003      	add	sp, #12
 8000aee:	bd90      	pop	{r4, r7, pc}
 8000af0:	e000e100 	.word	0xe000e100
 8000af4:	e000ed00 	.word	0xe000ed00

08000af8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	b082      	sub	sp, #8
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	1e5a      	subs	r2, r3, #1
 8000b04:	2380      	movs	r3, #128	@ 0x80
 8000b06:	045b      	lsls	r3, r3, #17
 8000b08:	429a      	cmp	r2, r3
 8000b0a:	d301      	bcc.n	8000b10 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000b0c:	2301      	movs	r3, #1
 8000b0e:	e010      	b.n	8000b32 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b10:	4b0a      	ldr	r3, [pc, #40]	@ (8000b3c <SysTick_Config+0x44>)
 8000b12:	687a      	ldr	r2, [r7, #4]
 8000b14:	3a01      	subs	r2, #1
 8000b16:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000b18:	2301      	movs	r3, #1
 8000b1a:	425b      	negs	r3, r3
 8000b1c:	2103      	movs	r1, #3
 8000b1e:	0018      	movs	r0, r3
 8000b20:	f7ff ff7c 	bl	8000a1c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b24:	4b05      	ldr	r3, [pc, #20]	@ (8000b3c <SysTick_Config+0x44>)
 8000b26:	2200      	movs	r2, #0
 8000b28:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b2a:	4b04      	ldr	r3, [pc, #16]	@ (8000b3c <SysTick_Config+0x44>)
 8000b2c:	2207      	movs	r2, #7
 8000b2e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000b30:	2300      	movs	r3, #0
}
 8000b32:	0018      	movs	r0, r3
 8000b34:	46bd      	mov	sp, r7
 8000b36:	b002      	add	sp, #8
 8000b38:	bd80      	pop	{r7, pc}
 8000b3a:	46c0      	nop			@ (mov r8, r8)
 8000b3c:	e000e010 	.word	0xe000e010

08000b40 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b40:	b580      	push	{r7, lr}
 8000b42:	b084      	sub	sp, #16
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	60b9      	str	r1, [r7, #8]
 8000b48:	607a      	str	r2, [r7, #4]
 8000b4a:	210f      	movs	r1, #15
 8000b4c:	187b      	adds	r3, r7, r1
 8000b4e:	1c02      	adds	r2, r0, #0
 8000b50:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8000b52:	68ba      	ldr	r2, [r7, #8]
 8000b54:	187b      	adds	r3, r7, r1
 8000b56:	781b      	ldrb	r3, [r3, #0]
 8000b58:	b25b      	sxtb	r3, r3
 8000b5a:	0011      	movs	r1, r2
 8000b5c:	0018      	movs	r0, r3
 8000b5e:	f7ff ff5d 	bl	8000a1c <__NVIC_SetPriority>
}
 8000b62:	46c0      	nop			@ (mov r8, r8)
 8000b64:	46bd      	mov	sp, r7
 8000b66:	b004      	add	sp, #16
 8000b68:	bd80      	pop	{r7, pc}

08000b6a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b6a:	b580      	push	{r7, lr}
 8000b6c:	b082      	sub	sp, #8
 8000b6e:	af00      	add	r7, sp, #0
 8000b70:	0002      	movs	r2, r0
 8000b72:	1dfb      	adds	r3, r7, #7
 8000b74:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000b76:	1dfb      	adds	r3, r7, #7
 8000b78:	781b      	ldrb	r3, [r3, #0]
 8000b7a:	b25b      	sxtb	r3, r3
 8000b7c:	0018      	movs	r0, r3
 8000b7e:	f7ff ff33 	bl	80009e8 <__NVIC_EnableIRQ>
}
 8000b82:	46c0      	nop			@ (mov r8, r8)
 8000b84:	46bd      	mov	sp, r7
 8000b86:	b002      	add	sp, #8
 8000b88:	bd80      	pop	{r7, pc}

08000b8a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000b8a:	b580      	push	{r7, lr}
 8000b8c:	b082      	sub	sp, #8
 8000b8e:	af00      	add	r7, sp, #0
 8000b90:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	0018      	movs	r0, r3
 8000b96:	f7ff ffaf 	bl	8000af8 <SysTick_Config>
 8000b9a:	0003      	movs	r3, r0
}
 8000b9c:	0018      	movs	r0, r3
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	b002      	add	sp, #8
 8000ba2:	bd80      	pop	{r7, pc}

08000ba4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b086      	sub	sp, #24
 8000ba8:	af00      	add	r7, sp, #0
 8000baa:	6078      	str	r0, [r7, #4]
 8000bac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000bae:	2300      	movs	r3, #0
 8000bb0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000bb2:	e147      	b.n	8000e44 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000bb4:	683b      	ldr	r3, [r7, #0]
 8000bb6:	681b      	ldr	r3, [r3, #0]
 8000bb8:	2101      	movs	r1, #1
 8000bba:	697a      	ldr	r2, [r7, #20]
 8000bbc:	4091      	lsls	r1, r2
 8000bbe:	000a      	movs	r2, r1
 8000bc0:	4013      	ands	r3, r2
 8000bc2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000bc4:	68fb      	ldr	r3, [r7, #12]
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	d100      	bne.n	8000bcc <HAL_GPIO_Init+0x28>
 8000bca:	e138      	b.n	8000e3e <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000bcc:	683b      	ldr	r3, [r7, #0]
 8000bce:	685b      	ldr	r3, [r3, #4]
 8000bd0:	2203      	movs	r2, #3
 8000bd2:	4013      	ands	r3, r2
 8000bd4:	2b01      	cmp	r3, #1
 8000bd6:	d005      	beq.n	8000be4 <HAL_GPIO_Init+0x40>
 8000bd8:	683b      	ldr	r3, [r7, #0]
 8000bda:	685b      	ldr	r3, [r3, #4]
 8000bdc:	2203      	movs	r2, #3
 8000bde:	4013      	ands	r3, r2
 8000be0:	2b02      	cmp	r3, #2
 8000be2:	d130      	bne.n	8000c46 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	689b      	ldr	r3, [r3, #8]
 8000be8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000bea:	697b      	ldr	r3, [r7, #20]
 8000bec:	005b      	lsls	r3, r3, #1
 8000bee:	2203      	movs	r2, #3
 8000bf0:	409a      	lsls	r2, r3
 8000bf2:	0013      	movs	r3, r2
 8000bf4:	43da      	mvns	r2, r3
 8000bf6:	693b      	ldr	r3, [r7, #16]
 8000bf8:	4013      	ands	r3, r2
 8000bfa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000bfc:	683b      	ldr	r3, [r7, #0]
 8000bfe:	68da      	ldr	r2, [r3, #12]
 8000c00:	697b      	ldr	r3, [r7, #20]
 8000c02:	005b      	lsls	r3, r3, #1
 8000c04:	409a      	lsls	r2, r3
 8000c06:	0013      	movs	r3, r2
 8000c08:	693a      	ldr	r2, [r7, #16]
 8000c0a:	4313      	orrs	r3, r2
 8000c0c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	693a      	ldr	r2, [r7, #16]
 8000c12:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	685b      	ldr	r3, [r3, #4]
 8000c18:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000c1a:	2201      	movs	r2, #1
 8000c1c:	697b      	ldr	r3, [r7, #20]
 8000c1e:	409a      	lsls	r2, r3
 8000c20:	0013      	movs	r3, r2
 8000c22:	43da      	mvns	r2, r3
 8000c24:	693b      	ldr	r3, [r7, #16]
 8000c26:	4013      	ands	r3, r2
 8000c28:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000c2a:	683b      	ldr	r3, [r7, #0]
 8000c2c:	685b      	ldr	r3, [r3, #4]
 8000c2e:	091b      	lsrs	r3, r3, #4
 8000c30:	2201      	movs	r2, #1
 8000c32:	401a      	ands	r2, r3
 8000c34:	697b      	ldr	r3, [r7, #20]
 8000c36:	409a      	lsls	r2, r3
 8000c38:	0013      	movs	r3, r2
 8000c3a:	693a      	ldr	r2, [r7, #16]
 8000c3c:	4313      	orrs	r3, r2
 8000c3e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	693a      	ldr	r2, [r7, #16]
 8000c44:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000c46:	683b      	ldr	r3, [r7, #0]
 8000c48:	685b      	ldr	r3, [r3, #4]
 8000c4a:	2203      	movs	r2, #3
 8000c4c:	4013      	ands	r3, r2
 8000c4e:	2b03      	cmp	r3, #3
 8000c50:	d017      	beq.n	8000c82 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	68db      	ldr	r3, [r3, #12]
 8000c56:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000c58:	697b      	ldr	r3, [r7, #20]
 8000c5a:	005b      	lsls	r3, r3, #1
 8000c5c:	2203      	movs	r2, #3
 8000c5e:	409a      	lsls	r2, r3
 8000c60:	0013      	movs	r3, r2
 8000c62:	43da      	mvns	r2, r3
 8000c64:	693b      	ldr	r3, [r7, #16]
 8000c66:	4013      	ands	r3, r2
 8000c68:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000c6a:	683b      	ldr	r3, [r7, #0]
 8000c6c:	689a      	ldr	r2, [r3, #8]
 8000c6e:	697b      	ldr	r3, [r7, #20]
 8000c70:	005b      	lsls	r3, r3, #1
 8000c72:	409a      	lsls	r2, r3
 8000c74:	0013      	movs	r3, r2
 8000c76:	693a      	ldr	r2, [r7, #16]
 8000c78:	4313      	orrs	r3, r2
 8000c7a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	693a      	ldr	r2, [r7, #16]
 8000c80:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000c82:	683b      	ldr	r3, [r7, #0]
 8000c84:	685b      	ldr	r3, [r3, #4]
 8000c86:	2203      	movs	r2, #3
 8000c88:	4013      	ands	r3, r2
 8000c8a:	2b02      	cmp	r3, #2
 8000c8c:	d123      	bne.n	8000cd6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000c8e:	697b      	ldr	r3, [r7, #20]
 8000c90:	08da      	lsrs	r2, r3, #3
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	3208      	adds	r2, #8
 8000c96:	0092      	lsls	r2, r2, #2
 8000c98:	58d3      	ldr	r3, [r2, r3]
 8000c9a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000c9c:	697b      	ldr	r3, [r7, #20]
 8000c9e:	2207      	movs	r2, #7
 8000ca0:	4013      	ands	r3, r2
 8000ca2:	009b      	lsls	r3, r3, #2
 8000ca4:	220f      	movs	r2, #15
 8000ca6:	409a      	lsls	r2, r3
 8000ca8:	0013      	movs	r3, r2
 8000caa:	43da      	mvns	r2, r3
 8000cac:	693b      	ldr	r3, [r7, #16]
 8000cae:	4013      	ands	r3, r2
 8000cb0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000cb2:	683b      	ldr	r3, [r7, #0]
 8000cb4:	691a      	ldr	r2, [r3, #16]
 8000cb6:	697b      	ldr	r3, [r7, #20]
 8000cb8:	2107      	movs	r1, #7
 8000cba:	400b      	ands	r3, r1
 8000cbc:	009b      	lsls	r3, r3, #2
 8000cbe:	409a      	lsls	r2, r3
 8000cc0:	0013      	movs	r3, r2
 8000cc2:	693a      	ldr	r2, [r7, #16]
 8000cc4:	4313      	orrs	r3, r2
 8000cc6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000cc8:	697b      	ldr	r3, [r7, #20]
 8000cca:	08da      	lsrs	r2, r3, #3
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	3208      	adds	r2, #8
 8000cd0:	0092      	lsls	r2, r2, #2
 8000cd2:	6939      	ldr	r1, [r7, #16]
 8000cd4:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000cdc:	697b      	ldr	r3, [r7, #20]
 8000cde:	005b      	lsls	r3, r3, #1
 8000ce0:	2203      	movs	r2, #3
 8000ce2:	409a      	lsls	r2, r3
 8000ce4:	0013      	movs	r3, r2
 8000ce6:	43da      	mvns	r2, r3
 8000ce8:	693b      	ldr	r3, [r7, #16]
 8000cea:	4013      	ands	r3, r2
 8000cec:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000cee:	683b      	ldr	r3, [r7, #0]
 8000cf0:	685b      	ldr	r3, [r3, #4]
 8000cf2:	2203      	movs	r2, #3
 8000cf4:	401a      	ands	r2, r3
 8000cf6:	697b      	ldr	r3, [r7, #20]
 8000cf8:	005b      	lsls	r3, r3, #1
 8000cfa:	409a      	lsls	r2, r3
 8000cfc:	0013      	movs	r3, r2
 8000cfe:	693a      	ldr	r2, [r7, #16]
 8000d00:	4313      	orrs	r3, r2
 8000d02:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	693a      	ldr	r2, [r7, #16]
 8000d08:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000d0a:	683b      	ldr	r3, [r7, #0]
 8000d0c:	685a      	ldr	r2, [r3, #4]
 8000d0e:	23c0      	movs	r3, #192	@ 0xc0
 8000d10:	029b      	lsls	r3, r3, #10
 8000d12:	4013      	ands	r3, r2
 8000d14:	d100      	bne.n	8000d18 <HAL_GPIO_Init+0x174>
 8000d16:	e092      	b.n	8000e3e <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8000d18:	4a50      	ldr	r2, [pc, #320]	@ (8000e5c <HAL_GPIO_Init+0x2b8>)
 8000d1a:	697b      	ldr	r3, [r7, #20]
 8000d1c:	089b      	lsrs	r3, r3, #2
 8000d1e:	3318      	adds	r3, #24
 8000d20:	009b      	lsls	r3, r3, #2
 8000d22:	589b      	ldr	r3, [r3, r2]
 8000d24:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8000d26:	697b      	ldr	r3, [r7, #20]
 8000d28:	2203      	movs	r2, #3
 8000d2a:	4013      	ands	r3, r2
 8000d2c:	00db      	lsls	r3, r3, #3
 8000d2e:	220f      	movs	r2, #15
 8000d30:	409a      	lsls	r2, r3
 8000d32:	0013      	movs	r3, r2
 8000d34:	43da      	mvns	r2, r3
 8000d36:	693b      	ldr	r3, [r7, #16]
 8000d38:	4013      	ands	r3, r2
 8000d3a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8000d3c:	687a      	ldr	r2, [r7, #4]
 8000d3e:	23a0      	movs	r3, #160	@ 0xa0
 8000d40:	05db      	lsls	r3, r3, #23
 8000d42:	429a      	cmp	r2, r3
 8000d44:	d013      	beq.n	8000d6e <HAL_GPIO_Init+0x1ca>
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	4a45      	ldr	r2, [pc, #276]	@ (8000e60 <HAL_GPIO_Init+0x2bc>)
 8000d4a:	4293      	cmp	r3, r2
 8000d4c:	d00d      	beq.n	8000d6a <HAL_GPIO_Init+0x1c6>
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	4a44      	ldr	r2, [pc, #272]	@ (8000e64 <HAL_GPIO_Init+0x2c0>)
 8000d52:	4293      	cmp	r3, r2
 8000d54:	d007      	beq.n	8000d66 <HAL_GPIO_Init+0x1c2>
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	4a43      	ldr	r2, [pc, #268]	@ (8000e68 <HAL_GPIO_Init+0x2c4>)
 8000d5a:	4293      	cmp	r3, r2
 8000d5c:	d101      	bne.n	8000d62 <HAL_GPIO_Init+0x1be>
 8000d5e:	2303      	movs	r3, #3
 8000d60:	e006      	b.n	8000d70 <HAL_GPIO_Init+0x1cc>
 8000d62:	2305      	movs	r3, #5
 8000d64:	e004      	b.n	8000d70 <HAL_GPIO_Init+0x1cc>
 8000d66:	2302      	movs	r3, #2
 8000d68:	e002      	b.n	8000d70 <HAL_GPIO_Init+0x1cc>
 8000d6a:	2301      	movs	r3, #1
 8000d6c:	e000      	b.n	8000d70 <HAL_GPIO_Init+0x1cc>
 8000d6e:	2300      	movs	r3, #0
 8000d70:	697a      	ldr	r2, [r7, #20]
 8000d72:	2103      	movs	r1, #3
 8000d74:	400a      	ands	r2, r1
 8000d76:	00d2      	lsls	r2, r2, #3
 8000d78:	4093      	lsls	r3, r2
 8000d7a:	693a      	ldr	r2, [r7, #16]
 8000d7c:	4313      	orrs	r3, r2
 8000d7e:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8000d80:	4936      	ldr	r1, [pc, #216]	@ (8000e5c <HAL_GPIO_Init+0x2b8>)
 8000d82:	697b      	ldr	r3, [r7, #20]
 8000d84:	089b      	lsrs	r3, r3, #2
 8000d86:	3318      	adds	r3, #24
 8000d88:	009b      	lsls	r3, r3, #2
 8000d8a:	693a      	ldr	r2, [r7, #16]
 8000d8c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000d8e:	4b33      	ldr	r3, [pc, #204]	@ (8000e5c <HAL_GPIO_Init+0x2b8>)
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d94:	68fb      	ldr	r3, [r7, #12]
 8000d96:	43da      	mvns	r2, r3
 8000d98:	693b      	ldr	r3, [r7, #16]
 8000d9a:	4013      	ands	r3, r2
 8000d9c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000d9e:	683b      	ldr	r3, [r7, #0]
 8000da0:	685a      	ldr	r2, [r3, #4]
 8000da2:	2380      	movs	r3, #128	@ 0x80
 8000da4:	035b      	lsls	r3, r3, #13
 8000da6:	4013      	ands	r3, r2
 8000da8:	d003      	beq.n	8000db2 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8000daa:	693a      	ldr	r2, [r7, #16]
 8000dac:	68fb      	ldr	r3, [r7, #12]
 8000dae:	4313      	orrs	r3, r2
 8000db0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8000db2:	4b2a      	ldr	r3, [pc, #168]	@ (8000e5c <HAL_GPIO_Init+0x2b8>)
 8000db4:	693a      	ldr	r2, [r7, #16]
 8000db6:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8000db8:	4b28      	ldr	r3, [pc, #160]	@ (8000e5c <HAL_GPIO_Init+0x2b8>)
 8000dba:	685b      	ldr	r3, [r3, #4]
 8000dbc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000dbe:	68fb      	ldr	r3, [r7, #12]
 8000dc0:	43da      	mvns	r2, r3
 8000dc2:	693b      	ldr	r3, [r7, #16]
 8000dc4:	4013      	ands	r3, r2
 8000dc6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000dc8:	683b      	ldr	r3, [r7, #0]
 8000dca:	685a      	ldr	r2, [r3, #4]
 8000dcc:	2380      	movs	r3, #128	@ 0x80
 8000dce:	039b      	lsls	r3, r3, #14
 8000dd0:	4013      	ands	r3, r2
 8000dd2:	d003      	beq.n	8000ddc <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8000dd4:	693a      	ldr	r2, [r7, #16]
 8000dd6:	68fb      	ldr	r3, [r7, #12]
 8000dd8:	4313      	orrs	r3, r2
 8000dda:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8000ddc:	4b1f      	ldr	r3, [pc, #124]	@ (8000e5c <HAL_GPIO_Init+0x2b8>)
 8000dde:	693a      	ldr	r2, [r7, #16]
 8000de0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8000de2:	4a1e      	ldr	r2, [pc, #120]	@ (8000e5c <HAL_GPIO_Init+0x2b8>)
 8000de4:	2384      	movs	r3, #132	@ 0x84
 8000de6:	58d3      	ldr	r3, [r2, r3]
 8000de8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000dea:	68fb      	ldr	r3, [r7, #12]
 8000dec:	43da      	mvns	r2, r3
 8000dee:	693b      	ldr	r3, [r7, #16]
 8000df0:	4013      	ands	r3, r2
 8000df2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000df4:	683b      	ldr	r3, [r7, #0]
 8000df6:	685a      	ldr	r2, [r3, #4]
 8000df8:	2380      	movs	r3, #128	@ 0x80
 8000dfa:	029b      	lsls	r3, r3, #10
 8000dfc:	4013      	ands	r3, r2
 8000dfe:	d003      	beq.n	8000e08 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8000e00:	693a      	ldr	r2, [r7, #16]
 8000e02:	68fb      	ldr	r3, [r7, #12]
 8000e04:	4313      	orrs	r3, r2
 8000e06:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8000e08:	4914      	ldr	r1, [pc, #80]	@ (8000e5c <HAL_GPIO_Init+0x2b8>)
 8000e0a:	2284      	movs	r2, #132	@ 0x84
 8000e0c:	693b      	ldr	r3, [r7, #16]
 8000e0e:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8000e10:	4a12      	ldr	r2, [pc, #72]	@ (8000e5c <HAL_GPIO_Init+0x2b8>)
 8000e12:	2380      	movs	r3, #128	@ 0x80
 8000e14:	58d3      	ldr	r3, [r2, r3]
 8000e16:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e18:	68fb      	ldr	r3, [r7, #12]
 8000e1a:	43da      	mvns	r2, r3
 8000e1c:	693b      	ldr	r3, [r7, #16]
 8000e1e:	4013      	ands	r3, r2
 8000e20:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000e22:	683b      	ldr	r3, [r7, #0]
 8000e24:	685a      	ldr	r2, [r3, #4]
 8000e26:	2380      	movs	r3, #128	@ 0x80
 8000e28:	025b      	lsls	r3, r3, #9
 8000e2a:	4013      	ands	r3, r2
 8000e2c:	d003      	beq.n	8000e36 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8000e2e:	693a      	ldr	r2, [r7, #16]
 8000e30:	68fb      	ldr	r3, [r7, #12]
 8000e32:	4313      	orrs	r3, r2
 8000e34:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000e36:	4909      	ldr	r1, [pc, #36]	@ (8000e5c <HAL_GPIO_Init+0x2b8>)
 8000e38:	2280      	movs	r2, #128	@ 0x80
 8000e3a:	693b      	ldr	r3, [r7, #16]
 8000e3c:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8000e3e:	697b      	ldr	r3, [r7, #20]
 8000e40:	3301      	adds	r3, #1
 8000e42:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e44:	683b      	ldr	r3, [r7, #0]
 8000e46:	681a      	ldr	r2, [r3, #0]
 8000e48:	697b      	ldr	r3, [r7, #20]
 8000e4a:	40da      	lsrs	r2, r3
 8000e4c:	1e13      	subs	r3, r2, #0
 8000e4e:	d000      	beq.n	8000e52 <HAL_GPIO_Init+0x2ae>
 8000e50:	e6b0      	b.n	8000bb4 <HAL_GPIO_Init+0x10>
  }
}
 8000e52:	46c0      	nop			@ (mov r8, r8)
 8000e54:	46c0      	nop			@ (mov r8, r8)
 8000e56:	46bd      	mov	sp, r7
 8000e58:	b006      	add	sp, #24
 8000e5a:	bd80      	pop	{r7, pc}
 8000e5c:	40021800 	.word	0x40021800
 8000e60:	50000400 	.word	0x50000400
 8000e64:	50000800 	.word	0x50000800
 8000e68:	50000c00 	.word	0x50000c00

08000e6c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	b084      	sub	sp, #16
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	6078      	str	r0, [r7, #4]
 8000e74:	000a      	movs	r2, r1
 8000e76:	1cbb      	adds	r3, r7, #2
 8000e78:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	691b      	ldr	r3, [r3, #16]
 8000e7e:	1cba      	adds	r2, r7, #2
 8000e80:	8812      	ldrh	r2, [r2, #0]
 8000e82:	4013      	ands	r3, r2
 8000e84:	d004      	beq.n	8000e90 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8000e86:	230f      	movs	r3, #15
 8000e88:	18fb      	adds	r3, r7, r3
 8000e8a:	2201      	movs	r2, #1
 8000e8c:	701a      	strb	r2, [r3, #0]
 8000e8e:	e003      	b.n	8000e98 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8000e90:	230f      	movs	r3, #15
 8000e92:	18fb      	adds	r3, r7, r3
 8000e94:	2200      	movs	r2, #0
 8000e96:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8000e98:	230f      	movs	r3, #15
 8000e9a:	18fb      	adds	r3, r7, r3
 8000e9c:	781b      	ldrb	r3, [r3, #0]
}
 8000e9e:	0018      	movs	r0, r3
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	b004      	add	sp, #16
 8000ea4:	bd80      	pop	{r7, pc}

08000ea6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000ea6:	b580      	push	{r7, lr}
 8000ea8:	b082      	sub	sp, #8
 8000eaa:	af00      	add	r7, sp, #0
 8000eac:	6078      	str	r0, [r7, #4]
 8000eae:	0008      	movs	r0, r1
 8000eb0:	0011      	movs	r1, r2
 8000eb2:	1cbb      	adds	r3, r7, #2
 8000eb4:	1c02      	adds	r2, r0, #0
 8000eb6:	801a      	strh	r2, [r3, #0]
 8000eb8:	1c7b      	adds	r3, r7, #1
 8000eba:	1c0a      	adds	r2, r1, #0
 8000ebc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000ebe:	1c7b      	adds	r3, r7, #1
 8000ec0:	781b      	ldrb	r3, [r3, #0]
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d004      	beq.n	8000ed0 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000ec6:	1cbb      	adds	r3, r7, #2
 8000ec8:	881a      	ldrh	r2, [r3, #0]
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000ece:	e003      	b.n	8000ed8 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000ed0:	1cbb      	adds	r3, r7, #2
 8000ed2:	881a      	ldrh	r2, [r3, #0]
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000ed8:	46c0      	nop			@ (mov r8, r8)
 8000eda:	46bd      	mov	sp, r7
 8000edc:	b002      	add	sp, #8
 8000ede:	bd80      	pop	{r7, pc}

08000ee0 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b084      	sub	sp, #16
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
 8000ee8:	000a      	movs	r2, r1
 8000eea:	1cbb      	adds	r3, r7, #2
 8000eec:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	695b      	ldr	r3, [r3, #20]
 8000ef2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000ef4:	1cbb      	adds	r3, r7, #2
 8000ef6:	881b      	ldrh	r3, [r3, #0]
 8000ef8:	68fa      	ldr	r2, [r7, #12]
 8000efa:	4013      	ands	r3, r2
 8000efc:	041a      	lsls	r2, r3, #16
 8000efe:	68fb      	ldr	r3, [r7, #12]
 8000f00:	43db      	mvns	r3, r3
 8000f02:	1cb9      	adds	r1, r7, #2
 8000f04:	8809      	ldrh	r1, [r1, #0]
 8000f06:	400b      	ands	r3, r1
 8000f08:	431a      	orrs	r2, r3
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	619a      	str	r2, [r3, #24]
}
 8000f0e:	46c0      	nop			@ (mov r8, r8)
 8000f10:	46bd      	mov	sp, r7
 8000f12:	b004      	add	sp, #16
 8000f14:	bd80      	pop	{r7, pc}
	...

08000f18 <HAL_PWR_EnterSLEEPMode>:
  * @note   When WFI entry is used, tick interrupt have to be disabled if not
  *         desired as the interrupt wake up source.
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b082      	sub	sp, #8
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	6078      	str	r0, [r7, #4]
 8000f20:	000a      	movs	r2, r1
 8000f22:	1cfb      	adds	r3, r7, #3
 8000f24:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Set Regulator parameter */
  if (Regulator != PWR_MAINREGULATOR_ON)
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d008      	beq.n	8000f3e <HAL_PWR_EnterSLEEPMode+0x26>
  {
    /* If in run mode, first move to low-power run mode.
       The system clock frequency must be below 2 MHz at this point. */
    if ((PWR->SR2 & PWR_SR2_REGLPF) == 0x00u)
 8000f2c:	4b13      	ldr	r3, [pc, #76]	@ (8000f7c <HAL_PWR_EnterSLEEPMode+0x64>)
 8000f2e:	695a      	ldr	r2, [r3, #20]
 8000f30:	2380      	movs	r3, #128	@ 0x80
 8000f32:	009b      	lsls	r3, r3, #2
 8000f34:	4013      	ands	r3, r2
 8000f36:	d10c      	bne.n	8000f52 <HAL_PWR_EnterSLEEPMode+0x3a>
    {
      HAL_PWREx_EnableLowPowerRunMode();
 8000f38:	f000 f8b6 	bl	80010a8 <HAL_PWREx_EnableLowPowerRunMode>
 8000f3c:	e009      	b.n	8000f52 <HAL_PWR_EnterSLEEPMode+0x3a>
    }
  }
  else
  {
    /* If in low-power run mode at this point, exit it */
    if ((PWR->SR2 & PWR_SR2_REGLPF) != 0x00u)
 8000f3e:	4b0f      	ldr	r3, [pc, #60]	@ (8000f7c <HAL_PWR_EnterSLEEPMode+0x64>)
 8000f40:	695a      	ldr	r2, [r3, #20]
 8000f42:	2380      	movs	r3, #128	@ 0x80
 8000f44:	009b      	lsls	r3, r3, #2
 8000f46:	4013      	ands	r3, r2
 8000f48:	d003      	beq.n	8000f52 <HAL_PWR_EnterSLEEPMode+0x3a>
    {
      if (HAL_PWREx_DisableLowPowerRunMode() != HAL_OK)
 8000f4a:	f000 f8bb 	bl	80010c4 <HAL_PWREx_DisableLowPowerRunMode>
 8000f4e:	1e03      	subs	r3, r0, #0
 8000f50:	d10f      	bne.n	8000f72 <HAL_PWR_EnterSLEEPMode+0x5a>
      }
    }
  }

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8000f52:	4b0b      	ldr	r3, [pc, #44]	@ (8000f80 <HAL_PWR_EnterSLEEPMode+0x68>)
 8000f54:	691a      	ldr	r2, [r3, #16]
 8000f56:	4b0a      	ldr	r3, [pc, #40]	@ (8000f80 <HAL_PWR_EnterSLEEPMode+0x68>)
 8000f58:	2104      	movs	r1, #4
 8000f5a:	438a      	bics	r2, r1
 8000f5c:	611a      	str	r2, [r3, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if (SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8000f5e:	1cfb      	adds	r3, r7, #3
 8000f60:	781b      	ldrb	r3, [r3, #0]
 8000f62:	2b01      	cmp	r3, #1
 8000f64:	d101      	bne.n	8000f6a <HAL_PWR_EnterSLEEPMode+0x52>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8000f66:	bf30      	wfi
 8000f68:	e004      	b.n	8000f74 <HAL_PWR_EnterSLEEPMode+0x5c>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8000f6a:	bf40      	sev
    __WFE();
 8000f6c:	bf20      	wfe
    __WFE();
 8000f6e:	bf20      	wfe
 8000f70:	e000      	b.n	8000f74 <HAL_PWR_EnterSLEEPMode+0x5c>
        return ;
 8000f72:	46c0      	nop			@ (mov r8, r8)
  }
}
 8000f74:	46bd      	mov	sp, r7
 8000f76:	b002      	add	sp, #8
 8000f78:	bd80      	pop	{r7, pc}
 8000f7a:	46c0      	nop			@ (mov r8, r8)
 8000f7c:	40007000 	.word	0x40007000
 8000f80:	e000ed00 	.word	0xe000ed00

08000f84 <HAL_PWR_EnterSTOPMode>:
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop 0 or Stop 1 mode with WFE
  *                                         instruction.
  * @retval None
  */
void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b082      	sub	sp, #8
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
 8000f8c:	000a      	movs	r2, r1
 8000f8e:	1cfb      	adds	r3, r7, #3
 8000f90:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  if (Regulator != PWR_MAINREGULATOR_ON)
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d009      	beq.n	8000fac <HAL_PWR_EnterSTOPMode+0x28>
  {
    /* Stop mode with Low-Power Regulator */
    MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP1);
 8000f98:	4b14      	ldr	r3, [pc, #80]	@ (8000fec <HAL_PWR_EnterSTOPMode+0x68>)
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	2207      	movs	r2, #7
 8000f9e:	4393      	bics	r3, r2
 8000fa0:	001a      	movs	r2, r3
 8000fa2:	4b12      	ldr	r3, [pc, #72]	@ (8000fec <HAL_PWR_EnterSTOPMode+0x68>)
 8000fa4:	2101      	movs	r1, #1
 8000fa6:	430a      	orrs	r2, r1
 8000fa8:	601a      	str	r2, [r3, #0]
 8000faa:	e005      	b.n	8000fb8 <HAL_PWR_EnterSTOPMode+0x34>
  }
  else
  {
    /* Stop mode with Main Regulator */
    MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP0);
 8000fac:	4b0f      	ldr	r3, [pc, #60]	@ (8000fec <HAL_PWR_EnterSTOPMode+0x68>)
 8000fae:	681a      	ldr	r2, [r3, #0]
 8000fb0:	4b0e      	ldr	r3, [pc, #56]	@ (8000fec <HAL_PWR_EnterSTOPMode+0x68>)
 8000fb2:	2107      	movs	r1, #7
 8000fb4:	438a      	bics	r2, r1
 8000fb6:	601a      	str	r2, [r3, #0]
  }

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8000fb8:	4b0d      	ldr	r3, [pc, #52]	@ (8000ff0 <HAL_PWR_EnterSTOPMode+0x6c>)
 8000fba:	691a      	ldr	r2, [r3, #16]
 8000fbc:	4b0c      	ldr	r3, [pc, #48]	@ (8000ff0 <HAL_PWR_EnterSTOPMode+0x6c>)
 8000fbe:	2104      	movs	r1, #4
 8000fc0:	430a      	orrs	r2, r1
 8000fc2:	611a      	str	r2, [r3, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if (STOPEntry == PWR_STOPENTRY_WFI)
 8000fc4:	1cfb      	adds	r3, r7, #3
 8000fc6:	781b      	ldrb	r3, [r3, #0]
 8000fc8:	2b01      	cmp	r3, #1
 8000fca:	d101      	bne.n	8000fd0 <HAL_PWR_EnterSTOPMode+0x4c>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8000fcc:	bf30      	wfi
 8000fce:	e002      	b.n	8000fd6 <HAL_PWR_EnterSTOPMode+0x52>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8000fd0:	bf40      	sev
    __WFE();
 8000fd2:	bf20      	wfe
    __WFE();
 8000fd4:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8000fd6:	4b06      	ldr	r3, [pc, #24]	@ (8000ff0 <HAL_PWR_EnterSTOPMode+0x6c>)
 8000fd8:	691a      	ldr	r2, [r3, #16]
 8000fda:	4b05      	ldr	r3, [pc, #20]	@ (8000ff0 <HAL_PWR_EnterSTOPMode+0x6c>)
 8000fdc:	2104      	movs	r1, #4
 8000fde:	438a      	bics	r2, r1
 8000fe0:	611a      	str	r2, [r3, #16]
}
 8000fe2:	46c0      	nop			@ (mov r8, r8)
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	b002      	add	sp, #8
 8000fe8:	bd80      	pop	{r7, pc}
 8000fea:	46c0      	nop			@ (mov r8, r8)
 8000fec:	40007000 	.word	0x40007000
 8000ff0:	e000ed00 	.word	0xe000ed00

08000ff4 <HAL_PWR_EnterSTANDBYMode>:
  *         APC bit is set through HAL_PWREx_EnablePullUpPullDownConfig() API.
  * @note   Sram content can be kept setting RRS through HAL_PWREx_EnableSRAMRetention()
  * @retval None
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	af00      	add	r7, sp, #0
  /* Set Stand-by mode */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STANDBY);
 8000ff8:	4b09      	ldr	r3, [pc, #36]	@ (8001020 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	2207      	movs	r2, #7
 8000ffe:	4393      	bics	r3, r2
 8001000:	001a      	movs	r2, r3
 8001002:	4b07      	ldr	r3, [pc, #28]	@ (8001020 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 8001004:	2103      	movs	r1, #3
 8001006:	430a      	orrs	r2, r1
 8001008:	601a      	str	r2, [r3, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800100a:	4b06      	ldr	r3, [pc, #24]	@ (8001024 <HAL_PWR_EnterSTANDBYMode+0x30>)
 800100c:	691a      	ldr	r2, [r3, #16]
 800100e:	4b05      	ldr	r3, [pc, #20]	@ (8001024 <HAL_PWR_EnterSTANDBYMode+0x30>)
 8001010:	2104      	movs	r1, #4
 8001012:	430a      	orrs	r2, r1
 8001014:	611a      	str	r2, [r3, #16]
#if defined ( __CC_ARM)
  __force_stores();
#endif /* __CC_ARM */

  /* Request Wait For Interrupt */
  __WFI();
 8001016:	bf30      	wfi
}
 8001018:	46c0      	nop			@ (mov r8, r8)
 800101a:	46bd      	mov	sp, r7
 800101c:	bd80      	pop	{r7, pc}
 800101e:	46c0      	nop			@ (mov r8, r8)
 8001020:	40007000 	.word	0x40007000
 8001024:	e000ed00 	.word	0xe000ed00

08001028 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b084      	sub	sp, #16
 800102c:	af00      	add	r7, sp, #0
 800102e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8001030:	4b19      	ldr	r3, [pc, #100]	@ (8001098 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	4a19      	ldr	r2, [pc, #100]	@ (800109c <HAL_PWREx_ControlVoltageScaling+0x74>)
 8001036:	4013      	ands	r3, r2
 8001038:	0019      	movs	r1, r3
 800103a:	4b17      	ldr	r3, [pc, #92]	@ (8001098 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800103c:	687a      	ldr	r2, [r7, #4]
 800103e:	430a      	orrs	r2, r1
 8001040:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001042:	687a      	ldr	r2, [r7, #4]
 8001044:	2380      	movs	r3, #128	@ 0x80
 8001046:	009b      	lsls	r3, r3, #2
 8001048:	429a      	cmp	r2, r3
 800104a:	d11f      	bne.n	800108c <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 800104c:	4b14      	ldr	r3, [pc, #80]	@ (80010a0 <HAL_PWREx_ControlVoltageScaling+0x78>)
 800104e:	681a      	ldr	r2, [r3, #0]
 8001050:	0013      	movs	r3, r2
 8001052:	005b      	lsls	r3, r3, #1
 8001054:	189b      	adds	r3, r3, r2
 8001056:	005b      	lsls	r3, r3, #1
 8001058:	4912      	ldr	r1, [pc, #72]	@ (80010a4 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800105a:	0018      	movs	r0, r3
 800105c:	f7ff f850 	bl	8000100 <__udivsi3>
 8001060:	0003      	movs	r3, r0
 8001062:	3301      	adds	r3, #1
 8001064:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001066:	e008      	b.n	800107a <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8001068:	68fb      	ldr	r3, [r7, #12]
 800106a:	2b00      	cmp	r3, #0
 800106c:	d003      	beq.n	8001076 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 800106e:	68fb      	ldr	r3, [r7, #12]
 8001070:	3b01      	subs	r3, #1
 8001072:	60fb      	str	r3, [r7, #12]
 8001074:	e001      	b.n	800107a <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8001076:	2303      	movs	r3, #3
 8001078:	e009      	b.n	800108e <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800107a:	4b07      	ldr	r3, [pc, #28]	@ (8001098 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800107c:	695a      	ldr	r2, [r3, #20]
 800107e:	2380      	movs	r3, #128	@ 0x80
 8001080:	00db      	lsls	r3, r3, #3
 8001082:	401a      	ands	r2, r3
 8001084:	2380      	movs	r3, #128	@ 0x80
 8001086:	00db      	lsls	r3, r3, #3
 8001088:	429a      	cmp	r2, r3
 800108a:	d0ed      	beq.n	8001068 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 800108c:	2300      	movs	r3, #0
}
 800108e:	0018      	movs	r0, r3
 8001090:	46bd      	mov	sp, r7
 8001092:	b004      	add	sp, #16
 8001094:	bd80      	pop	{r7, pc}
 8001096:	46c0      	nop			@ (mov r8, r8)
 8001098:	40007000 	.word	0x40007000
 800109c:	fffff9ff 	.word	0xfffff9ff
 80010a0:	20000000 	.word	0x20000000
 80010a4:	000f4240 	.word	0x000f4240

080010a8 <HAL_PWREx_EnableLowPowerRunMode>:
  *        low power run mode
  * @note  In Low-power Run mode, all I/O pins keep the same state as in Run mode.
  * @retval None
  */
void HAL_PWREx_EnableLowPowerRunMode(void)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	af00      	add	r7, sp, #0
  /* Set Regulator parameter */
  SET_BIT(PWR->CR1, PWR_CR1_LPR);
 80010ac:	4b04      	ldr	r3, [pc, #16]	@ (80010c0 <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 80010ae:	681a      	ldr	r2, [r3, #0]
 80010b0:	4b03      	ldr	r3, [pc, #12]	@ (80010c0 <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 80010b2:	2180      	movs	r1, #128	@ 0x80
 80010b4:	01c9      	lsls	r1, r1, #7
 80010b6:	430a      	orrs	r2, r1
 80010b8:	601a      	str	r2, [r3, #0]
}
 80010ba:	46c0      	nop			@ (mov r8, r8)
 80010bc:	46bd      	mov	sp, r7
 80010be:	bd80      	pop	{r7, pc}
 80010c0:	40007000 	.word	0x40007000

080010c4 <HAL_PWREx_DisableLowPowerRunMode>:
  *        returns HAL_TIMEOUT status). The system clock frequency can then be
  *        increased above 2 MHz.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b082      	sub	sp, #8
 80010c8:	af00      	add	r7, sp, #0
  uint32_t wait_loop_index = ((PWR_REGLPF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 80010ca:	4b15      	ldr	r3, [pc, #84]	@ (8001120 <HAL_PWREx_DisableLowPowerRunMode+0x5c>)
 80010cc:	681a      	ldr	r2, [r3, #0]
 80010ce:	0013      	movs	r3, r2
 80010d0:	005b      	lsls	r3, r3, #1
 80010d2:	189b      	adds	r3, r3, r2
 80010d4:	005b      	lsls	r3, r3, #1
 80010d6:	4913      	ldr	r1, [pc, #76]	@ (8001124 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 80010d8:	0018      	movs	r0, r3
 80010da:	f7ff f811 	bl	8000100 <__udivsi3>
 80010de:	0003      	movs	r3, r0
 80010e0:	3301      	adds	r3, #1
 80010e2:	607b      	str	r3, [r7, #4]

  /* Clear LPR bit */
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 80010e4:	4b10      	ldr	r3, [pc, #64]	@ (8001128 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 80010e6:	681a      	ldr	r2, [r3, #0]
 80010e8:	4b0f      	ldr	r3, [pc, #60]	@ (8001128 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 80010ea:	4910      	ldr	r1, [pc, #64]	@ (800112c <HAL_PWREx_DisableLowPowerRunMode+0x68>)
 80010ec:	400a      	ands	r2, r1
 80010ee:	601a      	str	r2, [r3, #0]

  /* Wait until REGLPF is reset */
  while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))
 80010f0:	e008      	b.n	8001104 <HAL_PWREx_DisableLowPowerRunMode+0x40>
  {
    if (wait_loop_index != 0U)
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d003      	beq.n	8001100 <HAL_PWREx_DisableLowPowerRunMode+0x3c>
    {
      wait_loop_index--;
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	3b01      	subs	r3, #1
 80010fc:	607b      	str	r3, [r7, #4]
 80010fe:	e001      	b.n	8001104 <HAL_PWREx_DisableLowPowerRunMode+0x40>
    }
    else
    {
      return HAL_TIMEOUT;
 8001100:	2303      	movs	r3, #3
 8001102:	e009      	b.n	8001118 <HAL_PWREx_DisableLowPowerRunMode+0x54>
  while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))
 8001104:	4b08      	ldr	r3, [pc, #32]	@ (8001128 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 8001106:	695a      	ldr	r2, [r3, #20]
 8001108:	2380      	movs	r3, #128	@ 0x80
 800110a:	009b      	lsls	r3, r3, #2
 800110c:	401a      	ands	r2, r3
 800110e:	2380      	movs	r3, #128	@ 0x80
 8001110:	009b      	lsls	r3, r3, #2
 8001112:	429a      	cmp	r2, r3
 8001114:	d0ed      	beq.n	80010f2 <HAL_PWREx_DisableLowPowerRunMode+0x2e>
    }
  }

  return HAL_OK;
 8001116:	2300      	movs	r3, #0
}
 8001118:	0018      	movs	r0, r3
 800111a:	46bd      	mov	sp, r7
 800111c:	b002      	add	sp, #8
 800111e:	bd80      	pop	{r7, pc}
 8001120:	20000000 	.word	0x20000000
 8001124:	000f4240 	.word	0x000f4240
 8001128:	40007000 	.word	0x40007000
 800112c:	ffffbfff 	.word	0xffffbfff

08001130 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b088      	sub	sp, #32
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	2b00      	cmp	r3, #0
 800113c:	d101      	bne.n	8001142 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800113e:	2301      	movs	r3, #1
 8001140:	e2f3      	b.n	800172a <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	2201      	movs	r2, #1
 8001148:	4013      	ands	r3, r2
 800114a:	d100      	bne.n	800114e <HAL_RCC_OscConfig+0x1e>
 800114c:	e07c      	b.n	8001248 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800114e:	4bc3      	ldr	r3, [pc, #780]	@ (800145c <HAL_RCC_OscConfig+0x32c>)
 8001150:	689b      	ldr	r3, [r3, #8]
 8001152:	2238      	movs	r2, #56	@ 0x38
 8001154:	4013      	ands	r3, r2
 8001156:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001158:	4bc0      	ldr	r3, [pc, #768]	@ (800145c <HAL_RCC_OscConfig+0x32c>)
 800115a:	68db      	ldr	r3, [r3, #12]
 800115c:	2203      	movs	r2, #3
 800115e:	4013      	ands	r3, r2
 8001160:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8001162:	69bb      	ldr	r3, [r7, #24]
 8001164:	2b10      	cmp	r3, #16
 8001166:	d102      	bne.n	800116e <HAL_RCC_OscConfig+0x3e>
 8001168:	697b      	ldr	r3, [r7, #20]
 800116a:	2b03      	cmp	r3, #3
 800116c:	d002      	beq.n	8001174 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 800116e:	69bb      	ldr	r3, [r7, #24]
 8001170:	2b08      	cmp	r3, #8
 8001172:	d10b      	bne.n	800118c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001174:	4bb9      	ldr	r3, [pc, #740]	@ (800145c <HAL_RCC_OscConfig+0x32c>)
 8001176:	681a      	ldr	r2, [r3, #0]
 8001178:	2380      	movs	r3, #128	@ 0x80
 800117a:	029b      	lsls	r3, r3, #10
 800117c:	4013      	ands	r3, r2
 800117e:	d062      	beq.n	8001246 <HAL_RCC_OscConfig+0x116>
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	685b      	ldr	r3, [r3, #4]
 8001184:	2b00      	cmp	r3, #0
 8001186:	d15e      	bne.n	8001246 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8001188:	2301      	movs	r3, #1
 800118a:	e2ce      	b.n	800172a <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	685a      	ldr	r2, [r3, #4]
 8001190:	2380      	movs	r3, #128	@ 0x80
 8001192:	025b      	lsls	r3, r3, #9
 8001194:	429a      	cmp	r2, r3
 8001196:	d107      	bne.n	80011a8 <HAL_RCC_OscConfig+0x78>
 8001198:	4bb0      	ldr	r3, [pc, #704]	@ (800145c <HAL_RCC_OscConfig+0x32c>)
 800119a:	681a      	ldr	r2, [r3, #0]
 800119c:	4baf      	ldr	r3, [pc, #700]	@ (800145c <HAL_RCC_OscConfig+0x32c>)
 800119e:	2180      	movs	r1, #128	@ 0x80
 80011a0:	0249      	lsls	r1, r1, #9
 80011a2:	430a      	orrs	r2, r1
 80011a4:	601a      	str	r2, [r3, #0]
 80011a6:	e020      	b.n	80011ea <HAL_RCC_OscConfig+0xba>
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	685a      	ldr	r2, [r3, #4]
 80011ac:	23a0      	movs	r3, #160	@ 0xa0
 80011ae:	02db      	lsls	r3, r3, #11
 80011b0:	429a      	cmp	r2, r3
 80011b2:	d10e      	bne.n	80011d2 <HAL_RCC_OscConfig+0xa2>
 80011b4:	4ba9      	ldr	r3, [pc, #676]	@ (800145c <HAL_RCC_OscConfig+0x32c>)
 80011b6:	681a      	ldr	r2, [r3, #0]
 80011b8:	4ba8      	ldr	r3, [pc, #672]	@ (800145c <HAL_RCC_OscConfig+0x32c>)
 80011ba:	2180      	movs	r1, #128	@ 0x80
 80011bc:	02c9      	lsls	r1, r1, #11
 80011be:	430a      	orrs	r2, r1
 80011c0:	601a      	str	r2, [r3, #0]
 80011c2:	4ba6      	ldr	r3, [pc, #664]	@ (800145c <HAL_RCC_OscConfig+0x32c>)
 80011c4:	681a      	ldr	r2, [r3, #0]
 80011c6:	4ba5      	ldr	r3, [pc, #660]	@ (800145c <HAL_RCC_OscConfig+0x32c>)
 80011c8:	2180      	movs	r1, #128	@ 0x80
 80011ca:	0249      	lsls	r1, r1, #9
 80011cc:	430a      	orrs	r2, r1
 80011ce:	601a      	str	r2, [r3, #0]
 80011d0:	e00b      	b.n	80011ea <HAL_RCC_OscConfig+0xba>
 80011d2:	4ba2      	ldr	r3, [pc, #648]	@ (800145c <HAL_RCC_OscConfig+0x32c>)
 80011d4:	681a      	ldr	r2, [r3, #0]
 80011d6:	4ba1      	ldr	r3, [pc, #644]	@ (800145c <HAL_RCC_OscConfig+0x32c>)
 80011d8:	49a1      	ldr	r1, [pc, #644]	@ (8001460 <HAL_RCC_OscConfig+0x330>)
 80011da:	400a      	ands	r2, r1
 80011dc:	601a      	str	r2, [r3, #0]
 80011de:	4b9f      	ldr	r3, [pc, #636]	@ (800145c <HAL_RCC_OscConfig+0x32c>)
 80011e0:	681a      	ldr	r2, [r3, #0]
 80011e2:	4b9e      	ldr	r3, [pc, #632]	@ (800145c <HAL_RCC_OscConfig+0x32c>)
 80011e4:	499f      	ldr	r1, [pc, #636]	@ (8001464 <HAL_RCC_OscConfig+0x334>)
 80011e6:	400a      	ands	r2, r1
 80011e8:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	685b      	ldr	r3, [r3, #4]
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d014      	beq.n	800121c <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80011f2:	f7ff fbaf 	bl	8000954 <HAL_GetTick>
 80011f6:	0003      	movs	r3, r0
 80011f8:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80011fa:	e008      	b.n	800120e <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80011fc:	f7ff fbaa 	bl	8000954 <HAL_GetTick>
 8001200:	0002      	movs	r2, r0
 8001202:	693b      	ldr	r3, [r7, #16]
 8001204:	1ad3      	subs	r3, r2, r3
 8001206:	2b64      	cmp	r3, #100	@ 0x64
 8001208:	d901      	bls.n	800120e <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 800120a:	2303      	movs	r3, #3
 800120c:	e28d      	b.n	800172a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800120e:	4b93      	ldr	r3, [pc, #588]	@ (800145c <HAL_RCC_OscConfig+0x32c>)
 8001210:	681a      	ldr	r2, [r3, #0]
 8001212:	2380      	movs	r3, #128	@ 0x80
 8001214:	029b      	lsls	r3, r3, #10
 8001216:	4013      	ands	r3, r2
 8001218:	d0f0      	beq.n	80011fc <HAL_RCC_OscConfig+0xcc>
 800121a:	e015      	b.n	8001248 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800121c:	f7ff fb9a 	bl	8000954 <HAL_GetTick>
 8001220:	0003      	movs	r3, r0
 8001222:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001224:	e008      	b.n	8001238 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001226:	f7ff fb95 	bl	8000954 <HAL_GetTick>
 800122a:	0002      	movs	r2, r0
 800122c:	693b      	ldr	r3, [r7, #16]
 800122e:	1ad3      	subs	r3, r2, r3
 8001230:	2b64      	cmp	r3, #100	@ 0x64
 8001232:	d901      	bls.n	8001238 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8001234:	2303      	movs	r3, #3
 8001236:	e278      	b.n	800172a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001238:	4b88      	ldr	r3, [pc, #544]	@ (800145c <HAL_RCC_OscConfig+0x32c>)
 800123a:	681a      	ldr	r2, [r3, #0]
 800123c:	2380      	movs	r3, #128	@ 0x80
 800123e:	029b      	lsls	r3, r3, #10
 8001240:	4013      	ands	r3, r2
 8001242:	d1f0      	bne.n	8001226 <HAL_RCC_OscConfig+0xf6>
 8001244:	e000      	b.n	8001248 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001246:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	2202      	movs	r2, #2
 800124e:	4013      	ands	r3, r2
 8001250:	d100      	bne.n	8001254 <HAL_RCC_OscConfig+0x124>
 8001252:	e099      	b.n	8001388 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001254:	4b81      	ldr	r3, [pc, #516]	@ (800145c <HAL_RCC_OscConfig+0x32c>)
 8001256:	689b      	ldr	r3, [r3, #8]
 8001258:	2238      	movs	r2, #56	@ 0x38
 800125a:	4013      	ands	r3, r2
 800125c:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800125e:	4b7f      	ldr	r3, [pc, #508]	@ (800145c <HAL_RCC_OscConfig+0x32c>)
 8001260:	68db      	ldr	r3, [r3, #12]
 8001262:	2203      	movs	r2, #3
 8001264:	4013      	ands	r3, r2
 8001266:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8001268:	69bb      	ldr	r3, [r7, #24]
 800126a:	2b10      	cmp	r3, #16
 800126c:	d102      	bne.n	8001274 <HAL_RCC_OscConfig+0x144>
 800126e:	697b      	ldr	r3, [r7, #20]
 8001270:	2b02      	cmp	r3, #2
 8001272:	d002      	beq.n	800127a <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8001274:	69bb      	ldr	r3, [r7, #24]
 8001276:	2b00      	cmp	r3, #0
 8001278:	d135      	bne.n	80012e6 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800127a:	4b78      	ldr	r3, [pc, #480]	@ (800145c <HAL_RCC_OscConfig+0x32c>)
 800127c:	681a      	ldr	r2, [r3, #0]
 800127e:	2380      	movs	r3, #128	@ 0x80
 8001280:	00db      	lsls	r3, r3, #3
 8001282:	4013      	ands	r3, r2
 8001284:	d005      	beq.n	8001292 <HAL_RCC_OscConfig+0x162>
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	68db      	ldr	r3, [r3, #12]
 800128a:	2b00      	cmp	r3, #0
 800128c:	d101      	bne.n	8001292 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 800128e:	2301      	movs	r3, #1
 8001290:	e24b      	b.n	800172a <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001292:	4b72      	ldr	r3, [pc, #456]	@ (800145c <HAL_RCC_OscConfig+0x32c>)
 8001294:	685b      	ldr	r3, [r3, #4]
 8001296:	4a74      	ldr	r2, [pc, #464]	@ (8001468 <HAL_RCC_OscConfig+0x338>)
 8001298:	4013      	ands	r3, r2
 800129a:	0019      	movs	r1, r3
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	695b      	ldr	r3, [r3, #20]
 80012a0:	021a      	lsls	r2, r3, #8
 80012a2:	4b6e      	ldr	r3, [pc, #440]	@ (800145c <HAL_RCC_OscConfig+0x32c>)
 80012a4:	430a      	orrs	r2, r1
 80012a6:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 80012a8:	69bb      	ldr	r3, [r7, #24]
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d112      	bne.n	80012d4 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80012ae:	4b6b      	ldr	r3, [pc, #428]	@ (800145c <HAL_RCC_OscConfig+0x32c>)
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	4a6e      	ldr	r2, [pc, #440]	@ (800146c <HAL_RCC_OscConfig+0x33c>)
 80012b4:	4013      	ands	r3, r2
 80012b6:	0019      	movs	r1, r3
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	691a      	ldr	r2, [r3, #16]
 80012bc:	4b67      	ldr	r3, [pc, #412]	@ (800145c <HAL_RCC_OscConfig+0x32c>)
 80012be:	430a      	orrs	r2, r1
 80012c0:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80012c2:	4b66      	ldr	r3, [pc, #408]	@ (800145c <HAL_RCC_OscConfig+0x32c>)
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	0adb      	lsrs	r3, r3, #11
 80012c8:	2207      	movs	r2, #7
 80012ca:	4013      	ands	r3, r2
 80012cc:	4a68      	ldr	r2, [pc, #416]	@ (8001470 <HAL_RCC_OscConfig+0x340>)
 80012ce:	40da      	lsrs	r2, r3
 80012d0:	4b68      	ldr	r3, [pc, #416]	@ (8001474 <HAL_RCC_OscConfig+0x344>)
 80012d2:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80012d4:	4b68      	ldr	r3, [pc, #416]	@ (8001478 <HAL_RCC_OscConfig+0x348>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	0018      	movs	r0, r3
 80012da:	f7ff fadf 	bl	800089c <HAL_InitTick>
 80012de:	1e03      	subs	r3, r0, #0
 80012e0:	d051      	beq.n	8001386 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 80012e2:	2301      	movs	r3, #1
 80012e4:	e221      	b.n	800172a <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	68db      	ldr	r3, [r3, #12]
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d030      	beq.n	8001350 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80012ee:	4b5b      	ldr	r3, [pc, #364]	@ (800145c <HAL_RCC_OscConfig+0x32c>)
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	4a5e      	ldr	r2, [pc, #376]	@ (800146c <HAL_RCC_OscConfig+0x33c>)
 80012f4:	4013      	ands	r3, r2
 80012f6:	0019      	movs	r1, r3
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	691a      	ldr	r2, [r3, #16]
 80012fc:	4b57      	ldr	r3, [pc, #348]	@ (800145c <HAL_RCC_OscConfig+0x32c>)
 80012fe:	430a      	orrs	r2, r1
 8001300:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8001302:	4b56      	ldr	r3, [pc, #344]	@ (800145c <HAL_RCC_OscConfig+0x32c>)
 8001304:	681a      	ldr	r2, [r3, #0]
 8001306:	4b55      	ldr	r3, [pc, #340]	@ (800145c <HAL_RCC_OscConfig+0x32c>)
 8001308:	2180      	movs	r1, #128	@ 0x80
 800130a:	0049      	lsls	r1, r1, #1
 800130c:	430a      	orrs	r2, r1
 800130e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001310:	f7ff fb20 	bl	8000954 <HAL_GetTick>
 8001314:	0003      	movs	r3, r0
 8001316:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001318:	e008      	b.n	800132c <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800131a:	f7ff fb1b 	bl	8000954 <HAL_GetTick>
 800131e:	0002      	movs	r2, r0
 8001320:	693b      	ldr	r3, [r7, #16]
 8001322:	1ad3      	subs	r3, r2, r3
 8001324:	2b02      	cmp	r3, #2
 8001326:	d901      	bls.n	800132c <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8001328:	2303      	movs	r3, #3
 800132a:	e1fe      	b.n	800172a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800132c:	4b4b      	ldr	r3, [pc, #300]	@ (800145c <HAL_RCC_OscConfig+0x32c>)
 800132e:	681a      	ldr	r2, [r3, #0]
 8001330:	2380      	movs	r3, #128	@ 0x80
 8001332:	00db      	lsls	r3, r3, #3
 8001334:	4013      	ands	r3, r2
 8001336:	d0f0      	beq.n	800131a <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001338:	4b48      	ldr	r3, [pc, #288]	@ (800145c <HAL_RCC_OscConfig+0x32c>)
 800133a:	685b      	ldr	r3, [r3, #4]
 800133c:	4a4a      	ldr	r2, [pc, #296]	@ (8001468 <HAL_RCC_OscConfig+0x338>)
 800133e:	4013      	ands	r3, r2
 8001340:	0019      	movs	r1, r3
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	695b      	ldr	r3, [r3, #20]
 8001346:	021a      	lsls	r2, r3, #8
 8001348:	4b44      	ldr	r3, [pc, #272]	@ (800145c <HAL_RCC_OscConfig+0x32c>)
 800134a:	430a      	orrs	r2, r1
 800134c:	605a      	str	r2, [r3, #4]
 800134e:	e01b      	b.n	8001388 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8001350:	4b42      	ldr	r3, [pc, #264]	@ (800145c <HAL_RCC_OscConfig+0x32c>)
 8001352:	681a      	ldr	r2, [r3, #0]
 8001354:	4b41      	ldr	r3, [pc, #260]	@ (800145c <HAL_RCC_OscConfig+0x32c>)
 8001356:	4949      	ldr	r1, [pc, #292]	@ (800147c <HAL_RCC_OscConfig+0x34c>)
 8001358:	400a      	ands	r2, r1
 800135a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800135c:	f7ff fafa 	bl	8000954 <HAL_GetTick>
 8001360:	0003      	movs	r3, r0
 8001362:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001364:	e008      	b.n	8001378 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001366:	f7ff faf5 	bl	8000954 <HAL_GetTick>
 800136a:	0002      	movs	r2, r0
 800136c:	693b      	ldr	r3, [r7, #16]
 800136e:	1ad3      	subs	r3, r2, r3
 8001370:	2b02      	cmp	r3, #2
 8001372:	d901      	bls.n	8001378 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8001374:	2303      	movs	r3, #3
 8001376:	e1d8      	b.n	800172a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001378:	4b38      	ldr	r3, [pc, #224]	@ (800145c <HAL_RCC_OscConfig+0x32c>)
 800137a:	681a      	ldr	r2, [r3, #0]
 800137c:	2380      	movs	r3, #128	@ 0x80
 800137e:	00db      	lsls	r3, r3, #3
 8001380:	4013      	ands	r3, r2
 8001382:	d1f0      	bne.n	8001366 <HAL_RCC_OscConfig+0x236>
 8001384:	e000      	b.n	8001388 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001386:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	2208      	movs	r2, #8
 800138e:	4013      	ands	r3, r2
 8001390:	d047      	beq.n	8001422 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001392:	4b32      	ldr	r3, [pc, #200]	@ (800145c <HAL_RCC_OscConfig+0x32c>)
 8001394:	689b      	ldr	r3, [r3, #8]
 8001396:	2238      	movs	r2, #56	@ 0x38
 8001398:	4013      	ands	r3, r2
 800139a:	2b18      	cmp	r3, #24
 800139c:	d10a      	bne.n	80013b4 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 800139e:	4b2f      	ldr	r3, [pc, #188]	@ (800145c <HAL_RCC_OscConfig+0x32c>)
 80013a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80013a2:	2202      	movs	r2, #2
 80013a4:	4013      	ands	r3, r2
 80013a6:	d03c      	beq.n	8001422 <HAL_RCC_OscConfig+0x2f2>
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	699b      	ldr	r3, [r3, #24]
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d138      	bne.n	8001422 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 80013b0:	2301      	movs	r3, #1
 80013b2:	e1ba      	b.n	800172a <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	699b      	ldr	r3, [r3, #24]
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d019      	beq.n	80013f0 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 80013bc:	4b27      	ldr	r3, [pc, #156]	@ (800145c <HAL_RCC_OscConfig+0x32c>)
 80013be:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80013c0:	4b26      	ldr	r3, [pc, #152]	@ (800145c <HAL_RCC_OscConfig+0x32c>)
 80013c2:	2101      	movs	r1, #1
 80013c4:	430a      	orrs	r2, r1
 80013c6:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013c8:	f7ff fac4 	bl	8000954 <HAL_GetTick>
 80013cc:	0003      	movs	r3, r0
 80013ce:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80013d0:	e008      	b.n	80013e4 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80013d2:	f7ff fabf 	bl	8000954 <HAL_GetTick>
 80013d6:	0002      	movs	r2, r0
 80013d8:	693b      	ldr	r3, [r7, #16]
 80013da:	1ad3      	subs	r3, r2, r3
 80013dc:	2b02      	cmp	r3, #2
 80013de:	d901      	bls.n	80013e4 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 80013e0:	2303      	movs	r3, #3
 80013e2:	e1a2      	b.n	800172a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80013e4:	4b1d      	ldr	r3, [pc, #116]	@ (800145c <HAL_RCC_OscConfig+0x32c>)
 80013e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80013e8:	2202      	movs	r2, #2
 80013ea:	4013      	ands	r3, r2
 80013ec:	d0f1      	beq.n	80013d2 <HAL_RCC_OscConfig+0x2a2>
 80013ee:	e018      	b.n	8001422 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80013f0:	4b1a      	ldr	r3, [pc, #104]	@ (800145c <HAL_RCC_OscConfig+0x32c>)
 80013f2:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80013f4:	4b19      	ldr	r3, [pc, #100]	@ (800145c <HAL_RCC_OscConfig+0x32c>)
 80013f6:	2101      	movs	r1, #1
 80013f8:	438a      	bics	r2, r1
 80013fa:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013fc:	f7ff faaa 	bl	8000954 <HAL_GetTick>
 8001400:	0003      	movs	r3, r0
 8001402:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001404:	e008      	b.n	8001418 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001406:	f7ff faa5 	bl	8000954 <HAL_GetTick>
 800140a:	0002      	movs	r2, r0
 800140c:	693b      	ldr	r3, [r7, #16]
 800140e:	1ad3      	subs	r3, r2, r3
 8001410:	2b02      	cmp	r3, #2
 8001412:	d901      	bls.n	8001418 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8001414:	2303      	movs	r3, #3
 8001416:	e188      	b.n	800172a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001418:	4b10      	ldr	r3, [pc, #64]	@ (800145c <HAL_RCC_OscConfig+0x32c>)
 800141a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800141c:	2202      	movs	r2, #2
 800141e:	4013      	ands	r3, r2
 8001420:	d1f1      	bne.n	8001406 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	2204      	movs	r2, #4
 8001428:	4013      	ands	r3, r2
 800142a:	d100      	bne.n	800142e <HAL_RCC_OscConfig+0x2fe>
 800142c:	e0c6      	b.n	80015bc <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 800142e:	231f      	movs	r3, #31
 8001430:	18fb      	adds	r3, r7, r3
 8001432:	2200      	movs	r2, #0
 8001434:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001436:	4b09      	ldr	r3, [pc, #36]	@ (800145c <HAL_RCC_OscConfig+0x32c>)
 8001438:	689b      	ldr	r3, [r3, #8]
 800143a:	2238      	movs	r2, #56	@ 0x38
 800143c:	4013      	ands	r3, r2
 800143e:	2b20      	cmp	r3, #32
 8001440:	d11e      	bne.n	8001480 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8001442:	4b06      	ldr	r3, [pc, #24]	@ (800145c <HAL_RCC_OscConfig+0x32c>)
 8001444:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001446:	2202      	movs	r2, #2
 8001448:	4013      	ands	r3, r2
 800144a:	d100      	bne.n	800144e <HAL_RCC_OscConfig+0x31e>
 800144c:	e0b6      	b.n	80015bc <HAL_RCC_OscConfig+0x48c>
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	689b      	ldr	r3, [r3, #8]
 8001452:	2b00      	cmp	r3, #0
 8001454:	d000      	beq.n	8001458 <HAL_RCC_OscConfig+0x328>
 8001456:	e0b1      	b.n	80015bc <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8001458:	2301      	movs	r3, #1
 800145a:	e166      	b.n	800172a <HAL_RCC_OscConfig+0x5fa>
 800145c:	40021000 	.word	0x40021000
 8001460:	fffeffff 	.word	0xfffeffff
 8001464:	fffbffff 	.word	0xfffbffff
 8001468:	ffff80ff 	.word	0xffff80ff
 800146c:	ffffc7ff 	.word	0xffffc7ff
 8001470:	00f42400 	.word	0x00f42400
 8001474:	20000000 	.word	0x20000000
 8001478:	20000004 	.word	0x20000004
 800147c:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001480:	4bac      	ldr	r3, [pc, #688]	@ (8001734 <HAL_RCC_OscConfig+0x604>)
 8001482:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001484:	2380      	movs	r3, #128	@ 0x80
 8001486:	055b      	lsls	r3, r3, #21
 8001488:	4013      	ands	r3, r2
 800148a:	d101      	bne.n	8001490 <HAL_RCC_OscConfig+0x360>
 800148c:	2301      	movs	r3, #1
 800148e:	e000      	b.n	8001492 <HAL_RCC_OscConfig+0x362>
 8001490:	2300      	movs	r3, #0
 8001492:	2b00      	cmp	r3, #0
 8001494:	d011      	beq.n	80014ba <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8001496:	4ba7      	ldr	r3, [pc, #668]	@ (8001734 <HAL_RCC_OscConfig+0x604>)
 8001498:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800149a:	4ba6      	ldr	r3, [pc, #664]	@ (8001734 <HAL_RCC_OscConfig+0x604>)
 800149c:	2180      	movs	r1, #128	@ 0x80
 800149e:	0549      	lsls	r1, r1, #21
 80014a0:	430a      	orrs	r2, r1
 80014a2:	63da      	str	r2, [r3, #60]	@ 0x3c
 80014a4:	4ba3      	ldr	r3, [pc, #652]	@ (8001734 <HAL_RCC_OscConfig+0x604>)
 80014a6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80014a8:	2380      	movs	r3, #128	@ 0x80
 80014aa:	055b      	lsls	r3, r3, #21
 80014ac:	4013      	ands	r3, r2
 80014ae:	60fb      	str	r3, [r7, #12]
 80014b0:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 80014b2:	231f      	movs	r3, #31
 80014b4:	18fb      	adds	r3, r7, r3
 80014b6:	2201      	movs	r2, #1
 80014b8:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80014ba:	4b9f      	ldr	r3, [pc, #636]	@ (8001738 <HAL_RCC_OscConfig+0x608>)
 80014bc:	681a      	ldr	r2, [r3, #0]
 80014be:	2380      	movs	r3, #128	@ 0x80
 80014c0:	005b      	lsls	r3, r3, #1
 80014c2:	4013      	ands	r3, r2
 80014c4:	d11a      	bne.n	80014fc <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80014c6:	4b9c      	ldr	r3, [pc, #624]	@ (8001738 <HAL_RCC_OscConfig+0x608>)
 80014c8:	681a      	ldr	r2, [r3, #0]
 80014ca:	4b9b      	ldr	r3, [pc, #620]	@ (8001738 <HAL_RCC_OscConfig+0x608>)
 80014cc:	2180      	movs	r1, #128	@ 0x80
 80014ce:	0049      	lsls	r1, r1, #1
 80014d0:	430a      	orrs	r2, r1
 80014d2:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 80014d4:	f7ff fa3e 	bl	8000954 <HAL_GetTick>
 80014d8:	0003      	movs	r3, r0
 80014da:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80014dc:	e008      	b.n	80014f0 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80014de:	f7ff fa39 	bl	8000954 <HAL_GetTick>
 80014e2:	0002      	movs	r2, r0
 80014e4:	693b      	ldr	r3, [r7, #16]
 80014e6:	1ad3      	subs	r3, r2, r3
 80014e8:	2b02      	cmp	r3, #2
 80014ea:	d901      	bls.n	80014f0 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 80014ec:	2303      	movs	r3, #3
 80014ee:	e11c      	b.n	800172a <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80014f0:	4b91      	ldr	r3, [pc, #580]	@ (8001738 <HAL_RCC_OscConfig+0x608>)
 80014f2:	681a      	ldr	r2, [r3, #0]
 80014f4:	2380      	movs	r3, #128	@ 0x80
 80014f6:	005b      	lsls	r3, r3, #1
 80014f8:	4013      	ands	r3, r2
 80014fa:	d0f0      	beq.n	80014de <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	689b      	ldr	r3, [r3, #8]
 8001500:	2b01      	cmp	r3, #1
 8001502:	d106      	bne.n	8001512 <HAL_RCC_OscConfig+0x3e2>
 8001504:	4b8b      	ldr	r3, [pc, #556]	@ (8001734 <HAL_RCC_OscConfig+0x604>)
 8001506:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001508:	4b8a      	ldr	r3, [pc, #552]	@ (8001734 <HAL_RCC_OscConfig+0x604>)
 800150a:	2101      	movs	r1, #1
 800150c:	430a      	orrs	r2, r1
 800150e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001510:	e01c      	b.n	800154c <HAL_RCC_OscConfig+0x41c>
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	689b      	ldr	r3, [r3, #8]
 8001516:	2b05      	cmp	r3, #5
 8001518:	d10c      	bne.n	8001534 <HAL_RCC_OscConfig+0x404>
 800151a:	4b86      	ldr	r3, [pc, #536]	@ (8001734 <HAL_RCC_OscConfig+0x604>)
 800151c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800151e:	4b85      	ldr	r3, [pc, #532]	@ (8001734 <HAL_RCC_OscConfig+0x604>)
 8001520:	2104      	movs	r1, #4
 8001522:	430a      	orrs	r2, r1
 8001524:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001526:	4b83      	ldr	r3, [pc, #524]	@ (8001734 <HAL_RCC_OscConfig+0x604>)
 8001528:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800152a:	4b82      	ldr	r3, [pc, #520]	@ (8001734 <HAL_RCC_OscConfig+0x604>)
 800152c:	2101      	movs	r1, #1
 800152e:	430a      	orrs	r2, r1
 8001530:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001532:	e00b      	b.n	800154c <HAL_RCC_OscConfig+0x41c>
 8001534:	4b7f      	ldr	r3, [pc, #508]	@ (8001734 <HAL_RCC_OscConfig+0x604>)
 8001536:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001538:	4b7e      	ldr	r3, [pc, #504]	@ (8001734 <HAL_RCC_OscConfig+0x604>)
 800153a:	2101      	movs	r1, #1
 800153c:	438a      	bics	r2, r1
 800153e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001540:	4b7c      	ldr	r3, [pc, #496]	@ (8001734 <HAL_RCC_OscConfig+0x604>)
 8001542:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001544:	4b7b      	ldr	r3, [pc, #492]	@ (8001734 <HAL_RCC_OscConfig+0x604>)
 8001546:	2104      	movs	r1, #4
 8001548:	438a      	bics	r2, r1
 800154a:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	689b      	ldr	r3, [r3, #8]
 8001550:	2b00      	cmp	r3, #0
 8001552:	d014      	beq.n	800157e <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001554:	f7ff f9fe 	bl	8000954 <HAL_GetTick>
 8001558:	0003      	movs	r3, r0
 800155a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800155c:	e009      	b.n	8001572 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800155e:	f7ff f9f9 	bl	8000954 <HAL_GetTick>
 8001562:	0002      	movs	r2, r0
 8001564:	693b      	ldr	r3, [r7, #16]
 8001566:	1ad3      	subs	r3, r2, r3
 8001568:	4a74      	ldr	r2, [pc, #464]	@ (800173c <HAL_RCC_OscConfig+0x60c>)
 800156a:	4293      	cmp	r3, r2
 800156c:	d901      	bls.n	8001572 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 800156e:	2303      	movs	r3, #3
 8001570:	e0db      	b.n	800172a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001572:	4b70      	ldr	r3, [pc, #448]	@ (8001734 <HAL_RCC_OscConfig+0x604>)
 8001574:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001576:	2202      	movs	r2, #2
 8001578:	4013      	ands	r3, r2
 800157a:	d0f0      	beq.n	800155e <HAL_RCC_OscConfig+0x42e>
 800157c:	e013      	b.n	80015a6 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800157e:	f7ff f9e9 	bl	8000954 <HAL_GetTick>
 8001582:	0003      	movs	r3, r0
 8001584:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001586:	e009      	b.n	800159c <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001588:	f7ff f9e4 	bl	8000954 <HAL_GetTick>
 800158c:	0002      	movs	r2, r0
 800158e:	693b      	ldr	r3, [r7, #16]
 8001590:	1ad3      	subs	r3, r2, r3
 8001592:	4a6a      	ldr	r2, [pc, #424]	@ (800173c <HAL_RCC_OscConfig+0x60c>)
 8001594:	4293      	cmp	r3, r2
 8001596:	d901      	bls.n	800159c <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8001598:	2303      	movs	r3, #3
 800159a:	e0c6      	b.n	800172a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800159c:	4b65      	ldr	r3, [pc, #404]	@ (8001734 <HAL_RCC_OscConfig+0x604>)
 800159e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80015a0:	2202      	movs	r2, #2
 80015a2:	4013      	ands	r3, r2
 80015a4:	d1f0      	bne.n	8001588 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80015a6:	231f      	movs	r3, #31
 80015a8:	18fb      	adds	r3, r7, r3
 80015aa:	781b      	ldrb	r3, [r3, #0]
 80015ac:	2b01      	cmp	r3, #1
 80015ae:	d105      	bne.n	80015bc <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80015b0:	4b60      	ldr	r3, [pc, #384]	@ (8001734 <HAL_RCC_OscConfig+0x604>)
 80015b2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80015b4:	4b5f      	ldr	r3, [pc, #380]	@ (8001734 <HAL_RCC_OscConfig+0x604>)
 80015b6:	4962      	ldr	r1, [pc, #392]	@ (8001740 <HAL_RCC_OscConfig+0x610>)
 80015b8:	400a      	ands	r2, r1
 80015ba:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	69db      	ldr	r3, [r3, #28]
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d100      	bne.n	80015c6 <HAL_RCC_OscConfig+0x496>
 80015c4:	e0b0      	b.n	8001728 <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80015c6:	4b5b      	ldr	r3, [pc, #364]	@ (8001734 <HAL_RCC_OscConfig+0x604>)
 80015c8:	689b      	ldr	r3, [r3, #8]
 80015ca:	2238      	movs	r2, #56	@ 0x38
 80015cc:	4013      	ands	r3, r2
 80015ce:	2b10      	cmp	r3, #16
 80015d0:	d100      	bne.n	80015d4 <HAL_RCC_OscConfig+0x4a4>
 80015d2:	e078      	b.n	80016c6 <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	69db      	ldr	r3, [r3, #28]
 80015d8:	2b02      	cmp	r3, #2
 80015da:	d153      	bne.n	8001684 <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80015dc:	4b55      	ldr	r3, [pc, #340]	@ (8001734 <HAL_RCC_OscConfig+0x604>)
 80015de:	681a      	ldr	r2, [r3, #0]
 80015e0:	4b54      	ldr	r3, [pc, #336]	@ (8001734 <HAL_RCC_OscConfig+0x604>)
 80015e2:	4958      	ldr	r1, [pc, #352]	@ (8001744 <HAL_RCC_OscConfig+0x614>)
 80015e4:	400a      	ands	r2, r1
 80015e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015e8:	f7ff f9b4 	bl	8000954 <HAL_GetTick>
 80015ec:	0003      	movs	r3, r0
 80015ee:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80015f0:	e008      	b.n	8001604 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80015f2:	f7ff f9af 	bl	8000954 <HAL_GetTick>
 80015f6:	0002      	movs	r2, r0
 80015f8:	693b      	ldr	r3, [r7, #16]
 80015fa:	1ad3      	subs	r3, r2, r3
 80015fc:	2b02      	cmp	r3, #2
 80015fe:	d901      	bls.n	8001604 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8001600:	2303      	movs	r3, #3
 8001602:	e092      	b.n	800172a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001604:	4b4b      	ldr	r3, [pc, #300]	@ (8001734 <HAL_RCC_OscConfig+0x604>)
 8001606:	681a      	ldr	r2, [r3, #0]
 8001608:	2380      	movs	r3, #128	@ 0x80
 800160a:	049b      	lsls	r3, r3, #18
 800160c:	4013      	ands	r3, r2
 800160e:	d1f0      	bne.n	80015f2 <HAL_RCC_OscConfig+0x4c2>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else /* !RCC_PLLQ_SUPPORT */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001610:	4b48      	ldr	r3, [pc, #288]	@ (8001734 <HAL_RCC_OscConfig+0x604>)
 8001612:	68db      	ldr	r3, [r3, #12]
 8001614:	4a4c      	ldr	r2, [pc, #304]	@ (8001748 <HAL_RCC_OscConfig+0x618>)
 8001616:	4013      	ands	r3, r2
 8001618:	0019      	movs	r1, r3
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	6a1a      	ldr	r2, [r3, #32]
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001622:	431a      	orrs	r2, r3
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001628:	021b      	lsls	r3, r3, #8
 800162a:	431a      	orrs	r2, r3
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001630:	431a      	orrs	r2, r3
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001636:	431a      	orrs	r2, r3
 8001638:	4b3e      	ldr	r3, [pc, #248]	@ (8001734 <HAL_RCC_OscConfig+0x604>)
 800163a:	430a      	orrs	r2, r1
 800163c:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800163e:	4b3d      	ldr	r3, [pc, #244]	@ (8001734 <HAL_RCC_OscConfig+0x604>)
 8001640:	681a      	ldr	r2, [r3, #0]
 8001642:	4b3c      	ldr	r3, [pc, #240]	@ (8001734 <HAL_RCC_OscConfig+0x604>)
 8001644:	2180      	movs	r1, #128	@ 0x80
 8001646:	0449      	lsls	r1, r1, #17
 8001648:	430a      	orrs	r2, r1
 800164a:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 800164c:	4b39      	ldr	r3, [pc, #228]	@ (8001734 <HAL_RCC_OscConfig+0x604>)
 800164e:	68da      	ldr	r2, [r3, #12]
 8001650:	4b38      	ldr	r3, [pc, #224]	@ (8001734 <HAL_RCC_OscConfig+0x604>)
 8001652:	2180      	movs	r1, #128	@ 0x80
 8001654:	0549      	lsls	r1, r1, #21
 8001656:	430a      	orrs	r2, r1
 8001658:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800165a:	f7ff f97b 	bl	8000954 <HAL_GetTick>
 800165e:	0003      	movs	r3, r0
 8001660:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001662:	e008      	b.n	8001676 <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001664:	f7ff f976 	bl	8000954 <HAL_GetTick>
 8001668:	0002      	movs	r2, r0
 800166a:	693b      	ldr	r3, [r7, #16]
 800166c:	1ad3      	subs	r3, r2, r3
 800166e:	2b02      	cmp	r3, #2
 8001670:	d901      	bls.n	8001676 <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 8001672:	2303      	movs	r3, #3
 8001674:	e059      	b.n	800172a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001676:	4b2f      	ldr	r3, [pc, #188]	@ (8001734 <HAL_RCC_OscConfig+0x604>)
 8001678:	681a      	ldr	r2, [r3, #0]
 800167a:	2380      	movs	r3, #128	@ 0x80
 800167c:	049b      	lsls	r3, r3, #18
 800167e:	4013      	ands	r3, r2
 8001680:	d0f0      	beq.n	8001664 <HAL_RCC_OscConfig+0x534>
 8001682:	e051      	b.n	8001728 <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001684:	4b2b      	ldr	r3, [pc, #172]	@ (8001734 <HAL_RCC_OscConfig+0x604>)
 8001686:	681a      	ldr	r2, [r3, #0]
 8001688:	4b2a      	ldr	r3, [pc, #168]	@ (8001734 <HAL_RCC_OscConfig+0x604>)
 800168a:	492e      	ldr	r1, [pc, #184]	@ (8001744 <HAL_RCC_OscConfig+0x614>)
 800168c:	400a      	ands	r2, r1
 800168e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001690:	f7ff f960 	bl	8000954 <HAL_GetTick>
 8001694:	0003      	movs	r3, r0
 8001696:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001698:	e008      	b.n	80016ac <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800169a:	f7ff f95b 	bl	8000954 <HAL_GetTick>
 800169e:	0002      	movs	r2, r0
 80016a0:	693b      	ldr	r3, [r7, #16]
 80016a2:	1ad3      	subs	r3, r2, r3
 80016a4:	2b02      	cmp	r3, #2
 80016a6:	d901      	bls.n	80016ac <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 80016a8:	2303      	movs	r3, #3
 80016aa:	e03e      	b.n	800172a <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80016ac:	4b21      	ldr	r3, [pc, #132]	@ (8001734 <HAL_RCC_OscConfig+0x604>)
 80016ae:	681a      	ldr	r2, [r3, #0]
 80016b0:	2380      	movs	r3, #128	@ 0x80
 80016b2:	049b      	lsls	r3, r3, #18
 80016b4:	4013      	ands	r3, r2
 80016b6:	d1f0      	bne.n	800169a <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 80016b8:	4b1e      	ldr	r3, [pc, #120]	@ (8001734 <HAL_RCC_OscConfig+0x604>)
 80016ba:	68da      	ldr	r2, [r3, #12]
 80016bc:	4b1d      	ldr	r3, [pc, #116]	@ (8001734 <HAL_RCC_OscConfig+0x604>)
 80016be:	4923      	ldr	r1, [pc, #140]	@ (800174c <HAL_RCC_OscConfig+0x61c>)
 80016c0:	400a      	ands	r2, r1
 80016c2:	60da      	str	r2, [r3, #12]
 80016c4:	e030      	b.n	8001728 <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	69db      	ldr	r3, [r3, #28]
 80016ca:	2b01      	cmp	r3, #1
 80016cc:	d101      	bne.n	80016d2 <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 80016ce:	2301      	movs	r3, #1
 80016d0:	e02b      	b.n	800172a <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 80016d2:	4b18      	ldr	r3, [pc, #96]	@ (8001734 <HAL_RCC_OscConfig+0x604>)
 80016d4:	68db      	ldr	r3, [r3, #12]
 80016d6:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80016d8:	697b      	ldr	r3, [r7, #20]
 80016da:	2203      	movs	r2, #3
 80016dc:	401a      	ands	r2, r3
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	6a1b      	ldr	r3, [r3, #32]
 80016e2:	429a      	cmp	r2, r3
 80016e4:	d11e      	bne.n	8001724 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80016e6:	697b      	ldr	r3, [r7, #20]
 80016e8:	2270      	movs	r2, #112	@ 0x70
 80016ea:	401a      	ands	r2, r3
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80016f0:	429a      	cmp	r2, r3
 80016f2:	d117      	bne.n	8001724 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80016f4:	697a      	ldr	r2, [r7, #20]
 80016f6:	23fe      	movs	r3, #254	@ 0xfe
 80016f8:	01db      	lsls	r3, r3, #7
 80016fa:	401a      	ands	r2, r3
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001700:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001702:	429a      	cmp	r2, r3
 8001704:	d10e      	bne.n	8001724 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001706:	697a      	ldr	r2, [r7, #20]
 8001708:	23f8      	movs	r3, #248	@ 0xf8
 800170a:	039b      	lsls	r3, r3, #14
 800170c:	401a      	ands	r2, r3
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001712:	429a      	cmp	r2, r3
 8001714:	d106      	bne.n	8001724 <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8001716:	697b      	ldr	r3, [r7, #20]
 8001718:	0f5b      	lsrs	r3, r3, #29
 800171a:	075a      	lsls	r2, r3, #29
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001720:	429a      	cmp	r2, r3
 8001722:	d001      	beq.n	8001728 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 8001724:	2301      	movs	r3, #1
 8001726:	e000      	b.n	800172a <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 8001728:	2300      	movs	r3, #0
}
 800172a:	0018      	movs	r0, r3
 800172c:	46bd      	mov	sp, r7
 800172e:	b008      	add	sp, #32
 8001730:	bd80      	pop	{r7, pc}
 8001732:	46c0      	nop			@ (mov r8, r8)
 8001734:	40021000 	.word	0x40021000
 8001738:	40007000 	.word	0x40007000
 800173c:	00001388 	.word	0x00001388
 8001740:	efffffff 	.word	0xefffffff
 8001744:	feffffff 	.word	0xfeffffff
 8001748:	1fc1808c 	.word	0x1fc1808c
 800174c:	effefffc 	.word	0xeffefffc

08001750 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001750:	b580      	push	{r7, lr}
 8001752:	b084      	sub	sp, #16
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
 8001758:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	2b00      	cmp	r3, #0
 800175e:	d101      	bne.n	8001764 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001760:	2301      	movs	r3, #1
 8001762:	e0e9      	b.n	8001938 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001764:	4b76      	ldr	r3, [pc, #472]	@ (8001940 <HAL_RCC_ClockConfig+0x1f0>)
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	2207      	movs	r2, #7
 800176a:	4013      	ands	r3, r2
 800176c:	683a      	ldr	r2, [r7, #0]
 800176e:	429a      	cmp	r2, r3
 8001770:	d91e      	bls.n	80017b0 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001772:	4b73      	ldr	r3, [pc, #460]	@ (8001940 <HAL_RCC_ClockConfig+0x1f0>)
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	2207      	movs	r2, #7
 8001778:	4393      	bics	r3, r2
 800177a:	0019      	movs	r1, r3
 800177c:	4b70      	ldr	r3, [pc, #448]	@ (8001940 <HAL_RCC_ClockConfig+0x1f0>)
 800177e:	683a      	ldr	r2, [r7, #0]
 8001780:	430a      	orrs	r2, r1
 8001782:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001784:	f7ff f8e6 	bl	8000954 <HAL_GetTick>
 8001788:	0003      	movs	r3, r0
 800178a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800178c:	e009      	b.n	80017a2 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800178e:	f7ff f8e1 	bl	8000954 <HAL_GetTick>
 8001792:	0002      	movs	r2, r0
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	1ad3      	subs	r3, r2, r3
 8001798:	4a6a      	ldr	r2, [pc, #424]	@ (8001944 <HAL_RCC_ClockConfig+0x1f4>)
 800179a:	4293      	cmp	r3, r2
 800179c:	d901      	bls.n	80017a2 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800179e:	2303      	movs	r3, #3
 80017a0:	e0ca      	b.n	8001938 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80017a2:	4b67      	ldr	r3, [pc, #412]	@ (8001940 <HAL_RCC_ClockConfig+0x1f0>)
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	2207      	movs	r2, #7
 80017a8:	4013      	ands	r3, r2
 80017aa:	683a      	ldr	r2, [r7, #0]
 80017ac:	429a      	cmp	r2, r3
 80017ae:	d1ee      	bne.n	800178e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	2202      	movs	r2, #2
 80017b6:	4013      	ands	r3, r2
 80017b8:	d015      	beq.n	80017e6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	2204      	movs	r2, #4
 80017c0:	4013      	ands	r3, r2
 80017c2:	d006      	beq.n	80017d2 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80017c4:	4b60      	ldr	r3, [pc, #384]	@ (8001948 <HAL_RCC_ClockConfig+0x1f8>)
 80017c6:	689a      	ldr	r2, [r3, #8]
 80017c8:	4b5f      	ldr	r3, [pc, #380]	@ (8001948 <HAL_RCC_ClockConfig+0x1f8>)
 80017ca:	21e0      	movs	r1, #224	@ 0xe0
 80017cc:	01c9      	lsls	r1, r1, #7
 80017ce:	430a      	orrs	r2, r1
 80017d0:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80017d2:	4b5d      	ldr	r3, [pc, #372]	@ (8001948 <HAL_RCC_ClockConfig+0x1f8>)
 80017d4:	689b      	ldr	r3, [r3, #8]
 80017d6:	4a5d      	ldr	r2, [pc, #372]	@ (800194c <HAL_RCC_ClockConfig+0x1fc>)
 80017d8:	4013      	ands	r3, r2
 80017da:	0019      	movs	r1, r3
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	689a      	ldr	r2, [r3, #8]
 80017e0:	4b59      	ldr	r3, [pc, #356]	@ (8001948 <HAL_RCC_ClockConfig+0x1f8>)
 80017e2:	430a      	orrs	r2, r1
 80017e4:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	2201      	movs	r2, #1
 80017ec:	4013      	ands	r3, r2
 80017ee:	d057      	beq.n	80018a0 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	685b      	ldr	r3, [r3, #4]
 80017f4:	2b01      	cmp	r3, #1
 80017f6:	d107      	bne.n	8001808 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80017f8:	4b53      	ldr	r3, [pc, #332]	@ (8001948 <HAL_RCC_ClockConfig+0x1f8>)
 80017fa:	681a      	ldr	r2, [r3, #0]
 80017fc:	2380      	movs	r3, #128	@ 0x80
 80017fe:	029b      	lsls	r3, r3, #10
 8001800:	4013      	ands	r3, r2
 8001802:	d12b      	bne.n	800185c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001804:	2301      	movs	r3, #1
 8001806:	e097      	b.n	8001938 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	685b      	ldr	r3, [r3, #4]
 800180c:	2b02      	cmp	r3, #2
 800180e:	d107      	bne.n	8001820 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001810:	4b4d      	ldr	r3, [pc, #308]	@ (8001948 <HAL_RCC_ClockConfig+0x1f8>)
 8001812:	681a      	ldr	r2, [r3, #0]
 8001814:	2380      	movs	r3, #128	@ 0x80
 8001816:	049b      	lsls	r3, r3, #18
 8001818:	4013      	ands	r3, r2
 800181a:	d11f      	bne.n	800185c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800181c:	2301      	movs	r3, #1
 800181e:	e08b      	b.n	8001938 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	685b      	ldr	r3, [r3, #4]
 8001824:	2b00      	cmp	r3, #0
 8001826:	d107      	bne.n	8001838 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001828:	4b47      	ldr	r3, [pc, #284]	@ (8001948 <HAL_RCC_ClockConfig+0x1f8>)
 800182a:	681a      	ldr	r2, [r3, #0]
 800182c:	2380      	movs	r3, #128	@ 0x80
 800182e:	00db      	lsls	r3, r3, #3
 8001830:	4013      	ands	r3, r2
 8001832:	d113      	bne.n	800185c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001834:	2301      	movs	r3, #1
 8001836:	e07f      	b.n	8001938 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	685b      	ldr	r3, [r3, #4]
 800183c:	2b03      	cmp	r3, #3
 800183e:	d106      	bne.n	800184e <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001840:	4b41      	ldr	r3, [pc, #260]	@ (8001948 <HAL_RCC_ClockConfig+0x1f8>)
 8001842:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001844:	2202      	movs	r2, #2
 8001846:	4013      	ands	r3, r2
 8001848:	d108      	bne.n	800185c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800184a:	2301      	movs	r3, #1
 800184c:	e074      	b.n	8001938 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800184e:	4b3e      	ldr	r3, [pc, #248]	@ (8001948 <HAL_RCC_ClockConfig+0x1f8>)
 8001850:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001852:	2202      	movs	r2, #2
 8001854:	4013      	ands	r3, r2
 8001856:	d101      	bne.n	800185c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001858:	2301      	movs	r3, #1
 800185a:	e06d      	b.n	8001938 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800185c:	4b3a      	ldr	r3, [pc, #232]	@ (8001948 <HAL_RCC_ClockConfig+0x1f8>)
 800185e:	689b      	ldr	r3, [r3, #8]
 8001860:	2207      	movs	r2, #7
 8001862:	4393      	bics	r3, r2
 8001864:	0019      	movs	r1, r3
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	685a      	ldr	r2, [r3, #4]
 800186a:	4b37      	ldr	r3, [pc, #220]	@ (8001948 <HAL_RCC_ClockConfig+0x1f8>)
 800186c:	430a      	orrs	r2, r1
 800186e:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001870:	f7ff f870 	bl	8000954 <HAL_GetTick>
 8001874:	0003      	movs	r3, r0
 8001876:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001878:	e009      	b.n	800188e <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800187a:	f7ff f86b 	bl	8000954 <HAL_GetTick>
 800187e:	0002      	movs	r2, r0
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	1ad3      	subs	r3, r2, r3
 8001884:	4a2f      	ldr	r2, [pc, #188]	@ (8001944 <HAL_RCC_ClockConfig+0x1f4>)
 8001886:	4293      	cmp	r3, r2
 8001888:	d901      	bls.n	800188e <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800188a:	2303      	movs	r3, #3
 800188c:	e054      	b.n	8001938 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800188e:	4b2e      	ldr	r3, [pc, #184]	@ (8001948 <HAL_RCC_ClockConfig+0x1f8>)
 8001890:	689b      	ldr	r3, [r3, #8]
 8001892:	2238      	movs	r2, #56	@ 0x38
 8001894:	401a      	ands	r2, r3
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	685b      	ldr	r3, [r3, #4]
 800189a:	00db      	lsls	r3, r3, #3
 800189c:	429a      	cmp	r2, r3
 800189e:	d1ec      	bne.n	800187a <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80018a0:	4b27      	ldr	r3, [pc, #156]	@ (8001940 <HAL_RCC_ClockConfig+0x1f0>)
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	2207      	movs	r2, #7
 80018a6:	4013      	ands	r3, r2
 80018a8:	683a      	ldr	r2, [r7, #0]
 80018aa:	429a      	cmp	r2, r3
 80018ac:	d21e      	bcs.n	80018ec <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018ae:	4b24      	ldr	r3, [pc, #144]	@ (8001940 <HAL_RCC_ClockConfig+0x1f0>)
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	2207      	movs	r2, #7
 80018b4:	4393      	bics	r3, r2
 80018b6:	0019      	movs	r1, r3
 80018b8:	4b21      	ldr	r3, [pc, #132]	@ (8001940 <HAL_RCC_ClockConfig+0x1f0>)
 80018ba:	683a      	ldr	r2, [r7, #0]
 80018bc:	430a      	orrs	r2, r1
 80018be:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80018c0:	f7ff f848 	bl	8000954 <HAL_GetTick>
 80018c4:	0003      	movs	r3, r0
 80018c6:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80018c8:	e009      	b.n	80018de <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80018ca:	f7ff f843 	bl	8000954 <HAL_GetTick>
 80018ce:	0002      	movs	r2, r0
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	1ad3      	subs	r3, r2, r3
 80018d4:	4a1b      	ldr	r2, [pc, #108]	@ (8001944 <HAL_RCC_ClockConfig+0x1f4>)
 80018d6:	4293      	cmp	r3, r2
 80018d8:	d901      	bls.n	80018de <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 80018da:	2303      	movs	r3, #3
 80018dc:	e02c      	b.n	8001938 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80018de:	4b18      	ldr	r3, [pc, #96]	@ (8001940 <HAL_RCC_ClockConfig+0x1f0>)
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	2207      	movs	r2, #7
 80018e4:	4013      	ands	r3, r2
 80018e6:	683a      	ldr	r2, [r7, #0]
 80018e8:	429a      	cmp	r2, r3
 80018ea:	d1ee      	bne.n	80018ca <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	2204      	movs	r2, #4
 80018f2:	4013      	ands	r3, r2
 80018f4:	d009      	beq.n	800190a <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80018f6:	4b14      	ldr	r3, [pc, #80]	@ (8001948 <HAL_RCC_ClockConfig+0x1f8>)
 80018f8:	689b      	ldr	r3, [r3, #8]
 80018fa:	4a15      	ldr	r2, [pc, #84]	@ (8001950 <HAL_RCC_ClockConfig+0x200>)
 80018fc:	4013      	ands	r3, r2
 80018fe:	0019      	movs	r1, r3
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	68da      	ldr	r2, [r3, #12]
 8001904:	4b10      	ldr	r3, [pc, #64]	@ (8001948 <HAL_RCC_ClockConfig+0x1f8>)
 8001906:	430a      	orrs	r2, r1
 8001908:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800190a:	f000 f829 	bl	8001960 <HAL_RCC_GetSysClockFreq>
 800190e:	0001      	movs	r1, r0
 8001910:	4b0d      	ldr	r3, [pc, #52]	@ (8001948 <HAL_RCC_ClockConfig+0x1f8>)
 8001912:	689b      	ldr	r3, [r3, #8]
 8001914:	0a1b      	lsrs	r3, r3, #8
 8001916:	220f      	movs	r2, #15
 8001918:	401a      	ands	r2, r3
 800191a:	4b0e      	ldr	r3, [pc, #56]	@ (8001954 <HAL_RCC_ClockConfig+0x204>)
 800191c:	0092      	lsls	r2, r2, #2
 800191e:	58d3      	ldr	r3, [r2, r3]
 8001920:	221f      	movs	r2, #31
 8001922:	4013      	ands	r3, r2
 8001924:	000a      	movs	r2, r1
 8001926:	40da      	lsrs	r2, r3
 8001928:	4b0b      	ldr	r3, [pc, #44]	@ (8001958 <HAL_RCC_ClockConfig+0x208>)
 800192a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800192c:	4b0b      	ldr	r3, [pc, #44]	@ (800195c <HAL_RCC_ClockConfig+0x20c>)
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	0018      	movs	r0, r3
 8001932:	f7fe ffb3 	bl	800089c <HAL_InitTick>
 8001936:	0003      	movs	r3, r0
}
 8001938:	0018      	movs	r0, r3
 800193a:	46bd      	mov	sp, r7
 800193c:	b004      	add	sp, #16
 800193e:	bd80      	pop	{r7, pc}
 8001940:	40022000 	.word	0x40022000
 8001944:	00001388 	.word	0x00001388
 8001948:	40021000 	.word	0x40021000
 800194c:	fffff0ff 	.word	0xfffff0ff
 8001950:	ffff8fff 	.word	0xffff8fff
 8001954:	080021f0 	.word	0x080021f0
 8001958:	20000000 	.word	0x20000000
 800195c:	20000004 	.word	0x20000004

08001960 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b086      	sub	sp, #24
 8001964:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001966:	4b3c      	ldr	r3, [pc, #240]	@ (8001a58 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001968:	689b      	ldr	r3, [r3, #8]
 800196a:	2238      	movs	r2, #56	@ 0x38
 800196c:	4013      	ands	r3, r2
 800196e:	d10f      	bne.n	8001990 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8001970:	4b39      	ldr	r3, [pc, #228]	@ (8001a58 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	0adb      	lsrs	r3, r3, #11
 8001976:	2207      	movs	r2, #7
 8001978:	4013      	ands	r3, r2
 800197a:	2201      	movs	r2, #1
 800197c:	409a      	lsls	r2, r3
 800197e:	0013      	movs	r3, r2
 8001980:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8001982:	6839      	ldr	r1, [r7, #0]
 8001984:	4835      	ldr	r0, [pc, #212]	@ (8001a5c <HAL_RCC_GetSysClockFreq+0xfc>)
 8001986:	f7fe fbbb 	bl	8000100 <__udivsi3>
 800198a:	0003      	movs	r3, r0
 800198c:	613b      	str	r3, [r7, #16]
 800198e:	e05d      	b.n	8001a4c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001990:	4b31      	ldr	r3, [pc, #196]	@ (8001a58 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001992:	689b      	ldr	r3, [r3, #8]
 8001994:	2238      	movs	r2, #56	@ 0x38
 8001996:	4013      	ands	r3, r2
 8001998:	2b08      	cmp	r3, #8
 800199a:	d102      	bne.n	80019a2 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800199c:	4b30      	ldr	r3, [pc, #192]	@ (8001a60 <HAL_RCC_GetSysClockFreq+0x100>)
 800199e:	613b      	str	r3, [r7, #16]
 80019a0:	e054      	b.n	8001a4c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80019a2:	4b2d      	ldr	r3, [pc, #180]	@ (8001a58 <HAL_RCC_GetSysClockFreq+0xf8>)
 80019a4:	689b      	ldr	r3, [r3, #8]
 80019a6:	2238      	movs	r2, #56	@ 0x38
 80019a8:	4013      	ands	r3, r2
 80019aa:	2b10      	cmp	r3, #16
 80019ac:	d138      	bne.n	8001a20 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80019ae:	4b2a      	ldr	r3, [pc, #168]	@ (8001a58 <HAL_RCC_GetSysClockFreq+0xf8>)
 80019b0:	68db      	ldr	r3, [r3, #12]
 80019b2:	2203      	movs	r2, #3
 80019b4:	4013      	ands	r3, r2
 80019b6:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80019b8:	4b27      	ldr	r3, [pc, #156]	@ (8001a58 <HAL_RCC_GetSysClockFreq+0xf8>)
 80019ba:	68db      	ldr	r3, [r3, #12]
 80019bc:	091b      	lsrs	r3, r3, #4
 80019be:	2207      	movs	r2, #7
 80019c0:	4013      	ands	r3, r2
 80019c2:	3301      	adds	r3, #1
 80019c4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	2b03      	cmp	r3, #3
 80019ca:	d10d      	bne.n	80019e8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80019cc:	68b9      	ldr	r1, [r7, #8]
 80019ce:	4824      	ldr	r0, [pc, #144]	@ (8001a60 <HAL_RCC_GetSysClockFreq+0x100>)
 80019d0:	f7fe fb96 	bl	8000100 <__udivsi3>
 80019d4:	0003      	movs	r3, r0
 80019d6:	0019      	movs	r1, r3
 80019d8:	4b1f      	ldr	r3, [pc, #124]	@ (8001a58 <HAL_RCC_GetSysClockFreq+0xf8>)
 80019da:	68db      	ldr	r3, [r3, #12]
 80019dc:	0a1b      	lsrs	r3, r3, #8
 80019de:	227f      	movs	r2, #127	@ 0x7f
 80019e0:	4013      	ands	r3, r2
 80019e2:	434b      	muls	r3, r1
 80019e4:	617b      	str	r3, [r7, #20]
        break;
 80019e6:	e00d      	b.n	8001a04 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80019e8:	68b9      	ldr	r1, [r7, #8]
 80019ea:	481c      	ldr	r0, [pc, #112]	@ (8001a5c <HAL_RCC_GetSysClockFreq+0xfc>)
 80019ec:	f7fe fb88 	bl	8000100 <__udivsi3>
 80019f0:	0003      	movs	r3, r0
 80019f2:	0019      	movs	r1, r3
 80019f4:	4b18      	ldr	r3, [pc, #96]	@ (8001a58 <HAL_RCC_GetSysClockFreq+0xf8>)
 80019f6:	68db      	ldr	r3, [r3, #12]
 80019f8:	0a1b      	lsrs	r3, r3, #8
 80019fa:	227f      	movs	r2, #127	@ 0x7f
 80019fc:	4013      	ands	r3, r2
 80019fe:	434b      	muls	r3, r1
 8001a00:	617b      	str	r3, [r7, #20]
        break;
 8001a02:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8001a04:	4b14      	ldr	r3, [pc, #80]	@ (8001a58 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001a06:	68db      	ldr	r3, [r3, #12]
 8001a08:	0f5b      	lsrs	r3, r3, #29
 8001a0a:	2207      	movs	r2, #7
 8001a0c:	4013      	ands	r3, r2
 8001a0e:	3301      	adds	r3, #1
 8001a10:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8001a12:	6879      	ldr	r1, [r7, #4]
 8001a14:	6978      	ldr	r0, [r7, #20]
 8001a16:	f7fe fb73 	bl	8000100 <__udivsi3>
 8001a1a:	0003      	movs	r3, r0
 8001a1c:	613b      	str	r3, [r7, #16]
 8001a1e:	e015      	b.n	8001a4c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001a20:	4b0d      	ldr	r3, [pc, #52]	@ (8001a58 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001a22:	689b      	ldr	r3, [r3, #8]
 8001a24:	2238      	movs	r2, #56	@ 0x38
 8001a26:	4013      	ands	r3, r2
 8001a28:	2b20      	cmp	r3, #32
 8001a2a:	d103      	bne.n	8001a34 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8001a2c:	2380      	movs	r3, #128	@ 0x80
 8001a2e:	021b      	lsls	r3, r3, #8
 8001a30:	613b      	str	r3, [r7, #16]
 8001a32:	e00b      	b.n	8001a4c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001a34:	4b08      	ldr	r3, [pc, #32]	@ (8001a58 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001a36:	689b      	ldr	r3, [r3, #8]
 8001a38:	2238      	movs	r2, #56	@ 0x38
 8001a3a:	4013      	ands	r3, r2
 8001a3c:	2b18      	cmp	r3, #24
 8001a3e:	d103      	bne.n	8001a48 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8001a40:	23fa      	movs	r3, #250	@ 0xfa
 8001a42:	01db      	lsls	r3, r3, #7
 8001a44:	613b      	str	r3, [r7, #16]
 8001a46:	e001      	b.n	8001a4c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8001a48:	2300      	movs	r3, #0
 8001a4a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001a4c:	693b      	ldr	r3, [r7, #16]
}
 8001a4e:	0018      	movs	r0, r3
 8001a50:	46bd      	mov	sp, r7
 8001a52:	b006      	add	sp, #24
 8001a54:	bd80      	pop	{r7, pc}
 8001a56:	46c0      	nop			@ (mov r8, r8)
 8001a58:	40021000 	.word	0x40021000
 8001a5c:	00f42400 	.word	0x00f42400
 8001a60:	007a1200 	.word	0x007a1200

08001a64 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	b086      	sub	sp, #24
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8001a6c:	2313      	movs	r3, #19
 8001a6e:	18fb      	adds	r3, r7, r3
 8001a70:	2200      	movs	r2, #0
 8001a72:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001a74:	2312      	movs	r3, #18
 8001a76:	18fb      	adds	r3, r7, r3
 8001a78:	2200      	movs	r2, #0
 8001a7a:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681a      	ldr	r2, [r3, #0]
 8001a80:	2380      	movs	r3, #128	@ 0x80
 8001a82:	029b      	lsls	r3, r3, #10
 8001a84:	4013      	ands	r3, r2
 8001a86:	d100      	bne.n	8001a8a <HAL_RCCEx_PeriphCLKConfig+0x26>
 8001a88:	e0a3      	b.n	8001bd2 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001a8a:	2011      	movs	r0, #17
 8001a8c:	183b      	adds	r3, r7, r0
 8001a8e:	2200      	movs	r2, #0
 8001a90:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a92:	4b7f      	ldr	r3, [pc, #508]	@ (8001c90 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001a94:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001a96:	2380      	movs	r3, #128	@ 0x80
 8001a98:	055b      	lsls	r3, r3, #21
 8001a9a:	4013      	ands	r3, r2
 8001a9c:	d110      	bne.n	8001ac0 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a9e:	4b7c      	ldr	r3, [pc, #496]	@ (8001c90 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001aa0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001aa2:	4b7b      	ldr	r3, [pc, #492]	@ (8001c90 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001aa4:	2180      	movs	r1, #128	@ 0x80
 8001aa6:	0549      	lsls	r1, r1, #21
 8001aa8:	430a      	orrs	r2, r1
 8001aaa:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001aac:	4b78      	ldr	r3, [pc, #480]	@ (8001c90 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001aae:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001ab0:	2380      	movs	r3, #128	@ 0x80
 8001ab2:	055b      	lsls	r3, r3, #21
 8001ab4:	4013      	ands	r3, r2
 8001ab6:	60bb      	str	r3, [r7, #8]
 8001ab8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001aba:	183b      	adds	r3, r7, r0
 8001abc:	2201      	movs	r2, #1
 8001abe:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001ac0:	4b74      	ldr	r3, [pc, #464]	@ (8001c94 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001ac2:	681a      	ldr	r2, [r3, #0]
 8001ac4:	4b73      	ldr	r3, [pc, #460]	@ (8001c94 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001ac6:	2180      	movs	r1, #128	@ 0x80
 8001ac8:	0049      	lsls	r1, r1, #1
 8001aca:	430a      	orrs	r2, r1
 8001acc:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001ace:	f7fe ff41 	bl	8000954 <HAL_GetTick>
 8001ad2:	0003      	movs	r3, r0
 8001ad4:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001ad6:	e00b      	b.n	8001af0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ad8:	f7fe ff3c 	bl	8000954 <HAL_GetTick>
 8001adc:	0002      	movs	r2, r0
 8001ade:	68fb      	ldr	r3, [r7, #12]
 8001ae0:	1ad3      	subs	r3, r2, r3
 8001ae2:	2b02      	cmp	r3, #2
 8001ae4:	d904      	bls.n	8001af0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8001ae6:	2313      	movs	r3, #19
 8001ae8:	18fb      	adds	r3, r7, r3
 8001aea:	2203      	movs	r2, #3
 8001aec:	701a      	strb	r2, [r3, #0]
        break;
 8001aee:	e005      	b.n	8001afc <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001af0:	4b68      	ldr	r3, [pc, #416]	@ (8001c94 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001af2:	681a      	ldr	r2, [r3, #0]
 8001af4:	2380      	movs	r3, #128	@ 0x80
 8001af6:	005b      	lsls	r3, r3, #1
 8001af8:	4013      	ands	r3, r2
 8001afa:	d0ed      	beq.n	8001ad8 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8001afc:	2313      	movs	r3, #19
 8001afe:	18fb      	adds	r3, r7, r3
 8001b00:	781b      	ldrb	r3, [r3, #0]
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d154      	bne.n	8001bb0 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001b06:	4b62      	ldr	r3, [pc, #392]	@ (8001c90 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001b08:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001b0a:	23c0      	movs	r3, #192	@ 0xc0
 8001b0c:	009b      	lsls	r3, r3, #2
 8001b0e:	4013      	ands	r3, r2
 8001b10:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001b12:	697b      	ldr	r3, [r7, #20]
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d019      	beq.n	8001b4c <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	695b      	ldr	r3, [r3, #20]
 8001b1c:	697a      	ldr	r2, [r7, #20]
 8001b1e:	429a      	cmp	r2, r3
 8001b20:	d014      	beq.n	8001b4c <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001b22:	4b5b      	ldr	r3, [pc, #364]	@ (8001c90 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001b24:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b26:	4a5c      	ldr	r2, [pc, #368]	@ (8001c98 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8001b28:	4013      	ands	r3, r2
 8001b2a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8001b2c:	4b58      	ldr	r3, [pc, #352]	@ (8001c90 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001b2e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001b30:	4b57      	ldr	r3, [pc, #348]	@ (8001c90 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001b32:	2180      	movs	r1, #128	@ 0x80
 8001b34:	0249      	lsls	r1, r1, #9
 8001b36:	430a      	orrs	r2, r1
 8001b38:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001b3a:	4b55      	ldr	r3, [pc, #340]	@ (8001c90 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001b3c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001b3e:	4b54      	ldr	r3, [pc, #336]	@ (8001c90 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001b40:	4956      	ldr	r1, [pc, #344]	@ (8001c9c <HAL_RCCEx_PeriphCLKConfig+0x238>)
 8001b42:	400a      	ands	r2, r1
 8001b44:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8001b46:	4b52      	ldr	r3, [pc, #328]	@ (8001c90 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001b48:	697a      	ldr	r2, [r7, #20]
 8001b4a:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8001b4c:	697b      	ldr	r3, [r7, #20]
 8001b4e:	2201      	movs	r2, #1
 8001b50:	4013      	ands	r3, r2
 8001b52:	d016      	beq.n	8001b82 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b54:	f7fe fefe 	bl	8000954 <HAL_GetTick>
 8001b58:	0003      	movs	r3, r0
 8001b5a:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001b5c:	e00c      	b.n	8001b78 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b5e:	f7fe fef9 	bl	8000954 <HAL_GetTick>
 8001b62:	0002      	movs	r2, r0
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	1ad3      	subs	r3, r2, r3
 8001b68:	4a4d      	ldr	r2, [pc, #308]	@ (8001ca0 <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 8001b6a:	4293      	cmp	r3, r2
 8001b6c:	d904      	bls.n	8001b78 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8001b6e:	2313      	movs	r3, #19
 8001b70:	18fb      	adds	r3, r7, r3
 8001b72:	2203      	movs	r2, #3
 8001b74:	701a      	strb	r2, [r3, #0]
            break;
 8001b76:	e004      	b.n	8001b82 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001b78:	4b45      	ldr	r3, [pc, #276]	@ (8001c90 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001b7a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b7c:	2202      	movs	r2, #2
 8001b7e:	4013      	ands	r3, r2
 8001b80:	d0ed      	beq.n	8001b5e <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8001b82:	2313      	movs	r3, #19
 8001b84:	18fb      	adds	r3, r7, r3
 8001b86:	781b      	ldrb	r3, [r3, #0]
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d10a      	bne.n	8001ba2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001b8c:	4b40      	ldr	r3, [pc, #256]	@ (8001c90 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001b8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b90:	4a41      	ldr	r2, [pc, #260]	@ (8001c98 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8001b92:	4013      	ands	r3, r2
 8001b94:	0019      	movs	r1, r3
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	695a      	ldr	r2, [r3, #20]
 8001b9a:	4b3d      	ldr	r3, [pc, #244]	@ (8001c90 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001b9c:	430a      	orrs	r2, r1
 8001b9e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001ba0:	e00c      	b.n	8001bbc <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8001ba2:	2312      	movs	r3, #18
 8001ba4:	18fb      	adds	r3, r7, r3
 8001ba6:	2213      	movs	r2, #19
 8001ba8:	18ba      	adds	r2, r7, r2
 8001baa:	7812      	ldrb	r2, [r2, #0]
 8001bac:	701a      	strb	r2, [r3, #0]
 8001bae:	e005      	b.n	8001bbc <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001bb0:	2312      	movs	r3, #18
 8001bb2:	18fb      	adds	r3, r7, r3
 8001bb4:	2213      	movs	r2, #19
 8001bb6:	18ba      	adds	r2, r7, r2
 8001bb8:	7812      	ldrb	r2, [r2, #0]
 8001bba:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001bbc:	2311      	movs	r3, #17
 8001bbe:	18fb      	adds	r3, r7, r3
 8001bc0:	781b      	ldrb	r3, [r3, #0]
 8001bc2:	2b01      	cmp	r3, #1
 8001bc4:	d105      	bne.n	8001bd2 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001bc6:	4b32      	ldr	r3, [pc, #200]	@ (8001c90 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001bc8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001bca:	4b31      	ldr	r3, [pc, #196]	@ (8001c90 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001bcc:	4935      	ldr	r1, [pc, #212]	@ (8001ca4 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8001bce:	400a      	ands	r2, r1
 8001bd0:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	2201      	movs	r2, #1
 8001bd8:	4013      	ands	r3, r2
 8001bda:	d009      	beq.n	8001bf0 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001bdc:	4b2c      	ldr	r3, [pc, #176]	@ (8001c90 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001bde:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001be0:	2203      	movs	r2, #3
 8001be2:	4393      	bics	r3, r2
 8001be4:	0019      	movs	r1, r3
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	685a      	ldr	r2, [r3, #4]
 8001bea:	4b29      	ldr	r3, [pc, #164]	@ (8001c90 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001bec:	430a      	orrs	r2, r1
 8001bee:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	2220      	movs	r2, #32
 8001bf6:	4013      	ands	r3, r2
 8001bf8:	d009      	beq.n	8001c0e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001bfa:	4b25      	ldr	r3, [pc, #148]	@ (8001c90 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001bfc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001bfe:	4a2a      	ldr	r2, [pc, #168]	@ (8001ca8 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 8001c00:	4013      	ands	r3, r2
 8001c02:	0019      	movs	r1, r3
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	689a      	ldr	r2, [r3, #8]
 8001c08:	4b21      	ldr	r3, [pc, #132]	@ (8001c90 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001c0a:	430a      	orrs	r2, r1
 8001c0c:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681a      	ldr	r2, [r3, #0]
 8001c12:	2380      	movs	r3, #128	@ 0x80
 8001c14:	01db      	lsls	r3, r3, #7
 8001c16:	4013      	ands	r3, r2
 8001c18:	d015      	beq.n	8001c46 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001c1a:	4b1d      	ldr	r3, [pc, #116]	@ (8001c90 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001c1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c1e:	009b      	lsls	r3, r3, #2
 8001c20:	0899      	lsrs	r1, r3, #2
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	691a      	ldr	r2, [r3, #16]
 8001c26:	4b1a      	ldr	r3, [pc, #104]	@ (8001c90 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001c28:	430a      	orrs	r2, r1
 8001c2a:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	691a      	ldr	r2, [r3, #16]
 8001c30:	2380      	movs	r3, #128	@ 0x80
 8001c32:	05db      	lsls	r3, r3, #23
 8001c34:	429a      	cmp	r2, r3
 8001c36:	d106      	bne.n	8001c46 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8001c38:	4b15      	ldr	r3, [pc, #84]	@ (8001c90 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001c3a:	68da      	ldr	r2, [r3, #12]
 8001c3c:	4b14      	ldr	r3, [pc, #80]	@ (8001c90 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001c3e:	2180      	movs	r1, #128	@ 0x80
 8001c40:	0249      	lsls	r1, r1, #9
 8001c42:	430a      	orrs	r2, r1
 8001c44:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681a      	ldr	r2, [r3, #0]
 8001c4a:	2380      	movs	r3, #128	@ 0x80
 8001c4c:	011b      	lsls	r3, r3, #4
 8001c4e:	4013      	ands	r3, r2
 8001c50:	d016      	beq.n	8001c80 <HAL_RCCEx_PeriphCLKConfig+0x21c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8001c52:	4b0f      	ldr	r3, [pc, #60]	@ (8001c90 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001c54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c56:	4a15      	ldr	r2, [pc, #84]	@ (8001cac <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001c58:	4013      	ands	r3, r2
 8001c5a:	0019      	movs	r1, r3
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	68da      	ldr	r2, [r3, #12]
 8001c60:	4b0b      	ldr	r3, [pc, #44]	@ (8001c90 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001c62:	430a      	orrs	r2, r1
 8001c64:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	68da      	ldr	r2, [r3, #12]
 8001c6a:	2380      	movs	r3, #128	@ 0x80
 8001c6c:	01db      	lsls	r3, r3, #7
 8001c6e:	429a      	cmp	r2, r3
 8001c70:	d106      	bne.n	8001c80 <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8001c72:	4b07      	ldr	r3, [pc, #28]	@ (8001c90 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001c74:	68da      	ldr	r2, [r3, #12]
 8001c76:	4b06      	ldr	r3, [pc, #24]	@ (8001c90 <HAL_RCCEx_PeriphCLKConfig+0x22c>)
 8001c78:	2180      	movs	r1, #128	@ 0x80
 8001c7a:	0249      	lsls	r1, r1, #9
 8001c7c:	430a      	orrs	r2, r1
 8001c7e:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8001c80:	2312      	movs	r3, #18
 8001c82:	18fb      	adds	r3, r7, r3
 8001c84:	781b      	ldrb	r3, [r3, #0]
}
 8001c86:	0018      	movs	r0, r3
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	b006      	add	sp, #24
 8001c8c:	bd80      	pop	{r7, pc}
 8001c8e:	46c0      	nop			@ (mov r8, r8)
 8001c90:	40021000 	.word	0x40021000
 8001c94:	40007000 	.word	0x40007000
 8001c98:	fffffcff 	.word	0xfffffcff
 8001c9c:	fffeffff 	.word	0xfffeffff
 8001ca0:	00001388 	.word	0x00001388
 8001ca4:	efffffff 	.word	0xefffffff
 8001ca8:	ffffcfff 	.word	0xffffcfff
 8001cac:	ffff3fff 	.word	0xffff3fff

08001cb0 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8001cb0:	b5b0      	push	{r4, r5, r7, lr}
 8001cb2:	b084      	sub	sp, #16
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8001cb8:	230f      	movs	r3, #15
 8001cba:	18fb      	adds	r3, r7, r3
 8001cbc:	2201      	movs	r2, #1
 8001cbe:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if(hrtc != NULL)
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d100      	bne.n	8001cc8 <HAL_RTC_Init+0x18>
 8001cc6:	e08c      	b.n	8001de2 <HAL_RTC_Init+0x132>
    assert_param(IS_RTC_OUTPUT_REMAP(hrtc->Init.OutPutRemap));
    assert_param(IS_RTC_OUTPUT_POL(hrtc->Init.OutPutPolarity));
    assert_param(IS_RTC_OUTPUT_TYPE(hrtc->Init.OutPutType));
    assert_param(IS_RTC_OUTPUT_PULLUP(hrtc->Init.OutPutPullUp));

    if(hrtc->State == HAL_RTC_STATE_RESET)
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	2229      	movs	r2, #41	@ 0x29
 8001ccc:	5c9b      	ldrb	r3, [r3, r2]
 8001cce:	b2db      	uxtb	r3, r3
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d10b      	bne.n	8001cec <HAL_RTC_Init+0x3c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	2228      	movs	r2, #40	@ 0x28
 8001cd8:	2100      	movs	r1, #0
 8001cda:	5499      	strb	r1, [r3, r2]

      /* Process TAMP peripheral offset from RTC one */
      hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	2288      	movs	r2, #136	@ 0x88
 8001ce0:	0212      	lsls	r2, r2, #8
 8001ce2:	605a      	str	r2, [r3, #4]
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
#else
      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	0018      	movs	r0, r3
 8001ce8:	f7fe fd1c 	bl	8000724 <HAL_RTC_MspInit>
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */
    }

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	2229      	movs	r2, #41	@ 0x29
 8001cf0:	2102      	movs	r1, #2
 8001cf2:	5499      	strb	r1, [r3, r2]

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	68db      	ldr	r3, [r3, #12]
 8001cfa:	2210      	movs	r2, #16
 8001cfc:	4013      	ands	r3, r2
 8001cfe:	2b10      	cmp	r3, #16
 8001d00:	d062      	beq.n	8001dc8 <HAL_RTC_Init+0x118>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	22ca      	movs	r2, #202	@ 0xca
 8001d08:	625a      	str	r2, [r3, #36]	@ 0x24
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	2253      	movs	r2, #83	@ 0x53
 8001d10:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 8001d12:	250f      	movs	r5, #15
 8001d14:	197c      	adds	r4, r7, r5
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	0018      	movs	r0, r3
 8001d1a:	f000 f891 	bl	8001e40 <RTC_EnterInitMode>
 8001d1e:	0003      	movs	r3, r0
 8001d20:	7023      	strb	r3, [r4, #0]

      if(status == HAL_OK)
 8001d22:	0028      	movs	r0, r5
 8001d24:	183b      	adds	r3, r7, r0
 8001d26:	781b      	ldrb	r3, [r3, #0]
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d12c      	bne.n	8001d86 <HAL_RTC_Init+0xd6>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	699a      	ldr	r2, [r3, #24]
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	492e      	ldr	r1, [pc, #184]	@ (8001df0 <HAL_RTC_Init+0x140>)
 8001d38:	400a      	ands	r2, r1
 8001d3a:	619a      	str	r2, [r3, #24]
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	6999      	ldr	r1, [r3, #24]
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	689a      	ldr	r2, [r3, #8]
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	695b      	ldr	r3, [r3, #20]
 8001d4a:	431a      	orrs	r2, r3
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	69db      	ldr	r3, [r3, #28]
 8001d50:	431a      	orrs	r2, r3
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	430a      	orrs	r2, r1
 8001d58:	619a      	str	r2, [r3, #24]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	687a      	ldr	r2, [r7, #4]
 8001d60:	6912      	ldr	r2, [r2, #16]
 8001d62:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	6919      	ldr	r1, [r3, #16]
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	68db      	ldr	r3, [r3, #12]
 8001d6e:	041a      	lsls	r2, r3, #16
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	430a      	orrs	r2, r1
 8001d76:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 8001d78:	183c      	adds	r4, r7, r0
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	0018      	movs	r0, r3
 8001d7e:	f000 f8a1 	bl	8001ec4 <RTC_ExitInitMode>
 8001d82:	0003      	movs	r3, r0
 8001d84:	7023      	strb	r3, [r4, #0]
      }

      if (status == HAL_OK)
 8001d86:	230f      	movs	r3, #15
 8001d88:	18fb      	adds	r3, r7, r3
 8001d8a:	781b      	ldrb	r3, [r3, #0]
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d116      	bne.n	8001dbe <HAL_RTC_Init+0x10e>
      {
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU |RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	699a      	ldr	r2, [r3, #24]
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	00d2      	lsls	r2, r2, #3
 8001d9c:	08d2      	lsrs	r2, r2, #3
 8001d9e:	619a      	str	r2, [r3, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	6999      	ldr	r1, [r3, #24]
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	6a1b      	ldr	r3, [r3, #32]
 8001dae:	431a      	orrs	r2, r3
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	699b      	ldr	r3, [r3, #24]
 8001db4:	431a      	orrs	r2, r3
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	430a      	orrs	r2, r1
 8001dbc:	619a      	str	r2, [r3, #24]
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	22ff      	movs	r2, #255	@ 0xff
 8001dc4:	625a      	str	r2, [r3, #36]	@ 0x24
 8001dc6:	e003      	b.n	8001dd0 <HAL_RTC_Init+0x120>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8001dc8:	230f      	movs	r3, #15
 8001dca:	18fb      	adds	r3, r7, r3
 8001dcc:	2200      	movs	r2, #0
 8001dce:	701a      	strb	r2, [r3, #0]
    }

    if (status == HAL_OK)
 8001dd0:	230f      	movs	r3, #15
 8001dd2:	18fb      	adds	r3, r7, r3
 8001dd4:	781b      	ldrb	r3, [r3, #0]
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d103      	bne.n	8001de2 <HAL_RTC_Init+0x132>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	2229      	movs	r2, #41	@ 0x29
 8001dde:	2101      	movs	r1, #1
 8001de0:	5499      	strb	r1, [r3, r2]
    }
  }

  return status;
 8001de2:	230f      	movs	r3, #15
 8001de4:	18fb      	adds	r3, r7, r3
 8001de6:	781b      	ldrb	r3, [r3, #0]
}
 8001de8:	0018      	movs	r0, r3
 8001dea:	46bd      	mov	sp, r7
 8001dec:	b004      	add	sp, #16
 8001dee:	bdb0      	pop	{r4, r5, r7, pc}
 8001df0:	fb8fffbf 	.word	0xfb8fffbf

08001df4 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b084      	sub	sp, #16
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	4a0e      	ldr	r2, [pc, #56]	@ (8001e3c <HAL_RTC_WaitForSynchro+0x48>)
 8001e02:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8001e04:	f7fe fda6 	bl	8000954 <HAL_GetTick>
 8001e08:	0003      	movs	r3, r0
 8001e0a:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8001e0c:	e00a      	b.n	8001e24 <HAL_RTC_WaitForSynchro+0x30>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8001e0e:	f7fe fda1 	bl	8000954 <HAL_GetTick>
 8001e12:	0002      	movs	r2, r0
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	1ad2      	subs	r2, r2, r3
 8001e18:	23fa      	movs	r3, #250	@ 0xfa
 8001e1a:	009b      	lsls	r3, r3, #2
 8001e1c:	429a      	cmp	r2, r3
 8001e1e:	d901      	bls.n	8001e24 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8001e20:	2303      	movs	r3, #3
 8001e22:	e006      	b.n	8001e32 <HAL_RTC_WaitForSynchro+0x3e>
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	68db      	ldr	r3, [r3, #12]
 8001e2a:	2220      	movs	r2, #32
 8001e2c:	4013      	ands	r3, r2
 8001e2e:	d0ee      	beq.n	8001e0e <HAL_RTC_WaitForSynchro+0x1a>
    }
  }

  return HAL_OK;
 8001e30:	2300      	movs	r3, #0
}
 8001e32:	0018      	movs	r0, r3
 8001e34:	46bd      	mov	sp, r7
 8001e36:	b004      	add	sp, #16
 8001e38:	bd80      	pop	{r7, pc}
 8001e3a:	46c0      	nop			@ (mov r8, r8)
 8001e3c:	0001005f 	.word	0x0001005f

08001e40 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b084      	sub	sp, #16
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;  
 8001e48:	230f      	movs	r3, #15
 8001e4a:	18fb      	adds	r3, r7, r3
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	701a      	strb	r2, [r3, #0]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	68db      	ldr	r3, [r3, #12]
 8001e56:	2240      	movs	r2, #64	@ 0x40
 8001e58:	4013      	ands	r3, r2
 8001e5a:	d12c      	bne.n	8001eb6 <RTC_EnterInitMode+0x76>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	68da      	ldr	r2, [r3, #12]
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	2180      	movs	r1, #128	@ 0x80
 8001e68:	430a      	orrs	r2, r1
 8001e6a:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8001e6c:	f7fe fd72 	bl	8000954 <HAL_GetTick>
 8001e70:	0003      	movs	r3, r0
 8001e72:	60bb      	str	r3, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8001e74:	e014      	b.n	8001ea0 <RTC_EnterInitMode+0x60>
    {
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 8001e76:	f7fe fd6d 	bl	8000954 <HAL_GetTick>
 8001e7a:	0002      	movs	r2, r0
 8001e7c:	68bb      	ldr	r3, [r7, #8]
 8001e7e:	1ad2      	subs	r2, r2, r3
 8001e80:	200f      	movs	r0, #15
 8001e82:	183b      	adds	r3, r7, r0
 8001e84:	1839      	adds	r1, r7, r0
 8001e86:	7809      	ldrb	r1, [r1, #0]
 8001e88:	7019      	strb	r1, [r3, #0]
 8001e8a:	23fa      	movs	r3, #250	@ 0xfa
 8001e8c:	009b      	lsls	r3, r3, #2
 8001e8e:	429a      	cmp	r2, r3
 8001e90:	d906      	bls.n	8001ea0 <RTC_EnterInitMode+0x60>
      {
        status = HAL_TIMEOUT;
 8001e92:	183b      	adds	r3, r7, r0
 8001e94:	2203      	movs	r2, #3
 8001e96:	701a      	strb	r2, [r3, #0]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	2229      	movs	r2, #41	@ 0x29
 8001e9c:	2103      	movs	r1, #3
 8001e9e:	5499      	strb	r1, [r3, r2]
    while(((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	68db      	ldr	r3, [r3, #12]
 8001ea6:	2240      	movs	r2, #64	@ 0x40
 8001ea8:	4013      	ands	r3, r2
 8001eaa:	d104      	bne.n	8001eb6 <RTC_EnterInitMode+0x76>
 8001eac:	230f      	movs	r3, #15
 8001eae:	18fb      	adds	r3, r7, r3
 8001eb0:	781b      	ldrb	r3, [r3, #0]
 8001eb2:	2b03      	cmp	r3, #3
 8001eb4:	d1df      	bne.n	8001e76 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8001eb6:	230f      	movs	r3, #15
 8001eb8:	18fb      	adds	r3, r7, r3
 8001eba:	781b      	ldrb	r3, [r3, #0]
}
 8001ebc:	0018      	movs	r0, r3
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	b004      	add	sp, #16
 8001ec2:	bd80      	pop	{r7, pc}

08001ec4 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8001ec4:	b590      	push	{r4, r7, lr}
 8001ec6:	b085      	sub	sp, #20
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001ecc:	240f      	movs	r4, #15
 8001ece:	193b      	adds	r3, r7, r4
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	701a      	strb	r2, [r3, #0]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8001ed4:	4b1c      	ldr	r3, [pc, #112]	@ (8001f48 <RTC_ExitInitMode+0x84>)
 8001ed6:	68da      	ldr	r2, [r3, #12]
 8001ed8:	4b1b      	ldr	r3, [pc, #108]	@ (8001f48 <RTC_ExitInitMode+0x84>)
 8001eda:	2180      	movs	r1, #128	@ 0x80
 8001edc:	438a      	bics	r2, r1
 8001ede:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8001ee0:	4b19      	ldr	r3, [pc, #100]	@ (8001f48 <RTC_ExitInitMode+0x84>)
 8001ee2:	699b      	ldr	r3, [r3, #24]
 8001ee4:	2220      	movs	r2, #32
 8001ee6:	4013      	ands	r3, r2
 8001ee8:	d10d      	bne.n	8001f06 <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	0018      	movs	r0, r3
 8001eee:	f7ff ff81 	bl	8001df4 <HAL_RTC_WaitForSynchro>
 8001ef2:	1e03      	subs	r3, r0, #0
 8001ef4:	d021      	beq.n	8001f3a <RTC_ExitInitMode+0x76>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	2229      	movs	r2, #41	@ 0x29
 8001efa:	2103      	movs	r1, #3
 8001efc:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 8001efe:	193b      	adds	r3, r7, r4
 8001f00:	2203      	movs	r2, #3
 8001f02:	701a      	strb	r2, [r3, #0]
 8001f04:	e019      	b.n	8001f3a <RTC_ExitInitMode+0x76>
  }
  else /* WA 2.7.1 Calendar initialization may fail in case of consecutive INIT mode entry.
          Please look at STM32G0 Errata sheet on the internet for details. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8001f06:	4b10      	ldr	r3, [pc, #64]	@ (8001f48 <RTC_ExitInitMode+0x84>)
 8001f08:	699a      	ldr	r2, [r3, #24]
 8001f0a:	4b0f      	ldr	r3, [pc, #60]	@ (8001f48 <RTC_ExitInitMode+0x84>)
 8001f0c:	2120      	movs	r1, #32
 8001f0e:	438a      	bics	r2, r1
 8001f10:	619a      	str	r2, [r3, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	0018      	movs	r0, r3
 8001f16:	f7ff ff6d 	bl	8001df4 <HAL_RTC_WaitForSynchro>
 8001f1a:	1e03      	subs	r3, r0, #0
 8001f1c:	d007      	beq.n	8001f2e <RTC_ExitInitMode+0x6a>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	2229      	movs	r2, #41	@ 0x29
 8001f22:	2103      	movs	r1, #3
 8001f24:	5499      	strb	r1, [r3, r2]
      status = HAL_TIMEOUT;
 8001f26:	230f      	movs	r3, #15
 8001f28:	18fb      	adds	r3, r7, r3
 8001f2a:	2203      	movs	r2, #3
 8001f2c:	701a      	strb	r2, [r3, #0]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8001f2e:	4b06      	ldr	r3, [pc, #24]	@ (8001f48 <RTC_ExitInitMode+0x84>)
 8001f30:	699a      	ldr	r2, [r3, #24]
 8001f32:	4b05      	ldr	r3, [pc, #20]	@ (8001f48 <RTC_ExitInitMode+0x84>)
 8001f34:	2120      	movs	r1, #32
 8001f36:	430a      	orrs	r2, r1
 8001f38:	619a      	str	r2, [r3, #24]
  }

  return status;
 8001f3a:	230f      	movs	r3, #15
 8001f3c:	18fb      	adds	r3, r7, r3
 8001f3e:	781b      	ldrb	r3, [r3, #0]
}
 8001f40:	0018      	movs	r0, r3
 8001f42:	46bd      	mov	sp, r7
 8001f44:	b005      	add	sp, #20
 8001f46:	bd90      	pop	{r4, r7, pc}
 8001f48:	40002800 	.word	0x40002800

08001f4c <HAL_RTCEx_SetWakeUpTimer_IT>:
  * @param  WakeUpCounter Wake up counter
  * @param  WakeUpClock Wake up clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b086      	sub	sp, #24
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	60f8      	str	r0, [r7, #12]
 8001f54:	60b9      	str	r1, [r7, #8]
 8001f56:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	2228      	movs	r2, #40	@ 0x28
 8001f5c:	5c9b      	ldrb	r3, [r3, r2]
 8001f5e:	2b01      	cmp	r3, #1
 8001f60:	d101      	bne.n	8001f66 <HAL_RTCEx_SetWakeUpTimer_IT+0x1a>
 8001f62:	2302      	movs	r3, #2
 8001f64:	e082      	b.n	800206c <HAL_RTCEx_SetWakeUpTimer_IT+0x120>
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	2228      	movs	r2, #40	@ 0x28
 8001f6a:	2101      	movs	r1, #1
 8001f6c:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	2229      	movs	r2, #41	@ 0x29
 8001f72:	2102      	movs	r1, #2
 8001f74:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	22ca      	movs	r2, #202	@ 0xca
 8001f7c:	625a      	str	r2, [r3, #36]	@ 0x24
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	2253      	movs	r2, #83	@ 0x53
 8001f84:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Disable the Wake-Up timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	699a      	ldr	r2, [r3, #24]
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	4938      	ldr	r1, [pc, #224]	@ (8002074 <HAL_RTCEx_SetWakeUpTimer_IT+0x128>)
 8001f92:	400a      	ands	r2, r1
 8001f94:	619a      	str	r2, [r3, #24]

  /* Clear flag Wake-Up */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	2104      	movs	r1, #4
 8001fa2:	430a      	orrs	r2, r1
 8001fa4:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Poll WUTWF until it is set in RTC_ICSR to make sure the access to wakeup autoreload
     counter and to WUCKSEL[2:0] bits is allowed. This step must be skipped in
     calendar initialization mode. */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 8001fa6:	4b34      	ldr	r3, [pc, #208]	@ (8002078 <HAL_RTCEx_SetWakeUpTimer_IT+0x12c>)
 8001fa8:	68db      	ldr	r3, [r3, #12]
 8001faa:	2240      	movs	r2, #64	@ 0x40
 8001fac:	4013      	ands	r3, r2
 8001fae:	d121      	bne.n	8001ff4 <HAL_RTCEx_SetWakeUpTimer_IT+0xa8>
  {
    tickstart = HAL_GetTick();
 8001fb0:	f7fe fcd0 	bl	8000954 <HAL_GetTick>
 8001fb4:	0003      	movs	r3, r0
 8001fb6:	617b      	str	r3, [r7, #20]
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 8001fb8:	e016      	b.n	8001fe8 <HAL_RTCEx_SetWakeUpTimer_IT+0x9c>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8001fba:	f7fe fccb 	bl	8000954 <HAL_GetTick>
 8001fbe:	0002      	movs	r2, r0
 8001fc0:	697b      	ldr	r3, [r7, #20]
 8001fc2:	1ad2      	subs	r2, r2, r3
 8001fc4:	23fa      	movs	r3, #250	@ 0xfa
 8001fc6:	009b      	lsls	r3, r3, #2
 8001fc8:	429a      	cmp	r2, r3
 8001fca:	d90d      	bls.n	8001fe8 <HAL_RTCEx_SetWakeUpTimer_IT+0x9c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	22ff      	movs	r2, #255	@ 0xff
 8001fd2:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	2229      	movs	r2, #41	@ 0x29
 8001fd8:	2103      	movs	r1, #3
 8001fda:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	2228      	movs	r2, #40	@ 0x28
 8001fe0:	2100      	movs	r1, #0
 8001fe2:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8001fe4:	2303      	movs	r3, #3
 8001fe6:	e041      	b.n	800206c <HAL_RTCEx_SetWakeUpTimer_IT+0x120>
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	68db      	ldr	r3, [r3, #12]
 8001fee:	2204      	movs	r2, #4
 8001ff0:	4013      	ands	r3, r2
 8001ff2:	d0e2      	beq.n	8001fba <HAL_RTCEx_SetWakeUpTimer_IT+0x6e>
      }
    }
  }

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	68ba      	ldr	r2, [r7, #8]
 8001ffa:	615a      	str	r2, [r3, #20]

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	699a      	ldr	r2, [r3, #24]
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	2107      	movs	r1, #7
 8002008:	438a      	bics	r2, r1
 800200a:	619a      	str	r2, [r3, #24]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	6999      	ldr	r1, [r3, #24]
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	687a      	ldr	r2, [r7, #4]
 8002018:	430a      	orrs	r2, r1
 800201a:	619a      	str	r2, [r3, #24]

  /* RTC WakeUpTimer Interrupt Configuration: EXTI configuration */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 800201c:	4a17      	ldr	r2, [pc, #92]	@ (800207c <HAL_RTCEx_SetWakeUpTimer_IT+0x130>)
 800201e:	2380      	movs	r3, #128	@ 0x80
 8002020:	58d3      	ldr	r3, [r2, r3]
 8002022:	4916      	ldr	r1, [pc, #88]	@ (800207c <HAL_RTCEx_SetWakeUpTimer_IT+0x130>)
 8002024:	2280      	movs	r2, #128	@ 0x80
 8002026:	0312      	lsls	r2, r2, #12
 8002028:	4313      	orrs	r3, r2
 800202a:	2280      	movs	r2, #128	@ 0x80
 800202c:	508b      	str	r3, [r1, r2]

  /* Configure the Interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc,RTC_IT_WUT);
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	699a      	ldr	r2, [r3, #24]
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	2180      	movs	r1, #128	@ 0x80
 800203a:	01c9      	lsls	r1, r1, #7
 800203c:	430a      	orrs	r2, r1
 800203e:	619a      	str	r2, [r3, #24]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	699a      	ldr	r2, [r3, #24]
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	2180      	movs	r1, #128	@ 0x80
 800204c:	00c9      	lsls	r1, r1, #3
 800204e:	430a      	orrs	r2, r1
 8002050:	619a      	str	r2, [r3, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	22ff      	movs	r2, #255	@ 0xff
 8002058:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	2229      	movs	r2, #41	@ 0x29
 800205e:	2101      	movs	r1, #1
 8002060:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	2228      	movs	r2, #40	@ 0x28
 8002066:	2100      	movs	r1, #0
 8002068:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800206a:	2300      	movs	r3, #0
}
 800206c:	0018      	movs	r0, r3
 800206e:	46bd      	mov	sp, r7
 8002070:	b006      	add	sp, #24
 8002072:	bd80      	pop	{r7, pc}
 8002074:	fffffbff 	.word	0xfffffbff
 8002078:	40002800 	.word	0x40002800
 800207c:	40021800 	.word	0x40021800

08002080 <HAL_RTCEx_DeactivateWakeUpTimer>:
  * @brief  Deactivate wake up timer counter.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_DeactivateWakeUpTimer(RTC_HandleTypeDef *hrtc)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	b084      	sub	sp, #16
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	2228      	movs	r2, #40	@ 0x28
 800208c:	5c9b      	ldrb	r3, [r3, r2]
 800208e:	2b01      	cmp	r3, #1
 8002090:	d101      	bne.n	8002096 <HAL_RTCEx_DeactivateWakeUpTimer+0x16>
 8002092:	2302      	movs	r3, #2
 8002094:	e04e      	b.n	8002134 <HAL_RTCEx_DeactivateWakeUpTimer+0xb4>
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	2228      	movs	r2, #40	@ 0x28
 800209a:	2101      	movs	r1, #1
 800209c:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	2229      	movs	r2, #41	@ 0x29
 80020a2:	2102      	movs	r1, #2
 80020a4:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	22ca      	movs	r2, #202	@ 0xca
 80020ac:	625a      	str	r2, [r3, #36]	@ 0x24
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	2253      	movs	r2, #83	@ 0x53
 80020b4:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Disable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	699a      	ldr	r2, [r3, #24]
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	491e      	ldr	r1, [pc, #120]	@ (800213c <HAL_RTCEx_DeactivateWakeUpTimer+0xbc>)
 80020c2:	400a      	ands	r2, r1
 80020c4:	619a      	str	r2, [r3, #24]

  /* In case of interrupt mode is used, the interrupt source must disabled */
  __HAL_RTC_WAKEUPTIMER_DISABLE_IT(hrtc,RTC_IT_WUT);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	699a      	ldr	r2, [r3, #24]
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	491b      	ldr	r1, [pc, #108]	@ (8002140 <HAL_RTCEx_DeactivateWakeUpTimer+0xc0>)
 80020d2:	400a      	ands	r2, r1
 80020d4:	619a      	str	r2, [r3, #24]

  tickstart = HAL_GetTick();
 80020d6:	f7fe fc3d 	bl	8000954 <HAL_GetTick>
 80020da:	0003      	movs	r3, r0
 80020dc:	60fb      	str	r3, [r7, #12]
  /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
  while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 80020de:	e016      	b.n	800210e <HAL_RTCEx_DeactivateWakeUpTimer+0x8e>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80020e0:	f7fe fc38 	bl	8000954 <HAL_GetTick>
 80020e4:	0002      	movs	r2, r0
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	1ad2      	subs	r2, r2, r3
 80020ea:	23fa      	movs	r3, #250	@ 0xfa
 80020ec:	009b      	lsls	r3, r3, #2
 80020ee:	429a      	cmp	r2, r3
 80020f0:	d90d      	bls.n	800210e <HAL_RTCEx_DeactivateWakeUpTimer+0x8e>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	22ff      	movs	r2, #255	@ 0xff
 80020f8:	625a      	str	r2, [r3, #36]	@ 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	2229      	movs	r2, #41	@ 0x29
 80020fe:	2103      	movs	r1, #3
 8002100:	5499      	strb	r1, [r3, r2]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	2228      	movs	r2, #40	@ 0x28
 8002106:	2100      	movs	r1, #0
 8002108:	5499      	strb	r1, [r3, r2]

      return HAL_TIMEOUT;
 800210a:	2303      	movs	r3, #3
 800210c:	e012      	b.n	8002134 <HAL_RTCEx_DeactivateWakeUpTimer+0xb4>
  while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U)
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	68db      	ldr	r3, [r3, #12]
 8002114:	2204      	movs	r2, #4
 8002116:	4013      	ands	r3, r2
 8002118:	d0e2      	beq.n	80020e0 <HAL_RTCEx_DeactivateWakeUpTimer+0x60>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	22ff      	movs	r2, #255	@ 0xff
 8002120:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	2229      	movs	r2, #41	@ 0x29
 8002126:	2101      	movs	r1, #1
 8002128:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	2228      	movs	r2, #40	@ 0x28
 800212e:	2100      	movs	r1, #0
 8002130:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002132:	2300      	movs	r3, #0
}
 8002134:	0018      	movs	r0, r3
 8002136:	46bd      	mov	sp, r7
 8002138:	b004      	add	sp, #16
 800213a:	bd80      	pop	{r7, pc}
 800213c:	fffffbff 	.word	0xfffffbff
 8002140:	ffffbfff 	.word	0xffffbfff

08002144 <HAL_RTCEx_WakeUpTimerIRQHandler>:
  * @brief  Handle Wake Up Timer interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_WakeUpTimerIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	b082      	sub	sp, #8
 8002148:	af00      	add	r7, sp, #0
 800214a:	6078      	str	r0, [r7, #4]
    /* Get the pending status of the WAKEUPTIMER Interrupt */
    if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTF) != 0U)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002152:	2204      	movs	r2, #4
 8002154:	4013      	ands	r3, r2
 8002156:	d00b      	beq.n	8002170 <HAL_RTCEx_WakeUpTimerIRQHandler+0x2c>
    {
      /* Clear the WAKEUPTIMER interrupt pending bit */
      __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	2104      	movs	r1, #4
 8002164:	430a      	orrs	r2, r1
 8002166:	65da      	str	r2, [r3, #92]	@ 0x5c
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      /* Call WakeUpTimerEvent registered Callback */
      hrtc->WakeUpTimerEventCallback(hrtc);
#else
      /* WAKEUPTIMER callback */
      HAL_RTCEx_WakeUpTimerEventCallback(hrtc);
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	0018      	movs	r0, r3
 800216c:	f7fe f854 	bl	8000218 <HAL_RTCEx_WakeUpTimerEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	2229      	movs	r2, #41	@ 0x29
 8002174:	2101      	movs	r1, #1
 8002176:	5499      	strb	r1, [r3, r2]
}
 8002178:	46c0      	nop			@ (mov r8, r8)
 800217a:	46bd      	mov	sp, r7
 800217c:	b002      	add	sp, #8
 800217e:	bd80      	pop	{r7, pc}

08002180 <memset>:
 8002180:	0003      	movs	r3, r0
 8002182:	1882      	adds	r2, r0, r2
 8002184:	4293      	cmp	r3, r2
 8002186:	d100      	bne.n	800218a <memset+0xa>
 8002188:	4770      	bx	lr
 800218a:	7019      	strb	r1, [r3, #0]
 800218c:	3301      	adds	r3, #1
 800218e:	e7f9      	b.n	8002184 <memset+0x4>

08002190 <__libc_init_array>:
 8002190:	b570      	push	{r4, r5, r6, lr}
 8002192:	2600      	movs	r6, #0
 8002194:	4c0c      	ldr	r4, [pc, #48]	@ (80021c8 <__libc_init_array+0x38>)
 8002196:	4d0d      	ldr	r5, [pc, #52]	@ (80021cc <__libc_init_array+0x3c>)
 8002198:	1b64      	subs	r4, r4, r5
 800219a:	10a4      	asrs	r4, r4, #2
 800219c:	42a6      	cmp	r6, r4
 800219e:	d109      	bne.n	80021b4 <__libc_init_array+0x24>
 80021a0:	2600      	movs	r6, #0
 80021a2:	f000 f819 	bl	80021d8 <_init>
 80021a6:	4c0a      	ldr	r4, [pc, #40]	@ (80021d0 <__libc_init_array+0x40>)
 80021a8:	4d0a      	ldr	r5, [pc, #40]	@ (80021d4 <__libc_init_array+0x44>)
 80021aa:	1b64      	subs	r4, r4, r5
 80021ac:	10a4      	asrs	r4, r4, #2
 80021ae:	42a6      	cmp	r6, r4
 80021b0:	d105      	bne.n	80021be <__libc_init_array+0x2e>
 80021b2:	bd70      	pop	{r4, r5, r6, pc}
 80021b4:	00b3      	lsls	r3, r6, #2
 80021b6:	58eb      	ldr	r3, [r5, r3]
 80021b8:	4798      	blx	r3
 80021ba:	3601      	adds	r6, #1
 80021bc:	e7ee      	b.n	800219c <__libc_init_array+0xc>
 80021be:	00b3      	lsls	r3, r6, #2
 80021c0:	58eb      	ldr	r3, [r5, r3]
 80021c2:	4798      	blx	r3
 80021c4:	3601      	adds	r6, #1
 80021c6:	e7f2      	b.n	80021ae <__libc_init_array+0x1e>
 80021c8:	08002230 	.word	0x08002230
 80021cc:	08002230 	.word	0x08002230
 80021d0:	08002234 	.word	0x08002234
 80021d4:	08002230 	.word	0x08002230

080021d8 <_init>:
 80021d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80021da:	46c0      	nop			@ (mov r8, r8)
 80021dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80021de:	bc08      	pop	{r3}
 80021e0:	469e      	mov	lr, r3
 80021e2:	4770      	bx	lr

080021e4 <_fini>:
 80021e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80021e6:	46c0      	nop			@ (mov r8, r8)
 80021e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80021ea:	bc08      	pop	{r3}
 80021ec:	469e      	mov	lr, r3
 80021ee:	4770      	bx	lr
