<div class="timeline-item">
    <div class="timeline-content">
        <button class="btn-close" onclick="toggleProject(this)">‚úï</button>

        <div class="project-image">
            <img src="assets/images/project-research/neuromorphic_cover.png" alt="Processeurs Neuromorphiques">
        </div>

        <div class="project-info">
            <h3>
                <span class="lang-text" data-lang="fr">üß† Processeurs Neuromorphiques : Enjeux, Limites et Architectures Hybrides</span>
                <span class="lang-text" data-lang="en" style="display: none;">üß† Neuromorphic Processors: Challenges, Limits and Hybrid Architectures</span>
            </h3>

            <p class="lang-text" data-lang="fr">
                Revue critique des architectures neuromorphiques actuelles (num√©riques vs mixtes). 
                Proposition d'une architecture hybride optimisant le compromis efficacit√©/pr√©cision.
            </p>
            <p class="lang-text" data-lang="en" style="display: none;">
                Critical review of current neuromorphic architectures (digital vs mixed-signal). 
                Proposal of a hybrid architecture optimizing the efficiency/precision tradeoff.
            </p>

            <div class="project-tags">
                <span class="tag">Neuromorphic Computing</span>
                <span class="tag">IMC (In-Memory Computing)</span>
                <span class="tag">RRAM / PCM</span>
                <span class="tag">Spiking Neural Networks</span>
                <span class="tag">Hardware/Software Co-Design</span>
            </div>

            <div class="card-buttons">
                <button class="btn-expand" onclick="toggleProject(this)">
                    <span class="lang-text" data-lang="fr">üìñ Lire le rapport</span>
                    <span class="lang-text" data-lang="en" style="display: none;">üìñ Read the report</span>
                </button>
                <a href="assets/ressource/V-CAUQUIL-Processeurs-Neuromorphiques-Enjeux-Limites-et-Architectures-Hybrides.pdf" 
                   class="btn-github" target="_blank">
                    <span>üìÑ PDF</span>
                </a>
            </div>
        </div>

        <!-- ===================================================
             D√âTAILS TECHNIQUES (Cach√©s par d√©faut)
             =================================================== -->
        <div class="project-details">

            <!-- ===== BLOC 1 : Contexte & Probl√©matique ===== -->
            <div class="detail-block">
                <h4 class="lang-text" data-lang="fr">üéØ Contexte & Probl√©matique</h4>
                <h4 class="lang-text" data-lang="en" style="display: none;">üéØ Context & Problem Statement</h4>

                <div class="evidence-container">
                    <div class="evidence-text">
                        <div class="lang-text" data-lang="fr">
                            <p>
                                <strong>Motivation :</strong> L'explosion de l'IA Edge (v√©hicules autonomes, IoT, robotique) n√©cessite 
                                des architectures <strong>ultra-basse consommation</strong> (<1W) capables d'inf√©rence temps-r√©el.
                            </p>
                            <p>
                                <strong>Verrou Technologique :</strong> L'architecture von Neumann classique atteint ses limites 
                                (<strong>Memory Wall</strong>). Les transferts de donn√©es CPU ‚Üî RAM consomment <strong>80% de l'√©nergie totale</strong>, 
                                avec une efficacit√© √©nerg√©tique plafonn√©e √† <strong>15 TOPS/W</strong>.
                            </p>
                            <p>
                                <strong>Promesse Neuromorphique :</strong> Les Spiking Neural Networks (SNNs) et le calcul en m√©moire (IMC) 
                                promettent <strong>1000√ó moins d'√©nergie</strong> via un calcul √©v√©nementiel et une fusion donn√©es/calcul.
                            </p>
                        </div>
                        <div class="lang-text" data-lang="en" style="display: none;">
                            <p>
                                <strong>Motivation:</strong> The explosion of Edge AI (autonomous vehicles, IoT, robotics) requires 
                                <strong>ultra-low-power</strong> architectures (<1W) capable of real-time inference.
                            </p>
                            <p>
                                <strong>Technological Bottleneck:</strong> Classic von Neumann architecture reaches its limits 
                                (<strong>Memory Wall</strong>). CPU ‚Üî RAM data transfers consume <strong>80% of total energy</strong>, 
                                with energy efficiency capped at <strong>15 TOPS/W</strong>.
                            </p>
                            <p>
                                <strong>Neuromorphic Promise:</strong> Spiking Neural Networks (SNNs) and In-Memory Computing (IMC) 
                                promise <strong>1000√ó less energy</strong> via event-driven computing and data/computation fusion.
                            </p>
                        </div>
                    </div>

                    <div class="evidence-image">
                        <img src="assets/images/project-research/memory_wall.png" 
                             alt="Memory Wall Problem">
                        <span class="caption lang-text" data-lang="fr">Memory Wall ‚Äî Goulot d'√©tranglement √©nerg√©tique des architectures Von Neumann (80% √©nergie en transferts)</span>
                        <span class="caption lang-text" data-lang="en" style="display: none;">Memory Wall ‚Äî Energy bottleneck of Von Neumann architectures (80% energy in transfers)</span>
                    </div>
                </div>

                <div class="tech-highlight" style="margin-top: 20px;">
                    <strong class="lang-text" data-lang="fr">üìã D√©marche de l'√âtude :</strong>
                    <strong class="lang-text" data-lang="en" style="display: none;">üìã Study Approach:</strong>
                    <ul class="lang-text" data-lang="fr">
                        <li>Analyse critique de <strong>15 architectures</strong> neuromorphiques (2018-2024)</li>
                        <li>Identification des verrous : <strong>pr√©cision</strong>, <strong>maturit√© logicielle</strong>, <strong>scalabilit√©</strong></li>
                        <li>Conception d'une architecture <strong>hybride</strong> combinant pr√©cision num√©rique et efficacit√© analogique</li>
                    </ul>
                    <ul class="lang-text" data-lang="en" style="display: none;">
                        <li>Critical analysis of <strong>15 neuromorphic architectures</strong> (2018-2024)</li>
                        <li>Identification of bottlenecks: <strong>precision</strong>, <strong>software maturity</strong>, <strong>scalability</strong></li>
                        <li>Design of a <strong>hybrid architecture</strong> combining digital precision and analog efficiency</li>
                    </ul>
                </div>
            </div>

            <!-- ===== BLOC 2 : Analyse Comparative ===== -->
            <div class="detail-block">
                <h4 class="lang-text" data-lang="fr">üìä Analyse Comparative des Architectures</h4>
                <h4 class="lang-text" data-lang="en" style="display: none;">üìä Comparative Analysis of Architectures</h4>

                <div class="evidence-container">
                    <div class="evidence-text">
                        <div class="lang-text" data-lang="fr">
                            <p>
                                <strong>√âtat de l'Art :</strong> Benchmark des processeurs neuromorphiques leaders 
                                (<strong>Intel Loihi 2, IBM TrueNorth, BrainChip Akida</strong>). 
                                Mise en √©vidence du compromis fondamental <strong>efficacit√© √©nerg√©tique ‚Üî pr√©cision</strong>.
                            </p>
                            <p>
                                <strong>Observation Cl√© :</strong> Les architectures mixtes offrent jusqu'√† <strong>13√ó plus d'efficacit√© √©nerg√©tique</strong> 
                                (195 vs 15 TOPS/W), au prix d'une <strong>pr√©cision stochastique</strong> et d'une <strong>maturit√© technologique limit√©e</strong>.
                            </p>
                        </div>
                        <div class="lang-text" data-lang="en" style="display: none;">
                            <p>
                                <strong>State-of-the-Art:</strong> Benchmark of leading neuromorphic processors 
                                (<strong>Intel Loihi 2, IBM TrueNorth, BrainChip Akida</strong>). 
                                Highlighting the fundamental <strong>energy efficiency ‚Üî precision</strong> tradeoff.
                            </p>
                            <p>
                                <strong>Key Observation:</strong> Mixed-signal architectures offer up to <strong>13√ó more energy efficiency</strong> 
                                (195 vs 15 TOPS/W), at the cost of <strong>stochastic precision</strong> and <strong>limited technological maturity</strong>.
                            </p>
                        </div>
                    </div>

                    <div class="evidence-image">
                        <img class="img-translatable" 
                             data-src-fr="assets/images/project-research/tableau_comparatif_fr.svg"
                             data-src-en="assets/images/project-research/tableau_comparatif_en.svg"
                             data-alt-fr="Tableau Comparatif : Architectures Num√©riques vs Mixtes"
                             data-alt-en="Comparison Table: Digital vs Mixed Architectures"
                             src="assets/images/project-research/tableau_comparatif_fr.svg" 
                             alt="Tableau Comparatif : Architectures Num√©riques vs Mixtes"
                             style="background:white; padding:10px; border-radius:10px;">

                        <span class="caption lang-text" data-lang="fr">Comparaison Num√©rique (Loihi 2) vs Mixte (NeuRRAM) : Efficacit√©, Densit√© & Maturit√©</span>
                        <span class="caption lang-text" data-lang="en" style="display: none;">Digital (Loihi 2) vs Mixed (NeuRRAM) Comparison: Efficiency, Density & Maturity</span>
                    </div>
                </div>
            </div>

            <!-- ===== BLOC 3 : Architecture Hybride Propos√©e ===== -->
            <div class="detail-block">
                <h4 class="lang-text" data-lang="fr">üîß Architecture Hybride Propos√©e</h4>
                <h4 class="lang-text" data-lang="en" style="display: none;">üîß Proposed Hybrid Architecture</h4>

                <div class="evidence-container">
                    <div class="evidence-slider" id="hybrid-arch-slider">
                        <!-- Slide 1 : Sch√©ma G√©n√©ral -->
                        <div class="slide active">
                            <img class="img-translatable" 
                                 data-src-fr="assets/images/project-research/hybrid_arch_fr.svg"
                                 data-src-en="assets/images/project-research/hybrid_arch_en.svg"
                                 data-alt-fr="Architecture Hybride : Couches Num√©riques + Analogiques"
                                 data-alt-en="Hybrid Architecture: Digital + Analog Layers"
                                 src="assets/images/project-research/hybrid_arch_fr.svg" 
                                 alt="Architecture Hybride"
                                 style="background:white; padding:10px; border-radius:10px;">
                            <span class="caption">
                                <span class="lang-text" data-lang="fr">1/2 : Synoptique de l'architecture hybride (Num√©rique haut-niveau + Analogique bas-niveau)</span>
                                <span class="lang-text" data-lang="en" style="display: none;">1/2 : Hybrid architecture block diagram (Digital high-level + Analog low-level)</span>
                            </span>
                        </div>

                        <!-- Slide 2 : D√©tail des Couches -->
                        <div class="slide">
                            <img class="img-translatable" 
                                 data-src-fr="assets/images/project-research/layers_detail_fr.svg"
                                 data-src-en="assets/images/project-research/layers_detail_en.svg"
                                 data-alt-fr="D√©tail : R√©partition Num√©rique/Analogique par Couche"
                                 data-alt-en="Detail: Digital/Analog Allocation per Layer"
                                 src="assets/images/project-research/layers_detail_fr.svg" 
                                 alt="D√©tail des Couches"
                                 style="background:white; padding:10px; border-radius:10px;">
                            <span class="caption">
                                <span class="lang-text" data-lang="fr">2/2 : Allocation des technologies par couche (Pr√©cision vs Efficacit√©)</span>
                                <span class="lang-text" data-lang="en" style="display: none;">2/2 : Technology allocation per layer (Precision vs Efficiency)</span>
                            </span>
                        </div>

                        <!-- Boutons Navigation -->
                        <button class="slider-btn prev" onclick="plusSlides(-1, 'hybrid-arch-slider')">‚ùÆ</button>
                        <button class="slider-btn next" onclick="plusSlides(1, 'hybrid-arch-slider')">‚ùØ</button>
                    </div>

                    <div class="evidence-text">
                        <div class="lang-text" data-lang="fr">
                            <p>
                                <strong>Principe :</strong> Segmentation verticale du r√©seau neuronal en <strong>3 zones technologiques</strong> :
                            </p>
                            <ul>
                                <li><strong>Couches Initiales (1-2)</strong> : Traitement <strong>num√©rique</strong> (CMOS 7nm) pour garantir la pr√©cision sur les features brutes</li>
                                <li><strong>Couches Interm√©diaires (3-6)</strong> : IMC <strong>analogique hybride</strong> (RRAM + SRAM) pour maximiser l'efficacit√© √©nerg√©tique</li>
                                <li><strong>Couches Finales (7-8)</strong> : Retour au <strong>num√©rique</strong> pour les d√©cisions critiques (classification)</li>
                            </ul>
                            <p>
                                <strong>Gains Attendus :</strong> <strong>5√ó r√©duction √©nerg√©tique</strong> vs Loihi 2 tout en maintenant >95% de pr√©cision (validation th√©orique sur ResNet-18).
                            </p>
                        </div>
                        <div class="lang-text" data-lang="en" style="display: none;">
                            <p>
                                <strong>Principle:</strong> Vertical segmentation of the neural network into <strong>3 technological zones</strong>:
                            </p>
                            <ul>
                                <li><strong>Initial Layers (1-2)</strong>: <strong>Digital</strong> processing (7nm CMOS) to guarantee precision on raw features</li>
                                <li><strong>Intermediate Layers (3-6)</strong>: <strong>Hybrid analog</strong> IMC (RRAM + SRAM) to maximize energy efficiency</li>
                                <li><strong>Final Layers (7-8)</strong>: Return to <strong>digital</strong> for critical decisions (classification)</li>
                            </ul>
                            <p>
                                <strong>Expected Gains:</strong> <strong>5√ó energy reduction</strong> vs Loihi 2 while maintaining >95% accuracy (theoretical validation on ResNet-18).
                            </p>
                        </div>
                    </div>
                </div>

                <!-- Encadr√© Co-Design -->
                <div class="tech-highlight" style="margin-top: 20px;">
                    <strong class="lang-text" data-lang="fr">üîó Co-Design Hardware/Software</strong>
                    <strong class="lang-text" data-lang="en" style="display: none;">üîó Hardware/Software Co-Design</strong>
                    <ul class="lang-text" data-lang="fr">
                        <li><strong>Quantification adaptative :</strong> 8-bit (num) ‚Üí 4-bit (analogique) ‚Üí 8-bit (num)</li>
                        <li><strong>Calibration dynamique :</strong> Compensation des d√©rives RRAM par correction logicielle</li>
                        <li><strong>Mapping intelligent :</strong> Allocation automatique couche ‚Üî technologie selon la criticit√©</li>
                    </ul>
                    <ul class="lang-text" data-lang="en" style="display: none;">
                        <li><strong>Adaptive quantization:</strong> 8-bit (digital) ‚Üí 4-bit (analog) ‚Üí 8-bit (digital)</li>
                        <li><strong>Dynamic calibration:</strong> RRAM drift compensation via software correction</li>
                        <li><strong>Smart mapping:</strong> Automatic layer ‚Üî technology allocation based on criticality</li>
                    </ul>
                </div>
            </div>

            <!-- ===== BLOC 4 : R√©sultats & Limites ===== -->
            <div class="detail-block">
                <h4 class="lang-text" data-lang="fr">üìà R√©sultats & Limites Identifi√©es</h4>
                <h4 class="lang-text" data-lang="en" style="display: none;">üìà Results & Identified Limitations</h4>

                <div class="evidence-container">
                    <div class="evidence-text">
                        <div class="lang-text" data-lang="fr">
                            <p>
                                <strong>Validation Th√©orique :</strong> Mod√©lisation Python d'un ResNet-18 hybride sur ImageNet. 
                                R√©sultats : <strong>72 TOPS/W</strong> (vs 15 TOPS/W Loihi 2) avec une pr√©cision de <strong>94.2%</strong> (vs 95.1% baseline).
                            </p>
                            <p>
                                <strong>Analyses de Sensibilit√© :</strong>
                            </p>
                            <ul>
                                <li><strong>Variabilit√© RRAM :</strong> ¬±10% variabilit√© ‚Üí d√©gradation <2% pr√©cision (acceptable)</li>
                                <li><strong>Temp√©rature :</strong> Plage -40¬∞C √† +85¬∞C valid√©e (automotive-grade)</li>
                                <li><strong>Scalabilit√© :</strong> Architecture extensible √† 100+ couches (validation sur ResNet-50)</li>
                            </ul>
                        </div>
                        <div class="lang-text" data-lang="en" style="display: none;">
                            <p>
                                <strong>Theoretical Validation:</strong> Python modeling of a hybrid ResNet-18 on ImageNet. 
                                Results: <strong>72 TOPS/W</strong> (vs 15 TOPS/W Loihi 2) with <strong>94.2%</strong> accuracy (vs 95.1% baseline).
                            </p>
                            <p>
                                <strong>Sensitivity Analyses:</strong>
                            </p>
                            <ul>
                                <li><strong>RRAM Variability:</strong> ¬±10% variability ‚Üí <2% accuracy degradation (acceptable)</li>
                                <li><strong>Temperature:</strong> -40¬∞C to +85¬∞C range validated (automotive-grade)</li>
                                <li><strong>Scalability:</strong> Architecture extensible to 100+ layers (validation on ResNet-50)</li>
                            </ul>
                        </div>
                    </div>

                    <div class="evidence-image">
                        <img src="assets/images/project-research/results_chart.png" 
                             alt="Graphique Comparatif Efficacit√©/Pr√©cision">
                        <span class="caption lang-text" data-lang="fr">Efficacit√© √©nerg√©tique vs Pr√©cision ‚Äî Positionnement de l'architecture hybride propos√©e</span>
                        <span class="caption lang-text" data-lang="en" style="display: none;">Energy efficiency vs Precision ‚Äî Positioning of the proposed hybrid architecture</span>
                    </div>
                </div>

                <!-- Warning Box -->
                <div style="background: rgba(255, 152, 0, 0.1); border-left: 4px solid #ff9800; padding: 15px; margin-top: 20px; border-radius: 8px;">
                    <strong class="lang-text" data-lang="fr">‚ö†Ô∏è Limitations & Perspectives</strong>
                    <strong class="lang-text" data-lang="en" style="display: none;">‚ö†Ô∏è Limitations & Perspectives</strong>
                    <ul class="lang-text" data-lang="fr" style="margin-top: 10px; color: var(--text-muted);">
                        <li><strong>Maturit√© Logicielle :</strong> Absence d'outils de compilation automatique (n√©cessite d√©veloppements custom)</li>
                        <li><strong>Co√ªt de Fabrication :</strong> Technologies RRAM/PCM encore en phase de R&D industrielle</li>
                        <li><strong>Fiabilit√© Long-Terme :</strong> Endurance limit√©e des m√©moires r√©sistives (~10‚Åπ cycles)</li>
                    </ul>
                    <ul class="lang-text" data-lang="en" style="display: none; margin-top: 10px; color: var(--text-muted);">
                        <li><strong>Software Maturity:</strong> Lack of automatic compilation tools (requires custom development)</li>
                        <li><strong>Manufacturing Cost:</strong> RRAM/PCM technologies still in industrial R&D phase</li>
                        <li><strong>Long-Term Reliability:</strong> Limited endurance of resistive memories (~10‚Åπ cycles)</li>
                    </ul>
                </div>
            </div>

            <!-- ===== BLOC 5 : Comp√©tences Mobilis√©es ===== -->
            <div class="detail-block">
                <h4 class="lang-text" data-lang="fr">üéì Comp√©tences Mobilis√©es</h4>
                <h4 class="lang-text" data-lang="en" style="display: none;">üéì Skills Demonstrated</h4>

                <div class="skills-grid">
                    <div class="skill-category">
                        <h5 class="lang-text" data-lang="fr">Hardware</h5>
                        <h5 class="lang-text" data-lang="en" style="display: none;">Hardware</h5>
                        <ul>
                            <li>CMOS Advanced Nodes (7nm / 5nm)</li>
                            <li>RRAM / PCM / FeRAM</li>
                            <li>ADC/DAC Design (SAR, Pipeline)</li>
                            <li class="lang-text" data-lang="fr">Analyse de Puissance</li>
                            <li class="lang-text" data-lang="en" style="display: none;">Power Analysis</li>
                        </ul>
                    </div>

                    <div class="skill-category">
                        <h5 class="lang-text" data-lang="fr">Intelligence Artificielle</h5>
                        <h5 class="lang-text" data-lang="en" style="display: none;">Artificial Intelligence</h5>
                        <ul>
                            <li>Spiking Neural Networks (SNNs)</li>
                            <li>Quantization / Pruning</li>
                            <li>Hardware-Aware Training</li>
                            <li>PyTorch / TensorFlow</li>
                        </ul>
                    </div>

                    <div class="skill-category">
                        <h5 class="lang-text" data-lang="fr">M√©thodologie</h5>
                        <h5 class="lang-text" data-lang="en" style="display: none;">Methodology</h5>
                        <ul>
                            <li class="lang-text" data-lang="fr">Revue de Litt√©rature (15 papiers)</li>
                            <li class="lang-text" data-lang="en" style="display: none;">Literature Review (15 papers)</li>
                            
                            <li class="lang-text" data-lang="fr">Analyse Comparative Multi-Crit√®res</li>
                            <li class="lang-text" data-lang="en" style="display: none;">Multi-Criteria Comparative Analysis</li>
                            
                            <li class="lang-text" data-lang="fr">Mod√©lisation Syst√®me (Python)</li>
                            <li class="lang-text" data-lang="en" style="display: none;">System Modeling (Python)</li>
                            
                            <li class="lang-text" data-lang="fr">R√©daction Technique (LaTeX)</li>
                            <li class="lang-text" data-lang="en" style="display: none;">Technical Writing (LaTeX)</li>
                        </ul>
                    </div>

                    <div class="skill-category">
                        <h5 class="lang-text" data-lang="fr">Outils</h5>
                        <h5 class="lang-text" data-lang="en" style="display: none;">Tools</h5>
                        <ul>
                            <li>Python (NumPy, SciPy)</li>
                            <li>MATLAB / Simulink</li>
                            <li>LTSpice (Simulation Analogique)</li>
                            <li>LaTeX / Overleaf</li>
                        </ul>
                    </div>
                </div>
            </div>

        </div>
    </div>

    <!-- DATE (en dehors de .timeline-content) -->
    <div class="timeline-date">
        <span class="date">2024</span>
        <div class="timeline-dot"></div>
    </div>
</div>
