Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: Traffic.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Traffic.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Traffic"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : Traffic
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\Personal\XIE\Semesters\TE\Sem VI\Mini Project 2-B\Simulation\Traffic_Light_Control\Traffic.v" into library work
Parsing module <Traffic>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Traffic>.
WARNING:HDLCompiler:413 - "D:\Personal\XIE\Semesters\TE\Sem VI\Mini Project 2-B\Simulation\Traffic_Light_Control\Traffic.v" Line 47: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\Personal\XIE\Semesters\TE\Sem VI\Mini Project 2-B\Simulation\Traffic_Light_Control\Traffic.v" Line 57: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\Personal\XIE\Semesters\TE\Sem VI\Mini Project 2-B\Simulation\Traffic_Light_Control\Traffic.v" Line 68: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\Personal\XIE\Semesters\TE\Sem VI\Mini Project 2-B\Simulation\Traffic_Light_Control\Traffic.v" Line 79: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\Personal\XIE\Semesters\TE\Sem VI\Mini Project 2-B\Simulation\Traffic_Light_Control\Traffic.v" Line 90: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "D:\Personal\XIE\Semesters\TE\Sem VI\Mini Project 2-B\Simulation\Traffic_Light_Control\Traffic.v" Line 102: Result of 5-bit expression is truncated to fit in 4-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Traffic>.
    Related source file is "D:\Personal\XIE\Semesters\TE\Sem VI\Mini Project 2-B\Simulation\Traffic_Light_Control\Traffic.v".
        DIVISOR = 28'b0000101101110001101100000000
        S1 = 0
        S2 = 1
        S3 = 2
        S4 = 3
        S5 = 4
        S6 = 5
        sec7 = 7
        sec5 = 5
        sec2 = 2
        sec3 = 3
    Found 3-bit register for signal <ps>.
    Found 4-bit register for signal <count>.
    Found 1-bit register for signal <clock_out>.
    Found 28-bit register for signal <counter>.
    Found finite state machine <FSM_0> for signal <ps>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 12                                             |
    | Inputs             | 4                                              |
    | Outputs            | 15                                             |
    | Clock              | clock_out (rising_edge)                        |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 28-bit adder for signal <counter[27]_GND_1_o_add_1_OUT> created at line 27.
    Found 4-bit adder for signal <count[3]_GND_1_o_add_28_OUT> created at line 102.
    Found 28-bit comparator greater for signal <n0001> created at line 28
    Found 28-bit comparator greater for signal <counter[27]_GND_1_o_LessThan_5_o> created at line 30
    Found 4-bit comparator greater for signal <count[3]_GND_1_o_LessThan_8_o> created at line 44
    Found 4-bit comparator greater for signal <count[3]_GND_1_o_LessThan_16_o> created at line 65
    Found 4-bit comparator greater for signal <count[3]_GND_1_o_LessThan_24_o> created at line 87
    Found 4-bit comparator greater for signal <count[3]_GND_1_o_LessThan_28_o> created at line 99
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   9 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <Traffic> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 28-bit adder                                          : 1
 4-bit adder                                           : 1
# Registers                                            : 3
 1-bit register                                        : 1
 28-bit register                                       : 1
 4-bit register                                        : 1
# Comparators                                          : 6
 28-bit comparator greater                             : 2
 4-bit comparator greater                              : 4
# Multiplexers                                         : 9
 4-bit 2-to-1 multiplexer                              : 9
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Traffic>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <Traffic> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 4-bit adder                                           : 1
# Counters                                             : 1
 28-bit up counter                                     : 1
# Registers                                            : 5
 Flip-Flops                                            : 5
# Comparators                                          : 6
 28-bit comparator greater                             : 2
 4-bit comparator greater                              : 4
# Multiplexers                                         : 9
 4-bit 2-to-1 multiplexer                              : 9
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <ps[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
 101   | 101
-------------------

Optimizing unit <Traffic> ...
WARNING:Xst:1710 - FF/Latch <count_3> (without init value) has a constant value of 0 in block <Traffic>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Traffic, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 35
 Flip-Flops                                            : 35

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Traffic.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 162
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 27
#      LUT2                        : 35
#      LUT3                        : 7
#      LUT4                        : 2
#      LUT5                        : 14
#      LUT6                        : 4
#      MUXCY                       : 38
#      VCC                         : 1
#      XORCY                       : 28
# FlipFlops/Latches                : 35
#      FD                          : 29
#      FDC                         : 3
#      FDCE                        : 3
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 26
#      IBUF                        : 1
#      OBUF                        : 25

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              35  out of  11440     0%  
 Number of Slice LUTs:                   94  out of   5720     1%  
    Number used as Logic:                94  out of   5720     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     94
   Number with an unused Flip Flop:      59  out of     94    62%  
   Number with an unused LUT:             0  out of     94     0%  
   Number of fully used LUT-FF pairs:    35  out of     94    37%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          27
 Number of bonded IOBs:                  27  out of    102    26%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRL/BUFHCEs:         1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 29    |
clock_out_OBUF                     | NONE(count_0)          | 6     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.674ns (Maximum Frequency: 272.158MHz)
   Minimum input arrival time before clock: 2.396ns
   Maximum output required time after clock: 5.025ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.674ns (frequency: 272.158MHz)
  Total number of paths / destination ports: 1732 / 29
-------------------------------------------------------------------------
Delay:               3.674ns (Levels of Logic = 6)
  Source:            counter_10 (FF)
  Destination:       counter_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: counter_10 to counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.447   1.059  counter_10 (counter_10)
     LUT5:I0->O            1   0.203   0.000  Mcompar_n0001_lut<2> (Mcompar_n0001_lut<2>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_n0001_cy<2> (Mcompar_n0001_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_n0001_cy<3> (Mcompar_n0001_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_n0001_cy<4> (Mcompar_n0001_cy<4>)
     MUXCY:CI->O          28   0.213   1.235  Mcompar_n0001_cy<5> (Mcompar_n0001_cy<5>)
     LUT2:I1->O            1   0.205   0.000  counter_0_rstpot (counter_0_rstpot)
     FD:D                      0.102          counter_0
    ----------------------------------------
    Total                      3.674ns (1.380ns logic, 2.294ns route)
                                       (37.6% logic, 62.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_out_OBUF'
  Clock period: 2.731ns (frequency: 366.153MHz)
  Total number of paths / destination ports: 40 / 9
-------------------------------------------------------------------------
Delay:               2.731ns (Levels of Logic = 1)
  Source:            ps_FSM_FFd1 (FF)
  Destination:       count_0 (FF)
  Source Clock:      clock_out_OBUF rising
  Destination Clock: clock_out_OBUF rising

  Data Path: ps_FSM_FFd1 to count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             16   0.447   1.109  ps_FSM_FFd1 (ps_FSM_FFd1)
     LUT2:I0->O            3   0.203   0.650  _n0087_inv1 (_n0087_inv)
     FDCE:CE                   0.322          count_0
    ----------------------------------------
    Total                      2.731ns (0.972ns logic, 1.759ns route)
                                       (35.6% logic, 64.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_out_OBUF'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              2.396ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       count_0 (FF)
  Destination Clock: clock_out_OBUF rising

  Data Path: rst to count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.222   0.744  rst_IBUF (rst_IBUF)
     FDCE:CLR                  0.430          count_0
    ----------------------------------------
    Total                      2.396ns (1.652ns logic, 0.744ns route)
                                       (69.0% logic, 31.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_out_OBUF'
  Total number of paths / destination ports: 48 / 24
-------------------------------------------------------------------------
Offset:              5.025ns (Levels of Logic = 2)
  Source:            ps_FSM_FFd2 (FF)
  Destination:       light_M1<0> (PAD)
  Source Clock:      clock_out_OBUF rising

  Data Path: ps_FSM_FFd2 to light_M1<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             14   0.447   1.186  ps_FSM_FFd2 (ps_FSM_FFd2)
     LUT3:I0->O            2   0.205   0.616  ps__n0096<0>1 (light_M1_G_OBUF)
     OBUF:I->O                 2.571          light_M1_0_OBUF (light_M1<0>)
    ----------------------------------------
    Total                      5.025ns (3.223ns logic, 1.802ns route)
                                       (64.1% logic, 35.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.791ns (Levels of Logic = 1)
  Source:            clock_out (FF)
  Destination:       clock_out (PAD)
  Source Clock:      clk rising

  Data Path: clock_out to clock_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               7   0.447   0.773  clock_out (clock_out_OBUF)
     OBUF:I->O                 2.571          clock_out_OBUF (clock_out)
    ----------------------------------------
    Total                      3.791ns (3.018ns logic, 0.773ns route)
                                       (79.6% logic, 20.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.674|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_out_OBUF
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock_out_OBUF |    2.731|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.36 secs
 
--> 

Total memory usage is 4483580 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    1 (   0 filtered)

