
*** Running vivado
    with args -log col_info_RAM.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source col_info_RAM.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source col_info_RAM.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 293.039 ; gain = 83.328
INFO: [Synth 8-638] synthesizing module 'col_info_RAM' [c:/Workspace/F16genesisfinal/VDP/VSG.srcs/sources_1/ip/col_info_RAM/synth/col_info_RAM.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'col_info_RAM' (9#1) [c:/Workspace/F16genesisfinal/VDP/VSG.srcs/sources_1/ip/col_info_RAM/synth/col_info_RAM.vhd:69]
Finished RTL Elaboration : Time (s): cpu = 00:01:14 ; elapsed = 00:01:19 . Memory (MB): peak = 491.301 ; gain = 281.590
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:14 ; elapsed = 00:01:19 . Memory (MB): peak = 491.301 ; gain = 281.590
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 559.313 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:27 ; elapsed = 00:01:33 . Memory (MB): peak = 559.313 ; gain = 349.602
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:27 ; elapsed = 00:01:33 . Memory (MB): peak = 559.313 ; gain = 349.602
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:28 ; elapsed = 00:01:33 . Memory (MB): peak = 559.313 ; gain = 349.602
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:28 ; elapsed = 00:01:34 . Memory (MB): peak = 559.313 ; gain = 349.602
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:28 ; elapsed = 00:01:34 . Memory (MB): peak = 559.313 ; gain = 349.602
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:43 ; elapsed = 00:01:49 . Memory (MB): peak = 579.438 ; gain = 369.727
Finished Timing Optimization : Time (s): cpu = 00:01:43 ; elapsed = 00:01:49 . Memory (MB): peak = 580.383 ; gain = 370.672
Finished Technology Mapping : Time (s): cpu = 00:01:43 ; elapsed = 00:01:49 . Memory (MB): peak = 590.000 ; gain = 380.289
Finished IO Insertion : Time (s): cpu = 00:01:44 ; elapsed = 00:01:50 . Memory (MB): peak = 590.000 ; gain = 380.289
Finished Renaming Generated Instances : Time (s): cpu = 00:01:44 ; elapsed = 00:01:50 . Memory (MB): peak = 590.000 ; gain = 380.289
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:44 ; elapsed = 00:01:50 . Memory (MB): peak = 590.000 ; gain = 380.289
Finished Renaming Generated Ports : Time (s): cpu = 00:01:44 ; elapsed = 00:01:50 . Memory (MB): peak = 590.000 ; gain = 380.289
Finished Handling Custom Attributes : Time (s): cpu = 00:01:44 ; elapsed = 00:01:50 . Memory (MB): peak = 590.000 ; gain = 380.289
Finished Renaming Generated Nets : Time (s): cpu = 00:01:44 ; elapsed = 00:01:50 . Memory (MB): peak = 590.000 ; gain = 380.289

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB18E1 |     1|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:44 ; elapsed = 00:01:50 . Memory (MB): peak = 590.000 ; gain = 380.289
synth_design: Time (s): cpu = 00:01:42 ; elapsed = 00:01:46 . Memory (MB): peak = 620.582 ; gain = 405.496
