// Seed: 341561396
module module_0;
  logic id_1;
  reg [1 : 1] id_2;
  assign id_1[1] = -1;
  always @(posedge -1'h0 or posedge 1) begin : LABEL_0
    id_2 = id_1;
  end
endmodule
module module_1 #(
    parameter id_3 = 32'd86
) (
    input supply1 id_0,
    input supply0 id_1,
    output tri id_2,
    input wire _id_3
);
  wire id_5 = id_3;
  logic id_6;
  wire [~  id_3  ==  1 'b0 : 1 'd0] id_7 = id_5;
  assign id_5 = id_1;
  module_0 modCall_1 ();
endmodule
