# SARC18-CPU
My 18-bit RISC CPU architecture (SARC18) built from scratch modeled with Logisim for future deployment using VHDL in Vivado. Features a custom ISA, register file, memory controller and ALU.
