INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog_file/ACX_720/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog_file/ACX_720/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/MMCM/MMCM_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MMCM_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog_file/ACX_720/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/ip/MMCM/MMCM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MMCM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog_file/ACX_720/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/UART_RAM_TFT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_RAM_TFT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog_file/ACX_720/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/VGA_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA_CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog_file/ACX_720/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/img_rx_wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module img_rx_wr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog_file/ACX_720/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/uart_byte_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_byte_rx
WARNING: [VRFC 10-2379] empty port in module declaration [D:/Verilog_file/ACX_720/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/uart_byte_rx.v:10]
WARNING: [VRFC 10-3380] identifier 'div_cnt' is used before its declaration [D:/Verilog_file/ACX_720/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/uart_byte_rx.v:52]
WARNING: [VRFC 10-3380] identifier 'sta_bit' is used before its declaration [D:/Verilog_file/ACX_720/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sources_1/new/uart_byte_rx.v:60]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog_file/ACX_720/25B_UART_RAM_TFT/UART_RAM_TFT.srcs/sim_1/new/UART_RAM_TFT_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_RAM_TFT_tb
