# SOME DESCRIPTIVE TITLE.
# Copyright (C) 2018 - 2026, SpinalHDL
# This file is distributed under the same license as the SpinalHDL package.
# FIRST AUTHOR <EMAIL@ADDRESS>, YEAR.
#
#, fuzzy
msgid ""
msgstr ""
"Project-Id-Version: SpinalHDL \n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2026-01-04 11:00+0000\n"
"PO-Revision-Date: YEAR-MO-DA HO:MI+ZONE\n"
"Last-Translator: FULL NAME <EMAIL@ADDRESS>\n"
"Language-Team: LANGUAGE <LL@li.org>\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bit\n"

#: ../../SpinalHDL/Examples/Simple ones/counter_with_clear.rst:2
msgid "Counter with clear"
msgstr ""

#: ../../SpinalHDL/Examples/Simple ones/counter_with_clear.rst:4
msgid "This example defines a component with a ``clear`` input and a ``value`` output. Each clock cycle, the ``value`` output is incrementing, but when ``clear`` is high, ``value`` is cleared."
msgstr ""
