{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1603186554542 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1603186554542 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 20 16:35:54 2020 " "Processing started: Tue Oct 20 16:35:54 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1603186554542 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1603186554542 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SRAM -c SRAM " "Command: quartus_map --read_settings_files=on --write_settings_files=off SRAM -c SRAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1603186554542 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1603186554867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_latch.v 1 1 " "Found 1 design units, including 1 entities, in source file d_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_latch " "Found entity 1: D_latch" {  } { { "D_latch.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/SRAM/D_latch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603186554908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603186554908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/SRAM/decoder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603186554911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603186554911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_main.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_main " "Found entity 1: decoder_main" {  } { { "decoder_main.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/SRAM/decoder_main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603186554913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603186554913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorycell.v 1 1 " "Found 1 design units, including 1 entities, in source file memorycell.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryCell " "Found entity 1: MemoryCell" {  } { { "MemoryCell.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/SRAM/MemoryCell.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603186554915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603186554915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram.v 1 1 " "Found 1 design units, including 1 entities, in source file sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM " "Found entity 1: SRAM" {  } { { "SRAM.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/SRAM/SRAM.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603186554917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603186554917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.v 1 1 " "Found 1 design units, including 1 entities, in source file tristate.v" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "tristate.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/SRAM/tristate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603186554919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603186554919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "word.v 1 1 " "Found 1 design units, including 1 entities, in source file word.v" { { "Info" "ISGN_ENTITY_NAME" "1 word " "Found entity 1: word" {  } { { "word.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/SRAM/word.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1603186554921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1603186554921 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SRAM " "Elaborating entity \"SRAM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1603186554948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_main decoder_main:dec_inst " "Elaborating entity \"decoder_main\" for hierarchy \"decoder_main:dec_inst\"" {  } { { "SRAM.v" "dec_inst" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/SRAM/SRAM.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603186555337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder_main:dec_inst\|decoder:dec0\[0\] " "Elaborating entity \"decoder\" for hierarchy \"decoder_main:dec_inst\|decoder:dec0\[0\]\"" {  } { { "decoder_main.v" "dec0\[0\]" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/SRAM/decoder_main.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603186555341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "word word:word_inst\[0\] " "Elaborating entity \"word\" for hierarchy \"word:word_inst\[0\]\"" {  } { { "SRAM.v" "word_inst\[0\]" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/SRAM/SRAM.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603186555373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryCell word:word_inst\[0\]\|MemoryCell:MemoryCell_inst\[0\] " "Elaborating entity \"MemoryCell\" for hierarchy \"word:word_inst\[0\]\|MemoryCell:MemoryCell_inst\[0\]\"" {  } { { "word.v" "MemoryCell_inst\[0\]" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/SRAM/word.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603186555374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_latch word:word_inst\[0\]\|MemoryCell:MemoryCell_inst\[0\]\|D_latch:D_latch_inst " "Elaborating entity \"D_latch\" for hierarchy \"word:word_inst\[0\]\|MemoryCell:MemoryCell_inst\[0\]\|D_latch:D_latch_inst\"" {  } { { "MemoryCell.v" "D_latch_inst" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/SRAM/MemoryCell.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603186555376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate tristate:tristate_inst\[0\] " "Elaborating entity \"tristate\" for hierarchy \"tristate:tristate_inst\[0\]\"" {  } { { "SRAM.v" "tristate_inst\[0\]" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/SRAM/SRAM.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1603186571986 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "tristate:tristate_inst1\[7\]\|bf " "Converted tri-state buffer \"tristate:tristate_inst1\[7\]\|bf\" feeding internal logic into a wire" {  } { { "tristate.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/SRAM/tristate.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1603186583902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "tristate:tristate_inst1\[6\]\|bf " "Converted tri-state buffer \"tristate:tristate_inst1\[6\]\|bf\" feeding internal logic into a wire" {  } { { "tristate.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/SRAM/tristate.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1603186583902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "tristate:tristate_inst1\[5\]\|bf " "Converted tri-state buffer \"tristate:tristate_inst1\[5\]\|bf\" feeding internal logic into a wire" {  } { { "tristate.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/SRAM/tristate.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1603186583902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "tristate:tristate_inst1\[4\]\|bf " "Converted tri-state buffer \"tristate:tristate_inst1\[4\]\|bf\" feeding internal logic into a wire" {  } { { "tristate.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/SRAM/tristate.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1603186583902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "tristate:tristate_inst1\[3\]\|bf " "Converted tri-state buffer \"tristate:tristate_inst1\[3\]\|bf\" feeding internal logic into a wire" {  } { { "tristate.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/SRAM/tristate.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1603186583902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "tristate:tristate_inst1\[2\]\|bf " "Converted tri-state buffer \"tristate:tristate_inst1\[2\]\|bf\" feeding internal logic into a wire" {  } { { "tristate.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/SRAM/tristate.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1603186583902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "tristate:tristate_inst1\[1\]\|bf " "Converted tri-state buffer \"tristate:tristate_inst1\[1\]\|bf\" feeding internal logic into a wire" {  } { { "tristate.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/SRAM/tristate.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1603186583902 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "tristate:tristate_inst1\[0\]\|bf " "Converted tri-state buffer \"tristate:tristate_inst1\[0\]\|bf\" feeding internal logic into a wire" {  } { { "tristate.v" "" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/SRAM/tristate.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1603186583902 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1603186583902 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1603186659031 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1603186659031 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14732 " "Implemented 14732 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1603186660418 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1603186660418 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1603186660418 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14712 " "Implemented 14712 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1603186660418 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1603186660418 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4878 " "Peak virtual memory: 4878 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1603186660710 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 20 16:37:40 2020 " "Processing ended: Tue Oct 20 16:37:40 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1603186660710 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:46 " "Elapsed time: 00:01:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1603186660710 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:46 " "Total CPU time (on all processors): 00:01:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1603186660710 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1603186660710 ""}
