--------------------------------------------------------------------------------
Release 12.3 Trace  (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

D:\Xilinx\12.3\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml CPU.twx CPU.ncd -o CPU.twr CPU.pcf -ucf CPU.ucf

Design file:              CPU.ncd
Physical constraint file: CPU.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2010-09-15)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
DYP0<1>     |   13.774(R)|clk_BUFGP         |   0.000|
DYP0<2>     |   13.353(R)|clk_BUFGP         |   0.000|
DYP0<3>     |   14.808(R)|clk_BUFGP         |   0.000|
DYP0<4>     |   15.490(R)|clk_BUFGP         |   0.000|
DYP0<5>     |   15.227(R)|clk_BUFGP         |   0.000|
DYP0<6>     |   15.242(R)|clk_BUFGP         |   0.000|
L<0>        |   16.583(R)|clk_BUFGP         |   0.000|
L<1>        |   17.163(R)|clk_BUFGP         |   0.000|
L<2>        |   17.025(R)|clk_BUFGP         |   0.000|
L<3>        |   16.479(R)|clk_BUFGP         |   0.000|
L<4>        |   16.750(R)|clk_BUFGP         |   0.000|
L<5>        |   14.886(R)|clk_BUFGP         |   0.000|
L<6>        |   14.246(R)|clk_BUFGP         |   0.000|
L<7>        |   14.205(R)|clk_BUFGP         |   0.000|
L<8>        |   14.655(R)|clk_BUFGP         |   0.000|
L<9>        |   15.210(R)|clk_BUFGP         |   0.000|
L<10>       |   14.115(R)|clk_BUFGP         |   0.000|
L<11>       |   15.650(R)|clk_BUFGP         |   0.000|
L<12>       |   15.520(R)|clk_BUFGP         |   0.000|
L<13>       |   17.917(R)|clk_BUFGP         |   0.000|
L<14>       |   16.465(R)|clk_BUFGP         |   0.000|
L<15>       |   14.751(R)|clk_BUFGP         |   0.000|
Ram2OE      |    9.083(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.809|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
SW<0>          |L<0>           |   14.918|
SW<0>          |L<1>           |   15.520|
SW<0>          |L<2>           |   15.811|
SW<0>          |L<3>           |   14.332|
SW<0>          |L<4>           |   18.152|
SW<0>          |L<5>           |   16.079|
SW<0>          |L<6>           |   14.771|
SW<0>          |L<7>           |   15.440|
SW<0>          |L<8>           |   15.912|
SW<0>          |L<9>           |   16.558|
SW<0>          |L<10>          |   15.964|
SW<0>          |L<11>          |   14.843|
SW<0>          |L<12>          |   16.440|
SW<0>          |L<13>          |   17.828|
SW<0>          |L<14>          |   16.701|
SW<0>          |L<15>          |   15.596|
SW<1>          |L<0>           |   15.110|
SW<1>          |L<1>           |   15.848|
SW<1>          |L<2>           |   16.097|
SW<1>          |L<3>           |   14.667|
SW<1>          |L<4>           |   18.286|
SW<1>          |L<5>           |   16.405|
SW<1>          |L<6>           |   14.783|
SW<1>          |L<7>           |   15.546|
SW<1>          |L<8>           |   15.018|
SW<1>          |L<9>           |   16.308|
SW<1>          |L<10>          |   15.436|
SW<1>          |L<11>          |   14.421|
SW<1>          |L<12>          |   16.262|
SW<1>          |L<13>          |   17.994|
SW<1>          |L<14>          |   16.052|
SW<1>          |L<15>          |   15.319|
SW<2>          |L<0>           |   13.904|
SW<2>          |L<1>           |   14.319|
SW<2>          |L<2>           |   14.574|
SW<2>          |L<3>           |   13.499|
SW<2>          |L<4>           |   17.349|
SW<2>          |L<5>           |   15.499|
SW<2>          |L<6>           |   14.109|
SW<2>          |L<7>           |   14.323|
SW<2>          |L<8>           |   14.117|
SW<2>          |L<9>           |   15.563|
SW<2>          |L<10>          |   14.665|
SW<2>          |L<11>          |   13.779|
SW<2>          |L<12>          |   15.050|
SW<2>          |L<13>          |   16.493|
SW<2>          |L<14>          |   15.288|
SW<2>          |L<15>          |   14.418|
SW<12>         |L<0>           |   14.567|
SW<12>         |L<1>           |   15.483|
SW<12>         |L<2>           |   15.941|
SW<12>         |L<3>           |   13.019|
SW<12>         |L<4>           |   15.071|
SW<12>         |L<5>           |   12.971|
SW<12>         |L<6>           |   11.175|
SW<12>         |L<7>           |   12.139|
SW<12>         |L<8>           |   12.471|
SW<12>         |L<9>           |   14.891|
SW<12>         |L<10>          |   12.129|
SW<12>         |L<11>          |   11.897|
SW<12>         |L<12>          |   12.810|
SW<12>         |L<13>          |   15.461|
SW<12>         |L<14>          |   13.279|
SW<12>         |L<15>          |   12.896|
SW<13>         |L<0>           |   12.893|
SW<13>         |L<1>           |   14.000|
SW<13>         |L<2>           |   13.792|
SW<13>         |L<3>           |   13.184|
SW<13>         |L<4>           |   14.340|
SW<13>         |L<5>           |   12.248|
SW<13>         |L<6>           |   11.320|
SW<13>         |L<7>           |   11.729|
SW<13>         |L<8>           |   12.172|
SW<13>         |L<9>           |   14.033|
SW<13>         |L<10>          |   11.428|
SW<13>         |L<11>          |   12.288|
SW<13>         |L<12>          |   13.049|
SW<13>         |L<13>          |   15.090|
SW<13>         |L<14>          |   12.762|
SW<13>         |L<15>          |   11.889|
SW<14>         |L<0>           |   14.951|
SW<14>         |L<1>           |   15.665|
SW<14>         |L<2>           |   15.825|
SW<14>         |L<3>           |   12.529|
SW<14>         |L<4>           |   16.161|
SW<14>         |L<5>           |   12.399|
SW<14>         |L<6>           |   11.477|
SW<14>         |L<7>           |   11.848|
SW<14>         |L<8>           |   11.706|
SW<14>         |L<9>           |   12.150|
SW<14>         |L<10>          |   10.814|
SW<14>         |L<11>          |   11.893|
SW<14>         |L<12>          |   12.634|
SW<14>         |L<13>          |   17.147|
SW<14>         |L<14>          |   12.150|
SW<14>         |L<15>          |   11.761|
SW<15>         |L<0>           |    9.481|
SW<15>         |L<1>           |    9.867|
SW<15>         |L<2>           |    9.862|
SW<15>         |L<3>           |   13.155|
SW<15>         |L<4>           |   10.466|
SW<15>         |L<5>           |   11.686|
SW<15>         |L<6>           |   10.266|
SW<15>         |L<7>           |   10.857|
SW<15>         |L<8>           |   10.702|
SW<15>         |L<9>           |   10.132|
SW<15>         |L<10>          |   10.332|
SW<15>         |L<11>          |   11.449|
SW<15>         |L<12>          |    9.809|
SW<15>         |L<13>          |   10.132|
SW<15>         |L<14>          |   12.195|
SW<15>         |L<15>          |   11.318|
---------------+---------------+---------+


Analysis completed Mon Dec 08 01:26:06 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 197 MB



