$date
	Wed Jul 30 20:45:41 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb $end
$var wire 1 ! o1 $end
$var wire 1 " o2 $end
$var wire 1 # o3 $end
$var reg 1 $ a $end
$var reg 1 % b $end
$scope module dut $end
$var wire 1 & a $end
$var wire 1 ' b $end
$var wire 1 ! o1 $end
$var wire 1 " o2 $end
$var wire 1 # o3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
0&
0%
0$
0#
1"
0!
$end
#10
0"
1!
1$
1&
#20
1#
0!
1%
1'
0$
0&
#30
1!
0#
0%
0'
1$
1&
#40
0!
1"
1%
1'
#50
