
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:03:17 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV64F/fcvt.l.s.cgf \
 \
//                  -- xlen 64  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fcvt.l.s instruction of the RISC-V RV64F_Zicsr,RV64FD_Zicsr extension for the fcvt.l.s_b29 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV64IF_Zicsr,RV64IFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*RV64.*I.*F.*);def TEST_CASE_1=True;",fcvt.l.s_b29)

RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x10,test_dataset_0)
RVTEST_SIGBASE(x3,signature_x3_1)

inst_0:// rs1==f15, rd==x15,fs1 == 0 and fe1 == 0x7c and fm1 == 0x4923b8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fcvt.l.s ; op1:f15; dest:x15; op1val:0x3e4923b8; valaddr_reg:x10;
val_offset:0*FLEN/8; rmval:dyn; correctval:0; testreg:x17;
fcsr_val:0*/
TEST_FPID_OP(fcvt.l.s, x15, f15, dyn, 0, 0, x10, 0*FLEN/8, x18, x3, x17,FLREG)

inst_1:// rs1==f20, rd==x0,fs1 == 0 and fe1 == 0x7c and fm1 == 0x4923b8 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fcvt.l.s ; op1:f20; dest:x0; op1val:0x3e4923b8; valaddr_reg:x10;
val_offset:1*FLEN/8; rmval:dyn; correctval:0; testreg:x17;
fcsr_val:32*/
TEST_FPID_OP(fcvt.l.s, x0, f20, dyn, 32, 0, x10, 1*FLEN/8, x18, x3, x17,FLREG)

inst_2:// rs1==f3, rd==x30,fs1 == 0 and fe1 == 0x7c and fm1 == 0x4923b8 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fcvt.l.s ; op1:f3; dest:x30; op1val:0x3e4923b8; valaddr_reg:x10;
val_offset:2*FLEN/8; rmval:dyn; correctval:0; testreg:x17;
fcsr_val:64*/
TEST_FPID_OP(fcvt.l.s, x30, f3, dyn, 64, 0, x10, 2*FLEN/8, x18, x3, x17,FLREG)

inst_3:// rs1==f17, rd==x20,fs1 == 0 and fe1 == 0x7c and fm1 == 0x4923b8 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fcvt.l.s ; op1:f17; dest:x20; op1val:0x3e4923b8; valaddr_reg:x10;
val_offset:3*FLEN/8; rmval:dyn; correctval:0; testreg:x17;
fcsr_val:96*/
TEST_FPID_OP(fcvt.l.s, x20, f17, dyn, 96, 0, x10, 3*FLEN/8, x18, x3, x17,FLREG)

inst_4:// rs1==f2, rd==x7,fs1 == 0 and fe1 == 0x7c and fm1 == 0x4923b8 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fcvt.l.s ; op1:f2; dest:x7; op1val:0x3e4923b8; valaddr_reg:x10;
val_offset:4*FLEN/8; rmval:dyn; correctval:0; testreg:x17;
fcsr_val:128*/
TEST_FPID_OP(fcvt.l.s, x7, f2, dyn, 128, 0, x10, 4*FLEN/8, x18, x3, x17,FLREG)

inst_5:// rs1==f9, rd==x19,fs1 == 0 and fe1 == 0x7c and fm1 == 0x4923b9 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fcvt.l.s ; op1:f9; dest:x19; op1val:0x3e4923b9; valaddr_reg:x10;
val_offset:5*FLEN/8; rmval:dyn; correctval:0; testreg:x17;
fcsr_val:0*/
TEST_FPID_OP(fcvt.l.s, x19, f9, dyn, 0, 0, x10, 5*FLEN/8, x18, x3, x17,FLREG)

inst_6:// rs1==f12, rd==x8,fs1 == 0 and fe1 == 0x7c and fm1 == 0x4923b9 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fcvt.l.s ; op1:f12; dest:x8; op1val:0x3e4923b9; valaddr_reg:x10;
val_offset:6*FLEN/8; rmval:dyn; correctval:0; testreg:x17;
fcsr_val:32*/
TEST_FPID_OP(fcvt.l.s, x8, f12, dyn, 32, 0, x10, 6*FLEN/8, x18, x3, x17,FLREG)

inst_7:// rs1==f1, rd==x29,fs1 == 0 and fe1 == 0x7c and fm1 == 0x4923b9 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fcvt.l.s ; op1:f1; dest:x29; op1val:0x3e4923b9; valaddr_reg:x10;
val_offset:7*FLEN/8; rmval:dyn; correctval:0; testreg:x17;
fcsr_val:64*/
TEST_FPID_OP(fcvt.l.s, x29, f1, dyn, 64, 0, x10, 7*FLEN/8, x18, x3, x17,FLREG)

inst_8:// rs1==f23, rd==x31,fs1 == 0 and fe1 == 0x7c and fm1 == 0x4923b9 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fcvt.l.s ; op1:f23; dest:x31; op1val:0x3e4923b9; valaddr_reg:x10;
val_offset:8*FLEN/8; rmval:dyn; correctval:0; testreg:x17;
fcsr_val:96*/
TEST_FPID_OP(fcvt.l.s, x31, f23, dyn, 96, 0, x10, 8*FLEN/8, x18, x3, x17,FLREG)

inst_9:// rs1==f31, rd==x14,fs1 == 0 and fe1 == 0x7c and fm1 == 0x4923b9 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fcvt.l.s ; op1:f31; dest:x14; op1val:0x3e4923b9; valaddr_reg:x10;
val_offset:9*FLEN/8; rmval:dyn; correctval:0; testreg:x17;
fcsr_val:128*/
TEST_FPID_OP(fcvt.l.s, x14, f31, dyn, 128, 0, x10, 9*FLEN/8, x18, x3, x17,FLREG)

inst_10:// rs1==f27, rd==x12,fs1 == 0 and fe1 == 0x7c and fm1 == 0x4923ba and  fcsr == 0x0 and rm_val == 7   
/* opcode: fcvt.l.s ; op1:f27; dest:x12; op1val:0x3e4923ba; valaddr_reg:x10;
val_offset:10*FLEN/8; rmval:dyn; correctval:0; testreg:x17;
fcsr_val:0*/
TEST_FPID_OP(fcvt.l.s, x12, f27, dyn, 0, 0, x10, 10*FLEN/8, x18, x3, x17,FLREG)

inst_11:// rs1==f28, rd==x16,fs1 == 0 and fe1 == 0x7c and fm1 == 0x4923ba and  fcsr == 0x20 and rm_val == 7   
/* opcode: fcvt.l.s ; op1:f28; dest:x16; op1val:0x3e4923ba; valaddr_reg:x10;
val_offset:11*FLEN/8; rmval:dyn; correctval:0; testreg:x17;
fcsr_val:32*/
TEST_FPID_OP(fcvt.l.s, x16, f28, dyn, 32, 0, x10, 11*FLEN/8, x18, x3, x17,FLREG)

inst_12:// rs1==f13, rd==x28,fs1 == 0 and fe1 == 0x7c and fm1 == 0x4923ba and  fcsr == 0x40 and rm_val == 7   
/* opcode: fcvt.l.s ; op1:f13; dest:x28; op1val:0x3e4923ba; valaddr_reg:x10;
val_offset:12*FLEN/8; rmval:dyn; correctval:0; testreg:x17;
fcsr_val:64*/
TEST_FPID_OP(fcvt.l.s, x28, f13, dyn, 64, 0, x10, 12*FLEN/8, x18, x3, x17,FLREG)

inst_13:// rs1==f19, rd==x13,fs1 == 0 and fe1 == 0x7c and fm1 == 0x4923ba and  fcsr == 0x60 and rm_val == 7   
/* opcode: fcvt.l.s ; op1:f19; dest:x13; op1val:0x3e4923ba; valaddr_reg:x10;
val_offset:13*FLEN/8; rmval:dyn; correctval:0; testreg:x17;
fcsr_val:96*/
TEST_FPID_OP(fcvt.l.s, x13, f19, dyn, 96, 0, x10, 13*FLEN/8, x18, x3, x17,FLREG)

inst_14:// rs1==f5, rd==x22,fs1 == 0 and fe1 == 0x7c and fm1 == 0x4923ba and  fcsr == 0x80 and rm_val == 7   
/* opcode: fcvt.l.s ; op1:f5; dest:x22; op1val:0x3e4923ba; valaddr_reg:x10;
val_offset:14*FLEN/8; rmval:dyn; correctval:0; testreg:x17;
fcsr_val:128*/
TEST_FPID_OP(fcvt.l.s, x22, f5, dyn, 128, 0, x10, 14*FLEN/8, x18, x3, x17,FLREG)

inst_15:// rs1==f8, rd==x26,fs1 == 0 and fe1 == 0x7c and fm1 == 0x4923bb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fcvt.l.s ; op1:f8; dest:x26; op1val:0x3e4923bb; valaddr_reg:x10;
val_offset:15*FLEN/8; rmval:dyn; correctval:0; testreg:x17;
fcsr_val:0*/
TEST_FPID_OP(fcvt.l.s, x26, f8, dyn, 0, 0, x10, 15*FLEN/8, x18, x3, x17,FLREG)

inst_16:// rs1==f16, rd==x6,fs1 == 0 and fe1 == 0x7c and fm1 == 0x4923bb and  fcsr == 0x20 and rm_val == 7   
/* opcode: fcvt.l.s ; op1:f16; dest:x6; op1val:0x3e4923bb; valaddr_reg:x10;
val_offset:16*FLEN/8; rmval:dyn; correctval:0; testreg:x17;
fcsr_val:32*/
TEST_FPID_OP(fcvt.l.s, x6, f16, dyn, 32, 0, x10, 16*FLEN/8, x18, x3, x17,FLREG)

inst_17:// rs1==f22, rd==x9,fs1 == 0 and fe1 == 0x7c and fm1 == 0x4923bb and  fcsr == 0x40 and rm_val == 7   
/* opcode: fcvt.l.s ; op1:f22; dest:x9; op1val:0x3e4923bb; valaddr_reg:x10;
val_offset:17*FLEN/8; rmval:dyn; correctval:0; testreg:x17;
fcsr_val:64*/
TEST_FPID_OP(fcvt.l.s, x9, f22, dyn, 64, 0, x10, 17*FLEN/8, x18, x3, x17,FLREG)

inst_18:// rs1==f10, rd==x2,fs1 == 0 and fe1 == 0x7c and fm1 == 0x4923bb and  fcsr == 0x60 and rm_val == 7   
/* opcode: fcvt.l.s ; op1:f10; dest:x2; op1val:0x3e4923bb; valaddr_reg:x10;
val_offset:18*FLEN/8; rmval:dyn; correctval:0; testreg:x17;
fcsr_val:96*/
TEST_FPID_OP(fcvt.l.s, x2, f10, dyn, 96, 0, x10, 18*FLEN/8, x18, x3, x17,FLREG)

inst_19:// rs1==f11, rd==x4,fs1 == 0 and fe1 == 0x7c and fm1 == 0x4923bb and  fcsr == 0x80 and rm_val == 7   
/* opcode: fcvt.l.s ; op1:f11; dest:x4; op1val:0x3e4923bb; valaddr_reg:x10;
val_offset:19*FLEN/8; rmval:dyn; correctval:0; testreg:x17;
fcsr_val:128*/
TEST_FPID_OP(fcvt.l.s, x4, f11, dyn, 128, 0, x10, 19*FLEN/8, x18, x3, x17,FLREG)

inst_20:// rs1==f24, rd==x27,fs1 == 0 and fe1 == 0x7c and fm1 == 0x4923bc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fcvt.l.s ; op1:f24; dest:x27; op1val:0x3e4923bc; valaddr_reg:x10;
val_offset:20*FLEN/8; rmval:dyn; correctval:0; testreg:x17;
fcsr_val:0*/
TEST_FPID_OP(fcvt.l.s, x27, f24, dyn, 0, 0, x10, 20*FLEN/8, x18, x3, x17,FLREG)

inst_21:// rs1==f4, rd==x23,fs1 == 0 and fe1 == 0x7c and fm1 == 0x4923bc and  fcsr == 0x20 and rm_val == 7   
/* opcode: fcvt.l.s ; op1:f4; dest:x23; op1val:0x3e4923bc; valaddr_reg:x10;
val_offset:21*FLEN/8; rmval:dyn; correctval:0; testreg:x17;
fcsr_val:32*/
TEST_FPID_OP(fcvt.l.s, x23, f4, dyn, 32, 0, x10, 21*FLEN/8, x18, x3, x17,FLREG)

inst_22:// rs1==f7, rd==x5,fs1 == 0 and fe1 == 0x7c and fm1 == 0x4923bc and  fcsr == 0x40 and rm_val == 7   
/* opcode: fcvt.l.s ; op1:f7; dest:x5; op1val:0x3e4923bc; valaddr_reg:x10;
val_offset:22*FLEN/8; rmval:dyn; correctval:0; testreg:x17;
fcsr_val:64*/
TEST_FPID_OP(fcvt.l.s, x5, f7, dyn, 64, 0, x10, 22*FLEN/8, x18, x3, x17,FLREG)

inst_23:// rs1==f0, rd==x1,fs1 == 0 and fe1 == 0x7c and fm1 == 0x4923bc and  fcsr == 0x60 and rm_val == 7   
/* opcode: fcvt.l.s ; op1:f0; dest:x1; op1val:0x3e4923bc; valaddr_reg:x10;
val_offset:23*FLEN/8; rmval:dyn; correctval:0; testreg:x17;
fcsr_val:96*/
TEST_FPID_OP(fcvt.l.s, x1, f0, dyn, 96, 0, x10, 23*FLEN/8, x18, x3, x17,FLREG)

inst_24:// rs1==f25, rd==x11,fs1 == 0 and fe1 == 0x7c and fm1 == 0x4923bc and  fcsr == 0x80 and rm_val == 7   
/* opcode: fcvt.l.s ; op1:f25; dest:x11; op1val:0x3e4923bc; valaddr_reg:x10;
val_offset:24*FLEN/8; rmval:dyn; correctval:0; testreg:x17;
fcsr_val:128*/
TEST_FPID_OP(fcvt.l.s, x11, f25, dyn, 128, 0, x10, 24*FLEN/8, x18, x3, x17,FLREG)
RVTEST_VALBASEUPD(x4,test_dataset_1)

inst_25:// rs1==f14, rd==x25,fs1 == 0 and fe1 == 0x7c and fm1 == 0x4923bd and  fcsr == 0x0 and rm_val == 7   
/* opcode: fcvt.l.s ; op1:f14; dest:x25; op1val:0x3e4923bd; valaddr_reg:x4;
val_offset:0*FLEN/8; rmval:dyn; correctval:0; testreg:x17;
fcsr_val:0*/
TEST_FPID_OP(fcvt.l.s, x25, f14, dyn, 0, 0, x4, 0*FLEN/8, x5, x3, x17,FLREG)

inst_26:// rs1==f26, rd==x10,fs1 == 0 and fe1 == 0x7c and fm1 == 0x4923bd and  fcsr == 0x20 and rm_val == 7   
/* opcode: fcvt.l.s ; op1:f26; dest:x10; op1val:0x3e4923bd; valaddr_reg:x4;
val_offset:1*FLEN/8; rmval:dyn; correctval:0; testreg:x17;
fcsr_val:32*/
TEST_FPID_OP(fcvt.l.s, x10, f26, dyn, 32, 0, x4, 1*FLEN/8, x5, x3, x17,FLREG)

inst_27:// rs1==f29, rd==x17,fs1 == 0 and fe1 == 0x7c and fm1 == 0x4923bd and  fcsr == 0x40 and rm_val == 7   
/* opcode: fcvt.l.s ; op1:f29; dest:x17; op1val:0x3e4923bd; valaddr_reg:x4;
val_offset:2*FLEN/8; rmval:dyn; correctval:0; testreg:x2;
fcsr_val:64*/
TEST_FPID_OP(fcvt.l.s, x17, f29, dyn, 64, 0, x4, 2*FLEN/8, x5, x3, x2,FLREG)
RVTEST_SIGBASE(x1,signature_x1_0)

inst_28:// rs1==f21, rd==x3,fs1 == 0 and fe1 == 0x7c and fm1 == 0x4923bd and  fcsr == 0x60 and rm_val == 7   
/* opcode: fcvt.l.s ; op1:f21; dest:x3; op1val:0x3e4923bd; valaddr_reg:x4;
val_offset:3*FLEN/8; rmval:dyn; correctval:0; testreg:x2;
fcsr_val:96*/
TEST_FPID_OP(fcvt.l.s, x3, f21, dyn, 96, 0, x4, 3*FLEN/8, x5, x1, x2,FLREG)

inst_29:// rs1==f6, rd==x24,fs1 == 0 and fe1 == 0x7c and fm1 == 0x4923bd and  fcsr == 0x80 and rm_val == 7   
/* opcode: fcvt.l.s ; op1:f6; dest:x24; op1val:0x3e4923bd; valaddr_reg:x4;
val_offset:4*FLEN/8; rmval:dyn; correctval:0; testreg:x2;
fcsr_val:128*/
TEST_FPID_OP(fcvt.l.s, x24, f6, dyn, 128, 0, x4, 4*FLEN/8, x5, x1, x2,FLREG)

inst_30:// rs1==f18, rd==x21,fs1 == 0 and fe1 == 0x7c and fm1 == 0x4923be and  fcsr == 0x0 and rm_val == 7   
/* opcode: fcvt.l.s ; op1:f18; dest:x21; op1val:0x3e4923be; valaddr_reg:x4;
val_offset:5*FLEN/8; rmval:dyn; correctval:0; testreg:x2;
fcsr_val:0*/
TEST_FPID_OP(fcvt.l.s, x21, f18, dyn, 0, 0, x4, 5*FLEN/8, x5, x1, x2,FLREG)

inst_31:// rs1==f30, rd==x18,fs1 == 0 and fe1 == 0x7c and fm1 == 0x4923be and  fcsr == 0x20 and rm_val == 7   
/* opcode: fcvt.l.s ; op1:f30; dest:x18; op1val:0x3e4923be; valaddr_reg:x4;
val_offset:6*FLEN/8; rmval:dyn; correctval:0; testreg:x2;
fcsr_val:32*/
TEST_FPID_OP(fcvt.l.s, x18, f30, dyn, 32, 0, x4, 6*FLEN/8, x5, x1, x2,FLREG)

inst_32:// fs1 == 0 and fe1 == 0x7c and fm1 == 0x4923be and  fcsr == 0x40 and rm_val == 7   
/* opcode: fcvt.l.s ; op1:f31; dest:x31; op1val:0x3e4923be; valaddr_reg:x4;
val_offset:7*FLEN/8; rmval:dyn; correctval:0; testreg:x2;
fcsr_val:64*/
TEST_FPID_OP(fcvt.l.s, x31, f31, dyn, 64, 0, x4, 7*FLEN/8, x5, x1, x2,FLREG)

inst_33:// fs1 == 0 and fe1 == 0x7c and fm1 == 0x4923be and  fcsr == 0x60 and rm_val == 7   
/* opcode: fcvt.l.s ; op1:f31; dest:x31; op1val:0x3e4923be; valaddr_reg:x4;
val_offset:8*FLEN/8; rmval:dyn; correctval:0; testreg:x2;
fcsr_val:96*/
TEST_FPID_OP(fcvt.l.s, x31, f31, dyn, 96, 0, x4, 8*FLEN/8, x5, x1, x2,FLREG)

inst_34:// fs1 == 0 and fe1 == 0x7c and fm1 == 0x4923be and  fcsr == 0x80 and rm_val == 7   
/* opcode: fcvt.l.s ; op1:f31; dest:x31; op1val:0x3e4923be; valaddr_reg:x4;
val_offset:9*FLEN/8; rmval:dyn; correctval:0; testreg:x2;
fcsr_val:128*/
TEST_FPID_OP(fcvt.l.s, x31, f31, dyn, 128, 0, x4, 9*FLEN/8, x5, x1, x2,FLREG)

inst_35:// fs1 == 0 and fe1 == 0x7c and fm1 == 0x4923bf and  fcsr == 0x0 and rm_val == 7   
/* opcode: fcvt.l.s ; op1:f31; dest:x31; op1val:0x3e4923bf; valaddr_reg:x4;
val_offset:10*FLEN/8; rmval:dyn; correctval:0; testreg:x2;
fcsr_val:0*/
TEST_FPID_OP(fcvt.l.s, x31, f31, dyn, 0, 0, x4, 10*FLEN/8, x5, x1, x2,FLREG)

inst_36:// fs1 == 0 and fe1 == 0x7c and fm1 == 0x4923bf and  fcsr == 0x20 and rm_val == 7   
/* opcode: fcvt.l.s ; op1:f31; dest:x31; op1val:0x3e4923bf; valaddr_reg:x4;
val_offset:11*FLEN/8; rmval:dyn; correctval:0; testreg:x2;
fcsr_val:32*/
TEST_FPID_OP(fcvt.l.s, x31, f31, dyn, 32, 0, x4, 11*FLEN/8, x5, x1, x2,FLREG)

inst_37:// fs1 == 0 and fe1 == 0x7c and fm1 == 0x4923bf and  fcsr == 0x40 and rm_val == 7   
/* opcode: fcvt.l.s ; op1:f31; dest:x31; op1val:0x3e4923bf; valaddr_reg:x4;
val_offset:12*FLEN/8; rmval:dyn; correctval:0; testreg:x2;
fcsr_val:64*/
TEST_FPID_OP(fcvt.l.s, x31, f31, dyn, 64, 0, x4, 12*FLEN/8, x5, x1, x2,FLREG)

inst_38:// fs1 == 0 and fe1 == 0x7c and fm1 == 0x4923bf and  fcsr == 0x60 and rm_val == 7   
/* opcode: fcvt.l.s ; op1:f31; dest:x31; op1val:0x3e4923bf; valaddr_reg:x4;
val_offset:13*FLEN/8; rmval:dyn; correctval:0; testreg:x2;
fcsr_val:96*/
TEST_FPID_OP(fcvt.l.s, x31, f31, dyn, 96, 0, x4, 13*FLEN/8, x5, x1, x2,FLREG)

inst_39:// fs1 == 0 and fe1 == 0x7c and fm1 == 0x4923bf and  fcsr == 0x80 and rm_val == 7   
/* opcode: fcvt.l.s ; op1:f31; dest:x31; op1val:0x3e4923bf; valaddr_reg:x4;
val_offset:14*FLEN/8; rmval:dyn; correctval:0; testreg:x2;
fcsr_val:128*/
TEST_FPID_OP(fcvt.l.s, x31, f31, dyn, 128, 0, x4, 14*FLEN/8, x5, x1, x2,FLREG)

inst_40:// fs1 == 1 and fe1 == 0x7c and fm1 == 0x4923b8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fcvt.l.s ; op1:f31; dest:x31; op1val:0xbe4923b8; valaddr_reg:x4;
val_offset:15*FLEN/8; rmval:dyn; correctval:0; testreg:x2;
fcsr_val:0*/
TEST_FPID_OP(fcvt.l.s, x31, f31, dyn, 0, 0, x4, 15*FLEN/8, x5, x1, x2,FLREG)

inst_41:// fs1 == 1 and fe1 == 0x7c and fm1 == 0x4923b8 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fcvt.l.s ; op1:f31; dest:x31; op1val:0xbe4923b8; valaddr_reg:x4;
val_offset:16*FLEN/8; rmval:dyn; correctval:0; testreg:x2;
fcsr_val:32*/
TEST_FPID_OP(fcvt.l.s, x31, f31, dyn, 32, 0, x4, 16*FLEN/8, x5, x1, x2,FLREG)

inst_42:// fs1 == 1 and fe1 == 0x7c and fm1 == 0x4923b8 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fcvt.l.s ; op1:f31; dest:x31; op1val:0xbe4923b8; valaddr_reg:x4;
val_offset:17*FLEN/8; rmval:dyn; correctval:0; testreg:x2;
fcsr_val:64*/
TEST_FPID_OP(fcvt.l.s, x31, f31, dyn, 64, 0, x4, 17*FLEN/8, x5, x1, x2,FLREG)

inst_43:// fs1 == 1 and fe1 == 0x7c and fm1 == 0x4923b8 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fcvt.l.s ; op1:f31; dest:x31; op1val:0xbe4923b8; valaddr_reg:x4;
val_offset:18*FLEN/8; rmval:dyn; correctval:0; testreg:x2;
fcsr_val:96*/
TEST_FPID_OP(fcvt.l.s, x31, f31, dyn, 96, 0, x4, 18*FLEN/8, x5, x1, x2,FLREG)

inst_44:// fs1 == 1 and fe1 == 0x7c and fm1 == 0x4923b8 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fcvt.l.s ; op1:f31; dest:x31; op1val:0xbe4923b8; valaddr_reg:x4;
val_offset:19*FLEN/8; rmval:dyn; correctval:0; testreg:x2;
fcsr_val:128*/
TEST_FPID_OP(fcvt.l.s, x31, f31, dyn, 128, 0, x4, 19*FLEN/8, x5, x1, x2,FLREG)

inst_45:// fs1 == 1 and fe1 == 0x7c and fm1 == 0x4923b9 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fcvt.l.s ; op1:f31; dest:x31; op1val:0xbe4923b9; valaddr_reg:x4;
val_offset:20*FLEN/8; rmval:dyn; correctval:0; testreg:x2;
fcsr_val:0*/
TEST_FPID_OP(fcvt.l.s, x31, f31, dyn, 0, 0, x4, 20*FLEN/8, x5, x1, x2,FLREG)

inst_46:// fs1 == 1 and fe1 == 0x7c and fm1 == 0x4923b9 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fcvt.l.s ; op1:f31; dest:x31; op1val:0xbe4923b9; valaddr_reg:x4;
val_offset:21*FLEN/8; rmval:dyn; correctval:0; testreg:x2;
fcsr_val:32*/
TEST_FPID_OP(fcvt.l.s, x31, f31, dyn, 32, 0, x4, 21*FLEN/8, x5, x1, x2,FLREG)

inst_47:// fs1 == 1 and fe1 == 0x7c and fm1 == 0x4923b9 and  fcsr == 0x40 and rm_val == 7   
/* opcode: fcvt.l.s ; op1:f31; dest:x31; op1val:0xbe4923b9; valaddr_reg:x4;
val_offset:22*FLEN/8; rmval:dyn; correctval:0; testreg:x2;
fcsr_val:64*/
TEST_FPID_OP(fcvt.l.s, x31, f31, dyn, 64, 0, x4, 22*FLEN/8, x5, x1, x2,FLREG)

inst_48:// fs1 == 1 and fe1 == 0x7c and fm1 == 0x4923b9 and  fcsr == 0x60 and rm_val == 7   
/* opcode: fcvt.l.s ; op1:f31; dest:x31; op1val:0xbe4923b9; valaddr_reg:x4;
val_offset:23*FLEN/8; rmval:dyn; correctval:0; testreg:x2;
fcsr_val:96*/
TEST_FPID_OP(fcvt.l.s, x31, f31, dyn, 96, 0, x4, 23*FLEN/8, x5, x1, x2,FLREG)

inst_49:// fs1 == 1 and fe1 == 0x7c and fm1 == 0x4923b9 and  fcsr == 0x80 and rm_val == 7   
/* opcode: fcvt.l.s ; op1:f31; dest:x31; op1val:0xbe4923b9; valaddr_reg:x4;
val_offset:24*FLEN/8; rmval:dyn; correctval:0; testreg:x2;
fcsr_val:128*/
TEST_FPID_OP(fcvt.l.s, x31, f31, dyn, 128, 0, x4, 24*FLEN/8, x5, x1, x2,FLREG)

inst_50:// fs1 == 1 and fe1 == 0x7c and fm1 == 0x4923ba and  fcsr == 0x0 and rm_val == 7   
/* opcode: fcvt.l.s ; op1:f31; dest:x31; op1val:0xbe4923ba; valaddr_reg:x4;
val_offset:25*FLEN/8; rmval:dyn; correctval:0; testreg:x2;
fcsr_val:0*/
TEST_FPID_OP(fcvt.l.s, x31, f31, dyn, 0, 0, x4, 25*FLEN/8, x5, x1, x2,FLREG)

inst_51:// fs1 == 1 and fe1 == 0x7c and fm1 == 0x4923ba and  fcsr == 0x20 and rm_val == 7   
/* opcode: fcvt.l.s ; op1:f31; dest:x31; op1val:0xbe4923ba; valaddr_reg:x4;
val_offset:26*FLEN/8; rmval:dyn; correctval:0; testreg:x2;
fcsr_val:32*/
TEST_FPID_OP(fcvt.l.s, x31, f31, dyn, 32, 0, x4, 26*FLEN/8, x5, x1, x2,FLREG)

inst_52:// fs1 == 1 and fe1 == 0x7c and fm1 == 0x4923ba and  fcsr == 0x40 and rm_val == 7   
/* opcode: fcvt.l.s ; op1:f31; dest:x31; op1val:0xbe4923ba; valaddr_reg:x4;
val_offset:27*FLEN/8; rmval:dyn; correctval:0; testreg:x2;
fcsr_val:64*/
TEST_FPID_OP(fcvt.l.s, x31, f31, dyn, 64, 0, x4, 27*FLEN/8, x5, x1, x2,FLREG)

inst_53:// fs1 == 1 and fe1 == 0x7c and fm1 == 0x4923ba and  fcsr == 0x60 and rm_val == 7   
/* opcode: fcvt.l.s ; op1:f31; dest:x31; op1val:0xbe4923ba; valaddr_reg:x4;
val_offset:28*FLEN/8; rmval:dyn; correctval:0; testreg:x2;
fcsr_val:96*/
TEST_FPID_OP(fcvt.l.s, x31, f31, dyn, 96, 0, x4, 28*FLEN/8, x5, x1, x2,FLREG)

inst_54:// fs1 == 1 and fe1 == 0x7c and fm1 == 0x4923ba and  fcsr == 0x80 and rm_val == 7   
/* opcode: fcvt.l.s ; op1:f31; dest:x31; op1val:0xbe4923ba; valaddr_reg:x4;
val_offset:29*FLEN/8; rmval:dyn; correctval:0; testreg:x2;
fcsr_val:128*/
TEST_FPID_OP(fcvt.l.s, x31, f31, dyn, 128, 0, x4, 29*FLEN/8, x5, x1, x2,FLREG)

inst_55:// fs1 == 1 and fe1 == 0x7c and fm1 == 0x4923bb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fcvt.l.s ; op1:f31; dest:x31; op1val:0xbe4923bb; valaddr_reg:x4;
val_offset:30*FLEN/8; rmval:dyn; correctval:0; testreg:x2;
fcsr_val:0*/
TEST_FPID_OP(fcvt.l.s, x31, f31, dyn, 0, 0, x4, 30*FLEN/8, x5, x1, x2,FLREG)

inst_56:// fs1 == 1 and fe1 == 0x7c and fm1 == 0x4923bb and  fcsr == 0x20 and rm_val == 7   
/* opcode: fcvt.l.s ; op1:f31; dest:x31; op1val:0xbe4923bb; valaddr_reg:x4;
val_offset:31*FLEN/8; rmval:dyn; correctval:0; testreg:x2;
fcsr_val:32*/
TEST_FPID_OP(fcvt.l.s, x31, f31, dyn, 32, 0, x4, 31*FLEN/8, x5, x1, x2,FLREG)

inst_57:// fs1 == 1 and fe1 == 0x7c and fm1 == 0x4923bb and  fcsr == 0x40 and rm_val == 7   
/* opcode: fcvt.l.s ; op1:f31; dest:x31; op1val:0xbe4923bb; valaddr_reg:x4;
val_offset:32*FLEN/8; rmval:dyn; correctval:0; testreg:x2;
fcsr_val:64*/
TEST_FPID_OP(fcvt.l.s, x31, f31, dyn, 64, 0, x4, 32*FLEN/8, x5, x1, x2,FLREG)

inst_58:// fs1 == 1 and fe1 == 0x7c and fm1 == 0x4923bb and  fcsr == 0x60 and rm_val == 7   
/* opcode: fcvt.l.s ; op1:f31; dest:x31; op1val:0xbe4923bb; valaddr_reg:x4;
val_offset:33*FLEN/8; rmval:dyn; correctval:0; testreg:x2;
fcsr_val:96*/
TEST_FPID_OP(fcvt.l.s, x31, f31, dyn, 96, 0, x4, 33*FLEN/8, x5, x1, x2,FLREG)

inst_59:// fs1 == 1 and fe1 == 0x7c and fm1 == 0x4923bb and  fcsr == 0x80 and rm_val == 7   
/* opcode: fcvt.l.s ; op1:f31; dest:x31; op1val:0xbe4923bb; valaddr_reg:x4;
val_offset:34*FLEN/8; rmval:dyn; correctval:0; testreg:x2;
fcsr_val:128*/
TEST_FPID_OP(fcvt.l.s, x31, f31, dyn, 128, 0, x4, 34*FLEN/8, x5, x1, x2,FLREG)

inst_60:// fs1 == 1 and fe1 == 0x7c and fm1 == 0x4923bc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fcvt.l.s ; op1:f31; dest:x31; op1val:0xbe4923bc; valaddr_reg:x4;
val_offset:35*FLEN/8; rmval:dyn; correctval:0; testreg:x2;
fcsr_val:0*/
TEST_FPID_OP(fcvt.l.s, x31, f31, dyn, 0, 0, x4, 35*FLEN/8, x5, x1, x2,FLREG)

inst_61:// fs1 == 1 and fe1 == 0x7c and fm1 == 0x4923bc and  fcsr == 0x20 and rm_val == 7   
/* opcode: fcvt.l.s ; op1:f31; dest:x31; op1val:0xbe4923bc; valaddr_reg:x4;
val_offset:36*FLEN/8; rmval:dyn; correctval:0; testreg:x2;
fcsr_val:32*/
TEST_FPID_OP(fcvt.l.s, x31, f31, dyn, 32, 0, x4, 36*FLEN/8, x5, x1, x2,FLREG)

inst_62:// fs1 == 1 and fe1 == 0x7c and fm1 == 0x4923bc and  fcsr == 0x40 and rm_val == 7   
/* opcode: fcvt.l.s ; op1:f31; dest:x31; op1val:0xbe4923bc; valaddr_reg:x4;
val_offset:37*FLEN/8; rmval:dyn; correctval:0; testreg:x2;
fcsr_val:64*/
TEST_FPID_OP(fcvt.l.s, x31, f31, dyn, 64, 0, x4, 37*FLEN/8, x5, x1, x2,FLREG)

inst_63:// fs1 == 1 and fe1 == 0x7c and fm1 == 0x4923bc and  fcsr == 0x60 and rm_val == 7   
/* opcode: fcvt.l.s ; op1:f31; dest:x31; op1val:0xbe4923bc; valaddr_reg:x4;
val_offset:38*FLEN/8; rmval:dyn; correctval:0; testreg:x2;
fcsr_val:96*/
TEST_FPID_OP(fcvt.l.s, x31, f31, dyn, 96, 0, x4, 38*FLEN/8, x5, x1, x2,FLREG)

inst_64:// fs1 == 1 and fe1 == 0x7c and fm1 == 0x4923bc and  fcsr == 0x80 and rm_val == 7   
/* opcode: fcvt.l.s ; op1:f31; dest:x31; op1val:0xbe4923bc; valaddr_reg:x4;
val_offset:39*FLEN/8; rmval:dyn; correctval:0; testreg:x2;
fcsr_val:128*/
TEST_FPID_OP(fcvt.l.s, x31, f31, dyn, 128, 0, x4, 39*FLEN/8, x5, x1, x2,FLREG)

inst_65:// fs1 == 1 and fe1 == 0x7c and fm1 == 0x4923bd and  fcsr == 0x0 and rm_val == 7   
/* opcode: fcvt.l.s ; op1:f31; dest:x31; op1val:0xbe4923bd; valaddr_reg:x4;
val_offset:40*FLEN/8; rmval:dyn; correctval:0; testreg:x2;
fcsr_val:0*/
TEST_FPID_OP(fcvt.l.s, x31, f31, dyn, 0, 0, x4, 40*FLEN/8, x5, x1, x2,FLREG)

inst_66:// fs1 == 1 and fe1 == 0x7c and fm1 == 0x4923bd and  fcsr == 0x20 and rm_val == 7   
/* opcode: fcvt.l.s ; op1:f31; dest:x31; op1val:0xbe4923bd; valaddr_reg:x4;
val_offset:41*FLEN/8; rmval:dyn; correctval:0; testreg:x2;
fcsr_val:32*/
TEST_FPID_OP(fcvt.l.s, x31, f31, dyn, 32, 0, x4, 41*FLEN/8, x5, x1, x2,FLREG)

inst_67:// fs1 == 1 and fe1 == 0x7c and fm1 == 0x4923bd and  fcsr == 0x40 and rm_val == 7   
/* opcode: fcvt.l.s ; op1:f31; dest:x31; op1val:0xbe4923bd; valaddr_reg:x4;
val_offset:42*FLEN/8; rmval:dyn; correctval:0; testreg:x2;
fcsr_val:64*/
TEST_FPID_OP(fcvt.l.s, x31, f31, dyn, 64, 0, x4, 42*FLEN/8, x5, x1, x2,FLREG)

inst_68:// fs1 == 1 and fe1 == 0x7c and fm1 == 0x4923bd and  fcsr == 0x60 and rm_val == 7   
/* opcode: fcvt.l.s ; op1:f31; dest:x31; op1val:0xbe4923bd; valaddr_reg:x4;
val_offset:43*FLEN/8; rmval:dyn; correctval:0; testreg:x2;
fcsr_val:96*/
TEST_FPID_OP(fcvt.l.s, x31, f31, dyn, 96, 0, x4, 43*FLEN/8, x5, x1, x2,FLREG)

inst_69:// fs1 == 1 and fe1 == 0x7c and fm1 == 0x4923bd and  fcsr == 0x80 and rm_val == 7   
/* opcode: fcvt.l.s ; op1:f31; dest:x31; op1val:0xbe4923bd; valaddr_reg:x4;
val_offset:44*FLEN/8; rmval:dyn; correctval:0; testreg:x2;
fcsr_val:128*/
TEST_FPID_OP(fcvt.l.s, x31, f31, dyn, 128, 0, x4, 44*FLEN/8, x5, x1, x2,FLREG)

inst_70:// fs1 == 1 and fe1 == 0x7c and fm1 == 0x4923be and  fcsr == 0x0 and rm_val == 7   
/* opcode: fcvt.l.s ; op1:f31; dest:x31; op1val:0xbe4923be; valaddr_reg:x4;
val_offset:45*FLEN/8; rmval:dyn; correctval:0; testreg:x2;
fcsr_val:0*/
TEST_FPID_OP(fcvt.l.s, x31, f31, dyn, 0, 0, x4, 45*FLEN/8, x5, x1, x2,FLREG)

inst_71:// fs1 == 1 and fe1 == 0x7c and fm1 == 0x4923be and  fcsr == 0x20 and rm_val == 7   
/* opcode: fcvt.l.s ; op1:f31; dest:x31; op1val:0xbe4923be; valaddr_reg:x4;
val_offset:46*FLEN/8; rmval:dyn; correctval:0; testreg:x2;
fcsr_val:32*/
TEST_FPID_OP(fcvt.l.s, x31, f31, dyn, 32, 0, x4, 46*FLEN/8, x5, x1, x2,FLREG)

inst_72:// fs1 == 1 and fe1 == 0x7c and fm1 == 0x4923be and  fcsr == 0x40 and rm_val == 7   
/* opcode: fcvt.l.s ; op1:f31; dest:x31; op1val:0xbe4923be; valaddr_reg:x4;
val_offset:47*FLEN/8; rmval:dyn; correctval:0; testreg:x2;
fcsr_val:64*/
TEST_FPID_OP(fcvt.l.s, x31, f31, dyn, 64, 0, x4, 47*FLEN/8, x5, x1, x2,FLREG)

inst_73:// fs1 == 1 and fe1 == 0x7c and fm1 == 0x4923be and  fcsr == 0x60 and rm_val == 7   
/* opcode: fcvt.l.s ; op1:f31; dest:x31; op1val:0xbe4923be; valaddr_reg:x4;
val_offset:48*FLEN/8; rmval:dyn; correctval:0; testreg:x2;
fcsr_val:96*/
TEST_FPID_OP(fcvt.l.s, x31, f31, dyn, 96, 0, x4, 48*FLEN/8, x5, x1, x2,FLREG)

inst_74:// fs1 == 1 and fe1 == 0x7c and fm1 == 0x4923be and  fcsr == 0x80 and rm_val == 7   
/* opcode: fcvt.l.s ; op1:f31; dest:x31; op1val:0xbe4923be; valaddr_reg:x4;
val_offset:49*FLEN/8; rmval:dyn; correctval:0; testreg:x2;
fcsr_val:128*/
TEST_FPID_OP(fcvt.l.s, x31, f31, dyn, 128, 0, x4, 49*FLEN/8, x5, x1, x2,FLREG)

inst_75:// fs1 == 1 and fe1 == 0x7c and fm1 == 0x4923bf and  fcsr == 0x0 and rm_val == 7   
/* opcode: fcvt.l.s ; op1:f31; dest:x31; op1val:0xbe4923bf; valaddr_reg:x4;
val_offset:50*FLEN/8; rmval:dyn; correctval:0; testreg:x2;
fcsr_val:0*/
TEST_FPID_OP(fcvt.l.s, x31, f31, dyn, 0, 0, x4, 50*FLEN/8, x5, x1, x2,FLREG)

inst_76:// fs1 == 1 and fe1 == 0x7c and fm1 == 0x4923bf and  fcsr == 0x20 and rm_val == 7   
/* opcode: fcvt.l.s ; op1:f31; dest:x31; op1val:0xbe4923bf; valaddr_reg:x4;
val_offset:51*FLEN/8; rmval:dyn; correctval:0; testreg:x2;
fcsr_val:32*/
TEST_FPID_OP(fcvt.l.s, x31, f31, dyn, 32, 0, x4, 51*FLEN/8, x5, x1, x2,FLREG)

inst_77:// fs1 == 1 and fe1 == 0x7c and fm1 == 0x4923bf and  fcsr == 0x40 and rm_val == 7   
/* opcode: fcvt.l.s ; op1:f31; dest:x31; op1val:0xbe4923bf; valaddr_reg:x4;
val_offset:52*FLEN/8; rmval:dyn; correctval:0; testreg:x2;
fcsr_val:64*/
TEST_FPID_OP(fcvt.l.s, x31, f31, dyn, 64, 0, x4, 52*FLEN/8, x5, x1, x2,FLREG)

inst_78:// fs1 == 1 and fe1 == 0x7c and fm1 == 0x4923bf and  fcsr == 0x60 and rm_val == 7   
/* opcode: fcvt.l.s ; op1:f31; dest:x31; op1val:0xbe4923bf; valaddr_reg:x4;
val_offset:53*FLEN/8; rmval:dyn; correctval:0; testreg:x2;
fcsr_val:96*/
TEST_FPID_OP(fcvt.l.s, x31, f31, dyn, 96, 0, x4, 53*FLEN/8, x5, x1, x2,FLREG)

inst_79:// fs1 == 1 and fe1 == 0x7c and fm1 == 0x4923bf and  fcsr == 0x80 and rm_val == 7   
/* opcode: fcvt.l.s ; op1:f31; dest:x31; op1val:0xbe4923bf; valaddr_reg:x4;
val_offset:54*FLEN/8; rmval:dyn; correctval:0; testreg:x2;
fcsr_val:128*/
TEST_FPID_OP(fcvt.l.s, x31, f31, dyn, 128, 0, x4, 54*FLEN/8, x5, x1, x2,FLREG)

inst_80:// fs1 == 0 and fe1 == 0x7c and fm1 == 0x4923b8 and  fcsr == 0x20 and rm_val == 7   
/* opcode: fcvt.l.s ; op1:f31; dest:x31; op1val:0x3e4923b8; valaddr_reg:x4;
val_offset:55*FLEN/8; rmval:dyn; correctval:0; testreg:x2;
fcsr_val:32*/
TEST_FPID_OP(fcvt.l.s, x31, f31, dyn, 32, 0, x4, 55*FLEN/8, x5, x1, x2,FLREG)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(1044980664,32,FLEN)
NAN_BOXED(1044980664,32,FLEN)
NAN_BOXED(1044980664,32,FLEN)
NAN_BOXED(1044980664,32,FLEN)
NAN_BOXED(1044980664,32,FLEN)
NAN_BOXED(1044980665,32,FLEN)
NAN_BOXED(1044980665,32,FLEN)
NAN_BOXED(1044980665,32,FLEN)
NAN_BOXED(1044980665,32,FLEN)
NAN_BOXED(1044980665,32,FLEN)
NAN_BOXED(1044980666,32,FLEN)
NAN_BOXED(1044980666,32,FLEN)
NAN_BOXED(1044980666,32,FLEN)
NAN_BOXED(1044980666,32,FLEN)
NAN_BOXED(1044980666,32,FLEN)
NAN_BOXED(1044980667,32,FLEN)
NAN_BOXED(1044980667,32,FLEN)
NAN_BOXED(1044980667,32,FLEN)
NAN_BOXED(1044980667,32,FLEN)
NAN_BOXED(1044980667,32,FLEN)
NAN_BOXED(1044980668,32,FLEN)
NAN_BOXED(1044980668,32,FLEN)
NAN_BOXED(1044980668,32,FLEN)
NAN_BOXED(1044980668,32,FLEN)
NAN_BOXED(1044980668,32,FLEN)
test_dataset_1:
NAN_BOXED(1044980669,32,FLEN)
NAN_BOXED(1044980669,32,FLEN)
NAN_BOXED(1044980669,32,FLEN)
NAN_BOXED(1044980669,32,FLEN)
NAN_BOXED(1044980669,32,FLEN)
NAN_BOXED(1044980670,32,FLEN)
NAN_BOXED(1044980670,32,FLEN)
NAN_BOXED(1044980670,32,FLEN)
NAN_BOXED(1044980670,32,FLEN)
NAN_BOXED(1044980670,32,FLEN)
NAN_BOXED(1044980671,32,FLEN)
NAN_BOXED(1044980671,32,FLEN)
NAN_BOXED(1044980671,32,FLEN)
NAN_BOXED(1044980671,32,FLEN)
NAN_BOXED(1044980671,32,FLEN)
NAN_BOXED(3192464312,32,FLEN)
NAN_BOXED(3192464312,32,FLEN)
NAN_BOXED(3192464312,32,FLEN)
NAN_BOXED(3192464312,32,FLEN)
NAN_BOXED(3192464312,32,FLEN)
NAN_BOXED(3192464313,32,FLEN)
NAN_BOXED(3192464313,32,FLEN)
NAN_BOXED(3192464313,32,FLEN)
NAN_BOXED(3192464313,32,FLEN)
NAN_BOXED(3192464313,32,FLEN)
NAN_BOXED(3192464314,32,FLEN)
NAN_BOXED(3192464314,32,FLEN)
NAN_BOXED(3192464314,32,FLEN)
NAN_BOXED(3192464314,32,FLEN)
NAN_BOXED(3192464314,32,FLEN)
NAN_BOXED(3192464315,32,FLEN)
NAN_BOXED(3192464315,32,FLEN)
NAN_BOXED(3192464315,32,FLEN)
NAN_BOXED(3192464315,32,FLEN)
NAN_BOXED(3192464315,32,FLEN)
NAN_BOXED(3192464316,32,FLEN)
NAN_BOXED(3192464316,32,FLEN)
NAN_BOXED(3192464316,32,FLEN)
NAN_BOXED(3192464316,32,FLEN)
NAN_BOXED(3192464316,32,FLEN)
NAN_BOXED(3192464317,32,FLEN)
NAN_BOXED(3192464317,32,FLEN)
NAN_BOXED(3192464317,32,FLEN)
NAN_BOXED(3192464317,32,FLEN)
NAN_BOXED(3192464317,32,FLEN)
NAN_BOXED(3192464318,32,FLEN)
NAN_BOXED(3192464318,32,FLEN)
NAN_BOXED(3192464318,32,FLEN)
NAN_BOXED(3192464318,32,FLEN)
NAN_BOXED(3192464318,32,FLEN)
NAN_BOXED(3192464319,32,FLEN)
NAN_BOXED(3192464319,32,FLEN)
NAN_BOXED(3192464319,32,FLEN)
NAN_BOXED(3192464319,32,FLEN)
NAN_BOXED(3192464319,32,FLEN)
NAN_BOXED(1044980664,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN


signature_x3_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x3_1:
    .fill 56*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_0:
    .fill 106*((SIGALIGN)/4),4,0xdeadbeef

#ifdef rvtest_mtrap_routine

mtrap_sigptr:
    .fill 64*XLEN/32,4,0xdeadbeef

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

RVMODEL_DATA_END
