// Seed: 2315864665
module module_0;
  parameter id_1 = -1;
  assign module_1._id_0 = 0;
  logic id_2;
  ;
  assign module_2.id_5 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd96
) (
    input tri1 _id_0,
    input supply1 id_1
);
  logic [7:0][id_0 : id_0] id_3;
  module_0 modCall_1 ();
  assign id_3 = id_3;
  assign id_3[1] = ~id_0 ? -1 : -1 - -1'h0;
  wire id_4;
  ;
endmodule
module module_2 #(
    parameter id_0 = 32'd0
) (
    input wand _id_0,
    input supply1 id_1,
    input uwire id_2,
    output wor id_3,
    input wire id_4,
    input uwire id_5,
    output supply0 id_6,
    output wor id_7,
    input supply0 id_8,
    input uwire id_9
);
  logic [id_0 : ""] id_11 = id_0;
  module_0 modCall_1 ();
endmodule
