-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_77_10_VITIS_LOOP_80_11_VITIS_LOOP_83_12 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    mul_ln17_1 : IN STD_LOGIC_VECTOR (95 downto 0);
    mul_ln17 : IN STD_LOGIC_VECTOR (63 downto 0);
    convWidth : IN STD_LOGIC_VECTOR (31 downto 0);
    icmp_ln1027_1 : IN STD_LOGIC_VECTOR (0 downto 0);
    coeff_cache_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    coeff_cache_ce0 : OUT STD_LOGIC;
    coeff_cache_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    trunc_ln2 : IN STD_LOGIC_VECTOR (16 downto 0);
    row_buffer_address0 : OUT STD_LOGIC_VECTOR (16 downto 0);
    row_buffer_ce0 : OUT STD_LOGIC;
    row_buffer_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    acc_2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
    acc_2_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of Conv2D_HW_Conv2D_HW_Pipeline_VITIS_LOOP_77_10_VITIS_LOOP_80_11_VITIS_LOOP_83_12 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv96_0 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv96_1 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_33 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110011";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln1027_fu_194_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter1_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln1027_reg_547 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_reg_547_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_reg_547_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_reg_547_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_reg_547_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_2_fu_217_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_2_reg_551 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1027_1_fu_222_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1027_1_reg_558 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln88_fu_230_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln88_reg_564 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln85_fu_348_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln85_reg_569 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln85_1_fu_352_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln85_1_reg_574 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln88_fu_368_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln88_reg_579 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln85_2_fu_373_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln85_2_reg_584 : STD_LOGIC_VECTOR (11 downto 0);
    signal rhs_V_fu_377_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal rhs_V_reg_589 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln840_2_fu_381_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln840_2_reg_594 : STD_LOGIC_VECTOR (31 downto 0);
    signal filterValue_reg_609 : STD_LOGIC_VECTOR (31 downto 0);
    signal pixelValue_reg_614 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln3_reg_629 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln85_3_fu_416_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln88_fu_431_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal acc_fu_74 : STD_LOGIC_VECTOR (31 downto 0);
    signal acc_1_fu_465_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal cx_V_fu_78 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_cx_V_load : STD_LOGIC_VECTOR (31 downto 0);
    signal cy_V_fu_82 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1027_4_fu_330_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal indvar_flatten97_fu_86 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln1027_5_fu_240_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal iChannel_V_fu_90 : STD_LOGIC_VECTOR (31 downto 0);
    signal indvar_flatten113_fu_94 : STD_LOGIC_VECTOR (95 downto 0);
    signal add_ln1027_fu_199_p2 : STD_LOGIC_VECTOR (95 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal add_ln840_fu_211_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln1027_1_fu_234_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_7_fu_279_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln85_1_fu_286_p1 : STD_LOGIC_VECTOR (34 downto 0);
    signal zext_ln85_fu_276_p1 : STD_LOGIC_VECTOR (34 downto 0);
    signal sub_ln85_fu_290_p2 : STD_LOGIC_VECTOR (34 downto 0);
    signal icmp_ln1027_3_fu_300_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1027_fu_269_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1027_2_fu_305_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1027_fu_317_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln840_1_fu_311_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1027_fu_296_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal zext_ln85_2_fu_338_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal add_ln85_fu_342_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal trunc_ln88_1_fu_356_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_s_fu_360_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln1027_3_fu_322_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_shl1_fu_392_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal newFirst_fu_406_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal newSecond_fu_410_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal ret_V_fu_421_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_1_fu_399_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln88_1_fu_425_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_446_p2 : STD_LOGIC_VECTOR (51 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component Conv2D_HW_mul_32s_32s_52_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (51 downto 0) );
    end component;


    component Conv2D_HW_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mul_32s_32s_52_2_1_U27 : component Conv2D_HW_mul_32s_32s_52_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 52)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => pixelValue_reg_614,
        din1 => filterValue_reg_609,
        ce => ap_const_logic_1,
        dout => grp_fu_446_p2);

    flow_control_loop_pipe_sequential_init_U : component Conv2D_HW_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter1_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter6_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    acc_fu_74_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    acc_fu_74 <= ap_const_lv32_0;
                elsif ((ap_enable_reg_pp0_iter7 = ap_const_logic_1)) then 
                    acc_fu_74 <= acc_1_fu_465_p2;
                end if;
            end if; 
        end if;
    end process;

    cx_V_fu_78_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    cx_V_fu_78 <= ap_const_lv32_0;
                elsif ((ap_enable_reg_pp0_iter3 = ap_const_logic_1)) then 
                    cx_V_fu_78 <= add_ln840_2_reg_594;
                end if;
            end if; 
        end if;
    end process;

    cy_V_fu_82_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    cy_V_fu_82 <= ap_const_lv32_0;
                elsif ((ap_enable_reg_pp0_iter2 = ap_const_logic_1)) then 
                    cy_V_fu_82 <= select_ln1027_4_fu_330_p3;
                end if;
            end if; 
        end if;
    end process;

    iChannel_V_fu_90_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    iChannel_V_fu_90 <= ap_const_lv32_0;
                elsif (((icmp_ln1027_fu_194_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    iChannel_V_fu_90 <= select_ln1027_1_fu_222_p3;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten113_fu_94_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten113_fu_94 <= ap_const_lv96_0;
                elsif (((icmp_ln1027_fu_194_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    indvar_flatten113_fu_94 <= add_ln1027_fu_199_p2;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten97_fu_86_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten97_fu_86 <= ap_const_lv64_0;
                elsif (((icmp_ln1027_fu_194_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    indvar_flatten97_fu_86 <= select_ln1027_5_fu_240_p3;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                add_ln840_2_reg_594 <= add_ln840_2_fu_381_p2;
                add_ln88_reg_579 <= add_ln88_fu_368_p2;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                filterValue_reg_609 <= coeff_cache_q0;
                icmp_ln1027_reg_547_pp0_iter2_reg <= icmp_ln1027_reg_547;
                icmp_ln1027_reg_547_pp0_iter3_reg <= icmp_ln1027_reg_547_pp0_iter2_reg;
                icmp_ln1027_reg_547_pp0_iter4_reg <= icmp_ln1027_reg_547_pp0_iter3_reg;
                icmp_ln1027_reg_547_pp0_iter5_reg <= icmp_ln1027_reg_547_pp0_iter4_reg;
                pixelValue_reg_614 <= row_buffer_q0;
                rhs_V_reg_589 <= rhs_V_fu_377_p1;
                trunc_ln3_reg_629 <= grp_fu_446_p2(51 downto 20);
                trunc_ln85_1_reg_574 <= trunc_ln85_1_fu_352_p1;
                trunc_ln85_2_reg_584 <= trunc_ln85_2_fu_373_p1;
                trunc_ln85_reg_569 <= trunc_ln85_fu_348_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
                icmp_ln1027_reg_547 <= icmp_ln1027_fu_194_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln1027_fu_194_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln1027_2_reg_551 <= icmp_ln1027_2_fu_217_p2;
                select_ln1027_1_reg_558 <= select_ln1027_1_fu_222_p3;
                trunc_ln88_reg_564 <= trunc_ln88_fu_230_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    acc_1_fu_465_p2 <= std_logic_vector(unsigned(trunc_ln3_reg_629) + unsigned(acc_fu_74));
    acc_2_out <= acc_fu_74;

    acc_2_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln1027_reg_547_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln1027_reg_547_pp0_iter5_reg = ap_const_lv1_1))) then 
            acc_2_out_ap_vld <= ap_const_logic_1;
        else 
            acc_2_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    add_ln1027_1_fu_234_p2 <= std_logic_vector(unsigned(indvar_flatten97_fu_86) + unsigned(ap_const_lv64_1));
    add_ln1027_fu_199_p2 <= std_logic_vector(unsigned(indvar_flatten113_fu_94) + unsigned(ap_const_lv96_1));
    add_ln840_1_fu_311_p2 <= std_logic_vector(unsigned(select_ln1027_fu_269_p3) + unsigned(ap_const_lv32_1));
    add_ln840_2_fu_381_p2 <= std_logic_vector(unsigned(select_ln1027_3_fu_322_p3) + unsigned(ap_const_lv32_1));
    add_ln840_fu_211_p2 <= std_logic_vector(unsigned(iChannel_V_fu_90) + unsigned(ap_const_lv32_1));
    add_ln85_fu_342_p2 <= std_logic_vector(signed(sext_ln1027_fu_296_p1) + signed(zext_ln85_2_fu_338_p1));
    add_ln88_1_fu_425_p2 <= std_logic_vector(unsigned(ret_V_fu_421_p2) + unsigned(tmp_1_fu_399_p3));
    add_ln88_fu_368_p2 <= std_logic_vector(unsigned(tmp_s_fu_360_p3) + unsigned(trunc_ln88_reg_564));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone, icmp_ln1027_fu_194_p2)
    begin
        if (((icmp_ln1027_fu_194_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter6_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter6_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter1_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_cx_V_load_assign_proc : process(ap_enable_reg_pp0_iter3, add_ln840_2_reg_594, ap_block_pp0_stage0, cx_V_fu_78)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            ap_sig_allocacmp_cx_V_load <= add_ln840_2_reg_594;
        else 
            ap_sig_allocacmp_cx_V_load <= cx_V_fu_78;
        end if; 
    end process;

    coeff_cache_address0 <= zext_ln85_3_fu_416_p1(12 - 1 downto 0);

    coeff_cache_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            coeff_cache_ce0 <= ap_const_logic_1;
        else 
            coeff_cache_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln1027_2_fu_217_p2 <= "1" when (indvar_flatten97_fu_86 = mul_ln17) else "0";
    icmp_ln1027_3_fu_300_p2 <= "1" when (ap_sig_allocacmp_cx_V_load = convWidth) else "0";
    icmp_ln1027_fu_194_p2 <= "1" when (indvar_flatten113_fu_94 = mul_ln17_1) else "0";
    newFirst_fu_406_p2 <= std_logic_vector(unsigned(trunc_ln85_2_reg_584) - unsigned(trunc_ln85_reg_569));
    newSecond_fu_410_p2 <= std_logic_vector(unsigned(p_shl1_fu_392_p3) + unsigned(newFirst_fu_406_p2));
    or_ln1027_fu_317_p2 <= (select_ln1027_2_fu_305_p3 or icmp_ln1027_2_reg_551);
    p_shl1_fu_392_p3 <= (trunc_ln85_1_reg_574 & ap_const_lv2_0);
    ret_V_fu_421_p2 <= std_logic_vector(unsigned(rhs_V_reg_589) + unsigned(trunc_ln2));
    rhs_V_fu_377_p1 <= select_ln1027_3_fu_322_p3(17 - 1 downto 0);
    row_buffer_address0 <= zext_ln88_fu_431_p1(17 - 1 downto 0);

    row_buffer_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then 
            row_buffer_ce0 <= ap_const_logic_1;
        else 
            row_buffer_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    select_ln1027_1_fu_222_p3 <= 
        add_ln840_fu_211_p2 when (icmp_ln1027_2_fu_217_p2(0) = '1') else 
        iChannel_V_fu_90;
    select_ln1027_2_fu_305_p3 <= 
        icmp_ln1027_1 when (icmp_ln1027_2_reg_551(0) = '1') else 
        icmp_ln1027_3_fu_300_p2;
    select_ln1027_3_fu_322_p3 <= 
        ap_const_lv32_0 when (or_ln1027_fu_317_p2(0) = '1') else 
        ap_sig_allocacmp_cx_V_load;
    select_ln1027_4_fu_330_p3 <= 
        add_ln840_1_fu_311_p2 when (select_ln1027_2_fu_305_p3(0) = '1') else 
        select_ln1027_fu_269_p3;
    select_ln1027_5_fu_240_p3 <= 
        ap_const_lv64_1 when (icmp_ln1027_2_fu_217_p2(0) = '1') else 
        add_ln1027_1_fu_234_p2;
    select_ln1027_fu_269_p3 <= 
        ap_const_lv32_0 when (icmp_ln1027_2_reg_551(0) = '1') else 
        cy_V_fu_82;
        sext_ln1027_fu_296_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln85_fu_290_p2),36));

    sub_ln85_fu_290_p2 <= std_logic_vector(unsigned(zext_ln85_1_fu_286_p1) - unsigned(zext_ln85_fu_276_p1));
    tmp_1_fu_399_p3 <= (add_ln88_reg_579 & ap_const_lv7_0);
    tmp_7_fu_279_p3 <= (select_ln1027_1_reg_558 & ap_const_lv2_0);
    tmp_s_fu_360_p3 <= (trunc_ln88_1_fu_356_p1 & ap_const_lv8_0);
    trunc_ln85_1_fu_352_p1 <= add_ln85_fu_342_p2(10 - 1 downto 0);
    trunc_ln85_2_fu_373_p1 <= select_ln1027_3_fu_322_p3(12 - 1 downto 0);
    trunc_ln85_fu_348_p1 <= add_ln85_fu_342_p2(12 - 1 downto 0);
    trunc_ln88_1_fu_356_p1 <= select_ln1027_4_fu_330_p3(2 - 1 downto 0);
    trunc_ln88_fu_230_p1 <= select_ln1027_1_fu_222_p3(10 - 1 downto 0);
    zext_ln85_1_fu_286_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_7_fu_279_p3),35));
    zext_ln85_2_fu_338_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln1027_4_fu_330_p3),36));
    zext_ln85_3_fu_416_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(newSecond_fu_410_p2),64));
    zext_ln85_fu_276_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln1027_1_reg_558),35));
    zext_ln88_fu_431_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln88_1_fu_425_p2),64));
end behav;
