// Seed: 1128384519
module module_0 (
    output tri1 id_0,
    output wand id_1,
    output tri0 id_2,
    input tri1 id_3,
    input wire id_4,
    input tri0 id_5,
    input tri1 id_6,
    input supply0 id_7,
    input wire id_8,
    input wire id_9,
    input supply1 id_10,
    output wand id_11
);
  assign id_1 = 1;
  wire  id_13;
  time  id_14;
  logic id_15;
endmodule
module module_1 (
    output wire id_0,
    output wire id_1,
    input uwire id_2,
    input tri0 id_3,
    output supply0 id_4,
    input wor id_5,
    output wire id_6,
    output supply1 id_7,
    input tri0 id_8,
    output tri0 id_9,
    input wire id_10,
    input uwire id_11,
    input supply0 id_12,
    input tri id_13
    , id_16 = 1 && 1,
    input wire id_14
);
  wire id_17, id_18;
  module_0 modCall_1 (
      id_4,
      id_9,
      id_6,
      id_2,
      id_2,
      id_13,
      id_13,
      id_10,
      id_11,
      id_10,
      id_5,
      id_4
  );
  wire id_19;
endmodule
