

================================================================
== Vitis HLS Report for 'csr_vmul_Pipeline_VITIS_LOOP_43_2'
================================================================
* Date:           Tue Mar  4 00:51:55 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        csr_vmul
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_43_2  |        ?|        ?|        31|          6|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    442|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    5|     348|    711|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    174|    -|
|Register         |        -|    -|     889|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    5|    1237|   1359|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    2|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U1  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U2   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|   5|  348|  711|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |add_ln43_1_fu_236_p2            |         +|   0|  0|  71|          64|           1|
    |add_ln43_fu_203_p2              |         +|   0|  0|  71|          64|           1|
    |add_ln45_1_fu_220_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln45_2_fu_257_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln45_fu_209_p2              |         +|   0|  0|  71|          64|          64|
    |ap_block_pp0_stage1_11001       |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001       |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001_grp2  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001_grp6  |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_11001       |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_io_grp1         |       and|   0|  0|   2|           1|           1|
    |icmp_ln43_fu_198_p2             |      icmp|   0|  0|  71|          64|          64|
    |ap_block_pp0_stage3_11001       |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                   |       xor|   0|  0|   2|           1|           2|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0| 442|         392|         267|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  37|          7|    1|          7|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg  |   9|          2|    1|          2|
    |gmem_blk_n_AR                     |   9|          2|    1|          2|
    |gmem_blk_n_R                      |   9|          2|    1|          2|
    |i_fu_72                           |   9|          2|   64|        128|
    |indvar_fu_76                      |   9|          2|   64|        128|
    |m_axi_gmem_0_ARADDR               |  20|          4|   64|        256|
    |sum_fu_68                         |   9|          2|   32|         64|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 174|         37|  235|        603|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   6|   0|    6|          0|
    |ap_block_pp0_stage1_subdone_grp0_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage2_subdone_grp0_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage3_subdone_grp0_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage3_subdone_grp2_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage3_subdone_grp6_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage4_subdone_grp0_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage5_subdone_grp0_done_reg  |   1|   0|    1|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg           |   1|   0|    1|          0|
    |gmem_addr_1_read_reg_370                   |  32|   0|   32|          0|
    |gmem_addr_1_reg_359                        |  64|   0|   64|          0|
    |gmem_addr_2_read_reg_381                   |  32|   0|   32|          0|
    |gmem_addr_2_reg_375                        |  64|   0|   64|          0|
    |gmem_addr_read_reg_365                     |  32|   0|   32|          0|
    |gmem_addr_read_reg_365_pp0_iter2_reg       |  32|   0|   32|          0|
    |gmem_addr_reg_353                          |  64|   0|   64|          0|
    |i_1_reg_344                                |  64|   0|   64|          0|
    |i_fu_72                                    |  64|   0|   64|          0|
    |icmp_ln43_reg_349                          |   1|   0|    1|          0|
    |indvar_fu_76                               |  64|   0|   64|          0|
    |mul_reg_396                                |  32|   0|   32|          0|
    |sext_ln43_2_cast_reg_334                   |  64|   0|   64|          0|
    |sext_ln43_3_cast_reg_329                   |  64|   0|   64|          0|
    |sum_1_reg_406                              |  32|   0|   32|          0|
    |sum_fu_68                                  |  32|   0|   32|          0|
    |wide_trip_count_cast_reg_339               |  64|   0|   64|          0|
    |icmp_ln43_reg_349                          |  64|  32|    1|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 889|  32|  826|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+-----------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  csr_vmul_Pipeline_VITIS_LOOP_43_2|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  csr_vmul_Pipeline_VITIS_LOOP_43_2|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  csr_vmul_Pipeline_VITIS_LOOP_43_2|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  csr_vmul_Pipeline_VITIS_LOOP_43_2|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  csr_vmul_Pipeline_VITIS_LOOP_43_2|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  csr_vmul_Pipeline_VITIS_LOOP_43_2|  return value|
|m_axi_gmem_0_AWVALID   |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_AWREADY   |   in|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_AWADDR    |  out|   64|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_AWID      |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_AWLEN     |  out|   32|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_AWSIZE    |  out|    3|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_AWBURST   |  out|    2|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_AWLOCK    |  out|    2|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_AWCACHE   |  out|    4|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_AWPROT    |  out|    3|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_AWQOS     |  out|    4|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_AWREGION  |  out|    4|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_AWUSER    |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_WVALID    |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_WREADY    |   in|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_WDATA     |  out|   32|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_WSTRB     |  out|    4|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_WLAST     |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_WID       |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_WUSER     |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_ARVALID   |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_ARREADY   |   in|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_ARADDR    |  out|   64|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_ARID      |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_ARLEN     |  out|   32|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_ARSIZE    |  out|    3|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_ARBURST   |  out|    2|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_ARLOCK    |  out|    2|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_ARCACHE   |  out|    4|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_ARPROT    |  out|    3|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_ARQOS     |  out|    4|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_ARREGION  |  out|    4|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_ARUSER    |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_RVALID    |   in|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_RREADY    |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_RDATA     |   in|   32|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_RLAST     |   in|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_RID       |   in|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_RFIFONUM  |   in|    9|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_RUSER     |   in|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_RRESP     |   in|    2|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_BVALID    |   in|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_BREADY    |  out|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_BRESP     |   in|    2|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_BID       |   in|    1|       m_axi|                               gmem|       pointer|
|m_axi_gmem_0_BUSER     |   in|    1|       m_axi|                               gmem|       pointer|
|sext_ln43              |   in|   32|     ap_none|                          sext_ln43|        scalar|
|wide_trip_count        |   in|   32|     ap_none|                    wide_trip_count|        scalar|
|sext_ln43_2            |   in|   62|     ap_none|                        sext_ln43_2|        scalar|
|sext_ln43_3            |   in|   62|     ap_none|                        sext_ln43_3|        scalar|
|vector_values          |   in|   64|     ap_none|                      vector_values|        scalar|
|sum_out                |  out|   32|      ap_vld|                            sum_out|       pointer|
|sum_out_ap_vld         |  out|    1|      ap_vld|                            sum_out|       pointer|
+-----------------------+-----+-----+------------+-----------------------------------+--------------+

