
# ##############################################################################
# Created by Base System Builder Wizard for Xilinx EDK 13.3 Build EDK_O.76xd
# Author: Ehsan Nourbakhsh, Distributed Systems Lab, UT Dallas http://www.nourbakhsh.ir/
# Provided as is, use your own risk. Created for a V2.2 WARP Board: http://mangocomm.com/products/boards/warp-fpga-board-v2
# Sun Apr 15 15:34:34 2012
# Target Board:  Custom
# Family:    virtex4
# Device:    xc4vfx100
# Package:   ff1517
# Speed Grade:  -11
# Processor number: 1
# Processor 1: ppc405_0
# Processor clock frequency: 100.0
# Bus clock frequency: 100.0
# Debug Interface: FPGA JTAG
# ##############################################################################
 PARAMETER VERSION = 2.1.0


 PORT fpga_0_clk_1_sys_clk_pin = CLK_S, DIR = I, SIGIS = CLK, CLK_FREQ = 100000000
 PORT fpga_0_rst_1_sys_rst_pin = sys_rst_s, DIR = I, SIGIS = RST, RST_POLARITY = 1
 PORT DDR2_SDRAM_2GB_DDR2_Clk_pin = DDR2_SDRAM_2GB_DDR2_Clk, DIR = O, VEC = [1:0], SIGIS = CLK
 PORT DDR2_SDRAM_2GB_DDR2_Clk_n_pin = DDR2_SDRAM_2GB_DDR2_Clk_n, DIR = O, VEC = [1:0], SIGIS = CLK
 PORT DDR2_SDRAM_2GB_DDR2_CE_pin = DDR2_SDRAM_2GB_DDR2_CE, DIR = O, VEC = [1:0]
 PORT DDR2_SDRAM_2GB_DDR2_CS_n_pin = DDR2_SDRAM_2GB_DDR2_CS_n, DIR = O, VEC = [1:0]
 PORT DDR2_SDRAM_2GB_DDR2_ODT_pin = DDR2_SDRAM_2GB_DDR2_ODT, DIR = O, VEC = [1:0]
 PORT DDR2_SDRAM_2GB_DDR2_RAS_n_pin = DDR2_SDRAM_2GB_DDR2_RAS_n, DIR = O
 PORT DDR2_SDRAM_2GB_DDR2_CAS_n_pin = DDR2_SDRAM_2GB_DDR2_CAS_n, DIR = O
 PORT DDR2_SDRAM_2GB_DDR2_WE_n_pin = DDR2_SDRAM_2GB_DDR2_WE_n, DIR = O
 PORT DDR2_SDRAM_2GB_DDR2_BankAddr_pin = DDR2_SDRAM_2GB_DDR2_BankAddr, DIR = O, VEC = [2:0]
 PORT DDR2_SDRAM_2GB_DDR2_Addr_pin = DDR2_SDRAM_2GB_DDR2_Addr, DIR = O, VEC = [13:0]
 PORT DDR2_SDRAM_2GB_DDR2_DQ = DDR2_SDRAM_2GB_DDR2_DQ, DIR = IO, VEC = [63:0]
 PORT DDR2_SDRAM_2GB_DDR2_DM_pin = DDR2_SDRAM_2GB_DDR2_DM, DIR = O, VEC = [7:0]
 PORT DDR2_SDRAM_2GB_DDR2_DQS = DDR2_SDRAM_2GB_DDR2_DQS, DIR = IO, VEC = [7:0]
 PORT DDR2_SDRAM_2GB_DDR2_DQS_n = DDR2_SDRAM_2GB_DDR2_DQS_n, DIR = IO, VEC = [7:0]
 PORT RS232_sin_pin = RS232_sin, DIR = I
 PORT RS232_sout_pin = RS232_sout, DIR = O
 PORT fpga_0_Generic_Ethernet_10_100_PHY_tx_clk_pin = fpga_0_Generic_Ethernet_10_100_PHY_tx_clk_pin, DIR = I
 PORT fpga_0_Generic_Ethernet_10_100_PHY_rx_clk_pin = fpga_0_Generic_Ethernet_10_100_PHY_rx_clk_pin, DIR = I
 PORT fpga_0_Generic_Ethernet_10_100_PHY_crs_pin = fpga_0_Generic_Ethernet_10_100_PHY_crs_pin, DIR = I
 PORT fpga_0_Generic_Ethernet_10_100_PHY_dv_pin = fpga_0_Generic_Ethernet_10_100_PHY_dv_pin, DIR = I
 PORT fpga_0_Generic_Ethernet_10_100_PHY_rx_data_pin = fpga_0_Generic_Ethernet_10_100_PHY_rx_data_pin, DIR = I, VEC = [3:0]
 PORT fpga_0_Generic_Ethernet_10_100_PHY_col_pin = fpga_0_Generic_Ethernet_10_100_PHY_col_pin, DIR = I
 PORT fpga_0_Generic_Ethernet_10_100_PHY_rx_er_pin = fpga_0_Generic_Ethernet_10_100_PHY_rx_er_pin, DIR = I
 PORT fpga_0_Generic_Ethernet_10_100_PHY_rst_n_pin = fpga_0_Generic_Ethernet_10_100_PHY_rst_n_pin, DIR = O
 PORT fpga_0_Generic_Ethernet_10_100_PHY_tx_en_pin = fpga_0_Generic_Ethernet_10_100_PHY_tx_en_pin, DIR = O
 PORT fpga_0_Generic_Ethernet_10_100_PHY_tx_data_pin = fpga_0_Generic_Ethernet_10_100_PHY_tx_data_pin, DIR = O, VEC = [3:0]
# PORT fpga_0_Generic_Ethernet_10_100_PHY_MDIO_pin = fpga_0_Generic_Ethernet_10_100_PHY_MDIO_pin, DIR = IO
# PORT fpga_0_Generic_Ethernet_10_100_PHY_MDC_pin = fpga_0_Generic_Ethernet_10_100_PHY_MDC_pin, DIR = IO
 PORT fpga_0_MII_MDC_MDIO_GPIO_IO_pin = fpga_0_MII_MDC_MDIO_GPIO_IO, DIR = IO, VEC = [1:0]


BEGIN ppc405_virtex4
 PARAMETER INSTANCE = ppc405_0
 PARAMETER C_FASTEST_PLB_CLOCK = DPLB0
 PARAMETER C_IDCR_BASEADDR = 0b0100000000
 PARAMETER C_IDCR_HIGHADDR = 0b0111111111
 PARAMETER HW_VER = 2.01.b
 BUS_INTERFACE DPLB0 = plb
 BUS_INTERFACE IPLB0 = plb
 BUS_INTERFACE JTAGPPC = ppc405_0_jtagppc_bus
 BUS_INTERFACE RESETPPC = ppc_reset_bus
 BUS_INTERFACE IPLB1 = plb_v46_0
 BUS_INTERFACE DPLB1 = plb_v46_1
 PORT CPMC405CLOCK = clk_300_0000MHzDCM0
 PORT EICC405EXTINPUTIRQ = xps_intc_0_Irq
END

BEGIN plb_v46
 PARAMETER INSTANCE = plb
 PARAMETER C_DCR_INTFCE = 0
 PARAMETER C_NUM_CLK_PLB2OPB_REARB = 100
 PARAMETER HW_VER = 1.05.a
 PORT PLB_Clk = clk_100_0000MHzDCM0
 PORT SYS_Rst = sys_bus_reset
END

BEGIN xps_bram_if_cntlr
 PARAMETER INSTANCE = xps_bram_if_cntlr_1
 PARAMETER C_SPLB_NATIVE_DWIDTH = 64
 PARAMETER HW_VER = 1.00.b
 PARAMETER C_BASEADDR = 0xFFFFC000
 PARAMETER C_HIGHADDR = 0xFFFFFFFF
 BUS_INTERFACE SPLB = plb
 BUS_INTERFACE PORTA = xps_bram_if_cntlr_1_port
END

BEGIN bram_block
 PARAMETER INSTANCE = plb_bram_if_cntlr_1_bram
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = xps_bram_if_cntlr_1_port
END

BEGIN clock_generator
 PARAMETER INSTANCE = clock_generator_0
 PARAMETER C_CLKIN_FREQ = 100000000
 PARAMETER C_CLKOUT0_FREQ = 100000000
 PARAMETER C_CLKOUT0_PHASE = 0
 PARAMETER C_CLKOUT0_GROUP = DCM0
 PARAMETER C_CLKOUT0_BUF = TRUE
 PARAMETER C_EXT_RESET_HIGH = 1
 PARAMETER HW_VER = 4.03.a
 PARAMETER C_CLKOUT1_FREQ = 200000000
 PARAMETER C_CLKOUT1_GROUP = DCM0
 PARAMETER C_CLKOUT2_FREQ = 200000000
 PARAMETER C_CLKOUT2_PHASE = 90
 PARAMETER C_CLKOUT2_GROUP = DCM0
 PARAMETER C_CLKOUT2_BUF = TRUE
 PARAMETER C_CLKOUT3_FREQ = 300000000
 PARAMETER C_CLKOUT3_PHASE = 0
 PARAMETER C_CLKOUT3_GROUP = DCM0
 PARAMETER C_CLKOUT3_BUF = TRUE
 PORT CLKIN = CLK_S
 PORT CLKOUT0 = clk_100_0000MHzDCM0
 PORT CLKOUT1 = clk_200_0000MHzDCM0
 PORT RST = sys_rst_s
 PORT LOCKED = Dcm_all_locked
 PORT CLKOUT2 = clk_200_0000MHz90DCM0
 PORT CLKOUT3 = clk_300_0000MHzDCM0
END

BEGIN jtagppc_cntlr
 PARAMETER INSTANCE = jtagppc_cntlr_inst
 PARAMETER HW_VER = 2.01.c
 BUS_INTERFACE JTAGPPC0 = ppc405_0_jtagppc_bus
END

BEGIN proc_sys_reset
 PARAMETER INSTANCE = proc_sys_reset_0
 PARAMETER C_EXT_RESET_HIGH = 1
 PARAMETER HW_VER = 3.00.a
 BUS_INTERFACE RESETPPC0 = ppc_reset_bus
 PORT Slowest_sync_clk = clk_100_0000MHzDCM0
 PORT Ext_Reset_In = sys_rst_s
 PORT Dcm_locked = Dcm_all_locked
 PORT Bus_Struct_Reset = sys_bus_reset
 PORT Peripheral_Reset = sys_periph_reset
END

BEGIN plb_v46
 PARAMETER INSTANCE = plb_v46_0
 PARAMETER HW_VER = 1.05.a
 PORT PLB_Clk = clk_100_0000MHzDCM0
END

BEGIN plb_v46
 PARAMETER INSTANCE = plb_v46_1
 PARAMETER HW_VER = 1.05.a
 PORT PLB_Clk = clk_100_0000MHzDCM0
END

BEGIN mpmc
 PARAMETER INSTANCE = DDR2_SDRAM_2GB
 PARAMETER HW_VER = 6.05.a
 PARAMETER C_MPMC_BASEADDR = 0x00000000
 PARAMETER C_MPMC_HIGHADDR = 0x7FFFFFFF
 PARAMETER C_MEM_PARTNO = MT16HTF25664H-667
 PARAMETER C_FAMILY = virtex4
 PARAMETER C_NUM_PORTS = 3
 PARAMETER C_PIM1_BASETYPE = 2
 PARAMETER C_PIM2_BASETYPE = 3
 PARAMETER C_SDMA_CTRL_BASEADDR = 0x84600000
 PARAMETER C_SDMA_CTRL_HIGHADDR = 0x8460ffff
 PARAMETER C_SDMA2_PI2LL_CLK_RATIO = 1
 BUS_INTERFACE SPLB0 = plb_v46_0
 BUS_INTERFACE SPLB1 = plb_v46_1
 BUS_INTERFACE SDMA_CTRL2 = plb
 PORT DDR2_Clk = DDR2_SDRAM_2GB_DDR2_Clk
 PORT DDR2_Clk_n = DDR2_SDRAM_2GB_DDR2_Clk_n
 PORT DDR2_CE = DDR2_SDRAM_2GB_DDR2_CE
 PORT DDR2_CS_n = DDR2_SDRAM_2GB_DDR2_CS_n
 PORT DDR2_ODT = DDR2_SDRAM_2GB_DDR2_ODT
 PORT DDR2_RAS_n = DDR2_SDRAM_2GB_DDR2_RAS_n
 PORT DDR2_CAS_n = DDR2_SDRAM_2GB_DDR2_CAS_n
 PORT DDR2_WE_n = DDR2_SDRAM_2GB_DDR2_WE_n
 PORT DDR2_BankAddr = DDR2_SDRAM_2GB_DDR2_BankAddr
 PORT DDR2_Addr = DDR2_SDRAM_2GB_DDR2_Addr
 PORT DDR2_DQ = DDR2_SDRAM_2GB_DDR2_DQ
 PORT DDR2_DM = DDR2_SDRAM_2GB_DDR2_DM
 PORT DDR2_DQS = DDR2_SDRAM_2GB_DDR2_DQS
 PORT DDR2_DQS_n = DDR2_SDRAM_2GB_DDR2_DQS_n
 PORT MPMC_Clk0 = clk_200_0000MHzDCM0
 PORT MPMC_Clk90 = clk_200_0000MHz90DCM0
 PORT MPMC_Clk_200MHz = clk_200_0000MHzDCM0
 PORT MPMC_Rst = sys_periph_reset
 PORT SDMA2_Clk = clk_200_0000MHzDCM0
 PORT SDMA2_Rx_IntOut = DDR2_SDRAM_2GB_SDMA2_Rx_IntOut
 PORT SDMA2_Tx_IntOut = DDR2_SDRAM_2GB_SDMA2_Tx_IntOut
END

BEGIN xps_intc
 PARAMETER INSTANCE = xps_intc_0
 PARAMETER HW_VER = 2.01.a
 PARAMETER C_BASEADDR = 0x81800000
 PARAMETER C_HIGHADDR = 0x8180FFFF
 BUS_INTERFACE SPLB = plb
 PORT Irq = xps_intc_0_Irq
 PORT Intr = RS232_IP2INTC_Irpt & xps_ethernetlite_0_IP2INTC_Irpt & DDR2_SDRAM_2GB_SDMA2_Rx_IntOut & DDR2_SDRAM_2GB_SDMA2_Tx_IntOut
END

BEGIN xps_uart16550
 PARAMETER INSTANCE = RS232
 PARAMETER HW_VER = 3.00.a
 PARAMETER C_BASEADDR = 0x84000000
 PARAMETER C_HIGHADDR = 0x8400ffff
 BUS_INTERFACE SPLB = plb
 PORT sin = RS232_sin
 PORT sout = RS232_sout
 PORT IP2INTC_Irpt = RS232_IP2INTC_Irpt
END

BEGIN xps_ethernetlite
 PARAMETER INSTANCE = xps_ethernetlite_0
 PARAMETER HW_VER = 4.00.a
 PARAMETER C_BASEADDR = 0x81000000
 PARAMETER C_HIGHADDR = 0x8100ffff
 PARAMETER C_INCLUDE_MDIO = 0
 BUS_INTERFACE SPLB = plb
 PORT PHY_tx_clk = fpga_0_Generic_Ethernet_10_100_PHY_tx_clk_pin
 PORT PHY_rx_clk = fpga_0_Generic_Ethernet_10_100_PHY_rx_clk_pin
 PORT PHY_crs = fpga_0_Generic_Ethernet_10_100_PHY_crs_pin
 PORT PHY_dv = fpga_0_Generic_Ethernet_10_100_PHY_dv_pin
 PORT PHY_rx_data = fpga_0_Generic_Ethernet_10_100_PHY_rx_data_pin
 PORT PHY_col = fpga_0_Generic_Ethernet_10_100_PHY_col_pin
 PORT PHY_rx_er = fpga_0_Generic_Ethernet_10_100_PHY_rx_er_pin
 PORT PHY_rst_n = fpga_0_Generic_Ethernet_10_100_PHY_rst_n_pin
 PORT PHY_tx_en = fpga_0_Generic_Ethernet_10_100_PHY_tx_en_pin
 PORT PHY_tx_data = fpga_0_Generic_Ethernet_10_100_PHY_tx_data_pin
# PORT PHY_MDC = Generic_Ethernet_10_100_PHY_MDC
# PORT PHY_MDIO = Generic_Ethernet_10_100_PHY_MDIO
 PORT IP2INTC_Irpt = xps_ethernetlite_0_IP2INTC_Irpt
END

BEGIN xps_gpio
 PARAMETER INSTANCE = xps_gpio_0
 PARAMETER HW_VER = 2.00.a
 PARAMETER C_BASEADDR = 0x81400000
 PARAMETER C_HIGHADDR = 0x8140FFFF
 BUS_INTERFACE SPLB = plb
 PORT GPIO_IO = fpga_0_MII_MDC_MDIO_GPIO_IO
END

