(* use_dsp48="no" *) (* use_dsp="no" *) module top  (y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h4a):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(3'h5):(1'h0)] wire3;
  input wire [(2'h2):(1'h0)] wire2;
  input wire [(3'h6):(1'h0)] wire1;
  input wire [(3'h5):(1'h0)] wire0;
  wire [(2'h2):(1'h0)] wire16;
  wire [(2'h3):(1'h0)] wire15;
  wire [(4'hb):(1'h0)] wire9;
  wire [(4'hb):(1'h0)] wire8;
  wire [(2'h3):(1'h0)] wire7;
  wire [(3'h5):(1'h0)] wire4;
  reg signed [(3'h4):(1'h0)] reg14 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg13 = (1'h0);
  reg [(2'h2):(1'h0)] reg12 = (1'h0);
  reg [(3'h6):(1'h0)] reg11 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg10 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg6 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg5 = (1'h0);
  assign y = {wire16,
                 wire15,
                 wire9,
                 wire8,
                 wire7,
                 wire4,
                 reg14,
                 reg13,
                 reg12,
                 reg11,
                 reg10,
                 reg6,
                 reg5,
                 (1'h0)};
  assign wire4 = wire0;
  always
    @(posedge clk) begin
      reg5 <= wire1[(3'h6):(1'h1)];
      reg6 <= wire3;
    end
  assign wire7 = wire3[(3'h4):(1'h1)];
  assign wire8 = ($signed(wire1[(2'h2):(1'h1)]) * (~((reg6 ? wire3 : wire3) ?
                     wire7[(2'h2):(1'h0)] : (~wire1))));
  assign wire9 = wire3;
  always
    @(posedge clk) begin
      reg10 <= ($signed($unsigned(((8'ha7) ? wire7 : wire1))) ?
          (-(wire3[(3'h5):(3'h5)] ?
              $unsigned(reg6) : $unsigned(wire0))) : $unsigned($unsigned((^(8'hae)))));
      reg11 <= $unsigned((&($signed((8'ha1)) - $signed(wire7))));
      if (wire3[(1'h0):(1'h0)])
        begin
          reg12 <= ((~($signed(reg5) & $unsigned(wire1))) | (+wire2[(1'h0):(1'h0)]));
          reg13 <= (^$signed((~&wire0)));
          reg14 <= ((8'h9c) != ((^~wire8) | ({(8'ha3)} ?
              (+wire7) : (wire8 ? reg11 : reg11))));
        end
      else
        begin
          reg12 <= ($signed((+$unsigned(wire7))) ?
              (wire8 ?
                  ((~|(8'ha5)) || reg13) : ((~|reg10) >= (~reg14))) : (8'hb0));
          reg13 <= reg11[(3'h6):(3'h6)];
          reg14 <= reg10;
        end
    end
  assign wire15 = wire8[(4'hb):(4'hb)];
  assign wire16 = {wire1[(2'h2):(2'h2)]};
endmodule