
Capstone.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ba94  080000c0  080000c0  000010c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000043c  0800bb54  0800bb54  0000cb54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bf90  0800bf90  0000d13c  2**0
                  CONTENTS
  4 .ARM          00000000  0800bf90  0800bf90  0000d13c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800bf90  0800bf90  0000d13c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bf90  0800bf90  0000cf90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800bf94  0800bf94  0000cf94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000013c  20000000  0800bf98  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001e8c  2000013c  0800c0d4  0000d13c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001fc8  0800c0d4  0000dfc8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000d13c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000227bc  00000000  00000000  0000d164  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000052b6  00000000  00000000  0002f920  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001cd8  00000000  00000000  00034bd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001659  00000000  00000000  000368b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c037  00000000  00000000  00037f09  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00026636  00000000  00000000  00053f40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009dadf  00000000  00000000  0007a576  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00118055  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006bbc  00000000  00000000  00118098  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000083  00000000  00000000  0011ec54  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000013c 	.word	0x2000013c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800bb3c 	.word	0x0800bb3c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000140 	.word	0x20000140
 8000104:	0800bb3c 	.word	0x0800bb3c

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	@ 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f8f0 	bl	8000414 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			@ (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__divsi3>:
 8000240:	4603      	mov	r3, r0
 8000242:	430b      	orrs	r3, r1
 8000244:	d47f      	bmi.n	8000346 <__divsi3+0x106>
 8000246:	2200      	movs	r2, #0
 8000248:	0843      	lsrs	r3, r0, #1
 800024a:	428b      	cmp	r3, r1
 800024c:	d374      	bcc.n	8000338 <__divsi3+0xf8>
 800024e:	0903      	lsrs	r3, r0, #4
 8000250:	428b      	cmp	r3, r1
 8000252:	d35f      	bcc.n	8000314 <__divsi3+0xd4>
 8000254:	0a03      	lsrs	r3, r0, #8
 8000256:	428b      	cmp	r3, r1
 8000258:	d344      	bcc.n	80002e4 <__divsi3+0xa4>
 800025a:	0b03      	lsrs	r3, r0, #12
 800025c:	428b      	cmp	r3, r1
 800025e:	d328      	bcc.n	80002b2 <__divsi3+0x72>
 8000260:	0c03      	lsrs	r3, r0, #16
 8000262:	428b      	cmp	r3, r1
 8000264:	d30d      	bcc.n	8000282 <__divsi3+0x42>
 8000266:	22ff      	movs	r2, #255	@ 0xff
 8000268:	0209      	lsls	r1, r1, #8
 800026a:	ba12      	rev	r2, r2
 800026c:	0c03      	lsrs	r3, r0, #16
 800026e:	428b      	cmp	r3, r1
 8000270:	d302      	bcc.n	8000278 <__divsi3+0x38>
 8000272:	1212      	asrs	r2, r2, #8
 8000274:	0209      	lsls	r1, r1, #8
 8000276:	d065      	beq.n	8000344 <__divsi3+0x104>
 8000278:	0b03      	lsrs	r3, r0, #12
 800027a:	428b      	cmp	r3, r1
 800027c:	d319      	bcc.n	80002b2 <__divsi3+0x72>
 800027e:	e000      	b.n	8000282 <__divsi3+0x42>
 8000280:	0a09      	lsrs	r1, r1, #8
 8000282:	0bc3      	lsrs	r3, r0, #15
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x4c>
 8000288:	03cb      	lsls	r3, r1, #15
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0b83      	lsrs	r3, r0, #14
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x58>
 8000294:	038b      	lsls	r3, r1, #14
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0b43      	lsrs	r3, r0, #13
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x64>
 80002a0:	034b      	lsls	r3, r1, #13
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0b03      	lsrs	r3, r0, #12
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x70>
 80002ac:	030b      	lsls	r3, r1, #12
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0ac3      	lsrs	r3, r0, #11
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0x7c>
 80002b8:	02cb      	lsls	r3, r1, #11
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	0a83      	lsrs	r3, r0, #10
 80002c0:	428b      	cmp	r3, r1
 80002c2:	d301      	bcc.n	80002c8 <__divsi3+0x88>
 80002c4:	028b      	lsls	r3, r1, #10
 80002c6:	1ac0      	subs	r0, r0, r3
 80002c8:	4152      	adcs	r2, r2
 80002ca:	0a43      	lsrs	r3, r0, #9
 80002cc:	428b      	cmp	r3, r1
 80002ce:	d301      	bcc.n	80002d4 <__divsi3+0x94>
 80002d0:	024b      	lsls	r3, r1, #9
 80002d2:	1ac0      	subs	r0, r0, r3
 80002d4:	4152      	adcs	r2, r2
 80002d6:	0a03      	lsrs	r3, r0, #8
 80002d8:	428b      	cmp	r3, r1
 80002da:	d301      	bcc.n	80002e0 <__divsi3+0xa0>
 80002dc:	020b      	lsls	r3, r1, #8
 80002de:	1ac0      	subs	r0, r0, r3
 80002e0:	4152      	adcs	r2, r2
 80002e2:	d2cd      	bcs.n	8000280 <__divsi3+0x40>
 80002e4:	09c3      	lsrs	r3, r0, #7
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xae>
 80002ea:	01cb      	lsls	r3, r1, #7
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	0983      	lsrs	r3, r0, #6
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xba>
 80002f6:	018b      	lsls	r3, r1, #6
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0943      	lsrs	r3, r0, #5
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xc6>
 8000302:	014b      	lsls	r3, r1, #5
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0903      	lsrs	r3, r0, #4
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xd2>
 800030e:	010b      	lsls	r3, r1, #4
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	08c3      	lsrs	r3, r0, #3
 8000316:	428b      	cmp	r3, r1
 8000318:	d301      	bcc.n	800031e <__divsi3+0xde>
 800031a:	00cb      	lsls	r3, r1, #3
 800031c:	1ac0      	subs	r0, r0, r3
 800031e:	4152      	adcs	r2, r2
 8000320:	0883      	lsrs	r3, r0, #2
 8000322:	428b      	cmp	r3, r1
 8000324:	d301      	bcc.n	800032a <__divsi3+0xea>
 8000326:	008b      	lsls	r3, r1, #2
 8000328:	1ac0      	subs	r0, r0, r3
 800032a:	4152      	adcs	r2, r2
 800032c:	0843      	lsrs	r3, r0, #1
 800032e:	428b      	cmp	r3, r1
 8000330:	d301      	bcc.n	8000336 <__divsi3+0xf6>
 8000332:	004b      	lsls	r3, r1, #1
 8000334:	1ac0      	subs	r0, r0, r3
 8000336:	4152      	adcs	r2, r2
 8000338:	1a41      	subs	r1, r0, r1
 800033a:	d200      	bcs.n	800033e <__divsi3+0xfe>
 800033c:	4601      	mov	r1, r0
 800033e:	4152      	adcs	r2, r2
 8000340:	4610      	mov	r0, r2
 8000342:	4770      	bx	lr
 8000344:	e05d      	b.n	8000402 <__divsi3+0x1c2>
 8000346:	0fca      	lsrs	r2, r1, #31
 8000348:	d000      	beq.n	800034c <__divsi3+0x10c>
 800034a:	4249      	negs	r1, r1
 800034c:	1003      	asrs	r3, r0, #32
 800034e:	d300      	bcc.n	8000352 <__divsi3+0x112>
 8000350:	4240      	negs	r0, r0
 8000352:	4053      	eors	r3, r2
 8000354:	2200      	movs	r2, #0
 8000356:	469c      	mov	ip, r3
 8000358:	0903      	lsrs	r3, r0, #4
 800035a:	428b      	cmp	r3, r1
 800035c:	d32d      	bcc.n	80003ba <__divsi3+0x17a>
 800035e:	0a03      	lsrs	r3, r0, #8
 8000360:	428b      	cmp	r3, r1
 8000362:	d312      	bcc.n	800038a <__divsi3+0x14a>
 8000364:	22fc      	movs	r2, #252	@ 0xfc
 8000366:	0189      	lsls	r1, r1, #6
 8000368:	ba12      	rev	r2, r2
 800036a:	0a03      	lsrs	r3, r0, #8
 800036c:	428b      	cmp	r3, r1
 800036e:	d30c      	bcc.n	800038a <__divsi3+0x14a>
 8000370:	0189      	lsls	r1, r1, #6
 8000372:	1192      	asrs	r2, r2, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d308      	bcc.n	800038a <__divsi3+0x14a>
 8000378:	0189      	lsls	r1, r1, #6
 800037a:	1192      	asrs	r2, r2, #6
 800037c:	428b      	cmp	r3, r1
 800037e:	d304      	bcc.n	800038a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	d03a      	beq.n	80003fa <__divsi3+0x1ba>
 8000384:	1192      	asrs	r2, r2, #6
 8000386:	e000      	b.n	800038a <__divsi3+0x14a>
 8000388:	0989      	lsrs	r1, r1, #6
 800038a:	09c3      	lsrs	r3, r0, #7
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x154>
 8000390:	01cb      	lsls	r3, r1, #7
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	0983      	lsrs	r3, r0, #6
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x160>
 800039c:	018b      	lsls	r3, r1, #6
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0943      	lsrs	r3, r0, #5
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x16c>
 80003a8:	014b      	lsls	r3, r1, #5
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	0903      	lsrs	r3, r0, #4
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d301      	bcc.n	80003b8 <__divsi3+0x178>
 80003b4:	010b      	lsls	r3, r1, #4
 80003b6:	1ac0      	subs	r0, r0, r3
 80003b8:	4152      	adcs	r2, r2
 80003ba:	08c3      	lsrs	r3, r0, #3
 80003bc:	428b      	cmp	r3, r1
 80003be:	d301      	bcc.n	80003c4 <__divsi3+0x184>
 80003c0:	00cb      	lsls	r3, r1, #3
 80003c2:	1ac0      	subs	r0, r0, r3
 80003c4:	4152      	adcs	r2, r2
 80003c6:	0883      	lsrs	r3, r0, #2
 80003c8:	428b      	cmp	r3, r1
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x190>
 80003cc:	008b      	lsls	r3, r1, #2
 80003ce:	1ac0      	subs	r0, r0, r3
 80003d0:	4152      	adcs	r2, r2
 80003d2:	d2d9      	bcs.n	8000388 <__divsi3+0x148>
 80003d4:	0843      	lsrs	r3, r0, #1
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d301      	bcc.n	80003de <__divsi3+0x19e>
 80003da:	004b      	lsls	r3, r1, #1
 80003dc:	1ac0      	subs	r0, r0, r3
 80003de:	4152      	adcs	r2, r2
 80003e0:	1a41      	subs	r1, r0, r1
 80003e2:	d200      	bcs.n	80003e6 <__divsi3+0x1a6>
 80003e4:	4601      	mov	r1, r0
 80003e6:	4663      	mov	r3, ip
 80003e8:	4152      	adcs	r2, r2
 80003ea:	105b      	asrs	r3, r3, #1
 80003ec:	4610      	mov	r0, r2
 80003ee:	d301      	bcc.n	80003f4 <__divsi3+0x1b4>
 80003f0:	4240      	negs	r0, r0
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	d500      	bpl.n	80003f8 <__divsi3+0x1b8>
 80003f6:	4249      	negs	r1, r1
 80003f8:	4770      	bx	lr
 80003fa:	4663      	mov	r3, ip
 80003fc:	105b      	asrs	r3, r3, #1
 80003fe:	d300      	bcc.n	8000402 <__divsi3+0x1c2>
 8000400:	4240      	negs	r0, r0
 8000402:	b501      	push	{r0, lr}
 8000404:	2000      	movs	r0, #0
 8000406:	f000 f805 	bl	8000414 <__aeabi_idiv0>
 800040a:	bd02      	pop	{r1, pc}

0800040c <__aeabi_idivmod>:
 800040c:	2900      	cmp	r1, #0
 800040e:	d0f8      	beq.n	8000402 <__divsi3+0x1c2>
 8000410:	e716      	b.n	8000240 <__divsi3>
 8000412:	4770      	bx	lr

08000414 <__aeabi_idiv0>:
 8000414:	4770      	bx	lr
 8000416:	46c0      	nop			@ (mov r8, r8)

08000418 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000418:	b580      	push	{r7, lr}
 800041a:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of readSD */
  readSDHandle = osThreadNew(StartReadSD, NULL, &readSD_attributes);
 800041c:	4a13      	ldr	r2, [pc, #76]	@ (800046c <MX_FREERTOS_Init+0x54>)
 800041e:	4b14      	ldr	r3, [pc, #80]	@ (8000470 <MX_FREERTOS_Init+0x58>)
 8000420:	2100      	movs	r1, #0
 8000422:	0018      	movs	r0, r3
 8000424:	f007 ff62 	bl	80082ec <osThreadNew>
 8000428:	0002      	movs	r2, r0
 800042a:	4b12      	ldr	r3, [pc, #72]	@ (8000474 <MX_FREERTOS_Init+0x5c>)
 800042c:	601a      	str	r2, [r3, #0]

  /* creation of driveLED */
  driveLEDHandle = osThreadNew(StartDriveLED, NULL, &driveLED_attributes);
 800042e:	4a12      	ldr	r2, [pc, #72]	@ (8000478 <MX_FREERTOS_Init+0x60>)
 8000430:	4b12      	ldr	r3, [pc, #72]	@ (800047c <MX_FREERTOS_Init+0x64>)
 8000432:	2100      	movs	r1, #0
 8000434:	0018      	movs	r0, r3
 8000436:	f007 ff59 	bl	80082ec <osThreadNew>
 800043a:	0002      	movs	r2, r0
 800043c:	4b10      	ldr	r3, [pc, #64]	@ (8000480 <MX_FREERTOS_Init+0x68>)
 800043e:	601a      	str	r2, [r3, #0]

  /* creation of getImageFrame */
  getImageFrameHandle = osThreadNew(StartGetImageFrame, NULL, &getImageFrame_attributes);
 8000440:	4a10      	ldr	r2, [pc, #64]	@ (8000484 <MX_FREERTOS_Init+0x6c>)
 8000442:	4b11      	ldr	r3, [pc, #68]	@ (8000488 <MX_FREERTOS_Init+0x70>)
 8000444:	2100      	movs	r1, #0
 8000446:	0018      	movs	r0, r3
 8000448:	f007 ff50 	bl	80082ec <osThreadNew>
 800044c:	0002      	movs	r2, r0
 800044e:	4b0f      	ldr	r3, [pc, #60]	@ (800048c <MX_FREERTOS_Init+0x74>)
 8000450:	601a      	str	r2, [r3, #0]

  /* creation of getLEDstatus */
  getLEDstatusHandle = osThreadNew(StartGetLEDStatus, NULL, &getLEDstatus_attributes);
 8000452:	4a0f      	ldr	r2, [pc, #60]	@ (8000490 <MX_FREERTOS_Init+0x78>)
 8000454:	4b0f      	ldr	r3, [pc, #60]	@ (8000494 <MX_FREERTOS_Init+0x7c>)
 8000456:	2100      	movs	r1, #0
 8000458:	0018      	movs	r0, r3
 800045a:	f007 ff47 	bl	80082ec <osThreadNew>
 800045e:	0002      	movs	r2, r0
 8000460:	4b0d      	ldr	r3, [pc, #52]	@ (8000498 <MX_FREERTOS_Init+0x80>)
 8000462:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000464:	46c0      	nop			@ (mov r8, r8)
 8000466:	46bd      	mov	sp, r7
 8000468:	bd80      	pop	{r7, pc}
 800046a:	46c0      	nop			@ (mov r8, r8)
 800046c:	0800bd9c 	.word	0x0800bd9c
 8000470:	0800049d 	.word	0x0800049d
 8000474:	20000158 	.word	0x20000158
 8000478:	0800bdc0 	.word	0x0800bdc0
 800047c:	080004ad 	.word	0x080004ad
 8000480:	2000015c 	.word	0x2000015c
 8000484:	0800bde4 	.word	0x0800bde4
 8000488:	080005a5 	.word	0x080005a5
 800048c:	20000160 	.word	0x20000160
 8000490:	0800be08 	.word	0x0800be08
 8000494:	080005b5 	.word	0x080005b5
 8000498:	20000164 	.word	0x20000164

0800049c <StartReadSD>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartReadSD */
void StartReadSD(void *argument)
{
 800049c:	b580      	push	{r7, lr}
 800049e:	b082      	sub	sp, #8
 80004a0:	af00      	add	r7, sp, #0
 80004a2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartReadSD */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80004a4:	2001      	movs	r0, #1
 80004a6:	f007 ffb7 	bl	8008418 <osDelay>
 80004aa:	e7fb      	b.n	80004a4 <StartReadSD+0x8>

080004ac <StartDriveLED>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartDriveLED */
void StartDriveLED(void *argument)
{
 80004ac:	b590      	push	{r4, r7, lr}
 80004ae:	b085      	sub	sp, #20
 80004b0:	af00      	add	r7, sp, #0
 80004b2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDriveLED */
  /* Infinite loop */
  for(;;)
  {
	  for (uint8_t i = 0; i < 16; i++) {
 80004b4:	230f      	movs	r3, #15
 80004b6:	18fb      	adds	r3, r7, r3
 80004b8:	2200      	movs	r2, #0
 80004ba:	701a      	strb	r2, [r3, #0]
 80004bc:	e062      	b.n	8000584 <StartDriveLED+0xd8>
		  // turn off last row
		  HAL_GPIO_WritePin(led_row_ports[i], led_row_pins[i], GPIO_PIN_RESET);
 80004be:	210f      	movs	r1, #15
 80004c0:	187b      	adds	r3, r7, r1
 80004c2:	781a      	ldrb	r2, [r3, #0]
 80004c4:	4b32      	ldr	r3, [pc, #200]	@ (8000590 <StartDriveLED+0xe4>)
 80004c6:	0092      	lsls	r2, r2, #2
 80004c8:	58d0      	ldr	r0, [r2, r3]
 80004ca:	187b      	adds	r3, r7, r1
 80004cc:	781a      	ldrb	r2, [r3, #0]
 80004ce:	4b31      	ldr	r3, [pc, #196]	@ (8000594 <StartDriveLED+0xe8>)
 80004d0:	0052      	lsls	r2, r2, #1
 80004d2:	5ad3      	ldrh	r3, [r2, r3]
 80004d4:	2200      	movs	r2, #0
 80004d6:	0019      	movs	r1, r3
 80004d8:	f001 fa88 	bl	80019ec <HAL_GPIO_WritePin>

		  // set columns
		  for (uint8_t j = 0; j < 16; j++) {
 80004dc:	230e      	movs	r3, #14
 80004de:	18fb      	adds	r3, r7, r3
 80004e0:	2200      	movs	r2, #0
 80004e2:	701a      	strb	r2, [r3, #0]
 80004e4:	e033      	b.n	800054e <StartDriveLED+0xa2>
			  base_mem_addr[i * 16 + j] ? HAL_GPIO_WritePin(led_column_ports[j], led_column_pins[j], GPIO_PIN_SET) : HAL_GPIO_WritePin(led_column_ports[j], led_column_pins[j], GPIO_PIN_RESET);
 80004e6:	4b2c      	ldr	r3, [pc, #176]	@ (8000598 <StartDriveLED+0xec>)
 80004e8:	681a      	ldr	r2, [r3, #0]
 80004ea:	230f      	movs	r3, #15
 80004ec:	18fb      	adds	r3, r7, r3
 80004ee:	781b      	ldrb	r3, [r3, #0]
 80004f0:	0119      	lsls	r1, r3, #4
 80004f2:	200e      	movs	r0, #14
 80004f4:	183b      	adds	r3, r7, r0
 80004f6:	781b      	ldrb	r3, [r3, #0]
 80004f8:	18cb      	adds	r3, r1, r3
 80004fa:	009b      	lsls	r3, r3, #2
 80004fc:	18d3      	adds	r3, r2, r3
 80004fe:	681b      	ldr	r3, [r3, #0]
 8000500:	2b00      	cmp	r3, #0
 8000502:	d00f      	beq.n	8000524 <StartDriveLED+0x78>
 8000504:	0001      	movs	r1, r0
 8000506:	187b      	adds	r3, r7, r1
 8000508:	781a      	ldrb	r2, [r3, #0]
 800050a:	4b24      	ldr	r3, [pc, #144]	@ (800059c <StartDriveLED+0xf0>)
 800050c:	0092      	lsls	r2, r2, #2
 800050e:	58d0      	ldr	r0, [r2, r3]
 8000510:	187b      	adds	r3, r7, r1
 8000512:	781a      	ldrb	r2, [r3, #0]
 8000514:	4b22      	ldr	r3, [pc, #136]	@ (80005a0 <StartDriveLED+0xf4>)
 8000516:	0052      	lsls	r2, r2, #1
 8000518:	5ad3      	ldrh	r3, [r2, r3]
 800051a:	2201      	movs	r2, #1
 800051c:	0019      	movs	r1, r3
 800051e:	f001 fa65 	bl	80019ec <HAL_GPIO_WritePin>
 8000522:	e00e      	b.n	8000542 <StartDriveLED+0x96>
 8000524:	210e      	movs	r1, #14
 8000526:	187b      	adds	r3, r7, r1
 8000528:	781a      	ldrb	r2, [r3, #0]
 800052a:	4b1c      	ldr	r3, [pc, #112]	@ (800059c <StartDriveLED+0xf0>)
 800052c:	0092      	lsls	r2, r2, #2
 800052e:	58d0      	ldr	r0, [r2, r3]
 8000530:	187b      	adds	r3, r7, r1
 8000532:	781a      	ldrb	r2, [r3, #0]
 8000534:	4b1a      	ldr	r3, [pc, #104]	@ (80005a0 <StartDriveLED+0xf4>)
 8000536:	0052      	lsls	r2, r2, #1
 8000538:	5ad3      	ldrh	r3, [r2, r3]
 800053a:	2200      	movs	r2, #0
 800053c:	0019      	movs	r1, r3
 800053e:	f001 fa55 	bl	80019ec <HAL_GPIO_WritePin>
		  for (uint8_t j = 0; j < 16; j++) {
 8000542:	210e      	movs	r1, #14
 8000544:	187b      	adds	r3, r7, r1
 8000546:	781a      	ldrb	r2, [r3, #0]
 8000548:	187b      	adds	r3, r7, r1
 800054a:	3201      	adds	r2, #1
 800054c:	701a      	strb	r2, [r3, #0]
 800054e:	230e      	movs	r3, #14
 8000550:	18fb      	adds	r3, r7, r3
 8000552:	781b      	ldrb	r3, [r3, #0]
 8000554:	2b0f      	cmp	r3, #15
 8000556:	d9c6      	bls.n	80004e6 <StartDriveLED+0x3a>
		  }

		  // turn on next row
		  HAL_GPIO_WritePin(led_row_ports[i+1], led_row_pins[i+1], GPIO_PIN_SET);
 8000558:	240f      	movs	r4, #15
 800055a:	193b      	adds	r3, r7, r4
 800055c:	781b      	ldrb	r3, [r3, #0]
 800055e:	1c5a      	adds	r2, r3, #1
 8000560:	4b0b      	ldr	r3, [pc, #44]	@ (8000590 <StartDriveLED+0xe4>)
 8000562:	0092      	lsls	r2, r2, #2
 8000564:	58d0      	ldr	r0, [r2, r3]
 8000566:	193b      	adds	r3, r7, r4
 8000568:	781b      	ldrb	r3, [r3, #0]
 800056a:	1c5a      	adds	r2, r3, #1
 800056c:	4b09      	ldr	r3, [pc, #36]	@ (8000594 <StartDriveLED+0xe8>)
 800056e:	0052      	lsls	r2, r2, #1
 8000570:	5ad3      	ldrh	r3, [r2, r3]
 8000572:	2201      	movs	r2, #1
 8000574:	0019      	movs	r1, r3
 8000576:	f001 fa39 	bl	80019ec <HAL_GPIO_WritePin>
	  for (uint8_t i = 0; i < 16; i++) {
 800057a:	193b      	adds	r3, r7, r4
 800057c:	781a      	ldrb	r2, [r3, #0]
 800057e:	193b      	adds	r3, r7, r4
 8000580:	3201      	adds	r2, #1
 8000582:	701a      	strb	r2, [r3, #0]
 8000584:	230f      	movs	r3, #15
 8000586:	18fb      	adds	r3, r7, r3
 8000588:	781b      	ldrb	r3, [r3, #0]
 800058a:	2b0f      	cmp	r3, #15
 800058c:	d997      	bls.n	80004be <StartDriveLED+0x12>
 800058e:	e791      	b.n	80004b4 <StartDriveLED+0x8>
 8000590:	20000060 	.word	0x20000060
 8000594:	200000a0 	.word	0x200000a0
 8000598:	200000c0 	.word	0x200000c0
 800059c:	20000000 	.word	0x20000000
 80005a0:	20000040 	.word	0x20000040

080005a4 <StartGetImageFrame>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartGetImageFrame */
void StartGetImageFrame(void *argument)
{
 80005a4:	b580      	push	{r7, lr}
 80005a6:	b082      	sub	sp, #8
 80005a8:	af00      	add	r7, sp, #0
 80005aa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartGetImageFrame */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80005ac:	2001      	movs	r0, #1
 80005ae:	f007 ff33 	bl	8008418 <osDelay>
 80005b2:	e7fb      	b.n	80005ac <StartGetImageFrame+0x8>

080005b4 <StartGetLEDStatus>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartGetLEDStatus */
void StartGetLEDStatus(void *argument)
{
 80005b4:	b580      	push	{r7, lr}
 80005b6:	b082      	sub	sp, #8
 80005b8:	af00      	add	r7, sp, #0
 80005ba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartGetLEDStatus */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80005bc:	2001      	movs	r0, #1
 80005be:	f007 ff2b 	bl	8008418 <osDelay>
 80005c2:	e7fb      	b.n	80005bc <StartGetLEDStatus+0x8>

080005c4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	b082      	sub	sp, #8
 80005c8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80005ca:	4b0c      	ldr	r3, [pc, #48]	@ (80005fc <MX_DMA_Init+0x38>)
 80005cc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80005ce:	4b0b      	ldr	r3, [pc, #44]	@ (80005fc <MX_DMA_Init+0x38>)
 80005d0:	2101      	movs	r1, #1
 80005d2:	430a      	orrs	r2, r1
 80005d4:	639a      	str	r2, [r3, #56]	@ 0x38
 80005d6:	4b09      	ldr	r3, [pc, #36]	@ (80005fc <MX_DMA_Init+0x38>)
 80005d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80005da:	2201      	movs	r2, #1
 80005dc:	4013      	ands	r3, r2
 80005de:	607b      	str	r3, [r7, #4]
 80005e0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 3, 0);
 80005e2:	2200      	movs	r2, #0
 80005e4:	2103      	movs	r1, #3
 80005e6:	2009      	movs	r0, #9
 80005e8:	f000 fe80 	bl	80012ec <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80005ec:	2009      	movs	r0, #9
 80005ee:	f000 fe92 	bl	8001316 <HAL_NVIC_EnableIRQ>

}
 80005f2:	46c0      	nop			@ (mov r8, r8)
 80005f4:	46bd      	mov	sp, r7
 80005f6:	b002      	add	sp, #8
 80005f8:	bd80      	pop	{r7, pc}
 80005fa:	46c0      	nop			@ (mov r8, r8)
 80005fc:	40021000 	.word	0x40021000

08000600 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000600:	b590      	push	{r4, r7, lr}
 8000602:	b08b      	sub	sp, #44	@ 0x2c
 8000604:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000606:	2414      	movs	r4, #20
 8000608:	193b      	adds	r3, r7, r4
 800060a:	0018      	movs	r0, r3
 800060c:	2314      	movs	r3, #20
 800060e:	001a      	movs	r2, r3
 8000610:	2100      	movs	r1, #0
 8000612:	f00a fdb5 	bl	800b180 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000616:	4b56      	ldr	r3, [pc, #344]	@ (8000770 <MX_GPIO_Init+0x170>)
 8000618:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800061a:	4b55      	ldr	r3, [pc, #340]	@ (8000770 <MX_GPIO_Init+0x170>)
 800061c:	2101      	movs	r1, #1
 800061e:	430a      	orrs	r2, r1
 8000620:	635a      	str	r2, [r3, #52]	@ 0x34
 8000622:	4b53      	ldr	r3, [pc, #332]	@ (8000770 <MX_GPIO_Init+0x170>)
 8000624:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000626:	2201      	movs	r2, #1
 8000628:	4013      	ands	r3, r2
 800062a:	613b      	str	r3, [r7, #16]
 800062c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800062e:	4b50      	ldr	r3, [pc, #320]	@ (8000770 <MX_GPIO_Init+0x170>)
 8000630:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000632:	4b4f      	ldr	r3, [pc, #316]	@ (8000770 <MX_GPIO_Init+0x170>)
 8000634:	2104      	movs	r1, #4
 8000636:	430a      	orrs	r2, r1
 8000638:	635a      	str	r2, [r3, #52]	@ 0x34
 800063a:	4b4d      	ldr	r3, [pc, #308]	@ (8000770 <MX_GPIO_Init+0x170>)
 800063c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800063e:	2204      	movs	r2, #4
 8000640:	4013      	ands	r3, r2
 8000642:	60fb      	str	r3, [r7, #12]
 8000644:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000646:	4b4a      	ldr	r3, [pc, #296]	@ (8000770 <MX_GPIO_Init+0x170>)
 8000648:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800064a:	4b49      	ldr	r3, [pc, #292]	@ (8000770 <MX_GPIO_Init+0x170>)
 800064c:	2102      	movs	r1, #2
 800064e:	430a      	orrs	r2, r1
 8000650:	635a      	str	r2, [r3, #52]	@ 0x34
 8000652:	4b47      	ldr	r3, [pc, #284]	@ (8000770 <MX_GPIO_Init+0x170>)
 8000654:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000656:	2202      	movs	r2, #2
 8000658:	4013      	ands	r3, r2
 800065a:	60bb      	str	r3, [r7, #8]
 800065c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800065e:	4b44      	ldr	r3, [pc, #272]	@ (8000770 <MX_GPIO_Init+0x170>)
 8000660:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000662:	4b43      	ldr	r3, [pc, #268]	@ (8000770 <MX_GPIO_Init+0x170>)
 8000664:	2108      	movs	r1, #8
 8000666:	430a      	orrs	r2, r1
 8000668:	635a      	str	r2, [r3, #52]	@ 0x34
 800066a:	4b41      	ldr	r3, [pc, #260]	@ (8000770 <MX_GPIO_Init+0x170>)
 800066c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800066e:	2208      	movs	r2, #8
 8000670:	4013      	ands	r3, r2
 8000672:	607b      	str	r3, [r7, #4]
 8000674:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_Column16_Pin|LED_Column15_Pin|LED_Column9_Pin|LED_Column8_Pin
 8000676:	493f      	ldr	r1, [pc, #252]	@ (8000774 <MX_GPIO_Init+0x174>)
 8000678:	23a0      	movs	r3, #160	@ 0xa0
 800067a:	05db      	lsls	r3, r3, #23
 800067c:	2200      	movs	r2, #0
 800067e:	0018      	movs	r0, r3
 8000680:	f001 f9b4 	bl	80019ec <HAL_GPIO_WritePin>
                          |LED_Column6_Pin|LED_Row15_Pin|LED_Row14_Pin|LED_Row13_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_Column14_Pin|LED_Column13_Pin|LED_Column7_Pin|LED_Row12_Pin
 8000684:	23f6      	movs	r3, #246	@ 0xf6
 8000686:	00db      	lsls	r3, r3, #3
 8000688:	483b      	ldr	r0, [pc, #236]	@ (8000778 <MX_GPIO_Init+0x178>)
 800068a:	2200      	movs	r2, #0
 800068c:	0019      	movs	r1, r3
 800068e:	f001 f9ad 	bl	80019ec <HAL_GPIO_WritePin>
                          |LED_Row11_Pin|LED_Row1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SD_CS_Pin|LED_Column12_Pin|LED_Column11_Pin|LED_Column10_Pin
 8000692:	493a      	ldr	r1, [pc, #232]	@ (800077c <MX_GPIO_Init+0x17c>)
 8000694:	4b3a      	ldr	r3, [pc, #232]	@ (8000780 <MX_GPIO_Init+0x180>)
 8000696:	2200      	movs	r2, #0
 8000698:	0018      	movs	r0, r3
 800069a:	f001 f9a7 	bl	80019ec <HAL_GPIO_WritePin>
                          |LED_Column5_Pin|LED_Column4_Pin|LED_Column3_Pin|LED_Row3_Pin
                          |LED_Row2_Pin|LED_Column2_Pin|LED_Column1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LED_Row16_Pin|LED_Row10_Pin|LED_Row9_Pin|LED_Row8_Pin
 800069e:	4939      	ldr	r1, [pc, #228]	@ (8000784 <MX_GPIO_Init+0x184>)
 80006a0:	4b39      	ldr	r3, [pc, #228]	@ (8000788 <MX_GPIO_Init+0x188>)
 80006a2:	2200      	movs	r2, #0
 80006a4:	0018      	movs	r0, r3
 80006a6:	f001 f9a1 	bl	80019ec <HAL_GPIO_WritePin>
                          |LED_Row7_Pin|LED_Row6_Pin|LED_Row5_Pin|LED_Row4_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = LED_Column16_Pin|LED_Column15_Pin|LED_Column9_Pin|LED_Column8_Pin
 80006aa:	193b      	adds	r3, r7, r4
 80006ac:	4a31      	ldr	r2, [pc, #196]	@ (8000774 <MX_GPIO_Init+0x174>)
 80006ae:	601a      	str	r2, [r3, #0]
                          |LED_Column6_Pin|LED_Row15_Pin|LED_Row14_Pin|LED_Row13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006b0:	193b      	adds	r3, r7, r4
 80006b2:	2201      	movs	r2, #1
 80006b4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006b6:	193b      	adds	r3, r7, r4
 80006b8:	2200      	movs	r2, #0
 80006ba:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006bc:	193b      	adds	r3, r7, r4
 80006be:	2200      	movs	r2, #0
 80006c0:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006c2:	193a      	adds	r2, r7, r4
 80006c4:	23a0      	movs	r3, #160	@ 0xa0
 80006c6:	05db      	lsls	r3, r3, #23
 80006c8:	0011      	movs	r1, r2
 80006ca:	0018      	movs	r0, r3
 80006cc:	f001 f82a 	bl	8001724 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin
                           PCPin PCPin */
  GPIO_InitStruct.Pin = LED_Column14_Pin|LED_Column13_Pin|LED_Column7_Pin|LED_Row12_Pin
 80006d0:	0021      	movs	r1, r4
 80006d2:	187b      	adds	r3, r7, r1
 80006d4:	22f6      	movs	r2, #246	@ 0xf6
 80006d6:	00d2      	lsls	r2, r2, #3
 80006d8:	601a      	str	r2, [r3, #0]
                          |LED_Row11_Pin|LED_Row1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006da:	000c      	movs	r4, r1
 80006dc:	193b      	adds	r3, r7, r4
 80006de:	2201      	movs	r2, #1
 80006e0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006e2:	193b      	adds	r3, r7, r4
 80006e4:	2200      	movs	r2, #0
 80006e6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006e8:	193b      	adds	r3, r7, r4
 80006ea:	2200      	movs	r2, #0
 80006ec:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80006ee:	193b      	adds	r3, r7, r4
 80006f0:	4a21      	ldr	r2, [pc, #132]	@ (8000778 <MX_GPIO_Init+0x178>)
 80006f2:	0019      	movs	r1, r3
 80006f4:	0010      	movs	r0, r2
 80006f6:	f001 f815 	bl	8001724 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SD_CS_Pin;
 80006fa:	193b      	adds	r3, r7, r4
 80006fc:	2202      	movs	r2, #2
 80006fe:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000700:	193b      	adds	r3, r7, r4
 8000702:	2201      	movs	r2, #1
 8000704:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000706:	193b      	adds	r3, r7, r4
 8000708:	2201      	movs	r2, #1
 800070a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800070c:	193b      	adds	r3, r7, r4
 800070e:	2202      	movs	r2, #2
 8000710:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(SD_CS_GPIO_Port, &GPIO_InitStruct);
 8000712:	193b      	adds	r3, r7, r4
 8000714:	4a1a      	ldr	r2, [pc, #104]	@ (8000780 <MX_GPIO_Init+0x180>)
 8000716:	0019      	movs	r1, r3
 8000718:	0010      	movs	r0, r2
 800071a:	f001 f803 	bl	8001724 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin PBPin PBPin
                           PBPin PBPin */
  GPIO_InitStruct.Pin = LED_Column12_Pin|LED_Column11_Pin|LED_Column10_Pin|LED_Column5_Pin
 800071e:	193b      	adds	r3, r7, r4
 8000720:	4a1a      	ldr	r2, [pc, #104]	@ (800078c <MX_GPIO_Init+0x18c>)
 8000722:	601a      	str	r2, [r3, #0]
                          |LED_Column4_Pin|LED_Column3_Pin|LED_Row3_Pin|LED_Row2_Pin
                          |LED_Column2_Pin|LED_Column1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000724:	193b      	adds	r3, r7, r4
 8000726:	2201      	movs	r2, #1
 8000728:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800072a:	193b      	adds	r3, r7, r4
 800072c:	2200      	movs	r2, #0
 800072e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000730:	193b      	adds	r3, r7, r4
 8000732:	2200      	movs	r2, #0
 8000734:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000736:	193b      	adds	r3, r7, r4
 8000738:	4a11      	ldr	r2, [pc, #68]	@ (8000780 <MX_GPIO_Init+0x180>)
 800073a:	0019      	movs	r1, r3
 800073c:	0010      	movs	r0, r2
 800073e:	f000 fff1 	bl	8001724 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin
                           PDPin PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = LED_Row16_Pin|LED_Row10_Pin|LED_Row9_Pin|LED_Row8_Pin
 8000742:	0021      	movs	r1, r4
 8000744:	187b      	adds	r3, r7, r1
 8000746:	4a0f      	ldr	r2, [pc, #60]	@ (8000784 <MX_GPIO_Init+0x184>)
 8000748:	601a      	str	r2, [r3, #0]
                          |LED_Row7_Pin|LED_Row6_Pin|LED_Row5_Pin|LED_Row4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800074a:	187b      	adds	r3, r7, r1
 800074c:	2201      	movs	r2, #1
 800074e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000750:	187b      	adds	r3, r7, r1
 8000752:	2200      	movs	r2, #0
 8000754:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000756:	187b      	adds	r3, r7, r1
 8000758:	2200      	movs	r2, #0
 800075a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800075c:	187b      	adds	r3, r7, r1
 800075e:	4a0a      	ldr	r2, [pc, #40]	@ (8000788 <MX_GPIO_Init+0x188>)
 8000760:	0019      	movs	r1, r3
 8000762:	0010      	movs	r0, r2
 8000764:	f000 ffde 	bl	8001724 <HAL_GPIO_Init>

}
 8000768:	46c0      	nop			@ (mov r8, r8)
 800076a:	46bd      	mov	sp, r7
 800076c:	b00b      	add	sp, #44	@ 0x2c
 800076e:	bd90      	pop	{r4, r7, pc}
 8000770:	40021000 	.word	0x40021000
 8000774:	00009f12 	.word	0x00009f12
 8000778:	50000800 	.word	0x50000800
 800077c:	00005bfa 	.word	0x00005bfa
 8000780:	50000400 	.word	0x50000400
 8000784:	0000027f 	.word	0x0000027f
 8000788:	50000c00 	.word	0x50000c00
 800078c:	00005bf8 	.word	0x00005bf8

08000790 <myprintf>:
void myprintf(const char *fmt, ...);
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void myprintf(const char *fmt, ...) {
 8000790:	b40f      	push	{r0, r1, r2, r3}
 8000792:	b580      	push	{r7, lr}
 8000794:	b082      	sub	sp, #8
 8000796:	af00      	add	r7, sp, #0
  static char buffer[256];
  va_list args;
  va_start(args, fmt);
 8000798:	2314      	movs	r3, #20
 800079a:	18fb      	adds	r3, r7, r3
 800079c:	603b      	str	r3, [r7, #0]
  vsnprintf(buffer, sizeof(buffer), fmt, args);
 800079e:	683b      	ldr	r3, [r7, #0]
 80007a0:	693a      	ldr	r2, [r7, #16]
 80007a2:	2180      	movs	r1, #128	@ 0x80
 80007a4:	0049      	lsls	r1, r1, #1
 80007a6:	480c      	ldr	r0, [pc, #48]	@ (80007d8 <myprintf+0x48>)
 80007a8:	f00a fcde 	bl	800b168 <vsniprintf>
  va_end(args);

  int len = strlen(buffer);
 80007ac:	4b0a      	ldr	r3, [pc, #40]	@ (80007d8 <myprintf+0x48>)
 80007ae:	0018      	movs	r0, r3
 80007b0:	f7ff fcaa 	bl	8000108 <strlen>
 80007b4:	0003      	movs	r3, r0
 80007b6:	607b      	str	r3, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t*)buffer, len, -1);
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	b29a      	uxth	r2, r3
 80007bc:	2301      	movs	r3, #1
 80007be:	425b      	negs	r3, r3
 80007c0:	4905      	ldr	r1, [pc, #20]	@ (80007d8 <myprintf+0x48>)
 80007c2:	4806      	ldr	r0, [pc, #24]	@ (80007dc <myprintf+0x4c>)
 80007c4:	f003 faae 	bl	8003d24 <HAL_UART_Transmit>

}
 80007c8:	46c0      	nop			@ (mov r8, r8)
 80007ca:	46bd      	mov	sp, r7
 80007cc:	b002      	add	sp, #8
 80007ce:	bc80      	pop	{r7}
 80007d0:	bc08      	pop	{r3}
 80007d2:	b004      	add	sp, #16
 80007d4:	4718      	bx	r3
 80007d6:	46c0      	nop			@ (mov r8, r8)
 80007d8:	20000168 	.word	0x20000168
 80007dc:	200003c4 	.word	0x200003c4

080007e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80007e2:	4c7c      	ldr	r4, [pc, #496]	@ (80009d4 <main+0x1f4>)
 80007e4:	44a5      	add	sp, r4
 80007e6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007e8:	f000 fc98 	bl	800111c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007ec:	f000 f916 	bl	8000a1c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007f0:	f7ff ff06 	bl	8000600 <MX_GPIO_Init>
  MX_DMA_Init();
 80007f4:	f7ff fee6 	bl	80005c4 <MX_DMA_Init>
  MX_SPI1_Init();
 80007f8:	f000 f970 	bl	8000adc <MX_SPI1_Init>
  if (MX_FATFS_Init() != APP_OK) {
 80007fc:	f004 f828 	bl	8004850 <MX_FATFS_Init>
 8000800:	1e03      	subs	r3, r0, #0
 8000802:	d001      	beq.n	8000808 <main+0x28>
    Error_Handler();
 8000804:	f000 f964 	bl	8000ad0 <Error_Handler>
  }
  MX_USART2_UART_Init();
 8000808:	f000 fbb0 	bl	8000f6c <MX_USART2_UART_Init>
  MX_TIM3_Init();
 800080c:	f000 fb3a 	bl	8000e84 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  myprintf("\r\n~ SD card demo by kiwih ~\r\n\r\n");
 8000810:	4b71      	ldr	r3, [pc, #452]	@ (80009d8 <main+0x1f8>)
 8000812:	0018      	movs	r0, r3
 8000814:	f7ff ffbc 	bl	8000790 <myprintf>
  HAL_Delay(1000); //a short delay is important to let the SD card settle
 8000818:	23fa      	movs	r3, #250	@ 0xfa
 800081a:	009b      	lsls	r3, r3, #2
 800081c:	0018      	movs	r0, r3
 800081e:	f000 fcb9 	bl	8001194 <HAL_Delay>
	FATFS FatFs; 	//Fatfs handle
	FIL fil; 		//File handle
	FRESULT fres; //Result after operations

	//Open the file system
	fres = f_mount(&FatFs, "", 1); //1=mount now
 8000822:	4d6e      	ldr	r5, [pc, #440]	@ (80009dc <main+0x1fc>)
 8000824:	197c      	adds	r4, r7, r5
 8000826:	496e      	ldr	r1, [pc, #440]	@ (80009e0 <main+0x200>)
 8000828:	2397      	movs	r3, #151	@ 0x97
 800082a:	009b      	lsls	r3, r3, #2
 800082c:	18fb      	adds	r3, r7, r3
 800082e:	2201      	movs	r2, #1
 8000830:	0018      	movs	r0, r3
 8000832:	f006 fc89 	bl	8007148 <f_mount>
 8000836:	0003      	movs	r3, r0
 8000838:	7023      	strb	r3, [r4, #0]
	if (fres != FR_OK) {
 800083a:	197b      	adds	r3, r7, r5
 800083c:	781b      	ldrb	r3, [r3, #0]
 800083e:	2b00      	cmp	r3, #0
 8000840:	d008      	beq.n	8000854 <main+0x74>
		myprintf("f_mount error (%i)\r\n", fres);
 8000842:	197b      	adds	r3, r7, r5
 8000844:	781a      	ldrb	r2, [r3, #0]
 8000846:	4b67      	ldr	r3, [pc, #412]	@ (80009e4 <main+0x204>)
 8000848:	0011      	movs	r1, r2
 800084a:	0018      	movs	r0, r3
 800084c:	f7ff ffa0 	bl	8000790 <myprintf>
		while(1);
 8000850:	46c0      	nop			@ (mov r8, r8)
 8000852:	e7fd      	b.n	8000850 <main+0x70>
	//Let's get some statistics from the SD card
	DWORD free_clusters, free_sectors, total_sectors;

	FATFS* getFreeFs;

	fres = f_getfree("", &free_clusters, &getFreeFs);
 8000854:	4d61      	ldr	r5, [pc, #388]	@ (80009dc <main+0x1fc>)
 8000856:	197c      	adds	r4, r7, r5
 8000858:	2324      	movs	r3, #36	@ 0x24
 800085a:	18fa      	adds	r2, r7, r3
 800085c:	2328      	movs	r3, #40	@ 0x28
 800085e:	18f9      	adds	r1, r7, r3
 8000860:	4b5f      	ldr	r3, [pc, #380]	@ (80009e0 <main+0x200>)
 8000862:	0018      	movs	r0, r3
 8000864:	f007 faba 	bl	8007ddc <f_getfree>
 8000868:	0003      	movs	r3, r0
 800086a:	7023      	strb	r3, [r4, #0]
	if (fres != FR_OK) {
 800086c:	197b      	adds	r3, r7, r5
 800086e:	781b      	ldrb	r3, [r3, #0]
 8000870:	2b00      	cmp	r3, #0
 8000872:	d008      	beq.n	8000886 <main+0xa6>
	myprintf("f_getfree error (%i)\r\n", fres);
 8000874:	197b      	adds	r3, r7, r5
 8000876:	781a      	ldrb	r2, [r3, #0]
 8000878:	4b5b      	ldr	r3, [pc, #364]	@ (80009e8 <main+0x208>)
 800087a:	0011      	movs	r1, r2
 800087c:	0018      	movs	r0, r3
 800087e:	f7ff ff87 	bl	8000790 <myprintf>
	while(1);
 8000882:	46c0      	nop			@ (mov r8, r8)
 8000884:	e7fd      	b.n	8000882 <main+0xa2>
	}

	//Formula comes from ChaN's documentation
	total_sectors = (getFreeFs->n_fatent - 2) * getFreeFs->csize;
 8000886:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000888:	699b      	ldr	r3, [r3, #24]
 800088a:	3b02      	subs	r3, #2
 800088c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800088e:	8952      	ldrh	r2, [r2, #10]
 8000890:	4353      	muls	r3, r2
 8000892:	2193      	movs	r1, #147	@ 0x93
 8000894:	00c9      	lsls	r1, r1, #3
 8000896:	187a      	adds	r2, r7, r1
 8000898:	6013      	str	r3, [r2, #0]
	free_sectors = free_clusters * getFreeFs->csize;
 800089a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800089c:	895b      	ldrh	r3, [r3, #10]
 800089e:	001a      	movs	r2, r3
 80008a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80008a2:	4353      	muls	r3, r2
 80008a4:	4a51      	ldr	r2, [pc, #324]	@ (80009ec <main+0x20c>)
 80008a6:	18b8      	adds	r0, r7, r2
 80008a8:	6003      	str	r3, [r0, #0]

	myprintf("SD card stats:\r\n%10lu KiB total drive space.\r\n%10lu KiB available.\r\n", total_sectors / 2, free_sectors / 2);
 80008aa:	187b      	adds	r3, r7, r1
 80008ac:	681b      	ldr	r3, [r3, #0]
 80008ae:	0859      	lsrs	r1, r3, #1
 80008b0:	18bb      	adds	r3, r7, r2
 80008b2:	681b      	ldr	r3, [r3, #0]
 80008b4:	085a      	lsrs	r2, r3, #1
 80008b6:	4b4e      	ldr	r3, [pc, #312]	@ (80009f0 <main+0x210>)
 80008b8:	0018      	movs	r0, r3
 80008ba:	f7ff ff69 	bl	8000790 <myprintf>

	//Now let's try to open file "test.txt"
	fres = f_open(&fil, "test.txt", FA_READ);
 80008be:	4d47      	ldr	r5, [pc, #284]	@ (80009dc <main+0x1fc>)
 80008c0:	197c      	adds	r4, r7, r5
 80008c2:	494c      	ldr	r1, [pc, #304]	@ (80009f4 <main+0x214>)
 80008c4:	232c      	movs	r3, #44	@ 0x2c
 80008c6:	18fb      	adds	r3, r7, r3
 80008c8:	2201      	movs	r2, #1
 80008ca:	0018      	movs	r0, r3
 80008cc:	f006 fca4 	bl	8007218 <f_open>
 80008d0:	0003      	movs	r3, r0
 80008d2:	7023      	strb	r3, [r4, #0]
	if (fres != FR_OK) {
 80008d4:	197b      	adds	r3, r7, r5
 80008d6:	781b      	ldrb	r3, [r3, #0]
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d005      	beq.n	80008e8 <main+0x108>
	myprintf("f_open error (%i)\r\n");
 80008dc:	4b46      	ldr	r3, [pc, #280]	@ (80009f8 <main+0x218>)
 80008de:	0018      	movs	r0, r3
 80008e0:	f7ff ff56 	bl	8000790 <myprintf>
	while(1);
 80008e4:	46c0      	nop			@ (mov r8, r8)
 80008e6:	e7fd      	b.n	80008e4 <main+0x104>
	}
	myprintf("I was able to open 'test.txt' for reading!\r\n");
 80008e8:	4b44      	ldr	r3, [pc, #272]	@ (80009fc <main+0x21c>)
 80008ea:	0018      	movs	r0, r3
 80008ec:	f7ff ff50 	bl	8000790 <myprintf>
	//Read 30 bytes from "test.txt" on the SD card
	BYTE readBuf[30];

	//We can either use f_read OR f_gets to get data out of files
	//f_gets is a wrapper on f_read that does some string formatting for us
	TCHAR* rres = f_gets((TCHAR*)readBuf, 30, &fil);
 80008f0:	232c      	movs	r3, #44	@ 0x2c
 80008f2:	18fa      	adds	r2, r7, r3
 80008f4:	1d3b      	adds	r3, r7, #4
 80008f6:	211e      	movs	r1, #30
 80008f8:	0018      	movs	r0, r3
 80008fa:	f007 fb33 	bl	8007f64 <f_gets>
 80008fe:	0003      	movs	r3, r0
 8000900:	2292      	movs	r2, #146	@ 0x92
 8000902:	00d2      	lsls	r2, r2, #3
 8000904:	18b9      	adds	r1, r7, r2
 8000906:	600b      	str	r3, [r1, #0]
	if(rres != 0) {
 8000908:	18bb      	adds	r3, r7, r2
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	2b00      	cmp	r3, #0
 800090e:	d006      	beq.n	800091e <main+0x13e>
	myprintf("Read string from 'test.txt' contents: %s\r\n", readBuf);
 8000910:	1d3a      	adds	r2, r7, #4
 8000912:	4b3b      	ldr	r3, [pc, #236]	@ (8000a00 <main+0x220>)
 8000914:	0011      	movs	r1, r2
 8000916:	0018      	movs	r0, r3
 8000918:	f7ff ff3a 	bl	8000790 <myprintf>
 800091c:	e007      	b.n	800092e <main+0x14e>
	} else {
	myprintf("f_gets error (%i)\r\n", fres);
 800091e:	4b2f      	ldr	r3, [pc, #188]	@ (80009dc <main+0x1fc>)
 8000920:	18fb      	adds	r3, r7, r3
 8000922:	781a      	ldrb	r2, [r3, #0]
 8000924:	4b37      	ldr	r3, [pc, #220]	@ (8000a04 <main+0x224>)
 8000926:	0011      	movs	r1, r2
 8000928:	0018      	movs	r0, r3
 800092a:	f7ff ff31 	bl	8000790 <myprintf>
	}

	//Be a tidy kiwi - don't forget to close your file!
	f_close(&fil);
 800092e:	252c      	movs	r5, #44	@ 0x2c
 8000930:	197b      	adds	r3, r7, r5
 8000932:	0018      	movs	r0, r3
 8000934:	f007 fa19 	bl	8007d6a <f_close>

	//Now let's try and write a file "write.txt"
	fres = f_open(&fil, "write.txt", FA_WRITE | FA_OPEN_ALWAYS | FA_CREATE_ALWAYS);
 8000938:	4e28      	ldr	r6, [pc, #160]	@ (80009dc <main+0x1fc>)
 800093a:	19bc      	adds	r4, r7, r6
 800093c:	4932      	ldr	r1, [pc, #200]	@ (8000a08 <main+0x228>)
 800093e:	197b      	adds	r3, r7, r5
 8000940:	221a      	movs	r2, #26
 8000942:	0018      	movs	r0, r3
 8000944:	f006 fc68 	bl	8007218 <f_open>
 8000948:	0003      	movs	r3, r0
 800094a:	7023      	strb	r3, [r4, #0]
	if(fres == FR_OK) {
 800094c:	19bb      	adds	r3, r7, r6
 800094e:	781b      	ldrb	r3, [r3, #0]
 8000950:	2b00      	cmp	r3, #0
 8000952:	d104      	bne.n	800095e <main+0x17e>
	myprintf("I was able to open 'write.txt' for writing\r\n");
 8000954:	4b2d      	ldr	r3, [pc, #180]	@ (8000a0c <main+0x22c>)
 8000956:	0018      	movs	r0, r3
 8000958:	f7ff ff1a 	bl	8000790 <myprintf>
 800095c:	e007      	b.n	800096e <main+0x18e>
	} else {
	myprintf("f_open error (%i)\r\n", fres);
 800095e:	4b1f      	ldr	r3, [pc, #124]	@ (80009dc <main+0x1fc>)
 8000960:	18fb      	adds	r3, r7, r3
 8000962:	781a      	ldrb	r2, [r3, #0]
 8000964:	4b24      	ldr	r3, [pc, #144]	@ (80009f8 <main+0x218>)
 8000966:	0011      	movs	r1, r2
 8000968:	0018      	movs	r0, r3
 800096a:	f7ff ff11 	bl	8000790 <myprintf>
	}

	//Copy in a string
	memcpy((char*)readBuf, "a new file is made!", 19);
 800096e:	4928      	ldr	r1, [pc, #160]	@ (8000a10 <main+0x230>)
 8000970:	1d3b      	adds	r3, r7, #4
 8000972:	2213      	movs	r2, #19
 8000974:	0018      	movs	r0, r3
 8000976:	f00a fc97 	bl	800b2a8 <memcpy>
	UINT bytesWrote;
	fres = f_write(&fil, readBuf, 19, &bytesWrote);
 800097a:	4d18      	ldr	r5, [pc, #96]	@ (80009dc <main+0x1fc>)
 800097c:	197c      	adds	r4, r7, r5
 800097e:	003b      	movs	r3, r7
 8000980:	1d39      	adds	r1, r7, #4
 8000982:	222c      	movs	r2, #44	@ 0x2c
 8000984:	18b8      	adds	r0, r7, r2
 8000986:	2213      	movs	r2, #19
 8000988:	f006 ffb1 	bl	80078ee <f_write>
 800098c:	0003      	movs	r3, r0
 800098e:	7023      	strb	r3, [r4, #0]
	if(fres == FR_OK) {
 8000990:	197b      	adds	r3, r7, r5
 8000992:	781b      	ldrb	r3, [r3, #0]
 8000994:	2b00      	cmp	r3, #0
 8000996:	d106      	bne.n	80009a6 <main+0x1c6>
	myprintf("Wrote %i bytes to 'write.txt'!\r\n", bytesWrote);
 8000998:	683a      	ldr	r2, [r7, #0]
 800099a:	4b1e      	ldr	r3, [pc, #120]	@ (8000a14 <main+0x234>)
 800099c:	0011      	movs	r1, r2
 800099e:	0018      	movs	r0, r3
 80009a0:	f7ff fef6 	bl	8000790 <myprintf>
 80009a4:	e003      	b.n	80009ae <main+0x1ce>
	} else {
	myprintf("f_write error (%i)\r\n");
 80009a6:	4b1c      	ldr	r3, [pc, #112]	@ (8000a18 <main+0x238>)
 80009a8:	0018      	movs	r0, r3
 80009aa:	f7ff fef1 	bl	8000790 <myprintf>
	}

	//Be a tidy kiwi - don't forget to close your file!
	f_close(&fil);
 80009ae:	232c      	movs	r3, #44	@ 0x2c
 80009b0:	18fb      	adds	r3, r7, r3
 80009b2:	0018      	movs	r0, r3
 80009b4:	f007 f9d9 	bl	8007d6a <f_close>

	//We're done, so de-mount the drive
	f_mount(NULL, "", 0);
 80009b8:	4b09      	ldr	r3, [pc, #36]	@ (80009e0 <main+0x200>)
 80009ba:	2200      	movs	r2, #0
 80009bc:	0019      	movs	r1, r3
 80009be:	2000      	movs	r0, #0
 80009c0:	f006 fbc2 	bl	8007148 <f_mount>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80009c4:	f007 fc4a 	bl	800825c <osKernelInitialize>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 80009c8:	f7ff fd26 	bl	8000418 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80009cc:	f007 fc68 	bl	80082a0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80009d0:	46c0      	nop			@ (mov r8, r8)
 80009d2:	e7fd      	b.n	80009d0 <main+0x1f0>
 80009d4:	fffffb5c 	.word	0xfffffb5c
 80009d8:	0800bb88 	.word	0x0800bb88
 80009dc:	0000049f 	.word	0x0000049f
 80009e0:	0800bba8 	.word	0x0800bba8
 80009e4:	0800bbac 	.word	0x0800bbac
 80009e8:	0800bbc4 	.word	0x0800bbc4
 80009ec:	00000494 	.word	0x00000494
 80009f0:	0800bbdc 	.word	0x0800bbdc
 80009f4:	0800bc24 	.word	0x0800bc24
 80009f8:	0800bc30 	.word	0x0800bc30
 80009fc:	0800bc44 	.word	0x0800bc44
 8000a00:	0800bc74 	.word	0x0800bc74
 8000a04:	0800bca0 	.word	0x0800bca0
 8000a08:	0800bcb4 	.word	0x0800bcb4
 8000a0c:	0800bcc0 	.word	0x0800bcc0
 8000a10:	0800bcf0 	.word	0x0800bcf0
 8000a14:	0800bd04 	.word	0x0800bd04
 8000a18:	0800bd28 	.word	0x0800bd28

08000a1c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a1c:	b590      	push	{r4, r7, lr}
 8000a1e:	b093      	sub	sp, #76	@ 0x4c
 8000a20:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a22:	2414      	movs	r4, #20
 8000a24:	193b      	adds	r3, r7, r4
 8000a26:	0018      	movs	r0, r3
 8000a28:	2334      	movs	r3, #52	@ 0x34
 8000a2a:	001a      	movs	r2, r3
 8000a2c:	2100      	movs	r1, #0
 8000a2e:	f00a fba7 	bl	800b180 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a32:	1d3b      	adds	r3, r7, #4
 8000a34:	0018      	movs	r0, r3
 8000a36:	2310      	movs	r3, #16
 8000a38:	001a      	movs	r2, r3
 8000a3a:	2100      	movs	r1, #0
 8000a3c:	f00a fba0 	bl	800b180 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000a40:	2380      	movs	r3, #128	@ 0x80
 8000a42:	009b      	lsls	r3, r3, #2
 8000a44:	0018      	movs	r0, r3
 8000a46:	f000 ffef 	bl	8001a28 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000a4a:	193b      	adds	r3, r7, r4
 8000a4c:	2202      	movs	r2, #2
 8000a4e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a50:	193b      	adds	r3, r7, r4
 8000a52:	2280      	movs	r2, #128	@ 0x80
 8000a54:	0052      	lsls	r2, r2, #1
 8000a56:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000a58:	193b      	adds	r3, r7, r4
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000a5e:	193b      	adds	r3, r7, r4
 8000a60:	2240      	movs	r2, #64	@ 0x40
 8000a62:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000a64:	193b      	adds	r3, r7, r4
 8000a66:	2200      	movs	r2, #0
 8000a68:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a6a:	193b      	adds	r3, r7, r4
 8000a6c:	0018      	movs	r0, r3
 8000a6e:	f001 f827 	bl	8001ac0 <HAL_RCC_OscConfig>
 8000a72:	1e03      	subs	r3, r0, #0
 8000a74:	d001      	beq.n	8000a7a <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8000a76:	f000 f82b 	bl	8000ad0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a7a:	1d3b      	adds	r3, r7, #4
 8000a7c:	2207      	movs	r2, #7
 8000a7e:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000a80:	1d3b      	adds	r3, r7, #4
 8000a82:	2200      	movs	r2, #0
 8000a84:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a86:	1d3b      	adds	r3, r7, #4
 8000a88:	2200      	movs	r2, #0
 8000a8a:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000a8c:	1d3b      	adds	r3, r7, #4
 8000a8e:	2200      	movs	r2, #0
 8000a90:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000a92:	1d3b      	adds	r3, r7, #4
 8000a94:	2100      	movs	r1, #0
 8000a96:	0018      	movs	r0, r3
 8000a98:	f001 fb22 	bl	80020e0 <HAL_RCC_ClockConfig>
 8000a9c:	1e03      	subs	r3, r0, #0
 8000a9e:	d001      	beq.n	8000aa4 <SystemClock_Config+0x88>
  {
    Error_Handler();
 8000aa0:	f000 f816 	bl	8000ad0 <Error_Handler>
  }
}
 8000aa4:	46c0      	nop			@ (mov r8, r8)
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	b013      	add	sp, #76	@ 0x4c
 8000aaa:	bd90      	pop	{r4, r7, pc}

08000aac <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	b082      	sub	sp, #8
 8000ab0:	af00      	add	r7, sp, #0
 8000ab2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	681b      	ldr	r3, [r3, #0]
 8000ab8:	4a04      	ldr	r2, [pc, #16]	@ (8000acc <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000aba:	4293      	cmp	r3, r2
 8000abc:	d101      	bne.n	8000ac2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000abe:	f000 fb4d 	bl	800115c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000ac2:	46c0      	nop			@ (mov r8, r8)
 8000ac4:	46bd      	mov	sp, r7
 8000ac6:	b002      	add	sp, #8
 8000ac8:	bd80      	pop	{r7, pc}
 8000aca:	46c0      	nop			@ (mov r8, r8)
 8000acc:	40001000 	.word	0x40001000

08000ad0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ad4:	b672      	cpsid	i
}
 8000ad6:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ad8:	46c0      	nop			@ (mov r8, r8)
 8000ada:	e7fd      	b.n	8000ad8 <Error_Handler+0x8>

08000adc <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
DMA_HandleTypeDef hdma_spi1_rx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8000ae0:	4b1b      	ldr	r3, [pc, #108]	@ (8000b50 <MX_SPI1_Init+0x74>)
 8000ae2:	4a1c      	ldr	r2, [pc, #112]	@ (8000b54 <MX_SPI1_Init+0x78>)
 8000ae4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000ae6:	4b1a      	ldr	r3, [pc, #104]	@ (8000b50 <MX_SPI1_Init+0x74>)
 8000ae8:	2282      	movs	r2, #130	@ 0x82
 8000aea:	0052      	lsls	r2, r2, #1
 8000aec:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000aee:	4b18      	ldr	r3, [pc, #96]	@ (8000b50 <MX_SPI1_Init+0x74>)
 8000af0:	2200      	movs	r2, #0
 8000af2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000af4:	4b16      	ldr	r3, [pc, #88]	@ (8000b50 <MX_SPI1_Init+0x74>)
 8000af6:	22e0      	movs	r2, #224	@ 0xe0
 8000af8:	00d2      	lsls	r2, r2, #3
 8000afa:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000afc:	4b14      	ldr	r3, [pc, #80]	@ (8000b50 <MX_SPI1_Init+0x74>)
 8000afe:	2200      	movs	r2, #0
 8000b00:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000b02:	4b13      	ldr	r3, [pc, #76]	@ (8000b50 <MX_SPI1_Init+0x74>)
 8000b04:	2200      	movs	r2, #0
 8000b06:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000b08:	4b11      	ldr	r3, [pc, #68]	@ (8000b50 <MX_SPI1_Init+0x74>)
 8000b0a:	2280      	movs	r2, #128	@ 0x80
 8000b0c:	0092      	lsls	r2, r2, #2
 8000b0e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8000b10:	4b0f      	ldr	r3, [pc, #60]	@ (8000b50 <MX_SPI1_Init+0x74>)
 8000b12:	2228      	movs	r2, #40	@ 0x28
 8000b14:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000b16:	4b0e      	ldr	r3, [pc, #56]	@ (8000b50 <MX_SPI1_Init+0x74>)
 8000b18:	2200      	movs	r2, #0
 8000b1a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000b1c:	4b0c      	ldr	r3, [pc, #48]	@ (8000b50 <MX_SPI1_Init+0x74>)
 8000b1e:	2200      	movs	r2, #0
 8000b20:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000b22:	4b0b      	ldr	r3, [pc, #44]	@ (8000b50 <MX_SPI1_Init+0x74>)
 8000b24:	2200      	movs	r2, #0
 8000b26:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000b28:	4b09      	ldr	r3, [pc, #36]	@ (8000b50 <MX_SPI1_Init+0x74>)
 8000b2a:	2207      	movs	r2, #7
 8000b2c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000b2e:	4b08      	ldr	r3, [pc, #32]	@ (8000b50 <MX_SPI1_Init+0x74>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000b34:	4b06      	ldr	r3, [pc, #24]	@ (8000b50 <MX_SPI1_Init+0x74>)
 8000b36:	2208      	movs	r2, #8
 8000b38:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000b3a:	4b05      	ldr	r3, [pc, #20]	@ (8000b50 <MX_SPI1_Init+0x74>)
 8000b3c:	0018      	movs	r0, r3
 8000b3e:	f001 fdd7 	bl	80026f0 <HAL_SPI_Init>
 8000b42:	1e03      	subs	r3, r0, #0
 8000b44:	d001      	beq.n	8000b4a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000b46:	f7ff ffc3 	bl	8000ad0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000b4a:	46c0      	nop			@ (mov r8, r8)
 8000b4c:	46bd      	mov	sp, r7
 8000b4e:	bd80      	pop	{r7, pc}
 8000b50:	20000268 	.word	0x20000268
 8000b54:	40013000 	.word	0x40013000

08000b58 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000b58:	b590      	push	{r4, r7, lr}
 8000b5a:	b08b      	sub	sp, #44	@ 0x2c
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b60:	2414      	movs	r4, #20
 8000b62:	193b      	adds	r3, r7, r4
 8000b64:	0018      	movs	r0, r3
 8000b66:	2314      	movs	r3, #20
 8000b68:	001a      	movs	r2, r3
 8000b6a:	2100      	movs	r1, #0
 8000b6c:	f00a fb08 	bl	800b180 <memset>
  if(spiHandle->Instance==SPI1)
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	4a34      	ldr	r2, [pc, #208]	@ (8000c48 <HAL_SPI_MspInit+0xf0>)
 8000b76:	4293      	cmp	r3, r2
 8000b78:	d161      	bne.n	8000c3e <HAL_SPI_MspInit+0xe6>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000b7a:	4b34      	ldr	r3, [pc, #208]	@ (8000c4c <HAL_SPI_MspInit+0xf4>)
 8000b7c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000b7e:	4b33      	ldr	r3, [pc, #204]	@ (8000c4c <HAL_SPI_MspInit+0xf4>)
 8000b80:	2180      	movs	r1, #128	@ 0x80
 8000b82:	0149      	lsls	r1, r1, #5
 8000b84:	430a      	orrs	r2, r1
 8000b86:	641a      	str	r2, [r3, #64]	@ 0x40
 8000b88:	4b30      	ldr	r3, [pc, #192]	@ (8000c4c <HAL_SPI_MspInit+0xf4>)
 8000b8a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000b8c:	2380      	movs	r3, #128	@ 0x80
 8000b8e:	015b      	lsls	r3, r3, #5
 8000b90:	4013      	ands	r3, r2
 8000b92:	613b      	str	r3, [r7, #16]
 8000b94:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b96:	4b2d      	ldr	r3, [pc, #180]	@ (8000c4c <HAL_SPI_MspInit+0xf4>)
 8000b98:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000b9a:	4b2c      	ldr	r3, [pc, #176]	@ (8000c4c <HAL_SPI_MspInit+0xf4>)
 8000b9c:	2101      	movs	r1, #1
 8000b9e:	430a      	orrs	r2, r1
 8000ba0:	635a      	str	r2, [r3, #52]	@ 0x34
 8000ba2:	4b2a      	ldr	r3, [pc, #168]	@ (8000c4c <HAL_SPI_MspInit+0xf4>)
 8000ba4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000ba6:	2201      	movs	r2, #1
 8000ba8:	4013      	ands	r3, r2
 8000baa:	60fb      	str	r3, [r7, #12]
 8000bac:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000bae:	0021      	movs	r1, r4
 8000bb0:	187b      	adds	r3, r7, r1
 8000bb2:	22e0      	movs	r2, #224	@ 0xe0
 8000bb4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bb6:	187b      	adds	r3, r7, r1
 8000bb8:	2202      	movs	r2, #2
 8000bba:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000bbc:	187b      	adds	r3, r7, r1
 8000bbe:	2201      	movs	r2, #1
 8000bc0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bc2:	187b      	adds	r3, r7, r1
 8000bc4:	2203      	movs	r2, #3
 8000bc6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8000bc8:	187b      	adds	r3, r7, r1
 8000bca:	2200      	movs	r2, #0
 8000bcc:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bce:	187a      	adds	r2, r7, r1
 8000bd0:	23a0      	movs	r3, #160	@ 0xa0
 8000bd2:	05db      	lsls	r3, r3, #23
 8000bd4:	0011      	movs	r1, r2
 8000bd6:	0018      	movs	r0, r3
 8000bd8:	f000 fda4 	bl	8001724 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel1;
 8000bdc:	4b1c      	ldr	r3, [pc, #112]	@ (8000c50 <HAL_SPI_MspInit+0xf8>)
 8000bde:	4a1d      	ldr	r2, [pc, #116]	@ (8000c54 <HAL_SPI_MspInit+0xfc>)
 8000be0:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_SPI1_RX;
 8000be2:	4b1b      	ldr	r3, [pc, #108]	@ (8000c50 <HAL_SPI_MspInit+0xf8>)
 8000be4:	2210      	movs	r2, #16
 8000be6:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000be8:	4b19      	ldr	r3, [pc, #100]	@ (8000c50 <HAL_SPI_MspInit+0xf8>)
 8000bea:	2200      	movs	r2, #0
 8000bec:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000bee:	4b18      	ldr	r3, [pc, #96]	@ (8000c50 <HAL_SPI_MspInit+0xf8>)
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000bf4:	4b16      	ldr	r3, [pc, #88]	@ (8000c50 <HAL_SPI_MspInit+0xf8>)
 8000bf6:	2280      	movs	r2, #128	@ 0x80
 8000bf8:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000bfa:	4b15      	ldr	r3, [pc, #84]	@ (8000c50 <HAL_SPI_MspInit+0xf8>)
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000c00:	4b13      	ldr	r3, [pc, #76]	@ (8000c50 <HAL_SPI_MspInit+0xf8>)
 8000c02:	2200      	movs	r2, #0
 8000c04:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8000c06:	4b12      	ldr	r3, [pc, #72]	@ (8000c50 <HAL_SPI_MspInit+0xf8>)
 8000c08:	2200      	movs	r2, #0
 8000c0a:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000c0c:	4b10      	ldr	r3, [pc, #64]	@ (8000c50 <HAL_SPI_MspInit+0xf8>)
 8000c0e:	2200      	movs	r2, #0
 8000c10:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8000c12:	4b0f      	ldr	r3, [pc, #60]	@ (8000c50 <HAL_SPI_MspInit+0xf8>)
 8000c14:	0018      	movs	r0, r3
 8000c16:	f000 fb8f 	bl	8001338 <HAL_DMA_Init>
 8000c1a:	1e03      	subs	r3, r0, #0
 8000c1c:	d001      	beq.n	8000c22 <HAL_SPI_MspInit+0xca>
    {
      Error_Handler();
 8000c1e:	f7ff ff57 	bl	8000ad0 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	4a0a      	ldr	r2, [pc, #40]	@ (8000c50 <HAL_SPI_MspInit+0xf8>)
 8000c26:	659a      	str	r2, [r3, #88]	@ 0x58
 8000c28:	4b09      	ldr	r3, [pc, #36]	@ (8000c50 <HAL_SPI_MspInit+0xf8>)
 8000c2a:	687a      	ldr	r2, [r7, #4]
 8000c2c:	629a      	str	r2, [r3, #40]	@ 0x28

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 3, 0);
 8000c2e:	2200      	movs	r2, #0
 8000c30:	2103      	movs	r1, #3
 8000c32:	2019      	movs	r0, #25
 8000c34:	f000 fb5a 	bl	80012ec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8000c38:	2019      	movs	r0, #25
 8000c3a:	f000 fb6c 	bl	8001316 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8000c3e:	46c0      	nop			@ (mov r8, r8)
 8000c40:	46bd      	mov	sp, r7
 8000c42:	b00b      	add	sp, #44	@ 0x2c
 8000c44:	bd90      	pop	{r4, r7, pc}
 8000c46:	46c0      	nop			@ (mov r8, r8)
 8000c48:	40013000 	.word	0x40013000
 8000c4c:	40021000 	.word	0x40021000
 8000c50:	200002cc 	.word	0x200002cc
 8000c54:	40020008 	.word	0x40020008

08000c58 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b082      	sub	sp, #8
 8000c5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c5e:	4b12      	ldr	r3, [pc, #72]	@ (8000ca8 <HAL_MspInit+0x50>)
 8000c60:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000c62:	4b11      	ldr	r3, [pc, #68]	@ (8000ca8 <HAL_MspInit+0x50>)
 8000c64:	2101      	movs	r1, #1
 8000c66:	430a      	orrs	r2, r1
 8000c68:	641a      	str	r2, [r3, #64]	@ 0x40
 8000c6a:	4b0f      	ldr	r3, [pc, #60]	@ (8000ca8 <HAL_MspInit+0x50>)
 8000c6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c6e:	2201      	movs	r2, #1
 8000c70:	4013      	ands	r3, r2
 8000c72:	607b      	str	r3, [r7, #4]
 8000c74:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c76:	4b0c      	ldr	r3, [pc, #48]	@ (8000ca8 <HAL_MspInit+0x50>)
 8000c78:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000c7a:	4b0b      	ldr	r3, [pc, #44]	@ (8000ca8 <HAL_MspInit+0x50>)
 8000c7c:	2180      	movs	r1, #128	@ 0x80
 8000c7e:	0549      	lsls	r1, r1, #21
 8000c80:	430a      	orrs	r2, r1
 8000c82:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000c84:	4b08      	ldr	r3, [pc, #32]	@ (8000ca8 <HAL_MspInit+0x50>)
 8000c86:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000c88:	2380      	movs	r3, #128	@ 0x80
 8000c8a:	055b      	lsls	r3, r3, #21
 8000c8c:	4013      	ands	r3, r2
 8000c8e:	603b      	str	r3, [r7, #0]
 8000c90:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 3, 0);
 8000c92:	2302      	movs	r3, #2
 8000c94:	425b      	negs	r3, r3
 8000c96:	2200      	movs	r2, #0
 8000c98:	2103      	movs	r1, #3
 8000c9a:	0018      	movs	r0, r3
 8000c9c:	f000 fb26 	bl	80012ec <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ca0:	46c0      	nop			@ (mov r8, r8)
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	b002      	add	sp, #8
 8000ca6:	bd80      	pop	{r7, pc}
 8000ca8:	40021000 	.word	0x40021000

08000cac <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000cac:	b5b0      	push	{r4, r5, r7, lr}
 8000cae:	b08c      	sub	sp, #48	@ 0x30
 8000cb0:	af00      	add	r7, sp, #0
 8000cb2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8000cb4:	232b      	movs	r3, #43	@ 0x2b
 8000cb6:	18fb      	adds	r3, r7, r3
 8000cb8:	2200      	movs	r2, #0
 8000cba:	701a      	strb	r2, [r3, #0]

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000cbc:	4b37      	ldr	r3, [pc, #220]	@ (8000d9c <HAL_InitTick+0xf0>)
 8000cbe:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000cc0:	4b36      	ldr	r3, [pc, #216]	@ (8000d9c <HAL_InitTick+0xf0>)
 8000cc2:	2110      	movs	r1, #16
 8000cc4:	430a      	orrs	r2, r1
 8000cc6:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000cc8:	4b34      	ldr	r3, [pc, #208]	@ (8000d9c <HAL_InitTick+0xf0>)
 8000cca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000ccc:	2210      	movs	r2, #16
 8000cce:	4013      	ands	r3, r2
 8000cd0:	60bb      	str	r3, [r7, #8]
 8000cd2:	68bb      	ldr	r3, [r7, #8]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000cd4:	230c      	movs	r3, #12
 8000cd6:	18fa      	adds	r2, r7, r3
 8000cd8:	2410      	movs	r4, #16
 8000cda:	193b      	adds	r3, r7, r4
 8000cdc:	0011      	movs	r1, r2
 8000cde:	0018      	movs	r0, r3
 8000ce0:	f001 fba8 	bl	8002434 <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000ce4:	193b      	adds	r3, r7, r4
 8000ce6:	68db      	ldr	r3, [r3, #12]
 8000ce8:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000cea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d104      	bne.n	8000cfa <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000cf0:	f001 fb8a 	bl	8002408 <HAL_RCC_GetPCLK1Freq>
 8000cf4:	0003      	movs	r3, r0
 8000cf6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000cf8:	e004      	b.n	8000d04 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000cfa:	f001 fb85 	bl	8002408 <HAL_RCC_GetPCLK1Freq>
 8000cfe:	0003      	movs	r3, r0
 8000d00:	005b      	lsls	r3, r3, #1
 8000d02:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000d04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000d06:	4926      	ldr	r1, [pc, #152]	@ (8000da0 <HAL_InitTick+0xf4>)
 8000d08:	0018      	movs	r0, r3
 8000d0a:	f7ff fa0f 	bl	800012c <__udivsi3>
 8000d0e:	0003      	movs	r3, r0
 8000d10:	3b01      	subs	r3, #1
 8000d12:	623b      	str	r3, [r7, #32]

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000d14:	4b23      	ldr	r3, [pc, #140]	@ (8000da4 <HAL_InitTick+0xf8>)
 8000d16:	4a24      	ldr	r2, [pc, #144]	@ (8000da8 <HAL_InitTick+0xfc>)
 8000d18:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000d1a:	4b22      	ldr	r3, [pc, #136]	@ (8000da4 <HAL_InitTick+0xf8>)
 8000d1c:	4a23      	ldr	r2, [pc, #140]	@ (8000dac <HAL_InitTick+0x100>)
 8000d1e:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000d20:	4b20      	ldr	r3, [pc, #128]	@ (8000da4 <HAL_InitTick+0xf8>)
 8000d22:	6a3a      	ldr	r2, [r7, #32]
 8000d24:	605a      	str	r2, [r3, #4]
  htim6.Init.ClockDivision = 0;
 8000d26:	4b1f      	ldr	r3, [pc, #124]	@ (8000da4 <HAL_InitTick+0xf8>)
 8000d28:	2200      	movs	r2, #0
 8000d2a:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d2c:	4b1d      	ldr	r3, [pc, #116]	@ (8000da4 <HAL_InitTick+0xf8>)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d32:	4b1c      	ldr	r3, [pc, #112]	@ (8000da4 <HAL_InitTick+0xf8>)
 8000d34:	2200      	movs	r2, #0
 8000d36:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8000d38:	252b      	movs	r5, #43	@ 0x2b
 8000d3a:	197c      	adds	r4, r7, r5
 8000d3c:	4b19      	ldr	r3, [pc, #100]	@ (8000da4 <HAL_InitTick+0xf8>)
 8000d3e:	0018      	movs	r0, r3
 8000d40:	f002 fb4e 	bl	80033e0 <HAL_TIM_Base_Init>
 8000d44:	0003      	movs	r3, r0
 8000d46:	7023      	strb	r3, [r4, #0]
  if (status == HAL_OK)
 8000d48:	197b      	adds	r3, r7, r5
 8000d4a:	781b      	ldrb	r3, [r3, #0]
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	d11e      	bne.n	8000d8e <HAL_InitTick+0xe2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000d50:	197c      	adds	r4, r7, r5
 8000d52:	4b14      	ldr	r3, [pc, #80]	@ (8000da4 <HAL_InitTick+0xf8>)
 8000d54:	0018      	movs	r0, r3
 8000d56:	f002 fb9b 	bl	8003490 <HAL_TIM_Base_Start_IT>
 8000d5a:	0003      	movs	r3, r0
 8000d5c:	7023      	strb	r3, [r4, #0]
    if (status == HAL_OK)
 8000d5e:	197b      	adds	r3, r7, r5
 8000d60:	781b      	ldrb	r3, [r3, #0]
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d113      	bne.n	8000d8e <HAL_InitTick+0xe2>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_IRQn);
 8000d66:	2011      	movs	r0, #17
 8000d68:	f000 fad5 	bl	8001316 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	2b03      	cmp	r3, #3
 8000d70:	d809      	bhi.n	8000d86 <HAL_InitTick+0xda>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_IRQn, TickPriority, 0U);
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	2200      	movs	r2, #0
 8000d76:	0019      	movs	r1, r3
 8000d78:	2011      	movs	r0, #17
 8000d7a:	f000 fab7 	bl	80012ec <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000d7e:	4b0c      	ldr	r3, [pc, #48]	@ (8000db0 <HAL_InitTick+0x104>)
 8000d80:	687a      	ldr	r2, [r7, #4]
 8000d82:	601a      	str	r2, [r3, #0]
 8000d84:	e003      	b.n	8000d8e <HAL_InitTick+0xe2>
      }
      else
      {
        status = HAL_ERROR;
 8000d86:	232b      	movs	r3, #43	@ 0x2b
 8000d88:	18fb      	adds	r3, r7, r3
 8000d8a:	2201      	movs	r2, #1
 8000d8c:	701a      	strb	r2, [r3, #0]
      }
    }
  }

 /* Return function status */
  return status;
 8000d8e:	232b      	movs	r3, #43	@ 0x2b
 8000d90:	18fb      	adds	r3, r7, r3
 8000d92:	781b      	ldrb	r3, [r3, #0]
}
 8000d94:	0018      	movs	r0, r3
 8000d96:	46bd      	mov	sp, r7
 8000d98:	b00c      	add	sp, #48	@ 0x30
 8000d9a:	bdb0      	pop	{r4, r5, r7, pc}
 8000d9c:	40021000 	.word	0x40021000
 8000da0:	000f4240 	.word	0x000f4240
 8000da4:	20000328 	.word	0x20000328
 8000da8:	40001000 	.word	0x40001000
 8000dac:	000003e7 	.word	0x000003e7
 8000db0:	200000c8 	.word	0x200000c8

08000db4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000db8:	46c0      	nop			@ (mov r8, r8)
 8000dba:	e7fd      	b.n	8000db8 <NMI_Handler+0x4>

08000dbc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000dbc:	b580      	push	{r7, lr}
 8000dbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000dc0:	46c0      	nop			@ (mov r8, r8)
 8000dc2:	e7fd      	b.n	8000dc0 <HardFault_Handler+0x4>

08000dc4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8000dc8:	4b03      	ldr	r3, [pc, #12]	@ (8000dd8 <DMA1_Channel1_IRQHandler+0x14>)
 8000dca:	0018      	movs	r0, r3
 8000dcc:	f000 fba8 	bl	8001520 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000dd0:	46c0      	nop			@ (mov r8, r8)
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	bd80      	pop	{r7, pc}
 8000dd6:	46c0      	nop			@ (mov r8, r8)
 8000dd8:	200002cc 	.word	0x200002cc

08000ddc <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000de0:	4b03      	ldr	r3, [pc, #12]	@ (8000df0 <TIM6_IRQHandler+0x14>)
 8000de2:	0018      	movs	r0, r3
 8000de4:	f002 fbaa 	bl	800353c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 8000de8:	46c0      	nop			@ (mov r8, r8)
 8000dea:	46bd      	mov	sp, r7
 8000dec:	bd80      	pop	{r7, pc}
 8000dee:	46c0      	nop			@ (mov r8, r8)
 8000df0:	20000328 	.word	0x20000328

08000df4 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8000df8:	4b03      	ldr	r3, [pc, #12]	@ (8000e08 <SPI1_IRQHandler+0x14>)
 8000dfa:	0018      	movs	r0, r3
 8000dfc:	f002 f872 	bl	8002ee4 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8000e00:	46c0      	nop			@ (mov r8, r8)
 8000e02:	46bd      	mov	sp, r7
 8000e04:	bd80      	pop	{r7, pc}
 8000e06:	46c0      	nop			@ (mov r8, r8)
 8000e08:	20000268 	.word	0x20000268

08000e0c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b086      	sub	sp, #24
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e14:	4a14      	ldr	r2, [pc, #80]	@ (8000e68 <_sbrk+0x5c>)
 8000e16:	4b15      	ldr	r3, [pc, #84]	@ (8000e6c <_sbrk+0x60>)
 8000e18:	1ad3      	subs	r3, r2, r3
 8000e1a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e1c:	697b      	ldr	r3, [r7, #20]
 8000e1e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e20:	4b13      	ldr	r3, [pc, #76]	@ (8000e70 <_sbrk+0x64>)
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	2b00      	cmp	r3, #0
 8000e26:	d102      	bne.n	8000e2e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e28:	4b11      	ldr	r3, [pc, #68]	@ (8000e70 <_sbrk+0x64>)
 8000e2a:	4a12      	ldr	r2, [pc, #72]	@ (8000e74 <_sbrk+0x68>)
 8000e2c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e2e:	4b10      	ldr	r3, [pc, #64]	@ (8000e70 <_sbrk+0x64>)
 8000e30:	681a      	ldr	r2, [r3, #0]
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	18d3      	adds	r3, r2, r3
 8000e36:	693a      	ldr	r2, [r7, #16]
 8000e38:	429a      	cmp	r2, r3
 8000e3a:	d207      	bcs.n	8000e4c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000e3c:	f00a fa08 	bl	800b250 <__errno>
 8000e40:	0003      	movs	r3, r0
 8000e42:	220c      	movs	r2, #12
 8000e44:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000e46:	2301      	movs	r3, #1
 8000e48:	425b      	negs	r3, r3
 8000e4a:	e009      	b.n	8000e60 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000e4c:	4b08      	ldr	r3, [pc, #32]	@ (8000e70 <_sbrk+0x64>)
 8000e4e:	681b      	ldr	r3, [r3, #0]
 8000e50:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000e52:	4b07      	ldr	r3, [pc, #28]	@ (8000e70 <_sbrk+0x64>)
 8000e54:	681a      	ldr	r2, [r3, #0]
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	18d2      	adds	r2, r2, r3
 8000e5a:	4b05      	ldr	r3, [pc, #20]	@ (8000e70 <_sbrk+0x64>)
 8000e5c:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000e5e:	68fb      	ldr	r3, [r7, #12]
}
 8000e60:	0018      	movs	r0, r3
 8000e62:	46bd      	mov	sp, r7
 8000e64:	b006      	add	sp, #24
 8000e66:	bd80      	pop	{r7, pc}
 8000e68:	20009000 	.word	0x20009000
 8000e6c:	00000400 	.word	0x00000400
 8000e70:	20000374 	.word	0x20000374
 8000e74:	20001fc8 	.word	0x20001fc8

08000e78 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e7c:	46c0      	nop			@ (mov r8, r8)
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	bd80      	pop	{r7, pc}
	...

08000e84 <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b088      	sub	sp, #32
 8000e88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000e8a:	2310      	movs	r3, #16
 8000e8c:	18fb      	adds	r3, r7, r3
 8000e8e:	0018      	movs	r0, r3
 8000e90:	2310      	movs	r3, #16
 8000e92:	001a      	movs	r2, r3
 8000e94:	2100      	movs	r1, #0
 8000e96:	f00a f973 	bl	800b180 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e9a:	1d3b      	adds	r3, r7, #4
 8000e9c:	0018      	movs	r0, r3
 8000e9e:	230c      	movs	r3, #12
 8000ea0:	001a      	movs	r2, r3
 8000ea2:	2100      	movs	r1, #0
 8000ea4:	f00a f96c 	bl	800b180 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000ea8:	4b1e      	ldr	r3, [pc, #120]	@ (8000f24 <MX_TIM3_Init+0xa0>)
 8000eaa:	4a1f      	ldr	r2, [pc, #124]	@ (8000f28 <MX_TIM3_Init+0xa4>)
 8000eac:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000eae:	4b1d      	ldr	r3, [pc, #116]	@ (8000f24 <MX_TIM3_Init+0xa0>)
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000eb4:	4b1b      	ldr	r3, [pc, #108]	@ (8000f24 <MX_TIM3_Init+0xa0>)
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8000eba:	4b1a      	ldr	r3, [pc, #104]	@ (8000f24 <MX_TIM3_Init+0xa0>)
 8000ebc:	4a1b      	ldr	r2, [pc, #108]	@ (8000f2c <MX_TIM3_Init+0xa8>)
 8000ebe:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ec0:	4b18      	ldr	r3, [pc, #96]	@ (8000f24 <MX_TIM3_Init+0xa0>)
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ec6:	4b17      	ldr	r3, [pc, #92]	@ (8000f24 <MX_TIM3_Init+0xa0>)
 8000ec8:	2200      	movs	r2, #0
 8000eca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000ecc:	4b15      	ldr	r3, [pc, #84]	@ (8000f24 <MX_TIM3_Init+0xa0>)
 8000ece:	0018      	movs	r0, r3
 8000ed0:	f002 fa86 	bl	80033e0 <HAL_TIM_Base_Init>
 8000ed4:	1e03      	subs	r3, r0, #0
 8000ed6:	d001      	beq.n	8000edc <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8000ed8:	f7ff fdfa 	bl	8000ad0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000edc:	2110      	movs	r1, #16
 8000ede:	187b      	adds	r3, r7, r1
 8000ee0:	2280      	movs	r2, #128	@ 0x80
 8000ee2:	0152      	lsls	r2, r2, #5
 8000ee4:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000ee6:	187a      	adds	r2, r7, r1
 8000ee8:	4b0e      	ldr	r3, [pc, #56]	@ (8000f24 <MX_TIM3_Init+0xa0>)
 8000eea:	0011      	movs	r1, r2
 8000eec:	0018      	movs	r0, r3
 8000eee:	f002 fc2d 	bl	800374c <HAL_TIM_ConfigClockSource>
 8000ef2:	1e03      	subs	r3, r0, #0
 8000ef4:	d001      	beq.n	8000efa <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8000ef6:	f7ff fdeb 	bl	8000ad0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000efa:	1d3b      	adds	r3, r7, #4
 8000efc:	2200      	movs	r2, #0
 8000efe:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f00:	1d3b      	adds	r3, r7, #4
 8000f02:	2200      	movs	r2, #0
 8000f04:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000f06:	1d3a      	adds	r2, r7, #4
 8000f08:	4b06      	ldr	r3, [pc, #24]	@ (8000f24 <MX_TIM3_Init+0xa0>)
 8000f0a:	0011      	movs	r1, r2
 8000f0c:	0018      	movs	r0, r3
 8000f0e:	f002 fe33 	bl	8003b78 <HAL_TIMEx_MasterConfigSynchronization>
 8000f12:	1e03      	subs	r3, r0, #0
 8000f14:	d001      	beq.n	8000f1a <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 8000f16:	f7ff fddb 	bl	8000ad0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000f1a:	46c0      	nop			@ (mov r8, r8)
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	b008      	add	sp, #32
 8000f20:	bd80      	pop	{r7, pc}
 8000f22:	46c0      	nop			@ (mov r8, r8)
 8000f24:	20000378 	.word	0x20000378
 8000f28:	40000400 	.word	0x40000400
 8000f2c:	0000ffff 	.word	0x0000ffff

08000f30 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b084      	sub	sp, #16
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	4a09      	ldr	r2, [pc, #36]	@ (8000f64 <HAL_TIM_Base_MspInit+0x34>)
 8000f3e:	4293      	cmp	r3, r2
 8000f40:	d10b      	bne.n	8000f5a <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000f42:	4b09      	ldr	r3, [pc, #36]	@ (8000f68 <HAL_TIM_Base_MspInit+0x38>)
 8000f44:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000f46:	4b08      	ldr	r3, [pc, #32]	@ (8000f68 <HAL_TIM_Base_MspInit+0x38>)
 8000f48:	2102      	movs	r1, #2
 8000f4a:	430a      	orrs	r2, r1
 8000f4c:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000f4e:	4b06      	ldr	r3, [pc, #24]	@ (8000f68 <HAL_TIM_Base_MspInit+0x38>)
 8000f50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000f52:	2202      	movs	r2, #2
 8000f54:	4013      	ands	r3, r2
 8000f56:	60fb      	str	r3, [r7, #12]
 8000f58:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8000f5a:	46c0      	nop			@ (mov r8, r8)
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	b004      	add	sp, #16
 8000f60:	bd80      	pop	{r7, pc}
 8000f62:	46c0      	nop			@ (mov r8, r8)
 8000f64:	40000400 	.word	0x40000400
 8000f68:	40021000 	.word	0x40021000

08000f6c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000f70:	4b23      	ldr	r3, [pc, #140]	@ (8001000 <MX_USART2_UART_Init+0x94>)
 8000f72:	4a24      	ldr	r2, [pc, #144]	@ (8001004 <MX_USART2_UART_Init+0x98>)
 8000f74:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000f76:	4b22      	ldr	r3, [pc, #136]	@ (8001000 <MX_USART2_UART_Init+0x94>)
 8000f78:	22e1      	movs	r2, #225	@ 0xe1
 8000f7a:	0252      	lsls	r2, r2, #9
 8000f7c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000f7e:	4b20      	ldr	r3, [pc, #128]	@ (8001000 <MX_USART2_UART_Init+0x94>)
 8000f80:	2200      	movs	r2, #0
 8000f82:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000f84:	4b1e      	ldr	r3, [pc, #120]	@ (8001000 <MX_USART2_UART_Init+0x94>)
 8000f86:	2200      	movs	r2, #0
 8000f88:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000f8a:	4b1d      	ldr	r3, [pc, #116]	@ (8001000 <MX_USART2_UART_Init+0x94>)
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000f90:	4b1b      	ldr	r3, [pc, #108]	@ (8001000 <MX_USART2_UART_Init+0x94>)
 8000f92:	220c      	movs	r2, #12
 8000f94:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f96:	4b1a      	ldr	r3, [pc, #104]	@ (8001000 <MX_USART2_UART_Init+0x94>)
 8000f98:	2200      	movs	r2, #0
 8000f9a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f9c:	4b18      	ldr	r3, [pc, #96]	@ (8001000 <MX_USART2_UART_Init+0x94>)
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000fa2:	4b17      	ldr	r3, [pc, #92]	@ (8001000 <MX_USART2_UART_Init+0x94>)
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000fa8:	4b15      	ldr	r3, [pc, #84]	@ (8001000 <MX_USART2_UART_Init+0x94>)
 8000faa:	2200      	movs	r2, #0
 8000fac:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000fae:	4b14      	ldr	r3, [pc, #80]	@ (8001000 <MX_USART2_UART_Init+0x94>)
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000fb4:	4b12      	ldr	r3, [pc, #72]	@ (8001000 <MX_USART2_UART_Init+0x94>)
 8000fb6:	0018      	movs	r0, r3
 8000fb8:	f002 fe5e 	bl	8003c78 <HAL_UART_Init>
 8000fbc:	1e03      	subs	r3, r0, #0
 8000fbe:	d001      	beq.n	8000fc4 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000fc0:	f7ff fd86 	bl	8000ad0 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000fc4:	4b0e      	ldr	r3, [pc, #56]	@ (8001000 <MX_USART2_UART_Init+0x94>)
 8000fc6:	2100      	movs	r1, #0
 8000fc8:	0018      	movs	r0, r3
 8000fca:	f003 fb61 	bl	8004690 <HAL_UARTEx_SetTxFifoThreshold>
 8000fce:	1e03      	subs	r3, r0, #0
 8000fd0:	d001      	beq.n	8000fd6 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000fd2:	f7ff fd7d 	bl	8000ad0 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000fd6:	4b0a      	ldr	r3, [pc, #40]	@ (8001000 <MX_USART2_UART_Init+0x94>)
 8000fd8:	2100      	movs	r1, #0
 8000fda:	0018      	movs	r0, r3
 8000fdc:	f003 fb98 	bl	8004710 <HAL_UARTEx_SetRxFifoThreshold>
 8000fe0:	1e03      	subs	r3, r0, #0
 8000fe2:	d001      	beq.n	8000fe8 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000fe4:	f7ff fd74 	bl	8000ad0 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000fe8:	4b05      	ldr	r3, [pc, #20]	@ (8001000 <MX_USART2_UART_Init+0x94>)
 8000fea:	0018      	movs	r0, r3
 8000fec:	f003 fb16 	bl	800461c <HAL_UARTEx_DisableFifoMode>
 8000ff0:	1e03      	subs	r3, r0, #0
 8000ff2:	d001      	beq.n	8000ff8 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000ff4:	f7ff fd6c 	bl	8000ad0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000ff8:	46c0      	nop			@ (mov r8, r8)
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}
 8000ffe:	46c0      	nop			@ (mov r8, r8)
 8001000:	200003c4 	.word	0x200003c4
 8001004:	40004400 	.word	0x40004400

08001008 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001008:	b590      	push	{r4, r7, lr}
 800100a:	b091      	sub	sp, #68	@ 0x44
 800100c:	af00      	add	r7, sp, #0
 800100e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001010:	232c      	movs	r3, #44	@ 0x2c
 8001012:	18fb      	adds	r3, r7, r3
 8001014:	0018      	movs	r0, r3
 8001016:	2314      	movs	r3, #20
 8001018:	001a      	movs	r2, r3
 800101a:	2100      	movs	r1, #0
 800101c:	f00a f8b0 	bl	800b180 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001020:	2410      	movs	r4, #16
 8001022:	193b      	adds	r3, r7, r4
 8001024:	0018      	movs	r0, r3
 8001026:	231c      	movs	r3, #28
 8001028:	001a      	movs	r2, r3
 800102a:	2100      	movs	r1, #0
 800102c:	f00a f8a8 	bl	800b180 <memset>
  if(uartHandle->Instance==USART2)
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	4a22      	ldr	r2, [pc, #136]	@ (80010c0 <HAL_UART_MspInit+0xb8>)
 8001036:	4293      	cmp	r3, r2
 8001038:	d13e      	bne.n	80010b8 <HAL_UART_MspInit+0xb0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800103a:	193b      	adds	r3, r7, r4
 800103c:	2202      	movs	r2, #2
 800103e:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001040:	193b      	adds	r3, r7, r4
 8001042:	2200      	movs	r2, #0
 8001044:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001046:	193b      	adds	r3, r7, r4
 8001048:	0018      	movs	r0, r3
 800104a:	f001 fa1d 	bl	8002488 <HAL_RCCEx_PeriphCLKConfig>
 800104e:	1e03      	subs	r3, r0, #0
 8001050:	d001      	beq.n	8001056 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001052:	f7ff fd3d 	bl	8000ad0 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001056:	4b1b      	ldr	r3, [pc, #108]	@ (80010c4 <HAL_UART_MspInit+0xbc>)
 8001058:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800105a:	4b1a      	ldr	r3, [pc, #104]	@ (80010c4 <HAL_UART_MspInit+0xbc>)
 800105c:	2180      	movs	r1, #128	@ 0x80
 800105e:	0289      	lsls	r1, r1, #10
 8001060:	430a      	orrs	r2, r1
 8001062:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001064:	4b17      	ldr	r3, [pc, #92]	@ (80010c4 <HAL_UART_MspInit+0xbc>)
 8001066:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001068:	2380      	movs	r3, #128	@ 0x80
 800106a:	029b      	lsls	r3, r3, #10
 800106c:	4013      	ands	r3, r2
 800106e:	60fb      	str	r3, [r7, #12]
 8001070:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001072:	4b14      	ldr	r3, [pc, #80]	@ (80010c4 <HAL_UART_MspInit+0xbc>)
 8001074:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001076:	4b13      	ldr	r3, [pc, #76]	@ (80010c4 <HAL_UART_MspInit+0xbc>)
 8001078:	2101      	movs	r1, #1
 800107a:	430a      	orrs	r2, r1
 800107c:	635a      	str	r2, [r3, #52]	@ 0x34
 800107e:	4b11      	ldr	r3, [pc, #68]	@ (80010c4 <HAL_UART_MspInit+0xbc>)
 8001080:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001082:	2201      	movs	r2, #1
 8001084:	4013      	ands	r3, r2
 8001086:	60bb      	str	r3, [r7, #8]
 8001088:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800108a:	212c      	movs	r1, #44	@ 0x2c
 800108c:	187b      	adds	r3, r7, r1
 800108e:	220c      	movs	r2, #12
 8001090:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001092:	187b      	adds	r3, r7, r1
 8001094:	2202      	movs	r2, #2
 8001096:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001098:	187b      	adds	r3, r7, r1
 800109a:	2200      	movs	r2, #0
 800109c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800109e:	187b      	adds	r3, r7, r1
 80010a0:	2200      	movs	r2, #0
 80010a2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 80010a4:	187b      	adds	r3, r7, r1
 80010a6:	2201      	movs	r2, #1
 80010a8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010aa:	187a      	adds	r2, r7, r1
 80010ac:	23a0      	movs	r3, #160	@ 0xa0
 80010ae:	05db      	lsls	r3, r3, #23
 80010b0:	0011      	movs	r1, r2
 80010b2:	0018      	movs	r0, r3
 80010b4:	f000 fb36 	bl	8001724 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80010b8:	46c0      	nop			@ (mov r8, r8)
 80010ba:	46bd      	mov	sp, r7
 80010bc:	b011      	add	sp, #68	@ 0x44
 80010be:	bd90      	pop	{r4, r7, pc}
 80010c0:	40004400 	.word	0x40004400
 80010c4:	40021000 	.word	0x40021000

080010c8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80010c8:	480d      	ldr	r0, [pc, #52]	@ (8001100 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80010ca:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80010cc:	f7ff fed4 	bl	8000e78 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80010d0:	480c      	ldr	r0, [pc, #48]	@ (8001104 <LoopForever+0x6>)
  ldr r1, =_edata
 80010d2:	490d      	ldr	r1, [pc, #52]	@ (8001108 <LoopForever+0xa>)
  ldr r2, =_sidata
 80010d4:	4a0d      	ldr	r2, [pc, #52]	@ (800110c <LoopForever+0xe>)
  movs r3, #0
 80010d6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80010d8:	e002      	b.n	80010e0 <LoopCopyDataInit>

080010da <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80010da:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80010dc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80010de:	3304      	adds	r3, #4

080010e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80010e0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80010e2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80010e4:	d3f9      	bcc.n	80010da <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80010e6:	4a0a      	ldr	r2, [pc, #40]	@ (8001110 <LoopForever+0x12>)
  ldr r4, =_ebss
 80010e8:	4c0a      	ldr	r4, [pc, #40]	@ (8001114 <LoopForever+0x16>)
  movs r3, #0
 80010ea:	2300      	movs	r3, #0
  b LoopFillZerobss
 80010ec:	e001      	b.n	80010f2 <LoopFillZerobss>

080010ee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80010ee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80010f0:	3204      	adds	r2, #4

080010f2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80010f2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80010f4:	d3fb      	bcc.n	80010ee <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80010f6:	f00a f8b1 	bl	800b25c <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80010fa:	f7ff fb71 	bl	80007e0 <main>

080010fe <LoopForever>:

LoopForever:
  b LoopForever
 80010fe:	e7fe      	b.n	80010fe <LoopForever>
  ldr   r0, =_estack
 8001100:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8001104:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001108:	2000013c 	.word	0x2000013c
  ldr r2, =_sidata
 800110c:	0800bf98 	.word	0x0800bf98
  ldr r2, =_sbss
 8001110:	2000013c 	.word	0x2000013c
  ldr r4, =_ebss
 8001114:	20001fc8 	.word	0x20001fc8

08001118 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001118:	e7fe      	b.n	8001118 <ADC1_IRQHandler>
	...

0800111c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b082      	sub	sp, #8
 8001120:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001122:	1dfb      	adds	r3, r7, #7
 8001124:	2200      	movs	r2, #0
 8001126:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001128:	4b0b      	ldr	r3, [pc, #44]	@ (8001158 <HAL_Init+0x3c>)
 800112a:	681a      	ldr	r2, [r3, #0]
 800112c:	4b0a      	ldr	r3, [pc, #40]	@ (8001158 <HAL_Init+0x3c>)
 800112e:	2180      	movs	r1, #128	@ 0x80
 8001130:	0049      	lsls	r1, r1, #1
 8001132:	430a      	orrs	r2, r1
 8001134:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001136:	2003      	movs	r0, #3
 8001138:	f7ff fdb8 	bl	8000cac <HAL_InitTick>
 800113c:	1e03      	subs	r3, r0, #0
 800113e:	d003      	beq.n	8001148 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8001140:	1dfb      	adds	r3, r7, #7
 8001142:	2201      	movs	r2, #1
 8001144:	701a      	strb	r2, [r3, #0]
 8001146:	e001      	b.n	800114c <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8001148:	f7ff fd86 	bl	8000c58 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800114c:	1dfb      	adds	r3, r7, #7
 800114e:	781b      	ldrb	r3, [r3, #0]
}
 8001150:	0018      	movs	r0, r3
 8001152:	46bd      	mov	sp, r7
 8001154:	b002      	add	sp, #8
 8001156:	bd80      	pop	{r7, pc}
 8001158:	40022000 	.word	0x40022000

0800115c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001160:	4b05      	ldr	r3, [pc, #20]	@ (8001178 <HAL_IncTick+0x1c>)
 8001162:	781b      	ldrb	r3, [r3, #0]
 8001164:	001a      	movs	r2, r3
 8001166:	4b05      	ldr	r3, [pc, #20]	@ (800117c <HAL_IncTick+0x20>)
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	18d2      	adds	r2, r2, r3
 800116c:	4b03      	ldr	r3, [pc, #12]	@ (800117c <HAL_IncTick+0x20>)
 800116e:	601a      	str	r2, [r3, #0]
}
 8001170:	46c0      	nop			@ (mov r8, r8)
 8001172:	46bd      	mov	sp, r7
 8001174:	bd80      	pop	{r7, pc}
 8001176:	46c0      	nop			@ (mov r8, r8)
 8001178:	200000cc 	.word	0x200000cc
 800117c:	20000458 	.word	0x20000458

08001180 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	af00      	add	r7, sp, #0
  return uwTick;
 8001184:	4b02      	ldr	r3, [pc, #8]	@ (8001190 <HAL_GetTick+0x10>)
 8001186:	681b      	ldr	r3, [r3, #0]
}
 8001188:	0018      	movs	r0, r3
 800118a:	46bd      	mov	sp, r7
 800118c:	bd80      	pop	{r7, pc}
 800118e:	46c0      	nop			@ (mov r8, r8)
 8001190:	20000458 	.word	0x20000458

08001194 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b084      	sub	sp, #16
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800119c:	f7ff fff0 	bl	8001180 <HAL_GetTick>
 80011a0:	0003      	movs	r3, r0
 80011a2:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80011a8:	68fb      	ldr	r3, [r7, #12]
 80011aa:	3301      	adds	r3, #1
 80011ac:	d005      	beq.n	80011ba <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80011ae:	4b0a      	ldr	r3, [pc, #40]	@ (80011d8 <HAL_Delay+0x44>)
 80011b0:	781b      	ldrb	r3, [r3, #0]
 80011b2:	001a      	movs	r2, r3
 80011b4:	68fb      	ldr	r3, [r7, #12]
 80011b6:	189b      	adds	r3, r3, r2
 80011b8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80011ba:	46c0      	nop			@ (mov r8, r8)
 80011bc:	f7ff ffe0 	bl	8001180 <HAL_GetTick>
 80011c0:	0002      	movs	r2, r0
 80011c2:	68bb      	ldr	r3, [r7, #8]
 80011c4:	1ad3      	subs	r3, r2, r3
 80011c6:	68fa      	ldr	r2, [r7, #12]
 80011c8:	429a      	cmp	r2, r3
 80011ca:	d8f7      	bhi.n	80011bc <HAL_Delay+0x28>
  {
  }
}
 80011cc:	46c0      	nop			@ (mov r8, r8)
 80011ce:	46c0      	nop			@ (mov r8, r8)
 80011d0:	46bd      	mov	sp, r7
 80011d2:	b004      	add	sp, #16
 80011d4:	bd80      	pop	{r7, pc}
 80011d6:	46c0      	nop			@ (mov r8, r8)
 80011d8:	200000cc 	.word	0x200000cc

080011dc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b082      	sub	sp, #8
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	0002      	movs	r2, r0
 80011e4:	1dfb      	adds	r3, r7, #7
 80011e6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80011e8:	1dfb      	adds	r3, r7, #7
 80011ea:	781b      	ldrb	r3, [r3, #0]
 80011ec:	2b7f      	cmp	r3, #127	@ 0x7f
 80011ee:	d809      	bhi.n	8001204 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80011f0:	1dfb      	adds	r3, r7, #7
 80011f2:	781b      	ldrb	r3, [r3, #0]
 80011f4:	001a      	movs	r2, r3
 80011f6:	231f      	movs	r3, #31
 80011f8:	401a      	ands	r2, r3
 80011fa:	4b04      	ldr	r3, [pc, #16]	@ (800120c <__NVIC_EnableIRQ+0x30>)
 80011fc:	2101      	movs	r1, #1
 80011fe:	4091      	lsls	r1, r2
 8001200:	000a      	movs	r2, r1
 8001202:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8001204:	46c0      	nop			@ (mov r8, r8)
 8001206:	46bd      	mov	sp, r7
 8001208:	b002      	add	sp, #8
 800120a:	bd80      	pop	{r7, pc}
 800120c:	e000e100 	.word	0xe000e100

08001210 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001210:	b590      	push	{r4, r7, lr}
 8001212:	b083      	sub	sp, #12
 8001214:	af00      	add	r7, sp, #0
 8001216:	0002      	movs	r2, r0
 8001218:	6039      	str	r1, [r7, #0]
 800121a:	1dfb      	adds	r3, r7, #7
 800121c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800121e:	1dfb      	adds	r3, r7, #7
 8001220:	781b      	ldrb	r3, [r3, #0]
 8001222:	2b7f      	cmp	r3, #127	@ 0x7f
 8001224:	d828      	bhi.n	8001278 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001226:	4a2f      	ldr	r2, [pc, #188]	@ (80012e4 <__NVIC_SetPriority+0xd4>)
 8001228:	1dfb      	adds	r3, r7, #7
 800122a:	781b      	ldrb	r3, [r3, #0]
 800122c:	b25b      	sxtb	r3, r3
 800122e:	089b      	lsrs	r3, r3, #2
 8001230:	33c0      	adds	r3, #192	@ 0xc0
 8001232:	009b      	lsls	r3, r3, #2
 8001234:	589b      	ldr	r3, [r3, r2]
 8001236:	1dfa      	adds	r2, r7, #7
 8001238:	7812      	ldrb	r2, [r2, #0]
 800123a:	0011      	movs	r1, r2
 800123c:	2203      	movs	r2, #3
 800123e:	400a      	ands	r2, r1
 8001240:	00d2      	lsls	r2, r2, #3
 8001242:	21ff      	movs	r1, #255	@ 0xff
 8001244:	4091      	lsls	r1, r2
 8001246:	000a      	movs	r2, r1
 8001248:	43d2      	mvns	r2, r2
 800124a:	401a      	ands	r2, r3
 800124c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800124e:	683b      	ldr	r3, [r7, #0]
 8001250:	019b      	lsls	r3, r3, #6
 8001252:	22ff      	movs	r2, #255	@ 0xff
 8001254:	401a      	ands	r2, r3
 8001256:	1dfb      	adds	r3, r7, #7
 8001258:	781b      	ldrb	r3, [r3, #0]
 800125a:	0018      	movs	r0, r3
 800125c:	2303      	movs	r3, #3
 800125e:	4003      	ands	r3, r0
 8001260:	00db      	lsls	r3, r3, #3
 8001262:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001264:	481f      	ldr	r0, [pc, #124]	@ (80012e4 <__NVIC_SetPriority+0xd4>)
 8001266:	1dfb      	adds	r3, r7, #7
 8001268:	781b      	ldrb	r3, [r3, #0]
 800126a:	b25b      	sxtb	r3, r3
 800126c:	089b      	lsrs	r3, r3, #2
 800126e:	430a      	orrs	r2, r1
 8001270:	33c0      	adds	r3, #192	@ 0xc0
 8001272:	009b      	lsls	r3, r3, #2
 8001274:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001276:	e031      	b.n	80012dc <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001278:	4a1b      	ldr	r2, [pc, #108]	@ (80012e8 <__NVIC_SetPriority+0xd8>)
 800127a:	1dfb      	adds	r3, r7, #7
 800127c:	781b      	ldrb	r3, [r3, #0]
 800127e:	0019      	movs	r1, r3
 8001280:	230f      	movs	r3, #15
 8001282:	400b      	ands	r3, r1
 8001284:	3b08      	subs	r3, #8
 8001286:	089b      	lsrs	r3, r3, #2
 8001288:	3306      	adds	r3, #6
 800128a:	009b      	lsls	r3, r3, #2
 800128c:	18d3      	adds	r3, r2, r3
 800128e:	3304      	adds	r3, #4
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	1dfa      	adds	r2, r7, #7
 8001294:	7812      	ldrb	r2, [r2, #0]
 8001296:	0011      	movs	r1, r2
 8001298:	2203      	movs	r2, #3
 800129a:	400a      	ands	r2, r1
 800129c:	00d2      	lsls	r2, r2, #3
 800129e:	21ff      	movs	r1, #255	@ 0xff
 80012a0:	4091      	lsls	r1, r2
 80012a2:	000a      	movs	r2, r1
 80012a4:	43d2      	mvns	r2, r2
 80012a6:	401a      	ands	r2, r3
 80012a8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80012aa:	683b      	ldr	r3, [r7, #0]
 80012ac:	019b      	lsls	r3, r3, #6
 80012ae:	22ff      	movs	r2, #255	@ 0xff
 80012b0:	401a      	ands	r2, r3
 80012b2:	1dfb      	adds	r3, r7, #7
 80012b4:	781b      	ldrb	r3, [r3, #0]
 80012b6:	0018      	movs	r0, r3
 80012b8:	2303      	movs	r3, #3
 80012ba:	4003      	ands	r3, r0
 80012bc:	00db      	lsls	r3, r3, #3
 80012be:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80012c0:	4809      	ldr	r0, [pc, #36]	@ (80012e8 <__NVIC_SetPriority+0xd8>)
 80012c2:	1dfb      	adds	r3, r7, #7
 80012c4:	781b      	ldrb	r3, [r3, #0]
 80012c6:	001c      	movs	r4, r3
 80012c8:	230f      	movs	r3, #15
 80012ca:	4023      	ands	r3, r4
 80012cc:	3b08      	subs	r3, #8
 80012ce:	089b      	lsrs	r3, r3, #2
 80012d0:	430a      	orrs	r2, r1
 80012d2:	3306      	adds	r3, #6
 80012d4:	009b      	lsls	r3, r3, #2
 80012d6:	18c3      	adds	r3, r0, r3
 80012d8:	3304      	adds	r3, #4
 80012da:	601a      	str	r2, [r3, #0]
}
 80012dc:	46c0      	nop			@ (mov r8, r8)
 80012de:	46bd      	mov	sp, r7
 80012e0:	b003      	add	sp, #12
 80012e2:	bd90      	pop	{r4, r7, pc}
 80012e4:	e000e100 	.word	0xe000e100
 80012e8:	e000ed00 	.word	0xe000ed00

080012ec <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b084      	sub	sp, #16
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	60b9      	str	r1, [r7, #8]
 80012f4:	607a      	str	r2, [r7, #4]
 80012f6:	210f      	movs	r1, #15
 80012f8:	187b      	adds	r3, r7, r1
 80012fa:	1c02      	adds	r2, r0, #0
 80012fc:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80012fe:	68ba      	ldr	r2, [r7, #8]
 8001300:	187b      	adds	r3, r7, r1
 8001302:	781b      	ldrb	r3, [r3, #0]
 8001304:	b25b      	sxtb	r3, r3
 8001306:	0011      	movs	r1, r2
 8001308:	0018      	movs	r0, r3
 800130a:	f7ff ff81 	bl	8001210 <__NVIC_SetPriority>
}
 800130e:	46c0      	nop			@ (mov r8, r8)
 8001310:	46bd      	mov	sp, r7
 8001312:	b004      	add	sp, #16
 8001314:	bd80      	pop	{r7, pc}

08001316 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001316:	b580      	push	{r7, lr}
 8001318:	b082      	sub	sp, #8
 800131a:	af00      	add	r7, sp, #0
 800131c:	0002      	movs	r2, r0
 800131e:	1dfb      	adds	r3, r7, #7
 8001320:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001322:	1dfb      	adds	r3, r7, #7
 8001324:	781b      	ldrb	r3, [r3, #0]
 8001326:	b25b      	sxtb	r3, r3
 8001328:	0018      	movs	r0, r3
 800132a:	f7ff ff57 	bl	80011dc <__NVIC_EnableIRQ>
}
 800132e:	46c0      	nop			@ (mov r8, r8)
 8001330:	46bd      	mov	sp, r7
 8001332:	b002      	add	sp, #8
 8001334:	bd80      	pop	{r7, pc}
	...

08001338 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	b082      	sub	sp, #8
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	2b00      	cmp	r3, #0
 8001344:	d101      	bne.n	800134a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8001346:	2301      	movs	r3, #1
 8001348:	e077      	b.n	800143a <HAL_DMA_Init+0x102>
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	4a3d      	ldr	r2, [pc, #244]	@ (8001444 <HAL_DMA_Init+0x10c>)
 8001350:	4694      	mov	ip, r2
 8001352:	4463      	add	r3, ip
 8001354:	2114      	movs	r1, #20
 8001356:	0018      	movs	r0, r3
 8001358:	f7fe fee8 	bl	800012c <__udivsi3>
 800135c:	0003      	movs	r3, r0
 800135e:	009a      	lsls	r2, r3, #2
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	641a      	str	r2, [r3, #64]	@ 0x40
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	2225      	movs	r2, #37	@ 0x25
 8001368:	2102      	movs	r1, #2
 800136a:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	681a      	ldr	r2, [r3, #0]
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	4934      	ldr	r1, [pc, #208]	@ (8001448 <HAL_DMA_Init+0x110>)
 8001378:	400a      	ands	r2, r1
 800137a:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	6819      	ldr	r1, [r3, #0]
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	689a      	ldr	r2, [r3, #8]
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	68db      	ldr	r3, [r3, #12]
 800138a:	431a      	orrs	r2, r3
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	691b      	ldr	r3, [r3, #16]
 8001390:	431a      	orrs	r2, r3
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	695b      	ldr	r3, [r3, #20]
 8001396:	431a      	orrs	r2, r3
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	699b      	ldr	r3, [r3, #24]
 800139c:	431a      	orrs	r2, r3
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	69db      	ldr	r3, [r3, #28]
 80013a2:	431a      	orrs	r2, r3
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	6a1b      	ldr	r3, [r3, #32]
 80013a8:	431a      	orrs	r2, r3
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	430a      	orrs	r2, r1
 80013b0:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	0018      	movs	r0, r3
 80013b6:	f000 f965 	bl	8001684 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	689a      	ldr	r2, [r3, #8]
 80013be:	2380      	movs	r3, #128	@ 0x80
 80013c0:	01db      	lsls	r3, r3, #7
 80013c2:	429a      	cmp	r2, r3
 80013c4:	d102      	bne.n	80013cc <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	2200      	movs	r2, #0
 80013ca:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	685a      	ldr	r2, [r3, #4]
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013d4:	213f      	movs	r1, #63	@ 0x3f
 80013d6:	400a      	ands	r2, r1
 80013d8:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80013de:	687a      	ldr	r2, [r7, #4]
 80013e0:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80013e2:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	685b      	ldr	r3, [r3, #4]
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d011      	beq.n	8001410 <HAL_DMA_Init+0xd8>
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	685b      	ldr	r3, [r3, #4]
 80013f0:	2b04      	cmp	r3, #4
 80013f2:	d80d      	bhi.n	8001410 <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	0018      	movs	r0, r3
 80013f8:	f000 f970 	bl	80016dc <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001400:	2200      	movs	r2, #0
 8001402:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001408:	687a      	ldr	r2, [r7, #4]
 800140a:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 800140c:	605a      	str	r2, [r3, #4]
 800140e:	e008      	b.n	8001422 <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	2200      	movs	r2, #0
 8001414:	651a      	str	r2, [r3, #80]	@ 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	2200      	movs	r2, #0
 800141a:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	2200      	movs	r2, #0
 8001420:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	2200      	movs	r2, #0
 8001426:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	2225      	movs	r2, #37	@ 0x25
 800142c:	2101      	movs	r1, #1
 800142e:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	2224      	movs	r2, #36	@ 0x24
 8001434:	2100      	movs	r1, #0
 8001436:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001438:	2300      	movs	r3, #0
}
 800143a:	0018      	movs	r0, r3
 800143c:	46bd      	mov	sp, r7
 800143e:	b002      	add	sp, #8
 8001440:	bd80      	pop	{r7, pc}
 8001442:	46c0      	nop			@ (mov r8, r8)
 8001444:	bffdfff8 	.word	0xbffdfff8
 8001448:	ffff800f 	.word	0xffff800f

0800144c <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	b084      	sub	sp, #16
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001454:	210f      	movs	r1, #15
 8001456:	187b      	adds	r3, r7, r1
 8001458:	2200      	movs	r2, #0
 800145a:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	2225      	movs	r2, #37	@ 0x25
 8001460:	5c9b      	ldrb	r3, [r3, r2]
 8001462:	b2db      	uxtb	r3, r3
 8001464:	2b02      	cmp	r3, #2
 8001466:	d006      	beq.n	8001476 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	2204      	movs	r2, #4
 800146c:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800146e:	187b      	adds	r3, r7, r1
 8001470:	2201      	movs	r2, #1
 8001472:	701a      	strb	r2, [r3, #0]
 8001474:	e049      	b.n	800150a <HAL_DMA_Abort_IT+0xbe>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	681a      	ldr	r2, [r3, #0]
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	210e      	movs	r1, #14
 8001482:	438a      	bics	r2, r1
 8001484:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	681a      	ldr	r2, [r3, #0]
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	2101      	movs	r1, #1
 8001492:	438a      	bics	r2, r1
 8001494:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800149a:	681a      	ldr	r2, [r3, #0]
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014a0:	491d      	ldr	r1, [pc, #116]	@ (8001518 <HAL_DMA_Abort_IT+0xcc>)
 80014a2:	400a      	ands	r2, r1
 80014a4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 80014a6:	4b1d      	ldr	r3, [pc, #116]	@ (800151c <HAL_DMA_Abort_IT+0xd0>)
 80014a8:	6859      	ldr	r1, [r3, #4]
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014ae:	221c      	movs	r2, #28
 80014b0:	4013      	ands	r3, r2
 80014b2:	2201      	movs	r2, #1
 80014b4:	409a      	lsls	r2, r3
 80014b6:	4b19      	ldr	r3, [pc, #100]	@ (800151c <HAL_DMA_Abort_IT+0xd0>)
 80014b8:	430a      	orrs	r2, r1
 80014ba:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80014c0:	687a      	ldr	r2, [r7, #4]
 80014c2:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80014c4:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d00c      	beq.n	80014e8 <HAL_DMA_Abort_IT+0x9c>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80014d2:	681a      	ldr	r2, [r3, #0]
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80014d8:	490f      	ldr	r1, [pc, #60]	@ (8001518 <HAL_DMA_Abort_IT+0xcc>)
 80014da:	400a      	ands	r2, r1
 80014dc:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80014e2:	687a      	ldr	r2, [r7, #4]
 80014e4:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 80014e6:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	2225      	movs	r2, #37	@ 0x25
 80014ec:	2101      	movs	r1, #1
 80014ee:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	2224      	movs	r2, #36	@ 0x24
 80014f4:	2100      	movs	r1, #0
 80014f6:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d004      	beq.n	800150a <HAL_DMA_Abort_IT+0xbe>
    {
      hdma->XferAbortCallback(hdma);
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001504:	687a      	ldr	r2, [r7, #4]
 8001506:	0010      	movs	r0, r2
 8001508:	4798      	blx	r3
    }
  }
  return status;
 800150a:	230f      	movs	r3, #15
 800150c:	18fb      	adds	r3, r7, r3
 800150e:	781b      	ldrb	r3, [r3, #0]
}
 8001510:	0018      	movs	r0, r3
 8001512:	46bd      	mov	sp, r7
 8001514:	b004      	add	sp, #16
 8001516:	bd80      	pop	{r7, pc}
 8001518:	fffffeff 	.word	0xfffffeff
 800151c:	40020000 	.word	0x40020000

08001520 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b084      	sub	sp, #16
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
#else
  uint32_t flag_it = DMA1->ISR;
 8001528:	4b55      	ldr	r3, [pc, #340]	@ (8001680 <HAL_DMA_IRQHandler+0x160>)
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800153a:	221c      	movs	r2, #28
 800153c:	4013      	ands	r3, r2
 800153e:	2204      	movs	r2, #4
 8001540:	409a      	lsls	r2, r3
 8001542:	0013      	movs	r3, r2
 8001544:	68fa      	ldr	r2, [r7, #12]
 8001546:	4013      	ands	r3, r2
 8001548:	d027      	beq.n	800159a <HAL_DMA_IRQHandler+0x7a>
 800154a:	68bb      	ldr	r3, [r7, #8]
 800154c:	2204      	movs	r2, #4
 800154e:	4013      	ands	r3, r2
 8001550:	d023      	beq.n	800159a <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	2220      	movs	r2, #32
 800155a:	4013      	ands	r3, r2
 800155c:	d107      	bne.n	800156e <HAL_DMA_IRQHandler+0x4e>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	681a      	ldr	r2, [r3, #0]
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	2104      	movs	r1, #4
 800156a:	438a      	bics	r2, r1
 800156c:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
#else
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 800156e:	4b44      	ldr	r3, [pc, #272]	@ (8001680 <HAL_DMA_IRQHandler+0x160>)
 8001570:	6859      	ldr	r1, [r3, #4]
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001576:	221c      	movs	r2, #28
 8001578:	4013      	ands	r3, r2
 800157a:	2204      	movs	r2, #4
 800157c:	409a      	lsls	r2, r3
 800157e:	4b40      	ldr	r3, [pc, #256]	@ (8001680 <HAL_DMA_IRQHandler+0x160>)
 8001580:	430a      	orrs	r2, r1
 8001582:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001588:	2b00      	cmp	r3, #0
 800158a:	d100      	bne.n	800158e <HAL_DMA_IRQHandler+0x6e>
 800158c:	e073      	b.n	8001676 <HAL_DMA_IRQHandler+0x156>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001592:	687a      	ldr	r2, [r7, #4]
 8001594:	0010      	movs	r0, r2
 8001596:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 8001598:	e06d      	b.n	8001676 <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800159e:	221c      	movs	r2, #28
 80015a0:	4013      	ands	r3, r2
 80015a2:	2202      	movs	r2, #2
 80015a4:	409a      	lsls	r2, r3
 80015a6:	0013      	movs	r3, r2
 80015a8:	68fa      	ldr	r2, [r7, #12]
 80015aa:	4013      	ands	r3, r2
 80015ac:	d02e      	beq.n	800160c <HAL_DMA_IRQHandler+0xec>
 80015ae:	68bb      	ldr	r3, [r7, #8]
 80015b0:	2202      	movs	r2, #2
 80015b2:	4013      	ands	r3, r2
 80015b4:	d02a      	beq.n	800160c <HAL_DMA_IRQHandler+0xec>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	2220      	movs	r2, #32
 80015be:	4013      	ands	r3, r2
 80015c0:	d10b      	bne.n	80015da <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	681a      	ldr	r2, [r3, #0]
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	210a      	movs	r1, #10
 80015ce:	438a      	bics	r2, r1
 80015d0:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	2225      	movs	r2, #37	@ 0x25
 80015d6:	2101      	movs	r1, #1
 80015d8:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 80015da:	4b29      	ldr	r3, [pc, #164]	@ (8001680 <HAL_DMA_IRQHandler+0x160>)
 80015dc:	6859      	ldr	r1, [r3, #4]
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015e2:	221c      	movs	r2, #28
 80015e4:	4013      	ands	r3, r2
 80015e6:	2202      	movs	r2, #2
 80015e8:	409a      	lsls	r2, r3
 80015ea:	4b25      	ldr	r3, [pc, #148]	@ (8001680 <HAL_DMA_IRQHandler+0x160>)
 80015ec:	430a      	orrs	r2, r1
 80015ee:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	2224      	movs	r2, #36	@ 0x24
 80015f4:	2100      	movs	r1, #0
 80015f6:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d03a      	beq.n	8001676 <HAL_DMA_IRQHandler+0x156>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001604:	687a      	ldr	r2, [r7, #4]
 8001606:	0010      	movs	r0, r2
 8001608:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 800160a:	e034      	b.n	8001676 <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001610:	221c      	movs	r2, #28
 8001612:	4013      	ands	r3, r2
 8001614:	2208      	movs	r2, #8
 8001616:	409a      	lsls	r2, r3
 8001618:	0013      	movs	r3, r2
 800161a:	68fa      	ldr	r2, [r7, #12]
 800161c:	4013      	ands	r3, r2
 800161e:	d02b      	beq.n	8001678 <HAL_DMA_IRQHandler+0x158>
 8001620:	68bb      	ldr	r3, [r7, #8]
 8001622:	2208      	movs	r2, #8
 8001624:	4013      	ands	r3, r2
 8001626:	d027      	beq.n	8001678 <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	681a      	ldr	r2, [r3, #0]
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	210e      	movs	r1, #14
 8001634:	438a      	bics	r2, r1
 8001636:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8001638:	4b11      	ldr	r3, [pc, #68]	@ (8001680 <HAL_DMA_IRQHandler+0x160>)
 800163a:	6859      	ldr	r1, [r3, #4]
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001640:	221c      	movs	r2, #28
 8001642:	4013      	ands	r3, r2
 8001644:	2201      	movs	r2, #1
 8001646:	409a      	lsls	r2, r3
 8001648:	4b0d      	ldr	r3, [pc, #52]	@ (8001680 <HAL_DMA_IRQHandler+0x160>)
 800164a:	430a      	orrs	r2, r1
 800164c:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	2201      	movs	r2, #1
 8001652:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	2225      	movs	r2, #37	@ 0x25
 8001658:	2101      	movs	r1, #1
 800165a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	2224      	movs	r2, #36	@ 0x24
 8001660:	2100      	movs	r1, #0
 8001662:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001668:	2b00      	cmp	r3, #0
 800166a:	d005      	beq.n	8001678 <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001670:	687a      	ldr	r2, [r7, #4]
 8001672:	0010      	movs	r0, r2
 8001674:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001676:	46c0      	nop			@ (mov r8, r8)
 8001678:	46c0      	nop			@ (mov r8, r8)
}
 800167a:	46bd      	mov	sp, r7
 800167c:	b004      	add	sp, #16
 800167e:	bd80      	pop	{r7, pc}
 8001680:	40020000 	.word	0x40020000

08001684 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b084      	sub	sp, #16
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001690:	089b      	lsrs	r3, r3, #2
 8001692:	4a10      	ldr	r2, [pc, #64]	@ (80016d4 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 8001694:	4694      	mov	ip, r2
 8001696:	4463      	add	r3, ip
 8001698:	009b      	lsls	r3, r3, #2
 800169a:	001a      	movs	r2, r3
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	001a      	movs	r2, r3
 80016a6:	23ff      	movs	r3, #255	@ 0xff
 80016a8:	4013      	ands	r3, r2
 80016aa:	3b08      	subs	r3, #8
 80016ac:	2114      	movs	r1, #20
 80016ae:	0018      	movs	r0, r3
 80016b0:	f7fe fd3c 	bl	800012c <__udivsi3>
 80016b4:	0003      	movs	r3, r0
 80016b6:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	4a07      	ldr	r2, [pc, #28]	@ (80016d8 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 80016bc:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80016be:	68fb      	ldr	r3, [r7, #12]
 80016c0:	221f      	movs	r2, #31
 80016c2:	4013      	ands	r3, r2
 80016c4:	2201      	movs	r2, #1
 80016c6:	409a      	lsls	r2, r3
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	64da      	str	r2, [r3, #76]	@ 0x4c
}
 80016cc:	46c0      	nop			@ (mov r8, r8)
 80016ce:	46bd      	mov	sp, r7
 80016d0:	b004      	add	sp, #16
 80016d2:	bd80      	pop	{r7, pc}
 80016d4:	10008200 	.word	0x10008200
 80016d8:	40020880 	.word	0x40020880

080016dc <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b084      	sub	sp, #16
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	685b      	ldr	r3, [r3, #4]
 80016e8:	223f      	movs	r2, #63	@ 0x3f
 80016ea:	4013      	ands	r3, r2
 80016ec:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	4a0a      	ldr	r2, [pc, #40]	@ (800171c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80016f2:	4694      	mov	ip, r2
 80016f4:	4463      	add	r3, ip
 80016f6:	009b      	lsls	r3, r3, #2
 80016f8:	001a      	movs	r2, r3
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	651a      	str	r2, [r3, #80]	@ 0x50

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	4a07      	ldr	r2, [pc, #28]	@ (8001720 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8001702:	655a      	str	r2, [r3, #84]	@ 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	3b01      	subs	r3, #1
 8001708:	2203      	movs	r2, #3
 800170a:	4013      	ands	r3, r2
 800170c:	2201      	movs	r2, #1
 800170e:	409a      	lsls	r2, r3
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	659a      	str	r2, [r3, #88]	@ 0x58
}
 8001714:	46c0      	nop			@ (mov r8, r8)
 8001716:	46bd      	mov	sp, r7
 8001718:	b004      	add	sp, #16
 800171a:	bd80      	pop	{r7, pc}
 800171c:	1000823f 	.word	0x1000823f
 8001720:	40020940 	.word	0x40020940

08001724 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	b086      	sub	sp, #24
 8001728:	af00      	add	r7, sp, #0
 800172a:	6078      	str	r0, [r7, #4]
 800172c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800172e:	2300      	movs	r3, #0
 8001730:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001732:	e147      	b.n	80019c4 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001734:	683b      	ldr	r3, [r7, #0]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	2101      	movs	r1, #1
 800173a:	697a      	ldr	r2, [r7, #20]
 800173c:	4091      	lsls	r1, r2
 800173e:	000a      	movs	r2, r1
 8001740:	4013      	ands	r3, r2
 8001742:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	2b00      	cmp	r3, #0
 8001748:	d100      	bne.n	800174c <HAL_GPIO_Init+0x28>
 800174a:	e138      	b.n	80019be <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800174c:	683b      	ldr	r3, [r7, #0]
 800174e:	685b      	ldr	r3, [r3, #4]
 8001750:	2203      	movs	r2, #3
 8001752:	4013      	ands	r3, r2
 8001754:	2b01      	cmp	r3, #1
 8001756:	d005      	beq.n	8001764 <HAL_GPIO_Init+0x40>
 8001758:	683b      	ldr	r3, [r7, #0]
 800175a:	685b      	ldr	r3, [r3, #4]
 800175c:	2203      	movs	r2, #3
 800175e:	4013      	ands	r3, r2
 8001760:	2b02      	cmp	r3, #2
 8001762:	d130      	bne.n	80017c6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	689b      	ldr	r3, [r3, #8]
 8001768:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800176a:	697b      	ldr	r3, [r7, #20]
 800176c:	005b      	lsls	r3, r3, #1
 800176e:	2203      	movs	r2, #3
 8001770:	409a      	lsls	r2, r3
 8001772:	0013      	movs	r3, r2
 8001774:	43da      	mvns	r2, r3
 8001776:	693b      	ldr	r3, [r7, #16]
 8001778:	4013      	ands	r3, r2
 800177a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800177c:	683b      	ldr	r3, [r7, #0]
 800177e:	68da      	ldr	r2, [r3, #12]
 8001780:	697b      	ldr	r3, [r7, #20]
 8001782:	005b      	lsls	r3, r3, #1
 8001784:	409a      	lsls	r2, r3
 8001786:	0013      	movs	r3, r2
 8001788:	693a      	ldr	r2, [r7, #16]
 800178a:	4313      	orrs	r3, r2
 800178c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	693a      	ldr	r2, [r7, #16]
 8001792:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	685b      	ldr	r3, [r3, #4]
 8001798:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800179a:	2201      	movs	r2, #1
 800179c:	697b      	ldr	r3, [r7, #20]
 800179e:	409a      	lsls	r2, r3
 80017a0:	0013      	movs	r3, r2
 80017a2:	43da      	mvns	r2, r3
 80017a4:	693b      	ldr	r3, [r7, #16]
 80017a6:	4013      	ands	r3, r2
 80017a8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80017aa:	683b      	ldr	r3, [r7, #0]
 80017ac:	685b      	ldr	r3, [r3, #4]
 80017ae:	091b      	lsrs	r3, r3, #4
 80017b0:	2201      	movs	r2, #1
 80017b2:	401a      	ands	r2, r3
 80017b4:	697b      	ldr	r3, [r7, #20]
 80017b6:	409a      	lsls	r2, r3
 80017b8:	0013      	movs	r3, r2
 80017ba:	693a      	ldr	r2, [r7, #16]
 80017bc:	4313      	orrs	r3, r2
 80017be:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	693a      	ldr	r2, [r7, #16]
 80017c4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80017c6:	683b      	ldr	r3, [r7, #0]
 80017c8:	685b      	ldr	r3, [r3, #4]
 80017ca:	2203      	movs	r2, #3
 80017cc:	4013      	ands	r3, r2
 80017ce:	2b03      	cmp	r3, #3
 80017d0:	d017      	beq.n	8001802 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	68db      	ldr	r3, [r3, #12]
 80017d6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80017d8:	697b      	ldr	r3, [r7, #20]
 80017da:	005b      	lsls	r3, r3, #1
 80017dc:	2203      	movs	r2, #3
 80017de:	409a      	lsls	r2, r3
 80017e0:	0013      	movs	r3, r2
 80017e2:	43da      	mvns	r2, r3
 80017e4:	693b      	ldr	r3, [r7, #16]
 80017e6:	4013      	ands	r3, r2
 80017e8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80017ea:	683b      	ldr	r3, [r7, #0]
 80017ec:	689a      	ldr	r2, [r3, #8]
 80017ee:	697b      	ldr	r3, [r7, #20]
 80017f0:	005b      	lsls	r3, r3, #1
 80017f2:	409a      	lsls	r2, r3
 80017f4:	0013      	movs	r3, r2
 80017f6:	693a      	ldr	r2, [r7, #16]
 80017f8:	4313      	orrs	r3, r2
 80017fa:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	693a      	ldr	r2, [r7, #16]
 8001800:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001802:	683b      	ldr	r3, [r7, #0]
 8001804:	685b      	ldr	r3, [r3, #4]
 8001806:	2203      	movs	r2, #3
 8001808:	4013      	ands	r3, r2
 800180a:	2b02      	cmp	r3, #2
 800180c:	d123      	bne.n	8001856 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800180e:	697b      	ldr	r3, [r7, #20]
 8001810:	08da      	lsrs	r2, r3, #3
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	3208      	adds	r2, #8
 8001816:	0092      	lsls	r2, r2, #2
 8001818:	58d3      	ldr	r3, [r2, r3]
 800181a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800181c:	697b      	ldr	r3, [r7, #20]
 800181e:	2207      	movs	r2, #7
 8001820:	4013      	ands	r3, r2
 8001822:	009b      	lsls	r3, r3, #2
 8001824:	220f      	movs	r2, #15
 8001826:	409a      	lsls	r2, r3
 8001828:	0013      	movs	r3, r2
 800182a:	43da      	mvns	r2, r3
 800182c:	693b      	ldr	r3, [r7, #16]
 800182e:	4013      	ands	r3, r2
 8001830:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001832:	683b      	ldr	r3, [r7, #0]
 8001834:	691a      	ldr	r2, [r3, #16]
 8001836:	697b      	ldr	r3, [r7, #20]
 8001838:	2107      	movs	r1, #7
 800183a:	400b      	ands	r3, r1
 800183c:	009b      	lsls	r3, r3, #2
 800183e:	409a      	lsls	r2, r3
 8001840:	0013      	movs	r3, r2
 8001842:	693a      	ldr	r2, [r7, #16]
 8001844:	4313      	orrs	r3, r2
 8001846:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001848:	697b      	ldr	r3, [r7, #20]
 800184a:	08da      	lsrs	r2, r3, #3
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	3208      	adds	r2, #8
 8001850:	0092      	lsls	r2, r2, #2
 8001852:	6939      	ldr	r1, [r7, #16]
 8001854:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800185c:	697b      	ldr	r3, [r7, #20]
 800185e:	005b      	lsls	r3, r3, #1
 8001860:	2203      	movs	r2, #3
 8001862:	409a      	lsls	r2, r3
 8001864:	0013      	movs	r3, r2
 8001866:	43da      	mvns	r2, r3
 8001868:	693b      	ldr	r3, [r7, #16]
 800186a:	4013      	ands	r3, r2
 800186c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800186e:	683b      	ldr	r3, [r7, #0]
 8001870:	685b      	ldr	r3, [r3, #4]
 8001872:	2203      	movs	r2, #3
 8001874:	401a      	ands	r2, r3
 8001876:	697b      	ldr	r3, [r7, #20]
 8001878:	005b      	lsls	r3, r3, #1
 800187a:	409a      	lsls	r2, r3
 800187c:	0013      	movs	r3, r2
 800187e:	693a      	ldr	r2, [r7, #16]
 8001880:	4313      	orrs	r3, r2
 8001882:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	693a      	ldr	r2, [r7, #16]
 8001888:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800188a:	683b      	ldr	r3, [r7, #0]
 800188c:	685a      	ldr	r2, [r3, #4]
 800188e:	23c0      	movs	r3, #192	@ 0xc0
 8001890:	029b      	lsls	r3, r3, #10
 8001892:	4013      	ands	r3, r2
 8001894:	d100      	bne.n	8001898 <HAL_GPIO_Init+0x174>
 8001896:	e092      	b.n	80019be <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8001898:	4a50      	ldr	r2, [pc, #320]	@ (80019dc <HAL_GPIO_Init+0x2b8>)
 800189a:	697b      	ldr	r3, [r7, #20]
 800189c:	089b      	lsrs	r3, r3, #2
 800189e:	3318      	adds	r3, #24
 80018a0:	009b      	lsls	r3, r3, #2
 80018a2:	589b      	ldr	r3, [r3, r2]
 80018a4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 80018a6:	697b      	ldr	r3, [r7, #20]
 80018a8:	2203      	movs	r2, #3
 80018aa:	4013      	ands	r3, r2
 80018ac:	00db      	lsls	r3, r3, #3
 80018ae:	220f      	movs	r2, #15
 80018b0:	409a      	lsls	r2, r3
 80018b2:	0013      	movs	r3, r2
 80018b4:	43da      	mvns	r2, r3
 80018b6:	693b      	ldr	r3, [r7, #16]
 80018b8:	4013      	ands	r3, r2
 80018ba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80018bc:	687a      	ldr	r2, [r7, #4]
 80018be:	23a0      	movs	r3, #160	@ 0xa0
 80018c0:	05db      	lsls	r3, r3, #23
 80018c2:	429a      	cmp	r2, r3
 80018c4:	d013      	beq.n	80018ee <HAL_GPIO_Init+0x1ca>
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	4a45      	ldr	r2, [pc, #276]	@ (80019e0 <HAL_GPIO_Init+0x2bc>)
 80018ca:	4293      	cmp	r3, r2
 80018cc:	d00d      	beq.n	80018ea <HAL_GPIO_Init+0x1c6>
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	4a44      	ldr	r2, [pc, #272]	@ (80019e4 <HAL_GPIO_Init+0x2c0>)
 80018d2:	4293      	cmp	r3, r2
 80018d4:	d007      	beq.n	80018e6 <HAL_GPIO_Init+0x1c2>
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	4a43      	ldr	r2, [pc, #268]	@ (80019e8 <HAL_GPIO_Init+0x2c4>)
 80018da:	4293      	cmp	r3, r2
 80018dc:	d101      	bne.n	80018e2 <HAL_GPIO_Init+0x1be>
 80018de:	2303      	movs	r3, #3
 80018e0:	e006      	b.n	80018f0 <HAL_GPIO_Init+0x1cc>
 80018e2:	2305      	movs	r3, #5
 80018e4:	e004      	b.n	80018f0 <HAL_GPIO_Init+0x1cc>
 80018e6:	2302      	movs	r3, #2
 80018e8:	e002      	b.n	80018f0 <HAL_GPIO_Init+0x1cc>
 80018ea:	2301      	movs	r3, #1
 80018ec:	e000      	b.n	80018f0 <HAL_GPIO_Init+0x1cc>
 80018ee:	2300      	movs	r3, #0
 80018f0:	697a      	ldr	r2, [r7, #20]
 80018f2:	2103      	movs	r1, #3
 80018f4:	400a      	ands	r2, r1
 80018f6:	00d2      	lsls	r2, r2, #3
 80018f8:	4093      	lsls	r3, r2
 80018fa:	693a      	ldr	r2, [r7, #16]
 80018fc:	4313      	orrs	r3, r2
 80018fe:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8001900:	4936      	ldr	r1, [pc, #216]	@ (80019dc <HAL_GPIO_Init+0x2b8>)
 8001902:	697b      	ldr	r3, [r7, #20]
 8001904:	089b      	lsrs	r3, r3, #2
 8001906:	3318      	adds	r3, #24
 8001908:	009b      	lsls	r3, r3, #2
 800190a:	693a      	ldr	r2, [r7, #16]
 800190c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800190e:	4b33      	ldr	r3, [pc, #204]	@ (80019dc <HAL_GPIO_Init+0x2b8>)
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	43da      	mvns	r2, r3
 8001918:	693b      	ldr	r3, [r7, #16]
 800191a:	4013      	ands	r3, r2
 800191c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800191e:	683b      	ldr	r3, [r7, #0]
 8001920:	685a      	ldr	r2, [r3, #4]
 8001922:	2380      	movs	r3, #128	@ 0x80
 8001924:	035b      	lsls	r3, r3, #13
 8001926:	4013      	ands	r3, r2
 8001928:	d003      	beq.n	8001932 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 800192a:	693a      	ldr	r2, [r7, #16]
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	4313      	orrs	r3, r2
 8001930:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001932:	4b2a      	ldr	r3, [pc, #168]	@ (80019dc <HAL_GPIO_Init+0x2b8>)
 8001934:	693a      	ldr	r2, [r7, #16]
 8001936:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8001938:	4b28      	ldr	r3, [pc, #160]	@ (80019dc <HAL_GPIO_Init+0x2b8>)
 800193a:	685b      	ldr	r3, [r3, #4]
 800193c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800193e:	68fb      	ldr	r3, [r7, #12]
 8001940:	43da      	mvns	r2, r3
 8001942:	693b      	ldr	r3, [r7, #16]
 8001944:	4013      	ands	r3, r2
 8001946:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001948:	683b      	ldr	r3, [r7, #0]
 800194a:	685a      	ldr	r2, [r3, #4]
 800194c:	2380      	movs	r3, #128	@ 0x80
 800194e:	039b      	lsls	r3, r3, #14
 8001950:	4013      	ands	r3, r2
 8001952:	d003      	beq.n	800195c <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8001954:	693a      	ldr	r2, [r7, #16]
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	4313      	orrs	r3, r2
 800195a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800195c:	4b1f      	ldr	r3, [pc, #124]	@ (80019dc <HAL_GPIO_Init+0x2b8>)
 800195e:	693a      	ldr	r2, [r7, #16]
 8001960:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001962:	4a1e      	ldr	r2, [pc, #120]	@ (80019dc <HAL_GPIO_Init+0x2b8>)
 8001964:	2384      	movs	r3, #132	@ 0x84
 8001966:	58d3      	ldr	r3, [r2, r3]
 8001968:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	43da      	mvns	r2, r3
 800196e:	693b      	ldr	r3, [r7, #16]
 8001970:	4013      	ands	r3, r2
 8001972:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001974:	683b      	ldr	r3, [r7, #0]
 8001976:	685a      	ldr	r2, [r3, #4]
 8001978:	2380      	movs	r3, #128	@ 0x80
 800197a:	029b      	lsls	r3, r3, #10
 800197c:	4013      	ands	r3, r2
 800197e:	d003      	beq.n	8001988 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8001980:	693a      	ldr	r2, [r7, #16]
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	4313      	orrs	r3, r2
 8001986:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001988:	4914      	ldr	r1, [pc, #80]	@ (80019dc <HAL_GPIO_Init+0x2b8>)
 800198a:	2284      	movs	r2, #132	@ 0x84
 800198c:	693b      	ldr	r3, [r7, #16]
 800198e:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8001990:	4a12      	ldr	r2, [pc, #72]	@ (80019dc <HAL_GPIO_Init+0x2b8>)
 8001992:	2380      	movs	r3, #128	@ 0x80
 8001994:	58d3      	ldr	r3, [r2, r3]
 8001996:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	43da      	mvns	r2, r3
 800199c:	693b      	ldr	r3, [r7, #16]
 800199e:	4013      	ands	r3, r2
 80019a0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80019a2:	683b      	ldr	r3, [r7, #0]
 80019a4:	685a      	ldr	r2, [r3, #4]
 80019a6:	2380      	movs	r3, #128	@ 0x80
 80019a8:	025b      	lsls	r3, r3, #9
 80019aa:	4013      	ands	r3, r2
 80019ac:	d003      	beq.n	80019b6 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 80019ae:	693a      	ldr	r2, [r7, #16]
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	4313      	orrs	r3, r2
 80019b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80019b6:	4909      	ldr	r1, [pc, #36]	@ (80019dc <HAL_GPIO_Init+0x2b8>)
 80019b8:	2280      	movs	r2, #128	@ 0x80
 80019ba:	693b      	ldr	r3, [r7, #16]
 80019bc:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 80019be:	697b      	ldr	r3, [r7, #20]
 80019c0:	3301      	adds	r3, #1
 80019c2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80019c4:	683b      	ldr	r3, [r7, #0]
 80019c6:	681a      	ldr	r2, [r3, #0]
 80019c8:	697b      	ldr	r3, [r7, #20]
 80019ca:	40da      	lsrs	r2, r3
 80019cc:	1e13      	subs	r3, r2, #0
 80019ce:	d000      	beq.n	80019d2 <HAL_GPIO_Init+0x2ae>
 80019d0:	e6b0      	b.n	8001734 <HAL_GPIO_Init+0x10>
  }
}
 80019d2:	46c0      	nop			@ (mov r8, r8)
 80019d4:	46c0      	nop			@ (mov r8, r8)
 80019d6:	46bd      	mov	sp, r7
 80019d8:	b006      	add	sp, #24
 80019da:	bd80      	pop	{r7, pc}
 80019dc:	40021800 	.word	0x40021800
 80019e0:	50000400 	.word	0x50000400
 80019e4:	50000800 	.word	0x50000800
 80019e8:	50000c00 	.word	0x50000c00

080019ec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b082      	sub	sp, #8
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]
 80019f4:	0008      	movs	r0, r1
 80019f6:	0011      	movs	r1, r2
 80019f8:	1cbb      	adds	r3, r7, #2
 80019fa:	1c02      	adds	r2, r0, #0
 80019fc:	801a      	strh	r2, [r3, #0]
 80019fe:	1c7b      	adds	r3, r7, #1
 8001a00:	1c0a      	adds	r2, r1, #0
 8001a02:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001a04:	1c7b      	adds	r3, r7, #1
 8001a06:	781b      	ldrb	r3, [r3, #0]
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d004      	beq.n	8001a16 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001a0c:	1cbb      	adds	r3, r7, #2
 8001a0e:	881a      	ldrh	r2, [r3, #0]
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001a14:	e003      	b.n	8001a1e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001a16:	1cbb      	adds	r3, r7, #2
 8001a18:	881a      	ldrh	r2, [r3, #0]
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001a1e:	46c0      	nop			@ (mov r8, r8)
 8001a20:	46bd      	mov	sp, r7
 8001a22:	b002      	add	sp, #8
 8001a24:	bd80      	pop	{r7, pc}
	...

08001a28 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b084      	sub	sp, #16
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8001a30:	4b19      	ldr	r3, [pc, #100]	@ (8001a98 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	4a19      	ldr	r2, [pc, #100]	@ (8001a9c <HAL_PWREx_ControlVoltageScaling+0x74>)
 8001a36:	4013      	ands	r3, r2
 8001a38:	0019      	movs	r1, r3
 8001a3a:	4b17      	ldr	r3, [pc, #92]	@ (8001a98 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001a3c:	687a      	ldr	r2, [r7, #4]
 8001a3e:	430a      	orrs	r2, r1
 8001a40:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001a42:	687a      	ldr	r2, [r7, #4]
 8001a44:	2380      	movs	r3, #128	@ 0x80
 8001a46:	009b      	lsls	r3, r3, #2
 8001a48:	429a      	cmp	r2, r3
 8001a4a:	d11f      	bne.n	8001a8c <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8001a4c:	4b14      	ldr	r3, [pc, #80]	@ (8001aa0 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8001a4e:	681a      	ldr	r2, [r3, #0]
 8001a50:	0013      	movs	r3, r2
 8001a52:	005b      	lsls	r3, r3, #1
 8001a54:	189b      	adds	r3, r3, r2
 8001a56:	005b      	lsls	r3, r3, #1
 8001a58:	4912      	ldr	r1, [pc, #72]	@ (8001aa4 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8001a5a:	0018      	movs	r0, r3
 8001a5c:	f7fe fb66 	bl	800012c <__udivsi3>
 8001a60:	0003      	movs	r3, r0
 8001a62:	3301      	adds	r3, #1
 8001a64:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001a66:	e008      	b.n	8001a7a <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d003      	beq.n	8001a76 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	3b01      	subs	r3, #1
 8001a72:	60fb      	str	r3, [r7, #12]
 8001a74:	e001      	b.n	8001a7a <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8001a76:	2303      	movs	r3, #3
 8001a78:	e009      	b.n	8001a8e <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001a7a:	4b07      	ldr	r3, [pc, #28]	@ (8001a98 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001a7c:	695a      	ldr	r2, [r3, #20]
 8001a7e:	2380      	movs	r3, #128	@ 0x80
 8001a80:	00db      	lsls	r3, r3, #3
 8001a82:	401a      	ands	r2, r3
 8001a84:	2380      	movs	r3, #128	@ 0x80
 8001a86:	00db      	lsls	r3, r3, #3
 8001a88:	429a      	cmp	r2, r3
 8001a8a:	d0ed      	beq.n	8001a68 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8001a8c:	2300      	movs	r3, #0
}
 8001a8e:	0018      	movs	r0, r3
 8001a90:	46bd      	mov	sp, r7
 8001a92:	b004      	add	sp, #16
 8001a94:	bd80      	pop	{r7, pc}
 8001a96:	46c0      	nop			@ (mov r8, r8)
 8001a98:	40007000 	.word	0x40007000
 8001a9c:	fffff9ff 	.word	0xfffff9ff
 8001aa0:	200000c4 	.word	0x200000c4
 8001aa4:	000f4240 	.word	0x000f4240

08001aa8 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8001aac:	4b03      	ldr	r3, [pc, #12]	@ (8001abc <LL_RCC_GetAPB1Prescaler+0x14>)
 8001aae:	689a      	ldr	r2, [r3, #8]
 8001ab0:	23e0      	movs	r3, #224	@ 0xe0
 8001ab2:	01db      	lsls	r3, r3, #7
 8001ab4:	4013      	ands	r3, r2
}
 8001ab6:	0018      	movs	r0, r3
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	bd80      	pop	{r7, pc}
 8001abc:	40021000 	.word	0x40021000

08001ac0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b088      	sub	sp, #32
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d101      	bne.n	8001ad2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001ace:	2301      	movs	r3, #1
 8001ad0:	e2f3      	b.n	80020ba <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	2201      	movs	r2, #1
 8001ad8:	4013      	ands	r3, r2
 8001ada:	d100      	bne.n	8001ade <HAL_RCC_OscConfig+0x1e>
 8001adc:	e07c      	b.n	8001bd8 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001ade:	4bc3      	ldr	r3, [pc, #780]	@ (8001dec <HAL_RCC_OscConfig+0x32c>)
 8001ae0:	689b      	ldr	r3, [r3, #8]
 8001ae2:	2238      	movs	r2, #56	@ 0x38
 8001ae4:	4013      	ands	r3, r2
 8001ae6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001ae8:	4bc0      	ldr	r3, [pc, #768]	@ (8001dec <HAL_RCC_OscConfig+0x32c>)
 8001aea:	68db      	ldr	r3, [r3, #12]
 8001aec:	2203      	movs	r2, #3
 8001aee:	4013      	ands	r3, r2
 8001af0:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8001af2:	69bb      	ldr	r3, [r7, #24]
 8001af4:	2b10      	cmp	r3, #16
 8001af6:	d102      	bne.n	8001afe <HAL_RCC_OscConfig+0x3e>
 8001af8:	697b      	ldr	r3, [r7, #20]
 8001afa:	2b03      	cmp	r3, #3
 8001afc:	d002      	beq.n	8001b04 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8001afe:	69bb      	ldr	r3, [r7, #24]
 8001b00:	2b08      	cmp	r3, #8
 8001b02:	d10b      	bne.n	8001b1c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b04:	4bb9      	ldr	r3, [pc, #740]	@ (8001dec <HAL_RCC_OscConfig+0x32c>)
 8001b06:	681a      	ldr	r2, [r3, #0]
 8001b08:	2380      	movs	r3, #128	@ 0x80
 8001b0a:	029b      	lsls	r3, r3, #10
 8001b0c:	4013      	ands	r3, r2
 8001b0e:	d062      	beq.n	8001bd6 <HAL_RCC_OscConfig+0x116>
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	685b      	ldr	r3, [r3, #4]
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d15e      	bne.n	8001bd6 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8001b18:	2301      	movs	r3, #1
 8001b1a:	e2ce      	b.n	80020ba <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	685a      	ldr	r2, [r3, #4]
 8001b20:	2380      	movs	r3, #128	@ 0x80
 8001b22:	025b      	lsls	r3, r3, #9
 8001b24:	429a      	cmp	r2, r3
 8001b26:	d107      	bne.n	8001b38 <HAL_RCC_OscConfig+0x78>
 8001b28:	4bb0      	ldr	r3, [pc, #704]	@ (8001dec <HAL_RCC_OscConfig+0x32c>)
 8001b2a:	681a      	ldr	r2, [r3, #0]
 8001b2c:	4baf      	ldr	r3, [pc, #700]	@ (8001dec <HAL_RCC_OscConfig+0x32c>)
 8001b2e:	2180      	movs	r1, #128	@ 0x80
 8001b30:	0249      	lsls	r1, r1, #9
 8001b32:	430a      	orrs	r2, r1
 8001b34:	601a      	str	r2, [r3, #0]
 8001b36:	e020      	b.n	8001b7a <HAL_RCC_OscConfig+0xba>
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	685a      	ldr	r2, [r3, #4]
 8001b3c:	23a0      	movs	r3, #160	@ 0xa0
 8001b3e:	02db      	lsls	r3, r3, #11
 8001b40:	429a      	cmp	r2, r3
 8001b42:	d10e      	bne.n	8001b62 <HAL_RCC_OscConfig+0xa2>
 8001b44:	4ba9      	ldr	r3, [pc, #676]	@ (8001dec <HAL_RCC_OscConfig+0x32c>)
 8001b46:	681a      	ldr	r2, [r3, #0]
 8001b48:	4ba8      	ldr	r3, [pc, #672]	@ (8001dec <HAL_RCC_OscConfig+0x32c>)
 8001b4a:	2180      	movs	r1, #128	@ 0x80
 8001b4c:	02c9      	lsls	r1, r1, #11
 8001b4e:	430a      	orrs	r2, r1
 8001b50:	601a      	str	r2, [r3, #0]
 8001b52:	4ba6      	ldr	r3, [pc, #664]	@ (8001dec <HAL_RCC_OscConfig+0x32c>)
 8001b54:	681a      	ldr	r2, [r3, #0]
 8001b56:	4ba5      	ldr	r3, [pc, #660]	@ (8001dec <HAL_RCC_OscConfig+0x32c>)
 8001b58:	2180      	movs	r1, #128	@ 0x80
 8001b5a:	0249      	lsls	r1, r1, #9
 8001b5c:	430a      	orrs	r2, r1
 8001b5e:	601a      	str	r2, [r3, #0]
 8001b60:	e00b      	b.n	8001b7a <HAL_RCC_OscConfig+0xba>
 8001b62:	4ba2      	ldr	r3, [pc, #648]	@ (8001dec <HAL_RCC_OscConfig+0x32c>)
 8001b64:	681a      	ldr	r2, [r3, #0]
 8001b66:	4ba1      	ldr	r3, [pc, #644]	@ (8001dec <HAL_RCC_OscConfig+0x32c>)
 8001b68:	49a1      	ldr	r1, [pc, #644]	@ (8001df0 <HAL_RCC_OscConfig+0x330>)
 8001b6a:	400a      	ands	r2, r1
 8001b6c:	601a      	str	r2, [r3, #0]
 8001b6e:	4b9f      	ldr	r3, [pc, #636]	@ (8001dec <HAL_RCC_OscConfig+0x32c>)
 8001b70:	681a      	ldr	r2, [r3, #0]
 8001b72:	4b9e      	ldr	r3, [pc, #632]	@ (8001dec <HAL_RCC_OscConfig+0x32c>)
 8001b74:	499f      	ldr	r1, [pc, #636]	@ (8001df4 <HAL_RCC_OscConfig+0x334>)
 8001b76:	400a      	ands	r2, r1
 8001b78:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	685b      	ldr	r3, [r3, #4]
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d014      	beq.n	8001bac <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b82:	f7ff fafd 	bl	8001180 <HAL_GetTick>
 8001b86:	0003      	movs	r3, r0
 8001b88:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001b8a:	e008      	b.n	8001b9e <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b8c:	f7ff faf8 	bl	8001180 <HAL_GetTick>
 8001b90:	0002      	movs	r2, r0
 8001b92:	693b      	ldr	r3, [r7, #16]
 8001b94:	1ad3      	subs	r3, r2, r3
 8001b96:	2b64      	cmp	r3, #100	@ 0x64
 8001b98:	d901      	bls.n	8001b9e <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8001b9a:	2303      	movs	r3, #3
 8001b9c:	e28d      	b.n	80020ba <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001b9e:	4b93      	ldr	r3, [pc, #588]	@ (8001dec <HAL_RCC_OscConfig+0x32c>)
 8001ba0:	681a      	ldr	r2, [r3, #0]
 8001ba2:	2380      	movs	r3, #128	@ 0x80
 8001ba4:	029b      	lsls	r3, r3, #10
 8001ba6:	4013      	ands	r3, r2
 8001ba8:	d0f0      	beq.n	8001b8c <HAL_RCC_OscConfig+0xcc>
 8001baa:	e015      	b.n	8001bd8 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bac:	f7ff fae8 	bl	8001180 <HAL_GetTick>
 8001bb0:	0003      	movs	r3, r0
 8001bb2:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001bb4:	e008      	b.n	8001bc8 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001bb6:	f7ff fae3 	bl	8001180 <HAL_GetTick>
 8001bba:	0002      	movs	r2, r0
 8001bbc:	693b      	ldr	r3, [r7, #16]
 8001bbe:	1ad3      	subs	r3, r2, r3
 8001bc0:	2b64      	cmp	r3, #100	@ 0x64
 8001bc2:	d901      	bls.n	8001bc8 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8001bc4:	2303      	movs	r3, #3
 8001bc6:	e278      	b.n	80020ba <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001bc8:	4b88      	ldr	r3, [pc, #544]	@ (8001dec <HAL_RCC_OscConfig+0x32c>)
 8001bca:	681a      	ldr	r2, [r3, #0]
 8001bcc:	2380      	movs	r3, #128	@ 0x80
 8001bce:	029b      	lsls	r3, r3, #10
 8001bd0:	4013      	ands	r3, r2
 8001bd2:	d1f0      	bne.n	8001bb6 <HAL_RCC_OscConfig+0xf6>
 8001bd4:	e000      	b.n	8001bd8 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001bd6:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	2202      	movs	r2, #2
 8001bde:	4013      	ands	r3, r2
 8001be0:	d100      	bne.n	8001be4 <HAL_RCC_OscConfig+0x124>
 8001be2:	e099      	b.n	8001d18 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001be4:	4b81      	ldr	r3, [pc, #516]	@ (8001dec <HAL_RCC_OscConfig+0x32c>)
 8001be6:	689b      	ldr	r3, [r3, #8]
 8001be8:	2238      	movs	r2, #56	@ 0x38
 8001bea:	4013      	ands	r3, r2
 8001bec:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001bee:	4b7f      	ldr	r3, [pc, #508]	@ (8001dec <HAL_RCC_OscConfig+0x32c>)
 8001bf0:	68db      	ldr	r3, [r3, #12]
 8001bf2:	2203      	movs	r2, #3
 8001bf4:	4013      	ands	r3, r2
 8001bf6:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8001bf8:	69bb      	ldr	r3, [r7, #24]
 8001bfa:	2b10      	cmp	r3, #16
 8001bfc:	d102      	bne.n	8001c04 <HAL_RCC_OscConfig+0x144>
 8001bfe:	697b      	ldr	r3, [r7, #20]
 8001c00:	2b02      	cmp	r3, #2
 8001c02:	d002      	beq.n	8001c0a <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8001c04:	69bb      	ldr	r3, [r7, #24]
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d135      	bne.n	8001c76 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001c0a:	4b78      	ldr	r3, [pc, #480]	@ (8001dec <HAL_RCC_OscConfig+0x32c>)
 8001c0c:	681a      	ldr	r2, [r3, #0]
 8001c0e:	2380      	movs	r3, #128	@ 0x80
 8001c10:	00db      	lsls	r3, r3, #3
 8001c12:	4013      	ands	r3, r2
 8001c14:	d005      	beq.n	8001c22 <HAL_RCC_OscConfig+0x162>
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	68db      	ldr	r3, [r3, #12]
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d101      	bne.n	8001c22 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8001c1e:	2301      	movs	r3, #1
 8001c20:	e24b      	b.n	80020ba <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c22:	4b72      	ldr	r3, [pc, #456]	@ (8001dec <HAL_RCC_OscConfig+0x32c>)
 8001c24:	685b      	ldr	r3, [r3, #4]
 8001c26:	4a74      	ldr	r2, [pc, #464]	@ (8001df8 <HAL_RCC_OscConfig+0x338>)
 8001c28:	4013      	ands	r3, r2
 8001c2a:	0019      	movs	r1, r3
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	695b      	ldr	r3, [r3, #20]
 8001c30:	021a      	lsls	r2, r3, #8
 8001c32:	4b6e      	ldr	r3, [pc, #440]	@ (8001dec <HAL_RCC_OscConfig+0x32c>)
 8001c34:	430a      	orrs	r2, r1
 8001c36:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001c38:	69bb      	ldr	r3, [r7, #24]
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d112      	bne.n	8001c64 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001c3e:	4b6b      	ldr	r3, [pc, #428]	@ (8001dec <HAL_RCC_OscConfig+0x32c>)
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	4a6e      	ldr	r2, [pc, #440]	@ (8001dfc <HAL_RCC_OscConfig+0x33c>)
 8001c44:	4013      	ands	r3, r2
 8001c46:	0019      	movs	r1, r3
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	691a      	ldr	r2, [r3, #16]
 8001c4c:	4b67      	ldr	r3, [pc, #412]	@ (8001dec <HAL_RCC_OscConfig+0x32c>)
 8001c4e:	430a      	orrs	r2, r1
 8001c50:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8001c52:	4b66      	ldr	r3, [pc, #408]	@ (8001dec <HAL_RCC_OscConfig+0x32c>)
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	0adb      	lsrs	r3, r3, #11
 8001c58:	2207      	movs	r2, #7
 8001c5a:	4013      	ands	r3, r2
 8001c5c:	4a68      	ldr	r2, [pc, #416]	@ (8001e00 <HAL_RCC_OscConfig+0x340>)
 8001c5e:	40da      	lsrs	r2, r3
 8001c60:	4b68      	ldr	r3, [pc, #416]	@ (8001e04 <HAL_RCC_OscConfig+0x344>)
 8001c62:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001c64:	4b68      	ldr	r3, [pc, #416]	@ (8001e08 <HAL_RCC_OscConfig+0x348>)
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	0018      	movs	r0, r3
 8001c6a:	f7ff f81f 	bl	8000cac <HAL_InitTick>
 8001c6e:	1e03      	subs	r3, r0, #0
 8001c70:	d051      	beq.n	8001d16 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8001c72:	2301      	movs	r3, #1
 8001c74:	e221      	b.n	80020ba <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	68db      	ldr	r3, [r3, #12]
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d030      	beq.n	8001ce0 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8001c7e:	4b5b      	ldr	r3, [pc, #364]	@ (8001dec <HAL_RCC_OscConfig+0x32c>)
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	4a5e      	ldr	r2, [pc, #376]	@ (8001dfc <HAL_RCC_OscConfig+0x33c>)
 8001c84:	4013      	ands	r3, r2
 8001c86:	0019      	movs	r1, r3
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	691a      	ldr	r2, [r3, #16]
 8001c8c:	4b57      	ldr	r3, [pc, #348]	@ (8001dec <HAL_RCC_OscConfig+0x32c>)
 8001c8e:	430a      	orrs	r2, r1
 8001c90:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8001c92:	4b56      	ldr	r3, [pc, #344]	@ (8001dec <HAL_RCC_OscConfig+0x32c>)
 8001c94:	681a      	ldr	r2, [r3, #0]
 8001c96:	4b55      	ldr	r3, [pc, #340]	@ (8001dec <HAL_RCC_OscConfig+0x32c>)
 8001c98:	2180      	movs	r1, #128	@ 0x80
 8001c9a:	0049      	lsls	r1, r1, #1
 8001c9c:	430a      	orrs	r2, r1
 8001c9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ca0:	f7ff fa6e 	bl	8001180 <HAL_GetTick>
 8001ca4:	0003      	movs	r3, r0
 8001ca6:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001ca8:	e008      	b.n	8001cbc <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001caa:	f7ff fa69 	bl	8001180 <HAL_GetTick>
 8001cae:	0002      	movs	r2, r0
 8001cb0:	693b      	ldr	r3, [r7, #16]
 8001cb2:	1ad3      	subs	r3, r2, r3
 8001cb4:	2b02      	cmp	r3, #2
 8001cb6:	d901      	bls.n	8001cbc <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8001cb8:	2303      	movs	r3, #3
 8001cba:	e1fe      	b.n	80020ba <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001cbc:	4b4b      	ldr	r3, [pc, #300]	@ (8001dec <HAL_RCC_OscConfig+0x32c>)
 8001cbe:	681a      	ldr	r2, [r3, #0]
 8001cc0:	2380      	movs	r3, #128	@ 0x80
 8001cc2:	00db      	lsls	r3, r3, #3
 8001cc4:	4013      	ands	r3, r2
 8001cc6:	d0f0      	beq.n	8001caa <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cc8:	4b48      	ldr	r3, [pc, #288]	@ (8001dec <HAL_RCC_OscConfig+0x32c>)
 8001cca:	685b      	ldr	r3, [r3, #4]
 8001ccc:	4a4a      	ldr	r2, [pc, #296]	@ (8001df8 <HAL_RCC_OscConfig+0x338>)
 8001cce:	4013      	ands	r3, r2
 8001cd0:	0019      	movs	r1, r3
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	695b      	ldr	r3, [r3, #20]
 8001cd6:	021a      	lsls	r2, r3, #8
 8001cd8:	4b44      	ldr	r3, [pc, #272]	@ (8001dec <HAL_RCC_OscConfig+0x32c>)
 8001cda:	430a      	orrs	r2, r1
 8001cdc:	605a      	str	r2, [r3, #4]
 8001cde:	e01b      	b.n	8001d18 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8001ce0:	4b42      	ldr	r3, [pc, #264]	@ (8001dec <HAL_RCC_OscConfig+0x32c>)
 8001ce2:	681a      	ldr	r2, [r3, #0]
 8001ce4:	4b41      	ldr	r3, [pc, #260]	@ (8001dec <HAL_RCC_OscConfig+0x32c>)
 8001ce6:	4949      	ldr	r1, [pc, #292]	@ (8001e0c <HAL_RCC_OscConfig+0x34c>)
 8001ce8:	400a      	ands	r2, r1
 8001cea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cec:	f7ff fa48 	bl	8001180 <HAL_GetTick>
 8001cf0:	0003      	movs	r3, r0
 8001cf2:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001cf4:	e008      	b.n	8001d08 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001cf6:	f7ff fa43 	bl	8001180 <HAL_GetTick>
 8001cfa:	0002      	movs	r2, r0
 8001cfc:	693b      	ldr	r3, [r7, #16]
 8001cfe:	1ad3      	subs	r3, r2, r3
 8001d00:	2b02      	cmp	r3, #2
 8001d02:	d901      	bls.n	8001d08 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8001d04:	2303      	movs	r3, #3
 8001d06:	e1d8      	b.n	80020ba <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001d08:	4b38      	ldr	r3, [pc, #224]	@ (8001dec <HAL_RCC_OscConfig+0x32c>)
 8001d0a:	681a      	ldr	r2, [r3, #0]
 8001d0c:	2380      	movs	r3, #128	@ 0x80
 8001d0e:	00db      	lsls	r3, r3, #3
 8001d10:	4013      	ands	r3, r2
 8001d12:	d1f0      	bne.n	8001cf6 <HAL_RCC_OscConfig+0x236>
 8001d14:	e000      	b.n	8001d18 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001d16:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	2208      	movs	r2, #8
 8001d1e:	4013      	ands	r3, r2
 8001d20:	d047      	beq.n	8001db2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001d22:	4b32      	ldr	r3, [pc, #200]	@ (8001dec <HAL_RCC_OscConfig+0x32c>)
 8001d24:	689b      	ldr	r3, [r3, #8]
 8001d26:	2238      	movs	r2, #56	@ 0x38
 8001d28:	4013      	ands	r3, r2
 8001d2a:	2b18      	cmp	r3, #24
 8001d2c:	d10a      	bne.n	8001d44 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8001d2e:	4b2f      	ldr	r3, [pc, #188]	@ (8001dec <HAL_RCC_OscConfig+0x32c>)
 8001d30:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d32:	2202      	movs	r2, #2
 8001d34:	4013      	ands	r3, r2
 8001d36:	d03c      	beq.n	8001db2 <HAL_RCC_OscConfig+0x2f2>
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	699b      	ldr	r3, [r3, #24]
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d138      	bne.n	8001db2 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8001d40:	2301      	movs	r3, #1
 8001d42:	e1ba      	b.n	80020ba <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	699b      	ldr	r3, [r3, #24]
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d019      	beq.n	8001d80 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8001d4c:	4b27      	ldr	r3, [pc, #156]	@ (8001dec <HAL_RCC_OscConfig+0x32c>)
 8001d4e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001d50:	4b26      	ldr	r3, [pc, #152]	@ (8001dec <HAL_RCC_OscConfig+0x32c>)
 8001d52:	2101      	movs	r1, #1
 8001d54:	430a      	orrs	r2, r1
 8001d56:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d58:	f7ff fa12 	bl	8001180 <HAL_GetTick>
 8001d5c:	0003      	movs	r3, r0
 8001d5e:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001d60:	e008      	b.n	8001d74 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d62:	f7ff fa0d 	bl	8001180 <HAL_GetTick>
 8001d66:	0002      	movs	r2, r0
 8001d68:	693b      	ldr	r3, [r7, #16]
 8001d6a:	1ad3      	subs	r3, r2, r3
 8001d6c:	2b02      	cmp	r3, #2
 8001d6e:	d901      	bls.n	8001d74 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8001d70:	2303      	movs	r3, #3
 8001d72:	e1a2      	b.n	80020ba <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001d74:	4b1d      	ldr	r3, [pc, #116]	@ (8001dec <HAL_RCC_OscConfig+0x32c>)
 8001d76:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d78:	2202      	movs	r2, #2
 8001d7a:	4013      	ands	r3, r2
 8001d7c:	d0f1      	beq.n	8001d62 <HAL_RCC_OscConfig+0x2a2>
 8001d7e:	e018      	b.n	8001db2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8001d80:	4b1a      	ldr	r3, [pc, #104]	@ (8001dec <HAL_RCC_OscConfig+0x32c>)
 8001d82:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001d84:	4b19      	ldr	r3, [pc, #100]	@ (8001dec <HAL_RCC_OscConfig+0x32c>)
 8001d86:	2101      	movs	r1, #1
 8001d88:	438a      	bics	r2, r1
 8001d8a:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d8c:	f7ff f9f8 	bl	8001180 <HAL_GetTick>
 8001d90:	0003      	movs	r3, r0
 8001d92:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001d94:	e008      	b.n	8001da8 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d96:	f7ff f9f3 	bl	8001180 <HAL_GetTick>
 8001d9a:	0002      	movs	r2, r0
 8001d9c:	693b      	ldr	r3, [r7, #16]
 8001d9e:	1ad3      	subs	r3, r2, r3
 8001da0:	2b02      	cmp	r3, #2
 8001da2:	d901      	bls.n	8001da8 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8001da4:	2303      	movs	r3, #3
 8001da6:	e188      	b.n	80020ba <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001da8:	4b10      	ldr	r3, [pc, #64]	@ (8001dec <HAL_RCC_OscConfig+0x32c>)
 8001daa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001dac:	2202      	movs	r2, #2
 8001dae:	4013      	ands	r3, r2
 8001db0:	d1f1      	bne.n	8001d96 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	2204      	movs	r2, #4
 8001db8:	4013      	ands	r3, r2
 8001dba:	d100      	bne.n	8001dbe <HAL_RCC_OscConfig+0x2fe>
 8001dbc:	e0c6      	b.n	8001f4c <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001dbe:	231f      	movs	r3, #31
 8001dc0:	18fb      	adds	r3, r7, r3
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001dc6:	4b09      	ldr	r3, [pc, #36]	@ (8001dec <HAL_RCC_OscConfig+0x32c>)
 8001dc8:	689b      	ldr	r3, [r3, #8]
 8001dca:	2238      	movs	r2, #56	@ 0x38
 8001dcc:	4013      	ands	r3, r2
 8001dce:	2b20      	cmp	r3, #32
 8001dd0:	d11e      	bne.n	8001e10 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8001dd2:	4b06      	ldr	r3, [pc, #24]	@ (8001dec <HAL_RCC_OscConfig+0x32c>)
 8001dd4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001dd6:	2202      	movs	r2, #2
 8001dd8:	4013      	ands	r3, r2
 8001dda:	d100      	bne.n	8001dde <HAL_RCC_OscConfig+0x31e>
 8001ddc:	e0b6      	b.n	8001f4c <HAL_RCC_OscConfig+0x48c>
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	689b      	ldr	r3, [r3, #8]
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d000      	beq.n	8001de8 <HAL_RCC_OscConfig+0x328>
 8001de6:	e0b1      	b.n	8001f4c <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8001de8:	2301      	movs	r3, #1
 8001dea:	e166      	b.n	80020ba <HAL_RCC_OscConfig+0x5fa>
 8001dec:	40021000 	.word	0x40021000
 8001df0:	fffeffff 	.word	0xfffeffff
 8001df4:	fffbffff 	.word	0xfffbffff
 8001df8:	ffff80ff 	.word	0xffff80ff
 8001dfc:	ffffc7ff 	.word	0xffffc7ff
 8001e00:	00f42400 	.word	0x00f42400
 8001e04:	200000c4 	.word	0x200000c4
 8001e08:	200000c8 	.word	0x200000c8
 8001e0c:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001e10:	4bac      	ldr	r3, [pc, #688]	@ (80020c4 <HAL_RCC_OscConfig+0x604>)
 8001e12:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001e14:	2380      	movs	r3, #128	@ 0x80
 8001e16:	055b      	lsls	r3, r3, #21
 8001e18:	4013      	ands	r3, r2
 8001e1a:	d101      	bne.n	8001e20 <HAL_RCC_OscConfig+0x360>
 8001e1c:	2301      	movs	r3, #1
 8001e1e:	e000      	b.n	8001e22 <HAL_RCC_OscConfig+0x362>
 8001e20:	2300      	movs	r3, #0
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d011      	beq.n	8001e4a <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8001e26:	4ba7      	ldr	r3, [pc, #668]	@ (80020c4 <HAL_RCC_OscConfig+0x604>)
 8001e28:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001e2a:	4ba6      	ldr	r3, [pc, #664]	@ (80020c4 <HAL_RCC_OscConfig+0x604>)
 8001e2c:	2180      	movs	r1, #128	@ 0x80
 8001e2e:	0549      	lsls	r1, r1, #21
 8001e30:	430a      	orrs	r2, r1
 8001e32:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001e34:	4ba3      	ldr	r3, [pc, #652]	@ (80020c4 <HAL_RCC_OscConfig+0x604>)
 8001e36:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001e38:	2380      	movs	r3, #128	@ 0x80
 8001e3a:	055b      	lsls	r3, r3, #21
 8001e3c:	4013      	ands	r3, r2
 8001e3e:	60fb      	str	r3, [r7, #12]
 8001e40:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8001e42:	231f      	movs	r3, #31
 8001e44:	18fb      	adds	r3, r7, r3
 8001e46:	2201      	movs	r2, #1
 8001e48:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001e4a:	4b9f      	ldr	r3, [pc, #636]	@ (80020c8 <HAL_RCC_OscConfig+0x608>)
 8001e4c:	681a      	ldr	r2, [r3, #0]
 8001e4e:	2380      	movs	r3, #128	@ 0x80
 8001e50:	005b      	lsls	r3, r3, #1
 8001e52:	4013      	ands	r3, r2
 8001e54:	d11a      	bne.n	8001e8c <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001e56:	4b9c      	ldr	r3, [pc, #624]	@ (80020c8 <HAL_RCC_OscConfig+0x608>)
 8001e58:	681a      	ldr	r2, [r3, #0]
 8001e5a:	4b9b      	ldr	r3, [pc, #620]	@ (80020c8 <HAL_RCC_OscConfig+0x608>)
 8001e5c:	2180      	movs	r1, #128	@ 0x80
 8001e5e:	0049      	lsls	r1, r1, #1
 8001e60:	430a      	orrs	r2, r1
 8001e62:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8001e64:	f7ff f98c 	bl	8001180 <HAL_GetTick>
 8001e68:	0003      	movs	r3, r0
 8001e6a:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001e6c:	e008      	b.n	8001e80 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e6e:	f7ff f987 	bl	8001180 <HAL_GetTick>
 8001e72:	0002      	movs	r2, r0
 8001e74:	693b      	ldr	r3, [r7, #16]
 8001e76:	1ad3      	subs	r3, r2, r3
 8001e78:	2b02      	cmp	r3, #2
 8001e7a:	d901      	bls.n	8001e80 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8001e7c:	2303      	movs	r3, #3
 8001e7e:	e11c      	b.n	80020ba <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001e80:	4b91      	ldr	r3, [pc, #580]	@ (80020c8 <HAL_RCC_OscConfig+0x608>)
 8001e82:	681a      	ldr	r2, [r3, #0]
 8001e84:	2380      	movs	r3, #128	@ 0x80
 8001e86:	005b      	lsls	r3, r3, #1
 8001e88:	4013      	ands	r3, r2
 8001e8a:	d0f0      	beq.n	8001e6e <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	689b      	ldr	r3, [r3, #8]
 8001e90:	2b01      	cmp	r3, #1
 8001e92:	d106      	bne.n	8001ea2 <HAL_RCC_OscConfig+0x3e2>
 8001e94:	4b8b      	ldr	r3, [pc, #556]	@ (80020c4 <HAL_RCC_OscConfig+0x604>)
 8001e96:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001e98:	4b8a      	ldr	r3, [pc, #552]	@ (80020c4 <HAL_RCC_OscConfig+0x604>)
 8001e9a:	2101      	movs	r1, #1
 8001e9c:	430a      	orrs	r2, r1
 8001e9e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001ea0:	e01c      	b.n	8001edc <HAL_RCC_OscConfig+0x41c>
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	689b      	ldr	r3, [r3, #8]
 8001ea6:	2b05      	cmp	r3, #5
 8001ea8:	d10c      	bne.n	8001ec4 <HAL_RCC_OscConfig+0x404>
 8001eaa:	4b86      	ldr	r3, [pc, #536]	@ (80020c4 <HAL_RCC_OscConfig+0x604>)
 8001eac:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001eae:	4b85      	ldr	r3, [pc, #532]	@ (80020c4 <HAL_RCC_OscConfig+0x604>)
 8001eb0:	2104      	movs	r1, #4
 8001eb2:	430a      	orrs	r2, r1
 8001eb4:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001eb6:	4b83      	ldr	r3, [pc, #524]	@ (80020c4 <HAL_RCC_OscConfig+0x604>)
 8001eb8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001eba:	4b82      	ldr	r3, [pc, #520]	@ (80020c4 <HAL_RCC_OscConfig+0x604>)
 8001ebc:	2101      	movs	r1, #1
 8001ebe:	430a      	orrs	r2, r1
 8001ec0:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001ec2:	e00b      	b.n	8001edc <HAL_RCC_OscConfig+0x41c>
 8001ec4:	4b7f      	ldr	r3, [pc, #508]	@ (80020c4 <HAL_RCC_OscConfig+0x604>)
 8001ec6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001ec8:	4b7e      	ldr	r3, [pc, #504]	@ (80020c4 <HAL_RCC_OscConfig+0x604>)
 8001eca:	2101      	movs	r1, #1
 8001ecc:	438a      	bics	r2, r1
 8001ece:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001ed0:	4b7c      	ldr	r3, [pc, #496]	@ (80020c4 <HAL_RCC_OscConfig+0x604>)
 8001ed2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001ed4:	4b7b      	ldr	r3, [pc, #492]	@ (80020c4 <HAL_RCC_OscConfig+0x604>)
 8001ed6:	2104      	movs	r1, #4
 8001ed8:	438a      	bics	r2, r1
 8001eda:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	689b      	ldr	r3, [r3, #8]
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d014      	beq.n	8001f0e <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ee4:	f7ff f94c 	bl	8001180 <HAL_GetTick>
 8001ee8:	0003      	movs	r3, r0
 8001eea:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001eec:	e009      	b.n	8001f02 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001eee:	f7ff f947 	bl	8001180 <HAL_GetTick>
 8001ef2:	0002      	movs	r2, r0
 8001ef4:	693b      	ldr	r3, [r7, #16]
 8001ef6:	1ad3      	subs	r3, r2, r3
 8001ef8:	4a74      	ldr	r2, [pc, #464]	@ (80020cc <HAL_RCC_OscConfig+0x60c>)
 8001efa:	4293      	cmp	r3, r2
 8001efc:	d901      	bls.n	8001f02 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8001efe:	2303      	movs	r3, #3
 8001f00:	e0db      	b.n	80020ba <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001f02:	4b70      	ldr	r3, [pc, #448]	@ (80020c4 <HAL_RCC_OscConfig+0x604>)
 8001f04:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f06:	2202      	movs	r2, #2
 8001f08:	4013      	ands	r3, r2
 8001f0a:	d0f0      	beq.n	8001eee <HAL_RCC_OscConfig+0x42e>
 8001f0c:	e013      	b.n	8001f36 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f0e:	f7ff f937 	bl	8001180 <HAL_GetTick>
 8001f12:	0003      	movs	r3, r0
 8001f14:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001f16:	e009      	b.n	8001f2c <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f18:	f7ff f932 	bl	8001180 <HAL_GetTick>
 8001f1c:	0002      	movs	r2, r0
 8001f1e:	693b      	ldr	r3, [r7, #16]
 8001f20:	1ad3      	subs	r3, r2, r3
 8001f22:	4a6a      	ldr	r2, [pc, #424]	@ (80020cc <HAL_RCC_OscConfig+0x60c>)
 8001f24:	4293      	cmp	r3, r2
 8001f26:	d901      	bls.n	8001f2c <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8001f28:	2303      	movs	r3, #3
 8001f2a:	e0c6      	b.n	80020ba <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001f2c:	4b65      	ldr	r3, [pc, #404]	@ (80020c4 <HAL_RCC_OscConfig+0x604>)
 8001f2e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001f30:	2202      	movs	r2, #2
 8001f32:	4013      	ands	r3, r2
 8001f34:	d1f0      	bne.n	8001f18 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8001f36:	231f      	movs	r3, #31
 8001f38:	18fb      	adds	r3, r7, r3
 8001f3a:	781b      	ldrb	r3, [r3, #0]
 8001f3c:	2b01      	cmp	r3, #1
 8001f3e:	d105      	bne.n	8001f4c <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8001f40:	4b60      	ldr	r3, [pc, #384]	@ (80020c4 <HAL_RCC_OscConfig+0x604>)
 8001f42:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001f44:	4b5f      	ldr	r3, [pc, #380]	@ (80020c4 <HAL_RCC_OscConfig+0x604>)
 8001f46:	4962      	ldr	r1, [pc, #392]	@ (80020d0 <HAL_RCC_OscConfig+0x610>)
 8001f48:	400a      	ands	r2, r1
 8001f4a:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	69db      	ldr	r3, [r3, #28]
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d100      	bne.n	8001f56 <HAL_RCC_OscConfig+0x496>
 8001f54:	e0b0      	b.n	80020b8 <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001f56:	4b5b      	ldr	r3, [pc, #364]	@ (80020c4 <HAL_RCC_OscConfig+0x604>)
 8001f58:	689b      	ldr	r3, [r3, #8]
 8001f5a:	2238      	movs	r2, #56	@ 0x38
 8001f5c:	4013      	ands	r3, r2
 8001f5e:	2b10      	cmp	r3, #16
 8001f60:	d100      	bne.n	8001f64 <HAL_RCC_OscConfig+0x4a4>
 8001f62:	e078      	b.n	8002056 <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	69db      	ldr	r3, [r3, #28]
 8001f68:	2b02      	cmp	r3, #2
 8001f6a:	d153      	bne.n	8002014 <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f6c:	4b55      	ldr	r3, [pc, #340]	@ (80020c4 <HAL_RCC_OscConfig+0x604>)
 8001f6e:	681a      	ldr	r2, [r3, #0]
 8001f70:	4b54      	ldr	r3, [pc, #336]	@ (80020c4 <HAL_RCC_OscConfig+0x604>)
 8001f72:	4958      	ldr	r1, [pc, #352]	@ (80020d4 <HAL_RCC_OscConfig+0x614>)
 8001f74:	400a      	ands	r2, r1
 8001f76:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f78:	f7ff f902 	bl	8001180 <HAL_GetTick>
 8001f7c:	0003      	movs	r3, r0
 8001f7e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001f80:	e008      	b.n	8001f94 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f82:	f7ff f8fd 	bl	8001180 <HAL_GetTick>
 8001f86:	0002      	movs	r2, r0
 8001f88:	693b      	ldr	r3, [r7, #16]
 8001f8a:	1ad3      	subs	r3, r2, r3
 8001f8c:	2b02      	cmp	r3, #2
 8001f8e:	d901      	bls.n	8001f94 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8001f90:	2303      	movs	r3, #3
 8001f92:	e092      	b.n	80020ba <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001f94:	4b4b      	ldr	r3, [pc, #300]	@ (80020c4 <HAL_RCC_OscConfig+0x604>)
 8001f96:	681a      	ldr	r2, [r3, #0]
 8001f98:	2380      	movs	r3, #128	@ 0x80
 8001f9a:	049b      	lsls	r3, r3, #18
 8001f9c:	4013      	ands	r3, r2
 8001f9e:	d1f0      	bne.n	8001f82 <HAL_RCC_OscConfig+0x4c2>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else /* !RCC_PLLQ_SUPPORT */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001fa0:	4b48      	ldr	r3, [pc, #288]	@ (80020c4 <HAL_RCC_OscConfig+0x604>)
 8001fa2:	68db      	ldr	r3, [r3, #12]
 8001fa4:	4a4c      	ldr	r2, [pc, #304]	@ (80020d8 <HAL_RCC_OscConfig+0x618>)
 8001fa6:	4013      	ands	r3, r2
 8001fa8:	0019      	movs	r1, r3
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	6a1a      	ldr	r2, [r3, #32]
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fb2:	431a      	orrs	r2, r3
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fb8:	021b      	lsls	r3, r3, #8
 8001fba:	431a      	orrs	r2, r3
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fc0:	431a      	orrs	r2, r3
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fc6:	431a      	orrs	r2, r3
 8001fc8:	4b3e      	ldr	r3, [pc, #248]	@ (80020c4 <HAL_RCC_OscConfig+0x604>)
 8001fca:	430a      	orrs	r2, r1
 8001fcc:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001fce:	4b3d      	ldr	r3, [pc, #244]	@ (80020c4 <HAL_RCC_OscConfig+0x604>)
 8001fd0:	681a      	ldr	r2, [r3, #0]
 8001fd2:	4b3c      	ldr	r3, [pc, #240]	@ (80020c4 <HAL_RCC_OscConfig+0x604>)
 8001fd4:	2180      	movs	r1, #128	@ 0x80
 8001fd6:	0449      	lsls	r1, r1, #17
 8001fd8:	430a      	orrs	r2, r1
 8001fda:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8001fdc:	4b39      	ldr	r3, [pc, #228]	@ (80020c4 <HAL_RCC_OscConfig+0x604>)
 8001fde:	68da      	ldr	r2, [r3, #12]
 8001fe0:	4b38      	ldr	r3, [pc, #224]	@ (80020c4 <HAL_RCC_OscConfig+0x604>)
 8001fe2:	2180      	movs	r1, #128	@ 0x80
 8001fe4:	0549      	lsls	r1, r1, #21
 8001fe6:	430a      	orrs	r2, r1
 8001fe8:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fea:	f7ff f8c9 	bl	8001180 <HAL_GetTick>
 8001fee:	0003      	movs	r3, r0
 8001ff0:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001ff2:	e008      	b.n	8002006 <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ff4:	f7ff f8c4 	bl	8001180 <HAL_GetTick>
 8001ff8:	0002      	movs	r2, r0
 8001ffa:	693b      	ldr	r3, [r7, #16]
 8001ffc:	1ad3      	subs	r3, r2, r3
 8001ffe:	2b02      	cmp	r3, #2
 8002000:	d901      	bls.n	8002006 <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 8002002:	2303      	movs	r3, #3
 8002004:	e059      	b.n	80020ba <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002006:	4b2f      	ldr	r3, [pc, #188]	@ (80020c4 <HAL_RCC_OscConfig+0x604>)
 8002008:	681a      	ldr	r2, [r3, #0]
 800200a:	2380      	movs	r3, #128	@ 0x80
 800200c:	049b      	lsls	r3, r3, #18
 800200e:	4013      	ands	r3, r2
 8002010:	d0f0      	beq.n	8001ff4 <HAL_RCC_OscConfig+0x534>
 8002012:	e051      	b.n	80020b8 <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002014:	4b2b      	ldr	r3, [pc, #172]	@ (80020c4 <HAL_RCC_OscConfig+0x604>)
 8002016:	681a      	ldr	r2, [r3, #0]
 8002018:	4b2a      	ldr	r3, [pc, #168]	@ (80020c4 <HAL_RCC_OscConfig+0x604>)
 800201a:	492e      	ldr	r1, [pc, #184]	@ (80020d4 <HAL_RCC_OscConfig+0x614>)
 800201c:	400a      	ands	r2, r1
 800201e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002020:	f7ff f8ae 	bl	8001180 <HAL_GetTick>
 8002024:	0003      	movs	r3, r0
 8002026:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002028:	e008      	b.n	800203c <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800202a:	f7ff f8a9 	bl	8001180 <HAL_GetTick>
 800202e:	0002      	movs	r2, r0
 8002030:	693b      	ldr	r3, [r7, #16]
 8002032:	1ad3      	subs	r3, r2, r3
 8002034:	2b02      	cmp	r3, #2
 8002036:	d901      	bls.n	800203c <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 8002038:	2303      	movs	r3, #3
 800203a:	e03e      	b.n	80020ba <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800203c:	4b21      	ldr	r3, [pc, #132]	@ (80020c4 <HAL_RCC_OscConfig+0x604>)
 800203e:	681a      	ldr	r2, [r3, #0]
 8002040:	2380      	movs	r3, #128	@ 0x80
 8002042:	049b      	lsls	r3, r3, #18
 8002044:	4013      	ands	r3, r2
 8002046:	d1f0      	bne.n	800202a <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 8002048:	4b1e      	ldr	r3, [pc, #120]	@ (80020c4 <HAL_RCC_OscConfig+0x604>)
 800204a:	68da      	ldr	r2, [r3, #12]
 800204c:	4b1d      	ldr	r3, [pc, #116]	@ (80020c4 <HAL_RCC_OscConfig+0x604>)
 800204e:	4923      	ldr	r1, [pc, #140]	@ (80020dc <HAL_RCC_OscConfig+0x61c>)
 8002050:	400a      	ands	r2, r1
 8002052:	60da      	str	r2, [r3, #12]
 8002054:	e030      	b.n	80020b8 <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	69db      	ldr	r3, [r3, #28]
 800205a:	2b01      	cmp	r3, #1
 800205c:	d101      	bne.n	8002062 <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 800205e:	2301      	movs	r3, #1
 8002060:	e02b      	b.n	80020ba <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8002062:	4b18      	ldr	r3, [pc, #96]	@ (80020c4 <HAL_RCC_OscConfig+0x604>)
 8002064:	68db      	ldr	r3, [r3, #12]
 8002066:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002068:	697b      	ldr	r3, [r7, #20]
 800206a:	2203      	movs	r2, #3
 800206c:	401a      	ands	r2, r3
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	6a1b      	ldr	r3, [r3, #32]
 8002072:	429a      	cmp	r2, r3
 8002074:	d11e      	bne.n	80020b4 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002076:	697b      	ldr	r3, [r7, #20]
 8002078:	2270      	movs	r2, #112	@ 0x70
 800207a:	401a      	ands	r2, r3
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002080:	429a      	cmp	r2, r3
 8002082:	d117      	bne.n	80020b4 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002084:	697a      	ldr	r2, [r7, #20]
 8002086:	23fe      	movs	r3, #254	@ 0xfe
 8002088:	01db      	lsls	r3, r3, #7
 800208a:	401a      	ands	r2, r3
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002090:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002092:	429a      	cmp	r2, r3
 8002094:	d10e      	bne.n	80020b4 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002096:	697a      	ldr	r2, [r7, #20]
 8002098:	23f8      	movs	r3, #248	@ 0xf8
 800209a:	039b      	lsls	r3, r3, #14
 800209c:	401a      	ands	r2, r3
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80020a2:	429a      	cmp	r2, r3
 80020a4:	d106      	bne.n	80020b4 <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80020a6:	697b      	ldr	r3, [r7, #20]
 80020a8:	0f5b      	lsrs	r3, r3, #29
 80020aa:	075a      	lsls	r2, r3, #29
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80020b0:	429a      	cmp	r2, r3
 80020b2:	d001      	beq.n	80020b8 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 80020b4:	2301      	movs	r3, #1
 80020b6:	e000      	b.n	80020ba <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 80020b8:	2300      	movs	r3, #0
}
 80020ba:	0018      	movs	r0, r3
 80020bc:	46bd      	mov	sp, r7
 80020be:	b008      	add	sp, #32
 80020c0:	bd80      	pop	{r7, pc}
 80020c2:	46c0      	nop			@ (mov r8, r8)
 80020c4:	40021000 	.word	0x40021000
 80020c8:	40007000 	.word	0x40007000
 80020cc:	00001388 	.word	0x00001388
 80020d0:	efffffff 	.word	0xefffffff
 80020d4:	feffffff 	.word	0xfeffffff
 80020d8:	1fc1808c 	.word	0x1fc1808c
 80020dc:	effefffc 	.word	0xeffefffc

080020e0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b084      	sub	sp, #16
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
 80020e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d101      	bne.n	80020f4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80020f0:	2301      	movs	r3, #1
 80020f2:	e0e9      	b.n	80022c8 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80020f4:	4b76      	ldr	r3, [pc, #472]	@ (80022d0 <HAL_RCC_ClockConfig+0x1f0>)
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	2207      	movs	r2, #7
 80020fa:	4013      	ands	r3, r2
 80020fc:	683a      	ldr	r2, [r7, #0]
 80020fe:	429a      	cmp	r2, r3
 8002100:	d91e      	bls.n	8002140 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002102:	4b73      	ldr	r3, [pc, #460]	@ (80022d0 <HAL_RCC_ClockConfig+0x1f0>)
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	2207      	movs	r2, #7
 8002108:	4393      	bics	r3, r2
 800210a:	0019      	movs	r1, r3
 800210c:	4b70      	ldr	r3, [pc, #448]	@ (80022d0 <HAL_RCC_ClockConfig+0x1f0>)
 800210e:	683a      	ldr	r2, [r7, #0]
 8002110:	430a      	orrs	r2, r1
 8002112:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002114:	f7ff f834 	bl	8001180 <HAL_GetTick>
 8002118:	0003      	movs	r3, r0
 800211a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800211c:	e009      	b.n	8002132 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800211e:	f7ff f82f 	bl	8001180 <HAL_GetTick>
 8002122:	0002      	movs	r2, r0
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	1ad3      	subs	r3, r2, r3
 8002128:	4a6a      	ldr	r2, [pc, #424]	@ (80022d4 <HAL_RCC_ClockConfig+0x1f4>)
 800212a:	4293      	cmp	r3, r2
 800212c:	d901      	bls.n	8002132 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800212e:	2303      	movs	r3, #3
 8002130:	e0ca      	b.n	80022c8 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002132:	4b67      	ldr	r3, [pc, #412]	@ (80022d0 <HAL_RCC_ClockConfig+0x1f0>)
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	2207      	movs	r2, #7
 8002138:	4013      	ands	r3, r2
 800213a:	683a      	ldr	r2, [r7, #0]
 800213c:	429a      	cmp	r2, r3
 800213e:	d1ee      	bne.n	800211e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	2202      	movs	r2, #2
 8002146:	4013      	ands	r3, r2
 8002148:	d015      	beq.n	8002176 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	2204      	movs	r2, #4
 8002150:	4013      	ands	r3, r2
 8002152:	d006      	beq.n	8002162 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002154:	4b60      	ldr	r3, [pc, #384]	@ (80022d8 <HAL_RCC_ClockConfig+0x1f8>)
 8002156:	689a      	ldr	r2, [r3, #8]
 8002158:	4b5f      	ldr	r3, [pc, #380]	@ (80022d8 <HAL_RCC_ClockConfig+0x1f8>)
 800215a:	21e0      	movs	r1, #224	@ 0xe0
 800215c:	01c9      	lsls	r1, r1, #7
 800215e:	430a      	orrs	r2, r1
 8002160:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002162:	4b5d      	ldr	r3, [pc, #372]	@ (80022d8 <HAL_RCC_ClockConfig+0x1f8>)
 8002164:	689b      	ldr	r3, [r3, #8]
 8002166:	4a5d      	ldr	r2, [pc, #372]	@ (80022dc <HAL_RCC_ClockConfig+0x1fc>)
 8002168:	4013      	ands	r3, r2
 800216a:	0019      	movs	r1, r3
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	689a      	ldr	r2, [r3, #8]
 8002170:	4b59      	ldr	r3, [pc, #356]	@ (80022d8 <HAL_RCC_ClockConfig+0x1f8>)
 8002172:	430a      	orrs	r2, r1
 8002174:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	2201      	movs	r2, #1
 800217c:	4013      	ands	r3, r2
 800217e:	d057      	beq.n	8002230 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	685b      	ldr	r3, [r3, #4]
 8002184:	2b01      	cmp	r3, #1
 8002186:	d107      	bne.n	8002198 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002188:	4b53      	ldr	r3, [pc, #332]	@ (80022d8 <HAL_RCC_ClockConfig+0x1f8>)
 800218a:	681a      	ldr	r2, [r3, #0]
 800218c:	2380      	movs	r3, #128	@ 0x80
 800218e:	029b      	lsls	r3, r3, #10
 8002190:	4013      	ands	r3, r2
 8002192:	d12b      	bne.n	80021ec <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8002194:	2301      	movs	r3, #1
 8002196:	e097      	b.n	80022c8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	685b      	ldr	r3, [r3, #4]
 800219c:	2b02      	cmp	r3, #2
 800219e:	d107      	bne.n	80021b0 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80021a0:	4b4d      	ldr	r3, [pc, #308]	@ (80022d8 <HAL_RCC_ClockConfig+0x1f8>)
 80021a2:	681a      	ldr	r2, [r3, #0]
 80021a4:	2380      	movs	r3, #128	@ 0x80
 80021a6:	049b      	lsls	r3, r3, #18
 80021a8:	4013      	ands	r3, r2
 80021aa:	d11f      	bne.n	80021ec <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80021ac:	2301      	movs	r3, #1
 80021ae:	e08b      	b.n	80022c8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	685b      	ldr	r3, [r3, #4]
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d107      	bne.n	80021c8 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80021b8:	4b47      	ldr	r3, [pc, #284]	@ (80022d8 <HAL_RCC_ClockConfig+0x1f8>)
 80021ba:	681a      	ldr	r2, [r3, #0]
 80021bc:	2380      	movs	r3, #128	@ 0x80
 80021be:	00db      	lsls	r3, r3, #3
 80021c0:	4013      	ands	r3, r2
 80021c2:	d113      	bne.n	80021ec <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80021c4:	2301      	movs	r3, #1
 80021c6:	e07f      	b.n	80022c8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	685b      	ldr	r3, [r3, #4]
 80021cc:	2b03      	cmp	r3, #3
 80021ce:	d106      	bne.n	80021de <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80021d0:	4b41      	ldr	r3, [pc, #260]	@ (80022d8 <HAL_RCC_ClockConfig+0x1f8>)
 80021d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80021d4:	2202      	movs	r2, #2
 80021d6:	4013      	ands	r3, r2
 80021d8:	d108      	bne.n	80021ec <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80021da:	2301      	movs	r3, #1
 80021dc:	e074      	b.n	80022c8 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80021de:	4b3e      	ldr	r3, [pc, #248]	@ (80022d8 <HAL_RCC_ClockConfig+0x1f8>)
 80021e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80021e2:	2202      	movs	r2, #2
 80021e4:	4013      	ands	r3, r2
 80021e6:	d101      	bne.n	80021ec <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80021e8:	2301      	movs	r3, #1
 80021ea:	e06d      	b.n	80022c8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80021ec:	4b3a      	ldr	r3, [pc, #232]	@ (80022d8 <HAL_RCC_ClockConfig+0x1f8>)
 80021ee:	689b      	ldr	r3, [r3, #8]
 80021f0:	2207      	movs	r2, #7
 80021f2:	4393      	bics	r3, r2
 80021f4:	0019      	movs	r1, r3
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	685a      	ldr	r2, [r3, #4]
 80021fa:	4b37      	ldr	r3, [pc, #220]	@ (80022d8 <HAL_RCC_ClockConfig+0x1f8>)
 80021fc:	430a      	orrs	r2, r1
 80021fe:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002200:	f7fe ffbe 	bl	8001180 <HAL_GetTick>
 8002204:	0003      	movs	r3, r0
 8002206:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002208:	e009      	b.n	800221e <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800220a:	f7fe ffb9 	bl	8001180 <HAL_GetTick>
 800220e:	0002      	movs	r2, r0
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	1ad3      	subs	r3, r2, r3
 8002214:	4a2f      	ldr	r2, [pc, #188]	@ (80022d4 <HAL_RCC_ClockConfig+0x1f4>)
 8002216:	4293      	cmp	r3, r2
 8002218:	d901      	bls.n	800221e <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800221a:	2303      	movs	r3, #3
 800221c:	e054      	b.n	80022c8 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800221e:	4b2e      	ldr	r3, [pc, #184]	@ (80022d8 <HAL_RCC_ClockConfig+0x1f8>)
 8002220:	689b      	ldr	r3, [r3, #8]
 8002222:	2238      	movs	r2, #56	@ 0x38
 8002224:	401a      	ands	r2, r3
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	685b      	ldr	r3, [r3, #4]
 800222a:	00db      	lsls	r3, r3, #3
 800222c:	429a      	cmp	r2, r3
 800222e:	d1ec      	bne.n	800220a <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002230:	4b27      	ldr	r3, [pc, #156]	@ (80022d0 <HAL_RCC_ClockConfig+0x1f0>)
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	2207      	movs	r2, #7
 8002236:	4013      	ands	r3, r2
 8002238:	683a      	ldr	r2, [r7, #0]
 800223a:	429a      	cmp	r2, r3
 800223c:	d21e      	bcs.n	800227c <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800223e:	4b24      	ldr	r3, [pc, #144]	@ (80022d0 <HAL_RCC_ClockConfig+0x1f0>)
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	2207      	movs	r2, #7
 8002244:	4393      	bics	r3, r2
 8002246:	0019      	movs	r1, r3
 8002248:	4b21      	ldr	r3, [pc, #132]	@ (80022d0 <HAL_RCC_ClockConfig+0x1f0>)
 800224a:	683a      	ldr	r2, [r7, #0]
 800224c:	430a      	orrs	r2, r1
 800224e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002250:	f7fe ff96 	bl	8001180 <HAL_GetTick>
 8002254:	0003      	movs	r3, r0
 8002256:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002258:	e009      	b.n	800226e <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800225a:	f7fe ff91 	bl	8001180 <HAL_GetTick>
 800225e:	0002      	movs	r2, r0
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	1ad3      	subs	r3, r2, r3
 8002264:	4a1b      	ldr	r2, [pc, #108]	@ (80022d4 <HAL_RCC_ClockConfig+0x1f4>)
 8002266:	4293      	cmp	r3, r2
 8002268:	d901      	bls.n	800226e <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 800226a:	2303      	movs	r3, #3
 800226c:	e02c      	b.n	80022c8 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800226e:	4b18      	ldr	r3, [pc, #96]	@ (80022d0 <HAL_RCC_ClockConfig+0x1f0>)
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	2207      	movs	r2, #7
 8002274:	4013      	ands	r3, r2
 8002276:	683a      	ldr	r2, [r7, #0]
 8002278:	429a      	cmp	r2, r3
 800227a:	d1ee      	bne.n	800225a <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	2204      	movs	r2, #4
 8002282:	4013      	ands	r3, r2
 8002284:	d009      	beq.n	800229a <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002286:	4b14      	ldr	r3, [pc, #80]	@ (80022d8 <HAL_RCC_ClockConfig+0x1f8>)
 8002288:	689b      	ldr	r3, [r3, #8]
 800228a:	4a15      	ldr	r2, [pc, #84]	@ (80022e0 <HAL_RCC_ClockConfig+0x200>)
 800228c:	4013      	ands	r3, r2
 800228e:	0019      	movs	r1, r3
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	68da      	ldr	r2, [r3, #12]
 8002294:	4b10      	ldr	r3, [pc, #64]	@ (80022d8 <HAL_RCC_ClockConfig+0x1f8>)
 8002296:	430a      	orrs	r2, r1
 8002298:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800229a:	f000 f829 	bl	80022f0 <HAL_RCC_GetSysClockFreq>
 800229e:	0001      	movs	r1, r0
 80022a0:	4b0d      	ldr	r3, [pc, #52]	@ (80022d8 <HAL_RCC_ClockConfig+0x1f8>)
 80022a2:	689b      	ldr	r3, [r3, #8]
 80022a4:	0a1b      	lsrs	r3, r3, #8
 80022a6:	220f      	movs	r2, #15
 80022a8:	401a      	ands	r2, r3
 80022aa:	4b0e      	ldr	r3, [pc, #56]	@ (80022e4 <HAL_RCC_ClockConfig+0x204>)
 80022ac:	0092      	lsls	r2, r2, #2
 80022ae:	58d3      	ldr	r3, [r2, r3]
 80022b0:	221f      	movs	r2, #31
 80022b2:	4013      	ands	r3, r2
 80022b4:	000a      	movs	r2, r1
 80022b6:	40da      	lsrs	r2, r3
 80022b8:	4b0b      	ldr	r3, [pc, #44]	@ (80022e8 <HAL_RCC_ClockConfig+0x208>)
 80022ba:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80022bc:	4b0b      	ldr	r3, [pc, #44]	@ (80022ec <HAL_RCC_ClockConfig+0x20c>)
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	0018      	movs	r0, r3
 80022c2:	f7fe fcf3 	bl	8000cac <HAL_InitTick>
 80022c6:	0003      	movs	r3, r0
}
 80022c8:	0018      	movs	r0, r3
 80022ca:	46bd      	mov	sp, r7
 80022cc:	b004      	add	sp, #16
 80022ce:	bd80      	pop	{r7, pc}
 80022d0:	40022000 	.word	0x40022000
 80022d4:	00001388 	.word	0x00001388
 80022d8:	40021000 	.word	0x40021000
 80022dc:	fffff0ff 	.word	0xfffff0ff
 80022e0:	ffff8fff 	.word	0xffff8fff
 80022e4:	0800be2c 	.word	0x0800be2c
 80022e8:	200000c4 	.word	0x200000c4
 80022ec:	200000c8 	.word	0x200000c8

080022f0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b086      	sub	sp, #24
 80022f4:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80022f6:	4b3c      	ldr	r3, [pc, #240]	@ (80023e8 <HAL_RCC_GetSysClockFreq+0xf8>)
 80022f8:	689b      	ldr	r3, [r3, #8]
 80022fa:	2238      	movs	r2, #56	@ 0x38
 80022fc:	4013      	ands	r3, r2
 80022fe:	d10f      	bne.n	8002320 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8002300:	4b39      	ldr	r3, [pc, #228]	@ (80023e8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	0adb      	lsrs	r3, r3, #11
 8002306:	2207      	movs	r2, #7
 8002308:	4013      	ands	r3, r2
 800230a:	2201      	movs	r2, #1
 800230c:	409a      	lsls	r2, r3
 800230e:	0013      	movs	r3, r2
 8002310:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8002312:	6839      	ldr	r1, [r7, #0]
 8002314:	4835      	ldr	r0, [pc, #212]	@ (80023ec <HAL_RCC_GetSysClockFreq+0xfc>)
 8002316:	f7fd ff09 	bl	800012c <__udivsi3>
 800231a:	0003      	movs	r3, r0
 800231c:	613b      	str	r3, [r7, #16]
 800231e:	e05d      	b.n	80023dc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002320:	4b31      	ldr	r3, [pc, #196]	@ (80023e8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002322:	689b      	ldr	r3, [r3, #8]
 8002324:	2238      	movs	r2, #56	@ 0x38
 8002326:	4013      	ands	r3, r2
 8002328:	2b08      	cmp	r3, #8
 800232a:	d102      	bne.n	8002332 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800232c:	4b30      	ldr	r3, [pc, #192]	@ (80023f0 <HAL_RCC_GetSysClockFreq+0x100>)
 800232e:	613b      	str	r3, [r7, #16]
 8002330:	e054      	b.n	80023dc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002332:	4b2d      	ldr	r3, [pc, #180]	@ (80023e8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002334:	689b      	ldr	r3, [r3, #8]
 8002336:	2238      	movs	r2, #56	@ 0x38
 8002338:	4013      	ands	r3, r2
 800233a:	2b10      	cmp	r3, #16
 800233c:	d138      	bne.n	80023b0 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 800233e:	4b2a      	ldr	r3, [pc, #168]	@ (80023e8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002340:	68db      	ldr	r3, [r3, #12]
 8002342:	2203      	movs	r2, #3
 8002344:	4013      	ands	r3, r2
 8002346:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002348:	4b27      	ldr	r3, [pc, #156]	@ (80023e8 <HAL_RCC_GetSysClockFreq+0xf8>)
 800234a:	68db      	ldr	r3, [r3, #12]
 800234c:	091b      	lsrs	r3, r3, #4
 800234e:	2207      	movs	r2, #7
 8002350:	4013      	ands	r3, r2
 8002352:	3301      	adds	r3, #1
 8002354:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	2b03      	cmp	r3, #3
 800235a:	d10d      	bne.n	8002378 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800235c:	68b9      	ldr	r1, [r7, #8]
 800235e:	4824      	ldr	r0, [pc, #144]	@ (80023f0 <HAL_RCC_GetSysClockFreq+0x100>)
 8002360:	f7fd fee4 	bl	800012c <__udivsi3>
 8002364:	0003      	movs	r3, r0
 8002366:	0019      	movs	r1, r3
 8002368:	4b1f      	ldr	r3, [pc, #124]	@ (80023e8 <HAL_RCC_GetSysClockFreq+0xf8>)
 800236a:	68db      	ldr	r3, [r3, #12]
 800236c:	0a1b      	lsrs	r3, r3, #8
 800236e:	227f      	movs	r2, #127	@ 0x7f
 8002370:	4013      	ands	r3, r2
 8002372:	434b      	muls	r3, r1
 8002374:	617b      	str	r3, [r7, #20]
        break;
 8002376:	e00d      	b.n	8002394 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8002378:	68b9      	ldr	r1, [r7, #8]
 800237a:	481c      	ldr	r0, [pc, #112]	@ (80023ec <HAL_RCC_GetSysClockFreq+0xfc>)
 800237c:	f7fd fed6 	bl	800012c <__udivsi3>
 8002380:	0003      	movs	r3, r0
 8002382:	0019      	movs	r1, r3
 8002384:	4b18      	ldr	r3, [pc, #96]	@ (80023e8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002386:	68db      	ldr	r3, [r3, #12]
 8002388:	0a1b      	lsrs	r3, r3, #8
 800238a:	227f      	movs	r2, #127	@ 0x7f
 800238c:	4013      	ands	r3, r2
 800238e:	434b      	muls	r3, r1
 8002390:	617b      	str	r3, [r7, #20]
        break;
 8002392:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8002394:	4b14      	ldr	r3, [pc, #80]	@ (80023e8 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002396:	68db      	ldr	r3, [r3, #12]
 8002398:	0f5b      	lsrs	r3, r3, #29
 800239a:	2207      	movs	r2, #7
 800239c:	4013      	ands	r3, r2
 800239e:	3301      	adds	r3, #1
 80023a0:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80023a2:	6879      	ldr	r1, [r7, #4]
 80023a4:	6978      	ldr	r0, [r7, #20]
 80023a6:	f7fd fec1 	bl	800012c <__udivsi3>
 80023aa:	0003      	movs	r3, r0
 80023ac:	613b      	str	r3, [r7, #16]
 80023ae:	e015      	b.n	80023dc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80023b0:	4b0d      	ldr	r3, [pc, #52]	@ (80023e8 <HAL_RCC_GetSysClockFreq+0xf8>)
 80023b2:	689b      	ldr	r3, [r3, #8]
 80023b4:	2238      	movs	r2, #56	@ 0x38
 80023b6:	4013      	ands	r3, r2
 80023b8:	2b20      	cmp	r3, #32
 80023ba:	d103      	bne.n	80023c4 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 80023bc:	2380      	movs	r3, #128	@ 0x80
 80023be:	021b      	lsls	r3, r3, #8
 80023c0:	613b      	str	r3, [r7, #16]
 80023c2:	e00b      	b.n	80023dc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80023c4:	4b08      	ldr	r3, [pc, #32]	@ (80023e8 <HAL_RCC_GetSysClockFreq+0xf8>)
 80023c6:	689b      	ldr	r3, [r3, #8]
 80023c8:	2238      	movs	r2, #56	@ 0x38
 80023ca:	4013      	ands	r3, r2
 80023cc:	2b18      	cmp	r3, #24
 80023ce:	d103      	bne.n	80023d8 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 80023d0:	23fa      	movs	r3, #250	@ 0xfa
 80023d2:	01db      	lsls	r3, r3, #7
 80023d4:	613b      	str	r3, [r7, #16]
 80023d6:	e001      	b.n	80023dc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 80023d8:	2300      	movs	r3, #0
 80023da:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80023dc:	693b      	ldr	r3, [r7, #16]
}
 80023de:	0018      	movs	r0, r3
 80023e0:	46bd      	mov	sp, r7
 80023e2:	b006      	add	sp, #24
 80023e4:	bd80      	pop	{r7, pc}
 80023e6:	46c0      	nop			@ (mov r8, r8)
 80023e8:	40021000 	.word	0x40021000
 80023ec:	00f42400 	.word	0x00f42400
 80023f0:	007a1200 	.word	0x007a1200

080023f4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80023f8:	4b02      	ldr	r3, [pc, #8]	@ (8002404 <HAL_RCC_GetHCLKFreq+0x10>)
 80023fa:	681b      	ldr	r3, [r3, #0]
}
 80023fc:	0018      	movs	r0, r3
 80023fe:	46bd      	mov	sp, r7
 8002400:	bd80      	pop	{r7, pc}
 8002402:	46c0      	nop			@ (mov r8, r8)
 8002404:	200000c4 	.word	0x200000c4

08002408 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002408:	b5b0      	push	{r4, r5, r7, lr}
 800240a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800240c:	f7ff fff2 	bl	80023f4 <HAL_RCC_GetHCLKFreq>
 8002410:	0004      	movs	r4, r0
 8002412:	f7ff fb49 	bl	8001aa8 <LL_RCC_GetAPB1Prescaler>
 8002416:	0003      	movs	r3, r0
 8002418:	0b1a      	lsrs	r2, r3, #12
 800241a:	4b05      	ldr	r3, [pc, #20]	@ (8002430 <HAL_RCC_GetPCLK1Freq+0x28>)
 800241c:	0092      	lsls	r2, r2, #2
 800241e:	58d3      	ldr	r3, [r2, r3]
 8002420:	221f      	movs	r2, #31
 8002422:	4013      	ands	r3, r2
 8002424:	40dc      	lsrs	r4, r3
 8002426:	0023      	movs	r3, r4
}
 8002428:	0018      	movs	r0, r3
 800242a:	46bd      	mov	sp, r7
 800242c:	bdb0      	pop	{r4, r5, r7, pc}
 800242e:	46c0      	nop			@ (mov r8, r8)
 8002430:	0800be6c 	.word	0x0800be6c

08002434 <HAL_RCC_GetClockConfig>:
  *                           will be configured.
  * @param  pFLatency         Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b082      	sub	sp, #8
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
 800243c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1;
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	2207      	movs	r2, #7
 8002442:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002444:	4b0e      	ldr	r3, [pc, #56]	@ (8002480 <HAL_RCC_GetClockConfig+0x4c>)
 8002446:	689b      	ldr	r3, [r3, #8]
 8002448:	2207      	movs	r2, #7
 800244a:	401a      	ands	r2, r3
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002450:	4b0b      	ldr	r3, [pc, #44]	@ (8002480 <HAL_RCC_GetClockConfig+0x4c>)
 8002452:	689a      	ldr	r2, [r3, #8]
 8002454:	23f0      	movs	r3, #240	@ 0xf0
 8002456:	011b      	lsls	r3, r3, #4
 8002458:	401a      	ands	r2, r3
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE);
 800245e:	4b08      	ldr	r3, [pc, #32]	@ (8002480 <HAL_RCC_GetClockConfig+0x4c>)
 8002460:	689a      	ldr	r2, [r3, #8]
 8002462:	23e0      	movs	r3, #224	@ 0xe0
 8002464:	01db      	lsls	r3, r3, #7
 8002466:	401a      	ands	r2, r3
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	60da      	str	r2, [r3, #12]


  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800246c:	4b05      	ldr	r3, [pc, #20]	@ (8002484 <HAL_RCC_GetClockConfig+0x50>)
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	2207      	movs	r2, #7
 8002472:	401a      	ands	r2, r3
 8002474:	683b      	ldr	r3, [r7, #0]
 8002476:	601a      	str	r2, [r3, #0]
}
 8002478:	46c0      	nop			@ (mov r8, r8)
 800247a:	46bd      	mov	sp, r7
 800247c:	b002      	add	sp, #8
 800247e:	bd80      	pop	{r7, pc}
 8002480:	40021000 	.word	0x40021000
 8002484:	40022000 	.word	0x40022000

08002488 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	b086      	sub	sp, #24
 800248c:	af00      	add	r7, sp, #0
 800248e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8002490:	2313      	movs	r3, #19
 8002492:	18fb      	adds	r3, r7, r3
 8002494:	2200      	movs	r2, #0
 8002496:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002498:	2312      	movs	r3, #18
 800249a:	18fb      	adds	r3, r7, r3
 800249c:	2200      	movs	r2, #0
 800249e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681a      	ldr	r2, [r3, #0]
 80024a4:	2380      	movs	r3, #128	@ 0x80
 80024a6:	029b      	lsls	r3, r3, #10
 80024a8:	4013      	ands	r3, r2
 80024aa:	d100      	bne.n	80024ae <HAL_RCCEx_PeriphCLKConfig+0x26>
 80024ac:	e0a3      	b.n	80025f6 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80024ae:	2011      	movs	r0, #17
 80024b0:	183b      	adds	r3, r7, r0
 80024b2:	2200      	movs	r2, #0
 80024b4:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80024b6:	4b86      	ldr	r3, [pc, #536]	@ (80026d0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80024b8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80024ba:	2380      	movs	r3, #128	@ 0x80
 80024bc:	055b      	lsls	r3, r3, #21
 80024be:	4013      	ands	r3, r2
 80024c0:	d110      	bne.n	80024e4 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80024c2:	4b83      	ldr	r3, [pc, #524]	@ (80026d0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80024c4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80024c6:	4b82      	ldr	r3, [pc, #520]	@ (80026d0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80024c8:	2180      	movs	r1, #128	@ 0x80
 80024ca:	0549      	lsls	r1, r1, #21
 80024cc:	430a      	orrs	r2, r1
 80024ce:	63da      	str	r2, [r3, #60]	@ 0x3c
 80024d0:	4b7f      	ldr	r3, [pc, #508]	@ (80026d0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80024d2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80024d4:	2380      	movs	r3, #128	@ 0x80
 80024d6:	055b      	lsls	r3, r3, #21
 80024d8:	4013      	ands	r3, r2
 80024da:	60bb      	str	r3, [r7, #8]
 80024dc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80024de:	183b      	adds	r3, r7, r0
 80024e0:	2201      	movs	r2, #1
 80024e2:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80024e4:	4b7b      	ldr	r3, [pc, #492]	@ (80026d4 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 80024e6:	681a      	ldr	r2, [r3, #0]
 80024e8:	4b7a      	ldr	r3, [pc, #488]	@ (80026d4 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 80024ea:	2180      	movs	r1, #128	@ 0x80
 80024ec:	0049      	lsls	r1, r1, #1
 80024ee:	430a      	orrs	r2, r1
 80024f0:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80024f2:	f7fe fe45 	bl	8001180 <HAL_GetTick>
 80024f6:	0003      	movs	r3, r0
 80024f8:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80024fa:	e00b      	b.n	8002514 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80024fc:	f7fe fe40 	bl	8001180 <HAL_GetTick>
 8002500:	0002      	movs	r2, r0
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	1ad3      	subs	r3, r2, r3
 8002506:	2b02      	cmp	r3, #2
 8002508:	d904      	bls.n	8002514 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 800250a:	2313      	movs	r3, #19
 800250c:	18fb      	adds	r3, r7, r3
 800250e:	2203      	movs	r2, #3
 8002510:	701a      	strb	r2, [r3, #0]
        break;
 8002512:	e005      	b.n	8002520 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002514:	4b6f      	ldr	r3, [pc, #444]	@ (80026d4 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002516:	681a      	ldr	r2, [r3, #0]
 8002518:	2380      	movs	r3, #128	@ 0x80
 800251a:	005b      	lsls	r3, r3, #1
 800251c:	4013      	ands	r3, r2
 800251e:	d0ed      	beq.n	80024fc <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8002520:	2313      	movs	r3, #19
 8002522:	18fb      	adds	r3, r7, r3
 8002524:	781b      	ldrb	r3, [r3, #0]
 8002526:	2b00      	cmp	r3, #0
 8002528:	d154      	bne.n	80025d4 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800252a:	4b69      	ldr	r3, [pc, #420]	@ (80026d0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800252c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800252e:	23c0      	movs	r3, #192	@ 0xc0
 8002530:	009b      	lsls	r3, r3, #2
 8002532:	4013      	ands	r3, r2
 8002534:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002536:	697b      	ldr	r3, [r7, #20]
 8002538:	2b00      	cmp	r3, #0
 800253a:	d019      	beq.n	8002570 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	699b      	ldr	r3, [r3, #24]
 8002540:	697a      	ldr	r2, [r7, #20]
 8002542:	429a      	cmp	r2, r3
 8002544:	d014      	beq.n	8002570 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002546:	4b62      	ldr	r3, [pc, #392]	@ (80026d0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002548:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800254a:	4a63      	ldr	r2, [pc, #396]	@ (80026d8 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 800254c:	4013      	ands	r3, r2
 800254e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002550:	4b5f      	ldr	r3, [pc, #380]	@ (80026d0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002552:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002554:	4b5e      	ldr	r3, [pc, #376]	@ (80026d0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002556:	2180      	movs	r1, #128	@ 0x80
 8002558:	0249      	lsls	r1, r1, #9
 800255a:	430a      	orrs	r2, r1
 800255c:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 800255e:	4b5c      	ldr	r3, [pc, #368]	@ (80026d0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002560:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002562:	4b5b      	ldr	r3, [pc, #364]	@ (80026d0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002564:	495d      	ldr	r1, [pc, #372]	@ (80026dc <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8002566:	400a      	ands	r2, r1
 8002568:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800256a:	4b59      	ldr	r3, [pc, #356]	@ (80026d0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800256c:	697a      	ldr	r2, [r7, #20]
 800256e:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002570:	697b      	ldr	r3, [r7, #20]
 8002572:	2201      	movs	r2, #1
 8002574:	4013      	ands	r3, r2
 8002576:	d016      	beq.n	80025a6 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002578:	f7fe fe02 	bl	8001180 <HAL_GetTick>
 800257c:	0003      	movs	r3, r0
 800257e:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002580:	e00c      	b.n	800259c <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002582:	f7fe fdfd 	bl	8001180 <HAL_GetTick>
 8002586:	0002      	movs	r2, r0
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	1ad3      	subs	r3, r2, r3
 800258c:	4a54      	ldr	r2, [pc, #336]	@ (80026e0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800258e:	4293      	cmp	r3, r2
 8002590:	d904      	bls.n	800259c <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8002592:	2313      	movs	r3, #19
 8002594:	18fb      	adds	r3, r7, r3
 8002596:	2203      	movs	r2, #3
 8002598:	701a      	strb	r2, [r3, #0]
            break;
 800259a:	e004      	b.n	80025a6 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800259c:	4b4c      	ldr	r3, [pc, #304]	@ (80026d0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800259e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025a0:	2202      	movs	r2, #2
 80025a2:	4013      	ands	r3, r2
 80025a4:	d0ed      	beq.n	8002582 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 80025a6:	2313      	movs	r3, #19
 80025a8:	18fb      	adds	r3, r7, r3
 80025aa:	781b      	ldrb	r3, [r3, #0]
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d10a      	bne.n	80025c6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80025b0:	4b47      	ldr	r3, [pc, #284]	@ (80026d0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80025b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025b4:	4a48      	ldr	r2, [pc, #288]	@ (80026d8 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 80025b6:	4013      	ands	r3, r2
 80025b8:	0019      	movs	r1, r3
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	699a      	ldr	r2, [r3, #24]
 80025be:	4b44      	ldr	r3, [pc, #272]	@ (80026d0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80025c0:	430a      	orrs	r2, r1
 80025c2:	65da      	str	r2, [r3, #92]	@ 0x5c
 80025c4:	e00c      	b.n	80025e0 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80025c6:	2312      	movs	r3, #18
 80025c8:	18fb      	adds	r3, r7, r3
 80025ca:	2213      	movs	r2, #19
 80025cc:	18ba      	adds	r2, r7, r2
 80025ce:	7812      	ldrb	r2, [r2, #0]
 80025d0:	701a      	strb	r2, [r3, #0]
 80025d2:	e005      	b.n	80025e0 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80025d4:	2312      	movs	r3, #18
 80025d6:	18fb      	adds	r3, r7, r3
 80025d8:	2213      	movs	r2, #19
 80025da:	18ba      	adds	r2, r7, r2
 80025dc:	7812      	ldrb	r2, [r2, #0]
 80025de:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80025e0:	2311      	movs	r3, #17
 80025e2:	18fb      	adds	r3, r7, r3
 80025e4:	781b      	ldrb	r3, [r3, #0]
 80025e6:	2b01      	cmp	r3, #1
 80025e8:	d105      	bne.n	80025f6 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80025ea:	4b39      	ldr	r3, [pc, #228]	@ (80026d0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80025ec:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80025ee:	4b38      	ldr	r3, [pc, #224]	@ (80026d0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80025f0:	493c      	ldr	r1, [pc, #240]	@ (80026e4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80025f2:	400a      	ands	r2, r1
 80025f4:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	2201      	movs	r2, #1
 80025fc:	4013      	ands	r3, r2
 80025fe:	d009      	beq.n	8002614 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002600:	4b33      	ldr	r3, [pc, #204]	@ (80026d0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002602:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002604:	2203      	movs	r2, #3
 8002606:	4393      	bics	r3, r2
 8002608:	0019      	movs	r1, r3
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	685a      	ldr	r2, [r3, #4]
 800260e:	4b30      	ldr	r3, [pc, #192]	@ (80026d0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002610:	430a      	orrs	r2, r1
 8002612:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	2202      	movs	r2, #2
 800261a:	4013      	ands	r3, r2
 800261c:	d009      	beq.n	8002632 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800261e:	4b2c      	ldr	r3, [pc, #176]	@ (80026d0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002620:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002622:	220c      	movs	r2, #12
 8002624:	4393      	bics	r3, r2
 8002626:	0019      	movs	r1, r3
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	689a      	ldr	r2, [r3, #8]
 800262c:	4b28      	ldr	r3, [pc, #160]	@ (80026d0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800262e:	430a      	orrs	r2, r1
 8002630:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	2220      	movs	r2, #32
 8002638:	4013      	ands	r3, r2
 800263a:	d009      	beq.n	8002650 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800263c:	4b24      	ldr	r3, [pc, #144]	@ (80026d0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800263e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002640:	4a29      	ldr	r2, [pc, #164]	@ (80026e8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002642:	4013      	ands	r3, r2
 8002644:	0019      	movs	r1, r3
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	68da      	ldr	r2, [r3, #12]
 800264a:	4b21      	ldr	r3, [pc, #132]	@ (80026d0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800264c:	430a      	orrs	r2, r1
 800264e:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681a      	ldr	r2, [r3, #0]
 8002654:	2380      	movs	r3, #128	@ 0x80
 8002656:	01db      	lsls	r3, r3, #7
 8002658:	4013      	ands	r3, r2
 800265a:	d015      	beq.n	8002688 <HAL_RCCEx_PeriphCLKConfig+0x200>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800265c:	4b1c      	ldr	r3, [pc, #112]	@ (80026d0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800265e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002660:	009b      	lsls	r3, r3, #2
 8002662:	0899      	lsrs	r1, r3, #2
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	695a      	ldr	r2, [r3, #20]
 8002668:	4b19      	ldr	r3, [pc, #100]	@ (80026d0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800266a:	430a      	orrs	r2, r1
 800266c:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	695a      	ldr	r2, [r3, #20]
 8002672:	2380      	movs	r3, #128	@ 0x80
 8002674:	05db      	lsls	r3, r3, #23
 8002676:	429a      	cmp	r2, r3
 8002678:	d106      	bne.n	8002688 <HAL_RCCEx_PeriphCLKConfig+0x200>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800267a:	4b15      	ldr	r3, [pc, #84]	@ (80026d0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800267c:	68da      	ldr	r2, [r3, #12]
 800267e:	4b14      	ldr	r3, [pc, #80]	@ (80026d0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002680:	2180      	movs	r1, #128	@ 0x80
 8002682:	0249      	lsls	r1, r1, #9
 8002684:	430a      	orrs	r2, r1
 8002686:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681a      	ldr	r2, [r3, #0]
 800268c:	2380      	movs	r3, #128	@ 0x80
 800268e:	011b      	lsls	r3, r3, #4
 8002690:	4013      	ands	r3, r2
 8002692:	d016      	beq.n	80026c2 <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8002694:	4b0e      	ldr	r3, [pc, #56]	@ (80026d0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002696:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002698:	4a14      	ldr	r2, [pc, #80]	@ (80026ec <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800269a:	4013      	ands	r3, r2
 800269c:	0019      	movs	r1, r3
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	691a      	ldr	r2, [r3, #16]
 80026a2:	4b0b      	ldr	r3, [pc, #44]	@ (80026d0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80026a4:	430a      	orrs	r2, r1
 80026a6:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	691a      	ldr	r2, [r3, #16]
 80026ac:	2380      	movs	r3, #128	@ 0x80
 80026ae:	01db      	lsls	r3, r3, #7
 80026b0:	429a      	cmp	r2, r3
 80026b2:	d106      	bne.n	80026c2 <HAL_RCCEx_PeriphCLKConfig+0x23a>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80026b4:	4b06      	ldr	r3, [pc, #24]	@ (80026d0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80026b6:	68da      	ldr	r2, [r3, #12]
 80026b8:	4b05      	ldr	r3, [pc, #20]	@ (80026d0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80026ba:	2180      	movs	r1, #128	@ 0x80
 80026bc:	0249      	lsls	r1, r1, #9
 80026be:	430a      	orrs	r2, r1
 80026c0:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 80026c2:	2312      	movs	r3, #18
 80026c4:	18fb      	adds	r3, r7, r3
 80026c6:	781b      	ldrb	r3, [r3, #0]
}
 80026c8:	0018      	movs	r0, r3
 80026ca:	46bd      	mov	sp, r7
 80026cc:	b006      	add	sp, #24
 80026ce:	bd80      	pop	{r7, pc}
 80026d0:	40021000 	.word	0x40021000
 80026d4:	40007000 	.word	0x40007000
 80026d8:	fffffcff 	.word	0xfffffcff
 80026dc:	fffeffff 	.word	0xfffeffff
 80026e0:	00001388 	.word	0x00001388
 80026e4:	efffffff 	.word	0xefffffff
 80026e8:	ffffcfff 	.word	0xffffcfff
 80026ec:	ffff3fff 	.word	0xffff3fff

080026f0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b084      	sub	sp, #16
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d101      	bne.n	8002702 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80026fe:	2301      	movs	r3, #1
 8002700:	e0a8      	b.n	8002854 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002706:	2b00      	cmp	r3, #0
 8002708:	d109      	bne.n	800271e <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	685a      	ldr	r2, [r3, #4]
 800270e:	2382      	movs	r3, #130	@ 0x82
 8002710:	005b      	lsls	r3, r3, #1
 8002712:	429a      	cmp	r2, r3
 8002714:	d009      	beq.n	800272a <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	2200      	movs	r2, #0
 800271a:	61da      	str	r2, [r3, #28]
 800271c:	e005      	b.n	800272a <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	2200      	movs	r2, #0
 8002722:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	2200      	movs	r2, #0
 8002728:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	2200      	movs	r2, #0
 800272e:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	225d      	movs	r2, #93	@ 0x5d
 8002734:	5c9b      	ldrb	r3, [r3, r2]
 8002736:	b2db      	uxtb	r3, r3
 8002738:	2b00      	cmp	r3, #0
 800273a:	d107      	bne.n	800274c <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	225c      	movs	r2, #92	@ 0x5c
 8002740:	2100      	movs	r1, #0
 8002742:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	0018      	movs	r0, r3
 8002748:	f7fe fa06 	bl	8000b58 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	225d      	movs	r2, #93	@ 0x5d
 8002750:	2102      	movs	r1, #2
 8002752:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	681a      	ldr	r2, [r3, #0]
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	2140      	movs	r1, #64	@ 0x40
 8002760:	438a      	bics	r2, r1
 8002762:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	68da      	ldr	r2, [r3, #12]
 8002768:	23e0      	movs	r3, #224	@ 0xe0
 800276a:	00db      	lsls	r3, r3, #3
 800276c:	429a      	cmp	r2, r3
 800276e:	d902      	bls.n	8002776 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002770:	2300      	movs	r3, #0
 8002772:	60fb      	str	r3, [r7, #12]
 8002774:	e002      	b.n	800277c <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002776:	2380      	movs	r3, #128	@ 0x80
 8002778:	015b      	lsls	r3, r3, #5
 800277a:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	68da      	ldr	r2, [r3, #12]
 8002780:	23f0      	movs	r3, #240	@ 0xf0
 8002782:	011b      	lsls	r3, r3, #4
 8002784:	429a      	cmp	r2, r3
 8002786:	d008      	beq.n	800279a <HAL_SPI_Init+0xaa>
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	68da      	ldr	r2, [r3, #12]
 800278c:	23e0      	movs	r3, #224	@ 0xe0
 800278e:	00db      	lsls	r3, r3, #3
 8002790:	429a      	cmp	r2, r3
 8002792:	d002      	beq.n	800279a <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	2200      	movs	r2, #0
 8002798:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	685a      	ldr	r2, [r3, #4]
 800279e:	2382      	movs	r3, #130	@ 0x82
 80027a0:	005b      	lsls	r3, r3, #1
 80027a2:	401a      	ands	r2, r3
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	6899      	ldr	r1, [r3, #8]
 80027a8:	2384      	movs	r3, #132	@ 0x84
 80027aa:	021b      	lsls	r3, r3, #8
 80027ac:	400b      	ands	r3, r1
 80027ae:	431a      	orrs	r2, r3
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	691b      	ldr	r3, [r3, #16]
 80027b4:	2102      	movs	r1, #2
 80027b6:	400b      	ands	r3, r1
 80027b8:	431a      	orrs	r2, r3
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	695b      	ldr	r3, [r3, #20]
 80027be:	2101      	movs	r1, #1
 80027c0:	400b      	ands	r3, r1
 80027c2:	431a      	orrs	r2, r3
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	6999      	ldr	r1, [r3, #24]
 80027c8:	2380      	movs	r3, #128	@ 0x80
 80027ca:	009b      	lsls	r3, r3, #2
 80027cc:	400b      	ands	r3, r1
 80027ce:	431a      	orrs	r2, r3
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	69db      	ldr	r3, [r3, #28]
 80027d4:	2138      	movs	r1, #56	@ 0x38
 80027d6:	400b      	ands	r3, r1
 80027d8:	431a      	orrs	r2, r3
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	6a1b      	ldr	r3, [r3, #32]
 80027de:	2180      	movs	r1, #128	@ 0x80
 80027e0:	400b      	ands	r3, r1
 80027e2:	431a      	orrs	r2, r3
 80027e4:	0011      	movs	r1, r2
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80027ea:	2380      	movs	r3, #128	@ 0x80
 80027ec:	019b      	lsls	r3, r3, #6
 80027ee:	401a      	ands	r2, r3
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	430a      	orrs	r2, r1
 80027f6:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	699b      	ldr	r3, [r3, #24]
 80027fc:	0c1b      	lsrs	r3, r3, #16
 80027fe:	2204      	movs	r2, #4
 8002800:	401a      	ands	r2, r3
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002806:	2110      	movs	r1, #16
 8002808:	400b      	ands	r3, r1
 800280a:	431a      	orrs	r2, r3
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002810:	2108      	movs	r1, #8
 8002812:	400b      	ands	r3, r1
 8002814:	431a      	orrs	r2, r3
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	68d9      	ldr	r1, [r3, #12]
 800281a:	23f0      	movs	r3, #240	@ 0xf0
 800281c:	011b      	lsls	r3, r3, #4
 800281e:	400b      	ands	r3, r1
 8002820:	431a      	orrs	r2, r3
 8002822:	0011      	movs	r1, r2
 8002824:	68fa      	ldr	r2, [r7, #12]
 8002826:	2380      	movs	r3, #128	@ 0x80
 8002828:	015b      	lsls	r3, r3, #5
 800282a:	401a      	ands	r2, r3
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	430a      	orrs	r2, r1
 8002832:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	69da      	ldr	r2, [r3, #28]
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	4907      	ldr	r1, [pc, #28]	@ (800285c <HAL_SPI_Init+0x16c>)
 8002840:	400a      	ands	r2, r1
 8002842:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	2200      	movs	r2, #0
 8002848:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	225d      	movs	r2, #93	@ 0x5d
 800284e:	2101      	movs	r1, #1
 8002850:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002852:	2300      	movs	r3, #0
}
 8002854:	0018      	movs	r0, r3
 8002856:	46bd      	mov	sp, r7
 8002858:	b004      	add	sp, #16
 800285a:	bd80      	pop	{r7, pc}
 800285c:	fffff7ff 	.word	0xfffff7ff

08002860 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002860:	b580      	push	{r7, lr}
 8002862:	b088      	sub	sp, #32
 8002864:	af00      	add	r7, sp, #0
 8002866:	60f8      	str	r0, [r7, #12]
 8002868:	60b9      	str	r1, [r7, #8]
 800286a:	603b      	str	r3, [r7, #0]
 800286c:	1dbb      	adds	r3, r7, #6
 800286e:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002870:	231f      	movs	r3, #31
 8002872:	18fb      	adds	r3, r7, r3
 8002874:	2200      	movs	r2, #0
 8002876:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	225c      	movs	r2, #92	@ 0x5c
 800287c:	5c9b      	ldrb	r3, [r3, r2]
 800287e:	2b01      	cmp	r3, #1
 8002880:	d101      	bne.n	8002886 <HAL_SPI_Transmit+0x26>
 8002882:	2302      	movs	r3, #2
 8002884:	e147      	b.n	8002b16 <HAL_SPI_Transmit+0x2b6>
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	225c      	movs	r2, #92	@ 0x5c
 800288a:	2101      	movs	r1, #1
 800288c:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800288e:	f7fe fc77 	bl	8001180 <HAL_GetTick>
 8002892:	0003      	movs	r3, r0
 8002894:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8002896:	2316      	movs	r3, #22
 8002898:	18fb      	adds	r3, r7, r3
 800289a:	1dba      	adds	r2, r7, #6
 800289c:	8812      	ldrh	r2, [r2, #0]
 800289e:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	225d      	movs	r2, #93	@ 0x5d
 80028a4:	5c9b      	ldrb	r3, [r3, r2]
 80028a6:	b2db      	uxtb	r3, r3
 80028a8:	2b01      	cmp	r3, #1
 80028aa:	d004      	beq.n	80028b6 <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 80028ac:	231f      	movs	r3, #31
 80028ae:	18fb      	adds	r3, r7, r3
 80028b0:	2202      	movs	r2, #2
 80028b2:	701a      	strb	r2, [r3, #0]
    goto error;
 80028b4:	e128      	b.n	8002b08 <HAL_SPI_Transmit+0x2a8>
  }

  if ((pData == NULL) || (Size == 0U))
 80028b6:	68bb      	ldr	r3, [r7, #8]
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d003      	beq.n	80028c4 <HAL_SPI_Transmit+0x64>
 80028bc:	1dbb      	adds	r3, r7, #6
 80028be:	881b      	ldrh	r3, [r3, #0]
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d104      	bne.n	80028ce <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 80028c4:	231f      	movs	r3, #31
 80028c6:	18fb      	adds	r3, r7, r3
 80028c8:	2201      	movs	r2, #1
 80028ca:	701a      	strb	r2, [r3, #0]
    goto error;
 80028cc:	e11c      	b.n	8002b08 <HAL_SPI_Transmit+0x2a8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	225d      	movs	r2, #93	@ 0x5d
 80028d2:	2103      	movs	r1, #3
 80028d4:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	2200      	movs	r2, #0
 80028da:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	68ba      	ldr	r2, [r7, #8]
 80028e0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	1dba      	adds	r2, r7, #6
 80028e6:	8812      	ldrh	r2, [r2, #0]
 80028e8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	1dba      	adds	r2, r7, #6
 80028ee:	8812      	ldrh	r2, [r2, #0]
 80028f0:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	2200      	movs	r2, #0
 80028f6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	2244      	movs	r2, #68	@ 0x44
 80028fc:	2100      	movs	r1, #0
 80028fe:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	2246      	movs	r2, #70	@ 0x46
 8002904:	2100      	movs	r1, #0
 8002906:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	2200      	movs	r2, #0
 800290c:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	2200      	movs	r2, #0
 8002912:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	689a      	ldr	r2, [r3, #8]
 8002918:	2380      	movs	r3, #128	@ 0x80
 800291a:	021b      	lsls	r3, r3, #8
 800291c:	429a      	cmp	r2, r3
 800291e:	d110      	bne.n	8002942 <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	681a      	ldr	r2, [r3, #0]
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	2140      	movs	r1, #64	@ 0x40
 800292c:	438a      	bics	r2, r1
 800292e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	681a      	ldr	r2, [r3, #0]
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	2180      	movs	r1, #128	@ 0x80
 800293c:	01c9      	lsls	r1, r1, #7
 800293e:	430a      	orrs	r2, r1
 8002940:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	2240      	movs	r2, #64	@ 0x40
 800294a:	4013      	ands	r3, r2
 800294c:	2b40      	cmp	r3, #64	@ 0x40
 800294e:	d007      	beq.n	8002960 <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	681a      	ldr	r2, [r3, #0]
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	2140      	movs	r1, #64	@ 0x40
 800295c:	430a      	orrs	r2, r1
 800295e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	68da      	ldr	r2, [r3, #12]
 8002964:	23e0      	movs	r3, #224	@ 0xe0
 8002966:	00db      	lsls	r3, r3, #3
 8002968:	429a      	cmp	r2, r3
 800296a:	d952      	bls.n	8002a12 <HAL_SPI_Transmit+0x1b2>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	685b      	ldr	r3, [r3, #4]
 8002970:	2b00      	cmp	r3, #0
 8002972:	d004      	beq.n	800297e <HAL_SPI_Transmit+0x11e>
 8002974:	2316      	movs	r3, #22
 8002976:	18fb      	adds	r3, r7, r3
 8002978:	881b      	ldrh	r3, [r3, #0]
 800297a:	2b01      	cmp	r3, #1
 800297c:	d143      	bne.n	8002a06 <HAL_SPI_Transmit+0x1a6>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002982:	881a      	ldrh	r2, [r3, #0]
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800298e:	1c9a      	adds	r2, r3, #2
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002998:	b29b      	uxth	r3, r3
 800299a:	3b01      	subs	r3, #1
 800299c:	b29a      	uxth	r2, r3
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80029a2:	e030      	b.n	8002a06 <HAL_SPI_Transmit+0x1a6>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	689b      	ldr	r3, [r3, #8]
 80029aa:	2202      	movs	r2, #2
 80029ac:	4013      	ands	r3, r2
 80029ae:	2b02      	cmp	r3, #2
 80029b0:	d112      	bne.n	80029d8 <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80029b6:	881a      	ldrh	r2, [r3, #0]
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80029c2:	1c9a      	adds	r2, r3, #2
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80029cc:	b29b      	uxth	r3, r3
 80029ce:	3b01      	subs	r3, #1
 80029d0:	b29a      	uxth	r2, r3
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80029d6:	e016      	b.n	8002a06 <HAL_SPI_Transmit+0x1a6>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80029d8:	f7fe fbd2 	bl	8001180 <HAL_GetTick>
 80029dc:	0002      	movs	r2, r0
 80029de:	69bb      	ldr	r3, [r7, #24]
 80029e0:	1ad3      	subs	r3, r2, r3
 80029e2:	683a      	ldr	r2, [r7, #0]
 80029e4:	429a      	cmp	r2, r3
 80029e6:	d802      	bhi.n	80029ee <HAL_SPI_Transmit+0x18e>
 80029e8:	683b      	ldr	r3, [r7, #0]
 80029ea:	3301      	adds	r3, #1
 80029ec:	d102      	bne.n	80029f4 <HAL_SPI_Transmit+0x194>
 80029ee:	683b      	ldr	r3, [r7, #0]
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d108      	bne.n	8002a06 <HAL_SPI_Transmit+0x1a6>
        {
          errorcode = HAL_TIMEOUT;
 80029f4:	231f      	movs	r3, #31
 80029f6:	18fb      	adds	r3, r7, r3
 80029f8:	2203      	movs	r2, #3
 80029fa:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	225d      	movs	r2, #93	@ 0x5d
 8002a00:	2101      	movs	r1, #1
 8002a02:	5499      	strb	r1, [r3, r2]
          goto error;
 8002a04:	e080      	b.n	8002b08 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002a0a:	b29b      	uxth	r3, r3
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d1c9      	bne.n	80029a4 <HAL_SPI_Transmit+0x144>
 8002a10:	e053      	b.n	8002aba <HAL_SPI_Transmit+0x25a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	685b      	ldr	r3, [r3, #4]
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d004      	beq.n	8002a24 <HAL_SPI_Transmit+0x1c4>
 8002a1a:	2316      	movs	r3, #22
 8002a1c:	18fb      	adds	r3, r7, r3
 8002a1e:	881b      	ldrh	r3, [r3, #0]
 8002a20:	2b01      	cmp	r3, #1
 8002a22:	d145      	bne.n	8002ab0 <HAL_SPI_Transmit+0x250>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	330c      	adds	r3, #12
 8002a2e:	7812      	ldrb	r2, [r2, #0]
 8002a30:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a36:	1c5a      	adds	r2, r3, #1
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002a40:	b29b      	uxth	r3, r3
 8002a42:	3b01      	subs	r3, #1
 8002a44:	b29a      	uxth	r2, r3
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    while (hspi->TxXferCount > 0U)
 8002a4a:	e031      	b.n	8002ab0 <HAL_SPI_Transmit+0x250>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	689b      	ldr	r3, [r3, #8]
 8002a52:	2202      	movs	r2, #2
 8002a54:	4013      	ands	r3, r2
 8002a56:	2b02      	cmp	r3, #2
 8002a58:	d113      	bne.n	8002a82 <HAL_SPI_Transmit+0x222>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	330c      	adds	r3, #12
 8002a64:	7812      	ldrb	r2, [r2, #0]
 8002a66:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a6c:	1c5a      	adds	r2, r3, #1
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002a76:	b29b      	uxth	r3, r3
 8002a78:	3b01      	subs	r3, #1
 8002a7a:	b29a      	uxth	r2, r3
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002a80:	e016      	b.n	8002ab0 <HAL_SPI_Transmit+0x250>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002a82:	f7fe fb7d 	bl	8001180 <HAL_GetTick>
 8002a86:	0002      	movs	r2, r0
 8002a88:	69bb      	ldr	r3, [r7, #24]
 8002a8a:	1ad3      	subs	r3, r2, r3
 8002a8c:	683a      	ldr	r2, [r7, #0]
 8002a8e:	429a      	cmp	r2, r3
 8002a90:	d802      	bhi.n	8002a98 <HAL_SPI_Transmit+0x238>
 8002a92:	683b      	ldr	r3, [r7, #0]
 8002a94:	3301      	adds	r3, #1
 8002a96:	d102      	bne.n	8002a9e <HAL_SPI_Transmit+0x23e>
 8002a98:	683b      	ldr	r3, [r7, #0]
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d108      	bne.n	8002ab0 <HAL_SPI_Transmit+0x250>
        {
          errorcode = HAL_TIMEOUT;
 8002a9e:	231f      	movs	r3, #31
 8002aa0:	18fb      	adds	r3, r7, r3
 8002aa2:	2203      	movs	r2, #3
 8002aa4:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	225d      	movs	r2, #93	@ 0x5d
 8002aaa:	2101      	movs	r1, #1
 8002aac:	5499      	strb	r1, [r3, r2]
          goto error;
 8002aae:	e02b      	b.n	8002b08 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002ab4:	b29b      	uxth	r3, r3
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d1c8      	bne.n	8002a4c <HAL_SPI_Transmit+0x1ec>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002aba:	69ba      	ldr	r2, [r7, #24]
 8002abc:	6839      	ldr	r1, [r7, #0]
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	0018      	movs	r0, r3
 8002ac2:	f000 fc47 	bl	8003354 <SPI_EndRxTxTransaction>
 8002ac6:	1e03      	subs	r3, r0, #0
 8002ac8:	d002      	beq.n	8002ad0 <HAL_SPI_Transmit+0x270>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	2220      	movs	r2, #32
 8002ace:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	689b      	ldr	r3, [r3, #8]
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d10a      	bne.n	8002aee <HAL_SPI_Transmit+0x28e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002ad8:	2300      	movs	r3, #0
 8002ada:	613b      	str	r3, [r7, #16]
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	68db      	ldr	r3, [r3, #12]
 8002ae2:	613b      	str	r3, [r7, #16]
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	689b      	ldr	r3, [r3, #8]
 8002aea:	613b      	str	r3, [r7, #16]
 8002aec:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d004      	beq.n	8002b00 <HAL_SPI_Transmit+0x2a0>
  {
    errorcode = HAL_ERROR;
 8002af6:	231f      	movs	r3, #31
 8002af8:	18fb      	adds	r3, r7, r3
 8002afa:	2201      	movs	r2, #1
 8002afc:	701a      	strb	r2, [r3, #0]
 8002afe:	e003      	b.n	8002b08 <HAL_SPI_Transmit+0x2a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	225d      	movs	r2, #93	@ 0x5d
 8002b04:	2101      	movs	r1, #1
 8002b06:	5499      	strb	r1, [r3, r2]
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	225c      	movs	r2, #92	@ 0x5c
 8002b0c:	2100      	movs	r1, #0
 8002b0e:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8002b10:	231f      	movs	r3, #31
 8002b12:	18fb      	adds	r3, r7, r3
 8002b14:	781b      	ldrb	r3, [r3, #0]
}
 8002b16:	0018      	movs	r0, r3
 8002b18:	46bd      	mov	sp, r7
 8002b1a:	b008      	add	sp, #32
 8002b1c:	bd80      	pop	{r7, pc}
	...

08002b20 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b08a      	sub	sp, #40	@ 0x28
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	60f8      	str	r0, [r7, #12]
 8002b28:	60b9      	str	r1, [r7, #8]
 8002b2a:	607a      	str	r2, [r7, #4]
 8002b2c:	001a      	movs	r2, r3
 8002b2e:	1cbb      	adds	r3, r7, #2
 8002b30:	801a      	strh	r2, [r3, #0]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002b32:	2301      	movs	r3, #1
 8002b34:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8002b36:	2323      	movs	r3, #35	@ 0x23
 8002b38:	18fb      	adds	r3, r7, r3
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	225c      	movs	r2, #92	@ 0x5c
 8002b42:	5c9b      	ldrb	r3, [r3, r2]
 8002b44:	2b01      	cmp	r3, #1
 8002b46:	d101      	bne.n	8002b4c <HAL_SPI_TransmitReceive+0x2c>
 8002b48:	2302      	movs	r3, #2
 8002b4a:	e1c4      	b.n	8002ed6 <HAL_SPI_TransmitReceive+0x3b6>
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	225c      	movs	r2, #92	@ 0x5c
 8002b50:	2101      	movs	r1, #1
 8002b52:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002b54:	f7fe fb14 	bl	8001180 <HAL_GetTick>
 8002b58:	0003      	movs	r3, r0
 8002b5a:	61fb      	str	r3, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002b5c:	201b      	movs	r0, #27
 8002b5e:	183b      	adds	r3, r7, r0
 8002b60:	68fa      	ldr	r2, [r7, #12]
 8002b62:	215d      	movs	r1, #93	@ 0x5d
 8002b64:	5c52      	ldrb	r2, [r2, r1]
 8002b66:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	685b      	ldr	r3, [r3, #4]
 8002b6c:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8002b6e:	2312      	movs	r3, #18
 8002b70:	18fb      	adds	r3, r7, r3
 8002b72:	1cba      	adds	r2, r7, #2
 8002b74:	8812      	ldrh	r2, [r2, #0]
 8002b76:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002b78:	183b      	adds	r3, r7, r0
 8002b7a:	781b      	ldrb	r3, [r3, #0]
 8002b7c:	2b01      	cmp	r3, #1
 8002b7e:	d011      	beq.n	8002ba4 <HAL_SPI_TransmitReceive+0x84>
 8002b80:	697a      	ldr	r2, [r7, #20]
 8002b82:	2382      	movs	r3, #130	@ 0x82
 8002b84:	005b      	lsls	r3, r3, #1
 8002b86:	429a      	cmp	r2, r3
 8002b88:	d107      	bne.n	8002b9a <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	689b      	ldr	r3, [r3, #8]
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d103      	bne.n	8002b9a <HAL_SPI_TransmitReceive+0x7a>
 8002b92:	183b      	adds	r3, r7, r0
 8002b94:	781b      	ldrb	r3, [r3, #0]
 8002b96:	2b04      	cmp	r3, #4
 8002b98:	d004      	beq.n	8002ba4 <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 8002b9a:	2323      	movs	r3, #35	@ 0x23
 8002b9c:	18fb      	adds	r3, r7, r3
 8002b9e:	2202      	movs	r2, #2
 8002ba0:	701a      	strb	r2, [r3, #0]
    goto error;
 8002ba2:	e191      	b.n	8002ec8 <HAL_SPI_TransmitReceive+0x3a8>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002ba4:	68bb      	ldr	r3, [r7, #8]
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d006      	beq.n	8002bb8 <HAL_SPI_TransmitReceive+0x98>
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d003      	beq.n	8002bb8 <HAL_SPI_TransmitReceive+0x98>
 8002bb0:	1cbb      	adds	r3, r7, #2
 8002bb2:	881b      	ldrh	r3, [r3, #0]
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d104      	bne.n	8002bc2 <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 8002bb8:	2323      	movs	r3, #35	@ 0x23
 8002bba:	18fb      	adds	r3, r7, r3
 8002bbc:	2201      	movs	r2, #1
 8002bbe:	701a      	strb	r2, [r3, #0]
    goto error;
 8002bc0:	e182      	b.n	8002ec8 <HAL_SPI_TransmitReceive+0x3a8>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	225d      	movs	r2, #93	@ 0x5d
 8002bc6:	5c9b      	ldrb	r3, [r3, r2]
 8002bc8:	b2db      	uxtb	r3, r3
 8002bca:	2b04      	cmp	r3, #4
 8002bcc:	d003      	beq.n	8002bd6 <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	225d      	movs	r2, #93	@ 0x5d
 8002bd2:	2105      	movs	r1, #5
 8002bd4:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	2200      	movs	r2, #0
 8002bda:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	687a      	ldr	r2, [r7, #4]
 8002be0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	1cba      	adds	r2, r7, #2
 8002be6:	2146      	movs	r1, #70	@ 0x46
 8002be8:	8812      	ldrh	r2, [r2, #0]
 8002bea:	525a      	strh	r2, [r3, r1]
  hspi->RxXferSize  = Size;
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	1cba      	adds	r2, r7, #2
 8002bf0:	2144      	movs	r1, #68	@ 0x44
 8002bf2:	8812      	ldrh	r2, [r2, #0]
 8002bf4:	525a      	strh	r2, [r3, r1]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	68ba      	ldr	r2, [r7, #8]
 8002bfa:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	1cba      	adds	r2, r7, #2
 8002c00:	8812      	ldrh	r2, [r2, #0]
 8002c02:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	1cba      	adds	r2, r7, #2
 8002c08:	8812      	ldrh	r2, [r2, #0]
 8002c0a:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	2200      	movs	r2, #0
 8002c10:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	2200      	movs	r2, #0
 8002c16:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	68da      	ldr	r2, [r3, #12]
 8002c1c:	23e0      	movs	r3, #224	@ 0xe0
 8002c1e:	00db      	lsls	r3, r3, #3
 8002c20:	429a      	cmp	r2, r3
 8002c22:	d908      	bls.n	8002c36 <HAL_SPI_TransmitReceive+0x116>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	685a      	ldr	r2, [r3, #4]
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	49ac      	ldr	r1, [pc, #688]	@ (8002ee0 <HAL_SPI_TransmitReceive+0x3c0>)
 8002c30:	400a      	ands	r2, r1
 8002c32:	605a      	str	r2, [r3, #4]
 8002c34:	e008      	b.n	8002c48 <HAL_SPI_TransmitReceive+0x128>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	685a      	ldr	r2, [r3, #4]
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	2180      	movs	r1, #128	@ 0x80
 8002c42:	0149      	lsls	r1, r1, #5
 8002c44:	430a      	orrs	r2, r1
 8002c46:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	2240      	movs	r2, #64	@ 0x40
 8002c50:	4013      	ands	r3, r2
 8002c52:	2b40      	cmp	r3, #64	@ 0x40
 8002c54:	d007      	beq.n	8002c66 <HAL_SPI_TransmitReceive+0x146>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	681a      	ldr	r2, [r3, #0]
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	2140      	movs	r1, #64	@ 0x40
 8002c62:	430a      	orrs	r2, r1
 8002c64:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	68da      	ldr	r2, [r3, #12]
 8002c6a:	23e0      	movs	r3, #224	@ 0xe0
 8002c6c:	00db      	lsls	r3, r3, #3
 8002c6e:	429a      	cmp	r2, r3
 8002c70:	d800      	bhi.n	8002c74 <HAL_SPI_TransmitReceive+0x154>
 8002c72:	e083      	b.n	8002d7c <HAL_SPI_TransmitReceive+0x25c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	685b      	ldr	r3, [r3, #4]
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d005      	beq.n	8002c88 <HAL_SPI_TransmitReceive+0x168>
 8002c7c:	2312      	movs	r3, #18
 8002c7e:	18fb      	adds	r3, r7, r3
 8002c80:	881b      	ldrh	r3, [r3, #0]
 8002c82:	2b01      	cmp	r3, #1
 8002c84:	d000      	beq.n	8002c88 <HAL_SPI_TransmitReceive+0x168>
 8002c86:	e06d      	b.n	8002d64 <HAL_SPI_TransmitReceive+0x244>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c8c:	881a      	ldrh	r2, [r3, #0]
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c98:	1c9a      	adds	r2, r3, #2
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002ca2:	b29b      	uxth	r3, r3
 8002ca4:	3b01      	subs	r3, #1
 8002ca6:	b29a      	uxth	r2, r3
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002cac:	e05a      	b.n	8002d64 <HAL_SPI_TransmitReceive+0x244>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	689b      	ldr	r3, [r3, #8]
 8002cb4:	2202      	movs	r2, #2
 8002cb6:	4013      	ands	r3, r2
 8002cb8:	2b02      	cmp	r3, #2
 8002cba:	d11b      	bne.n	8002cf4 <HAL_SPI_TransmitReceive+0x1d4>
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002cc0:	b29b      	uxth	r3, r3
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d016      	beq.n	8002cf4 <HAL_SPI_TransmitReceive+0x1d4>
 8002cc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cc8:	2b01      	cmp	r3, #1
 8002cca:	d113      	bne.n	8002cf4 <HAL_SPI_TransmitReceive+0x1d4>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002cd0:	881a      	ldrh	r2, [r3, #0]
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002cdc:	1c9a      	adds	r2, r3, #2
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002ce6:	b29b      	uxth	r3, r3
 8002ce8:	3b01      	subs	r3, #1
 8002cea:	b29a      	uxth	r2, r3
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002cf0:	2300      	movs	r3, #0
 8002cf2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	689b      	ldr	r3, [r3, #8]
 8002cfa:	2201      	movs	r2, #1
 8002cfc:	4013      	ands	r3, r2
 8002cfe:	2b01      	cmp	r3, #1
 8002d00:	d11c      	bne.n	8002d3c <HAL_SPI_TransmitReceive+0x21c>
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	2246      	movs	r2, #70	@ 0x46
 8002d06:	5a9b      	ldrh	r3, [r3, r2]
 8002d08:	b29b      	uxth	r3, r3
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d016      	beq.n	8002d3c <HAL_SPI_TransmitReceive+0x21c>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	68da      	ldr	r2, [r3, #12]
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d18:	b292      	uxth	r2, r2
 8002d1a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d20:	1c9a      	adds	r2, r3, #2
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	2246      	movs	r2, #70	@ 0x46
 8002d2a:	5a9b      	ldrh	r3, [r3, r2]
 8002d2c:	b29b      	uxth	r3, r3
 8002d2e:	3b01      	subs	r3, #1
 8002d30:	b299      	uxth	r1, r3
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	2246      	movs	r2, #70	@ 0x46
 8002d36:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002d38:	2301      	movs	r3, #1
 8002d3a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002d3c:	f7fe fa20 	bl	8001180 <HAL_GetTick>
 8002d40:	0002      	movs	r2, r0
 8002d42:	69fb      	ldr	r3, [r7, #28]
 8002d44:	1ad3      	subs	r3, r2, r3
 8002d46:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002d48:	429a      	cmp	r2, r3
 8002d4a:	d80b      	bhi.n	8002d64 <HAL_SPI_TransmitReceive+0x244>
 8002d4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d4e:	3301      	adds	r3, #1
 8002d50:	d008      	beq.n	8002d64 <HAL_SPI_TransmitReceive+0x244>
      {
        errorcode = HAL_TIMEOUT;
 8002d52:	2323      	movs	r3, #35	@ 0x23
 8002d54:	18fb      	adds	r3, r7, r3
 8002d56:	2203      	movs	r2, #3
 8002d58:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	225d      	movs	r2, #93	@ 0x5d
 8002d5e:	2101      	movs	r1, #1
 8002d60:	5499      	strb	r1, [r3, r2]
        goto error;
 8002d62:	e0b1      	b.n	8002ec8 <HAL_SPI_TransmitReceive+0x3a8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002d68:	b29b      	uxth	r3, r3
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d19f      	bne.n	8002cae <HAL_SPI_TransmitReceive+0x18e>
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	2246      	movs	r2, #70	@ 0x46
 8002d72:	5a9b      	ldrh	r3, [r3, r2]
 8002d74:	b29b      	uxth	r3, r3
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d199      	bne.n	8002cae <HAL_SPI_TransmitReceive+0x18e>
 8002d7a:	e089      	b.n	8002e90 <HAL_SPI_TransmitReceive+0x370>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	685b      	ldr	r3, [r3, #4]
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d005      	beq.n	8002d90 <HAL_SPI_TransmitReceive+0x270>
 8002d84:	2312      	movs	r3, #18
 8002d86:	18fb      	adds	r3, r7, r3
 8002d88:	881b      	ldrh	r3, [r3, #0]
 8002d8a:	2b01      	cmp	r3, #1
 8002d8c:	d000      	beq.n	8002d90 <HAL_SPI_TransmitReceive+0x270>
 8002d8e:	e074      	b.n	8002e7a <HAL_SPI_TransmitReceive+0x35a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	330c      	adds	r3, #12
 8002d9a:	7812      	ldrb	r2, [r2, #0]
 8002d9c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002da2:	1c5a      	adds	r2, r3, #1
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002dac:	b29b      	uxth	r3, r3
 8002dae:	3b01      	subs	r3, #1
 8002db0:	b29a      	uxth	r2, r3
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002db6:	e060      	b.n	8002e7a <HAL_SPI_TransmitReceive+0x35a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	689b      	ldr	r3, [r3, #8]
 8002dbe:	2202      	movs	r2, #2
 8002dc0:	4013      	ands	r3, r2
 8002dc2:	2b02      	cmp	r3, #2
 8002dc4:	d11c      	bne.n	8002e00 <HAL_SPI_TransmitReceive+0x2e0>
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002dca:	b29b      	uxth	r3, r3
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d017      	beq.n	8002e00 <HAL_SPI_TransmitReceive+0x2e0>
 8002dd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dd2:	2b01      	cmp	r3, #1
 8002dd4:	d114      	bne.n	8002e00 <HAL_SPI_TransmitReceive+0x2e0>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	330c      	adds	r3, #12
 8002de0:	7812      	ldrb	r2, [r2, #0]
 8002de2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002de8:	1c5a      	adds	r2, r3, #1
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002df2:	b29b      	uxth	r3, r3
 8002df4:	3b01      	subs	r3, #1
 8002df6:	b29a      	uxth	r2, r3
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002dfc:	2300      	movs	r3, #0
 8002dfe:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	689b      	ldr	r3, [r3, #8]
 8002e06:	2201      	movs	r2, #1
 8002e08:	4013      	ands	r3, r2
 8002e0a:	2b01      	cmp	r3, #1
 8002e0c:	d11e      	bne.n	8002e4c <HAL_SPI_TransmitReceive+0x32c>
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	2246      	movs	r2, #70	@ 0x46
 8002e12:	5a9b      	ldrh	r3, [r3, r2]
 8002e14:	b29b      	uxth	r3, r3
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d018      	beq.n	8002e4c <HAL_SPI_TransmitReceive+0x32c>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	330c      	adds	r3, #12
 8002e20:	001a      	movs	r2, r3
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e26:	7812      	ldrb	r2, [r2, #0]
 8002e28:	b2d2      	uxtb	r2, r2
 8002e2a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e30:	1c5a      	adds	r2, r3, #1
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	2246      	movs	r2, #70	@ 0x46
 8002e3a:	5a9b      	ldrh	r3, [r3, r2]
 8002e3c:	b29b      	uxth	r3, r3
 8002e3e:	3b01      	subs	r3, #1
 8002e40:	b299      	uxth	r1, r3
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	2246      	movs	r2, #70	@ 0x46
 8002e46:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002e48:	2301      	movs	r3, #1
 8002e4a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002e4c:	f7fe f998 	bl	8001180 <HAL_GetTick>
 8002e50:	0002      	movs	r2, r0
 8002e52:	69fb      	ldr	r3, [r7, #28]
 8002e54:	1ad3      	subs	r3, r2, r3
 8002e56:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002e58:	429a      	cmp	r2, r3
 8002e5a:	d802      	bhi.n	8002e62 <HAL_SPI_TransmitReceive+0x342>
 8002e5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e5e:	3301      	adds	r3, #1
 8002e60:	d102      	bne.n	8002e68 <HAL_SPI_TransmitReceive+0x348>
 8002e62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d108      	bne.n	8002e7a <HAL_SPI_TransmitReceive+0x35a>
      {
        errorcode = HAL_TIMEOUT;
 8002e68:	2323      	movs	r3, #35	@ 0x23
 8002e6a:	18fb      	adds	r3, r7, r3
 8002e6c:	2203      	movs	r2, #3
 8002e6e:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	225d      	movs	r2, #93	@ 0x5d
 8002e74:	2101      	movs	r1, #1
 8002e76:	5499      	strb	r1, [r3, r2]
        goto error;
 8002e78:	e026      	b.n	8002ec8 <HAL_SPI_TransmitReceive+0x3a8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002e7e:	b29b      	uxth	r3, r3
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d199      	bne.n	8002db8 <HAL_SPI_TransmitReceive+0x298>
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	2246      	movs	r2, #70	@ 0x46
 8002e88:	5a9b      	ldrh	r3, [r3, r2]
 8002e8a:	b29b      	uxth	r3, r3
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d193      	bne.n	8002db8 <HAL_SPI_TransmitReceive+0x298>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002e90:	69fa      	ldr	r2, [r7, #28]
 8002e92:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	0018      	movs	r0, r3
 8002e98:	f000 fa5c 	bl	8003354 <SPI_EndRxTxTransaction>
 8002e9c:	1e03      	subs	r3, r0, #0
 8002e9e:	d006      	beq.n	8002eae <HAL_SPI_TransmitReceive+0x38e>
  {
    errorcode = HAL_ERROR;
 8002ea0:	2323      	movs	r3, #35	@ 0x23
 8002ea2:	18fb      	adds	r3, r7, r3
 8002ea4:	2201      	movs	r2, #1
 8002ea6:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	2220      	movs	r2, #32
 8002eac:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d004      	beq.n	8002ec0 <HAL_SPI_TransmitReceive+0x3a0>
  {
    errorcode = HAL_ERROR;
 8002eb6:	2323      	movs	r3, #35	@ 0x23
 8002eb8:	18fb      	adds	r3, r7, r3
 8002eba:	2201      	movs	r2, #1
 8002ebc:	701a      	strb	r2, [r3, #0]
 8002ebe:	e003      	b.n	8002ec8 <HAL_SPI_TransmitReceive+0x3a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	225d      	movs	r2, #93	@ 0x5d
 8002ec4:	2101      	movs	r1, #1
 8002ec6:	5499      	strb	r1, [r3, r2]
  }
  
error :
  __HAL_UNLOCK(hspi);
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	225c      	movs	r2, #92	@ 0x5c
 8002ecc:	2100      	movs	r1, #0
 8002ece:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8002ed0:	2323      	movs	r3, #35	@ 0x23
 8002ed2:	18fb      	adds	r3, r7, r3
 8002ed4:	781b      	ldrb	r3, [r3, #0]
}
 8002ed6:	0018      	movs	r0, r3
 8002ed8:	46bd      	mov	sp, r7
 8002eda:	b00a      	add	sp, #40	@ 0x28
 8002edc:	bd80      	pop	{r7, pc}
 8002ede:	46c0      	nop			@ (mov r8, r8)
 8002ee0:	ffffefff 	.word	0xffffefff

08002ee4 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8002ee4:	b580      	push	{r7, lr}
 8002ee6:	b088      	sub	sp, #32
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	685b      	ldr	r3, [r3, #4]
 8002ef2:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	689b      	ldr	r3, [r3, #8]
 8002efa:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8002efc:	69bb      	ldr	r3, [r7, #24]
 8002efe:	2240      	movs	r2, #64	@ 0x40
 8002f00:	4013      	ands	r3, r2
 8002f02:	d10d      	bne.n	8002f20 <HAL_SPI_IRQHandler+0x3c>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8002f04:	69bb      	ldr	r3, [r7, #24]
 8002f06:	2201      	movs	r2, #1
 8002f08:	4013      	ands	r3, r2
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8002f0a:	d009      	beq.n	8002f20 <HAL_SPI_IRQHandler+0x3c>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8002f0c:	69fb      	ldr	r3, [r7, #28]
 8002f0e:	2240      	movs	r2, #64	@ 0x40
 8002f10:	4013      	ands	r3, r2
 8002f12:	d005      	beq.n	8002f20 <HAL_SPI_IRQHandler+0x3c>
  {
    hspi->RxISR(hspi);
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f18:	687a      	ldr	r2, [r7, #4]
 8002f1a:	0010      	movs	r0, r2
 8002f1c:	4798      	blx	r3
    return;
 8002f1e:	e0c5      	b.n	80030ac <HAL_SPI_IRQHandler+0x1c8>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8002f20:	69bb      	ldr	r3, [r7, #24]
 8002f22:	2202      	movs	r2, #2
 8002f24:	4013      	ands	r3, r2
 8002f26:	d009      	beq.n	8002f3c <HAL_SPI_IRQHandler+0x58>
 8002f28:	69fb      	ldr	r3, [r7, #28]
 8002f2a:	2280      	movs	r2, #128	@ 0x80
 8002f2c:	4013      	ands	r3, r2
 8002f2e:	d005      	beq.n	8002f3c <HAL_SPI_IRQHandler+0x58>
  {
    hspi->TxISR(hspi);
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f34:	687a      	ldr	r2, [r7, #4]
 8002f36:	0010      	movs	r0, r2
 8002f38:	4798      	blx	r3
    return;
 8002f3a:	e0b7      	b.n	80030ac <HAL_SPI_IRQHandler+0x1c8>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8002f3c:	69bb      	ldr	r3, [r7, #24]
 8002f3e:	2220      	movs	r2, #32
 8002f40:	4013      	ands	r3, r2
 8002f42:	d109      	bne.n	8002f58 <HAL_SPI_IRQHandler+0x74>
 8002f44:	69bb      	ldr	r3, [r7, #24]
 8002f46:	2240      	movs	r2, #64	@ 0x40
 8002f48:	4013      	ands	r3, r2
 8002f4a:	d105      	bne.n	8002f58 <HAL_SPI_IRQHandler+0x74>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8002f4c:	69ba      	ldr	r2, [r7, #24]
 8002f4e:	2380      	movs	r3, #128	@ 0x80
 8002f50:	005b      	lsls	r3, r3, #1
 8002f52:	4013      	ands	r3, r2
 8002f54:	d100      	bne.n	8002f58 <HAL_SPI_IRQHandler+0x74>
 8002f56:	e0a9      	b.n	80030ac <HAL_SPI_IRQHandler+0x1c8>
 8002f58:	69fb      	ldr	r3, [r7, #28]
 8002f5a:	2220      	movs	r2, #32
 8002f5c:	4013      	ands	r3, r2
 8002f5e:	d100      	bne.n	8002f62 <HAL_SPI_IRQHandler+0x7e>
 8002f60:	e0a4      	b.n	80030ac <HAL_SPI_IRQHandler+0x1c8>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8002f62:	69bb      	ldr	r3, [r7, #24]
 8002f64:	2240      	movs	r2, #64	@ 0x40
 8002f66:	4013      	ands	r3, r2
 8002f68:	d023      	beq.n	8002fb2 <HAL_SPI_IRQHandler+0xce>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	225d      	movs	r2, #93	@ 0x5d
 8002f6e:	5c9b      	ldrb	r3, [r3, r2]
 8002f70:	b2db      	uxtb	r3, r3
 8002f72:	2b03      	cmp	r3, #3
 8002f74:	d011      	beq.n	8002f9a <HAL_SPI_IRQHandler+0xb6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f7a:	2204      	movs	r2, #4
 8002f7c:	431a      	orrs	r2, r3
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002f82:	2300      	movs	r3, #0
 8002f84:	617b      	str	r3, [r7, #20]
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	68db      	ldr	r3, [r3, #12]
 8002f8c:	617b      	str	r3, [r7, #20]
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	689b      	ldr	r3, [r3, #8]
 8002f94:	617b      	str	r3, [r7, #20]
 8002f96:	697b      	ldr	r3, [r7, #20]
 8002f98:	e00b      	b.n	8002fb2 <HAL_SPI_IRQHandler+0xce>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002f9a:	2300      	movs	r3, #0
 8002f9c:	613b      	str	r3, [r7, #16]
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	68db      	ldr	r3, [r3, #12]
 8002fa4:	613b      	str	r3, [r7, #16]
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	689b      	ldr	r3, [r3, #8]
 8002fac:	613b      	str	r3, [r7, #16]
 8002fae:	693b      	ldr	r3, [r7, #16]
        return;
 8002fb0:	e07c      	b.n	80030ac <HAL_SPI_IRQHandler+0x1c8>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8002fb2:	69bb      	ldr	r3, [r7, #24]
 8002fb4:	2220      	movs	r2, #32
 8002fb6:	4013      	ands	r3, r2
 8002fb8:	d014      	beq.n	8002fe4 <HAL_SPI_IRQHandler+0x100>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002fbe:	2201      	movs	r2, #1
 8002fc0:	431a      	orrs	r2, r3
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8002fc6:	2300      	movs	r3, #0
 8002fc8:	60fb      	str	r3, [r7, #12]
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	689b      	ldr	r3, [r3, #8]
 8002fd0:	60fb      	str	r3, [r7, #12]
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	681a      	ldr	r2, [r3, #0]
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	2140      	movs	r1, #64	@ 0x40
 8002fde:	438a      	bics	r2, r1
 8002fe0:	601a      	str	r2, [r3, #0]
 8002fe2:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8002fe4:	69ba      	ldr	r2, [r7, #24]
 8002fe6:	2380      	movs	r3, #128	@ 0x80
 8002fe8:	005b      	lsls	r3, r3, #1
 8002fea:	4013      	ands	r3, r2
 8002fec:	d00c      	beq.n	8003008 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ff2:	2208      	movs	r2, #8
 8002ff4:	431a      	orrs	r2, r3
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	60bb      	str	r3, [r7, #8]
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	689b      	ldr	r3, [r3, #8]
 8003004:	60bb      	str	r3, [r7, #8]
 8003006:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800300c:	2b00      	cmp	r3, #0
 800300e:	d04c      	beq.n	80030aa <HAL_SPI_IRQHandler+0x1c6>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	685a      	ldr	r2, [r3, #4]
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	21e0      	movs	r1, #224	@ 0xe0
 800301c:	438a      	bics	r2, r1
 800301e:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	225d      	movs	r2, #93	@ 0x5d
 8003024:	2101      	movs	r1, #1
 8003026:	5499      	strb	r1, [r3, r2]
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8003028:	69fb      	ldr	r3, [r7, #28]
 800302a:	2202      	movs	r2, #2
 800302c:	4013      	ands	r3, r2
 800302e:	d103      	bne.n	8003038 <HAL_SPI_IRQHandler+0x154>
 8003030:	69fb      	ldr	r3, [r7, #28]
 8003032:	2201      	movs	r2, #1
 8003034:	4013      	ands	r3, r2
 8003036:	d032      	beq.n	800309e <HAL_SPI_IRQHandler+0x1ba>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	685a      	ldr	r2, [r3, #4]
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	2103      	movs	r1, #3
 8003044:	438a      	bics	r2, r1
 8003046:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800304c:	2b00      	cmp	r3, #0
 800304e:	d010      	beq.n	8003072 <HAL_SPI_IRQHandler+0x18e>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003054:	4a17      	ldr	r2, [pc, #92]	@ (80030b4 <HAL_SPI_IRQHandler+0x1d0>)
 8003056:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800305c:	0018      	movs	r0, r3
 800305e:	f7fe f9f5 	bl	800144c <HAL_DMA_Abort_IT>
 8003062:	1e03      	subs	r3, r0, #0
 8003064:	d005      	beq.n	8003072 <HAL_SPI_IRQHandler+0x18e>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800306a:	2240      	movs	r2, #64	@ 0x40
 800306c:	431a      	orrs	r2, r3
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003076:	2b00      	cmp	r3, #0
 8003078:	d016      	beq.n	80030a8 <HAL_SPI_IRQHandler+0x1c4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800307e:	4a0d      	ldr	r2, [pc, #52]	@ (80030b4 <HAL_SPI_IRQHandler+0x1d0>)
 8003080:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003086:	0018      	movs	r0, r3
 8003088:	f7fe f9e0 	bl	800144c <HAL_DMA_Abort_IT>
 800308c:	1e03      	subs	r3, r0, #0
 800308e:	d00b      	beq.n	80030a8 <HAL_SPI_IRQHandler+0x1c4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003094:	2240      	movs	r2, #64	@ 0x40
 8003096:	431a      	orrs	r2, r3
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 800309c:	e004      	b.n	80030a8 <HAL_SPI_IRQHandler+0x1c4>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	0018      	movs	r0, r3
 80030a2:	f000 f809 	bl	80030b8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 80030a6:	e000      	b.n	80030aa <HAL_SPI_IRQHandler+0x1c6>
        if (hspi->hdmatx != NULL)
 80030a8:	46c0      	nop			@ (mov r8, r8)
    return;
 80030aa:	46c0      	nop			@ (mov r8, r8)
  }
}
 80030ac:	46bd      	mov	sp, r7
 80030ae:	b008      	add	sp, #32
 80030b0:	bd80      	pop	{r7, pc}
 80030b2:	46c0      	nop			@ (mov r8, r8)
 80030b4:	080030c9 	.word	0x080030c9

080030b8 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b082      	sub	sp, #8
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80030c0:	46c0      	nop			@ (mov r8, r8)
 80030c2:	46bd      	mov	sp, r7
 80030c4:	b002      	add	sp, #8
 80030c6:	bd80      	pop	{r7, pc}

080030c8 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80030c8:	b580      	push	{r7, lr}
 80030ca:	b084      	sub	sp, #16
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030d4:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	2246      	movs	r2, #70	@ 0x46
 80030da:	2100      	movs	r1, #0
 80030dc:	5299      	strh	r1, [r3, r2]
  hspi->TxXferCount = 0U;
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	2200      	movs	r2, #0
 80030e2:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	0018      	movs	r0, r3
 80030e8:	f7ff ffe6 	bl	80030b8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80030ec:	46c0      	nop			@ (mov r8, r8)
 80030ee:	46bd      	mov	sp, r7
 80030f0:	b004      	add	sp, #16
 80030f2:	bd80      	pop	{r7, pc}

080030f4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	b088      	sub	sp, #32
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	60f8      	str	r0, [r7, #12]
 80030fc:	60b9      	str	r1, [r7, #8]
 80030fe:	603b      	str	r3, [r7, #0]
 8003100:	1dfb      	adds	r3, r7, #7
 8003102:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003104:	f7fe f83c 	bl	8001180 <HAL_GetTick>
 8003108:	0002      	movs	r2, r0
 800310a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800310c:	1a9b      	subs	r3, r3, r2
 800310e:	683a      	ldr	r2, [r7, #0]
 8003110:	18d3      	adds	r3, r2, r3
 8003112:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003114:	f7fe f834 	bl	8001180 <HAL_GetTick>
 8003118:	0003      	movs	r3, r0
 800311a:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800311c:	4b3a      	ldr	r3, [pc, #232]	@ (8003208 <SPI_WaitFlagStateUntilTimeout+0x114>)
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	015b      	lsls	r3, r3, #5
 8003122:	0d1b      	lsrs	r3, r3, #20
 8003124:	69fa      	ldr	r2, [r7, #28]
 8003126:	4353      	muls	r3, r2
 8003128:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800312a:	e058      	b.n	80031de <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 800312c:	683b      	ldr	r3, [r7, #0]
 800312e:	3301      	adds	r3, #1
 8003130:	d055      	beq.n	80031de <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003132:	f7fe f825 	bl	8001180 <HAL_GetTick>
 8003136:	0002      	movs	r2, r0
 8003138:	69bb      	ldr	r3, [r7, #24]
 800313a:	1ad3      	subs	r3, r2, r3
 800313c:	69fa      	ldr	r2, [r7, #28]
 800313e:	429a      	cmp	r2, r3
 8003140:	d902      	bls.n	8003148 <SPI_WaitFlagStateUntilTimeout+0x54>
 8003142:	69fb      	ldr	r3, [r7, #28]
 8003144:	2b00      	cmp	r3, #0
 8003146:	d142      	bne.n	80031ce <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	685a      	ldr	r2, [r3, #4]
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	21e0      	movs	r1, #224	@ 0xe0
 8003154:	438a      	bics	r2, r1
 8003156:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	685a      	ldr	r2, [r3, #4]
 800315c:	2382      	movs	r3, #130	@ 0x82
 800315e:	005b      	lsls	r3, r3, #1
 8003160:	429a      	cmp	r2, r3
 8003162:	d113      	bne.n	800318c <SPI_WaitFlagStateUntilTimeout+0x98>
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	689a      	ldr	r2, [r3, #8]
 8003168:	2380      	movs	r3, #128	@ 0x80
 800316a:	021b      	lsls	r3, r3, #8
 800316c:	429a      	cmp	r2, r3
 800316e:	d005      	beq.n	800317c <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	689a      	ldr	r2, [r3, #8]
 8003174:	2380      	movs	r3, #128	@ 0x80
 8003176:	00db      	lsls	r3, r3, #3
 8003178:	429a      	cmp	r2, r3
 800317a:	d107      	bne.n	800318c <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	681a      	ldr	r2, [r3, #0]
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	2140      	movs	r1, #64	@ 0x40
 8003188:	438a      	bics	r2, r1
 800318a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003190:	2380      	movs	r3, #128	@ 0x80
 8003192:	019b      	lsls	r3, r3, #6
 8003194:	429a      	cmp	r2, r3
 8003196:	d110      	bne.n	80031ba <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	681a      	ldr	r2, [r3, #0]
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	491a      	ldr	r1, [pc, #104]	@ (800320c <SPI_WaitFlagStateUntilTimeout+0x118>)
 80031a4:	400a      	ands	r2, r1
 80031a6:	601a      	str	r2, [r3, #0]
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	681a      	ldr	r2, [r3, #0]
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	2180      	movs	r1, #128	@ 0x80
 80031b4:	0189      	lsls	r1, r1, #6
 80031b6:	430a      	orrs	r2, r1
 80031b8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	225d      	movs	r2, #93	@ 0x5d
 80031be:	2101      	movs	r1, #1
 80031c0:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	225c      	movs	r2, #92	@ 0x5c
 80031c6:	2100      	movs	r1, #0
 80031c8:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80031ca:	2303      	movs	r3, #3
 80031cc:	e017      	b.n	80031fe <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80031ce:	697b      	ldr	r3, [r7, #20]
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d101      	bne.n	80031d8 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 80031d4:	2300      	movs	r3, #0
 80031d6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80031d8:	697b      	ldr	r3, [r7, #20]
 80031da:	3b01      	subs	r3, #1
 80031dc:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	689b      	ldr	r3, [r3, #8]
 80031e4:	68ba      	ldr	r2, [r7, #8]
 80031e6:	4013      	ands	r3, r2
 80031e8:	68ba      	ldr	r2, [r7, #8]
 80031ea:	1ad3      	subs	r3, r2, r3
 80031ec:	425a      	negs	r2, r3
 80031ee:	4153      	adcs	r3, r2
 80031f0:	b2db      	uxtb	r3, r3
 80031f2:	001a      	movs	r2, r3
 80031f4:	1dfb      	adds	r3, r7, #7
 80031f6:	781b      	ldrb	r3, [r3, #0]
 80031f8:	429a      	cmp	r2, r3
 80031fa:	d197      	bne.n	800312c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80031fc:	2300      	movs	r3, #0
}
 80031fe:	0018      	movs	r0, r3
 8003200:	46bd      	mov	sp, r7
 8003202:	b008      	add	sp, #32
 8003204:	bd80      	pop	{r7, pc}
 8003206:	46c0      	nop			@ (mov r8, r8)
 8003208:	200000c4 	.word	0x200000c4
 800320c:	ffffdfff 	.word	0xffffdfff

08003210 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003210:	b580      	push	{r7, lr}
 8003212:	b08a      	sub	sp, #40	@ 0x28
 8003214:	af00      	add	r7, sp, #0
 8003216:	60f8      	str	r0, [r7, #12]
 8003218:	60b9      	str	r1, [r7, #8]
 800321a:	607a      	str	r2, [r7, #4]
 800321c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800321e:	2317      	movs	r3, #23
 8003220:	18fb      	adds	r3, r7, r3
 8003222:	2200      	movs	r2, #0
 8003224:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8003226:	f7fd ffab 	bl	8001180 <HAL_GetTick>
 800322a:	0002      	movs	r2, r0
 800322c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800322e:	1a9b      	subs	r3, r3, r2
 8003230:	683a      	ldr	r2, [r7, #0]
 8003232:	18d3      	adds	r3, r2, r3
 8003234:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8003236:	f7fd ffa3 	bl	8001180 <HAL_GetTick>
 800323a:	0003      	movs	r3, r0
 800323c:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	330c      	adds	r3, #12
 8003244:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8003246:	4b41      	ldr	r3, [pc, #260]	@ (800334c <SPI_WaitFifoStateUntilTimeout+0x13c>)
 8003248:	681a      	ldr	r2, [r3, #0]
 800324a:	0013      	movs	r3, r2
 800324c:	009b      	lsls	r3, r3, #2
 800324e:	189b      	adds	r3, r3, r2
 8003250:	00da      	lsls	r2, r3, #3
 8003252:	1ad3      	subs	r3, r2, r3
 8003254:	0d1b      	lsrs	r3, r3, #20
 8003256:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003258:	4353      	muls	r3, r2
 800325a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800325c:	e068      	b.n	8003330 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800325e:	68ba      	ldr	r2, [r7, #8]
 8003260:	23c0      	movs	r3, #192	@ 0xc0
 8003262:	00db      	lsls	r3, r3, #3
 8003264:	429a      	cmp	r2, r3
 8003266:	d10a      	bne.n	800327e <SPI_WaitFifoStateUntilTimeout+0x6e>
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	2b00      	cmp	r3, #0
 800326c:	d107      	bne.n	800327e <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800326e:	69fb      	ldr	r3, [r7, #28]
 8003270:	781b      	ldrb	r3, [r3, #0]
 8003272:	b2da      	uxtb	r2, r3
 8003274:	2117      	movs	r1, #23
 8003276:	187b      	adds	r3, r7, r1
 8003278:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800327a:	187b      	adds	r3, r7, r1
 800327c:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 800327e:	683b      	ldr	r3, [r7, #0]
 8003280:	3301      	adds	r3, #1
 8003282:	d055      	beq.n	8003330 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003284:	f7fd ff7c 	bl	8001180 <HAL_GetTick>
 8003288:	0002      	movs	r2, r0
 800328a:	6a3b      	ldr	r3, [r7, #32]
 800328c:	1ad3      	subs	r3, r2, r3
 800328e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003290:	429a      	cmp	r2, r3
 8003292:	d902      	bls.n	800329a <SPI_WaitFifoStateUntilTimeout+0x8a>
 8003294:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003296:	2b00      	cmp	r3, #0
 8003298:	d142      	bne.n	8003320 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	685a      	ldr	r2, [r3, #4]
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	21e0      	movs	r1, #224	@ 0xe0
 80032a6:	438a      	bics	r2, r1
 80032a8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	685a      	ldr	r2, [r3, #4]
 80032ae:	2382      	movs	r3, #130	@ 0x82
 80032b0:	005b      	lsls	r3, r3, #1
 80032b2:	429a      	cmp	r2, r3
 80032b4:	d113      	bne.n	80032de <SPI_WaitFifoStateUntilTimeout+0xce>
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	689a      	ldr	r2, [r3, #8]
 80032ba:	2380      	movs	r3, #128	@ 0x80
 80032bc:	021b      	lsls	r3, r3, #8
 80032be:	429a      	cmp	r2, r3
 80032c0:	d005      	beq.n	80032ce <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	689a      	ldr	r2, [r3, #8]
 80032c6:	2380      	movs	r3, #128	@ 0x80
 80032c8:	00db      	lsls	r3, r3, #3
 80032ca:	429a      	cmp	r2, r3
 80032cc:	d107      	bne.n	80032de <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	681a      	ldr	r2, [r3, #0]
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	2140      	movs	r1, #64	@ 0x40
 80032da:	438a      	bics	r2, r1
 80032dc:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80032e2:	2380      	movs	r3, #128	@ 0x80
 80032e4:	019b      	lsls	r3, r3, #6
 80032e6:	429a      	cmp	r2, r3
 80032e8:	d110      	bne.n	800330c <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	681a      	ldr	r2, [r3, #0]
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	4916      	ldr	r1, [pc, #88]	@ (8003350 <SPI_WaitFifoStateUntilTimeout+0x140>)
 80032f6:	400a      	ands	r2, r1
 80032f8:	601a      	str	r2, [r3, #0]
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	681a      	ldr	r2, [r3, #0]
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	2180      	movs	r1, #128	@ 0x80
 8003306:	0189      	lsls	r1, r1, #6
 8003308:	430a      	orrs	r2, r1
 800330a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	225d      	movs	r2, #93	@ 0x5d
 8003310:	2101      	movs	r1, #1
 8003312:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	225c      	movs	r2, #92	@ 0x5c
 8003318:	2100      	movs	r1, #0
 800331a:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800331c:	2303      	movs	r3, #3
 800331e:	e010      	b.n	8003342 <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003320:	69bb      	ldr	r3, [r7, #24]
 8003322:	2b00      	cmp	r3, #0
 8003324:	d101      	bne.n	800332a <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 8003326:	2300      	movs	r3, #0
 8003328:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800332a:	69bb      	ldr	r3, [r7, #24]
 800332c:	3b01      	subs	r3, #1
 800332e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	689b      	ldr	r3, [r3, #8]
 8003336:	68ba      	ldr	r2, [r7, #8]
 8003338:	4013      	ands	r3, r2
 800333a:	687a      	ldr	r2, [r7, #4]
 800333c:	429a      	cmp	r2, r3
 800333e:	d18e      	bne.n	800325e <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 8003340:	2300      	movs	r3, #0
}
 8003342:	0018      	movs	r0, r3
 8003344:	46bd      	mov	sp, r7
 8003346:	b00a      	add	sp, #40	@ 0x28
 8003348:	bd80      	pop	{r7, pc}
 800334a:	46c0      	nop			@ (mov r8, r8)
 800334c:	200000c4 	.word	0x200000c4
 8003350:	ffffdfff 	.word	0xffffdfff

08003354 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003354:	b580      	push	{r7, lr}
 8003356:	b086      	sub	sp, #24
 8003358:	af02      	add	r7, sp, #8
 800335a:	60f8      	str	r0, [r7, #12]
 800335c:	60b9      	str	r1, [r7, #8]
 800335e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003360:	68ba      	ldr	r2, [r7, #8]
 8003362:	23c0      	movs	r3, #192	@ 0xc0
 8003364:	0159      	lsls	r1, r3, #5
 8003366:	68f8      	ldr	r0, [r7, #12]
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	9300      	str	r3, [sp, #0]
 800336c:	0013      	movs	r3, r2
 800336e:	2200      	movs	r2, #0
 8003370:	f7ff ff4e 	bl	8003210 <SPI_WaitFifoStateUntilTimeout>
 8003374:	1e03      	subs	r3, r0, #0
 8003376:	d007      	beq.n	8003388 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800337c:	2220      	movs	r2, #32
 800337e:	431a      	orrs	r2, r3
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003384:	2303      	movs	r3, #3
 8003386:	e027      	b.n	80033d8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003388:	68ba      	ldr	r2, [r7, #8]
 800338a:	68f8      	ldr	r0, [r7, #12]
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	9300      	str	r3, [sp, #0]
 8003390:	0013      	movs	r3, r2
 8003392:	2200      	movs	r2, #0
 8003394:	2180      	movs	r1, #128	@ 0x80
 8003396:	f7ff fead 	bl	80030f4 <SPI_WaitFlagStateUntilTimeout>
 800339a:	1e03      	subs	r3, r0, #0
 800339c:	d007      	beq.n	80033ae <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80033a2:	2220      	movs	r2, #32
 80033a4:	431a      	orrs	r2, r3
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80033aa:	2303      	movs	r3, #3
 80033ac:	e014      	b.n	80033d8 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80033ae:	68ba      	ldr	r2, [r7, #8]
 80033b0:	23c0      	movs	r3, #192	@ 0xc0
 80033b2:	00d9      	lsls	r1, r3, #3
 80033b4:	68f8      	ldr	r0, [r7, #12]
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	9300      	str	r3, [sp, #0]
 80033ba:	0013      	movs	r3, r2
 80033bc:	2200      	movs	r2, #0
 80033be:	f7ff ff27 	bl	8003210 <SPI_WaitFifoStateUntilTimeout>
 80033c2:	1e03      	subs	r3, r0, #0
 80033c4:	d007      	beq.n	80033d6 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80033ca:	2220      	movs	r2, #32
 80033cc:	431a      	orrs	r2, r3
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80033d2:	2303      	movs	r3, #3
 80033d4:	e000      	b.n	80033d8 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80033d6:	2300      	movs	r3, #0
}
 80033d8:	0018      	movs	r0, r3
 80033da:	46bd      	mov	sp, r7
 80033dc:	b004      	add	sp, #16
 80033de:	bd80      	pop	{r7, pc}

080033e0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	b082      	sub	sp, #8
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d101      	bne.n	80033f2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80033ee:	2301      	movs	r3, #1
 80033f0:	e04a      	b.n	8003488 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	223d      	movs	r2, #61	@ 0x3d
 80033f6:	5c9b      	ldrb	r3, [r3, r2]
 80033f8:	b2db      	uxtb	r3, r3
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d107      	bne.n	800340e <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	223c      	movs	r2, #60	@ 0x3c
 8003402:	2100      	movs	r1, #0
 8003404:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	0018      	movs	r0, r3
 800340a:	f7fd fd91 	bl	8000f30 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	223d      	movs	r2, #61	@ 0x3d
 8003412:	2102      	movs	r1, #2
 8003414:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681a      	ldr	r2, [r3, #0]
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	3304      	adds	r3, #4
 800341e:	0019      	movs	r1, r3
 8003420:	0010      	movs	r0, r2
 8003422:	f000 fa89 	bl	8003938 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	2248      	movs	r2, #72	@ 0x48
 800342a:	2101      	movs	r1, #1
 800342c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	223e      	movs	r2, #62	@ 0x3e
 8003432:	2101      	movs	r1, #1
 8003434:	5499      	strb	r1, [r3, r2]
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	223f      	movs	r2, #63	@ 0x3f
 800343a:	2101      	movs	r1, #1
 800343c:	5499      	strb	r1, [r3, r2]
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	2240      	movs	r2, #64	@ 0x40
 8003442:	2101      	movs	r1, #1
 8003444:	5499      	strb	r1, [r3, r2]
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	2241      	movs	r2, #65	@ 0x41
 800344a:	2101      	movs	r1, #1
 800344c:	5499      	strb	r1, [r3, r2]
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	2242      	movs	r2, #66	@ 0x42
 8003452:	2101      	movs	r1, #1
 8003454:	5499      	strb	r1, [r3, r2]
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	2243      	movs	r2, #67	@ 0x43
 800345a:	2101      	movs	r1, #1
 800345c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	2244      	movs	r2, #68	@ 0x44
 8003462:	2101      	movs	r1, #1
 8003464:	5499      	strb	r1, [r3, r2]
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	2245      	movs	r2, #69	@ 0x45
 800346a:	2101      	movs	r1, #1
 800346c:	5499      	strb	r1, [r3, r2]
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	2246      	movs	r2, #70	@ 0x46
 8003472:	2101      	movs	r1, #1
 8003474:	5499      	strb	r1, [r3, r2]
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	2247      	movs	r2, #71	@ 0x47
 800347a:	2101      	movs	r1, #1
 800347c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	223d      	movs	r2, #61	@ 0x3d
 8003482:	2101      	movs	r1, #1
 8003484:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003486:	2300      	movs	r3, #0
}
 8003488:	0018      	movs	r0, r3
 800348a:	46bd      	mov	sp, r7
 800348c:	b002      	add	sp, #8
 800348e:	bd80      	pop	{r7, pc}

08003490 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003490:	b580      	push	{r7, lr}
 8003492:	b084      	sub	sp, #16
 8003494:	af00      	add	r7, sp, #0
 8003496:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	223d      	movs	r2, #61	@ 0x3d
 800349c:	5c9b      	ldrb	r3, [r3, r2]
 800349e:	b2db      	uxtb	r3, r3
 80034a0:	2b01      	cmp	r3, #1
 80034a2:	d001      	beq.n	80034a8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80034a4:	2301      	movs	r3, #1
 80034a6:	e03c      	b.n	8003522 <HAL_TIM_Base_Start_IT+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	223d      	movs	r2, #61	@ 0x3d
 80034ac:	2102      	movs	r1, #2
 80034ae:	5499      	strb	r1, [r3, r2]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	68da      	ldr	r2, [r3, #12]
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	2101      	movs	r1, #1
 80034bc:	430a      	orrs	r2, r1
 80034be:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	4a19      	ldr	r2, [pc, #100]	@ (800352c <HAL_TIM_Base_Start_IT+0x9c>)
 80034c6:	4293      	cmp	r3, r2
 80034c8:	d009      	beq.n	80034de <HAL_TIM_Base_Start_IT+0x4e>
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	4a18      	ldr	r2, [pc, #96]	@ (8003530 <HAL_TIM_Base_Start_IT+0xa0>)
 80034d0:	4293      	cmp	r3, r2
 80034d2:	d004      	beq.n	80034de <HAL_TIM_Base_Start_IT+0x4e>
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	4a16      	ldr	r2, [pc, #88]	@ (8003534 <HAL_TIM_Base_Start_IT+0xa4>)
 80034da:	4293      	cmp	r3, r2
 80034dc:	d116      	bne.n	800350c <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	689b      	ldr	r3, [r3, #8]
 80034e4:	4a14      	ldr	r2, [pc, #80]	@ (8003538 <HAL_TIM_Base_Start_IT+0xa8>)
 80034e6:	4013      	ands	r3, r2
 80034e8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	2b06      	cmp	r3, #6
 80034ee:	d016      	beq.n	800351e <HAL_TIM_Base_Start_IT+0x8e>
 80034f0:	68fa      	ldr	r2, [r7, #12]
 80034f2:	2380      	movs	r3, #128	@ 0x80
 80034f4:	025b      	lsls	r3, r3, #9
 80034f6:	429a      	cmp	r2, r3
 80034f8:	d011      	beq.n	800351e <HAL_TIM_Base_Start_IT+0x8e>
    {
      __HAL_TIM_ENABLE(htim);
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	681a      	ldr	r2, [r3, #0]
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	2101      	movs	r1, #1
 8003506:	430a      	orrs	r2, r1
 8003508:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800350a:	e008      	b.n	800351e <HAL_TIM_Base_Start_IT+0x8e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	681a      	ldr	r2, [r3, #0]
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	2101      	movs	r1, #1
 8003518:	430a      	orrs	r2, r1
 800351a:	601a      	str	r2, [r3, #0]
 800351c:	e000      	b.n	8003520 <HAL_TIM_Base_Start_IT+0x90>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800351e:	46c0      	nop			@ (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 8003520:	2300      	movs	r3, #0
}
 8003522:	0018      	movs	r0, r3
 8003524:	46bd      	mov	sp, r7
 8003526:	b004      	add	sp, #16
 8003528:	bd80      	pop	{r7, pc}
 800352a:	46c0      	nop			@ (mov r8, r8)
 800352c:	40012c00 	.word	0x40012c00
 8003530:	40000400 	.word	0x40000400
 8003534:	40014000 	.word	0x40014000
 8003538:	00010007 	.word	0x00010007

0800353c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800353c:	b580      	push	{r7, lr}
 800353e:	b084      	sub	sp, #16
 8003540:	af00      	add	r7, sp, #0
 8003542:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	68db      	ldr	r3, [r3, #12]
 800354a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	691b      	ldr	r3, [r3, #16]
 8003552:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003554:	68bb      	ldr	r3, [r7, #8]
 8003556:	2202      	movs	r2, #2
 8003558:	4013      	ands	r3, r2
 800355a:	d021      	beq.n	80035a0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	2202      	movs	r2, #2
 8003560:	4013      	ands	r3, r2
 8003562:	d01d      	beq.n	80035a0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	2203      	movs	r2, #3
 800356a:	4252      	negs	r2, r2
 800356c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	2201      	movs	r2, #1
 8003572:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	699b      	ldr	r3, [r3, #24]
 800357a:	2203      	movs	r2, #3
 800357c:	4013      	ands	r3, r2
 800357e:	d004      	beq.n	800358a <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	0018      	movs	r0, r3
 8003584:	f000 f9c0 	bl	8003908 <HAL_TIM_IC_CaptureCallback>
 8003588:	e007      	b.n	800359a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	0018      	movs	r0, r3
 800358e:	f000 f9b3 	bl	80038f8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	0018      	movs	r0, r3
 8003596:	f000 f9bf 	bl	8003918 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	2200      	movs	r2, #0
 800359e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80035a0:	68bb      	ldr	r3, [r7, #8]
 80035a2:	2204      	movs	r2, #4
 80035a4:	4013      	ands	r3, r2
 80035a6:	d022      	beq.n	80035ee <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	2204      	movs	r2, #4
 80035ac:	4013      	ands	r3, r2
 80035ae:	d01e      	beq.n	80035ee <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	2205      	movs	r2, #5
 80035b6:	4252      	negs	r2, r2
 80035b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	2202      	movs	r2, #2
 80035be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	699a      	ldr	r2, [r3, #24]
 80035c6:	23c0      	movs	r3, #192	@ 0xc0
 80035c8:	009b      	lsls	r3, r3, #2
 80035ca:	4013      	ands	r3, r2
 80035cc:	d004      	beq.n	80035d8 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	0018      	movs	r0, r3
 80035d2:	f000 f999 	bl	8003908 <HAL_TIM_IC_CaptureCallback>
 80035d6:	e007      	b.n	80035e8 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	0018      	movs	r0, r3
 80035dc:	f000 f98c 	bl	80038f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	0018      	movs	r0, r3
 80035e4:	f000 f998 	bl	8003918 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	2200      	movs	r2, #0
 80035ec:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80035ee:	68bb      	ldr	r3, [r7, #8]
 80035f0:	2208      	movs	r2, #8
 80035f2:	4013      	ands	r3, r2
 80035f4:	d021      	beq.n	800363a <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	2208      	movs	r2, #8
 80035fa:	4013      	ands	r3, r2
 80035fc:	d01d      	beq.n	800363a <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	2209      	movs	r2, #9
 8003604:	4252      	negs	r2, r2
 8003606:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	2204      	movs	r2, #4
 800360c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	69db      	ldr	r3, [r3, #28]
 8003614:	2203      	movs	r2, #3
 8003616:	4013      	ands	r3, r2
 8003618:	d004      	beq.n	8003624 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	0018      	movs	r0, r3
 800361e:	f000 f973 	bl	8003908 <HAL_TIM_IC_CaptureCallback>
 8003622:	e007      	b.n	8003634 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	0018      	movs	r0, r3
 8003628:	f000 f966 	bl	80038f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	0018      	movs	r0, r3
 8003630:	f000 f972 	bl	8003918 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	2200      	movs	r2, #0
 8003638:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800363a:	68bb      	ldr	r3, [r7, #8]
 800363c:	2210      	movs	r2, #16
 800363e:	4013      	ands	r3, r2
 8003640:	d022      	beq.n	8003688 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	2210      	movs	r2, #16
 8003646:	4013      	ands	r3, r2
 8003648:	d01e      	beq.n	8003688 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	2211      	movs	r2, #17
 8003650:	4252      	negs	r2, r2
 8003652:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	2208      	movs	r2, #8
 8003658:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	69da      	ldr	r2, [r3, #28]
 8003660:	23c0      	movs	r3, #192	@ 0xc0
 8003662:	009b      	lsls	r3, r3, #2
 8003664:	4013      	ands	r3, r2
 8003666:	d004      	beq.n	8003672 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	0018      	movs	r0, r3
 800366c:	f000 f94c 	bl	8003908 <HAL_TIM_IC_CaptureCallback>
 8003670:	e007      	b.n	8003682 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	0018      	movs	r0, r3
 8003676:	f000 f93f 	bl	80038f8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	0018      	movs	r0, r3
 800367e:	f000 f94b 	bl	8003918 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	2200      	movs	r2, #0
 8003686:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003688:	68bb      	ldr	r3, [r7, #8]
 800368a:	2201      	movs	r2, #1
 800368c:	4013      	ands	r3, r2
 800368e:	d00c      	beq.n	80036aa <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	2201      	movs	r2, #1
 8003694:	4013      	ands	r3, r2
 8003696:	d008      	beq.n	80036aa <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	2202      	movs	r2, #2
 800369e:	4252      	negs	r2, r2
 80036a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	0018      	movs	r0, r3
 80036a6:	f7fd fa01 	bl	8000aac <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80036aa:	68bb      	ldr	r3, [r7, #8]
 80036ac:	2280      	movs	r2, #128	@ 0x80
 80036ae:	4013      	ands	r3, r2
 80036b0:	d104      	bne.n	80036bc <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80036b2:	68ba      	ldr	r2, [r7, #8]
 80036b4:	2380      	movs	r3, #128	@ 0x80
 80036b6:	019b      	lsls	r3, r3, #6
 80036b8:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80036ba:	d00b      	beq.n	80036d4 <HAL_TIM_IRQHandler+0x198>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	2280      	movs	r2, #128	@ 0x80
 80036c0:	4013      	ands	r3, r2
 80036c2:	d007      	beq.n	80036d4 <HAL_TIM_IRQHandler+0x198>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	4a1e      	ldr	r2, [pc, #120]	@ (8003744 <HAL_TIM_IRQHandler+0x208>)
 80036ca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	0018      	movs	r0, r3
 80036d0:	f000 fac2 	bl	8003c58 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80036d4:	68ba      	ldr	r2, [r7, #8]
 80036d6:	2380      	movs	r3, #128	@ 0x80
 80036d8:	005b      	lsls	r3, r3, #1
 80036da:	4013      	ands	r3, r2
 80036dc:	d00b      	beq.n	80036f6 <HAL_TIM_IRQHandler+0x1ba>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	2280      	movs	r2, #128	@ 0x80
 80036e2:	4013      	ands	r3, r2
 80036e4:	d007      	beq.n	80036f6 <HAL_TIM_IRQHandler+0x1ba>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	4a17      	ldr	r2, [pc, #92]	@ (8003748 <HAL_TIM_IRQHandler+0x20c>)
 80036ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	0018      	movs	r0, r3
 80036f2:	f000 fab9 	bl	8003c68 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80036f6:	68bb      	ldr	r3, [r7, #8]
 80036f8:	2240      	movs	r2, #64	@ 0x40
 80036fa:	4013      	ands	r3, r2
 80036fc:	d00c      	beq.n	8003718 <HAL_TIM_IRQHandler+0x1dc>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	2240      	movs	r2, #64	@ 0x40
 8003702:	4013      	ands	r3, r2
 8003704:	d008      	beq.n	8003718 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	2241      	movs	r2, #65	@ 0x41
 800370c:	4252      	negs	r2, r2
 800370e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	0018      	movs	r0, r3
 8003714:	f000 f908 	bl	8003928 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003718:	68bb      	ldr	r3, [r7, #8]
 800371a:	2220      	movs	r2, #32
 800371c:	4013      	ands	r3, r2
 800371e:	d00c      	beq.n	800373a <HAL_TIM_IRQHandler+0x1fe>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	2220      	movs	r2, #32
 8003724:	4013      	ands	r3, r2
 8003726:	d008      	beq.n	800373a <HAL_TIM_IRQHandler+0x1fe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	2221      	movs	r2, #33	@ 0x21
 800372e:	4252      	negs	r2, r2
 8003730:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	0018      	movs	r0, r3
 8003736:	f000 fa87 	bl	8003c48 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800373a:	46c0      	nop			@ (mov r8, r8)
 800373c:	46bd      	mov	sp, r7
 800373e:	b004      	add	sp, #16
 8003740:	bd80      	pop	{r7, pc}
 8003742:	46c0      	nop			@ (mov r8, r8)
 8003744:	ffffdf7f 	.word	0xffffdf7f
 8003748:	fffffeff 	.word	0xfffffeff

0800374c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800374c:	b580      	push	{r7, lr}
 800374e:	b084      	sub	sp, #16
 8003750:	af00      	add	r7, sp, #0
 8003752:	6078      	str	r0, [r7, #4]
 8003754:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003756:	230f      	movs	r3, #15
 8003758:	18fb      	adds	r3, r7, r3
 800375a:	2200      	movs	r2, #0
 800375c:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	223c      	movs	r2, #60	@ 0x3c
 8003762:	5c9b      	ldrb	r3, [r3, r2]
 8003764:	2b01      	cmp	r3, #1
 8003766:	d101      	bne.n	800376c <HAL_TIM_ConfigClockSource+0x20>
 8003768:	2302      	movs	r3, #2
 800376a:	e0bc      	b.n	80038e6 <HAL_TIM_ConfigClockSource+0x19a>
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	223c      	movs	r2, #60	@ 0x3c
 8003770:	2101      	movs	r1, #1
 8003772:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	223d      	movs	r2, #61	@ 0x3d
 8003778:	2102      	movs	r1, #2
 800377a:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	689b      	ldr	r3, [r3, #8]
 8003782:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003784:	68bb      	ldr	r3, [r7, #8]
 8003786:	4a5a      	ldr	r2, [pc, #360]	@ (80038f0 <HAL_TIM_ConfigClockSource+0x1a4>)
 8003788:	4013      	ands	r3, r2
 800378a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800378c:	68bb      	ldr	r3, [r7, #8]
 800378e:	4a59      	ldr	r2, [pc, #356]	@ (80038f4 <HAL_TIM_ConfigClockSource+0x1a8>)
 8003790:	4013      	ands	r3, r2
 8003792:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	68ba      	ldr	r2, [r7, #8]
 800379a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800379c:	683b      	ldr	r3, [r7, #0]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	2280      	movs	r2, #128	@ 0x80
 80037a2:	0192      	lsls	r2, r2, #6
 80037a4:	4293      	cmp	r3, r2
 80037a6:	d040      	beq.n	800382a <HAL_TIM_ConfigClockSource+0xde>
 80037a8:	2280      	movs	r2, #128	@ 0x80
 80037aa:	0192      	lsls	r2, r2, #6
 80037ac:	4293      	cmp	r3, r2
 80037ae:	d900      	bls.n	80037b2 <HAL_TIM_ConfigClockSource+0x66>
 80037b0:	e088      	b.n	80038c4 <HAL_TIM_ConfigClockSource+0x178>
 80037b2:	2280      	movs	r2, #128	@ 0x80
 80037b4:	0152      	lsls	r2, r2, #5
 80037b6:	4293      	cmp	r3, r2
 80037b8:	d100      	bne.n	80037bc <HAL_TIM_ConfigClockSource+0x70>
 80037ba:	e088      	b.n	80038ce <HAL_TIM_ConfigClockSource+0x182>
 80037bc:	2280      	movs	r2, #128	@ 0x80
 80037be:	0152      	lsls	r2, r2, #5
 80037c0:	4293      	cmp	r3, r2
 80037c2:	d900      	bls.n	80037c6 <HAL_TIM_ConfigClockSource+0x7a>
 80037c4:	e07e      	b.n	80038c4 <HAL_TIM_ConfigClockSource+0x178>
 80037c6:	2b70      	cmp	r3, #112	@ 0x70
 80037c8:	d018      	beq.n	80037fc <HAL_TIM_ConfigClockSource+0xb0>
 80037ca:	d900      	bls.n	80037ce <HAL_TIM_ConfigClockSource+0x82>
 80037cc:	e07a      	b.n	80038c4 <HAL_TIM_ConfigClockSource+0x178>
 80037ce:	2b60      	cmp	r3, #96	@ 0x60
 80037d0:	d04f      	beq.n	8003872 <HAL_TIM_ConfigClockSource+0x126>
 80037d2:	d900      	bls.n	80037d6 <HAL_TIM_ConfigClockSource+0x8a>
 80037d4:	e076      	b.n	80038c4 <HAL_TIM_ConfigClockSource+0x178>
 80037d6:	2b50      	cmp	r3, #80	@ 0x50
 80037d8:	d03b      	beq.n	8003852 <HAL_TIM_ConfigClockSource+0x106>
 80037da:	d900      	bls.n	80037de <HAL_TIM_ConfigClockSource+0x92>
 80037dc:	e072      	b.n	80038c4 <HAL_TIM_ConfigClockSource+0x178>
 80037de:	2b40      	cmp	r3, #64	@ 0x40
 80037e0:	d057      	beq.n	8003892 <HAL_TIM_ConfigClockSource+0x146>
 80037e2:	d900      	bls.n	80037e6 <HAL_TIM_ConfigClockSource+0x9a>
 80037e4:	e06e      	b.n	80038c4 <HAL_TIM_ConfigClockSource+0x178>
 80037e6:	2b30      	cmp	r3, #48	@ 0x30
 80037e8:	d063      	beq.n	80038b2 <HAL_TIM_ConfigClockSource+0x166>
 80037ea:	d86b      	bhi.n	80038c4 <HAL_TIM_ConfigClockSource+0x178>
 80037ec:	2b20      	cmp	r3, #32
 80037ee:	d060      	beq.n	80038b2 <HAL_TIM_ConfigClockSource+0x166>
 80037f0:	d868      	bhi.n	80038c4 <HAL_TIM_ConfigClockSource+0x178>
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d05d      	beq.n	80038b2 <HAL_TIM_ConfigClockSource+0x166>
 80037f6:	2b10      	cmp	r3, #16
 80037f8:	d05b      	beq.n	80038b2 <HAL_TIM_ConfigClockSource+0x166>
 80037fa:	e063      	b.n	80038c4 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003800:	683b      	ldr	r3, [r7, #0]
 8003802:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003804:	683b      	ldr	r3, [r7, #0]
 8003806:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003808:	683b      	ldr	r3, [r7, #0]
 800380a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800380c:	f000 f994 	bl	8003b38 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	689b      	ldr	r3, [r3, #8]
 8003816:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003818:	68bb      	ldr	r3, [r7, #8]
 800381a:	2277      	movs	r2, #119	@ 0x77
 800381c:	4313      	orrs	r3, r2
 800381e:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	68ba      	ldr	r2, [r7, #8]
 8003826:	609a      	str	r2, [r3, #8]
      break;
 8003828:	e052      	b.n	80038d0 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800382e:	683b      	ldr	r3, [r7, #0]
 8003830:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003832:	683b      	ldr	r3, [r7, #0]
 8003834:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003836:	683b      	ldr	r3, [r7, #0]
 8003838:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800383a:	f000 f97d 	bl	8003b38 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	689a      	ldr	r2, [r3, #8]
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	2180      	movs	r1, #128	@ 0x80
 800384a:	01c9      	lsls	r1, r1, #7
 800384c:	430a      	orrs	r2, r1
 800384e:	609a      	str	r2, [r3, #8]
      break;
 8003850:	e03e      	b.n	80038d0 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003856:	683b      	ldr	r3, [r7, #0]
 8003858:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800385a:	683b      	ldr	r3, [r7, #0]
 800385c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800385e:	001a      	movs	r2, r3
 8003860:	f000 f8ee 	bl	8003a40 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	2150      	movs	r1, #80	@ 0x50
 800386a:	0018      	movs	r0, r3
 800386c:	f000 f948 	bl	8003b00 <TIM_ITRx_SetConfig>
      break;
 8003870:	e02e      	b.n	80038d0 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003876:	683b      	ldr	r3, [r7, #0]
 8003878:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800387a:	683b      	ldr	r3, [r7, #0]
 800387c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800387e:	001a      	movs	r2, r3
 8003880:	f000 f90c 	bl	8003a9c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	2160      	movs	r1, #96	@ 0x60
 800388a:	0018      	movs	r0, r3
 800388c:	f000 f938 	bl	8003b00 <TIM_ITRx_SetConfig>
      break;
 8003890:	e01e      	b.n	80038d0 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003896:	683b      	ldr	r3, [r7, #0]
 8003898:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800389a:	683b      	ldr	r3, [r7, #0]
 800389c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800389e:	001a      	movs	r2, r3
 80038a0:	f000 f8ce 	bl	8003a40 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	2140      	movs	r1, #64	@ 0x40
 80038aa:	0018      	movs	r0, r3
 80038ac:	f000 f928 	bl	8003b00 <TIM_ITRx_SetConfig>
      break;
 80038b0:	e00e      	b.n	80038d0 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681a      	ldr	r2, [r3, #0]
 80038b6:	683b      	ldr	r3, [r7, #0]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	0019      	movs	r1, r3
 80038bc:	0010      	movs	r0, r2
 80038be:	f000 f91f 	bl	8003b00 <TIM_ITRx_SetConfig>
      break;
 80038c2:	e005      	b.n	80038d0 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 80038c4:	230f      	movs	r3, #15
 80038c6:	18fb      	adds	r3, r7, r3
 80038c8:	2201      	movs	r2, #1
 80038ca:	701a      	strb	r2, [r3, #0]
      break;
 80038cc:	e000      	b.n	80038d0 <HAL_TIM_ConfigClockSource+0x184>
      break;
 80038ce:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	223d      	movs	r2, #61	@ 0x3d
 80038d4:	2101      	movs	r1, #1
 80038d6:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	223c      	movs	r2, #60	@ 0x3c
 80038dc:	2100      	movs	r1, #0
 80038de:	5499      	strb	r1, [r3, r2]

  return status;
 80038e0:	230f      	movs	r3, #15
 80038e2:	18fb      	adds	r3, r7, r3
 80038e4:	781b      	ldrb	r3, [r3, #0]
}
 80038e6:	0018      	movs	r0, r3
 80038e8:	46bd      	mov	sp, r7
 80038ea:	b004      	add	sp, #16
 80038ec:	bd80      	pop	{r7, pc}
 80038ee:	46c0      	nop			@ (mov r8, r8)
 80038f0:	ffceff88 	.word	0xffceff88
 80038f4:	ffff00ff 	.word	0xffff00ff

080038f8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80038f8:	b580      	push	{r7, lr}
 80038fa:	b082      	sub	sp, #8
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003900:	46c0      	nop			@ (mov r8, r8)
 8003902:	46bd      	mov	sp, r7
 8003904:	b002      	add	sp, #8
 8003906:	bd80      	pop	{r7, pc}

08003908 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003908:	b580      	push	{r7, lr}
 800390a:	b082      	sub	sp, #8
 800390c:	af00      	add	r7, sp, #0
 800390e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003910:	46c0      	nop			@ (mov r8, r8)
 8003912:	46bd      	mov	sp, r7
 8003914:	b002      	add	sp, #8
 8003916:	bd80      	pop	{r7, pc}

08003918 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003918:	b580      	push	{r7, lr}
 800391a:	b082      	sub	sp, #8
 800391c:	af00      	add	r7, sp, #0
 800391e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003920:	46c0      	nop			@ (mov r8, r8)
 8003922:	46bd      	mov	sp, r7
 8003924:	b002      	add	sp, #8
 8003926:	bd80      	pop	{r7, pc}

08003928 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003928:	b580      	push	{r7, lr}
 800392a:	b082      	sub	sp, #8
 800392c:	af00      	add	r7, sp, #0
 800392e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003930:	46c0      	nop			@ (mov r8, r8)
 8003932:	46bd      	mov	sp, r7
 8003934:	b002      	add	sp, #8
 8003936:	bd80      	pop	{r7, pc}

08003938 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003938:	b580      	push	{r7, lr}
 800393a:	b084      	sub	sp, #16
 800393c:	af00      	add	r7, sp, #0
 800393e:	6078      	str	r0, [r7, #4]
 8003940:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	4a36      	ldr	r2, [pc, #216]	@ (8003a24 <TIM_Base_SetConfig+0xec>)
 800394c:	4293      	cmp	r3, r2
 800394e:	d003      	beq.n	8003958 <TIM_Base_SetConfig+0x20>
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	4a35      	ldr	r2, [pc, #212]	@ (8003a28 <TIM_Base_SetConfig+0xf0>)
 8003954:	4293      	cmp	r3, r2
 8003956:	d108      	bne.n	800396a <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	2270      	movs	r2, #112	@ 0x70
 800395c:	4393      	bics	r3, r2
 800395e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003960:	683b      	ldr	r3, [r7, #0]
 8003962:	685b      	ldr	r3, [r3, #4]
 8003964:	68fa      	ldr	r2, [r7, #12]
 8003966:	4313      	orrs	r3, r2
 8003968:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	4a2d      	ldr	r2, [pc, #180]	@ (8003a24 <TIM_Base_SetConfig+0xec>)
 800396e:	4293      	cmp	r3, r2
 8003970:	d013      	beq.n	800399a <TIM_Base_SetConfig+0x62>
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	4a2c      	ldr	r2, [pc, #176]	@ (8003a28 <TIM_Base_SetConfig+0xf0>)
 8003976:	4293      	cmp	r3, r2
 8003978:	d00f      	beq.n	800399a <TIM_Base_SetConfig+0x62>
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	4a2b      	ldr	r2, [pc, #172]	@ (8003a2c <TIM_Base_SetConfig+0xf4>)
 800397e:	4293      	cmp	r3, r2
 8003980:	d00b      	beq.n	800399a <TIM_Base_SetConfig+0x62>
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	4a2a      	ldr	r2, [pc, #168]	@ (8003a30 <TIM_Base_SetConfig+0xf8>)
 8003986:	4293      	cmp	r3, r2
 8003988:	d007      	beq.n	800399a <TIM_Base_SetConfig+0x62>
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	4a29      	ldr	r2, [pc, #164]	@ (8003a34 <TIM_Base_SetConfig+0xfc>)
 800398e:	4293      	cmp	r3, r2
 8003990:	d003      	beq.n	800399a <TIM_Base_SetConfig+0x62>
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	4a28      	ldr	r2, [pc, #160]	@ (8003a38 <TIM_Base_SetConfig+0x100>)
 8003996:	4293      	cmp	r3, r2
 8003998:	d108      	bne.n	80039ac <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	4a27      	ldr	r2, [pc, #156]	@ (8003a3c <TIM_Base_SetConfig+0x104>)
 800399e:	4013      	ands	r3, r2
 80039a0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80039a2:	683b      	ldr	r3, [r7, #0]
 80039a4:	68db      	ldr	r3, [r3, #12]
 80039a6:	68fa      	ldr	r2, [r7, #12]
 80039a8:	4313      	orrs	r3, r2
 80039aa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	2280      	movs	r2, #128	@ 0x80
 80039b0:	4393      	bics	r3, r2
 80039b2:	001a      	movs	r2, r3
 80039b4:	683b      	ldr	r3, [r7, #0]
 80039b6:	695b      	ldr	r3, [r3, #20]
 80039b8:	4313      	orrs	r3, r2
 80039ba:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	68fa      	ldr	r2, [r7, #12]
 80039c0:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80039c2:	683b      	ldr	r3, [r7, #0]
 80039c4:	689a      	ldr	r2, [r3, #8]
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80039ca:	683b      	ldr	r3, [r7, #0]
 80039cc:	681a      	ldr	r2, [r3, #0]
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	4a13      	ldr	r2, [pc, #76]	@ (8003a24 <TIM_Base_SetConfig+0xec>)
 80039d6:	4293      	cmp	r3, r2
 80039d8:	d00b      	beq.n	80039f2 <TIM_Base_SetConfig+0xba>
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	4a14      	ldr	r2, [pc, #80]	@ (8003a30 <TIM_Base_SetConfig+0xf8>)
 80039de:	4293      	cmp	r3, r2
 80039e0:	d007      	beq.n	80039f2 <TIM_Base_SetConfig+0xba>
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	4a13      	ldr	r2, [pc, #76]	@ (8003a34 <TIM_Base_SetConfig+0xfc>)
 80039e6:	4293      	cmp	r3, r2
 80039e8:	d003      	beq.n	80039f2 <TIM_Base_SetConfig+0xba>
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	4a12      	ldr	r2, [pc, #72]	@ (8003a38 <TIM_Base_SetConfig+0x100>)
 80039ee:	4293      	cmp	r3, r2
 80039f0:	d103      	bne.n	80039fa <TIM_Base_SetConfig+0xc2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80039f2:	683b      	ldr	r3, [r7, #0]
 80039f4:	691a      	ldr	r2, [r3, #16]
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	2201      	movs	r2, #1
 80039fe:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	691b      	ldr	r3, [r3, #16]
 8003a04:	2201      	movs	r2, #1
 8003a06:	4013      	ands	r3, r2
 8003a08:	2b01      	cmp	r3, #1
 8003a0a:	d106      	bne.n	8003a1a <TIM_Base_SetConfig+0xe2>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	691b      	ldr	r3, [r3, #16]
 8003a10:	2201      	movs	r2, #1
 8003a12:	4393      	bics	r3, r2
 8003a14:	001a      	movs	r2, r3
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	611a      	str	r2, [r3, #16]
  }
}
 8003a1a:	46c0      	nop			@ (mov r8, r8)
 8003a1c:	46bd      	mov	sp, r7
 8003a1e:	b004      	add	sp, #16
 8003a20:	bd80      	pop	{r7, pc}
 8003a22:	46c0      	nop			@ (mov r8, r8)
 8003a24:	40012c00 	.word	0x40012c00
 8003a28:	40000400 	.word	0x40000400
 8003a2c:	40002000 	.word	0x40002000
 8003a30:	40014000 	.word	0x40014000
 8003a34:	40014400 	.word	0x40014400
 8003a38:	40014800 	.word	0x40014800
 8003a3c:	fffffcff 	.word	0xfffffcff

08003a40 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003a40:	b580      	push	{r7, lr}
 8003a42:	b086      	sub	sp, #24
 8003a44:	af00      	add	r7, sp, #0
 8003a46:	60f8      	str	r0, [r7, #12]
 8003a48:	60b9      	str	r1, [r7, #8]
 8003a4a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	6a1b      	ldr	r3, [r3, #32]
 8003a50:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	6a1b      	ldr	r3, [r3, #32]
 8003a56:	2201      	movs	r2, #1
 8003a58:	4393      	bics	r3, r2
 8003a5a:	001a      	movs	r2, r3
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	699b      	ldr	r3, [r3, #24]
 8003a64:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003a66:	693b      	ldr	r3, [r7, #16]
 8003a68:	22f0      	movs	r2, #240	@ 0xf0
 8003a6a:	4393      	bics	r3, r2
 8003a6c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	011b      	lsls	r3, r3, #4
 8003a72:	693a      	ldr	r2, [r7, #16]
 8003a74:	4313      	orrs	r3, r2
 8003a76:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003a78:	697b      	ldr	r3, [r7, #20]
 8003a7a:	220a      	movs	r2, #10
 8003a7c:	4393      	bics	r3, r2
 8003a7e:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003a80:	697a      	ldr	r2, [r7, #20]
 8003a82:	68bb      	ldr	r3, [r7, #8]
 8003a84:	4313      	orrs	r3, r2
 8003a86:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	693a      	ldr	r2, [r7, #16]
 8003a8c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	697a      	ldr	r2, [r7, #20]
 8003a92:	621a      	str	r2, [r3, #32]
}
 8003a94:	46c0      	nop			@ (mov r8, r8)
 8003a96:	46bd      	mov	sp, r7
 8003a98:	b006      	add	sp, #24
 8003a9a:	bd80      	pop	{r7, pc}

08003a9c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003a9c:	b580      	push	{r7, lr}
 8003a9e:	b086      	sub	sp, #24
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	60f8      	str	r0, [r7, #12]
 8003aa4:	60b9      	str	r1, [r7, #8]
 8003aa6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	6a1b      	ldr	r3, [r3, #32]
 8003aac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	6a1b      	ldr	r3, [r3, #32]
 8003ab2:	2210      	movs	r2, #16
 8003ab4:	4393      	bics	r3, r2
 8003ab6:	001a      	movs	r2, r3
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	699b      	ldr	r3, [r3, #24]
 8003ac0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003ac2:	693b      	ldr	r3, [r7, #16]
 8003ac4:	4a0d      	ldr	r2, [pc, #52]	@ (8003afc <TIM_TI2_ConfigInputStage+0x60>)
 8003ac6:	4013      	ands	r3, r2
 8003ac8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	031b      	lsls	r3, r3, #12
 8003ace:	693a      	ldr	r2, [r7, #16]
 8003ad0:	4313      	orrs	r3, r2
 8003ad2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003ad4:	697b      	ldr	r3, [r7, #20]
 8003ad6:	22a0      	movs	r2, #160	@ 0xa0
 8003ad8:	4393      	bics	r3, r2
 8003ada:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003adc:	68bb      	ldr	r3, [r7, #8]
 8003ade:	011b      	lsls	r3, r3, #4
 8003ae0:	697a      	ldr	r2, [r7, #20]
 8003ae2:	4313      	orrs	r3, r2
 8003ae4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	693a      	ldr	r2, [r7, #16]
 8003aea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	697a      	ldr	r2, [r7, #20]
 8003af0:	621a      	str	r2, [r3, #32]
}
 8003af2:	46c0      	nop			@ (mov r8, r8)
 8003af4:	46bd      	mov	sp, r7
 8003af6:	b006      	add	sp, #24
 8003af8:	bd80      	pop	{r7, pc}
 8003afa:	46c0      	nop			@ (mov r8, r8)
 8003afc:	ffff0fff 	.word	0xffff0fff

08003b00 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003b00:	b580      	push	{r7, lr}
 8003b02:	b084      	sub	sp, #16
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	6078      	str	r0, [r7, #4]
 8003b08:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	689b      	ldr	r3, [r3, #8]
 8003b0e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	4a08      	ldr	r2, [pc, #32]	@ (8003b34 <TIM_ITRx_SetConfig+0x34>)
 8003b14:	4013      	ands	r3, r2
 8003b16:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003b18:	683a      	ldr	r2, [r7, #0]
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	4313      	orrs	r3, r2
 8003b1e:	2207      	movs	r2, #7
 8003b20:	4313      	orrs	r3, r2
 8003b22:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	68fa      	ldr	r2, [r7, #12]
 8003b28:	609a      	str	r2, [r3, #8]
}
 8003b2a:	46c0      	nop			@ (mov r8, r8)
 8003b2c:	46bd      	mov	sp, r7
 8003b2e:	b004      	add	sp, #16
 8003b30:	bd80      	pop	{r7, pc}
 8003b32:	46c0      	nop			@ (mov r8, r8)
 8003b34:	ffcfff8f 	.word	0xffcfff8f

08003b38 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003b38:	b580      	push	{r7, lr}
 8003b3a:	b086      	sub	sp, #24
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	60f8      	str	r0, [r7, #12]
 8003b40:	60b9      	str	r1, [r7, #8]
 8003b42:	607a      	str	r2, [r7, #4]
 8003b44:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	689b      	ldr	r3, [r3, #8]
 8003b4a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003b4c:	697b      	ldr	r3, [r7, #20]
 8003b4e:	4a09      	ldr	r2, [pc, #36]	@ (8003b74 <TIM_ETR_SetConfig+0x3c>)
 8003b50:	4013      	ands	r3, r2
 8003b52:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003b54:	683b      	ldr	r3, [r7, #0]
 8003b56:	021a      	lsls	r2, r3, #8
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	431a      	orrs	r2, r3
 8003b5c:	68bb      	ldr	r3, [r7, #8]
 8003b5e:	4313      	orrs	r3, r2
 8003b60:	697a      	ldr	r2, [r7, #20]
 8003b62:	4313      	orrs	r3, r2
 8003b64:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	697a      	ldr	r2, [r7, #20]
 8003b6a:	609a      	str	r2, [r3, #8]
}
 8003b6c:	46c0      	nop			@ (mov r8, r8)
 8003b6e:	46bd      	mov	sp, r7
 8003b70:	b006      	add	sp, #24
 8003b72:	bd80      	pop	{r7, pc}
 8003b74:	ffff00ff 	.word	0xffff00ff

08003b78 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003b78:	b580      	push	{r7, lr}
 8003b7a:	b084      	sub	sp, #16
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	6078      	str	r0, [r7, #4]
 8003b80:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	223c      	movs	r2, #60	@ 0x3c
 8003b86:	5c9b      	ldrb	r3, [r3, r2]
 8003b88:	2b01      	cmp	r3, #1
 8003b8a:	d101      	bne.n	8003b90 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003b8c:	2302      	movs	r3, #2
 8003b8e:	e04f      	b.n	8003c30 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	223c      	movs	r2, #60	@ 0x3c
 8003b94:	2101      	movs	r1, #1
 8003b96:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	223d      	movs	r2, #61	@ 0x3d
 8003b9c:	2102      	movs	r1, #2
 8003b9e:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	685b      	ldr	r3, [r3, #4]
 8003ba6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	689b      	ldr	r3, [r3, #8]
 8003bae:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	4a20      	ldr	r2, [pc, #128]	@ (8003c38 <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 8003bb6:	4293      	cmp	r3, r2
 8003bb8:	d108      	bne.n	8003bcc <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	4a1f      	ldr	r2, [pc, #124]	@ (8003c3c <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8003bbe:	4013      	ands	r3, r2
 8003bc0:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003bc2:	683b      	ldr	r3, [r7, #0]
 8003bc4:	685b      	ldr	r3, [r3, #4]
 8003bc6:	68fa      	ldr	r2, [r7, #12]
 8003bc8:	4313      	orrs	r3, r2
 8003bca:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	2270      	movs	r2, #112	@ 0x70
 8003bd0:	4393      	bics	r3, r2
 8003bd2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003bd4:	683b      	ldr	r3, [r7, #0]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	68fa      	ldr	r2, [r7, #12]
 8003bda:	4313      	orrs	r3, r2
 8003bdc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	68fa      	ldr	r2, [r7, #12]
 8003be4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	4a13      	ldr	r2, [pc, #76]	@ (8003c38 <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 8003bec:	4293      	cmp	r3, r2
 8003bee:	d009      	beq.n	8003c04 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	4a12      	ldr	r2, [pc, #72]	@ (8003c40 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8003bf6:	4293      	cmp	r3, r2
 8003bf8:	d004      	beq.n	8003c04 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	4a11      	ldr	r2, [pc, #68]	@ (8003c44 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8003c00:	4293      	cmp	r3, r2
 8003c02:	d10c      	bne.n	8003c1e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003c04:	68bb      	ldr	r3, [r7, #8]
 8003c06:	2280      	movs	r2, #128	@ 0x80
 8003c08:	4393      	bics	r3, r2
 8003c0a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003c0c:	683b      	ldr	r3, [r7, #0]
 8003c0e:	689b      	ldr	r3, [r3, #8]
 8003c10:	68ba      	ldr	r2, [r7, #8]
 8003c12:	4313      	orrs	r3, r2
 8003c14:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	68ba      	ldr	r2, [r7, #8]
 8003c1c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	223d      	movs	r2, #61	@ 0x3d
 8003c22:	2101      	movs	r1, #1
 8003c24:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	223c      	movs	r2, #60	@ 0x3c
 8003c2a:	2100      	movs	r1, #0
 8003c2c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003c2e:	2300      	movs	r3, #0
}
 8003c30:	0018      	movs	r0, r3
 8003c32:	46bd      	mov	sp, r7
 8003c34:	b004      	add	sp, #16
 8003c36:	bd80      	pop	{r7, pc}
 8003c38:	40012c00 	.word	0x40012c00
 8003c3c:	ff0fffff 	.word	0xff0fffff
 8003c40:	40000400 	.word	0x40000400
 8003c44:	40014000 	.word	0x40014000

08003c48 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	b082      	sub	sp, #8
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003c50:	46c0      	nop			@ (mov r8, r8)
 8003c52:	46bd      	mov	sp, r7
 8003c54:	b002      	add	sp, #8
 8003c56:	bd80      	pop	{r7, pc}

08003c58 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003c58:	b580      	push	{r7, lr}
 8003c5a:	b082      	sub	sp, #8
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003c60:	46c0      	nop			@ (mov r8, r8)
 8003c62:	46bd      	mov	sp, r7
 8003c64:	b002      	add	sp, #8
 8003c66:	bd80      	pop	{r7, pc}

08003c68 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003c68:	b580      	push	{r7, lr}
 8003c6a:	b082      	sub	sp, #8
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003c70:	46c0      	nop			@ (mov r8, r8)
 8003c72:	46bd      	mov	sp, r7
 8003c74:	b002      	add	sp, #8
 8003c76:	bd80      	pop	{r7, pc}

08003c78 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003c78:	b580      	push	{r7, lr}
 8003c7a:	b082      	sub	sp, #8
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d101      	bne.n	8003c8a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003c86:	2301      	movs	r3, #1
 8003c88:	e046      	b.n	8003d18 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	2288      	movs	r2, #136	@ 0x88
 8003c8e:	589b      	ldr	r3, [r3, r2]
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d107      	bne.n	8003ca4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	2284      	movs	r2, #132	@ 0x84
 8003c98:	2100      	movs	r1, #0
 8003c9a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	0018      	movs	r0, r3
 8003ca0:	f7fd f9b2 	bl	8001008 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	2288      	movs	r2, #136	@ 0x88
 8003ca8:	2124      	movs	r1, #36	@ 0x24
 8003caa:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	681a      	ldr	r2, [r3, #0]
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	2101      	movs	r1, #1
 8003cb8:	438a      	bics	r2, r1
 8003cba:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d003      	beq.n	8003ccc <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	0018      	movs	r0, r3
 8003cc8:	f000 fa74 	bl	80041b4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	0018      	movs	r0, r3
 8003cd0:	f000 f8cc 	bl	8003e6c <UART_SetConfig>
 8003cd4:	0003      	movs	r3, r0
 8003cd6:	2b01      	cmp	r3, #1
 8003cd8:	d101      	bne.n	8003cde <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8003cda:	2301      	movs	r3, #1
 8003cdc:	e01c      	b.n	8003d18 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	685a      	ldr	r2, [r3, #4]
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	490d      	ldr	r1, [pc, #52]	@ (8003d20 <HAL_UART_Init+0xa8>)
 8003cea:	400a      	ands	r2, r1
 8003cec:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	689a      	ldr	r2, [r3, #8]
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	212a      	movs	r1, #42	@ 0x2a
 8003cfa:	438a      	bics	r2, r1
 8003cfc:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	681a      	ldr	r2, [r3, #0]
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	2101      	movs	r1, #1
 8003d0a:	430a      	orrs	r2, r1
 8003d0c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	0018      	movs	r0, r3
 8003d12:	f000 fb03 	bl	800431c <UART_CheckIdleState>
 8003d16:	0003      	movs	r3, r0
}
 8003d18:	0018      	movs	r0, r3
 8003d1a:	46bd      	mov	sp, r7
 8003d1c:	b002      	add	sp, #8
 8003d1e:	bd80      	pop	{r7, pc}
 8003d20:	ffffb7ff 	.word	0xffffb7ff

08003d24 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d24:	b580      	push	{r7, lr}
 8003d26:	b08a      	sub	sp, #40	@ 0x28
 8003d28:	af02      	add	r7, sp, #8
 8003d2a:	60f8      	str	r0, [r7, #12]
 8003d2c:	60b9      	str	r1, [r7, #8]
 8003d2e:	603b      	str	r3, [r7, #0]
 8003d30:	1dbb      	adds	r3, r7, #6
 8003d32:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	2288      	movs	r2, #136	@ 0x88
 8003d38:	589b      	ldr	r3, [r3, r2]
 8003d3a:	2b20      	cmp	r3, #32
 8003d3c:	d000      	beq.n	8003d40 <HAL_UART_Transmit+0x1c>
 8003d3e:	e090      	b.n	8003e62 <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 8003d40:	68bb      	ldr	r3, [r7, #8]
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d003      	beq.n	8003d4e <HAL_UART_Transmit+0x2a>
 8003d46:	1dbb      	adds	r3, r7, #6
 8003d48:	881b      	ldrh	r3, [r3, #0]
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d101      	bne.n	8003d52 <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8003d4e:	2301      	movs	r3, #1
 8003d50:	e088      	b.n	8003e64 <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	689a      	ldr	r2, [r3, #8]
 8003d56:	2380      	movs	r3, #128	@ 0x80
 8003d58:	015b      	lsls	r3, r3, #5
 8003d5a:	429a      	cmp	r2, r3
 8003d5c:	d109      	bne.n	8003d72 <HAL_UART_Transmit+0x4e>
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	691b      	ldr	r3, [r3, #16]
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d105      	bne.n	8003d72 <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8003d66:	68bb      	ldr	r3, [r7, #8]
 8003d68:	2201      	movs	r2, #1
 8003d6a:	4013      	ands	r3, r2
 8003d6c:	d001      	beq.n	8003d72 <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8003d6e:	2301      	movs	r3, #1
 8003d70:	e078      	b.n	8003e64 <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	2290      	movs	r2, #144	@ 0x90
 8003d76:	2100      	movs	r1, #0
 8003d78:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	2288      	movs	r2, #136	@ 0x88
 8003d7e:	2121      	movs	r1, #33	@ 0x21
 8003d80:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003d82:	f7fd f9fd 	bl	8001180 <HAL_GetTick>
 8003d86:	0003      	movs	r3, r0
 8003d88:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	1dba      	adds	r2, r7, #6
 8003d8e:	2154      	movs	r1, #84	@ 0x54
 8003d90:	8812      	ldrh	r2, [r2, #0]
 8003d92:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	1dba      	adds	r2, r7, #6
 8003d98:	2156      	movs	r1, #86	@ 0x56
 8003d9a:	8812      	ldrh	r2, [r2, #0]
 8003d9c:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	689a      	ldr	r2, [r3, #8]
 8003da2:	2380      	movs	r3, #128	@ 0x80
 8003da4:	015b      	lsls	r3, r3, #5
 8003da6:	429a      	cmp	r2, r3
 8003da8:	d108      	bne.n	8003dbc <HAL_UART_Transmit+0x98>
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	691b      	ldr	r3, [r3, #16]
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d104      	bne.n	8003dbc <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8003db2:	2300      	movs	r3, #0
 8003db4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003db6:	68bb      	ldr	r3, [r7, #8]
 8003db8:	61bb      	str	r3, [r7, #24]
 8003dba:	e003      	b.n	8003dc4 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8003dbc:	68bb      	ldr	r3, [r7, #8]
 8003dbe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003dc0:	2300      	movs	r3, #0
 8003dc2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003dc4:	e030      	b.n	8003e28 <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003dc6:	697a      	ldr	r2, [r7, #20]
 8003dc8:	68f8      	ldr	r0, [r7, #12]
 8003dca:	683b      	ldr	r3, [r7, #0]
 8003dcc:	9300      	str	r3, [sp, #0]
 8003dce:	0013      	movs	r3, r2
 8003dd0:	2200      	movs	r2, #0
 8003dd2:	2180      	movs	r1, #128	@ 0x80
 8003dd4:	f000 fb4c 	bl	8004470 <UART_WaitOnFlagUntilTimeout>
 8003dd8:	1e03      	subs	r3, r0, #0
 8003dda:	d005      	beq.n	8003de8 <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	2288      	movs	r2, #136	@ 0x88
 8003de0:	2120      	movs	r1, #32
 8003de2:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003de4:	2303      	movs	r3, #3
 8003de6:	e03d      	b.n	8003e64 <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 8003de8:	69fb      	ldr	r3, [r7, #28]
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d10b      	bne.n	8003e06 <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003dee:	69bb      	ldr	r3, [r7, #24]
 8003df0:	881b      	ldrh	r3, [r3, #0]
 8003df2:	001a      	movs	r2, r3
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	05d2      	lsls	r2, r2, #23
 8003dfa:	0dd2      	lsrs	r2, r2, #23
 8003dfc:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003dfe:	69bb      	ldr	r3, [r7, #24]
 8003e00:	3302      	adds	r3, #2
 8003e02:	61bb      	str	r3, [r7, #24]
 8003e04:	e007      	b.n	8003e16 <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003e06:	69fb      	ldr	r3, [r7, #28]
 8003e08:	781a      	ldrb	r2, [r3, #0]
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8003e10:	69fb      	ldr	r3, [r7, #28]
 8003e12:	3301      	adds	r3, #1
 8003e14:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	2256      	movs	r2, #86	@ 0x56
 8003e1a:	5a9b      	ldrh	r3, [r3, r2]
 8003e1c:	b29b      	uxth	r3, r3
 8003e1e:	3b01      	subs	r3, #1
 8003e20:	b299      	uxth	r1, r3
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	2256      	movs	r2, #86	@ 0x56
 8003e26:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	2256      	movs	r2, #86	@ 0x56
 8003e2c:	5a9b      	ldrh	r3, [r3, r2]
 8003e2e:	b29b      	uxth	r3, r3
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d1c8      	bne.n	8003dc6 <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003e34:	697a      	ldr	r2, [r7, #20]
 8003e36:	68f8      	ldr	r0, [r7, #12]
 8003e38:	683b      	ldr	r3, [r7, #0]
 8003e3a:	9300      	str	r3, [sp, #0]
 8003e3c:	0013      	movs	r3, r2
 8003e3e:	2200      	movs	r2, #0
 8003e40:	2140      	movs	r1, #64	@ 0x40
 8003e42:	f000 fb15 	bl	8004470 <UART_WaitOnFlagUntilTimeout>
 8003e46:	1e03      	subs	r3, r0, #0
 8003e48:	d005      	beq.n	8003e56 <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	2288      	movs	r2, #136	@ 0x88
 8003e4e:	2120      	movs	r1, #32
 8003e50:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 8003e52:	2303      	movs	r3, #3
 8003e54:	e006      	b.n	8003e64 <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	2288      	movs	r2, #136	@ 0x88
 8003e5a:	2120      	movs	r1, #32
 8003e5c:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8003e5e:	2300      	movs	r3, #0
 8003e60:	e000      	b.n	8003e64 <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 8003e62:	2302      	movs	r3, #2
  }
}
 8003e64:	0018      	movs	r0, r3
 8003e66:	46bd      	mov	sp, r7
 8003e68:	b008      	add	sp, #32
 8003e6a:	bd80      	pop	{r7, pc}

08003e6c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003e6c:	b580      	push	{r7, lr}
 8003e6e:	b088      	sub	sp, #32
 8003e70:	af00      	add	r7, sp, #0
 8003e72:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003e74:	231a      	movs	r3, #26
 8003e76:	18fb      	adds	r3, r7, r3
 8003e78:	2200      	movs	r2, #0
 8003e7a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	689a      	ldr	r2, [r3, #8]
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	691b      	ldr	r3, [r3, #16]
 8003e84:	431a      	orrs	r2, r3
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	695b      	ldr	r3, [r3, #20]
 8003e8a:	431a      	orrs	r2, r3
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	69db      	ldr	r3, [r3, #28]
 8003e90:	4313      	orrs	r3, r2
 8003e92:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	4abc      	ldr	r2, [pc, #752]	@ (800418c <UART_SetConfig+0x320>)
 8003e9c:	4013      	ands	r3, r2
 8003e9e:	0019      	movs	r1, r3
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	69fa      	ldr	r2, [r7, #28]
 8003ea6:	430a      	orrs	r2, r1
 8003ea8:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	685b      	ldr	r3, [r3, #4]
 8003eb0:	4ab7      	ldr	r2, [pc, #732]	@ (8004190 <UART_SetConfig+0x324>)
 8003eb2:	4013      	ands	r3, r2
 8003eb4:	0019      	movs	r1, r3
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	68da      	ldr	r2, [r3, #12]
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	430a      	orrs	r2, r1
 8003ec0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	699b      	ldr	r3, [r3, #24]
 8003ec6:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	6a1b      	ldr	r3, [r3, #32]
 8003ecc:	69fa      	ldr	r2, [r7, #28]
 8003ece:	4313      	orrs	r3, r2
 8003ed0:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	689b      	ldr	r3, [r3, #8]
 8003ed8:	4aae      	ldr	r2, [pc, #696]	@ (8004194 <UART_SetConfig+0x328>)
 8003eda:	4013      	ands	r3, r2
 8003edc:	0019      	movs	r1, r3
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	69fa      	ldr	r2, [r7, #28]
 8003ee4:	430a      	orrs	r2, r1
 8003ee6:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003eee:	220f      	movs	r2, #15
 8003ef0:	4393      	bics	r3, r2
 8003ef2:	0019      	movs	r1, r3
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	430a      	orrs	r2, r1
 8003efe:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	4aa4      	ldr	r2, [pc, #656]	@ (8004198 <UART_SetConfig+0x32c>)
 8003f06:	4293      	cmp	r3, r2
 8003f08:	d127      	bne.n	8003f5a <UART_SetConfig+0xee>
 8003f0a:	4ba4      	ldr	r3, [pc, #656]	@ (800419c <UART_SetConfig+0x330>)
 8003f0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f0e:	2203      	movs	r2, #3
 8003f10:	4013      	ands	r3, r2
 8003f12:	2b03      	cmp	r3, #3
 8003f14:	d017      	beq.n	8003f46 <UART_SetConfig+0xda>
 8003f16:	d81b      	bhi.n	8003f50 <UART_SetConfig+0xe4>
 8003f18:	2b02      	cmp	r3, #2
 8003f1a:	d00a      	beq.n	8003f32 <UART_SetConfig+0xc6>
 8003f1c:	d818      	bhi.n	8003f50 <UART_SetConfig+0xe4>
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d002      	beq.n	8003f28 <UART_SetConfig+0xbc>
 8003f22:	2b01      	cmp	r3, #1
 8003f24:	d00a      	beq.n	8003f3c <UART_SetConfig+0xd0>
 8003f26:	e013      	b.n	8003f50 <UART_SetConfig+0xe4>
 8003f28:	231b      	movs	r3, #27
 8003f2a:	18fb      	adds	r3, r7, r3
 8003f2c:	2200      	movs	r2, #0
 8003f2e:	701a      	strb	r2, [r3, #0]
 8003f30:	e058      	b.n	8003fe4 <UART_SetConfig+0x178>
 8003f32:	231b      	movs	r3, #27
 8003f34:	18fb      	adds	r3, r7, r3
 8003f36:	2202      	movs	r2, #2
 8003f38:	701a      	strb	r2, [r3, #0]
 8003f3a:	e053      	b.n	8003fe4 <UART_SetConfig+0x178>
 8003f3c:	231b      	movs	r3, #27
 8003f3e:	18fb      	adds	r3, r7, r3
 8003f40:	2204      	movs	r2, #4
 8003f42:	701a      	strb	r2, [r3, #0]
 8003f44:	e04e      	b.n	8003fe4 <UART_SetConfig+0x178>
 8003f46:	231b      	movs	r3, #27
 8003f48:	18fb      	adds	r3, r7, r3
 8003f4a:	2208      	movs	r2, #8
 8003f4c:	701a      	strb	r2, [r3, #0]
 8003f4e:	e049      	b.n	8003fe4 <UART_SetConfig+0x178>
 8003f50:	231b      	movs	r3, #27
 8003f52:	18fb      	adds	r3, r7, r3
 8003f54:	2210      	movs	r2, #16
 8003f56:	701a      	strb	r2, [r3, #0]
 8003f58:	e044      	b.n	8003fe4 <UART_SetConfig+0x178>
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	4a90      	ldr	r2, [pc, #576]	@ (80041a0 <UART_SetConfig+0x334>)
 8003f60:	4293      	cmp	r3, r2
 8003f62:	d127      	bne.n	8003fb4 <UART_SetConfig+0x148>
 8003f64:	4b8d      	ldr	r3, [pc, #564]	@ (800419c <UART_SetConfig+0x330>)
 8003f66:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f68:	220c      	movs	r2, #12
 8003f6a:	4013      	ands	r3, r2
 8003f6c:	2b0c      	cmp	r3, #12
 8003f6e:	d017      	beq.n	8003fa0 <UART_SetConfig+0x134>
 8003f70:	d81b      	bhi.n	8003faa <UART_SetConfig+0x13e>
 8003f72:	2b08      	cmp	r3, #8
 8003f74:	d00a      	beq.n	8003f8c <UART_SetConfig+0x120>
 8003f76:	d818      	bhi.n	8003faa <UART_SetConfig+0x13e>
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d002      	beq.n	8003f82 <UART_SetConfig+0x116>
 8003f7c:	2b04      	cmp	r3, #4
 8003f7e:	d00a      	beq.n	8003f96 <UART_SetConfig+0x12a>
 8003f80:	e013      	b.n	8003faa <UART_SetConfig+0x13e>
 8003f82:	231b      	movs	r3, #27
 8003f84:	18fb      	adds	r3, r7, r3
 8003f86:	2200      	movs	r2, #0
 8003f88:	701a      	strb	r2, [r3, #0]
 8003f8a:	e02b      	b.n	8003fe4 <UART_SetConfig+0x178>
 8003f8c:	231b      	movs	r3, #27
 8003f8e:	18fb      	adds	r3, r7, r3
 8003f90:	2202      	movs	r2, #2
 8003f92:	701a      	strb	r2, [r3, #0]
 8003f94:	e026      	b.n	8003fe4 <UART_SetConfig+0x178>
 8003f96:	231b      	movs	r3, #27
 8003f98:	18fb      	adds	r3, r7, r3
 8003f9a:	2204      	movs	r2, #4
 8003f9c:	701a      	strb	r2, [r3, #0]
 8003f9e:	e021      	b.n	8003fe4 <UART_SetConfig+0x178>
 8003fa0:	231b      	movs	r3, #27
 8003fa2:	18fb      	adds	r3, r7, r3
 8003fa4:	2208      	movs	r2, #8
 8003fa6:	701a      	strb	r2, [r3, #0]
 8003fa8:	e01c      	b.n	8003fe4 <UART_SetConfig+0x178>
 8003faa:	231b      	movs	r3, #27
 8003fac:	18fb      	adds	r3, r7, r3
 8003fae:	2210      	movs	r2, #16
 8003fb0:	701a      	strb	r2, [r3, #0]
 8003fb2:	e017      	b.n	8003fe4 <UART_SetConfig+0x178>
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	4a7a      	ldr	r2, [pc, #488]	@ (80041a4 <UART_SetConfig+0x338>)
 8003fba:	4293      	cmp	r3, r2
 8003fbc:	d104      	bne.n	8003fc8 <UART_SetConfig+0x15c>
 8003fbe:	231b      	movs	r3, #27
 8003fc0:	18fb      	adds	r3, r7, r3
 8003fc2:	2200      	movs	r2, #0
 8003fc4:	701a      	strb	r2, [r3, #0]
 8003fc6:	e00d      	b.n	8003fe4 <UART_SetConfig+0x178>
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	4a76      	ldr	r2, [pc, #472]	@ (80041a8 <UART_SetConfig+0x33c>)
 8003fce:	4293      	cmp	r3, r2
 8003fd0:	d104      	bne.n	8003fdc <UART_SetConfig+0x170>
 8003fd2:	231b      	movs	r3, #27
 8003fd4:	18fb      	adds	r3, r7, r3
 8003fd6:	2200      	movs	r2, #0
 8003fd8:	701a      	strb	r2, [r3, #0]
 8003fda:	e003      	b.n	8003fe4 <UART_SetConfig+0x178>
 8003fdc:	231b      	movs	r3, #27
 8003fde:	18fb      	adds	r3, r7, r3
 8003fe0:	2210      	movs	r2, #16
 8003fe2:	701a      	strb	r2, [r3, #0]
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	69da      	ldr	r2, [r3, #28]
 8003fe8:	2380      	movs	r3, #128	@ 0x80
 8003fea:	021b      	lsls	r3, r3, #8
 8003fec:	429a      	cmp	r2, r3
 8003fee:	d000      	beq.n	8003ff2 <UART_SetConfig+0x186>
 8003ff0:	e065      	b.n	80040be <UART_SetConfig+0x252>
  {
    switch (clocksource)
 8003ff2:	231b      	movs	r3, #27
 8003ff4:	18fb      	adds	r3, r7, r3
 8003ff6:	781b      	ldrb	r3, [r3, #0]
 8003ff8:	2b08      	cmp	r3, #8
 8003ffa:	d015      	beq.n	8004028 <UART_SetConfig+0x1bc>
 8003ffc:	dc18      	bgt.n	8004030 <UART_SetConfig+0x1c4>
 8003ffe:	2b04      	cmp	r3, #4
 8004000:	d00d      	beq.n	800401e <UART_SetConfig+0x1b2>
 8004002:	dc15      	bgt.n	8004030 <UART_SetConfig+0x1c4>
 8004004:	2b00      	cmp	r3, #0
 8004006:	d002      	beq.n	800400e <UART_SetConfig+0x1a2>
 8004008:	2b02      	cmp	r3, #2
 800400a:	d005      	beq.n	8004018 <UART_SetConfig+0x1ac>
 800400c:	e010      	b.n	8004030 <UART_SetConfig+0x1c4>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800400e:	f7fe f9fb 	bl	8002408 <HAL_RCC_GetPCLK1Freq>
 8004012:	0003      	movs	r3, r0
 8004014:	617b      	str	r3, [r7, #20]
        break;
 8004016:	e012      	b.n	800403e <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004018:	4b64      	ldr	r3, [pc, #400]	@ (80041ac <UART_SetConfig+0x340>)
 800401a:	617b      	str	r3, [r7, #20]
        break;
 800401c:	e00f      	b.n	800403e <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800401e:	f7fe f967 	bl	80022f0 <HAL_RCC_GetSysClockFreq>
 8004022:	0003      	movs	r3, r0
 8004024:	617b      	str	r3, [r7, #20]
        break;
 8004026:	e00a      	b.n	800403e <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004028:	2380      	movs	r3, #128	@ 0x80
 800402a:	021b      	lsls	r3, r3, #8
 800402c:	617b      	str	r3, [r7, #20]
        break;
 800402e:	e006      	b.n	800403e <UART_SetConfig+0x1d2>
      default:
        pclk = 0U;
 8004030:	2300      	movs	r3, #0
 8004032:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8004034:	231a      	movs	r3, #26
 8004036:	18fb      	adds	r3, r7, r3
 8004038:	2201      	movs	r2, #1
 800403a:	701a      	strb	r2, [r3, #0]
        break;
 800403c:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800403e:	697b      	ldr	r3, [r7, #20]
 8004040:	2b00      	cmp	r3, #0
 8004042:	d100      	bne.n	8004046 <UART_SetConfig+0x1da>
 8004044:	e08d      	b.n	8004162 <UART_SetConfig+0x2f6>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800404a:	4b59      	ldr	r3, [pc, #356]	@ (80041b0 <UART_SetConfig+0x344>)
 800404c:	0052      	lsls	r2, r2, #1
 800404e:	5ad3      	ldrh	r3, [r2, r3]
 8004050:	0019      	movs	r1, r3
 8004052:	6978      	ldr	r0, [r7, #20]
 8004054:	f7fc f86a 	bl	800012c <__udivsi3>
 8004058:	0003      	movs	r3, r0
 800405a:	005a      	lsls	r2, r3, #1
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	685b      	ldr	r3, [r3, #4]
 8004060:	085b      	lsrs	r3, r3, #1
 8004062:	18d2      	adds	r2, r2, r3
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	685b      	ldr	r3, [r3, #4]
 8004068:	0019      	movs	r1, r3
 800406a:	0010      	movs	r0, r2
 800406c:	f7fc f85e 	bl	800012c <__udivsi3>
 8004070:	0003      	movs	r3, r0
 8004072:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004074:	693b      	ldr	r3, [r7, #16]
 8004076:	2b0f      	cmp	r3, #15
 8004078:	d91c      	bls.n	80040b4 <UART_SetConfig+0x248>
 800407a:	693a      	ldr	r2, [r7, #16]
 800407c:	2380      	movs	r3, #128	@ 0x80
 800407e:	025b      	lsls	r3, r3, #9
 8004080:	429a      	cmp	r2, r3
 8004082:	d217      	bcs.n	80040b4 <UART_SetConfig+0x248>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004084:	693b      	ldr	r3, [r7, #16]
 8004086:	b29a      	uxth	r2, r3
 8004088:	200e      	movs	r0, #14
 800408a:	183b      	adds	r3, r7, r0
 800408c:	210f      	movs	r1, #15
 800408e:	438a      	bics	r2, r1
 8004090:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004092:	693b      	ldr	r3, [r7, #16]
 8004094:	085b      	lsrs	r3, r3, #1
 8004096:	b29b      	uxth	r3, r3
 8004098:	2207      	movs	r2, #7
 800409a:	4013      	ands	r3, r2
 800409c:	b299      	uxth	r1, r3
 800409e:	183b      	adds	r3, r7, r0
 80040a0:	183a      	adds	r2, r7, r0
 80040a2:	8812      	ldrh	r2, [r2, #0]
 80040a4:	430a      	orrs	r2, r1
 80040a6:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	183a      	adds	r2, r7, r0
 80040ae:	8812      	ldrh	r2, [r2, #0]
 80040b0:	60da      	str	r2, [r3, #12]
 80040b2:	e056      	b.n	8004162 <UART_SetConfig+0x2f6>
      }
      else
      {
        ret = HAL_ERROR;
 80040b4:	231a      	movs	r3, #26
 80040b6:	18fb      	adds	r3, r7, r3
 80040b8:	2201      	movs	r2, #1
 80040ba:	701a      	strb	r2, [r3, #0]
 80040bc:	e051      	b.n	8004162 <UART_SetConfig+0x2f6>
      }
    }
  }
  else
  {
    switch (clocksource)
 80040be:	231b      	movs	r3, #27
 80040c0:	18fb      	adds	r3, r7, r3
 80040c2:	781b      	ldrb	r3, [r3, #0]
 80040c4:	2b08      	cmp	r3, #8
 80040c6:	d015      	beq.n	80040f4 <UART_SetConfig+0x288>
 80040c8:	dc18      	bgt.n	80040fc <UART_SetConfig+0x290>
 80040ca:	2b04      	cmp	r3, #4
 80040cc:	d00d      	beq.n	80040ea <UART_SetConfig+0x27e>
 80040ce:	dc15      	bgt.n	80040fc <UART_SetConfig+0x290>
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d002      	beq.n	80040da <UART_SetConfig+0x26e>
 80040d4:	2b02      	cmp	r3, #2
 80040d6:	d005      	beq.n	80040e4 <UART_SetConfig+0x278>
 80040d8:	e010      	b.n	80040fc <UART_SetConfig+0x290>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80040da:	f7fe f995 	bl	8002408 <HAL_RCC_GetPCLK1Freq>
 80040de:	0003      	movs	r3, r0
 80040e0:	617b      	str	r3, [r7, #20]
        break;
 80040e2:	e012      	b.n	800410a <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80040e4:	4b31      	ldr	r3, [pc, #196]	@ (80041ac <UART_SetConfig+0x340>)
 80040e6:	617b      	str	r3, [r7, #20]
        break;
 80040e8:	e00f      	b.n	800410a <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80040ea:	f7fe f901 	bl	80022f0 <HAL_RCC_GetSysClockFreq>
 80040ee:	0003      	movs	r3, r0
 80040f0:	617b      	str	r3, [r7, #20]
        break;
 80040f2:	e00a      	b.n	800410a <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80040f4:	2380      	movs	r3, #128	@ 0x80
 80040f6:	021b      	lsls	r3, r3, #8
 80040f8:	617b      	str	r3, [r7, #20]
        break;
 80040fa:	e006      	b.n	800410a <UART_SetConfig+0x29e>
      default:
        pclk = 0U;
 80040fc:	2300      	movs	r3, #0
 80040fe:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8004100:	231a      	movs	r3, #26
 8004102:	18fb      	adds	r3, r7, r3
 8004104:	2201      	movs	r2, #1
 8004106:	701a      	strb	r2, [r3, #0]
        break;
 8004108:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 800410a:	697b      	ldr	r3, [r7, #20]
 800410c:	2b00      	cmp	r3, #0
 800410e:	d028      	beq.n	8004162 <UART_SetConfig+0x2f6>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004114:	4b26      	ldr	r3, [pc, #152]	@ (80041b0 <UART_SetConfig+0x344>)
 8004116:	0052      	lsls	r2, r2, #1
 8004118:	5ad3      	ldrh	r3, [r2, r3]
 800411a:	0019      	movs	r1, r3
 800411c:	6978      	ldr	r0, [r7, #20]
 800411e:	f7fc f805 	bl	800012c <__udivsi3>
 8004122:	0003      	movs	r3, r0
 8004124:	001a      	movs	r2, r3
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	685b      	ldr	r3, [r3, #4]
 800412a:	085b      	lsrs	r3, r3, #1
 800412c:	18d2      	adds	r2, r2, r3
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	685b      	ldr	r3, [r3, #4]
 8004132:	0019      	movs	r1, r3
 8004134:	0010      	movs	r0, r2
 8004136:	f7fb fff9 	bl	800012c <__udivsi3>
 800413a:	0003      	movs	r3, r0
 800413c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800413e:	693b      	ldr	r3, [r7, #16]
 8004140:	2b0f      	cmp	r3, #15
 8004142:	d90a      	bls.n	800415a <UART_SetConfig+0x2ee>
 8004144:	693a      	ldr	r2, [r7, #16]
 8004146:	2380      	movs	r3, #128	@ 0x80
 8004148:	025b      	lsls	r3, r3, #9
 800414a:	429a      	cmp	r2, r3
 800414c:	d205      	bcs.n	800415a <UART_SetConfig+0x2ee>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800414e:	693b      	ldr	r3, [r7, #16]
 8004150:	b29a      	uxth	r2, r3
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	60da      	str	r2, [r3, #12]
 8004158:	e003      	b.n	8004162 <UART_SetConfig+0x2f6>
      }
      else
      {
        ret = HAL_ERROR;
 800415a:	231a      	movs	r3, #26
 800415c:	18fb      	adds	r3, r7, r3
 800415e:	2201      	movs	r2, #1
 8004160:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	226a      	movs	r2, #106	@ 0x6a
 8004166:	2101      	movs	r1, #1
 8004168:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	2268      	movs	r2, #104	@ 0x68
 800416e:	2101      	movs	r1, #1
 8004170:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	2200      	movs	r2, #0
 8004176:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	2200      	movs	r2, #0
 800417c:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800417e:	231a      	movs	r3, #26
 8004180:	18fb      	adds	r3, r7, r3
 8004182:	781b      	ldrb	r3, [r3, #0]
}
 8004184:	0018      	movs	r0, r3
 8004186:	46bd      	mov	sp, r7
 8004188:	b008      	add	sp, #32
 800418a:	bd80      	pop	{r7, pc}
 800418c:	cfff69f3 	.word	0xcfff69f3
 8004190:	ffffcfff 	.word	0xffffcfff
 8004194:	11fff4ff 	.word	0x11fff4ff
 8004198:	40013800 	.word	0x40013800
 800419c:	40021000 	.word	0x40021000
 80041a0:	40004400 	.word	0x40004400
 80041a4:	40004800 	.word	0x40004800
 80041a8:	40004c00 	.word	0x40004c00
 80041ac:	00f42400 	.word	0x00f42400
 80041b0:	0800be8c 	.word	0x0800be8c

080041b4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80041b4:	b580      	push	{r7, lr}
 80041b6:	b082      	sub	sp, #8
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041c0:	2208      	movs	r2, #8
 80041c2:	4013      	ands	r3, r2
 80041c4:	d00b      	beq.n	80041de <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	685b      	ldr	r3, [r3, #4]
 80041cc:	4a4a      	ldr	r2, [pc, #296]	@ (80042f8 <UART_AdvFeatureConfig+0x144>)
 80041ce:	4013      	ands	r3, r2
 80041d0:	0019      	movs	r1, r3
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	430a      	orrs	r2, r1
 80041dc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041e2:	2201      	movs	r2, #1
 80041e4:	4013      	ands	r3, r2
 80041e6:	d00b      	beq.n	8004200 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	685b      	ldr	r3, [r3, #4]
 80041ee:	4a43      	ldr	r2, [pc, #268]	@ (80042fc <UART_AdvFeatureConfig+0x148>)
 80041f0:	4013      	ands	r3, r2
 80041f2:	0019      	movs	r1, r3
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	430a      	orrs	r2, r1
 80041fe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004204:	2202      	movs	r2, #2
 8004206:	4013      	ands	r3, r2
 8004208:	d00b      	beq.n	8004222 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	685b      	ldr	r3, [r3, #4]
 8004210:	4a3b      	ldr	r2, [pc, #236]	@ (8004300 <UART_AdvFeatureConfig+0x14c>)
 8004212:	4013      	ands	r3, r2
 8004214:	0019      	movs	r1, r3
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	430a      	orrs	r2, r1
 8004220:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004226:	2204      	movs	r2, #4
 8004228:	4013      	ands	r3, r2
 800422a:	d00b      	beq.n	8004244 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	685b      	ldr	r3, [r3, #4]
 8004232:	4a34      	ldr	r2, [pc, #208]	@ (8004304 <UART_AdvFeatureConfig+0x150>)
 8004234:	4013      	ands	r3, r2
 8004236:	0019      	movs	r1, r3
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	430a      	orrs	r2, r1
 8004242:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004248:	2210      	movs	r2, #16
 800424a:	4013      	ands	r3, r2
 800424c:	d00b      	beq.n	8004266 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	689b      	ldr	r3, [r3, #8]
 8004254:	4a2c      	ldr	r2, [pc, #176]	@ (8004308 <UART_AdvFeatureConfig+0x154>)
 8004256:	4013      	ands	r3, r2
 8004258:	0019      	movs	r1, r3
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	430a      	orrs	r2, r1
 8004264:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800426a:	2220      	movs	r2, #32
 800426c:	4013      	ands	r3, r2
 800426e:	d00b      	beq.n	8004288 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	689b      	ldr	r3, [r3, #8]
 8004276:	4a25      	ldr	r2, [pc, #148]	@ (800430c <UART_AdvFeatureConfig+0x158>)
 8004278:	4013      	ands	r3, r2
 800427a:	0019      	movs	r1, r3
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	430a      	orrs	r2, r1
 8004286:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800428c:	2240      	movs	r2, #64	@ 0x40
 800428e:	4013      	ands	r3, r2
 8004290:	d01d      	beq.n	80042ce <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	685b      	ldr	r3, [r3, #4]
 8004298:	4a1d      	ldr	r2, [pc, #116]	@ (8004310 <UART_AdvFeatureConfig+0x15c>)
 800429a:	4013      	ands	r3, r2
 800429c:	0019      	movs	r1, r3
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	430a      	orrs	r2, r1
 80042a8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80042ae:	2380      	movs	r3, #128	@ 0x80
 80042b0:	035b      	lsls	r3, r3, #13
 80042b2:	429a      	cmp	r2, r3
 80042b4:	d10b      	bne.n	80042ce <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	685b      	ldr	r3, [r3, #4]
 80042bc:	4a15      	ldr	r2, [pc, #84]	@ (8004314 <UART_AdvFeatureConfig+0x160>)
 80042be:	4013      	ands	r3, r2
 80042c0:	0019      	movs	r1, r3
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	430a      	orrs	r2, r1
 80042cc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042d2:	2280      	movs	r2, #128	@ 0x80
 80042d4:	4013      	ands	r3, r2
 80042d6:	d00b      	beq.n	80042f0 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	685b      	ldr	r3, [r3, #4]
 80042de:	4a0e      	ldr	r2, [pc, #56]	@ (8004318 <UART_AdvFeatureConfig+0x164>)
 80042e0:	4013      	ands	r3, r2
 80042e2:	0019      	movs	r1, r3
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	430a      	orrs	r2, r1
 80042ee:	605a      	str	r2, [r3, #4]
  }
}
 80042f0:	46c0      	nop			@ (mov r8, r8)
 80042f2:	46bd      	mov	sp, r7
 80042f4:	b002      	add	sp, #8
 80042f6:	bd80      	pop	{r7, pc}
 80042f8:	ffff7fff 	.word	0xffff7fff
 80042fc:	fffdffff 	.word	0xfffdffff
 8004300:	fffeffff 	.word	0xfffeffff
 8004304:	fffbffff 	.word	0xfffbffff
 8004308:	ffffefff 	.word	0xffffefff
 800430c:	ffffdfff 	.word	0xffffdfff
 8004310:	ffefffff 	.word	0xffefffff
 8004314:	ff9fffff 	.word	0xff9fffff
 8004318:	fff7ffff 	.word	0xfff7ffff

0800431c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800431c:	b580      	push	{r7, lr}
 800431e:	b092      	sub	sp, #72	@ 0x48
 8004320:	af02      	add	r7, sp, #8
 8004322:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	2290      	movs	r2, #144	@ 0x90
 8004328:	2100      	movs	r1, #0
 800432a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800432c:	f7fc ff28 	bl	8001180 <HAL_GetTick>
 8004330:	0003      	movs	r3, r0
 8004332:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	2208      	movs	r2, #8
 800433c:	4013      	ands	r3, r2
 800433e:	2b08      	cmp	r3, #8
 8004340:	d12d      	bne.n	800439e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004342:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004344:	2280      	movs	r2, #128	@ 0x80
 8004346:	0391      	lsls	r1, r2, #14
 8004348:	6878      	ldr	r0, [r7, #4]
 800434a:	4a47      	ldr	r2, [pc, #284]	@ (8004468 <UART_CheckIdleState+0x14c>)
 800434c:	9200      	str	r2, [sp, #0]
 800434e:	2200      	movs	r2, #0
 8004350:	f000 f88e 	bl	8004470 <UART_WaitOnFlagUntilTimeout>
 8004354:	1e03      	subs	r3, r0, #0
 8004356:	d022      	beq.n	800439e <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004358:	f3ef 8310 	mrs	r3, PRIMASK
 800435c:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800435e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8004360:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004362:	2301      	movs	r3, #1
 8004364:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004366:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004368:	f383 8810 	msr	PRIMASK, r3
}
 800436c:	46c0      	nop			@ (mov r8, r8)
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	681a      	ldr	r2, [r3, #0]
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	2180      	movs	r1, #128	@ 0x80
 800437a:	438a      	bics	r2, r1
 800437c:	601a      	str	r2, [r3, #0]
 800437e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004380:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004382:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004384:	f383 8810 	msr	PRIMASK, r3
}
 8004388:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	2288      	movs	r2, #136	@ 0x88
 800438e:	2120      	movs	r1, #32
 8004390:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	2284      	movs	r2, #132	@ 0x84
 8004396:	2100      	movs	r1, #0
 8004398:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800439a:	2303      	movs	r3, #3
 800439c:	e060      	b.n	8004460 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	2204      	movs	r2, #4
 80043a6:	4013      	ands	r3, r2
 80043a8:	2b04      	cmp	r3, #4
 80043aa:	d146      	bne.n	800443a <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80043ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80043ae:	2280      	movs	r2, #128	@ 0x80
 80043b0:	03d1      	lsls	r1, r2, #15
 80043b2:	6878      	ldr	r0, [r7, #4]
 80043b4:	4a2c      	ldr	r2, [pc, #176]	@ (8004468 <UART_CheckIdleState+0x14c>)
 80043b6:	9200      	str	r2, [sp, #0]
 80043b8:	2200      	movs	r2, #0
 80043ba:	f000 f859 	bl	8004470 <UART_WaitOnFlagUntilTimeout>
 80043be:	1e03      	subs	r3, r0, #0
 80043c0:	d03b      	beq.n	800443a <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80043c2:	f3ef 8310 	mrs	r3, PRIMASK
 80043c6:	60fb      	str	r3, [r7, #12]
  return(result);
 80043c8:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80043ca:	637b      	str	r3, [r7, #52]	@ 0x34
 80043cc:	2301      	movs	r3, #1
 80043ce:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80043d0:	693b      	ldr	r3, [r7, #16]
 80043d2:	f383 8810 	msr	PRIMASK, r3
}
 80043d6:	46c0      	nop			@ (mov r8, r8)
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	681a      	ldr	r2, [r3, #0]
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	4922      	ldr	r1, [pc, #136]	@ (800446c <UART_CheckIdleState+0x150>)
 80043e4:	400a      	ands	r2, r1
 80043e6:	601a      	str	r2, [r3, #0]
 80043e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80043ea:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80043ec:	697b      	ldr	r3, [r7, #20]
 80043ee:	f383 8810 	msr	PRIMASK, r3
}
 80043f2:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80043f4:	f3ef 8310 	mrs	r3, PRIMASK
 80043f8:	61bb      	str	r3, [r7, #24]
  return(result);
 80043fa:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80043fc:	633b      	str	r3, [r7, #48]	@ 0x30
 80043fe:	2301      	movs	r3, #1
 8004400:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004402:	69fb      	ldr	r3, [r7, #28]
 8004404:	f383 8810 	msr	PRIMASK, r3
}
 8004408:	46c0      	nop			@ (mov r8, r8)
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	689a      	ldr	r2, [r3, #8]
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	2101      	movs	r1, #1
 8004416:	438a      	bics	r2, r1
 8004418:	609a      	str	r2, [r3, #8]
 800441a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800441c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800441e:	6a3b      	ldr	r3, [r7, #32]
 8004420:	f383 8810 	msr	PRIMASK, r3
}
 8004424:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	228c      	movs	r2, #140	@ 0x8c
 800442a:	2120      	movs	r1, #32
 800442c:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	2284      	movs	r2, #132	@ 0x84
 8004432:	2100      	movs	r1, #0
 8004434:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004436:	2303      	movs	r3, #3
 8004438:	e012      	b.n	8004460 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	2288      	movs	r2, #136	@ 0x88
 800443e:	2120      	movs	r1, #32
 8004440:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	228c      	movs	r2, #140	@ 0x8c
 8004446:	2120      	movs	r1, #32
 8004448:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	2200      	movs	r2, #0
 800444e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	2200      	movs	r2, #0
 8004454:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	2284      	movs	r2, #132	@ 0x84
 800445a:	2100      	movs	r1, #0
 800445c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800445e:	2300      	movs	r3, #0
}
 8004460:	0018      	movs	r0, r3
 8004462:	46bd      	mov	sp, r7
 8004464:	b010      	add	sp, #64	@ 0x40
 8004466:	bd80      	pop	{r7, pc}
 8004468:	01ffffff 	.word	0x01ffffff
 800446c:	fffffedf 	.word	0xfffffedf

08004470 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004470:	b580      	push	{r7, lr}
 8004472:	b084      	sub	sp, #16
 8004474:	af00      	add	r7, sp, #0
 8004476:	60f8      	str	r0, [r7, #12]
 8004478:	60b9      	str	r1, [r7, #8]
 800447a:	603b      	str	r3, [r7, #0]
 800447c:	1dfb      	adds	r3, r7, #7
 800447e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004480:	e051      	b.n	8004526 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004482:	69bb      	ldr	r3, [r7, #24]
 8004484:	3301      	adds	r3, #1
 8004486:	d04e      	beq.n	8004526 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004488:	f7fc fe7a 	bl	8001180 <HAL_GetTick>
 800448c:	0002      	movs	r2, r0
 800448e:	683b      	ldr	r3, [r7, #0]
 8004490:	1ad3      	subs	r3, r2, r3
 8004492:	69ba      	ldr	r2, [r7, #24]
 8004494:	429a      	cmp	r2, r3
 8004496:	d302      	bcc.n	800449e <UART_WaitOnFlagUntilTimeout+0x2e>
 8004498:	69bb      	ldr	r3, [r7, #24]
 800449a:	2b00      	cmp	r3, #0
 800449c:	d101      	bne.n	80044a2 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 800449e:	2303      	movs	r3, #3
 80044a0:	e051      	b.n	8004546 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	2204      	movs	r2, #4
 80044aa:	4013      	ands	r3, r2
 80044ac:	d03b      	beq.n	8004526 <UART_WaitOnFlagUntilTimeout+0xb6>
 80044ae:	68bb      	ldr	r3, [r7, #8]
 80044b0:	2b80      	cmp	r3, #128	@ 0x80
 80044b2:	d038      	beq.n	8004526 <UART_WaitOnFlagUntilTimeout+0xb6>
 80044b4:	68bb      	ldr	r3, [r7, #8]
 80044b6:	2b40      	cmp	r3, #64	@ 0x40
 80044b8:	d035      	beq.n	8004526 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	69db      	ldr	r3, [r3, #28]
 80044c0:	2208      	movs	r2, #8
 80044c2:	4013      	ands	r3, r2
 80044c4:	2b08      	cmp	r3, #8
 80044c6:	d111      	bne.n	80044ec <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	2208      	movs	r2, #8
 80044ce:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	0018      	movs	r0, r3
 80044d4:	f000 f83c 	bl	8004550 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	2290      	movs	r2, #144	@ 0x90
 80044dc:	2108      	movs	r1, #8
 80044de:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	2284      	movs	r2, #132	@ 0x84
 80044e4:	2100      	movs	r1, #0
 80044e6:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80044e8:	2301      	movs	r3, #1
 80044ea:	e02c      	b.n	8004546 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	69da      	ldr	r2, [r3, #28]
 80044f2:	2380      	movs	r3, #128	@ 0x80
 80044f4:	011b      	lsls	r3, r3, #4
 80044f6:	401a      	ands	r2, r3
 80044f8:	2380      	movs	r3, #128	@ 0x80
 80044fa:	011b      	lsls	r3, r3, #4
 80044fc:	429a      	cmp	r2, r3
 80044fe:	d112      	bne.n	8004526 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	2280      	movs	r2, #128	@ 0x80
 8004506:	0112      	lsls	r2, r2, #4
 8004508:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	0018      	movs	r0, r3
 800450e:	f000 f81f 	bl	8004550 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	2290      	movs	r2, #144	@ 0x90
 8004516:	2120      	movs	r1, #32
 8004518:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	2284      	movs	r2, #132	@ 0x84
 800451e:	2100      	movs	r1, #0
 8004520:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8004522:	2303      	movs	r3, #3
 8004524:	e00f      	b.n	8004546 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	69db      	ldr	r3, [r3, #28]
 800452c:	68ba      	ldr	r2, [r7, #8]
 800452e:	4013      	ands	r3, r2
 8004530:	68ba      	ldr	r2, [r7, #8]
 8004532:	1ad3      	subs	r3, r2, r3
 8004534:	425a      	negs	r2, r3
 8004536:	4153      	adcs	r3, r2
 8004538:	b2db      	uxtb	r3, r3
 800453a:	001a      	movs	r2, r3
 800453c:	1dfb      	adds	r3, r7, #7
 800453e:	781b      	ldrb	r3, [r3, #0]
 8004540:	429a      	cmp	r2, r3
 8004542:	d09e      	beq.n	8004482 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004544:	2300      	movs	r3, #0
}
 8004546:	0018      	movs	r0, r3
 8004548:	46bd      	mov	sp, r7
 800454a:	b004      	add	sp, #16
 800454c:	bd80      	pop	{r7, pc}
	...

08004550 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004550:	b580      	push	{r7, lr}
 8004552:	b08e      	sub	sp, #56	@ 0x38
 8004554:	af00      	add	r7, sp, #0
 8004556:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004558:	f3ef 8310 	mrs	r3, PRIMASK
 800455c:	617b      	str	r3, [r7, #20]
  return(result);
 800455e:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004560:	637b      	str	r3, [r7, #52]	@ 0x34
 8004562:	2301      	movs	r3, #1
 8004564:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004566:	69bb      	ldr	r3, [r7, #24]
 8004568:	f383 8810 	msr	PRIMASK, r3
}
 800456c:	46c0      	nop			@ (mov r8, r8)
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	681a      	ldr	r2, [r3, #0]
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	4926      	ldr	r1, [pc, #152]	@ (8004614 <UART_EndRxTransfer+0xc4>)
 800457a:	400a      	ands	r2, r1
 800457c:	601a      	str	r2, [r3, #0]
 800457e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004580:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004582:	69fb      	ldr	r3, [r7, #28]
 8004584:	f383 8810 	msr	PRIMASK, r3
}
 8004588:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800458a:	f3ef 8310 	mrs	r3, PRIMASK
 800458e:	623b      	str	r3, [r7, #32]
  return(result);
 8004590:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8004592:	633b      	str	r3, [r7, #48]	@ 0x30
 8004594:	2301      	movs	r3, #1
 8004596:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004598:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800459a:	f383 8810 	msr	PRIMASK, r3
}
 800459e:	46c0      	nop			@ (mov r8, r8)
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	689a      	ldr	r2, [r3, #8]
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	491b      	ldr	r1, [pc, #108]	@ (8004618 <UART_EndRxTransfer+0xc8>)
 80045ac:	400a      	ands	r2, r1
 80045ae:	609a      	str	r2, [r3, #8]
 80045b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045b2:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80045b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045b6:	f383 8810 	msr	PRIMASK, r3
}
 80045ba:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80045c0:	2b01      	cmp	r3, #1
 80045c2:	d118      	bne.n	80045f6 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80045c4:	f3ef 8310 	mrs	r3, PRIMASK
 80045c8:	60bb      	str	r3, [r7, #8]
  return(result);
 80045ca:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80045cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80045ce:	2301      	movs	r3, #1
 80045d0:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	f383 8810 	msr	PRIMASK, r3
}
 80045d8:	46c0      	nop			@ (mov r8, r8)
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	681a      	ldr	r2, [r3, #0]
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	2110      	movs	r1, #16
 80045e6:	438a      	bics	r2, r1
 80045e8:	601a      	str	r2, [r3, #0]
 80045ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045ec:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80045ee:	693b      	ldr	r3, [r7, #16]
 80045f0:	f383 8810 	msr	PRIMASK, r3
}
 80045f4:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	228c      	movs	r2, #140	@ 0x8c
 80045fa:	2120      	movs	r1, #32
 80045fc:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	2200      	movs	r2, #0
 8004602:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	2200      	movs	r2, #0
 8004608:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800460a:	46c0      	nop			@ (mov r8, r8)
 800460c:	46bd      	mov	sp, r7
 800460e:	b00e      	add	sp, #56	@ 0x38
 8004610:	bd80      	pop	{r7, pc}
 8004612:	46c0      	nop			@ (mov r8, r8)
 8004614:	fffffedf 	.word	0xfffffedf
 8004618:	effffffe 	.word	0xeffffffe

0800461c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800461c:	b580      	push	{r7, lr}
 800461e:	b084      	sub	sp, #16
 8004620:	af00      	add	r7, sp, #0
 8004622:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	2284      	movs	r2, #132	@ 0x84
 8004628:	5c9b      	ldrb	r3, [r3, r2]
 800462a:	2b01      	cmp	r3, #1
 800462c:	d101      	bne.n	8004632 <HAL_UARTEx_DisableFifoMode+0x16>
 800462e:	2302      	movs	r3, #2
 8004630:	e027      	b.n	8004682 <HAL_UARTEx_DisableFifoMode+0x66>
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	2284      	movs	r2, #132	@ 0x84
 8004636:	2101      	movs	r1, #1
 8004638:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	2288      	movs	r2, #136	@ 0x88
 800463e:	2124      	movs	r1, #36	@ 0x24
 8004640:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	681a      	ldr	r2, [r3, #0]
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	2101      	movs	r1, #1
 8004656:	438a      	bics	r2, r1
 8004658:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	4a0b      	ldr	r2, [pc, #44]	@ (800468c <HAL_UARTEx_DisableFifoMode+0x70>)
 800465e:	4013      	ands	r3, r2
 8004660:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	2200      	movs	r2, #0
 8004666:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	68fa      	ldr	r2, [r7, #12]
 800466e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	2288      	movs	r2, #136	@ 0x88
 8004674:	2120      	movs	r1, #32
 8004676:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	2284      	movs	r2, #132	@ 0x84
 800467c:	2100      	movs	r1, #0
 800467e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004680:	2300      	movs	r3, #0
}
 8004682:	0018      	movs	r0, r3
 8004684:	46bd      	mov	sp, r7
 8004686:	b004      	add	sp, #16
 8004688:	bd80      	pop	{r7, pc}
 800468a:	46c0      	nop			@ (mov r8, r8)
 800468c:	dfffffff 	.word	0xdfffffff

08004690 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004690:	b580      	push	{r7, lr}
 8004692:	b084      	sub	sp, #16
 8004694:	af00      	add	r7, sp, #0
 8004696:	6078      	str	r0, [r7, #4]
 8004698:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	2284      	movs	r2, #132	@ 0x84
 800469e:	5c9b      	ldrb	r3, [r3, r2]
 80046a0:	2b01      	cmp	r3, #1
 80046a2:	d101      	bne.n	80046a8 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80046a4:	2302      	movs	r3, #2
 80046a6:	e02e      	b.n	8004706 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	2284      	movs	r2, #132	@ 0x84
 80046ac:	2101      	movs	r1, #1
 80046ae:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	2288      	movs	r2, #136	@ 0x88
 80046b4:	2124      	movs	r1, #36	@ 0x24
 80046b6:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	681a      	ldr	r2, [r3, #0]
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	2101      	movs	r1, #1
 80046cc:	438a      	bics	r2, r1
 80046ce:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	689b      	ldr	r3, [r3, #8]
 80046d6:	00db      	lsls	r3, r3, #3
 80046d8:	08d9      	lsrs	r1, r3, #3
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	683a      	ldr	r2, [r7, #0]
 80046e0:	430a      	orrs	r2, r1
 80046e2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	0018      	movs	r0, r3
 80046e8:	f000 f854 	bl	8004794 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	68fa      	ldr	r2, [r7, #12]
 80046f2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	2288      	movs	r2, #136	@ 0x88
 80046f8:	2120      	movs	r1, #32
 80046fa:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2284      	movs	r2, #132	@ 0x84
 8004700:	2100      	movs	r1, #0
 8004702:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004704:	2300      	movs	r3, #0
}
 8004706:	0018      	movs	r0, r3
 8004708:	46bd      	mov	sp, r7
 800470a:	b004      	add	sp, #16
 800470c:	bd80      	pop	{r7, pc}
	...

08004710 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004710:	b580      	push	{r7, lr}
 8004712:	b084      	sub	sp, #16
 8004714:	af00      	add	r7, sp, #0
 8004716:	6078      	str	r0, [r7, #4]
 8004718:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	2284      	movs	r2, #132	@ 0x84
 800471e:	5c9b      	ldrb	r3, [r3, r2]
 8004720:	2b01      	cmp	r3, #1
 8004722:	d101      	bne.n	8004728 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8004724:	2302      	movs	r3, #2
 8004726:	e02f      	b.n	8004788 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	2284      	movs	r2, #132	@ 0x84
 800472c:	2101      	movs	r1, #1
 800472e:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	2288      	movs	r2, #136	@ 0x88
 8004734:	2124      	movs	r1, #36	@ 0x24
 8004736:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	681a      	ldr	r2, [r3, #0]
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	2101      	movs	r1, #1
 800474c:	438a      	bics	r2, r1
 800474e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	689b      	ldr	r3, [r3, #8]
 8004756:	4a0e      	ldr	r2, [pc, #56]	@ (8004790 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8004758:	4013      	ands	r3, r2
 800475a:	0019      	movs	r1, r3
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	683a      	ldr	r2, [r7, #0]
 8004762:	430a      	orrs	r2, r1
 8004764:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	0018      	movs	r0, r3
 800476a:	f000 f813 	bl	8004794 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	68fa      	ldr	r2, [r7, #12]
 8004774:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	2288      	movs	r2, #136	@ 0x88
 800477a:	2120      	movs	r1, #32
 800477c:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	2284      	movs	r2, #132	@ 0x84
 8004782:	2100      	movs	r1, #0
 8004784:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004786:	2300      	movs	r3, #0
}
 8004788:	0018      	movs	r0, r3
 800478a:	46bd      	mov	sp, r7
 800478c:	b004      	add	sp, #16
 800478e:	bd80      	pop	{r7, pc}
 8004790:	f1ffffff 	.word	0xf1ffffff

08004794 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8004794:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004796:	b085      	sub	sp, #20
 8004798:	af00      	add	r7, sp, #0
 800479a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d108      	bne.n	80047b6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	226a      	movs	r2, #106	@ 0x6a
 80047a8:	2101      	movs	r1, #1
 80047aa:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	2268      	movs	r2, #104	@ 0x68
 80047b0:	2101      	movs	r1, #1
 80047b2:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80047b4:	e043      	b.n	800483e <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80047b6:	260f      	movs	r6, #15
 80047b8:	19bb      	adds	r3, r7, r6
 80047ba:	2208      	movs	r2, #8
 80047bc:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80047be:	200e      	movs	r0, #14
 80047c0:	183b      	adds	r3, r7, r0
 80047c2:	2208      	movs	r2, #8
 80047c4:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	689b      	ldr	r3, [r3, #8]
 80047cc:	0e5b      	lsrs	r3, r3, #25
 80047ce:	b2da      	uxtb	r2, r3
 80047d0:	240d      	movs	r4, #13
 80047d2:	193b      	adds	r3, r7, r4
 80047d4:	2107      	movs	r1, #7
 80047d6:	400a      	ands	r2, r1
 80047d8:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	689b      	ldr	r3, [r3, #8]
 80047e0:	0f5b      	lsrs	r3, r3, #29
 80047e2:	b2da      	uxtb	r2, r3
 80047e4:	250c      	movs	r5, #12
 80047e6:	197b      	adds	r3, r7, r5
 80047e8:	2107      	movs	r1, #7
 80047ea:	400a      	ands	r2, r1
 80047ec:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80047ee:	183b      	adds	r3, r7, r0
 80047f0:	781b      	ldrb	r3, [r3, #0]
 80047f2:	197a      	adds	r2, r7, r5
 80047f4:	7812      	ldrb	r2, [r2, #0]
 80047f6:	4914      	ldr	r1, [pc, #80]	@ (8004848 <UARTEx_SetNbDataToProcess+0xb4>)
 80047f8:	5c8a      	ldrb	r2, [r1, r2]
 80047fa:	435a      	muls	r2, r3
 80047fc:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 80047fe:	197b      	adds	r3, r7, r5
 8004800:	781b      	ldrb	r3, [r3, #0]
 8004802:	4a12      	ldr	r2, [pc, #72]	@ (800484c <UARTEx_SetNbDataToProcess+0xb8>)
 8004804:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004806:	0019      	movs	r1, r3
 8004808:	f7fb fd1a 	bl	8000240 <__divsi3>
 800480c:	0003      	movs	r3, r0
 800480e:	b299      	uxth	r1, r3
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	226a      	movs	r2, #106	@ 0x6a
 8004814:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004816:	19bb      	adds	r3, r7, r6
 8004818:	781b      	ldrb	r3, [r3, #0]
 800481a:	193a      	adds	r2, r7, r4
 800481c:	7812      	ldrb	r2, [r2, #0]
 800481e:	490a      	ldr	r1, [pc, #40]	@ (8004848 <UARTEx_SetNbDataToProcess+0xb4>)
 8004820:	5c8a      	ldrb	r2, [r1, r2]
 8004822:	435a      	muls	r2, r3
 8004824:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8004826:	193b      	adds	r3, r7, r4
 8004828:	781b      	ldrb	r3, [r3, #0]
 800482a:	4a08      	ldr	r2, [pc, #32]	@ (800484c <UARTEx_SetNbDataToProcess+0xb8>)
 800482c:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800482e:	0019      	movs	r1, r3
 8004830:	f7fb fd06 	bl	8000240 <__divsi3>
 8004834:	0003      	movs	r3, r0
 8004836:	b299      	uxth	r1, r3
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	2268      	movs	r2, #104	@ 0x68
 800483c:	5299      	strh	r1, [r3, r2]
}
 800483e:	46c0      	nop			@ (mov r8, r8)
 8004840:	46bd      	mov	sp, r7
 8004842:	b005      	add	sp, #20
 8004844:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004846:	46c0      	nop			@ (mov r8, r8)
 8004848:	0800bea4 	.word	0x0800bea4
 800484c:	0800beac 	.word	0x0800beac

08004850 <MX_FATFS_Init>:
  * @brief  FatFs initialization
  * @param  None
  * @retval Initialization result
  */
int32_t MX_FATFS_Init(void)
{
 8004850:	b580      	push	{r7, lr}
 8004852:	af00      	add	r7, sp, #0
  /*## FatFS: Link the disk I/O driver(s)  ###########################*/
  if (FATFS_LinkDriver(&USER_Driver, USERPath) != 0)
 8004854:	4a08      	ldr	r2, [pc, #32]	@ (8004878 <MX_FATFS_Init+0x28>)
 8004856:	4b09      	ldr	r3, [pc, #36]	@ (800487c <MX_FATFS_Init+0x2c>)
 8004858:	0011      	movs	r1, r2
 800485a:	0018      	movs	r0, r3
 800485c:	f003 fc1a 	bl	8008094 <FATFS_LinkDriver>
 8004860:	1e03      	subs	r3, r0, #0
 8004862:	d002      	beq.n	800486a <MX_FATFS_Init+0x1a>
  /* USER CODE BEGIN FATFS_Init */
  {
    return APP_ERROR;
 8004864:	2301      	movs	r3, #1
 8004866:	425b      	negs	r3, r3
 8004868:	e003      	b.n	8004872 <MX_FATFS_Init+0x22>
  }
  else
  {
    Appli_state = APPLICATION_INIT; // also defined in usb_host.c
 800486a:	4b05      	ldr	r3, [pc, #20]	@ (8004880 <MX_FATFS_Init+0x30>)
 800486c:	2201      	movs	r2, #1
 800486e:	701a      	strb	r2, [r3, #0]
    return APP_OK;
 8004870:	2300      	movs	r3, #0
  }
  /* USER CODE END FATFS_Init */
}
 8004872:	0018      	movs	r0, r3
 8004874:	46bd      	mov	sp, r7
 8004876:	bd80      	pop	{r7, pc}
 8004878:	2000045c 	.word	0x2000045c
 800487c:	200000d0 	.word	0x200000d0
 8004880:	20000460 	.word	0x20000460

08004884 <get_fattime>:
  * @brief  Gets Time from RTC (generated when FS_NORTC==0; see ff.c)
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8004884:	b580      	push	{r7, lr}
 8004886:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8004888:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800488a:	0018      	movs	r0, r3
 800488c:	46bd      	mov	sp, r7
 800488e:	bd80      	pop	{r7, pc}

08004890 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8004890:	b580      	push	{r7, lr}
 8004892:	b082      	sub	sp, #8
 8004894:	af00      	add	r7, sp, #0
 8004896:	0002      	movs	r2, r0
 8004898:	1dfb      	adds	r3, r7, #7
 800489a:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN INIT */
    return USER_SPI_initialize(pdrv);
 800489c:	1dfb      	adds	r3, r7, #7
 800489e:	781b      	ldrb	r3, [r3, #0]
 80048a0:	0018      	movs	r0, r3
 80048a2:	f000 fa19 	bl	8004cd8 <USER_SPI_initialize>
 80048a6:	0003      	movs	r3, r0
  /* USER CODE END INIT */
}
 80048a8:	0018      	movs	r0, r3
 80048aa:	46bd      	mov	sp, r7
 80048ac:	b002      	add	sp, #8
 80048ae:	bd80      	pop	{r7, pc}

080048b0 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 80048b0:	b580      	push	{r7, lr}
 80048b2:	b082      	sub	sp, #8
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	0002      	movs	r2, r0
 80048b8:	1dfb      	adds	r3, r7, #7
 80048ba:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN STATUS */
    return USER_SPI_status(pdrv);
 80048bc:	1dfb      	adds	r3, r7, #7
 80048be:	781b      	ldrb	r3, [r3, #0]
 80048c0:	0018      	movs	r0, r3
 80048c2:	f000 fb21 	bl	8004f08 <USER_SPI_status>
 80048c6:	0003      	movs	r3, r0
  /* USER CODE END STATUS */
}
 80048c8:	0018      	movs	r0, r3
 80048ca:	46bd      	mov	sp, r7
 80048cc:	b002      	add	sp, #8
 80048ce:	bd80      	pop	{r7, pc}

080048d0 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 80048d0:	b5b0      	push	{r4, r5, r7, lr}
 80048d2:	b084      	sub	sp, #16
 80048d4:	af00      	add	r7, sp, #0
 80048d6:	60b9      	str	r1, [r7, #8]
 80048d8:	607a      	str	r2, [r7, #4]
 80048da:	603b      	str	r3, [r7, #0]
 80048dc:	250f      	movs	r5, #15
 80048de:	197b      	adds	r3, r7, r5
 80048e0:	1c02      	adds	r2, r0, #0
 80048e2:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN READ */
    return USER_SPI_read(pdrv, buff, sector, count);
 80048e4:	683c      	ldr	r4, [r7, #0]
 80048e6:	687a      	ldr	r2, [r7, #4]
 80048e8:	68b9      	ldr	r1, [r7, #8]
 80048ea:	197b      	adds	r3, r7, r5
 80048ec:	7818      	ldrb	r0, [r3, #0]
 80048ee:	0023      	movs	r3, r4
 80048f0:	f000 fb20 	bl	8004f34 <USER_SPI_read>
 80048f4:	0003      	movs	r3, r0
  /* USER CODE END READ */
}
 80048f6:	0018      	movs	r0, r3
 80048f8:	46bd      	mov	sp, r7
 80048fa:	b004      	add	sp, #16
 80048fc:	bdb0      	pop	{r4, r5, r7, pc}

080048fe <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 80048fe:	b5b0      	push	{r4, r5, r7, lr}
 8004900:	b084      	sub	sp, #16
 8004902:	af00      	add	r7, sp, #0
 8004904:	60b9      	str	r1, [r7, #8]
 8004906:	607a      	str	r2, [r7, #4]
 8004908:	603b      	str	r3, [r7, #0]
 800490a:	250f      	movs	r5, #15
 800490c:	197b      	adds	r3, r7, r5
 800490e:	1c02      	adds	r2, r0, #0
 8004910:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return USER_SPI_write(pdrv, buff, sector, count);
 8004912:	683c      	ldr	r4, [r7, #0]
 8004914:	687a      	ldr	r2, [r7, #4]
 8004916:	68b9      	ldr	r1, [r7, #8]
 8004918:	197b      	adds	r3, r7, r5
 800491a:	7818      	ldrb	r0, [r3, #0]
 800491c:	0023      	movs	r3, r4
 800491e:	f000 fb75 	bl	800500c <USER_SPI_write>
 8004922:	0003      	movs	r3, r0
  /* USER CODE END WRITE */
}
 8004924:	0018      	movs	r0, r3
 8004926:	46bd      	mov	sp, r7
 8004928:	b004      	add	sp, #16
 800492a:	bdb0      	pop	{r4, r5, r7, pc}

0800492c <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800492c:	b580      	push	{r7, lr}
 800492e:	b082      	sub	sp, #8
 8004930:	af00      	add	r7, sp, #0
 8004932:	603a      	str	r2, [r7, #0]
 8004934:	1dfb      	adds	r3, r7, #7
 8004936:	1c02      	adds	r2, r0, #0
 8004938:	701a      	strb	r2, [r3, #0]
 800493a:	1dbb      	adds	r3, r7, #6
 800493c:	1c0a      	adds	r2, r1, #0
 800493e:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN IOCTL */
    return USER_SPI_ioctl(pdrv, cmd, buff);
 8004940:	683a      	ldr	r2, [r7, #0]
 8004942:	1dbb      	adds	r3, r7, #6
 8004944:	7819      	ldrb	r1, [r3, #0]
 8004946:	1dfb      	adds	r3, r7, #7
 8004948:	781b      	ldrb	r3, [r3, #0]
 800494a:	0018      	movs	r0, r3
 800494c:	f000 fbde 	bl	800510c <USER_SPI_ioctl>
 8004950:	0003      	movs	r3, r0
  /* USER CODE END IOCTL */
}
 8004952:	0018      	movs	r0, r3
 8004954:	46bd      	mov	sp, r7
 8004956:	b002      	add	sp, #8
 8004958:	bd80      	pop	{r7, pc}
	...

0800495c <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 800495c:	b580      	push	{r7, lr}
 800495e:	b082      	sub	sp, #8
 8004960:	af00      	add	r7, sp, #0
 8004962:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 8004964:	f7fc fc0c 	bl	8001180 <HAL_GetTick>
 8004968:	0002      	movs	r2, r0
 800496a:	4b04      	ldr	r3, [pc, #16]	@ (800497c <SPI_Timer_On+0x20>)
 800496c:	601a      	str	r2, [r3, #0]
    spiTimerTickDelay = waitTicks;
 800496e:	4b04      	ldr	r3, [pc, #16]	@ (8004980 <SPI_Timer_On+0x24>)
 8004970:	687a      	ldr	r2, [r7, #4]
 8004972:	601a      	str	r2, [r3, #0]
}
 8004974:	46c0      	nop			@ (mov r8, r8)
 8004976:	46bd      	mov	sp, r7
 8004978:	b002      	add	sp, #8
 800497a:	bd80      	pop	{r7, pc}
 800497c:	20000464 	.word	0x20000464
 8004980:	20000468 	.word	0x20000468

08004984 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 8004984:	b580      	push	{r7, lr}
 8004986:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 8004988:	f7fc fbfa 	bl	8001180 <HAL_GetTick>
 800498c:	0002      	movs	r2, r0
 800498e:	4b06      	ldr	r3, [pc, #24]	@ (80049a8 <SPI_Timer_Status+0x24>)
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	1ad2      	subs	r2, r2, r3
 8004994:	4b05      	ldr	r3, [pc, #20]	@ (80049ac <SPI_Timer_Status+0x28>)
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	429a      	cmp	r2, r3
 800499a:	419b      	sbcs	r3, r3
 800499c:	425b      	negs	r3, r3
 800499e:	b2db      	uxtb	r3, r3
}
 80049a0:	0018      	movs	r0, r3
 80049a2:	46bd      	mov	sp, r7
 80049a4:	bd80      	pop	{r7, pc}
 80049a6:	46c0      	nop			@ (mov r8, r8)
 80049a8:	20000464 	.word	0x20000464
 80049ac:	20000468 	.word	0x20000468

080049b0 <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 80049b0:	b590      	push	{r4, r7, lr}
 80049b2:	b087      	sub	sp, #28
 80049b4:	af02      	add	r7, sp, #8
 80049b6:	0002      	movs	r2, r0
 80049b8:	1dfb      	adds	r3, r7, #7
 80049ba:	701a      	strb	r2, [r3, #0]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 80049bc:	240f      	movs	r4, #15
 80049be:	193a      	adds	r2, r7, r4
 80049c0:	1df9      	adds	r1, r7, #7
 80049c2:	4806      	ldr	r0, [pc, #24]	@ (80049dc <xchg_spi+0x2c>)
 80049c4:	2332      	movs	r3, #50	@ 0x32
 80049c6:	9300      	str	r3, [sp, #0]
 80049c8:	2301      	movs	r3, #1
 80049ca:	f7fe f8a9 	bl	8002b20 <HAL_SPI_TransmitReceive>
    return rxDat;
 80049ce:	193b      	adds	r3, r7, r4
 80049d0:	781b      	ldrb	r3, [r3, #0]
}
 80049d2:	0018      	movs	r0, r3
 80049d4:	46bd      	mov	sp, r7
 80049d6:	b005      	add	sp, #20
 80049d8:	bd90      	pop	{r4, r7, pc}
 80049da:	46c0      	nop			@ (mov r8, r8)
 80049dc:	20000268 	.word	0x20000268

080049e0 <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 80049e0:	b590      	push	{r4, r7, lr}
 80049e2:	b085      	sub	sp, #20
 80049e4:	af00      	add	r7, sp, #0
 80049e6:	6078      	str	r0, [r7, #4]
 80049e8:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 80049ea:	2300      	movs	r3, #0
 80049ec:	60fb      	str	r3, [r7, #12]
 80049ee:	e00a      	b.n	8004a06 <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 80049f0:	687a      	ldr	r2, [r7, #4]
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	18d4      	adds	r4, r2, r3
 80049f6:	20ff      	movs	r0, #255	@ 0xff
 80049f8:	f7ff ffda 	bl	80049b0 <xchg_spi>
 80049fc:	0003      	movs	r3, r0
 80049fe:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	3301      	adds	r3, #1
 8004a04:	60fb      	str	r3, [r7, #12]
 8004a06:	68fa      	ldr	r2, [r7, #12]
 8004a08:	683b      	ldr	r3, [r7, #0]
 8004a0a:	429a      	cmp	r2, r3
 8004a0c:	d3f0      	bcc.n	80049f0 <rcvr_spi_multi+0x10>
	}
}
 8004a0e:	46c0      	nop			@ (mov r8, r8)
 8004a10:	46c0      	nop			@ (mov r8, r8)
 8004a12:	46bd      	mov	sp, r7
 8004a14:	b005      	add	sp, #20
 8004a16:	bd90      	pop	{r4, r7, pc}

08004a18 <xmit_spi_multi>:
static
void xmit_spi_multi (
	uint8_t *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 8004a18:	b580      	push	{r7, lr}
 8004a1a:	b082      	sub	sp, #8
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	6078      	str	r0, [r7, #4]
 8004a20:	6039      	str	r1, [r7, #0]
	HAL_SPI_Transmit(&SD_SPI_HANDLE, buff, btx, HAL_MAX_DELAY);
 8004a22:	683b      	ldr	r3, [r7, #0]
 8004a24:	b29a      	uxth	r2, r3
 8004a26:	2301      	movs	r3, #1
 8004a28:	425b      	negs	r3, r3
 8004a2a:	6879      	ldr	r1, [r7, #4]
 8004a2c:	4803      	ldr	r0, [pc, #12]	@ (8004a3c <xmit_spi_multi+0x24>)
 8004a2e:	f7fd ff17 	bl	8002860 <HAL_SPI_Transmit>
}
 8004a32:	46c0      	nop			@ (mov r8, r8)
 8004a34:	46bd      	mov	sp, r7
 8004a36:	b002      	add	sp, #8
 8004a38:	bd80      	pop	{r7, pc}
 8004a3a:	46c0      	nop			@ (mov r8, r8)
 8004a3c:	20000268 	.word	0x20000268

08004a40 <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 8004a40:	b5b0      	push	{r4, r5, r7, lr}
 8004a42:	b086      	sub	sp, #24
 8004a44:	af00      	add	r7, sp, #0
 8004a46:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 8004a48:	f7fc fb9a 	bl	8001180 <HAL_GetTick>
 8004a4c:	0003      	movs	r3, r0
 8004a4e:	617b      	str	r3, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 8004a54:	250f      	movs	r5, #15
 8004a56:	197c      	adds	r4, r7, r5
 8004a58:	20ff      	movs	r0, #255	@ 0xff
 8004a5a:	f7ff ffa9 	bl	80049b0 <xchg_spi>
 8004a5e:	0003      	movs	r3, r0
 8004a60:	7023      	strb	r3, [r4, #0]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 8004a62:	197b      	adds	r3, r7, r5
 8004a64:	781b      	ldrb	r3, [r3, #0]
 8004a66:	2bff      	cmp	r3, #255	@ 0xff
 8004a68:	d007      	beq.n	8004a7a <wait_ready+0x3a>
 8004a6a:	f7fc fb89 	bl	8001180 <HAL_GetTick>
 8004a6e:	0002      	movs	r2, r0
 8004a70:	697b      	ldr	r3, [r7, #20]
 8004a72:	1ad3      	subs	r3, r2, r3
 8004a74:	693a      	ldr	r2, [r7, #16]
 8004a76:	429a      	cmp	r2, r3
 8004a78:	d8ec      	bhi.n	8004a54 <wait_ready+0x14>

	return (d == 0xFF) ? 1 : 0;
 8004a7a:	230f      	movs	r3, #15
 8004a7c:	18fb      	adds	r3, r7, r3
 8004a7e:	781b      	ldrb	r3, [r3, #0]
 8004a80:	3bff      	subs	r3, #255	@ 0xff
 8004a82:	425a      	negs	r2, r3
 8004a84:	4153      	adcs	r3, r2
 8004a86:	b2db      	uxtb	r3, r3
}
 8004a88:	0018      	movs	r0, r3
 8004a8a:	46bd      	mov	sp, r7
 8004a8c:	b006      	add	sp, #24
 8004a8e:	bdb0      	pop	{r4, r5, r7, pc}

08004a90 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 8004a90:	b580      	push	{r7, lr}
 8004a92:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 8004a94:	4b05      	ldr	r3, [pc, #20]	@ (8004aac <despiselect+0x1c>)
 8004a96:	2201      	movs	r2, #1
 8004a98:	2102      	movs	r1, #2
 8004a9a:	0018      	movs	r0, r3
 8004a9c:	f7fc ffa6 	bl	80019ec <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 8004aa0:	20ff      	movs	r0, #255	@ 0xff
 8004aa2:	f7ff ff85 	bl	80049b0 <xchg_spi>

}
 8004aa6:	46c0      	nop			@ (mov r8, r8)
 8004aa8:	46bd      	mov	sp, r7
 8004aaa:	bd80      	pop	{r7, pc}
 8004aac:	50000400 	.word	0x50000400

08004ab0 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 8004ab0:	b580      	push	{r7, lr}
 8004ab2:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 8004ab4:	4b0b      	ldr	r3, [pc, #44]	@ (8004ae4 <spiselect+0x34>)
 8004ab6:	2200      	movs	r2, #0
 8004ab8:	2102      	movs	r1, #2
 8004aba:	0018      	movs	r0, r3
 8004abc:	f7fc ff96 	bl	80019ec <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 8004ac0:	20ff      	movs	r0, #255	@ 0xff
 8004ac2:	f7ff ff75 	bl	80049b0 <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 8004ac6:	23fa      	movs	r3, #250	@ 0xfa
 8004ac8:	005b      	lsls	r3, r3, #1
 8004aca:	0018      	movs	r0, r3
 8004acc:	f7ff ffb8 	bl	8004a40 <wait_ready>
 8004ad0:	1e03      	subs	r3, r0, #0
 8004ad2:	d001      	beq.n	8004ad8 <spiselect+0x28>
 8004ad4:	2301      	movs	r3, #1
 8004ad6:	e002      	b.n	8004ade <spiselect+0x2e>

	despiselect();
 8004ad8:	f7ff ffda 	bl	8004a90 <despiselect>
	return 0;	/* Timeout */
 8004adc:	2300      	movs	r3, #0
}
 8004ade:	0018      	movs	r0, r3
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	bd80      	pop	{r7, pc}
 8004ae4:	50000400 	.word	0x50000400

08004ae8 <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 8004ae8:	b5b0      	push	{r4, r5, r7, lr}
 8004aea:	b084      	sub	sp, #16
 8004aec:	af00      	add	r7, sp, #0
 8004aee:	6078      	str	r0, [r7, #4]
 8004af0:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 8004af2:	20c8      	movs	r0, #200	@ 0xc8
 8004af4:	f7ff ff32 	bl	800495c <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 8004af8:	250f      	movs	r5, #15
 8004afa:	197c      	adds	r4, r7, r5
 8004afc:	20ff      	movs	r0, #255	@ 0xff
 8004afe:	f7ff ff57 	bl	80049b0 <xchg_spi>
 8004b02:	0003      	movs	r3, r0
 8004b04:	7023      	strb	r3, [r4, #0]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 8004b06:	197b      	adds	r3, r7, r5
 8004b08:	781b      	ldrb	r3, [r3, #0]
 8004b0a:	2bff      	cmp	r3, #255	@ 0xff
 8004b0c:	d103      	bne.n	8004b16 <rcvr_datablock+0x2e>
 8004b0e:	f7ff ff39 	bl	8004984 <SPI_Timer_Status>
 8004b12:	1e03      	subs	r3, r0, #0
 8004b14:	d1f0      	bne.n	8004af8 <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 8004b16:	230f      	movs	r3, #15
 8004b18:	18fb      	adds	r3, r7, r3
 8004b1a:	781b      	ldrb	r3, [r3, #0]
 8004b1c:	2bfe      	cmp	r3, #254	@ 0xfe
 8004b1e:	d001      	beq.n	8004b24 <rcvr_datablock+0x3c>
 8004b20:	2300      	movs	r3, #0
 8004b22:	e00c      	b.n	8004b3e <rcvr_datablock+0x56>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 8004b24:	683a      	ldr	r2, [r7, #0]
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	0011      	movs	r1, r2
 8004b2a:	0018      	movs	r0, r3
 8004b2c:	f7ff ff58 	bl	80049e0 <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 8004b30:	20ff      	movs	r0, #255	@ 0xff
 8004b32:	f7ff ff3d 	bl	80049b0 <xchg_spi>
 8004b36:	20ff      	movs	r0, #255	@ 0xff
 8004b38:	f7ff ff3a 	bl	80049b0 <xchg_spi>

	return 1;						/* Function succeeded */
 8004b3c:	2301      	movs	r3, #1
}
 8004b3e:	0018      	movs	r0, r3
 8004b40:	46bd      	mov	sp, r7
 8004b42:	b004      	add	sp, #16
 8004b44:	bdb0      	pop	{r4, r5, r7, pc}

08004b46 <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 8004b46:	b5b0      	push	{r4, r5, r7, lr}
 8004b48:	b084      	sub	sp, #16
 8004b4a:	af00      	add	r7, sp, #0
 8004b4c:	6078      	str	r0, [r7, #4]
 8004b4e:	000a      	movs	r2, r1
 8004b50:	1cfb      	adds	r3, r7, #3
 8004b52:	701a      	strb	r2, [r3, #0]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 8004b54:	23fa      	movs	r3, #250	@ 0xfa
 8004b56:	005b      	lsls	r3, r3, #1
 8004b58:	0018      	movs	r0, r3
 8004b5a:	f7ff ff71 	bl	8004a40 <wait_ready>
 8004b5e:	1e03      	subs	r3, r0, #0
 8004b60:	d101      	bne.n	8004b66 <xmit_datablock+0x20>
 8004b62:	2300      	movs	r3, #0
 8004b64:	e025      	b.n	8004bb2 <xmit_datablock+0x6c>

	xchg_spi(token);					/* Send token */
 8004b66:	1cfb      	adds	r3, r7, #3
 8004b68:	781b      	ldrb	r3, [r3, #0]
 8004b6a:	0018      	movs	r0, r3
 8004b6c:	f7ff ff20 	bl	80049b0 <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 8004b70:	1cfb      	adds	r3, r7, #3
 8004b72:	781b      	ldrb	r3, [r3, #0]
 8004b74:	2bfd      	cmp	r3, #253	@ 0xfd
 8004b76:	d01b      	beq.n	8004bb0 <xmit_datablock+0x6a>
		xmit_spi_multi(buff, 512);		/* Data */
 8004b78:	2380      	movs	r3, #128	@ 0x80
 8004b7a:	009a      	lsls	r2, r3, #2
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	0011      	movs	r1, r2
 8004b80:	0018      	movs	r0, r3
 8004b82:	f7ff ff49 	bl	8004a18 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 8004b86:	20ff      	movs	r0, #255	@ 0xff
 8004b88:	f7ff ff12 	bl	80049b0 <xchg_spi>
 8004b8c:	20ff      	movs	r0, #255	@ 0xff
 8004b8e:	f7ff ff0f 	bl	80049b0 <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 8004b92:	250f      	movs	r5, #15
 8004b94:	197c      	adds	r4, r7, r5
 8004b96:	20ff      	movs	r0, #255	@ 0xff
 8004b98:	f7ff ff0a 	bl	80049b0 <xchg_spi>
 8004b9c:	0003      	movs	r3, r0
 8004b9e:	7023      	strb	r3, [r4, #0]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 8004ba0:	197b      	adds	r3, r7, r5
 8004ba2:	781b      	ldrb	r3, [r3, #0]
 8004ba4:	221f      	movs	r2, #31
 8004ba6:	4013      	ands	r3, r2
 8004ba8:	2b05      	cmp	r3, #5
 8004baa:	d001      	beq.n	8004bb0 <xmit_datablock+0x6a>
 8004bac:	2300      	movs	r3, #0
 8004bae:	e000      	b.n	8004bb2 <xmit_datablock+0x6c>
	}
	return 1;
 8004bb0:	2301      	movs	r3, #1
}
 8004bb2:	0018      	movs	r0, r3
 8004bb4:	46bd      	mov	sp, r7
 8004bb6:	b004      	add	sp, #16
 8004bb8:	bdb0      	pop	{r4, r5, r7, pc}

08004bba <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 8004bba:	b5b0      	push	{r4, r5, r7, lr}
 8004bbc:	b084      	sub	sp, #16
 8004bbe:	af00      	add	r7, sp, #0
 8004bc0:	0002      	movs	r2, r0
 8004bc2:	6039      	str	r1, [r7, #0]
 8004bc4:	1dfb      	adds	r3, r7, #7
 8004bc6:	701a      	strb	r2, [r3, #0]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 8004bc8:	1dfb      	adds	r3, r7, #7
 8004bca:	781b      	ldrb	r3, [r3, #0]
 8004bcc:	b25b      	sxtb	r3, r3
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	da15      	bge.n	8004bfe <send_cmd+0x44>
		cmd &= 0x7F;
 8004bd2:	1dfb      	adds	r3, r7, #7
 8004bd4:	1dfa      	adds	r2, r7, #7
 8004bd6:	7812      	ldrb	r2, [r2, #0]
 8004bd8:	217f      	movs	r1, #127	@ 0x7f
 8004bda:	400a      	ands	r2, r1
 8004bdc:	701a      	strb	r2, [r3, #0]
		res = send_cmd(CMD55, 0);
 8004bde:	250e      	movs	r5, #14
 8004be0:	197c      	adds	r4, r7, r5
 8004be2:	2100      	movs	r1, #0
 8004be4:	2037      	movs	r0, #55	@ 0x37
 8004be6:	f7ff ffe8 	bl	8004bba <send_cmd>
 8004bea:	0003      	movs	r3, r0
 8004bec:	7023      	strb	r3, [r4, #0]
		if (res > 1) return res;
 8004bee:	002a      	movs	r2, r5
 8004bf0:	18bb      	adds	r3, r7, r2
 8004bf2:	781b      	ldrb	r3, [r3, #0]
 8004bf4:	2b01      	cmp	r3, #1
 8004bf6:	d902      	bls.n	8004bfe <send_cmd+0x44>
 8004bf8:	18bb      	adds	r3, r7, r2
 8004bfa:	781b      	ldrb	r3, [r3, #0]
 8004bfc:	e067      	b.n	8004cce <send_cmd+0x114>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 8004bfe:	1dfb      	adds	r3, r7, #7
 8004c00:	781b      	ldrb	r3, [r3, #0]
 8004c02:	2b0c      	cmp	r3, #12
 8004c04:	d007      	beq.n	8004c16 <send_cmd+0x5c>
		despiselect();
 8004c06:	f7ff ff43 	bl	8004a90 <despiselect>
		if (!spiselect()) return 0xFF;
 8004c0a:	f7ff ff51 	bl	8004ab0 <spiselect>
 8004c0e:	1e03      	subs	r3, r0, #0
 8004c10:	d101      	bne.n	8004c16 <send_cmd+0x5c>
 8004c12:	23ff      	movs	r3, #255	@ 0xff
 8004c14:	e05b      	b.n	8004cce <send_cmd+0x114>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 8004c16:	1dfb      	adds	r3, r7, #7
 8004c18:	781b      	ldrb	r3, [r3, #0]
 8004c1a:	2240      	movs	r2, #64	@ 0x40
 8004c1c:	4313      	orrs	r3, r2
 8004c1e:	b2db      	uxtb	r3, r3
 8004c20:	0018      	movs	r0, r3
 8004c22:	f7ff fec5 	bl	80049b0 <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 8004c26:	683b      	ldr	r3, [r7, #0]
 8004c28:	0e1b      	lsrs	r3, r3, #24
 8004c2a:	b2db      	uxtb	r3, r3
 8004c2c:	0018      	movs	r0, r3
 8004c2e:	f7ff febf 	bl	80049b0 <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 8004c32:	683b      	ldr	r3, [r7, #0]
 8004c34:	0c1b      	lsrs	r3, r3, #16
 8004c36:	b2db      	uxtb	r3, r3
 8004c38:	0018      	movs	r0, r3
 8004c3a:	f7ff feb9 	bl	80049b0 <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 8004c3e:	683b      	ldr	r3, [r7, #0]
 8004c40:	0a1b      	lsrs	r3, r3, #8
 8004c42:	b2db      	uxtb	r3, r3
 8004c44:	0018      	movs	r0, r3
 8004c46:	f7ff feb3 	bl	80049b0 <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 8004c4a:	683b      	ldr	r3, [r7, #0]
 8004c4c:	b2db      	uxtb	r3, r3
 8004c4e:	0018      	movs	r0, r3
 8004c50:	f7ff feae 	bl	80049b0 <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 8004c54:	210f      	movs	r1, #15
 8004c56:	187b      	adds	r3, r7, r1
 8004c58:	2201      	movs	r2, #1
 8004c5a:	701a      	strb	r2, [r3, #0]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 8004c5c:	1dfb      	adds	r3, r7, #7
 8004c5e:	781b      	ldrb	r3, [r3, #0]
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d102      	bne.n	8004c6a <send_cmd+0xb0>
 8004c64:	187b      	adds	r3, r7, r1
 8004c66:	2295      	movs	r2, #149	@ 0x95
 8004c68:	701a      	strb	r2, [r3, #0]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 8004c6a:	1dfb      	adds	r3, r7, #7
 8004c6c:	781b      	ldrb	r3, [r3, #0]
 8004c6e:	2b08      	cmp	r3, #8
 8004c70:	d103      	bne.n	8004c7a <send_cmd+0xc0>
 8004c72:	230f      	movs	r3, #15
 8004c74:	18fb      	adds	r3, r7, r3
 8004c76:	2287      	movs	r2, #135	@ 0x87
 8004c78:	701a      	strb	r2, [r3, #0]
	xchg_spi(n);
 8004c7a:	230f      	movs	r3, #15
 8004c7c:	18fb      	adds	r3, r7, r3
 8004c7e:	781b      	ldrb	r3, [r3, #0]
 8004c80:	0018      	movs	r0, r3
 8004c82:	f7ff fe95 	bl	80049b0 <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 8004c86:	1dfb      	adds	r3, r7, #7
 8004c88:	781b      	ldrb	r3, [r3, #0]
 8004c8a:	2b0c      	cmp	r3, #12
 8004c8c:	d102      	bne.n	8004c94 <send_cmd+0xda>
 8004c8e:	20ff      	movs	r0, #255	@ 0xff
 8004c90:	f7ff fe8e 	bl	80049b0 <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 8004c94:	230f      	movs	r3, #15
 8004c96:	18fb      	adds	r3, r7, r3
 8004c98:	220a      	movs	r2, #10
 8004c9a:	701a      	strb	r2, [r3, #0]
	do {
		res = xchg_spi(0xFF);
 8004c9c:	250e      	movs	r5, #14
 8004c9e:	197c      	adds	r4, r7, r5
 8004ca0:	20ff      	movs	r0, #255	@ 0xff
 8004ca2:	f7ff fe85 	bl	80049b0 <xchg_spi>
 8004ca6:	0003      	movs	r3, r0
 8004ca8:	7023      	strb	r3, [r4, #0]
	} while ((res & 0x80) && --n);
 8004caa:	197b      	adds	r3, r7, r5
 8004cac:	781b      	ldrb	r3, [r3, #0]
 8004cae:	b25b      	sxtb	r3, r3
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	da09      	bge.n	8004cc8 <send_cmd+0x10e>
 8004cb4:	210f      	movs	r1, #15
 8004cb6:	187b      	adds	r3, r7, r1
 8004cb8:	187a      	adds	r2, r7, r1
 8004cba:	7812      	ldrb	r2, [r2, #0]
 8004cbc:	3a01      	subs	r2, #1
 8004cbe:	701a      	strb	r2, [r3, #0]
 8004cc0:	187b      	adds	r3, r7, r1
 8004cc2:	781b      	ldrb	r3, [r3, #0]
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d1e9      	bne.n	8004c9c <send_cmd+0xe2>

	return res;							/* Return received response */
 8004cc8:	230e      	movs	r3, #14
 8004cca:	18fb      	adds	r3, r7, r3
 8004ccc:	781b      	ldrb	r3, [r3, #0]
}
 8004cce:	0018      	movs	r0, r3
 8004cd0:	46bd      	mov	sp, r7
 8004cd2:	b004      	add	sp, #16
 8004cd4:	bdb0      	pop	{r4, r5, r7, pc}
	...

08004cd8 <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 8004cd8:	b5b0      	push	{r4, r5, r7, lr}
 8004cda:	b084      	sub	sp, #16
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	0002      	movs	r2, r0
 8004ce0:	1dfb      	adds	r3, r7, #7
 8004ce2:	701a      	strb	r2, [r3, #0]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 8004ce4:	1dfb      	adds	r3, r7, #7
 8004ce6:	781b      	ldrb	r3, [r3, #0]
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d001      	beq.n	8004cf0 <USER_SPI_initialize+0x18>
 8004cec:	2301      	movs	r3, #1
 8004cee:	e100      	b.n	8004ef2 <USER_SPI_initialize+0x21a>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 8004cf0:	4b82      	ldr	r3, [pc, #520]	@ (8004efc <USER_SPI_initialize+0x224>)
 8004cf2:	781b      	ldrb	r3, [r3, #0]
 8004cf4:	b2db      	uxtb	r3, r3
 8004cf6:	001a      	movs	r2, r3
 8004cf8:	2302      	movs	r3, #2
 8004cfa:	4013      	ands	r3, r2
 8004cfc:	d003      	beq.n	8004d06 <USER_SPI_initialize+0x2e>
 8004cfe:	4b7f      	ldr	r3, [pc, #508]	@ (8004efc <USER_SPI_initialize+0x224>)
 8004d00:	781b      	ldrb	r3, [r3, #0]
 8004d02:	b2db      	uxtb	r3, r3
 8004d04:	e0f5      	b.n	8004ef2 <USER_SPI_initialize+0x21a>

	FCLK_SLOW();
 8004d06:	4b7e      	ldr	r3, [pc, #504]	@ (8004f00 <USER_SPI_initialize+0x228>)
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	2238      	movs	r2, #56	@ 0x38
 8004d0e:	4393      	bics	r3, r2
 8004d10:	001a      	movs	r2, r3
 8004d12:	4b7b      	ldr	r3, [pc, #492]	@ (8004f00 <USER_SPI_initialize+0x228>)
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	2128      	movs	r1, #40	@ 0x28
 8004d18:	430a      	orrs	r2, r1
 8004d1a:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 8004d1c:	230f      	movs	r3, #15
 8004d1e:	18fb      	adds	r3, r7, r3
 8004d20:	220a      	movs	r2, #10
 8004d22:	701a      	strb	r2, [r3, #0]
 8004d24:	e008      	b.n	8004d38 <USER_SPI_initialize+0x60>
 8004d26:	20ff      	movs	r0, #255	@ 0xff
 8004d28:	f7ff fe42 	bl	80049b0 <xchg_spi>
 8004d2c:	210f      	movs	r1, #15
 8004d2e:	187b      	adds	r3, r7, r1
 8004d30:	781a      	ldrb	r2, [r3, #0]
 8004d32:	187b      	adds	r3, r7, r1
 8004d34:	3a01      	subs	r2, #1
 8004d36:	701a      	strb	r2, [r3, #0]
 8004d38:	240f      	movs	r4, #15
 8004d3a:	193b      	adds	r3, r7, r4
 8004d3c:	781b      	ldrb	r3, [r3, #0]
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d1f1      	bne.n	8004d26 <USER_SPI_initialize+0x4e>

	ty = 0;
 8004d42:	230d      	movs	r3, #13
 8004d44:	18fb      	adds	r3, r7, r3
 8004d46:	2200      	movs	r2, #0
 8004d48:	701a      	strb	r2, [r3, #0]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 8004d4a:	2100      	movs	r1, #0
 8004d4c:	2000      	movs	r0, #0
 8004d4e:	f7ff ff34 	bl	8004bba <send_cmd>
 8004d52:	0003      	movs	r3, r0
 8004d54:	2b01      	cmp	r3, #1
 8004d56:	d000      	beq.n	8004d5a <USER_SPI_initialize+0x82>
 8004d58:	e0a6      	b.n	8004ea8 <USER_SPI_initialize+0x1d0>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 8004d5a:	23fa      	movs	r3, #250	@ 0xfa
 8004d5c:	009b      	lsls	r3, r3, #2
 8004d5e:	0018      	movs	r0, r3
 8004d60:	f7ff fdfc 	bl	800495c <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 8004d64:	23d5      	movs	r3, #213	@ 0xd5
 8004d66:	005b      	lsls	r3, r3, #1
 8004d68:	0019      	movs	r1, r3
 8004d6a:	2008      	movs	r0, #8
 8004d6c:	f7ff ff25 	bl	8004bba <send_cmd>
 8004d70:	0003      	movs	r3, r0
 8004d72:	2b01      	cmp	r3, #1
 8004d74:	d162      	bne.n	8004e3c <USER_SPI_initialize+0x164>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 8004d76:	193b      	adds	r3, r7, r4
 8004d78:	2200      	movs	r2, #0
 8004d7a:	701a      	strb	r2, [r3, #0]
 8004d7c:	e00f      	b.n	8004d9e <USER_SPI_initialize+0xc6>
 8004d7e:	250f      	movs	r5, #15
 8004d80:	197b      	adds	r3, r7, r5
 8004d82:	781c      	ldrb	r4, [r3, #0]
 8004d84:	20ff      	movs	r0, #255	@ 0xff
 8004d86:	f7ff fe13 	bl	80049b0 <xchg_spi>
 8004d8a:	0003      	movs	r3, r0
 8004d8c:	001a      	movs	r2, r3
 8004d8e:	2308      	movs	r3, #8
 8004d90:	18fb      	adds	r3, r7, r3
 8004d92:	551a      	strb	r2, [r3, r4]
 8004d94:	197b      	adds	r3, r7, r5
 8004d96:	781a      	ldrb	r2, [r3, #0]
 8004d98:	197b      	adds	r3, r7, r5
 8004d9a:	3201      	adds	r2, #1
 8004d9c:	701a      	strb	r2, [r3, #0]
 8004d9e:	230f      	movs	r3, #15
 8004da0:	18fb      	adds	r3, r7, r3
 8004da2:	781b      	ldrb	r3, [r3, #0]
 8004da4:	2b03      	cmp	r3, #3
 8004da6:	d9ea      	bls.n	8004d7e <USER_SPI_initialize+0xa6>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 8004da8:	2208      	movs	r2, #8
 8004daa:	18bb      	adds	r3, r7, r2
 8004dac:	789b      	ldrb	r3, [r3, #2]
 8004dae:	2b01      	cmp	r3, #1
 8004db0:	d000      	beq.n	8004db4 <USER_SPI_initialize+0xdc>
 8004db2:	e079      	b.n	8004ea8 <USER_SPI_initialize+0x1d0>
 8004db4:	18bb      	adds	r3, r7, r2
 8004db6:	78db      	ldrb	r3, [r3, #3]
 8004db8:	2baa      	cmp	r3, #170	@ 0xaa
 8004dba:	d000      	beq.n	8004dbe <USER_SPI_initialize+0xe6>
 8004dbc:	e074      	b.n	8004ea8 <USER_SPI_initialize+0x1d0>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 8004dbe:	46c0      	nop			@ (mov r8, r8)
 8004dc0:	f7ff fde0 	bl	8004984 <SPI_Timer_Status>
 8004dc4:	1e03      	subs	r3, r0, #0
 8004dc6:	d007      	beq.n	8004dd8 <USER_SPI_initialize+0x100>
 8004dc8:	2380      	movs	r3, #128	@ 0x80
 8004dca:	05db      	lsls	r3, r3, #23
 8004dcc:	0019      	movs	r1, r3
 8004dce:	20a9      	movs	r0, #169	@ 0xa9
 8004dd0:	f7ff fef3 	bl	8004bba <send_cmd>
 8004dd4:	1e03      	subs	r3, r0, #0
 8004dd6:	d1f3      	bne.n	8004dc0 <USER_SPI_initialize+0xe8>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 8004dd8:	f7ff fdd4 	bl	8004984 <SPI_Timer_Status>
 8004ddc:	1e03      	subs	r3, r0, #0
 8004dde:	d063      	beq.n	8004ea8 <USER_SPI_initialize+0x1d0>
 8004de0:	2100      	movs	r1, #0
 8004de2:	203a      	movs	r0, #58	@ 0x3a
 8004de4:	f7ff fee9 	bl	8004bba <send_cmd>
 8004de8:	1e03      	subs	r3, r0, #0
 8004dea:	d15d      	bne.n	8004ea8 <USER_SPI_initialize+0x1d0>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 8004dec:	230f      	movs	r3, #15
 8004dee:	18fb      	adds	r3, r7, r3
 8004df0:	2200      	movs	r2, #0
 8004df2:	701a      	strb	r2, [r3, #0]
 8004df4:	e00f      	b.n	8004e16 <USER_SPI_initialize+0x13e>
 8004df6:	250f      	movs	r5, #15
 8004df8:	197b      	adds	r3, r7, r5
 8004dfa:	781c      	ldrb	r4, [r3, #0]
 8004dfc:	20ff      	movs	r0, #255	@ 0xff
 8004dfe:	f7ff fdd7 	bl	80049b0 <xchg_spi>
 8004e02:	0003      	movs	r3, r0
 8004e04:	001a      	movs	r2, r3
 8004e06:	2308      	movs	r3, #8
 8004e08:	18fb      	adds	r3, r7, r3
 8004e0a:	551a      	strb	r2, [r3, r4]
 8004e0c:	197b      	adds	r3, r7, r5
 8004e0e:	781a      	ldrb	r2, [r3, #0]
 8004e10:	197b      	adds	r3, r7, r5
 8004e12:	3201      	adds	r2, #1
 8004e14:	701a      	strb	r2, [r3, #0]
 8004e16:	230f      	movs	r3, #15
 8004e18:	18fb      	adds	r3, r7, r3
 8004e1a:	781b      	ldrb	r3, [r3, #0]
 8004e1c:	2b03      	cmp	r3, #3
 8004e1e:	d9ea      	bls.n	8004df6 <USER_SPI_initialize+0x11e>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 8004e20:	2308      	movs	r3, #8
 8004e22:	18fb      	adds	r3, r7, r3
 8004e24:	781b      	ldrb	r3, [r3, #0]
 8004e26:	001a      	movs	r2, r3
 8004e28:	2340      	movs	r3, #64	@ 0x40
 8004e2a:	4013      	ands	r3, r2
 8004e2c:	d001      	beq.n	8004e32 <USER_SPI_initialize+0x15a>
 8004e2e:	220c      	movs	r2, #12
 8004e30:	e000      	b.n	8004e34 <USER_SPI_initialize+0x15c>
 8004e32:	2204      	movs	r2, #4
 8004e34:	230d      	movs	r3, #13
 8004e36:	18fb      	adds	r3, r7, r3
 8004e38:	701a      	strb	r2, [r3, #0]
 8004e3a:	e035      	b.n	8004ea8 <USER_SPI_initialize+0x1d0>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 8004e3c:	2100      	movs	r1, #0
 8004e3e:	20a9      	movs	r0, #169	@ 0xa9
 8004e40:	f7ff febb 	bl	8004bba <send_cmd>
 8004e44:	0003      	movs	r3, r0
 8004e46:	2b01      	cmp	r3, #1
 8004e48:	d808      	bhi.n	8004e5c <USER_SPI_initialize+0x184>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 8004e4a:	230d      	movs	r3, #13
 8004e4c:	18fb      	adds	r3, r7, r3
 8004e4e:	2202      	movs	r2, #2
 8004e50:	701a      	strb	r2, [r3, #0]
 8004e52:	230e      	movs	r3, #14
 8004e54:	18fb      	adds	r3, r7, r3
 8004e56:	22a9      	movs	r2, #169	@ 0xa9
 8004e58:	701a      	strb	r2, [r3, #0]
 8004e5a:	e007      	b.n	8004e6c <USER_SPI_initialize+0x194>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 8004e5c:	230d      	movs	r3, #13
 8004e5e:	18fb      	adds	r3, r7, r3
 8004e60:	2201      	movs	r2, #1
 8004e62:	701a      	strb	r2, [r3, #0]
 8004e64:	230e      	movs	r3, #14
 8004e66:	18fb      	adds	r3, r7, r3
 8004e68:	2201      	movs	r2, #1
 8004e6a:	701a      	strb	r2, [r3, #0]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 8004e6c:	46c0      	nop			@ (mov r8, r8)
 8004e6e:	f7ff fd89 	bl	8004984 <SPI_Timer_Status>
 8004e72:	1e03      	subs	r3, r0, #0
 8004e74:	d008      	beq.n	8004e88 <USER_SPI_initialize+0x1b0>
 8004e76:	230e      	movs	r3, #14
 8004e78:	18fb      	adds	r3, r7, r3
 8004e7a:	781b      	ldrb	r3, [r3, #0]
 8004e7c:	2100      	movs	r1, #0
 8004e7e:	0018      	movs	r0, r3
 8004e80:	f7ff fe9b 	bl	8004bba <send_cmd>
 8004e84:	1e03      	subs	r3, r0, #0
 8004e86:	d1f2      	bne.n	8004e6e <USER_SPI_initialize+0x196>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 8004e88:	f7ff fd7c 	bl	8004984 <SPI_Timer_Status>
 8004e8c:	1e03      	subs	r3, r0, #0
 8004e8e:	d007      	beq.n	8004ea0 <USER_SPI_initialize+0x1c8>
 8004e90:	2380      	movs	r3, #128	@ 0x80
 8004e92:	009b      	lsls	r3, r3, #2
 8004e94:	0019      	movs	r1, r3
 8004e96:	2010      	movs	r0, #16
 8004e98:	f7ff fe8f 	bl	8004bba <send_cmd>
 8004e9c:	1e03      	subs	r3, r0, #0
 8004e9e:	d003      	beq.n	8004ea8 <USER_SPI_initialize+0x1d0>
				ty = 0;
 8004ea0:	230d      	movs	r3, #13
 8004ea2:	18fb      	adds	r3, r7, r3
 8004ea4:	2200      	movs	r2, #0
 8004ea6:	701a      	strb	r2, [r3, #0]
		}
	}
	CardType = ty;	/* Card type */
 8004ea8:	4b16      	ldr	r3, [pc, #88]	@ (8004f04 <USER_SPI_initialize+0x22c>)
 8004eaa:	240d      	movs	r4, #13
 8004eac:	193a      	adds	r2, r7, r4
 8004eae:	7812      	ldrb	r2, [r2, #0]
 8004eb0:	701a      	strb	r2, [r3, #0]
	despiselect();
 8004eb2:	f7ff fded 	bl	8004a90 <despiselect>

	if (ty) {			/* OK */
 8004eb6:	193b      	adds	r3, r7, r4
 8004eb8:	781b      	ldrb	r3, [r3, #0]
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d013      	beq.n	8004ee6 <USER_SPI_initialize+0x20e>
		FCLK_FAST();			/* Set fast clock */
 8004ebe:	4b10      	ldr	r3, [pc, #64]	@ (8004f00 <USER_SPI_initialize+0x228>)
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	2238      	movs	r2, #56	@ 0x38
 8004ec6:	4393      	bics	r3, r2
 8004ec8:	001a      	movs	r2, r3
 8004eca:	4b0d      	ldr	r3, [pc, #52]	@ (8004f00 <USER_SPI_initialize+0x228>)
 8004ecc:	681b      	ldr	r3, [r3, #0]
 8004ece:	2108      	movs	r1, #8
 8004ed0:	430a      	orrs	r2, r1
 8004ed2:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 8004ed4:	4b09      	ldr	r3, [pc, #36]	@ (8004efc <USER_SPI_initialize+0x224>)
 8004ed6:	781b      	ldrb	r3, [r3, #0]
 8004ed8:	b2db      	uxtb	r3, r3
 8004eda:	2201      	movs	r2, #1
 8004edc:	4393      	bics	r3, r2
 8004ede:	b2da      	uxtb	r2, r3
 8004ee0:	4b06      	ldr	r3, [pc, #24]	@ (8004efc <USER_SPI_initialize+0x224>)
 8004ee2:	701a      	strb	r2, [r3, #0]
 8004ee4:	e002      	b.n	8004eec <USER_SPI_initialize+0x214>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 8004ee6:	4b05      	ldr	r3, [pc, #20]	@ (8004efc <USER_SPI_initialize+0x224>)
 8004ee8:	2201      	movs	r2, #1
 8004eea:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 8004eec:	4b03      	ldr	r3, [pc, #12]	@ (8004efc <USER_SPI_initialize+0x224>)
 8004eee:	781b      	ldrb	r3, [r3, #0]
 8004ef0:	b2db      	uxtb	r3, r3
}
 8004ef2:	0018      	movs	r0, r3
 8004ef4:	46bd      	mov	sp, r7
 8004ef6:	b004      	add	sp, #16
 8004ef8:	bdb0      	pop	{r4, r5, r7, pc}
 8004efa:	46c0      	nop			@ (mov r8, r8)
 8004efc:	200000e4 	.word	0x200000e4
 8004f00:	20000268 	.word	0x20000268
 8004f04:	20000461 	.word	0x20000461

08004f08 <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 8004f08:	b580      	push	{r7, lr}
 8004f0a:	b082      	sub	sp, #8
 8004f0c:	af00      	add	r7, sp, #0
 8004f0e:	0002      	movs	r2, r0
 8004f10:	1dfb      	adds	r3, r7, #7
 8004f12:	701a      	strb	r2, [r3, #0]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 8004f14:	1dfb      	adds	r3, r7, #7
 8004f16:	781b      	ldrb	r3, [r3, #0]
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d001      	beq.n	8004f20 <USER_SPI_status+0x18>
 8004f1c:	2301      	movs	r3, #1
 8004f1e:	e002      	b.n	8004f26 <USER_SPI_status+0x1e>

	return Stat;	/* Return disk status */
 8004f20:	4b03      	ldr	r3, [pc, #12]	@ (8004f30 <USER_SPI_status+0x28>)
 8004f22:	781b      	ldrb	r3, [r3, #0]
 8004f24:	b2db      	uxtb	r3, r3
}
 8004f26:	0018      	movs	r0, r3
 8004f28:	46bd      	mov	sp, r7
 8004f2a:	b002      	add	sp, #8
 8004f2c:	bd80      	pop	{r7, pc}
 8004f2e:	46c0      	nop			@ (mov r8, r8)
 8004f30:	200000e4 	.word	0x200000e4

08004f34 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 8004f34:	b580      	push	{r7, lr}
 8004f36:	b084      	sub	sp, #16
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	60b9      	str	r1, [r7, #8]
 8004f3c:	607a      	str	r2, [r7, #4]
 8004f3e:	603b      	str	r3, [r7, #0]
 8004f40:	210f      	movs	r1, #15
 8004f42:	187b      	adds	r3, r7, r1
 8004f44:	1c02      	adds	r2, r0, #0
 8004f46:	701a      	strb	r2, [r3, #0]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8004f48:	187b      	adds	r3, r7, r1
 8004f4a:	781b      	ldrb	r3, [r3, #0]
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d102      	bne.n	8004f56 <USER_SPI_read+0x22>
 8004f50:	683b      	ldr	r3, [r7, #0]
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d101      	bne.n	8004f5a <USER_SPI_read+0x26>
 8004f56:	2304      	movs	r3, #4
 8004f58:	e04f      	b.n	8004ffa <USER_SPI_read+0xc6>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8004f5a:	4b2a      	ldr	r3, [pc, #168]	@ (8005004 <USER_SPI_read+0xd0>)
 8004f5c:	781b      	ldrb	r3, [r3, #0]
 8004f5e:	b2db      	uxtb	r3, r3
 8004f60:	001a      	movs	r2, r3
 8004f62:	2301      	movs	r3, #1
 8004f64:	4013      	ands	r3, r2
 8004f66:	d001      	beq.n	8004f6c <USER_SPI_read+0x38>
 8004f68:	2303      	movs	r3, #3
 8004f6a:	e046      	b.n	8004ffa <USER_SPI_read+0xc6>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 8004f6c:	4b26      	ldr	r3, [pc, #152]	@ (8005008 <USER_SPI_read+0xd4>)
 8004f6e:	781b      	ldrb	r3, [r3, #0]
 8004f70:	001a      	movs	r2, r3
 8004f72:	2308      	movs	r3, #8
 8004f74:	4013      	ands	r3, r2
 8004f76:	d102      	bne.n	8004f7e <USER_SPI_read+0x4a>
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	025b      	lsls	r3, r3, #9
 8004f7c:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 8004f7e:	683b      	ldr	r3, [r7, #0]
 8004f80:	2b01      	cmp	r3, #1
 8004f82:	d112      	bne.n	8004faa <USER_SPI_read+0x76>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	0019      	movs	r1, r3
 8004f88:	2011      	movs	r0, #17
 8004f8a:	f7ff fe16 	bl	8004bba <send_cmd>
 8004f8e:	1e03      	subs	r3, r0, #0
 8004f90:	d12d      	bne.n	8004fee <USER_SPI_read+0xba>
			&& rcvr_datablock(buff, 512)) {
 8004f92:	2380      	movs	r3, #128	@ 0x80
 8004f94:	009a      	lsls	r2, r3, #2
 8004f96:	68bb      	ldr	r3, [r7, #8]
 8004f98:	0011      	movs	r1, r2
 8004f9a:	0018      	movs	r0, r3
 8004f9c:	f7ff fda4 	bl	8004ae8 <rcvr_datablock>
 8004fa0:	1e03      	subs	r3, r0, #0
 8004fa2:	d024      	beq.n	8004fee <USER_SPI_read+0xba>
			count = 0;
 8004fa4:	2300      	movs	r3, #0
 8004fa6:	603b      	str	r3, [r7, #0]
 8004fa8:	e021      	b.n	8004fee <USER_SPI_read+0xba>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	0019      	movs	r1, r3
 8004fae:	2012      	movs	r0, #18
 8004fb0:	f7ff fe03 	bl	8004bba <send_cmd>
 8004fb4:	1e03      	subs	r3, r0, #0
 8004fb6:	d11a      	bne.n	8004fee <USER_SPI_read+0xba>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 8004fb8:	2380      	movs	r3, #128	@ 0x80
 8004fba:	009a      	lsls	r2, r3, #2
 8004fbc:	68bb      	ldr	r3, [r7, #8]
 8004fbe:	0011      	movs	r1, r2
 8004fc0:	0018      	movs	r0, r3
 8004fc2:	f7ff fd91 	bl	8004ae8 <rcvr_datablock>
 8004fc6:	1e03      	subs	r3, r0, #0
 8004fc8:	d00c      	beq.n	8004fe4 <USER_SPI_read+0xb0>
				buff += 512;
 8004fca:	68bb      	ldr	r3, [r7, #8]
 8004fcc:	2280      	movs	r2, #128	@ 0x80
 8004fce:	0092      	lsls	r2, r2, #2
 8004fd0:	4694      	mov	ip, r2
 8004fd2:	4463      	add	r3, ip
 8004fd4:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8004fd6:	683b      	ldr	r3, [r7, #0]
 8004fd8:	3b01      	subs	r3, #1
 8004fda:	603b      	str	r3, [r7, #0]
 8004fdc:	683b      	ldr	r3, [r7, #0]
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d1ea      	bne.n	8004fb8 <USER_SPI_read+0x84>
 8004fe2:	e000      	b.n	8004fe6 <USER_SPI_read+0xb2>
				if (!rcvr_datablock(buff, 512)) break;
 8004fe4:	46c0      	nop			@ (mov r8, r8)
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 8004fe6:	2100      	movs	r1, #0
 8004fe8:	200c      	movs	r0, #12
 8004fea:	f7ff fde6 	bl	8004bba <send_cmd>
		}
	}
	despiselect();
 8004fee:	f7ff fd4f 	bl	8004a90 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8004ff2:	683b      	ldr	r3, [r7, #0]
 8004ff4:	1e5a      	subs	r2, r3, #1
 8004ff6:	4193      	sbcs	r3, r2
 8004ff8:	b2db      	uxtb	r3, r3
}
 8004ffa:	0018      	movs	r0, r3
 8004ffc:	46bd      	mov	sp, r7
 8004ffe:	b004      	add	sp, #16
 8005000:	bd80      	pop	{r7, pc}
 8005002:	46c0      	nop			@ (mov r8, r8)
 8005004:	200000e4 	.word	0x200000e4
 8005008:	20000461 	.word	0x20000461

0800500c <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 800500c:	b580      	push	{r7, lr}
 800500e:	b084      	sub	sp, #16
 8005010:	af00      	add	r7, sp, #0
 8005012:	60b9      	str	r1, [r7, #8]
 8005014:	607a      	str	r2, [r7, #4]
 8005016:	603b      	str	r3, [r7, #0]
 8005018:	210f      	movs	r1, #15
 800501a:	187b      	adds	r3, r7, r1
 800501c:	1c02      	adds	r2, r0, #0
 800501e:	701a      	strb	r2, [r3, #0]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8005020:	187b      	adds	r3, r7, r1
 8005022:	781b      	ldrb	r3, [r3, #0]
 8005024:	2b00      	cmp	r3, #0
 8005026:	d102      	bne.n	800502e <USER_SPI_write+0x22>
 8005028:	683b      	ldr	r3, [r7, #0]
 800502a:	2b00      	cmp	r3, #0
 800502c:	d101      	bne.n	8005032 <USER_SPI_write+0x26>
 800502e:	2304      	movs	r3, #4
 8005030:	e063      	b.n	80050fa <USER_SPI_write+0xee>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 8005032:	4b34      	ldr	r3, [pc, #208]	@ (8005104 <USER_SPI_write+0xf8>)
 8005034:	781b      	ldrb	r3, [r3, #0]
 8005036:	b2db      	uxtb	r3, r3
 8005038:	001a      	movs	r2, r3
 800503a:	2301      	movs	r3, #1
 800503c:	4013      	ands	r3, r2
 800503e:	d001      	beq.n	8005044 <USER_SPI_write+0x38>
 8005040:	2303      	movs	r3, #3
 8005042:	e05a      	b.n	80050fa <USER_SPI_write+0xee>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 8005044:	4b2f      	ldr	r3, [pc, #188]	@ (8005104 <USER_SPI_write+0xf8>)
 8005046:	781b      	ldrb	r3, [r3, #0]
 8005048:	b2db      	uxtb	r3, r3
 800504a:	001a      	movs	r2, r3
 800504c:	2304      	movs	r3, #4
 800504e:	4013      	ands	r3, r2
 8005050:	d001      	beq.n	8005056 <USER_SPI_write+0x4a>
 8005052:	2302      	movs	r3, #2
 8005054:	e051      	b.n	80050fa <USER_SPI_write+0xee>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 8005056:	4b2c      	ldr	r3, [pc, #176]	@ (8005108 <USER_SPI_write+0xfc>)
 8005058:	781b      	ldrb	r3, [r3, #0]
 800505a:	001a      	movs	r2, r3
 800505c:	2308      	movs	r3, #8
 800505e:	4013      	ands	r3, r2
 8005060:	d102      	bne.n	8005068 <USER_SPI_write+0x5c>
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	025b      	lsls	r3, r3, #9
 8005066:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 8005068:	683b      	ldr	r3, [r7, #0]
 800506a:	2b01      	cmp	r3, #1
 800506c:	d110      	bne.n	8005090 <USER_SPI_write+0x84>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	0019      	movs	r1, r3
 8005072:	2018      	movs	r0, #24
 8005074:	f7ff fda1 	bl	8004bba <send_cmd>
 8005078:	1e03      	subs	r3, r0, #0
 800507a:	d138      	bne.n	80050ee <USER_SPI_write+0xe2>
			&& xmit_datablock(buff, 0xFE)) {
 800507c:	68bb      	ldr	r3, [r7, #8]
 800507e:	21fe      	movs	r1, #254	@ 0xfe
 8005080:	0018      	movs	r0, r3
 8005082:	f7ff fd60 	bl	8004b46 <xmit_datablock>
 8005086:	1e03      	subs	r3, r0, #0
 8005088:	d031      	beq.n	80050ee <USER_SPI_write+0xe2>
			count = 0;
 800508a:	2300      	movs	r3, #0
 800508c:	603b      	str	r3, [r7, #0]
 800508e:	e02e      	b.n	80050ee <USER_SPI_write+0xe2>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 8005090:	4b1d      	ldr	r3, [pc, #116]	@ (8005108 <USER_SPI_write+0xfc>)
 8005092:	781b      	ldrb	r3, [r3, #0]
 8005094:	001a      	movs	r2, r3
 8005096:	2306      	movs	r3, #6
 8005098:	4013      	ands	r3, r2
 800509a:	d004      	beq.n	80050a6 <USER_SPI_write+0x9a>
 800509c:	683b      	ldr	r3, [r7, #0]
 800509e:	0019      	movs	r1, r3
 80050a0:	2097      	movs	r0, #151	@ 0x97
 80050a2:	f7ff fd8a 	bl	8004bba <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	0019      	movs	r1, r3
 80050aa:	2019      	movs	r0, #25
 80050ac:	f7ff fd85 	bl	8004bba <send_cmd>
 80050b0:	1e03      	subs	r3, r0, #0
 80050b2:	d11c      	bne.n	80050ee <USER_SPI_write+0xe2>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 80050b4:	68bb      	ldr	r3, [r7, #8]
 80050b6:	21fc      	movs	r1, #252	@ 0xfc
 80050b8:	0018      	movs	r0, r3
 80050ba:	f7ff fd44 	bl	8004b46 <xmit_datablock>
 80050be:	1e03      	subs	r3, r0, #0
 80050c0:	d00c      	beq.n	80050dc <USER_SPI_write+0xd0>
				buff += 512;
 80050c2:	68bb      	ldr	r3, [r7, #8]
 80050c4:	2280      	movs	r2, #128	@ 0x80
 80050c6:	0092      	lsls	r2, r2, #2
 80050c8:	4694      	mov	ip, r2
 80050ca:	4463      	add	r3, ip
 80050cc:	60bb      	str	r3, [r7, #8]
			} while (--count);
 80050ce:	683b      	ldr	r3, [r7, #0]
 80050d0:	3b01      	subs	r3, #1
 80050d2:	603b      	str	r3, [r7, #0]
 80050d4:	683b      	ldr	r3, [r7, #0]
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d1ec      	bne.n	80050b4 <USER_SPI_write+0xa8>
 80050da:	e000      	b.n	80050de <USER_SPI_write+0xd2>
				if (!xmit_datablock(buff, 0xFC)) break;
 80050dc:	46c0      	nop			@ (mov r8, r8)
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 80050de:	21fd      	movs	r1, #253	@ 0xfd
 80050e0:	2000      	movs	r0, #0
 80050e2:	f7ff fd30 	bl	8004b46 <xmit_datablock>
 80050e6:	1e03      	subs	r3, r0, #0
 80050e8:	d101      	bne.n	80050ee <USER_SPI_write+0xe2>
 80050ea:	2301      	movs	r3, #1
 80050ec:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 80050ee:	f7ff fccf 	bl	8004a90 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 80050f2:	683b      	ldr	r3, [r7, #0]
 80050f4:	1e5a      	subs	r2, r3, #1
 80050f6:	4193      	sbcs	r3, r2
 80050f8:	b2db      	uxtb	r3, r3
}
 80050fa:	0018      	movs	r0, r3
 80050fc:	46bd      	mov	sp, r7
 80050fe:	b004      	add	sp, #16
 8005100:	bd80      	pop	{r7, pc}
 8005102:	46c0      	nop			@ (mov r8, r8)
 8005104:	200000e4 	.word	0x200000e4
 8005108:	20000461 	.word	0x20000461

0800510c <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 800510c:	b590      	push	{r4, r7, lr}
 800510e:	b08d      	sub	sp, #52	@ 0x34
 8005110:	af00      	add	r7, sp, #0
 8005112:	603a      	str	r2, [r7, #0]
 8005114:	1dfb      	adds	r3, r7, #7
 8005116:	1c02      	adds	r2, r0, #0
 8005118:	701a      	strb	r2, [r3, #0]
 800511a:	1dbb      	adds	r3, r7, #6
 800511c:	1c0a      	adds	r2, r1, #0
 800511e:	701a      	strb	r2, [r3, #0]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 8005120:	1dfb      	adds	r3, r7, #7
 8005122:	781b      	ldrb	r3, [r3, #0]
 8005124:	2b00      	cmp	r3, #0
 8005126:	d001      	beq.n	800512c <USER_SPI_ioctl+0x20>
 8005128:	2304      	movs	r3, #4
 800512a:	e178      	b.n	800541e <USER_SPI_ioctl+0x312>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 800512c:	4bbe      	ldr	r3, [pc, #760]	@ (8005428 <USER_SPI_ioctl+0x31c>)
 800512e:	781b      	ldrb	r3, [r3, #0]
 8005130:	b2db      	uxtb	r3, r3
 8005132:	001a      	movs	r2, r3
 8005134:	2301      	movs	r3, #1
 8005136:	4013      	ands	r3, r2
 8005138:	d001      	beq.n	800513e <USER_SPI_ioctl+0x32>
 800513a:	2303      	movs	r3, #3
 800513c:	e16f      	b.n	800541e <USER_SPI_ioctl+0x312>

	res = RES_ERROR;
 800513e:	232f      	movs	r3, #47	@ 0x2f
 8005140:	18fb      	adds	r3, r7, r3
 8005142:	2201      	movs	r2, #1
 8005144:	701a      	strb	r2, [r3, #0]

	switch (cmd) {
 8005146:	1dbb      	adds	r3, r7, #6
 8005148:	781b      	ldrb	r3, [r3, #0]
 800514a:	2b04      	cmp	r3, #4
 800514c:	d100      	bne.n	8005150 <USER_SPI_ioctl+0x44>
 800514e:	e100      	b.n	8005352 <USER_SPI_ioctl+0x246>
 8005150:	dd00      	ble.n	8005154 <USER_SPI_ioctl+0x48>
 8005152:	e14d      	b.n	80053f0 <USER_SPI_ioctl+0x2e4>
 8005154:	2b03      	cmp	r3, #3
 8005156:	d100      	bne.n	800515a <USER_SPI_ioctl+0x4e>
 8005158:	e074      	b.n	8005244 <USER_SPI_ioctl+0x138>
 800515a:	dd00      	ble.n	800515e <USER_SPI_ioctl+0x52>
 800515c:	e148      	b.n	80053f0 <USER_SPI_ioctl+0x2e4>
 800515e:	2b00      	cmp	r3, #0
 8005160:	d002      	beq.n	8005168 <USER_SPI_ioctl+0x5c>
 8005162:	2b01      	cmp	r3, #1
 8005164:	d00a      	beq.n	800517c <USER_SPI_ioctl+0x70>
 8005166:	e143      	b.n	80053f0 <USER_SPI_ioctl+0x2e4>
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 8005168:	f7ff fca2 	bl	8004ab0 <spiselect>
 800516c:	1e03      	subs	r3, r0, #0
 800516e:	d100      	bne.n	8005172 <USER_SPI_ioctl+0x66>
 8005170:	e143      	b.n	80053fa <USER_SPI_ioctl+0x2ee>
 8005172:	232f      	movs	r3, #47	@ 0x2f
 8005174:	18fb      	adds	r3, r7, r3
 8005176:	2200      	movs	r2, #0
 8005178:	701a      	strb	r2, [r3, #0]
		break;
 800517a:	e13e      	b.n	80053fa <USER_SPI_ioctl+0x2ee>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 800517c:	2100      	movs	r1, #0
 800517e:	2009      	movs	r0, #9
 8005180:	f7ff fd1b 	bl	8004bba <send_cmd>
 8005184:	1e03      	subs	r3, r0, #0
 8005186:	d000      	beq.n	800518a <USER_SPI_ioctl+0x7e>
 8005188:	e139      	b.n	80053fe <USER_SPI_ioctl+0x2f2>
 800518a:	240c      	movs	r4, #12
 800518c:	193b      	adds	r3, r7, r4
 800518e:	2110      	movs	r1, #16
 8005190:	0018      	movs	r0, r3
 8005192:	f7ff fca9 	bl	8004ae8 <rcvr_datablock>
 8005196:	1e03      	subs	r3, r0, #0
 8005198:	d100      	bne.n	800519c <USER_SPI_ioctl+0x90>
 800519a:	e130      	b.n	80053fe <USER_SPI_ioctl+0x2f2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 800519c:	0020      	movs	r0, r4
 800519e:	183b      	adds	r3, r7, r0
 80051a0:	781b      	ldrb	r3, [r3, #0]
 80051a2:	099b      	lsrs	r3, r3, #6
 80051a4:	b2db      	uxtb	r3, r3
 80051a6:	2b01      	cmp	r3, #1
 80051a8:	d115      	bne.n	80051d6 <USER_SPI_ioctl+0xca>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 80051aa:	183b      	adds	r3, r7, r0
 80051ac:	7a5b      	ldrb	r3, [r3, #9]
 80051ae:	001a      	movs	r2, r3
 80051b0:	183b      	adds	r3, r7, r0
 80051b2:	7a1b      	ldrb	r3, [r3, #8]
 80051b4:	021b      	lsls	r3, r3, #8
 80051b6:	18d3      	adds	r3, r2, r3
 80051b8:	0019      	movs	r1, r3
 80051ba:	183b      	adds	r3, r7, r0
 80051bc:	79db      	ldrb	r3, [r3, #7]
 80051be:	041a      	lsls	r2, r3, #16
 80051c0:	23fc      	movs	r3, #252	@ 0xfc
 80051c2:	039b      	lsls	r3, r3, #14
 80051c4:	4013      	ands	r3, r2
 80051c6:	18cb      	adds	r3, r1, r3
 80051c8:	3301      	adds	r3, #1
 80051ca:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 80051cc:	69fb      	ldr	r3, [r7, #28]
 80051ce:	029a      	lsls	r2, r3, #10
 80051d0:	683b      	ldr	r3, [r7, #0]
 80051d2:	601a      	str	r2, [r3, #0]
 80051d4:	e031      	b.n	800523a <USER_SPI_ioctl+0x12e>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 80051d6:	200c      	movs	r0, #12
 80051d8:	183b      	adds	r3, r7, r0
 80051da:	795b      	ldrb	r3, [r3, #5]
 80051dc:	220f      	movs	r2, #15
 80051de:	4013      	ands	r3, r2
 80051e0:	b2da      	uxtb	r2, r3
 80051e2:	183b      	adds	r3, r7, r0
 80051e4:	7a9b      	ldrb	r3, [r3, #10]
 80051e6:	09db      	lsrs	r3, r3, #7
 80051e8:	b2db      	uxtb	r3, r3
 80051ea:	18d3      	adds	r3, r2, r3
 80051ec:	b2da      	uxtb	r2, r3
 80051ee:	183b      	adds	r3, r7, r0
 80051f0:	7a5b      	ldrb	r3, [r3, #9]
 80051f2:	005b      	lsls	r3, r3, #1
 80051f4:	b2db      	uxtb	r3, r3
 80051f6:	2106      	movs	r1, #6
 80051f8:	400b      	ands	r3, r1
 80051fa:	b2db      	uxtb	r3, r3
 80051fc:	18d3      	adds	r3, r2, r3
 80051fe:	b2da      	uxtb	r2, r3
 8005200:	242e      	movs	r4, #46	@ 0x2e
 8005202:	193b      	adds	r3, r7, r4
 8005204:	3202      	adds	r2, #2
 8005206:	701a      	strb	r2, [r3, #0]
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 8005208:	183b      	adds	r3, r7, r0
 800520a:	7a1b      	ldrb	r3, [r3, #8]
 800520c:	099b      	lsrs	r3, r3, #6
 800520e:	b2db      	uxtb	r3, r3
 8005210:	001a      	movs	r2, r3
 8005212:	183b      	adds	r3, r7, r0
 8005214:	79db      	ldrb	r3, [r3, #7]
 8005216:	009b      	lsls	r3, r3, #2
 8005218:	18d2      	adds	r2, r2, r3
 800521a:	183b      	adds	r3, r7, r0
 800521c:	799b      	ldrb	r3, [r3, #6]
 800521e:	0299      	lsls	r1, r3, #10
 8005220:	23c0      	movs	r3, #192	@ 0xc0
 8005222:	011b      	lsls	r3, r3, #4
 8005224:	400b      	ands	r3, r1
 8005226:	18d3      	adds	r3, r2, r3
 8005228:	3301      	adds	r3, #1
 800522a:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 800522c:	193b      	adds	r3, r7, r4
 800522e:	781b      	ldrb	r3, [r3, #0]
 8005230:	3b09      	subs	r3, #9
 8005232:	69fa      	ldr	r2, [r7, #28]
 8005234:	409a      	lsls	r2, r3
 8005236:	683b      	ldr	r3, [r7, #0]
 8005238:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 800523a:	232f      	movs	r3, #47	@ 0x2f
 800523c:	18fb      	adds	r3, r7, r3
 800523e:	2200      	movs	r2, #0
 8005240:	701a      	strb	r2, [r3, #0]
		}
		break;
 8005242:	e0dc      	b.n	80053fe <USER_SPI_ioctl+0x2f2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 8005244:	4b79      	ldr	r3, [pc, #484]	@ (800542c <USER_SPI_ioctl+0x320>)
 8005246:	781b      	ldrb	r3, [r3, #0]
 8005248:	001a      	movs	r2, r3
 800524a:	2304      	movs	r3, #4
 800524c:	4013      	ands	r3, r2
 800524e:	d035      	beq.n	80052bc <USER_SPI_ioctl+0x1b0>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 8005250:	2100      	movs	r1, #0
 8005252:	208d      	movs	r0, #141	@ 0x8d
 8005254:	f7ff fcb1 	bl	8004bba <send_cmd>
 8005258:	1e03      	subs	r3, r0, #0
 800525a:	d000      	beq.n	800525e <USER_SPI_ioctl+0x152>
 800525c:	e0d1      	b.n	8005402 <USER_SPI_ioctl+0x2f6>
				xchg_spi(0xFF);
 800525e:	20ff      	movs	r0, #255	@ 0xff
 8005260:	f7ff fba6 	bl	80049b0 <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 8005264:	230c      	movs	r3, #12
 8005266:	18fb      	adds	r3, r7, r3
 8005268:	2110      	movs	r1, #16
 800526a:	0018      	movs	r0, r3
 800526c:	f7ff fc3c 	bl	8004ae8 <rcvr_datablock>
 8005270:	1e03      	subs	r3, r0, #0
 8005272:	d100      	bne.n	8005276 <USER_SPI_ioctl+0x16a>
 8005274:	e0c5      	b.n	8005402 <USER_SPI_ioctl+0x2f6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 8005276:	232e      	movs	r3, #46	@ 0x2e
 8005278:	18fb      	adds	r3, r7, r3
 800527a:	2230      	movs	r2, #48	@ 0x30
 800527c:	701a      	strb	r2, [r3, #0]
 800527e:	e008      	b.n	8005292 <USER_SPI_ioctl+0x186>
 8005280:	20ff      	movs	r0, #255	@ 0xff
 8005282:	f7ff fb95 	bl	80049b0 <xchg_spi>
 8005286:	212e      	movs	r1, #46	@ 0x2e
 8005288:	187b      	adds	r3, r7, r1
 800528a:	781a      	ldrb	r2, [r3, #0]
 800528c:	187b      	adds	r3, r7, r1
 800528e:	3a01      	subs	r2, #1
 8005290:	701a      	strb	r2, [r3, #0]
 8005292:	232e      	movs	r3, #46	@ 0x2e
 8005294:	18fb      	adds	r3, r7, r3
 8005296:	781b      	ldrb	r3, [r3, #0]
 8005298:	2b00      	cmp	r3, #0
 800529a:	d1f1      	bne.n	8005280 <USER_SPI_ioctl+0x174>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 800529c:	230c      	movs	r3, #12
 800529e:	18fb      	adds	r3, r7, r3
 80052a0:	7a9b      	ldrb	r3, [r3, #10]
 80052a2:	091b      	lsrs	r3, r3, #4
 80052a4:	b2db      	uxtb	r3, r3
 80052a6:	001a      	movs	r2, r3
 80052a8:	2310      	movs	r3, #16
 80052aa:	4093      	lsls	r3, r2
 80052ac:	001a      	movs	r2, r3
 80052ae:	683b      	ldr	r3, [r7, #0]
 80052b0:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 80052b2:	232f      	movs	r3, #47	@ 0x2f
 80052b4:	18fb      	adds	r3, r7, r3
 80052b6:	2200      	movs	r2, #0
 80052b8:	701a      	strb	r2, [r3, #0]
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 80052ba:	e0a2      	b.n	8005402 <USER_SPI_ioctl+0x2f6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 80052bc:	2100      	movs	r1, #0
 80052be:	2009      	movs	r0, #9
 80052c0:	f7ff fc7b 	bl	8004bba <send_cmd>
 80052c4:	1e03      	subs	r3, r0, #0
 80052c6:	d000      	beq.n	80052ca <USER_SPI_ioctl+0x1be>
 80052c8:	e09b      	b.n	8005402 <USER_SPI_ioctl+0x2f6>
 80052ca:	240c      	movs	r4, #12
 80052cc:	193b      	adds	r3, r7, r4
 80052ce:	2110      	movs	r1, #16
 80052d0:	0018      	movs	r0, r3
 80052d2:	f7ff fc09 	bl	8004ae8 <rcvr_datablock>
 80052d6:	1e03      	subs	r3, r0, #0
 80052d8:	d100      	bne.n	80052dc <USER_SPI_ioctl+0x1d0>
 80052da:	e092      	b.n	8005402 <USER_SPI_ioctl+0x2f6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 80052dc:	4b53      	ldr	r3, [pc, #332]	@ (800542c <USER_SPI_ioctl+0x320>)
 80052de:	781b      	ldrb	r3, [r3, #0]
 80052e0:	001a      	movs	r2, r3
 80052e2:	2302      	movs	r3, #2
 80052e4:	4013      	ands	r3, r2
 80052e6:	d016      	beq.n	8005316 <USER_SPI_ioctl+0x20a>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 80052e8:	0021      	movs	r1, r4
 80052ea:	187b      	adds	r3, r7, r1
 80052ec:	7a9b      	ldrb	r3, [r3, #10]
 80052ee:	005b      	lsls	r3, r3, #1
 80052f0:	227e      	movs	r2, #126	@ 0x7e
 80052f2:	4013      	ands	r3, r2
 80052f4:	187a      	adds	r2, r7, r1
 80052f6:	7ad2      	ldrb	r2, [r2, #11]
 80052f8:	09d2      	lsrs	r2, r2, #7
 80052fa:	b2d2      	uxtb	r2, r2
 80052fc:	189b      	adds	r3, r3, r2
 80052fe:	1c5a      	adds	r2, r3, #1
 8005300:	187b      	adds	r3, r7, r1
 8005302:	7b5b      	ldrb	r3, [r3, #13]
 8005304:	099b      	lsrs	r3, r3, #6
 8005306:	b2db      	uxtb	r3, r3
 8005308:	3b01      	subs	r3, #1
 800530a:	409a      	lsls	r2, r3
 800530c:	0013      	movs	r3, r2
 800530e:	001a      	movs	r2, r3
 8005310:	683b      	ldr	r3, [r7, #0]
 8005312:	601a      	str	r2, [r3, #0]
 8005314:	e018      	b.n	8005348 <USER_SPI_ioctl+0x23c>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 8005316:	210c      	movs	r1, #12
 8005318:	187b      	adds	r3, r7, r1
 800531a:	7a9b      	ldrb	r3, [r3, #10]
 800531c:	109b      	asrs	r3, r3, #2
 800531e:	b29b      	uxth	r3, r3
 8005320:	001a      	movs	r2, r3
 8005322:	231f      	movs	r3, #31
 8005324:	4013      	ands	r3, r2
 8005326:	3301      	adds	r3, #1
 8005328:	0008      	movs	r0, r1
 800532a:	187a      	adds	r2, r7, r1
 800532c:	7ad2      	ldrb	r2, [r2, #11]
 800532e:	00d2      	lsls	r2, r2, #3
 8005330:	2118      	movs	r1, #24
 8005332:	400a      	ands	r2, r1
 8005334:	1839      	adds	r1, r7, r0
 8005336:	7ac9      	ldrb	r1, [r1, #11]
 8005338:	0949      	lsrs	r1, r1, #5
 800533a:	b2c9      	uxtb	r1, r1
 800533c:	1852      	adds	r2, r2, r1
 800533e:	3201      	adds	r2, #1
 8005340:	4353      	muls	r3, r2
 8005342:	001a      	movs	r2, r3
 8005344:	683b      	ldr	r3, [r7, #0]
 8005346:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 8005348:	232f      	movs	r3, #47	@ 0x2f
 800534a:	18fb      	adds	r3, r7, r3
 800534c:	2200      	movs	r2, #0
 800534e:	701a      	strb	r2, [r3, #0]
		break;
 8005350:	e057      	b.n	8005402 <USER_SPI_ioctl+0x2f6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8005352:	4b36      	ldr	r3, [pc, #216]	@ (800542c <USER_SPI_ioctl+0x320>)
 8005354:	781b      	ldrb	r3, [r3, #0]
 8005356:	001a      	movs	r2, r3
 8005358:	2306      	movs	r3, #6
 800535a:	4013      	ands	r3, r2
 800535c:	d053      	beq.n	8005406 <USER_SPI_ioctl+0x2fa>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 800535e:	240c      	movs	r4, #12
 8005360:	193a      	adds	r2, r7, r4
 8005362:	1dfb      	adds	r3, r7, #7
 8005364:	781b      	ldrb	r3, [r3, #0]
 8005366:	210b      	movs	r1, #11
 8005368:	0018      	movs	r0, r3
 800536a:	f7ff fecf 	bl	800510c <USER_SPI_ioctl>
 800536e:	1e03      	subs	r3, r0, #0
 8005370:	d14b      	bne.n	800540a <USER_SPI_ioctl+0x2fe>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8005372:	193b      	adds	r3, r7, r4
 8005374:	781b      	ldrb	r3, [r3, #0]
 8005376:	099b      	lsrs	r3, r3, #6
 8005378:	b2db      	uxtb	r3, r3
 800537a:	2b00      	cmp	r3, #0
 800537c:	d105      	bne.n	800538a <USER_SPI_ioctl+0x27e>
 800537e:	193b      	adds	r3, r7, r4
 8005380:	7a9b      	ldrb	r3, [r3, #10]
 8005382:	001a      	movs	r2, r3
 8005384:	2340      	movs	r3, #64	@ 0x40
 8005386:	4013      	ands	r3, r2
 8005388:	d041      	beq.n	800540e <USER_SPI_ioctl+0x302>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 800538a:	683b      	ldr	r3, [r7, #0]
 800538c:	623b      	str	r3, [r7, #32]
 800538e:	6a3b      	ldr	r3, [r7, #32]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005394:	6a3b      	ldr	r3, [r7, #32]
 8005396:	685b      	ldr	r3, [r3, #4]
 8005398:	627b      	str	r3, [r7, #36]	@ 0x24
		if (!(CardType & CT_BLOCK)) {
 800539a:	4b24      	ldr	r3, [pc, #144]	@ (800542c <USER_SPI_ioctl+0x320>)
 800539c:	781b      	ldrb	r3, [r3, #0]
 800539e:	001a      	movs	r2, r3
 80053a0:	2308      	movs	r3, #8
 80053a2:	4013      	ands	r3, r2
 80053a4:	d105      	bne.n	80053b2 <USER_SPI_ioctl+0x2a6>
			st *= 512; ed *= 512;
 80053a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053a8:	025b      	lsls	r3, r3, #9
 80053aa:	62bb      	str	r3, [r7, #40]	@ 0x28
 80053ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053ae:	025b      	lsls	r3, r3, #9
 80053b0:	627b      	str	r3, [r7, #36]	@ 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 80053b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053b4:	0019      	movs	r1, r3
 80053b6:	2020      	movs	r0, #32
 80053b8:	f7ff fbff 	bl	8004bba <send_cmd>
 80053bc:	1e03      	subs	r3, r0, #0
 80053be:	d128      	bne.n	8005412 <USER_SPI_ioctl+0x306>
 80053c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053c2:	0019      	movs	r1, r3
 80053c4:	2021      	movs	r0, #33	@ 0x21
 80053c6:	f7ff fbf8 	bl	8004bba <send_cmd>
 80053ca:	1e03      	subs	r3, r0, #0
 80053cc:	d121      	bne.n	8005412 <USER_SPI_ioctl+0x306>
 80053ce:	2100      	movs	r1, #0
 80053d0:	2026      	movs	r0, #38	@ 0x26
 80053d2:	f7ff fbf2 	bl	8004bba <send_cmd>
 80053d6:	1e03      	subs	r3, r0, #0
 80053d8:	d11b      	bne.n	8005412 <USER_SPI_ioctl+0x306>
 80053da:	4b15      	ldr	r3, [pc, #84]	@ (8005430 <USER_SPI_ioctl+0x324>)
 80053dc:	0018      	movs	r0, r3
 80053de:	f7ff fb2f 	bl	8004a40 <wait_ready>
 80053e2:	1e03      	subs	r3, r0, #0
 80053e4:	d015      	beq.n	8005412 <USER_SPI_ioctl+0x306>
			res = RES_OK;	/* FatFs does not check result of this command */
 80053e6:	232f      	movs	r3, #47	@ 0x2f
 80053e8:	18fb      	adds	r3, r7, r3
 80053ea:	2200      	movs	r2, #0
 80053ec:	701a      	strb	r2, [r3, #0]
		}
		break;
 80053ee:	e010      	b.n	8005412 <USER_SPI_ioctl+0x306>

	default:
		res = RES_PARERR;
 80053f0:	232f      	movs	r3, #47	@ 0x2f
 80053f2:	18fb      	adds	r3, r7, r3
 80053f4:	2204      	movs	r2, #4
 80053f6:	701a      	strb	r2, [r3, #0]
 80053f8:	e00c      	b.n	8005414 <USER_SPI_ioctl+0x308>
		break;
 80053fa:	46c0      	nop			@ (mov r8, r8)
 80053fc:	e00a      	b.n	8005414 <USER_SPI_ioctl+0x308>
		break;
 80053fe:	46c0      	nop			@ (mov r8, r8)
 8005400:	e008      	b.n	8005414 <USER_SPI_ioctl+0x308>
		break;
 8005402:	46c0      	nop			@ (mov r8, r8)
 8005404:	e006      	b.n	8005414 <USER_SPI_ioctl+0x308>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8005406:	46c0      	nop			@ (mov r8, r8)
 8005408:	e004      	b.n	8005414 <USER_SPI_ioctl+0x308>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 800540a:	46c0      	nop			@ (mov r8, r8)
 800540c:	e002      	b.n	8005414 <USER_SPI_ioctl+0x308>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 800540e:	46c0      	nop			@ (mov r8, r8)
 8005410:	e000      	b.n	8005414 <USER_SPI_ioctl+0x308>
		break;
 8005412:	46c0      	nop			@ (mov r8, r8)
	}

	despiselect();
 8005414:	f7ff fb3c 	bl	8004a90 <despiselect>

	return res;
 8005418:	232f      	movs	r3, #47	@ 0x2f
 800541a:	18fb      	adds	r3, r7, r3
 800541c:	781b      	ldrb	r3, [r3, #0]
}
 800541e:	0018      	movs	r0, r3
 8005420:	46bd      	mov	sp, r7
 8005422:	b00d      	add	sp, #52	@ 0x34
 8005424:	bd90      	pop	{r4, r7, pc}
 8005426:	46c0      	nop			@ (mov r8, r8)
 8005428:	200000e4 	.word	0x200000e4
 800542c:	20000461 	.word	0x20000461
 8005430:	00007530 	.word	0x00007530

08005434 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8005434:	b5b0      	push	{r4, r5, r7, lr}
 8005436:	b084      	sub	sp, #16
 8005438:	af00      	add	r7, sp, #0
 800543a:	0002      	movs	r2, r0
 800543c:	1dfb      	adds	r3, r7, #7
 800543e:	701a      	strb	r2, [r3, #0]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8005440:	1dfb      	adds	r3, r7, #7
 8005442:	781b      	ldrb	r3, [r3, #0]
 8005444:	4a0b      	ldr	r2, [pc, #44]	@ (8005474 <disk_status+0x40>)
 8005446:	009b      	lsls	r3, r3, #2
 8005448:	18d3      	adds	r3, r2, r3
 800544a:	3304      	adds	r3, #4
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	685b      	ldr	r3, [r3, #4]
 8005450:	1dfa      	adds	r2, r7, #7
 8005452:	7812      	ldrb	r2, [r2, #0]
 8005454:	4907      	ldr	r1, [pc, #28]	@ (8005474 <disk_status+0x40>)
 8005456:	188a      	adds	r2, r1, r2
 8005458:	7a12      	ldrb	r2, [r2, #8]
 800545a:	250f      	movs	r5, #15
 800545c:	197c      	adds	r4, r7, r5
 800545e:	0010      	movs	r0, r2
 8005460:	4798      	blx	r3
 8005462:	0003      	movs	r3, r0
 8005464:	7023      	strb	r3, [r4, #0]
  return stat;
 8005466:	197b      	adds	r3, r7, r5
 8005468:	781b      	ldrb	r3, [r3, #0]
}
 800546a:	0018      	movs	r0, r3
 800546c:	46bd      	mov	sp, r7
 800546e:	b004      	add	sp, #16
 8005470:	bdb0      	pop	{r4, r5, r7, pc}
 8005472:	46c0      	nop			@ (mov r8, r8)
 8005474:	20000494 	.word	0x20000494

08005478 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8005478:	b590      	push	{r4, r7, lr}
 800547a:	b085      	sub	sp, #20
 800547c:	af00      	add	r7, sp, #0
 800547e:	0002      	movs	r2, r0
 8005480:	1dfb      	adds	r3, r7, #7
 8005482:	701a      	strb	r2, [r3, #0]
  DSTATUS stat = RES_OK;
 8005484:	200f      	movs	r0, #15
 8005486:	183b      	adds	r3, r7, r0
 8005488:	2200      	movs	r2, #0
 800548a:	701a      	strb	r2, [r3, #0]

  if(disk.is_initialized[pdrv] == 0)
 800548c:	1dfb      	adds	r3, r7, #7
 800548e:	781b      	ldrb	r3, [r3, #0]
 8005490:	4a10      	ldr	r2, [pc, #64]	@ (80054d4 <disk_initialize+0x5c>)
 8005492:	5cd3      	ldrb	r3, [r2, r3]
 8005494:	2b00      	cmp	r3, #0
 8005496:	d116      	bne.n	80054c6 <disk_initialize+0x4e>
  {
    disk.is_initialized[pdrv] = 1;
 8005498:	1dfb      	adds	r3, r7, #7
 800549a:	781b      	ldrb	r3, [r3, #0]
 800549c:	4a0d      	ldr	r2, [pc, #52]	@ (80054d4 <disk_initialize+0x5c>)
 800549e:	2101      	movs	r1, #1
 80054a0:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 80054a2:	1dfb      	adds	r3, r7, #7
 80054a4:	781b      	ldrb	r3, [r3, #0]
 80054a6:	4a0b      	ldr	r2, [pc, #44]	@ (80054d4 <disk_initialize+0x5c>)
 80054a8:	009b      	lsls	r3, r3, #2
 80054aa:	18d3      	adds	r3, r2, r3
 80054ac:	3304      	adds	r3, #4
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	1dfa      	adds	r2, r7, #7
 80054b4:	7812      	ldrb	r2, [r2, #0]
 80054b6:	4907      	ldr	r1, [pc, #28]	@ (80054d4 <disk_initialize+0x5c>)
 80054b8:	188a      	adds	r2, r1, r2
 80054ba:	7a12      	ldrb	r2, [r2, #8]
 80054bc:	183c      	adds	r4, r7, r0
 80054be:	0010      	movs	r0, r2
 80054c0:	4798      	blx	r3
 80054c2:	0003      	movs	r3, r0
 80054c4:	7023      	strb	r3, [r4, #0]
  }
  return stat;
 80054c6:	230f      	movs	r3, #15
 80054c8:	18fb      	adds	r3, r7, r3
 80054ca:	781b      	ldrb	r3, [r3, #0]
}
 80054cc:	0018      	movs	r0, r3
 80054ce:	46bd      	mov	sp, r7
 80054d0:	b005      	add	sp, #20
 80054d2:	bd90      	pop	{r4, r7, pc}
 80054d4:	20000494 	.word	0x20000494

080054d8 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 80054d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80054da:	b087      	sub	sp, #28
 80054dc:	af00      	add	r7, sp, #0
 80054de:	60b9      	str	r1, [r7, #8]
 80054e0:	607a      	str	r2, [r7, #4]
 80054e2:	603b      	str	r3, [r7, #0]
 80054e4:	210f      	movs	r1, #15
 80054e6:	187b      	adds	r3, r7, r1
 80054e8:	1c02      	adds	r2, r0, #0
 80054ea:	701a      	strb	r2, [r3, #0]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80054ec:	187b      	adds	r3, r7, r1
 80054ee:	781b      	ldrb	r3, [r3, #0]
 80054f0:	4a0c      	ldr	r2, [pc, #48]	@ (8005524 <disk_read+0x4c>)
 80054f2:	009b      	lsls	r3, r3, #2
 80054f4:	18d3      	adds	r3, r2, r3
 80054f6:	3304      	adds	r3, #4
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	689d      	ldr	r5, [r3, #8]
 80054fc:	187b      	adds	r3, r7, r1
 80054fe:	781b      	ldrb	r3, [r3, #0]
 8005500:	4a08      	ldr	r2, [pc, #32]	@ (8005524 <disk_read+0x4c>)
 8005502:	18d3      	adds	r3, r2, r3
 8005504:	7a18      	ldrb	r0, [r3, #8]
 8005506:	2617      	movs	r6, #23
 8005508:	19bc      	adds	r4, r7, r6
 800550a:	683b      	ldr	r3, [r7, #0]
 800550c:	687a      	ldr	r2, [r7, #4]
 800550e:	68b9      	ldr	r1, [r7, #8]
 8005510:	47a8      	blx	r5
 8005512:	0003      	movs	r3, r0
 8005514:	7023      	strb	r3, [r4, #0]
  return res;
 8005516:	19bb      	adds	r3, r7, r6
 8005518:	781b      	ldrb	r3, [r3, #0]
}
 800551a:	0018      	movs	r0, r3
 800551c:	46bd      	mov	sp, r7
 800551e:	b007      	add	sp, #28
 8005520:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005522:	46c0      	nop			@ (mov r8, r8)
 8005524:	20000494 	.word	0x20000494

08005528 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8005528:	b5f0      	push	{r4, r5, r6, r7, lr}
 800552a:	b087      	sub	sp, #28
 800552c:	af00      	add	r7, sp, #0
 800552e:	60b9      	str	r1, [r7, #8]
 8005530:	607a      	str	r2, [r7, #4]
 8005532:	603b      	str	r3, [r7, #0]
 8005534:	210f      	movs	r1, #15
 8005536:	187b      	adds	r3, r7, r1
 8005538:	1c02      	adds	r2, r0, #0
 800553a:	701a      	strb	r2, [r3, #0]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800553c:	187b      	adds	r3, r7, r1
 800553e:	781b      	ldrb	r3, [r3, #0]
 8005540:	4a0c      	ldr	r2, [pc, #48]	@ (8005574 <disk_write+0x4c>)
 8005542:	009b      	lsls	r3, r3, #2
 8005544:	18d3      	adds	r3, r2, r3
 8005546:	3304      	adds	r3, #4
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	68dd      	ldr	r5, [r3, #12]
 800554c:	187b      	adds	r3, r7, r1
 800554e:	781b      	ldrb	r3, [r3, #0]
 8005550:	4a08      	ldr	r2, [pc, #32]	@ (8005574 <disk_write+0x4c>)
 8005552:	18d3      	adds	r3, r2, r3
 8005554:	7a18      	ldrb	r0, [r3, #8]
 8005556:	2617      	movs	r6, #23
 8005558:	19bc      	adds	r4, r7, r6
 800555a:	683b      	ldr	r3, [r7, #0]
 800555c:	687a      	ldr	r2, [r7, #4]
 800555e:	68b9      	ldr	r1, [r7, #8]
 8005560:	47a8      	blx	r5
 8005562:	0003      	movs	r3, r0
 8005564:	7023      	strb	r3, [r4, #0]
  return res;
 8005566:	19bb      	adds	r3, r7, r6
 8005568:	781b      	ldrb	r3, [r3, #0]
}
 800556a:	0018      	movs	r0, r3
 800556c:	46bd      	mov	sp, r7
 800556e:	b007      	add	sp, #28
 8005570:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005572:	46c0      	nop			@ (mov r8, r8)
 8005574:	20000494 	.word	0x20000494

08005578 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8005578:	b5f0      	push	{r4, r5, r6, r7, lr}
 800557a:	b085      	sub	sp, #20
 800557c:	af00      	add	r7, sp, #0
 800557e:	603a      	str	r2, [r7, #0]
 8005580:	1dfb      	adds	r3, r7, #7
 8005582:	1c02      	adds	r2, r0, #0
 8005584:	701a      	strb	r2, [r3, #0]
 8005586:	1dbb      	adds	r3, r7, #6
 8005588:	1c0a      	adds	r2, r1, #0
 800558a:	701a      	strb	r2, [r3, #0]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800558c:	1dfb      	adds	r3, r7, #7
 800558e:	781b      	ldrb	r3, [r3, #0]
 8005590:	4a0c      	ldr	r2, [pc, #48]	@ (80055c4 <disk_ioctl+0x4c>)
 8005592:	009b      	lsls	r3, r3, #2
 8005594:	18d3      	adds	r3, r2, r3
 8005596:	3304      	adds	r3, #4
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	691b      	ldr	r3, [r3, #16]
 800559c:	1dfa      	adds	r2, r7, #7
 800559e:	7812      	ldrb	r2, [r2, #0]
 80055a0:	4908      	ldr	r1, [pc, #32]	@ (80055c4 <disk_ioctl+0x4c>)
 80055a2:	188a      	adds	r2, r1, r2
 80055a4:	7a10      	ldrb	r0, [r2, #8]
 80055a6:	260f      	movs	r6, #15
 80055a8:	19bc      	adds	r4, r7, r6
 80055aa:	683d      	ldr	r5, [r7, #0]
 80055ac:	1dba      	adds	r2, r7, #6
 80055ae:	7811      	ldrb	r1, [r2, #0]
 80055b0:	002a      	movs	r2, r5
 80055b2:	4798      	blx	r3
 80055b4:	0003      	movs	r3, r0
 80055b6:	7023      	strb	r3, [r4, #0]
  return res;
 80055b8:	19bb      	adds	r3, r7, r6
 80055ba:	781b      	ldrb	r3, [r3, #0]
}
 80055bc:	0018      	movs	r0, r3
 80055be:	46bd      	mov	sp, r7
 80055c0:	b005      	add	sp, #20
 80055c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80055c4:	20000494 	.word	0x20000494

080055c8 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 80055c8:	b580      	push	{r7, lr}
 80055ca:	b084      	sub	sp, #16
 80055cc:	af00      	add	r7, sp, #0
 80055ce:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	3301      	adds	r3, #1
 80055d4:	781a      	ldrb	r2, [r3, #0]
 80055d6:	210e      	movs	r1, #14
 80055d8:	187b      	adds	r3, r7, r1
 80055da:	801a      	strh	r2, [r3, #0]
	rv = rv << 8 | ptr[0];
 80055dc:	187b      	adds	r3, r7, r1
 80055de:	881b      	ldrh	r3, [r3, #0]
 80055e0:	021b      	lsls	r3, r3, #8
 80055e2:	b21a      	sxth	r2, r3
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	781b      	ldrb	r3, [r3, #0]
 80055e8:	b21b      	sxth	r3, r3
 80055ea:	4313      	orrs	r3, r2
 80055ec:	b21a      	sxth	r2, r3
 80055ee:	187b      	adds	r3, r7, r1
 80055f0:	801a      	strh	r2, [r3, #0]
	return rv;
 80055f2:	187b      	adds	r3, r7, r1
 80055f4:	881b      	ldrh	r3, [r3, #0]
}
 80055f6:	0018      	movs	r0, r3
 80055f8:	46bd      	mov	sp, r7
 80055fa:	b004      	add	sp, #16
 80055fc:	bd80      	pop	{r7, pc}

080055fe <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 80055fe:	b580      	push	{r7, lr}
 8005600:	b084      	sub	sp, #16
 8005602:	af00      	add	r7, sp, #0
 8005604:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	3303      	adds	r3, #3
 800560a:	781b      	ldrb	r3, [r3, #0]
 800560c:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	021b      	lsls	r3, r3, #8
 8005612:	687a      	ldr	r2, [r7, #4]
 8005614:	3202      	adds	r2, #2
 8005616:	7812      	ldrb	r2, [r2, #0]
 8005618:	4313      	orrs	r3, r2
 800561a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	021b      	lsls	r3, r3, #8
 8005620:	687a      	ldr	r2, [r7, #4]
 8005622:	3201      	adds	r2, #1
 8005624:	7812      	ldrb	r2, [r2, #0]
 8005626:	4313      	orrs	r3, r2
 8005628:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	021b      	lsls	r3, r3, #8
 800562e:	687a      	ldr	r2, [r7, #4]
 8005630:	7812      	ldrb	r2, [r2, #0]
 8005632:	4313      	orrs	r3, r2
 8005634:	60fb      	str	r3, [r7, #12]
	return rv;
 8005636:	68fb      	ldr	r3, [r7, #12]
}
 8005638:	0018      	movs	r0, r3
 800563a:	46bd      	mov	sp, r7
 800563c:	b004      	add	sp, #16
 800563e:	bd80      	pop	{r7, pc}

08005640 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8005640:	b580      	push	{r7, lr}
 8005642:	b082      	sub	sp, #8
 8005644:	af00      	add	r7, sp, #0
 8005646:	6078      	str	r0, [r7, #4]
 8005648:	000a      	movs	r2, r1
 800564a:	1cbb      	adds	r3, r7, #2
 800564c:	801a      	strh	r2, [r3, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	1c5a      	adds	r2, r3, #1
 8005652:	607a      	str	r2, [r7, #4]
 8005654:	1cba      	adds	r2, r7, #2
 8005656:	8812      	ldrh	r2, [r2, #0]
 8005658:	b2d2      	uxtb	r2, r2
 800565a:	701a      	strb	r2, [r3, #0]
 800565c:	1cbb      	adds	r3, r7, #2
 800565e:	1cba      	adds	r2, r7, #2
 8005660:	8812      	ldrh	r2, [r2, #0]
 8005662:	0a12      	lsrs	r2, r2, #8
 8005664:	801a      	strh	r2, [r3, #0]
	*ptr++ = (BYTE)val;
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	1c5a      	adds	r2, r3, #1
 800566a:	607a      	str	r2, [r7, #4]
 800566c:	1cba      	adds	r2, r7, #2
 800566e:	8812      	ldrh	r2, [r2, #0]
 8005670:	b2d2      	uxtb	r2, r2
 8005672:	701a      	strb	r2, [r3, #0]
}
 8005674:	46c0      	nop			@ (mov r8, r8)
 8005676:	46bd      	mov	sp, r7
 8005678:	b002      	add	sp, #8
 800567a:	bd80      	pop	{r7, pc}

0800567c <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800567c:	b580      	push	{r7, lr}
 800567e:	b082      	sub	sp, #8
 8005680:	af00      	add	r7, sp, #0
 8005682:	6078      	str	r0, [r7, #4]
 8005684:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	1c5a      	adds	r2, r3, #1
 800568a:	607a      	str	r2, [r7, #4]
 800568c:	683a      	ldr	r2, [r7, #0]
 800568e:	b2d2      	uxtb	r2, r2
 8005690:	701a      	strb	r2, [r3, #0]
 8005692:	683b      	ldr	r3, [r7, #0]
 8005694:	0a1b      	lsrs	r3, r3, #8
 8005696:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	1c5a      	adds	r2, r3, #1
 800569c:	607a      	str	r2, [r7, #4]
 800569e:	683a      	ldr	r2, [r7, #0]
 80056a0:	b2d2      	uxtb	r2, r2
 80056a2:	701a      	strb	r2, [r3, #0]
 80056a4:	683b      	ldr	r3, [r7, #0]
 80056a6:	0a1b      	lsrs	r3, r3, #8
 80056a8:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	1c5a      	adds	r2, r3, #1
 80056ae:	607a      	str	r2, [r7, #4]
 80056b0:	683a      	ldr	r2, [r7, #0]
 80056b2:	b2d2      	uxtb	r2, r2
 80056b4:	701a      	strb	r2, [r3, #0]
 80056b6:	683b      	ldr	r3, [r7, #0]
 80056b8:	0a1b      	lsrs	r3, r3, #8
 80056ba:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	1c5a      	adds	r2, r3, #1
 80056c0:	607a      	str	r2, [r7, #4]
 80056c2:	683a      	ldr	r2, [r7, #0]
 80056c4:	b2d2      	uxtb	r2, r2
 80056c6:	701a      	strb	r2, [r3, #0]
}
 80056c8:	46c0      	nop			@ (mov r8, r8)
 80056ca:	46bd      	mov	sp, r7
 80056cc:	b002      	add	sp, #8
 80056ce:	bd80      	pop	{r7, pc}

080056d0 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 80056d0:	b580      	push	{r7, lr}
 80056d2:	b086      	sub	sp, #24
 80056d4:	af00      	add	r7, sp, #0
 80056d6:	60f8      	str	r0, [r7, #12]
 80056d8:	60b9      	str	r1, [r7, #8]
 80056da:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 80056e0:	68bb      	ldr	r3, [r7, #8]
 80056e2:	613b      	str	r3, [r7, #16]

	if (cnt) {
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d00d      	beq.n	8005706 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 80056ea:	693a      	ldr	r2, [r7, #16]
 80056ec:	1c53      	adds	r3, r2, #1
 80056ee:	613b      	str	r3, [r7, #16]
 80056f0:	697b      	ldr	r3, [r7, #20]
 80056f2:	1c59      	adds	r1, r3, #1
 80056f4:	6179      	str	r1, [r7, #20]
 80056f6:	7812      	ldrb	r2, [r2, #0]
 80056f8:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	3b01      	subs	r3, #1
 80056fe:	607b      	str	r3, [r7, #4]
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	2b00      	cmp	r3, #0
 8005704:	d1f1      	bne.n	80056ea <mem_cpy+0x1a>
	}
}
 8005706:	46c0      	nop			@ (mov r8, r8)
 8005708:	46bd      	mov	sp, r7
 800570a:	b006      	add	sp, #24
 800570c:	bd80      	pop	{r7, pc}

0800570e <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800570e:	b580      	push	{r7, lr}
 8005710:	b086      	sub	sp, #24
 8005712:	af00      	add	r7, sp, #0
 8005714:	60f8      	str	r0, [r7, #12]
 8005716:	60b9      	str	r1, [r7, #8]
 8005718:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800571e:	697b      	ldr	r3, [r7, #20]
 8005720:	1c5a      	adds	r2, r3, #1
 8005722:	617a      	str	r2, [r7, #20]
 8005724:	68ba      	ldr	r2, [r7, #8]
 8005726:	b2d2      	uxtb	r2, r2
 8005728:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	3b01      	subs	r3, #1
 800572e:	607b      	str	r3, [r7, #4]
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	2b00      	cmp	r3, #0
 8005734:	d1f3      	bne.n	800571e <mem_set+0x10>
}
 8005736:	46c0      	nop			@ (mov r8, r8)
 8005738:	46c0      	nop			@ (mov r8, r8)
 800573a:	46bd      	mov	sp, r7
 800573c:	b006      	add	sp, #24
 800573e:	bd80      	pop	{r7, pc}

08005740 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8005740:	b580      	push	{r7, lr}
 8005742:	b088      	sub	sp, #32
 8005744:	af00      	add	r7, sp, #0
 8005746:	60f8      	str	r0, [r7, #12]
 8005748:	60b9      	str	r1, [r7, #8]
 800574a:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	61fb      	str	r3, [r7, #28]
 8005750:	68bb      	ldr	r3, [r7, #8]
 8005752:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8005754:	2300      	movs	r3, #0
 8005756:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8005758:	69fb      	ldr	r3, [r7, #28]
 800575a:	1c5a      	adds	r2, r3, #1
 800575c:	61fa      	str	r2, [r7, #28]
 800575e:	781b      	ldrb	r3, [r3, #0]
 8005760:	0019      	movs	r1, r3
 8005762:	69bb      	ldr	r3, [r7, #24]
 8005764:	1c5a      	adds	r2, r3, #1
 8005766:	61ba      	str	r2, [r7, #24]
 8005768:	781b      	ldrb	r3, [r3, #0]
 800576a:	1acb      	subs	r3, r1, r3
 800576c:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	3b01      	subs	r3, #1
 8005772:	607b      	str	r3, [r7, #4]
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	2b00      	cmp	r3, #0
 8005778:	d002      	beq.n	8005780 <mem_cmp+0x40>
 800577a:	697b      	ldr	r3, [r7, #20]
 800577c:	2b00      	cmp	r3, #0
 800577e:	d0eb      	beq.n	8005758 <mem_cmp+0x18>

	return r;
 8005780:	697b      	ldr	r3, [r7, #20]
}
 8005782:	0018      	movs	r0, r3
 8005784:	46bd      	mov	sp, r7
 8005786:	b008      	add	sp, #32
 8005788:	bd80      	pop	{r7, pc}

0800578a <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800578a:	b580      	push	{r7, lr}
 800578c:	b082      	sub	sp, #8
 800578e:	af00      	add	r7, sp, #0
 8005790:	6078      	str	r0, [r7, #4]
 8005792:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 8005794:	e002      	b.n	800579c <chk_chr+0x12>
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	3301      	adds	r3, #1
 800579a:	607b      	str	r3, [r7, #4]
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	781b      	ldrb	r3, [r3, #0]
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d005      	beq.n	80057b0 <chk_chr+0x26>
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	781b      	ldrb	r3, [r3, #0]
 80057a8:	001a      	movs	r2, r3
 80057aa:	683b      	ldr	r3, [r7, #0]
 80057ac:	4293      	cmp	r3, r2
 80057ae:	d1f2      	bne.n	8005796 <chk_chr+0xc>
	return *str;
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	781b      	ldrb	r3, [r3, #0]
}
 80057b4:	0018      	movs	r0, r3
 80057b6:	46bd      	mov	sp, r7
 80057b8:	b002      	add	sp, #8
 80057ba:	bd80      	pop	{r7, pc}

080057bc <lock_fs>:
/*-----------------------------------------------------------------------*/
static
int lock_fs (
	FATFS* fs		/* File system object */
)
{
 80057bc:	b580      	push	{r7, lr}
 80057be:	b082      	sub	sp, #8
 80057c0:	af00      	add	r7, sp, #0
 80057c2:	6078      	str	r0, [r7, #4]
	return (fs && ff_req_grant(fs->sobj)) ? 1 : 0;
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d008      	beq.n	80057dc <lock_fs+0x20>
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	68db      	ldr	r3, [r3, #12]
 80057ce:	0018      	movs	r0, r3
 80057d0:	f002 fc97 	bl	8008102 <ff_req_grant>
 80057d4:	1e03      	subs	r3, r0, #0
 80057d6:	d001      	beq.n	80057dc <lock_fs+0x20>
 80057d8:	2301      	movs	r3, #1
 80057da:	e000      	b.n	80057de <lock_fs+0x22>
 80057dc:	2300      	movs	r3, #0
}
 80057de:	0018      	movs	r0, r3
 80057e0:	46bd      	mov	sp, r7
 80057e2:	b002      	add	sp, #8
 80057e4:	bd80      	pop	{r7, pc}

080057e6 <unlock_fs>:
static
void unlock_fs (
	FATFS* fs,		/* File system object */
	FRESULT res		/* Result code to be returned */
)
{
 80057e6:	b580      	push	{r7, lr}
 80057e8:	b082      	sub	sp, #8
 80057ea:	af00      	add	r7, sp, #0
 80057ec:	6078      	str	r0, [r7, #4]
 80057ee:	000a      	movs	r2, r1
 80057f0:	1cfb      	adds	r3, r7, #3
 80057f2:	701a      	strb	r2, [r3, #0]
	if (fs && res != FR_NOT_ENABLED && res != FR_INVALID_DRIVE && res != FR_TIMEOUT) {
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d010      	beq.n	800581c <unlock_fs+0x36>
 80057fa:	1cfb      	adds	r3, r7, #3
 80057fc:	781b      	ldrb	r3, [r3, #0]
 80057fe:	2b0c      	cmp	r3, #12
 8005800:	d00c      	beq.n	800581c <unlock_fs+0x36>
 8005802:	1cfb      	adds	r3, r7, #3
 8005804:	781b      	ldrb	r3, [r3, #0]
 8005806:	2b0b      	cmp	r3, #11
 8005808:	d008      	beq.n	800581c <unlock_fs+0x36>
 800580a:	1cfb      	adds	r3, r7, #3
 800580c:	781b      	ldrb	r3, [r3, #0]
 800580e:	2b0f      	cmp	r3, #15
 8005810:	d004      	beq.n	800581c <unlock_fs+0x36>
		ff_rel_grant(fs->sobj);
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	68db      	ldr	r3, [r3, #12]
 8005816:	0018      	movs	r0, r3
 8005818:	f002 fc89 	bl	800812e <ff_rel_grant>
	}
}
 800581c:	46c0      	nop			@ (mov r8, r8)
 800581e:	46bd      	mov	sp, r7
 8005820:	b002      	add	sp, #8
 8005822:	bd80      	pop	{r7, pc}

08005824 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8005824:	b580      	push	{r7, lr}
 8005826:	b084      	sub	sp, #16
 8005828:	af00      	add	r7, sp, #0
 800582a:	6078      	str	r0, [r7, #4]
 800582c:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800582e:	2300      	movs	r3, #0
 8005830:	60bb      	str	r3, [r7, #8]
 8005832:	68bb      	ldr	r3, [r7, #8]
 8005834:	60fb      	str	r3, [r7, #12]
 8005836:	e027      	b.n	8005888 <chk_lock+0x64>
		if (Files[i].fs) {	/* Existing entry */
 8005838:	4b25      	ldr	r3, [pc, #148]	@ (80058d0 <chk_lock+0xac>)
 800583a:	68fa      	ldr	r2, [r7, #12]
 800583c:	0112      	lsls	r2, r2, #4
 800583e:	58d3      	ldr	r3, [r2, r3]
 8005840:	2b00      	cmp	r3, #0
 8005842:	d01c      	beq.n	800587e <chk_lock+0x5a>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8005844:	4b22      	ldr	r3, [pc, #136]	@ (80058d0 <chk_lock+0xac>)
 8005846:	68fa      	ldr	r2, [r7, #12]
 8005848:	0112      	lsls	r2, r2, #4
 800584a:	58d2      	ldr	r2, [r2, r3]
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	429a      	cmp	r2, r3
 8005852:	d116      	bne.n	8005882 <chk_lock+0x5e>
				Files[i].clu == dp->obj.sclust &&
 8005854:	4a1e      	ldr	r2, [pc, #120]	@ (80058d0 <chk_lock+0xac>)
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	011b      	lsls	r3, r3, #4
 800585a:	18d3      	adds	r3, r2, r3
 800585c:	3304      	adds	r3, #4
 800585e:	681a      	ldr	r2, [r3, #0]
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8005864:	429a      	cmp	r2, r3
 8005866:	d10c      	bne.n	8005882 <chk_lock+0x5e>
				Files[i].ofs == dp->dptr) break;
 8005868:	4a19      	ldr	r2, [pc, #100]	@ (80058d0 <chk_lock+0xac>)
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	011b      	lsls	r3, r3, #4
 800586e:	18d3      	adds	r3, r2, r3
 8005870:	3308      	adds	r3, #8
 8005872:	681a      	ldr	r2, [r3, #0]
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8005878:	429a      	cmp	r2, r3
 800587a:	d102      	bne.n	8005882 <chk_lock+0x5e>
				Files[i].ofs == dp->dptr) break;
 800587c:	e007      	b.n	800588e <chk_lock+0x6a>
		} else {			/* Blank entry */
			be = 1;
 800587e:	2301      	movs	r3, #1
 8005880:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	3301      	adds	r3, #1
 8005886:	60fb      	str	r3, [r7, #12]
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	2b01      	cmp	r3, #1
 800588c:	d9d4      	bls.n	8005838 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	2b02      	cmp	r3, #2
 8005892:	d109      	bne.n	80058a8 <chk_lock+0x84>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8005894:	68bb      	ldr	r3, [r7, #8]
 8005896:	2b00      	cmp	r3, #0
 8005898:	d102      	bne.n	80058a0 <chk_lock+0x7c>
 800589a:	683b      	ldr	r3, [r7, #0]
 800589c:	2b02      	cmp	r3, #2
 800589e:	d101      	bne.n	80058a4 <chk_lock+0x80>
 80058a0:	2300      	movs	r3, #0
 80058a2:	e011      	b.n	80058c8 <chk_lock+0xa4>
 80058a4:	2312      	movs	r3, #18
 80058a6:	e00f      	b.n	80058c8 <chk_lock+0xa4>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 80058a8:	683b      	ldr	r3, [r7, #0]
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d109      	bne.n	80058c2 <chk_lock+0x9e>
 80058ae:	4a08      	ldr	r2, [pc, #32]	@ (80058d0 <chk_lock+0xac>)
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	011b      	lsls	r3, r3, #4
 80058b4:	18d3      	adds	r3, r2, r3
 80058b6:	330c      	adds	r3, #12
 80058b8:	881a      	ldrh	r2, [r3, #0]
 80058ba:	2380      	movs	r3, #128	@ 0x80
 80058bc:	005b      	lsls	r3, r3, #1
 80058be:	429a      	cmp	r2, r3
 80058c0:	d101      	bne.n	80058c6 <chk_lock+0xa2>
 80058c2:	2310      	movs	r3, #16
 80058c4:	e000      	b.n	80058c8 <chk_lock+0xa4>
 80058c6:	2300      	movs	r3, #0
}
 80058c8:	0018      	movs	r0, r3
 80058ca:	46bd      	mov	sp, r7
 80058cc:	b004      	add	sp, #16
 80058ce:	bd80      	pop	{r7, pc}
 80058d0:	20000474 	.word	0x20000474

080058d4 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 80058d4:	b580      	push	{r7, lr}
 80058d6:	b082      	sub	sp, #8
 80058d8:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80058da:	2300      	movs	r3, #0
 80058dc:	607b      	str	r3, [r7, #4]
 80058de:	e002      	b.n	80058e6 <enq_lock+0x12>
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	3301      	adds	r3, #1
 80058e4:	607b      	str	r3, [r7, #4]
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	2b01      	cmp	r3, #1
 80058ea:	d805      	bhi.n	80058f8 <enq_lock+0x24>
 80058ec:	4b07      	ldr	r3, [pc, #28]	@ (800590c <enq_lock+0x38>)
 80058ee:	687a      	ldr	r2, [r7, #4]
 80058f0:	0112      	lsls	r2, r2, #4
 80058f2:	58d3      	ldr	r3, [r2, r3]
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d1f3      	bne.n	80058e0 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	3b02      	subs	r3, #2
 80058fc:	1e5a      	subs	r2, r3, #1
 80058fe:	4193      	sbcs	r3, r2
 8005900:	b2db      	uxtb	r3, r3
}
 8005902:	0018      	movs	r0, r3
 8005904:	46bd      	mov	sp, r7
 8005906:	b002      	add	sp, #8
 8005908:	bd80      	pop	{r7, pc}
 800590a:	46c0      	nop			@ (mov r8, r8)
 800590c:	20000474 	.word	0x20000474

08005910 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8005910:	b580      	push	{r7, lr}
 8005912:	b084      	sub	sp, #16
 8005914:	af00      	add	r7, sp, #0
 8005916:	6078      	str	r0, [r7, #4]
 8005918:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800591a:	2300      	movs	r3, #0
 800591c:	60fb      	str	r3, [r7, #12]
 800591e:	e01e      	b.n	800595e <inc_lock+0x4e>
		if (Files[i].fs == dp->obj.fs &&
 8005920:	4b3f      	ldr	r3, [pc, #252]	@ (8005a20 <inc_lock+0x110>)
 8005922:	68fa      	ldr	r2, [r7, #12]
 8005924:	0112      	lsls	r2, r2, #4
 8005926:	58d2      	ldr	r2, [r2, r3]
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	429a      	cmp	r2, r3
 800592e:	d113      	bne.n	8005958 <inc_lock+0x48>
			Files[i].clu == dp->obj.sclust &&
 8005930:	4a3b      	ldr	r2, [pc, #236]	@ (8005a20 <inc_lock+0x110>)
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	011b      	lsls	r3, r3, #4
 8005936:	18d3      	adds	r3, r2, r3
 8005938:	3304      	adds	r3, #4
 800593a:	681a      	ldr	r2, [r3, #0]
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8005940:	429a      	cmp	r2, r3
 8005942:	d109      	bne.n	8005958 <inc_lock+0x48>
			Files[i].ofs == dp->dptr) break;
 8005944:	4a36      	ldr	r2, [pc, #216]	@ (8005a20 <inc_lock+0x110>)
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	011b      	lsls	r3, r3, #4
 800594a:	18d3      	adds	r3, r2, r3
 800594c:	3308      	adds	r3, #8
 800594e:	681a      	ldr	r2, [r3, #0]
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8005954:	429a      	cmp	r2, r3
 8005956:	d006      	beq.n	8005966 <inc_lock+0x56>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	3301      	adds	r3, #1
 800595c:	60fb      	str	r3, [r7, #12]
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	2b01      	cmp	r3, #1
 8005962:	d9dd      	bls.n	8005920 <inc_lock+0x10>
 8005964:	e000      	b.n	8005968 <inc_lock+0x58>
			Files[i].ofs == dp->dptr) break;
 8005966:	46c0      	nop			@ (mov r8, r8)
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	2b02      	cmp	r3, #2
 800596c:	d130      	bne.n	80059d0 <inc_lock+0xc0>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800596e:	2300      	movs	r3, #0
 8005970:	60fb      	str	r3, [r7, #12]
 8005972:	e002      	b.n	800597a <inc_lock+0x6a>
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	3301      	adds	r3, #1
 8005978:	60fb      	str	r3, [r7, #12]
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	2b01      	cmp	r3, #1
 800597e:	d805      	bhi.n	800598c <inc_lock+0x7c>
 8005980:	4b27      	ldr	r3, [pc, #156]	@ (8005a20 <inc_lock+0x110>)
 8005982:	68fa      	ldr	r2, [r7, #12]
 8005984:	0112      	lsls	r2, r2, #4
 8005986:	58d3      	ldr	r3, [r2, r3]
 8005988:	2b00      	cmp	r3, #0
 800598a:	d1f3      	bne.n	8005974 <inc_lock+0x64>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	2b02      	cmp	r3, #2
 8005990:	d101      	bne.n	8005996 <inc_lock+0x86>
 8005992:	2300      	movs	r3, #0
 8005994:	e03f      	b.n	8005a16 <inc_lock+0x106>
		Files[i].fs = dp->obj.fs;
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	6819      	ldr	r1, [r3, #0]
 800599a:	4b21      	ldr	r3, [pc, #132]	@ (8005a20 <inc_lock+0x110>)
 800599c:	68fa      	ldr	r2, [r7, #12]
 800599e:	0112      	lsls	r2, r2, #4
 80059a0:	50d1      	str	r1, [r2, r3]
		Files[i].clu = dp->obj.sclust;
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	689a      	ldr	r2, [r3, #8]
 80059a6:	491e      	ldr	r1, [pc, #120]	@ (8005a20 <inc_lock+0x110>)
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	011b      	lsls	r3, r3, #4
 80059ac:	18cb      	adds	r3, r1, r3
 80059ae:	3304      	adds	r3, #4
 80059b0:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	695a      	ldr	r2, [r3, #20]
 80059b6:	491a      	ldr	r1, [pc, #104]	@ (8005a20 <inc_lock+0x110>)
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	011b      	lsls	r3, r3, #4
 80059bc:	18cb      	adds	r3, r1, r3
 80059be:	3308      	adds	r3, #8
 80059c0:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 80059c2:	4a17      	ldr	r2, [pc, #92]	@ (8005a20 <inc_lock+0x110>)
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	011b      	lsls	r3, r3, #4
 80059c8:	18d3      	adds	r3, r2, r3
 80059ca:	330c      	adds	r3, #12
 80059cc:	2200      	movs	r2, #0
 80059ce:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 80059d0:	683b      	ldr	r3, [r7, #0]
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d009      	beq.n	80059ea <inc_lock+0xda>
 80059d6:	4a12      	ldr	r2, [pc, #72]	@ (8005a20 <inc_lock+0x110>)
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	011b      	lsls	r3, r3, #4
 80059dc:	18d3      	adds	r3, r2, r3
 80059de:	330c      	adds	r3, #12
 80059e0:	881b      	ldrh	r3, [r3, #0]
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d001      	beq.n	80059ea <inc_lock+0xda>
 80059e6:	2300      	movs	r3, #0
 80059e8:	e015      	b.n	8005a16 <inc_lock+0x106>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 80059ea:	683b      	ldr	r3, [r7, #0]
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d108      	bne.n	8005a02 <inc_lock+0xf2>
 80059f0:	4a0b      	ldr	r2, [pc, #44]	@ (8005a20 <inc_lock+0x110>)
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	011b      	lsls	r3, r3, #4
 80059f6:	18d3      	adds	r3, r2, r3
 80059f8:	330c      	adds	r3, #12
 80059fa:	881b      	ldrh	r3, [r3, #0]
 80059fc:	3301      	adds	r3, #1
 80059fe:	b29b      	uxth	r3, r3
 8005a00:	e001      	b.n	8005a06 <inc_lock+0xf6>
 8005a02:	2380      	movs	r3, #128	@ 0x80
 8005a04:	005b      	lsls	r3, r3, #1
 8005a06:	4906      	ldr	r1, [pc, #24]	@ (8005a20 <inc_lock+0x110>)
 8005a08:	68fa      	ldr	r2, [r7, #12]
 8005a0a:	0112      	lsls	r2, r2, #4
 8005a0c:	188a      	adds	r2, r1, r2
 8005a0e:	320c      	adds	r2, #12
 8005a10:	8013      	strh	r3, [r2, #0]

	return i + 1;
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	3301      	adds	r3, #1
}
 8005a16:	0018      	movs	r0, r3
 8005a18:	46bd      	mov	sp, r7
 8005a1a:	b004      	add	sp, #16
 8005a1c:	bd80      	pop	{r7, pc}
 8005a1e:	46c0      	nop			@ (mov r8, r8)
 8005a20:	20000474 	.word	0x20000474

08005a24 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8005a24:	b580      	push	{r7, lr}
 8005a26:	b084      	sub	sp, #16
 8005a28:	af00      	add	r7, sp, #0
 8005a2a:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	3b01      	subs	r3, #1
 8005a30:	607b      	str	r3, [r7, #4]
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	2b01      	cmp	r3, #1
 8005a36:	d832      	bhi.n	8005a9e <dec_lock+0x7a>
		n = Files[i].ctr;
 8005a38:	200e      	movs	r0, #14
 8005a3a:	183b      	adds	r3, r7, r0
 8005a3c:	491d      	ldr	r1, [pc, #116]	@ (8005ab4 <dec_lock+0x90>)
 8005a3e:	687a      	ldr	r2, [r7, #4]
 8005a40:	0112      	lsls	r2, r2, #4
 8005a42:	188a      	adds	r2, r1, r2
 8005a44:	320c      	adds	r2, #12
 8005a46:	8812      	ldrh	r2, [r2, #0]
 8005a48:	801a      	strh	r2, [r3, #0]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8005a4a:	183b      	adds	r3, r7, r0
 8005a4c:	881a      	ldrh	r2, [r3, #0]
 8005a4e:	2380      	movs	r3, #128	@ 0x80
 8005a50:	005b      	lsls	r3, r3, #1
 8005a52:	429a      	cmp	r2, r3
 8005a54:	d102      	bne.n	8005a5c <dec_lock+0x38>
 8005a56:	183b      	adds	r3, r7, r0
 8005a58:	2200      	movs	r2, #0
 8005a5a:	801a      	strh	r2, [r3, #0]
		if (n > 0) n--;				/* Decrement read mode open count */
 8005a5c:	210e      	movs	r1, #14
 8005a5e:	187b      	adds	r3, r7, r1
 8005a60:	881b      	ldrh	r3, [r3, #0]
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d004      	beq.n	8005a70 <dec_lock+0x4c>
 8005a66:	187b      	adds	r3, r7, r1
 8005a68:	881a      	ldrh	r2, [r3, #0]
 8005a6a:	187b      	adds	r3, r7, r1
 8005a6c:	3a01      	subs	r2, #1
 8005a6e:	801a      	strh	r2, [r3, #0]
		Files[i].ctr = n;
 8005a70:	4a10      	ldr	r2, [pc, #64]	@ (8005ab4 <dec_lock+0x90>)
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	011b      	lsls	r3, r3, #4
 8005a76:	18d3      	adds	r3, r2, r3
 8005a78:	330c      	adds	r3, #12
 8005a7a:	210e      	movs	r1, #14
 8005a7c:	187a      	adds	r2, r7, r1
 8005a7e:	8812      	ldrh	r2, [r2, #0]
 8005a80:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8005a82:	187b      	adds	r3, r7, r1
 8005a84:	881b      	ldrh	r3, [r3, #0]
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d104      	bne.n	8005a94 <dec_lock+0x70>
 8005a8a:	4b0a      	ldr	r3, [pc, #40]	@ (8005ab4 <dec_lock+0x90>)
 8005a8c:	687a      	ldr	r2, [r7, #4]
 8005a8e:	0112      	lsls	r2, r2, #4
 8005a90:	2100      	movs	r1, #0
 8005a92:	50d1      	str	r1, [r2, r3]
		res = FR_OK;
 8005a94:	230d      	movs	r3, #13
 8005a96:	18fb      	adds	r3, r7, r3
 8005a98:	2200      	movs	r2, #0
 8005a9a:	701a      	strb	r2, [r3, #0]
 8005a9c:	e003      	b.n	8005aa6 <dec_lock+0x82>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8005a9e:	230d      	movs	r3, #13
 8005aa0:	18fb      	adds	r3, r7, r3
 8005aa2:	2202      	movs	r2, #2
 8005aa4:	701a      	strb	r2, [r3, #0]
	}
	return res;
 8005aa6:	230d      	movs	r3, #13
 8005aa8:	18fb      	adds	r3, r7, r3
 8005aaa:	781b      	ldrb	r3, [r3, #0]
}
 8005aac:	0018      	movs	r0, r3
 8005aae:	46bd      	mov	sp, r7
 8005ab0:	b004      	add	sp, #16
 8005ab2:	bd80      	pop	{r7, pc}
 8005ab4:	20000474 	.word	0x20000474

08005ab8 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8005ab8:	b580      	push	{r7, lr}
 8005aba:	b084      	sub	sp, #16
 8005abc:	af00      	add	r7, sp, #0
 8005abe:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8005ac0:	2300      	movs	r3, #0
 8005ac2:	60fb      	str	r3, [r7, #12]
 8005ac4:	e00e      	b.n	8005ae4 <clear_lock+0x2c>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8005ac6:	4b0b      	ldr	r3, [pc, #44]	@ (8005af4 <clear_lock+0x3c>)
 8005ac8:	68fa      	ldr	r2, [r7, #12]
 8005aca:	0112      	lsls	r2, r2, #4
 8005acc:	58d3      	ldr	r3, [r2, r3]
 8005ace:	687a      	ldr	r2, [r7, #4]
 8005ad0:	429a      	cmp	r2, r3
 8005ad2:	d104      	bne.n	8005ade <clear_lock+0x26>
 8005ad4:	4b07      	ldr	r3, [pc, #28]	@ (8005af4 <clear_lock+0x3c>)
 8005ad6:	68fa      	ldr	r2, [r7, #12]
 8005ad8:	0112      	lsls	r2, r2, #4
 8005ada:	2100      	movs	r1, #0
 8005adc:	50d1      	str	r1, [r2, r3]
	for (i = 0; i < _FS_LOCK; i++) {
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	3301      	adds	r3, #1
 8005ae2:	60fb      	str	r3, [r7, #12]
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	2b01      	cmp	r3, #1
 8005ae8:	d9ed      	bls.n	8005ac6 <clear_lock+0xe>
	}
}
 8005aea:	46c0      	nop			@ (mov r8, r8)
 8005aec:	46c0      	nop			@ (mov r8, r8)
 8005aee:	46bd      	mov	sp, r7
 8005af0:	b004      	add	sp, #16
 8005af2:	bd80      	pop	{r7, pc}
 8005af4:	20000474 	.word	0x20000474

08005af8 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8005af8:	b590      	push	{r4, r7, lr}
 8005afa:	b087      	sub	sp, #28
 8005afc:	af00      	add	r7, sp, #0
 8005afe:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8005b00:	240f      	movs	r4, #15
 8005b02:	193b      	adds	r3, r7, r4
 8005b04:	2200      	movs	r2, #0
 8005b06:	701a      	strb	r2, [r3, #0]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	78db      	ldrb	r3, [r3, #3]
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d034      	beq.n	8005b7a <sync_window+0x82>
		wsect = fs->winsect;	/* Current sector number */
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b14:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	7858      	ldrb	r0, [r3, #1]
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	3334      	adds	r3, #52	@ 0x34
 8005b1e:	0019      	movs	r1, r3
 8005b20:	697a      	ldr	r2, [r7, #20]
 8005b22:	2301      	movs	r3, #1
 8005b24:	f7ff fd00 	bl	8005528 <disk_write>
 8005b28:	1e03      	subs	r3, r0, #0
 8005b2a:	d003      	beq.n	8005b34 <sync_window+0x3c>
			res = FR_DISK_ERR;
 8005b2c:	193b      	adds	r3, r7, r4
 8005b2e:	2201      	movs	r2, #1
 8005b30:	701a      	strb	r2, [r3, #0]
 8005b32:	e022      	b.n	8005b7a <sync_window+0x82>
		} else {
			fs->wflag = 0;
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	2200      	movs	r2, #0
 8005b38:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b3e:	697a      	ldr	r2, [r7, #20]
 8005b40:	1ad2      	subs	r2, r2, r3
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	69db      	ldr	r3, [r3, #28]
 8005b46:	429a      	cmp	r2, r3
 8005b48:	d217      	bcs.n	8005b7a <sync_window+0x82>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	789b      	ldrb	r3, [r3, #2]
 8005b4e:	613b      	str	r3, [r7, #16]
 8005b50:	e010      	b.n	8005b74 <sync_window+0x7c>
					wsect += fs->fsize;
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	69db      	ldr	r3, [r3, #28]
 8005b56:	697a      	ldr	r2, [r7, #20]
 8005b58:	18d3      	adds	r3, r2, r3
 8005b5a:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	7858      	ldrb	r0, [r3, #1]
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	3334      	adds	r3, #52	@ 0x34
 8005b64:	0019      	movs	r1, r3
 8005b66:	697a      	ldr	r2, [r7, #20]
 8005b68:	2301      	movs	r3, #1
 8005b6a:	f7ff fcdd 	bl	8005528 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8005b6e:	693b      	ldr	r3, [r7, #16]
 8005b70:	3b01      	subs	r3, #1
 8005b72:	613b      	str	r3, [r7, #16]
 8005b74:	693b      	ldr	r3, [r7, #16]
 8005b76:	2b01      	cmp	r3, #1
 8005b78:	d8eb      	bhi.n	8005b52 <sync_window+0x5a>
				}
			}
		}
	}
	return res;
 8005b7a:	230f      	movs	r3, #15
 8005b7c:	18fb      	adds	r3, r7, r3
 8005b7e:	781b      	ldrb	r3, [r3, #0]
}
 8005b80:	0018      	movs	r0, r3
 8005b82:	46bd      	mov	sp, r7
 8005b84:	b007      	add	sp, #28
 8005b86:	bd90      	pop	{r4, r7, pc}

08005b88 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8005b88:	b5b0      	push	{r4, r5, r7, lr}
 8005b8a:	b084      	sub	sp, #16
 8005b8c:	af00      	add	r7, sp, #0
 8005b8e:	6078      	str	r0, [r7, #4]
 8005b90:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8005b92:	250f      	movs	r5, #15
 8005b94:	197b      	adds	r3, r7, r5
 8005b96:	2200      	movs	r2, #0
 8005b98:	701a      	strb	r2, [r3, #0]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b9e:	683a      	ldr	r2, [r7, #0]
 8005ba0:	429a      	cmp	r2, r3
 8005ba2:	d01f      	beq.n	8005be4 <move_window+0x5c>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8005ba4:	197c      	adds	r4, r7, r5
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	0018      	movs	r0, r3
 8005baa:	f7ff ffa5 	bl	8005af8 <sync_window>
 8005bae:	0003      	movs	r3, r0
 8005bb0:	7023      	strb	r3, [r4, #0]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8005bb2:	002c      	movs	r4, r5
 8005bb4:	193b      	adds	r3, r7, r4
 8005bb6:	781b      	ldrb	r3, [r3, #0]
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d113      	bne.n	8005be4 <move_window+0x5c>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	7858      	ldrb	r0, [r3, #1]
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	3334      	adds	r3, #52	@ 0x34
 8005bc4:	0019      	movs	r1, r3
 8005bc6:	683a      	ldr	r2, [r7, #0]
 8005bc8:	2301      	movs	r3, #1
 8005bca:	f7ff fc85 	bl	80054d8 <disk_read>
 8005bce:	1e03      	subs	r3, r0, #0
 8005bd0:	d005      	beq.n	8005bde <move_window+0x56>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8005bd2:	2301      	movs	r3, #1
 8005bd4:	425b      	negs	r3, r3
 8005bd6:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8005bd8:	193b      	adds	r3, r7, r4
 8005bda:	2201      	movs	r2, #1
 8005bdc:	701a      	strb	r2, [r3, #0]
			}
			fs->winsect = sector;
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	683a      	ldr	r2, [r7, #0]
 8005be2:	631a      	str	r2, [r3, #48]	@ 0x30
		}
	}
	return res;
 8005be4:	230f      	movs	r3, #15
 8005be6:	18fb      	adds	r3, r7, r3
 8005be8:	781b      	ldrb	r3, [r3, #0]
}
 8005bea:	0018      	movs	r0, r3
 8005bec:	46bd      	mov	sp, r7
 8005bee:	b004      	add	sp, #16
 8005bf0:	bdb0      	pop	{r4, r5, r7, pc}
	...

08005bf4 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8005bf4:	b5b0      	push	{r4, r5, r7, lr}
 8005bf6:	b084      	sub	sp, #16
 8005bf8:	af00      	add	r7, sp, #0
 8005bfa:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8005bfc:	250f      	movs	r5, #15
 8005bfe:	197c      	adds	r4, r7, r5
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	0018      	movs	r0, r3
 8005c04:	f7ff ff78 	bl	8005af8 <sync_window>
 8005c08:	0003      	movs	r3, r0
 8005c0a:	7023      	strb	r3, [r4, #0]
	if (res == FR_OK) {
 8005c0c:	197b      	adds	r3, r7, r5
 8005c0e:	781b      	ldrb	r3, [r3, #0]
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d15d      	bne.n	8005cd0 <sync_fs+0xdc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	781b      	ldrb	r3, [r3, #0]
 8005c18:	2b03      	cmp	r3, #3
 8005c1a:	d14c      	bne.n	8005cb6 <sync_fs+0xc2>
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	791b      	ldrb	r3, [r3, #4]
 8005c20:	2b01      	cmp	r3, #1
 8005c22:	d148      	bne.n	8005cb6 <sync_fs+0xc2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	3334      	adds	r3, #52	@ 0x34
 8005c28:	2280      	movs	r2, #128	@ 0x80
 8005c2a:	0092      	lsls	r2, r2, #2
 8005c2c:	2100      	movs	r1, #0
 8005c2e:	0018      	movs	r0, r3
 8005c30:	f7ff fd6d 	bl	800570e <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	3334      	adds	r3, #52	@ 0x34
 8005c38:	33ff      	adds	r3, #255	@ 0xff
 8005c3a:	33ff      	adds	r3, #255	@ 0xff
 8005c3c:	4a28      	ldr	r2, [pc, #160]	@ (8005ce0 <sync_fs+0xec>)
 8005c3e:	0011      	movs	r1, r2
 8005c40:	0018      	movs	r0, r3
 8005c42:	f7ff fcfd 	bl	8005640 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	3334      	adds	r3, #52	@ 0x34
 8005c4a:	4a26      	ldr	r2, [pc, #152]	@ (8005ce4 <sync_fs+0xf0>)
 8005c4c:	0011      	movs	r1, r2
 8005c4e:	0018      	movs	r0, r3
 8005c50:	f7ff fd14 	bl	800567c <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	3334      	adds	r3, #52	@ 0x34
 8005c58:	33e5      	adds	r3, #229	@ 0xe5
 8005c5a:	33ff      	adds	r3, #255	@ 0xff
 8005c5c:	4a22      	ldr	r2, [pc, #136]	@ (8005ce8 <sync_fs+0xf4>)
 8005c5e:	0011      	movs	r1, r2
 8005c60:	0018      	movs	r0, r3
 8005c62:	f7ff fd0b 	bl	800567c <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	3334      	adds	r3, #52	@ 0x34
 8005c6a:	33e9      	adds	r3, #233	@ 0xe9
 8005c6c:	33ff      	adds	r3, #255	@ 0xff
 8005c6e:	001a      	movs	r2, r3
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	695b      	ldr	r3, [r3, #20]
 8005c74:	0019      	movs	r1, r3
 8005c76:	0010      	movs	r0, r2
 8005c78:	f7ff fd00 	bl	800567c <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	3334      	adds	r3, #52	@ 0x34
 8005c80:	33ed      	adds	r3, #237	@ 0xed
 8005c82:	33ff      	adds	r3, #255	@ 0xff
 8005c84:	001a      	movs	r2, r3
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	691b      	ldr	r3, [r3, #16]
 8005c8a:	0019      	movs	r1, r3
 8005c8c:	0010      	movs	r0, r2
 8005c8e:	f7ff fcf5 	bl	800567c <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	6a1b      	ldr	r3, [r3, #32]
 8005c96:	1c5a      	adds	r2, r3, #1
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	631a      	str	r2, [r3, #48]	@ 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	7858      	ldrb	r0, [r3, #1]
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	3334      	adds	r3, #52	@ 0x34
 8005ca4:	0019      	movs	r1, r3
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005caa:	2301      	movs	r3, #1
 8005cac:	f7ff fc3c 	bl	8005528 <disk_write>
			fs->fsi_flag = 0;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2200      	movs	r2, #0
 8005cb4:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	785b      	ldrb	r3, [r3, #1]
 8005cba:	2200      	movs	r2, #0
 8005cbc:	2100      	movs	r1, #0
 8005cbe:	0018      	movs	r0, r3
 8005cc0:	f7ff fc5a 	bl	8005578 <disk_ioctl>
 8005cc4:	1e03      	subs	r3, r0, #0
 8005cc6:	d003      	beq.n	8005cd0 <sync_fs+0xdc>
 8005cc8:	230f      	movs	r3, #15
 8005cca:	18fb      	adds	r3, r7, r3
 8005ccc:	2201      	movs	r2, #1
 8005cce:	701a      	strb	r2, [r3, #0]
	}

	return res;
 8005cd0:	230f      	movs	r3, #15
 8005cd2:	18fb      	adds	r3, r7, r3
 8005cd4:	781b      	ldrb	r3, [r3, #0]
}
 8005cd6:	0018      	movs	r0, r3
 8005cd8:	46bd      	mov	sp, r7
 8005cda:	b004      	add	sp, #16
 8005cdc:	bdb0      	pop	{r4, r5, r7, pc}
 8005cde:	46c0      	nop			@ (mov r8, r8)
 8005ce0:	0000aa55 	.word	0x0000aa55
 8005ce4:	41615252 	.word	0x41615252
 8005ce8:	61417272 	.word	0x61417272

08005cec <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8005cec:	b580      	push	{r7, lr}
 8005cee:	b082      	sub	sp, #8
 8005cf0:	af00      	add	r7, sp, #0
 8005cf2:	6078      	str	r0, [r7, #4]
 8005cf4:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8005cf6:	683b      	ldr	r3, [r7, #0]
 8005cf8:	3b02      	subs	r3, #2
 8005cfa:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	699b      	ldr	r3, [r3, #24]
 8005d00:	3b02      	subs	r3, #2
 8005d02:	683a      	ldr	r2, [r7, #0]
 8005d04:	429a      	cmp	r2, r3
 8005d06:	d301      	bcc.n	8005d0c <clust2sect+0x20>
 8005d08:	2300      	movs	r3, #0
 8005d0a:	e007      	b.n	8005d1c <clust2sect+0x30>
	return clst * fs->csize + fs->database;
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	895b      	ldrh	r3, [r3, #10]
 8005d10:	001a      	movs	r2, r3
 8005d12:	683b      	ldr	r3, [r7, #0]
 8005d14:	435a      	muls	r2, r3
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d1a:	18d3      	adds	r3, r2, r3
}
 8005d1c:	0018      	movs	r0, r3
 8005d1e:	46bd      	mov	sp, r7
 8005d20:	b002      	add	sp, #8
 8005d22:	bd80      	pop	{r7, pc}

08005d24 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8005d24:	b580      	push	{r7, lr}
 8005d26:	b086      	sub	sp, #24
 8005d28:	af00      	add	r7, sp, #0
 8005d2a:	6078      	str	r0, [r7, #4]
 8005d2c:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8005d34:	683b      	ldr	r3, [r7, #0]
 8005d36:	2b01      	cmp	r3, #1
 8005d38:	d904      	bls.n	8005d44 <get_fat+0x20>
 8005d3a:	693b      	ldr	r3, [r7, #16]
 8005d3c:	699b      	ldr	r3, [r3, #24]
 8005d3e:	683a      	ldr	r2, [r7, #0]
 8005d40:	429a      	cmp	r2, r3
 8005d42:	d302      	bcc.n	8005d4a <get_fat+0x26>
		val = 1;	/* Internal error */
 8005d44:	2301      	movs	r3, #1
 8005d46:	617b      	str	r3, [r7, #20]
 8005d48:	e091      	b.n	8005e6e <get_fat+0x14a>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8005d4a:	2301      	movs	r3, #1
 8005d4c:	425b      	negs	r3, r3
 8005d4e:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8005d50:	693b      	ldr	r3, [r7, #16]
 8005d52:	781b      	ldrb	r3, [r3, #0]
 8005d54:	2b03      	cmp	r3, #3
 8005d56:	d063      	beq.n	8005e20 <get_fat+0xfc>
 8005d58:	dd00      	ble.n	8005d5c <get_fat+0x38>
 8005d5a:	e07e      	b.n	8005e5a <get_fat+0x136>
 8005d5c:	2b01      	cmp	r3, #1
 8005d5e:	d002      	beq.n	8005d66 <get_fat+0x42>
 8005d60:	2b02      	cmp	r3, #2
 8005d62:	d042      	beq.n	8005dea <get_fat+0xc6>
 8005d64:	e079      	b.n	8005e5a <get_fat+0x136>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8005d66:	683b      	ldr	r3, [r7, #0]
 8005d68:	60fb      	str	r3, [r7, #12]
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	085b      	lsrs	r3, r3, #1
 8005d6e:	68fa      	ldr	r2, [r7, #12]
 8005d70:	18d3      	adds	r3, r2, r3
 8005d72:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8005d74:	693b      	ldr	r3, [r7, #16]
 8005d76:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	0a5b      	lsrs	r3, r3, #9
 8005d7c:	18d2      	adds	r2, r2, r3
 8005d7e:	693b      	ldr	r3, [r7, #16]
 8005d80:	0011      	movs	r1, r2
 8005d82:	0018      	movs	r0, r3
 8005d84:	f7ff ff00 	bl	8005b88 <move_window>
 8005d88:	1e03      	subs	r3, r0, #0
 8005d8a:	d169      	bne.n	8005e60 <get_fat+0x13c>
			wc = fs->win[bc++ % SS(fs)];
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	1c5a      	adds	r2, r3, #1
 8005d90:	60fa      	str	r2, [r7, #12]
 8005d92:	05db      	lsls	r3, r3, #23
 8005d94:	0ddb      	lsrs	r3, r3, #23
 8005d96:	693a      	ldr	r2, [r7, #16]
 8005d98:	2134      	movs	r1, #52	@ 0x34
 8005d9a:	18d3      	adds	r3, r2, r3
 8005d9c:	185b      	adds	r3, r3, r1
 8005d9e:	781b      	ldrb	r3, [r3, #0]
 8005da0:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8005da2:	693b      	ldr	r3, [r7, #16]
 8005da4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	0a5b      	lsrs	r3, r3, #9
 8005daa:	18d2      	adds	r2, r2, r3
 8005dac:	693b      	ldr	r3, [r7, #16]
 8005dae:	0011      	movs	r1, r2
 8005db0:	0018      	movs	r0, r3
 8005db2:	f7ff fee9 	bl	8005b88 <move_window>
 8005db6:	1e03      	subs	r3, r0, #0
 8005db8:	d154      	bne.n	8005e64 <get_fat+0x140>
			wc |= fs->win[bc % SS(fs)] << 8;
 8005dba:	68fb      	ldr	r3, [r7, #12]
 8005dbc:	05db      	lsls	r3, r3, #23
 8005dbe:	0ddb      	lsrs	r3, r3, #23
 8005dc0:	693a      	ldr	r2, [r7, #16]
 8005dc2:	2134      	movs	r1, #52	@ 0x34
 8005dc4:	18d3      	adds	r3, r2, r3
 8005dc6:	185b      	adds	r3, r3, r1
 8005dc8:	781b      	ldrb	r3, [r3, #0]
 8005dca:	021b      	lsls	r3, r3, #8
 8005dcc:	68ba      	ldr	r2, [r7, #8]
 8005dce:	4313      	orrs	r3, r2
 8005dd0:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8005dd2:	683b      	ldr	r3, [r7, #0]
 8005dd4:	2201      	movs	r2, #1
 8005dd6:	4013      	ands	r3, r2
 8005dd8:	d002      	beq.n	8005de0 <get_fat+0xbc>
 8005dda:	68bb      	ldr	r3, [r7, #8]
 8005ddc:	091b      	lsrs	r3, r3, #4
 8005dde:	e002      	b.n	8005de6 <get_fat+0xc2>
 8005de0:	68bb      	ldr	r3, [r7, #8]
 8005de2:	051b      	lsls	r3, r3, #20
 8005de4:	0d1b      	lsrs	r3, r3, #20
 8005de6:	617b      	str	r3, [r7, #20]
			break;
 8005de8:	e041      	b.n	8005e6e <get_fat+0x14a>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8005dea:	693b      	ldr	r3, [r7, #16]
 8005dec:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005dee:	683b      	ldr	r3, [r7, #0]
 8005df0:	0a1b      	lsrs	r3, r3, #8
 8005df2:	18d2      	adds	r2, r2, r3
 8005df4:	693b      	ldr	r3, [r7, #16]
 8005df6:	0011      	movs	r1, r2
 8005df8:	0018      	movs	r0, r3
 8005dfa:	f7ff fec5 	bl	8005b88 <move_window>
 8005dfe:	1e03      	subs	r3, r0, #0
 8005e00:	d132      	bne.n	8005e68 <get_fat+0x144>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8005e02:	693b      	ldr	r3, [r7, #16]
 8005e04:	3334      	adds	r3, #52	@ 0x34
 8005e06:	001a      	movs	r2, r3
 8005e08:	683b      	ldr	r3, [r7, #0]
 8005e0a:	0059      	lsls	r1, r3, #1
 8005e0c:	23ff      	movs	r3, #255	@ 0xff
 8005e0e:	005b      	lsls	r3, r3, #1
 8005e10:	400b      	ands	r3, r1
 8005e12:	18d3      	adds	r3, r2, r3
 8005e14:	0018      	movs	r0, r3
 8005e16:	f7ff fbd7 	bl	80055c8 <ld_word>
 8005e1a:	0003      	movs	r3, r0
 8005e1c:	617b      	str	r3, [r7, #20]
			break;
 8005e1e:	e026      	b.n	8005e6e <get_fat+0x14a>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8005e20:	693b      	ldr	r3, [r7, #16]
 8005e22:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005e24:	683b      	ldr	r3, [r7, #0]
 8005e26:	09db      	lsrs	r3, r3, #7
 8005e28:	18d2      	adds	r2, r2, r3
 8005e2a:	693b      	ldr	r3, [r7, #16]
 8005e2c:	0011      	movs	r1, r2
 8005e2e:	0018      	movs	r0, r3
 8005e30:	f7ff feaa 	bl	8005b88 <move_window>
 8005e34:	1e03      	subs	r3, r0, #0
 8005e36:	d119      	bne.n	8005e6c <get_fat+0x148>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8005e38:	693b      	ldr	r3, [r7, #16]
 8005e3a:	3334      	adds	r3, #52	@ 0x34
 8005e3c:	001a      	movs	r2, r3
 8005e3e:	683b      	ldr	r3, [r7, #0]
 8005e40:	0099      	lsls	r1, r3, #2
 8005e42:	23fe      	movs	r3, #254	@ 0xfe
 8005e44:	005b      	lsls	r3, r3, #1
 8005e46:	400b      	ands	r3, r1
 8005e48:	18d3      	adds	r3, r2, r3
 8005e4a:	0018      	movs	r0, r3
 8005e4c:	f7ff fbd7 	bl	80055fe <ld_dword>
 8005e50:	0003      	movs	r3, r0
 8005e52:	011b      	lsls	r3, r3, #4
 8005e54:	091b      	lsrs	r3, r3, #4
 8005e56:	617b      	str	r3, [r7, #20]
			break;
 8005e58:	e009      	b.n	8005e6e <get_fat+0x14a>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8005e5a:	2301      	movs	r3, #1
 8005e5c:	617b      	str	r3, [r7, #20]
 8005e5e:	e006      	b.n	8005e6e <get_fat+0x14a>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8005e60:	46c0      	nop			@ (mov r8, r8)
 8005e62:	e004      	b.n	8005e6e <get_fat+0x14a>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8005e64:	46c0      	nop			@ (mov r8, r8)
 8005e66:	e002      	b.n	8005e6e <get_fat+0x14a>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8005e68:	46c0      	nop			@ (mov r8, r8)
 8005e6a:	e000      	b.n	8005e6e <get_fat+0x14a>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8005e6c:	46c0      	nop			@ (mov r8, r8)
		}
	}

	return val;
 8005e6e:	697b      	ldr	r3, [r7, #20]
}
 8005e70:	0018      	movs	r0, r3
 8005e72:	46bd      	mov	sp, r7
 8005e74:	b006      	add	sp, #24
 8005e76:	bd80      	pop	{r7, pc}

08005e78 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8005e78:	b5b0      	push	{r4, r5, r7, lr}
 8005e7a:	b088      	sub	sp, #32
 8005e7c:	af00      	add	r7, sp, #0
 8005e7e:	60f8      	str	r0, [r7, #12]
 8005e80:	60b9      	str	r1, [r7, #8]
 8005e82:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8005e84:	231f      	movs	r3, #31
 8005e86:	18fb      	adds	r3, r7, r3
 8005e88:	2202      	movs	r2, #2
 8005e8a:	701a      	strb	r2, [r3, #0]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8005e8c:	68bb      	ldr	r3, [r7, #8]
 8005e8e:	2b01      	cmp	r3, #1
 8005e90:	d800      	bhi.n	8005e94 <put_fat+0x1c>
 8005e92:	e0eb      	b.n	800606c <put_fat+0x1f4>
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	699b      	ldr	r3, [r3, #24]
 8005e98:	68ba      	ldr	r2, [r7, #8]
 8005e9a:	429a      	cmp	r2, r3
 8005e9c:	d300      	bcc.n	8005ea0 <put_fat+0x28>
 8005e9e:	e0e5      	b.n	800606c <put_fat+0x1f4>
		switch (fs->fs_type) {
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	781b      	ldrb	r3, [r3, #0]
 8005ea4:	2b03      	cmp	r3, #3
 8005ea6:	d100      	bne.n	8005eaa <put_fat+0x32>
 8005ea8:	e0a1      	b.n	8005fee <put_fat+0x176>
 8005eaa:	dd00      	ble.n	8005eae <put_fat+0x36>
 8005eac:	e0de      	b.n	800606c <put_fat+0x1f4>
 8005eae:	2b01      	cmp	r3, #1
 8005eb0:	d003      	beq.n	8005eba <put_fat+0x42>
 8005eb2:	2b02      	cmp	r3, #2
 8005eb4:	d100      	bne.n	8005eb8 <put_fat+0x40>
 8005eb6:	e075      	b.n	8005fa4 <put_fat+0x12c>
 8005eb8:	e0d8      	b.n	800606c <put_fat+0x1f4>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8005eba:	68bb      	ldr	r3, [r7, #8]
 8005ebc:	61bb      	str	r3, [r7, #24]
 8005ebe:	69bb      	ldr	r3, [r7, #24]
 8005ec0:	085b      	lsrs	r3, r3, #1
 8005ec2:	69ba      	ldr	r2, [r7, #24]
 8005ec4:	18d3      	adds	r3, r2, r3
 8005ec6:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005ecc:	69bb      	ldr	r3, [r7, #24]
 8005ece:	0a5b      	lsrs	r3, r3, #9
 8005ed0:	18d2      	adds	r2, r2, r3
 8005ed2:	251f      	movs	r5, #31
 8005ed4:	197c      	adds	r4, r7, r5
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	0011      	movs	r1, r2
 8005eda:	0018      	movs	r0, r3
 8005edc:	f7ff fe54 	bl	8005b88 <move_window>
 8005ee0:	0003      	movs	r3, r0
 8005ee2:	7023      	strb	r3, [r4, #0]
			if (res != FR_OK) break;
 8005ee4:	197b      	adds	r3, r7, r5
 8005ee6:	781b      	ldrb	r3, [r3, #0]
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d000      	beq.n	8005eee <put_fat+0x76>
 8005eec:	e0b7      	b.n	800605e <put_fat+0x1e6>
			p = fs->win + bc++ % SS(fs);
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	3334      	adds	r3, #52	@ 0x34
 8005ef2:	001a      	movs	r2, r3
 8005ef4:	69bb      	ldr	r3, [r7, #24]
 8005ef6:	1c59      	adds	r1, r3, #1
 8005ef8:	61b9      	str	r1, [r7, #24]
 8005efa:	05db      	lsls	r3, r3, #23
 8005efc:	0ddb      	lsrs	r3, r3, #23
 8005efe:	18d3      	adds	r3, r2, r3
 8005f00:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8005f02:	68bb      	ldr	r3, [r7, #8]
 8005f04:	2201      	movs	r2, #1
 8005f06:	4013      	ands	r3, r2
 8005f08:	d00d      	beq.n	8005f26 <put_fat+0xae>
 8005f0a:	697b      	ldr	r3, [r7, #20]
 8005f0c:	781b      	ldrb	r3, [r3, #0]
 8005f0e:	b25b      	sxtb	r3, r3
 8005f10:	220f      	movs	r2, #15
 8005f12:	4013      	ands	r3, r2
 8005f14:	b25a      	sxtb	r2, r3
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	b2db      	uxtb	r3, r3
 8005f1a:	011b      	lsls	r3, r3, #4
 8005f1c:	b25b      	sxtb	r3, r3
 8005f1e:	4313      	orrs	r3, r2
 8005f20:	b25b      	sxtb	r3, r3
 8005f22:	b2db      	uxtb	r3, r3
 8005f24:	e001      	b.n	8005f2a <put_fat+0xb2>
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	b2db      	uxtb	r3, r3
 8005f2a:	697a      	ldr	r2, [r7, #20]
 8005f2c:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	2201      	movs	r2, #1
 8005f32:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005f38:	69bb      	ldr	r3, [r7, #24]
 8005f3a:	0a5b      	lsrs	r3, r3, #9
 8005f3c:	18d2      	adds	r2, r2, r3
 8005f3e:	251f      	movs	r5, #31
 8005f40:	197c      	adds	r4, r7, r5
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	0011      	movs	r1, r2
 8005f46:	0018      	movs	r0, r3
 8005f48:	f7ff fe1e 	bl	8005b88 <move_window>
 8005f4c:	0003      	movs	r3, r0
 8005f4e:	7023      	strb	r3, [r4, #0]
			if (res != FR_OK) break;
 8005f50:	197b      	adds	r3, r7, r5
 8005f52:	781b      	ldrb	r3, [r3, #0]
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d000      	beq.n	8005f5a <put_fat+0xe2>
 8005f58:	e083      	b.n	8006062 <put_fat+0x1ea>
			p = fs->win + bc % SS(fs);
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	3334      	adds	r3, #52	@ 0x34
 8005f5e:	001a      	movs	r2, r3
 8005f60:	69bb      	ldr	r3, [r7, #24]
 8005f62:	05db      	lsls	r3, r3, #23
 8005f64:	0ddb      	lsrs	r3, r3, #23
 8005f66:	18d3      	adds	r3, r2, r3
 8005f68:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8005f6a:	68bb      	ldr	r3, [r7, #8]
 8005f6c:	2201      	movs	r2, #1
 8005f6e:	4013      	ands	r3, r2
 8005f70:	d003      	beq.n	8005f7a <put_fat+0x102>
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	091b      	lsrs	r3, r3, #4
 8005f76:	b2db      	uxtb	r3, r3
 8005f78:	e00e      	b.n	8005f98 <put_fat+0x120>
 8005f7a:	697b      	ldr	r3, [r7, #20]
 8005f7c:	781b      	ldrb	r3, [r3, #0]
 8005f7e:	b25b      	sxtb	r3, r3
 8005f80:	220f      	movs	r2, #15
 8005f82:	4393      	bics	r3, r2
 8005f84:	b25a      	sxtb	r2, r3
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	0a1b      	lsrs	r3, r3, #8
 8005f8a:	b25b      	sxtb	r3, r3
 8005f8c:	210f      	movs	r1, #15
 8005f8e:	400b      	ands	r3, r1
 8005f90:	b25b      	sxtb	r3, r3
 8005f92:	4313      	orrs	r3, r2
 8005f94:	b25b      	sxtb	r3, r3
 8005f96:	b2db      	uxtb	r3, r3
 8005f98:	697a      	ldr	r2, [r7, #20]
 8005f9a:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	2201      	movs	r2, #1
 8005fa0:	70da      	strb	r2, [r3, #3]
			break;
 8005fa2:	e063      	b.n	800606c <put_fat+0x1f4>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8005fa4:	68fb      	ldr	r3, [r7, #12]
 8005fa6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005fa8:	68bb      	ldr	r3, [r7, #8]
 8005faa:	0a1b      	lsrs	r3, r3, #8
 8005fac:	18d2      	adds	r2, r2, r3
 8005fae:	251f      	movs	r5, #31
 8005fb0:	197c      	adds	r4, r7, r5
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	0011      	movs	r1, r2
 8005fb6:	0018      	movs	r0, r3
 8005fb8:	f7ff fde6 	bl	8005b88 <move_window>
 8005fbc:	0003      	movs	r3, r0
 8005fbe:	7023      	strb	r3, [r4, #0]
			if (res != FR_OK) break;
 8005fc0:	197b      	adds	r3, r7, r5
 8005fc2:	781b      	ldrb	r3, [r3, #0]
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d14e      	bne.n	8006066 <put_fat+0x1ee>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	3334      	adds	r3, #52	@ 0x34
 8005fcc:	001a      	movs	r2, r3
 8005fce:	68bb      	ldr	r3, [r7, #8]
 8005fd0:	0059      	lsls	r1, r3, #1
 8005fd2:	23ff      	movs	r3, #255	@ 0xff
 8005fd4:	005b      	lsls	r3, r3, #1
 8005fd6:	400b      	ands	r3, r1
 8005fd8:	18d3      	adds	r3, r2, r3
 8005fda:	687a      	ldr	r2, [r7, #4]
 8005fdc:	b292      	uxth	r2, r2
 8005fde:	0011      	movs	r1, r2
 8005fe0:	0018      	movs	r0, r3
 8005fe2:	f7ff fb2d 	bl	8005640 <st_word>
			fs->wflag = 1;
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	2201      	movs	r2, #1
 8005fea:	70da      	strb	r2, [r3, #3]
			break;
 8005fec:	e03e      	b.n	800606c <put_fat+0x1f4>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005ff2:	68bb      	ldr	r3, [r7, #8]
 8005ff4:	09db      	lsrs	r3, r3, #7
 8005ff6:	18d2      	adds	r2, r2, r3
 8005ff8:	251f      	movs	r5, #31
 8005ffa:	197c      	adds	r4, r7, r5
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	0011      	movs	r1, r2
 8006000:	0018      	movs	r0, r3
 8006002:	f7ff fdc1 	bl	8005b88 <move_window>
 8006006:	0003      	movs	r3, r0
 8006008:	7023      	strb	r3, [r4, #0]
			if (res != FR_OK) break;
 800600a:	197b      	adds	r3, r7, r5
 800600c:	781b      	ldrb	r3, [r3, #0]
 800600e:	2b00      	cmp	r3, #0
 8006010:	d12b      	bne.n	800606a <put_fat+0x1f2>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	011b      	lsls	r3, r3, #4
 8006016:	091c      	lsrs	r4, r3, #4
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	3334      	adds	r3, #52	@ 0x34
 800601c:	001a      	movs	r2, r3
 800601e:	68bb      	ldr	r3, [r7, #8]
 8006020:	0099      	lsls	r1, r3, #2
 8006022:	23fe      	movs	r3, #254	@ 0xfe
 8006024:	005b      	lsls	r3, r3, #1
 8006026:	400b      	ands	r3, r1
 8006028:	18d3      	adds	r3, r2, r3
 800602a:	0018      	movs	r0, r3
 800602c:	f7ff fae7 	bl	80055fe <ld_dword>
 8006030:	0003      	movs	r3, r0
 8006032:	0f1b      	lsrs	r3, r3, #28
 8006034:	071b      	lsls	r3, r3, #28
 8006036:	4323      	orrs	r3, r4
 8006038:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	3334      	adds	r3, #52	@ 0x34
 800603e:	001a      	movs	r2, r3
 8006040:	68bb      	ldr	r3, [r7, #8]
 8006042:	0099      	lsls	r1, r3, #2
 8006044:	23fe      	movs	r3, #254	@ 0xfe
 8006046:	005b      	lsls	r3, r3, #1
 8006048:	400b      	ands	r3, r1
 800604a:	18d3      	adds	r3, r2, r3
 800604c:	687a      	ldr	r2, [r7, #4]
 800604e:	0011      	movs	r1, r2
 8006050:	0018      	movs	r0, r3
 8006052:	f7ff fb13 	bl	800567c <st_dword>
			fs->wflag = 1;
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	2201      	movs	r2, #1
 800605a:	70da      	strb	r2, [r3, #3]
			break;
 800605c:	e006      	b.n	800606c <put_fat+0x1f4>
			if (res != FR_OK) break;
 800605e:	46c0      	nop			@ (mov r8, r8)
 8006060:	e004      	b.n	800606c <put_fat+0x1f4>
			if (res != FR_OK) break;
 8006062:	46c0      	nop			@ (mov r8, r8)
 8006064:	e002      	b.n	800606c <put_fat+0x1f4>
			if (res != FR_OK) break;
 8006066:	46c0      	nop			@ (mov r8, r8)
 8006068:	e000      	b.n	800606c <put_fat+0x1f4>
			if (res != FR_OK) break;
 800606a:	46c0      	nop			@ (mov r8, r8)
		}
	}
	return res;
 800606c:	231f      	movs	r3, #31
 800606e:	18fb      	adds	r3, r7, r3
 8006070:	781b      	ldrb	r3, [r3, #0]
}
 8006072:	0018      	movs	r0, r3
 8006074:	46bd      	mov	sp, r7
 8006076:	b008      	add	sp, #32
 8006078:	bdb0      	pop	{r4, r5, r7, pc}

0800607a <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800607a:	b5b0      	push	{r4, r5, r7, lr}
 800607c:	b088      	sub	sp, #32
 800607e:	af00      	add	r7, sp, #0
 8006080:	60f8      	str	r0, [r7, #12]
 8006082:	60b9      	str	r1, [r7, #8]
 8006084:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8006086:	231f      	movs	r3, #31
 8006088:	18fb      	adds	r3, r7, r3
 800608a:	2200      	movs	r2, #0
 800608c:	701a      	strb	r2, [r3, #0]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8006094:	68bb      	ldr	r3, [r7, #8]
 8006096:	2b01      	cmp	r3, #1
 8006098:	d904      	bls.n	80060a4 <remove_chain+0x2a>
 800609a:	69bb      	ldr	r3, [r7, #24]
 800609c:	699b      	ldr	r3, [r3, #24]
 800609e:	68ba      	ldr	r2, [r7, #8]
 80060a0:	429a      	cmp	r2, r3
 80060a2:	d301      	bcc.n	80060a8 <remove_chain+0x2e>
 80060a4:	2302      	movs	r3, #2
 80060a6:	e057      	b.n	8006158 <remove_chain+0xde>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d011      	beq.n	80060d2 <remove_chain+0x58>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 80060ae:	251f      	movs	r5, #31
 80060b0:	197c      	adds	r4, r7, r5
 80060b2:	2301      	movs	r3, #1
 80060b4:	425a      	negs	r2, r3
 80060b6:	6879      	ldr	r1, [r7, #4]
 80060b8:	69bb      	ldr	r3, [r7, #24]
 80060ba:	0018      	movs	r0, r3
 80060bc:	f7ff fedc 	bl	8005e78 <put_fat>
 80060c0:	0003      	movs	r3, r0
 80060c2:	7023      	strb	r3, [r4, #0]
		if (res != FR_OK) return res;
 80060c4:	197b      	adds	r3, r7, r5
 80060c6:	781b      	ldrb	r3, [r3, #0]
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d002      	beq.n	80060d2 <remove_chain+0x58>
 80060cc:	197b      	adds	r3, r7, r5
 80060ce:	781b      	ldrb	r3, [r3, #0]
 80060d0:	e042      	b.n	8006158 <remove_chain+0xde>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 80060d2:	68ba      	ldr	r2, [r7, #8]
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	0011      	movs	r1, r2
 80060d8:	0018      	movs	r0, r3
 80060da:	f7ff fe23 	bl	8005d24 <get_fat>
 80060de:	0003      	movs	r3, r0
 80060e0:	617b      	str	r3, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 80060e2:	697b      	ldr	r3, [r7, #20]
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d035      	beq.n	8006154 <remove_chain+0xda>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 80060e8:	697b      	ldr	r3, [r7, #20]
 80060ea:	2b01      	cmp	r3, #1
 80060ec:	d101      	bne.n	80060f2 <remove_chain+0x78>
 80060ee:	2302      	movs	r3, #2
 80060f0:	e032      	b.n	8006158 <remove_chain+0xde>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 80060f2:	697b      	ldr	r3, [r7, #20]
 80060f4:	3301      	adds	r3, #1
 80060f6:	d101      	bne.n	80060fc <remove_chain+0x82>
 80060f8:	2301      	movs	r3, #1
 80060fa:	e02d      	b.n	8006158 <remove_chain+0xde>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 80060fc:	251f      	movs	r5, #31
 80060fe:	197c      	adds	r4, r7, r5
 8006100:	68b9      	ldr	r1, [r7, #8]
 8006102:	69bb      	ldr	r3, [r7, #24]
 8006104:	2200      	movs	r2, #0
 8006106:	0018      	movs	r0, r3
 8006108:	f7ff feb6 	bl	8005e78 <put_fat>
 800610c:	0003      	movs	r3, r0
 800610e:	7023      	strb	r3, [r4, #0]
			if (res != FR_OK) return res;
 8006110:	197b      	adds	r3, r7, r5
 8006112:	781b      	ldrb	r3, [r3, #0]
 8006114:	2b00      	cmp	r3, #0
 8006116:	d002      	beq.n	800611e <remove_chain+0xa4>
 8006118:	197b      	adds	r3, r7, r5
 800611a:	781b      	ldrb	r3, [r3, #0]
 800611c:	e01c      	b.n	8006158 <remove_chain+0xde>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800611e:	69bb      	ldr	r3, [r7, #24]
 8006120:	695a      	ldr	r2, [r3, #20]
 8006122:	69bb      	ldr	r3, [r7, #24]
 8006124:	699b      	ldr	r3, [r3, #24]
 8006126:	3b02      	subs	r3, #2
 8006128:	429a      	cmp	r2, r3
 800612a:	d20b      	bcs.n	8006144 <remove_chain+0xca>
			fs->free_clst++;
 800612c:	69bb      	ldr	r3, [r7, #24]
 800612e:	695b      	ldr	r3, [r3, #20]
 8006130:	1c5a      	adds	r2, r3, #1
 8006132:	69bb      	ldr	r3, [r7, #24]
 8006134:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 8006136:	69bb      	ldr	r3, [r7, #24]
 8006138:	791b      	ldrb	r3, [r3, #4]
 800613a:	2201      	movs	r2, #1
 800613c:	4313      	orrs	r3, r2
 800613e:	b2da      	uxtb	r2, r3
 8006140:	69bb      	ldr	r3, [r7, #24]
 8006142:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8006144:	697b      	ldr	r3, [r7, #20]
 8006146:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8006148:	69bb      	ldr	r3, [r7, #24]
 800614a:	699b      	ldr	r3, [r3, #24]
 800614c:	68ba      	ldr	r2, [r7, #8]
 800614e:	429a      	cmp	r2, r3
 8006150:	d3bf      	bcc.n	80060d2 <remove_chain+0x58>
 8006152:	e000      	b.n	8006156 <remove_chain+0xdc>
		if (nxt == 0) break;				/* Empty cluster? */
 8006154:	46c0      	nop			@ (mov r8, r8)
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8006156:	2300      	movs	r3, #0
}
 8006158:	0018      	movs	r0, r3
 800615a:	46bd      	mov	sp, r7
 800615c:	b008      	add	sp, #32
 800615e:	bdb0      	pop	{r4, r5, r7, pc}

08006160 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8006160:	b5b0      	push	{r4, r5, r7, lr}
 8006162:	b088      	sub	sp, #32
 8006164:	af00      	add	r7, sp, #0
 8006166:	6078      	str	r0, [r7, #4]
 8006168:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8006170:	683b      	ldr	r3, [r7, #0]
 8006172:	2b00      	cmp	r3, #0
 8006174:	d10d      	bne.n	8006192 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8006176:	693b      	ldr	r3, [r7, #16]
 8006178:	691b      	ldr	r3, [r3, #16]
 800617a:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800617c:	69bb      	ldr	r3, [r7, #24]
 800617e:	2b00      	cmp	r3, #0
 8006180:	d004      	beq.n	800618c <create_chain+0x2c>
 8006182:	693b      	ldr	r3, [r7, #16]
 8006184:	699b      	ldr	r3, [r3, #24]
 8006186:	69ba      	ldr	r2, [r7, #24]
 8006188:	429a      	cmp	r2, r3
 800618a:	d31d      	bcc.n	80061c8 <create_chain+0x68>
 800618c:	2301      	movs	r3, #1
 800618e:	61bb      	str	r3, [r7, #24]
 8006190:	e01a      	b.n	80061c8 <create_chain+0x68>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8006192:	683a      	ldr	r2, [r7, #0]
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	0011      	movs	r1, r2
 8006198:	0018      	movs	r0, r3
 800619a:	f7ff fdc3 	bl	8005d24 <get_fat>
 800619e:	0003      	movs	r3, r0
 80061a0:	60fb      	str	r3, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	2b01      	cmp	r3, #1
 80061a6:	d801      	bhi.n	80061ac <create_chain+0x4c>
 80061a8:	2301      	movs	r3, #1
 80061aa:	e07b      	b.n	80062a4 <create_chain+0x144>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	3301      	adds	r3, #1
 80061b0:	d101      	bne.n	80061b6 <create_chain+0x56>
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	e076      	b.n	80062a4 <create_chain+0x144>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 80061b6:	693b      	ldr	r3, [r7, #16]
 80061b8:	699b      	ldr	r3, [r3, #24]
 80061ba:	68fa      	ldr	r2, [r7, #12]
 80061bc:	429a      	cmp	r2, r3
 80061be:	d201      	bcs.n	80061c4 <create_chain+0x64>
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	e06f      	b.n	80062a4 <create_chain+0x144>
		scl = clst;
 80061c4:	683b      	ldr	r3, [r7, #0]
 80061c6:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 80061c8:	69bb      	ldr	r3, [r7, #24]
 80061ca:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 80061cc:	69fb      	ldr	r3, [r7, #28]
 80061ce:	3301      	adds	r3, #1
 80061d0:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 80061d2:	693b      	ldr	r3, [r7, #16]
 80061d4:	699b      	ldr	r3, [r3, #24]
 80061d6:	69fa      	ldr	r2, [r7, #28]
 80061d8:	429a      	cmp	r2, r3
 80061da:	d307      	bcc.n	80061ec <create_chain+0x8c>
				ncl = 2;
 80061dc:	2302      	movs	r3, #2
 80061de:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 80061e0:	69fa      	ldr	r2, [r7, #28]
 80061e2:	69bb      	ldr	r3, [r7, #24]
 80061e4:	429a      	cmp	r2, r3
 80061e6:	d901      	bls.n	80061ec <create_chain+0x8c>
 80061e8:	2300      	movs	r3, #0
 80061ea:	e05b      	b.n	80062a4 <create_chain+0x144>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 80061ec:	69fa      	ldr	r2, [r7, #28]
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	0011      	movs	r1, r2
 80061f2:	0018      	movs	r0, r3
 80061f4:	f7ff fd96 	bl	8005d24 <get_fat>
 80061f8:	0003      	movs	r3, r0
 80061fa:	60fb      	str	r3, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d00d      	beq.n	800621e <create_chain+0xbe>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	2b01      	cmp	r3, #1
 8006206:	d002      	beq.n	800620e <create_chain+0xae>
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	3301      	adds	r3, #1
 800620c:	d101      	bne.n	8006212 <create_chain+0xb2>
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	e048      	b.n	80062a4 <create_chain+0x144>
			if (ncl == scl) return 0;		/* No free cluster */
 8006212:	69fa      	ldr	r2, [r7, #28]
 8006214:	69bb      	ldr	r3, [r7, #24]
 8006216:	429a      	cmp	r2, r3
 8006218:	d1d8      	bne.n	80061cc <create_chain+0x6c>
 800621a:	2300      	movs	r3, #0
 800621c:	e042      	b.n	80062a4 <create_chain+0x144>
			if (cs == 0) break;				/* Found a free cluster */
 800621e:	46c0      	nop			@ (mov r8, r8)
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8006220:	2517      	movs	r5, #23
 8006222:	197c      	adds	r4, r7, r5
 8006224:	2301      	movs	r3, #1
 8006226:	425a      	negs	r2, r3
 8006228:	69f9      	ldr	r1, [r7, #28]
 800622a:	693b      	ldr	r3, [r7, #16]
 800622c:	0018      	movs	r0, r3
 800622e:	f7ff fe23 	bl	8005e78 <put_fat>
 8006232:	0003      	movs	r3, r0
 8006234:	7023      	strb	r3, [r4, #0]
		if (res == FR_OK && clst != 0) {
 8006236:	197b      	adds	r3, r7, r5
 8006238:	781b      	ldrb	r3, [r3, #0]
 800623a:	2b00      	cmp	r3, #0
 800623c:	d10b      	bne.n	8006256 <create_chain+0xf6>
 800623e:	683b      	ldr	r3, [r7, #0]
 8006240:	2b00      	cmp	r3, #0
 8006242:	d008      	beq.n	8006256 <create_chain+0xf6>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8006244:	197c      	adds	r4, r7, r5
 8006246:	69fa      	ldr	r2, [r7, #28]
 8006248:	6839      	ldr	r1, [r7, #0]
 800624a:	693b      	ldr	r3, [r7, #16]
 800624c:	0018      	movs	r0, r3
 800624e:	f7ff fe13 	bl	8005e78 <put_fat>
 8006252:	0003      	movs	r3, r0
 8006254:	7023      	strb	r3, [r4, #0]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8006256:	2317      	movs	r3, #23
 8006258:	18fb      	adds	r3, r7, r3
 800625a:	781b      	ldrb	r3, [r3, #0]
 800625c:	2b00      	cmp	r3, #0
 800625e:	d116      	bne.n	800628e <create_chain+0x12e>
		fs->last_clst = ncl;
 8006260:	693b      	ldr	r3, [r7, #16]
 8006262:	69fa      	ldr	r2, [r7, #28]
 8006264:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8006266:	693b      	ldr	r3, [r7, #16]
 8006268:	695a      	ldr	r2, [r3, #20]
 800626a:	693b      	ldr	r3, [r7, #16]
 800626c:	699b      	ldr	r3, [r3, #24]
 800626e:	3b02      	subs	r3, #2
 8006270:	429a      	cmp	r2, r3
 8006272:	d804      	bhi.n	800627e <create_chain+0x11e>
 8006274:	693b      	ldr	r3, [r7, #16]
 8006276:	695b      	ldr	r3, [r3, #20]
 8006278:	1e5a      	subs	r2, r3, #1
 800627a:	693b      	ldr	r3, [r7, #16]
 800627c:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 800627e:	693b      	ldr	r3, [r7, #16]
 8006280:	791b      	ldrb	r3, [r3, #4]
 8006282:	2201      	movs	r2, #1
 8006284:	4313      	orrs	r3, r2
 8006286:	b2da      	uxtb	r2, r3
 8006288:	693b      	ldr	r3, [r7, #16]
 800628a:	711a      	strb	r2, [r3, #4]
 800628c:	e009      	b.n	80062a2 <create_chain+0x142>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800628e:	2317      	movs	r3, #23
 8006290:	18fb      	adds	r3, r7, r3
 8006292:	781b      	ldrb	r3, [r3, #0]
 8006294:	2b01      	cmp	r3, #1
 8006296:	d102      	bne.n	800629e <create_chain+0x13e>
 8006298:	2301      	movs	r3, #1
 800629a:	425b      	negs	r3, r3
 800629c:	e000      	b.n	80062a0 <create_chain+0x140>
 800629e:	2301      	movs	r3, #1
 80062a0:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 80062a2:	69fb      	ldr	r3, [r7, #28]
}
 80062a4:	0018      	movs	r0, r3
 80062a6:	46bd      	mov	sp, r7
 80062a8:	b008      	add	sp, #32
 80062aa:	bdb0      	pop	{r4, r5, r7, pc}

080062ac <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 80062ac:	b580      	push	{r7, lr}
 80062ae:	b086      	sub	sp, #24
 80062b0:	af00      	add	r7, sp, #0
 80062b2:	6078      	str	r0, [r7, #4]
 80062b4:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062c0:	3304      	adds	r3, #4
 80062c2:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 80062c4:	683b      	ldr	r3, [r7, #0]
 80062c6:	0a5a      	lsrs	r2, r3, #9
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	895b      	ldrh	r3, [r3, #10]
 80062cc:	0019      	movs	r1, r3
 80062ce:	0010      	movs	r0, r2
 80062d0:	f7f9 ff2c 	bl	800012c <__udivsi3>
 80062d4:	0003      	movs	r3, r0
 80062d6:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 80062d8:	693b      	ldr	r3, [r7, #16]
 80062da:	1d1a      	adds	r2, r3, #4
 80062dc:	613a      	str	r2, [r7, #16]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 80062e2:	68bb      	ldr	r3, [r7, #8]
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d101      	bne.n	80062ec <clmt_clust+0x40>
 80062e8:	2300      	movs	r3, #0
 80062ea:	e010      	b.n	800630e <clmt_clust+0x62>
		if (cl < ncl) break;	/* In this fragment? */
 80062ec:	697a      	ldr	r2, [r7, #20]
 80062ee:	68bb      	ldr	r3, [r7, #8]
 80062f0:	429a      	cmp	r2, r3
 80062f2:	d307      	bcc.n	8006304 <clmt_clust+0x58>
		cl -= ncl; tbl++;		/* Next fragment */
 80062f4:	697a      	ldr	r2, [r7, #20]
 80062f6:	68bb      	ldr	r3, [r7, #8]
 80062f8:	1ad3      	subs	r3, r2, r3
 80062fa:	617b      	str	r3, [r7, #20]
 80062fc:	693b      	ldr	r3, [r7, #16]
 80062fe:	3304      	adds	r3, #4
 8006300:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8006302:	e7e9      	b.n	80062d8 <clmt_clust+0x2c>
		if (cl < ncl) break;	/* In this fragment? */
 8006304:	46c0      	nop			@ (mov r8, r8)
	}
	return cl + *tbl;	/* Return the cluster number */
 8006306:	693b      	ldr	r3, [r7, #16]
 8006308:	681a      	ldr	r2, [r3, #0]
 800630a:	697b      	ldr	r3, [r7, #20]
 800630c:	18d3      	adds	r3, r2, r3
}
 800630e:	0018      	movs	r0, r3
 8006310:	46bd      	mov	sp, r7
 8006312:	b006      	add	sp, #24
 8006314:	bd80      	pop	{r7, pc}

08006316 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8006316:	b580      	push	{r7, lr}
 8006318:	b086      	sub	sp, #24
 800631a:	af00      	add	r7, sp, #0
 800631c:	6078      	str	r0, [r7, #4]
 800631e:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8006326:	683a      	ldr	r2, [r7, #0]
 8006328:	2380      	movs	r3, #128	@ 0x80
 800632a:	039b      	lsls	r3, r3, #14
 800632c:	429a      	cmp	r2, r3
 800632e:	d203      	bcs.n	8006338 <dir_sdi+0x22>
 8006330:	683b      	ldr	r3, [r7, #0]
 8006332:	221f      	movs	r2, #31
 8006334:	4013      	ands	r3, r2
 8006336:	d001      	beq.n	800633c <dir_sdi+0x26>
		return FR_INT_ERR;
 8006338:	2302      	movs	r3, #2
 800633a:	e066      	b.n	800640a <dir_sdi+0xf4>
	}
	dp->dptr = ofs;				/* Set current offset */
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	683a      	ldr	r2, [r7, #0]
 8006340:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	689b      	ldr	r3, [r3, #8]
 8006346:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8006348:	697b      	ldr	r3, [r7, #20]
 800634a:	2b00      	cmp	r3, #0
 800634c:	d106      	bne.n	800635c <dir_sdi+0x46>
 800634e:	693b      	ldr	r3, [r7, #16]
 8006350:	781b      	ldrb	r3, [r3, #0]
 8006352:	2b02      	cmp	r3, #2
 8006354:	d902      	bls.n	800635c <dir_sdi+0x46>
		clst = fs->dirbase;
 8006356:	693b      	ldr	r3, [r7, #16]
 8006358:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800635a:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800635c:	697b      	ldr	r3, [r7, #20]
 800635e:	2b00      	cmp	r3, #0
 8006360:	d10c      	bne.n	800637c <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8006362:	683b      	ldr	r3, [r7, #0]
 8006364:	095b      	lsrs	r3, r3, #5
 8006366:	693a      	ldr	r2, [r7, #16]
 8006368:	8912      	ldrh	r2, [r2, #8]
 800636a:	4293      	cmp	r3, r2
 800636c:	d301      	bcc.n	8006372 <dir_sdi+0x5c>
 800636e:	2302      	movs	r3, #2
 8006370:	e04b      	b.n	800640a <dir_sdi+0xf4>
		dp->sect = fs->dirbase;
 8006372:	693b      	ldr	r3, [r7, #16]
 8006374:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	61da      	str	r2, [r3, #28]
 800637a:	e02c      	b.n	80063d6 <dir_sdi+0xc0>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800637c:	693b      	ldr	r3, [r7, #16]
 800637e:	895b      	ldrh	r3, [r3, #10]
 8006380:	025b      	lsls	r3, r3, #9
 8006382:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8006384:	e01a      	b.n	80063bc <dir_sdi+0xa6>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	697a      	ldr	r2, [r7, #20]
 800638a:	0011      	movs	r1, r2
 800638c:	0018      	movs	r0, r3
 800638e:	f7ff fcc9 	bl	8005d24 <get_fat>
 8006392:	0003      	movs	r3, r0
 8006394:	617b      	str	r3, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8006396:	697b      	ldr	r3, [r7, #20]
 8006398:	3301      	adds	r3, #1
 800639a:	d101      	bne.n	80063a0 <dir_sdi+0x8a>
 800639c:	2301      	movs	r3, #1
 800639e:	e034      	b.n	800640a <dir_sdi+0xf4>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 80063a0:	697b      	ldr	r3, [r7, #20]
 80063a2:	2b01      	cmp	r3, #1
 80063a4:	d904      	bls.n	80063b0 <dir_sdi+0x9a>
 80063a6:	693b      	ldr	r3, [r7, #16]
 80063a8:	699b      	ldr	r3, [r3, #24]
 80063aa:	697a      	ldr	r2, [r7, #20]
 80063ac:	429a      	cmp	r2, r3
 80063ae:	d301      	bcc.n	80063b4 <dir_sdi+0x9e>
 80063b0:	2302      	movs	r3, #2
 80063b2:	e02a      	b.n	800640a <dir_sdi+0xf4>
			ofs -= csz;
 80063b4:	683a      	ldr	r2, [r7, #0]
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	1ad3      	subs	r3, r2, r3
 80063ba:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 80063bc:	683a      	ldr	r2, [r7, #0]
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	429a      	cmp	r2, r3
 80063c2:	d2e0      	bcs.n	8006386 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 80063c4:	697a      	ldr	r2, [r7, #20]
 80063c6:	693b      	ldr	r3, [r7, #16]
 80063c8:	0011      	movs	r1, r2
 80063ca:	0018      	movs	r0, r3
 80063cc:	f7ff fc8e 	bl	8005cec <clust2sect>
 80063d0:	0002      	movs	r2, r0
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	697a      	ldr	r2, [r7, #20]
 80063da:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	69db      	ldr	r3, [r3, #28]
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d101      	bne.n	80063e8 <dir_sdi+0xd2>
 80063e4:	2302      	movs	r3, #2
 80063e6:	e010      	b.n	800640a <dir_sdi+0xf4>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	69da      	ldr	r2, [r3, #28]
 80063ec:	683b      	ldr	r3, [r7, #0]
 80063ee:	0a5b      	lsrs	r3, r3, #9
 80063f0:	18d2      	adds	r2, r2, r3
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 80063f6:	693b      	ldr	r3, [r7, #16]
 80063f8:	3334      	adds	r3, #52	@ 0x34
 80063fa:	001a      	movs	r2, r3
 80063fc:	683b      	ldr	r3, [r7, #0]
 80063fe:	05db      	lsls	r3, r3, #23
 8006400:	0ddb      	lsrs	r3, r3, #23
 8006402:	18d2      	adds	r2, r2, r3
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8006408:	2300      	movs	r3, #0
}
 800640a:	0018      	movs	r0, r3
 800640c:	46bd      	mov	sp, r7
 800640e:	b006      	add	sp, #24
 8006410:	bd80      	pop	{r7, pc}

08006412 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8006412:	b580      	push	{r7, lr}
 8006414:	b086      	sub	sp, #24
 8006416:	af00      	add	r7, sp, #0
 8006418:	6078      	str	r0, [r7, #4]
 800641a:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	695b      	ldr	r3, [r3, #20]
 8006426:	3320      	adds	r3, #32
 8006428:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	69db      	ldr	r3, [r3, #28]
 800642e:	2b00      	cmp	r3, #0
 8006430:	d004      	beq.n	800643c <dir_next+0x2a>
 8006432:	68ba      	ldr	r2, [r7, #8]
 8006434:	2380      	movs	r3, #128	@ 0x80
 8006436:	039b      	lsls	r3, r3, #14
 8006438:	429a      	cmp	r2, r3
 800643a:	d301      	bcc.n	8006440 <dir_next+0x2e>
 800643c:	2304      	movs	r3, #4
 800643e:	e0ad      	b.n	800659c <dir_next+0x18a>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8006440:	68bb      	ldr	r3, [r7, #8]
 8006442:	05db      	lsls	r3, r3, #23
 8006444:	0ddb      	lsrs	r3, r3, #23
 8006446:	d000      	beq.n	800644a <dir_next+0x38>
 8006448:	e09b      	b.n	8006582 <dir_next+0x170>
		dp->sect++;				/* Next sector */
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	69db      	ldr	r3, [r3, #28]
 800644e:	1c5a      	adds	r2, r3, #1
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	699b      	ldr	r3, [r3, #24]
 8006458:	2b00      	cmp	r3, #0
 800645a:	d10b      	bne.n	8006474 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800645c:	68bb      	ldr	r3, [r7, #8]
 800645e:	095b      	lsrs	r3, r3, #5
 8006460:	68fa      	ldr	r2, [r7, #12]
 8006462:	8912      	ldrh	r2, [r2, #8]
 8006464:	4293      	cmp	r3, r2
 8006466:	d200      	bcs.n	800646a <dir_next+0x58>
 8006468:	e08b      	b.n	8006582 <dir_next+0x170>
				dp->sect = 0; return FR_NO_FILE;
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	2200      	movs	r2, #0
 800646e:	61da      	str	r2, [r3, #28]
 8006470:	2304      	movs	r3, #4
 8006472:	e093      	b.n	800659c <dir_next+0x18a>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8006474:	68bb      	ldr	r3, [r7, #8]
 8006476:	0a5b      	lsrs	r3, r3, #9
 8006478:	68fa      	ldr	r2, [r7, #12]
 800647a:	8952      	ldrh	r2, [r2, #10]
 800647c:	3a01      	subs	r2, #1
 800647e:	4013      	ands	r3, r2
 8006480:	d000      	beq.n	8006484 <dir_next+0x72>
 8006482:	e07e      	b.n	8006582 <dir_next+0x170>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8006484:	687a      	ldr	r2, [r7, #4]
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	699b      	ldr	r3, [r3, #24]
 800648a:	0019      	movs	r1, r3
 800648c:	0010      	movs	r0, r2
 800648e:	f7ff fc49 	bl	8005d24 <get_fat>
 8006492:	0003      	movs	r3, r0
 8006494:	617b      	str	r3, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8006496:	697b      	ldr	r3, [r7, #20]
 8006498:	2b01      	cmp	r3, #1
 800649a:	d801      	bhi.n	80064a0 <dir_next+0x8e>
 800649c:	2302      	movs	r3, #2
 800649e:	e07d      	b.n	800659c <dir_next+0x18a>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 80064a0:	697b      	ldr	r3, [r7, #20]
 80064a2:	3301      	adds	r3, #1
 80064a4:	d101      	bne.n	80064aa <dir_next+0x98>
 80064a6:	2301      	movs	r3, #1
 80064a8:	e078      	b.n	800659c <dir_next+0x18a>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	699b      	ldr	r3, [r3, #24]
 80064ae:	697a      	ldr	r2, [r7, #20]
 80064b0:	429a      	cmp	r2, r3
 80064b2:	d35a      	bcc.n	800656a <dir_next+0x158>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 80064b4:	683b      	ldr	r3, [r7, #0]
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d104      	bne.n	80064c4 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	2200      	movs	r2, #0
 80064be:	61da      	str	r2, [r3, #28]
 80064c0:	2304      	movs	r3, #4
 80064c2:	e06b      	b.n	800659c <dir_next+0x18a>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 80064c4:	687a      	ldr	r2, [r7, #4]
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	699b      	ldr	r3, [r3, #24]
 80064ca:	0019      	movs	r1, r3
 80064cc:	0010      	movs	r0, r2
 80064ce:	f7ff fe47 	bl	8006160 <create_chain>
 80064d2:	0003      	movs	r3, r0
 80064d4:	617b      	str	r3, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 80064d6:	697b      	ldr	r3, [r7, #20]
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d101      	bne.n	80064e0 <dir_next+0xce>
 80064dc:	2307      	movs	r3, #7
 80064de:	e05d      	b.n	800659c <dir_next+0x18a>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 80064e0:	697b      	ldr	r3, [r7, #20]
 80064e2:	2b01      	cmp	r3, #1
 80064e4:	d101      	bne.n	80064ea <dir_next+0xd8>
 80064e6:	2302      	movs	r3, #2
 80064e8:	e058      	b.n	800659c <dir_next+0x18a>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80064ea:	697b      	ldr	r3, [r7, #20]
 80064ec:	3301      	adds	r3, #1
 80064ee:	d101      	bne.n	80064f4 <dir_next+0xe2>
 80064f0:	2301      	movs	r3, #1
 80064f2:	e053      	b.n	800659c <dir_next+0x18a>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	0018      	movs	r0, r3
 80064f8:	f7ff fafe 	bl	8005af8 <sync_window>
 80064fc:	1e03      	subs	r3, r0, #0
 80064fe:	d001      	beq.n	8006504 <dir_next+0xf2>
 8006500:	2301      	movs	r3, #1
 8006502:	e04b      	b.n	800659c <dir_next+0x18a>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	3334      	adds	r3, #52	@ 0x34
 8006508:	2280      	movs	r2, #128	@ 0x80
 800650a:	0092      	lsls	r2, r2, #2
 800650c:	2100      	movs	r1, #0
 800650e:	0018      	movs	r0, r3
 8006510:	f7ff f8fd 	bl	800570e <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8006514:	2300      	movs	r3, #0
 8006516:	613b      	str	r3, [r7, #16]
 8006518:	697a      	ldr	r2, [r7, #20]
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	0011      	movs	r1, r2
 800651e:	0018      	movs	r0, r3
 8006520:	f7ff fbe4 	bl	8005cec <clust2sect>
 8006524:	0002      	movs	r2, r0
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	631a      	str	r2, [r3, #48]	@ 0x30
 800652a:	e012      	b.n	8006552 <dir_next+0x140>
						fs->wflag = 1;
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	2201      	movs	r2, #1
 8006530:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	0018      	movs	r0, r3
 8006536:	f7ff fadf 	bl	8005af8 <sync_window>
 800653a:	1e03      	subs	r3, r0, #0
 800653c:	d001      	beq.n	8006542 <dir_next+0x130>
 800653e:	2301      	movs	r3, #1
 8006540:	e02c      	b.n	800659c <dir_next+0x18a>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8006542:	693b      	ldr	r3, [r7, #16]
 8006544:	3301      	adds	r3, #1
 8006546:	613b      	str	r3, [r7, #16]
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800654c:	1c5a      	adds	r2, r3, #1
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	631a      	str	r2, [r3, #48]	@ 0x30
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	895b      	ldrh	r3, [r3, #10]
 8006556:	001a      	movs	r2, r3
 8006558:	693b      	ldr	r3, [r7, #16]
 800655a:	4293      	cmp	r3, r2
 800655c:	d3e6      	bcc.n	800652c <dir_next+0x11a>
					}
					fs->winsect -= n;							/* Restore window offset */
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006562:	693b      	ldr	r3, [r7, #16]
 8006564:	1ad2      	subs	r2, r2, r3
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	631a      	str	r2, [r3, #48]	@ 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	697a      	ldr	r2, [r7, #20]
 800656e:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8006570:	697a      	ldr	r2, [r7, #20]
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	0011      	movs	r1, r2
 8006576:	0018      	movs	r0, r3
 8006578:	f7ff fbb8 	bl	8005cec <clust2sect>
 800657c:	0002      	movs	r2, r0
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	68ba      	ldr	r2, [r7, #8]
 8006586:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	3334      	adds	r3, #52	@ 0x34
 800658c:	001a      	movs	r2, r3
 800658e:	68bb      	ldr	r3, [r7, #8]
 8006590:	05db      	lsls	r3, r3, #23
 8006592:	0ddb      	lsrs	r3, r3, #23
 8006594:	18d2      	adds	r2, r2, r3
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800659a:	2300      	movs	r3, #0
}
 800659c:	0018      	movs	r0, r3
 800659e:	46bd      	mov	sp, r7
 80065a0:	b006      	add	sp, #24
 80065a2:	bd80      	pop	{r7, pc}

080065a4 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 80065a4:	b5b0      	push	{r4, r5, r7, lr}
 80065a6:	b086      	sub	sp, #24
 80065a8:	af00      	add	r7, sp, #0
 80065aa:	6078      	str	r0, [r7, #4]
 80065ac:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 80065b4:	2517      	movs	r5, #23
 80065b6:	197c      	adds	r4, r7, r5
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	2100      	movs	r1, #0
 80065bc:	0018      	movs	r0, r3
 80065be:	f7ff feaa 	bl	8006316 <dir_sdi>
 80065c2:	0003      	movs	r3, r0
 80065c4:	7023      	strb	r3, [r4, #0]
	if (res == FR_OK) {
 80065c6:	197b      	adds	r3, r7, r5
 80065c8:	781b      	ldrb	r3, [r3, #0]
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d133      	bne.n	8006636 <dir_alloc+0x92>
		n = 0;
 80065ce:	2300      	movs	r3, #0
 80065d0:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	69da      	ldr	r2, [r3, #28]
 80065d6:	2517      	movs	r5, #23
 80065d8:	197c      	adds	r4, r7, r5
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	0011      	movs	r1, r2
 80065de:	0018      	movs	r0, r3
 80065e0:	f7ff fad2 	bl	8005b88 <move_window>
 80065e4:	0003      	movs	r3, r0
 80065e6:	7023      	strb	r3, [r4, #0]
			if (res != FR_OK) break;
 80065e8:	197b      	adds	r3, r7, r5
 80065ea:	781b      	ldrb	r3, [r3, #0]
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d121      	bne.n	8006634 <dir_alloc+0x90>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	6a1b      	ldr	r3, [r3, #32]
 80065f4:	781b      	ldrb	r3, [r3, #0]
 80065f6:	2be5      	cmp	r3, #229	@ 0xe5
 80065f8:	d004      	beq.n	8006604 <dir_alloc+0x60>
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	6a1b      	ldr	r3, [r3, #32]
 80065fe:	781b      	ldrb	r3, [r3, #0]
 8006600:	2b00      	cmp	r3, #0
 8006602:	d107      	bne.n	8006614 <dir_alloc+0x70>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8006604:	693b      	ldr	r3, [r7, #16]
 8006606:	3301      	adds	r3, #1
 8006608:	613b      	str	r3, [r7, #16]
 800660a:	693a      	ldr	r2, [r7, #16]
 800660c:	683b      	ldr	r3, [r7, #0]
 800660e:	429a      	cmp	r2, r3
 8006610:	d102      	bne.n	8006618 <dir_alloc+0x74>
 8006612:	e010      	b.n	8006636 <dir_alloc+0x92>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8006614:	2300      	movs	r3, #0
 8006616:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8006618:	2517      	movs	r5, #23
 800661a:	197c      	adds	r4, r7, r5
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	2101      	movs	r1, #1
 8006620:	0018      	movs	r0, r3
 8006622:	f7ff fef6 	bl	8006412 <dir_next>
 8006626:	0003      	movs	r3, r0
 8006628:	7023      	strb	r3, [r4, #0]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800662a:	197b      	adds	r3, r7, r5
 800662c:	781b      	ldrb	r3, [r3, #0]
 800662e:	2b00      	cmp	r3, #0
 8006630:	d0cf      	beq.n	80065d2 <dir_alloc+0x2e>
 8006632:	e000      	b.n	8006636 <dir_alloc+0x92>
			if (res != FR_OK) break;
 8006634:	46c0      	nop			@ (mov r8, r8)
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8006636:	2217      	movs	r2, #23
 8006638:	18bb      	adds	r3, r7, r2
 800663a:	781b      	ldrb	r3, [r3, #0]
 800663c:	2b04      	cmp	r3, #4
 800663e:	d102      	bne.n	8006646 <dir_alloc+0xa2>
 8006640:	18bb      	adds	r3, r7, r2
 8006642:	2207      	movs	r2, #7
 8006644:	701a      	strb	r2, [r3, #0]
	return res;
 8006646:	2317      	movs	r3, #23
 8006648:	18fb      	adds	r3, r7, r3
 800664a:	781b      	ldrb	r3, [r3, #0]
}
 800664c:	0018      	movs	r0, r3
 800664e:	46bd      	mov	sp, r7
 8006650:	b006      	add	sp, #24
 8006652:	bdb0      	pop	{r4, r5, r7, pc}

08006654 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8006654:	b580      	push	{r7, lr}
 8006656:	b084      	sub	sp, #16
 8006658:	af00      	add	r7, sp, #0
 800665a:	6078      	str	r0, [r7, #4]
 800665c:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800665e:	683b      	ldr	r3, [r7, #0]
 8006660:	331a      	adds	r3, #26
 8006662:	0018      	movs	r0, r3
 8006664:	f7fe ffb0 	bl	80055c8 <ld_word>
 8006668:	0003      	movs	r3, r0
 800666a:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	781b      	ldrb	r3, [r3, #0]
 8006670:	2b03      	cmp	r3, #3
 8006672:	d109      	bne.n	8006688 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8006674:	683b      	ldr	r3, [r7, #0]
 8006676:	3314      	adds	r3, #20
 8006678:	0018      	movs	r0, r3
 800667a:	f7fe ffa5 	bl	80055c8 <ld_word>
 800667e:	0003      	movs	r3, r0
 8006680:	041b      	lsls	r3, r3, #16
 8006682:	68fa      	ldr	r2, [r7, #12]
 8006684:	4313      	orrs	r3, r2
 8006686:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8006688:	68fb      	ldr	r3, [r7, #12]
}
 800668a:	0018      	movs	r0, r3
 800668c:	46bd      	mov	sp, r7
 800668e:	b004      	add	sp, #16
 8006690:	bd80      	pop	{r7, pc}

08006692 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8006692:	b580      	push	{r7, lr}
 8006694:	b084      	sub	sp, #16
 8006696:	af00      	add	r7, sp, #0
 8006698:	60f8      	str	r0, [r7, #12]
 800669a:	60b9      	str	r1, [r7, #8]
 800669c:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800669e:	68bb      	ldr	r3, [r7, #8]
 80066a0:	331a      	adds	r3, #26
 80066a2:	687a      	ldr	r2, [r7, #4]
 80066a4:	b292      	uxth	r2, r2
 80066a6:	0011      	movs	r1, r2
 80066a8:	0018      	movs	r0, r3
 80066aa:	f7fe ffc9 	bl	8005640 <st_word>
	if (fs->fs_type == FS_FAT32) {
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	781b      	ldrb	r3, [r3, #0]
 80066b2:	2b03      	cmp	r3, #3
 80066b4:	d109      	bne.n	80066ca <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 80066b6:	68bb      	ldr	r3, [r7, #8]
 80066b8:	3314      	adds	r3, #20
 80066ba:	001a      	movs	r2, r3
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	0c1b      	lsrs	r3, r3, #16
 80066c0:	b29b      	uxth	r3, r3
 80066c2:	0019      	movs	r1, r3
 80066c4:	0010      	movs	r0, r2
 80066c6:	f7fe ffbb 	bl	8005640 <st_word>
	}
}
 80066ca:	46c0      	nop			@ (mov r8, r8)
 80066cc:	46bd      	mov	sp, r7
 80066ce:	b004      	add	sp, #16
 80066d0:	bd80      	pop	{r7, pc}

080066d2 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 80066d2:	b5b0      	push	{r4, r5, r7, lr}
 80066d4:	b086      	sub	sp, #24
 80066d6:	af00      	add	r7, sp, #0
 80066d8:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 80066e0:	2517      	movs	r5, #23
 80066e2:	197c      	adds	r4, r7, r5
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	2100      	movs	r1, #0
 80066e8:	0018      	movs	r0, r3
 80066ea:	f7ff fe14 	bl	8006316 <dir_sdi>
 80066ee:	0003      	movs	r3, r0
 80066f0:	7023      	strb	r3, [r4, #0]
	if (res != FR_OK) return res;
 80066f2:	197b      	adds	r3, r7, r5
 80066f4:	781b      	ldrb	r3, [r3, #0]
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d002      	beq.n	8006700 <dir_find+0x2e>
 80066fa:	197b      	adds	r3, r7, r5
 80066fc:	781b      	ldrb	r3, [r3, #0]
 80066fe:	e04c      	b.n	800679a <dir_find+0xc8>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	69da      	ldr	r2, [r3, #28]
 8006704:	2517      	movs	r5, #23
 8006706:	197c      	adds	r4, r7, r5
 8006708:	693b      	ldr	r3, [r7, #16]
 800670a:	0011      	movs	r1, r2
 800670c:	0018      	movs	r0, r3
 800670e:	f7ff fa3b 	bl	8005b88 <move_window>
 8006712:	0003      	movs	r3, r0
 8006714:	7023      	strb	r3, [r4, #0]
		if (res != FR_OK) break;
 8006716:	0029      	movs	r1, r5
 8006718:	187b      	adds	r3, r7, r1
 800671a:	781b      	ldrb	r3, [r3, #0]
 800671c:	2b00      	cmp	r3, #0
 800671e:	d136      	bne.n	800678e <dir_find+0xbc>
		c = dp->dir[DIR_Name];
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	6a1a      	ldr	r2, [r3, #32]
 8006724:	200f      	movs	r0, #15
 8006726:	183b      	adds	r3, r7, r0
 8006728:	7812      	ldrb	r2, [r2, #0]
 800672a:	701a      	strb	r2, [r3, #0]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800672c:	183b      	adds	r3, r7, r0
 800672e:	781b      	ldrb	r3, [r3, #0]
 8006730:	2b00      	cmp	r3, #0
 8006732:	d103      	bne.n	800673c <dir_find+0x6a>
 8006734:	187b      	adds	r3, r7, r1
 8006736:	2204      	movs	r2, #4
 8006738:	701a      	strb	r2, [r3, #0]
 800673a:	e02b      	b.n	8006794 <dir_find+0xc2>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	6a1b      	ldr	r3, [r3, #32]
 8006740:	330b      	adds	r3, #11
 8006742:	781b      	ldrb	r3, [r3, #0]
 8006744:	223f      	movs	r2, #63	@ 0x3f
 8006746:	4013      	ands	r3, r2
 8006748:	b2da      	uxtb	r2, r3
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	6a1b      	ldr	r3, [r3, #32]
 8006752:	330b      	adds	r3, #11
 8006754:	781b      	ldrb	r3, [r3, #0]
 8006756:	001a      	movs	r2, r3
 8006758:	2308      	movs	r3, #8
 800675a:	4013      	ands	r3, r2
 800675c:	d109      	bne.n	8006772 <dir_find+0xa0>
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	6a18      	ldr	r0, [r3, #32]
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	3324      	adds	r3, #36	@ 0x24
 8006766:	220b      	movs	r2, #11
 8006768:	0019      	movs	r1, r3
 800676a:	f7fe ffe9 	bl	8005740 <mem_cmp>
 800676e:	1e03      	subs	r3, r0, #0
 8006770:	d00f      	beq.n	8006792 <dir_find+0xc0>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8006772:	2517      	movs	r5, #23
 8006774:	197c      	adds	r4, r7, r5
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	2100      	movs	r1, #0
 800677a:	0018      	movs	r0, r3
 800677c:	f7ff fe49 	bl	8006412 <dir_next>
 8006780:	0003      	movs	r3, r0
 8006782:	7023      	strb	r3, [r4, #0]
	} while (res == FR_OK);
 8006784:	197b      	adds	r3, r7, r5
 8006786:	781b      	ldrb	r3, [r3, #0]
 8006788:	2b00      	cmp	r3, #0
 800678a:	d0b9      	beq.n	8006700 <dir_find+0x2e>
 800678c:	e002      	b.n	8006794 <dir_find+0xc2>
		if (res != FR_OK) break;
 800678e:	46c0      	nop			@ (mov r8, r8)
 8006790:	e000      	b.n	8006794 <dir_find+0xc2>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8006792:	46c0      	nop			@ (mov r8, r8)

	return res;
 8006794:	2317      	movs	r3, #23
 8006796:	18fb      	adds	r3, r7, r3
 8006798:	781b      	ldrb	r3, [r3, #0]
}
 800679a:	0018      	movs	r0, r3
 800679c:	46bd      	mov	sp, r7
 800679e:	b006      	add	sp, #24
 80067a0:	bdb0      	pop	{r4, r5, r7, pc}

080067a2 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 80067a2:	b5b0      	push	{r4, r5, r7, lr}
 80067a4:	b084      	sub	sp, #16
 80067a6:	af00      	add	r7, sp, #0
 80067a8:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 80067b0:	250f      	movs	r5, #15
 80067b2:	197c      	adds	r4, r7, r5
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	2101      	movs	r1, #1
 80067b8:	0018      	movs	r0, r3
 80067ba:	f7ff fef3 	bl	80065a4 <dir_alloc>
 80067be:	0003      	movs	r3, r0
 80067c0:	7023      	strb	r3, [r4, #0]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 80067c2:	197b      	adds	r3, r7, r5
 80067c4:	781b      	ldrb	r3, [r3, #0]
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d11f      	bne.n	800680a <dir_register+0x68>
		res = move_window(fs, dp->sect);
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	69da      	ldr	r2, [r3, #28]
 80067ce:	197c      	adds	r4, r7, r5
 80067d0:	68bb      	ldr	r3, [r7, #8]
 80067d2:	0011      	movs	r1, r2
 80067d4:	0018      	movs	r0, r3
 80067d6:	f7ff f9d7 	bl	8005b88 <move_window>
 80067da:	0003      	movs	r3, r0
 80067dc:	7023      	strb	r3, [r4, #0]
		if (res == FR_OK) {
 80067de:	197b      	adds	r3, r7, r5
 80067e0:	781b      	ldrb	r3, [r3, #0]
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d111      	bne.n	800680a <dir_register+0x68>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	6a1b      	ldr	r3, [r3, #32]
 80067ea:	2220      	movs	r2, #32
 80067ec:	2100      	movs	r1, #0
 80067ee:	0018      	movs	r0, r3
 80067f0:	f7fe ff8d 	bl	800570e <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	6a18      	ldr	r0, [r3, #32]
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	3324      	adds	r3, #36	@ 0x24
 80067fc:	220b      	movs	r2, #11
 80067fe:	0019      	movs	r1, r3
 8006800:	f7fe ff66 	bl	80056d0 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 8006804:	68bb      	ldr	r3, [r7, #8]
 8006806:	2201      	movs	r2, #1
 8006808:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800680a:	230f      	movs	r3, #15
 800680c:	18fb      	adds	r3, r7, r3
 800680e:	781b      	ldrb	r3, [r3, #0]
}
 8006810:	0018      	movs	r0, r3
 8006812:	46bd      	mov	sp, r7
 8006814:	b004      	add	sp, #16
 8006816:	bdb0      	pop	{r4, r5, r7, pc}

08006818 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8006818:	b580      	push	{r7, lr}
 800681a:	b088      	sub	sp, #32
 800681c:	af00      	add	r7, sp, #0
 800681e:	6078      	str	r0, [r7, #4]
 8006820:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 8006822:	683b      	ldr	r3, [r7, #0]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	60fb      	str	r3, [r7, #12]
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	3324      	adds	r3, #36	@ 0x24
 800682c:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800682e:	68bb      	ldr	r3, [r7, #8]
 8006830:	220b      	movs	r2, #11
 8006832:	2120      	movs	r1, #32
 8006834:	0018      	movs	r0, r3
 8006836:	f7fe ff6a 	bl	800570e <mem_set>
	si = i = 0; ni = 8;
 800683a:	2300      	movs	r3, #0
 800683c:	613b      	str	r3, [r7, #16]
 800683e:	693b      	ldr	r3, [r7, #16]
 8006840:	61fb      	str	r3, [r7, #28]
 8006842:	2308      	movs	r3, #8
 8006844:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 8006846:	69fb      	ldr	r3, [r7, #28]
 8006848:	1c5a      	adds	r2, r3, #1
 800684a:	61fa      	str	r2, [r7, #28]
 800684c:	68fa      	ldr	r2, [r7, #12]
 800684e:	18d2      	adds	r2, r2, r3
 8006850:	211b      	movs	r1, #27
 8006852:	187b      	adds	r3, r7, r1
 8006854:	7812      	ldrb	r2, [r2, #0]
 8006856:	701a      	strb	r2, [r3, #0]
		if (c <= ' ') break; 			/* Break if end of the path name */
 8006858:	000a      	movs	r2, r1
 800685a:	18bb      	adds	r3, r7, r2
 800685c:	781b      	ldrb	r3, [r3, #0]
 800685e:	2b20      	cmp	r3, #32
 8006860:	d800      	bhi.n	8006864 <create_name+0x4c>
 8006862:	e062      	b.n	800692a <create_name+0x112>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8006864:	18bb      	adds	r3, r7, r2
 8006866:	781b      	ldrb	r3, [r3, #0]
 8006868:	2b2f      	cmp	r3, #47	@ 0x2f
 800686a:	d007      	beq.n	800687c <create_name+0x64>
 800686c:	18bb      	adds	r3, r7, r2
 800686e:	781b      	ldrb	r3, [r3, #0]
 8006870:	2b5c      	cmp	r3, #92	@ 0x5c
 8006872:	d110      	bne.n	8006896 <create_name+0x7e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8006874:	e002      	b.n	800687c <create_name+0x64>
 8006876:	69fb      	ldr	r3, [r7, #28]
 8006878:	3301      	adds	r3, #1
 800687a:	61fb      	str	r3, [r7, #28]
 800687c:	68fa      	ldr	r2, [r7, #12]
 800687e:	69fb      	ldr	r3, [r7, #28]
 8006880:	18d3      	adds	r3, r2, r3
 8006882:	781b      	ldrb	r3, [r3, #0]
 8006884:	2b2f      	cmp	r3, #47	@ 0x2f
 8006886:	d0f6      	beq.n	8006876 <create_name+0x5e>
 8006888:	68fa      	ldr	r2, [r7, #12]
 800688a:	69fb      	ldr	r3, [r7, #28]
 800688c:	18d3      	adds	r3, r2, r3
 800688e:	781b      	ldrb	r3, [r3, #0]
 8006890:	2b5c      	cmp	r3, #92	@ 0x5c
 8006892:	d0f0      	beq.n	8006876 <create_name+0x5e>
			break;
 8006894:	e04a      	b.n	800692c <create_name+0x114>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 8006896:	231b      	movs	r3, #27
 8006898:	18fb      	adds	r3, r7, r3
 800689a:	781b      	ldrb	r3, [r3, #0]
 800689c:	2b2e      	cmp	r3, #46	@ 0x2e
 800689e:	d003      	beq.n	80068a8 <create_name+0x90>
 80068a0:	693a      	ldr	r2, [r7, #16]
 80068a2:	697b      	ldr	r3, [r7, #20]
 80068a4:	429a      	cmp	r2, r3
 80068a6:	d30e      	bcc.n	80068c6 <create_name+0xae>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 80068a8:	697b      	ldr	r3, [r7, #20]
 80068aa:	2b0b      	cmp	r3, #11
 80068ac:	d004      	beq.n	80068b8 <create_name+0xa0>
 80068ae:	231b      	movs	r3, #27
 80068b0:	18fb      	adds	r3, r7, r3
 80068b2:	781b      	ldrb	r3, [r3, #0]
 80068b4:	2b2e      	cmp	r3, #46	@ 0x2e
 80068b6:	d001      	beq.n	80068bc <create_name+0xa4>
 80068b8:	2306      	movs	r3, #6
 80068ba:	e054      	b.n	8006966 <create_name+0x14e>
			i = 8; ni = 11;				/* Goto extension */
 80068bc:	2308      	movs	r3, #8
 80068be:	613b      	str	r3, [r7, #16]
 80068c0:	230b      	movs	r3, #11
 80068c2:	617b      	str	r3, [r7, #20]
			continue;
 80068c4:	e030      	b.n	8006928 <create_name+0x110>
		}
		if (c >= 0x80) {				/* Extended character? */
 80068c6:	211b      	movs	r1, #27
 80068c8:	187b      	adds	r3, r7, r1
 80068ca:	781b      	ldrb	r3, [r3, #0]
 80068cc:	b25b      	sxtb	r3, r3
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	da07      	bge.n	80068e2 <create_name+0xca>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 80068d2:	187b      	adds	r3, r7, r1
 80068d4:	781b      	ldrb	r3, [r3, #0]
 80068d6:	3b80      	subs	r3, #128	@ 0x80
 80068d8:	001a      	movs	r2, r3
 80068da:	187b      	adds	r3, r7, r1
 80068dc:	4924      	ldr	r1, [pc, #144]	@ (8006970 <create_name+0x158>)
 80068de:	5c8a      	ldrb	r2, [r1, r2]
 80068e0:	701a      	strb	r2, [r3, #0]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 80068e2:	231b      	movs	r3, #27
 80068e4:	18fb      	adds	r3, r7, r3
 80068e6:	781a      	ldrb	r2, [r3, #0]
 80068e8:	4b22      	ldr	r3, [pc, #136]	@ (8006974 <create_name+0x15c>)
 80068ea:	0011      	movs	r1, r2
 80068ec:	0018      	movs	r0, r3
 80068ee:	f7fe ff4c 	bl	800578a <chk_chr>
 80068f2:	1e03      	subs	r3, r0, #0
 80068f4:	d001      	beq.n	80068fa <create_name+0xe2>
 80068f6:	2306      	movs	r3, #6
 80068f8:	e035      	b.n	8006966 <create_name+0x14e>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 80068fa:	221b      	movs	r2, #27
 80068fc:	18bb      	adds	r3, r7, r2
 80068fe:	781b      	ldrb	r3, [r3, #0]
 8006900:	2b60      	cmp	r3, #96	@ 0x60
 8006902:	d908      	bls.n	8006916 <create_name+0xfe>
 8006904:	18bb      	adds	r3, r7, r2
 8006906:	781b      	ldrb	r3, [r3, #0]
 8006908:	2b7a      	cmp	r3, #122	@ 0x7a
 800690a:	d804      	bhi.n	8006916 <create_name+0xfe>
 800690c:	18bb      	adds	r3, r7, r2
 800690e:	18ba      	adds	r2, r7, r2
 8006910:	7812      	ldrb	r2, [r2, #0]
 8006912:	3a20      	subs	r2, #32
 8006914:	701a      	strb	r2, [r3, #0]
			sfn[i++] = c;
 8006916:	693b      	ldr	r3, [r7, #16]
 8006918:	1c5a      	adds	r2, r3, #1
 800691a:	613a      	str	r2, [r7, #16]
 800691c:	68ba      	ldr	r2, [r7, #8]
 800691e:	18d3      	adds	r3, r2, r3
 8006920:	221b      	movs	r2, #27
 8006922:	18ba      	adds	r2, r7, r2
 8006924:	7812      	ldrb	r2, [r2, #0]
 8006926:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8006928:	e78d      	b.n	8006846 <create_name+0x2e>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800692a:	46c0      	nop			@ (mov r8, r8)
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 800692c:	68fa      	ldr	r2, [r7, #12]
 800692e:	69fb      	ldr	r3, [r7, #28]
 8006930:	18d2      	adds	r2, r2, r3
 8006932:	683b      	ldr	r3, [r7, #0]
 8006934:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 8006936:	693b      	ldr	r3, [r7, #16]
 8006938:	2b00      	cmp	r3, #0
 800693a:	d101      	bne.n	8006940 <create_name+0x128>
 800693c:	2306      	movs	r3, #6
 800693e:	e012      	b.n	8006966 <create_name+0x14e>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8006940:	68bb      	ldr	r3, [r7, #8]
 8006942:	781b      	ldrb	r3, [r3, #0]
 8006944:	2be5      	cmp	r3, #229	@ 0xe5
 8006946:	d102      	bne.n	800694e <create_name+0x136>
 8006948:	68bb      	ldr	r3, [r7, #8]
 800694a:	2205      	movs	r2, #5
 800694c:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800694e:	231b      	movs	r3, #27
 8006950:	18fb      	adds	r3, r7, r3
 8006952:	781b      	ldrb	r3, [r3, #0]
 8006954:	2b20      	cmp	r3, #32
 8006956:	d801      	bhi.n	800695c <create_name+0x144>
 8006958:	2204      	movs	r2, #4
 800695a:	e000      	b.n	800695e <create_name+0x146>
 800695c:	2200      	movs	r2, #0
 800695e:	68bb      	ldr	r3, [r7, #8]
 8006960:	330b      	adds	r3, #11
 8006962:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8006964:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 8006966:	0018      	movs	r0, r3
 8006968:	46bd      	mov	sp, r7
 800696a:	b008      	add	sp, #32
 800696c:	bd80      	pop	{r7, pc}
 800696e:	46c0      	nop			@ (mov r8, r8)
 8006970:	0800beb4 	.word	0x0800beb4
 8006974:	0800bd40 	.word	0x0800bd40

08006978 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8006978:	b5b0      	push	{r4, r5, r7, lr}
 800697a:	b086      	sub	sp, #24
 800697c:	af00      	add	r7, sp, #0
 800697e:	6078      	str	r0, [r7, #4]
 8006980:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8006986:	693b      	ldr	r3, [r7, #16]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800698c:	e002      	b.n	8006994 <follow_path+0x1c>
 800698e:	683b      	ldr	r3, [r7, #0]
 8006990:	3301      	adds	r3, #1
 8006992:	603b      	str	r3, [r7, #0]
 8006994:	683b      	ldr	r3, [r7, #0]
 8006996:	781b      	ldrb	r3, [r3, #0]
 8006998:	2b2f      	cmp	r3, #47	@ 0x2f
 800699a:	d0f8      	beq.n	800698e <follow_path+0x16>
 800699c:	683b      	ldr	r3, [r7, #0]
 800699e:	781b      	ldrb	r3, [r3, #0]
 80069a0:	2b5c      	cmp	r3, #92	@ 0x5c
 80069a2:	d0f4      	beq.n	800698e <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 80069a4:	693b      	ldr	r3, [r7, #16]
 80069a6:	2200      	movs	r2, #0
 80069a8:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 80069aa:	683b      	ldr	r3, [r7, #0]
 80069ac:	781b      	ldrb	r3, [r3, #0]
 80069ae:	2b1f      	cmp	r3, #31
 80069b0:	d80d      	bhi.n	80069ce <follow_path+0x56>
		dp->fn[NSFLAG] = NS_NONAME;
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	222f      	movs	r2, #47	@ 0x2f
 80069b6:	2180      	movs	r1, #128	@ 0x80
 80069b8:	5499      	strb	r1, [r3, r2]
		res = dir_sdi(dp, 0);
 80069ba:	2317      	movs	r3, #23
 80069bc:	18fc      	adds	r4, r7, r3
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	2100      	movs	r1, #0
 80069c2:	0018      	movs	r0, r3
 80069c4:	f7ff fca7 	bl	8006316 <dir_sdi>
 80069c8:	0003      	movs	r3, r0
 80069ca:	7023      	strb	r3, [r4, #0]
 80069cc:	e052      	b.n	8006a74 <follow_path+0xfc>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80069ce:	2517      	movs	r5, #23
 80069d0:	197c      	adds	r4, r7, r5
 80069d2:	003a      	movs	r2, r7
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	0011      	movs	r1, r2
 80069d8:	0018      	movs	r0, r3
 80069da:	f7ff ff1d 	bl	8006818 <create_name>
 80069de:	0003      	movs	r3, r0
 80069e0:	7023      	strb	r3, [r4, #0]
			if (res != FR_OK) break;
 80069e2:	197b      	adds	r3, r7, r5
 80069e4:	781b      	ldrb	r3, [r3, #0]
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d13f      	bne.n	8006a6a <follow_path+0xf2>
			res = dir_find(dp);				/* Find an object with the segment name */
 80069ea:	197c      	adds	r4, r7, r5
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	0018      	movs	r0, r3
 80069f0:	f7ff fe6f 	bl	80066d2 <dir_find>
 80069f4:	0003      	movs	r3, r0
 80069f6:	7023      	strb	r3, [r4, #0]
			ns = dp->fn[NSFLAG];
 80069f8:	200b      	movs	r0, #11
 80069fa:	183b      	adds	r3, r7, r0
 80069fc:	687a      	ldr	r2, [r7, #4]
 80069fe:	212f      	movs	r1, #47	@ 0x2f
 8006a00:	5c52      	ldrb	r2, [r2, r1]
 8006a02:	701a      	strb	r2, [r3, #0]
			if (res != FR_OK) {				/* Failed to find the object */
 8006a04:	197b      	adds	r3, r7, r5
 8006a06:	781b      	ldrb	r3, [r3, #0]
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d00c      	beq.n	8006a26 <follow_path+0xae>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8006a0c:	197b      	adds	r3, r7, r5
 8006a0e:	781b      	ldrb	r3, [r3, #0]
 8006a10:	2b04      	cmp	r3, #4
 8006a12:	d12c      	bne.n	8006a6e <follow_path+0xf6>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8006a14:	183b      	adds	r3, r7, r0
 8006a16:	781b      	ldrb	r3, [r3, #0]
 8006a18:	2204      	movs	r2, #4
 8006a1a:	4013      	ands	r3, r2
 8006a1c:	d127      	bne.n	8006a6e <follow_path+0xf6>
 8006a1e:	197b      	adds	r3, r7, r5
 8006a20:	2205      	movs	r2, #5
 8006a22:	701a      	strb	r2, [r3, #0]
					}
				}
				break;
 8006a24:	e023      	b.n	8006a6e <follow_path+0xf6>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8006a26:	230b      	movs	r3, #11
 8006a28:	18fb      	adds	r3, r7, r3
 8006a2a:	781b      	ldrb	r3, [r3, #0]
 8006a2c:	2204      	movs	r2, #4
 8006a2e:	4013      	ands	r3, r2
 8006a30:	d11f      	bne.n	8006a72 <follow_path+0xfa>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8006a32:	693b      	ldr	r3, [r7, #16]
 8006a34:	799b      	ldrb	r3, [r3, #6]
 8006a36:	001a      	movs	r2, r3
 8006a38:	2310      	movs	r3, #16
 8006a3a:	4013      	ands	r3, r2
 8006a3c:	d104      	bne.n	8006a48 <follow_path+0xd0>
				res = FR_NO_PATH; break;
 8006a3e:	2317      	movs	r3, #23
 8006a40:	18fb      	adds	r3, r7, r3
 8006a42:	2205      	movs	r2, #5
 8006a44:	701a      	strb	r2, [r3, #0]
 8006a46:	e015      	b.n	8006a74 <follow_path+0xfc>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	3334      	adds	r3, #52	@ 0x34
 8006a4c:	001a      	movs	r2, r3
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	695b      	ldr	r3, [r3, #20]
 8006a52:	05db      	lsls	r3, r3, #23
 8006a54:	0ddb      	lsrs	r3, r3, #23
 8006a56:	18d2      	adds	r2, r2, r3
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	0011      	movs	r1, r2
 8006a5c:	0018      	movs	r0, r3
 8006a5e:	f7ff fdf9 	bl	8006654 <ld_clust>
 8006a62:	0002      	movs	r2, r0
 8006a64:	693b      	ldr	r3, [r7, #16]
 8006a66:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8006a68:	e7b1      	b.n	80069ce <follow_path+0x56>
			if (res != FR_OK) break;
 8006a6a:	46c0      	nop			@ (mov r8, r8)
 8006a6c:	e002      	b.n	8006a74 <follow_path+0xfc>
				break;
 8006a6e:	46c0      	nop			@ (mov r8, r8)
 8006a70:	e000      	b.n	8006a74 <follow_path+0xfc>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8006a72:	46c0      	nop			@ (mov r8, r8)
			}
		}
	}

	return res;
 8006a74:	2317      	movs	r3, #23
 8006a76:	18fb      	adds	r3, r7, r3
 8006a78:	781b      	ldrb	r3, [r3, #0]
}
 8006a7a:	0018      	movs	r0, r3
 8006a7c:	46bd      	mov	sp, r7
 8006a7e:	b006      	add	sp, #24
 8006a80:	bdb0      	pop	{r4, r5, r7, pc}

08006a82 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8006a82:	b580      	push	{r7, lr}
 8006a84:	b086      	sub	sp, #24
 8006a86:	af00      	add	r7, sp, #0
 8006a88:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8006a8a:	2301      	movs	r3, #1
 8006a8c:	425b      	negs	r3, r3
 8006a8e:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d031      	beq.n	8006afc <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	617b      	str	r3, [r7, #20]
 8006a9e:	e002      	b.n	8006aa6 <get_ldnumber+0x24>
 8006aa0:	697b      	ldr	r3, [r7, #20]
 8006aa2:	3301      	adds	r3, #1
 8006aa4:	617b      	str	r3, [r7, #20]
 8006aa6:	697b      	ldr	r3, [r7, #20]
 8006aa8:	781b      	ldrb	r3, [r3, #0]
 8006aaa:	2b20      	cmp	r3, #32
 8006aac:	d903      	bls.n	8006ab6 <get_ldnumber+0x34>
 8006aae:	697b      	ldr	r3, [r7, #20]
 8006ab0:	781b      	ldrb	r3, [r3, #0]
 8006ab2:	2b3a      	cmp	r3, #58	@ 0x3a
 8006ab4:	d1f4      	bne.n	8006aa0 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8006ab6:	697b      	ldr	r3, [r7, #20]
 8006ab8:	781b      	ldrb	r3, [r3, #0]
 8006aba:	2b3a      	cmp	r3, #58	@ 0x3a
 8006abc:	d11c      	bne.n	8006af8 <get_ldnumber+0x76>
			tp = *path;
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	1c5a      	adds	r2, r3, #1
 8006ac8:	60fa      	str	r2, [r7, #12]
 8006aca:	781b      	ldrb	r3, [r3, #0]
 8006acc:	3b30      	subs	r3, #48	@ 0x30
 8006ace:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8006ad0:	68bb      	ldr	r3, [r7, #8]
 8006ad2:	2b09      	cmp	r3, #9
 8006ad4:	d80e      	bhi.n	8006af4 <get_ldnumber+0x72>
 8006ad6:	68fa      	ldr	r2, [r7, #12]
 8006ad8:	697b      	ldr	r3, [r7, #20]
 8006ada:	429a      	cmp	r2, r3
 8006adc:	d10a      	bne.n	8006af4 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8006ade:	68bb      	ldr	r3, [r7, #8]
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d107      	bne.n	8006af4 <get_ldnumber+0x72>
					vol = (int)i;
 8006ae4:	68bb      	ldr	r3, [r7, #8]
 8006ae6:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8006ae8:	697b      	ldr	r3, [r7, #20]
 8006aea:	3301      	adds	r3, #1
 8006aec:	617b      	str	r3, [r7, #20]
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	697a      	ldr	r2, [r7, #20]
 8006af2:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8006af4:	693b      	ldr	r3, [r7, #16]
 8006af6:	e002      	b.n	8006afe <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8006af8:	2300      	movs	r3, #0
 8006afa:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8006afc:	693b      	ldr	r3, [r7, #16]
}
 8006afe:	0018      	movs	r0, r3
 8006b00:	46bd      	mov	sp, r7
 8006b02:	b006      	add	sp, #24
 8006b04:	bd80      	pop	{r7, pc}
	...

08006b08 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8006b08:	b580      	push	{r7, lr}
 8006b0a:	b082      	sub	sp, #8
 8006b0c:	af00      	add	r7, sp, #0
 8006b0e:	6078      	str	r0, [r7, #4]
 8006b10:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	2200      	movs	r2, #0
 8006b16:	70da      	strb	r2, [r3, #3]
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	2201      	movs	r2, #1
 8006b1c:	4252      	negs	r2, r2
 8006b1e:	631a      	str	r2, [r3, #48]	@ 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8006b20:	683a      	ldr	r2, [r7, #0]
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	0011      	movs	r1, r2
 8006b26:	0018      	movs	r0, r3
 8006b28:	f7ff f82e 	bl	8005b88 <move_window>
 8006b2c:	1e03      	subs	r3, r0, #0
 8006b2e:	d001      	beq.n	8006b34 <check_fs+0x2c>
 8006b30:	2304      	movs	r3, #4
 8006b32:	e037      	b.n	8006ba4 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	3334      	adds	r3, #52	@ 0x34
 8006b38:	33ff      	adds	r3, #255	@ 0xff
 8006b3a:	33ff      	adds	r3, #255	@ 0xff
 8006b3c:	0018      	movs	r0, r3
 8006b3e:	f7fe fd43 	bl	80055c8 <ld_word>
 8006b42:	0003      	movs	r3, r0
 8006b44:	001a      	movs	r2, r3
 8006b46:	4b19      	ldr	r3, [pc, #100]	@ (8006bac <check_fs+0xa4>)
 8006b48:	429a      	cmp	r2, r3
 8006b4a:	d001      	beq.n	8006b50 <check_fs+0x48>
 8006b4c:	2303      	movs	r3, #3
 8006b4e:	e029      	b.n	8006ba4 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	2234      	movs	r2, #52	@ 0x34
 8006b54:	5c9b      	ldrb	r3, [r3, r2]
 8006b56:	2be9      	cmp	r3, #233	@ 0xe9
 8006b58:	d009      	beq.n	8006b6e <check_fs+0x66>
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	2234      	movs	r2, #52	@ 0x34
 8006b5e:	5c9b      	ldrb	r3, [r3, r2]
 8006b60:	2beb      	cmp	r3, #235	@ 0xeb
 8006b62:	d11e      	bne.n	8006ba2 <check_fs+0x9a>
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	2236      	movs	r2, #54	@ 0x36
 8006b68:	5c9b      	ldrb	r3, [r3, r2]
 8006b6a:	2b90      	cmp	r3, #144	@ 0x90
 8006b6c:	d119      	bne.n	8006ba2 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	3334      	adds	r3, #52	@ 0x34
 8006b72:	3336      	adds	r3, #54	@ 0x36
 8006b74:	0018      	movs	r0, r3
 8006b76:	f7fe fd42 	bl	80055fe <ld_dword>
 8006b7a:	0003      	movs	r3, r0
 8006b7c:	021b      	lsls	r3, r3, #8
 8006b7e:	0a1b      	lsrs	r3, r3, #8
 8006b80:	4a0b      	ldr	r2, [pc, #44]	@ (8006bb0 <check_fs+0xa8>)
 8006b82:	4293      	cmp	r3, r2
 8006b84:	d101      	bne.n	8006b8a <check_fs+0x82>
 8006b86:	2300      	movs	r3, #0
 8006b88:	e00c      	b.n	8006ba4 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	3334      	adds	r3, #52	@ 0x34
 8006b8e:	3352      	adds	r3, #82	@ 0x52
 8006b90:	0018      	movs	r0, r3
 8006b92:	f7fe fd34 	bl	80055fe <ld_dword>
 8006b96:	0003      	movs	r3, r0
 8006b98:	4a06      	ldr	r2, [pc, #24]	@ (8006bb4 <check_fs+0xac>)
 8006b9a:	4293      	cmp	r3, r2
 8006b9c:	d101      	bne.n	8006ba2 <check_fs+0x9a>
 8006b9e:	2300      	movs	r3, #0
 8006ba0:	e000      	b.n	8006ba4 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8006ba2:	2302      	movs	r3, #2
}
 8006ba4:	0018      	movs	r0, r3
 8006ba6:	46bd      	mov	sp, r7
 8006ba8:	b002      	add	sp, #8
 8006baa:	bd80      	pop	{r7, pc}
 8006bac:	0000aa55 	.word	0x0000aa55
 8006bb0:	00544146 	.word	0x00544146
 8006bb4:	33544146 	.word	0x33544146

08006bb8 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8006bb8:	b5b0      	push	{r4, r5, r7, lr}
 8006bba:	b096      	sub	sp, #88	@ 0x58
 8006bbc:	af00      	add	r7, sp, #0
 8006bbe:	60f8      	str	r0, [r7, #12]
 8006bc0:	60b9      	str	r1, [r7, #8]
 8006bc2:	1dfb      	adds	r3, r7, #7
 8006bc4:	701a      	strb	r2, [r3, #0]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8006bc6:	68bb      	ldr	r3, [r7, #8]
 8006bc8:	2200      	movs	r2, #0
 8006bca:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	0018      	movs	r0, r3
 8006bd0:	f7ff ff57 	bl	8006a82 <get_ldnumber>
 8006bd4:	0003      	movs	r3, r0
 8006bd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8006bd8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	da01      	bge.n	8006be2 <find_volume+0x2a>
 8006bde:	230b      	movs	r3, #11
 8006be0:	e250      	b.n	8007084 <find_volume+0x4cc>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8006be2:	4bb6      	ldr	r3, [pc, #728]	@ (8006ebc <find_volume+0x304>)
 8006be4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8006be6:	0092      	lsls	r2, r2, #2
 8006be8:	58d3      	ldr	r3, [r2, r3]
 8006bea:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8006bec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d101      	bne.n	8006bf6 <find_volume+0x3e>
 8006bf2:	230c      	movs	r3, #12
 8006bf4:	e246      	b.n	8007084 <find_volume+0x4cc>

	ENTER_FF(fs);						/* Lock the volume */
 8006bf6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006bf8:	0018      	movs	r0, r3
 8006bfa:	f7fe fddf 	bl	80057bc <lock_fs>
 8006bfe:	1e03      	subs	r3, r0, #0
 8006c00:	d101      	bne.n	8006c06 <find_volume+0x4e>
 8006c02:	230f      	movs	r3, #15
 8006c04:	e23e      	b.n	8007084 <find_volume+0x4cc>
	*rfs = fs;							/* Return pointer to the file system object */
 8006c06:	68bb      	ldr	r3, [r7, #8]
 8006c08:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006c0a:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8006c0c:	1dfb      	adds	r3, r7, #7
 8006c0e:	1dfa      	adds	r2, r7, #7
 8006c10:	7812      	ldrb	r2, [r2, #0]
 8006c12:	2101      	movs	r1, #1
 8006c14:	438a      	bics	r2, r1
 8006c16:	701a      	strb	r2, [r3, #0]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8006c18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c1a:	781b      	ldrb	r3, [r3, #0]
 8006c1c:	2b00      	cmp	r3, #0
 8006c1e:	d01b      	beq.n	8006c58 <find_volume+0xa0>
		stat = disk_status(fs->drv);
 8006c20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c22:	785b      	ldrb	r3, [r3, #1]
 8006c24:	2537      	movs	r5, #55	@ 0x37
 8006c26:	197c      	adds	r4, r7, r5
 8006c28:	0018      	movs	r0, r3
 8006c2a:	f7fe fc03 	bl	8005434 <disk_status>
 8006c2e:	0003      	movs	r3, r0
 8006c30:	7023      	strb	r3, [r4, #0]
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8006c32:	0029      	movs	r1, r5
 8006c34:	187b      	adds	r3, r7, r1
 8006c36:	781b      	ldrb	r3, [r3, #0]
 8006c38:	2201      	movs	r2, #1
 8006c3a:	4013      	ands	r3, r2
 8006c3c:	d10c      	bne.n	8006c58 <find_volume+0xa0>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8006c3e:	1dfb      	adds	r3, r7, #7
 8006c40:	781b      	ldrb	r3, [r3, #0]
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d006      	beq.n	8006c54 <find_volume+0x9c>
 8006c46:	187b      	adds	r3, r7, r1
 8006c48:	781b      	ldrb	r3, [r3, #0]
 8006c4a:	2204      	movs	r2, #4
 8006c4c:	4013      	ands	r3, r2
 8006c4e:	d001      	beq.n	8006c54 <find_volume+0x9c>
				return FR_WRITE_PROTECTED;
 8006c50:	230a      	movs	r3, #10
 8006c52:	e217      	b.n	8007084 <find_volume+0x4cc>
			}
			return FR_OK;				/* The file system object is valid */
 8006c54:	2300      	movs	r3, #0
 8006c56:	e215      	b.n	8007084 <find_volume+0x4cc>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8006c58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c5a:	2200      	movs	r2, #0
 8006c5c:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8006c5e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006c60:	b2da      	uxtb	r2, r3
 8006c62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c64:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8006c66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c68:	785b      	ldrb	r3, [r3, #1]
 8006c6a:	2537      	movs	r5, #55	@ 0x37
 8006c6c:	197c      	adds	r4, r7, r5
 8006c6e:	0018      	movs	r0, r3
 8006c70:	f7fe fc02 	bl	8005478 <disk_initialize>
 8006c74:	0003      	movs	r3, r0
 8006c76:	7023      	strb	r3, [r4, #0]
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8006c78:	197b      	adds	r3, r7, r5
 8006c7a:	781b      	ldrb	r3, [r3, #0]
 8006c7c:	2201      	movs	r2, #1
 8006c7e:	4013      	ands	r3, r2
 8006c80:	d001      	beq.n	8006c86 <find_volume+0xce>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8006c82:	2303      	movs	r3, #3
 8006c84:	e1fe      	b.n	8007084 <find_volume+0x4cc>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8006c86:	1dfb      	adds	r3, r7, #7
 8006c88:	781b      	ldrb	r3, [r3, #0]
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d007      	beq.n	8006c9e <find_volume+0xe6>
 8006c8e:	2337      	movs	r3, #55	@ 0x37
 8006c90:	18fb      	adds	r3, r7, r3
 8006c92:	781b      	ldrb	r3, [r3, #0]
 8006c94:	2204      	movs	r2, #4
 8006c96:	4013      	ands	r3, r2
 8006c98:	d001      	beq.n	8006c9e <find_volume+0xe6>
		return FR_WRITE_PROTECTED;
 8006c9a:	230a      	movs	r3, #10
 8006c9c:	e1f2      	b.n	8007084 <find_volume+0x4cc>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8006c9e:	2300      	movs	r3, #0
 8006ca0:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8006ca2:	2557      	movs	r5, #87	@ 0x57
 8006ca4:	197c      	adds	r4, r7, r5
 8006ca6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006ca8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006caa:	0011      	movs	r1, r2
 8006cac:	0018      	movs	r0, r3
 8006cae:	f7ff ff2b 	bl	8006b08 <check_fs>
 8006cb2:	0003      	movs	r3, r0
 8006cb4:	7023      	strb	r3, [r4, #0]
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8006cb6:	197b      	adds	r3, r7, r5
 8006cb8:	781b      	ldrb	r3, [r3, #0]
 8006cba:	2b02      	cmp	r3, #2
 8006cbc:	d14b      	bne.n	8006d56 <find_volume+0x19e>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8006cbe:	2300      	movs	r3, #0
 8006cc0:	643b      	str	r3, [r7, #64]	@ 0x40
 8006cc2:	e01d      	b.n	8006d00 <find_volume+0x148>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8006cc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006cc6:	3334      	adds	r3, #52	@ 0x34
 8006cc8:	001a      	movs	r2, r3
 8006cca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006ccc:	011b      	lsls	r3, r3, #4
 8006cce:	33bf      	adds	r3, #191	@ 0xbf
 8006cd0:	33ff      	adds	r3, #255	@ 0xff
 8006cd2:	18d3      	adds	r3, r2, r3
 8006cd4:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8006cd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006cd8:	3304      	adds	r3, #4
 8006cda:	781b      	ldrb	r3, [r3, #0]
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d006      	beq.n	8006cee <find_volume+0x136>
 8006ce0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006ce2:	3308      	adds	r3, #8
 8006ce4:	0018      	movs	r0, r3
 8006ce6:	f7fe fc8a 	bl	80055fe <ld_dword>
 8006cea:	0003      	movs	r3, r0
 8006cec:	e000      	b.n	8006cf0 <find_volume+0x138>
 8006cee:	2300      	movs	r3, #0
 8006cf0:	2214      	movs	r2, #20
 8006cf2:	18ba      	adds	r2, r7, r2
 8006cf4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006cf6:	0089      	lsls	r1, r1, #2
 8006cf8:	508b      	str	r3, [r1, r2]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8006cfa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006cfc:	3301      	adds	r3, #1
 8006cfe:	643b      	str	r3, [r7, #64]	@ 0x40
 8006d00:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006d02:	2b03      	cmp	r3, #3
 8006d04:	d9de      	bls.n	8006cc4 <find_volume+0x10c>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8006d06:	2300      	movs	r3, #0
 8006d08:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 8006d0a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d002      	beq.n	8006d16 <find_volume+0x15e>
 8006d10:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006d12:	3b01      	subs	r3, #1
 8006d14:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8006d16:	2314      	movs	r3, #20
 8006d18:	18fb      	adds	r3, r7, r3
 8006d1a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006d1c:	0092      	lsls	r2, r2, #2
 8006d1e:	58d3      	ldr	r3, [r2, r3]
 8006d20:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8006d22:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d008      	beq.n	8006d3a <find_volume+0x182>
 8006d28:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006d2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d2c:	0011      	movs	r1, r2
 8006d2e:	0018      	movs	r0, r3
 8006d30:	f7ff feea 	bl	8006b08 <check_fs>
 8006d34:	0003      	movs	r3, r0
 8006d36:	001a      	movs	r2, r3
 8006d38:	e000      	b.n	8006d3c <find_volume+0x184>
 8006d3a:	2203      	movs	r2, #3
 8006d3c:	2157      	movs	r1, #87	@ 0x57
 8006d3e:	187b      	adds	r3, r7, r1
 8006d40:	701a      	strb	r2, [r3, #0]
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8006d42:	187b      	adds	r3, r7, r1
 8006d44:	781b      	ldrb	r3, [r3, #0]
 8006d46:	2b01      	cmp	r3, #1
 8006d48:	d905      	bls.n	8006d56 <find_volume+0x19e>
 8006d4a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006d4c:	3301      	adds	r3, #1
 8006d4e:	643b      	str	r3, [r7, #64]	@ 0x40
 8006d50:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006d52:	2b03      	cmp	r3, #3
 8006d54:	d9df      	bls.n	8006d16 <find_volume+0x15e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8006d56:	2357      	movs	r3, #87	@ 0x57
 8006d58:	18fb      	adds	r3, r7, r3
 8006d5a:	781b      	ldrb	r3, [r3, #0]
 8006d5c:	2b04      	cmp	r3, #4
 8006d5e:	d101      	bne.n	8006d64 <find_volume+0x1ac>
 8006d60:	2301      	movs	r3, #1
 8006d62:	e18f      	b.n	8007084 <find_volume+0x4cc>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8006d64:	2357      	movs	r3, #87	@ 0x57
 8006d66:	18fb      	adds	r3, r7, r3
 8006d68:	781b      	ldrb	r3, [r3, #0]
 8006d6a:	2b01      	cmp	r3, #1
 8006d6c:	d901      	bls.n	8006d72 <find_volume+0x1ba>
 8006d6e:	230d      	movs	r3, #13
 8006d70:	e188      	b.n	8007084 <find_volume+0x4cc>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8006d72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d74:	3334      	adds	r3, #52	@ 0x34
 8006d76:	330b      	adds	r3, #11
 8006d78:	0018      	movs	r0, r3
 8006d7a:	f7fe fc25 	bl	80055c8 <ld_word>
 8006d7e:	0003      	movs	r3, r0
 8006d80:	001a      	movs	r2, r3
 8006d82:	2380      	movs	r3, #128	@ 0x80
 8006d84:	009b      	lsls	r3, r3, #2
 8006d86:	429a      	cmp	r2, r3
 8006d88:	d001      	beq.n	8006d8e <find_volume+0x1d6>
 8006d8a:	230d      	movs	r3, #13
 8006d8c:	e17a      	b.n	8007084 <find_volume+0x4cc>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8006d8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d90:	3334      	adds	r3, #52	@ 0x34
 8006d92:	3316      	adds	r3, #22
 8006d94:	0018      	movs	r0, r3
 8006d96:	f7fe fc17 	bl	80055c8 <ld_word>
 8006d9a:	0003      	movs	r3, r0
 8006d9c:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8006d9e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d107      	bne.n	8006db4 <find_volume+0x1fc>
 8006da4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006da6:	3334      	adds	r3, #52	@ 0x34
 8006da8:	3324      	adds	r3, #36	@ 0x24
 8006daa:	0018      	movs	r0, r3
 8006dac:	f7fe fc27 	bl	80055fe <ld_dword>
 8006db0:	0003      	movs	r3, r0
 8006db2:	64fb      	str	r3, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 8006db4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006db6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006db8:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8006dba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006dbc:	2244      	movs	r2, #68	@ 0x44
 8006dbe:	5c9a      	ldrb	r2, [r3, r2]
 8006dc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006dc2:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8006dc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006dc6:	789b      	ldrb	r3, [r3, #2]
 8006dc8:	2b01      	cmp	r3, #1
 8006dca:	d005      	beq.n	8006dd8 <find_volume+0x220>
 8006dcc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006dce:	789b      	ldrb	r3, [r3, #2]
 8006dd0:	2b02      	cmp	r3, #2
 8006dd2:	d001      	beq.n	8006dd8 <find_volume+0x220>
 8006dd4:	230d      	movs	r3, #13
 8006dd6:	e155      	b.n	8007084 <find_volume+0x4cc>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8006dd8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006dda:	789b      	ldrb	r3, [r3, #2]
 8006ddc:	001a      	movs	r2, r3
 8006dde:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006de0:	4353      	muls	r3, r2
 8006de2:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8006de4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006de6:	2241      	movs	r2, #65	@ 0x41
 8006de8:	5c9b      	ldrb	r3, [r3, r2]
 8006dea:	001a      	movs	r2, r3
 8006dec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006dee:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8006df0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006df2:	895b      	ldrh	r3, [r3, #10]
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d007      	beq.n	8006e08 <find_volume+0x250>
 8006df8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006dfa:	895b      	ldrh	r3, [r3, #10]
 8006dfc:	001a      	movs	r2, r3
 8006dfe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e00:	895b      	ldrh	r3, [r3, #10]
 8006e02:	3b01      	subs	r3, #1
 8006e04:	4013      	ands	r3, r2
 8006e06:	d001      	beq.n	8006e0c <find_volume+0x254>
 8006e08:	230d      	movs	r3, #13
 8006e0a:	e13b      	b.n	8007084 <find_volume+0x4cc>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8006e0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e0e:	3334      	adds	r3, #52	@ 0x34
 8006e10:	3311      	adds	r3, #17
 8006e12:	0018      	movs	r0, r3
 8006e14:	f7fe fbd8 	bl	80055c8 <ld_word>
 8006e18:	0003      	movs	r3, r0
 8006e1a:	001a      	movs	r2, r3
 8006e1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e1e:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8006e20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e22:	891b      	ldrh	r3, [r3, #8]
 8006e24:	220f      	movs	r2, #15
 8006e26:	4013      	ands	r3, r2
 8006e28:	b29b      	uxth	r3, r3
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d001      	beq.n	8006e32 <find_volume+0x27a>
 8006e2e:	230d      	movs	r3, #13
 8006e30:	e128      	b.n	8007084 <find_volume+0x4cc>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8006e32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e34:	3334      	adds	r3, #52	@ 0x34
 8006e36:	3313      	adds	r3, #19
 8006e38:	0018      	movs	r0, r3
 8006e3a:	f7fe fbc5 	bl	80055c8 <ld_word>
 8006e3e:	0003      	movs	r3, r0
 8006e40:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8006e42:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d107      	bne.n	8006e58 <find_volume+0x2a0>
 8006e48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e4a:	3334      	adds	r3, #52	@ 0x34
 8006e4c:	3320      	adds	r3, #32
 8006e4e:	0018      	movs	r0, r3
 8006e50:	f7fe fbd5 	bl	80055fe <ld_dword>
 8006e54:	0003      	movs	r3, r0
 8006e56:	64bb      	str	r3, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8006e58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e5a:	3334      	adds	r3, #52	@ 0x34
 8006e5c:	330e      	adds	r3, #14
 8006e5e:	252e      	movs	r5, #46	@ 0x2e
 8006e60:	197c      	adds	r4, r7, r5
 8006e62:	0018      	movs	r0, r3
 8006e64:	f7fe fbb0 	bl	80055c8 <ld_word>
 8006e68:	0003      	movs	r3, r0
 8006e6a:	8023      	strh	r3, [r4, #0]
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8006e6c:	197b      	adds	r3, r7, r5
 8006e6e:	881b      	ldrh	r3, [r3, #0]
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d101      	bne.n	8006e78 <find_volume+0x2c0>
 8006e74:	230d      	movs	r3, #13
 8006e76:	e105      	b.n	8007084 <find_volume+0x4cc>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8006e78:	232e      	movs	r3, #46	@ 0x2e
 8006e7a:	18fb      	adds	r3, r7, r3
 8006e7c:	881a      	ldrh	r2, [r3, #0]
 8006e7e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006e80:	18d3      	adds	r3, r2, r3
 8006e82:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8006e84:	8912      	ldrh	r2, [r2, #8]
 8006e86:	0912      	lsrs	r2, r2, #4
 8006e88:	b292      	uxth	r2, r2
 8006e8a:	189b      	adds	r3, r3, r2
 8006e8c:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8006e8e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006e90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e92:	429a      	cmp	r2, r3
 8006e94:	d201      	bcs.n	8006e9a <find_volume+0x2e2>
 8006e96:	230d      	movs	r3, #13
 8006e98:	e0f4      	b.n	8007084 <find_volume+0x4cc>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8006e9a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006e9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e9e:	1ad2      	subs	r2, r2, r3
 8006ea0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ea2:	895b      	ldrh	r3, [r3, #10]
 8006ea4:	0019      	movs	r1, r3
 8006ea6:	0010      	movs	r0, r2
 8006ea8:	f7f9 f940 	bl	800012c <__udivsi3>
 8006eac:	0003      	movs	r3, r0
 8006eae:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8006eb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d104      	bne.n	8006ec0 <find_volume+0x308>
 8006eb6:	230d      	movs	r3, #13
 8006eb8:	e0e4      	b.n	8007084 <find_volume+0x4cc>
 8006eba:	46c0      	nop			@ (mov r8, r8)
 8006ebc:	2000046c 	.word	0x2000046c
		fmt = FS_FAT32;
 8006ec0:	2157      	movs	r1, #87	@ 0x57
 8006ec2:	187b      	adds	r3, r7, r1
 8006ec4:	2203      	movs	r2, #3
 8006ec6:	701a      	strb	r2, [r3, #0]
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8006ec8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006eca:	4a70      	ldr	r2, [pc, #448]	@ (800708c <find_volume+0x4d4>)
 8006ecc:	4293      	cmp	r3, r2
 8006ece:	d802      	bhi.n	8006ed6 <find_volume+0x31e>
 8006ed0:	187b      	adds	r3, r7, r1
 8006ed2:	2202      	movs	r2, #2
 8006ed4:	701a      	strb	r2, [r3, #0]
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8006ed6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ed8:	4a6d      	ldr	r2, [pc, #436]	@ (8007090 <find_volume+0x4d8>)
 8006eda:	4293      	cmp	r3, r2
 8006edc:	d803      	bhi.n	8006ee6 <find_volume+0x32e>
 8006ede:	2357      	movs	r3, #87	@ 0x57
 8006ee0:	18fb      	adds	r3, r7, r3
 8006ee2:	2201      	movs	r2, #1
 8006ee4:	701a      	strb	r2, [r3, #0]

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8006ee6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ee8:	1c9a      	adds	r2, r3, #2
 8006eea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006eec:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 8006eee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ef0:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006ef2:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8006ef4:	232e      	movs	r3, #46	@ 0x2e
 8006ef6:	18fb      	adds	r3, r7, r3
 8006ef8:	881a      	ldrh	r2, [r3, #0]
 8006efa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006efc:	18d2      	adds	r2, r2, r3
 8006efe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f00:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 8006f02:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8006f04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f06:	18d2      	adds	r2, r2, r3
 8006f08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f0a:	62da      	str	r2, [r3, #44]	@ 0x2c
		if (fmt == FS_FAT32) {
 8006f0c:	2357      	movs	r3, #87	@ 0x57
 8006f0e:	18fb      	adds	r3, r7, r3
 8006f10:	781b      	ldrb	r3, [r3, #0]
 8006f12:	2b03      	cmp	r3, #3
 8006f14:	d11d      	bne.n	8006f52 <find_volume+0x39a>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8006f16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f18:	3334      	adds	r3, #52	@ 0x34
 8006f1a:	332a      	adds	r3, #42	@ 0x2a
 8006f1c:	0018      	movs	r0, r3
 8006f1e:	f7fe fb53 	bl	80055c8 <ld_word>
 8006f22:	1e03      	subs	r3, r0, #0
 8006f24:	d001      	beq.n	8006f2a <find_volume+0x372>
 8006f26:	230d      	movs	r3, #13
 8006f28:	e0ac      	b.n	8007084 <find_volume+0x4cc>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8006f2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f2c:	891b      	ldrh	r3, [r3, #8]
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d001      	beq.n	8006f36 <find_volume+0x37e>
 8006f32:	230d      	movs	r3, #13
 8006f34:	e0a6      	b.n	8007084 <find_volume+0x4cc>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8006f36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f38:	3334      	adds	r3, #52	@ 0x34
 8006f3a:	332c      	adds	r3, #44	@ 0x2c
 8006f3c:	0018      	movs	r0, r3
 8006f3e:	f7fe fb5e 	bl	80055fe <ld_dword>
 8006f42:	0002      	movs	r2, r0
 8006f44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f46:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8006f48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f4a:	699b      	ldr	r3, [r3, #24]
 8006f4c:	009b      	lsls	r3, r3, #2
 8006f4e:	647b      	str	r3, [r7, #68]	@ 0x44
 8006f50:	e020      	b.n	8006f94 <find_volume+0x3dc>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8006f52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f54:	891b      	ldrh	r3, [r3, #8]
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d101      	bne.n	8006f5e <find_volume+0x3a6>
 8006f5a:	230d      	movs	r3, #13
 8006f5c:	e092      	b.n	8007084 <find_volume+0x4cc>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8006f5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f60:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006f62:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006f64:	18d2      	adds	r2, r2, r3
 8006f66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f68:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8006f6a:	2357      	movs	r3, #87	@ 0x57
 8006f6c:	18fb      	adds	r3, r7, r3
 8006f6e:	781b      	ldrb	r3, [r3, #0]
 8006f70:	2b02      	cmp	r3, #2
 8006f72:	d103      	bne.n	8006f7c <find_volume+0x3c4>
 8006f74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f76:	699b      	ldr	r3, [r3, #24]
 8006f78:	005b      	lsls	r3, r3, #1
 8006f7a:	e00a      	b.n	8006f92 <find_volume+0x3da>
 8006f7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f7e:	699a      	ldr	r2, [r3, #24]
 8006f80:	0013      	movs	r3, r2
 8006f82:	005b      	lsls	r3, r3, #1
 8006f84:	189b      	adds	r3, r3, r2
 8006f86:	085a      	lsrs	r2, r3, #1
 8006f88:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f8a:	699b      	ldr	r3, [r3, #24]
 8006f8c:	2101      	movs	r1, #1
 8006f8e:	400b      	ands	r3, r1
 8006f90:	18d3      	adds	r3, r2, r3
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8006f92:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8006f94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f96:	69da      	ldr	r2, [r3, #28]
 8006f98:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006f9a:	493e      	ldr	r1, [pc, #248]	@ (8007094 <find_volume+0x4dc>)
 8006f9c:	468c      	mov	ip, r1
 8006f9e:	4463      	add	r3, ip
 8006fa0:	0a5b      	lsrs	r3, r3, #9
 8006fa2:	429a      	cmp	r2, r3
 8006fa4:	d201      	bcs.n	8006faa <find_volume+0x3f2>
 8006fa6:	230d      	movs	r3, #13
 8006fa8:	e06c      	b.n	8007084 <find_volume+0x4cc>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8006faa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006fac:	2201      	movs	r2, #1
 8006fae:	4252      	negs	r2, r2
 8006fb0:	615a      	str	r2, [r3, #20]
 8006fb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006fb4:	695a      	ldr	r2, [r3, #20]
 8006fb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006fb8:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 8006fba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006fbc:	2280      	movs	r2, #128	@ 0x80
 8006fbe:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8006fc0:	2357      	movs	r3, #87	@ 0x57
 8006fc2:	18fb      	adds	r3, r7, r3
 8006fc4:	781b      	ldrb	r3, [r3, #0]
 8006fc6:	2b03      	cmp	r3, #3
 8006fc8:	d148      	bne.n	800705c <find_volume+0x4a4>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8006fca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006fcc:	3334      	adds	r3, #52	@ 0x34
 8006fce:	3330      	adds	r3, #48	@ 0x30
 8006fd0:	0018      	movs	r0, r3
 8006fd2:	f7fe faf9 	bl	80055c8 <ld_word>
 8006fd6:	0003      	movs	r3, r0
 8006fd8:	2b01      	cmp	r3, #1
 8006fda:	d13f      	bne.n	800705c <find_volume+0x4a4>
			&& move_window(fs, bsect + 1) == FR_OK)
 8006fdc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006fde:	1c5a      	adds	r2, r3, #1
 8006fe0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006fe2:	0011      	movs	r1, r2
 8006fe4:	0018      	movs	r0, r3
 8006fe6:	f7fe fdcf 	bl	8005b88 <move_window>
 8006fea:	1e03      	subs	r3, r0, #0
 8006fec:	d136      	bne.n	800705c <find_volume+0x4a4>
		{
			fs->fsi_flag = 0;
 8006fee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ff0:	2200      	movs	r2, #0
 8006ff2:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8006ff4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ff6:	3334      	adds	r3, #52	@ 0x34
 8006ff8:	33ff      	adds	r3, #255	@ 0xff
 8006ffa:	33ff      	adds	r3, #255	@ 0xff
 8006ffc:	0018      	movs	r0, r3
 8006ffe:	f7fe fae3 	bl	80055c8 <ld_word>
 8007002:	0003      	movs	r3, r0
 8007004:	001a      	movs	r2, r3
 8007006:	4b24      	ldr	r3, [pc, #144]	@ (8007098 <find_volume+0x4e0>)
 8007008:	429a      	cmp	r2, r3
 800700a:	d127      	bne.n	800705c <find_volume+0x4a4>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800700c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800700e:	3334      	adds	r3, #52	@ 0x34
 8007010:	0018      	movs	r0, r3
 8007012:	f7fe faf4 	bl	80055fe <ld_dword>
 8007016:	0003      	movs	r3, r0
 8007018:	4a20      	ldr	r2, [pc, #128]	@ (800709c <find_volume+0x4e4>)
 800701a:	4293      	cmp	r3, r2
 800701c:	d11e      	bne.n	800705c <find_volume+0x4a4>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800701e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007020:	3334      	adds	r3, #52	@ 0x34
 8007022:	33e5      	adds	r3, #229	@ 0xe5
 8007024:	33ff      	adds	r3, #255	@ 0xff
 8007026:	0018      	movs	r0, r3
 8007028:	f7fe fae9 	bl	80055fe <ld_dword>
 800702c:	0003      	movs	r3, r0
 800702e:	4a1c      	ldr	r2, [pc, #112]	@ (80070a0 <find_volume+0x4e8>)
 8007030:	4293      	cmp	r3, r2
 8007032:	d113      	bne.n	800705c <find_volume+0x4a4>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8007034:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007036:	3334      	adds	r3, #52	@ 0x34
 8007038:	33e9      	adds	r3, #233	@ 0xe9
 800703a:	33ff      	adds	r3, #255	@ 0xff
 800703c:	0018      	movs	r0, r3
 800703e:	f7fe fade 	bl	80055fe <ld_dword>
 8007042:	0002      	movs	r2, r0
 8007044:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007046:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8007048:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800704a:	3334      	adds	r3, #52	@ 0x34
 800704c:	33ed      	adds	r3, #237	@ 0xed
 800704e:	33ff      	adds	r3, #255	@ 0xff
 8007050:	0018      	movs	r0, r3
 8007052:	f7fe fad4 	bl	80055fe <ld_dword>
 8007056:	0002      	movs	r2, r0
 8007058:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800705a:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800705c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800705e:	2257      	movs	r2, #87	@ 0x57
 8007060:	18ba      	adds	r2, r7, r2
 8007062:	7812      	ldrb	r2, [r2, #0]
 8007064:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8007066:	4b0f      	ldr	r3, [pc, #60]	@ (80070a4 <find_volume+0x4ec>)
 8007068:	881b      	ldrh	r3, [r3, #0]
 800706a:	3301      	adds	r3, #1
 800706c:	b29a      	uxth	r2, r3
 800706e:	4b0d      	ldr	r3, [pc, #52]	@ (80070a4 <find_volume+0x4ec>)
 8007070:	801a      	strh	r2, [r3, #0]
 8007072:	4b0c      	ldr	r3, [pc, #48]	@ (80070a4 <find_volume+0x4ec>)
 8007074:	881a      	ldrh	r2, [r3, #0]
 8007076:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007078:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800707a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800707c:	0018      	movs	r0, r3
 800707e:	f7fe fd1b 	bl	8005ab8 <clear_lock>
#endif
	return FR_OK;
 8007082:	2300      	movs	r3, #0
}
 8007084:	0018      	movs	r0, r3
 8007086:	46bd      	mov	sp, r7
 8007088:	b016      	add	sp, #88	@ 0x58
 800708a:	bdb0      	pop	{r4, r5, r7, pc}
 800708c:	0000fff5 	.word	0x0000fff5
 8007090:	00000ff5 	.word	0x00000ff5
 8007094:	000001ff 	.word	0x000001ff
 8007098:	0000aa55 	.word	0x0000aa55
 800709c:	41615252 	.word	0x41615252
 80070a0:	61417272 	.word	0x61417272
 80070a4:	20000470 	.word	0x20000470

080070a8 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 80070a8:	b590      	push	{r4, r7, lr}
 80070aa:	b085      	sub	sp, #20
 80070ac:	af00      	add	r7, sp, #0
 80070ae:	6078      	str	r0, [r7, #4]
 80070b0:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 80070b2:	240f      	movs	r4, #15
 80070b4:	193b      	adds	r3, r7, r4
 80070b6:	2209      	movs	r2, #9
 80070b8:	701a      	strb	r2, [r3, #0]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d030      	beq.n	8007122 <validate+0x7a>
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d02c      	beq.n	8007122 <validate+0x7a>
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	781b      	ldrb	r3, [r3, #0]
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d027      	beq.n	8007122 <validate+0x7a>
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	889a      	ldrh	r2, [r3, #4]
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	88db      	ldrh	r3, [r3, #6]
 80070dc:	429a      	cmp	r2, r3
 80070de:	d120      	bne.n	8007122 <validate+0x7a>
#if _FS_REENTRANT
		if (lock_fs(obj->fs)) {	/* Obtain the filesystem object */
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	0018      	movs	r0, r3
 80070e6:	f7fe fb69 	bl	80057bc <lock_fs>
 80070ea:	1e03      	subs	r3, r0, #0
 80070ec:	d015      	beq.n	800711a <validate+0x72>
			if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	785b      	ldrb	r3, [r3, #1]
 80070f4:	0018      	movs	r0, r3
 80070f6:	f7fe f99d 	bl	8005434 <disk_status>
 80070fa:	0003      	movs	r3, r0
 80070fc:	001a      	movs	r2, r3
 80070fe:	2301      	movs	r3, #1
 8007100:	4013      	ands	r3, r2
 8007102:	d103      	bne.n	800710c <validate+0x64>
				res = FR_OK;
 8007104:	193b      	adds	r3, r7, r4
 8007106:	2200      	movs	r2, #0
 8007108:	701a      	strb	r2, [r3, #0]
 800710a:	e00a      	b.n	8007122 <validate+0x7a>
			} else {
				unlock_fs(obj->fs, FR_OK);
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	2100      	movs	r1, #0
 8007112:	0018      	movs	r0, r3
 8007114:	f7fe fb67 	bl	80057e6 <unlock_fs>
 8007118:	e003      	b.n	8007122 <validate+0x7a>
			}
		} else {
			res = FR_TIMEOUT;
 800711a:	230f      	movs	r3, #15
 800711c:	18fb      	adds	r3, r7, r3
 800711e:	220f      	movs	r2, #15
 8007120:	701a      	strb	r2, [r3, #0]
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
			res = FR_OK;
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8007122:	230f      	movs	r3, #15
 8007124:	18fb      	adds	r3, r7, r3
 8007126:	781b      	ldrb	r3, [r3, #0]
 8007128:	2b00      	cmp	r3, #0
 800712a:	d102      	bne.n	8007132 <validate+0x8a>
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681a      	ldr	r2, [r3, #0]
 8007130:	e000      	b.n	8007134 <validate+0x8c>
 8007132:	2200      	movs	r2, #0
 8007134:	683b      	ldr	r3, [r7, #0]
 8007136:	601a      	str	r2, [r3, #0]
	return res;
 8007138:	230f      	movs	r3, #15
 800713a:	18fb      	adds	r3, r7, r3
 800713c:	781b      	ldrb	r3, [r3, #0]
}
 800713e:	0018      	movs	r0, r3
 8007140:	46bd      	mov	sp, r7
 8007142:	b005      	add	sp, #20
 8007144:	bd90      	pop	{r4, r7, pc}
	...

08007148 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8007148:	b5b0      	push	{r4, r5, r7, lr}
 800714a:	b088      	sub	sp, #32
 800714c:	af00      	add	r7, sp, #0
 800714e:	60f8      	str	r0, [r7, #12]
 8007150:	60b9      	str	r1, [r7, #8]
 8007152:	1dfb      	adds	r3, r7, #7
 8007154:	701a      	strb	r2, [r3, #0]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8007156:	68bb      	ldr	r3, [r7, #8]
 8007158:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800715a:	2310      	movs	r3, #16
 800715c:	18fb      	adds	r3, r7, r3
 800715e:	0018      	movs	r0, r3
 8007160:	f7ff fc8f 	bl	8006a82 <get_ldnumber>
 8007164:	0003      	movs	r3, r0
 8007166:	61fb      	str	r3, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8007168:	69fb      	ldr	r3, [r7, #28]
 800716a:	2b00      	cmp	r3, #0
 800716c:	da01      	bge.n	8007172 <f_mount+0x2a>
 800716e:	230b      	movs	r3, #11
 8007170:	e04c      	b.n	800720c <f_mount+0xc4>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8007172:	4b28      	ldr	r3, [pc, #160]	@ (8007214 <f_mount+0xcc>)
 8007174:	69fa      	ldr	r2, [r7, #28]
 8007176:	0092      	lsls	r2, r2, #2
 8007178:	58d3      	ldr	r3, [r2, r3]
 800717a:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800717c:	69bb      	ldr	r3, [r7, #24]
 800717e:	2b00      	cmp	r3, #0
 8007180:	d00f      	beq.n	80071a2 <f_mount+0x5a>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8007182:	69bb      	ldr	r3, [r7, #24]
 8007184:	0018      	movs	r0, r3
 8007186:	f7fe fc97 	bl	8005ab8 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
 800718a:	69bb      	ldr	r3, [r7, #24]
 800718c:	68db      	ldr	r3, [r3, #12]
 800718e:	0018      	movs	r0, r3
 8007190:	f000 ffaa 	bl	80080e8 <ff_del_syncobj>
 8007194:	1e03      	subs	r3, r0, #0
 8007196:	d101      	bne.n	800719c <f_mount+0x54>
 8007198:	2302      	movs	r3, #2
 800719a:	e037      	b.n	800720c <f_mount+0xc4>
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800719c:	69bb      	ldr	r3, [r7, #24]
 800719e:	2200      	movs	r2, #0
 80071a0:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d00e      	beq.n	80071c6 <f_mount+0x7e>
		fs->fs_type = 0;				/* Clear new fs object */
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	2200      	movs	r2, #0
 80071ac:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
 80071ae:	69fb      	ldr	r3, [r7, #28]
 80071b0:	b2da      	uxtb	r2, r3
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	330c      	adds	r3, #12
 80071b6:	0019      	movs	r1, r3
 80071b8:	0010      	movs	r0, r2
 80071ba:	f000 ff7b 	bl	80080b4 <ff_cre_syncobj>
 80071be:	1e03      	subs	r3, r0, #0
 80071c0:	d101      	bne.n	80071c6 <f_mount+0x7e>
 80071c2:	2302      	movs	r3, #2
 80071c4:	e022      	b.n	800720c <f_mount+0xc4>
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 80071c6:	68f9      	ldr	r1, [r7, #12]
 80071c8:	4b12      	ldr	r3, [pc, #72]	@ (8007214 <f_mount+0xcc>)
 80071ca:	69fa      	ldr	r2, [r7, #28]
 80071cc:	0092      	lsls	r2, r2, #2
 80071ce:	50d1      	str	r1, [r2, r3]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d003      	beq.n	80071de <f_mount+0x96>
 80071d6:	1dfb      	adds	r3, r7, #7
 80071d8:	781b      	ldrb	r3, [r3, #0]
 80071da:	2b01      	cmp	r3, #1
 80071dc:	d001      	beq.n	80071e2 <f_mount+0x9a>
 80071de:	2300      	movs	r3, #0
 80071e0:	e014      	b.n	800720c <f_mount+0xc4>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 80071e2:	2517      	movs	r5, #23
 80071e4:	197c      	adds	r4, r7, r5
 80071e6:	230c      	movs	r3, #12
 80071e8:	18f9      	adds	r1, r7, r3
 80071ea:	2308      	movs	r3, #8
 80071ec:	18fb      	adds	r3, r7, r3
 80071ee:	2200      	movs	r2, #0
 80071f0:	0018      	movs	r0, r3
 80071f2:	f7ff fce1 	bl	8006bb8 <find_volume>
 80071f6:	0003      	movs	r3, r0
 80071f8:	7023      	strb	r3, [r4, #0]
	LEAVE_FF(fs, res);
 80071fa:	68fa      	ldr	r2, [r7, #12]
 80071fc:	197b      	adds	r3, r7, r5
 80071fe:	781b      	ldrb	r3, [r3, #0]
 8007200:	0019      	movs	r1, r3
 8007202:	0010      	movs	r0, r2
 8007204:	f7fe faef 	bl	80057e6 <unlock_fs>
 8007208:	197b      	adds	r3, r7, r5
 800720a:	781b      	ldrb	r3, [r3, #0]
}
 800720c:	0018      	movs	r0, r3
 800720e:	46bd      	mov	sp, r7
 8007210:	b008      	add	sp, #32
 8007212:	bdb0      	pop	{r4, r5, r7, pc}
 8007214:	2000046c 	.word	0x2000046c

08007218 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8007218:	b5f0      	push	{r4, r5, r6, r7, lr}
 800721a:	b099      	sub	sp, #100	@ 0x64
 800721c:	af00      	add	r7, sp, #0
 800721e:	60f8      	str	r0, [r7, #12]
 8007220:	60b9      	str	r1, [r7, #8]
 8007222:	1dfb      	adds	r3, r7, #7
 8007224:	701a      	strb	r2, [r3, #0]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	2b00      	cmp	r3, #0
 800722a:	d101      	bne.n	8007230 <f_open+0x18>
 800722c:	2309      	movs	r3, #9
 800722e:	e1ea      	b.n	8007606 <f_open+0x3ee>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8007230:	1dfb      	adds	r3, r7, #7
 8007232:	1dfa      	adds	r2, r7, #7
 8007234:	7812      	ldrb	r2, [r2, #0]
 8007236:	213f      	movs	r1, #63	@ 0x3f
 8007238:	400a      	ands	r2, r1
 800723a:	701a      	strb	r2, [r3, #0]
	res = find_volume(&path, &fs, mode);
 800723c:	255f      	movs	r5, #95	@ 0x5f
 800723e:	197c      	adds	r4, r7, r5
 8007240:	1dfb      	adds	r3, r7, #7
 8007242:	781a      	ldrb	r2, [r3, #0]
 8007244:	2310      	movs	r3, #16
 8007246:	18f9      	adds	r1, r7, r3
 8007248:	2308      	movs	r3, #8
 800724a:	18fb      	adds	r3, r7, r3
 800724c:	0018      	movs	r0, r3
 800724e:	f7ff fcb3 	bl	8006bb8 <find_volume>
 8007252:	0003      	movs	r3, r0
 8007254:	7023      	strb	r3, [r4, #0]
	if (res == FR_OK) {
 8007256:	197b      	adds	r3, r7, r5
 8007258:	781b      	ldrb	r3, [r3, #0]
 800725a:	2b00      	cmp	r3, #0
 800725c:	d000      	beq.n	8007260 <f_open+0x48>
 800725e:	e1c0      	b.n	80075e2 <f_open+0x3ca>
		dj.obj.fs = fs;
 8007260:	693a      	ldr	r2, [r7, #16]
 8007262:	2614      	movs	r6, #20
 8007264:	19bb      	adds	r3, r7, r6
 8007266:	601a      	str	r2, [r3, #0]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8007268:	68ba      	ldr	r2, [r7, #8]
 800726a:	197c      	adds	r4, r7, r5
 800726c:	19bb      	adds	r3, r7, r6
 800726e:	0011      	movs	r1, r2
 8007270:	0018      	movs	r0, r3
 8007272:	f7ff fb81 	bl	8006978 <follow_path>
 8007276:	0003      	movs	r3, r0
 8007278:	7023      	strb	r3, [r4, #0]
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800727a:	0029      	movs	r1, r5
 800727c:	197b      	adds	r3, r7, r5
 800727e:	781b      	ldrb	r3, [r3, #0]
 8007280:	2b00      	cmp	r3, #0
 8007282:	d11b      	bne.n	80072bc <f_open+0xa4>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8007284:	19bb      	adds	r3, r7, r6
 8007286:	222f      	movs	r2, #47	@ 0x2f
 8007288:	5c9b      	ldrb	r3, [r3, r2]
 800728a:	b25b      	sxtb	r3, r3
 800728c:	2b00      	cmp	r3, #0
 800728e:	da03      	bge.n	8007298 <f_open+0x80>
				res = FR_INVALID_NAME;
 8007290:	187b      	adds	r3, r7, r1
 8007292:	2206      	movs	r2, #6
 8007294:	701a      	strb	r2, [r3, #0]
 8007296:	e011      	b.n	80072bc <f_open+0xa4>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8007298:	1dfb      	adds	r3, r7, #7
 800729a:	781b      	ldrb	r3, [r3, #0]
 800729c:	2201      	movs	r2, #1
 800729e:	429a      	cmp	r2, r3
 80072a0:	419b      	sbcs	r3, r3
 80072a2:	425b      	negs	r3, r3
 80072a4:	b2db      	uxtb	r3, r3
 80072a6:	001a      	movs	r2, r3
 80072a8:	235f      	movs	r3, #95	@ 0x5f
 80072aa:	18fc      	adds	r4, r7, r3
 80072ac:	2314      	movs	r3, #20
 80072ae:	18fb      	adds	r3, r7, r3
 80072b0:	0011      	movs	r1, r2
 80072b2:	0018      	movs	r0, r3
 80072b4:	f7fe fab6 	bl	8005824 <chk_lock>
 80072b8:	0003      	movs	r3, r0
 80072ba:	7023      	strb	r3, [r4, #0]
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 80072bc:	1dfb      	adds	r3, r7, #7
 80072be:	781b      	ldrb	r3, [r3, #0]
 80072c0:	221c      	movs	r2, #28
 80072c2:	4013      	ands	r3, r2
 80072c4:	d100      	bne.n	80072c8 <f_open+0xb0>
 80072c6:	e096      	b.n	80073f6 <f_open+0x1de>
			if (res != FR_OK) {					/* No file, create new */
 80072c8:	225f      	movs	r2, #95	@ 0x5f
 80072ca:	18bb      	adds	r3, r7, r2
 80072cc:	781b      	ldrb	r3, [r3, #0]
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d01a      	beq.n	8007308 <f_open+0xf0>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 80072d2:	18bb      	adds	r3, r7, r2
 80072d4:	781b      	ldrb	r3, [r3, #0]
 80072d6:	2b04      	cmp	r3, #4
 80072d8:	d10f      	bne.n	80072fa <f_open+0xe2>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 80072da:	f7fe fafb 	bl	80058d4 <enq_lock>
 80072de:	1e03      	subs	r3, r0, #0
 80072e0:	d007      	beq.n	80072f2 <f_open+0xda>
 80072e2:	2314      	movs	r3, #20
 80072e4:	18fb      	adds	r3, r7, r3
 80072e6:	0018      	movs	r0, r3
 80072e8:	f7ff fa5b 	bl	80067a2 <dir_register>
 80072ec:	0003      	movs	r3, r0
 80072ee:	001a      	movs	r2, r3
 80072f0:	e000      	b.n	80072f4 <f_open+0xdc>
 80072f2:	2212      	movs	r2, #18
 80072f4:	235f      	movs	r3, #95	@ 0x5f
 80072f6:	18fb      	adds	r3, r7, r3
 80072f8:	701a      	strb	r2, [r3, #0]
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 80072fa:	1dfb      	adds	r3, r7, #7
 80072fc:	1dfa      	adds	r2, r7, #7
 80072fe:	7812      	ldrb	r2, [r2, #0]
 8007300:	2108      	movs	r1, #8
 8007302:	430a      	orrs	r2, r1
 8007304:	701a      	strb	r2, [r3, #0]
 8007306:	e014      	b.n	8007332 <f_open+0x11a>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8007308:	2314      	movs	r3, #20
 800730a:	18fb      	adds	r3, r7, r3
 800730c:	799b      	ldrb	r3, [r3, #6]
 800730e:	001a      	movs	r2, r3
 8007310:	2311      	movs	r3, #17
 8007312:	4013      	ands	r3, r2
 8007314:	d004      	beq.n	8007320 <f_open+0x108>
					res = FR_DENIED;
 8007316:	235f      	movs	r3, #95	@ 0x5f
 8007318:	18fb      	adds	r3, r7, r3
 800731a:	2207      	movs	r2, #7
 800731c:	701a      	strb	r2, [r3, #0]
 800731e:	e008      	b.n	8007332 <f_open+0x11a>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8007320:	1dfb      	adds	r3, r7, #7
 8007322:	781b      	ldrb	r3, [r3, #0]
 8007324:	2204      	movs	r2, #4
 8007326:	4013      	ands	r3, r2
 8007328:	d003      	beq.n	8007332 <f_open+0x11a>
 800732a:	235f      	movs	r3, #95	@ 0x5f
 800732c:	18fb      	adds	r3, r7, r3
 800732e:	2208      	movs	r2, #8
 8007330:	701a      	strb	r2, [r3, #0]
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8007332:	245f      	movs	r4, #95	@ 0x5f
 8007334:	193b      	adds	r3, r7, r4
 8007336:	781b      	ldrb	r3, [r3, #0]
 8007338:	2b00      	cmp	r3, #0
 800733a:	d000      	beq.n	800733e <f_open+0x126>
 800733c:	e07b      	b.n	8007436 <f_open+0x21e>
 800733e:	1dfb      	adds	r3, r7, #7
 8007340:	781b      	ldrb	r3, [r3, #0]
 8007342:	2208      	movs	r2, #8
 8007344:	4013      	ands	r3, r2
 8007346:	d100      	bne.n	800734a <f_open+0x132>
 8007348:	e075      	b.n	8007436 <f_open+0x21e>
				dw = GET_FATTIME();
 800734a:	f7fd fa9b 	bl	8004884 <get_fattime>
 800734e:	0003      	movs	r3, r0
 8007350:	653b      	str	r3, [r7, #80]	@ 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8007352:	2514      	movs	r5, #20
 8007354:	197b      	adds	r3, r7, r5
 8007356:	6a1b      	ldr	r3, [r3, #32]
 8007358:	330e      	adds	r3, #14
 800735a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800735c:	0011      	movs	r1, r2
 800735e:	0018      	movs	r0, r3
 8007360:	f7fe f98c 	bl	800567c <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8007364:	197b      	adds	r3, r7, r5
 8007366:	6a1b      	ldr	r3, [r3, #32]
 8007368:	3316      	adds	r3, #22
 800736a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800736c:	0011      	movs	r1, r2
 800736e:	0018      	movs	r0, r3
 8007370:	f7fe f984 	bl	800567c <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8007374:	197b      	adds	r3, r7, r5
 8007376:	6a1b      	ldr	r3, [r3, #32]
 8007378:	330b      	adds	r3, #11
 800737a:	2220      	movs	r2, #32
 800737c:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800737e:	693a      	ldr	r2, [r7, #16]
 8007380:	197b      	adds	r3, r7, r5
 8007382:	6a1b      	ldr	r3, [r3, #32]
 8007384:	0019      	movs	r1, r3
 8007386:	0010      	movs	r0, r2
 8007388:	f7ff f964 	bl	8006654 <ld_clust>
 800738c:	0003      	movs	r3, r0
 800738e:	64fb      	str	r3, [r7, #76]	@ 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8007390:	6938      	ldr	r0, [r7, #16]
 8007392:	197b      	adds	r3, r7, r5
 8007394:	6a1b      	ldr	r3, [r3, #32]
 8007396:	2200      	movs	r2, #0
 8007398:	0019      	movs	r1, r3
 800739a:	f7ff f97a 	bl	8006692 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800739e:	197b      	adds	r3, r7, r5
 80073a0:	6a1b      	ldr	r3, [r3, #32]
 80073a2:	331c      	adds	r3, #28
 80073a4:	2100      	movs	r1, #0
 80073a6:	0018      	movs	r0, r3
 80073a8:	f7fe f968 	bl	800567c <st_dword>
					fs->wflag = 1;
 80073ac:	693b      	ldr	r3, [r7, #16]
 80073ae:	2201      	movs	r2, #1
 80073b0:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 80073b2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d03e      	beq.n	8007436 <f_open+0x21e>
						dw = fs->winsect;
 80073b8:	693b      	ldr	r3, [r7, #16]
 80073ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80073bc:	653b      	str	r3, [r7, #80]	@ 0x50
						res = remove_chain(&dj.obj, cl, 0);
 80073be:	0026      	movs	r6, r4
 80073c0:	193c      	adds	r4, r7, r4
 80073c2:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 80073c4:	197b      	adds	r3, r7, r5
 80073c6:	2200      	movs	r2, #0
 80073c8:	0018      	movs	r0, r3
 80073ca:	f7fe fe56 	bl	800607a <remove_chain>
 80073ce:	0003      	movs	r3, r0
 80073d0:	7023      	strb	r3, [r4, #0]
						if (res == FR_OK) {
 80073d2:	19bb      	adds	r3, r7, r6
 80073d4:	781b      	ldrb	r3, [r3, #0]
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d12d      	bne.n	8007436 <f_open+0x21e>
							res = move_window(fs, dw);
 80073da:	693b      	ldr	r3, [r7, #16]
 80073dc:	19bc      	adds	r4, r7, r6
 80073de:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80073e0:	0011      	movs	r1, r2
 80073e2:	0018      	movs	r0, r3
 80073e4:	f7fe fbd0 	bl	8005b88 <move_window>
 80073e8:	0003      	movs	r3, r0
 80073ea:	7023      	strb	r3, [r4, #0]
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 80073ec:	693b      	ldr	r3, [r7, #16]
 80073ee:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80073f0:	3a01      	subs	r2, #1
 80073f2:	611a      	str	r2, [r3, #16]
 80073f4:	e01f      	b.n	8007436 <f_open+0x21e>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 80073f6:	215f      	movs	r1, #95	@ 0x5f
 80073f8:	187b      	adds	r3, r7, r1
 80073fa:	781b      	ldrb	r3, [r3, #0]
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d11a      	bne.n	8007436 <f_open+0x21e>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8007400:	2314      	movs	r3, #20
 8007402:	18fb      	adds	r3, r7, r3
 8007404:	799b      	ldrb	r3, [r3, #6]
 8007406:	001a      	movs	r2, r3
 8007408:	2310      	movs	r3, #16
 800740a:	4013      	ands	r3, r2
 800740c:	d003      	beq.n	8007416 <f_open+0x1fe>
					res = FR_NO_FILE;
 800740e:	187b      	adds	r3, r7, r1
 8007410:	2204      	movs	r2, #4
 8007412:	701a      	strb	r2, [r3, #0]
 8007414:	e00f      	b.n	8007436 <f_open+0x21e>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8007416:	1dfb      	adds	r3, r7, #7
 8007418:	781b      	ldrb	r3, [r3, #0]
 800741a:	2202      	movs	r2, #2
 800741c:	4013      	ands	r3, r2
 800741e:	d00a      	beq.n	8007436 <f_open+0x21e>
 8007420:	2314      	movs	r3, #20
 8007422:	18fb      	adds	r3, r7, r3
 8007424:	799b      	ldrb	r3, [r3, #6]
 8007426:	001a      	movs	r2, r3
 8007428:	2301      	movs	r3, #1
 800742a:	4013      	ands	r3, r2
 800742c:	d003      	beq.n	8007436 <f_open+0x21e>
						res = FR_DENIED;
 800742e:	235f      	movs	r3, #95	@ 0x5f
 8007430:	18fb      	adds	r3, r7, r3
 8007432:	2207      	movs	r2, #7
 8007434:	701a      	strb	r2, [r3, #0]
					}
				}
			}
		}
		if (res == FR_OK) {
 8007436:	235f      	movs	r3, #95	@ 0x5f
 8007438:	18fb      	adds	r3, r7, r3
 800743a:	781b      	ldrb	r3, [r3, #0]
 800743c:	2b00      	cmp	r3, #0
 800743e:	d12b      	bne.n	8007498 <f_open+0x280>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8007440:	1dfb      	adds	r3, r7, #7
 8007442:	781b      	ldrb	r3, [r3, #0]
 8007444:	2208      	movs	r2, #8
 8007446:	4013      	ands	r3, r2
 8007448:	d005      	beq.n	8007456 <f_open+0x23e>
				mode |= FA_MODIFIED;
 800744a:	1dfb      	adds	r3, r7, #7
 800744c:	1dfa      	adds	r2, r7, #7
 800744e:	7812      	ldrb	r2, [r2, #0]
 8007450:	2140      	movs	r1, #64	@ 0x40
 8007452:	430a      	orrs	r2, r1
 8007454:	701a      	strb	r2, [r3, #0]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8007456:	693b      	ldr	r3, [r7, #16]
 8007458:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 800745e:	2114      	movs	r1, #20
 8007460:	187b      	adds	r3, r7, r1
 8007462:	6a1a      	ldr	r2, [r3, #32]
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8007468:	1dfb      	adds	r3, r7, #7
 800746a:	781b      	ldrb	r3, [r3, #0]
 800746c:	2201      	movs	r2, #1
 800746e:	429a      	cmp	r2, r3
 8007470:	419b      	sbcs	r3, r3
 8007472:	425b      	negs	r3, r3
 8007474:	b2db      	uxtb	r3, r3
 8007476:	001a      	movs	r2, r3
 8007478:	187b      	adds	r3, r7, r1
 800747a:	0011      	movs	r1, r2
 800747c:	0018      	movs	r0, r3
 800747e:	f7fe fa47 	bl	8005910 <inc_lock>
 8007482:	0002      	movs	r2, r0
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	691b      	ldr	r3, [r3, #16]
 800748c:	2b00      	cmp	r3, #0
 800748e:	d103      	bne.n	8007498 <f_open+0x280>
 8007490:	235f      	movs	r3, #95	@ 0x5f
 8007492:	18fb      	adds	r3, r7, r3
 8007494:	2202      	movs	r2, #2
 8007496:	701a      	strb	r2, [r3, #0]
				}
			}
		}
#endif

		if (res == FR_OK) {
 8007498:	235f      	movs	r3, #95	@ 0x5f
 800749a:	18fb      	adds	r3, r7, r3
 800749c:	781b      	ldrb	r3, [r3, #0]
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d000      	beq.n	80074a4 <f_open+0x28c>
 80074a2:	e09e      	b.n	80075e2 <f_open+0x3ca>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 80074a4:	693a      	ldr	r2, [r7, #16]
 80074a6:	2414      	movs	r4, #20
 80074a8:	193b      	adds	r3, r7, r4
 80074aa:	6a1b      	ldr	r3, [r3, #32]
 80074ac:	0019      	movs	r1, r3
 80074ae:	0010      	movs	r0, r2
 80074b0:	f7ff f8d0 	bl	8006654 <ld_clust>
 80074b4:	0002      	movs	r2, r0
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 80074ba:	193b      	adds	r3, r7, r4
 80074bc:	6a1b      	ldr	r3, [r3, #32]
 80074be:	331c      	adds	r3, #28
 80074c0:	0018      	movs	r0, r3
 80074c2:	f7fe f89c 	bl	80055fe <ld_dword>
 80074c6:	0002      	movs	r2, r0
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	2200      	movs	r2, #0
 80074d0:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 80074d2:	693a      	ldr	r2, [r7, #16]
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 80074d8:	693b      	ldr	r3, [r7, #16]
 80074da:	88da      	ldrh	r2, [r3, #6]
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	1dfa      	adds	r2, r7, #7
 80074e4:	7812      	ldrb	r2, [r2, #0]
 80074e6:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	2200      	movs	r2, #0
 80074ec:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	2200      	movs	r2, #0
 80074f2:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	2200      	movs	r2, #0
 80074f8:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	3330      	adds	r3, #48	@ 0x30
 80074fe:	2280      	movs	r2, #128	@ 0x80
 8007500:	0092      	lsls	r2, r2, #2
 8007502:	2100      	movs	r1, #0
 8007504:	0018      	movs	r0, r3
 8007506:	f7fe f902 	bl	800570e <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800750a:	1dfb      	adds	r3, r7, #7
 800750c:	781b      	ldrb	r3, [r3, #0]
 800750e:	2220      	movs	r2, #32
 8007510:	4013      	ands	r3, r2
 8007512:	d066      	beq.n	80075e2 <f_open+0x3ca>
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	68db      	ldr	r3, [r3, #12]
 8007518:	2b00      	cmp	r3, #0
 800751a:	d062      	beq.n	80075e2 <f_open+0x3ca>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	68da      	ldr	r2, [r3, #12]
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8007524:	693b      	ldr	r3, [r7, #16]
 8007526:	895b      	ldrh	r3, [r3, #10]
 8007528:	025b      	lsls	r3, r3, #9
 800752a:	64bb      	str	r3, [r7, #72]	@ 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	689b      	ldr	r3, [r3, #8]
 8007530:	65bb      	str	r3, [r7, #88]	@ 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	68db      	ldr	r3, [r3, #12]
 8007536:	657b      	str	r3, [r7, #84]	@ 0x54
 8007538:	e019      	b.n	800756e <f_open+0x356>
					clst = get_fat(&fp->obj, clst);
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800753e:	0011      	movs	r1, r2
 8007540:	0018      	movs	r0, r3
 8007542:	f7fe fbef 	bl	8005d24 <get_fat>
 8007546:	0003      	movs	r3, r0
 8007548:	65bb      	str	r3, [r7, #88]	@ 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800754a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800754c:	2b01      	cmp	r3, #1
 800754e:	d803      	bhi.n	8007558 <f_open+0x340>
 8007550:	235f      	movs	r3, #95	@ 0x5f
 8007552:	18fb      	adds	r3, r7, r3
 8007554:	2202      	movs	r2, #2
 8007556:	701a      	strb	r2, [r3, #0]
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8007558:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800755a:	3301      	adds	r3, #1
 800755c:	d103      	bne.n	8007566 <f_open+0x34e>
 800755e:	235f      	movs	r3, #95	@ 0x5f
 8007560:	18fb      	adds	r3, r7, r3
 8007562:	2201      	movs	r2, #1
 8007564:	701a      	strb	r2, [r3, #0]
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8007566:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007568:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800756a:	1ad3      	subs	r3, r2, r3
 800756c:	657b      	str	r3, [r7, #84]	@ 0x54
 800756e:	235f      	movs	r3, #95	@ 0x5f
 8007570:	18fb      	adds	r3, r7, r3
 8007572:	781b      	ldrb	r3, [r3, #0]
 8007574:	2b00      	cmp	r3, #0
 8007576:	d103      	bne.n	8007580 <f_open+0x368>
 8007578:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800757a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800757c:	429a      	cmp	r2, r3
 800757e:	d8dc      	bhi.n	800753a <f_open+0x322>
				}
				fp->clust = clst;
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007584:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8007586:	245f      	movs	r4, #95	@ 0x5f
 8007588:	193b      	adds	r3, r7, r4
 800758a:	781b      	ldrb	r3, [r3, #0]
 800758c:	2b00      	cmp	r3, #0
 800758e:	d128      	bne.n	80075e2 <f_open+0x3ca>
 8007590:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007592:	05db      	lsls	r3, r3, #23
 8007594:	0ddb      	lsrs	r3, r3, #23
 8007596:	d024      	beq.n	80075e2 <f_open+0x3ca>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8007598:	693b      	ldr	r3, [r7, #16]
 800759a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800759c:	0011      	movs	r1, r2
 800759e:	0018      	movs	r0, r3
 80075a0:	f7fe fba4 	bl	8005cec <clust2sect>
 80075a4:	0003      	movs	r3, r0
 80075a6:	647b      	str	r3, [r7, #68]	@ 0x44
 80075a8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d103      	bne.n	80075b6 <f_open+0x39e>
						res = FR_INT_ERR;
 80075ae:	193b      	adds	r3, r7, r4
 80075b0:	2202      	movs	r2, #2
 80075b2:	701a      	strb	r2, [r3, #0]
 80075b4:	e015      	b.n	80075e2 <f_open+0x3ca>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 80075b6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80075b8:	0a5a      	lsrs	r2, r3, #9
 80075ba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80075bc:	18d2      	adds	r2, r2, r3
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 80075c2:	693b      	ldr	r3, [r7, #16]
 80075c4:	7858      	ldrb	r0, [r3, #1]
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	3330      	adds	r3, #48	@ 0x30
 80075ca:	0019      	movs	r1, r3
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	6a1a      	ldr	r2, [r3, #32]
 80075d0:	2301      	movs	r3, #1
 80075d2:	f7fd ff81 	bl	80054d8 <disk_read>
 80075d6:	1e03      	subs	r3, r0, #0
 80075d8:	d003      	beq.n	80075e2 <f_open+0x3ca>
 80075da:	235f      	movs	r3, #95	@ 0x5f
 80075dc:	18fb      	adds	r3, r7, r3
 80075de:	2201      	movs	r2, #1
 80075e0:	701a      	strb	r2, [r3, #0]
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 80075e2:	235f      	movs	r3, #95	@ 0x5f
 80075e4:	18fb      	adds	r3, r7, r3
 80075e6:	781b      	ldrb	r3, [r3, #0]
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d002      	beq.n	80075f2 <f_open+0x3da>
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	2200      	movs	r2, #0
 80075f0:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 80075f2:	693a      	ldr	r2, [r7, #16]
 80075f4:	245f      	movs	r4, #95	@ 0x5f
 80075f6:	193b      	adds	r3, r7, r4
 80075f8:	781b      	ldrb	r3, [r3, #0]
 80075fa:	0019      	movs	r1, r3
 80075fc:	0010      	movs	r0, r2
 80075fe:	f7fe f8f2 	bl	80057e6 <unlock_fs>
 8007602:	193b      	adds	r3, r7, r4
 8007604:	781b      	ldrb	r3, [r3, #0]
}
 8007606:	0018      	movs	r0, r3
 8007608:	46bd      	mov	sp, r7
 800760a:	b019      	add	sp, #100	@ 0x64
 800760c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800760e <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 800760e:	b5b0      	push	{r4, r5, r7, lr}
 8007610:	b08e      	sub	sp, #56	@ 0x38
 8007612:	af00      	add	r7, sp, #0
 8007614:	60f8      	str	r0, [r7, #12]
 8007616:	60b9      	str	r1, [r7, #8]
 8007618:	607a      	str	r2, [r7, #4]
 800761a:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 800761c:	68bb      	ldr	r3, [r7, #8]
 800761e:	627b      	str	r3, [r7, #36]	@ 0x24


	*br = 0;	/* Clear read byte counter */
 8007620:	683b      	ldr	r3, [r7, #0]
 8007622:	2200      	movs	r2, #0
 8007624:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	2537      	movs	r5, #55	@ 0x37
 800762a:	197c      	adds	r4, r7, r5
 800762c:	2214      	movs	r2, #20
 800762e:	18ba      	adds	r2, r7, r2
 8007630:	0011      	movs	r1, r2
 8007632:	0018      	movs	r0, r3
 8007634:	f7ff fd38 	bl	80070a8 <validate>
 8007638:	0003      	movs	r3, r0
 800763a:	7023      	strb	r3, [r4, #0]
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800763c:	197b      	adds	r3, r7, r5
 800763e:	781b      	ldrb	r3, [r3, #0]
 8007640:	2b00      	cmp	r3, #0
 8007642:	d107      	bne.n	8007654 <f_read+0x46>
 8007644:	197b      	adds	r3, r7, r5
 8007646:	68fa      	ldr	r2, [r7, #12]
 8007648:	7d52      	ldrb	r2, [r2, #21]
 800764a:	701a      	strb	r2, [r3, #0]
 800764c:	197b      	adds	r3, r7, r5
 800764e:	781b      	ldrb	r3, [r3, #0]
 8007650:	2b00      	cmp	r3, #0
 8007652:	d00a      	beq.n	800766a <f_read+0x5c>
 8007654:	697a      	ldr	r2, [r7, #20]
 8007656:	2437      	movs	r4, #55	@ 0x37
 8007658:	193b      	adds	r3, r7, r4
 800765a:	781b      	ldrb	r3, [r3, #0]
 800765c:	0019      	movs	r1, r3
 800765e:	0010      	movs	r0, r2
 8007660:	f7fe f8c1 	bl	80057e6 <unlock_fs>
 8007664:	193b      	adds	r3, r7, r4
 8007666:	781b      	ldrb	r3, [r3, #0]
 8007668:	e13d      	b.n	80078e6 <f_read+0x2d8>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	7d1b      	ldrb	r3, [r3, #20]
 800766e:	001a      	movs	r2, r3
 8007670:	2301      	movs	r3, #1
 8007672:	4013      	ands	r3, r2
 8007674:	d106      	bne.n	8007684 <f_read+0x76>
 8007676:	697b      	ldr	r3, [r7, #20]
 8007678:	2107      	movs	r1, #7
 800767a:	0018      	movs	r0, r3
 800767c:	f7fe f8b3 	bl	80057e6 <unlock_fs>
 8007680:	2307      	movs	r3, #7
 8007682:	e130      	b.n	80078e6 <f_read+0x2d8>
	remain = fp->obj.objsize - fp->fptr;
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	68da      	ldr	r2, [r3, #12]
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	699b      	ldr	r3, [r3, #24]
 800768c:	1ad3      	subs	r3, r2, r3
 800768e:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 8007690:	687a      	ldr	r2, [r7, #4]
 8007692:	6a3b      	ldr	r3, [r7, #32]
 8007694:	429a      	cmp	r2, r3
 8007696:	d800      	bhi.n	800769a <f_read+0x8c>
 8007698:	e11b      	b.n	80078d2 <f_read+0x2c4>
 800769a:	6a3b      	ldr	r3, [r7, #32]
 800769c:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 800769e:	e118      	b.n	80078d2 <f_read+0x2c4>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	699b      	ldr	r3, [r3, #24]
 80076a4:	05db      	lsls	r3, r3, #23
 80076a6:	0ddb      	lsrs	r3, r3, #23
 80076a8:	d000      	beq.n	80076ac <f_read+0x9e>
 80076aa:	e0e3      	b.n	8007874 <f_read+0x266>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	699b      	ldr	r3, [r3, #24]
 80076b0:	0a5b      	lsrs	r3, r3, #9
 80076b2:	697a      	ldr	r2, [r7, #20]
 80076b4:	8952      	ldrh	r2, [r2, #10]
 80076b6:	3a01      	subs	r2, #1
 80076b8:	4013      	ands	r3, r2
 80076ba:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 80076bc:	69fb      	ldr	r3, [r7, #28]
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d13b      	bne.n	800773a <f_read+0x12c>
				if (fp->fptr == 0) {			/* On the top of the file? */
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	699b      	ldr	r3, [r3, #24]
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	d103      	bne.n	80076d2 <f_read+0xc4>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	689b      	ldr	r3, [r3, #8]
 80076ce:	633b      	str	r3, [r7, #48]	@ 0x30
 80076d0:	e016      	b.n	8007700 <f_read+0xf2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d009      	beq.n	80076ee <f_read+0xe0>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	699a      	ldr	r2, [r3, #24]
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	0011      	movs	r1, r2
 80076e2:	0018      	movs	r0, r3
 80076e4:	f7fe fde2 	bl	80062ac <clmt_clust>
 80076e8:	0003      	movs	r3, r0
 80076ea:	633b      	str	r3, [r7, #48]	@ 0x30
 80076ec:	e008      	b.n	8007700 <f_read+0xf2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 80076ee:	68fa      	ldr	r2, [r7, #12]
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	69db      	ldr	r3, [r3, #28]
 80076f4:	0019      	movs	r1, r3
 80076f6:	0010      	movs	r0, r2
 80076f8:	f7fe fb14 	bl	8005d24 <get_fat>
 80076fc:	0003      	movs	r3, r0
 80076fe:	633b      	str	r3, [r7, #48]	@ 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 8007700:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007702:	2b01      	cmp	r3, #1
 8007704:	d809      	bhi.n	800771a <f_read+0x10c>
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	2202      	movs	r2, #2
 800770a:	755a      	strb	r2, [r3, #21]
 800770c:	697b      	ldr	r3, [r7, #20]
 800770e:	2102      	movs	r1, #2
 8007710:	0018      	movs	r0, r3
 8007712:	f7fe f868 	bl	80057e6 <unlock_fs>
 8007716:	2302      	movs	r3, #2
 8007718:	e0e5      	b.n	80078e6 <f_read+0x2d8>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800771a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800771c:	3301      	adds	r3, #1
 800771e:	d109      	bne.n	8007734 <f_read+0x126>
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	2201      	movs	r2, #1
 8007724:	755a      	strb	r2, [r3, #21]
 8007726:	697b      	ldr	r3, [r7, #20]
 8007728:	2101      	movs	r1, #1
 800772a:	0018      	movs	r0, r3
 800772c:	f7fe f85b 	bl	80057e6 <unlock_fs>
 8007730:	2301      	movs	r3, #1
 8007732:	e0d8      	b.n	80078e6 <f_read+0x2d8>
				fp->clust = clst;				/* Update current cluster */
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007738:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800773a:	697a      	ldr	r2, [r7, #20]
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	69db      	ldr	r3, [r3, #28]
 8007740:	0019      	movs	r1, r3
 8007742:	0010      	movs	r0, r2
 8007744:	f7fe fad2 	bl	8005cec <clust2sect>
 8007748:	0003      	movs	r3, r0
 800774a:	61bb      	str	r3, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800774c:	69bb      	ldr	r3, [r7, #24]
 800774e:	2b00      	cmp	r3, #0
 8007750:	d109      	bne.n	8007766 <f_read+0x158>
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	2202      	movs	r2, #2
 8007756:	755a      	strb	r2, [r3, #21]
 8007758:	697b      	ldr	r3, [r7, #20]
 800775a:	2102      	movs	r1, #2
 800775c:	0018      	movs	r0, r3
 800775e:	f7fe f842 	bl	80057e6 <unlock_fs>
 8007762:	2302      	movs	r3, #2
 8007764:	e0bf      	b.n	80078e6 <f_read+0x2d8>
			sect += csect;
 8007766:	69ba      	ldr	r2, [r7, #24]
 8007768:	69fb      	ldr	r3, [r7, #28]
 800776a:	18d3      	adds	r3, r2, r3
 800776c:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	0a5b      	lsrs	r3, r3, #9
 8007772:	62bb      	str	r3, [r7, #40]	@ 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 8007774:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007776:	2b00      	cmp	r3, #0
 8007778:	d03d      	beq.n	80077f6 <f_read+0x1e8>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800777a:	69fa      	ldr	r2, [r7, #28]
 800777c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800777e:	18d3      	adds	r3, r2, r3
 8007780:	697a      	ldr	r2, [r7, #20]
 8007782:	8952      	ldrh	r2, [r2, #10]
 8007784:	4293      	cmp	r3, r2
 8007786:	d905      	bls.n	8007794 <f_read+0x186>
					cc = fs->csize - csect;
 8007788:	697b      	ldr	r3, [r7, #20]
 800778a:	895b      	ldrh	r3, [r3, #10]
 800778c:	001a      	movs	r2, r3
 800778e:	69fb      	ldr	r3, [r7, #28]
 8007790:	1ad3      	subs	r3, r2, r3
 8007792:	62bb      	str	r3, [r7, #40]	@ 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8007794:	697b      	ldr	r3, [r7, #20]
 8007796:	7858      	ldrb	r0, [r3, #1]
 8007798:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800779a:	69ba      	ldr	r2, [r7, #24]
 800779c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800779e:	f7fd fe9b 	bl	80054d8 <disk_read>
 80077a2:	1e03      	subs	r3, r0, #0
 80077a4:	d009      	beq.n	80077ba <f_read+0x1ac>
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	2201      	movs	r2, #1
 80077aa:	755a      	strb	r2, [r3, #21]
 80077ac:	697b      	ldr	r3, [r7, #20]
 80077ae:	2101      	movs	r1, #1
 80077b0:	0018      	movs	r0, r3
 80077b2:	f7fe f818 	bl	80057e6 <unlock_fs>
 80077b6:	2301      	movs	r3, #1
 80077b8:	e095      	b.n	80078e6 <f_read+0x2d8>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	7d1b      	ldrb	r3, [r3, #20]
 80077be:	b25b      	sxtb	r3, r3
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	da14      	bge.n	80077ee <f_read+0x1e0>
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	6a1a      	ldr	r2, [r3, #32]
 80077c8:	69bb      	ldr	r3, [r7, #24]
 80077ca:	1ad3      	subs	r3, r2, r3
 80077cc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80077ce:	429a      	cmp	r2, r3
 80077d0:	d90d      	bls.n	80077ee <f_read+0x1e0>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	6a1a      	ldr	r2, [r3, #32]
 80077d6:	69bb      	ldr	r3, [r7, #24]
 80077d8:	1ad3      	subs	r3, r2, r3
 80077da:	025b      	lsls	r3, r3, #9
 80077dc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80077de:	18d0      	adds	r0, r2, r3
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	3330      	adds	r3, #48	@ 0x30
 80077e4:	2280      	movs	r2, #128	@ 0x80
 80077e6:	0092      	lsls	r2, r2, #2
 80077e8:	0019      	movs	r1, r3
 80077ea:	f7fd ff71 	bl	80056d0 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 80077ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077f0:	025b      	lsls	r3, r3, #9
 80077f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
				continue;
 80077f4:	e059      	b.n	80078aa <f_read+0x29c>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	6a1b      	ldr	r3, [r3, #32]
 80077fa:	69ba      	ldr	r2, [r7, #24]
 80077fc:	429a      	cmp	r2, r3
 80077fe:	d036      	beq.n	800786e <f_read+0x260>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	7d1b      	ldrb	r3, [r3, #20]
 8007804:	b25b      	sxtb	r3, r3
 8007806:	2b00      	cmp	r3, #0
 8007808:	da1c      	bge.n	8007844 <f_read+0x236>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800780a:	697b      	ldr	r3, [r7, #20]
 800780c:	7858      	ldrb	r0, [r3, #1]
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	3330      	adds	r3, #48	@ 0x30
 8007812:	0019      	movs	r1, r3
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	6a1a      	ldr	r2, [r3, #32]
 8007818:	2301      	movs	r3, #1
 800781a:	f7fd fe85 	bl	8005528 <disk_write>
 800781e:	1e03      	subs	r3, r0, #0
 8007820:	d009      	beq.n	8007836 <f_read+0x228>
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	2201      	movs	r2, #1
 8007826:	755a      	strb	r2, [r3, #21]
 8007828:	697b      	ldr	r3, [r7, #20]
 800782a:	2101      	movs	r1, #1
 800782c:	0018      	movs	r0, r3
 800782e:	f7fd ffda 	bl	80057e6 <unlock_fs>
 8007832:	2301      	movs	r3, #1
 8007834:	e057      	b.n	80078e6 <f_read+0x2d8>
					fp->flag &= (BYTE)~FA_DIRTY;
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	7d1b      	ldrb	r3, [r3, #20]
 800783a:	227f      	movs	r2, #127	@ 0x7f
 800783c:	4013      	ands	r3, r2
 800783e:	b2da      	uxtb	r2, r3
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8007844:	697b      	ldr	r3, [r7, #20]
 8007846:	7858      	ldrb	r0, [r3, #1]
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	3330      	adds	r3, #48	@ 0x30
 800784c:	0019      	movs	r1, r3
 800784e:	69ba      	ldr	r2, [r7, #24]
 8007850:	2301      	movs	r3, #1
 8007852:	f7fd fe41 	bl	80054d8 <disk_read>
 8007856:	1e03      	subs	r3, r0, #0
 8007858:	d009      	beq.n	800786e <f_read+0x260>
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	2201      	movs	r2, #1
 800785e:	755a      	strb	r2, [r3, #21]
 8007860:	697b      	ldr	r3, [r7, #20]
 8007862:	2101      	movs	r1, #1
 8007864:	0018      	movs	r0, r3
 8007866:	f7fd ffbe 	bl	80057e6 <unlock_fs>
 800786a:	2301      	movs	r3, #1
 800786c:	e03b      	b.n	80078e6 <f_read+0x2d8>
			}
#endif
			fp->sect = sect;
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	69ba      	ldr	r2, [r7, #24]
 8007872:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	699b      	ldr	r3, [r3, #24]
 8007878:	05db      	lsls	r3, r3, #23
 800787a:	0ddb      	lsrs	r3, r3, #23
 800787c:	2280      	movs	r2, #128	@ 0x80
 800787e:	0092      	lsls	r2, r2, #2
 8007880:	1ad3      	subs	r3, r2, r3
 8007882:	62fb      	str	r3, [r7, #44]	@ 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 8007884:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	429a      	cmp	r2, r3
 800788a:	d901      	bls.n	8007890 <f_read+0x282>
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	62fb      	str	r3, [r7, #44]	@ 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	3330      	adds	r3, #48	@ 0x30
 8007894:	001a      	movs	r2, r3
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	699b      	ldr	r3, [r3, #24]
 800789a:	05db      	lsls	r3, r3, #23
 800789c:	0ddb      	lsrs	r3, r3, #23
 800789e:	18d1      	adds	r1, r2, r3
 80078a0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80078a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078a4:	0018      	movs	r0, r3
 80078a6:	f7fd ff13 	bl	80056d0 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 80078aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80078ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80078ae:	18d3      	adds	r3, r2, r3
 80078b0:	627b      	str	r3, [r7, #36]	@ 0x24
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	699a      	ldr	r2, [r3, #24]
 80078b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80078b8:	18d2      	adds	r2, r2, r3
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	619a      	str	r2, [r3, #24]
 80078be:	683b      	ldr	r3, [r7, #0]
 80078c0:	681a      	ldr	r2, [r3, #0]
 80078c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80078c4:	18d2      	adds	r2, r2, r3
 80078c6:	683b      	ldr	r3, [r7, #0]
 80078c8:	601a      	str	r2, [r3, #0]
 80078ca:	687a      	ldr	r2, [r7, #4]
 80078cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80078ce:	1ad3      	subs	r3, r2, r3
 80078d0:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d000      	beq.n	80078da <f_read+0x2cc>
 80078d8:	e6e2      	b.n	80076a0 <f_read+0x92>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 80078da:	697b      	ldr	r3, [r7, #20]
 80078dc:	2100      	movs	r1, #0
 80078de:	0018      	movs	r0, r3
 80078e0:	f7fd ff81 	bl	80057e6 <unlock_fs>
 80078e4:	2300      	movs	r3, #0
}
 80078e6:	0018      	movs	r0, r3
 80078e8:	46bd      	mov	sp, r7
 80078ea:	b00e      	add	sp, #56	@ 0x38
 80078ec:	bdb0      	pop	{r4, r5, r7, pc}

080078ee <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 80078ee:	b5b0      	push	{r4, r5, r7, lr}
 80078f0:	b08c      	sub	sp, #48	@ 0x30
 80078f2:	af00      	add	r7, sp, #0
 80078f4:	60f8      	str	r0, [r7, #12]
 80078f6:	60b9      	str	r1, [r7, #8]
 80078f8:	607a      	str	r2, [r7, #4]
 80078fa:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 80078fc:	68bb      	ldr	r3, [r7, #8]
 80078fe:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8007900:	683b      	ldr	r3, [r7, #0]
 8007902:	2200      	movs	r2, #0
 8007904:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	252f      	movs	r5, #47	@ 0x2f
 800790a:	197c      	adds	r4, r7, r5
 800790c:	2210      	movs	r2, #16
 800790e:	18ba      	adds	r2, r7, r2
 8007910:	0011      	movs	r1, r2
 8007912:	0018      	movs	r0, r3
 8007914:	f7ff fbc8 	bl	80070a8 <validate>
 8007918:	0003      	movs	r3, r0
 800791a:	7023      	strb	r3, [r4, #0]
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800791c:	197b      	adds	r3, r7, r5
 800791e:	781b      	ldrb	r3, [r3, #0]
 8007920:	2b00      	cmp	r3, #0
 8007922:	d107      	bne.n	8007934 <f_write+0x46>
 8007924:	197b      	adds	r3, r7, r5
 8007926:	68fa      	ldr	r2, [r7, #12]
 8007928:	7d52      	ldrb	r2, [r2, #21]
 800792a:	701a      	strb	r2, [r3, #0]
 800792c:	197b      	adds	r3, r7, r5
 800792e:	781b      	ldrb	r3, [r3, #0]
 8007930:	2b00      	cmp	r3, #0
 8007932:	d00a      	beq.n	800794a <f_write+0x5c>
 8007934:	693a      	ldr	r2, [r7, #16]
 8007936:	242f      	movs	r4, #47	@ 0x2f
 8007938:	193b      	adds	r3, r7, r4
 800793a:	781b      	ldrb	r3, [r3, #0]
 800793c:	0019      	movs	r1, r3
 800793e:	0010      	movs	r0, r2
 8007940:	f7fd ff51 	bl	80057e6 <unlock_fs>
 8007944:	193b      	adds	r3, r7, r4
 8007946:	781b      	ldrb	r3, [r3, #0]
 8007948:	e176      	b.n	8007c38 <f_write+0x34a>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	7d1b      	ldrb	r3, [r3, #20]
 800794e:	001a      	movs	r2, r3
 8007950:	2302      	movs	r3, #2
 8007952:	4013      	ands	r3, r2
 8007954:	d106      	bne.n	8007964 <f_write+0x76>
 8007956:	693b      	ldr	r3, [r7, #16]
 8007958:	2107      	movs	r1, #7
 800795a:	0018      	movs	r0, r3
 800795c:	f7fd ff43 	bl	80057e6 <unlock_fs>
 8007960:	2307      	movs	r3, #7
 8007962:	e169      	b.n	8007c38 <f_write+0x34a>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	699a      	ldr	r2, [r3, #24]
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	18d2      	adds	r2, r2, r3
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	699b      	ldr	r3, [r3, #24]
 8007970:	429a      	cmp	r2, r3
 8007972:	d300      	bcc.n	8007976 <f_write+0x88>
 8007974:	e14d      	b.n	8007c12 <f_write+0x324>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	699b      	ldr	r3, [r3, #24]
 800797a:	43db      	mvns	r3, r3
 800797c:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 800797e:	e148      	b.n	8007c12 <f_write+0x324>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	699b      	ldr	r3, [r3, #24]
 8007984:	05db      	lsls	r3, r3, #23
 8007986:	0ddb      	lsrs	r3, r3, #23
 8007988:	d000      	beq.n	800798c <f_write+0x9e>
 800798a:	e101      	b.n	8007b90 <f_write+0x2a2>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	699b      	ldr	r3, [r3, #24]
 8007990:	0a5b      	lsrs	r3, r3, #9
 8007992:	693a      	ldr	r2, [r7, #16]
 8007994:	8952      	ldrh	r2, [r2, #10]
 8007996:	3a01      	subs	r2, #1
 8007998:	4013      	ands	r3, r2
 800799a:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800799c:	69bb      	ldr	r3, [r7, #24]
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d150      	bne.n	8007a44 <f_write+0x156>
				if (fp->fptr == 0) {		/* On the top of the file? */
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	699b      	ldr	r3, [r3, #24]
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d10d      	bne.n	80079c6 <f_write+0xd8>
					clst = fp->obj.sclust;	/* Follow from the origin */
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	689b      	ldr	r3, [r3, #8]
 80079ae:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 80079b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d11e      	bne.n	80079f4 <f_write+0x106>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	2100      	movs	r1, #0
 80079ba:	0018      	movs	r0, r3
 80079bc:	f7fe fbd0 	bl	8006160 <create_chain>
 80079c0:	0003      	movs	r3, r0
 80079c2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80079c4:	e016      	b.n	80079f4 <f_write+0x106>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	d009      	beq.n	80079e2 <f_write+0xf4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	699a      	ldr	r2, [r3, #24]
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	0011      	movs	r1, r2
 80079d6:	0018      	movs	r0, r3
 80079d8:	f7fe fc68 	bl	80062ac <clmt_clust>
 80079dc:	0003      	movs	r3, r0
 80079de:	62bb      	str	r3, [r7, #40]	@ 0x28
 80079e0:	e008      	b.n	80079f4 <f_write+0x106>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 80079e2:	68fa      	ldr	r2, [r7, #12]
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	69db      	ldr	r3, [r3, #28]
 80079e8:	0019      	movs	r1, r3
 80079ea:	0010      	movs	r0, r2
 80079ec:	f7fe fbb8 	bl	8006160 <create_chain>
 80079f0:	0003      	movs	r3, r0
 80079f2:	62bb      	str	r3, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 80079f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d100      	bne.n	80079fc <f_write+0x10e>
 80079fa:	e10f      	b.n	8007c1c <f_write+0x32e>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 80079fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079fe:	2b01      	cmp	r3, #1
 8007a00:	d109      	bne.n	8007a16 <f_write+0x128>
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	2202      	movs	r2, #2
 8007a06:	755a      	strb	r2, [r3, #21]
 8007a08:	693b      	ldr	r3, [r7, #16]
 8007a0a:	2102      	movs	r1, #2
 8007a0c:	0018      	movs	r0, r3
 8007a0e:	f7fd feea 	bl	80057e6 <unlock_fs>
 8007a12:	2302      	movs	r3, #2
 8007a14:	e110      	b.n	8007c38 <f_write+0x34a>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8007a16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a18:	3301      	adds	r3, #1
 8007a1a:	d109      	bne.n	8007a30 <f_write+0x142>
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	2201      	movs	r2, #1
 8007a20:	755a      	strb	r2, [r3, #21]
 8007a22:	693b      	ldr	r3, [r7, #16]
 8007a24:	2101      	movs	r1, #1
 8007a26:	0018      	movs	r0, r3
 8007a28:	f7fd fedd 	bl	80057e6 <unlock_fs>
 8007a2c:	2301      	movs	r3, #1
 8007a2e:	e103      	b.n	8007c38 <f_write+0x34a>
				fp->clust = clst;			/* Update current cluster */
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007a34:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	689b      	ldr	r3, [r3, #8]
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d102      	bne.n	8007a44 <f_write+0x156>
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007a42:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	7d1b      	ldrb	r3, [r3, #20]
 8007a48:	b25b      	sxtb	r3, r3
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	da1c      	bge.n	8007a88 <f_write+0x19a>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8007a4e:	693b      	ldr	r3, [r7, #16]
 8007a50:	7858      	ldrb	r0, [r3, #1]
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	3330      	adds	r3, #48	@ 0x30
 8007a56:	0019      	movs	r1, r3
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	6a1a      	ldr	r2, [r3, #32]
 8007a5c:	2301      	movs	r3, #1
 8007a5e:	f7fd fd63 	bl	8005528 <disk_write>
 8007a62:	1e03      	subs	r3, r0, #0
 8007a64:	d009      	beq.n	8007a7a <f_write+0x18c>
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	2201      	movs	r2, #1
 8007a6a:	755a      	strb	r2, [r3, #21]
 8007a6c:	693b      	ldr	r3, [r7, #16]
 8007a6e:	2101      	movs	r1, #1
 8007a70:	0018      	movs	r0, r3
 8007a72:	f7fd feb8 	bl	80057e6 <unlock_fs>
 8007a76:	2301      	movs	r3, #1
 8007a78:	e0de      	b.n	8007c38 <f_write+0x34a>
				fp->flag &= (BYTE)~FA_DIRTY;
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	7d1b      	ldrb	r3, [r3, #20]
 8007a7e:	227f      	movs	r2, #127	@ 0x7f
 8007a80:	4013      	ands	r3, r2
 8007a82:	b2da      	uxtb	r2, r3
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8007a88:	693a      	ldr	r2, [r7, #16]
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	69db      	ldr	r3, [r3, #28]
 8007a8e:	0019      	movs	r1, r3
 8007a90:	0010      	movs	r0, r2
 8007a92:	f7fe f92b 	bl	8005cec <clust2sect>
 8007a96:	0003      	movs	r3, r0
 8007a98:	617b      	str	r3, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8007a9a:	697b      	ldr	r3, [r7, #20]
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	d109      	bne.n	8007ab4 <f_write+0x1c6>
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	2202      	movs	r2, #2
 8007aa4:	755a      	strb	r2, [r3, #21]
 8007aa6:	693b      	ldr	r3, [r7, #16]
 8007aa8:	2102      	movs	r1, #2
 8007aaa:	0018      	movs	r0, r3
 8007aac:	f7fd fe9b 	bl	80057e6 <unlock_fs>
 8007ab0:	2302      	movs	r3, #2
 8007ab2:	e0c1      	b.n	8007c38 <f_write+0x34a>
			sect += csect;
 8007ab4:	697a      	ldr	r2, [r7, #20]
 8007ab6:	69bb      	ldr	r3, [r7, #24]
 8007ab8:	18d3      	adds	r3, r2, r3
 8007aba:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	0a5b      	lsrs	r3, r3, #9
 8007ac0:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8007ac2:	6a3b      	ldr	r3, [r7, #32]
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	d040      	beq.n	8007b4a <f_write+0x25c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8007ac8:	69ba      	ldr	r2, [r7, #24]
 8007aca:	6a3b      	ldr	r3, [r7, #32]
 8007acc:	18d3      	adds	r3, r2, r3
 8007ace:	693a      	ldr	r2, [r7, #16]
 8007ad0:	8952      	ldrh	r2, [r2, #10]
 8007ad2:	4293      	cmp	r3, r2
 8007ad4:	d905      	bls.n	8007ae2 <f_write+0x1f4>
					cc = fs->csize - csect;
 8007ad6:	693b      	ldr	r3, [r7, #16]
 8007ad8:	895b      	ldrh	r3, [r3, #10]
 8007ada:	001a      	movs	r2, r3
 8007adc:	69bb      	ldr	r3, [r7, #24]
 8007ade:	1ad3      	subs	r3, r2, r3
 8007ae0:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8007ae2:	693b      	ldr	r3, [r7, #16]
 8007ae4:	7858      	ldrb	r0, [r3, #1]
 8007ae6:	6a3b      	ldr	r3, [r7, #32]
 8007ae8:	697a      	ldr	r2, [r7, #20]
 8007aea:	69f9      	ldr	r1, [r7, #28]
 8007aec:	f7fd fd1c 	bl	8005528 <disk_write>
 8007af0:	1e03      	subs	r3, r0, #0
 8007af2:	d009      	beq.n	8007b08 <f_write+0x21a>
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	2201      	movs	r2, #1
 8007af8:	755a      	strb	r2, [r3, #21]
 8007afa:	693b      	ldr	r3, [r7, #16]
 8007afc:	2101      	movs	r1, #1
 8007afe:	0018      	movs	r0, r3
 8007b00:	f7fd fe71 	bl	80057e6 <unlock_fs>
 8007b04:	2301      	movs	r3, #1
 8007b06:	e097      	b.n	8007c38 <f_write+0x34a>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	6a1a      	ldr	r2, [r3, #32]
 8007b0c:	697b      	ldr	r3, [r7, #20]
 8007b0e:	1ad3      	subs	r3, r2, r3
 8007b10:	6a3a      	ldr	r2, [r7, #32]
 8007b12:	429a      	cmp	r2, r3
 8007b14:	d915      	bls.n	8007b42 <f_write+0x254>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	3330      	adds	r3, #48	@ 0x30
 8007b1a:	0018      	movs	r0, r3
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	6a1a      	ldr	r2, [r3, #32]
 8007b20:	697b      	ldr	r3, [r7, #20]
 8007b22:	1ad3      	subs	r3, r2, r3
 8007b24:	025b      	lsls	r3, r3, #9
 8007b26:	69fa      	ldr	r2, [r7, #28]
 8007b28:	18d3      	adds	r3, r2, r3
 8007b2a:	2280      	movs	r2, #128	@ 0x80
 8007b2c:	0092      	lsls	r2, r2, #2
 8007b2e:	0019      	movs	r1, r3
 8007b30:	f7fd fdce 	bl	80056d0 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	7d1b      	ldrb	r3, [r3, #20]
 8007b38:	227f      	movs	r2, #127	@ 0x7f
 8007b3a:	4013      	ands	r3, r2
 8007b3c:	b2da      	uxtb	r2, r3
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8007b42:	6a3b      	ldr	r3, [r7, #32]
 8007b44:	025b      	lsls	r3, r3, #9
 8007b46:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 8007b48:	e045      	b.n	8007bd6 <f_write+0x2e8>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	6a1b      	ldr	r3, [r3, #32]
 8007b4e:	697a      	ldr	r2, [r7, #20]
 8007b50:	429a      	cmp	r2, r3
 8007b52:	d01a      	beq.n	8007b8a <f_write+0x29c>
				fp->fptr < fp->obj.objsize &&
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	699a      	ldr	r2, [r3, #24]
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8007b5c:	429a      	cmp	r2, r3
 8007b5e:	d214      	bcs.n	8007b8a <f_write+0x29c>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8007b60:	693b      	ldr	r3, [r7, #16]
 8007b62:	7858      	ldrb	r0, [r3, #1]
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	3330      	adds	r3, #48	@ 0x30
 8007b68:	0019      	movs	r1, r3
 8007b6a:	697a      	ldr	r2, [r7, #20]
 8007b6c:	2301      	movs	r3, #1
 8007b6e:	f7fd fcb3 	bl	80054d8 <disk_read>
 8007b72:	1e03      	subs	r3, r0, #0
				fp->fptr < fp->obj.objsize &&
 8007b74:	d009      	beq.n	8007b8a <f_write+0x29c>
					ABORT(fs, FR_DISK_ERR);
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	2201      	movs	r2, #1
 8007b7a:	755a      	strb	r2, [r3, #21]
 8007b7c:	693b      	ldr	r3, [r7, #16]
 8007b7e:	2101      	movs	r1, #1
 8007b80:	0018      	movs	r0, r3
 8007b82:	f7fd fe30 	bl	80057e6 <unlock_fs>
 8007b86:	2301      	movs	r3, #1
 8007b88:	e056      	b.n	8007c38 <f_write+0x34a>
			}
#endif
			fp->sect = sect;
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	697a      	ldr	r2, [r7, #20]
 8007b8e:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	699b      	ldr	r3, [r3, #24]
 8007b94:	05db      	lsls	r3, r3, #23
 8007b96:	0ddb      	lsrs	r3, r3, #23
 8007b98:	2280      	movs	r2, #128	@ 0x80
 8007b9a:	0092      	lsls	r2, r2, #2
 8007b9c:	1ad3      	subs	r3, r2, r3
 8007b9e:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8007ba0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	429a      	cmp	r2, r3
 8007ba6:	d901      	bls.n	8007bac <f_write+0x2be>
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	3330      	adds	r3, #48	@ 0x30
 8007bb0:	001a      	movs	r2, r3
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	699b      	ldr	r3, [r3, #24]
 8007bb6:	05db      	lsls	r3, r3, #23
 8007bb8:	0ddb      	lsrs	r3, r3, #23
 8007bba:	18d3      	adds	r3, r2, r3
 8007bbc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007bbe:	69f9      	ldr	r1, [r7, #28]
 8007bc0:	0018      	movs	r0, r3
 8007bc2:	f7fd fd85 	bl	80056d0 <mem_cpy>
		fp->flag |= FA_DIRTY;
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	7d1b      	ldrb	r3, [r3, #20]
 8007bca:	2280      	movs	r2, #128	@ 0x80
 8007bcc:	4252      	negs	r2, r2
 8007bce:	4313      	orrs	r3, r2
 8007bd0:	b2da      	uxtb	r2, r3
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8007bd6:	69fa      	ldr	r2, [r7, #28]
 8007bd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bda:	18d3      	adds	r3, r2, r3
 8007bdc:	61fb      	str	r3, [r7, #28]
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	699a      	ldr	r2, [r3, #24]
 8007be2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007be4:	18d2      	adds	r2, r2, r3
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	619a      	str	r2, [r3, #24]
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	68d9      	ldr	r1, [r3, #12]
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	699a      	ldr	r2, [r3, #24]
 8007bf2:	000b      	movs	r3, r1
 8007bf4:	4293      	cmp	r3, r2
 8007bf6:	d200      	bcs.n	8007bfa <f_write+0x30c>
 8007bf8:	0013      	movs	r3, r2
 8007bfa:	68fa      	ldr	r2, [r7, #12]
 8007bfc:	60d3      	str	r3, [r2, #12]
 8007bfe:	683b      	ldr	r3, [r7, #0]
 8007c00:	681a      	ldr	r2, [r3, #0]
 8007c02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c04:	18d2      	adds	r2, r2, r3
 8007c06:	683b      	ldr	r3, [r7, #0]
 8007c08:	601a      	str	r2, [r3, #0]
 8007c0a:	687a      	ldr	r2, [r7, #4]
 8007c0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c0e:	1ad3      	subs	r3, r2, r3
 8007c10:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d000      	beq.n	8007c1a <f_write+0x32c>
 8007c18:	e6b2      	b.n	8007980 <f_write+0x92>
 8007c1a:	e000      	b.n	8007c1e <f_write+0x330>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8007c1c:	46c0      	nop			@ (mov r8, r8)
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	7d1b      	ldrb	r3, [r3, #20]
 8007c22:	2240      	movs	r2, #64	@ 0x40
 8007c24:	4313      	orrs	r3, r2
 8007c26:	b2da      	uxtb	r2, r3
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8007c2c:	693b      	ldr	r3, [r7, #16]
 8007c2e:	2100      	movs	r1, #0
 8007c30:	0018      	movs	r0, r3
 8007c32:	f7fd fdd8 	bl	80057e6 <unlock_fs>
 8007c36:	2300      	movs	r3, #0
}
 8007c38:	0018      	movs	r0, r3
 8007c3a:	46bd      	mov	sp, r7
 8007c3c:	b00c      	add	sp, #48	@ 0x30
 8007c3e:	bdb0      	pop	{r4, r5, r7, pc}

08007c40 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8007c40:	b5b0      	push	{r4, r5, r7, lr}
 8007c42:	b086      	sub	sp, #24
 8007c44:	af00      	add	r7, sp, #0
 8007c46:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	2517      	movs	r5, #23
 8007c4c:	197c      	adds	r4, r7, r5
 8007c4e:	2208      	movs	r2, #8
 8007c50:	18ba      	adds	r2, r7, r2
 8007c52:	0011      	movs	r1, r2
 8007c54:	0018      	movs	r0, r3
 8007c56:	f7ff fa27 	bl	80070a8 <validate>
 8007c5a:	0003      	movs	r3, r0
 8007c5c:	7023      	strb	r3, [r4, #0]
	if (res == FR_OK) {
 8007c5e:	197b      	adds	r3, r7, r5
 8007c60:	781b      	ldrb	r3, [r3, #0]
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d173      	bne.n	8007d4e <f_sync+0x10e>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	7d1b      	ldrb	r3, [r3, #20]
 8007c6a:	001a      	movs	r2, r3
 8007c6c:	2340      	movs	r3, #64	@ 0x40
 8007c6e:	4013      	ands	r3, r2
 8007c70:	d06d      	beq.n	8007d4e <f_sync+0x10e>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	7d1b      	ldrb	r3, [r3, #20]
 8007c76:	b25b      	sxtb	r3, r3
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	da19      	bge.n	8007cb0 <f_sync+0x70>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8007c7c:	68bb      	ldr	r3, [r7, #8]
 8007c7e:	7858      	ldrb	r0, [r3, #1]
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	3330      	adds	r3, #48	@ 0x30
 8007c84:	0019      	movs	r1, r3
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	6a1a      	ldr	r2, [r3, #32]
 8007c8a:	2301      	movs	r3, #1
 8007c8c:	f7fd fc4c 	bl	8005528 <disk_write>
 8007c90:	1e03      	subs	r3, r0, #0
 8007c92:	d006      	beq.n	8007ca2 <f_sync+0x62>
 8007c94:	68bb      	ldr	r3, [r7, #8]
 8007c96:	2101      	movs	r1, #1
 8007c98:	0018      	movs	r0, r3
 8007c9a:	f7fd fda4 	bl	80057e6 <unlock_fs>
 8007c9e:	2301      	movs	r3, #1
 8007ca0:	e05f      	b.n	8007d62 <f_sync+0x122>
				fp->flag &= (BYTE)~FA_DIRTY;
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	7d1b      	ldrb	r3, [r3, #20]
 8007ca6:	227f      	movs	r2, #127	@ 0x7f
 8007ca8:	4013      	ands	r3, r2
 8007caa:	b2da      	uxtb	r2, r3
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8007cb0:	f7fc fde8 	bl	8004884 <get_fattime>
 8007cb4:	0003      	movs	r3, r0
 8007cb6:	613b      	str	r3, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8007cb8:	68ba      	ldr	r2, [r7, #8]
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cbe:	2517      	movs	r5, #23
 8007cc0:	197c      	adds	r4, r7, r5
 8007cc2:	0019      	movs	r1, r3
 8007cc4:	0010      	movs	r0, r2
 8007cc6:	f7fd ff5f 	bl	8005b88 <move_window>
 8007cca:	0003      	movs	r3, r0
 8007ccc:	7023      	strb	r3, [r4, #0]
				if (res == FR_OK) {
 8007cce:	002c      	movs	r4, r5
 8007cd0:	193b      	adds	r3, r7, r4
 8007cd2:	781b      	ldrb	r3, [r3, #0]
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d13a      	bne.n	8007d4e <f_sync+0x10e>
					dir = fp->dir_ptr;
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cdc:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	330b      	adds	r3, #11
 8007ce2:	781a      	ldrb	r2, [r3, #0]
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	330b      	adds	r3, #11
 8007ce8:	2120      	movs	r1, #32
 8007cea:	430a      	orrs	r2, r1
 8007cec:	b2d2      	uxtb	r2, r2
 8007cee:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	6818      	ldr	r0, [r3, #0]
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	689a      	ldr	r2, [r3, #8]
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	0019      	movs	r1, r3
 8007cfc:	f7fe fcc9 	bl	8006692 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	331c      	adds	r3, #28
 8007d04:	001a      	movs	r2, r3
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	68db      	ldr	r3, [r3, #12]
 8007d0a:	0019      	movs	r1, r3
 8007d0c:	0010      	movs	r0, r2
 8007d0e:	f7fd fcb5 	bl	800567c <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	3316      	adds	r3, #22
 8007d16:	693a      	ldr	r2, [r7, #16]
 8007d18:	0011      	movs	r1, r2
 8007d1a:	0018      	movs	r0, r3
 8007d1c:	f7fd fcae 	bl	800567c <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	3312      	adds	r3, #18
 8007d24:	2100      	movs	r1, #0
 8007d26:	0018      	movs	r0, r3
 8007d28:	f7fd fc8a 	bl	8005640 <st_word>
					fs->wflag = 1;
 8007d2c:	68bb      	ldr	r3, [r7, #8]
 8007d2e:	2201      	movs	r2, #1
 8007d30:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8007d32:	68bb      	ldr	r3, [r7, #8]
 8007d34:	193c      	adds	r4, r7, r4
 8007d36:	0018      	movs	r0, r3
 8007d38:	f7fd ff5c 	bl	8005bf4 <sync_fs>
 8007d3c:	0003      	movs	r3, r0
 8007d3e:	7023      	strb	r3, [r4, #0]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	7d1b      	ldrb	r3, [r3, #20]
 8007d44:	2240      	movs	r2, #64	@ 0x40
 8007d46:	4393      	bics	r3, r2
 8007d48:	b2da      	uxtb	r2, r3
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8007d4e:	68ba      	ldr	r2, [r7, #8]
 8007d50:	2417      	movs	r4, #23
 8007d52:	193b      	adds	r3, r7, r4
 8007d54:	781b      	ldrb	r3, [r3, #0]
 8007d56:	0019      	movs	r1, r3
 8007d58:	0010      	movs	r0, r2
 8007d5a:	f7fd fd44 	bl	80057e6 <unlock_fs>
 8007d5e:	193b      	adds	r3, r7, r4
 8007d60:	781b      	ldrb	r3, [r3, #0]
}
 8007d62:	0018      	movs	r0, r3
 8007d64:	46bd      	mov	sp, r7
 8007d66:	b006      	add	sp, #24
 8007d68:	bdb0      	pop	{r4, r5, r7, pc}

08007d6a <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8007d6a:	b5b0      	push	{r4, r5, r7, lr}
 8007d6c:	b084      	sub	sp, #16
 8007d6e:	af00      	add	r7, sp, #0
 8007d70:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8007d72:	250f      	movs	r5, #15
 8007d74:	197c      	adds	r4, r7, r5
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	0018      	movs	r0, r3
 8007d7a:	f7ff ff61 	bl	8007c40 <f_sync>
 8007d7e:	0003      	movs	r3, r0
 8007d80:	7023      	strb	r3, [r4, #0]
	if (res == FR_OK)
 8007d82:	197b      	adds	r3, r7, r5
 8007d84:	781b      	ldrb	r3, [r3, #0]
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d121      	bne.n	8007dce <f_close+0x64>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	197c      	adds	r4, r7, r5
 8007d8e:	2208      	movs	r2, #8
 8007d90:	18ba      	adds	r2, r7, r2
 8007d92:	0011      	movs	r1, r2
 8007d94:	0018      	movs	r0, r3
 8007d96:	f7ff f987 	bl	80070a8 <validate>
 8007d9a:	0003      	movs	r3, r0
 8007d9c:	7023      	strb	r3, [r4, #0]
		if (res == FR_OK) {
 8007d9e:	197b      	adds	r3, r7, r5
 8007da0:	781b      	ldrb	r3, [r3, #0]
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d113      	bne.n	8007dce <f_close+0x64>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	691b      	ldr	r3, [r3, #16]
 8007daa:	197c      	adds	r4, r7, r5
 8007dac:	0018      	movs	r0, r3
 8007dae:	f7fd fe39 	bl	8005a24 <dec_lock>
 8007db2:	0003      	movs	r3, r0
 8007db4:	7023      	strb	r3, [r4, #0]
			if (res == FR_OK)
 8007db6:	197b      	adds	r3, r7, r5
 8007db8:	781b      	ldrb	r3, [r3, #0]
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d102      	bne.n	8007dc4 <f_close+0x5a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	2200      	movs	r2, #0
 8007dc2:	601a      	str	r2, [r3, #0]
			}
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
 8007dc4:	68bb      	ldr	r3, [r7, #8]
 8007dc6:	2100      	movs	r1, #0
 8007dc8:	0018      	movs	r0, r3
 8007dca:	f7fd fd0c 	bl	80057e6 <unlock_fs>
#endif
		}
	}
	return res;
 8007dce:	230f      	movs	r3, #15
 8007dd0:	18fb      	adds	r3, r7, r3
 8007dd2:	781b      	ldrb	r3, [r3, #0]
}
 8007dd4:	0018      	movs	r0, r3
 8007dd6:	46bd      	mov	sp, r7
 8007dd8:	b004      	add	sp, #16
 8007dda:	bdb0      	pop	{r4, r5, r7, pc}

08007ddc <f_getfree>:
FRESULT f_getfree (
	const TCHAR* path,	/* Path name of the logical drive number */
	DWORD* nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS** fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 8007ddc:	b5b0      	push	{r4, r5, r7, lr}
 8007dde:	b092      	sub	sp, #72	@ 0x48
 8007de0:	af00      	add	r7, sp, #0
 8007de2:	60f8      	str	r0, [r7, #12]
 8007de4:	60b9      	str	r1, [r7, #8]
 8007de6:	607a      	str	r2, [r7, #4]
	BYTE *p;
	_FDID obj;


	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 8007de8:	2547      	movs	r5, #71	@ 0x47
 8007dea:	197c      	adds	r4, r7, r5
 8007dec:	2328      	movs	r3, #40	@ 0x28
 8007dee:	18f9      	adds	r1, r7, r3
 8007df0:	230c      	movs	r3, #12
 8007df2:	18fb      	adds	r3, r7, r3
 8007df4:	2200      	movs	r2, #0
 8007df6:	0018      	movs	r0, r3
 8007df8:	f7fe fede 	bl	8006bb8 <find_volume>
 8007dfc:	0003      	movs	r3, r0
 8007dfe:	7023      	strb	r3, [r4, #0]
	if (res == FR_OK) {
 8007e00:	197b      	adds	r3, r7, r5
 8007e02:	781b      	ldrb	r3, [r3, #0]
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	d000      	beq.n	8007e0a <f_getfree+0x2e>
 8007e08:	e09e      	b.n	8007f48 <f_getfree+0x16c>
		*fatfs = fs;				/* Return ptr to the fs object */
 8007e0a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	601a      	str	r2, [r3, #0]
		/* If free_clst is valid, return it without full cluster scan */
		if (fs->free_clst <= fs->n_fatent - 2) {
 8007e10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e12:	695a      	ldr	r2, [r3, #20]
 8007e14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e16:	699b      	ldr	r3, [r3, #24]
 8007e18:	3b02      	subs	r3, #2
 8007e1a:	429a      	cmp	r2, r3
 8007e1c:	d804      	bhi.n	8007e28 <f_getfree+0x4c>
			*nclst = fs->free_clst;
 8007e1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e20:	695a      	ldr	r2, [r3, #20]
 8007e22:	68bb      	ldr	r3, [r7, #8]
 8007e24:	601a      	str	r2, [r3, #0]
 8007e26:	e08f      	b.n	8007f48 <f_getfree+0x16c>
		} else {
			/* Get number of free clusters */
			nfree = 0;
 8007e28:	2300      	movs	r3, #0
 8007e2a:	643b      	str	r3, [r7, #64]	@ 0x40
			if (fs->fs_type == FS_FAT12) {	/* FAT12: Sector unalighed FAT entries */
 8007e2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e2e:	781b      	ldrb	r3, [r3, #0]
 8007e30:	2b01      	cmp	r3, #1
 8007e32:	d12d      	bne.n	8007e90 <f_getfree+0xb4>
				clst = 2; obj.fs = fs;
 8007e34:	2302      	movs	r3, #2
 8007e36:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007e38:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007e3a:	2314      	movs	r3, #20
 8007e3c:	18fb      	adds	r3, r7, r3
 8007e3e:	601a      	str	r2, [r3, #0]
				do {
					stat = get_fat(&obj, clst);
 8007e40:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007e42:	2314      	movs	r3, #20
 8007e44:	18fb      	adds	r3, r7, r3
 8007e46:	0011      	movs	r1, r2
 8007e48:	0018      	movs	r0, r3
 8007e4a:	f7fd ff6b 	bl	8005d24 <get_fat>
 8007e4e:	0003      	movs	r3, r0
 8007e50:	62fb      	str	r3, [r7, #44]	@ 0x2c
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 8007e52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e54:	3301      	adds	r3, #1
 8007e56:	d104      	bne.n	8007e62 <f_getfree+0x86>
 8007e58:	2347      	movs	r3, #71	@ 0x47
 8007e5a:	18fb      	adds	r3, r7, r3
 8007e5c:	2201      	movs	r2, #1
 8007e5e:	701a      	strb	r2, [r3, #0]
 8007e60:	e065      	b.n	8007f2e <f_getfree+0x152>
					if (stat == 1) { res = FR_INT_ERR; break; }
 8007e62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e64:	2b01      	cmp	r3, #1
 8007e66:	d104      	bne.n	8007e72 <f_getfree+0x96>
 8007e68:	2347      	movs	r3, #71	@ 0x47
 8007e6a:	18fb      	adds	r3, r7, r3
 8007e6c:	2202      	movs	r2, #2
 8007e6e:	701a      	strb	r2, [r3, #0]
 8007e70:	e05d      	b.n	8007f2e <f_getfree+0x152>
					if (stat == 0) nfree++;
 8007e72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d102      	bne.n	8007e7e <f_getfree+0xa2>
 8007e78:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007e7a:	3301      	adds	r3, #1
 8007e7c:	643b      	str	r3, [r7, #64]	@ 0x40
				} while (++clst < fs->n_fatent);
 8007e7e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007e80:	3301      	adds	r3, #1
 8007e82:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007e84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e86:	699b      	ldr	r3, [r3, #24]
 8007e88:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007e8a:	429a      	cmp	r2, r3
 8007e8c:	d3d8      	bcc.n	8007e40 <f_getfree+0x64>
 8007e8e:	e04e      	b.n	8007f2e <f_getfree+0x152>
						i = (i + 1) % SS(fs);
					} while (clst);
				} else
#endif
				{	/* FAT16/32: Sector alighed FAT entries */
					clst = fs->n_fatent; sect = fs->fatbase;
 8007e90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e92:	699b      	ldr	r3, [r3, #24]
 8007e94:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007e96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e9a:	63bb      	str	r3, [r7, #56]	@ 0x38
					i = 0; p = 0;
 8007e9c:	2300      	movs	r3, #0
 8007e9e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007ea0:	2300      	movs	r3, #0
 8007ea2:	633b      	str	r3, [r7, #48]	@ 0x30
					do {
						if (i == 0) {
 8007ea4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d114      	bne.n	8007ed4 <f_getfree+0xf8>
							res = move_window(fs, sect++);
 8007eaa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007eac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007eae:	1c5a      	adds	r2, r3, #1
 8007eb0:	63ba      	str	r2, [r7, #56]	@ 0x38
 8007eb2:	2547      	movs	r5, #71	@ 0x47
 8007eb4:	197c      	adds	r4, r7, r5
 8007eb6:	0019      	movs	r1, r3
 8007eb8:	f7fd fe66 	bl	8005b88 <move_window>
 8007ebc:	0003      	movs	r3, r0
 8007ebe:	7023      	strb	r3, [r4, #0]
							if (res != FR_OK) break;
 8007ec0:	197b      	adds	r3, r7, r5
 8007ec2:	781b      	ldrb	r3, [r3, #0]
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	d131      	bne.n	8007f2c <f_getfree+0x150>
							p = fs->win;
 8007ec8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007eca:	3334      	adds	r3, #52	@ 0x34
 8007ecc:	633b      	str	r3, [r7, #48]	@ 0x30
							i = SS(fs);
 8007ece:	2380      	movs	r3, #128	@ 0x80
 8007ed0:	009b      	lsls	r3, r3, #2
 8007ed2:	637b      	str	r3, [r7, #52]	@ 0x34
						}
						if (fs->fs_type == FS_FAT16) {
 8007ed4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ed6:	781b      	ldrb	r3, [r3, #0]
 8007ed8:	2b02      	cmp	r3, #2
 8007eda:	d10f      	bne.n	8007efc <f_getfree+0x120>
							if (ld_word(p) == 0) nfree++;
 8007edc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ede:	0018      	movs	r0, r3
 8007ee0:	f7fd fb72 	bl	80055c8 <ld_word>
 8007ee4:	1e03      	subs	r3, r0, #0
 8007ee6:	d102      	bne.n	8007eee <f_getfree+0x112>
 8007ee8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007eea:	3301      	adds	r3, #1
 8007eec:	643b      	str	r3, [r7, #64]	@ 0x40
							p += 2; i -= 2;
 8007eee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ef0:	3302      	adds	r3, #2
 8007ef2:	633b      	str	r3, [r7, #48]	@ 0x30
 8007ef4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007ef6:	3b02      	subs	r3, #2
 8007ef8:	637b      	str	r3, [r7, #52]	@ 0x34
 8007efa:	e010      	b.n	8007f1e <f_getfree+0x142>
						} else {
							if ((ld_dword(p) & 0x0FFFFFFF) == 0) nfree++;
 8007efc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007efe:	0018      	movs	r0, r3
 8007f00:	f7fd fb7d 	bl	80055fe <ld_dword>
 8007f04:	0003      	movs	r3, r0
 8007f06:	011b      	lsls	r3, r3, #4
 8007f08:	091b      	lsrs	r3, r3, #4
 8007f0a:	d102      	bne.n	8007f12 <f_getfree+0x136>
 8007f0c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007f0e:	3301      	adds	r3, #1
 8007f10:	643b      	str	r3, [r7, #64]	@ 0x40
							p += 4; i -= 4;
 8007f12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f14:	3304      	adds	r3, #4
 8007f16:	633b      	str	r3, [r7, #48]	@ 0x30
 8007f18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f1a:	3b04      	subs	r3, #4
 8007f1c:	637b      	str	r3, [r7, #52]	@ 0x34
						}
					} while (--clst);
 8007f1e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007f20:	3b01      	subs	r3, #1
 8007f22:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007f24:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	d1bc      	bne.n	8007ea4 <f_getfree+0xc8>
 8007f2a:	e000      	b.n	8007f2e <f_getfree+0x152>
							if (res != FR_OK) break;
 8007f2c:	46c0      	nop			@ (mov r8, r8)
				}
			}
			*nclst = nfree;			/* Return the free clusters */
 8007f2e:	68bb      	ldr	r3, [r7, #8]
 8007f30:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007f32:	601a      	str	r2, [r3, #0]
			fs->free_clst = nfree;	/* Now free_clst is valid */
 8007f34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f36:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007f38:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;		/* FSInfo is to be updated */
 8007f3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f3c:	791a      	ldrb	r2, [r3, #4]
 8007f3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f40:	2101      	movs	r1, #1
 8007f42:	430a      	orrs	r2, r1
 8007f44:	b2d2      	uxtb	r2, r2
 8007f46:	711a      	strb	r2, [r3, #4]
		}
	}

	LEAVE_FF(fs, res);
 8007f48:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007f4a:	2447      	movs	r4, #71	@ 0x47
 8007f4c:	193b      	adds	r3, r7, r4
 8007f4e:	781b      	ldrb	r3, [r3, #0]
 8007f50:	0019      	movs	r1, r3
 8007f52:	0010      	movs	r0, r2
 8007f54:	f7fd fc47 	bl	80057e6 <unlock_fs>
 8007f58:	193b      	adds	r3, r7, r4
 8007f5a:	781b      	ldrb	r3, [r3, #0]
}
 8007f5c:	0018      	movs	r0, r3
 8007f5e:	46bd      	mov	sp, r7
 8007f60:	b012      	add	sp, #72	@ 0x48
 8007f62:	bdb0      	pop	{r4, r5, r7, pc}

08007f64 <f_gets>:
TCHAR* f_gets (
	TCHAR* buff,	/* Pointer to the string buffer to read */
	int len,		/* Size of string buffer (characters) */
	FIL* fp			/* Pointer to the file object */
)
{
 8007f64:	b590      	push	{r4, r7, lr}
 8007f66:	b089      	sub	sp, #36	@ 0x24
 8007f68:	af00      	add	r7, sp, #0
 8007f6a:	60f8      	str	r0, [r7, #12]
 8007f6c:	60b9      	str	r1, [r7, #8]
 8007f6e:	607a      	str	r2, [r7, #4]
	int n = 0;
 8007f70:	2300      	movs	r3, #0
 8007f72:	61fb      	str	r3, [r7, #28]
	TCHAR c, *p = buff;
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	61bb      	str	r3, [r7, #24]
	BYTE s[2];
	UINT rc;


	while (n < len - 1) {	/* Read characters until buffer gets filled */
 8007f78:	e022      	b.n	8007fc0 <f_gets+0x5c>
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
#else						/* Read a character without conversion */
		f_read(fp, s, 1, &rc);
 8007f7a:	2310      	movs	r3, #16
 8007f7c:	18fb      	adds	r3, r7, r3
 8007f7e:	2414      	movs	r4, #20
 8007f80:	1939      	adds	r1, r7, r4
 8007f82:	6878      	ldr	r0, [r7, #4]
 8007f84:	2201      	movs	r2, #1
 8007f86:	f7ff fb42 	bl	800760e <f_read>
		if (rc != 1) break;
 8007f8a:	693b      	ldr	r3, [r7, #16]
 8007f8c:	2b01      	cmp	r3, #1
 8007f8e:	d11d      	bne.n	8007fcc <f_gets+0x68>
		c = s[0];
 8007f90:	2117      	movs	r1, #23
 8007f92:	187b      	adds	r3, r7, r1
 8007f94:	193a      	adds	r2, r7, r4
 8007f96:	7812      	ldrb	r2, [r2, #0]
 8007f98:	701a      	strb	r2, [r3, #0]
#endif
		if (_USE_STRFUNC == 2 && c == '\r') continue;	/* Strip '\r' */
 8007f9a:	187b      	adds	r3, r7, r1
 8007f9c:	781b      	ldrb	r3, [r3, #0]
 8007f9e:	2b0d      	cmp	r3, #13
 8007fa0:	d00d      	beq.n	8007fbe <f_gets+0x5a>
		*p++ = c;
 8007fa2:	69bb      	ldr	r3, [r7, #24]
 8007fa4:	1c5a      	adds	r2, r3, #1
 8007fa6:	61ba      	str	r2, [r7, #24]
 8007fa8:	187a      	adds	r2, r7, r1
 8007faa:	7812      	ldrb	r2, [r2, #0]
 8007fac:	701a      	strb	r2, [r3, #0]
		n++;
 8007fae:	69fb      	ldr	r3, [r7, #28]
 8007fb0:	3301      	adds	r3, #1
 8007fb2:	61fb      	str	r3, [r7, #28]
		if (c == '\n') break;		/* Break on EOL */
 8007fb4:	187b      	adds	r3, r7, r1
 8007fb6:	781b      	ldrb	r3, [r3, #0]
 8007fb8:	2b0a      	cmp	r3, #10
 8007fba:	d009      	beq.n	8007fd0 <f_gets+0x6c>
 8007fbc:	e000      	b.n	8007fc0 <f_gets+0x5c>
		if (_USE_STRFUNC == 2 && c == '\r') continue;	/* Strip '\r' */
 8007fbe:	46c0      	nop			@ (mov r8, r8)
	while (n < len - 1) {	/* Read characters until buffer gets filled */
 8007fc0:	68bb      	ldr	r3, [r7, #8]
 8007fc2:	3b01      	subs	r3, #1
 8007fc4:	69fa      	ldr	r2, [r7, #28]
 8007fc6:	429a      	cmp	r2, r3
 8007fc8:	dbd7      	blt.n	8007f7a <f_gets+0x16>
 8007fca:	e002      	b.n	8007fd2 <f_gets+0x6e>
		if (rc != 1) break;
 8007fcc:	46c0      	nop			@ (mov r8, r8)
 8007fce:	e000      	b.n	8007fd2 <f_gets+0x6e>
		if (c == '\n') break;		/* Break on EOL */
 8007fd0:	46c0      	nop			@ (mov r8, r8)
	}
	*p = 0;
 8007fd2:	69bb      	ldr	r3, [r7, #24]
 8007fd4:	2200      	movs	r2, #0
 8007fd6:	701a      	strb	r2, [r3, #0]
	return n ? buff : 0;			/* When no data read (eof or error), return with error. */
 8007fd8:	69fb      	ldr	r3, [r7, #28]
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d001      	beq.n	8007fe2 <f_gets+0x7e>
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	e000      	b.n	8007fe4 <f_gets+0x80>
 8007fe2:	2300      	movs	r3, #0
}
 8007fe4:	0018      	movs	r0, r3
 8007fe6:	46bd      	mov	sp, r7
 8007fe8:	b009      	add	sp, #36	@ 0x24
 8007fea:	bd90      	pop	{r4, r7, pc}

08007fec <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8007fec:	b590      	push	{r4, r7, lr}
 8007fee:	b087      	sub	sp, #28
 8007ff0:	af00      	add	r7, sp, #0
 8007ff2:	60f8      	str	r0, [r7, #12]
 8007ff4:	60b9      	str	r1, [r7, #8]
 8007ff6:	1dfb      	adds	r3, r7, #7
 8007ff8:	701a      	strb	r2, [r3, #0]
  uint8_t ret = 1;
 8007ffa:	2417      	movs	r4, #23
 8007ffc:	193b      	adds	r3, r7, r4
 8007ffe:	2201      	movs	r2, #1
 8008000:	701a      	strb	r2, [r3, #0]
  uint8_t DiskNum = 0;
 8008002:	2016      	movs	r0, #22
 8008004:	183b      	adds	r3, r7, r0
 8008006:	2200      	movs	r2, #0
 8008008:	701a      	strb	r2, [r3, #0]

  if(disk.nbr < _VOLUMES)
 800800a:	4b21      	ldr	r3, [pc, #132]	@ (8008090 <FATFS_LinkDriverEx+0xa4>)
 800800c:	7a5b      	ldrb	r3, [r3, #9]
 800800e:	b2db      	uxtb	r3, r3
 8008010:	2b00      	cmp	r3, #0
 8008012:	d136      	bne.n	8008082 <FATFS_LinkDriverEx+0x96>
  {
    disk.is_initialized[disk.nbr] = 0;
 8008014:	4b1e      	ldr	r3, [pc, #120]	@ (8008090 <FATFS_LinkDriverEx+0xa4>)
 8008016:	7a5b      	ldrb	r3, [r3, #9]
 8008018:	b2db      	uxtb	r3, r3
 800801a:	001a      	movs	r2, r3
 800801c:	4b1c      	ldr	r3, [pc, #112]	@ (8008090 <FATFS_LinkDriverEx+0xa4>)
 800801e:	2100      	movs	r1, #0
 8008020:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8008022:	4b1b      	ldr	r3, [pc, #108]	@ (8008090 <FATFS_LinkDriverEx+0xa4>)
 8008024:	7a5b      	ldrb	r3, [r3, #9]
 8008026:	b2db      	uxtb	r3, r3
 8008028:	4a19      	ldr	r2, [pc, #100]	@ (8008090 <FATFS_LinkDriverEx+0xa4>)
 800802a:	009b      	lsls	r3, r3, #2
 800802c:	18d3      	adds	r3, r2, r3
 800802e:	3304      	adds	r3, #4
 8008030:	68fa      	ldr	r2, [r7, #12]
 8008032:	601a      	str	r2, [r3, #0]
    disk.lun[disk.nbr] = lun;
 8008034:	4b16      	ldr	r3, [pc, #88]	@ (8008090 <FATFS_LinkDriverEx+0xa4>)
 8008036:	7a5b      	ldrb	r3, [r3, #9]
 8008038:	b2db      	uxtb	r3, r3
 800803a:	001a      	movs	r2, r3
 800803c:	4b14      	ldr	r3, [pc, #80]	@ (8008090 <FATFS_LinkDriverEx+0xa4>)
 800803e:	189b      	adds	r3, r3, r2
 8008040:	1dfa      	adds	r2, r7, #7
 8008042:	7812      	ldrb	r2, [r2, #0]
 8008044:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8008046:	4b12      	ldr	r3, [pc, #72]	@ (8008090 <FATFS_LinkDriverEx+0xa4>)
 8008048:	7a5b      	ldrb	r3, [r3, #9]
 800804a:	b2db      	uxtb	r3, r3
 800804c:	1c5a      	adds	r2, r3, #1
 800804e:	b2d1      	uxtb	r1, r2
 8008050:	4a0f      	ldr	r2, [pc, #60]	@ (8008090 <FATFS_LinkDriverEx+0xa4>)
 8008052:	7251      	strb	r1, [r2, #9]
 8008054:	183a      	adds	r2, r7, r0
 8008056:	7013      	strb	r3, [r2, #0]
    path[0] = DiskNum + '0';
 8008058:	183b      	adds	r3, r7, r0
 800805a:	781b      	ldrb	r3, [r3, #0]
 800805c:	3330      	adds	r3, #48	@ 0x30
 800805e:	b2da      	uxtb	r2, r3
 8008060:	68bb      	ldr	r3, [r7, #8]
 8008062:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8008064:	68bb      	ldr	r3, [r7, #8]
 8008066:	3301      	adds	r3, #1
 8008068:	223a      	movs	r2, #58	@ 0x3a
 800806a:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800806c:	68bb      	ldr	r3, [r7, #8]
 800806e:	3302      	adds	r3, #2
 8008070:	222f      	movs	r2, #47	@ 0x2f
 8008072:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8008074:	68bb      	ldr	r3, [r7, #8]
 8008076:	3303      	adds	r3, #3
 8008078:	2200      	movs	r2, #0
 800807a:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800807c:	193b      	adds	r3, r7, r4
 800807e:	2200      	movs	r2, #0
 8008080:	701a      	strb	r2, [r3, #0]
  }

  return ret;
 8008082:	2317      	movs	r3, #23
 8008084:	18fb      	adds	r3, r7, r3
 8008086:	781b      	ldrb	r3, [r3, #0]
}
 8008088:	0018      	movs	r0, r3
 800808a:	46bd      	mov	sp, r7
 800808c:	b007      	add	sp, #28
 800808e:	bd90      	pop	{r4, r7, pc}
 8008090:	20000494 	.word	0x20000494

08008094 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8008094:	b580      	push	{r7, lr}
 8008096:	b082      	sub	sp, #8
 8008098:	af00      	add	r7, sp, #0
 800809a:	6078      	str	r0, [r7, #4]
 800809c:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800809e:	6839      	ldr	r1, [r7, #0]
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	2200      	movs	r2, #0
 80080a4:	0018      	movs	r0, r3
 80080a6:	f7ff ffa1 	bl	8007fec <FATFS_LinkDriverEx>
 80080aa:	0003      	movs	r3, r0
}
 80080ac:	0018      	movs	r0, r3
 80080ae:	46bd      	mov	sp, r7
 80080b0:	b002      	add	sp, #8
 80080b2:	bd80      	pop	{r7, pc}

080080b4 <ff_cre_syncobj>:

int ff_cre_syncobj (	/* 1:Function succeeded, 0:Could not create the sync object */
	BYTE vol,			/* Corresponding volume (logical drive number) */
	_SYNC_t *sobj		/* Pointer to return the created sync object */
)
{
 80080b4:	b580      	push	{r7, lr}
 80080b6:	b084      	sub	sp, #16
 80080b8:	af00      	add	r7, sp, #0
 80080ba:	0002      	movs	r2, r0
 80080bc:	6039      	str	r1, [r7, #0]
 80080be:	1dfb      	adds	r3, r7, #7
 80080c0:	701a      	strb	r2, [r3, #0]

#if (osCMSIS < 0x20000U)
    osSemaphoreDef(SEM);
    *sobj = osSemaphoreCreate(osSemaphore(SEM), 1);
#else
    *sobj = osSemaphoreNew(1, 1, NULL);
 80080c2:	2200      	movs	r2, #0
 80080c4:	2101      	movs	r1, #1
 80080c6:	2001      	movs	r0, #1
 80080c8:	f000 f9c2 	bl	8008450 <osSemaphoreNew>
 80080cc:	0002      	movs	r2, r0
 80080ce:	683b      	ldr	r3, [r7, #0]
 80080d0:	601a      	str	r2, [r3, #0]
#endif

#endif
    ret = (*sobj != NULL);
 80080d2:	683b      	ldr	r3, [r7, #0]
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	1e5a      	subs	r2, r3, #1
 80080d8:	4193      	sbcs	r3, r2
 80080da:	b2db      	uxtb	r3, r3
 80080dc:	60fb      	str	r3, [r7, #12]

    return ret;
 80080de:	68fb      	ldr	r3, [r7, #12]
}
 80080e0:	0018      	movs	r0, r3
 80080e2:	46bd      	mov	sp, r7
 80080e4:	b004      	add	sp, #16
 80080e6:	bd80      	pop	{r7, pc}

080080e8 <ff_del_syncobj>:
*/

int ff_del_syncobj (	/* 1:Function succeeded, 0:Could not delete due to any error */
	_SYNC_t sobj		/* Sync object tied to the logical drive to be deleted */
)
{
 80080e8:	b580      	push	{r7, lr}
 80080ea:	b082      	sub	sp, #8
 80080ec:	af00      	add	r7, sp, #0
 80080ee:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
    osMutexDelete (sobj);
#else
    osSemaphoreDelete (sobj);
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	0018      	movs	r0, r3
 80080f4:	f000 fad0 	bl	8008698 <osSemaphoreDelete>
#endif
    return 1;
 80080f8:	2301      	movs	r3, #1
}
 80080fa:	0018      	movs	r0, r3
 80080fc:	46bd      	mov	sp, r7
 80080fe:	b002      	add	sp, #8
 8008100:	bd80      	pop	{r7, pc}

08008102 <ff_req_grant>:
*/

int ff_req_grant (	/* 1:Got a grant to access the volume, 0:Could not get a grant */
	_SYNC_t sobj	/* Sync object to wait */
)
{
 8008102:	b580      	push	{r7, lr}
 8008104:	b084      	sub	sp, #16
 8008106:	af00      	add	r7, sp, #0
 8008108:	6078      	str	r0, [r7, #4]
  int ret = 0;
 800810a:	2300      	movs	r3, #0
 800810c:	60fb      	str	r3, [r7, #12]
#else

#if _USE_MUTEX
   if(osMutexAcquire(sobj, _FS_TIMEOUT) == osOK)
#else
   if(osSemaphoreAcquire(sobj, _FS_TIMEOUT) == osOK)
 800810e:	23fa      	movs	r3, #250	@ 0xfa
 8008110:	009a      	lsls	r2, r3, #2
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	0011      	movs	r1, r2
 8008116:	0018      	movs	r0, r3
 8008118:	f000 fa2e 	bl	8008578 <osSemaphoreAcquire>
 800811c:	1e03      	subs	r3, r0, #0
 800811e:	d101      	bne.n	8008124 <ff_req_grant+0x22>
#endif

#endif
  {
    ret = 1;
 8008120:	2301      	movs	r3, #1
 8008122:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8008124:	68fb      	ldr	r3, [r7, #12]
}
 8008126:	0018      	movs	r0, r3
 8008128:	46bd      	mov	sp, r7
 800812a:	b004      	add	sp, #16
 800812c:	bd80      	pop	{r7, pc}

0800812e <ff_rel_grant>:
*/

void ff_rel_grant (
	_SYNC_t sobj	/* Sync object to be signaled */
)
{
 800812e:	b580      	push	{r7, lr}
 8008130:	b082      	sub	sp, #8
 8008132:	af00      	add	r7, sp, #0
 8008134:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
  osMutexRelease(sobj);
#else
  osSemaphoreRelease(sobj);
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	0018      	movs	r0, r3
 800813a:	f000 fa6d 	bl	8008618 <osSemaphoreRelease>
#endif
}
 800813e:	46c0      	nop			@ (mov r8, r8)
 8008140:	46bd      	mov	sp, r7
 8008142:	b002      	add	sp, #8
 8008144:	bd80      	pop	{r7, pc}
	...

08008148 <__NVIC_SetPriority>:
{
 8008148:	b590      	push	{r4, r7, lr}
 800814a:	b083      	sub	sp, #12
 800814c:	af00      	add	r7, sp, #0
 800814e:	0002      	movs	r2, r0
 8008150:	6039      	str	r1, [r7, #0]
 8008152:	1dfb      	adds	r3, r7, #7
 8008154:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8008156:	1dfb      	adds	r3, r7, #7
 8008158:	781b      	ldrb	r3, [r3, #0]
 800815a:	2b7f      	cmp	r3, #127	@ 0x7f
 800815c:	d828      	bhi.n	80081b0 <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800815e:	4a2f      	ldr	r2, [pc, #188]	@ (800821c <__NVIC_SetPriority+0xd4>)
 8008160:	1dfb      	adds	r3, r7, #7
 8008162:	781b      	ldrb	r3, [r3, #0]
 8008164:	b25b      	sxtb	r3, r3
 8008166:	089b      	lsrs	r3, r3, #2
 8008168:	33c0      	adds	r3, #192	@ 0xc0
 800816a:	009b      	lsls	r3, r3, #2
 800816c:	589b      	ldr	r3, [r3, r2]
 800816e:	1dfa      	adds	r2, r7, #7
 8008170:	7812      	ldrb	r2, [r2, #0]
 8008172:	0011      	movs	r1, r2
 8008174:	2203      	movs	r2, #3
 8008176:	400a      	ands	r2, r1
 8008178:	00d2      	lsls	r2, r2, #3
 800817a:	21ff      	movs	r1, #255	@ 0xff
 800817c:	4091      	lsls	r1, r2
 800817e:	000a      	movs	r2, r1
 8008180:	43d2      	mvns	r2, r2
 8008182:	401a      	ands	r2, r3
 8008184:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8008186:	683b      	ldr	r3, [r7, #0]
 8008188:	019b      	lsls	r3, r3, #6
 800818a:	22ff      	movs	r2, #255	@ 0xff
 800818c:	401a      	ands	r2, r3
 800818e:	1dfb      	adds	r3, r7, #7
 8008190:	781b      	ldrb	r3, [r3, #0]
 8008192:	0018      	movs	r0, r3
 8008194:	2303      	movs	r3, #3
 8008196:	4003      	ands	r3, r0
 8008198:	00db      	lsls	r3, r3, #3
 800819a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800819c:	481f      	ldr	r0, [pc, #124]	@ (800821c <__NVIC_SetPriority+0xd4>)
 800819e:	1dfb      	adds	r3, r7, #7
 80081a0:	781b      	ldrb	r3, [r3, #0]
 80081a2:	b25b      	sxtb	r3, r3
 80081a4:	089b      	lsrs	r3, r3, #2
 80081a6:	430a      	orrs	r2, r1
 80081a8:	33c0      	adds	r3, #192	@ 0xc0
 80081aa:	009b      	lsls	r3, r3, #2
 80081ac:	501a      	str	r2, [r3, r0]
}
 80081ae:	e031      	b.n	8008214 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80081b0:	4a1b      	ldr	r2, [pc, #108]	@ (8008220 <__NVIC_SetPriority+0xd8>)
 80081b2:	1dfb      	adds	r3, r7, #7
 80081b4:	781b      	ldrb	r3, [r3, #0]
 80081b6:	0019      	movs	r1, r3
 80081b8:	230f      	movs	r3, #15
 80081ba:	400b      	ands	r3, r1
 80081bc:	3b08      	subs	r3, #8
 80081be:	089b      	lsrs	r3, r3, #2
 80081c0:	3306      	adds	r3, #6
 80081c2:	009b      	lsls	r3, r3, #2
 80081c4:	18d3      	adds	r3, r2, r3
 80081c6:	3304      	adds	r3, #4
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	1dfa      	adds	r2, r7, #7
 80081cc:	7812      	ldrb	r2, [r2, #0]
 80081ce:	0011      	movs	r1, r2
 80081d0:	2203      	movs	r2, #3
 80081d2:	400a      	ands	r2, r1
 80081d4:	00d2      	lsls	r2, r2, #3
 80081d6:	21ff      	movs	r1, #255	@ 0xff
 80081d8:	4091      	lsls	r1, r2
 80081da:	000a      	movs	r2, r1
 80081dc:	43d2      	mvns	r2, r2
 80081de:	401a      	ands	r2, r3
 80081e0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80081e2:	683b      	ldr	r3, [r7, #0]
 80081e4:	019b      	lsls	r3, r3, #6
 80081e6:	22ff      	movs	r2, #255	@ 0xff
 80081e8:	401a      	ands	r2, r3
 80081ea:	1dfb      	adds	r3, r7, #7
 80081ec:	781b      	ldrb	r3, [r3, #0]
 80081ee:	0018      	movs	r0, r3
 80081f0:	2303      	movs	r3, #3
 80081f2:	4003      	ands	r3, r0
 80081f4:	00db      	lsls	r3, r3, #3
 80081f6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80081f8:	4809      	ldr	r0, [pc, #36]	@ (8008220 <__NVIC_SetPriority+0xd8>)
 80081fa:	1dfb      	adds	r3, r7, #7
 80081fc:	781b      	ldrb	r3, [r3, #0]
 80081fe:	001c      	movs	r4, r3
 8008200:	230f      	movs	r3, #15
 8008202:	4023      	ands	r3, r4
 8008204:	3b08      	subs	r3, #8
 8008206:	089b      	lsrs	r3, r3, #2
 8008208:	430a      	orrs	r2, r1
 800820a:	3306      	adds	r3, #6
 800820c:	009b      	lsls	r3, r3, #2
 800820e:	18c3      	adds	r3, r0, r3
 8008210:	3304      	adds	r3, #4
 8008212:	601a      	str	r2, [r3, #0]
}
 8008214:	46c0      	nop			@ (mov r8, r8)
 8008216:	46bd      	mov	sp, r7
 8008218:	b003      	add	sp, #12
 800821a:	bd90      	pop	{r4, r7, pc}
 800821c:	e000e100 	.word	0xe000e100
 8008220:	e000ed00 	.word	0xe000ed00

08008224 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8008224:	b580      	push	{r7, lr}
 8008226:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8008228:	4b05      	ldr	r3, [pc, #20]	@ (8008240 <SysTick_Handler+0x1c>)
 800822a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800822c:	f001 ffae 	bl	800a18c <xTaskGetSchedulerState>
 8008230:	0003      	movs	r3, r0
 8008232:	2b01      	cmp	r3, #1
 8008234:	d001      	beq.n	800823a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8008236:	f002 fd77 	bl	800ad28 <xPortSysTickHandler>
  }
}
 800823a:	46c0      	nop			@ (mov r8, r8)
 800823c:	46bd      	mov	sp, r7
 800823e:	bd80      	pop	{r7, pc}
 8008240:	e000e010 	.word	0xe000e010

08008244 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8008244:	b580      	push	{r7, lr}
 8008246:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8008248:	2305      	movs	r3, #5
 800824a:	425b      	negs	r3, r3
 800824c:	2100      	movs	r1, #0
 800824e:	0018      	movs	r0, r3
 8008250:	f7ff ff7a 	bl	8008148 <__NVIC_SetPriority>
#endif
}
 8008254:	46c0      	nop			@ (mov r8, r8)
 8008256:	46bd      	mov	sp, r7
 8008258:	bd80      	pop	{r7, pc}
	...

0800825c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800825c:	b580      	push	{r7, lr}
 800825e:	b082      	sub	sp, #8
 8008260:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008262:	f3ef 8305 	mrs	r3, IPSR
 8008266:	603b      	str	r3, [r7, #0]
  return(result);
 8008268:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800826a:	2b00      	cmp	r3, #0
 800826c:	d003      	beq.n	8008276 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800826e:	2306      	movs	r3, #6
 8008270:	425b      	negs	r3, r3
 8008272:	607b      	str	r3, [r7, #4]
 8008274:	e00c      	b.n	8008290 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8008276:	4b09      	ldr	r3, [pc, #36]	@ (800829c <osKernelInitialize+0x40>)
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	2b00      	cmp	r3, #0
 800827c:	d105      	bne.n	800828a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800827e:	4b07      	ldr	r3, [pc, #28]	@ (800829c <osKernelInitialize+0x40>)
 8008280:	2201      	movs	r2, #1
 8008282:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8008284:	2300      	movs	r3, #0
 8008286:	607b      	str	r3, [r7, #4]
 8008288:	e002      	b.n	8008290 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800828a:	2301      	movs	r3, #1
 800828c:	425b      	negs	r3, r3
 800828e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008290:	687b      	ldr	r3, [r7, #4]
}
 8008292:	0018      	movs	r0, r3
 8008294:	46bd      	mov	sp, r7
 8008296:	b002      	add	sp, #8
 8008298:	bd80      	pop	{r7, pc}
 800829a:	46c0      	nop			@ (mov r8, r8)
 800829c:	200004a0 	.word	0x200004a0

080082a0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80082a0:	b580      	push	{r7, lr}
 80082a2:	b082      	sub	sp, #8
 80082a4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80082a6:	f3ef 8305 	mrs	r3, IPSR
 80082aa:	603b      	str	r3, [r7, #0]
  return(result);
 80082ac:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d003      	beq.n	80082ba <osKernelStart+0x1a>
    stat = osErrorISR;
 80082b2:	2306      	movs	r3, #6
 80082b4:	425b      	negs	r3, r3
 80082b6:	607b      	str	r3, [r7, #4]
 80082b8:	e010      	b.n	80082dc <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80082ba:	4b0b      	ldr	r3, [pc, #44]	@ (80082e8 <osKernelStart+0x48>)
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	2b01      	cmp	r3, #1
 80082c0:	d109      	bne.n	80082d6 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80082c2:	f7ff ffbf 	bl	8008244 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80082c6:	4b08      	ldr	r3, [pc, #32]	@ (80082e8 <osKernelStart+0x48>)
 80082c8:	2202      	movs	r2, #2
 80082ca:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80082cc:	f001 fb6a 	bl	80099a4 <vTaskStartScheduler>
      stat = osOK;
 80082d0:	2300      	movs	r3, #0
 80082d2:	607b      	str	r3, [r7, #4]
 80082d4:	e002      	b.n	80082dc <osKernelStart+0x3c>
    } else {
      stat = osError;
 80082d6:	2301      	movs	r3, #1
 80082d8:	425b      	negs	r3, r3
 80082da:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80082dc:	687b      	ldr	r3, [r7, #4]
}
 80082de:	0018      	movs	r0, r3
 80082e0:	46bd      	mov	sp, r7
 80082e2:	b002      	add	sp, #8
 80082e4:	bd80      	pop	{r7, pc}
 80082e6:	46c0      	nop			@ (mov r8, r8)
 80082e8:	200004a0 	.word	0x200004a0

080082ec <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80082ec:	b5b0      	push	{r4, r5, r7, lr}
 80082ee:	b08e      	sub	sp, #56	@ 0x38
 80082f0:	af04      	add	r7, sp, #16
 80082f2:	60f8      	str	r0, [r7, #12]
 80082f4:	60b9      	str	r1, [r7, #8]
 80082f6:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80082f8:	2300      	movs	r3, #0
 80082fa:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80082fc:	f3ef 8305 	mrs	r3, IPSR
 8008300:	617b      	str	r3, [r7, #20]
  return(result);
 8008302:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8008304:	2b00      	cmp	r3, #0
 8008306:	d000      	beq.n	800830a <osThreadNew+0x1e>
 8008308:	e081      	b.n	800840e <osThreadNew+0x122>
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	2b00      	cmp	r3, #0
 800830e:	d100      	bne.n	8008312 <osThreadNew+0x26>
 8008310:	e07d      	b.n	800840e <osThreadNew+0x122>
    stack = configMINIMAL_STACK_SIZE;
 8008312:	2380      	movs	r3, #128	@ 0x80
 8008314:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8008316:	2318      	movs	r3, #24
 8008318:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800831a:	2300      	movs	r3, #0
 800831c:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800831e:	2301      	movs	r3, #1
 8008320:	425b      	negs	r3, r3
 8008322:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	2b00      	cmp	r3, #0
 8008328:	d044      	beq.n	80083b4 <osThreadNew+0xc8>
      if (attr->name != NULL) {
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	2b00      	cmp	r3, #0
 8008330:	d002      	beq.n	8008338 <osThreadNew+0x4c>
        name = attr->name;
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	699b      	ldr	r3, [r3, #24]
 800833c:	2b00      	cmp	r3, #0
 800833e:	d002      	beq.n	8008346 <osThreadNew+0x5a>
        prio = (UBaseType_t)attr->priority;
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	699b      	ldr	r3, [r3, #24]
 8008344:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8008346:	69fb      	ldr	r3, [r7, #28]
 8008348:	2b00      	cmp	r3, #0
 800834a:	d007      	beq.n	800835c <osThreadNew+0x70>
 800834c:	69fb      	ldr	r3, [r7, #28]
 800834e:	2b38      	cmp	r3, #56	@ 0x38
 8008350:	d804      	bhi.n	800835c <osThreadNew+0x70>
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	685b      	ldr	r3, [r3, #4]
 8008356:	2201      	movs	r2, #1
 8008358:	4013      	ands	r3, r2
 800835a:	d001      	beq.n	8008360 <osThreadNew+0x74>
        return (NULL);
 800835c:	2300      	movs	r3, #0
 800835e:	e057      	b.n	8008410 <osThreadNew+0x124>
      }

      if (attr->stack_size > 0U) {
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	695b      	ldr	r3, [r3, #20]
 8008364:	2b00      	cmp	r3, #0
 8008366:	d003      	beq.n	8008370 <osThreadNew+0x84>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	695b      	ldr	r3, [r3, #20]
 800836c:	089b      	lsrs	r3, r3, #2
 800836e:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	689b      	ldr	r3, [r3, #8]
 8008374:	2b00      	cmp	r3, #0
 8008376:	d00e      	beq.n	8008396 <osThreadNew+0xaa>
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	68db      	ldr	r3, [r3, #12]
 800837c:	2ba7      	cmp	r3, #167	@ 0xa7
 800837e:	d90a      	bls.n	8008396 <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008384:	2b00      	cmp	r3, #0
 8008386:	d006      	beq.n	8008396 <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	695b      	ldr	r3, [r3, #20]
 800838c:	2b00      	cmp	r3, #0
 800838e:	d002      	beq.n	8008396 <osThreadNew+0xaa>
        mem = 1;
 8008390:	2301      	movs	r3, #1
 8008392:	61bb      	str	r3, [r7, #24]
 8008394:	e010      	b.n	80083b8 <osThreadNew+0xcc>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	689b      	ldr	r3, [r3, #8]
 800839a:	2b00      	cmp	r3, #0
 800839c:	d10c      	bne.n	80083b8 <osThreadNew+0xcc>
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	68db      	ldr	r3, [r3, #12]
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d108      	bne.n	80083b8 <osThreadNew+0xcc>
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	691b      	ldr	r3, [r3, #16]
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d104      	bne.n	80083b8 <osThreadNew+0xcc>
          mem = 0;
 80083ae:	2300      	movs	r3, #0
 80083b0:	61bb      	str	r3, [r7, #24]
 80083b2:	e001      	b.n	80083b8 <osThreadNew+0xcc>
        }
      }
    }
    else {
      mem = 0;
 80083b4:	2300      	movs	r3, #0
 80083b6:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80083b8:	69bb      	ldr	r3, [r7, #24]
 80083ba:	2b01      	cmp	r3, #1
 80083bc:	d112      	bne.n	80083e4 <osThreadNew+0xf8>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	691a      	ldr	r2, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	689b      	ldr	r3, [r3, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80083c6:	68bd      	ldr	r5, [r7, #8]
 80083c8:	6a3c      	ldr	r4, [r7, #32]
 80083ca:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80083cc:	68f8      	ldr	r0, [r7, #12]
 80083ce:	9302      	str	r3, [sp, #8]
 80083d0:	9201      	str	r2, [sp, #4]
 80083d2:	69fb      	ldr	r3, [r7, #28]
 80083d4:	9300      	str	r3, [sp, #0]
 80083d6:	002b      	movs	r3, r5
 80083d8:	0022      	movs	r2, r4
 80083da:	f001 f920 	bl	800961e <xTaskCreateStatic>
 80083de:	0003      	movs	r3, r0
 80083e0:	613b      	str	r3, [r7, #16]
 80083e2:	e014      	b.n	800840e <osThreadNew+0x122>
      #endif
    }
    else {
      if (mem == 0) {
 80083e4:	69bb      	ldr	r3, [r7, #24]
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d111      	bne.n	800840e <osThreadNew+0x122>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80083ea:	6a3b      	ldr	r3, [r7, #32]
 80083ec:	b29a      	uxth	r2, r3
 80083ee:	68bc      	ldr	r4, [r7, #8]
 80083f0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80083f2:	68f8      	ldr	r0, [r7, #12]
 80083f4:	2310      	movs	r3, #16
 80083f6:	18fb      	adds	r3, r7, r3
 80083f8:	9301      	str	r3, [sp, #4]
 80083fa:	69fb      	ldr	r3, [r7, #28]
 80083fc:	9300      	str	r3, [sp, #0]
 80083fe:	0023      	movs	r3, r4
 8008400:	f001 f954 	bl	80096ac <xTaskCreate>
 8008404:	0003      	movs	r3, r0
 8008406:	2b01      	cmp	r3, #1
 8008408:	d001      	beq.n	800840e <osThreadNew+0x122>
            hTask = NULL;
 800840a:	2300      	movs	r3, #0
 800840c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800840e:	693b      	ldr	r3, [r7, #16]
}
 8008410:	0018      	movs	r0, r3
 8008412:	46bd      	mov	sp, r7
 8008414:	b00a      	add	sp, #40	@ 0x28
 8008416:	bdb0      	pop	{r4, r5, r7, pc}

08008418 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8008418:	b580      	push	{r7, lr}
 800841a:	b084      	sub	sp, #16
 800841c:	af00      	add	r7, sp, #0
 800841e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008420:	f3ef 8305 	mrs	r3, IPSR
 8008424:	60bb      	str	r3, [r7, #8]
  return(result);
 8008426:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008428:	2b00      	cmp	r3, #0
 800842a:	d003      	beq.n	8008434 <osDelay+0x1c>
    stat = osErrorISR;
 800842c:	2306      	movs	r3, #6
 800842e:	425b      	negs	r3, r3
 8008430:	60fb      	str	r3, [r7, #12]
 8008432:	e008      	b.n	8008446 <osDelay+0x2e>
  }
  else {
    stat = osOK;
 8008434:	2300      	movs	r3, #0
 8008436:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	2b00      	cmp	r3, #0
 800843c:	d003      	beq.n	8008446 <osDelay+0x2e>
      vTaskDelay(ticks);
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	0018      	movs	r0, r3
 8008442:	f001 fa89 	bl	8009958 <vTaskDelay>
    }
  }

  return (stat);
 8008446:	68fb      	ldr	r3, [r7, #12]
}
 8008448:	0018      	movs	r0, r3
 800844a:	46bd      	mov	sp, r7
 800844c:	b004      	add	sp, #16
 800844e:	bd80      	pop	{r7, pc}

08008450 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8008450:	b580      	push	{r7, lr}
 8008452:	b08a      	sub	sp, #40	@ 0x28
 8008454:	af02      	add	r7, sp, #8
 8008456:	60f8      	str	r0, [r7, #12]
 8008458:	60b9      	str	r1, [r7, #8]
 800845a:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 800845c:	2300      	movs	r3, #0
 800845e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008460:	f3ef 8305 	mrs	r3, IPSR
 8008464:	613b      	str	r3, [r7, #16]
  return(result);
 8008466:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8008468:	2b00      	cmp	r3, #0
 800846a:	d000      	beq.n	800846e <osSemaphoreNew+0x1e>
 800846c:	e07f      	b.n	800856e <osSemaphoreNew+0x11e>
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	2b00      	cmp	r3, #0
 8008472:	d100      	bne.n	8008476 <osSemaphoreNew+0x26>
 8008474:	e07b      	b.n	800856e <osSemaphoreNew+0x11e>
 8008476:	68ba      	ldr	r2, [r7, #8]
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	429a      	cmp	r2, r3
 800847c:	d900      	bls.n	8008480 <osSemaphoreNew+0x30>
 800847e:	e076      	b.n	800856e <osSemaphoreNew+0x11e>
    mem = -1;
 8008480:	2301      	movs	r3, #1
 8008482:	425b      	negs	r3, r3
 8008484:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	2b00      	cmp	r3, #0
 800848a:	d015      	beq.n	80084b8 <osSemaphoreNew+0x68>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	689b      	ldr	r3, [r3, #8]
 8008490:	2b00      	cmp	r3, #0
 8008492:	d006      	beq.n	80084a2 <osSemaphoreNew+0x52>
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	68db      	ldr	r3, [r3, #12]
 8008498:	2b4f      	cmp	r3, #79	@ 0x4f
 800849a:	d902      	bls.n	80084a2 <osSemaphoreNew+0x52>
        mem = 1;
 800849c:	2301      	movs	r3, #1
 800849e:	61bb      	str	r3, [r7, #24]
 80084a0:	e00c      	b.n	80084bc <osSemaphoreNew+0x6c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	689b      	ldr	r3, [r3, #8]
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d108      	bne.n	80084bc <osSemaphoreNew+0x6c>
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	68db      	ldr	r3, [r3, #12]
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	d104      	bne.n	80084bc <osSemaphoreNew+0x6c>
          mem = 0;
 80084b2:	2300      	movs	r3, #0
 80084b4:	61bb      	str	r3, [r7, #24]
 80084b6:	e001      	b.n	80084bc <osSemaphoreNew+0x6c>
        }
      }
    }
    else {
      mem = 0;
 80084b8:	2300      	movs	r3, #0
 80084ba:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 80084bc:	69bb      	ldr	r3, [r7, #24]
 80084be:	3301      	adds	r3, #1
 80084c0:	d055      	beq.n	800856e <osSemaphoreNew+0x11e>
      if (max_count == 1U) {
 80084c2:	68fb      	ldr	r3, [r7, #12]
 80084c4:	2b01      	cmp	r3, #1
 80084c6:	d12b      	bne.n	8008520 <osSemaphoreNew+0xd0>
        if (mem == 1) {
 80084c8:	69bb      	ldr	r3, [r7, #24]
 80084ca:	2b01      	cmp	r3, #1
 80084cc:	d10b      	bne.n	80084e6 <osSemaphoreNew+0x96>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	689b      	ldr	r3, [r3, #8]
 80084d2:	2203      	movs	r2, #3
 80084d4:	9200      	str	r2, [sp, #0]
 80084d6:	2200      	movs	r2, #0
 80084d8:	2100      	movs	r1, #0
 80084da:	2001      	movs	r0, #1
 80084dc:	f000 fa30 	bl	8008940 <xQueueGenericCreateStatic>
 80084e0:	0003      	movs	r3, r0
 80084e2:	61fb      	str	r3, [r7, #28]
 80084e4:	e006      	b.n	80084f4 <osSemaphoreNew+0xa4>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 80084e6:	2203      	movs	r2, #3
 80084e8:	2100      	movs	r1, #0
 80084ea:	2001      	movs	r0, #1
 80084ec:	f000 fa79 	bl	80089e2 <xQueueGenericCreate>
 80084f0:	0003      	movs	r3, r0
 80084f2:	61fb      	str	r3, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 80084f4:	69fb      	ldr	r3, [r7, #28]
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	d027      	beq.n	800854a <osSemaphoreNew+0xfa>
 80084fa:	68bb      	ldr	r3, [r7, #8]
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	d024      	beq.n	800854a <osSemaphoreNew+0xfa>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8008500:	69f8      	ldr	r0, [r7, #28]
 8008502:	2300      	movs	r3, #0
 8008504:	2200      	movs	r2, #0
 8008506:	2100      	movs	r1, #0
 8008508:	f000 fb12 	bl	8008b30 <xQueueGenericSend>
 800850c:	0003      	movs	r3, r0
 800850e:	2b01      	cmp	r3, #1
 8008510:	d01b      	beq.n	800854a <osSemaphoreNew+0xfa>
            vSemaphoreDelete (hSemaphore);
 8008512:	69fb      	ldr	r3, [r7, #28]
 8008514:	0018      	movs	r0, r3
 8008516:	f000 fead 	bl	8009274 <vQueueDelete>
            hSemaphore = NULL;
 800851a:	2300      	movs	r3, #0
 800851c:	61fb      	str	r3, [r7, #28]
 800851e:	e014      	b.n	800854a <osSemaphoreNew+0xfa>
          }
        }
      }
      else {
        if (mem == 1) {
 8008520:	69bb      	ldr	r3, [r7, #24]
 8008522:	2b01      	cmp	r3, #1
 8008524:	d109      	bne.n	800853a <osSemaphoreNew+0xea>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	689a      	ldr	r2, [r3, #8]
 800852a:	68b9      	ldr	r1, [r7, #8]
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	0018      	movs	r0, r3
 8008530:	f000 fab1 	bl	8008a96 <xQueueCreateCountingSemaphoreStatic>
 8008534:	0003      	movs	r3, r0
 8008536:	61fb      	str	r3, [r7, #28]
 8008538:	e007      	b.n	800854a <osSemaphoreNew+0xfa>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 800853a:	68ba      	ldr	r2, [r7, #8]
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	0011      	movs	r1, r2
 8008540:	0018      	movs	r0, r3
 8008542:	f000 fad0 	bl	8008ae6 <xQueueCreateCountingSemaphore>
 8008546:	0003      	movs	r3, r0
 8008548:	61fb      	str	r3, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800854a:	69fb      	ldr	r3, [r7, #28]
 800854c:	2b00      	cmp	r3, #0
 800854e:	d00e      	beq.n	800856e <osSemaphoreNew+0x11e>
        if (attr != NULL) {
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	2b00      	cmp	r3, #0
 8008554:	d003      	beq.n	800855e <osSemaphoreNew+0x10e>
          name = attr->name;
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	617b      	str	r3, [r7, #20]
 800855c:	e001      	b.n	8008562 <osSemaphoreNew+0x112>
        } else {
          name = NULL;
 800855e:	2300      	movs	r3, #0
 8008560:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8008562:	697a      	ldr	r2, [r7, #20]
 8008564:	69fb      	ldr	r3, [r7, #28]
 8008566:	0011      	movs	r1, r2
 8008568:	0018      	movs	r0, r3
 800856a:	f000 ffd3 	bl	8009514 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 800856e:	69fb      	ldr	r3, [r7, #28]
}
 8008570:	0018      	movs	r0, r3
 8008572:	46bd      	mov	sp, r7
 8008574:	b008      	add	sp, #32
 8008576:	bd80      	pop	{r7, pc}

08008578 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8008578:	b580      	push	{r7, lr}
 800857a:	b086      	sub	sp, #24
 800857c:	af00      	add	r7, sp, #0
 800857e:	6078      	str	r0, [r7, #4]
 8008580:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8008586:	2300      	movs	r3, #0
 8008588:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800858a:	693b      	ldr	r3, [r7, #16]
 800858c:	2b00      	cmp	r3, #0
 800858e:	d103      	bne.n	8008598 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8008590:	2304      	movs	r3, #4
 8008592:	425b      	negs	r3, r3
 8008594:	617b      	str	r3, [r7, #20]
 8008596:	e037      	b.n	8008608 <osSemaphoreAcquire+0x90>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008598:	f3ef 8305 	mrs	r3, IPSR
 800859c:	60fb      	str	r3, [r7, #12]
  return(result);
 800859e:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80085a0:	2b00      	cmp	r3, #0
 80085a2:	d01e      	beq.n	80085e2 <osSemaphoreAcquire+0x6a>
    if (timeout != 0U) {
 80085a4:	683b      	ldr	r3, [r7, #0]
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	d003      	beq.n	80085b2 <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 80085aa:	2304      	movs	r3, #4
 80085ac:	425b      	negs	r3, r3
 80085ae:	617b      	str	r3, [r7, #20]
 80085b0:	e02a      	b.n	8008608 <osSemaphoreAcquire+0x90>
    }
    else {
      yield = pdFALSE;
 80085b2:	2300      	movs	r3, #0
 80085b4:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 80085b6:	2308      	movs	r3, #8
 80085b8:	18fa      	adds	r2, r7, r3
 80085ba:	693b      	ldr	r3, [r7, #16]
 80085bc:	2100      	movs	r1, #0
 80085be:	0018      	movs	r0, r3
 80085c0:	f000 fdf3 	bl	80091aa <xQueueReceiveFromISR>
 80085c4:	0003      	movs	r3, r0
 80085c6:	2b01      	cmp	r3, #1
 80085c8:	d003      	beq.n	80085d2 <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 80085ca:	2303      	movs	r3, #3
 80085cc:	425b      	negs	r3, r3
 80085ce:	617b      	str	r3, [r7, #20]
 80085d0:	e01a      	b.n	8008608 <osSemaphoreAcquire+0x90>
      } else {
        portYIELD_FROM_ISR (yield);
 80085d2:	68bb      	ldr	r3, [r7, #8]
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	d017      	beq.n	8008608 <osSemaphoreAcquire+0x90>
 80085d8:	4b0e      	ldr	r3, [pc, #56]	@ (8008614 <osSemaphoreAcquire+0x9c>)
 80085da:	2280      	movs	r2, #128	@ 0x80
 80085dc:	0552      	lsls	r2, r2, #21
 80085de:	601a      	str	r2, [r3, #0]
 80085e0:	e012      	b.n	8008608 <osSemaphoreAcquire+0x90>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 80085e2:	683a      	ldr	r2, [r7, #0]
 80085e4:	693b      	ldr	r3, [r7, #16]
 80085e6:	0011      	movs	r1, r2
 80085e8:	0018      	movs	r0, r3
 80085ea:	f000 fd00 	bl	8008fee <xQueueSemaphoreTake>
 80085ee:	0003      	movs	r3, r0
 80085f0:	2b01      	cmp	r3, #1
 80085f2:	d009      	beq.n	8008608 <osSemaphoreAcquire+0x90>
      if (timeout != 0U) {
 80085f4:	683b      	ldr	r3, [r7, #0]
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d003      	beq.n	8008602 <osSemaphoreAcquire+0x8a>
        stat = osErrorTimeout;
 80085fa:	2302      	movs	r3, #2
 80085fc:	425b      	negs	r3, r3
 80085fe:	617b      	str	r3, [r7, #20]
 8008600:	e002      	b.n	8008608 <osSemaphoreAcquire+0x90>
      } else {
        stat = osErrorResource;
 8008602:	2303      	movs	r3, #3
 8008604:	425b      	negs	r3, r3
 8008606:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8008608:	697b      	ldr	r3, [r7, #20]
}
 800860a:	0018      	movs	r0, r3
 800860c:	46bd      	mov	sp, r7
 800860e:	b006      	add	sp, #24
 8008610:	bd80      	pop	{r7, pc}
 8008612:	46c0      	nop			@ (mov r8, r8)
 8008614:	e000ed04 	.word	0xe000ed04

08008618 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8008618:	b580      	push	{r7, lr}
 800861a:	b086      	sub	sp, #24
 800861c:	af00      	add	r7, sp, #0
 800861e:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8008624:	2300      	movs	r3, #0
 8008626:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8008628:	693b      	ldr	r3, [r7, #16]
 800862a:	2b00      	cmp	r3, #0
 800862c:	d103      	bne.n	8008636 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 800862e:	2304      	movs	r3, #4
 8008630:	425b      	negs	r3, r3
 8008632:	617b      	str	r3, [r7, #20]
 8008634:	e029      	b.n	800868a <osSemaphoreRelease+0x72>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008636:	f3ef 8305 	mrs	r3, IPSR
 800863a:	60fb      	str	r3, [r7, #12]
  return(result);
 800863c:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800863e:	2b00      	cmp	r3, #0
 8008640:	d017      	beq.n	8008672 <osSemaphoreRelease+0x5a>
    yield = pdFALSE;
 8008642:	2300      	movs	r3, #0
 8008644:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8008646:	2308      	movs	r3, #8
 8008648:	18fa      	adds	r2, r7, r3
 800864a:	693b      	ldr	r3, [r7, #16]
 800864c:	0011      	movs	r1, r2
 800864e:	0018      	movs	r0, r3
 8008650:	f000 fbad 	bl	8008dae <xQueueGiveFromISR>
 8008654:	0003      	movs	r3, r0
 8008656:	2b01      	cmp	r3, #1
 8008658:	d003      	beq.n	8008662 <osSemaphoreRelease+0x4a>
      stat = osErrorResource;
 800865a:	2303      	movs	r3, #3
 800865c:	425b      	negs	r3, r3
 800865e:	617b      	str	r3, [r7, #20]
 8008660:	e013      	b.n	800868a <osSemaphoreRelease+0x72>
    } else {
      portYIELD_FROM_ISR (yield);
 8008662:	68bb      	ldr	r3, [r7, #8]
 8008664:	2b00      	cmp	r3, #0
 8008666:	d010      	beq.n	800868a <osSemaphoreRelease+0x72>
 8008668:	4b0a      	ldr	r3, [pc, #40]	@ (8008694 <osSemaphoreRelease+0x7c>)
 800866a:	2280      	movs	r2, #128	@ 0x80
 800866c:	0552      	lsls	r2, r2, #21
 800866e:	601a      	str	r2, [r3, #0]
 8008670:	e00b      	b.n	800868a <osSemaphoreRelease+0x72>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8008672:	6938      	ldr	r0, [r7, #16]
 8008674:	2300      	movs	r3, #0
 8008676:	2200      	movs	r2, #0
 8008678:	2100      	movs	r1, #0
 800867a:	f000 fa59 	bl	8008b30 <xQueueGenericSend>
 800867e:	0003      	movs	r3, r0
 8008680:	2b01      	cmp	r3, #1
 8008682:	d002      	beq.n	800868a <osSemaphoreRelease+0x72>
      stat = osErrorResource;
 8008684:	2303      	movs	r3, #3
 8008686:	425b      	negs	r3, r3
 8008688:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800868a:	697b      	ldr	r3, [r7, #20]
}
 800868c:	0018      	movs	r0, r3
 800868e:	46bd      	mov	sp, r7
 8008690:	b006      	add	sp, #24
 8008692:	bd80      	pop	{r7, pc}
 8008694:	e000ed04 	.word	0xe000ed04

08008698 <osSemaphoreDelete>:
  }

  return (count);
}

osStatus_t osSemaphoreDelete (osSemaphoreId_t semaphore_id) {
 8008698:	b580      	push	{r7, lr}
 800869a:	b086      	sub	sp, #24
 800869c:	af00      	add	r7, sp, #0
 800869e:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80086a4:	f3ef 8305 	mrs	r3, IPSR
 80086a8:	60fb      	str	r3, [r7, #12]
  return(result);
 80086aa:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

#ifndef USE_FreeRTOS_HEAP_1
  if (IS_IRQ()) {
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d003      	beq.n	80086b8 <osSemaphoreDelete+0x20>
    stat = osErrorISR;
 80086b0:	2306      	movs	r3, #6
 80086b2:	425b      	negs	r3, r3
 80086b4:	617b      	str	r3, [r7, #20]
 80086b6:	e010      	b.n	80086da <osSemaphoreDelete+0x42>
  }
  else if (hSemaphore == NULL) {
 80086b8:	693b      	ldr	r3, [r7, #16]
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d103      	bne.n	80086c6 <osSemaphoreDelete+0x2e>
    stat = osErrorParameter;
 80086be:	2304      	movs	r3, #4
 80086c0:	425b      	negs	r3, r3
 80086c2:	617b      	str	r3, [r7, #20]
 80086c4:	e009      	b.n	80086da <osSemaphoreDelete+0x42>
  }
  else {
    #if (configQUEUE_REGISTRY_SIZE > 0)
    vQueueUnregisterQueue (hSemaphore);
 80086c6:	693b      	ldr	r3, [r7, #16]
 80086c8:	0018      	movs	r0, r3
 80086ca:	f000 ff4b 	bl	8009564 <vQueueUnregisterQueue>
    #endif

    stat = osOK;
 80086ce:	2300      	movs	r3, #0
 80086d0:	617b      	str	r3, [r7, #20]
    vSemaphoreDelete (hSemaphore);
 80086d2:	693b      	ldr	r3, [r7, #16]
 80086d4:	0018      	movs	r0, r3
 80086d6:	f000 fdcd 	bl	8009274 <vQueueDelete>
  }
#else
  stat = osError;
#endif

  return (stat);
 80086da:	697b      	ldr	r3, [r7, #20]
}
 80086dc:	0018      	movs	r0, r3
 80086de:	46bd      	mov	sp, r7
 80086e0:	b006      	add	sp, #24
 80086e2:	bd80      	pop	{r7, pc}

080086e4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80086e4:	b580      	push	{r7, lr}
 80086e6:	b084      	sub	sp, #16
 80086e8:	af00      	add	r7, sp, #0
 80086ea:	60f8      	str	r0, [r7, #12]
 80086ec:	60b9      	str	r1, [r7, #8]
 80086ee:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	4a06      	ldr	r2, [pc, #24]	@ (800870c <vApplicationGetIdleTaskMemory+0x28>)
 80086f4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80086f6:	68bb      	ldr	r3, [r7, #8]
 80086f8:	4a05      	ldr	r2, [pc, #20]	@ (8008710 <vApplicationGetIdleTaskMemory+0x2c>)
 80086fa:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	2280      	movs	r2, #128	@ 0x80
 8008700:	601a      	str	r2, [r3, #0]
}
 8008702:	46c0      	nop			@ (mov r8, r8)
 8008704:	46bd      	mov	sp, r7
 8008706:	b004      	add	sp, #16
 8008708:	bd80      	pop	{r7, pc}
 800870a:	46c0      	nop			@ (mov r8, r8)
 800870c:	200004a4 	.word	0x200004a4
 8008710:	2000054c 	.word	0x2000054c

08008714 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8008714:	b580      	push	{r7, lr}
 8008716:	b084      	sub	sp, #16
 8008718:	af00      	add	r7, sp, #0
 800871a:	60f8      	str	r0, [r7, #12]
 800871c:	60b9      	str	r1, [r7, #8]
 800871e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8008720:	68fb      	ldr	r3, [r7, #12]
 8008722:	4a06      	ldr	r2, [pc, #24]	@ (800873c <vApplicationGetTimerTaskMemory+0x28>)
 8008724:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8008726:	68bb      	ldr	r3, [r7, #8]
 8008728:	4a05      	ldr	r2, [pc, #20]	@ (8008740 <vApplicationGetTimerTaskMemory+0x2c>)
 800872a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	2280      	movs	r2, #128	@ 0x80
 8008730:	0052      	lsls	r2, r2, #1
 8008732:	601a      	str	r2, [r3, #0]
}
 8008734:	46c0      	nop			@ (mov r8, r8)
 8008736:	46bd      	mov	sp, r7
 8008738:	b004      	add	sp, #16
 800873a:	bd80      	pop	{r7, pc}
 800873c:	2000074c 	.word	0x2000074c
 8008740:	200007f4 	.word	0x200007f4

08008744 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008744:	b580      	push	{r7, lr}
 8008746:	b082      	sub	sp, #8
 8008748:	af00      	add	r7, sp, #0
 800874a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	3308      	adds	r3, #8
 8008750:	001a      	movs	r2, r3
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	2201      	movs	r2, #1
 800875a:	4252      	negs	r2, r2
 800875c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	3308      	adds	r3, #8
 8008762:	001a      	movs	r2, r3
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	3308      	adds	r3, #8
 800876c:	001a      	movs	r2, r3
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	2200      	movs	r2, #0
 8008776:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008778:	46c0      	nop			@ (mov r8, r8)
 800877a:	46bd      	mov	sp, r7
 800877c:	b002      	add	sp, #8
 800877e:	bd80      	pop	{r7, pc}

08008780 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008780:	b580      	push	{r7, lr}
 8008782:	b082      	sub	sp, #8
 8008784:	af00      	add	r7, sp, #0
 8008786:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	2200      	movs	r2, #0
 800878c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800878e:	46c0      	nop			@ (mov r8, r8)
 8008790:	46bd      	mov	sp, r7
 8008792:	b002      	add	sp, #8
 8008794:	bd80      	pop	{r7, pc}

08008796 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008796:	b580      	push	{r7, lr}
 8008798:	b084      	sub	sp, #16
 800879a:	af00      	add	r7, sp, #0
 800879c:	6078      	str	r0, [r7, #4]
 800879e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	685b      	ldr	r3, [r3, #4]
 80087a4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80087a6:	683b      	ldr	r3, [r7, #0]
 80087a8:	68fa      	ldr	r2, [r7, #12]
 80087aa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80087ac:	68fb      	ldr	r3, [r7, #12]
 80087ae:	689a      	ldr	r2, [r3, #8]
 80087b0:	683b      	ldr	r3, [r7, #0]
 80087b2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80087b4:	68fb      	ldr	r3, [r7, #12]
 80087b6:	689b      	ldr	r3, [r3, #8]
 80087b8:	683a      	ldr	r2, [r7, #0]
 80087ba:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80087bc:	68fb      	ldr	r3, [r7, #12]
 80087be:	683a      	ldr	r2, [r7, #0]
 80087c0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80087c2:	683b      	ldr	r3, [r7, #0]
 80087c4:	687a      	ldr	r2, [r7, #4]
 80087c6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	1c5a      	adds	r2, r3, #1
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	601a      	str	r2, [r3, #0]
}
 80087d2:	46c0      	nop			@ (mov r8, r8)
 80087d4:	46bd      	mov	sp, r7
 80087d6:	b004      	add	sp, #16
 80087d8:	bd80      	pop	{r7, pc}

080087da <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80087da:	b580      	push	{r7, lr}
 80087dc:	b084      	sub	sp, #16
 80087de:	af00      	add	r7, sp, #0
 80087e0:	6078      	str	r0, [r7, #4]
 80087e2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80087e4:	683b      	ldr	r3, [r7, #0]
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80087ea:	68bb      	ldr	r3, [r7, #8]
 80087ec:	3301      	adds	r3, #1
 80087ee:	d103      	bne.n	80087f8 <vListInsert+0x1e>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	691b      	ldr	r3, [r3, #16]
 80087f4:	60fb      	str	r3, [r7, #12]
 80087f6:	e00c      	b.n	8008812 <vListInsert+0x38>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	3308      	adds	r3, #8
 80087fc:	60fb      	str	r3, [r7, #12]
 80087fe:	e002      	b.n	8008806 <vListInsert+0x2c>
 8008800:	68fb      	ldr	r3, [r7, #12]
 8008802:	685b      	ldr	r3, [r3, #4]
 8008804:	60fb      	str	r3, [r7, #12]
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	685b      	ldr	r3, [r3, #4]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	68ba      	ldr	r2, [r7, #8]
 800880e:	429a      	cmp	r2, r3
 8008810:	d2f6      	bcs.n	8008800 <vListInsert+0x26>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8008812:	68fb      	ldr	r3, [r7, #12]
 8008814:	685a      	ldr	r2, [r3, #4]
 8008816:	683b      	ldr	r3, [r7, #0]
 8008818:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800881a:	683b      	ldr	r3, [r7, #0]
 800881c:	685b      	ldr	r3, [r3, #4]
 800881e:	683a      	ldr	r2, [r7, #0]
 8008820:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008822:	683b      	ldr	r3, [r7, #0]
 8008824:	68fa      	ldr	r2, [r7, #12]
 8008826:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	683a      	ldr	r2, [r7, #0]
 800882c:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800882e:	683b      	ldr	r3, [r7, #0]
 8008830:	687a      	ldr	r2, [r7, #4]
 8008832:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	1c5a      	adds	r2, r3, #1
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	601a      	str	r2, [r3, #0]
}
 800883e:	46c0      	nop			@ (mov r8, r8)
 8008840:	46bd      	mov	sp, r7
 8008842:	b004      	add	sp, #16
 8008844:	bd80      	pop	{r7, pc}

08008846 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008846:	b580      	push	{r7, lr}
 8008848:	b084      	sub	sp, #16
 800884a:	af00      	add	r7, sp, #0
 800884c:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	691b      	ldr	r3, [r3, #16]
 8008852:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	685b      	ldr	r3, [r3, #4]
 8008858:	687a      	ldr	r2, [r7, #4]
 800885a:	6892      	ldr	r2, [r2, #8]
 800885c:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	689b      	ldr	r3, [r3, #8]
 8008862:	687a      	ldr	r2, [r7, #4]
 8008864:	6852      	ldr	r2, [r2, #4]
 8008866:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	685b      	ldr	r3, [r3, #4]
 800886c:	687a      	ldr	r2, [r7, #4]
 800886e:	429a      	cmp	r2, r3
 8008870:	d103      	bne.n	800887a <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	689a      	ldr	r2, [r3, #8]
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	2200      	movs	r2, #0
 800887e:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8008880:	68fb      	ldr	r3, [r7, #12]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	1e5a      	subs	r2, r3, #1
 8008886:	68fb      	ldr	r3, [r7, #12]
 8008888:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800888a:	68fb      	ldr	r3, [r7, #12]
 800888c:	681b      	ldr	r3, [r3, #0]
}
 800888e:	0018      	movs	r0, r3
 8008890:	46bd      	mov	sp, r7
 8008892:	b004      	add	sp, #16
 8008894:	bd80      	pop	{r7, pc}

08008896 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8008896:	b580      	push	{r7, lr}
 8008898:	b084      	sub	sp, #16
 800889a:	af00      	add	r7, sp, #0
 800889c:	6078      	str	r0, [r7, #4]
 800889e:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	d102      	bne.n	80088b0 <xQueueGenericReset+0x1a>
 80088aa:	b672      	cpsid	i
 80088ac:	46c0      	nop			@ (mov r8, r8)
 80088ae:	e7fd      	b.n	80088ac <xQueueGenericReset+0x16>

	taskENTER_CRITICAL();
 80088b0:	f002 f9de 	bl	800ac70 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	681a      	ldr	r2, [r3, #0]
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80088c0:	434b      	muls	r3, r1
 80088c2:	18d2      	adds	r2, r2, r3
 80088c4:	68fb      	ldr	r3, [r7, #12]
 80088c6:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	2200      	movs	r2, #0
 80088cc:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	681a      	ldr	r2, [r3, #0]
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80088d6:	68fb      	ldr	r3, [r7, #12]
 80088d8:	681a      	ldr	r2, [r3, #0]
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80088de:	1e59      	subs	r1, r3, #1
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80088e4:	434b      	muls	r3, r1
 80088e6:	18d2      	adds	r2, r2, r3
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	2244      	movs	r2, #68	@ 0x44
 80088f0:	21ff      	movs	r1, #255	@ 0xff
 80088f2:	5499      	strb	r1, [r3, r2]
		pxQueue->cTxLock = queueUNLOCKED;
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	2245      	movs	r2, #69	@ 0x45
 80088f8:	21ff      	movs	r1, #255	@ 0xff
 80088fa:	5499      	strb	r1, [r3, r2]

		if( xNewQueue == pdFALSE )
 80088fc:	683b      	ldr	r3, [r7, #0]
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d10d      	bne.n	800891e <xQueueGenericReset+0x88>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	691b      	ldr	r3, [r3, #16]
 8008906:	2b00      	cmp	r3, #0
 8008908:	d013      	beq.n	8008932 <xQueueGenericReset+0x9c>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	3310      	adds	r3, #16
 800890e:	0018      	movs	r0, r3
 8008910:	f001 faa0 	bl	8009e54 <xTaskRemoveFromEventList>
 8008914:	1e03      	subs	r3, r0, #0
 8008916:	d00c      	beq.n	8008932 <xQueueGenericReset+0x9c>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8008918:	f002 f99a 	bl	800ac50 <vPortYield>
 800891c:	e009      	b.n	8008932 <xQueueGenericReset+0x9c>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	3310      	adds	r3, #16
 8008922:	0018      	movs	r0, r3
 8008924:	f7ff ff0e 	bl	8008744 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	3324      	adds	r3, #36	@ 0x24
 800892c:	0018      	movs	r0, r3
 800892e:	f7ff ff09 	bl	8008744 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8008932:	f002 f9af 	bl	800ac94 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8008936:	2301      	movs	r3, #1
}
 8008938:	0018      	movs	r0, r3
 800893a:	46bd      	mov	sp, r7
 800893c:	b004      	add	sp, #16
 800893e:	bd80      	pop	{r7, pc}

08008940 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8008940:	b590      	push	{r4, r7, lr}
 8008942:	b089      	sub	sp, #36	@ 0x24
 8008944:	af02      	add	r7, sp, #8
 8008946:	60f8      	str	r0, [r7, #12]
 8008948:	60b9      	str	r1, [r7, #8]
 800894a:	607a      	str	r2, [r7, #4]
 800894c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	2b00      	cmp	r3, #0
 8008952:	d102      	bne.n	800895a <xQueueGenericCreateStatic+0x1a>
 8008954:	b672      	cpsid	i
 8008956:	46c0      	nop			@ (mov r8, r8)
 8008958:	e7fd      	b.n	8008956 <xQueueGenericCreateStatic+0x16>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800895a:	683b      	ldr	r3, [r7, #0]
 800895c:	2b00      	cmp	r3, #0
 800895e:	d102      	bne.n	8008966 <xQueueGenericCreateStatic+0x26>
 8008960:	b672      	cpsid	i
 8008962:	46c0      	nop			@ (mov r8, r8)
 8008964:	e7fd      	b.n	8008962 <xQueueGenericCreateStatic+0x22>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	2b00      	cmp	r3, #0
 800896a:	d002      	beq.n	8008972 <xQueueGenericCreateStatic+0x32>
 800896c:	68bb      	ldr	r3, [r7, #8]
 800896e:	2b00      	cmp	r3, #0
 8008970:	d001      	beq.n	8008976 <xQueueGenericCreateStatic+0x36>
 8008972:	2301      	movs	r3, #1
 8008974:	e000      	b.n	8008978 <xQueueGenericCreateStatic+0x38>
 8008976:	2300      	movs	r3, #0
 8008978:	2b00      	cmp	r3, #0
 800897a:	d102      	bne.n	8008982 <xQueueGenericCreateStatic+0x42>
 800897c:	b672      	cpsid	i
 800897e:	46c0      	nop			@ (mov r8, r8)
 8008980:	e7fd      	b.n	800897e <xQueueGenericCreateStatic+0x3e>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	2b00      	cmp	r3, #0
 8008986:	d102      	bne.n	800898e <xQueueGenericCreateStatic+0x4e>
 8008988:	68bb      	ldr	r3, [r7, #8]
 800898a:	2b00      	cmp	r3, #0
 800898c:	d101      	bne.n	8008992 <xQueueGenericCreateStatic+0x52>
 800898e:	2301      	movs	r3, #1
 8008990:	e000      	b.n	8008994 <xQueueGenericCreateStatic+0x54>
 8008992:	2300      	movs	r3, #0
 8008994:	2b00      	cmp	r3, #0
 8008996:	d102      	bne.n	800899e <xQueueGenericCreateStatic+0x5e>
 8008998:	b672      	cpsid	i
 800899a:	46c0      	nop			@ (mov r8, r8)
 800899c:	e7fd      	b.n	800899a <xQueueGenericCreateStatic+0x5a>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800899e:	2350      	movs	r3, #80	@ 0x50
 80089a0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Queue_t ) );
 80089a2:	693b      	ldr	r3, [r7, #16]
 80089a4:	2b50      	cmp	r3, #80	@ 0x50
 80089a6:	d002      	beq.n	80089ae <xQueueGenericCreateStatic+0x6e>
 80089a8:	b672      	cpsid	i
 80089aa:	46c0      	nop			@ (mov r8, r8)
 80089ac:	e7fd      	b.n	80089aa <xQueueGenericCreateStatic+0x6a>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80089ae:	693b      	ldr	r3, [r7, #16]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80089b0:	683b      	ldr	r3, [r7, #0]
 80089b2:	617b      	str	r3, [r7, #20]

		if( pxNewQueue != NULL )
 80089b4:	697b      	ldr	r3, [r7, #20]
 80089b6:	2b00      	cmp	r3, #0
 80089b8:	d00e      	beq.n	80089d8 <xQueueGenericCreateStatic+0x98>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80089ba:	697b      	ldr	r3, [r7, #20]
 80089bc:	2246      	movs	r2, #70	@ 0x46
 80089be:	2101      	movs	r1, #1
 80089c0:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80089c2:	2328      	movs	r3, #40	@ 0x28
 80089c4:	18fb      	adds	r3, r7, r3
 80089c6:	781c      	ldrb	r4, [r3, #0]
 80089c8:	687a      	ldr	r2, [r7, #4]
 80089ca:	68b9      	ldr	r1, [r7, #8]
 80089cc:	68f8      	ldr	r0, [r7, #12]
 80089ce:	697b      	ldr	r3, [r7, #20]
 80089d0:	9300      	str	r3, [sp, #0]
 80089d2:	0023      	movs	r3, r4
 80089d4:	f000 f838 	bl	8008a48 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80089d8:	697b      	ldr	r3, [r7, #20]
	}
 80089da:	0018      	movs	r0, r3
 80089dc:	46bd      	mov	sp, r7
 80089de:	b007      	add	sp, #28
 80089e0:	bd90      	pop	{r4, r7, pc}

080089e2 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80089e2:	b590      	push	{r4, r7, lr}
 80089e4:	b08b      	sub	sp, #44	@ 0x2c
 80089e6:	af02      	add	r7, sp, #8
 80089e8:	60f8      	str	r0, [r7, #12]
 80089ea:	60b9      	str	r1, [r7, #8]
 80089ec:	1dfb      	adds	r3, r7, #7
 80089ee:	701a      	strb	r2, [r3, #0]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	d102      	bne.n	80089fc <xQueueGenericCreate+0x1a>
 80089f6:	b672      	cpsid	i
 80089f8:	46c0      	nop			@ (mov r8, r8)
 80089fa:	e7fd      	b.n	80089f8 <xQueueGenericCreate+0x16>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	68ba      	ldr	r2, [r7, #8]
 8008a00:	4353      	muls	r3, r2
 8008a02:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8008a04:	69fb      	ldr	r3, [r7, #28]
 8008a06:	3350      	adds	r3, #80	@ 0x50
 8008a08:	0018      	movs	r0, r3
 8008a0a:	f002 f9c9 	bl	800ada0 <pvPortMalloc>
 8008a0e:	0003      	movs	r3, r0
 8008a10:	61bb      	str	r3, [r7, #24]

		if( pxNewQueue != NULL )
 8008a12:	69bb      	ldr	r3, [r7, #24]
 8008a14:	2b00      	cmp	r3, #0
 8008a16:	d012      	beq.n	8008a3e <xQueueGenericCreate+0x5c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8008a18:	69bb      	ldr	r3, [r7, #24]
 8008a1a:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008a1c:	697b      	ldr	r3, [r7, #20]
 8008a1e:	3350      	adds	r3, #80	@ 0x50
 8008a20:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8008a22:	69bb      	ldr	r3, [r7, #24]
 8008a24:	2246      	movs	r2, #70	@ 0x46
 8008a26:	2100      	movs	r1, #0
 8008a28:	5499      	strb	r1, [r3, r2]
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008a2a:	1dfb      	adds	r3, r7, #7
 8008a2c:	781c      	ldrb	r4, [r3, #0]
 8008a2e:	697a      	ldr	r2, [r7, #20]
 8008a30:	68b9      	ldr	r1, [r7, #8]
 8008a32:	68f8      	ldr	r0, [r7, #12]
 8008a34:	69bb      	ldr	r3, [r7, #24]
 8008a36:	9300      	str	r3, [sp, #0]
 8008a38:	0023      	movs	r3, r4
 8008a3a:	f000 f805 	bl	8008a48 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008a3e:	69bb      	ldr	r3, [r7, #24]
	}
 8008a40:	0018      	movs	r0, r3
 8008a42:	46bd      	mov	sp, r7
 8008a44:	b009      	add	sp, #36	@ 0x24
 8008a46:	bd90      	pop	{r4, r7, pc}

08008a48 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8008a48:	b580      	push	{r7, lr}
 8008a4a:	b084      	sub	sp, #16
 8008a4c:	af00      	add	r7, sp, #0
 8008a4e:	60f8      	str	r0, [r7, #12]
 8008a50:	60b9      	str	r1, [r7, #8]
 8008a52:	607a      	str	r2, [r7, #4]
 8008a54:	001a      	movs	r2, r3
 8008a56:	1cfb      	adds	r3, r7, #3
 8008a58:	701a      	strb	r2, [r3, #0]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8008a5a:	68bb      	ldr	r3, [r7, #8]
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	d103      	bne.n	8008a68 <prvInitialiseNewQueue+0x20>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008a60:	69bb      	ldr	r3, [r7, #24]
 8008a62:	69ba      	ldr	r2, [r7, #24]
 8008a64:	601a      	str	r2, [r3, #0]
 8008a66:	e002      	b.n	8008a6e <prvInitialiseNewQueue+0x26>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008a68:	69bb      	ldr	r3, [r7, #24]
 8008a6a:	687a      	ldr	r2, [r7, #4]
 8008a6c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8008a6e:	69bb      	ldr	r3, [r7, #24]
 8008a70:	68fa      	ldr	r2, [r7, #12]
 8008a72:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8008a74:	69bb      	ldr	r3, [r7, #24]
 8008a76:	68ba      	ldr	r2, [r7, #8]
 8008a78:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008a7a:	69bb      	ldr	r3, [r7, #24]
 8008a7c:	2101      	movs	r1, #1
 8008a7e:	0018      	movs	r0, r3
 8008a80:	f7ff ff09 	bl	8008896 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8008a84:	69bb      	ldr	r3, [r7, #24]
 8008a86:	1cfa      	adds	r2, r7, #3
 8008a88:	214c      	movs	r1, #76	@ 0x4c
 8008a8a:	7812      	ldrb	r2, [r2, #0]
 8008a8c:	545a      	strb	r2, [r3, r1]
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8008a8e:	46c0      	nop			@ (mov r8, r8)
 8008a90:	46bd      	mov	sp, r7
 8008a92:	b004      	add	sp, #16
 8008a94:	bd80      	pop	{r7, pc}

08008a96 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8008a96:	b580      	push	{r7, lr}
 8008a98:	b088      	sub	sp, #32
 8008a9a:	af02      	add	r7, sp, #8
 8008a9c:	60f8      	str	r0, [r7, #12]
 8008a9e:	60b9      	str	r1, [r7, #8]
 8008aa0:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8008aa2:	68fb      	ldr	r3, [r7, #12]
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	d102      	bne.n	8008aae <xQueueCreateCountingSemaphoreStatic+0x18>
 8008aa8:	b672      	cpsid	i
 8008aaa:	46c0      	nop			@ (mov r8, r8)
 8008aac:	e7fd      	b.n	8008aaa <xQueueCreateCountingSemaphoreStatic+0x14>
		configASSERT( uxInitialCount <= uxMaxCount );
 8008aae:	68ba      	ldr	r2, [r7, #8]
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	429a      	cmp	r2, r3
 8008ab4:	d902      	bls.n	8008abc <xQueueCreateCountingSemaphoreStatic+0x26>
 8008ab6:	b672      	cpsid	i
 8008ab8:	46c0      	nop			@ (mov r8, r8)
 8008aba:	e7fd      	b.n	8008ab8 <xQueueCreateCountingSemaphoreStatic+0x22>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	68f8      	ldr	r0, [r7, #12]
 8008ac0:	2202      	movs	r2, #2
 8008ac2:	9200      	str	r2, [sp, #0]
 8008ac4:	2200      	movs	r2, #0
 8008ac6:	2100      	movs	r1, #0
 8008ac8:	f7ff ff3a 	bl	8008940 <xQueueGenericCreateStatic>
 8008acc:	0003      	movs	r3, r0
 8008ace:	617b      	str	r3, [r7, #20]

		if( xHandle != NULL )
 8008ad0:	697b      	ldr	r3, [r7, #20]
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d002      	beq.n	8008adc <xQueueCreateCountingSemaphoreStatic+0x46>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8008ad6:	697b      	ldr	r3, [r7, #20]
 8008ad8:	68ba      	ldr	r2, [r7, #8]
 8008ada:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8008adc:	697b      	ldr	r3, [r7, #20]
	}
 8008ade:	0018      	movs	r0, r3
 8008ae0:	46bd      	mov	sp, r7
 8008ae2:	b006      	add	sp, #24
 8008ae4:	bd80      	pop	{r7, pc}

08008ae6 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8008ae6:	b580      	push	{r7, lr}
 8008ae8:	b084      	sub	sp, #16
 8008aea:	af00      	add	r7, sp, #0
 8008aec:	6078      	str	r0, [r7, #4]
 8008aee:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d102      	bne.n	8008afc <xQueueCreateCountingSemaphore+0x16>
 8008af6:	b672      	cpsid	i
 8008af8:	46c0      	nop			@ (mov r8, r8)
 8008afa:	e7fd      	b.n	8008af8 <xQueueCreateCountingSemaphore+0x12>
		configASSERT( uxInitialCount <= uxMaxCount );
 8008afc:	683a      	ldr	r2, [r7, #0]
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	429a      	cmp	r2, r3
 8008b02:	d902      	bls.n	8008b0a <xQueueCreateCountingSemaphore+0x24>
 8008b04:	b672      	cpsid	i
 8008b06:	46c0      	nop			@ (mov r8, r8)
 8008b08:	e7fd      	b.n	8008b06 <xQueueCreateCountingSemaphore+0x20>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	2202      	movs	r2, #2
 8008b0e:	2100      	movs	r1, #0
 8008b10:	0018      	movs	r0, r3
 8008b12:	f7ff ff66 	bl	80089e2 <xQueueGenericCreate>
 8008b16:	0003      	movs	r3, r0
 8008b18:	60fb      	str	r3, [r7, #12]

		if( xHandle != NULL )
 8008b1a:	68fb      	ldr	r3, [r7, #12]
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	d002      	beq.n	8008b26 <xQueueCreateCountingSemaphore+0x40>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	683a      	ldr	r2, [r7, #0]
 8008b24:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8008b26:	68fb      	ldr	r3, [r7, #12]
	}
 8008b28:	0018      	movs	r0, r3
 8008b2a:	46bd      	mov	sp, r7
 8008b2c:	b004      	add	sp, #16
 8008b2e:	bd80      	pop	{r7, pc}

08008b30 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8008b30:	b580      	push	{r7, lr}
 8008b32:	b08a      	sub	sp, #40	@ 0x28
 8008b34:	af00      	add	r7, sp, #0
 8008b36:	60f8      	str	r0, [r7, #12]
 8008b38:	60b9      	str	r1, [r7, #8]
 8008b3a:	607a      	str	r2, [r7, #4]
 8008b3c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8008b3e:	2300      	movs	r3, #0
 8008b40:	627b      	str	r3, [r7, #36]	@ 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 8008b46:	6a3b      	ldr	r3, [r7, #32]
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	d102      	bne.n	8008b52 <xQueueGenericSend+0x22>
 8008b4c:	b672      	cpsid	i
 8008b4e:	46c0      	nop			@ (mov r8, r8)
 8008b50:	e7fd      	b.n	8008b4e <xQueueGenericSend+0x1e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008b52:	68bb      	ldr	r3, [r7, #8]
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d103      	bne.n	8008b60 <xQueueGenericSend+0x30>
 8008b58:	6a3b      	ldr	r3, [r7, #32]
 8008b5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	d101      	bne.n	8008b64 <xQueueGenericSend+0x34>
 8008b60:	2301      	movs	r3, #1
 8008b62:	e000      	b.n	8008b66 <xQueueGenericSend+0x36>
 8008b64:	2300      	movs	r3, #0
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d102      	bne.n	8008b70 <xQueueGenericSend+0x40>
 8008b6a:	b672      	cpsid	i
 8008b6c:	46c0      	nop			@ (mov r8, r8)
 8008b6e:	e7fd      	b.n	8008b6c <xQueueGenericSend+0x3c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008b70:	683b      	ldr	r3, [r7, #0]
 8008b72:	2b02      	cmp	r3, #2
 8008b74:	d103      	bne.n	8008b7e <xQueueGenericSend+0x4e>
 8008b76:	6a3b      	ldr	r3, [r7, #32]
 8008b78:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008b7a:	2b01      	cmp	r3, #1
 8008b7c:	d101      	bne.n	8008b82 <xQueueGenericSend+0x52>
 8008b7e:	2301      	movs	r3, #1
 8008b80:	e000      	b.n	8008b84 <xQueueGenericSend+0x54>
 8008b82:	2300      	movs	r3, #0
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	d102      	bne.n	8008b8e <xQueueGenericSend+0x5e>
 8008b88:	b672      	cpsid	i
 8008b8a:	46c0      	nop			@ (mov r8, r8)
 8008b8c:	e7fd      	b.n	8008b8a <xQueueGenericSend+0x5a>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008b8e:	f001 fafd 	bl	800a18c <xTaskGetSchedulerState>
 8008b92:	1e03      	subs	r3, r0, #0
 8008b94:	d102      	bne.n	8008b9c <xQueueGenericSend+0x6c>
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	d101      	bne.n	8008ba0 <xQueueGenericSend+0x70>
 8008b9c:	2301      	movs	r3, #1
 8008b9e:	e000      	b.n	8008ba2 <xQueueGenericSend+0x72>
 8008ba0:	2300      	movs	r3, #0
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	d102      	bne.n	8008bac <xQueueGenericSend+0x7c>
 8008ba6:	b672      	cpsid	i
 8008ba8:	46c0      	nop			@ (mov r8, r8)
 8008baa:	e7fd      	b.n	8008ba8 <xQueueGenericSend+0x78>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008bac:	f002 f860 	bl	800ac70 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008bb0:	6a3b      	ldr	r3, [r7, #32]
 8008bb2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008bb4:	6a3b      	ldr	r3, [r7, #32]
 8008bb6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008bb8:	429a      	cmp	r2, r3
 8008bba:	d302      	bcc.n	8008bc2 <xQueueGenericSend+0x92>
 8008bbc:	683b      	ldr	r3, [r7, #0]
 8008bbe:	2b02      	cmp	r3, #2
 8008bc0:	d11e      	bne.n	8008c00 <xQueueGenericSend+0xd0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008bc2:	683a      	ldr	r2, [r7, #0]
 8008bc4:	68b9      	ldr	r1, [r7, #8]
 8008bc6:	6a3b      	ldr	r3, [r7, #32]
 8008bc8:	0018      	movs	r0, r3
 8008bca:	f000 fb86 	bl	80092da <prvCopyDataToQueue>
 8008bce:	0003      	movs	r3, r0
 8008bd0:	61fb      	str	r3, [r7, #28]

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008bd2:	6a3b      	ldr	r3, [r7, #32]
 8008bd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	d009      	beq.n	8008bee <xQueueGenericSend+0xbe>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008bda:	6a3b      	ldr	r3, [r7, #32]
 8008bdc:	3324      	adds	r3, #36	@ 0x24
 8008bde:	0018      	movs	r0, r3
 8008be0:	f001 f938 	bl	8009e54 <xTaskRemoveFromEventList>
 8008be4:	1e03      	subs	r3, r0, #0
 8008be6:	d007      	beq.n	8008bf8 <xQueueGenericSend+0xc8>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8008be8:	f002 f832 	bl	800ac50 <vPortYield>
 8008bec:	e004      	b.n	8008bf8 <xQueueGenericSend+0xc8>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8008bee:	69fb      	ldr	r3, [r7, #28]
 8008bf0:	2b00      	cmp	r3, #0
 8008bf2:	d001      	beq.n	8008bf8 <xQueueGenericSend+0xc8>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8008bf4:	f002 f82c 	bl	800ac50 <vPortYield>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8008bf8:	f002 f84c 	bl	800ac94 <vPortExitCritical>
				return pdPASS;
 8008bfc:	2301      	movs	r3, #1
 8008bfe:	e05b      	b.n	8008cb8 <xQueueGenericSend+0x188>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d103      	bne.n	8008c0e <xQueueGenericSend+0xde>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008c06:	f002 f845 	bl	800ac94 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8008c0a:	2300      	movs	r3, #0
 8008c0c:	e054      	b.n	8008cb8 <xQueueGenericSend+0x188>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008c0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	d106      	bne.n	8008c22 <xQueueGenericSend+0xf2>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008c14:	2314      	movs	r3, #20
 8008c16:	18fb      	adds	r3, r7, r3
 8008c18:	0018      	movs	r0, r3
 8008c1a:	f001 f979 	bl	8009f10 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008c1e:	2301      	movs	r3, #1
 8008c20:	627b      	str	r3, [r7, #36]	@ 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008c22:	f002 f837 	bl	800ac94 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008c26:	f000 ff1d 	bl	8009a64 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008c2a:	f002 f821 	bl	800ac70 <vPortEnterCritical>
 8008c2e:	6a3b      	ldr	r3, [r7, #32]
 8008c30:	2244      	movs	r2, #68	@ 0x44
 8008c32:	5c9b      	ldrb	r3, [r3, r2]
 8008c34:	b25b      	sxtb	r3, r3
 8008c36:	3301      	adds	r3, #1
 8008c38:	d103      	bne.n	8008c42 <xQueueGenericSend+0x112>
 8008c3a:	6a3b      	ldr	r3, [r7, #32]
 8008c3c:	2244      	movs	r2, #68	@ 0x44
 8008c3e:	2100      	movs	r1, #0
 8008c40:	5499      	strb	r1, [r3, r2]
 8008c42:	6a3b      	ldr	r3, [r7, #32]
 8008c44:	2245      	movs	r2, #69	@ 0x45
 8008c46:	5c9b      	ldrb	r3, [r3, r2]
 8008c48:	b25b      	sxtb	r3, r3
 8008c4a:	3301      	adds	r3, #1
 8008c4c:	d103      	bne.n	8008c56 <xQueueGenericSend+0x126>
 8008c4e:	6a3b      	ldr	r3, [r7, #32]
 8008c50:	2245      	movs	r2, #69	@ 0x45
 8008c52:	2100      	movs	r1, #0
 8008c54:	5499      	strb	r1, [r3, r2]
 8008c56:	f002 f81d 	bl	800ac94 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008c5a:	1d3a      	adds	r2, r7, #4
 8008c5c:	2314      	movs	r3, #20
 8008c5e:	18fb      	adds	r3, r7, r3
 8008c60:	0011      	movs	r1, r2
 8008c62:	0018      	movs	r0, r3
 8008c64:	f001 f968 	bl	8009f38 <xTaskCheckForTimeOut>
 8008c68:	1e03      	subs	r3, r0, #0
 8008c6a:	d11e      	bne.n	8008caa <xQueueGenericSend+0x17a>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8008c6c:	6a3b      	ldr	r3, [r7, #32]
 8008c6e:	0018      	movs	r0, r3
 8008c70:	f000 fc38 	bl	80094e4 <prvIsQueueFull>
 8008c74:	1e03      	subs	r3, r0, #0
 8008c76:	d011      	beq.n	8008c9c <xQueueGenericSend+0x16c>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8008c78:	6a3b      	ldr	r3, [r7, #32]
 8008c7a:	3310      	adds	r3, #16
 8008c7c:	687a      	ldr	r2, [r7, #4]
 8008c7e:	0011      	movs	r1, r2
 8008c80:	0018      	movs	r0, r3
 8008c82:	f001 f89f 	bl	8009dc4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8008c86:	6a3b      	ldr	r3, [r7, #32]
 8008c88:	0018      	movs	r0, r3
 8008c8a:	f000 fbb7 	bl	80093fc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8008c8e:	f000 fef5 	bl	8009a7c <xTaskResumeAll>
 8008c92:	1e03      	subs	r3, r0, #0
 8008c94:	d18a      	bne.n	8008bac <xQueueGenericSend+0x7c>
				{
					portYIELD_WITHIN_API();
 8008c96:	f001 ffdb 	bl	800ac50 <vPortYield>
 8008c9a:	e787      	b.n	8008bac <xQueueGenericSend+0x7c>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8008c9c:	6a3b      	ldr	r3, [r7, #32]
 8008c9e:	0018      	movs	r0, r3
 8008ca0:	f000 fbac 	bl	80093fc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008ca4:	f000 feea 	bl	8009a7c <xTaskResumeAll>
 8008ca8:	e780      	b.n	8008bac <xQueueGenericSend+0x7c>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8008caa:	6a3b      	ldr	r3, [r7, #32]
 8008cac:	0018      	movs	r0, r3
 8008cae:	f000 fba5 	bl	80093fc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008cb2:	f000 fee3 	bl	8009a7c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8008cb6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8008cb8:	0018      	movs	r0, r3
 8008cba:	46bd      	mov	sp, r7
 8008cbc:	b00a      	add	sp, #40	@ 0x28
 8008cbe:	bd80      	pop	{r7, pc}

08008cc0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8008cc0:	b590      	push	{r4, r7, lr}
 8008cc2:	b08b      	sub	sp, #44	@ 0x2c
 8008cc4:	af00      	add	r7, sp, #0
 8008cc6:	60f8      	str	r0, [r7, #12]
 8008cc8:	60b9      	str	r1, [r7, #8]
 8008cca:	607a      	str	r2, [r7, #4]
 8008ccc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 8008cd2:	6a3b      	ldr	r3, [r7, #32]
 8008cd4:	2b00      	cmp	r3, #0
 8008cd6:	d102      	bne.n	8008cde <xQueueGenericSendFromISR+0x1e>
 8008cd8:	b672      	cpsid	i
 8008cda:	46c0      	nop			@ (mov r8, r8)
 8008cdc:	e7fd      	b.n	8008cda <xQueueGenericSendFromISR+0x1a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008cde:	68bb      	ldr	r3, [r7, #8]
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	d103      	bne.n	8008cec <xQueueGenericSendFromISR+0x2c>
 8008ce4:	6a3b      	ldr	r3, [r7, #32]
 8008ce6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	d101      	bne.n	8008cf0 <xQueueGenericSendFromISR+0x30>
 8008cec:	2301      	movs	r3, #1
 8008cee:	e000      	b.n	8008cf2 <xQueueGenericSendFromISR+0x32>
 8008cf0:	2300      	movs	r3, #0
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d102      	bne.n	8008cfc <xQueueGenericSendFromISR+0x3c>
 8008cf6:	b672      	cpsid	i
 8008cf8:	46c0      	nop			@ (mov r8, r8)
 8008cfa:	e7fd      	b.n	8008cf8 <xQueueGenericSendFromISR+0x38>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008cfc:	683b      	ldr	r3, [r7, #0]
 8008cfe:	2b02      	cmp	r3, #2
 8008d00:	d103      	bne.n	8008d0a <xQueueGenericSendFromISR+0x4a>
 8008d02:	6a3b      	ldr	r3, [r7, #32]
 8008d04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008d06:	2b01      	cmp	r3, #1
 8008d08:	d101      	bne.n	8008d0e <xQueueGenericSendFromISR+0x4e>
 8008d0a:	2301      	movs	r3, #1
 8008d0c:	e000      	b.n	8008d10 <xQueueGenericSendFromISR+0x50>
 8008d0e:	2300      	movs	r3, #0
 8008d10:	2b00      	cmp	r3, #0
 8008d12:	d102      	bne.n	8008d1a <xQueueGenericSendFromISR+0x5a>
 8008d14:	b672      	cpsid	i
 8008d16:	46c0      	nop			@ (mov r8, r8)
 8008d18:	e7fd      	b.n	8008d16 <xQueueGenericSendFromISR+0x56>
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008d1a:	f001 ffd3 	bl	800acc4 <ulSetInterruptMaskFromISR>
 8008d1e:	0003      	movs	r3, r0
 8008d20:	61fb      	str	r3, [r7, #28]
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008d22:	6a3b      	ldr	r3, [r7, #32]
 8008d24:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008d26:	6a3b      	ldr	r3, [r7, #32]
 8008d28:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008d2a:	429a      	cmp	r2, r3
 8008d2c:	d302      	bcc.n	8008d34 <xQueueGenericSendFromISR+0x74>
 8008d2e:	683b      	ldr	r3, [r7, #0]
 8008d30:	2b02      	cmp	r3, #2
 8008d32:	d131      	bne.n	8008d98 <xQueueGenericSendFromISR+0xd8>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008d34:	241b      	movs	r4, #27
 8008d36:	193b      	adds	r3, r7, r4
 8008d38:	6a3a      	ldr	r2, [r7, #32]
 8008d3a:	2145      	movs	r1, #69	@ 0x45
 8008d3c:	5c52      	ldrb	r2, [r2, r1]
 8008d3e:	701a      	strb	r2, [r3, #0]
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008d40:	6a3b      	ldr	r3, [r7, #32]
 8008d42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d44:	617b      	str	r3, [r7, #20]
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008d46:	683a      	ldr	r2, [r7, #0]
 8008d48:	68b9      	ldr	r1, [r7, #8]
 8008d4a:	6a3b      	ldr	r3, [r7, #32]
 8008d4c:	0018      	movs	r0, r3
 8008d4e:	f000 fac4 	bl	80092da <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008d52:	193b      	adds	r3, r7, r4
 8008d54:	781b      	ldrb	r3, [r3, #0]
 8008d56:	b25b      	sxtb	r3, r3
 8008d58:	3301      	adds	r3, #1
 8008d5a:	d111      	bne.n	8008d80 <xQueueGenericSendFromISR+0xc0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008d5c:	6a3b      	ldr	r3, [r7, #32]
 8008d5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d60:	2b00      	cmp	r3, #0
 8008d62:	d016      	beq.n	8008d92 <xQueueGenericSendFromISR+0xd2>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008d64:	6a3b      	ldr	r3, [r7, #32]
 8008d66:	3324      	adds	r3, #36	@ 0x24
 8008d68:	0018      	movs	r0, r3
 8008d6a:	f001 f873 	bl	8009e54 <xTaskRemoveFromEventList>
 8008d6e:	1e03      	subs	r3, r0, #0
 8008d70:	d00f      	beq.n	8008d92 <xQueueGenericSendFromISR+0xd2>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	2b00      	cmp	r3, #0
 8008d76:	d00c      	beq.n	8008d92 <xQueueGenericSendFromISR+0xd2>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	2201      	movs	r2, #1
 8008d7c:	601a      	str	r2, [r3, #0]
 8008d7e:	e008      	b.n	8008d92 <xQueueGenericSendFromISR+0xd2>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008d80:	231b      	movs	r3, #27
 8008d82:	18fb      	adds	r3, r7, r3
 8008d84:	781b      	ldrb	r3, [r3, #0]
 8008d86:	3301      	adds	r3, #1
 8008d88:	b2db      	uxtb	r3, r3
 8008d8a:	b259      	sxtb	r1, r3
 8008d8c:	6a3b      	ldr	r3, [r7, #32]
 8008d8e:	2245      	movs	r2, #69	@ 0x45
 8008d90:	5499      	strb	r1, [r3, r2]
			}

			xReturn = pdPASS;
 8008d92:	2301      	movs	r3, #1
 8008d94:	627b      	str	r3, [r7, #36]	@ 0x24
		{
 8008d96:	e001      	b.n	8008d9c <xQueueGenericSendFromISR+0xdc>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8008d98:	2300      	movs	r3, #0
 8008d9a:	627b      	str	r3, [r7, #36]	@ 0x24
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 8008d9c:	69fb      	ldr	r3, [r7, #28]
 8008d9e:	0018      	movs	r0, r3
 8008da0:	f001 ff96 	bl	800acd0 <vClearInterruptMaskFromISR>

	return xReturn;
 8008da4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008da6:	0018      	movs	r0, r3
 8008da8:	46bd      	mov	sp, r7
 8008daa:	b00b      	add	sp, #44	@ 0x2c
 8008dac:	bd90      	pop	{r4, r7, pc}

08008dae <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8008dae:	b580      	push	{r7, lr}
 8008db0:	b088      	sub	sp, #32
 8008db2:	af00      	add	r7, sp, #0
 8008db4:	6078      	str	r0, [r7, #4]
 8008db6:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	61bb      	str	r3, [r7, #24]
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8008dbc:	69bb      	ldr	r3, [r7, #24]
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	d102      	bne.n	8008dc8 <xQueueGiveFromISR+0x1a>
 8008dc2:	b672      	cpsid	i
 8008dc4:	46c0      	nop			@ (mov r8, r8)
 8008dc6:	e7fd      	b.n	8008dc4 <xQueueGiveFromISR+0x16>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8008dc8:	69bb      	ldr	r3, [r7, #24]
 8008dca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008dcc:	2b00      	cmp	r3, #0
 8008dce:	d002      	beq.n	8008dd6 <xQueueGiveFromISR+0x28>
 8008dd0:	b672      	cpsid	i
 8008dd2:	46c0      	nop			@ (mov r8, r8)
 8008dd4:	e7fd      	b.n	8008dd2 <xQueueGiveFromISR+0x24>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8008dd6:	69bb      	ldr	r3, [r7, #24]
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d103      	bne.n	8008de6 <xQueueGiveFromISR+0x38>
 8008dde:	69bb      	ldr	r3, [r7, #24]
 8008de0:	689b      	ldr	r3, [r3, #8]
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	d101      	bne.n	8008dea <xQueueGiveFromISR+0x3c>
 8008de6:	2301      	movs	r3, #1
 8008de8:	e000      	b.n	8008dec <xQueueGiveFromISR+0x3e>
 8008dea:	2300      	movs	r3, #0
 8008dec:	2b00      	cmp	r3, #0
 8008dee:	d102      	bne.n	8008df6 <xQueueGiveFromISR+0x48>
 8008df0:	b672      	cpsid	i
 8008df2:	46c0      	nop			@ (mov r8, r8)
 8008df4:	e7fd      	b.n	8008df2 <xQueueGiveFromISR+0x44>
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008df6:	f001 ff65 	bl	800acc4 <ulSetInterruptMaskFromISR>
 8008dfa:	0003      	movs	r3, r0
 8008dfc:	617b      	str	r3, [r7, #20]
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008dfe:	69bb      	ldr	r3, [r7, #24]
 8008e00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e02:	613b      	str	r3, [r7, #16]

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8008e04:	69bb      	ldr	r3, [r7, #24]
 8008e06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008e08:	693a      	ldr	r2, [r7, #16]
 8008e0a:	429a      	cmp	r2, r3
 8008e0c:	d22c      	bcs.n	8008e68 <xQueueGiveFromISR+0xba>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008e0e:	200f      	movs	r0, #15
 8008e10:	183b      	adds	r3, r7, r0
 8008e12:	69ba      	ldr	r2, [r7, #24]
 8008e14:	2145      	movs	r1, #69	@ 0x45
 8008e16:	5c52      	ldrb	r2, [r2, r1]
 8008e18:	701a      	strb	r2, [r3, #0]
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008e1a:	693b      	ldr	r3, [r7, #16]
 8008e1c:	1c5a      	adds	r2, r3, #1
 8008e1e:	69bb      	ldr	r3, [r7, #24]
 8008e20:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008e22:	183b      	adds	r3, r7, r0
 8008e24:	781b      	ldrb	r3, [r3, #0]
 8008e26:	b25b      	sxtb	r3, r3
 8008e28:	3301      	adds	r3, #1
 8008e2a:	d111      	bne.n	8008e50 <xQueueGiveFromISR+0xa2>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008e2c:	69bb      	ldr	r3, [r7, #24]
 8008e2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e30:	2b00      	cmp	r3, #0
 8008e32:	d016      	beq.n	8008e62 <xQueueGiveFromISR+0xb4>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008e34:	69bb      	ldr	r3, [r7, #24]
 8008e36:	3324      	adds	r3, #36	@ 0x24
 8008e38:	0018      	movs	r0, r3
 8008e3a:	f001 f80b 	bl	8009e54 <xTaskRemoveFromEventList>
 8008e3e:	1e03      	subs	r3, r0, #0
 8008e40:	d00f      	beq.n	8008e62 <xQueueGiveFromISR+0xb4>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8008e42:	683b      	ldr	r3, [r7, #0]
 8008e44:	2b00      	cmp	r3, #0
 8008e46:	d00c      	beq.n	8008e62 <xQueueGiveFromISR+0xb4>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008e48:	683b      	ldr	r3, [r7, #0]
 8008e4a:	2201      	movs	r2, #1
 8008e4c:	601a      	str	r2, [r3, #0]
 8008e4e:	e008      	b.n	8008e62 <xQueueGiveFromISR+0xb4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008e50:	230f      	movs	r3, #15
 8008e52:	18fb      	adds	r3, r7, r3
 8008e54:	781b      	ldrb	r3, [r3, #0]
 8008e56:	3301      	adds	r3, #1
 8008e58:	b2db      	uxtb	r3, r3
 8008e5a:	b259      	sxtb	r1, r3
 8008e5c:	69bb      	ldr	r3, [r7, #24]
 8008e5e:	2245      	movs	r2, #69	@ 0x45
 8008e60:	5499      	strb	r1, [r3, r2]
			}

			xReturn = pdPASS;
 8008e62:	2301      	movs	r3, #1
 8008e64:	61fb      	str	r3, [r7, #28]
 8008e66:	e001      	b.n	8008e6c <xQueueGiveFromISR+0xbe>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8008e68:	2300      	movs	r3, #0
 8008e6a:	61fb      	str	r3, [r7, #28]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 8008e6c:	697b      	ldr	r3, [r7, #20]
 8008e6e:	0018      	movs	r0, r3
 8008e70:	f001 ff2e 	bl	800acd0 <vClearInterruptMaskFromISR>

	return xReturn;
 8008e74:	69fb      	ldr	r3, [r7, #28]
}
 8008e76:	0018      	movs	r0, r3
 8008e78:	46bd      	mov	sp, r7
 8008e7a:	b008      	add	sp, #32
 8008e7c:	bd80      	pop	{r7, pc}

08008e7e <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8008e7e:	b580      	push	{r7, lr}
 8008e80:	b08a      	sub	sp, #40	@ 0x28
 8008e82:	af00      	add	r7, sp, #0
 8008e84:	60f8      	str	r0, [r7, #12]
 8008e86:	60b9      	str	r1, [r7, #8]
 8008e88:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8008e8a:	2300      	movs	r3, #0
 8008e8c:	627b      	str	r3, [r7, #36]	@ 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008e8e:	68fb      	ldr	r3, [r7, #12]
 8008e90:	623b      	str	r3, [r7, #32]

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008e92:	6a3b      	ldr	r3, [r7, #32]
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	d102      	bne.n	8008e9e <xQueueReceive+0x20>
 8008e98:	b672      	cpsid	i
 8008e9a:	46c0      	nop			@ (mov r8, r8)
 8008e9c:	e7fd      	b.n	8008e9a <xQueueReceive+0x1c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008e9e:	68bb      	ldr	r3, [r7, #8]
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	d103      	bne.n	8008eac <xQueueReceive+0x2e>
 8008ea4:	6a3b      	ldr	r3, [r7, #32]
 8008ea6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ea8:	2b00      	cmp	r3, #0
 8008eaa:	d101      	bne.n	8008eb0 <xQueueReceive+0x32>
 8008eac:	2301      	movs	r3, #1
 8008eae:	e000      	b.n	8008eb2 <xQueueReceive+0x34>
 8008eb0:	2300      	movs	r3, #0
 8008eb2:	2b00      	cmp	r3, #0
 8008eb4:	d102      	bne.n	8008ebc <xQueueReceive+0x3e>
 8008eb6:	b672      	cpsid	i
 8008eb8:	46c0      	nop			@ (mov r8, r8)
 8008eba:	e7fd      	b.n	8008eb8 <xQueueReceive+0x3a>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008ebc:	f001 f966 	bl	800a18c <xTaskGetSchedulerState>
 8008ec0:	1e03      	subs	r3, r0, #0
 8008ec2:	d102      	bne.n	8008eca <xQueueReceive+0x4c>
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	d101      	bne.n	8008ece <xQueueReceive+0x50>
 8008eca:	2301      	movs	r3, #1
 8008ecc:	e000      	b.n	8008ed0 <xQueueReceive+0x52>
 8008ece:	2300      	movs	r3, #0
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	d102      	bne.n	8008eda <xQueueReceive+0x5c>
 8008ed4:	b672      	cpsid	i
 8008ed6:	46c0      	nop			@ (mov r8, r8)
 8008ed8:	e7fd      	b.n	8008ed6 <xQueueReceive+0x58>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008eda:	f001 fec9 	bl	800ac70 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008ede:	6a3b      	ldr	r3, [r7, #32]
 8008ee0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ee2:	61fb      	str	r3, [r7, #28]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008ee4:	69fb      	ldr	r3, [r7, #28]
 8008ee6:	2b00      	cmp	r3, #0
 8008ee8:	d01a      	beq.n	8008f20 <xQueueReceive+0xa2>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008eea:	68ba      	ldr	r2, [r7, #8]
 8008eec:	6a3b      	ldr	r3, [r7, #32]
 8008eee:	0011      	movs	r1, r2
 8008ef0:	0018      	movs	r0, r3
 8008ef2:	f000 fa5d 	bl	80093b0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008ef6:	69fb      	ldr	r3, [r7, #28]
 8008ef8:	1e5a      	subs	r2, r3, #1
 8008efa:	6a3b      	ldr	r3, [r7, #32]
 8008efc:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008efe:	6a3b      	ldr	r3, [r7, #32]
 8008f00:	691b      	ldr	r3, [r3, #16]
 8008f02:	2b00      	cmp	r3, #0
 8008f04:	d008      	beq.n	8008f18 <xQueueReceive+0x9a>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008f06:	6a3b      	ldr	r3, [r7, #32]
 8008f08:	3310      	adds	r3, #16
 8008f0a:	0018      	movs	r0, r3
 8008f0c:	f000 ffa2 	bl	8009e54 <xTaskRemoveFromEventList>
 8008f10:	1e03      	subs	r3, r0, #0
 8008f12:	d001      	beq.n	8008f18 <xQueueReceive+0x9a>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008f14:	f001 fe9c 	bl	800ac50 <vPortYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008f18:	f001 febc 	bl	800ac94 <vPortExitCritical>
				return pdPASS;
 8008f1c:	2301      	movs	r3, #1
 8008f1e:	e062      	b.n	8008fe6 <xQueueReceive+0x168>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	d103      	bne.n	8008f2e <xQueueReceive+0xb0>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008f26:	f001 feb5 	bl	800ac94 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008f2a:	2300      	movs	r3, #0
 8008f2c:	e05b      	b.n	8008fe6 <xQueueReceive+0x168>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008f2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	d106      	bne.n	8008f42 <xQueueReceive+0xc4>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008f34:	2314      	movs	r3, #20
 8008f36:	18fb      	adds	r3, r7, r3
 8008f38:	0018      	movs	r0, r3
 8008f3a:	f000 ffe9 	bl	8009f10 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008f3e:	2301      	movs	r3, #1
 8008f40:	627b      	str	r3, [r7, #36]	@ 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008f42:	f001 fea7 	bl	800ac94 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008f46:	f000 fd8d 	bl	8009a64 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008f4a:	f001 fe91 	bl	800ac70 <vPortEnterCritical>
 8008f4e:	6a3b      	ldr	r3, [r7, #32]
 8008f50:	2244      	movs	r2, #68	@ 0x44
 8008f52:	5c9b      	ldrb	r3, [r3, r2]
 8008f54:	b25b      	sxtb	r3, r3
 8008f56:	3301      	adds	r3, #1
 8008f58:	d103      	bne.n	8008f62 <xQueueReceive+0xe4>
 8008f5a:	6a3b      	ldr	r3, [r7, #32]
 8008f5c:	2244      	movs	r2, #68	@ 0x44
 8008f5e:	2100      	movs	r1, #0
 8008f60:	5499      	strb	r1, [r3, r2]
 8008f62:	6a3b      	ldr	r3, [r7, #32]
 8008f64:	2245      	movs	r2, #69	@ 0x45
 8008f66:	5c9b      	ldrb	r3, [r3, r2]
 8008f68:	b25b      	sxtb	r3, r3
 8008f6a:	3301      	adds	r3, #1
 8008f6c:	d103      	bne.n	8008f76 <xQueueReceive+0xf8>
 8008f6e:	6a3b      	ldr	r3, [r7, #32]
 8008f70:	2245      	movs	r2, #69	@ 0x45
 8008f72:	2100      	movs	r1, #0
 8008f74:	5499      	strb	r1, [r3, r2]
 8008f76:	f001 fe8d 	bl	800ac94 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008f7a:	1d3a      	adds	r2, r7, #4
 8008f7c:	2314      	movs	r3, #20
 8008f7e:	18fb      	adds	r3, r7, r3
 8008f80:	0011      	movs	r1, r2
 8008f82:	0018      	movs	r0, r3
 8008f84:	f000 ffd8 	bl	8009f38 <xTaskCheckForTimeOut>
 8008f88:	1e03      	subs	r3, r0, #0
 8008f8a:	d11e      	bne.n	8008fca <xQueueReceive+0x14c>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008f8c:	6a3b      	ldr	r3, [r7, #32]
 8008f8e:	0018      	movs	r0, r3
 8008f90:	f000 fa92 	bl	80094b8 <prvIsQueueEmpty>
 8008f94:	1e03      	subs	r3, r0, #0
 8008f96:	d011      	beq.n	8008fbc <xQueueReceive+0x13e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008f98:	6a3b      	ldr	r3, [r7, #32]
 8008f9a:	3324      	adds	r3, #36	@ 0x24
 8008f9c:	687a      	ldr	r2, [r7, #4]
 8008f9e:	0011      	movs	r1, r2
 8008fa0:	0018      	movs	r0, r3
 8008fa2:	f000 ff0f 	bl	8009dc4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008fa6:	6a3b      	ldr	r3, [r7, #32]
 8008fa8:	0018      	movs	r0, r3
 8008faa:	f000 fa27 	bl	80093fc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008fae:	f000 fd65 	bl	8009a7c <xTaskResumeAll>
 8008fb2:	1e03      	subs	r3, r0, #0
 8008fb4:	d191      	bne.n	8008eda <xQueueReceive+0x5c>
				{
					portYIELD_WITHIN_API();
 8008fb6:	f001 fe4b 	bl	800ac50 <vPortYield>
 8008fba:	e78e      	b.n	8008eda <xQueueReceive+0x5c>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8008fbc:	6a3b      	ldr	r3, [r7, #32]
 8008fbe:	0018      	movs	r0, r3
 8008fc0:	f000 fa1c 	bl	80093fc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008fc4:	f000 fd5a 	bl	8009a7c <xTaskResumeAll>
 8008fc8:	e787      	b.n	8008eda <xQueueReceive+0x5c>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8008fca:	6a3b      	ldr	r3, [r7, #32]
 8008fcc:	0018      	movs	r0, r3
 8008fce:	f000 fa15 	bl	80093fc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008fd2:	f000 fd53 	bl	8009a7c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008fd6:	6a3b      	ldr	r3, [r7, #32]
 8008fd8:	0018      	movs	r0, r3
 8008fda:	f000 fa6d 	bl	80094b8 <prvIsQueueEmpty>
 8008fde:	1e03      	subs	r3, r0, #0
 8008fe0:	d100      	bne.n	8008fe4 <xQueueReceive+0x166>
 8008fe2:	e77a      	b.n	8008eda <xQueueReceive+0x5c>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008fe4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008fe6:	0018      	movs	r0, r3
 8008fe8:	46bd      	mov	sp, r7
 8008fea:	b00a      	add	sp, #40	@ 0x28
 8008fec:	bd80      	pop	{r7, pc}

08008fee <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8008fee:	b580      	push	{r7, lr}
 8008ff0:	b08a      	sub	sp, #40	@ 0x28
 8008ff2:	af00      	add	r7, sp, #0
 8008ff4:	6078      	str	r0, [r7, #4]
 8008ff6:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8008ff8:	2300      	movs	r3, #0
 8008ffa:	627b      	str	r3, [r7, #36]	@ 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	61fb      	str	r3, [r7, #28]

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8009000:	2300      	movs	r3, #0
 8009002:	623b      	str	r3, [r7, #32]
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8009004:	69fb      	ldr	r3, [r7, #28]
 8009006:	2b00      	cmp	r3, #0
 8009008:	d102      	bne.n	8009010 <xQueueSemaphoreTake+0x22>
 800900a:	b672      	cpsid	i
 800900c:	46c0      	nop			@ (mov r8, r8)
 800900e:	e7fd      	b.n	800900c <xQueueSemaphoreTake+0x1e>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8009010:	69fb      	ldr	r3, [r7, #28]
 8009012:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009014:	2b00      	cmp	r3, #0
 8009016:	d002      	beq.n	800901e <xQueueSemaphoreTake+0x30>
 8009018:	b672      	cpsid	i
 800901a:	46c0      	nop			@ (mov r8, r8)
 800901c:	e7fd      	b.n	800901a <xQueueSemaphoreTake+0x2c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800901e:	f001 f8b5 	bl	800a18c <xTaskGetSchedulerState>
 8009022:	1e03      	subs	r3, r0, #0
 8009024:	d102      	bne.n	800902c <xQueueSemaphoreTake+0x3e>
 8009026:	683b      	ldr	r3, [r7, #0]
 8009028:	2b00      	cmp	r3, #0
 800902a:	d101      	bne.n	8009030 <xQueueSemaphoreTake+0x42>
 800902c:	2301      	movs	r3, #1
 800902e:	e000      	b.n	8009032 <xQueueSemaphoreTake+0x44>
 8009030:	2300      	movs	r3, #0
 8009032:	2b00      	cmp	r3, #0
 8009034:	d102      	bne.n	800903c <xQueueSemaphoreTake+0x4e>
 8009036:	b672      	cpsid	i
 8009038:	46c0      	nop			@ (mov r8, r8)
 800903a:	e7fd      	b.n	8009038 <xQueueSemaphoreTake+0x4a>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800903c:	f001 fe18 	bl	800ac70 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8009040:	69fb      	ldr	r3, [r7, #28]
 8009042:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009044:	61bb      	str	r3, [r7, #24]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8009046:	69bb      	ldr	r3, [r7, #24]
 8009048:	2b00      	cmp	r3, #0
 800904a:	d01d      	beq.n	8009088 <xQueueSemaphoreTake+0x9a>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800904c:	69bb      	ldr	r3, [r7, #24]
 800904e:	1e5a      	subs	r2, r3, #1
 8009050:	69fb      	ldr	r3, [r7, #28]
 8009052:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009054:	69fb      	ldr	r3, [r7, #28]
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	2b00      	cmp	r3, #0
 800905a:	d104      	bne.n	8009066 <xQueueSemaphoreTake+0x78>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800905c:	f001 f9ea 	bl	800a434 <pvTaskIncrementMutexHeldCount>
 8009060:	0002      	movs	r2, r0
 8009062:	69fb      	ldr	r3, [r7, #28]
 8009064:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009066:	69fb      	ldr	r3, [r7, #28]
 8009068:	691b      	ldr	r3, [r3, #16]
 800906a:	2b00      	cmp	r3, #0
 800906c:	d008      	beq.n	8009080 <xQueueSemaphoreTake+0x92>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800906e:	69fb      	ldr	r3, [r7, #28]
 8009070:	3310      	adds	r3, #16
 8009072:	0018      	movs	r0, r3
 8009074:	f000 feee 	bl	8009e54 <xTaskRemoveFromEventList>
 8009078:	1e03      	subs	r3, r0, #0
 800907a:	d001      	beq.n	8009080 <xQueueSemaphoreTake+0x92>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800907c:	f001 fde8 	bl	800ac50 <vPortYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009080:	f001 fe08 	bl	800ac94 <vPortExitCritical>
				return pdPASS;
 8009084:	2301      	movs	r3, #1
 8009086:	e08c      	b.n	80091a2 <xQueueSemaphoreTake+0x1b4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009088:	683b      	ldr	r3, [r7, #0]
 800908a:	2b00      	cmp	r3, #0
 800908c:	d109      	bne.n	80090a2 <xQueueSemaphoreTake+0xb4>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800908e:	6a3b      	ldr	r3, [r7, #32]
 8009090:	2b00      	cmp	r3, #0
 8009092:	d002      	beq.n	800909a <xQueueSemaphoreTake+0xac>
 8009094:	b672      	cpsid	i
 8009096:	46c0      	nop			@ (mov r8, r8)
 8009098:	e7fd      	b.n	8009096 <xQueueSemaphoreTake+0xa8>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800909a:	f001 fdfb 	bl	800ac94 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800909e:	2300      	movs	r3, #0
 80090a0:	e07f      	b.n	80091a2 <xQueueSemaphoreTake+0x1b4>
				}
				else if( xEntryTimeSet == pdFALSE )
 80090a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	d106      	bne.n	80090b6 <xQueueSemaphoreTake+0xc8>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80090a8:	230c      	movs	r3, #12
 80090aa:	18fb      	adds	r3, r7, r3
 80090ac:	0018      	movs	r0, r3
 80090ae:	f000 ff2f 	bl	8009f10 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80090b2:	2301      	movs	r3, #1
 80090b4:	627b      	str	r3, [r7, #36]	@ 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80090b6:	f001 fded 	bl	800ac94 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80090ba:	f000 fcd3 	bl	8009a64 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80090be:	f001 fdd7 	bl	800ac70 <vPortEnterCritical>
 80090c2:	69fb      	ldr	r3, [r7, #28]
 80090c4:	2244      	movs	r2, #68	@ 0x44
 80090c6:	5c9b      	ldrb	r3, [r3, r2]
 80090c8:	b25b      	sxtb	r3, r3
 80090ca:	3301      	adds	r3, #1
 80090cc:	d103      	bne.n	80090d6 <xQueueSemaphoreTake+0xe8>
 80090ce:	69fb      	ldr	r3, [r7, #28]
 80090d0:	2244      	movs	r2, #68	@ 0x44
 80090d2:	2100      	movs	r1, #0
 80090d4:	5499      	strb	r1, [r3, r2]
 80090d6:	69fb      	ldr	r3, [r7, #28]
 80090d8:	2245      	movs	r2, #69	@ 0x45
 80090da:	5c9b      	ldrb	r3, [r3, r2]
 80090dc:	b25b      	sxtb	r3, r3
 80090de:	3301      	adds	r3, #1
 80090e0:	d103      	bne.n	80090ea <xQueueSemaphoreTake+0xfc>
 80090e2:	69fb      	ldr	r3, [r7, #28]
 80090e4:	2245      	movs	r2, #69	@ 0x45
 80090e6:	2100      	movs	r1, #0
 80090e8:	5499      	strb	r1, [r3, r2]
 80090ea:	f001 fdd3 	bl	800ac94 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80090ee:	003a      	movs	r2, r7
 80090f0:	230c      	movs	r3, #12
 80090f2:	18fb      	adds	r3, r7, r3
 80090f4:	0011      	movs	r1, r2
 80090f6:	0018      	movs	r0, r3
 80090f8:	f000 ff1e 	bl	8009f38 <xTaskCheckForTimeOut>
 80090fc:	1e03      	subs	r3, r0, #0
 80090fe:	d12e      	bne.n	800915e <xQueueSemaphoreTake+0x170>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009100:	69fb      	ldr	r3, [r7, #28]
 8009102:	0018      	movs	r0, r3
 8009104:	f000 f9d8 	bl	80094b8 <prvIsQueueEmpty>
 8009108:	1e03      	subs	r3, r0, #0
 800910a:	d021      	beq.n	8009150 <xQueueSemaphoreTake+0x162>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800910c:	69fb      	ldr	r3, [r7, #28]
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	2b00      	cmp	r3, #0
 8009112:	d10a      	bne.n	800912a <xQueueSemaphoreTake+0x13c>
					{
						taskENTER_CRITICAL();
 8009114:	f001 fdac 	bl	800ac70 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009118:	69fb      	ldr	r3, [r7, #28]
 800911a:	689b      	ldr	r3, [r3, #8]
 800911c:	0018      	movs	r0, r3
 800911e:	f001 f851 	bl	800a1c4 <xTaskPriorityInherit>
 8009122:	0003      	movs	r3, r0
 8009124:	623b      	str	r3, [r7, #32]
						}
						taskEXIT_CRITICAL();
 8009126:	f001 fdb5 	bl	800ac94 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800912a:	69fb      	ldr	r3, [r7, #28]
 800912c:	3324      	adds	r3, #36	@ 0x24
 800912e:	683a      	ldr	r2, [r7, #0]
 8009130:	0011      	movs	r1, r2
 8009132:	0018      	movs	r0, r3
 8009134:	f000 fe46 	bl	8009dc4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009138:	69fb      	ldr	r3, [r7, #28]
 800913a:	0018      	movs	r0, r3
 800913c:	f000 f95e 	bl	80093fc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009140:	f000 fc9c 	bl	8009a7c <xTaskResumeAll>
 8009144:	1e03      	subs	r3, r0, #0
 8009146:	d000      	beq.n	800914a <xQueueSemaphoreTake+0x15c>
 8009148:	e778      	b.n	800903c <xQueueSemaphoreTake+0x4e>
				{
					portYIELD_WITHIN_API();
 800914a:	f001 fd81 	bl	800ac50 <vPortYield>
 800914e:	e775      	b.n	800903c <xQueueSemaphoreTake+0x4e>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8009150:	69fb      	ldr	r3, [r7, #28]
 8009152:	0018      	movs	r0, r3
 8009154:	f000 f952 	bl	80093fc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009158:	f000 fc90 	bl	8009a7c <xTaskResumeAll>
 800915c:	e76e      	b.n	800903c <xQueueSemaphoreTake+0x4e>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800915e:	69fb      	ldr	r3, [r7, #28]
 8009160:	0018      	movs	r0, r3
 8009162:	f000 f94b 	bl	80093fc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009166:	f000 fc89 	bl	8009a7c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800916a:	69fb      	ldr	r3, [r7, #28]
 800916c:	0018      	movs	r0, r3
 800916e:	f000 f9a3 	bl	80094b8 <prvIsQueueEmpty>
 8009172:	1e03      	subs	r3, r0, #0
 8009174:	d100      	bne.n	8009178 <xQueueSemaphoreTake+0x18a>
 8009176:	e761      	b.n	800903c <xQueueSemaphoreTake+0x4e>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8009178:	6a3b      	ldr	r3, [r7, #32]
 800917a:	2b00      	cmp	r3, #0
 800917c:	d010      	beq.n	80091a0 <xQueueSemaphoreTake+0x1b2>
					{
						taskENTER_CRITICAL();
 800917e:	f001 fd77 	bl	800ac70 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8009182:	69fb      	ldr	r3, [r7, #28]
 8009184:	0018      	movs	r0, r3
 8009186:	f000 f892 	bl	80092ae <prvGetDisinheritPriorityAfterTimeout>
 800918a:	0003      	movs	r3, r0
 800918c:	617b      	str	r3, [r7, #20]
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800918e:	69fb      	ldr	r3, [r7, #28]
 8009190:	689b      	ldr	r3, [r3, #8]
 8009192:	697a      	ldr	r2, [r7, #20]
 8009194:	0011      	movs	r1, r2
 8009196:	0018      	movs	r0, r3
 8009198:	f001 f8da 	bl	800a350 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800919c:	f001 fd7a 	bl	800ac94 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80091a0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80091a2:	0018      	movs	r0, r3
 80091a4:	46bd      	mov	sp, r7
 80091a6:	b00a      	add	sp, #40	@ 0x28
 80091a8:	bd80      	pop	{r7, pc}

080091aa <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80091aa:	b590      	push	{r4, r7, lr}
 80091ac:	b08b      	sub	sp, #44	@ 0x2c
 80091ae:	af00      	add	r7, sp, #0
 80091b0:	60f8      	str	r0, [r7, #12]
 80091b2:	60b9      	str	r1, [r7, #8]
 80091b4:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80091b6:	68fb      	ldr	r3, [r7, #12]
 80091b8:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 80091ba:	6a3b      	ldr	r3, [r7, #32]
 80091bc:	2b00      	cmp	r3, #0
 80091be:	d102      	bne.n	80091c6 <xQueueReceiveFromISR+0x1c>
 80091c0:	b672      	cpsid	i
 80091c2:	46c0      	nop			@ (mov r8, r8)
 80091c4:	e7fd      	b.n	80091c2 <xQueueReceiveFromISR+0x18>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80091c6:	68bb      	ldr	r3, [r7, #8]
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	d103      	bne.n	80091d4 <xQueueReceiveFromISR+0x2a>
 80091cc:	6a3b      	ldr	r3, [r7, #32]
 80091ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80091d0:	2b00      	cmp	r3, #0
 80091d2:	d101      	bne.n	80091d8 <xQueueReceiveFromISR+0x2e>
 80091d4:	2301      	movs	r3, #1
 80091d6:	e000      	b.n	80091da <xQueueReceiveFromISR+0x30>
 80091d8:	2300      	movs	r3, #0
 80091da:	2b00      	cmp	r3, #0
 80091dc:	d102      	bne.n	80091e4 <xQueueReceiveFromISR+0x3a>
 80091de:	b672      	cpsid	i
 80091e0:	46c0      	nop			@ (mov r8, r8)
 80091e2:	e7fd      	b.n	80091e0 <xQueueReceiveFromISR+0x36>
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80091e4:	f001 fd6e 	bl	800acc4 <ulSetInterruptMaskFromISR>
 80091e8:	0003      	movs	r3, r0
 80091ea:	61fb      	str	r3, [r7, #28]
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80091ec:	6a3b      	ldr	r3, [r7, #32]
 80091ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80091f0:	61bb      	str	r3, [r7, #24]

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80091f2:	69bb      	ldr	r3, [r7, #24]
 80091f4:	2b00      	cmp	r3, #0
 80091f6:	d032      	beq.n	800925e <xQueueReceiveFromISR+0xb4>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80091f8:	2417      	movs	r4, #23
 80091fa:	193b      	adds	r3, r7, r4
 80091fc:	6a3a      	ldr	r2, [r7, #32]
 80091fe:	2144      	movs	r1, #68	@ 0x44
 8009200:	5c52      	ldrb	r2, [r2, r1]
 8009202:	701a      	strb	r2, [r3, #0]

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009204:	68ba      	ldr	r2, [r7, #8]
 8009206:	6a3b      	ldr	r3, [r7, #32]
 8009208:	0011      	movs	r1, r2
 800920a:	0018      	movs	r0, r3
 800920c:	f000 f8d0 	bl	80093b0 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009210:	69bb      	ldr	r3, [r7, #24]
 8009212:	1e5a      	subs	r2, r3, #1
 8009214:	6a3b      	ldr	r3, [r7, #32]
 8009216:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8009218:	193b      	adds	r3, r7, r4
 800921a:	781b      	ldrb	r3, [r3, #0]
 800921c:	b25b      	sxtb	r3, r3
 800921e:	3301      	adds	r3, #1
 8009220:	d111      	bne.n	8009246 <xQueueReceiveFromISR+0x9c>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009222:	6a3b      	ldr	r3, [r7, #32]
 8009224:	691b      	ldr	r3, [r3, #16]
 8009226:	2b00      	cmp	r3, #0
 8009228:	d016      	beq.n	8009258 <xQueueReceiveFromISR+0xae>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800922a:	6a3b      	ldr	r3, [r7, #32]
 800922c:	3310      	adds	r3, #16
 800922e:	0018      	movs	r0, r3
 8009230:	f000 fe10 	bl	8009e54 <xTaskRemoveFromEventList>
 8009234:	1e03      	subs	r3, r0, #0
 8009236:	d00f      	beq.n	8009258 <xQueueReceiveFromISR+0xae>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	2b00      	cmp	r3, #0
 800923c:	d00c      	beq.n	8009258 <xQueueReceiveFromISR+0xae>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	2201      	movs	r2, #1
 8009242:	601a      	str	r2, [r3, #0]
 8009244:	e008      	b.n	8009258 <xQueueReceiveFromISR+0xae>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8009246:	2317      	movs	r3, #23
 8009248:	18fb      	adds	r3, r7, r3
 800924a:	781b      	ldrb	r3, [r3, #0]
 800924c:	3301      	adds	r3, #1
 800924e:	b2db      	uxtb	r3, r3
 8009250:	b259      	sxtb	r1, r3
 8009252:	6a3b      	ldr	r3, [r7, #32]
 8009254:	2244      	movs	r2, #68	@ 0x44
 8009256:	5499      	strb	r1, [r3, r2]
			}

			xReturn = pdPASS;
 8009258:	2301      	movs	r3, #1
 800925a:	627b      	str	r3, [r7, #36]	@ 0x24
 800925c:	e001      	b.n	8009262 <xQueueReceiveFromISR+0xb8>
		}
		else
		{
			xReturn = pdFAIL;
 800925e:	2300      	movs	r3, #0
 8009260:	627b      	str	r3, [r7, #36]	@ 0x24
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 8009262:	69fb      	ldr	r3, [r7, #28]
 8009264:	0018      	movs	r0, r3
 8009266:	f001 fd33 	bl	800acd0 <vClearInterruptMaskFromISR>

	return xReturn;
 800926a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800926c:	0018      	movs	r0, r3
 800926e:	46bd      	mov	sp, r7
 8009270:	b00b      	add	sp, #44	@ 0x2c
 8009272:	bd90      	pop	{r4, r7, pc}

08009274 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8009274:	b580      	push	{r7, lr}
 8009276:	b084      	sub	sp, #16
 8009278:	af00      	add	r7, sp, #0
 800927a:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	2b00      	cmp	r3, #0
 8009284:	d102      	bne.n	800928c <vQueueDelete+0x18>
 8009286:	b672      	cpsid	i
 8009288:	46c0      	nop			@ (mov r8, r8)
 800928a:	e7fd      	b.n	8009288 <vQueueDelete+0x14>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800928c:	68fb      	ldr	r3, [r7, #12]
 800928e:	0018      	movs	r0, r3
 8009290:	f000 f968 	bl	8009564 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8009294:	68fb      	ldr	r3, [r7, #12]
 8009296:	2246      	movs	r2, #70	@ 0x46
 8009298:	5c9b      	ldrb	r3, [r3, r2]
 800929a:	2b00      	cmp	r3, #0
 800929c:	d103      	bne.n	80092a6 <vQueueDelete+0x32>
		{
			vPortFree( pxQueue );
 800929e:	68fb      	ldr	r3, [r7, #12]
 80092a0:	0018      	movs	r0, r3
 80092a2:	f001 fe2d 	bl	800af00 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 80092a6:	46c0      	nop			@ (mov r8, r8)
 80092a8:	46bd      	mov	sp, r7
 80092aa:	b004      	add	sp, #16
 80092ac:	bd80      	pop	{r7, pc}

080092ae <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80092ae:	b580      	push	{r7, lr}
 80092b0:	b084      	sub	sp, #16
 80092b2:	af00      	add	r7, sp, #0
 80092b4:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80092ba:	2b00      	cmp	r3, #0
 80092bc:	d006      	beq.n	80092cc <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	2238      	movs	r2, #56	@ 0x38
 80092c6:	1ad3      	subs	r3, r2, r3
 80092c8:	60fb      	str	r3, [r7, #12]
 80092ca:	e001      	b.n	80092d0 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80092cc:	2300      	movs	r3, #0
 80092ce:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80092d0:	68fb      	ldr	r3, [r7, #12]
	}
 80092d2:	0018      	movs	r0, r3
 80092d4:	46bd      	mov	sp, r7
 80092d6:	b004      	add	sp, #16
 80092d8:	bd80      	pop	{r7, pc}

080092da <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80092da:	b580      	push	{r7, lr}
 80092dc:	b086      	sub	sp, #24
 80092de:	af00      	add	r7, sp, #0
 80092e0:	60f8      	str	r0, [r7, #12]
 80092e2:	60b9      	str	r1, [r7, #8]
 80092e4:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80092e6:	2300      	movs	r3, #0
 80092e8:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80092ea:	68fb      	ldr	r3, [r7, #12]
 80092ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80092ee:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80092f0:	68fb      	ldr	r3, [r7, #12]
 80092f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	d10e      	bne.n	8009316 <prvCopyDataToQueue+0x3c>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80092f8:	68fb      	ldr	r3, [r7, #12]
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	d14e      	bne.n	800939e <prvCopyDataToQueue+0xc4>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	689b      	ldr	r3, [r3, #8]
 8009304:	0018      	movs	r0, r3
 8009306:	f000 ffc5 	bl	800a294 <xTaskPriorityDisinherit>
 800930a:	0003      	movs	r3, r0
 800930c:	617b      	str	r3, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800930e:	68fb      	ldr	r3, [r7, #12]
 8009310:	2200      	movs	r2, #0
 8009312:	609a      	str	r2, [r3, #8]
 8009314:	e043      	b.n	800939e <prvCopyDataToQueue+0xc4>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	2b00      	cmp	r3, #0
 800931a:	d119      	bne.n	8009350 <prvCopyDataToQueue+0x76>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	6858      	ldr	r0, [r3, #4]
 8009320:	68fb      	ldr	r3, [r7, #12]
 8009322:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009324:	68bb      	ldr	r3, [r7, #8]
 8009326:	0019      	movs	r1, r3
 8009328:	f001 ffbe 	bl	800b2a8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800932c:	68fb      	ldr	r3, [r7, #12]
 800932e:	685a      	ldr	r2, [r3, #4]
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009334:	18d2      	adds	r2, r2, r3
 8009336:	68fb      	ldr	r3, [r7, #12]
 8009338:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800933a:	68fb      	ldr	r3, [r7, #12]
 800933c:	685a      	ldr	r2, [r3, #4]
 800933e:	68fb      	ldr	r3, [r7, #12]
 8009340:	689b      	ldr	r3, [r3, #8]
 8009342:	429a      	cmp	r2, r3
 8009344:	d32b      	bcc.n	800939e <prvCopyDataToQueue+0xc4>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8009346:	68fb      	ldr	r3, [r7, #12]
 8009348:	681a      	ldr	r2, [r3, #0]
 800934a:	68fb      	ldr	r3, [r7, #12]
 800934c:	605a      	str	r2, [r3, #4]
 800934e:	e026      	b.n	800939e <prvCopyDataToQueue+0xc4>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	68d8      	ldr	r0, [r3, #12]
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009358:	68bb      	ldr	r3, [r7, #8]
 800935a:	0019      	movs	r1, r3
 800935c:	f001 ffa4 	bl	800b2a8 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8009360:	68fb      	ldr	r3, [r7, #12]
 8009362:	68da      	ldr	r2, [r3, #12]
 8009364:	68fb      	ldr	r3, [r7, #12]
 8009366:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009368:	425b      	negs	r3, r3
 800936a:	18d2      	adds	r2, r2, r3
 800936c:	68fb      	ldr	r3, [r7, #12]
 800936e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	68da      	ldr	r2, [r3, #12]
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	429a      	cmp	r2, r3
 800937a:	d207      	bcs.n	800938c <prvCopyDataToQueue+0xb2>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800937c:	68fb      	ldr	r3, [r7, #12]
 800937e:	689a      	ldr	r2, [r3, #8]
 8009380:	68fb      	ldr	r3, [r7, #12]
 8009382:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009384:	425b      	negs	r3, r3
 8009386:	18d2      	adds	r2, r2, r3
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	2b02      	cmp	r3, #2
 8009390:	d105      	bne.n	800939e <prvCopyDataToQueue+0xc4>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009392:	693b      	ldr	r3, [r7, #16]
 8009394:	2b00      	cmp	r3, #0
 8009396:	d002      	beq.n	800939e <prvCopyDataToQueue+0xc4>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8009398:	693b      	ldr	r3, [r7, #16]
 800939a:	3b01      	subs	r3, #1
 800939c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800939e:	693b      	ldr	r3, [r7, #16]
 80093a0:	1c5a      	adds	r2, r3, #1
 80093a2:	68fb      	ldr	r3, [r7, #12]
 80093a4:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80093a6:	697b      	ldr	r3, [r7, #20]
}
 80093a8:	0018      	movs	r0, r3
 80093aa:	46bd      	mov	sp, r7
 80093ac:	b006      	add	sp, #24
 80093ae:	bd80      	pop	{r7, pc}

080093b0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80093b0:	b580      	push	{r7, lr}
 80093b2:	b082      	sub	sp, #8
 80093b4:	af00      	add	r7, sp, #0
 80093b6:	6078      	str	r0, [r7, #4]
 80093b8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80093be:	2b00      	cmp	r3, #0
 80093c0:	d018      	beq.n	80093f4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	68da      	ldr	r2, [r3, #12]
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80093ca:	18d2      	adds	r2, r2, r3
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	68da      	ldr	r2, [r3, #12]
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	689b      	ldr	r3, [r3, #8]
 80093d8:	429a      	cmp	r2, r3
 80093da:	d303      	bcc.n	80093e4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	681a      	ldr	r2, [r3, #0]
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	68d9      	ldr	r1, [r3, #12]
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80093ec:	683b      	ldr	r3, [r7, #0]
 80093ee:	0018      	movs	r0, r3
 80093f0:	f001 ff5a 	bl	800b2a8 <memcpy>
	}
}
 80093f4:	46c0      	nop			@ (mov r8, r8)
 80093f6:	46bd      	mov	sp, r7
 80093f8:	b002      	add	sp, #8
 80093fa:	bd80      	pop	{r7, pc}

080093fc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80093fc:	b580      	push	{r7, lr}
 80093fe:	b084      	sub	sp, #16
 8009400:	af00      	add	r7, sp, #0
 8009402:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8009404:	f001 fc34 	bl	800ac70 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8009408:	230f      	movs	r3, #15
 800940a:	18fb      	adds	r3, r7, r3
 800940c:	687a      	ldr	r2, [r7, #4]
 800940e:	2145      	movs	r1, #69	@ 0x45
 8009410:	5c52      	ldrb	r2, [r2, r1]
 8009412:	701a      	strb	r2, [r3, #0]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009414:	e013      	b.n	800943e <prvUnlockQueue+0x42>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800941a:	2b00      	cmp	r3, #0
 800941c:	d016      	beq.n	800944c <prvUnlockQueue+0x50>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	3324      	adds	r3, #36	@ 0x24
 8009422:	0018      	movs	r0, r3
 8009424:	f000 fd16 	bl	8009e54 <xTaskRemoveFromEventList>
 8009428:	1e03      	subs	r3, r0, #0
 800942a:	d001      	beq.n	8009430 <prvUnlockQueue+0x34>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800942c:	f000 fdd6 	bl	8009fdc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8009430:	210f      	movs	r1, #15
 8009432:	187b      	adds	r3, r7, r1
 8009434:	781b      	ldrb	r3, [r3, #0]
 8009436:	3b01      	subs	r3, #1
 8009438:	b2da      	uxtb	r2, r3
 800943a:	187b      	adds	r3, r7, r1
 800943c:	701a      	strb	r2, [r3, #0]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800943e:	230f      	movs	r3, #15
 8009440:	18fb      	adds	r3, r7, r3
 8009442:	781b      	ldrb	r3, [r3, #0]
 8009444:	b25b      	sxtb	r3, r3
 8009446:	2b00      	cmp	r3, #0
 8009448:	dce5      	bgt.n	8009416 <prvUnlockQueue+0x1a>
 800944a:	e000      	b.n	800944e <prvUnlockQueue+0x52>
					break;
 800944c:	46c0      	nop			@ (mov r8, r8)
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	2245      	movs	r2, #69	@ 0x45
 8009452:	21ff      	movs	r1, #255	@ 0xff
 8009454:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 8009456:	f001 fc1d 	bl	800ac94 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800945a:	f001 fc09 	bl	800ac70 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800945e:	230e      	movs	r3, #14
 8009460:	18fb      	adds	r3, r7, r3
 8009462:	687a      	ldr	r2, [r7, #4]
 8009464:	2144      	movs	r1, #68	@ 0x44
 8009466:	5c52      	ldrb	r2, [r2, r1]
 8009468:	701a      	strb	r2, [r3, #0]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800946a:	e013      	b.n	8009494 <prvUnlockQueue+0x98>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	691b      	ldr	r3, [r3, #16]
 8009470:	2b00      	cmp	r3, #0
 8009472:	d016      	beq.n	80094a2 <prvUnlockQueue+0xa6>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	3310      	adds	r3, #16
 8009478:	0018      	movs	r0, r3
 800947a:	f000 fceb 	bl	8009e54 <xTaskRemoveFromEventList>
 800947e:	1e03      	subs	r3, r0, #0
 8009480:	d001      	beq.n	8009486 <prvUnlockQueue+0x8a>
				{
					vTaskMissedYield();
 8009482:	f000 fdab 	bl	8009fdc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8009486:	210e      	movs	r1, #14
 8009488:	187b      	adds	r3, r7, r1
 800948a:	781b      	ldrb	r3, [r3, #0]
 800948c:	3b01      	subs	r3, #1
 800948e:	b2da      	uxtb	r2, r3
 8009490:	187b      	adds	r3, r7, r1
 8009492:	701a      	strb	r2, [r3, #0]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009494:	230e      	movs	r3, #14
 8009496:	18fb      	adds	r3, r7, r3
 8009498:	781b      	ldrb	r3, [r3, #0]
 800949a:	b25b      	sxtb	r3, r3
 800949c:	2b00      	cmp	r3, #0
 800949e:	dce5      	bgt.n	800946c <prvUnlockQueue+0x70>
 80094a0:	e000      	b.n	80094a4 <prvUnlockQueue+0xa8>
			}
			else
			{
				break;
 80094a2:	46c0      	nop			@ (mov r8, r8)
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	2244      	movs	r2, #68	@ 0x44
 80094a8:	21ff      	movs	r1, #255	@ 0xff
 80094aa:	5499      	strb	r1, [r3, r2]
	}
	taskEXIT_CRITICAL();
 80094ac:	f001 fbf2 	bl	800ac94 <vPortExitCritical>
}
 80094b0:	46c0      	nop			@ (mov r8, r8)
 80094b2:	46bd      	mov	sp, r7
 80094b4:	b004      	add	sp, #16
 80094b6:	bd80      	pop	{r7, pc}

080094b8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80094b8:	b580      	push	{r7, lr}
 80094ba:	b084      	sub	sp, #16
 80094bc:	af00      	add	r7, sp, #0
 80094be:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80094c0:	f001 fbd6 	bl	800ac70 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80094c8:	2b00      	cmp	r3, #0
 80094ca:	d102      	bne.n	80094d2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80094cc:	2301      	movs	r3, #1
 80094ce:	60fb      	str	r3, [r7, #12]
 80094d0:	e001      	b.n	80094d6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80094d2:	2300      	movs	r3, #0
 80094d4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80094d6:	f001 fbdd 	bl	800ac94 <vPortExitCritical>

	return xReturn;
 80094da:	68fb      	ldr	r3, [r7, #12]
}
 80094dc:	0018      	movs	r0, r3
 80094de:	46bd      	mov	sp, r7
 80094e0:	b004      	add	sp, #16
 80094e2:	bd80      	pop	{r7, pc}

080094e4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80094e4:	b580      	push	{r7, lr}
 80094e6:	b084      	sub	sp, #16
 80094e8:	af00      	add	r7, sp, #0
 80094ea:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80094ec:	f001 fbc0 	bl	800ac70 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80094f8:	429a      	cmp	r2, r3
 80094fa:	d102      	bne.n	8009502 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80094fc:	2301      	movs	r3, #1
 80094fe:	60fb      	str	r3, [r7, #12]
 8009500:	e001      	b.n	8009506 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8009502:	2300      	movs	r3, #0
 8009504:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009506:	f001 fbc5 	bl	800ac94 <vPortExitCritical>

	return xReturn;
 800950a:	68fb      	ldr	r3, [r7, #12]
}
 800950c:	0018      	movs	r0, r3
 800950e:	46bd      	mov	sp, r7
 8009510:	b004      	add	sp, #16
 8009512:	bd80      	pop	{r7, pc}

08009514 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8009514:	b580      	push	{r7, lr}
 8009516:	b084      	sub	sp, #16
 8009518:	af00      	add	r7, sp, #0
 800951a:	6078      	str	r0, [r7, #4]
 800951c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800951e:	2300      	movs	r3, #0
 8009520:	60fb      	str	r3, [r7, #12]
 8009522:	e015      	b.n	8009550 <vQueueAddToRegistry+0x3c>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8009524:	4b0e      	ldr	r3, [pc, #56]	@ (8009560 <vQueueAddToRegistry+0x4c>)
 8009526:	68fa      	ldr	r2, [r7, #12]
 8009528:	00d2      	lsls	r2, r2, #3
 800952a:	58d3      	ldr	r3, [r2, r3]
 800952c:	2b00      	cmp	r3, #0
 800952e:	d10c      	bne.n	800954a <vQueueAddToRegistry+0x36>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8009530:	4b0b      	ldr	r3, [pc, #44]	@ (8009560 <vQueueAddToRegistry+0x4c>)
 8009532:	68fa      	ldr	r2, [r7, #12]
 8009534:	00d2      	lsls	r2, r2, #3
 8009536:	6839      	ldr	r1, [r7, #0]
 8009538:	50d1      	str	r1, [r2, r3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800953a:	4a09      	ldr	r2, [pc, #36]	@ (8009560 <vQueueAddToRegistry+0x4c>)
 800953c:	68fb      	ldr	r3, [r7, #12]
 800953e:	00db      	lsls	r3, r3, #3
 8009540:	18d3      	adds	r3, r2, r3
 8009542:	3304      	adds	r3, #4
 8009544:	687a      	ldr	r2, [r7, #4]
 8009546:	601a      	str	r2, [r3, #0]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8009548:	e006      	b.n	8009558 <vQueueAddToRegistry+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800954a:	68fb      	ldr	r3, [r7, #12]
 800954c:	3301      	adds	r3, #1
 800954e:	60fb      	str	r3, [r7, #12]
 8009550:	68fb      	ldr	r3, [r7, #12]
 8009552:	2b07      	cmp	r3, #7
 8009554:	d9e6      	bls.n	8009524 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8009556:	46c0      	nop			@ (mov r8, r8)
 8009558:	46c0      	nop			@ (mov r8, r8)
 800955a:	46bd      	mov	sp, r7
 800955c:	b004      	add	sp, #16
 800955e:	bd80      	pop	{r7, pc}
 8009560:	20000bf4 	.word	0x20000bf4

08009564 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8009564:	b580      	push	{r7, lr}
 8009566:	b084      	sub	sp, #16
 8009568:	af00      	add	r7, sp, #0
 800956a:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800956c:	2300      	movs	r3, #0
 800956e:	60fb      	str	r3, [r7, #12]
 8009570:	e018      	b.n	80095a4 <vQueueUnregisterQueue+0x40>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8009572:	4a10      	ldr	r2, [pc, #64]	@ (80095b4 <vQueueUnregisterQueue+0x50>)
 8009574:	68fb      	ldr	r3, [r7, #12]
 8009576:	00db      	lsls	r3, r3, #3
 8009578:	18d3      	adds	r3, r2, r3
 800957a:	3304      	adds	r3, #4
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	687a      	ldr	r2, [r7, #4]
 8009580:	429a      	cmp	r2, r3
 8009582:	d10c      	bne.n	800959e <vQueueUnregisterQueue+0x3a>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8009584:	4b0b      	ldr	r3, [pc, #44]	@ (80095b4 <vQueueUnregisterQueue+0x50>)
 8009586:	68fa      	ldr	r2, [r7, #12]
 8009588:	00d2      	lsls	r2, r2, #3
 800958a:	2100      	movs	r1, #0
 800958c:	50d1      	str	r1, [r2, r3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800958e:	4a09      	ldr	r2, [pc, #36]	@ (80095b4 <vQueueUnregisterQueue+0x50>)
 8009590:	68fb      	ldr	r3, [r7, #12]
 8009592:	00db      	lsls	r3, r3, #3
 8009594:	18d3      	adds	r3, r2, r3
 8009596:	3304      	adds	r3, #4
 8009598:	2200      	movs	r2, #0
 800959a:	601a      	str	r2, [r3, #0]
				break;
 800959c:	e006      	b.n	80095ac <vQueueUnregisterQueue+0x48>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800959e:	68fb      	ldr	r3, [r7, #12]
 80095a0:	3301      	adds	r3, #1
 80095a2:	60fb      	str	r3, [r7, #12]
 80095a4:	68fb      	ldr	r3, [r7, #12]
 80095a6:	2b07      	cmp	r3, #7
 80095a8:	d9e3      	bls.n	8009572 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 80095aa:	46c0      	nop			@ (mov r8, r8)
 80095ac:	46c0      	nop			@ (mov r8, r8)
 80095ae:	46bd      	mov	sp, r7
 80095b0:	b004      	add	sp, #16
 80095b2:	bd80      	pop	{r7, pc}
 80095b4:	20000bf4 	.word	0x20000bf4

080095b8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80095b8:	b580      	push	{r7, lr}
 80095ba:	b086      	sub	sp, #24
 80095bc:	af00      	add	r7, sp, #0
 80095be:	60f8      	str	r0, [r7, #12]
 80095c0:	60b9      	str	r1, [r7, #8]
 80095c2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80095c4:	68fb      	ldr	r3, [r7, #12]
 80095c6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80095c8:	f001 fb52 	bl	800ac70 <vPortEnterCritical>
 80095cc:	697b      	ldr	r3, [r7, #20]
 80095ce:	2244      	movs	r2, #68	@ 0x44
 80095d0:	5c9b      	ldrb	r3, [r3, r2]
 80095d2:	b25b      	sxtb	r3, r3
 80095d4:	3301      	adds	r3, #1
 80095d6:	d103      	bne.n	80095e0 <vQueueWaitForMessageRestricted+0x28>
 80095d8:	697b      	ldr	r3, [r7, #20]
 80095da:	2244      	movs	r2, #68	@ 0x44
 80095dc:	2100      	movs	r1, #0
 80095de:	5499      	strb	r1, [r3, r2]
 80095e0:	697b      	ldr	r3, [r7, #20]
 80095e2:	2245      	movs	r2, #69	@ 0x45
 80095e4:	5c9b      	ldrb	r3, [r3, r2]
 80095e6:	b25b      	sxtb	r3, r3
 80095e8:	3301      	adds	r3, #1
 80095ea:	d103      	bne.n	80095f4 <vQueueWaitForMessageRestricted+0x3c>
 80095ec:	697b      	ldr	r3, [r7, #20]
 80095ee:	2245      	movs	r2, #69	@ 0x45
 80095f0:	2100      	movs	r1, #0
 80095f2:	5499      	strb	r1, [r3, r2]
 80095f4:	f001 fb4e 	bl	800ac94 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80095f8:	697b      	ldr	r3, [r7, #20]
 80095fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	d106      	bne.n	800960e <vQueueWaitForMessageRestricted+0x56>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8009600:	697b      	ldr	r3, [r7, #20]
 8009602:	3324      	adds	r3, #36	@ 0x24
 8009604:	687a      	ldr	r2, [r7, #4]
 8009606:	68b9      	ldr	r1, [r7, #8]
 8009608:	0018      	movs	r0, r3
 800960a:	f000 fbfb 	bl	8009e04 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800960e:	697b      	ldr	r3, [r7, #20]
 8009610:	0018      	movs	r0, r3
 8009612:	f7ff fef3 	bl	80093fc <prvUnlockQueue>
	}
 8009616:	46c0      	nop			@ (mov r8, r8)
 8009618:	46bd      	mov	sp, r7
 800961a:	b006      	add	sp, #24
 800961c:	bd80      	pop	{r7, pc}

0800961e <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800961e:	b590      	push	{r4, r7, lr}
 8009620:	b08d      	sub	sp, #52	@ 0x34
 8009622:	af04      	add	r7, sp, #16
 8009624:	60f8      	str	r0, [r7, #12]
 8009626:	60b9      	str	r1, [r7, #8]
 8009628:	607a      	str	r2, [r7, #4]
 800962a:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800962c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800962e:	2b00      	cmp	r3, #0
 8009630:	d102      	bne.n	8009638 <xTaskCreateStatic+0x1a>
 8009632:	b672      	cpsid	i
 8009634:	46c0      	nop			@ (mov r8, r8)
 8009636:	e7fd      	b.n	8009634 <xTaskCreateStatic+0x16>
		configASSERT( pxTaskBuffer != NULL );
 8009638:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800963a:	2b00      	cmp	r3, #0
 800963c:	d102      	bne.n	8009644 <xTaskCreateStatic+0x26>
 800963e:	b672      	cpsid	i
 8009640:	46c0      	nop			@ (mov r8, r8)
 8009642:	e7fd      	b.n	8009640 <xTaskCreateStatic+0x22>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8009644:	23a8      	movs	r3, #168	@ 0xa8
 8009646:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 8009648:	697b      	ldr	r3, [r7, #20]
 800964a:	2ba8      	cmp	r3, #168	@ 0xa8
 800964c:	d002      	beq.n	8009654 <xTaskCreateStatic+0x36>
 800964e:	b672      	cpsid	i
 8009650:	46c0      	nop			@ (mov r8, r8)
 8009652:	e7fd      	b.n	8009650 <xTaskCreateStatic+0x32>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8009654:	697b      	ldr	r3, [r7, #20]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8009656:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009658:	2b00      	cmp	r3, #0
 800965a:	d020      	beq.n	800969e <xTaskCreateStatic+0x80>
 800965c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800965e:	2b00      	cmp	r3, #0
 8009660:	d01d      	beq.n	800969e <xTaskCreateStatic+0x80>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009662:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009664:	61fb      	str	r3, [r7, #28]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8009666:	69fb      	ldr	r3, [r7, #28]
 8009668:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800966a:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800966c:	69fb      	ldr	r3, [r7, #28]
 800966e:	22a5      	movs	r2, #165	@ 0xa5
 8009670:	2102      	movs	r1, #2
 8009672:	5499      	strb	r1, [r3, r2]
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8009674:	683c      	ldr	r4, [r7, #0]
 8009676:	687a      	ldr	r2, [r7, #4]
 8009678:	68b9      	ldr	r1, [r7, #8]
 800967a:	68f8      	ldr	r0, [r7, #12]
 800967c:	2300      	movs	r3, #0
 800967e:	9303      	str	r3, [sp, #12]
 8009680:	69fb      	ldr	r3, [r7, #28]
 8009682:	9302      	str	r3, [sp, #8]
 8009684:	2318      	movs	r3, #24
 8009686:	18fb      	adds	r3, r7, r3
 8009688:	9301      	str	r3, [sp, #4]
 800968a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800968c:	9300      	str	r3, [sp, #0]
 800968e:	0023      	movs	r3, r4
 8009690:	f000 f858 	bl	8009744 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009694:	69fb      	ldr	r3, [r7, #28]
 8009696:	0018      	movs	r0, r3
 8009698:	f000 f8f6 	bl	8009888 <prvAddNewTaskToReadyList>
 800969c:	e001      	b.n	80096a2 <xTaskCreateStatic+0x84>
		}
		else
		{
			xReturn = NULL;
 800969e:	2300      	movs	r3, #0
 80096a0:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80096a2:	69bb      	ldr	r3, [r7, #24]
	}
 80096a4:	0018      	movs	r0, r3
 80096a6:	46bd      	mov	sp, r7
 80096a8:	b009      	add	sp, #36	@ 0x24
 80096aa:	bd90      	pop	{r4, r7, pc}

080096ac <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80096ac:	b590      	push	{r4, r7, lr}
 80096ae:	b08d      	sub	sp, #52	@ 0x34
 80096b0:	af04      	add	r7, sp, #16
 80096b2:	60f8      	str	r0, [r7, #12]
 80096b4:	60b9      	str	r1, [r7, #8]
 80096b6:	603b      	str	r3, [r7, #0]
 80096b8:	1dbb      	adds	r3, r7, #6
 80096ba:	801a      	strh	r2, [r3, #0]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80096bc:	1dbb      	adds	r3, r7, #6
 80096be:	881b      	ldrh	r3, [r3, #0]
 80096c0:	009b      	lsls	r3, r3, #2
 80096c2:	0018      	movs	r0, r3
 80096c4:	f001 fb6c 	bl	800ada0 <pvPortMalloc>
 80096c8:	0003      	movs	r3, r0
 80096ca:	617b      	str	r3, [r7, #20]

			if( pxStack != NULL )
 80096cc:	697b      	ldr	r3, [r7, #20]
 80096ce:	2b00      	cmp	r3, #0
 80096d0:	d010      	beq.n	80096f4 <xTaskCreate+0x48>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80096d2:	20a8      	movs	r0, #168	@ 0xa8
 80096d4:	f001 fb64 	bl	800ada0 <pvPortMalloc>
 80096d8:	0003      	movs	r3, r0
 80096da:	61fb      	str	r3, [r7, #28]

				if( pxNewTCB != NULL )
 80096dc:	69fb      	ldr	r3, [r7, #28]
 80096de:	2b00      	cmp	r3, #0
 80096e0:	d003      	beq.n	80096ea <xTaskCreate+0x3e>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80096e2:	69fb      	ldr	r3, [r7, #28]
 80096e4:	697a      	ldr	r2, [r7, #20]
 80096e6:	631a      	str	r2, [r3, #48]	@ 0x30
 80096e8:	e006      	b.n	80096f8 <xTaskCreate+0x4c>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80096ea:	697b      	ldr	r3, [r7, #20]
 80096ec:	0018      	movs	r0, r3
 80096ee:	f001 fc07 	bl	800af00 <vPortFree>
 80096f2:	e001      	b.n	80096f8 <xTaskCreate+0x4c>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80096f4:	2300      	movs	r3, #0
 80096f6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80096f8:	69fb      	ldr	r3, [r7, #28]
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	d01a      	beq.n	8009734 <xTaskCreate+0x88>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80096fe:	69fb      	ldr	r3, [r7, #28]
 8009700:	22a5      	movs	r2, #165	@ 0xa5
 8009702:	2100      	movs	r1, #0
 8009704:	5499      	strb	r1, [r3, r2]
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009706:	1dbb      	adds	r3, r7, #6
 8009708:	881a      	ldrh	r2, [r3, #0]
 800970a:	683c      	ldr	r4, [r7, #0]
 800970c:	68b9      	ldr	r1, [r7, #8]
 800970e:	68f8      	ldr	r0, [r7, #12]
 8009710:	2300      	movs	r3, #0
 8009712:	9303      	str	r3, [sp, #12]
 8009714:	69fb      	ldr	r3, [r7, #28]
 8009716:	9302      	str	r3, [sp, #8]
 8009718:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800971a:	9301      	str	r3, [sp, #4]
 800971c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800971e:	9300      	str	r3, [sp, #0]
 8009720:	0023      	movs	r3, r4
 8009722:	f000 f80f 	bl	8009744 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009726:	69fb      	ldr	r3, [r7, #28]
 8009728:	0018      	movs	r0, r3
 800972a:	f000 f8ad 	bl	8009888 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800972e:	2301      	movs	r3, #1
 8009730:	61bb      	str	r3, [r7, #24]
 8009732:	e002      	b.n	800973a <xTaskCreate+0x8e>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009734:	2301      	movs	r3, #1
 8009736:	425b      	negs	r3, r3
 8009738:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800973a:	69bb      	ldr	r3, [r7, #24]
	}
 800973c:	0018      	movs	r0, r3
 800973e:	46bd      	mov	sp, r7
 8009740:	b009      	add	sp, #36	@ 0x24
 8009742:	bd90      	pop	{r4, r7, pc}

08009744 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8009744:	b580      	push	{r7, lr}
 8009746:	b086      	sub	sp, #24
 8009748:	af00      	add	r7, sp, #0
 800974a:	60f8      	str	r0, [r7, #12]
 800974c:	60b9      	str	r1, [r7, #8]
 800974e:	607a      	str	r2, [r7, #4]
 8009750:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8009752:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009754:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	009b      	lsls	r3, r3, #2
 800975a:	001a      	movs	r2, r3
 800975c:	21a5      	movs	r1, #165	@ 0xa5
 800975e:	f001 fd0f 	bl	800b180 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8009762:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009764:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	4943      	ldr	r1, [pc, #268]	@ (8009878 <prvInitialiseNewTask+0x134>)
 800976a:	468c      	mov	ip, r1
 800976c:	4463      	add	r3, ip
 800976e:	009b      	lsls	r3, r3, #2
 8009770:	18d3      	adds	r3, r2, r3
 8009772:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8009774:	693b      	ldr	r3, [r7, #16]
 8009776:	2207      	movs	r2, #7
 8009778:	4393      	bics	r3, r2
 800977a:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800977c:	693b      	ldr	r3, [r7, #16]
 800977e:	2207      	movs	r2, #7
 8009780:	4013      	ands	r3, r2
 8009782:	d002      	beq.n	800978a <prvInitialiseNewTask+0x46>
 8009784:	b672      	cpsid	i
 8009786:	46c0      	nop			@ (mov r8, r8)
 8009788:	e7fd      	b.n	8009786 <prvInitialiseNewTask+0x42>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800978a:	68bb      	ldr	r3, [r7, #8]
 800978c:	2b00      	cmp	r3, #0
 800978e:	d020      	beq.n	80097d2 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009790:	2300      	movs	r3, #0
 8009792:	617b      	str	r3, [r7, #20]
 8009794:	e013      	b.n	80097be <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009796:	68ba      	ldr	r2, [r7, #8]
 8009798:	697b      	ldr	r3, [r7, #20]
 800979a:	18d3      	adds	r3, r2, r3
 800979c:	7818      	ldrb	r0, [r3, #0]
 800979e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80097a0:	2134      	movs	r1, #52	@ 0x34
 80097a2:	697b      	ldr	r3, [r7, #20]
 80097a4:	18d3      	adds	r3, r2, r3
 80097a6:	185b      	adds	r3, r3, r1
 80097a8:	1c02      	adds	r2, r0, #0
 80097aa:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80097ac:	68ba      	ldr	r2, [r7, #8]
 80097ae:	697b      	ldr	r3, [r7, #20]
 80097b0:	18d3      	adds	r3, r2, r3
 80097b2:	781b      	ldrb	r3, [r3, #0]
 80097b4:	2b00      	cmp	r3, #0
 80097b6:	d006      	beq.n	80097c6 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80097b8:	697b      	ldr	r3, [r7, #20]
 80097ba:	3301      	adds	r3, #1
 80097bc:	617b      	str	r3, [r7, #20]
 80097be:	697b      	ldr	r3, [r7, #20]
 80097c0:	2b0f      	cmp	r3, #15
 80097c2:	d9e8      	bls.n	8009796 <prvInitialiseNewTask+0x52>
 80097c4:	e000      	b.n	80097c8 <prvInitialiseNewTask+0x84>
			{
				break;
 80097c6:	46c0      	nop			@ (mov r8, r8)
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80097c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097ca:	2243      	movs	r2, #67	@ 0x43
 80097cc:	2100      	movs	r1, #0
 80097ce:	5499      	strb	r1, [r3, r2]
 80097d0:	e003      	b.n	80097da <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80097d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097d4:	2234      	movs	r2, #52	@ 0x34
 80097d6:	2100      	movs	r1, #0
 80097d8:	5499      	strb	r1, [r3, r2]
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80097da:	6a3b      	ldr	r3, [r7, #32]
 80097dc:	2b37      	cmp	r3, #55	@ 0x37
 80097de:	d901      	bls.n	80097e4 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80097e0:	2337      	movs	r3, #55	@ 0x37
 80097e2:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80097e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097e6:	6a3a      	ldr	r2, [r7, #32]
 80097e8:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80097ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097ec:	6a3a      	ldr	r2, [r7, #32]
 80097ee:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80097f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097f2:	2200      	movs	r2, #0
 80097f4:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80097f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097f8:	3304      	adds	r3, #4
 80097fa:	0018      	movs	r0, r3
 80097fc:	f7fe ffc0 	bl	8008780 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009800:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009802:	3318      	adds	r3, #24
 8009804:	0018      	movs	r0, r3
 8009806:	f7fe ffbb 	bl	8008780 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800980a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800980c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800980e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009810:	6a3b      	ldr	r3, [r7, #32]
 8009812:	2238      	movs	r2, #56	@ 0x38
 8009814:	1ad2      	subs	r2, r2, r3
 8009816:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009818:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800981a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800981c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800981e:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8009820:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009822:	22a0      	movs	r2, #160	@ 0xa0
 8009824:	2100      	movs	r1, #0
 8009826:	5099      	str	r1, [r3, r2]
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009828:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800982a:	22a4      	movs	r2, #164	@ 0xa4
 800982c:	2100      	movs	r1, #0
 800982e:	5499      	strb	r1, [r3, r2]
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8009830:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009832:	3354      	adds	r3, #84	@ 0x54
 8009834:	224c      	movs	r2, #76	@ 0x4c
 8009836:	2100      	movs	r1, #0
 8009838:	0018      	movs	r0, r3
 800983a:	f001 fca1 	bl	800b180 <memset>
 800983e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009840:	4a0e      	ldr	r2, [pc, #56]	@ (800987c <prvInitialiseNewTask+0x138>)
 8009842:	659a      	str	r2, [r3, #88]	@ 0x58
 8009844:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009846:	4a0e      	ldr	r2, [pc, #56]	@ (8009880 <prvInitialiseNewTask+0x13c>)
 8009848:	65da      	str	r2, [r3, #92]	@ 0x5c
 800984a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800984c:	4a0d      	ldr	r2, [pc, #52]	@ (8009884 <prvInitialiseNewTask+0x140>)
 800984e:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009850:	683a      	ldr	r2, [r7, #0]
 8009852:	68f9      	ldr	r1, [r7, #12]
 8009854:	693b      	ldr	r3, [r7, #16]
 8009856:	0018      	movs	r0, r3
 8009858:	f001 f970 	bl	800ab3c <pxPortInitialiseStack>
 800985c:	0002      	movs	r2, r0
 800985e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009860:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8009862:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009864:	2b00      	cmp	r3, #0
 8009866:	d002      	beq.n	800986e <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009868:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800986a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800986c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800986e:	46c0      	nop			@ (mov r8, r8)
 8009870:	46bd      	mov	sp, r7
 8009872:	b006      	add	sp, #24
 8009874:	bd80      	pop	{r7, pc}
 8009876:	46c0      	nop			@ (mov r8, r8)
 8009878:	3fffffff 	.word	0x3fffffff
 800987c:	20001e80 	.word	0x20001e80
 8009880:	20001ee8 	.word	0x20001ee8
 8009884:	20001f50 	.word	0x20001f50

08009888 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009888:	b580      	push	{r7, lr}
 800988a:	b082      	sub	sp, #8
 800988c:	af00      	add	r7, sp, #0
 800988e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009890:	f001 f9ee 	bl	800ac70 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009894:	4b2a      	ldr	r3, [pc, #168]	@ (8009940 <prvAddNewTaskToReadyList+0xb8>)
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	1c5a      	adds	r2, r3, #1
 800989a:	4b29      	ldr	r3, [pc, #164]	@ (8009940 <prvAddNewTaskToReadyList+0xb8>)
 800989c:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
 800989e:	4b29      	ldr	r3, [pc, #164]	@ (8009944 <prvAddNewTaskToReadyList+0xbc>)
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	2b00      	cmp	r3, #0
 80098a4:	d109      	bne.n	80098ba <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80098a6:	4b27      	ldr	r3, [pc, #156]	@ (8009944 <prvAddNewTaskToReadyList+0xbc>)
 80098a8:	687a      	ldr	r2, [r7, #4]
 80098aa:	601a      	str	r2, [r3, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80098ac:	4b24      	ldr	r3, [pc, #144]	@ (8009940 <prvAddNewTaskToReadyList+0xb8>)
 80098ae:	681b      	ldr	r3, [r3, #0]
 80098b0:	2b01      	cmp	r3, #1
 80098b2:	d110      	bne.n	80098d6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80098b4:	f000 fbac 	bl	800a010 <prvInitialiseTaskLists>
 80098b8:	e00d      	b.n	80098d6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80098ba:	4b23      	ldr	r3, [pc, #140]	@ (8009948 <prvAddNewTaskToReadyList+0xc0>)
 80098bc:	681b      	ldr	r3, [r3, #0]
 80098be:	2b00      	cmp	r3, #0
 80098c0:	d109      	bne.n	80098d6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80098c2:	4b20      	ldr	r3, [pc, #128]	@ (8009944 <prvAddNewTaskToReadyList+0xbc>)
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80098cc:	429a      	cmp	r2, r3
 80098ce:	d802      	bhi.n	80098d6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80098d0:	4b1c      	ldr	r3, [pc, #112]	@ (8009944 <prvAddNewTaskToReadyList+0xbc>)
 80098d2:	687a      	ldr	r2, [r7, #4]
 80098d4:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80098d6:	4b1d      	ldr	r3, [pc, #116]	@ (800994c <prvAddNewTaskToReadyList+0xc4>)
 80098d8:	681b      	ldr	r3, [r3, #0]
 80098da:	1c5a      	adds	r2, r3, #1
 80098dc:	4b1b      	ldr	r3, [pc, #108]	@ (800994c <prvAddNewTaskToReadyList+0xc4>)
 80098de:	601a      	str	r2, [r3, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80098e0:	4b1a      	ldr	r3, [pc, #104]	@ (800994c <prvAddNewTaskToReadyList+0xc4>)
 80098e2:	681a      	ldr	r2, [r3, #0]
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80098ec:	4b18      	ldr	r3, [pc, #96]	@ (8009950 <prvAddNewTaskToReadyList+0xc8>)
 80098ee:	681b      	ldr	r3, [r3, #0]
 80098f0:	429a      	cmp	r2, r3
 80098f2:	d903      	bls.n	80098fc <prvAddNewTaskToReadyList+0x74>
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80098f8:	4b15      	ldr	r3, [pc, #84]	@ (8009950 <prvAddNewTaskToReadyList+0xc8>)
 80098fa:	601a      	str	r2, [r3, #0]
 80098fc:	687b      	ldr	r3, [r7, #4]
 80098fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009900:	0013      	movs	r3, r2
 8009902:	009b      	lsls	r3, r3, #2
 8009904:	189b      	adds	r3, r3, r2
 8009906:	009b      	lsls	r3, r3, #2
 8009908:	4a12      	ldr	r2, [pc, #72]	@ (8009954 <prvAddNewTaskToReadyList+0xcc>)
 800990a:	189a      	adds	r2, r3, r2
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	3304      	adds	r3, #4
 8009910:	0019      	movs	r1, r3
 8009912:	0010      	movs	r0, r2
 8009914:	f7fe ff3f 	bl	8008796 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8009918:	f001 f9bc 	bl	800ac94 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800991c:	4b0a      	ldr	r3, [pc, #40]	@ (8009948 <prvAddNewTaskToReadyList+0xc0>)
 800991e:	681b      	ldr	r3, [r3, #0]
 8009920:	2b00      	cmp	r3, #0
 8009922:	d008      	beq.n	8009936 <prvAddNewTaskToReadyList+0xae>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009924:	4b07      	ldr	r3, [pc, #28]	@ (8009944 <prvAddNewTaskToReadyList+0xbc>)
 8009926:	681b      	ldr	r3, [r3, #0]
 8009928:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800992e:	429a      	cmp	r2, r3
 8009930:	d201      	bcs.n	8009936 <prvAddNewTaskToReadyList+0xae>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8009932:	f001 f98d 	bl	800ac50 <vPortYield>
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009936:	46c0      	nop			@ (mov r8, r8)
 8009938:	46bd      	mov	sp, r7
 800993a:	b002      	add	sp, #8
 800993c:	bd80      	pop	{r7, pc}
 800993e:	46c0      	nop			@ (mov r8, r8)
 8009940:	20001108 	.word	0x20001108
 8009944:	20000c34 	.word	0x20000c34
 8009948:	20001114 	.word	0x20001114
 800994c:	20001124 	.word	0x20001124
 8009950:	20001110 	.word	0x20001110
 8009954:	20000c38 	.word	0x20000c38

08009958 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009958:	b580      	push	{r7, lr}
 800995a:	b084      	sub	sp, #16
 800995c:	af00      	add	r7, sp, #0
 800995e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009960:	2300      	movs	r3, #0
 8009962:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	2b00      	cmp	r3, #0
 8009968:	d011      	beq.n	800998e <vTaskDelay+0x36>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800996a:	4b0d      	ldr	r3, [pc, #52]	@ (80099a0 <vTaskDelay+0x48>)
 800996c:	681b      	ldr	r3, [r3, #0]
 800996e:	2b00      	cmp	r3, #0
 8009970:	d002      	beq.n	8009978 <vTaskDelay+0x20>
 8009972:	b672      	cpsid	i
 8009974:	46c0      	nop			@ (mov r8, r8)
 8009976:	e7fd      	b.n	8009974 <vTaskDelay+0x1c>
			vTaskSuspendAll();
 8009978:	f000 f874 	bl	8009a64 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	2100      	movs	r1, #0
 8009980:	0018      	movs	r0, r3
 8009982:	f000 fd69 	bl	800a458 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009986:	f000 f879 	bl	8009a7c <xTaskResumeAll>
 800998a:	0003      	movs	r3, r0
 800998c:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800998e:	68fb      	ldr	r3, [r7, #12]
 8009990:	2b00      	cmp	r3, #0
 8009992:	d101      	bne.n	8009998 <vTaskDelay+0x40>
		{
			portYIELD_WITHIN_API();
 8009994:	f001 f95c 	bl	800ac50 <vPortYield>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009998:	46c0      	nop			@ (mov r8, r8)
 800999a:	46bd      	mov	sp, r7
 800999c:	b004      	add	sp, #16
 800999e:	bd80      	pop	{r7, pc}
 80099a0:	20001130 	.word	0x20001130

080099a4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80099a4:	b590      	push	{r4, r7, lr}
 80099a6:	b089      	sub	sp, #36	@ 0x24
 80099a8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80099aa:	2300      	movs	r3, #0
 80099ac:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80099ae:	2300      	movs	r3, #0
 80099b0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80099b2:	003a      	movs	r2, r7
 80099b4:	1d39      	adds	r1, r7, #4
 80099b6:	2308      	movs	r3, #8
 80099b8:	18fb      	adds	r3, r7, r3
 80099ba:	0018      	movs	r0, r3
 80099bc:	f7fe fe92 	bl	80086e4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80099c0:	683c      	ldr	r4, [r7, #0]
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	68ba      	ldr	r2, [r7, #8]
 80099c6:	491f      	ldr	r1, [pc, #124]	@ (8009a44 <vTaskStartScheduler+0xa0>)
 80099c8:	481f      	ldr	r0, [pc, #124]	@ (8009a48 <vTaskStartScheduler+0xa4>)
 80099ca:	9202      	str	r2, [sp, #8]
 80099cc:	9301      	str	r3, [sp, #4]
 80099ce:	2300      	movs	r3, #0
 80099d0:	9300      	str	r3, [sp, #0]
 80099d2:	2300      	movs	r3, #0
 80099d4:	0022      	movs	r2, r4
 80099d6:	f7ff fe22 	bl	800961e <xTaskCreateStatic>
 80099da:	0002      	movs	r2, r0
 80099dc:	4b1b      	ldr	r3, [pc, #108]	@ (8009a4c <vTaskStartScheduler+0xa8>)
 80099de:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80099e0:	4b1a      	ldr	r3, [pc, #104]	@ (8009a4c <vTaskStartScheduler+0xa8>)
 80099e2:	681b      	ldr	r3, [r3, #0]
 80099e4:	2b00      	cmp	r3, #0
 80099e6:	d002      	beq.n	80099ee <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80099e8:	2301      	movs	r3, #1
 80099ea:	60fb      	str	r3, [r7, #12]
 80099ec:	e001      	b.n	80099f2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80099ee:	2300      	movs	r3, #0
 80099f0:	60fb      	str	r3, [r7, #12]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80099f2:	68fb      	ldr	r3, [r7, #12]
 80099f4:	2b01      	cmp	r3, #1
 80099f6:	d103      	bne.n	8009a00 <vTaskStartScheduler+0x5c>
		{
			xReturn = xTimerCreateTimerTask();
 80099f8:	f000 fd82 	bl	800a500 <xTimerCreateTimerTask>
 80099fc:	0003      	movs	r3, r0
 80099fe:	60fb      	str	r3, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8009a00:	68fb      	ldr	r3, [r7, #12]
 8009a02:	2b01      	cmp	r3, #1
 8009a04:	d113      	bne.n	8009a2e <vTaskStartScheduler+0x8a>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
 8009a06:	b672      	cpsid	i
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009a08:	4b11      	ldr	r3, [pc, #68]	@ (8009a50 <vTaskStartScheduler+0xac>)
 8009a0a:	681b      	ldr	r3, [r3, #0]
 8009a0c:	3354      	adds	r3, #84	@ 0x54
 8009a0e:	001a      	movs	r2, r3
 8009a10:	4b10      	ldr	r3, [pc, #64]	@ (8009a54 <vTaskStartScheduler+0xb0>)
 8009a12:	601a      	str	r2, [r3, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8009a14:	4b10      	ldr	r3, [pc, #64]	@ (8009a58 <vTaskStartScheduler+0xb4>)
 8009a16:	2201      	movs	r2, #1
 8009a18:	4252      	negs	r2, r2
 8009a1a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8009a1c:	4b0f      	ldr	r3, [pc, #60]	@ (8009a5c <vTaskStartScheduler+0xb8>)
 8009a1e:	2201      	movs	r2, #1
 8009a20:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009a22:	4b0f      	ldr	r3, [pc, #60]	@ (8009a60 <vTaskStartScheduler+0xbc>)
 8009a24:	2200      	movs	r2, #0
 8009a26:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8009a28:	f001 f8ee 	bl	800ac08 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8009a2c:	e005      	b.n	8009a3a <vTaskStartScheduler+0x96>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009a2e:	68fb      	ldr	r3, [r7, #12]
 8009a30:	3301      	adds	r3, #1
 8009a32:	d102      	bne.n	8009a3a <vTaskStartScheduler+0x96>
 8009a34:	b672      	cpsid	i
 8009a36:	46c0      	nop			@ (mov r8, r8)
 8009a38:	e7fd      	b.n	8009a36 <vTaskStartScheduler+0x92>
}
 8009a3a:	46c0      	nop			@ (mov r8, r8)
 8009a3c:	46bd      	mov	sp, r7
 8009a3e:	b005      	add	sp, #20
 8009a40:	bd90      	pop	{r4, r7, pc}
 8009a42:	46c0      	nop			@ (mov r8, r8)
 8009a44:	0800bd84 	.word	0x0800bd84
 8009a48:	08009ff1 	.word	0x08009ff1
 8009a4c:	2000112c 	.word	0x2000112c
 8009a50:	20000c34 	.word	0x20000c34
 8009a54:	200000ec 	.word	0x200000ec
 8009a58:	20001128 	.word	0x20001128
 8009a5c:	20001114 	.word	0x20001114
 8009a60:	2000110c 	.word	0x2000110c

08009a64 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009a64:	b580      	push	{r7, lr}
 8009a66:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8009a68:	4b03      	ldr	r3, [pc, #12]	@ (8009a78 <vTaskSuspendAll+0x14>)
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	1c5a      	adds	r2, r3, #1
 8009a6e:	4b02      	ldr	r3, [pc, #8]	@ (8009a78 <vTaskSuspendAll+0x14>)
 8009a70:	601a      	str	r2, [r3, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8009a72:	46c0      	nop			@ (mov r8, r8)
 8009a74:	46bd      	mov	sp, r7
 8009a76:	bd80      	pop	{r7, pc}
 8009a78:	20001130 	.word	0x20001130

08009a7c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009a7c:	b580      	push	{r7, lr}
 8009a7e:	b084      	sub	sp, #16
 8009a80:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8009a82:	2300      	movs	r3, #0
 8009a84:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8009a86:	2300      	movs	r3, #0
 8009a88:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8009a8a:	4b3a      	ldr	r3, [pc, #232]	@ (8009b74 <xTaskResumeAll+0xf8>)
 8009a8c:	681b      	ldr	r3, [r3, #0]
 8009a8e:	2b00      	cmp	r3, #0
 8009a90:	d102      	bne.n	8009a98 <xTaskResumeAll+0x1c>
 8009a92:	b672      	cpsid	i
 8009a94:	46c0      	nop			@ (mov r8, r8)
 8009a96:	e7fd      	b.n	8009a94 <xTaskResumeAll+0x18>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8009a98:	f001 f8ea 	bl	800ac70 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8009a9c:	4b35      	ldr	r3, [pc, #212]	@ (8009b74 <xTaskResumeAll+0xf8>)
 8009a9e:	681b      	ldr	r3, [r3, #0]
 8009aa0:	1e5a      	subs	r2, r3, #1
 8009aa2:	4b34      	ldr	r3, [pc, #208]	@ (8009b74 <xTaskResumeAll+0xf8>)
 8009aa4:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009aa6:	4b33      	ldr	r3, [pc, #204]	@ (8009b74 <xTaskResumeAll+0xf8>)
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	d15b      	bne.n	8009b66 <xTaskResumeAll+0xea>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009aae:	4b32      	ldr	r3, [pc, #200]	@ (8009b78 <xTaskResumeAll+0xfc>)
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	2b00      	cmp	r3, #0
 8009ab4:	d057      	beq.n	8009b66 <xTaskResumeAll+0xea>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009ab6:	e02f      	b.n	8009b18 <xTaskResumeAll+0x9c>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009ab8:	4b30      	ldr	r3, [pc, #192]	@ (8009b7c <xTaskResumeAll+0x100>)
 8009aba:	68db      	ldr	r3, [r3, #12]
 8009abc:	68db      	ldr	r3, [r3, #12]
 8009abe:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009ac0:	68fb      	ldr	r3, [r7, #12]
 8009ac2:	3318      	adds	r3, #24
 8009ac4:	0018      	movs	r0, r3
 8009ac6:	f7fe febe 	bl	8008846 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009aca:	68fb      	ldr	r3, [r7, #12]
 8009acc:	3304      	adds	r3, #4
 8009ace:	0018      	movs	r0, r3
 8009ad0:	f7fe feb9 	bl	8008846 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009ad4:	68fb      	ldr	r3, [r7, #12]
 8009ad6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009ad8:	4b29      	ldr	r3, [pc, #164]	@ (8009b80 <xTaskResumeAll+0x104>)
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	429a      	cmp	r2, r3
 8009ade:	d903      	bls.n	8009ae8 <xTaskResumeAll+0x6c>
 8009ae0:	68fb      	ldr	r3, [r7, #12]
 8009ae2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009ae4:	4b26      	ldr	r3, [pc, #152]	@ (8009b80 <xTaskResumeAll+0x104>)
 8009ae6:	601a      	str	r2, [r3, #0]
 8009ae8:	68fb      	ldr	r3, [r7, #12]
 8009aea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009aec:	0013      	movs	r3, r2
 8009aee:	009b      	lsls	r3, r3, #2
 8009af0:	189b      	adds	r3, r3, r2
 8009af2:	009b      	lsls	r3, r3, #2
 8009af4:	4a23      	ldr	r2, [pc, #140]	@ (8009b84 <xTaskResumeAll+0x108>)
 8009af6:	189a      	adds	r2, r3, r2
 8009af8:	68fb      	ldr	r3, [r7, #12]
 8009afa:	3304      	adds	r3, #4
 8009afc:	0019      	movs	r1, r3
 8009afe:	0010      	movs	r0, r2
 8009b00:	f7fe fe49 	bl	8008796 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009b04:	68fb      	ldr	r3, [r7, #12]
 8009b06:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009b08:	4b1f      	ldr	r3, [pc, #124]	@ (8009b88 <xTaskResumeAll+0x10c>)
 8009b0a:	681b      	ldr	r3, [r3, #0]
 8009b0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b0e:	429a      	cmp	r2, r3
 8009b10:	d302      	bcc.n	8009b18 <xTaskResumeAll+0x9c>
					{
						xYieldPending = pdTRUE;
 8009b12:	4b1e      	ldr	r3, [pc, #120]	@ (8009b8c <xTaskResumeAll+0x110>)
 8009b14:	2201      	movs	r2, #1
 8009b16:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009b18:	4b18      	ldr	r3, [pc, #96]	@ (8009b7c <xTaskResumeAll+0x100>)
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	d1cb      	bne.n	8009ab8 <xTaskResumeAll+0x3c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009b20:	68fb      	ldr	r3, [r7, #12]
 8009b22:	2b00      	cmp	r3, #0
 8009b24:	d001      	beq.n	8009b2a <xTaskResumeAll+0xae>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009b26:	f000 fb13 	bl	800a150 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8009b2a:	4b19      	ldr	r3, [pc, #100]	@ (8009b90 <xTaskResumeAll+0x114>)
 8009b2c:	681b      	ldr	r3, [r3, #0]
 8009b2e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	d00f      	beq.n	8009b56 <xTaskResumeAll+0xda>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009b36:	f000 f83b 	bl	8009bb0 <xTaskIncrementTick>
 8009b3a:	1e03      	subs	r3, r0, #0
 8009b3c:	d002      	beq.n	8009b44 <xTaskResumeAll+0xc8>
							{
								xYieldPending = pdTRUE;
 8009b3e:	4b13      	ldr	r3, [pc, #76]	@ (8009b8c <xTaskResumeAll+0x110>)
 8009b40:	2201      	movs	r2, #1
 8009b42:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	3b01      	subs	r3, #1
 8009b48:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	2b00      	cmp	r3, #0
 8009b4e:	d1f2      	bne.n	8009b36 <xTaskResumeAll+0xba>

						xPendedTicks = 0;
 8009b50:	4b0f      	ldr	r3, [pc, #60]	@ (8009b90 <xTaskResumeAll+0x114>)
 8009b52:	2200      	movs	r2, #0
 8009b54:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009b56:	4b0d      	ldr	r3, [pc, #52]	@ (8009b8c <xTaskResumeAll+0x110>)
 8009b58:	681b      	ldr	r3, [r3, #0]
 8009b5a:	2b00      	cmp	r3, #0
 8009b5c:	d003      	beq.n	8009b66 <xTaskResumeAll+0xea>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009b5e:	2301      	movs	r3, #1
 8009b60:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8009b62:	f001 f875 	bl	800ac50 <vPortYield>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009b66:	f001 f895 	bl	800ac94 <vPortExitCritical>

	return xAlreadyYielded;
 8009b6a:	68bb      	ldr	r3, [r7, #8]
}
 8009b6c:	0018      	movs	r0, r3
 8009b6e:	46bd      	mov	sp, r7
 8009b70:	b004      	add	sp, #16
 8009b72:	bd80      	pop	{r7, pc}
 8009b74:	20001130 	.word	0x20001130
 8009b78:	20001108 	.word	0x20001108
 8009b7c:	200010c8 	.word	0x200010c8
 8009b80:	20001110 	.word	0x20001110
 8009b84:	20000c38 	.word	0x20000c38
 8009b88:	20000c34 	.word	0x20000c34
 8009b8c:	2000111c 	.word	0x2000111c
 8009b90:	20001118 	.word	0x20001118

08009b94 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8009b94:	b580      	push	{r7, lr}
 8009b96:	b082      	sub	sp, #8
 8009b98:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8009b9a:	4b04      	ldr	r3, [pc, #16]	@ (8009bac <xTaskGetTickCount+0x18>)
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8009ba0:	687b      	ldr	r3, [r7, #4]
}
 8009ba2:	0018      	movs	r0, r3
 8009ba4:	46bd      	mov	sp, r7
 8009ba6:	b002      	add	sp, #8
 8009ba8:	bd80      	pop	{r7, pc}
 8009baa:	46c0      	nop			@ (mov r8, r8)
 8009bac:	2000110c 	.word	0x2000110c

08009bb0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009bb0:	b580      	push	{r7, lr}
 8009bb2:	b086      	sub	sp, #24
 8009bb4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8009bb6:	2300      	movs	r3, #0
 8009bb8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009bba:	4b4a      	ldr	r3, [pc, #296]	@ (8009ce4 <xTaskIncrementTick+0x134>)
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	2b00      	cmp	r3, #0
 8009bc0:	d000      	beq.n	8009bc4 <xTaskIncrementTick+0x14>
 8009bc2:	e085      	b.n	8009cd0 <xTaskIncrementTick+0x120>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009bc4:	4b48      	ldr	r3, [pc, #288]	@ (8009ce8 <xTaskIncrementTick+0x138>)
 8009bc6:	681b      	ldr	r3, [r3, #0]
 8009bc8:	3301      	adds	r3, #1
 8009bca:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009bcc:	4b46      	ldr	r3, [pc, #280]	@ (8009ce8 <xTaskIncrementTick+0x138>)
 8009bce:	693a      	ldr	r2, [r7, #16]
 8009bd0:	601a      	str	r2, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009bd2:	693b      	ldr	r3, [r7, #16]
 8009bd4:	2b00      	cmp	r3, #0
 8009bd6:	d118      	bne.n	8009c0a <xTaskIncrementTick+0x5a>
		{
			taskSWITCH_DELAYED_LISTS();
 8009bd8:	4b44      	ldr	r3, [pc, #272]	@ (8009cec <xTaskIncrementTick+0x13c>)
 8009bda:	681b      	ldr	r3, [r3, #0]
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	2b00      	cmp	r3, #0
 8009be0:	d002      	beq.n	8009be8 <xTaskIncrementTick+0x38>
 8009be2:	b672      	cpsid	i
 8009be4:	46c0      	nop			@ (mov r8, r8)
 8009be6:	e7fd      	b.n	8009be4 <xTaskIncrementTick+0x34>
 8009be8:	4b40      	ldr	r3, [pc, #256]	@ (8009cec <xTaskIncrementTick+0x13c>)
 8009bea:	681b      	ldr	r3, [r3, #0]
 8009bec:	60fb      	str	r3, [r7, #12]
 8009bee:	4b40      	ldr	r3, [pc, #256]	@ (8009cf0 <xTaskIncrementTick+0x140>)
 8009bf0:	681a      	ldr	r2, [r3, #0]
 8009bf2:	4b3e      	ldr	r3, [pc, #248]	@ (8009cec <xTaskIncrementTick+0x13c>)
 8009bf4:	601a      	str	r2, [r3, #0]
 8009bf6:	4b3e      	ldr	r3, [pc, #248]	@ (8009cf0 <xTaskIncrementTick+0x140>)
 8009bf8:	68fa      	ldr	r2, [r7, #12]
 8009bfa:	601a      	str	r2, [r3, #0]
 8009bfc:	4b3d      	ldr	r3, [pc, #244]	@ (8009cf4 <xTaskIncrementTick+0x144>)
 8009bfe:	681b      	ldr	r3, [r3, #0]
 8009c00:	1c5a      	adds	r2, r3, #1
 8009c02:	4b3c      	ldr	r3, [pc, #240]	@ (8009cf4 <xTaskIncrementTick+0x144>)
 8009c04:	601a      	str	r2, [r3, #0]
 8009c06:	f000 faa3 	bl	800a150 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009c0a:	4b3b      	ldr	r3, [pc, #236]	@ (8009cf8 <xTaskIncrementTick+0x148>)
 8009c0c:	681b      	ldr	r3, [r3, #0]
 8009c0e:	693a      	ldr	r2, [r7, #16]
 8009c10:	429a      	cmp	r2, r3
 8009c12:	d349      	bcc.n	8009ca8 <xTaskIncrementTick+0xf8>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009c14:	4b35      	ldr	r3, [pc, #212]	@ (8009cec <xTaskIncrementTick+0x13c>)
 8009c16:	681b      	ldr	r3, [r3, #0]
 8009c18:	681b      	ldr	r3, [r3, #0]
 8009c1a:	2b00      	cmp	r3, #0
 8009c1c:	d104      	bne.n	8009c28 <xTaskIncrementTick+0x78>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009c1e:	4b36      	ldr	r3, [pc, #216]	@ (8009cf8 <xTaskIncrementTick+0x148>)
 8009c20:	2201      	movs	r2, #1
 8009c22:	4252      	negs	r2, r2
 8009c24:	601a      	str	r2, [r3, #0]
					break;
 8009c26:	e03f      	b.n	8009ca8 <xTaskIncrementTick+0xf8>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009c28:	4b30      	ldr	r3, [pc, #192]	@ (8009cec <xTaskIncrementTick+0x13c>)
 8009c2a:	681b      	ldr	r3, [r3, #0]
 8009c2c:	68db      	ldr	r3, [r3, #12]
 8009c2e:	68db      	ldr	r3, [r3, #12]
 8009c30:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009c32:	68bb      	ldr	r3, [r7, #8]
 8009c34:	685b      	ldr	r3, [r3, #4]
 8009c36:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009c38:	693a      	ldr	r2, [r7, #16]
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	429a      	cmp	r2, r3
 8009c3e:	d203      	bcs.n	8009c48 <xTaskIncrementTick+0x98>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009c40:	4b2d      	ldr	r3, [pc, #180]	@ (8009cf8 <xTaskIncrementTick+0x148>)
 8009c42:	687a      	ldr	r2, [r7, #4]
 8009c44:	601a      	str	r2, [r3, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8009c46:	e02f      	b.n	8009ca8 <xTaskIncrementTick+0xf8>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009c48:	68bb      	ldr	r3, [r7, #8]
 8009c4a:	3304      	adds	r3, #4
 8009c4c:	0018      	movs	r0, r3
 8009c4e:	f7fe fdfa 	bl	8008846 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009c52:	68bb      	ldr	r3, [r7, #8]
 8009c54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c56:	2b00      	cmp	r3, #0
 8009c58:	d004      	beq.n	8009c64 <xTaskIncrementTick+0xb4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009c5a:	68bb      	ldr	r3, [r7, #8]
 8009c5c:	3318      	adds	r3, #24
 8009c5e:	0018      	movs	r0, r3
 8009c60:	f7fe fdf1 	bl	8008846 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009c64:	68bb      	ldr	r3, [r7, #8]
 8009c66:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009c68:	4b24      	ldr	r3, [pc, #144]	@ (8009cfc <xTaskIncrementTick+0x14c>)
 8009c6a:	681b      	ldr	r3, [r3, #0]
 8009c6c:	429a      	cmp	r2, r3
 8009c6e:	d903      	bls.n	8009c78 <xTaskIncrementTick+0xc8>
 8009c70:	68bb      	ldr	r3, [r7, #8]
 8009c72:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009c74:	4b21      	ldr	r3, [pc, #132]	@ (8009cfc <xTaskIncrementTick+0x14c>)
 8009c76:	601a      	str	r2, [r3, #0]
 8009c78:	68bb      	ldr	r3, [r7, #8]
 8009c7a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009c7c:	0013      	movs	r3, r2
 8009c7e:	009b      	lsls	r3, r3, #2
 8009c80:	189b      	adds	r3, r3, r2
 8009c82:	009b      	lsls	r3, r3, #2
 8009c84:	4a1e      	ldr	r2, [pc, #120]	@ (8009d00 <xTaskIncrementTick+0x150>)
 8009c86:	189a      	adds	r2, r3, r2
 8009c88:	68bb      	ldr	r3, [r7, #8]
 8009c8a:	3304      	adds	r3, #4
 8009c8c:	0019      	movs	r1, r3
 8009c8e:	0010      	movs	r0, r2
 8009c90:	f7fe fd81 	bl	8008796 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009c94:	68bb      	ldr	r3, [r7, #8]
 8009c96:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009c98:	4b1a      	ldr	r3, [pc, #104]	@ (8009d04 <xTaskIncrementTick+0x154>)
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c9e:	429a      	cmp	r2, r3
 8009ca0:	d3b8      	bcc.n	8009c14 <xTaskIncrementTick+0x64>
						{
							xSwitchRequired = pdTRUE;
 8009ca2:	2301      	movs	r3, #1
 8009ca4:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009ca6:	e7b5      	b.n	8009c14 <xTaskIncrementTick+0x64>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009ca8:	4b16      	ldr	r3, [pc, #88]	@ (8009d04 <xTaskIncrementTick+0x154>)
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009cae:	4914      	ldr	r1, [pc, #80]	@ (8009d00 <xTaskIncrementTick+0x150>)
 8009cb0:	0013      	movs	r3, r2
 8009cb2:	009b      	lsls	r3, r3, #2
 8009cb4:	189b      	adds	r3, r3, r2
 8009cb6:	009b      	lsls	r3, r3, #2
 8009cb8:	585b      	ldr	r3, [r3, r1]
 8009cba:	2b01      	cmp	r3, #1
 8009cbc:	d901      	bls.n	8009cc2 <xTaskIncrementTick+0x112>
			{
				xSwitchRequired = pdTRUE;
 8009cbe:	2301      	movs	r3, #1
 8009cc0:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8009cc2:	4b11      	ldr	r3, [pc, #68]	@ (8009d08 <xTaskIncrementTick+0x158>)
 8009cc4:	681b      	ldr	r3, [r3, #0]
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	d007      	beq.n	8009cda <xTaskIncrementTick+0x12a>
			{
				xSwitchRequired = pdTRUE;
 8009cca:	2301      	movs	r3, #1
 8009ccc:	617b      	str	r3, [r7, #20]
 8009cce:	e004      	b.n	8009cda <xTaskIncrementTick+0x12a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8009cd0:	4b0e      	ldr	r3, [pc, #56]	@ (8009d0c <xTaskIncrementTick+0x15c>)
 8009cd2:	681b      	ldr	r3, [r3, #0]
 8009cd4:	1c5a      	adds	r2, r3, #1
 8009cd6:	4b0d      	ldr	r3, [pc, #52]	@ (8009d0c <xTaskIncrementTick+0x15c>)
 8009cd8:	601a      	str	r2, [r3, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8009cda:	697b      	ldr	r3, [r7, #20]
}
 8009cdc:	0018      	movs	r0, r3
 8009cde:	46bd      	mov	sp, r7
 8009ce0:	b006      	add	sp, #24
 8009ce2:	bd80      	pop	{r7, pc}
 8009ce4:	20001130 	.word	0x20001130
 8009ce8:	2000110c 	.word	0x2000110c
 8009cec:	200010c0 	.word	0x200010c0
 8009cf0:	200010c4 	.word	0x200010c4
 8009cf4:	20001120 	.word	0x20001120
 8009cf8:	20001128 	.word	0x20001128
 8009cfc:	20001110 	.word	0x20001110
 8009d00:	20000c38 	.word	0x20000c38
 8009d04:	20000c34 	.word	0x20000c34
 8009d08:	2000111c 	.word	0x2000111c
 8009d0c:	20001118 	.word	0x20001118

08009d10 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009d10:	b580      	push	{r7, lr}
 8009d12:	b082      	sub	sp, #8
 8009d14:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009d16:	4b25      	ldr	r3, [pc, #148]	@ (8009dac <vTaskSwitchContext+0x9c>)
 8009d18:	681b      	ldr	r3, [r3, #0]
 8009d1a:	2b00      	cmp	r3, #0
 8009d1c:	d003      	beq.n	8009d26 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009d1e:	4b24      	ldr	r3, [pc, #144]	@ (8009db0 <vTaskSwitchContext+0xa0>)
 8009d20:	2201      	movs	r2, #1
 8009d22:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009d24:	e03e      	b.n	8009da4 <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 8009d26:	4b22      	ldr	r3, [pc, #136]	@ (8009db0 <vTaskSwitchContext+0xa0>)
 8009d28:	2200      	movs	r2, #0
 8009d2a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009d2c:	4b21      	ldr	r3, [pc, #132]	@ (8009db4 <vTaskSwitchContext+0xa4>)
 8009d2e:	681b      	ldr	r3, [r3, #0]
 8009d30:	607b      	str	r3, [r7, #4]
 8009d32:	e008      	b.n	8009d46 <vTaskSwitchContext+0x36>
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	2b00      	cmp	r3, #0
 8009d38:	d102      	bne.n	8009d40 <vTaskSwitchContext+0x30>
 8009d3a:	b672      	cpsid	i
 8009d3c:	46c0      	nop			@ (mov r8, r8)
 8009d3e:	e7fd      	b.n	8009d3c <vTaskSwitchContext+0x2c>
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	3b01      	subs	r3, #1
 8009d44:	607b      	str	r3, [r7, #4]
 8009d46:	491c      	ldr	r1, [pc, #112]	@ (8009db8 <vTaskSwitchContext+0xa8>)
 8009d48:	687a      	ldr	r2, [r7, #4]
 8009d4a:	0013      	movs	r3, r2
 8009d4c:	009b      	lsls	r3, r3, #2
 8009d4e:	189b      	adds	r3, r3, r2
 8009d50:	009b      	lsls	r3, r3, #2
 8009d52:	585b      	ldr	r3, [r3, r1]
 8009d54:	2b00      	cmp	r3, #0
 8009d56:	d0ed      	beq.n	8009d34 <vTaskSwitchContext+0x24>
 8009d58:	687a      	ldr	r2, [r7, #4]
 8009d5a:	0013      	movs	r3, r2
 8009d5c:	009b      	lsls	r3, r3, #2
 8009d5e:	189b      	adds	r3, r3, r2
 8009d60:	009b      	lsls	r3, r3, #2
 8009d62:	4a15      	ldr	r2, [pc, #84]	@ (8009db8 <vTaskSwitchContext+0xa8>)
 8009d64:	189b      	adds	r3, r3, r2
 8009d66:	603b      	str	r3, [r7, #0]
 8009d68:	683b      	ldr	r3, [r7, #0]
 8009d6a:	685b      	ldr	r3, [r3, #4]
 8009d6c:	685a      	ldr	r2, [r3, #4]
 8009d6e:	683b      	ldr	r3, [r7, #0]
 8009d70:	605a      	str	r2, [r3, #4]
 8009d72:	683b      	ldr	r3, [r7, #0]
 8009d74:	685a      	ldr	r2, [r3, #4]
 8009d76:	683b      	ldr	r3, [r7, #0]
 8009d78:	3308      	adds	r3, #8
 8009d7a:	429a      	cmp	r2, r3
 8009d7c:	d104      	bne.n	8009d88 <vTaskSwitchContext+0x78>
 8009d7e:	683b      	ldr	r3, [r7, #0]
 8009d80:	685b      	ldr	r3, [r3, #4]
 8009d82:	685a      	ldr	r2, [r3, #4]
 8009d84:	683b      	ldr	r3, [r7, #0]
 8009d86:	605a      	str	r2, [r3, #4]
 8009d88:	683b      	ldr	r3, [r7, #0]
 8009d8a:	685b      	ldr	r3, [r3, #4]
 8009d8c:	68da      	ldr	r2, [r3, #12]
 8009d8e:	4b0b      	ldr	r3, [pc, #44]	@ (8009dbc <vTaskSwitchContext+0xac>)
 8009d90:	601a      	str	r2, [r3, #0]
 8009d92:	4b08      	ldr	r3, [pc, #32]	@ (8009db4 <vTaskSwitchContext+0xa4>)
 8009d94:	687a      	ldr	r2, [r7, #4]
 8009d96:	601a      	str	r2, [r3, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009d98:	4b08      	ldr	r3, [pc, #32]	@ (8009dbc <vTaskSwitchContext+0xac>)
 8009d9a:	681b      	ldr	r3, [r3, #0]
 8009d9c:	3354      	adds	r3, #84	@ 0x54
 8009d9e:	001a      	movs	r2, r3
 8009da0:	4b07      	ldr	r3, [pc, #28]	@ (8009dc0 <vTaskSwitchContext+0xb0>)
 8009da2:	601a      	str	r2, [r3, #0]
}
 8009da4:	46c0      	nop			@ (mov r8, r8)
 8009da6:	46bd      	mov	sp, r7
 8009da8:	b002      	add	sp, #8
 8009daa:	bd80      	pop	{r7, pc}
 8009dac:	20001130 	.word	0x20001130
 8009db0:	2000111c 	.word	0x2000111c
 8009db4:	20001110 	.word	0x20001110
 8009db8:	20000c38 	.word	0x20000c38
 8009dbc:	20000c34 	.word	0x20000c34
 8009dc0:	200000ec 	.word	0x200000ec

08009dc4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8009dc4:	b580      	push	{r7, lr}
 8009dc6:	b082      	sub	sp, #8
 8009dc8:	af00      	add	r7, sp, #0
 8009dca:	6078      	str	r0, [r7, #4]
 8009dcc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	2b00      	cmp	r3, #0
 8009dd2:	d102      	bne.n	8009dda <vTaskPlaceOnEventList+0x16>
 8009dd4:	b672      	cpsid	i
 8009dd6:	46c0      	nop			@ (mov r8, r8)
 8009dd8:	e7fd      	b.n	8009dd6 <vTaskPlaceOnEventList+0x12>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009dda:	4b09      	ldr	r3, [pc, #36]	@ (8009e00 <vTaskPlaceOnEventList+0x3c>)
 8009ddc:	681b      	ldr	r3, [r3, #0]
 8009dde:	3318      	adds	r3, #24
 8009de0:	001a      	movs	r2, r3
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	0011      	movs	r1, r2
 8009de6:	0018      	movs	r0, r3
 8009de8:	f7fe fcf7 	bl	80087da <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009dec:	683b      	ldr	r3, [r7, #0]
 8009dee:	2101      	movs	r1, #1
 8009df0:	0018      	movs	r0, r3
 8009df2:	f000 fb31 	bl	800a458 <prvAddCurrentTaskToDelayedList>
}
 8009df6:	46c0      	nop			@ (mov r8, r8)
 8009df8:	46bd      	mov	sp, r7
 8009dfa:	b002      	add	sp, #8
 8009dfc:	bd80      	pop	{r7, pc}
 8009dfe:	46c0      	nop			@ (mov r8, r8)
 8009e00:	20000c34 	.word	0x20000c34

08009e04 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009e04:	b580      	push	{r7, lr}
 8009e06:	b084      	sub	sp, #16
 8009e08:	af00      	add	r7, sp, #0
 8009e0a:	60f8      	str	r0, [r7, #12]
 8009e0c:	60b9      	str	r1, [r7, #8]
 8009e0e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8009e10:	68fb      	ldr	r3, [r7, #12]
 8009e12:	2b00      	cmp	r3, #0
 8009e14:	d102      	bne.n	8009e1c <vTaskPlaceOnEventListRestricted+0x18>
 8009e16:	b672      	cpsid	i
 8009e18:	46c0      	nop			@ (mov r8, r8)
 8009e1a:	e7fd      	b.n	8009e18 <vTaskPlaceOnEventListRestricted+0x14>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009e1c:	4b0c      	ldr	r3, [pc, #48]	@ (8009e50 <vTaskPlaceOnEventListRestricted+0x4c>)
 8009e1e:	681b      	ldr	r3, [r3, #0]
 8009e20:	3318      	adds	r3, #24
 8009e22:	001a      	movs	r2, r3
 8009e24:	68fb      	ldr	r3, [r7, #12]
 8009e26:	0011      	movs	r1, r2
 8009e28:	0018      	movs	r0, r3
 8009e2a:	f7fe fcb4 	bl	8008796 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	2b00      	cmp	r3, #0
 8009e32:	d002      	beq.n	8009e3a <vTaskPlaceOnEventListRestricted+0x36>
		{
			xTicksToWait = portMAX_DELAY;
 8009e34:	2301      	movs	r3, #1
 8009e36:	425b      	negs	r3, r3
 8009e38:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8009e3a:	687a      	ldr	r2, [r7, #4]
 8009e3c:	68bb      	ldr	r3, [r7, #8]
 8009e3e:	0011      	movs	r1, r2
 8009e40:	0018      	movs	r0, r3
 8009e42:	f000 fb09 	bl	800a458 <prvAddCurrentTaskToDelayedList>
	}
 8009e46:	46c0      	nop			@ (mov r8, r8)
 8009e48:	46bd      	mov	sp, r7
 8009e4a:	b004      	add	sp, #16
 8009e4c:	bd80      	pop	{r7, pc}
 8009e4e:	46c0      	nop			@ (mov r8, r8)
 8009e50:	20000c34 	.word	0x20000c34

08009e54 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8009e54:	b580      	push	{r7, lr}
 8009e56:	b084      	sub	sp, #16
 8009e58:	af00      	add	r7, sp, #0
 8009e5a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	68db      	ldr	r3, [r3, #12]
 8009e60:	68db      	ldr	r3, [r3, #12]
 8009e62:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
 8009e64:	68bb      	ldr	r3, [r7, #8]
 8009e66:	2b00      	cmp	r3, #0
 8009e68:	d102      	bne.n	8009e70 <xTaskRemoveFromEventList+0x1c>
 8009e6a:	b672      	cpsid	i
 8009e6c:	46c0      	nop			@ (mov r8, r8)
 8009e6e:	e7fd      	b.n	8009e6c <xTaskRemoveFromEventList+0x18>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009e70:	68bb      	ldr	r3, [r7, #8]
 8009e72:	3318      	adds	r3, #24
 8009e74:	0018      	movs	r0, r3
 8009e76:	f7fe fce6 	bl	8008846 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009e7a:	4b1f      	ldr	r3, [pc, #124]	@ (8009ef8 <xTaskRemoveFromEventList+0xa4>)
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	2b00      	cmp	r3, #0
 8009e80:	d11d      	bne.n	8009ebe <xTaskRemoveFromEventList+0x6a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009e82:	68bb      	ldr	r3, [r7, #8]
 8009e84:	3304      	adds	r3, #4
 8009e86:	0018      	movs	r0, r3
 8009e88:	f7fe fcdd 	bl	8008846 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009e8c:	68bb      	ldr	r3, [r7, #8]
 8009e8e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009e90:	4b1a      	ldr	r3, [pc, #104]	@ (8009efc <xTaskRemoveFromEventList+0xa8>)
 8009e92:	681b      	ldr	r3, [r3, #0]
 8009e94:	429a      	cmp	r2, r3
 8009e96:	d903      	bls.n	8009ea0 <xTaskRemoveFromEventList+0x4c>
 8009e98:	68bb      	ldr	r3, [r7, #8]
 8009e9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009e9c:	4b17      	ldr	r3, [pc, #92]	@ (8009efc <xTaskRemoveFromEventList+0xa8>)
 8009e9e:	601a      	str	r2, [r3, #0]
 8009ea0:	68bb      	ldr	r3, [r7, #8]
 8009ea2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009ea4:	0013      	movs	r3, r2
 8009ea6:	009b      	lsls	r3, r3, #2
 8009ea8:	189b      	adds	r3, r3, r2
 8009eaa:	009b      	lsls	r3, r3, #2
 8009eac:	4a14      	ldr	r2, [pc, #80]	@ (8009f00 <xTaskRemoveFromEventList+0xac>)
 8009eae:	189a      	adds	r2, r3, r2
 8009eb0:	68bb      	ldr	r3, [r7, #8]
 8009eb2:	3304      	adds	r3, #4
 8009eb4:	0019      	movs	r1, r3
 8009eb6:	0010      	movs	r0, r2
 8009eb8:	f7fe fc6d 	bl	8008796 <vListInsertEnd>
 8009ebc:	e007      	b.n	8009ece <xTaskRemoveFromEventList+0x7a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009ebe:	68bb      	ldr	r3, [r7, #8]
 8009ec0:	3318      	adds	r3, #24
 8009ec2:	001a      	movs	r2, r3
 8009ec4:	4b0f      	ldr	r3, [pc, #60]	@ (8009f04 <xTaskRemoveFromEventList+0xb0>)
 8009ec6:	0011      	movs	r1, r2
 8009ec8:	0018      	movs	r0, r3
 8009eca:	f7fe fc64 	bl	8008796 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009ece:	68bb      	ldr	r3, [r7, #8]
 8009ed0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009ed2:	4b0d      	ldr	r3, [pc, #52]	@ (8009f08 <xTaskRemoveFromEventList+0xb4>)
 8009ed4:	681b      	ldr	r3, [r3, #0]
 8009ed6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ed8:	429a      	cmp	r2, r3
 8009eda:	d905      	bls.n	8009ee8 <xTaskRemoveFromEventList+0x94>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8009edc:	2301      	movs	r3, #1
 8009ede:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8009ee0:	4b0a      	ldr	r3, [pc, #40]	@ (8009f0c <xTaskRemoveFromEventList+0xb8>)
 8009ee2:	2201      	movs	r2, #1
 8009ee4:	601a      	str	r2, [r3, #0]
 8009ee6:	e001      	b.n	8009eec <xTaskRemoveFromEventList+0x98>
	}
	else
	{
		xReturn = pdFALSE;
 8009ee8:	2300      	movs	r3, #0
 8009eea:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
 8009eec:	68fb      	ldr	r3, [r7, #12]
}
 8009eee:	0018      	movs	r0, r3
 8009ef0:	46bd      	mov	sp, r7
 8009ef2:	b004      	add	sp, #16
 8009ef4:	bd80      	pop	{r7, pc}
 8009ef6:	46c0      	nop			@ (mov r8, r8)
 8009ef8:	20001130 	.word	0x20001130
 8009efc:	20001110 	.word	0x20001110
 8009f00:	20000c38 	.word	0x20000c38
 8009f04:	200010c8 	.word	0x200010c8
 8009f08:	20000c34 	.word	0x20000c34
 8009f0c:	2000111c 	.word	0x2000111c

08009f10 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009f10:	b580      	push	{r7, lr}
 8009f12:	b082      	sub	sp, #8
 8009f14:	af00      	add	r7, sp, #0
 8009f16:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009f18:	4b05      	ldr	r3, [pc, #20]	@ (8009f30 <vTaskInternalSetTimeOutState+0x20>)
 8009f1a:	681a      	ldr	r2, [r3, #0]
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009f20:	4b04      	ldr	r3, [pc, #16]	@ (8009f34 <vTaskInternalSetTimeOutState+0x24>)
 8009f22:	681a      	ldr	r2, [r3, #0]
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	605a      	str	r2, [r3, #4]
}
 8009f28:	46c0      	nop			@ (mov r8, r8)
 8009f2a:	46bd      	mov	sp, r7
 8009f2c:	b002      	add	sp, #8
 8009f2e:	bd80      	pop	{r7, pc}
 8009f30:	20001120 	.word	0x20001120
 8009f34:	2000110c 	.word	0x2000110c

08009f38 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009f38:	b580      	push	{r7, lr}
 8009f3a:	b086      	sub	sp, #24
 8009f3c:	af00      	add	r7, sp, #0
 8009f3e:	6078      	str	r0, [r7, #4]
 8009f40:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	2b00      	cmp	r3, #0
 8009f46:	d102      	bne.n	8009f4e <xTaskCheckForTimeOut+0x16>
 8009f48:	b672      	cpsid	i
 8009f4a:	46c0      	nop			@ (mov r8, r8)
 8009f4c:	e7fd      	b.n	8009f4a <xTaskCheckForTimeOut+0x12>
	configASSERT( pxTicksToWait );
 8009f4e:	683b      	ldr	r3, [r7, #0]
 8009f50:	2b00      	cmp	r3, #0
 8009f52:	d102      	bne.n	8009f5a <xTaskCheckForTimeOut+0x22>
 8009f54:	b672      	cpsid	i
 8009f56:	46c0      	nop			@ (mov r8, r8)
 8009f58:	e7fd      	b.n	8009f56 <xTaskCheckForTimeOut+0x1e>

	taskENTER_CRITICAL();
 8009f5a:	f000 fe89 	bl	800ac70 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8009f5e:	4b1d      	ldr	r3, [pc, #116]	@ (8009fd4 <xTaskCheckForTimeOut+0x9c>)
 8009f60:	681b      	ldr	r3, [r3, #0]
 8009f62:	613b      	str	r3, [r7, #16]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	685b      	ldr	r3, [r3, #4]
 8009f68:	693a      	ldr	r2, [r7, #16]
 8009f6a:	1ad3      	subs	r3, r2, r3
 8009f6c:	60fb      	str	r3, [r7, #12]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8009f6e:	683b      	ldr	r3, [r7, #0]
 8009f70:	681b      	ldr	r3, [r3, #0]
 8009f72:	3301      	adds	r3, #1
 8009f74:	d102      	bne.n	8009f7c <xTaskCheckForTimeOut+0x44>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009f76:	2300      	movs	r3, #0
 8009f78:	617b      	str	r3, [r7, #20]
 8009f7a:	e024      	b.n	8009fc6 <xTaskCheckForTimeOut+0x8e>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	681a      	ldr	r2, [r3, #0]
 8009f80:	4b15      	ldr	r3, [pc, #84]	@ (8009fd8 <xTaskCheckForTimeOut+0xa0>)
 8009f82:	681b      	ldr	r3, [r3, #0]
 8009f84:	429a      	cmp	r2, r3
 8009f86:	d007      	beq.n	8009f98 <xTaskCheckForTimeOut+0x60>
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	685b      	ldr	r3, [r3, #4]
 8009f8c:	693a      	ldr	r2, [r7, #16]
 8009f8e:	429a      	cmp	r2, r3
 8009f90:	d302      	bcc.n	8009f98 <xTaskCheckForTimeOut+0x60>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009f92:	2301      	movs	r3, #1
 8009f94:	617b      	str	r3, [r7, #20]
 8009f96:	e016      	b.n	8009fc6 <xTaskCheckForTimeOut+0x8e>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009f98:	683b      	ldr	r3, [r7, #0]
 8009f9a:	681b      	ldr	r3, [r3, #0]
 8009f9c:	68fa      	ldr	r2, [r7, #12]
 8009f9e:	429a      	cmp	r2, r3
 8009fa0:	d20c      	bcs.n	8009fbc <xTaskCheckForTimeOut+0x84>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009fa2:	683b      	ldr	r3, [r7, #0]
 8009fa4:	681a      	ldr	r2, [r3, #0]
 8009fa6:	68fb      	ldr	r3, [r7, #12]
 8009fa8:	1ad2      	subs	r2, r2, r3
 8009faa:	683b      	ldr	r3, [r7, #0]
 8009fac:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	0018      	movs	r0, r3
 8009fb2:	f7ff ffad 	bl	8009f10 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8009fb6:	2300      	movs	r3, #0
 8009fb8:	617b      	str	r3, [r7, #20]
 8009fba:	e004      	b.n	8009fc6 <xTaskCheckForTimeOut+0x8e>
		}
		else
		{
			*pxTicksToWait = 0;
 8009fbc:	683b      	ldr	r3, [r7, #0]
 8009fbe:	2200      	movs	r2, #0
 8009fc0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8009fc2:	2301      	movs	r3, #1
 8009fc4:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 8009fc6:	f000 fe65 	bl	800ac94 <vPortExitCritical>

	return xReturn;
 8009fca:	697b      	ldr	r3, [r7, #20]
}
 8009fcc:	0018      	movs	r0, r3
 8009fce:	46bd      	mov	sp, r7
 8009fd0:	b006      	add	sp, #24
 8009fd2:	bd80      	pop	{r7, pc}
 8009fd4:	2000110c 	.word	0x2000110c
 8009fd8:	20001120 	.word	0x20001120

08009fdc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009fdc:	b580      	push	{r7, lr}
 8009fde:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009fe0:	4b02      	ldr	r3, [pc, #8]	@ (8009fec <vTaskMissedYield+0x10>)
 8009fe2:	2201      	movs	r2, #1
 8009fe4:	601a      	str	r2, [r3, #0]
}
 8009fe6:	46c0      	nop			@ (mov r8, r8)
 8009fe8:	46bd      	mov	sp, r7
 8009fea:	bd80      	pop	{r7, pc}
 8009fec:	2000111c 	.word	0x2000111c

08009ff0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009ff0:	b580      	push	{r7, lr}
 8009ff2:	b082      	sub	sp, #8
 8009ff4:	af00      	add	r7, sp, #0
 8009ff6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009ff8:	f000 f84e 	bl	800a098 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009ffc:	4b03      	ldr	r3, [pc, #12]	@ (800a00c <prvIdleTask+0x1c>)
 8009ffe:	681b      	ldr	r3, [r3, #0]
 800a000:	2b01      	cmp	r3, #1
 800a002:	d9f9      	bls.n	8009ff8 <prvIdleTask+0x8>
			{
				taskYIELD();
 800a004:	f000 fe24 	bl	800ac50 <vPortYield>
		prvCheckTasksWaitingTermination();
 800a008:	e7f6      	b.n	8009ff8 <prvIdleTask+0x8>
 800a00a:	46c0      	nop			@ (mov r8, r8)
 800a00c:	20000c38 	.word	0x20000c38

0800a010 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800a010:	b580      	push	{r7, lr}
 800a012:	b082      	sub	sp, #8
 800a014:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a016:	2300      	movs	r3, #0
 800a018:	607b      	str	r3, [r7, #4]
 800a01a:	e00c      	b.n	800a036 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800a01c:	687a      	ldr	r2, [r7, #4]
 800a01e:	0013      	movs	r3, r2
 800a020:	009b      	lsls	r3, r3, #2
 800a022:	189b      	adds	r3, r3, r2
 800a024:	009b      	lsls	r3, r3, #2
 800a026:	4a14      	ldr	r2, [pc, #80]	@ (800a078 <prvInitialiseTaskLists+0x68>)
 800a028:	189b      	adds	r3, r3, r2
 800a02a:	0018      	movs	r0, r3
 800a02c:	f7fe fb8a 	bl	8008744 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	3301      	adds	r3, #1
 800a034:	607b      	str	r3, [r7, #4]
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	2b37      	cmp	r3, #55	@ 0x37
 800a03a:	d9ef      	bls.n	800a01c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800a03c:	4b0f      	ldr	r3, [pc, #60]	@ (800a07c <prvInitialiseTaskLists+0x6c>)
 800a03e:	0018      	movs	r0, r3
 800a040:	f7fe fb80 	bl	8008744 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800a044:	4b0e      	ldr	r3, [pc, #56]	@ (800a080 <prvInitialiseTaskLists+0x70>)
 800a046:	0018      	movs	r0, r3
 800a048:	f7fe fb7c 	bl	8008744 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800a04c:	4b0d      	ldr	r3, [pc, #52]	@ (800a084 <prvInitialiseTaskLists+0x74>)
 800a04e:	0018      	movs	r0, r3
 800a050:	f7fe fb78 	bl	8008744 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800a054:	4b0c      	ldr	r3, [pc, #48]	@ (800a088 <prvInitialiseTaskLists+0x78>)
 800a056:	0018      	movs	r0, r3
 800a058:	f7fe fb74 	bl	8008744 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800a05c:	4b0b      	ldr	r3, [pc, #44]	@ (800a08c <prvInitialiseTaskLists+0x7c>)
 800a05e:	0018      	movs	r0, r3
 800a060:	f7fe fb70 	bl	8008744 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800a064:	4b0a      	ldr	r3, [pc, #40]	@ (800a090 <prvInitialiseTaskLists+0x80>)
 800a066:	4a05      	ldr	r2, [pc, #20]	@ (800a07c <prvInitialiseTaskLists+0x6c>)
 800a068:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800a06a:	4b0a      	ldr	r3, [pc, #40]	@ (800a094 <prvInitialiseTaskLists+0x84>)
 800a06c:	4a04      	ldr	r2, [pc, #16]	@ (800a080 <prvInitialiseTaskLists+0x70>)
 800a06e:	601a      	str	r2, [r3, #0]
}
 800a070:	46c0      	nop			@ (mov r8, r8)
 800a072:	46bd      	mov	sp, r7
 800a074:	b002      	add	sp, #8
 800a076:	bd80      	pop	{r7, pc}
 800a078:	20000c38 	.word	0x20000c38
 800a07c:	20001098 	.word	0x20001098
 800a080:	200010ac 	.word	0x200010ac
 800a084:	200010c8 	.word	0x200010c8
 800a088:	200010dc 	.word	0x200010dc
 800a08c:	200010f4 	.word	0x200010f4
 800a090:	200010c0 	.word	0x200010c0
 800a094:	200010c4 	.word	0x200010c4

0800a098 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800a098:	b580      	push	{r7, lr}
 800a09a:	b082      	sub	sp, #8
 800a09c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a09e:	e01a      	b.n	800a0d6 <prvCheckTasksWaitingTermination+0x3e>
		{
			taskENTER_CRITICAL();
 800a0a0:	f000 fde6 	bl	800ac70 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a0a4:	4b10      	ldr	r3, [pc, #64]	@ (800a0e8 <prvCheckTasksWaitingTermination+0x50>)
 800a0a6:	68db      	ldr	r3, [r3, #12]
 800a0a8:	68db      	ldr	r3, [r3, #12]
 800a0aa:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	3304      	adds	r3, #4
 800a0b0:	0018      	movs	r0, r3
 800a0b2:	f7fe fbc8 	bl	8008846 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800a0b6:	4b0d      	ldr	r3, [pc, #52]	@ (800a0ec <prvCheckTasksWaitingTermination+0x54>)
 800a0b8:	681b      	ldr	r3, [r3, #0]
 800a0ba:	1e5a      	subs	r2, r3, #1
 800a0bc:	4b0b      	ldr	r3, [pc, #44]	@ (800a0ec <prvCheckTasksWaitingTermination+0x54>)
 800a0be:	601a      	str	r2, [r3, #0]
				--uxDeletedTasksWaitingCleanUp;
 800a0c0:	4b0b      	ldr	r3, [pc, #44]	@ (800a0f0 <prvCheckTasksWaitingTermination+0x58>)
 800a0c2:	681b      	ldr	r3, [r3, #0]
 800a0c4:	1e5a      	subs	r2, r3, #1
 800a0c6:	4b0a      	ldr	r3, [pc, #40]	@ (800a0f0 <prvCheckTasksWaitingTermination+0x58>)
 800a0c8:	601a      	str	r2, [r3, #0]
			}
			taskEXIT_CRITICAL();
 800a0ca:	f000 fde3 	bl	800ac94 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	0018      	movs	r0, r3
 800a0d2:	f000 f80f 	bl	800a0f4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a0d6:	4b06      	ldr	r3, [pc, #24]	@ (800a0f0 <prvCheckTasksWaitingTermination+0x58>)
 800a0d8:	681b      	ldr	r3, [r3, #0]
 800a0da:	2b00      	cmp	r3, #0
 800a0dc:	d1e0      	bne.n	800a0a0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800a0de:	46c0      	nop			@ (mov r8, r8)
 800a0e0:	46c0      	nop			@ (mov r8, r8)
 800a0e2:	46bd      	mov	sp, r7
 800a0e4:	b002      	add	sp, #8
 800a0e6:	bd80      	pop	{r7, pc}
 800a0e8:	200010dc 	.word	0x200010dc
 800a0ec:	20001108 	.word	0x20001108
 800a0f0:	200010f0 	.word	0x200010f0

0800a0f4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800a0f4:	b580      	push	{r7, lr}
 800a0f6:	b082      	sub	sp, #8
 800a0f8:	af00      	add	r7, sp, #0
 800a0fa:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	3354      	adds	r3, #84	@ 0x54
 800a100:	0018      	movs	r0, r3
 800a102:	f001 f845 	bl	800b190 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	22a5      	movs	r2, #165	@ 0xa5
 800a10a:	5c9b      	ldrb	r3, [r3, r2]
 800a10c:	2b00      	cmp	r3, #0
 800a10e:	d109      	bne.n	800a124 <prvDeleteTCB+0x30>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a114:	0018      	movs	r0, r3
 800a116:	f000 fef3 	bl	800af00 <vPortFree>
				vPortFree( pxTCB );
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	0018      	movs	r0, r3
 800a11e:	f000 feef 	bl	800af00 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800a122:	e011      	b.n	800a148 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	22a5      	movs	r2, #165	@ 0xa5
 800a128:	5c9b      	ldrb	r3, [r3, r2]
 800a12a:	2b01      	cmp	r3, #1
 800a12c:	d104      	bne.n	800a138 <prvDeleteTCB+0x44>
				vPortFree( pxTCB );
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	0018      	movs	r0, r3
 800a132:	f000 fee5 	bl	800af00 <vPortFree>
	}
 800a136:	e007      	b.n	800a148 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	22a5      	movs	r2, #165	@ 0xa5
 800a13c:	5c9b      	ldrb	r3, [r3, r2]
 800a13e:	2b02      	cmp	r3, #2
 800a140:	d002      	beq.n	800a148 <prvDeleteTCB+0x54>
 800a142:	b672      	cpsid	i
 800a144:	46c0      	nop			@ (mov r8, r8)
 800a146:	e7fd      	b.n	800a144 <prvDeleteTCB+0x50>
	}
 800a148:	46c0      	nop			@ (mov r8, r8)
 800a14a:	46bd      	mov	sp, r7
 800a14c:	b002      	add	sp, #8
 800a14e:	bd80      	pop	{r7, pc}

0800a150 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a150:	b580      	push	{r7, lr}
 800a152:	b082      	sub	sp, #8
 800a154:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a156:	4b0b      	ldr	r3, [pc, #44]	@ (800a184 <prvResetNextTaskUnblockTime+0x34>)
 800a158:	681b      	ldr	r3, [r3, #0]
 800a15a:	681b      	ldr	r3, [r3, #0]
 800a15c:	2b00      	cmp	r3, #0
 800a15e:	d104      	bne.n	800a16a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800a160:	4b09      	ldr	r3, [pc, #36]	@ (800a188 <prvResetNextTaskUnblockTime+0x38>)
 800a162:	2201      	movs	r2, #1
 800a164:	4252      	negs	r2, r2
 800a166:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a168:	e008      	b.n	800a17c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a16a:	4b06      	ldr	r3, [pc, #24]	@ (800a184 <prvResetNextTaskUnblockTime+0x34>)
 800a16c:	681b      	ldr	r3, [r3, #0]
 800a16e:	68db      	ldr	r3, [r3, #12]
 800a170:	68db      	ldr	r3, [r3, #12]
 800a172:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	685a      	ldr	r2, [r3, #4]
 800a178:	4b03      	ldr	r3, [pc, #12]	@ (800a188 <prvResetNextTaskUnblockTime+0x38>)
 800a17a:	601a      	str	r2, [r3, #0]
}
 800a17c:	46c0      	nop			@ (mov r8, r8)
 800a17e:	46bd      	mov	sp, r7
 800a180:	b002      	add	sp, #8
 800a182:	bd80      	pop	{r7, pc}
 800a184:	200010c0 	.word	0x200010c0
 800a188:	20001128 	.word	0x20001128

0800a18c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800a18c:	b580      	push	{r7, lr}
 800a18e:	b082      	sub	sp, #8
 800a190:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800a192:	4b0a      	ldr	r3, [pc, #40]	@ (800a1bc <xTaskGetSchedulerState+0x30>)
 800a194:	681b      	ldr	r3, [r3, #0]
 800a196:	2b00      	cmp	r3, #0
 800a198:	d102      	bne.n	800a1a0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800a19a:	2301      	movs	r3, #1
 800a19c:	607b      	str	r3, [r7, #4]
 800a19e:	e008      	b.n	800a1b2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a1a0:	4b07      	ldr	r3, [pc, #28]	@ (800a1c0 <xTaskGetSchedulerState+0x34>)
 800a1a2:	681b      	ldr	r3, [r3, #0]
 800a1a4:	2b00      	cmp	r3, #0
 800a1a6:	d102      	bne.n	800a1ae <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800a1a8:	2302      	movs	r3, #2
 800a1aa:	607b      	str	r3, [r7, #4]
 800a1ac:	e001      	b.n	800a1b2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800a1ae:	2300      	movs	r3, #0
 800a1b0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800a1b2:	687b      	ldr	r3, [r7, #4]
	}
 800a1b4:	0018      	movs	r0, r3
 800a1b6:	46bd      	mov	sp, r7
 800a1b8:	b002      	add	sp, #8
 800a1ba:	bd80      	pop	{r7, pc}
 800a1bc:	20001114 	.word	0x20001114
 800a1c0:	20001130 	.word	0x20001130

0800a1c4 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800a1c4:	b580      	push	{r7, lr}
 800a1c6:	b084      	sub	sp, #16
 800a1c8:	af00      	add	r7, sp, #0
 800a1ca:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800a1d0:	2300      	movs	r3, #0
 800a1d2:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800a1d4:	687b      	ldr	r3, [r7, #4]
 800a1d6:	2b00      	cmp	r3, #0
 800a1d8:	d051      	beq.n	800a27e <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800a1da:	68bb      	ldr	r3, [r7, #8]
 800a1dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a1de:	4b2a      	ldr	r3, [pc, #168]	@ (800a288 <xTaskPriorityInherit+0xc4>)
 800a1e0:	681b      	ldr	r3, [r3, #0]
 800a1e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a1e4:	429a      	cmp	r2, r3
 800a1e6:	d241      	bcs.n	800a26c <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800a1e8:	68bb      	ldr	r3, [r7, #8]
 800a1ea:	699b      	ldr	r3, [r3, #24]
 800a1ec:	2b00      	cmp	r3, #0
 800a1ee:	db06      	blt.n	800a1fe <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a1f0:	4b25      	ldr	r3, [pc, #148]	@ (800a288 <xTaskPriorityInherit+0xc4>)
 800a1f2:	681b      	ldr	r3, [r3, #0]
 800a1f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a1f6:	2238      	movs	r2, #56	@ 0x38
 800a1f8:	1ad2      	subs	r2, r2, r3
 800a1fa:	68bb      	ldr	r3, [r7, #8]
 800a1fc:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800a1fe:	68bb      	ldr	r3, [r7, #8]
 800a200:	6959      	ldr	r1, [r3, #20]
 800a202:	68bb      	ldr	r3, [r7, #8]
 800a204:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a206:	0013      	movs	r3, r2
 800a208:	009b      	lsls	r3, r3, #2
 800a20a:	189b      	adds	r3, r3, r2
 800a20c:	009b      	lsls	r3, r3, #2
 800a20e:	4a1f      	ldr	r2, [pc, #124]	@ (800a28c <xTaskPriorityInherit+0xc8>)
 800a210:	189b      	adds	r3, r3, r2
 800a212:	4299      	cmp	r1, r3
 800a214:	d122      	bne.n	800a25c <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a216:	68bb      	ldr	r3, [r7, #8]
 800a218:	3304      	adds	r3, #4
 800a21a:	0018      	movs	r0, r3
 800a21c:	f7fe fb13 	bl	8008846 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800a220:	4b19      	ldr	r3, [pc, #100]	@ (800a288 <xTaskPriorityInherit+0xc4>)
 800a222:	681b      	ldr	r3, [r3, #0]
 800a224:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a226:	68bb      	ldr	r3, [r7, #8]
 800a228:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800a22a:	68bb      	ldr	r3, [r7, #8]
 800a22c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a22e:	4b18      	ldr	r3, [pc, #96]	@ (800a290 <xTaskPriorityInherit+0xcc>)
 800a230:	681b      	ldr	r3, [r3, #0]
 800a232:	429a      	cmp	r2, r3
 800a234:	d903      	bls.n	800a23e <xTaskPriorityInherit+0x7a>
 800a236:	68bb      	ldr	r3, [r7, #8]
 800a238:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a23a:	4b15      	ldr	r3, [pc, #84]	@ (800a290 <xTaskPriorityInherit+0xcc>)
 800a23c:	601a      	str	r2, [r3, #0]
 800a23e:	68bb      	ldr	r3, [r7, #8]
 800a240:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a242:	0013      	movs	r3, r2
 800a244:	009b      	lsls	r3, r3, #2
 800a246:	189b      	adds	r3, r3, r2
 800a248:	009b      	lsls	r3, r3, #2
 800a24a:	4a10      	ldr	r2, [pc, #64]	@ (800a28c <xTaskPriorityInherit+0xc8>)
 800a24c:	189a      	adds	r2, r3, r2
 800a24e:	68bb      	ldr	r3, [r7, #8]
 800a250:	3304      	adds	r3, #4
 800a252:	0019      	movs	r1, r3
 800a254:	0010      	movs	r0, r2
 800a256:	f7fe fa9e 	bl	8008796 <vListInsertEnd>
 800a25a:	e004      	b.n	800a266 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800a25c:	4b0a      	ldr	r3, [pc, #40]	@ (800a288 <xTaskPriorityInherit+0xc4>)
 800a25e:	681b      	ldr	r3, [r3, #0]
 800a260:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a262:	68bb      	ldr	r3, [r7, #8]
 800a264:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800a266:	2301      	movs	r3, #1
 800a268:	60fb      	str	r3, [r7, #12]
 800a26a:	e008      	b.n	800a27e <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800a26c:	68bb      	ldr	r3, [r7, #8]
 800a26e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a270:	4b05      	ldr	r3, [pc, #20]	@ (800a288 <xTaskPriorityInherit+0xc4>)
 800a272:	681b      	ldr	r3, [r3, #0]
 800a274:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a276:	429a      	cmp	r2, r3
 800a278:	d201      	bcs.n	800a27e <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800a27a:	2301      	movs	r3, #1
 800a27c:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a27e:	68fb      	ldr	r3, [r7, #12]
	}
 800a280:	0018      	movs	r0, r3
 800a282:	46bd      	mov	sp, r7
 800a284:	b004      	add	sp, #16
 800a286:	bd80      	pop	{r7, pc}
 800a288:	20000c34 	.word	0x20000c34
 800a28c:	20000c38 	.word	0x20000c38
 800a290:	20001110 	.word	0x20001110

0800a294 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800a294:	b580      	push	{r7, lr}
 800a296:	b084      	sub	sp, #16
 800a298:	af00      	add	r7, sp, #0
 800a29a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800a2a0:	2300      	movs	r3, #0
 800a2a2:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	2b00      	cmp	r3, #0
 800a2a8:	d046      	beq.n	800a338 <xTaskPriorityDisinherit+0xa4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800a2aa:	4b26      	ldr	r3, [pc, #152]	@ (800a344 <xTaskPriorityDisinherit+0xb0>)
 800a2ac:	681b      	ldr	r3, [r3, #0]
 800a2ae:	68ba      	ldr	r2, [r7, #8]
 800a2b0:	429a      	cmp	r2, r3
 800a2b2:	d002      	beq.n	800a2ba <xTaskPriorityDisinherit+0x26>
 800a2b4:	b672      	cpsid	i
 800a2b6:	46c0      	nop			@ (mov r8, r8)
 800a2b8:	e7fd      	b.n	800a2b6 <xTaskPriorityDisinherit+0x22>
			configASSERT( pxTCB->uxMutexesHeld );
 800a2ba:	68bb      	ldr	r3, [r7, #8]
 800a2bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a2be:	2b00      	cmp	r3, #0
 800a2c0:	d102      	bne.n	800a2c8 <xTaskPriorityDisinherit+0x34>
 800a2c2:	b672      	cpsid	i
 800a2c4:	46c0      	nop			@ (mov r8, r8)
 800a2c6:	e7fd      	b.n	800a2c4 <xTaskPriorityDisinherit+0x30>
			( pxTCB->uxMutexesHeld )--;
 800a2c8:	68bb      	ldr	r3, [r7, #8]
 800a2ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a2cc:	1e5a      	subs	r2, r3, #1
 800a2ce:	68bb      	ldr	r3, [r7, #8]
 800a2d0:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a2d2:	68bb      	ldr	r3, [r7, #8]
 800a2d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a2d6:	68bb      	ldr	r3, [r7, #8]
 800a2d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a2da:	429a      	cmp	r2, r3
 800a2dc:	d02c      	beq.n	800a338 <xTaskPriorityDisinherit+0xa4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800a2de:	68bb      	ldr	r3, [r7, #8]
 800a2e0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a2e2:	2b00      	cmp	r3, #0
 800a2e4:	d128      	bne.n	800a338 <xTaskPriorityDisinherit+0xa4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a2e6:	68bb      	ldr	r3, [r7, #8]
 800a2e8:	3304      	adds	r3, #4
 800a2ea:	0018      	movs	r0, r3
 800a2ec:	f7fe faab 	bl	8008846 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a2f0:	68bb      	ldr	r3, [r7, #8]
 800a2f2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a2f4:	68bb      	ldr	r3, [r7, #8]
 800a2f6:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a2f8:	68bb      	ldr	r3, [r7, #8]
 800a2fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a2fc:	2238      	movs	r2, #56	@ 0x38
 800a2fe:	1ad2      	subs	r2, r2, r3
 800a300:	68bb      	ldr	r3, [r7, #8]
 800a302:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800a304:	68bb      	ldr	r3, [r7, #8]
 800a306:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a308:	4b0f      	ldr	r3, [pc, #60]	@ (800a348 <xTaskPriorityDisinherit+0xb4>)
 800a30a:	681b      	ldr	r3, [r3, #0]
 800a30c:	429a      	cmp	r2, r3
 800a30e:	d903      	bls.n	800a318 <xTaskPriorityDisinherit+0x84>
 800a310:	68bb      	ldr	r3, [r7, #8]
 800a312:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a314:	4b0c      	ldr	r3, [pc, #48]	@ (800a348 <xTaskPriorityDisinherit+0xb4>)
 800a316:	601a      	str	r2, [r3, #0]
 800a318:	68bb      	ldr	r3, [r7, #8]
 800a31a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a31c:	0013      	movs	r3, r2
 800a31e:	009b      	lsls	r3, r3, #2
 800a320:	189b      	adds	r3, r3, r2
 800a322:	009b      	lsls	r3, r3, #2
 800a324:	4a09      	ldr	r2, [pc, #36]	@ (800a34c <xTaskPriorityDisinherit+0xb8>)
 800a326:	189a      	adds	r2, r3, r2
 800a328:	68bb      	ldr	r3, [r7, #8]
 800a32a:	3304      	adds	r3, #4
 800a32c:	0019      	movs	r1, r3
 800a32e:	0010      	movs	r0, r2
 800a330:	f7fe fa31 	bl	8008796 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800a334:	2301      	movs	r3, #1
 800a336:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a338:	68fb      	ldr	r3, [r7, #12]
	}
 800a33a:	0018      	movs	r0, r3
 800a33c:	46bd      	mov	sp, r7
 800a33e:	b004      	add	sp, #16
 800a340:	bd80      	pop	{r7, pc}
 800a342:	46c0      	nop			@ (mov r8, r8)
 800a344:	20000c34 	.word	0x20000c34
 800a348:	20001110 	.word	0x20001110
 800a34c:	20000c38 	.word	0x20000c38

0800a350 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800a350:	b580      	push	{r7, lr}
 800a352:	b086      	sub	sp, #24
 800a354:	af00      	add	r7, sp, #0
 800a356:	6078      	str	r0, [r7, #4]
 800a358:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	613b      	str	r3, [r7, #16]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800a35e:	2301      	movs	r3, #1
 800a360:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	2b00      	cmp	r3, #0
 800a366:	d05a      	beq.n	800a41e <vTaskPriorityDisinheritAfterTimeout+0xce>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800a368:	693b      	ldr	r3, [r7, #16]
 800a36a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a36c:	2b00      	cmp	r3, #0
 800a36e:	d102      	bne.n	800a376 <vTaskPriorityDisinheritAfterTimeout+0x26>
 800a370:	b672      	cpsid	i
 800a372:	46c0      	nop			@ (mov r8, r8)
 800a374:	e7fd      	b.n	800a372 <vTaskPriorityDisinheritAfterTimeout+0x22>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800a376:	693b      	ldr	r3, [r7, #16]
 800a378:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a37a:	683a      	ldr	r2, [r7, #0]
 800a37c:	429a      	cmp	r2, r3
 800a37e:	d902      	bls.n	800a386 <vTaskPriorityDisinheritAfterTimeout+0x36>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800a380:	683b      	ldr	r3, [r7, #0]
 800a382:	617b      	str	r3, [r7, #20]
 800a384:	e002      	b.n	800a38c <vTaskPriorityDisinheritAfterTimeout+0x3c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800a386:	693b      	ldr	r3, [r7, #16]
 800a388:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a38a:	617b      	str	r3, [r7, #20]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800a38c:	693b      	ldr	r3, [r7, #16]
 800a38e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a390:	697a      	ldr	r2, [r7, #20]
 800a392:	429a      	cmp	r2, r3
 800a394:	d043      	beq.n	800a41e <vTaskPriorityDisinheritAfterTimeout+0xce>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800a396:	693b      	ldr	r3, [r7, #16]
 800a398:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a39a:	68fa      	ldr	r2, [r7, #12]
 800a39c:	429a      	cmp	r2, r3
 800a39e:	d13e      	bne.n	800a41e <vTaskPriorityDisinheritAfterTimeout+0xce>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800a3a0:	4b21      	ldr	r3, [pc, #132]	@ (800a428 <vTaskPriorityDisinheritAfterTimeout+0xd8>)
 800a3a2:	681b      	ldr	r3, [r3, #0]
 800a3a4:	693a      	ldr	r2, [r7, #16]
 800a3a6:	429a      	cmp	r2, r3
 800a3a8:	d102      	bne.n	800a3b0 <vTaskPriorityDisinheritAfterTimeout+0x60>
 800a3aa:	b672      	cpsid	i
 800a3ac:	46c0      	nop			@ (mov r8, r8)
 800a3ae:	e7fd      	b.n	800a3ac <vTaskPriorityDisinheritAfterTimeout+0x5c>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800a3b0:	693b      	ldr	r3, [r7, #16]
 800a3b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a3b4:	60bb      	str	r3, [r7, #8]
					pxTCB->uxPriority = uxPriorityToUse;
 800a3b6:	693b      	ldr	r3, [r7, #16]
 800a3b8:	697a      	ldr	r2, [r7, #20]
 800a3ba:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800a3bc:	693b      	ldr	r3, [r7, #16]
 800a3be:	699b      	ldr	r3, [r3, #24]
 800a3c0:	2b00      	cmp	r3, #0
 800a3c2:	db04      	blt.n	800a3ce <vTaskPriorityDisinheritAfterTimeout+0x7e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a3c4:	697b      	ldr	r3, [r7, #20]
 800a3c6:	2238      	movs	r2, #56	@ 0x38
 800a3c8:	1ad2      	subs	r2, r2, r3
 800a3ca:	693b      	ldr	r3, [r7, #16]
 800a3cc:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800a3ce:	693b      	ldr	r3, [r7, #16]
 800a3d0:	6959      	ldr	r1, [r3, #20]
 800a3d2:	68ba      	ldr	r2, [r7, #8]
 800a3d4:	0013      	movs	r3, r2
 800a3d6:	009b      	lsls	r3, r3, #2
 800a3d8:	189b      	adds	r3, r3, r2
 800a3da:	009b      	lsls	r3, r3, #2
 800a3dc:	4a13      	ldr	r2, [pc, #76]	@ (800a42c <vTaskPriorityDisinheritAfterTimeout+0xdc>)
 800a3de:	189b      	adds	r3, r3, r2
 800a3e0:	4299      	cmp	r1, r3
 800a3e2:	d11c      	bne.n	800a41e <vTaskPriorityDisinheritAfterTimeout+0xce>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a3e4:	693b      	ldr	r3, [r7, #16]
 800a3e6:	3304      	adds	r3, #4
 800a3e8:	0018      	movs	r0, r3
 800a3ea:	f7fe fa2c 	bl	8008846 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800a3ee:	693b      	ldr	r3, [r7, #16]
 800a3f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a3f2:	4b0f      	ldr	r3, [pc, #60]	@ (800a430 <vTaskPriorityDisinheritAfterTimeout+0xe0>)
 800a3f4:	681b      	ldr	r3, [r3, #0]
 800a3f6:	429a      	cmp	r2, r3
 800a3f8:	d903      	bls.n	800a402 <vTaskPriorityDisinheritAfterTimeout+0xb2>
 800a3fa:	693b      	ldr	r3, [r7, #16]
 800a3fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a3fe:	4b0c      	ldr	r3, [pc, #48]	@ (800a430 <vTaskPriorityDisinheritAfterTimeout+0xe0>)
 800a400:	601a      	str	r2, [r3, #0]
 800a402:	693b      	ldr	r3, [r7, #16]
 800a404:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a406:	0013      	movs	r3, r2
 800a408:	009b      	lsls	r3, r3, #2
 800a40a:	189b      	adds	r3, r3, r2
 800a40c:	009b      	lsls	r3, r3, #2
 800a40e:	4a07      	ldr	r2, [pc, #28]	@ (800a42c <vTaskPriorityDisinheritAfterTimeout+0xdc>)
 800a410:	189a      	adds	r2, r3, r2
 800a412:	693b      	ldr	r3, [r7, #16]
 800a414:	3304      	adds	r3, #4
 800a416:	0019      	movs	r1, r3
 800a418:	0010      	movs	r0, r2
 800a41a:	f7fe f9bc 	bl	8008796 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a41e:	46c0      	nop			@ (mov r8, r8)
 800a420:	46bd      	mov	sp, r7
 800a422:	b006      	add	sp, #24
 800a424:	bd80      	pop	{r7, pc}
 800a426:	46c0      	nop			@ (mov r8, r8)
 800a428:	20000c34 	.word	0x20000c34
 800a42c:	20000c38 	.word	0x20000c38
 800a430:	20001110 	.word	0x20001110

0800a434 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800a434:	b580      	push	{r7, lr}
 800a436:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800a438:	4b06      	ldr	r3, [pc, #24]	@ (800a454 <pvTaskIncrementMutexHeldCount+0x20>)
 800a43a:	681b      	ldr	r3, [r3, #0]
 800a43c:	2b00      	cmp	r3, #0
 800a43e:	d004      	beq.n	800a44a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800a440:	4b04      	ldr	r3, [pc, #16]	@ (800a454 <pvTaskIncrementMutexHeldCount+0x20>)
 800a442:	681b      	ldr	r3, [r3, #0]
 800a444:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a446:	3201      	adds	r2, #1
 800a448:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800a44a:	4b02      	ldr	r3, [pc, #8]	@ (800a454 <pvTaskIncrementMutexHeldCount+0x20>)
 800a44c:	681b      	ldr	r3, [r3, #0]
	}
 800a44e:	0018      	movs	r0, r3
 800a450:	46bd      	mov	sp, r7
 800a452:	bd80      	pop	{r7, pc}
 800a454:	20000c34 	.word	0x20000c34

0800a458 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a458:	b580      	push	{r7, lr}
 800a45a:	b084      	sub	sp, #16
 800a45c:	af00      	add	r7, sp, #0
 800a45e:	6078      	str	r0, [r7, #4]
 800a460:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a462:	4b21      	ldr	r3, [pc, #132]	@ (800a4e8 <prvAddCurrentTaskToDelayedList+0x90>)
 800a464:	681b      	ldr	r3, [r3, #0]
 800a466:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a468:	4b20      	ldr	r3, [pc, #128]	@ (800a4ec <prvAddCurrentTaskToDelayedList+0x94>)
 800a46a:	681b      	ldr	r3, [r3, #0]
 800a46c:	3304      	adds	r3, #4
 800a46e:	0018      	movs	r0, r3
 800a470:	f7fe f9e9 	bl	8008846 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	3301      	adds	r3, #1
 800a478:	d10b      	bne.n	800a492 <prvAddCurrentTaskToDelayedList+0x3a>
 800a47a:	683b      	ldr	r3, [r7, #0]
 800a47c:	2b00      	cmp	r3, #0
 800a47e:	d008      	beq.n	800a492 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a480:	4b1a      	ldr	r3, [pc, #104]	@ (800a4ec <prvAddCurrentTaskToDelayedList+0x94>)
 800a482:	681b      	ldr	r3, [r3, #0]
 800a484:	1d1a      	adds	r2, r3, #4
 800a486:	4b1a      	ldr	r3, [pc, #104]	@ (800a4f0 <prvAddCurrentTaskToDelayedList+0x98>)
 800a488:	0011      	movs	r1, r2
 800a48a:	0018      	movs	r0, r3
 800a48c:	f7fe f983 	bl	8008796 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a490:	e026      	b.n	800a4e0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a492:	68fa      	ldr	r2, [r7, #12]
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	18d3      	adds	r3, r2, r3
 800a498:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a49a:	4b14      	ldr	r3, [pc, #80]	@ (800a4ec <prvAddCurrentTaskToDelayedList+0x94>)
 800a49c:	681b      	ldr	r3, [r3, #0]
 800a49e:	68ba      	ldr	r2, [r7, #8]
 800a4a0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a4a2:	68ba      	ldr	r2, [r7, #8]
 800a4a4:	68fb      	ldr	r3, [r7, #12]
 800a4a6:	429a      	cmp	r2, r3
 800a4a8:	d209      	bcs.n	800a4be <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a4aa:	4b12      	ldr	r3, [pc, #72]	@ (800a4f4 <prvAddCurrentTaskToDelayedList+0x9c>)
 800a4ac:	681a      	ldr	r2, [r3, #0]
 800a4ae:	4b0f      	ldr	r3, [pc, #60]	@ (800a4ec <prvAddCurrentTaskToDelayedList+0x94>)
 800a4b0:	681b      	ldr	r3, [r3, #0]
 800a4b2:	3304      	adds	r3, #4
 800a4b4:	0019      	movs	r1, r3
 800a4b6:	0010      	movs	r0, r2
 800a4b8:	f7fe f98f 	bl	80087da <vListInsert>
}
 800a4bc:	e010      	b.n	800a4e0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a4be:	4b0e      	ldr	r3, [pc, #56]	@ (800a4f8 <prvAddCurrentTaskToDelayedList+0xa0>)
 800a4c0:	681a      	ldr	r2, [r3, #0]
 800a4c2:	4b0a      	ldr	r3, [pc, #40]	@ (800a4ec <prvAddCurrentTaskToDelayedList+0x94>)
 800a4c4:	681b      	ldr	r3, [r3, #0]
 800a4c6:	3304      	adds	r3, #4
 800a4c8:	0019      	movs	r1, r3
 800a4ca:	0010      	movs	r0, r2
 800a4cc:	f7fe f985 	bl	80087da <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a4d0:	4b0a      	ldr	r3, [pc, #40]	@ (800a4fc <prvAddCurrentTaskToDelayedList+0xa4>)
 800a4d2:	681b      	ldr	r3, [r3, #0]
 800a4d4:	68ba      	ldr	r2, [r7, #8]
 800a4d6:	429a      	cmp	r2, r3
 800a4d8:	d202      	bcs.n	800a4e0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800a4da:	4b08      	ldr	r3, [pc, #32]	@ (800a4fc <prvAddCurrentTaskToDelayedList+0xa4>)
 800a4dc:	68ba      	ldr	r2, [r7, #8]
 800a4de:	601a      	str	r2, [r3, #0]
}
 800a4e0:	46c0      	nop			@ (mov r8, r8)
 800a4e2:	46bd      	mov	sp, r7
 800a4e4:	b004      	add	sp, #16
 800a4e6:	bd80      	pop	{r7, pc}
 800a4e8:	2000110c 	.word	0x2000110c
 800a4ec:	20000c34 	.word	0x20000c34
 800a4f0:	200010f4 	.word	0x200010f4
 800a4f4:	200010c4 	.word	0x200010c4
 800a4f8:	200010c0 	.word	0x200010c0
 800a4fc:	20001128 	.word	0x20001128

0800a500 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800a500:	b590      	push	{r4, r7, lr}
 800a502:	b089      	sub	sp, #36	@ 0x24
 800a504:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800a506:	2300      	movs	r3, #0
 800a508:	60fb      	str	r3, [r7, #12]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800a50a:	f000 fad5 	bl	800aab8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800a50e:	4b18      	ldr	r3, [pc, #96]	@ (800a570 <xTimerCreateTimerTask+0x70>)
 800a510:	681b      	ldr	r3, [r3, #0]
 800a512:	2b00      	cmp	r3, #0
 800a514:	d020      	beq.n	800a558 <xTimerCreateTimerTask+0x58>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800a516:	2300      	movs	r3, #0
 800a518:	60bb      	str	r3, [r7, #8]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800a51a:	2300      	movs	r3, #0
 800a51c:	607b      	str	r3, [r7, #4]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800a51e:	003a      	movs	r2, r7
 800a520:	1d39      	adds	r1, r7, #4
 800a522:	2308      	movs	r3, #8
 800a524:	18fb      	adds	r3, r7, r3
 800a526:	0018      	movs	r0, r3
 800a528:	f7fe f8f4 	bl	8008714 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800a52c:	683c      	ldr	r4, [r7, #0]
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	68ba      	ldr	r2, [r7, #8]
 800a532:	4910      	ldr	r1, [pc, #64]	@ (800a574 <xTimerCreateTimerTask+0x74>)
 800a534:	4810      	ldr	r0, [pc, #64]	@ (800a578 <xTimerCreateTimerTask+0x78>)
 800a536:	9202      	str	r2, [sp, #8]
 800a538:	9301      	str	r3, [sp, #4]
 800a53a:	2302      	movs	r3, #2
 800a53c:	9300      	str	r3, [sp, #0]
 800a53e:	2300      	movs	r3, #0
 800a540:	0022      	movs	r2, r4
 800a542:	f7ff f86c 	bl	800961e <xTaskCreateStatic>
 800a546:	0002      	movs	r2, r0
 800a548:	4b0c      	ldr	r3, [pc, #48]	@ (800a57c <xTimerCreateTimerTask+0x7c>)
 800a54a:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800a54c:	4b0b      	ldr	r3, [pc, #44]	@ (800a57c <xTimerCreateTimerTask+0x7c>)
 800a54e:	681b      	ldr	r3, [r3, #0]
 800a550:	2b00      	cmp	r3, #0
 800a552:	d001      	beq.n	800a558 <xTimerCreateTimerTask+0x58>
			{
				xReturn = pdPASS;
 800a554:	2301      	movs	r3, #1
 800a556:	60fb      	str	r3, [r7, #12]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800a558:	68fb      	ldr	r3, [r7, #12]
 800a55a:	2b00      	cmp	r3, #0
 800a55c:	d102      	bne.n	800a564 <xTimerCreateTimerTask+0x64>
 800a55e:	b672      	cpsid	i
 800a560:	46c0      	nop			@ (mov r8, r8)
 800a562:	e7fd      	b.n	800a560 <xTimerCreateTimerTask+0x60>
	return xReturn;
 800a564:	68fb      	ldr	r3, [r7, #12]
}
 800a566:	0018      	movs	r0, r3
 800a568:	46bd      	mov	sp, r7
 800a56a:	b005      	add	sp, #20
 800a56c:	bd90      	pop	{r4, r7, pc}
 800a56e:	46c0      	nop			@ (mov r8, r8)
 800a570:	20001164 	.word	0x20001164
 800a574:	0800bd8c 	.word	0x0800bd8c
 800a578:	0800a6a5 	.word	0x0800a6a5
 800a57c:	20001168 	.word	0x20001168

0800a580 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800a580:	b590      	push	{r4, r7, lr}
 800a582:	b08b      	sub	sp, #44	@ 0x2c
 800a584:	af00      	add	r7, sp, #0
 800a586:	60f8      	str	r0, [r7, #12]
 800a588:	60b9      	str	r1, [r7, #8]
 800a58a:	607a      	str	r2, [r7, #4]
 800a58c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800a58e:	2300      	movs	r3, #0
 800a590:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800a592:	68fb      	ldr	r3, [r7, #12]
 800a594:	2b00      	cmp	r3, #0
 800a596:	d102      	bne.n	800a59e <xTimerGenericCommand+0x1e>
 800a598:	b672      	cpsid	i
 800a59a:	46c0      	nop			@ (mov r8, r8)
 800a59c:	e7fd      	b.n	800a59a <xTimerGenericCommand+0x1a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800a59e:	4b1d      	ldr	r3, [pc, #116]	@ (800a614 <xTimerGenericCommand+0x94>)
 800a5a0:	681b      	ldr	r3, [r3, #0]
 800a5a2:	2b00      	cmp	r3, #0
 800a5a4:	d030      	beq.n	800a608 <xTimerGenericCommand+0x88>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800a5a6:	2414      	movs	r4, #20
 800a5a8:	193b      	adds	r3, r7, r4
 800a5aa:	68ba      	ldr	r2, [r7, #8]
 800a5ac:	601a      	str	r2, [r3, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800a5ae:	193b      	adds	r3, r7, r4
 800a5b0:	687a      	ldr	r2, [r7, #4]
 800a5b2:	605a      	str	r2, [r3, #4]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800a5b4:	193b      	adds	r3, r7, r4
 800a5b6:	68fa      	ldr	r2, [r7, #12]
 800a5b8:	609a      	str	r2, [r3, #8]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800a5ba:	68bb      	ldr	r3, [r7, #8]
 800a5bc:	2b05      	cmp	r3, #5
 800a5be:	dc19      	bgt.n	800a5f4 <xTimerGenericCommand+0x74>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800a5c0:	f7ff fde4 	bl	800a18c <xTaskGetSchedulerState>
 800a5c4:	0003      	movs	r3, r0
 800a5c6:	2b02      	cmp	r3, #2
 800a5c8:	d109      	bne.n	800a5de <xTimerGenericCommand+0x5e>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800a5ca:	4b12      	ldr	r3, [pc, #72]	@ (800a614 <xTimerGenericCommand+0x94>)
 800a5cc:	6818      	ldr	r0, [r3, #0]
 800a5ce:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a5d0:	1939      	adds	r1, r7, r4
 800a5d2:	2300      	movs	r3, #0
 800a5d4:	f7fe faac 	bl	8008b30 <xQueueGenericSend>
 800a5d8:	0003      	movs	r3, r0
 800a5da:	627b      	str	r3, [r7, #36]	@ 0x24
 800a5dc:	e014      	b.n	800a608 <xTimerGenericCommand+0x88>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800a5de:	4b0d      	ldr	r3, [pc, #52]	@ (800a614 <xTimerGenericCommand+0x94>)
 800a5e0:	6818      	ldr	r0, [r3, #0]
 800a5e2:	2314      	movs	r3, #20
 800a5e4:	18f9      	adds	r1, r7, r3
 800a5e6:	2300      	movs	r3, #0
 800a5e8:	2200      	movs	r2, #0
 800a5ea:	f7fe faa1 	bl	8008b30 <xQueueGenericSend>
 800a5ee:	0003      	movs	r3, r0
 800a5f0:	627b      	str	r3, [r7, #36]	@ 0x24
 800a5f2:	e009      	b.n	800a608 <xTimerGenericCommand+0x88>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800a5f4:	4b07      	ldr	r3, [pc, #28]	@ (800a614 <xTimerGenericCommand+0x94>)
 800a5f6:	6818      	ldr	r0, [r3, #0]
 800a5f8:	683a      	ldr	r2, [r7, #0]
 800a5fa:	2314      	movs	r3, #20
 800a5fc:	18f9      	adds	r1, r7, r3
 800a5fe:	2300      	movs	r3, #0
 800a600:	f7fe fb5e 	bl	8008cc0 <xQueueGenericSendFromISR>
 800a604:	0003      	movs	r3, r0
 800a606:	627b      	str	r3, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800a608:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800a60a:	0018      	movs	r0, r3
 800a60c:	46bd      	mov	sp, r7
 800a60e:	b00b      	add	sp, #44	@ 0x2c
 800a610:	bd90      	pop	{r4, r7, pc}
 800a612:	46c0      	nop			@ (mov r8, r8)
 800a614:	20001164 	.word	0x20001164

0800a618 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800a618:	b580      	push	{r7, lr}
 800a61a:	b086      	sub	sp, #24
 800a61c:	af02      	add	r7, sp, #8
 800a61e:	6078      	str	r0, [r7, #4]
 800a620:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a622:	4b1f      	ldr	r3, [pc, #124]	@ (800a6a0 <prvProcessExpiredTimer+0x88>)
 800a624:	681b      	ldr	r3, [r3, #0]
 800a626:	68db      	ldr	r3, [r3, #12]
 800a628:	68db      	ldr	r3, [r3, #12]
 800a62a:	60fb      	str	r3, [r7, #12]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a62c:	68fb      	ldr	r3, [r7, #12]
 800a62e:	3304      	adds	r3, #4
 800a630:	0018      	movs	r0, r3
 800a632:	f7fe f908 	bl	8008846 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a636:	68fb      	ldr	r3, [r7, #12]
 800a638:	2228      	movs	r2, #40	@ 0x28
 800a63a:	5c9b      	ldrb	r3, [r3, r2]
 800a63c:	001a      	movs	r2, r3
 800a63e:	2304      	movs	r3, #4
 800a640:	4013      	ands	r3, r2
 800a642:	d01a      	beq.n	800a67a <prvProcessExpiredTimer+0x62>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800a644:	68fb      	ldr	r3, [r7, #12]
 800a646:	699a      	ldr	r2, [r3, #24]
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	18d1      	adds	r1, r2, r3
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	683a      	ldr	r2, [r7, #0]
 800a650:	68f8      	ldr	r0, [r7, #12]
 800a652:	f000 f8c7 	bl	800a7e4 <prvInsertTimerInActiveList>
 800a656:	1e03      	subs	r3, r0, #0
 800a658:	d018      	beq.n	800a68c <prvProcessExpiredTimer+0x74>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a65a:	687a      	ldr	r2, [r7, #4]
 800a65c:	68f8      	ldr	r0, [r7, #12]
 800a65e:	2300      	movs	r3, #0
 800a660:	9300      	str	r3, [sp, #0]
 800a662:	2300      	movs	r3, #0
 800a664:	2100      	movs	r1, #0
 800a666:	f7ff ff8b 	bl	800a580 <xTimerGenericCommand>
 800a66a:	0003      	movs	r3, r0
 800a66c:	60bb      	str	r3, [r7, #8]
			configASSERT( xResult );
 800a66e:	68bb      	ldr	r3, [r7, #8]
 800a670:	2b00      	cmp	r3, #0
 800a672:	d10b      	bne.n	800a68c <prvProcessExpiredTimer+0x74>
 800a674:	b672      	cpsid	i
 800a676:	46c0      	nop			@ (mov r8, r8)
 800a678:	e7fd      	b.n	800a676 <prvProcessExpiredTimer+0x5e>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a67a:	68fb      	ldr	r3, [r7, #12]
 800a67c:	2228      	movs	r2, #40	@ 0x28
 800a67e:	5c9b      	ldrb	r3, [r3, r2]
 800a680:	2201      	movs	r2, #1
 800a682:	4393      	bics	r3, r2
 800a684:	b2d9      	uxtb	r1, r3
 800a686:	68fb      	ldr	r3, [r7, #12]
 800a688:	2228      	movs	r2, #40	@ 0x28
 800a68a:	5499      	strb	r1, [r3, r2]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a68c:	68fb      	ldr	r3, [r7, #12]
 800a68e:	6a1b      	ldr	r3, [r3, #32]
 800a690:	68fa      	ldr	r2, [r7, #12]
 800a692:	0010      	movs	r0, r2
 800a694:	4798      	blx	r3
}
 800a696:	46c0      	nop			@ (mov r8, r8)
 800a698:	46bd      	mov	sp, r7
 800a69a:	b004      	add	sp, #16
 800a69c:	bd80      	pop	{r7, pc}
 800a69e:	46c0      	nop			@ (mov r8, r8)
 800a6a0:	2000115c 	.word	0x2000115c

0800a6a4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800a6a4:	b580      	push	{r7, lr}
 800a6a6:	b084      	sub	sp, #16
 800a6a8:	af00      	add	r7, sp, #0
 800a6aa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a6ac:	2308      	movs	r3, #8
 800a6ae:	18fb      	adds	r3, r7, r3
 800a6b0:	0018      	movs	r0, r3
 800a6b2:	f000 f855 	bl	800a760 <prvGetNextExpireTime>
 800a6b6:	0003      	movs	r3, r0
 800a6b8:	60fb      	str	r3, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800a6ba:	68ba      	ldr	r2, [r7, #8]
 800a6bc:	68fb      	ldr	r3, [r7, #12]
 800a6be:	0011      	movs	r1, r2
 800a6c0:	0018      	movs	r0, r3
 800a6c2:	f000 f805 	bl	800a6d0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800a6c6:	f000 f8cf 	bl	800a868 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a6ca:	46c0      	nop			@ (mov r8, r8)
 800a6cc:	e7ee      	b.n	800a6ac <prvTimerTask+0x8>
	...

0800a6d0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800a6d0:	b580      	push	{r7, lr}
 800a6d2:	b084      	sub	sp, #16
 800a6d4:	af00      	add	r7, sp, #0
 800a6d6:	6078      	str	r0, [r7, #4]
 800a6d8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800a6da:	f7ff f9c3 	bl	8009a64 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a6de:	2308      	movs	r3, #8
 800a6e0:	18fb      	adds	r3, r7, r3
 800a6e2:	0018      	movs	r0, r3
 800a6e4:	f000 f85e 	bl	800a7a4 <prvSampleTimeNow>
 800a6e8:	0003      	movs	r3, r0
 800a6ea:	60fb      	str	r3, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800a6ec:	68bb      	ldr	r3, [r7, #8]
 800a6ee:	2b00      	cmp	r3, #0
 800a6f0:	d12b      	bne.n	800a74a <prvProcessTimerOrBlockTask+0x7a>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800a6f2:	683b      	ldr	r3, [r7, #0]
 800a6f4:	2b00      	cmp	r3, #0
 800a6f6:	d10c      	bne.n	800a712 <prvProcessTimerOrBlockTask+0x42>
 800a6f8:	687a      	ldr	r2, [r7, #4]
 800a6fa:	68fb      	ldr	r3, [r7, #12]
 800a6fc:	429a      	cmp	r2, r3
 800a6fe:	d808      	bhi.n	800a712 <prvProcessTimerOrBlockTask+0x42>
			{
				( void ) xTaskResumeAll();
 800a700:	f7ff f9bc 	bl	8009a7c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800a704:	68fa      	ldr	r2, [r7, #12]
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	0011      	movs	r1, r2
 800a70a:	0018      	movs	r0, r3
 800a70c:	f7ff ff84 	bl	800a618 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800a710:	e01d      	b.n	800a74e <prvProcessTimerOrBlockTask+0x7e>
				if( xListWasEmpty != pdFALSE )
 800a712:	683b      	ldr	r3, [r7, #0]
 800a714:	2b00      	cmp	r3, #0
 800a716:	d008      	beq.n	800a72a <prvProcessTimerOrBlockTask+0x5a>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800a718:	4b0f      	ldr	r3, [pc, #60]	@ (800a758 <prvProcessTimerOrBlockTask+0x88>)
 800a71a:	681b      	ldr	r3, [r3, #0]
 800a71c:	681b      	ldr	r3, [r3, #0]
 800a71e:	2b00      	cmp	r3, #0
 800a720:	d101      	bne.n	800a726 <prvProcessTimerOrBlockTask+0x56>
 800a722:	2301      	movs	r3, #1
 800a724:	e000      	b.n	800a728 <prvProcessTimerOrBlockTask+0x58>
 800a726:	2300      	movs	r3, #0
 800a728:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800a72a:	4b0c      	ldr	r3, [pc, #48]	@ (800a75c <prvProcessTimerOrBlockTask+0x8c>)
 800a72c:	6818      	ldr	r0, [r3, #0]
 800a72e:	687a      	ldr	r2, [r7, #4]
 800a730:	68fb      	ldr	r3, [r7, #12]
 800a732:	1ad3      	subs	r3, r2, r3
 800a734:	683a      	ldr	r2, [r7, #0]
 800a736:	0019      	movs	r1, r3
 800a738:	f7fe ff3e 	bl	80095b8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800a73c:	f7ff f99e 	bl	8009a7c <xTaskResumeAll>
 800a740:	1e03      	subs	r3, r0, #0
 800a742:	d104      	bne.n	800a74e <prvProcessTimerOrBlockTask+0x7e>
					portYIELD_WITHIN_API();
 800a744:	f000 fa84 	bl	800ac50 <vPortYield>
}
 800a748:	e001      	b.n	800a74e <prvProcessTimerOrBlockTask+0x7e>
			( void ) xTaskResumeAll();
 800a74a:	f7ff f997 	bl	8009a7c <xTaskResumeAll>
}
 800a74e:	46c0      	nop			@ (mov r8, r8)
 800a750:	46bd      	mov	sp, r7
 800a752:	b004      	add	sp, #16
 800a754:	bd80      	pop	{r7, pc}
 800a756:	46c0      	nop			@ (mov r8, r8)
 800a758:	20001160 	.word	0x20001160
 800a75c:	20001164 	.word	0x20001164

0800a760 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800a760:	b580      	push	{r7, lr}
 800a762:	b084      	sub	sp, #16
 800a764:	af00      	add	r7, sp, #0
 800a766:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800a768:	4b0d      	ldr	r3, [pc, #52]	@ (800a7a0 <prvGetNextExpireTime+0x40>)
 800a76a:	681b      	ldr	r3, [r3, #0]
 800a76c:	681b      	ldr	r3, [r3, #0]
 800a76e:	2b00      	cmp	r3, #0
 800a770:	d101      	bne.n	800a776 <prvGetNextExpireTime+0x16>
 800a772:	2201      	movs	r2, #1
 800a774:	e000      	b.n	800a778 <prvGetNextExpireTime+0x18>
 800a776:	2200      	movs	r2, #0
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	681b      	ldr	r3, [r3, #0]
 800a780:	2b00      	cmp	r3, #0
 800a782:	d105      	bne.n	800a790 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a784:	4b06      	ldr	r3, [pc, #24]	@ (800a7a0 <prvGetNextExpireTime+0x40>)
 800a786:	681b      	ldr	r3, [r3, #0]
 800a788:	68db      	ldr	r3, [r3, #12]
 800a78a:	681b      	ldr	r3, [r3, #0]
 800a78c:	60fb      	str	r3, [r7, #12]
 800a78e:	e001      	b.n	800a794 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800a790:	2300      	movs	r3, #0
 800a792:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800a794:	68fb      	ldr	r3, [r7, #12]
}
 800a796:	0018      	movs	r0, r3
 800a798:	46bd      	mov	sp, r7
 800a79a:	b004      	add	sp, #16
 800a79c:	bd80      	pop	{r7, pc}
 800a79e:	46c0      	nop			@ (mov r8, r8)
 800a7a0:	2000115c 	.word	0x2000115c

0800a7a4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800a7a4:	b580      	push	{r7, lr}
 800a7a6:	b084      	sub	sp, #16
 800a7a8:	af00      	add	r7, sp, #0
 800a7aa:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800a7ac:	f7ff f9f2 	bl	8009b94 <xTaskGetTickCount>
 800a7b0:	0003      	movs	r3, r0
 800a7b2:	60fb      	str	r3, [r7, #12]

	if( xTimeNow < xLastTime )
 800a7b4:	4b0a      	ldr	r3, [pc, #40]	@ (800a7e0 <prvSampleTimeNow+0x3c>)
 800a7b6:	681b      	ldr	r3, [r3, #0]
 800a7b8:	68fa      	ldr	r2, [r7, #12]
 800a7ba:	429a      	cmp	r2, r3
 800a7bc:	d205      	bcs.n	800a7ca <prvSampleTimeNow+0x26>
	{
		prvSwitchTimerLists();
 800a7be:	f000 f91d 	bl	800a9fc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	2201      	movs	r2, #1
 800a7c6:	601a      	str	r2, [r3, #0]
 800a7c8:	e002      	b.n	800a7d0 <prvSampleTimeNow+0x2c>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	2200      	movs	r2, #0
 800a7ce:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800a7d0:	4b03      	ldr	r3, [pc, #12]	@ (800a7e0 <prvSampleTimeNow+0x3c>)
 800a7d2:	68fa      	ldr	r2, [r7, #12]
 800a7d4:	601a      	str	r2, [r3, #0]

	return xTimeNow;
 800a7d6:	68fb      	ldr	r3, [r7, #12]
}
 800a7d8:	0018      	movs	r0, r3
 800a7da:	46bd      	mov	sp, r7
 800a7dc:	b004      	add	sp, #16
 800a7de:	bd80      	pop	{r7, pc}
 800a7e0:	2000116c 	.word	0x2000116c

0800a7e4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800a7e4:	b580      	push	{r7, lr}
 800a7e6:	b086      	sub	sp, #24
 800a7e8:	af00      	add	r7, sp, #0
 800a7ea:	60f8      	str	r0, [r7, #12]
 800a7ec:	60b9      	str	r1, [r7, #8]
 800a7ee:	607a      	str	r2, [r7, #4]
 800a7f0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800a7f2:	2300      	movs	r3, #0
 800a7f4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800a7f6:	68fb      	ldr	r3, [r7, #12]
 800a7f8:	68ba      	ldr	r2, [r7, #8]
 800a7fa:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a7fc:	68fb      	ldr	r3, [r7, #12]
 800a7fe:	68fa      	ldr	r2, [r7, #12]
 800a800:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800a802:	68ba      	ldr	r2, [r7, #8]
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	429a      	cmp	r2, r3
 800a808:	d812      	bhi.n	800a830 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a80a:	687a      	ldr	r2, [r7, #4]
 800a80c:	683b      	ldr	r3, [r7, #0]
 800a80e:	1ad2      	subs	r2, r2, r3
 800a810:	68fb      	ldr	r3, [r7, #12]
 800a812:	699b      	ldr	r3, [r3, #24]
 800a814:	429a      	cmp	r2, r3
 800a816:	d302      	bcc.n	800a81e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800a818:	2301      	movs	r3, #1
 800a81a:	617b      	str	r3, [r7, #20]
 800a81c:	e01b      	b.n	800a856 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800a81e:	4b10      	ldr	r3, [pc, #64]	@ (800a860 <prvInsertTimerInActiveList+0x7c>)
 800a820:	681a      	ldr	r2, [r3, #0]
 800a822:	68fb      	ldr	r3, [r7, #12]
 800a824:	3304      	adds	r3, #4
 800a826:	0019      	movs	r1, r3
 800a828:	0010      	movs	r0, r2
 800a82a:	f7fd ffd6 	bl	80087da <vListInsert>
 800a82e:	e012      	b.n	800a856 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800a830:	687a      	ldr	r2, [r7, #4]
 800a832:	683b      	ldr	r3, [r7, #0]
 800a834:	429a      	cmp	r2, r3
 800a836:	d206      	bcs.n	800a846 <prvInsertTimerInActiveList+0x62>
 800a838:	68ba      	ldr	r2, [r7, #8]
 800a83a:	683b      	ldr	r3, [r7, #0]
 800a83c:	429a      	cmp	r2, r3
 800a83e:	d302      	bcc.n	800a846 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800a840:	2301      	movs	r3, #1
 800a842:	617b      	str	r3, [r7, #20]
 800a844:	e007      	b.n	800a856 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a846:	4b07      	ldr	r3, [pc, #28]	@ (800a864 <prvInsertTimerInActiveList+0x80>)
 800a848:	681a      	ldr	r2, [r3, #0]
 800a84a:	68fb      	ldr	r3, [r7, #12]
 800a84c:	3304      	adds	r3, #4
 800a84e:	0019      	movs	r1, r3
 800a850:	0010      	movs	r0, r2
 800a852:	f7fd ffc2 	bl	80087da <vListInsert>
		}
	}

	return xProcessTimerNow;
 800a856:	697b      	ldr	r3, [r7, #20]
}
 800a858:	0018      	movs	r0, r3
 800a85a:	46bd      	mov	sp, r7
 800a85c:	b006      	add	sp, #24
 800a85e:	bd80      	pop	{r7, pc}
 800a860:	20001160 	.word	0x20001160
 800a864:	2000115c 	.word	0x2000115c

0800a868 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800a868:	b590      	push	{r4, r7, lr}
 800a86a:	b08d      	sub	sp, #52	@ 0x34
 800a86c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a86e:	e0b1      	b.n	800a9d4 <prvProcessReceivedCommands+0x16c>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800a870:	2208      	movs	r2, #8
 800a872:	18bb      	adds	r3, r7, r2
 800a874:	681b      	ldr	r3, [r3, #0]
 800a876:	2b00      	cmp	r3, #0
 800a878:	da10      	bge.n	800a89c <prvProcessReceivedCommands+0x34>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800a87a:	18bb      	adds	r3, r7, r2
 800a87c:	3304      	adds	r3, #4
 800a87e:	627b      	str	r3, [r7, #36]	@ 0x24

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800a880:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a882:	2b00      	cmp	r3, #0
 800a884:	d102      	bne.n	800a88c <prvProcessReceivedCommands+0x24>
 800a886:	b672      	cpsid	i
 800a888:	46c0      	nop			@ (mov r8, r8)
 800a88a:	e7fd      	b.n	800a888 <prvProcessReceivedCommands+0x20>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800a88c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a88e:	681a      	ldr	r2, [r3, #0]
 800a890:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a892:	6858      	ldr	r0, [r3, #4]
 800a894:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a896:	689b      	ldr	r3, [r3, #8]
 800a898:	0019      	movs	r1, r3
 800a89a:	4790      	blx	r2
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800a89c:	2208      	movs	r2, #8
 800a89e:	18bb      	adds	r3, r7, r2
 800a8a0:	681b      	ldr	r3, [r3, #0]
 800a8a2:	2b00      	cmp	r3, #0
 800a8a4:	da00      	bge.n	800a8a8 <prvProcessReceivedCommands+0x40>
 800a8a6:	e095      	b.n	800a9d4 <prvProcessReceivedCommands+0x16c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800a8a8:	18bb      	adds	r3, r7, r2
 800a8aa:	689b      	ldr	r3, [r3, #8]
 800a8ac:	623b      	str	r3, [r7, #32]

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800a8ae:	6a3b      	ldr	r3, [r7, #32]
 800a8b0:	695b      	ldr	r3, [r3, #20]
 800a8b2:	2b00      	cmp	r3, #0
 800a8b4:	d004      	beq.n	800a8c0 <prvProcessReceivedCommands+0x58>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a8b6:	6a3b      	ldr	r3, [r7, #32]
 800a8b8:	3304      	adds	r3, #4
 800a8ba:	0018      	movs	r0, r3
 800a8bc:	f7fd ffc3 	bl	8008846 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a8c0:	1d3b      	adds	r3, r7, #4
 800a8c2:	0018      	movs	r0, r3
 800a8c4:	f7ff ff6e 	bl	800a7a4 <prvSampleTimeNow>
 800a8c8:	0003      	movs	r3, r0
 800a8ca:	61fb      	str	r3, [r7, #28]

			switch( xMessage.xMessageID )
 800a8cc:	2308      	movs	r3, #8
 800a8ce:	18fb      	adds	r3, r7, r3
 800a8d0:	681b      	ldr	r3, [r3, #0]
 800a8d2:	2b09      	cmp	r3, #9
 800a8d4:	d900      	bls.n	800a8d8 <prvProcessReceivedCommands+0x70>
 800a8d6:	e07a      	b.n	800a9ce <prvProcessReceivedCommands+0x166>
 800a8d8:	009a      	lsls	r2, r3, #2
 800a8da:	4b46      	ldr	r3, [pc, #280]	@ (800a9f4 <prvProcessReceivedCommands+0x18c>)
 800a8dc:	18d3      	adds	r3, r2, r3
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	469f      	mov	pc, r3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a8e2:	6a3b      	ldr	r3, [r7, #32]
 800a8e4:	2228      	movs	r2, #40	@ 0x28
 800a8e6:	5c9b      	ldrb	r3, [r3, r2]
 800a8e8:	2201      	movs	r2, #1
 800a8ea:	4313      	orrs	r3, r2
 800a8ec:	b2d9      	uxtb	r1, r3
 800a8ee:	6a3b      	ldr	r3, [r7, #32]
 800a8f0:	2228      	movs	r2, #40	@ 0x28
 800a8f2:	5499      	strb	r1, [r3, r2]
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800a8f4:	2408      	movs	r4, #8
 800a8f6:	193b      	adds	r3, r7, r4
 800a8f8:	685a      	ldr	r2, [r3, #4]
 800a8fa:	6a3b      	ldr	r3, [r7, #32]
 800a8fc:	699b      	ldr	r3, [r3, #24]
 800a8fe:	18d1      	adds	r1, r2, r3
 800a900:	193b      	adds	r3, r7, r4
 800a902:	685b      	ldr	r3, [r3, #4]
 800a904:	69fa      	ldr	r2, [r7, #28]
 800a906:	6a38      	ldr	r0, [r7, #32]
 800a908:	f7ff ff6c 	bl	800a7e4 <prvInsertTimerInActiveList>
 800a90c:	1e03      	subs	r3, r0, #0
 800a90e:	d060      	beq.n	800a9d2 <prvProcessReceivedCommands+0x16a>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a910:	6a3b      	ldr	r3, [r7, #32]
 800a912:	6a1b      	ldr	r3, [r3, #32]
 800a914:	6a3a      	ldr	r2, [r7, #32]
 800a916:	0010      	movs	r0, r2
 800a918:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a91a:	6a3b      	ldr	r3, [r7, #32]
 800a91c:	2228      	movs	r2, #40	@ 0x28
 800a91e:	5c9b      	ldrb	r3, [r3, r2]
 800a920:	001a      	movs	r2, r3
 800a922:	2304      	movs	r3, #4
 800a924:	4013      	ands	r3, r2
 800a926:	d054      	beq.n	800a9d2 <prvProcessReceivedCommands+0x16a>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800a928:	193b      	adds	r3, r7, r4
 800a92a:	685a      	ldr	r2, [r3, #4]
 800a92c:	6a3b      	ldr	r3, [r7, #32]
 800a92e:	699b      	ldr	r3, [r3, #24]
 800a930:	18d2      	adds	r2, r2, r3
 800a932:	6a38      	ldr	r0, [r7, #32]
 800a934:	2300      	movs	r3, #0
 800a936:	9300      	str	r3, [sp, #0]
 800a938:	2300      	movs	r3, #0
 800a93a:	2100      	movs	r1, #0
 800a93c:	f7ff fe20 	bl	800a580 <xTimerGenericCommand>
 800a940:	0003      	movs	r3, r0
 800a942:	61bb      	str	r3, [r7, #24]
							configASSERT( xResult );
 800a944:	69bb      	ldr	r3, [r7, #24]
 800a946:	2b00      	cmp	r3, #0
 800a948:	d143      	bne.n	800a9d2 <prvProcessReceivedCommands+0x16a>
 800a94a:	b672      	cpsid	i
 800a94c:	46c0      	nop			@ (mov r8, r8)
 800a94e:	e7fd      	b.n	800a94c <prvProcessReceivedCommands+0xe4>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a950:	6a3b      	ldr	r3, [r7, #32]
 800a952:	2228      	movs	r2, #40	@ 0x28
 800a954:	5c9b      	ldrb	r3, [r3, r2]
 800a956:	2201      	movs	r2, #1
 800a958:	4393      	bics	r3, r2
 800a95a:	b2d9      	uxtb	r1, r3
 800a95c:	6a3b      	ldr	r3, [r7, #32]
 800a95e:	2228      	movs	r2, #40	@ 0x28
 800a960:	5499      	strb	r1, [r3, r2]
					break;
 800a962:	e037      	b.n	800a9d4 <prvProcessReceivedCommands+0x16c>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a964:	6a3b      	ldr	r3, [r7, #32]
 800a966:	2228      	movs	r2, #40	@ 0x28
 800a968:	5c9b      	ldrb	r3, [r3, r2]
 800a96a:	2201      	movs	r2, #1
 800a96c:	4313      	orrs	r3, r2
 800a96e:	b2d9      	uxtb	r1, r3
 800a970:	6a3b      	ldr	r3, [r7, #32]
 800a972:	2228      	movs	r2, #40	@ 0x28
 800a974:	5499      	strb	r1, [r3, r2]
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800a976:	2308      	movs	r3, #8
 800a978:	18fb      	adds	r3, r7, r3
 800a97a:	685a      	ldr	r2, [r3, #4]
 800a97c:	6a3b      	ldr	r3, [r7, #32]
 800a97e:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800a980:	6a3b      	ldr	r3, [r7, #32]
 800a982:	699b      	ldr	r3, [r3, #24]
 800a984:	2b00      	cmp	r3, #0
 800a986:	d102      	bne.n	800a98e <prvProcessReceivedCommands+0x126>
 800a988:	b672      	cpsid	i
 800a98a:	46c0      	nop			@ (mov r8, r8)
 800a98c:	e7fd      	b.n	800a98a <prvProcessReceivedCommands+0x122>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800a98e:	6a3b      	ldr	r3, [r7, #32]
 800a990:	699a      	ldr	r2, [r3, #24]
 800a992:	69fb      	ldr	r3, [r7, #28]
 800a994:	18d1      	adds	r1, r2, r3
 800a996:	69fb      	ldr	r3, [r7, #28]
 800a998:	69fa      	ldr	r2, [r7, #28]
 800a99a:	6a38      	ldr	r0, [r7, #32]
 800a99c:	f7ff ff22 	bl	800a7e4 <prvInsertTimerInActiveList>
					break;
 800a9a0:	e018      	b.n	800a9d4 <prvProcessReceivedCommands+0x16c>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800a9a2:	6a3b      	ldr	r3, [r7, #32]
 800a9a4:	2228      	movs	r2, #40	@ 0x28
 800a9a6:	5c9b      	ldrb	r3, [r3, r2]
 800a9a8:	001a      	movs	r2, r3
 800a9aa:	2302      	movs	r3, #2
 800a9ac:	4013      	ands	r3, r2
 800a9ae:	d104      	bne.n	800a9ba <prvProcessReceivedCommands+0x152>
						{
							vPortFree( pxTimer );
 800a9b0:	6a3b      	ldr	r3, [r7, #32]
 800a9b2:	0018      	movs	r0, r3
 800a9b4:	f000 faa4 	bl	800af00 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800a9b8:	e00c      	b.n	800a9d4 <prvProcessReceivedCommands+0x16c>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a9ba:	6a3b      	ldr	r3, [r7, #32]
 800a9bc:	2228      	movs	r2, #40	@ 0x28
 800a9be:	5c9b      	ldrb	r3, [r3, r2]
 800a9c0:	2201      	movs	r2, #1
 800a9c2:	4393      	bics	r3, r2
 800a9c4:	b2d9      	uxtb	r1, r3
 800a9c6:	6a3b      	ldr	r3, [r7, #32]
 800a9c8:	2228      	movs	r2, #40	@ 0x28
 800a9ca:	5499      	strb	r1, [r3, r2]
					break;
 800a9cc:	e002      	b.n	800a9d4 <prvProcessReceivedCommands+0x16c>

				default	:
					/* Don't expect to get here. */
					break;
 800a9ce:	46c0      	nop			@ (mov r8, r8)
 800a9d0:	e000      	b.n	800a9d4 <prvProcessReceivedCommands+0x16c>
					break;
 800a9d2:	46c0      	nop			@ (mov r8, r8)
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a9d4:	4b08      	ldr	r3, [pc, #32]	@ (800a9f8 <prvProcessReceivedCommands+0x190>)
 800a9d6:	681b      	ldr	r3, [r3, #0]
 800a9d8:	2208      	movs	r2, #8
 800a9da:	18b9      	adds	r1, r7, r2
 800a9dc:	2200      	movs	r2, #0
 800a9de:	0018      	movs	r0, r3
 800a9e0:	f7fe fa4d 	bl	8008e7e <xQueueReceive>
 800a9e4:	1e03      	subs	r3, r0, #0
 800a9e6:	d000      	beq.n	800a9ea <prvProcessReceivedCommands+0x182>
 800a9e8:	e742      	b.n	800a870 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800a9ea:	46c0      	nop			@ (mov r8, r8)
 800a9ec:	46c0      	nop			@ (mov r8, r8)
 800a9ee:	46bd      	mov	sp, r7
 800a9f0:	b00b      	add	sp, #44	@ 0x2c
 800a9f2:	bd90      	pop	{r4, r7, pc}
 800a9f4:	0800bf34 	.word	0x0800bf34
 800a9f8:	20001164 	.word	0x20001164

0800a9fc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800a9fc:	b580      	push	{r7, lr}
 800a9fe:	b088      	sub	sp, #32
 800aa00:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800aa02:	e042      	b.n	800aa8a <prvSwitchTimerLists+0x8e>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800aa04:	4b2a      	ldr	r3, [pc, #168]	@ (800aab0 <prvSwitchTimerLists+0xb4>)
 800aa06:	681b      	ldr	r3, [r3, #0]
 800aa08:	68db      	ldr	r3, [r3, #12]
 800aa0a:	681b      	ldr	r3, [r3, #0]
 800aa0c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800aa0e:	4b28      	ldr	r3, [pc, #160]	@ (800aab0 <prvSwitchTimerLists+0xb4>)
 800aa10:	681b      	ldr	r3, [r3, #0]
 800aa12:	68db      	ldr	r3, [r3, #12]
 800aa14:	68db      	ldr	r3, [r3, #12]
 800aa16:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800aa18:	68fb      	ldr	r3, [r7, #12]
 800aa1a:	3304      	adds	r3, #4
 800aa1c:	0018      	movs	r0, r3
 800aa1e:	f7fd ff12 	bl	8008846 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800aa22:	68fb      	ldr	r3, [r7, #12]
 800aa24:	6a1b      	ldr	r3, [r3, #32]
 800aa26:	68fa      	ldr	r2, [r7, #12]
 800aa28:	0010      	movs	r0, r2
 800aa2a:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800aa2c:	68fb      	ldr	r3, [r7, #12]
 800aa2e:	2228      	movs	r2, #40	@ 0x28
 800aa30:	5c9b      	ldrb	r3, [r3, r2]
 800aa32:	001a      	movs	r2, r3
 800aa34:	2304      	movs	r3, #4
 800aa36:	4013      	ands	r3, r2
 800aa38:	d027      	beq.n	800aa8a <prvSwitchTimerLists+0x8e>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800aa3a:	68fb      	ldr	r3, [r7, #12]
 800aa3c:	699b      	ldr	r3, [r3, #24]
 800aa3e:	693a      	ldr	r2, [r7, #16]
 800aa40:	18d3      	adds	r3, r2, r3
 800aa42:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800aa44:	68ba      	ldr	r2, [r7, #8]
 800aa46:	693b      	ldr	r3, [r7, #16]
 800aa48:	429a      	cmp	r2, r3
 800aa4a:	d90e      	bls.n	800aa6a <prvSwitchTimerLists+0x6e>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800aa4c:	68fb      	ldr	r3, [r7, #12]
 800aa4e:	68ba      	ldr	r2, [r7, #8]
 800aa50:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800aa52:	68fb      	ldr	r3, [r7, #12]
 800aa54:	68fa      	ldr	r2, [r7, #12]
 800aa56:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800aa58:	4b15      	ldr	r3, [pc, #84]	@ (800aab0 <prvSwitchTimerLists+0xb4>)
 800aa5a:	681a      	ldr	r2, [r3, #0]
 800aa5c:	68fb      	ldr	r3, [r7, #12]
 800aa5e:	3304      	adds	r3, #4
 800aa60:	0019      	movs	r1, r3
 800aa62:	0010      	movs	r0, r2
 800aa64:	f7fd feb9 	bl	80087da <vListInsert>
 800aa68:	e00f      	b.n	800aa8a <prvSwitchTimerLists+0x8e>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800aa6a:	693a      	ldr	r2, [r7, #16]
 800aa6c:	68f8      	ldr	r0, [r7, #12]
 800aa6e:	2300      	movs	r3, #0
 800aa70:	9300      	str	r3, [sp, #0]
 800aa72:	2300      	movs	r3, #0
 800aa74:	2100      	movs	r1, #0
 800aa76:	f7ff fd83 	bl	800a580 <xTimerGenericCommand>
 800aa7a:	0003      	movs	r3, r0
 800aa7c:	607b      	str	r3, [r7, #4]
				configASSERT( xResult );
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	2b00      	cmp	r3, #0
 800aa82:	d102      	bne.n	800aa8a <prvSwitchTimerLists+0x8e>
 800aa84:	b672      	cpsid	i
 800aa86:	46c0      	nop			@ (mov r8, r8)
 800aa88:	e7fd      	b.n	800aa86 <prvSwitchTimerLists+0x8a>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800aa8a:	4b09      	ldr	r3, [pc, #36]	@ (800aab0 <prvSwitchTimerLists+0xb4>)
 800aa8c:	681b      	ldr	r3, [r3, #0]
 800aa8e:	681b      	ldr	r3, [r3, #0]
 800aa90:	2b00      	cmp	r3, #0
 800aa92:	d1b7      	bne.n	800aa04 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800aa94:	4b06      	ldr	r3, [pc, #24]	@ (800aab0 <prvSwitchTimerLists+0xb4>)
 800aa96:	681b      	ldr	r3, [r3, #0]
 800aa98:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800aa9a:	4b06      	ldr	r3, [pc, #24]	@ (800aab4 <prvSwitchTimerLists+0xb8>)
 800aa9c:	681a      	ldr	r2, [r3, #0]
 800aa9e:	4b04      	ldr	r3, [pc, #16]	@ (800aab0 <prvSwitchTimerLists+0xb4>)
 800aaa0:	601a      	str	r2, [r3, #0]
	pxOverflowTimerList = pxTemp;
 800aaa2:	4b04      	ldr	r3, [pc, #16]	@ (800aab4 <prvSwitchTimerLists+0xb8>)
 800aaa4:	697a      	ldr	r2, [r7, #20]
 800aaa6:	601a      	str	r2, [r3, #0]
}
 800aaa8:	46c0      	nop			@ (mov r8, r8)
 800aaaa:	46bd      	mov	sp, r7
 800aaac:	b006      	add	sp, #24
 800aaae:	bd80      	pop	{r7, pc}
 800aab0:	2000115c 	.word	0x2000115c
 800aab4:	20001160 	.word	0x20001160

0800aab8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800aab8:	b580      	push	{r7, lr}
 800aaba:	b082      	sub	sp, #8
 800aabc:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800aabe:	f000 f8d7 	bl	800ac70 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800aac2:	4b16      	ldr	r3, [pc, #88]	@ (800ab1c <prvCheckForValidListAndQueue+0x64>)
 800aac4:	681b      	ldr	r3, [r3, #0]
 800aac6:	2b00      	cmp	r3, #0
 800aac8:	d123      	bne.n	800ab12 <prvCheckForValidListAndQueue+0x5a>
		{
			vListInitialise( &xActiveTimerList1 );
 800aaca:	4b15      	ldr	r3, [pc, #84]	@ (800ab20 <prvCheckForValidListAndQueue+0x68>)
 800aacc:	0018      	movs	r0, r3
 800aace:	f7fd fe39 	bl	8008744 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800aad2:	4b14      	ldr	r3, [pc, #80]	@ (800ab24 <prvCheckForValidListAndQueue+0x6c>)
 800aad4:	0018      	movs	r0, r3
 800aad6:	f7fd fe35 	bl	8008744 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800aada:	4b13      	ldr	r3, [pc, #76]	@ (800ab28 <prvCheckForValidListAndQueue+0x70>)
 800aadc:	4a10      	ldr	r2, [pc, #64]	@ (800ab20 <prvCheckForValidListAndQueue+0x68>)
 800aade:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800aae0:	4b12      	ldr	r3, [pc, #72]	@ (800ab2c <prvCheckForValidListAndQueue+0x74>)
 800aae2:	4a10      	ldr	r2, [pc, #64]	@ (800ab24 <prvCheckForValidListAndQueue+0x6c>)
 800aae4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800aae6:	4b12      	ldr	r3, [pc, #72]	@ (800ab30 <prvCheckForValidListAndQueue+0x78>)
 800aae8:	4a12      	ldr	r2, [pc, #72]	@ (800ab34 <prvCheckForValidListAndQueue+0x7c>)
 800aaea:	2100      	movs	r1, #0
 800aaec:	9100      	str	r1, [sp, #0]
 800aaee:	2110      	movs	r1, #16
 800aaf0:	200a      	movs	r0, #10
 800aaf2:	f7fd ff25 	bl	8008940 <xQueueGenericCreateStatic>
 800aaf6:	0002      	movs	r2, r0
 800aaf8:	4b08      	ldr	r3, [pc, #32]	@ (800ab1c <prvCheckForValidListAndQueue+0x64>)
 800aafa:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800aafc:	4b07      	ldr	r3, [pc, #28]	@ (800ab1c <prvCheckForValidListAndQueue+0x64>)
 800aafe:	681b      	ldr	r3, [r3, #0]
 800ab00:	2b00      	cmp	r3, #0
 800ab02:	d006      	beq.n	800ab12 <prvCheckForValidListAndQueue+0x5a>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800ab04:	4b05      	ldr	r3, [pc, #20]	@ (800ab1c <prvCheckForValidListAndQueue+0x64>)
 800ab06:	681b      	ldr	r3, [r3, #0]
 800ab08:	4a0b      	ldr	r2, [pc, #44]	@ (800ab38 <prvCheckForValidListAndQueue+0x80>)
 800ab0a:	0011      	movs	r1, r2
 800ab0c:	0018      	movs	r0, r3
 800ab0e:	f7fe fd01 	bl	8009514 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800ab12:	f000 f8bf 	bl	800ac94 <vPortExitCritical>
}
 800ab16:	46c0      	nop			@ (mov r8, r8)
 800ab18:	46bd      	mov	sp, r7
 800ab1a:	bd80      	pop	{r7, pc}
 800ab1c:	20001164 	.word	0x20001164
 800ab20:	20001134 	.word	0x20001134
 800ab24:	20001148 	.word	0x20001148
 800ab28:	2000115c 	.word	0x2000115c
 800ab2c:	20001160 	.word	0x20001160
 800ab30:	20001210 	.word	0x20001210
 800ab34:	20001170 	.word	0x20001170
 800ab38:	0800bd94 	.word	0x0800bd94

0800ab3c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800ab3c:	b580      	push	{r7, lr}
 800ab3e:	b084      	sub	sp, #16
 800ab40:	af00      	add	r7, sp, #0
 800ab42:	60f8      	str	r0, [r7, #12]
 800ab44:	60b9      	str	r1, [r7, #8]
 800ab46:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 800ab48:	68fb      	ldr	r3, [r7, #12]
 800ab4a:	3b04      	subs	r3, #4
 800ab4c:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800ab4e:	68fb      	ldr	r3, [r7, #12]
 800ab50:	2280      	movs	r2, #128	@ 0x80
 800ab52:	0452      	lsls	r2, r2, #17
 800ab54:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ab56:	68fb      	ldr	r3, [r7, #12]
 800ab58:	3b04      	subs	r3, #4
 800ab5a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 800ab5c:	68ba      	ldr	r2, [r7, #8]
 800ab5e:	68fb      	ldr	r3, [r7, #12]
 800ab60:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ab62:	68fb      	ldr	r3, [r7, #12]
 800ab64:	3b04      	subs	r3, #4
 800ab66:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800ab68:	4a08      	ldr	r2, [pc, #32]	@ (800ab8c <pxPortInitialiseStack+0x50>)
 800ab6a:	68fb      	ldr	r3, [r7, #12]
 800ab6c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800ab6e:	68fb      	ldr	r3, [r7, #12]
 800ab70:	3b14      	subs	r3, #20
 800ab72:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800ab74:	687a      	ldr	r2, [r7, #4]
 800ab76:	68fb      	ldr	r3, [r7, #12]
 800ab78:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8; /* R11..R4. */
 800ab7a:	68fb      	ldr	r3, [r7, #12]
 800ab7c:	3b20      	subs	r3, #32
 800ab7e:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800ab80:	68fb      	ldr	r3, [r7, #12]
}
 800ab82:	0018      	movs	r0, r3
 800ab84:	46bd      	mov	sp, r7
 800ab86:	b004      	add	sp, #16
 800ab88:	bd80      	pop	{r7, pc}
 800ab8a:	46c0      	nop			@ (mov r8, r8)
 800ab8c:	0800ab91 	.word	0x0800ab91

0800ab90 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800ab90:	b580      	push	{r7, lr}
 800ab92:	b082      	sub	sp, #8
 800ab94:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800ab96:	2300      	movs	r3, #0
 800ab98:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800ab9a:	4b08      	ldr	r3, [pc, #32]	@ (800abbc <prvTaskExitError+0x2c>)
 800ab9c:	681b      	ldr	r3, [r3, #0]
 800ab9e:	3301      	adds	r3, #1
 800aba0:	d002      	beq.n	800aba8 <prvTaskExitError+0x18>
 800aba2:	b672      	cpsid	i
 800aba4:	46c0      	nop			@ (mov r8, r8)
 800aba6:	e7fd      	b.n	800aba4 <prvTaskExitError+0x14>
	portDISABLE_INTERRUPTS();
 800aba8:	b672      	cpsid	i
	while( ulDummy == 0 )
 800abaa:	46c0      	nop			@ (mov r8, r8)
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	2b00      	cmp	r3, #0
 800abb0:	d0fc      	beq.n	800abac <prvTaskExitError+0x1c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800abb2:	46c0      	nop			@ (mov r8, r8)
 800abb4:	46c0      	nop			@ (mov r8, r8)
 800abb6:	46bd      	mov	sp, r7
 800abb8:	b002      	add	sp, #8
 800abba:	bd80      	pop	{r7, pc}
 800abbc:	200000e8 	.word	0x200000e8

0800abc0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
 800abc0:	b580      	push	{r7, lr}
 800abc2:	af00      	add	r7, sp, #0
	/* This function is no longer used, but retained for backward
	compatibility. */
}
 800abc4:	46c0      	nop			@ (mov r8, r8)
 800abc6:	46bd      	mov	sp, r7
 800abc8:	bd80      	pop	{r7, pc}
 800abca:	0000      	movs	r0, r0
 800abcc:	0000      	movs	r0, r0
	...

0800abd0 <vPortStartFirstTask>:
void vPortStartFirstTask( void )
{
	/* The MSP stack is not reset as, unlike on M3/4 parts, there is no vector
	table offset register that can be used to locate the initial stack value.
	Not all M0 parts have the application vector table at address 0. */
	__asm volatile(
 800abd0:	4a0b      	ldr	r2, [pc, #44]	@ (800ac00 <pxCurrentTCBConst2>)
 800abd2:	6813      	ldr	r3, [r2, #0]
 800abd4:	6818      	ldr	r0, [r3, #0]
 800abd6:	3020      	adds	r0, #32
 800abd8:	f380 8809 	msr	PSP, r0
 800abdc:	2002      	movs	r0, #2
 800abde:	f380 8814 	msr	CONTROL, r0
 800abe2:	f3bf 8f6f 	isb	sy
 800abe6:	bc3f      	pop	{r0, r1, r2, r3, r4, r5}
 800abe8:	46ae      	mov	lr, r5
 800abea:	bc08      	pop	{r3}
 800abec:	bc04      	pop	{r2}
 800abee:	b662      	cpsie	i
 800abf0:	4718      	bx	r3
 800abf2:	46c0      	nop			@ (mov r8, r8)
 800abf4:	46c0      	nop			@ (mov r8, r8)
 800abf6:	46c0      	nop			@ (mov r8, r8)
 800abf8:	46c0      	nop			@ (mov r8, r8)
 800abfa:	46c0      	nop			@ (mov r8, r8)
 800abfc:	46c0      	nop			@ (mov r8, r8)
 800abfe:	46c0      	nop			@ (mov r8, r8)

0800ac00 <pxCurrentTCBConst2>:
 800ac00:	20000c34 	.word	0x20000c34
	"	bx   r3						\n" /* Finally, jump to the user defined task code. */
	"								\n"
	"	.align 4					\n"
	"pxCurrentTCBConst2: .word pxCurrentTCB	  "
				  );
}
 800ac04:	46c0      	nop			@ (mov r8, r8)
 800ac06:	46c0      	nop			@ (mov r8, r8)

0800ac08 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800ac08:	b580      	push	{r7, lr}
 800ac0a:	af00      	add	r7, sp, #0
	/* Make PendSV, CallSV and SysTick the same priority as the kernel. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800ac0c:	4b0e      	ldr	r3, [pc, #56]	@ (800ac48 <xPortStartScheduler+0x40>)
 800ac0e:	681a      	ldr	r2, [r3, #0]
 800ac10:	4b0d      	ldr	r3, [pc, #52]	@ (800ac48 <xPortStartScheduler+0x40>)
 800ac12:	21ff      	movs	r1, #255	@ 0xff
 800ac14:	0409      	lsls	r1, r1, #16
 800ac16:	430a      	orrs	r2, r1
 800ac18:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800ac1a:	4b0b      	ldr	r3, [pc, #44]	@ (800ac48 <xPortStartScheduler+0x40>)
 800ac1c:	681a      	ldr	r2, [r3, #0]
 800ac1e:	4b0a      	ldr	r3, [pc, #40]	@ (800ac48 <xPortStartScheduler+0x40>)
 800ac20:	21ff      	movs	r1, #255	@ 0xff
 800ac22:	0609      	lsls	r1, r1, #24
 800ac24:	430a      	orrs	r2, r1
 800ac26:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800ac28:	f000 f898 	bl	800ad5c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800ac2c:	4b07      	ldr	r3, [pc, #28]	@ (800ac4c <xPortStartScheduler+0x44>)
 800ac2e:	2200      	movs	r2, #0
 800ac30:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	vPortStartFirstTask();
 800ac32:	f7ff ffcd 	bl	800abd0 <vPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800ac36:	f7ff f86b 	bl	8009d10 <vTaskSwitchContext>
	prvTaskExitError();
 800ac3a:	f7ff ffa9 	bl	800ab90 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800ac3e:	2300      	movs	r3, #0
}
 800ac40:	0018      	movs	r0, r3
 800ac42:	46bd      	mov	sp, r7
 800ac44:	bd80      	pop	{r7, pc}
 800ac46:	46c0      	nop			@ (mov r8, r8)
 800ac48:	e000ed20 	.word	0xe000ed20
 800ac4c:	200000e8 	.word	0x200000e8

0800ac50 <vPortYield>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
 800ac50:	b580      	push	{r7, lr}
 800ac52:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800ac54:	4b05      	ldr	r3, [pc, #20]	@ (800ac6c <vPortYield+0x1c>)
 800ac56:	2280      	movs	r2, #128	@ 0x80
 800ac58:	0552      	lsls	r2, r2, #21
 800ac5a:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" ::: "memory" );
 800ac5c:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 800ac60:	f3bf 8f6f 	isb	sy
}
 800ac64:	46c0      	nop			@ (mov r8, r8)
 800ac66:	46bd      	mov	sp, r7
 800ac68:	bd80      	pop	{r7, pc}
 800ac6a:	46c0      	nop			@ (mov r8, r8)
 800ac6c:	e000ed04 	.word	0xe000ed04

0800ac70 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800ac70:	b580      	push	{r7, lr}
 800ac72:	af00      	add	r7, sp, #0
	portDISABLE_INTERRUPTS();
 800ac74:	b672      	cpsid	i
	uxCriticalNesting++;
 800ac76:	4b06      	ldr	r3, [pc, #24]	@ (800ac90 <vPortEnterCritical+0x20>)
 800ac78:	681b      	ldr	r3, [r3, #0]
 800ac7a:	1c5a      	adds	r2, r3, #1
 800ac7c:	4b04      	ldr	r3, [pc, #16]	@ (800ac90 <vPortEnterCritical+0x20>)
 800ac7e:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" ::: "memory" );
 800ac80:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 800ac84:	f3bf 8f6f 	isb	sy
}
 800ac88:	46c0      	nop			@ (mov r8, r8)
 800ac8a:	46bd      	mov	sp, r7
 800ac8c:	bd80      	pop	{r7, pc}
 800ac8e:	46c0      	nop			@ (mov r8, r8)
 800ac90:	200000e8 	.word	0x200000e8

0800ac94 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800ac94:	b580      	push	{r7, lr}
 800ac96:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800ac98:	4b09      	ldr	r3, [pc, #36]	@ (800acc0 <vPortExitCritical+0x2c>)
 800ac9a:	681b      	ldr	r3, [r3, #0]
 800ac9c:	2b00      	cmp	r3, #0
 800ac9e:	d102      	bne.n	800aca6 <vPortExitCritical+0x12>
 800aca0:	b672      	cpsid	i
 800aca2:	46c0      	nop			@ (mov r8, r8)
 800aca4:	e7fd      	b.n	800aca2 <vPortExitCritical+0xe>
	uxCriticalNesting--;
 800aca6:	4b06      	ldr	r3, [pc, #24]	@ (800acc0 <vPortExitCritical+0x2c>)
 800aca8:	681b      	ldr	r3, [r3, #0]
 800acaa:	1e5a      	subs	r2, r3, #1
 800acac:	4b04      	ldr	r3, [pc, #16]	@ (800acc0 <vPortExitCritical+0x2c>)
 800acae:	601a      	str	r2, [r3, #0]
	if( uxCriticalNesting == 0 )
 800acb0:	4b03      	ldr	r3, [pc, #12]	@ (800acc0 <vPortExitCritical+0x2c>)
 800acb2:	681b      	ldr	r3, [r3, #0]
 800acb4:	2b00      	cmp	r3, #0
 800acb6:	d100      	bne.n	800acba <vPortExitCritical+0x26>
	{
		portENABLE_INTERRUPTS();
 800acb8:	b662      	cpsie	i
	}
}
 800acba:	46c0      	nop			@ (mov r8, r8)
 800acbc:	46bd      	mov	sp, r7
 800acbe:	bd80      	pop	{r7, pc}
 800acc0:	200000e8 	.word	0x200000e8

0800acc4 <ulSetInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

uint32_t ulSetInterruptMaskFromISR( void )
{
	__asm volatile(
 800acc4:	f3ef 8010 	mrs	r0, PRIMASK
 800acc8:	b672      	cpsid	i
 800acca:	4770      	bx	lr
					" mrs r0, PRIMASK	\n"
					" cpsid i			\n"
					" bx lr				  "
					::: "memory"
				  );
}
 800accc:	46c0      	nop			@ (mov r8, r8)
 800acce:	0018      	movs	r0, r3

0800acd0 <vClearInterruptMaskFromISR>:
/*-----------------------------------------------------------*/

void vClearInterruptMaskFromISR( __attribute__( ( unused ) ) uint32_t ulMask )
{
	__asm volatile(
 800acd0:	f380 8810 	msr	PRIMASK, r0
 800acd4:	4770      	bx	lr
					" msr PRIMASK, r0	\n"
					" bx lr				  "
					::: "memory"
				  );
}
 800acd6:	46c0      	nop			@ (mov r8, r8)
	...

0800ace0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800ace0:	f3ef 8009 	mrs	r0, PSP
 800ace4:	4b0e      	ldr	r3, [pc, #56]	@ (800ad20 <pxCurrentTCBConst>)
 800ace6:	681a      	ldr	r2, [r3, #0]
 800ace8:	3820      	subs	r0, #32
 800acea:	6010      	str	r0, [r2, #0]
 800acec:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 800acee:	4644      	mov	r4, r8
 800acf0:	464d      	mov	r5, r9
 800acf2:	4656      	mov	r6, sl
 800acf4:	465f      	mov	r7, fp
 800acf6:	c0f0      	stmia	r0!, {r4, r5, r6, r7}
 800acf8:	b508      	push	{r3, lr}
 800acfa:	b672      	cpsid	i
 800acfc:	f7ff f808 	bl	8009d10 <vTaskSwitchContext>
 800ad00:	b662      	cpsie	i
 800ad02:	bc0c      	pop	{r2, r3}
 800ad04:	6811      	ldr	r1, [r2, #0]
 800ad06:	6808      	ldr	r0, [r1, #0]
 800ad08:	3010      	adds	r0, #16
 800ad0a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 800ad0c:	46a0      	mov	r8, r4
 800ad0e:	46a9      	mov	r9, r5
 800ad10:	46b2      	mov	sl, r6
 800ad12:	46bb      	mov	fp, r7
 800ad14:	f380 8809 	msr	PSP, r0
 800ad18:	3820      	subs	r0, #32
 800ad1a:	c8f0      	ldmia	r0!, {r4, r5, r6, r7}
 800ad1c:	4718      	bx	r3
 800ad1e:	46c0      	nop			@ (mov r8, r8)

0800ad20 <pxCurrentTCBConst>:
 800ad20:	20000c34 	.word	0x20000c34
	"	bx r3								\n"
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	  "
	);
}
 800ad24:	46c0      	nop			@ (mov r8, r8)
 800ad26:	46c0      	nop			@ (mov r8, r8)

0800ad28 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800ad28:	b580      	push	{r7, lr}
 800ad2a:	b082      	sub	sp, #8
 800ad2c:	af00      	add	r7, sp, #0
uint32_t ulPreviousMask;

	ulPreviousMask = portSET_INTERRUPT_MASK_FROM_ISR();
 800ad2e:	f7ff ffc9 	bl	800acc4 <ulSetInterruptMaskFromISR>
 800ad32:	0003      	movs	r3, r0
 800ad34:	607b      	str	r3, [r7, #4]
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800ad36:	f7fe ff3b 	bl	8009bb0 <xTaskIncrementTick>
 800ad3a:	1e03      	subs	r3, r0, #0
 800ad3c:	d003      	beq.n	800ad46 <xPortSysTickHandler+0x1e>
		{
			/* Pend a context switch. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800ad3e:	4b06      	ldr	r3, [pc, #24]	@ (800ad58 <xPortSysTickHandler+0x30>)
 800ad40:	2280      	movs	r2, #128	@ 0x80
 800ad42:	0552      	lsls	r2, r2, #21
 800ad44:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( ulPreviousMask );
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	0018      	movs	r0, r3
 800ad4a:	f7ff ffc1 	bl	800acd0 <vClearInterruptMaskFromISR>
}
 800ad4e:	46c0      	nop			@ (mov r8, r8)
 800ad50:	46bd      	mov	sp, r7
 800ad52:	b002      	add	sp, #8
 800ad54:	bd80      	pop	{r7, pc}
 800ad56:	46c0      	nop			@ (mov r8, r8)
 800ad58:	e000ed04 	.word	0xe000ed04

0800ad5c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800ad5c:	b580      	push	{r7, lr}
 800ad5e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR;
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and reset the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800ad60:	4b0b      	ldr	r3, [pc, #44]	@ (800ad90 <vPortSetupTimerInterrupt+0x34>)
 800ad62:	2200      	movs	r2, #0
 800ad64:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800ad66:	4b0b      	ldr	r3, [pc, #44]	@ (800ad94 <vPortSetupTimerInterrupt+0x38>)
 800ad68:	2200      	movs	r2, #0
 800ad6a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800ad6c:	4b0a      	ldr	r3, [pc, #40]	@ (800ad98 <vPortSetupTimerInterrupt+0x3c>)
 800ad6e:	681b      	ldr	r3, [r3, #0]
 800ad70:	22fa      	movs	r2, #250	@ 0xfa
 800ad72:	0091      	lsls	r1, r2, #2
 800ad74:	0018      	movs	r0, r3
 800ad76:	f7f5 f9d9 	bl	800012c <__udivsi3>
 800ad7a:	0003      	movs	r3, r0
 800ad7c:	001a      	movs	r2, r3
 800ad7e:	4b07      	ldr	r3, [pc, #28]	@ (800ad9c <vPortSetupTimerInterrupt+0x40>)
 800ad80:	3a01      	subs	r2, #1
 800ad82:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
 800ad84:	4b02      	ldr	r3, [pc, #8]	@ (800ad90 <vPortSetupTimerInterrupt+0x34>)
 800ad86:	2207      	movs	r2, #7
 800ad88:	601a      	str	r2, [r3, #0]
}
 800ad8a:	46c0      	nop			@ (mov r8, r8)
 800ad8c:	46bd      	mov	sp, r7
 800ad8e:	bd80      	pop	{r7, pc}
 800ad90:	e000e010 	.word	0xe000e010
 800ad94:	e000e018 	.word	0xe000e018
 800ad98:	200000c4 	.word	0x200000c4
 800ad9c:	e000e014 	.word	0xe000e014

0800ada0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800ada0:	b580      	push	{r7, lr}
 800ada2:	b086      	sub	sp, #24
 800ada4:	af00      	add	r7, sp, #0
 800ada6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800ada8:	2300      	movs	r3, #0
 800adaa:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 800adac:	f7fe fe5a 	bl	8009a64 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800adb0:	4b4d      	ldr	r3, [pc, #308]	@ (800aee8 <pvPortMalloc+0x148>)
 800adb2:	681b      	ldr	r3, [r3, #0]
 800adb4:	2b00      	cmp	r3, #0
 800adb6:	d101      	bne.n	800adbc <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800adb8:	f000 f8f2 	bl	800afa0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800adbc:	4b4b      	ldr	r3, [pc, #300]	@ (800aeec <pvPortMalloc+0x14c>)
 800adbe:	681b      	ldr	r3, [r3, #0]
 800adc0:	687a      	ldr	r2, [r7, #4]
 800adc2:	4013      	ands	r3, r2
 800adc4:	d000      	beq.n	800adc8 <pvPortMalloc+0x28>
 800adc6:	e080      	b.n	800aeca <pvPortMalloc+0x12a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	2b00      	cmp	r3, #0
 800adcc:	d013      	beq.n	800adf6 <pvPortMalloc+0x56>
			{
				xWantedSize += xHeapStructSize;
 800adce:	2208      	movs	r2, #8
 800add0:	687b      	ldr	r3, [r7, #4]
 800add2:	189b      	adds	r3, r3, r2
 800add4:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	2207      	movs	r2, #7
 800adda:	4013      	ands	r3, r2
 800addc:	d00b      	beq.n	800adf6 <pvPortMalloc+0x56>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	2207      	movs	r2, #7
 800ade2:	4393      	bics	r3, r2
 800ade4:	3308      	adds	r3, #8
 800ade6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	2207      	movs	r2, #7
 800adec:	4013      	ands	r3, r2
 800adee:	d002      	beq.n	800adf6 <pvPortMalloc+0x56>
 800adf0:	b672      	cpsid	i
 800adf2:	46c0      	nop			@ (mov r8, r8)
 800adf4:	e7fd      	b.n	800adf2 <pvPortMalloc+0x52>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800adf6:	687b      	ldr	r3, [r7, #4]
 800adf8:	2b00      	cmp	r3, #0
 800adfa:	d066      	beq.n	800aeca <pvPortMalloc+0x12a>
 800adfc:	4b3c      	ldr	r3, [pc, #240]	@ (800aef0 <pvPortMalloc+0x150>)
 800adfe:	681b      	ldr	r3, [r3, #0]
 800ae00:	687a      	ldr	r2, [r7, #4]
 800ae02:	429a      	cmp	r2, r3
 800ae04:	d861      	bhi.n	800aeca <pvPortMalloc+0x12a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800ae06:	4b3b      	ldr	r3, [pc, #236]	@ (800aef4 <pvPortMalloc+0x154>)
 800ae08:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 800ae0a:	4b3a      	ldr	r3, [pc, #232]	@ (800aef4 <pvPortMalloc+0x154>)
 800ae0c:	681b      	ldr	r3, [r3, #0]
 800ae0e:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ae10:	e004      	b.n	800ae1c <pvPortMalloc+0x7c>
				{
					pxPreviousBlock = pxBlock;
 800ae12:	697b      	ldr	r3, [r7, #20]
 800ae14:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 800ae16:	697b      	ldr	r3, [r7, #20]
 800ae18:	681b      	ldr	r3, [r3, #0]
 800ae1a:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ae1c:	697b      	ldr	r3, [r7, #20]
 800ae1e:	685b      	ldr	r3, [r3, #4]
 800ae20:	687a      	ldr	r2, [r7, #4]
 800ae22:	429a      	cmp	r2, r3
 800ae24:	d903      	bls.n	800ae2e <pvPortMalloc+0x8e>
 800ae26:	697b      	ldr	r3, [r7, #20]
 800ae28:	681b      	ldr	r3, [r3, #0]
 800ae2a:	2b00      	cmp	r3, #0
 800ae2c:	d1f1      	bne.n	800ae12 <pvPortMalloc+0x72>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800ae2e:	4b2e      	ldr	r3, [pc, #184]	@ (800aee8 <pvPortMalloc+0x148>)
 800ae30:	681b      	ldr	r3, [r3, #0]
 800ae32:	697a      	ldr	r2, [r7, #20]
 800ae34:	429a      	cmp	r2, r3
 800ae36:	d048      	beq.n	800aeca <pvPortMalloc+0x12a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800ae38:	693b      	ldr	r3, [r7, #16]
 800ae3a:	681b      	ldr	r3, [r3, #0]
 800ae3c:	2208      	movs	r2, #8
 800ae3e:	189b      	adds	r3, r3, r2
 800ae40:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800ae42:	697b      	ldr	r3, [r7, #20]
 800ae44:	681a      	ldr	r2, [r3, #0]
 800ae46:	693b      	ldr	r3, [r7, #16]
 800ae48:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800ae4a:	697b      	ldr	r3, [r7, #20]
 800ae4c:	685a      	ldr	r2, [r3, #4]
 800ae4e:	687b      	ldr	r3, [r7, #4]
 800ae50:	1ad2      	subs	r2, r2, r3
 800ae52:	2308      	movs	r3, #8
 800ae54:	005b      	lsls	r3, r3, #1
 800ae56:	429a      	cmp	r2, r3
 800ae58:	d917      	bls.n	800ae8a <pvPortMalloc+0xea>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800ae5a:	697a      	ldr	r2, [r7, #20]
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	18d3      	adds	r3, r2, r3
 800ae60:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ae62:	68bb      	ldr	r3, [r7, #8]
 800ae64:	2207      	movs	r2, #7
 800ae66:	4013      	ands	r3, r2
 800ae68:	d002      	beq.n	800ae70 <pvPortMalloc+0xd0>
 800ae6a:	b672      	cpsid	i
 800ae6c:	46c0      	nop			@ (mov r8, r8)
 800ae6e:	e7fd      	b.n	800ae6c <pvPortMalloc+0xcc>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800ae70:	697b      	ldr	r3, [r7, #20]
 800ae72:	685a      	ldr	r2, [r3, #4]
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	1ad2      	subs	r2, r2, r3
 800ae78:	68bb      	ldr	r3, [r7, #8]
 800ae7a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800ae7c:	697b      	ldr	r3, [r7, #20]
 800ae7e:	687a      	ldr	r2, [r7, #4]
 800ae80:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800ae82:	68bb      	ldr	r3, [r7, #8]
 800ae84:	0018      	movs	r0, r3
 800ae86:	f000 f8eb 	bl	800b060 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800ae8a:	4b19      	ldr	r3, [pc, #100]	@ (800aef0 <pvPortMalloc+0x150>)
 800ae8c:	681a      	ldr	r2, [r3, #0]
 800ae8e:	697b      	ldr	r3, [r7, #20]
 800ae90:	685b      	ldr	r3, [r3, #4]
 800ae92:	1ad2      	subs	r2, r2, r3
 800ae94:	4b16      	ldr	r3, [pc, #88]	@ (800aef0 <pvPortMalloc+0x150>)
 800ae96:	601a      	str	r2, [r3, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800ae98:	4b15      	ldr	r3, [pc, #84]	@ (800aef0 <pvPortMalloc+0x150>)
 800ae9a:	681a      	ldr	r2, [r3, #0]
 800ae9c:	4b16      	ldr	r3, [pc, #88]	@ (800aef8 <pvPortMalloc+0x158>)
 800ae9e:	681b      	ldr	r3, [r3, #0]
 800aea0:	429a      	cmp	r2, r3
 800aea2:	d203      	bcs.n	800aeac <pvPortMalloc+0x10c>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800aea4:	4b12      	ldr	r3, [pc, #72]	@ (800aef0 <pvPortMalloc+0x150>)
 800aea6:	681a      	ldr	r2, [r3, #0]
 800aea8:	4b13      	ldr	r3, [pc, #76]	@ (800aef8 <pvPortMalloc+0x158>)
 800aeaa:	601a      	str	r2, [r3, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800aeac:	697b      	ldr	r3, [r7, #20]
 800aeae:	685a      	ldr	r2, [r3, #4]
 800aeb0:	4b0e      	ldr	r3, [pc, #56]	@ (800aeec <pvPortMalloc+0x14c>)
 800aeb2:	681b      	ldr	r3, [r3, #0]
 800aeb4:	431a      	orrs	r2, r3
 800aeb6:	697b      	ldr	r3, [r7, #20]
 800aeb8:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800aeba:	697b      	ldr	r3, [r7, #20]
 800aebc:	2200      	movs	r2, #0
 800aebe:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800aec0:	4b0e      	ldr	r3, [pc, #56]	@ (800aefc <pvPortMalloc+0x15c>)
 800aec2:	681b      	ldr	r3, [r3, #0]
 800aec4:	1c5a      	adds	r2, r3, #1
 800aec6:	4b0d      	ldr	r3, [pc, #52]	@ (800aefc <pvPortMalloc+0x15c>)
 800aec8:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800aeca:	f7fe fdd7 	bl	8009a7c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800aece:	68fb      	ldr	r3, [r7, #12]
 800aed0:	2207      	movs	r2, #7
 800aed2:	4013      	ands	r3, r2
 800aed4:	d002      	beq.n	800aedc <pvPortMalloc+0x13c>
 800aed6:	b672      	cpsid	i
 800aed8:	46c0      	nop			@ (mov r8, r8)
 800aeda:	e7fd      	b.n	800aed8 <pvPortMalloc+0x138>
	return pvReturn;
 800aedc:	68fb      	ldr	r3, [r7, #12]
}
 800aede:	0018      	movs	r0, r3
 800aee0:	46bd      	mov	sp, r7
 800aee2:	b006      	add	sp, #24
 800aee4:	bd80      	pop	{r7, pc}
 800aee6:	46c0      	nop			@ (mov r8, r8)
 800aee8:	20001e68 	.word	0x20001e68
 800aeec:	20001e7c 	.word	0x20001e7c
 800aef0:	20001e6c 	.word	0x20001e6c
 800aef4:	20001e60 	.word	0x20001e60
 800aef8:	20001e70 	.word	0x20001e70
 800aefc:	20001e74 	.word	0x20001e74

0800af00 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800af00:	b580      	push	{r7, lr}
 800af02:	b084      	sub	sp, #16
 800af04:	af00      	add	r7, sp, #0
 800af06:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	2b00      	cmp	r3, #0
 800af10:	d03c      	beq.n	800af8c <vPortFree+0x8c>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800af12:	2308      	movs	r3, #8
 800af14:	425b      	negs	r3, r3
 800af16:	68fa      	ldr	r2, [r7, #12]
 800af18:	18d3      	adds	r3, r2, r3
 800af1a:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800af1c:	68fb      	ldr	r3, [r7, #12]
 800af1e:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800af20:	68bb      	ldr	r3, [r7, #8]
 800af22:	685a      	ldr	r2, [r3, #4]
 800af24:	4b1b      	ldr	r3, [pc, #108]	@ (800af94 <vPortFree+0x94>)
 800af26:	681b      	ldr	r3, [r3, #0]
 800af28:	4013      	ands	r3, r2
 800af2a:	d102      	bne.n	800af32 <vPortFree+0x32>
 800af2c:	b672      	cpsid	i
 800af2e:	46c0      	nop			@ (mov r8, r8)
 800af30:	e7fd      	b.n	800af2e <vPortFree+0x2e>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800af32:	68bb      	ldr	r3, [r7, #8]
 800af34:	681b      	ldr	r3, [r3, #0]
 800af36:	2b00      	cmp	r3, #0
 800af38:	d002      	beq.n	800af40 <vPortFree+0x40>
 800af3a:	b672      	cpsid	i
 800af3c:	46c0      	nop			@ (mov r8, r8)
 800af3e:	e7fd      	b.n	800af3c <vPortFree+0x3c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800af40:	68bb      	ldr	r3, [r7, #8]
 800af42:	685a      	ldr	r2, [r3, #4]
 800af44:	4b13      	ldr	r3, [pc, #76]	@ (800af94 <vPortFree+0x94>)
 800af46:	681b      	ldr	r3, [r3, #0]
 800af48:	4013      	ands	r3, r2
 800af4a:	d01f      	beq.n	800af8c <vPortFree+0x8c>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800af4c:	68bb      	ldr	r3, [r7, #8]
 800af4e:	681b      	ldr	r3, [r3, #0]
 800af50:	2b00      	cmp	r3, #0
 800af52:	d11b      	bne.n	800af8c <vPortFree+0x8c>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800af54:	68bb      	ldr	r3, [r7, #8]
 800af56:	685a      	ldr	r2, [r3, #4]
 800af58:	4b0e      	ldr	r3, [pc, #56]	@ (800af94 <vPortFree+0x94>)
 800af5a:	681b      	ldr	r3, [r3, #0]
 800af5c:	43db      	mvns	r3, r3
 800af5e:	401a      	ands	r2, r3
 800af60:	68bb      	ldr	r3, [r7, #8]
 800af62:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800af64:	f7fe fd7e 	bl	8009a64 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800af68:	68bb      	ldr	r3, [r7, #8]
 800af6a:	685a      	ldr	r2, [r3, #4]
 800af6c:	4b0a      	ldr	r3, [pc, #40]	@ (800af98 <vPortFree+0x98>)
 800af6e:	681b      	ldr	r3, [r3, #0]
 800af70:	18d2      	adds	r2, r2, r3
 800af72:	4b09      	ldr	r3, [pc, #36]	@ (800af98 <vPortFree+0x98>)
 800af74:	601a      	str	r2, [r3, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800af76:	68bb      	ldr	r3, [r7, #8]
 800af78:	0018      	movs	r0, r3
 800af7a:	f000 f871 	bl	800b060 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800af7e:	4b07      	ldr	r3, [pc, #28]	@ (800af9c <vPortFree+0x9c>)
 800af80:	681b      	ldr	r3, [r3, #0]
 800af82:	1c5a      	adds	r2, r3, #1
 800af84:	4b05      	ldr	r3, [pc, #20]	@ (800af9c <vPortFree+0x9c>)
 800af86:	601a      	str	r2, [r3, #0]
				}
				( void ) xTaskResumeAll();
 800af88:	f7fe fd78 	bl	8009a7c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800af8c:	46c0      	nop			@ (mov r8, r8)
 800af8e:	46bd      	mov	sp, r7
 800af90:	b004      	add	sp, #16
 800af92:	bd80      	pop	{r7, pc}
 800af94:	20001e7c 	.word	0x20001e7c
 800af98:	20001e6c 	.word	0x20001e6c
 800af9c:	20001e78 	.word	0x20001e78

0800afa0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800afa0:	b580      	push	{r7, lr}
 800afa2:	b084      	sub	sp, #16
 800afa4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800afa6:	23c0      	movs	r3, #192	@ 0xc0
 800afa8:	011b      	lsls	r3, r3, #4
 800afaa:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800afac:	4b26      	ldr	r3, [pc, #152]	@ (800b048 <prvHeapInit+0xa8>)
 800afae:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800afb0:	68fb      	ldr	r3, [r7, #12]
 800afb2:	2207      	movs	r2, #7
 800afb4:	4013      	ands	r3, r2
 800afb6:	d00c      	beq.n	800afd2 <prvHeapInit+0x32>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800afb8:	68fb      	ldr	r3, [r7, #12]
 800afba:	3307      	adds	r3, #7
 800afbc:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800afbe:	68fb      	ldr	r3, [r7, #12]
 800afc0:	2207      	movs	r2, #7
 800afc2:	4393      	bics	r3, r2
 800afc4:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800afc6:	68ba      	ldr	r2, [r7, #8]
 800afc8:	68fb      	ldr	r3, [r7, #12]
 800afca:	1ad2      	subs	r2, r2, r3
 800afcc:	4b1e      	ldr	r3, [pc, #120]	@ (800b048 <prvHeapInit+0xa8>)
 800afce:	18d3      	adds	r3, r2, r3
 800afd0:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800afd2:	68fb      	ldr	r3, [r7, #12]
 800afd4:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800afd6:	4b1d      	ldr	r3, [pc, #116]	@ (800b04c <prvHeapInit+0xac>)
 800afd8:	687a      	ldr	r2, [r7, #4]
 800afda:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800afdc:	4b1b      	ldr	r3, [pc, #108]	@ (800b04c <prvHeapInit+0xac>)
 800afde:	2200      	movs	r2, #0
 800afe0:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800afe2:	687b      	ldr	r3, [r7, #4]
 800afe4:	68ba      	ldr	r2, [r7, #8]
 800afe6:	18d3      	adds	r3, r2, r3
 800afe8:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800afea:	2208      	movs	r2, #8
 800afec:	68fb      	ldr	r3, [r7, #12]
 800afee:	1a9b      	subs	r3, r3, r2
 800aff0:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800aff2:	68fb      	ldr	r3, [r7, #12]
 800aff4:	2207      	movs	r2, #7
 800aff6:	4393      	bics	r3, r2
 800aff8:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800affa:	68fa      	ldr	r2, [r7, #12]
 800affc:	4b14      	ldr	r3, [pc, #80]	@ (800b050 <prvHeapInit+0xb0>)
 800affe:	601a      	str	r2, [r3, #0]
	pxEnd->xBlockSize = 0;
 800b000:	4b13      	ldr	r3, [pc, #76]	@ (800b050 <prvHeapInit+0xb0>)
 800b002:	681b      	ldr	r3, [r3, #0]
 800b004:	2200      	movs	r2, #0
 800b006:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800b008:	4b11      	ldr	r3, [pc, #68]	@ (800b050 <prvHeapInit+0xb0>)
 800b00a:	681b      	ldr	r3, [r3, #0]
 800b00c:	2200      	movs	r2, #0
 800b00e:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800b010:	687b      	ldr	r3, [r7, #4]
 800b012:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800b014:	683b      	ldr	r3, [r7, #0]
 800b016:	68fa      	ldr	r2, [r7, #12]
 800b018:	1ad2      	subs	r2, r2, r3
 800b01a:	683b      	ldr	r3, [r7, #0]
 800b01c:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800b01e:	4b0c      	ldr	r3, [pc, #48]	@ (800b050 <prvHeapInit+0xb0>)
 800b020:	681a      	ldr	r2, [r3, #0]
 800b022:	683b      	ldr	r3, [r7, #0]
 800b024:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b026:	683b      	ldr	r3, [r7, #0]
 800b028:	685a      	ldr	r2, [r3, #4]
 800b02a:	4b0a      	ldr	r3, [pc, #40]	@ (800b054 <prvHeapInit+0xb4>)
 800b02c:	601a      	str	r2, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b02e:	683b      	ldr	r3, [r7, #0]
 800b030:	685a      	ldr	r2, [r3, #4]
 800b032:	4b09      	ldr	r3, [pc, #36]	@ (800b058 <prvHeapInit+0xb8>)
 800b034:	601a      	str	r2, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800b036:	4b09      	ldr	r3, [pc, #36]	@ (800b05c <prvHeapInit+0xbc>)
 800b038:	2280      	movs	r2, #128	@ 0x80
 800b03a:	0612      	lsls	r2, r2, #24
 800b03c:	601a      	str	r2, [r3, #0]
}
 800b03e:	46c0      	nop			@ (mov r8, r8)
 800b040:	46bd      	mov	sp, r7
 800b042:	b004      	add	sp, #16
 800b044:	bd80      	pop	{r7, pc}
 800b046:	46c0      	nop			@ (mov r8, r8)
 800b048:	20001260 	.word	0x20001260
 800b04c:	20001e60 	.word	0x20001e60
 800b050:	20001e68 	.word	0x20001e68
 800b054:	20001e70 	.word	0x20001e70
 800b058:	20001e6c 	.word	0x20001e6c
 800b05c:	20001e7c 	.word	0x20001e7c

0800b060 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800b060:	b580      	push	{r7, lr}
 800b062:	b084      	sub	sp, #16
 800b064:	af00      	add	r7, sp, #0
 800b066:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800b068:	4b27      	ldr	r3, [pc, #156]	@ (800b108 <prvInsertBlockIntoFreeList+0xa8>)
 800b06a:	60fb      	str	r3, [r7, #12]
 800b06c:	e002      	b.n	800b074 <prvInsertBlockIntoFreeList+0x14>
 800b06e:	68fb      	ldr	r3, [r7, #12]
 800b070:	681b      	ldr	r3, [r3, #0]
 800b072:	60fb      	str	r3, [r7, #12]
 800b074:	68fb      	ldr	r3, [r7, #12]
 800b076:	681b      	ldr	r3, [r3, #0]
 800b078:	687a      	ldr	r2, [r7, #4]
 800b07a:	429a      	cmp	r2, r3
 800b07c:	d8f7      	bhi.n	800b06e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800b07e:	68fb      	ldr	r3, [r7, #12]
 800b080:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800b082:	68fb      	ldr	r3, [r7, #12]
 800b084:	685b      	ldr	r3, [r3, #4]
 800b086:	68ba      	ldr	r2, [r7, #8]
 800b088:	18d3      	adds	r3, r2, r3
 800b08a:	687a      	ldr	r2, [r7, #4]
 800b08c:	429a      	cmp	r2, r3
 800b08e:	d108      	bne.n	800b0a2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800b090:	68fb      	ldr	r3, [r7, #12]
 800b092:	685a      	ldr	r2, [r3, #4]
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	685b      	ldr	r3, [r3, #4]
 800b098:	18d2      	adds	r2, r2, r3
 800b09a:	68fb      	ldr	r3, [r7, #12]
 800b09c:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800b09e:	68fb      	ldr	r3, [r7, #12]
 800b0a0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800b0a6:	687b      	ldr	r3, [r7, #4]
 800b0a8:	685b      	ldr	r3, [r3, #4]
 800b0aa:	68ba      	ldr	r2, [r7, #8]
 800b0ac:	18d2      	adds	r2, r2, r3
 800b0ae:	68fb      	ldr	r3, [r7, #12]
 800b0b0:	681b      	ldr	r3, [r3, #0]
 800b0b2:	429a      	cmp	r2, r3
 800b0b4:	d118      	bne.n	800b0e8 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800b0b6:	68fb      	ldr	r3, [r7, #12]
 800b0b8:	681a      	ldr	r2, [r3, #0]
 800b0ba:	4b14      	ldr	r3, [pc, #80]	@ (800b10c <prvInsertBlockIntoFreeList+0xac>)
 800b0bc:	681b      	ldr	r3, [r3, #0]
 800b0be:	429a      	cmp	r2, r3
 800b0c0:	d00d      	beq.n	800b0de <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	685a      	ldr	r2, [r3, #4]
 800b0c6:	68fb      	ldr	r3, [r7, #12]
 800b0c8:	681b      	ldr	r3, [r3, #0]
 800b0ca:	685b      	ldr	r3, [r3, #4]
 800b0cc:	18d2      	adds	r2, r2, r3
 800b0ce:	687b      	ldr	r3, [r7, #4]
 800b0d0:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800b0d2:	68fb      	ldr	r3, [r7, #12]
 800b0d4:	681b      	ldr	r3, [r3, #0]
 800b0d6:	681a      	ldr	r2, [r3, #0]
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	601a      	str	r2, [r3, #0]
 800b0dc:	e008      	b.n	800b0f0 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800b0de:	4b0b      	ldr	r3, [pc, #44]	@ (800b10c <prvInsertBlockIntoFreeList+0xac>)
 800b0e0:	681a      	ldr	r2, [r3, #0]
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	601a      	str	r2, [r3, #0]
 800b0e6:	e003      	b.n	800b0f0 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800b0e8:	68fb      	ldr	r3, [r7, #12]
 800b0ea:	681a      	ldr	r2, [r3, #0]
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800b0f0:	68fa      	ldr	r2, [r7, #12]
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	429a      	cmp	r2, r3
 800b0f6:	d002      	beq.n	800b0fe <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800b0f8:	68fb      	ldr	r3, [r7, #12]
 800b0fa:	687a      	ldr	r2, [r7, #4]
 800b0fc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b0fe:	46c0      	nop			@ (mov r8, r8)
 800b100:	46bd      	mov	sp, r7
 800b102:	b004      	add	sp, #16
 800b104:	bd80      	pop	{r7, pc}
 800b106:	46c0      	nop			@ (mov r8, r8)
 800b108:	20001e60 	.word	0x20001e60
 800b10c:	20001e68 	.word	0x20001e68

0800b110 <_vsniprintf_r>:
 800b110:	b530      	push	{r4, r5, lr}
 800b112:	0014      	movs	r4, r2
 800b114:	0005      	movs	r5, r0
 800b116:	001a      	movs	r2, r3
 800b118:	b09b      	sub	sp, #108	@ 0x6c
 800b11a:	2c00      	cmp	r4, #0
 800b11c:	da05      	bge.n	800b12a <_vsniprintf_r+0x1a>
 800b11e:	238b      	movs	r3, #139	@ 0x8b
 800b120:	6003      	str	r3, [r0, #0]
 800b122:	2001      	movs	r0, #1
 800b124:	4240      	negs	r0, r0
 800b126:	b01b      	add	sp, #108	@ 0x6c
 800b128:	bd30      	pop	{r4, r5, pc}
 800b12a:	2382      	movs	r3, #130	@ 0x82
 800b12c:	4668      	mov	r0, sp
 800b12e:	009b      	lsls	r3, r3, #2
 800b130:	8183      	strh	r3, [r0, #12]
 800b132:	2300      	movs	r3, #0
 800b134:	9100      	str	r1, [sp, #0]
 800b136:	9104      	str	r1, [sp, #16]
 800b138:	429c      	cmp	r4, r3
 800b13a:	d000      	beq.n	800b13e <_vsniprintf_r+0x2e>
 800b13c:	1e63      	subs	r3, r4, #1
 800b13e:	9302      	str	r3, [sp, #8]
 800b140:	9305      	str	r3, [sp, #20]
 800b142:	2301      	movs	r3, #1
 800b144:	4669      	mov	r1, sp
 800b146:	425b      	negs	r3, r3
 800b148:	81cb      	strh	r3, [r1, #14]
 800b14a:	0028      	movs	r0, r5
 800b14c:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800b14e:	f000 f95f 	bl	800b410 <_svfiprintf_r>
 800b152:	1c43      	adds	r3, r0, #1
 800b154:	da01      	bge.n	800b15a <_vsniprintf_r+0x4a>
 800b156:	238b      	movs	r3, #139	@ 0x8b
 800b158:	602b      	str	r3, [r5, #0]
 800b15a:	2c00      	cmp	r4, #0
 800b15c:	d0e3      	beq.n	800b126 <_vsniprintf_r+0x16>
 800b15e:	2200      	movs	r2, #0
 800b160:	9b00      	ldr	r3, [sp, #0]
 800b162:	701a      	strb	r2, [r3, #0]
 800b164:	e7df      	b.n	800b126 <_vsniprintf_r+0x16>
	...

0800b168 <vsniprintf>:
 800b168:	b513      	push	{r0, r1, r4, lr}
 800b16a:	4c04      	ldr	r4, [pc, #16]	@ (800b17c <vsniprintf+0x14>)
 800b16c:	9300      	str	r3, [sp, #0]
 800b16e:	0013      	movs	r3, r2
 800b170:	000a      	movs	r2, r1
 800b172:	0001      	movs	r1, r0
 800b174:	6820      	ldr	r0, [r4, #0]
 800b176:	f7ff ffcb 	bl	800b110 <_vsniprintf_r>
 800b17a:	bd16      	pop	{r1, r2, r4, pc}
 800b17c:	200000ec 	.word	0x200000ec

0800b180 <memset>:
 800b180:	0003      	movs	r3, r0
 800b182:	1882      	adds	r2, r0, r2
 800b184:	4293      	cmp	r3, r2
 800b186:	d100      	bne.n	800b18a <memset+0xa>
 800b188:	4770      	bx	lr
 800b18a:	7019      	strb	r1, [r3, #0]
 800b18c:	3301      	adds	r3, #1
 800b18e:	e7f9      	b.n	800b184 <memset+0x4>

0800b190 <_reclaim_reent>:
 800b190:	4b2e      	ldr	r3, [pc, #184]	@ (800b24c <_reclaim_reent+0xbc>)
 800b192:	b570      	push	{r4, r5, r6, lr}
 800b194:	681b      	ldr	r3, [r3, #0]
 800b196:	0004      	movs	r4, r0
 800b198:	4283      	cmp	r3, r0
 800b19a:	d04f      	beq.n	800b23c <_reclaim_reent+0xac>
 800b19c:	69c3      	ldr	r3, [r0, #28]
 800b19e:	2b00      	cmp	r3, #0
 800b1a0:	d017      	beq.n	800b1d2 <_reclaim_reent+0x42>
 800b1a2:	68db      	ldr	r3, [r3, #12]
 800b1a4:	2b00      	cmp	r3, #0
 800b1a6:	d00d      	beq.n	800b1c4 <_reclaim_reent+0x34>
 800b1a8:	2500      	movs	r5, #0
 800b1aa:	69e3      	ldr	r3, [r4, #28]
 800b1ac:	68db      	ldr	r3, [r3, #12]
 800b1ae:	5959      	ldr	r1, [r3, r5]
 800b1b0:	2900      	cmp	r1, #0
 800b1b2:	d144      	bne.n	800b23e <_reclaim_reent+0xae>
 800b1b4:	3504      	adds	r5, #4
 800b1b6:	2d80      	cmp	r5, #128	@ 0x80
 800b1b8:	d1f7      	bne.n	800b1aa <_reclaim_reent+0x1a>
 800b1ba:	69e3      	ldr	r3, [r4, #28]
 800b1bc:	0020      	movs	r0, r4
 800b1be:	68d9      	ldr	r1, [r3, #12]
 800b1c0:	f000 f87c 	bl	800b2bc <_free_r>
 800b1c4:	69e3      	ldr	r3, [r4, #28]
 800b1c6:	6819      	ldr	r1, [r3, #0]
 800b1c8:	2900      	cmp	r1, #0
 800b1ca:	d002      	beq.n	800b1d2 <_reclaim_reent+0x42>
 800b1cc:	0020      	movs	r0, r4
 800b1ce:	f000 f875 	bl	800b2bc <_free_r>
 800b1d2:	6961      	ldr	r1, [r4, #20]
 800b1d4:	2900      	cmp	r1, #0
 800b1d6:	d002      	beq.n	800b1de <_reclaim_reent+0x4e>
 800b1d8:	0020      	movs	r0, r4
 800b1da:	f000 f86f 	bl	800b2bc <_free_r>
 800b1de:	69e1      	ldr	r1, [r4, #28]
 800b1e0:	2900      	cmp	r1, #0
 800b1e2:	d002      	beq.n	800b1ea <_reclaim_reent+0x5a>
 800b1e4:	0020      	movs	r0, r4
 800b1e6:	f000 f869 	bl	800b2bc <_free_r>
 800b1ea:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800b1ec:	2900      	cmp	r1, #0
 800b1ee:	d002      	beq.n	800b1f6 <_reclaim_reent+0x66>
 800b1f0:	0020      	movs	r0, r4
 800b1f2:	f000 f863 	bl	800b2bc <_free_r>
 800b1f6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b1f8:	2900      	cmp	r1, #0
 800b1fa:	d002      	beq.n	800b202 <_reclaim_reent+0x72>
 800b1fc:	0020      	movs	r0, r4
 800b1fe:	f000 f85d 	bl	800b2bc <_free_r>
 800b202:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800b204:	2900      	cmp	r1, #0
 800b206:	d002      	beq.n	800b20e <_reclaim_reent+0x7e>
 800b208:	0020      	movs	r0, r4
 800b20a:	f000 f857 	bl	800b2bc <_free_r>
 800b20e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800b210:	2900      	cmp	r1, #0
 800b212:	d002      	beq.n	800b21a <_reclaim_reent+0x8a>
 800b214:	0020      	movs	r0, r4
 800b216:	f000 f851 	bl	800b2bc <_free_r>
 800b21a:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800b21c:	2900      	cmp	r1, #0
 800b21e:	d002      	beq.n	800b226 <_reclaim_reent+0x96>
 800b220:	0020      	movs	r0, r4
 800b222:	f000 f84b 	bl	800b2bc <_free_r>
 800b226:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800b228:	2900      	cmp	r1, #0
 800b22a:	d002      	beq.n	800b232 <_reclaim_reent+0xa2>
 800b22c:	0020      	movs	r0, r4
 800b22e:	f000 f845 	bl	800b2bc <_free_r>
 800b232:	6a23      	ldr	r3, [r4, #32]
 800b234:	2b00      	cmp	r3, #0
 800b236:	d001      	beq.n	800b23c <_reclaim_reent+0xac>
 800b238:	0020      	movs	r0, r4
 800b23a:	4798      	blx	r3
 800b23c:	bd70      	pop	{r4, r5, r6, pc}
 800b23e:	680e      	ldr	r6, [r1, #0]
 800b240:	0020      	movs	r0, r4
 800b242:	f000 f83b 	bl	800b2bc <_free_r>
 800b246:	0031      	movs	r1, r6
 800b248:	e7b2      	b.n	800b1b0 <_reclaim_reent+0x20>
 800b24a:	46c0      	nop			@ (mov r8, r8)
 800b24c:	200000ec 	.word	0x200000ec

0800b250 <__errno>:
 800b250:	4b01      	ldr	r3, [pc, #4]	@ (800b258 <__errno+0x8>)
 800b252:	6818      	ldr	r0, [r3, #0]
 800b254:	4770      	bx	lr
 800b256:	46c0      	nop			@ (mov r8, r8)
 800b258:	200000ec 	.word	0x200000ec

0800b25c <__libc_init_array>:
 800b25c:	b570      	push	{r4, r5, r6, lr}
 800b25e:	2600      	movs	r6, #0
 800b260:	4c0c      	ldr	r4, [pc, #48]	@ (800b294 <__libc_init_array+0x38>)
 800b262:	4d0d      	ldr	r5, [pc, #52]	@ (800b298 <__libc_init_array+0x3c>)
 800b264:	1b64      	subs	r4, r4, r5
 800b266:	10a4      	asrs	r4, r4, #2
 800b268:	42a6      	cmp	r6, r4
 800b26a:	d109      	bne.n	800b280 <__libc_init_array+0x24>
 800b26c:	2600      	movs	r6, #0
 800b26e:	f000 fc65 	bl	800bb3c <_init>
 800b272:	4c0a      	ldr	r4, [pc, #40]	@ (800b29c <__libc_init_array+0x40>)
 800b274:	4d0a      	ldr	r5, [pc, #40]	@ (800b2a0 <__libc_init_array+0x44>)
 800b276:	1b64      	subs	r4, r4, r5
 800b278:	10a4      	asrs	r4, r4, #2
 800b27a:	42a6      	cmp	r6, r4
 800b27c:	d105      	bne.n	800b28a <__libc_init_array+0x2e>
 800b27e:	bd70      	pop	{r4, r5, r6, pc}
 800b280:	00b3      	lsls	r3, r6, #2
 800b282:	58eb      	ldr	r3, [r5, r3]
 800b284:	4798      	blx	r3
 800b286:	3601      	adds	r6, #1
 800b288:	e7ee      	b.n	800b268 <__libc_init_array+0xc>
 800b28a:	00b3      	lsls	r3, r6, #2
 800b28c:	58eb      	ldr	r3, [r5, r3]
 800b28e:	4798      	blx	r3
 800b290:	3601      	adds	r6, #1
 800b292:	e7f2      	b.n	800b27a <__libc_init_array+0x1e>
 800b294:	0800bf90 	.word	0x0800bf90
 800b298:	0800bf90 	.word	0x0800bf90
 800b29c:	0800bf94 	.word	0x0800bf94
 800b2a0:	0800bf90 	.word	0x0800bf90

0800b2a4 <__retarget_lock_acquire_recursive>:
 800b2a4:	4770      	bx	lr

0800b2a6 <__retarget_lock_release_recursive>:
 800b2a6:	4770      	bx	lr

0800b2a8 <memcpy>:
 800b2a8:	2300      	movs	r3, #0
 800b2aa:	b510      	push	{r4, lr}
 800b2ac:	429a      	cmp	r2, r3
 800b2ae:	d100      	bne.n	800b2b2 <memcpy+0xa>
 800b2b0:	bd10      	pop	{r4, pc}
 800b2b2:	5ccc      	ldrb	r4, [r1, r3]
 800b2b4:	54c4      	strb	r4, [r0, r3]
 800b2b6:	3301      	adds	r3, #1
 800b2b8:	e7f8      	b.n	800b2ac <memcpy+0x4>
	...

0800b2bc <_free_r>:
 800b2bc:	b570      	push	{r4, r5, r6, lr}
 800b2be:	0005      	movs	r5, r0
 800b2c0:	1e0c      	subs	r4, r1, #0
 800b2c2:	d010      	beq.n	800b2e6 <_free_r+0x2a>
 800b2c4:	3c04      	subs	r4, #4
 800b2c6:	6823      	ldr	r3, [r4, #0]
 800b2c8:	2b00      	cmp	r3, #0
 800b2ca:	da00      	bge.n	800b2ce <_free_r+0x12>
 800b2cc:	18e4      	adds	r4, r4, r3
 800b2ce:	0028      	movs	r0, r5
 800b2d0:	f000 fbbc 	bl	800ba4c <__malloc_lock>
 800b2d4:	4a1d      	ldr	r2, [pc, #116]	@ (800b34c <_free_r+0x90>)
 800b2d6:	6813      	ldr	r3, [r2, #0]
 800b2d8:	2b00      	cmp	r3, #0
 800b2da:	d105      	bne.n	800b2e8 <_free_r+0x2c>
 800b2dc:	6063      	str	r3, [r4, #4]
 800b2de:	6014      	str	r4, [r2, #0]
 800b2e0:	0028      	movs	r0, r5
 800b2e2:	f000 fbbb 	bl	800ba5c <__malloc_unlock>
 800b2e6:	bd70      	pop	{r4, r5, r6, pc}
 800b2e8:	42a3      	cmp	r3, r4
 800b2ea:	d908      	bls.n	800b2fe <_free_r+0x42>
 800b2ec:	6820      	ldr	r0, [r4, #0]
 800b2ee:	1821      	adds	r1, r4, r0
 800b2f0:	428b      	cmp	r3, r1
 800b2f2:	d1f3      	bne.n	800b2dc <_free_r+0x20>
 800b2f4:	6819      	ldr	r1, [r3, #0]
 800b2f6:	685b      	ldr	r3, [r3, #4]
 800b2f8:	1809      	adds	r1, r1, r0
 800b2fa:	6021      	str	r1, [r4, #0]
 800b2fc:	e7ee      	b.n	800b2dc <_free_r+0x20>
 800b2fe:	001a      	movs	r2, r3
 800b300:	685b      	ldr	r3, [r3, #4]
 800b302:	2b00      	cmp	r3, #0
 800b304:	d001      	beq.n	800b30a <_free_r+0x4e>
 800b306:	42a3      	cmp	r3, r4
 800b308:	d9f9      	bls.n	800b2fe <_free_r+0x42>
 800b30a:	6811      	ldr	r1, [r2, #0]
 800b30c:	1850      	adds	r0, r2, r1
 800b30e:	42a0      	cmp	r0, r4
 800b310:	d10b      	bne.n	800b32a <_free_r+0x6e>
 800b312:	6820      	ldr	r0, [r4, #0]
 800b314:	1809      	adds	r1, r1, r0
 800b316:	1850      	adds	r0, r2, r1
 800b318:	6011      	str	r1, [r2, #0]
 800b31a:	4283      	cmp	r3, r0
 800b31c:	d1e0      	bne.n	800b2e0 <_free_r+0x24>
 800b31e:	6818      	ldr	r0, [r3, #0]
 800b320:	685b      	ldr	r3, [r3, #4]
 800b322:	1841      	adds	r1, r0, r1
 800b324:	6011      	str	r1, [r2, #0]
 800b326:	6053      	str	r3, [r2, #4]
 800b328:	e7da      	b.n	800b2e0 <_free_r+0x24>
 800b32a:	42a0      	cmp	r0, r4
 800b32c:	d902      	bls.n	800b334 <_free_r+0x78>
 800b32e:	230c      	movs	r3, #12
 800b330:	602b      	str	r3, [r5, #0]
 800b332:	e7d5      	b.n	800b2e0 <_free_r+0x24>
 800b334:	6820      	ldr	r0, [r4, #0]
 800b336:	1821      	adds	r1, r4, r0
 800b338:	428b      	cmp	r3, r1
 800b33a:	d103      	bne.n	800b344 <_free_r+0x88>
 800b33c:	6819      	ldr	r1, [r3, #0]
 800b33e:	685b      	ldr	r3, [r3, #4]
 800b340:	1809      	adds	r1, r1, r0
 800b342:	6021      	str	r1, [r4, #0]
 800b344:	6063      	str	r3, [r4, #4]
 800b346:	6054      	str	r4, [r2, #4]
 800b348:	e7ca      	b.n	800b2e0 <_free_r+0x24>
 800b34a:	46c0      	nop			@ (mov r8, r8)
 800b34c:	20001fc4 	.word	0x20001fc4

0800b350 <__ssputs_r>:
 800b350:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b352:	688e      	ldr	r6, [r1, #8]
 800b354:	b085      	sub	sp, #20
 800b356:	001f      	movs	r7, r3
 800b358:	000c      	movs	r4, r1
 800b35a:	680b      	ldr	r3, [r1, #0]
 800b35c:	9002      	str	r0, [sp, #8]
 800b35e:	9203      	str	r2, [sp, #12]
 800b360:	42be      	cmp	r6, r7
 800b362:	d830      	bhi.n	800b3c6 <__ssputs_r+0x76>
 800b364:	210c      	movs	r1, #12
 800b366:	5e62      	ldrsh	r2, [r4, r1]
 800b368:	2190      	movs	r1, #144	@ 0x90
 800b36a:	00c9      	lsls	r1, r1, #3
 800b36c:	420a      	tst	r2, r1
 800b36e:	d028      	beq.n	800b3c2 <__ssputs_r+0x72>
 800b370:	2003      	movs	r0, #3
 800b372:	6921      	ldr	r1, [r4, #16]
 800b374:	1a5b      	subs	r3, r3, r1
 800b376:	9301      	str	r3, [sp, #4]
 800b378:	6963      	ldr	r3, [r4, #20]
 800b37a:	4343      	muls	r3, r0
 800b37c:	9801      	ldr	r0, [sp, #4]
 800b37e:	0fdd      	lsrs	r5, r3, #31
 800b380:	18ed      	adds	r5, r5, r3
 800b382:	1c7b      	adds	r3, r7, #1
 800b384:	181b      	adds	r3, r3, r0
 800b386:	106d      	asrs	r5, r5, #1
 800b388:	42ab      	cmp	r3, r5
 800b38a:	d900      	bls.n	800b38e <__ssputs_r+0x3e>
 800b38c:	001d      	movs	r5, r3
 800b38e:	0552      	lsls	r2, r2, #21
 800b390:	d528      	bpl.n	800b3e4 <__ssputs_r+0x94>
 800b392:	0029      	movs	r1, r5
 800b394:	9802      	ldr	r0, [sp, #8]
 800b396:	f000 f95b 	bl	800b650 <_malloc_r>
 800b39a:	1e06      	subs	r6, r0, #0
 800b39c:	d02c      	beq.n	800b3f8 <__ssputs_r+0xa8>
 800b39e:	9a01      	ldr	r2, [sp, #4]
 800b3a0:	6921      	ldr	r1, [r4, #16]
 800b3a2:	f7ff ff81 	bl	800b2a8 <memcpy>
 800b3a6:	89a2      	ldrh	r2, [r4, #12]
 800b3a8:	4b18      	ldr	r3, [pc, #96]	@ (800b40c <__ssputs_r+0xbc>)
 800b3aa:	401a      	ands	r2, r3
 800b3ac:	2380      	movs	r3, #128	@ 0x80
 800b3ae:	4313      	orrs	r3, r2
 800b3b0:	81a3      	strh	r3, [r4, #12]
 800b3b2:	9b01      	ldr	r3, [sp, #4]
 800b3b4:	6126      	str	r6, [r4, #16]
 800b3b6:	18f6      	adds	r6, r6, r3
 800b3b8:	6026      	str	r6, [r4, #0]
 800b3ba:	003e      	movs	r6, r7
 800b3bc:	6165      	str	r5, [r4, #20]
 800b3be:	1aed      	subs	r5, r5, r3
 800b3c0:	60a5      	str	r5, [r4, #8]
 800b3c2:	42be      	cmp	r6, r7
 800b3c4:	d900      	bls.n	800b3c8 <__ssputs_r+0x78>
 800b3c6:	003e      	movs	r6, r7
 800b3c8:	0032      	movs	r2, r6
 800b3ca:	9903      	ldr	r1, [sp, #12]
 800b3cc:	6820      	ldr	r0, [r4, #0]
 800b3ce:	f000 fb7c 	bl	800baca <memmove>
 800b3d2:	2000      	movs	r0, #0
 800b3d4:	68a3      	ldr	r3, [r4, #8]
 800b3d6:	1b9b      	subs	r3, r3, r6
 800b3d8:	60a3      	str	r3, [r4, #8]
 800b3da:	6823      	ldr	r3, [r4, #0]
 800b3dc:	199b      	adds	r3, r3, r6
 800b3de:	6023      	str	r3, [r4, #0]
 800b3e0:	b005      	add	sp, #20
 800b3e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b3e4:	002a      	movs	r2, r5
 800b3e6:	9802      	ldr	r0, [sp, #8]
 800b3e8:	f000 fb40 	bl	800ba6c <_realloc_r>
 800b3ec:	1e06      	subs	r6, r0, #0
 800b3ee:	d1e0      	bne.n	800b3b2 <__ssputs_r+0x62>
 800b3f0:	6921      	ldr	r1, [r4, #16]
 800b3f2:	9802      	ldr	r0, [sp, #8]
 800b3f4:	f7ff ff62 	bl	800b2bc <_free_r>
 800b3f8:	230c      	movs	r3, #12
 800b3fa:	2001      	movs	r0, #1
 800b3fc:	9a02      	ldr	r2, [sp, #8]
 800b3fe:	4240      	negs	r0, r0
 800b400:	6013      	str	r3, [r2, #0]
 800b402:	89a2      	ldrh	r2, [r4, #12]
 800b404:	3334      	adds	r3, #52	@ 0x34
 800b406:	4313      	orrs	r3, r2
 800b408:	81a3      	strh	r3, [r4, #12]
 800b40a:	e7e9      	b.n	800b3e0 <__ssputs_r+0x90>
 800b40c:	fffffb7f 	.word	0xfffffb7f

0800b410 <_svfiprintf_r>:
 800b410:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b412:	b0a1      	sub	sp, #132	@ 0x84
 800b414:	9003      	str	r0, [sp, #12]
 800b416:	001d      	movs	r5, r3
 800b418:	898b      	ldrh	r3, [r1, #12]
 800b41a:	000f      	movs	r7, r1
 800b41c:	0016      	movs	r6, r2
 800b41e:	061b      	lsls	r3, r3, #24
 800b420:	d511      	bpl.n	800b446 <_svfiprintf_r+0x36>
 800b422:	690b      	ldr	r3, [r1, #16]
 800b424:	2b00      	cmp	r3, #0
 800b426:	d10e      	bne.n	800b446 <_svfiprintf_r+0x36>
 800b428:	2140      	movs	r1, #64	@ 0x40
 800b42a:	f000 f911 	bl	800b650 <_malloc_r>
 800b42e:	6038      	str	r0, [r7, #0]
 800b430:	6138      	str	r0, [r7, #16]
 800b432:	2800      	cmp	r0, #0
 800b434:	d105      	bne.n	800b442 <_svfiprintf_r+0x32>
 800b436:	230c      	movs	r3, #12
 800b438:	9a03      	ldr	r2, [sp, #12]
 800b43a:	6013      	str	r3, [r2, #0]
 800b43c:	2001      	movs	r0, #1
 800b43e:	4240      	negs	r0, r0
 800b440:	e0cf      	b.n	800b5e2 <_svfiprintf_r+0x1d2>
 800b442:	2340      	movs	r3, #64	@ 0x40
 800b444:	617b      	str	r3, [r7, #20]
 800b446:	2300      	movs	r3, #0
 800b448:	ac08      	add	r4, sp, #32
 800b44a:	6163      	str	r3, [r4, #20]
 800b44c:	3320      	adds	r3, #32
 800b44e:	7663      	strb	r3, [r4, #25]
 800b450:	3310      	adds	r3, #16
 800b452:	76a3      	strb	r3, [r4, #26]
 800b454:	9507      	str	r5, [sp, #28]
 800b456:	0035      	movs	r5, r6
 800b458:	782b      	ldrb	r3, [r5, #0]
 800b45a:	2b00      	cmp	r3, #0
 800b45c:	d001      	beq.n	800b462 <_svfiprintf_r+0x52>
 800b45e:	2b25      	cmp	r3, #37	@ 0x25
 800b460:	d148      	bne.n	800b4f4 <_svfiprintf_r+0xe4>
 800b462:	1bab      	subs	r3, r5, r6
 800b464:	9305      	str	r3, [sp, #20]
 800b466:	42b5      	cmp	r5, r6
 800b468:	d00b      	beq.n	800b482 <_svfiprintf_r+0x72>
 800b46a:	0032      	movs	r2, r6
 800b46c:	0039      	movs	r1, r7
 800b46e:	9803      	ldr	r0, [sp, #12]
 800b470:	f7ff ff6e 	bl	800b350 <__ssputs_r>
 800b474:	3001      	adds	r0, #1
 800b476:	d100      	bne.n	800b47a <_svfiprintf_r+0x6a>
 800b478:	e0ae      	b.n	800b5d8 <_svfiprintf_r+0x1c8>
 800b47a:	6963      	ldr	r3, [r4, #20]
 800b47c:	9a05      	ldr	r2, [sp, #20]
 800b47e:	189b      	adds	r3, r3, r2
 800b480:	6163      	str	r3, [r4, #20]
 800b482:	782b      	ldrb	r3, [r5, #0]
 800b484:	2b00      	cmp	r3, #0
 800b486:	d100      	bne.n	800b48a <_svfiprintf_r+0x7a>
 800b488:	e0a6      	b.n	800b5d8 <_svfiprintf_r+0x1c8>
 800b48a:	2201      	movs	r2, #1
 800b48c:	2300      	movs	r3, #0
 800b48e:	4252      	negs	r2, r2
 800b490:	6062      	str	r2, [r4, #4]
 800b492:	a904      	add	r1, sp, #16
 800b494:	3254      	adds	r2, #84	@ 0x54
 800b496:	1852      	adds	r2, r2, r1
 800b498:	1c6e      	adds	r6, r5, #1
 800b49a:	6023      	str	r3, [r4, #0]
 800b49c:	60e3      	str	r3, [r4, #12]
 800b49e:	60a3      	str	r3, [r4, #8]
 800b4a0:	7013      	strb	r3, [r2, #0]
 800b4a2:	65a3      	str	r3, [r4, #88]	@ 0x58
 800b4a4:	4b54      	ldr	r3, [pc, #336]	@ (800b5f8 <_svfiprintf_r+0x1e8>)
 800b4a6:	2205      	movs	r2, #5
 800b4a8:	0018      	movs	r0, r3
 800b4aa:	7831      	ldrb	r1, [r6, #0]
 800b4ac:	9305      	str	r3, [sp, #20]
 800b4ae:	f000 fb31 	bl	800bb14 <memchr>
 800b4b2:	1c75      	adds	r5, r6, #1
 800b4b4:	2800      	cmp	r0, #0
 800b4b6:	d11f      	bne.n	800b4f8 <_svfiprintf_r+0xe8>
 800b4b8:	6822      	ldr	r2, [r4, #0]
 800b4ba:	06d3      	lsls	r3, r2, #27
 800b4bc:	d504      	bpl.n	800b4c8 <_svfiprintf_r+0xb8>
 800b4be:	2353      	movs	r3, #83	@ 0x53
 800b4c0:	a904      	add	r1, sp, #16
 800b4c2:	185b      	adds	r3, r3, r1
 800b4c4:	2120      	movs	r1, #32
 800b4c6:	7019      	strb	r1, [r3, #0]
 800b4c8:	0713      	lsls	r3, r2, #28
 800b4ca:	d504      	bpl.n	800b4d6 <_svfiprintf_r+0xc6>
 800b4cc:	2353      	movs	r3, #83	@ 0x53
 800b4ce:	a904      	add	r1, sp, #16
 800b4d0:	185b      	adds	r3, r3, r1
 800b4d2:	212b      	movs	r1, #43	@ 0x2b
 800b4d4:	7019      	strb	r1, [r3, #0]
 800b4d6:	7833      	ldrb	r3, [r6, #0]
 800b4d8:	2b2a      	cmp	r3, #42	@ 0x2a
 800b4da:	d016      	beq.n	800b50a <_svfiprintf_r+0xfa>
 800b4dc:	0035      	movs	r5, r6
 800b4de:	2100      	movs	r1, #0
 800b4e0:	200a      	movs	r0, #10
 800b4e2:	68e3      	ldr	r3, [r4, #12]
 800b4e4:	782a      	ldrb	r2, [r5, #0]
 800b4e6:	1c6e      	adds	r6, r5, #1
 800b4e8:	3a30      	subs	r2, #48	@ 0x30
 800b4ea:	2a09      	cmp	r2, #9
 800b4ec:	d950      	bls.n	800b590 <_svfiprintf_r+0x180>
 800b4ee:	2900      	cmp	r1, #0
 800b4f0:	d111      	bne.n	800b516 <_svfiprintf_r+0x106>
 800b4f2:	e017      	b.n	800b524 <_svfiprintf_r+0x114>
 800b4f4:	3501      	adds	r5, #1
 800b4f6:	e7af      	b.n	800b458 <_svfiprintf_r+0x48>
 800b4f8:	9b05      	ldr	r3, [sp, #20]
 800b4fa:	6822      	ldr	r2, [r4, #0]
 800b4fc:	1ac0      	subs	r0, r0, r3
 800b4fe:	2301      	movs	r3, #1
 800b500:	4083      	lsls	r3, r0
 800b502:	4313      	orrs	r3, r2
 800b504:	002e      	movs	r6, r5
 800b506:	6023      	str	r3, [r4, #0]
 800b508:	e7cc      	b.n	800b4a4 <_svfiprintf_r+0x94>
 800b50a:	9b07      	ldr	r3, [sp, #28]
 800b50c:	1d19      	adds	r1, r3, #4
 800b50e:	681b      	ldr	r3, [r3, #0]
 800b510:	9107      	str	r1, [sp, #28]
 800b512:	2b00      	cmp	r3, #0
 800b514:	db01      	blt.n	800b51a <_svfiprintf_r+0x10a>
 800b516:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b518:	e004      	b.n	800b524 <_svfiprintf_r+0x114>
 800b51a:	425b      	negs	r3, r3
 800b51c:	60e3      	str	r3, [r4, #12]
 800b51e:	2302      	movs	r3, #2
 800b520:	4313      	orrs	r3, r2
 800b522:	6023      	str	r3, [r4, #0]
 800b524:	782b      	ldrb	r3, [r5, #0]
 800b526:	2b2e      	cmp	r3, #46	@ 0x2e
 800b528:	d10c      	bne.n	800b544 <_svfiprintf_r+0x134>
 800b52a:	786b      	ldrb	r3, [r5, #1]
 800b52c:	2b2a      	cmp	r3, #42	@ 0x2a
 800b52e:	d134      	bne.n	800b59a <_svfiprintf_r+0x18a>
 800b530:	9b07      	ldr	r3, [sp, #28]
 800b532:	3502      	adds	r5, #2
 800b534:	1d1a      	adds	r2, r3, #4
 800b536:	681b      	ldr	r3, [r3, #0]
 800b538:	9207      	str	r2, [sp, #28]
 800b53a:	2b00      	cmp	r3, #0
 800b53c:	da01      	bge.n	800b542 <_svfiprintf_r+0x132>
 800b53e:	2301      	movs	r3, #1
 800b540:	425b      	negs	r3, r3
 800b542:	9309      	str	r3, [sp, #36]	@ 0x24
 800b544:	4e2d      	ldr	r6, [pc, #180]	@ (800b5fc <_svfiprintf_r+0x1ec>)
 800b546:	2203      	movs	r2, #3
 800b548:	0030      	movs	r0, r6
 800b54a:	7829      	ldrb	r1, [r5, #0]
 800b54c:	f000 fae2 	bl	800bb14 <memchr>
 800b550:	2800      	cmp	r0, #0
 800b552:	d006      	beq.n	800b562 <_svfiprintf_r+0x152>
 800b554:	2340      	movs	r3, #64	@ 0x40
 800b556:	1b80      	subs	r0, r0, r6
 800b558:	4083      	lsls	r3, r0
 800b55a:	6822      	ldr	r2, [r4, #0]
 800b55c:	3501      	adds	r5, #1
 800b55e:	4313      	orrs	r3, r2
 800b560:	6023      	str	r3, [r4, #0]
 800b562:	7829      	ldrb	r1, [r5, #0]
 800b564:	2206      	movs	r2, #6
 800b566:	4826      	ldr	r0, [pc, #152]	@ (800b600 <_svfiprintf_r+0x1f0>)
 800b568:	1c6e      	adds	r6, r5, #1
 800b56a:	7621      	strb	r1, [r4, #24]
 800b56c:	f000 fad2 	bl	800bb14 <memchr>
 800b570:	2800      	cmp	r0, #0
 800b572:	d038      	beq.n	800b5e6 <_svfiprintf_r+0x1d6>
 800b574:	4b23      	ldr	r3, [pc, #140]	@ (800b604 <_svfiprintf_r+0x1f4>)
 800b576:	2b00      	cmp	r3, #0
 800b578:	d122      	bne.n	800b5c0 <_svfiprintf_r+0x1b0>
 800b57a:	2207      	movs	r2, #7
 800b57c:	9b07      	ldr	r3, [sp, #28]
 800b57e:	3307      	adds	r3, #7
 800b580:	4393      	bics	r3, r2
 800b582:	3308      	adds	r3, #8
 800b584:	9307      	str	r3, [sp, #28]
 800b586:	6963      	ldr	r3, [r4, #20]
 800b588:	9a04      	ldr	r2, [sp, #16]
 800b58a:	189b      	adds	r3, r3, r2
 800b58c:	6163      	str	r3, [r4, #20]
 800b58e:	e762      	b.n	800b456 <_svfiprintf_r+0x46>
 800b590:	4343      	muls	r3, r0
 800b592:	0035      	movs	r5, r6
 800b594:	2101      	movs	r1, #1
 800b596:	189b      	adds	r3, r3, r2
 800b598:	e7a4      	b.n	800b4e4 <_svfiprintf_r+0xd4>
 800b59a:	2300      	movs	r3, #0
 800b59c:	200a      	movs	r0, #10
 800b59e:	0019      	movs	r1, r3
 800b5a0:	3501      	adds	r5, #1
 800b5a2:	6063      	str	r3, [r4, #4]
 800b5a4:	782a      	ldrb	r2, [r5, #0]
 800b5a6:	1c6e      	adds	r6, r5, #1
 800b5a8:	3a30      	subs	r2, #48	@ 0x30
 800b5aa:	2a09      	cmp	r2, #9
 800b5ac:	d903      	bls.n	800b5b6 <_svfiprintf_r+0x1a6>
 800b5ae:	2b00      	cmp	r3, #0
 800b5b0:	d0c8      	beq.n	800b544 <_svfiprintf_r+0x134>
 800b5b2:	9109      	str	r1, [sp, #36]	@ 0x24
 800b5b4:	e7c6      	b.n	800b544 <_svfiprintf_r+0x134>
 800b5b6:	4341      	muls	r1, r0
 800b5b8:	0035      	movs	r5, r6
 800b5ba:	2301      	movs	r3, #1
 800b5bc:	1889      	adds	r1, r1, r2
 800b5be:	e7f1      	b.n	800b5a4 <_svfiprintf_r+0x194>
 800b5c0:	aa07      	add	r2, sp, #28
 800b5c2:	9200      	str	r2, [sp, #0]
 800b5c4:	0021      	movs	r1, r4
 800b5c6:	003a      	movs	r2, r7
 800b5c8:	4b0f      	ldr	r3, [pc, #60]	@ (800b608 <_svfiprintf_r+0x1f8>)
 800b5ca:	9803      	ldr	r0, [sp, #12]
 800b5cc:	e000      	b.n	800b5d0 <_svfiprintf_r+0x1c0>
 800b5ce:	bf00      	nop
 800b5d0:	9004      	str	r0, [sp, #16]
 800b5d2:	9b04      	ldr	r3, [sp, #16]
 800b5d4:	3301      	adds	r3, #1
 800b5d6:	d1d6      	bne.n	800b586 <_svfiprintf_r+0x176>
 800b5d8:	89bb      	ldrh	r3, [r7, #12]
 800b5da:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800b5dc:	065b      	lsls	r3, r3, #25
 800b5de:	d500      	bpl.n	800b5e2 <_svfiprintf_r+0x1d2>
 800b5e0:	e72c      	b.n	800b43c <_svfiprintf_r+0x2c>
 800b5e2:	b021      	add	sp, #132	@ 0x84
 800b5e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b5e6:	aa07      	add	r2, sp, #28
 800b5e8:	9200      	str	r2, [sp, #0]
 800b5ea:	0021      	movs	r1, r4
 800b5ec:	003a      	movs	r2, r7
 800b5ee:	4b06      	ldr	r3, [pc, #24]	@ (800b608 <_svfiprintf_r+0x1f8>)
 800b5f0:	9803      	ldr	r0, [sp, #12]
 800b5f2:	f000 f91d 	bl	800b830 <_printf_i>
 800b5f6:	e7eb      	b.n	800b5d0 <_svfiprintf_r+0x1c0>
 800b5f8:	0800bf5c 	.word	0x0800bf5c
 800b5fc:	0800bf62 	.word	0x0800bf62
 800b600:	0800bf66 	.word	0x0800bf66
 800b604:	00000000 	.word	0x00000000
 800b608:	0800b351 	.word	0x0800b351

0800b60c <sbrk_aligned>:
 800b60c:	b570      	push	{r4, r5, r6, lr}
 800b60e:	4e0f      	ldr	r6, [pc, #60]	@ (800b64c <sbrk_aligned+0x40>)
 800b610:	000d      	movs	r5, r1
 800b612:	6831      	ldr	r1, [r6, #0]
 800b614:	0004      	movs	r4, r0
 800b616:	2900      	cmp	r1, #0
 800b618:	d102      	bne.n	800b620 <sbrk_aligned+0x14>
 800b61a:	f000 fa69 	bl	800baf0 <_sbrk_r>
 800b61e:	6030      	str	r0, [r6, #0]
 800b620:	0029      	movs	r1, r5
 800b622:	0020      	movs	r0, r4
 800b624:	f000 fa64 	bl	800baf0 <_sbrk_r>
 800b628:	1c43      	adds	r3, r0, #1
 800b62a:	d103      	bne.n	800b634 <sbrk_aligned+0x28>
 800b62c:	2501      	movs	r5, #1
 800b62e:	426d      	negs	r5, r5
 800b630:	0028      	movs	r0, r5
 800b632:	bd70      	pop	{r4, r5, r6, pc}
 800b634:	2303      	movs	r3, #3
 800b636:	1cc5      	adds	r5, r0, #3
 800b638:	439d      	bics	r5, r3
 800b63a:	42a8      	cmp	r0, r5
 800b63c:	d0f8      	beq.n	800b630 <sbrk_aligned+0x24>
 800b63e:	1a29      	subs	r1, r5, r0
 800b640:	0020      	movs	r0, r4
 800b642:	f000 fa55 	bl	800baf0 <_sbrk_r>
 800b646:	3001      	adds	r0, #1
 800b648:	d1f2      	bne.n	800b630 <sbrk_aligned+0x24>
 800b64a:	e7ef      	b.n	800b62c <sbrk_aligned+0x20>
 800b64c:	20001fc0 	.word	0x20001fc0

0800b650 <_malloc_r>:
 800b650:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b652:	2203      	movs	r2, #3
 800b654:	1ccb      	adds	r3, r1, #3
 800b656:	4393      	bics	r3, r2
 800b658:	3308      	adds	r3, #8
 800b65a:	0005      	movs	r5, r0
 800b65c:	001f      	movs	r7, r3
 800b65e:	2b0c      	cmp	r3, #12
 800b660:	d234      	bcs.n	800b6cc <_malloc_r+0x7c>
 800b662:	270c      	movs	r7, #12
 800b664:	42b9      	cmp	r1, r7
 800b666:	d833      	bhi.n	800b6d0 <_malloc_r+0x80>
 800b668:	0028      	movs	r0, r5
 800b66a:	f000 f9ef 	bl	800ba4c <__malloc_lock>
 800b66e:	4e37      	ldr	r6, [pc, #220]	@ (800b74c <_malloc_r+0xfc>)
 800b670:	6833      	ldr	r3, [r6, #0]
 800b672:	001c      	movs	r4, r3
 800b674:	2c00      	cmp	r4, #0
 800b676:	d12f      	bne.n	800b6d8 <_malloc_r+0x88>
 800b678:	0039      	movs	r1, r7
 800b67a:	0028      	movs	r0, r5
 800b67c:	f7ff ffc6 	bl	800b60c <sbrk_aligned>
 800b680:	0004      	movs	r4, r0
 800b682:	1c43      	adds	r3, r0, #1
 800b684:	d15f      	bne.n	800b746 <_malloc_r+0xf6>
 800b686:	6834      	ldr	r4, [r6, #0]
 800b688:	9400      	str	r4, [sp, #0]
 800b68a:	9b00      	ldr	r3, [sp, #0]
 800b68c:	2b00      	cmp	r3, #0
 800b68e:	d14a      	bne.n	800b726 <_malloc_r+0xd6>
 800b690:	2c00      	cmp	r4, #0
 800b692:	d052      	beq.n	800b73a <_malloc_r+0xea>
 800b694:	6823      	ldr	r3, [r4, #0]
 800b696:	0028      	movs	r0, r5
 800b698:	18e3      	adds	r3, r4, r3
 800b69a:	9900      	ldr	r1, [sp, #0]
 800b69c:	9301      	str	r3, [sp, #4]
 800b69e:	f000 fa27 	bl	800baf0 <_sbrk_r>
 800b6a2:	9b01      	ldr	r3, [sp, #4]
 800b6a4:	4283      	cmp	r3, r0
 800b6a6:	d148      	bne.n	800b73a <_malloc_r+0xea>
 800b6a8:	6823      	ldr	r3, [r4, #0]
 800b6aa:	0028      	movs	r0, r5
 800b6ac:	1aff      	subs	r7, r7, r3
 800b6ae:	0039      	movs	r1, r7
 800b6b0:	f7ff ffac 	bl	800b60c <sbrk_aligned>
 800b6b4:	3001      	adds	r0, #1
 800b6b6:	d040      	beq.n	800b73a <_malloc_r+0xea>
 800b6b8:	6823      	ldr	r3, [r4, #0]
 800b6ba:	19db      	adds	r3, r3, r7
 800b6bc:	6023      	str	r3, [r4, #0]
 800b6be:	6833      	ldr	r3, [r6, #0]
 800b6c0:	685a      	ldr	r2, [r3, #4]
 800b6c2:	2a00      	cmp	r2, #0
 800b6c4:	d133      	bne.n	800b72e <_malloc_r+0xde>
 800b6c6:	9b00      	ldr	r3, [sp, #0]
 800b6c8:	6033      	str	r3, [r6, #0]
 800b6ca:	e019      	b.n	800b700 <_malloc_r+0xb0>
 800b6cc:	2b00      	cmp	r3, #0
 800b6ce:	dac9      	bge.n	800b664 <_malloc_r+0x14>
 800b6d0:	230c      	movs	r3, #12
 800b6d2:	602b      	str	r3, [r5, #0]
 800b6d4:	2000      	movs	r0, #0
 800b6d6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b6d8:	6821      	ldr	r1, [r4, #0]
 800b6da:	1bc9      	subs	r1, r1, r7
 800b6dc:	d420      	bmi.n	800b720 <_malloc_r+0xd0>
 800b6de:	290b      	cmp	r1, #11
 800b6e0:	d90a      	bls.n	800b6f8 <_malloc_r+0xa8>
 800b6e2:	19e2      	adds	r2, r4, r7
 800b6e4:	6027      	str	r7, [r4, #0]
 800b6e6:	42a3      	cmp	r3, r4
 800b6e8:	d104      	bne.n	800b6f4 <_malloc_r+0xa4>
 800b6ea:	6032      	str	r2, [r6, #0]
 800b6ec:	6863      	ldr	r3, [r4, #4]
 800b6ee:	6011      	str	r1, [r2, #0]
 800b6f0:	6053      	str	r3, [r2, #4]
 800b6f2:	e005      	b.n	800b700 <_malloc_r+0xb0>
 800b6f4:	605a      	str	r2, [r3, #4]
 800b6f6:	e7f9      	b.n	800b6ec <_malloc_r+0x9c>
 800b6f8:	6862      	ldr	r2, [r4, #4]
 800b6fa:	42a3      	cmp	r3, r4
 800b6fc:	d10e      	bne.n	800b71c <_malloc_r+0xcc>
 800b6fe:	6032      	str	r2, [r6, #0]
 800b700:	0028      	movs	r0, r5
 800b702:	f000 f9ab 	bl	800ba5c <__malloc_unlock>
 800b706:	0020      	movs	r0, r4
 800b708:	2207      	movs	r2, #7
 800b70a:	300b      	adds	r0, #11
 800b70c:	1d23      	adds	r3, r4, #4
 800b70e:	4390      	bics	r0, r2
 800b710:	1ac2      	subs	r2, r0, r3
 800b712:	4298      	cmp	r0, r3
 800b714:	d0df      	beq.n	800b6d6 <_malloc_r+0x86>
 800b716:	1a1b      	subs	r3, r3, r0
 800b718:	50a3      	str	r3, [r4, r2]
 800b71a:	e7dc      	b.n	800b6d6 <_malloc_r+0x86>
 800b71c:	605a      	str	r2, [r3, #4]
 800b71e:	e7ef      	b.n	800b700 <_malloc_r+0xb0>
 800b720:	0023      	movs	r3, r4
 800b722:	6864      	ldr	r4, [r4, #4]
 800b724:	e7a6      	b.n	800b674 <_malloc_r+0x24>
 800b726:	9c00      	ldr	r4, [sp, #0]
 800b728:	6863      	ldr	r3, [r4, #4]
 800b72a:	9300      	str	r3, [sp, #0]
 800b72c:	e7ad      	b.n	800b68a <_malloc_r+0x3a>
 800b72e:	001a      	movs	r2, r3
 800b730:	685b      	ldr	r3, [r3, #4]
 800b732:	42a3      	cmp	r3, r4
 800b734:	d1fb      	bne.n	800b72e <_malloc_r+0xde>
 800b736:	2300      	movs	r3, #0
 800b738:	e7da      	b.n	800b6f0 <_malloc_r+0xa0>
 800b73a:	230c      	movs	r3, #12
 800b73c:	0028      	movs	r0, r5
 800b73e:	602b      	str	r3, [r5, #0]
 800b740:	f000 f98c 	bl	800ba5c <__malloc_unlock>
 800b744:	e7c6      	b.n	800b6d4 <_malloc_r+0x84>
 800b746:	6007      	str	r7, [r0, #0]
 800b748:	e7da      	b.n	800b700 <_malloc_r+0xb0>
 800b74a:	46c0      	nop			@ (mov r8, r8)
 800b74c:	20001fc4 	.word	0x20001fc4

0800b750 <_printf_common>:
 800b750:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b752:	0016      	movs	r6, r2
 800b754:	9301      	str	r3, [sp, #4]
 800b756:	688a      	ldr	r2, [r1, #8]
 800b758:	690b      	ldr	r3, [r1, #16]
 800b75a:	000c      	movs	r4, r1
 800b75c:	9000      	str	r0, [sp, #0]
 800b75e:	4293      	cmp	r3, r2
 800b760:	da00      	bge.n	800b764 <_printf_common+0x14>
 800b762:	0013      	movs	r3, r2
 800b764:	0022      	movs	r2, r4
 800b766:	6033      	str	r3, [r6, #0]
 800b768:	3243      	adds	r2, #67	@ 0x43
 800b76a:	7812      	ldrb	r2, [r2, #0]
 800b76c:	2a00      	cmp	r2, #0
 800b76e:	d001      	beq.n	800b774 <_printf_common+0x24>
 800b770:	3301      	adds	r3, #1
 800b772:	6033      	str	r3, [r6, #0]
 800b774:	6823      	ldr	r3, [r4, #0]
 800b776:	069b      	lsls	r3, r3, #26
 800b778:	d502      	bpl.n	800b780 <_printf_common+0x30>
 800b77a:	6833      	ldr	r3, [r6, #0]
 800b77c:	3302      	adds	r3, #2
 800b77e:	6033      	str	r3, [r6, #0]
 800b780:	6822      	ldr	r2, [r4, #0]
 800b782:	2306      	movs	r3, #6
 800b784:	0015      	movs	r5, r2
 800b786:	401d      	ands	r5, r3
 800b788:	421a      	tst	r2, r3
 800b78a:	d027      	beq.n	800b7dc <_printf_common+0x8c>
 800b78c:	0023      	movs	r3, r4
 800b78e:	3343      	adds	r3, #67	@ 0x43
 800b790:	781b      	ldrb	r3, [r3, #0]
 800b792:	1e5a      	subs	r2, r3, #1
 800b794:	4193      	sbcs	r3, r2
 800b796:	6822      	ldr	r2, [r4, #0]
 800b798:	0692      	lsls	r2, r2, #26
 800b79a:	d430      	bmi.n	800b7fe <_printf_common+0xae>
 800b79c:	0022      	movs	r2, r4
 800b79e:	9901      	ldr	r1, [sp, #4]
 800b7a0:	9800      	ldr	r0, [sp, #0]
 800b7a2:	9d08      	ldr	r5, [sp, #32]
 800b7a4:	3243      	adds	r2, #67	@ 0x43
 800b7a6:	47a8      	blx	r5
 800b7a8:	3001      	adds	r0, #1
 800b7aa:	d025      	beq.n	800b7f8 <_printf_common+0xa8>
 800b7ac:	2206      	movs	r2, #6
 800b7ae:	6823      	ldr	r3, [r4, #0]
 800b7b0:	2500      	movs	r5, #0
 800b7b2:	4013      	ands	r3, r2
 800b7b4:	2b04      	cmp	r3, #4
 800b7b6:	d105      	bne.n	800b7c4 <_printf_common+0x74>
 800b7b8:	6833      	ldr	r3, [r6, #0]
 800b7ba:	68e5      	ldr	r5, [r4, #12]
 800b7bc:	1aed      	subs	r5, r5, r3
 800b7be:	43eb      	mvns	r3, r5
 800b7c0:	17db      	asrs	r3, r3, #31
 800b7c2:	401d      	ands	r5, r3
 800b7c4:	68a3      	ldr	r3, [r4, #8]
 800b7c6:	6922      	ldr	r2, [r4, #16]
 800b7c8:	4293      	cmp	r3, r2
 800b7ca:	dd01      	ble.n	800b7d0 <_printf_common+0x80>
 800b7cc:	1a9b      	subs	r3, r3, r2
 800b7ce:	18ed      	adds	r5, r5, r3
 800b7d0:	2600      	movs	r6, #0
 800b7d2:	42b5      	cmp	r5, r6
 800b7d4:	d120      	bne.n	800b818 <_printf_common+0xc8>
 800b7d6:	2000      	movs	r0, #0
 800b7d8:	e010      	b.n	800b7fc <_printf_common+0xac>
 800b7da:	3501      	adds	r5, #1
 800b7dc:	68e3      	ldr	r3, [r4, #12]
 800b7de:	6832      	ldr	r2, [r6, #0]
 800b7e0:	1a9b      	subs	r3, r3, r2
 800b7e2:	42ab      	cmp	r3, r5
 800b7e4:	ddd2      	ble.n	800b78c <_printf_common+0x3c>
 800b7e6:	0022      	movs	r2, r4
 800b7e8:	2301      	movs	r3, #1
 800b7ea:	9901      	ldr	r1, [sp, #4]
 800b7ec:	9800      	ldr	r0, [sp, #0]
 800b7ee:	9f08      	ldr	r7, [sp, #32]
 800b7f0:	3219      	adds	r2, #25
 800b7f2:	47b8      	blx	r7
 800b7f4:	3001      	adds	r0, #1
 800b7f6:	d1f0      	bne.n	800b7da <_printf_common+0x8a>
 800b7f8:	2001      	movs	r0, #1
 800b7fa:	4240      	negs	r0, r0
 800b7fc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b7fe:	2030      	movs	r0, #48	@ 0x30
 800b800:	18e1      	adds	r1, r4, r3
 800b802:	3143      	adds	r1, #67	@ 0x43
 800b804:	7008      	strb	r0, [r1, #0]
 800b806:	0021      	movs	r1, r4
 800b808:	1c5a      	adds	r2, r3, #1
 800b80a:	3145      	adds	r1, #69	@ 0x45
 800b80c:	7809      	ldrb	r1, [r1, #0]
 800b80e:	18a2      	adds	r2, r4, r2
 800b810:	3243      	adds	r2, #67	@ 0x43
 800b812:	3302      	adds	r3, #2
 800b814:	7011      	strb	r1, [r2, #0]
 800b816:	e7c1      	b.n	800b79c <_printf_common+0x4c>
 800b818:	0022      	movs	r2, r4
 800b81a:	2301      	movs	r3, #1
 800b81c:	9901      	ldr	r1, [sp, #4]
 800b81e:	9800      	ldr	r0, [sp, #0]
 800b820:	9f08      	ldr	r7, [sp, #32]
 800b822:	321a      	adds	r2, #26
 800b824:	47b8      	blx	r7
 800b826:	3001      	adds	r0, #1
 800b828:	d0e6      	beq.n	800b7f8 <_printf_common+0xa8>
 800b82a:	3601      	adds	r6, #1
 800b82c:	e7d1      	b.n	800b7d2 <_printf_common+0x82>
	...

0800b830 <_printf_i>:
 800b830:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b832:	b08b      	sub	sp, #44	@ 0x2c
 800b834:	9206      	str	r2, [sp, #24]
 800b836:	000a      	movs	r2, r1
 800b838:	3243      	adds	r2, #67	@ 0x43
 800b83a:	9307      	str	r3, [sp, #28]
 800b83c:	9005      	str	r0, [sp, #20]
 800b83e:	9203      	str	r2, [sp, #12]
 800b840:	7e0a      	ldrb	r2, [r1, #24]
 800b842:	000c      	movs	r4, r1
 800b844:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b846:	2a78      	cmp	r2, #120	@ 0x78
 800b848:	d809      	bhi.n	800b85e <_printf_i+0x2e>
 800b84a:	2a62      	cmp	r2, #98	@ 0x62
 800b84c:	d80b      	bhi.n	800b866 <_printf_i+0x36>
 800b84e:	2a00      	cmp	r2, #0
 800b850:	d100      	bne.n	800b854 <_printf_i+0x24>
 800b852:	e0bc      	b.n	800b9ce <_printf_i+0x19e>
 800b854:	497b      	ldr	r1, [pc, #492]	@ (800ba44 <_printf_i+0x214>)
 800b856:	9104      	str	r1, [sp, #16]
 800b858:	2a58      	cmp	r2, #88	@ 0x58
 800b85a:	d100      	bne.n	800b85e <_printf_i+0x2e>
 800b85c:	e090      	b.n	800b980 <_printf_i+0x150>
 800b85e:	0025      	movs	r5, r4
 800b860:	3542      	adds	r5, #66	@ 0x42
 800b862:	702a      	strb	r2, [r5, #0]
 800b864:	e022      	b.n	800b8ac <_printf_i+0x7c>
 800b866:	0010      	movs	r0, r2
 800b868:	3863      	subs	r0, #99	@ 0x63
 800b86a:	2815      	cmp	r0, #21
 800b86c:	d8f7      	bhi.n	800b85e <_printf_i+0x2e>
 800b86e:	f7f4 fc53 	bl	8000118 <__gnu_thumb1_case_shi>
 800b872:	0016      	.short	0x0016
 800b874:	fff6001f 	.word	0xfff6001f
 800b878:	fff6fff6 	.word	0xfff6fff6
 800b87c:	001ffff6 	.word	0x001ffff6
 800b880:	fff6fff6 	.word	0xfff6fff6
 800b884:	fff6fff6 	.word	0xfff6fff6
 800b888:	003600a1 	.word	0x003600a1
 800b88c:	fff60080 	.word	0xfff60080
 800b890:	00b2fff6 	.word	0x00b2fff6
 800b894:	0036fff6 	.word	0x0036fff6
 800b898:	fff6fff6 	.word	0xfff6fff6
 800b89c:	0084      	.short	0x0084
 800b89e:	0025      	movs	r5, r4
 800b8a0:	681a      	ldr	r2, [r3, #0]
 800b8a2:	3542      	adds	r5, #66	@ 0x42
 800b8a4:	1d11      	adds	r1, r2, #4
 800b8a6:	6019      	str	r1, [r3, #0]
 800b8a8:	6813      	ldr	r3, [r2, #0]
 800b8aa:	702b      	strb	r3, [r5, #0]
 800b8ac:	2301      	movs	r3, #1
 800b8ae:	e0a0      	b.n	800b9f2 <_printf_i+0x1c2>
 800b8b0:	6818      	ldr	r0, [r3, #0]
 800b8b2:	6809      	ldr	r1, [r1, #0]
 800b8b4:	1d02      	adds	r2, r0, #4
 800b8b6:	060d      	lsls	r5, r1, #24
 800b8b8:	d50b      	bpl.n	800b8d2 <_printf_i+0xa2>
 800b8ba:	6806      	ldr	r6, [r0, #0]
 800b8bc:	601a      	str	r2, [r3, #0]
 800b8be:	2e00      	cmp	r6, #0
 800b8c0:	da03      	bge.n	800b8ca <_printf_i+0x9a>
 800b8c2:	232d      	movs	r3, #45	@ 0x2d
 800b8c4:	9a03      	ldr	r2, [sp, #12]
 800b8c6:	4276      	negs	r6, r6
 800b8c8:	7013      	strb	r3, [r2, #0]
 800b8ca:	4b5e      	ldr	r3, [pc, #376]	@ (800ba44 <_printf_i+0x214>)
 800b8cc:	270a      	movs	r7, #10
 800b8ce:	9304      	str	r3, [sp, #16]
 800b8d0:	e018      	b.n	800b904 <_printf_i+0xd4>
 800b8d2:	6806      	ldr	r6, [r0, #0]
 800b8d4:	601a      	str	r2, [r3, #0]
 800b8d6:	0649      	lsls	r1, r1, #25
 800b8d8:	d5f1      	bpl.n	800b8be <_printf_i+0x8e>
 800b8da:	b236      	sxth	r6, r6
 800b8dc:	e7ef      	b.n	800b8be <_printf_i+0x8e>
 800b8de:	6808      	ldr	r0, [r1, #0]
 800b8e0:	6819      	ldr	r1, [r3, #0]
 800b8e2:	c940      	ldmia	r1!, {r6}
 800b8e4:	0605      	lsls	r5, r0, #24
 800b8e6:	d402      	bmi.n	800b8ee <_printf_i+0xbe>
 800b8e8:	0640      	lsls	r0, r0, #25
 800b8ea:	d500      	bpl.n	800b8ee <_printf_i+0xbe>
 800b8ec:	b2b6      	uxth	r6, r6
 800b8ee:	6019      	str	r1, [r3, #0]
 800b8f0:	4b54      	ldr	r3, [pc, #336]	@ (800ba44 <_printf_i+0x214>)
 800b8f2:	270a      	movs	r7, #10
 800b8f4:	9304      	str	r3, [sp, #16]
 800b8f6:	2a6f      	cmp	r2, #111	@ 0x6f
 800b8f8:	d100      	bne.n	800b8fc <_printf_i+0xcc>
 800b8fa:	3f02      	subs	r7, #2
 800b8fc:	0023      	movs	r3, r4
 800b8fe:	2200      	movs	r2, #0
 800b900:	3343      	adds	r3, #67	@ 0x43
 800b902:	701a      	strb	r2, [r3, #0]
 800b904:	6863      	ldr	r3, [r4, #4]
 800b906:	60a3      	str	r3, [r4, #8]
 800b908:	2b00      	cmp	r3, #0
 800b90a:	db03      	blt.n	800b914 <_printf_i+0xe4>
 800b90c:	2104      	movs	r1, #4
 800b90e:	6822      	ldr	r2, [r4, #0]
 800b910:	438a      	bics	r2, r1
 800b912:	6022      	str	r2, [r4, #0]
 800b914:	2e00      	cmp	r6, #0
 800b916:	d102      	bne.n	800b91e <_printf_i+0xee>
 800b918:	9d03      	ldr	r5, [sp, #12]
 800b91a:	2b00      	cmp	r3, #0
 800b91c:	d00c      	beq.n	800b938 <_printf_i+0x108>
 800b91e:	9d03      	ldr	r5, [sp, #12]
 800b920:	0030      	movs	r0, r6
 800b922:	0039      	movs	r1, r7
 800b924:	f7f4 fc88 	bl	8000238 <__aeabi_uidivmod>
 800b928:	9b04      	ldr	r3, [sp, #16]
 800b92a:	3d01      	subs	r5, #1
 800b92c:	5c5b      	ldrb	r3, [r3, r1]
 800b92e:	702b      	strb	r3, [r5, #0]
 800b930:	0033      	movs	r3, r6
 800b932:	0006      	movs	r6, r0
 800b934:	429f      	cmp	r7, r3
 800b936:	d9f3      	bls.n	800b920 <_printf_i+0xf0>
 800b938:	2f08      	cmp	r7, #8
 800b93a:	d109      	bne.n	800b950 <_printf_i+0x120>
 800b93c:	6823      	ldr	r3, [r4, #0]
 800b93e:	07db      	lsls	r3, r3, #31
 800b940:	d506      	bpl.n	800b950 <_printf_i+0x120>
 800b942:	6862      	ldr	r2, [r4, #4]
 800b944:	6923      	ldr	r3, [r4, #16]
 800b946:	429a      	cmp	r2, r3
 800b948:	dc02      	bgt.n	800b950 <_printf_i+0x120>
 800b94a:	2330      	movs	r3, #48	@ 0x30
 800b94c:	3d01      	subs	r5, #1
 800b94e:	702b      	strb	r3, [r5, #0]
 800b950:	9b03      	ldr	r3, [sp, #12]
 800b952:	1b5b      	subs	r3, r3, r5
 800b954:	6123      	str	r3, [r4, #16]
 800b956:	9b07      	ldr	r3, [sp, #28]
 800b958:	0021      	movs	r1, r4
 800b95a:	9300      	str	r3, [sp, #0]
 800b95c:	9805      	ldr	r0, [sp, #20]
 800b95e:	9b06      	ldr	r3, [sp, #24]
 800b960:	aa09      	add	r2, sp, #36	@ 0x24
 800b962:	f7ff fef5 	bl	800b750 <_printf_common>
 800b966:	3001      	adds	r0, #1
 800b968:	d148      	bne.n	800b9fc <_printf_i+0x1cc>
 800b96a:	2001      	movs	r0, #1
 800b96c:	4240      	negs	r0, r0
 800b96e:	b00b      	add	sp, #44	@ 0x2c
 800b970:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b972:	2220      	movs	r2, #32
 800b974:	6809      	ldr	r1, [r1, #0]
 800b976:	430a      	orrs	r2, r1
 800b978:	6022      	str	r2, [r4, #0]
 800b97a:	2278      	movs	r2, #120	@ 0x78
 800b97c:	4932      	ldr	r1, [pc, #200]	@ (800ba48 <_printf_i+0x218>)
 800b97e:	9104      	str	r1, [sp, #16]
 800b980:	0021      	movs	r1, r4
 800b982:	3145      	adds	r1, #69	@ 0x45
 800b984:	700a      	strb	r2, [r1, #0]
 800b986:	6819      	ldr	r1, [r3, #0]
 800b988:	6822      	ldr	r2, [r4, #0]
 800b98a:	c940      	ldmia	r1!, {r6}
 800b98c:	0610      	lsls	r0, r2, #24
 800b98e:	d402      	bmi.n	800b996 <_printf_i+0x166>
 800b990:	0650      	lsls	r0, r2, #25
 800b992:	d500      	bpl.n	800b996 <_printf_i+0x166>
 800b994:	b2b6      	uxth	r6, r6
 800b996:	6019      	str	r1, [r3, #0]
 800b998:	07d3      	lsls	r3, r2, #31
 800b99a:	d502      	bpl.n	800b9a2 <_printf_i+0x172>
 800b99c:	2320      	movs	r3, #32
 800b99e:	4313      	orrs	r3, r2
 800b9a0:	6023      	str	r3, [r4, #0]
 800b9a2:	2e00      	cmp	r6, #0
 800b9a4:	d001      	beq.n	800b9aa <_printf_i+0x17a>
 800b9a6:	2710      	movs	r7, #16
 800b9a8:	e7a8      	b.n	800b8fc <_printf_i+0xcc>
 800b9aa:	2220      	movs	r2, #32
 800b9ac:	6823      	ldr	r3, [r4, #0]
 800b9ae:	4393      	bics	r3, r2
 800b9b0:	6023      	str	r3, [r4, #0]
 800b9b2:	e7f8      	b.n	800b9a6 <_printf_i+0x176>
 800b9b4:	681a      	ldr	r2, [r3, #0]
 800b9b6:	680d      	ldr	r5, [r1, #0]
 800b9b8:	1d10      	adds	r0, r2, #4
 800b9ba:	6949      	ldr	r1, [r1, #20]
 800b9bc:	6018      	str	r0, [r3, #0]
 800b9be:	6813      	ldr	r3, [r2, #0]
 800b9c0:	062e      	lsls	r6, r5, #24
 800b9c2:	d501      	bpl.n	800b9c8 <_printf_i+0x198>
 800b9c4:	6019      	str	r1, [r3, #0]
 800b9c6:	e002      	b.n	800b9ce <_printf_i+0x19e>
 800b9c8:	066d      	lsls	r5, r5, #25
 800b9ca:	d5fb      	bpl.n	800b9c4 <_printf_i+0x194>
 800b9cc:	8019      	strh	r1, [r3, #0]
 800b9ce:	2300      	movs	r3, #0
 800b9d0:	9d03      	ldr	r5, [sp, #12]
 800b9d2:	6123      	str	r3, [r4, #16]
 800b9d4:	e7bf      	b.n	800b956 <_printf_i+0x126>
 800b9d6:	681a      	ldr	r2, [r3, #0]
 800b9d8:	1d11      	adds	r1, r2, #4
 800b9da:	6019      	str	r1, [r3, #0]
 800b9dc:	6815      	ldr	r5, [r2, #0]
 800b9de:	2100      	movs	r1, #0
 800b9e0:	0028      	movs	r0, r5
 800b9e2:	6862      	ldr	r2, [r4, #4]
 800b9e4:	f000 f896 	bl	800bb14 <memchr>
 800b9e8:	2800      	cmp	r0, #0
 800b9ea:	d001      	beq.n	800b9f0 <_printf_i+0x1c0>
 800b9ec:	1b40      	subs	r0, r0, r5
 800b9ee:	6060      	str	r0, [r4, #4]
 800b9f0:	6863      	ldr	r3, [r4, #4]
 800b9f2:	6123      	str	r3, [r4, #16]
 800b9f4:	2300      	movs	r3, #0
 800b9f6:	9a03      	ldr	r2, [sp, #12]
 800b9f8:	7013      	strb	r3, [r2, #0]
 800b9fa:	e7ac      	b.n	800b956 <_printf_i+0x126>
 800b9fc:	002a      	movs	r2, r5
 800b9fe:	6923      	ldr	r3, [r4, #16]
 800ba00:	9906      	ldr	r1, [sp, #24]
 800ba02:	9805      	ldr	r0, [sp, #20]
 800ba04:	9d07      	ldr	r5, [sp, #28]
 800ba06:	47a8      	blx	r5
 800ba08:	3001      	adds	r0, #1
 800ba0a:	d0ae      	beq.n	800b96a <_printf_i+0x13a>
 800ba0c:	6823      	ldr	r3, [r4, #0]
 800ba0e:	079b      	lsls	r3, r3, #30
 800ba10:	d415      	bmi.n	800ba3e <_printf_i+0x20e>
 800ba12:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ba14:	68e0      	ldr	r0, [r4, #12]
 800ba16:	4298      	cmp	r0, r3
 800ba18:	daa9      	bge.n	800b96e <_printf_i+0x13e>
 800ba1a:	0018      	movs	r0, r3
 800ba1c:	e7a7      	b.n	800b96e <_printf_i+0x13e>
 800ba1e:	0022      	movs	r2, r4
 800ba20:	2301      	movs	r3, #1
 800ba22:	9906      	ldr	r1, [sp, #24]
 800ba24:	9805      	ldr	r0, [sp, #20]
 800ba26:	9e07      	ldr	r6, [sp, #28]
 800ba28:	3219      	adds	r2, #25
 800ba2a:	47b0      	blx	r6
 800ba2c:	3001      	adds	r0, #1
 800ba2e:	d09c      	beq.n	800b96a <_printf_i+0x13a>
 800ba30:	3501      	adds	r5, #1
 800ba32:	68e3      	ldr	r3, [r4, #12]
 800ba34:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ba36:	1a9b      	subs	r3, r3, r2
 800ba38:	42ab      	cmp	r3, r5
 800ba3a:	dcf0      	bgt.n	800ba1e <_printf_i+0x1ee>
 800ba3c:	e7e9      	b.n	800ba12 <_printf_i+0x1e2>
 800ba3e:	2500      	movs	r5, #0
 800ba40:	e7f7      	b.n	800ba32 <_printf_i+0x202>
 800ba42:	46c0      	nop			@ (mov r8, r8)
 800ba44:	0800bf6d 	.word	0x0800bf6d
 800ba48:	0800bf7e 	.word	0x0800bf7e

0800ba4c <__malloc_lock>:
 800ba4c:	b510      	push	{r4, lr}
 800ba4e:	4802      	ldr	r0, [pc, #8]	@ (800ba58 <__malloc_lock+0xc>)
 800ba50:	f7ff fc28 	bl	800b2a4 <__retarget_lock_acquire_recursive>
 800ba54:	bd10      	pop	{r4, pc}
 800ba56:	46c0      	nop			@ (mov r8, r8)
 800ba58:	20001fbc 	.word	0x20001fbc

0800ba5c <__malloc_unlock>:
 800ba5c:	b510      	push	{r4, lr}
 800ba5e:	4802      	ldr	r0, [pc, #8]	@ (800ba68 <__malloc_unlock+0xc>)
 800ba60:	f7ff fc21 	bl	800b2a6 <__retarget_lock_release_recursive>
 800ba64:	bd10      	pop	{r4, pc}
 800ba66:	46c0      	nop			@ (mov r8, r8)
 800ba68:	20001fbc 	.word	0x20001fbc

0800ba6c <_realloc_r>:
 800ba6c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ba6e:	0006      	movs	r6, r0
 800ba70:	000c      	movs	r4, r1
 800ba72:	0015      	movs	r5, r2
 800ba74:	2900      	cmp	r1, #0
 800ba76:	d105      	bne.n	800ba84 <_realloc_r+0x18>
 800ba78:	0011      	movs	r1, r2
 800ba7a:	f7ff fde9 	bl	800b650 <_malloc_r>
 800ba7e:	0004      	movs	r4, r0
 800ba80:	0020      	movs	r0, r4
 800ba82:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ba84:	2a00      	cmp	r2, #0
 800ba86:	d103      	bne.n	800ba90 <_realloc_r+0x24>
 800ba88:	f7ff fc18 	bl	800b2bc <_free_r>
 800ba8c:	2400      	movs	r4, #0
 800ba8e:	e7f7      	b.n	800ba80 <_realloc_r+0x14>
 800ba90:	f000 f84b 	bl	800bb2a <_malloc_usable_size_r>
 800ba94:	0007      	movs	r7, r0
 800ba96:	4285      	cmp	r5, r0
 800ba98:	d802      	bhi.n	800baa0 <_realloc_r+0x34>
 800ba9a:	0843      	lsrs	r3, r0, #1
 800ba9c:	42ab      	cmp	r3, r5
 800ba9e:	d3ef      	bcc.n	800ba80 <_realloc_r+0x14>
 800baa0:	0029      	movs	r1, r5
 800baa2:	0030      	movs	r0, r6
 800baa4:	f7ff fdd4 	bl	800b650 <_malloc_r>
 800baa8:	9001      	str	r0, [sp, #4]
 800baaa:	2800      	cmp	r0, #0
 800baac:	d0ee      	beq.n	800ba8c <_realloc_r+0x20>
 800baae:	002a      	movs	r2, r5
 800bab0:	42bd      	cmp	r5, r7
 800bab2:	d900      	bls.n	800bab6 <_realloc_r+0x4a>
 800bab4:	003a      	movs	r2, r7
 800bab6:	0021      	movs	r1, r4
 800bab8:	9801      	ldr	r0, [sp, #4]
 800baba:	f7ff fbf5 	bl	800b2a8 <memcpy>
 800babe:	0021      	movs	r1, r4
 800bac0:	0030      	movs	r0, r6
 800bac2:	f7ff fbfb 	bl	800b2bc <_free_r>
 800bac6:	9c01      	ldr	r4, [sp, #4]
 800bac8:	e7da      	b.n	800ba80 <_realloc_r+0x14>

0800baca <memmove>:
 800baca:	b510      	push	{r4, lr}
 800bacc:	4288      	cmp	r0, r1
 800bace:	d806      	bhi.n	800bade <memmove+0x14>
 800bad0:	2300      	movs	r3, #0
 800bad2:	429a      	cmp	r2, r3
 800bad4:	d008      	beq.n	800bae8 <memmove+0x1e>
 800bad6:	5ccc      	ldrb	r4, [r1, r3]
 800bad8:	54c4      	strb	r4, [r0, r3]
 800bada:	3301      	adds	r3, #1
 800badc:	e7f9      	b.n	800bad2 <memmove+0x8>
 800bade:	188b      	adds	r3, r1, r2
 800bae0:	4298      	cmp	r0, r3
 800bae2:	d2f5      	bcs.n	800bad0 <memmove+0x6>
 800bae4:	3a01      	subs	r2, #1
 800bae6:	d200      	bcs.n	800baea <memmove+0x20>
 800bae8:	bd10      	pop	{r4, pc}
 800baea:	5c8b      	ldrb	r3, [r1, r2]
 800baec:	5483      	strb	r3, [r0, r2]
 800baee:	e7f9      	b.n	800bae4 <memmove+0x1a>

0800baf0 <_sbrk_r>:
 800baf0:	2300      	movs	r3, #0
 800baf2:	b570      	push	{r4, r5, r6, lr}
 800baf4:	4d06      	ldr	r5, [pc, #24]	@ (800bb10 <_sbrk_r+0x20>)
 800baf6:	0004      	movs	r4, r0
 800baf8:	0008      	movs	r0, r1
 800bafa:	602b      	str	r3, [r5, #0]
 800bafc:	f7f5 f986 	bl	8000e0c <_sbrk>
 800bb00:	1c43      	adds	r3, r0, #1
 800bb02:	d103      	bne.n	800bb0c <_sbrk_r+0x1c>
 800bb04:	682b      	ldr	r3, [r5, #0]
 800bb06:	2b00      	cmp	r3, #0
 800bb08:	d000      	beq.n	800bb0c <_sbrk_r+0x1c>
 800bb0a:	6023      	str	r3, [r4, #0]
 800bb0c:	bd70      	pop	{r4, r5, r6, pc}
 800bb0e:	46c0      	nop			@ (mov r8, r8)
 800bb10:	20001fb8 	.word	0x20001fb8

0800bb14 <memchr>:
 800bb14:	b2c9      	uxtb	r1, r1
 800bb16:	1882      	adds	r2, r0, r2
 800bb18:	4290      	cmp	r0, r2
 800bb1a:	d101      	bne.n	800bb20 <memchr+0xc>
 800bb1c:	2000      	movs	r0, #0
 800bb1e:	4770      	bx	lr
 800bb20:	7803      	ldrb	r3, [r0, #0]
 800bb22:	428b      	cmp	r3, r1
 800bb24:	d0fb      	beq.n	800bb1e <memchr+0xa>
 800bb26:	3001      	adds	r0, #1
 800bb28:	e7f6      	b.n	800bb18 <memchr+0x4>

0800bb2a <_malloc_usable_size_r>:
 800bb2a:	1f0b      	subs	r3, r1, #4
 800bb2c:	681b      	ldr	r3, [r3, #0]
 800bb2e:	1f18      	subs	r0, r3, #4
 800bb30:	2b00      	cmp	r3, #0
 800bb32:	da01      	bge.n	800bb38 <_malloc_usable_size_r+0xe>
 800bb34:	580b      	ldr	r3, [r1, r0]
 800bb36:	18c0      	adds	r0, r0, r3
 800bb38:	4770      	bx	lr
	...

0800bb3c <_init>:
 800bb3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bb3e:	46c0      	nop			@ (mov r8, r8)
 800bb40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bb42:	bc08      	pop	{r3}
 800bb44:	469e      	mov	lr, r3
 800bb46:	4770      	bx	lr

0800bb48 <_fini>:
 800bb48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bb4a:	46c0      	nop			@ (mov r8, r8)
 800bb4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bb4e:	bc08      	pop	{r3}
 800bb50:	469e      	mov	lr, r3
 800bb52:	4770      	bx	lr
