// Seed: 377933708
module module_0 (
    input wand id_0,
    input tri1 id_1
);
  logic id_3;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    output wor id_0,
    output wire id_1,
    input wor id_2,
    input supply0 id_3,
    input supply1 id_4,
    output uwire id_5,
    output supply0 id_6,
    input wand id_7,
    input wor id_8,
    output tri0 id_9,
    input supply0 id_10,
    output wand id_11,
    input supply0 id_12,
    input uwire id_13,
    input tri1 id_14
);
  wire id_16, id_17, id_18, id_19, id_20, id_21, id_22, id_23;
  logic id_24;
  assign id_11 = id_12;
  logic id_25 = id_4;
  module_0 modCall_1 (
      id_2,
      id_14
  );
endmodule
