-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2017.2
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity correlatorSynch is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    phaseClass_V : IN STD_LOGIC_VECTOR (3 downto 0);
    cor_phaseClass15i_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15i_V_s : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass15q_V_s : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14i_V_s : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass14q_V_s : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13i_V_s : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass13q_V_s : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12i_V_s : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass12q_V_s : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11i_V_s : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass11q_V_s : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10i_V_s : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass10q_V_s : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9i_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass9q_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8i_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass8q_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7i_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass7q_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6i_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass6q_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5i_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass5q_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4i_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass4q_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3i_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass3q_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2i_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass2q_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1i_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass1q_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_15 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_14 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_13 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_12 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_11 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_10 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_9 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_8 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_7 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_6 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0i_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    cor_phaseClass0q_V_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of correlatorSynch is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal phaseClass_V_read_read_fu_1070_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal corHelperIPos_V_15_s_fu_1370_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_15_s_reg_5946 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_15_s_fu_1410_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_15_s_reg_5951 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp11_fu_1436_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp11_reg_5956 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp12_fu_1442_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp12_reg_5961 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp13_fu_1466_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp13_reg_5966 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp18_fu_1476_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp18_reg_5971 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp19_fu_1482_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp19_reg_5976 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp20_fu_1506_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp20_reg_5981 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_14_s_fu_1642_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_14_s_reg_5986 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_14_s_fu_1682_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_14_s_reg_5991 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp35_fu_1708_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp35_reg_5996 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp36_fu_1714_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp36_reg_6001 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp37_fu_1738_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp37_reg_6006 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp42_fu_1748_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp42_reg_6011 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp43_fu_1754_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp43_reg_6016 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp44_fu_1778_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp44_reg_6021 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_13_s_fu_1914_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_13_s_reg_6026 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_13_s_fu_1954_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_13_s_reg_6031 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp59_fu_1980_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp59_reg_6036 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp60_fu_1986_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp60_reg_6041 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp61_fu_2010_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp61_reg_6046 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp66_fu_2020_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp66_reg_6051 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp67_fu_2026_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp67_reg_6056 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp68_fu_2050_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp68_reg_6061 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_12_s_fu_2186_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_12_s_reg_6066 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_12_s_fu_2226_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_12_s_reg_6071 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp83_fu_2252_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp83_reg_6076 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp84_fu_2258_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp84_reg_6081 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp85_fu_2282_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp85_reg_6086 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp90_fu_2292_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp90_reg_6091 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp91_fu_2298_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp91_reg_6096 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp92_fu_2322_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp92_reg_6101 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_11_s_fu_2458_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_11_s_reg_6106 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_11_s_fu_2498_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_11_s_reg_6111 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp107_fu_2524_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp107_reg_6116 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp108_fu_2530_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp108_reg_6121 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp109_fu_2554_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp109_reg_6126 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp114_fu_2564_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp114_reg_6131 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp115_fu_2570_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp115_reg_6136 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp116_fu_2594_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp116_reg_6141 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_10_s_fu_2730_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_10_s_reg_6146 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_10_s_fu_2770_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_10_s_reg_6151 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp131_fu_2796_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp131_reg_6156 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp132_fu_2802_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp132_reg_6161 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp133_fu_2826_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp133_reg_6166 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp138_fu_2836_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp138_reg_6171 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp139_fu_2842_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp139_reg_6176 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp140_fu_2866_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp140_reg_6181 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_9_s_fu_3002_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_9_s_reg_6186 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_9_s_fu_3042_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_9_s_reg_6191 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp155_fu_3068_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp155_reg_6196 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp156_fu_3074_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp156_reg_6201 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp157_fu_3098_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp157_reg_6206 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp162_fu_3108_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp162_reg_6211 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp163_fu_3114_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp163_reg_6216 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp164_fu_3138_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp164_reg_6221 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_8_s_fu_3274_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_8_s_reg_6226 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_8_s_fu_3314_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_8_s_reg_6231 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp179_fu_3340_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp179_reg_6236 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp180_fu_3346_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp180_reg_6241 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp181_fu_3370_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp181_reg_6246 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp186_fu_3380_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp186_reg_6251 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp187_fu_3386_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp187_reg_6256 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp188_fu_3410_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp188_reg_6261 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_7_s_fu_3546_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_7_s_reg_6266 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_7_s_fu_3586_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_7_s_reg_6271 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp203_fu_3612_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp203_reg_6276 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp204_fu_3618_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp204_reg_6281 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp205_fu_3642_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp205_reg_6286 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp210_fu_3652_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp210_reg_6291 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp211_fu_3658_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp211_reg_6296 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp212_fu_3682_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp212_reg_6301 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_6_s_fu_3818_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_6_s_reg_6306 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_6_s_fu_3858_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_6_s_reg_6311 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp227_fu_3884_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp227_reg_6316 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp228_fu_3890_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp228_reg_6321 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp229_fu_3914_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp229_reg_6326 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp234_fu_3924_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp234_reg_6331 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp235_fu_3930_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp235_reg_6336 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp236_fu_3954_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp236_reg_6341 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_5_s_fu_4090_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_5_s_reg_6346 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_5_s_fu_4130_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_5_s_reg_6351 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp251_fu_4156_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp251_reg_6356 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp252_fu_4162_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp252_reg_6361 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp253_fu_4186_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp253_reg_6366 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp258_fu_4196_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp258_reg_6371 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp259_fu_4202_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp259_reg_6376 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp260_fu_4226_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp260_reg_6381 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_4_s_fu_4362_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_4_s_reg_6386 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_4_s_fu_4402_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_4_s_reg_6391 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp275_fu_4428_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp275_reg_6396 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp276_fu_4434_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp276_reg_6401 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp277_fu_4458_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp277_reg_6406 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp282_fu_4468_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp282_reg_6411 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp283_fu_4474_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp283_reg_6416 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp284_fu_4498_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp284_reg_6421 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_3_s_fu_4634_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_3_s_reg_6426 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_3_s_fu_4674_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_3_s_reg_6431 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp299_fu_4700_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp299_reg_6436 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp300_fu_4706_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp300_reg_6441 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp301_fu_4730_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp301_reg_6446 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp306_fu_4740_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp306_reg_6451 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp307_fu_4746_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp307_reg_6456 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp308_fu_4770_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp308_reg_6461 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_2_s_fu_4906_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_2_s_reg_6466 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_2_s_fu_4946_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_2_s_reg_6471 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp323_fu_4972_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp323_reg_6476 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp324_fu_4978_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp324_reg_6481 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp325_fu_5002_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp325_reg_6486 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp330_fu_5012_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp330_reg_6491 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp331_fu_5018_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp331_reg_6496 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp332_fu_5042_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp332_reg_6501 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_1_s_fu_5178_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_1_s_reg_6506 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_1_s_fu_5218_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_1_s_reg_6511 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp347_fu_5244_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp347_reg_6516 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp348_fu_5250_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp348_reg_6521 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp349_fu_5274_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp349_reg_6526 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp354_fu_5284_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp354_reg_6531 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp355_fu_5290_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp355_reg_6536 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp356_fu_5314_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp356_reg_6541 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_5_fu_5450_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperIPos_V_5_reg_6546 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_5_fu_5490_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQPos_V_5_reg_6551 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp371_fu_5516_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp371_reg_6556 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp372_fu_5522_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp372_reg_6561 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp373_fu_5546_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp373_reg_6566 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp378_fu_5556_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp378_reg_6571 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp379_fu_5562_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp379_reg_6576 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp380_fu_5586_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp380_reg_6581 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperINeg_V_15_7_fu_5596_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal corHelperQNeg_V_15_7_fu_5605_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperINeg_V_14_7_fu_5614_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQNeg_V_14_7_fu_5623_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperINeg_V_13_7_fu_5632_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQNeg_V_13_7_fu_5641_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperINeg_V_12_7_fu_5650_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQNeg_V_12_7_fu_5659_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperINeg_V_11_7_fu_5668_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQNeg_V_11_7_fu_5677_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperINeg_V_10_7_fu_5686_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQNeg_V_10_7_fu_5695_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperINeg_V_9_7_fu_5704_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQNeg_V_9_7_fu_5713_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperINeg_V_8_7_fu_5722_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQNeg_V_8_7_fu_5731_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperINeg_V_7_7_fu_5740_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQNeg_V_7_7_fu_5749_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperINeg_V_6_7_fu_5758_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQNeg_V_6_7_fu_5767_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperINeg_V_5_7_fu_5776_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQNeg_V_5_7_fu_5785_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperINeg_V_4_7_fu_5794_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQNeg_V_4_7_fu_5803_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperINeg_V_3_7_fu_5812_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQNeg_V_3_7_fu_5821_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperINeg_V_2_7_fu_5830_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQNeg_V_2_7_fu_5839_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperINeg_V_1_7_fu_5848_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQNeg_V_1_7_fu_5857_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperINeg_V_7_fu_5866_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal corHelperQNeg_V_7_fu_5875_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal resi_V_2_fu_5898_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal resi_V_2_reg_6746 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal resq_V_2_fu_5918_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal resq_V_2_reg_6752 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_01915_s_reg_1076 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_01909_s_reg_1117 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_01903_s_reg_1158 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_01925_s_reg_1199 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp1_fu_1340_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp4_fu_1358_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp3_fu_1352_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp2_fu_1364_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_fu_1346_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp6_fu_1380_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp9_fu_1398_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp8_fu_1392_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp7_fu_1404_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp5_fu_1386_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp16_fu_1454_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp15_fu_1460_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp14_fu_1448_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp23_fu_1494_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp22_fu_1500_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp21_fu_1488_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp25_fu_1612_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp28_fu_1630_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp27_fu_1624_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp26_fu_1636_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp24_fu_1618_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp30_fu_1652_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp33_fu_1670_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp32_fu_1664_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp31_fu_1676_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp29_fu_1658_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp40_fu_1726_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp39_fu_1732_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp38_fu_1720_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp47_fu_1766_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp46_fu_1772_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp45_fu_1760_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp49_fu_1884_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp52_fu_1902_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp51_fu_1896_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp50_fu_1908_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp48_fu_1890_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp54_fu_1924_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp57_fu_1942_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp56_fu_1936_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp55_fu_1948_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp53_fu_1930_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp64_fu_1998_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp63_fu_2004_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp62_fu_1992_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp71_fu_2038_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp70_fu_2044_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp69_fu_2032_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp73_fu_2156_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp76_fu_2174_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp75_fu_2168_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp74_fu_2180_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp72_fu_2162_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp78_fu_2196_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp81_fu_2214_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp80_fu_2208_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp79_fu_2220_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp77_fu_2202_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp88_fu_2270_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp87_fu_2276_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp86_fu_2264_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp95_fu_2310_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp94_fu_2316_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp93_fu_2304_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp97_fu_2428_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp100_fu_2446_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp99_fu_2440_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp98_fu_2452_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp96_fu_2434_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp102_fu_2468_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp105_fu_2486_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp104_fu_2480_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp103_fu_2492_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp101_fu_2474_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp112_fu_2542_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp111_fu_2548_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp110_fu_2536_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp119_fu_2582_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp118_fu_2588_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp117_fu_2576_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp121_fu_2700_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp124_fu_2718_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp123_fu_2712_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp122_fu_2724_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp120_fu_2706_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp126_fu_2740_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp129_fu_2758_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp128_fu_2752_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp127_fu_2764_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp125_fu_2746_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp136_fu_2814_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp135_fu_2820_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp134_fu_2808_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp143_fu_2854_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp142_fu_2860_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp141_fu_2848_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp145_fu_2972_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp148_fu_2990_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp147_fu_2984_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp146_fu_2996_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp144_fu_2978_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp150_fu_3012_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp153_fu_3030_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp152_fu_3024_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp151_fu_3036_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp149_fu_3018_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp160_fu_3086_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp159_fu_3092_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp158_fu_3080_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp167_fu_3126_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp166_fu_3132_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp165_fu_3120_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp169_fu_3244_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp172_fu_3262_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp171_fu_3256_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp170_fu_3268_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp168_fu_3250_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp174_fu_3284_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp177_fu_3302_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp176_fu_3296_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp175_fu_3308_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp173_fu_3290_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp184_fu_3358_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp183_fu_3364_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp182_fu_3352_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp191_fu_3398_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp190_fu_3404_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp189_fu_3392_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp193_fu_3516_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp196_fu_3534_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp195_fu_3528_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp194_fu_3540_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp192_fu_3522_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp198_fu_3556_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp201_fu_3574_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp200_fu_3568_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp199_fu_3580_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp197_fu_3562_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp208_fu_3630_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp207_fu_3636_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp206_fu_3624_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp215_fu_3670_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp214_fu_3676_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp213_fu_3664_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp217_fu_3788_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp220_fu_3806_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp219_fu_3800_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp218_fu_3812_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp216_fu_3794_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp222_fu_3828_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp225_fu_3846_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp224_fu_3840_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp223_fu_3852_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp221_fu_3834_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp232_fu_3902_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp231_fu_3908_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp230_fu_3896_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp239_fu_3942_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp238_fu_3948_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp237_fu_3936_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp241_fu_4060_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp244_fu_4078_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp243_fu_4072_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp242_fu_4084_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp240_fu_4066_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp246_fu_4100_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp249_fu_4118_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp248_fu_4112_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp247_fu_4124_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp245_fu_4106_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp256_fu_4174_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp255_fu_4180_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp254_fu_4168_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp263_fu_4214_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp262_fu_4220_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp261_fu_4208_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp265_fu_4332_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp268_fu_4350_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp267_fu_4344_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp266_fu_4356_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp264_fu_4338_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp270_fu_4372_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp273_fu_4390_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp272_fu_4384_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp271_fu_4396_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp269_fu_4378_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp280_fu_4446_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp279_fu_4452_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp278_fu_4440_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp287_fu_4486_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp286_fu_4492_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp285_fu_4480_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp289_fu_4604_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp292_fu_4622_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp291_fu_4616_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp290_fu_4628_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp288_fu_4610_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp294_fu_4644_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp297_fu_4662_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp296_fu_4656_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp295_fu_4668_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp293_fu_4650_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp304_fu_4718_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp303_fu_4724_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp302_fu_4712_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp311_fu_4758_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp310_fu_4764_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp309_fu_4752_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp313_fu_4876_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp316_fu_4894_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp315_fu_4888_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp314_fu_4900_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp312_fu_4882_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp318_fu_4916_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp321_fu_4934_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp320_fu_4928_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp319_fu_4940_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp317_fu_4922_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp328_fu_4990_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp327_fu_4996_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp326_fu_4984_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp335_fu_5030_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp334_fu_5036_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp333_fu_5024_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp337_fu_5148_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp340_fu_5166_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp339_fu_5160_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp338_fu_5172_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp336_fu_5154_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp342_fu_5188_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp345_fu_5206_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp344_fu_5200_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp343_fu_5212_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp341_fu_5194_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp352_fu_5262_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp351_fu_5268_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp350_fu_5256_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp359_fu_5302_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp358_fu_5308_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp357_fu_5296_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp361_fu_5420_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp364_fu_5438_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp363_fu_5432_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp362_fu_5444_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp360_fu_5426_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp366_fu_5460_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp369_fu_5478_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp368_fu_5472_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp367_fu_5484_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp365_fu_5466_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp376_fu_5534_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp375_fu_5540_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp374_fu_5528_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp383_fu_5574_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp382_fu_5580_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp381_fu_5568_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp10_fu_5592_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp17_fu_5601_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp34_fu_5610_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp41_fu_5619_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp58_fu_5628_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp65_fu_5637_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp82_fu_5646_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp89_fu_5655_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp106_fu_5664_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp113_fu_5673_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp130_fu_5682_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp137_fu_5691_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp154_fu_5700_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp161_fu_5709_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp178_fu_5718_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp185_fu_5727_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp202_fu_5736_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp209_fu_5745_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp226_fu_5754_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp233_fu_5763_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp250_fu_5772_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp257_fu_5781_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp274_fu_5790_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp281_fu_5799_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp298_fu_5808_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp305_fu_5817_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp322_fu_5826_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp329_fu_5835_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp346_fu_5844_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp353_fu_5853_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp370_fu_5862_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp377_fu_5871_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_s_fu_5880_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal resi_V_fu_5886_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal resi_V_1_fu_5892_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal resq_V_fu_5906_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal resq_V_1_fu_5912_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_5937_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_5932_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal p_Result_s_fu_5926_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_return_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (5 downto 0);

    component correlateTopSynchbkb IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;



begin
    correlateTopSynchbkb_U516 : component correlateTopSynchbkb
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => resi_V_2_reg_6746,
        din1 => resi_V_2_reg_6746,
        ce => ap_const_logic_1,
        dout => grp_fu_5932_p2);

    correlateTopSynchbkb_U517 : component correlateTopSynchbkb
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => resq_V_2_reg_6752,
        din1 => resq_V_2_reg_6752,
        ce => ap_const_logic_1,
        dout => grp_fu_5937_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_return_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    ap_return_preg <= p_Result_s_fu_5926_p3;
                end if; 
            end if;
        end if;
    end process;


    p_01903_s_reg_1158_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01903_s_reg_1158 <= corHelperQNeg_V_7_fu_5875_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01903_s_reg_1158 <= corHelperQNeg_V_1_7_fu_5857_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01903_s_reg_1158 <= corHelperQNeg_V_2_7_fu_5839_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01903_s_reg_1158 <= corHelperQNeg_V_3_7_fu_5821_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01903_s_reg_1158 <= corHelperQNeg_V_4_7_fu_5803_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01903_s_reg_1158 <= corHelperQNeg_V_5_7_fu_5785_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01903_s_reg_1158 <= corHelperQNeg_V_6_7_fu_5767_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01903_s_reg_1158 <= corHelperQNeg_V_7_7_fu_5749_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01903_s_reg_1158 <= corHelperQNeg_V_8_7_fu_5731_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01903_s_reg_1158 <= corHelperQNeg_V_9_7_fu_5713_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01903_s_reg_1158 <= corHelperQNeg_V_10_7_fu_5695_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01903_s_reg_1158 <= corHelperQNeg_V_11_7_fu_5677_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01903_s_reg_1158 <= corHelperQNeg_V_12_7_fu_5659_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01903_s_reg_1158 <= corHelperQNeg_V_13_7_fu_5641_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01903_s_reg_1158 <= corHelperQNeg_V_14_7_fu_5623_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01903_s_reg_1158 <= corHelperQNeg_V_15_7_fu_5605_p2;
            elsif (not((ap_const_boolean_1 = ap_const_boolean_1))) then 
                p_01903_s_reg_1158 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;

    p_01909_s_reg_1117_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01909_s_reg_1117 <= corHelperIPos_V_5_reg_6546;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01909_s_reg_1117 <= corHelperIPos_V_1_s_reg_6506;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01909_s_reg_1117 <= corHelperIPos_V_2_s_reg_6466;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01909_s_reg_1117 <= corHelperIPos_V_3_s_reg_6426;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01909_s_reg_1117 <= corHelperIPos_V_4_s_reg_6386;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01909_s_reg_1117 <= corHelperIPos_V_5_s_reg_6346;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01909_s_reg_1117 <= corHelperIPos_V_6_s_reg_6306;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01909_s_reg_1117 <= corHelperIPos_V_7_s_reg_6266;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01909_s_reg_1117 <= corHelperIPos_V_8_s_reg_6226;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01909_s_reg_1117 <= corHelperIPos_V_9_s_reg_6186;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01909_s_reg_1117 <= corHelperIPos_V_10_s_reg_6146;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01909_s_reg_1117 <= corHelperIPos_V_11_s_reg_6106;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01909_s_reg_1117 <= corHelperIPos_V_12_s_reg_6066;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01909_s_reg_1117 <= corHelperIPos_V_13_s_reg_6026;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01909_s_reg_1117 <= corHelperIPos_V_14_s_reg_5986;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01909_s_reg_1117 <= corHelperIPos_V_15_s_reg_5946;
            elsif (not((ap_const_boolean_1 = ap_const_boolean_1))) then 
                p_01909_s_reg_1117 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;

    p_01915_s_reg_1076_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01915_s_reg_1076 <= corHelperINeg_V_7_fu_5866_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01915_s_reg_1076 <= corHelperINeg_V_1_7_fu_5848_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01915_s_reg_1076 <= corHelperINeg_V_2_7_fu_5830_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01915_s_reg_1076 <= corHelperINeg_V_3_7_fu_5812_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01915_s_reg_1076 <= corHelperINeg_V_4_7_fu_5794_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01915_s_reg_1076 <= corHelperINeg_V_5_7_fu_5776_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01915_s_reg_1076 <= corHelperINeg_V_6_7_fu_5758_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01915_s_reg_1076 <= corHelperINeg_V_7_7_fu_5740_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01915_s_reg_1076 <= corHelperINeg_V_8_7_fu_5722_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01915_s_reg_1076 <= corHelperINeg_V_9_7_fu_5704_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01915_s_reg_1076 <= corHelperINeg_V_10_7_fu_5686_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01915_s_reg_1076 <= corHelperINeg_V_11_7_fu_5668_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01915_s_reg_1076 <= corHelperINeg_V_12_7_fu_5650_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01915_s_reg_1076 <= corHelperINeg_V_13_7_fu_5632_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01915_s_reg_1076 <= corHelperINeg_V_14_7_fu_5614_p2;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01915_s_reg_1076 <= corHelperINeg_V_15_7_fu_5596_p2;
            elsif (not((ap_const_boolean_1 = ap_const_boolean_1))) then 
                p_01915_s_reg_1076 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;

    p_01925_s_reg_1199_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01925_s_reg_1199 <= corHelperQPos_V_5_reg_6551;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01925_s_reg_1199 <= corHelperQPos_V_1_s_reg_6511;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01925_s_reg_1199 <= corHelperQPos_V_2_s_reg_6471;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01925_s_reg_1199 <= corHelperQPos_V_3_s_reg_6431;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01925_s_reg_1199 <= corHelperQPos_V_4_s_reg_6391;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01925_s_reg_1199 <= corHelperQPos_V_5_s_reg_6351;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01925_s_reg_1199 <= corHelperQPos_V_6_s_reg_6311;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01925_s_reg_1199 <= corHelperQPos_V_7_s_reg_6271;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01925_s_reg_1199 <= corHelperQPos_V_8_s_reg_6231;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_9) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01925_s_reg_1199 <= corHelperQPos_V_9_s_reg_6191;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_A) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01925_s_reg_1199 <= corHelperQPos_V_10_s_reg_6151;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_B) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01925_s_reg_1199 <= corHelperQPos_V_11_s_reg_6111;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_C) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01925_s_reg_1199 <= corHelperQPos_V_12_s_reg_6071;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_D) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01925_s_reg_1199 <= corHelperQPos_V_13_s_reg_6031;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_E) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01925_s_reg_1199 <= corHelperQPos_V_14_s_reg_5991;
            elsif (((phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_F) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                p_01925_s_reg_1199 <= corHelperQPos_V_15_s_reg_5951;
            elsif (not((ap_const_boolean_1 = ap_const_boolean_1))) then 
                p_01925_s_reg_1199 <= ap_const_lv16_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1) and (phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_A))) then
                corHelperIPos_V_10_s_reg_6146 <= corHelperIPos_V_10_s_fu_2730_p2;
                corHelperQPos_V_10_s_reg_6151 <= corHelperQPos_V_10_s_fu_2770_p2;
                tmp131_reg_6156 <= tmp131_fu_2796_p2;
                tmp132_reg_6161 <= tmp132_fu_2802_p2;
                tmp133_reg_6166 <= tmp133_fu_2826_p2;
                tmp138_reg_6171 <= tmp138_fu_2836_p2;
                tmp139_reg_6176 <= tmp139_fu_2842_p2;
                tmp140_reg_6181 <= tmp140_fu_2866_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1) and (phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_B))) then
                corHelperIPos_V_11_s_reg_6106 <= corHelperIPos_V_11_s_fu_2458_p2;
                corHelperQPos_V_11_s_reg_6111 <= corHelperQPos_V_11_s_fu_2498_p2;
                tmp107_reg_6116 <= tmp107_fu_2524_p2;
                tmp108_reg_6121 <= tmp108_fu_2530_p2;
                tmp109_reg_6126 <= tmp109_fu_2554_p2;
                tmp114_reg_6131 <= tmp114_fu_2564_p2;
                tmp115_reg_6136 <= tmp115_fu_2570_p2;
                tmp116_reg_6141 <= tmp116_fu_2594_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1) and (phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_C))) then
                corHelperIPos_V_12_s_reg_6066 <= corHelperIPos_V_12_s_fu_2186_p2;
                corHelperQPos_V_12_s_reg_6071 <= corHelperQPos_V_12_s_fu_2226_p2;
                tmp83_reg_6076 <= tmp83_fu_2252_p2;
                tmp84_reg_6081 <= tmp84_fu_2258_p2;
                tmp85_reg_6086 <= tmp85_fu_2282_p2;
                tmp90_reg_6091 <= tmp90_fu_2292_p2;
                tmp91_reg_6096 <= tmp91_fu_2298_p2;
                tmp92_reg_6101 <= tmp92_fu_2322_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1) and (phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_D))) then
                corHelperIPos_V_13_s_reg_6026 <= corHelperIPos_V_13_s_fu_1914_p2;
                corHelperQPos_V_13_s_reg_6031 <= corHelperQPos_V_13_s_fu_1954_p2;
                tmp59_reg_6036 <= tmp59_fu_1980_p2;
                tmp60_reg_6041 <= tmp60_fu_1986_p2;
                tmp61_reg_6046 <= tmp61_fu_2010_p2;
                tmp66_reg_6051 <= tmp66_fu_2020_p2;
                tmp67_reg_6056 <= tmp67_fu_2026_p2;
                tmp68_reg_6061 <= tmp68_fu_2050_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1) and (phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_E))) then
                corHelperIPos_V_14_s_reg_5986 <= corHelperIPos_V_14_s_fu_1642_p2;
                corHelperQPos_V_14_s_reg_5991 <= corHelperQPos_V_14_s_fu_1682_p2;
                tmp35_reg_5996 <= tmp35_fu_1708_p2;
                tmp36_reg_6001 <= tmp36_fu_1714_p2;
                tmp37_reg_6006 <= tmp37_fu_1738_p2;
                tmp42_reg_6011 <= tmp42_fu_1748_p2;
                tmp43_reg_6016 <= tmp43_fu_1754_p2;
                tmp44_reg_6021 <= tmp44_fu_1778_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1) and (phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_F))) then
                corHelperIPos_V_15_s_reg_5946 <= corHelperIPos_V_15_s_fu_1370_p2;
                corHelperQPos_V_15_s_reg_5951 <= corHelperQPos_V_15_s_fu_1410_p2;
                tmp11_reg_5956 <= tmp11_fu_1436_p2;
                tmp12_reg_5961 <= tmp12_fu_1442_p2;
                tmp13_reg_5966 <= tmp13_fu_1466_p2;
                tmp18_reg_5971 <= tmp18_fu_1476_p2;
                tmp19_reg_5976 <= tmp19_fu_1482_p2;
                tmp20_reg_5981 <= tmp20_fu_1506_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1) and (phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_1))) then
                corHelperIPos_V_1_s_reg_6506 <= corHelperIPos_V_1_s_fu_5178_p2;
                corHelperQPos_V_1_s_reg_6511 <= corHelperQPos_V_1_s_fu_5218_p2;
                tmp347_reg_6516 <= tmp347_fu_5244_p2;
                tmp348_reg_6521 <= tmp348_fu_5250_p2;
                tmp349_reg_6526 <= tmp349_fu_5274_p2;
                tmp354_reg_6531 <= tmp354_fu_5284_p2;
                tmp355_reg_6536 <= tmp355_fu_5290_p2;
                tmp356_reg_6541 <= tmp356_fu_5314_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1) and (phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_2))) then
                corHelperIPos_V_2_s_reg_6466 <= corHelperIPos_V_2_s_fu_4906_p2;
                corHelperQPos_V_2_s_reg_6471 <= corHelperQPos_V_2_s_fu_4946_p2;
                tmp323_reg_6476 <= tmp323_fu_4972_p2;
                tmp324_reg_6481 <= tmp324_fu_4978_p2;
                tmp325_reg_6486 <= tmp325_fu_5002_p2;
                tmp330_reg_6491 <= tmp330_fu_5012_p2;
                tmp331_reg_6496 <= tmp331_fu_5018_p2;
                tmp332_reg_6501 <= tmp332_fu_5042_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1) and (phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_3))) then
                corHelperIPos_V_3_s_reg_6426 <= corHelperIPos_V_3_s_fu_4634_p2;
                corHelperQPos_V_3_s_reg_6431 <= corHelperQPos_V_3_s_fu_4674_p2;
                tmp299_reg_6436 <= tmp299_fu_4700_p2;
                tmp300_reg_6441 <= tmp300_fu_4706_p2;
                tmp301_reg_6446 <= tmp301_fu_4730_p2;
                tmp306_reg_6451 <= tmp306_fu_4740_p2;
                tmp307_reg_6456 <= tmp307_fu_4746_p2;
                tmp308_reg_6461 <= tmp308_fu_4770_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1) and (phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_4))) then
                corHelperIPos_V_4_s_reg_6386 <= corHelperIPos_V_4_s_fu_4362_p2;
                corHelperQPos_V_4_s_reg_6391 <= corHelperQPos_V_4_s_fu_4402_p2;
                tmp275_reg_6396 <= tmp275_fu_4428_p2;
                tmp276_reg_6401 <= tmp276_fu_4434_p2;
                tmp277_reg_6406 <= tmp277_fu_4458_p2;
                tmp282_reg_6411 <= tmp282_fu_4468_p2;
                tmp283_reg_6416 <= tmp283_fu_4474_p2;
                tmp284_reg_6421 <= tmp284_fu_4498_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1) and (phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_0))) then
                corHelperIPos_V_5_reg_6546 <= corHelperIPos_V_5_fu_5450_p2;
                corHelperQPos_V_5_reg_6551 <= corHelperQPos_V_5_fu_5490_p2;
                tmp371_reg_6556 <= tmp371_fu_5516_p2;
                tmp372_reg_6561 <= tmp372_fu_5522_p2;
                tmp373_reg_6566 <= tmp373_fu_5546_p2;
                tmp378_reg_6571 <= tmp378_fu_5556_p2;
                tmp379_reg_6576 <= tmp379_fu_5562_p2;
                tmp380_reg_6581 <= tmp380_fu_5586_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1) and (phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_5))) then
                corHelperIPos_V_5_s_reg_6346 <= corHelperIPos_V_5_s_fu_4090_p2;
                corHelperQPos_V_5_s_reg_6351 <= corHelperQPos_V_5_s_fu_4130_p2;
                tmp251_reg_6356 <= tmp251_fu_4156_p2;
                tmp252_reg_6361 <= tmp252_fu_4162_p2;
                tmp253_reg_6366 <= tmp253_fu_4186_p2;
                tmp258_reg_6371 <= tmp258_fu_4196_p2;
                tmp259_reg_6376 <= tmp259_fu_4202_p2;
                tmp260_reg_6381 <= tmp260_fu_4226_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1) and (phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_6))) then
                corHelperIPos_V_6_s_reg_6306 <= corHelperIPos_V_6_s_fu_3818_p2;
                corHelperQPos_V_6_s_reg_6311 <= corHelperQPos_V_6_s_fu_3858_p2;
                tmp227_reg_6316 <= tmp227_fu_3884_p2;
                tmp228_reg_6321 <= tmp228_fu_3890_p2;
                tmp229_reg_6326 <= tmp229_fu_3914_p2;
                tmp234_reg_6331 <= tmp234_fu_3924_p2;
                tmp235_reg_6336 <= tmp235_fu_3930_p2;
                tmp236_reg_6341 <= tmp236_fu_3954_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1) and (phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_7))) then
                corHelperIPos_V_7_s_reg_6266 <= corHelperIPos_V_7_s_fu_3546_p2;
                corHelperQPos_V_7_s_reg_6271 <= corHelperQPos_V_7_s_fu_3586_p2;
                tmp203_reg_6276 <= tmp203_fu_3612_p2;
                tmp204_reg_6281 <= tmp204_fu_3618_p2;
                tmp205_reg_6286 <= tmp205_fu_3642_p2;
                tmp210_reg_6291 <= tmp210_fu_3652_p2;
                tmp211_reg_6296 <= tmp211_fu_3658_p2;
                tmp212_reg_6301 <= tmp212_fu_3682_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1) and (phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_8))) then
                corHelperIPos_V_8_s_reg_6226 <= corHelperIPos_V_8_s_fu_3274_p2;
                corHelperQPos_V_8_s_reg_6231 <= corHelperQPos_V_8_s_fu_3314_p2;
                tmp179_reg_6236 <= tmp179_fu_3340_p2;
                tmp180_reg_6241 <= tmp180_fu_3346_p2;
                tmp181_reg_6246 <= tmp181_fu_3370_p2;
                tmp186_reg_6251 <= tmp186_fu_3380_p2;
                tmp187_reg_6256 <= tmp187_fu_3386_p2;
                tmp188_reg_6261 <= tmp188_fu_3410_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1) and (phaseClass_V_read_read_fu_1070_p2 = ap_const_lv4_9))) then
                corHelperIPos_V_9_s_reg_6186 <= corHelperIPos_V_9_s_fu_3002_p2;
                corHelperQPos_V_9_s_reg_6191 <= corHelperQPos_V_9_s_fu_3042_p2;
                tmp155_reg_6196 <= tmp155_fu_3068_p2;
                tmp156_reg_6201 <= tmp156_fu_3074_p2;
                tmp157_reg_6206 <= tmp157_fu_3098_p2;
                tmp162_reg_6211 <= tmp162_fu_3108_p2;
                tmp163_reg_6216 <= tmp163_fu_3114_p2;
                tmp164_reg_6221 <= tmp164_fu_3138_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                resi_V_2_reg_6746 <= resi_V_2_fu_5898_p3;
                resq_V_2_reg_6752 <= resq_V_2_fu_5918_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (not((ap_const_boolean_1 = ap_const_boolean_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state6)
    begin
        if ((((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_CS_fsm_state1)) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_return_assign_proc : process(ap_CS_fsm_state6, p_Result_s_fu_5926_p3, ap_return_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            ap_return <= p_Result_s_fu_5926_p3;
        else 
            ap_return <= ap_return_preg;
        end if; 
    end process;

    corHelperINeg_V_10_7_fu_5686_p2 <= std_logic_vector(unsigned(tmp133_reg_6166) + unsigned(tmp130_fu_5682_p2));
    corHelperINeg_V_11_7_fu_5668_p2 <= std_logic_vector(unsigned(tmp109_reg_6126) + unsigned(tmp106_fu_5664_p2));
    corHelperINeg_V_12_7_fu_5650_p2 <= std_logic_vector(unsigned(tmp85_reg_6086) + unsigned(tmp82_fu_5646_p2));
    corHelperINeg_V_13_7_fu_5632_p2 <= std_logic_vector(unsigned(tmp61_reg_6046) + unsigned(tmp58_fu_5628_p2));
    corHelperINeg_V_14_7_fu_5614_p2 <= std_logic_vector(unsigned(tmp37_reg_6006) + unsigned(tmp34_fu_5610_p2));
    corHelperINeg_V_15_7_fu_5596_p2 <= std_logic_vector(unsigned(tmp13_reg_5966) + unsigned(tmp10_fu_5592_p2));
    corHelperINeg_V_1_7_fu_5848_p2 <= std_logic_vector(unsigned(tmp349_reg_6526) + unsigned(tmp346_fu_5844_p2));
    corHelperINeg_V_2_7_fu_5830_p2 <= std_logic_vector(unsigned(tmp325_reg_6486) + unsigned(tmp322_fu_5826_p2));
    corHelperINeg_V_3_7_fu_5812_p2 <= std_logic_vector(unsigned(tmp301_reg_6446) + unsigned(tmp298_fu_5808_p2));
    corHelperINeg_V_4_7_fu_5794_p2 <= std_logic_vector(unsigned(tmp277_reg_6406) + unsigned(tmp274_fu_5790_p2));
    corHelperINeg_V_5_7_fu_5776_p2 <= std_logic_vector(unsigned(tmp253_reg_6366) + unsigned(tmp250_fu_5772_p2));
    corHelperINeg_V_6_7_fu_5758_p2 <= std_logic_vector(unsigned(tmp229_reg_6326) + unsigned(tmp226_fu_5754_p2));
    corHelperINeg_V_7_7_fu_5740_p2 <= std_logic_vector(unsigned(tmp205_reg_6286) + unsigned(tmp202_fu_5736_p2));
    corHelperINeg_V_7_fu_5866_p2 <= std_logic_vector(unsigned(tmp373_reg_6566) + unsigned(tmp370_fu_5862_p2));
    corHelperINeg_V_8_7_fu_5722_p2 <= std_logic_vector(unsigned(tmp181_reg_6246) + unsigned(tmp178_fu_5718_p2));
    corHelperINeg_V_9_7_fu_5704_p2 <= std_logic_vector(unsigned(tmp157_reg_6206) + unsigned(tmp154_fu_5700_p2));
    corHelperIPos_V_10_s_fu_2730_p2 <= std_logic_vector(unsigned(tmp122_fu_2724_p2) + unsigned(tmp120_fu_2706_p2));
    corHelperIPos_V_11_s_fu_2458_p2 <= std_logic_vector(unsigned(tmp98_fu_2452_p2) + unsigned(tmp96_fu_2434_p2));
    corHelperIPos_V_12_s_fu_2186_p2 <= std_logic_vector(unsigned(tmp74_fu_2180_p2) + unsigned(tmp72_fu_2162_p2));
    corHelperIPos_V_13_s_fu_1914_p2 <= std_logic_vector(unsigned(tmp50_fu_1908_p2) + unsigned(tmp48_fu_1890_p2));
    corHelperIPos_V_14_s_fu_1642_p2 <= std_logic_vector(unsigned(tmp26_fu_1636_p2) + unsigned(tmp24_fu_1618_p2));
    corHelperIPos_V_15_s_fu_1370_p2 <= std_logic_vector(unsigned(tmp2_fu_1364_p2) + unsigned(tmp_fu_1346_p2));
    corHelperIPos_V_1_s_fu_5178_p2 <= std_logic_vector(unsigned(tmp338_fu_5172_p2) + unsigned(tmp336_fu_5154_p2));
    corHelperIPos_V_2_s_fu_4906_p2 <= std_logic_vector(unsigned(tmp314_fu_4900_p2) + unsigned(tmp312_fu_4882_p2));
    corHelperIPos_V_3_s_fu_4634_p2 <= std_logic_vector(unsigned(tmp290_fu_4628_p2) + unsigned(tmp288_fu_4610_p2));
    corHelperIPos_V_4_s_fu_4362_p2 <= std_logic_vector(unsigned(tmp266_fu_4356_p2) + unsigned(tmp264_fu_4338_p2));
    corHelperIPos_V_5_fu_5450_p2 <= std_logic_vector(unsigned(tmp362_fu_5444_p2) + unsigned(tmp360_fu_5426_p2));
    corHelperIPos_V_5_s_fu_4090_p2 <= std_logic_vector(unsigned(tmp242_fu_4084_p2) + unsigned(tmp240_fu_4066_p2));
    corHelperIPos_V_6_s_fu_3818_p2 <= std_logic_vector(unsigned(tmp218_fu_3812_p2) + unsigned(tmp216_fu_3794_p2));
    corHelperIPos_V_7_s_fu_3546_p2 <= std_logic_vector(unsigned(tmp194_fu_3540_p2) + unsigned(tmp192_fu_3522_p2));
    corHelperIPos_V_8_s_fu_3274_p2 <= std_logic_vector(unsigned(tmp170_fu_3268_p2) + unsigned(tmp168_fu_3250_p2));
    corHelperIPos_V_9_s_fu_3002_p2 <= std_logic_vector(unsigned(tmp146_fu_2996_p2) + unsigned(tmp144_fu_2978_p2));
    corHelperQNeg_V_10_7_fu_5695_p2 <= std_logic_vector(unsigned(tmp140_reg_6181) + unsigned(tmp137_fu_5691_p2));
    corHelperQNeg_V_11_7_fu_5677_p2 <= std_logic_vector(unsigned(tmp116_reg_6141) + unsigned(tmp113_fu_5673_p2));
    corHelperQNeg_V_12_7_fu_5659_p2 <= std_logic_vector(unsigned(tmp92_reg_6101) + unsigned(tmp89_fu_5655_p2));
    corHelperQNeg_V_13_7_fu_5641_p2 <= std_logic_vector(unsigned(tmp68_reg_6061) + unsigned(tmp65_fu_5637_p2));
    corHelperQNeg_V_14_7_fu_5623_p2 <= std_logic_vector(unsigned(tmp44_reg_6021) + unsigned(tmp41_fu_5619_p2));
    corHelperQNeg_V_15_7_fu_5605_p2 <= std_logic_vector(unsigned(tmp20_reg_5981) + unsigned(tmp17_fu_5601_p2));
    corHelperQNeg_V_1_7_fu_5857_p2 <= std_logic_vector(unsigned(tmp356_reg_6541) + unsigned(tmp353_fu_5853_p2));
    corHelperQNeg_V_2_7_fu_5839_p2 <= std_logic_vector(unsigned(tmp332_reg_6501) + unsigned(tmp329_fu_5835_p2));
    corHelperQNeg_V_3_7_fu_5821_p2 <= std_logic_vector(unsigned(tmp308_reg_6461) + unsigned(tmp305_fu_5817_p2));
    corHelperQNeg_V_4_7_fu_5803_p2 <= std_logic_vector(unsigned(tmp284_reg_6421) + unsigned(tmp281_fu_5799_p2));
    corHelperQNeg_V_5_7_fu_5785_p2 <= std_logic_vector(unsigned(tmp260_reg_6381) + unsigned(tmp257_fu_5781_p2));
    corHelperQNeg_V_6_7_fu_5767_p2 <= std_logic_vector(unsigned(tmp236_reg_6341) + unsigned(tmp233_fu_5763_p2));
    corHelperQNeg_V_7_7_fu_5749_p2 <= std_logic_vector(unsigned(tmp212_reg_6301) + unsigned(tmp209_fu_5745_p2));
    corHelperQNeg_V_7_fu_5875_p2 <= std_logic_vector(unsigned(tmp380_reg_6581) + unsigned(tmp377_fu_5871_p2));
    corHelperQNeg_V_8_7_fu_5731_p2 <= std_logic_vector(unsigned(tmp188_reg_6261) + unsigned(tmp185_fu_5727_p2));
    corHelperQNeg_V_9_7_fu_5713_p2 <= std_logic_vector(unsigned(tmp164_reg_6221) + unsigned(tmp161_fu_5709_p2));
    corHelperQPos_V_10_s_fu_2770_p2 <= std_logic_vector(unsigned(tmp127_fu_2764_p2) + unsigned(tmp125_fu_2746_p2));
    corHelperQPos_V_11_s_fu_2498_p2 <= std_logic_vector(unsigned(tmp103_fu_2492_p2) + unsigned(tmp101_fu_2474_p2));
    corHelperQPos_V_12_s_fu_2226_p2 <= std_logic_vector(unsigned(tmp79_fu_2220_p2) + unsigned(tmp77_fu_2202_p2));
    corHelperQPos_V_13_s_fu_1954_p2 <= std_logic_vector(unsigned(tmp55_fu_1948_p2) + unsigned(tmp53_fu_1930_p2));
    corHelperQPos_V_14_s_fu_1682_p2 <= std_logic_vector(unsigned(tmp31_fu_1676_p2) + unsigned(tmp29_fu_1658_p2));
    corHelperQPos_V_15_s_fu_1410_p2 <= std_logic_vector(unsigned(tmp7_fu_1404_p2) + unsigned(tmp5_fu_1386_p2));
    corHelperQPos_V_1_s_fu_5218_p2 <= std_logic_vector(unsigned(tmp343_fu_5212_p2) + unsigned(tmp341_fu_5194_p2));
    corHelperQPos_V_2_s_fu_4946_p2 <= std_logic_vector(unsigned(tmp319_fu_4940_p2) + unsigned(tmp317_fu_4922_p2));
    corHelperQPos_V_3_s_fu_4674_p2 <= std_logic_vector(unsigned(tmp295_fu_4668_p2) + unsigned(tmp293_fu_4650_p2));
    corHelperQPos_V_4_s_fu_4402_p2 <= std_logic_vector(unsigned(tmp271_fu_4396_p2) + unsigned(tmp269_fu_4378_p2));
    corHelperQPos_V_5_fu_5490_p2 <= std_logic_vector(unsigned(tmp367_fu_5484_p2) + unsigned(tmp365_fu_5466_p2));
    corHelperQPos_V_5_s_fu_4130_p2 <= std_logic_vector(unsigned(tmp247_fu_4124_p2) + unsigned(tmp245_fu_4106_p2));
    corHelperQPos_V_6_s_fu_3858_p2 <= std_logic_vector(unsigned(tmp223_fu_3852_p2) + unsigned(tmp221_fu_3834_p2));
    corHelperQPos_V_7_s_fu_3586_p2 <= std_logic_vector(unsigned(tmp199_fu_3580_p2) + unsigned(tmp197_fu_3562_p2));
    corHelperQPos_V_8_s_fu_3314_p2 <= std_logic_vector(unsigned(tmp175_fu_3308_p2) + unsigned(tmp173_fu_3290_p2));
    corHelperQPos_V_9_s_fu_3042_p2 <= std_logic_vector(unsigned(tmp151_fu_3036_p2) + unsigned(tmp149_fu_3018_p2));
    p_Result_s_fu_5926_p3 <= (grp_fu_5937_p2 & grp_fu_5932_p2);
    phaseClass_V_read_read_fu_1070_p2 <= phaseClass_V;
    resi_V_1_fu_5892_p2 <= std_logic_vector(unsigned(p_01915_s_reg_1076) - unsigned(p_01909_s_reg_1117));
    resi_V_2_fu_5898_p3 <= 
        resi_V_fu_5886_p2 when (tmp_s_fu_5880_p2(0) = '1') else 
        resi_V_1_fu_5892_p2;
    resi_V_fu_5886_p2 <= std_logic_vector(unsigned(p_01909_s_reg_1117) - unsigned(p_01915_s_reg_1076));
    resq_V_1_fu_5912_p2 <= std_logic_vector(unsigned(p_01903_s_reg_1158) - unsigned(p_01925_s_reg_1199));
    resq_V_2_fu_5918_p3 <= 
        resq_V_fu_5906_p2 when (tmp_s_fu_5880_p2(0) = '1') else 
        resq_V_1_fu_5912_p2;
    resq_V_fu_5906_p2 <= std_logic_vector(unsigned(p_01925_s_reg_1199) - unsigned(p_01903_s_reg_1158));
    tmp100_fu_2446_p2 <= std_logic_vector(unsigned(cor_phaseClass11i_V_6) + unsigned(cor_phaseClass11i_V_3));
    tmp101_fu_2474_p2 <= std_logic_vector(unsigned(tmp102_fu_2468_p2) + unsigned(cor_phaseClass11q_V_13));
    tmp102_fu_2468_p2 <= std_logic_vector(unsigned(cor_phaseClass11q_V_14) + unsigned(cor_phaseClass11q_V_9));
    tmp103_fu_2492_p2 <= std_logic_vector(unsigned(tmp105_fu_2486_p2) + unsigned(tmp104_fu_2480_p2));
    tmp104_fu_2480_p2 <= std_logic_vector(unsigned(cor_phaseClass11q_V_8) + unsigned(cor_phaseClass11q_V_7));
    tmp105_fu_2486_p2 <= std_logic_vector(unsigned(cor_phaseClass11q_V_6) + unsigned(cor_phaseClass11q_V_3));
    tmp106_fu_5664_p2 <= std_logic_vector(unsigned(tmp108_reg_6121) + unsigned(tmp107_reg_6116));
    tmp107_fu_2524_p2 <= std_logic_vector(unsigned(cor_phaseClass11i_V_12) + unsigned(cor_phaseClass11i_V_15));
    tmp108_fu_2530_p2 <= std_logic_vector(unsigned(cor_phaseClass11i_V_11) + unsigned(cor_phaseClass11i_V_10));
    tmp109_fu_2554_p2 <= std_logic_vector(unsigned(tmp111_fu_2548_p2) + unsigned(tmp110_fu_2536_p2));
    tmp10_fu_5592_p2 <= std_logic_vector(unsigned(tmp12_reg_5961) + unsigned(tmp11_reg_5956));
    tmp110_fu_2536_p2 <= std_logic_vector(unsigned(cor_phaseClass11i_V_5) + unsigned(cor_phaseClass11i_V_4));
    tmp111_fu_2548_p2 <= std_logic_vector(unsigned(tmp112_fu_2542_p2) + unsigned(cor_phaseClass11i_V_2));
    tmp112_fu_2542_p2 <= std_logic_vector(unsigned(cor_phaseClass11i_V_1) + unsigned(cor_phaseClass11i_V_s));
    tmp113_fu_5673_p2 <= std_logic_vector(unsigned(tmp115_reg_6136) + unsigned(tmp114_reg_6131));
    tmp114_fu_2564_p2 <= std_logic_vector(unsigned(cor_phaseClass11q_V_12) + unsigned(cor_phaseClass11q_V_15));
    tmp115_fu_2570_p2 <= std_logic_vector(unsigned(cor_phaseClass11q_V_11) + unsigned(cor_phaseClass11q_V_10));
    tmp116_fu_2594_p2 <= std_logic_vector(unsigned(tmp118_fu_2588_p2) + unsigned(tmp117_fu_2576_p2));
    tmp117_fu_2576_p2 <= std_logic_vector(unsigned(cor_phaseClass11q_V_5) + unsigned(cor_phaseClass11q_V_4));
    tmp118_fu_2588_p2 <= std_logic_vector(unsigned(tmp119_fu_2582_p2) + unsigned(cor_phaseClass11q_V_2));
    tmp119_fu_2582_p2 <= std_logic_vector(unsigned(cor_phaseClass11q_V_1) + unsigned(cor_phaseClass11q_V_s));
    tmp11_fu_1436_p2 <= std_logic_vector(unsigned(cor_phaseClass15i_V_12) + unsigned(cor_phaseClass15i_V_15));
    tmp120_fu_2706_p2 <= std_logic_vector(unsigned(tmp121_fu_2700_p2) + unsigned(cor_phaseClass10i_V_13));
    tmp121_fu_2700_p2 <= std_logic_vector(unsigned(cor_phaseClass10i_V_14) + unsigned(cor_phaseClass10i_V_9));
    tmp122_fu_2724_p2 <= std_logic_vector(unsigned(tmp124_fu_2718_p2) + unsigned(tmp123_fu_2712_p2));
    tmp123_fu_2712_p2 <= std_logic_vector(unsigned(cor_phaseClass10i_V_8) + unsigned(cor_phaseClass10i_V_7));
    tmp124_fu_2718_p2 <= std_logic_vector(unsigned(cor_phaseClass10i_V_6) + unsigned(cor_phaseClass10i_V_3));
    tmp125_fu_2746_p2 <= std_logic_vector(unsigned(tmp126_fu_2740_p2) + unsigned(cor_phaseClass10q_V_13));
    tmp126_fu_2740_p2 <= std_logic_vector(unsigned(cor_phaseClass10q_V_14) + unsigned(cor_phaseClass10q_V_9));
    tmp127_fu_2764_p2 <= std_logic_vector(unsigned(tmp129_fu_2758_p2) + unsigned(tmp128_fu_2752_p2));
    tmp128_fu_2752_p2 <= std_logic_vector(unsigned(cor_phaseClass10q_V_8) + unsigned(cor_phaseClass10q_V_7));
    tmp129_fu_2758_p2 <= std_logic_vector(unsigned(cor_phaseClass10q_V_6) + unsigned(cor_phaseClass10q_V_3));
    tmp12_fu_1442_p2 <= std_logic_vector(unsigned(cor_phaseClass15i_V_11) + unsigned(cor_phaseClass15i_V_10));
    tmp130_fu_5682_p2 <= std_logic_vector(unsigned(tmp132_reg_6161) + unsigned(tmp131_reg_6156));
    tmp131_fu_2796_p2 <= std_logic_vector(unsigned(cor_phaseClass10i_V_12) + unsigned(cor_phaseClass10i_V_15));
    tmp132_fu_2802_p2 <= std_logic_vector(unsigned(cor_phaseClass10i_V_11) + unsigned(cor_phaseClass10i_V_10));
    tmp133_fu_2826_p2 <= std_logic_vector(unsigned(tmp135_fu_2820_p2) + unsigned(tmp134_fu_2808_p2));
    tmp134_fu_2808_p2 <= std_logic_vector(unsigned(cor_phaseClass10i_V_5) + unsigned(cor_phaseClass10i_V_4));
    tmp135_fu_2820_p2 <= std_logic_vector(unsigned(tmp136_fu_2814_p2) + unsigned(cor_phaseClass10i_V_2));
    tmp136_fu_2814_p2 <= std_logic_vector(unsigned(cor_phaseClass10i_V_1) + unsigned(cor_phaseClass10i_V_s));
    tmp137_fu_5691_p2 <= std_logic_vector(unsigned(tmp139_reg_6176) + unsigned(tmp138_reg_6171));
    tmp138_fu_2836_p2 <= std_logic_vector(unsigned(cor_phaseClass10q_V_12) + unsigned(cor_phaseClass10q_V_15));
    tmp139_fu_2842_p2 <= std_logic_vector(unsigned(cor_phaseClass10q_V_11) + unsigned(cor_phaseClass10q_V_10));
    tmp13_fu_1466_p2 <= std_logic_vector(unsigned(tmp15_fu_1460_p2) + unsigned(tmp14_fu_1448_p2));
    tmp140_fu_2866_p2 <= std_logic_vector(unsigned(tmp142_fu_2860_p2) + unsigned(tmp141_fu_2848_p2));
    tmp141_fu_2848_p2 <= std_logic_vector(unsigned(cor_phaseClass10q_V_5) + unsigned(cor_phaseClass10q_V_4));
    tmp142_fu_2860_p2 <= std_logic_vector(unsigned(tmp143_fu_2854_p2) + unsigned(cor_phaseClass10q_V_2));
    tmp143_fu_2854_p2 <= std_logic_vector(unsigned(cor_phaseClass10q_V_1) + unsigned(cor_phaseClass10q_V_s));
    tmp144_fu_2978_p2 <= std_logic_vector(unsigned(tmp145_fu_2972_p2) + unsigned(cor_phaseClass9i_V_13));
    tmp145_fu_2972_p2 <= std_logic_vector(unsigned(cor_phaseClass9i_V_14) + unsigned(cor_phaseClass9i_V_9));
    tmp146_fu_2996_p2 <= std_logic_vector(unsigned(tmp148_fu_2990_p2) + unsigned(tmp147_fu_2984_p2));
    tmp147_fu_2984_p2 <= std_logic_vector(unsigned(cor_phaseClass9i_V_8) + unsigned(cor_phaseClass9i_V_7));
    tmp148_fu_2990_p2 <= std_logic_vector(unsigned(cor_phaseClass9i_V_6) + unsigned(cor_phaseClass9i_V_3));
    tmp149_fu_3018_p2 <= std_logic_vector(unsigned(tmp150_fu_3012_p2) + unsigned(cor_phaseClass9q_V_13));
    tmp14_fu_1448_p2 <= std_logic_vector(unsigned(cor_phaseClass15i_V_5) + unsigned(cor_phaseClass15i_V_4));
    tmp150_fu_3012_p2 <= std_logic_vector(unsigned(cor_phaseClass9q_V_14) + unsigned(cor_phaseClass9q_V_9));
    tmp151_fu_3036_p2 <= std_logic_vector(unsigned(tmp153_fu_3030_p2) + unsigned(tmp152_fu_3024_p2));
    tmp152_fu_3024_p2 <= std_logic_vector(unsigned(cor_phaseClass9q_V_8) + unsigned(cor_phaseClass9q_V_7));
    tmp153_fu_3030_p2 <= std_logic_vector(unsigned(cor_phaseClass9q_V_6) + unsigned(cor_phaseClass9q_V_3));
    tmp154_fu_5700_p2 <= std_logic_vector(unsigned(tmp156_reg_6201) + unsigned(tmp155_reg_6196));
    tmp155_fu_3068_p2 <= std_logic_vector(unsigned(cor_phaseClass9i_V_12) + unsigned(cor_phaseClass9i_V_15));
    tmp156_fu_3074_p2 <= std_logic_vector(unsigned(cor_phaseClass9i_V_11) + unsigned(cor_phaseClass9i_V_10));
    tmp157_fu_3098_p2 <= std_logic_vector(unsigned(tmp159_fu_3092_p2) + unsigned(tmp158_fu_3080_p2));
    tmp158_fu_3080_p2 <= std_logic_vector(unsigned(cor_phaseClass9i_V_5) + unsigned(cor_phaseClass9i_V_4));
    tmp159_fu_3092_p2 <= std_logic_vector(unsigned(tmp160_fu_3086_p2) + unsigned(cor_phaseClass9i_V_2));
    tmp15_fu_1460_p2 <= std_logic_vector(unsigned(tmp16_fu_1454_p2) + unsigned(cor_phaseClass15i_V_2));
    tmp160_fu_3086_p2 <= std_logic_vector(unsigned(cor_phaseClass9i_V_1) + unsigned(cor_phaseClass9i_V_0));
    tmp161_fu_5709_p2 <= std_logic_vector(unsigned(tmp163_reg_6216) + unsigned(tmp162_reg_6211));
    tmp162_fu_3108_p2 <= std_logic_vector(unsigned(cor_phaseClass9q_V_12) + unsigned(cor_phaseClass9q_V_15));
    tmp163_fu_3114_p2 <= std_logic_vector(unsigned(cor_phaseClass9q_V_11) + unsigned(cor_phaseClass9q_V_10));
    tmp164_fu_3138_p2 <= std_logic_vector(unsigned(tmp166_fu_3132_p2) + unsigned(tmp165_fu_3120_p2));
    tmp165_fu_3120_p2 <= std_logic_vector(unsigned(cor_phaseClass9q_V_5) + unsigned(cor_phaseClass9q_V_4));
    tmp166_fu_3132_p2 <= std_logic_vector(unsigned(tmp167_fu_3126_p2) + unsigned(cor_phaseClass9q_V_2));
    tmp167_fu_3126_p2 <= std_logic_vector(unsigned(cor_phaseClass9q_V_1) + unsigned(cor_phaseClass9q_V_0));
    tmp168_fu_3250_p2 <= std_logic_vector(unsigned(tmp169_fu_3244_p2) + unsigned(cor_phaseClass8i_V_13));
    tmp169_fu_3244_p2 <= std_logic_vector(unsigned(cor_phaseClass8i_V_14) + unsigned(cor_phaseClass8i_V_9));
    tmp16_fu_1454_p2 <= std_logic_vector(unsigned(cor_phaseClass15i_V_1) + unsigned(cor_phaseClass15i_V_s));
    tmp170_fu_3268_p2 <= std_logic_vector(unsigned(tmp172_fu_3262_p2) + unsigned(tmp171_fu_3256_p2));
    tmp171_fu_3256_p2 <= std_logic_vector(unsigned(cor_phaseClass8i_V_8) + unsigned(cor_phaseClass8i_V_7));
    tmp172_fu_3262_p2 <= std_logic_vector(unsigned(cor_phaseClass8i_V_6) + unsigned(cor_phaseClass8i_V_3));
    tmp173_fu_3290_p2 <= std_logic_vector(unsigned(tmp174_fu_3284_p2) + unsigned(cor_phaseClass8q_V_13));
    tmp174_fu_3284_p2 <= std_logic_vector(unsigned(cor_phaseClass8q_V_14) + unsigned(cor_phaseClass8q_V_9));
    tmp175_fu_3308_p2 <= std_logic_vector(unsigned(tmp177_fu_3302_p2) + unsigned(tmp176_fu_3296_p2));
    tmp176_fu_3296_p2 <= std_logic_vector(unsigned(cor_phaseClass8q_V_8) + unsigned(cor_phaseClass8q_V_7));
    tmp177_fu_3302_p2 <= std_logic_vector(unsigned(cor_phaseClass8q_V_6) + unsigned(cor_phaseClass8q_V_3));
    tmp178_fu_5718_p2 <= std_logic_vector(unsigned(tmp180_reg_6241) + unsigned(tmp179_reg_6236));
    tmp179_fu_3340_p2 <= std_logic_vector(unsigned(cor_phaseClass8i_V_12) + unsigned(cor_phaseClass8i_V_15));
    tmp17_fu_5601_p2 <= std_logic_vector(unsigned(tmp19_reg_5976) + unsigned(tmp18_reg_5971));
    tmp180_fu_3346_p2 <= std_logic_vector(unsigned(cor_phaseClass8i_V_11) + unsigned(cor_phaseClass8i_V_10));
    tmp181_fu_3370_p2 <= std_logic_vector(unsigned(tmp183_fu_3364_p2) + unsigned(tmp182_fu_3352_p2));
    tmp182_fu_3352_p2 <= std_logic_vector(unsigned(cor_phaseClass8i_V_5) + unsigned(cor_phaseClass8i_V_4));
    tmp183_fu_3364_p2 <= std_logic_vector(unsigned(tmp184_fu_3358_p2) + unsigned(cor_phaseClass8i_V_2));
    tmp184_fu_3358_p2 <= std_logic_vector(unsigned(cor_phaseClass8i_V_1) + unsigned(cor_phaseClass8i_V_0));
    tmp185_fu_5727_p2 <= std_logic_vector(unsigned(tmp187_reg_6256) + unsigned(tmp186_reg_6251));
    tmp186_fu_3380_p2 <= std_logic_vector(unsigned(cor_phaseClass8q_V_12) + unsigned(cor_phaseClass8q_V_15));
    tmp187_fu_3386_p2 <= std_logic_vector(unsigned(cor_phaseClass8q_V_11) + unsigned(cor_phaseClass8q_V_10));
    tmp188_fu_3410_p2 <= std_logic_vector(unsigned(tmp190_fu_3404_p2) + unsigned(tmp189_fu_3392_p2));
    tmp189_fu_3392_p2 <= std_logic_vector(unsigned(cor_phaseClass8q_V_5) + unsigned(cor_phaseClass8q_V_4));
    tmp18_fu_1476_p2 <= std_logic_vector(unsigned(cor_phaseClass15q_V_12) + unsigned(cor_phaseClass15q_V_15));
    tmp190_fu_3404_p2 <= std_logic_vector(unsigned(tmp191_fu_3398_p2) + unsigned(cor_phaseClass8q_V_2));
    tmp191_fu_3398_p2 <= std_logic_vector(unsigned(cor_phaseClass8q_V_1) + unsigned(cor_phaseClass8q_V_0));
    tmp192_fu_3522_p2 <= std_logic_vector(unsigned(tmp193_fu_3516_p2) + unsigned(cor_phaseClass7i_V_13));
    tmp193_fu_3516_p2 <= std_logic_vector(unsigned(cor_phaseClass7i_V_14) + unsigned(cor_phaseClass7i_V_9));
    tmp194_fu_3540_p2 <= std_logic_vector(unsigned(tmp196_fu_3534_p2) + unsigned(tmp195_fu_3528_p2));
    tmp195_fu_3528_p2 <= std_logic_vector(unsigned(cor_phaseClass7i_V_8) + unsigned(cor_phaseClass7i_V_7));
    tmp196_fu_3534_p2 <= std_logic_vector(unsigned(cor_phaseClass7i_V_6) + unsigned(cor_phaseClass7i_V_3));
    tmp197_fu_3562_p2 <= std_logic_vector(unsigned(tmp198_fu_3556_p2) + unsigned(cor_phaseClass7q_V_13));
    tmp198_fu_3556_p2 <= std_logic_vector(unsigned(cor_phaseClass7q_V_14) + unsigned(cor_phaseClass7q_V_9));
    tmp199_fu_3580_p2 <= std_logic_vector(unsigned(tmp201_fu_3574_p2) + unsigned(tmp200_fu_3568_p2));
    tmp19_fu_1482_p2 <= std_logic_vector(unsigned(cor_phaseClass15q_V_11) + unsigned(cor_phaseClass15q_V_10));
    tmp1_fu_1340_p2 <= std_logic_vector(unsigned(cor_phaseClass15i_V_14) + unsigned(cor_phaseClass15i_V_9));
    tmp200_fu_3568_p2 <= std_logic_vector(unsigned(cor_phaseClass7q_V_8) + unsigned(cor_phaseClass7q_V_7));
    tmp201_fu_3574_p2 <= std_logic_vector(unsigned(cor_phaseClass7q_V_6) + unsigned(cor_phaseClass7q_V_3));
    tmp202_fu_5736_p2 <= std_logic_vector(unsigned(tmp204_reg_6281) + unsigned(tmp203_reg_6276));
    tmp203_fu_3612_p2 <= std_logic_vector(unsigned(cor_phaseClass7i_V_12) + unsigned(cor_phaseClass7i_V_15));
    tmp204_fu_3618_p2 <= std_logic_vector(unsigned(cor_phaseClass7i_V_11) + unsigned(cor_phaseClass7i_V_10));
    tmp205_fu_3642_p2 <= std_logic_vector(unsigned(tmp207_fu_3636_p2) + unsigned(tmp206_fu_3624_p2));
    tmp206_fu_3624_p2 <= std_logic_vector(unsigned(cor_phaseClass7i_V_5) + unsigned(cor_phaseClass7i_V_4));
    tmp207_fu_3636_p2 <= std_logic_vector(unsigned(tmp208_fu_3630_p2) + unsigned(cor_phaseClass7i_V_2));
    tmp208_fu_3630_p2 <= std_logic_vector(unsigned(cor_phaseClass7i_V_1) + unsigned(cor_phaseClass7i_V_0));
    tmp209_fu_5745_p2 <= std_logic_vector(unsigned(tmp211_reg_6296) + unsigned(tmp210_reg_6291));
    tmp20_fu_1506_p2 <= std_logic_vector(unsigned(tmp22_fu_1500_p2) + unsigned(tmp21_fu_1488_p2));
    tmp210_fu_3652_p2 <= std_logic_vector(unsigned(cor_phaseClass7q_V_12) + unsigned(cor_phaseClass7q_V_15));
    tmp211_fu_3658_p2 <= std_logic_vector(unsigned(cor_phaseClass7q_V_11) + unsigned(cor_phaseClass7q_V_10));
    tmp212_fu_3682_p2 <= std_logic_vector(unsigned(tmp214_fu_3676_p2) + unsigned(tmp213_fu_3664_p2));
    tmp213_fu_3664_p2 <= std_logic_vector(unsigned(cor_phaseClass7q_V_5) + unsigned(cor_phaseClass7q_V_4));
    tmp214_fu_3676_p2 <= std_logic_vector(unsigned(tmp215_fu_3670_p2) + unsigned(cor_phaseClass7q_V_2));
    tmp215_fu_3670_p2 <= std_logic_vector(unsigned(cor_phaseClass7q_V_1) + unsigned(cor_phaseClass7q_V_0));
    tmp216_fu_3794_p2 <= std_logic_vector(unsigned(tmp217_fu_3788_p2) + unsigned(cor_phaseClass6i_V_13));
    tmp217_fu_3788_p2 <= std_logic_vector(unsigned(cor_phaseClass6i_V_14) + unsigned(cor_phaseClass6i_V_9));
    tmp218_fu_3812_p2 <= std_logic_vector(unsigned(tmp220_fu_3806_p2) + unsigned(tmp219_fu_3800_p2));
    tmp219_fu_3800_p2 <= std_logic_vector(unsigned(cor_phaseClass6i_V_8) + unsigned(cor_phaseClass6i_V_7));
    tmp21_fu_1488_p2 <= std_logic_vector(unsigned(cor_phaseClass15q_V_5) + unsigned(cor_phaseClass15q_V_4));
    tmp220_fu_3806_p2 <= std_logic_vector(unsigned(cor_phaseClass6i_V_6) + unsigned(cor_phaseClass6i_V_3));
    tmp221_fu_3834_p2 <= std_logic_vector(unsigned(tmp222_fu_3828_p2) + unsigned(cor_phaseClass6q_V_13));
    tmp222_fu_3828_p2 <= std_logic_vector(unsigned(cor_phaseClass6q_V_14) + unsigned(cor_phaseClass6q_V_9));
    tmp223_fu_3852_p2 <= std_logic_vector(unsigned(tmp225_fu_3846_p2) + unsigned(tmp224_fu_3840_p2));
    tmp224_fu_3840_p2 <= std_logic_vector(unsigned(cor_phaseClass6q_V_8) + unsigned(cor_phaseClass6q_V_7));
    tmp225_fu_3846_p2 <= std_logic_vector(unsigned(cor_phaseClass6q_V_6) + unsigned(cor_phaseClass6q_V_3));
    tmp226_fu_5754_p2 <= std_logic_vector(unsigned(tmp228_reg_6321) + unsigned(tmp227_reg_6316));
    tmp227_fu_3884_p2 <= std_logic_vector(unsigned(cor_phaseClass6i_V_12) + unsigned(cor_phaseClass6i_V_15));
    tmp228_fu_3890_p2 <= std_logic_vector(unsigned(cor_phaseClass6i_V_11) + unsigned(cor_phaseClass6i_V_10));
    tmp229_fu_3914_p2 <= std_logic_vector(unsigned(tmp231_fu_3908_p2) + unsigned(tmp230_fu_3896_p2));
    tmp22_fu_1500_p2 <= std_logic_vector(unsigned(tmp23_fu_1494_p2) + unsigned(cor_phaseClass15q_V_2));
    tmp230_fu_3896_p2 <= std_logic_vector(unsigned(cor_phaseClass6i_V_5) + unsigned(cor_phaseClass6i_V_4));
    tmp231_fu_3908_p2 <= std_logic_vector(unsigned(tmp232_fu_3902_p2) + unsigned(cor_phaseClass6i_V_2));
    tmp232_fu_3902_p2 <= std_logic_vector(unsigned(cor_phaseClass6i_V_1) + unsigned(cor_phaseClass6i_V_0));
    tmp233_fu_5763_p2 <= std_logic_vector(unsigned(tmp235_reg_6336) + unsigned(tmp234_reg_6331));
    tmp234_fu_3924_p2 <= std_logic_vector(unsigned(cor_phaseClass6q_V_12) + unsigned(cor_phaseClass6q_V_15));
    tmp235_fu_3930_p2 <= std_logic_vector(unsigned(cor_phaseClass6q_V_11) + unsigned(cor_phaseClass6q_V_10));
    tmp236_fu_3954_p2 <= std_logic_vector(unsigned(tmp238_fu_3948_p2) + unsigned(tmp237_fu_3936_p2));
    tmp237_fu_3936_p2 <= std_logic_vector(unsigned(cor_phaseClass6q_V_5) + unsigned(cor_phaseClass6q_V_4));
    tmp238_fu_3948_p2 <= std_logic_vector(unsigned(tmp239_fu_3942_p2) + unsigned(cor_phaseClass6q_V_2));
    tmp239_fu_3942_p2 <= std_logic_vector(unsigned(cor_phaseClass6q_V_1) + unsigned(cor_phaseClass6q_V_0));
    tmp23_fu_1494_p2 <= std_logic_vector(unsigned(cor_phaseClass15q_V_1) + unsigned(cor_phaseClass15q_V_s));
    tmp240_fu_4066_p2 <= std_logic_vector(unsigned(tmp241_fu_4060_p2) + unsigned(cor_phaseClass5i_V_13));
    tmp241_fu_4060_p2 <= std_logic_vector(unsigned(cor_phaseClass5i_V_14) + unsigned(cor_phaseClass5i_V_9));
    tmp242_fu_4084_p2 <= std_logic_vector(unsigned(tmp244_fu_4078_p2) + unsigned(tmp243_fu_4072_p2));
    tmp243_fu_4072_p2 <= std_logic_vector(unsigned(cor_phaseClass5i_V_8) + unsigned(cor_phaseClass5i_V_7));
    tmp244_fu_4078_p2 <= std_logic_vector(unsigned(cor_phaseClass5i_V_6) + unsigned(cor_phaseClass5i_V_3));
    tmp245_fu_4106_p2 <= std_logic_vector(unsigned(tmp246_fu_4100_p2) + unsigned(cor_phaseClass5q_V_13));
    tmp246_fu_4100_p2 <= std_logic_vector(unsigned(cor_phaseClass5q_V_14) + unsigned(cor_phaseClass5q_V_9));
    tmp247_fu_4124_p2 <= std_logic_vector(unsigned(tmp249_fu_4118_p2) + unsigned(tmp248_fu_4112_p2));
    tmp248_fu_4112_p2 <= std_logic_vector(unsigned(cor_phaseClass5q_V_8) + unsigned(cor_phaseClass5q_V_7));
    tmp249_fu_4118_p2 <= std_logic_vector(unsigned(cor_phaseClass5q_V_6) + unsigned(cor_phaseClass5q_V_3));
    tmp24_fu_1618_p2 <= std_logic_vector(unsigned(tmp25_fu_1612_p2) + unsigned(cor_phaseClass14i_V_13));
    tmp250_fu_5772_p2 <= std_logic_vector(unsigned(tmp252_reg_6361) + unsigned(tmp251_reg_6356));
    tmp251_fu_4156_p2 <= std_logic_vector(unsigned(cor_phaseClass5i_V_12) + unsigned(cor_phaseClass5i_V_15));
    tmp252_fu_4162_p2 <= std_logic_vector(unsigned(cor_phaseClass5i_V_11) + unsigned(cor_phaseClass5i_V_10));
    tmp253_fu_4186_p2 <= std_logic_vector(unsigned(tmp255_fu_4180_p2) + unsigned(tmp254_fu_4168_p2));
    tmp254_fu_4168_p2 <= std_logic_vector(unsigned(cor_phaseClass5i_V_5) + unsigned(cor_phaseClass5i_V_4));
    tmp255_fu_4180_p2 <= std_logic_vector(unsigned(tmp256_fu_4174_p2) + unsigned(cor_phaseClass5i_V_2));
    tmp256_fu_4174_p2 <= std_logic_vector(unsigned(cor_phaseClass5i_V_1) + unsigned(cor_phaseClass5i_V_0));
    tmp257_fu_5781_p2 <= std_logic_vector(unsigned(tmp259_reg_6376) + unsigned(tmp258_reg_6371));
    tmp258_fu_4196_p2 <= std_logic_vector(unsigned(cor_phaseClass5q_V_12) + unsigned(cor_phaseClass5q_V_15));
    tmp259_fu_4202_p2 <= std_logic_vector(unsigned(cor_phaseClass5q_V_11) + unsigned(cor_phaseClass5q_V_10));
    tmp25_fu_1612_p2 <= std_logic_vector(unsigned(cor_phaseClass14i_V_14) + unsigned(cor_phaseClass14i_V_9));
    tmp260_fu_4226_p2 <= std_logic_vector(unsigned(tmp262_fu_4220_p2) + unsigned(tmp261_fu_4208_p2));
    tmp261_fu_4208_p2 <= std_logic_vector(unsigned(cor_phaseClass5q_V_5) + unsigned(cor_phaseClass5q_V_4));
    tmp262_fu_4220_p2 <= std_logic_vector(unsigned(tmp263_fu_4214_p2) + unsigned(cor_phaseClass5q_V_2));
    tmp263_fu_4214_p2 <= std_logic_vector(unsigned(cor_phaseClass5q_V_1) + unsigned(cor_phaseClass5q_V_0));
    tmp264_fu_4338_p2 <= std_logic_vector(unsigned(tmp265_fu_4332_p2) + unsigned(cor_phaseClass4i_V_13));
    tmp265_fu_4332_p2 <= std_logic_vector(unsigned(cor_phaseClass4i_V_14) + unsigned(cor_phaseClass4i_V_9));
    tmp266_fu_4356_p2 <= std_logic_vector(unsigned(tmp268_fu_4350_p2) + unsigned(tmp267_fu_4344_p2));
    tmp267_fu_4344_p2 <= std_logic_vector(unsigned(cor_phaseClass4i_V_8) + unsigned(cor_phaseClass4i_V_7));
    tmp268_fu_4350_p2 <= std_logic_vector(unsigned(cor_phaseClass4i_V_6) + unsigned(cor_phaseClass4i_V_3));
    tmp269_fu_4378_p2 <= std_logic_vector(unsigned(tmp270_fu_4372_p2) + unsigned(cor_phaseClass4q_V_13));
    tmp26_fu_1636_p2 <= std_logic_vector(unsigned(tmp28_fu_1630_p2) + unsigned(tmp27_fu_1624_p2));
    tmp270_fu_4372_p2 <= std_logic_vector(unsigned(cor_phaseClass4q_V_14) + unsigned(cor_phaseClass4q_V_9));
    tmp271_fu_4396_p2 <= std_logic_vector(unsigned(tmp273_fu_4390_p2) + unsigned(tmp272_fu_4384_p2));
    tmp272_fu_4384_p2 <= std_logic_vector(unsigned(cor_phaseClass4q_V_8) + unsigned(cor_phaseClass4q_V_7));
    tmp273_fu_4390_p2 <= std_logic_vector(unsigned(cor_phaseClass4q_V_6) + unsigned(cor_phaseClass4q_V_3));
    tmp274_fu_5790_p2 <= std_logic_vector(unsigned(tmp276_reg_6401) + unsigned(tmp275_reg_6396));
    tmp275_fu_4428_p2 <= std_logic_vector(unsigned(cor_phaseClass4i_V_12) + unsigned(cor_phaseClass4i_V_15));
    tmp276_fu_4434_p2 <= std_logic_vector(unsigned(cor_phaseClass4i_V_11) + unsigned(cor_phaseClass4i_V_10));
    tmp277_fu_4458_p2 <= std_logic_vector(unsigned(tmp279_fu_4452_p2) + unsigned(tmp278_fu_4440_p2));
    tmp278_fu_4440_p2 <= std_logic_vector(unsigned(cor_phaseClass4i_V_5) + unsigned(cor_phaseClass4i_V_4));
    tmp279_fu_4452_p2 <= std_logic_vector(unsigned(tmp280_fu_4446_p2) + unsigned(cor_phaseClass4i_V_2));
    tmp27_fu_1624_p2 <= std_logic_vector(unsigned(cor_phaseClass14i_V_8) + unsigned(cor_phaseClass14i_V_7));
    tmp280_fu_4446_p2 <= std_logic_vector(unsigned(cor_phaseClass4i_V_1) + unsigned(cor_phaseClass4i_V_0));
    tmp281_fu_5799_p2 <= std_logic_vector(unsigned(tmp283_reg_6416) + unsigned(tmp282_reg_6411));
    tmp282_fu_4468_p2 <= std_logic_vector(unsigned(cor_phaseClass4q_V_12) + unsigned(cor_phaseClass4q_V_15));
    tmp283_fu_4474_p2 <= std_logic_vector(unsigned(cor_phaseClass4q_V_11) + unsigned(cor_phaseClass4q_V_10));
    tmp284_fu_4498_p2 <= std_logic_vector(unsigned(tmp286_fu_4492_p2) + unsigned(tmp285_fu_4480_p2));
    tmp285_fu_4480_p2 <= std_logic_vector(unsigned(cor_phaseClass4q_V_5) + unsigned(cor_phaseClass4q_V_4));
    tmp286_fu_4492_p2 <= std_logic_vector(unsigned(tmp287_fu_4486_p2) + unsigned(cor_phaseClass4q_V_2));
    tmp287_fu_4486_p2 <= std_logic_vector(unsigned(cor_phaseClass4q_V_1) + unsigned(cor_phaseClass4q_V_0));
    tmp288_fu_4610_p2 <= std_logic_vector(unsigned(tmp289_fu_4604_p2) + unsigned(cor_phaseClass3i_V_13));
    tmp289_fu_4604_p2 <= std_logic_vector(unsigned(cor_phaseClass3i_V_14) + unsigned(cor_phaseClass3i_V_9));
    tmp28_fu_1630_p2 <= std_logic_vector(unsigned(cor_phaseClass14i_V_6) + unsigned(cor_phaseClass14i_V_3));
    tmp290_fu_4628_p2 <= std_logic_vector(unsigned(tmp292_fu_4622_p2) + unsigned(tmp291_fu_4616_p2));
    tmp291_fu_4616_p2 <= std_logic_vector(unsigned(cor_phaseClass3i_V_8) + unsigned(cor_phaseClass3i_V_7));
    tmp292_fu_4622_p2 <= std_logic_vector(unsigned(cor_phaseClass3i_V_6) + unsigned(cor_phaseClass3i_V_3));
    tmp293_fu_4650_p2 <= std_logic_vector(unsigned(tmp294_fu_4644_p2) + unsigned(cor_phaseClass3q_V_13));
    tmp294_fu_4644_p2 <= std_logic_vector(unsigned(cor_phaseClass3q_V_14) + unsigned(cor_phaseClass3q_V_9));
    tmp295_fu_4668_p2 <= std_logic_vector(unsigned(tmp297_fu_4662_p2) + unsigned(tmp296_fu_4656_p2));
    tmp296_fu_4656_p2 <= std_logic_vector(unsigned(cor_phaseClass3q_V_8) + unsigned(cor_phaseClass3q_V_7));
    tmp297_fu_4662_p2 <= std_logic_vector(unsigned(cor_phaseClass3q_V_6) + unsigned(cor_phaseClass3q_V_3));
    tmp298_fu_5808_p2 <= std_logic_vector(unsigned(tmp300_reg_6441) + unsigned(tmp299_reg_6436));
    tmp299_fu_4700_p2 <= std_logic_vector(unsigned(cor_phaseClass3i_V_12) + unsigned(cor_phaseClass3i_V_15));
    tmp29_fu_1658_p2 <= std_logic_vector(unsigned(tmp30_fu_1652_p2) + unsigned(cor_phaseClass14q_V_13));
    tmp2_fu_1364_p2 <= std_logic_vector(unsigned(tmp4_fu_1358_p2) + unsigned(tmp3_fu_1352_p2));
    tmp300_fu_4706_p2 <= std_logic_vector(unsigned(cor_phaseClass3i_V_11) + unsigned(cor_phaseClass3i_V_10));
    tmp301_fu_4730_p2 <= std_logic_vector(unsigned(tmp303_fu_4724_p2) + unsigned(tmp302_fu_4712_p2));
    tmp302_fu_4712_p2 <= std_logic_vector(unsigned(cor_phaseClass3i_V_5) + unsigned(cor_phaseClass3i_V_4));
    tmp303_fu_4724_p2 <= std_logic_vector(unsigned(tmp304_fu_4718_p2) + unsigned(cor_phaseClass3i_V_2));
    tmp304_fu_4718_p2 <= std_logic_vector(unsigned(cor_phaseClass3i_V_1) + unsigned(cor_phaseClass3i_V_0));
    tmp305_fu_5817_p2 <= std_logic_vector(unsigned(tmp307_reg_6456) + unsigned(tmp306_reg_6451));
    tmp306_fu_4740_p2 <= std_logic_vector(unsigned(cor_phaseClass3q_V_12) + unsigned(cor_phaseClass3q_V_15));
    tmp307_fu_4746_p2 <= std_logic_vector(unsigned(cor_phaseClass3q_V_11) + unsigned(cor_phaseClass3q_V_10));
    tmp308_fu_4770_p2 <= std_logic_vector(unsigned(tmp310_fu_4764_p2) + unsigned(tmp309_fu_4752_p2));
    tmp309_fu_4752_p2 <= std_logic_vector(unsigned(cor_phaseClass3q_V_5) + unsigned(cor_phaseClass3q_V_4));
    tmp30_fu_1652_p2 <= std_logic_vector(unsigned(cor_phaseClass14q_V_14) + unsigned(cor_phaseClass14q_V_9));
    tmp310_fu_4764_p2 <= std_logic_vector(unsigned(tmp311_fu_4758_p2) + unsigned(cor_phaseClass3q_V_2));
    tmp311_fu_4758_p2 <= std_logic_vector(unsigned(cor_phaseClass3q_V_1) + unsigned(cor_phaseClass3q_V_0));
    tmp312_fu_4882_p2 <= std_logic_vector(unsigned(tmp313_fu_4876_p2) + unsigned(cor_phaseClass2i_V_13));
    tmp313_fu_4876_p2 <= std_logic_vector(unsigned(cor_phaseClass2i_V_14) + unsigned(cor_phaseClass2i_V_9));
    tmp314_fu_4900_p2 <= std_logic_vector(unsigned(tmp316_fu_4894_p2) + unsigned(tmp315_fu_4888_p2));
    tmp315_fu_4888_p2 <= std_logic_vector(unsigned(cor_phaseClass2i_V_8) + unsigned(cor_phaseClass2i_V_7));
    tmp316_fu_4894_p2 <= std_logic_vector(unsigned(cor_phaseClass2i_V_6) + unsigned(cor_phaseClass2i_V_3));
    tmp317_fu_4922_p2 <= std_logic_vector(unsigned(tmp318_fu_4916_p2) + unsigned(cor_phaseClass2q_V_13));
    tmp318_fu_4916_p2 <= std_logic_vector(unsigned(cor_phaseClass2q_V_14) + unsigned(cor_phaseClass2q_V_9));
    tmp319_fu_4940_p2 <= std_logic_vector(unsigned(tmp321_fu_4934_p2) + unsigned(tmp320_fu_4928_p2));
    tmp31_fu_1676_p2 <= std_logic_vector(unsigned(tmp33_fu_1670_p2) + unsigned(tmp32_fu_1664_p2));
    tmp320_fu_4928_p2 <= std_logic_vector(unsigned(cor_phaseClass2q_V_8) + unsigned(cor_phaseClass2q_V_7));
    tmp321_fu_4934_p2 <= std_logic_vector(unsigned(cor_phaseClass2q_V_6) + unsigned(cor_phaseClass2q_V_3));
    tmp322_fu_5826_p2 <= std_logic_vector(unsigned(tmp324_reg_6481) + unsigned(tmp323_reg_6476));
    tmp323_fu_4972_p2 <= std_logic_vector(unsigned(cor_phaseClass2i_V_12) + unsigned(cor_phaseClass2i_V_15));
    tmp324_fu_4978_p2 <= std_logic_vector(unsigned(cor_phaseClass2i_V_11) + unsigned(cor_phaseClass2i_V_10));
    tmp325_fu_5002_p2 <= std_logic_vector(unsigned(tmp327_fu_4996_p2) + unsigned(tmp326_fu_4984_p2));
    tmp326_fu_4984_p2 <= std_logic_vector(unsigned(cor_phaseClass2i_V_5) + unsigned(cor_phaseClass2i_V_4));
    tmp327_fu_4996_p2 <= std_logic_vector(unsigned(tmp328_fu_4990_p2) + unsigned(cor_phaseClass2i_V_2));
    tmp328_fu_4990_p2 <= std_logic_vector(unsigned(cor_phaseClass2i_V_1) + unsigned(cor_phaseClass2i_V_0));
    tmp329_fu_5835_p2 <= std_logic_vector(unsigned(tmp331_reg_6496) + unsigned(tmp330_reg_6491));
    tmp32_fu_1664_p2 <= std_logic_vector(unsigned(cor_phaseClass14q_V_8) + unsigned(cor_phaseClass14q_V_7));
    tmp330_fu_5012_p2 <= std_logic_vector(unsigned(cor_phaseClass2q_V_12) + unsigned(cor_phaseClass2q_V_15));
    tmp331_fu_5018_p2 <= std_logic_vector(unsigned(cor_phaseClass2q_V_11) + unsigned(cor_phaseClass2q_V_10));
    tmp332_fu_5042_p2 <= std_logic_vector(unsigned(tmp334_fu_5036_p2) + unsigned(tmp333_fu_5024_p2));
    tmp333_fu_5024_p2 <= std_logic_vector(unsigned(cor_phaseClass2q_V_5) + unsigned(cor_phaseClass2q_V_4));
    tmp334_fu_5036_p2 <= std_logic_vector(unsigned(tmp335_fu_5030_p2) + unsigned(cor_phaseClass2q_V_2));
    tmp335_fu_5030_p2 <= std_logic_vector(unsigned(cor_phaseClass2q_V_1) + unsigned(cor_phaseClass2q_V_0));
    tmp336_fu_5154_p2 <= std_logic_vector(unsigned(tmp337_fu_5148_p2) + unsigned(cor_phaseClass1i_V_13));
    tmp337_fu_5148_p2 <= std_logic_vector(unsigned(cor_phaseClass1i_V_14) + unsigned(cor_phaseClass1i_V_9));
    tmp338_fu_5172_p2 <= std_logic_vector(unsigned(tmp340_fu_5166_p2) + unsigned(tmp339_fu_5160_p2));
    tmp339_fu_5160_p2 <= std_logic_vector(unsigned(cor_phaseClass1i_V_8) + unsigned(cor_phaseClass1i_V_7));
    tmp33_fu_1670_p2 <= std_logic_vector(unsigned(cor_phaseClass14q_V_6) + unsigned(cor_phaseClass14q_V_3));
    tmp340_fu_5166_p2 <= std_logic_vector(unsigned(cor_phaseClass1i_V_6) + unsigned(cor_phaseClass1i_V_3));
    tmp341_fu_5194_p2 <= std_logic_vector(unsigned(tmp342_fu_5188_p2) + unsigned(cor_phaseClass1q_V_13));
    tmp342_fu_5188_p2 <= std_logic_vector(unsigned(cor_phaseClass1q_V_14) + unsigned(cor_phaseClass1q_V_9));
    tmp343_fu_5212_p2 <= std_logic_vector(unsigned(tmp345_fu_5206_p2) + unsigned(tmp344_fu_5200_p2));
    tmp344_fu_5200_p2 <= std_logic_vector(unsigned(cor_phaseClass1q_V_8) + unsigned(cor_phaseClass1q_V_7));
    tmp345_fu_5206_p2 <= std_logic_vector(unsigned(cor_phaseClass1q_V_6) + unsigned(cor_phaseClass1q_V_3));
    tmp346_fu_5844_p2 <= std_logic_vector(unsigned(tmp348_reg_6521) + unsigned(tmp347_reg_6516));
    tmp347_fu_5244_p2 <= std_logic_vector(unsigned(cor_phaseClass1i_V_12) + unsigned(cor_phaseClass1i_V_15));
    tmp348_fu_5250_p2 <= std_logic_vector(unsigned(cor_phaseClass1i_V_11) + unsigned(cor_phaseClass1i_V_10));
    tmp349_fu_5274_p2 <= std_logic_vector(unsigned(tmp351_fu_5268_p2) + unsigned(tmp350_fu_5256_p2));
    tmp34_fu_5610_p2 <= std_logic_vector(unsigned(tmp36_reg_6001) + unsigned(tmp35_reg_5996));
    tmp350_fu_5256_p2 <= std_logic_vector(unsigned(cor_phaseClass1i_V_5) + unsigned(cor_phaseClass1i_V_4));
    tmp351_fu_5268_p2 <= std_logic_vector(unsigned(tmp352_fu_5262_p2) + unsigned(cor_phaseClass1i_V_2));
    tmp352_fu_5262_p2 <= std_logic_vector(unsigned(cor_phaseClass1i_V_1) + unsigned(cor_phaseClass1i_V_0));
    tmp353_fu_5853_p2 <= std_logic_vector(unsigned(tmp355_reg_6536) + unsigned(tmp354_reg_6531));
    tmp354_fu_5284_p2 <= std_logic_vector(unsigned(cor_phaseClass1q_V_12) + unsigned(cor_phaseClass1q_V_15));
    tmp355_fu_5290_p2 <= std_logic_vector(unsigned(cor_phaseClass1q_V_11) + unsigned(cor_phaseClass1q_V_10));
    tmp356_fu_5314_p2 <= std_logic_vector(unsigned(tmp358_fu_5308_p2) + unsigned(tmp357_fu_5296_p2));
    tmp357_fu_5296_p2 <= std_logic_vector(unsigned(cor_phaseClass1q_V_5) + unsigned(cor_phaseClass1q_V_4));
    tmp358_fu_5308_p2 <= std_logic_vector(unsigned(tmp359_fu_5302_p2) + unsigned(cor_phaseClass1q_V_2));
    tmp359_fu_5302_p2 <= std_logic_vector(unsigned(cor_phaseClass1q_V_1) + unsigned(cor_phaseClass1q_V_0));
    tmp35_fu_1708_p2 <= std_logic_vector(unsigned(cor_phaseClass14i_V_12) + unsigned(cor_phaseClass14i_V_15));
    tmp360_fu_5426_p2 <= std_logic_vector(unsigned(tmp361_fu_5420_p2) + unsigned(cor_phaseClass0i_V_13));
    tmp361_fu_5420_p2 <= std_logic_vector(unsigned(cor_phaseClass0i_V_14) + unsigned(cor_phaseClass0i_V_9));
    tmp362_fu_5444_p2 <= std_logic_vector(unsigned(tmp364_fu_5438_p2) + unsigned(tmp363_fu_5432_p2));
    tmp363_fu_5432_p2 <= std_logic_vector(unsigned(cor_phaseClass0i_V_8) + unsigned(cor_phaseClass0i_V_7));
    tmp364_fu_5438_p2 <= std_logic_vector(unsigned(cor_phaseClass0i_V_6) + unsigned(cor_phaseClass0i_V_3));
    tmp365_fu_5466_p2 <= std_logic_vector(unsigned(tmp366_fu_5460_p2) + unsigned(cor_phaseClass0q_V_13));
    tmp366_fu_5460_p2 <= std_logic_vector(unsigned(cor_phaseClass0q_V_14) + unsigned(cor_phaseClass0q_V_9));
    tmp367_fu_5484_p2 <= std_logic_vector(unsigned(tmp369_fu_5478_p2) + unsigned(tmp368_fu_5472_p2));
    tmp368_fu_5472_p2 <= std_logic_vector(unsigned(cor_phaseClass0q_V_8) + unsigned(cor_phaseClass0q_V_7));
    tmp369_fu_5478_p2 <= std_logic_vector(unsigned(cor_phaseClass0q_V_6) + unsigned(cor_phaseClass0q_V_3));
    tmp36_fu_1714_p2 <= std_logic_vector(unsigned(cor_phaseClass14i_V_11) + unsigned(cor_phaseClass14i_V_10));
    tmp370_fu_5862_p2 <= std_logic_vector(unsigned(tmp372_reg_6561) + unsigned(tmp371_reg_6556));
    tmp371_fu_5516_p2 <= std_logic_vector(unsigned(cor_phaseClass0i_V_12) + unsigned(cor_phaseClass0i_V_15));
    tmp372_fu_5522_p2 <= std_logic_vector(unsigned(cor_phaseClass0i_V_11) + unsigned(cor_phaseClass0i_V_10));
    tmp373_fu_5546_p2 <= std_logic_vector(unsigned(tmp375_fu_5540_p2) + unsigned(tmp374_fu_5528_p2));
    tmp374_fu_5528_p2 <= std_logic_vector(unsigned(cor_phaseClass0i_V_5) + unsigned(cor_phaseClass0i_V_4));
    tmp375_fu_5540_p2 <= std_logic_vector(unsigned(tmp376_fu_5534_p2) + unsigned(cor_phaseClass0i_V_2));
    tmp376_fu_5534_p2 <= std_logic_vector(unsigned(cor_phaseClass0i_V_1) + unsigned(cor_phaseClass0i_V_0));
    tmp377_fu_5871_p2 <= std_logic_vector(unsigned(tmp379_reg_6576) + unsigned(tmp378_reg_6571));
    tmp378_fu_5556_p2 <= std_logic_vector(unsigned(cor_phaseClass0q_V_12) + unsigned(cor_phaseClass0q_V_15));
    tmp379_fu_5562_p2 <= std_logic_vector(unsigned(cor_phaseClass0q_V_11) + unsigned(cor_phaseClass0q_V_10));
    tmp37_fu_1738_p2 <= std_logic_vector(unsigned(tmp39_fu_1732_p2) + unsigned(tmp38_fu_1720_p2));
    tmp380_fu_5586_p2 <= std_logic_vector(unsigned(tmp382_fu_5580_p2) + unsigned(tmp381_fu_5568_p2));
    tmp381_fu_5568_p2 <= std_logic_vector(unsigned(cor_phaseClass0q_V_5) + unsigned(cor_phaseClass0q_V_4));
    tmp382_fu_5580_p2 <= std_logic_vector(unsigned(tmp383_fu_5574_p2) + unsigned(cor_phaseClass0q_V_2));
    tmp383_fu_5574_p2 <= std_logic_vector(unsigned(cor_phaseClass0q_V_1) + unsigned(cor_phaseClass0q_V_0));
    tmp38_fu_1720_p2 <= std_logic_vector(unsigned(cor_phaseClass14i_V_5) + unsigned(cor_phaseClass14i_V_4));
    tmp39_fu_1732_p2 <= std_logic_vector(unsigned(tmp40_fu_1726_p2) + unsigned(cor_phaseClass14i_V_2));
    tmp3_fu_1352_p2 <= std_logic_vector(unsigned(cor_phaseClass15i_V_8) + unsigned(cor_phaseClass15i_V_7));
    tmp40_fu_1726_p2 <= std_logic_vector(unsigned(cor_phaseClass14i_V_1) + unsigned(cor_phaseClass14i_V_s));
    tmp41_fu_5619_p2 <= std_logic_vector(unsigned(tmp43_reg_6016) + unsigned(tmp42_reg_6011));
    tmp42_fu_1748_p2 <= std_logic_vector(unsigned(cor_phaseClass14q_V_12) + unsigned(cor_phaseClass14q_V_15));
    tmp43_fu_1754_p2 <= std_logic_vector(unsigned(cor_phaseClass14q_V_11) + unsigned(cor_phaseClass14q_V_10));
    tmp44_fu_1778_p2 <= std_logic_vector(unsigned(tmp46_fu_1772_p2) + unsigned(tmp45_fu_1760_p2));
    tmp45_fu_1760_p2 <= std_logic_vector(unsigned(cor_phaseClass14q_V_5) + unsigned(cor_phaseClass14q_V_4));
    tmp46_fu_1772_p2 <= std_logic_vector(unsigned(tmp47_fu_1766_p2) + unsigned(cor_phaseClass14q_V_2));
    tmp47_fu_1766_p2 <= std_logic_vector(unsigned(cor_phaseClass14q_V_1) + unsigned(cor_phaseClass14q_V_s));
    tmp48_fu_1890_p2 <= std_logic_vector(unsigned(tmp49_fu_1884_p2) + unsigned(cor_phaseClass13i_V_13));
    tmp49_fu_1884_p2 <= std_logic_vector(unsigned(cor_phaseClass13i_V_14) + unsigned(cor_phaseClass13i_V_9));
    tmp4_fu_1358_p2 <= std_logic_vector(unsigned(cor_phaseClass15i_V_6) + unsigned(cor_phaseClass15i_V_3));
    tmp50_fu_1908_p2 <= std_logic_vector(unsigned(tmp52_fu_1902_p2) + unsigned(tmp51_fu_1896_p2));
    tmp51_fu_1896_p2 <= std_logic_vector(unsigned(cor_phaseClass13i_V_8) + unsigned(cor_phaseClass13i_V_7));
    tmp52_fu_1902_p2 <= std_logic_vector(unsigned(cor_phaseClass13i_V_6) + unsigned(cor_phaseClass13i_V_3));
    tmp53_fu_1930_p2 <= std_logic_vector(unsigned(tmp54_fu_1924_p2) + unsigned(cor_phaseClass13q_V_13));
    tmp54_fu_1924_p2 <= std_logic_vector(unsigned(cor_phaseClass13q_V_14) + unsigned(cor_phaseClass13q_V_9));
    tmp55_fu_1948_p2 <= std_logic_vector(unsigned(tmp57_fu_1942_p2) + unsigned(tmp56_fu_1936_p2));
    tmp56_fu_1936_p2 <= std_logic_vector(unsigned(cor_phaseClass13q_V_8) + unsigned(cor_phaseClass13q_V_7));
    tmp57_fu_1942_p2 <= std_logic_vector(unsigned(cor_phaseClass13q_V_6) + unsigned(cor_phaseClass13q_V_3));
    tmp58_fu_5628_p2 <= std_logic_vector(unsigned(tmp60_reg_6041) + unsigned(tmp59_reg_6036));
    tmp59_fu_1980_p2 <= std_logic_vector(unsigned(cor_phaseClass13i_V_12) + unsigned(cor_phaseClass13i_V_15));
    tmp5_fu_1386_p2 <= std_logic_vector(unsigned(tmp6_fu_1380_p2) + unsigned(cor_phaseClass15q_V_13));
    tmp60_fu_1986_p2 <= std_logic_vector(unsigned(cor_phaseClass13i_V_11) + unsigned(cor_phaseClass13i_V_10));
    tmp61_fu_2010_p2 <= std_logic_vector(unsigned(tmp63_fu_2004_p2) + unsigned(tmp62_fu_1992_p2));
    tmp62_fu_1992_p2 <= std_logic_vector(unsigned(cor_phaseClass13i_V_5) + unsigned(cor_phaseClass13i_V_4));
    tmp63_fu_2004_p2 <= std_logic_vector(unsigned(tmp64_fu_1998_p2) + unsigned(cor_phaseClass13i_V_2));
    tmp64_fu_1998_p2 <= std_logic_vector(unsigned(cor_phaseClass13i_V_1) + unsigned(cor_phaseClass13i_V_s));
    tmp65_fu_5637_p2 <= std_logic_vector(unsigned(tmp67_reg_6056) + unsigned(tmp66_reg_6051));
    tmp66_fu_2020_p2 <= std_logic_vector(unsigned(cor_phaseClass13q_V_12) + unsigned(cor_phaseClass13q_V_15));
    tmp67_fu_2026_p2 <= std_logic_vector(unsigned(cor_phaseClass13q_V_11) + unsigned(cor_phaseClass13q_V_10));
    tmp68_fu_2050_p2 <= std_logic_vector(unsigned(tmp70_fu_2044_p2) + unsigned(tmp69_fu_2032_p2));
    tmp69_fu_2032_p2 <= std_logic_vector(unsigned(cor_phaseClass13q_V_5) + unsigned(cor_phaseClass13q_V_4));
    tmp6_fu_1380_p2 <= std_logic_vector(unsigned(cor_phaseClass15q_V_14) + unsigned(cor_phaseClass15q_V_9));
    tmp70_fu_2044_p2 <= std_logic_vector(unsigned(tmp71_fu_2038_p2) + unsigned(cor_phaseClass13q_V_2));
    tmp71_fu_2038_p2 <= std_logic_vector(unsigned(cor_phaseClass13q_V_1) + unsigned(cor_phaseClass13q_V_s));
    tmp72_fu_2162_p2 <= std_logic_vector(unsigned(tmp73_fu_2156_p2) + unsigned(cor_phaseClass12i_V_13));
    tmp73_fu_2156_p2 <= std_logic_vector(unsigned(cor_phaseClass12i_V_14) + unsigned(cor_phaseClass12i_V_9));
    tmp74_fu_2180_p2 <= std_logic_vector(unsigned(tmp76_fu_2174_p2) + unsigned(tmp75_fu_2168_p2));
    tmp75_fu_2168_p2 <= std_logic_vector(unsigned(cor_phaseClass12i_V_8) + unsigned(cor_phaseClass12i_V_7));
    tmp76_fu_2174_p2 <= std_logic_vector(unsigned(cor_phaseClass12i_V_6) + unsigned(cor_phaseClass12i_V_3));
    tmp77_fu_2202_p2 <= std_logic_vector(unsigned(tmp78_fu_2196_p2) + unsigned(cor_phaseClass12q_V_13));
    tmp78_fu_2196_p2 <= std_logic_vector(unsigned(cor_phaseClass12q_V_14) + unsigned(cor_phaseClass12q_V_9));
    tmp79_fu_2220_p2 <= std_logic_vector(unsigned(tmp81_fu_2214_p2) + unsigned(tmp80_fu_2208_p2));
    tmp7_fu_1404_p2 <= std_logic_vector(unsigned(tmp9_fu_1398_p2) + unsigned(tmp8_fu_1392_p2));
    tmp80_fu_2208_p2 <= std_logic_vector(unsigned(cor_phaseClass12q_V_8) + unsigned(cor_phaseClass12q_V_7));
    tmp81_fu_2214_p2 <= std_logic_vector(unsigned(cor_phaseClass12q_V_6) + unsigned(cor_phaseClass12q_V_3));
    tmp82_fu_5646_p2 <= std_logic_vector(unsigned(tmp84_reg_6081) + unsigned(tmp83_reg_6076));
    tmp83_fu_2252_p2 <= std_logic_vector(unsigned(cor_phaseClass12i_V_12) + unsigned(cor_phaseClass12i_V_15));
    tmp84_fu_2258_p2 <= std_logic_vector(unsigned(cor_phaseClass12i_V_11) + unsigned(cor_phaseClass12i_V_10));
    tmp85_fu_2282_p2 <= std_logic_vector(unsigned(tmp87_fu_2276_p2) + unsigned(tmp86_fu_2264_p2));
    tmp86_fu_2264_p2 <= std_logic_vector(unsigned(cor_phaseClass12i_V_5) + unsigned(cor_phaseClass12i_V_4));
    tmp87_fu_2276_p2 <= std_logic_vector(unsigned(tmp88_fu_2270_p2) + unsigned(cor_phaseClass12i_V_2));
    tmp88_fu_2270_p2 <= std_logic_vector(unsigned(cor_phaseClass12i_V_1) + unsigned(cor_phaseClass12i_V_s));
    tmp89_fu_5655_p2 <= std_logic_vector(unsigned(tmp91_reg_6096) + unsigned(tmp90_reg_6091));
    tmp8_fu_1392_p2 <= std_logic_vector(unsigned(cor_phaseClass15q_V_8) + unsigned(cor_phaseClass15q_V_7));
    tmp90_fu_2292_p2 <= std_logic_vector(unsigned(cor_phaseClass12q_V_12) + unsigned(cor_phaseClass12q_V_15));
    tmp91_fu_2298_p2 <= std_logic_vector(unsigned(cor_phaseClass12q_V_11) + unsigned(cor_phaseClass12q_V_10));
    tmp92_fu_2322_p2 <= std_logic_vector(unsigned(tmp94_fu_2316_p2) + unsigned(tmp93_fu_2304_p2));
    tmp93_fu_2304_p2 <= std_logic_vector(unsigned(cor_phaseClass12q_V_5) + unsigned(cor_phaseClass12q_V_4));
    tmp94_fu_2316_p2 <= std_logic_vector(unsigned(tmp95_fu_2310_p2) + unsigned(cor_phaseClass12q_V_2));
    tmp95_fu_2310_p2 <= std_logic_vector(unsigned(cor_phaseClass12q_V_1) + unsigned(cor_phaseClass12q_V_s));
    tmp96_fu_2434_p2 <= std_logic_vector(unsigned(tmp97_fu_2428_p2) + unsigned(cor_phaseClass11i_V_13));
    tmp97_fu_2428_p2 <= std_logic_vector(unsigned(cor_phaseClass11i_V_14) + unsigned(cor_phaseClass11i_V_9));
    tmp98_fu_2452_p2 <= std_logic_vector(unsigned(tmp100_fu_2446_p2) + unsigned(tmp99_fu_2440_p2));
    tmp99_fu_2440_p2 <= std_logic_vector(unsigned(cor_phaseClass11i_V_8) + unsigned(cor_phaseClass11i_V_7));
    tmp9_fu_1398_p2 <= std_logic_vector(unsigned(cor_phaseClass15q_V_6) + unsigned(cor_phaseClass15q_V_3));
    tmp_fu_1346_p2 <= std_logic_vector(unsigned(tmp1_fu_1340_p2) + unsigned(cor_phaseClass15i_V_13));
    tmp_s_fu_5880_p2 <= "1" when (signed(p_01909_s_reg_1117) > signed(p_01915_s_reg_1076)) else "0";
end behav;
