#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri Sep 19 13:41:20 2025
# Process ID: 130694
# Current directory: /home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.runs/design_1_conifer_conifer_xgboost_moons_0_synth_1
# Command line: vivado -log design_1_conifer_conifer_xgboost_moons_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_conifer_conifer_xgboost_moons_0.tcl
# Log file: /home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.runs/design_1_conifer_conifer_xgboost_moons_0_synth_1/design_1_conifer_conifer_xgboost_moons_0.vds
# Journal file: /home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.runs/design_1_conifer_conifer_xgboost_moons_0_synth_1/vivado.jou
# Running On: 8584d3dcbac9, OS: Linux, CPU Frequency: 2995.498 MHz, CPU Physical cores: 16, Host memory: 65844 MB
#-----------------------------------------------------------
source design_1_conifer_conifer_xgboost_moons_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1339.699 ; gain = 19.871 ; free physical = 41262 ; free virtual = 57544
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.runs/design_1_conifer_conifer_xgboost_moons_0_synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/tools/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_conifer_conifer_xgboost_moons_0
Command: synth_design -top design_1_conifer_conifer_xgboost_moons_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 130994
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2112.609 ; gain = 403.629 ; free physical = 34706 ; free virtual = 50983
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_conifer_conifer_xgboost_moons_0' [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ip/design_1_conifer_conifer_xgboost_moons_0/synth/design_1_conifer_conifer_xgboost_moons_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'conifer_xgboost_moons_accelerator' [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator.v:9]
INFO: [Synth 8-6157] synthesizing module 'conifer_xgboost_moons_accelerator_copy_input' [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_copy_input.v:9]
INFO: [Synth 8-6157] synthesizing module 'conifer_xgboost_moons_accelerator_fpext_32ns_64_4_no_dsp_1' [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_fpext_32ns_64_4_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'conifer_xgboost_moons_accelerator_fpext_32ns_64_4_no_dsp_1_ip' [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/ip/conifer_xgboost_moons_accelerator_fpext_32ns_64_4_no_dsp_1_ip.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/opt/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/opt/tools/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:81293]
INFO: [Synth 8-6155] done synthesizing module 'conifer_xgboost_moons_accelerator_fpext_32ns_64_4_no_dsp_1_ip' (0#1) [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/ip/conifer_xgboost_moons_accelerator_fpext_32ns_64_4_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'conifer_xgboost_moons_accelerator_fpext_32ns_64_4_no_dsp_1' (0#1) [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_fpext_32ns_64_4_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'conifer_xgboost_moons_accelerator_ashr_54ns_11ns_54_7_1' [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_ashr_54ns_11ns_54_7_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'conifer_xgboost_moons_accelerator_ashr_54ns_11ns_54_7_1' (0#1) [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_ashr_54ns_11ns_54_7_1.v:12]
INFO: [Synth 8-6157] synthesizing module 'conifer_xgboost_moons_accelerator_shl_18ns_11ns_18_2_1' [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_shl_18ns_11ns_18_2_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'conifer_xgboost_moons_accelerator_shl_18ns_11ns_18_2_1' (0#1) [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_shl_18ns_11ns_18_2_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'conifer_xgboost_moons_accelerator_copy_input' (0#1) [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_copy_input.v:9]
INFO: [Synth 8-6157] synthesizing module 'conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_4' [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'conifer_xgboost_moons_accelerator_sparsemux_33_4_11_1_0_x0' [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_sparsemux_33_4_11_1_0_x0.v:9]
INFO: [Synth 8-226] default block is never used [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_sparsemux_33_4_11_1_0_x0.v:126]
INFO: [Synth 8-6155] done synthesizing module 'conifer_xgboost_moons_accelerator_sparsemux_33_4_11_1_0_x0' (0#1) [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_sparsemux_33_4_11_1_0_x0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_4' (0#1) [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_15' [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_15.v:9]
INFO: [Synth 8-6157] synthesizing module 'conifer_xgboost_moons_accelerator_sparsemux_33_4_11_1_0_x2' [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_sparsemux_33_4_11_1_0_x2.v:9]
INFO: [Synth 8-226] default block is never used [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_sparsemux_33_4_11_1_0_x2.v:126]
INFO: [Synth 8-6155] done synthesizing module 'conifer_xgboost_moons_accelerator_sparsemux_33_4_11_1_0_x2' (0#1) [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_sparsemux_33_4_11_1_0_x2.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_15' (0#1) [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_15.v:9]
INFO: [Synth 8-6157] synthesizing module 'conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_18' [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_18.v:9]
INFO: [Synth 8-6157] synthesizing module 'conifer_xgboost_moons_accelerator_sparsemux_33_4_12_1_0' [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_sparsemux_33_4_12_1_0.v:9]
INFO: [Synth 8-226] default block is never used [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_sparsemux_33_4_12_1_0.v:126]
INFO: [Synth 8-6155] done synthesizing module 'conifer_xgboost_moons_accelerator_sparsemux_33_4_12_1_0' (0#1) [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_sparsemux_33_4_12_1_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_18' (0#1) [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_18.v:9]
INFO: [Synth 8-6157] synthesizing module 'conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_17' [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_17.v:9]
INFO: [Synth 8-6157] synthesizing module 'conifer_xgboost_moons_accelerator_sparsemux_33_4_12_1_0_x' [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_sparsemux_33_4_12_1_0_x.v:9]
INFO: [Synth 8-226] default block is never used [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_sparsemux_33_4_12_1_0_x.v:126]
INFO: [Synth 8-6155] done synthesizing module 'conifer_xgboost_moons_accelerator_sparsemux_33_4_12_1_0_x' (0#1) [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_sparsemux_33_4_12_1_0_x.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_17' (0#1) [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_17.v:9]
INFO: [Synth 8-6157] synthesizing module 'conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_7' [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_7.v:9]
INFO: [Synth 8-6157] synthesizing module 'conifer_xgboost_moons_accelerator_sparsemux_33_4_11_1_0' [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_sparsemux_33_4_11_1_0.v:9]
INFO: [Synth 8-226] default block is never used [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_sparsemux_33_4_11_1_0.v:126]
INFO: [Synth 8-6155] done synthesizing module 'conifer_xgboost_moons_accelerator_sparsemux_33_4_11_1_0' (0#1) [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_sparsemux_33_4_11_1_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_7' (0#1) [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_7.v:9]
INFO: [Synth 8-6157] synthesizing module 'conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_6' [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_6.v:9]
INFO: [Synth 8-6157] synthesizing module 'conifer_xgboost_moons_accelerator_sparsemux_33_4_11_1_0_x' [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_sparsemux_33_4_11_1_0_x.v:9]
INFO: [Synth 8-226] default block is never used [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_sparsemux_33_4_11_1_0_x.v:126]
INFO: [Synth 8-6155] done synthesizing module 'conifer_xgboost_moons_accelerator_sparsemux_33_4_11_1_0_x' (0#1) [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_sparsemux_33_4_11_1_0_x.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_6' (0#1) [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_6.v:9]
INFO: [Synth 8-6157] synthesizing module 'conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_5' [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_5.v:9]
INFO: [Synth 8-6157] synthesizing module 'conifer_xgboost_moons_accelerator_sparsemux_31_4_12_1_0' [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_sparsemux_31_4_12_1_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conifer_xgboost_moons_accelerator_sparsemux_31_4_12_1_0' (0#1) [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_sparsemux_31_4_12_1_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_5' (0#1) [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_5.v:9]
INFO: [Synth 8-6157] synthesizing module 'conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_3' [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_3.v:9]
INFO: [Synth 8-6157] synthesizing module 'conifer_xgboost_moons_accelerator_sparsemux_33_4_11_1_0_x1' [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_sparsemux_33_4_11_1_0_x1.v:9]
INFO: [Synth 8-226] default block is never used [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_sparsemux_33_4_11_1_0_x1.v:126]
INFO: [Synth 8-6155] done synthesizing module 'conifer_xgboost_moons_accelerator_sparsemux_33_4_11_1_0_x1' (0#1) [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_sparsemux_33_4_11_1_0_x1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_3' (0#1) [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_3.v:9]
INFO: [Synth 8-6157] synthesizing module 'conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_2' [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'conifer_xgboost_moons_accelerator_sparsemux_31_4_11_1_0' [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_sparsemux_31_4_11_1_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conifer_xgboost_moons_accelerator_sparsemux_31_4_11_1_0' (0#1) [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_sparsemux_31_4_11_1_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_2' (0#1) [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_1' [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'conifer_xgboost_moons_accelerator_sparsemux_31_4_11_1_0_x' [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_sparsemux_31_4_11_1_0_x.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conifer_xgboost_moons_accelerator_sparsemux_31_4_11_1_0_x' (0#1) [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_sparsemux_31_4_11_1_0_x.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_1' (0#1) [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_s' [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'conifer_xgboost_moons_accelerator_sparsemux_27_4_11_1_0' [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_sparsemux_27_4_11_1_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conifer_xgboost_moons_accelerator_sparsemux_27_4_11_1_0' (0#1) [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_sparsemux_27_4_11_1_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_s' (0#1) [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_16' [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_16.v:9]
INFO: [Synth 8-6157] synthesizing module 'conifer_xgboost_moons_accelerator_sparsemux_25_4_11_1_0' [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_sparsemux_25_4_11_1_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conifer_xgboost_moons_accelerator_sparsemux_25_4_11_1_0' (0#1) [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_sparsemux_25_4_11_1_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_16' (0#1) [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_16.v:9]
INFO: [Synth 8-6157] synthesizing module 'conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_14' [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_14.v:9]
INFO: [Synth 8-6157] synthesizing module 'conifer_xgboost_moons_accelerator_sparsemux_29_4_11_1_0' [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_sparsemux_29_4_11_1_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conifer_xgboost_moons_accelerator_sparsemux_29_4_11_1_0' (0#1) [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_sparsemux_29_4_11_1_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_14' (0#1) [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_14.v:9]
INFO: [Synth 8-6157] synthesizing module 'conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_13' [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_13.v:9]
INFO: [Synth 8-6157] synthesizing module 'conifer_xgboost_moons_accelerator_sparsemux_33_4_11_1_0_x3' [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_sparsemux_33_4_11_1_0_x3.v:9]
INFO: [Synth 8-226] default block is never used [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_sparsemux_33_4_11_1_0_x3.v:126]
INFO: [Synth 8-6155] done synthesizing module 'conifer_xgboost_moons_accelerator_sparsemux_33_4_11_1_0_x3' (0#1) [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_sparsemux_33_4_11_1_0_x3.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_13' (0#1) [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_13.v:9]
INFO: [Synth 8-6157] synthesizing module 'conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_12' [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_12.v:9]
INFO: [Synth 8-6157] synthesizing module 'conifer_xgboost_moons_accelerator_sparsemux_31_4_11_1_0_x0' [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_sparsemux_31_4_11_1_0_x0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conifer_xgboost_moons_accelerator_sparsemux_31_4_11_1_0_x0' (0#1) [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_sparsemux_31_4_11_1_0_x0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_12' (0#1) [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_12.v:9]
INFO: [Synth 8-6157] synthesizing module 'conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_11' [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_11.v:9]
INFO: [Synth 8-6157] synthesizing module 'conifer_xgboost_moons_accelerator_sparsemux_19_4_11_1_0' [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_sparsemux_19_4_11_1_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conifer_xgboost_moons_accelerator_sparsemux_19_4_11_1_0' (0#1) [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_sparsemux_19_4_11_1_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_11' (0#1) [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_11.v:9]
INFO: [Synth 8-6157] synthesizing module 'conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_10' [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_10.v:9]
INFO: [Synth 8-6157] synthesizing module 'conifer_xgboost_moons_accelerator_sparsemux_31_4_11_1_0_x1' [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_sparsemux_31_4_11_1_0_x1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conifer_xgboost_moons_accelerator_sparsemux_31_4_11_1_0_x1' (0#1) [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_sparsemux_31_4_11_1_0_x1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_10' (0#1) [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_10.v:9]
INFO: [Synth 8-6157] synthesizing module 'conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_9' [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_9.v:9]
INFO: [Synth 8-6157] synthesizing module 'conifer_xgboost_moons_accelerator_sparsemux_25_4_11_1_0_x' [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_sparsemux_25_4_11_1_0_x.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conifer_xgboost_moons_accelerator_sparsemux_25_4_11_1_0_x' (0#1) [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_sparsemux_25_4_11_1_0_x.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_9' (0#1) [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_9.v:9]
INFO: [Synth 8-6157] synthesizing module 'conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_8' [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_8.v:9]
INFO: [Synth 8-6157] synthesizing module 'conifer_xgboost_moons_accelerator_sparsemux_19_4_11_1_0_x' [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_sparsemux_19_4_11_1_0_x.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conifer_xgboost_moons_accelerator_sparsemux_19_4_11_1_0_x' (0#1) [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_sparsemux_19_4_11_1_0_x.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_8' (0#1) [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_8.v:9]
INFO: [Synth 8-6157] synthesizing module 'conifer_xgboost_moons_accelerator_control_s_axi' [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_control_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_control_s_axi.v:240]
INFO: [Synth 8-6155] done synthesizing module 'conifer_xgboost_moons_accelerator_control_s_axi' (0#1) [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'conifer_xgboost_moons_accelerator_gmem0_m_axi' [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_gmem0_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'conifer_xgboost_moons_accelerator_gmem0_m_axi_store' [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_gmem0_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'conifer_xgboost_moons_accelerator_gmem0_m_axi_fifo' [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_gmem0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'conifer_xgboost_moons_accelerator_gmem0_m_axi_srl' [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_gmem0_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'conifer_xgboost_moons_accelerator_gmem0_m_axi_srl' (0#1) [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_gmem0_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'conifer_xgboost_moons_accelerator_gmem0_m_axi_fifo' (0#1) [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_gmem0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'conifer_xgboost_moons_accelerator_gmem0_m_axi_fifo__parameterized0' [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_gmem0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'conifer_xgboost_moons_accelerator_gmem0_m_axi_mem' [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_gmem0_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'conifer_xgboost_moons_accelerator_gmem0_m_axi_mem' (0#1) [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_gmem0_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'conifer_xgboost_moons_accelerator_gmem0_m_axi_fifo__parameterized0' (0#1) [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_gmem0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'conifer_xgboost_moons_accelerator_gmem0_m_axi_fifo__parameterized1' [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_gmem0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'conifer_xgboost_moons_accelerator_gmem0_m_axi_srl__parameterized0' [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_gmem0_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'conifer_xgboost_moons_accelerator_gmem0_m_axi_srl__parameterized0' (0#1) [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_gmem0_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'conifer_xgboost_moons_accelerator_gmem0_m_axi_fifo__parameterized1' (0#1) [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_gmem0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'conifer_xgboost_moons_accelerator_gmem0_m_axi_fifo__parameterized2' [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_gmem0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'conifer_xgboost_moons_accelerator_gmem0_m_axi_srl__parameterized1' [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_gmem0_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'conifer_xgboost_moons_accelerator_gmem0_m_axi_srl__parameterized1' (0#1) [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_gmem0_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'conifer_xgboost_moons_accelerator_gmem0_m_axi_fifo__parameterized2' (0#1) [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_gmem0_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'conifer_xgboost_moons_accelerator_gmem0_m_axi_store' (0#1) [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_gmem0_m_axi.v:796]
INFO: [Synth 8-6157] synthesizing module 'conifer_xgboost_moons_accelerator_gmem0_m_axi_load' [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_gmem0_m_axi.v:327]
INFO: [Synth 8-6157] synthesizing module 'conifer_xgboost_moons_accelerator_gmem0_m_axi_fifo__parameterized3' [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_gmem0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'conifer_xgboost_moons_accelerator_gmem0_m_axi_mem__parameterized0' [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_gmem0_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'conifer_xgboost_moons_accelerator_gmem0_m_axi_mem__parameterized0' (0#1) [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_gmem0_m_axi.v:2733]
INFO: [Synth 8-6155] done synthesizing module 'conifer_xgboost_moons_accelerator_gmem0_m_axi_fifo__parameterized3' (0#1) [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_gmem0_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'conifer_xgboost_moons_accelerator_gmem0_m_axi_load' (0#1) [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_gmem0_m_axi.v:327]
INFO: [Synth 8-6157] synthesizing module 'conifer_xgboost_moons_accelerator_gmem0_m_axi_write' [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_gmem0_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'conifer_xgboost_moons_accelerator_gmem0_m_axi_burst_converter' [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_gmem0_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'conifer_xgboost_moons_accelerator_gmem0_m_axi_reg_slice' [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_gmem0_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'conifer_xgboost_moons_accelerator_gmem0_m_axi_reg_slice' (0#1) [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_gmem0_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'conifer_xgboost_moons_accelerator_gmem0_m_axi_burst_converter' (0#1) [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_gmem0_m_axi.v:1867]
INFO: [Synth 8-6157] synthesizing module 'conifer_xgboost_moons_accelerator_gmem0_m_axi_fifo__parameterized4' [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_gmem0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'conifer_xgboost_moons_accelerator_gmem0_m_axi_srl__parameterized2' [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_gmem0_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'conifer_xgboost_moons_accelerator_gmem0_m_axi_srl__parameterized2' (0#1) [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_gmem0_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'conifer_xgboost_moons_accelerator_gmem0_m_axi_fifo__parameterized4' (0#1) [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_gmem0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'conifer_xgboost_moons_accelerator_gmem0_m_axi_throttle' [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_gmem0_m_axi.v:2173]
INFO: [Synth 8-6157] synthesizing module 'conifer_xgboost_moons_accelerator_gmem0_m_axi_reg_slice__parameterized0' [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_gmem0_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'conifer_xgboost_moons_accelerator_gmem0_m_axi_reg_slice__parameterized0' (0#1) [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_gmem0_m_axi.v:2399]
INFO: [Synth 8-6157] synthesizing module 'conifer_xgboost_moons_accelerator_gmem0_m_axi_fifo__parameterized5' [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_gmem0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'conifer_xgboost_moons_accelerator_gmem0_m_axi_srl__parameterized3' [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_gmem0_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'conifer_xgboost_moons_accelerator_gmem0_m_axi_srl__parameterized3' (0#1) [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_gmem0_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'conifer_xgboost_moons_accelerator_gmem0_m_axi_fifo__parameterized5' (0#1) [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_gmem0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'conifer_xgboost_moons_accelerator_gmem0_m_axi_fifo__parameterized6' [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_gmem0_m_axi.v:2501]
INFO: [Synth 8-6157] synthesizing module 'conifer_xgboost_moons_accelerator_gmem0_m_axi_srl__parameterized4' [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_gmem0_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'conifer_xgboost_moons_accelerator_gmem0_m_axi_srl__parameterized4' (0#1) [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_gmem0_m_axi.v:2679]
INFO: [Synth 8-6155] done synthesizing module 'conifer_xgboost_moons_accelerator_gmem0_m_axi_fifo__parameterized6' (0#1) [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_gmem0_m_axi.v:2501]
INFO: [Synth 8-6155] done synthesizing module 'conifer_xgboost_moons_accelerator_gmem0_m_axi_throttle' (0#1) [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_gmem0_m_axi.v:2173]
INFO: [Synth 8-6157] synthesizing module 'conifer_xgboost_moons_accelerator_gmem0_m_axi_reg_slice__parameterized1' [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_gmem0_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'conifer_xgboost_moons_accelerator_gmem0_m_axi_reg_slice__parameterized1' (0#1) [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_gmem0_m_axi.v:2399]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_gmem0_m_axi.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_gmem0_m_axi.v:1861]
INFO: [Synth 8-6155] done synthesizing module 'conifer_xgboost_moons_accelerator_gmem0_m_axi_write' (0#1) [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_gmem0_m_axi.v:1547]
INFO: [Synth 8-6157] synthesizing module 'conifer_xgboost_moons_accelerator_gmem0_m_axi_read' [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_gmem0_m_axi.v:1355]
INFO: [Synth 8-6157] synthesizing module 'conifer_xgboost_moons_accelerator_gmem0_m_axi_reg_slice__parameterized2' [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_gmem0_m_axi.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'conifer_xgboost_moons_accelerator_gmem0_m_axi_reg_slice__parameterized2' (0#1) [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_gmem0_m_axi.v:2399]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_gmem0_m_axi.v:1539]
INFO: [Synth 8-6155] done synthesizing module 'conifer_xgboost_moons_accelerator_gmem0_m_axi_read' (0#1) [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_gmem0_m_axi.v:1355]
INFO: [Synth 8-6155] done synthesizing module 'conifer_xgboost_moons_accelerator_gmem0_m_axi' (0#1) [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_gmem0_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'conifer_xgboost_moons_accelerator_lshr_64ns_32ns_64_2_1' [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_lshr_64ns_32ns_64_2_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'conifer_xgboost_moons_accelerator_lshr_64ns_32ns_64_2_1' (0#1) [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_lshr_64ns_32ns_64_2_1.v:12]
INFO: [Synth 8-6157] synthesizing module 'conifer_xgboost_moons_accelerator_shl_64ns_32ns_64_2_1' [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_shl_64ns_32ns_64_2_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'conifer_xgboost_moons_accelerator_shl_64ns_32ns_64_2_1' (0#1) [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_shl_64ns_32ns_64_2_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'conifer_xgboost_moons_accelerator' (0#1) [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_conifer_conifer_xgboost_moons_0' (0#1) [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ip/design_1_conifer_conifer_xgboost_moons_0/synth/design_1_conifer_conifer_xgboost_moons_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_control_s_axi.v:321]
WARNING: [Synth 8-7129] Port din1[63] in module conifer_xgboost_moons_accelerator_shl_64ns_32ns_64_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[62] in module conifer_xgboost_moons_accelerator_shl_64ns_32ns_64_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[61] in module conifer_xgboost_moons_accelerator_shl_64ns_32ns_64_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[60] in module conifer_xgboost_moons_accelerator_shl_64ns_32ns_64_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[59] in module conifer_xgboost_moons_accelerator_shl_64ns_32ns_64_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[58] in module conifer_xgboost_moons_accelerator_shl_64ns_32ns_64_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[57] in module conifer_xgboost_moons_accelerator_shl_64ns_32ns_64_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[56] in module conifer_xgboost_moons_accelerator_shl_64ns_32ns_64_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[55] in module conifer_xgboost_moons_accelerator_shl_64ns_32ns_64_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[54] in module conifer_xgboost_moons_accelerator_shl_64ns_32ns_64_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[53] in module conifer_xgboost_moons_accelerator_shl_64ns_32ns_64_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[52] in module conifer_xgboost_moons_accelerator_shl_64ns_32ns_64_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[51] in module conifer_xgboost_moons_accelerator_shl_64ns_32ns_64_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[50] in module conifer_xgboost_moons_accelerator_shl_64ns_32ns_64_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[49] in module conifer_xgboost_moons_accelerator_shl_64ns_32ns_64_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[48] in module conifer_xgboost_moons_accelerator_shl_64ns_32ns_64_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[47] in module conifer_xgboost_moons_accelerator_shl_64ns_32ns_64_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[46] in module conifer_xgboost_moons_accelerator_shl_64ns_32ns_64_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[45] in module conifer_xgboost_moons_accelerator_shl_64ns_32ns_64_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[44] in module conifer_xgboost_moons_accelerator_shl_64ns_32ns_64_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[43] in module conifer_xgboost_moons_accelerator_shl_64ns_32ns_64_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[42] in module conifer_xgboost_moons_accelerator_shl_64ns_32ns_64_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[41] in module conifer_xgboost_moons_accelerator_shl_64ns_32ns_64_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[40] in module conifer_xgboost_moons_accelerator_shl_64ns_32ns_64_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[39] in module conifer_xgboost_moons_accelerator_shl_64ns_32ns_64_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[38] in module conifer_xgboost_moons_accelerator_shl_64ns_32ns_64_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[37] in module conifer_xgboost_moons_accelerator_shl_64ns_32ns_64_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[36] in module conifer_xgboost_moons_accelerator_shl_64ns_32ns_64_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[35] in module conifer_xgboost_moons_accelerator_shl_64ns_32ns_64_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[34] in module conifer_xgboost_moons_accelerator_shl_64ns_32ns_64_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[33] in module conifer_xgboost_moons_accelerator_shl_64ns_32ns_64_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[32] in module conifer_xgboost_moons_accelerator_shl_64ns_32ns_64_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[63] in module conifer_xgboost_moons_accelerator_lshr_64ns_32ns_64_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[62] in module conifer_xgboost_moons_accelerator_lshr_64ns_32ns_64_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[61] in module conifer_xgboost_moons_accelerator_lshr_64ns_32ns_64_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[60] in module conifer_xgboost_moons_accelerator_lshr_64ns_32ns_64_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[59] in module conifer_xgboost_moons_accelerator_lshr_64ns_32ns_64_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[58] in module conifer_xgboost_moons_accelerator_lshr_64ns_32ns_64_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[57] in module conifer_xgboost_moons_accelerator_lshr_64ns_32ns_64_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[56] in module conifer_xgboost_moons_accelerator_lshr_64ns_32ns_64_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[55] in module conifer_xgboost_moons_accelerator_lshr_64ns_32ns_64_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[54] in module conifer_xgboost_moons_accelerator_lshr_64ns_32ns_64_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[53] in module conifer_xgboost_moons_accelerator_lshr_64ns_32ns_64_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[52] in module conifer_xgboost_moons_accelerator_lshr_64ns_32ns_64_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[51] in module conifer_xgboost_moons_accelerator_lshr_64ns_32ns_64_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[50] in module conifer_xgboost_moons_accelerator_lshr_64ns_32ns_64_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[49] in module conifer_xgboost_moons_accelerator_lshr_64ns_32ns_64_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[48] in module conifer_xgboost_moons_accelerator_lshr_64ns_32ns_64_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[47] in module conifer_xgboost_moons_accelerator_lshr_64ns_32ns_64_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[46] in module conifer_xgboost_moons_accelerator_lshr_64ns_32ns_64_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[45] in module conifer_xgboost_moons_accelerator_lshr_64ns_32ns_64_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[44] in module conifer_xgboost_moons_accelerator_lshr_64ns_32ns_64_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[43] in module conifer_xgboost_moons_accelerator_lshr_64ns_32ns_64_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[42] in module conifer_xgboost_moons_accelerator_lshr_64ns_32ns_64_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[41] in module conifer_xgboost_moons_accelerator_lshr_64ns_32ns_64_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[40] in module conifer_xgboost_moons_accelerator_lshr_64ns_32ns_64_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[39] in module conifer_xgboost_moons_accelerator_lshr_64ns_32ns_64_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[38] in module conifer_xgboost_moons_accelerator_lshr_64ns_32ns_64_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[37] in module conifer_xgboost_moons_accelerator_lshr_64ns_32ns_64_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[36] in module conifer_xgboost_moons_accelerator_lshr_64ns_32ns_64_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[35] in module conifer_xgboost_moons_accelerator_lshr_64ns_32ns_64_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[34] in module conifer_xgboost_moons_accelerator_lshr_64ns_32ns_64_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[33] in module conifer_xgboost_moons_accelerator_lshr_64ns_32ns_64_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port din1[32] in module conifer_xgboost_moons_accelerator_lshr_64ns_32ns_64_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module conifer_xgboost_moons_accelerator_gmem0_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module conifer_xgboost_moons_accelerator_gmem0_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module conifer_xgboost_moons_accelerator_gmem0_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module conifer_xgboost_moons_accelerator_gmem0_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module conifer_xgboost_moons_accelerator_gmem0_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module conifer_xgboost_moons_accelerator_gmem0_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module conifer_xgboost_moons_accelerator_gmem0_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module conifer_xgboost_moons_accelerator_gmem0_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[10] in module conifer_xgboost_moons_accelerator_sparsemux_33_4_11_1_0_x3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[9] in module conifer_xgboost_moons_accelerator_sparsemux_33_4_11_1_0_x3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[8] in module conifer_xgboost_moons_accelerator_sparsemux_33_4_11_1_0_x3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[7] in module conifer_xgboost_moons_accelerator_sparsemux_33_4_11_1_0_x3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[6] in module conifer_xgboost_moons_accelerator_sparsemux_33_4_11_1_0_x3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[5] in module conifer_xgboost_moons_accelerator_sparsemux_33_4_11_1_0_x3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[4] in module conifer_xgboost_moons_accelerator_sparsemux_33_4_11_1_0_x3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[3] in module conifer_xgboost_moons_accelerator_sparsemux_33_4_11_1_0_x3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[2] in module conifer_xgboost_moons_accelerator_sparsemux_33_4_11_1_0_x3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[1] in module conifer_xgboost_moons_accelerator_sparsemux_33_4_11_1_0_x3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[0] in module conifer_xgboost_moons_accelerator_sparsemux_33_4_11_1_0_x3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module conifer_xgboost_moons_accelerator_decision_function_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[10] in module conifer_xgboost_moons_accelerator_sparsemux_33_4_11_1_0_x1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[9] in module conifer_xgboost_moons_accelerator_sparsemux_33_4_11_1_0_x1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[8] in module conifer_xgboost_moons_accelerator_sparsemux_33_4_11_1_0_x1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[7] in module conifer_xgboost_moons_accelerator_sparsemux_33_4_11_1_0_x1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[6] in module conifer_xgboost_moons_accelerator_sparsemux_33_4_11_1_0_x1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port def[5] in module conifer_xgboost_moons_accelerator_sparsemux_33_4_11_1_0_x1 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2329.547 ; gain = 620.566 ; free physical = 33906 ; free virtual = 50194
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2335.484 ; gain = 626.504 ; free physical = 33884 ; free virtual = 50173
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2335.484 ; gain = 626.504 ; free physical = 33884 ; free virtual = 50173
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2338.453 ; gain = 0.000 ; free physical = 33829 ; free virtual = 50117
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ip/design_1_conifer_conifer_xgboost_moons_0/constraints/conifer_xgboost_moons_accelerator_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ip/design_1_conifer_conifer_xgboost_moons_0/constraints/conifer_xgboost_moons_accelerator_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.runs/design_1_conifer_conifer_xgboost_moons_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.runs/design_1_conifer_conifer_xgboost_moons_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2462.234 ; gain = 0.000 ; free physical = 33843 ; free virtual = 50128
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  FDE => FDRE: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2462.270 ; gain = 0.000 ; free physical = 33825 ; free virtual = 50116
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 2462.270 ; gain = 753.289 ; free physical = 34209 ; free virtual = 50510
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 2462.270 ; gain = 753.289 ; free physical = 34211 ; free virtual = 50513
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.runs/design_1_conifer_conifer_xgboost_moons_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 2462.270 ; gain = 753.289 ; free physical = 34213 ; free virtual = 50514
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'ashr_ln15_6_reg_3583_reg' and it is trimmed from '54' to '18' bits. [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_copy_input.v:1404]
WARNING: [Synth 8-3936] Found unconnected internal register 'ashr_ln15_reg_3211_reg' and it is trimmed from '54' to '18' bits. [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_copy_input.v:1483]
WARNING: [Synth 8-3936] Found unconnected internal register 'ashr_ln15_1_reg_3330_reg' and it is trimmed from '54' to '18' bits. [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_copy_input.v:1274]
WARNING: [Synth 8-3936] Found unconnected internal register 'ashr_ln15_2_reg_3429_reg' and it is trimmed from '54' to '18' bits. [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_copy_input.v:1300]
WARNING: [Synth 8-3936] Found unconnected internal register 'ashr_ln15_3_reg_3493_reg' and it is trimmed from '54' to '18' bits. [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_copy_input.v:1326]
WARNING: [Synth 8-3936] Found unconnected internal register 'ashr_ln15_4_reg_3538_reg' and it is trimmed from '54' to '18' bits. [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_copy_input.v:1352]
WARNING: [Synth 8-3936] Found unconnected internal register 'ashr_ln15_5_reg_3563_reg' and it is trimmed from '54' to '18' bits. [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_copy_input.v:1378]
WARNING: [Synth 8-3936] Found unconnected internal register 'ashr_ln15_7_reg_3593_reg' and it is trimmed from '54' to '18' bits. [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_copy_input.v:1247]
WARNING: [Synth 8-3936] Found unconnected internal register 'ashr_ln15_8_reg_3603_reg' and it is trimmed from '54' to '18' bits. [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_copy_input.v:1430]
WARNING: [Synth 8-3936] Found unconnected internal register 'ashr_ln15_9_reg_3613_reg' and it is trimmed from '54' to '18' bits. [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator_copy_input.v:1457]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'conifer_xgboost_moons_accelerator_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'conifer_xgboost_moons_accelerator_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'conifer_xgboost_moons_accelerator_gmem0_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'conifer_xgboost_moons_accelerator_gmem0_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'conifer_xgboost_moons_accelerator_gmem0_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'conifer_xgboost_moons_accelerator_gmem0_m_axi_reg_slice__parameterized2'
WARNING: [Synth 8-3936] Found unconnected internal register 'lshr_ln21_1_reg_1616_reg' and it is trimmed from '63' to '23' bits. [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator.v:1506]
WARNING: [Synth 8-3936] Found unconnected internal register 'add_ln21_2_reg_1611_reg' and it is trimmed from '64' to '26' bits. [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator.v:1505]
WARNING: [Synth 8-3936] Found unconnected internal register 'lshr_ln21_2_reg_1570_reg' and it is trimmed from '18' to '15' bits. [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator.v:1571]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'conifer_xgboost_moons_accelerator_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'conifer_xgboost_moons_accelerator_control_s_axi'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'conifer_xgboost_moons_accelerator_gmem0_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'conifer_xgboost_moons_accelerator_gmem0_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'conifer_xgboost_moons_accelerator_gmem0_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'conifer_xgboost_moons_accelerator_gmem0_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:27 . Memory (MB): peak = 2462.270 ; gain = 753.289 ; free physical = 34214 ; free virtual = 50517
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/grp_copy_input_fu_249/fpext_32ns_64_4_no_dsp_1_U1/conifer_xgboost_moons_accelerator_fpext_32ns_64_4_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized5) to 'inst/grp_copy_input_fu_249/fpext_32ns_64_4_no_dsp_1_U1/conifer_xgboost_moons_accelerator_fpext_32ns_64_4_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/grp_copy_input_fu_249/fpext_32ns_64_4_no_dsp_1_U1/conifer_xgboost_moons_accelerator_fpext_32ns_64_4_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized5) to 'inst/grp_copy_input_fu_249/fpext_32ns_64_4_no_dsp_1_U1/conifer_xgboost_moons_accelerator_fpext_32ns_64_4_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_copy_input_fu_249/fpext_32ns_64_4_no_dsp_1_U1/conifer_xgboost_moons_accelerator_fpext_32ns_64_4_no_dsp_1_ip_u/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized5) to 'inst/grp_copy_input_fu_249/fpext_32ns_64_4_no_dsp_1_U1/conifer_xgboost_moons_accelerator_fpext_32ns_64_4_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'shl_ln21_reg_1606_reg' and it is trimmed from '64' to '26' bits. [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator.v:1580]
WARNING: [Synth 8-3936] Found unconnected internal register 'lshr_ln21_reg_1601_reg' and it is trimmed from '64' to '26' bits. [/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.gen/sources_1/bd/design_1/ipshared/8f66/hdl/verilog/conifer_xgboost_moons_accelerator.v:1578]
INFO: [Synth 8-7082] The signal gmem0_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:00:50 . Memory (MB): peak = 2462.270 ; gain = 753.289 ; free physical = 42172 ; free virtual = 58483
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:00:54 . Memory (MB): peak = 2462.270 ; gain = 753.289 ; free physical = 42170 ; free virtual = 58480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
info: optimization accepted worst group hill climbing move (-1834.0/oG. 480.0ps)
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:37 ; elapsed = 00:01:36 . Memory (MB): peak = 2462.270 ; gain = 753.289 ; free physical = 42140 ; free virtual = 58451
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:47 ; elapsed = 00:01:47 . Memory (MB): peak = 2462.270 ; gain = 753.289 ; free physical = 42134 ; free virtual = 58444
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:53 ; elapsed = 00:01:52 . Memory (MB): peak = 2462.270 ; gain = 753.289 ; free physical = 42132 ; free virtual = 58443
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:53 ; elapsed = 00:01:52 . Memory (MB): peak = 2462.270 ; gain = 753.289 ; free physical = 42132 ; free virtual = 58443
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:54 ; elapsed = 00:01:54 . Memory (MB): peak = 2462.270 ; gain = 753.289 ; free physical = 42133 ; free virtual = 58444
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:54 ; elapsed = 00:01:54 . Memory (MB): peak = 2462.270 ; gain = 753.289 ; free physical = 42133 ; free virtual = 58444
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:54 ; elapsed = 00:01:54 . Memory (MB): peak = 2462.270 ; gain = 753.289 ; free physical = 42133 ; free virtual = 58444
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:54 ; elapsed = 00:01:54 . Memory (MB): peak = 2462.270 ; gain = 753.289 ; free physical = 42133 ; free virtual = 58444
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   954|
|2     |LUT1     |  1153|
|3     |LUT2     |  3396|
|4     |LUT3     |  1638|
|5     |LUT4     |  1869|
|6     |LUT5     |  1104|
|7     |LUT6     |  1886|
|8     |MUXCY    |     4|
|9     |MUXF7    |     3|
|10    |RAMB18E1 |     2|
|12    |SRL16E   |   246|
|13    |FDE      |     1|
|14    |FDRE     | 10850|
|15    |FDSE     |     7|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:54 ; elapsed = 00:01:54 . Memory (MB): peak = 2462.270 ; gain = 753.289 ; free physical = 42133 ; free virtual = 58444
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:47 ; elapsed = 00:01:49 . Memory (MB): peak = 2462.270 ; gain = 626.504 ; free physical = 42133 ; free virtual = 58444
Synthesis Optimization Complete : Time (s): cpu = 00:01:55 ; elapsed = 00:01:54 . Memory (MB): peak = 2462.270 ; gain = 753.289 ; free physical = 42133 ; free virtual = 58444
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2462.270 ; gain = 0.000 ; free physical = 42422 ; free virtual = 58733
INFO: [Netlist 29-17] Analyzing 964 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2479.148 ; gain = 0.000 ; free physical = 42422 ; free virtual = 58733
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 1 instance 
  FDE => FDRE: 1 instance 

Synth Design complete | Checksum: 1bb827a9
INFO: [Common 17-83] Releasing license: Synthesis
203 Infos, 121 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:04 ; elapsed = 00:02:03 . Memory (MB): peak = 2479.184 ; gain = 1119.672 ; free physical = 42422 ; free virtual = 58733
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2160.417; main = 1732.879; forked = 443.655
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3449.871; main = 2479.152; forked = 1011.641
Write ShapeDB Complete: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2503.160 ; gain = 0.000 ; free physical = 42403 ; free virtual = 58715
INFO: [Common 17-1381] The checkpoint '/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.runs/design_1_conifer_conifer_xgboost_moons_0_synth_1/design_1_conifer_conifer_xgboost_moons_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_conifer_conifer_xgboost_moons_0, cache-ID = 5ac5457166dffa04
INFO: [Coretcl 2-1174] Renamed 100 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2503.160 ; gain = 0.000 ; free physical = 42400 ; free virtual = 58732
INFO: [Common 17-1381] The checkpoint '/home/bspanu/repo/prj_conifer_pynq/conifer_xgboost_moons_vivado/project_1.runs/design_1_conifer_conifer_xgboost_moons_0_synth_1/design_1_conifer_conifer_xgboost_moons_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_conifer_conifer_xgboost_moons_0_utilization_synth.rpt -pb design_1_conifer_conifer_xgboost_moons_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Sep 19 13:43:45 2025...
