{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1671293041138 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1671293041142 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 17 19:04:01 2022 " "Processing started: Sat Dec 17 19:04:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1671293041142 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293041142 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lect_2 -c lect_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lect_2 -c lect_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293041143 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1671293041688 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1671293041688 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "system_t1.qsys " "Elaborating Platform Designer system entity \"system_t1.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293049559 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.17.20:04:13 Progress: Loading lect_2/system_t1.qsys " "2022.12.17.20:04:13 Progress: Loading lect_2/system_t1.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293053103 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.17.20:04:13 Progress: Reading input file " "2022.12.17.20:04:13 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293053725 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.17.20:04:13 Progress: Adding clk_0 \[clock_source 18.1\] " "2022.12.17.20:04:13 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293053797 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.17.20:04:14 Progress: Parameterizing module clk_0 " "2022.12.17.20:04:14 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293054441 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.17.20:04:14 Progress: Adding master_0 \[altera_jtag_avalon_master 18.1\] " "2022.12.17.20:04:14 Progress: Adding master_0 \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293054442 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.17.20:04:14 Progress: Parameterizing module master_0 " "2022.12.17.20:04:14 Progress: Parameterizing module master_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293054523 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.17.20:04:14 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\] " "2022.12.17.20:04:14 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293054526 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.17.20:04:14 Progress: Parameterizing module nios2_gen2_0 " "2022.12.17.20:04:14 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293054688 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.17.20:04:14 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\] " "2022.12.17.20:04:14 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293054692 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.17.20:04:14 Progress: Parameterizing module onchip_memory2_0 " "2022.12.17.20:04:14 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293054720 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.17.20:04:14 Progress: Building connections " "2022.12.17.20:04:14 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293054722 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.17.20:04:14 Progress: Parameterizing connections " "2022.12.17.20:04:14 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293054750 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.17.20:04:14 Progress: Validating " "2022.12.17.20:04:14 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293054750 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.12.17.20:04:16 Progress: Done reading input file " "2022.12.17.20:04:16 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293056784 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System_t1: Generating system_t1 \"system_t1\" for QUARTUS_SYNTH " "System_t1: Generating system_t1 \"system_t1\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293058607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Master_0: \"system_t1\" instantiated altera_jtag_avalon_master \"master_0\" " "Master_0: \"system_t1\" instantiated altera_jtag_avalon_master \"master_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293063895 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"system_t1\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"system_t1\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293064599 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'system_t1_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'system_t1_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293064607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_t1_onchip_memory2_0 --dir=C:/Users/NAZMIE~1/AppData/Local/Temp/alt9343_731539535869205955.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/users/nazmievairat/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/NAZMIE~1/AppData/Local/Temp/alt9343_731539535869205955.dir/0002_onchip_memory2_0_gen//system_t1_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_t1_onchip_memory2_0 --dir=C:/Users/NAZMIE~1/AppData/Local/Temp/alt9343_731539535869205955.dir/0002_onchip_memory2_0_gen/ --quartus_dir=C:/users/nazmievairat/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/NAZMIE~1/AppData/Local/Temp/alt9343_731539535869205955.dir/0002_onchip_memory2_0_gen//system_t1_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293064607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'system_t1_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'system_t1_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293064861 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"system_t1\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"system_t1\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293064874 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293067360 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293067710 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"system_t1\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"system_t1\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293068798 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"system_t1\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"system_t1\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293068804 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"system_t1\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"system_t1\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293068808 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_phy_embedded_in_jtag_master: \"master_0\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\" " "Jtag_phy_embedded_in_jtag_master: \"master_0\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293068813 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timing_adt: \"master_0\" instantiated timing_adapter \"timing_adt\" " "Timing_adt: \"master_0\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293068821 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo: \"master_0\" instantiated altera_avalon_sc_fifo \"fifo\" " "Fifo: \"master_0\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293068823 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p: \"master_0\" instantiated altera_avalon_st_bytes_to_packets \"b2p\" " "B2p: \"master_0\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293068825 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b: \"master_0\" instantiated altera_avalon_st_packets_to_bytes \"p2b\" " "P2b: \"master_0\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293068826 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Transacto: \"master_0\" instantiated altera_avalon_packets_to_master \"transacto\" " "Transacto: \"master_0\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293068828 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p_adapter: \"master_0\" instantiated channel_adapter \"b2p_adapter\" " "B2p_adapter: \"master_0\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293068832 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b_adapter: \"master_0\" instantiated channel_adapter \"p2b_adapter\" " "P2b_adapter: \"master_0\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293068835 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'system_t1_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'system_t1_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293068846 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/Users/nazmievairat/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/Users/nazmievairat/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_t1_nios2_gen2_0_cpu --dir=C:/Users/NAZMIE~1/AppData/Local/Temp/alt9343_731539535869205955.dir/0013_cpu_gen/ --quartus_bindir=C:/Users/nazmievairat/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/NAZMIE~1/AppData/Local/Temp/alt9343_731539535869205955.dir/0013_cpu_gen//system_t1_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/Users/nazmievairat/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/Users/nazmievairat/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/users/nazmievairat/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_t1_nios2_gen2_0_cpu --dir=C:/Users/NAZMIE~1/AppData/Local/Temp/alt9343_731539535869205955.dir/0013_cpu_gen/ --quartus_bindir=C:/Users/nazmievairat/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/NAZMIE~1/AppData/Local/Temp/alt9343_731539535869205955.dir/0013_cpu_gen//system_t1_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293068846 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.17 19:04:29 (*) Starting Nios II generation " "Cpu: # 2022.12.17 19:04:29 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293075242 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.17 19:04:29 (*)   Checking for plaintext license. " "Cpu: # 2022.12.17 19:04:29 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293075242 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.17 19:04:29 (*)   Couldn't query license setup in Quartus directory C:/Users/nazmievairat/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2022.12.17 19:04:29 (*)   Couldn't query license setup in Quartus directory C:/Users/nazmievairat/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293075243 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.17 19:04:29 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2022.12.17 19:04:29 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293075243 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.17 19:04:29 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2022.12.17 19:04:29 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293075243 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.17 19:04:29 (*)   Plaintext license not found. " "Cpu: # 2022.12.17 19:04:29 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293075243 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.17 19:04:29 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2022.12.17 19:04:29 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293075243 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.17 19:04:30 (*)   Couldn't query license setup in Quartus directory C:/Users/nazmievairat/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2022.12.17 19:04:30 (*)   Couldn't query license setup in Quartus directory C:/Users/nazmievairat/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293075243 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.17 19:04:30 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2022.12.17 19:04:30 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293075243 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.17 19:04:30 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2022.12.17 19:04:30 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293075244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.17 19:04:30 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2022.12.17 19:04:30 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293075244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.17 19:04:30 (*)   Elaborating CPU configuration settings " "Cpu: # 2022.12.17 19:04:30 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293075244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.17 19:04:30 (*)   Creating all objects for CPU " "Cpu: # 2022.12.17 19:04:30 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293075244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.17 19:04:30 (*)     Testbench " "Cpu: # 2022.12.17 19:04:30 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293075244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.17 19:04:30 (*)     Instruction decoding " "Cpu: # 2022.12.17 19:04:30 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293075244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.17 19:04:30 (*)       Instruction fields " "Cpu: # 2022.12.17 19:04:30 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293075244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.17 19:04:30 (*)       Instruction decodes " "Cpu: # 2022.12.17 19:04:30 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293075244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.17 19:04:30 (*)       Signals for RTL simulation waveforms " "Cpu: # 2022.12.17 19:04:30 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293075244 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.17 19:04:30 (*)       Instruction controls " "Cpu: # 2022.12.17 19:04:30 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293075245 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.17 19:04:30 (*)     Pipeline frontend " "Cpu: # 2022.12.17 19:04:30 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293075245 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.17 19:04:31 (*)     Pipeline backend " "Cpu: # 2022.12.17 19:04:31 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293075245 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.17 19:04:32 (*)   Generating RTL from CPU objects " "Cpu: # 2022.12.17 19:04:32 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293075245 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.17 19:04:34 (*)   Creating encrypted RTL " "Cpu: # 2022.12.17 19:04:34 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293075245 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2022.12.17 19:04:35 (*) Done Nios II generation " "Cpu: # 2022.12.17 19:04:35 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293075245 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'system_t1_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'system_t1_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293075245 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293075279 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293075285 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_debug_mem_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"nios2_gen2_0_debug_mem_slave_translator\" " "Nios2_gen2_0_debug_mem_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"nios2_gen2_0_debug_mem_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293075286 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293075288 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_debug_mem_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"nios2_gen2_0_debug_mem_slave_agent\" " "Nios2_gen2_0_debug_mem_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"nios2_gen2_0_debug_mem_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293075289 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293075297 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293075305 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_gen2_0_data_master_limiter\" " "Nios2_gen2_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_gen2_0_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293075307 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293075309 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293075309 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293075313 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293075323 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293075328 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293075338 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293075339 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293076069 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293076074 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "System_t1: Done \"system_t1\" with 29 modules, 58 files " "System_t1: Done \"system_t1\" with 29 modules, 58 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293076075 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "system_t1.qsys " "Finished elaborating Platform Designer system entity \"system_t1.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293077073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file lect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 lect_2 " "Found entity 1: lect_2" {  } { { "lect_2.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/lect_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293077237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293077237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t1/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file db/ip/system_t1/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "db/ip/system_t1/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293077245 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "db/ip/system_t1/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293077245 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "db/ip/system_t1/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293077245 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "db/ip/system_t1/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293077245 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "db/ip/system_t1/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293077245 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "db/ip/system_t1/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293077245 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "db/ip/system_t1/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293077245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293077245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t1/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t1/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/system_t1/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293077248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293077248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t1/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t1/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "db/ip/system_t1/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293077251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293077251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t1/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t1/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/system_t1/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293077254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293077254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t1/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t1/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "db/ip/system_t1/submodules/altera_avalon_st_idle_inserter.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293077257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293077257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t1/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t1/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "db/ip/system_t1/submodules/altera_avalon_st_idle_remover.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293077259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293077259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t1/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t1/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "db/ip/system_t1/submodules/altera_avalon_st_jtag_interface.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293077262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293077262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t1/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t1/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "db/ip/system_t1/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293077265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293077265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t1/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t1/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/system_t1/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293077267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293077267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t1/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t1/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/system_t1/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293077271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293077271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t1/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/system_t1/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "db/ip/system_t1/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293077274 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "db/ip/system_t1/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293077274 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "db/ip/system_t1/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293077274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293077274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t1/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t1/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "db/ip/system_t1/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293077277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293077277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t1/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t1/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "db/ip/system_t1/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293077280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293077280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t1/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system_t1/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/system_t1/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293077283 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/system_t1/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293077283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293077283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t1/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t1/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/system_t1/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293077286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293077286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t1/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t1/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/system_t1/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293077289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293077289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t1/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t1/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/system_t1/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293077292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293077292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t1/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system_t1/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/system_t1/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293077295 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/system_t1/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293077295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293077295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t1/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t1/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/system_t1/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293077299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293077299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t1/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t1/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/system_t1/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293077302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293077302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t1/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t1/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/system_t1/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293077306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293077306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t1/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t1/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/system_t1/submodules/altera_reset_controller.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293077309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293077309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t1/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t1/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/system_t1/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293077312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293077312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t1/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t1/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/system_t1/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293077314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293077314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t1/submodules/system_t1_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t1/submodules/system_t1_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_t1_irq_mapper " "Found entity 1: system_t1_irq_mapper" {  } { { "db/ip/system_t1/submodules/system_t1_irq_mapper.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293077317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293077317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t1/submodules/system_t1_master_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t1/submodules/system_t1_master_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_t1_master_0 " "Found entity 1: system_t1_master_0" {  } { { "db/ip/system_t1/submodules/system_t1_master_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_master_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293077320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293077320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t1/submodules/system_t1_master_0_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t1/submodules/system_t1_master_0_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_t1_master_0_b2p_adapter " "Found entity 1: system_t1_master_0_b2p_adapter" {  } { { "db/ip/system_t1/submodules/system_t1_master_0_b2p_adapter.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_master_0_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293077322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293077322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t1/submodules/system_t1_master_0_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t1/submodules/system_t1_master_0_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_t1_master_0_p2b_adapter " "Found entity 1: system_t1_master_0_p2b_adapter" {  } { { "db/ip/system_t1/submodules/system_t1_master_0_p2b_adapter.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_master_0_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293077325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293077325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t1/submodules/system_t1_master_0_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t1/submodules/system_t1_master_0_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_t1_master_0_timing_adt " "Found entity 1: system_t1_master_0_timing_adt" {  } { { "db/ip/system_t1/submodules/system_t1_master_0_timing_adt.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_master_0_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293077328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293077328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t1/submodules/system_t1_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t1/submodules/system_t1_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_t1_mm_interconnect_0 " "Found entity 1: system_t1_mm_interconnect_0" {  } { { "db/ip/system_t1/submodules/system_t1_mm_interconnect_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293077333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293077333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t1/submodules/system_t1_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t1/submodules/system_t1_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_t1_mm_interconnect_0_avalon_st_adapter " "Found entity 1: system_t1_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/system_t1/submodules/system_t1_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293077336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293077336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t1/submodules/system_t1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t1/submodules/system_t1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_t1_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: system_t1_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/system_t1/submodules/system_t1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293077339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293077339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t1/submodules/system_t1_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t1/submodules/system_t1_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_t1_mm_interconnect_0_cmd_demux " "Found entity 1: system_t1_mm_interconnect_0_cmd_demux" {  } { { "db/ip/system_t1/submodules/system_t1_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293077342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293077342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t1/submodules/system_t1_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t1/submodules/system_t1_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_t1_mm_interconnect_0_cmd_mux " "Found entity 1: system_t1_mm_interconnect_0_cmd_mux" {  } { { "db/ip/system_t1/submodules/system_t1_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293077345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293077345 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_t1_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at system_t1_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system_t1/submodules/system_t1_mm_interconnect_0_router.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671293077347 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_t1_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at system_t1_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system_t1/submodules/system_t1_mm_interconnect_0_router.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671293077347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t1/submodules/system_t1_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system_t1/submodules/system_t1_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_t1_mm_interconnect_0_router_default_decode " "Found entity 1: system_t1_mm_interconnect_0_router_default_decode" {  } { { "db/ip/system_t1/submodules/system_t1_mm_interconnect_0_router.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293077350 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_t1_mm_interconnect_0_router " "Found entity 2: system_t1_mm_interconnect_0_router" {  } { { "db/ip/system_t1/submodules/system_t1_mm_interconnect_0_router.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293077350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293077350 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel system_t1_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at system_t1_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/system_t1/submodules/system_t1_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671293077351 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel system_t1_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at system_t1_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/system_t1/submodules/system_t1_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1671293077351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t1/submodules/system_t1_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/system_t1/submodules/system_t1_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_t1_mm_interconnect_0_router_003_default_decode " "Found entity 1: system_t1_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/system_t1/submodules/system_t1_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293077354 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_t1_mm_interconnect_0_router_003 " "Found entity 2: system_t1_mm_interconnect_0_router_003" {  } { { "db/ip/system_t1/submodules/system_t1_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293077354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293077354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t1/submodules/system_t1_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t1/submodules/system_t1_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_t1_mm_interconnect_0_rsp_demux " "Found entity 1: system_t1_mm_interconnect_0_rsp_demux" {  } { { "db/ip/system_t1/submodules/system_t1_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293077356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293077356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t1/submodules/system_t1_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t1/submodules/system_t1_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_t1_mm_interconnect_0_rsp_mux " "Found entity 1: system_t1_mm_interconnect_0_rsp_mux" {  } { { "db/ip/system_t1/submodules/system_t1_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293077359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293077359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t1/submodules/system_t1_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t1/submodules/system_t1_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_t1_nios2_gen2_0 " "Found entity 1: system_t1_nios2_gen2_0" {  } { { "db/ip/system_t1/submodules/system_t1_nios2_gen2_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293077362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293077362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v 28 28 " "Found 28 design units, including 28 entities, in source file db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_t1_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: system_t1_nios2_gen2_0_cpu_ic_data_module" {  } { { "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293078032 ""} { "Info" "ISGN_ENTITY_NAME" "2 system_t1_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: system_t1_nios2_gen2_0_cpu_ic_tag_module" {  } { { "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293078032 ""} { "Info" "ISGN_ENTITY_NAME" "3 system_t1_nios2_gen2_0_cpu_bht_module " "Found entity 3: system_t1_nios2_gen2_0_cpu_bht_module" {  } { { "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293078032 ""} { "Info" "ISGN_ENTITY_NAME" "4 system_t1_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: system_t1_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293078032 ""} { "Info" "ISGN_ENTITY_NAME" "5 system_t1_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: system_t1_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293078032 ""} { "Info" "ISGN_ENTITY_NAME" "6 system_t1_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: system_t1_nios2_gen2_0_cpu_dc_tag_module" {  } { { "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293078032 ""} { "Info" "ISGN_ENTITY_NAME" "7 system_t1_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: system_t1_nios2_gen2_0_cpu_dc_data_module" {  } { { "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293078032 ""} { "Info" "ISGN_ENTITY_NAME" "8 system_t1_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: system_t1_nios2_gen2_0_cpu_dc_victim_module" {  } { { "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293078032 ""} { "Info" "ISGN_ENTITY_NAME" "9 system_t1_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: system_t1_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293078032 ""} { "Info" "ISGN_ENTITY_NAME" "10 system_t1_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: system_t1_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293078032 ""} { "Info" "ISGN_ENTITY_NAME" "11 system_t1_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: system_t1_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" 1029 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293078032 ""} { "Info" "ISGN_ENTITY_NAME" "12 system_t1_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: system_t1_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293078032 ""} { "Info" "ISGN_ENTITY_NAME" "13 system_t1_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: system_t1_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" 1503 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293078032 ""} { "Info" "ISGN_ENTITY_NAME" "14 system_t1_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: system_t1_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" 1860 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293078032 ""} { "Info" "ISGN_ENTITY_NAME" "15 system_t1_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: system_t1_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" 1928 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293078032 ""} { "Info" "ISGN_ENTITY_NAME" "16 system_t1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: system_t1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" 2010 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293078032 ""} { "Info" "ISGN_ENTITY_NAME" "17 system_t1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: system_t1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" 2082 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293078032 ""} { "Info" "ISGN_ENTITY_NAME" "18 system_t1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: system_t1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" 2125 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293078032 ""} { "Info" "ISGN_ENTITY_NAME" "19 system_t1_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: system_t1_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" 2172 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293078032 ""} { "Info" "ISGN_ENTITY_NAME" "20 system_t1_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: system_t1_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293078032 ""} { "Info" "ISGN_ENTITY_NAME" "21 system_t1_nios2_gen2_0_cpu_traceram_lpm_dram_sdp_component_module " "Found entity 21: system_t1_nios2_gen2_0_cpu_traceram_lpm_dram_sdp_component_module" {  } { { "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" 2681 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293078032 ""} { "Info" "ISGN_ENTITY_NAME" "22 system_t1_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 22: system_t1_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" 2746 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293078032 ""} { "Info" "ISGN_ENTITY_NAME" "23 system_t1_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 23: system_t1_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" 2870 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293078032 ""} { "Info" "ISGN_ENTITY_NAME" "24 system_t1_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 24: system_t1_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" 2887 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293078032 ""} { "Info" "ISGN_ENTITY_NAME" "25 system_t1_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 25: system_t1_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" 2980 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293078032 ""} { "Info" "ISGN_ENTITY_NAME" "26 system_t1_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 26: system_t1_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" 3045 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293078032 ""} { "Info" "ISGN_ENTITY_NAME" "27 system_t1_nios2_gen2_0_cpu_nios2_oci " "Found entity 27: system_t1_nios2_gen2_0_cpu_nios2_oci" {  } { { "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" 3226 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293078032 ""} { "Info" "ISGN_ENTITY_NAME" "28 system_t1_nios2_gen2_0_cpu " "Found entity 28: system_t1_nios2_gen2_0_cpu" {  } { { "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" 3792 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293078032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293078032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_t1_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: system_t1_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293078036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293078036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_t1_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: system_t1_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293078041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293078041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_t1_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: system_t1_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293078044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293078044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_t1_nios2_gen2_0_cpu_mult_cell " "Found entity 1: system_t1_nios2_gen2_0_cpu_mult_cell" {  } { { "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu_mult_cell.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293078048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293078048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_t1_nios2_gen2_0_cpu_test_bench " "Found entity 1: system_t1_nios2_gen2_0_cpu_test_bench" {  } { { "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293078053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293078053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t1/submodules/system_t1_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t1/submodules/system_t1_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_t1_onchip_memory2_0 " "Found entity 1: system_t1_onchip_memory2_0" {  } { { "db/ip/system_t1/submodules/system_t1_onchip_memory2_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293078057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293078057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/system_t1/system_t1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/system_t1/system_t1.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_t1 " "Found entity 1: system_t1" {  } { { "db/ip/system_t1/system_t1.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/system_t1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293078061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293078061 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lect_2 " "Elaborating entity \"lect_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1671293078284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t1 system_t1:system_t1_u0 " "Elaborating entity \"system_t1\" for hierarchy \"system_t1:system_t1_u0\"" {  } { { "lect_2.v" "system_t1_u0" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/lect_2.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293078306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t1_master_0 system_t1:system_t1_u0\|system_t1_master_0:master_0 " "Elaborating entity \"system_t1_master_0\" for hierarchy \"system_t1:system_t1_u0\|system_t1_master_0:master_0\"" {  } { { "db/ip/system_t1/system_t1.v" "master_0" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/system_t1.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293078321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface system_t1:system_t1_u0\|system_t1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"system_t1:system_t1_u0\|system_t1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "db/ip/system_t1/submodules/system_t1_master_0.v" "jtag_phy_embedded_in_jtag_master" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_master_0.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293078333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node system_t1:system_t1_u0\|system_t1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"system_t1:system_t1_u0\|system_t1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "db/ip/system_t1/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293078341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic system_t1:system_t1_u0\|system_t1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"system_t1:system_t1_u0\|system_t1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "db/ip/system_t1/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293078369 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_t1:system_t1_u0\|system_t1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"system_t1:system_t1_u0\|system_t1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "db/ip/system_t1/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293078375 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_t1:system_t1_u0\|system_t1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"system_t1:system_t1_u0\|system_t1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671293078375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671293078375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671293078375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671293078375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671293078375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671293078375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671293078375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671293078375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671293078375 ""}  } { { "db/ip/system_t1/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671293078375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl system_t1:system_t1_u0\|system_t1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"system_t1:system_t1_u0\|system_t1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293078379 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "system_t1:system_t1_u0\|system_t1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst system_t1:system_t1_u0\|system_t1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"system_t1:system_t1_u0\|system_t1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"system_t1:system_t1_u0\|system_t1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "db/ip/system_t1/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293078386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter system_t1:system_t1_u0\|system_t1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"system_t1:system_t1_u0\|system_t1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293078903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl system_t1:system_t1_u0\|system_t1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"system_t1:system_t1_u0\|system_t1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293079020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming system_t1:system_t1_u0\|system_t1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"system_t1:system_t1_u0\|system_t1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "db/ip/system_t1/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293079059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer system_t1:system_t1_u0\|system_t1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"system_t1:system_t1_u0\|system_t1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "db/ip/system_t1/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293079088 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_t1:system_t1_u0\|system_t1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"system_t1:system_t1_u0\|system_t1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "db/ip/system_t1/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293079095 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_t1:system_t1_u0\|system_t1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"system_t1:system_t1_u0\|system_t1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671293079095 ""}  } { { "db/ip/system_t1/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671293079095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming system_t1:system_t1_u0\|system_t1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"system_t1:system_t1_u0\|system_t1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "db/ip/system_t1/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293079098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer system_t1:system_t1_u0\|system_t1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"system_t1:system_t1_u0\|system_t1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "db/ip/system_t1/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293079152 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_t1:system_t1_u0\|system_t1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"system_t1:system_t1_u0\|system_t1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "db/ip/system_t1/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293079158 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_t1:system_t1_u0\|system_t1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"system_t1:system_t1_u0\|system_t1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671293079158 ""}  } { { "db/ip/system_t1/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671293079158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover system_t1:system_t1_u0\|system_t1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"system_t1:system_t1_u0\|system_t1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "db/ip/system_t1/submodules/altera_jtag_streaming.v" "idle_remover" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293079161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter system_t1:system_t1_u0\|system_t1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"system_t1:system_t1_u0\|system_t1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "db/ip/system_t1/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293079168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser system_t1:system_t1_u0\|system_t1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"system_t1:system_t1_u0\|system_t1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "db/ip/system_t1/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293079175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut system_t1:system_t1_u0\|system_t1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"system_t1:system_t1_u0\|system_t1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "db/ip/system_t1/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293079185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut system_t1:system_t1_u0\|system_t1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"system_t1:system_t1_u0\|system_t1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer\"" {  } { { "db/ip/system_t1/submodules/altera_avalon_st_clock_crosser.v" "out_to_in_synchronizer" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_avalon_st_clock_crosser.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293079192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base system_t1:system_t1_u0\|system_t1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"system_t1:system_t1_u0\|system_t1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "db/ip/system_t1/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293079201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser system_t1:system_t1_u0\|system_t1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"system_t1:system_t1_u0\|system_t1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "db/ip/system_t1/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293079209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser system_t1:system_t1_u0\|system_t1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"system_t1:system_t1_u0\|system_t1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "db/ip/system_t1/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293079219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t1_master_0_timing_adt system_t1:system_t1_u0\|system_t1_master_0:master_0\|system_t1_master_0_timing_adt:timing_adt " "Elaborating entity \"system_t1_master_0_timing_adt\" for hierarchy \"system_t1:system_t1_u0\|system_t1_master_0:master_0\|system_t1_master_0_timing_adt:timing_adt\"" {  } { { "db/ip/system_t1/submodules/system_t1_master_0.v" "timing_adt" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_master_0.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293079230 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready system_t1_master_0_timing_adt.sv(82) " "Verilog HDL or VHDL warning at system_t1_master_0_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "db/ip/system_t1/submodules/system_t1_master_0_timing_adt.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_master_0_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1671293079230 "|lect_2|system_t1:system_t1_u0|system_t1_master_0:master_0|system_t1_master_0_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system_t1:system_t1_u0\|system_t1_master_0:master_0\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system_t1:system_t1_u0\|system_t1_master_0:master_0\|altera_avalon_sc_fifo:fifo\"" {  } { { "db/ip/system_t1/submodules/system_t1_master_0.v" "fifo" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_master_0.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293079236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets system_t1:system_t1_u0\|system_t1_master_0:master_0\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"system_t1:system_t1_u0\|system_t1_master_0:master_0\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "db/ip/system_t1/submodules/system_t1_master_0.v" "b2p" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_master_0.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293079252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes system_t1:system_t1_u0\|system_t1_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"system_t1:system_t1_u0\|system_t1_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "db/ip/system_t1/submodules/system_t1_master_0.v" "p2b" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_master_0.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293079262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master system_t1:system_t1_u0\|system_t1_master_0:master_0\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"system_t1:system_t1_u0\|system_t1_master_0:master_0\|altera_avalon_packets_to_master:transacto\"" {  } { { "db/ip/system_t1/submodules/system_t1_master_0.v" "transacto" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_master_0.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293079273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master system_t1:system_t1_u0\|system_t1_master_0:master_0\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"system_t1:system_t1_u0\|system_t1_master_0:master_0\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "db/ip/system_t1/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293079281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t1_master_0_b2p_adapter system_t1:system_t1_u0\|system_t1_master_0:master_0\|system_t1_master_0_b2p_adapter:b2p_adapter " "Elaborating entity \"system_t1_master_0_b2p_adapter\" for hierarchy \"system_t1:system_t1_u0\|system_t1_master_0:master_0\|system_t1_master_0_b2p_adapter:b2p_adapter\"" {  } { { "db/ip/system_t1/submodules/system_t1_master_0.v" "b2p_adapter" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_master_0.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293079318 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel system_t1_master_0_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at system_t1_master_0_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "db/ip/system_t1/submodules/system_t1_master_0_b2p_adapter.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_master_0_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1671293079319 "|lect_2|system_t1:system_t1_u0|system_t1_master_0:master_0|system_t1_master_0_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 system_t1_master_0_b2p_adapter.sv(90) " "Verilog HDL assignment warning at system_t1_master_0_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "db/ip/system_t1/submodules/system_t1_master_0_b2p_adapter.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_master_0_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1671293079319 "|lect_2|system_t1:system_t1_u0|system_t1_master_0:master_0|system_t1_master_0_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t1_master_0_p2b_adapter system_t1:system_t1_u0\|system_t1_master_0:master_0\|system_t1_master_0_p2b_adapter:p2b_adapter " "Elaborating entity \"system_t1_master_0_p2b_adapter\" for hierarchy \"system_t1:system_t1_u0\|system_t1_master_0:master_0\|system_t1_master_0_p2b_adapter:p2b_adapter\"" {  } { { "db/ip/system_t1/submodules/system_t1_master_0.v" "p2b_adapter" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_master_0.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293079325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller system_t1:system_t1_u0\|system_t1_master_0:master_0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"system_t1:system_t1_u0\|system_t1_master_0:master_0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/system_t1/submodules/system_t1_master_0.v" "rst_controller" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_master_0.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293079331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer system_t1:system_t1_u0\|system_t1_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"system_t1:system_t1_u0\|system_t1_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/system_t1/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293079338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer system_t1:system_t1_u0\|system_t1_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"system_t1:system_t1_u0\|system_t1_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/system_t1/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293079346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t1_nios2_gen2_0 system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"system_t1_nios2_gen2_0\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\"" {  } { { "db/ip/system_t1/system_t1.v" "nios2_gen2_0" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/system_t1.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293079353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t1_nios2_gen2_0_cpu system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu " "Elaborating entity \"system_t1_nios2_gen2_0_cpu\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\"" {  } { { "db/ip/system_t1/submodules/system_t1_nios2_gen2_0.v" "cpu" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293079390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t1_nios2_gen2_0_cpu_test_bench system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_test_bench:the_system_t1_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"system_t1_nios2_gen2_0_cpu_test_bench\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_test_bench:the_system_t1_nios2_gen2_0_cpu_test_bench\"" {  } { { "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" "the_system_t1_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" 6429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293079747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t1_nios2_gen2_0_cpu_ic_data_module system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_ic_data_module:system_t1_nios2_gen2_0_cpu_ic_data " "Elaborating entity \"system_t1_nios2_gen2_0_cpu_ic_data_module\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_ic_data_module:system_t1_nios2_gen2_0_cpu_ic_data\"" {  } { { "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" "system_t1_nios2_gen2_0_cpu_ic_data" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" 7431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293079786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_ic_data_module:system_t1_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_ic_data_module:system_t1_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293079878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/altsyncram_cjd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293079946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293079946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_ic_data_module:system_t1_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_ic_data_module:system_t1_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293079949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t1_nios2_gen2_0_cpu_ic_tag_module system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_ic_tag_module:system_t1_nios2_gen2_0_cpu_ic_tag " "Elaborating entity \"system_t1_nios2_gen2_0_cpu_ic_tag_module\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_ic_tag_module:system_t1_nios2_gen2_0_cpu_ic_tag\"" {  } { { "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" "system_t1_nios2_gen2_0_cpu_ic_tag" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" 7497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293080004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_ic_tag_module:system_t1_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_ic_tag_module:system_t1_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293080029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3ad1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3ad1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3ad1 " "Found entity 1: altsyncram_3ad1" {  } { { "db/altsyncram_3ad1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/altsyncram_3ad1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293080087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293080087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3ad1 system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_ic_tag_module:system_t1_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_3ad1:auto_generated " "Elaborating entity \"altsyncram_3ad1\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_ic_tag_module:system_t1_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_3ad1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293080090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t1_nios2_gen2_0_cpu_bht_module system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_bht_module:system_t1_nios2_gen2_0_cpu_bht " "Elaborating entity \"system_t1_nios2_gen2_0_cpu_bht_module\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_bht_module:system_t1_nios2_gen2_0_cpu_bht\"" {  } { { "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" "system_t1_nios2_gen2_0_cpu_bht" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" 7695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293080131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_bht_module:system_t1_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_bht_module:system_t1_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293080146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_97d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_97d1 " "Found entity 1: altsyncram_97d1" {  } { { "db/altsyncram_97d1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/altsyncram_97d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293080204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293080204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_97d1 system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_bht_module:system_t1_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated " "Elaborating entity \"altsyncram_97d1\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_bht_module:system_t1_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_97d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293080207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t1_nios2_gen2_0_cpu_register_bank_a_module system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_register_bank_a_module:system_t1_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"system_t1_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_register_bank_a_module:system_t1_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" "system_t1_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" 8664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293080248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_register_bank_a_module:system_t1_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_register_bank_a_module:system_t1_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293080263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fic1 " "Found entity 1: altsyncram_fic1" {  } { { "db/altsyncram_fic1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/altsyncram_fic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293080325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293080325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fic1 system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_register_bank_a_module:system_t1_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated " "Elaborating entity \"altsyncram_fic1\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_register_bank_a_module:system_t1_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_fic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293080329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t1_nios2_gen2_0_cpu_register_bank_b_module system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_register_bank_b_module:system_t1_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"system_t1_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_register_bank_b_module:system_t1_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" "system_t1_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" 8682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293080373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t1_nios2_gen2_0_cpu_mult_cell system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell " "Elaborating entity \"system_t1_nios2_gen2_0_cpu_mult_cell\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\"" {  } { { "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" "the_system_t1_nios2_gen2_0_cpu_mult_cell" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" 9301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293080401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu_mult_cell.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293080439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_udu2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_udu2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_udu2 " "Found entity 1: altera_mult_add_udu2" {  } { { "db/altera_mult_add_udu2.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/altera_mult_add_udu2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293080496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293080496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_udu2 system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated " "Elaborating entity \"altera_mult_add_udu2\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293080500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_udu2.v" "altera_mult_add_rtl1" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/altera_mult_add_udu2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293080568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293080619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293080639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293080657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293080694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293080797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293080816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293080854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293080892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293080911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293080929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293080968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293081235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293081314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293081331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293081361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293081381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293081418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293081454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2 " "Elaborating entity \"altera_mult_add\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\"" {  } { { "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu_mult_cell.v" "the_altmult_add_p2" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu_mult_cell.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293081482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_eou2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_eou2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_eou2 " "Found entity 1: altera_mult_add_eou2" {  } { { "db/altera_mult_add_eou2.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/altera_mult_add_eou2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293081536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293081536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_eou2 system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated " "Elaborating entity \"altera_mult_add_eou2\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293081540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_eou2.v" "altera_mult_add_rtl1" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/altera_mult_add_eou2.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293081562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\"" {  } { { "altera_mult_add_rtl.v" "datab_split" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293081688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datab_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293081735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293081773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293081823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293081859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293081878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293081932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293082200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_signed_extension_function:mult_input_b_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_signed_extension_function:mult_input_b_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "mult_input_b_ext_block_0" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293082251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3 " "Elaborating entity \"altera_mult_add\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\"" {  } { { "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu_mult_cell.v" "the_altmult_add_p3" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu_mult_cell.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293082397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_dou2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_dou2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_dou2 " "Found entity 1: altera_mult_add_dou2" {  } { { "db/altera_mult_add_dou2.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/altera_mult_add_dou2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293082451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293082451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_dou2 system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated " "Elaborating entity \"altera_mult_add_dou2\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293082456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_dou2.v" "altera_mult_add_rtl1" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/altera_mult_add_dou2.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293082477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293082742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293082763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293082780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293082821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293083095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4 " "Elaborating entity \"altera_mult_add\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\"" {  } { { "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu_mult_cell.v" "the_altmult_add_p4" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu_mult_cell.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293083298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_t2v2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_t2v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_t2v2 " "Found entity 1: altera_mult_add_t2v2" {  } { { "db/altera_mult_add_t2v2.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/altera_mult_add_t2v2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293083354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293083354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_t2v2 system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_t2v2:auto_generated " "Elaborating entity \"altera_mult_add_t2v2\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_t2v2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293083358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_t2v2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_t2v2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_t2v2.v" "altera_mult_add_rtl1" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/altera_mult_add_t2v2.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293083379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_t2v2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_t2v2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293083669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_t2v2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_t2v2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293084008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t1_nios2_gen2_0_cpu_dc_tag_module system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_dc_tag_module:system_t1_nios2_gen2_0_cpu_dc_tag " "Elaborating entity \"system_t1_nios2_gen2_0_cpu_dc_tag_module\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_dc_tag_module:system_t1_nios2_gen2_0_cpu_dc_tag\"" {  } { { "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" "system_t1_nios2_gen2_0_cpu_dc_tag" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" 9931 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293084215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_dc_tag_module:system_t1_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_dc_tag_module:system_t1_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293084229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tfc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tfc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tfc1 " "Found entity 1: altsyncram_tfc1" {  } { { "db/altsyncram_tfc1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/altsyncram_tfc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293084288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293084288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tfc1 system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_dc_tag_module:system_t1_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_tfc1:auto_generated " "Elaborating entity \"altsyncram_tfc1\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_dc_tag_module:system_t1_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_tfc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293084291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t1_nios2_gen2_0_cpu_dc_data_module system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_dc_data_module:system_t1_nios2_gen2_0_cpu_dc_data " "Elaborating entity \"system_t1_nios2_gen2_0_cpu_dc_data_module\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_dc_data_module:system_t1_nios2_gen2_0_cpu_dc_data\"" {  } { { "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" "system_t1_nios2_gen2_0_cpu_dc_data" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" 9997 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293084330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_dc_data_module:system_t1_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_dc_data_module:system_t1_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293084346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kdf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kdf1 " "Found entity 1: altsyncram_kdf1" {  } { { "db/altsyncram_kdf1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/altsyncram_kdf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293084405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293084405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kdf1 system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_dc_data_module:system_t1_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated " "Elaborating entity \"altsyncram_kdf1\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_dc_data_module:system_t1_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_kdf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293084408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t1_nios2_gen2_0_cpu_dc_victim_module system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_dc_victim_module:system_t1_nios2_gen2_0_cpu_dc_victim " "Elaborating entity \"system_t1_nios2_gen2_0_cpu_dc_victim_module\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_dc_victim_module:system_t1_nios2_gen2_0_cpu_dc_victim\"" {  } { { "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" "system_t1_nios2_gen2_0_cpu_dc_victim" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" 10109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293084454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_dc_victim_module:system_t1_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_dc_victim_module:system_t1_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293084470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/altsyncram_r3d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293084531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293084531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_dc_victim_module:system_t1_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_dc_victim_module:system_t1_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293084535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t1_nios2_gen2_0_cpu_nios2_oci system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"system_t1_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" "the_system_t1_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" 10836 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293084578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t1_nios2_gen2_0_cpu_nios2_oci_debug system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci\|system_t1_nios2_gen2_0_cpu_nios2_oci_debug:the_system_t1_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"system_t1_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci\|system_t1_nios2_gen2_0_cpu_nios2_oci_debug:the_system_t1_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" "the_system_t1_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" 3449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293084633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci\|system_t1_nios2_gen2_0_cpu_nios2_oci_debug:the_system_t1_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci\|system_t1_nios2_gen2_0_cpu_nios2_oci_debug:the_system_t1_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293084649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t1_nios2_gen2_0_cpu_nios2_oci_break system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci\|system_t1_nios2_gen2_0_cpu_nios2_oci_break:the_system_t1_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"system_t1_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci\|system_t1_nios2_gen2_0_cpu_nios2_oci_break:the_system_t1_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" "the_system_t1_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" 3481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293084683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t1_nios2_gen2_0_cpu_nios2_oci_xbrk system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci\|system_t1_nios2_gen2_0_cpu_nios2_oci_xbrk:the_system_t1_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"system_t1_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci\|system_t1_nios2_gen2_0_cpu_nios2_oci_xbrk:the_system_t1_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" "the_system_t1_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" 3506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293084772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t1_nios2_gen2_0_cpu_nios2_oci_dbrk system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci\|system_t1_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system_t1_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"system_t1_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci\|system_t1_nios2_gen2_0_cpu_nios2_oci_dbrk:the_system_t1_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" "the_system_t1_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" 3533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293084811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t1_nios2_gen2_0_cpu_nios2_oci_itrace system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci\|system_t1_nios2_gen2_0_cpu_nios2_oci_itrace:the_system_t1_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"system_t1_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci\|system_t1_nios2_gen2_0_cpu_nios2_oci_itrace:the_system_t1_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" "the_system_t1_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" 3572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293084846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t1_nios2_gen2_0_cpu_nios2_oci_dtrace system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci\|system_t1_nios2_gen2_0_cpu_nios2_oci_dtrace:the_system_t1_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"system_t1_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci\|system_t1_nios2_gen2_0_cpu_nios2_oci_dtrace:the_system_t1_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" "the_system_t1_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" 3587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293084946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t1_nios2_gen2_0_cpu_nios2_oci_td_mode system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci\|system_t1_nios2_gen2_0_cpu_nios2_oci_dtrace:the_system_t1_nios2_gen2_0_cpu_nios2_oci_dtrace\|system_t1_nios2_gen2_0_cpu_nios2_oci_td_mode:system_t1_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"system_t1_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci\|system_t1_nios2_gen2_0_cpu_nios2_oci_dtrace:the_system_t1_nios2_gen2_0_cpu_nios2_oci_dtrace\|system_t1_nios2_gen2_0_cpu_nios2_oci_td_mode:system_t1_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" "system_t1_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" 1978 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293085016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t1_nios2_gen2_0_cpu_nios2_oci_fifo system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci\|system_t1_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_t1_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"system_t1_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci\|system_t1_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_t1_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" "the_system_t1_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" 3602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293085046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci\|system_t1_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_t1_nios2_gen2_0_cpu_nios2_oci_fifo\|system_t1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_system_t1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"system_t1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci\|system_t1_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_t1_nios2_gen2_0_cpu_nios2_oci_fifo\|system_t1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_system_t1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" "the_system_t1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" 2291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293085103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci\|system_t1_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_t1_nios2_gen2_0_cpu_nios2_oci_fifo\|system_t1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_system_t1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"system_t1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci\|system_t1_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_t1_nios2_gen2_0_cpu_nios2_oci_fifo\|system_t1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_system_t1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" "the_system_t1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" 2300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293085132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci\|system_t1_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_t1_nios2_gen2_0_cpu_nios2_oci_fifo\|system_t1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_system_t1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"system_t1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci\|system_t1_nios2_gen2_0_cpu_nios2_oci_fifo:the_system_t1_nios2_gen2_0_cpu_nios2_oci_fifo\|system_t1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_system_t1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" "the_system_t1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" 2309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293085162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t1_nios2_gen2_0_cpu_nios2_oci_pib system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci\|system_t1_nios2_gen2_0_cpu_nios2_oci_pib:the_system_t1_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"system_t1_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci\|system_t1_nios2_gen2_0_cpu_nios2_oci_pib:the_system_t1_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" "the_system_t1_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" 3607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293085195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t1_nios2_gen2_0_cpu_nios2_oci_im system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci\|system_t1_nios2_gen2_0_cpu_nios2_oci_im:the_system_t1_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"system_t1_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci\|system_t1_nios2_gen2_0_cpu_nios2_oci_im:the_system_t1_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" "the_system_t1_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" 3628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293085225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t1_nios2_gen2_0_cpu_traceram_lpm_dram_sdp_component_module system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci\|system_t1_nios2_gen2_0_cpu_nios2_oci_im:the_system_t1_nios2_gen2_0_cpu_nios2_oci_im\|system_t1_nios2_gen2_0_cpu_traceram_lpm_dram_sdp_component_module:system_t1_nios2_gen2_0_cpu_traceram_lpm_dram_sdp_component " "Elaborating entity \"system_t1_nios2_gen2_0_cpu_traceram_lpm_dram_sdp_component_module\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci\|system_t1_nios2_gen2_0_cpu_nios2_oci_im:the_system_t1_nios2_gen2_0_cpu_nios2_oci_im\|system_t1_nios2_gen2_0_cpu_traceram_lpm_dram_sdp_component_module:system_t1_nios2_gen2_0_cpu_traceram_lpm_dram_sdp_component\"" {  } { { "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" "system_t1_nios2_gen2_0_cpu_traceram_lpm_dram_sdp_component" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" 2856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293085267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci\|system_t1_nios2_gen2_0_cpu_nios2_oci_im:the_system_t1_nios2_gen2_0_cpu_nios2_oci_im\|system_t1_nios2_gen2_0_cpu_traceram_lpm_dram_sdp_component_module:system_t1_nios2_gen2_0_cpu_traceram_lpm_dram_sdp_component\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci\|system_t1_nios2_gen2_0_cpu_nios2_oci_im:the_system_t1_nios2_gen2_0_cpu_nios2_oci_im\|system_t1_nios2_gen2_0_cpu_traceram_lpm_dram_sdp_component_module:system_t1_nios2_gen2_0_cpu_traceram_lpm_dram_sdp_component\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" 2718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293085283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7mc1 " "Found entity 1: altsyncram_7mc1" {  } { { "db/altsyncram_7mc1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/altsyncram_7mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293085346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293085346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7mc1 system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci\|system_t1_nios2_gen2_0_cpu_nios2_oci_im:the_system_t1_nios2_gen2_0_cpu_nios2_oci_im\|system_t1_nios2_gen2_0_cpu_traceram_lpm_dram_sdp_component_module:system_t1_nios2_gen2_0_cpu_traceram_lpm_dram_sdp_component\|altsyncram:the_altsyncram\|altsyncram_7mc1:auto_generated " "Elaborating entity \"altsyncram_7mc1\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci\|system_t1_nios2_gen2_0_cpu_nios2_oci_im:the_system_t1_nios2_gen2_0_cpu_nios2_oci_im\|system_t1_nios2_gen2_0_cpu_traceram_lpm_dram_sdp_component_module:system_t1_nios2_gen2_0_cpu_traceram_lpm_dram_sdp_component\|altsyncram:the_altsyncram\|altsyncram_7mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293085349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t1_nios2_gen2_0_cpu_nios2_avalon_reg system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci\|system_t1_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t1_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"system_t1_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci\|system_t1_nios2_gen2_0_cpu_nios2_avalon_reg:the_system_t1_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" "the_system_t1_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" 3647 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293085396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t1_nios2_gen2_0_cpu_nios2_ocimem system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci\|system_t1_nios2_gen2_0_cpu_nios2_ocimem:the_system_t1_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"system_t1_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci\|system_t1_nios2_gen2_0_cpu_nios2_ocimem:the_system_t1_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" "the_system_t1_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" 3667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293085432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t1_nios2_gen2_0_cpu_ociram_sp_ram_module system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci\|system_t1_nios2_gen2_0_cpu_nios2_ocimem:the_system_t1_nios2_gen2_0_cpu_nios2_ocimem\|system_t1_nios2_gen2_0_cpu_ociram_sp_ram_module:system_t1_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"system_t1_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci\|system_t1_nios2_gen2_0_cpu_nios2_ocimem:the_system_t1_nios2_gen2_0_cpu_nios2_ocimem\|system_t1_nios2_gen2_0_cpu_ociram_sp_ram_module:system_t1_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" "system_t1_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" 3196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293085485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci\|system_t1_nios2_gen2_0_cpu_nios2_ocimem:the_system_t1_nios2_gen2_0_cpu_nios2_ocimem\|system_t1_nios2_gen2_0_cpu_ociram_sp_ram_module:system_t1_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci\|system_t1_nios2_gen2_0_cpu_nios2_ocimem:the_system_t1_nios2_gen2_0_cpu_nios2_ocimem\|system_t1_nios2_gen2_0_cpu_ociram_sp_ram_module:system_t1_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" 3020 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293085500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293085559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293085559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci\|system_t1_nios2_gen2_0_cpu_nios2_ocimem:the_system_t1_nios2_gen2_0_cpu_nios2_ocimem\|system_t1_nios2_gen2_0_cpu_ociram_sp_ram_module:system_t1_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci\|system_t1_nios2_gen2_0_cpu_nios2_ocimem:the_system_t1_nios2_gen2_0_cpu_nios2_ocimem\|system_t1_nios2_gen2_0_cpu_ociram_sp_ram_module:system_t1_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293085562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t1_nios2_gen2_0_cpu_debug_slave_wrapper system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci\|system_t1_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t1_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"system_t1_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci\|system_t1_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t1_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" "the_system_t1_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" 3772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293085583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t1_nios2_gen2_0_cpu_debug_slave_tck system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci\|system_t1_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t1_nios2_gen2_0_cpu_debug_slave_wrapper\|system_t1_nios2_gen2_0_cpu_debug_slave_tck:the_system_t1_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"system_t1_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci\|system_t1_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t1_nios2_gen2_0_cpu_debug_slave_wrapper\|system_t1_nios2_gen2_0_cpu_debug_slave_tck:the_system_t1_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_system_t1_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu_debug_slave_wrapper.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293085594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t1_nios2_gen2_0_cpu_debug_slave_sysclk system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci\|system_t1_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t1_nios2_gen2_0_cpu_debug_slave_wrapper\|system_t1_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_t1_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"system_t1_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci\|system_t1_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t1_nios2_gen2_0_cpu_debug_slave_wrapper\|system_t1_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_t1_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_system_t1_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu_debug_slave_wrapper.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293085631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci\|system_t1_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_t1_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci\|system_t1_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_t1_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu_debug_slave_wrapper.v" "system_t1_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu_debug_slave_wrapper.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293085674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci\|system_t1_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_t1_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci\|system_t1_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_t1_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293085683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci\|system_t1_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_t1_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci\|system_t1_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_t1_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293085694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci\|system_t1_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_t1_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci\|system_t1_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_t1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:system_t1_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293085706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t1_onchip_memory2_0 system_t1:system_t1_u0\|system_t1_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"system_t1_onchip_memory2_0\" for hierarchy \"system_t1:system_t1_u0\|system_t1_onchip_memory2_0:onchip_memory2_0\"" {  } { { "db/ip/system_t1/system_t1.v" "onchip_memory2_0" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/system_t1.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293085719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system_t1:system_t1_u0\|system_t1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"system_t1:system_t1_u0\|system_t1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system_t1/submodules/system_t1_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293085736 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_t1:system_t1_u0\|system_t1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"system_t1:system_t1_u0\|system_t1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/system_t1/submodules/system_t1_onchip_memory2_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293085748 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_t1:system_t1_u0\|system_t1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"system_t1:system_t1_u0\|system_t1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671293085748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file system_t1_onchip_memory2_0.hex " "Parameter \"init_file\" = \"system_t1_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671293085748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671293085748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671293085748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671293085748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671293085748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671293085748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671293085748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671293085748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671293085748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671293085748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671293085748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671293085748 ""}  } { { "db/ip/system_t1/submodules/system_t1_onchip_memory2_0.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671293085748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9bh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9bh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9bh1 " "Found entity 1: altsyncram_9bh1" {  } { { "db/altsyncram_9bh1.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/altsyncram_9bh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293085797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293085797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9bh1 system_t1:system_t1_u0\|system_t1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_9bh1:auto_generated " "Elaborating entity \"altsyncram_9bh1\" for hierarchy \"system_t1:system_t1_u0\|system_t1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_9bh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293085801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t1_mm_interconnect_0 system_t1:system_t1_u0\|system_t1_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"system_t1_mm_interconnect_0\" for hierarchy \"system_t1:system_t1_u0\|system_t1_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/system_t1/system_t1.v" "mm_interconnect_0" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/system_t1.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293086022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system_t1:system_t1_u0\|system_t1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system_t1:system_t1_u0\|system_t1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "db/ip/system_t1/submodules/system_t1_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0.v" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293086129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system_t1:system_t1_u0\|system_t1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system_t1:system_t1_u0\|system_t1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "db/ip/system_t1/submodules/system_t1_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0.v" 453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293086143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator system_t1:system_t1_u0\|system_t1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:master_0_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"system_t1:system_t1_u0\|system_t1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:master_0_master_translator\"" {  } { { "db/ip/system_t1/submodules/system_t1_mm_interconnect_0.v" "master_0_master_translator" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0.v" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293086155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system_t1:system_t1_u0\|system_t1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system_t1:system_t1_u0\|system_t1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "db/ip/system_t1/submodules/system_t1_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0.v" 577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293086167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator system_t1:system_t1_u0\|system_t1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"system_t1:system_t1_u0\|system_t1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "db/ip/system_t1/submodules/system_t1_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0.v" 641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293086181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system_t1:system_t1_u0\|system_t1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system_t1:system_t1_u0\|system_t1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "db/ip/system_t1/submodules/system_t1_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0.v" 722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293086193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system_t1:system_t1_u0\|system_t1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system_t1:system_t1_u0\|system_t1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "db/ip/system_t1/submodules/system_t1_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0.v" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293086204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent system_t1:system_t1_u0\|system_t1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_0_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"system_t1:system_t1_u0\|system_t1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_0_master_agent\"" {  } { { "db/ip/system_t1/submodules/system_t1_mm_interconnect_0.v" "master_0_master_agent" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0.v" 884 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293086215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent system_t1:system_t1_u0\|system_t1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"system_t1:system_t1_u0\|system_t1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\"" {  } { { "db/ip/system_t1/submodules/system_t1_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_agent" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0.v" 968 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293086227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor system_t1:system_t1_u0\|system_t1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"system_t1:system_t1_u0\|system_t1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/system_t1/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293086245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo system_t1:system_t1_u0\|system_t1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"system_t1:system_t1_u0\|system_t1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo\"" {  } { { "db/ip/system_t1/submodules/system_t1_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0.v" 1009 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293086261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t1_mm_interconnect_0_router system_t1:system_t1_u0\|system_t1_mm_interconnect_0:mm_interconnect_0\|system_t1_mm_interconnect_0_router:router " "Elaborating entity \"system_t1_mm_interconnect_0_router\" for hierarchy \"system_t1:system_t1_u0\|system_t1_mm_interconnect_0:mm_interconnect_0\|system_t1_mm_interconnect_0_router:router\"" {  } { { "db/ip/system_t1/submodules/system_t1_mm_interconnect_0.v" "router" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0.v" 1150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293086301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t1_mm_interconnect_0_router_default_decode system_t1:system_t1_u0\|system_t1_mm_interconnect_0:mm_interconnect_0\|system_t1_mm_interconnect_0_router:router\|system_t1_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"system_t1_mm_interconnect_0_router_default_decode\" for hierarchy \"system_t1:system_t1_u0\|system_t1_mm_interconnect_0:mm_interconnect_0\|system_t1_mm_interconnect_0_router:router\|system_t1_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/system_t1/submodules/system_t1_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293086316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t1_mm_interconnect_0_router_003 system_t1:system_t1_u0\|system_t1_mm_interconnect_0:mm_interconnect_0\|system_t1_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"system_t1_mm_interconnect_0_router_003\" for hierarchy \"system_t1:system_t1_u0\|system_t1_mm_interconnect_0:mm_interconnect_0\|system_t1_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/system_t1/submodules/system_t1_mm_interconnect_0.v" "router_003" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0.v" 1198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293086332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t1_mm_interconnect_0_router_003_default_decode system_t1:system_t1_u0\|system_t1_mm_interconnect_0:mm_interconnect_0\|system_t1_mm_interconnect_0_router_003:router_003\|system_t1_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"system_t1_mm_interconnect_0_router_003_default_decode\" for hierarchy \"system_t1:system_t1_u0\|system_t1_mm_interconnect_0:mm_interconnect_0\|system_t1_mm_interconnect_0_router_003:router_003\|system_t1_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/system_t1/submodules/system_t1_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293086341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter system_t1:system_t1_u0\|system_t1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"system_t1:system_t1_u0\|system_t1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter\"" {  } { { "db/ip/system_t1/submodules/system_t1_mm_interconnect_0.v" "nios2_gen2_0_data_master_limiter" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0.v" 1264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293086352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t1_mm_interconnect_0_cmd_demux system_t1:system_t1_u0\|system_t1_mm_interconnect_0:mm_interconnect_0\|system_t1_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"system_t1_mm_interconnect_0_cmd_demux\" for hierarchy \"system_t1:system_t1_u0\|system_t1_mm_interconnect_0:mm_interconnect_0\|system_t1_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/system_t1/submodules/system_t1_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0.v" 1387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293086370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t1_mm_interconnect_0_cmd_mux system_t1:system_t1_u0\|system_t1_mm_interconnect_0:mm_interconnect_0\|system_t1_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"system_t1_mm_interconnect_0_cmd_mux\" for hierarchy \"system_t1:system_t1_u0\|system_t1_mm_interconnect_0:mm_interconnect_0\|system_t1_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/system_t1/submodules/system_t1_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0.v" 1462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293086385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system_t1:system_t1_u0\|system_t1_mm_interconnect_0:mm_interconnect_0\|system_t1_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system_t1:system_t1_u0\|system_t1_mm_interconnect_0:mm_interconnect_0\|system_t1_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/system_t1/submodules/system_t1_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0_cmd_mux.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293086406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system_t1:system_t1_u0\|system_t1_mm_interconnect_0:mm_interconnect_0\|system_t1_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system_t1:system_t1_u0\|system_t1_mm_interconnect_0:mm_interconnect_0\|system_t1_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/system_t1/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293086413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t1_mm_interconnect_0_rsp_demux system_t1:system_t1_u0\|system_t1_mm_interconnect_0:mm_interconnect_0\|system_t1_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"system_t1_mm_interconnect_0_rsp_demux\" for hierarchy \"system_t1:system_t1_u0\|system_t1_mm_interconnect_0:mm_interconnect_0\|system_t1_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/system_t1/submodules/system_t1_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0.v" 1520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293086426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t1_mm_interconnect_0_rsp_mux system_t1:system_t1_u0\|system_t1_mm_interconnect_0:mm_interconnect_0\|system_t1_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"system_t1_mm_interconnect_0_rsp_mux\" for hierarchy \"system_t1:system_t1_u0\|system_t1_mm_interconnect_0:mm_interconnect_0\|system_t1_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/system_t1/submodules/system_t1_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0.v" 1572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293086441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator system_t1:system_t1_u0\|system_t1_mm_interconnect_0:mm_interconnect_0\|system_t1_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"system_t1:system_t1_u0\|system_t1_mm_interconnect_0:mm_interconnect_0\|system_t1_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/system_t1/submodules/system_t1_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293086454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder system_t1:system_t1_u0\|system_t1_mm_interconnect_0:mm_interconnect_0\|system_t1_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"system_t1:system_t1_u0\|system_t1_mm_interconnect_0:mm_interconnect_0\|system_t1_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/system_t1/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293086460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t1_mm_interconnect_0_avalon_st_adapter system_t1:system_t1_u0\|system_t1_mm_interconnect_0:mm_interconnect_0\|system_t1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"system_t1_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"system_t1:system_t1_u0\|system_t1_mm_interconnect_0:mm_interconnect_0\|system_t1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/system_t1/submodules/system_t1_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0.v" 1647 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293086478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t1_mm_interconnect_0_avalon_st_adapter_error_adapter_0 system_t1:system_t1_u0\|system_t1_mm_interconnect_0:mm_interconnect_0\|system_t1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|system_t1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"system_t1_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"system_t1:system_t1_u0\|system_t1_mm_interconnect_0:mm_interconnect_0\|system_t1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|system_t1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/system_t1/submodules/system_t1_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293086486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_t1_irq_mapper system_t1:system_t1_u0\|system_t1_irq_mapper:irq_mapper " "Elaborating entity \"system_t1_irq_mapper\" for hierarchy \"system_t1:system_t1_u0\|system_t1_irq_mapper:irq_mapper\"" {  } { { "db/ip/system_t1/system_t1.v" "irq_mapper" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/system_t1.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293086499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller system_t1:system_t1_u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"system_t1:system_t1_u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/system_t1/system_t1.v" "rst_controller" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/system_t1.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293086506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller system_t1:system_t1_u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"system_t1:system_t1_u0\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/system_t1/system_t1.v" "rst_controller_001" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/system_t1.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293086513 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "rdaddress system_t1_nios2_gen2_0_cpu_traceram_lpm_dram_sdp_component 17 7 " "Port \"rdaddress\" on the entity instantiation of \"system_t1_nios2_gen2_0_cpu_traceram_lpm_dram_sdp_component\" is connected to a signal of width 17. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" "system_t1_nios2_gen2_0_cpu_traceram_lpm_dram_sdp_component" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" 2856 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1671293087321 "|lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_oci_im:the_system_t1_nios2_gen2_0_cpu_nios2_oci_im|system_t1_nios2_gen2_0_cpu_traceram_lpm_dram_sdp_component_module:system_t1_nios2_gen2_0_cpu_traceram_lpm_dram_sdp_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_system_t1_nios2_gen2_0_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_system_t1_nios2_gen2_0_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" "the_system_t1_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" 3572 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1671293087323 "|lect_2|system_t1:system_t1_u0|system_t1_nios2_gen2_0:nios2_gen2_0|system_t1_nios2_gen2_0_cpu:cpu|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci|system_t1_nios2_gen2_0_cpu_nios2_oci_itrace:the_system_t1_nios2_gen2_0_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1671293087952 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.12.17.20:04:51 Progress: Loading sld5486faf8/alt_sld_fab_wrapper_hw.tcl " "2022.12.17.20:04:51 Progress: Loading sld5486faf8/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293091881 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293094376 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293094504 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293097132 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293097206 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293097289 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293097386 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293097390 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293097391 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1671293098084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5486faf8/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5486faf8/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld5486faf8/alt_sld_fab.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/sld5486faf8/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293098272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293098272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5486faf8/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5486faf8/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld5486faf8/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/sld5486faf8/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293098357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293098357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5486faf8/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5486faf8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld5486faf8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/sld5486faf8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293098363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293098363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5486faf8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5486faf8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld5486faf8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/sld5486faf8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293098419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293098419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5486faf8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld5486faf8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld5486faf8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/sld5486faf8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293098495 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld5486faf8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/sld5486faf8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293098495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293098495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld5486faf8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld5486faf8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld5486faf8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/sld5486faf8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293098559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293098559 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1671293103090 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1671293103090 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1671293103090 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_t2v2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_t2v2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1671293103090 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1671293103090 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293103169 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_udu2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671293103169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671293103169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671293103169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671293103169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671293103169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671293103169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671293103169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671293103169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671293103169 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671293103169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/mult_jp01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671293103217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293103217 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293103257 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_eou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671293103257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671293103257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671293103257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671293103257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671293103257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671293103257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671293103257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671293103257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671293103257 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671293103257 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293103290 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_dou2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671293103290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671293103290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671293103290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671293103290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671293103290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671293103290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671293103290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671293103290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671293103290 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671293103290 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_t2v2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_t2v2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293103323 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_t2v2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_mult_cell:the_system_t1_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p4\|altera_mult_add_t2v2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671293103323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671293103323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671293103323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671293103323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671293103323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671293103323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671293103323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671293103323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671293103323 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671293103323 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1671293104007 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1671293104007 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1671293104046 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1671293104046 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1671293104046 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1671293104046 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1671293104046 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1671293104061 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/system_t1/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" 8101 -1 0 } } { "db/ip/system_t1/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "db/ip/system_t1/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_avalon_st_packets_to_bytes.v" 178 -1 0 } } { "db/ip/system_t1/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" 6351 -1 0 } } { "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" 4439 -1 0 } } { "db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.v" 6257 -1 0 } } { "db/ip/system_t1/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1671293104222 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1671293104223 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293106830 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "39 " "39 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1671293109504 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293109764 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/output_files/lect_2.map.smsg " "Generated suppressed messages file C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/output_files/lect_2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293110378 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1671293111962 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671293111962 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6545 " "Implemented 6545 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1671293112485 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1671293112485 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6252 " "Implemented 6252 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1671293112485 ""} { "Info" "ICUT_CUT_TM_RAMS" "279 " "Implemented 279 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1671293112485 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1671293112485 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1671293112485 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5017 " "Peak virtual memory: 5017 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1671293112538 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 17 19:05:12 2022 " "Processing ended: Sat Dec 17 19:05:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1671293112538 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:11 " "Elapsed time: 00:01:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1671293112538 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:51 " "Total CPU time (on all processors): 00:01:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1671293112538 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1671293112538 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1671293113783 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1671293113788 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 17 19:05:13 2022 " "Processing started: Sat Dec 17 19:05:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1671293113788 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1671293113788 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lect_2 -c lect_2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lect_2 -c lect_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1671293113788 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1671293113900 ""}
{ "Info" "0" "" "Project  = lect_2" {  } {  } 0 0 "Project  = lect_2" 0 0 "Fitter" 0 0 1671293113900 ""}
{ "Info" "0" "" "Revision = lect_2" {  } {  } 0 0 "Revision = lect_2" 0 0 "Fitter" 0 0 1671293113900 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1671293114051 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1671293114051 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lect_2 EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"lect_2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1671293114091 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1671293114134 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1671293114134 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1671293114290 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1671293114306 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1671293114708 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1671293114708 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1671293114708 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1671293114708 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/" { { 0 { 0 ""} 0 16424 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1671293114733 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/" { { 0 { 0 ""} 0 16426 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1671293114733 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/" { { 0 { 0 ""} 0 16428 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1671293114733 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/" { { 0 { 0 ""} 0 16430 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1671293114733 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/" { { 0 { 0 ""} 0 16432 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1671293114733 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1671293114733 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1671293114832 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1671293115763 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1671293115763 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1671293115763 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1671293115763 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1671293115763 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1671293115763 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1671293115763 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1671293115763 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1671293115763 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1671293115763 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1671293115763 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1671293115763 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1671293115763 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1671293115763 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1671293115763 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1671293115763 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1671293115763 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1671293115763 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1671293115763 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1671293115821 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1671293115826 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1671293115836 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_t1_nios2_gen2_0_cpu.sdc 62 *system_t1_nios2_gen2_0_cpu:*\|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci\|system_t1_nios2_gen2_0_cpu_nios2_oci_im:the_system_t1_nios2_gen2_0_cpu_nios2_oci_im\|system_t1_nios2_gen2_0_cpu_traceram_lpm_dram_bdp_component_module:system_t1_nios2_gen2_0_cpu_traceram_lpm_dram_bdp_component*address* keeper " "Ignored filter at system_t1_nios2_gen2_0_cpu.sdc(62): *system_t1_nios2_gen2_0_cpu:*\|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci\|system_t1_nios2_gen2_0_cpu_nios2_oci_im:the_system_t1_nios2_gen2_0_cpu_nios2_oci_im\|system_t1_nios2_gen2_0_cpu_traceram_lpm_dram_bdp_component_module:system_t1_nios2_gen2_0_cpu_traceram_lpm_dram_bdp_component*address* could not be matched with a keeper" {  } { { "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1671293115881 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_t1_nios2_gen2_0_cpu.sdc 62 Argument <from> is an empty collection " "Ignored set_false_path at system_t1_nios2_gen2_0_cpu.sdc(62): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$system_t1_nios2_gen2_0_cpu_traceram_path*address*\] -to \[get_keepers *\$system_t1_nios2_gen2_0_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$system_t1_nios2_gen2_0_cpu_traceram_path*address*\] -to \[get_keepers *\$system_t1_nios2_gen2_0_cpu_jtag_sr*\]" {  } { { "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1671293115882 ""}  } { { "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1671293115882 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_t1_nios2_gen2_0_cpu.sdc 63 *system_t1_nios2_gen2_0_cpu:*\|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci\|system_t1_nios2_gen2_0_cpu_nios2_oci_im:the_system_t1_nios2_gen2_0_cpu_nios2_oci_im\|system_t1_nios2_gen2_0_cpu_traceram_lpm_dram_bdp_component_module:system_t1_nios2_gen2_0_cpu_traceram_lpm_dram_bdp_component*we_reg* keeper " "Ignored filter at system_t1_nios2_gen2_0_cpu.sdc(63): *system_t1_nios2_gen2_0_cpu:*\|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci\|system_t1_nios2_gen2_0_cpu_nios2_oci_im:the_system_t1_nios2_gen2_0_cpu_nios2_oci_im\|system_t1_nios2_gen2_0_cpu_traceram_lpm_dram_bdp_component_module:system_t1_nios2_gen2_0_cpu_traceram_lpm_dram_bdp_component*we_reg* could not be matched with a keeper" {  } { { "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1671293115885 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_t1_nios2_gen2_0_cpu.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at system_t1_nios2_gen2_0_cpu.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$system_t1_nios2_gen2_0_cpu_traceram_path*we_reg*\] -to \[get_keepers *\$system_t1_nios2_gen2_0_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$system_t1_nios2_gen2_0_cpu_traceram_path*we_reg*\] -to \[get_keepers *\$system_t1_nios2_gen2_0_cpu_jtag_sr*\]" {  } { { "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1671293115886 ""}  } { { "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1671293115886 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_t1_nios2_gen2_0_cpu.sdc 67 *system_t1_nios2_gen2_0_cpu:*\|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci\|system_t1_nios2_gen2_0_cpu_nios2_oci_itrace:the_system_t1_nios2_gen2_0_cpu_nios2_oci_itrace\|debugack keeper " "Ignored filter at system_t1_nios2_gen2_0_cpu.sdc(67): *system_t1_nios2_gen2_0_cpu:*\|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci\|system_t1_nios2_gen2_0_cpu_nios2_oci_itrace:the_system_t1_nios2_gen2_0_cpu_nios2_oci_itrace\|debugack could not be matched with a keeper" {  } { { "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1671293115901 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_t1_nios2_gen2_0_cpu.sdc 67 Argument <from> is an empty collection " "Ignored set_false_path at system_t1_nios2_gen2_0_cpu.sdc(67): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$system_t1_nios2_gen2_0_cpu_oci_itrace_path\|debugack\] -to \[get_keepers *\$system_t1_nios2_gen2_0_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$system_t1_nios2_gen2_0_cpu_oci_itrace_path\|debugack\] -to \[get_keepers *\$system_t1_nios2_gen2_0_cpu_jtag_sr*\]" {  } { { "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1671293115901 ""}  } { { "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1671293115901 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_50 " "Node: clk_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci\|system_t1_nios2_gen2_0_cpu_nios2_oci_debug:the_system_t1_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready clk_50 " "Register system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci\|system_t1_nios2_gen2_0_cpu_nios2_oci_debug:the_system_t1_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready is being clocked by clk_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1671293115919 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1671293115919 "|lect_2|clk_50"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1671293115963 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1671293115963 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1671293115963 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1671293115963 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1671293115963 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1671293115963 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1671293115963 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1671293115963 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_50~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk_50~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1671293116478 ""}  } { { "lect_2.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/lect_2.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/" { { 0 { 0 ""} 0 16413 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1671293116478 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1671293116478 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/" { { 0 { 0 ""} 0 15637 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1671293116478 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1671293116478 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0" {  } { { "pzdyqx.vhd" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/" { { 0 { 0 ""} 0 15883 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1671293116478 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1671293116478 ""}  } { { "pzdyqx.vhd" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7" } } } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/" { { 0 { 0 ""} 0 15722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1671293116478 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1671293116478 ""}  } { { "pzdyqx.vhd" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd" 829 -1 0 } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0" } } } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/" { { 0 { 0 ""} 0 15744 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1671293116478 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0  " "Automatically promoted node system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1671293116478 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci\|system_t1_nios2_gen2_0_cpu_nios2_oci_debug:the_system_t1_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci\|system_t1_nios2_gen2_0_cpu_nios2_oci_debug:the_system_t1_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci\|system_t1_nios2_gen2_0_cpu_nios2_oci_debug:the_system_t1_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/" { { 0 { 0 ""} 0 1531 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1671293116478 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1671293116478 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/" { { 0 { 0 ""} 0 5555 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1671293116478 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_t1:system_t1_u0\|system_t1_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node system_t1:system_t1_u0\|system_t1_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1671293116478 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system_t1:system_t1_u0\|system_t1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:reset_to_sample_synchronizer\|din_s1 " "Destination node system_t1:system_t1_u0\|system_t1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:reset_to_sample_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "system_t1:system_t1_u0\|system_t1_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:reset_to_sample_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/" { { 0 { 0 ""} 0 5547 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1671293116478 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1671293116478 ""}  } { { "db/ip/system_t1/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/" { { 0 { 0 ""} 0 4527 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1671293116478 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_t1:system_t1_u0\|altera_reset_controller:rst_controller_001\|r_sync_rst  " "Automatically promoted node system_t1:system_t1_u0\|altera_reset_controller:rst_controller_001\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1671293116479 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0 " "Destination node system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|hq3myc14108phmpo7y7qmhbp98hy0vq~0" {  } { { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/" { { 0 { 0 ""} 0 5555 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1671293116479 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "system_t1:system_t1_u0\|altera_reset_controller:rst_controller_001\|WideOr0~0 " "Destination node system_t1:system_t1_u0\|altera_reset_controller:rst_controller_001\|WideOr0~0" {  } { { "db/ip/system_t1/submodules/altera_reset_controller.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/" { { 0 { 0 ""} 0 7068 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1671293116479 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1671293116479 ""}  } { { "db/ip/system_t1/submodules/altera_reset_controller.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/" { { 0 { 0 ""} 0 617 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1671293116479 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "system_t1:system_t1_u0\|altera_reset_controller:rst_controller\|merged_reset~0  " "Automatically promoted node system_t1:system_t1_u0\|altera_reset_controller:rst_controller\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1671293116479 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/" { { 0 { 0 ""} 0 7123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1671293116479 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1671293117229 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1671293117237 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1671293117238 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1671293117250 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1671293117265 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1671293117283 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1671293117440 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "2 Block RAM " "Packed 2 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1671293117449 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 Embedded multiplier block " "Packed 32 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1671293117449 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "128 Embedded multiplier output " "Packed 128 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1671293117449 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "32 " "Created 32 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1671293117449 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1671293117449 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1671293117637 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1671293117654 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1671293118696 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1671293119346 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1671293119411 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1671293121378 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1671293121378 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1671293122336 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "20 " "Router estimated average interconnect usage is 20% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "41 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 41% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/" { { 1 { 0 "Router estimated peak interconnect usage is 41% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1671293124285 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1671293124285 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1671293124898 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1671293124898 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1671293124898 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1671293124900 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.68 " "Total time spent on timing analysis during the Fitter is 0.68 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1671293125151 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1671293125191 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1671293125648 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1671293125651 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1671293126289 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1671293127413 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "1 Cyclone IV E " "1 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_50 3.3-V LVTTL 23 " "Pin clk_50 uses I/O standard 3.3-V LVTTL at 23" {  } { { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { clk_50 } } } { "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/nazmievairat/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_50" } } } } { "lect_2.v" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/lect_2.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/" { { 0 { 0 ""} 0 532 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1671293127764 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1671293127764 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/output_files/lect_2.fit.smsg " "Generated suppressed messages file C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/output_files/lect_2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1671293128097 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 13 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6578 " "Peak virtual memory: 6578 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1671293129368 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 17 19:05:29 2022 " "Processing ended: Sat Dec 17 19:05:29 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1671293129368 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1671293129368 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1671293129368 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1671293129368 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1671293130375 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1671293130379 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 17 19:05:30 2022 " "Processing started: Sat Dec 17 19:05:30 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1671293130379 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1671293130379 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lect_2 -c lect_2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lect_2 -c lect_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1671293130379 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1671293130728 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1671293131404 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1671293131420 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1671293131444 ""}
{ "Warning" "WPGMIO_CAN_NOT_CONVERT_TIME_LIMITED_SOF" "" "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" {  } {  } 0 210042 "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" 0 0 "Assembler" 0 -1 1671293131520 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4691 " "Peak virtual memory: 4691 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1671293131579 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 17 19:05:31 2022 " "Processing ended: Sat Dec 17 19:05:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1671293131579 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1671293131579 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1671293131579 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1671293131579 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1671293132213 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1671293132722 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1671293132726 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 17 19:05:32 2022 " "Processing started: Sat Dec 17 19:05:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1671293132726 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1671293132726 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lect_2 -c lect_2 " "Command: quartus_sta lect_2 -c lect_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1671293132726 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1671293132850 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1671293133180 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1671293133181 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671293133214 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671293133214 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1671293133565 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1671293133565 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1671293133565 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1671293133565 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1671293133565 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1671293133565 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1671293133565 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1671293133565 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1671293133565 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1671293133565 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1671293133565 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1671293133565 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1671293133565 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1671293133565 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1671293133565 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1671293133565 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1671293133565 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1671293133565 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1671293133565 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1671293133609 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1671293133613 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'c:/users/nazmievairat/yandexdisk/labmst_huawei/drec-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1671293133625 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_t1_nios2_gen2_0_cpu.sdc 62 *system_t1_nios2_gen2_0_cpu:*\|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci\|system_t1_nios2_gen2_0_cpu_nios2_oci_im:the_system_t1_nios2_gen2_0_cpu_nios2_oci_im\|system_t1_nios2_gen2_0_cpu_traceram_lpm_dram_bdp_component_module:system_t1_nios2_gen2_0_cpu_traceram_lpm_dram_bdp_component*address* keeper " "Ignored filter at system_t1_nios2_gen2_0_cpu.sdc(62): *system_t1_nios2_gen2_0_cpu:*\|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci\|system_t1_nios2_gen2_0_cpu_nios2_oci_im:the_system_t1_nios2_gen2_0_cpu_nios2_oci_im\|system_t1_nios2_gen2_0_cpu_traceram_lpm_dram_bdp_component_module:system_t1_nios2_gen2_0_cpu_traceram_lpm_dram_bdp_component*address* could not be matched with a keeper" {  } { { "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1671293133651 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_t1_nios2_gen2_0_cpu.sdc 62 Argument <from> is an empty collection " "Ignored set_false_path at system_t1_nios2_gen2_0_cpu.sdc(62): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$system_t1_nios2_gen2_0_cpu_traceram_path*address*\] -to \[get_keepers *\$system_t1_nios2_gen2_0_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$system_t1_nios2_gen2_0_cpu_traceram_path*address*\] -to \[get_keepers *\$system_t1_nios2_gen2_0_cpu_jtag_sr*\]" {  } { { "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1671293133651 ""}  } { { "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1671293133651 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_t1_nios2_gen2_0_cpu.sdc 63 *system_t1_nios2_gen2_0_cpu:*\|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci\|system_t1_nios2_gen2_0_cpu_nios2_oci_im:the_system_t1_nios2_gen2_0_cpu_nios2_oci_im\|system_t1_nios2_gen2_0_cpu_traceram_lpm_dram_bdp_component_module:system_t1_nios2_gen2_0_cpu_traceram_lpm_dram_bdp_component*we_reg* keeper " "Ignored filter at system_t1_nios2_gen2_0_cpu.sdc(63): *system_t1_nios2_gen2_0_cpu:*\|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci\|system_t1_nios2_gen2_0_cpu_nios2_oci_im:the_system_t1_nios2_gen2_0_cpu_nios2_oci_im\|system_t1_nios2_gen2_0_cpu_traceram_lpm_dram_bdp_component_module:system_t1_nios2_gen2_0_cpu_traceram_lpm_dram_bdp_component*we_reg* could not be matched with a keeper" {  } { { "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1671293133654 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_t1_nios2_gen2_0_cpu.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at system_t1_nios2_gen2_0_cpu.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$system_t1_nios2_gen2_0_cpu_traceram_path*we_reg*\] -to \[get_keepers *\$system_t1_nios2_gen2_0_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$system_t1_nios2_gen2_0_cpu_traceram_path*we_reg*\] -to \[get_keepers *\$system_t1_nios2_gen2_0_cpu_jtag_sr*\]" {  } { { "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1671293133654 ""}  } { { "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1671293133654 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_t1_nios2_gen2_0_cpu.sdc 67 *system_t1_nios2_gen2_0_cpu:*\|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci\|system_t1_nios2_gen2_0_cpu_nios2_oci_itrace:the_system_t1_nios2_gen2_0_cpu_nios2_oci_itrace\|debugack keeper " "Ignored filter at system_t1_nios2_gen2_0_cpu.sdc(67): *system_t1_nios2_gen2_0_cpu:*\|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci\|system_t1_nios2_gen2_0_cpu_nios2_oci_itrace:the_system_t1_nios2_gen2_0_cpu_nios2_oci_itrace\|debugack could not be matched with a keeper" {  } { { "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1671293133663 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path system_t1_nios2_gen2_0_cpu.sdc 67 Argument <from> is an empty collection " "Ignored set_false_path at system_t1_nios2_gen2_0_cpu.sdc(67): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers *\$system_t1_nios2_gen2_0_cpu_oci_itrace_path\|debugack\] -to \[get_keepers *\$system_t1_nios2_gen2_0_cpu_jtag_sr*\] " "set_false_path -from \[get_keepers *\$system_t1_nios2_gen2_0_cpu_oci_itrace_path\|debugack\] -to \[get_keepers *\$system_t1_nios2_gen2_0_cpu_jtag_sr*\]" {  } { { "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1671293133663 ""}  } { { "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.sdc" "" { Text "C:/Users/nazmievairat/YandexDisk/Labmst_Huawei/DREC-fpga/lectures/lecture_code/lect_2/db/ip/system_t1/submodules/system_t1_nios2_gen2_0_cpu.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1671293133663 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_50 " "Node: clk_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci\|system_t1_nios2_gen2_0_cpu_nios2_oci_debug:the_system_t1_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready clk_50 " "Register system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci\|system_t1_nios2_gen2_0_cpu_nios2_oci_debug:the_system_t1_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready is being clocked by clk_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1671293133681 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1671293133681 "|lect_2|clk_50"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1671293133701 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1671293133701 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1671293133701 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1671293133702 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1671293133715 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 42.085 " "Worst-case setup slack is 42.085" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671293133736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671293133736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.085               0.000 altera_reserved_tck  " "   42.085               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671293133736 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671293133736 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.452 " "Worst-case hold slack is 0.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671293133741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671293133741 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 altera_reserved_tck  " "    0.452               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671293133741 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671293133741 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 95.256 " "Worst-case recovery slack is 95.256" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671293133743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671293133743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.256               0.000 altera_reserved_tck  " "   95.256               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671293133743 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671293133743 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.763 " "Worst-case removal slack is 1.763" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671293133745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671293133745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.763               0.000 altera_reserved_tck  " "    1.763               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671293133745 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671293133745 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.453 " "Worst-case minimum pulse width slack is 49.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671293133746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671293133746 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.453               0.000 altera_reserved_tck  " "   49.453               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671293133746 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671293133746 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 9 synchronizer chains. " "Report Metastability: Found 9 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1671293133794 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 9 " "Number of Synchronizer Chains Found: 9" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1671293133794 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1671293133794 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.222 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.222" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1671293133794 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 195.413 ns " "Worst Case Available Settling Time: 195.413 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1671293133794 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1671293133794 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1671293133794 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1671293133794 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1671293133794 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1671293133797 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1671293133827 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1671293134419 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_50 " "Node: clk_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci\|system_t1_nios2_gen2_0_cpu_nios2_oci_debug:the_system_t1_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready clk_50 " "Register system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci\|system_t1_nios2_gen2_0_cpu_nios2_oci_debug:the_system_t1_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready is being clocked by clk_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1671293134669 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1671293134669 "|lect_2|clk_50"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1671293134674 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1671293134674 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1671293134674 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 42.652 " "Worst-case setup slack is 42.652" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671293134687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671293134687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.652               0.000 altera_reserved_tck  " "   42.652               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671293134687 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671293134687 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.400 " "Worst-case hold slack is 0.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671293134691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671293134691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 altera_reserved_tck  " "    0.400               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671293134691 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671293134691 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 95.502 " "Worst-case recovery slack is 95.502" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671293134694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671293134694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.502               0.000 altera_reserved_tck  " "   95.502               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671293134694 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671293134694 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.575 " "Worst-case removal slack is 1.575" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671293134696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671293134696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.575               0.000 altera_reserved_tck  " "    1.575               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671293134696 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671293134696 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.324 " "Worst-case minimum pulse width slack is 49.324" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671293134699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671293134699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.324               0.000 altera_reserved_tck  " "   49.324               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671293134699 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671293134699 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 9 synchronizer chains. " "Report Metastability: Found 9 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1671293134748 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 9 " "Number of Synchronizer Chains Found: 9" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1671293134748 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1671293134748 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.222 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.222" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1671293134748 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 195.705 ns " "Worst Case Available Settling Time: 195.705 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1671293134748 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1671293134748 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1671293134748 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1671293134748 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1671293134748 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1671293134753 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_50 " "Node: clk_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci\|system_t1_nios2_gen2_0_cpu_nios2_oci_debug:the_system_t1_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready clk_50 " "Register system_t1:system_t1_u0\|system_t1_nios2_gen2_0:nios2_gen2_0\|system_t1_nios2_gen2_0_cpu:cpu\|system_t1_nios2_gen2_0_cpu_nios2_oci:the_system_t1_nios2_gen2_0_cpu_nios2_oci\|system_t1_nios2_gen2_0_cpu_nios2_oci_debug:the_system_t1_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready is being clocked by clk_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1671293134948 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1671293134948 "|lect_2|clk_50"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1671293134953 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1671293134953 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1671293134953 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.860 " "Worst-case setup slack is 46.860" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671293134959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671293134959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.860               0.000 altera_reserved_tck  " "   46.860               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671293134959 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671293134959 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671293134965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671293134965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 altera_reserved_tck  " "    0.186               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671293134965 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671293134965 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.758 " "Worst-case recovery slack is 97.758" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671293134968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671293134968 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.758               0.000 altera_reserved_tck  " "   97.758               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671293134968 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671293134968 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.734 " "Worst-case removal slack is 0.734" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671293134972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671293134972 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.734               0.000 altera_reserved_tck  " "    0.734               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671293134972 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671293134972 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.296 " "Worst-case minimum pulse width slack is 49.296" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671293134975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671293134975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.296               0.000 altera_reserved_tck  " "   49.296               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1671293134975 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1671293134975 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 9 synchronizer chains. " "Report Metastability: Found 9 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1671293135021 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 9 " "Number of Synchronizer Chains Found: 9" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1671293135021 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1671293135021 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.222 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.222" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1671293135021 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.076 ns " "Worst Case Available Settling Time: 198.076 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1671293135021 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1671293135021 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1671293135021 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1671293135021 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1671293135021 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1671293135294 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1671293135295 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 19 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4972 " "Peak virtual memory: 4972 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1671293135374 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 17 19:05:35 2022 " "Processing ended: Sat Dec 17 19:05:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1671293135374 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1671293135374 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1671293135374 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1671293135374 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 47 s " "Quartus Prime Full Compilation was successful. 0 errors, 47 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1671293136059 ""}
