#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000872eb0 .scope module, "CPUtb" "CPUtb" 2 3;
 .timescale -9 -12;
v000000000091a660_0 .net "LED1", 6 0, v0000000000917890_0;  1 drivers
v0000000000919c60_0 .net "LED2", 6 0, v0000000000918010_0;  1 drivers
v00000000009193a0_0 .var "clk", 0 0;
v0000000000919d00_0 .net "outPut", 7 0, v00000000008b4d10_0;  1 drivers
S_0000000000882b80 .scope module, "cpu" "CPU" 2 17, 3 13 0, S_0000000000872eb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clkin";
    .port_info 1 /OUTPUT 8 "OutPut";
    .port_info 2 /OUTPUT 7 "LED1";
    .port_info 3 /OUTPUT 7 "LED2";
L_00000000008a8d90 .functor NOT 1, L_000000000091d500, C4<0>, C4<0>, C4<0>;
L_00000000008a8000 .functor AND 1, v00000000009193a0_0, L_00000000008a8d90, C4<1>, C4<1>;
L_00000000008a8150 .functor NOT 1, L_00000000008a8000, C4<0>, C4<0>, C4<0>;
v0000000000919bc0_0 .net "AI", 0 0, L_000000000091e7c0;  1 drivers
v000000000091a8e0_0 .net "AO", 0 0, L_000000000091e360;  1 drivers
v000000000091ade0_0 .net "Addr_in", 3 0, v00000000008b4ef0_0;  1 drivers
v000000000091af20_0 .net "Aout", 7 0, v00000000008b5990_0;  1 drivers
v000000000091a0c0_0 .net "BI", 0 0, L_000000000091d960;  1 drivers
v000000000091a200_0 .net "Bout", 7 0, v00000000008b4590_0;  1 drivers
v000000000091a7a0_0 .net "CE", 0 0, L_000000000091e860;  1 drivers
v000000000091a160_0 .net "CO", 0 0, L_000000000091d280;  1 drivers
v000000000091a520_0 .net "HLT", 0 0, L_000000000091d500;  1 drivers
v0000000000919a80_0 .net "II", 0 0, L_000000000091e680;  1 drivers
v0000000000919b20_0 .net "IO", 0 0, L_000000000091d820;  1 drivers
v000000000091a5c0_0 .net "Instout", 7 0, v00000000008b5490_0;  1 drivers
v000000000091a2a0_0 .net "J", 0 0, L_000000000091e9a0;  1 drivers
v0000000000919080_0 .net "LED1", 6 0, v0000000000917890_0;  alias, 1 drivers
v0000000000919440_0 .net "LED2", 6 0, v0000000000918010_0;  alias, 1 drivers
v0000000000919120_0 .net "MI", 0 0, L_000000000091ed60;  1 drivers
v0000000000919260_0 .net "OI", 0 0, L_000000000091e720;  1 drivers
v000000000091aac0_0 .net "OutPut", 7 0, v00000000008b4d10_0;  alias, 1 drivers
v000000000091a340_0 .net "Pcount", 3 0, v0000000000917610_0;  1 drivers
v0000000000919e40_0 .net "RI", 0 0, L_000000000091e4a0;  1 drivers
v000000000091ac00_0 .net "RO", 0 0, L_000000000091e0e0;  1 drivers
v0000000000919620_0 .net "SO", 0 0, L_000000000091dd20;  1 drivers
v0000000000919f80_0 .net "SU", 0 0, L_000000000091e5e0;  1 drivers
v0000000000919300_0 .net *"_s0", 0 0, L_00000000008a8d90;  1 drivers
v00000000009198a0_0 .net "aluOut", 7 0, L_000000000091dc80;  1 drivers
RS_00000000008be8e8 .resolv tri, L_000000000091a480, L_00000000009199e0, L_000000000091e900, L_000000000091d780, L_000000000091e400;
v000000000091aca0_0 .net8 "bus", 7 0, RS_00000000008be8e8;  5 drivers
v000000000091a840_0 .net "clk", 0 0, L_00000000008a8000;  1 drivers
v0000000000919ee0_0 .net "clkin", 0 0, v00000000009193a0_0;  1 drivers
v00000000009196c0_0 .net "flag", 0 0, L_000000000091a020;  1 drivers
L_000000000091ad40 .part v00000000008b5490_0, 0, 4;
L_00000000009199e0 .part/pv L_000000000091a700, 0, 4, 8;
L_000000000091a020 .part L_0000000000919800, 8, 1;
L_000000000091dc80 .part L_0000000000919800, 0, 8;
L_000000000091ecc0 .part RS_00000000008be8e8, 0, 4;
L_000000000091d780 .part/pv L_000000000091d460, 0, 4, 8;
L_000000000091eb80 .part RS_00000000008be8e8, 0, 4;
L_000000000091e540 .part v00000000008b5490_0, 4, 4;
L_000000000091d500 .part v00000000009181f0_0, 14, 1;
L_000000000091ed60 .part v00000000009181f0_0, 13, 1;
L_000000000091e4a0 .part v00000000009181f0_0, 12, 1;
L_000000000091e0e0 .part v00000000009181f0_0, 11, 1;
L_000000000091d820 .part v00000000009181f0_0, 10, 1;
L_000000000091e680 .part v00000000009181f0_0, 9, 1;
L_000000000091e7c0 .part v00000000009181f0_0, 8, 1;
L_000000000091e360 .part v00000000009181f0_0, 7, 1;
L_000000000091dd20 .part v00000000009181f0_0, 6, 1;
L_000000000091e5e0 .part v00000000009181f0_0, 5, 1;
L_000000000091d960 .part v00000000009181f0_0, 4, 1;
L_000000000091e720 .part v00000000009181f0_0, 3, 1;
L_000000000091e860 .part v00000000009181f0_0, 2, 1;
L_000000000091d280 .part v00000000009181f0_0, 1, 1;
L_000000000091e9a0 .part v00000000009181f0_0, 0, 1;
L_000000000091ea40 .part v00000000008b4d10_0, 0, 4;
L_000000000091d1e0 .part v00000000008b4d10_0, 4, 4;
S_0000000000882d10 .scope module, "A" "register8" 3 30, 4 2 0, S_0000000000882b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "D";
    .port_info 2 /INPUT 1 "EI";
    .port_info 3 /OUTPUT 8 "Q";
L_00000000008a8070 .functor AND 1, L_00000000008a8000, L_000000000091e7c0, C4<1>, C4<1>;
v00000000008b4450_0 .net "CLK", 0 0, L_00000000008a8070;  1 drivers
v00000000008b5850_0 .net8 "D", 7 0, RS_00000000008be8e8;  alias, 5 drivers
v00000000008b4a90_0 .net "EI", 0 0, L_000000000091e7c0;  alias, 1 drivers
v00000000008b5990_0 .var "Q", 7 0;
v00000000008b5cb0_0 .net "clk", 0 0, L_00000000008a8000;  alias, 1 drivers
E_00000000008ba8d0 .event posedge, v00000000008b4450_0;
S_0000000000880c30 .scope module, "B" "register8" 3 33, 4 2 0, S_0000000000882b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "D";
    .port_info 2 /INPUT 1 "EI";
    .port_info 3 /OUTPUT 8 "Q";
L_00000000008a8e00 .functor AND 1, L_00000000008a8000, L_000000000091d960, C4<1>, C4<1>;
v00000000008b5c10_0 .net "CLK", 0 0, L_00000000008a8e00;  1 drivers
v00000000008b50d0_0 .net8 "D", 7 0, RS_00000000008be8e8;  alias, 5 drivers
v00000000008b5d50_0 .net "EI", 0 0, L_000000000091d960;  alias, 1 drivers
v00000000008b4590_0 .var "Q", 7 0;
v00000000008b4770_0 .net "clk", 0 0, L_00000000008a8000;  alias, 1 drivers
E_00000000008bad10 .event posedge, v00000000008b5c10_0;
S_0000000000880dc0 .scope module, "InstReg" "register8" 3 35, 4 2 0, S_0000000000882b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "D";
    .port_info 2 /INPUT 1 "EI";
    .port_info 3 /OUTPUT 8 "Q";
L_00000000008a89a0 .functor AND 1, L_00000000008a8000, L_000000000091e680, C4<1>, C4<1>;
v00000000008b4810_0 .net "CLK", 0 0, L_00000000008a89a0;  1 drivers
v00000000008b4630_0 .net8 "D", 7 0, RS_00000000008be8e8;  alias, 5 drivers
v00000000008b46d0_0 .net "EI", 0 0, L_000000000091e680;  alias, 1 drivers
v00000000008b5490_0 .var "Q", 7 0;
v00000000008b5710_0 .net "clk", 0 0, L_00000000008a8000;  alias, 1 drivers
E_00000000008ba610 .event posedge, v00000000008b4810_0;
S_00000000008813d0 .scope module, "MemAdd" "register4" 3 46, 5 2 0, S_0000000000882b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "D";
    .port_info 2 /INPUT 1 "EI";
    .port_info 3 /OUTPUT 4 "Q";
L_00000000008a80e0 .functor AND 1, L_00000000008a8000, L_000000000091ed60, C4<1>, C4<1>;
v00000000008b5530_0 .net "CLK", 0 0, L_00000000008a80e0;  1 drivers
v00000000008b48b0_0 .net "D", 3 0, L_000000000091eb80;  1 drivers
v00000000008b4950_0 .net "EI", 0 0, L_000000000091ed60;  alias, 1 drivers
v00000000008b4ef0_0 .var "Q", 3 0;
v00000000008b49f0_0 .net "clk", 0 0, L_00000000008a8000;  alias, 1 drivers
E_00000000008b9f10 .event posedge, v00000000008b5530_0;
S_0000000000881560 .scope module, "O" "register8" 3 54, 4 2 0, S_0000000000882b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "D";
    .port_info 2 /INPUT 1 "EI";
    .port_info 3 /OUTPUT 8 "Q";
L_00000000008a8690 .functor AND 1, L_00000000008a8000, L_000000000091e720, C4<1>, C4<1>;
v00000000008b5670_0 .net "CLK", 0 0, L_00000000008a8690;  1 drivers
v00000000008b4c70_0 .net8 "D", 7 0, RS_00000000008be8e8;  alias, 5 drivers
v00000000008b5030_0 .net "EI", 0 0, L_000000000091e720;  alias, 1 drivers
v00000000008b4d10_0 .var "Q", 7 0;
v00000000008b4db0_0 .net "clk", 0 0, L_00000000008a8000;  alias, 1 drivers
E_00000000008b9190 .event posedge, v00000000008b5670_0;
S_000000000088fdd0 .scope module, "alu" "ALU" 3 38, 6 2 0, S_0000000000882b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "op";
    .port_info 1 /INPUT 8 "A";
    .port_info 2 /INPUT 8 "B";
    .port_info 3 /OUTPUT 9 "res";
v00000000008b5350_0 .net "A", 7 0, v00000000008b5990_0;  alias, 1 drivers
v00000000008a6080_0 .net "B", 7 0, v00000000008b4590_0;  alias, 1 drivers
v00000000008a64e0_0 .net *"_s0", 8 0, L_000000000091ab60;  1 drivers
v00000000008a6620_0 .net *"_s10", 8 0, L_00000000009194e0;  1 drivers
L_0000000001070118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000918a10_0 .net *"_s13", 0 0, L_0000000001070118;  1 drivers
v0000000000917570_0 .net *"_s14", 8 0, L_0000000000919760;  1 drivers
L_0000000001070160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000009179d0_0 .net *"_s17", 0 0, L_0000000001070160;  1 drivers
v00000000009176b0_0 .net *"_s18", 8 0, L_0000000000919580;  1 drivers
L_0000000001070088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000918b50_0 .net *"_s3", 0 0, L_0000000001070088;  1 drivers
v00000000009185b0_0 .net *"_s4", 8 0, L_0000000000919da0;  1 drivers
L_00000000010700d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000917750_0 .net *"_s7", 0 0, L_00000000010700d0;  1 drivers
v0000000000918ab0_0 .net *"_s8", 8 0, L_000000000091aa20;  1 drivers
v0000000000917930_0 .net "op", 0 0, L_000000000091e5e0;  alias, 1 drivers
v0000000000918970_0 .net "res", 8 0, L_0000000000919800;  1 drivers
L_000000000091ab60 .concat [ 8 1 0 0], v00000000008b5990_0, L_0000000001070088;
L_0000000000919da0 .concat [ 8 1 0 0], v00000000008b4590_0, L_00000000010700d0;
L_000000000091aa20 .arith/sub 9, L_000000000091ab60, L_0000000000919da0;
L_00000000009194e0 .concat [ 8 1 0 0], v00000000008b5990_0, L_0000000001070118;
L_0000000000919760 .concat [ 8 1 0 0], v00000000008b4590_0, L_0000000001070160;
L_0000000000919580 .arith/sum 9, L_00000000009194e0, L_0000000000919760;
L_0000000000919800 .functor MUXZ 9, L_0000000000919580, L_000000000091aa20, L_000000000091e5e0, C4<>;
S_000000000088ff60 .scope module, "ic" "IC" 3 51, 7 2 0, S_0000000000882b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 4 "Instruction";
    .port_info 3 /OUTPUT 15 "ctrl_wrd";
L_00000000008a8d20 .functor NOT 1, L_00000000008a8000, C4<0>, C4<0>, C4<0>;
L_00000000010701f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_00000000008a81c0 .functor AND 1, L_00000000008a8d20, L_00000000010701f0, C4<1>, C4<1>;
v0000000000917070_0 .net "CLK", 0 0, L_00000000008a81c0;  1 drivers
v00000000009172f0_0 .var "Inst_count", 2 0;
v0000000000918bf0_0 .net "Instruction", 3 0, L_000000000091e540;  1 drivers
v00000000009180b0_0 .net *"_s0", 0 0, L_00000000008a8d20;  1 drivers
v0000000000917110_0 .net "clk", 0 0, L_00000000008a8000;  alias, 1 drivers
v00000000009181f0_0 .var "ctrl_wrd", 14 0;
v0000000000918330_0 .net "enable", 0 0, L_00000000010701f0;  1 drivers
v00000000009171b0_0 .var "reset_in", 0 0;
E_00000000008b9610 .event posedge, v0000000000917070_0;
S_0000000000886540 .scope module, "pc" "PC" 3 42, 8 2 0, S_0000000000882b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 4 "jmploc";
    .port_info 4 /INPUT 1 "jmp";
    .port_info 5 /OUTPUT 4 "count";
L_00000000008a85b0 .functor AND 1, L_00000000008a8000, L_000000000091e860, C4<1>, C4<1>;
v00000000009183d0_0 .net "CLK", 0 0, L_00000000008a85b0;  1 drivers
v0000000000918c90_0 .net "clk", 0 0, L_00000000008a8000;  alias, 1 drivers
v0000000000917610_0 .var "count", 3 0;
v0000000000918f10_0 .net "enable", 0 0, L_000000000091e860;  alias, 1 drivers
v00000000009177f0_0 .net "jmp", 0 0, L_000000000091e9a0;  alias, 1 drivers
v0000000000917250_0 .net "jmploc", 3 0, L_000000000091ecc0;  1 drivers
L_00000000010701a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000918d30_0 .net "rst", 0 0, L_00000000010701a8;  1 drivers
E_00000000008b91d0 .event posedge, v00000000008b5cb0_0;
E_00000000008b9bd0 .event posedge, v00000000009183d0_0;
S_00000000008866d0 .scope module, "ram" "RAM" 3 48, 9 2 0, S_0000000000882b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "address";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 1 "read_enable";
    .port_info 4 /INOUT 8 "data";
L_00000000008a8cb0 .functor NOT 1, L_000000000091e4a0, C4<0>, C4<0>, C4<0>;
L_00000000008a8a10 .functor AND 1, L_000000000091e0e0, L_00000000008a8cb0, C4<1>, C4<1>;
v0000000000918dd0 .array "Memory", 0 15, 7 0;
v0000000000917ed0_0 .net *"_s0", 0 0, L_00000000008a8cb0;  1 drivers
v0000000000918830_0 .net *"_s2", 0 0, L_00000000008a8a10;  1 drivers
o00000000008bf788 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0000000000918e70_0 name=_s4
v0000000000917c50_0 .net "address", 3 0, v00000000008b4ef0_0;  alias, 1 drivers
v0000000000917390_0 .var "buffer", 7 0;
v0000000000917430_0 .net "clk", 0 0, L_00000000008a8150;  1 drivers
v0000000000917a70_0 .net8 "data", 7 0, RS_00000000008be8e8;  alias, 5 drivers
v00000000009174d0_0 .net "read_enable", 0 0, L_000000000091e0e0;  alias, 1 drivers
v0000000000917b10_0 .net "write_enable", 0 0, L_000000000091e4a0;  alias, 1 drivers
E_00000000008b9390 .event posedge, v0000000000917430_0;
L_000000000091e400 .functor MUXZ 8, o00000000008bf788, v0000000000917390_0, L_00000000008a8a10, C4<>;
S_0000000000027730 .scope module, "seg0" "bcd2sevenseg" 3 57, 10 2 0, S_0000000000882b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "bcd";
    .port_info 1 /OUTPUT 7 "seg";
v0000000000917f70_0 .net "bcd", 3 0, L_000000000091ea40;  1 drivers
v0000000000917890_0 .var "seg", 6 0;
E_00000000008b9a50 .event edge, v0000000000917f70_0;
S_00000000000278c0 .scope module, "seg1" "bcd2sevenseg" 3 58, 10 2 0, S_0000000000882b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "bcd";
    .port_info 1 /OUTPUT 7 "seg";
v0000000000917bb0_0 .net "bcd", 3 0, L_000000000091d1e0;  1 drivers
v0000000000918010_0 .var "seg", 6 0;
E_00000000008b9750 .event edge, v0000000000917bb0_0;
S_0000000000877900 .scope module, "triA" "tristateBuff" 3 31, 11 2 0, S_0000000000882b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "data";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /OUTPUT 8 "dataOut";
o00000000008bfae8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0000000000917cf0_0 name=_s0
v0000000000918150_0 .net "data", 7 0, v00000000008b5990_0;  alias, 1 drivers
v0000000000918510_0 .net8 "dataOut", 7 0, RS_00000000008be8e8;  alias, 5 drivers
v0000000000917d90_0 .net "enable", 0 0, L_000000000091e360;  alias, 1 drivers
L_000000000091a480 .functor MUXZ 8, o00000000008bfae8, v00000000008b5990_0, L_000000000091e360, C4<>;
S_0000000000877a90 .scope module, "triInstReg" "triBuff4" 3 36, 12 2 0, S_0000000000882b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "data";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /OUTPUT 4 "dataOut";
o00000000008bfbd8 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v0000000000918650_0 name=_s0
v00000000009186f0_0 .net "data", 3 0, L_000000000091ad40;  1 drivers
v0000000000917e30_0 .net "dataOut", 3 0, L_000000000091a700;  1 drivers
v0000000000918790_0 .net "enable", 0 0, L_000000000091d820;  alias, 1 drivers
L_000000000091a700 .functor MUXZ 4, o00000000008bfbd8, L_000000000091ad40, L_000000000091d820, C4<>;
S_000000000089f4f0 .scope module, "tri_alu" "tristateBuff" 3 39, 11 2 0, S_0000000000882b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "data";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /OUTPUT 8 "dataOut";
o00000000008bfd28 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v00000000009188d0_0 name=_s0
v0000000000918290_0 .net "data", 7 0, L_000000000091dc80;  alias, 1 drivers
v0000000000918470_0 .net8 "dataOut", 7 0, RS_00000000008be8e8;  alias, 5 drivers
v000000000091a3e0_0 .net "enable", 0 0, L_000000000091dd20;  alias, 1 drivers
L_000000000091e900 .functor MUXZ 8, o00000000008bfd28, L_000000000091dc80, L_000000000091dd20, C4<>;
S_000000000089f680 .scope module, "tripc" "triBuff4" 3 43, 12 2 0, S_0000000000882b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "data";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /OUTPUT 4 "dataOut";
o00000000008bfe48 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v000000000091a980_0 name=_s0
v0000000000919940_0 .net "data", 3 0, v0000000000917610_0;  alias, 1 drivers
v00000000009191c0_0 .net "dataOut", 3 0, L_000000000091d460;  1 drivers
v000000000091ae80_0 .net "enable", 0 0, L_000000000091d280;  alias, 1 drivers
L_000000000091d460 .functor MUXZ 4, o00000000008bfe48, v0000000000917610_0, L_000000000091d280, C4<>;
    .scope S_0000000000882d10;
T_0 ;
    %wait E_00000000008ba8d0;
    %load/vec4 v00000000008b5850_0;
    %assign/vec4 v00000000008b5990_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000000880c30;
T_1 ;
    %wait E_00000000008bad10;
    %load/vec4 v00000000008b50d0_0;
    %assign/vec4 v00000000008b4590_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000000880dc0;
T_2 ;
    %wait E_00000000008ba610;
    %load/vec4 v00000000008b4630_0;
    %assign/vec4 v00000000008b5490_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000000886540;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000917610_0, 0;
    %end;
    .thread T_3;
    .scope S_0000000000886540;
T_4 ;
    %wait E_00000000008b9bd0;
    %load/vec4 v0000000000918d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000917610_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000000000917610_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000000000917610_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000000000886540;
T_5 ;
    %wait E_00000000008b91d0;
    %load/vec4 v00000000009177f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000000000917250_0;
    %assign/vec4 v0000000000917610_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000000008813d0;
T_6 ;
    %wait E_00000000008b9f10;
    %load/vec4 v00000000008b48b0_0;
    %assign/vec4 v00000000008b4ef0_0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_00000000008866d0;
T_7 ;
    %pushi/vec4 26, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000918dd0, 0, 4;
    %pushi/vec4 43, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000918dd0, 0, 4;
    %pushi/vec4 70, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000918dd0, 0, 4;
    %pushi/vec4 60, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000918dd0, 0, 4;
    %pushi/vec4 45, 0, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000918dd0, 0, 4;
    %pushi/vec4 224, 0, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000918dd0, 0, 4;
    %pushi/vec4 30, 0, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000918dd0, 0, 4;
    %pushi/vec4 47, 0, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000918dd0, 0, 4;
    %pushi/vec4 224, 0, 8;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000918dd0, 0, 4;
    %pushi/vec4 240, 0, 8;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000918dd0, 0, 4;
    %pushi/vec4 3, 0, 8;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000918dd0, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000918dd0, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000918dd0, 0, 4;
    %pushi/vec4 5, 0, 8;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000918dd0, 0, 4;
    %pushi/vec4 10, 0, 8;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000918dd0, 0, 4;
    %pushi/vec4 11, 0, 8;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000918dd0, 0, 4;
    %end;
    .thread T_7;
    .scope S_00000000008866d0;
T_8 ;
    %wait E_00000000008b9390;
    %load/vec4 v0000000000917b10_0;
    %load/vec4 v00000000009174d0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0000000000917a70_0;
    %load/vec4 v0000000000917c50_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000000918dd0, 0, 4;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000000000917c50_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000000000918dd0, 4;
    %assign/vec4 v0000000000917390_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000000000088ff60;
T_9 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v00000000009172f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009171b0_0, 0;
    %end;
    .thread T_9;
    .scope S_000000000088ff60;
T_10 ;
    %wait E_00000000008b9610;
    %load/vec4 v00000000009171b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_10.0, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_10.1, 8;
T_10.0 ; End of true expr.
    %load/vec4 v00000000009172f0_0;
    %addi 1, 0, 3;
    %jmp/0 T_10.1, 8;
 ; End of false expr.
    %blend;
T_10.1;
    %store/vec4 v00000000009172f0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009171b0_0, 0, 1;
    %load/vec4 v00000000009172f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v00000000009181f0_0, 0, 15;
    %jmp T_10.8;
T_10.2 ;
    %pushi/vec4 8194, 0, 15;
    %store/vec4 v00000000009181f0_0, 0, 15;
    %jmp T_10.8;
T_10.3 ;
    %pushi/vec4 2564, 0, 15;
    %store/vec4 v00000000009181f0_0, 0, 15;
    %jmp T_10.8;
T_10.4 ;
    %load/vec4 v0000000000918bf0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v00000000009181f0_0, 0, 15;
    %jmp T_10.16;
T_10.9 ;
    %pushi/vec4 9216, 0, 15;
    %store/vec4 v00000000009181f0_0, 0, 15;
    %jmp T_10.16;
T_10.10 ;
    %pushi/vec4 9216, 0, 15;
    %store/vec4 v00000000009181f0_0, 0, 15;
    %jmp T_10.16;
T_10.11 ;
    %pushi/vec4 9216, 0, 15;
    %store/vec4 v00000000009181f0_0, 0, 15;
    %jmp T_10.16;
T_10.12 ;
    %pushi/vec4 136, 0, 15;
    %store/vec4 v00000000009181f0_0, 0, 15;
    %jmp T_10.16;
T_10.13 ;
    %pushi/vec4 1025, 0, 15;
    %store/vec4 v00000000009181f0_0, 0, 15;
    %jmp T_10.16;
T_10.14 ;
    %pushi/vec4 16384, 0, 15;
    %store/vec4 v00000000009181f0_0, 0, 15;
    %jmp T_10.16;
T_10.16 ;
    %pop/vec4 1;
    %jmp T_10.8;
T_10.5 ;
    %load/vec4 v0000000000918bf0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.19, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_10.20, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.21, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_10.22, 6;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v00000000009181f0_0, 0, 15;
    %jmp T_10.24;
T_10.17 ;
    %pushi/vec4 2304, 0, 15;
    %store/vec4 v00000000009181f0_0, 0, 15;
    %jmp T_10.24;
T_10.18 ;
    %pushi/vec4 2064, 0, 15;
    %store/vec4 v00000000009181f0_0, 0, 15;
    %jmp T_10.24;
T_10.19 ;
    %pushi/vec4 2064, 0, 15;
    %store/vec4 v00000000009181f0_0, 0, 15;
    %jmp T_10.24;
T_10.20 ;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v00000000009181f0_0, 0, 15;
    %jmp T_10.24;
T_10.21 ;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v00000000009181f0_0, 0, 15;
    %jmp T_10.24;
T_10.22 ;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v00000000009181f0_0, 0, 15;
    %jmp T_10.24;
T_10.24 ;
    %pop/vec4 1;
    %jmp T_10.8;
T_10.6 ;
    %load/vec4 v0000000000918bf0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.25, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.26, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.27, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_10.28, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.29, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_10.30, 6;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v00000000009181f0_0, 0, 15;
    %jmp T_10.32;
T_10.25 ;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v00000000009181f0_0, 0, 15;
    %jmp T_10.32;
T_10.26 ;
    %pushi/vec4 320, 0, 15;
    %store/vec4 v00000000009181f0_0, 0, 15;
    %jmp T_10.32;
T_10.27 ;
    %pushi/vec4 352, 0, 15;
    %store/vec4 v00000000009181f0_0, 0, 15;
    %jmp T_10.32;
T_10.28 ;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v00000000009181f0_0, 0, 15;
    %jmp T_10.32;
T_10.29 ;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v00000000009181f0_0, 0, 15;
    %jmp T_10.32;
T_10.30 ;
    %pushi/vec4 0, 0, 15;
    %store/vec4 v00000000009181f0_0, 0, 15;
    %jmp T_10.32;
T_10.32 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000009171b0_0, 0, 1;
    %jmp T_10.8;
T_10.8 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0000000000881560;
T_11 ;
    %wait E_00000000008b9190;
    %load/vec4 v00000000008b4c70_0;
    %assign/vec4 v00000000008b4d10_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0000000000027730;
T_12 ;
    %wait E_00000000008b9a50;
    %load/vec4 v0000000000917f70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_12.15, 6;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000000000917890_0, 0, 7;
    %jmp T_12.17;
T_12.0 ;
    %pushi/vec4 126, 0, 7;
    %store/vec4 v0000000000917890_0, 0, 7;
    %jmp T_12.17;
T_12.1 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v0000000000917890_0, 0, 7;
    %jmp T_12.17;
T_12.2 ;
    %pushi/vec4 109, 0, 7;
    %store/vec4 v0000000000917890_0, 0, 7;
    %jmp T_12.17;
T_12.3 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v0000000000917890_0, 0, 7;
    %jmp T_12.17;
T_12.4 ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0000000000917890_0, 0, 7;
    %jmp T_12.17;
T_12.5 ;
    %pushi/vec4 91, 0, 7;
    %store/vec4 v0000000000917890_0, 0, 7;
    %jmp T_12.17;
T_12.6 ;
    %pushi/vec4 95, 0, 7;
    %store/vec4 v0000000000917890_0, 0, 7;
    %jmp T_12.17;
T_12.7 ;
    %pushi/vec4 112, 0, 7;
    %store/vec4 v0000000000917890_0, 0, 7;
    %jmp T_12.17;
T_12.8 ;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v0000000000917890_0, 0, 7;
    %jmp T_12.17;
T_12.9 ;
    %pushi/vec4 123, 0, 7;
    %store/vec4 v0000000000917890_0, 0, 7;
    %jmp T_12.17;
T_12.10 ;
    %pushi/vec4 119, 0, 7;
    %store/vec4 v0000000000917890_0, 0, 7;
    %jmp T_12.17;
T_12.11 ;
    %pushi/vec4 31, 0, 7;
    %store/vec4 v0000000000917890_0, 0, 7;
    %jmp T_12.17;
T_12.12 ;
    %pushi/vec4 78, 0, 7;
    %store/vec4 v0000000000917890_0, 0, 7;
    %jmp T_12.17;
T_12.13 ;
    %pushi/vec4 61, 0, 7;
    %store/vec4 v0000000000917890_0, 0, 7;
    %jmp T_12.17;
T_12.14 ;
    %pushi/vec4 79, 0, 7;
    %store/vec4 v0000000000917890_0, 0, 7;
    %jmp T_12.17;
T_12.15 ;
    %pushi/vec4 71, 0, 7;
    %store/vec4 v0000000000917890_0, 0, 7;
    %jmp T_12.17;
T_12.17 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_00000000000278c0;
T_13 ;
    %wait E_00000000008b9750;
    %load/vec4 v0000000000917bb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000000000918010_0, 0, 7;
    %jmp T_13.17;
T_13.0 ;
    %pushi/vec4 126, 0, 7;
    %store/vec4 v0000000000918010_0, 0, 7;
    %jmp T_13.17;
T_13.1 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v0000000000918010_0, 0, 7;
    %jmp T_13.17;
T_13.2 ;
    %pushi/vec4 109, 0, 7;
    %store/vec4 v0000000000918010_0, 0, 7;
    %jmp T_13.17;
T_13.3 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v0000000000918010_0, 0, 7;
    %jmp T_13.17;
T_13.4 ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0000000000918010_0, 0, 7;
    %jmp T_13.17;
T_13.5 ;
    %pushi/vec4 91, 0, 7;
    %store/vec4 v0000000000918010_0, 0, 7;
    %jmp T_13.17;
T_13.6 ;
    %pushi/vec4 95, 0, 7;
    %store/vec4 v0000000000918010_0, 0, 7;
    %jmp T_13.17;
T_13.7 ;
    %pushi/vec4 112, 0, 7;
    %store/vec4 v0000000000918010_0, 0, 7;
    %jmp T_13.17;
T_13.8 ;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v0000000000918010_0, 0, 7;
    %jmp T_13.17;
T_13.9 ;
    %pushi/vec4 123, 0, 7;
    %store/vec4 v0000000000918010_0, 0, 7;
    %jmp T_13.17;
T_13.10 ;
    %pushi/vec4 119, 0, 7;
    %store/vec4 v0000000000918010_0, 0, 7;
    %jmp T_13.17;
T_13.11 ;
    %pushi/vec4 31, 0, 7;
    %store/vec4 v0000000000918010_0, 0, 7;
    %jmp T_13.17;
T_13.12 ;
    %pushi/vec4 78, 0, 7;
    %store/vec4 v0000000000918010_0, 0, 7;
    %jmp T_13.17;
T_13.13 ;
    %pushi/vec4 61, 0, 7;
    %store/vec4 v0000000000918010_0, 0, 7;
    %jmp T_13.17;
T_13.14 ;
    %pushi/vec4 79, 0, 7;
    %store/vec4 v0000000000918010_0, 0, 7;
    %jmp T_13.17;
T_13.15 ;
    %pushi/vec4 71, 0, 7;
    %store/vec4 v0000000000918010_0, 0, 7;
    %jmp T_13.17;
T_13.17 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000000000872eb0;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000009193a0_0, 0;
T_14.0 ;
    %delay 10000, 0;
    %load/vec4 v00000000009193a0_0;
    %inv;
    %assign/vec4 v00000000009193a0_0, 0;
    %jmp T_14.0;
    %end;
    .thread T_14;
    .scope S_0000000000872eb0;
T_15 ;
    %vpi_call 2 20 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 21 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000000872eb0 {0 0 0};
    %delay 1000000, 0;
    %vpi_call 2 23 "$finish" {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "CPU_tb.v";
    "./CPU.v";
    "./register8.v";
    "./register4.v";
    "./ALU.v";
    "./IC.v";
    "./PC.v";
    "./RAM.v";
    "./bcd2disp.v";
    "./tristateBuff.v";
    "./triBuff4.v";
