// Seed: 1718045825
module module_0 (
    input tri0 id_0,
    output tri0 id_1,
    output tri1 id_2,
    output wor id_3,
    output tri id_4,
    input supply0 id_5,
    input wire id_6,
    input wand id_7,
    input tri1 id_8,
    output wand id_9,
    output tri0 id_10,
    output wand id_11,
    input tri id_12,
    output wire id_13
);
  uwire id_15, id_16;
  wire id_17;
  assign id_15 = id_15#(.id_0(1 == id_6)) - "";
endmodule
module module_1 (
    output wire id_0,
    input wand id_1,
    input supply1 id_2
);
  assign id_0 = id_1 || 1 || 1'h0;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_2,
      id_2,
      id_2,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0
  );
  assign modCall_1.id_7 = 0;
endmodule
