// Seed: 3416926039
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    module_0
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input  uwire id_0,
    input  wand  id_1,
    output wand  id_2
    , id_4
);
  assign id_2 = 1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  generate
    genvar id_5;
  endgenerate
endmodule
module module_0 (
    input supply0 id_0,
    input tri1 id_1,
    input supply0 id_2,
    output tri id_3,
    input tri1 id_4,
    output tri id_5,
    input uwire id_6,
    output supply0 module_2,
    output uwire id_8,
    output supply0 id_9
    , id_24,
    output tri1 id_10,
    input wor id_11,
    input uwire id_12,
    input tri0 id_13,
    output tri id_14,
    input tri id_15,
    input tri0 id_16,
    output uwire id_17,
    input supply0 id_18,
    input supply1 id_19,
    output supply1 id_20,
    output wor id_21,
    output tri0 id_22
);
  assign id_7 = id_16;
  nor primCall (id_9, id_15, id_6, id_11, id_24, id_2, id_13, id_0, id_4, id_1, id_18);
  assign id_22.id_0 = id_15;
  module_0 modCall_1 (
      id_24,
      id_24,
      id_24,
      id_24,
      id_24
  );
endmodule
