ISim log file
Running: /home/csmajs/wbi002/cs161l_lab5/cs161_processor_testbench_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb /home/csmajs/wbi002/cs161l_lab5/cs161_processor_testbench_isim_beh.wdb 
ISim P.68d (signature 0xfbc00daa)
----------------------------------------------------------------------
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@elguapo.cs.ucr.edu'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING: File "/home/csmajs/wbi002/cs161l_lab5/processor.v" Line 36.  For instance uut/control_unit_inst/, width 2 of formal port alu_op is not equal to width 1 of actual signal alu_op.
WARNING: File "/home/csmajs/wbi002/cs161l_lab5/processor.v" Line 36.  For instance uut/alu_control_inst/, width 2 of formal port alu_op is not equal to width 1 of actual signal alu_op.
WARNING: File "/home/csmajs/wbi002/cs161l_lab5/datapath.v" Line 83.  For instance datapth_inst/alu_inst/, width 32 of formal port channel_b_in is not equal to width 1 of actual signal alu_mux_line.
WARNING: File "/home/csmajs/wbi002/cs161l_lab5/datapath.v" Line 70.  For instance datapth_inst/alu_inst/, width 1 of formal port zero_out is not equal to width 32 of actual signal zero_out_line.
WARNING: File "/home/csmajs/wbi002/cs161l_lab5/datapath.v" Line 76.  For instance datapth_inst/cpu_memory_inst/, width 8 of formal port instr_read_address is not equal to width 32 of actual variable current_prog_count. 
WARNING: File "/home/csmajs/wbi002/cs161l_lab5/datapath.v" Line 66.  For instance datapth_inst/cpu_memory_inst/, width 8 of formal port data_address is not equal to width 32 of actual signal alu_result_line.
WARNING: For instance datapth_inst/write_reg_mux/, width 32 of formal port datain1 is not equal to width 5 of actual.
WARNING: For instance datapth_inst/write_reg_mux/, width 32 of formal port datain2 is not equal to width 1 of actual.
WARNING: File "/home/csmajs/wbi002/cs161l_lab5/datapath.v" Line 64.  For instance datapth_inst/write_reg_mux/, width 32 of formal port data_out is not equal to width 5 of actual signal write_reg_line.
WARNING: File "/home/csmajs/wbi002/cs161l_lab5/processor.v" Line 40.  For instance uut/datapth_inst/, width 4 of formal port alu_op is not equal to width 1 of actual signal alu_control_out.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
Current prog is          0
PC_in_line          x
Current prog is          x
PC_in_line          4
Current prog is          4
PC_in_line          x
Current prog is          x
PC_in_line          8
Current prog is          8
PC_in_line          x
Current prog is          x
PC_in_line         12
Current prog is         12
PC_in_line          x
Current prog is          x
PC_in_line         16
Current prog is         16
PC_in_line          x
Current prog is          x
PC_in_line         20
Current prog is         20
PC_in_line          x
Current prog is          x
PC_in_line         24
Current prog is         24
PC_in_line          x
Current prog is          x
PC_in_line         28
Current prog is         28
PC_in_line          x
Current prog is          x
PC_in_line         32
Current prog is         32
PC_in_line          x
Current prog is          x
PC_in_line         36
Current prog is         36
PC_in_line          x
Current prog is          x
PC_in_line         40
Current prog is         40
PC_in_line          x
Current prog is          x
PC_in_line         44
Current prog is         44
PC_in_line          x
Current prog is          x
PC_in_line         48
Current prog is         48
PC_in_line          x
ISim P.68d (signature 0xfbc00daa)
----------------------------------------------------------------------
INFO:Security:50 - The XILINXD_LICENSE_FILE environment variable is set to '2100@elguapo.cs.ucr.edu'.
INFO:Security:53 - The LM_LICENSE_FILE environment variable is not set.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
WARNING: File "/home/csmajs/wbi002/cs161l_lab5/processor.v" Line 36.  For instance uut/control_unit_inst/, width 2 of formal port alu_op is not equal to width 1 of actual signal alu_op.
WARNING: File "/home/csmajs/wbi002/cs161l_lab5/processor.v" Line 36.  For instance uut/alu_control_inst/, width 2 of formal port alu_op is not equal to width 1 of actual signal alu_op.
WARNING: File "/home/csmajs/wbi002/cs161l_lab5/datapath.v" Line 87.  For instance datapth_inst/alu_inst/, width 32 of formal port channel_b_in is not equal to width 1 of actual signal alu_mux_line.
WARNING: File "/home/csmajs/wbi002/cs161l_lab5/datapath.v" Line 70.  For instance datapth_inst/alu_inst/, width 1 of formal port zero_out is not equal to width 32 of actual signal zero_out_line.
WARNING: For instance datapth_inst/write_reg_mux/, width 32 of formal port datain1 is not equal to width 5 of actual.
WARNING: For instance datapth_inst/write_reg_mux/, width 32 of formal port datain2 is not equal to width 1 of actual.
WARNING: File "/home/csmajs/wbi002/cs161l_lab5/datapath.v" Line 64.  For instance datapth_inst/write_reg_mux/, width 32 of formal port data_out is not equal to width 5 of actual signal write_reg_line.
WARNING: File "/home/csmajs/wbi002/cs161l_lab5/processor.v" Line 40.  For instance uut/datapth_inst/, width 4 of formal port alu_op is not equal to width 1 of actual signal alu_control_out.
# run 1000 ns
Simulator is doing circuit initialization process.
ERROR: In process datapath.vCont_80_1 
 FATAL ERROR:ISim: This application has discovered an exceptional condition from which it cannot recover. Process will terminate. To search for possible resolutions to this issue, refer to the Xilinx answer database by going to http://www.xilinx.com/support/answers/index.htm and search with keywords 'ISim' and 'FATAL ERROR'. For technical support on this issue, please open a WebCase with this project attached at http://www.xilinx.com/support.
INFO: Simulator is stopped.
# exit 0
