
/*******************************************************************
*
* CAUTION: This file is automatically generated by HSM.
* Version: 
* DO NOT EDIT.
*
*  v (64-bit)
SW Build (by ) on 
Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
* 
* Description: Driver configuration
*
*******************************************************************/

#include "xparameters.h"
#include "xaxivdma.h"

/*
* The configuration table for devices
*/

XAxiVdma_Config XAxiVdma_ConfigTable[] =
{
	{
		XPAR_BGE_UNIT_MOG_VDMA_DEVICE_ID,
		XPAR_BGE_UNIT_MOG_VDMA_BASEADDR,
		XPAR_BGE_UNIT_MOG_VDMA_NUM_FSTORES,
		XPAR_BGE_UNIT_MOG_VDMA_INCLUDE_MM2S,
		XPAR_BGE_UNIT_MOG_VDMA_INCLUDE_MM2S_DRE,
		XPAR_BGE_UNIT_MOG_VDMA_M_AXI_MM2S_DATA_WIDTH,
		XPAR_BGE_UNIT_MOG_VDMA_INCLUDE_S2MM,
		XPAR_BGE_UNIT_MOG_VDMA_INCLUDE_S2MM_DRE,
		XPAR_BGE_UNIT_MOG_VDMA_M_AXI_S2MM_DATA_WIDTH,
		XPAR_BGE_UNIT_MOG_VDMA_INCLUDE_SG,
		XPAR_BGE_UNIT_MOG_VDMA_ENABLE_VIDPRMTR_READS,
		XPAR_BGE_UNIT_MOG_VDMA_USE_FSYNC,
		XPAR_BGE_UNIT_MOG_VDMA_FLUSH_ON_FSYNC,
		XPAR_BGE_UNIT_MOG_VDMA_MM2S_LINEBUFFER_DEPTH,
		XPAR_BGE_UNIT_MOG_VDMA_S2MM_LINEBUFFER_DEPTH,
		XPAR_BGE_UNIT_MOG_VDMA_MM2S_GENLOCK_MODE,
		XPAR_BGE_UNIT_MOG_VDMA_S2MM_GENLOCK_MODE,
		XPAR_BGE_UNIT_MOG_VDMA_INCLUDE_INTERNAL_GENLOCK,
		XPAR_BGE_UNIT_MOG_VDMA_S2MM_SOF_ENABLE,
		XPAR_BGE_UNIT_MOG_VDMA_M_AXIS_MM2S_TDATA_WIDTH,
		XPAR_BGE_UNIT_MOG_VDMA_S_AXIS_S2MM_TDATA_WIDTH,
		XPAR_BGE_UNIT_MOG_VDMA_ENABLE_DEBUG_INFO_1,
		XPAR_BGE_UNIT_MOG_VDMA_ENABLE_DEBUG_INFO_5,
		XPAR_BGE_UNIT_MOG_VDMA_ENABLE_DEBUG_INFO_6,
		XPAR_BGE_UNIT_MOG_VDMA_ENABLE_DEBUG_INFO_7,
		XPAR_BGE_UNIT_MOG_VDMA_ENABLE_DEBUG_INFO_9,
		XPAR_BGE_UNIT_MOG_VDMA_ENABLE_DEBUG_INFO_13,
		XPAR_BGE_UNIT_MOG_VDMA_ENABLE_DEBUG_INFO_14,
		XPAR_BGE_UNIT_MOG_VDMA_ENABLE_DEBUG_INFO_15,
		XPAR_BGE_UNIT_MOG_VDMA_ENABLE_DEBUG_ALL
	},
	{
		XPAR_VIDEO_OVERLAY_UNIT_VOVRLY_VDMA_DEVICE_ID,
		XPAR_VIDEO_OVERLAY_UNIT_VOVRLY_VDMA_BASEADDR,
		XPAR_VIDEO_OVERLAY_UNIT_VOVRLY_VDMA_NUM_FSTORES,
		XPAR_VIDEO_OVERLAY_UNIT_VOVRLY_VDMA_INCLUDE_MM2S,
		XPAR_VIDEO_OVERLAY_UNIT_VOVRLY_VDMA_INCLUDE_MM2S_DRE,
		XPAR_VIDEO_OVERLAY_UNIT_VOVRLY_VDMA_M_AXI_MM2S_DATA_WIDTH,
		XPAR_VIDEO_OVERLAY_UNIT_VOVRLY_VDMA_INCLUDE_S2MM,
		XPAR_VIDEO_OVERLAY_UNIT_VOVRLY_VDMA_INCLUDE_S2MM_DRE,
		XPAR_VIDEO_OVERLAY_UNIT_VOVRLY_VDMA_M_AXI_S2MM_DATA_WIDTH,
		XPAR_VIDEO_OVERLAY_UNIT_VOVRLY_VDMA_INCLUDE_SG,
		XPAR_VIDEO_OVERLAY_UNIT_VOVRLY_VDMA_ENABLE_VIDPRMTR_READS,
		XPAR_VIDEO_OVERLAY_UNIT_VOVRLY_VDMA_USE_FSYNC,
		XPAR_VIDEO_OVERLAY_UNIT_VOVRLY_VDMA_FLUSH_ON_FSYNC,
		XPAR_VIDEO_OVERLAY_UNIT_VOVRLY_VDMA_MM2S_LINEBUFFER_DEPTH,
		XPAR_VIDEO_OVERLAY_UNIT_VOVRLY_VDMA_S2MM_LINEBUFFER_DEPTH,
		XPAR_VIDEO_OVERLAY_UNIT_VOVRLY_VDMA_MM2S_GENLOCK_MODE,
		XPAR_VIDEO_OVERLAY_UNIT_VOVRLY_VDMA_S2MM_GENLOCK_MODE,
		XPAR_VIDEO_OVERLAY_UNIT_VOVRLY_VDMA_INCLUDE_INTERNAL_GENLOCK,
		XPAR_VIDEO_OVERLAY_UNIT_VOVRLY_VDMA_S2MM_SOF_ENABLE,
		XPAR_VIDEO_OVERLAY_UNIT_VOVRLY_VDMA_M_AXIS_MM2S_TDATA_WIDTH,
		XPAR_VIDEO_OVERLAY_UNIT_VOVRLY_VDMA_S_AXIS_S2MM_TDATA_WIDTH,
		XPAR_VIDEO_OVERLAY_UNIT_VOVRLY_VDMA_ENABLE_DEBUG_INFO_1,
		XPAR_VIDEO_OVERLAY_UNIT_VOVRLY_VDMA_ENABLE_DEBUG_INFO_5,
		XPAR_VIDEO_OVERLAY_UNIT_VOVRLY_VDMA_ENABLE_DEBUG_INFO_6,
		XPAR_VIDEO_OVERLAY_UNIT_VOVRLY_VDMA_ENABLE_DEBUG_INFO_7,
		XPAR_VIDEO_OVERLAY_UNIT_VOVRLY_VDMA_ENABLE_DEBUG_INFO_9,
		XPAR_VIDEO_OVERLAY_UNIT_VOVRLY_VDMA_ENABLE_DEBUG_INFO_13,
		XPAR_VIDEO_OVERLAY_UNIT_VOVRLY_VDMA_ENABLE_DEBUG_INFO_14,
		XPAR_VIDEO_OVERLAY_UNIT_VOVRLY_VDMA_ENABLE_DEBUG_INFO_15,
		XPAR_VIDEO_OVERLAY_UNIT_VOVRLY_VDMA_ENABLE_DEBUG_ALL
	},
	{
		XPAR_YCBCR2MEM_UNIT_YCBCR_VDMA_DEVICE_ID,
		XPAR_YCBCR2MEM_UNIT_YCBCR_VDMA_BASEADDR,
		XPAR_YCBCR2MEM_UNIT_YCBCR_VDMA_NUM_FSTORES,
		XPAR_YCBCR2MEM_UNIT_YCBCR_VDMA_INCLUDE_MM2S,
		XPAR_YCBCR2MEM_UNIT_YCBCR_VDMA_INCLUDE_MM2S_DRE,
		XPAR_YCBCR2MEM_UNIT_YCBCR_VDMA_M_AXI_MM2S_DATA_WIDTH,
		XPAR_YCBCR2MEM_UNIT_YCBCR_VDMA_INCLUDE_S2MM,
		XPAR_YCBCR2MEM_UNIT_YCBCR_VDMA_INCLUDE_S2MM_DRE,
		XPAR_YCBCR2MEM_UNIT_YCBCR_VDMA_M_AXI_S2MM_DATA_WIDTH,
		XPAR_YCBCR2MEM_UNIT_YCBCR_VDMA_INCLUDE_SG,
		XPAR_YCBCR2MEM_UNIT_YCBCR_VDMA_ENABLE_VIDPRMTR_READS,
		XPAR_YCBCR2MEM_UNIT_YCBCR_VDMA_USE_FSYNC,
		XPAR_YCBCR2MEM_UNIT_YCBCR_VDMA_FLUSH_ON_FSYNC,
		XPAR_YCBCR2MEM_UNIT_YCBCR_VDMA_MM2S_LINEBUFFER_DEPTH,
		XPAR_YCBCR2MEM_UNIT_YCBCR_VDMA_S2MM_LINEBUFFER_DEPTH,
		XPAR_YCBCR2MEM_UNIT_YCBCR_VDMA_MM2S_GENLOCK_MODE,
		XPAR_YCBCR2MEM_UNIT_YCBCR_VDMA_S2MM_GENLOCK_MODE,
		XPAR_YCBCR2MEM_UNIT_YCBCR_VDMA_INCLUDE_INTERNAL_GENLOCK,
		XPAR_YCBCR2MEM_UNIT_YCBCR_VDMA_S2MM_SOF_ENABLE,
		XPAR_YCBCR2MEM_UNIT_YCBCR_VDMA_M_AXIS_MM2S_TDATA_WIDTH,
		XPAR_YCBCR2MEM_UNIT_YCBCR_VDMA_S_AXIS_S2MM_TDATA_WIDTH,
		XPAR_YCBCR2MEM_UNIT_YCBCR_VDMA_ENABLE_DEBUG_INFO_1,
		XPAR_YCBCR2MEM_UNIT_YCBCR_VDMA_ENABLE_DEBUG_INFO_5,
		XPAR_YCBCR2MEM_UNIT_YCBCR_VDMA_ENABLE_DEBUG_INFO_6,
		XPAR_YCBCR2MEM_UNIT_YCBCR_VDMA_ENABLE_DEBUG_INFO_7,
		XPAR_YCBCR2MEM_UNIT_YCBCR_VDMA_ENABLE_DEBUG_INFO_9,
		XPAR_YCBCR2MEM_UNIT_YCBCR_VDMA_ENABLE_DEBUG_INFO_13,
		XPAR_YCBCR2MEM_UNIT_YCBCR_VDMA_ENABLE_DEBUG_INFO_14,
		XPAR_YCBCR2MEM_UNIT_YCBCR_VDMA_ENABLE_DEBUG_INFO_15,
		XPAR_YCBCR2MEM_UNIT_YCBCR_VDMA_ENABLE_DEBUG_ALL
	}
};


