Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Jan 24 10:51:00 2024
| Host         : Lenovo-Jochem running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       296         
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
DPIR-1     Warning           Asynchronous driver check                                         32          
LUTAR-1    Warning           LUT drives async reset alert                                      2           
TIMING-20  Warning           Non-clocked latch                                                 34          
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (367)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (503)
5. checking no_input_delay (11)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (367)
--------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: controllers_choice_1[0] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: controllers_choice_1[1] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: controllers_choice_2[0] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: controllers_choice_2[1] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: enable (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There are 243 register/latch pins with no clock driven by root clock pin: design_1_i/beeld_generator_0/U0/clk25_reg/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: design_1_i/clk_divider_0/U0/clk_out_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (503)
--------------------------------------------------
 There are 503 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.693        0.000                      0                  335        0.180        0.000                      0                  335        2.000        0.000                       0                   188  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
sys_clock                        {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0  {0.000 5.000}        10.000          100.000         
  clk_out2_design_1_clk_wiz_0_0  {0.000 10.000}       20.000          50.000          
  clkfbout_design_1_clk_wiz_0_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0        4.693        0.000                      0                  334        0.180        0.000                      0                  334        4.500        0.000                       0                   181  
  clk_out2_design_1_clk_wiz_0_0       16.708        0.000                      0                    1        0.996        0.000                      0                    1        9.500        0.000                       0                     3  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                                                                                       
(none)                         clk_out1_design_1_clk_wiz_0_0                                 
(none)                         clkfbout_design_1_clk_wiz_0_0                                 
(none)                                                        clk_out1_design_1_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.693ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.693ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.783ns  (logic 0.828ns (17.311%)  route 3.955ns (82.689%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.626ns = ( 8.374 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.999ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.717    -0.999    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_in
    SLICE_X81Y87         FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.543 f  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[19]/Q
                         net (fo=2, routed)           1.004     0.461    design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[19]
    SLICE_X80Y87         LUT4 (Prop_lut4_I1_O)        0.124     0.585 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_7/O
                         net (fo=1, routed)           0.965     1.550    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_7_n_0
    SLICE_X80Y85         LUT5 (Prop_lut5_I1_O)        0.124     1.674 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_3/O
                         net (fo=2, routed)           0.582     2.256    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_3_n_0
    SLICE_X80Y83         LUT3 (Prop_lut3_I2_O)        0.124     2.380 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          1.404     3.784    design_1_i/ontvangen_controllers/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X81Y90         FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.543     8.374    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_in
    SLICE_X81Y90         FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[28]/C
                         clock pessimism              0.604     8.978    
                         clock uncertainty           -0.072     8.906    
    SLICE_X81Y90         FDRE (Setup_fdre_C_R)       -0.429     8.477    design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[28]
  -------------------------------------------------------------------
                         required time                          8.477    
                         arrival time                          -3.784    
  -------------------------------------------------------------------
                         slack                                  4.693    

Slack (MET) :             4.693ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.783ns  (logic 0.828ns (17.311%)  route 3.955ns (82.689%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.626ns = ( 8.374 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.999ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.717    -0.999    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_in
    SLICE_X81Y87         FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.543 f  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[19]/Q
                         net (fo=2, routed)           1.004     0.461    design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[19]
    SLICE_X80Y87         LUT4 (Prop_lut4_I1_O)        0.124     0.585 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_7/O
                         net (fo=1, routed)           0.965     1.550    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_7_n_0
    SLICE_X80Y85         LUT5 (Prop_lut5_I1_O)        0.124     1.674 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_3/O
                         net (fo=2, routed)           0.582     2.256    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_3_n_0
    SLICE_X80Y83         LUT3 (Prop_lut3_I2_O)        0.124     2.380 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          1.404     3.784    design_1_i/ontvangen_controllers/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X81Y90         FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.543     8.374    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_in
    SLICE_X81Y90         FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[29]/C
                         clock pessimism              0.604     8.978    
                         clock uncertainty           -0.072     8.906    
    SLICE_X81Y90         FDRE (Setup_fdre_C_R)       -0.429     8.477    design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[29]
  -------------------------------------------------------------------
                         required time                          8.477    
                         arrival time                          -3.784    
  -------------------------------------------------------------------
                         slack                                  4.693    

Slack (MET) :             4.693ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.783ns  (logic 0.828ns (17.311%)  route 3.955ns (82.689%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.626ns = ( 8.374 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.999ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.717    -0.999    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_in
    SLICE_X81Y87         FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.543 f  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[19]/Q
                         net (fo=2, routed)           1.004     0.461    design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[19]
    SLICE_X80Y87         LUT4 (Prop_lut4_I1_O)        0.124     0.585 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_7/O
                         net (fo=1, routed)           0.965     1.550    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_7_n_0
    SLICE_X80Y85         LUT5 (Prop_lut5_I1_O)        0.124     1.674 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_3/O
                         net (fo=2, routed)           0.582     2.256    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_3_n_0
    SLICE_X80Y83         LUT3 (Prop_lut3_I2_O)        0.124     2.380 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          1.404     3.784    design_1_i/ontvangen_controllers/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X81Y90         FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.543     8.374    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_in
    SLICE_X81Y90         FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[30]/C
                         clock pessimism              0.604     8.978    
                         clock uncertainty           -0.072     8.906    
    SLICE_X81Y90         FDRE (Setup_fdre_C_R)       -0.429     8.477    design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[30]
  -------------------------------------------------------------------
                         required time                          8.477    
                         arrival time                          -3.784    
  -------------------------------------------------------------------
                         slack                                  4.693    

Slack (MET) :             4.693ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.783ns  (logic 0.828ns (17.311%)  route 3.955ns (82.689%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.626ns = ( 8.374 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.999ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.717    -0.999    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_in
    SLICE_X81Y87         FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.543 f  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[19]/Q
                         net (fo=2, routed)           1.004     0.461    design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[19]
    SLICE_X80Y87         LUT4 (Prop_lut4_I1_O)        0.124     0.585 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_7/O
                         net (fo=1, routed)           0.965     1.550    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_7_n_0
    SLICE_X80Y85         LUT5 (Prop_lut5_I1_O)        0.124     1.674 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_3/O
                         net (fo=2, routed)           0.582     2.256    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_3_n_0
    SLICE_X80Y83         LUT3 (Prop_lut3_I2_O)        0.124     2.380 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          1.404     3.784    design_1_i/ontvangen_controllers/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X81Y90         FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.543     8.374    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_in
    SLICE_X81Y90         FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[31]/C
                         clock pessimism              0.604     8.978    
                         clock uncertainty           -0.072     8.906    
    SLICE_X81Y90         FDRE (Setup_fdre_C_R)       -0.429     8.477    design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[31]
  -------------------------------------------------------------------
                         required time                          8.477    
                         arrival time                          -3.784    
  -------------------------------------------------------------------
                         slack                                  4.693    

Slack (MET) :             4.984ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.493ns  (logic 0.828ns (18.430%)  route 3.665ns (81.570%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.626ns = ( 8.374 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.999ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.717    -0.999    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_in
    SLICE_X81Y87         FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.543 f  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[19]/Q
                         net (fo=2, routed)           1.004     0.461    design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[19]
    SLICE_X80Y87         LUT4 (Prop_lut4_I1_O)        0.124     0.585 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_7/O
                         net (fo=1, routed)           0.965     1.550    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_7_n_0
    SLICE_X80Y85         LUT5 (Prop_lut5_I1_O)        0.124     1.674 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_3/O
                         net (fo=2, routed)           0.582     2.256    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_3_n_0
    SLICE_X80Y83         LUT3 (Prop_lut3_I2_O)        0.124     2.380 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          1.114     3.493    design_1_i/ontvangen_controllers/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X81Y89         FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.543     8.374    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_in
    SLICE_X81Y89         FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[24]/C
                         clock pessimism              0.604     8.978    
                         clock uncertainty           -0.072     8.906    
    SLICE_X81Y89         FDRE (Setup_fdre_C_R)       -0.429     8.477    design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[24]
  -------------------------------------------------------------------
                         required time                          8.477    
                         arrival time                          -3.493    
  -------------------------------------------------------------------
                         slack                                  4.984    

Slack (MET) :             4.984ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.493ns  (logic 0.828ns (18.430%)  route 3.665ns (81.570%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.626ns = ( 8.374 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.999ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.717    -0.999    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_in
    SLICE_X81Y87         FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.543 f  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[19]/Q
                         net (fo=2, routed)           1.004     0.461    design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[19]
    SLICE_X80Y87         LUT4 (Prop_lut4_I1_O)        0.124     0.585 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_7/O
                         net (fo=1, routed)           0.965     1.550    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_7_n_0
    SLICE_X80Y85         LUT5 (Prop_lut5_I1_O)        0.124     1.674 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_3/O
                         net (fo=2, routed)           0.582     2.256    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_3_n_0
    SLICE_X80Y83         LUT3 (Prop_lut3_I2_O)        0.124     2.380 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          1.114     3.493    design_1_i/ontvangen_controllers/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X81Y89         FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.543     8.374    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_in
    SLICE_X81Y89         FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[25]/C
                         clock pessimism              0.604     8.978    
                         clock uncertainty           -0.072     8.906    
    SLICE_X81Y89         FDRE (Setup_fdre_C_R)       -0.429     8.477    design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[25]
  -------------------------------------------------------------------
                         required time                          8.477    
                         arrival time                          -3.493    
  -------------------------------------------------------------------
                         slack                                  4.984    

Slack (MET) :             4.984ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.493ns  (logic 0.828ns (18.430%)  route 3.665ns (81.570%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.626ns = ( 8.374 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.999ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.717    -0.999    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_in
    SLICE_X81Y87         FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.543 f  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[19]/Q
                         net (fo=2, routed)           1.004     0.461    design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[19]
    SLICE_X80Y87         LUT4 (Prop_lut4_I1_O)        0.124     0.585 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_7/O
                         net (fo=1, routed)           0.965     1.550    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_7_n_0
    SLICE_X80Y85         LUT5 (Prop_lut5_I1_O)        0.124     1.674 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_3/O
                         net (fo=2, routed)           0.582     2.256    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_3_n_0
    SLICE_X80Y83         LUT3 (Prop_lut3_I2_O)        0.124     2.380 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          1.114     3.493    design_1_i/ontvangen_controllers/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X81Y89         FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.543     8.374    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_in
    SLICE_X81Y89         FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[26]/C
                         clock pessimism              0.604     8.978    
                         clock uncertainty           -0.072     8.906    
    SLICE_X81Y89         FDRE (Setup_fdre_C_R)       -0.429     8.477    design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[26]
  -------------------------------------------------------------------
                         required time                          8.477    
                         arrival time                          -3.493    
  -------------------------------------------------------------------
                         slack                                  4.984    

Slack (MET) :             4.984ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.493ns  (logic 0.828ns (18.430%)  route 3.665ns (81.570%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.626ns = ( 8.374 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.999ns
    Clock Pessimism Removal (CPR):    0.604ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.717    -0.999    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_in
    SLICE_X81Y87         FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y87         FDRE (Prop_fdre_C_Q)         0.456    -0.543 f  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[19]/Q
                         net (fo=2, routed)           1.004     0.461    design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[19]
    SLICE_X80Y87         LUT4 (Prop_lut4_I1_O)        0.124     0.585 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_7/O
                         net (fo=1, routed)           0.965     1.550    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_7_n_0
    SLICE_X80Y85         LUT5 (Prop_lut5_I1_O)        0.124     1.674 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_3/O
                         net (fo=2, routed)           0.582     2.256    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_3_n_0
    SLICE_X80Y83         LUT3 (Prop_lut3_I2_O)        0.124     2.380 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count[0]_i_1/O
                         net (fo=32, routed)          1.114     3.493    design_1_i/ontvangen_controllers/clk_divider_0/U0/count[0]_i_1_n_0
    SLICE_X81Y89         FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.543     8.374    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_in
    SLICE_X81Y89         FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[27]/C
                         clock pessimism              0.604     8.978    
                         clock uncertainty           -0.072     8.906    
    SLICE_X81Y89         FDRE (Setup_fdre_C_R)       -0.429     8.477    design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[27]
  -------------------------------------------------------------------
                         required time                          8.477    
                         arrival time                          -3.493    
  -------------------------------------------------------------------
                         slack                                  4.984    

Slack (MET) :             5.034ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.442ns  (logic 0.966ns (21.745%)  route 3.476ns (78.255%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 8.511 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.857    -0.859    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X110Y66        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y66        FDRE (Prop_fdre_C_Q)         0.419    -0.440 f  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/Q
                         net (fo=7, routed)           0.848     0.408    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]
    SLICE_X110Y65        LUT6 (Prop_lut6_I0_O)        0.299     0.707 f  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_3/O
                         net (fo=1, routed)           0.433     1.140    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_3_n_0
    SLICE_X110Y65        LUT5 (Prop_lut5_I4_O)        0.124     1.264 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_2/O
                         net (fo=3, routed)           1.101     2.365    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_2_n_0
    SLICE_X104Y69        LUT3 (Prop_lut3_I0_O)        0.124     2.489 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count[9]_i_1/O
                         net (fo=10, routed)          1.094     3.583    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count[9]_i_1_n_0
    SLICE_X110Y65        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.680     8.511    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X110Y65        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[7]/C
                         clock pessimism              0.607     9.118    
                         clock uncertainty           -0.072     9.046    
    SLICE_X110Y65        FDRE (Setup_fdre_C_R)       -0.429     8.617    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.617    
                         arrival time                          -3.583    
  -------------------------------------------------------------------
                         slack                                  5.034    

Slack (MET) :             5.034ns  (required time - arrival time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.442ns  (logic 0.966ns (21.745%)  route 3.476ns (78.255%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 8.511 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.859ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.857    -0.859    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X110Y66        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y66        FDRE (Prop_fdre_C_Q)         0.419    -0.440 f  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]/Q
                         net (fo=7, routed)           0.848     0.408    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[1]
    SLICE_X110Y65        LUT6 (Prop_lut6_I0_O)        0.299     0.707 f  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_3/O
                         net (fo=1, routed)           0.433     1.140    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_3_n_0
    SLICE_X110Y65        LUT5 (Prop_lut5_I4_O)        0.124     1.264 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_2/O
                         net (fo=3, routed)           1.101     2.365    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final[9]_i_2_n_0
    SLICE_X104Y69        LUT3 (Prop_lut3_I0_O)        0.124     2.489 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count[9]_i_1/O
                         net (fo=10, routed)          1.094     3.583    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count[9]_i_1_n_0
    SLICE_X110Y65        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.680     8.511    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X110Y65        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[8]/C
                         clock pessimism              0.607     9.118    
                         clock uncertainty           -0.072     9.046    
    SLICE_X110Y65        FDRE (Setup_fdre_C_R)       -0.429     8.617    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.617    
                         arrival time                          -3.583    
  -------------------------------------------------------------------
                         slack                                  5.034    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.089%)  route 0.075ns (36.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.599    -0.632    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X103Y70        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y70        FDRE (Prop_fdre_C_Q)         0.128    -0.504 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[8]/Q
                         net (fo=3, routed)           0.075    -0.430    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[8]
    SLICE_X102Y70        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.867    -0.873    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X102Y70        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[8]/C
                         clock pessimism              0.253    -0.619    
    SLICE_X102Y70        FDRE (Hold_fdre_C_D)         0.010    -0.609    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[8]
  -------------------------------------------------------------------
                         required time                          0.609    
                         arrival time                          -0.430    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/freq_in_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_detected_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.600    -0.631    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X104Y69        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/freq_in_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y69        FDRE (Prop_fdre_C_Q)         0.148    -0.483 f  design_1_i/ontvangen_controllers/controller_inductief_0/U0/freq_in_r_reg/Q
                         net (fo=1, routed)           0.059    -0.424    design_1_i/ontvangen_controllers/controller_inductief_0/U0/freq_in_r
    SLICE_X104Y69        LUT2 (Prop_lut2_I1_O)        0.098    -0.326 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_detected_i_1/O
                         net (fo=1, routed)           0.000    -0.326    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_detected0
    SLICE_X104Y69        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_detected_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.869    -0.871    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X104Y69        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_detected_reg/C
                         clock pessimism              0.239    -0.631    
    SLICE_X104Y69        FDRE (Hold_fdre_C_D)         0.120    -0.511    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_detected_reg
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.599    -0.632    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X103Y70        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y70        FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[9]/Q
                         net (fo=2, routed)           0.127    -0.364    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[9]
    SLICE_X102Y70        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.867    -0.873    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X102Y70        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[9]/C
                         clock pessimism              0.253    -0.619    
    SLICE_X102Y70        FDRE (Hold_fdre_C_D)         0.064    -0.555    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[9]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.714%)  route 0.148ns (51.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.599    -0.632    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X103Y70        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y70        FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[6]/Q
                         net (fo=5, routed)           0.148    -0.343    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[6]
    SLICE_X102Y70        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.867    -0.873    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X102Y70        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[6]/C
                         clock pessimism              0.253    -0.619    
    SLICE_X102Y70        FDRE (Hold_fdre_C_D)         0.076    -0.543    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[6]
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.227ns (74.785%)  route 0.077ns (25.215%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.632    -0.599    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X110Y65        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y65        FDRE (Prop_fdre_C_Q)         0.128    -0.471 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[8]/Q
                         net (fo=3, routed)           0.077    -0.395    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[8]
    SLICE_X110Y65        LUT6 (Prop_lut6_I5_O)        0.099    -0.296 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.296    design_1_i/ontvangen_controllers/controller_inductief_0/U0/plusOp[9]
    SLICE_X110Y65        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.902    -0.838    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X110Y65        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[9]/C
                         clock pessimism              0.238    -0.599    
    SLICE_X110Y65        FDRE (Hold_fdre_C_D)         0.092    -0.507    design_1_i/ontvangen_controllers/controller_inductief_0/U0/timing_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.164ns (52.345%)  route 0.149ns (47.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.599    -0.632    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X104Y70        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y70        FDRE (Prop_fdre_C_Q)         0.164    -0.468 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[2]/Q
                         net (fo=6, routed)           0.149    -0.319    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[2]
    SLICE_X102Y71        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.866    -0.874    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X102Y71        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[2]/C
                         clock pessimism              0.274    -0.599    
    SLICE_X102Y71        FDRE (Hold_fdre_C_D)         0.059    -0.540    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[2]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.164ns (52.088%)  route 0.151ns (47.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.599    -0.632    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X104Y70        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y70        FDRE (Prop_fdre_C_Q)         0.164    -0.468 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[0]/Q
                         net (fo=8, routed)           0.151    -0.318    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[0]
    SLICE_X102Y70        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.867    -0.873    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X102Y70        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[0]/C
                         clock pessimism              0.274    -0.598    
    SLICE_X102Y70        FDRE (Hold_fdre_C_D)         0.059    -0.539    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_final_reg[0]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.287%)  route 0.144ns (43.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.599    -0.632    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X103Y70        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y70        FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[6]/Q
                         net (fo=5, routed)           0.144    -0.347    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[6]
    SLICE_X103Y70        LUT6 (Prop_lut6_I4_O)        0.045    -0.302 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.302    design_1_i/ontvangen_controllers/controller_inductief_0/U0/plusOp__0[9]
    SLICE_X103Y70        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.867    -0.873    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X103Y70        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[9]/C
                         clock pessimism              0.240    -0.632    
    SLICE_X103Y70        FDRE (Hold_fdre_C_D)         0.092    -0.540    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.021%)  route 0.158ns (45.979%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.579    -0.652    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_in
    SLICE_X81Y84         FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.511 f  design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[5]/Q
                         net (fo=3, routed)           0.158    -0.353    design_1_i/ontvangen_controllers/clk_divider_0/U0/count_reg[5]
    SLICE_X80Y84         LUT5 (Prop_lut5_I2_O)        0.045    -0.308 r  design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_1/O
                         net (fo=1, routed)           0.000    -0.308    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_i_1_n_0
    SLICE_X80Y84         FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.846    -0.894    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_in
    SLICE_X80Y84         FDRE                                         r  design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_reg/C
                         clock pessimism              0.254    -0.639    
    SLICE_X80Y84         FDRE (Hold_fdre_C_D)         0.091    -0.548    design_1_i/ontvangen_controllers/clk_divider_0/U0/clk_out_reg
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.599    -0.632    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X103Y70        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y70        FDRE (Prop_fdre_C_Q)         0.141    -0.491 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[7]/Q
                         net (fo=4, routed)           0.179    -0.312    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[7]
    SLICE_X103Y70        LUT5 (Prop_lut5_I4_O)        0.042    -0.270 r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    design_1_i/ontvangen_controllers/controller_inductief_0/U0/plusOp__0[8]
    SLICE_X103Y70        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.867    -0.873    design_1_i/ontvangen_controllers/controller_inductief_0/U0/clk
    SLICE_X103Y70        FDRE                                         r  design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[8]/C
                         clock pessimism              0.240    -0.632    
    SLICE_X103Y70        FDRE (Hold_fdre_C_D)         0.107    -0.525    design_1_i/ontvangen_controllers/controller_inductief_0/U0/rising_edge_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X48Y46     design_1_i/clk_divider_0/U0/clk_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y42     design_1_i/clk_divider_0/U0/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y44     design_1_i/clk_divider_0/U0/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y44     design_1_i/clk_divider_0/U0/count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y45     design_1_i/clk_divider_0/U0/count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y45     design_1_i/clk_divider_0/U0/count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y45     design_1_i/clk_divider_0/U0/count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y45     design_1_i/clk_divider_0/U0/count_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y46     design_1_i/clk_divider_0/U0/clk_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y46     design_1_i/clk_divider_0/U0/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y42     design_1_i/clk_divider_0/U0/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y42     design_1_i/clk_divider_0/U0/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y44     design_1_i/clk_divider_0/U0/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y44     design_1_i/clk_divider_0/U0/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y44     design_1_i/clk_divider_0/U0/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y44     design_1_i/clk_divider_0/U0/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y45     design_1_i/clk_divider_0/U0/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y45     design_1_i/clk_divider_0/U0/count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y46     design_1_i/clk_divider_0/U0/clk_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y46     design_1_i/clk_divider_0/U0/clk_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y42     design_1_i/clk_divider_0/U0/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y42     design_1_i/clk_divider_0/U0/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y44     design_1_i/clk_divider_0/U0/count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y44     design_1_i/clk_divider_0/U0/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y44     design_1_i/clk_divider_0/U0/count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y44     design_1_i/clk_divider_0/U0/count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y45     design_1_i/clk_divider_0/U0/count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y45     design_1_i/clk_divider_0/U0/count_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       16.708ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.996ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.708ns  (required time - arrival time)
  Source:                 design_1_i/beeld_generator_0/U0/clk25_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/beeld_generator_0/U0/clk25_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.289ns  (logic 0.743ns (22.592%)  route 2.546ns (77.408%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.686ns = ( 18.314 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.656    -1.060    design_1_i/beeld_generator_0/U0/CLK
    SLICE_X50Y46         FDRE                                         r  design_1_i/beeld_generator_0/U0/clk25_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.542 f  design_1_i/beeld_generator_0/U0/clk25_reg/Q
                         net (fo=1, routed)           0.731     0.189    design_1_i/beeld_generator_0/U0/pxlCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.290 f  design_1_i/beeld_generator_0/U0/pxlCLK_BUFG_inst/O
                         net (fo=244, routed)         1.815     2.104    design_1_i/beeld_generator_0/U0/pxlCLK_BUFG
    SLICE_X50Y46         LUT1 (Prop_lut1_I0_O)        0.124     2.228 r  design_1_i/beeld_generator_0/U0/clk25_i_1/O
                         net (fo=1, routed)           0.000     2.228    design_1_i/beeld_generator_0/U0/p_0_in
    SLICE_X50Y46         FDRE                                         r  design_1_i/beeld_generator_0/U0/clk25_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    14.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    16.740    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    16.831 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           1.482    18.314    design_1_i/beeld_generator_0/U0/CLK
    SLICE_X50Y46         FDRE                                         r  design_1_i/beeld_generator_0/U0/clk25_reg/C
                         clock pessimism              0.626    18.940    
                         clock uncertainty           -0.080    18.860    
    SLICE_X50Y46         FDRE (Setup_fdre_C_D)        0.077    18.937    design_1_i/beeld_generator_0/U0/clk25_reg
  -------------------------------------------------------------------
                         required time                         18.937    
                         arrival time                          -2.228    
  -------------------------------------------------------------------
                         slack                                 16.708    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.996ns  (arrival time - required time)
  Source:                 design_1_i/beeld_generator_0/U0/clk25_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/beeld_generator_0/U0/clk25_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.116ns  (logic 0.235ns (21.049%)  route 0.881ns (78.951%))
  Logic Levels:           2  (BUFG=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.558    -0.674    design_1_i/beeld_generator_0/U0/CLK
    SLICE_X50Y46         FDRE                                         r  design_1_i/beeld_generator_0/U0/clk25_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.510 f  design_1_i/beeld_generator_0/U0/clk25_reg/Q
                         net (fo=1, routed)           0.267    -0.242    design_1_i/beeld_generator_0/U0/pxlCLK
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.216 f  design_1_i/beeld_generator_0/U0/pxlCLK_BUFG_inst/O
                         net (fo=244, routed)         0.614     0.398    design_1_i/beeld_generator_0/U0/pxlCLK_BUFG
    SLICE_X50Y46         LUT1 (Prop_lut1_I0_O)        0.045     0.443 r  design_1_i/beeld_generator_0/U0/clk25_i_1/O
                         net (fo=1, routed)           0.000     0.443    design_1_i/beeld_generator_0/U0/p_0_in
    SLICE_X50Y46         FDRE                                         r  design_1_i/beeld_generator_0/U0/clk25_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1, routed)           0.825    -0.915    design_1_i/beeld_generator_0/U0/CLK
    SLICE_X50Y46         FDRE                                         r  design_1_i/beeld_generator_0/U0/clk25_reg/C
                         clock pessimism              0.241    -0.674    
    SLICE_X50Y46         FDRE (Hold_fdre_C_D)         0.120    -0.554    design_1_i/beeld_generator_0/U0/clk25_reg
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                           0.443    
  -------------------------------------------------------------------
                         slack                                  0.996    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X50Y46     design_1_i/beeld_generator_0/U0/clk25_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y46     design_1_i/beeld_generator_0/U0/clk25_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y46     design_1_i/beeld_generator_0/U0/clk25_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y46     design_1_i/beeld_generator_0/U0/clk25_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X50Y46     design_1_i/beeld_generator_0/U0/clk25_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           482 Endpoints
Min Delay           482 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/positie_balletje_0/U0/angle_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.082ns  (logic 20.529ns (37.959%)  route 33.553ns (62.041%))
  Logic Levels:           54  (CARRY4=28 DSP48E1=1 LDCE=1 LUT1=1 LUT2=3 LUT3=8 LUT4=5 LUT5=4 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y83        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[6]/G
    SLICE_X103Y83        LDCE (EnToQ_ldce_G_Q)        0.730     0.730 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[6]/Q
                         net (fo=3, routed)           0.808     1.538    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[6]
    SLICE_X103Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     2.212 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.212    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3_n_0
    SLICE_X103Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.326 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.326    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X103Y84        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.660 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[1]
                         net (fo=1, routed)           0.777     3.437    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[14]
    DSP48_X4Y34          DSP48E1 (Prop_dsp48e1_A[14]_P[16])
                                                      4.020     7.457 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[16]
                         net (fo=20, routed)          2.793    10.250    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_89
    SLICE_X102Y76        LUT3 (Prop_lut3_I1_O)        0.146    10.396 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_19/O
                         net (fo=2, routed)           0.857    11.252    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_19_n_0
    SLICE_X102Y76        LUT4 (Prop_lut4_I3_O)        0.328    11.580 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_23/O
                         net (fo=1, routed)           0.000    11.580    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_23_n_0
    SLICE_X102Y76        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.113 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.113    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_11_n_0
    SLICE_X102Y77        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.332 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_23/O[0]
                         net (fo=3, routed)           1.210    13.543    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_23_n_7
    SLICE_X106Y76        LUT3 (Prop_lut3_I0_O)        0.295    13.838 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_12/O
                         net (fo=2, routed)           0.865    14.702    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_12_n_0
    SLICE_X106Y76        LUT5 (Prop_lut5_I4_O)        0.154    14.856 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_3/O
                         net (fo=2, routed)           1.001    15.858    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_3_n_0
    SLICE_X104Y76        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.607    16.465 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.465    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1_n_0
    SLICE_X104Y77        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.704 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2/O[2]
                         net (fo=8, routed)           1.206    17.909    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2_n_5
    SLICE_X104Y81        LUT3 (Prop_lut3_I1_O)        0.333    18.242 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_120/O
                         net (fo=2, routed)           1.002    19.244    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_120_n_0
    SLICE_X104Y82        LUT4 (Prop_lut4_I3_O)        0.355    19.599 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_124/O
                         net (fo=1, routed)           0.000    19.599    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_124_n_0
    SLICE_X104Y82        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.112 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_89/CO[3]
                         net (fo=1, routed)           0.000    20.112    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_89_n_0
    SLICE_X104Y83        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.427 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40/O[3]
                         net (fo=3, routed)           0.830    21.257    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40_n_4
    SLICE_X105Y82        LUT4 (Prop_lut4_I2_O)        0.307    21.564 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38/O
                         net (fo=1, routed)           0.000    21.564    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38_n_0
    SLICE_X105Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.114 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.974    23.088    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16_n_0
    SLICE_X107Y82        LUT3 (Prop_lut3_I0_O)        0.124    23.212 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3/O
                         net (fo=9, routed)           1.045    24.257    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3_n_0
    SLICE_X110Y78        LUT5 (Prop_lut5_I2_O)        0.124    24.381 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[2]_INST_0/O
                         net (fo=2, routed)           0.747    25.128    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[2]
    SLICE_X111Y81        LUT6 (Prop_lut6_I4_O)        0.124    25.252 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[2]_INST_0/O
                         net (fo=11, routed)          1.900    27.153    design_1_i/TEMP_positie_peddels/U0/value_1[2]
    SLICE_X100Y85        LUT4 (Prop_lut4_I1_O)        0.124    27.277 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_i_1/O
                         net (fo=2, routed)           0.826    28.103    design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_i_1_n_0
    SLICE_X101Y86        LUT5 (Prop_lut5_I0_O)        0.124    28.227 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    28.227    design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_i_5_n_0
    SLICE_X101Y86        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.628 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.628    design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_n_0
    SLICE_X101Y87        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.850 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__1/O[0]
                         net (fo=3, routed)           0.828    29.678    design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__1_n_7
    SLICE_X99Y88         LUT3 (Prop_lut3_I0_O)        0.299    29.977 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__0_i_3/O
                         net (fo=1, routed)           0.587    30.564    design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__0_i_3_n_0
    SLICE_X98Y88         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    31.084 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.084    design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__0_n_0
    SLICE_X98Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    31.407 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__1/O[1]
                         net (fo=6, routed)           1.204    32.611    design_1_i/TEMP_positie_peddels/U0/position_y_10[13]
    SLICE_X92Y90         LUT2 (Prop_lut2_I0_O)        0.306    32.917 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    32.917    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__0_i_3_n_0
    SLICE_X92Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.450 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    33.450    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__0_n_0
    SLICE_X92Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.567 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    33.567    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1_n_0
    SLICE_X92Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.786 f  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__2/O[0]
                         net (fo=13, routed)          1.604    35.390    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__2_n_7
    SLICE_X92Y85         LUT1 (Prop_lut1_I0_O)        0.295    35.685 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry_i_2/O
                         net (fo=1, routed)           0.000    35.685    design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry_i_2_n_0
    SLICE_X92Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    36.065 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry/CO[3]
                         net (fo=1, routed)           0.000    36.065    design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry_n_0
    SLICE_X92Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.182 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry__0/CO[3]
                         net (fo=1, routed)           0.000    36.182    design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry__0_n_0
    SLICE_X92Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.299 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.299    design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry__1_n_0
    SLICE_X92Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    36.518 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry__2/O[0]
                         net (fo=3, routed)           1.072    37.590    design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry__2_n_7
    SLICE_X89Y89         LUT3 (Prop_lut3_I0_O)        0.295    37.885 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__1_i_3/O
                         net (fo=1, routed)           0.691    38.576    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__1_i_3_n_0
    SLICE_X91Y89         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    39.083 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__1/CO[3]
                         net (fo=1, routed)           0.000    39.083    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__1_n_0
    SLICE_X91Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.417 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2/O[1]
                         net (fo=7, routed)           0.815    40.231    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_n_6
    SLICE_X90Y90         LUT4 (Prop_lut4_I2_O)        0.303    40.534 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_i_3/O
                         net (fo=1, routed)           0.000    40.534    design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_i_3_n_0
    SLICE_X90Y90         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    41.026 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3/CO[1]
                         net (fo=6, routed)           0.793    41.820    design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_n_2
    SLICE_X94Y90         LUT3 (Prop_lut3_I2_O)        0.332    42.152 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[8]_INST_0_i_1/O
                         net (fo=4, routed)           0.931    43.083    design_1_i/TEMP_positie_peddels/U0/position_y_1[8]_INST_0_i_1_n_0
    SLICE_X93Y86         LUT5 (Prop_lut5_I2_O)        0.124    43.207 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[3]_INST_0/O
                         net (fo=20, routed)          1.384    44.591    design_1_i/aanraking_herkennen_0/U0/positie_peddel_links[3]
    SLICE_X87Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525    45.116 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry/CO[3]
                         net (fo=1, routed)           0.000    45.116    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.450 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry__0/O[1]
                         net (fo=1, routed)           0.815    46.265    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry__0_n_6
    SLICE_X86Y77         LUT2 (Prop_lut2_I1_O)        0.303    46.568 r  design_1_i/aanraking_herkennen_0/U0/__17_carry__0_i_3/O
                         net (fo=1, routed)           0.000    46.568    design_1_i/aanraking_herkennen_0/U0/__17_carry__0_i_3_n_0
    SLICE_X86Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.101 r  design_1_i/aanraking_herkennen_0/U0/__17_carry__0/CO[3]
                         net (fo=1, routed)           0.000    47.101    design_1_i/aanraking_herkennen_0/U0/__17_carry__0_n_0
    SLICE_X86Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    47.355 f  design_1_i/aanraking_herkennen_0/U0/__17_carry__1/CO[0]
                         net (fo=2, routed)           1.657    49.012    design_1_i/aanraking_herkennen_0/U0/__17_carry__1_n_3
    SLICE_X96Y91         LUT3 (Prop_lut3_I2_O)        0.367    49.379 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0_i_1/O
                         net (fo=1, routed)           0.494    49.873    design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0_i_1_n_0
    SLICE_X96Y91         LUT6 (Prop_lut6_I4_O)        0.124    49.997 f  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0/O
                         net (fo=27, routed)          2.079    52.076    design_1_i/positie_balletje_0/U0/side_touch
    SLICE_X107Y97        LUT2 (Prop_lut2_I1_O)        0.124    52.200 r  design_1_i/positie_balletje_0/U0/angle[3]_i_3/O
                         net (fo=14, routed)          1.149    53.349    design_1_i/positie_balletje_0/U0/angle[3]_i_3_n_0
    SLICE_X96Y97         LUT6 (Prop_lut6_I2_O)        0.124    53.473 r  design_1_i/positie_balletje_0/U0/angle[3]_i_1/O
                         net (fo=4, routed)           0.609    54.082    design_1_i/positie_balletje_0/U0/angle_0
    SLICE_X94Y100        FDCE                                         r  design_1_i/positie_balletje_0/U0/angle_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/positie_balletje_0/U0/angle_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.082ns  (logic 20.529ns (37.959%)  route 33.553ns (62.041%))
  Logic Levels:           54  (CARRY4=28 DSP48E1=1 LDCE=1 LUT1=1 LUT2=3 LUT3=8 LUT4=5 LUT5=4 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y83        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[6]/G
    SLICE_X103Y83        LDCE (EnToQ_ldce_G_Q)        0.730     0.730 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[6]/Q
                         net (fo=3, routed)           0.808     1.538    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[6]
    SLICE_X103Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     2.212 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.212    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3_n_0
    SLICE_X103Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.326 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.326    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X103Y84        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.660 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[1]
                         net (fo=1, routed)           0.777     3.437    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[14]
    DSP48_X4Y34          DSP48E1 (Prop_dsp48e1_A[14]_P[16])
                                                      4.020     7.457 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[16]
                         net (fo=20, routed)          2.793    10.250    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_89
    SLICE_X102Y76        LUT3 (Prop_lut3_I1_O)        0.146    10.396 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_19/O
                         net (fo=2, routed)           0.857    11.252    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_19_n_0
    SLICE_X102Y76        LUT4 (Prop_lut4_I3_O)        0.328    11.580 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_23/O
                         net (fo=1, routed)           0.000    11.580    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_23_n_0
    SLICE_X102Y76        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.113 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.113    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_11_n_0
    SLICE_X102Y77        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.332 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_23/O[0]
                         net (fo=3, routed)           1.210    13.543    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_23_n_7
    SLICE_X106Y76        LUT3 (Prop_lut3_I0_O)        0.295    13.838 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_12/O
                         net (fo=2, routed)           0.865    14.702    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_12_n_0
    SLICE_X106Y76        LUT5 (Prop_lut5_I4_O)        0.154    14.856 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_3/O
                         net (fo=2, routed)           1.001    15.858    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_3_n_0
    SLICE_X104Y76        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.607    16.465 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.465    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1_n_0
    SLICE_X104Y77        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.704 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2/O[2]
                         net (fo=8, routed)           1.206    17.909    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2_n_5
    SLICE_X104Y81        LUT3 (Prop_lut3_I1_O)        0.333    18.242 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_120/O
                         net (fo=2, routed)           1.002    19.244    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_120_n_0
    SLICE_X104Y82        LUT4 (Prop_lut4_I3_O)        0.355    19.599 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_124/O
                         net (fo=1, routed)           0.000    19.599    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_124_n_0
    SLICE_X104Y82        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.112 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_89/CO[3]
                         net (fo=1, routed)           0.000    20.112    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_89_n_0
    SLICE_X104Y83        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.427 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40/O[3]
                         net (fo=3, routed)           0.830    21.257    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40_n_4
    SLICE_X105Y82        LUT4 (Prop_lut4_I2_O)        0.307    21.564 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38/O
                         net (fo=1, routed)           0.000    21.564    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38_n_0
    SLICE_X105Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.114 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.974    23.088    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16_n_0
    SLICE_X107Y82        LUT3 (Prop_lut3_I0_O)        0.124    23.212 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3/O
                         net (fo=9, routed)           1.045    24.257    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3_n_0
    SLICE_X110Y78        LUT5 (Prop_lut5_I2_O)        0.124    24.381 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[2]_INST_0/O
                         net (fo=2, routed)           0.747    25.128    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[2]
    SLICE_X111Y81        LUT6 (Prop_lut6_I4_O)        0.124    25.252 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[2]_INST_0/O
                         net (fo=11, routed)          1.900    27.153    design_1_i/TEMP_positie_peddels/U0/value_1[2]
    SLICE_X100Y85        LUT4 (Prop_lut4_I1_O)        0.124    27.277 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_i_1/O
                         net (fo=2, routed)           0.826    28.103    design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_i_1_n_0
    SLICE_X101Y86        LUT5 (Prop_lut5_I0_O)        0.124    28.227 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    28.227    design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_i_5_n_0
    SLICE_X101Y86        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.628 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.628    design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_n_0
    SLICE_X101Y87        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.850 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__1/O[0]
                         net (fo=3, routed)           0.828    29.678    design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__1_n_7
    SLICE_X99Y88         LUT3 (Prop_lut3_I0_O)        0.299    29.977 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__0_i_3/O
                         net (fo=1, routed)           0.587    30.564    design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__0_i_3_n_0
    SLICE_X98Y88         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    31.084 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.084    design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__0_n_0
    SLICE_X98Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    31.407 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__1/O[1]
                         net (fo=6, routed)           1.204    32.611    design_1_i/TEMP_positie_peddels/U0/position_y_10[13]
    SLICE_X92Y90         LUT2 (Prop_lut2_I0_O)        0.306    32.917 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    32.917    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__0_i_3_n_0
    SLICE_X92Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.450 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    33.450    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__0_n_0
    SLICE_X92Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.567 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    33.567    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1_n_0
    SLICE_X92Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.786 f  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__2/O[0]
                         net (fo=13, routed)          1.604    35.390    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__2_n_7
    SLICE_X92Y85         LUT1 (Prop_lut1_I0_O)        0.295    35.685 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry_i_2/O
                         net (fo=1, routed)           0.000    35.685    design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry_i_2_n_0
    SLICE_X92Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    36.065 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry/CO[3]
                         net (fo=1, routed)           0.000    36.065    design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry_n_0
    SLICE_X92Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.182 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry__0/CO[3]
                         net (fo=1, routed)           0.000    36.182    design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry__0_n_0
    SLICE_X92Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.299 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.299    design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry__1_n_0
    SLICE_X92Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    36.518 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry__2/O[0]
                         net (fo=3, routed)           1.072    37.590    design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry__2_n_7
    SLICE_X89Y89         LUT3 (Prop_lut3_I0_O)        0.295    37.885 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__1_i_3/O
                         net (fo=1, routed)           0.691    38.576    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__1_i_3_n_0
    SLICE_X91Y89         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    39.083 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__1/CO[3]
                         net (fo=1, routed)           0.000    39.083    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__1_n_0
    SLICE_X91Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.417 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2/O[1]
                         net (fo=7, routed)           0.815    40.231    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_n_6
    SLICE_X90Y90         LUT4 (Prop_lut4_I2_O)        0.303    40.534 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_i_3/O
                         net (fo=1, routed)           0.000    40.534    design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_i_3_n_0
    SLICE_X90Y90         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    41.026 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3/CO[1]
                         net (fo=6, routed)           0.793    41.820    design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_n_2
    SLICE_X94Y90         LUT3 (Prop_lut3_I2_O)        0.332    42.152 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[8]_INST_0_i_1/O
                         net (fo=4, routed)           0.931    43.083    design_1_i/TEMP_positie_peddels/U0/position_y_1[8]_INST_0_i_1_n_0
    SLICE_X93Y86         LUT5 (Prop_lut5_I2_O)        0.124    43.207 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[3]_INST_0/O
                         net (fo=20, routed)          1.384    44.591    design_1_i/aanraking_herkennen_0/U0/positie_peddel_links[3]
    SLICE_X87Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525    45.116 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry/CO[3]
                         net (fo=1, routed)           0.000    45.116    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.450 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry__0/O[1]
                         net (fo=1, routed)           0.815    46.265    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry__0_n_6
    SLICE_X86Y77         LUT2 (Prop_lut2_I1_O)        0.303    46.568 r  design_1_i/aanraking_herkennen_0/U0/__17_carry__0_i_3/O
                         net (fo=1, routed)           0.000    46.568    design_1_i/aanraking_herkennen_0/U0/__17_carry__0_i_3_n_0
    SLICE_X86Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.101 r  design_1_i/aanraking_herkennen_0/U0/__17_carry__0/CO[3]
                         net (fo=1, routed)           0.000    47.101    design_1_i/aanraking_herkennen_0/U0/__17_carry__0_n_0
    SLICE_X86Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    47.355 f  design_1_i/aanraking_herkennen_0/U0/__17_carry__1/CO[0]
                         net (fo=2, routed)           1.657    49.012    design_1_i/aanraking_herkennen_0/U0/__17_carry__1_n_3
    SLICE_X96Y91         LUT3 (Prop_lut3_I2_O)        0.367    49.379 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0_i_1/O
                         net (fo=1, routed)           0.494    49.873    design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0_i_1_n_0
    SLICE_X96Y91         LUT6 (Prop_lut6_I4_O)        0.124    49.997 f  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0/O
                         net (fo=27, routed)          2.079    52.076    design_1_i/positie_balletje_0/U0/side_touch
    SLICE_X107Y97        LUT2 (Prop_lut2_I1_O)        0.124    52.200 r  design_1_i/positie_balletje_0/U0/angle[3]_i_3/O
                         net (fo=14, routed)          1.149    53.349    design_1_i/positie_balletje_0/U0/angle[3]_i_3_n_0
    SLICE_X96Y97         LUT6 (Prop_lut6_I2_O)        0.124    53.473 r  design_1_i/positie_balletje_0/U0/angle[3]_i_1/O
                         net (fo=4, routed)           0.609    54.082    design_1_i/positie_balletje_0/U0/angle_0
    SLICE_X94Y100        FDPE                                         r  design_1_i/positie_balletje_0/U0/angle_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/positie_balletje_0/U0/angle_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.082ns  (logic 20.529ns (37.959%)  route 33.553ns (62.041%))
  Logic Levels:           54  (CARRY4=28 DSP48E1=1 LDCE=1 LUT1=1 LUT2=3 LUT3=8 LUT4=5 LUT5=4 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y83        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[6]/G
    SLICE_X103Y83        LDCE (EnToQ_ldce_G_Q)        0.730     0.730 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[6]/Q
                         net (fo=3, routed)           0.808     1.538    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[6]
    SLICE_X103Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     2.212 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.212    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3_n_0
    SLICE_X103Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.326 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.326    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X103Y84        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.660 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[1]
                         net (fo=1, routed)           0.777     3.437    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[14]
    DSP48_X4Y34          DSP48E1 (Prop_dsp48e1_A[14]_P[16])
                                                      4.020     7.457 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[16]
                         net (fo=20, routed)          2.793    10.250    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_89
    SLICE_X102Y76        LUT3 (Prop_lut3_I1_O)        0.146    10.396 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_19/O
                         net (fo=2, routed)           0.857    11.252    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_19_n_0
    SLICE_X102Y76        LUT4 (Prop_lut4_I3_O)        0.328    11.580 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_23/O
                         net (fo=1, routed)           0.000    11.580    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_23_n_0
    SLICE_X102Y76        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.113 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.113    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_11_n_0
    SLICE_X102Y77        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.332 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_23/O[0]
                         net (fo=3, routed)           1.210    13.543    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_23_n_7
    SLICE_X106Y76        LUT3 (Prop_lut3_I0_O)        0.295    13.838 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_12/O
                         net (fo=2, routed)           0.865    14.702    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_12_n_0
    SLICE_X106Y76        LUT5 (Prop_lut5_I4_O)        0.154    14.856 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_3/O
                         net (fo=2, routed)           1.001    15.858    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_3_n_0
    SLICE_X104Y76        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.607    16.465 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.465    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1_n_0
    SLICE_X104Y77        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.704 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2/O[2]
                         net (fo=8, routed)           1.206    17.909    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2_n_5
    SLICE_X104Y81        LUT3 (Prop_lut3_I1_O)        0.333    18.242 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_120/O
                         net (fo=2, routed)           1.002    19.244    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_120_n_0
    SLICE_X104Y82        LUT4 (Prop_lut4_I3_O)        0.355    19.599 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_124/O
                         net (fo=1, routed)           0.000    19.599    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_124_n_0
    SLICE_X104Y82        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.112 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_89/CO[3]
                         net (fo=1, routed)           0.000    20.112    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_89_n_0
    SLICE_X104Y83        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.427 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40/O[3]
                         net (fo=3, routed)           0.830    21.257    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40_n_4
    SLICE_X105Y82        LUT4 (Prop_lut4_I2_O)        0.307    21.564 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38/O
                         net (fo=1, routed)           0.000    21.564    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38_n_0
    SLICE_X105Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.114 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.974    23.088    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16_n_0
    SLICE_X107Y82        LUT3 (Prop_lut3_I0_O)        0.124    23.212 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3/O
                         net (fo=9, routed)           1.045    24.257    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3_n_0
    SLICE_X110Y78        LUT5 (Prop_lut5_I2_O)        0.124    24.381 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[2]_INST_0/O
                         net (fo=2, routed)           0.747    25.128    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[2]
    SLICE_X111Y81        LUT6 (Prop_lut6_I4_O)        0.124    25.252 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[2]_INST_0/O
                         net (fo=11, routed)          1.900    27.153    design_1_i/TEMP_positie_peddels/U0/value_1[2]
    SLICE_X100Y85        LUT4 (Prop_lut4_I1_O)        0.124    27.277 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_i_1/O
                         net (fo=2, routed)           0.826    28.103    design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_i_1_n_0
    SLICE_X101Y86        LUT5 (Prop_lut5_I0_O)        0.124    28.227 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    28.227    design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_i_5_n_0
    SLICE_X101Y86        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.628 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.628    design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_n_0
    SLICE_X101Y87        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.850 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__1/O[0]
                         net (fo=3, routed)           0.828    29.678    design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__1_n_7
    SLICE_X99Y88         LUT3 (Prop_lut3_I0_O)        0.299    29.977 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__0_i_3/O
                         net (fo=1, routed)           0.587    30.564    design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__0_i_3_n_0
    SLICE_X98Y88         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    31.084 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.084    design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__0_n_0
    SLICE_X98Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    31.407 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__1/O[1]
                         net (fo=6, routed)           1.204    32.611    design_1_i/TEMP_positie_peddels/U0/position_y_10[13]
    SLICE_X92Y90         LUT2 (Prop_lut2_I0_O)        0.306    32.917 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    32.917    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__0_i_3_n_0
    SLICE_X92Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.450 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    33.450    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__0_n_0
    SLICE_X92Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.567 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    33.567    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1_n_0
    SLICE_X92Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.786 f  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__2/O[0]
                         net (fo=13, routed)          1.604    35.390    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__2_n_7
    SLICE_X92Y85         LUT1 (Prop_lut1_I0_O)        0.295    35.685 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry_i_2/O
                         net (fo=1, routed)           0.000    35.685    design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry_i_2_n_0
    SLICE_X92Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    36.065 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry/CO[3]
                         net (fo=1, routed)           0.000    36.065    design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry_n_0
    SLICE_X92Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.182 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry__0/CO[3]
                         net (fo=1, routed)           0.000    36.182    design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry__0_n_0
    SLICE_X92Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.299 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.299    design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry__1_n_0
    SLICE_X92Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    36.518 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry__2/O[0]
                         net (fo=3, routed)           1.072    37.590    design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry__2_n_7
    SLICE_X89Y89         LUT3 (Prop_lut3_I0_O)        0.295    37.885 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__1_i_3/O
                         net (fo=1, routed)           0.691    38.576    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__1_i_3_n_0
    SLICE_X91Y89         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    39.083 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__1/CO[3]
                         net (fo=1, routed)           0.000    39.083    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__1_n_0
    SLICE_X91Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.417 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2/O[1]
                         net (fo=7, routed)           0.815    40.231    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_n_6
    SLICE_X90Y90         LUT4 (Prop_lut4_I2_O)        0.303    40.534 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_i_3/O
                         net (fo=1, routed)           0.000    40.534    design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_i_3_n_0
    SLICE_X90Y90         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    41.026 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3/CO[1]
                         net (fo=6, routed)           0.793    41.820    design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_n_2
    SLICE_X94Y90         LUT3 (Prop_lut3_I2_O)        0.332    42.152 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[8]_INST_0_i_1/O
                         net (fo=4, routed)           0.931    43.083    design_1_i/TEMP_positie_peddels/U0/position_y_1[8]_INST_0_i_1_n_0
    SLICE_X93Y86         LUT5 (Prop_lut5_I2_O)        0.124    43.207 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[3]_INST_0/O
                         net (fo=20, routed)          1.384    44.591    design_1_i/aanraking_herkennen_0/U0/positie_peddel_links[3]
    SLICE_X87Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525    45.116 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry/CO[3]
                         net (fo=1, routed)           0.000    45.116    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.450 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry__0/O[1]
                         net (fo=1, routed)           0.815    46.265    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry__0_n_6
    SLICE_X86Y77         LUT2 (Prop_lut2_I1_O)        0.303    46.568 r  design_1_i/aanraking_herkennen_0/U0/__17_carry__0_i_3/O
                         net (fo=1, routed)           0.000    46.568    design_1_i/aanraking_herkennen_0/U0/__17_carry__0_i_3_n_0
    SLICE_X86Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.101 r  design_1_i/aanraking_herkennen_0/U0/__17_carry__0/CO[3]
                         net (fo=1, routed)           0.000    47.101    design_1_i/aanraking_herkennen_0/U0/__17_carry__0_n_0
    SLICE_X86Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    47.355 f  design_1_i/aanraking_herkennen_0/U0/__17_carry__1/CO[0]
                         net (fo=2, routed)           1.657    49.012    design_1_i/aanraking_herkennen_0/U0/__17_carry__1_n_3
    SLICE_X96Y91         LUT3 (Prop_lut3_I2_O)        0.367    49.379 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0_i_1/O
                         net (fo=1, routed)           0.494    49.873    design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0_i_1_n_0
    SLICE_X96Y91         LUT6 (Prop_lut6_I4_O)        0.124    49.997 f  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0/O
                         net (fo=27, routed)          2.079    52.076    design_1_i/positie_balletje_0/U0/side_touch
    SLICE_X107Y97        LUT2 (Prop_lut2_I1_O)        0.124    52.200 r  design_1_i/positie_balletje_0/U0/angle[3]_i_3/O
                         net (fo=14, routed)          1.149    53.349    design_1_i/positie_balletje_0/U0/angle[3]_i_3_n_0
    SLICE_X96Y97         LUT6 (Prop_lut6_I2_O)        0.124    53.473 r  design_1_i/positie_balletje_0/U0/angle[3]_i_1/O
                         net (fo=4, routed)           0.609    54.082    design_1_i/positie_balletje_0/U0/angle_0
    SLICE_X94Y100        FDCE                                         r  design_1_i/positie_balletje_0/U0/angle_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/positie_balletje_0/U0/angle_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        54.082ns  (logic 20.529ns (37.959%)  route 33.553ns (62.041%))
  Logic Levels:           54  (CARRY4=28 DSP48E1=1 LDCE=1 LUT1=1 LUT2=3 LUT3=8 LUT4=5 LUT5=4 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y83        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[6]/G
    SLICE_X103Y83        LDCE (EnToQ_ldce_G_Q)        0.730     0.730 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[6]/Q
                         net (fo=3, routed)           0.808     1.538    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[6]
    SLICE_X103Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     2.212 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.212    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3_n_0
    SLICE_X103Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.326 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.326    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X103Y84        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.660 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[1]
                         net (fo=1, routed)           0.777     3.437    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[14]
    DSP48_X4Y34          DSP48E1 (Prop_dsp48e1_A[14]_P[16])
                                                      4.020     7.457 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[16]
                         net (fo=20, routed)          2.793    10.250    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_89
    SLICE_X102Y76        LUT3 (Prop_lut3_I1_O)        0.146    10.396 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_19/O
                         net (fo=2, routed)           0.857    11.252    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_19_n_0
    SLICE_X102Y76        LUT4 (Prop_lut4_I3_O)        0.328    11.580 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_23/O
                         net (fo=1, routed)           0.000    11.580    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_23_n_0
    SLICE_X102Y76        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.113 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.113    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_11_n_0
    SLICE_X102Y77        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.332 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_23/O[0]
                         net (fo=3, routed)           1.210    13.543    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_23_n_7
    SLICE_X106Y76        LUT3 (Prop_lut3_I0_O)        0.295    13.838 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_12/O
                         net (fo=2, routed)           0.865    14.702    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_12_n_0
    SLICE_X106Y76        LUT5 (Prop_lut5_I4_O)        0.154    14.856 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_3/O
                         net (fo=2, routed)           1.001    15.858    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_3_n_0
    SLICE_X104Y76        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.607    16.465 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.465    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1_n_0
    SLICE_X104Y77        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.704 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2/O[2]
                         net (fo=8, routed)           1.206    17.909    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2_n_5
    SLICE_X104Y81        LUT3 (Prop_lut3_I1_O)        0.333    18.242 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_120/O
                         net (fo=2, routed)           1.002    19.244    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_120_n_0
    SLICE_X104Y82        LUT4 (Prop_lut4_I3_O)        0.355    19.599 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_124/O
                         net (fo=1, routed)           0.000    19.599    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_124_n_0
    SLICE_X104Y82        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.112 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_89/CO[3]
                         net (fo=1, routed)           0.000    20.112    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_89_n_0
    SLICE_X104Y83        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.427 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40/O[3]
                         net (fo=3, routed)           0.830    21.257    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40_n_4
    SLICE_X105Y82        LUT4 (Prop_lut4_I2_O)        0.307    21.564 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38/O
                         net (fo=1, routed)           0.000    21.564    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38_n_0
    SLICE_X105Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.114 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.974    23.088    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16_n_0
    SLICE_X107Y82        LUT3 (Prop_lut3_I0_O)        0.124    23.212 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3/O
                         net (fo=9, routed)           1.045    24.257    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3_n_0
    SLICE_X110Y78        LUT5 (Prop_lut5_I2_O)        0.124    24.381 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[2]_INST_0/O
                         net (fo=2, routed)           0.747    25.128    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[2]
    SLICE_X111Y81        LUT6 (Prop_lut6_I4_O)        0.124    25.252 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[2]_INST_0/O
                         net (fo=11, routed)          1.900    27.153    design_1_i/TEMP_positie_peddels/U0/value_1[2]
    SLICE_X100Y85        LUT4 (Prop_lut4_I1_O)        0.124    27.277 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_i_1/O
                         net (fo=2, routed)           0.826    28.103    design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_i_1_n_0
    SLICE_X101Y86        LUT5 (Prop_lut5_I0_O)        0.124    28.227 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    28.227    design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_i_5_n_0
    SLICE_X101Y86        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.628 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.628    design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_n_0
    SLICE_X101Y87        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.850 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__1/O[0]
                         net (fo=3, routed)           0.828    29.678    design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__1_n_7
    SLICE_X99Y88         LUT3 (Prop_lut3_I0_O)        0.299    29.977 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__0_i_3/O
                         net (fo=1, routed)           0.587    30.564    design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__0_i_3_n_0
    SLICE_X98Y88         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    31.084 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.084    design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__0_n_0
    SLICE_X98Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    31.407 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__1/O[1]
                         net (fo=6, routed)           1.204    32.611    design_1_i/TEMP_positie_peddels/U0/position_y_10[13]
    SLICE_X92Y90         LUT2 (Prop_lut2_I0_O)        0.306    32.917 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    32.917    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__0_i_3_n_0
    SLICE_X92Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.450 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    33.450    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__0_n_0
    SLICE_X92Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.567 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    33.567    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1_n_0
    SLICE_X92Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.786 f  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__2/O[0]
                         net (fo=13, routed)          1.604    35.390    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__2_n_7
    SLICE_X92Y85         LUT1 (Prop_lut1_I0_O)        0.295    35.685 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry_i_2/O
                         net (fo=1, routed)           0.000    35.685    design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry_i_2_n_0
    SLICE_X92Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    36.065 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry/CO[3]
                         net (fo=1, routed)           0.000    36.065    design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry_n_0
    SLICE_X92Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.182 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry__0/CO[3]
                         net (fo=1, routed)           0.000    36.182    design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry__0_n_0
    SLICE_X92Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.299 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.299    design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry__1_n_0
    SLICE_X92Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    36.518 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry__2/O[0]
                         net (fo=3, routed)           1.072    37.590    design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry__2_n_7
    SLICE_X89Y89         LUT3 (Prop_lut3_I0_O)        0.295    37.885 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__1_i_3/O
                         net (fo=1, routed)           0.691    38.576    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__1_i_3_n_0
    SLICE_X91Y89         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    39.083 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__1/CO[3]
                         net (fo=1, routed)           0.000    39.083    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__1_n_0
    SLICE_X91Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.417 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2/O[1]
                         net (fo=7, routed)           0.815    40.231    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_n_6
    SLICE_X90Y90         LUT4 (Prop_lut4_I2_O)        0.303    40.534 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_i_3/O
                         net (fo=1, routed)           0.000    40.534    design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_i_3_n_0
    SLICE_X90Y90         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    41.026 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3/CO[1]
                         net (fo=6, routed)           0.793    41.820    design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_n_2
    SLICE_X94Y90         LUT3 (Prop_lut3_I2_O)        0.332    42.152 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[8]_INST_0_i_1/O
                         net (fo=4, routed)           0.931    43.083    design_1_i/TEMP_positie_peddels/U0/position_y_1[8]_INST_0_i_1_n_0
    SLICE_X93Y86         LUT5 (Prop_lut5_I2_O)        0.124    43.207 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[3]_INST_0/O
                         net (fo=20, routed)          1.384    44.591    design_1_i/aanraking_herkennen_0/U0/positie_peddel_links[3]
    SLICE_X87Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525    45.116 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry/CO[3]
                         net (fo=1, routed)           0.000    45.116    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.450 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry__0/O[1]
                         net (fo=1, routed)           0.815    46.265    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry__0_n_6
    SLICE_X86Y77         LUT2 (Prop_lut2_I1_O)        0.303    46.568 r  design_1_i/aanraking_herkennen_0/U0/__17_carry__0_i_3/O
                         net (fo=1, routed)           0.000    46.568    design_1_i/aanraking_herkennen_0/U0/__17_carry__0_i_3_n_0
    SLICE_X86Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.101 r  design_1_i/aanraking_herkennen_0/U0/__17_carry__0/CO[3]
                         net (fo=1, routed)           0.000    47.101    design_1_i/aanraking_herkennen_0/U0/__17_carry__0_n_0
    SLICE_X86Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    47.355 f  design_1_i/aanraking_herkennen_0/U0/__17_carry__1/CO[0]
                         net (fo=2, routed)           1.657    49.012    design_1_i/aanraking_herkennen_0/U0/__17_carry__1_n_3
    SLICE_X96Y91         LUT3 (Prop_lut3_I2_O)        0.367    49.379 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0_i_1/O
                         net (fo=1, routed)           0.494    49.873    design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0_i_1_n_0
    SLICE_X96Y91         LUT6 (Prop_lut6_I4_O)        0.124    49.997 f  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0/O
                         net (fo=27, routed)          2.079    52.076    design_1_i/positie_balletje_0/U0/side_touch
    SLICE_X107Y97        LUT2 (Prop_lut2_I1_O)        0.124    52.200 r  design_1_i/positie_balletje_0/U0/angle[3]_i_3/O
                         net (fo=14, routed)          1.149    53.349    design_1_i/positie_balletje_0/U0/angle[3]_i_3_n_0
    SLICE_X96Y97         LUT6 (Prop_lut6_I2_O)        0.124    53.473 r  design_1_i/positie_balletje_0/U0/angle[3]_i_1/O
                         net (fo=4, routed)           0.609    54.082    design_1_i/positie_balletje_0/U0/angle_0
    SLICE_X94Y100        FDPE                                         r  design_1_i/positie_balletje_0/U0/angle_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/positie_balletje_0/U0/y_pos_reg[1]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.941ns  (logic 20.529ns (38.058%)  route 33.412ns (61.942%))
  Logic Levels:           54  (CARRY4=28 DSP48E1=1 LDCE=1 LUT1=1 LUT2=3 LUT3=8 LUT4=5 LUT5=5 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y83        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[6]/G
    SLICE_X103Y83        LDCE (EnToQ_ldce_G_Q)        0.730     0.730 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[6]/Q
                         net (fo=3, routed)           0.808     1.538    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[6]
    SLICE_X103Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     2.212 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.212    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3_n_0
    SLICE_X103Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.326 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.326    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X103Y84        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.660 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[1]
                         net (fo=1, routed)           0.777     3.437    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[14]
    DSP48_X4Y34          DSP48E1 (Prop_dsp48e1_A[14]_P[16])
                                                      4.020     7.457 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[16]
                         net (fo=20, routed)          2.793    10.250    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_89
    SLICE_X102Y76        LUT3 (Prop_lut3_I1_O)        0.146    10.396 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_19/O
                         net (fo=2, routed)           0.857    11.252    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_19_n_0
    SLICE_X102Y76        LUT4 (Prop_lut4_I3_O)        0.328    11.580 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_23/O
                         net (fo=1, routed)           0.000    11.580    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_23_n_0
    SLICE_X102Y76        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.113 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.113    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_11_n_0
    SLICE_X102Y77        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.332 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_23/O[0]
                         net (fo=3, routed)           1.210    13.543    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_23_n_7
    SLICE_X106Y76        LUT3 (Prop_lut3_I0_O)        0.295    13.838 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_12/O
                         net (fo=2, routed)           0.865    14.702    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_12_n_0
    SLICE_X106Y76        LUT5 (Prop_lut5_I4_O)        0.154    14.856 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_3/O
                         net (fo=2, routed)           1.001    15.858    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_3_n_0
    SLICE_X104Y76        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.607    16.465 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.465    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1_n_0
    SLICE_X104Y77        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.704 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2/O[2]
                         net (fo=8, routed)           1.206    17.909    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2_n_5
    SLICE_X104Y81        LUT3 (Prop_lut3_I1_O)        0.333    18.242 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_120/O
                         net (fo=2, routed)           1.002    19.244    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_120_n_0
    SLICE_X104Y82        LUT4 (Prop_lut4_I3_O)        0.355    19.599 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_124/O
                         net (fo=1, routed)           0.000    19.599    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_124_n_0
    SLICE_X104Y82        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.112 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_89/CO[3]
                         net (fo=1, routed)           0.000    20.112    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_89_n_0
    SLICE_X104Y83        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.427 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40/O[3]
                         net (fo=3, routed)           0.830    21.257    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40_n_4
    SLICE_X105Y82        LUT4 (Prop_lut4_I2_O)        0.307    21.564 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38/O
                         net (fo=1, routed)           0.000    21.564    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38_n_0
    SLICE_X105Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.114 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.974    23.088    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16_n_0
    SLICE_X107Y82        LUT3 (Prop_lut3_I0_O)        0.124    23.212 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3/O
                         net (fo=9, routed)           1.045    24.257    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3_n_0
    SLICE_X110Y78        LUT5 (Prop_lut5_I2_O)        0.124    24.381 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[2]_INST_0/O
                         net (fo=2, routed)           0.747    25.128    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[2]
    SLICE_X111Y81        LUT6 (Prop_lut6_I4_O)        0.124    25.252 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[2]_INST_0/O
                         net (fo=11, routed)          1.900    27.153    design_1_i/TEMP_positie_peddels/U0/value_1[2]
    SLICE_X100Y85        LUT4 (Prop_lut4_I1_O)        0.124    27.277 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_i_1/O
                         net (fo=2, routed)           0.826    28.103    design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_i_1_n_0
    SLICE_X101Y86        LUT5 (Prop_lut5_I0_O)        0.124    28.227 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    28.227    design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_i_5_n_0
    SLICE_X101Y86        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.628 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.628    design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_n_0
    SLICE_X101Y87        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.850 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__1/O[0]
                         net (fo=3, routed)           0.828    29.678    design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__1_n_7
    SLICE_X99Y88         LUT3 (Prop_lut3_I0_O)        0.299    29.977 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__0_i_3/O
                         net (fo=1, routed)           0.587    30.564    design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__0_i_3_n_0
    SLICE_X98Y88         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    31.084 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.084    design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__0_n_0
    SLICE_X98Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    31.407 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__1/O[1]
                         net (fo=6, routed)           1.204    32.611    design_1_i/TEMP_positie_peddels/U0/position_y_10[13]
    SLICE_X92Y90         LUT2 (Prop_lut2_I0_O)        0.306    32.917 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    32.917    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__0_i_3_n_0
    SLICE_X92Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.450 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    33.450    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__0_n_0
    SLICE_X92Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.567 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    33.567    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1_n_0
    SLICE_X92Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.786 f  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__2/O[0]
                         net (fo=13, routed)          1.604    35.390    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__2_n_7
    SLICE_X92Y85         LUT1 (Prop_lut1_I0_O)        0.295    35.685 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry_i_2/O
                         net (fo=1, routed)           0.000    35.685    design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry_i_2_n_0
    SLICE_X92Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    36.065 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry/CO[3]
                         net (fo=1, routed)           0.000    36.065    design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry_n_0
    SLICE_X92Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.182 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry__0/CO[3]
                         net (fo=1, routed)           0.000    36.182    design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry__0_n_0
    SLICE_X92Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.299 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.299    design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry__1_n_0
    SLICE_X92Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    36.518 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry__2/O[0]
                         net (fo=3, routed)           1.072    37.590    design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry__2_n_7
    SLICE_X89Y89         LUT3 (Prop_lut3_I0_O)        0.295    37.885 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__1_i_3/O
                         net (fo=1, routed)           0.691    38.576    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__1_i_3_n_0
    SLICE_X91Y89         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    39.083 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__1/CO[3]
                         net (fo=1, routed)           0.000    39.083    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__1_n_0
    SLICE_X91Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.417 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2/O[1]
                         net (fo=7, routed)           0.815    40.231    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_n_6
    SLICE_X90Y90         LUT4 (Prop_lut4_I2_O)        0.303    40.534 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_i_3/O
                         net (fo=1, routed)           0.000    40.534    design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_i_3_n_0
    SLICE_X90Y90         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    41.026 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3/CO[1]
                         net (fo=6, routed)           0.793    41.820    design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_n_2
    SLICE_X94Y90         LUT3 (Prop_lut3_I2_O)        0.332    42.152 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[8]_INST_0_i_1/O
                         net (fo=4, routed)           0.931    43.083    design_1_i/TEMP_positie_peddels/U0/position_y_1[8]_INST_0_i_1_n_0
    SLICE_X93Y86         LUT5 (Prop_lut5_I2_O)        0.124    43.207 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[3]_INST_0/O
                         net (fo=20, routed)          1.384    44.591    design_1_i/aanraking_herkennen_0/U0/positie_peddel_links[3]
    SLICE_X87Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525    45.116 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry/CO[3]
                         net (fo=1, routed)           0.000    45.116    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.450 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry__0/O[1]
                         net (fo=1, routed)           0.815    46.265    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry__0_n_6
    SLICE_X86Y77         LUT2 (Prop_lut2_I1_O)        0.303    46.568 r  design_1_i/aanraking_herkennen_0/U0/__17_carry__0_i_3/O
                         net (fo=1, routed)           0.000    46.568    design_1_i/aanraking_herkennen_0/U0/__17_carry__0_i_3_n_0
    SLICE_X86Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.101 r  design_1_i/aanraking_herkennen_0/U0/__17_carry__0/CO[3]
                         net (fo=1, routed)           0.000    47.101    design_1_i/aanraking_herkennen_0/U0/__17_carry__0_n_0
    SLICE_X86Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    47.355 f  design_1_i/aanraking_herkennen_0/U0/__17_carry__1/CO[0]
                         net (fo=2, routed)           1.657    49.012    design_1_i/aanraking_herkennen_0/U0/__17_carry__1_n_3
    SLICE_X96Y91         LUT3 (Prop_lut3_I2_O)        0.367    49.379 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0_i_1/O
                         net (fo=1, routed)           0.494    49.873    design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0_i_1_n_0
    SLICE_X96Y91         LUT6 (Prop_lut6_I4_O)        0.124    49.997 f  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0/O
                         net (fo=27, routed)          2.079    52.076    design_1_i/positie_balletje_0/U0/side_touch
    SLICE_X107Y97        LUT2 (Prop_lut2_I1_O)        0.124    52.200 r  design_1_i/positie_balletje_0/U0/angle[3]_i_3/O
                         net (fo=14, routed)          1.617    53.817    design_1_i/positie_balletje_0/U0/angle[3]_i_3_n_0
    SLICE_X97Y94         LUT5 (Prop_lut5_I1_O)        0.124    53.941 r  design_1_i/positie_balletje_0/U0/y_pos[1]_C_i_1/O
                         net (fo=1, routed)           0.000    53.941    design_1_i/positie_balletje_0/U0/y_pos[1]_C_i_1_n_0
    SLICE_X97Y94         FDCE                                         r  design_1_i/positie_balletje_0/U0/y_pos_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/positie_balletje_0/U0/angle_counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.738ns  (logic 20.529ns (38.202%)  route 33.209ns (61.798%))
  Logic Levels:           54  (CARRY4=28 DSP48E1=1 LDCE=1 LUT1=1 LUT2=3 LUT3=8 LUT4=5 LUT5=4 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y83        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[6]/G
    SLICE_X103Y83        LDCE (EnToQ_ldce_G_Q)        0.730     0.730 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[6]/Q
                         net (fo=3, routed)           0.808     1.538    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[6]
    SLICE_X103Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     2.212 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.212    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3_n_0
    SLICE_X103Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.326 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.326    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X103Y84        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.660 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[1]
                         net (fo=1, routed)           0.777     3.437    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[14]
    DSP48_X4Y34          DSP48E1 (Prop_dsp48e1_A[14]_P[16])
                                                      4.020     7.457 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[16]
                         net (fo=20, routed)          2.793    10.250    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_89
    SLICE_X102Y76        LUT3 (Prop_lut3_I1_O)        0.146    10.396 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_19/O
                         net (fo=2, routed)           0.857    11.252    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_19_n_0
    SLICE_X102Y76        LUT4 (Prop_lut4_I3_O)        0.328    11.580 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_23/O
                         net (fo=1, routed)           0.000    11.580    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_23_n_0
    SLICE_X102Y76        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.113 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.113    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_11_n_0
    SLICE_X102Y77        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.332 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_23/O[0]
                         net (fo=3, routed)           1.210    13.543    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_23_n_7
    SLICE_X106Y76        LUT3 (Prop_lut3_I0_O)        0.295    13.838 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_12/O
                         net (fo=2, routed)           0.865    14.702    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_12_n_0
    SLICE_X106Y76        LUT5 (Prop_lut5_I4_O)        0.154    14.856 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_3/O
                         net (fo=2, routed)           1.001    15.858    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_3_n_0
    SLICE_X104Y76        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.607    16.465 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.465    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1_n_0
    SLICE_X104Y77        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.704 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2/O[2]
                         net (fo=8, routed)           1.206    17.909    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2_n_5
    SLICE_X104Y81        LUT3 (Prop_lut3_I1_O)        0.333    18.242 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_120/O
                         net (fo=2, routed)           1.002    19.244    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_120_n_0
    SLICE_X104Y82        LUT4 (Prop_lut4_I3_O)        0.355    19.599 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_124/O
                         net (fo=1, routed)           0.000    19.599    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_124_n_0
    SLICE_X104Y82        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.112 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_89/CO[3]
                         net (fo=1, routed)           0.000    20.112    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_89_n_0
    SLICE_X104Y83        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.427 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40/O[3]
                         net (fo=3, routed)           0.830    21.257    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40_n_4
    SLICE_X105Y82        LUT4 (Prop_lut4_I2_O)        0.307    21.564 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38/O
                         net (fo=1, routed)           0.000    21.564    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38_n_0
    SLICE_X105Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.114 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.974    23.088    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16_n_0
    SLICE_X107Y82        LUT3 (Prop_lut3_I0_O)        0.124    23.212 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3/O
                         net (fo=9, routed)           1.045    24.257    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3_n_0
    SLICE_X110Y78        LUT5 (Prop_lut5_I2_O)        0.124    24.381 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[2]_INST_0/O
                         net (fo=2, routed)           0.747    25.128    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[2]
    SLICE_X111Y81        LUT6 (Prop_lut6_I4_O)        0.124    25.252 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[2]_INST_0/O
                         net (fo=11, routed)          1.900    27.153    design_1_i/TEMP_positie_peddels/U0/value_1[2]
    SLICE_X100Y85        LUT4 (Prop_lut4_I1_O)        0.124    27.277 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_i_1/O
                         net (fo=2, routed)           0.826    28.103    design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_i_1_n_0
    SLICE_X101Y86        LUT5 (Prop_lut5_I0_O)        0.124    28.227 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    28.227    design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_i_5_n_0
    SLICE_X101Y86        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.628 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.628    design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_n_0
    SLICE_X101Y87        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.850 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__1/O[0]
                         net (fo=3, routed)           0.828    29.678    design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__1_n_7
    SLICE_X99Y88         LUT3 (Prop_lut3_I0_O)        0.299    29.977 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__0_i_3/O
                         net (fo=1, routed)           0.587    30.564    design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__0_i_3_n_0
    SLICE_X98Y88         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    31.084 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.084    design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__0_n_0
    SLICE_X98Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    31.407 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__1/O[1]
                         net (fo=6, routed)           1.204    32.611    design_1_i/TEMP_positie_peddels/U0/position_y_10[13]
    SLICE_X92Y90         LUT2 (Prop_lut2_I0_O)        0.306    32.917 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    32.917    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__0_i_3_n_0
    SLICE_X92Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.450 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    33.450    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__0_n_0
    SLICE_X92Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.567 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    33.567    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1_n_0
    SLICE_X92Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.786 f  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__2/O[0]
                         net (fo=13, routed)          1.604    35.390    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__2_n_7
    SLICE_X92Y85         LUT1 (Prop_lut1_I0_O)        0.295    35.685 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry_i_2/O
                         net (fo=1, routed)           0.000    35.685    design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry_i_2_n_0
    SLICE_X92Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    36.065 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry/CO[3]
                         net (fo=1, routed)           0.000    36.065    design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry_n_0
    SLICE_X92Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.182 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry__0/CO[3]
                         net (fo=1, routed)           0.000    36.182    design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry__0_n_0
    SLICE_X92Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.299 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.299    design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry__1_n_0
    SLICE_X92Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    36.518 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry__2/O[0]
                         net (fo=3, routed)           1.072    37.590    design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry__2_n_7
    SLICE_X89Y89         LUT3 (Prop_lut3_I0_O)        0.295    37.885 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__1_i_3/O
                         net (fo=1, routed)           0.691    38.576    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__1_i_3_n_0
    SLICE_X91Y89         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    39.083 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__1/CO[3]
                         net (fo=1, routed)           0.000    39.083    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__1_n_0
    SLICE_X91Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.417 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2/O[1]
                         net (fo=7, routed)           0.815    40.231    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_n_6
    SLICE_X90Y90         LUT4 (Prop_lut4_I2_O)        0.303    40.534 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_i_3/O
                         net (fo=1, routed)           0.000    40.534    design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_i_3_n_0
    SLICE_X90Y90         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    41.026 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3/CO[1]
                         net (fo=6, routed)           0.793    41.820    design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_n_2
    SLICE_X94Y90         LUT3 (Prop_lut3_I2_O)        0.332    42.152 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[8]_INST_0_i_1/O
                         net (fo=4, routed)           0.931    43.083    design_1_i/TEMP_positie_peddels/U0/position_y_1[8]_INST_0_i_1_n_0
    SLICE_X93Y86         LUT5 (Prop_lut5_I2_O)        0.124    43.207 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[3]_INST_0/O
                         net (fo=20, routed)          1.384    44.591    design_1_i/aanraking_herkennen_0/U0/positie_peddel_links[3]
    SLICE_X87Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525    45.116 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry/CO[3]
                         net (fo=1, routed)           0.000    45.116    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.450 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry__0/O[1]
                         net (fo=1, routed)           0.815    46.265    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry__0_n_6
    SLICE_X86Y77         LUT2 (Prop_lut2_I1_O)        0.303    46.568 r  design_1_i/aanraking_herkennen_0/U0/__17_carry__0_i_3/O
                         net (fo=1, routed)           0.000    46.568    design_1_i/aanraking_herkennen_0/U0/__17_carry__0_i_3_n_0
    SLICE_X86Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.101 r  design_1_i/aanraking_herkennen_0/U0/__17_carry__0/CO[3]
                         net (fo=1, routed)           0.000    47.101    design_1_i/aanraking_herkennen_0/U0/__17_carry__0_n_0
    SLICE_X86Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    47.355 f  design_1_i/aanraking_herkennen_0/U0/__17_carry__1/CO[0]
                         net (fo=2, routed)           1.657    49.012    design_1_i/aanraking_herkennen_0/U0/__17_carry__1_n_3
    SLICE_X96Y91         LUT3 (Prop_lut3_I2_O)        0.367    49.379 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0_i_1/O
                         net (fo=1, routed)           0.494    49.873    design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0_i_1_n_0
    SLICE_X96Y91         LUT6 (Prop_lut6_I4_O)        0.124    49.997 f  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0/O
                         net (fo=27, routed)          2.079    52.076    design_1_i/positie_balletje_0/U0/side_touch
    SLICE_X107Y97        LUT2 (Prop_lut2_I1_O)        0.124    52.200 r  design_1_i/positie_balletje_0/U0/angle[3]_i_3/O
                         net (fo=14, routed)          1.415    53.614    design_1_i/positie_balletje_0/U0/angle[3]_i_3_n_0
    SLICE_X96Y99         LUT6 (Prop_lut6_I3_O)        0.124    53.738 r  design_1_i/positie_balletje_0/U0/angle_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    53.738    design_1_i/positie_balletje_0/U0/angle_counter[4]_i_1_n_0
    SLICE_X96Y99         FDCE                                         r  design_1_i/positie_balletje_0/U0/angle_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/positie_balletje_0/U0/y_pos_reg[4]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.737ns  (logic 20.529ns (38.203%)  route 33.208ns (61.797%))
  Logic Levels:           54  (CARRY4=28 DSP48E1=1 LDCE=1 LUT1=1 LUT2=3 LUT3=8 LUT4=5 LUT5=5 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y83        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[6]/G
    SLICE_X103Y83        LDCE (EnToQ_ldce_G_Q)        0.730     0.730 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[6]/Q
                         net (fo=3, routed)           0.808     1.538    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[6]
    SLICE_X103Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     2.212 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.212    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3_n_0
    SLICE_X103Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.326 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.326    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X103Y84        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.660 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[1]
                         net (fo=1, routed)           0.777     3.437    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[14]
    DSP48_X4Y34          DSP48E1 (Prop_dsp48e1_A[14]_P[16])
                                                      4.020     7.457 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[16]
                         net (fo=20, routed)          2.793    10.250    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_89
    SLICE_X102Y76        LUT3 (Prop_lut3_I1_O)        0.146    10.396 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_19/O
                         net (fo=2, routed)           0.857    11.252    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_19_n_0
    SLICE_X102Y76        LUT4 (Prop_lut4_I3_O)        0.328    11.580 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_23/O
                         net (fo=1, routed)           0.000    11.580    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_23_n_0
    SLICE_X102Y76        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.113 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.113    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_11_n_0
    SLICE_X102Y77        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.332 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_23/O[0]
                         net (fo=3, routed)           1.210    13.543    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_23_n_7
    SLICE_X106Y76        LUT3 (Prop_lut3_I0_O)        0.295    13.838 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_12/O
                         net (fo=2, routed)           0.865    14.702    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_12_n_0
    SLICE_X106Y76        LUT5 (Prop_lut5_I4_O)        0.154    14.856 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_3/O
                         net (fo=2, routed)           1.001    15.858    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_3_n_0
    SLICE_X104Y76        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.607    16.465 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.465    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1_n_0
    SLICE_X104Y77        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.704 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2/O[2]
                         net (fo=8, routed)           1.206    17.909    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2_n_5
    SLICE_X104Y81        LUT3 (Prop_lut3_I1_O)        0.333    18.242 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_120/O
                         net (fo=2, routed)           1.002    19.244    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_120_n_0
    SLICE_X104Y82        LUT4 (Prop_lut4_I3_O)        0.355    19.599 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_124/O
                         net (fo=1, routed)           0.000    19.599    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_124_n_0
    SLICE_X104Y82        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.112 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_89/CO[3]
                         net (fo=1, routed)           0.000    20.112    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_89_n_0
    SLICE_X104Y83        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.427 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40/O[3]
                         net (fo=3, routed)           0.830    21.257    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40_n_4
    SLICE_X105Y82        LUT4 (Prop_lut4_I2_O)        0.307    21.564 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38/O
                         net (fo=1, routed)           0.000    21.564    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38_n_0
    SLICE_X105Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.114 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.974    23.088    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16_n_0
    SLICE_X107Y82        LUT3 (Prop_lut3_I0_O)        0.124    23.212 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3/O
                         net (fo=9, routed)           1.045    24.257    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3_n_0
    SLICE_X110Y78        LUT5 (Prop_lut5_I2_O)        0.124    24.381 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[2]_INST_0/O
                         net (fo=2, routed)           0.747    25.128    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[2]
    SLICE_X111Y81        LUT6 (Prop_lut6_I4_O)        0.124    25.252 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[2]_INST_0/O
                         net (fo=11, routed)          1.900    27.153    design_1_i/TEMP_positie_peddels/U0/value_1[2]
    SLICE_X100Y85        LUT4 (Prop_lut4_I1_O)        0.124    27.277 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_i_1/O
                         net (fo=2, routed)           0.826    28.103    design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_i_1_n_0
    SLICE_X101Y86        LUT5 (Prop_lut5_I0_O)        0.124    28.227 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    28.227    design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_i_5_n_0
    SLICE_X101Y86        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.628 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.628    design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_n_0
    SLICE_X101Y87        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.850 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__1/O[0]
                         net (fo=3, routed)           0.828    29.678    design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__1_n_7
    SLICE_X99Y88         LUT3 (Prop_lut3_I0_O)        0.299    29.977 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__0_i_3/O
                         net (fo=1, routed)           0.587    30.564    design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__0_i_3_n_0
    SLICE_X98Y88         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    31.084 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.084    design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__0_n_0
    SLICE_X98Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    31.407 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__1/O[1]
                         net (fo=6, routed)           1.204    32.611    design_1_i/TEMP_positie_peddels/U0/position_y_10[13]
    SLICE_X92Y90         LUT2 (Prop_lut2_I0_O)        0.306    32.917 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    32.917    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__0_i_3_n_0
    SLICE_X92Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.450 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    33.450    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__0_n_0
    SLICE_X92Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.567 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    33.567    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1_n_0
    SLICE_X92Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.786 f  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__2/O[0]
                         net (fo=13, routed)          1.604    35.390    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__2_n_7
    SLICE_X92Y85         LUT1 (Prop_lut1_I0_O)        0.295    35.685 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry_i_2/O
                         net (fo=1, routed)           0.000    35.685    design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry_i_2_n_0
    SLICE_X92Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    36.065 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry/CO[3]
                         net (fo=1, routed)           0.000    36.065    design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry_n_0
    SLICE_X92Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.182 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry__0/CO[3]
                         net (fo=1, routed)           0.000    36.182    design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry__0_n_0
    SLICE_X92Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.299 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.299    design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry__1_n_0
    SLICE_X92Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    36.518 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry__2/O[0]
                         net (fo=3, routed)           1.072    37.590    design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry__2_n_7
    SLICE_X89Y89         LUT3 (Prop_lut3_I0_O)        0.295    37.885 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__1_i_3/O
                         net (fo=1, routed)           0.691    38.576    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__1_i_3_n_0
    SLICE_X91Y89         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    39.083 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__1/CO[3]
                         net (fo=1, routed)           0.000    39.083    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__1_n_0
    SLICE_X91Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.417 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2/O[1]
                         net (fo=7, routed)           0.815    40.231    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_n_6
    SLICE_X90Y90         LUT4 (Prop_lut4_I2_O)        0.303    40.534 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_i_3/O
                         net (fo=1, routed)           0.000    40.534    design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_i_3_n_0
    SLICE_X90Y90         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    41.026 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3/CO[1]
                         net (fo=6, routed)           0.793    41.820    design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_n_2
    SLICE_X94Y90         LUT3 (Prop_lut3_I2_O)        0.332    42.152 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[8]_INST_0_i_1/O
                         net (fo=4, routed)           0.931    43.083    design_1_i/TEMP_positie_peddels/U0/position_y_1[8]_INST_0_i_1_n_0
    SLICE_X93Y86         LUT5 (Prop_lut5_I2_O)        0.124    43.207 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[3]_INST_0/O
                         net (fo=20, routed)          1.384    44.591    design_1_i/aanraking_herkennen_0/U0/positie_peddel_links[3]
    SLICE_X87Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525    45.116 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry/CO[3]
                         net (fo=1, routed)           0.000    45.116    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.450 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry__0/O[1]
                         net (fo=1, routed)           0.815    46.265    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry__0_n_6
    SLICE_X86Y77         LUT2 (Prop_lut2_I1_O)        0.303    46.568 r  design_1_i/aanraking_herkennen_0/U0/__17_carry__0_i_3/O
                         net (fo=1, routed)           0.000    46.568    design_1_i/aanraking_herkennen_0/U0/__17_carry__0_i_3_n_0
    SLICE_X86Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.101 r  design_1_i/aanraking_herkennen_0/U0/__17_carry__0/CO[3]
                         net (fo=1, routed)           0.000    47.101    design_1_i/aanraking_herkennen_0/U0/__17_carry__0_n_0
    SLICE_X86Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    47.355 r  design_1_i/aanraking_herkennen_0/U0/__17_carry__1/CO[0]
                         net (fo=2, routed)           1.657    49.012    design_1_i/aanraking_herkennen_0/U0/__17_carry__1_n_3
    SLICE_X96Y91         LUT3 (Prop_lut3_I2_O)        0.367    49.379 f  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0_i_1/O
                         net (fo=1, routed)           0.494    49.873    design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0_i_1_n_0
    SLICE_X96Y91         LUT6 (Prop_lut6_I4_O)        0.124    49.997 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0/O
                         net (fo=27, routed)          2.079    52.076    design_1_i/positie_balletje_0/U0/side_touch
    SLICE_X107Y97        LUT2 (Prop_lut2_I1_O)        0.124    52.200 f  design_1_i/positie_balletje_0/U0/angle[3]_i_3/O
                         net (fo=14, routed)          1.413    53.613    design_1_i/positie_balletje_0/U0/angle[3]_i_3_n_0
    SLICE_X96Y94         LUT5 (Prop_lut5_I1_O)        0.124    53.737 r  design_1_i/positie_balletje_0/U0/y_pos[4]_C_i_1/O
                         net (fo=1, routed)           0.000    53.737    design_1_i/positie_balletje_0/U0/y_pos[4]_C_i_1_n_0
    SLICE_X96Y94         FDCE                                         r  design_1_i/positie_balletje_0/U0/y_pos_reg[4]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/positie_balletje_0/U0/y_pos_reg[6]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.734ns  (logic 20.529ns (38.205%)  route 33.205ns (61.795%))
  Logic Levels:           54  (CARRY4=28 DSP48E1=1 LDCE=1 LUT1=1 LUT2=3 LUT3=8 LUT4=5 LUT5=5 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y83        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[6]/G
    SLICE_X103Y83        LDCE (EnToQ_ldce_G_Q)        0.730     0.730 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[6]/Q
                         net (fo=3, routed)           0.808     1.538    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[6]
    SLICE_X103Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     2.212 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.212    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3_n_0
    SLICE_X103Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.326 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.326    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X103Y84        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.660 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[1]
                         net (fo=1, routed)           0.777     3.437    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[14]
    DSP48_X4Y34          DSP48E1 (Prop_dsp48e1_A[14]_P[16])
                                                      4.020     7.457 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[16]
                         net (fo=20, routed)          2.793    10.250    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_89
    SLICE_X102Y76        LUT3 (Prop_lut3_I1_O)        0.146    10.396 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_19/O
                         net (fo=2, routed)           0.857    11.252    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_19_n_0
    SLICE_X102Y76        LUT4 (Prop_lut4_I3_O)        0.328    11.580 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_23/O
                         net (fo=1, routed)           0.000    11.580    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_23_n_0
    SLICE_X102Y76        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.113 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.113    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_11_n_0
    SLICE_X102Y77        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.332 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_23/O[0]
                         net (fo=3, routed)           1.210    13.543    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_23_n_7
    SLICE_X106Y76        LUT3 (Prop_lut3_I0_O)        0.295    13.838 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_12/O
                         net (fo=2, routed)           0.865    14.702    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_12_n_0
    SLICE_X106Y76        LUT5 (Prop_lut5_I4_O)        0.154    14.856 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_3/O
                         net (fo=2, routed)           1.001    15.858    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_3_n_0
    SLICE_X104Y76        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.607    16.465 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.465    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1_n_0
    SLICE_X104Y77        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.704 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2/O[2]
                         net (fo=8, routed)           1.206    17.909    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2_n_5
    SLICE_X104Y81        LUT3 (Prop_lut3_I1_O)        0.333    18.242 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_120/O
                         net (fo=2, routed)           1.002    19.244    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_120_n_0
    SLICE_X104Y82        LUT4 (Prop_lut4_I3_O)        0.355    19.599 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_124/O
                         net (fo=1, routed)           0.000    19.599    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_124_n_0
    SLICE_X104Y82        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.112 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_89/CO[3]
                         net (fo=1, routed)           0.000    20.112    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_89_n_0
    SLICE_X104Y83        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.427 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40/O[3]
                         net (fo=3, routed)           0.830    21.257    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40_n_4
    SLICE_X105Y82        LUT4 (Prop_lut4_I2_O)        0.307    21.564 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38/O
                         net (fo=1, routed)           0.000    21.564    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38_n_0
    SLICE_X105Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.114 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.974    23.088    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16_n_0
    SLICE_X107Y82        LUT3 (Prop_lut3_I0_O)        0.124    23.212 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3/O
                         net (fo=9, routed)           1.045    24.257    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3_n_0
    SLICE_X110Y78        LUT5 (Prop_lut5_I2_O)        0.124    24.381 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[2]_INST_0/O
                         net (fo=2, routed)           0.747    25.128    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[2]
    SLICE_X111Y81        LUT6 (Prop_lut6_I4_O)        0.124    25.252 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[2]_INST_0/O
                         net (fo=11, routed)          1.900    27.153    design_1_i/TEMP_positie_peddels/U0/value_1[2]
    SLICE_X100Y85        LUT4 (Prop_lut4_I1_O)        0.124    27.277 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_i_1/O
                         net (fo=2, routed)           0.826    28.103    design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_i_1_n_0
    SLICE_X101Y86        LUT5 (Prop_lut5_I0_O)        0.124    28.227 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    28.227    design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_i_5_n_0
    SLICE_X101Y86        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.628 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.628    design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_n_0
    SLICE_X101Y87        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.850 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__1/O[0]
                         net (fo=3, routed)           0.828    29.678    design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__1_n_7
    SLICE_X99Y88         LUT3 (Prop_lut3_I0_O)        0.299    29.977 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__0_i_3/O
                         net (fo=1, routed)           0.587    30.564    design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__0_i_3_n_0
    SLICE_X98Y88         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    31.084 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.084    design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__0_n_0
    SLICE_X98Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    31.407 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__1/O[1]
                         net (fo=6, routed)           1.204    32.611    design_1_i/TEMP_positie_peddels/U0/position_y_10[13]
    SLICE_X92Y90         LUT2 (Prop_lut2_I0_O)        0.306    32.917 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    32.917    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__0_i_3_n_0
    SLICE_X92Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.450 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    33.450    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__0_n_0
    SLICE_X92Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.567 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    33.567    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1_n_0
    SLICE_X92Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.786 f  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__2/O[0]
                         net (fo=13, routed)          1.604    35.390    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__2_n_7
    SLICE_X92Y85         LUT1 (Prop_lut1_I0_O)        0.295    35.685 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry_i_2/O
                         net (fo=1, routed)           0.000    35.685    design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry_i_2_n_0
    SLICE_X92Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    36.065 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry/CO[3]
                         net (fo=1, routed)           0.000    36.065    design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry_n_0
    SLICE_X92Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.182 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry__0/CO[3]
                         net (fo=1, routed)           0.000    36.182    design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry__0_n_0
    SLICE_X92Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.299 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.299    design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry__1_n_0
    SLICE_X92Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    36.518 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry__2/O[0]
                         net (fo=3, routed)           1.072    37.590    design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry__2_n_7
    SLICE_X89Y89         LUT3 (Prop_lut3_I0_O)        0.295    37.885 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__1_i_3/O
                         net (fo=1, routed)           0.691    38.576    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__1_i_3_n_0
    SLICE_X91Y89         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    39.083 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__1/CO[3]
                         net (fo=1, routed)           0.000    39.083    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__1_n_0
    SLICE_X91Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.417 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2/O[1]
                         net (fo=7, routed)           0.815    40.231    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_n_6
    SLICE_X90Y90         LUT4 (Prop_lut4_I2_O)        0.303    40.534 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_i_3/O
                         net (fo=1, routed)           0.000    40.534    design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_i_3_n_0
    SLICE_X90Y90         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    41.026 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3/CO[1]
                         net (fo=6, routed)           0.793    41.820    design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_n_2
    SLICE_X94Y90         LUT3 (Prop_lut3_I2_O)        0.332    42.152 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[8]_INST_0_i_1/O
                         net (fo=4, routed)           0.931    43.083    design_1_i/TEMP_positie_peddels/U0/position_y_1[8]_INST_0_i_1_n_0
    SLICE_X93Y86         LUT5 (Prop_lut5_I2_O)        0.124    43.207 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[3]_INST_0/O
                         net (fo=20, routed)          1.384    44.591    design_1_i/aanraking_herkennen_0/U0/positie_peddel_links[3]
    SLICE_X87Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525    45.116 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry/CO[3]
                         net (fo=1, routed)           0.000    45.116    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.450 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry__0/O[1]
                         net (fo=1, routed)           0.815    46.265    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry__0_n_6
    SLICE_X86Y77         LUT2 (Prop_lut2_I1_O)        0.303    46.568 r  design_1_i/aanraking_herkennen_0/U0/__17_carry__0_i_3/O
                         net (fo=1, routed)           0.000    46.568    design_1_i/aanraking_herkennen_0/U0/__17_carry__0_i_3_n_0
    SLICE_X86Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.101 r  design_1_i/aanraking_herkennen_0/U0/__17_carry__0/CO[3]
                         net (fo=1, routed)           0.000    47.101    design_1_i/aanraking_herkennen_0/U0/__17_carry__0_n_0
    SLICE_X86Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    47.355 r  design_1_i/aanraking_herkennen_0/U0/__17_carry__1/CO[0]
                         net (fo=2, routed)           1.657    49.012    design_1_i/aanraking_herkennen_0/U0/__17_carry__1_n_3
    SLICE_X96Y91         LUT3 (Prop_lut3_I2_O)        0.367    49.379 f  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0_i_1/O
                         net (fo=1, routed)           0.494    49.873    design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0_i_1_n_0
    SLICE_X96Y91         LUT6 (Prop_lut6_I4_O)        0.124    49.997 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0/O
                         net (fo=27, routed)          2.079    52.076    design_1_i/positie_balletje_0/U0/side_touch
    SLICE_X107Y97        LUT2 (Prop_lut2_I1_O)        0.124    52.200 f  design_1_i/positie_balletje_0/U0/angle[3]_i_3/O
                         net (fo=14, routed)          1.410    53.610    design_1_i/positie_balletje_0/U0/angle[3]_i_3_n_0
    SLICE_X96Y94         LUT5 (Prop_lut5_I1_O)        0.124    53.734 r  design_1_i/positie_balletje_0/U0/y_pos[6]_C_i_1/O
                         net (fo=1, routed)           0.000    53.734    design_1_i/positie_balletje_0/U0/y_pos[6]_C_i_1_n_0
    SLICE_X96Y94         FDCE                                         r  design_1_i/positie_balletje_0/U0/y_pos_reg[6]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/positie_balletje_0/U0/y_pos_reg[2]_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.716ns  (logic 20.529ns (38.218%)  route 33.187ns (61.782%))
  Logic Levels:           54  (CARRY4=28 DSP48E1=1 LDCE=1 LUT1=1 LUT2=3 LUT3=8 LUT4=5 LUT5=5 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y83        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[6]/G
    SLICE_X103Y83        LDCE (EnToQ_ldce_G_Q)        0.730     0.730 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[6]/Q
                         net (fo=3, routed)           0.808     1.538    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[6]
    SLICE_X103Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     2.212 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.212    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3_n_0
    SLICE_X103Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.326 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.326    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X103Y84        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.660 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[1]
                         net (fo=1, routed)           0.777     3.437    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[14]
    DSP48_X4Y34          DSP48E1 (Prop_dsp48e1_A[14]_P[16])
                                                      4.020     7.457 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[16]
                         net (fo=20, routed)          2.793    10.250    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_89
    SLICE_X102Y76        LUT3 (Prop_lut3_I1_O)        0.146    10.396 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_19/O
                         net (fo=2, routed)           0.857    11.252    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_19_n_0
    SLICE_X102Y76        LUT4 (Prop_lut4_I3_O)        0.328    11.580 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_23/O
                         net (fo=1, routed)           0.000    11.580    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_23_n_0
    SLICE_X102Y76        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.113 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.113    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_11_n_0
    SLICE_X102Y77        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.332 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_23/O[0]
                         net (fo=3, routed)           1.210    13.543    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_23_n_7
    SLICE_X106Y76        LUT3 (Prop_lut3_I0_O)        0.295    13.838 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_12/O
                         net (fo=2, routed)           0.865    14.702    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_12_n_0
    SLICE_X106Y76        LUT5 (Prop_lut5_I4_O)        0.154    14.856 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_3/O
                         net (fo=2, routed)           1.001    15.858    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_3_n_0
    SLICE_X104Y76        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.607    16.465 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.465    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1_n_0
    SLICE_X104Y77        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.704 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2/O[2]
                         net (fo=8, routed)           1.206    17.909    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2_n_5
    SLICE_X104Y81        LUT3 (Prop_lut3_I1_O)        0.333    18.242 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_120/O
                         net (fo=2, routed)           1.002    19.244    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_120_n_0
    SLICE_X104Y82        LUT4 (Prop_lut4_I3_O)        0.355    19.599 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_124/O
                         net (fo=1, routed)           0.000    19.599    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_124_n_0
    SLICE_X104Y82        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.112 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_89/CO[3]
                         net (fo=1, routed)           0.000    20.112    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_89_n_0
    SLICE_X104Y83        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.427 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40/O[3]
                         net (fo=3, routed)           0.830    21.257    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40_n_4
    SLICE_X105Y82        LUT4 (Prop_lut4_I2_O)        0.307    21.564 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38/O
                         net (fo=1, routed)           0.000    21.564    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38_n_0
    SLICE_X105Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.114 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.974    23.088    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16_n_0
    SLICE_X107Y82        LUT3 (Prop_lut3_I0_O)        0.124    23.212 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3/O
                         net (fo=9, routed)           1.045    24.257    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3_n_0
    SLICE_X110Y78        LUT5 (Prop_lut5_I2_O)        0.124    24.381 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[2]_INST_0/O
                         net (fo=2, routed)           0.747    25.128    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[2]
    SLICE_X111Y81        LUT6 (Prop_lut6_I4_O)        0.124    25.252 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[2]_INST_0/O
                         net (fo=11, routed)          1.900    27.153    design_1_i/TEMP_positie_peddels/U0/value_1[2]
    SLICE_X100Y85        LUT4 (Prop_lut4_I1_O)        0.124    27.277 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_i_1/O
                         net (fo=2, routed)           0.826    28.103    design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_i_1_n_0
    SLICE_X101Y86        LUT5 (Prop_lut5_I0_O)        0.124    28.227 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    28.227    design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_i_5_n_0
    SLICE_X101Y86        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.628 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.628    design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_n_0
    SLICE_X101Y87        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.850 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__1/O[0]
                         net (fo=3, routed)           0.828    29.678    design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__1_n_7
    SLICE_X99Y88         LUT3 (Prop_lut3_I0_O)        0.299    29.977 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__0_i_3/O
                         net (fo=1, routed)           0.587    30.564    design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__0_i_3_n_0
    SLICE_X98Y88         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    31.084 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.084    design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__0_n_0
    SLICE_X98Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    31.407 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__1/O[1]
                         net (fo=6, routed)           1.204    32.611    design_1_i/TEMP_positie_peddels/U0/position_y_10[13]
    SLICE_X92Y90         LUT2 (Prop_lut2_I0_O)        0.306    32.917 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    32.917    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__0_i_3_n_0
    SLICE_X92Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.450 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    33.450    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__0_n_0
    SLICE_X92Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.567 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    33.567    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1_n_0
    SLICE_X92Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.786 f  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__2/O[0]
                         net (fo=13, routed)          1.604    35.390    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__2_n_7
    SLICE_X92Y85         LUT1 (Prop_lut1_I0_O)        0.295    35.685 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry_i_2/O
                         net (fo=1, routed)           0.000    35.685    design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry_i_2_n_0
    SLICE_X92Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    36.065 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry/CO[3]
                         net (fo=1, routed)           0.000    36.065    design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry_n_0
    SLICE_X92Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.182 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry__0/CO[3]
                         net (fo=1, routed)           0.000    36.182    design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry__0_n_0
    SLICE_X92Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.299 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.299    design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry__1_n_0
    SLICE_X92Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    36.518 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry__2/O[0]
                         net (fo=3, routed)           1.072    37.590    design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry__2_n_7
    SLICE_X89Y89         LUT3 (Prop_lut3_I0_O)        0.295    37.885 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__1_i_3/O
                         net (fo=1, routed)           0.691    38.576    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__1_i_3_n_0
    SLICE_X91Y89         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    39.083 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__1/CO[3]
                         net (fo=1, routed)           0.000    39.083    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__1_n_0
    SLICE_X91Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.417 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2/O[1]
                         net (fo=7, routed)           0.815    40.231    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_n_6
    SLICE_X90Y90         LUT4 (Prop_lut4_I2_O)        0.303    40.534 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_i_3/O
                         net (fo=1, routed)           0.000    40.534    design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_i_3_n_0
    SLICE_X90Y90         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    41.026 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3/CO[1]
                         net (fo=6, routed)           0.793    41.820    design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_n_2
    SLICE_X94Y90         LUT3 (Prop_lut3_I2_O)        0.332    42.152 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[8]_INST_0_i_1/O
                         net (fo=4, routed)           0.931    43.083    design_1_i/TEMP_positie_peddels/U0/position_y_1[8]_INST_0_i_1_n_0
    SLICE_X93Y86         LUT5 (Prop_lut5_I2_O)        0.124    43.207 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[3]_INST_0/O
                         net (fo=20, routed)          1.384    44.591    design_1_i/aanraking_herkennen_0/U0/positie_peddel_links[3]
    SLICE_X87Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525    45.116 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry/CO[3]
                         net (fo=1, routed)           0.000    45.116    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.450 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry__0/O[1]
                         net (fo=1, routed)           0.815    46.265    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry__0_n_6
    SLICE_X86Y77         LUT2 (Prop_lut2_I1_O)        0.303    46.568 r  design_1_i/aanraking_herkennen_0/U0/__17_carry__0_i_3/O
                         net (fo=1, routed)           0.000    46.568    design_1_i/aanraking_herkennen_0/U0/__17_carry__0_i_3_n_0
    SLICE_X86Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.101 r  design_1_i/aanraking_herkennen_0/U0/__17_carry__0/CO[3]
                         net (fo=1, routed)           0.000    47.101    design_1_i/aanraking_herkennen_0/U0/__17_carry__0_n_0
    SLICE_X86Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    47.355 f  design_1_i/aanraking_herkennen_0/U0/__17_carry__1/CO[0]
                         net (fo=2, routed)           1.657    49.012    design_1_i/aanraking_herkennen_0/U0/__17_carry__1_n_3
    SLICE_X96Y91         LUT3 (Prop_lut3_I2_O)        0.367    49.379 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0_i_1/O
                         net (fo=1, routed)           0.494    49.873    design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0_i_1_n_0
    SLICE_X96Y91         LUT6 (Prop_lut6_I4_O)        0.124    49.997 f  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0/O
                         net (fo=27, routed)          2.079    52.076    design_1_i/positie_balletje_0/U0/side_touch
    SLICE_X107Y97        LUT2 (Prop_lut2_I1_O)        0.124    52.200 r  design_1_i/positie_balletje_0/U0/angle[3]_i_3/O
                         net (fo=14, routed)          1.392    53.592    design_1_i/positie_balletje_0/U0/angle[3]_i_3_n_0
    SLICE_X97Y94         LUT5 (Prop_lut5_I1_O)        0.124    53.716 r  design_1_i/positie_balletje_0/U0/y_pos[2]_C_i_1/O
                         net (fo=1, routed)           0.000    53.716    design_1_i/positie_balletje_0/U0/y_pos[2]_C_i_1_n_0
    SLICE_X97Y94         FDCE                                         r  design_1_i/positie_balletje_0/U0/y_pos_reg[2]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/positie_balletje_0/U0/angle_counter_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.713ns  (logic 20.529ns (38.219%)  route 33.184ns (61.780%))
  Logic Levels:           54  (CARRY4=28 DSP48E1=1 LDCE=1 LUT1=1 LUT2=3 LUT3=8 LUT4=5 LUT5=4 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y83        LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[6]/G
    SLICE_X103Y83        LDCE (EnToQ_ldce_G_Q)        0.730     0.730 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[6]/Q
                         net (fo=3, routed)           0.808     1.538    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm[6]
    SLICE_X103Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     2.212 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3/CO[3]
                         net (fo=1, routed)           0.000     2.212    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_3_n_0
    SLICE_X103Y83        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.326 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.326    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_2_n_0
    SLICE_X103Y84        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.660 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_i_1/O[1]
                         net (fo=1, routed)           0.777     3.437    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/A[14]
    DSP48_X4Y34          DSP48E1 (Prop_dsp48e1_A[14]_P[16])
                                                      4.020     7.457 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1/P[16]
                         net (fo=20, routed)          2.793    10.250    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value1_n_89
    SLICE_X102Y76        LUT3 (Prop_lut3_I1_O)        0.146    10.396 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_19/O
                         net (fo=2, routed)           0.857    11.252    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_19_n_0
    SLICE_X102Y76        LUT4 (Prop_lut4_I3_O)        0.328    11.580 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_23/O
                         net (fo=1, routed)           0.000    11.580    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_23_n_0
    SLICE_X102Y76        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.113 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    12.113    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_11_n_0
    SLICE_X102Y77        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.332 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_23/O[0]
                         net (fo=3, routed)           1.210    13.543    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_23_n_7
    SLICE_X106Y76        LUT3 (Prop_lut3_I0_O)        0.295    13.838 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_12/O
                         net (fo=2, routed)           0.865    14.702    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_12_n_0
    SLICE_X106Y76        LUT5 (Prop_lut5_I4_O)        0.154    14.856 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_3/O
                         net (fo=2, routed)           1.001    15.858    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_3_n_0
    SLICE_X104Y76        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.607    16.465 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.465    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[4]_INST_0_i_1_n_0
    SLICE_X104Y77        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.704 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2/O[2]
                         net (fo=8, routed)           1.206    17.909    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_2_n_5
    SLICE_X104Y81        LUT3 (Prop_lut3_I1_O)        0.333    18.242 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_120/O
                         net (fo=2, routed)           1.002    19.244    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_120_n_0
    SLICE_X104Y82        LUT4 (Prop_lut4_I3_O)        0.355    19.599 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_124/O
                         net (fo=1, routed)           0.000    19.599    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_124_n_0
    SLICE_X104Y82        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    20.112 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_89/CO[3]
                         net (fo=1, routed)           0.000    20.112    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_89_n_0
    SLICE_X104Y83        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.427 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40/O[3]
                         net (fo=3, routed)           0.830    21.257    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_40_n_4
    SLICE_X105Y82        LUT4 (Prop_lut4_I2_O)        0.307    21.564 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38/O
                         net (fo=1, routed)           0.000    21.564    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_38_n_0
    SLICE_X105Y82        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.114 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16/CO[3]
                         net (fo=1, routed)           0.974    23.088    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_16_n_0
    SLICE_X107Y82        LUT3 (Prop_lut3_I0_O)        0.124    23.212 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3/O
                         net (fo=9, routed)           1.045    24.257    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[8]_INST_0_i_3_n_0
    SLICE_X110Y78        LUT5 (Prop_lut5_I2_O)        0.124    24.381 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/value[2]_INST_0/O
                         net (fo=2, routed)           0.747    25.128    design_1_i/ontvangen_controllers/controller_interconn_0/controller_input_2[2]
    SLICE_X111Y81        LUT6 (Prop_lut6_I4_O)        0.124    25.252 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_output_1[2]_INST_0/O
                         net (fo=11, routed)          1.900    27.153    design_1_i/TEMP_positie_peddels/U0/value_1[2]
    SLICE_X100Y85        LUT4 (Prop_lut4_I1_O)        0.124    27.277 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_i_1/O
                         net (fo=2, routed)           0.826    28.103    design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_i_1_n_0
    SLICE_X101Y86        LUT5 (Prop_lut5_I0_O)        0.124    28.227 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    28.227    design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_i_5_n_0
    SLICE_X101Y86        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.628 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.628    design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__0_n_0
    SLICE_X101Y87        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.850 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__1/O[0]
                         net (fo=3, routed)           0.828    29.678    design_1_i/TEMP_positie_peddels/U0/position_y_10__0_carry__1_n_7
    SLICE_X99Y88         LUT3 (Prop_lut3_I0_O)        0.299    29.977 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__0_i_3/O
                         net (fo=1, routed)           0.587    30.564    design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__0_i_3_n_0
    SLICE_X98Y88         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    31.084 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__0/CO[3]
                         net (fo=1, routed)           0.000    31.084    design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__0_n_0
    SLICE_X98Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    31.407 r  design_1_i/TEMP_positie_peddels/U0/position_y_10__98_carry__1/O[1]
                         net (fo=6, routed)           1.204    32.611    design_1_i/TEMP_positie_peddels/U0/position_y_10[13]
    SLICE_X92Y90         LUT2 (Prop_lut2_I0_O)        0.306    32.917 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__0_i_3/O
                         net (fo=1, routed)           0.000    32.917    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__0_i_3_n_0
    SLICE_X92Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.450 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    33.450    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__0_n_0
    SLICE_X92Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.567 r  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    33.567    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__1_n_0
    SLICE_X92Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    33.786 f  design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__2/O[0]
                         net (fo=13, routed)          1.604    35.390    design_1_i/TEMP_positie_peddels/U0/position_y_1_carry__2_n_7
    SLICE_X92Y85         LUT1 (Prop_lut1_I0_O)        0.295    35.685 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry_i_2/O
                         net (fo=1, routed)           0.000    35.685    design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry_i_2_n_0
    SLICE_X92Y85         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    36.065 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry/CO[3]
                         net (fo=1, routed)           0.000    36.065    design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry_n_0
    SLICE_X92Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.182 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry__0/CO[3]
                         net (fo=1, routed)           0.000    36.182    design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry__0_n_0
    SLICE_X92Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.299 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry__1/CO[3]
                         net (fo=1, routed)           0.000    36.299    design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry__1_n_0
    SLICE_X92Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    36.518 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry__2/O[0]
                         net (fo=3, routed)           1.072    37.590    design_1_i/TEMP_positie_peddels/U0/position_y_1__36_carry__2_n_7
    SLICE_X89Y89         LUT3 (Prop_lut3_I0_O)        0.295    37.885 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__1_i_3/O
                         net (fo=1, routed)           0.691    38.576    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__1_i_3_n_0
    SLICE_X91Y89         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    39.083 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__1/CO[3]
                         net (fo=1, routed)           0.000    39.083    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__1_n_0
    SLICE_X91Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.417 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2/O[1]
                         net (fo=7, routed)           0.815    40.231    design_1_i/TEMP_positie_peddels/U0/position_y_1__118_carry__2_n_6
    SLICE_X90Y90         LUT4 (Prop_lut4_I2_O)        0.303    40.534 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_i_3/O
                         net (fo=1, routed)           0.000    40.534    design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_i_3_n_0
    SLICE_X90Y90         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492    41.026 r  design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3/CO[1]
                         net (fo=6, routed)           0.793    41.820    design_1_i/TEMP_positie_peddels/U0/position_y_1__159_carry__3_n_2
    SLICE_X94Y90         LUT3 (Prop_lut3_I2_O)        0.332    42.152 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[8]_INST_0_i_1/O
                         net (fo=4, routed)           0.931    43.083    design_1_i/TEMP_positie_peddels/U0/position_y_1[8]_INST_0_i_1_n_0
    SLICE_X93Y86         LUT5 (Prop_lut5_I2_O)        0.124    43.207 r  design_1_i/TEMP_positie_peddels/U0/position_y_1[3]_INST_0/O
                         net (fo=20, routed)          1.384    44.591    design_1_i/aanraking_herkennen_0/U0/positie_peddel_links[3]
    SLICE_X87Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525    45.116 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry/CO[3]
                         net (fo=1, routed)           0.000    45.116    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry_n_0
    SLICE_X87Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    45.450 r  design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry__0/O[1]
                         net (fo=1, routed)           0.815    46.265    design_1_i/aanraking_herkennen_0/U0/aanraking_peddel_links2__5_carry__0_n_6
    SLICE_X86Y77         LUT2 (Prop_lut2_I1_O)        0.303    46.568 r  design_1_i/aanraking_herkennen_0/U0/__17_carry__0_i_3/O
                         net (fo=1, routed)           0.000    46.568    design_1_i/aanraking_herkennen_0/U0/__17_carry__0_i_3_n_0
    SLICE_X86Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    47.101 r  design_1_i/aanraking_herkennen_0/U0/__17_carry__0/CO[3]
                         net (fo=1, routed)           0.000    47.101    design_1_i/aanraking_herkennen_0/U0/__17_carry__0_n_0
    SLICE_X86Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    47.355 f  design_1_i/aanraking_herkennen_0/U0/__17_carry__1/CO[0]
                         net (fo=2, routed)           1.657    49.012    design_1_i/aanraking_herkennen_0/U0/__17_carry__1_n_3
    SLICE_X96Y91         LUT3 (Prop_lut3_I2_O)        0.367    49.379 r  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0_i_1/O
                         net (fo=1, routed)           0.494    49.873    design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0_i_1_n_0
    SLICE_X96Y91         LUT6 (Prop_lut6_I4_O)        0.124    49.997 f  design_1_i/aanraking_herkennen_0/U0/aanraking_balletje_zijkant_INST_0/O
                         net (fo=27, routed)          2.079    52.076    design_1_i/positie_balletje_0/U0/side_touch
    SLICE_X107Y97        LUT2 (Prop_lut2_I1_O)        0.124    52.200 r  design_1_i/positie_balletje_0/U0/angle[3]_i_3/O
                         net (fo=14, routed)          1.390    53.589    design_1_i/positie_balletje_0/U0/angle[3]_i_3_n_0
    SLICE_X97Y100        LUT6 (Prop_lut6_I3_O)        0.124    53.713 r  design_1_i/positie_balletje_0/U0/angle_counter[8]_i_1/O
                         net (fo=1, routed)           0.000    53.713    design_1_i/positie_balletje_0/U0/angle_counter[8]_i_1_n_0
    SLICE_X97Y100        FDCE                                         r  design_1_i/positie_balletje_0/U0/angle_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/beeld_generator_0/U0/hs_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/beeld_generator_0/U0/HSYNC_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDCE                         0.000     0.000 r  design_1_i/beeld_generator_0/U0/hs_reg/C
    SLICE_X112Y101       FDCE (Prop_fdce_C_Q)         0.164     0.164 r  design_1_i/beeld_generator_0/U0/hs_reg/Q
                         net (fo=1, routed)           0.056     0.220    design_1_i/beeld_generator_0/U0/hs
    SLICE_X112Y101       FDCE                                         r  design_1_i/beeld_generator_0/U0/HSYNC_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Coor_PixelR_0/U0/VSYNC_o_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/lijn_tekenen_0/U0/VSYNC_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y99        FDRE                         0.000     0.000 r  design_1_i/Coor_PixelR_0/U0/VSYNC_o_reg/C
    SLICE_X109Y99        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/Coor_PixelR_0/U0/VSYNC_o_reg/Q
                         net (fo=1, routed)           0.116     0.257    design_1_i/lijn_tekenen_0/U0/VSYNC_i
    SLICE_X109Y97        FDRE                                         r  design_1_i/lijn_tekenen_0/U0/VSYNC_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/tekenen_balletje/U0/vpxl_o_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/TEMP_tekenen_peddel_L/U0/vpxl_o_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.626%)  route 0.122ns (46.374%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y91         FDRE                         0.000     0.000 r  design_1_i/tekenen_balletje/U0/vpxl_o_reg[1]/C
    SLICE_X97Y91         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/tekenen_balletje/U0/vpxl_o_reg[1]/Q
                         net (fo=5, routed)           0.122     0.263    design_1_i/TEMP_tekenen_peddel_L/U0/vpxl_i[1]
    SLICE_X96Y91         FDRE                                         r  design_1_i/TEMP_tekenen_peddel_L/U0/vpxl_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/tekenen_balletje/U0/hpxl_o_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/TEMP_tekenen_peddel_L/U0/hpxl_o_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.423%)  route 0.123ns (46.577%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y91        FDRE                         0.000     0.000 r  design_1_i/tekenen_balletje/U0/hpxl_o_reg[2]/C
    SLICE_X107Y91        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/tekenen_balletje/U0/hpxl_o_reg[2]/Q
                         net (fo=5, routed)           0.123     0.264    design_1_i/TEMP_tekenen_peddel_L/U0/hpxl_i[2]
    SLICE_X107Y91        FDRE                                         r  design_1_i/TEMP_tekenen_peddel_L/U0/hpxl_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/tekenen_balletje/U0/HSYNC_o_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/TEMP_tekenen_peddel_L/U0/HSYNC_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y100       FDRE                         0.000     0.000 r  design_1_i/tekenen_balletje/U0/HSYNC_o_reg/C
    SLICE_X112Y100       FDRE (Prop_fdre_C_Q)         0.148     0.148 r  design_1_i/tekenen_balletje/U0/HSYNC_o_reg/Q
                         net (fo=1, routed)           0.119     0.267    design_1_i/TEMP_tekenen_peddel_L/U0/HSYNC_i
    SLICE_X112Y100       FDRE                                         r  design_1_i/TEMP_tekenen_peddel_L/U0/HSYNC_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Coor_PixelR_0/U0/CoorR_yboven_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/Coor_PixelR_0/U0/CoorR_yboven_out_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.141ns (52.751%)  route 0.126ns (47.249%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y92         FDRE                         0.000     0.000 r  design_1_i/Coor_PixelR_0/U0/CoorR_yboven_reg[5]/C
    SLICE_X93Y92         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/Coor_PixelR_0/U0/CoorR_yboven_reg[5]/Q
                         net (fo=3, routed)           0.126     0.267    design_1_i/Coor_PixelR_0/U0/CoorR_yboven[5]
    SLICE_X91Y91         FDRE                                         r  design_1_i/Coor_PixelR_0/U0/CoorR_yboven_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Coor_PixelR_0/U0/CoorR_yboven_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/Coor_PixelR_0/U0/CoorR_yboven_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.540%)  route 0.127ns (47.460%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y92         FDRE                         0.000     0.000 r  design_1_i/Coor_PixelR_0/U0/CoorR_yboven_reg[4]/C
    SLICE_X93Y92         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/Coor_PixelR_0/U0/CoorR_yboven_reg[4]/Q
                         net (fo=3, routed)           0.127     0.268    design_1_i/Coor_PixelR_0/U0/CoorR_yboven[4]
    SLICE_X91Y91         FDRE                                         r  design_1_i/Coor_PixelR_0/U0/CoorR_yboven_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Coor_PixelR_0/U0/CoorR_yboven_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/Coor_PixelR_0/U0/CoorR_yboven_out_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.540%)  route 0.127ns (47.460%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y92         FDRE                         0.000     0.000 r  design_1_i/Coor_PixelR_0/U0/CoorR_yboven_reg[6]/C
    SLICE_X93Y92         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/Coor_PixelR_0/U0/CoorR_yboven_reg[6]/Q
                         net (fo=3, routed)           0.127     0.268    design_1_i/Coor_PixelR_0/U0/CoorR_yboven[6]
    SLICE_X90Y91         FDRE                                         r  design_1_i/Coor_PixelR_0/U0/CoorR_yboven_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Coor_PixelR_0/U0/CoorR_yboven_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/Coor_PixelR_0/U0/CoorR_yboven_out_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.540%)  route 0.127ns (47.460%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y93         FDRE                         0.000     0.000 r  design_1_i/Coor_PixelR_0/U0/CoorR_yboven_reg[8]/C
    SLICE_X93Y93         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/Coor_PixelR_0/U0/CoorR_yboven_reg[8]/Q
                         net (fo=3, routed)           0.127     0.268    design_1_i/Coor_PixelR_0/U0/CoorR_yboven[8]
    SLICE_X90Y92         FDRE                                         r  design_1_i/Coor_PixelR_0/U0/CoorR_yboven_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/Coor_PixelR_0/U0/CoorR_yboven_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/Coor_PixelR_0/U0/CoorR_yboven_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.141ns (52.279%)  route 0.129ns (47.721%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y91         FDRE                         0.000     0.000 r  design_1_i/Coor_PixelR_0/U0/CoorR_yboven_reg[0]/C
    SLICE_X93Y91         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/Coor_PixelR_0/U0/CoorR_yboven_reg[0]/Q
                         net (fo=3, routed)           0.129     0.270    design_1_i/Coor_PixelR_0/U0/CoorR_yboven[0]
    SLICE_X90Y91         FDRE                                         r  design_1_i/Coor_PixelR_0/U0/CoorR_yboven_out_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.431ns  (logic 13.836ns (42.663%)  route 18.595ns (57.337%))
  Logic Levels:           36  (CARRY4=23 DSP48E1=1 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.771    -0.945    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X92Y69         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y69         FDCE (Prop_fdce_C_Q)         0.518    -0.427 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/Q
                         net (fo=2, routed)           1.122     0.695    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]
    DSP48_X3Y28          DSP48E1 (Prop_dsp48e1_B[15]_P[2])
                                                      3.656     4.351 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/P[2]
                         net (fo=22, routed)          3.346     7.697    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_103
    SLICE_X94Y51         LUT2 (Prop_lut2_I0_O)        0.124     7.821 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_463/O
                         net (fo=1, routed)           0.000     7.821    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_463_n_0
    SLICE_X94Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.354 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_443/CO[3]
                         net (fo=1, routed)           0.000     8.354    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_443_n_0
    SLICE_X94Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.471 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_417/CO[3]
                         net (fo=1, routed)           0.000     8.471    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_417_n_0
    SLICE_X94Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.588 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_389/CO[3]
                         net (fo=1, routed)           0.000     8.588    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_389_n_0
    SLICE_X94Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.911 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_355/O[1]
                         net (fo=2, routed)           1.050     9.961    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_355_n_6
    SLICE_X95Y66         LUT3 (Prop_lut3_I2_O)        0.332    10.293 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_311/O
                         net (fo=2, routed)           1.292    11.585    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_311_n_0
    SLICE_X95Y66         LUT4 (Prop_lut4_I3_O)        0.326    11.911 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_315/O
                         net (fo=1, routed)           0.000    11.911    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_315_n_0
    SLICE_X95Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.461 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_254/CO[3]
                         net (fo=1, routed)           0.000    12.461    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_254_n_0
    SLICE_X95Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.575 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_203/CO[3]
                         net (fo=1, routed)           0.000    12.575    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_203_n_0
    SLICE_X95Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.689 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_152/CO[3]
                         net (fo=1, routed)           0.000    12.689    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_152_n_0
    SLICE_X95Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.803 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_101/CO[3]
                         net (fo=1, routed)           0.000    12.803    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_101_n_0
    SLICE_X95Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.917 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    12.917    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X95Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.031 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.031    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34_n_0
    SLICE_X95Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.145 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.145    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22_n_0
    SLICE_X95Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.458 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12/O[3]
                         net (fo=2, routed)           1.169    14.627    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12_n_4
    SLICE_X97Y77         LUT3 (Prop_lut3_I0_O)        0.334    14.961 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_5/O
                         net (fo=2, routed)           1.048    16.009    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_5_n_0
    SLICE_X97Y77         LUT4 (Prop_lut4_I3_O)        0.326    16.335 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_9/O
                         net (fo=1, routed)           0.000    16.335    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_9_n_0
    SLICE_X97Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.885 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.885    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X97Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.999 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.999    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_0
    SLICE_X97Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.312 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2/O[3]
                         net (fo=20, routed)          2.233    19.545    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2_n_4
    SLICE_X94Y82         LUT3 (Prop_lut3_I2_O)        0.334    19.879 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_226/O
                         net (fo=4, routed)           0.669    20.547    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_226_n_0
    SLICE_X95Y83         LUT4 (Prop_lut4_I0_O)        0.348    20.895 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_353/O
                         net (fo=1, routed)           0.000    20.895    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_353_n_0
    SLICE_X95Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.293 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282/CO[3]
                         net (fo=1, routed)           0.000    21.293    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282_n_0
    SLICE_X95Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.407 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214/CO[3]
                         net (fo=1, routed)           0.000    21.407    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_0
    SLICE_X95Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.629 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147/O[0]
                         net (fo=3, routed)           1.192    22.822    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147_n_7
    SLICE_X100Y82        LUT3 (Prop_lut3_I1_O)        0.299    23.121 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_216/O
                         net (fo=2, routed)           0.833    23.954    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_216_n_0
    SLICE_X100Y81        LUT5 (Prop_lut5_I4_O)        0.150    24.104 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_138/O
                         net (fo=2, routed)           0.875    24.979    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_138_n_0
    SLICE_X98Y82         LUT6 (Prop_lut6_I0_O)        0.328    25.307 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_142/O
                         net (fo=1, routed)           0.000    25.307    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_142_n_0
    SLICE_X98Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.820 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    25.820    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X98Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.937 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    25.937    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X98Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.260 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/O[1]
                         net (fo=3, routed)           0.958    27.218    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_6
    SLICE_X96Y84         LUT4 (Prop_lut4_I1_O)        0.306    27.524 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_42/O
                         net (fo=1, routed)           0.000    27.524    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_42_n_0
    SLICE_X96Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.057 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.057    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X96Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.311 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.746    30.058    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X106Y82        LUT6 (Prop_lut6_I3_O)        0.367    30.425 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_1/O
                         net (fo=1, routed)           1.061    31.485    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_1_n_0
    SLICE_X102Y82        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.415ns  (logic 13.836ns (42.684%)  route 18.579ns (57.316%))
  Logic Levels:           36  (CARRY4=23 DSP48E1=1 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.771    -0.945    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X92Y69         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y69         FDCE (Prop_fdce_C_Q)         0.518    -0.427 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/Q
                         net (fo=2, routed)           1.122     0.695    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]
    DSP48_X3Y28          DSP48E1 (Prop_dsp48e1_B[15]_P[2])
                                                      3.656     4.351 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/P[2]
                         net (fo=22, routed)          3.346     7.697    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_103
    SLICE_X94Y51         LUT2 (Prop_lut2_I0_O)        0.124     7.821 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_463/O
                         net (fo=1, routed)           0.000     7.821    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_463_n_0
    SLICE_X94Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.354 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_443/CO[3]
                         net (fo=1, routed)           0.000     8.354    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_443_n_0
    SLICE_X94Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.471 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_417/CO[3]
                         net (fo=1, routed)           0.000     8.471    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_417_n_0
    SLICE_X94Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.588 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_389/CO[3]
                         net (fo=1, routed)           0.000     8.588    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_389_n_0
    SLICE_X94Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.911 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_355/O[1]
                         net (fo=2, routed)           1.050     9.961    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_355_n_6
    SLICE_X95Y66         LUT3 (Prop_lut3_I2_O)        0.332    10.293 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_311/O
                         net (fo=2, routed)           1.292    11.585    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_311_n_0
    SLICE_X95Y66         LUT4 (Prop_lut4_I3_O)        0.326    11.911 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_315/O
                         net (fo=1, routed)           0.000    11.911    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_315_n_0
    SLICE_X95Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.461 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_254/CO[3]
                         net (fo=1, routed)           0.000    12.461    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_254_n_0
    SLICE_X95Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.575 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_203/CO[3]
                         net (fo=1, routed)           0.000    12.575    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_203_n_0
    SLICE_X95Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.689 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_152/CO[3]
                         net (fo=1, routed)           0.000    12.689    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_152_n_0
    SLICE_X95Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.803 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_101/CO[3]
                         net (fo=1, routed)           0.000    12.803    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_101_n_0
    SLICE_X95Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.917 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    12.917    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X95Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.031 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.031    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34_n_0
    SLICE_X95Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.145 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.145    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22_n_0
    SLICE_X95Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.458 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12/O[3]
                         net (fo=2, routed)           1.169    14.627    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12_n_4
    SLICE_X97Y77         LUT3 (Prop_lut3_I0_O)        0.334    14.961 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_5/O
                         net (fo=2, routed)           1.048    16.009    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_5_n_0
    SLICE_X97Y77         LUT4 (Prop_lut4_I3_O)        0.326    16.335 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_9/O
                         net (fo=1, routed)           0.000    16.335    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_9_n_0
    SLICE_X97Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.885 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.885    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X97Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.999 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.999    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_0
    SLICE_X97Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.312 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2/O[3]
                         net (fo=20, routed)          2.233    19.545    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2_n_4
    SLICE_X94Y82         LUT3 (Prop_lut3_I2_O)        0.334    19.879 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_226/O
                         net (fo=4, routed)           0.669    20.547    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_226_n_0
    SLICE_X95Y83         LUT4 (Prop_lut4_I0_O)        0.348    20.895 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_353/O
                         net (fo=1, routed)           0.000    20.895    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_353_n_0
    SLICE_X95Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.293 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282/CO[3]
                         net (fo=1, routed)           0.000    21.293    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282_n_0
    SLICE_X95Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.407 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214/CO[3]
                         net (fo=1, routed)           0.000    21.407    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_0
    SLICE_X95Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.629 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147/O[0]
                         net (fo=3, routed)           1.192    22.822    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147_n_7
    SLICE_X100Y82        LUT3 (Prop_lut3_I1_O)        0.299    23.121 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_216/O
                         net (fo=2, routed)           0.833    23.954    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_216_n_0
    SLICE_X100Y81        LUT5 (Prop_lut5_I4_O)        0.150    24.104 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_138/O
                         net (fo=2, routed)           0.875    24.979    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_138_n_0
    SLICE_X98Y82         LUT6 (Prop_lut6_I0_O)        0.328    25.307 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_142/O
                         net (fo=1, routed)           0.000    25.307    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_142_n_0
    SLICE_X98Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.820 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    25.820    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X98Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.937 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    25.937    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X98Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.260 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/O[1]
                         net (fo=3, routed)           0.958    27.218    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_6
    SLICE_X96Y84         LUT4 (Prop_lut4_I1_O)        0.306    27.524 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_42/O
                         net (fo=1, routed)           0.000    27.524    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_42_n_0
    SLICE_X96Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.057 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.057    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X96Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.311 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.752    30.063    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X106Y82        LUT6 (Prop_lut6_I4_O)        0.367    30.430 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[4]_i_1/O
                         net (fo=1, routed)           1.039    31.469    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[4]_i_1_n_0
    SLICE_X103Y82        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.356ns  (logic 13.836ns (42.761%)  route 18.520ns (57.239%))
  Logic Levels:           36  (CARRY4=23 DSP48E1=1 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.771    -0.945    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X92Y69         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y69         FDCE (Prop_fdce_C_Q)         0.518    -0.427 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/Q
                         net (fo=2, routed)           1.122     0.695    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]
    DSP48_X3Y28          DSP48E1 (Prop_dsp48e1_B[15]_P[2])
                                                      3.656     4.351 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/P[2]
                         net (fo=22, routed)          3.346     7.697    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_103
    SLICE_X94Y51         LUT2 (Prop_lut2_I0_O)        0.124     7.821 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_463/O
                         net (fo=1, routed)           0.000     7.821    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_463_n_0
    SLICE_X94Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.354 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_443/CO[3]
                         net (fo=1, routed)           0.000     8.354    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_443_n_0
    SLICE_X94Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.471 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_417/CO[3]
                         net (fo=1, routed)           0.000     8.471    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_417_n_0
    SLICE_X94Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.588 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_389/CO[3]
                         net (fo=1, routed)           0.000     8.588    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_389_n_0
    SLICE_X94Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.911 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_355/O[1]
                         net (fo=2, routed)           1.050     9.961    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_355_n_6
    SLICE_X95Y66         LUT3 (Prop_lut3_I2_O)        0.332    10.293 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_311/O
                         net (fo=2, routed)           1.292    11.585    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_311_n_0
    SLICE_X95Y66         LUT4 (Prop_lut4_I3_O)        0.326    11.911 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_315/O
                         net (fo=1, routed)           0.000    11.911    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_315_n_0
    SLICE_X95Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.461 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_254/CO[3]
                         net (fo=1, routed)           0.000    12.461    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_254_n_0
    SLICE_X95Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.575 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_203/CO[3]
                         net (fo=1, routed)           0.000    12.575    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_203_n_0
    SLICE_X95Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.689 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_152/CO[3]
                         net (fo=1, routed)           0.000    12.689    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_152_n_0
    SLICE_X95Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.803 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_101/CO[3]
                         net (fo=1, routed)           0.000    12.803    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_101_n_0
    SLICE_X95Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.917 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    12.917    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X95Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.031 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.031    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34_n_0
    SLICE_X95Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.145 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.145    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22_n_0
    SLICE_X95Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.458 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12/O[3]
                         net (fo=2, routed)           1.169    14.627    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12_n_4
    SLICE_X97Y77         LUT3 (Prop_lut3_I0_O)        0.334    14.961 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_5/O
                         net (fo=2, routed)           1.048    16.009    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_5_n_0
    SLICE_X97Y77         LUT4 (Prop_lut4_I3_O)        0.326    16.335 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_9/O
                         net (fo=1, routed)           0.000    16.335    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_9_n_0
    SLICE_X97Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.885 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.885    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X97Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.999 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.999    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_0
    SLICE_X97Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.312 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2/O[3]
                         net (fo=20, routed)          2.233    19.545    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2_n_4
    SLICE_X94Y82         LUT3 (Prop_lut3_I2_O)        0.334    19.879 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_226/O
                         net (fo=4, routed)           0.669    20.547    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_226_n_0
    SLICE_X95Y83         LUT4 (Prop_lut4_I0_O)        0.348    20.895 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_353/O
                         net (fo=1, routed)           0.000    20.895    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_353_n_0
    SLICE_X95Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.293 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282/CO[3]
                         net (fo=1, routed)           0.000    21.293    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282_n_0
    SLICE_X95Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.407 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214/CO[3]
                         net (fo=1, routed)           0.000    21.407    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_0
    SLICE_X95Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.629 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147/O[0]
                         net (fo=3, routed)           1.192    22.822    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147_n_7
    SLICE_X100Y82        LUT3 (Prop_lut3_I1_O)        0.299    23.121 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_216/O
                         net (fo=2, routed)           0.833    23.954    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_216_n_0
    SLICE_X100Y81        LUT5 (Prop_lut5_I4_O)        0.150    24.104 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_138/O
                         net (fo=2, routed)           0.875    24.979    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_138_n_0
    SLICE_X98Y82         LUT6 (Prop_lut6_I0_O)        0.328    25.307 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_142/O
                         net (fo=1, routed)           0.000    25.307    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_142_n_0
    SLICE_X98Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.820 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    25.820    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X98Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.937 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    25.937    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X98Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.260 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/O[1]
                         net (fo=3, routed)           0.958    27.218    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_6
    SLICE_X96Y84         LUT4 (Prop_lut4_I1_O)        0.306    27.524 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_42/O
                         net (fo=1, routed)           0.000    27.524    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_42_n_0
    SLICE_X96Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.057 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.057    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X96Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.311 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          2.092    30.403    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X103Y80        LUT6 (Prop_lut6_I3_O)        0.367    30.770 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]_i_1/O
                         net (fo=1, routed)           0.641    31.411    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]_i_1_n_0
    SLICE_X103Y81        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.284ns  (logic 13.836ns (42.858%)  route 18.448ns (57.142%))
  Logic Levels:           36  (CARRY4=23 DSP48E1=1 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.771    -0.945    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X92Y69         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y69         FDCE (Prop_fdce_C_Q)         0.518    -0.427 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/Q
                         net (fo=2, routed)           1.122     0.695    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]
    DSP48_X3Y28          DSP48E1 (Prop_dsp48e1_B[15]_P[2])
                                                      3.656     4.351 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/P[2]
                         net (fo=22, routed)          3.346     7.697    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_103
    SLICE_X94Y51         LUT2 (Prop_lut2_I0_O)        0.124     7.821 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_463/O
                         net (fo=1, routed)           0.000     7.821    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_463_n_0
    SLICE_X94Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.354 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_443/CO[3]
                         net (fo=1, routed)           0.000     8.354    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_443_n_0
    SLICE_X94Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.471 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_417/CO[3]
                         net (fo=1, routed)           0.000     8.471    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_417_n_0
    SLICE_X94Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.588 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_389/CO[3]
                         net (fo=1, routed)           0.000     8.588    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_389_n_0
    SLICE_X94Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.911 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_355/O[1]
                         net (fo=2, routed)           1.050     9.961    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_355_n_6
    SLICE_X95Y66         LUT3 (Prop_lut3_I2_O)        0.332    10.293 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_311/O
                         net (fo=2, routed)           1.292    11.585    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_311_n_0
    SLICE_X95Y66         LUT4 (Prop_lut4_I3_O)        0.326    11.911 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_315/O
                         net (fo=1, routed)           0.000    11.911    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_315_n_0
    SLICE_X95Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.461 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_254/CO[3]
                         net (fo=1, routed)           0.000    12.461    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_254_n_0
    SLICE_X95Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.575 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_203/CO[3]
                         net (fo=1, routed)           0.000    12.575    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_203_n_0
    SLICE_X95Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.689 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_152/CO[3]
                         net (fo=1, routed)           0.000    12.689    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_152_n_0
    SLICE_X95Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.803 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_101/CO[3]
                         net (fo=1, routed)           0.000    12.803    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_101_n_0
    SLICE_X95Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.917 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    12.917    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X95Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.031 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.031    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34_n_0
    SLICE_X95Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.145 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.145    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22_n_0
    SLICE_X95Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.458 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12/O[3]
                         net (fo=2, routed)           1.169    14.627    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12_n_4
    SLICE_X97Y77         LUT3 (Prop_lut3_I0_O)        0.334    14.961 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_5/O
                         net (fo=2, routed)           1.048    16.009    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_5_n_0
    SLICE_X97Y77         LUT4 (Prop_lut4_I3_O)        0.326    16.335 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_9/O
                         net (fo=1, routed)           0.000    16.335    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_9_n_0
    SLICE_X97Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.885 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.885    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X97Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.999 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.999    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_0
    SLICE_X97Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.312 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2/O[3]
                         net (fo=20, routed)          2.233    19.545    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2_n_4
    SLICE_X94Y82         LUT3 (Prop_lut3_I2_O)        0.334    19.879 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_226/O
                         net (fo=4, routed)           0.669    20.547    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_226_n_0
    SLICE_X95Y83         LUT4 (Prop_lut4_I0_O)        0.348    20.895 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_353/O
                         net (fo=1, routed)           0.000    20.895    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_353_n_0
    SLICE_X95Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.293 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282/CO[3]
                         net (fo=1, routed)           0.000    21.293    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282_n_0
    SLICE_X95Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.407 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214/CO[3]
                         net (fo=1, routed)           0.000    21.407    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_0
    SLICE_X95Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.629 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147/O[0]
                         net (fo=3, routed)           1.192    22.822    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147_n_7
    SLICE_X100Y82        LUT3 (Prop_lut3_I1_O)        0.299    23.121 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_216/O
                         net (fo=2, routed)           0.833    23.954    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_216_n_0
    SLICE_X100Y81        LUT5 (Prop_lut5_I4_O)        0.150    24.104 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_138/O
                         net (fo=2, routed)           0.875    24.979    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_138_n_0
    SLICE_X98Y82         LUT6 (Prop_lut6_I0_O)        0.328    25.307 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_142/O
                         net (fo=1, routed)           0.000    25.307    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_142_n_0
    SLICE_X98Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.820 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    25.820    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X98Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.937 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    25.937    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X98Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.260 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/O[1]
                         net (fo=3, routed)           0.958    27.218    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_6
    SLICE_X96Y84         LUT4 (Prop_lut4_I1_O)        0.306    27.524 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_42/O
                         net (fo=1, routed)           0.000    27.524    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_42_n_0
    SLICE_X96Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.057 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.057    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X96Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.311 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          2.089    30.400    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X103Y80        LUT6 (Prop_lut6_I4_O)        0.367    30.767 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]_i_1/O
                         net (fo=1, routed)           0.571    31.338    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]_i_1_n_0
    SLICE_X103Y81        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.093ns  (logic 13.836ns (43.112%)  route 18.257ns (56.888%))
  Logic Levels:           36  (CARRY4=23 DSP48E1=1 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.771    -0.945    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X92Y69         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y69         FDCE (Prop_fdce_C_Q)         0.518    -0.427 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/Q
                         net (fo=2, routed)           1.122     0.695    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]
    DSP48_X3Y28          DSP48E1 (Prop_dsp48e1_B[15]_P[2])
                                                      3.656     4.351 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/P[2]
                         net (fo=22, routed)          3.346     7.697    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_103
    SLICE_X94Y51         LUT2 (Prop_lut2_I0_O)        0.124     7.821 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_463/O
                         net (fo=1, routed)           0.000     7.821    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_463_n_0
    SLICE_X94Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.354 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_443/CO[3]
                         net (fo=1, routed)           0.000     8.354    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_443_n_0
    SLICE_X94Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.471 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_417/CO[3]
                         net (fo=1, routed)           0.000     8.471    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_417_n_0
    SLICE_X94Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.588 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_389/CO[3]
                         net (fo=1, routed)           0.000     8.588    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_389_n_0
    SLICE_X94Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.911 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_355/O[1]
                         net (fo=2, routed)           1.050     9.961    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_355_n_6
    SLICE_X95Y66         LUT3 (Prop_lut3_I2_O)        0.332    10.293 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_311/O
                         net (fo=2, routed)           1.292    11.585    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_311_n_0
    SLICE_X95Y66         LUT4 (Prop_lut4_I3_O)        0.326    11.911 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_315/O
                         net (fo=1, routed)           0.000    11.911    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_315_n_0
    SLICE_X95Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.461 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_254/CO[3]
                         net (fo=1, routed)           0.000    12.461    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_254_n_0
    SLICE_X95Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.575 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_203/CO[3]
                         net (fo=1, routed)           0.000    12.575    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_203_n_0
    SLICE_X95Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.689 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_152/CO[3]
                         net (fo=1, routed)           0.000    12.689    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_152_n_0
    SLICE_X95Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.803 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_101/CO[3]
                         net (fo=1, routed)           0.000    12.803    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_101_n_0
    SLICE_X95Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.917 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    12.917    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X95Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.031 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.031    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34_n_0
    SLICE_X95Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.145 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.145    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22_n_0
    SLICE_X95Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.458 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12/O[3]
                         net (fo=2, routed)           1.169    14.627    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12_n_4
    SLICE_X97Y77         LUT3 (Prop_lut3_I0_O)        0.334    14.961 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_5/O
                         net (fo=2, routed)           1.048    16.009    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_5_n_0
    SLICE_X97Y77         LUT4 (Prop_lut4_I3_O)        0.326    16.335 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_9/O
                         net (fo=1, routed)           0.000    16.335    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_9_n_0
    SLICE_X97Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.885 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.885    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X97Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.999 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.999    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_0
    SLICE_X97Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.312 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2/O[3]
                         net (fo=20, routed)          2.233    19.545    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2_n_4
    SLICE_X94Y82         LUT3 (Prop_lut3_I2_O)        0.334    19.879 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_226/O
                         net (fo=4, routed)           0.669    20.547    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_226_n_0
    SLICE_X95Y83         LUT4 (Prop_lut4_I0_O)        0.348    20.895 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_353/O
                         net (fo=1, routed)           0.000    20.895    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_353_n_0
    SLICE_X95Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.293 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282/CO[3]
                         net (fo=1, routed)           0.000    21.293    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282_n_0
    SLICE_X95Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.407 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214/CO[3]
                         net (fo=1, routed)           0.000    21.407    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_0
    SLICE_X95Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.629 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147/O[0]
                         net (fo=3, routed)           1.192    22.822    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147_n_7
    SLICE_X100Y82        LUT3 (Prop_lut3_I1_O)        0.299    23.121 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_216/O
                         net (fo=2, routed)           0.833    23.954    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_216_n_0
    SLICE_X100Y81        LUT5 (Prop_lut5_I4_O)        0.150    24.104 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_138/O
                         net (fo=2, routed)           0.875    24.979    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_138_n_0
    SLICE_X98Y82         LUT6 (Prop_lut6_I0_O)        0.328    25.307 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_142/O
                         net (fo=1, routed)           0.000    25.307    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_142_n_0
    SLICE_X98Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.820 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    25.820    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X98Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.937 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    25.937    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X98Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.260 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/O[1]
                         net (fo=3, routed)           0.958    27.218    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_6
    SLICE_X96Y84         LUT4 (Prop_lut4_I1_O)        0.306    27.524 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_42/O
                         net (fo=1, routed)           0.000    27.524    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_42_n_0
    SLICE_X96Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.057 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.057    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X96Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.311 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.400    29.711    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X106Y81        LUT6 (Prop_lut6_I4_O)        0.367    30.078 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[8]_i_1/O
                         net (fo=1, routed)           1.070    31.148    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[8]_i_1_n_0
    SLICE_X103Y82        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.008ns  (logic 13.836ns (43.226%)  route 18.172ns (56.774%))
  Logic Levels:           36  (CARRY4=23 DSP48E1=1 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.771    -0.945    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X92Y69         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y69         FDCE (Prop_fdce_C_Q)         0.518    -0.427 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/Q
                         net (fo=2, routed)           1.122     0.695    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]
    DSP48_X3Y28          DSP48E1 (Prop_dsp48e1_B[15]_P[2])
                                                      3.656     4.351 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/P[2]
                         net (fo=22, routed)          3.346     7.697    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_103
    SLICE_X94Y51         LUT2 (Prop_lut2_I0_O)        0.124     7.821 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_463/O
                         net (fo=1, routed)           0.000     7.821    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_463_n_0
    SLICE_X94Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.354 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_443/CO[3]
                         net (fo=1, routed)           0.000     8.354    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_443_n_0
    SLICE_X94Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.471 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_417/CO[3]
                         net (fo=1, routed)           0.000     8.471    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_417_n_0
    SLICE_X94Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.588 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_389/CO[3]
                         net (fo=1, routed)           0.000     8.588    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_389_n_0
    SLICE_X94Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.911 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_355/O[1]
                         net (fo=2, routed)           1.050     9.961    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_355_n_6
    SLICE_X95Y66         LUT3 (Prop_lut3_I2_O)        0.332    10.293 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_311/O
                         net (fo=2, routed)           1.292    11.585    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_311_n_0
    SLICE_X95Y66         LUT4 (Prop_lut4_I3_O)        0.326    11.911 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_315/O
                         net (fo=1, routed)           0.000    11.911    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_315_n_0
    SLICE_X95Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.461 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_254/CO[3]
                         net (fo=1, routed)           0.000    12.461    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_254_n_0
    SLICE_X95Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.575 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_203/CO[3]
                         net (fo=1, routed)           0.000    12.575    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_203_n_0
    SLICE_X95Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.689 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_152/CO[3]
                         net (fo=1, routed)           0.000    12.689    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_152_n_0
    SLICE_X95Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.803 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_101/CO[3]
                         net (fo=1, routed)           0.000    12.803    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_101_n_0
    SLICE_X95Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.917 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    12.917    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X95Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.031 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.031    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34_n_0
    SLICE_X95Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.145 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.145    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22_n_0
    SLICE_X95Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.458 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12/O[3]
                         net (fo=2, routed)           1.169    14.627    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12_n_4
    SLICE_X97Y77         LUT3 (Prop_lut3_I0_O)        0.334    14.961 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_5/O
                         net (fo=2, routed)           1.048    16.009    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_5_n_0
    SLICE_X97Y77         LUT4 (Prop_lut4_I3_O)        0.326    16.335 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_9/O
                         net (fo=1, routed)           0.000    16.335    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_9_n_0
    SLICE_X97Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.885 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.885    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X97Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.999 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.999    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_0
    SLICE_X97Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.312 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2/O[3]
                         net (fo=20, routed)          2.233    19.545    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2_n_4
    SLICE_X94Y82         LUT3 (Prop_lut3_I2_O)        0.334    19.879 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_226/O
                         net (fo=4, routed)           0.669    20.547    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_226_n_0
    SLICE_X95Y83         LUT4 (Prop_lut4_I0_O)        0.348    20.895 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_353/O
                         net (fo=1, routed)           0.000    20.895    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_353_n_0
    SLICE_X95Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.293 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282/CO[3]
                         net (fo=1, routed)           0.000    21.293    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282_n_0
    SLICE_X95Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.407 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214/CO[3]
                         net (fo=1, routed)           0.000    21.407    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_0
    SLICE_X95Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.629 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147/O[0]
                         net (fo=3, routed)           1.192    22.822    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147_n_7
    SLICE_X100Y82        LUT3 (Prop_lut3_I1_O)        0.299    23.121 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_216/O
                         net (fo=2, routed)           0.833    23.954    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_216_n_0
    SLICE_X100Y81        LUT5 (Prop_lut5_I4_O)        0.150    24.104 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_138/O
                         net (fo=2, routed)           0.875    24.979    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_138_n_0
    SLICE_X98Y82         LUT6 (Prop_lut6_I0_O)        0.328    25.307 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_142/O
                         net (fo=1, routed)           0.000    25.307    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_142_n_0
    SLICE_X98Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.820 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    25.820    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X98Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.937 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    25.937    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X98Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.260 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/O[1]
                         net (fo=3, routed)           0.958    27.218    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_6
    SLICE_X96Y84         LUT4 (Prop_lut4_I1_O)        0.306    27.524 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_42/O
                         net (fo=1, routed)           0.000    27.524    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_42_n_0
    SLICE_X96Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.057 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.057    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X96Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.311 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.810    30.121    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X103Y80        LUT6 (Prop_lut6_I3_O)        0.367    30.488 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_1/O
                         net (fo=1, routed)           0.575    31.063    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_1_n_0
    SLICE_X103Y81        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.691ns  (logic 13.836ns (43.659%)  route 17.855ns (56.341%))
  Logic Levels:           36  (CARRY4=23 DSP48E1=1 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.771    -0.945    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X92Y69         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y69         FDCE (Prop_fdce_C_Q)         0.518    -0.427 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/Q
                         net (fo=2, routed)           1.122     0.695    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]
    DSP48_X3Y28          DSP48E1 (Prop_dsp48e1_B[15]_P[2])
                                                      3.656     4.351 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/P[2]
                         net (fo=22, routed)          3.346     7.697    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_103
    SLICE_X94Y51         LUT2 (Prop_lut2_I0_O)        0.124     7.821 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_463/O
                         net (fo=1, routed)           0.000     7.821    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_463_n_0
    SLICE_X94Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.354 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_443/CO[3]
                         net (fo=1, routed)           0.000     8.354    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_443_n_0
    SLICE_X94Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.471 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_417/CO[3]
                         net (fo=1, routed)           0.000     8.471    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_417_n_0
    SLICE_X94Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.588 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_389/CO[3]
                         net (fo=1, routed)           0.000     8.588    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_389_n_0
    SLICE_X94Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.911 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_355/O[1]
                         net (fo=2, routed)           1.050     9.961    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_355_n_6
    SLICE_X95Y66         LUT3 (Prop_lut3_I2_O)        0.332    10.293 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_311/O
                         net (fo=2, routed)           1.292    11.585    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_311_n_0
    SLICE_X95Y66         LUT4 (Prop_lut4_I3_O)        0.326    11.911 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_315/O
                         net (fo=1, routed)           0.000    11.911    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_315_n_0
    SLICE_X95Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.461 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_254/CO[3]
                         net (fo=1, routed)           0.000    12.461    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_254_n_0
    SLICE_X95Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.575 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_203/CO[3]
                         net (fo=1, routed)           0.000    12.575    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_203_n_0
    SLICE_X95Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.689 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_152/CO[3]
                         net (fo=1, routed)           0.000    12.689    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_152_n_0
    SLICE_X95Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.803 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_101/CO[3]
                         net (fo=1, routed)           0.000    12.803    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_101_n_0
    SLICE_X95Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.917 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    12.917    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X95Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.031 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.031    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34_n_0
    SLICE_X95Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.145 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.145    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22_n_0
    SLICE_X95Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.458 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12/O[3]
                         net (fo=2, routed)           1.169    14.627    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12_n_4
    SLICE_X97Y77         LUT3 (Prop_lut3_I0_O)        0.334    14.961 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_5/O
                         net (fo=2, routed)           1.048    16.009    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_5_n_0
    SLICE_X97Y77         LUT4 (Prop_lut4_I3_O)        0.326    16.335 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_9/O
                         net (fo=1, routed)           0.000    16.335    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_9_n_0
    SLICE_X97Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.885 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.885    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X97Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.999 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.999    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_0
    SLICE_X97Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.312 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2/O[3]
                         net (fo=20, routed)          2.233    19.545    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2_n_4
    SLICE_X94Y82         LUT3 (Prop_lut3_I2_O)        0.334    19.879 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_226/O
                         net (fo=4, routed)           0.669    20.547    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_226_n_0
    SLICE_X95Y83         LUT4 (Prop_lut4_I0_O)        0.348    20.895 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_353/O
                         net (fo=1, routed)           0.000    20.895    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_353_n_0
    SLICE_X95Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.293 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282/CO[3]
                         net (fo=1, routed)           0.000    21.293    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282_n_0
    SLICE_X95Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.407 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214/CO[3]
                         net (fo=1, routed)           0.000    21.407    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_0
    SLICE_X95Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.629 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147/O[0]
                         net (fo=3, routed)           1.192    22.822    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147_n_7
    SLICE_X100Y82        LUT3 (Prop_lut3_I1_O)        0.299    23.121 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_216/O
                         net (fo=2, routed)           0.833    23.954    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_216_n_0
    SLICE_X100Y81        LUT5 (Prop_lut5_I4_O)        0.150    24.104 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_138/O
                         net (fo=2, routed)           0.875    24.979    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_138_n_0
    SLICE_X98Y82         LUT6 (Prop_lut6_I0_O)        0.328    25.307 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_142/O
                         net (fo=1, routed)           0.000    25.307    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_142_n_0
    SLICE_X98Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.820 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    25.820    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X98Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.937 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    25.937    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X98Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.260 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/O[1]
                         net (fo=3, routed)           0.958    27.218    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_6
    SLICE_X96Y84         LUT4 (Prop_lut4_I1_O)        0.306    27.524 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_42/O
                         net (fo=1, routed)           0.000    27.524    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_42_n_0
    SLICE_X96Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.057 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.057    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X96Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.311 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.250    29.561    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X106Y82        LUT6 (Prop_lut6_I3_O)        0.367    29.928 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[10]_i_1/O
                         net (fo=1, routed)           0.818    30.745    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[10]_i_1_n_0
    SLICE_X103Y82        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.542ns  (logic 13.836ns (43.866%)  route 17.706ns (56.134%))
  Logic Levels:           36  (CARRY4=23 DSP48E1=1 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.771    -0.945    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X92Y69         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y69         FDCE (Prop_fdce_C_Q)         0.518    -0.427 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/Q
                         net (fo=2, routed)           1.122     0.695    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]
    DSP48_X3Y28          DSP48E1 (Prop_dsp48e1_B[15]_P[2])
                                                      3.656     4.351 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/P[2]
                         net (fo=22, routed)          3.346     7.697    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_103
    SLICE_X94Y51         LUT2 (Prop_lut2_I0_O)        0.124     7.821 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_463/O
                         net (fo=1, routed)           0.000     7.821    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_463_n_0
    SLICE_X94Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.354 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_443/CO[3]
                         net (fo=1, routed)           0.000     8.354    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_443_n_0
    SLICE_X94Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.471 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_417/CO[3]
                         net (fo=1, routed)           0.000     8.471    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_417_n_0
    SLICE_X94Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.588 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_389/CO[3]
                         net (fo=1, routed)           0.000     8.588    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_389_n_0
    SLICE_X94Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.911 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_355/O[1]
                         net (fo=2, routed)           1.050     9.961    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_355_n_6
    SLICE_X95Y66         LUT3 (Prop_lut3_I2_O)        0.332    10.293 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_311/O
                         net (fo=2, routed)           1.292    11.585    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_311_n_0
    SLICE_X95Y66         LUT4 (Prop_lut4_I3_O)        0.326    11.911 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_315/O
                         net (fo=1, routed)           0.000    11.911    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_315_n_0
    SLICE_X95Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.461 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_254/CO[3]
                         net (fo=1, routed)           0.000    12.461    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_254_n_0
    SLICE_X95Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.575 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_203/CO[3]
                         net (fo=1, routed)           0.000    12.575    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_203_n_0
    SLICE_X95Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.689 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_152/CO[3]
                         net (fo=1, routed)           0.000    12.689    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_152_n_0
    SLICE_X95Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.803 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_101/CO[3]
                         net (fo=1, routed)           0.000    12.803    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_101_n_0
    SLICE_X95Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.917 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    12.917    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X95Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.031 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.031    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34_n_0
    SLICE_X95Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.145 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.145    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22_n_0
    SLICE_X95Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.458 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12/O[3]
                         net (fo=2, routed)           1.169    14.627    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12_n_4
    SLICE_X97Y77         LUT3 (Prop_lut3_I0_O)        0.334    14.961 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_5/O
                         net (fo=2, routed)           1.048    16.009    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_5_n_0
    SLICE_X97Y77         LUT4 (Prop_lut4_I3_O)        0.326    16.335 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_9/O
                         net (fo=1, routed)           0.000    16.335    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_9_n_0
    SLICE_X97Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.885 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.885    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X97Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.999 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.999    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_0
    SLICE_X97Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.312 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2/O[3]
                         net (fo=20, routed)          2.233    19.545    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2_n_4
    SLICE_X94Y82         LUT3 (Prop_lut3_I2_O)        0.334    19.879 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_226/O
                         net (fo=4, routed)           0.669    20.547    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_226_n_0
    SLICE_X95Y83         LUT4 (Prop_lut4_I0_O)        0.348    20.895 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_353/O
                         net (fo=1, routed)           0.000    20.895    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_353_n_0
    SLICE_X95Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.293 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282/CO[3]
                         net (fo=1, routed)           0.000    21.293    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282_n_0
    SLICE_X95Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.407 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214/CO[3]
                         net (fo=1, routed)           0.000    21.407    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_0
    SLICE_X95Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.629 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147/O[0]
                         net (fo=3, routed)           1.192    22.822    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147_n_7
    SLICE_X100Y82        LUT3 (Prop_lut3_I1_O)        0.299    23.121 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_216/O
                         net (fo=2, routed)           0.833    23.954    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_216_n_0
    SLICE_X100Y81        LUT5 (Prop_lut5_I4_O)        0.150    24.104 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_138/O
                         net (fo=2, routed)           0.875    24.979    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_138_n_0
    SLICE_X98Y82         LUT6 (Prop_lut6_I0_O)        0.328    25.307 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_142/O
                         net (fo=1, routed)           0.000    25.307    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_142_n_0
    SLICE_X98Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.820 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    25.820    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X98Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.937 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    25.937    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X98Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.260 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/O[1]
                         net (fo=3, routed)           0.958    27.218    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_6
    SLICE_X96Y84         LUT4 (Prop_lut4_I1_O)        0.306    27.524 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_42/O
                         net (fo=1, routed)           0.000    27.524    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_42_n_0
    SLICE_X96Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.057 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.057    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X96Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.311 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.337    29.648    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X105Y83        LUT6 (Prop_lut6_I4_O)        0.367    30.015 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_1/O
                         net (fo=1, routed)           0.582    30.597    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_1_n_0
    SLICE_X103Y83        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.537ns  (logic 13.836ns (43.872%)  route 17.701ns (56.128%))
  Logic Levels:           36  (CARRY4=23 DSP48E1=1 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.771    -0.945    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X92Y69         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y69         FDCE (Prop_fdce_C_Q)         0.518    -0.427 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/Q
                         net (fo=2, routed)           1.122     0.695    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]
    DSP48_X3Y28          DSP48E1 (Prop_dsp48e1_B[15]_P[2])
                                                      3.656     4.351 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/P[2]
                         net (fo=22, routed)          3.346     7.697    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_103
    SLICE_X94Y51         LUT2 (Prop_lut2_I0_O)        0.124     7.821 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_463/O
                         net (fo=1, routed)           0.000     7.821    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_463_n_0
    SLICE_X94Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.354 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_443/CO[3]
                         net (fo=1, routed)           0.000     8.354    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_443_n_0
    SLICE_X94Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.471 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_417/CO[3]
                         net (fo=1, routed)           0.000     8.471    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_417_n_0
    SLICE_X94Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.588 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_389/CO[3]
                         net (fo=1, routed)           0.000     8.588    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_389_n_0
    SLICE_X94Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.911 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_355/O[1]
                         net (fo=2, routed)           1.050     9.961    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_355_n_6
    SLICE_X95Y66         LUT3 (Prop_lut3_I2_O)        0.332    10.293 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_311/O
                         net (fo=2, routed)           1.292    11.585    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_311_n_0
    SLICE_X95Y66         LUT4 (Prop_lut4_I3_O)        0.326    11.911 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_315/O
                         net (fo=1, routed)           0.000    11.911    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_315_n_0
    SLICE_X95Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.461 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_254/CO[3]
                         net (fo=1, routed)           0.000    12.461    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_254_n_0
    SLICE_X95Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.575 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_203/CO[3]
                         net (fo=1, routed)           0.000    12.575    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_203_n_0
    SLICE_X95Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.689 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_152/CO[3]
                         net (fo=1, routed)           0.000    12.689    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_152_n_0
    SLICE_X95Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.803 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_101/CO[3]
                         net (fo=1, routed)           0.000    12.803    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_101_n_0
    SLICE_X95Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.917 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    12.917    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X95Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.031 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.031    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34_n_0
    SLICE_X95Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.145 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.145    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22_n_0
    SLICE_X95Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.458 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12/O[3]
                         net (fo=2, routed)           1.169    14.627    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12_n_4
    SLICE_X97Y77         LUT3 (Prop_lut3_I0_O)        0.334    14.961 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_5/O
                         net (fo=2, routed)           1.048    16.009    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_5_n_0
    SLICE_X97Y77         LUT4 (Prop_lut4_I3_O)        0.326    16.335 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_9/O
                         net (fo=1, routed)           0.000    16.335    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_9_n_0
    SLICE_X97Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.885 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.885    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X97Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.999 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.999    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_0
    SLICE_X97Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.312 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2/O[3]
                         net (fo=20, routed)          2.233    19.545    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2_n_4
    SLICE_X94Y82         LUT3 (Prop_lut3_I2_O)        0.334    19.879 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_226/O
                         net (fo=4, routed)           0.669    20.547    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_226_n_0
    SLICE_X95Y83         LUT4 (Prop_lut4_I0_O)        0.348    20.895 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_353/O
                         net (fo=1, routed)           0.000    20.895    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_353_n_0
    SLICE_X95Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.293 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282/CO[3]
                         net (fo=1, routed)           0.000    21.293    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282_n_0
    SLICE_X95Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.407 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214/CO[3]
                         net (fo=1, routed)           0.000    21.407    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_0
    SLICE_X95Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.629 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147/O[0]
                         net (fo=3, routed)           1.192    22.822    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147_n_7
    SLICE_X100Y82        LUT3 (Prop_lut3_I1_O)        0.299    23.121 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_216/O
                         net (fo=2, routed)           0.833    23.954    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_216_n_0
    SLICE_X100Y81        LUT5 (Prop_lut5_I4_O)        0.150    24.104 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_138/O
                         net (fo=2, routed)           0.875    24.979    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_138_n_0
    SLICE_X98Y82         LUT6 (Prop_lut6_I0_O)        0.328    25.307 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_142/O
                         net (fo=1, routed)           0.000    25.307    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_142_n_0
    SLICE_X98Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.820 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    25.820    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X98Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.937 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    25.937    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X98Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.260 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/O[1]
                         net (fo=3, routed)           0.958    27.218    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_6
    SLICE_X96Y84         LUT4 (Prop_lut4_I1_O)        0.306    27.524 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_42/O
                         net (fo=1, routed)           0.000    27.524    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_42_n_0
    SLICE_X96Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.057 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.057    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X96Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.311 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.161    29.472    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X100Y80        LUT6 (Prop_lut6_I3_O)        0.367    29.839 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[12]_i_1/O
                         net (fo=1, routed)           0.753    30.592    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[12]_i_1_n_0
    SLICE_X102Y81        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.520ns  (logic 13.836ns (43.896%)  route 17.684ns (56.104%))
  Logic Levels:           36  (CARRY4=23 DSP48E1=1 LUT2=1 LUT3=4 LUT4=4 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.771    -0.945    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X92Y69         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y69         FDCE (Prop_fdce_C_Q)         0.518    -0.427 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]/Q
                         net (fo=2, routed)           1.122     0.695    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reg[15]
    DSP48_X3Y28          DSP48E1 (Prop_dsp48e1_B[15]_P[2])
                                                      3.656     4.351 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1/P[2]
                         net (fo=22, routed)          3.346     7.697    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm1_n_103
    SLICE_X94Y51         LUT2 (Prop_lut2_I0_O)        0.124     7.821 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_463/O
                         net (fo=1, routed)           0.000     7.821    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_463_n_0
    SLICE_X94Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.354 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_443/CO[3]
                         net (fo=1, routed)           0.000     8.354    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_443_n_0
    SLICE_X94Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.471 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_417/CO[3]
                         net (fo=1, routed)           0.000     8.471    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_417_n_0
    SLICE_X94Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.588 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_389/CO[3]
                         net (fo=1, routed)           0.000     8.588    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_389_n_0
    SLICE_X94Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.911 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_355/O[1]
                         net (fo=2, routed)           1.050     9.961    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_355_n_6
    SLICE_X95Y66         LUT3 (Prop_lut3_I2_O)        0.332    10.293 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_311/O
                         net (fo=2, routed)           1.292    11.585    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_311_n_0
    SLICE_X95Y66         LUT4 (Prop_lut4_I3_O)        0.326    11.911 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_315/O
                         net (fo=1, routed)           0.000    11.911    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_315_n_0
    SLICE_X95Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.461 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_254/CO[3]
                         net (fo=1, routed)           0.000    12.461    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_254_n_0
    SLICE_X95Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.575 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_203/CO[3]
                         net (fo=1, routed)           0.000    12.575    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_203_n_0
    SLICE_X95Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.689 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_152/CO[3]
                         net (fo=1, routed)           0.000    12.689    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_152_n_0
    SLICE_X95Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.803 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_101/CO[3]
                         net (fo=1, routed)           0.000    12.803    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_101_n_0
    SLICE_X95Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.917 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66/CO[3]
                         net (fo=1, routed)           0.000    12.917    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_66_n_0
    SLICE_X95Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.031 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34/CO[3]
                         net (fo=1, routed)           0.000    13.031    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_34_n_0
    SLICE_X95Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.145 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    13.145    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[1]_i_22_n_0
    SLICE_X95Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.458 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12/O[3]
                         net (fo=2, routed)           1.169    14.627    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_12_n_4
    SLICE_X97Y77         LUT3 (Prop_lut3_I0_O)        0.334    14.961 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_5/O
                         net (fo=2, routed)           1.048    16.009    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_5_n_0
    SLICE_X97Y77         LUT4 (Prop_lut4_I3_O)        0.326    16.335 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_9/O
                         net (fo=1, routed)           0.000    16.335    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_9_n_0
    SLICE_X97Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.885 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.885    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[5]_i_2_n_0
    SLICE_X97Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.999 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.999    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[9]_i_2_n_0
    SLICE_X97Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.312 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2/O[3]
                         net (fo=20, routed)          2.233    19.545    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_2_n_4
    SLICE_X94Y82         LUT3 (Prop_lut3_I2_O)        0.334    19.879 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_226/O
                         net (fo=4, routed)           0.669    20.547    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_226_n_0
    SLICE_X95Y83         LUT4 (Prop_lut4_I0_O)        0.348    20.895 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_353/O
                         net (fo=1, routed)           0.000    20.895    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_353_n_0
    SLICE_X95Y83         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.293 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282/CO[3]
                         net (fo=1, routed)           0.000    21.293    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_282_n_0
    SLICE_X95Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.407 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214/CO[3]
                         net (fo=1, routed)           0.000    21.407    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_214_n_0
    SLICE_X95Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.629 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147/O[0]
                         net (fo=3, routed)           1.192    22.822    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_147_n_7
    SLICE_X100Y82        LUT3 (Prop_lut3_I1_O)        0.299    23.121 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_216/O
                         net (fo=2, routed)           0.833    23.954    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_216_n_0
    SLICE_X100Y81        LUT5 (Prop_lut5_I4_O)        0.150    24.104 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_138/O
                         net (fo=2, routed)           0.875    24.979    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_138_n_0
    SLICE_X98Y82         LUT6 (Prop_lut6_I0_O)        0.328    25.307 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_142/O
                         net (fo=1, routed)           0.000    25.307    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_142_n_0
    SLICE_X98Y82         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.820 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50/CO[3]
                         net (fo=1, routed)           0.000    25.820    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_50_n_0
    SLICE_X98Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.937 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    25.937    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_21_n_0
    SLICE_X98Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    26.260 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6/O[1]
                         net (fo=3, routed)           0.958    27.218    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_6_n_6
    SLICE_X96Y84         LUT4 (Prop_lut4_I1_O)        0.306    27.524 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_42/O
                         net (fo=1, routed)           0.000    27.524    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_42_n_0
    SLICE_X96Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.057 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    28.057    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_10_n_0
    SLICE_X96Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.311 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4/CO[0]
                         net (fo=16, routed)          1.247    29.558    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[15]_i_4_n_3
    SLICE_X106Y82        LUT6 (Prop_lut6_I3_O)        0.367    29.925 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[11]_i_1/O
                         net (fo=1, routed)           0.650    30.575    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[11]_i_1_n_0
    SLICE_X103Y82        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[11]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.056ns  (logic 0.385ns (36.453%)  route 0.671ns (63.547%))
  Logic Levels:           0  
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.595    -1.574    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X90Y81         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y81         FDCE (Prop_fdce_C_Q)         0.385    -1.189 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/Q
                         net (fo=23, routed)          0.671    -0.518    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm__0
    SLICE_X90Y80         LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.414ns  (logic 0.418ns (29.564%)  route 0.996ns (70.436%))
  Logic Levels:           0  
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.595    -1.574    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X90Y81         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y81         FDCE (Prop_fdce_C_Q)         0.418    -1.156 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.996    -0.160    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X90Y75         LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.455ns  (logic 0.518ns (35.613%)  route 0.937ns (64.387%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.595    -1.574    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X90Y81         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y81         FDCE (Prop_fdce_C_Q)         0.418    -1.156 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.937    -0.220    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X103Y80        LUT6 (Prop_lut6_I5_O)        0.100    -0.120 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.120    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[0]_i_1_n_0
    SLICE_X103Y80        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.680ns  (logic 0.518ns (30.835%)  route 1.162ns (69.165%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.595    -1.574    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X90Y81         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y81         FDCE (Prop_fdce_C_Q)         0.418    -1.156 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.845    -0.311    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X100Y83        LUT6 (Prop_lut6_I5_O)        0.100    -0.211 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_1/O
                         net (fo=1, routed)           0.317     0.106    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]_i_1_n_0
    SLICE_X100Y83        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reset_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.790ns  (logic 0.518ns (28.938%)  route 1.272ns (71.062%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.595    -1.574    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X90Y81         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y81         FDCE (Prop_fdce_C_Q)         0.418    -1.156 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          1.272     0.116    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X103Y69        LUT1 (Prop_lut1_I0_O)        0.100     0.216 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reset_reg_i_1/O
                         net (fo=1, routed)           0.000     0.216    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reset_reg_i_1_n_0
    SLICE_X103Y69        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/counter_reset_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.860ns  (logic 0.209ns (24.312%)  route 0.651ns (75.688%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.599    -0.632    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X90Y81         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y81         FDCE (Prop_fdce_C_Q)         0.164    -0.468 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.394    -0.074    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X100Y81        LUT6 (Prop_lut6_I0_O)        0.045    -0.029 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]_i_1/O
                         net (fo=1, routed)           0.257     0.227    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]_i_1_n_0
    SLICE_X102Y82        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.885ns  (logic 0.209ns (23.603%)  route 0.676ns (76.397%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.599    -0.632    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X90Y81         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y81         FDCE (Prop_fdce_C_Q)         0.164    -0.468 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.487     0.019    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X103Y80        LUT6 (Prop_lut6_I0_O)        0.045     0.064 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]_i_1/O
                         net (fo=1, routed)           0.189     0.253    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]_i_1_n_0
    SLICE_X103Y81        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.889ns  (logic 0.209ns (23.513%)  route 0.680ns (76.487%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.599    -0.632    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X90Y81         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y81         FDCE (Prop_fdce_C_Q)         0.164    -0.468 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.564     0.095    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X100Y83        LUT6 (Prop_lut6_I5_O)        0.045     0.140 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[14]_i_1/O
                         net (fo=1, routed)           0.116     0.256    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[14]_i_1_n_0
    SLICE_X100Y83        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.911ns  (logic 0.209ns (22.939%)  route 0.702ns (77.061%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.599    -0.632    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X90Y81         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y81         FDCE (Prop_fdce_C_Q)         0.164    -0.468 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.487     0.019    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X103Y80        LUT6 (Prop_lut6_I5_O)        0.045     0.064 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]_i_1/O
                         net (fo=1, routed)           0.215     0.279    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]_i_1_n_0
    SLICE_X103Y81        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.948ns  (logic 0.209ns (22.048%)  route 0.739ns (77.952%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.599    -0.632    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X90Y81         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y81         FDCE (Prop_fdce_C_Q)         0.164    -0.468 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/Q
                         net (fo=22, routed)          0.488     0.019    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable__0
    SLICE_X100Y80        LUT6 (Prop_lut6_I5_O)        0.045     0.064 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[12]_i_1/O
                         net (fo=1, routed)           0.251     0.316    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[12]_i_1_n_0
    SLICE_X102Y81        LDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/distance_mm_reg[12]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     5.451 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    -1.023 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206     1.183    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.284 f  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.980     3.264    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.399    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Max Delay           222 Endpoints
Min Delay           222 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.038ns  (logic 1.809ns (18.018%)  route 8.229ns (81.982%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.641ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  enable_IBUF_inst/O
                         net (fo=8, routed)           3.246     4.779    design_1_i/ontvangen_controllers/controller_interconn_0/enable
    SLICE_X113Y83        LUT5 (Prop_lut5_I3_O)        0.124     4.903 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_enable_2_INST_0/O
                         net (fo=4, routed)           3.068     7.971    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/enable
    SLICE_X80Y83         LUT2 (Prop_lut2_I1_O)        0.152     8.123 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=48, routed)          1.915    10.038    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value0
    SLICE_X80Y74         FDCE                                         f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.528    -1.641    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X80Y74         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[0]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.038ns  (logic 1.809ns (18.018%)  route 8.229ns (81.982%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.641ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  enable_IBUF_inst/O
                         net (fo=8, routed)           3.246     4.779    design_1_i/ontvangen_controllers/controller_interconn_0/enable
    SLICE_X113Y83        LUT5 (Prop_lut5_I3_O)        0.124     4.903 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_enable_2_INST_0/O
                         net (fo=4, routed)           3.068     7.971    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/enable
    SLICE_X80Y83         LUT2 (Prop_lut2_I1_O)        0.152     8.123 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=48, routed)          1.915    10.038    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value0
    SLICE_X80Y74         FDCE                                         f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.528    -1.641    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X80Y74         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[1]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.038ns  (logic 1.809ns (18.018%)  route 8.229ns (81.982%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.641ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  enable_IBUF_inst/O
                         net (fo=8, routed)           3.246     4.779    design_1_i/ontvangen_controllers/controller_interconn_0/enable
    SLICE_X113Y83        LUT5 (Prop_lut5_I3_O)        0.124     4.903 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_enable_2_INST_0/O
                         net (fo=4, routed)           3.068     7.971    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/enable
    SLICE_X80Y83         LUT2 (Prop_lut2_I1_O)        0.152     8.123 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=48, routed)          1.915    10.038    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value0
    SLICE_X80Y74         FDCE                                         f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.528    -1.641    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X80Y74         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[2]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.038ns  (logic 1.809ns (18.018%)  route 8.229ns (81.982%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.641ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  enable_IBUF_inst/O
                         net (fo=8, routed)           3.246     4.779    design_1_i/ontvangen_controllers/controller_interconn_0/enable
    SLICE_X113Y83        LUT5 (Prop_lut5_I3_O)        0.124     4.903 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_enable_2_INST_0/O
                         net (fo=4, routed)           3.068     7.971    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/enable
    SLICE_X80Y83         LUT2 (Prop_lut2_I1_O)        0.152     8.123 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=48, routed)          1.915    10.038    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value0
    SLICE_X80Y74         FDCE                                         f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.528    -1.641    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X80Y74         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[3]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.038ns  (logic 1.809ns (18.018%)  route 8.229ns (81.982%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.641ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  enable_IBUF_inst/O
                         net (fo=8, routed)           3.246     4.779    design_1_i/ontvangen_controllers/controller_interconn_0/enable
    SLICE_X113Y83        LUT5 (Prop_lut5_I3_O)        0.124     4.903 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_enable_2_INST_0/O
                         net (fo=4, routed)           3.068     7.971    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/enable
    SLICE_X80Y83         LUT2 (Prop_lut2_I1_O)        0.152     8.123 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=48, routed)          1.915    10.038    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value0
    SLICE_X80Y74         FDCE                                         f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.528    -1.641    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X80Y74         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[4]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        10.038ns  (logic 1.809ns (18.018%)  route 8.229ns (81.982%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.641ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  enable_IBUF_inst/O
                         net (fo=8, routed)           3.246     4.779    design_1_i/ontvangen_controllers/controller_interconn_0/enable
    SLICE_X113Y83        LUT5 (Prop_lut5_I3_O)        0.124     4.903 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_enable_2_INST_0/O
                         net (fo=4, routed)           3.068     7.971    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/enable
    SLICE_X80Y83         LUT2 (Prop_lut2_I1_O)        0.152     8.123 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=48, routed)          1.915    10.038    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value0
    SLICE_X80Y74         FDCE                                         f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.528    -1.641    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X80Y74         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[5]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.729ns  (logic 1.809ns (18.590%)  route 7.920ns (81.409%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.641ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  enable_IBUF_inst/O
                         net (fo=8, routed)           3.246     4.779    design_1_i/ontvangen_controllers/controller_interconn_0/enable
    SLICE_X113Y83        LUT5 (Prop_lut5_I3_O)        0.124     4.903 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_enable_2_INST_0/O
                         net (fo=4, routed)           3.068     7.971    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/enable
    SLICE_X80Y83         LUT2 (Prop_lut2_I1_O)        0.152     8.123 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=48, routed)          1.605     9.729    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value0
    SLICE_X80Y75         FDCE                                         f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.528    -1.641    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X80Y75         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[10]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.729ns  (logic 1.809ns (18.590%)  route 7.920ns (81.409%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.641ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  enable_IBUF_inst/O
                         net (fo=8, routed)           3.246     4.779    design_1_i/ontvangen_controllers/controller_interconn_0/enable
    SLICE_X113Y83        LUT5 (Prop_lut5_I3_O)        0.124     4.903 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_enable_2_INST_0/O
                         net (fo=4, routed)           3.068     7.971    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/enable
    SLICE_X80Y83         LUT2 (Prop_lut2_I1_O)        0.152     8.123 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=48, routed)          1.605     9.729    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value0
    SLICE_X80Y75         FDCE                                         f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.528    -1.641    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X80Y75         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[11]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.729ns  (logic 1.809ns (18.590%)  route 7.920ns (81.409%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.641ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  enable_IBUF_inst/O
                         net (fo=8, routed)           3.246     4.779    design_1_i/ontvangen_controllers/controller_interconn_0/enable
    SLICE_X113Y83        LUT5 (Prop_lut5_I3_O)        0.124     4.903 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_enable_2_INST_0/O
                         net (fo=4, routed)           3.068     7.971    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/enable
    SLICE_X80Y83         LUT2 (Prop_lut2_I1_O)        0.152     8.123 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=48, routed)          1.605     9.729    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value0
    SLICE_X80Y75         FDCE                                         f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.528    -1.641    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X80Y75         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[12]/C

Slack:                    inf
  Source:                 enable
                            (input port)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.729ns  (logic 1.809ns (18.590%)  route 7.920ns (81.409%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.641ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  enable (IN)
                         net (fo=0)                   0.000     0.000    enable
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  enable_IBUF_inst/O
                         net (fo=8, routed)           3.246     4.779    design_1_i/ontvangen_controllers/controller_interconn_0/enable
    SLICE_X113Y83        LUT5 (Prop_lut5_I3_O)        0.124     4.903 r  design_1_i/ontvangen_controllers/controller_interconn_0/controller_enable_2_INST_0/O
                         net (fo=4, routed)           3.068     7.971    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/enable
    SLICE_X80Y83         LUT2 (Prop_lut2_I1_O)        0.152     8.123 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state[1]_i_2/O
                         net (fo=48, routed)          1.605     9.729    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/timer_value0
    SLICE_X80Y75         FDCE                                         f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         1.528    -1.641    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X80Y75         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.432ns  (logic 0.289ns (66.871%)  route 0.143ns (33.129%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y80         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/G
    SLICE_X90Y80         LDCE (EnToQ_ldce_G_Q)        0.244     0.244 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/Q
                         net (fo=2, routed)           0.143     0.387    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next
    SLICE_X90Y81         LUT5 (Prop_lut5_I0_O)        0.045     0.432 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.432    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/next_state[0]
    SLICE_X90Y81         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.867    -0.873    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X90Y81         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.435ns  (logic 0.292ns (67.100%)  route 0.143ns (32.900%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y80         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/G
    SLICE_X90Y80         LDCE (EnToQ_ldce_G_Q)        0.244     0.244 f  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next_reg/Q
                         net (fo=2, routed)           0.143     0.387    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/go_to_next
    SLICE_X90Y81         LUT5 (Prop_lut5_I0_O)        0.048     0.435 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.435    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/next_state[1]
    SLICE_X90Y81         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.867    -0.873    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X90Y81         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/FSM_sequential_current_state_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_output_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.575ns  (logic 0.279ns (48.493%)  route 0.296ns (51.507%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y75         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X90Y75         LDCE (EnToQ_ldce_G_Q)        0.234     0.234 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.296     0.530    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X83Y74         LUT3 (Prop_lut3_I0_O)        0.045     0.575 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_output_i_1/O
                         net (fo=1, routed)           0.000     0.575    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value12_out
    SLICE_X83Y74         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_output_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.836    -0.904    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X83Y74         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_output_reg/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.672ns  (logic 0.279ns (41.547%)  route 0.393ns (58.453%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y75         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X90Y75         LDCE (EnToQ_ldce_G_Q)        0.234     0.234 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.393     0.627    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X82Y75         LUT4 (Prop_lut4_I2_O)        0.045     0.672 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[8]_i_1/O
                         net (fo=1, routed)           0.000     0.672    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[8]_i_1_n_0
    SLICE_X82Y75         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.836    -0.904    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X82Y75         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.672ns  (logic 0.279ns (41.544%)  route 0.393ns (58.456%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y75         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X90Y75         LDCE (EnToQ_ldce_G_Q)        0.234     0.234 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.393     0.627    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X82Y76         LUT4 (Prop_lut4_I2_O)        0.045     0.672 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[18]_i_1/O
                         net (fo=1, routed)           0.000     0.672    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[18]_i_1_n_0
    SLICE_X82Y76         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.837    -0.903    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X82Y76         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[18]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.673ns  (logic 0.280ns (41.634%)  route 0.393ns (58.366%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y75         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X90Y75         LDCE (EnToQ_ldce_G_Q)        0.234     0.234 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.393     0.627    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X82Y75         LUT4 (Prop_lut4_I2_O)        0.046     0.673 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[9]_i_1/O
                         net (fo=1, routed)           0.000     0.673    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[9]_i_1_n_0
    SLICE_X82Y75         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.836    -0.904    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X82Y75         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.675ns  (logic 0.282ns (41.804%)  route 0.393ns (58.196%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y75         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X90Y75         LDCE (EnToQ_ldce_G_Q)        0.234     0.234 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.393     0.627    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X82Y76         LUT4 (Prop_lut4_I2_O)        0.048     0.675 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_2/O
                         net (fo=1, routed)           0.000     0.675    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[19]_i_2_n_0
    SLICE_X82Y76         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.837    -0.903    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X82Y76         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[19]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.775ns  (logic 0.279ns (36.018%)  route 0.496ns (63.982%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y75         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X90Y75         LDCE (EnToQ_ldce_G_Q)        0.234     0.234 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.496     0.730    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X82Y74         LUT4 (Prop_lut4_I2_O)        0.045     0.775 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[6]_i_1/O
                         net (fo=1, routed)           0.000     0.775    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[6]_i_1_n_0
    SLICE_X82Y74         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.836    -0.904    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X82Y74         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.776ns  (logic 0.280ns (36.101%)  route 0.496ns (63.899%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y75         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X90Y75         LDCE (EnToQ_ldce_G_Q)        0.234     0.234 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.496     0.730    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X82Y74         LUT4 (Prop_lut4_I2_O)        0.046     0.776 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[7]_i_1/O
                         net (fo=1, routed)           0.000     0.776    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[7]_i_1_n_0
    SLICE_X82Y74         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.836    -0.904    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X82Y74         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.813ns  (logic 0.279ns (34.327%)  route 0.534ns (65.673%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y75         LDCE                         0.000     0.000 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/G
    SLICE_X90Y75         LDCE (EnToQ_ldce_G_Q)        0.234     0.234 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable_reg/Q
                         net (fo=22, routed)          0.534     0.768    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_enable
    SLICE_X80Y76         LUT4 (Prop_lut4_I2_O)        0.045     0.813 r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[16]_i_1/O
                         net (fo=1, routed)           0.000     0.813    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value[16]_i_1_n_0
    SLICE_X80Y76         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=179, routed)         0.837    -0.903    design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/clk
    SLICE_X80Y76         FDCE                                         r  design_1_i/ontvangen_controllers/controller_ultrasoon_0/U0/trigger_timer_value_reg[16]/C





