<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE Document [


<!ELEMENT Document (Net*, Globals*, Lb+)>
<!ATTLIST Document
	Version CDATA #REQUIRED
	Module CDATA #REQUIRED
	Date CDATA #REQUIRED
	Device CDATA #REQUIRED
        Stepping CDATA #IMPLIED
>

<!ELEMENT Globals (InBuf*, GlblBuf*, ClkDiv*, SDot*)>

<!ELEMENT Net (Activity?)>
<!ATTLIST Net
	NNm CDATA #REQUIRED
	IoT (in | out | bidi | none) #REQUIRED
	Loc CDATA #IMPLIED
	ClkT (G | U) #IMPLIED
	SNm CDATA #IMPLIED
>

<!ELEMENT Activity EMPTY>
<!ATTLIST Activity
	Freq CDATA #IMPLIED
	DutyCycle CDATA #IMPLIED
>



<!ELEMENT InBuf (IPort, OPort*)>
<!ATTLIST InBuf
	Nm CDATA #REQUIRED
	IOS (LVTTL | LVCMOS15 | LVCMOS18 | LVCMOS25 | LVCMOS33 | HSTL_I | SSTL2_I | SSTL3_I | STRIG) #REQUIRED
	DataGate (Y | N) #REQUIRED
>

<!ELEMENT GlblBuf (IPort)>
<!ATTLIST GlblBuf
	Nm CDATA #REQUIRED
	GType (GOE | GSR | GCK | GCK2 | CDRST | GDGATE) #REQUIRED
>

<!ELEMENT ClkDiv (IPort, OPort)>
<!ATTLIST ClkDiv
	Nm CDATA #REQUIRED
	DivideBy (2 | 4 | 6 | 8 | 10 | 12 | 14 | 16) #REQUIRED
>

<!ELEMENT SDot (IPort, OPort)>
<!ATTLIST SDot
	Nm CDATA #REQUIRED
>


<!ELEMENT Lb (LbT*, Mc*, SDot*)>
<!ATTLIST Lb
	Nm CDATA #REQUIRED
>

<!ELEMENT LbT (OPort, IPort+)>
<!ATTLIST LbT
	Nm CDATA #REQUIRED
	PtT (XBR_A | XBR_B | XBR_C | XBR_CT | XBR_CT_X) #REQUIRED
>

<!ELEMENT Mc (RMux*, ClkMux?, XorMux?, OeMux?, FbMux*, InBuf?, OutBuf?, DFlop?, Or?, SDot*)>
<!ATTLIST Mc
	Nm CDATA #REQUIRED
>

<!ELEMENT Or (OPort, IPort+)>
<!ATTLIST Or
	Nm CDATA #REQUIRED
>

<!ELEMENT ClkMux (IPort, OPort)>
<!ATTLIST ClkMux
	Nm CDATA #REQUIRED
	Rate (1 | 2) #IMPLIED
>

<!ELEMENT RMux (IPort)>
<!ATTLIST RMux
	Nm CDATA #REQUIRED
>

<!ELEMENT OeMux (IPort)>
<!ATTLIST OeMux
	Nm CDATA #REQUIRED
>

<!ELEMENT XorMux (IPort)>
<!ATTLIST XorMux
	Nm CDATA #REQUIRED
>

<!ELEMENT FbMux (IPort)>
<!ATTLIST FbMux
	Nm CDATA #REQUIRED
>

<!ELEMENT OutBuf (IPort, OPort, CntlPort*)>
<!ATTLIST OutBuf
	Nm CDATA #REQUIRED
	IOS (LVTTL | LVCMOS15 | LVCMOS18 | LVCMOS25 | LVCMOS33 | HSTL_I | SSTL2_I | SSTL3_I | STRIG) #REQUIRED
>

<!ELEMENT DFlop (FlopPort+)>
<!ATTLIST DFlop
	Nm CDATA #REQUIRED
>


<!ELEMENT FlopPort EMPTY>
<!ATTLIST FlopPort
	NNm CDATA #REQUIRED
	Port (D | CLK | Q | RST | PST | CE) #REQUIRED
>

<!ELEMENT IPort EMPTY>
<!ATTLIST IPort
	NNm CDATA #REQUIRED
>

<!ELEMENT OPort EMPTY>
<!ATTLIST OPort
	NNm CDATA #REQUIRED
>

<!ELEMENT CntlPort EMPTY>
<!ATTLIST CntlPort
	NNm CDATA #REQUIRED
>
]>
<Document Date="Apr 16 19:26:55 2018" Device="XC2C256-7VQ100" Module="CPLD" Stepping="0" Version="3"><Net IoT="none" NNm="FB3_12_I" SNm="FPGA_INITB_II/UIM"/><Net IoT="out" Loc="FB7_14" NNm="usb_rst" SNm="usb_rst"/><Net IoT="out" Loc="FB6_4" NNm="FPGA_cclk" SNm="FPGA_cclk"/><Net IoT="none" NNm="FB1_PT10" SNm="usb_timing&lt;3&gt;_MC.D"/><Net IoT="none" NNm="FB1_PT11" SNm="FB1_PT11"/><Net IoT="none" NNm="FB1_PT20" SNm="FB1_PT20"/><Net IoT="none" NNm="FB2_PT10" SNm="FB2_PT10"/><Net IoT="none" NNm="FB1_PT12" SNm="FB1_PT12"/><Net IoT="none" NNm="FB1_PT21" SNm="FB1_PT21"/><Net IoT="none" NNm="FB1_PT30" SNm="FB1_PT30"/><Net IoT="none" NNm="FB1_PT13" SNm="previous_MC.D"/><Net IoT="none" NNm="FB1_PT22" SNm="fpga_timing&lt;7&gt;_MC.D"/><Net IoT="none" NNm="FB1_PT31" SNm="fpga_timing&lt;5&gt;_MC.D"/><Net IoT="none" NNm="FB14_PT0" SNm="FB14_PT0"/><Net IoT="none" NNm="FB1_PT14" SNm="FB1_PT14"/><Net IoT="none" NNm="FB1_PT23" SNm="FB1_PT23"/><Net IoT="none" NNm="FB1_PT32" SNm="FB1_PT32"/><Net IoT="none" NNm="FB2_PT31" SNm="usb_timing&lt;8&gt;_MC.D"/><Net IoT="none" NNm="FB2_PT40" SNm="usb_timing&lt;5&gt;_MC.D"/><Net IoT="none" NNm="FB14_PT1" SNm="FB14_PT1"/><Net IoT="none" NNm="FB1_PT15" SNm="FB1_PT15"/><Net IoT="none" NNm="FB1_PT24" SNm="FB1_PT24"/><Net IoT="none" NNm="FB1_PT33" SNm="FB1_PT33"/><Net IoT="none" NNm="FB10_PT7" SNm="FOOBAR10__ctinst/7"/><Net IoT="none" NNm="FB1_PT16" SNm="FB1_PT16"/><Net IoT="none" NNm="FB1_PT25" SNm="usb_timing&lt;4&gt;_MC.D"/><Net IoT="none" NNm="FB1_PT34" SNm="FB1_PT34"/><Net IoT="in" Loc="FB6_12" NNm="FPGA_done" SNm="FPGA_done"/><Net IoT="none" NNm="FB11_PT7" SNm="FOOBAR11__ctinst/7"/><Net IoT="none" NNm="FB1_PT17" SNm="FB1_PT17"/><Net IoT="none" NNm="FB1_PT26" SNm="FB1_PT26"/><Net IoT="none" NNm="FB1_PT35" SNm="FB1_PT35"/><Net IoT="none" NNm="FB2_PT34" SNm="usb_timing&lt;7&gt;_MC.D"/><Net IoT="none" NNm="FB1_PT18" SNm="FB1_PT18"/><Net IoT="none" NNm="FB1_PT27" SNm="FB1_PT27"/><Net IoT="none" NNm="FB1_PT36" SNm="FB1_PT36"/><Net IoT="none" NNm="FB9_PT10" SNm="FPGA_D&lt;4&gt;_MC.D"/><Net IoT="none" NNm="FB1_PT19" SNm="fpga_timing&lt;8&gt;_MC.D"/><Net IoT="none" NNm="FB1_PT28" SNm="fpga_timing&lt;6&gt;_MC.D"/><Net IoT="none" NNm="FB1_PT37" SNm="FB1_PT37"/><Net IoT="none" NNm="FB1_PT29" SNm="FB1_PT29"/><Net IoT="none" NNm="FB1_PT38" SNm="FB1_PT38"/><Net IoT="none" NNm="FB2_PT37" SNm="usb_timing&lt;6&gt;_MC.D"/><Net IoT="none" NNm="FB2_PT46" SNm="usb_dry_MC.D"/><Net IoT="none" NNm="FB2_PT55" SNm="previous_usb_dry_MC.D"/><Net IoT="none" NNm="FB1_PT39" SNm="FB1_PT39"/><Net IoT="none" NNm="FB9_PT13" SNm="FPGA_D&lt;5&gt;_MC.D"/><Net IoT="none" NNm="FB16_PT7" SNm="FOOBAR16__ctinst/7"/><Net IoT="none" NNm="FB9_PT25" SNm="FPGA_D&lt;6&gt;_MC.D"/><Net IoT="none" NNm="FB8_PT46" SNm="FPGA_D&lt;0&gt;_MC.D"/><Net IoT="out" Loc="FB8_14" NNm="Mode&lt;0&gt;" SNm="Mode&lt;0&gt;"/><Net IoT="none" NNm="FB7_PT49" SNm="usb_rst_MC.D"/><Net IoT="out" Loc="FB16_13" NNm="Mode&lt;1&gt;" SNm="Mode&lt;1&gt;"/><Net IoT="none" NNm="FB6_12_I" SNm="FPGA_done_II/UIM"/><Net IoT="out" Loc="FB16_6" NNm="Mode&lt;2&gt;" SNm="Mode&lt;2&gt;"/><Net IoT="none" NNm="FB1_10_Q" SNm="fpga_timing&lt;0&gt;_MC.Q"/><Net IoT="none" NNm="FB1_9_Q" SNm="fpga_timing&lt;1&gt;_MC.Q"/><Net IoT="none" NNm="FB1_11_Q" SNm="fpga_timing&lt;2&gt;_MC.Q"/><Net IoT="none" NNm="FB1_16_Q" SNm="fpga_timing&lt;3&gt;_MC.Q"/><Net IoT="none" NNm="FB1_15_Q" SNm="fpga_timing&lt;4&gt;_MC.Q"/><Net IoT="none" NNm="FB1_8_Q" SNm="fpga_timing&lt;5&gt;_MC.Q"/><Net IoT="none" NNm="FB1_7_Q" SNm="fpga_timing&lt;6&gt;_MC.Q"/><Net IoT="none" NNm="FB1_5_Q" SNm="fpga_timing&lt;7&gt;_MC.Q"/><Net IoT="none" NNm="FB1_4_Q" SNm="fpga_timing&lt;8&gt;_MC.Q"/><Net IoT="in" Loc="FB15_16" NNm="data&lt;0&gt;" SNm="data&lt;0&gt;"/><Net IoT="in" Loc="FB15_11" NNm="data&lt;1&gt;" SNm="data&lt;1&gt;"/><Net IoT="in" Loc="FB15_13" NNm="data&lt;2&gt;" SNm="data&lt;2&gt;"/><Net IoT="in" Loc="FB14_1" NNm="data&lt;3&gt;" SNm="data&lt;3&gt;"/><Net IoT="none" NNm="FB1_3_Q" SNm="FPGA_prog_B_MC.UIM"/><Net IoT="in" Loc="FB15_14" NNm="data&lt;4&gt;" SNm="data&lt;4&gt;"/><Net IoT="in" Loc="FB13_6" NNm="data&lt;5&gt;" SNm="data&lt;5&gt;"/><Net IoT="in" Loc="FB13_2" NNm="data&lt;6&gt;" SNm="data&lt;6&gt;"/><Net IoT="none" NNm="FB2_1_OR" SNm="LEDs&lt;1&gt;_MC.Q"/><Net IoT="in" Loc="FB13_13" NNm="data&lt;7&gt;" SNm="data&lt;7&gt;"/><Net IoT="none" NNm="FB1_3_OR" SNm="FPGA_prog_B_MC.D"/><Net IoT="none" NNm="FB2_3_OR" SNm="LEDs&lt;2&gt;_MC.Q"/><Net IoT="none" NNm="FB4_1_OR" SNm="LEDs&lt;7&gt;_MC.Q"/><Net IoT="none" NNm="FB4_2_OR" SNm="LEDs&lt;8&gt;_MC.Q"/><Net IoT="none" NNm="FB10_PT10" SNm="FPGA_D&lt;3&gt;_MC.D"/><Net IoT="none" NNm="FB2_5_OR" SNm="LEDs&lt;3&gt;_MC.Q"/><Net IoT="none" NNm="FB15_16_I" SNm="data&lt;0&gt;_II/UIM"/><Net IoT="none" NNm="FB1_9_OR" SNm="fpga_timing&lt;1&gt;_MC.D"/><Net IoT="none" NNm="FB6_4_OR" SNm="FPGA_cclk_MC.D"/><Net IoT="none" NNm="FB15_11_I" SNm="data&lt;1&gt;_II/UIM"/><Net IoT="none" NNm="FB15_13_I" SNm="data&lt;2&gt;_II/UIM"/><Net IoT="in" Loc="FB10_6" NNm="SW&lt;0&gt;" SNm="SW&lt;0&gt;"/><Net IoT="none" NNm="FB14_1_I" SNm="data&lt;3&gt;_II/UIM"/><Net IoT="in" Loc="FB10_5" NNm="SW&lt;1&gt;" SNm="SW&lt;1&gt;"/><Net IoT="none" NNm="FB15_14_I" SNm="data&lt;4&gt;_II/UIM"/><Net IoT="in" Loc="FB10_3" NNm="SW&lt;2&gt;" SNm="SW&lt;2&gt;"/><Net IoT="none" NNm="FB13_6_I" SNm="data&lt;5&gt;_II/UIM"/><Net IoT="none" NNm="FB16_PT40" SNm="FPGA_D&lt;2&gt;_MC.D"/><Net IoT="none" NNm="FB13_2_I" SNm="data&lt;6&gt;_II/UIM"/><Net IoT="none" NNm="FB13_13_I" SNm="data&lt;7&gt;_II/UIM"/><Net IoT="none" NNm="FB16_PT43" SNm="FPGA_D&lt;1&gt;_MC.D"/><Net IoT="none" NNm="FB11_PT49" SNm="FPGA_D&lt;7&gt;_MC.D"/><Net IoT="none" NNm="FB10_6_I" SNm="SW&lt;0&gt;_II/UIM"/><Net IoT="none" NNm="FB10_5_Q" SNm="SW_1_hi_MC.Q"/><Net IoT="bidi" Loc="FB8_13" NNm="FPGA_D&lt;0&gt;" SNm="FPGA_D&lt;0&gt;"/><Net IoT="none" NNm="FB10_3_Q" SNm="SW_2_hi_MC.Q"/><Net IoT="bidi" Loc="FB16_12" NNm="FPGA_D&lt;1&gt;" SNm="FPGA_D&lt;1&gt;"/><Net IoT="bidi" Loc="FB16_11" NNm="FPGA_D&lt;2&gt;" SNm="FPGA_D&lt;2&gt;"/><Net IoT="bidi" Loc="FB10_1" NNm="FPGA_D&lt;3&gt;" SNm="FPGA_D&lt;3&gt;"/><Net IoT="bidi" Loc="FB9_1" NNm="FPGA_D&lt;4&gt;" SNm="FPGA_D&lt;4&gt;"/><Net IoT="bidi" Loc="FB9_2" NNm="FPGA_D&lt;5&gt;" SNm="FPGA_D&lt;5&gt;"/><Net IoT="bidi" Loc="FB9_6" NNm="FPGA_D&lt;6&gt;" SNm="FPGA_D&lt;6&gt;"/><Net IoT="bidi" Loc="FB11_14" NNm="FPGA_D&lt;7&gt;" SNm="FPGA_D&lt;7&gt;"/><Net IoT="none" NNm="FB7_14_Q" SNm="usb_rst_MC.UIM"/><Net IoT="none" NNm="FB1_1_MC_CLK" SNm="FB1_1_MC_CLK"/><Net IoT="none" NNm="FB1_2_MC_CLK" SNm="FB1_2_MC_CLK"/><Net IoT="none" NNm="FB1_3_MC_CLK" SNm="FB1_3_MC_CLK"/><Net IoT="none" NNm="FB1_4_MC_CLK" SNm="FB1_4_MC_CLK"/><Net IoT="none" NNm="FB1_5_MC_CLK" SNm="FB1_5_MC_CLK"/><Net IoT="none" NNm="FB1_6_MC_CLK" SNm="FB1_6_MC_CLK"/><Net IoT="none" NNm="FB8_13_I" SNm="FPGA_D&lt;0&gt;_II/UIM"/><Net IoT="none" NNm="FB1_7_MC_CLK" SNm="FB1_7_MC_CLK"/><Net IoT="none" NNm="FB16_12_I" SNm="FPGA_D&lt;1&gt;_II/UIM"/><Net IoT="none" NNm="FB1_8_MC_CLK" SNm="FB1_8_MC_CLK"/><Net IoT="none" NNm="FB1_10_OR" SNm="fpga_timing&lt;0&gt;_MC.D"/><Net IoT="none" NNm="FB16_11_I" SNm="FPGA_D&lt;2&gt;_II/UIM"/><Net IoT="none" NNm="FB1_9_MC_CLK" SNm="FB1_9_MC_CLK"/><Net IoT="none" NNm="FB1_11_OR" SNm="fpga_timing&lt;2&gt;_MC.D"/><Net IoT="none" NNm="FB2_8_MC_CLK" SNm="FB2_8_MC_CLK"/><Net IoT="none" NNm="FB6_4_MC_CLK" SNm="FB6_4_MC_CLK"/><Net IoT="none" NNm="FB9_1_MC_CLK" SNm="FB9_1_MC_CLK"/><Net IoT="none" NNm="FB10_1_I" SNm="FPGA_D&lt;3&gt;_II/UIM"/><Net IoT="none" NNm="FB1_12_OR" SNm="usb_timing&lt;0&gt;_MC.D"/><Net IoT="none" NNm="FB2_9_MC_CLK" SNm="FB2_9_MC_CLK"/><Net IoT="none" NNm="FB9_2_MC_CLK" SNm="FB9_2_MC_CLK"/><Net IoT="none" NNm="FB9_1_I" SNm="FPGA_D&lt;4&gt;_II/UIM"/><Net IoT="none" NNm="FB1_13_OR" SNm="usb_timing&lt;2&gt;_MC.D"/><Net IoT="none" NNm="FB2_12_OR" SNm="LEDs&lt;4&gt;_MC.Q"/><Net IoT="none" NNm="FB9_2_I" SNm="FPGA_D&lt;5&gt;_II/UIM"/><Net IoT="none" NNm="FB1_14_OR" SNm="usb_timing&lt;1&gt;_MC.D"/><Net IoT="none" NNm="FB1_2_Q" SNm="previous_MC.Q"/><Net IoT="none" NNm="FB9_6_I" SNm="FPGA_D&lt;6&gt;_II/UIM"/><Net IoT="none" NNm="FB1_15_OR" SNm="fpga_timing&lt;4&gt;_MC.D"/><Net IoT="none" NNm="FB2_14_OR" SNm="LEDs&lt;5&gt;_MC.Q"/><Net IoT="none" NNm="FB11_14_I" SNm="FPGA_D&lt;7&gt;_II/UIM"/><Net IoT="out" Loc="FB14_3" NNm="usb_rd" SNm="usb_rd"/><Net IoT="none" NNm="FB1_16_OR" SNm="fpga_timing&lt;3&gt;_MC.D"/><Net IoT="none" NNm="FB2_15_OR" SNm="LEDs&lt;6&gt;_MC.Q"/><Net IoT="none" NNm="FB9_6_MC_CLK" SNm="FB9_6_MC_CLK"/><Net IoT="none" NNm="FB14_3_OR" SNm="usb_rd_MC.D"/><Net IoT="none" NNm="FB6_4_Q" SNm="FPGA_cclk_MC.UIM"/><Net IoT="in" Loc="FB12_11" NNm="usb_rx" SNm="usb_rx"/><Net IoT="none" NNm="FB10_5_I" SNm="SW_1_hi_MC.D"/><Net IoT="none" NNm="FB10_3_I" SNm="SW_2_hi_MC.D"/><Net IoT="none" NNm="FB12_11_I" SNm="usb_rx_II/UIM"/><Net IoT="none" NNm="FB1_10_MC_CLK" SNm="FB1_10_MC_CLK"/><Net IoT="none" NNm="FB10_1_MC_CLK" SNm="FB10_1_MC_CLK"/><Net IoT="none" NNm="FB1_11_MC_CLK" SNm="FB1_11_MC_CLK"/><Net IoT="none" NNm="FB2_10_MC_CLK" SNm="FB2_10_MC_CLK"/><Net IoT="none" NNm="FB1_12_MC_CLK" SNm="FB1_12_MC_CLK"/><Net IoT="none" NNm="FB2_11_MC_CLK" SNm="FB2_11_MC_CLK"/><Net IoT="none" NNm="FB10_3_MC_CLK" SNm="FB10_3_MC_CLK"/><Net IoT="none" NNm="FB1_13_MC_CLK" SNm="FB1_13_MC_CLK"/><Net ClkT="G" IoT="in" Loc="FB5_6" NNm="mclk" SNm="mclk"/><Net IoT="none" NNm="FB1_14_MC_CLK" SNm="FB1_14_MC_CLK"/><Net IoT="none" NNm="FB2_13_MC_CLK" SNm="FB2_13_MC_CLK"/><Net IoT="none" NNm="FB10_5_MC_CLK" SNm="FB10_5_MC_CLK"/><Net IoT="none" NNm="FB1_15_MC_CLK" SNm="FB1_15_MC_CLK"/><Net IoT="none" NNm="FB1_16_MC_CLK" SNm="FB1_16_MC_CLK"/><Net IoT="none" NNm="FB14_3_MC_CLK" SNm="FB14_3_MC_CLK"/><Net IoT="none" NNm="FB2_16_MC_CLK" SNm="FB2_16_MC_CLK"/><Net IoT="none" NNm="FB7_14_MC_CLK" SNm="FB7_14_MC_CLK"/><Net IoT="none" NNm="FB8_13_MC_CLK" SNm="FB8_13_MC_CLK"/><Net IoT="bidi" Loc="FB6_14" NNm="N24" SNm="N24"/><Net IoT="out" Loc="FB3_16" NNm="FPGA_MOSI" SNm="FPGA_MOSI"/><Net IoT="out" Loc="FB4_3" NNm="FPGA_RDWR" SNm="FPGA_RDWR"/><Net IoT="none" NNm="FB6_14_I" SNm="N24_II/UIM"/><Net IoT="out" Loc="FB10_12" NNm="mclk_ce" SNm="mclk_ce"/><Net IoT="out" Loc="FB1_3" NNm="FPGA_prog_B" SNm="FPGA_prog_B"/><Net IoT="none" NNm="FB11_14_MC_CLK" SNm="FB11_14_MC_CLK"/><Net IoT="none" NNm="FB2_16_Q" SNm="previous_usb_dry_MC.Q"/><Net IoT="none" NNm="FB16_11_MC_CLK" SNm="FB16_11_MC_CLK"/><Net IoT="none" NNm="FB8_13_Q" SNm="FPGA_D&lt;0&gt;_MC.Q"/><Net IoT="none" NNm="FB16_12_MC_CLK" SNm="FB16_12_MC_CLK"/><Net IoT="none" NNm="FB16_12_Q" SNm="FPGA_D&lt;1&gt;_MC.Q"/><Net IoT="none" NNm="PT_GND" SNm="N24_MC.Q"/><Net IoT="none" NNm="FB16_11_Q" SNm="FPGA_D&lt;2&gt;_MC.Q"/><Net IoT="none" NNm="FB10_1_Q" SNm="FPGA_D&lt;3&gt;_MC.Q"/><Net IoT="none" NNm="FB1_12_Q" SNm="usb_timing&lt;0&gt;_MC.Q"/><Net IoT="none" NNm="FB9_1_Q" SNm="FPGA_D&lt;4&gt;_MC.Q"/><Net IoT="none" NNm="FB1_14_Q" SNm="usb_timing&lt;1&gt;_MC.Q"/><Net IoT="none" NNm="FB9_2_Q" SNm="FPGA_D&lt;5&gt;_MC.Q"/><Net IoT="none" NNm="FB1_13_Q" SNm="usb_timing&lt;2&gt;_MC.Q"/><Net IoT="none" NNm="FB9_6_Q" SNm="FPGA_D&lt;6&gt;_MC.Q"/><Net IoT="none" NNm="FB1_1_Q" SNm="usb_timing&lt;3&gt;_MC.Q"/><Net IoT="none" NNm="FB11_14_Q" SNm="FPGA_D&lt;7&gt;_MC.Q"/><Net IoT="none" NNm="FB1_6_Q" SNm="usb_timing&lt;4&gt;_MC.Q"/><Net IoT="none" NNm="FB2_11_Q" SNm="usb_timing&lt;5&gt;_MC.Q"/><Net IoT="none" NNm="FB2_10_Q" SNm="usb_timing&lt;6&gt;_MC.Q"/><Net IoT="none" NNm="FB2_9_Q" SNm="usb_timing&lt;7&gt;_MC.Q"/><Net IoT="none" NNm="FB2_8_Q" SNm="usb_timing&lt;8&gt;_MC.Q"/><Net IoT="none" NNm="FB5_6_I" SNm="mclk_II/FCLK"/><Net IoT="none" NNm="FB1_PT0" SNm="FB1_PT0"/><Net IoT="none" NNm="FB1_PT1" SNm="FB1_PT1"/><Net IoT="none" NNm="FB2_PT0" SNm="FB2_PT0"/><Net IoT="none" NNm="FB1_PT2" SNm="FB1_PT2"/><Net IoT="none" NNm="FB2_PT1" SNm="FB2_PT1"/><Net IoT="none" NNm="FB14_3_Q" SNm="usb_rd_MC.UIM"/><Net IoT="none" NNm="FB1_PT3" SNm="FB1_PT3"/><Net IoT="none" NNm="FB2_PT2" SNm="FB2_PT2"/><Net IoT="none" NNm="FB4_PT0" SNm="FB4_PT0"/><Net IoT="none" NNm="FB1_PT4" SNm="FB1_PT4"/><Net IoT="none" NNm="FB2_PT3" SNm="FB2_PT3"/><Net IoT="none" NNm="FB4_PT1" SNm="FB4_PT1"/><Net IoT="none" NNm="FB1_PT5" SNm="FB1_PT5"/><Net IoT="none" NNm="FB2_PT4" SNm="FB2_PT4"/><Net IoT="none" NNm="FB4_PT2" SNm="FB4_PT2"/><Net IoT="none" NNm="FB6_PT0" SNm="FB6_PT0"/><Net IoT="none" NNm="FB1_PT6" SNm="FB1_PT6"/><Net IoT="none" NNm="FB2_PT5" SNm="FB2_PT5"/><Net IoT="none" NNm="FB6_PT1" SNm="FB6_PT1"/><Net IoT="out" Loc="FB2_1" NNm="LEDs&lt;1&gt;" SNm="LEDs&lt;1&gt;"/><Net IoT="none" NNm="FB1_PT7" SNm="FB1_PT7"/><Net IoT="none" NNm="FB2_PT6" SNm="FB2_PT6"/><Net IoT="in" Loc="FB3_12" NNm="FPGA_INITB" SNm="FPGA_INITB"/><Net IoT="out" Loc="FB2_3" NNm="LEDs&lt;2&gt;" SNm="LEDs&lt;2&gt;"/><Net IoT="none" NNm="FB1_PT8" SNm="FB1_PT8"/><Net IoT="none" NNm="FB2_PT7" SNm="FB2_PT7"/><Net IoT="out" Loc="FB2_5" NNm="LEDs&lt;3&gt;" SNm="LEDs&lt;3&gt;"/><Net IoT="none" NNm="FB1_PT9" SNm="FB1_PT9"/><Net IoT="none" NNm="FB2_PT8" SNm="FB2_PT8"/><Net IoT="out" Loc="FB2_12" NNm="LEDs&lt;4&gt;" SNm="LEDs&lt;4&gt;"/><Net IoT="none" NNm="FB2_PT9" SNm="FB2_PT9"/><Net IoT="out" Loc="FB2_14" NNm="LEDs&lt;5&gt;" SNm="LEDs&lt;5&gt;"/><Net IoT="out" Loc="FB2_15" NNm="LEDs&lt;6&gt;" SNm="LEDs&lt;6&gt;"/><Net IoT="none" NNm="FB6_PT7" SNm="FOOBAR6__ctinst/7"/><Net IoT="none" NNm="FB2_13_Q" SNm="usb_dry_MC.Q"/><Net IoT="out" Loc="FB4_1" NNm="LEDs&lt;7&gt;" SNm="LEDs&lt;7&gt;"/><Net IoT="none" NNm="FB8_PT7" SNm="FOOBAR8__ctinst/7"/><Net IoT="out" Loc="FB4_2" NNm="LEDs&lt;8&gt;" SNm="LEDs&lt;8&gt;"/><Net IoT="none" NNm="FB9_PT7" SNm="FOOBAR9__ctinst/7"/><Globals><GlblBuf GType="GCK" Nm="GCK0"><IPort NNm="FB5_6_I"/></GlblBuf></Globals><Lb Nm="FB1"><LbT Nm="FB1_PT0" PtT="XBR_CT_X"><OPort NNm="FB1_PT0"/><IPort NNm="FB1_10_Q"/><IPort NNm="FB10_5_Q"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB1_8_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB1_5_Q"/><IPort NNm="FB1_4_Q"/><IPort NNm="FB1_3_Q"/></LbT><LbT Nm="FB1_PT1" PtT="XBR_CT_X"><OPort NNm="FB1_PT1"/><IPort NNm="FB10_5_Q"/><IPort NNm="FB1_9_Q"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB1_8_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB1_5_Q"/><IPort NNm="FB1_4_Q"/><IPort NNm="FB1_3_Q"/></LbT><LbT Nm="FB1_PT2" PtT="XBR_CT_X"><OPort NNm="FB1_PT2"/><IPort NNm="FB1_10_Q"/><IPort NNm="FB10_5_Q"/><IPort NNm="FB1_9_Q"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB1_8_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB1_5_Q"/><IPort NNm="FB1_4_Q"/><IPort NNm="FB1_15_Q"/><IPort NNm="FB1_3_Q"/></LbT><LbT Nm="FB1_PT3" PtT="XBR_CT_X"><OPort NNm="FB1_PT3"/><IPort NNm="FB10_5_Q"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB1_8_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB1_5_Q"/><IPort NNm="FB1_4_Q"/><IPort NNm="FB1_15_Q"/><IPort NNm="FB1_3_Q"/></LbT><LbT Nm="FB1_PT4" PtT="XBR_CT"><OPort NNm="FB1_PT4"/><IPort NNm="FB10_5_Q"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB1_8_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB1_5_Q"/><IPort NNm="FB1_4_Q"/><IPort NNm="FB1_15_Q"/><IPort NNm="FB1_3_Q"/></LbT><LbT Nm="FB1_PT5" PtT="XBR_CT"><OPort NNm="FB1_PT5"/><IPort NNm="FB1_10_Q"/><IPort NNm="FB10_5_Q"/><IPort NNm="FB1_9_Q"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB1_8_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB1_5_Q"/><IPort NNm="FB1_4_Q"/><IPort NNm="FB1_15_Q"/><IPort NNm="FB1_3_Q"/></LbT><LbT Nm="FB1_PT6" PtT="XBR_CT"><OPort NNm="FB1_PT6"/><IPort NNm="FB1_10_Q"/><IPort NNm="FB10_5_Q"/><IPort NNm="FB1_9_Q"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB1_8_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB1_5_Q"/><IPort NNm="FB1_4_Q"/><IPort NNm="FB1_15_Q"/><IPort NNm="FB1_3_Q"/></LbT><LbT Nm="FB1_PT7" PtT="XBR_CT"><OPort NNm="FB1_PT7"/><IPort NNm="FB10_5_Q"/><IPort NNm="FB1_16_Q"/></LbT><LbT Nm="FB1_PT8" PtT="XBR_A"><OPort NNm="FB1_PT8"/><IPort NNm="FB1_10_Q"/><IPort NNm="FB10_5_Q"/><IPort NNm="FB1_9_Q"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB1_8_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB1_5_Q"/><IPort NNm="FB1_4_Q"/><IPort NNm="FB1_15_Q"/></LbT><LbT Nm="FB1_PT9" PtT="XBR_B"><OPort NNm="FB1_PT9"/><IPort NNm="FB10_5_Q"/><IPort NNm="FB1_15_Q"/></LbT><LbT Nm="FB1_PT10" PtT="XBR_C"><OPort NNm="FB1_PT10"/><IPort NNm="FB1_1_Q"/><IPort NNm="FB2_13_Q"/><IPort NNm="FB2_16_Q"/></LbT><LbT Nm="FB1_PT11" PtT="XBR_A"><OPort NNm="FB1_PT11"/><IPort NNm="FB1_10_Q"/><IPort NNm="FB10_5_Q"/><IPort NNm="FB1_9_Q"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB1_8_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB1_5_Q"/><IPort NNm="FB1_4_Q"/></LbT><LbT Nm="FB1_PT12" PtT="XBR_B"><OPort NNm="FB1_PT12"/><IPort NNm="FB10_5_Q"/><IPort NNm="FB1_11_Q"/></LbT><LbT Nm="FB1_PT13" PtT="XBR_C"><OPort NNm="FB1_PT13"/><IPort NNm="FB2_13_Q"/></LbT><LbT Nm="FB1_PT14" PtT="XBR_A"><OPort NNm="FB1_PT14"/><IPort NNm="FB1_10_Q"/><IPort NNm="FB10_5_Q"/><IPort NNm="FB1_9_Q"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB1_8_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB1_5_Q"/><IPort NNm="FB1_4_Q"/></LbT><LbT Nm="FB1_PT15" PtT="XBR_B"><OPort NNm="FB1_PT15"/><IPort NNm="FB1_10_Q"/><IPort NNm="FB10_5_Q"/><IPort NNm="FB1_9_Q"/><IPort NNm="FB1_8_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB1_5_Q"/><IPort NNm="FB1_4_Q"/><IPort NNm="FB1_15_Q"/></LbT><LbT Nm="FB1_PT16" PtT="XBR_C"><OPort NNm="FB1_PT16"/><IPort NNm="FB1_10_Q"/><IPort NNm="FB10_5_Q"/></LbT><LbT Nm="FB1_PT17" PtT="XBR_A"><OPort NNm="FB1_PT17"/><IPort NNm="FB10_5_Q"/><IPort NNm="FB1_9_Q"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB1_8_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB1_5_Q"/><IPort NNm="FB1_4_Q"/></LbT><LbT Nm="FB1_PT18" PtT="XBR_B"><OPort NNm="FB1_PT18"/><IPort NNm="FB10_5_Q"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB1_8_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB1_5_Q"/><IPort NNm="FB1_4_Q"/></LbT><LbT Nm="FB1_PT19" PtT="XBR_C"><OPort NNm="FB1_PT19"/><IPort NNm="FB10_5_Q"/><IPort NNm="FB1_4_Q"/></LbT><LbT Nm="FB1_PT20" PtT="XBR_A"><OPort NNm="FB1_PT20"/><IPort NNm="FB10_5_Q"/><IPort NNm="FB1_8_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB1_5_Q"/><IPort NNm="FB1_4_Q"/><IPort NNm="FB1_15_Q"/></LbT><LbT Nm="FB1_PT21" PtT="XBR_B"><OPort NNm="FB1_PT21"/><IPort NNm="FB10_5_Q"/><IPort NNm="FB1_9_Q"/></LbT><LbT Nm="FB1_PT22" PtT="XBR_C"><OPort NNm="FB1_PT22"/><IPort NNm="FB10_5_Q"/><IPort NNm="FB1_5_Q"/></LbT><LbT Nm="FB1_PT23" PtT="XBR_A"><OPort NNm="FB1_PT23"/><IPort NNm="FB1_10_Q"/><IPort NNm="FB10_5_Q"/><IPort NNm="FB1_9_Q"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB1_8_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB1_5_Q"/><IPort NNm="FB1_4_Q"/></LbT><LbT Nm="FB1_PT24" PtT="XBR_B"><OPort NNm="FB1_PT24"/><IPort NNm="FB1_10_Q"/><IPort NNm="FB10_5_Q"/><IPort NNm="FB1_16_Q"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB1_8_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB1_5_Q"/><IPort NNm="FB1_4_Q"/></LbT><LbT Nm="FB1_PT25" PtT="XBR_C"><OPort NNm="FB1_PT25"/><IPort NNm="FB2_13_Q"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB1_6_Q"/></LbT><LbT Nm="FB1_PT26" PtT="XBR_A"><OPort NNm="FB1_PT26"/><IPort NNm="FB1_10_Q"/><IPort NNm="FB10_5_Q"/><IPort NNm="FB1_8_Q"/><IPort NNm="FB1_7_Q"/><IPort NNm="FB1_5_Q"/><IPort NNm="FB1_4_Q"/><IPort NNm="FB1_15_Q"/></LbT><LbT Nm="FB1_PT27" PtT="XBR_B"><OPort NNm="FB1_PT27"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB1_1_Q"/><IPort NNm="FB2_13_Q"/><IPort NNm="FB1_6_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB2_10_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB2_8_Q"/></LbT><LbT Nm="FB1_PT28" PtT="XBR_C"><OPort NNm="FB1_PT28"/><IPort NNm="FB10_5_Q"/><IPort NNm="FB1_7_Q"/></LbT><LbT Nm="FB1_PT29" PtT="XBR_A"><OPort NNm="FB1_PT29"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB1_1_Q"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB1_6_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB2_10_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB2_8_Q"/></LbT><LbT Nm="FB1_PT30" PtT="XBR_B"><OPort NNm="FB1_PT30"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB2_13_Q"/><IPort NNm="FB2_16_Q"/></LbT><LbT Nm="FB1_PT31" PtT="XBR_C"><OPort NNm="FB1_PT31"/><IPort NNm="FB10_5_Q"/><IPort NNm="FB1_8_Q"/></LbT><LbT Nm="FB1_PT32" PtT="XBR_A"><OPort NNm="FB1_PT32"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB1_1_Q"/><IPort NNm="FB2_13_Q"/><IPort NNm="FB1_6_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB2_10_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB2_8_Q"/></LbT><LbT Nm="FB1_PT33" PtT="XBR_B"><OPort NNm="FB1_PT33"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB1_1_Q"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB1_6_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB2_10_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB2_8_Q"/></LbT><LbT Nm="FB1_PT34" PtT="XBR_C"><OPort NNm="FB1_PT34"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB2_13_Q"/><IPort NNm="FB2_16_Q"/></LbT><LbT Nm="FB1_PT35" PtT="XBR_A"><OPort NNm="FB1_PT35"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB1_1_Q"/><IPort NNm="FB2_13_Q"/><IPort NNm="FB1_6_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB2_10_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB2_8_Q"/></LbT><LbT Nm="FB1_PT36" PtT="XBR_B"><OPort NNm="FB1_PT36"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB1_1_Q"/><IPort NNm="FB2_13_Q"/><IPort NNm="FB1_6_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB2_10_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB2_8_Q"/></LbT><LbT Nm="FB1_PT37" PtT="XBR_C"><OPort NNm="FB1_PT37"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB1_1_Q"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB1_6_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB2_10_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB2_8_Q"/></LbT><LbT Nm="FB1_PT38" PtT="XBR_A"><OPort NNm="FB1_PT38"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB1_1_Q"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB1_6_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB2_10_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB2_8_Q"/></LbT><LbT Nm="FB1_PT39" PtT="XBR_B"><OPort NNm="FB1_PT39"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB2_13_Q"/><IPort NNm="FB2_16_Q"/></LbT><Mc Nm="FB1_1"><ClkMux Nm="FB1_1_MC_CLK" Rate="1"><IPort NNm="FB5_6_I"/><OPort NNm="FB1_1_MC_CLK"/></ClkMux><XorMux Nm="FB1_1_AND"><IPort NNm="FB1_PT10"/></XorMux><FbMux Nm="FB1_1_N"><IPort NNm="FB1_1_Q"/></FbMux><DFlop Nm="FB1_1_FF"><FlopPort NNm="FB1_PT10" Port="D"/><FlopPort NNm="FB1_1_MC_CLK" Port="CLK"/><FlopPort NNm="FB1_1_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB1_2"><ClkMux Nm="FB1_2_MC_CLK" Rate="1"><IPort NNm="FB5_6_I"/><OPort NNm="FB1_2_MC_CLK"/></ClkMux><XorMux Nm="FB1_2_AND"><IPort NNm="FB1_PT13"/></XorMux><FbMux Nm="FB1_2_N"><IPort NNm="FB1_2_Q"/></FbMux><DFlop Nm="FB1_2_FF"><FlopPort NNm="FB1_PT13" Port="D"/><FlopPort NNm="FB1_2_MC_CLK" Port="CLK"/><FlopPort NNm="FB1_2_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB1_3"><ClkMux Nm="FB1_3_MC_CLK" Rate="1"><IPort NNm="FB5_6_I"/><OPort NNm="FB1_3_MC_CLK"/></ClkMux><FbMux Nm="FB1_3_N"><IPort NNm="FB1_3_Q"/></FbMux><InBuf DataGate="N" IOS="LVTTL" Nm="FB1_3_I"><IPort NNm="FPGA_prog_B"/></InBuf><OutBuf IOS="LVTTL" Nm="FB1_3_O"><IPort NNm="FB1_3_Q"/><OPort NNm="FPGA_prog_B"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB1_3_FF"><FlopPort NNm="FB1_3_OR" Port="D"/><FlopPort NNm="FB1_3_MC_CLK" Port="CLK"/><FlopPort NNm="FB1_3_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB1_3_OR"><OPort NNm="FB1_3_OR"/><IPort NNm="FB1_PT4"/><IPort NNm="FB1_PT3"/><IPort NNm="FB1_PT0"/><IPort NNm="FB1_PT1"/><IPort NNm="FB1_PT2"/><IPort NNm="FB1_PT5"/><IPort NNm="FB1_PT6"/></Or></Mc><Mc Nm="FB1_4"><ClkMux Nm="FB1_4_MC_CLK" Rate="1"><IPort NNm="FB5_6_I"/><OPort NNm="FB1_4_MC_CLK"/></ClkMux><XorMux Nm="FB1_4_AND"><IPort NNm="FB1_PT19"/></XorMux><FbMux Nm="FB1_4_N"><IPort NNm="FB1_4_Q"/></FbMux><DFlop Nm="FB1_4_FF"><FlopPort NNm="FB1_PT19" Port="D"/><FlopPort NNm="FB1_4_MC_CLK" Port="CLK"/><FlopPort NNm="FB1_4_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB1_5"><ClkMux Nm="FB1_5_MC_CLK" Rate="1"><IPort NNm="FB5_6_I"/><OPort NNm="FB1_5_MC_CLK"/></ClkMux><XorMux Nm="FB1_5_AND"><IPort NNm="FB1_PT22"/></XorMux><FbMux Nm="FB1_5_N"><IPort NNm="FB1_5_Q"/></FbMux><DFlop Nm="FB1_5_FF"><FlopPort NNm="FB1_PT22" Port="D"/><FlopPort NNm="FB1_5_MC_CLK" Port="CLK"/><FlopPort NNm="FB1_5_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB1_6"><ClkMux Nm="FB1_6_MC_CLK" Rate="1"><IPort NNm="FB5_6_I"/><OPort NNm="FB1_6_MC_CLK"/></ClkMux><XorMux Nm="FB1_6_AND"><IPort NNm="FB1_PT25"/></XorMux><FbMux Nm="FB1_6_N"><IPort NNm="FB1_6_Q"/></FbMux><DFlop Nm="FB1_6_FF"><FlopPort NNm="FB1_PT25" Port="D"/><FlopPort NNm="FB1_6_MC_CLK" Port="CLK"/><FlopPort NNm="FB1_6_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB1_7"><ClkMux Nm="FB1_7_MC_CLK" Rate="1"><IPort NNm="FB5_6_I"/><OPort NNm="FB1_7_MC_CLK"/></ClkMux><XorMux Nm="FB1_7_AND"><IPort NNm="FB1_PT28"/></XorMux><FbMux Nm="FB1_7_N"><IPort NNm="FB1_7_Q"/></FbMux><DFlop Nm="FB1_7_FF"><FlopPort NNm="FB1_PT28" Port="D"/><FlopPort NNm="FB1_7_MC_CLK" Port="CLK"/><FlopPort NNm="FB1_7_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB1_8"><ClkMux Nm="FB1_8_MC_CLK" Rate="1"><IPort NNm="FB5_6_I"/><OPort NNm="FB1_8_MC_CLK"/></ClkMux><XorMux Nm="FB1_8_AND"><IPort NNm="FB1_PT31"/></XorMux><FbMux Nm="FB1_8_N"><IPort NNm="FB1_8_Q"/></FbMux><DFlop Nm="FB1_8_FF"><FlopPort NNm="FB1_PT31" Port="D"/><FlopPort NNm="FB1_8_MC_CLK" Port="CLK"/><FlopPort NNm="FB1_8_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB1_9"><ClkMux Nm="FB1_9_MC_CLK" Rate="1"><IPort NNm="FB5_6_I"/><OPort NNm="FB1_9_MC_CLK"/></ClkMux><FbMux Nm="FB1_9_N"><IPort NNm="FB1_9_Q"/></FbMux><DFlop Nm="FB1_9_FF"><FlopPort NNm="FB1_9_OR" Port="D"/><FlopPort NNm="FB1_9_MC_CLK" Port="CLK"/><FlopPort NNm="FB1_9_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB1_9_OR"><OPort NNm="FB1_9_OR"/><IPort NNm="FB1_PT21"/><IPort NNm="FB1_PT26"/><IPort NNm="FB1_PT23"/><IPort NNm="FB1_PT24"/></Or></Mc><Mc Nm="FB1_10"><ClkMux Nm="FB1_10_MC_CLK" Rate="1"><IPort NNm="FB5_6_I"/><OPort NNm="FB1_10_MC_CLK"/></ClkMux><FbMux Nm="FB1_10_N"><IPort NNm="FB1_10_Q"/></FbMux><DFlop Nm="FB1_10_FF"><FlopPort NNm="FB1_10_OR" Port="D"/><FlopPort NNm="FB1_10_MC_CLK" Port="CLK"/><FlopPort NNm="FB1_10_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB1_10_OR"><OPort NNm="FB1_10_OR"/><IPort NNm="FB1_PT16"/><IPort NNm="FB1_PT20"/><IPort NNm="FB1_PT17"/><IPort NNm="FB1_PT18"/></Or></Mc><Mc Nm="FB1_11"><ClkMux Nm="FB1_11_MC_CLK" Rate="1"><IPort NNm="FB5_6_I"/><OPort NNm="FB1_11_MC_CLK"/></ClkMux><FbMux Nm="FB1_11_N"><IPort NNm="FB1_11_Q"/></FbMux><DFlop Nm="FB1_11_FF"><FlopPort NNm="FB1_11_OR" Port="D"/><FlopPort NNm="FB1_11_MC_CLK" Port="CLK"/><FlopPort NNm="FB1_11_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB1_11_OR"><OPort NNm="FB1_11_OR"/><IPort NNm="FB1_PT12"/><IPort NNm="FB1_PT15"/><IPort NNm="FB1_PT14"/></Or></Mc><Mc Nm="FB1_12"><ClkMux Nm="FB1_12_MC_CLK" Rate="1"><IPort NNm="FB5_6_I"/><OPort NNm="FB1_12_MC_CLK"/></ClkMux><FbMux Nm="FB1_12_N"><IPort NNm="FB1_12_Q"/></FbMux><DFlop Nm="FB1_12_FF"><FlopPort NNm="FB1_12_OR" Port="D"/><FlopPort NNm="FB1_12_MC_CLK" Port="CLK"/><FlopPort NNm="FB1_12_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB1_12_OR"><OPort NNm="FB1_12_OR"/><IPort NNm="FB1_PT39"/><IPort NNm="FB1_PT35"/><IPort NNm="FB1_PT37"/><IPort NNm="FB1_PT36"/><IPort NNm="FB1_PT38"/></Or></Mc><Mc Nm="FB1_13"><ClkMux Nm="FB1_13_MC_CLK" Rate="1"><IPort NNm="FB5_6_I"/><OPort NNm="FB1_13_MC_CLK"/></ClkMux><FbMux Nm="FB1_13_N"><IPort NNm="FB1_13_Q"/></FbMux><DFlop Nm="FB1_13_FF"><FlopPort NNm="FB1_13_OR" Port="D"/><FlopPort NNm="FB1_13_MC_CLK" Port="CLK"/><FlopPort NNm="FB1_13_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB1_13_OR"><OPort NNm="FB1_13_OR"/><IPort NNm="FB1_PT34"/><IPort NNm="FB1_PT32"/><IPort NNm="FB1_PT33"/></Or></Mc><Mc Nm="FB1_14"><ClkMux Nm="FB1_14_MC_CLK" Rate="1"><IPort NNm="FB5_6_I"/><OPort NNm="FB1_14_MC_CLK"/></ClkMux><FbMux Nm="FB1_14_N"><IPort NNm="FB1_14_Q"/></FbMux><DFlop Nm="FB1_14_FF"><FlopPort NNm="FB1_14_OR" Port="D"/><FlopPort NNm="FB1_14_MC_CLK" Port="CLK"/><FlopPort NNm="FB1_14_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB1_14_OR"><OPort NNm="FB1_14_OR"/><IPort NNm="FB1_PT30"/><IPort NNm="FB1_PT27"/><IPort NNm="FB1_PT29"/></Or></Mc><Mc Nm="FB1_15"><ClkMux Nm="FB1_15_MC_CLK" Rate="1"><IPort NNm="FB5_6_I"/><OPort NNm="FB1_15_MC_CLK"/></ClkMux><FbMux Nm="FB1_15_N"><IPort NNm="FB1_15_Q"/></FbMux><DFlop Nm="FB1_15_FF"><FlopPort NNm="FB1_15_OR" Port="D"/><FlopPort NNm="FB1_15_MC_CLK" Port="CLK"/><FlopPort NNm="FB1_15_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB1_15_OR"><OPort NNm="FB1_15_OR"/><IPort NNm="FB1_PT9"/><IPort NNm="FB1_PT11"/></Or></Mc><Mc Nm="FB1_16"><ClkMux Nm="FB1_16_MC_CLK" Rate="1"><IPort NNm="FB5_6_I"/><OPort NNm="FB1_16_MC_CLK"/></ClkMux><FbMux Nm="FB1_16_N"><IPort NNm="FB1_16_Q"/></FbMux><DFlop Nm="FB1_16_FF"><FlopPort NNm="FB1_16_OR" Port="D"/><FlopPort NNm="FB1_16_MC_CLK" Port="CLK"/><FlopPort NNm="FB1_16_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB1_16_OR"><OPort NNm="FB1_16_OR"/><IPort NNm="FB1_PT7"/><IPort NNm="FB1_PT8"/></Or></Mc></Lb><Lb Nm="FB2"><LbT Nm="FB2_PT0" PtT="XBR_CT_X"><OPort NNm="FB2_PT0"/><IPort NNm="FB6_12_I"/><IPort NNm="FB7_14_Q"/></LbT><LbT Nm="FB2_PT1" PtT="XBR_CT_X"><OPort NNm="FB2_PT1"/><IPort NNm="FB6_12_I"/><IPort NNm="FB8_13_I"/></LbT><LbT Nm="FB2_PT2" PtT="XBR_CT_X"><OPort NNm="FB2_PT2"/><IPort NNm="FB6_12_I"/><IPort NNm="FB16_12_I"/></LbT><LbT Nm="FB2_PT3" PtT="XBR_CT_X"><OPort NNm="FB2_PT3"/><IPort NNm="FB6_12_I"/><IPort NNm="FB10_5_Q"/></LbT><LbT Nm="FB2_PT4" PtT="XBR_CT"><OPort NNm="FB2_PT4"/><IPort NNm="FB6_12_I"/><IPort NNm="FB16_11_I"/></LbT><LbT Nm="FB2_PT5" PtT="XBR_CT"><OPort NNm="FB2_PT5"/><IPort NNm="FB6_12_I"/><IPort NNm="FB10_3_Q"/></LbT><LbT Nm="FB2_PT6" PtT="XBR_CT"><OPort NNm="FB2_PT6"/><IPort NNm="FB6_12_I"/><IPort NNm="FB3_12_I"/></LbT><LbT Nm="FB2_PT7" PtT="XBR_CT"><OPort NNm="FB2_PT7"/><IPort NNm="FB6_12_I"/><IPort NNm="FB10_1_I"/></LbT><LbT Nm="FB2_PT8" PtT="XBR_A"><OPort NNm="FB2_PT8"/><IPort NNm="FB6_12_I"/><IPort NNm="FB9_1_I"/></LbT><LbT Nm="FB2_PT9" PtT="XBR_B"><OPort NNm="FB2_PT9"/><IPort NNm="FB6_12_I"/><IPort NNm="FB6_14_I"/></LbT><LbT Nm="FB2_PT10" PtT="XBR_C"><OPort NNm="FB2_PT10"/><IPort NNm="FB6_12_I"/><IPort NNm="FB9_2_I"/></LbT><LbT Nm="FB2_PT31" PtT="XBR_C"><OPort NNm="FB2_PT31"/><IPort NNm="FB2_13_Q"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB2_8_Q"/></LbT><LbT Nm="FB2_PT34" PtT="XBR_C"><OPort NNm="FB2_PT34"/><IPort NNm="FB2_13_Q"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB2_9_Q"/></LbT><LbT Nm="FB2_PT37" PtT="XBR_C"><OPort NNm="FB2_PT37"/><IPort NNm="FB2_13_Q"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB2_10_Q"/></LbT><LbT Nm="FB2_PT40" PtT="XBR_C"><OPort NNm="FB2_PT40"/><IPort NNm="FB2_13_Q"/><IPort NNm="FB2_16_Q"/><IPort NNm="FB2_11_Q"/></LbT><LbT Nm="FB2_PT46" PtT="XBR_C"><OPort NNm="FB2_PT46"/><IPort NNm="FB12_11_I"/></LbT><LbT Nm="FB2_PT55" PtT="XBR_C"><OPort NNm="FB2_PT55"/><IPort NNm="FB1_2_Q"/></LbT><Mc Nm="FB2_1"><InBuf DataGate="N" IOS="LVTTL" Nm="FB2_1_I"><IPort NNm="LEDs&lt;1&gt;"/></InBuf><OutBuf IOS="LVTTL" Nm="FB2_1_O"><IPort NNm="FB2_1_OR"/><OPort NNm="LEDs&lt;1&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><Or Nm="FB2_1_OR"><OPort NNm="FB2_1_OR"/><IPort NNm="FB2_PT1"/><IPort NNm="FB2_PT0"/></Or></Mc><Mc Nm="FB2_2"/><Mc Nm="FB2_3"><InBuf DataGate="N" IOS="LVTTL" Nm="FB2_3_I"><IPort NNm="LEDs&lt;2&gt;"/></InBuf><OutBuf IOS="LVTTL" Nm="FB2_3_O"><IPort NNm="FB2_3_OR"/><OPort NNm="LEDs&lt;2&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><Or Nm="FB2_3_OR"><OPort NNm="FB2_3_OR"/><IPort NNm="FB2_PT2"/><IPort NNm="FB2_PT3"/></Or></Mc><Mc Nm="FB2_4"/><Mc Nm="FB2_5"><InBuf DataGate="N" IOS="LVTTL" Nm="FB2_5_I"><IPort NNm="LEDs&lt;3&gt;"/></InBuf><OutBuf IOS="LVTTL" Nm="FB2_5_O"><IPort NNm="FB2_5_OR"/><OPort NNm="LEDs&lt;3&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><Or Nm="FB2_5_OR"><OPort NNm="FB2_5_OR"/><IPort NNm="FB2_PT4"/><IPort NNm="FB2_PT5"/></Or></Mc><Mc Nm="FB2_6"/><Mc Nm="FB2_7"/><Mc Nm="FB2_8"><ClkMux Nm="FB2_8_MC_CLK" Rate="1"><IPort NNm="FB5_6_I"/><OPort NNm="FB2_8_MC_CLK"/></ClkMux><XorMux Nm="FB2_8_AND"><IPort NNm="FB2_PT31"/></XorMux><FbMux Nm="FB2_8_N"><IPort NNm="FB2_8_Q"/></FbMux><DFlop Nm="FB2_8_FF"><FlopPort NNm="FB2_PT31" Port="D"/><FlopPort NNm="FB2_8_MC_CLK" Port="CLK"/><FlopPort NNm="FB2_8_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB2_9"><ClkMux Nm="FB2_9_MC_CLK" Rate="1"><IPort NNm="FB5_6_I"/><OPort NNm="FB2_9_MC_CLK"/></ClkMux><XorMux Nm="FB2_9_AND"><IPort NNm="FB2_PT34"/></XorMux><FbMux Nm="FB2_9_N"><IPort NNm="FB2_9_Q"/></FbMux><DFlop Nm="FB2_9_FF"><FlopPort NNm="FB2_PT34" Port="D"/><FlopPort NNm="FB2_9_MC_CLK" Port="CLK"/><FlopPort NNm="FB2_9_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB2_10"><ClkMux Nm="FB2_10_MC_CLK" Rate="1"><IPort NNm="FB5_6_I"/><OPort NNm="FB2_10_MC_CLK"/></ClkMux><XorMux Nm="FB2_10_AND"><IPort NNm="FB2_PT37"/></XorMux><FbMux Nm="FB2_10_N"><IPort NNm="FB2_10_Q"/></FbMux><DFlop Nm="FB2_10_FF"><FlopPort NNm="FB2_PT37" Port="D"/><FlopPort NNm="FB2_10_MC_CLK" Port="CLK"/><FlopPort NNm="FB2_10_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB2_11"><ClkMux Nm="FB2_11_MC_CLK" Rate="1"><IPort NNm="FB5_6_I"/><OPort NNm="FB2_11_MC_CLK"/></ClkMux><XorMux Nm="FB2_11_AND"><IPort NNm="FB2_PT40"/></XorMux><FbMux Nm="FB2_11_N"><IPort NNm="FB2_11_Q"/></FbMux><DFlop Nm="FB2_11_FF"><FlopPort NNm="FB2_PT40" Port="D"/><FlopPort NNm="FB2_11_MC_CLK" Port="CLK"/><FlopPort NNm="FB2_11_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB2_12"><InBuf DataGate="N" IOS="LVTTL" Nm="FB2_12_I"><IPort NNm="LEDs&lt;4&gt;"/></InBuf><OutBuf IOS="LVTTL" Nm="FB2_12_O"><IPort NNm="FB2_12_OR"/><OPort NNm="LEDs&lt;4&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><Or Nm="FB2_12_OR"><OPort NNm="FB2_12_OR"/><IPort NNm="FB2_PT7"/><IPort NNm="FB2_PT6"/></Or></Mc><Mc Nm="FB2_13"><ClkMux Nm="FB2_13_MC_CLK" Rate="1"><IPort NNm="FB5_6_I"/><OPort NNm="FB2_13_MC_CLK"/></ClkMux><XorMux Nm="FB2_13_AND"><IPort NNm="FB2_PT46"/></XorMux><FbMux Nm="FB2_13_N"><IPort NNm="FB2_13_Q"/></FbMux><DFlop Nm="FB2_13_FF"><FlopPort NNm="FB2_PT46" Port="D"/><FlopPort NNm="FB2_13_MC_CLK" Port="CLK"/><FlopPort NNm="FB2_13_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB2_14"><InBuf DataGate="N" IOS="LVTTL" Nm="FB2_14_I"><IPort NNm="LEDs&lt;5&gt;"/></InBuf><OutBuf IOS="LVTTL" Nm="FB2_14_O"><IPort NNm="FB2_14_OR"/><OPort NNm="LEDs&lt;5&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><Or Nm="FB2_14_OR"><OPort NNm="FB2_14_OR"/><IPort NNm="FB2_PT8"/><IPort NNm="FB2_PT0"/></Or></Mc><Mc Nm="FB2_15"><InBuf DataGate="N" IOS="LVTTL" Nm="FB2_15_I"><IPort NNm="LEDs&lt;6&gt;"/></InBuf><OutBuf IOS="LVTTL" Nm="FB2_15_O"><IPort NNm="FB2_15_OR"/><OPort NNm="LEDs&lt;6&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><Or Nm="FB2_15_OR"><OPort NNm="FB2_15_OR"/><IPort NNm="FB2_PT10"/><IPort NNm="FB2_PT9"/></Or></Mc><Mc Nm="FB2_16"><ClkMux Nm="FB2_16_MC_CLK" Rate="1"><IPort NNm="FB5_6_I"/><OPort NNm="FB2_16_MC_CLK"/></ClkMux><XorMux Nm="FB2_16_AND"><IPort NNm="FB2_PT55"/></XorMux><FbMux Nm="FB2_16_N"><IPort NNm="FB2_16_Q"/></FbMux><DFlop Nm="FB2_16_FF"><FlopPort NNm="FB2_PT55" Port="D"/><FlopPort NNm="FB2_16_MC_CLK" Port="CLK"/><FlopPort NNm="FB2_16_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc></Lb><Lb Nm="FB3"><Mc Nm="FB3_1"/><Mc Nm="FB3_2"/><Mc Nm="FB3_3"/><Mc Nm="FB3_4"/><Mc Nm="FB3_5"/><Mc Nm="FB3_6"/><Mc Nm="FB3_7"/><Mc Nm="FB3_8"/><Mc Nm="FB3_9"/><Mc Nm="FB3_10"/><Mc Nm="FB3_11"/><Mc Nm="FB3_12"><FbMux Nm="FB3_12_P"><IPort NNm="FB3_12_I"/></FbMux><InBuf DataGate="N" IOS="LVTTL" Nm="FB3_12_I"><IPort NNm="FPGA_INITB"/><OPort NNm="FB3_12_I"/></InBuf></Mc><Mc Nm="FB3_13"/><Mc Nm="FB3_14"/><Mc Nm="FB3_15"/><Mc Nm="FB3_16"><InBuf DataGate="N" IOS="LVTTL" Nm="FB3_16_I"><IPort NNm="FPGA_MOSI"/></InBuf><OutBuf IOS="LVTTL" Nm="FB3_16_O"><IPort NNm="PT_GND"/><OPort NNm="FPGA_MOSI"/><CntlPort NNm="PT_VCC"/></OutBuf></Mc></Lb><Lb Nm="FB4"><LbT Nm="FB4_PT0" PtT="XBR_CT_X"><OPort NNm="FB4_PT0"/><IPort NNm="FB6_12_I"/><IPort NNm="FB6_14_I"/></LbT><LbT Nm="FB4_PT1" PtT="XBR_CT_X"><OPort NNm="FB4_PT1"/><IPort NNm="FB6_12_I"/><IPort NNm="FB9_6_I"/></LbT><LbT Nm="FB4_PT2" PtT="XBR_CT_X"><OPort NNm="FB4_PT2"/><IPort NNm="FB6_12_I"/><IPort NNm="FB11_14_I"/></LbT><Mc Nm="FB4_1"><InBuf DataGate="N" IOS="LVTTL" Nm="FB4_1_I"><IPort NNm="LEDs&lt;7&gt;"/></InBuf><OutBuf IOS="LVTTL" Nm="FB4_1_O"><IPort NNm="FB4_1_OR"/><OPort NNm="LEDs&lt;7&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><Or Nm="FB4_1_OR"><OPort NNm="FB4_1_OR"/><IPort NNm="FB4_PT1"/><IPort NNm="FB4_PT0"/></Or></Mc><Mc Nm="FB4_2"><InBuf DataGate="N" IOS="LVTTL" Nm="FB4_2_I"><IPort NNm="LEDs&lt;8&gt;"/></InBuf><OutBuf IOS="LVTTL" Nm="FB4_2_O"><IPort NNm="FB4_2_OR"/><OPort NNm="LEDs&lt;8&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><Or Nm="FB4_2_OR"><OPort NNm="FB4_2_OR"/><IPort NNm="FB4_PT2"/><IPort NNm="FB4_PT0"/></Or></Mc><Mc Nm="FB4_3"><InBuf DataGate="N" IOS="LVTTL" Nm="FB4_3_I"><IPort NNm="FPGA_RDWR"/></InBuf><OutBuf IOS="LVTTL" Nm="FB4_3_O"><IPort NNm="PT_GND"/><OPort NNm="FPGA_RDWR"/><CntlPort NNm="PT_VCC"/></OutBuf></Mc><Mc Nm="FB4_4"/><Mc Nm="FB4_5"/><Mc Nm="FB4_6"/><Mc Nm="FB4_7"/><Mc Nm="FB4_8"/><Mc Nm="FB4_9"/><Mc Nm="FB4_10"/><Mc Nm="FB4_11"/><Mc Nm="FB4_12"/><Mc Nm="FB4_13"/><Mc Nm="FB4_14"/><Mc Nm="FB4_15"/><Mc Nm="FB4_16"/></Lb><Lb Nm="FB5"><Mc Nm="FB5_1"/><Mc Nm="FB5_2"/><Mc Nm="FB5_3"/><Mc Nm="FB5_4"/><Mc Nm="FB5_5"/><Mc Nm="FB5_6"><InBuf DataGate="N" IOS="LVTTL" Nm="FB5_6_I"><IPort NNm="mclk"/><OPort NNm="FB5_6_I"/></InBuf></Mc><Mc Nm="FB5_7"/><Mc Nm="FB5_8"/><Mc Nm="FB5_9"/><Mc Nm="FB5_10"/><Mc Nm="FB5_11"/><Mc Nm="FB5_12"/><Mc Nm="FB5_13"/><Mc Nm="FB5_14"/><Mc Nm="FB5_15"/><Mc Nm="FB5_16"/></Lb><Lb Nm="FB6"><LbT Nm="FB6_PT0" PtT="XBR_CT_X"><OPort NNm="FB6_PT0"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB1_1_Q"/><IPort NNm="FB1_6_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB2_10_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB6_4_Q"/></LbT><LbT Nm="FB6_PT1" PtT="XBR_CT_X"><OPort NNm="FB6_PT1"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB1_1_Q"/><IPort NNm="FB1_6_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB2_10_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB6_4_Q"/></LbT><LbT Nm="FB6_PT7" PtT="XBR_CT"><OPort NNm="FB6_PT7"/><IPort NNm="FB10_3_Q"/></LbT><Mc Nm="FB6_1"/><Mc Nm="FB6_2"/><Mc Nm="FB6_3"/><Mc Nm="FB6_4"><ClkMux Nm="FB6_4_MC_CLK" Rate="1"><IPort NNm="FB5_6_I"/><OPort NNm="FB6_4_MC_CLK"/></ClkMux><FbMux Nm="FB6_4_N"><IPort NNm="FB6_4_Q"/></FbMux><InBuf DataGate="N" IOS="LVTTL" Nm="FB6_4_I"><IPort NNm="FPGA_cclk"/></InBuf><OutBuf IOS="LVTTL" Nm="FB6_4_O"><IPort NNm="FB6_4_Q"/><OPort NNm="FPGA_cclk"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB6_4_FF"><FlopPort NNm="FB6_4_OR" Port="D"/><FlopPort NNm="FB6_4_MC_CLK" Port="CLK"/><FlopPort NNm="FB6_4_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB6_4_OR"><OPort NNm="FB6_4_OR"/><IPort NNm="FB6_PT1"/><IPort NNm="FB6_PT0"/></Or></Mc><Mc Nm="FB6_5"/><Mc Nm="FB6_6"/><Mc Nm="FB6_7"/><Mc Nm="FB6_8"/><Mc Nm="FB6_9"/><Mc Nm="FB6_10"/><Mc Nm="FB6_11"/><Mc Nm="FB6_12"><FbMux Nm="FB6_12_P"><IPort NNm="FB6_12_I"/></FbMux><InBuf DataGate="N" IOS="LVTTL" Nm="FB6_12_I"><IPort NNm="FPGA_done"/><OPort NNm="FB6_12_I"/></InBuf></Mc><Mc Nm="FB6_13"/><Mc Nm="FB6_14"><OeMux Nm="FB6_14_OE"><IPort NNm="FB6_PT7"/></OeMux><FbMux Nm="FB6_14_P"><IPort NNm="FB6_14_I"/></FbMux><InBuf DataGate="N" IOS="LVTTL" Nm="FB6_14_I"><IPort NNm="N24"/><OPort NNm="FB6_14_I"/></InBuf><OutBuf IOS="LVTTL" Nm="FB6_14_O"><IPort NNm="PT_GND"/><OPort NNm="N24"/><CntlPort NNm="FB6_PT7"/></OutBuf></Mc><Mc Nm="FB6_15"/><Mc Nm="FB6_16"/></Lb><Lb Nm="FB7"><LbT Nm="FB7_PT49" PtT="XBR_C"><OPort NNm="FB7_PT49"/><IPort NNm="FB10_6_I"/></LbT><Mc Nm="FB7_1"/><Mc Nm="FB7_2"/><Mc Nm="FB7_3"/><Mc Nm="FB7_4"/><Mc Nm="FB7_5"/><Mc Nm="FB7_6"/><Mc Nm="FB7_7"/><Mc Nm="FB7_8"/><Mc Nm="FB7_9"/><Mc Nm="FB7_10"/><Mc Nm="FB7_11"/><Mc Nm="FB7_12"/><Mc Nm="FB7_13"/><Mc Nm="FB7_14"><ClkMux Nm="FB7_14_MC_CLK" Rate="1"><IPort NNm="FB5_6_I"/><OPort NNm="FB7_14_MC_CLK"/></ClkMux><XorMux Nm="FB7_14_AND"><IPort NNm="FB7_PT49"/></XorMux><FbMux Nm="FB7_14_N"><IPort NNm="FB7_14_Q"/></FbMux><InBuf DataGate="N" IOS="LVTTL" Nm="FB7_14_I"><IPort NNm="usb_rst"/></InBuf><OutBuf IOS="LVTTL" Nm="FB7_14_O"><IPort NNm="FB7_14_Q"/><OPort NNm="usb_rst"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB7_14_FF"><FlopPort NNm="FB7_PT49" Port="D"/><FlopPort NNm="FB7_14_MC_CLK" Port="CLK"/><FlopPort NNm="FB7_14_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB7_15"/><Mc Nm="FB7_16"/></Lb><Lb Nm="FB8"><LbT Nm="FB8_PT7" PtT="XBR_CT"><OPort NNm="FB8_PT7"/><IPort NNm="FB6_12_I"/></LbT><LbT Nm="FB8_PT46" PtT="XBR_C"><OPort NNm="FB8_PT46"/><IPort NNm="FB15_16_I"/></LbT><Mc Nm="FB8_1"/><Mc Nm="FB8_2"/><Mc Nm="FB8_3"/><Mc Nm="FB8_4"/><Mc Nm="FB8_5"/><Mc Nm="FB8_6"/><Mc Nm="FB8_7"/><Mc Nm="FB8_8"/><Mc Nm="FB8_9"/><Mc Nm="FB8_10"/><Mc Nm="FB8_11"/><Mc Nm="FB8_12"/><Mc Nm="FB8_13"><ClkMux Nm="FB8_13_MC_CLK" Rate="1"><IPort NNm="FB5_6_I"/><OPort NNm="FB8_13_MC_CLK"/></ClkMux><XorMux Nm="FB8_13_AND"><IPort NNm="FB8_PT46"/></XorMux><OeMux Nm="FB8_13_OE"><IPort NNm="FB8_PT7"/></OeMux><FbMux Nm="FB8_13_P"><IPort NNm="FB8_13_I"/></FbMux><InBuf DataGate="N" IOS="LVTTL" Nm="FB8_13_I"><IPort NNm="FPGA_D&lt;0&gt;"/><OPort NNm="FB8_13_I"/></InBuf><OutBuf IOS="LVTTL" Nm="FB8_13_O"><IPort NNm="FB8_13_Q"/><OPort NNm="FPGA_D&lt;0&gt;"/><CntlPort NNm="FB8_PT7"/></OutBuf><DFlop Nm="FB8_13_FF"><FlopPort NNm="FB8_PT46" Port="D"/><FlopPort NNm="FB8_13_MC_CLK" Port="CLK"/><FlopPort NNm="FB8_13_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB8_14"><InBuf DataGate="N" IOS="LVTTL" Nm="FB8_14_I"><IPort NNm="Mode&lt;0&gt;"/></InBuf><OutBuf IOS="LVTTL" Nm="FB8_14_O"><IPort NNm="PT_GND"/><OPort NNm="Mode&lt;0&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf></Mc><Mc Nm="FB8_15"/><Mc Nm="FB8_16"/></Lb><Lb Nm="FB9"><LbT Nm="FB9_PT7" PtT="XBR_CT"><OPort NNm="FB9_PT7"/><IPort NNm="FB6_12_I"/></LbT><LbT Nm="FB9_PT10" PtT="XBR_C"><OPort NNm="FB9_PT10"/><IPort NNm="FB15_14_I"/></LbT><LbT Nm="FB9_PT13" PtT="XBR_C"><OPort NNm="FB9_PT13"/><IPort NNm="FB13_6_I"/></LbT><LbT Nm="FB9_PT25" PtT="XBR_C"><OPort NNm="FB9_PT25"/><IPort NNm="FB13_2_I"/></LbT><Mc Nm="FB9_1"><ClkMux Nm="FB9_1_MC_CLK" Rate="1"><IPort NNm="FB5_6_I"/><OPort NNm="FB9_1_MC_CLK"/></ClkMux><XorMux Nm="FB9_1_AND"><IPort NNm="FB9_PT10"/></XorMux><OeMux Nm="FB9_1_OE"><IPort NNm="FB9_PT7"/></OeMux><FbMux Nm="FB9_1_P"><IPort NNm="FB9_1_I"/></FbMux><InBuf DataGate="N" IOS="LVTTL" Nm="FB9_1_I"><IPort NNm="FPGA_D&lt;4&gt;"/><OPort NNm="FB9_1_I"/></InBuf><OutBuf IOS="LVTTL" Nm="FB9_1_O"><IPort NNm="FB9_1_Q"/><OPort NNm="FPGA_D&lt;4&gt;"/><CntlPort NNm="FB9_PT7"/></OutBuf><DFlop Nm="FB9_1_FF"><FlopPort NNm="FB9_PT10" Port="D"/><FlopPort NNm="FB9_1_MC_CLK" Port="CLK"/><FlopPort NNm="FB9_1_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB9_2"><ClkMux Nm="FB9_2_MC_CLK" Rate="1"><IPort NNm="FB5_6_I"/><OPort NNm="FB9_2_MC_CLK"/></ClkMux><XorMux Nm="FB9_2_AND"><IPort NNm="FB9_PT13"/></XorMux><OeMux Nm="FB9_2_OE"><IPort NNm="FB9_PT7"/></OeMux><FbMux Nm="FB9_2_P"><IPort NNm="FB9_2_I"/></FbMux><InBuf DataGate="N" IOS="LVTTL" Nm="FB9_2_I"><IPort NNm="FPGA_D&lt;5&gt;"/><OPort NNm="FB9_2_I"/></InBuf><OutBuf IOS="LVTTL" Nm="FB9_2_O"><IPort NNm="FB9_2_Q"/><OPort NNm="FPGA_D&lt;5&gt;"/><CntlPort NNm="FB9_PT7"/></OutBuf><DFlop Nm="FB9_2_FF"><FlopPort NNm="FB9_PT13" Port="D"/><FlopPort NNm="FB9_2_MC_CLK" Port="CLK"/><FlopPort NNm="FB9_2_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB9_3"/><Mc Nm="FB9_4"/><Mc Nm="FB9_5"/><Mc Nm="FB9_6"><ClkMux Nm="FB9_6_MC_CLK" Rate="1"><IPort NNm="FB5_6_I"/><OPort NNm="FB9_6_MC_CLK"/></ClkMux><XorMux Nm="FB9_6_AND"><IPort NNm="FB9_PT25"/></XorMux><OeMux Nm="FB9_6_OE"><IPort NNm="FB9_PT7"/></OeMux><FbMux Nm="FB9_6_P"><IPort NNm="FB9_6_I"/></FbMux><InBuf DataGate="N" IOS="LVTTL" Nm="FB9_6_I"><IPort NNm="FPGA_D&lt;6&gt;"/><OPort NNm="FB9_6_I"/></InBuf><OutBuf IOS="LVTTL" Nm="FB9_6_O"><IPort NNm="FB9_6_Q"/><OPort NNm="FPGA_D&lt;6&gt;"/><CntlPort NNm="FB9_PT7"/></OutBuf><DFlop Nm="FB9_6_FF"><FlopPort NNm="FB9_PT25" Port="D"/><FlopPort NNm="FB9_6_MC_CLK" Port="CLK"/><FlopPort NNm="FB9_6_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB9_7"/><Mc Nm="FB9_8"/><Mc Nm="FB9_9"/><Mc Nm="FB9_10"/><Mc Nm="FB9_11"/><Mc Nm="FB9_12"/><Mc Nm="FB9_13"/><Mc Nm="FB9_14"/><Mc Nm="FB9_15"/><Mc Nm="FB9_16"/></Lb><Lb Nm="FB10"><LbT Nm="FB10_PT7" PtT="XBR_CT"><OPort NNm="FB10_PT7"/><IPort NNm="FB6_12_I"/></LbT><LbT Nm="FB10_PT10" PtT="XBR_C"><OPort NNm="FB10_PT10"/><IPort NNm="FB14_1_I"/></LbT><Mc Nm="FB10_1"><ClkMux Nm="FB10_1_MC_CLK" Rate="1"><IPort NNm="FB5_6_I"/><OPort NNm="FB10_1_MC_CLK"/></ClkMux><XorMux Nm="FB10_1_AND"><IPort NNm="FB10_PT10"/></XorMux><OeMux Nm="FB10_1_OE"><IPort NNm="FB10_PT7"/></OeMux><FbMux Nm="FB10_1_P"><IPort NNm="FB10_1_I"/></FbMux><InBuf DataGate="N" IOS="LVTTL" Nm="FB10_1_I"><IPort NNm="FPGA_D&lt;3&gt;"/><OPort NNm="FB10_1_I"/></InBuf><OutBuf IOS="LVTTL" Nm="FB10_1_O"><IPort NNm="FB10_1_Q"/><OPort NNm="FPGA_D&lt;3&gt;"/><CntlPort NNm="FB10_PT7"/></OutBuf><DFlop Nm="FB10_1_FF"><FlopPort NNm="FB10_PT10" Port="D"/><FlopPort NNm="FB10_1_MC_CLK" Port="CLK"/><FlopPort NNm="FB10_1_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB10_2"/><Mc Nm="FB10_3"><ClkMux Nm="FB10_3_MC_CLK" Rate="1"><IPort NNm="FB5_6_I"/><OPort NNm="FB10_3_MC_CLK"/></ClkMux><FbMux Nm="FB10_3_N"><IPort NNm="FB10_3_Q"/></FbMux><InBuf DataGate="N" IOS="LVTTL" Nm="FB10_3_I"><IPort NNm="SW&lt;2&gt;"/><OPort NNm="FB10_3_I"/></InBuf><DFlop Nm="FB10_3_FF"><FlopPort NNm="FB10_3_I" Port="D"/><FlopPort NNm="FB10_3_MC_CLK" Port="CLK"/><FlopPort NNm="FB10_3_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB10_4"/><Mc Nm="FB10_5"><ClkMux Nm="FB10_5_MC_CLK" Rate="1"><IPort NNm="FB5_6_I"/><OPort NNm="FB10_5_MC_CLK"/></ClkMux><FbMux Nm="FB10_5_N"><IPort NNm="FB10_5_Q"/></FbMux><InBuf DataGate="N" IOS="LVTTL" Nm="FB10_5_I"><IPort NNm="SW&lt;1&gt;"/><OPort NNm="FB10_5_I"/></InBuf><DFlop Nm="FB10_5_FF"><FlopPort NNm="FB10_5_I" Port="D"/><FlopPort NNm="FB10_5_MC_CLK" Port="CLK"/><FlopPort NNm="FB10_5_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB10_6"><FbMux Nm="FB10_6_P"><IPort NNm="FB10_6_I"/></FbMux><InBuf DataGate="N" IOS="LVTTL" Nm="FB10_6_I"><IPort NNm="SW&lt;0&gt;"/><OPort NNm="FB10_6_I"/></InBuf></Mc><Mc Nm="FB10_7"/><Mc Nm="FB10_8"/><Mc Nm="FB10_9"/><Mc Nm="FB10_10"/><Mc Nm="FB10_11"/><Mc Nm="FB10_12"><InBuf DataGate="N" IOS="LVTTL" Nm="FB10_12_I"><IPort NNm="mclk_ce"/></InBuf><OutBuf IOS="LVTTL" Nm="FB10_12_O"><IPort NNm="PT_GND"/><OPort NNm="mclk_ce"/><CntlPort NNm="PT_VCC"/></OutBuf></Mc><Mc Nm="FB10_13"/><Mc Nm="FB10_14"/><Mc Nm="FB10_15"/><Mc Nm="FB10_16"/></Lb><Lb Nm="FB11"><LbT Nm="FB11_PT7" PtT="XBR_CT"><OPort NNm="FB11_PT7"/><IPort NNm="FB6_12_I"/></LbT><LbT Nm="FB11_PT49" PtT="XBR_C"><OPort NNm="FB11_PT49"/><IPort NNm="FB13_13_I"/></LbT><Mc Nm="FB11_1"/><Mc Nm="FB11_2"/><Mc Nm="FB11_3"/><Mc Nm="FB11_4"/><Mc Nm="FB11_5"/><Mc Nm="FB11_6"/><Mc Nm="FB11_7"/><Mc Nm="FB11_8"/><Mc Nm="FB11_9"/><Mc Nm="FB11_10"/><Mc Nm="FB11_11"/><Mc Nm="FB11_12"/><Mc Nm="FB11_13"/><Mc Nm="FB11_14"><ClkMux Nm="FB11_14_MC_CLK" Rate="1"><IPort NNm="FB5_6_I"/><OPort NNm="FB11_14_MC_CLK"/></ClkMux><XorMux Nm="FB11_14_AND"><IPort NNm="FB11_PT49"/></XorMux><OeMux Nm="FB11_14_OE"><IPort NNm="FB11_PT7"/></OeMux><FbMux Nm="FB11_14_P"><IPort NNm="FB11_14_I"/></FbMux><InBuf DataGate="N" IOS="LVTTL" Nm="FB11_14_I"><IPort NNm="FPGA_D&lt;7&gt;"/><OPort NNm="FB11_14_I"/></InBuf><OutBuf IOS="LVTTL" Nm="FB11_14_O"><IPort NNm="FB11_14_Q"/><OPort NNm="FPGA_D&lt;7&gt;"/><CntlPort NNm="FB11_PT7"/></OutBuf><DFlop Nm="FB11_14_FF"><FlopPort NNm="FB11_PT49" Port="D"/><FlopPort NNm="FB11_14_MC_CLK" Port="CLK"/><FlopPort NNm="FB11_14_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB11_15"/><Mc Nm="FB11_16"/></Lb><Lb Nm="FB12"><Mc Nm="FB12_1"/><Mc Nm="FB12_2"/><Mc Nm="FB12_3"/><Mc Nm="FB12_4"/><Mc Nm="FB12_5"/><Mc Nm="FB12_6"/><Mc Nm="FB12_7"/><Mc Nm="FB12_8"/><Mc Nm="FB12_9"/><Mc Nm="FB12_10"/><Mc Nm="FB12_11"><FbMux Nm="FB12_11_P"><IPort NNm="FB12_11_I"/></FbMux><InBuf DataGate="N" IOS="LVTTL" Nm="FB12_11_I"><IPort NNm="usb_rx"/><OPort NNm="FB12_11_I"/></InBuf></Mc><Mc Nm="FB12_12"/><Mc Nm="FB12_13"/><Mc Nm="FB12_14"/><Mc Nm="FB12_15"/><Mc Nm="FB12_16"/></Lb><Lb Nm="FB13"><Mc Nm="FB13_1"/><Mc Nm="FB13_2"><FbMux Nm="FB13_2_P"><IPort NNm="FB13_2_I"/></FbMux><InBuf DataGate="N" IOS="LVTTL" Nm="FB13_2_I"><IPort NNm="data&lt;6&gt;"/><OPort NNm="FB13_2_I"/></InBuf></Mc><Mc Nm="FB13_3"/><Mc Nm="FB13_4"/><Mc Nm="FB13_5"/><Mc Nm="FB13_6"><FbMux Nm="FB13_6_P"><IPort NNm="FB13_6_I"/></FbMux><InBuf DataGate="N" IOS="LVTTL" Nm="FB13_6_I"><IPort NNm="data&lt;5&gt;"/><OPort NNm="FB13_6_I"/></InBuf></Mc><Mc Nm="FB13_7"/><Mc Nm="FB13_8"/><Mc Nm="FB13_9"/><Mc Nm="FB13_10"/><Mc Nm="FB13_11"/><Mc Nm="FB13_12"/><Mc Nm="FB13_13"><FbMux Nm="FB13_13_P"><IPort NNm="FB13_13_I"/></FbMux><InBuf DataGate="N" IOS="LVTTL" Nm="FB13_13_I"><IPort NNm="data&lt;7&gt;"/><OPort NNm="FB13_13_I"/></InBuf></Mc><Mc Nm="FB13_14"/><Mc Nm="FB13_15"/><Mc Nm="FB13_16"/></Lb><Lb Nm="FB14"><LbT Nm="FB14_PT0" PtT="XBR_CT_X"><OPort NNm="FB14_PT0"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB1_1_Q"/><IPort NNm="FB1_6_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB2_10_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB14_3_Q"/></LbT><LbT Nm="FB14_PT1" PtT="XBR_CT_X"><OPort NNm="FB14_PT1"/><IPort NNm="FB1_12_Q"/><IPort NNm="FB1_13_Q"/><IPort NNm="FB1_14_Q"/><IPort NNm="FB1_1_Q"/><IPort NNm="FB1_6_Q"/><IPort NNm="FB2_11_Q"/><IPort NNm="FB2_10_Q"/><IPort NNm="FB2_9_Q"/><IPort NNm="FB2_8_Q"/><IPort NNm="FB14_3_Q"/></LbT><Mc Nm="FB14_1"><FbMux Nm="FB14_1_P"><IPort NNm="FB14_1_I"/></FbMux><InBuf DataGate="N" IOS="LVTTL" Nm="FB14_1_I"><IPort NNm="data&lt;3&gt;"/><OPort NNm="FB14_1_I"/></InBuf></Mc><Mc Nm="FB14_2"/><Mc Nm="FB14_3"><ClkMux Nm="FB14_3_MC_CLK" Rate="1"><IPort NNm="FB5_6_I"/><OPort NNm="FB14_3_MC_CLK"/></ClkMux><FbMux Nm="FB14_3_N"><IPort NNm="FB14_3_Q"/></FbMux><InBuf DataGate="N" IOS="LVTTL" Nm="FB14_3_I"><IPort NNm="usb_rd"/></InBuf><OutBuf IOS="LVTTL" Nm="FB14_3_O"><IPort NNm="FB14_3_Q"/><OPort NNm="usb_rd"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB14_3_FF"><FlopPort NNm="FB14_3_OR" Port="D"/><FlopPort NNm="FB14_3_MC_CLK" Port="CLK"/><FlopPort NNm="FB14_3_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB14_3_OR"><OPort NNm="FB14_3_OR"/><IPort NNm="FB14_PT0"/><IPort NNm="FB14_PT1"/></Or></Mc><Mc Nm="FB14_4"/><Mc Nm="FB14_5"/><Mc Nm="FB14_6"/><Mc Nm="FB14_7"/><Mc Nm="FB14_8"/><Mc Nm="FB14_9"/><Mc Nm="FB14_10"/><Mc Nm="FB14_11"/><Mc Nm="FB14_12"/><Mc Nm="FB14_13"/><Mc Nm="FB14_14"/><Mc Nm="FB14_15"/><Mc Nm="FB14_16"/></Lb><Lb Nm="FB15"><Mc Nm="FB15_1"/><Mc Nm="FB15_2"/><Mc Nm="FB15_3"/><Mc Nm="FB15_4"/><Mc Nm="FB15_5"/><Mc Nm="FB15_6"/><Mc Nm="FB15_7"/><Mc Nm="FB15_8"/><Mc Nm="FB15_9"/><Mc Nm="FB15_10"/><Mc Nm="FB15_11"><FbMux Nm="FB15_11_P"><IPort NNm="FB15_11_I"/></FbMux><InBuf DataGate="N" IOS="LVTTL" Nm="FB15_11_I"><IPort NNm="data&lt;1&gt;"/><OPort NNm="FB15_11_I"/></InBuf></Mc><Mc Nm="FB15_12"/><Mc Nm="FB15_13"><FbMux Nm="FB15_13_P"><IPort NNm="FB15_13_I"/></FbMux><InBuf DataGate="N" IOS="LVTTL" Nm="FB15_13_I"><IPort NNm="data&lt;2&gt;"/><OPort NNm="FB15_13_I"/></InBuf></Mc><Mc Nm="FB15_14"><FbMux Nm="FB15_14_P"><IPort NNm="FB15_14_I"/></FbMux><InBuf DataGate="N" IOS="LVTTL" Nm="FB15_14_I"><IPort NNm="data&lt;4&gt;"/><OPort NNm="FB15_14_I"/></InBuf></Mc><Mc Nm="FB15_15"/><Mc Nm="FB15_16"><FbMux Nm="FB15_16_P"><IPort NNm="FB15_16_I"/></FbMux><InBuf DataGate="N" IOS="LVTTL" Nm="FB15_16_I"><IPort NNm="data&lt;0&gt;"/><OPort NNm="FB15_16_I"/></InBuf></Mc></Lb><Lb Nm="FB16"><LbT Nm="FB16_PT7" PtT="XBR_CT"><OPort NNm="FB16_PT7"/><IPort NNm="FB6_12_I"/></LbT><LbT Nm="FB16_PT40" PtT="XBR_C"><OPort NNm="FB16_PT40"/><IPort NNm="FB15_13_I"/></LbT><LbT Nm="FB16_PT43" PtT="XBR_C"><OPort NNm="FB16_PT43"/><IPort NNm="FB15_11_I"/></LbT><Mc Nm="FB16_1"/><Mc Nm="FB16_2"/><Mc Nm="FB16_3"/><Mc Nm="FB16_4"/><Mc Nm="FB16_5"/><Mc Nm="FB16_6"><InBuf DataGate="N" IOS="LVTTL" Nm="FB16_6_I"><IPort NNm="Mode&lt;2&gt;"/></InBuf><OutBuf IOS="LVTTL" Nm="FB16_6_O"><IPort NNm="PT_GND"/><OPort NNm="Mode&lt;2&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf></Mc><Mc Nm="FB16_7"/><Mc Nm="FB16_8"/><Mc Nm="FB16_9"/><Mc Nm="FB16_10"/><Mc Nm="FB16_11"><ClkMux Nm="FB16_11_MC_CLK" Rate="1"><IPort NNm="FB5_6_I"/><OPort NNm="FB16_11_MC_CLK"/></ClkMux><XorMux Nm="FB16_11_AND"><IPort NNm="FB16_PT40"/></XorMux><OeMux Nm="FB16_11_OE"><IPort NNm="FB16_PT7"/></OeMux><FbMux Nm="FB16_11_P"><IPort NNm="FB16_11_I"/></FbMux><InBuf DataGate="N" IOS="LVTTL" Nm="FB16_11_I"><IPort NNm="FPGA_D&lt;2&gt;"/><OPort NNm="FB16_11_I"/></InBuf><OutBuf IOS="LVTTL" Nm="FB16_11_O"><IPort NNm="FB16_11_Q"/><OPort NNm="FPGA_D&lt;2&gt;"/><CntlPort NNm="FB16_PT7"/></OutBuf><DFlop Nm="FB16_11_FF"><FlopPort NNm="FB16_PT40" Port="D"/><FlopPort NNm="FB16_11_MC_CLK" Port="CLK"/><FlopPort NNm="FB16_11_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB16_12"><ClkMux Nm="FB16_12_MC_CLK" Rate="1"><IPort NNm="FB5_6_I"/><OPort NNm="FB16_12_MC_CLK"/></ClkMux><XorMux Nm="FB16_12_AND"><IPort NNm="FB16_PT43"/></XorMux><OeMux Nm="FB16_12_OE"><IPort NNm="FB16_PT7"/></OeMux><FbMux Nm="FB16_12_P"><IPort NNm="FB16_12_I"/></FbMux><InBuf DataGate="N" IOS="LVTTL" Nm="FB16_12_I"><IPort NNm="FPGA_D&lt;1&gt;"/><OPort NNm="FB16_12_I"/></InBuf><OutBuf IOS="LVTTL" Nm="FB16_12_O"><IPort NNm="FB16_12_Q"/><OPort NNm="FPGA_D&lt;1&gt;"/><CntlPort NNm="FB16_PT7"/></OutBuf><DFlop Nm="FB16_12_FF"><FlopPort NNm="FB16_PT43" Port="D"/><FlopPort NNm="FB16_12_MC_CLK" Port="CLK"/><FlopPort NNm="FB16_12_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB16_13"><InBuf DataGate="N" IOS="LVTTL" Nm="FB16_13_I"><IPort NNm="Mode&lt;1&gt;"/></InBuf><OutBuf IOS="LVTTL" Nm="FB16_13_O"><IPort NNm="PT_GND"/><OPort NNm="Mode&lt;1&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf></Mc><Mc Nm="FB16_14"/><Mc Nm="FB16_15"/><Mc Nm="FB16_16"/></Lb></Document>
