[
    {
        "EventName": "CYCLES.HART",
        "EventCode": "0x0",
        "BriefDescription": "Clock cycles executed by the processor core on which the hart is running.  This event counts the same clock cycles as the `cycle` counter, and is subject to the same variations in rate and frequency.",
        "PublicDescription": "Clock cycles executed by the processor core on which the hart is running.  This event counts the same clock cycles as the `cycle` counter, and is subject to the same variations in rate and frequency."
    },
    {
        "EventName": "CYCLES.BUS",
        "EventCode": "0x0",
        "BriefDescription": "Clock cycles corresponding to the frequency of the hart's interface between its private caches and the rest of the system.  The rate and frequency of this clock may vary.",
        "PublicDescription": "Clock cycles corresponding to the frequency of the hart's interface between its private caches and the rest of the system.  The rate and frequency of this clock may vary."
    },
    {
        "EventName": "CYCLES.REF",
        "EventCode": "0x0",
        "BriefDescription": "Reference clock cycles.  This event counts at a fixed frequency.",
        "PublicDescription": "Reference clock cycles.  This event counts at a fixed frequency."
    },
    {
        "EventName": "UOP.RET",
        "EventCode": "0x0",
        "BriefDescription": "Number of micro-operations retired",
        "PublicDescription": "Number of micro-operations retired"
    },
    {
        "EventName": "UOP.SPEC",
        "EventCode": "0x0",
        "BriefDescription": "Number of micro-operations issued",
        "PublicDescription": "Number of micro-operations issued"
    },
    {
        "EventName": "FLUSH.SPEC",
        "EventCode": "0x0",
        "BriefDescription": "Counts pipeline flushes due to all reasons",
        "PublicDescription": "Counts pipeline flushes due to all reasons - such as branch misprediction, memory disambiguation, serializing instructions"
    },
    {
        "EventName": "FLUSH.CYCLES",
        "EventCode": "0x0",
        "BriefDescription": "Cycles to recover from pipeline flushes.  Counts cycles the frontend is unable to deliver uops to the backend in the shadow of a pipeline clear.",
        "PublicDescription": "Cycles to recover from pipeline flushes.  Counts cycles the frontend is unable to deliver uops to the backend in the shadow of a pipeline clear."
    },
    {
        "EventName": "CTR.UPDATE.RET",
        "EventCode": "0x0",
        "BriefDescription": "Instructions retired and/or traps delivered that are recorded by Control Transfer Records (CTR)",
        "PublicDescription": "Instructions retired and/or traps delivered that are recorded by Control Transfer Records (CTR)"
    },
    {
        "EventName": "TRACE.STALL.CYCLES",
        "EventCode": "0x0",
        "BriefDescription": "Cycles retirement is stalled due to trace backpressure",
        "PublicDescription": "Cycles retirement is stalled due to trace backpressure"
    }
]