// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.1
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _sobel_HH_
#define _sobel_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "sobel_uitodp_32nsbkb.h"
#include "sobel_dsqrt_64ns_cud.h"
#include "sobel_urem_20ns_1dEe.h"
#include "sobel_mul_mul_11seOg.h"
#include "sobel_mac_muladd_fYi.h"
#include "sobel_AXILiteS_s_axi.h"
#include "sobel_INPUT_BUNDLE_m_axi.h"
#include "sobel_OUTPUT_BUNDLE_m_axi.h"

namespace ap_rtl {

template<unsigned int C_M_AXI_INPUT_BUNDLE_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_INPUT_BUNDLE_ID_WIDTH = 1,
         unsigned int C_M_AXI_INPUT_BUNDLE_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_INPUT_BUNDLE_DATA_WIDTH = 32,
         unsigned int C_M_AXI_INPUT_BUNDLE_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_INPUT_BUNDLE_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_INPUT_BUNDLE_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_INPUT_BUNDLE_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_OUTPUT_BUNDLE_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_OUTPUT_BUNDLE_ID_WIDTH = 1,
         unsigned int C_M_AXI_OUTPUT_BUNDLE_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_OUTPUT_BUNDLE_DATA_WIDTH = 32,
         unsigned int C_M_AXI_OUTPUT_BUNDLE_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_OUTPUT_BUNDLE_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_OUTPUT_BUNDLE_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_OUTPUT_BUNDLE_BUSER_WIDTH = 1,
         unsigned int C_S_AXI_AXILITES_ADDR_WIDTH = 5,
         unsigned int C_S_AXI_AXILITES_DATA_WIDTH = 32>
struct sobel : public sc_module {
    // Port declarations 110
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_logic > m_axi_INPUT_BUNDLE_AWVALID;
    sc_in< sc_logic > m_axi_INPUT_BUNDLE_AWREADY;
    sc_out< sc_uint<C_M_AXI_INPUT_BUNDLE_ADDR_WIDTH> > m_axi_INPUT_BUNDLE_AWADDR;
    sc_out< sc_uint<C_M_AXI_INPUT_BUNDLE_ID_WIDTH> > m_axi_INPUT_BUNDLE_AWID;
    sc_out< sc_lv<8> > m_axi_INPUT_BUNDLE_AWLEN;
    sc_out< sc_lv<3> > m_axi_INPUT_BUNDLE_AWSIZE;
    sc_out< sc_lv<2> > m_axi_INPUT_BUNDLE_AWBURST;
    sc_out< sc_lv<2> > m_axi_INPUT_BUNDLE_AWLOCK;
    sc_out< sc_lv<4> > m_axi_INPUT_BUNDLE_AWCACHE;
    sc_out< sc_lv<3> > m_axi_INPUT_BUNDLE_AWPROT;
    sc_out< sc_lv<4> > m_axi_INPUT_BUNDLE_AWQOS;
    sc_out< sc_lv<4> > m_axi_INPUT_BUNDLE_AWREGION;
    sc_out< sc_uint<C_M_AXI_INPUT_BUNDLE_AWUSER_WIDTH> > m_axi_INPUT_BUNDLE_AWUSER;
    sc_out< sc_logic > m_axi_INPUT_BUNDLE_WVALID;
    sc_in< sc_logic > m_axi_INPUT_BUNDLE_WREADY;
    sc_out< sc_uint<C_M_AXI_INPUT_BUNDLE_DATA_WIDTH> > m_axi_INPUT_BUNDLE_WDATA;
    sc_out< sc_uint<C_M_AXI_INPUT_BUNDLE_DATA_WIDTH/8> > m_axi_INPUT_BUNDLE_WSTRB;
    sc_out< sc_logic > m_axi_INPUT_BUNDLE_WLAST;
    sc_out< sc_uint<C_M_AXI_INPUT_BUNDLE_ID_WIDTH> > m_axi_INPUT_BUNDLE_WID;
    sc_out< sc_uint<C_M_AXI_INPUT_BUNDLE_WUSER_WIDTH> > m_axi_INPUT_BUNDLE_WUSER;
    sc_out< sc_logic > m_axi_INPUT_BUNDLE_ARVALID;
    sc_in< sc_logic > m_axi_INPUT_BUNDLE_ARREADY;
    sc_out< sc_uint<C_M_AXI_INPUT_BUNDLE_ADDR_WIDTH> > m_axi_INPUT_BUNDLE_ARADDR;
    sc_out< sc_uint<C_M_AXI_INPUT_BUNDLE_ID_WIDTH> > m_axi_INPUT_BUNDLE_ARID;
    sc_out< sc_lv<8> > m_axi_INPUT_BUNDLE_ARLEN;
    sc_out< sc_lv<3> > m_axi_INPUT_BUNDLE_ARSIZE;
    sc_out< sc_lv<2> > m_axi_INPUT_BUNDLE_ARBURST;
    sc_out< sc_lv<2> > m_axi_INPUT_BUNDLE_ARLOCK;
    sc_out< sc_lv<4> > m_axi_INPUT_BUNDLE_ARCACHE;
    sc_out< sc_lv<3> > m_axi_INPUT_BUNDLE_ARPROT;
    sc_out< sc_lv<4> > m_axi_INPUT_BUNDLE_ARQOS;
    sc_out< sc_lv<4> > m_axi_INPUT_BUNDLE_ARREGION;
    sc_out< sc_uint<C_M_AXI_INPUT_BUNDLE_ARUSER_WIDTH> > m_axi_INPUT_BUNDLE_ARUSER;
    sc_in< sc_logic > m_axi_INPUT_BUNDLE_RVALID;
    sc_out< sc_logic > m_axi_INPUT_BUNDLE_RREADY;
    sc_in< sc_uint<C_M_AXI_INPUT_BUNDLE_DATA_WIDTH> > m_axi_INPUT_BUNDLE_RDATA;
    sc_in< sc_logic > m_axi_INPUT_BUNDLE_RLAST;
    sc_in< sc_uint<C_M_AXI_INPUT_BUNDLE_ID_WIDTH> > m_axi_INPUT_BUNDLE_RID;
    sc_in< sc_uint<C_M_AXI_INPUT_BUNDLE_RUSER_WIDTH> > m_axi_INPUT_BUNDLE_RUSER;
    sc_in< sc_lv<2> > m_axi_INPUT_BUNDLE_RRESP;
    sc_in< sc_logic > m_axi_INPUT_BUNDLE_BVALID;
    sc_out< sc_logic > m_axi_INPUT_BUNDLE_BREADY;
    sc_in< sc_lv<2> > m_axi_INPUT_BUNDLE_BRESP;
    sc_in< sc_uint<C_M_AXI_INPUT_BUNDLE_ID_WIDTH> > m_axi_INPUT_BUNDLE_BID;
    sc_in< sc_uint<C_M_AXI_INPUT_BUNDLE_BUSER_WIDTH> > m_axi_INPUT_BUNDLE_BUSER;
    sc_out< sc_logic > m_axi_OUTPUT_BUNDLE_AWVALID;
    sc_in< sc_logic > m_axi_OUTPUT_BUNDLE_AWREADY;
    sc_out< sc_uint<C_M_AXI_OUTPUT_BUNDLE_ADDR_WIDTH> > m_axi_OUTPUT_BUNDLE_AWADDR;
    sc_out< sc_uint<C_M_AXI_OUTPUT_BUNDLE_ID_WIDTH> > m_axi_OUTPUT_BUNDLE_AWID;
    sc_out< sc_lv<8> > m_axi_OUTPUT_BUNDLE_AWLEN;
    sc_out< sc_lv<3> > m_axi_OUTPUT_BUNDLE_AWSIZE;
    sc_out< sc_lv<2> > m_axi_OUTPUT_BUNDLE_AWBURST;
    sc_out< sc_lv<2> > m_axi_OUTPUT_BUNDLE_AWLOCK;
    sc_out< sc_lv<4> > m_axi_OUTPUT_BUNDLE_AWCACHE;
    sc_out< sc_lv<3> > m_axi_OUTPUT_BUNDLE_AWPROT;
    sc_out< sc_lv<4> > m_axi_OUTPUT_BUNDLE_AWQOS;
    sc_out< sc_lv<4> > m_axi_OUTPUT_BUNDLE_AWREGION;
    sc_out< sc_uint<C_M_AXI_OUTPUT_BUNDLE_AWUSER_WIDTH> > m_axi_OUTPUT_BUNDLE_AWUSER;
    sc_out< sc_logic > m_axi_OUTPUT_BUNDLE_WVALID;
    sc_in< sc_logic > m_axi_OUTPUT_BUNDLE_WREADY;
    sc_out< sc_uint<C_M_AXI_OUTPUT_BUNDLE_DATA_WIDTH> > m_axi_OUTPUT_BUNDLE_WDATA;
    sc_out< sc_uint<C_M_AXI_OUTPUT_BUNDLE_DATA_WIDTH/8> > m_axi_OUTPUT_BUNDLE_WSTRB;
    sc_out< sc_logic > m_axi_OUTPUT_BUNDLE_WLAST;
    sc_out< sc_uint<C_M_AXI_OUTPUT_BUNDLE_ID_WIDTH> > m_axi_OUTPUT_BUNDLE_WID;
    sc_out< sc_uint<C_M_AXI_OUTPUT_BUNDLE_WUSER_WIDTH> > m_axi_OUTPUT_BUNDLE_WUSER;
    sc_out< sc_logic > m_axi_OUTPUT_BUNDLE_ARVALID;
    sc_in< sc_logic > m_axi_OUTPUT_BUNDLE_ARREADY;
    sc_out< sc_uint<C_M_AXI_OUTPUT_BUNDLE_ADDR_WIDTH> > m_axi_OUTPUT_BUNDLE_ARADDR;
    sc_out< sc_uint<C_M_AXI_OUTPUT_BUNDLE_ID_WIDTH> > m_axi_OUTPUT_BUNDLE_ARID;
    sc_out< sc_lv<8> > m_axi_OUTPUT_BUNDLE_ARLEN;
    sc_out< sc_lv<3> > m_axi_OUTPUT_BUNDLE_ARSIZE;
    sc_out< sc_lv<2> > m_axi_OUTPUT_BUNDLE_ARBURST;
    sc_out< sc_lv<2> > m_axi_OUTPUT_BUNDLE_ARLOCK;
    sc_out< sc_lv<4> > m_axi_OUTPUT_BUNDLE_ARCACHE;
    sc_out< sc_lv<3> > m_axi_OUTPUT_BUNDLE_ARPROT;
    sc_out< sc_lv<4> > m_axi_OUTPUT_BUNDLE_ARQOS;
    sc_out< sc_lv<4> > m_axi_OUTPUT_BUNDLE_ARREGION;
    sc_out< sc_uint<C_M_AXI_OUTPUT_BUNDLE_ARUSER_WIDTH> > m_axi_OUTPUT_BUNDLE_ARUSER;
    sc_in< sc_logic > m_axi_OUTPUT_BUNDLE_RVALID;
    sc_out< sc_logic > m_axi_OUTPUT_BUNDLE_RREADY;
    sc_in< sc_uint<C_M_AXI_OUTPUT_BUNDLE_DATA_WIDTH> > m_axi_OUTPUT_BUNDLE_RDATA;
    sc_in< sc_logic > m_axi_OUTPUT_BUNDLE_RLAST;
    sc_in< sc_uint<C_M_AXI_OUTPUT_BUNDLE_ID_WIDTH> > m_axi_OUTPUT_BUNDLE_RID;
    sc_in< sc_uint<C_M_AXI_OUTPUT_BUNDLE_RUSER_WIDTH> > m_axi_OUTPUT_BUNDLE_RUSER;
    sc_in< sc_lv<2> > m_axi_OUTPUT_BUNDLE_RRESP;
    sc_in< sc_logic > m_axi_OUTPUT_BUNDLE_BVALID;
    sc_out< sc_logic > m_axi_OUTPUT_BUNDLE_BREADY;
    sc_in< sc_lv<2> > m_axi_OUTPUT_BUNDLE_BRESP;
    sc_in< sc_uint<C_M_AXI_OUTPUT_BUNDLE_ID_WIDTH> > m_axi_OUTPUT_BUNDLE_BID;
    sc_in< sc_uint<C_M_AXI_OUTPUT_BUNDLE_BUSER_WIDTH> > m_axi_OUTPUT_BUNDLE_BUSER;
    sc_in< sc_logic > s_axi_AXILiteS_AWVALID;
    sc_out< sc_logic > s_axi_AXILiteS_AWREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_AWADDR;
    sc_in< sc_logic > s_axi_AXILiteS_WVALID;
    sc_out< sc_logic > s_axi_AXILiteS_WREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_WDATA;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH/8> > s_axi_AXILiteS_WSTRB;
    sc_in< sc_logic > s_axi_AXILiteS_ARVALID;
    sc_out< sc_logic > s_axi_AXILiteS_ARREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_ARADDR;
    sc_out< sc_logic > s_axi_AXILiteS_RVALID;
    sc_in< sc_logic > s_axi_AXILiteS_RREADY;
    sc_out< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_RDATA;
    sc_out< sc_lv<2> > s_axi_AXILiteS_RRESP;
    sc_out< sc_logic > s_axi_AXILiteS_BVALID;
    sc_in< sc_logic > s_axi_AXILiteS_BREADY;
    sc_out< sc_lv<2> > s_axi_AXILiteS_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_logic > ap_var_for_const6;
    sc_signal< sc_lv<32> > ap_var_for_const7;
    sc_signal< sc_lv<1> > ap_var_for_const1;
    sc_signal< sc_lv<32> > ap_var_for_const2;
    sc_signal< sc_lv<1> > ap_var_for_const10;
    sc_signal< sc_lv<3> > ap_var_for_const3;
    sc_signal< sc_lv<2> > ap_var_for_const4;
    sc_signal< sc_lv<4> > ap_var_for_const5;
    sc_signal< sc_lv<32> > ap_var_for_const9;
    sc_signal< sc_lv<8> > ap_var_for_const8;
    sc_signal< sc_lv<64> > ap_var_for_const11;


    // Module declarations
    sobel(sc_module_name name);
    SC_HAS_PROCESS(sobel);

    ~sobel();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    sobel_AXILiteS_s_axi<C_S_AXI_AXILITES_ADDR_WIDTH,C_S_AXI_AXILITES_DATA_WIDTH>* sobel_AXILiteS_s_axi_U;
    sobel_INPUT_BUNDLE_m_axi<8,32,5,16,16,16,16,C_M_AXI_INPUT_BUNDLE_ID_WIDTH,C_M_AXI_INPUT_BUNDLE_ADDR_WIDTH,C_M_AXI_INPUT_BUNDLE_DATA_WIDTH,C_M_AXI_INPUT_BUNDLE_AWUSER_WIDTH,C_M_AXI_INPUT_BUNDLE_ARUSER_WIDTH,C_M_AXI_INPUT_BUNDLE_WUSER_WIDTH,C_M_AXI_INPUT_BUNDLE_RUSER_WIDTH,C_M_AXI_INPUT_BUNDLE_BUSER_WIDTH,C_M_AXI_INPUT_BUNDLE_USER_VALUE,C_M_AXI_INPUT_BUNDLE_PROT_VALUE,C_M_AXI_INPUT_BUNDLE_CACHE_VALUE>* sobel_INPUT_BUNDLE_m_axi_U;
    sobel_OUTPUT_BUNDLE_m_axi<8,32,5,16,16,16,16,C_M_AXI_OUTPUT_BUNDLE_ID_WIDTH,C_M_AXI_OUTPUT_BUNDLE_ADDR_WIDTH,C_M_AXI_OUTPUT_BUNDLE_DATA_WIDTH,C_M_AXI_OUTPUT_BUNDLE_AWUSER_WIDTH,C_M_AXI_OUTPUT_BUNDLE_ARUSER_WIDTH,C_M_AXI_OUTPUT_BUNDLE_WUSER_WIDTH,C_M_AXI_OUTPUT_BUNDLE_RUSER_WIDTH,C_M_AXI_OUTPUT_BUNDLE_BUSER_WIDTH,C_M_AXI_OUTPUT_BUNDLE_USER_VALUE,C_M_AXI_OUTPUT_BUNDLE_PROT_VALUE,C_M_AXI_OUTPUT_BUNDLE_CACHE_VALUE>* sobel_OUTPUT_BUNDLE_m_axi_U;
    sobel_uitodp_32nsbkb<1,6,32,64>* sobel_uitodp_32nsbkb_U0;
    sobel_dsqrt_64ns_cud<1,31,64,64,64>* sobel_dsqrt_64ns_cud_U1;
    sobel_urem_20ns_1dEe<1,24,20,11,20>* sobel_urem_20ns_1dEe_U2;
    sobel_urem_20ns_1dEe<1,24,20,11,20>* sobel_urem_20ns_1dEe_U3;
    sobel_mul_mul_11seOg<1,1,11,11,20>* sobel_mul_mul_11seOg_U4;
    sobel_mac_muladd_fYi<1,1,11,11,20,20>* sobel_mac_muladd_fYi_U5;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<10> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<32> > input_r;
    sc_signal< sc_lv<32> > output_r;
    sc_signal< sc_logic > INPUT_BUNDLE_blk_n_AR;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage2_flag00000000;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_896;
    sc_signal< sc_logic > INPUT_BUNDLE_blk_n_R;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage1_flag00000000;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter1_exitcond_flatten_reg_896;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_pp0_stage3_flag00000000;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_pp0_stage4_flag00000000;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage5;
    sc_signal< bool > ap_block_pp0_stage5_flag00000000;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage6;
    sc_signal< bool > ap_block_pp0_stage6_flag00000000;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage7;
    sc_signal< bool > ap_block_pp0_stage7_flag00000000;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_pp0_stage0_flag00000000;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > OUTPUT_BUNDLE_blk_n_AW;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_lv<1> > tmp_30_reg_1060;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter6_tmp_30_reg_1060;
    sc_signal< sc_logic > OUTPUT_BUNDLE_blk_n_W;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter7_exitcond_flatten_reg_896;
    sc_signal< sc_logic > OUTPUT_BUNDLE_blk_n_B;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_lv<1> > tmp_32_reg_1064;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter8_tmp_32_reg_1064;
    sc_signal< sc_logic > INPUT_BUNDLE_AWREADY;
    sc_signal< sc_logic > INPUT_BUNDLE_WREADY;
    sc_signal< sc_logic > INPUT_BUNDLE_ARVALID;
    sc_signal< sc_logic > INPUT_BUNDLE_ARREADY;
    sc_signal< sc_lv<32> > INPUT_BUNDLE_ARADDR;
    sc_signal< sc_logic > INPUT_BUNDLE_RVALID;
    sc_signal< sc_logic > INPUT_BUNDLE_RREADY;
    sc_signal< sc_lv<8> > INPUT_BUNDLE_RDATA;
    sc_signal< sc_logic > INPUT_BUNDLE_RLAST;
    sc_signal< sc_lv<1> > INPUT_BUNDLE_RID;
    sc_signal< sc_lv<1> > INPUT_BUNDLE_RUSER;
    sc_signal< sc_lv<2> > INPUT_BUNDLE_RRESP;
    sc_signal< sc_logic > INPUT_BUNDLE_BVALID;
    sc_signal< sc_lv<2> > INPUT_BUNDLE_BRESP;
    sc_signal< sc_lv<1> > INPUT_BUNDLE_BID;
    sc_signal< sc_lv<1> > INPUT_BUNDLE_BUSER;
    sc_signal< sc_logic > OUTPUT_BUNDLE_AWVALID;
    sc_signal< sc_logic > OUTPUT_BUNDLE_AWREADY;
    sc_signal< sc_logic > OUTPUT_BUNDLE_WVALID;
    sc_signal< sc_logic > OUTPUT_BUNDLE_WREADY;
    sc_signal< sc_logic > OUTPUT_BUNDLE_ARREADY;
    sc_signal< sc_logic > OUTPUT_BUNDLE_RVALID;
    sc_signal< sc_lv<8> > OUTPUT_BUNDLE_RDATA;
    sc_signal< sc_logic > OUTPUT_BUNDLE_RLAST;
    sc_signal< sc_lv<1> > OUTPUT_BUNDLE_RID;
    sc_signal< sc_lv<1> > OUTPUT_BUNDLE_RUSER;
    sc_signal< sc_lv<2> > OUTPUT_BUNDLE_RRESP;
    sc_signal< sc_logic > OUTPUT_BUNDLE_BVALID;
    sc_signal< sc_logic > OUTPUT_BUNDLE_BREADY;
    sc_signal< sc_lv<2> > OUTPUT_BUNDLE_BRESP;
    sc_signal< sc_lv<1> > OUTPUT_BUNDLE_BID;
    sc_signal< sc_lv<1> > OUTPUT_BUNDLE_BUSER;
    sc_signal< sc_lv<20> > indvar_flatten_reg_187;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter1;
    sc_signal< sc_logic > ap_sig_ioackin_INPUT_BUNDLE_ARREADY;
    sc_signal< bool > ap_block_state10_io;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state26_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state34_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state42_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state50_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state58_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state66_pp0_stage0_iter8;
    sc_signal< bool > ap_block_pp0_stage0_flag00011001;
    sc_signal< sc_lv<10> > j_reg_199;
    sc_signal< sc_lv<10> > i_reg_210;
    sc_signal< sc_lv<8> > reg_229;
    sc_signal< bool > ap_block_state3_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state11_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state11_io;
    sc_signal< bool > ap_block_state19_pp0_stage1_iter2;
    sc_signal< bool > ap_block_state27_pp0_stage1_iter3;
    sc_signal< bool > ap_block_state35_pp0_stage1_iter4;
    sc_signal< bool > ap_block_state43_pp0_stage1_iter5;
    sc_signal< bool > ap_block_state51_pp0_stage1_iter6;
    sc_signal< bool > ap_block_state59_pp0_stage1_iter7;
    sc_signal< bool > ap_block_state67_pp0_stage1_iter8;
    sc_signal< bool > ap_block_pp0_stage1_flag00011001;
    sc_signal< sc_lv<32> > output_read_reg_879;
    sc_signal< sc_lv<32> > input_read_reg_884;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_233_p2;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter2_exitcond_flatten_reg_896;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter3_exitcond_flatten_reg_896;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter4_exitcond_flatten_reg_896;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter5_exitcond_flatten_reg_896;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter6_exitcond_flatten_reg_896;
    sc_signal< sc_lv<20> > indvar_flatten_next_fu_239_p2;
    sc_signal< sc_lv<20> > indvar_flatten_next_reg_900;
    sc_signal< sc_lv<10> > i_mid2_fu_251_p3;
    sc_signal< sc_lv<10> > i_mid2_reg_906;
    sc_signal< sc_lv<10> > tmp_3_cast_mid2_v_v_s_fu_265_p3;
    sc_signal< sc_lv<10> > tmp_3_cast_mid2_v_v_s_reg_916;
    sc_signal< sc_lv<32> > OUTPUT_BUNDLE_addr_reg_924;
    sc_signal< sc_lv<32> > ap_reg_pp0_iter1_OUTPUT_BUNDLE_addr_reg_924;
    sc_signal< sc_lv<32> > ap_reg_pp0_iter2_OUTPUT_BUNDLE_addr_reg_924;
    sc_signal< sc_lv<32> > ap_reg_pp0_iter3_OUTPUT_BUNDLE_addr_reg_924;
    sc_signal< sc_lv<32> > ap_reg_pp0_iter4_OUTPUT_BUNDLE_addr_reg_924;
    sc_signal< sc_lv<32> > ap_reg_pp0_iter5_OUTPUT_BUNDLE_addr_reg_924;
    sc_signal< sc_lv<32> > ap_reg_pp0_iter6_OUTPUT_BUNDLE_addr_reg_924;
    sc_signal< sc_lv<32> > ap_reg_pp0_iter7_OUTPUT_BUNDLE_addr_reg_924;
    sc_signal< sc_lv<21> > tmp_9_cast_fu_324_p1;
    sc_signal< sc_lv<21> > tmp_9_cast_reg_929;
    sc_signal< sc_lv<32> > INPUT_BUNDLE_addr_reg_936;
    sc_signal< sc_lv<32> > INPUT_BUNDLE_addr_1_reg_942;
    sc_signal< bool > ap_block_state4_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state4_io;
    sc_signal< bool > ap_block_state12_pp0_stage2_iter1;
    sc_signal< bool > ap_block_state20_pp0_stage2_iter2;
    sc_signal< bool > ap_block_state28_pp0_stage2_iter3;
    sc_signal< bool > ap_block_state36_pp0_stage2_iter4;
    sc_signal< bool > ap_block_state44_pp0_stage2_iter5;
    sc_signal< bool > ap_block_state52_pp0_stage2_iter6;
    sc_signal< bool > ap_block_state60_pp0_stage2_iter7;
    sc_signal< bool > ap_block_pp0_stage2_flag00011001;
    sc_signal< sc_lv<32> > INPUT_BUNDLE_addr_2_reg_948;
    sc_signal< bool > ap_block_state5_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state5_io;
    sc_signal< bool > ap_block_state13_pp0_stage3_iter1;
    sc_signal< bool > ap_block_state21_pp0_stage3_iter2;
    sc_signal< bool > ap_block_state29_pp0_stage3_iter3;
    sc_signal< bool > ap_block_state37_pp0_stage3_iter4;
    sc_signal< bool > ap_block_state45_pp0_stage3_iter5;
    sc_signal< bool > ap_block_state53_pp0_stage3_iter6;
    sc_signal< bool > ap_block_state61_pp0_stage3_iter7;
    sc_signal< sc_logic > ap_sig_ioackin_OUTPUT_BUNDLE_AWREADY;
    sc_signal< bool > ap_block_state61_io;
    sc_signal< bool > ap_block_pp0_stage3_flag00011001;
    sc_signal< sc_lv<32> > INPUT_BUNDLE_addr_3_reg_954;
    sc_signal< sc_lv<32> > INPUT_BUNDLE_addr_5_reg_960;
    sc_signal< sc_lv<32> > INPUT_BUNDLE_addr_4_reg_966;
    sc_signal< bool > ap_block_state7_pp0_stage5_iter0;
    sc_signal< bool > ap_block_state7_io;
    sc_signal< bool > ap_block_state15_pp0_stage5_iter1;
    sc_signal< bool > ap_block_state23_pp0_stage5_iter2;
    sc_signal< bool > ap_block_state31_pp0_stage5_iter3;
    sc_signal< bool > ap_block_state39_pp0_stage5_iter4;
    sc_signal< bool > ap_block_state47_pp0_stage5_iter5;
    sc_signal< bool > ap_block_state55_pp0_stage5_iter6;
    sc_signal< bool > ap_block_state63_pp0_stage5_iter7;
    sc_signal< bool > ap_block_pp0_stage5_flag00011001;
    sc_signal< sc_lv<32> > INPUT_BUNDLE_addr_6_reg_972;
    sc_signal< sc_lv<32> > INPUT_BUNDLE_addr_7_reg_978;
    sc_signal< sc_lv<10> > i_1_fu_558_p2;
    sc_signal< sc_lv<10> > i_1_reg_984;
    sc_signal< sc_lv<8> > INPUT_BUNDLE_addr_1_s_reg_989;
    sc_signal< sc_lv<8> > INPUT_BUNDLE_addr_2_s_reg_994;
    sc_signal< sc_lv<8> > INPUT_BUNDLE_addr_3_s_reg_999;
    sc_signal< bool > ap_block_state6_pp0_stage4_iter0;
    sc_signal< bool > ap_block_state6_io;
    sc_signal< bool > ap_block_state14_pp0_stage4_iter1;
    sc_signal< bool > ap_block_state22_pp0_stage4_iter2;
    sc_signal< bool > ap_block_state30_pp0_stage4_iter3;
    sc_signal< bool > ap_block_state38_pp0_stage4_iter4;
    sc_signal< bool > ap_block_state46_pp0_stage4_iter5;
    sc_signal< bool > ap_block_state54_pp0_stage4_iter6;
    sc_signal< bool > ap_block_state62_pp0_stage4_iter7;
    sc_signal< sc_logic > ap_sig_ioackin_OUTPUT_BUNDLE_WREADY;
    sc_signal< bool > ap_block_state62_io;
    sc_signal< bool > ap_block_pp0_stage4_flag00011001;
    sc_signal< sc_lv<8> > INPUT_BUNDLE_addr_4_s_reg_1005;
    sc_signal< sc_lv<8> > INPUT_BUNDLE_addr_5_s_reg_1010;
    sc_signal< bool > ap_block_state8_pp0_stage6_iter0;
    sc_signal< bool > ap_block_state8_io;
    sc_signal< bool > ap_block_state16_pp0_stage6_iter1;
    sc_signal< bool > ap_block_state24_pp0_stage6_iter2;
    sc_signal< bool > ap_block_state32_pp0_stage6_iter3;
    sc_signal< bool > ap_block_state40_pp0_stage6_iter4;
    sc_signal< bool > ap_block_state48_pp0_stage6_iter5;
    sc_signal< bool > ap_block_state56_pp0_stage6_iter6;
    sc_signal< bool > ap_block_state64_pp0_stage6_iter7;
    sc_signal< bool > ap_block_pp0_stage6_flag00011001;
    sc_signal< sc_lv<8> > INPUT_BUNDLE_addr_6_s_reg_1015;
    sc_signal< bool > ap_block_state9_pp0_stage7_iter0;
    sc_signal< bool > ap_block_state9_io;
    sc_signal< bool > ap_block_state17_pp0_stage7_iter1;
    sc_signal< bool > ap_block_state25_pp0_stage7_iter2;
    sc_signal< bool > ap_block_state33_pp0_stage7_iter3;
    sc_signal< bool > ap_block_state41_pp0_stage7_iter4;
    sc_signal< bool > ap_block_state49_pp0_stage7_iter5;
    sc_signal< bool > ap_block_state57_pp0_stage7_iter6;
    sc_signal< bool > ap_block_state65_pp0_stage7_iter7;
    sc_signal< bool > ap_block_pp0_stage7_flag00011001;
    sc_signal< sc_lv<10> > sum1_fu_608_p2;
    sc_signal< sc_lv<10> > sum1_reg_1020;
    sc_signal< sc_lv<10> > tmp3_fu_614_p2;
    sc_signal< sc_lv<10> > tmp3_reg_1025;
    sc_signal< sc_lv<10> > tmp_16_fu_636_p2;
    sc_signal< sc_lv<10> > tmp_16_reg_1030;
    sc_signal< sc_lv<11> > convulution_horizont_fu_657_p2;
    sc_signal< sc_lv<11> > convulution_horizont_reg_1035;
    sc_signal< sc_lv<11> > convulution_vertical_fu_695_p2;
    sc_signal< sc_lv<11> > convulution_vertical_reg_1040;
    sc_signal< sc_lv<20> > tmp_21_fu_866_p2;
    sc_signal< sc_lv<20> > tmp_21_reg_1045;
    sc_signal< sc_lv<20> > grp_fu_872_p3;
    sc_signal< sc_lv<20> > p_reg_1050;
    sc_signal< sc_lv<1> > tmp_30_fu_711_p2;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter3_tmp_30_reg_1060;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter4_tmp_30_reg_1060;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter5_tmp_30_reg_1060;
    sc_signal< sc_lv<1> > tmp_32_fu_717_p2;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter4_tmp_32_reg_1064;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter5_tmp_32_reg_1064;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter6_tmp_32_reg_1064;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter7_tmp_32_reg_1064;
    sc_signal< sc_lv<64> > grp_fu_221_p1;
    sc_signal< sc_lv<64> > tmp_23_reg_1068;
    sc_signal< sc_lv<11> > loc_V_reg_1073;
    sc_signal< sc_lv<52> > loc_V_1_fu_737_p1;
    sc_signal< sc_lv<52> > loc_V_1_reg_1079;
    sc_signal< sc_lv<1> > isNeg_fu_750_p3;
    sc_signal< sc_lv<1> > isNeg_reg_1084;
    sc_signal< sc_lv<12> > sh_assign_1_fu_767_p3;
    sc_signal< sc_lv<12> > sh_assign_1_reg_1089;
    sc_signal< sc_lv<1> > icmp_fu_850_p2;
    sc_signal< sc_lv<1> > icmp_reg_1094;
    sc_signal< sc_lv<8> > tmp_27_fu_856_p1;
    sc_signal< sc_lv<8> > tmp_27_reg_1099;
    sc_signal< sc_lv<8> > tmp_28_fu_860_p3;
    sc_signal< sc_lv<8> > tmp_28_reg_1104;
    sc_signal< bool > ap_block_pp0_stage0_flag00011011;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< bool > ap_block_pp0_stage7_flag00011011;
    sc_signal< bool > ap_block_pp0_stage1_flag00011011;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_lv<20> > indvar_flatten_phi_fu_191_p4;
    sc_signal< sc_lv<10> > j_phi_fu_203_p4;
    sc_signal< sc_lv<10> > i_phi_fu_214_p4;
    sc_signal< sc_lv<32> > output4_sum1_fu_301_p2;
    sc_signal< sc_lv<32> > input2_sum_fu_338_p2;
    sc_signal< sc_lv<32> > input2_sum5_fu_370_p2;
    sc_signal< sc_lv<32> > input2_sum6_fu_390_p2;
    sc_signal< sc_lv<32> > input2_sum7_fu_410_p2;
    sc_signal< sc_lv<32> > input2_sum9_fu_430_p2;
    sc_signal< sc_lv<32> > input2_sum8_fu_483_p2;
    sc_signal< sc_lv<32> > input2_sum1_fu_515_p2;
    sc_signal< sc_lv<32> > input2_sum2_fu_547_p2;
    sc_signal< sc_logic > ap_reg_ioackin_INPUT_BUNDLE_ARREADY;
    sc_signal< bool > ap_block_pp0_stage2_flag00001001;
    sc_signal< bool > ap_block_pp0_stage3_flag00001001;
    sc_signal< bool > ap_block_pp0_stage4_flag00001001;
    sc_signal< bool > ap_block_pp0_stage5_flag00001001;
    sc_signal< bool > ap_block_pp0_stage6_flag00001001;
    sc_signal< bool > ap_block_pp0_stage7_flag00001001;
    sc_signal< bool > ap_block_pp0_stage0_flag00001001;
    sc_signal< bool > ap_block_pp0_stage1_flag00001001;
    sc_signal< sc_logic > ap_reg_ioackin_OUTPUT_BUNDLE_AWREADY;
    sc_signal< sc_logic > ap_reg_ioackin_OUTPUT_BUNDLE_WREADY;
    sc_signal< sc_lv<32> > grp_fu_221_p0;
    sc_signal< sc_lv<1> > tmp_1_fu_245_p2;
    sc_signal< sc_lv<10> > j_s_fu_259_p2;
    sc_signal< sc_lv<20> > tmp_1_mid1_fu_273_p3;
    sc_signal< sc_lv<20> > tmp_6_fu_281_p3;
    sc_signal< sc_lv<20> > tmp_7_mid2_v_fu_289_p3;
    sc_signal< sc_lv<32> > tmp_7_mid2_fu_297_p1;
    sc_signal< sc_lv<11> > grp_fu_312_p1;
    sc_signal< sc_lv<20> > tmp_8_fu_318_p3;
    sc_signal< sc_lv<21> > sum2_fu_328_p2;
    sc_signal< sc_lv<32> > sum2_cast_fu_334_p1;
    sc_signal< sc_lv<11> > grp_fu_349_p1;
    sc_signal< sc_lv<10> > tmp1_fu_354_p2;
    sc_signal< sc_lv<20> > sum4_fu_359_p3;
    sc_signal< sc_lv<32> > sum4_cast_fu_366_p1;
    sc_signal< sc_lv<21> > sum6_fu_381_p2;
    sc_signal< sc_lv<32> > sum6_cast_fu_386_p1;
    sc_signal< sc_lv<21> > sum8_fu_401_p2;
    sc_signal< sc_lv<32> > sum8_cast_fu_406_p1;
    sc_signal< sc_lv<21> > sum5_fu_421_p2;
    sc_signal< sc_lv<32> > sum5_cast_fu_426_p1;
    sc_signal< sc_lv<20> > tmp_3_cast_mid2_v_v_fu_441_p3;
    sc_signal< sc_lv<20> > tmp_3_cast_mid2_v_fu_448_p2;
    sc_signal< sc_lv<21> > tmp_3_cast_mid2_fu_454_p1;
    sc_signal< sc_lv<21> > tmp_8_cast5_fu_470_p1;
    sc_signal< sc_lv<21> > sum3_fu_473_p2;
    sc_signal< sc_lv<32> > sum3_cast_fu_479_p1;
    sc_signal< sc_lv<20> > tmp_4_mid2_fu_458_p2;
    sc_signal< sc_lv<10> > tmp_7_fu_494_p4;
    sc_signal< sc_lv<20> > tmp_9_fu_504_p3;
    sc_signal< sc_lv<32> > tmp_10_fu_511_p1;
    sc_signal< sc_lv<20> > tmp_5_mid2_fu_464_p2;
    sc_signal< sc_lv<10> > tmp_12_fu_526_p4;
    sc_signal< sc_lv<20> > tmp_13_fu_536_p3;
    sc_signal< sc_lv<32> > tmp_14_fu_543_p1;
    sc_signal< sc_lv<9> > tmp_2_fu_567_p3;
    sc_signal< sc_lv<9> > tmp_4_fu_584_p3;
    sc_signal< sc_lv<9> > tmp_7_cast_fu_563_p1;
    sc_signal< sc_lv<9> > tmp_13_cast_fu_578_p1;
    sc_signal< sc_lv<9> > tmp2_fu_598_p2;
    sc_signal< sc_lv<10> > tmp2_cast_fu_604_p1;
    sc_signal< sc_lv<10> > tmp_12_cast_fu_574_p1;
    sc_signal< sc_lv<10> > tmp_17_cast_fu_591_p1;
    sc_signal< sc_lv<10> > tmp_18_cast_fu_595_p1;
    sc_signal< sc_lv<9> > sum5_neg_fu_620_p2;
    sc_signal< sc_lv<10> > sum5_neg_cast_fu_626_p1;
    sc_signal< sc_lv<10> > tmp_15_cast_fu_581_p1;
    sc_signal< sc_lv<10> > sum6_neg_fu_630_p2;
    sc_signal< sc_lv<11> > tmp_3_fu_642_p1;
    sc_signal< sc_lv<11> > sum1_cast_fu_645_p1;
    sc_signal< sc_lv<11> > tmp3_cast_fu_654_p1;
    sc_signal< sc_lv<11> > tmp_5_fu_648_p2;
    sc_signal< sc_lv<9> > tmp_11_fu_663_p3;
    sc_signal< sc_lv<9> > tmp_15_fu_674_p3;
    sc_signal< sc_lv<11> > tmp_29_cast_fu_686_p1;
    sc_signal< sc_lv<11> > tmp_24_cast_fu_670_p1;
    sc_signal< sc_lv<11> > tmp_17_fu_689_p2;
    sc_signal< sc_lv<11> > tmp_28_cast_fu_682_p1;
    sc_signal< sc_lv<20> > grp_fu_312_p2;
    sc_signal< sc_lv<20> > grp_fu_349_p2;
    sc_signal< sc_lv<64> > grp_fu_224_p2;
    sc_signal< sc_lv<64> > p_Val2_s_fu_723_p1;
    sc_signal< sc_lv<12> > tmp_i_i_i_i_cast4_fu_741_p1;
    sc_signal< sc_lv<12> > sh_assign_fu_744_p2;
    sc_signal< sc_lv<11> > tmp_41_i_i_i_fu_758_p2;
    sc_signal< sc_lv<12> > tmp_41_i_i_i_cast_fu_763_p1;
    sc_signal< sc_lv<54> > tmp_i_i_i_fu_775_p4;
    sc_signal< sc_lv<32> > sh_assign_1_cast_fu_788_p1;
    sc_signal< sc_lv<54> > tmp_42_i_i_i_cast_fu_795_p1;
    sc_signal< sc_lv<121> > tmp_i_i_i_cast_fu_784_p1;
    sc_signal< sc_lv<121> > tmp_42_i_i_i_fu_791_p1;
    sc_signal< sc_lv<54> > tmp_43_i_i_i_fu_799_p2;
    sc_signal< sc_lv<1> > tmp_fu_811_p3;
    sc_signal< sc_lv<121> > tmp_44_i_i_i_fu_805_p2;
    sc_signal< sc_lv<68> > tmp_24_cast1_fu_819_p1;
    sc_signal< sc_lv<68> > tmp_24_fu_823_p4;
    sc_signal< sc_lv<68> > tmp_25_fu_833_p3;
    sc_signal< sc_lv<2> > tmp_26_fu_840_p4;
    sc_signal< sc_lv<11> > tmp_21_fu_866_p0;
    sc_signal< sc_lv<20> > tmp_20_fu_701_p1;
    sc_signal< sc_lv<11> > tmp_21_fu_866_p1;
    sc_signal< sc_lv<11> > grp_fu_872_p0;
    sc_signal< sc_lv<20> > tmp_18_fu_704_p1;
    sc_signal< sc_lv<11> > grp_fu_872_p1;
    sc_signal< sc_logic > grp_fu_221_ce;
    sc_signal< sc_logic > grp_fu_224_ce;
    sc_signal< sc_logic > grp_fu_312_ce;
    sc_signal< sc_logic > grp_fu_349_ce;
    sc_signal< sc_logic > ap_CS_fsm_state68;
    sc_signal< sc_lv<10> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage2_flag00011011;
    sc_signal< bool > ap_block_pp0_stage3_flag00011011;
    sc_signal< bool > ap_block_pp0_stage4_flag00011011;
    sc_signal< bool > ap_block_pp0_stage5_flag00011011;
    sc_signal< bool > ap_block_pp0_stage6_flag00011011;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_853;
    sc_signal< bool > ap_condition_867;
    sc_signal< bool > ap_condition_879;
    sc_signal< bool > ap_condition_891;
    sc_signal< bool > ap_condition_901;
    sc_signal< bool > ap_condition_913;
    sc_signal< bool > ap_condition_925;
    sc_signal< bool > ap_condition_936;
    sc_signal< bool > ap_condition_1547;
    sc_signal< bool > ap_condition_1551;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<10> ap_ST_fsm_state1;
    static const sc_lv<10> ap_ST_fsm_pp0_stage0;
    static const sc_lv<10> ap_ST_fsm_pp0_stage1;
    static const sc_lv<10> ap_ST_fsm_pp0_stage2;
    static const sc_lv<10> ap_ST_fsm_pp0_stage3;
    static const sc_lv<10> ap_ST_fsm_pp0_stage4;
    static const sc_lv<10> ap_ST_fsm_pp0_stage5;
    static const sc_lv<10> ap_ST_fsm_pp0_stage6;
    static const sc_lv<10> ap_ST_fsm_pp0_stage7;
    static const sc_lv<10> ap_ST_fsm_state68;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_1;
    static const int C_S_AXI_DATA_WIDTH;
    static const int C_M_AXI_INPUT_BUNDLE_USER_VALUE;
    static const int C_M_AXI_INPUT_BUNDLE_PROT_VALUE;
    static const int C_M_AXI_INPUT_BUNDLE_CACHE_VALUE;
    static const int C_M_AXI_DATA_WIDTH;
    static const int C_M_AXI_OUTPUT_BUNDLE_USER_VALUE;
    static const int C_M_AXI_OUTPUT_BUNDLE_PROT_VALUE;
    static const int C_M_AXI_OUTPUT_BUNDLE_CACHE_VALUE;
    static const sc_lv<20> ap_const_lv20_0;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_3FE;
    static const sc_lv<20> ap_const_lv20_FF004;
    static const sc_lv<20> ap_const_lv20_1;
    static const sc_lv<10> ap_const_lv10_3FF;
    static const sc_lv<20> ap_const_lv20_3FE;
    static const sc_lv<21> ap_const_lv21_1FFBFF;
    static const sc_lv<21> ap_const_lv21_3FF;
    static const sc_lv<21> ap_const_lv21_1FFC01;
    static const sc_lv<21> ap_const_lv21_401;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<20> ap_const_lv20_400;
    static const sc_lv<20> ap_const_lv20_FFC00;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<32> ap_const_lv32_3E;
    static const sc_lv<12> ap_const_lv12_C01;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<11> ap_const_lv11_3FF;
    static const sc_lv<32> ap_const_lv32_35;
    static const sc_lv<32> ap_const_lv32_78;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<64> ap_const_lv64_0;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const6();
    void thread_ap_var_for_const7();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const10();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const9();
    void thread_ap_var_for_const8();
    void thread_ap_var_for_const11();
    void thread_ap_clk_no_reset_();
    void thread_INPUT_BUNDLE_ARADDR();
    void thread_INPUT_BUNDLE_ARVALID();
    void thread_INPUT_BUNDLE_RREADY();
    void thread_INPUT_BUNDLE_blk_n_AR();
    void thread_INPUT_BUNDLE_blk_n_R();
    void thread_OUTPUT_BUNDLE_AWVALID();
    void thread_OUTPUT_BUNDLE_BREADY();
    void thread_OUTPUT_BUNDLE_WVALID();
    void thread_OUTPUT_BUNDLE_blk_n_AW();
    void thread_OUTPUT_BUNDLE_blk_n_B();
    void thread_OUTPUT_BUNDLE_blk_n_W();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_pp0_stage5();
    void thread_ap_CS_fsm_pp0_stage6();
    void thread_ap_CS_fsm_pp0_stage7();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state68();
    void thread_ap_block_pp0_stage0_flag00000000();
    void thread_ap_block_pp0_stage0_flag00001001();
    void thread_ap_block_pp0_stage0_flag00011001();
    void thread_ap_block_pp0_stage0_flag00011011();
    void thread_ap_block_pp0_stage1_flag00000000();
    void thread_ap_block_pp0_stage1_flag00001001();
    void thread_ap_block_pp0_stage1_flag00011001();
    void thread_ap_block_pp0_stage1_flag00011011();
    void thread_ap_block_pp0_stage2_flag00000000();
    void thread_ap_block_pp0_stage2_flag00001001();
    void thread_ap_block_pp0_stage2_flag00011001();
    void thread_ap_block_pp0_stage2_flag00011011();
    void thread_ap_block_pp0_stage3_flag00000000();
    void thread_ap_block_pp0_stage3_flag00001001();
    void thread_ap_block_pp0_stage3_flag00011001();
    void thread_ap_block_pp0_stage3_flag00011011();
    void thread_ap_block_pp0_stage4_flag00000000();
    void thread_ap_block_pp0_stage4_flag00001001();
    void thread_ap_block_pp0_stage4_flag00011001();
    void thread_ap_block_pp0_stage4_flag00011011();
    void thread_ap_block_pp0_stage5_flag00000000();
    void thread_ap_block_pp0_stage5_flag00001001();
    void thread_ap_block_pp0_stage5_flag00011001();
    void thread_ap_block_pp0_stage5_flag00011011();
    void thread_ap_block_pp0_stage6_flag00000000();
    void thread_ap_block_pp0_stage6_flag00001001();
    void thread_ap_block_pp0_stage6_flag00011001();
    void thread_ap_block_pp0_stage6_flag00011011();
    void thread_ap_block_pp0_stage7_flag00000000();
    void thread_ap_block_pp0_stage7_flag00001001();
    void thread_ap_block_pp0_stage7_flag00011001();
    void thread_ap_block_pp0_stage7_flag00011011();
    void thread_ap_block_state10_io();
    void thread_ap_block_state10_pp0_stage0_iter1();
    void thread_ap_block_state11_io();
    void thread_ap_block_state11_pp0_stage1_iter1();
    void thread_ap_block_state12_pp0_stage2_iter1();
    void thread_ap_block_state13_pp0_stage3_iter1();
    void thread_ap_block_state14_pp0_stage4_iter1();
    void thread_ap_block_state15_pp0_stage5_iter1();
    void thread_ap_block_state16_pp0_stage6_iter1();
    void thread_ap_block_state17_pp0_stage7_iter1();
    void thread_ap_block_state18_pp0_stage0_iter2();
    void thread_ap_block_state19_pp0_stage1_iter2();
    void thread_ap_block_state20_pp0_stage2_iter2();
    void thread_ap_block_state21_pp0_stage3_iter2();
    void thread_ap_block_state22_pp0_stage4_iter2();
    void thread_ap_block_state23_pp0_stage5_iter2();
    void thread_ap_block_state24_pp0_stage6_iter2();
    void thread_ap_block_state25_pp0_stage7_iter2();
    void thread_ap_block_state26_pp0_stage0_iter3();
    void thread_ap_block_state27_pp0_stage1_iter3();
    void thread_ap_block_state28_pp0_stage2_iter3();
    void thread_ap_block_state29_pp0_stage3_iter3();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state30_pp0_stage4_iter3();
    void thread_ap_block_state31_pp0_stage5_iter3();
    void thread_ap_block_state32_pp0_stage6_iter3();
    void thread_ap_block_state33_pp0_stage7_iter3();
    void thread_ap_block_state34_pp0_stage0_iter4();
    void thread_ap_block_state35_pp0_stage1_iter4();
    void thread_ap_block_state36_pp0_stage2_iter4();
    void thread_ap_block_state37_pp0_stage3_iter4();
    void thread_ap_block_state38_pp0_stage4_iter4();
    void thread_ap_block_state39_pp0_stage5_iter4();
    void thread_ap_block_state3_pp0_stage1_iter0();
    void thread_ap_block_state40_pp0_stage6_iter4();
    void thread_ap_block_state41_pp0_stage7_iter4();
    void thread_ap_block_state42_pp0_stage0_iter5();
    void thread_ap_block_state43_pp0_stage1_iter5();
    void thread_ap_block_state44_pp0_stage2_iter5();
    void thread_ap_block_state45_pp0_stage3_iter5();
    void thread_ap_block_state46_pp0_stage4_iter5();
    void thread_ap_block_state47_pp0_stage5_iter5();
    void thread_ap_block_state48_pp0_stage6_iter5();
    void thread_ap_block_state49_pp0_stage7_iter5();
    void thread_ap_block_state4_io();
    void thread_ap_block_state4_pp0_stage2_iter0();
    void thread_ap_block_state50_pp0_stage0_iter6();
    void thread_ap_block_state51_pp0_stage1_iter6();
    void thread_ap_block_state52_pp0_stage2_iter6();
    void thread_ap_block_state53_pp0_stage3_iter6();
    void thread_ap_block_state54_pp0_stage4_iter6();
    void thread_ap_block_state55_pp0_stage5_iter6();
    void thread_ap_block_state56_pp0_stage6_iter6();
    void thread_ap_block_state57_pp0_stage7_iter6();
    void thread_ap_block_state58_pp0_stage0_iter7();
    void thread_ap_block_state59_pp0_stage1_iter7();
    void thread_ap_block_state5_io();
    void thread_ap_block_state5_pp0_stage3_iter0();
    void thread_ap_block_state60_pp0_stage2_iter7();
    void thread_ap_block_state61_io();
    void thread_ap_block_state61_pp0_stage3_iter7();
    void thread_ap_block_state62_io();
    void thread_ap_block_state62_pp0_stage4_iter7();
    void thread_ap_block_state63_pp0_stage5_iter7();
    void thread_ap_block_state64_pp0_stage6_iter7();
    void thread_ap_block_state65_pp0_stage7_iter7();
    void thread_ap_block_state66_pp0_stage0_iter8();
    void thread_ap_block_state67_pp0_stage1_iter8();
    void thread_ap_block_state6_io();
    void thread_ap_block_state6_pp0_stage4_iter0();
    void thread_ap_block_state7_io();
    void thread_ap_block_state7_pp0_stage5_iter0();
    void thread_ap_block_state8_io();
    void thread_ap_block_state8_pp0_stage6_iter0();
    void thread_ap_block_state9_io();
    void thread_ap_block_state9_pp0_stage7_iter0();
    void thread_ap_condition_1547();
    void thread_ap_condition_1551();
    void thread_ap_condition_853();
    void thread_ap_condition_867();
    void thread_ap_condition_879();
    void thread_ap_condition_891();
    void thread_ap_condition_901();
    void thread_ap_condition_913();
    void thread_ap_condition_925();
    void thread_ap_condition_936();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_ap_sig_ioackin_INPUT_BUNDLE_ARREADY();
    void thread_ap_sig_ioackin_OUTPUT_BUNDLE_AWREADY();
    void thread_ap_sig_ioackin_OUTPUT_BUNDLE_WREADY();
    void thread_convulution_horizont_fu_657_p2();
    void thread_convulution_vertical_fu_695_p2();
    void thread_exitcond_flatten_fu_233_p2();
    void thread_grp_fu_221_ce();
    void thread_grp_fu_221_p0();
    void thread_grp_fu_224_ce();
    void thread_grp_fu_312_ce();
    void thread_grp_fu_312_p1();
    void thread_grp_fu_349_ce();
    void thread_grp_fu_349_p1();
    void thread_grp_fu_872_p0();
    void thread_grp_fu_872_p1();
    void thread_i_1_fu_558_p2();
    void thread_i_mid2_fu_251_p3();
    void thread_i_phi_fu_214_p4();
    void thread_icmp_fu_850_p2();
    void thread_indvar_flatten_next_fu_239_p2();
    void thread_indvar_flatten_phi_fu_191_p4();
    void thread_input2_sum1_fu_515_p2();
    void thread_input2_sum2_fu_547_p2();
    void thread_input2_sum5_fu_370_p2();
    void thread_input2_sum6_fu_390_p2();
    void thread_input2_sum7_fu_410_p2();
    void thread_input2_sum8_fu_483_p2();
    void thread_input2_sum9_fu_430_p2();
    void thread_input2_sum_fu_338_p2();
    void thread_isNeg_fu_750_p3();
    void thread_j_phi_fu_203_p4();
    void thread_j_s_fu_259_p2();
    void thread_loc_V_1_fu_737_p1();
    void thread_output4_sum1_fu_301_p2();
    void thread_p_Val2_s_fu_723_p1();
    void thread_sh_assign_1_cast_fu_788_p1();
    void thread_sh_assign_1_fu_767_p3();
    void thread_sh_assign_fu_744_p2();
    void thread_sum1_cast_fu_645_p1();
    void thread_sum1_fu_608_p2();
    void thread_sum2_cast_fu_334_p1();
    void thread_sum2_fu_328_p2();
    void thread_sum3_cast_fu_479_p1();
    void thread_sum3_fu_473_p2();
    void thread_sum4_cast_fu_366_p1();
    void thread_sum4_fu_359_p3();
    void thread_sum5_cast_fu_426_p1();
    void thread_sum5_fu_421_p2();
    void thread_sum5_neg_cast_fu_626_p1();
    void thread_sum5_neg_fu_620_p2();
    void thread_sum6_cast_fu_386_p1();
    void thread_sum6_fu_381_p2();
    void thread_sum6_neg_fu_630_p2();
    void thread_sum8_cast_fu_406_p1();
    void thread_sum8_fu_401_p2();
    void thread_tmp1_fu_354_p2();
    void thread_tmp2_cast_fu_604_p1();
    void thread_tmp2_fu_598_p2();
    void thread_tmp3_cast_fu_654_p1();
    void thread_tmp3_fu_614_p2();
    void thread_tmp_10_fu_511_p1();
    void thread_tmp_11_fu_663_p3();
    void thread_tmp_12_cast_fu_574_p1();
    void thread_tmp_12_fu_526_p4();
    void thread_tmp_13_cast_fu_578_p1();
    void thread_tmp_13_fu_536_p3();
    void thread_tmp_14_fu_543_p1();
    void thread_tmp_15_cast_fu_581_p1();
    void thread_tmp_15_fu_674_p3();
    void thread_tmp_16_fu_636_p2();
    void thread_tmp_17_cast_fu_591_p1();
    void thread_tmp_17_fu_689_p2();
    void thread_tmp_18_cast_fu_595_p1();
    void thread_tmp_18_fu_704_p1();
    void thread_tmp_1_fu_245_p2();
    void thread_tmp_1_mid1_fu_273_p3();
    void thread_tmp_20_fu_701_p1();
    void thread_tmp_21_fu_866_p0();
    void thread_tmp_21_fu_866_p1();
    void thread_tmp_24_cast1_fu_819_p1();
    void thread_tmp_24_cast_fu_670_p1();
    void thread_tmp_24_fu_823_p4();
    void thread_tmp_25_fu_833_p3();
    void thread_tmp_26_fu_840_p4();
    void thread_tmp_27_fu_856_p1();
    void thread_tmp_28_cast_fu_682_p1();
    void thread_tmp_28_fu_860_p3();
    void thread_tmp_29_cast_fu_686_p1();
    void thread_tmp_2_fu_567_p3();
    void thread_tmp_30_fu_711_p2();
    void thread_tmp_32_fu_717_p2();
    void thread_tmp_3_cast_mid2_fu_454_p1();
    void thread_tmp_3_cast_mid2_v_fu_448_p2();
    void thread_tmp_3_cast_mid2_v_v_fu_441_p3();
    void thread_tmp_3_cast_mid2_v_v_s_fu_265_p3();
    void thread_tmp_3_fu_642_p1();
    void thread_tmp_41_i_i_i_cast_fu_763_p1();
    void thread_tmp_41_i_i_i_fu_758_p2();
    void thread_tmp_42_i_i_i_cast_fu_795_p1();
    void thread_tmp_42_i_i_i_fu_791_p1();
    void thread_tmp_43_i_i_i_fu_799_p2();
    void thread_tmp_44_i_i_i_fu_805_p2();
    void thread_tmp_4_fu_584_p3();
    void thread_tmp_4_mid2_fu_458_p2();
    void thread_tmp_5_fu_648_p2();
    void thread_tmp_5_mid2_fu_464_p2();
    void thread_tmp_6_fu_281_p3();
    void thread_tmp_7_cast_fu_563_p1();
    void thread_tmp_7_fu_494_p4();
    void thread_tmp_7_mid2_fu_297_p1();
    void thread_tmp_7_mid2_v_fu_289_p3();
    void thread_tmp_8_cast5_fu_470_p1();
    void thread_tmp_8_fu_318_p3();
    void thread_tmp_9_cast_fu_324_p1();
    void thread_tmp_9_fu_504_p3();
    void thread_tmp_fu_811_p3();
    void thread_tmp_i_i_i_cast_fu_784_p1();
    void thread_tmp_i_i_i_fu_775_p4();
    void thread_tmp_i_i_i_i_cast4_fu_741_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
