module sword (input logic sw, reset, clk, output logic v);

    logic s1;
    
    assign s1 = (sw | s1) & ~reset;
    
    d_ff ff1 (.d(s1), .clk(clk), .q(s1));
    
    assign v = s1;

endmodule