<stg><name>honeybee</name>


<trans_list>

<trans id="699" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="701" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="703" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="756" from="5" to="57">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="705" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="706" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="707" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="708" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="709" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="710" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="711" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="712" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="713" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="714" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="715" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="716" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="717" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="718" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="719" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="720" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="721" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="722" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="723" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="724" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="725" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="726" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="727" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="728" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="729" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="730" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="731" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="732" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="733" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="734" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="735" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="736" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="737" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="738" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="739" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="740" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="741" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="742" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="743" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="744" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="745" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="746" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="747" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="748" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="749" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="750" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="751" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="752" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="753" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="754" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="755" from="56" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="757" from="57" to="58">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="810" from="57" to="109">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="759" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="760" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="761" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="762" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="763" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="764" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="765" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="766" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="767" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="768" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="769" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="770" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="771" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="772" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="773" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="774" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="775" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="776" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="777" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="778" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="779" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="780" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="781" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="782" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="783" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="784" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="785" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="786" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="787" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="788" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="789" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="790" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="791" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="792" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="793" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="794" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="795" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="796" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="797" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="798" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="799" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="800" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="801" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="802" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="803" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="804" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="805" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="806" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="807" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="808" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="809" from="108" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="811" from="109" to="110">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="813" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="814" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="815" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="816" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="817" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="818" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="819" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="820" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="821" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="822" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="823" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="824" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="825" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="826" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="827" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="828" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="829" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="830" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="831" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="832" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="833" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="834" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="835" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="836" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="837" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="838" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="839" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="840" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="841" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="842" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="843" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="844" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="845" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="846" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="847" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="848" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="849" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="850" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="851" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="852" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="853" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="854" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="855" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="856" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="857" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="858" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="859" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="860" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="861" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="862" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="863" from="160" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %edge_p2_z_read = call float @_ssdm_op_Read.ap_auto.float(float %edge_p2_z)

]]></Node>
<StgValue><ssdm name="edge_p2_z_read"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %edge_p2_y_read = call float @_ssdm_op_Read.ap_auto.float(float %edge_p2_y)

]]></Node>
<StgValue><ssdm name="edge_p2_y_read"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %edge_p2_x_read = call float @_ssdm_op_Read.ap_auto.float(float %edge_p2_x)

]]></Node>
<StgValue><ssdm name="edge_p2_x_read"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %edge_p1_z_read = call float @_ssdm_op_Read.ap_auto.float(float %edge_p1_z)

]]></Node>
<StgValue><ssdm name="edge_p1_z_read"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %edge_p1_y_read = call float @_ssdm_op_Read.ap_auto.float(float %edge_p1_y)

]]></Node>
<StgValue><ssdm name="edge_p1_y_read"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %edge_p1_x_read = call float @_ssdm_op_Read.ap_auto.float(float %edge_p1_x)

]]></Node>
<StgValue><ssdm name="edge_p1_x_read"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_19_i_i = fsub float %edge_p2_x_read, %edge_p1_x_read

]]></Node>
<StgValue><ssdm name="tmp_19_i_i"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_21_i_i = fsub float %edge_p2_y_read, %edge_p1_y_read

]]></Node>
<StgValue><ssdm name="tmp_21_i_i"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_24_i_i = fsub float %edge_p2_z_read, %edge_p1_z_read

]]></Node>
<StgValue><ssdm name="tmp_24_i_i"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="170" st_id="2" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_19_i_i = fsub float %edge_p2_x_read, %edge_p1_x_read

]]></Node>
<StgValue><ssdm name="tmp_19_i_i"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_21_i_i = fsub float %edge_p2_y_read, %edge_p1_y_read

]]></Node>
<StgValue><ssdm name="tmp_21_i_i"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_24_i_i = fsub float %edge_p2_z_read, %edge_p1_z_read

]]></Node>
<StgValue><ssdm name="tmp_24_i_i"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="173" st_id="3" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_19_i_i = fsub float %edge_p2_x_read, %edge_p1_x_read

]]></Node>
<StgValue><ssdm name="tmp_19_i_i"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_21_i_i = fsub float %edge_p2_y_read, %edge_p1_y_read

]]></Node>
<StgValue><ssdm name="tmp_21_i_i"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_24_i_i = fsub float %edge_p2_z_read, %edge_p1_z_read

]]></Node>
<StgValue><ssdm name="tmp_24_i_i"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="176" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(float %edge_p1_x), !map !36

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(float %edge_p1_y), !map !42

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(float %edge_p1_z), !map !46

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(float %edge_p2_x), !map !50

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(float %edge_p2_y), !map !54

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(float %edge_p2_z), !map !58

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i64 0) nounwind, !map !62

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @honeybee_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_19_i_i = fsub float %edge_p2_x_read, %edge_p1_x_read

]]></Node>
<StgValue><ssdm name="tmp_19_i_i"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_21_i_i = fsub float %edge_p2_y_read, %edge_p1_y_read

]]></Node>
<StgValue><ssdm name="tmp_21_i_i"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_24_i_i = fsub float %edge_p2_z_read, %edge_p1_z_read

]]></Node>
<StgValue><ssdm name="tmp_24_i_i"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
:17  br label %1

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="188" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %k_assign = phi i3 [ 0, %0 ], [ %z, %_ifconv ]

]]></Node>
<StgValue><ssdm name="k_assign"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:1  %collisions_z_0 = phi i64 [ 0, %0 ], [ %collisions_z_1, %_ifconv ]

]]></Node>
<StgValue><ssdm name="collisions_z_0"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="3">
<![CDATA[
:2  %zext_ln112 = zext i3 %k_assign to i32

]]></Node>
<StgValue><ssdm name="zext_ln112"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %icmp_ln112 = icmp eq i3 %k_assign, -4

]]></Node>
<StgValue><ssdm name="icmp_ln112"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  %z = add i3 %k_assign, 1

]]></Node>
<StgValue><ssdm name="z"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln112, label %.preheader22.preheader, label %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="4" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:0  %R_z = sitofp i32 %zext_ln112 to float

]]></Node>
<StgValue><ssdm name="R_z"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
.preheader22.preheader:0  br label %.preheader22

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="197" st_id="6" stage="3" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:0  %R_z = sitofp i32 %zext_ln112 to float

]]></Node>
<StgValue><ssdm name="R_z"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="198" st_id="7" stage="2" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:0  %R_z = sitofp i32 %zext_ln112 to float

]]></Node>
<StgValue><ssdm name="R_z"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="199" st_id="8" stage="1" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:0  %R_z = sitofp i32 %zext_ln112 to float

]]></Node>
<StgValue><ssdm name="R_z"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="200" st_id="9" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:1  %PR_z = fsub float %R_z, %R_z

]]></Node>
<StgValue><ssdm name="PR_z"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="201" st_id="10" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:1  %PR_z = fsub float %R_z, %R_z

]]></Node>
<StgValue><ssdm name="PR_z"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="202" st_id="11" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:1  %PR_z = fsub float %R_z, %R_z

]]></Node>
<StgValue><ssdm name="PR_z"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="203" st_id="12" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:1  %PR_z = fsub float %R_z, %R_z

]]></Node>
<StgValue><ssdm name="PR_z"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="204" st_id="13" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:2  %tmp_i_i = fmul float %PR_z, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="205" st_id="14" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:2  %tmp_i_i = fmul float %PR_z, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="206" st_id="15" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:2  %tmp_i_i = fmul float %PR_z, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="207" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:3  %bitcast_ln22 = bitcast float %PR_z to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln22"/></StgValue>
</operation>

<operation id="208" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:4  %xor_ln22 = xor i32 %bitcast_ln22, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln22"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="209" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:5  %bitcast_ln22_1 = bitcast i32 %xor_ln22 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln22_1"/></StgValue>
</operation>

<operation id="210" st_id="16" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:6  %norm_y = fsub float %tmp_i_i, %bitcast_ln22_1

]]></Node>
<StgValue><ssdm name="norm_y"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="211" st_id="17" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:6  %norm_y = fsub float %tmp_i_i, %bitcast_ln22_1

]]></Node>
<StgValue><ssdm name="norm_y"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="212" st_id="18" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:6  %norm_y = fsub float %tmp_i_i, %bitcast_ln22_1

]]></Node>
<StgValue><ssdm name="norm_y"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="213" st_id="19" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:6  %norm_y = fsub float %tmp_i_i, %bitcast_ln22_1

]]></Node>
<StgValue><ssdm name="norm_y"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="214" st_id="20" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:7  %tmp_i9_i = fmul float %norm_y, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i9_i"/></StgValue>
</operation>

<operation id="215" st_id="20" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:10  %tmp_i1_i = fmul float %norm_y, %edge_p1_x_read

]]></Node>
<StgValue><ssdm name="tmp_i1_i"/></StgValue>
</operation>

<operation id="216" st_id="20" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:11  %tmp_i1_i_6 = fmul float %norm_y, %edge_p1_y_read

]]></Node>
<StgValue><ssdm name="tmp_i1_i_6"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="217" st_id="21" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:7  %tmp_i9_i = fmul float %norm_y, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i9_i"/></StgValue>
</operation>

<operation id="218" st_id="21" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:10  %tmp_i1_i = fmul float %norm_y, %edge_p1_x_read

]]></Node>
<StgValue><ssdm name="tmp_i1_i"/></StgValue>
</operation>

<operation id="219" st_id="21" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:11  %tmp_i1_i_6 = fmul float %norm_y, %edge_p1_y_read

]]></Node>
<StgValue><ssdm name="tmp_i1_i_6"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="220" st_id="22" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:7  %tmp_i9_i = fmul float %norm_y, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i9_i"/></StgValue>
</operation>

<operation id="221" st_id="22" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:10  %tmp_i1_i = fmul float %norm_y, %edge_p1_x_read

]]></Node>
<StgValue><ssdm name="tmp_i1_i"/></StgValue>
</operation>

<operation id="222" st_id="22" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:11  %tmp_i1_i_6 = fmul float %norm_y, %edge_p1_y_read

]]></Node>
<StgValue><ssdm name="tmp_i1_i_6"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="223" st_id="23" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %tmp_44_i_i = fadd float %tmp_i9_i, %tmp_i9_i

]]></Node>
<StgValue><ssdm name="tmp_44_i_i"/></StgValue>
</operation>

<operation id="224" st_id="23" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:12  %tmp_15_i_i = fadd float %tmp_i1_i, %tmp_i1_i_6

]]></Node>
<StgValue><ssdm name="tmp_15_i_i"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="225" st_id="24" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %tmp_44_i_i = fadd float %tmp_i9_i, %tmp_i9_i

]]></Node>
<StgValue><ssdm name="tmp_44_i_i"/></StgValue>
</operation>

<operation id="226" st_id="24" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:12  %tmp_15_i_i = fadd float %tmp_i1_i, %tmp_i1_i_6

]]></Node>
<StgValue><ssdm name="tmp_15_i_i"/></StgValue>
</operation>

<operation id="227" st_id="24" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:15  %tmp_20_i_i = fmul float %tmp_19_i_i, %norm_y

]]></Node>
<StgValue><ssdm name="tmp_20_i_i"/></StgValue>
</operation>

<operation id="228" st_id="24" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:16  %tmp_22_i_i = fmul float %tmp_21_i_i, %norm_y

]]></Node>
<StgValue><ssdm name="tmp_22_i_i"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="229" st_id="25" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %tmp_44_i_i = fadd float %tmp_i9_i, %tmp_i9_i

]]></Node>
<StgValue><ssdm name="tmp_44_i_i"/></StgValue>
</operation>

<operation id="230" st_id="25" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:12  %tmp_15_i_i = fadd float %tmp_i1_i, %tmp_i1_i_6

]]></Node>
<StgValue><ssdm name="tmp_15_i_i"/></StgValue>
</operation>

<operation id="231" st_id="25" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:15  %tmp_20_i_i = fmul float %tmp_19_i_i, %norm_y

]]></Node>
<StgValue><ssdm name="tmp_20_i_i"/></StgValue>
</operation>

<operation id="232" st_id="25" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:16  %tmp_22_i_i = fmul float %tmp_21_i_i, %norm_y

]]></Node>
<StgValue><ssdm name="tmp_22_i_i"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="233" st_id="26" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:8  %tmp_44_i_i = fadd float %tmp_i9_i, %tmp_i9_i

]]></Node>
<StgValue><ssdm name="tmp_44_i_i"/></StgValue>
</operation>

<operation id="234" st_id="26" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:12  %tmp_15_i_i = fadd float %tmp_i1_i, %tmp_i1_i_6

]]></Node>
<StgValue><ssdm name="tmp_15_i_i"/></StgValue>
</operation>

<operation id="235" st_id="26" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:15  %tmp_20_i_i = fmul float %tmp_19_i_i, %norm_y

]]></Node>
<StgValue><ssdm name="tmp_20_i_i"/></StgValue>
</operation>

<operation id="236" st_id="26" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:16  %tmp_22_i_i = fmul float %tmp_21_i_i, %norm_y

]]></Node>
<StgValue><ssdm name="tmp_22_i_i"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="237" st_id="27" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:9  %dot = fadd float %tmp_44_i_i, %R_z

]]></Node>
<StgValue><ssdm name="dot"/></StgValue>
</operation>

<operation id="238" st_id="27" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:13  %tmp_17_i_i = fadd float %tmp_15_i_i, %edge_p1_z_read

]]></Node>
<StgValue><ssdm name="tmp_17_i_i"/></StgValue>
</operation>

<operation id="239" st_id="27" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:17  %tmp_23_i_i = fadd float %tmp_20_i_i, %tmp_22_i_i

]]></Node>
<StgValue><ssdm name="tmp_23_i_i"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="240" st_id="28" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:9  %dot = fadd float %tmp_44_i_i, %R_z

]]></Node>
<StgValue><ssdm name="dot"/></StgValue>
</operation>

<operation id="241" st_id="28" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:13  %tmp_17_i_i = fadd float %tmp_15_i_i, %edge_p1_z_read

]]></Node>
<StgValue><ssdm name="tmp_17_i_i"/></StgValue>
</operation>

<operation id="242" st_id="28" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:17  %tmp_23_i_i = fadd float %tmp_20_i_i, %tmp_22_i_i

]]></Node>
<StgValue><ssdm name="tmp_23_i_i"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="243" st_id="29" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:9  %dot = fadd float %tmp_44_i_i, %R_z

]]></Node>
<StgValue><ssdm name="dot"/></StgValue>
</operation>

<operation id="244" st_id="29" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:13  %tmp_17_i_i = fadd float %tmp_15_i_i, %edge_p1_z_read

]]></Node>
<StgValue><ssdm name="tmp_17_i_i"/></StgValue>
</operation>

<operation id="245" st_id="29" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:17  %tmp_23_i_i = fadd float %tmp_20_i_i, %tmp_22_i_i

]]></Node>
<StgValue><ssdm name="tmp_23_i_i"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="246" st_id="30" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:9  %dot = fadd float %tmp_44_i_i, %R_z

]]></Node>
<StgValue><ssdm name="dot"/></StgValue>
</operation>

<operation id="247" st_id="30" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:13  %tmp_17_i_i = fadd float %tmp_15_i_i, %edge_p1_z_read

]]></Node>
<StgValue><ssdm name="tmp_17_i_i"/></StgValue>
</operation>

<operation id="248" st_id="30" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:17  %tmp_23_i_i = fadd float %tmp_20_i_i, %tmp_22_i_i

]]></Node>
<StgValue><ssdm name="tmp_23_i_i"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="249" st_id="31" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:14  %tmp_18_i_i = fsub float %dot, %tmp_17_i_i

]]></Node>
<StgValue><ssdm name="tmp_18_i_i"/></StgValue>
</operation>

<operation id="250" st_id="31" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:18  %tmp_26_i_i = fadd float %tmp_23_i_i, %tmp_24_i_i

]]></Node>
<StgValue><ssdm name="tmp_26_i_i"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="251" st_id="32" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:14  %tmp_18_i_i = fsub float %dot, %tmp_17_i_i

]]></Node>
<StgValue><ssdm name="tmp_18_i_i"/></StgValue>
</operation>

<operation id="252" st_id="32" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:18  %tmp_26_i_i = fadd float %tmp_23_i_i, %tmp_24_i_i

]]></Node>
<StgValue><ssdm name="tmp_26_i_i"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="253" st_id="33" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:14  %tmp_18_i_i = fsub float %dot, %tmp_17_i_i

]]></Node>
<StgValue><ssdm name="tmp_18_i_i"/></StgValue>
</operation>

<operation id="254" st_id="33" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:18  %tmp_26_i_i = fadd float %tmp_23_i_i, %tmp_24_i_i

]]></Node>
<StgValue><ssdm name="tmp_26_i_i"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="255" st_id="34" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:14  %tmp_18_i_i = fsub float %dot, %tmp_17_i_i

]]></Node>
<StgValue><ssdm name="tmp_18_i_i"/></StgValue>
</operation>

<operation id="256" st_id="34" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:18  %tmp_26_i_i = fadd float %tmp_23_i_i, %tmp_24_i_i

]]></Node>
<StgValue><ssdm name="tmp_26_i_i"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="257" st_id="35" stage="12" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:19  %T = fdiv float %tmp_18_i_i, %tmp_26_i_i

]]></Node>
<StgValue><ssdm name="T"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="258" st_id="36" stage="11" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:19  %T = fdiv float %tmp_18_i_i, %tmp_26_i_i

]]></Node>
<StgValue><ssdm name="T"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="259" st_id="37" stage="10" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:19  %T = fdiv float %tmp_18_i_i, %tmp_26_i_i

]]></Node>
<StgValue><ssdm name="T"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="260" st_id="38" stage="9" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:19  %T = fdiv float %tmp_18_i_i, %tmp_26_i_i

]]></Node>
<StgValue><ssdm name="T"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="261" st_id="39" stage="8" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:19  %T = fdiv float %tmp_18_i_i, %tmp_26_i_i

]]></Node>
<StgValue><ssdm name="T"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="262" st_id="40" stage="7" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:19  %T = fdiv float %tmp_18_i_i, %tmp_26_i_i

]]></Node>
<StgValue><ssdm name="T"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="263" st_id="41" stage="6" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:19  %T = fdiv float %tmp_18_i_i, %tmp_26_i_i

]]></Node>
<StgValue><ssdm name="T"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="264" st_id="42" stage="5" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:19  %T = fdiv float %tmp_18_i_i, %tmp_26_i_i

]]></Node>
<StgValue><ssdm name="T"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="265" st_id="43" stage="4" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:19  %T = fdiv float %tmp_18_i_i, %tmp_26_i_i

]]></Node>
<StgValue><ssdm name="T"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="266" st_id="44" stage="3" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:19  %T = fdiv float %tmp_18_i_i, %tmp_26_i_i

]]></Node>
<StgValue><ssdm name="T"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="267" st_id="45" stage="2" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:19  %T = fdiv float %tmp_18_i_i, %tmp_26_i_i

]]></Node>
<StgValue><ssdm name="T"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="268" st_id="46" stage="1" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:19  %T = fdiv float %tmp_18_i_i, %tmp_26_i_i

]]></Node>
<StgValue><ssdm name="T"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="269" st_id="47" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:20  %tmp_i2_i = fmul float %tmp_19_i_i, %T

]]></Node>
<StgValue><ssdm name="tmp_i2_i"/></StgValue>
</operation>

<operation id="270" st_id="47" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:22  %tmp_12_i_i = fmul float %tmp_21_i_i, %T

]]></Node>
<StgValue><ssdm name="tmp_12_i_i"/></StgValue>
</operation>

<operation id="271" st_id="47" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:24  %tmp_14_i_i = fmul float %tmp_24_i_i, %T

]]></Node>
<StgValue><ssdm name="tmp_14_i_i"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="272" st_id="48" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:20  %tmp_i2_i = fmul float %tmp_19_i_i, %T

]]></Node>
<StgValue><ssdm name="tmp_i2_i"/></StgValue>
</operation>

<operation id="273" st_id="48" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:22  %tmp_12_i_i = fmul float %tmp_21_i_i, %T

]]></Node>
<StgValue><ssdm name="tmp_12_i_i"/></StgValue>
</operation>

<operation id="274" st_id="48" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:24  %tmp_14_i_i = fmul float %tmp_24_i_i, %T

]]></Node>
<StgValue><ssdm name="tmp_14_i_i"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="275" st_id="49" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:20  %tmp_i2_i = fmul float %tmp_19_i_i, %T

]]></Node>
<StgValue><ssdm name="tmp_i2_i"/></StgValue>
</operation>

<operation id="276" st_id="49" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:22  %tmp_12_i_i = fmul float %tmp_21_i_i, %T

]]></Node>
<StgValue><ssdm name="tmp_12_i_i"/></StgValue>
</operation>

<operation id="277" st_id="49" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:24  %tmp_14_i_i = fmul float %tmp_24_i_i, %T

]]></Node>
<StgValue><ssdm name="tmp_14_i_i"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="278" st_id="50" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:21  %POI_z_x = fadd float %tmp_i2_i, %edge_p1_x_read

]]></Node>
<StgValue><ssdm name="POI_z_x"/></StgValue>
</operation>

<operation id="279" st_id="50" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:23  %POI_z_y = fadd float %tmp_12_i_i, %edge_p1_y_read

]]></Node>
<StgValue><ssdm name="POI_z_y"/></StgValue>
</operation>

<operation id="280" st_id="50" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:25  %POI_z_z = fadd float %tmp_14_i_i, %edge_p1_z_read

]]></Node>
<StgValue><ssdm name="POI_z_z"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="281" st_id="51" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:21  %POI_z_x = fadd float %tmp_i2_i, %edge_p1_x_read

]]></Node>
<StgValue><ssdm name="POI_z_x"/></StgValue>
</operation>

<operation id="282" st_id="51" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:23  %POI_z_y = fadd float %tmp_12_i_i, %edge_p1_y_read

]]></Node>
<StgValue><ssdm name="POI_z_y"/></StgValue>
</operation>

<operation id="283" st_id="51" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:25  %POI_z_z = fadd float %tmp_14_i_i, %edge_p1_z_read

]]></Node>
<StgValue><ssdm name="POI_z_z"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="284" st_id="52" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:21  %POI_z_x = fadd float %tmp_i2_i, %edge_p1_x_read

]]></Node>
<StgValue><ssdm name="POI_z_x"/></StgValue>
</operation>

<operation id="285" st_id="52" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:23  %POI_z_y = fadd float %tmp_12_i_i, %edge_p1_y_read

]]></Node>
<StgValue><ssdm name="POI_z_y"/></StgValue>
</operation>

<operation id="286" st_id="52" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:25  %POI_z_z = fadd float %tmp_14_i_i, %edge_p1_z_read

]]></Node>
<StgValue><ssdm name="POI_z_z"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="287" st_id="53" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:21  %POI_z_x = fadd float %tmp_i2_i, %edge_p1_x_read

]]></Node>
<StgValue><ssdm name="POI_z_x"/></StgValue>
</operation>

<operation id="288" st_id="53" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:23  %POI_z_y = fadd float %tmp_12_i_i, %edge_p1_y_read

]]></Node>
<StgValue><ssdm name="POI_z_y"/></StgValue>
</operation>

<operation id="289" st_id="53" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:25  %POI_z_z = fadd float %tmp_14_i_i, %edge_p1_z_read

]]></Node>
<StgValue><ssdm name="POI_z_z"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="290" st_id="54" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
_ifconv:26  %tmp_s = call fastcc i1 @pointOnSegment(float %POI_z_x, float %POI_z_y, float %POI_z_z, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="291" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:27  %p_Val2_1 = bitcast float %POI_z_x to i32

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="292" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:29  %tmp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_1, i32 23, i32 30) nounwind

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="293" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:30  %tmp_V_1 = trunc i32 %p_Val2_1 to i23

]]></Node>
<StgValue><ssdm name="tmp_V_1"/></StgValue>
</operation>

<operation id="294" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
_ifconv:31  %mantissa_V = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_1, i1 false)

]]></Node>
<StgValue><ssdm name="mantissa_V"/></StgValue>
</operation>

<operation id="295" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="79" op_0_bw="25">
<![CDATA[
_ifconv:32  %zext_ln682 = zext i25 %mantissa_V to i79

]]></Node>
<StgValue><ssdm name="zext_ln682"/></StgValue>
</operation>

<operation id="296" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:33  %zext_ln339 = zext i8 %tmp_V to i9

]]></Node>
<StgValue><ssdm name="zext_ln339"/></StgValue>
</operation>

<operation id="297" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:34  %add_ln339 = add i9 -127, %zext_ln339

]]></Node>
<StgValue><ssdm name="add_ln339"/></StgValue>
</operation>

<operation id="298" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ifconv:35  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln339, i32 8)

]]></Node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>

<operation id="299" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:36  %sub_ln1311 = sub i8 127, %tmp_V

]]></Node>
<StgValue><ssdm name="sub_ln1311"/></StgValue>
</operation>

<operation id="300" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:37  %sext_ln1311 = sext i8 %sub_ln1311 to i9

]]></Node>
<StgValue><ssdm name="sext_ln1311"/></StgValue>
</operation>

<operation id="301" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ifconv:38  %ush = select i1 %isNeg, i9 %sext_ln1311, i9 %add_ln339

]]></Node>
<StgValue><ssdm name="ush"/></StgValue>
</operation>

<operation id="302" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:39  %sext_ln1311_1 = sext i9 %ush to i32

]]></Node>
<StgValue><ssdm name="sext_ln1311_1"/></StgValue>
</operation>

<operation id="303" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="25" op_0_bw="9">
<![CDATA[
_ifconv:40  %sext_ln1311_12 = sext i9 %ush to i25

]]></Node>
<StgValue><ssdm name="sext_ln1311_12"/></StgValue>
</operation>

<operation id="304" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="79" op_0_bw="32">
<![CDATA[
_ifconv:41  %zext_ln1287 = zext i32 %sext_ln1311_1 to i79

]]></Node>
<StgValue><ssdm name="zext_ln1287"/></StgValue>
</operation>

<operation id="305" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ifconv:42  %r_V = lshr i25 %mantissa_V, %sext_ln1311_12

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="306" st_id="54" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
_ifconv:43  %r_V_1 = shl i79 %zext_ln682, %zext_ln1287

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="307" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
_ifconv:44  %tmp = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V, i32 24)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="308" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="1">
<![CDATA[
_ifconv:45  %zext_ln662 = zext i1 %tmp to i32

]]></Node>
<StgValue><ssdm name="zext_ln662"/></StgValue>
</operation>

<operation id="309" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="79" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:46  %tmp_3 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %r_V_1, i32 24, i32 55)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="310" st_id="54" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:47  %p_Val2_20 = select i1 %isNeg, i32 %zext_ln662, i32 %tmp_3

]]></Node>
<StgValue><ssdm name="p_Val2_20"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="311" st_id="55" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
_ifconv:26  %tmp_s = call fastcc i1 @pointOnSegment(float %POI_z_x, float %POI_z_y, float %POI_z_z, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="312" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:28  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_1, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="313" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:48  %result_V_1 = sub i32 0, %p_Val2_20

]]></Node>
<StgValue><ssdm name="result_V_1"/></StgValue>
</operation>

<operation id="314" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:49  %p_Val2_21 = select i1 %p_Result_s, i32 %result_V_1, i32 %p_Val2_20

]]></Node>
<StgValue><ssdm name="p_Val2_21"/></StgValue>
</operation>

<operation id="315" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:50  %p_Val2_6 = bitcast float %POI_z_y to i32

]]></Node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>

<operation id="316" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:51  %p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_6, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="317" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:52  %tmp_V_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_6, i32 23, i32 30) nounwind

]]></Node>
<StgValue><ssdm name="tmp_V_2"/></StgValue>
</operation>

<operation id="318" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="23" op_0_bw="32">
<![CDATA[
_ifconv:53  %tmp_V_3 = trunc i32 %p_Val2_6 to i23

]]></Node>
<StgValue><ssdm name="tmp_V_3"/></StgValue>
</operation>

<operation id="319" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
_ifconv:54  %mantissa_V_1 = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_3, i1 false)

]]></Node>
<StgValue><ssdm name="mantissa_V_1"/></StgValue>
</operation>

<operation id="320" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="79" op_0_bw="25">
<![CDATA[
_ifconv:55  %zext_ln682_1 = zext i25 %mantissa_V_1 to i79

]]></Node>
<StgValue><ssdm name="zext_ln682_1"/></StgValue>
</operation>

<operation id="321" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:56  %zext_ln339_1 = zext i8 %tmp_V_2 to i9

]]></Node>
<StgValue><ssdm name="zext_ln339_1"/></StgValue>
</operation>

<operation id="322" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:57  %add_ln339_1 = add i9 -127, %zext_ln339_1

]]></Node>
<StgValue><ssdm name="add_ln339_1"/></StgValue>
</operation>

<operation id="323" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ifconv:58  %isNeg_1 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln339_1, i32 8)

]]></Node>
<StgValue><ssdm name="isNeg_1"/></StgValue>
</operation>

<operation id="324" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:59  %sub_ln1311_1 = sub i8 127, %tmp_V_2

]]></Node>
<StgValue><ssdm name="sub_ln1311_1"/></StgValue>
</operation>

<operation id="325" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="9" op_0_bw="8">
<![CDATA[
_ifconv:60  %sext_ln1311_2 = sext i8 %sub_ln1311_1 to i9

]]></Node>
<StgValue><ssdm name="sext_ln1311_2"/></StgValue>
</operation>

<operation id="326" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ifconv:61  %ush_1 = select i1 %isNeg_1, i9 %sext_ln1311_2, i9 %add_ln339_1

]]></Node>
<StgValue><ssdm name="ush_1"/></StgValue>
</operation>

<operation id="327" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="9">
<![CDATA[
_ifconv:62  %sext_ln1311_3 = sext i9 %ush_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1311_3"/></StgValue>
</operation>

<operation id="328" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="25" op_0_bw="9">
<![CDATA[
_ifconv:63  %sext_ln1311_13 = sext i9 %ush_1 to i25

]]></Node>
<StgValue><ssdm name="sext_ln1311_13"/></StgValue>
</operation>

<operation id="329" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="79" op_0_bw="32">
<![CDATA[
_ifconv:64  %zext_ln1287_1 = zext i32 %sext_ln1311_3 to i79

]]></Node>
<StgValue><ssdm name="zext_ln1287_1"/></StgValue>
</operation>

<operation id="330" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ifconv:65  %r_V_2 = lshr i25 %mantissa_V_1, %sext_ln1311_13

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="331" st_id="55" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
_ifconv:66  %r_V_3 = shl i79 %zext_ln682_1, %zext_ln1287_1

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="332" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
_ifconv:67  %tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V_2, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="333" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="55" op_0_bw="1">
<![CDATA[
_ifconv:68  %zext_ln662_1 = zext i1 %tmp_7 to i55

]]></Node>
<StgValue><ssdm name="zext_ln662_1"/></StgValue>
</operation>

<operation id="334" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="55" op_0_bw="55" op_1_bw="79" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:69  %tmp_6 = call i55 @_ssdm_op_PartSelect.i55.i79.i32.i32(i79 %r_V_3, i32 24, i32 78)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="335" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="55" op_0_bw="1" op_1_bw="55" op_2_bw="55">
<![CDATA[
_ifconv:70  %select_ln1312 = select i1 %isNeg_1, i55 %zext_ln662_1, i55 %tmp_6

]]></Node>
<StgValue><ssdm name="select_ln1312"/></StgValue>
</operation>

<operation id="336" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="30" op_0_bw="55">
<![CDATA[
_ifconv:71  %trunc_ln82 = trunc i55 %select_ln1312 to i30

]]></Node>
<StgValue><ssdm name="trunc_ln82"/></StgValue>
</operation>

<operation id="337" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ifconv:72  %sub_ln82 = sub i30 0, %trunc_ln82

]]></Node>
<StgValue><ssdm name="sub_ln82"/></StgValue>
</operation>

<operation id="338" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="30" op_0_bw="55">
<![CDATA[
_ifconv:73  %trunc_ln82_1 = trunc i55 %select_ln1312 to i30

]]></Node>
<StgValue><ssdm name="trunc_ln82_1"/></StgValue>
</operation>

<operation id="339" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
_ifconv:74  %select_ln59 = select i1 %p_Result_1, i30 %sub_ln82, i30 %trunc_ln82_1

]]></Node>
<StgValue><ssdm name="select_ln59"/></StgValue>
</operation>

<operation id="340" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
_ifconv:75  %shl_ln = call i32 @_ssdm_op_BitConcatenate.i32.i30.i2(i30 %select_ln59, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="341" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:79  %add_ln82 = add i32 %shl_ln, %p_Val2_21

]]></Node>
<StgValue><ssdm name="add_ln82"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="342" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="2" op_0_bw="3">
<![CDATA[
_ifconv:76  %trunc_ln82_2 = trunc i3 %k_assign to i2

]]></Node>
<StgValue><ssdm name="trunc_ln82_2"/></StgValue>
</operation>

<operation id="343" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
_ifconv:77  %shl_ln82_1 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %trunc_ln82_2, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln82_1"/></StgValue>
</operation>

<operation id="344" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="6">
<![CDATA[
_ifconv:78  %zext_ln82 = zext i6 %shl_ln82_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln82"/></StgValue>
</operation>

<operation id="345" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:80  %add_ln82_1 = add i32 %add_ln82, %zext_ln82

]]></Node>
<StgValue><ssdm name="add_ln82_1"/></StgValue>
</operation>

<operation id="346" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:81  %zext_ln115 = zext i32 %add_ln82_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln115"/></StgValue>
</operation>

<operation id="347" st_id="56" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:82  %shl_ln115 = shl i64 1, %zext_ln115

]]></Node>
<StgValue><ssdm name="shl_ln115"/></StgValue>
</operation>

<operation id="348" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:83  %add_ln82_2 = add i3 -1, %k_assign

]]></Node>
<StgValue><ssdm name="add_ln82_2"/></StgValue>
</operation>

<operation id="349" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
_ifconv:84  %tmp_10 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %add_ln82_2, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="350" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="7">
<![CDATA[
_ifconv:85  %sext_ln82 = sext i7 %tmp_10 to i32

]]></Node>
<StgValue><ssdm name="sext_ln82"/></StgValue>
</operation>

<operation id="351" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:86  %add_ln82_3 = add i32 %add_ln82, %sext_ln82

]]></Node>
<StgValue><ssdm name="add_ln82_3"/></StgValue>
</operation>

<operation id="352" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="32">
<![CDATA[
_ifconv:87  %zext_ln116 = zext i32 %add_ln82_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln116"/></StgValue>
</operation>

<operation id="353" st_id="56" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:88  %shl_ln116 = shl i64 1, %zext_ln116

]]></Node>
<StgValue><ssdm name="shl_ln116"/></StgValue>
</operation>

<operation id="354" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:89  %or_ln116 = or i64 %collisions_z_0, %shl_ln116

]]></Node>
<StgValue><ssdm name="or_ln116"/></StgValue>
</operation>

<operation id="355" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:90  %collisions_z = or i64 %or_ln116, %shl_ln115

]]></Node>
<StgValue><ssdm name="collisions_z"/></StgValue>
</operation>

<operation id="356" st_id="56" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:91  %collisions_z_1 = select i1 %tmp_s, i64 %collisions_z, i64 %collisions_z_0

]]></Node>
<StgValue><ssdm name="collisions_z_1"/></StgValue>
</operation>

<operation id="357" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:92  br label %1

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="358" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader22:0  %j_assign_1 = phi i3 [ %y, %_ifconv1 ], [ 0, %.preheader22.preheader ]

]]></Node>
<StgValue><ssdm name="j_assign_1"/></StgValue>
</operation>

<operation id="359" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.preheader22:1  %collisions_y_0 = phi i64 [ %collisions_y_1, %_ifconv1 ], [ 0, %.preheader22.preheader ]

]]></Node>
<StgValue><ssdm name="collisions_y_0"/></StgValue>
</operation>

<operation id="360" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="3">
<![CDATA[
.preheader22:2  %zext_ln124 = zext i3 %j_assign_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln124"/></StgValue>
</operation>

<operation id="361" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader22:3  %icmp_ln124 = icmp eq i3 %j_assign_1, -4

]]></Node>
<StgValue><ssdm name="icmp_ln124"/></StgValue>
</operation>

<operation id="362" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader22:4  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="363" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader22:5  %y = add i3 %j_assign_1, 1

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="364" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader22:6  br i1 %icmp_ln124, label %.preheader.preheader, label %_ifconv1

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>

<operation id="365" st_id="57" stage="4" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32">
<![CDATA[
_ifconv1:0  %R_z_1 = sitofp i32 %zext_ln124 to float

]]></Node>
<StgValue><ssdm name="R_z_1"/></StgValue>
</operation>

<operation id="366" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln137"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="367" st_id="58" stage="3" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32">
<![CDATA[
_ifconv1:0  %R_z_1 = sitofp i32 %zext_ln124 to float

]]></Node>
<StgValue><ssdm name="R_z_1"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="368" st_id="59" stage="2" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32">
<![CDATA[
_ifconv1:0  %R_z_1 = sitofp i32 %zext_ln124 to float

]]></Node>
<StgValue><ssdm name="R_z_1"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="369" st_id="60" stage="1" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32">
<![CDATA[
_ifconv1:0  %R_z_1 = sitofp i32 %zext_ln124 to float

]]></Node>
<StgValue><ssdm name="R_z_1"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="370" st_id="61" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:1  %PR_z_1 = fsub float %R_z_1, %R_z_1

]]></Node>
<StgValue><ssdm name="PR_z_1"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="371" st_id="62" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:1  %PR_z_1 = fsub float %R_z_1, %R_z_1

]]></Node>
<StgValue><ssdm name="PR_z_1"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="372" st_id="63" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:1  %PR_z_1 = fsub float %R_z_1, %R_z_1

]]></Node>
<StgValue><ssdm name="PR_z_1"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="373" st_id="64" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:1  %PR_z_1 = fsub float %R_z_1, %R_z_1

]]></Node>
<StgValue><ssdm name="PR_z_1"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="374" st_id="65" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:2  %tmp_i_i4 = fmul float %PR_z_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i_i4"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="375" st_id="66" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:2  %tmp_i_i4 = fmul float %PR_z_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i_i4"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="376" st_id="67" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:2  %tmp_i_i4 = fmul float %PR_z_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i_i4"/></StgValue>
</operation>

<operation id="377" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32">
<![CDATA[
_ifconv1:3  %bitcast_ln22_2 = bitcast float %PR_z_1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln22_2"/></StgValue>
</operation>

<operation id="378" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:4  %xor_ln22_1 = xor i32 %bitcast_ln22_2, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln22_1"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="379" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32">
<![CDATA[
_ifconv1:5  %bitcast_ln22_3 = bitcast i32 %xor_ln22_1 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln22_3"/></StgValue>
</operation>

<operation id="380" st_id="68" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:6  %norm_y_1 = fsub float %tmp_i_i4, %bitcast_ln22_3

]]></Node>
<StgValue><ssdm name="norm_y_1"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="381" st_id="69" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:6  %norm_y_1 = fsub float %tmp_i_i4, %bitcast_ln22_3

]]></Node>
<StgValue><ssdm name="norm_y_1"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="382" st_id="70" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:6  %norm_y_1 = fsub float %tmp_i_i4, %bitcast_ln22_3

]]></Node>
<StgValue><ssdm name="norm_y_1"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="383" st_id="71" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:6  %norm_y_1 = fsub float %tmp_i_i4, %bitcast_ln22_3

]]></Node>
<StgValue><ssdm name="norm_y_1"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="384" st_id="72" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:7  %tmp_i9_i9 = fmul float %norm_y_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i9_i9"/></StgValue>
</operation>

<operation id="385" st_id="72" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:10  %tmp_i1_i1 = fmul float %norm_y_1, %edge_p1_x_read

]]></Node>
<StgValue><ssdm name="tmp_i1_i1"/></StgValue>
</operation>

<operation id="386" st_id="72" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:11  %tmp_i1_i1_8 = fmul float %norm_y_1, %edge_p1_z_read

]]></Node>
<StgValue><ssdm name="tmp_i1_i1_8"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="387" st_id="73" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:7  %tmp_i9_i9 = fmul float %norm_y_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i9_i9"/></StgValue>
</operation>

<operation id="388" st_id="73" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:10  %tmp_i1_i1 = fmul float %norm_y_1, %edge_p1_x_read

]]></Node>
<StgValue><ssdm name="tmp_i1_i1"/></StgValue>
</operation>

<operation id="389" st_id="73" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:11  %tmp_i1_i1_8 = fmul float %norm_y_1, %edge_p1_z_read

]]></Node>
<StgValue><ssdm name="tmp_i1_i1_8"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="390" st_id="74" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:7  %tmp_i9_i9 = fmul float %norm_y_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i9_i9"/></StgValue>
</operation>

<operation id="391" st_id="74" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:10  %tmp_i1_i1 = fmul float %norm_y_1, %edge_p1_x_read

]]></Node>
<StgValue><ssdm name="tmp_i1_i1"/></StgValue>
</operation>

<operation id="392" st_id="74" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:11  %tmp_i1_i1_8 = fmul float %norm_y_1, %edge_p1_z_read

]]></Node>
<StgValue><ssdm name="tmp_i1_i1_8"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="393" st_id="75" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:8  %tmp_44_i_i1 = fadd float %tmp_i9_i9, %tmp_i9_i9

]]></Node>
<StgValue><ssdm name="tmp_44_i_i1"/></StgValue>
</operation>

<operation id="394" st_id="75" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:12  %tmp_15_i_i1 = fadd float %tmp_i1_i1, %tmp_i1_i1_8

]]></Node>
<StgValue><ssdm name="tmp_15_i_i1"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="395" st_id="76" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:8  %tmp_44_i_i1 = fadd float %tmp_i9_i9, %tmp_i9_i9

]]></Node>
<StgValue><ssdm name="tmp_44_i_i1"/></StgValue>
</operation>

<operation id="396" st_id="76" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:12  %tmp_15_i_i1 = fadd float %tmp_i1_i1, %tmp_i1_i1_8

]]></Node>
<StgValue><ssdm name="tmp_15_i_i1"/></StgValue>
</operation>

<operation id="397" st_id="76" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:15  %tmp_20_i_i1 = fmul float %tmp_19_i_i, %norm_y_1

]]></Node>
<StgValue><ssdm name="tmp_20_i_i1"/></StgValue>
</operation>

<operation id="398" st_id="76" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:16  %tmp_22_i_i1 = fmul float %tmp_24_i_i, %norm_y_1

]]></Node>
<StgValue><ssdm name="tmp_22_i_i1"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="399" st_id="77" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:8  %tmp_44_i_i1 = fadd float %tmp_i9_i9, %tmp_i9_i9

]]></Node>
<StgValue><ssdm name="tmp_44_i_i1"/></StgValue>
</operation>

<operation id="400" st_id="77" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:12  %tmp_15_i_i1 = fadd float %tmp_i1_i1, %tmp_i1_i1_8

]]></Node>
<StgValue><ssdm name="tmp_15_i_i1"/></StgValue>
</operation>

<operation id="401" st_id="77" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:15  %tmp_20_i_i1 = fmul float %tmp_19_i_i, %norm_y_1

]]></Node>
<StgValue><ssdm name="tmp_20_i_i1"/></StgValue>
</operation>

<operation id="402" st_id="77" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:16  %tmp_22_i_i1 = fmul float %tmp_24_i_i, %norm_y_1

]]></Node>
<StgValue><ssdm name="tmp_22_i_i1"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="403" st_id="78" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:8  %tmp_44_i_i1 = fadd float %tmp_i9_i9, %tmp_i9_i9

]]></Node>
<StgValue><ssdm name="tmp_44_i_i1"/></StgValue>
</operation>

<operation id="404" st_id="78" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:12  %tmp_15_i_i1 = fadd float %tmp_i1_i1, %tmp_i1_i1_8

]]></Node>
<StgValue><ssdm name="tmp_15_i_i1"/></StgValue>
</operation>

<operation id="405" st_id="78" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:15  %tmp_20_i_i1 = fmul float %tmp_19_i_i, %norm_y_1

]]></Node>
<StgValue><ssdm name="tmp_20_i_i1"/></StgValue>
</operation>

<operation id="406" st_id="78" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:16  %tmp_22_i_i1 = fmul float %tmp_24_i_i, %norm_y_1

]]></Node>
<StgValue><ssdm name="tmp_22_i_i1"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="407" st_id="79" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:9  %dot_1 = fadd float %tmp_44_i_i1, %R_z_1

]]></Node>
<StgValue><ssdm name="dot_1"/></StgValue>
</operation>

<operation id="408" st_id="79" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:13  %tmp_17_i_i1 = fadd float %tmp_15_i_i1, %edge_p1_y_read

]]></Node>
<StgValue><ssdm name="tmp_17_i_i1"/></StgValue>
</operation>

<operation id="409" st_id="79" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:17  %tmp_23_i_i1 = fadd float %tmp_20_i_i1, %tmp_22_i_i1

]]></Node>
<StgValue><ssdm name="tmp_23_i_i1"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="410" st_id="80" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:9  %dot_1 = fadd float %tmp_44_i_i1, %R_z_1

]]></Node>
<StgValue><ssdm name="dot_1"/></StgValue>
</operation>

<operation id="411" st_id="80" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:13  %tmp_17_i_i1 = fadd float %tmp_15_i_i1, %edge_p1_y_read

]]></Node>
<StgValue><ssdm name="tmp_17_i_i1"/></StgValue>
</operation>

<operation id="412" st_id="80" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:17  %tmp_23_i_i1 = fadd float %tmp_20_i_i1, %tmp_22_i_i1

]]></Node>
<StgValue><ssdm name="tmp_23_i_i1"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="413" st_id="81" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:9  %dot_1 = fadd float %tmp_44_i_i1, %R_z_1

]]></Node>
<StgValue><ssdm name="dot_1"/></StgValue>
</operation>

<operation id="414" st_id="81" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:13  %tmp_17_i_i1 = fadd float %tmp_15_i_i1, %edge_p1_y_read

]]></Node>
<StgValue><ssdm name="tmp_17_i_i1"/></StgValue>
</operation>

<operation id="415" st_id="81" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:17  %tmp_23_i_i1 = fadd float %tmp_20_i_i1, %tmp_22_i_i1

]]></Node>
<StgValue><ssdm name="tmp_23_i_i1"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="416" st_id="82" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:9  %dot_1 = fadd float %tmp_44_i_i1, %R_z_1

]]></Node>
<StgValue><ssdm name="dot_1"/></StgValue>
</operation>

<operation id="417" st_id="82" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:13  %tmp_17_i_i1 = fadd float %tmp_15_i_i1, %edge_p1_y_read

]]></Node>
<StgValue><ssdm name="tmp_17_i_i1"/></StgValue>
</operation>

<operation id="418" st_id="82" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:17  %tmp_23_i_i1 = fadd float %tmp_20_i_i1, %tmp_22_i_i1

]]></Node>
<StgValue><ssdm name="tmp_23_i_i1"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="419" st_id="83" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:14  %tmp_18_i_i1 = fsub float %dot_1, %tmp_17_i_i1

]]></Node>
<StgValue><ssdm name="tmp_18_i_i1"/></StgValue>
</operation>

<operation id="420" st_id="83" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:18  %tmp_26_i_i1 = fadd float %tmp_23_i_i1, %tmp_21_i_i

]]></Node>
<StgValue><ssdm name="tmp_26_i_i1"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="421" st_id="84" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:14  %tmp_18_i_i1 = fsub float %dot_1, %tmp_17_i_i1

]]></Node>
<StgValue><ssdm name="tmp_18_i_i1"/></StgValue>
</operation>

<operation id="422" st_id="84" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:18  %tmp_26_i_i1 = fadd float %tmp_23_i_i1, %tmp_21_i_i

]]></Node>
<StgValue><ssdm name="tmp_26_i_i1"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="423" st_id="85" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:14  %tmp_18_i_i1 = fsub float %dot_1, %tmp_17_i_i1

]]></Node>
<StgValue><ssdm name="tmp_18_i_i1"/></StgValue>
</operation>

<operation id="424" st_id="85" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:18  %tmp_26_i_i1 = fadd float %tmp_23_i_i1, %tmp_21_i_i

]]></Node>
<StgValue><ssdm name="tmp_26_i_i1"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="425" st_id="86" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:14  %tmp_18_i_i1 = fsub float %dot_1, %tmp_17_i_i1

]]></Node>
<StgValue><ssdm name="tmp_18_i_i1"/></StgValue>
</operation>

<operation id="426" st_id="86" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:18  %tmp_26_i_i1 = fadd float %tmp_23_i_i1, %tmp_21_i_i

]]></Node>
<StgValue><ssdm name="tmp_26_i_i1"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="427" st_id="87" stage="12" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:19  %T_1 = fdiv float %tmp_18_i_i1, %tmp_26_i_i1

]]></Node>
<StgValue><ssdm name="T_1"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="428" st_id="88" stage="11" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:19  %T_1 = fdiv float %tmp_18_i_i1, %tmp_26_i_i1

]]></Node>
<StgValue><ssdm name="T_1"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="429" st_id="89" stage="10" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:19  %T_1 = fdiv float %tmp_18_i_i1, %tmp_26_i_i1

]]></Node>
<StgValue><ssdm name="T_1"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="430" st_id="90" stage="9" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:19  %T_1 = fdiv float %tmp_18_i_i1, %tmp_26_i_i1

]]></Node>
<StgValue><ssdm name="T_1"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="431" st_id="91" stage="8" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:19  %T_1 = fdiv float %tmp_18_i_i1, %tmp_26_i_i1

]]></Node>
<StgValue><ssdm name="T_1"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="432" st_id="92" stage="7" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:19  %T_1 = fdiv float %tmp_18_i_i1, %tmp_26_i_i1

]]></Node>
<StgValue><ssdm name="T_1"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="433" st_id="93" stage="6" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:19  %T_1 = fdiv float %tmp_18_i_i1, %tmp_26_i_i1

]]></Node>
<StgValue><ssdm name="T_1"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="434" st_id="94" stage="5" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:19  %T_1 = fdiv float %tmp_18_i_i1, %tmp_26_i_i1

]]></Node>
<StgValue><ssdm name="T_1"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="435" st_id="95" stage="4" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:19  %T_1 = fdiv float %tmp_18_i_i1, %tmp_26_i_i1

]]></Node>
<StgValue><ssdm name="T_1"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="436" st_id="96" stage="3" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:19  %T_1 = fdiv float %tmp_18_i_i1, %tmp_26_i_i1

]]></Node>
<StgValue><ssdm name="T_1"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="437" st_id="97" stage="2" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:19  %T_1 = fdiv float %tmp_18_i_i1, %tmp_26_i_i1

]]></Node>
<StgValue><ssdm name="T_1"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="438" st_id="98" stage="1" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:19  %T_1 = fdiv float %tmp_18_i_i1, %tmp_26_i_i1

]]></Node>
<StgValue><ssdm name="T_1"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="439" st_id="99" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:20  %tmp_i2_i1 = fmul float %tmp_19_i_i, %T_1

]]></Node>
<StgValue><ssdm name="tmp_i2_i1"/></StgValue>
</operation>

<operation id="440" st_id="99" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:22  %tmp_12_i_i1 = fmul float %tmp_24_i_i, %T_1

]]></Node>
<StgValue><ssdm name="tmp_12_i_i1"/></StgValue>
</operation>

<operation id="441" st_id="99" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:24  %tmp_14_i_i1 = fmul float %tmp_21_i_i, %T_1

]]></Node>
<StgValue><ssdm name="tmp_14_i_i1"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="442" st_id="100" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:20  %tmp_i2_i1 = fmul float %tmp_19_i_i, %T_1

]]></Node>
<StgValue><ssdm name="tmp_i2_i1"/></StgValue>
</operation>

<operation id="443" st_id="100" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:22  %tmp_12_i_i1 = fmul float %tmp_24_i_i, %T_1

]]></Node>
<StgValue><ssdm name="tmp_12_i_i1"/></StgValue>
</operation>

<operation id="444" st_id="100" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:24  %tmp_14_i_i1 = fmul float %tmp_21_i_i, %T_1

]]></Node>
<StgValue><ssdm name="tmp_14_i_i1"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="445" st_id="101" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:20  %tmp_i2_i1 = fmul float %tmp_19_i_i, %T_1

]]></Node>
<StgValue><ssdm name="tmp_i2_i1"/></StgValue>
</operation>

<operation id="446" st_id="101" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:22  %tmp_12_i_i1 = fmul float %tmp_24_i_i, %T_1

]]></Node>
<StgValue><ssdm name="tmp_12_i_i1"/></StgValue>
</operation>

<operation id="447" st_id="101" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:24  %tmp_14_i_i1 = fmul float %tmp_21_i_i, %T_1

]]></Node>
<StgValue><ssdm name="tmp_14_i_i1"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="448" st_id="102" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:21  %POI_y_x = fadd float %tmp_i2_i1, %edge_p1_x_read

]]></Node>
<StgValue><ssdm name="POI_y_x"/></StgValue>
</operation>

<operation id="449" st_id="102" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:23  %POI_y_z = fadd float %tmp_12_i_i1, %edge_p1_z_read

]]></Node>
<StgValue><ssdm name="POI_y_z"/></StgValue>
</operation>

<operation id="450" st_id="102" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:25  %POI_y_y = fadd float %tmp_14_i_i1, %edge_p1_y_read

]]></Node>
<StgValue><ssdm name="POI_y_y"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="451" st_id="103" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:21  %POI_y_x = fadd float %tmp_i2_i1, %edge_p1_x_read

]]></Node>
<StgValue><ssdm name="POI_y_x"/></StgValue>
</operation>

<operation id="452" st_id="103" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:23  %POI_y_z = fadd float %tmp_12_i_i1, %edge_p1_z_read

]]></Node>
<StgValue><ssdm name="POI_y_z"/></StgValue>
</operation>

<operation id="453" st_id="103" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:25  %POI_y_y = fadd float %tmp_14_i_i1, %edge_p1_y_read

]]></Node>
<StgValue><ssdm name="POI_y_y"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="454" st_id="104" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:21  %POI_y_x = fadd float %tmp_i2_i1, %edge_p1_x_read

]]></Node>
<StgValue><ssdm name="POI_y_x"/></StgValue>
</operation>

<operation id="455" st_id="104" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:23  %POI_y_z = fadd float %tmp_12_i_i1, %edge_p1_z_read

]]></Node>
<StgValue><ssdm name="POI_y_z"/></StgValue>
</operation>

<operation id="456" st_id="104" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:25  %POI_y_y = fadd float %tmp_14_i_i1, %edge_p1_y_read

]]></Node>
<StgValue><ssdm name="POI_y_y"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="457" st_id="105" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:21  %POI_y_x = fadd float %tmp_i2_i1, %edge_p1_x_read

]]></Node>
<StgValue><ssdm name="POI_y_x"/></StgValue>
</operation>

<operation id="458" st_id="105" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:23  %POI_y_z = fadd float %tmp_12_i_i1, %edge_p1_z_read

]]></Node>
<StgValue><ssdm name="POI_y_z"/></StgValue>
</operation>

<operation id="459" st_id="105" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:25  %POI_y_y = fadd float %tmp_14_i_i1, %edge_p1_y_read

]]></Node>
<StgValue><ssdm name="POI_y_y"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="460" st_id="106" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
_ifconv1:26  %tmp_2 = call fastcc i1 @pointOnSegment(float %POI_y_x, float %POI_y_y, float %POI_y_z, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="461" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32">
<![CDATA[
_ifconv1:27  %p_Val2_s = bitcast float %POI_y_x to i32

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="462" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:29  %tmp_V_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind

]]></Node>
<StgValue><ssdm name="tmp_V_4"/></StgValue>
</operation>

<operation id="463" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="23" op_0_bw="32">
<![CDATA[
_ifconv1:30  %tmp_V_5 = trunc i32 %p_Val2_s to i23

]]></Node>
<StgValue><ssdm name="tmp_V_5"/></StgValue>
</operation>

<operation id="464" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
_ifconv1:31  %mantissa_V_2 = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_5, i1 false)

]]></Node>
<StgValue><ssdm name="mantissa_V_2"/></StgValue>
</operation>

<operation id="465" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="79" op_0_bw="25">
<![CDATA[
_ifconv1:32  %zext_ln682_2 = zext i25 %mantissa_V_2 to i79

]]></Node>
<StgValue><ssdm name="zext_ln682_2"/></StgValue>
</operation>

<operation id="466" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="9" op_0_bw="8">
<![CDATA[
_ifconv1:33  %zext_ln339_2 = zext i8 %tmp_V_4 to i9

]]></Node>
<StgValue><ssdm name="zext_ln339_2"/></StgValue>
</operation>

<operation id="467" st_id="106" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv1:34  %add_ln339_2 = add i9 -127, %zext_ln339_2

]]></Node>
<StgValue><ssdm name="add_ln339_2"/></StgValue>
</operation>

<operation id="468" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ifconv1:35  %isNeg_2 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln339_2, i32 8)

]]></Node>
<StgValue><ssdm name="isNeg_2"/></StgValue>
</operation>

<operation id="469" st_id="106" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv1:36  %sub_ln1311_2 = sub i8 127, %tmp_V_4

]]></Node>
<StgValue><ssdm name="sub_ln1311_2"/></StgValue>
</operation>

<operation id="470" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="9" op_0_bw="8">
<![CDATA[
_ifconv1:37  %sext_ln1311_4 = sext i8 %sub_ln1311_2 to i9

]]></Node>
<StgValue><ssdm name="sext_ln1311_4"/></StgValue>
</operation>

<operation id="471" st_id="106" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ifconv1:38  %ush_2 = select i1 %isNeg_2, i9 %sext_ln1311_4, i9 %add_ln339_2

]]></Node>
<StgValue><ssdm name="ush_2"/></StgValue>
</operation>

<operation id="472" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="9">
<![CDATA[
_ifconv1:39  %sext_ln1311_5 = sext i9 %ush_2 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1311_5"/></StgValue>
</operation>

<operation id="473" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="25" op_0_bw="9">
<![CDATA[
_ifconv1:40  %sext_ln1311_14 = sext i9 %ush_2 to i25

]]></Node>
<StgValue><ssdm name="sext_ln1311_14"/></StgValue>
</operation>

<operation id="474" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="79" op_0_bw="32">
<![CDATA[
_ifconv1:41  %zext_ln1287_2 = zext i32 %sext_ln1311_5 to i79

]]></Node>
<StgValue><ssdm name="zext_ln1287_2"/></StgValue>
</operation>

<operation id="475" st_id="106" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ifconv1:42  %r_V_4 = lshr i25 %mantissa_V_2, %sext_ln1311_14

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="476" st_id="106" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
_ifconv1:43  %r_V_5 = shl i79 %zext_ln682_2, %zext_ln1287_2

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="477" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
_ifconv1:44  %tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V_4, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="478" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="1">
<![CDATA[
_ifconv1:45  %zext_ln662_2 = zext i1 %tmp_11 to i32

]]></Node>
<StgValue><ssdm name="zext_ln662_2"/></StgValue>
</operation>

<operation id="479" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="79" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:46  %tmp_12 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %r_V_5, i32 24, i32 55)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="480" st_id="106" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:47  %p_Val2_22 = select i1 %isNeg_2, i32 %zext_ln662_2, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="p_Val2_22"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="481" st_id="107" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
_ifconv1:26  %tmp_2 = call fastcc i1 @pointOnSegment(float %POI_y_x, float %POI_y_y, float %POI_y_z, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="482" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:28  %p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="483" st_id="107" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:48  %result_V_3 = sub i32 0, %p_Val2_22

]]></Node>
<StgValue><ssdm name="result_V_3"/></StgValue>
</operation>

<operation id="484" st_id="107" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:49  %p_Val2_23 = select i1 %p_Result_2, i32 %result_V_3, i32 %p_Val2_22

]]></Node>
<StgValue><ssdm name="p_Val2_23"/></StgValue>
</operation>

<operation id="485" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32">
<![CDATA[
_ifconv1:50  %p_Val2_12 = bitcast float %POI_y_z to i32

]]></Node>
<StgValue><ssdm name="p_Val2_12"/></StgValue>
</operation>

<operation id="486" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv1:51  %p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_12, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="487" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:52  %tmp_V_6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_12, i32 23, i32 30) nounwind

]]></Node>
<StgValue><ssdm name="tmp_V_6"/></StgValue>
</operation>

<operation id="488" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="23" op_0_bw="32">
<![CDATA[
_ifconv1:53  %tmp_V_7 = trunc i32 %p_Val2_12 to i23

]]></Node>
<StgValue><ssdm name="tmp_V_7"/></StgValue>
</operation>

<operation id="489" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
_ifconv1:54  %mantissa_V_3 = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_7, i1 false)

]]></Node>
<StgValue><ssdm name="mantissa_V_3"/></StgValue>
</operation>

<operation id="490" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="79" op_0_bw="25">
<![CDATA[
_ifconv1:55  %zext_ln682_3 = zext i25 %mantissa_V_3 to i79

]]></Node>
<StgValue><ssdm name="zext_ln682_3"/></StgValue>
</operation>

<operation id="491" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="9" op_0_bw="8">
<![CDATA[
_ifconv1:56  %zext_ln339_3 = zext i8 %tmp_V_6 to i9

]]></Node>
<StgValue><ssdm name="zext_ln339_3"/></StgValue>
</operation>

<operation id="492" st_id="107" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv1:57  %add_ln339_3 = add i9 -127, %zext_ln339_3

]]></Node>
<StgValue><ssdm name="add_ln339_3"/></StgValue>
</operation>

<operation id="493" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ifconv1:58  %isNeg_3 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln339_3, i32 8)

]]></Node>
<StgValue><ssdm name="isNeg_3"/></StgValue>
</operation>

<operation id="494" st_id="107" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv1:59  %sub_ln1311_3 = sub i8 127, %tmp_V_6

]]></Node>
<StgValue><ssdm name="sub_ln1311_3"/></StgValue>
</operation>

<operation id="495" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="9" op_0_bw="8">
<![CDATA[
_ifconv1:60  %sext_ln1311_6 = sext i8 %sub_ln1311_3 to i9

]]></Node>
<StgValue><ssdm name="sext_ln1311_6"/></StgValue>
</operation>

<operation id="496" st_id="107" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ifconv1:61  %ush_3 = select i1 %isNeg_3, i9 %sext_ln1311_6, i9 %add_ln339_3

]]></Node>
<StgValue><ssdm name="ush_3"/></StgValue>
</operation>

<operation id="497" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="9">
<![CDATA[
_ifconv1:62  %sext_ln1311_7 = sext i9 %ush_3 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1311_7"/></StgValue>
</operation>

<operation id="498" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="25" op_0_bw="9">
<![CDATA[
_ifconv1:63  %sext_ln1311_15 = sext i9 %ush_3 to i25

]]></Node>
<StgValue><ssdm name="sext_ln1311_15"/></StgValue>
</operation>

<operation id="499" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="79" op_0_bw="32">
<![CDATA[
_ifconv1:64  %zext_ln1287_3 = zext i32 %sext_ln1311_7 to i79

]]></Node>
<StgValue><ssdm name="zext_ln1287_3"/></StgValue>
</operation>

<operation id="500" st_id="107" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ifconv1:65  %r_V_6 = lshr i25 %mantissa_V_3, %sext_ln1311_15

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="501" st_id="107" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
_ifconv1:66  %r_V_7 = shl i79 %zext_ln682_3, %zext_ln1287_3

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="502" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
_ifconv1:67  %tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V_6, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="503" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="55" op_0_bw="1">
<![CDATA[
_ifconv1:68  %zext_ln662_3 = zext i1 %tmp_16 to i55

]]></Node>
<StgValue><ssdm name="zext_ln662_3"/></StgValue>
</operation>

<operation id="504" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="55" op_0_bw="55" op_1_bw="79" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv1:69  %tmp_14 = call i55 @_ssdm_op_PartSelect.i55.i79.i32.i32(i79 %r_V_7, i32 24, i32 78)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="505" st_id="107" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="55" op_0_bw="1" op_1_bw="55" op_2_bw="55">
<![CDATA[
_ifconv1:70  %select_ln1312_2 = select i1 %isNeg_3, i55 %zext_ln662_3, i55 %tmp_14

]]></Node>
<StgValue><ssdm name="select_ln1312_2"/></StgValue>
</operation>

<operation id="506" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="28" op_0_bw="55">
<![CDATA[
_ifconv1:71  %trunc_ln82_3 = trunc i55 %select_ln1312_2 to i28

]]></Node>
<StgValue><ssdm name="trunc_ln82_3"/></StgValue>
</operation>

<operation id="507" st_id="107" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ifconv1:72  %sub_ln82_1 = sub i28 0, %trunc_ln82_3

]]></Node>
<StgValue><ssdm name="sub_ln82_1"/></StgValue>
</operation>

<operation id="508" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="28" op_0_bw="55">
<![CDATA[
_ifconv1:76  %trunc_ln82_5 = trunc i55 %select_ln1312_2 to i28

]]></Node>
<StgValue><ssdm name="trunc_ln82_5"/></StgValue>
</operation>

<operation id="509" st_id="107" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="28" op_0_bw="1" op_1_bw="28" op_2_bw="28">
<![CDATA[
_ifconv1:77  %select_ln59_2 = select i1 %p_Result_3, i28 %sub_ln82_1, i28 %trunc_ln82_5

]]></Node>
<StgValue><ssdm name="select_ln59_2"/></StgValue>
</operation>

<operation id="510" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="28" op_2_bw="4">
<![CDATA[
_ifconv1:78  %shl_ln82_4 = call i32 @_ssdm_op_BitConcatenate.i32.i28.i4(i28 %select_ln59_2, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln82_4"/></StgValue>
</operation>

<operation id="511" st_id="107" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:79  %add_ln82_4 = add i32 %p_Val2_23, %shl_ln82_4

]]></Node>
<StgValue><ssdm name="add_ln82_4"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="512" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="2" op_0_bw="3">
<![CDATA[
_ifconv1:73  %trunc_ln82_4 = trunc i3 %j_assign_1 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln82_4"/></StgValue>
</operation>

<operation id="513" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv1:74  %shl_ln82_3 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln82_4, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln82_3"/></StgValue>
</operation>

<operation id="514" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="4">
<![CDATA[
_ifconv1:75  %zext_ln82_1 = zext i4 %shl_ln82_3 to i32

]]></Node>
<StgValue><ssdm name="zext_ln82_1"/></StgValue>
</operation>

<operation id="515" st_id="108" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:80  %add_ln82_5 = add i32 %add_ln82_4, %zext_ln82_1

]]></Node>
<StgValue><ssdm name="add_ln82_5"/></StgValue>
</operation>

<operation id="516" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="32">
<![CDATA[
_ifconv1:81  %zext_ln128 = zext i32 %add_ln82_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln128"/></StgValue>
</operation>

<operation id="517" st_id="108" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:82  %shl_ln128 = shl i64 1, %zext_ln128

]]></Node>
<StgValue><ssdm name="shl_ln128"/></StgValue>
</operation>

<operation id="518" st_id="108" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv1:83  %add_ln82_6 = add i3 -1, %j_assign_1

]]></Node>
<StgValue><ssdm name="add_ln82_6"/></StgValue>
</operation>

<operation id="519" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
_ifconv1:84  %tmp_18 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %add_ln82_6, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="520" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="5">
<![CDATA[
_ifconv1:85  %sext_ln82_1 = sext i5 %tmp_18 to i32

]]></Node>
<StgValue><ssdm name="sext_ln82_1"/></StgValue>
</operation>

<operation id="521" st_id="108" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv1:86  %add_ln82_7 = add i32 %add_ln82_4, %sext_ln82_1

]]></Node>
<StgValue><ssdm name="add_ln82_7"/></StgValue>
</operation>

<operation id="522" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="32">
<![CDATA[
_ifconv1:87  %zext_ln129 = zext i32 %add_ln82_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln129"/></StgValue>
</operation>

<operation id="523" st_id="108" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:88  %shl_ln129 = shl i64 1, %zext_ln129

]]></Node>
<StgValue><ssdm name="shl_ln129"/></StgValue>
</operation>

<operation id="524" st_id="108" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:89  %or_ln129 = or i64 %collisions_y_0, %shl_ln129

]]></Node>
<StgValue><ssdm name="or_ln129"/></StgValue>
</operation>

<operation id="525" st_id="108" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv1:90  %collisions_y = or i64 %or_ln129, %shl_ln128

]]></Node>
<StgValue><ssdm name="collisions_y"/></StgValue>
</operation>

<operation id="526" st_id="108" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv1:91  %collisions_y_1 = select i1 %tmp_2, i64 %collisions_y, i64 %collisions_y_0

]]></Node>
<StgValue><ssdm name="collisions_y_1"/></StgValue>
</operation>

<operation id="527" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0">
<![CDATA[
_ifconv1:92  br label %.preheader22

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="528" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader:0  %i_assign_2 = phi i3 [ %x, %_ifconv2 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_assign_2"/></StgValue>
</operation>

<operation id="529" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.preheader:1  %collisions_x_0 = phi i64 [ %collisions_x_1, %_ifconv2 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="collisions_x_0"/></StgValue>
</operation>

<operation id="530" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="3">
<![CDATA[
.preheader:2  %zext_ln137 = zext i3 %i_assign_2 to i32

]]></Node>
<StgValue><ssdm name="zext_ln137"/></StgValue>
</operation>

<operation id="531" st_id="109" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:3  %icmp_ln137 = icmp eq i3 %i_assign_2, -4

]]></Node>
<StgValue><ssdm name="icmp_ln137"/></StgValue>
</operation>

<operation id="532" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:4  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="533" st_id="109" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:5  %x = add i3 %i_assign_2, 1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="534" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:6  br i1 %icmp_ln137, label %2, label %_ifconv2

]]></Node>
<StgValue><ssdm name="br_ln137"/></StgValue>
</operation>

<operation id="535" st_id="109" stage="4" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32">
<![CDATA[
_ifconv2:0  %R_z_2 = sitofp i32 %zext_ln137 to float

]]></Node>
<StgValue><ssdm name="R_z_2"/></StgValue>
</operation>

<operation id="536" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %or_ln146 = or i64 %collisions_z_0, %collisions_x_0

]]></Node>
<StgValue><ssdm name="or_ln146"/></StgValue>
</operation>

<operation id="537" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %collisions = or i64 %or_ln146, %collisions_y_0

]]></Node>
<StgValue><ssdm name="collisions"/></StgValue>
</operation>

<operation id="538" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="64">
<![CDATA[
:2  ret i64 %collisions

]]></Node>
<StgValue><ssdm name="ret_ln147"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="539" st_id="110" stage="3" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32">
<![CDATA[
_ifconv2:0  %R_z_2 = sitofp i32 %zext_ln137 to float

]]></Node>
<StgValue><ssdm name="R_z_2"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="540" st_id="111" stage="2" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32">
<![CDATA[
_ifconv2:0  %R_z_2 = sitofp i32 %zext_ln137 to float

]]></Node>
<StgValue><ssdm name="R_z_2"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="541" st_id="112" stage="1" lat="4">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32">
<![CDATA[
_ifconv2:0  %R_z_2 = sitofp i32 %zext_ln137 to float

]]></Node>
<StgValue><ssdm name="R_z_2"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="542" st_id="113" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:1  %PR_z_2 = fsub float %R_z_2, %R_z_2

]]></Node>
<StgValue><ssdm name="PR_z_2"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="543" st_id="114" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:1  %PR_z_2 = fsub float %R_z_2, %R_z_2

]]></Node>
<StgValue><ssdm name="PR_z_2"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="544" st_id="115" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:1  %PR_z_2 = fsub float %R_z_2, %R_z_2

]]></Node>
<StgValue><ssdm name="PR_z_2"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="545" st_id="116" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:1  %PR_z_2 = fsub float %R_z_2, %R_z_2

]]></Node>
<StgValue><ssdm name="PR_z_2"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="546" st_id="117" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:2  %tmp_i_i1 = fmul float %PR_z_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i_i1"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="547" st_id="118" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:2  %tmp_i_i1 = fmul float %PR_z_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i_i1"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="548" st_id="119" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:2  %tmp_i_i1 = fmul float %PR_z_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i_i1"/></StgValue>
</operation>

<operation id="549" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32">
<![CDATA[
_ifconv2:3  %bitcast_ln22_4 = bitcast float %PR_z_2 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln22_4"/></StgValue>
</operation>

<operation id="550" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:4  %xor_ln22_2 = xor i32 %bitcast_ln22_4, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln22_2"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="551" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32">
<![CDATA[
_ifconv2:5  %bitcast_ln22_5 = bitcast i32 %xor_ln22_2 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln22_5"/></StgValue>
</operation>

<operation id="552" st_id="120" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:6  %norm_y_2 = fsub float %tmp_i_i1, %bitcast_ln22_5

]]></Node>
<StgValue><ssdm name="norm_y_2"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="553" st_id="121" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:6  %norm_y_2 = fsub float %tmp_i_i1, %bitcast_ln22_5

]]></Node>
<StgValue><ssdm name="norm_y_2"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="554" st_id="122" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:6  %norm_y_2 = fsub float %tmp_i_i1, %bitcast_ln22_5

]]></Node>
<StgValue><ssdm name="norm_y_2"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="555" st_id="123" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:6  %norm_y_2 = fsub float %tmp_i_i1, %bitcast_ln22_5

]]></Node>
<StgValue><ssdm name="norm_y_2"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="556" st_id="124" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:7  %tmp_i9_i1 = fmul float %norm_y_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i9_i1"/></StgValue>
</operation>

<operation id="557" st_id="124" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:10  %tmp_i1_i2 = fmul float %norm_y_2, %edge_p1_z_read

]]></Node>
<StgValue><ssdm name="tmp_i1_i2"/></StgValue>
</operation>

<operation id="558" st_id="124" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:11  %tmp_i1_i2_10 = fmul float %norm_y_2, %edge_p1_y_read

]]></Node>
<StgValue><ssdm name="tmp_i1_i2_10"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="559" st_id="125" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:7  %tmp_i9_i1 = fmul float %norm_y_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i9_i1"/></StgValue>
</operation>

<operation id="560" st_id="125" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:10  %tmp_i1_i2 = fmul float %norm_y_2, %edge_p1_z_read

]]></Node>
<StgValue><ssdm name="tmp_i1_i2"/></StgValue>
</operation>

<operation id="561" st_id="125" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:11  %tmp_i1_i2_10 = fmul float %norm_y_2, %edge_p1_y_read

]]></Node>
<StgValue><ssdm name="tmp_i1_i2_10"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="562" st_id="126" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:7  %tmp_i9_i1 = fmul float %norm_y_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_i9_i1"/></StgValue>
</operation>

<operation id="563" st_id="126" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:10  %tmp_i1_i2 = fmul float %norm_y_2, %edge_p1_z_read

]]></Node>
<StgValue><ssdm name="tmp_i1_i2"/></StgValue>
</operation>

<operation id="564" st_id="126" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:11  %tmp_i1_i2_10 = fmul float %norm_y_2, %edge_p1_y_read

]]></Node>
<StgValue><ssdm name="tmp_i1_i2_10"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="565" st_id="127" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:8  %tmp_44_i_i2 = fadd float %tmp_i9_i1, %tmp_i9_i1

]]></Node>
<StgValue><ssdm name="tmp_44_i_i2"/></StgValue>
</operation>

<operation id="566" st_id="127" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:12  %tmp_15_i_i2 = fadd float %tmp_i1_i2, %tmp_i1_i2_10

]]></Node>
<StgValue><ssdm name="tmp_15_i_i2"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="567" st_id="128" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:8  %tmp_44_i_i2 = fadd float %tmp_i9_i1, %tmp_i9_i1

]]></Node>
<StgValue><ssdm name="tmp_44_i_i2"/></StgValue>
</operation>

<operation id="568" st_id="128" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:12  %tmp_15_i_i2 = fadd float %tmp_i1_i2, %tmp_i1_i2_10

]]></Node>
<StgValue><ssdm name="tmp_15_i_i2"/></StgValue>
</operation>

<operation id="569" st_id="128" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:15  %tmp_20_i_i2 = fmul float %tmp_24_i_i, %norm_y_2

]]></Node>
<StgValue><ssdm name="tmp_20_i_i2"/></StgValue>
</operation>

<operation id="570" st_id="128" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:16  %tmp_22_i_i2 = fmul float %tmp_21_i_i, %norm_y_2

]]></Node>
<StgValue><ssdm name="tmp_22_i_i2"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="571" st_id="129" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:8  %tmp_44_i_i2 = fadd float %tmp_i9_i1, %tmp_i9_i1

]]></Node>
<StgValue><ssdm name="tmp_44_i_i2"/></StgValue>
</operation>

<operation id="572" st_id="129" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:12  %tmp_15_i_i2 = fadd float %tmp_i1_i2, %tmp_i1_i2_10

]]></Node>
<StgValue><ssdm name="tmp_15_i_i2"/></StgValue>
</operation>

<operation id="573" st_id="129" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:15  %tmp_20_i_i2 = fmul float %tmp_24_i_i, %norm_y_2

]]></Node>
<StgValue><ssdm name="tmp_20_i_i2"/></StgValue>
</operation>

<operation id="574" st_id="129" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:16  %tmp_22_i_i2 = fmul float %tmp_21_i_i, %norm_y_2

]]></Node>
<StgValue><ssdm name="tmp_22_i_i2"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="575" st_id="130" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:8  %tmp_44_i_i2 = fadd float %tmp_i9_i1, %tmp_i9_i1

]]></Node>
<StgValue><ssdm name="tmp_44_i_i2"/></StgValue>
</operation>

<operation id="576" st_id="130" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:12  %tmp_15_i_i2 = fadd float %tmp_i1_i2, %tmp_i1_i2_10

]]></Node>
<StgValue><ssdm name="tmp_15_i_i2"/></StgValue>
</operation>

<operation id="577" st_id="130" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:15  %tmp_20_i_i2 = fmul float %tmp_24_i_i, %norm_y_2

]]></Node>
<StgValue><ssdm name="tmp_20_i_i2"/></StgValue>
</operation>

<operation id="578" st_id="130" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:16  %tmp_22_i_i2 = fmul float %tmp_21_i_i, %norm_y_2

]]></Node>
<StgValue><ssdm name="tmp_22_i_i2"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="579" st_id="131" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:9  %dot_2 = fadd float %tmp_44_i_i2, %R_z_2

]]></Node>
<StgValue><ssdm name="dot_2"/></StgValue>
</operation>

<operation id="580" st_id="131" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:13  %tmp_17_i_i2 = fadd float %tmp_15_i_i2, %edge_p1_x_read

]]></Node>
<StgValue><ssdm name="tmp_17_i_i2"/></StgValue>
</operation>

<operation id="581" st_id="131" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:17  %tmp_23_i_i2 = fadd float %tmp_20_i_i2, %tmp_22_i_i2

]]></Node>
<StgValue><ssdm name="tmp_23_i_i2"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="582" st_id="132" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:9  %dot_2 = fadd float %tmp_44_i_i2, %R_z_2

]]></Node>
<StgValue><ssdm name="dot_2"/></StgValue>
</operation>

<operation id="583" st_id="132" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:13  %tmp_17_i_i2 = fadd float %tmp_15_i_i2, %edge_p1_x_read

]]></Node>
<StgValue><ssdm name="tmp_17_i_i2"/></StgValue>
</operation>

<operation id="584" st_id="132" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:17  %tmp_23_i_i2 = fadd float %tmp_20_i_i2, %tmp_22_i_i2

]]></Node>
<StgValue><ssdm name="tmp_23_i_i2"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="585" st_id="133" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:9  %dot_2 = fadd float %tmp_44_i_i2, %R_z_2

]]></Node>
<StgValue><ssdm name="dot_2"/></StgValue>
</operation>

<operation id="586" st_id="133" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:13  %tmp_17_i_i2 = fadd float %tmp_15_i_i2, %edge_p1_x_read

]]></Node>
<StgValue><ssdm name="tmp_17_i_i2"/></StgValue>
</operation>

<operation id="587" st_id="133" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:17  %tmp_23_i_i2 = fadd float %tmp_20_i_i2, %tmp_22_i_i2

]]></Node>
<StgValue><ssdm name="tmp_23_i_i2"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="588" st_id="134" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:9  %dot_2 = fadd float %tmp_44_i_i2, %R_z_2

]]></Node>
<StgValue><ssdm name="dot_2"/></StgValue>
</operation>

<operation id="589" st_id="134" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:13  %tmp_17_i_i2 = fadd float %tmp_15_i_i2, %edge_p1_x_read

]]></Node>
<StgValue><ssdm name="tmp_17_i_i2"/></StgValue>
</operation>

<operation id="590" st_id="134" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:17  %tmp_23_i_i2 = fadd float %tmp_20_i_i2, %tmp_22_i_i2

]]></Node>
<StgValue><ssdm name="tmp_23_i_i2"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="591" st_id="135" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:14  %tmp_18_i_i2 = fsub float %dot_2, %tmp_17_i_i2

]]></Node>
<StgValue><ssdm name="tmp_18_i_i2"/></StgValue>
</operation>

<operation id="592" st_id="135" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:18  %tmp_26_i_i2 = fadd float %tmp_23_i_i2, %tmp_19_i_i

]]></Node>
<StgValue><ssdm name="tmp_26_i_i2"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="593" st_id="136" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:14  %tmp_18_i_i2 = fsub float %dot_2, %tmp_17_i_i2

]]></Node>
<StgValue><ssdm name="tmp_18_i_i2"/></StgValue>
</operation>

<operation id="594" st_id="136" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:18  %tmp_26_i_i2 = fadd float %tmp_23_i_i2, %tmp_19_i_i

]]></Node>
<StgValue><ssdm name="tmp_26_i_i2"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="595" st_id="137" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:14  %tmp_18_i_i2 = fsub float %dot_2, %tmp_17_i_i2

]]></Node>
<StgValue><ssdm name="tmp_18_i_i2"/></StgValue>
</operation>

<operation id="596" st_id="137" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:18  %tmp_26_i_i2 = fadd float %tmp_23_i_i2, %tmp_19_i_i

]]></Node>
<StgValue><ssdm name="tmp_26_i_i2"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="597" st_id="138" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:14  %tmp_18_i_i2 = fsub float %dot_2, %tmp_17_i_i2

]]></Node>
<StgValue><ssdm name="tmp_18_i_i2"/></StgValue>
</operation>

<operation id="598" st_id="138" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:18  %tmp_26_i_i2 = fadd float %tmp_23_i_i2, %tmp_19_i_i

]]></Node>
<StgValue><ssdm name="tmp_26_i_i2"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="599" st_id="139" stage="12" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:19  %T_2 = fdiv float %tmp_18_i_i2, %tmp_26_i_i2

]]></Node>
<StgValue><ssdm name="T_2"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="600" st_id="140" stage="11" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:19  %T_2 = fdiv float %tmp_18_i_i2, %tmp_26_i_i2

]]></Node>
<StgValue><ssdm name="T_2"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="601" st_id="141" stage="10" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:19  %T_2 = fdiv float %tmp_18_i_i2, %tmp_26_i_i2

]]></Node>
<StgValue><ssdm name="T_2"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="602" st_id="142" stage="9" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:19  %T_2 = fdiv float %tmp_18_i_i2, %tmp_26_i_i2

]]></Node>
<StgValue><ssdm name="T_2"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="603" st_id="143" stage="8" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:19  %T_2 = fdiv float %tmp_18_i_i2, %tmp_26_i_i2

]]></Node>
<StgValue><ssdm name="T_2"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="604" st_id="144" stage="7" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:19  %T_2 = fdiv float %tmp_18_i_i2, %tmp_26_i_i2

]]></Node>
<StgValue><ssdm name="T_2"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="605" st_id="145" stage="6" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:19  %T_2 = fdiv float %tmp_18_i_i2, %tmp_26_i_i2

]]></Node>
<StgValue><ssdm name="T_2"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="606" st_id="146" stage="5" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:19  %T_2 = fdiv float %tmp_18_i_i2, %tmp_26_i_i2

]]></Node>
<StgValue><ssdm name="T_2"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="607" st_id="147" stage="4" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:19  %T_2 = fdiv float %tmp_18_i_i2, %tmp_26_i_i2

]]></Node>
<StgValue><ssdm name="T_2"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="608" st_id="148" stage="3" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:19  %T_2 = fdiv float %tmp_18_i_i2, %tmp_26_i_i2

]]></Node>
<StgValue><ssdm name="T_2"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="609" st_id="149" stage="2" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:19  %T_2 = fdiv float %tmp_18_i_i2, %tmp_26_i_i2

]]></Node>
<StgValue><ssdm name="T_2"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="610" st_id="150" stage="1" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:19  %T_2 = fdiv float %tmp_18_i_i2, %tmp_26_i_i2

]]></Node>
<StgValue><ssdm name="T_2"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="611" st_id="151" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:20  %tmp_i2_i2 = fmul float %tmp_24_i_i, %T_2

]]></Node>
<StgValue><ssdm name="tmp_i2_i2"/></StgValue>
</operation>

<operation id="612" st_id="151" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:22  %tmp_12_i_i2 = fmul float %tmp_21_i_i, %T_2

]]></Node>
<StgValue><ssdm name="tmp_12_i_i2"/></StgValue>
</operation>

<operation id="613" st_id="151" stage="3" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:24  %tmp_14_i_i2 = fmul float %tmp_19_i_i, %T_2

]]></Node>
<StgValue><ssdm name="tmp_14_i_i2"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="614" st_id="152" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:20  %tmp_i2_i2 = fmul float %tmp_24_i_i, %T_2

]]></Node>
<StgValue><ssdm name="tmp_i2_i2"/></StgValue>
</operation>

<operation id="615" st_id="152" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:22  %tmp_12_i_i2 = fmul float %tmp_21_i_i, %T_2

]]></Node>
<StgValue><ssdm name="tmp_12_i_i2"/></StgValue>
</operation>

<operation id="616" st_id="152" stage="2" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:24  %tmp_14_i_i2 = fmul float %tmp_19_i_i, %T_2

]]></Node>
<StgValue><ssdm name="tmp_14_i_i2"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="617" st_id="153" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:20  %tmp_i2_i2 = fmul float %tmp_24_i_i, %T_2

]]></Node>
<StgValue><ssdm name="tmp_i2_i2"/></StgValue>
</operation>

<operation id="618" st_id="153" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:22  %tmp_12_i_i2 = fmul float %tmp_21_i_i, %T_2

]]></Node>
<StgValue><ssdm name="tmp_12_i_i2"/></StgValue>
</operation>

<operation id="619" st_id="153" stage="1" lat="3">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:24  %tmp_14_i_i2 = fmul float %tmp_19_i_i, %T_2

]]></Node>
<StgValue><ssdm name="tmp_14_i_i2"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="620" st_id="154" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:21  %POI_x_z = fadd float %tmp_i2_i2, %edge_p1_z_read

]]></Node>
<StgValue><ssdm name="POI_x_z"/></StgValue>
</operation>

<operation id="621" st_id="154" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:23  %POI_x_y = fadd float %tmp_12_i_i2, %edge_p1_y_read

]]></Node>
<StgValue><ssdm name="POI_x_y"/></StgValue>
</operation>

<operation id="622" st_id="154" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:25  %POI_x_x = fadd float %tmp_14_i_i2, %edge_p1_x_read

]]></Node>
<StgValue><ssdm name="POI_x_x"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="623" st_id="155" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:21  %POI_x_z = fadd float %tmp_i2_i2, %edge_p1_z_read

]]></Node>
<StgValue><ssdm name="POI_x_z"/></StgValue>
</operation>

<operation id="624" st_id="155" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:23  %POI_x_y = fadd float %tmp_12_i_i2, %edge_p1_y_read

]]></Node>
<StgValue><ssdm name="POI_x_y"/></StgValue>
</operation>

<operation id="625" st_id="155" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:25  %POI_x_x = fadd float %tmp_14_i_i2, %edge_p1_x_read

]]></Node>
<StgValue><ssdm name="POI_x_x"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="626" st_id="156" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:21  %POI_x_z = fadd float %tmp_i2_i2, %edge_p1_z_read

]]></Node>
<StgValue><ssdm name="POI_x_z"/></StgValue>
</operation>

<operation id="627" st_id="156" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:23  %POI_x_y = fadd float %tmp_12_i_i2, %edge_p1_y_read

]]></Node>
<StgValue><ssdm name="POI_x_y"/></StgValue>
</operation>

<operation id="628" st_id="156" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:25  %POI_x_x = fadd float %tmp_14_i_i2, %edge_p1_x_read

]]></Node>
<StgValue><ssdm name="POI_x_x"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="629" st_id="157" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:21  %POI_x_z = fadd float %tmp_i2_i2, %edge_p1_z_read

]]></Node>
<StgValue><ssdm name="POI_x_z"/></StgValue>
</operation>

<operation id="630" st_id="157" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:23  %POI_x_y = fadd float %tmp_12_i_i2, %edge_p1_y_read

]]></Node>
<StgValue><ssdm name="POI_x_y"/></StgValue>
</operation>

<operation id="631" st_id="157" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:25  %POI_x_x = fadd float %tmp_14_i_i2, %edge_p1_x_read

]]></Node>
<StgValue><ssdm name="POI_x_x"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="632" st_id="158" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
_ifconv2:26  %tmp_4 = call fastcc i1 @pointOnSegment(float %POI_x_x, float %POI_x_y, float %POI_x_z, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="633" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32">
<![CDATA[
_ifconv2:27  %p_Val2_14 = bitcast float %POI_x_y to i32

]]></Node>
<StgValue><ssdm name="p_Val2_14"/></StgValue>
</operation>

<operation id="634" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv2:28  %p_Result_4 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_14, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="635" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv2:29  %tmp_V_8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_14, i32 23, i32 30) nounwind

]]></Node>
<StgValue><ssdm name="tmp_V_8"/></StgValue>
</operation>

<operation id="636" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="23" op_0_bw="32">
<![CDATA[
_ifconv2:30  %tmp_V_9 = trunc i32 %p_Val2_14 to i23

]]></Node>
<StgValue><ssdm name="tmp_V_9"/></StgValue>
</operation>

<operation id="637" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
_ifconv2:31  %mantissa_V_4 = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_9, i1 false)

]]></Node>
<StgValue><ssdm name="mantissa_V_4"/></StgValue>
</operation>

<operation id="638" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="79" op_0_bw="25">
<![CDATA[
_ifconv2:32  %zext_ln682_4 = zext i25 %mantissa_V_4 to i79

]]></Node>
<StgValue><ssdm name="zext_ln682_4"/></StgValue>
</operation>

<operation id="639" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="9" op_0_bw="8">
<![CDATA[
_ifconv2:33  %zext_ln339_4 = zext i8 %tmp_V_8 to i9

]]></Node>
<StgValue><ssdm name="zext_ln339_4"/></StgValue>
</operation>

<operation id="640" st_id="158" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv2:34  %add_ln339_4 = add i9 -127, %zext_ln339_4

]]></Node>
<StgValue><ssdm name="add_ln339_4"/></StgValue>
</operation>

<operation id="641" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ifconv2:35  %isNeg_4 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln339_4, i32 8)

]]></Node>
<StgValue><ssdm name="isNeg_4"/></StgValue>
</operation>

<operation id="642" st_id="158" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv2:36  %sub_ln1311_4 = sub i8 127, %tmp_V_8

]]></Node>
<StgValue><ssdm name="sub_ln1311_4"/></StgValue>
</operation>

<operation id="643" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="9" op_0_bw="8">
<![CDATA[
_ifconv2:37  %sext_ln1311_8 = sext i8 %sub_ln1311_4 to i9

]]></Node>
<StgValue><ssdm name="sext_ln1311_8"/></StgValue>
</operation>

<operation id="644" st_id="158" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ifconv2:38  %ush_4 = select i1 %isNeg_4, i9 %sext_ln1311_8, i9 %add_ln339_4

]]></Node>
<StgValue><ssdm name="ush_4"/></StgValue>
</operation>

<operation id="645" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="9">
<![CDATA[
_ifconv2:39  %sext_ln1311_9 = sext i9 %ush_4 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1311_9"/></StgValue>
</operation>

<operation id="646" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="25" op_0_bw="9">
<![CDATA[
_ifconv2:40  %sext_ln1311_16 = sext i9 %ush_4 to i25

]]></Node>
<StgValue><ssdm name="sext_ln1311_16"/></StgValue>
</operation>

<operation id="647" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="79" op_0_bw="32">
<![CDATA[
_ifconv2:41  %zext_ln1287_4 = zext i32 %sext_ln1311_9 to i79

]]></Node>
<StgValue><ssdm name="zext_ln1287_4"/></StgValue>
</operation>

<operation id="648" st_id="158" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ifconv2:42  %r_V_8 = lshr i25 %mantissa_V_4, %sext_ln1311_16

]]></Node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>

<operation id="649" st_id="158" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
_ifconv2:43  %r_V_9 = shl i79 %zext_ln682_4, %zext_ln1287_4

]]></Node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>

<operation id="650" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
_ifconv2:44  %tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V_8, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="651" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="55" op_0_bw="1">
<![CDATA[
_ifconv2:45  %zext_ln662_4 = zext i1 %tmp_21 to i55

]]></Node>
<StgValue><ssdm name="zext_ln662_4"/></StgValue>
</operation>

<operation id="652" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="55" op_0_bw="55" op_1_bw="79" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv2:46  %tmp_20 = call i55 @_ssdm_op_PartSelect.i55.i79.i32.i32(i79 %r_V_9, i32 24, i32 78)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="653" st_id="158" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="55" op_0_bw="1" op_1_bw="55" op_2_bw="55">
<![CDATA[
_ifconv2:47  %select_ln1312_3 = select i1 %isNeg_4, i55 %zext_ln662_4, i55 %tmp_20

]]></Node>
<StgValue><ssdm name="select_ln1312_3"/></StgValue>
</operation>

<operation id="654" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="30" op_0_bw="55">
<![CDATA[
_ifconv2:48  %trunc_ln82_6 = trunc i55 %select_ln1312_3 to i30

]]></Node>
<StgValue><ssdm name="trunc_ln82_6"/></StgValue>
</operation>

<operation id="655" st_id="158" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ifconv2:49  %sub_ln82_2 = sub i30 0, %trunc_ln82_6

]]></Node>
<StgValue><ssdm name="sub_ln82_2"/></StgValue>
</operation>

<operation id="656" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32">
<![CDATA[
_ifconv2:50  %p_Val2_16 = bitcast float %POI_x_z to i32

]]></Node>
<StgValue><ssdm name="p_Val2_16"/></StgValue>
</operation>

<operation id="657" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv2:51  %p_Result_5 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_16, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="658" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv2:52  %tmp_V_10 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_16, i32 23, i32 30) nounwind

]]></Node>
<StgValue><ssdm name="tmp_V_10"/></StgValue>
</operation>

<operation id="659" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="23" op_0_bw="32">
<![CDATA[
_ifconv2:53  %tmp_V_11 = trunc i32 %p_Val2_16 to i23

]]></Node>
<StgValue><ssdm name="tmp_V_11"/></StgValue>
</operation>

<operation id="660" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="23" op_3_bw="1">
<![CDATA[
_ifconv2:54  %mantissa_V_5 = call i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1(i1 true, i23 %tmp_V_11, i1 false)

]]></Node>
<StgValue><ssdm name="mantissa_V_5"/></StgValue>
</operation>

<operation id="661" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="79" op_0_bw="25">
<![CDATA[
_ifconv2:55  %zext_ln682_5 = zext i25 %mantissa_V_5 to i79

]]></Node>
<StgValue><ssdm name="zext_ln682_5"/></StgValue>
</operation>

<operation id="662" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="9" op_0_bw="8">
<![CDATA[
_ifconv2:56  %zext_ln339_5 = zext i8 %tmp_V_10 to i9

]]></Node>
<StgValue><ssdm name="zext_ln339_5"/></StgValue>
</operation>

<operation id="663" st_id="158" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv2:57  %add_ln339_5 = add i9 -127, %zext_ln339_5

]]></Node>
<StgValue><ssdm name="add_ln339_5"/></StgValue>
</operation>

<operation id="664" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
_ifconv2:58  %isNeg_5 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %add_ln339_5, i32 8)

]]></Node>
<StgValue><ssdm name="isNeg_5"/></StgValue>
</operation>

<operation id="665" st_id="158" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv2:59  %sub_ln1311_5 = sub i8 127, %tmp_V_10

]]></Node>
<StgValue><ssdm name="sub_ln1311_5"/></StgValue>
</operation>

<operation id="666" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="9" op_0_bw="8">
<![CDATA[
_ifconv2:60  %sext_ln1311_10 = sext i8 %sub_ln1311_5 to i9

]]></Node>
<StgValue><ssdm name="sext_ln1311_10"/></StgValue>
</operation>

<operation id="667" st_id="158" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ifconv2:61  %ush_5 = select i1 %isNeg_5, i9 %sext_ln1311_10, i9 %add_ln339_5

]]></Node>
<StgValue><ssdm name="ush_5"/></StgValue>
</operation>

<operation id="668" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="9">
<![CDATA[
_ifconv2:62  %sext_ln1311_11 = sext i9 %ush_5 to i32

]]></Node>
<StgValue><ssdm name="sext_ln1311_11"/></StgValue>
</operation>

<operation id="669" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="25" op_0_bw="9">
<![CDATA[
_ifconv2:63  %sext_ln1311_17 = sext i9 %ush_5 to i25

]]></Node>
<StgValue><ssdm name="sext_ln1311_17"/></StgValue>
</operation>

<operation id="670" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="79" op_0_bw="32">
<![CDATA[
_ifconv2:64  %zext_ln1287_5 = zext i32 %sext_ln1311_11 to i79

]]></Node>
<StgValue><ssdm name="zext_ln1287_5"/></StgValue>
</operation>

<operation id="671" st_id="158" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ifconv2:65  %r_V_10 = lshr i25 %mantissa_V_5, %sext_ln1311_17

]]></Node>
<StgValue><ssdm name="r_V_10"/></StgValue>
</operation>

<operation id="672" st_id="158" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="79" op_0_bw="79" op_1_bw="79">
<![CDATA[
_ifconv2:66  %r_V_11 = shl i79 %zext_ln682_5, %zext_ln1287_5

]]></Node>
<StgValue><ssdm name="r_V_11"/></StgValue>
</operation>

<operation id="673" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
_ifconv2:67  %tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %r_V_10, i32 24)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="674" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="1">
<![CDATA[
_ifconv2:68  %zext_ln662_5 = zext i1 %tmp_25 to i32

]]></Node>
<StgValue><ssdm name="zext_ln662_5"/></StgValue>
</operation>

<operation id="675" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="79" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv2:69  %tmp_22 = call i32 @_ssdm_op_PartSelect.i32.i79.i32.i32(i79 %r_V_11, i32 24, i32 55)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="676" st_id="158" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv2:70  %p_Val2_24 = select i1 %isNeg_5, i32 %zext_ln662_5, i32 %tmp_22

]]></Node>
<StgValue><ssdm name="p_Val2_24"/></StgValue>
</operation>

<operation id="677" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="28" op_0_bw="32">
<![CDATA[
_ifconv2:71  %trunc_ln657 = trunc i32 %p_Val2_24 to i28

]]></Node>
<StgValue><ssdm name="trunc_ln657"/></StgValue>
</operation>

<operation id="678" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="30" op_0_bw="55">
<![CDATA[
_ifconv2:72  %trunc_ln82_7 = trunc i55 %select_ln1312_3 to i30

]]></Node>
<StgValue><ssdm name="trunc_ln82_7"/></StgValue>
</operation>

<operation id="679" st_id="158" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="30" op_0_bw="1" op_1_bw="30" op_2_bw="30">
<![CDATA[
_ifconv2:73  %select_ln59_4 = select i1 %p_Result_4, i30 %sub_ln82_2, i30 %trunc_ln82_7

]]></Node>
<StgValue><ssdm name="select_ln59_4"/></StgValue>
</operation>

<operation id="680" st_id="158" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ifconv2:75  %sub_ln82_3 = sub i28 0, %trunc_ln657

]]></Node>
<StgValue><ssdm name="sub_ln82_3"/></StgValue>
</operation>

<operation id="681" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="28" op_0_bw="32">
<![CDATA[
_ifconv2:76  %trunc_ln82_8 = trunc i32 %p_Val2_24 to i28

]]></Node>
<StgValue><ssdm name="trunc_ln82_8"/></StgValue>
</operation>

<operation id="682" st_id="158" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="28" op_0_bw="1" op_1_bw="28" op_2_bw="28">
<![CDATA[
_ifconv2:77  %select_ln59_5 = select i1 %p_Result_5, i28 %sub_ln82_3, i28 %trunc_ln82_8

]]></Node>
<StgValue><ssdm name="select_ln59_5"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="683" st_id="159" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
_ifconv2:26  %tmp_4 = call fastcc i1 @pointOnSegment(float %POI_x_x, float %POI_x_y, float %POI_x_z, float %edge_p1_x_read, float %edge_p1_y_read, float %edge_p1_z_read, float %edge_p2_x_read, float %edge_p2_y_read, float %edge_p2_z_read)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="684" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
_ifconv2:74  %shl_ln82_6 = call i32 @_ssdm_op_BitConcatenate.i32.i30.i2(i30 %select_ln59_4, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln82_6"/></StgValue>
</operation>

<operation id="685" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="28" op_2_bw="4">
<![CDATA[
_ifconv2:78  %shl_ln82_7 = call i32 @_ssdm_op_BitConcatenate.i32.i28.i4(i28 %select_ln59_5, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln82_7"/></StgValue>
</operation>

<operation id="686" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="28" op_2_bw="1" op_3_bw="3">
<![CDATA[
_ifconv2:79  %tmp26 = call i32 @_ssdm_op_BitConcatenate.i32.i28.i1.i3(i28 %select_ln59_5, i1 false, i3 %i_assign_2)

]]></Node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>

<operation id="687" st_id="159" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:80  %add_ln82_8 = add i32 %shl_ln82_6, %tmp26

]]></Node>
<StgValue><ssdm name="add_ln82_8"/></StgValue>
</operation>

<operation id="688" st_id="159" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:83  %add_ln82_9 = add i32 %shl_ln82_6, %zext_ln137

]]></Node>
<StgValue><ssdm name="add_ln82_9"/></StgValue>
</operation>

<operation id="689" st_id="159" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:84  %add_ln82_10 = add i32 -1, %shl_ln82_7

]]></Node>
<StgValue><ssdm name="add_ln82_10"/></StgValue>
</operation>

<operation id="690" st_id="159" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv2:85  %add_ln82_11 = add i32 %add_ln82_9, %add_ln82_10

]]></Node>
<StgValue><ssdm name="add_ln82_11"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="691" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="32">
<![CDATA[
_ifconv2:81  %zext_ln141 = zext i32 %add_ln82_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln141"/></StgValue>
</operation>

<operation id="692" st_id="160" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv2:82  %shl_ln141 = shl i64 1, %zext_ln141

]]></Node>
<StgValue><ssdm name="shl_ln141"/></StgValue>
</operation>

<operation id="693" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="64" op_0_bw="32">
<![CDATA[
_ifconv2:86  %zext_ln142 = zext i32 %add_ln82_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln142"/></StgValue>
</operation>

<operation id="694" st_id="160" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv2:87  %shl_ln142 = shl i64 1, %zext_ln142

]]></Node>
<StgValue><ssdm name="shl_ln142"/></StgValue>
</operation>

<operation id="695" st_id="160" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv2:88  %or_ln142 = or i64 %collisions_x_0, %shl_ln142

]]></Node>
<StgValue><ssdm name="or_ln142"/></StgValue>
</operation>

<operation id="696" st_id="160" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv2:89  %collisions_x = or i64 %or_ln142, %shl_ln141

]]></Node>
<StgValue><ssdm name="collisions_x"/></StgValue>
</operation>

<operation id="697" st_id="160" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv2:90  %collisions_x_1 = select i1 %tmp_4, i64 %collisions_x, i64 %collisions_x_0

]]></Node>
<StgValue><ssdm name="collisions_x_1"/></StgValue>
</operation>

<operation id="698" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0">
<![CDATA[
_ifconv2:91  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln137"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
