#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1962620 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x19627b0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x196c420 .functor NOT 1, L_0x1996130, C4<0>, C4<0>, C4<0>;
L_0x1995e90 .functor XOR 1, L_0x1995d30, L_0x1995df0, C4<0>, C4<0>;
L_0x1996020 .functor XOR 1, L_0x1995e90, L_0x1995f50, C4<0>, C4<0>;
v0x1992930_0 .net *"_ivl_10", 0 0, L_0x1995f50;  1 drivers
v0x1992a30_0 .net *"_ivl_12", 0 0, L_0x1996020;  1 drivers
v0x1992b10_0 .net *"_ivl_2", 0 0, L_0x19948e0;  1 drivers
v0x1992bd0_0 .net *"_ivl_4", 0 0, L_0x1995d30;  1 drivers
v0x1992cb0_0 .net *"_ivl_6", 0 0, L_0x1995df0;  1 drivers
v0x1992de0_0 .net *"_ivl_8", 0 0, L_0x1995e90;  1 drivers
v0x1992ec0_0 .net "a", 0 0, v0x198fd30_0;  1 drivers
v0x1992f60_0 .net "b", 0 0, v0x198fdd0_0;  1 drivers
v0x1993000_0 .net "c", 0 0, v0x198fe70_0;  1 drivers
v0x19930a0_0 .var "clk", 0 0;
v0x1993140_0 .net "d", 0 0, v0x198ffb0_0;  1 drivers
v0x19931e0_0 .net "q_dut", 0 0, L_0x1995bd0;  1 drivers
v0x1993280_0 .net "q_ref", 0 0, L_0x1993920;  1 drivers
v0x1993320_0 .var/2u "stats1", 159 0;
v0x19933c0_0 .var/2u "strobe", 0 0;
v0x1993460_0 .net "tb_match", 0 0, L_0x1996130;  1 drivers
v0x1993520_0 .net "tb_mismatch", 0 0, L_0x196c420;  1 drivers
v0x19935e0_0 .net "wavedrom_enable", 0 0, v0x19900a0_0;  1 drivers
v0x1993680_0 .net "wavedrom_title", 511 0, v0x1990140_0;  1 drivers
L_0x19948e0 .concat [ 1 0 0 0], L_0x1993920;
L_0x1995d30 .concat [ 1 0 0 0], L_0x1993920;
L_0x1995df0 .concat [ 1 0 0 0], L_0x1995bd0;
L_0x1995f50 .concat [ 1 0 0 0], L_0x1993920;
L_0x1996130 .cmp/eeq 1, L_0x19948e0, L_0x1996020;
S_0x1962940 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x19627b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x194eea0 .functor NOT 1, v0x198fd30_0, C4<0>, C4<0>, C4<0>;
L_0x19630a0 .functor XOR 1, L_0x194eea0, v0x198fdd0_0, C4<0>, C4<0>;
L_0x196c490 .functor XOR 1, L_0x19630a0, v0x198fe70_0, C4<0>, C4<0>;
L_0x1993920 .functor XOR 1, L_0x196c490, v0x198ffb0_0, C4<0>, C4<0>;
v0x196c690_0 .net *"_ivl_0", 0 0, L_0x194eea0;  1 drivers
v0x196c730_0 .net *"_ivl_2", 0 0, L_0x19630a0;  1 drivers
v0x194eff0_0 .net *"_ivl_4", 0 0, L_0x196c490;  1 drivers
v0x194f090_0 .net "a", 0 0, v0x198fd30_0;  alias, 1 drivers
v0x198f0f0_0 .net "b", 0 0, v0x198fdd0_0;  alias, 1 drivers
v0x198f200_0 .net "c", 0 0, v0x198fe70_0;  alias, 1 drivers
v0x198f2c0_0 .net "d", 0 0, v0x198ffb0_0;  alias, 1 drivers
v0x198f380_0 .net "q", 0 0, L_0x1993920;  alias, 1 drivers
S_0x198f4e0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x19627b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x198fd30_0 .var "a", 0 0;
v0x198fdd0_0 .var "b", 0 0;
v0x198fe70_0 .var "c", 0 0;
v0x198ff10_0 .net "clk", 0 0, v0x19930a0_0;  1 drivers
v0x198ffb0_0 .var "d", 0 0;
v0x19900a0_0 .var "wavedrom_enable", 0 0;
v0x1990140_0 .var "wavedrom_title", 511 0;
E_0x195d580/0 .event negedge, v0x198ff10_0;
E_0x195d580/1 .event posedge, v0x198ff10_0;
E_0x195d580 .event/or E_0x195d580/0, E_0x195d580/1;
E_0x195d7d0 .event posedge, v0x198ff10_0;
E_0x19479f0 .event negedge, v0x198ff10_0;
S_0x198f830 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x198f4e0;
 .timescale -12 -12;
v0x198fa30_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x198fb30 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x198f4e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x19902a0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x19627b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1993a50 .functor NOT 1, v0x198fd30_0, C4<0>, C4<0>, C4<0>;
L_0x1993ac0 .functor NOT 1, v0x198fdd0_0, C4<0>, C4<0>, C4<0>;
L_0x1993b50 .functor AND 1, L_0x1993a50, L_0x1993ac0, C4<1>, C4<1>;
L_0x1993c10 .functor NOT 1, v0x198fe70_0, C4<0>, C4<0>, C4<0>;
L_0x1993cb0 .functor AND 1, L_0x1993b50, L_0x1993c10, C4<1>, C4<1>;
L_0x1993dc0 .functor AND 1, L_0x1993cb0, v0x198ffb0_0, C4<1>, C4<1>;
L_0x1993ec0 .functor NOT 1, v0x198fdd0_0, C4<0>, C4<0>, C4<0>;
L_0x1993f30 .functor AND 1, v0x198fd30_0, L_0x1993ec0, C4<1>, C4<1>;
L_0x1994040 .functor NOT 1, v0x198fe70_0, C4<0>, C4<0>, C4<0>;
L_0x19940b0 .functor AND 1, L_0x1993f30, L_0x1994040, C4<1>, C4<1>;
L_0x1994220 .functor NOT 1, v0x198ffb0_0, C4<0>, C4<0>, C4<0>;
L_0x1994290 .functor AND 1, L_0x19940b0, L_0x1994220, C4<1>, C4<1>;
L_0x19943c0 .functor OR 1, L_0x1993dc0, L_0x1994290, C4<0>, C4<0>;
L_0x19944d0 .functor NOT 1, v0x198fdd0_0, C4<0>, C4<0>, C4<0>;
L_0x1994350 .functor AND 1, v0x198fd30_0, L_0x19944d0, C4<1>, C4<1>;
L_0x1994610 .functor NOT 1, v0x198fe70_0, C4<0>, C4<0>, C4<0>;
L_0x1994710 .functor AND 1, L_0x1994350, L_0x1994610, C4<1>, C4<1>;
L_0x1994820 .functor AND 1, L_0x1994710, v0x198ffb0_0, C4<1>, C4<1>;
L_0x1994980 .functor OR 1, L_0x19943c0, L_0x1994820, C4<0>, C4<0>;
L_0x1994a90 .functor NOT 1, v0x198fdd0_0, C4<0>, C4<0>, C4<0>;
L_0x1994cc0 .functor AND 1, v0x198fd30_0, L_0x1994a90, C4<1>, C4<1>;
L_0x1994e90 .functor AND 1, L_0x1994cc0, v0x198fe70_0, C4<1>, C4<1>;
L_0x1995120 .functor NOT 1, v0x198ffb0_0, C4<0>, C4<0>, C4<0>;
L_0x19952a0 .functor AND 1, L_0x1994e90, L_0x1995120, C4<1>, C4<1>;
L_0x1995480 .functor OR 1, L_0x1994980, L_0x19952a0, C4<0>, C4<0>;
L_0x1995590 .functor AND 1, v0x198fd30_0, v0x198fdd0_0, C4<1>, C4<1>;
L_0x19956e0 .functor NOT 1, v0x198fe70_0, C4<0>, C4<0>, C4<0>;
L_0x1995750 .functor AND 1, L_0x1995590, L_0x19956e0, C4<1>, C4<1>;
L_0x1995950 .functor NOT 1, v0x198ffb0_0, C4<0>, C4<0>, C4<0>;
L_0x19959c0 .functor AND 1, L_0x1995750, L_0x1995950, C4<1>, C4<1>;
L_0x1995bd0 .functor OR 1, L_0x1995480, L_0x19959c0, C4<0>, C4<0>;
v0x1990590_0 .net *"_ivl_0", 0 0, L_0x1993a50;  1 drivers
v0x1990670_0 .net *"_ivl_10", 0 0, L_0x1993dc0;  1 drivers
v0x1990750_0 .net *"_ivl_12", 0 0, L_0x1993ec0;  1 drivers
v0x1990840_0 .net *"_ivl_14", 0 0, L_0x1993f30;  1 drivers
v0x1990920_0 .net *"_ivl_16", 0 0, L_0x1994040;  1 drivers
v0x1990a50_0 .net *"_ivl_18", 0 0, L_0x19940b0;  1 drivers
v0x1990b30_0 .net *"_ivl_2", 0 0, L_0x1993ac0;  1 drivers
v0x1990c10_0 .net *"_ivl_20", 0 0, L_0x1994220;  1 drivers
v0x1990cf0_0 .net *"_ivl_22", 0 0, L_0x1994290;  1 drivers
v0x1990dd0_0 .net *"_ivl_24", 0 0, L_0x19943c0;  1 drivers
v0x1990eb0_0 .net *"_ivl_26", 0 0, L_0x19944d0;  1 drivers
v0x1990f90_0 .net *"_ivl_28", 0 0, L_0x1994350;  1 drivers
v0x1991070_0 .net *"_ivl_30", 0 0, L_0x1994610;  1 drivers
v0x1991150_0 .net *"_ivl_32", 0 0, L_0x1994710;  1 drivers
v0x1991230_0 .net *"_ivl_34", 0 0, L_0x1994820;  1 drivers
v0x1991310_0 .net *"_ivl_36", 0 0, L_0x1994980;  1 drivers
v0x19913f0_0 .net *"_ivl_38", 0 0, L_0x1994a90;  1 drivers
v0x19914d0_0 .net *"_ivl_4", 0 0, L_0x1993b50;  1 drivers
v0x19915b0_0 .net *"_ivl_40", 0 0, L_0x1994cc0;  1 drivers
v0x1991690_0 .net *"_ivl_42", 0 0, L_0x1994e90;  1 drivers
v0x1991770_0 .net *"_ivl_44", 0 0, L_0x1995120;  1 drivers
v0x1991850_0 .net *"_ivl_46", 0 0, L_0x19952a0;  1 drivers
v0x1991930_0 .net *"_ivl_48", 0 0, L_0x1995480;  1 drivers
v0x1991a10_0 .net *"_ivl_50", 0 0, L_0x1995590;  1 drivers
v0x1991af0_0 .net *"_ivl_52", 0 0, L_0x19956e0;  1 drivers
v0x1991bd0_0 .net *"_ivl_54", 0 0, L_0x1995750;  1 drivers
v0x1991cb0_0 .net *"_ivl_56", 0 0, L_0x1995950;  1 drivers
v0x1991d90_0 .net *"_ivl_58", 0 0, L_0x19959c0;  1 drivers
v0x1991e70_0 .net *"_ivl_6", 0 0, L_0x1993c10;  1 drivers
v0x1991f50_0 .net *"_ivl_8", 0 0, L_0x1993cb0;  1 drivers
v0x1992030_0 .net "a", 0 0, v0x198fd30_0;  alias, 1 drivers
v0x19920d0_0 .net "b", 0 0, v0x198fdd0_0;  alias, 1 drivers
v0x19921c0_0 .net "c", 0 0, v0x198fe70_0;  alias, 1 drivers
v0x19924c0_0 .net "d", 0 0, v0x198ffb0_0;  alias, 1 drivers
v0x19925b0_0 .net "q", 0 0, L_0x1995bd0;  alias, 1 drivers
S_0x1992710 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x19627b0;
 .timescale -12 -12;
E_0x195d320 .event anyedge, v0x19933c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x19933c0_0;
    %nor/r;
    %assign/vec4 v0x19933c0_0, 0;
    %wait E_0x195d320;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x198f4e0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x198ffb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x198fe70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x198fdd0_0, 0;
    %assign/vec4 v0x198fd30_0, 0;
    %wait E_0x19479f0;
    %wait E_0x195d7d0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x198ffb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x198fe70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x198fdd0_0, 0;
    %assign/vec4 v0x198fd30_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x195d580;
    %load/vec4 v0x198fd30_0;
    %load/vec4 v0x198fdd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x198fe70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x198ffb0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x198ffb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x198fe70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x198fdd0_0, 0;
    %assign/vec4 v0x198fd30_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x198fb30;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x195d580;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x198ffb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x198fe70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x198fdd0_0, 0;
    %assign/vec4 v0x198fd30_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x19627b0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19930a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x19933c0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x19627b0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x19930a0_0;
    %inv;
    %store/vec4 v0x19930a0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x19627b0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x198ff10_0, v0x1993520_0, v0x1992ec0_0, v0x1992f60_0, v0x1993000_0, v0x1993140_0, v0x1993280_0, v0x19931e0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x19627b0;
T_7 ;
    %load/vec4 v0x1993320_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1993320_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1993320_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1993320_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1993320_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1993320_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1993320_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x19627b0;
T_8 ;
    %wait E_0x195d580;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1993320_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1993320_0, 4, 32;
    %load/vec4 v0x1993460_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1993320_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1993320_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1993320_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1993320_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1993280_0;
    %load/vec4 v0x1993280_0;
    %load/vec4 v0x19931e0_0;
    %xor;
    %load/vec4 v0x1993280_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1993320_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1993320_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1993320_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1993320_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can25_depth0/human/circuit2/iter0/response12/top_module.sv";
