-makelib xcelium_lib/blk_mem_gen_v8_4_4 \
  "../../../../intelight.gen/sources_1/bd/BRAM_QA/ipshared/2985/simulation/blk_mem_gen_v8_4.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/BRAM_QA/ip/BRAM_QA_Action_RAM_0_0/sim/BRAM_QA_Action_RAM_0_0.v" \
  "../../../bd/BRAM_QA/ip/BRAM_QA_reg_32bit_0_0/sim/BRAM_QA_reg_32bit_0_0.v" \
  "../../../bd/BRAM_QA/ip/BRAM_QA_Action_RAM_0_1/sim/BRAM_QA_Action_RAM_0_1.v" \
  "../../../bd/BRAM_QA/ip/BRAM_QA_Action_RAM_1_0/sim/BRAM_QA_Action_RAM_1_0.v" \
  "../../../bd/BRAM_QA/ip/BRAM_QA_Action_RAM_2_0/sim/BRAM_QA_Action_RAM_2_0.v" \
-endlib
-makelib xcelium_lib/xlconstant_v1_1_7 \
  "../../../../intelight.gen/sources_1/bd/BRAM_QA/ipshared/fcfc/hdl/xlconstant_v1_1_vl_rfs.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/BRAM_QA/ip/BRAM_QA_xlconstant_0_0/sim/BRAM_QA_xlconstant_0_0.v" \
  "../../../bd/BRAM_QA/ip/BRAM_QA_xlconstant_0_1/sim/BRAM_QA_xlconstant_0_1.v" \
  "../../../bd/BRAM_QA/ip/BRAM_QA_reg_2bit_0_0/sim/BRAM_QA_reg_2bit_0_0.v" \
  "../../../bd/BRAM_QA/ip/BRAM_QA_decoder_0_0/sim/BRAM_QA_decoder_0_0.v" \
  "../../../bd/BRAM_QA/ip/BRAM_QA_QA_0_0/sim/BRAM_QA_QA_0_0.v" \
  "../../../bd/BRAM_QA/sim/BRAM_QA.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  glbl.v
-endlib

