{'a_and_b_signed': {'CDeps': [],
                    'CLines': [],
                    'Clocked': False,
                    'DDeps': [['a', 'b_signed']],
                    'DLines': ['19:D'],
                    'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fb9e2ff1690>]},
 'b_signed': {'CDeps': [],
              'CLines': [],
              'Clocked': False,
              'DDeps': [['b', 'b']],
              'DLines': ['15:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fb9e2fe3510>]},
 'overflow': {'CDeps': [],
              'CLines': [],
              'Clocked': False,
              'DDeps': [['a', 'b', 's', 'a', 'b', 's']],
              'DLines': ['25:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fb9e2e98810>]},
 's': {'CDeps': [[]],
       'CLines': [[]],
       'Clocked': False,
       'DDeps': [['s_signed'], ['s_signed']],
       'DLines': ['28:D', '29:D'],
       'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fb9e2e98b50>,
                       <pyverilog.vparser.ast.Assign object at 0x7fb9e2e98f10>]},
 's_signed': {'CDeps': [],
              'CLines': [],
              'Clocked': False,
              'DDeps': [['a_and_b_signed', 'b']],
              'DLines': ['23:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7fb9e2fe6b10>]}}
