# Reading D:/intelFPGA/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do part5_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_4/Lab_4_part_1-5/vhdl/hex2sevenSeg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:28:34 on Apr 23,2020
# vcom -reportprogress 300 -93 -work work C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_4/Lab_4_part_1-5/vhdl/hex2sevenSeg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity hex2sevenSeg
# -- Compiling architecture Structural of hex2sevenSeg
# End time: 12:28:34 on Apr 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_4/Lab_4_part_1-5/vhdl/fourHexDisplay.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:28:34 on Apr 23,2020
# vcom -reportprogress 300 -93 -work work C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_4/Lab_4_part_1-5/vhdl/fourHexDisplay.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fourHexDisplay
# -- Compiling architecture Structural of fourHexDisplay
# End time: 12:28:34 on Apr 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_4/Lab_4_part_1-5/vhdl/fourBitReg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:28:34 on Apr 23,2020
# vcom -reportprogress 300 -93 -work work C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_4/Lab_4_part_1-5/vhdl/fourBitReg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fourBitReg
# -- Compiling architecture Structural of fourBitReg
# End time: 12:28:34 on Apr 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_4/Lab_4_part_1-5/vhdl/testbench_fourHexDisplay.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:28:34 on Apr 23,2020
# vcom -reportprogress 300 -93 -work work C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_4/Lab_4_part_1-5/vhdl/testbench_fourHexDisplay.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity testbench_fourHexDisplay
# -- Compiling architecture behavior of testbench_fourHexDisplay
# End time: 12:28:34 on Apr 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_4/Lab_4_part_1-5/vhdl/hex2sevenSeg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:28:34 on Apr 23,2020
# vcom -reportprogress 300 -93 -work work C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_4/Lab_4_part_1-5/vhdl/hex2sevenSeg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity hex2sevenSeg
# -- Compiling architecture Structural of hex2sevenSeg
# End time: 12:28:34 on Apr 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_4/Lab_4_part_1-5/vhdl/fourHexDisplay.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:28:34 on Apr 23,2020
# vcom -reportprogress 300 -93 -work work C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_4/Lab_4_part_1-5/vhdl/fourHexDisplay.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fourHexDisplay
# -- Compiling architecture Structural of fourHexDisplay
# End time: 12:28:34 on Apr 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_4/Lab_4_part_1-5/vhdl/fourBitReg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:28:34 on Apr 23,2020
# vcom -reportprogress 300 -93 -work work C:/Users/atlas/Desktop/ELEC2602/Lab/Lab_4/Lab_4_part_1-5/vhdl/fourBitReg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fourBitReg
# -- Compiling architecture Structural of fourBitReg
# End time: 12:28:34 on Apr 23,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  testbench_fourHexDisplay
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" testbench_fourHexDisplay 
# Start time: 12:28:34 on Apr 23,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.testbench_fourhexdisplay(behavior)
# Loading work.fourhexdisplay(structural)
# Loading work.fourbitreg(structural)
# Loading work.hex2sevenseg(structural)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# End time: 12:29:45 on Apr 23,2020, Elapsed time: 0:01:11
# Errors: 0, Warnings: 0
