\documentclass[10pt, conference]{IEEEtran}

\usepackage{graphicx}
\usepackage{caption}
\usepackage{subcaption}
\usepackage{indentfirst}
\usepackage{subfig}
\usepackage{amssymb}
\usepackage[cmex10]{amsmath}

\usepackage{algorithm}
\usepackage[noend]{algpseudocode}
\usepackage{setspace}
\usepackage{url}
\usepackage{cite}
\usepackage[utf8x]{inputenc}
\usepackage{multirow}

\graphicspath{{./img/}}

\setlength{\textfloatsep}{7pt}

\begin{document}

\title{Evaluation of Optimization Strategies for fastsg\\ on Heterogeneous
Systems}
\author{\IEEEauthorblockN{Andrei Deftu}
\IEEEauthorblockA{Technische Universit\"{a}t M\"{u}nchen\\
andrei.deftu@in.tum.de}
\and
\IEEEauthorblockN{Alin Murara\c{s}u}
\IEEEauthorblockA{Technische Universit\"{a}t M\"{u}nchen\\
murarasu@in.tum.de}
}

\maketitle

\begin{abstract}
Given the existing heterogeneous processor landscape dominated by CPUs and GPUs,
topics such as programming productivity and performance portability have become
increasingly important. In this context, an important question refers to how can
we develop optimization strategies that cover both CPUs and GPUs. We answer this
for \textit{fastsg}, a library that provides functionality for handling
efficiently high-dimensional functions. As it can be employed for compressing
and decompressing large-scale simulation data, it finds itself at the core of a
computational steering application which serves us as test case. We describe our
experience with implementing \textit{fastsg}'s time critical routines for Intel
CPUs and Nvidia Fermi GPUs. We show the differences and especially the
similarities between our optimization strategies for the two architectures. With
regard to our test case for which achieving high speedups is a ``must'' for
real-time visualization, we report a speedup of up to 6.2x times compared to the
state-of-the-art implementation of the sparse grid technique for GPUs.
\end{abstract}

\begin{IEEEkeywords}
sparse grids, GPU, library, optimizations, CUDA
\end{IEEEkeywords}

\input{introduction}

\input{related_work}

\input{cpus_vs_gpus}

\input{loop_transf}

\input{comp_steering}

\input{op_strategies}

\input{evaluation}

\input{conclusion}

\bibliographystyle{IEEEtran}
\bibliography{refs}



\end{document}
