###################################################################

# Created by write_sdc on Thu Oct 8 00:55:06 2026

###################################################################
set sdc_version 2.1

set_units -time ns -resistance kOhm -capacitance pF -voltage V -current mA
set_operating_conditions -max scmetro_tsmc_cl013g_rvt_ss_1p08v_125c -max_library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c -min scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c -min_library scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
set_wire_load_model -name tsmc13_wl30 -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
set_driving_cell -lib_cell BUFX2M -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c -pin Y [get_ports SE]
set_driving_cell -lib_cell BUFX2M -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c -pin Y [get_ports {SI[3]}]
set_driving_cell -lib_cell BUFX2M -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c -pin Y [get_ports {SI[2]}]
set_driving_cell -lib_cell BUFX2M -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c -pin Y [get_ports {SI[1]}]
set_driving_cell -lib_cell BUFX2M -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c -pin Y [get_ports {SI[0]}]
set_driving_cell -lib_cell BUFX2M -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c -pin Y [get_ports UART_RX_IN]
set_load -pin_load 0.1 [get_ports {SO[3]}]
set_load -pin_load 0.1 [get_ports {SO[2]}]
set_load -pin_load 0.1 [get_ports {SO[1]}]
set_load -pin_load 0.1 [get_ports {SO[0]}]
set_load -pin_load 0.1 [get_ports UART_TX_O]
set_load -pin_load 0.1 [get_ports parity_error]
set_load -pin_load 0.1 [get_ports framing_error]
set_case_analysis 1 [get_ports test_mode]
create_clock [get_ports REF_CLK]  -period 10  -waveform {0 5}
set_clock_latency 0  [get_clocks REF_CLK]
set_clock_uncertainty -setup 0.2  [get_clocks REF_CLK]
set_clock_uncertainty -hold 0.1  [get_clocks REF_CLK]
set_clock_transition -min -fall 0.05 [get_clocks REF_CLK]
set_clock_transition -max -fall 0.05 [get_clocks REF_CLK]
set_clock_transition -min -rise 0.05 [get_clocks REF_CLK]
set_clock_transition -max -rise 0.05 [get_clocks REF_CLK]
create_clock [get_ports UART_CLK]  -period 271.3  -waveform {0 135.65}
set_clock_latency 0  [get_clocks UART_CLK]
set_clock_uncertainty -setup 0.2  [get_clocks UART_CLK]
set_clock_uncertainty -hold 0.1  [get_clocks UART_CLK]
set_clock_transition -min -fall 0.05 [get_clocks UART_CLK]
set_clock_transition -max -fall 0.05 [get_clocks UART_CLK]
set_clock_transition -min -rise 0.05 [get_clocks UART_CLK]
set_clock_transition -max -rise 0.05 [get_clocks UART_CLK]
create_generated_clock [get_pins U0_CLK_GATE/U0_TLATNCAX12M/ECK]  -name ALU_CLK  -source [get_ports REF_CLK]  -master_clock REF_CLK  -divide_by 1  -add
set_clock_uncertainty -setup 0.2  [get_clocks ALU_CLK]
set_clock_uncertainty -hold 0.1  [get_clocks ALU_CLK]
create_generated_clock [get_pins U1_ClkDiv/o_div_clk]  -name RX_CLK  -source [get_ports UART_CLK]  -master_clock UART_CLK  -divide_by 1  -add
set_clock_uncertainty -setup 0.2  [get_clocks RX_CLK]
set_clock_uncertainty -hold 0.1  [get_clocks RX_CLK]
create_generated_clock [get_pins U0_ClkDiv/o_div_clk]  -name TX_CLK  -source [get_ports UART_CLK]  -master_clock UART_CLK  -divide_by 32  -add
set_clock_uncertainty -setup 0.2  [get_clocks TX_CLK]
set_clock_uncertainty -hold 0.1  [get_clocks TX_CLK]
create_clock [get_ports scan_clk]  -name DFTCLK  -period 200  -waveform {0 100}
set_clock_latency 0  [get_clocks DFTCLK]
set_clock_uncertainty -setup 0.2  [get_clocks DFTCLK]
set_clock_uncertainty -hold 0.1  [get_clocks DFTCLK]
set_clock_transition -min -fall 0.05 [get_clocks DFTCLK]
set_clock_transition -max -fall 0.05 [get_clocks DFTCLK]
set_clock_transition -min -rise 0.05 [get_clocks DFTCLK]
set_clock_transition -max -rise 0.05 [get_clocks DFTCLK]
group_path -name INOUT  -from [list [get_ports SE] [get_ports scan_clk] [get_ports scan_rst] [get_ports test_mode] [get_ports {SI[3]}] [get_ports {SI[2]}] [get_ports {SI[1]}] [get_ports {SI[0]}] [get_ports RST_N] [get_ports UART_CLK] [get_ports REF_CLK] [get_ports UART_RX_IN]]  -to [list [get_ports {SO[3]}] [get_ports {SO[2]}] [get_ports {SO[1]}] [get_ports {SO[0]}] [get_ports UART_TX_O] [get_ports parity_error] [get_ports framing_error]]
group_path -name INREG  -from [list [get_ports SE] [get_ports scan_clk] [get_ports scan_rst] [get_ports test_mode] [get_ports {SI[3]}] [get_ports {SI[2]}] [get_ports {SI[1]}] [get_ports {SI[0]}] [get_ports RST_N] [get_ports UART_CLK] [get_ports REF_CLK] [get_ports UART_RX_IN]]
group_path -name REGOUT  -to [list [get_ports {SO[3]}] [get_ports {SO[2]}] [get_ports {SO[1]}] [get_ports {SO[0]}] [get_ports UART_TX_O] [get_ports parity_error] [get_ports framing_error]]
set_input_delay -clock DFTCLK  40  [get_ports SE]
set_input_delay -clock DFTCLK  40  [get_ports {SI[3]}]
set_input_delay -clock DFTCLK  40  [get_ports {SI[2]}]
set_input_delay -clock DFTCLK  40  [get_ports {SI[1]}]
set_input_delay -clock DFTCLK  40  [get_ports {SI[0]}]
set_input_delay -clock REF_CLK  4  [get_ports RST_N]
set_input_delay -clock UART_CLK  54.26  [get_ports UART_RX_IN]
set_output_delay -clock DFTCLK  40  [get_ports {SO[3]}]
set_output_delay -clock DFTCLK  40  [get_ports {SO[2]}]
set_output_delay -clock DFTCLK  40  [get_ports {SO[1]}]
set_output_delay -clock DFTCLK  40  [get_ports {SO[0]}]
set_output_delay -clock UART_CLK  54.26  [get_ports UART_TX_O]
set_output_delay -clock UART_CLK  54.26  [get_ports parity_error]
set_output_delay -clock UART_CLK  54.26  [get_ports framing_error]
set_clock_groups -logically_exclusive -name REF_CLK_2 -group [list [get_clocks REF_CLK] [get_clocks ALU_CLK] [get_clocks UART_CLK] [get_clocks RX_CLK] [get_clocks TX_CLK]] -group [get_clocks DFTCLK]
set_clock_groups -asynchronous -name REF_CLK_1 -group [list [get_clocks REF_CLK] [get_clocks ALU_CLK]] -group [list [get_clocks UART_CLK] [get_clocks RX_CLK] [get_clocks TX_CLK]]
