#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5de132fc3d70 .scope module, "fifo" "fifo" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "data_in";
    .port_info 3 /OUTPUT 16 "data_out";
    .port_info 4 /OUTPUT 4 "fifo_count";
    .port_info 5 /OUTPUT 3 "rd_ptr";
    .port_info 6 /OUTPUT 3 "wr_ptr";
P_0x5de133000ad0 .param/l "ADDR_WIDTH" 0 2 3, +C4<00000000000000000000000000000011>;
P_0x5de133000b10 .param/l "DATA_WIDTH" 0 2 2, +C4<00000000000000000000000000010000>;
P_0x5de133000b50 .param/l "DEPTH" 1 2 14, +C4<00000000000000000000000000000001000>;
L_0x5de132ff7a50 .functor BUFZ 16, L_0x5de133022f60, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5de132fc9f70_0 .net *"_ivl_0", 15 0, L_0x5de133022f60;  1 drivers
v0x5de132fca290_0 .net *"_ivl_2", 4 0, L_0x5de133023020;  1 drivers
L_0x7d94fd1b7018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5de132fe2540_0 .net *"_ivl_5", 1 0, L_0x7d94fd1b7018;  1 drivers
o0x7d94fd4550a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5de132feaaf0_0 .net "clk", 0 0, o0x7d94fd4550a8;  0 drivers
o0x7d94fd4550d8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x5de133001030_0 .net "data_in", 15 0, o0x7d94fd4550d8;  0 drivers
v0x5de132ff7b20_0 .net "data_out", 15 0, L_0x5de132ff7a50;  1 drivers
v0x5de132fff6d0_0 .var "fifo_count", 3 0;
v0x5de13301c300 .array "fifo_mem", 7 0, 15 0;
v0x5de13301c3c0_0 .var "rd_ptr", 2 0;
o0x7d94fd455198 .functor BUFZ 1, C4<z>; HiZ drive
v0x5de13301c4a0_0 .net "reset", 0 0, o0x7d94fd455198;  0 drivers
v0x5de13301c560_0 .var "wr_ptr", 2 0;
E_0x5de132f85780 .event posedge, v0x5de13301c4a0_0, v0x5de132feaaf0_0;
L_0x5de133022f60 .array/port v0x5de13301c300, L_0x5de133023020;
L_0x5de133023020 .concat [ 3 2 0 0], v0x5de13301c3c0_0, L_0x7d94fd1b7018;
S_0x5de132fc40a0 .scope module, "tb_top_logc" "tb_top_logc" 3 3;
 .timescale -12 -12;
P_0x5de132ff6a80 .param/l "COMP_WIDTH" 0 3 6, +C4<00000000000000000000000000011000>;
P_0x5de132ff6ac0 .param/l "DATA_WIDTH" 0 3 5, +C4<00000000000000000000000000110000>;
v0x5de133022c50_0 .var "clk", 0 0;
v0x5de133022d10_0 .net "comp_out", 23 0, v0x5de13301fb00_0;  1 drivers
v0x5de133022dd0_0 .var "data_in", 47 0;
v0x5de133022ec0_0 .var "reset", 0 0;
S_0x5de13301c720 .scope module, "dut" "top_logc" 3 16, 4 1 0, S_0x5de132fc40a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 48 "data_in";
    .port_info 3 /OUTPUT 24 "comp_out";
P_0x5de132f86c40 .param/l "COMP_WIDTH" 0 4 7, +C4<00000000000000000000000000011000>;
P_0x5de132f86c80 .param/l "DATA_WIDTH" 0 4 2, +C4<00000000000000000000000000110000>;
P_0x5de132f86cc0 .param/l "FRAC_WIDTH" 0 4 5, +C4<00000000000000000000000000011000>;
P_0x5de132f86d00 .param/l "LOG_WIDTH" 0 4 6, +C4<0000000000000000000000000000011111>;
P_0x5de132f86d40 .param/l "MIN_THRESHOLD" 0 4 8, +C4<00000000000000000000000000000000>;
P_0x5de132f86d80 .param/l "NORM_WIDTH" 0 4 3, +C4<00000000000000000000000000110000>;
P_0x5de132f86dc0 .param/l "SHIFT_WIDTH" 0 4 4, +C4<00000000000000000000000000000110>;
L_0x5de132ffe7b0 .functor BUFZ 1, v0x5de13301e850_0, C4<0>, C4<0>, C4<0>;
v0x5de133022010_0 .net "clk", 0 0, v0x5de133022c50_0;  1 drivers
v0x5de1330220d0_0 .net "comp_out", 23 0, v0x5de13301fb00_0;  alias, 1 drivers
v0x5de1330221c0_0 .net "data_in", 47 0, v0x5de133022dd0_0;  1 drivers
v0x5de1330222c0_0 .net "log_in_ready", 0 0, v0x5de13301e850_0;  1 drivers
v0x5de133022390_0 .net "log_out", 30 0, v0x5de13301ea90_0;  1 drivers
L_0x7d94fd1b70a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
RS_0x7d94fd4557c8 .resolv tri, v0x5de13301fca0_0, L_0x7d94fd1b70a8;
v0x5de133022430_0 .net8 "log_out_ready", 0 0, RS_0x7d94fd4557c8;  2 drivers
v0x5de133022520_0 .net "log_out_valid", 0 0, v0x5de13301edf0_0;  1 drivers
v0x5de133022610_0 .net "pre_data_out", 47 0, v0x5de1330212c0_0;  1 drivers
v0x5de133022700_0 .net "pre_in_ready", 0 0, L_0x5de133023360;  1 drivers
L_0x7d94fd1b7060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5de133022830_0 .net "pre_in_valid", 0 0, L_0x7d94fd1b7060;  1 drivers
v0x5de1330228d0_0 .net "pre_out_ready", 0 0, L_0x5de132ffe7b0;  1 drivers
v0x5de133022970_0 .net "pre_out_valid", 0 0, v0x5de133021980_0;  1 drivers
v0x5de133022a10_0 .net "pre_shift_amt", 5 0, L_0x5de133023490;  1 drivers
v0x5de133022b00_0 .net "reset", 0 0, v0x5de133022ec0_0;  1 drivers
S_0x5de13301cc50 .scope module, "log_calc_inst" "log_calc" 4 52, 5 1 0, S_0x5de13301c720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "in_valid";
    .port_info 3 /INPUT 1 "out_ready";
    .port_info 4 /INPUT 48 "data_in";
    .port_info 5 /INPUT 6 "shift_amt";
    .port_info 6 /OUTPUT 1 "out_valid";
    .port_info 7 /OUTPUT 1 "in_ready";
    .port_info 8 /OUTPUT 31 "log_out";
P_0x5de13301ce00 .param/l "CALC_FRAC" 1 5 18, +C4<00000000000000000000000000000001>;
P_0x5de13301ce40 .param/l "COMBINE" 1 5 18, +C4<00000000000000000000000000000010>;
P_0x5de13301ce80 .param/l "FRAC_WIDTH" 0 5 4, +C4<00000000000000000000000000011000>;
P_0x5de13301cec0 .param/l "IDLE" 1 5 18, +C4<00000000000000000000000000000000>;
P_0x5de13301cf00 .param/l "LOG_WIDTH" 0 5 3, +C4<0000000000000000000000000000011111>;
P_0x5de13301cf40 .param/l "NORM_WIDTH" 0 5 2, +C4<00000000000000000000000000110000>;
P_0x5de13301cf80 .param/l "SEND" 1 5 18, +C4<00000000000000000000000000000011>;
P_0x5de13301cfc0 .param/l "SHIFT_WIDTH" 0 5 5, +C4<00000000000000000000000000000110>;
v0x5de13301e2f0_0 .net "clk", 0 0, v0x5de133022c50_0;  alias, 1 drivers
v0x5de13301e3b0_0 .net "data_in", 47 0, v0x5de1330212c0_0;  alias, 1 drivers
v0x5de13301e470_0 .var "data_reg", 47 0;
v0x5de13301e570_0 .var "frac_in_valid", 0 0;
v0x5de13301e640_0 .net "frac_out", 23 0, v0x5de13301deb0_0;  1 drivers
v0x5de13301e6e0_0 .var "frac_part", 23 0;
v0x5de13301e780_0 .net "frac_valid", 0 0, v0x5de13301df90_0;  1 drivers
v0x5de13301e850_0 .var "in_ready", 0 0;
v0x5de13301e8f0_0 .net "in_valid", 0 0, v0x5de133021980_0;  alias, 1 drivers
v0x5de13301e9b0_0 .var "int_part_scaled", 30 0;
v0x5de13301ea90_0 .var "log_out", 30 0;
v0x5de13301eb70_0 .var "log_result", 30 0;
v0x5de13301ec50_0 .var "next_state", 1 0;
v0x5de13301ed30_0 .net8 "out_ready", 0 0, RS_0x7d94fd4557c8;  alias, 2 drivers
v0x5de13301edf0_0 .var "out_valid", 0 0;
v0x5de13301eeb0_0 .net "reset", 0 0, v0x5de133022ec0_0;  alias, 1 drivers
v0x5de13301ef80_0 .net "shift_amt", 5 0, L_0x5de133023490;  alias, 1 drivers
v0x5de13301f040_0 .var "shift_reg", 5 0;
v0x5de13301f120_0 .var "state", 1 0;
E_0x5de132fbec20 .event posedge, v0x5de13301da30_0;
E_0x5de132fa89b0/0 .event edge, v0x5de13301f120_0, v0x5de13301e8f0_0, v0x5de13301e850_0, v0x5de13301df90_0;
E_0x5de132fa89b0/1 .event edge, v0x5de13301ed30_0, v0x5de13301edf0_0;
E_0x5de132fa89b0 .event/or E_0x5de132fa89b0/0, E_0x5de132fa89b0/1;
S_0x5de13301d570 .scope module, "frac_inst" "calc_frac" 5 34, 6 1 0, S_0x5de13301cc50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "in_valid";
    .port_info 3 /INPUT 48 "in_data";
    .port_info 4 /OUTPUT 1 "out_valid";
    .port_info 5 /OUTPUT 24 "out_frac";
P_0x5de132fff640 .param/l "DATA_WIDTH" 0 6 2, +C4<00000000000000000000000000110000>;
P_0x5de132fff680 .param/l "FRAC_WIDTH" 0 6 3, +C4<00000000000000000000000000011000>;
v0x5de13301d950_0 .var "busy", 0 0;
v0x5de13301da30_0 .net "clk", 0 0, v0x5de133022c50_0;  alias, 1 drivers
v0x5de13301daf0_0 .var "cycle_cnt", 4 0;
v0x5de13301dbe0_0 .var "frac", 23 0;
v0x5de13301dcc0_0 .net "in_data", 47 0, v0x5de13301e470_0;  1 drivers
v0x5de13301ddf0_0 .net "in_valid", 0 0, v0x5de13301e570_0;  1 drivers
v0x5de13301deb0_0 .var "out_frac", 23 0;
v0x5de13301df90_0 .var "out_valid", 0 0;
v0x5de13301e050_0 .var "rem", 47 0;
v0x5de13301e130_0 .net "reset", 0 0, v0x5de133022ec0_0;  alias, 1 drivers
E_0x5de1330017d0 .event posedge, v0x5de13301e130_0, v0x5de13301da30_0;
S_0x5de13301f320 .scope module, "postproc_inst" "postproc" 4 67, 7 1 0, S_0x5de13301c720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "in_valid";
    .port_info 3 /INPUT 1 "out_ready";
    .port_info 4 /INPUT 31 "log_in";
    .port_info 5 /OUTPUT 1 "out_valid";
    .port_info 6 /OUTPUT 1 "in_ready";
    .port_info 7 /OUTPUT 24 "comp_out";
P_0x5de13301f4d0 .param/l "COMPRESS" 1 7 15, +C4<00000000000000000000000000000001>;
P_0x5de13301f510 .param/l "COMP_WIDTH" 0 7 3, +C4<00000000000000000000000000011000>;
P_0x5de13301f550 .param/l "IDLE" 1 7 15, +C4<00000000000000000000000000000000>;
P_0x5de13301f590 .param/l "LOG_WIDTH" 0 7 2, +C4<0000000000000000000000000000011111>;
P_0x5de13301f5d0 .param/l "SEND" 1 7 15, +C4<00000000000000000000000000000010>;
v0x5de13301f9f0_0 .net "clk", 0 0, v0x5de133022c50_0;  alias, 1 drivers
v0x5de13301fb00_0 .var "comp_out", 23 0;
v0x5de13301fbe0_0 .var "comp_result", 23 0;
v0x5de13301fca0_0 .var "in_ready", 0 0;
v0x5de13301fd70_0 .net "in_valid", 0 0, v0x5de13301edf0_0;  alias, 1 drivers
v0x5de13301fe60_0 .net "log_in", 30 0, v0x5de13301ea90_0;  alias, 1 drivers
v0x5de13301ff30_0 .var "log_reg", 30 0;
v0x5de13301ffd0_0 .var "next_state", 1 0;
L_0x7d94fd1b70f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5de1330200b0_0 .net "out_ready", 0 0, L_0x7d94fd1b70f0;  1 drivers
v0x5de133020170_0 .var "out_valid", 0 0;
v0x5de133020230_0 .net "reset", 0 0, v0x5de133022ec0_0;  alias, 1 drivers
v0x5de1330202d0_0 .var "state", 1 0;
E_0x5de133001810/0 .event edge, v0x5de1330202d0_0, v0x5de13301edf0_0, v0x5de13301ed30_0, v0x5de1330200b0_0;
E_0x5de133001810/1 .event edge, v0x5de133020170_0;
E_0x5de133001810 .event/or E_0x5de133001810/0, E_0x5de133001810/1;
S_0x5de133020500 .scope module, "preproc_inst" "preproc" 4 35, 8 1 0, S_0x5de13301c720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "in_valid";
    .port_info 3 /INPUT 1 "out_ready";
    .port_info 4 /INPUT 48 "data_in";
    .port_info 5 /OUTPUT 1 "out_valid";
    .port_info 6 /OUTPUT 1 "in_ready";
    .port_info 7 /OUTPUT 48 "data_out";
    .port_info 8 /OUTPUT 6 "shift_amt";
P_0x5de133020690 .param/l "CALC_SHIFT" 1 8 25, +C4<00000000000000000000000000000011>;
P_0x5de1330206d0 .param/l "CALC_ZP" 1 8 25, +C4<00000000000000000000000000000001>;
P_0x5de133020710 .param/l "DATA_WIDTH" 0 8 2, +C4<00000000000000000000000000110000>;
P_0x5de133020750 .param/l "IDLE" 1 8 25, +C4<00000000000000000000000000000000>;
P_0x5de133020790 .param/l "LOAD_DOUT" 1 8 25, +C4<00000000000000000000000000000100>;
P_0x5de1330207d0 .param/l "MIN_THRESHOLD" 0 8 3, +C4<00000000000000000000000000000000>;
P_0x5de133020810 .param/l "NORM_WIDTH" 0 8 4, +C4<00000000000000000000000000110000>;
P_0x5de133020850 .param/l "PROCESS" 1 8 25, +C4<00000000000000000000000000000010>;
P_0x5de133020890 .param/l "SEND" 1 8 25, +C4<00000000000000000000000000000101>;
P_0x5de1330208d0 .param/l "SHIFT_WIDTH" 0 8 5, +C4<00000000000000000000000000000110>;
L_0x5de133023360 .functor OR 1, L_0x5de1330232c0, L_0x5de132ffe7b0, C4<0>, C4<0>;
L_0x5de133023490 .functor BUFZ 6, v0x5de133021c70_0, C4<000000>, C4<000000>, C4<000000>;
v0x5de133021050_0 .net *"_ivl_1", 0 0, L_0x5de1330232c0;  1 drivers
v0x5de133021130_0 .net "clk", 0 0, v0x5de133022c50_0;  alias, 1 drivers
v0x5de1330211f0_0 .net "data_in", 47 0, v0x5de133022dd0_0;  alias, 1 drivers
v0x5de1330212c0_0 .var "data_out", 47 0;
v0x5de1330213b0_0 .var "found", 0 0;
v0x5de1330214a0_0 .var/i "i", 31 0;
v0x5de133021580_0 .net "in_ready", 0 0, L_0x5de133023360;  alias, 1 drivers
v0x5de133021640_0 .net "in_valid", 0 0, L_0x7d94fd1b7060;  alias, 1 drivers
v0x5de133021700_0 .var "msb_index", 5 0;
v0x5de1330217e0_0 .var "next_state", 2 0;
v0x5de1330218c0_0 .net "out_ready", 0 0, L_0x5de132ffe7b0;  alias, 1 drivers
v0x5de133021980_0 .var "out_valid", 0 0;
v0x5de133021a20_0 .net "reset", 0 0, v0x5de133022ec0_0;  alias, 1 drivers
v0x5de133021ac0_0 .var "sample_reg", 47 0;
v0x5de133021b80_0 .net "shift_amt", 5 0, L_0x5de133023490;  alias, 1 drivers
v0x5de133021c70_0 .var "shift_amt_reg", 5 0;
v0x5de133021d30_0 .var "state", 2 0;
v0x5de133021e10_0 .var "zp_reg", 47 0;
E_0x5de133020fe0 .event edge, v0x5de133021d30_0, v0x5de133021580_0, v0x5de133021640_0, v0x5de1330218c0_0;
L_0x5de1330232c0 .reduce/nor v0x5de133021980_0;
    .scope S_0x5de132fc3d70;
T_0 ;
    %wait E_0x5de132f85780;
    %load/vec4 v0x5de13301c4a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5de13301c3c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5de13301c560_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5de132fff6d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5de132fff6d0_0;
    %pad/u 35;
    %cmpi/u 8, 0, 35;
    %jmp/0xz  T_0.2, 5;
    %load/vec4 v0x5de133001030_0;
    %load/vec4 v0x5de13301c560_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5de13301c300, 0, 4;
    %load/vec4 v0x5de13301c560_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x5de13301c560_0, 0;
    %load/vec4 v0x5de132fff6d0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5de132fff6d0_0, 0;
T_0.2 ;
    %load/vec4 v0x5de132fff6d0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_0.4, 5;
    %load/vec4 v0x5de13301c3c0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x5de13301c3c0_0, 0;
    %load/vec4 v0x5de132fff6d0_0;
    %subi 1, 0, 4;
    %assign/vec4 v0x5de132fff6d0_0, 0;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5de133020500;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5de1330213b0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x5de133020500;
T_2 ;
    %wait E_0x5de133020fe0;
    %load/vec4 v0x5de133021d30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %jmp T_2.6;
T_2.0 ;
    %load/vec4 v0x5de133021580_0;
    %load/vec4 v0x5de133021640_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_2.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %pad/s 3;
    %store/vec4 v0x5de1330217e0_0, 0, 3;
    %jmp T_2.6;
T_2.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5de1330217e0_0, 0, 3;
    %jmp T_2.6;
T_2.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5de1330217e0_0, 0, 3;
    %jmp T_2.6;
T_2.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5de1330217e0_0, 0, 3;
    %jmp T_2.6;
T_2.4 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5de1330217e0_0, 0, 3;
    %jmp T_2.6;
T_2.5 ;
    %load/vec4 v0x5de1330218c0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.9, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %pushi/vec4 5, 0, 32;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %pad/s 3;
    %store/vec4 v0x5de1330217e0_0, 0, 3;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5de133020500;
T_3 ;
    %wait E_0x5de132fbec20;
    %load/vec4 v0x5de133021a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 48;
    %assign/vec4 v0x5de133021ac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5de133021980_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5de133021d30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5de1330213b0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5de133021d30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %jmp T_3.8;
T_3.2 ;
    %load/vec4 v0x5de1330211f0_0;
    %assign/vec4 v0x5de133021ac0_0, 0;
    %jmp T_3.8;
T_3.3 ;
    %load/vec4 v0x5de133021ac0_0;
    %cmpi/e 0, 0, 48;
    %flag_mov 8, 4;
    %jmp/0 T_3.9, 8;
    %pushi/vec4 0, 0, 48;
    %jmp/1 T_3.10, 8;
T_3.9 ; End of true expr.
    %load/vec4 v0x5de133021ac0_0;
    %jmp/0 T_3.10, 8;
 ; End of false expr.
    %blend;
T_3.10;
    %assign/vec4 v0x5de133021e10_0, 0;
    %jmp T_3.8;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5de1330214a0_0, 0, 32;
T_3.11 ;
    %load/vec4 v0x5de1330214a0_0;
    %cmpi/s 47, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_3.12, 5;
    %load/vec4 v0x5de133021e10_0;
    %load/vec4 v0x5de1330214a0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.13, 8;
    %load/vec4 v0x5de1330213b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.15, 8;
    %load/vec4 v0x5de1330214a0_0;
    %pad/s 6;
    %assign/vec4 v0x5de133021700_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5de1330213b0_0, 0;
T_3.15 ;
T_3.13 ;
    %load/vec4 v0x5de1330214a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5de1330214a0_0, 0, 32;
    %jmp T_3.11;
T_3.12 ;
    %jmp T_3.8;
T_3.5 ;
    %pushi/vec4 47, 0, 32;
    %load/vec4 v0x5de133021700_0;
    %pad/u 32;
    %sub;
    %pad/u 6;
    %assign/vec4 v0x5de133021c70_0, 0;
    %jmp T_3.8;
T_3.6 ;
    %load/vec4 v0x5de133021e10_0;
    %ix/getv 4, v0x5de133021c70_0;
    %shiftl 4;
    %assign/vec4 v0x5de1330212c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5de133021980_0, 0;
    %jmp T_3.8;
T_3.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5de1330213b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5de133021980_0, 0;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
    %load/vec4 v0x5de1330217e0_0;
    %assign/vec4 v0x5de133021d30_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5de13301d570;
T_4 ;
    %wait E_0x5de1330017d0;
    %load/vec4 v0x5de13301e130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5de13301df90_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x5de13301deb0_0, 0;
    %pushi/vec4 0, 0, 48;
    %assign/vec4 v0x5de13301e050_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x5de13301dbe0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5de13301daf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5de13301d950_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5de13301ddf0_0;
    %load/vec4 v0x5de13301d950_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x5de13301dcc0_0;
    %assign/vec4 v0x5de13301e050_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x5de13301dbe0_0, 0;
    %pushi/vec4 24, 0, 5;
    %assign/vec4 v0x5de13301daf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5de13301d950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5de13301df90_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x5de13301d950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x5de13301daf0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_4.6, 4;
    %load/vec4 v0x5de13301e050_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x5de13301e050_0, 0;
    %load/vec4 v0x5de13301dbe0_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0x5de13301e050_0;
    %parti/s 1, 47, 7;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5de13301dbe0_0, 0;
    %load/vec4 v0x5de13301daf0_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x5de13301daf0_0, 0;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0x5de13301dbe0_0;
    %assign/vec4 v0x5de13301deb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5de13301df90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5de13301d950_0, 0;
T_4.7 ;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5de13301df90_0, 0;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5de13301cc50;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5de13301e570_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x5de13301cc50;
T_6 ;
    %wait E_0x5de132fa89b0;
    %load/vec4 v0x5de13301f120_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %jmp T_6.4;
T_6.0 ;
    %load/vec4 v0x5de13301e8f0_0;
    %load/vec4 v0x5de13301e850_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_6.5, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.6, 8;
T_6.5 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.6, 8;
 ; End of false expr.
    %blend;
T_6.6;
    %pad/s 2;
    %store/vec4 v0x5de13301ec50_0, 0, 2;
    %jmp T_6.4;
T_6.1 ;
    %load/vec4 v0x5de13301e780_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.7, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_6.8, 8;
T_6.7 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_6.8, 8;
 ; End of false expr.
    %blend;
T_6.8;
    %pad/s 2;
    %store/vec4 v0x5de13301ec50_0, 0, 2;
    %jmp T_6.4;
T_6.2 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5de13301ec50_0, 0, 2;
    %jmp T_6.4;
T_6.3 ;
    %load/vec4 v0x5de13301ed30_0;
    %load/vec4 v0x5de13301edf0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_6.9, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_6.10, 8;
T_6.9 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_6.10, 8;
 ; End of false expr.
    %blend;
T_6.10;
    %pad/s 2;
    %store/vec4 v0x5de13301ec50_0, 0, 2;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5de13301cc50;
T_7 ;
    %wait E_0x5de132fbec20;
    %load/vec4 v0x5de13301eeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5de13301f120_0, 0;
    %pushi/vec4 0, 0, 48;
    %assign/vec4 v0x5de13301e470_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5de13301f040_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x5de13301e6e0_0, 0;
    %pushi/vec4 0, 0, 31;
    %assign/vec4 v0x5de13301eb70_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5de13301f120_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %jmp T_7.6;
T_7.2 ;
    %load/vec4 v0x5de13301e3b0_0;
    %assign/vec4 v0x5de13301e470_0, 0;
    %load/vec4 v0x5de13301ef80_0;
    %assign/vec4 v0x5de13301f040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5de13301edf0_0, 0;
    %jmp T_7.6;
T_7.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5de13301e570_0, 0;
    %load/vec4 v0x5de13301e780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %load/vec4 v0x5de13301e640_0;
    %assign/vec4 v0x5de13301e6e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5de13301e570_0, 0;
T_7.7 ;
    %jmp T_7.6;
T_7.4 ;
    %load/vec4 v0x5de13301f040_0;
    %pad/u 31;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x5de13301e9b0_0, 0;
    %jmp T_7.6;
T_7.5 ;
    %load/vec4 v0x5de13301e9b0_0;
    %load/vec4 v0x5de13301e6e0_0;
    %pad/u 31;
    %add;
    %assign/vec4 v0x5de13301ea90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5de13301edf0_0, 0;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %load/vec4 v0x5de13301ec50_0;
    %assign/vec4 v0x5de13301f120_0, 0;
    %load/vec4 v0x5de13301f120_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x5de13301e850_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5de13301f320;
T_8 ;
    %wait E_0x5de133001810;
    %load/vec4 v0x5de1330202d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5de13301ffd0_0, 0, 2;
    %jmp T_8.4;
T_8.0 ;
    %load/vec4 v0x5de13301fd70_0;
    %load/vec4 v0x5de13301fca0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_8.5, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_8.6, 8;
T_8.5 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_8.6, 8;
 ; End of false expr.
    %blend;
T_8.6;
    %pad/s 2;
    %store/vec4 v0x5de13301ffd0_0, 0, 2;
    %jmp T_8.4;
T_8.1 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5de13301ffd0_0, 0, 2;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v0x5de1330200b0_0;
    %load/vec4 v0x5de133020170_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_8.7, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_8.8, 8;
T_8.7 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_8.8, 8;
 ; End of false expr.
    %blend;
T_8.8;
    %pad/s 2;
    %store/vec4 v0x5de13301ffd0_0, 0, 2;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5de13301f320;
T_9 ;
    %wait E_0x5de132fbec20;
    %load/vec4 v0x5de133020230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 31;
    %assign/vec4 v0x5de13301ff30_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x5de13301fbe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5de133020170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5de13301fca0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5de1330202d0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5de1330202d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %jmp T_9.5;
T_9.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5de13301fca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5de133020170_0, 0;
    %load/vec4 v0x5de13301fd70_0;
    %load/vec4 v0x5de13301fca0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0x5de13301fe60_0;
    %assign/vec4 v0x5de13301ff30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5de13301fca0_0, 0;
T_9.6 ;
    %jmp T_9.5;
T_9.3 ;
    %load/vec4 v0x5de13301ff30_0;
    %parti/s 24, 7, 4;
    %assign/vec4 v0x5de13301fbe0_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x5de13301fbe0_0;
    %assign/vec4 v0x5de13301fb00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5de133020170_0, 0;
    %load/vec4 v0x5de1330200b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5de133020170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5de13301fca0_0, 0;
T_9.8 ;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
    %load/vec4 v0x5de13301ffd0_0;
    %assign/vec4 v0x5de1330202d0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5de132fc40a0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5de133022c50_0, 0, 1;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v0x5de133022c50_0;
    %inv;
    %store/vec4 v0x5de133022c50_0, 0, 1;
    %jmp T_10.0;
    %end;
    .thread T_10;
    .scope S_0x5de132fc40a0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5de133022ec0_0, 0, 1;
    %pushi/vec4 0, 0, 48;
    %store/vec4 v0x5de133022dd0_0, 0, 48;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5de133022ec0_0, 0, 1;
    %pushi/vec4 30, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5de132fbec20;
    %vpi_func 3 35 "$random" 32 {0 0 0};
    %pad/s 48;
    %store/vec4 v0x5de133022dd0_0, 0, 48;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %delay 100, 0;
    %vpi_call 3 38 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x5de132fc40a0;
T_12 ;
    %vpi_call 3 42 "$dumpfile", "top_logc_tb.vcd" {0 0 0};
    %vpi_call 3 43 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5de132fc40a0 {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "verilog/logc/fifo.v";
    "tb/logc/tb_top_logc.v";
    "verilog/logc/top_logc.v";
    "verilog/logc/log_calc.v";
    "verilog/logc/calc_frac.v";
    "verilog/logc/postproc.v";
    "verilog/logc/preproc.v";
