	component hal_timer is
		port (
			clk_clk              : in    std_logic                     := 'X';             -- clk
			hal_timer_address    : in    std_logic_vector(2 downto 0)  := (others => 'X'); -- address
			hal_timer_writedata  : in    std_logic_vector(15 downto 0) := (others => 'X'); -- writedata
			hal_timer_readdata   : out   std_logic_vector(15 downto 0);                    -- readdata
			hal_timer_chipselect : in    std_logic                     := 'X';             -- chipselect
			hal_timer_write_n    : in    std_logic                     := 'X';             -- write_n
			reset_reset_n        : in    std_logic                     := 'X';             -- reset_n
			sdram_wire_addr      : out   std_logic_vector(12 downto 0);                    -- addr
			sdram_wire_ba        : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_wire_cas_n     : out   std_logic;                                        -- cas_n
			sdram_wire_cke       : out   std_logic;                                        -- cke
			sdram_wire_cs_n      : out   std_logic;                                        -- cs_n
			sdram_wire_dq        : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			sdram_wire_dqm       : out   std_logic_vector(1 downto 0);                     -- dqm
			sdram_wire_ras_n     : out   std_logic;                                        -- ras_n
			sdram_wire_we_n      : out   std_logic                                         -- we_n
		);
	end component hal_timer;

