
*** Running vivado
    with args -log HDMI_bd_zonePeau_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source HDMI_bd_zonePeau_0_0.tcl


****** Vivado v2018.2.1 (64-bit)
  **** SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
  **** IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source HDMI_bd_zonePeau_0_0.tcl -notrace
Command: synth_design -top HDMI_bd_zonePeau_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12308 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 480.344 ; gain = 100.188
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'HDMI_bd_zonePeau_0_0' [c:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_zonePeau_0_0/synth/HDMI_bd_zonePeau_0_0.vhd:69]
INFO: [Synth 8-3491] module 'zonePeau' declared at 'C:/Users/simon/Documents/FPGA/cernescernescernes/zones.vhd:36' bound to instance 'U0' of component 'zonePeau' [c:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_zonePeau_0_0/synth/HDMI_bd_zonePeau_0_0.vhd:97]
INFO: [Synth 8-638] synthesizing module 'zonePeau' [C:/Users/simon/Documents/FPGA/cernescernescernes/zones.vhd:47]
INFO: [Synth 8-3491] module 'compteurV' declared at 'C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/compteurV.vhd:36' bound to instance 'compteurLigne' of component 'compteurV' [C:/Users/simon/Documents/FPGA/cernescernescernes/zones.vhd:70]
INFO: [Synth 8-638] synthesizing module 'compteurV' [C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/compteurV.vhd:43]
INFO: [Synth 8-3491] module 'reg_21bitsV' declared at 'C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/reg_21bitsV.vhd:34' bound to instance 'REG' of component 'reg_21bitsV' [C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/compteurV.vhd:59]
INFO: [Synth 8-638] synthesizing module 'reg_21bitsV' [C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/reg_21bitsV.vhd:42]
INFO: [Synth 8-3491] module 'reg_1bitV' declared at 'C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/reg_1bitV.vhd:34' bound to instance 'REG' of component 'reg_1bitV' [C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/reg_21bitsV.vhd:55]
INFO: [Synth 8-638] synthesizing module 'reg_1bitV' [C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/reg_1bitV.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'reg_1bitV' (1#1) [C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/reg_1bitV.vhd:42]
INFO: [Synth 8-3491] module 'reg_1bitV' declared at 'C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/reg_1bitV.vhd:34' bound to instance 'REG' of component 'reg_1bitV' [C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/reg_21bitsV.vhd:55]
INFO: [Synth 8-3491] module 'reg_1bitV' declared at 'C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/reg_1bitV.vhd:34' bound to instance 'REG' of component 'reg_1bitV' [C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/reg_21bitsV.vhd:55]
INFO: [Synth 8-3491] module 'reg_1bitV' declared at 'C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/reg_1bitV.vhd:34' bound to instance 'REG' of component 'reg_1bitV' [C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/reg_21bitsV.vhd:55]
INFO: [Synth 8-3491] module 'reg_1bitV' declared at 'C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/reg_1bitV.vhd:34' bound to instance 'REG' of component 'reg_1bitV' [C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/reg_21bitsV.vhd:55]
INFO: [Synth 8-3491] module 'reg_1bitV' declared at 'C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/reg_1bitV.vhd:34' bound to instance 'REG' of component 'reg_1bitV' [C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/reg_21bitsV.vhd:55]
INFO: [Synth 8-3491] module 'reg_1bitV' declared at 'C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/reg_1bitV.vhd:34' bound to instance 'REG' of component 'reg_1bitV' [C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/reg_21bitsV.vhd:55]
INFO: [Synth 8-3491] module 'reg_1bitV' declared at 'C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/reg_1bitV.vhd:34' bound to instance 'REG' of component 'reg_1bitV' [C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/reg_21bitsV.vhd:55]
INFO: [Synth 8-3491] module 'reg_1bitV' declared at 'C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/reg_1bitV.vhd:34' bound to instance 'REG' of component 'reg_1bitV' [C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/reg_21bitsV.vhd:55]
INFO: [Synth 8-3491] module 'reg_1bitV' declared at 'C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/reg_1bitV.vhd:34' bound to instance 'REG' of component 'reg_1bitV' [C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/reg_21bitsV.vhd:55]
INFO: [Synth 8-3491] module 'reg_1bitV' declared at 'C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/reg_1bitV.vhd:34' bound to instance 'REG' of component 'reg_1bitV' [C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/reg_21bitsV.vhd:55]
INFO: [Synth 8-3491] module 'reg_1bitV' declared at 'C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/reg_1bitV.vhd:34' bound to instance 'REG' of component 'reg_1bitV' [C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/reg_21bitsV.vhd:55]
INFO: [Synth 8-3491] module 'reg_1bitV' declared at 'C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/reg_1bitV.vhd:34' bound to instance 'REG' of component 'reg_1bitV' [C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/reg_21bitsV.vhd:55]
INFO: [Synth 8-3491] module 'reg_1bitV' declared at 'C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/reg_1bitV.vhd:34' bound to instance 'REG' of component 'reg_1bitV' [C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/reg_21bitsV.vhd:55]
INFO: [Synth 8-3491] module 'reg_1bitV' declared at 'C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/reg_1bitV.vhd:34' bound to instance 'REG' of component 'reg_1bitV' [C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/reg_21bitsV.vhd:55]
INFO: [Synth 8-3491] module 'reg_1bitV' declared at 'C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/reg_1bitV.vhd:34' bound to instance 'REG' of component 'reg_1bitV' [C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/reg_21bitsV.vhd:55]
INFO: [Synth 8-3491] module 'reg_1bitV' declared at 'C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/reg_1bitV.vhd:34' bound to instance 'REG' of component 'reg_1bitV' [C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/reg_21bitsV.vhd:55]
INFO: [Synth 8-3491] module 'reg_1bitV' declared at 'C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/reg_1bitV.vhd:34' bound to instance 'REG' of component 'reg_1bitV' [C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/reg_21bitsV.vhd:55]
INFO: [Synth 8-3491] module 'reg_1bitV' declared at 'C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/reg_1bitV.vhd:34' bound to instance 'REG' of component 'reg_1bitV' [C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/reg_21bitsV.vhd:55]
INFO: [Synth 8-3491] module 'reg_1bitV' declared at 'C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/reg_1bitV.vhd:34' bound to instance 'REG' of component 'reg_1bitV' [C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/reg_21bitsV.vhd:55]
INFO: [Synth 8-3491] module 'reg_1bitV' declared at 'C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/reg_1bitV.vhd:34' bound to instance 'REG' of component 'reg_1bitV' [C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/reg_21bitsV.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'reg_21bitsV' (2#1) [C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/reg_21bitsV.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'compteurV' (3#1) [C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/compteurV.vhd:43]
INFO: [Synth 8-3491] module 'compteurV' declared at 'C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/imports/cernescernescernes/compteurV.vhd:36' bound to instance 'compteurPixel' of component 'compteurV' [C:/Users/simon/Documents/FPGA/cernescernescernes/zones.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'zonePeau' (4#1) [C:/Users/simon/Documents/FPGA/cernescernescernes/zones.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'HDMI_bd_zonePeau_0_0' (5#1) [c:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.srcs/sources_1/bd/HDMI_bd/ip/HDMI_bd_zonePeau_0_0/synth/HDMI_bd_zonePeau_0_0.vhd:69]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 536.203 ; gain = 156.047
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 536.203 ; gain = 156.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 536.203 ; gain = 156.047
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.231 . Memory (MB): peak = 871.598 ; gain = 1.816
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 871.598 ; gain = 491.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 871.598 ; gain = 491.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 871.598 ; gain = 491.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 871.598 ; gain = 491.441
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 45    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module reg_1bitV 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module compteurV 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
Module zonePeau 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:37 . Memory (MB): peak = 871.598 ; gain = 491.441
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:44 ; elapsed = 00:00:54 . Memory (MB): peak = 881.746 ; gain = 501.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:54 . Memory (MB): peak = 881.820 ; gain = 501.664
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:00:55 . Memory (MB): peak = 892.145 ; gain = 511.988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:00:57 . Memory (MB): peak = 892.145 ; gain = 511.988
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:00:57 . Memory (MB): peak = 892.145 ; gain = 511.988
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:00:57 . Memory (MB): peak = 892.145 ; gain = 511.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:00:57 . Memory (MB): peak = 892.145 ; gain = 511.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:57 . Memory (MB): peak = 892.145 ; gain = 511.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:00:57 . Memory (MB): peak = 892.145 ; gain = 511.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    40|
|2     |LUT1   |    20|
|3     |LUT2   |   138|
|4     |LUT4   |     1|
|5     |LUT5   |     2|
|6     |LUT6   |    26|
|7     |FDCE   |    42|
|8     |FDRE   |    27|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------+---------------+------+
|      |Instance                  |Module         |Cells |
+------+--------------------------+---------------+------+
|1     |top                       |               |   296|
|2     |  U0                      |zonePeau       |   296|
|3     |    compteurLigne         |compteurV      |   100|
|4     |      REG                 |reg_21bitsV_21 |   100|
|5     |        \GEN_REG[0].REG   |reg_1bitV_22   |     9|
|6     |        \GEN_REG[10].REG  |reg_1bitV_23   |     5|
|7     |        \GEN_REG[11].REG  |reg_1bitV_24   |     3|
|8     |        \GEN_REG[12].REG  |reg_1bitV_25   |     5|
|9     |        \GEN_REG[13].REG  |reg_1bitV_26   |     3|
|10    |        \GEN_REG[14].REG  |reg_1bitV_27   |     5|
|11    |        \GEN_REG[15].REG  |reg_1bitV_28   |     3|
|12    |        \GEN_REG[16].REG  |reg_1bitV_29   |     5|
|13    |        \GEN_REG[17].REG  |reg_1bitV_30   |     3|
|14    |        \GEN_REG[18].REG  |reg_1bitV_31   |     5|
|15    |        \GEN_REG[19].REG  |reg_1bitV_32   |     3|
|16    |        \GEN_REG[1].REG   |reg_1bitV_33   |    10|
|17    |        \GEN_REG[20].REG  |reg_1bitV_34   |     7|
|18    |        \GEN_REG[2].REG   |reg_1bitV_35   |     5|
|19    |        \GEN_REG[3].REG   |reg_1bitV_36   |     4|
|20    |        \GEN_REG[4].REG   |reg_1bitV_37   |     5|
|21    |        \GEN_REG[5].REG   |reg_1bitV_38   |     3|
|22    |        \GEN_REG[6].REG   |reg_1bitV_39   |     4|
|23    |        \GEN_REG[7].REG   |reg_1bitV_40   |     4|
|24    |        \GEN_REG[8].REG   |reg_1bitV_41   |     6|
|25    |        \GEN_REG[9].REG   |reg_1bitV_42   |     3|
|26    |    compteurPixel         |compteurV_0    |   145|
|27    |      REG                 |reg_21bitsV    |   140|
|28    |        \GEN_REG[0].REG   |reg_1bitV      |     2|
|29    |        \GEN_REG[10].REG  |reg_1bitV_1    |     5|
|30    |        \GEN_REG[11].REG  |reg_1bitV_2    |     7|
|31    |        \GEN_REG[12].REG  |reg_1bitV_3    |     7|
|32    |        \GEN_REG[13].REG  |reg_1bitV_4    |     4|
|33    |        \GEN_REG[14].REG  |reg_1bitV_5    |     7|
|34    |        \GEN_REG[15].REG  |reg_1bitV_6    |     4|
|35    |        \GEN_REG[16].REG  |reg_1bitV_7    |     7|
|36    |        \GEN_REG[17].REG  |reg_1bitV_8    |     4|
|37    |        \GEN_REG[18].REG  |reg_1bitV_9    |     4|
|38    |        \GEN_REG[19].REG  |reg_1bitV_10   |     7|
|39    |        \GEN_REG[1].REG   |reg_1bitV_11   |     1|
|40    |        \GEN_REG[20].REG  |reg_1bitV_12   |    34|
|41    |        \GEN_REG[2].REG   |reg_1bitV_13   |     3|
|42    |        \GEN_REG[3].REG   |reg_1bitV_14   |     5|
|43    |        \GEN_REG[4].REG   |reg_1bitV_15   |     4|
|44    |        \GEN_REG[5].REG   |reg_1bitV_16   |     8|
|45    |        \GEN_REG[6].REG   |reg_1bitV_17   |     3|
|46    |        \GEN_REG[7].REG   |reg_1bitV_18   |     9|
|47    |        \GEN_REG[8].REG   |reg_1bitV_19   |     2|
|48    |        \GEN_REG[9].REG   |reg_1bitV_20   |    13|
+------+--------------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:00:57 . Memory (MB): peak = 892.145 ; gain = 511.988
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:38 . Memory (MB): peak = 892.145 ; gain = 176.594
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:00:58 . Memory (MB): peak = 892.145 ; gain = 511.988
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:01:02 . Memory (MB): peak = 908.234 ; gain = 540.801
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.runs/HDMI_bd_zonePeau_0_0_synth_1/HDMI_bd_zonePeau_0_0.dcp' has been generated.
INFO: [Coretcl 2-1174] Renamed 47 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/simon/Documents/FPGA/cernescernescernes/ZYBO_HDMI_MGA_2018_2/project_1/project_1.runs/HDMI_bd_zonePeau_0_0_synth_1/HDMI_bd_zonePeau_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file HDMI_bd_zonePeau_0_0_utilization_synth.rpt -pb HDMI_bd_zonePeau_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 908.234 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Dec  3 13:49:21 2022...
