<!DOCTYPE html>
<html>
<head>
<link rel="stylesheet">

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<title>Xcrg Code Coverage Report - Module </title>	
<link type="text/css" rel="stylesheet" href="cssCodeCov/mod.css">


</head>
<body>

<div class='header'>
<a  class='logo'>  </a>
<div class='header-right'>
<a href='dashboard.html'>Dashboard</a>
<a href='files.html'>Files</a>
<a href='modules.html'>Modules</a>
</div>
</div>
<br clear=all>

<div class=fader>

<div class = modHTMLlayout>

<div class = layout>

<div class = leftPane>
<div class='moduleSummary'>
<font size='2' face='verdana' padding-left:'2px'><b> Module Summary of timer_regs </b></font>
<br clear=all>
<br clear=all>
<font face='arial' color=black style='font-size: 14px'>
<table class='moduleSummaryTable'>
<tr>
<td class='moduleSummaryTable' bgcolor='#BCC7CC' width='60px'> Instance count</td>
<td class='moduleSummaryTable' bgcolor='#BCC7CC' width='50px'> Branch Score</td>
<td class='moduleSummaryTable' bgcolor='#BCC7CC' width='60px'> Condition Score</td>
<td class='moduleSummaryTable' bgcolor='#BCC7CC' width='60px'> Module definition in File ID</td>
<td class='moduleSummaryTable' bgcolor='#BCC7CC' width='90px' align='centre'> Show Coverage </td>
</tr>
<tr>
<td class='moduleSummaryTable'>14</td>
<td class='moduleSummaryTable'>73.3333</td>
<td class='moduleSummaryTable'>100</td>
<td class='moduleSummaryTable'>13</td>
<td class='moduleSummaryTable' align='left'>
<label class = 'moduleBranchCovContainer'>
<input type='checkbox' id='checkbox_module_branchcov' onclick="checkdisplay('checkbox_module_branchcov', 'module_branchcov');
openFileContent('button_module_branchcov');">
<span class='moduleBranchCovCheckmark'> </span> </label>
 &nbsp; Branch &nbsp;
<br clear=all>
<label class = 'moduleCondCovContainer'>
<input type='checkbox' id='checkbox_module_condcov' onclick="checkdisplay('checkbox_module_condcov', 'module_condcov');
openFileContent('button_module_condcov');">
<span class='moduleCondCovCheckmark'> </span> </label>
 &nbsp; Condition &nbsp;
<br clear=all>
</td>
</tr>
</table>
</font>
<br clear=all>
<hr align='left' width='410'>
<br clear=all>
</div>

<div class='instancesSummary'>
<font size='2' face='verdana' padding-left:2px ><b> Summary of 1 - 10 Instance[s] of module - timer_regs </b></font>
<br clear=all>
<br clear=all>
<font face='arial' color=black style='font-size: 12px'>
<table class='instancesSummaryTable'>
<tr>
<td class='instancesSummaryTable' bgcolor='#DEE9EE' width='90px'> Instance Name</td>
<td class='instancesSummaryTable' bgcolor='#DEE9EE' width='50px'> Branch Score</td>
<td class='instancesSummaryTable' bgcolor='#DEE9EE' width='60px'> Condition Score</td>
<td class='instancesSummaryTable' bgcolor='#DEE9EE' width='66px'> Instance declaration in File ID</td>
<td class='instancesSummaryTable' bgcolor='#DEE9EE' width='90px' align='centre'> Show Coverage </td>
</tr>
<tr>
<td class='instancesSummaryTable'>
tb_timer.dut.u_timer_regs </td>
<td class='instancesSummaryTable'>0</td>
<td class='instancesSummaryTable'>0</td>
<td class='instancesSummaryTable'>12</td>
<td class='instancesSummaryTable' align='left'> 
<label class = 'instanceBranchCovContainer'>
<input type='checkbox' id='checkbox_instance1_branchcov' onclick="checkdisplay('checkbox_instance1_branchcov', 'instance1_branchcov');
openFileContent('button_instance1_branchcov');">
<span class='instanceBranchCovCheckmark'> </span> </label>
 &nbsp; Branch &nbsp;
<br clear=all>
<label class = 'instanceCondCovContainer'>
<input type='checkbox' id='checkbox_instance1_condcov' onclick="checkdisplay('checkbox_instance1_condcov', 'instance1_condcov');
openFileContent('button_instance1_condcov');">
<span class='instanceCondCovCheckmark'> </span> </label>
 &nbsp; Condition &nbsp;
<br clear=all>
</td>
</tr>
<tr>
<td class='instancesSummaryTable'>
tb_timer.dut.u_timer_regs_mcopy1 </td>
<td class='instancesSummaryTable'>0</td>
<td class='instancesSummaryTable'>0</td>
<td class='instancesSummaryTable'>12</td>
<td class='instancesSummaryTable' align='left'> 
<label class = 'instanceBranchCovContainer'>
<input type='checkbox' id='checkbox_instance2_branchcov' onclick="checkdisplay('checkbox_instance2_branchcov', 'instance2_branchcov');
openFileContent('button_instance2_branchcov');">
<span class='instanceBranchCovCheckmark'> </span> </label>
 &nbsp; Branch &nbsp;
<br clear=all>
<label class = 'instanceCondCovContainer'>
<input type='checkbox' id='checkbox_instance2_condcov' onclick="checkdisplay('checkbox_instance2_condcov', 'instance2_condcov');
openFileContent('button_instance2_condcov');">
<span class='instanceCondCovCheckmark'> </span> </label>
 &nbsp; Condition &nbsp;
<br clear=all>
</td>
</tr>
<tr>
<td class='instancesSummaryTable'>
tb_timer.dut.u_timer_regs_mcopy2 </td>
<td class='instancesSummaryTable'>0</td>
<td class='instancesSummaryTable'>0</td>
<td class='instancesSummaryTable'>12</td>
<td class='instancesSummaryTable' align='left'> 
<label class = 'instanceBranchCovContainer'>
<input type='checkbox' id='checkbox_instance3_branchcov' onclick="checkdisplay('checkbox_instance3_branchcov', 'instance3_branchcov');
openFileContent('button_instance3_branchcov');">
<span class='instanceBranchCovCheckmark'> </span> </label>
 &nbsp; Branch &nbsp;
<br clear=all>
<label class = 'instanceCondCovContainer'>
<input type='checkbox' id='checkbox_instance3_condcov' onclick="checkdisplay('checkbox_instance3_condcov', 'instance3_condcov');
openFileContent('button_instance3_condcov');">
<span class='instanceCondCovCheckmark'> </span> </label>
 &nbsp; Condition &nbsp;
<br clear=all>
</td>
</tr>
<tr>
<td class='instancesSummaryTable'>
tb_timer.dut.u_timer_regs_mcopy3 </td>
<td class='instancesSummaryTable'>6.66667</td>
<td class='instancesSummaryTable'>0</td>
<td class='instancesSummaryTable'>16</td>
<td class='instancesSummaryTable' align='left'> 
<label class = 'instanceBranchCovContainer'>
<input type='checkbox' id='checkbox_instance4_branchcov' onclick="checkdisplay('checkbox_instance4_branchcov', 'instance4_branchcov');
openFileContent('button_instance4_branchcov');">
<span class='instanceBranchCovCheckmark'> </span> </label>
 &nbsp; Branch &nbsp;
<br clear=all>
<label class = 'instanceCondCovContainer'>
<input type='checkbox' id='checkbox_instance4_condcov' onclick="checkdisplay('checkbox_instance4_condcov', 'instance4_condcov');
openFileContent('button_instance4_condcov');">
<span class='instanceCondCovCheckmark'> </span> </label>
 &nbsp; Condition &nbsp;
<br clear=all>
</td>
</tr>
<tr>
<td class='instancesSummaryTable'>
tb_timer.dut.u_timer_regs_mcopy4 </td>
<td class='instancesSummaryTable'>0</td>
<td class='instancesSummaryTable'>0</td>
<td class='instancesSummaryTable'>12</td>
<td class='instancesSummaryTable' align='left'> 
<label class = 'instanceBranchCovContainer'>
<input type='checkbox' id='checkbox_instance5_branchcov' onclick="checkdisplay('checkbox_instance5_branchcov', 'instance5_branchcov');
openFileContent('button_instance5_branchcov');">
<span class='instanceBranchCovCheckmark'> </span> </label>
 &nbsp; Branch &nbsp;
<br clear=all>
<label class = 'instanceCondCovContainer'>
<input type='checkbox' id='checkbox_instance5_condcov' onclick="checkdisplay('checkbox_instance5_condcov', 'instance5_condcov');
openFileContent('button_instance5_condcov');">
<span class='instanceCondCovCheckmark'> </span> </label>
 &nbsp; Condition &nbsp;
<br clear=all>
</td>
</tr>
<tr>
<td class='instancesSummaryTable'>
tb_timer.dut.u_timer_regs_mcopy5 </td>
<td class='instancesSummaryTable'>66.6667</td>
<td class='instancesSummaryTable'>100</td>
<td class='instancesSummaryTable'>12</td>
<td class='instancesSummaryTable' align='left'> 
<label class = 'instanceBranchCovContainer'>
<input type='checkbox' id='checkbox_instance6_branchcov' onclick="checkdisplay('checkbox_instance6_branchcov', 'instance6_branchcov');
openFileContent('button_instance6_branchcov');">
<span class='instanceBranchCovCheckmark'> </span> </label>
 &nbsp; Branch &nbsp;
<br clear=all>
<label class = 'instanceCondCovContainer'>
<input type='checkbox' id='checkbox_instance6_condcov' onclick="checkdisplay('checkbox_instance6_condcov', 'instance6_condcov');
openFileContent('button_instance6_condcov');">
<span class='instanceCondCovCheckmark'> </span> </label>
 &nbsp; Condition &nbsp;
<br clear=all>
</td>
</tr>
<tr>
<td class='instancesSummaryTable'>
tb_timer.dut.u_timer_regs_mcopy6 </td>
<td class='instancesSummaryTable'>0</td>
<td class='instancesSummaryTable'>0</td>
<td class='instancesSummaryTable'>12</td>
<td class='instancesSummaryTable' align='left'> 
<label class = 'instanceBranchCovContainer'>
<input type='checkbox' id='checkbox_instance7_branchcov' onclick="checkdisplay('checkbox_instance7_branchcov', 'instance7_branchcov');
openFileContent('button_instance7_branchcov');">
<span class='instanceBranchCovCheckmark'> </span> </label>
 &nbsp; Branch &nbsp;
<br clear=all>
<label class = 'instanceCondCovContainer'>
<input type='checkbox' id='checkbox_instance7_condcov' onclick="checkdisplay('checkbox_instance7_condcov', 'instance7_condcov');
openFileContent('button_instance7_condcov');">
<span class='instanceCondCovCheckmark'> </span> </label>
 &nbsp; Condition &nbsp;
<br clear=all>
</td>
</tr>
<tr>
<td class='instancesSummaryTable'>
tb_timer.dut.u_timer_regs_mcopy7 </td>
<td class='instancesSummaryTable'>0</td>
<td class='instancesSummaryTable'>0</td>
<td class='instancesSummaryTable'>12</td>
<td class='instancesSummaryTable' align='left'> 
<label class = 'instanceBranchCovContainer'>
<input type='checkbox' id='checkbox_instance8_branchcov' onclick="checkdisplay('checkbox_instance8_branchcov', 'instance8_branchcov');
openFileContent('button_instance8_branchcov');">
<span class='instanceBranchCovCheckmark'> </span> </label>
 &nbsp; Branch &nbsp;
<br clear=all>
<label class = 'instanceCondCovContainer'>
<input type='checkbox' id='checkbox_instance8_condcov' onclick="checkdisplay('checkbox_instance8_condcov', 'instance8_condcov');
openFileContent('button_instance8_condcov');">
<span class='instanceCondCovCheckmark'> </span> </label>
 &nbsp; Condition &nbsp;
<br clear=all>
</td>
</tr>
<tr>
<td class='instancesSummaryTable'>
tb_timer.dut.u_timer_regs_mcopy8 </td>
<td class='instancesSummaryTable'>0</td>
<td class='instancesSummaryTable'>0</td>
<td class='instancesSummaryTable'>12</td>
<td class='instancesSummaryTable' align='left'> 
<label class = 'instanceBranchCovContainer'>
<input type='checkbox' id='checkbox_instance9_branchcov' onclick="checkdisplay('checkbox_instance9_branchcov', 'instance9_branchcov');
openFileContent('button_instance9_branchcov');">
<span class='instanceBranchCovCheckmark'> </span> </label>
 &nbsp; Branch &nbsp;
<br clear=all>
<label class = 'instanceCondCovContainer'>
<input type='checkbox' id='checkbox_instance9_condcov' onclick="checkdisplay('checkbox_instance9_condcov', 'instance9_condcov');
openFileContent('button_instance9_condcov');">
<span class='instanceCondCovCheckmark'> </span> </label>
 &nbsp; Condition &nbsp;
<br clear=all>
</td>
</tr>
<tr>
<td class='instancesSummaryTable'>
tb_timer.dut.u_timer_regs_mcopy9 </td>
<td class='instancesSummaryTable'>0</td>
<td class='instancesSummaryTable'>0</td>
<td class='instancesSummaryTable'>12</td>
<td class='instancesSummaryTable' align='left'> 
<label class = 'instanceBranchCovContainer'>
<input type='checkbox' id='checkbox_instance10_branchcov' onclick="checkdisplay('checkbox_instance10_branchcov', 'instance10_branchcov');
openFileContent('button_instance10_branchcov');">
<span class='instanceBranchCovCheckmark'> </span> </label>
 &nbsp; Branch &nbsp;
<br clear=all>
<label class = 'instanceCondCovContainer'>
<input type='checkbox' id='checkbox_instance10_condcov' onclick="checkdisplay('checkbox_instance10_condcov', 'instance10_condcov');
openFileContent('button_instance10_condcov');">
<span class='instanceCondCovCheckmark'> </span> </label>
 &nbsp; Condition &nbsp;
<br clear=all>
</td>
</tr>
</table>
</font>
</div>
</div>

<div class=rightPane>
<div style='display:none' id='module_branchcov'>
<button class='modBranchCollapsible' id='button_module_branchcov'> <font size='4' color=#003399> &#8380; </font>
 Branch Coverage of Module : timer_regs </button> 
<div class='modBranchContent'>
<br clear=all>
<font size='2' face='arial' style='padding-left:6px'>
Branch Coverage Summary for Module : timer_regs
</font>
<br clear=all>
<table class='fileScoreTable'>
<tr>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Total Branches </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Covered Branches </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Uncovered Branches </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Branch Coverage Score </th>
</tr>
<tr>
<td class='fileScoreTable'>30</td>
<td class='fileScoreTable'>22</td>
<td class='fileScoreTable'>8</td>
<td class='fileScoreTable' bgcolor='#FFFFC2'>73.3333</td>
</tr>
</table>
<br clear=all>
<div class='branchCoverageTable'>
<table class='lineTable'>
<tr>
<th class='lineTable' style='background-color:#FFDD99; line-height:0;' width='80px'> LineNumber </th>
<th class='lineTable' style='background-color:#FFEB99; line-height:0;'> Branch </th>
<th class='lineTable' style='background-color:#80FFBF; line-height:1;' width='120px'> Desicion Evaluated  </th>
<th class='lineTable' style='background-color:#FFE6E6; line-height:1;' width='140px'> TRUE/FALSE Branch Execution Count[s]  </th>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>1</td>
<td class='lineTable'> <pre class='codegrey'>//</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>2</td>
<td class='lineTable'> <pre class='codegrey'>// General Purpose Timer Registers</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>3</td>
<td class='lineTable'> <pre class='codegrey'>//</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>4</td>
<td class='lineTable'> <pre class='codegrey'>// Description:</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>5</td>
<td class='lineTable'> <pre class='codegrey'>//   Register file for the General Timer.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>6</td>
<td class='lineTable'> <pre class='codegrey'>//   Handles Read/Write access and provides control signals to core.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>7</td>
<td class='lineTable'> <pre class='codegrey'>//</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>8</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>9</td>
<td class='lineTable'> <pre class='codegrey'>module timer_regs (</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>10</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic        clk,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>11</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic        rst_n,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>12</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>13</td>
<td class='lineTable'> <pre class='codegrey'>    // Bus Interface (Generic)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>14</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic        cs,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>15</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic        we,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>16</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [5:0]  addr,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>17</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [31:0] wdata,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>18</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [31:0] rdata,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>19</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>20</td>
<td class='lineTable'> <pre class='codegrey'>    // Core Interface</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>21</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        en,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>22</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        mode,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>23</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        dir,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>24</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        pwm_en,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>25</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        ext_en,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>26</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        cap_en,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>27</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        pre_en,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>28</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [15:0] pre_val,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>29</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [31:0] load_val,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>30</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [31:0] cmp_val,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>31</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        load_cmd,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>32</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [31:0] current_val,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>33</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [31:0] capture_val,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>34</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic        capture_stb,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>35</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic        core_irq,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>36</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>37</td>
<td class='lineTable'> <pre class='codegrey'>    // System Interface</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>38</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        intr_o</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>39</td>
<td class='lineTable'> <pre class='codegrey'>);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>40</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>41</td>
<td class='lineTable'> <pre class='codegrey'>    // Register Map Offsets</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>42</td>
<td class='lineTable'> <pre class='codegrey'>    localparam ADDR_CTRL    = 6'h00;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>43</td>
<td class='lineTable'> <pre class='codegrey'>    localparam ADDR_LOAD    = 6'h04;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>44</td>
<td class='lineTable'> <pre class='codegrey'>    localparam ADDR_VAL     = 6'h08;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>45</td>
<td class='lineTable'> <pre class='codegrey'>    localparam ADDR_PRE     = 6'h0C;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>46</td>
<td class='lineTable'> <pre class='codegrey'>    localparam ADDR_INT_EN  = 6'h10;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>47</td>
<td class='lineTable'> <pre class='codegrey'>    localparam ADDR_INT_STS = 6'h14;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>48</td>
<td class='lineTable'> <pre class='codegrey'>    localparam ADDR_CMP     = 6'h18; // New compare</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>49</td>
<td class='lineTable'> <pre class='codegrey'>    localparam ADDR_CAP     = 6'h1C; // New capture</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>50</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>51</td>
<td class='lineTable'> <pre class='codegrey'>    // Registers</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>52</td>
<td class='lineTable'> <pre class='codegrey'>    logic [31:0] reg_ctrl;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>53</td>
<td class='lineTable'> <pre class='codegrey'>    logic [31:0] reg_load;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>54</td>
<td class='lineTable'> <pre class='codegrey'>    logic [31:0] reg_pre;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>55</td>
<td class='lineTable'> <pre class='codegrey'>    logic [31:0] reg_cmp;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>56</td>
<td class='lineTable'> <pre class='codegrey'>    logic [31:0] reg_cap;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>57</td>
<td class='lineTable'> <pre class='codegrey'>    logic [31:0] reg_int_en;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>58</td>
<td class='lineTable'> <pre class='codegrey'>    logic [31:0] reg_int_sts;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>59</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>60</td>
<td class='lineTable'> <pre class='codegrey'>    // Control Assignments</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>61</td>
<td class='lineTable'> <pre class='codegrey'>    assign en       = reg_ctrl[0];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>62</td>
<td class='lineTable'> <pre class='codegrey'>    assign mode     = reg_ctrl[1];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>63</td>
<td class='lineTable'> <pre class='codegrey'>    assign pre_en   = reg_ctrl[2];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>64</td>
<td class='lineTable'> <pre class='codegrey'>    assign dir      = reg_ctrl[3];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>65</td>
<td class='lineTable'> <pre class='codegrey'>    assign pwm_en   = reg_ctrl[4];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>66</td>
<td class='lineTable'> <pre class='codegrey'>    assign ext_en   = reg_ctrl[5];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>67</td>
<td class='lineTable'> <pre class='codegrey'>    assign cap_en   = reg_ctrl[6];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>68</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>69</td>
<td class='lineTable'> <pre class='codegrey'>    assign pre_val  = reg_pre[15:0];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>70</td>
<td class='lineTable'> <pre class='codegrey'>    assign cmp_val  = reg_cmp;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>71</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>72</td>
<td class='lineTable'> <pre class='codegrey'>    // Load command is a strobe when writing to LOAD register</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>73</td>
<td class='lineTable'> <pre class='codegrey'>    assign load_cmd = (cs && we && (addr == ADDR_LOAD));</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>74</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>75</td>
<td class='lineTable'> <pre class='codegrey'>    // Bypass load_val with wdata during write to ensure immediate load of new value</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>76</td>
<td class='lineTable'> <pre class='codegreen'>    assign load_val = (load_cmd) ? wdata : reg_load;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 1</b></font></td>
<td class='lineTable'>72</td>
<td class='lineTable'>22T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codered'> </pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 2</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>50F </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>77</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>78</td>
<td class='lineTable'> <pre class='codegrey'>    // Interrupt Output</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>79</td>
<td class='lineTable'> <pre class='codegrey'>    // [0] = Timer Expire, [1] = Capture Event</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>80</td>
<td class='lineTable'> <pre class='codegrey'>    assign intr_o = |(reg_int_sts & reg_int_en);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>81</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>82</td>
<td class='lineTable'> <pre class='codegrey'>    // Read Logic</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>83</td>
<td class='lineTable'> <pre class='codegrey'>    always_comb begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>84</td>
<td class='lineTable'> <pre class='codegrey'>        rdata = '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>85</td>
<td class='lineTable'> <pre class='codegrey'>        if (cs) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 3</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 398</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>86</td>
<td class='lineTable'> <pre class='codegrey'>            case (addr)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>87</td>
<td class='lineTable'> <pre class='codegreen'>                ADDR_CTRL:    rdata = reg_ctrl;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 4</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>12T </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>88</td>
<td class='lineTable'> <pre class='codegreen'>                ADDR_LOAD:    rdata = reg_load;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 5</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>18T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>89</td>
<td class='lineTable'> <pre class='codered'>                ADDR_VAL:     rdata = current_val;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 6</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>90</td>
<td class='lineTable'> <pre class='codegreen'>                ADDR_PRE:     rdata = reg_pre;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 7</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>2T </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>91</td>
<td class='lineTable'> <pre class='codegreen'>                ADDR_INT_EN:  rdata = reg_int_en;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 8</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>5T </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>92</td>
<td class='lineTable'> <pre class='codegreen'>                ADDR_INT_STS: rdata = reg_int_sts;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 9</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>6T </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>93</td>
<td class='lineTable'> <pre class='codegreen'>                ADDR_CMP:     rdata = reg_cmp;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 10</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>8T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>94</td>
<td class='lineTable'> <pre class='codered'>                ADDR_CAP:     rdata = reg_cap;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 11</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>95</td>
<td class='lineTable'> <pre class='codered'>                default:      rdata = '0;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 12</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>96</td>
<td class='lineTable'> <pre class='codegrey'>            endcase</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>97</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>98</td>
<td class='lineTable'> <pre class='codegrey'>    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>99</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>100</td>
<td class='lineTable'> <pre class='codegrey'>    // Write Logic</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>101</td>
<td class='lineTable'> <pre class='codegrey'>    always_ff @(posedge clk or negedge rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>102</td>
<td class='lineTable'> <pre class='codegreen'>        if (!rst_n) begin</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 13</b></font></td>
<td class='lineTable'>905</td>
<td class='lineTable'>54T 851F </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>103</td>
<td class='lineTable'> <pre class='codegrey'>            reg_ctrl    &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>104</td>
<td class='lineTable'> <pre class='codegrey'>            reg_load    &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>105</td>
<td class='lineTable'> <pre class='codegrey'>            reg_pre     &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>106</td>
<td class='lineTable'> <pre class='codegrey'>            reg_cmp     &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>107</td>
<td class='lineTable'> <pre class='codegrey'>            reg_cap     &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>108</td>
<td class='lineTable'> <pre class='codegrey'>            reg_int_en  &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>109</td>
<td class='lineTable'> <pre class='codegrey'>            reg_int_sts &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>110</td>
<td class='lineTable'> <pre class='codegrey'>        end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>111</td>
<td class='lineTable'> <pre class='codegrey'>            // Sticky Interrupt Status</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>112</td>
<td class='lineTable'> <pre class='codegreen'>            if (core_irq)      reg_int_sts[0] &lt= 1'b1; // Expire</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 14</b></font></td>
<td class='lineTable'>851</td>
<td class='lineTable'>18T 833F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 15</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 833</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>113</td>
<td class='lineTable'> <pre class='codegreen'>            if (capture_stb)   reg_int_sts[1] &lt= 1'b1; // Capture</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 16</b></font></td>
<td class='lineTable'>851</td>
<td class='lineTable'>0T 851F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 17</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 851</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>114</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>115</td>
<td class='lineTable'> <pre class='codegrey'>            // Capture Register Update (Hardware)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>116</td>
<td class='lineTable'> <pre class='codegrey'>            // Latch current capture value when strobe fires (if enabled)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>117</td>
<td class='lineTable'> <pre class='codegreen'>            if (capture_stb && cap_en) begin</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 18</b></font></td>
<td class='lineTable'>851</td>
<td class='lineTable'>0T 851F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 19</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 851</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>118</td>
<td class='lineTable'> <pre class='codegrey'>                reg_cap &lt= capture_val;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>119</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>120</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>121</td>
<td class='lineTable'> <pre class='codegrey'>            // Bus Writes</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>122</td>
<td class='lineTable'> <pre class='codegrey'>            if (cs && we) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 20</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 812</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>123</td>
<td class='lineTable'> <pre class='codegrey'>                case (addr)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>124</td>
<td class='lineTable'> <pre class='codegreen'>                    ADDR_CTRL:    reg_ctrl &lt= wdata;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 21</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>12T </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>125</td>
<td class='lineTable'> <pre class='codegreen'>                    ADDR_LOAD:    reg_load &lt= wdata;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 22</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>14T </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>126</td>
<td class='lineTable'> <pre class='codegreen'>                    ADDR_PRE:     reg_pre  &lt= wdata;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 23</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>2T </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>127</td>
<td class='lineTable'> <pre class='codegreen'>                    ADDR_CMP:     reg_cmp  &lt= wdata;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 24</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>5T </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>128</td>
<td class='lineTable'> <pre class='codegreen'>                    ADDR_INT_EN:  reg_int_en &lt= wdata;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 25</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>4T </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>129</td>
<td class='lineTable'> <pre class='codegrey'>                    ADDR_INT_STS: begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>130</td>
<td class='lineTable'> <pre class='codegrey'>                        // W1C (Write 1 to Clear)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>131</td>
<td class='lineTable'> <pre class='codegreen'>                        if (wdata[0]) reg_int_sts[0] &lt= 1'b0;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 26</b></font></td>
<td class='lineTable'>2</td>
<td class='lineTable'>2T 0F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 27</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 0</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>132</td>
<td class='lineTable'> <pre class='codegreen'>                        if (wdata[1]) reg_int_sts[1] &lt= 1'b0;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 28</b></font></td>
<td class='lineTable'>2</td>
<td class='lineTable'>0T 2F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 29</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 2</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>133</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>134</td>
<td class='lineTable'> <pre class='codered'>                    default: ;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 30</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>135</td>
<td class='lineTable'> <pre class='codegrey'>                endcase</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>136</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>137</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>138</td>
<td class='lineTable'> <pre class='codegrey'>    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>139</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>140</td>
<td class='lineTable'> <pre class='codegrey'>endmodule</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
</table>
</div>
<br clear=all>
</div>
<br clear=all>
</div>
<div style='display:none' id='module_condcov'>
<button class='modCondCollapsible' id='button_module_condcov'> <font size='4' color=#b38f00> &#169; </font>
 Condition Coverage of Module 1 : timer_regs</button> 
<div class='modCondContent'>
<br clear=all>
<font size='2' face='arial' style='padding-left:6px'>
Condition Coverage Summary for Module : timer_regs
</font>
<br clear=all>
<table class='fileScoreTable'>
<tr>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Total Conditions </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Covered Conditions </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Uncovered Conditions </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Condition Coverage Score </th>
</tr>
<tr>
<td class='fileScoreTable'>1</td>
<td class='fileScoreTable'>1</td>
<td class='fileScoreTable'>0</td>
<td class='fileScoreTable' bgcolor='#98FF98'>100</td>
</tr>
</table>
<br clear=all>
<div class='condCoverageTable'>
<table class='lineTable'>
<tr>
<th class='lineTable' style='background-color:#FFDD99; line-height:0;' width='80px'> LineNumber </th>
<th class='lineTable' style='background-color:#FFEB99; line-height:0;'> Condition Result </th>
<th class='lineTable' style='background-color:#80FFBF; line-height:1;' width='120px'> Evaluation Count </th>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>73</td>
<td class='lineTable'> <pre class='codegreen'>(addr == ADDR_LOAD)__TRUE</pre> </td>
<td class='lineTable'>11 </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codegreen'>(addr == ADDR_LOAD)__FALSE</pre> </td>
<td class='lineTable'>17 </td>
</tr>
</table>
</div>
<br clear=all>
</div>
<br clear=all>
</div>
<div style='display:none' id='instance1_branchcov'>
<button class='instBranchCollapsible' id='button_instance1_branchcov'> <font size='4' color=#003399> &#8380; </font>
 Branch Coverage of Instance 1 : tb_timer.dut.u_timer_regs </button> 
<div class='instBranchContent'>
<br clear=all>
<font size='2' face='arial' style='padding-left:6px'>
 Branch Coverage Summary for Instance : tb_timer.dut.u_timer_regs
</font>
<br clear=all>
<table class='fileScoreTable'>
<tr>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Total Branches </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Covered Branches </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Uncovered Branches </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Branch Coverage Score </th>
</tr>
<tr>
<td class='fileScoreTable'>30</td>
<td class='fileScoreTable'>0</td>
<td class='fileScoreTable'>30</td>
<td class='fileScoreTable' bgcolor='#FF0000'>0</td>
</tr>
</table>
<br clear=all>
<font size='2' face='arial' style='padding-left:10px'>
 Instance Name : tb_timer.dut.u_timer_regs
</font>
<br clear=all>
<font size='2' face='arial' style='padding-left:10px'>
 Instance declaration in File : 12 &nbsp; /home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_axi.sv &nbsp;&nbsp;  at Line Number 147</font>
<br clear=all>
<br clear=all>
<div class='branchCoverageTable'>
<table class='lineTable'>
<tr>
<th class='lineTable' style='background-color:#FFDD99; line-height:0;' width='80px'> LineNumber </th>
<th class='lineTable' style='background-color:#FFEB99; line-height:0;'> Branch </th>
<th class='lineTable' style='background-color:#80FFBF; line-height:1;' width='120px'> Desicion Evaluated  </th>
<th class='lineTable' style='background-color:#FFE6E6; line-height:1;' width='140px'> TRUE/FALSE Branch Execution Count[s]  </th>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>1</td>
<td class='lineTable'> <pre class='codegrey'>//</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>2</td>
<td class='lineTable'> <pre class='codegrey'>// General Purpose Timer Registers</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>3</td>
<td class='lineTable'> <pre class='codegrey'>//</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>4</td>
<td class='lineTable'> <pre class='codegrey'>// Description:</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>5</td>
<td class='lineTable'> <pre class='codegrey'>//   Register file for the General Timer.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>6</td>
<td class='lineTable'> <pre class='codegrey'>//   Handles Read/Write access and provides control signals to core.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>7</td>
<td class='lineTable'> <pre class='codegrey'>//</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>8</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>9</td>
<td class='lineTable'> <pre class='codegrey'>module timer_regs (</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>10</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic        clk,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>11</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic        rst_n,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>12</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>13</td>
<td class='lineTable'> <pre class='codegrey'>    // Bus Interface (Generic)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>14</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic        cs,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>15</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic        we,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>16</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [5:0]  addr,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>17</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [31:0] wdata,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>18</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [31:0] rdata,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>19</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>20</td>
<td class='lineTable'> <pre class='codegrey'>    // Core Interface</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>21</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        en,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>22</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        mode,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>23</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        dir,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>24</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        pwm_en,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>25</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        ext_en,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>26</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        cap_en,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>27</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        pre_en,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>28</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [15:0] pre_val,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>29</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [31:0] load_val,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>30</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [31:0] cmp_val,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>31</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        load_cmd,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>32</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [31:0] current_val,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>33</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [31:0] capture_val,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>34</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic        capture_stb,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>35</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic        core_irq,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>36</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>37</td>
<td class='lineTable'> <pre class='codegrey'>    // System Interface</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>38</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        intr_o</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>39</td>
<td class='lineTable'> <pre class='codegrey'>);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>40</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>41</td>
<td class='lineTable'> <pre class='codegrey'>    // Register Map Offsets</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>42</td>
<td class='lineTable'> <pre class='codegrey'>    localparam ADDR_CTRL    = 6'h00;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>43</td>
<td class='lineTable'> <pre class='codegrey'>    localparam ADDR_LOAD    = 6'h04;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>44</td>
<td class='lineTable'> <pre class='codegrey'>    localparam ADDR_VAL     = 6'h08;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>45</td>
<td class='lineTable'> <pre class='codegrey'>    localparam ADDR_PRE     = 6'h0C;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>46</td>
<td class='lineTable'> <pre class='codegrey'>    localparam ADDR_INT_EN  = 6'h10;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>47</td>
<td class='lineTable'> <pre class='codegrey'>    localparam ADDR_INT_STS = 6'h14;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>48</td>
<td class='lineTable'> <pre class='codegrey'>    localparam ADDR_CMP     = 6'h18; // New compare</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>49</td>
<td class='lineTable'> <pre class='codegrey'>    localparam ADDR_CAP     = 6'h1C; // New capture</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>50</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>51</td>
<td class='lineTable'> <pre class='codegrey'>    // Registers</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>52</td>
<td class='lineTable'> <pre class='codegrey'>    logic [31:0] reg_ctrl;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>53</td>
<td class='lineTable'> <pre class='codegrey'>    logic [31:0] reg_load;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>54</td>
<td class='lineTable'> <pre class='codegrey'>    logic [31:0] reg_pre;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>55</td>
<td class='lineTable'> <pre class='codegrey'>    logic [31:0] reg_cmp;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>56</td>
<td class='lineTable'> <pre class='codegrey'>    logic [31:0] reg_cap;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>57</td>
<td class='lineTable'> <pre class='codegrey'>    logic [31:0] reg_int_en;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>58</td>
<td class='lineTable'> <pre class='codegrey'>    logic [31:0] reg_int_sts;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>59</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>60</td>
<td class='lineTable'> <pre class='codegrey'>    // Control Assignments</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>61</td>
<td class='lineTable'> <pre class='codegrey'>    assign en       = reg_ctrl[0];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>62</td>
<td class='lineTable'> <pre class='codegrey'>    assign mode     = reg_ctrl[1];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>63</td>
<td class='lineTable'> <pre class='codegrey'>    assign pre_en   = reg_ctrl[2];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>64</td>
<td class='lineTable'> <pre class='codegrey'>    assign dir      = reg_ctrl[3];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>65</td>
<td class='lineTable'> <pre class='codegrey'>    assign pwm_en   = reg_ctrl[4];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>66</td>
<td class='lineTable'> <pre class='codegrey'>    assign ext_en   = reg_ctrl[5];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>67</td>
<td class='lineTable'> <pre class='codegrey'>    assign cap_en   = reg_ctrl[6];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>68</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>69</td>
<td class='lineTable'> <pre class='codegrey'>    assign pre_val  = reg_pre[15:0];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>70</td>
<td class='lineTable'> <pre class='codegrey'>    assign cmp_val  = reg_cmp;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>71</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>72</td>
<td class='lineTable'> <pre class='codegrey'>    // Load command is a strobe when writing to LOAD register</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>73</td>
<td class='lineTable'> <pre class='codegrey'>    assign load_cmd = (cs && we && (addr == ADDR_LOAD));</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>74</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>75</td>
<td class='lineTable'> <pre class='codegrey'>    // Bypass load_val with wdata during write to ensure immediate load of new value</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>76</td>
<td class='lineTable'> <pre class='codered'>    assign load_val = (load_cmd) ? wdata : reg_load;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 1</b></font></td>
<td class='lineTable'>0</td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codered'> </pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 2</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0F </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>77</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>78</td>
<td class='lineTable'> <pre class='codegrey'>    // Interrupt Output</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>79</td>
<td class='lineTable'> <pre class='codegrey'>    // [0] = Timer Expire, [1] = Capture Event</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>80</td>
<td class='lineTable'> <pre class='codegrey'>    assign intr_o = |(reg_int_sts & reg_int_en);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>81</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>82</td>
<td class='lineTable'> <pre class='codegrey'>    // Read Logic</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>83</td>
<td class='lineTable'> <pre class='codegrey'>    always_comb begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>84</td>
<td class='lineTable'> <pre class='codegrey'>        rdata = '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>85</td>
<td class='lineTable'> <pre class='codegrey'>        if (cs) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 3</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 0</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>86</td>
<td class='lineTable'> <pre class='codegrey'>            case (addr)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>87</td>
<td class='lineTable'> <pre class='codered'>                ADDR_CTRL:    rdata = reg_ctrl;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 4</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>88</td>
<td class='lineTable'> <pre class='codered'>                ADDR_LOAD:    rdata = reg_load;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 5</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>89</td>
<td class='lineTable'> <pre class='codered'>                ADDR_VAL:     rdata = current_val;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 6</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>90</td>
<td class='lineTable'> <pre class='codered'>                ADDR_PRE:     rdata = reg_pre;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 7</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>91</td>
<td class='lineTable'> <pre class='codered'>                ADDR_INT_EN:  rdata = reg_int_en;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 8</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>92</td>
<td class='lineTable'> <pre class='codered'>                ADDR_INT_STS: rdata = reg_int_sts;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 9</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>93</td>
<td class='lineTable'> <pre class='codered'>                ADDR_CMP:     rdata = reg_cmp;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 10</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>94</td>
<td class='lineTable'> <pre class='codered'>                ADDR_CAP:     rdata = reg_cap;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 11</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>95</td>
<td class='lineTable'> <pre class='codered'>                default:      rdata = '0;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 12</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>96</td>
<td class='lineTable'> <pre class='codegrey'>            endcase</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>97</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>98</td>
<td class='lineTable'> <pre class='codegrey'>    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>99</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>100</td>
<td class='lineTable'> <pre class='codegrey'>    // Write Logic</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>101</td>
<td class='lineTable'> <pre class='codegrey'>    always_ff @(posedge clk or negedge rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>102</td>
<td class='lineTable'> <pre class='codered'>        if (!rst_n) begin</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 13</b></font></td>
<td class='lineTable'>0</td>
<td class='lineTable'>0T 0F </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>103</td>
<td class='lineTable'> <pre class='codegrey'>            reg_ctrl    &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>104</td>
<td class='lineTable'> <pre class='codegrey'>            reg_load    &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>105</td>
<td class='lineTable'> <pre class='codegrey'>            reg_pre     &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>106</td>
<td class='lineTable'> <pre class='codegrey'>            reg_cmp     &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>107</td>
<td class='lineTable'> <pre class='codegrey'>            reg_cap     &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>108</td>
<td class='lineTable'> <pre class='codegrey'>            reg_int_en  &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>109</td>
<td class='lineTable'> <pre class='codegrey'>            reg_int_sts &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>110</td>
<td class='lineTable'> <pre class='codegrey'>        end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>111</td>
<td class='lineTable'> <pre class='codegrey'>            // Sticky Interrupt Status</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>112</td>
<td class='lineTable'> <pre class='codered'>            if (core_irq)      reg_int_sts[0] &lt= 1'b1; // Expire</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 14</b></font></td>
<td class='lineTable'>0</td>
<td class='lineTable'>0T 0F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 15</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 0</td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>113</td>
<td class='lineTable'> <pre class='codered'>            if (capture_stb)   reg_int_sts[1] &lt= 1'b1; // Capture</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 16</b></font></td>
<td class='lineTable'>0</td>
<td class='lineTable'>0T 0F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 17</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 0</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>114</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>115</td>
<td class='lineTable'> <pre class='codegrey'>            // Capture Register Update (Hardware)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>116</td>
<td class='lineTable'> <pre class='codegrey'>            // Latch current capture value when strobe fires (if enabled)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>117</td>
<td class='lineTable'> <pre class='codered'>            if (capture_stb && cap_en) begin</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 18</b></font></td>
<td class='lineTable'>0</td>
<td class='lineTable'>0T 0F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 19</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 0</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>118</td>
<td class='lineTable'> <pre class='codegrey'>                reg_cap &lt= capture_val;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>119</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>120</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>121</td>
<td class='lineTable'> <pre class='codegrey'>            // Bus Writes</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>122</td>
<td class='lineTable'> <pre class='codegrey'>            if (cs && we) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 20</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 0</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>123</td>
<td class='lineTable'> <pre class='codegrey'>                case (addr)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>124</td>
<td class='lineTable'> <pre class='codered'>                    ADDR_CTRL:    reg_ctrl &lt= wdata;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 21</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>125</td>
<td class='lineTable'> <pre class='codered'>                    ADDR_LOAD:    reg_load &lt= wdata;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 22</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>126</td>
<td class='lineTable'> <pre class='codered'>                    ADDR_PRE:     reg_pre  &lt= wdata;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 23</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>127</td>
<td class='lineTable'> <pre class='codered'>                    ADDR_CMP:     reg_cmp  &lt= wdata;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 24</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>128</td>
<td class='lineTable'> <pre class='codered'>                    ADDR_INT_EN:  reg_int_en &lt= wdata;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 25</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>129</td>
<td class='lineTable'> <pre class='codegrey'>                    ADDR_INT_STS: begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>130</td>
<td class='lineTable'> <pre class='codegrey'>                        // W1C (Write 1 to Clear)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>131</td>
<td class='lineTable'> <pre class='codered'>                        if (wdata[0]) reg_int_sts[0] &lt= 1'b0;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 26</b></font></td>
<td class='lineTable'>0</td>
<td class='lineTable'>0T 0F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 27</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 0</td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>132</td>
<td class='lineTable'> <pre class='codered'>                        if (wdata[1]) reg_int_sts[1] &lt= 1'b0;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 28</b></font></td>
<td class='lineTable'>0</td>
<td class='lineTable'>0T 0F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 29</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 0</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>133</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>134</td>
<td class='lineTable'> <pre class='codered'>                    default: ;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 30</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>135</td>
<td class='lineTable'> <pre class='codegrey'>                endcase</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>136</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>137</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>138</td>
<td class='lineTable'> <pre class='codegrey'>    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>139</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>140</td>
<td class='lineTable'> <pre class='codegrey'>endmodule</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
</table>
</div>
<br clear=all>
</div>
<br clear=all>
</div>
<div style='display:none' id='instance2_branchcov'>
<button class='instBranchCollapsible' id='button_instance2_branchcov'> <font size='4' color=#003399> &#8380; </font>
 Branch Coverage of Instance 2 : tb_timer.dut.u_timer_regs_mcopy1 </button> 
<div class='instBranchContent'>
<br clear=all>
<font size='2' face='arial' style='padding-left:6px'>
 Branch Coverage Summary for Instance : tb_timer.dut.u_timer_regs_mcopy1
</font>
<br clear=all>
<table class='fileScoreTable'>
<tr>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Total Branches </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Covered Branches </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Uncovered Branches </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Branch Coverage Score </th>
</tr>
<tr>
<td class='fileScoreTable'>30</td>
<td class='fileScoreTable'>0</td>
<td class='fileScoreTable'>30</td>
<td class='fileScoreTable' bgcolor='#FF0000'>0</td>
</tr>
</table>
<br clear=all>
<font size='2' face='arial' style='padding-left:10px'>
 Instance Name : tb_timer.dut.u_timer_regs_mcopy1
</font>
<br clear=all>
<font size='2' face='arial' style='padding-left:10px'>
 Instance declaration in File : 12 &nbsp; /home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_axi.sv &nbsp;&nbsp;  at Line Number 147</font>
<br clear=all>
<br clear=all>
<div class='branchCoverageTable'>
<table class='lineTable'>
<tr>
<th class='lineTable' style='background-color:#FFDD99; line-height:0;' width='80px'> LineNumber </th>
<th class='lineTable' style='background-color:#FFEB99; line-height:0;'> Branch </th>
<th class='lineTable' style='background-color:#80FFBF; line-height:1;' width='120px'> Desicion Evaluated  </th>
<th class='lineTable' style='background-color:#FFE6E6; line-height:1;' width='140px'> TRUE/FALSE Branch Execution Count[s]  </th>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>1</td>
<td class='lineTable'> <pre class='codegrey'>//</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>2</td>
<td class='lineTable'> <pre class='codegrey'>// General Purpose Timer Registers</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>3</td>
<td class='lineTable'> <pre class='codegrey'>//</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>4</td>
<td class='lineTable'> <pre class='codegrey'>// Description:</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>5</td>
<td class='lineTable'> <pre class='codegrey'>//   Register file for the General Timer.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>6</td>
<td class='lineTable'> <pre class='codegrey'>//   Handles Read/Write access and provides control signals to core.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>7</td>
<td class='lineTable'> <pre class='codegrey'>//</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>8</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>9</td>
<td class='lineTable'> <pre class='codegrey'>module timer_regs (</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>10</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic        clk,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>11</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic        rst_n,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>12</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>13</td>
<td class='lineTable'> <pre class='codegrey'>    // Bus Interface (Generic)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>14</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic        cs,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>15</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic        we,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>16</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [5:0]  addr,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>17</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [31:0] wdata,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>18</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [31:0] rdata,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>19</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>20</td>
<td class='lineTable'> <pre class='codegrey'>    // Core Interface</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>21</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        en,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>22</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        mode,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>23</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        dir,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>24</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        pwm_en,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>25</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        ext_en,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>26</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        cap_en,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>27</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        pre_en,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>28</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [15:0] pre_val,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>29</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [31:0] load_val,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>30</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [31:0] cmp_val,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>31</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        load_cmd,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>32</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [31:0] current_val,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>33</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [31:0] capture_val,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>34</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic        capture_stb,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>35</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic        core_irq,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>36</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>37</td>
<td class='lineTable'> <pre class='codegrey'>    // System Interface</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>38</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        intr_o</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>39</td>
<td class='lineTable'> <pre class='codegrey'>);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>40</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>41</td>
<td class='lineTable'> <pre class='codegrey'>    // Register Map Offsets</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>42</td>
<td class='lineTable'> <pre class='codegrey'>    localparam ADDR_CTRL    = 6'h00;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>43</td>
<td class='lineTable'> <pre class='codegrey'>    localparam ADDR_LOAD    = 6'h04;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>44</td>
<td class='lineTable'> <pre class='codegrey'>    localparam ADDR_VAL     = 6'h08;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>45</td>
<td class='lineTable'> <pre class='codegrey'>    localparam ADDR_PRE     = 6'h0C;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>46</td>
<td class='lineTable'> <pre class='codegrey'>    localparam ADDR_INT_EN  = 6'h10;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>47</td>
<td class='lineTable'> <pre class='codegrey'>    localparam ADDR_INT_STS = 6'h14;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>48</td>
<td class='lineTable'> <pre class='codegrey'>    localparam ADDR_CMP     = 6'h18; // New compare</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>49</td>
<td class='lineTable'> <pre class='codegrey'>    localparam ADDR_CAP     = 6'h1C; // New capture</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>50</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>51</td>
<td class='lineTable'> <pre class='codegrey'>    // Registers</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>52</td>
<td class='lineTable'> <pre class='codegrey'>    logic [31:0] reg_ctrl;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>53</td>
<td class='lineTable'> <pre class='codegrey'>    logic [31:0] reg_load;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>54</td>
<td class='lineTable'> <pre class='codegrey'>    logic [31:0] reg_pre;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>55</td>
<td class='lineTable'> <pre class='codegrey'>    logic [31:0] reg_cmp;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>56</td>
<td class='lineTable'> <pre class='codegrey'>    logic [31:0] reg_cap;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>57</td>
<td class='lineTable'> <pre class='codegrey'>    logic [31:0] reg_int_en;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>58</td>
<td class='lineTable'> <pre class='codegrey'>    logic [31:0] reg_int_sts;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>59</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>60</td>
<td class='lineTable'> <pre class='codegrey'>    // Control Assignments</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>61</td>
<td class='lineTable'> <pre class='codegrey'>    assign en       = reg_ctrl[0];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>62</td>
<td class='lineTable'> <pre class='codegrey'>    assign mode     = reg_ctrl[1];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>63</td>
<td class='lineTable'> <pre class='codegrey'>    assign pre_en   = reg_ctrl[2];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>64</td>
<td class='lineTable'> <pre class='codegrey'>    assign dir      = reg_ctrl[3];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>65</td>
<td class='lineTable'> <pre class='codegrey'>    assign pwm_en   = reg_ctrl[4];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>66</td>
<td class='lineTable'> <pre class='codegrey'>    assign ext_en   = reg_ctrl[5];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>67</td>
<td class='lineTable'> <pre class='codegrey'>    assign cap_en   = reg_ctrl[6];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>68</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>69</td>
<td class='lineTable'> <pre class='codegrey'>    assign pre_val  = reg_pre[15:0];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>70</td>
<td class='lineTable'> <pre class='codegrey'>    assign cmp_val  = reg_cmp;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>71</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>72</td>
<td class='lineTable'> <pre class='codegrey'>    // Load command is a strobe when writing to LOAD register</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>73</td>
<td class='lineTable'> <pre class='codegrey'>    assign load_cmd = (cs && we && (addr == ADDR_LOAD));</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>74</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>75</td>
<td class='lineTable'> <pre class='codegrey'>    // Bypass load_val with wdata during write to ensure immediate load of new value</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>76</td>
<td class='lineTable'> <pre class='codered'>    assign load_val = (load_cmd) ? wdata : reg_load;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 1</b></font></td>
<td class='lineTable'>0</td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codered'> </pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 2</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0F </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>77</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>78</td>
<td class='lineTable'> <pre class='codegrey'>    // Interrupt Output</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>79</td>
<td class='lineTable'> <pre class='codegrey'>    // [0] = Timer Expire, [1] = Capture Event</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>80</td>
<td class='lineTable'> <pre class='codegrey'>    assign intr_o = |(reg_int_sts & reg_int_en);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>81</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>82</td>
<td class='lineTable'> <pre class='codegrey'>    // Read Logic</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>83</td>
<td class='lineTable'> <pre class='codegrey'>    always_comb begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>84</td>
<td class='lineTable'> <pre class='codegrey'>        rdata = '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>85</td>
<td class='lineTable'> <pre class='codegrey'>        if (cs) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 3</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 0</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>86</td>
<td class='lineTable'> <pre class='codegrey'>            case (addr)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>87</td>
<td class='lineTable'> <pre class='codered'>                ADDR_CTRL:    rdata = reg_ctrl;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 4</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>88</td>
<td class='lineTable'> <pre class='codered'>                ADDR_LOAD:    rdata = reg_load;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 5</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>89</td>
<td class='lineTable'> <pre class='codered'>                ADDR_VAL:     rdata = current_val;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 6</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>90</td>
<td class='lineTable'> <pre class='codered'>                ADDR_PRE:     rdata = reg_pre;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 7</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>91</td>
<td class='lineTable'> <pre class='codered'>                ADDR_INT_EN:  rdata = reg_int_en;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 8</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>92</td>
<td class='lineTable'> <pre class='codered'>                ADDR_INT_STS: rdata = reg_int_sts;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 9</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>93</td>
<td class='lineTable'> <pre class='codered'>                ADDR_CMP:     rdata = reg_cmp;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 10</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>94</td>
<td class='lineTable'> <pre class='codered'>                ADDR_CAP:     rdata = reg_cap;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 11</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>95</td>
<td class='lineTable'> <pre class='codered'>                default:      rdata = '0;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 12</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>96</td>
<td class='lineTable'> <pre class='codegrey'>            endcase</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>97</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>98</td>
<td class='lineTable'> <pre class='codegrey'>    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>99</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>100</td>
<td class='lineTable'> <pre class='codegrey'>    // Write Logic</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>101</td>
<td class='lineTable'> <pre class='codegrey'>    always_ff @(posedge clk or negedge rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>102</td>
<td class='lineTable'> <pre class='codered'>        if (!rst_n) begin</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 13</b></font></td>
<td class='lineTable'>0</td>
<td class='lineTable'>0T 0F </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>103</td>
<td class='lineTable'> <pre class='codegrey'>            reg_ctrl    &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>104</td>
<td class='lineTable'> <pre class='codegrey'>            reg_load    &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>105</td>
<td class='lineTable'> <pre class='codegrey'>            reg_pre     &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>106</td>
<td class='lineTable'> <pre class='codegrey'>            reg_cmp     &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>107</td>
<td class='lineTable'> <pre class='codegrey'>            reg_cap     &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>108</td>
<td class='lineTable'> <pre class='codegrey'>            reg_int_en  &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>109</td>
<td class='lineTable'> <pre class='codegrey'>            reg_int_sts &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>110</td>
<td class='lineTable'> <pre class='codegrey'>        end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>111</td>
<td class='lineTable'> <pre class='codegrey'>            // Sticky Interrupt Status</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>112</td>
<td class='lineTable'> <pre class='codered'>            if (core_irq)      reg_int_sts[0] &lt= 1'b1; // Expire</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 14</b></font></td>
<td class='lineTable'>0</td>
<td class='lineTable'>0T 0F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 15</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 0</td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>113</td>
<td class='lineTable'> <pre class='codered'>            if (capture_stb)   reg_int_sts[1] &lt= 1'b1; // Capture</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 16</b></font></td>
<td class='lineTable'>0</td>
<td class='lineTable'>0T 0F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 17</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 0</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>114</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>115</td>
<td class='lineTable'> <pre class='codegrey'>            // Capture Register Update (Hardware)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>116</td>
<td class='lineTable'> <pre class='codegrey'>            // Latch current capture value when strobe fires (if enabled)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>117</td>
<td class='lineTable'> <pre class='codered'>            if (capture_stb && cap_en) begin</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 18</b></font></td>
<td class='lineTable'>0</td>
<td class='lineTable'>0T 0F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 19</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 0</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>118</td>
<td class='lineTable'> <pre class='codegrey'>                reg_cap &lt= capture_val;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>119</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>120</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>121</td>
<td class='lineTable'> <pre class='codegrey'>            // Bus Writes</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>122</td>
<td class='lineTable'> <pre class='codegrey'>            if (cs && we) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 20</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 0</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>123</td>
<td class='lineTable'> <pre class='codegrey'>                case (addr)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>124</td>
<td class='lineTable'> <pre class='codered'>                    ADDR_CTRL:    reg_ctrl &lt= wdata;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 21</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>125</td>
<td class='lineTable'> <pre class='codered'>                    ADDR_LOAD:    reg_load &lt= wdata;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 22</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>126</td>
<td class='lineTable'> <pre class='codered'>                    ADDR_PRE:     reg_pre  &lt= wdata;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 23</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>127</td>
<td class='lineTable'> <pre class='codered'>                    ADDR_CMP:     reg_cmp  &lt= wdata;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 24</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>128</td>
<td class='lineTable'> <pre class='codered'>                    ADDR_INT_EN:  reg_int_en &lt= wdata;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 25</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>129</td>
<td class='lineTable'> <pre class='codegrey'>                    ADDR_INT_STS: begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>130</td>
<td class='lineTable'> <pre class='codegrey'>                        // W1C (Write 1 to Clear)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>131</td>
<td class='lineTable'> <pre class='codered'>                        if (wdata[0]) reg_int_sts[0] &lt= 1'b0;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 26</b></font></td>
<td class='lineTable'>0</td>
<td class='lineTable'>0T 0F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 27</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 0</td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>132</td>
<td class='lineTable'> <pre class='codered'>                        if (wdata[1]) reg_int_sts[1] &lt= 1'b0;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 28</b></font></td>
<td class='lineTable'>0</td>
<td class='lineTable'>0T 0F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 29</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 0</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>133</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>134</td>
<td class='lineTable'> <pre class='codered'>                    default: ;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 30</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>135</td>
<td class='lineTable'> <pre class='codegrey'>                endcase</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>136</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>137</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>138</td>
<td class='lineTable'> <pre class='codegrey'>    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>139</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>140</td>
<td class='lineTable'> <pre class='codegrey'>endmodule</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
</table>
</div>
<br clear=all>
</div>
<br clear=all>
</div>
<div style='display:none' id='instance3_branchcov'>
<button class='instBranchCollapsible' id='button_instance3_branchcov'> <font size='4' color=#003399> &#8380; </font>
 Branch Coverage of Instance 3 : tb_timer.dut.u_timer_regs_mcopy2 </button> 
<div class='instBranchContent'>
<br clear=all>
<font size='2' face='arial' style='padding-left:6px'>
 Branch Coverage Summary for Instance : tb_timer.dut.u_timer_regs_mcopy2
</font>
<br clear=all>
<table class='fileScoreTable'>
<tr>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Total Branches </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Covered Branches </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Uncovered Branches </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Branch Coverage Score </th>
</tr>
<tr>
<td class='fileScoreTable'>30</td>
<td class='fileScoreTable'>0</td>
<td class='fileScoreTable'>30</td>
<td class='fileScoreTable' bgcolor='#FF0000'>0</td>
</tr>
</table>
<br clear=all>
<font size='2' face='arial' style='padding-left:10px'>
 Instance Name : tb_timer.dut.u_timer_regs_mcopy2
</font>
<br clear=all>
<font size='2' face='arial' style='padding-left:10px'>
 Instance declaration in File : 12 &nbsp; /home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_axi.sv &nbsp;&nbsp;  at Line Number 147</font>
<br clear=all>
<br clear=all>
<div class='branchCoverageTable'>
<table class='lineTable'>
<tr>
<th class='lineTable' style='background-color:#FFDD99; line-height:0;' width='80px'> LineNumber </th>
<th class='lineTable' style='background-color:#FFEB99; line-height:0;'> Branch </th>
<th class='lineTable' style='background-color:#80FFBF; line-height:1;' width='120px'> Desicion Evaluated  </th>
<th class='lineTable' style='background-color:#FFE6E6; line-height:1;' width='140px'> TRUE/FALSE Branch Execution Count[s]  </th>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>1</td>
<td class='lineTable'> <pre class='codegrey'>//</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>2</td>
<td class='lineTable'> <pre class='codegrey'>// General Purpose Timer Registers</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>3</td>
<td class='lineTable'> <pre class='codegrey'>//</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>4</td>
<td class='lineTable'> <pre class='codegrey'>// Description:</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>5</td>
<td class='lineTable'> <pre class='codegrey'>//   Register file for the General Timer.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>6</td>
<td class='lineTable'> <pre class='codegrey'>//   Handles Read/Write access and provides control signals to core.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>7</td>
<td class='lineTable'> <pre class='codegrey'>//</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>8</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>9</td>
<td class='lineTable'> <pre class='codegrey'>module timer_regs (</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>10</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic        clk,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>11</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic        rst_n,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>12</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>13</td>
<td class='lineTable'> <pre class='codegrey'>    // Bus Interface (Generic)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>14</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic        cs,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>15</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic        we,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>16</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [5:0]  addr,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>17</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [31:0] wdata,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>18</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [31:0] rdata,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>19</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>20</td>
<td class='lineTable'> <pre class='codegrey'>    // Core Interface</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>21</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        en,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>22</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        mode,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>23</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        dir,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>24</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        pwm_en,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>25</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        ext_en,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>26</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        cap_en,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>27</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        pre_en,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>28</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [15:0] pre_val,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>29</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [31:0] load_val,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>30</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [31:0] cmp_val,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>31</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        load_cmd,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>32</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [31:0] current_val,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>33</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [31:0] capture_val,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>34</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic        capture_stb,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>35</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic        core_irq,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>36</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>37</td>
<td class='lineTable'> <pre class='codegrey'>    // System Interface</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>38</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        intr_o</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>39</td>
<td class='lineTable'> <pre class='codegrey'>);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>40</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>41</td>
<td class='lineTable'> <pre class='codegrey'>    // Register Map Offsets</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>42</td>
<td class='lineTable'> <pre class='codegrey'>    localparam ADDR_CTRL    = 6'h00;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>43</td>
<td class='lineTable'> <pre class='codegrey'>    localparam ADDR_LOAD    = 6'h04;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>44</td>
<td class='lineTable'> <pre class='codegrey'>    localparam ADDR_VAL     = 6'h08;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>45</td>
<td class='lineTable'> <pre class='codegrey'>    localparam ADDR_PRE     = 6'h0C;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>46</td>
<td class='lineTable'> <pre class='codegrey'>    localparam ADDR_INT_EN  = 6'h10;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>47</td>
<td class='lineTable'> <pre class='codegrey'>    localparam ADDR_INT_STS = 6'h14;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>48</td>
<td class='lineTable'> <pre class='codegrey'>    localparam ADDR_CMP     = 6'h18; // New compare</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>49</td>
<td class='lineTable'> <pre class='codegrey'>    localparam ADDR_CAP     = 6'h1C; // New capture</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>50</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>51</td>
<td class='lineTable'> <pre class='codegrey'>    // Registers</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>52</td>
<td class='lineTable'> <pre class='codegrey'>    logic [31:0] reg_ctrl;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>53</td>
<td class='lineTable'> <pre class='codegrey'>    logic [31:0] reg_load;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>54</td>
<td class='lineTable'> <pre class='codegrey'>    logic [31:0] reg_pre;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>55</td>
<td class='lineTable'> <pre class='codegrey'>    logic [31:0] reg_cmp;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>56</td>
<td class='lineTable'> <pre class='codegrey'>    logic [31:0] reg_cap;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>57</td>
<td class='lineTable'> <pre class='codegrey'>    logic [31:0] reg_int_en;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>58</td>
<td class='lineTable'> <pre class='codegrey'>    logic [31:0] reg_int_sts;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>59</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>60</td>
<td class='lineTable'> <pre class='codegrey'>    // Control Assignments</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>61</td>
<td class='lineTable'> <pre class='codegrey'>    assign en       = reg_ctrl[0];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>62</td>
<td class='lineTable'> <pre class='codegrey'>    assign mode     = reg_ctrl[1];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>63</td>
<td class='lineTable'> <pre class='codegrey'>    assign pre_en   = reg_ctrl[2];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>64</td>
<td class='lineTable'> <pre class='codegrey'>    assign dir      = reg_ctrl[3];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>65</td>
<td class='lineTable'> <pre class='codegrey'>    assign pwm_en   = reg_ctrl[4];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>66</td>
<td class='lineTable'> <pre class='codegrey'>    assign ext_en   = reg_ctrl[5];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>67</td>
<td class='lineTable'> <pre class='codegrey'>    assign cap_en   = reg_ctrl[6];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>68</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>69</td>
<td class='lineTable'> <pre class='codegrey'>    assign pre_val  = reg_pre[15:0];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>70</td>
<td class='lineTable'> <pre class='codegrey'>    assign cmp_val  = reg_cmp;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>71</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>72</td>
<td class='lineTable'> <pre class='codegrey'>    // Load command is a strobe when writing to LOAD register</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>73</td>
<td class='lineTable'> <pre class='codegrey'>    assign load_cmd = (cs && we && (addr == ADDR_LOAD));</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>74</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>75</td>
<td class='lineTable'> <pre class='codegrey'>    // Bypass load_val with wdata during write to ensure immediate load of new value</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>76</td>
<td class='lineTable'> <pre class='codered'>    assign load_val = (load_cmd) ? wdata : reg_load;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 1</b></font></td>
<td class='lineTable'>0</td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codered'> </pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 2</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0F </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>77</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>78</td>
<td class='lineTable'> <pre class='codegrey'>    // Interrupt Output</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>79</td>
<td class='lineTable'> <pre class='codegrey'>    // [0] = Timer Expire, [1] = Capture Event</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>80</td>
<td class='lineTable'> <pre class='codegrey'>    assign intr_o = |(reg_int_sts & reg_int_en);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>81</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>82</td>
<td class='lineTable'> <pre class='codegrey'>    // Read Logic</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>83</td>
<td class='lineTable'> <pre class='codegrey'>    always_comb begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>84</td>
<td class='lineTable'> <pre class='codegrey'>        rdata = '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>85</td>
<td class='lineTable'> <pre class='codegrey'>        if (cs) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 3</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 0</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>86</td>
<td class='lineTable'> <pre class='codegrey'>            case (addr)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>87</td>
<td class='lineTable'> <pre class='codered'>                ADDR_CTRL:    rdata = reg_ctrl;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 4</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>88</td>
<td class='lineTable'> <pre class='codered'>                ADDR_LOAD:    rdata = reg_load;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 5</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>89</td>
<td class='lineTable'> <pre class='codered'>                ADDR_VAL:     rdata = current_val;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 6</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>90</td>
<td class='lineTable'> <pre class='codered'>                ADDR_PRE:     rdata = reg_pre;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 7</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>91</td>
<td class='lineTable'> <pre class='codered'>                ADDR_INT_EN:  rdata = reg_int_en;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 8</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>92</td>
<td class='lineTable'> <pre class='codered'>                ADDR_INT_STS: rdata = reg_int_sts;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 9</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>93</td>
<td class='lineTable'> <pre class='codered'>                ADDR_CMP:     rdata = reg_cmp;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 10</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>94</td>
<td class='lineTable'> <pre class='codered'>                ADDR_CAP:     rdata = reg_cap;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 11</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>95</td>
<td class='lineTable'> <pre class='codered'>                default:      rdata = '0;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 12</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>96</td>
<td class='lineTable'> <pre class='codegrey'>            endcase</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>97</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>98</td>
<td class='lineTable'> <pre class='codegrey'>    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>99</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>100</td>
<td class='lineTable'> <pre class='codegrey'>    // Write Logic</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>101</td>
<td class='lineTable'> <pre class='codegrey'>    always_ff @(posedge clk or negedge rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>102</td>
<td class='lineTable'> <pre class='codered'>        if (!rst_n) begin</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 13</b></font></td>
<td class='lineTable'>0</td>
<td class='lineTable'>0T 0F </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>103</td>
<td class='lineTable'> <pre class='codegrey'>            reg_ctrl    &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>104</td>
<td class='lineTable'> <pre class='codegrey'>            reg_load    &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>105</td>
<td class='lineTable'> <pre class='codegrey'>            reg_pre     &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>106</td>
<td class='lineTable'> <pre class='codegrey'>            reg_cmp     &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>107</td>
<td class='lineTable'> <pre class='codegrey'>            reg_cap     &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>108</td>
<td class='lineTable'> <pre class='codegrey'>            reg_int_en  &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>109</td>
<td class='lineTable'> <pre class='codegrey'>            reg_int_sts &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>110</td>
<td class='lineTable'> <pre class='codegrey'>        end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>111</td>
<td class='lineTable'> <pre class='codegrey'>            // Sticky Interrupt Status</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>112</td>
<td class='lineTable'> <pre class='codered'>            if (core_irq)      reg_int_sts[0] &lt= 1'b1; // Expire</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 14</b></font></td>
<td class='lineTable'>0</td>
<td class='lineTable'>0T 0F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 15</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 0</td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>113</td>
<td class='lineTable'> <pre class='codered'>            if (capture_stb)   reg_int_sts[1] &lt= 1'b1; // Capture</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 16</b></font></td>
<td class='lineTable'>0</td>
<td class='lineTable'>0T 0F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 17</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 0</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>114</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>115</td>
<td class='lineTable'> <pre class='codegrey'>            // Capture Register Update (Hardware)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>116</td>
<td class='lineTable'> <pre class='codegrey'>            // Latch current capture value when strobe fires (if enabled)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>117</td>
<td class='lineTable'> <pre class='codered'>            if (capture_stb && cap_en) begin</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 18</b></font></td>
<td class='lineTable'>0</td>
<td class='lineTable'>0T 0F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 19</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 0</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>118</td>
<td class='lineTable'> <pre class='codegrey'>                reg_cap &lt= capture_val;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>119</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>120</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>121</td>
<td class='lineTable'> <pre class='codegrey'>            // Bus Writes</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>122</td>
<td class='lineTable'> <pre class='codegrey'>            if (cs && we) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 20</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 0</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>123</td>
<td class='lineTable'> <pre class='codegrey'>                case (addr)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>124</td>
<td class='lineTable'> <pre class='codered'>                    ADDR_CTRL:    reg_ctrl &lt= wdata;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 21</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>125</td>
<td class='lineTable'> <pre class='codered'>                    ADDR_LOAD:    reg_load &lt= wdata;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 22</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>126</td>
<td class='lineTable'> <pre class='codered'>                    ADDR_PRE:     reg_pre  &lt= wdata;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 23</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>127</td>
<td class='lineTable'> <pre class='codered'>                    ADDR_CMP:     reg_cmp  &lt= wdata;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 24</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>128</td>
<td class='lineTable'> <pre class='codered'>                    ADDR_INT_EN:  reg_int_en &lt= wdata;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 25</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>129</td>
<td class='lineTable'> <pre class='codegrey'>                    ADDR_INT_STS: begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>130</td>
<td class='lineTable'> <pre class='codegrey'>                        // W1C (Write 1 to Clear)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>131</td>
<td class='lineTable'> <pre class='codered'>                        if (wdata[0]) reg_int_sts[0] &lt= 1'b0;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 26</b></font></td>
<td class='lineTable'>0</td>
<td class='lineTable'>0T 0F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 27</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 0</td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>132</td>
<td class='lineTable'> <pre class='codered'>                        if (wdata[1]) reg_int_sts[1] &lt= 1'b0;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 28</b></font></td>
<td class='lineTable'>0</td>
<td class='lineTable'>0T 0F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 29</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 0</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>133</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>134</td>
<td class='lineTable'> <pre class='codered'>                    default: ;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 30</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>135</td>
<td class='lineTable'> <pre class='codegrey'>                endcase</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>136</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>137</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>138</td>
<td class='lineTable'> <pre class='codegrey'>    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>139</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>140</td>
<td class='lineTable'> <pre class='codegrey'>endmodule</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
</table>
</div>
<br clear=all>
</div>
<br clear=all>
</div>
<div style='display:none' id='instance4_branchcov'>
<button class='instBranchCollapsible' id='button_instance4_branchcov'> <font size='4' color=#003399> &#8380; </font>
 Branch Coverage of Instance 4 : tb_timer.dut.u_timer_regs_mcopy3 </button> 
<div class='instBranchContent'>
<br clear=all>
<font size='2' face='arial' style='padding-left:6px'>
 Branch Coverage Summary for Instance : tb_timer.dut.u_timer_regs_mcopy3
</font>
<br clear=all>
<table class='fileScoreTable'>
<tr>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Total Branches </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Covered Branches </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Uncovered Branches </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Branch Coverage Score </th>
</tr>
<tr>
<td class='fileScoreTable'>30</td>
<td class='fileScoreTable'>2</td>
<td class='fileScoreTable'>28</td>
<td class='fileScoreTable' bgcolor='#FF0000'>6.66667</td>
</tr>
</table>
<br clear=all>
<font size='2' face='arial' style='padding-left:10px'>
 Instance Name : tb_timer.dut.u_timer_regs_mcopy3
</font>
<br clear=all>
<font size='2' face='arial' style='padding-left:10px'>
 Instance declaration in File : 16 &nbsp; /home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_wb.sv &nbsp;&nbsp;  at Line Number 74</font>
<br clear=all>
<br clear=all>
<div class='branchCoverageTable'>
<table class='lineTable'>
<tr>
<th class='lineTable' style='background-color:#FFDD99; line-height:0;' width='80px'> LineNumber </th>
<th class='lineTable' style='background-color:#FFEB99; line-height:0;'> Branch </th>
<th class='lineTable' style='background-color:#80FFBF; line-height:1;' width='120px'> Desicion Evaluated  </th>
<th class='lineTable' style='background-color:#FFE6E6; line-height:1;' width='140px'> TRUE/FALSE Branch Execution Count[s]  </th>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>1</td>
<td class='lineTable'> <pre class='codegrey'>//</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>2</td>
<td class='lineTable'> <pre class='codegrey'>// General Purpose Timer Registers</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>3</td>
<td class='lineTable'> <pre class='codegrey'>//</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>4</td>
<td class='lineTable'> <pre class='codegrey'>// Description:</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>5</td>
<td class='lineTable'> <pre class='codegrey'>//   Register file for the General Timer.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>6</td>
<td class='lineTable'> <pre class='codegrey'>//   Handles Read/Write access and provides control signals to core.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>7</td>
<td class='lineTable'> <pre class='codegrey'>//</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>8</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>9</td>
<td class='lineTable'> <pre class='codegrey'>module timer_regs (</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>10</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic        clk,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>11</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic        rst_n,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>12</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>13</td>
<td class='lineTable'> <pre class='codegrey'>    // Bus Interface (Generic)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>14</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic        cs,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>15</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic        we,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>16</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [5:0]  addr,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>17</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [31:0] wdata,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>18</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [31:0] rdata,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>19</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>20</td>
<td class='lineTable'> <pre class='codegrey'>    // Core Interface</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>21</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        en,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>22</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        mode,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>23</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        dir,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>24</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        pwm_en,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>25</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        ext_en,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>26</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        cap_en,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>27</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        pre_en,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>28</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [15:0] pre_val,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>29</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [31:0] load_val,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>30</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [31:0] cmp_val,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>31</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        load_cmd,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>32</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [31:0] current_val,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>33</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [31:0] capture_val,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>34</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic        capture_stb,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>35</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic        core_irq,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>36</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>37</td>
<td class='lineTable'> <pre class='codegrey'>    // System Interface</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>38</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        intr_o</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>39</td>
<td class='lineTable'> <pre class='codegrey'>);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>40</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>41</td>
<td class='lineTable'> <pre class='codegrey'>    // Register Map Offsets</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>42</td>
<td class='lineTable'> <pre class='codegrey'>    localparam ADDR_CTRL    = 6'h00;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>43</td>
<td class='lineTable'> <pre class='codegrey'>    localparam ADDR_LOAD    = 6'h04;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>44</td>
<td class='lineTable'> <pre class='codegrey'>    localparam ADDR_VAL     = 6'h08;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>45</td>
<td class='lineTable'> <pre class='codegrey'>    localparam ADDR_PRE     = 6'h0C;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>46</td>
<td class='lineTable'> <pre class='codegrey'>    localparam ADDR_INT_EN  = 6'h10;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>47</td>
<td class='lineTable'> <pre class='codegrey'>    localparam ADDR_INT_STS = 6'h14;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>48</td>
<td class='lineTable'> <pre class='codegrey'>    localparam ADDR_CMP     = 6'h18; // New compare</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>49</td>
<td class='lineTable'> <pre class='codegrey'>    localparam ADDR_CAP     = 6'h1C; // New capture</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>50</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>51</td>
<td class='lineTable'> <pre class='codegrey'>    // Registers</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>52</td>
<td class='lineTable'> <pre class='codegrey'>    logic [31:0] reg_ctrl;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>53</td>
<td class='lineTable'> <pre class='codegrey'>    logic [31:0] reg_load;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>54</td>
<td class='lineTable'> <pre class='codegrey'>    logic [31:0] reg_pre;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>55</td>
<td class='lineTable'> <pre class='codegrey'>    logic [31:0] reg_cmp;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>56</td>
<td class='lineTable'> <pre class='codegrey'>    logic [31:0] reg_cap;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>57</td>
<td class='lineTable'> <pre class='codegrey'>    logic [31:0] reg_int_en;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>58</td>
<td class='lineTable'> <pre class='codegrey'>    logic [31:0] reg_int_sts;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>59</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>60</td>
<td class='lineTable'> <pre class='codegrey'>    // Control Assignments</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>61</td>
<td class='lineTable'> <pre class='codegrey'>    assign en       = reg_ctrl[0];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>62</td>
<td class='lineTable'> <pre class='codegrey'>    assign mode     = reg_ctrl[1];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>63</td>
<td class='lineTable'> <pre class='codegrey'>    assign pre_en   = reg_ctrl[2];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>64</td>
<td class='lineTable'> <pre class='codegrey'>    assign dir      = reg_ctrl[3];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>65</td>
<td class='lineTable'> <pre class='codegrey'>    assign pwm_en   = reg_ctrl[4];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>66</td>
<td class='lineTable'> <pre class='codegrey'>    assign ext_en   = reg_ctrl[5];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>67</td>
<td class='lineTable'> <pre class='codegrey'>    assign cap_en   = reg_ctrl[6];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>68</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>69</td>
<td class='lineTable'> <pre class='codegrey'>    assign pre_val  = reg_pre[15:0];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>70</td>
<td class='lineTable'> <pre class='codegrey'>    assign cmp_val  = reg_cmp;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>71</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>72</td>
<td class='lineTable'> <pre class='codegrey'>    // Load command is a strobe when writing to LOAD register</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>73</td>
<td class='lineTable'> <pre class='codegrey'>    assign load_cmd = (cs && we && (addr == ADDR_LOAD));</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>74</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>75</td>
<td class='lineTable'> <pre class='codegrey'>    // Bypass load_val with wdata during write to ensure immediate load of new value</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>76</td>
<td class='lineTable'> <pre class='codered'>    assign load_val = (load_cmd) ? wdata : reg_load;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 1</b></font></td>
<td class='lineTable'>0</td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codered'> </pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 2</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0F </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>77</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>78</td>
<td class='lineTable'> <pre class='codegrey'>    // Interrupt Output</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>79</td>
<td class='lineTable'> <pre class='codegrey'>    // [0] = Timer Expire, [1] = Capture Event</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>80</td>
<td class='lineTable'> <pre class='codegrey'>    assign intr_o = |(reg_int_sts & reg_int_en);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>81</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>82</td>
<td class='lineTable'> <pre class='codegrey'>    // Read Logic</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>83</td>
<td class='lineTable'> <pre class='codegrey'>    always_comb begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>84</td>
<td class='lineTable'> <pre class='codegrey'>        rdata = '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>85</td>
<td class='lineTable'> <pre class='codegrey'>        if (cs) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 3</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 2</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>86</td>
<td class='lineTable'> <pre class='codegrey'>            case (addr)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>87</td>
<td class='lineTable'> <pre class='codered'>                ADDR_CTRL:    rdata = reg_ctrl;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 4</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>88</td>
<td class='lineTable'> <pre class='codered'>                ADDR_LOAD:    rdata = reg_load;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 5</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>89</td>
<td class='lineTable'> <pre class='codered'>                ADDR_VAL:     rdata = current_val;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 6</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>90</td>
<td class='lineTable'> <pre class='codered'>                ADDR_PRE:     rdata = reg_pre;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 7</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>91</td>
<td class='lineTable'> <pre class='codered'>                ADDR_INT_EN:  rdata = reg_int_en;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 8</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>92</td>
<td class='lineTable'> <pre class='codered'>                ADDR_INT_STS: rdata = reg_int_sts;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 9</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>93</td>
<td class='lineTable'> <pre class='codered'>                ADDR_CMP:     rdata = reg_cmp;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 10</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>94</td>
<td class='lineTable'> <pre class='codered'>                ADDR_CAP:     rdata = reg_cap;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 11</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>95</td>
<td class='lineTable'> <pre class='codered'>                default:      rdata = '0;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 12</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>96</td>
<td class='lineTable'> <pre class='codegrey'>            endcase</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>97</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>98</td>
<td class='lineTable'> <pre class='codegrey'>    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>99</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>100</td>
<td class='lineTable'> <pre class='codegrey'>    // Write Logic</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>101</td>
<td class='lineTable'> <pre class='codegrey'>    always_ff @(posedge clk or negedge rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>102</td>
<td class='lineTable'> <pre class='codegreen'>        if (!rst_n) begin</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 13</b></font></td>
<td class='lineTable'>1</td>
<td class='lineTable'>1T 0F </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>103</td>
<td class='lineTable'> <pre class='codegrey'>            reg_ctrl    &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>104</td>
<td class='lineTable'> <pre class='codegrey'>            reg_load    &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>105</td>
<td class='lineTable'> <pre class='codegrey'>            reg_pre     &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>106</td>
<td class='lineTable'> <pre class='codegrey'>            reg_cmp     &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>107</td>
<td class='lineTable'> <pre class='codegrey'>            reg_cap     &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>108</td>
<td class='lineTable'> <pre class='codegrey'>            reg_int_en  &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>109</td>
<td class='lineTable'> <pre class='codegrey'>            reg_int_sts &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>110</td>
<td class='lineTable'> <pre class='codegrey'>        end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>111</td>
<td class='lineTable'> <pre class='codegrey'>            // Sticky Interrupt Status</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>112</td>
<td class='lineTable'> <pre class='codered'>            if (core_irq)      reg_int_sts[0] &lt= 1'b1; // Expire</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 14</b></font></td>
<td class='lineTable'>0</td>
<td class='lineTable'>0T 0F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 15</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 0</td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>113</td>
<td class='lineTable'> <pre class='codered'>            if (capture_stb)   reg_int_sts[1] &lt= 1'b1; // Capture</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 16</b></font></td>
<td class='lineTable'>0</td>
<td class='lineTable'>0T 0F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 17</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 0</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>114</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>115</td>
<td class='lineTable'> <pre class='codegrey'>            // Capture Register Update (Hardware)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>116</td>
<td class='lineTable'> <pre class='codegrey'>            // Latch current capture value when strobe fires (if enabled)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>117</td>
<td class='lineTable'> <pre class='codered'>            if (capture_stb && cap_en) begin</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 18</b></font></td>
<td class='lineTable'>0</td>
<td class='lineTable'>0T 0F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 19</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 0</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>118</td>
<td class='lineTable'> <pre class='codegrey'>                reg_cap &lt= capture_val;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>119</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>120</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>121</td>
<td class='lineTable'> <pre class='codegrey'>            // Bus Writes</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>122</td>
<td class='lineTable'> <pre class='codegrey'>            if (cs && we) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 20</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 0</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>123</td>
<td class='lineTable'> <pre class='codegrey'>                case (addr)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>124</td>
<td class='lineTable'> <pre class='codered'>                    ADDR_CTRL:    reg_ctrl &lt= wdata;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 21</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>125</td>
<td class='lineTable'> <pre class='codered'>                    ADDR_LOAD:    reg_load &lt= wdata;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 22</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>126</td>
<td class='lineTable'> <pre class='codered'>                    ADDR_PRE:     reg_pre  &lt= wdata;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 23</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>127</td>
<td class='lineTable'> <pre class='codered'>                    ADDR_CMP:     reg_cmp  &lt= wdata;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 24</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>128</td>
<td class='lineTable'> <pre class='codered'>                    ADDR_INT_EN:  reg_int_en &lt= wdata;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 25</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>129</td>
<td class='lineTable'> <pre class='codegrey'>                    ADDR_INT_STS: begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>130</td>
<td class='lineTable'> <pre class='codegrey'>                        // W1C (Write 1 to Clear)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>131</td>
<td class='lineTable'> <pre class='codered'>                        if (wdata[0]) reg_int_sts[0] &lt= 1'b0;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 26</b></font></td>
<td class='lineTable'>0</td>
<td class='lineTable'>0T 0F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 27</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 0</td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>132</td>
<td class='lineTable'> <pre class='codered'>                        if (wdata[1]) reg_int_sts[1] &lt= 1'b0;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 28</b></font></td>
<td class='lineTable'>0</td>
<td class='lineTable'>0T 0F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 29</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 0</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>133</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>134</td>
<td class='lineTable'> <pre class='codered'>                    default: ;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 30</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>135</td>
<td class='lineTable'> <pre class='codegrey'>                endcase</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>136</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>137</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>138</td>
<td class='lineTable'> <pre class='codegrey'>    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>139</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>140</td>
<td class='lineTable'> <pre class='codegrey'>endmodule</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
</table>
</div>
<br clear=all>
</div>
<br clear=all>
</div>
<div style='display:none' id='instance5_branchcov'>
<button class='instBranchCollapsible' id='button_instance5_branchcov'> <font size='4' color=#003399> &#8380; </font>
 Branch Coverage of Instance 5 : tb_timer.dut.u_timer_regs_mcopy4 </button> 
<div class='instBranchContent'>
<br clear=all>
<font size='2' face='arial' style='padding-left:6px'>
 Branch Coverage Summary for Instance : tb_timer.dut.u_timer_regs_mcopy4
</font>
<br clear=all>
<table class='fileScoreTable'>
<tr>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Total Branches </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Covered Branches </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Uncovered Branches </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Branch Coverage Score </th>
</tr>
<tr>
<td class='fileScoreTable'>30</td>
<td class='fileScoreTable'>0</td>
<td class='fileScoreTable'>30</td>
<td class='fileScoreTable' bgcolor='#FF0000'>0</td>
</tr>
</table>
<br clear=all>
<font size='2' face='arial' style='padding-left:10px'>
 Instance Name : tb_timer.dut.u_timer_regs_mcopy4
</font>
<br clear=all>
<font size='2' face='arial' style='padding-left:10px'>
 Instance declaration in File : 12 &nbsp; /home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_axi.sv &nbsp;&nbsp;  at Line Number 147</font>
<br clear=all>
<br clear=all>
<div class='branchCoverageTable'>
<table class='lineTable'>
<tr>
<th class='lineTable' style='background-color:#FFDD99; line-height:0;' width='80px'> LineNumber </th>
<th class='lineTable' style='background-color:#FFEB99; line-height:0;'> Branch </th>
<th class='lineTable' style='background-color:#80FFBF; line-height:1;' width='120px'> Desicion Evaluated  </th>
<th class='lineTable' style='background-color:#FFE6E6; line-height:1;' width='140px'> TRUE/FALSE Branch Execution Count[s]  </th>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>1</td>
<td class='lineTable'> <pre class='codegrey'>//</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>2</td>
<td class='lineTable'> <pre class='codegrey'>// General Purpose Timer Registers</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>3</td>
<td class='lineTable'> <pre class='codegrey'>//</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>4</td>
<td class='lineTable'> <pre class='codegrey'>// Description:</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>5</td>
<td class='lineTable'> <pre class='codegrey'>//   Register file for the General Timer.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>6</td>
<td class='lineTable'> <pre class='codegrey'>//   Handles Read/Write access and provides control signals to core.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>7</td>
<td class='lineTable'> <pre class='codegrey'>//</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>8</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>9</td>
<td class='lineTable'> <pre class='codegrey'>module timer_regs (</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>10</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic        clk,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>11</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic        rst_n,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>12</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>13</td>
<td class='lineTable'> <pre class='codegrey'>    // Bus Interface (Generic)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>14</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic        cs,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>15</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic        we,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>16</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [5:0]  addr,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>17</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [31:0] wdata,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>18</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [31:0] rdata,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>19</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>20</td>
<td class='lineTable'> <pre class='codegrey'>    // Core Interface</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>21</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        en,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>22</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        mode,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>23</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        dir,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>24</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        pwm_en,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>25</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        ext_en,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>26</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        cap_en,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>27</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        pre_en,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>28</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [15:0] pre_val,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>29</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [31:0] load_val,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>30</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [31:0] cmp_val,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>31</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        load_cmd,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>32</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [31:0] current_val,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>33</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [31:0] capture_val,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>34</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic        capture_stb,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>35</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic        core_irq,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>36</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>37</td>
<td class='lineTable'> <pre class='codegrey'>    // System Interface</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>38</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        intr_o</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>39</td>
<td class='lineTable'> <pre class='codegrey'>);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>40</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>41</td>
<td class='lineTable'> <pre class='codegrey'>    // Register Map Offsets</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>42</td>
<td class='lineTable'> <pre class='codegrey'>    localparam ADDR_CTRL    = 6'h00;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>43</td>
<td class='lineTable'> <pre class='codegrey'>    localparam ADDR_LOAD    = 6'h04;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>44</td>
<td class='lineTable'> <pre class='codegrey'>    localparam ADDR_VAL     = 6'h08;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>45</td>
<td class='lineTable'> <pre class='codegrey'>    localparam ADDR_PRE     = 6'h0C;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>46</td>
<td class='lineTable'> <pre class='codegrey'>    localparam ADDR_INT_EN  = 6'h10;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>47</td>
<td class='lineTable'> <pre class='codegrey'>    localparam ADDR_INT_STS = 6'h14;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>48</td>
<td class='lineTable'> <pre class='codegrey'>    localparam ADDR_CMP     = 6'h18; // New compare</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>49</td>
<td class='lineTable'> <pre class='codegrey'>    localparam ADDR_CAP     = 6'h1C; // New capture</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>50</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>51</td>
<td class='lineTable'> <pre class='codegrey'>    // Registers</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>52</td>
<td class='lineTable'> <pre class='codegrey'>    logic [31:0] reg_ctrl;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>53</td>
<td class='lineTable'> <pre class='codegrey'>    logic [31:0] reg_load;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>54</td>
<td class='lineTable'> <pre class='codegrey'>    logic [31:0] reg_pre;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>55</td>
<td class='lineTable'> <pre class='codegrey'>    logic [31:0] reg_cmp;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>56</td>
<td class='lineTable'> <pre class='codegrey'>    logic [31:0] reg_cap;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>57</td>
<td class='lineTable'> <pre class='codegrey'>    logic [31:0] reg_int_en;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>58</td>
<td class='lineTable'> <pre class='codegrey'>    logic [31:0] reg_int_sts;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>59</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>60</td>
<td class='lineTable'> <pre class='codegrey'>    // Control Assignments</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>61</td>
<td class='lineTable'> <pre class='codegrey'>    assign en       = reg_ctrl[0];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>62</td>
<td class='lineTable'> <pre class='codegrey'>    assign mode     = reg_ctrl[1];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>63</td>
<td class='lineTable'> <pre class='codegrey'>    assign pre_en   = reg_ctrl[2];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>64</td>
<td class='lineTable'> <pre class='codegrey'>    assign dir      = reg_ctrl[3];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>65</td>
<td class='lineTable'> <pre class='codegrey'>    assign pwm_en   = reg_ctrl[4];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>66</td>
<td class='lineTable'> <pre class='codegrey'>    assign ext_en   = reg_ctrl[5];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>67</td>
<td class='lineTable'> <pre class='codegrey'>    assign cap_en   = reg_ctrl[6];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>68</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>69</td>
<td class='lineTable'> <pre class='codegrey'>    assign pre_val  = reg_pre[15:0];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>70</td>
<td class='lineTable'> <pre class='codegrey'>    assign cmp_val  = reg_cmp;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>71</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>72</td>
<td class='lineTable'> <pre class='codegrey'>    // Load command is a strobe when writing to LOAD register</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>73</td>
<td class='lineTable'> <pre class='codegrey'>    assign load_cmd = (cs && we && (addr == ADDR_LOAD));</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>74</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>75</td>
<td class='lineTable'> <pre class='codegrey'>    // Bypass load_val with wdata during write to ensure immediate load of new value</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>76</td>
<td class='lineTable'> <pre class='codered'>    assign load_val = (load_cmd) ? wdata : reg_load;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 1</b></font></td>
<td class='lineTable'>0</td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codered'> </pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 2</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0F </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>77</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>78</td>
<td class='lineTable'> <pre class='codegrey'>    // Interrupt Output</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>79</td>
<td class='lineTable'> <pre class='codegrey'>    // [0] = Timer Expire, [1] = Capture Event</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>80</td>
<td class='lineTable'> <pre class='codegrey'>    assign intr_o = |(reg_int_sts & reg_int_en);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>81</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>82</td>
<td class='lineTable'> <pre class='codegrey'>    // Read Logic</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>83</td>
<td class='lineTable'> <pre class='codegrey'>    always_comb begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>84</td>
<td class='lineTable'> <pre class='codegrey'>        rdata = '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>85</td>
<td class='lineTable'> <pre class='codegrey'>        if (cs) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 3</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 0</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>86</td>
<td class='lineTable'> <pre class='codegrey'>            case (addr)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>87</td>
<td class='lineTable'> <pre class='codered'>                ADDR_CTRL:    rdata = reg_ctrl;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 4</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>88</td>
<td class='lineTable'> <pre class='codered'>                ADDR_LOAD:    rdata = reg_load;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 5</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>89</td>
<td class='lineTable'> <pre class='codered'>                ADDR_VAL:     rdata = current_val;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 6</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>90</td>
<td class='lineTable'> <pre class='codered'>                ADDR_PRE:     rdata = reg_pre;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 7</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>91</td>
<td class='lineTable'> <pre class='codered'>                ADDR_INT_EN:  rdata = reg_int_en;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 8</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>92</td>
<td class='lineTable'> <pre class='codered'>                ADDR_INT_STS: rdata = reg_int_sts;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 9</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>93</td>
<td class='lineTable'> <pre class='codered'>                ADDR_CMP:     rdata = reg_cmp;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 10</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>94</td>
<td class='lineTable'> <pre class='codered'>                ADDR_CAP:     rdata = reg_cap;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 11</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>95</td>
<td class='lineTable'> <pre class='codered'>                default:      rdata = '0;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 12</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>96</td>
<td class='lineTable'> <pre class='codegrey'>            endcase</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>97</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>98</td>
<td class='lineTable'> <pre class='codegrey'>    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>99</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>100</td>
<td class='lineTable'> <pre class='codegrey'>    // Write Logic</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>101</td>
<td class='lineTable'> <pre class='codegrey'>    always_ff @(posedge clk or negedge rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>102</td>
<td class='lineTable'> <pre class='codered'>        if (!rst_n) begin</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 13</b></font></td>
<td class='lineTable'>0</td>
<td class='lineTable'>0T 0F </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>103</td>
<td class='lineTable'> <pre class='codegrey'>            reg_ctrl    &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>104</td>
<td class='lineTable'> <pre class='codegrey'>            reg_load    &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>105</td>
<td class='lineTable'> <pre class='codegrey'>            reg_pre     &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>106</td>
<td class='lineTable'> <pre class='codegrey'>            reg_cmp     &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>107</td>
<td class='lineTable'> <pre class='codegrey'>            reg_cap     &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>108</td>
<td class='lineTable'> <pre class='codegrey'>            reg_int_en  &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>109</td>
<td class='lineTable'> <pre class='codegrey'>            reg_int_sts &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>110</td>
<td class='lineTable'> <pre class='codegrey'>        end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>111</td>
<td class='lineTable'> <pre class='codegrey'>            // Sticky Interrupt Status</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>112</td>
<td class='lineTable'> <pre class='codered'>            if (core_irq)      reg_int_sts[0] &lt= 1'b1; // Expire</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 14</b></font></td>
<td class='lineTable'>0</td>
<td class='lineTable'>0T 0F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 15</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 0</td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>113</td>
<td class='lineTable'> <pre class='codered'>            if (capture_stb)   reg_int_sts[1] &lt= 1'b1; // Capture</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 16</b></font></td>
<td class='lineTable'>0</td>
<td class='lineTable'>0T 0F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 17</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 0</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>114</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>115</td>
<td class='lineTable'> <pre class='codegrey'>            // Capture Register Update (Hardware)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>116</td>
<td class='lineTable'> <pre class='codegrey'>            // Latch current capture value when strobe fires (if enabled)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>117</td>
<td class='lineTable'> <pre class='codered'>            if (capture_stb && cap_en) begin</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 18</b></font></td>
<td class='lineTable'>0</td>
<td class='lineTable'>0T 0F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 19</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 0</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>118</td>
<td class='lineTable'> <pre class='codegrey'>                reg_cap &lt= capture_val;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>119</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>120</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>121</td>
<td class='lineTable'> <pre class='codegrey'>            // Bus Writes</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>122</td>
<td class='lineTable'> <pre class='codegrey'>            if (cs && we) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 20</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 0</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>123</td>
<td class='lineTable'> <pre class='codegrey'>                case (addr)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>124</td>
<td class='lineTable'> <pre class='codered'>                    ADDR_CTRL:    reg_ctrl &lt= wdata;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 21</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>125</td>
<td class='lineTable'> <pre class='codered'>                    ADDR_LOAD:    reg_load &lt= wdata;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 22</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>126</td>
<td class='lineTable'> <pre class='codered'>                    ADDR_PRE:     reg_pre  &lt= wdata;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 23</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>127</td>
<td class='lineTable'> <pre class='codered'>                    ADDR_CMP:     reg_cmp  &lt= wdata;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 24</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>128</td>
<td class='lineTable'> <pre class='codered'>                    ADDR_INT_EN:  reg_int_en &lt= wdata;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 25</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>129</td>
<td class='lineTable'> <pre class='codegrey'>                    ADDR_INT_STS: begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>130</td>
<td class='lineTable'> <pre class='codegrey'>                        // W1C (Write 1 to Clear)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>131</td>
<td class='lineTable'> <pre class='codered'>                        if (wdata[0]) reg_int_sts[0] &lt= 1'b0;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 26</b></font></td>
<td class='lineTable'>0</td>
<td class='lineTable'>0T 0F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 27</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 0</td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>132</td>
<td class='lineTable'> <pre class='codered'>                        if (wdata[1]) reg_int_sts[1] &lt= 1'b0;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 28</b></font></td>
<td class='lineTable'>0</td>
<td class='lineTable'>0T 0F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 29</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 0</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>133</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>134</td>
<td class='lineTable'> <pre class='codered'>                    default: ;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 30</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>135</td>
<td class='lineTable'> <pre class='codegrey'>                endcase</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>136</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>137</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>138</td>
<td class='lineTable'> <pre class='codegrey'>    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>139</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>140</td>
<td class='lineTable'> <pre class='codegrey'>endmodule</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
</table>
</div>
<br clear=all>
</div>
<br clear=all>
</div>
<div style='display:none' id='instance6_branchcov'>
<button class='instBranchCollapsible' id='button_instance6_branchcov'> <font size='4' color=#003399> &#8380; </font>
 Branch Coverage of Instance 6 : tb_timer.dut.u_timer_regs_mcopy5 </button> 
<div class='instBranchContent'>
<br clear=all>
<font size='2' face='arial' style='padding-left:6px'>
 Branch Coverage Summary for Instance : tb_timer.dut.u_timer_regs_mcopy5
</font>
<br clear=all>
<table class='fileScoreTable'>
<tr>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Total Branches </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Covered Branches </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Uncovered Branches </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Branch Coverage Score </th>
</tr>
<tr>
<td class='fileScoreTable'>30</td>
<td class='fileScoreTable'>20</td>
<td class='fileScoreTable'>10</td>
<td class='fileScoreTable' bgcolor='#FFFFC2'>66.6667</td>
</tr>
</table>
<br clear=all>
<font size='2' face='arial' style='padding-left:10px'>
 Instance Name : tb_timer.dut.u_timer_regs_mcopy5
</font>
<br clear=all>
<font size='2' face='arial' style='padding-left:10px'>
 Instance declaration in File : 12 &nbsp; /home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_axi.sv &nbsp;&nbsp;  at Line Number 147</font>
<br clear=all>
<br clear=all>
<div class='branchCoverageTable'>
<table class='lineTable'>
<tr>
<th class='lineTable' style='background-color:#FFDD99; line-height:0;' width='80px'> LineNumber </th>
<th class='lineTable' style='background-color:#FFEB99; line-height:0;'> Branch </th>
<th class='lineTable' style='background-color:#80FFBF; line-height:1;' width='120px'> Desicion Evaluated  </th>
<th class='lineTable' style='background-color:#FFE6E6; line-height:1;' width='140px'> TRUE/FALSE Branch Execution Count[s]  </th>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>1</td>
<td class='lineTable'> <pre class='codegrey'>//</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>2</td>
<td class='lineTable'> <pre class='codegrey'>// General Purpose Timer Registers</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>3</td>
<td class='lineTable'> <pre class='codegrey'>//</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>4</td>
<td class='lineTable'> <pre class='codegrey'>// Description:</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>5</td>
<td class='lineTable'> <pre class='codegrey'>//   Register file for the General Timer.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>6</td>
<td class='lineTable'> <pre class='codegrey'>//   Handles Read/Write access and provides control signals to core.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>7</td>
<td class='lineTable'> <pre class='codegrey'>//</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>8</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>9</td>
<td class='lineTable'> <pre class='codegrey'>module timer_regs (</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>10</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic        clk,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>11</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic        rst_n,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>12</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>13</td>
<td class='lineTable'> <pre class='codegrey'>    // Bus Interface (Generic)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>14</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic        cs,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>15</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic        we,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>16</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [5:0]  addr,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>17</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [31:0] wdata,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>18</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [31:0] rdata,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>19</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>20</td>
<td class='lineTable'> <pre class='codegrey'>    // Core Interface</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>21</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        en,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>22</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        mode,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>23</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        dir,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>24</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        pwm_en,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>25</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        ext_en,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>26</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        cap_en,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>27</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        pre_en,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>28</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [15:0] pre_val,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>29</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [31:0] load_val,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>30</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [31:0] cmp_val,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>31</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        load_cmd,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>32</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [31:0] current_val,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>33</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [31:0] capture_val,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>34</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic        capture_stb,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>35</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic        core_irq,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>36</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>37</td>
<td class='lineTable'> <pre class='codegrey'>    // System Interface</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>38</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        intr_o</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>39</td>
<td class='lineTable'> <pre class='codegrey'>);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>40</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>41</td>
<td class='lineTable'> <pre class='codegrey'>    // Register Map Offsets</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>42</td>
<td class='lineTable'> <pre class='codegrey'>    localparam ADDR_CTRL    = 6'h00;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>43</td>
<td class='lineTable'> <pre class='codegrey'>    localparam ADDR_LOAD    = 6'h04;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>44</td>
<td class='lineTable'> <pre class='codegrey'>    localparam ADDR_VAL     = 6'h08;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>45</td>
<td class='lineTable'> <pre class='codegrey'>    localparam ADDR_PRE     = 6'h0C;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>46</td>
<td class='lineTable'> <pre class='codegrey'>    localparam ADDR_INT_EN  = 6'h10;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>47</td>
<td class='lineTable'> <pre class='codegrey'>    localparam ADDR_INT_STS = 6'h14;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>48</td>
<td class='lineTable'> <pre class='codegrey'>    localparam ADDR_CMP     = 6'h18; // New compare</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>49</td>
<td class='lineTable'> <pre class='codegrey'>    localparam ADDR_CAP     = 6'h1C; // New capture</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>50</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>51</td>
<td class='lineTable'> <pre class='codegrey'>    // Registers</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>52</td>
<td class='lineTable'> <pre class='codegrey'>    logic [31:0] reg_ctrl;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>53</td>
<td class='lineTable'> <pre class='codegrey'>    logic [31:0] reg_load;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>54</td>
<td class='lineTable'> <pre class='codegrey'>    logic [31:0] reg_pre;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>55</td>
<td class='lineTable'> <pre class='codegrey'>    logic [31:0] reg_cmp;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>56</td>
<td class='lineTable'> <pre class='codegrey'>    logic [31:0] reg_cap;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>57</td>
<td class='lineTable'> <pre class='codegrey'>    logic [31:0] reg_int_en;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>58</td>
<td class='lineTable'> <pre class='codegrey'>    logic [31:0] reg_int_sts;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>59</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>60</td>
<td class='lineTable'> <pre class='codegrey'>    // Control Assignments</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>61</td>
<td class='lineTable'> <pre class='codegrey'>    assign en       = reg_ctrl[0];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>62</td>
<td class='lineTable'> <pre class='codegrey'>    assign mode     = reg_ctrl[1];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>63</td>
<td class='lineTable'> <pre class='codegrey'>    assign pre_en   = reg_ctrl[2];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>64</td>
<td class='lineTable'> <pre class='codegrey'>    assign dir      = reg_ctrl[3];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>65</td>
<td class='lineTable'> <pre class='codegrey'>    assign pwm_en   = reg_ctrl[4];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>66</td>
<td class='lineTable'> <pre class='codegrey'>    assign ext_en   = reg_ctrl[5];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>67</td>
<td class='lineTable'> <pre class='codegrey'>    assign cap_en   = reg_ctrl[6];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>68</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>69</td>
<td class='lineTable'> <pre class='codegrey'>    assign pre_val  = reg_pre[15:0];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>70</td>
<td class='lineTable'> <pre class='codegrey'>    assign cmp_val  = reg_cmp;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>71</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>72</td>
<td class='lineTable'> <pre class='codegrey'>    // Load command is a strobe when writing to LOAD register</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>73</td>
<td class='lineTable'> <pre class='codegrey'>    assign load_cmd = (cs && we && (addr == ADDR_LOAD));</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>74</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>75</td>
<td class='lineTable'> <pre class='codegrey'>    // Bypass load_val with wdata during write to ensure immediate load of new value</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>76</td>
<td class='lineTable'> <pre class='codegreen'>    assign load_val = (load_cmd) ? wdata : reg_load;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 1</b></font></td>
<td class='lineTable'>31</td>
<td class='lineTable'>8T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codered'> </pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 2</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>23F </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>77</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>78</td>
<td class='lineTable'> <pre class='codegrey'>    // Interrupt Output</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>79</td>
<td class='lineTable'> <pre class='codegrey'>    // [0] = Timer Expire, [1] = Capture Event</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>80</td>
<td class='lineTable'> <pre class='codegrey'>    assign intr_o = |(reg_int_sts & reg_int_en);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>81</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>82</td>
<td class='lineTable'> <pre class='codegrey'>    // Read Logic</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>83</td>
<td class='lineTable'> <pre class='codegrey'>    always_comb begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>84</td>
<td class='lineTable'> <pre class='codegrey'>        rdata = '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>85</td>
<td class='lineTable'> <pre class='codegrey'>        if (cs) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 3</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 295</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>86</td>
<td class='lineTable'> <pre class='codegrey'>            case (addr)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>87</td>
<td class='lineTable'> <pre class='codegreen'>                ADDR_CTRL:    rdata = reg_ctrl;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 4</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>8T </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>88</td>
<td class='lineTable'> <pre class='codegreen'>                ADDR_LOAD:    rdata = reg_load;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 5</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>4T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>89</td>
<td class='lineTable'> <pre class='codered'>                ADDR_VAL:     rdata = current_val;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 6</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>90</td>
<td class='lineTable'> <pre class='codegreen'>                ADDR_PRE:     rdata = reg_pre;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 7</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>2T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>91</td>
<td class='lineTable'> <pre class='codered'>                ADDR_INT_EN:  rdata = reg_int_en;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 8</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>92</td>
<td class='lineTable'> <pre class='codegreen'>                ADDR_INT_STS: rdata = reg_int_sts;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 9</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>6T </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>93</td>
<td class='lineTable'> <pre class='codegreen'>                ADDR_CMP:     rdata = reg_cmp;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 10</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>1T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>94</td>
<td class='lineTable'> <pre class='codered'>                ADDR_CAP:     rdata = reg_cap;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 11</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>95</td>
<td class='lineTable'> <pre class='codered'>                default:      rdata = '0;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 12</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>96</td>
<td class='lineTable'> <pre class='codegrey'>            endcase</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>97</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>98</td>
<td class='lineTable'> <pre class='codegrey'>    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>99</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>100</td>
<td class='lineTable'> <pre class='codegrey'>    // Write Logic</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>101</td>
<td class='lineTable'> <pre class='codegrey'>    always_ff @(posedge clk or negedge rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>102</td>
<td class='lineTable'> <pre class='codegreen'>        if (!rst_n) begin</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 13</b></font></td>
<td class='lineTable'>595</td>
<td class='lineTable'>11T 584F </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>103</td>
<td class='lineTable'> <pre class='codegrey'>            reg_ctrl    &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>104</td>
<td class='lineTable'> <pre class='codegrey'>            reg_load    &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>105</td>
<td class='lineTable'> <pre class='codegrey'>            reg_pre     &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>106</td>
<td class='lineTable'> <pre class='codegrey'>            reg_cmp     &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>107</td>
<td class='lineTable'> <pre class='codegrey'>            reg_cap     &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>108</td>
<td class='lineTable'> <pre class='codegrey'>            reg_int_en  &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>109</td>
<td class='lineTable'> <pre class='codegrey'>            reg_int_sts &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>110</td>
<td class='lineTable'> <pre class='codegrey'>        end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>111</td>
<td class='lineTable'> <pre class='codegrey'>            // Sticky Interrupt Status</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>112</td>
<td class='lineTable'> <pre class='codegreen'>            if (core_irq)      reg_int_sts[0] &lt= 1'b1; // Expire</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 14</b></font></td>
<td class='lineTable'>584</td>
<td class='lineTable'>15T 569F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 15</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 569</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>113</td>
<td class='lineTable'> <pre class='codegreen'>            if (capture_stb)   reg_int_sts[1] &lt= 1'b1; // Capture</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 16</b></font></td>
<td class='lineTable'>584</td>
<td class='lineTable'>0T 584F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 17</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 584</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>114</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>115</td>
<td class='lineTable'> <pre class='codegrey'>            // Capture Register Update (Hardware)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>116</td>
<td class='lineTable'> <pre class='codegrey'>            // Latch current capture value when strobe fires (if enabled)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>117</td>
<td class='lineTable'> <pre class='codegreen'>            if (capture_stb && cap_en) begin</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 18</b></font></td>
<td class='lineTable'>584</td>
<td class='lineTable'>0T 584F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 19</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 584</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>118</td>
<td class='lineTable'> <pre class='codegrey'>                reg_cap &lt= capture_val;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>119</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>120</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>121</td>
<td class='lineTable'> <pre class='codegrey'>            // Bus Writes</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>122</td>
<td class='lineTable'> <pre class='codegrey'>            if (cs && we) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 20</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 567</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>123</td>
<td class='lineTable'> <pre class='codegrey'>                case (addr)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>124</td>
<td class='lineTable'> <pre class='codegreen'>                    ADDR_CTRL:    reg_ctrl &lt= wdata;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 21</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>8T </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>125</td>
<td class='lineTable'> <pre class='codegreen'>                    ADDR_LOAD:    reg_load &lt= wdata;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 22</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>4T </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>126</td>
<td class='lineTable'> <pre class='codegreen'>                    ADDR_PRE:     reg_pre  &lt= wdata;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 23</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>2T </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>127</td>
<td class='lineTable'> <pre class='codegreen'>                    ADDR_CMP:     reg_cmp  &lt= wdata;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 24</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>1T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>128</td>
<td class='lineTable'> <pre class='codered'>                    ADDR_INT_EN:  reg_int_en &lt= wdata;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 25</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>129</td>
<td class='lineTable'> <pre class='codegrey'>                    ADDR_INT_STS: begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>130</td>
<td class='lineTable'> <pre class='codegrey'>                        // W1C (Write 1 to Clear)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>131</td>
<td class='lineTable'> <pre class='codegreen'>                        if (wdata[0]) reg_int_sts[0] &lt= 1'b0;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 26</b></font></td>
<td class='lineTable'>2</td>
<td class='lineTable'>2T 0F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 27</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 0</td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>132</td>
<td class='lineTable'> <pre class='codegreen'>                        if (wdata[1]) reg_int_sts[1] &lt= 1'b0;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 28</b></font></td>
<td class='lineTable'>2</td>
<td class='lineTable'>0T 2F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 29</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 2</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>133</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>134</td>
<td class='lineTable'> <pre class='codered'>                    default: ;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 30</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>135</td>
<td class='lineTable'> <pre class='codegrey'>                endcase</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>136</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>137</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>138</td>
<td class='lineTable'> <pre class='codegrey'>    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>139</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>140</td>
<td class='lineTable'> <pre class='codegrey'>endmodule</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
</table>
</div>
<br clear=all>
</div>
<br clear=all>
</div>
<div style='display:none' id='instance7_branchcov'>
<button class='instBranchCollapsible' id='button_instance7_branchcov'> <font size='4' color=#003399> &#8380; </font>
 Branch Coverage of Instance 7 : tb_timer.dut.u_timer_regs_mcopy6 </button> 
<div class='instBranchContent'>
<br clear=all>
<font size='2' face='arial' style='padding-left:6px'>
 Branch Coverage Summary for Instance : tb_timer.dut.u_timer_regs_mcopy6
</font>
<br clear=all>
<table class='fileScoreTable'>
<tr>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Total Branches </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Covered Branches </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Uncovered Branches </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Branch Coverage Score </th>
</tr>
<tr>
<td class='fileScoreTable'>30</td>
<td class='fileScoreTable'>0</td>
<td class='fileScoreTable'>30</td>
<td class='fileScoreTable' bgcolor='#FF0000'>0</td>
</tr>
</table>
<br clear=all>
<font size='2' face='arial' style='padding-left:10px'>
 Instance Name : tb_timer.dut.u_timer_regs_mcopy6
</font>
<br clear=all>
<font size='2' face='arial' style='padding-left:10px'>
 Instance declaration in File : 12 &nbsp; /home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_axi.sv &nbsp;&nbsp;  at Line Number 147</font>
<br clear=all>
<br clear=all>
<div class='branchCoverageTable'>
<table class='lineTable'>
<tr>
<th class='lineTable' style='background-color:#FFDD99; line-height:0;' width='80px'> LineNumber </th>
<th class='lineTable' style='background-color:#FFEB99; line-height:0;'> Branch </th>
<th class='lineTable' style='background-color:#80FFBF; line-height:1;' width='120px'> Desicion Evaluated  </th>
<th class='lineTable' style='background-color:#FFE6E6; line-height:1;' width='140px'> TRUE/FALSE Branch Execution Count[s]  </th>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>1</td>
<td class='lineTable'> <pre class='codegrey'>//</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>2</td>
<td class='lineTable'> <pre class='codegrey'>// General Purpose Timer Registers</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>3</td>
<td class='lineTable'> <pre class='codegrey'>//</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>4</td>
<td class='lineTable'> <pre class='codegrey'>// Description:</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>5</td>
<td class='lineTable'> <pre class='codegrey'>//   Register file for the General Timer.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>6</td>
<td class='lineTable'> <pre class='codegrey'>//   Handles Read/Write access and provides control signals to core.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>7</td>
<td class='lineTable'> <pre class='codegrey'>//</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>8</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>9</td>
<td class='lineTable'> <pre class='codegrey'>module timer_regs (</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>10</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic        clk,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>11</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic        rst_n,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>12</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>13</td>
<td class='lineTable'> <pre class='codegrey'>    // Bus Interface (Generic)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>14</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic        cs,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>15</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic        we,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>16</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [5:0]  addr,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>17</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [31:0] wdata,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>18</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [31:0] rdata,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>19</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>20</td>
<td class='lineTable'> <pre class='codegrey'>    // Core Interface</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>21</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        en,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>22</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        mode,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>23</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        dir,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>24</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        pwm_en,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>25</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        ext_en,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>26</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        cap_en,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>27</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        pre_en,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>28</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [15:0] pre_val,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>29</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [31:0] load_val,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>30</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [31:0] cmp_val,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>31</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        load_cmd,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>32</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [31:0] current_val,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>33</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [31:0] capture_val,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>34</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic        capture_stb,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>35</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic        core_irq,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>36</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>37</td>
<td class='lineTable'> <pre class='codegrey'>    // System Interface</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>38</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        intr_o</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>39</td>
<td class='lineTable'> <pre class='codegrey'>);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>40</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>41</td>
<td class='lineTable'> <pre class='codegrey'>    // Register Map Offsets</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>42</td>
<td class='lineTable'> <pre class='codegrey'>    localparam ADDR_CTRL    = 6'h00;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>43</td>
<td class='lineTable'> <pre class='codegrey'>    localparam ADDR_LOAD    = 6'h04;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>44</td>
<td class='lineTable'> <pre class='codegrey'>    localparam ADDR_VAL     = 6'h08;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>45</td>
<td class='lineTable'> <pre class='codegrey'>    localparam ADDR_PRE     = 6'h0C;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>46</td>
<td class='lineTable'> <pre class='codegrey'>    localparam ADDR_INT_EN  = 6'h10;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>47</td>
<td class='lineTable'> <pre class='codegrey'>    localparam ADDR_INT_STS = 6'h14;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>48</td>
<td class='lineTable'> <pre class='codegrey'>    localparam ADDR_CMP     = 6'h18; // New compare</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>49</td>
<td class='lineTable'> <pre class='codegrey'>    localparam ADDR_CAP     = 6'h1C; // New capture</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>50</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>51</td>
<td class='lineTable'> <pre class='codegrey'>    // Registers</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>52</td>
<td class='lineTable'> <pre class='codegrey'>    logic [31:0] reg_ctrl;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>53</td>
<td class='lineTable'> <pre class='codegrey'>    logic [31:0] reg_load;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>54</td>
<td class='lineTable'> <pre class='codegrey'>    logic [31:0] reg_pre;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>55</td>
<td class='lineTable'> <pre class='codegrey'>    logic [31:0] reg_cmp;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>56</td>
<td class='lineTable'> <pre class='codegrey'>    logic [31:0] reg_cap;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>57</td>
<td class='lineTable'> <pre class='codegrey'>    logic [31:0] reg_int_en;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>58</td>
<td class='lineTable'> <pre class='codegrey'>    logic [31:0] reg_int_sts;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>59</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>60</td>
<td class='lineTable'> <pre class='codegrey'>    // Control Assignments</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>61</td>
<td class='lineTable'> <pre class='codegrey'>    assign en       = reg_ctrl[0];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>62</td>
<td class='lineTable'> <pre class='codegrey'>    assign mode     = reg_ctrl[1];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>63</td>
<td class='lineTable'> <pre class='codegrey'>    assign pre_en   = reg_ctrl[2];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>64</td>
<td class='lineTable'> <pre class='codegrey'>    assign dir      = reg_ctrl[3];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>65</td>
<td class='lineTable'> <pre class='codegrey'>    assign pwm_en   = reg_ctrl[4];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>66</td>
<td class='lineTable'> <pre class='codegrey'>    assign ext_en   = reg_ctrl[5];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>67</td>
<td class='lineTable'> <pre class='codegrey'>    assign cap_en   = reg_ctrl[6];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>68</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>69</td>
<td class='lineTable'> <pre class='codegrey'>    assign pre_val  = reg_pre[15:0];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>70</td>
<td class='lineTable'> <pre class='codegrey'>    assign cmp_val  = reg_cmp;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>71</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>72</td>
<td class='lineTable'> <pre class='codegrey'>    // Load command is a strobe when writing to LOAD register</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>73</td>
<td class='lineTable'> <pre class='codegrey'>    assign load_cmd = (cs && we && (addr == ADDR_LOAD));</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>74</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>75</td>
<td class='lineTable'> <pre class='codegrey'>    // Bypass load_val with wdata during write to ensure immediate load of new value</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>76</td>
<td class='lineTable'> <pre class='codered'>    assign load_val = (load_cmd) ? wdata : reg_load;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 1</b></font></td>
<td class='lineTable'>0</td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codered'> </pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 2</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0F </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>77</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>78</td>
<td class='lineTable'> <pre class='codegrey'>    // Interrupt Output</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>79</td>
<td class='lineTable'> <pre class='codegrey'>    // [0] = Timer Expire, [1] = Capture Event</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>80</td>
<td class='lineTable'> <pre class='codegrey'>    assign intr_o = |(reg_int_sts & reg_int_en);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>81</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>82</td>
<td class='lineTable'> <pre class='codegrey'>    // Read Logic</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>83</td>
<td class='lineTable'> <pre class='codegrey'>    always_comb begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>84</td>
<td class='lineTable'> <pre class='codegrey'>        rdata = '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>85</td>
<td class='lineTable'> <pre class='codegrey'>        if (cs) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 3</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 0</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>86</td>
<td class='lineTable'> <pre class='codegrey'>            case (addr)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>87</td>
<td class='lineTable'> <pre class='codered'>                ADDR_CTRL:    rdata = reg_ctrl;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 4</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>88</td>
<td class='lineTable'> <pre class='codered'>                ADDR_LOAD:    rdata = reg_load;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 5</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>89</td>
<td class='lineTable'> <pre class='codered'>                ADDR_VAL:     rdata = current_val;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 6</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>90</td>
<td class='lineTable'> <pre class='codered'>                ADDR_PRE:     rdata = reg_pre;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 7</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>91</td>
<td class='lineTable'> <pre class='codered'>                ADDR_INT_EN:  rdata = reg_int_en;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 8</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>92</td>
<td class='lineTable'> <pre class='codered'>                ADDR_INT_STS: rdata = reg_int_sts;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 9</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>93</td>
<td class='lineTable'> <pre class='codered'>                ADDR_CMP:     rdata = reg_cmp;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 10</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>94</td>
<td class='lineTable'> <pre class='codered'>                ADDR_CAP:     rdata = reg_cap;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 11</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>95</td>
<td class='lineTable'> <pre class='codered'>                default:      rdata = '0;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 12</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>96</td>
<td class='lineTable'> <pre class='codegrey'>            endcase</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>97</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>98</td>
<td class='lineTable'> <pre class='codegrey'>    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>99</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>100</td>
<td class='lineTable'> <pre class='codegrey'>    // Write Logic</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>101</td>
<td class='lineTable'> <pre class='codegrey'>    always_ff @(posedge clk or negedge rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>102</td>
<td class='lineTable'> <pre class='codered'>        if (!rst_n) begin</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 13</b></font></td>
<td class='lineTable'>0</td>
<td class='lineTable'>0T 0F </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>103</td>
<td class='lineTable'> <pre class='codegrey'>            reg_ctrl    &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>104</td>
<td class='lineTable'> <pre class='codegrey'>            reg_load    &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>105</td>
<td class='lineTable'> <pre class='codegrey'>            reg_pre     &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>106</td>
<td class='lineTable'> <pre class='codegrey'>            reg_cmp     &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>107</td>
<td class='lineTable'> <pre class='codegrey'>            reg_cap     &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>108</td>
<td class='lineTable'> <pre class='codegrey'>            reg_int_en  &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>109</td>
<td class='lineTable'> <pre class='codegrey'>            reg_int_sts &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>110</td>
<td class='lineTable'> <pre class='codegrey'>        end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>111</td>
<td class='lineTable'> <pre class='codegrey'>            // Sticky Interrupt Status</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>112</td>
<td class='lineTable'> <pre class='codered'>            if (core_irq)      reg_int_sts[0] &lt= 1'b1; // Expire</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 14</b></font></td>
<td class='lineTable'>0</td>
<td class='lineTable'>0T 0F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 15</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 0</td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>113</td>
<td class='lineTable'> <pre class='codered'>            if (capture_stb)   reg_int_sts[1] &lt= 1'b1; // Capture</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 16</b></font></td>
<td class='lineTable'>0</td>
<td class='lineTable'>0T 0F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 17</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 0</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>114</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>115</td>
<td class='lineTable'> <pre class='codegrey'>            // Capture Register Update (Hardware)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>116</td>
<td class='lineTable'> <pre class='codegrey'>            // Latch current capture value when strobe fires (if enabled)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>117</td>
<td class='lineTable'> <pre class='codered'>            if (capture_stb && cap_en) begin</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 18</b></font></td>
<td class='lineTable'>0</td>
<td class='lineTable'>0T 0F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 19</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 0</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>118</td>
<td class='lineTable'> <pre class='codegrey'>                reg_cap &lt= capture_val;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>119</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>120</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>121</td>
<td class='lineTable'> <pre class='codegrey'>            // Bus Writes</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>122</td>
<td class='lineTable'> <pre class='codegrey'>            if (cs && we) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 20</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 0</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>123</td>
<td class='lineTable'> <pre class='codegrey'>                case (addr)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>124</td>
<td class='lineTable'> <pre class='codered'>                    ADDR_CTRL:    reg_ctrl &lt= wdata;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 21</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>125</td>
<td class='lineTable'> <pre class='codered'>                    ADDR_LOAD:    reg_load &lt= wdata;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 22</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>126</td>
<td class='lineTable'> <pre class='codered'>                    ADDR_PRE:     reg_pre  &lt= wdata;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 23</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>127</td>
<td class='lineTable'> <pre class='codered'>                    ADDR_CMP:     reg_cmp  &lt= wdata;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 24</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>128</td>
<td class='lineTable'> <pre class='codered'>                    ADDR_INT_EN:  reg_int_en &lt= wdata;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 25</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>129</td>
<td class='lineTable'> <pre class='codegrey'>                    ADDR_INT_STS: begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>130</td>
<td class='lineTable'> <pre class='codegrey'>                        // W1C (Write 1 to Clear)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>131</td>
<td class='lineTable'> <pre class='codered'>                        if (wdata[0]) reg_int_sts[0] &lt= 1'b0;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 26</b></font></td>
<td class='lineTable'>0</td>
<td class='lineTable'>0T 0F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 27</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 0</td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>132</td>
<td class='lineTable'> <pre class='codered'>                        if (wdata[1]) reg_int_sts[1] &lt= 1'b0;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 28</b></font></td>
<td class='lineTable'>0</td>
<td class='lineTable'>0T 0F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 29</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 0</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>133</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>134</td>
<td class='lineTable'> <pre class='codered'>                    default: ;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 30</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>135</td>
<td class='lineTable'> <pre class='codegrey'>                endcase</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>136</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>137</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>138</td>
<td class='lineTable'> <pre class='codegrey'>    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>139</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>140</td>
<td class='lineTable'> <pre class='codegrey'>endmodule</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
</table>
</div>
<br clear=all>
</div>
<br clear=all>
</div>
<div style='display:none' id='instance8_branchcov'>
<button class='instBranchCollapsible' id='button_instance8_branchcov'> <font size='4' color=#003399> &#8380; </font>
 Branch Coverage of Instance 8 : tb_timer.dut.u_timer_regs_mcopy7 </button> 
<div class='instBranchContent'>
<br clear=all>
<font size='2' face='arial' style='padding-left:6px'>
 Branch Coverage Summary for Instance : tb_timer.dut.u_timer_regs_mcopy7
</font>
<br clear=all>
<table class='fileScoreTable'>
<tr>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Total Branches </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Covered Branches </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Uncovered Branches </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Branch Coverage Score </th>
</tr>
<tr>
<td class='fileScoreTable'>30</td>
<td class='fileScoreTable'>0</td>
<td class='fileScoreTable'>30</td>
<td class='fileScoreTable' bgcolor='#FF0000'>0</td>
</tr>
</table>
<br clear=all>
<font size='2' face='arial' style='padding-left:10px'>
 Instance Name : tb_timer.dut.u_timer_regs_mcopy7
</font>
<br clear=all>
<font size='2' face='arial' style='padding-left:10px'>
 Instance declaration in File : 12 &nbsp; /home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_axi.sv &nbsp;&nbsp;  at Line Number 147</font>
<br clear=all>
<br clear=all>
<div class='branchCoverageTable'>
<table class='lineTable'>
<tr>
<th class='lineTable' style='background-color:#FFDD99; line-height:0;' width='80px'> LineNumber </th>
<th class='lineTable' style='background-color:#FFEB99; line-height:0;'> Branch </th>
<th class='lineTable' style='background-color:#80FFBF; line-height:1;' width='120px'> Desicion Evaluated  </th>
<th class='lineTable' style='background-color:#FFE6E6; line-height:1;' width='140px'> TRUE/FALSE Branch Execution Count[s]  </th>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>1</td>
<td class='lineTable'> <pre class='codegrey'>//</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>2</td>
<td class='lineTable'> <pre class='codegrey'>// General Purpose Timer Registers</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>3</td>
<td class='lineTable'> <pre class='codegrey'>//</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>4</td>
<td class='lineTable'> <pre class='codegrey'>// Description:</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>5</td>
<td class='lineTable'> <pre class='codegrey'>//   Register file for the General Timer.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>6</td>
<td class='lineTable'> <pre class='codegrey'>//   Handles Read/Write access and provides control signals to core.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>7</td>
<td class='lineTable'> <pre class='codegrey'>//</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>8</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>9</td>
<td class='lineTable'> <pre class='codegrey'>module timer_regs (</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>10</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic        clk,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>11</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic        rst_n,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>12</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>13</td>
<td class='lineTable'> <pre class='codegrey'>    // Bus Interface (Generic)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>14</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic        cs,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>15</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic        we,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>16</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [5:0]  addr,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>17</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [31:0] wdata,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>18</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [31:0] rdata,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>19</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>20</td>
<td class='lineTable'> <pre class='codegrey'>    // Core Interface</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>21</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        en,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>22</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        mode,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>23</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        dir,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>24</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        pwm_en,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>25</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        ext_en,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>26</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        cap_en,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>27</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        pre_en,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>28</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [15:0] pre_val,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>29</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [31:0] load_val,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>30</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [31:0] cmp_val,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>31</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        load_cmd,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>32</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [31:0] current_val,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>33</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [31:0] capture_val,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>34</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic        capture_stb,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>35</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic        core_irq,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>36</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>37</td>
<td class='lineTable'> <pre class='codegrey'>    // System Interface</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>38</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        intr_o</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>39</td>
<td class='lineTable'> <pre class='codegrey'>);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>40</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>41</td>
<td class='lineTable'> <pre class='codegrey'>    // Register Map Offsets</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>42</td>
<td class='lineTable'> <pre class='codegrey'>    localparam ADDR_CTRL    = 6'h00;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>43</td>
<td class='lineTable'> <pre class='codegrey'>    localparam ADDR_LOAD    = 6'h04;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>44</td>
<td class='lineTable'> <pre class='codegrey'>    localparam ADDR_VAL     = 6'h08;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>45</td>
<td class='lineTable'> <pre class='codegrey'>    localparam ADDR_PRE     = 6'h0C;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>46</td>
<td class='lineTable'> <pre class='codegrey'>    localparam ADDR_INT_EN  = 6'h10;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>47</td>
<td class='lineTable'> <pre class='codegrey'>    localparam ADDR_INT_STS = 6'h14;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>48</td>
<td class='lineTable'> <pre class='codegrey'>    localparam ADDR_CMP     = 6'h18; // New compare</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>49</td>
<td class='lineTable'> <pre class='codegrey'>    localparam ADDR_CAP     = 6'h1C; // New capture</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>50</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>51</td>
<td class='lineTable'> <pre class='codegrey'>    // Registers</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>52</td>
<td class='lineTable'> <pre class='codegrey'>    logic [31:0] reg_ctrl;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>53</td>
<td class='lineTable'> <pre class='codegrey'>    logic [31:0] reg_load;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>54</td>
<td class='lineTable'> <pre class='codegrey'>    logic [31:0] reg_pre;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>55</td>
<td class='lineTable'> <pre class='codegrey'>    logic [31:0] reg_cmp;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>56</td>
<td class='lineTable'> <pre class='codegrey'>    logic [31:0] reg_cap;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>57</td>
<td class='lineTable'> <pre class='codegrey'>    logic [31:0] reg_int_en;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>58</td>
<td class='lineTable'> <pre class='codegrey'>    logic [31:0] reg_int_sts;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>59</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>60</td>
<td class='lineTable'> <pre class='codegrey'>    // Control Assignments</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>61</td>
<td class='lineTable'> <pre class='codegrey'>    assign en       = reg_ctrl[0];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>62</td>
<td class='lineTable'> <pre class='codegrey'>    assign mode     = reg_ctrl[1];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>63</td>
<td class='lineTable'> <pre class='codegrey'>    assign pre_en   = reg_ctrl[2];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>64</td>
<td class='lineTable'> <pre class='codegrey'>    assign dir      = reg_ctrl[3];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>65</td>
<td class='lineTable'> <pre class='codegrey'>    assign pwm_en   = reg_ctrl[4];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>66</td>
<td class='lineTable'> <pre class='codegrey'>    assign ext_en   = reg_ctrl[5];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>67</td>
<td class='lineTable'> <pre class='codegrey'>    assign cap_en   = reg_ctrl[6];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>68</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>69</td>
<td class='lineTable'> <pre class='codegrey'>    assign pre_val  = reg_pre[15:0];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>70</td>
<td class='lineTable'> <pre class='codegrey'>    assign cmp_val  = reg_cmp;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>71</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>72</td>
<td class='lineTable'> <pre class='codegrey'>    // Load command is a strobe when writing to LOAD register</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>73</td>
<td class='lineTable'> <pre class='codegrey'>    assign load_cmd = (cs && we && (addr == ADDR_LOAD));</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>74</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>75</td>
<td class='lineTable'> <pre class='codegrey'>    // Bypass load_val with wdata during write to ensure immediate load of new value</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>76</td>
<td class='lineTable'> <pre class='codered'>    assign load_val = (load_cmd) ? wdata : reg_load;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 1</b></font></td>
<td class='lineTable'>0</td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codered'> </pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 2</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0F </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>77</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>78</td>
<td class='lineTable'> <pre class='codegrey'>    // Interrupt Output</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>79</td>
<td class='lineTable'> <pre class='codegrey'>    // [0] = Timer Expire, [1] = Capture Event</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>80</td>
<td class='lineTable'> <pre class='codegrey'>    assign intr_o = |(reg_int_sts & reg_int_en);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>81</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>82</td>
<td class='lineTable'> <pre class='codegrey'>    // Read Logic</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>83</td>
<td class='lineTable'> <pre class='codegrey'>    always_comb begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>84</td>
<td class='lineTable'> <pre class='codegrey'>        rdata = '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>85</td>
<td class='lineTable'> <pre class='codegrey'>        if (cs) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 3</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 0</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>86</td>
<td class='lineTable'> <pre class='codegrey'>            case (addr)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>87</td>
<td class='lineTable'> <pre class='codered'>                ADDR_CTRL:    rdata = reg_ctrl;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 4</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>88</td>
<td class='lineTable'> <pre class='codered'>                ADDR_LOAD:    rdata = reg_load;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 5</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>89</td>
<td class='lineTable'> <pre class='codered'>                ADDR_VAL:     rdata = current_val;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 6</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>90</td>
<td class='lineTable'> <pre class='codered'>                ADDR_PRE:     rdata = reg_pre;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 7</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>91</td>
<td class='lineTable'> <pre class='codered'>                ADDR_INT_EN:  rdata = reg_int_en;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 8</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>92</td>
<td class='lineTable'> <pre class='codered'>                ADDR_INT_STS: rdata = reg_int_sts;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 9</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>93</td>
<td class='lineTable'> <pre class='codered'>                ADDR_CMP:     rdata = reg_cmp;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 10</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>94</td>
<td class='lineTable'> <pre class='codered'>                ADDR_CAP:     rdata = reg_cap;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 11</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>95</td>
<td class='lineTable'> <pre class='codered'>                default:      rdata = '0;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 12</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>96</td>
<td class='lineTable'> <pre class='codegrey'>            endcase</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>97</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>98</td>
<td class='lineTable'> <pre class='codegrey'>    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>99</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>100</td>
<td class='lineTable'> <pre class='codegrey'>    // Write Logic</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>101</td>
<td class='lineTable'> <pre class='codegrey'>    always_ff @(posedge clk or negedge rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>102</td>
<td class='lineTable'> <pre class='codered'>        if (!rst_n) begin</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 13</b></font></td>
<td class='lineTable'>0</td>
<td class='lineTable'>0T 0F </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>103</td>
<td class='lineTable'> <pre class='codegrey'>            reg_ctrl    &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>104</td>
<td class='lineTable'> <pre class='codegrey'>            reg_load    &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>105</td>
<td class='lineTable'> <pre class='codegrey'>            reg_pre     &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>106</td>
<td class='lineTable'> <pre class='codegrey'>            reg_cmp     &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>107</td>
<td class='lineTable'> <pre class='codegrey'>            reg_cap     &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>108</td>
<td class='lineTable'> <pre class='codegrey'>            reg_int_en  &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>109</td>
<td class='lineTable'> <pre class='codegrey'>            reg_int_sts &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>110</td>
<td class='lineTable'> <pre class='codegrey'>        end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>111</td>
<td class='lineTable'> <pre class='codegrey'>            // Sticky Interrupt Status</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>112</td>
<td class='lineTable'> <pre class='codered'>            if (core_irq)      reg_int_sts[0] &lt= 1'b1; // Expire</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 14</b></font></td>
<td class='lineTable'>0</td>
<td class='lineTable'>0T 0F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 15</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 0</td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>113</td>
<td class='lineTable'> <pre class='codered'>            if (capture_stb)   reg_int_sts[1] &lt= 1'b1; // Capture</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 16</b></font></td>
<td class='lineTable'>0</td>
<td class='lineTable'>0T 0F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 17</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 0</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>114</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>115</td>
<td class='lineTable'> <pre class='codegrey'>            // Capture Register Update (Hardware)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>116</td>
<td class='lineTable'> <pre class='codegrey'>            // Latch current capture value when strobe fires (if enabled)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>117</td>
<td class='lineTable'> <pre class='codered'>            if (capture_stb && cap_en) begin</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 18</b></font></td>
<td class='lineTable'>0</td>
<td class='lineTable'>0T 0F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 19</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 0</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>118</td>
<td class='lineTable'> <pre class='codegrey'>                reg_cap &lt= capture_val;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>119</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>120</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>121</td>
<td class='lineTable'> <pre class='codegrey'>            // Bus Writes</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>122</td>
<td class='lineTable'> <pre class='codegrey'>            if (cs && we) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 20</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 0</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>123</td>
<td class='lineTable'> <pre class='codegrey'>                case (addr)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>124</td>
<td class='lineTable'> <pre class='codered'>                    ADDR_CTRL:    reg_ctrl &lt= wdata;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 21</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>125</td>
<td class='lineTable'> <pre class='codered'>                    ADDR_LOAD:    reg_load &lt= wdata;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 22</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>126</td>
<td class='lineTable'> <pre class='codered'>                    ADDR_PRE:     reg_pre  &lt= wdata;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 23</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>127</td>
<td class='lineTable'> <pre class='codered'>                    ADDR_CMP:     reg_cmp  &lt= wdata;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 24</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>128</td>
<td class='lineTable'> <pre class='codered'>                    ADDR_INT_EN:  reg_int_en &lt= wdata;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 25</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>129</td>
<td class='lineTable'> <pre class='codegrey'>                    ADDR_INT_STS: begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>130</td>
<td class='lineTable'> <pre class='codegrey'>                        // W1C (Write 1 to Clear)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>131</td>
<td class='lineTable'> <pre class='codered'>                        if (wdata[0]) reg_int_sts[0] &lt= 1'b0;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 26</b></font></td>
<td class='lineTable'>0</td>
<td class='lineTable'>0T 0F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 27</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 0</td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>132</td>
<td class='lineTable'> <pre class='codered'>                        if (wdata[1]) reg_int_sts[1] &lt= 1'b0;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 28</b></font></td>
<td class='lineTable'>0</td>
<td class='lineTable'>0T 0F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 29</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 0</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>133</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>134</td>
<td class='lineTable'> <pre class='codered'>                    default: ;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 30</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>135</td>
<td class='lineTable'> <pre class='codegrey'>                endcase</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>136</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>137</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>138</td>
<td class='lineTable'> <pre class='codegrey'>    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>139</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>140</td>
<td class='lineTable'> <pre class='codegrey'>endmodule</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
</table>
</div>
<br clear=all>
</div>
<br clear=all>
</div>
<div style='display:none' id='instance9_branchcov'>
<button class='instBranchCollapsible' id='button_instance9_branchcov'> <font size='4' color=#003399> &#8380; </font>
 Branch Coverage of Instance 9 : tb_timer.dut.u_timer_regs_mcopy8 </button> 
<div class='instBranchContent'>
<br clear=all>
<font size='2' face='arial' style='padding-left:6px'>
 Branch Coverage Summary for Instance : tb_timer.dut.u_timer_regs_mcopy8
</font>
<br clear=all>
<table class='fileScoreTable'>
<tr>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Total Branches </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Covered Branches </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Uncovered Branches </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Branch Coverage Score </th>
</tr>
<tr>
<td class='fileScoreTable'>30</td>
<td class='fileScoreTable'>0</td>
<td class='fileScoreTable'>30</td>
<td class='fileScoreTable' bgcolor='#FF0000'>0</td>
</tr>
</table>
<br clear=all>
<font size='2' face='arial' style='padding-left:10px'>
 Instance Name : tb_timer.dut.u_timer_regs_mcopy8
</font>
<br clear=all>
<font size='2' face='arial' style='padding-left:10px'>
 Instance declaration in File : 12 &nbsp; /home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_axi.sv &nbsp;&nbsp;  at Line Number 147</font>
<br clear=all>
<br clear=all>
<div class='branchCoverageTable'>
<table class='lineTable'>
<tr>
<th class='lineTable' style='background-color:#FFDD99; line-height:0;' width='80px'> LineNumber </th>
<th class='lineTable' style='background-color:#FFEB99; line-height:0;'> Branch </th>
<th class='lineTable' style='background-color:#80FFBF; line-height:1;' width='120px'> Desicion Evaluated  </th>
<th class='lineTable' style='background-color:#FFE6E6; line-height:1;' width='140px'> TRUE/FALSE Branch Execution Count[s]  </th>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>1</td>
<td class='lineTable'> <pre class='codegrey'>//</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>2</td>
<td class='lineTable'> <pre class='codegrey'>// General Purpose Timer Registers</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>3</td>
<td class='lineTable'> <pre class='codegrey'>//</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>4</td>
<td class='lineTable'> <pre class='codegrey'>// Description:</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>5</td>
<td class='lineTable'> <pre class='codegrey'>//   Register file for the General Timer.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>6</td>
<td class='lineTable'> <pre class='codegrey'>//   Handles Read/Write access and provides control signals to core.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>7</td>
<td class='lineTable'> <pre class='codegrey'>//</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>8</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>9</td>
<td class='lineTable'> <pre class='codegrey'>module timer_regs (</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>10</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic        clk,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>11</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic        rst_n,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>12</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>13</td>
<td class='lineTable'> <pre class='codegrey'>    // Bus Interface (Generic)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>14</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic        cs,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>15</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic        we,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>16</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [5:0]  addr,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>17</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [31:0] wdata,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>18</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [31:0] rdata,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>19</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>20</td>
<td class='lineTable'> <pre class='codegrey'>    // Core Interface</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>21</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        en,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>22</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        mode,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>23</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        dir,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>24</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        pwm_en,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>25</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        ext_en,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>26</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        cap_en,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>27</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        pre_en,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>28</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [15:0] pre_val,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>29</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [31:0] load_val,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>30</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [31:0] cmp_val,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>31</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        load_cmd,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>32</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [31:0] current_val,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>33</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [31:0] capture_val,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>34</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic        capture_stb,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>35</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic        core_irq,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>36</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>37</td>
<td class='lineTable'> <pre class='codegrey'>    // System Interface</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>38</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        intr_o</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>39</td>
<td class='lineTable'> <pre class='codegrey'>);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>40</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>41</td>
<td class='lineTable'> <pre class='codegrey'>    // Register Map Offsets</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>42</td>
<td class='lineTable'> <pre class='codegrey'>    localparam ADDR_CTRL    = 6'h00;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>43</td>
<td class='lineTable'> <pre class='codegrey'>    localparam ADDR_LOAD    = 6'h04;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>44</td>
<td class='lineTable'> <pre class='codegrey'>    localparam ADDR_VAL     = 6'h08;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>45</td>
<td class='lineTable'> <pre class='codegrey'>    localparam ADDR_PRE     = 6'h0C;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>46</td>
<td class='lineTable'> <pre class='codegrey'>    localparam ADDR_INT_EN  = 6'h10;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>47</td>
<td class='lineTable'> <pre class='codegrey'>    localparam ADDR_INT_STS = 6'h14;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>48</td>
<td class='lineTable'> <pre class='codegrey'>    localparam ADDR_CMP     = 6'h18; // New compare</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>49</td>
<td class='lineTable'> <pre class='codegrey'>    localparam ADDR_CAP     = 6'h1C; // New capture</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>50</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>51</td>
<td class='lineTable'> <pre class='codegrey'>    // Registers</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>52</td>
<td class='lineTable'> <pre class='codegrey'>    logic [31:0] reg_ctrl;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>53</td>
<td class='lineTable'> <pre class='codegrey'>    logic [31:0] reg_load;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>54</td>
<td class='lineTable'> <pre class='codegrey'>    logic [31:0] reg_pre;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>55</td>
<td class='lineTable'> <pre class='codegrey'>    logic [31:0] reg_cmp;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>56</td>
<td class='lineTable'> <pre class='codegrey'>    logic [31:0] reg_cap;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>57</td>
<td class='lineTable'> <pre class='codegrey'>    logic [31:0] reg_int_en;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>58</td>
<td class='lineTable'> <pre class='codegrey'>    logic [31:0] reg_int_sts;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>59</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>60</td>
<td class='lineTable'> <pre class='codegrey'>    // Control Assignments</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>61</td>
<td class='lineTable'> <pre class='codegrey'>    assign en       = reg_ctrl[0];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>62</td>
<td class='lineTable'> <pre class='codegrey'>    assign mode     = reg_ctrl[1];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>63</td>
<td class='lineTable'> <pre class='codegrey'>    assign pre_en   = reg_ctrl[2];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>64</td>
<td class='lineTable'> <pre class='codegrey'>    assign dir      = reg_ctrl[3];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>65</td>
<td class='lineTable'> <pre class='codegrey'>    assign pwm_en   = reg_ctrl[4];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>66</td>
<td class='lineTable'> <pre class='codegrey'>    assign ext_en   = reg_ctrl[5];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>67</td>
<td class='lineTable'> <pre class='codegrey'>    assign cap_en   = reg_ctrl[6];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>68</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>69</td>
<td class='lineTable'> <pre class='codegrey'>    assign pre_val  = reg_pre[15:0];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>70</td>
<td class='lineTable'> <pre class='codegrey'>    assign cmp_val  = reg_cmp;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>71</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>72</td>
<td class='lineTable'> <pre class='codegrey'>    // Load command is a strobe when writing to LOAD register</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>73</td>
<td class='lineTable'> <pre class='codegrey'>    assign load_cmd = (cs && we && (addr == ADDR_LOAD));</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>74</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>75</td>
<td class='lineTable'> <pre class='codegrey'>    // Bypass load_val with wdata during write to ensure immediate load of new value</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>76</td>
<td class='lineTable'> <pre class='codered'>    assign load_val = (load_cmd) ? wdata : reg_load;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 1</b></font></td>
<td class='lineTable'>0</td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codered'> </pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 2</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0F </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>77</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>78</td>
<td class='lineTable'> <pre class='codegrey'>    // Interrupt Output</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>79</td>
<td class='lineTable'> <pre class='codegrey'>    // [0] = Timer Expire, [1] = Capture Event</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>80</td>
<td class='lineTable'> <pre class='codegrey'>    assign intr_o = |(reg_int_sts & reg_int_en);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>81</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>82</td>
<td class='lineTable'> <pre class='codegrey'>    // Read Logic</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>83</td>
<td class='lineTable'> <pre class='codegrey'>    always_comb begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>84</td>
<td class='lineTable'> <pre class='codegrey'>        rdata = '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>85</td>
<td class='lineTable'> <pre class='codegrey'>        if (cs) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 3</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 0</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>86</td>
<td class='lineTable'> <pre class='codegrey'>            case (addr)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>87</td>
<td class='lineTable'> <pre class='codered'>                ADDR_CTRL:    rdata = reg_ctrl;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 4</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>88</td>
<td class='lineTable'> <pre class='codered'>                ADDR_LOAD:    rdata = reg_load;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 5</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>89</td>
<td class='lineTable'> <pre class='codered'>                ADDR_VAL:     rdata = current_val;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 6</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>90</td>
<td class='lineTable'> <pre class='codered'>                ADDR_PRE:     rdata = reg_pre;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 7</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>91</td>
<td class='lineTable'> <pre class='codered'>                ADDR_INT_EN:  rdata = reg_int_en;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 8</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>92</td>
<td class='lineTable'> <pre class='codered'>                ADDR_INT_STS: rdata = reg_int_sts;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 9</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>93</td>
<td class='lineTable'> <pre class='codered'>                ADDR_CMP:     rdata = reg_cmp;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 10</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>94</td>
<td class='lineTable'> <pre class='codered'>                ADDR_CAP:     rdata = reg_cap;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 11</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>95</td>
<td class='lineTable'> <pre class='codered'>                default:      rdata = '0;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 12</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>96</td>
<td class='lineTable'> <pre class='codegrey'>            endcase</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>97</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>98</td>
<td class='lineTable'> <pre class='codegrey'>    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>99</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>100</td>
<td class='lineTable'> <pre class='codegrey'>    // Write Logic</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>101</td>
<td class='lineTable'> <pre class='codegrey'>    always_ff @(posedge clk or negedge rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>102</td>
<td class='lineTable'> <pre class='codered'>        if (!rst_n) begin</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 13</b></font></td>
<td class='lineTable'>0</td>
<td class='lineTable'>0T 0F </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>103</td>
<td class='lineTable'> <pre class='codegrey'>            reg_ctrl    &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>104</td>
<td class='lineTable'> <pre class='codegrey'>            reg_load    &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>105</td>
<td class='lineTable'> <pre class='codegrey'>            reg_pre     &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>106</td>
<td class='lineTable'> <pre class='codegrey'>            reg_cmp     &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>107</td>
<td class='lineTable'> <pre class='codegrey'>            reg_cap     &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>108</td>
<td class='lineTable'> <pre class='codegrey'>            reg_int_en  &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>109</td>
<td class='lineTable'> <pre class='codegrey'>            reg_int_sts &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>110</td>
<td class='lineTable'> <pre class='codegrey'>        end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>111</td>
<td class='lineTable'> <pre class='codegrey'>            // Sticky Interrupt Status</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>112</td>
<td class='lineTable'> <pre class='codered'>            if (core_irq)      reg_int_sts[0] &lt= 1'b1; // Expire</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 14</b></font></td>
<td class='lineTable'>0</td>
<td class='lineTable'>0T 0F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 15</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 0</td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>113</td>
<td class='lineTable'> <pre class='codered'>            if (capture_stb)   reg_int_sts[1] &lt= 1'b1; // Capture</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 16</b></font></td>
<td class='lineTable'>0</td>
<td class='lineTable'>0T 0F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 17</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 0</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>114</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>115</td>
<td class='lineTable'> <pre class='codegrey'>            // Capture Register Update (Hardware)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>116</td>
<td class='lineTable'> <pre class='codegrey'>            // Latch current capture value when strobe fires (if enabled)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>117</td>
<td class='lineTable'> <pre class='codered'>            if (capture_stb && cap_en) begin</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 18</b></font></td>
<td class='lineTable'>0</td>
<td class='lineTable'>0T 0F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 19</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 0</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>118</td>
<td class='lineTable'> <pre class='codegrey'>                reg_cap &lt= capture_val;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>119</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>120</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>121</td>
<td class='lineTable'> <pre class='codegrey'>            // Bus Writes</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>122</td>
<td class='lineTable'> <pre class='codegrey'>            if (cs && we) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 20</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 0</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>123</td>
<td class='lineTable'> <pre class='codegrey'>                case (addr)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>124</td>
<td class='lineTable'> <pre class='codered'>                    ADDR_CTRL:    reg_ctrl &lt= wdata;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 21</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>125</td>
<td class='lineTable'> <pre class='codered'>                    ADDR_LOAD:    reg_load &lt= wdata;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 22</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>126</td>
<td class='lineTable'> <pre class='codered'>                    ADDR_PRE:     reg_pre  &lt= wdata;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 23</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>127</td>
<td class='lineTable'> <pre class='codered'>                    ADDR_CMP:     reg_cmp  &lt= wdata;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 24</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>128</td>
<td class='lineTable'> <pre class='codered'>                    ADDR_INT_EN:  reg_int_en &lt= wdata;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 25</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>129</td>
<td class='lineTable'> <pre class='codegrey'>                    ADDR_INT_STS: begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>130</td>
<td class='lineTable'> <pre class='codegrey'>                        // W1C (Write 1 to Clear)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>131</td>
<td class='lineTable'> <pre class='codered'>                        if (wdata[0]) reg_int_sts[0] &lt= 1'b0;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 26</b></font></td>
<td class='lineTable'>0</td>
<td class='lineTable'>0T 0F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 27</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 0</td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>132</td>
<td class='lineTable'> <pre class='codered'>                        if (wdata[1]) reg_int_sts[1] &lt= 1'b0;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 28</b></font></td>
<td class='lineTable'>0</td>
<td class='lineTable'>0T 0F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 29</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 0</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>133</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>134</td>
<td class='lineTable'> <pre class='codered'>                    default: ;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 30</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>135</td>
<td class='lineTable'> <pre class='codegrey'>                endcase</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>136</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>137</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>138</td>
<td class='lineTable'> <pre class='codegrey'>    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>139</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>140</td>
<td class='lineTable'> <pre class='codegrey'>endmodule</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
</table>
</div>
<br clear=all>
</div>
<br clear=all>
</div>
<div style='display:none' id='instance10_branchcov'>
<button class='instBranchCollapsible' id='button_instance10_branchcov'> <font size='4' color=#003399> &#8380; </font>
 Branch Coverage of Instance 10 : tb_timer.dut.u_timer_regs_mcopy9 </button> 
<div class='instBranchContent'>
<br clear=all>
<font size='2' face='arial' style='padding-left:6px'>
 Branch Coverage Summary for Instance : tb_timer.dut.u_timer_regs_mcopy9
</font>
<br clear=all>
<table class='fileScoreTable'>
<tr>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Total Branches </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Covered Branches </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Uncovered Branches </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Branch Coverage Score </th>
</tr>
<tr>
<td class='fileScoreTable'>30</td>
<td class='fileScoreTable'>0</td>
<td class='fileScoreTable'>30</td>
<td class='fileScoreTable' bgcolor='#FF0000'>0</td>
</tr>
</table>
<br clear=all>
<font size='2' face='arial' style='padding-left:10px'>
 Instance Name : tb_timer.dut.u_timer_regs_mcopy9
</font>
<br clear=all>
<font size='2' face='arial' style='padding-left:10px'>
 Instance declaration in File : 12 &nbsp; /home/ptracton/src/Gemini_IP/IP/common/general_timer/rtl/verilog/timer_axi.sv &nbsp;&nbsp;  at Line Number 147</font>
<br clear=all>
<br clear=all>
<div class='branchCoverageTable'>
<table class='lineTable'>
<tr>
<th class='lineTable' style='background-color:#FFDD99; line-height:0;' width='80px'> LineNumber </th>
<th class='lineTable' style='background-color:#FFEB99; line-height:0;'> Branch </th>
<th class='lineTable' style='background-color:#80FFBF; line-height:1;' width='120px'> Desicion Evaluated  </th>
<th class='lineTable' style='background-color:#FFE6E6; line-height:1;' width='140px'> TRUE/FALSE Branch Execution Count[s]  </th>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>1</td>
<td class='lineTable'> <pre class='codegrey'>//</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>2</td>
<td class='lineTable'> <pre class='codegrey'>// General Purpose Timer Registers</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>3</td>
<td class='lineTable'> <pre class='codegrey'>//</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>4</td>
<td class='lineTable'> <pre class='codegrey'>// Description:</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>5</td>
<td class='lineTable'> <pre class='codegrey'>//   Register file for the General Timer.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>6</td>
<td class='lineTable'> <pre class='codegrey'>//   Handles Read/Write access and provides control signals to core.</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>7</td>
<td class='lineTable'> <pre class='codegrey'>//</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>8</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>9</td>
<td class='lineTable'> <pre class='codegrey'>module timer_regs (</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>10</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic        clk,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>11</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic        rst_n,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>12</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>13</td>
<td class='lineTable'> <pre class='codegrey'>    // Bus Interface (Generic)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>14</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic        cs,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>15</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic        we,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>16</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [5:0]  addr,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>17</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [31:0] wdata,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>18</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [31:0] rdata,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>19</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>20</td>
<td class='lineTable'> <pre class='codegrey'>    // Core Interface</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>21</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        en,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>22</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        mode,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>23</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        dir,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>24</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        pwm_en,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>25</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        ext_en,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>26</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        cap_en,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>27</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        pre_en,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>28</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [15:0] pre_val,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>29</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [31:0] load_val,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>30</td>
<td class='lineTable'> <pre class='codegrey'>    output logic [31:0] cmp_val,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>31</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        load_cmd,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>32</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [31:0] current_val,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>33</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic [31:0] capture_val,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>34</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic        capture_stb,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>35</td>
<td class='lineTable'> <pre class='codegrey'>    input  logic        core_irq,</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>36</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>37</td>
<td class='lineTable'> <pre class='codegrey'>    // System Interface</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>38</td>
<td class='lineTable'> <pre class='codegrey'>    output logic        intr_o</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>39</td>
<td class='lineTable'> <pre class='codegrey'>);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>40</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>41</td>
<td class='lineTable'> <pre class='codegrey'>    // Register Map Offsets</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>42</td>
<td class='lineTable'> <pre class='codegrey'>    localparam ADDR_CTRL    = 6'h00;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>43</td>
<td class='lineTable'> <pre class='codegrey'>    localparam ADDR_LOAD    = 6'h04;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>44</td>
<td class='lineTable'> <pre class='codegrey'>    localparam ADDR_VAL     = 6'h08;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>45</td>
<td class='lineTable'> <pre class='codegrey'>    localparam ADDR_PRE     = 6'h0C;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>46</td>
<td class='lineTable'> <pre class='codegrey'>    localparam ADDR_INT_EN  = 6'h10;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>47</td>
<td class='lineTable'> <pre class='codegrey'>    localparam ADDR_INT_STS = 6'h14;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>48</td>
<td class='lineTable'> <pre class='codegrey'>    localparam ADDR_CMP     = 6'h18; // New compare</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>49</td>
<td class='lineTable'> <pre class='codegrey'>    localparam ADDR_CAP     = 6'h1C; // New capture</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>50</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>51</td>
<td class='lineTable'> <pre class='codegrey'>    // Registers</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>52</td>
<td class='lineTable'> <pre class='codegrey'>    logic [31:0] reg_ctrl;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>53</td>
<td class='lineTable'> <pre class='codegrey'>    logic [31:0] reg_load;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>54</td>
<td class='lineTable'> <pre class='codegrey'>    logic [31:0] reg_pre;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>55</td>
<td class='lineTable'> <pre class='codegrey'>    logic [31:0] reg_cmp;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>56</td>
<td class='lineTable'> <pre class='codegrey'>    logic [31:0] reg_cap;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>57</td>
<td class='lineTable'> <pre class='codegrey'>    logic [31:0] reg_int_en;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>58</td>
<td class='lineTable'> <pre class='codegrey'>    logic [31:0] reg_int_sts;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>59</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>60</td>
<td class='lineTable'> <pre class='codegrey'>    // Control Assignments</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>61</td>
<td class='lineTable'> <pre class='codegrey'>    assign en       = reg_ctrl[0];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>62</td>
<td class='lineTable'> <pre class='codegrey'>    assign mode     = reg_ctrl[1];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>63</td>
<td class='lineTable'> <pre class='codegrey'>    assign pre_en   = reg_ctrl[2];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>64</td>
<td class='lineTable'> <pre class='codegrey'>    assign dir      = reg_ctrl[3];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>65</td>
<td class='lineTable'> <pre class='codegrey'>    assign pwm_en   = reg_ctrl[4];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>66</td>
<td class='lineTable'> <pre class='codegrey'>    assign ext_en   = reg_ctrl[5];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>67</td>
<td class='lineTable'> <pre class='codegrey'>    assign cap_en   = reg_ctrl[6];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>68</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>69</td>
<td class='lineTable'> <pre class='codegrey'>    assign pre_val  = reg_pre[15:0];</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>70</td>
<td class='lineTable'> <pre class='codegrey'>    assign cmp_val  = reg_cmp;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>71</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>72</td>
<td class='lineTable'> <pre class='codegrey'>    // Load command is a strobe when writing to LOAD register</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>73</td>
<td class='lineTable'> <pre class='codegrey'>    assign load_cmd = (cs && we && (addr == ADDR_LOAD));</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>74</td>
<td class='lineTable'> <pre class='codegrey'>    </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>75</td>
<td class='lineTable'> <pre class='codegrey'>    // Bypass load_val with wdata during write to ensure immediate load of new value</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>76</td>
<td class='lineTable'> <pre class='codered'>    assign load_val = (load_cmd) ? wdata : reg_load;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 1</b></font></td>
<td class='lineTable'>0</td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codered'> </pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 2</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0F </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>77</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>78</td>
<td class='lineTable'> <pre class='codegrey'>    // Interrupt Output</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>79</td>
<td class='lineTable'> <pre class='codegrey'>    // [0] = Timer Expire, [1] = Capture Event</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>80</td>
<td class='lineTable'> <pre class='codegrey'>    assign intr_o = |(reg_int_sts & reg_int_en);</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>81</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>82</td>
<td class='lineTable'> <pre class='codegrey'>    // Read Logic</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>83</td>
<td class='lineTable'> <pre class='codegrey'>    always_comb begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>84</td>
<td class='lineTable'> <pre class='codegrey'>        rdata = '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>85</td>
<td class='lineTable'> <pre class='codegrey'>        if (cs) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 3</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 0</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>86</td>
<td class='lineTable'> <pre class='codegrey'>            case (addr)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>87</td>
<td class='lineTable'> <pre class='codered'>                ADDR_CTRL:    rdata = reg_ctrl;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 4</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>88</td>
<td class='lineTable'> <pre class='codered'>                ADDR_LOAD:    rdata = reg_load;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 5</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>89</td>
<td class='lineTable'> <pre class='codered'>                ADDR_VAL:     rdata = current_val;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 6</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>90</td>
<td class='lineTable'> <pre class='codered'>                ADDR_PRE:     rdata = reg_pre;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 7</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>91</td>
<td class='lineTable'> <pre class='codered'>                ADDR_INT_EN:  rdata = reg_int_en;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 8</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>92</td>
<td class='lineTable'> <pre class='codered'>                ADDR_INT_STS: rdata = reg_int_sts;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 9</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>93</td>
<td class='lineTable'> <pre class='codered'>                ADDR_CMP:     rdata = reg_cmp;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 10</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>94</td>
<td class='lineTable'> <pre class='codered'>                ADDR_CAP:     rdata = reg_cap;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 11</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>95</td>
<td class='lineTable'> <pre class='codered'>                default:      rdata = '0;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 12</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>96</td>
<td class='lineTable'> <pre class='codegrey'>            endcase</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>97</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>98</td>
<td class='lineTable'> <pre class='codegrey'>    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>99</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>100</td>
<td class='lineTable'> <pre class='codegrey'>    // Write Logic</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>101</td>
<td class='lineTable'> <pre class='codegrey'>    always_ff @(posedge clk or negedge rst_n) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>102</td>
<td class='lineTable'> <pre class='codered'>        if (!rst_n) begin</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 13</b></font></td>
<td class='lineTable'>0</td>
<td class='lineTable'>0T 0F </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>103</td>
<td class='lineTable'> <pre class='codegrey'>            reg_ctrl    &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>104</td>
<td class='lineTable'> <pre class='codegrey'>            reg_load    &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>105</td>
<td class='lineTable'> <pre class='codegrey'>            reg_pre     &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>106</td>
<td class='lineTable'> <pre class='codegrey'>            reg_cmp     &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>107</td>
<td class='lineTable'> <pre class='codegrey'>            reg_cap     &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>108</td>
<td class='lineTable'> <pre class='codegrey'>            reg_int_en  &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>109</td>
<td class='lineTable'> <pre class='codegrey'>            reg_int_sts &lt= '0;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>110</td>
<td class='lineTable'> <pre class='codegrey'>        end else begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>111</td>
<td class='lineTable'> <pre class='codegrey'>            // Sticky Interrupt Status</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>112</td>
<td class='lineTable'> <pre class='codered'>            if (core_irq)      reg_int_sts[0] &lt= 1'b1; // Expire</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 14</b></font></td>
<td class='lineTable'>0</td>
<td class='lineTable'>0T 0F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 15</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 0</td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>113</td>
<td class='lineTable'> <pre class='codered'>            if (capture_stb)   reg_int_sts[1] &lt= 1'b1; // Capture</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 16</b></font></td>
<td class='lineTable'>0</td>
<td class='lineTable'>0T 0F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 17</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 0</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>114</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>115</td>
<td class='lineTable'> <pre class='codegrey'>            // Capture Register Update (Hardware)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>116</td>
<td class='lineTable'> <pre class='codegrey'>            // Latch current capture value when strobe fires (if enabled)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>117</td>
<td class='lineTable'> <pre class='codered'>            if (capture_stb && cap_en) begin</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 18</b></font></td>
<td class='lineTable'>0</td>
<td class='lineTable'>0T 0F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 19</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 0</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>118</td>
<td class='lineTable'> <pre class='codegrey'>                reg_cap &lt= capture_val;</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>119</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>120</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>121</td>
<td class='lineTable'> <pre class='codegrey'>            // Bus Writes</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>122</td>
<td class='lineTable'> <pre class='codegrey'>            if (cs && we) begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 20</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 0</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>123</td>
<td class='lineTable'> <pre class='codegrey'>                case (addr)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>124</td>
<td class='lineTable'> <pre class='codered'>                    ADDR_CTRL:    reg_ctrl &lt= wdata;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 21</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>125</td>
<td class='lineTable'> <pre class='codered'>                    ADDR_LOAD:    reg_load &lt= wdata;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 22</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>126</td>
<td class='lineTable'> <pre class='codered'>                    ADDR_PRE:     reg_pre  &lt= wdata;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 23</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>127</td>
<td class='lineTable'> <pre class='codered'>                    ADDR_CMP:     reg_cmp  &lt= wdata;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 24</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>128</td>
<td class='lineTable'> <pre class='codered'>                    ADDR_INT_EN:  reg_int_en &lt= wdata;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 25</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>129</td>
<td class='lineTable'> <pre class='codegrey'>                    ADDR_INT_STS: begin</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>130</td>
<td class='lineTable'> <pre class='codegrey'>                        // W1C (Write 1 to Clear)</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>131</td>
<td class='lineTable'> <pre class='codered'>                        if (wdata[0]) reg_int_sts[0] &lt= 1'b0;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 26</b></font></td>
<td class='lineTable'>0</td>
<td class='lineTable'>0T 0F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 27</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 0</td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>132</td>
<td class='lineTable'> <pre class='codered'>                        if (wdata[1]) reg_int_sts[1] &lt= 1'b0;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 28</b></font></td>
<td class='lineTable'>0</td>
<td class='lineTable'>0T 0F </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable' align ='left'> <pre class='codered'> MISSING ELSE </pre> <font face='arial' color=orange style='font-size: 12px'><b> Branch 29</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'> 0</td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>133</td>
<td class='lineTable'> <pre class='codegrey'>                    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>134</td>
<td class='lineTable'> <pre class='codered'>                    default: ;</pre>
 <font face='arial' color=orange style='font-size: 12px'><b> Branch 30</b></font></td>
<td class='lineTable'> </td>
<td class='lineTable'>0T </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>135</td>
<td class='lineTable'> <pre class='codegrey'>                endcase</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>136</td>
<td class='lineTable'> <pre class='codegrey'>            end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>137</td>
<td class='lineTable'> <pre class='codegrey'>        end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>138</td>
<td class='lineTable'> <pre class='codegrey'>    end</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>139</td>
<td class='lineTable'> <pre class='codegrey'> </pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
<tr class='lineTableHoverGrey'>
<td class='lineTable'>140</td>
<td class='lineTable'> <pre class='codegrey'>endmodule</pre> </td>
<td class='lineTable'> </td>
<td class='lineTable'> </td>
</tr>
</table>
</div>
<br clear=all>
</div>
<br clear=all>
</div>
<div style='display:none' id='instance1_condcov'>
<button class='instCondCollapsible' id='button_instance1_condcov'> <font size='4' color=#b38f00> &#169; </font>
 Condition Coverage of Instance 1 : tb_timer.dut.u_timer_regs </button> 
<div class='instCondContent'>
<br clear=all>
<font size='2' face='arial' style='padding-left:6px'>
Condition Coverage Summary for Instance : tb_timer.dut.u_timer_regs
</font>
<br clear=all>
<table class='fileScoreTable'>
<tr>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Total Conditions </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Covered Conditions </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Uncovered Conditions </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Condition Coverage Score </th>
</tr>
<tr>
<td class='fileScoreTable'>1</td>
<td class='fileScoreTable'>0</td>
<td class='fileScoreTable'>1</td>
<td class='fileScoreTable' bgcolor='#FF0000'>0</td>
</tr>
</table>
<br clear=all>
<div class='condCoverageTable'>
<table class='lineTable'>
<tr>
<th class='lineTable' style='background-color:#FFDD99; line-height:0;' width='80px'> LineNumber </th>
<th class='lineTable' style='background-color:#FFEB99; line-height:0;'> Condition Result </th>
<th class='lineTable' style='background-color:#80FFBF; line-height:1;' width='120px'> Evaluation Count </th>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>73</td>
<td class='lineTable'> <pre class='codered'>(addr == ADDR_LOAD)__TRUE</pre> </td>
<td class='lineTable'>0 </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codered'>(addr == ADDR_LOAD)__FALSE</pre> </td>
<td class='lineTable'>0 </td>
</tr>
</table>
</div>
<br clear=all>
</div>
<br clear=all>
</div>
<div style='display:none' id='instance2_condcov'>
<button class='instCondCollapsible' id='button_instance2_condcov'> <font size='4' color=#b38f00> &#169; </font>
 Condition Coverage of Instance 2 : tb_timer.dut.u_timer_regs_mcopy1 </button> 
<div class='instCondContent'>
<br clear=all>
<font size='2' face='arial' style='padding-left:6px'>
Condition Coverage Summary for Instance : tb_timer.dut.u_timer_regs_mcopy1
</font>
<br clear=all>
<table class='fileScoreTable'>
<tr>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Total Conditions </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Covered Conditions </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Uncovered Conditions </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Condition Coverage Score </th>
</tr>
<tr>
<td class='fileScoreTable'>1</td>
<td class='fileScoreTable'>0</td>
<td class='fileScoreTable'>1</td>
<td class='fileScoreTable' bgcolor='#FF0000'>0</td>
</tr>
</table>
<br clear=all>
<div class='condCoverageTable'>
<table class='lineTable'>
<tr>
<th class='lineTable' style='background-color:#FFDD99; line-height:0;' width='80px'> LineNumber </th>
<th class='lineTable' style='background-color:#FFEB99; line-height:0;'> Condition Result </th>
<th class='lineTable' style='background-color:#80FFBF; line-height:1;' width='120px'> Evaluation Count </th>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>73</td>
<td class='lineTable'> <pre class='codered'>(addr == ADDR_LOAD)__TRUE</pre> </td>
<td class='lineTable'>0 </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codered'>(addr == ADDR_LOAD)__FALSE</pre> </td>
<td class='lineTable'>0 </td>
</tr>
</table>
</div>
<br clear=all>
</div>
<br clear=all>
</div>
<div style='display:none' id='instance3_condcov'>
<button class='instCondCollapsible' id='button_instance3_condcov'> <font size='4' color=#b38f00> &#169; </font>
 Condition Coverage of Instance 3 : tb_timer.dut.u_timer_regs_mcopy2 </button> 
<div class='instCondContent'>
<br clear=all>
<font size='2' face='arial' style='padding-left:6px'>
Condition Coverage Summary for Instance : tb_timer.dut.u_timer_regs_mcopy2
</font>
<br clear=all>
<table class='fileScoreTable'>
<tr>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Total Conditions </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Covered Conditions </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Uncovered Conditions </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Condition Coverage Score </th>
</tr>
<tr>
<td class='fileScoreTable'>1</td>
<td class='fileScoreTable'>0</td>
<td class='fileScoreTable'>1</td>
<td class='fileScoreTable' bgcolor='#FF0000'>0</td>
</tr>
</table>
<br clear=all>
<div class='condCoverageTable'>
<table class='lineTable'>
<tr>
<th class='lineTable' style='background-color:#FFDD99; line-height:0;' width='80px'> LineNumber </th>
<th class='lineTable' style='background-color:#FFEB99; line-height:0;'> Condition Result </th>
<th class='lineTable' style='background-color:#80FFBF; line-height:1;' width='120px'> Evaluation Count </th>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>73</td>
<td class='lineTable'> <pre class='codered'>(addr == ADDR_LOAD)__TRUE</pre> </td>
<td class='lineTable'>0 </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codered'>(addr == ADDR_LOAD)__FALSE</pre> </td>
<td class='lineTable'>0 </td>
</tr>
</table>
</div>
<br clear=all>
</div>
<br clear=all>
</div>
<div style='display:none' id='instance4_condcov'>
<button class='instCondCollapsible' id='button_instance4_condcov'> <font size='4' color=#b38f00> &#169; </font>
 Condition Coverage of Instance 4 : tb_timer.dut.u_timer_regs_mcopy3 </button> 
<div class='instCondContent'>
<br clear=all>
<font size='2' face='arial' style='padding-left:6px'>
Condition Coverage Summary for Instance : tb_timer.dut.u_timer_regs_mcopy3
</font>
<br clear=all>
<table class='fileScoreTable'>
<tr>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Total Conditions </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Covered Conditions </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Uncovered Conditions </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Condition Coverage Score </th>
</tr>
<tr>
<td class='fileScoreTable'>1</td>
<td class='fileScoreTable'>0</td>
<td class='fileScoreTable'>1</td>
<td class='fileScoreTable' bgcolor='#FF0000'>0</td>
</tr>
</table>
<br clear=all>
<div class='condCoverageTable'>
<table class='lineTable'>
<tr>
<th class='lineTable' style='background-color:#FFDD99; line-height:0;' width='80px'> LineNumber </th>
<th class='lineTable' style='background-color:#FFEB99; line-height:0;'> Condition Result </th>
<th class='lineTable' style='background-color:#80FFBF; line-height:1;' width='120px'> Evaluation Count </th>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>73</td>
<td class='lineTable'> <pre class='codered'>(addr == ADDR_LOAD)__TRUE</pre> </td>
<td class='lineTable'>0 </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codegreen'>(addr == ADDR_LOAD)__FALSE</pre> </td>
<td class='lineTable'>1 </td>
</tr>
</table>
</div>
<br clear=all>
</div>
<br clear=all>
</div>
<div style='display:none' id='instance5_condcov'>
<button class='instCondCollapsible' id='button_instance5_condcov'> <font size='4' color=#b38f00> &#169; </font>
 Condition Coverage of Instance 5 : tb_timer.dut.u_timer_regs_mcopy4 </button> 
<div class='instCondContent'>
<br clear=all>
<font size='2' face='arial' style='padding-left:6px'>
Condition Coverage Summary for Instance : tb_timer.dut.u_timer_regs_mcopy4
</font>
<br clear=all>
<table class='fileScoreTable'>
<tr>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Total Conditions </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Covered Conditions </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Uncovered Conditions </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Condition Coverage Score </th>
</tr>
<tr>
<td class='fileScoreTable'>1</td>
<td class='fileScoreTable'>0</td>
<td class='fileScoreTable'>1</td>
<td class='fileScoreTable' bgcolor='#FF0000'>0</td>
</tr>
</table>
<br clear=all>
<div class='condCoverageTable'>
<table class='lineTable'>
<tr>
<th class='lineTable' style='background-color:#FFDD99; line-height:0;' width='80px'> LineNumber </th>
<th class='lineTable' style='background-color:#FFEB99; line-height:0;'> Condition Result </th>
<th class='lineTable' style='background-color:#80FFBF; line-height:1;' width='120px'> Evaluation Count </th>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>73</td>
<td class='lineTable'> <pre class='codered'>(addr == ADDR_LOAD)__TRUE</pre> </td>
<td class='lineTable'>0 </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codered'>(addr == ADDR_LOAD)__FALSE</pre> </td>
<td class='lineTable'>0 </td>
</tr>
</table>
</div>
<br clear=all>
</div>
<br clear=all>
</div>
<div style='display:none' id='instance6_condcov'>
<button class='instCondCollapsible' id='button_instance6_condcov'> <font size='4' color=#b38f00> &#169; </font>
 Condition Coverage of Instance 6 : tb_timer.dut.u_timer_regs_mcopy5 </button> 
<div class='instCondContent'>
<br clear=all>
<font size='2' face='arial' style='padding-left:6px'>
Condition Coverage Summary for Instance : tb_timer.dut.u_timer_regs_mcopy5
</font>
<br clear=all>
<table class='fileScoreTable'>
<tr>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Total Conditions </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Covered Conditions </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Uncovered Conditions </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Condition Coverage Score </th>
</tr>
<tr>
<td class='fileScoreTable'>1</td>
<td class='fileScoreTable'>1</td>
<td class='fileScoreTable'>0</td>
<td class='fileScoreTable' bgcolor='#98FF98'>100</td>
</tr>
</table>
<br clear=all>
<div class='condCoverageTable'>
<table class='lineTable'>
<tr>
<th class='lineTable' style='background-color:#FFDD99; line-height:0;' width='80px'> LineNumber </th>
<th class='lineTable' style='background-color:#FFEB99; line-height:0;'> Condition Result </th>
<th class='lineTable' style='background-color:#80FFBF; line-height:1;' width='120px'> Evaluation Count </th>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'>73</td>
<td class='lineTable'> <pre class='codegreen'>(addr == ADDR_LOAD)__TRUE</pre> </td>
<td class='lineTable'>4 </td>
</tr>
<tr class='lineTableHoverGreen'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codegreen'>(addr == ADDR_LOAD)__FALSE</pre> </td>
<td class='lineTable'>10 </td>
</tr>
</table>
</div>
<br clear=all>
</div>
<br clear=all>
</div>
<div style='display:none' id='instance7_condcov'>
<button class='instCondCollapsible' id='button_instance7_condcov'> <font size='4' color=#b38f00> &#169; </font>
 Condition Coverage of Instance 7 : tb_timer.dut.u_timer_regs_mcopy6 </button> 
<div class='instCondContent'>
<br clear=all>
<font size='2' face='arial' style='padding-left:6px'>
Condition Coverage Summary for Instance : tb_timer.dut.u_timer_regs_mcopy6
</font>
<br clear=all>
<table class='fileScoreTable'>
<tr>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Total Conditions </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Covered Conditions </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Uncovered Conditions </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Condition Coverage Score </th>
</tr>
<tr>
<td class='fileScoreTable'>1</td>
<td class='fileScoreTable'>0</td>
<td class='fileScoreTable'>1</td>
<td class='fileScoreTable' bgcolor='#FF0000'>0</td>
</tr>
</table>
<br clear=all>
<div class='condCoverageTable'>
<table class='lineTable'>
<tr>
<th class='lineTable' style='background-color:#FFDD99; line-height:0;' width='80px'> LineNumber </th>
<th class='lineTable' style='background-color:#FFEB99; line-height:0;'> Condition Result </th>
<th class='lineTable' style='background-color:#80FFBF; line-height:1;' width='120px'> Evaluation Count </th>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>73</td>
<td class='lineTable'> <pre class='codered'>(addr == ADDR_LOAD)__TRUE</pre> </td>
<td class='lineTable'>0 </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codered'>(addr == ADDR_LOAD)__FALSE</pre> </td>
<td class='lineTable'>0 </td>
</tr>
</table>
</div>
<br clear=all>
</div>
<br clear=all>
</div>
<div style='display:none' id='instance8_condcov'>
<button class='instCondCollapsible' id='button_instance8_condcov'> <font size='4' color=#b38f00> &#169; </font>
 Condition Coverage of Instance 8 : tb_timer.dut.u_timer_regs_mcopy7 </button> 
<div class='instCondContent'>
<br clear=all>
<font size='2' face='arial' style='padding-left:6px'>
Condition Coverage Summary for Instance : tb_timer.dut.u_timer_regs_mcopy7
</font>
<br clear=all>
<table class='fileScoreTable'>
<tr>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Total Conditions </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Covered Conditions </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Uncovered Conditions </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Condition Coverage Score </th>
</tr>
<tr>
<td class='fileScoreTable'>1</td>
<td class='fileScoreTable'>0</td>
<td class='fileScoreTable'>1</td>
<td class='fileScoreTable' bgcolor='#FF0000'>0</td>
</tr>
</table>
<br clear=all>
<div class='condCoverageTable'>
<table class='lineTable'>
<tr>
<th class='lineTable' style='background-color:#FFDD99; line-height:0;' width='80px'> LineNumber </th>
<th class='lineTable' style='background-color:#FFEB99; line-height:0;'> Condition Result </th>
<th class='lineTable' style='background-color:#80FFBF; line-height:1;' width='120px'> Evaluation Count </th>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>73</td>
<td class='lineTable'> <pre class='codered'>(addr == ADDR_LOAD)__TRUE</pre> </td>
<td class='lineTable'>0 </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codered'>(addr == ADDR_LOAD)__FALSE</pre> </td>
<td class='lineTable'>0 </td>
</tr>
</table>
</div>
<br clear=all>
</div>
<br clear=all>
</div>
<div style='display:none' id='instance9_condcov'>
<button class='instCondCollapsible' id='button_instance9_condcov'> <font size='4' color=#b38f00> &#169; </font>
 Condition Coverage of Instance 9 : tb_timer.dut.u_timer_regs_mcopy8 </button> 
<div class='instCondContent'>
<br clear=all>
<font size='2' face='arial' style='padding-left:6px'>
Condition Coverage Summary for Instance : tb_timer.dut.u_timer_regs_mcopy8
</font>
<br clear=all>
<table class='fileScoreTable'>
<tr>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Total Conditions </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Covered Conditions </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Uncovered Conditions </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Condition Coverage Score </th>
</tr>
<tr>
<td class='fileScoreTable'>1</td>
<td class='fileScoreTable'>0</td>
<td class='fileScoreTable'>1</td>
<td class='fileScoreTable' bgcolor='#FF0000'>0</td>
</tr>
</table>
<br clear=all>
<div class='condCoverageTable'>
<table class='lineTable'>
<tr>
<th class='lineTable' style='background-color:#FFDD99; line-height:0;' width='80px'> LineNumber </th>
<th class='lineTable' style='background-color:#FFEB99; line-height:0;'> Condition Result </th>
<th class='lineTable' style='background-color:#80FFBF; line-height:1;' width='120px'> Evaluation Count </th>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>73</td>
<td class='lineTable'> <pre class='codered'>(addr == ADDR_LOAD)__TRUE</pre> </td>
<td class='lineTable'>0 </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codered'>(addr == ADDR_LOAD)__FALSE</pre> </td>
<td class='lineTable'>0 </td>
</tr>
</table>
</div>
<br clear=all>
</div>
<br clear=all>
</div>
<div style='display:none' id='instance10_condcov'>
<button class='instCondCollapsible' id='button_instance10_condcov'> <font size='4' color=#b38f00> &#169; </font>
 Condition Coverage of Instance 10 : tb_timer.dut.u_timer_regs_mcopy9 </button> 
<div class='instCondContent'>
<br clear=all>
<font size='2' face='arial' style='padding-left:6px'>
Condition Coverage Summary for Instance : tb_timer.dut.u_timer_regs_mcopy9
</font>
<br clear=all>
<table class='fileScoreTable'>
<tr>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Total Conditions </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Covered Conditions </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Uncovered Conditions </th>
<th class='fileScoreTable' bgcolor='#DEE8EE'> Condition Coverage Score </th>
</tr>
<tr>
<td class='fileScoreTable'>1</td>
<td class='fileScoreTable'>0</td>
<td class='fileScoreTable'>1</td>
<td class='fileScoreTable' bgcolor='#FF0000'>0</td>
</tr>
</table>
<br clear=all>
<div class='condCoverageTable'>
<table class='lineTable'>
<tr>
<th class='lineTable' style='background-color:#FFDD99; line-height:0;' width='80px'> LineNumber </th>
<th class='lineTable' style='background-color:#FFEB99; line-height:0;'> Condition Result </th>
<th class='lineTable' style='background-color:#80FFBF; line-height:1;' width='120px'> Evaluation Count </th>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'>73</td>
<td class='lineTable'> <pre class='codered'>(addr == ADDR_LOAD)__TRUE</pre> </td>
<td class='lineTable'>0 </td>
</tr>
<tr class='lineTableHoverRed'>
<td class='lineTable'> </td>
<td class='lineTable'> <pre class='codered'>(addr == ADDR_LOAD)__FALSE</pre> </td>
<td class='lineTable'>0 </td>
</tr>
</table>
</div>
<br clear=all>
</div>
<br clear=all>
</div>
</div>

</div>
<br clear=all>
<div class='paginationcentre'>
<div class='modpagination'>
<a href='mod17_1.html'>&laquo;</a>
<a href='mod17_1.html' class = 'active'>1</a>
<a href='mod17_2.html'>2</a>
<a href='mod17_2.html'>&raquo;</a>
</div>
</div>
<br clear=all>
</div>
</div>
<script type='text/javascript' src='jsCodeCov/modFileCollapse.js'></script>
<script type='text/javascript' src='jsCodeCov/instFileCollapse.js'></script>
<script type='text/javascript' src='jsCodeCov/checkdisplay.js'></script>
<script> function openFileContent(id) {document.getElementById(id).click();} </script>
</body>
</html>
