
AVRASM ver. 2.1.30  C:\Users\shoan\Desktop\xamloz\Master\Debug\List\master.asm Sun May 23 12:48:03 2021

C:\Users\shoan\Desktop\xamloz\Master\Debug\List\master.asm(1088): warning: Register r4 already defined by the .DEF directive
C:\Users\shoan\Desktop\xamloz\Master\Debug\List\master.asm(1089): warning: Register r5 already defined by the .DEF directive
C:\Users\shoan\Desktop\xamloz\Master\Debug\List\master.asm(1090): warning: Register r7 already defined by the .DEF directive
C:\Users\shoan\Desktop\xamloz\Master\Debug\List\master.asm(1091): warning: Register r6 already defined by the .DEF directive
C:\Users\shoan\Desktop\xamloz\Master\Debug\List\master.asm(1092): warning: Register r9 already defined by the .DEF directive
C:\Users\shoan\Desktop\xamloz\Master\Debug\List\master.asm(1093): warning: Register r8 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V3.12 Advanced
                 ;(C) Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Build configuration    : Debug
                 ;Chip type              : ATmega16
                 ;Program type           : Application
                 ;Clock frequency        : 8.000000 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External RAM size      : 0
                 ;Data Stack size        : 256 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote 'char' to 'int': Yes
                 ;'char' is unsigned     : Yes
                 ;8 bit enums            : Yes
                 ;Global 'const' stored in FLASH: Yes
                 ;Enhanced function parameter passing: Yes
                 ;Enhanced core instructions: On
                 ;Automatic register allocation for global variables: On
                 ;Smart register allocation: On
                 
                 	#define _MODEL_SMALL_
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega16
                 	#pragma AVRPART MEMORY PROG_FLASH 16384
                 	#pragma AVRPART MEMORY EEPROM 512
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 1024
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	#define CALL_SUPPORTED 1
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU GICR=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0060
                 	.EQU __SRAM_END=0x045F
                 	.EQU __DSTACK_SIZE=0x0100
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	CALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	PUSH R26
                 	PUSH R27
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMRDW
                 	POP  R27
                 	POP  R26
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EX
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	CALL __EEPROMRDD
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	CALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _uartIndex=R4
                 	.DEF _uartIndex_msb=R5
                 	.DEF _nhietdo=R7
                 	.DEF _tram=R6
                 	.DEF _chuc=R9
                 	.DEF _dvi=R8
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 940c 00a0 	JMP  __RESET
000002 940c 0000 	JMP  0x00
000004 940c 0000 	JMP  0x00
000006 940c 0000 	JMP  0x00
000008 940c 0000 	JMP  0x00
00000a 940c 0000 	JMP  0x00
00000c 940c 0000 	JMP  0x00
00000e 940c 0000 	JMP  0x00
000010 940c 0000 	JMP  0x00
000012 940c 0000 	JMP  0x00
000014 940c 0000 	JMP  0x00
000016 940c 013a 	JMP  _usart_rx_isr
000018 940c 0000 	JMP  0x00
00001a 940c 0000 	JMP  0x00
00001c 940c 0000 	JMP  0x00
00001e 940c 0000 	JMP  0x00
000020 940c 0000 	JMP  0x00
000022 940c 0000 	JMP  0x00
000024 940c 0000 	JMP  0x00
000026 940c 0000 	JMP  0x00
000028 940c 0000 	JMP  0x00
                 
                 _tbl10_G101:
00002a 2710
00002b 03e8
00002c 0064
00002d 000a      	.DB  0x10,0x27,0xE8,0x3,0x64,0x0,0xA,0x0
00002e 0001      	.DB  0x1,0x0
                 _tbl16_G101:
00002f 1000
000030 0100
000031 0010
000032 0001      	.DB  0x0,0x10,0x0,0x1,0x10,0x0,0x1,0x0
                 
                 ;GLOBAL REGISTER VARIABLES INITIALIZATION
                 __REG_VARS:
000033 0000      	.DB  0x0,0x0
                 
                 _0x0:
000034 3153
000035 314c
000036 0030
000037 3153      	.DB  0x53,0x31,0x4C,0x31,0x30,0x0,0x53,0x31
000038 314c
000039 0031
00003a 3153
00003b 324c      	.DB  0x4C,0x31,0x31,0x0,0x53,0x31,0x4C,0x32
00003c 0030
00003d 3153
00003e 324c
00003f 0031      	.DB  0x30,0x0,0x53,0x31,0x4C,0x32,0x31,0x0
000040 3153
000041 334c
000042 0030
000043 3153      	.DB  0x53,0x31,0x4C,0x33,0x30,0x0,0x53,0x31
000044 334c
000045 0031
000046 3153
000047 344c      	.DB  0x4C,0x33,0x31,0x0,0x53,0x31,0x4C,0x34
000048 0030
000049 3153
00004a 344c
00004b 0031      	.DB  0x30,0x0,0x53,0x31,0x4C,0x34,0x31,0x0
00004c 3253
00004d 314c
00004e 0030
00004f 3253      	.DB  0x53,0x32,0x4C,0x31,0x30,0x0,0x53,0x32
000050 314c
000051 0031
000052 3253
000053 324c      	.DB  0x4C,0x31,0x31,0x0,0x53,0x32,0x4C,0x32
000054 0030
000055 3253
000056 324c
000057 0031      	.DB  0x30,0x0,0x53,0x32,0x4C,0x32,0x31,0x0
000058 3253
000059 334c
00005a 0030
00005b 3253      	.DB  0x53,0x32,0x4C,0x33,0x30,0x0,0x53,0x32
00005c 334c
00005d 0031
00005e 3253
00005f 344c      	.DB  0x4C,0x33,0x31,0x0,0x53,0x32,0x4C,0x34
000060 0030
000061 3253
000062 344c
000063 0031      	.DB  0x30,0x0,0x53,0x32,0x4C,0x34,0x31,0x0
000064 684e
000065 6569
000066 2074
000067 6f64      	.DB  0x4E,0x68,0x69,0x65,0x74,0x20,0x64,0x6F
000068 003a      	.DB  0x3A,0x0
                 
                 __GLOBAL_INI_TBL:
000069 0002      	.DW  0x02
00006a 0004      	.DW  0x04
00006b 0066      	.DW  __REG_VARS*2
                 
00006c 0006      	.DW  0x06
00006d 0160      	.DW  _0x2E
00006e 0068      	.DW  _0x0*2
                 
00006f 0006      	.DW  0x06
000070 0166      	.DW  _0x2E+6
000071 006e      	.DW  _0x0*2+6
                 
000072 0006      	.DW  0x06
000073 016c      	.DW  _0x2E+12
000074 0074      	.DW  _0x0*2+12
                 
000075 0006      	.DW  0x06
000076 0172      	.DW  _0x2E+18
000077 007a      	.DW  _0x0*2+18
                 
000078 0006      	.DW  0x06
000079 0178      	.DW  _0x2E+24
00007a 0080      	.DW  _0x0*2+24
                 
00007b 0006      	.DW  0x06
00007c 017e      	.DW  _0x2E+30
00007d 0086      	.DW  _0x0*2+30
                 
00007e 0006      	.DW  0x06
00007f 0184      	.DW  _0x2E+36
000080 008c      	.DW  _0x0*2+36
                 
000081 0006      	.DW  0x06
000082 018a      	.DW  _0x2E+42
000083 0092      	.DW  _0x0*2+42
                 
000084 0006      	.DW  0x06
000085 0190      	.DW  _0x2E+48
000086 0098      	.DW  _0x0*2+48
                 
000087 0006      	.DW  0x06
000088 0196      	.DW  _0x2E+54
000089 009e      	.DW  _0x0*2+54
                 
00008a 0006      	.DW  0x06
00008b 019c      	.DW  _0x2E+60
00008c 00a4      	.DW  _0x0*2+60
                 
00008d 0006      	.DW  0x06
00008e 01a2      	.DW  _0x2E+66
00008f 00aa      	.DW  _0x0*2+66
                 
000090 0006      	.DW  0x06
000091 01a8      	.DW  _0x2E+72
000092 00b0      	.DW  _0x0*2+72
                 
000093 0006      	.DW  0x06
000094 01ae      	.DW  _0x2E+78
000095 00b6      	.DW  _0x0*2+78
                 
000096 0006      	.DW  0x06
000097 01b4      	.DW  _0x2E+84
000098 00bc      	.DW  _0x0*2+84
                 
000099 0006      	.DW  0x06
00009a 01ba      	.DW  _0x2E+90
00009b 00c2      	.DW  _0x0*2+90
                 
00009c 000a      	.DW  0x0A
00009d 01c0      	.DW  _0x4D
00009e 00c8      	.DW  _0x0*2+96
                 
                 _0xFFFFFFFF:
00009f 0000      	.DW  0
                 
                 #define __GLOBAL_INI_TBL_PRESENT 1
                 
                 __RESET:
0000a0 94f8      	CLI
0000a1 27ee      	CLR  R30
0000a2 bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
0000a3 e0f1      	LDI  R31,1
0000a4 bffb      	OUT  GICR,R31
0000a5 bfeb      	OUT  GICR,R30
0000a6 bfe5      	OUT  MCUCR,R30
                 
                 ;CLEAR R2-R14
0000a7 e08d      	LDI  R24,(14-2)+1
0000a8 e0a2      	LDI  R26,2
0000a9 27bb      	CLR  R27
                 __CLEAR_REG:
0000aa 93ed      	ST   X+,R30
0000ab 958a      	DEC  R24
0000ac f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
0000ad e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
0000ae e094      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
0000af e6a0      	LDI  R26,__SRAM_START
                 __CLEAR_SRAM:
0000b0 93ed      	ST   X+,R30
0000b1 9701      	SBIW R24,1
0000b2 f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
0000b3 ede2      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
0000b4 e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
0000b5 9185      	LPM  R24,Z+
0000b6 9195      	LPM  R25,Z+
0000b7 9700      	SBIW R24,0
0000b8 f061      	BREQ __GLOBAL_INI_END
0000b9 91a5      	LPM  R26,Z+
0000ba 91b5      	LPM  R27,Z+
0000bb 9005      	LPM  R0,Z+
0000bc 9015      	LPM  R1,Z+
0000bd 01bf      	MOVW R22,R30
0000be 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
0000bf 9005      	LPM  R0,Z+
0000c0 920d      	ST   X+,R0
0000c1 9701      	SBIW R24,1
0000c2 f7e1      	BRNE __GLOBAL_INI_LOOP
0000c3 01fb      	MOVW R30,R22
0000c4 cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
0000c5 e5ef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
0000c6 bfed      	OUT  SPL,R30
0000c7 e0e4      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
0000c8 bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
0000c9 e6c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
0000ca e0d1      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
0000cb 940c 022d 	JMP  _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x160
                 
                 	.CSEG
                 ;/*******************************************************
                 ;This program was created by the
                 ;CodeWizardAVR V3.12 Advanced
                 ;Automatic Program Generator
                 ;© Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 5/22/2021
                 ;Author  :
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega16
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 8.000000 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 256
                 ;*******************************************************/
                 ;
                 ;#include <mega16.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x40
                 	.EQU __sm_mask=0xB0
                 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powersave=0x30
                 	.EQU __sm_standby=0xA0
                 	.EQU __sm_ext_standby=0xB0
                 	.EQU __sm_adc_noise_red=0x10
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;#include <delay.h>
                 ;#include <string.h>
                 ;// Declare your global variables here
                 ;
                 ;#define DATA_REGISTER_EMPTY (1<<UDRE)
                 ;#define RX_COMPLETE (1<<RXC)
                 ;#define FRAMING_ERROR (1<<FE)
                 ;#define PARITY_ERROR (1<<UPE)
                 ;#define DATA_OVERRUN (1<<DOR)
                 ;
                 ;#define RS PORTA.0
                 ;#define RW PORTA.1
                 ;#define E PORTA.2
                 ;#define DATA PORTC
                 ;#define Slave1 PORTB.0
                 ;#define Slave2 PORTB.1
                 ;
                 ;int uartIndex = 0;
                 ;unsigned char uartReceive[6];
                 ;unsigned char uartSend[6];
                 ;unsigned char nhietdo;
                 ;unsigned char tram,chuc,dvi;
                 ;
                 ;void khoidong(char x)
                 ; 0000 0031 {
                 
                 	.CSEG
                 _khoidong:
                 ; .FSTART _khoidong
                 ; 0000 0032     RW=RS=E=0;
0000cd 93aa      	ST   -Y,R26
                 ;	x -> Y+0
0000ce 98da      	CBI  0x1B,2
0000cf 98d8      	CBI  0x1B,0
0000d0 98d9      	CBI  0x1B,1
                 ; 0000 0033     DATA=x;
0000d1 940e 02ba 	CALL SUBOPT_0x0
                 ; 0000 0034     //delay_ms(5);
                 ; 0000 0035     E=1;
                 ; 0000 0036     //delay_ms(5);
                 ; 0000 0037     E=0;
                 ; 0000 0038     delay_ms(20);
                 ; 0000 0039 }
0000d3 c052      	RJMP _0x2080001
                 ; .FEND
                 ;void hienthi(char x)
                 ; 0000 003B {
                 _hienthi:
                 ; .FSTART _hienthi
                 ; 0000 003C     RW=E=0;
0000d4 93aa      	ST   -Y,R26
                 ;	x -> Y+0
0000d5 98da      	CBI  0x1B,2
0000d6 98d9      	CBI  0x1B,1
                 ; 0000 003D     RS=1;
0000d7 9ad8      	SBI  0x1B,0
                 ; 0000 003E     DATA=x;
0000d8 940e 02ba 	CALL SUBOPT_0x0
                 ; 0000 003F     //delay_ms(5);
                 ; 0000 0040     E=1;
                 ; 0000 0041     //delay_ms(5);
                 ; 0000 0042     E=0;
                 ; 0000 0043     delay_ms(20);
                 ; 0000 0044 }
0000da c04b      	RJMP _0x2080001
                 ; .FEND
                 ;void hienchuoi(char *data)
                 ; 0000 0046 {
                 _hienchuoi:
                 ; .FSTART _hienchuoi
                 ; 0000 0047     int n,i;
                 ; 0000 0048     n = strlen(data);
0000db 93ba      	ST   -Y,R27
0000dc 93aa      	ST   -Y,R26
0000dd 940e 0309 	CALL __SAVELOCR4
                 ;	*data -> Y+4
                 ;	n -> R16,R17
                 ;	i -> R18,R19
0000df 81ac      	LDD  R26,Y+4
0000e0 81bd      	LDD  R27,Y+4+1
0000e1 940e 02ae 	CALL _strlen
0000e3 018f      	MOVW R16,R30
                 ; 0000 0049     for(i = 0; i < n; i++)
                +
0000e4 e020     +LDI R18 , LOW ( 0 )
0000e5 e030     +LDI R19 , HIGH ( 0 )
                 	__GETWRN 18,19,0
                 _0x18:
                +
0000e6 1720     +CP R18 , R16
0000e7 0731     +CPC R19 , R17
                 	__CPWRR 18,19,16,17
0000e8 f454      	BRGE _0x19
                 ; 0000 004A     {
                 ; 0000 004B         hienthi(data[i]);
0000e9 01f9      	MOVW R30,R18
0000ea 81ac      	LDD  R26,Y+4
0000eb 81bd      	LDD  R27,Y+4+1
0000ec 0fae      	ADD  R26,R30
0000ed 1fbf      	ADC  R27,R31
0000ee 91ac      	LD   R26,X
0000ef dfe4      	RCALL _hienthi
                 ; 0000 004C     }
                +
0000f0 5f2f     +SUBI R18 , LOW ( - 1 )
0000f1 4f3f     +SBCI R19 , HIGH ( - 1 )
                 	__ADDWRN 18,19,1
0000f2 cff3      	RJMP _0x18
                 _0x19:
                 ; 0000 004D }
0000f3 940e 030e 	CALL __LOADLOCR4
0000f5 9626      	ADIW R28,6
0000f6 9508      	RET
                 ; .FEND
                 ;void uart_char_send(unsigned char chr){
                 ; 0000 004E void uart_char_send(unsigned char chr){
                 _uart_char_send:
                 ; .FSTART _uart_char_send
                 ; 0000 004F     while (!(UCSRA & (1<<UDRE))) {}; //cho den khi bit UDRE=1
0000f7 93aa      	ST   -Y,R26
                 ;	chr -> Y+0
                 _0x1A:
0000f8 9b5d      	SBIS 0xB,5
0000f9 cffe      	RJMP _0x1A
                 ; 0000 0050             UDR=chr;
0000fa 81e8      	LD   R30,Y
0000fb b9ec      	OUT  0xC,R30
                 ; 0000 0051 }
0000fc c029      	RJMP _0x2080001
                 ; .FEND
                 ;
                 ;void uart_string_send(unsigned char *txt){   //"hello"
                 ; 0000 0053 void uart_string_send(unsigned char *txt){
                 _uart_string_send:
                 ; .FSTART _uart_string_send
                 ; 0000 0054     unsigned char n, i;
                 ; 0000 0055     n=strlen(txt); //Dem so ky tu
0000fd 93ba      	ST   -Y,R27
0000fe 93aa      	ST   -Y,R26
0000ff 931a      	ST   -Y,R17
000100 930a      	ST   -Y,R16
                 ;	*txt -> Y+2
                 ;	n -> R17
                 ;	i -> R16
000101 81aa      	LDD  R26,Y+2
000102 81bb      	LDD  R27,Y+2+1
000103 940e 02ae 	CALL _strlen
000105 2f1e      	MOV  R17,R30
                 ; 0000 0056           for (i=0; i<n; i++){
000106 e000      	LDI  R16,LOW(0)
                 _0x1E:
000107 1701      	CP   R16,R17
000108 f448      	BRSH _0x1F
                 ; 0000 0057             uart_char_send(txt[i]);    //phat du lieu
000109 81aa      	LDD  R26,Y+2
00010a 81bb      	LDD  R27,Y+2+1
00010b 27ee      	CLR  R30
00010c 0fa0      	ADD  R26,R16
00010d 1fbe      	ADC  R27,R30
00010e 91ac      	LD   R26,X
00010f dfe7      	RCALL _uart_char_send
                 ; 0000 0058             }
000110 5f0f      	SUBI R16,-1
000111 cff5      	RJMP _0x1E
                 _0x1F:
                 ; 0000 0059 }
000112 8119      	LDD  R17,Y+1
000113 8108      	LDD  R16,Y+0
000114 9624      	ADIW R28,4
000115 9508      	RET
                 ; .FEND
                 ;char uart_char_receive(void)
                 ; 0000 005B {
                 _uart_char_receive:
                 ; .FSTART _uart_char_receive
                 ; 0000 005C     while (!(UCSRA & (1<<UDRE))) {};
                 _0x20:
000116 9b5d      	SBIS 0xB,5
000117 cffe      	RJMP _0x20
                 ; 0000 005D     return UDR;
000118 b1ec      	IN   R30,0xC
000119 9508      	RET
                 ; 0000 005E }
                 ; .FEND
                 ;void SPI_Write(char data)		/* SPI write data function */
                 ; 0000 0060 {
                 _SPI_Write:
                 ; .FSTART _SPI_Write
                 ; 0000 0061 	SPDR = data;			/* Write data to SPI data register */
00011a 93aa      	ST   -Y,R26
                 ;	data -> Y+0
00011b 81e8      	LD   R30,Y
00011c b9ef      	OUT  0xF,R30
                 ; 0000 0062 	while(!(SPSR & (1<<SPIF)));	/* Wait till transmission complete */
                 _0x23:
00011d 9b77      	SBIS 0xE,7
00011e cffe      	RJMP _0x23
                 ; 0000 0063 
                 ; 0000 0064 }
00011f c006      	RJMP _0x2080001
                 ; .FEND
                 ;char SPI_Read()				/* SPI read data function */
                 ; 0000 0066 {
                 ; 0000 0067 //	SPDR = 0xFF;
                 ; 0000 0068 	while(!(SPSR & (1<<SPIF)));	/* Wait till reception complete */
                 ; 0000 0069 	return(SPDR);			/* Return received data */
                 ; 0000 006A }
                 ;char SPI_tranceiver(char data)		/* SPI write data function */
                 ; 0000 006C {
                 _SPI_tranceiver:
                 ; .FSTART _SPI_tranceiver
                 ; 0000 006D 	SPDR = data;			/* Write data to SPI data register */
000120 93aa      	ST   -Y,R26
                 ;	data -> Y+0
000121 81e8      	LD   R30,Y
000122 b9ef      	OUT  0xF,R30
                 ; 0000 006E 	while(!(SPSR & (1<<SPIF)));	/* Wait till transmission complete */
                 _0x29:
000123 9b77      	SBIS 0xE,7
000124 cffe      	RJMP _0x29
                 ; 0000 006F     return(SPDR);
000125 b1ef      	IN   R30,0xF
                 _0x2080001:
000126 9621      	ADIW R28,1
000127 9508      	RET
                 ; 0000 0070 }
                 ; .FEND
                 ;void UARTSetup(char chuc, char donvi)
                 ; 0000 0072 {
                 _UARTSetup:
                 ; .FSTART _UARTSetup
                 ; 0000 0073     uartSend[0] = 'L';
000128 93aa      	ST   -Y,R26
                 ;	chuc -> Y+1
                 ;	donvi -> Y+0
000129 e4ec      	LDI  R30,LOW(76)
00012a 93e0 01d0 	STS  _uartSend,R30
                 ; 0000 0074     uartSend[1] = 'M';
00012c e4ed      	LDI  R30,LOW(77)
                +
00012d 93e0 01d1+STS _uartSend + ( 1 ) , R30
                 	__PUTB1MN _uartSend,1
                 ; 0000 0075     uartSend[2] = chuc;
00012f 81e9      	LDD  R30,Y+1
                +
000130 93e0 01d2+STS _uartSend + ( 2 ) , R30
                 	__PUTB1MN _uartSend,2
                 ; 0000 0076     uartSend[3] = donvi;
000132 81e8      	LD   R30,Y
                +
000133 93e0 01d3+STS _uartSend + ( 3 ) , R30
                 	__PUTB1MN _uartSend,3
                 ; 0000 0077     uartSend[4] = '\n';
000135 e0ea      	LDI  R30,LOW(10)
                +
000136 93e0 01d4+STS _uartSend + ( 4 ) , R30
                 	__PUTB1MN _uartSend,4
                 ; 0000 0078 }
000138 9622      	ADIW R28,2
000139 9508      	RET
                 ; .FEND
                 ;// USART Receiver interrupt service routine
                 ;interrupt [USART_RXC] void usart_rx_isr(void)
                 ; 0000 007B {
                 _usart_rx_isr:
                 ; .FSTART _usart_rx_isr
00013a 920a      	ST   -Y,R0
00013b 921a      	ST   -Y,R1
00013c 92fa      	ST   -Y,R15
00013d 936a      	ST   -Y,R22
00013e 937a      	ST   -Y,R23
00013f 938a      	ST   -Y,R24
000140 939a      	ST   -Y,R25
000141 93aa      	ST   -Y,R26
000142 93ba      	ST   -Y,R27
000143 93ea      	ST   -Y,R30
000144 93fa      	ST   -Y,R31
000145 b7ef      	IN   R30,SREG
000146 93ea      	ST   -Y,R30
                 ; 0000 007C 
                 ; 0000 007D     uartReceive[uartIndex] = uart_char_receive();
000147 01f2      	MOVW R30,R4
000148 53e6      	SUBI R30,LOW(-_uartReceive)
000149 4ffe      	SBCI R31,HIGH(-_uartReceive)
00014a 93ff      	PUSH R31
00014b 93ef      	PUSH R30
00014c dfc9      	RCALL _uart_char_receive
00014d 91af      	POP  R26
00014e 91bf      	POP  R27
00014f 93ec      	ST   X,R30
                 ; 0000 007E     uartIndex++;
000150 01f2      	MOVW R30,R4
000151 9631      	ADIW R30,1
000152 012f      	MOVW R4,R30
                 ; 0000 007F     //SxLxx //S1L11
                 ; 0000 0080     if(uartIndex == 5)
000153 e0e5      	LDI  R30,LOW(5)
000154 e0f0      	LDI  R31,HIGH(5)
000155 15e4      	CP   R30,R4
000156 05f5      	CPC  R31,R5
000157 f009      	BREQ PC+2
000158 c0c6      	RJMP _0x2C
                 ; 0000 0081     {
                 ; 0000 0082         uartIndex = 0;
000159 2444      	CLR  R4
00015a 2455      	CLR  R5
                 ; 0000 0083         //khoidong(0x80);
                 ; 0000 0084         uartReceive[5] = '\0';
00015b e0e0      	LDI  R30,LOW(0)
                +
00015c 93e0 01cf+STS _uartReceive + ( 5 ) , R30
                 	__PUTB1MN _uartReceive,5
                 ; 0000 0085         //hienchuoi(uartReceive);
                 ; 0000 0086         if(strcmp(uartReceive,"S1L10") == 0)
00015e 940e 02c2 	CALL SUBOPT_0x1
                +
000160 e6a0     +LDI R26 , LOW ( _0x2E + ( 0 ) )
000161 e0b1     +LDI R27 , HIGH ( _0x2E + ( 0 ) )
                 	__POINTW2MN _0x2E,0
000162 940e 029a 	CALL _strcmp
000164 30e0      	CPI  R30,0
000165 f429      	BRNE _0x2D
                 ; 0000 0087         {
                 ; 0000 0088             PORTB &=0b11111110;
000166 98c0      	CBI  0x18,0
                 ; 0000 0089             SPI_Write('1');
000167 e3a1      	LDI  R26,LOW(49)
000168 dfb1      	RCALL _SPI_Write
                 ; 0000 008A             PORTB |=0b00000001;
000169 9ac0      	SBI  0x18,0
                 ; 0000 008B         }
                 ; 0000 008C         else if(strcmp(uartReceive,"S1L11") == 0)
00016a c0b4      	RJMP _0x2F
                 _0x2D:
00016b 940e 02c2 	CALL SUBOPT_0x1
                +
00016d e6a6     +LDI R26 , LOW ( _0x2E + ( 6 ) )
00016e e0b1     +LDI R27 , HIGH ( _0x2E + ( 6 ) )
                 	__POINTW2MN _0x2E,6
00016f 940e 029a 	CALL _strcmp
000171 30e0      	CPI  R30,0
000172 f429      	BRNE _0x30
                 ; 0000 008D         {
                 ; 0000 008E             PORTB &=0b11111110;
000173 98c0      	CBI  0x18,0
                 ; 0000 008F             SPI_Write('2');
000174 e3a2      	LDI  R26,LOW(50)
000175 dfa4      	RCALL _SPI_Write
                 ; 0000 0090             PORTB |=0b00000001;
000176 9ac0      	SBI  0x18,0
                 ; 0000 0091         }
                 ; 0000 0092         else if(strcmp(uartReceive,"S1L20") == 0)
000177 c0a7      	RJMP _0x31
                 _0x30:
000178 940e 02c2 	CALL SUBOPT_0x1
                +
00017a e6ac     +LDI R26 , LOW ( _0x2E + ( 12 ) )
00017b e0b1     +LDI R27 , HIGH ( _0x2E + ( 12 ) )
                 	__POINTW2MN _0x2E,12
00017c 940e 029a 	CALL _strcmp
00017e 30e0      	CPI  R30,0
00017f f429      	BRNE _0x32
                 ; 0000 0093         {
                 ; 0000 0094             PORTB &=0b11111110;
000180 98c0      	CBI  0x18,0
                 ; 0000 0095             SPI_Write('3');
000181 e3a3      	LDI  R26,LOW(51)
000182 df97      	RCALL _SPI_Write
                 ; 0000 0096             PORTB |=0b00000001;
000183 9ac0      	SBI  0x18,0
                 ; 0000 0097         }
                 ; 0000 0098         else if(strcmp(uartReceive,"S1L21") == 0)
000184 c09a      	RJMP _0x33
                 _0x32:
000185 940e 02c2 	CALL SUBOPT_0x1
                +
000187 e7a2     +LDI R26 , LOW ( _0x2E + ( 18 ) )
000188 e0b1     +LDI R27 , HIGH ( _0x2E + ( 18 ) )
                 	__POINTW2MN _0x2E,18
000189 940e 029a 	CALL _strcmp
00018b 30e0      	CPI  R30,0
00018c f429      	BRNE _0x34
                 ; 0000 0099         {
                 ; 0000 009A             PORTB &=0b11111110;
00018d 98c0      	CBI  0x18,0
                 ; 0000 009B             SPI_Write('4');
00018e e3a4      	LDI  R26,LOW(52)
00018f df8a      	RCALL _SPI_Write
                 ; 0000 009C             PORTB |=0b00000001;
000190 9ac0      	SBI  0x18,0
                 ; 0000 009D         }
                 ; 0000 009E         else if(strcmp(uartReceive,"S1L30") == 0)
000191 c08d      	RJMP _0x35
                 _0x34:
000192 940e 02c2 	CALL SUBOPT_0x1
                +
000194 e7a8     +LDI R26 , LOW ( _0x2E + ( 24 ) )
000195 e0b1     +LDI R27 , HIGH ( _0x2E + ( 24 ) )
                 	__POINTW2MN _0x2E,24
000196 940e 029a 	CALL _strcmp
000198 30e0      	CPI  R30,0
000199 f429      	BRNE _0x36
                 ; 0000 009F         {
                 ; 0000 00A0             PORTB &=0b11111110;
00019a 98c0      	CBI  0x18,0
                 ; 0000 00A1             SPI_Write('5');
00019b e3a5      	LDI  R26,LOW(53)
00019c df7d      	RCALL _SPI_Write
                 ; 0000 00A2             PORTB |=0b00000001;
00019d 9ac0      	SBI  0x18,0
                 ; 0000 00A3         }
                 ; 0000 00A4         else if(strcmp(uartReceive,"S1L31") == 0)
00019e c080      	RJMP _0x37
                 _0x36:
00019f 940e 02c2 	CALL SUBOPT_0x1
                +
0001a1 e7ae     +LDI R26 , LOW ( _0x2E + ( 30 ) )
0001a2 e0b1     +LDI R27 , HIGH ( _0x2E + ( 30 ) )
                 	__POINTW2MN _0x2E,30
0001a3 940e 029a 	CALL _strcmp
0001a5 30e0      	CPI  R30,0
0001a6 f429      	BRNE _0x38
                 ; 0000 00A5         {
                 ; 0000 00A6             PORTB &=0b11111110;
0001a7 98c0      	CBI  0x18,0
                 ; 0000 00A7             SPI_Write('6');
0001a8 e3a6      	LDI  R26,LOW(54)
0001a9 df70      	RCALL _SPI_Write
                 ; 0000 00A8             PORTB |=0b00000001;
0001aa 9ac0      	SBI  0x18,0
                 ; 0000 00A9         }
                 ; 0000 00AA         else if(strcmp(uartReceive,"S1L40") == 0)
0001ab c073      	RJMP _0x39
                 _0x38:
0001ac 940e 02c2 	CALL SUBOPT_0x1
                +
0001ae e8a4     +LDI R26 , LOW ( _0x2E + ( 36 ) )
0001af e0b1     +LDI R27 , HIGH ( _0x2E + ( 36 ) )
                 	__POINTW2MN _0x2E,36
0001b0 940e 029a 	CALL _strcmp
0001b2 30e0      	CPI  R30,0
0001b3 f429      	BRNE _0x3A
                 ; 0000 00AB         {
                 ; 0000 00AC             PORTB &=0b11111110;
0001b4 98c0      	CBI  0x18,0
                 ; 0000 00AD             SPI_Write('7');
0001b5 e3a7      	LDI  R26,LOW(55)
0001b6 df63      	RCALL _SPI_Write
                 ; 0000 00AE             PORTB |=0b00000001;
0001b7 9ac0      	SBI  0x18,0
                 ; 0000 00AF         }
                 ; 0000 00B0         else if(strcmp(uartReceive,"S1L41") == 0)
0001b8 c066      	RJMP _0x3B
                 _0x3A:
0001b9 940e 02c2 	CALL SUBOPT_0x1
                +
0001bb e8aa     +LDI R26 , LOW ( _0x2E + ( 42 ) )
0001bc e0b1     +LDI R27 , HIGH ( _0x2E + ( 42 ) )
                 	__POINTW2MN _0x2E,42
0001bd 940e 029a 	CALL _strcmp
0001bf 30e0      	CPI  R30,0
0001c0 f429      	BRNE _0x3C
                 ; 0000 00B1         {
                 ; 0000 00B2             PORTB &=0b11111110;
0001c1 98c0      	CBI  0x18,0
                 ; 0000 00B3             SPI_Write('8');
0001c2 e3a8      	LDI  R26,LOW(56)
0001c3 df56      	RCALL _SPI_Write
                 ; 0000 00B4             PORTB |=0b00000001;
0001c4 9ac0      	SBI  0x18,0
                 ; 0000 00B5         }       /************/
                 ; 0000 00B6         else if(strcmp(uartReceive,"S2L10") == 0)
0001c5 c059      	RJMP _0x3D
                 _0x3C:
0001c6 940e 02c2 	CALL SUBOPT_0x1
                +
0001c8 e9a0     +LDI R26 , LOW ( _0x2E + ( 48 ) )
0001c9 e0b1     +LDI R27 , HIGH ( _0x2E + ( 48 ) )
                 	__POINTW2MN _0x2E,48
0001ca 940e 029a 	CALL _strcmp
0001cc 30e0      	CPI  R30,0
0001cd f419      	BRNE _0x3E
                 ; 0000 00B7         {
                 ; 0000 00B8             PORTB &=0b11111101;
0001ce 98c1      	CBI  0x18,1
                 ; 0000 00B9             SPI_Write('1');
0001cf e3a1      	LDI  R26,LOW(49)
0001d0 c04c      	RJMP _0x52
                 ; 0000 00BA             PORTB |=0b00000010;
                 ; 0000 00BB         }
                 ; 0000 00BC         else if(strcmp(uartReceive,"S2L11") == 0)
                 _0x3E:
0001d1 940e 02c2 	CALL SUBOPT_0x1
                +
0001d3 e9a6     +LDI R26 , LOW ( _0x2E + ( 54 ) )
0001d4 e0b1     +LDI R27 , HIGH ( _0x2E + ( 54 ) )
                 	__POINTW2MN _0x2E,54
0001d5 940e 029a 	CALL _strcmp
0001d7 30e0      	CPI  R30,0
0001d8 f419      	BRNE _0x40
                 ; 0000 00BD         {
                 ; 0000 00BE             PORTB &=0b11111101;
0001d9 98c1      	CBI  0x18,1
                 ; 0000 00BF             SPI_Write('2');
0001da e3a2      	LDI  R26,LOW(50)
0001db c041      	RJMP _0x52
                 ; 0000 00C0             PORTB |=0b00000010;
                 ; 0000 00C1         }
                 ; 0000 00C2         else if(strcmp(uartReceive,"S2L20") == 0)
                 _0x40:
0001dc 940e 02c2 	CALL SUBOPT_0x1
                +
0001de e9ac     +LDI R26 , LOW ( _0x2E + ( 60 ) )
0001df e0b1     +LDI R27 , HIGH ( _0x2E + ( 60 ) )
                 	__POINTW2MN _0x2E,60
0001e0 940e 029a 	CALL _strcmp
0001e2 30e0      	CPI  R30,0
0001e3 f419      	BRNE _0x42
                 ; 0000 00C3         {
                 ; 0000 00C4             PORTB &=0b11111101;
0001e4 98c1      	CBI  0x18,1
                 ; 0000 00C5             SPI_Write('3');
0001e5 e3a3      	LDI  R26,LOW(51)
0001e6 c036      	RJMP _0x52
                 ; 0000 00C6             PORTB |=0b00000010;
                 ; 0000 00C7         }
                 ; 0000 00C8         else if(strcmp(uartReceive,"S2L21") == 0)
                 _0x42:
0001e7 940e 02c2 	CALL SUBOPT_0x1
                +
0001e9 eaa2     +LDI R26 , LOW ( _0x2E + ( 66 ) )
0001ea e0b1     +LDI R27 , HIGH ( _0x2E + ( 66 ) )
                 	__POINTW2MN _0x2E,66
0001eb 940e 029a 	CALL _strcmp
0001ed 30e0      	CPI  R30,0
0001ee f419      	BRNE _0x44
                 ; 0000 00C9         {
                 ; 0000 00CA             PORTB &=0b11111101;
0001ef 98c1      	CBI  0x18,1
                 ; 0000 00CB             SPI_Write('4');
0001f0 e3a4      	LDI  R26,LOW(52)
0001f1 c02b      	RJMP _0x52
                 ; 0000 00CC             PORTB |=0b00000010;
                 ; 0000 00CD         }
                 ; 0000 00CE         else if(strcmp(uartReceive,"S2L30") == 0)
                 _0x44:
0001f2 940e 02c2 	CALL SUBOPT_0x1
                +
0001f4 eaa8     +LDI R26 , LOW ( _0x2E + ( 72 ) )
0001f5 e0b1     +LDI R27 , HIGH ( _0x2E + ( 72 ) )
                 	__POINTW2MN _0x2E,72
0001f6 940e 029a 	CALL _strcmp
0001f8 30e0      	CPI  R30,0
0001f9 f419      	BRNE _0x46
                 ; 0000 00CF         {
                 ; 0000 00D0             PORTB &=0b11111101;
0001fa 98c1      	CBI  0x18,1
                 ; 0000 00D1             SPI_Write('5');
0001fb e3a5      	LDI  R26,LOW(53)
0001fc c020      	RJMP _0x52
                 ; 0000 00D2             PORTB |=0b00000010;
                 ; 0000 00D3         }
                 ; 0000 00D4         else if(strcmp(uartReceive,"S2L31") == 0)
                 _0x46:
0001fd 940e 02c2 	CALL SUBOPT_0x1
                +
0001ff eaae     +LDI R26 , LOW ( _0x2E + ( 78 ) )
000200 e0b1     +LDI R27 , HIGH ( _0x2E + ( 78 ) )
                 	__POINTW2MN _0x2E,78
000201 940e 029a 	CALL _strcmp
000203 30e0      	CPI  R30,0
000204 f419      	BRNE _0x48
                 ; 0000 00D5         {
                 ; 0000 00D6             PORTB &=0b11111101;
000205 98c1      	CBI  0x18,1
                 ; 0000 00D7             SPI_Write('6');
000206 e3a6      	LDI  R26,LOW(54)
000207 c015      	RJMP _0x52
                 ; 0000 00D8             PORTB |=0b00000010;
                 ; 0000 00D9         }
                 ; 0000 00DA         else if(strcmp(uartReceive,"S2L40") == 0)
                 _0x48:
000208 940e 02c2 	CALL SUBOPT_0x1
                +
00020a eba4     +LDI R26 , LOW ( _0x2E + ( 84 ) )
00020b e0b1     +LDI R27 , HIGH ( _0x2E + ( 84 ) )
                 	__POINTW2MN _0x2E,84
00020c 940e 029a 	CALL _strcmp
00020e 30e0      	CPI  R30,0
00020f f419      	BRNE _0x4A
                 ; 0000 00DB         {
                 ; 0000 00DC             PORTB &=0b11111101;
000210 98c1      	CBI  0x18,1
                 ; 0000 00DD             SPI_Write('7');
000211 e3a7      	LDI  R26,LOW(55)
000212 c00a      	RJMP _0x52
                 ; 0000 00DE             PORTB |=0b00000010;
                 ; 0000 00DF         }
                 ; 0000 00E0         else if(strcmp(uartReceive,"S2L41") == 0)
                 _0x4A:
000213 940e 02c2 	CALL SUBOPT_0x1
                +
000215 ebaa     +LDI R26 , LOW ( _0x2E + ( 90 ) )
000216 e0b1     +LDI R27 , HIGH ( _0x2E + ( 90 ) )
                 	__POINTW2MN _0x2E,90
000217 940e 029a 	CALL _strcmp
000219 30e0      	CPI  R30,0
00021a f421      	BRNE _0x4C
                 ; 0000 00E1         {
                 ; 0000 00E2             PORTB &=0b11111101;
00021b 98c1      	CBI  0x18,1
                 ; 0000 00E3             SPI_Write('8');
00021c e3a8      	LDI  R26,LOW(56)
                 _0x52:
00021d defc      	RCALL _SPI_Write
                 ; 0000 00E4             PORTB |=0b00000010;
00021e 9ac1      	SBI  0x18,1
                 ; 0000 00E5         }
                 ; 0000 00E6 
                 ; 0000 00E7 
                 ; 0000 00E8     }
                 _0x4C:
                 _0x3D:
                 _0x3B:
                 _0x39:
                 _0x37:
                 _0x35:
                 _0x33:
                 _0x31:
                 _0x2F:
                 ; 0000 00E9 }
                 _0x2C:
00021f 91e9      	LD   R30,Y+
000220 bfef      	OUT  SREG,R30
000221 91f9      	LD   R31,Y+
000222 91e9      	LD   R30,Y+
000223 91b9      	LD   R27,Y+
000224 91a9      	LD   R26,Y+
000225 9199      	LD   R25,Y+
000226 9189      	LD   R24,Y+
000227 9179      	LD   R23,Y+
000228 9169      	LD   R22,Y+
000229 90f9      	LD   R15,Y+
00022a 9019      	LD   R1,Y+
00022b 9009      	LD   R0,Y+
00022c 9518      	RETI
                 ; .FEND
                 
                 	.DSEG
                 _0x2E:
000160           	.BYTE 0x60
                 ;
                 ;
                 ;// Standard Input/Output functions
                 ;#include <stdio.h>
                 ;
                 ;// SPI functions
                 ;#include <spi.h>
                 ;
                 ;void main(void)
                 ; 0000 00F3 {
                 
                 	.CSEG
                 _main:
                 ; .FSTART _main
                 ; 0000 00F4 // Declare your local variables here
                 ; 0000 00F5 
                 ; 0000 00F6 // Input/Output Ports initialization
                 ; 0000 00F7 // Port A initialization
                 ; 0000 00F8 // Function: Bit7=Out Bit6=Out Bit5=Out Bit4=Out Bit3=Out Bit2=Out Bit1=Out Bit0=Out
                 ; 0000 00F9 DDRA=(1<<DDA7) | (1<<DDA6) | (1<<DDA5) | (1<<DDA4) | (1<<DDA3) | (1<<DDA2) | (1<<DDA1) | (1<<DDA0);
00022d efef      	LDI  R30,LOW(255)
00022e bbea      	OUT  0x1A,R30
                 ; 0000 00FA // State: Bit7=0 Bit6=0 Bit5=0 Bit4=0 Bit3=0 Bit2=0 Bit1=0 Bit0=0
                 ; 0000 00FB PORTA=(0<<PORTA7) | (0<<PORTA6) | (0<<PORTA5) | (0<<PORTA4) | (0<<PORTA3) | (0<<PORTA2) | (0<<PORTA1) | (0<<PORTA0);
00022f e0e0      	LDI  R30,LOW(0)
000230 bbeb      	OUT  0x1B,R30
                 ; 0000 00FC 
                 ; 0000 00FD // Port B initialization
                 ; 0000 00FE // Function: Bit7=Out Bit6=In Bit5=Out Bit4=Out Bit3=In Bit2=In Bit1=Out Bit0=Out
                 ; 0000 00FF DDRB=(1<<DDB7) | (0<<DDB6) | (1<<DDB5) | (1<<DDB4) | (0<<DDB3) | (0<<DDB2) | (1<<DDB1) | (1<<DDB0);
000231 ebe3      	LDI  R30,LOW(179)
000232 bbe7      	OUT  0x17,R30
                 ; 0000 0100 // State: Bit7=0 Bit6=T Bit5=0 Bit4=0 Bit3=T Bit2=T Bit1=0 Bit0=0
                 ; 0000 0101 PORTB=(0<<PORTB7) | (0<<PORTB6) | (0<<PORTB5) | (0<<PORTB4) | (0<<PORTB3) | (0<<PORTB2) | (0<<PORTB1) | (0<<PORTB0);
000233 e0e0      	LDI  R30,LOW(0)
000234 bbe8      	OUT  0x18,R30
                 ; 0000 0102 
                 ; 0000 0103 // Port C initialization
                 ; 0000 0104 // Function: Bit7=Out Bit6=Out Bit5=Out Bit4=Out Bit3=Out Bit2=Out Bit1=Out Bit0=Out
                 ; 0000 0105 DDRC=(1<<DDC7) | (1<<DDC6) | (1<<DDC5) | (1<<DDC4) | (1<<DDC3) | (1<<DDC2) | (1<<DDC1) | (1<<DDC0);
000235 efef      	LDI  R30,LOW(255)
000236 bbe4      	OUT  0x14,R30
                 ; 0000 0106 // State: Bit7=0 Bit6=0 Bit5=0 Bit4=0 Bit3=0 Bit2=0 Bit1=0 Bit0=0
                 ; 0000 0107 PORTC=(0<<PORTC7) | (0<<PORTC6) | (0<<PORTC5) | (0<<PORTC4) | (0<<PORTC3) | (0<<PORTC2) | (0<<PORTC1) | (0<<PORTC0);
000237 e0e0      	LDI  R30,LOW(0)
000238 bbe5      	OUT  0x15,R30
                 ; 0000 0108 
                 ; 0000 0109 // Port D initialization
                 ; 0000 010A // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 010B DDRD=(0<<DDD7) | (0<<DDD6) | (0<<DDD5) | (0<<DDD4) | (0<<DDD3) | (0<<DDD2) | (0<<DDD1) | (0<<DDD0);
000239 bbe1      	OUT  0x11,R30
                 ; 0000 010C // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 010D PORTD=(0<<PORTD7) | (0<<PORTD6) | (0<<PORTD5) | (0<<PORTD4) | (0<<PORTD3) | (0<<PORTD2) | (0<<PORTD1) | (0<<PORTD0);
00023a bbe2      	OUT  0x12,R30
                 ; 0000 010E 
                 ; 0000 010F // Timer/Counter 0 initialization
                 ; 0000 0110 // Clock source: System Clock
                 ; 0000 0111 // Clock value: Timer 0 Stopped
                 ; 0000 0112 // Mode: Normal top=0xFF
                 ; 0000 0113 // OC0 output: Disconnected
                 ; 0000 0114 TCCR0=(0<<WGM00) | (0<<COM01) | (0<<COM00) | (0<<WGM01) | (0<<CS02) | (0<<CS01) | (0<<CS00);
00023b bfe3      	OUT  0x33,R30
                 ; 0000 0115 TCNT0=0x00;
00023c bfe2      	OUT  0x32,R30
                 ; 0000 0116 OCR0=0x00;
00023d bfec      	OUT  0x3C,R30
                 ; 0000 0117 
                 ; 0000 0118 // Timer/Counter 1 initialization
                 ; 0000 0119 // Clock source: System Clock
                 ; 0000 011A // Clock value: Timer1 Stopped
                 ; 0000 011B // Mode: Normal top=0xFFFF
                 ; 0000 011C // OC1A output: Disconnected
                 ; 0000 011D // OC1B output: Disconnected
                 ; 0000 011E // Noise Canceler: Off
                 ; 0000 011F // Input Capture on Falling Edge
                 ; 0000 0120 // Timer1 Overflow Interrupt: Off
                 ; 0000 0121 // Input Capture Interrupt: Off
                 ; 0000 0122 // Compare A Match Interrupt: Off
                 ; 0000 0123 // Compare B Match Interrupt: Off
                 ; 0000 0124 TCCR1A=(0<<COM1A1) | (0<<COM1A0) | (0<<COM1B1) | (0<<COM1B0) | (0<<WGM11) | (0<<WGM10);
00023e bdef      	OUT  0x2F,R30
                 ; 0000 0125 TCCR1B=(0<<ICNC1) | (0<<ICES1) | (0<<WGM13) | (0<<WGM12) | (0<<CS12) | (0<<CS11) | (0<<CS10);
00023f bdee      	OUT  0x2E,R30
                 ; 0000 0126 TCNT1H=0x00;
000240 bded      	OUT  0x2D,R30
                 ; 0000 0127 TCNT1L=0x00;
000241 bdec      	OUT  0x2C,R30
                 ; 0000 0128 ICR1H=0x00;
000242 bde7      	OUT  0x27,R30
                 ; 0000 0129 ICR1L=0x00;
000243 bde6      	OUT  0x26,R30
                 ; 0000 012A OCR1AH=0x00;
000244 bdeb      	OUT  0x2B,R30
                 ; 0000 012B OCR1AL=0x00;
000245 bdea      	OUT  0x2A,R30
                 ; 0000 012C OCR1BH=0x00;
000246 bde9      	OUT  0x29,R30
                 ; 0000 012D OCR1BL=0x00;
000247 bde8      	OUT  0x28,R30
                 ; 0000 012E 
                 ; 0000 012F // Timer/Counter 2 initialization
                 ; 0000 0130 // Clock source: System Clock
                 ; 0000 0131 // Clock value: Timer2 Stopped
                 ; 0000 0132 // Mode: Normal top=0xFF
                 ; 0000 0133 // OC2 output: Disconnected
                 ; 0000 0134 ASSR=0<<AS2;
000248 bde2      	OUT  0x22,R30
                 ; 0000 0135 TCCR2=(0<<PWM2) | (0<<COM21) | (0<<COM20) | (0<<CTC2) | (0<<CS22) | (0<<CS21) | (0<<CS20);
000249 bde5      	OUT  0x25,R30
                 ; 0000 0136 TCNT2=0x00;
00024a bde4      	OUT  0x24,R30
                 ; 0000 0137 OCR2=0x00;
00024b bde3      	OUT  0x23,R30
                 ; 0000 0138 
                 ; 0000 0139 // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0000 013A TIMSK=(0<<OCIE2) | (0<<TOIE2) | (0<<TICIE1) | (0<<OCIE1A) | (0<<OCIE1B) | (0<<TOIE1) | (0<<OCIE0) | (0<<TOIE0);
00024c bfe9      	OUT  0x39,R30
                 ; 0000 013B 
                 ; 0000 013C // External Interrupt(s) initialization
                 ; 0000 013D // INT0: Off
                 ; 0000 013E // INT1: Off
                 ; 0000 013F // INT2: Off
                 ; 0000 0140 MCUCR=(0<<ISC11) | (0<<ISC10) | (0<<ISC01) | (0<<ISC00);
00024d bfe5      	OUT  0x35,R30
                 ; 0000 0141 MCUCSR=(0<<ISC2);
00024e bfe4      	OUT  0x34,R30
                 ; 0000 0142 
                 ; 0000 0143 // USART initialization
                 ; 0000 0144 // Communication Parameters: 8 Data, 1 Stop, No Parity
                 ; 0000 0145 // USART Receiver: On
                 ; 0000 0146 // USART Transmitter: On
                 ; 0000 0147 // USART Mode: Asynchronous
                 ; 0000 0148 // USART Baud Rate: 9600
                 ; 0000 0149 UCSRA=(0<<RXC) | (0<<TXC) | (0<<UDRE) | (0<<FE) | (0<<DOR) | (0<<UPE) | (0<<U2X) | (0<<MPCM);
00024f b9eb      	OUT  0xB,R30
                 ; 0000 014A UCSRB=(1<<RXCIE) | (0<<TXCIE) | (0<<UDRIE) | (1<<RXEN) | (1<<TXEN) | (0<<UCSZ2) | (0<<RXB8) | (0<<TXB8);
000250 e9e8      	LDI  R30,LOW(152)
000251 b9ea      	OUT  0xA,R30
                 ; 0000 014B UCSRC=(1<<URSEL) | (0<<UMSEL) | (0<<UPM1) | (0<<UPM0) | (0<<USBS) | (1<<UCSZ1) | (1<<UCSZ0) | (0<<UCPOL);
000252 e8e6      	LDI  R30,LOW(134)
000253 bde0      	OUT  0x20,R30
                 ; 0000 014C UBRRH=0x00;
000254 e0e0      	LDI  R30,LOW(0)
000255 bde0      	OUT  0x20,R30
                 ; 0000 014D UBRRL=0x33;
000256 e3e3      	LDI  R30,LOW(51)
000257 b9e9      	OUT  0x9,R30
                 ; 0000 014E 
                 ; 0000 014F // Analog Comparator initialization
                 ; 0000 0150 // Analog Comparator: Off
                 ; 0000 0151 // The Analog Comparator's positive input is
                 ; 0000 0152 // connected to the AIN0 pin
                 ; 0000 0153 // The Analog Comparator's negative input is
                 ; 0000 0154 // connected to the AIN1 pin
                 ; 0000 0155 ACSR=(1<<ACD) | (0<<ACBG) | (0<<ACO) | (0<<ACI) | (0<<ACIE) | (0<<ACIC) | (0<<ACIS1) | (0<<ACIS0);
000258 e8e0      	LDI  R30,LOW(128)
000259 b9e8      	OUT  0x8,R30
                 ; 0000 0156 SFIOR=(0<<ACME);
00025a e0e0      	LDI  R30,LOW(0)
00025b bfe0      	OUT  0x30,R30
                 ; 0000 0157 
                 ; 0000 0158 // ADC initialization
                 ; 0000 0159 // ADC disabled
                 ; 0000 015A ADCSRA=(0<<ADEN) | (0<<ADSC) | (0<<ADATE) | (0<<ADIF) | (0<<ADIE) | (0<<ADPS2) | (0<<ADPS1) | (0<<ADPS0);
00025c b9e6      	OUT  0x6,R30
                 ; 0000 015B 
                 ; 0000 015C // SPI initialization
                 ; 0000 015D // SPI Type: Master
                 ; 0000 015E // SPI Clock Rate: 2000.000 kHz
                 ; 0000 015F // SPI Clock Phase: Cycle Start
                 ; 0000 0160 // SPI Clock Polarity: Low
                 ; 0000 0161 // SPI Data Order: MSB First
                 ; 0000 0162 SPCR=(0<<SPIE) | (1<<SPE) | (0<<DORD) | (1<<MSTR) | (0<<CPOL) | (0<<CPHA) | (0<<SPR1) | (0<<SPR0);
00025d e5e0      	LDI  R30,LOW(80)
00025e b9ed      	OUT  0xD,R30
                 ; 0000 0163 SPSR=(0<<SPI2X);
00025f e0e0      	LDI  R30,LOW(0)
000260 b9ee      	OUT  0xE,R30
                 ; 0000 0164 
                 ; 0000 0165 // TWI initialization
                 ; 0000 0166 // TWI disabled
                 ; 0000 0167 TWCR=(0<<TWEA) | (0<<TWSTA) | (0<<TWSTO) | (0<<TWEN) | (0<<TWIE);
000261 bfe6      	OUT  0x36,R30
                 ; 0000 0168 
                 ; 0000 0169 // Global enable interrupts
                 ; 0000 016A #asm("sei")
000262 9478      	sei
                 ; 0000 016B     khoidong(0x0C);
000263 e0ac      	LDI  R26,LOW(12)
000264 de68      	RCALL _khoidong
                 ; 0000 016C     khoidong(0x38);
000265 e3a8      	LDI  R26,LOW(56)
000266 de66      	RCALL _khoidong
                 ; 0000 016D     hienchuoi("Nhiet do:");
                +
000267 eca0     +LDI R26 , LOW ( _0x4D + ( 0 ) )
000268 e0b1     +LDI R27 , HIGH ( _0x4D + ( 0 ) )
                 	__POINTW2MN _0x4D,0
000269 de71      	RCALL _hienchuoi
                 ; 0000 016E while (1)
                 _0x4E:
                 ; 0000 016F       {
                 ; 0000 0170       // Place your code here
                 ; 0000 0171         PORTB |= 0x02;
00026a 9ac1      	SBI  0x18,1
                 ; 0000 0172         PORTB &= ~0x01;
00026b 98c0      	CBI  0x18,0
                 ; 0000 0173         nhietdo = SPI_tranceiver(0x00);
00026c e0a0      	LDI  R26,LOW(0)
00026d deb2      	RCALL _SPI_tranceiver
00026e 2e7e      	MOV  R7,R30
                 ; 0000 0174         PORTB |= 0x01;
00026f 9ac0      	SBI  0x18,0
                 ; 0000 0175         chuc = nhietdo/10 + 48;
000270 2da7      	MOV  R26,R7
000271 e0b0      	LDI  R27,0
000272 e0ea      	LDI  R30,LOW(10)
000273 e0f0      	LDI  R31,HIGH(10)
000274 940e 02e8 	CALL __DIVW21
000276 5de0      	SUBI R30,-LOW(48)
000277 2e9e      	MOV  R9,R30
                 ; 0000 0176         dvi = nhietdo%10 + 48;
000278 2da7      	MOV  R26,R7
000279 27bb      	CLR  R27
00027a e0ea      	LDI  R30,LOW(10)
00027b e0f0      	LDI  R31,HIGH(10)
00027c 940e 02ed 	CALL __MODW21
00027e 5de0      	SUBI R30,-LOW(48)
00027f 2e8e      	MOV  R8,R30
                 ; 0000 0177         khoidong(0x89);
000280 e8a9      	LDI  R26,LOW(137)
000281 de4b      	RCALL _khoidong
                 ; 0000 0178 
                 ; 0000 0179         hienthi(chuc);
000282 2da9      	MOV  R26,R9
000283 de50      	RCALL _hienthi
                 ; 0000 017A         hienthi(dvi);
000284 2da8      	MOV  R26,R8
000285 de4e      	RCALL _hienthi
                 ; 0000 017B         hienthi(223);
000286 edaf      	LDI  R26,LOW(223)
000287 de4c      	RCALL _hienthi
                 ; 0000 017C         hienthi('C');
000288 e4a3      	LDI  R26,LOW(67)
000289 de4a      	RCALL _hienthi
                 ; 0000 017D         UARTSetup(chuc, dvi);
00028a 929a      	ST   -Y,R9
00028b 2da8      	MOV  R26,R8
00028c de9b      	RCALL _UARTSetup
                 ; 0000 017E         uart_string_send(uartSend);
00028d eda0      	LDI  R26,LOW(_uartSend)
00028e e0b1      	LDI  R27,HIGH(_uartSend)
00028f de6d      	RCALL _uart_string_send
                 ; 0000 017F         PORTB &= ~0x02;
000290 98c1      	CBI  0x18,1
                 ; 0000 0180         SPI_Write(nhietdo);
000291 2da7      	MOV  R26,R7
000292 de87      	RCALL _SPI_Write
                 ; 0000 0181         PORTB |= 0x02;
000293 9ac1      	SBI  0x18,1
                 ; 0000 0182         delay_ms(500);
000294 efa4      	LDI  R26,LOW(500)
000295 e0b1      	LDI  R27,HIGH(500)
000296 940e 02c7 	CALL _delay_ms
                 ; 0000 0183       }
000298 cfd1      	RJMP _0x4E
                 ; 0000 0184 }
                 _0x51:
000299 cfff      	RJMP _0x51
                 ; .FEND
                 
                 	.DSEG
                 _0x4D:
0001c0           	.BYTE 0xA
                 
                 	.CSEG
                 _strcmp:
                 ; .FSTART _strcmp
00029a 93ba      	ST   -Y,R27
00029b 93aa      	ST   -Y,R26
00029c 91e9          ld   r30,y+
00029d 91f9          ld   r31,y+
00029e 91a9          ld   r26,y+
00029f 91b9          ld   r27,y+
                 strcmp0:
0002a0 916d          ld   r22,x+
0002a1 9171          ld   r23,z+
0002a2 1767          cp   r22,r23
0002a3 f421          brne strcmp1
0002a4 2366          tst  r22
0002a5 f7d1          brne strcmp0
                 strcmp3:
0002a6 27ee          clr  r30
0002a7 9508          ret
                 strcmp1:
0002a8 1b67          sub  r22,r23
0002a9 f3e1          breq strcmp3
0002aa e0e1          ldi  r30,1
0002ab f408          brcc strcmp2
0002ac 50e2          subi r30,2
                 strcmp2:
0002ad 9508          ret
                 ; .FEND
                 _strlen:
                 ; .FSTART _strlen
0002ae 93ba      	ST   -Y,R27
0002af 93aa      	ST   -Y,R26
0002b0 91a9          ld   r26,y+
0002b1 91b9          ld   r27,y+
0002b2 27ee          clr  r30
0002b3 27ff          clr  r31
                 strlen0:
0002b4 916d          ld   r22,x+
0002b5 2366          tst  r22
0002b6 f011          breq strlen1
0002b7 9631          adiw r30,1
0002b8 cffb          rjmp strlen0
                 strlen1:
0002b9 9508          ret
                 ; .FEND
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.CSEG
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.DSEG
                 _uartReceive:
0001ca           	.BYTE 0x6
                 _uartSend:
0001d0           	.BYTE 0x6
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0x0:
0002ba 81e8      	LD   R30,Y
0002bb bbe5      	OUT  0x15,R30
0002bc 9ada      	SBI  0x1B,2
0002bd 98da      	CBI  0x1B,2
0002be e1a4      	LDI  R26,LOW(20)
0002bf e0b0      	LDI  R27,0
0002c0 940c 02c7 	JMP  _delay_ms
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 16 TIMES, CODE SIZE REDUCTION:27 WORDS
                 SUBOPT_0x1:
0002c2 ecea      	LDI  R30,LOW(_uartReceive)
0002c3 e0f1      	LDI  R31,HIGH(_uartReceive)
0002c4 93fa      	ST   -Y,R31
0002c5 93ea      	ST   -Y,R30
0002c6 9508      	RET
                 
                 
                 	.CSEG
                 _delay_ms:
0002c7 9610      	adiw r26,0
0002c8 f039      	breq __delay_ms1
                 __delay_ms0:
                +
0002c9 ed80     +LDI R24 , LOW ( 0x7D0 )
0002ca e097     +LDI R25 , HIGH ( 0x7D0 )
                +__DELAY_USW_LOOP :
0002cb 9701     +SBIW R24 , 1
0002cc f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0x7D0
0002cd 95a8      	wdr
0002ce 9711      	sbiw r26,1
0002cf f7c9      	brne __delay_ms0
                 __delay_ms1:
0002d0 9508      	ret
                 
                 __ANEGW1:
0002d1 95f1      	NEG  R31
0002d2 95e1      	NEG  R30
0002d3 40f0      	SBCI R31,0
0002d4 9508      	RET
                 
                 __DIVW21U:
0002d5 2400      	CLR  R0
0002d6 2411      	CLR  R1
0002d7 e190      	LDI  R25,16
                 __DIVW21U1:
0002d8 0faa      	LSL  R26
0002d9 1fbb      	ROL  R27
0002da 1c00      	ROL  R0
0002db 1c11      	ROL  R1
0002dc 1a0e      	SUB  R0,R30
0002dd 0a1f      	SBC  R1,R31
0002de f418      	BRCC __DIVW21U2
0002df 0e0e      	ADD  R0,R30
0002e0 1e1f      	ADC  R1,R31
0002e1 c001      	RJMP __DIVW21U3
                 __DIVW21U2:
0002e2 60a1      	SBR  R26,1
                 __DIVW21U3:
0002e3 959a      	DEC  R25
0002e4 f799      	BRNE __DIVW21U1
0002e5 01fd      	MOVW R30,R26
0002e6 01d0      	MOVW R26,R0
0002e7 9508      	RET
                 
                 __DIVW21:
0002e8 d012      	RCALL __CHKSIGNW
0002e9 dfeb      	RCALL __DIVW21U
0002ea f40e      	BRTC __DIVW211
0002eb dfe5      	RCALL __ANEGW1
                 __DIVW211:
0002ec 9508      	RET
                 
                 __MODW21:
0002ed 94e8      	CLT
0002ee ffb7      	SBRS R27,7
0002ef c004      	RJMP __MODW211
0002f0 95a0      	COM  R26
0002f1 95b0      	COM  R27
0002f2 9611      	ADIW R26,1
0002f3 9468      	SET
                 __MODW211:
0002f4 fdf7      	SBRC R31,7
0002f5 dfdb      	RCALL __ANEGW1
0002f6 dfde      	RCALL __DIVW21U
0002f7 01fd      	MOVW R30,R26
0002f8 f40e      	BRTC __MODW212
0002f9 dfd7      	RCALL __ANEGW1
                 __MODW212:
0002fa 9508      	RET
                 
                 __CHKSIGNW:
0002fb 94e8      	CLT
0002fc fff7      	SBRS R31,7
0002fd c002      	RJMP __CHKSW1
0002fe dfd2      	RCALL __ANEGW1
0002ff 9468      	SET
                 __CHKSW1:
000300 ffb7      	SBRS R27,7
000301 c006      	RJMP __CHKSW2
000302 95a0      	COM  R26
000303 95b0      	COM  R27
000304 9611      	ADIW R26,1
000305 f800      	BLD  R0,0
000306 9403      	INC  R0
000307 fa00      	BST  R0,0
                 __CHKSW2:
000308 9508      	RET
                 
                 __SAVELOCR4:
000309 933a      	ST   -Y,R19
                 __SAVELOCR3:
00030a 932a      	ST   -Y,R18
                 __SAVELOCR2:
00030b 931a      	ST   -Y,R17
00030c 930a      	ST   -Y,R16
00030d 9508      	RET
                 
                 __LOADLOCR4:
00030e 813b      	LDD  R19,Y+3
                 __LOADLOCR3:
00030f 812a      	LDD  R18,Y+2
                 __LOADLOCR2:
000310 8119      	LDD  R17,Y+1
000311 8108      	LD   R16,Y
000312 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega16 register use summary:
r0 :  14 r1 :   7 r2 :   0 r3 :   0 r4 :   5 r5 :   2 r6 :   0 r7 :   4 
r8 :   3 r9 :   3 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   2 
r16:  10 r17:   7 r18:   6 r19:   5 r20:   0 r21:   0 r22:  10 r23:   5 
r24:  11 r25:   7 r26:  85 r27:  44 r28:   5 r29:   1 r30: 146 r31:  22 
x  :   8 y  :  73 z  :   8 
Registers used: 25 out of 35 (71.4%)

ATmega16 instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   3 add   :   3 
adiw  :   9 and   :   0 andi  :   0 asr   :   0 bclr  :   0 bld   :   1 
brbc  :   0 brbs  :   0 brcc  :   2 brcs  :   0 break :   0 breq  :   5 
brge  :   1 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 
brlt  :   0 brmi  :   0 brne  :  24 brpl  :   0 brsh  :   1 brtc  :   2 
brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 bst   :   1 call  :  41 
cbi   :  24 cbr   :   0 clc   :   0 clh   :   0 cli   :   1 cln   :   0 
clr   :  11 cls   :   0 clt   :   2 clv   :   0 clz   :   0 com   :   4 
cp    :   4 cpc   :   2 cpi   :  16 cpse  :   0 dec   :   2 des   :   0 
eor   :   0 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 
in    :   3 inc   :   1 jmp   :  23 ld    :  29 ldd   :  14 ldi   : 108 
lds   :   0 lpm   :   7 lsl   :   1 lsr   :   0 mov   :  10 movw  :  11 
mul   :   0 muls  :   0 mulsu :   0 neg   :   2 nop   :   0 or    :   0 
ori   :   0 out   :  50 pop   :   2 push  :   2 rcall :  31 ret   :  17 
reti  :   1 rjmp  :  34 rol   :   3 ror   :   0 sbc   :   1 sbci  :   3 
sbi   :  14 sbic  :   0 sbis  :   4 sbiw  :   5 sbr   :   1 sbrc  :   1 
sbrs  :   3 sec   :   0 seh   :   0 sei   :   1 sen   :   0 ser   :   0 
ses   :   0 set   :   2 sev   :   0 sez   :   0 sleep :   0 spm   :   0 
st    :  39 std   :   0 sts   :   6 sub   :   2 subi  :   6 swap  :   0 
tst   :   2 wdr   :   1 
Instructions used: 56 out of 116 (48.3%)

ATmega16 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000626   1338    236   1574   16384   9.6%
[.dseg] 0x000060 0x0001d6      0    118    118    1024  11.5%
[.eseg] 0x000000 0x000000      0      0      0     512   0.0%

Assembly complete, 0 errors, 6 warnings
