<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › blackfin › mach-common › smp.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>smp.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * IPI management based on arch/arm/kernel/smp.c (Copyright 2002 ARM Limited)</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 2007-2009 Analog Devices Inc.</span>
<span class="cm"> *                         Philippe Gerum &lt;rpm@xenomai.org&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * Licensed under the GPL-2.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/spinlock.h&gt;</span>
<span class="cp">#include &lt;linux/sched.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/cache.h&gt;</span>
<span class="cp">#include &lt;linux/clockchips.h&gt;</span>
<span class="cp">#include &lt;linux/profile.h&gt;</span>
<span class="cp">#include &lt;linux/errno.h&gt;</span>
<span class="cp">#include &lt;linux/mm.h&gt;</span>
<span class="cp">#include &lt;linux/cpu.h&gt;</span>
<span class="cp">#include &lt;linux/smp.h&gt;</span>
<span class="cp">#include &lt;linux/cpumask.h&gt;</span>
<span class="cp">#include &lt;linux/seq_file.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>
<span class="cp">#include &lt;linux/atomic.h&gt;</span>
<span class="cp">#include &lt;asm/cacheflush.h&gt;</span>
<span class="cp">#include &lt;asm/irq_handler.h&gt;</span>
<span class="cp">#include &lt;asm/mmu_context.h&gt;</span>
<span class="cp">#include &lt;asm/pgtable.h&gt;</span>
<span class="cp">#include &lt;asm/pgalloc.h&gt;</span>
<span class="cp">#include &lt;asm/processor.h&gt;</span>
<span class="cp">#include &lt;asm/ptrace.h&gt;</span>
<span class="cp">#include &lt;asm/cpu.h&gt;</span>
<span class="cp">#include &lt;asm/time.h&gt;</span>
<span class="cp">#include &lt;linux/err.h&gt;</span>

<span class="cm">/*</span>
<span class="cm"> * Anomaly notes:</span>
<span class="cm"> * 05000120 - we always define corelock as 32-bit integer in L2</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">corelock_slot</span> <span class="n">corelock</span> <span class="n">__attribute__</span> <span class="p">((</span><span class="n">__section__</span><span class="p">(</span><span class="s">&quot;.l2.bss&quot;</span><span class="p">)));</span>

<span class="cp">#ifdef CONFIG_ICACHE_FLUSH_L1</span>
<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">blackfin_iflush_l1_entry</span><span class="p">[</span><span class="n">NR_CPUS</span><span class="p">];</span>
<span class="cp">#endif</span>

<span class="k">struct</span> <span class="n">blackfin_initial_pda</span> <span class="n">__cpuinitdata</span> <span class="n">initial_pda_coreb</span><span class="p">;</span>

<span class="cp">#define BFIN_IPI_TIMER	      0</span>
<span class="cp">#define BFIN_IPI_RESCHEDULE   1</span>
<span class="cp">#define BFIN_IPI_CALL_FUNC    2</span>
<span class="cp">#define BFIN_IPI_CPU_STOP     3</span>

<span class="k">struct</span> <span class="n">blackfin_flush_data</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">start</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">end</span><span class="p">;</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="o">*</span><span class="n">secondary_stack</span><span class="p">;</span>


<span class="k">struct</span> <span class="n">smp_call_struct</span> <span class="p">{</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">func</span><span class="p">)(</span><span class="kt">void</span> <span class="o">*</span><span class="n">info</span><span class="p">);</span>
	<span class="kt">void</span> <span class="o">*</span><span class="n">info</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">wait</span><span class="p">;</span>
	<span class="n">cpumask_t</span> <span class="o">*</span><span class="n">waitmask</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">blackfin_flush_data</span> <span class="n">smp_flush_data</span><span class="p">;</span>

<span class="k">static</span> <span class="n">DEFINE_SPINLOCK</span><span class="p">(</span><span class="n">stop_lock</span><span class="p">);</span>

<span class="k">struct</span> <span class="n">ipi_message</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">type</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">smp_call_struct</span> <span class="n">call_struct</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* A magic number - stress test shows this is safe for common cases */</span>
<span class="cp">#define BFIN_IPI_MSGQ_LEN 5</span>

<span class="cm">/* Simple FIFO buffer, overflow leads to panic */</span>
<span class="k">struct</span> <span class="n">ipi_message_queue</span> <span class="p">{</span>
	<span class="n">spinlock_t</span> <span class="n">lock</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">count</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">head</span><span class="p">;</span> <span class="cm">/* head of the queue */</span>
	<span class="k">struct</span> <span class="n">ipi_message</span> <span class="n">ipi_message</span><span class="p">[</span><span class="n">BFIN_IPI_MSGQ_LEN</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">DEFINE_PER_CPU</span><span class="p">(</span><span class="k">struct</span> <span class="n">ipi_message_queue</span><span class="p">,</span> <span class="n">ipi_msg_queue</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ipi_cpu_stop</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">stop_lock</span><span class="p">);</span>
	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_CRIT</span> <span class="s">&quot;CPU%u: stopping</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">cpu</span><span class="p">);</span>
	<span class="n">dump_stack</span><span class="p">();</span>
	<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">stop_lock</span><span class="p">);</span>

	<span class="n">set_cpu_online</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="nb">false</span><span class="p">);</span>

	<span class="n">local_irq_disable</span><span class="p">();</span>

	<span class="k">while</span> <span class="p">(</span><span class="mi">1</span><span class="p">)</span>
		<span class="n">SSYNC</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ipi_flush_icache</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">info</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">blackfin_flush_data</span> <span class="o">*</span><span class="n">fdata</span> <span class="o">=</span> <span class="n">info</span><span class="p">;</span>

	<span class="cm">/* Invalidate the memory holding the bounds of the flushed region. */</span>
	<span class="n">blackfin_dcache_invalidate_range</span><span class="p">((</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">fdata</span><span class="p">,</span>
					 <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">fdata</span> <span class="o">+</span> <span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">fdata</span><span class="p">));</span>

	<span class="cm">/* Make sure all write buffers in the data side of the core</span>
<span class="cm">	 * are flushed before trying to invalidate the icache.  This</span>
<span class="cm">	 * needs to be after the data flush and before the icache</span>
<span class="cm">	 * flush so that the SSYNC does the right thing in preventing</span>
<span class="cm">	 * the instruction prefetcher from hitting things in cached</span>
<span class="cm">	 * memory at the wrong time -- it runs much further ahead than</span>
<span class="cm">	 * the pipeline.</span>
<span class="cm">	 */</span>
	<span class="n">SSYNC</span><span class="p">();</span>

	<span class="cm">/* ipi_flaush_icache is invoked by generic flush_icache_range,</span>
<span class="cm">	 * so call blackfin arch icache flush directly here.</span>
<span class="cm">	 */</span>
	<span class="n">blackfin_icache_flush_range</span><span class="p">(</span><span class="n">fdata</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span> <span class="n">fdata</span><span class="o">-&gt;</span><span class="n">end</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ipi_call_function</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span><span class="p">,</span> <span class="k">struct</span> <span class="n">ipi_message</span> <span class="o">*</span><span class="n">msg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">wait</span><span class="p">;</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">func</span><span class="p">)(</span><span class="kt">void</span> <span class="o">*</span><span class="n">info</span><span class="p">);</span>
	<span class="kt">void</span> <span class="o">*</span><span class="n">info</span><span class="p">;</span>
	<span class="n">func</span> <span class="o">=</span> <span class="n">msg</span><span class="o">-&gt;</span><span class="n">call_struct</span><span class="p">.</span><span class="n">func</span><span class="p">;</span>
	<span class="n">info</span> <span class="o">=</span> <span class="n">msg</span><span class="o">-&gt;</span><span class="n">call_struct</span><span class="p">.</span><span class="n">info</span><span class="p">;</span>
	<span class="n">wait</span> <span class="o">=</span> <span class="n">msg</span><span class="o">-&gt;</span><span class="n">call_struct</span><span class="p">.</span><span class="n">wait</span><span class="p">;</span>
	<span class="n">func</span><span class="p">(</span><span class="n">info</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">wait</span><span class="p">)</span> <span class="p">{</span>
<span class="cp">#ifdef __ARCH_SYNC_CORE_DCACHE</span>
		<span class="cm">/*</span>
<span class="cm">		 * &#39;wait&#39; usually means synchronization between CPUs.</span>
<span class="cm">		 * Invalidate D cache in case shared data was changed</span>
<span class="cm">		 * by func() to ensure cache coherence.</span>
<span class="cm">		 */</span>
		<span class="n">resync_core_dcache</span><span class="p">();</span>
<span class="cp">#endif</span>
		<span class="n">cpumask_clear_cpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="n">msg</span><span class="o">-&gt;</span><span class="n">call_struct</span><span class="p">.</span><span class="n">waitmask</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/* Use IRQ_SUPPLE_0 to request reschedule.</span>
<span class="cm"> * When returning from interrupt to user space,</span>
<span class="cm"> * there is chance to reschedule */</span>
<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">ipi_handler_int0</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev_instance</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span> <span class="o">=</span> <span class="n">smp_processor_id</span><span class="p">();</span>

	<span class="n">platform_clear_ipi</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="n">IRQ_SUPPLE_0</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">DECLARE_PER_CPU</span><span class="p">(</span><span class="k">struct</span> <span class="n">clock_event_device</span><span class="p">,</span> <span class="n">coretmr_events</span><span class="p">);</span>
<span class="kt">void</span> <span class="nf">ipi_timer</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">cpu</span> <span class="o">=</span> <span class="n">smp_processor_id</span><span class="p">();</span>
	<span class="k">struct</span> <span class="n">clock_event_device</span> <span class="o">*</span><span class="n">evt</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">per_cpu</span><span class="p">(</span><span class="n">coretmr_events</span><span class="p">,</span> <span class="n">cpu</span><span class="p">);</span>
	<span class="n">evt</span><span class="o">-&gt;</span><span class="n">event_handler</span><span class="p">(</span><span class="n">evt</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">ipi_handler_int1</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev_instance</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ipi_message</span> <span class="o">*</span><span class="n">msg</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ipi_message_queue</span> <span class="o">*</span><span class="n">msg_queue</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span> <span class="o">=</span> <span class="n">smp_processor_id</span><span class="p">();</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">platform_clear_ipi</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="n">IRQ_SUPPLE_1</span><span class="p">);</span>

	<span class="n">msg_queue</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">__get_cpu_var</span><span class="p">(</span><span class="n">ipi_msg_queue</span><span class="p">);</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">msg_queue</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">msg_queue</span><span class="o">-&gt;</span><span class="n">count</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">msg</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">msg_queue</span><span class="o">-&gt;</span><span class="n">ipi_message</span><span class="p">[</span><span class="n">msg_queue</span><span class="o">-&gt;</span><span class="n">head</span><span class="p">];</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">msg</span><span class="o">-&gt;</span><span class="n">type</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">BFIN_IPI_TIMER</span>:
			<span class="n">ipi_timer</span><span class="p">();</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">BFIN_IPI_RESCHEDULE</span>:
			<span class="n">scheduler_ipi</span><span class="p">();</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">BFIN_IPI_CALL_FUNC</span>:
			<span class="n">ipi_call_function</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="n">msg</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">BFIN_IPI_CPU_STOP</span>:
			<span class="n">ipi_cpu_stop</span><span class="p">(</span><span class="n">cpu</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="n">printk</span><span class="p">(</span><span class="n">KERN_CRIT</span> <span class="s">&quot;CPU%u: Unknown IPI message 0x%lx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			       <span class="n">cpu</span><span class="p">,</span> <span class="n">msg</span><span class="o">-&gt;</span><span class="n">type</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">msg_queue</span><span class="o">-&gt;</span><span class="n">head</span><span class="o">++</span><span class="p">;</span>
		<span class="n">msg_queue</span><span class="o">-&gt;</span><span class="n">head</span> <span class="o">%=</span> <span class="n">BFIN_IPI_MSGQ_LEN</span><span class="p">;</span>
		<span class="n">msg_queue</span><span class="o">-&gt;</span><span class="n">count</span><span class="o">--</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">msg_queue</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ipi_queue_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ipi_message_queue</span> <span class="o">*</span><span class="n">msg_queue</span><span class="p">;</span>
	<span class="n">for_each_possible_cpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">msg_queue</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">per_cpu</span><span class="p">(</span><span class="n">ipi_msg_queue</span><span class="p">,</span> <span class="n">cpu</span><span class="p">);</span>
		<span class="n">spin_lock_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">msg_queue</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
		<span class="n">msg_queue</span><span class="o">-&gt;</span><span class="n">count</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">msg_queue</span><span class="o">-&gt;</span><span class="n">head</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">smp_send_message</span><span class="p">(</span><span class="n">cpumask_t</span> <span class="n">callmap</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">type</span><span class="p">,</span>
					<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">func</span><span class="p">)</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">info</span><span class="p">),</span> <span class="kt">void</span> <span class="o">*</span><span class="n">info</span><span class="p">,</span> <span class="kt">int</span> <span class="n">wait</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ipi_message_queue</span> <span class="o">*</span><span class="n">msg_queue</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ipi_message</span> <span class="o">*</span><span class="n">msg</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">,</span> <span class="n">next_msg</span><span class="p">;</span>
	<span class="n">cpumask_t</span> <span class="n">waitmask</span><span class="p">;</span> <span class="cm">/* waitmask is shared by all cpus */</span>

	<span class="n">cpumask_copy</span><span class="p">(</span><span class="o">&amp;</span><span class="n">waitmask</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">callmap</span><span class="p">);</span>
	<span class="n">for_each_cpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">callmap</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">msg_queue</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">per_cpu</span><span class="p">(</span><span class="n">ipi_msg_queue</span><span class="p">,</span> <span class="n">cpu</span><span class="p">);</span>
		<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">msg_queue</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">msg_queue</span><span class="o">-&gt;</span><span class="n">count</span> <span class="o">&lt;</span> <span class="n">BFIN_IPI_MSGQ_LEN</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">next_msg</span> <span class="o">=</span> <span class="p">(</span><span class="n">msg_queue</span><span class="o">-&gt;</span><span class="n">head</span> <span class="o">+</span> <span class="n">msg_queue</span><span class="o">-&gt;</span><span class="n">count</span><span class="p">)</span>
					<span class="o">%</span> <span class="n">BFIN_IPI_MSGQ_LEN</span><span class="p">;</span>
			<span class="n">msg</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">msg_queue</span><span class="o">-&gt;</span><span class="n">ipi_message</span><span class="p">[</span><span class="n">next_msg</span><span class="p">];</span>
			<span class="n">msg</span><span class="o">-&gt;</span><span class="n">type</span> <span class="o">=</span> <span class="n">type</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">type</span> <span class="o">==</span> <span class="n">BFIN_IPI_CALL_FUNC</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">msg</span><span class="o">-&gt;</span><span class="n">call_struct</span><span class="p">.</span><span class="n">func</span> <span class="o">=</span> <span class="n">func</span><span class="p">;</span>
				<span class="n">msg</span><span class="o">-&gt;</span><span class="n">call_struct</span><span class="p">.</span><span class="n">info</span> <span class="o">=</span> <span class="n">info</span><span class="p">;</span>
				<span class="n">msg</span><span class="o">-&gt;</span><span class="n">call_struct</span><span class="p">.</span><span class="n">wait</span> <span class="o">=</span> <span class="n">wait</span><span class="p">;</span>
				<span class="n">msg</span><span class="o">-&gt;</span><span class="n">call_struct</span><span class="p">.</span><span class="n">waitmask</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">waitmask</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="n">msg_queue</span><span class="o">-&gt;</span><span class="n">count</span><span class="o">++</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span>
			<span class="n">panic</span><span class="p">(</span><span class="s">&quot;IPI message queue overflow</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">msg_queue</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="n">platform_send_ipi_cpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="n">IRQ_SUPPLE_1</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">wait</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="n">cpumask_empty</span><span class="p">(</span><span class="o">&amp;</span><span class="n">waitmask</span><span class="p">))</span>
			<span class="n">blackfin_dcache_invalidate_range</span><span class="p">(</span>
				<span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)(</span><span class="o">&amp;</span><span class="n">waitmask</span><span class="p">),</span>
				<span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)(</span><span class="o">&amp;</span><span class="n">waitmask</span><span class="p">));</span>
<span class="cp">#ifdef __ARCH_SYNC_CORE_DCACHE</span>
		<span class="cm">/*</span>
<span class="cm">		 * Invalidate D cache in case shared data was changed by</span>
<span class="cm">		 * other processors to ensure cache coherence.</span>
<span class="cm">		 */</span>
		<span class="n">resync_core_dcache</span><span class="p">();</span>
<span class="cp">#endif</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">smp_call_function</span><span class="p">(</span><span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">func</span><span class="p">)(</span><span class="kt">void</span> <span class="o">*</span><span class="n">info</span><span class="p">),</span> <span class="kt">void</span> <span class="o">*</span><span class="n">info</span><span class="p">,</span> <span class="kt">int</span> <span class="n">wait</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">cpumask_t</span> <span class="n">callmap</span><span class="p">;</span>

	<span class="n">preempt_disable</span><span class="p">();</span>
	<span class="n">cpumask_copy</span><span class="p">(</span><span class="o">&amp;</span><span class="n">callmap</span><span class="p">,</span> <span class="n">cpu_online_mask</span><span class="p">);</span>
	<span class="n">cpumask_clear_cpu</span><span class="p">(</span><span class="n">smp_processor_id</span><span class="p">(),</span> <span class="o">&amp;</span><span class="n">callmap</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cpumask_empty</span><span class="p">(</span><span class="o">&amp;</span><span class="n">callmap</span><span class="p">))</span>
		<span class="n">smp_send_message</span><span class="p">(</span><span class="n">callmap</span><span class="p">,</span> <span class="n">BFIN_IPI_CALL_FUNC</span><span class="p">,</span> <span class="n">func</span><span class="p">,</span> <span class="n">info</span><span class="p">,</span> <span class="n">wait</span><span class="p">);</span>

	<span class="n">preempt_enable</span><span class="p">();</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL_GPL</span><span class="p">(</span><span class="n">smp_call_function</span><span class="p">);</span>

<span class="kt">int</span> <span class="nf">smp_call_function_single</span><span class="p">(</span><span class="kt">int</span> <span class="n">cpuid</span><span class="p">,</span> <span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">func</span><span class="p">)</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">info</span><span class="p">),</span> <span class="kt">void</span> <span class="o">*</span><span class="n">info</span><span class="p">,</span>
				<span class="kt">int</span> <span class="n">wait</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span> <span class="o">=</span> <span class="n">cpuid</span><span class="p">;</span>
	<span class="n">cpumask_t</span> <span class="n">callmap</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cpu_is_offline</span><span class="p">(</span><span class="n">cpu</span><span class="p">))</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">cpumask_clear</span><span class="p">(</span><span class="o">&amp;</span><span class="n">callmap</span><span class="p">);</span>
	<span class="n">cpumask_set_cpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">callmap</span><span class="p">);</span>

	<span class="n">smp_send_message</span><span class="p">(</span><span class="n">callmap</span><span class="p">,</span> <span class="n">BFIN_IPI_CALL_FUNC</span><span class="p">,</span> <span class="n">func</span><span class="p">,</span> <span class="n">info</span><span class="p">,</span> <span class="n">wait</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL_GPL</span><span class="p">(</span><span class="n">smp_call_function_single</span><span class="p">);</span>

<span class="kt">void</span> <span class="nf">smp_send_reschedule</span><span class="p">(</span><span class="kt">int</span> <span class="n">cpu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">cpumask_t</span> <span class="n">callmap</span><span class="p">;</span>
	<span class="cm">/* simply trigger an ipi */</span>

	<span class="n">cpumask_clear</span><span class="p">(</span><span class="o">&amp;</span><span class="n">callmap</span><span class="p">);</span>
	<span class="n">cpumask_set_cpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">callmap</span><span class="p">);</span>

	<span class="n">smp_send_message</span><span class="p">(</span><span class="n">callmap</span><span class="p">,</span> <span class="n">BFIN_IPI_RESCHEDULE</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="k">return</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">smp_send_msg</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">cpumask</span> <span class="o">*</span><span class="n">mask</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">type</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">smp_send_message</span><span class="p">(</span><span class="o">*</span><span class="n">mask</span><span class="p">,</span> <span class="n">type</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">smp_timer_broadcast</span><span class="p">(</span><span class="k">const</span> <span class="k">struct</span> <span class="n">cpumask</span> <span class="o">*</span><span class="n">mask</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">smp_send_msg</span><span class="p">(</span><span class="n">mask</span><span class="p">,</span> <span class="n">BFIN_IPI_TIMER</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">smp_send_stop</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">cpumask_t</span> <span class="n">callmap</span><span class="p">;</span>

	<span class="n">preempt_disable</span><span class="p">();</span>
	<span class="n">cpumask_copy</span><span class="p">(</span><span class="o">&amp;</span><span class="n">callmap</span><span class="p">,</span> <span class="n">cpu_online_mask</span><span class="p">);</span>
	<span class="n">cpumask_clear_cpu</span><span class="p">(</span><span class="n">smp_processor_id</span><span class="p">(),</span> <span class="o">&amp;</span><span class="n">callmap</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cpumask_empty</span><span class="p">(</span><span class="o">&amp;</span><span class="n">callmap</span><span class="p">))</span>
		<span class="n">smp_send_message</span><span class="p">(</span><span class="n">callmap</span><span class="p">,</span> <span class="n">BFIN_IPI_CPU_STOP</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="n">preempt_enable</span><span class="p">();</span>

	<span class="k">return</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="n">__cpuinit</span> <span class="nf">__cpu_up</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span><span class="p">,</span> <span class="k">struct</span> <span class="n">task_struct</span> <span class="o">*</span><span class="n">idle</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">secondary_stack</span> <span class="o">=</span> <span class="n">task_stack_page</span><span class="p">(</span><span class="n">idle</span><span class="p">)</span> <span class="o">+</span> <span class="n">THREAD_SIZE</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">platform_boot_secondary</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="n">idle</span><span class="p">);</span>

	<span class="n">secondary_stack</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__cpuinit</span> <span class="nf">setup_secondary</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ilat</span><span class="p">;</span>

	<span class="n">bfin_write_IMASK</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
	<span class="n">CSYNC</span><span class="p">();</span>
	<span class="n">ilat</span> <span class="o">=</span> <span class="n">bfin_read_ILAT</span><span class="p">();</span>
	<span class="n">CSYNC</span><span class="p">();</span>
	<span class="n">bfin_write_ILAT</span><span class="p">(</span><span class="n">ilat</span><span class="p">);</span>
	<span class="n">CSYNC</span><span class="p">();</span>

	<span class="cm">/* Enable interrupt levels IVG7-15. IARs have been already</span>
<span class="cm">	 * programmed by the boot CPU.  */</span>
	<span class="n">bfin_irq_flags</span> <span class="o">|=</span> <span class="n">IMASK_IVG15</span> <span class="o">|</span>
	    <span class="n">IMASK_IVG14</span> <span class="o">|</span> <span class="n">IMASK_IVG13</span> <span class="o">|</span> <span class="n">IMASK_IVG12</span> <span class="o">|</span> <span class="n">IMASK_IVG11</span> <span class="o">|</span>
	    <span class="n">IMASK_IVG10</span> <span class="o">|</span> <span class="n">IMASK_IVG9</span> <span class="o">|</span> <span class="n">IMASK_IVG8</span> <span class="o">|</span> <span class="n">IMASK_IVG7</span> <span class="o">|</span> <span class="n">IMASK_IVGHW</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__cpuinit</span> <span class="nf">secondary_start_kernel</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span> <span class="o">=</span> <span class="n">smp_processor_id</span><span class="p">();</span>
	<span class="k">struct</span> <span class="n">mm_struct</span> <span class="o">*</span><span class="n">mm</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">init_mm</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">_bfin_swrst</span> <span class="o">&amp;</span> <span class="n">SWRST_DBL_FAULT_B</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_EMERG</span> <span class="s">&quot;CoreB Recovering from DOUBLE FAULT event</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
<span class="cp">#ifdef CONFIG_DEBUG_DOUBLEFAULT</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_EMERG</span> <span class="s">&quot; While handling exception (EXCAUSE = %#x) at %pF</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">initial_pda_coreb</span><span class="p">.</span><span class="n">seqstat_doublefault</span> <span class="o">&amp;</span> <span class="n">SEQSTAT_EXCAUSE</span><span class="p">,</span>
			<span class="n">initial_pda_coreb</span><span class="p">.</span><span class="n">retx_doublefault</span><span class="p">);</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_NOTICE</span> <span class="s">&quot;   DCPLB_FAULT_ADDR: %pF</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">initial_pda_coreb</span><span class="p">.</span><span class="n">dcplb_doublefault_addr</span><span class="p">);</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_NOTICE</span> <span class="s">&quot;   ICPLB_FAULT_ADDR: %pF</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">initial_pda_coreb</span><span class="p">.</span><span class="n">icplb_doublefault_addr</span><span class="p">);</span>
<span class="cp">#endif</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_NOTICE</span> <span class="s">&quot; The instruction at %pF caused a double exception</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">initial_pda_coreb</span><span class="p">.</span><span class="n">retx</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * We want the D-cache to be enabled early, in case the atomic</span>
<span class="cm">	 * support code emulates cache coherence (see</span>
<span class="cm">	 * __ARCH_SYNC_CORE_DCACHE).</span>
<span class="cm">	 */</span>
	<span class="n">init_exception_vectors</span><span class="p">();</span>

	<span class="n">local_irq_disable</span><span class="p">();</span>

	<span class="cm">/* Attach the new idle task to the global mm. */</span>
	<span class="n">atomic_inc</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mm</span><span class="o">-&gt;</span><span class="n">mm_users</span><span class="p">);</span>
	<span class="n">atomic_inc</span><span class="p">(</span><span class="o">&amp;</span><span class="n">mm</span><span class="o">-&gt;</span><span class="n">mm_count</span><span class="p">);</span>
	<span class="n">current</span><span class="o">-&gt;</span><span class="n">active_mm</span> <span class="o">=</span> <span class="n">mm</span><span class="p">;</span>

	<span class="n">preempt_disable</span><span class="p">();</span>

	<span class="n">setup_secondary</span><span class="p">(</span><span class="n">cpu</span><span class="p">);</span>

	<span class="n">platform_secondary_init</span><span class="p">(</span><span class="n">cpu</span><span class="p">);</span>

	<span class="cm">/* setup local core timer */</span>
	<span class="n">bfin_local_timer_setup</span><span class="p">();</span>

	<span class="n">local_irq_enable</span><span class="p">();</span>

	<span class="n">bfin_setup_caches</span><span class="p">(</span><span class="n">cpu</span><span class="p">);</span>

	<span class="n">notify_cpu_starting</span><span class="p">(</span><span class="n">cpu</span><span class="p">);</span>
	<span class="cm">/*</span>
<span class="cm">	 * Calibrate loops per jiffy value.</span>
<span class="cm">	 * IRQs need to be enabled here - D-cache can be invalidated</span>
<span class="cm">	 * in timer irq handler, so core B can read correct jiffies.</span>
<span class="cm">	 */</span>
	<span class="n">calibrate_delay</span><span class="p">();</span>

	<span class="n">cpu_idle</span><span class="p">();</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">smp_prepare_boot_cpu</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">smp_prepare_cpus</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">max_cpus</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">platform_prepare_cpus</span><span class="p">(</span><span class="n">max_cpus</span><span class="p">);</span>
	<span class="n">ipi_queue_init</span><span class="p">();</span>
	<span class="n">platform_request_ipi</span><span class="p">(</span><span class="n">IRQ_SUPPLE_0</span><span class="p">,</span> <span class="n">ipi_handler_int0</span><span class="p">);</span>
	<span class="n">platform_request_ipi</span><span class="p">(</span><span class="n">IRQ_SUPPLE_1</span><span class="p">,</span> <span class="n">ipi_handler_int1</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">smp_cpus_done</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">max_cpus</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">bogosum</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span><span class="p">;</span>

	<span class="n">for_each_online_cpu</span><span class="p">(</span><span class="n">cpu</span><span class="p">)</span>
		<span class="n">bogosum</span> <span class="o">+=</span> <span class="n">loops_per_jiffy</span><span class="p">;</span>

	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_INFO</span> <span class="s">&quot;SMP: Total of %d processors activated &quot;</span>
	       <span class="s">&quot;(%lu.%02lu BogoMIPS).</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
	       <span class="n">num_online_cpus</span><span class="p">(),</span>
	       <span class="n">bogosum</span> <span class="o">/</span> <span class="p">(</span><span class="mi">500000</span><span class="o">/</span><span class="n">HZ</span><span class="p">),</span>
	       <span class="p">(</span><span class="n">bogosum</span> <span class="o">/</span> <span class="p">(</span><span class="mi">5000</span><span class="o">/</span><span class="n">HZ</span><span class="p">))</span> <span class="o">%</span> <span class="mi">100</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">smp_icache_flush_range_others</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">start</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">end</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">smp_flush_data</span><span class="p">.</span><span class="n">start</span> <span class="o">=</span> <span class="n">start</span><span class="p">;</span>
	<span class="n">smp_flush_data</span><span class="p">.</span><span class="n">end</span> <span class="o">=</span> <span class="n">end</span><span class="p">;</span>

	<span class="n">preempt_disable</span><span class="p">();</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">smp_call_function</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ipi_flush_icache</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">smp_flush_data</span><span class="p">,</span> <span class="mi">1</span><span class="p">))</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span> <span class="s">&quot;SMP: failed to run I-cache flush request on other CPUs</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">preempt_enable</span><span class="p">();</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL_GPL</span><span class="p">(</span><span class="n">smp_icache_flush_range_others</span><span class="p">);</span>

<span class="cp">#ifdef __ARCH_SYNC_CORE_ICACHE</span>
<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">icache_invld_count</span><span class="p">[</span><span class="n">NR_CPUS</span><span class="p">];</span>
<span class="kt">void</span> <span class="nf">resync_core_icache</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span> <span class="o">=</span> <span class="n">get_cpu</span><span class="p">();</span>
	<span class="n">blackfin_invalidate_entire_icache</span><span class="p">();</span>
	<span class="n">icache_invld_count</span><span class="p">[</span><span class="n">cpu</span><span class="p">]</span><span class="o">++</span><span class="p">;</span>
	<span class="n">put_cpu</span><span class="p">();</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">resync_core_icache</span><span class="p">);</span>
<span class="cp">#endif</span>

<span class="cp">#ifdef __ARCH_SYNC_CORE_DCACHE</span>
<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">dcache_invld_count</span><span class="p">[</span><span class="n">NR_CPUS</span><span class="p">];</span>
<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">barrier_mask</span> <span class="n">__attribute__</span> <span class="p">((</span><span class="n">__section__</span><span class="p">(</span><span class="s">&quot;.l2.bss&quot;</span><span class="p">)));</span>

<span class="kt">void</span> <span class="nf">resync_core_dcache</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span> <span class="o">=</span> <span class="n">get_cpu</span><span class="p">();</span>
	<span class="n">blackfin_invalidate_entire_dcache</span><span class="p">();</span>
	<span class="n">dcache_invld_count</span><span class="p">[</span><span class="n">cpu</span><span class="p">]</span><span class="o">++</span><span class="p">;</span>
	<span class="n">put_cpu</span><span class="p">();</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">resync_core_dcache</span><span class="p">);</span>
<span class="cp">#endif</span>

<span class="cp">#ifdef CONFIG_HOTPLUG_CPU</span>
<span class="kt">int</span> <span class="n">__cpuexit</span> <span class="nf">__cpu_disable</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span> <span class="o">=</span> <span class="n">smp_processor_id</span><span class="p">();</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cpu</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EPERM</span><span class="p">;</span>

	<span class="n">set_cpu_online</span><span class="p">(</span><span class="n">cpu</span><span class="p">,</span> <span class="nb">false</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">DECLARE_COMPLETION</span><span class="p">(</span><span class="n">cpu_killed</span><span class="p">);</span>

<span class="kt">int</span> <span class="n">__cpuexit</span> <span class="nf">__cpu_die</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">cpu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">wait_for_completion_timeout</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cpu_killed</span><span class="p">,</span> <span class="mi">5000</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">cpu_die</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">complete</span><span class="p">(</span><span class="o">&amp;</span><span class="n">cpu_killed</span><span class="p">);</span>

	<span class="n">atomic_dec</span><span class="p">(</span><span class="o">&amp;</span><span class="n">init_mm</span><span class="p">.</span><span class="n">mm_users</span><span class="p">);</span>
	<span class="n">atomic_dec</span><span class="p">(</span><span class="o">&amp;</span><span class="n">init_mm</span><span class="p">.</span><span class="n">mm_count</span><span class="p">);</span>

	<span class="n">local_irq_disable</span><span class="p">();</span>
	<span class="n">platform_cpu_die</span><span class="p">();</span>
<span class="p">}</span>
<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
