###############################################################
#  Generated by:      Cadence Innovus 19.16-s053_1
#  OS:                Linux x86_64(Host ID auto.ece.pdx.edu)
#  Generated on:      Tue Apr 11 20:19:30 2023
#  Design:            fifo1_sram
#  Command:           report_ccopt_clock_trees -summary -file ../reports/fifo1_sram.innovus.postcts.ccopt_clock_trees.rpt
###############################################################

Clock DAG stats:
================

---------------------------------------------------------------
Cell type                     Count    Area         Capacitance
---------------------------------------------------------------
Buffers                         3         32.022       10.112
Inverters                       0          0.000        0.000
Integrated Clock Gates          0          0.000        0.000
Non-Integrated Clock Gates      0          0.000        0.000
Clock Logic                     3      36000.000     7722.259
All                             6      36032.022     7732.371
---------------------------------------------------------------


Clock DAG wire lengths:
=======================

--------------------
Type     Wire Length
--------------------
Top          0.000
Trunk      559.430
Leaf      2051.835
Total     2611.265
--------------------


Clock DAG hp wire lengths:
==========================

-----------------------
Type     hp Wire Length
-----------------------
Top            0.000
Trunk       1471.043
Leaf        1360.820
Total       2831.863
-----------------------


Clock DAG capacitances:
=======================

----------------------------------------
Type     Gate        Wire       Total
----------------------------------------
Top         0.000      0.000       0.000
Trunk    7732.371     54.642    7787.013
Leaf       67.459    181.171     248.630
Total    7799.830    235.813    8035.643
----------------------------------------


Clock DAG sink capacitances:
============================

---------------------------------------------------------
Count    Total     Average    Std. Dev.    Min      Max
---------------------------------------------------------
 112     67.459     0.602       0.238      0.021    0.704
---------------------------------------------------------


Clock DAG net violations:
=========================

------------------------------------------------------------------------------------------------
Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
------------------------------------------------------------------------------------------------
Remaining Transition    ns         3       0.008       0.014      0.025    [0.024, 0.000, 0.000]
------------------------------------------------------------------------------------------------


Clock DAG primary half-corner transition distribution:
======================================================

------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       0.200       6       0.097       0.107      0.000    0.200    {3 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}    {2 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
Leaf        0.200       3       0.151       0.080      0.065    0.224    {1 <= 0.120ns, 0 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}    {0 <= 0.210ns, 0 <= 0.220ns, 1 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Clock DAG library cell distribution:
====================================

---------------------------------------------
Name            Type      Inst     Inst Area 
                          Count    (um^2)
---------------------------------------------
NBUFFX32_LVT    buffer      3         32.022
I1025_NS        logic       3      36000.000
---------------------------------------------



Please note that the following tables reflect only the defined clock trees, so the flop counts might not include all flops in your design.

Clock Tree Summary:
===================

---------------------------------------------------------------------------------------------------------------------------
Clock Tree  Clock  Bufs  Invs  Other  Max       Max     Max      Max          Standard   Wire     Gate      Clock Tree Root
Name        Gates              Clock  Non-leaf  Leaf    Length   Source-sink  cell area  cap      cap       
                               Cells  Fanout    Fanout  (um)     Resistance   (um^2)     (fF)     (fF)      
                                                                 (Ohms)                                     
---------------------------------------------------------------------------------------------------------------------------
rclk          0     1     0      1       1        52    343.674    6227.28    12010.674   95.335  2608.288  rclk
wclk          0     1     0      1       1        52    423.126    7656.07    12010.674  111.916  2608.476  wclk
wclk2x        0     1     0      1       1         8    303.651    5457.71    12010.674   28.562  2583.066  wclk2x
---------------------------------------------------------------------------------------------------------------------------

Clock Sink Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------
Clock Tree  Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
Name        exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                                          Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------------------
rclk             0             0             0            0           0          0        44        0       8       0         0         0
wclk             0             0             0            0           0          0        44        0       8       0         0         0
wclk2x           0             0             0            0           0          0         8        0       0       0         0         0
-------------------------------------------------------------------------------------------------------------------------------------------

Summary across all clock trees:
===============================

-----------------------------------------------------------------------------------------------------------------
Clock  Bufs  Invs  Other  Max       Average   Max     Average  Max      Max          Standard   Wire     Gate
Gates              Clock  Non-leaf  Non-leaf  Leaf    Leaf     Length   Source-sink  cell area  cap      cap
                   Cells  Fanout    Fanout    Fanout  Fanout   (um)     Resistance   (um^2)     (fF)     (fF)
                                                                        (Ohms)                           
-----------------------------------------------------------------------------------------------------------------
  0     3     0      3       1         1        52    37.3333  423.126    765.607    36032.022  235.813  7799.830
-----------------------------------------------------------------------------------------------------------------

Clock Sink Summary across all clock trees:
==========================================

-------------------------------------------------------------------------------------------------------------------------------
Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                              Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------
     0             0             0            0           0          0        96        0       16      0         0         0
-------------------------------------------------------------------------------------------------------------------------------

Physical metrics across all clock trees:
========================================

-----------------------------------------------------------------------
Metric                               Minimum  Average  Maximum  Std.dev
-----------------------------------------------------------------------
Source-sink routed net length (um)    0.002   181.134  423.126  162.627
Source-sink manhattan distance (um)   0.000   165.096  343.225  144.095
Source-sink resistance (Ohm)          0.000   271.778  765.607  283.998
-----------------------------------------------------------------------

Transition distribution for half-corner max_corner:setup.late:
==============================================================

------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       0.200       6       0.097       0.107      0.000    0.200    {3 <= 0.120ns, 0 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}    {2 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
Leaf        0.200       3       0.151       0.080      0.065    0.224    {1 <= 0.120ns, 0 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}    {0 <= 0.210ns, 0 <= 0.220ns, 1 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Count of violations across all clock trees:
===========================================

---------------------------------------------------------------------------------------
Clock Tree  # Max capacitance  # Max resistance  # Max length  # Max fanout  # Slew
Name        violations         violations        violations    violations    violations
---------------------------------------------------------------------------------------
rclk                1                 0               0             0             2
wclk                1                 0               0             0             8
wclk2x              1                 0               0             0             0
---------------------------------------------------------------------------------------
Total               3                 0               0             0            10
---------------------------------------------------------------------------------------

Note the above table per clock tree is based on CCOpt clock tree view. The violations are counted across half corners.

Found a total of 3 clock tree pins with max capacitance violations.
Found a total of 3 max capacitance violations.
Total violation amount 7722.259fF.

Max capacitance violation summary across all clock trees - Top 3 violations:
============================================================================

Target and measured capacitances (in fF):

-------------------------------------------------------------------------------------
Half corner            Violation  Capacitance  Capacitance  Target             Pin
                       amount     target       achieved     source             
-------------------------------------------------------------------------------------
max_corner:setup.late  2574.086      0.000      2574.086    clock_root_forced  wclk2x
max_corner:setup.late  2574.086      0.000      2574.086    clock_root_forced  wclk
max_corner:setup.late  2574.086      0.000      2574.086    clock_root_forced  rclk
-------------------------------------------------------------------------------------

Target sources:
target_max_capacitance_property - the target was set in the target_max_capacitance property
library_or_sdc_constraint - the non-frequency-dependent target was set in a library file or by an SDC constraint
frequency_dependent_library_or_sdc_constraint - the frequency-dependent target was set in a library file or by an SDC constraint
computed_from_slew_target - the target was calculated based on the slew target at a clock root
clock_root_forced - the target was forced to be zero at a clock root


Found a total of 0 clock tree nets with max resistance violations.
Found a total of 0 clock tree nets with max length violations.
Found a total of 0 clock tree nets with max fanout violations.
Found a total of 10 clock tree pins with a slew violation.

Slew violation summary across all clock trees - Top 10 violating pins:
======================================================================

Target and measured clock slews (in ns):

----------------------------------------------------------------------------------------------------------
Half corner            Violation  Slew    Slew      Dont   Ideal  Target          Pin
                       amount     target  achieved  touch  net?   source          
                                                    net?                          
----------------------------------------------------------------------------------------------------------
max_corner:setup.late    0.024    0.200    0.224    N      N      auto extracted  fifomem/genblk1_1__U/CE1
max_corner:setup.late    0.024    0.200    0.224    N      N      auto extracted  fifomem/genblk1_3__U/CE1
max_corner:setup.late    0.011    0.200    0.211    N      N      auto extracted  fifomem/genblk1_0__U/CE1
max_corner:setup.late    0.010    0.200    0.210    N      N      auto extracted  fifomem/genblk1_5__U/CE1
max_corner:setup.late    0.001    0.200    0.201    N      N      auto extracted  fifomem/genblk1_4__U/CE1
max_corner:setup.late    0.000    0.200    0.200    N      N      auto extracted  fifomem/genblk1_7__U/CE1
max_corner:setup.late    0.000    0.200    0.200    N      N      auto extracted  CTS_ccl_a_buf_00012/A
max_corner:setup.late    0.000    0.200    0.200    N      N      auto extracted  CTS_ccl_a_buf_00006/A
max_corner:setup.late    0.000    0.200    0.200    N      N      auto extracted  io_b_wclk/DOUT
max_corner:setup.late    0.000    0.200    0.200    N      N      auto extracted  io_b_rclk/DOUT
----------------------------------------------------------------------------------------------------------

Target sources:
auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.
explicit - target is explicitly set via target_max_trans property.
pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
liberty explicit - target is explicitly set via max_transition from liberty library.

Found 0 pins on nets marked dont_touch that have slew violations.
Found 0 pins on nets marked dont_touch that do not have slew violations.
Found 0 pins on nets marked ideal_network that have slew violations.
Found 0 pins on nets marked ideal_network that do not have slew violations.


Clock Timing Summary:
=====================

Target and measured clock slews (in ns):

---------------------------------------------------------------------------------------------------------------------------------------------------
Clock tree  Timing Corner           Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew       Leaf Slew  Trunk Slew      Trunk Slew
                                    Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type     Target     Target Type     Target
---------------------------------------------------------------------------------------------------------------------------------------------------
rclk        max_corner:setup.early     0.155          0.130         0.199          0.177      ignored             -      ignored             -
rclk        max_corner:setup.late      0.163          0.135         0.200          0.178      auto extracted   0.200     auto extracted  *0.200
rclk        min_corner:hold.early      0.081          0.050         0.093          0.077      ignored             -      ignored             -
rclk        min_corner:hold.late       0.084          0.052         0.093          0.077      ignored             -      ignored             -
wclk        max_corner:setup.early     0.200          0.150         0.199          0.177      ignored             -      ignored             -
wclk        max_corner:setup.late      0.224          0.156         0.200          0.178      auto extracted  *0.200     auto extracted  *0.200
wclk        min_corner:hold.early      0.117          0.064         0.093          0.077      ignored             -      ignored             -
wclk        min_corner:hold.late       0.123          0.067         0.093          0.077      ignored             -      ignored             -
wclk2x      max_corner:setup.early     0.064          0.061         0.183          0.161      ignored             -      ignored             -
wclk2x      max_corner:setup.late      0.065          0.062         0.184          0.162      auto extracted   0.200     auto extracted   0.200
wclk2x      min_corner:hold.early      0.031          0.029         0.092          0.074      ignored             -      ignored             -
wclk2x      min_corner:hold.late       0.031          0.029         0.092          0.074      ignored             -      ignored             -
---------------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.

Total Transition Slacks Summary:
================================

-------------------------------------------------------------------------------------------------
Total       Total Leaf    Total        Total Leaf    Mean        Median      Std.Dev     Worst
Overslew    Overslew      Underslew    Underslew     Overslew    Overslew    Overslew    Overslew
-------------------------------------------------------------------------------------------------
 0.025        0.024        -0.188        -0.172       0.004       0.000       0.010       0.024
-------------------------------------------------------------------------------------------------

Transition times measured in the half-corner max_corner:setup.late

Top Overslews:

------------------------------------
Driving node           Overslew (ns)
------------------------------------
CTS_ccl_a_buf_00006        0.024
io_b_rclk                  0.000
io_b_wclk                  0.000
wclk2x                     0.000
wclk                       0.000
rclk                       0.000
------------------------------------

Top Underslews:

-------------------------------------
Driving node           Underslew (ns)
-------------------------------------
CTS_ccl_a_buf_00003        -0.135
CTS_ccl_a_buf_00012        -0.037
io_b_wclk2x                -0.016
-------------------------------------

