[
  {
    "class":"firrtl.options.TargetDirAnnotation",
    "directory":"./verilog_output"
  },
  {
    "class":"firrtl.options.OutputAnnotationFileAnnotation",
    "file":"CounterNormal"
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"./verilog_output"
  }
]