#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Fri Jan  3 14:14:13 2025
# Process ID         : 2850920
# Current directory  : /home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.runs/design_1_ddr4_0_0_synth_1
# Command line       : vivado -log design_1_ddr4_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_ddr4_0_0.tcl
# Log file           : /home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.runs/design_1_ddr4_0_0_synth_1/design_1_ddr4_0_0.vds
# Journal file       : /home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.runs/design_1_ddr4_0_0_synth_1/vivado.jou
# Running On         : dell
# Platform           : Ubuntu
# Operating System   : Ubuntu 20.04.6 LTS
# Processor Detail   : Intel(R) Core(TM) i9-10900X CPU @ 3.70GHz
# CPU Frequency      : 3700.000 MHz
# CPU Physical cores : 10
# CPU Logical cores  : 20
# Host memory        : 134762 MB
# Swap memory        : 2147 MB
# Total Virtual      : 136909 MB
# Available Virtual  : 112765 MB
#-----------------------------------------------------------
source design_1_ddr4_0_0.tcl -notrace
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1424.961 ; gain = 0.023 ; free physical = 80996 ; free virtual = 104106
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_ddr4_0_0
Command: synth_design -top design_1_ddr4_0_0 -part xczu19eg-ffvc1760-2-i -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu19eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu19eg'
INFO: [Device 21-403] Loading part xczu19eg-ffvc1760-2-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2851546
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2838.797 ; gain = 136.773 ; free physical = 66453 ; free virtual = 89570
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_ddr4_0_0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top/design_1_ddr4_0_0.sv:70]
INFO: [Synth 8-6157] synthesizing module 'design_1_ddr4_0_0_ddr4' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top/design_1_ddr4_0_0_ddr4.sv:95]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_24_infrastructure' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:69]
INFO: [Synth 8-6157] synthesizing module 'MMCME4_ADV' [/home/data/tools/Xilinx24/Vivado/2024.2/scripts/rt/data/unisim_comp.v:84981]
INFO: [Synth 8-6155] done synthesizing module 'MMCME4_ADV' (0#1) [/home/data/tools/Xilinx24/Vivado/2024.2/scripts/rt/data/unisim_comp.v:84981]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/home/data/tools/Xilinx24/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2676]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/home/data/tools/Xilinx24/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2676]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_24_infrastructure' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/clocking/ddr4_v2_2_infrastructure.sv:69]
INFO: [Synth 8-6157] synthesizing module 'design_1_ddr4_0_0_ddr4_mem_intfc' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top/design_1_ddr4_0_0_ddr4_mem_intfc.sv:69]
INFO: [Synth 8-6157] synthesizing module 'design_1_ddr4_0_0_phy' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/ip_top/design_1_ddr4_0_0_phy.sv:78]
INFO: [Synth 8-6157] synthesizing module 'design_1_ddr4_0_0_phy_ddr4' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/phy/design_1_ddr4_0_0_phy_ddr4.sv:90]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_5_xiphy' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_5_xiphy_byte_wrapper' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_5_xiphy_bitslice_wrapper' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv:68]
INFO: [Synth 8-6157] synthesizing module 'RXTX_BITSLICE' [/home/data/tools/Xilinx24/Vivado/2024.2/scripts/rt/data/unisim_comp.v:146085]
INFO: [Synth 8-6155] done synthesizing module 'RXTX_BITSLICE' (0#1) [/home/data/tools/Xilinx24/Vivado/2024.2/scripts/rt/data/unisim_comp.v:146085]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_5_xiphy_bitslice_wrapper' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_5_xiphy_bitslice_wrapper__parameterized0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv:68]
INFO: [Synth 8-6157] synthesizing module 'RXTX_BITSLICE__parameterized0' [/home/data/tools/Xilinx24/Vivado/2024.2/scripts/rt/data/unisim_comp.v:146085]
INFO: [Synth 8-6155] done synthesizing module 'RXTX_BITSLICE__parameterized0' (0#1) [/home/data/tools/Xilinx24/Vivado/2024.2/scripts/rt/data/unisim_comp.v:146085]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_5_xiphy_bitslice_wrapper__parameterized0' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_5_xiphy_tristate_wrapper' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_tristate_wrapper.sv:68]
INFO: [Synth 8-6157] synthesizing module 'TX_BITSLICE_TRI' [/home/data/tools/Xilinx24/Vivado/2024.2/scripts/rt/data/unisim_comp.v:150056]
INFO: [Synth 8-6155] done synthesizing module 'TX_BITSLICE_TRI' (0#1) [/home/data/tools/Xilinx24/Vivado/2024.2/scripts/rt/data/unisim_comp.v:150056]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_5_xiphy_tristate_wrapper' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_tristate_wrapper.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_5_xiphy_control_wrapper' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv:68]
INFO: [Synth 8-6157] synthesizing module 'BITSLICE_CONTROL' [/home/data/tools/Xilinx24/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2333]
INFO: [Synth 8-6155] done synthesizing module 'BITSLICE_CONTROL' (0#1) [/home/data/tools/Xilinx24/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2333]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_5_xiphy_control_wrapper' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_5_xiphy_riuor_wrapper' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_riuor_wrapper.sv:68]
INFO: [Synth 8-6157] synthesizing module 'RIU_OR' [/home/data/tools/Xilinx24/Vivado/2024.2/scripts/rt/data/unisim_comp.v:145985]
INFO: [Synth 8-6155] done synthesizing module 'RIU_OR' (0#1) [/home/data/tools/Xilinx24/Vivado/2024.2/scripts/rt/data/unisim_comp.v:145985]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_5_xiphy_riuor_wrapper' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_riuor_wrapper.sv:68]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/home/data/tools/Xilinx24/Vivado/2024.2/scripts/rt/data/unisim_comp.v:84087]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/home/data/tools/Xilinx24/Vivado/2024.2/scripts/rt/data/unisim_comp.v:84087]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_5_xiphy_byte_wrapper' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_5_xiphy_byte_wrapper__parameterized0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_5_xiphy_byte_wrapper__parameterized0' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_5_xiphy_byte_wrapper__parameterized1' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_5_xiphy_byte_wrapper__parameterized1' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_5_xiphy_byte_wrapper__parameterized2' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_5_xiphy_bitslice_wrapper__parameterized1' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv:68]
INFO: [Synth 8-6157] synthesizing module 'RXTX_BITSLICE__parameterized1' [/home/data/tools/Xilinx24/Vivado/2024.2/scripts/rt/data/unisim_comp.v:146085]
INFO: [Synth 8-6155] done synthesizing module 'RXTX_BITSLICE__parameterized1' (0#1) [/home/data/tools/Xilinx24/Vivado/2024.2/scripts/rt/data/unisim_comp.v:146085]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_5_xiphy_bitslice_wrapper__parameterized1' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_5_xiphy_control_wrapper__parameterized0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv:68]
INFO: [Synth 8-6157] synthesizing module 'BITSLICE_CONTROL__parameterized0' [/home/data/tools/Xilinx24/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2333]
INFO: [Synth 8-6155] done synthesizing module 'BITSLICE_CONTROL__parameterized0' (0#1) [/home/data/tools/Xilinx24/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2333]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_5_xiphy_control_wrapper__parameterized0' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_5_xiphy_control_wrapper__parameterized1' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv:68]
INFO: [Synth 8-6157] synthesizing module 'BITSLICE_CONTROL__parameterized1' [/home/data/tools/Xilinx24/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2333]
INFO: [Synth 8-6155] done synthesizing module 'BITSLICE_CONTROL__parameterized1' (0#1) [/home/data/tools/Xilinx24/Vivado/2024.2/scripts/rt/data/unisim_comp.v:2333]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_5_xiphy_control_wrapper__parameterized1' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_5_xiphy_byte_wrapper__parameterized2' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_5_xiphy' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy.sv:69]
INFO: [Synth 8-6157] synthesizing module 'OBUF' [/home/data/tools/Xilinx24/Vivado/2024.2/scripts/rt/data/unisim_comp.v:99428]
INFO: [Synth 8-6155] done synthesizing module 'OBUF' (0#1) [/home/data/tools/Xilinx24/Vivado/2024.2/scripts/rt/data/unisim_comp.v:99428]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_5_pll' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/clocking/ddr4_phy_v2_2_pll.sv:68]
INFO: [Synth 8-6157] synthesizing module 'PLLE4_ADV' [/home/data/tools/Xilinx24/Vivado/2024.2/scripts/rt/data/unisim_comp.v:117963]
INFO: [Synth 8-6155] done synthesizing module 'PLLE4_ADV' (0#1) [/home/data/tools/Xilinx24/Vivado/2024.2/scripts/rt/data/unisim_comp.v:117963]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_5_pll' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/clocking/ddr4_phy_v2_2_pll.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_5_iob' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/iob/ddr4_phy_v2_2_iob.sv:73]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_5_iob_byte' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv:94]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [/home/data/tools/Xilinx24/Vivado/2024.2/scripts/rt/data/unisim_comp.v:99442]
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (0#1) [/home/data/tools/Xilinx24/Vivado/2024.2/scripts/rt/data/unisim_comp.v:99442]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_5_iob_byte' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv:94]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_5_iob_byte__parameterized0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv:94]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_5_iob_byte__parameterized0' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv:94]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_5_iob_byte__parameterized1' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv:94]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_5_iob_byte__parameterized1' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv:94]
INFO: [Synth 8-6157] synthesizing module 'ddr4_phy_v2_2_5_iob_byte__parameterized2' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv:94]
INFO: [Synth 8-6157] synthesizing module 'HPIO_VREF' [/home/data/tools/Xilinx24/Vivado/2024.2/scripts/rt/data/unisim_comp.v:75475]
INFO: [Synth 8-6155] done synthesizing module 'HPIO_VREF' (0#1) [/home/data/tools/Xilinx24/Vivado/2024.2/scripts/rt/data/unisim_comp.v:75475]
INFO: [Synth 8-6157] synthesizing module 'IOBUFE3' [/home/data/tools/Xilinx24/Vivado/2024.2/scripts/rt/data/unisim_comp.v:80787]
INFO: [Synth 8-6155] done synthesizing module 'IOBUFE3' (0#1) [/home/data/tools/Xilinx24/Vivado/2024.2/scripts/rt/data/unisim_comp.v:80787]
INFO: [Synth 8-6157] synthesizing module 'IOBUFDS' [/home/data/tools/Xilinx24/Vivado/2024.2/scripts/rt/data/unisim_comp.v:80408]
INFO: [Synth 8-6155] done synthesizing module 'IOBUFDS' (0#1) [/home/data/tools/Xilinx24/Vivado/2024.2/scripts/rt/data/unisim_comp.v:80408]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_5_iob_byte__parameterized2' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv:94]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_phy_v2_2_5_iob' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/iob/ddr4_phy_v2_2_iob.sv:73]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ddr4_0_0_phy_ddr4' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/phy/design_1_ddr4_0_0_phy_ddr4.sv:90]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ddr4_0_0_phy' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/ip_top/design_1_ddr4_0_0_phy.sv:78]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_24_mc' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_24_mc_group' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_group.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_24_mc_group' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_group.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_24_mc_act_timer' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_act_timer.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_24_mc_act_rank' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_act_rank.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_24_mc_act_rank' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_act_rank.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_24_mc_act_timer' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_act_timer.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_24_mc_arb_a' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_arb_a.sv:67]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_24_mc_arb_a' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_arb_a.sv:67]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_24_mc_rd_wr' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_rd_wr.sv:67]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_24_mc_wtr' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_wtr.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_24_mc_wtr' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_wtr.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_24_mc_rd_wr' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_rd_wr.sv:67]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_24_mc_arb_c' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_24_mc_arb_c' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_24_mc_arb_mux_p' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_arb_mux_p.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_24_mc_arb_p' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_arb_p.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_24_mc_arb_p' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_arb_p.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_24_mc_cmd_mux_ap' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_cmd_mux_ap.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_24_mc_cmd_mux_ap' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_cmd_mux_ap.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_24_mc_arb_mux_p' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_arb_mux_p.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_24_mc_ctl' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_ctl.sv:67]
INFO: [Synth 8-155] case statement is not full and has no default [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_ctl.sv:391]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_24_cal_mc_odt' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_mc_odt.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_24_cal_mc_odt' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_mc_odt.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_24_mc_ctl' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_ctl.sv:67]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_24_mc_cmd_mux_c' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_cmd_mux_c.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_24_mc_cmd_mux_c' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_cmd_mux_c.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_24_mc_ref' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_ref.sv:69]
INFO: [Synth 8-226] default block is never used [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_ref.sv:387]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_24_mc_ref' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_ref.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_24_mc_periodic' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_periodic.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_24_mc_periodic' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_periodic.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_24_mc_ecc' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_ecc.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_24_mc_ecc' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_ecc.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_24_mc' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_24_ui' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ui/ddr4_v2_2_ui.sv:70]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_24_ui_cmd' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ui/ddr4_v2_2_ui_cmd.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_24_ui_cmd' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ui/ddr4_v2_2_ui_cmd.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_24_ui_wr_data' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ui/ddr4_v2_2_ui_wr_data.sv:130]
INFO: [Synth 8-6157] synthesizing module 'RAM32M' [/home/data/tools/Xilinx24/Vivado/2024.2/scripts/rt/data/unisim_comp.v:137799]
INFO: [Synth 8-6155] done synthesizing module 'RAM32M' (0#1) [/home/data/tools/Xilinx24/Vivado/2024.2/scripts/rt/data/unisim_comp.v:137799]
INFO: [Synth 8-155] case statement is not full and has no default [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ui/ddr4_v2_2_ui_wr_data.sv:361]
INFO: [Synth 8-155] case statement is not full and has no default [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ui/ddr4_v2_2_ui_wr_data.sv:404]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_24_ui_wr_data' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ui/ddr4_v2_2_ui_wr_data.sv:130]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_24_ui_rd_data' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv:139]
INFO: [Synth 8-155] case statement is not full and has no default [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv:626]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_24_ui_rd_data' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv:139]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_24_ui' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ui/ddr4_v2_2_ui.sv:70]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_24_cal_top' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_top.sv:70]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_24_cal' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal.sv:71]
INFO: [Synth 8-155] case statement is not full and has no default [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal.sv:2029]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_24_cal_addr_decode' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:90]
INFO: [Synth 8-155] case statement is not full and has no default [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1400]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_24_cal_cplx' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_cplx.sv:69]
INFO: [Synth 8-226] default block is never used [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_cplx.sv:599]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_24_cal_cplx_data' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_cplx_data.sv:70]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_24_cal_cplx_data' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_cplx_data.sv:70]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_24_cal_cplx' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_cplx.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_24_cal_mc_odt__parameterized0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_mc_odt.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_24_cal_mc_odt__parameterized0' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_mc_odt.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_24_cal_addr_decode' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:90]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_24_cal_config_rom' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_config_rom.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_24_cal_config_rom' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_config_rom.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_24_chipscope_xsdb_slave' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_chipscope_xsdb_slave.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_24_chipscope_xsdb_slave' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_chipscope_xsdb_slave.sv:27]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_24_cal_xsdb_arbiter' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_24_cal_sync' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_sync.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_24_cal_sync' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_sync.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_24_cal_sync__parameterized0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_sync.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_24_cal_sync__parameterized0' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_sync.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_24_cal_sync__parameterized1' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_sync.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_24_cal_sync__parameterized1' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_sync.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_24_cal_sync__parameterized2' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_sync.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_24_cal_sync__parameterized2' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_sync.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_24_cal_sync__parameterized3' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_sync.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_24_cal_sync__parameterized3' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_sync.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_24_cal_xsdb_arbiter' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_24_cal_xsdb_bram' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_xsdb_bram.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_24_cfg_mem_mod' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_dp_AB9.sv:67]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_24_bram_tdp' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_dp_AB9.sv:175]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_24_bram_tdp' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_dp_AB9.sv:175]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_24_cfg_mem_mod' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_dp_AB9.sv:67]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_24_cal_xsdb_bram' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_xsdb_bram.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_24_cal' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal.sv:71]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_24_cal_pi' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_pi.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_24_cal_rd_en' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_rd_en.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_24_cal_rd_en' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_rd_en.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_24_cal_read' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_read.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_24_cal_read' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_read.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_24_cal_write' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_write.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_24_cal_wr_byte' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_byte.sv:68]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_24_cal_wr_bit' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_24_cal_wr_bit' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_24_cal_wr_byte' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_wr_byte.sv:68]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_24_cal_write' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_write.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_24_cal_pi' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_pi.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_24_cal_top' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_top.sv:70]
INFO: [Synth 8-6157] synthesizing module 'design_1_ddr4_0_0_ddr4_cal_riu' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/design_1_ddr4_0_0_ddr4_cal_riu.sv:88]
INFO: [Synth 8-6157] synthesizing module 'design_1_ddr4_0_0_microblaze_mcs' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_0/synth/design_1_ddr4_0_0_microblaze_mcs.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_45eb' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/bd_0/synth/bd_45eb.v:10]
INFO: [Synth 8-638] synthesizing module 'bd_45eb_dlmb_0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/bd_0/ip/ip_3/synth/bd_45eb_dlmb_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 3 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at '/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/7495/hdl/lmb_v10_v3_0_vh_rfs.vhd:91' bound to instance 'U0' of component 'lmb_v10' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/bd_0/ip/ip_3/synth/bd_45eb_dlmb_0.vhd:169]
INFO: [Synth 8-638] synthesizing module 'lmb_v10' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/7495/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-3491] module 'FDS' declared at '/home/data/tools/Xilinx24/Vivado/2024.2/scripts/rt/data/unisim_comp.v:43311' bound to instance 'POR_FF_I' of component 'FDS' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/7495/hdl/lmb_v10_v3_0_vh_rfs.vhd:170]
INFO: [Synth 8-6157] synthesizing module 'FDS' [/home/data/tools/Xilinx24/Vivado/2024.2/scripts/rt/data/unisim_comp.v:43311]
INFO: [Synth 8-6155] done synthesizing module 'FDS' (0#1) [/home/data/tools/Xilinx24/Vivado/2024.2/scripts/rt/data/unisim_comp.v:43311]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/7495/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'bd_45eb_dlmb_0' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/bd_0/ip/ip_3/synth/bd_45eb_dlmb_0.vhd:89]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'bd_45eb_dlmb_0' is unconnected for instance 'dlmb' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/bd_0/synth/bd_45eb.v:221]
WARNING: [Synth 8-7023] instance 'dlmb' of module 'bd_45eb_dlmb_0' has 25 connections declared, but only 24 given [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/bd_0/synth/bd_45eb.v:221]
INFO: [Synth 8-638] synthesizing module 'bd_45eb_dlmb_cntlr_0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/bd_0/ip/ip_4/synth/bd_45eb_dlmb_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000001111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK4 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK5 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK6 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK7 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_ARBITRATION bound to: 0 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at '/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:5040' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/bd_0/ip/ip_4/synth/bd_45eb_dlmb_cntlr_0.vhd:280]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:5222]
	Parameter C_TARGET bound to: 6 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK4 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK5 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK6 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK7 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC_WIDTH bound to: 7 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_ARBITRATION bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at '/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4146' bound to instance 'lmb_mux_I' of component 'lmb_mux' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:5548]
INFO: [Synth 8-638] synthesizing module 'lmb_mux' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4291]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at '/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3470' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4404]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_25_pselect_mask' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3485]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_25_pselect_mask' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3485]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4291]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:5222]
INFO: [Synth 8-256] done synthesizing module 'bd_45eb_dlmb_cntlr_0' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/bd_0/ip/ip_4/synth/bd_45eb_dlmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'bd_45eb_ilmb_0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/bd_0/ip/ip_2/synth/bd_45eb_ilmb_0.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 2 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'lmb_v10' declared at '/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/7495/hdl/lmb_v10_v3_0_vh_rfs.vhd:91' bound to instance 'U0' of component 'lmb_v10' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/bd_0/ip/ip_2/synth/bd_45eb_ilmb_0.vhd:169]
INFO: [Synth 8-638] synthesizing module 'lmb_v10__parameterized1' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/7495/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-3491] module 'FDS' declared at '/home/data/tools/Xilinx24/Vivado/2024.2/scripts/rt/data/unisim_comp.v:43311' bound to instance 'POR_FF_I' of component 'FDS' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/7495/hdl/lmb_v10_v3_0_vh_rfs.vhd:170]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10__parameterized1' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/7495/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'bd_45eb_ilmb_0' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/bd_0/ip/ip_2/synth/bd_45eb_ilmb_0.vhd:89]
WARNING: [Synth 8-7071] port 'LMB_Rst' of module 'bd_45eb_ilmb_0' is unconnected for instance 'ilmb' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/bd_0/synth/bd_45eb.v:269]
WARNING: [Synth 8-7023] instance 'ilmb' of module 'bd_45eb_ilmb_0' has 25 connections declared, but only 24 given [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/bd_0/synth/bd_45eb.v:269]
INFO: [Synth 8-638] synthesizing module 'bd_45eb_ilmb_cntlr_0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/bd_0/ip/ip_5/synth/bd_45eb_ilmb_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000001111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK4 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK5 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK6 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK7 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_ARBITRATION bound to: 0 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at '/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:5040' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/bd_0/ip/ip_5/synth/bd_45eb_ilmb_cntlr_0.vhd:280]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized1' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:5222]
	Parameter C_TARGET bound to: 6 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK4 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK5 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK6 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK7 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC_WIDTH bound to: 7 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_ARBITRATION bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at '/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4146' bound to instance 'lmb_mux_I' of component 'lmb_mux' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:5548]
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized1' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4291]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at '/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3470' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4404]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_25_pselect_mask__parameterized0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3485]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_25_pselect_mask__parameterized0' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3485]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized1' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4291]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized1' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:5222]
INFO: [Synth 8-256] done synthesizing module 'bd_45eb_ilmb_cntlr_0' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/bd_0/ip/ip_5/synth/bd_45eb_ilmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'bd_45eb_iomodule_0_0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/bd_0/ip/ip_10/synth/bd_45eb_iomodule_0_0.vhd:85]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_INSTANCE bound to: iomodule - type: string 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000010000000000000001111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_IO_HIGHADDR bound to: 64'b0000000000000000000000000000000011111111111111111111111111111111 
	Parameter C_IO_BASEADDR bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_IO_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_USE_IO_BUS bound to: 1 - type: integer 
	Parameter C_USE_UART_RX bound to: 0 - type: integer 
	Parameter C_USE_UART_TX bound to: 0 - type: integer 
	Parameter C_UART_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
	Parameter C_UART_RX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_TX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_ERROR_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_PROG_BAUDRATE bound to: 0 - type: integer 
	Parameter C_UART_FREQ bound to: 100000000 - type: integer 
	Parameter C_UART_ASYNC bound to: 0 - type: integer 
	Parameter C_UART_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_USE_FIT1 bound to: 0 - type: integer 
	Parameter C_FIT1_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT2 bound to: 0 - type: integer 
	Parameter C_FIT2_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT3 bound to: 0 - type: integer 
	Parameter C_FIT3_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT4 bound to: 0 - type: integer 
	Parameter C_FIT4_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT1 bound to: 0 - type: integer 
	Parameter C_PIT1_SIZE bound to: 32 - type: integer 
	Parameter C_PIT1_READABLE bound to: 1 - type: integer 
	Parameter C_PIT1_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT2 bound to: 0 - type: integer 
	Parameter C_PIT2_SIZE bound to: 32 - type: integer 
	Parameter C_PIT2_READABLE bound to: 1 - type: integer 
	Parameter C_PIT2_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT3 bound to: 0 - type: integer 
	Parameter C_PIT3_SIZE bound to: 32 - type: integer 
	Parameter C_PIT3_READABLE bound to: 1 - type: integer 
	Parameter C_PIT3_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT4 bound to: 0 - type: integer 
	Parameter C_PIT4_SIZE bound to: 32 - type: integer 
	Parameter C_PIT4_READABLE bound to: 1 - type: integer 
	Parameter C_PIT4_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPO1 bound to: 0 - type: integer 
	Parameter C_GPO1_SIZE bound to: 32 - type: integer 
	Parameter C_GPO1_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPO2 bound to: 0 - type: integer 
	Parameter C_GPO2_SIZE bound to: 32 - type: integer 
	Parameter C_GPO2_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPO3 bound to: 0 - type: integer 
	Parameter C_GPO3_SIZE bound to: 32 - type: integer 
	Parameter C_GPO3_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPO4 bound to: 0 - type: integer 
	Parameter C_GPO4_SIZE bound to: 32 - type: integer 
	Parameter C_GPO4_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPI1 bound to: 0 - type: integer 
	Parameter C_GPI1_SIZE bound to: 32 - type: integer 
	Parameter C_GPI1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI2 bound to: 0 - type: integer 
	Parameter C_GPI2_SIZE bound to: 32 - type: integer 
	Parameter C_GPI2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI3 bound to: 0 - type: integer 
	Parameter C_GPI3_SIZE bound to: 32 - type: integer 
	Parameter C_GPI3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI4 bound to: 0 - type: integer 
	Parameter C_GPI4_SIZE bound to: 32 - type: integer 
	Parameter C_GPI4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_INTC_USE_EXT_INTR bound to: 0 - type: integer 
	Parameter C_INTC_INTR_SIZE bound to: 1 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 16'b0000000000000000 
	Parameter C_INTC_POSITIVE bound to: 16'b1111111111111111 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_INTC_ASYNC_INTR bound to: 16'b1111111111111111 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'iomodule' declared at '/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:9881' bound to instance 'U0' of component 'iomodule' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/bd_0/ip/ip_10/synth/bd_45eb_iomodule_0_0.vhd:301]
INFO: [Synth 8-638] synthesizing module 'iomodule' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:10092]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at '/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:9714' bound to instance 'pselect_mask_reg' of component 'pselect_mask' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:10444]
INFO: [Synth 8-638] synthesizing module 'iomodule_v3_1_11_pselect_mask' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:9729]
INFO: [Synth 8-256] done synthesizing module 'iomodule_v3_1_11_pselect_mask' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:9729]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000000000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at '/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:9714' bound to instance 'pselect_mask_io' of component 'pselect_mask' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:10489]
INFO: [Synth 8-638] synthesizing module 'iomodule_v3_1_11_pselect_mask__parameterized0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:9729]
INFO: [Synth 8-256] done synthesizing module 'iomodule_v3_1_11_pselect_mask__parameterized0' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:9729]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_USE_UART_RX bound to: 0 - type: integer 
	Parameter C_USE_UART_TX bound to: 0 - type: integer 
	Parameter C_UART_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
	Parameter C_UART_RX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_TX_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_ERROR_INTERRUPT bound to: 0 - type: integer 
	Parameter C_UART_PROG_BAUDRATE bound to: 0 - type: integer 
	Parameter C_UART_FREQ bound to: 100000000 - type: integer 
	Parameter C_UART_ASYNC bound to: 0 - type: integer 
	Parameter C_UART_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_USE_FIT1 bound to: 0 - type: integer 
	Parameter C_FIT1_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT2 bound to: 0 - type: integer 
	Parameter C_FIT2_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT3 bound to: 0 - type: integer 
	Parameter C_FIT3_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_FIT4 bound to: 0 - type: integer 
	Parameter C_FIT4_No_CLOCKS bound to: 6216 - type: integer 
	Parameter C_FIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT1 bound to: 0 - type: integer 
	Parameter C_PIT1_SIZE bound to: 32 - type: integer 
	Parameter C_PIT1_READABLE bound to: 1 - type: integer 
	Parameter C_PIT1_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT2 bound to: 0 - type: integer 
	Parameter C_PIT2_SIZE bound to: 32 - type: integer 
	Parameter C_PIT2_READABLE bound to: 1 - type: integer 
	Parameter C_PIT2_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT3 bound to: 0 - type: integer 
	Parameter C_PIT3_SIZE bound to: 32 - type: integer 
	Parameter C_PIT3_READABLE bound to: 1 - type: integer 
	Parameter C_PIT3_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_PIT4 bound to: 0 - type: integer 
	Parameter C_PIT4_SIZE bound to: 32 - type: integer 
	Parameter C_PIT4_READABLE bound to: 1 - type: integer 
	Parameter C_PIT4_PRESCALER bound to: 0 - type: integer 
	Parameter C_PIT4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPO1 bound to: 0 - type: integer 
	Parameter C_GPO1_SIZE bound to: 32 - type: integer 
	Parameter C_GPO1_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPO2 bound to: 0 - type: integer 
	Parameter C_GPO2_SIZE bound to: 32 - type: integer 
	Parameter C_GPO2_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPO3 bound to: 0 - type: integer 
	Parameter C_GPO3_SIZE bound to: 32 - type: integer 
	Parameter C_GPO3_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPO4 bound to: 0 - type: integer 
	Parameter C_GPO4_SIZE bound to: 32 - type: integer 
	Parameter C_GPO4_INIT bound to: 32'b00000000000000000000000000000000 
	Parameter C_USE_GPI1 bound to: 0 - type: integer 
	Parameter C_GPI1_SIZE bound to: 32 - type: integer 
	Parameter C_GPI1_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI2 bound to: 0 - type: integer 
	Parameter C_GPI2_SIZE bound to: 32 - type: integer 
	Parameter C_GPI2_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI3 bound to: 0 - type: integer 
	Parameter C_GPI3_SIZE bound to: 32 - type: integer 
	Parameter C_GPI3_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_GPI4 bound to: 0 - type: integer 
	Parameter C_GPI4_SIZE bound to: 32 - type: integer 
	Parameter C_GPI4_INTERRUPT bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INTC_USE_EXT_INTR bound to: 0 - type: integer 
	Parameter C_INTC_INTR_SIZE bound to: 1 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 16'b0000000000000000 
	Parameter C_INTC_POSITIVE bound to: 16'b1111111111111111 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_INTC_ASYNC_INTR bound to: 16'b1111111111111111 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'Iomodule_core' declared at '/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:8502' bound to instance 'IOModule_Core_I1' of component 'iomodule_core' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:10680]
INFO: [Synth 8-638] synthesizing module 'Iomodule_core' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:8716]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_UART_FREQ bound to: 100000000 - type: integer 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 199 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_UART_PROG_BAUDRATE bound to: 0 - type: integer 
	Parameter C_UART_ASYNC bound to: 0 - type: integer 
	Parameter C_UART_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_UART_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_USE_UART_RX bound to: 0 - type: integer 
	Parameter C_USE_UART_TX bound to: 0 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'UART' declared at '/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:7680' bound to instance 'UART_I1' of component 'UART' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:9042]
INFO: [Synth 8-638] synthesizing module 'UART' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:7731]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 136 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_UART_PROG_BAUDRATE bound to: 0 - type: integer 
	Parameter C_UART_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_USE_UART_RX bound to: 0 - type: integer 
	Parameter C_USE_UART_TX bound to: 0 - type: integer 
	Parameter C_UART_DATA_BITS bound to: 8 - type: integer 
	Parameter C_UART_USE_PARITY bound to: 0 - type: integer 
	Parameter C_UART_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'UART_Core' declared at '/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:7134' bound to instance 'UART_Core_I' of component 'UART_Core' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:7850]
INFO: [Synth 8-638] synthesizing module 'UART_Core' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:7178]
INFO: [Synth 8-256] done synthesizing module 'UART_Core' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:7178]
INFO: [Synth 8-256] done synthesizing module 'UART' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:7731]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at '/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:2493' bound to instance 'FIT_I1' of component 'FIT_Module' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:9095]
INFO: [Synth 8-638] synthesizing module 'FIT_Module' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:2521]
INFO: [Synth 8-256] done synthesizing module 'FIT_Module' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:2521]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at '/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:2493' bound to instance 'FIT_I2' of component 'FIT_Module' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:9118]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at '/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:2493' bound to instance 'FIT_I3' of component 'FIT_Module' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:9141]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 34 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_FIT bound to: 0 - type: integer 
	Parameter C_NO_CLOCKS bound to: 6216 - type: integer 
	Parameter C_INACCURACY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'FIT_Module' declared at '/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:2493' bound to instance 'FIT_I4' of component 'FIT_Module' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:9164]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 70 - type: integer 
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PIT_Module' declared at '/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:4273' bound to instance 'PIT_I1' of component 'PIT_Module' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:9202]
INFO: [Synth 8-638] synthesizing module 'PIT_Module' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:4304]
INFO: [Synth 8-256] done synthesizing module 'PIT_Module' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:4304]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 70 - type: integer 
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PIT_Module' declared at '/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:4273' bound to instance 'PIT_I2' of component 'PIT_Module' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:9241]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 70 - type: integer 
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PIT_Module' declared at '/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:4273' bound to instance 'PIT_I3' of component 'PIT_Module' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:9280]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 70 - type: integer 
	Parameter C_USE_PIT bound to: 0 - type: integer 
	Parameter C_PIT_SIZE bound to: 32 - type: integer 
	Parameter C_PIT_READABLE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'PIT_Module' declared at '/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:4273' bound to instance 'PIT_I4' of component 'PIT_Module' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:9319]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-3491] module 'GPO_Module' declared at '/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:3186' bound to instance 'GPO_I1' of component 'GPO_Module' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:9347]
INFO: [Synth 8-638] synthesizing module 'GPO_Module' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:3210]
INFO: [Synth 8-256] done synthesizing module 'GPO_Module' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:3210]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-3491] module 'GPO_Module' declared at '/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:3186' bound to instance 'GPO_I2' of component 'GPO_Module' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:9366]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-3491] module 'GPO_Module' declared at '/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:3186' bound to instance 'GPO_I3' of component 'GPO_Module' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:9385]
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 32 - type: integer 
	Parameter C_USE_GPO bound to: 0 - type: integer 
	Parameter C_GPO_SIZE bound to: 32 - type: integer 
	Parameter C_GPO_INIT bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-3491] module 'GPO_Module' declared at '/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:3186' bound to instance 'GPO_I4' of component 'GPO_Module' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:9404]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPI_Module' declared at '/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:3015' bound to instance 'GPI_I1' of component 'GPI_Module' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:9426]
INFO: [Synth 8-638] synthesizing module 'GPI_Module' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:3031]
INFO: [Synth 8-256] done synthesizing module 'GPI_Module' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:3031]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPI_Module' declared at '/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:3015' bound to instance 'GPI_I2' of component 'GPI_Module' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:9442]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPI_Module' declared at '/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:3015' bound to instance 'GPI_I3' of component 'GPI_Module' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:9458]
	Parameter C_USE_GPI bound to: 0 - type: integer 
	Parameter C_GPI_SIZE bound to: 32 - type: integer 
	Parameter C_GPI_INTERRUPT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'GPI_Module' declared at '/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:3015' bound to instance 'GPI_I4' of component 'GPI_Module' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:9474]
	Parameter C_TARGET bound to: 1'b0 
	Parameter C_TMR bound to: 0 - type: integer 
	Parameter C_USE_TMR_DISABLE bound to: 0 - type: integer 
	Parameter C_VOTE_SIZE bound to: 170 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INTC_ENABLED bound to: 0 - type: integer 
	Parameter C_INTC_LEVEL_EDGE bound to: 32'b00000000000000001111111111111111 
	Parameter C_INTC_POSITIVE bound to: 32'b11111111111111111111111111111111 
	Parameter C_INTC_ASYNC_INTR bound to: 32'b11111111111111110000000000000000 
	Parameter C_INTC_HAS_FAST bound to: 1 - type: integer 
	Parameter C_INTC_ADDR_WIDTH bound to: 17 - type: integer 
	Parameter C_INTC_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_INTC_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_USE_LUTRAM bound to: yes - type: string 
INFO: [Synth 8-3491] module 'intr_ctrl' declared at '/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:3365' bound to instance 'intr_ctrl_I1' of component 'intr_ctrl' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:9516]
INFO: [Synth 8-638] synthesizing module 'intr_ctrl' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:3411]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
INFO: [Synth 8-638] synthesizing module 'iomodule_v3_1_11_MB_FDR' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:1031]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Native' to cell 'FDR' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:1060]
INFO: [Synth 8-256] done synthesizing module 'iomodule_v3_1_11_MB_FDR' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:1031]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
	Parameter C_TARGET bound to: 1'b0 
INFO: [Synth 8-3491] module 'MB_FDR' declared at '/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:1015' bound to instance 'fdr_i' of component 'MB_FDR' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:4170]
INFO: [Synth 8-256] done synthesizing module 'intr_ctrl' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:3411]
INFO: [Synth 8-256] done synthesizing module 'Iomodule_core' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:8716]
INFO: [Synth 8-256] done synthesizing module 'iomodule' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/76e9/hdl/iomodule_v3_1_vh_rfs.vhd:10092]
INFO: [Synth 8-256] done synthesizing module 'bd_45eb_iomodule_0_0' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/bd_0/ip/ip_10/synth/bd_45eb_iomodule_0_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'bd_45eb_lmb_bram_I_0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/bd_0/ip/ip_6/synth/bd_45eb_lmb_bram_I_0.vhd:80]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: bd_45eb_lmb_bram_I_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 16384 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 16384 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 16384 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 16384 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 16 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     19.660986 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_9' declared at '/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/5ec1/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195208' bound to instance 'U0' of component 'blk_mem_gen_v8_4_9' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/bd_0/ip/ip_6/synth/bd_45eb_lmb_bram_I_0.vhd:258]
INFO: [Synth 8-256] done synthesizing module 'bd_45eb_lmb_bram_I_0' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/bd_0/ip/ip_6/synth/bd_45eb_lmb_bram_I_0.vhd:80]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'bd_45eb_lmb_bram_I_0' is unconnected for instance 'lmb_bram_I' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/bd_0/synth/bd_45eb.v:337]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'bd_45eb_lmb_bram_I_0' is unconnected for instance 'lmb_bram_I' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/bd_0/synth/bd_45eb.v:337]
WARNING: [Synth 8-7023] instance 'lmb_bram_I' of module 'bd_45eb_lmb_bram_I_0' has 16 connections declared, but only 14 given [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/bd_0/synth/bd_45eb.v:337]
INFO: [Synth 8-638] synthesizing module 'bd_45eb_microblaze_I_0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/bd_0/ip/ip_0/synth/bd_45eb_microblaze_I_0.vhd:118]
	Parameter C_SCO bound to: 0 - type: integer 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_IRQ bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_CLK_DEBUG bound to: 2 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_CLK bound to: 1 - type: integer 
	Parameter C_NUM_SYNC_FF_DBG_TRACE_CLK bound to: 2 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_MASTER bound to: 0 - type: integer 
	Parameter C_TEMPORAL_DEPTH bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_PART bound to: xczu19eg-ffvc1760-2-i - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_LMB_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_INSTR_SIZE bound to: 32 - type: integer 
	Parameter C_IADDR_SIZE bound to: 32 - type: integer 
	Parameter C_PIADDR_SIZE bound to: 32 - type: integer 
	Parameter C_DADDR_SIZE bound to: 32 - type: integer 
	Parameter C_INSTANCE bound to: bd_45eb_microblaze_I_0 - type: string 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_D_AXI bound to: 0 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter G_TEMPLATE_LIST bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 1 - type: integer 
	Parameter C_USE_BARREL bound to: 1 - type: integer 
	Parameter C_USE_DIV bound to: 1 - type: integer 
	Parameter C_USE_HW_MUL bound to: 1 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 0 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_IMPRECISE_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_NON_SECURE bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 17 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 32'b00000000000000000000000000000000 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 0 - type: integer 
	Parameter C_DEBUG_INTERFACE bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_EXTERNAL_TRACE bound to: 0 - type: integer 
	Parameter C_DEBUG_TRACE_ASYNC_RESET bound to: 0 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 1 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_ASYNC_WAKEUP bound to: 3 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_ICACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 0 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 1 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DCACHE_HIGHADDR bound to: 64'b0000000000000000000000000000000000111111111111111111111111111111 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 0 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 1 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'MicroBlaze' declared at '/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/a243/hdl/microblaze_v11_0_vh_rfs.vhd:164914' bound to instance 'U0' of component 'MicroBlaze' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/bd_0/ip/ip_0/synth/bd_45eb_microblaze_I_0.vhd:830]
INFO: [Synth 8-256] done synthesizing module 'bd_45eb_microblaze_I_0' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/bd_0/ip/ip_0/synth/bd_45eb_microblaze_I_0.vhd:118]
WARNING: [Synth 8-7071] port 'Interrupt_Ack' of module 'bd_45eb_microblaze_I_0' is unconnected for instance 'microblaze_I' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/bd_0/synth/bd_45eb.v:354]
WARNING: [Synth 8-7023] instance 'microblaze_I' of module 'bd_45eb_microblaze_I_0' has 54 connections declared, but only 53 given [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/bd_0/synth/bd_45eb.v:354]
INFO: [Synth 8-638] synthesizing module 'bd_45eb_rst_0_0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/bd_0/ip/ip_1/synth/bd_45eb_rst_0_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1271' bound to instance 'U0' of component 'proc_sys_reset' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/bd_0/ip/ip_1/synth/bd_45eb_rst_0_0.vhd:139]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1399]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1415]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1441]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1464]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1488]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-3491] module 'SRL16' declared at '/home/data/tools/Xilinx24/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149029' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:873]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [/home/data/tools/Xilinx24/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149029]
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (0#1) [/home/data/tools/Xilinx24/Vivado/2024.2/scripts/rt/data/unisim_comp.v:149029]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/2a4f/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:821]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:304]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/0831/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1330]
INFO: [Synth 8-256] done synthesizing module 'bd_45eb_rst_0_0' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/bd_0/ip/ip_1/synth/bd_45eb_rst_0_0.vhd:74]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'bd_45eb_rst_0_0' is unconnected for instance 'rst_0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/bd_0/synth/bd_45eb.v:408]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_45eb_rst_0_0' is unconnected for instance 'rst_0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/bd_0/synth/bd_45eb.v:408]
WARNING: [Synth 8-7023] instance 'rst_0' of module 'bd_45eb_rst_0_0' has 10 connections declared, but only 8 given [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/bd_0/synth/bd_45eb.v:408]
INFO: [Synth 8-638] synthesizing module 'bd_45eb_second_dlmb_cntlr_0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/bd_0/ip/ip_7/synth/bd_45eb_second_dlmb_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000010111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK4 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK5 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK6 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK7 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_ARBITRATION bound to: 0 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at '/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:5040' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/bd_0/ip/ip_7/synth/bd_45eb_second_dlmb_cntlr_0.vhd:280]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized3' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:5222]
	Parameter C_TARGET bound to: 6 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK4 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK5 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK6 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK7 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC_WIDTH bound to: 7 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_ARBITRATION bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at '/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4146' bound to instance 'lmb_mux_I' of component 'lmb_mux' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:5548]
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized3' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4291]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000011000000000000010000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at '/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3470' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4404]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_25_pselect_mask__parameterized1' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3485]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_25_pselect_mask__parameterized1' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3485]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized3' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4291]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized3' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:5222]
INFO: [Synth 8-256] done synthesizing module 'bd_45eb_second_dlmb_cntlr_0' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/bd_0/ip/ip_7/synth/bd_45eb_second_dlmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'bd_45eb_second_ilmb_cntlr_0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/bd_0/ip/ip_8/synth/bd_45eb_second_ilmb_cntlr_0.vhd:84]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_HIGHADDR bound to: 64'b0000000000000000000000000000000000000000000000010111111111111111 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK4 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK5 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK6 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK7 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_ARBITRATION bound to: 0 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_BRAM_AWIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'lmb_bram_if_cntlr' declared at '/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:5040' bound to instance 'U0' of component 'lmb_bram_if_cntlr' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/bd_0/ip/ip_8/synth/bd_45eb_second_ilmb_cntlr_0.vhd:280]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized5' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:5222]
	Parameter C_TARGET bound to: 6 - type: integer 
	Parameter C_BASEADDR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
	Parameter C_MASK1 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK2 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK3 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK4 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK5 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK6 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_MASK7 bound to: 64'b0000000000000000000000000000000000000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC_WIDTH bound to: 7 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_LMB_PROTOCOL bound to: 0 - type: integer 
	Parameter C_ARBITRATION bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'lmb_mux' declared at '/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4146' bound to instance 'lmb_mux_I' of component 'lmb_mux' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:5548]
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized5' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4291]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 64'b0000000000000000000000000000000000000000000000010000000000000000 
	Parameter C_MASK bound to: 64'b0000000000000000000000000000000010000000000000010000000000000000 
INFO: [Synth 8-3491] module 'pselect_mask' declared at '/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3470' bound to instance 'pselect_mask_lmb' of component 'pselect_mask' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4404]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_25_pselect_mask__parameterized2' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3485]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_25_pselect_mask__parameterized2' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3485]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized5' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:4291]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized5' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/73e9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:5222]
INFO: [Synth 8-256] done synthesizing module 'bd_45eb_second_ilmb_cntlr_0' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/bd_0/ip/ip_8/synth/bd_45eb_second_ilmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'bd_45eb_second_lmb_bram_I_0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/bd_0/ip/ip_9/synth/bd_45eb_second_lmb_bram_I_0.vhd:80]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: bd_45eb_second_lmb_bram_I_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 8192 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 8192 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 8192 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 8192 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 8 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     17.246228 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_9' declared at '/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ipshared/5ec1/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195208' bound to instance 'U0' of component 'blk_mem_gen_v8_4_9' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/bd_0/ip/ip_9/synth/bd_45eb_second_lmb_bram_I_0.vhd:258]
INFO: [Synth 8-256] done synthesizing module 'bd_45eb_second_lmb_bram_I_0' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/bd_0/ip/ip_9/synth/bd_45eb_second_lmb_bram_I_0.vhd:80]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'bd_45eb_second_lmb_bram_I_0' is unconnected for instance 'second_lmb_bram_I' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/bd_0/synth/bd_45eb.v:460]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'bd_45eb_second_lmb_bram_I_0' is unconnected for instance 'second_lmb_bram_I' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/bd_0/synth/bd_45eb.v:460]
WARNING: [Synth 8-7023] instance 'second_lmb_bram_I' of module 'bd_45eb_second_lmb_bram_I_0' has 16 connections declared, but only 14 given [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/bd_0/synth/bd_45eb.v:460]
INFO: [Synth 8-6155] done synthesizing module 'bd_45eb' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/bd_0/synth/bd_45eb.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ddr4_0_0_microblaze_mcs' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_0/synth/design_1_ddr4_0_0_microblaze_mcs.v:53]
WARNING: [Synth 8-7071] port 'TRACE_data_access' of module 'design_1_ddr4_0_0_microblaze_mcs' is unconnected for instance 'mcs0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/design_1_ddr4_0_0_ddr4_cal_riu.sv:226]
WARNING: [Synth 8-7071] port 'TRACE_data_address' of module 'design_1_ddr4_0_0_microblaze_mcs' is unconnected for instance 'mcs0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/design_1_ddr4_0_0_ddr4_cal_riu.sv:226]
WARNING: [Synth 8-7071] port 'TRACE_data_byte_enable' of module 'design_1_ddr4_0_0_microblaze_mcs' is unconnected for instance 'mcs0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/design_1_ddr4_0_0_ddr4_cal_riu.sv:226]
WARNING: [Synth 8-7071] port 'TRACE_data_read' of module 'design_1_ddr4_0_0_microblaze_mcs' is unconnected for instance 'mcs0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/design_1_ddr4_0_0_ddr4_cal_riu.sv:226]
WARNING: [Synth 8-7071] port 'TRACE_data_write' of module 'design_1_ddr4_0_0_microblaze_mcs' is unconnected for instance 'mcs0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/design_1_ddr4_0_0_ddr4_cal_riu.sv:226]
WARNING: [Synth 8-7071] port 'TRACE_data_write_value' of module 'design_1_ddr4_0_0_microblaze_mcs' is unconnected for instance 'mcs0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/design_1_ddr4_0_0_ddr4_cal_riu.sv:226]
WARNING: [Synth 8-7071] port 'TRACE_dcache_hit' of module 'design_1_ddr4_0_0_microblaze_mcs' is unconnected for instance 'mcs0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/design_1_ddr4_0_0_ddr4_cal_riu.sv:226]
WARNING: [Synth 8-7071] port 'TRACE_dcache_rdy' of module 'design_1_ddr4_0_0_microblaze_mcs' is unconnected for instance 'mcs0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/design_1_ddr4_0_0_ddr4_cal_riu.sv:226]
WARNING: [Synth 8-7071] port 'TRACE_dcache_read' of module 'design_1_ddr4_0_0_microblaze_mcs' is unconnected for instance 'mcs0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/design_1_ddr4_0_0_ddr4_cal_riu.sv:226]
WARNING: [Synth 8-7071] port 'TRACE_dcache_req' of module 'design_1_ddr4_0_0_microblaze_mcs' is unconnected for instance 'mcs0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/design_1_ddr4_0_0_ddr4_cal_riu.sv:226]
WARNING: [Synth 8-7071] port 'TRACE_delay_slot' of module 'design_1_ddr4_0_0_microblaze_mcs' is unconnected for instance 'mcs0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/design_1_ddr4_0_0_ddr4_cal_riu.sv:226]
WARNING: [Synth 8-7071] port 'TRACE_ex_piperun' of module 'design_1_ddr4_0_0_microblaze_mcs' is unconnected for instance 'mcs0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/design_1_ddr4_0_0_ddr4_cal_riu.sv:226]
WARNING: [Synth 8-7071] port 'TRACE_exception_kind' of module 'design_1_ddr4_0_0_microblaze_mcs' is unconnected for instance 'mcs0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/design_1_ddr4_0_0_ddr4_cal_riu.sv:226]
WARNING: [Synth 8-7071] port 'TRACE_exception_taken' of module 'design_1_ddr4_0_0_microblaze_mcs' is unconnected for instance 'mcs0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/design_1_ddr4_0_0_ddr4_cal_riu.sv:226]
WARNING: [Synth 8-7071] port 'TRACE_icache_hit' of module 'design_1_ddr4_0_0_microblaze_mcs' is unconnected for instance 'mcs0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/design_1_ddr4_0_0_ddr4_cal_riu.sv:226]
WARNING: [Synth 8-7071] port 'TRACE_icache_rdy' of module 'design_1_ddr4_0_0_microblaze_mcs' is unconnected for instance 'mcs0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/design_1_ddr4_0_0_ddr4_cal_riu.sv:226]
WARNING: [Synth 8-7071] port 'TRACE_icache_req' of module 'design_1_ddr4_0_0_microblaze_mcs' is unconnected for instance 'mcs0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/design_1_ddr4_0_0_ddr4_cal_riu.sv:226]
WARNING: [Synth 8-7071] port 'TRACE_instruction' of module 'design_1_ddr4_0_0_microblaze_mcs' is unconnected for instance 'mcs0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/design_1_ddr4_0_0_ddr4_cal_riu.sv:226]
WARNING: [Synth 8-7071] port 'TRACE_jump_hit' of module 'design_1_ddr4_0_0_microblaze_mcs' is unconnected for instance 'mcs0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/design_1_ddr4_0_0_ddr4_cal_riu.sv:226]
WARNING: [Synth 8-7071] port 'TRACE_jump_taken' of module 'design_1_ddr4_0_0_microblaze_mcs' is unconnected for instance 'mcs0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/design_1_ddr4_0_0_ddr4_cal_riu.sv:226]
WARNING: [Synth 8-7071] port 'TRACE_mb_halted' of module 'design_1_ddr4_0_0_microblaze_mcs' is unconnected for instance 'mcs0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/design_1_ddr4_0_0_ddr4_cal_riu.sv:226]
WARNING: [Synth 8-7071] port 'TRACE_mem_piperun' of module 'design_1_ddr4_0_0_microblaze_mcs' is unconnected for instance 'mcs0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/design_1_ddr4_0_0_ddr4_cal_riu.sv:226]
WARNING: [Synth 8-7071] port 'TRACE_msr_reg' of module 'design_1_ddr4_0_0_microblaze_mcs' is unconnected for instance 'mcs0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/design_1_ddr4_0_0_ddr4_cal_riu.sv:226]
WARNING: [Synth 8-7071] port 'TRACE_new_reg_value' of module 'design_1_ddr4_0_0_microblaze_mcs' is unconnected for instance 'mcs0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/design_1_ddr4_0_0_ddr4_cal_riu.sv:226]
WARNING: [Synth 8-7071] port 'TRACE_of_piperun' of module 'design_1_ddr4_0_0_microblaze_mcs' is unconnected for instance 'mcs0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/design_1_ddr4_0_0_ddr4_cal_riu.sv:226]
WARNING: [Synth 8-7071] port 'TRACE_pid_reg' of module 'design_1_ddr4_0_0_microblaze_mcs' is unconnected for instance 'mcs0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/design_1_ddr4_0_0_ddr4_cal_riu.sv:226]
WARNING: [Synth 8-7071] port 'TRACE_reg_addr' of module 'design_1_ddr4_0_0_microblaze_mcs' is unconnected for instance 'mcs0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/design_1_ddr4_0_0_ddr4_cal_riu.sv:226]
WARNING: [Synth 8-7071] port 'TRACE_reg_write' of module 'design_1_ddr4_0_0_microblaze_mcs' is unconnected for instance 'mcs0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/design_1_ddr4_0_0_ddr4_cal_riu.sv:226]
WARNING: [Synth 8-7071] port 'TRACE_valid_instr' of module 'design_1_ddr4_0_0_microblaze_mcs' is unconnected for instance 'mcs0' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/design_1_ddr4_0_0_ddr4_cal_riu.sv:226]
WARNING: [Synth 8-7023] instance 'mcs0' of module 'design_1_ddr4_0_0_microblaze_mcs' has 40 connections declared, but only 11 given [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/design_1_ddr4_0_0_ddr4_cal_riu.sv:226]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ddr4_0_0_ddr4_cal_riu' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/design_1_ddr4_0_0_ddr4_cal_riu.sv:88]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_24_cal_sync__parameterized4' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_sync.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_24_cal_sync__parameterized4' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_sync.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_24_cal_sync__parameterized5' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_sync.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_24_cal_sync__parameterized5' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_sync.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_24_cal_sync__parameterized6' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_sync.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_24_cal_sync__parameterized6' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_sync.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_24_cal_sync__parameterized7' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_sync.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_24_cal_sync__parameterized7' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_sync.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_24_cal_sync__parameterized8' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_sync.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_24_cal_sync__parameterized8' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_sync.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_24_cal_sync__parameterized9' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_sync.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_24_cal_sync__parameterized9' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_sync.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ddr4_0_0_ddr4_mem_intfc' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top/design_1_ddr4_0_0_ddr4_mem_intfc.sv:69]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_24_axi' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_axi.sv:84]
INFO: [Synth 8-6157] synthesizing module 'ddr4_v2_2_24_axi_register_slice' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_register_slice.sv:79]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_24_axic_register_slice' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_axic_register_slice.sv:76]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_24_axic_register_slice__parameterized0' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_axic_register_slice.sv:76]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_24_axic_register_slice__parameterized1' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_axic_register_slice.sv:76]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_v2_2_24_axic_register_slice__parameterized2' (0#1) [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_axic_register_slice.sv:76]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3848] Net ddr4_c in module/entity design_1_ddr4_0_0_phy_ddr4 does not have driver. [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/phy/design_1_ddr4_0_0_phy_ddr4.sv:176]
WARNING: [Synth 8-3848] Net dbg_bus in module/entity design_1_ddr4_0_0_phy_ddr4 does not have driver. [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_1/rtl/phy/design_1_ddr4_0_0_phy_ddr4.sv:274]
WARNING: [Synth 8-6014] Unused sequential element cmd_cmd_cas_reg was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_group.sv:890]
WARNING: [Synth 8-6014] Unused sequential element issue_cas_dly_reg was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_group.sv:583]
WARNING: [Synth 8-6014] Unused sequential element faw_slr_done_reg was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_act_rank.sv:136]
WARNING: [Synth 8-6014] Unused sequential element outstanding_act_dlr_reg was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_act_rank.sv:164]
WARNING: [Synth 8-6014] Unused sequential element act_shift_dlr_reg was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_act_rank.sv:156]
WARNING: [Synth 8-6014] Unused sequential element prevLRA_reg was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_act_rank.sv:201]
WARNING: [Synth 8-6014] Unused sequential element rrdDLR_reg was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_act_rank.sv:202]
WARNING: [Synth 8-6014] Unused sequential element strict_rptr_reg was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:150]
WARNING: [Synth 8-6014] Unused sequential element strict_wptr_reg was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:178]
WARNING: [Synth 8-6014] Unused sequential element strict_wptr2_reg was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:179]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[31] was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:187]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[30] was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:187]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[29] was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:187]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[28] was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:187]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[27] was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:187]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[26] was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:187]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[25] was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:187]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[24] was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:187]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[23] was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:187]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[22] was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:187]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[21] was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:187]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[20] was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:187]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[19] was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:187]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[18] was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:187]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[17] was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:187]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[16] was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:187]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[15] was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:187]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[14] was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:187]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[13] was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:187]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[12] was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:187]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[11] was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:187]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[10] was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:187]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[9] was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:187]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[8] was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:187]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[7] was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:187]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[6] was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:187]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[5] was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:187]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[4] was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:187]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[3] was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:187]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[2] was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:187]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[1] was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:187]
WARNING: [Synth 8-6014] Unused sequential element strict_fifo_reg[0] was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:187]
WARNING: [Synth 8-6014] Unused sequential element slotCnt_reg was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:248]
WARNING: [Synth 8-6014] Unused sequential element win_l_rank_cas_int_reg was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:255]
WARNING: [Synth 8-6014] Unused sequential element arbing.nRdSlot_reg was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:260]
WARNING: [Synth 8-6014] Unused sequential element arbing.nSlotCnt_reg was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv:261]
WARNING: [Synth 8-6014] Unused sequential element prevGroup_reg was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_ctl.sv:312]
WARNING: [Synth 8-6014] Unused sequential element prevLRank_reg was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_ctl.sv:313]
WARNING: [Synth 8-6014] Unused sequential element sre_issued_r_reg was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_ref.sv:277]
WARNING: [Synth 8-6014] Unused sequential element tckoff_timer_reg was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_ref.sv:280]
WARNING: [Synth 8-6014] Unused sequential element sre_tckoff_ok_r_reg was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_ref.sv:289]
WARNING: [Synth 8-6014] Unused sequential element tckev_timer_reg was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_ref.sv:292]
WARNING: [Synth 8-6014] Unused sequential element um_ref_req_reg was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_ref.sv:712]
WARNING: [Synth 8-6014] Unused sequential element um_pre_iss_reg was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_ref.sv:945]
WARNING: [Synth 8-6014] Unused sequential element um_ref_iss_reg was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_ref.sv:946]
WARNING: [Synth 8-6014] Unused sequential element um_zq_iss_reg was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_ref.sv:947]
WARNING: [Synth 8-3936] Found unconnected internal register 'inc_pend_ref_due_reg' and it is trimmed from '2' to '1' bits. [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_ref.sv:494]
WARNING: [Synth 8-6014] Unused sequential element rd_buf_index_cpy[1].rd_buf_indx_r_reg[1] was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv:236]
WARNING: [Synth 8-6014] Unused sequential element rd_buf_index_cpy[3].rd_buf_indx_r_reg[3] was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv:236]
WARNING: [Synth 8-6014] Unused sequential element rd_buf_index_cpy[4].rd_buf_indx_r_reg[4] was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv:236]
WARNING: [Synth 8-6014] Unused sequential element rd_buf_index_cpy[6].rd_buf_indx_r_reg[6] was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv:236]
WARNING: [Synth 8-6014] Unused sequential element rd_buf_index_cpy[7].rd_buf_indx_r_reg[7] was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv:236]
WARNING: [Synth 8-6014] Unused sequential element rd_buf_index_cpy[8].rd_buf_indx_r_reg[8] was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv:236]
WARNING: [Synth 8-6014] Unused sequential element rd_buf_index_cpy[10].rd_buf_indx_r_reg[10] was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv:236]
WARNING: [Synth 8-6014] Unused sequential element rd_buf_index_cpy[11].rd_buf_indx_r_reg[11] was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv:236]
WARNING: [Synth 8-6014] Unused sequential element rd_buf_index_cpy[12].rd_buf_indx_r_reg[12] was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv:236]
WARNING: [Synth 8-6014] Unused sequential element rd_buf_index_cpy[13].rd_buf_indx_r_reg[13] was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv:236]
WARNING: [Synth 8-6014] Unused sequential element rd_buf_index_cpy[15].rd_buf_indx_r_reg[15] was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv:236]
WARNING: [Synth 8-6014] Unused sequential element rd_buf_index_cpy[16].rd_buf_indx_r_reg[16] was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv:236]
WARNING: [Synth 8-6014] Unused sequential element rd_buf_index_cpy[17].rd_buf_indx_r_reg[17] was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv:236]
WARNING: [Synth 8-6014] Unused sequential element rd_buf_index_cpy[18].rd_buf_indx_r_reg[18] was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv:236]
WARNING: [Synth 8-3936] Found unconnected internal register 'cplx_config_chip_select_reg' and it is trimmed from '4' to '3' bits. [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_cplx.sv:280]
WARNING: [Synth 8-3936] Found unconnected internal register 'wr_cas_delay_line_ff_reg' and it is trimmed from '16' to '15' bits. [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_cplx.sv:703]
WARNING: [Synth 8-6014] Unused sequential element cplx_BG_reg was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_cplx.sv:814]
WARNING: [Synth 8-6014] Unused sequential element cplx_BG_cmd_reg was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_cplx.sv:412]
WARNING: [Synth 8-6014] Unused sequential element margin_start_tap_p_reg was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1004]
WARNING: [Synth 8-6014] Unused sequential element margin_left_p_reg was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1005]
WARNING: [Synth 8-6014] Unused sequential element margin_right_p_reg was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1006]
WARNING: [Synth 8-6014] Unused sequential element margin_start_tap_n_reg was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1018]
WARNING: [Synth 8-6014] Unused sequential element margin_left_n_reg was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1019]
WARNING: [Synth 8-6014] Unused sequential element margin_right_n_reg was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1020]
WARNING: [Synth 8-6014] Unused sequential element wrong_addr_access_write_reg was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1086]
WARNING: [Synth 8-6014] Unused sequential element cal_DQOut_B_reg was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1209]
WARNING: [Synth 8-6014] Unused sequential element margin_start_tap_reg was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1254]
WARNING: [Synth 8-6014] Unused sequential element margin_right_reg was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1255]
WARNING: [Synth 8-6014] Unused sequential element margin_left_reg was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1256]
WARNING: [Synth 8-6014] Unused sequential element margin_p_active_reg was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1257]
WARNING: [Synth 8-6014] Unused sequential element margin_n_active_reg was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1258]
WARNING: [Synth 8-6014] Unused sequential element wrong_addr_access_read_reg was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1560]
WARNING: [Synth 8-6014] Unused sequential element cal_ODT_mux_reg was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1991]
WARNING: [Synth 8-6014] Unused sequential element extended_write_r_reg was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:2066]
WARNING: [Synth 8-3936] Found unconnected internal register 'dqin_valid_shift_reg' and it is trimmed from '8' to '7' bits. [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1866]
WARNING: [Synth 8-6014] Unused sequential element slave_rdy_r_reg was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv:156]
WARNING: [Synth 8-6014] Unused sequential element init_cal_DMOut_n_reg was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal.sv:2013]
WARNING: [Synth 8-6014] Unused sequential element init_cal_DQOut_reg was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal.sv:2014]
WARNING: [Synth 8-6014] Unused sequential element init_cal_inv_reg was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal.sv:1524]
WARNING: [Synth 8-6014] Unused sequential element init_cal_mrs_reg was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal.sv:1525]
WARNING: [Synth 8-3936] Found unconnected internal register 'wrQ_out_reg[1]' and it is trimmed from '10' to '5' bits. [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_write.sv:218]
WARNING: [Synth 8-3936] Found unconnected internal register 'wrQ_out_reg[0]' and it is trimmed from '10' to '3' bits. [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_write.sv:218]
WARNING: [Synth 8-6014] Unused sequential element mcal_C_dly_reg[1] was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_top.sv:948]
WARNING: [Synth 8-6014] Unused sequential element cal_dbi_rd_r_reg was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_top.sv:697]
WARNING: [Synth 8-6014] Unused sequential element cal_dbi_wr_r_reg was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_top.sv:700]
WARNING: [Synth 8-6014] Unused sequential element mc_C7_reg was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_top.sv:763]
WARNING: [Synth 8-6014] Unused sequential element mc_PARMod_int7_reg was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_top.sv:848]
WARNING: [Synth 8-6014] Unused sequential element mc_PARMod_int6_reg was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_top.sv:849]
WARNING: [Synth 8-6014] Unused sequential element mc_PARMod_int5_reg was removed.  [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_top.sv:850]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'io_address_r2_reg' and it is trimmed from '32' to '28' bits. [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top/design_1_ddr4_0_0_ddr4_mem_intfc.sv:505]
WARNING: [Synth 8-3936] Found unconnected internal register 'io_address_r1_reg' and it is trimmed from '32' to '28' bits. [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ip_top/design_1_ddr4_0_0_ddr4_mem_intfc.sv:498]
WARNING: [Synth 8-3848] Net cmd_wr_bytes in module/entity ddr4_v2_2_24_axi_w_channel does not have driver. [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/axi/ddr4_v2_2_axi_w_channel.sv:109]
WARNING: [Synth 8-7129] Port mc_app_rd_last in module ddr4_v2_2_24_axi_r_channel is either unconnected or has no load
WARNING: [Synth 8-7129] Port axlen[7] in module ddr4_v2_2_24_axi_wrap_cmd is either unconnected or has no load
WARNING: [Synth 8-7129] Port axlen[6] in module ddr4_v2_2_24_axi_wrap_cmd is either unconnected or has no load
WARNING: [Synth 8-7129] Port axlen[5] in module ddr4_v2_2_24_axi_wrap_cmd is either unconnected or has no load
WARNING: [Synth 8-7129] Port axlen[4] in module ddr4_v2_2_24_axi_wrap_cmd is either unconnected or has no load
WARNING: [Synth 8-7129] Port axsize[2] in module ddr4_v2_2_24_axi_wrap_cmd is either unconnected or has no load
WARNING: [Synth 8-7129] Port axsize[1] in module ddr4_v2_2_24_axi_wrap_cmd is either unconnected or has no load
WARNING: [Synth 8-7129] Port axsize[0] in module ddr4_v2_2_24_axi_wrap_cmd is either unconnected or has no load
WARNING: [Synth 8-7129] Port axsize[2] in module ddr4_v2_2_24_axi_incr_cmd is either unconnected or has no load
WARNING: [Synth 8-7129] Port axsize[1] in module ddr4_v2_2_24_axi_incr_cmd is either unconnected or has no load
WARNING: [Synth 8-7129] Port axsize[0] in module ddr4_v2_2_24_axi_incr_cmd is either unconnected or has no load
WARNING: [Synth 8-7129] Port axburst[0] in module ddr4_v2_2_24_axi_cmd_translator is either unconnected or has no load
WARNING: [Synth 8-7129] Port arlock[1] in module ddr4_v2_2_24_axi_ar_channel is either unconnected or has no load
WARNING: [Synth 8-7129] Port arlock[0] in module ddr4_v2_2_24_axi_ar_channel is either unconnected or has no load
WARNING: [Synth 8-7129] Port arcache[3] in module ddr4_v2_2_24_axi_ar_channel is either unconnected or has no load
WARNING: [Synth 8-7129] Port arcache[2] in module ddr4_v2_2_24_axi_ar_channel is either unconnected or has no load
WARNING: [Synth 8-7129] Port arcache[1] in module ddr4_v2_2_24_axi_ar_channel is either unconnected or has no load
WARNING: [Synth 8-7129] Port arcache[0] in module ddr4_v2_2_24_axi_ar_channel is either unconnected or has no load
WARNING: [Synth 8-7129] Port arprot[2] in module ddr4_v2_2_24_axi_ar_channel is either unconnected or has no load
WARNING: [Synth 8-7129] Port arprot[1] in module ddr4_v2_2_24_axi_ar_channel is either unconnected or has no load
WARNING: [Synth 8-7129] Port arprot[0] in module ddr4_v2_2_24_axi_ar_channel is either unconnected or has no load
WARNING: [Synth 8-7129] Port b_resp_rdy in module ddr4_v2_2_24_axi_b_channel is either unconnected or has no load
WARNING: [Synth 8-7129] Port cmd_wr_bytes in module ddr4_v2_2_24_axi_w_channel is either unconnected or has no load
WARNING: [Synth 8-7129] Port awvalid in module ddr4_v2_2_24_axi_w_channel is either unconnected or has no load
WARNING: [Synth 8-7129] Port w_ignore_begin in module ddr4_v2_2_24_axi_w_channel is either unconnected or has no load
WARNING: [Synth 8-7129] Port w_ignore_end in module ddr4_v2_2_24_axi_w_channel is either unconnected or has no load
WARNING: [Synth 8-7129] Port awlock[1] in module ddr4_v2_2_24_axi_aw_channel is either unconnected or has no load
WARNING: [Synth 8-7129] Port awlock[0] in module ddr4_v2_2_24_axi_aw_channel is either unconnected or has no load
WARNING: [Synth 8-7129] Port awcache[3] in module ddr4_v2_2_24_axi_aw_channel is either unconnected or has no load
WARNING: [Synth 8-7129] Port awcache[2] in module ddr4_v2_2_24_axi_aw_channel is either unconnected or has no load
WARNING: [Synth 8-7129] Port awcache[1] in module ddr4_v2_2_24_axi_aw_channel is either unconnected or has no load
WARNING: [Synth 8-7129] Port awcache[0] in module ddr4_v2_2_24_axi_aw_channel is either unconnected or has no load
WARNING: [Synth 8-7129] Port awprot[2] in module ddr4_v2_2_24_axi_aw_channel is either unconnected or has no load
WARNING: [Synth 8-7129] Port awprot[1] in module ddr4_v2_2_24_axi_aw_channel is either unconnected or has no load
WARNING: [Synth 8-7129] Port awprot[0] in module ddr4_v2_2_24_axi_aw_channel is either unconnected or has no load
WARNING: [Synth 8-7129] Port cmd_wr_bytes in module ddr4_v2_2_24_axi_aw_channel is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module ddr4_v2_2_24_axic_register_slice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module ddr4_v2_2_24_axic_register_slice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module ddr4_v2_2_24_axic_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module ddr4_v2_2_24_axic_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module ddr4_v2_2_24_axic_register_slice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module ddr4_v2_2_24_axic_register_slice__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module ddr4_v2_2_24_axic_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module ddr4_v2_2_24_axic_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLKB in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR_I in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR_I in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[12] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[11] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[10] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[9] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[8] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[7] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[6] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[5] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[4] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[3] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[2] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[1] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[0] in module blk_mem_output_block__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized22 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized22 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized22 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized22 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized22 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized22 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized22 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized20 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized20 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized20 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized20 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized20 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized20 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized20 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_prim_wrapper__parameterized18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_prim_wrapper__parameterized18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_prim_wrapper__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_prim_wrapper__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_prim_wrapper__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_prim_wrapper__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_prim_wrapper__parameterized17 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 3470.461 ; gain = 768.438 ; free physical = 61339 ; free virtual = 84482
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 3470.461 ; gain = 768.438 ; free physical = 61316 ; free virtual = 84464
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 3470.461 ; gain = 768.438 ; free physical = 61316 ; free virtual = 84463
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.99 . Memory (MB): peak = 3470.461 ; gain = 0.000 ; free physical = 71018 ; free virtual = 94198
INFO: [Netlist 29-17] Analyzing 1011 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/bd_0/ip/ip_0/bd_45eb_microblaze_I_0.xdc] for cell 'inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Finished Parsing XDC File [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/bd_0/ip/ip_0/bd_45eb_microblaze_I_0.xdc] for cell 'inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/bd_0/ip/ip_0/bd_45eb_microblaze_I_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_ddr4_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_ddr4_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/bd_0/ip/ip_1/bd_45eb_rst_0_0_board.xdc] for cell 'inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/bd_0/ip/ip_1/bd_45eb_rst_0_0_board.xdc] for cell 'inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/bd_0/ip/ip_1/bd_45eb_rst_0_0.xdc] for cell 'inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/bd_0/ip/ip_1/bd_45eb_rst_0_0.xdc] for cell 'inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/bd_0/ip/ip_1/bd_45eb_rst_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_ddr4_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_ddr4_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/bd_0/ip/ip_2/bd_45eb_ilmb_0.xdc] for cell 'inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Finished Parsing XDC File [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/bd_0/ip/ip_2/bd_45eb_ilmb_0.xdc] for cell 'inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Parsing XDC File [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/bd_0/ip/ip_3/bd_45eb_dlmb_0.xdc] for cell 'inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Finished Parsing XDC File [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/bd_0/ip/ip_3/bd_45eb_dlmb_0.xdc] for cell 'inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Parsing XDC File [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/bd_0/ip/ip_10/bd_45eb_iomodule_0_0_board.xdc] for cell 'inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Finished Parsing XDC File [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/bd_0/ip/ip_10/bd_45eb_iomodule_0_0_board.xdc] for cell 'inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Parsing XDC File [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_0/design_1_ddr4_0_0_microblaze_mcs_board.xdc] for cell 'inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst'
Finished Parsing XDC File [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/ip_0/design_1_ddr4_0_0_microblaze_mcs_board.xdc] for cell 'inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst'
Parsing XDC File [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/par/design_1_ddr4_0_0.xdc] for cell 'inst'
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/par/design_1_ddr4_0_0.xdc:264]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/par/design_1_ddr4_0_0.xdc:265]
Finished Parsing XDC File [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/par/design_1_ddr4_0_0.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/par/design_1_ddr4_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_ddr4_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_ddr4_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.runs/design_1_ddr4_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.runs/design_1_ddr4_0_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.runs/design_1_ddr4_0_0_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_ddr4_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_ddr4_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0_board.xdc] for cell 'inst'
Finished Parsing XDC File [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/design_1_ddr4_0_0_board.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4000.148 ; gain = 0.000 ; free physical = 75838 ; free virtual = 99052
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 741 instances were transformed.
  BUFG => BUFGCE: 9 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 3 instances
  FDR => FDRE: 170 instances
  FDS => FDSE: 3 instances
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT(x2)): 8 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 72 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 79 instances
  MULT_AND => LUT2: 1 instance 
  MUXCY_L => MUXCY: 189 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF(x2)): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 204 instances
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.78 . Memory (MB): peak = 4050.883 ; gain = 38.812 ; free physical = 75794 ; free virtual = 99011
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:08 ; elapsed = 00:01:05 . Memory (MB): peak = 4050.883 ; gain = 1348.859 ; free physical = 76617 ; free virtual = 99854
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu19eg-ffvc1760-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:08 ; elapsed = 00:01:05 . Memory (MB): peak = 4058.887 ; gain = 1356.863 ; free physical = 76617 ; free virtual = 99853
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property keep_hierarchy = soft for inst. (constraint file  /home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/par/design_1_ddr4_0_0.xdc, line 282).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0. (constraint file  /home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.runs/design_1_ddr4_0_0_synth_1/dont_touch.xdc, line 50).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0. (constraint file  /home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.runs/design_1_ddr4_0_0_synth_1/dont_touch.xdc, line 55).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0. (constraint file  /home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.runs/design_1_ddr4_0_0_synth_1/dont_touch.xdc, line 61).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0. (constraint file  /home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.runs/design_1_ddr4_0_0_synth_1/dont_touch.xdc, line 64).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0. (constraint file  /home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.runs/design_1_ddr4_0_0_synth_1/dont_touch.xdc, line 71).
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.runs/design_1_ddr4_0_0_synth_1/dont_touch.xdc, line 84).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_ddr4_mem_intfc/u_mig_ddr4_phy. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_dlmb_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_ilmb_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/iomodule_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:09 ; elapsed = 00:01:06 . Memory (MB): peak = 4058.887 ; gain = 1356.863 ; free physical = 76504 ; free virtual = 99741
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'gr_cas_state_reg' in module 'ddr4_v2_2_24_mc_group'
INFO: [Synth 8-802] inferred FSM for state register 'grSt_reg' in module 'ddr4_v2_2_24_mc_group'
INFO: [Synth 8-802] inferred FSM for state register 'sre_sm_ps_reg' in module 'ddr4_v2_2_24_mc_ref'
INFO: [Synth 8-802] inferred FSM for state register 'periodic_state_reg' in module 'ddr4_v2_2_24_mc_periodic'
INFO: [Synth 8-802] inferred FSM for state register 'inject_state_reg' in module 'ddr4_v2_2_24_mc_periodic'
WARNING: [Synth 8-3936] Found unconnected internal register 'not_strict_mode.rd_buf.rd_buffer_ram[85].app_rd_data_ns_reg' and it is trimmed from '6' to '2' bits. [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv:540]
WARNING: [Synth 8-3936] Found unconnected internal register 'wr_cas_delay_line_ff_reg' and it is trimmed from '15' to '14' bits. [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_cplx.sv:703]
INFO: [Synth 8-802] inferred FSM for state register 'cplx_state_reg' in module 'ddr4_v2_2_24_cal_cplx'
INFO: [Synth 8-802] inferred FSM for state register 'seq_state_reg' in module 'ddr4_v2_2_24_cal_cplx'
WARNING: [Synth 8-3936] Found unconnected internal register 'cal_seq_a_a_dly_reg' and it is trimmed from '32' to '8' bits. [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1357]
WARNING: [Synth 8-3936] Found unconnected internal register 'cal_seq_a_b_dly_reg' and it is trimmed from '32' to '8' bits. [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1360]
WARNING: [Synth 8-3936] Found unconnected internal register 'cal_seq_b_a_dly_reg' and it is trimmed from '32' to '8' bits. [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1363]
WARNING: [Synth 8-3936] Found unconnected internal register 'dqin_valid_shift_reg' and it is trimmed from '7' to '6' bits. [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1866]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ddr4_v2_2_24_axi_r_channel'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                CAS_IDLE |                              000 |                              000
              RMW_RDWAIT |                              001 |                              010
            RMW_DATAWAIT |                              010 |                              011
              RMW_WRWAIT |                              011 |                              100
                CAS_WAIT |                              100 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gr_cas_state_reg' using encoding 'sequential' in module 'ddr4_v2_2_24_mc_group'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  grIDLE |                              110 |                              000
                grACCEPT |                              001 |                              001
               grPREWAIT |                              100 |                              010
               grAUTOPRE |                              101 |                              101
                   grACT |                              010 |                              100
               grACTWAIT |                              011 |                              011
                grCASFSM |                              000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'grSt_reg' using encoding 'sequential' in module 'ddr4_v2_2_24_mc_group'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             SRE_SM_IDLE |                         00000001 |                              000
              SRE_SM_REQ |                         00000010 |                              001
          SRE_SM_VT_STOP |                         00000100 |                              010
           SRE_SM_MC_CHK |                         00001000 |                              011
          SRE_SM_REF_REQ |                         00010000 |                              100
              SRE_SM_ISS |                         00100000 |                              101
             SRE_SM_WAIT |                         01000000 |                              110
             SRE_SM_DONE |                         10000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sre_sm_ps_reg' using encoding 'one-hot' in module 'ddr4_v2_2_24_mc_ref'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0000 |                             0000
                    INIT |                             0001 |                             0001
           WAIT_INTERVAL |                             0010 |                             0010
                READ_INJ |                             0011 |                             0011
           WAIT_READ_INJ |                             0100 |                             0100
                 GAP_INJ |                             0101 |                             0101
            WAIT_GAP_INJ |                             0110 |                             0110
           UPDATE_STATUS |                             0111 |                             0111
            CHECK_ENABLE |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'periodic_state_reg' using encoding 'sequential' in module 'ddr4_v2_2_24_mc_periodic'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0000 |                             0000
      INJ_BLOCK_READ_CAS |                             0001 |                             0110
      INJ_WAIT_CAS_BLOCK |                             0010 |                             0111
            INJ_WAIT_REF |                             0011 |                             0001
           INJ_BLOCK_REF |                             0100 |                             0010
            INJ_BLOCK_NI |                             0101 |                             0011
           INJ_ISSUE_TXN |                             0110 |                             0100
     INJ_WAIT_TXN_RETURN |                             0111 |                             0101
                INJ_DONE |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'inject_state_reg' using encoding 'sequential' in module 'ddr4_v2_2_24_mc_periodic'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SEQ_IDLE |                             0000 |                             0000
            SEQ_INIT_ROW |                             0001 |                             0001
            SEQ_INIT_COL |                             0010 |                             0010
           SEQ_ISSUE_ACT |                             0011 |                             0011
            SEQ_ACT_WAIT |                             0100 |                             0100
              SEQ_INC_BG |                             0101 |                             0101
             SEQ_INIT_BG |                             0110 |                             0110
           SEQ_ISSUE_CAS |                             0111 |                             0111
            SEQ_CAS_WAIT |                             1000 |                             1001
           SEQ_INIT_PREA |                             1001 |                             1010
          SEQ_ISSUE_PREA |                             1010 |                             1011
           SEQ_PREA_WAIT |                             1011 |                             1100
            SEQ_INC_PREA |                             1100 |                             1101
                SEQ_DONE |                             1101 |                             1111
             SEQ_INC_ROW |                             1110 |                             1110
            SEQ_GAP_WAIT |                             1111 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'seq_state_reg' using encoding 'sequential' in module 'ddr4_v2_2_24_cal_cplx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0000 |                             0000
                    INIT |                             0001 |                             0001
         WR_CAL_WR_START |                             0010 |                             0110
     WR_CAL_WR_WAIT_DONE |                             0011 |                             0111
         WR_CAL_DM_START |                             0100 |                             1000
     WR_CAL_DM_WAIT_DONE |                             0101 |                             1001
         WR_CAL_RD_START |                             0110 |                             1010
     WR_CAL_RD_WAIT_DONE |                             0111 |                             1011
         RD_CAL_WR_START |                             1000 |                             0010
     RD_CAL_WR_WAIT_DONE |                             1001 |                             0011
         RD_CAL_RD_START |                             1010 |                             0100
     RD_CAL_RD_WAIT_DONE |                             1011 |                             0101
             UPDATE_LOGS |                             1100 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cplx_state_reg' using encoding 'sequential' in module 'ddr4_v2_2_24_cal_cplx'
INFO: [Synth 8-3971] The signal "ddr4_v2_2_24_bram_tdp:/mem_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:23 ; elapsed = 00:01:21 . Memory (MB): peak = 4062.973 ; gain = 1360.949 ; free physical = 72783 ; free virtual = 96023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1968 (col length:264)
BRAMs: 1968 (col length: RAMB18 264 RAMB36 132)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'phy_rden_and_stg_reg' and it is trimmed from '12' to '11' bits. [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_top.sv:1585]
WARNING: [Synth 8-3936] Found unconnected internal register 'phy_rden_or_stg_reg' and it is trimmed from '12' to '11' bits. [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_top.sv:1584]
INFO: [Synth 8-7124] RAM ("inst/u_ddr_cali_4/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-3971] The signal "inst/u_ddr_cali_4/DDR_XSDB_BRAM/mem_inst/gen_mem[0].inst/mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-4471] merging register 'bgr[1].u_ddr_mc_group/ref_req_dly1_reg' into 'bgr[0].u_ddr_mc_group/ref_req_dly1_reg' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_group.sv:968]
INFO: [Synth 8-4471] merging register 'bgr[1].u_ddr_mc_group/ref_req_dly2_reg' into 'bgr[0].u_ddr_mc_group/ref_req_dly2_reg' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_group.sv:969]
INFO: [Synth 8-4471] merging register 'bgr[1].u_ddr_mc_group/ref_req_dly3_reg' into 'bgr[0].u_ddr_mc_group/ref_req_dly3_reg' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_group.sv:970]
INFO: [Synth 8-4471] merging register 'bgr[1].u_ddr_mc_group/ref_req_dly4_reg' into 'bgr[0].u_ddr_mc_group/ref_req_dly4_reg' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_group.sv:971]
INFO: [Synth 8-4471] merging register 'bgr[1].u_ddr_mc_group/cmd_l_rank_cas_reg[0:0]' into 'bgr[0].u_ddr_mc_group/cmd_l_rank_cas_reg[0:0]' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_group.sv:885]
INFO: [Synth 8-4471] merging register 'bgr[2].u_ddr_mc_group/ref_req_dly1_reg' into 'bgr[0].u_ddr_mc_group/ref_req_dly1_reg' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_group.sv:968]
INFO: [Synth 8-4471] merging register 'bgr[2].u_ddr_mc_group/ref_req_dly2_reg' into 'bgr[0].u_ddr_mc_group/ref_req_dly2_reg' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_group.sv:969]
INFO: [Synth 8-4471] merging register 'bgr[2].u_ddr_mc_group/ref_req_dly3_reg' into 'bgr[0].u_ddr_mc_group/ref_req_dly3_reg' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_group.sv:970]
INFO: [Synth 8-4471] merging register 'bgr[2].u_ddr_mc_group/ref_req_dly4_reg' into 'bgr[0].u_ddr_mc_group/ref_req_dly4_reg' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_group.sv:971]
INFO: [Synth 8-4471] merging register 'bgr[2].u_ddr_mc_group/cmd_l_rank_cas_reg[0:0]' into 'bgr[0].u_ddr_mc_group/cmd_l_rank_cas_reg[0:0]' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_group.sv:885]
INFO: [Synth 8-4471] merging register 'bgr[3].u_ddr_mc_group/ref_req_dly1_reg' into 'bgr[0].u_ddr_mc_group/ref_req_dly1_reg' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_group.sv:968]
INFO: [Synth 8-4471] merging register 'bgr[3].u_ddr_mc_group/ref_req_dly2_reg' into 'bgr[0].u_ddr_mc_group/ref_req_dly2_reg' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_group.sv:969]
INFO: [Synth 8-4471] merging register 'bgr[3].u_ddr_mc_group/ref_req_dly3_reg' into 'bgr[0].u_ddr_mc_group/ref_req_dly3_reg' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_group.sv:970]
INFO: [Synth 8-4471] merging register 'bgr[3].u_ddr_mc_group/ref_req_dly4_reg' into 'bgr[0].u_ddr_mc_group/ref_req_dly4_reg' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_group.sv:971]
INFO: [Synth 8-4471] merging register 'bgr[3].u_ddr_mc_group/cmd_l_rank_cas_reg[0:0]' into 'bgr[0].u_ddr_mc_group/cmd_l_rank_cas_reg[0:0]' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_group.sv:885]
WARNING: [Synth 8-3917] design ddr4_v2_2_24_mc__GB0 has port O4[3] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_24_mc__GB0 has port O4[2] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_24_mc__GB0 has port O4[1] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_24_mc__GB0 has port O4[0] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_24_mc__GB0 has port ecc_err_addr[51] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_24_mc__GB0 has port ecc_err_addr[50] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_24_mc__GB0 has port ecc_err_addr[49] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_24_mc__GB0 has port ecc_err_addr[48] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_24_mc__GB0 has port ecc_err_addr[47] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_24_mc__GB0 has port ecc_err_addr[46] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_24_mc__GB0 has port ecc_err_addr[45] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_24_mc__GB0 has port ecc_err_addr[44] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_24_mc__GB0 has port ecc_err_addr[43] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_24_mc__GB0 has port ecc_err_addr[42] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_24_mc__GB0 has port ecc_err_addr[41] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_24_mc__GB0 has port ecc_err_addr[40] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_24_mc__GB0 has port ecc_err_addr[39] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_24_mc__GB0 has port ecc_err_addr[38] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_24_mc__GB0 has port ecc_err_addr[37] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_24_mc__GB0 has port ecc_err_addr[36] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_24_mc__GB0 has port ecc_err_addr[35] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_24_mc__GB0 has port ecc_err_addr[34] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_24_mc__GB0 has port ecc_err_addr[33] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_24_mc__GB0 has port ecc_err_addr[32] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_24_mc__GB0 has port ecc_err_addr[31] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_24_mc__GB0 has port ecc_err_addr[30] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_24_mc__GB0 has port ecc_err_addr[29] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_24_mc__GB0 has port ecc_err_addr[28] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_24_mc__GB0 has port ecc_err_addr[27] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_24_mc__GB0 has port ecc_err_addr[26] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_24_mc__GB0 has port ecc_err_addr[25] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_24_mc__GB0 has port ecc_err_addr[24] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_24_mc__GB0 has port ecc_err_addr[23] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_24_mc__GB0 has port ecc_err_addr[22] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_24_mc__GB0 has port ecc_err_addr[21] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_24_mc__GB0 has port ecc_err_addr[20] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_24_mc__GB0 has port ecc_err_addr[19] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_24_mc__GB0 has port ecc_err_addr[18] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_24_mc__GB0 has port ecc_err_addr[17] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_24_mc__GB0 has port ecc_err_addr[16] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_24_mc__GB0 has port ecc_err_addr[15] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_24_mc__GB0 has port ecc_err_addr[14] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_24_mc__GB0 has port ecc_err_addr[13] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_24_mc__GB0 has port ecc_err_addr[12] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_24_mc__GB0 has port ecc_err_addr[11] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_24_mc__GB0 has port ecc_err_addr[10] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_24_mc__GB0 has port ecc_err_addr[9] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_24_mc__GB0 has port ecc_err_addr[8] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_24_mc__GB0 has port ecc_err_addr[7] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_24_mc__GB0 has port ecc_err_addr[6] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_24_mc__GB0 has port ecc_err_addr[5] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_24_mc__GB0 has port ecc_err_addr[4] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_24_mc__GB0 has port ecc_err_addr[3] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_24_mc__GB0 has port ecc_err_addr[2] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_24_mc__GB0 has port ecc_err_addr[1] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_24_mc__GB0 has port ecc_err_addr[0] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_24_mc__GB0 has port eccSingle[7] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_24_mc__GB0 has port eccSingle[6] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_24_mc__GB0 has port eccSingle[5] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_24_mc__GB0 has port eccSingle[4] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_24_mc__GB0 has port eccSingle[3] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_24_mc__GB0 has port eccSingle[2] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_24_mc__GB0 has port eccSingle[1] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_24_mc__GB0 has port eccSingle[0] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_24_mc__GB0 has port eccMultiple[7] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_24_mc__GB0 has port eccMultiple[6] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_24_mc__GB0 has port eccMultiple[5] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_24_mc__GB0 has port eccMultiple[4] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_24_mc__GB0 has port eccMultiple[3] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_24_mc__GB0 has port eccMultiple[2] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_24_mc__GB0 has port eccMultiple[1] driven by constant 0
WARNING: [Synth 8-3917] design ddr4_v2_2_24_mc__GB0 has port eccMultiple[0] driven by constant 0
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][7]' (FDR) to 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][6]' (FDR) to 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][5]' (FDR) to 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][4]' (FDR) to 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][3]' (FDR) to 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][2]' (FDR) to 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][1]' (FDR) to 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][0]' (FDR) to 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[1][7]' (FDR) to 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[1][6]' (FDR) to 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[1][5]' (FDR) to 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[1][4]' (FDR) to 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[1][3]' (FDR) to 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[1][2]' (FDR) to 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[1][1]' (FDR) to 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[1][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_mc_ctl/\u_ddr_mc_odt/odt_shift_reg[1][0] )
INFO: [Synth 8-3886] merging instance 'bgr[3].u_ddr_mc_group/periodic_read_address_reg[47]' (FDRE) to 'bgr[3].u_ddr_mc_group/periodic_read_address_reg[45]'
INFO: [Synth 8-3886] merging instance 'bgr[2].u_ddr_mc_group/periodic_read_address_reg[47]' (FDRE) to 'bgr[2].u_ddr_mc_group/periodic_read_address_reg[45]'
INFO: [Synth 8-3886] merging instance 'bgr[1].u_ddr_mc_group/periodic_read_address_reg[47]' (FDRE) to 'bgr[1].u_ddr_mc_group/periodic_read_address_reg[45]'
INFO: [Synth 8-3886] merging instance 'bgr[0].u_ddr_mc_group/periodic_read_address_reg[47]' (FDRE) to 'bgr[0].u_ddr_mc_group/periodic_read_address_reg[45]'
INFO: [Synth 8-3886] merging instance 'bgr[3].u_ddr_mc_group/periodic_read_address_reg[48]' (FDSE) to 'bgr[3].u_ddr_mc_group/periodic_read_address_reg[44]'
INFO: [Synth 8-3886] merging instance 'bgr[2].u_ddr_mc_group/periodic_read_address_reg[48]' (FDSE) to 'bgr[2].u_ddr_mc_group/periodic_read_address_reg[44]'
INFO: [Synth 8-3886] merging instance 'bgr[1].u_ddr_mc_group/periodic_read_address_reg[48]' (FDSE) to 'bgr[1].u_ddr_mc_group/periodic_read_address_reg[44]'
INFO: [Synth 8-3886] merging instance 'bgr[0].u_ddr_mc_group/periodic_read_address_reg[48]' (FDSE) to 'bgr[0].u_ddr_mc_group/periodic_read_address_reg[44]'
INFO: [Synth 8-3886] merging instance 'bgr[0].u_ddr_mc_group/periodic_read_address_reg[45]' (FDRE) to 'bgr[0].u_ddr_mc_group/periodic_read_address_reg[46]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[0].u_ddr_mc_group/periodic_read_address_reg[46] )
INFO: [Synth 8-3886] merging instance 'bgr[1].u_ddr_mc_group/periodic_read_address_reg[45]' (FDRE) to 'bgr[1].u_ddr_mc_group/periodic_read_address_reg[46]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[1].u_ddr_mc_group/periodic_read_address_reg[46] )
INFO: [Synth 8-3886] merging instance 'bgr[2].u_ddr_mc_group/periodic_read_address_reg[45]' (FDRE) to 'bgr[2].u_ddr_mc_group/periodic_read_address_reg[46]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[2].u_ddr_mc_group/periodic_read_address_reg[46] )
INFO: [Synth 8-3886] merging instance 'bgr[3].u_ddr_mc_group/periodic_read_address_reg[45]' (FDRE) to 'bgr[3].u_ddr_mc_group/periodic_read_address_reg[46]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[3].u_ddr_mc_group/periodic_read_address_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[0].u_ddr_mc_group/cmdLRankP_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[1].u_ddr_mc_group/cmdLRankP_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[2].u_ddr_mc_group/cmdLRankP_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[3].u_ddr_mc_group/cmdLRankP_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[0].u_ddr_mc_group/cmd_l_rank_cas_reg[0] )
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][15]' (FDR) to 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][14]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][14]' (FDR) to 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][13]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][13]' (FDR) to 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][12]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][11]' (FDR) to 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][10]' (FDR) to 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][9]' (FDR) to 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[1][15]' (FDR) to 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[1][14]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[1][14]' (FDR) to 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[1][13]' (FDR) to 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[1][12]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[1][11]' (FDR) to 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[1][10]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[1][10]' (FDR) to 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[1][9]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[1][9]' (FDR) to 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[1][8]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][23]' (FDR) to 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][22]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][22]' (FDR) to 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][21]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][21]' (FDR) to 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][19]' (FDR) to 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][18]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][18]' (FDR) to 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][17]' (FDR) to 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][16]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[1][23]' (FDR) to 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[1][22]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[1][22]' (FDR) to 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[1][21]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[1][21]' (FDR) to 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[1][20]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[1][19]' (FDR) to 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[1][18]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[1][18]' (FDR) to 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[1][17]' (FDR) to 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[1][16]'
INFO: [Synth 8-3886] merging instance 'bgr[0].u_ddr_mc_group/ref_req_dly1_reg' (FD) to 'bgr[1].u_ddr_mc_group/periodic_read_or_ref_block_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[1].u_ddr_mc_group/periodic_read_block_dly1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[2].u_ddr_mc_group/periodic_read_block_dly1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[3].u_ddr_mc_group/periodic_read_block_dly1_reg )
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][8]' (FDR) to 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[1][8]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[1][0]' (FDR) to 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[1][8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_mc_ctl/\u_ddr_mc_odt/odt_shift_reg[1][8] )
INFO: [Synth 8-3886] merging instance 'bgr[1].u_ddr_mc_group/periodic_read_or_ref_block_reg' (FD) to 'bgr[2].u_ddr_mc_group/periodic_read_or_ref_block_reg'
INFO: [Synth 8-3886] merging instance 'bgr[2].u_ddr_mc_group/periodic_read_or_ref_block_reg' (FD) to 'bgr[3].u_ddr_mc_group/periodic_read_or_ref_block_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[1].u_ddr_mc_group/periodic_read_block_dly2_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[2].u_ddr_mc_group/periodic_read_block_dly2_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[3].u_ddr_mc_group/periodic_read_block_dly2_reg )
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][12]' (FDR) to 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[0][16]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[1][12]' (FDR) to 'u_ddr_mc_ctl/u_ddr_mc_odt/odt_shift_reg[1][16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[1].u_ddr_mc_group/periodic_read_block_dly3_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[2].u_ddr_mc_group/periodic_read_block_dly3_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[3].u_ddr_mc_group/periodic_read_block_dly3_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[3].u_ddr_mc_group/txn_fifo_output_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[2].u_ddr_mc_group/txn_fifo_output_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[1].u_ddr_mc_group/txn_fifo_output_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[1].u_ddr_mc_group/periodic_read_push_safe_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[1].u_ddr_mc_group/select_periodic_read_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[2].u_ddr_mc_group/periodic_read_push_safe_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[2].u_ddr_mc_group/select_periodic_read_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[3].u_ddr_mc_group/periodic_read_push_safe_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[3].u_ddr_mc_group/select_periodic_read_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[3].u_ddr_mc_group/cas_pend_fifo_reg[3][48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[3].u_ddr_mc_group/cas_pend_fifo_reg[2][48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[3].u_ddr_mc_group/cas_pend_fifo_reg[1][48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[3].u_ddr_mc_group/cas_pend_fifo_reg[0][48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[2].u_ddr_mc_group/cas_pend_fifo_reg[3][48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[2].u_ddr_mc_group/cas_pend_fifo_reg[2][48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[2].u_ddr_mc_group/cas_pend_fifo_reg[1][48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[2].u_ddr_mc_group/cas_pend_fifo_reg[0][48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[1].u_ddr_mc_group/cas_pend_fifo_reg[3][48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[1].u_ddr_mc_group/cas_pend_fifo_reg[2][48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[1].u_ddr_mc_group/cas_pend_fifo_reg[1][48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\bgr[1].u_ddr_mc_group/cas_pend_fifo_reg[0][48] )
INFO: [Synth 8-4471] merging register 'wtrs[1].u_ddr_mc_wtr/casSlot2_dly_reg' into 'wtrs[0].u_ddr_mc_wtr/casSlot2_dly_reg' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_wtr.sv:111]
INFO: [Synth 8-4471] merging register 'wtrs[2].u_ddr_mc_wtr/casSlot2_dly_reg' into 'wtrs[0].u_ddr_mc_wtr/casSlot2_dly_reg' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_wtr.sv:111]
INFO: [Synth 8-4471] merging register 'wtrs[3].u_ddr_mc_wtr/casSlot2_dly_reg' into 'wtrs[0].u_ddr_mc_wtr/casSlot2_dly_reg' [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/controller/ddr4_v2_2_mc_wtr.sv:111]
INFO: [Synth 8-3886] merging instance 'sre_req_r_reg' (FD) to 'u_ddr_mc_ref/sre_req_r_reg'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_periodic/periodic_config_read_enable_reg' (FD) to 'u_ddr_mc_periodic/periodic_config_gap_enable_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_mc_arb_c/rdSlot_reg )
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ref/mcCKc_reg[0]' (FD) to 'u_ddr_mc_ref/mcCKt_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ref/mcCKc_reg[1]' (FD) to 'u_ddr_mc_ref/mcCKt_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ref/mcCKc_reg[2]' (FD) to 'u_ddr_mc_ref/mcCKt_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ref/mcCKc_reg[3]' (FD) to 'u_ddr_mc_ref/mcCKt_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ref/mcCKc_reg[4]' (FD) to 'u_ddr_mc_ref/mcCKt_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ref/mcCKc_reg[5]' (FD) to 'u_ddr_mc_ref/mcCKt_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ref/mcCKc_reg[6]' (FD) to 'u_ddr_mc_ref/mcCKt_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ref/mcCKc_reg[7]' (FD) to 'u_ddr_mc_ref/mcCKt_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ref/mcCKt_reg[0]' (FD) to 'u_ddr_mc_ref/mcCKt_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ref/mcCKt_reg[1]' (FD) to 'u_ddr_mc_ref/mcCKt_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ref/mcCKt_reg[2]' (FD) to 'u_ddr_mc_ref/mcCKt_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ref/mcCKt_reg[3]' (FD) to 'u_ddr_mc_ref/mcCKt_reg[7]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ref/mcCKt_reg[4]' (FD) to 'u_ddr_mc_ref/mcCKt_reg[6]'
INFO: [Synth 8-3886] merging instance 'u_ddr_mc_ref/mcCKt_reg[5]' (FD) to 'u_ddr_mc_ref/mcCKt_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\u_ddr_mc_ref/mcCKt_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_mc_ref/mcCKt_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_mc_ref/int_refLRank_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_mc_act_timer/rr[0].u__ddr_mc_act_rank/rrdS_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_mc_act_timer/rr[0].u__ddr_mc_act_rank/rrdL_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_mc_act_timer/rr[3].u__ddr_mc_act_rank/rrdS_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_mc_act_timer/rr[3].u__ddr_mc_act_rank/rrdL_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_mc_act_timer/rr[2].u__ddr_mc_act_rank/rrdS_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_mc_act_timer/rr[2].u__ddr_mc_act_rank/rrdL_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_mc_act_timer/rr[1].u__ddr_mc_act_rank/rrdS_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_mc_act_timer/rr[1].u__ddr_mc_act_rank/rrdL_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_mc_act_timer/rr[0].u__ddr_mc_act_rank/rrdS_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_mc_act_timer/rr[0].u__ddr_mc_act_rank/rrdL_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_mc_act_timer/rr[3].u__ddr_mc_act_rank/rrdS_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_mc_act_timer/rr[3].u__ddr_mc_act_rank/rrdL_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_mc_act_timer/rr[2].u__ddr_mc_act_rank/rrdS_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_mc_act_timer/rr[2].u__ddr_mc_act_rank/rrdL_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_mc_act_timer/rr[1].u__ddr_mc_act_rank/rrdS_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_mc_act_timer/rr[1].u__ddr_mc_act_rank/rrdL_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_mc_act_timer/rr[0].u__ddr_mc_act_rank/rrdS_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_mc_act_timer/rr[0].u__ddr_mc_act_rank/rrdL_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_mc_act_timer/rr[3].u__ddr_mc_act_rank/rrdS_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_mc_act_timer/rr[3].u__ddr_mc_act_rank/rrdL_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_mc_act_timer/rr[2].u__ddr_mc_act_rank/rrdS_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_mc_act_timer/rr[2].u__ddr_mc_act_rank/rrdL_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_mc_act_timer/rr[1].u__ddr_mc_act_rank/rrdS_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_mc_act_timer/rr[1].u__ddr_mc_act_rank/rrdL_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_mc_act_timer/rr[0].u__ddr_mc_act_rank/rrdS_reg[3][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_mc_act_timer/rr[0].u__ddr_mc_act_rank/rrdL_reg[3][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_mc_act_timer/rr[3].u__ddr_mc_act_rank/rrdS_reg[3][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_mc_act_timer/rr[3].u__ddr_mc_act_rank/rrdL_reg[3][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_mc_act_timer/rr[2].u__ddr_mc_act_rank/rrdS_reg[3][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_mc_act_timer/rr[2].u__ddr_mc_act_rank/rrdL_reg[3][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_mc_act_timer/rr[1].u__ddr_mc_act_rank/rrdS_reg[3][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_ddr_mc_act_timer/rr[1].u__ddr_mc_act_rank/rrdL_reg[3][0] )
WARNING: [Synth 8-3936] Found unconnected internal register 'wr_cas_delay_line_ff_reg' and it is trimmed from '14' to '13' bits. [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_cplx.sv:703]
WARNING: [Synth 8-3936] Found unconnected internal register 'dqin_valid_shift_reg' and it is trimmed from '6' to '5' bits. [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv:1866]
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_cplx/wr_cas_delay_line_ff_reg[0]' (FD) to 'u_ddr_cal_cplx/cplx_issue_cas_wr_reg'
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_odt/odt_shift_reg[0][0]' (FDR) to 'u_ddr_cal_odt/odt_shift_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_odt/odt_shift_reg[1][0]' (FDR) to 'u_ddr_cal_odt/odt_shift_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_odt/odt_shift_reg[0][7]' (FDR) to 'u_ddr_cal_odt/odt_shift_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_odt/odt_shift_reg[0][6]' (FDR) to 'u_ddr_cal_odt/odt_shift_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_odt/odt_shift_reg[0][5]' (FDR) to 'u_ddr_cal_odt/odt_shift_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_odt/odt_shift_reg[0][4]' (FDR) to 'u_ddr_cal_odt/odt_shift_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_odt/odt_shift_reg[0][3]' (FDR) to 'u_ddr_cal_odt/odt_shift_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_odt/odt_shift_reg[0][2]' (FDR) to 'u_ddr_cal_odt/odt_shift_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_odt/odt_shift_reg[0][1]' (FDR) to 'u_ddr_cal_odt/odt_shift_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_odt/odt_shift_reg[1][7]' (FDR) to 'u_ddr_cal_odt/odt_shift_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_odt/odt_shift_reg[1][6]' (FDR) to 'u_ddr_cal_odt/odt_shift_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_odt/odt_shift_reg[1][5]' (FDR) to 'u_ddr_cal_odt/odt_shift_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_odt/odt_shift_reg[1][4]' (FDR) to 'u_ddr_cal_odt/odt_shift_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_odt/odt_shift_reg[1][3]' (FDR) to 'u_ddr_cal_odt/odt_shift_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_odt/odt_shift_reg[1][2]' (FDR) to 'u_ddr_cal_odt/odt_shift_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'extended_write_mode_reg' (FD) to 'dbg_cal_seq_r_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_odt/\odt_shift_reg[1][1] )
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_cplx/cplx_ADR_cmd_reg[9]' (FDR) to 'u_ddr_cal_cplx/cplx_ADR_cmd_reg[10]'
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_cplx/cplx_ADR_cmd_reg[14]' (FDR) to 'u_ddr_cal_cplx/cplx_ADR_cmd_reg[10]'
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_cplx/cplx_ADR_cmd_reg[15]' (FDR) to 'u_ddr_cal_cplx/cplx_ADR_cmd_reg[10]'
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_cplx/cplx_ADR_cmd_reg[16]' (FDR) to 'u_ddr_cal_cplx/cplx_ADR_cmd_reg[10]'
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_cplx/cplx_ADR_reg[16]' (FD) to 'u_ddr_cal_cplx/cplx_ADR_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_cplx/cplx_ADR_reg[15]' (FD) to 'u_ddr_cal_cplx/cplx_ADR_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_cplx/cplx_ADR_reg[14]' (FD) to 'u_ddr_cal_cplx/cplx_ADR_reg[9]'
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_cplx/cplx_ADR_reg[9]' (FD) to 'u_ddr_cal_cplx/cplx_ADR_reg[10]'
INFO: [Synth 8-3886] merging instance 'u_ddr_cal_cplx/cplx_ADR_cmd_reg[10]' (FDR) to 'u_ddr_cal_cplx/cplx_ADR_cmd_reg[11]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_ADR_cmd_reg[13] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cal_r3_status_reg[127] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_ddr_cal_cplx/\cplx_RAS_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_status_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_status_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_status_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_status_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_status_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_status_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_status_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_status_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_status_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_status_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_status_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_status_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_status_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_status_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_status_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_status_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_status_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_status_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_ddr_cal_cplx/\cplx_status_reg[19] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design design_1_ddr4_0_0_ddr4_mem_intfc__GC0 has port raw_not_ecc[7] driven by constant 0
WARNING: [Synth 8-3917] design design_1_ddr4_0_0_ddr4_mem_intfc__GC0 has port raw_not_ecc[6] driven by constant 0
WARNING: [Synth 8-3917] design design_1_ddr4_0_0_ddr4_mem_intfc__GC0 has port raw_not_ecc[5] driven by constant 0
WARNING: [Synth 8-3917] design design_1_ddr4_0_0_ddr4_mem_intfc__GC0 has port raw_not_ecc[4] driven by constant 0
WARNING: [Synth 8-3917] design design_1_ddr4_0_0_ddr4_mem_intfc__GC0 has port raw_not_ecc[3] driven by constant 0
WARNING: [Synth 8-3917] design design_1_ddr4_0_0_ddr4_mem_intfc__GC0 has port raw_not_ecc[2] driven by constant 0
WARNING: [Synth 8-3917] design design_1_ddr4_0_0_ddr4_mem_intfc__GC0 has port raw_not_ecc[1] driven by constant 0
WARNING: [Synth 8-3917] design design_1_ddr4_0_0_ddr4_mem_intfc__GC0 has port raw_not_ecc[0] driven by constant 0
WARNING: [Synth 8-3917] design design_1_ddr4_0_0_ddr4_mem_intfc__GC0 has port lr[0] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (POR_FF_I) is unused and will be removed from module lmb_v10.
WARNING: [Synth 8-3332] Sequential element (POR_FF_I) is unused and will be removed from module lmb_v10__parameterized1.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[0].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[1].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[2].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[3].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[4].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[5].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[6].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[7].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[8].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[9].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[10].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[11].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[12].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[13].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[14].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[15].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[16].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[17].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[18].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[19].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[20].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[21].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[22].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[23].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[24].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[25].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[26].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[27].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[28].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[29].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[30].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
WARNING: [Synth 8-3332] Sequential element (IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[31].fdr_i/Using_FPGA.Native) is unused and will be removed from module iomodule.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_reverse_mem_access_inst/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[27].MEM_EX_Result_Inst/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[28].MEM_EX_Result_Inst/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[29].MEM_EX_Result_Inst/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[30].MEM_EX_Result_Inst/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
INFO: [Synth 8-3332] Sequential element (MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Gen_Bits[31].MEM_EX_Result_Inst/Using_FPGA.Native) is unused and will be removed from module MicroBlaze.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[17].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[18].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[19].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[20].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[21].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[22].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[23].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[24].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[26].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[27].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/MEM_MSR_Bits[31].Using_FDR.MSR_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[17].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[17].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[18].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[18].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[19].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[19].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[20].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[20].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[21].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[21].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[22].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[22].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[23].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[23].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[24].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[24].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[25].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[26].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[26].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[27].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[27].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[28].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[29].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[30].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[31].Using_FDR.MSR_ex_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (msr_reg_i/OF_EX_MSR_Bits[31].Using_FDR.MSR_of_I/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[31].WB_PC_FDRE/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[30].WB_PC_FDRE/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[29].WB_PC_FDRE/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[28].WB_PC_FDRE/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[27].WB_PC_FDRE/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[26].WB_PC_FDRE/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[25].WB_PC_FDRE/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[24].WB_PC_FDRE/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[23].WB_PC_FDRE/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[22].WB_PC_FDRE/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[21].WB_PC_FDRE/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[20].WB_PC_FDRE/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[19].WB_PC_FDRE/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[18].WB_PC_FDRE/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[17].WB_PC_FDRE/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[16].WB_PC_FDRE/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[15].WB_PC_FDRE/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[14].WB_PC_FDRE/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDRE/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[12].WB_PC_FDRE/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[11].WB_PC_FDRE/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[10].WB_PC_FDRE/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
WARNING: [Synth 8-3332] Sequential element (exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[9].WB_PC_FDRE/Using_FPGA.Native) is unused and will be removed from module Data_Flow_gti.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:49 ; elapsed = 00:01:46 . Memory (MB): peak = 4074.898 ; gain = 1372.875 ; free physical = 68177 ; free virtual = 91445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_ddr_cal_riu/mcs0/inst/microblaze_I/U0/Reset' to pin 'u_ddr_cal_riu/mcs0/inst/rst_0/U0/FDRE_inst/Q'
WARNING: [Synth 8-3321] set_false_path : Empty through list for constraint at line 307 of /home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/par/design_1_ddr4_0_0.xdc. [/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/par/design_1_ddr4_0_0.xdc:307]
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:26 ; elapsed = 00:02:00 . Memory (MB): peak = 4144.809 ; gain = 1442.785 ; free physical = 65849 ; free virtual = 89136
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:33 ; elapsed = 00:02:07 . Memory (MB): peak = 4144.809 ; gain = 1442.785 ; free physical = 65833 ; free virtual = 89123
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:42 ; elapsed = 00:02:22 . Memory (MB): peak = 4156.734 ; gain = 1454.711 ; free physical = 63967 ; free virtual = 87268
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:51 ; elapsed = 00:02:31 . Memory (MB): peak = 4156.781 ; gain = 1454.758 ; free physical = 63880 ; free virtual = 87182
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:51 ; elapsed = 00:02:31 . Memory (MB): peak = 4156.781 ; gain = 1454.758 ; free physical = 63876 ; free virtual = 87179
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:55 ; elapsed = 00:02:35 . Memory (MB): peak = 4180.922 ; gain = 1478.898 ; free physical = 63851 ; free virtual = 87135
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:55 ; elapsed = 00:02:35 . Memory (MB): peak = 4180.922 ; gain = 1478.898 ; free physical = 63852 ; free virtual = 87136
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:56 ; elapsed = 00:02:36 . Memory (MB): peak = 4180.922 ; gain = 1478.898 ; free physical = 64903 ; free virtual = 88187
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:56 ; elapsed = 00:02:37 . Memory (MB): peak = 4183.922 ; gain = 1481.898 ; free physical = 64902 ; free virtual = 88186
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|MB_DSP48E1__parameterized1 | (PCIN>>17+(A*B)')' | 30     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|MB_DSP48E1__parameterized3 | PCIN+(A'*B')'      | 17     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|MB_DSP48E1                 | (A*B)'             | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+---------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |AND2B1L          |     1|
|2     |BITSLICE_CONTROL |    22|
|5     |BUFG             |     9|
|6     |CARRY8           |    35|
|7     |DSP48E1          |     3|
|8     |HPIO_VREF        |     8|
|9     |LUT1             |   408|
|10    |LUT2             |  1381|
|11    |LUT3             |  4636|
|12    |LUT4             |  3825|
|13    |LUT5             |  3800|
|14    |LUT6             |  6397|
|16    |MMCME4_ADV       |     1|
|17    |MULT_AND         |     1|
|18    |MUXCY_L          |   153|
|19    |MUXF7            |   436|
|20    |MUXF8            |     5|
|21    |PLLE4_ADV        |     3|
|22    |RAM32M           |   204|
|23    |RAMB18E2         |     1|
|24    |RAMB36E2         |    25|
|27    |RIU_OR           |    11|
|28    |RXTX_BITSLICE    |   110|
|31    |SRL16            |     1|
|32    |SRL16E           |    89|
|33    |SRLC32E          |   516|
|34    |TX_BITSLICE_TRI  |    22|
|35    |XORCY            |   126|
|36    |FDPE             |     2|
|37    |FDR              |    93|
|38    |FDRE             | 19601|
|39    |FDS              |     1|
|40    |FDSE             |   690|
|41    |IOBUFDS          |     8|
|42    |IOBUFE3          |    72|
|43    |OBUF             |    29|
|44    |OBUFDS           |     2|
+------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:56 ; elapsed = 00:02:37 . Memory (MB): peak = 4183.922 ; gain = 1481.898 ; free physical = 64902 ; free virtual = 88186
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2126 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:29 ; elapsed = 00:02:15 . Memory (MB): peak = 4183.922 ; gain = 901.477 ; free physical = 75203 ; free virtual = 98489
Synthesis Optimization Complete : Time (s): cpu = 00:02:57 ; elapsed = 00:02:38 . Memory (MB): peak = 4183.922 ; gain = 1481.898 ; free physical = 75228 ; free virtual = 98491
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.51 . Memory (MB): peak = 4183.922 ; gain = 0.000 ; free physical = 70881 ; free virtual = 94145
INFO: [Netlist 29-17] Analyzing 1184 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/second_lmb_bram_I/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[0].gen_plle4.PLLE4_BASE_INST_OTHER with COMPENSATION=INTERNAL is optimized away to aid design routability
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[1].gen_plle4.PLLE4_BASE_INST_OTHER with COMPENSATION=INTERNAL is optimized away to aid design routability
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance inst/u_ddr4_mem_intfc/u_mig_ddr4_phy/inst/u_ddr4_phy_pll/plle_loop[2].gen_plle4.PLLE4_BASE_INST_OTHER with COMPENSATION=INTERNAL is optimized away to aid design routability
Generating merged BMM file for the design top 'design_1_ddr4_0_0'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.gen/sources_1/bd/design_1/ip/design_1_ddr4_0_0/sw/calibration_0/Debug/calibration_ddr.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4183.922 ; gain = 0.000 ; free physical = 70313 ; free virtual = 93580
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 446 instances were transformed.
  (CARRY4) => CARRY8: 21 instances
  BUFG => BUFGCE: 9 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 3 instances
  FDR => FDRE: 93 instances
  FDS => FDSE: 1 instance 
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT(x2)): 8 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 72 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 31 instances
  MULT_AND => LUT2: 1 instance 
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF(x2)): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 204 instances
  SRL16 => SRL16E: 1 instance 

Synth Design complete | Checksum: 88499802
INFO: [Common 17-83] Releasing license: Synthesis
688 Infos, 459 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:21 ; elapsed = 00:03:02 . Memory (MB): peak = 4183.922 ; gain = 2719.484 ; free physical = 70309 ; free virtual = 93577
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 9370.709; main = 3108.458; forked = 6418.938
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 17975.824; main = 4158.117; forked = 13904.840
Write ShapeDB Complete: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.07 . Memory (MB): peak = 4183.922 ; gain = 0.000 ; free physical = 70307 ; free virtual = 93578
INFO: [Common 17-1381] The checkpoint '/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.runs/design_1_ddr4_0_0_synth_1/design_1_ddr4_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_ddr4_0_0, cache-ID = af3e78ce24cc264e
INFO: [Coretcl 2-1174] Renamed 1054 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.08 . Memory (MB): peak = 4183.922 ; gain = 0.000 ; free physical = 70112 ; free virtual = 93512
INFO: [Common 17-1381] The checkpoint '/home/wangyt/fpga/z19_MP_cDMA/z19_MP_cDMA.runs/design_1_ddr4_0_0_synth_1/design_1_ddr4_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_ddr4_0_0_utilization_synth.rpt -pb design_1_ddr4_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jan  3 14:17:42 2025...
