Analysis & Synthesis report for memoriaSDRAM
Sun Jun 15 15:20:14 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |sdram_test_top_with_jtag|current_test_state
 11. State Machine - |sdram_test_top_with_jtag|jtag_comm:jtag_comm_inst|current_state
 12. State Machine - |sdram_test_top_with_jtag|sdram_interface:sdram_if|current_state
 13. State Machine - |sdram_test_top_with_jtag|sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next
 14. State Machine - |sdram_test_top_with_jtag|sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state
 15. State Machine - |sdram_test_top_with_jtag|sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next
 16. State Machine - |sdram_test_top_with_jtag|sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state
 17. Registers Protected by Synthesis
 18. Registers Removed During Synthesis
 19. Removed Registers Triggering Further Register Optimizations
 20. General Register Statistics
 21. Inverted Register Statistics
 22. Multiplexer Restructuring Statistics (Restructuring Performed)
 23. Source assignments for sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0
 24. Source assignments for sdram:sdram_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 25. Source assignments for sdram:sdram_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 26. Source assignments for jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0|uart_jtag_uart_0_scfifo_w:the_uart_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 27. Source assignments for jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0|uart_jtag_uart_0_scfifo_r:the_uart_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 28. Source assignments for jtag_comm:jtag_comm_inst|uart:uart_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 29. Source assignments for jtag_comm:jtag_comm_inst|uart:uart_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 30. Parameter Settings for User Entity Instance: sdram:sdram_controller|sdram_sys_sdram_pll_0:sys_sdram_pll_0|sdram_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i
 31. Parameter Settings for User Entity Instance: sdram:sdram_controller|altera_reset_controller:rst_controller
 32. Parameter Settings for User Entity Instance: sdram:sdram_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 33. Parameter Settings for User Entity Instance: sdram:sdram_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 34. Parameter Settings for User Entity Instance: jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0|uart_jtag_uart_0_scfifo_w:the_uart_jtag_uart_0_scfifo_w|scfifo:wfifo
 35. Parameter Settings for User Entity Instance: jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0|uart_jtag_uart_0_scfifo_r:the_uart_jtag_uart_0_scfifo_r|scfifo:rfifo
 36. Parameter Settings for User Entity Instance: jtag_comm:jtag_comm_inst|uart:uart_inst|altera_reset_controller:rst_controller
 37. Parameter Settings for User Entity Instance: jtag_comm:jtag_comm_inst|uart:uart_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 38. Parameter Settings for User Entity Instance: jtag_comm:jtag_comm_inst|uart:uart_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 39. scfifo Parameter Settings by Entity Instance
 40. Port Connectivity Checks: "jtag_comm:jtag_comm_inst|uart:uart_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 41. Port Connectivity Checks: "jtag_comm:jtag_comm_inst|uart:uart_inst|altera_reset_controller:rst_controller"
 42. Port Connectivity Checks: "jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:uart_jtag_uart_0_alt_jtag_atlantic"
 43. Port Connectivity Checks: "jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0"
 44. Port Connectivity Checks: "jtag_comm:jtag_comm_inst|uart:uart_inst"
 45. Port Connectivity Checks: "sdram_interface:sdram_if"
 46. Port Connectivity Checks: "sdram:sdram_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 47. Port Connectivity Checks: "sdram:sdram_controller|altera_reset_controller:rst_controller"
 48. Port Connectivity Checks: "sdram:sdram_controller|sdram_sys_sdram_pll_0:sys_sdram_pll_0|sdram_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i"
 49. Port Connectivity Checks: "sdram:sdram_controller|sdram_sys_sdram_pll_0:sys_sdram_pll_0"
 50. Port Connectivity Checks: "sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module"
 51. Post-Synthesis Netlist Statistics for Top Partition
 52. Elapsed Time Per Partition
 53. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Jun 15 15:20:14 2025       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; memoriaSDRAM                                ;
; Top-level Entity Name           ; sdram_test_top_with_jtag                    ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 389                                         ;
; Total pins                      ; 78                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,024                                       ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                   ;
+---------------------------------------------------------------------------------+--------------------------+--------------------+
; Option                                                                          ; Setting                  ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6             ;                    ;
; Top-level entity name                                                           ; sdram_test_top_with_jtag ; memoriaSDRAM       ;
; Family name                                                                     ; Cyclone V                ; Cyclone V          ;
; Use smart compilation                                                           ; Off                      ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                       ; On                 ;
; Enable compact report table                                                     ; Off                      ; Off                ;
; Restructure Multiplexers                                                        ; Auto                     ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                      ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                      ; Off                ;
; Preserve fewer node names                                                       ; On                       ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable                   ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001             ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993                ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto                     ; Auto               ;
; Safe State Machine                                                              ; Off                      ; Off                ;
; Extract Verilog State Machines                                                  ; On                       ; On                 ;
; Extract VHDL State Machines                                                     ; On                       ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                      ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000                     ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                      ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                       ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                       ; On                 ;
; Parallel Synthesis                                                              ; On                       ; On                 ;
; DSP Block Balancing                                                             ; Auto                     ; Auto               ;
; NOT Gate Push-Back                                                              ; On                       ; On                 ;
; Power-Up Don't Care                                                             ; On                       ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                      ; Off                ;
; Remove Duplicate Registers                                                      ; On                       ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                      ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                      ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                      ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                      ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                      ; Off                ;
; Ignore SOFT Buffers                                                             ; On                       ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                      ; Off                ;
; Optimization Technique                                                          ; Balanced                 ; Balanced           ;
; Carry Chain Length                                                              ; 70                       ; 70                 ;
; Auto Carry Chains                                                               ; On                       ; On                 ;
; Auto Open-Drain Pins                                                            ; On                       ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                      ; Off                ;
; Auto ROM Replacement                                                            ; On                       ; On                 ;
; Auto RAM Replacement                                                            ; On                       ; On                 ;
; Auto DSP Block Replacement                                                      ; On                       ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto                     ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                     ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                       ; On                 ;
; Strict RAM Replacement                                                          ; Off                      ; Off                ;
; Allow Synchronous Control Signals                                               ; On                       ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                      ; Off                ;
; Auto Resource Sharing                                                           ; Off                      ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                      ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                      ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                      ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                       ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                      ; Off                ;
; Timing-Driven Synthesis                                                         ; On                       ; On                 ;
; Report Parameter Settings                                                       ; On                       ; On                 ;
; Report Source Assignments                                                       ; On                       ; On                 ;
; Report Connectivity Checks                                                      ; On                       ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                      ; Off                ;
; Synchronization Register Chain Length                                           ; 3                        ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation       ; Normal compilation ;
; HDL message level                                                               ; Level2                   ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                      ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                     ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                     ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                      ; 100                ;
; Clock MUX Protection                                                            ; On                       ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                      ; Off                ;
; Block Design Naming                                                             ; Auto                     ; Auto               ;
; SDC constraint protection                                                       ; Off                      ; Off                ;
; Synthesis Effort                                                                ; Auto                     ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                       ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                      ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium                   ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto                     ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                       ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                       ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                      ; Off                ;
+---------------------------------------------------------------------------------+--------------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                    ;
+------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                       ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                      ; Library     ;
+------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------+
; uart/synthesis/uart.v                                                  ; yes             ; User Verilog HDL File                        ; /home/dylanggf/Documents/Arqui2/intentomio/uart/synthesis/uart.v                                                  ; uart        ;
; uart/synthesis/submodules/altera_reset_controller.v                    ; yes             ; User Verilog HDL File                        ; /home/dylanggf/Documents/Arqui2/intentomio/uart/synthesis/submodules/altera_reset_controller.v                    ; uart        ;
; uart/synthesis/submodules/altera_reset_synchronizer.v                  ; yes             ; User Verilog HDL File                        ; /home/dylanggf/Documents/Arqui2/intentomio/uart/synthesis/submodules/altera_reset_synchronizer.v                  ; uart        ;
; uart/synthesis/submodules/uart_jtag_uart_0.v                           ; yes             ; User Verilog HDL File                        ; /home/dylanggf/Documents/Arqui2/intentomio/uart/synthesis/submodules/uart_jtag_uart_0.v                           ; uart        ;
; sdram/synthesis/sdram.v                                                ; yes             ; User Verilog HDL File                        ; /home/dylanggf/Documents/Arqui2/intentomio/sdram/synthesis/sdram.v                                                ; sdram       ;
; sdram/synthesis/submodules/altera_reset_controller.v                   ; yes             ; User Verilog HDL File                        ; /home/dylanggf/Documents/Arqui2/intentomio/sdram/synthesis/submodules/altera_reset_controller.v                   ; sdram       ;
; sdram/synthesis/submodules/altera_reset_synchronizer.v                 ; yes             ; User Verilog HDL File                        ; /home/dylanggf/Documents/Arqui2/intentomio/sdram/synthesis/submodules/altera_reset_synchronizer.v                 ; sdram       ;
; sdram/synthesis/submodules/sdram_sys_sdram_pll_0.v                     ; yes             ; User Verilog HDL File                        ; /home/dylanggf/Documents/Arqui2/intentomio/sdram/synthesis/submodules/sdram_sys_sdram_pll_0.v                     ; sdram       ;
; sdram/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v ; yes             ; User Verilog HDL File                        ; /home/dylanggf/Documents/Arqui2/intentomio/sdram/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v ; sdram       ;
; sdram/synthesis/submodules/sdram_sys_sdram_pll_0_sys_pll.v             ; yes             ; User Verilog HDL File                        ; /home/dylanggf/Documents/Arqui2/intentomio/sdram/synthesis/submodules/sdram_sys_sdram_pll_0_sys_pll.v             ; sdram       ;
; sdram/synthesis/submodules/sdram_new_sdram_controller_0.v              ; yes             ; User Verilog HDL File                        ; /home/dylanggf/Documents/Arqui2/intentomio/sdram/synthesis/submodules/sdram_new_sdram_controller_0.v              ; sdram       ;
; memoriaSDRAM.sv                                                        ; yes             ; User SystemVerilog HDL File                  ; /home/dylanggf/Documents/Arqui2/intentomio/memoriaSDRAM.sv                                                        ;             ;
; jtag_comm.sv                                                           ; yes             ; User SystemVerilog HDL File                  ; /home/dylanggf/Documents/Arqui2/intentomio/jtag_comm.sv                                                           ;             ;
; sdram_test_top_with_jtag.sv                                            ; yes             ; User SystemVerilog HDL File                  ; /home/dylanggf/Documents/Arqui2/intentomio/sdram_test_top_with_jtag.sv                                            ;             ;
; altera_pll.v                                                           ; yes             ; Megafunction                                 ; /home/dylanggf/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_pll.v                                   ;             ;
; scfifo.tdf                                                             ; yes             ; Megafunction                                 ; /home/dylanggf/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf                                     ;             ;
; a_regfifo.inc                                                          ; yes             ; Megafunction                                 ; /home/dylanggf/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                  ;             ;
; a_dpfifo.inc                                                           ; yes             ; Megafunction                                 ; /home/dylanggf/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                   ;             ;
; a_i2fifo.inc                                                           ; yes             ; Megafunction                                 ; /home/dylanggf/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                   ;             ;
; a_fffifo.inc                                                           ; yes             ; Megafunction                                 ; /home/dylanggf/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                   ;             ;
; a_f2fifo.inc                                                           ; yes             ; Megafunction                                 ; /home/dylanggf/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                   ;             ;
; aglobal181.inc                                                         ; yes             ; Megafunction                                 ; /home/dylanggf/intelFPGA_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                 ;             ;
; db/scfifo_3291.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; /home/dylanggf/Documents/Arqui2/intentomio/db/scfifo_3291.tdf                                                     ;             ;
; db/a_dpfifo_5771.tdf                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/dylanggf/Documents/Arqui2/intentomio/db/a_dpfifo_5771.tdf                                                   ;             ;
; db/a_fefifo_7cf.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; /home/dylanggf/Documents/Arqui2/intentomio/db/a_fefifo_7cf.tdf                                                    ;             ;
; db/cntr_vg7.tdf                                                        ; yes             ; Auto-Generated Megafunction                  ; /home/dylanggf/Documents/Arqui2/intentomio/db/cntr_vg7.tdf                                                        ;             ;
; db/altsyncram_7pu1.tdf                                                 ; yes             ; Auto-Generated Megafunction                  ; /home/dylanggf/Documents/Arqui2/intentomio/db/altsyncram_7pu1.tdf                                                 ;             ;
; db/cntr_jgb.tdf                                                        ; yes             ; Auto-Generated Megafunction                  ; /home/dylanggf/Documents/Arqui2/intentomio/db/cntr_jgb.tdf                                                        ;             ;
; alt_jtag_atlantic.v                                                    ; yes             ; Encrypted Megafunction                       ; /home/dylanggf/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                            ;             ;
; sld_jtag_endpoint_adapter.vhd                                          ; yes             ; Encrypted Megafunction                       ; /home/dylanggf/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                  ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                      ; yes             ; Encrypted Megafunction                       ; /home/dylanggf/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv              ;             ;
; sld_hub.vhd                                                            ; yes             ; Encrypted Megafunction                       ; /home/dylanggf/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                    ; altera_sld  ;
; db/ip/sld61d6da1b/alt_sld_fab.v                                        ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/dylanggf/Documents/Arqui2/intentomio/db/ip/sld61d6da1b/alt_sld_fab.v                                        ; alt_sld_fab ;
; db/ip/sld61d6da1b/submodules/alt_sld_fab_alt_sld_fab.v                 ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/dylanggf/Documents/Arqui2/intentomio/db/ip/sld61d6da1b/submodules/alt_sld_fab_alt_sld_fab.v                 ; alt_sld_fab ;
; db/ip/sld61d6da1b/submodules/alt_sld_fab_alt_sld_fab_ident.sv          ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/dylanggf/Documents/Arqui2/intentomio/db/ip/sld61d6da1b/submodules/alt_sld_fab_alt_sld_fab_ident.sv          ; alt_sld_fab ;
; db/ip/sld61d6da1b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv       ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/dylanggf/Documents/Arqui2/intentomio/db/ip/sld61d6da1b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv       ; alt_sld_fab ;
; db/ip/sld61d6da1b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd     ; yes             ; Encrypted Auto-Found VHDL File               ; /home/dylanggf/Documents/Arqui2/intentomio/db/ip/sld61d6da1b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd     ; alt_sld_fab ;
; db/ip/sld61d6da1b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv       ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/dylanggf/Documents/Arqui2/intentomio/db/ip/sld61d6da1b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv       ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                       ; yes             ; Encrypted Megafunction                       ; /home/dylanggf/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                               ;             ;
; sld_rom_sr.vhd                                                         ; yes             ; Encrypted Megafunction                       ; /home/dylanggf/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                 ;             ;
+------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimate of Logic utilization (ALMs needed) ; 283           ;
;                                             ;               ;
; Combinational ALUT usage for logic          ; 456           ;
;     -- 7 input functions                    ; 3             ;
;     -- 6 input functions                    ; 79            ;
;     -- 5 input functions                    ; 85            ;
;     -- 4 input functions                    ; 69            ;
;     -- <=3 input functions                  ; 220           ;
;                                             ;               ;
; Dedicated logic registers                   ; 389           ;
;                                             ;               ;
; I/O pins                                    ; 78            ;
; Total MLAB memory bits                      ; 0             ;
; Total block memory bits                     ; 1024          ;
;                                             ;               ;
; Total DSP Blocks                            ; 0             ;
;                                             ;               ;
; Total PLLs                                  ; 1             ;
;     -- PLLs                                 ; 1             ;
;                                             ;               ;
; Maximum fan-out node                        ; clk_clk~input ;
; Maximum fan-out                             ; 193           ;
; Total fan-out                               ; 3502          ;
; Average fan-out                             ; 3.36          ;
+---------------------------------------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                  ; Entity Name                                     ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+
; |sdram_test_top_with_jtag                                                                                                               ; 456 (64)            ; 389 (37)                  ; 1024              ; 0          ; 78   ; 0            ; |sdram_test_top_with_jtag                                                                                                                                                                                                                                                                                                                                            ; sdram_test_top_with_jtag                        ; work         ;
;    |jtag_comm:jtag_comm_inst|                                                                                                           ; 137 (30)            ; 170 (56)                  ; 1024              ; 0          ; 0    ; 0            ; |sdram_test_top_with_jtag|jtag_comm:jtag_comm_inst                                                                                                                                                                                                                                                                                                                   ; jtag_comm                                       ; work         ;
;       |uart:uart_inst|                                                                                                                  ; 107 (0)             ; 114 (0)                   ; 1024              ; 0          ; 0    ; 0            ; |sdram_test_top_with_jtag|jtag_comm:jtag_comm_inst|uart:uart_inst                                                                                                                                                                                                                                                                                                    ; uart                                            ; uart         ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sdram_test_top_with_jtag|jtag_comm:jtag_comm_inst|uart:uart_inst|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                             ; altera_reset_controller                         ; uart         ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |sdram_test_top_with_jtag|jtag_comm:jtag_comm_inst|uart:uart_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                  ; altera_reset_synchronizer                       ; uart         ;
;          |uart_jtag_uart_0:jtag_uart_0|                                                                                                 ; 107 (28)            ; 111 (11)                  ; 1024              ; 0          ; 0    ; 0            ; |sdram_test_top_with_jtag|jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                       ; uart_jtag_uart_0                                ; uart         ;
;             |alt_jtag_atlantic:uart_jtag_uart_0_alt_jtag_atlantic|                                                                      ; 32 (32)             ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |sdram_test_top_with_jtag|jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:uart_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                  ; alt_jtag_atlantic                               ; work         ;
;             |uart_jtag_uart_0_scfifo_r:the_uart_jtag_uart_0_scfifo_r|                                                                   ; 23 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |sdram_test_top_with_jtag|jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0|uart_jtag_uart_0_scfifo_r:the_uart_jtag_uart_0_scfifo_r                                                                                                                                                                                                               ; uart_jtag_uart_0_scfifo_r                       ; uart         ;
;                |scfifo:rfifo|                                                                                                           ; 23 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |sdram_test_top_with_jtag|jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0|uart_jtag_uart_0_scfifo_r:the_uart_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                  ; scfifo                                          ; work         ;
;                   |scfifo_3291:auto_generated|                                                                                          ; 23 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |sdram_test_top_with_jtag|jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0|uart_jtag_uart_0_scfifo_r:the_uart_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                       ; scfifo_3291                                     ; work         ;
;                      |a_dpfifo_5771:dpfifo|                                                                                             ; 23 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |sdram_test_top_with_jtag|jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0|uart_jtag_uart_0_scfifo_r:the_uart_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                  ; a_dpfifo_5771                                   ; work         ;
;                         |a_fefifo_7cf:fifo_state|                                                                                       ; 11 (5)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sdram_test_top_with_jtag|jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0|uart_jtag_uart_0_scfifo_r:the_uart_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                          ; a_fefifo_7cf                                    ; work         ;
;                            |cntr_vg7:count_usedw|                                                                                       ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |sdram_test_top_with_jtag|jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0|uart_jtag_uart_0_scfifo_r:the_uart_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                     ; cntr_vg7                                        ; work         ;
;                         |altsyncram_7pu1:FIFOram|                                                                                       ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |sdram_test_top_with_jtag|jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0|uart_jtag_uart_0_scfifo_r:the_uart_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                          ; altsyncram_7pu1                                 ; work         ;
;                         |cntr_jgb:rd_ptr_count|                                                                                         ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |sdram_test_top_with_jtag|jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0|uart_jtag_uart_0_scfifo_r:the_uart_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                            ; cntr_jgb                                        ; work         ;
;                         |cntr_jgb:wr_ptr|                                                                                               ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |sdram_test_top_with_jtag|jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0|uart_jtag_uart_0_scfifo_r:the_uart_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                  ; cntr_jgb                                        ; work         ;
;             |uart_jtag_uart_0_scfifo_w:the_uart_jtag_uart_0_scfifo_w|                                                                   ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |sdram_test_top_with_jtag|jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0|uart_jtag_uart_0_scfifo_w:the_uart_jtag_uart_0_scfifo_w                                                                                                                                                                                                               ; uart_jtag_uart_0_scfifo_w                       ; uart         ;
;                |scfifo:wfifo|                                                                                                           ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |sdram_test_top_with_jtag|jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0|uart_jtag_uart_0_scfifo_w:the_uart_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                  ; scfifo                                          ; work         ;
;                   |scfifo_3291:auto_generated|                                                                                          ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |sdram_test_top_with_jtag|jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0|uart_jtag_uart_0_scfifo_w:the_uart_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                       ; scfifo_3291                                     ; work         ;
;                      |a_dpfifo_5771:dpfifo|                                                                                             ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |sdram_test_top_with_jtag|jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0|uart_jtag_uart_0_scfifo_w:the_uart_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                  ; a_dpfifo_5771                                   ; work         ;
;                         |a_fefifo_7cf:fifo_state|                                                                                       ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |sdram_test_top_with_jtag|jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0|uart_jtag_uart_0_scfifo_w:the_uart_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                          ; a_fefifo_7cf                                    ; work         ;
;                            |cntr_vg7:count_usedw|                                                                                       ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |sdram_test_top_with_jtag|jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0|uart_jtag_uart_0_scfifo_w:the_uart_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                     ; cntr_vg7                                        ; work         ;
;                         |altsyncram_7pu1:FIFOram|                                                                                       ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |sdram_test_top_with_jtag|jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0|uart_jtag_uart_0_scfifo_w:the_uart_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                          ; altsyncram_7pu1                                 ; work         ;
;                         |cntr_jgb:rd_ptr_count|                                                                                         ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |sdram_test_top_with_jtag|jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0|uart_jtag_uart_0_scfifo_w:the_uart_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                            ; cntr_jgb                                        ; work         ;
;                         |cntr_jgb:wr_ptr|                                                                                               ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |sdram_test_top_with_jtag|jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0|uart_jtag_uart_0_scfifo_w:the_uart_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                  ; cntr_jgb                                        ; work         ;
;    |sdram:sdram_controller|                                                                                                             ; 154 (0)             ; 98 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |sdram_test_top_with_jtag|sdram:sdram_controller                                                                                                                                                                                                                                                                                                                     ; sdram                                           ; sdram        ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sdram_test_top_with_jtag|sdram:sdram_controller|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                              ; altera_reset_controller                         ; sdram        ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |sdram_test_top_with_jtag|sdram:sdram_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                   ; altera_reset_synchronizer                       ; sdram        ;
;       |sdram_new_sdram_controller_0:new_sdram_controller_0|                                                                             ; 154 (143)           ; 95 (85)                   ; 0                 ; 0          ; 0    ; 0            ; |sdram_test_top_with_jtag|sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0                                                                                                                                                                                                                                                                 ; sdram_new_sdram_controller_0                    ; sdram        ;
;          |sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|                          ; 11 (11)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |sdram_test_top_with_jtag|sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module                                                                                                                                                             ; sdram_new_sdram_controller_0_input_efifo_module ; sdram        ;
;       |sdram_sys_sdram_pll_0:sys_sdram_pll_0|                                                                                           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sdram_test_top_with_jtag|sdram:sdram_controller|sdram_sys_sdram_pll_0:sys_sdram_pll_0                                                                                                                                                                                                                                                                               ; sdram_sys_sdram_pll_0                           ; sdram        ;
;          |sdram_sys_sdram_pll_0_sys_pll:sys_pll|                                                                                        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sdram_test_top_with_jtag|sdram:sdram_controller|sdram_sys_sdram_pll_0:sys_sdram_pll_0|sdram_sys_sdram_pll_0_sys_pll:sys_pll                                                                                                                                                                                                                                         ; sdram_sys_sdram_pll_0_sys_pll                   ; sdram        ;
;             |altera_pll:altera_pll_i|                                                                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |sdram_test_top_with_jtag|sdram:sdram_controller|sdram_sys_sdram_pll_0:sys_sdram_pll_0|sdram_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i                                                                                                                                                                                                                 ; altera_pll                                      ; work         ;
;    |sdram_interface:sdram_if|                                                                                                           ; 10 (10)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |sdram_test_top_with_jtag|sdram_interface:sdram_if                                                                                                                                                                                                                                                                                                                   ; sdram_interface                                 ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 91 (1)              ; 76 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |sdram_test_top_with_jtag|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                         ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 90 (0)              ; 76 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |sdram_test_top_with_jtag|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input                     ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 90 (0)              ; 76 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |sdram_test_top_with_jtag|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                                     ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 90 (1)              ; 76 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |sdram_test_top_with_jtag|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                         ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 89 (0)              ; 71 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |sdram_test_top_with_jtag|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric               ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 89 (55)             ; 71 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |sdram_test_top_with_jtag|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                                    ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |sdram_test_top_with_jtag|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                                      ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |sdram_test_top_with_jtag|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                                  ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0|uart_jtag_uart_0_scfifo_r:the_uart_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None ;
; jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0|uart_jtag_uart_0_scfifo_w:the_uart_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                       ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                               ; IP Include File ;
+--------+------------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |sdram_test_top_with_jtag|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |sdram_test_top_with_jtag|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |sdram_test_top_with_jtag|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |sdram_test_top_with_jtag|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |sdram_test_top_with_jtag|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; N/A    ; Qsys                               ; 18.1    ; N/A          ; N/A          ; |sdram_test_top_with_jtag|jtag_comm:jtag_comm_inst|uart:uart_inst                                                                                                                                                                                                                             ; uart.qsys       ;
; Altera ; altera_avalon_jtag_uart            ; 18.1    ; N/A          ; N/A          ; |sdram_test_top_with_jtag|jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                ; uart.qsys       ;
; Altera ; altera_reset_controller            ; 18.1    ; N/A          ; N/A          ; |sdram_test_top_with_jtag|jtag_comm:jtag_comm_inst|uart:uart_inst|altera_reset_controller:rst_controller                                                                                                                                                                                      ; uart.qsys       ;
; N/A    ; Qsys                               ; 18.1    ; N/A          ; N/A          ; |sdram_test_top_with_jtag|sdram:sdram_controller                                                                                                                                                                                                                                              ; sdram.qsys      ;
; Altera ; altera_avalon_new_sdram_controller ; 18.1    ; N/A          ; N/A          ; |sdram_test_top_with_jtag|sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0                                                                                                                                                                                          ; sdram.qsys      ;
; Altera ; altera_reset_controller            ; 18.1    ; N/A          ; N/A          ; |sdram_test_top_with_jtag|sdram:sdram_controller|altera_reset_controller:rst_controller                                                                                                                                                                                                       ; sdram.qsys      ;
; Altera ; altera_pll                         ; 18.1    ; N/A          ; N/A          ; |sdram_test_top_with_jtag|sdram:sdram_controller|sdram_sys_sdram_pll_0:sys_sdram_pll_0|sdram_sys_sdram_pll_0_sys_pll:sys_pll                                                                                                                                                                  ; sdram.qsys      ;
+--------+------------------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sdram_test_top_with_jtag|current_test_state                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------+----------------------------+------------------------------+---------------------------------+-------------------------------+-------------------------------+----------------------------------+--------------------------------+-------------------------------------+------------------------------+-------------------------+
; Name                                ; current_test_state.DISPLAY ; current_test_state.READ_WAIT ; current_test_state.READ_EXECUTE ; current_test_state.READ_SETUP ; current_test_state.WRITE_WAIT ; current_test_state.WRITE_EXECUTE ; current_test_state.WRITE_SETUP ; current_test_state.COMM_ESTABLISHED ; current_test_state.WAIT_COMM ; current_test_state.INIT ;
+-------------------------------------+----------------------------+------------------------------+---------------------------------+-------------------------------+-------------------------------+----------------------------------+--------------------------------+-------------------------------------+------------------------------+-------------------------+
; current_test_state.INIT             ; 0                          ; 0                            ; 0                               ; 0                             ; 0                             ; 0                                ; 0                              ; 0                                   ; 0                            ; 0                       ;
; current_test_state.WAIT_COMM        ; 0                          ; 0                            ; 0                               ; 0                             ; 0                             ; 0                                ; 0                              ; 0                                   ; 1                            ; 1                       ;
; current_test_state.COMM_ESTABLISHED ; 0                          ; 0                            ; 0                               ; 0                             ; 0                             ; 0                                ; 0                              ; 1                                   ; 0                            ; 1                       ;
; current_test_state.WRITE_SETUP      ; 0                          ; 0                            ; 0                               ; 0                             ; 0                             ; 0                                ; 1                              ; 0                                   ; 0                            ; 1                       ;
; current_test_state.WRITE_EXECUTE    ; 0                          ; 0                            ; 0                               ; 0                             ; 0                             ; 1                                ; 0                              ; 0                                   ; 0                            ; 1                       ;
; current_test_state.WRITE_WAIT       ; 0                          ; 0                            ; 0                               ; 0                             ; 1                             ; 0                                ; 0                              ; 0                                   ; 0                            ; 1                       ;
; current_test_state.READ_SETUP       ; 0                          ; 0                            ; 0                               ; 1                             ; 0                             ; 0                                ; 0                              ; 0                                   ; 0                            ; 1                       ;
; current_test_state.READ_EXECUTE     ; 0                          ; 0                            ; 1                               ; 0                             ; 0                             ; 0                                ; 0                              ; 0                                   ; 0                            ; 1                       ;
; current_test_state.READ_WAIT        ; 0                          ; 1                            ; 0                               ; 0                             ; 0                             ; 0                                ; 0                              ; 0                                   ; 0                            ; 1                       ;
; current_test_state.DISPLAY          ; 1                          ; 0                            ; 0                               ; 0                             ; 0                             ; 0                                ; 0                              ; 0                                   ; 0                            ; 1                       ;
+-------------------------------------+----------------------------+------------------------------+---------------------------------+-------------------------------+-------------------------------+----------------------------------+--------------------------------+-------------------------------------+------------------------------+-------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sdram_test_top_with_jtag|jtag_comm:jtag_comm_inst|current_state                                                                                                   ;
+-----------------------------+---------------------+-------------------------+-----------------------------+------------------------+--------------------------+--------------------+
; Name                        ; current_state.ERROR ; current_state.CONNECTED ; current_state.WAIT_ACK_SENT ; current_state.SEND_ACK ; current_state.WAIT_HELLO ; current_state.IDLE ;
+-----------------------------+---------------------+-------------------------+-----------------------------+------------------------+--------------------------+--------------------+
; current_state.IDLE          ; 0                   ; 0                       ; 0                           ; 0                      ; 0                        ; 0                  ;
; current_state.WAIT_HELLO    ; 0                   ; 0                       ; 0                           ; 0                      ; 1                        ; 1                  ;
; current_state.SEND_ACK      ; 0                   ; 0                       ; 0                           ; 1                      ; 0                        ; 1                  ;
; current_state.WAIT_ACK_SENT ; 0                   ; 0                       ; 1                           ; 0                      ; 0                        ; 1                  ;
; current_state.CONNECTED     ; 0                   ; 1                       ; 0                           ; 0                      ; 0                        ; 1                  ;
; current_state.ERROR         ; 1                   ; 0                       ; 0                           ; 0                      ; 0                        ; 1                  ;
+-----------------------------+---------------------+-------------------------+-----------------------------+------------------------+--------------------------+--------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sdram_test_top_with_jtag|sdram_interface:sdram_if|current_state                                                                                                ;
+---------------------------+--------------------+-------------------------+--------------------------+--------------------------+---------------------------+--------------------+
; Name                      ; current_state.DONE ; current_state.READ_WAIT ; current_state.READ_START ; current_state.WRITE_WAIT ; current_state.WRITE_START ; current_state.IDLE ;
+---------------------------+--------------------+-------------------------+--------------------------+--------------------------+---------------------------+--------------------+
; current_state.IDLE        ; 0                  ; 0                       ; 0                        ; 0                        ; 0                         ; 0                  ;
; current_state.WRITE_START ; 0                  ; 0                       ; 0                        ; 0                        ; 1                         ; 1                  ;
; current_state.WRITE_WAIT  ; 0                  ; 0                       ; 0                        ; 1                        ; 0                         ; 1                  ;
; current_state.READ_START  ; 0                  ; 0                       ; 1                        ; 0                        ; 0                         ; 1                  ;
; current_state.READ_WAIT   ; 0                  ; 1                       ; 0                        ; 0                        ; 0                         ; 1                  ;
; current_state.DONE        ; 1                  ; 0                       ; 0                        ; 0                        ; 0                         ; 1                  ;
+---------------------------+--------------------+-------------------------+--------------------------+--------------------------+---------------------------+--------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sdram_test_top_with_jtag|sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next ;
+------------------+------------------+------------------+------------------+-------------------------------------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001                                ;
+------------------+------------------+------------------+------------------+-------------------------------------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                                               ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                                               ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                                               ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                                               ;
+------------------+------------------+------------------+------------------+-------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sdram_test_top_with_jtag|sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|m_state                                                                          ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sdram_test_top_with_jtag|sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next ;
+------------+------------+------------+------------+-------------------------------------------------------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000                                                              ;
+------------+------------+------------+------------+-------------------------------------------------------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                                                                       ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                                                                       ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                                                                       ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                                                                       ;
+------------+------------+------------+------------+-------------------------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sdram_test_top_with_jtag|sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state ;
+-------------+-------------+-------------+-------------+-------------+-------------+------------------------------------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000                              ;
+-------------+-------------+-------------+-------------+-------------+-------------+------------------------------------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0                                        ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1                                        ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1                                        ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1                                        ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1                                        ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1                                        ;
+-------------+-------------+-------------+-------------+-------------+-------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                    ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; sdram:sdram_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                  ; yes                                                              ; yes                                        ;
; jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:uart_jtag_uart_0_alt_jtag_atlantic|rvalid                                 ; yes                                                              ; yes                                        ;
; jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:uart_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                              ; yes                                                              ; yes                                        ;
; jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:uart_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                        ; yes                                                              ; yes                                        ;
; sdram:sdram_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                  ; yes                                                              ; yes                                        ;
; jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:uart_jtag_uart_0_alt_jtag_atlantic|wdata[0]                               ; yes                                                              ; yes                                        ;
; jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:uart_jtag_uart_0_alt_jtag_atlantic|wdata[1]                               ; yes                                                              ; yes                                        ;
; jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:uart_jtag_uart_0_alt_jtag_atlantic|wdata[2]                               ; yes                                                              ; yes                                        ;
; jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:uart_jtag_uart_0_alt_jtag_atlantic|wdata[3]                               ; yes                                                              ; yes                                        ;
; jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:uart_jtag_uart_0_alt_jtag_atlantic|wdata[4]                               ; yes                                                              ; yes                                        ;
; jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:uart_jtag_uart_0_alt_jtag_atlantic|wdata[5]                               ; yes                                                              ; yes                                        ;
; jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:uart_jtag_uart_0_alt_jtag_atlantic|wdata[6]                               ; yes                                                              ; yes                                        ;
; jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:uart_jtag_uart_0_alt_jtag_atlantic|wdata[7]                               ; yes                                                              ; yes                                        ;
; jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:uart_jtag_uart_0_alt_jtag_atlantic|write_stalled                          ; yes                                                              ; yes                                        ;
; jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:uart_jtag_uart_0_alt_jtag_atlantic|rdata[7]                               ; yes                                                              ; yes                                        ;
; jtag_comm:jtag_comm_inst|uart:uart_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ; yes                                                              ; yes                                        ;
; jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:uart_jtag_uart_0_alt_jtag_atlantic|write_valid                            ; yes                                                              ; yes                                        ;
; jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:uart_jtag_uart_0_alt_jtag_atlantic|rdata[0]                               ; yes                                                              ; yes                                        ;
; jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:uart_jtag_uart_0_alt_jtag_atlantic|read_req                               ; yes                                                              ; yes                                        ;
; jtag_comm:jtag_comm_inst|uart:uart_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ; yes                                                              ; yes                                        ;
; jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:uart_jtag_uart_0_alt_jtag_atlantic|write                                  ; yes                                                              ; yes                                        ;
; jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:uart_jtag_uart_0_alt_jtag_atlantic|rdata[3]                               ; yes                                                              ; yes                                        ;
; jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:uart_jtag_uart_0_alt_jtag_atlantic|rdata[4]                               ; yes                                                              ; yes                                        ;
; jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:uart_jtag_uart_0_alt_jtag_atlantic|rdata[5]                               ; yes                                                              ; yes                                        ;
; jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:uart_jtag_uart_0_alt_jtag_atlantic|rdata[6]                               ; yes                                                              ; yes                                        ;
; jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:uart_jtag_uart_0_alt_jtag_atlantic|rdata[1]                               ; yes                                                              ; yes                                        ;
; jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:uart_jtag_uart_0_alt_jtag_atlantic|read                                   ; yes                                                              ; yes                                        ;
; jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:uart_jtag_uart_0_alt_jtag_atlantic|jupdate                                ; yes                                                              ; yes                                        ;
; jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:uart_jtag_uart_0_alt_jtag_atlantic|rdata[2]                               ; yes                                                              ; yes                                        ;
; Total number of protected registers is 29                                                                                                                        ;                                                                  ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                               ; Reason for Removal                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jtag_comm:jtag_comm_inst|av_writedata[1..5,7,10]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; sdram_interface:sdram_if|addr_reg[0..19,21..24]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|i_addr[4,5]                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                                ;
; jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0|ien_AE                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; sdram_interface:sdram_if|data_reg[0,2..5,7..15]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[0,2..5,7..37,39..42] ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[0,2..5,7..37,39..42] ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0|fifo_AE                                                                                                                                ; Lost fanout                                                                                                                                                                                           ;
; jtag_comm:jtag_comm_inst|status_byte[3..6]                                                                                                                                                                  ; Merged with jtag_comm:jtag_comm_inst|status_byte[7]                                                                                                                                                   ;
; jtag_comm:jtag_comm_inst|control_reg[9,11,23..30]                                                                                                                                                           ; Merged with jtag_comm:jtag_comm_inst|control_reg[31]                                                                                                                                                  ;
; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|i_addr[0..3,6..11]                                                                                                               ; Merged with sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|i_addr[12]                                                                                                     ;
; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|active_addr[1..19,21..24]                                                                                                        ; Merged with sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|active_addr[0]                                                                                                 ;
; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[0,2..5,7..15]                                                                                                        ; Merged with sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|active_addr[0]                                                                                                 ;
; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|active_dqm[0,1]                                                                                                                  ; Merged with sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|active_addr[0]                                                                                                 ;
; jtag_comm:jtag_comm_inst|av_writedata[6]                                                                                                                                                                    ; Merged with jtag_comm:jtag_comm_inst|av_writedata[0]                                                                                                                                                  ;
; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[6]                                                                                                                   ; Merged with sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|active_data[1]                                                                                                 ;
; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[6]                   ; Merged with sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[1] ;
; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[6]                   ; Merged with sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[1] ;
; sdram_interface:sdram_if|data_reg[6]                                                                                                                                                                        ; Merged with sdram_interface:sdram_if|data_reg[1]                                                                                                                                                      ;
; jtag_comm:jtag_comm_inst|control_reg[31]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|active_addr[0]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|m_bank[0,1]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|m_dqm[0,1]                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0,2..5,7..15]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; current_test_state~4                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                           ;
; current_test_state~5                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                           ;
; current_test_state~6                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                           ;
; current_test_state~7                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                           ;
; jtag_comm:jtag_comm_inst|current_state~4                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                           ;
; jtag_comm:jtag_comm_inst|current_state~5                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                           ;
; jtag_comm:jtag_comm_inst|current_state~6                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                           ;
; sdram_interface:sdram_if|current_state~4                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                           ;
; sdram_interface:sdram_if|current_state~5                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                           ;
; sdram_interface:sdram_if|current_state~6                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                           ;
; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next~9                                                                                                                         ; Lost fanout                                                                                                                                                                                           ;
; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next~10                                                                                                                        ; Lost fanout                                                                                                                                                                                           ;
; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next~13                                                                                                                        ; Lost fanout                                                                                                                                                                                           ;
; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next~14                                                                                                                        ; Lost fanout                                                                                                                                                                                           ;
; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|m_next~16                                                                                                                        ; Lost fanout                                                                                                                                                                                           ;
; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next~4                                                                                                                         ; Lost fanout                                                                                                                                                                                           ;
; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next~5                                                                                                                         ; Lost fanout                                                                                                                                                                                           ;
; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|i_next~6                                                                                                                         ; Lost fanout                                                                                                                                                                                           ;
; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state~14                                                                                                                       ; Lost fanout                                                                                                                                                                                           ;
; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state~15                                                                                                                       ; Lost fanout                                                                                                                                                                                           ;
; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|i_state~16                                                                                                                       ; Lost fanout                                                                                                                                                                                           ;
; jtag_comm:jtag_comm_inst|current_state.ERROR                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; jtag_comm:jtag_comm_inst|status_byte[7]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                ;
; sdram_interface:sdram_if|operation_done_reg                                                                                                                                                                 ; Merged with sdram_interface:sdram_if|current_state.DONE                                                                                                                                               ;
; Total Number of Removed Registers = 241                                                                                                                                                                     ;                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                              ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sdram_interface:sdram_if|addr_reg[11]                                                                                                                                                      ; Stuck at GND              ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[29], ;
;                                                                                                                                                                                            ; due to stuck port data_in ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[29], ;
;                                                                                                                                                                                            ;                           ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|active_addr[0],                                                                                                  ;
;                                                                                                                                                                                            ;                           ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|m_bank[1]                                                                                                        ;
; sdram_interface:sdram_if|data_reg[0]                                                                                                                                                       ; Stuck at GND              ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[0],  ;
;                                                                                                                                                                                            ; due to stuck port data_in ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[0],  ;
;                                                                                                                                                                                            ;                           ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0]                                                                                                        ;
; sdram_interface:sdram_if|data_reg[15]                                                                                                                                                      ; Stuck at GND              ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[15], ;
;                                                                                                                                                                                            ; due to stuck port data_in ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[15], ;
;                                                                                                                                                                                            ;                           ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[15]                                                                                                       ;
; sdram_interface:sdram_if|data_reg[14]                                                                                                                                                      ; Stuck at GND              ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[14], ;
;                                                                                                                                                                                            ; due to stuck port data_in ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[14], ;
;                                                                                                                                                                                            ;                           ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[14]                                                                                                       ;
; sdram_interface:sdram_if|addr_reg[10]                                                                                                                                                      ; Stuck at GND              ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[28], ;
;                                                                                                                                                                                            ; due to stuck port data_in ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[28], ;
;                                                                                                                                                                                            ;                           ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|m_bank[0]                                                                                                        ;
; sdram_interface:sdram_if|data_reg[13]                                                                                                                                                      ; Stuck at GND              ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[13], ;
;                                                                                                                                                                                            ; due to stuck port data_in ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[13], ;
;                                                                                                                                                                                            ;                           ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[13]                                                                                                       ;
; sdram_interface:sdram_if|data_reg[12]                                                                                                                                                      ; Stuck at GND              ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[12], ;
;                                                                                                                                                                                            ; due to stuck port data_in ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[12], ;
;                                                                                                                                                                                            ;                           ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[12]                                                                                                       ;
; sdram_interface:sdram_if|data_reg[11]                                                                                                                                                      ; Stuck at GND              ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[11], ;
;                                                                                                                                                                                            ; due to stuck port data_in ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[11], ;
;                                                                                                                                                                                            ;                           ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[11]                                                                                                       ;
; sdram_interface:sdram_if|data_reg[10]                                                                                                                                                      ; Stuck at GND              ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[10], ;
;                                                                                                                                                                                            ; due to stuck port data_in ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[10], ;
;                                                                                                                                                                                            ;                           ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[10]                                                                                                       ;
; sdram_interface:sdram_if|data_reg[9]                                                                                                                                                       ; Stuck at GND              ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[9],  ;
;                                                                                                                                                                                            ; due to stuck port data_in ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[9],  ;
;                                                                                                                                                                                            ;                           ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[9]                                                                                                        ;
; sdram_interface:sdram_if|data_reg[8]                                                                                                                                                       ; Stuck at GND              ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[8],  ;
;                                                                                                                                                                                            ; due to stuck port data_in ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[8],  ;
;                                                                                                                                                                                            ;                           ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[8]                                                                                                        ;
; sdram_interface:sdram_if|data_reg[7]                                                                                                                                                       ; Stuck at GND              ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[7],  ;
;                                                                                                                                                                                            ; due to stuck port data_in ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[7],  ;
;                                                                                                                                                                                            ;                           ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[7]                                                                                                        ;
; sdram_interface:sdram_if|data_reg[5]                                                                                                                                                       ; Stuck at GND              ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[5],  ;
;                                                                                                                                                                                            ; due to stuck port data_in ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[5],  ;
;                                                                                                                                                                                            ;                           ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[5]                                                                                                        ;
; sdram_interface:sdram_if|data_reg[4]                                                                                                                                                       ; Stuck at GND              ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[4],  ;
;                                                                                                                                                                                            ; due to stuck port data_in ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[4],  ;
;                                                                                                                                                                                            ;                           ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[4]                                                                                                        ;
; sdram_interface:sdram_if|data_reg[3]                                                                                                                                                       ; Stuck at GND              ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[3],  ;
;                                                                                                                                                                                            ; due to stuck port data_in ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[3],  ;
;                                                                                                                                                                                            ;                           ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[3]                                                                                                        ;
; sdram_interface:sdram_if|data_reg[2]                                                                                                                                                       ; Stuck at GND              ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[2],  ;
;                                                                                                                                                                                            ; due to stuck port data_in ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[2],  ;
;                                                                                                                                                                                            ;                           ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[2]                                                                                                        ;
; sdram_interface:sdram_if|addr_reg[24]                                                                                                                                                      ; Stuck at GND              ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[42], ;
;                                                                                                                                                                                            ; due to stuck port data_in ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[42]  ;
; sdram_interface:sdram_if|addr_reg[0]                                                                                                                                                       ; Stuck at GND              ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[18], ;
;                                                                                                                                                                                            ; due to stuck port data_in ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[18]  ;
; sdram_interface:sdram_if|addr_reg[1]                                                                                                                                                       ; Stuck at GND              ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[19], ;
;                                                                                                                                                                                            ; due to stuck port data_in ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[19]  ;
; sdram_interface:sdram_if|addr_reg[2]                                                                                                                                                       ; Stuck at GND              ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[20], ;
;                                                                                                                                                                                            ; due to stuck port data_in ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[20]  ;
; sdram_interface:sdram_if|addr_reg[3]                                                                                                                                                       ; Stuck at GND              ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[21], ;
;                                                                                                                                                                                            ; due to stuck port data_in ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[21]  ;
; sdram_interface:sdram_if|addr_reg[5]                                                                                                                                                       ; Stuck at GND              ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[23], ;
;                                                                                                                                                                                            ; due to stuck port data_in ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[23]  ;
; jtag_comm:jtag_comm_inst|av_writedata[1]                                                                                                                                                   ; Stuck at GND              ; jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0|ien_AE,                                                                                                                ;
;                                                                                                                                                                                            ; due to stuck port data_in ; jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0|fifo_AE                                                                                                                ;
; sdram_interface:sdram_if|addr_reg[23]                                                                                                                                                      ; Stuck at GND              ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[41], ;
;                                                                                                                                                                                            ; due to stuck port data_in ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[41]  ;
; sdram_interface:sdram_if|addr_reg[22]                                                                                                                                                      ; Stuck at GND              ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[40], ;
;                                                                                                                                                                                            ; due to stuck port data_in ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[40]  ;
; sdram_interface:sdram_if|addr_reg[21]                                                                                                                                                      ; Stuck at GND              ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[39], ;
;                                                                                                                                                                                            ; due to stuck port data_in ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[39]  ;
; sdram_interface:sdram_if|addr_reg[19]                                                                                                                                                      ; Stuck at GND              ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[37], ;
;                                                                                                                                                                                            ; due to stuck port data_in ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[37]  ;
; sdram_interface:sdram_if|addr_reg[18]                                                                                                                                                      ; Stuck at GND              ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[36], ;
;                                                                                                                                                                                            ; due to stuck port data_in ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[36]  ;
; sdram_interface:sdram_if|addr_reg[17]                                                                                                                                                      ; Stuck at GND              ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[35], ;
;                                                                                                                                                                                            ; due to stuck port data_in ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[35]  ;
; sdram_interface:sdram_if|addr_reg[16]                                                                                                                                                      ; Stuck at GND              ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[34], ;
;                                                                                                                                                                                            ; due to stuck port data_in ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[34]  ;
; sdram_interface:sdram_if|addr_reg[15]                                                                                                                                                      ; Stuck at GND              ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[33], ;
;                                                                                                                                                                                            ; due to stuck port data_in ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[33]  ;
; sdram_interface:sdram_if|addr_reg[14]                                                                                                                                                      ; Stuck at GND              ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[32], ;
;                                                                                                                                                                                            ; due to stuck port data_in ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[32]  ;
; sdram_interface:sdram_if|addr_reg[13]                                                                                                                                                      ; Stuck at GND              ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[31], ;
;                                                                                                                                                                                            ; due to stuck port data_in ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[31]  ;
; sdram_interface:sdram_if|addr_reg[12]                                                                                                                                                      ; Stuck at GND              ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[30], ;
;                                                                                                                                                                                            ; due to stuck port data_in ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[30]  ;
; sdram_interface:sdram_if|addr_reg[9]                                                                                                                                                       ; Stuck at GND              ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[27], ;
;                                                                                                                                                                                            ; due to stuck port data_in ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[27]  ;
; sdram_interface:sdram_if|addr_reg[8]                                                                                                                                                       ; Stuck at GND              ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[26], ;
;                                                                                                                                                                                            ; due to stuck port data_in ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[26]  ;
; sdram_interface:sdram_if|addr_reg[7]                                                                                                                                                       ; Stuck at GND              ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[25], ;
;                                                                                                                                                                                            ; due to stuck port data_in ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[25]  ;
; sdram_interface:sdram_if|addr_reg[6]                                                                                                                                                       ; Stuck at GND              ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[24], ;
;                                                                                                                                                                                            ; due to stuck port data_in ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[24]  ;
; sdram_interface:sdram_if|addr_reg[4]                                                                                                                                                       ; Stuck at GND              ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[22], ;
;                                                                                                                                                                                            ; due to stuck port data_in ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_1[22]  ;
; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[16] ; Stuck at GND              ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|m_dqm[0]                                                                                                         ;
;                                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                             ;
; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entry_0[17] ; Stuck at GND              ; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|m_dqm[1]                                                                                                         ;
;                                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                             ;
; jtag_comm:jtag_comm_inst|current_state.ERROR                                                                                                                                               ; Stuck at GND              ; jtag_comm:jtag_comm_inst|status_byte[7]                                                                                                                                                     ;
;                                                                                                                                                                                            ; due to stuck port data_in ;                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 389   ;
; Number of registers using Synchronous Clear  ; 21    ;
; Number of registers using Synchronous Load   ; 49    ;
; Number of registers using Asynchronous Clear ; 323   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 189   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]                                                                                                                                                                                                                                             ; 2       ;
; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]                                                                                                                                                                                                                                             ; 1       ;
; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]                                                                                                                                                                                                                                             ; 2       ;
; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]                                                                                                                                                                                                                                             ; 2       ;
; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|i_addr[12]                                                                                                                                                                                                                                           ; 3       ;
; sdram:sdram_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                ; 87      ;
; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                                                                                                                                                             ; 2       ;
; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                                                                                                                                                             ; 2       ;
; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                                                                                                                                                             ; 2       ;
; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0]                                                                                                                                                                                                                                             ; 2       ;
; sdram:sdram_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                 ; 1       ;
; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[2]                                                                                                                                                                                                                                   ; 10      ;
; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[13]                                                                                                                                                                                                                                  ; 2       ;
; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[12]                                                                                                                                                                                                                                  ; 2       ;
; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[10]                                                                                                                                                                                                                                  ; 2       ;
; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[9]                                                                                                                                                                                                                                   ; 2       ;
; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[8]                                                                                                                                                                                                                                   ; 2       ;
; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[7]                                                                                                                                                                                                                                   ; 2       ;
; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[6]                                                                                                                                                                                                                                   ; 2       ;
; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[4]                                                                                                                                                                                                                                   ; 2       ;
; sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[3]                                                                                                                                                                                                                                   ; 2       ;
; jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                             ; 14      ;
; jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:uart_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                              ; 11      ;
; sdram:sdram_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                 ; 1       ;
; jtag_comm:jtag_comm_inst|av_write_n                                                                                                                                                                                                                                                                                             ; 4       ;
; jtag_comm:jtag_comm_inst|uart:uart_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                               ; 72      ;
; jtag_comm:jtag_comm_inst|av_read_n                                                                                                                                                                                                                                                                                              ; 4       ;
; jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                                                      ; 3       ;
; jtag_comm:jtag_comm_inst|uart:uart_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                ; 1       ;
; jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:uart_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                                                  ; 3       ;
; jtag_comm:jtag_comm_inst|uart:uart_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                ; 1       ;
; jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:uart_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                  ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 34                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sdram_test_top_with_jtag|jtag_comm:jtag_comm_inst|av_writedata[0]                                                                                                                                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |sdram_test_top_with_jtag|jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:uart_jtag_uart_0_alt_jtag_atlantic|count[7]                                                        ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |sdram_test_top_with_jtag|jtag_comm:jtag_comm_inst|control_reg[0]                                                                                                                                                   ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |sdram_test_top_with_jtag|jtag_comm:jtag_comm_inst|control_reg[21]                                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |sdram_test_top_with_jtag|jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:uart_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sdram_test_top_with_jtag|sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|m_dqm[1]                                                                                                       ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |sdram_test_top_with_jtag|jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:uart_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                     ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |sdram_test_top_with_jtag|jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:uart_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |sdram_test_top_with_jtag|sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module|entries[1] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |sdram_test_top_with_jtag|sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|i_count[2]                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sdram_test_top_with_jtag|sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[5]                                                                                                      ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |sdram_test_top_with_jtag|sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[12]                                                                                                     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sdram_test_top_with_jtag|sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|m_addr[7]                                                                                                      ;
; 7:1                ; 3 bits    ; 12 LEs        ; 0 LEs                ; 12 LEs                 ; Yes        ; |sdram_test_top_with_jtag|sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|active_rnw                                                                                                     ;
; 13:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sdram_test_top_with_jtag|sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |sdram_test_top_with_jtag|sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|m_data[0]                                                                                                      ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |sdram_test_top_with_jtag|Selector1                                                                                                                                                                                 ;
; 7:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |sdram_test_top_with_jtag|jtag_comm:jtag_comm_inst|Selector5                                                                                                                                                        ;
; 8:1                ; 3 bits    ; 15 LEs        ; 9 LEs                ; 6 LEs                  ; No         ; |sdram_test_top_with_jtag|sdram_interface:sdram_if|Selector5                                                                                                                                                        ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |sdram_test_top_with_jtag|jtag_comm:jtag_comm_inst|Selector0                                                                                                                                                        ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |sdram_test_top_with_jtag|sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|Selector35                                                                                                     ;
; 12:1               ; 2 bits    ; 16 LEs        ; 10 LEs               ; 6 LEs                  ; No         ; |sdram_test_top_with_jtag|sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|Selector25                                                                                                     ;
; 16:1               ; 2 bits    ; 20 LEs        ; 14 LEs               ; 6 LEs                  ; No         ; |sdram_test_top_with_jtag|sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|Selector28                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0 ;
+-----------------------------+-------+------+------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                   ;
+-----------------------------+-------+------+------------------------------------------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]                                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]                                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]                                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]                                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]                                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]                                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]                                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]                                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]                                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]                                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]                                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]                                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]                                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]                                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]                                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]                                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]                                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]                                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]                                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]                                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]                                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]                                            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]                                            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]                                            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]                                            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]                                            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]                                            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]                                            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]                                            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]                                            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]                                            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]                                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]                                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]                                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                                                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0                                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0                                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0                                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0                                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0                                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0                                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0                                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0                                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0                                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0                                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0                                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0                                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0                                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0                                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0                                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0                                      ;
+-----------------------------+-------+------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram:sdram_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                           ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                       ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram:sdram_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                           ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                           ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0|uart_jtag_uart_0_scfifo_w:the_uart_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0|uart_jtag_uart_0_scfifo_r:the_uart_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                         ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                          ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jtag_comm:jtag_comm_inst|uart:uart_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                            ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for jtag_comm:jtag_comm_inst|uart:uart_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                            ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram:sdram_controller|sdram_sys_sdram_pll_0:sys_sdram_pll_0|sdram_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                                                    ;
+--------------------------------------+------------------------+---------------------------------------------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                                                                  ;
; fractional_vco_multiplier            ; false                  ; String                                                                                                  ;
; pll_type                             ; General                ; String                                                                                                  ;
; pll_subtype                          ; General                ; String                                                                                                  ;
; number_of_clocks                     ; 2                      ; Signed Integer                                                                                          ;
; operation_mode                       ; direct                 ; String                                                                                                  ;
; deserialization_factor               ; 4                      ; Signed Integer                                                                                          ;
; data_rate                            ; 0                      ; Signed Integer                                                                                          ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                                                          ;
; output_clock_frequency0              ; 143.000000 MHz         ; String                                                                                                  ;
; phase_shift0                         ; 0 ps                   ; String                                                                                                  ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                                                          ;
; output_clock_frequency1              ; 143.000000 MHz         ; String                                                                                                  ;
; phase_shift1                         ; -2972 ps               ; String                                                                                                  ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                                                          ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                                                                  ;
; phase_shift2                         ; 0 ps                   ; String                                                                                                  ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                                                          ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                                                  ;
; phase_shift3                         ; 0 ps                   ; String                                                                                                  ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                                                          ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                                                  ;
; phase_shift4                         ; 0 ps                   ; String                                                                                                  ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                                                          ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                                                  ;
; phase_shift5                         ; 0 ps                   ; String                                                                                                  ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                                                          ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                                                  ;
; phase_shift6                         ; 0 ps                   ; String                                                                                                  ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                                                          ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                                                  ;
; phase_shift7                         ; 0 ps                   ; String                                                                                                  ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                                                          ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                                                  ;
; phase_shift8                         ; 0 ps                   ; String                                                                                                  ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                                                          ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                                                  ;
; phase_shift9                         ; 0 ps                   ; String                                                                                                  ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                                                          ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                                                  ;
; phase_shift10                        ; 0 ps                   ; String                                                                                                  ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                                                          ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                                                  ;
; phase_shift11                        ; 0 ps                   ; String                                                                                                  ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                                                          ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                                                  ;
; phase_shift12                        ; 0 ps                   ; String                                                                                                  ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                                                          ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                                                  ;
; phase_shift13                        ; 0 ps                   ; String                                                                                                  ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                                                          ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                                                  ;
; phase_shift14                        ; 0 ps                   ; String                                                                                                  ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                                                          ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                                                  ;
; phase_shift15                        ; 0 ps                   ; String                                                                                                  ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                                                          ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                                                  ;
; phase_shift16                        ; 0 ps                   ; String                                                                                                  ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                                                          ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                                                  ;
; phase_shift17                        ; 0 ps                   ; String                                                                                                  ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                                                          ;
; clock_name_0                         ;                        ; String                                                                                                  ;
; clock_name_1                         ;                        ; String                                                                                                  ;
; clock_name_2                         ;                        ; String                                                                                                  ;
; clock_name_3                         ;                        ; String                                                                                                  ;
; clock_name_4                         ;                        ; String                                                                                                  ;
; clock_name_5                         ;                        ; String                                                                                                  ;
; clock_name_6                         ;                        ; String                                                                                                  ;
; clock_name_7                         ;                        ; String                                                                                                  ;
; clock_name_8                         ;                        ; String                                                                                                  ;
; clock_name_global_0                  ; false                  ; String                                                                                                  ;
; clock_name_global_1                  ; false                  ; String                                                                                                  ;
; clock_name_global_2                  ; false                  ; String                                                                                                  ;
; clock_name_global_3                  ; false                  ; String                                                                                                  ;
; clock_name_global_4                  ; false                  ; String                                                                                                  ;
; clock_name_global_5                  ; false                  ; String                                                                                                  ;
; clock_name_global_6                  ; false                  ; String                                                                                                  ;
; clock_name_global_7                  ; false                  ; String                                                                                                  ;
; clock_name_global_8                  ; false                  ; String                                                                                                  ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                                                          ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                                                          ;
; m_cnt_bypass_en                      ; false                  ; String                                                                                                  ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                                                  ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                                                          ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                                                          ;
; n_cnt_bypass_en                      ; false                  ; String                                                                                                  ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                                                  ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                                                          ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                                                          ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                                                  ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                                                  ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                                                  ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                                                          ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                                                          ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                                                          ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                                                          ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                                                  ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                                                  ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                                                  ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                                                          ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                                                          ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                                                          ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                                                          ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                                                  ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                                                  ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                                                  ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                                                          ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                                                          ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                                                          ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                                                          ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                                                  ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                                                  ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                                                  ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                                                          ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                                                          ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                                                          ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                                                          ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                                                  ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                                                  ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                                                  ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                                                          ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                                                          ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                                                          ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                                                          ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                                                  ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                                                  ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                                                  ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                                                          ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                                                          ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                                                          ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                                                          ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                                                  ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                                                  ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                                                  ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                                                          ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                                                          ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                                                          ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                                                          ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                                                  ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                                                  ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                                                  ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                                                          ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                                                          ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                                                          ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                                                          ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                                                  ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                                                  ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                                                  ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                                                          ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                                                          ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                                                          ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                                                          ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                                                  ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                                                  ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                                                  ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                                                          ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                                                          ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                                                          ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                                                          ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                                                  ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                                                  ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                                                  ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                                                          ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                                                          ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                                                          ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                                                          ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                                                  ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                                                  ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                                                  ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                                                          ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                                                          ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                                                          ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                                                          ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                                                  ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                                                  ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                                                  ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                                                          ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                                                          ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                                                          ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                                                          ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                                                  ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                                                  ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                                                  ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                                                          ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                                                          ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                                                          ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                                                          ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                                                  ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                                                  ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                                                  ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                                                          ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                                                          ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                                                          ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                                                          ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                                                  ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                                                  ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                                                  ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                                                          ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                                                          ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                                                          ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                                                          ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                                                  ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                                                  ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                                                  ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                                                          ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                                                          ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                                                          ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                                                          ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                                                  ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                                                  ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                                                  ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                                                          ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                                                          ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                                                          ;
; pll_slf_rst                          ; false                  ; String                                                                                                  ;
; pll_bw_sel                           ; low                    ; String                                                                                                  ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                                                  ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                                                          ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                                                          ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                                                          ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                                                          ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                                                  ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                                                  ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                                                  ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                                                  ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                                                  ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                                                          ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                                                  ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                                                  ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                                                  ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                                                  ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                                                  ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                                                  ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                                                          ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                                                  ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                                                  ;
+--------------------------------------+------------------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram:sdram_controller|altera_reset_controller:rst_controller ;
+---------------------------+----------+---------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                ;
+---------------------------+----------+---------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                      ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                      ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                              ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                      ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                      ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                      ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                      ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                      ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                      ;
+---------------------------+----------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram:sdram_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram:sdram_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0|uart_jtag_uart_0_scfifo_w:the_uart_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                           ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                   ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                 ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                                 ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                                 ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                                 ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                        ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                        ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                        ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                        ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                        ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                        ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                        ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                        ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                        ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                        ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                        ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                                                        ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0|uart_jtag_uart_0_scfifo_r:the_uart_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                           ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                   ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                 ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                                 ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                                 ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                                 ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                        ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                        ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                        ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                        ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                        ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                        ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                        ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                        ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                        ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                        ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                        ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                                                        ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_comm:jtag_comm_inst|uart:uart_inst|altera_reset_controller:rst_controller ;
+---------------------------+----------+--------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                 ;
+---------------------------+----------+--------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                       ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                       ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                               ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                       ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                       ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                       ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                       ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                       ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                       ;
+---------------------------+----------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_comm:jtag_comm_inst|uart:uart_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: jtag_comm:jtag_comm_inst|uart:uart_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                    ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                           ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                     ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                         ;
; Entity Instance            ; jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0|uart_jtag_uart_0_scfifo_w:the_uart_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                              ;
;     -- lpm_width           ; 8                                                                                                                                         ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                        ;
; Entity Instance            ; jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0|uart_jtag_uart_0_scfifo_r:the_uart_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                              ;
;     -- lpm_width           ; 8                                                                                                                                         ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                        ;
+----------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jtag_comm:jtag_comm_inst|uart:uart_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                     ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jtag_comm:jtag_comm_inst|uart:uart_inst|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+-----------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                               ;
+----------------+--------+----------+-----------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                                ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                          ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                          ;
+----------------+--------+----------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:uart_jtag_uart_0_alt_jtag_atlantic"                             ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0"                                             ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "jtag_comm:jtag_comm_inst|uart:uart_inst" ;
+---------------------+--------+----------+---------------------------+
; Port                ; Type   ; Severity ; Details                   ;
+---------------------+--------+----------+---------------------------+
; jtag_uart_0_irq_irq ; Output ; Info     ; Explicitly unconnected    ;
+---------------------+--------+----------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_interface:sdram_if"                                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; address[24..21]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; address[19..0]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; address[20]       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; write_data[15..7] ; Input  ; Info     ; Stuck at GND                                                                        ;
; write_data[5..2]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; write_data[6]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; write_data[1]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; write_data[0]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; read_data         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram:sdram_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                    ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                               ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram:sdram_controller|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                              ;
+----------------+--------+----------+------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                               ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                         ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                         ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                         ;
+----------------+--------+----------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram:sdram_controller|sdram_sys_sdram_pll_0:sys_sdram_pll_0|sdram_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i"                               ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram:sdram_controller|sdram_sys_sdram_pll_0:sys_sdram_pll_0" ;
+--------------------+--------+----------+-------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                         ;
+--------------------+--------+----------+-------------------------------------------------+
; sdram_clk_clk      ; Output ; Info     ; Explicitly unconnected                          ;
; reset_source_reset ; Output ; Info     ; Explicitly unconnected                          ;
+--------------------+--------+----------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                 ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 313                         ;
;     CLR               ; 145                         ;
;     CLR SCLR          ; 1                           ;
;     CLR SLD           ; 26                          ;
;     ENA               ; 12                          ;
;     ENA CLR           ; 92                          ;
;     ENA CLR SCLR      ; 13                          ;
;     ENA CLR SLD       ; 23                          ;
;     plain             ; 1                           ;
; arriav_io_obuf        ; 16                          ;
; arriav_lcell_comb     ; 373                         ;
;     arith             ; 89                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 76                          ;
;         2 data inputs ; 12                          ;
;     extend            ; 3                           ;
;         7 data inputs ; 3                           ;
;     normal            ; 281                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 16                          ;
;         2 data inputs ; 30                          ;
;         3 data inputs ; 49                          ;
;         4 data inputs ; 55                          ;
;         5 data inputs ; 64                          ;
;         6 data inputs ; 65                          ;
; boundary_port         ; 90                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 1.85                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun Jun 15 15:19:50 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off memoriaSDRAM -c memoriaSDRAM
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file uart/synthesis/uart.v
    Info (12023): Found entity 1: uart File: /home/dylanggf/Documents/Arqui2/intentomio/uart/synthesis/uart.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /home/dylanggf/Documents/Arqui2/intentomio/uart/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /home/dylanggf/Documents/Arqui2/intentomio/uart/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 5 design units, including 5 entities, in source file uart/synthesis/submodules/uart_jtag_uart_0.v
    Info (12023): Found entity 1: uart_jtag_uart_0_sim_scfifo_w File: /home/dylanggf/Documents/Arqui2/intentomio/uart/synthesis/submodules/uart_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: uart_jtag_uart_0_scfifo_w File: /home/dylanggf/Documents/Arqui2/intentomio/uart/synthesis/submodules/uart_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: uart_jtag_uart_0_sim_scfifo_r File: /home/dylanggf/Documents/Arqui2/intentomio/uart/synthesis/submodules/uart_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: uart_jtag_uart_0_scfifo_r File: /home/dylanggf/Documents/Arqui2/intentomio/uart/synthesis/submodules/uart_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: uart_jtag_uart_0 File: /home/dylanggf/Documents/Arqui2/intentomio/uart/synthesis/submodules/uart_jtag_uart_0.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file sdram/synthesis/sdram.v
    Info (12023): Found entity 1: sdram File: /home/dylanggf/Documents/Arqui2/intentomio/sdram/synthesis/sdram.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: /home/dylanggf/Documents/Arqui2/intentomio/sdram/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: /home/dylanggf/Documents/Arqui2/intentomio/sdram/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/sdram_sys_sdram_pll_0.v
    Info (12023): Found entity 1: sdram_sys_sdram_pll_0 File: /home/dylanggf/Documents/Arqui2/intentomio/sdram/synthesis/submodules/sdram_sys_sdram_pll_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v
    Info (12023): Found entity 1: altera_up_avalon_reset_from_locked_signal File: /home/dylanggf/Documents/Arqui2/intentomio/sdram/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/sdram_sys_sdram_pll_0_sys_pll.v
    Info (12023): Found entity 1: sdram_sys_sdram_pll_0_sys_pll File: /home/dylanggf/Documents/Arqui2/intentomio/sdram/synthesis/submodules/sdram_sys_sdram_pll_0_sys_pll.v Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file sdram/synthesis/submodules/sdram_new_sdram_controller_0.v
    Info (12023): Found entity 1: sdram_new_sdram_controller_0_input_efifo_module File: /home/dylanggf/Documents/Arqui2/intentomio/sdram/synthesis/submodules/sdram_new_sdram_controller_0.v Line: 21
    Info (12023): Found entity 2: sdram_new_sdram_controller_0 File: /home/dylanggf/Documents/Arqui2/intentomio/sdram/synthesis/submodules/sdram_new_sdram_controller_0.v Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file memoriaSDRAM.sv
    Info (12023): Found entity 1: sdram_interface File: /home/dylanggf/Documents/Arqui2/intentomio/memoriaSDRAM.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file jtag_comm.sv
    Info (12023): Found entity 1: jtag_comm File: /home/dylanggf/Documents/Arqui2/intentomio/jtag_comm.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file sdram_test_top_with_jtag.sv
    Info (12023): Found entity 1: sdram_test_top_with_jtag File: /home/dylanggf/Documents/Arqui2/intentomio/sdram_test_top_with_jtag.sv Line: 4
Warning (10037): Verilog HDL or VHDL warning at sdram_new_sdram_controller_0.v(318): conditional expression evaluates to a constant File: /home/dylanggf/Documents/Arqui2/intentomio/sdram/synthesis/submodules/sdram_new_sdram_controller_0.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at sdram_new_sdram_controller_0.v(328): conditional expression evaluates to a constant File: /home/dylanggf/Documents/Arqui2/intentomio/sdram/synthesis/submodules/sdram_new_sdram_controller_0.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at sdram_new_sdram_controller_0.v(338): conditional expression evaluates to a constant File: /home/dylanggf/Documents/Arqui2/intentomio/sdram/synthesis/submodules/sdram_new_sdram_controller_0.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at sdram_new_sdram_controller_0.v(682): conditional expression evaluates to a constant File: /home/dylanggf/Documents/Arqui2/intentomio/sdram/synthesis/submodules/sdram_new_sdram_controller_0.v Line: 682
Info (12127): Elaborating entity "sdram_test_top_with_jtag" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at sdram_test_top_with_jtag.sv(73): object "display_value" assigned a value but never read File: /home/dylanggf/Documents/Arqui2/intentomio/sdram_test_top_with_jtag.sv Line: 73
Warning (10230): Verilog HDL assignment warning at sdram_test_top_with_jtag.sv(143): truncated value with size 32 to match size of target (26) File: /home/dylanggf/Documents/Arqui2/intentomio/sdram_test_top_with_jtag.sv Line: 143
Warning (10034): Output port "ledr[9]" at sdram_test_top_with_jtag.sv(27) has no driver File: /home/dylanggf/Documents/Arqui2/intentomio/sdram_test_top_with_jtag.sv Line: 27
Info (12128): Elaborating entity "sdram" for hierarchy "sdram:sdram_controller" File: /home/dylanggf/Documents/Arqui2/intentomio/sdram_test_top_with_jtag.sv Line: 102
Info (12128): Elaborating entity "sdram_new_sdram_controller_0" for hierarchy "sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0" File: /home/dylanggf/Documents/Arqui2/intentomio/sdram/synthesis/sdram.v Line: 53
Info (12128): Elaborating entity "sdram_new_sdram_controller_0_input_efifo_module" for hierarchy "sdram:sdram_controller|sdram_new_sdram_controller_0:new_sdram_controller_0|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module" File: /home/dylanggf/Documents/Arqui2/intentomio/sdram/synthesis/submodules/sdram_new_sdram_controller_0.v Line: 298
Info (12128): Elaborating entity "sdram_sys_sdram_pll_0" for hierarchy "sdram:sdram_controller|sdram_sys_sdram_pll_0:sys_sdram_pll_0" File: /home/dylanggf/Documents/Arqui2/intentomio/sdram/synthesis/sdram.v Line: 61
Info (12128): Elaborating entity "sdram_sys_sdram_pll_0_sys_pll" for hierarchy "sdram:sdram_controller|sdram_sys_sdram_pll_0:sys_sdram_pll_0|sdram_sys_sdram_pll_0_sys_pll:sys_pll" File: /home/dylanggf/Documents/Arqui2/intentomio/sdram/synthesis/submodules/sdram_sys_sdram_pll_0.v Line: 25
Info (12128): Elaborating entity "altera_pll" for hierarchy "sdram:sdram_controller|sdram_sys_sdram_pll_0:sys_sdram_pll_0|sdram_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i" File: /home/dylanggf/Documents/Arqui2/intentomio/sdram/synthesis/submodules/sdram_sys_sdram_pll_0_sys_pll.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "sdram:sdram_controller|sdram_sys_sdram_pll_0:sys_sdram_pll_0|sdram_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i" File: /home/dylanggf/Documents/Arqui2/intentomio/sdram/synthesis/submodules/sdram_sys_sdram_pll_0_sys_pll.v Line: 88
Info (12133): Instantiated megafunction "sdram:sdram_controller|sdram_sys_sdram_pll_0:sys_sdram_pll_0|sdram_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i" with the following parameter: File: /home/dylanggf/Documents/Arqui2/intentomio/sdram/synthesis/submodules/sdram_sys_sdram_pll_0_sys_pll.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "143.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "143.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "-2972 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "altera_up_avalon_reset_from_locked_signal" for hierarchy "sdram:sdram_controller|sdram_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_avalon_reset_from_locked_signal:reset_from_locked" File: /home/dylanggf/Documents/Arqui2/intentomio/sdram/synthesis/submodules/sdram_sys_sdram_pll_0.v Line: 30
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "sdram:sdram_controller|altera_reset_controller:rst_controller" File: /home/dylanggf/Documents/Arqui2/intentomio/sdram/synthesis/sdram.v Line: 124
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "sdram:sdram_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: /home/dylanggf/Documents/Arqui2/intentomio/sdram/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "sdram:sdram_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: /home/dylanggf/Documents/Arqui2/intentomio/sdram/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "sdram_interface" for hierarchy "sdram_interface:sdram_if" File: /home/dylanggf/Documents/Arqui2/intentomio/sdram_test_top_with_jtag.sv Line: 124
Info (10264): Verilog HDL Case Statement information at memoriaSDRAM.sv(130): all case item expressions in this case statement are onehot File: /home/dylanggf/Documents/Arqui2/intentomio/memoriaSDRAM.sv Line: 130
Info (12128): Elaborating entity "jtag_comm" for hierarchy "jtag_comm:jtag_comm_inst" File: /home/dylanggf/Documents/Arqui2/intentomio/sdram_test_top_with_jtag.sv Line: 134
Info (12128): Elaborating entity "uart" for hierarchy "jtag_comm:jtag_comm_inst|uart:uart_inst" File: /home/dylanggf/Documents/Arqui2/intentomio/jtag_comm.sv Line: 68
Info (12128): Elaborating entity "uart_jtag_uart_0" for hierarchy "jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0" File: /home/dylanggf/Documents/Arqui2/intentomio/uart/synthesis/uart.v Line: 32
Info (12128): Elaborating entity "uart_jtag_uart_0_scfifo_w" for hierarchy "jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0|uart_jtag_uart_0_scfifo_w:the_uart_jtag_uart_0_scfifo_w" File: /home/dylanggf/Documents/Arqui2/intentomio/uart/synthesis/submodules/uart_jtag_uart_0.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0|uart_jtag_uart_0_scfifo_w:the_uart_jtag_uart_0_scfifo_w|scfifo:wfifo" File: /home/dylanggf/Documents/Arqui2/intentomio/uart/synthesis/submodules/uart_jtag_uart_0.v Line: 139
Info (12130): Elaborated megafunction instantiation "jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0|uart_jtag_uart_0_scfifo_w:the_uart_jtag_uart_0_scfifo_w|scfifo:wfifo" File: /home/dylanggf/Documents/Arqui2/intentomio/uart/synthesis/submodules/uart_jtag_uart_0.v Line: 139
Info (12133): Instantiated megafunction "jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0|uart_jtag_uart_0_scfifo_w:the_uart_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter: File: /home/dylanggf/Documents/Arqui2/intentomio/uart/synthesis/submodules/uart_jtag_uart_0.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf
    Info (12023): Found entity 1: scfifo_3291 File: /home/dylanggf/Documents/Arqui2/intentomio/db/scfifo_3291.tdf Line: 24
Info (12128): Elaborating entity "scfifo_3291" for hierarchy "jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0|uart_jtag_uart_0_scfifo_w:the_uart_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated" File: /home/dylanggf/intelFPGA_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf
    Info (12023): Found entity 1: a_dpfifo_5771 File: /home/dylanggf/Documents/Arqui2/intentomio/db/a_dpfifo_5771.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_5771" for hierarchy "jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0|uart_jtag_uart_0_scfifo_w:the_uart_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo" File: /home/dylanggf/Documents/Arqui2/intentomio/db/scfifo_3291.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: /home/dylanggf/Documents/Arqui2/intentomio/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0|uart_jtag_uart_0_scfifo_w:the_uart_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state" File: /home/dylanggf/Documents/Arqui2/intentomio/db/a_dpfifo_5771.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf
    Info (12023): Found entity 1: cntr_vg7 File: /home/dylanggf/Documents/Arqui2/intentomio/db/cntr_vg7.tdf Line: 25
Info (12128): Elaborating entity "cntr_vg7" for hierarchy "jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0|uart_jtag_uart_0_scfifo_w:the_uart_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw" File: /home/dylanggf/Documents/Arqui2/intentomio/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf
    Info (12023): Found entity 1: altsyncram_7pu1 File: /home/dylanggf/Documents/Arqui2/intentomio/db/altsyncram_7pu1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_7pu1" for hierarchy "jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0|uart_jtag_uart_0_scfifo_w:the_uart_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram" File: /home/dylanggf/Documents/Arqui2/intentomio/db/a_dpfifo_5771.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf
    Info (12023): Found entity 1: cntr_jgb File: /home/dylanggf/Documents/Arqui2/intentomio/db/cntr_jgb.tdf Line: 25
Info (12128): Elaborating entity "cntr_jgb" for hierarchy "jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0|uart_jtag_uart_0_scfifo_w:the_uart_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count" File: /home/dylanggf/Documents/Arqui2/intentomio/db/a_dpfifo_5771.tdf Line: 44
Info (12128): Elaborating entity "uart_jtag_uart_0_scfifo_r" for hierarchy "jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0|uart_jtag_uart_0_scfifo_r:the_uart_jtag_uart_0_scfifo_r" File: /home/dylanggf/Documents/Arqui2/intentomio/uart/synthesis/submodules/uart_jtag_uart_0.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:uart_jtag_uart_0_alt_jtag_atlantic" File: /home/dylanggf/Documents/Arqui2/intentomio/uart/synthesis/submodules/uart_jtag_uart_0.v Line: 569
Info (12130): Elaborated megafunction instantiation "jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:uart_jtag_uart_0_alt_jtag_atlantic" File: /home/dylanggf/Documents/Arqui2/intentomio/uart/synthesis/submodules/uart_jtag_uart_0.v Line: 569
Info (12133): Instantiated megafunction "jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:uart_jtag_uart_0_alt_jtag_atlantic" with the following parameter: File: /home/dylanggf/Documents/Arqui2/intentomio/uart/synthesis/submodules/uart_jtag_uart_0.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:uart_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: /home/dylanggf/intelFPGA_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "jtag_comm:jtag_comm_inst|uart:uart_inst|uart_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:uart_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: /home/dylanggf/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "jtag_comm:jtag_comm_inst|uart:uart_inst|altera_reset_controller:rst_controller" File: /home/dylanggf/Documents/Arqui2/intentomio/uart/synthesis/uart.v Line: 95
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "jtag_comm:jtag_comm_inst|uart:uart_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: /home/dylanggf/Documents/Arqui2/intentomio/uart/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "jtag_comm:jtag_comm_inst|uart:uart_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: /home/dylanggf/Documents/Arqui2/intentomio/uart/synthesis/submodules/altera_reset_controller.v Line: 220
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2025.06.15.15:20:06 Progress: Loading sld61d6da1b/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld61d6da1b/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: /home/dylanggf/Documents/Arqui2/intentomio/db/ip/sld61d6da1b/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld61d6da1b/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: /home/dylanggf/Documents/Arqui2/intentomio/db/ip/sld61d6da1b/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld61d6da1b/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: /home/dylanggf/Documents/Arqui2/intentomio/db/ip/sld61d6da1b/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld61d6da1b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: /home/dylanggf/Documents/Arqui2/intentomio/db/ip/sld61d6da1b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld61d6da1b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: /home/dylanggf/Documents/Arqui2/intentomio/db/ip/sld61d6da1b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: /home/dylanggf/Documents/Arqui2/intentomio/db/ip/sld61d6da1b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld61d6da1b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: /home/dylanggf/Documents/Arqui2/intentomio/db/ip/sld61d6da1b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "sdram:sdram_controller|sdram_sys_sdram_pll_0:sys_sdram_pll_0|sdram_sys_sdram_pll_0_sys_pll:sys_pll|altera_pll:altera_pll_i|outclk_wire[1]" File: /home/dylanggf/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "wire_ba[0]" is stuck at GND File: /home/dylanggf/Documents/Arqui2/intentomio/sdram_test_top_with_jtag.sv Line: 10
    Warning (13410): Pin "wire_ba[1]" is stuck at GND File: /home/dylanggf/Documents/Arqui2/intentomio/sdram_test_top_with_jtag.sv Line: 10
    Warning (13410): Pin "wire_cke" is stuck at VCC File: /home/dylanggf/Documents/Arqui2/intentomio/sdram_test_top_with_jtag.sv Line: 12
    Warning (13410): Pin "wire_dqm[0]" is stuck at GND File: /home/dylanggf/Documents/Arqui2/intentomio/sdram_test_top_with_jtag.sv Line: 15
    Warning (13410): Pin "wire_dqm[1]" is stuck at GND File: /home/dylanggf/Documents/Arqui2/intentomio/sdram_test_top_with_jtag.sv Line: 15
    Warning (13410): Pin "hex1[0]" is stuck at GND File: /home/dylanggf/Documents/Arqui2/intentomio/sdram_test_top_with_jtag.sv Line: 21
    Warning (13410): Pin "hex1[1]" is stuck at GND File: /home/dylanggf/Documents/Arqui2/intentomio/sdram_test_top_with_jtag.sv Line: 21
    Warning (13410): Pin "hex1[2]" is stuck at GND File: /home/dylanggf/Documents/Arqui2/intentomio/sdram_test_top_with_jtag.sv Line: 21
    Warning (13410): Pin "hex1[3]" is stuck at GND File: /home/dylanggf/Documents/Arqui2/intentomio/sdram_test_top_with_jtag.sv Line: 21
    Warning (13410): Pin "hex1[4]" is stuck at GND File: /home/dylanggf/Documents/Arqui2/intentomio/sdram_test_top_with_jtag.sv Line: 21
    Warning (13410): Pin "hex1[5]" is stuck at GND File: /home/dylanggf/Documents/Arqui2/intentomio/sdram_test_top_with_jtag.sv Line: 21
    Warning (13410): Pin "hex1[6]" is stuck at VCC File: /home/dylanggf/Documents/Arqui2/intentomio/sdram_test_top_with_jtag.sv Line: 21
    Warning (13410): Pin "ledr[9]" is stuck at GND File: /home/dylanggf/Documents/Arqui2/intentomio/sdram_test_top_with_jtag.sv Line: 27
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 22 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 14 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 683 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 61 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 583 logic cells
    Info (21064): Implemented 16 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings
    Info: Peak virtual memory: 1351 megabytes
    Info: Processing ended: Sun Jun 15 15:20:14 2025
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:50


