VERSION 5.5 ;
NAMESCASESENSITIVE ON ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;

DESIGN py2asic_test ;

UNITS DISTANCE MICRONS 1000 ;

DIEAREA ( 198000.0 177000.0 ) ( 3033000.0 859000.0 ) ;

TRACKS X 3 DO 4333 STEP 700 LAYER METAL4 ;
TRACKS Y 3 DO 1227 STEP 700 LAYER METAL4 ;
TRACKS X 2 DO 4333 STEP 700 LAYER METAL3 ;
TRACKS Y 2 DO 1227 STEP 700 LAYER METAL3 ;
TRACKS X 1 DO 4333 STEP 700 LAYER METAL2 ;
TRACKS Y 1 DO 1227 STEP 700 LAYER METAL2 ;
TRACKS X 0 DO 4333 STEP 700 LAYER METAL1 ;
TRACKS Y 0 DO 1227 STEP 700 LAYER METAL1 ;

COMPONENTS 112 ;
- I_0_0 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 1394050 404330 ) N ;
- I_0_1 TSMC350nm_VinjDecode2to4_vtile_bridge_spacing + PLACED ( 1414170 404330 ) N ;
- I_0_2 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 1420320 404330 ) N ;
- I_0_3 TSMC350nm_VinjDecode2to4_vtile_D_bridge + PLACED ( 1440440 404330 ) N ;
- I_0_4 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 1446590 404330 ) N ;
- I_0_5 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 1394050 426330 ) N ;
- I_0_6 TSMC350nm_VinjDecode2to4_vtile_bridge_spacing + PLACED ( 1414170 426330 ) N ;
- I_0_7 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 1420320 426330 ) N ;
- I_0_8 TSMC350nm_VinjDecode2to4_vtile_C_bridge + PLACED ( 1440440 426330 ) N ;
- I_0_9 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 1446590 426330 ) N ;
- I_0_10 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 1394050 448330 ) N ;
- I_0_11 TSMC350nm_VinjDecode2to4_vtile_bridge_spacing + PLACED ( 1414170 448330 ) N ;
- I_0_12 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 1420320 448330 ) N ;
- I_0_13 TSMC350nm_VinjDecode2to4_vtile_B_bridge + PLACED ( 1440440 448330 ) N ;
- I_0_14 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 1446590 448330 ) N ;
- I_0_15 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 1394050 470330 ) N ;
- I_0_16 TSMC350nm_VinjDecode2to4_vtile_B_bridge + PLACED ( 1414170 470330 ) N ;
- I_0_17 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 1420320 470330 ) N ;
- I_0_18 TSMC350nm_VinjDecode2to4_vtile_A_bridge + PLACED ( 1440440 470330 ) N ;
- I_0_19 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 1446590 470330 ) N ;
- I_0_20 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 1394050 492330 ) N ;
- I_0_21 TSMC350nm_VinjDecode2to4_vtile_bridge_spacing + PLACED ( 1414170 492330 ) N ;
- I_0_22 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 1420320 492330 ) N ;
- I_0_23 TSMC350nm_VinjDecode2to4_vtile_D_bridge + PLACED ( 1440440 492330 ) N ;
- I_0_24 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 1446590 492330 ) N ;
- I_0_25 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 1394050 514330 ) N ;
- I_0_26 TSMC350nm_VinjDecode2to4_vtile_bridge_spacing + PLACED ( 1414170 514330 ) N ;
- I_0_27 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 1420320 514330 ) N ;
- I_0_28 TSMC350nm_VinjDecode2to4_vtile_C_bridge + PLACED ( 1440440 514330 ) N ;
- I_0_29 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 1446590 514330 ) N ;
- I_0_30 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 1394050 536330 ) N ;
- I_0_31 TSMC350nm_VinjDecode2to4_vtile_bridge_spacing + PLACED ( 1414170 536330 ) N ;
- I_0_32 TSMC350nm_VinjDecode2to4_vtile_spacing + PLACED ( 1420320 536330 ) N ;
- I_0_33 TSMC350nm_VinjDecode2to4_vtile_B_bridge + PLACED ( 1440440 536330 ) N ;
- I_0_34 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 1446590 536330 ) N ;
- I_0_35 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 1394050 558330 ) N ;
- I_0_36 TSMC350nm_VinjDecode2to4_vtile_A_bridge + PLACED ( 1414170 558330 ) N ;
- I_0_37 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 1420320 558330 ) N ;
- I_0_38 TSMC350nm_VinjDecode2to4_vtile_A_bridge + PLACED ( 1440440 558330 ) N ;
- I_0_39 TSMC350nm_VinjDecode2to4_vtile + PLACED ( 1446590 558330 ) N ;
- I_0_40 TSMC350nm_drainSelect01d3 + PLACED ( 1466710 404330 ) N ;
- I_0_41 TSMC350nm_FourTgate_ThickOx_FG_MEM + PLACED ( 1483370 404330 ) N ;
- I_0_42 TSMC350nm_drainSelect01d3 + PLACED ( 1466710 426330 ) N ;
- I_0_43 TSMC350nm_FourTgate_ThickOx_FG_MEM + PLACED ( 1483370 426330 ) N ;
- I_0_44 TSMC350nm_drainSelect01d3 + PLACED ( 1466710 448330 ) N ;
- I_0_45 TSMC350nm_FourTgate_ThickOx_FG_MEM + PLACED ( 1483370 448330 ) N ;
- I_0_46 TSMC350nm_drainSelect01d3 + PLACED ( 1466710 470330 ) N ;
- I_0_47 TSMC350nm_FourTgate_ThickOx_FG_MEM + PLACED ( 1483370 470330 ) N ;
- I_0_48 TSMC350nm_drainSelect01d3 + PLACED ( 1466710 492330 ) N ;
- I_0_49 TSMC350nm_FourTgate_ThickOx_FG_MEM + PLACED ( 1483370 492330 ) N ;
- I_0_50 TSMC350nm_drainSelect01d3 + PLACED ( 1466710 514330 ) N ;
- I_0_51 TSMC350nm_FourTgate_ThickOx_FG_MEM + PLACED ( 1483370 514330 ) N ;
- I_0_52 TSMC350nm_drainSelect01d3 + PLACED ( 1466710 536330 ) N ;
- I_0_53 TSMC350nm_FourTgate_ThickOx_FG_MEM + PLACED ( 1483370 536330 ) N ;
- I_0_54 TSMC350nm_drainSelect01d3 + PLACED ( 1466710 558330 ) N ;
- I_0_55 TSMC350nm_FourTgate_ThickOx_FG_MEM + PLACED ( 1483370 558330 ) N ;
- I_0_57 TSMC350nm_GateMuxSwcTile + PLACED ( 1501850 595330 ) N ;
- I_0_58 TSMC350nm_GateMuxSwcTile + PLACED ( 1522850 595330 ) N ;
- I_0_59 TSMC350nm_GateMuxSwcTile + PLACED ( 1543850 595330 ) N ;
- I_0_60 TSMC350nm_GateMuxSwcTile + PLACED ( 1564850 595330 ) N ;
- I_0_61 TSMC350nm_GateMuxSwcTile + PLACED ( 1585850 595330 ) N ;
- I_0_62 TSMC350nm_GateMuxSwcTile + PLACED ( 1606850 595330 ) N ;
- I_0_63 TSMC350nm_GateMuxSwcTile + PLACED ( 1627850 595330 ) N ;
- I_0_64 TSMC350nm_GateMuxSwcTile + PLACED ( 1648850 595330 ) N ;
- I_0_65 TSMC350nm_GateMuxSwcTile + PLACED ( 1669850 595330 ) N ;
- I_0_66 TSMC350nm_GateMuxSwcTile + PLACED ( 1690850 595330 ) N ;
- I_0_67 TSMC350nm_GateMuxSwcTile + PLACED ( 1711850 595330 ) N ;
- I_0_68 TSMC350nm_GateMuxSwcTile + PLACED ( 1732850 595330 ) N ;
- I_0_69 TSMC350nm_GateMuxSwcTile + PLACED ( 1753850 595330 ) N ;
- I_0_70 TSMC350nm_GateMuxSwcTile + PLACED ( 1774850 595330 ) N ;
- I_0_71 TSMC350nm_GateMuxSwcTile + PLACED ( 1795850 595330 ) N ;
- I_0_72 TSMC350nm_GateMuxSwcTile + PLACED ( 1816850 595330 ) N ;
- I_0_76 TSMC350nm_VinjDecode2to4_htile + PLACED ( 1501850 632330 ) N ;
- I_0_77 TSMC350nm_VinjDecode2to4_htile + PLACED ( 1543850 632330 ) N ;
- I_0_78 TSMC350nm_VinjDecode2to4_htile + PLACED ( 1585850 632330 ) N ;
- I_0_79 TSMC350nm_VinjDecode2to4_htile + PLACED ( 1627850 632330 ) N ;
- I_0_80 TSMC350nm_VinjDecode2to4_htile + PLACED ( 1669850 632330 ) N ;
- I_0_81 TSMC350nm_VinjDecode2to4_htile + PLACED ( 1711850 632330 ) N ;
- I_0_82 TSMC350nm_VinjDecode2to4_htile + PLACED ( 1753850 632330 ) N ;
- I_0_83 TSMC350nm_VinjDecode2to4_htile + PLACED ( 1795850 632330 ) N ;
- I_0_88 TSMC350nm_VinjDecode2to4_htile_A_bridge + PLACED ( 1501850 654330 ) N ;
- I_0_89 TSMC350nm_VinjDecode2to4_htile_B_bridge + PLACED ( 1543850 654330 ) N ;
- I_0_90 TSMC350nm_VinjDecode2to4_htile_C_bridge + PLACED ( 1585850 654330 ) N ;
- I_0_91 TSMC350nm_VinjDecode2to4_htile_D_bridge + PLACED ( 1627850 654330 ) N ;
- I_0_92 TSMC350nm_VinjDecode2to4_htile_A_bridge + PLACED ( 1669850 654330 ) N ;
- I_0_93 TSMC350nm_VinjDecode2to4_htile_B_bridge + PLACED ( 1711850 654330 ) N ;
- I_0_94 TSMC350nm_VinjDecode2to4_htile_C_bridge + PLACED ( 1753850 654330 ) N ;
- I_0_95 TSMC350nm_VinjDecode2to4_htile_D_bridge + PLACED ( 1795850 654330 ) N ;
- I_0_100 TSMC350nm_VinjDecode2to4_htile + PLACED ( 1501850 676330 ) N ;
- I_0_101 TSMC350nm_VinjDecode2to4_htile_spacing + PLACED ( 1543850 676330 ) N ;
- I_0_102 TSMC350nm_VinjDecode2to4_htile_spacing + PLACED ( 1585850 676330 ) N ;
- I_0_103 TSMC350nm_VinjDecode2to4_htile_spacing + PLACED ( 1627850 676330 ) N ;
- I_0_104 TSMC350nm_VinjDecode2to4_htile + PLACED ( 1669850 676330 ) N ;
- I_0_105 TSMC350nm_VinjDecode2to4_htile_spacing + PLACED ( 1711850 676330 ) N ;
- I_0_106 TSMC350nm_VinjDecode2to4_htile_spacing + PLACED ( 1753850 676330 ) N ;
- I_0_107 TSMC350nm_VinjDecode2to4_htile_spacing + PLACED ( 1795850 676330 ) N ;
- I_0_112 TSMC350nm_VinjDecode2to4_htile_A_bridge + PLACED ( 1501850 698330 ) N ;
- I_0_113 TSMC350nm_VinjDecode2to4_htile_bridge_spacing + PLACED ( 1543850 698330 ) N ;
- I_0_114 TSMC350nm_VinjDecode2to4_htile_bridge_spacing + PLACED ( 1585850 698330 ) N ;
- I_0_115 TSMC350nm_VinjDecode2to4_htile_bridge_spacing + PLACED ( 1627850 698330 ) N ;
- I_0_116 TSMC350nm_VinjDecode2to4_htile_B_bridge + PLACED ( 1669850 698330 ) N ;
- I_0_117 TSMC350nm_VinjDecode2to4_htile_bridge_spacing + PLACED ( 1711850 698330 ) N ;
- I_0_118 TSMC350nm_VinjDecode2to4_htile_bridge_spacing + PLACED ( 1753850 698330 ) N ;
- I_0_119 TSMC350nm_VinjDecode2to4_htile_bridge_spacing + PLACED ( 1795850 698330 ) N ;
- I_0_124 TSMC350nm_VinjDecode2to4_htile + PLACED ( 1501850 720330 ) N ;
- I_0_125 TSMC350nm_VinjDecode2to4_htile_spacing + PLACED ( 1543850 720330 ) N ;
- I_0_126 TSMC350nm_VinjDecode2to4_htile_spacing + PLACED ( 1585850 720330 ) N ;
- I_0_127 TSMC350nm_VinjDecode2to4_htile_spacing + PLACED ( 1627850 720330 ) N ;
- I_0_128 TSMC350nm_VinjDecode2to4_htile_spacing + PLACED ( 1669850 720330 ) N ;
- I_0_129 TSMC350nm_VinjDecode2to4_htile_spacing + PLACED ( 1711850 720330 ) N ;
- I_0_130 TSMC350nm_VinjDecode2to4_htile_spacing + PLACED ( 1753850 720330 ) N ;
- I_0_131 TSMC350nm_VinjDecode2to4_htile_spacing + PLACED ( 1795850 720330 ) N ;
END COMPONENTS

