#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Wed Jun 07 10:30:27 2017
# Process ID: 14036
# Log file: D:/FPGA/P4-TD/Proyecto4/planAhead_run_2/planAhead.log
# Journal file: D:/FPGA/P4-TD/Proyecto4/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
start_gui
source D:/FPGA/P4-TD/Proyecto4/pa.fromHdl.tcl
update_compile_order -fileset sim_1
set_property iostandard LVCMOS33 [get_ports [list kclk]]
startgroup
set_property package_pin H2 [get_ports kclk]
endgroup
set_property iostandard LVCMOS33 [get_ports [list kdata]]
startgroup
set_property package_pin F6 [get_ports kdata]
endgroup
set_property iostandard LVCMOS33 [get_ports [list {an[7]} {an[6]} {an[5]} {an[4]} {an[3]} {an[2]} {an[1]} {an[0]}]]
startgroup
set_property package_pin M13 [get_ports {an[7]}]
endgroup
startgroup
set_property package_pin L14 [get_ports {an[6]}]
endgroup
startgroup
set_property package_pin N14 [get_ports {an[5]}]
endgroup
startgroup
set_property package_pin M14 [get_ports {an[4]}]
endgroup
startgroup
set_property package_pin U18 [get_ports {an[3]}]
endgroup
startgroup
set_property package_pin U1 [get_ports {an[2]}]
endgroup
startgroup
set_property package_pin U17 [get_ports {an[2]}]
endgroup
startgroup
set_property package_pin T18 [get_ports {an[1]}]
endgroup
startgroup
set_property package_pin T17 [get_ports {an[0]}]
endgroup
