; ModuleID = '/home/carl/AnghaBench/esp-idf/components/soc/esp32s2beta/extr_rtc_init.c_rtc_init.c'
source_filename = "/home/carl/AnghaBench/esp-idf/components/soc/esp32s2beta/extr_rtc_init.c_rtc_init.c"
target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

%struct.TYPE_3__ = type { i32, i32, i64, i64, i64, i64, i32, i32 }

@RTC_CNTL_ANA_CONF_REG = common dso_local global i32 0, align 4
@RTC_CNTL_PVTMON_PU = common dso_local global i32 0, align 4
@RTC_CNTL_TIMER1_REG = common dso_local global i32 0, align 4
@RTC_CNTL_PLL_BUF_WAIT = common dso_local global i32 0, align 4
@RTC_CNTL_CK8M_WAIT = common dso_local global i32 0, align 4
@RTC_CNTL_TIMER5_REG = common dso_local global i32 0, align 4
@RTC_CNTL_MIN_SLP_VAL = common dso_local global i32 0, align 4
@RTC_CNTL_MIN_SLP_VAL_MIN = common dso_local global i32 0, align 4
@RTC_CNTL_TIMER3_REG = common dso_local global i32 0, align 4
@RTC_CNTL_WIFI_POWERUP_TIMER = common dso_local global i32 0, align 4
@WIFI_POWERUP_CYCLES = common dso_local global i32 0, align 4
@RTC_CNTL_WIFI_WAIT_TIMER = common dso_local global i32 0, align 4
@WIFI_WAIT_CYCLES = common dso_local global i32 0, align 4
@RTC_CNTL_TIMER4_REG = common dso_local global i32 0, align 4
@RTC_CNTL_POWERUP_TIMER = common dso_local global i32 0, align 4
@RTC_POWERUP_CYCLES = common dso_local global i32 0, align 4
@RTC_CNTL_WAIT_TIMER = common dso_local global i32 0, align 4
@RTC_WAIT_CYCLES = common dso_local global i32 0, align 4
@RTC_CNTL_DG_WRAP_POWERUP_TIMER = common dso_local global i32 0, align 4
@DG_WRAP_POWERUP_CYCLES = common dso_local global i32 0, align 4
@RTC_CNTL_DG_WRAP_WAIT_TIMER = common dso_local global i32 0, align 4
@DG_WRAP_WAIT_CYCLES = common dso_local global i32 0, align 4
@RTC_CNTL_RTCMEM_POWERUP_TIMER = common dso_local global i32 0, align 4
@RTC_MEM_POWERUP_CYCLES = common dso_local global i32 0, align 4
@RTC_CNTL_RTCMEM_WAIT_TIMER = common dso_local global i32 0, align 4
@RTC_MEM_WAIT_CYCLES = common dso_local global i32 0, align 4
@RTC_CNTL_BIAS_CONF_REG = common dso_local global i32 0, align 4
@RTC_CNTL_DEC_HEARTBEAT_WIDTH = common dso_local global i32 0, align 4
@RTC_CNTL_INC_HEARTBEAT_PERIOD = common dso_local global i32 0, align 4
@RTC_CNTL_REG = common dso_local global i32 0, align 4
@RTC_CNTL_DBIAS_WAK = common dso_local global i32 0, align 4
@RTC_CNTL_DBIAS_1V10 = common dso_local global i32 0, align 4
@RTC_CNTL_DBIAS_SLP = common dso_local global i32 0, align 4
@DPORT_PRO_CACHE_MMU_POWER_CTRL_REG = common dso_local global i32 0, align 4
@DPORT_PRO_CACHE_MMU_MEM_FORCE_ON = common dso_local global i32 0, align 4
@DPORT_ROM_CTRL_0_REG = common dso_local global i32 0, align 4
@DPORT_ROM_FO = common dso_local global i32 0, align 4
@DPORT_SRAM_CTRL_0_REG = common dso_local global i32 0, align 4
@DPORT_SRAM_FO = common dso_local global i32 0, align 4
@DPORT_PRO_DCACHE_TAG_POWER_CTRL_REG = common dso_local global i32 0, align 4
@DPORT_PRO_DCACHE_TAG_MEM_FORCE_ON = common dso_local global i32 0, align 4
@DPORT_PRO_ICACHE_TAG_POWER_CTRL_REG = common dso_local global i32 0, align 4
@DPORT_PRO_ICACHE_TAG_MEM_FORCE_ON = common dso_local global i32 0, align 4
@SPI_MEM_CLK_EN = common dso_local global i32 0, align 4
@RTC_CNTL_CLK_CONF_REG = common dso_local global i32 0, align 4
@RTC_CNTL_CK8M_FORCE_PU = common dso_local global i32 0, align 4
@RTC_CNTL_OPTIONS0_REG = common dso_local global i32 0, align 4
@RTC_CNTL_XTL_FORCE_PU = common dso_local global i32 0, align 4
@RTC_CNTL_BIAS_FORCE_NOSLEEP = common dso_local global i32 0, align 4
@RTC_CNTL_BIAS_SLEEP_FOLW_8M = common dso_local global i32 0, align 4
@RTC_CNTL_PLLA_FORCE_PU = common dso_local global i32 0, align 4
@RTC_CNTL_PLLA_FORCE_PD = common dso_local global i32 0, align 4
@RTC_CNTL_BBPLL_FORCE_PU = common dso_local global i32 0, align 4
@RTC_CNTL_BBPLL_I2C_FORCE_PU = common dso_local global i32 0, align 4
@RTC_CNTL_BB_I2C_FORCE_PU = common dso_local global i32 0, align 4
@RTC_CNTL_PWC_REG = common dso_local global i32 0, align 4
@RTC_CNTL_PWC_FORCE_PU = common dso_local global i32 0, align 4
@RTC_CNTL_REGULATOR_FORCE_PU = common dso_local global i32 0, align 4
@RTC_CNTL_DBOOST_FORCE_PU = common dso_local global i32 0, align 4
@RTC_CNTL_MEM_FORCE_PU = common dso_local global i32 0, align 4
@RTC_CNTL_MEM_FORCE_NOISO = common dso_local global i32 0, align 4
@RTC_CNTL_DBOOST_FORCE_PD = common dso_local global i32 0, align 4
@DPORT_MEM_PD_MASK_REG = common dso_local global i32 0, align 4
@DPORT_LSLP_MEM_PD_MASK = common dso_local global i32 0, align 4
@RTC_CNTL_DIG_PWC_REG = common dso_local global i32 0, align 4
@RTC_CNTL_DG_WRAP_FORCE_PU = common dso_local global i32 0, align 4
@RTC_CNTL_WIFI_FORCE_PU = common dso_local global i32 0, align 4
@RTC_CNTL_DIG_ISO_REG = common dso_local global i32 0, align 4
@RTC_CNTL_DG_WRAP_FORCE_NOISO = common dso_local global i32 0, align 4
@RTC_CNTL_WIFI_FORCE_NOISO = common dso_local global i32 0, align 4
@RTC_CNTL_FORCE_NOISO = common dso_local global i32 0, align 4
@DPORT_CPU_PER_CONF_REG = common dso_local global i32 0, align 4
@DPORT_CPU_WAIT_MODE_FORCE_ON = common dso_local global i32 0, align 4
@RTC_CNTL_DG_PAD_FORCE_UNHOLD = common dso_local global i32 0, align 4
@RTC_CNTL_DG_PAD_FORCE_NOISO = common dso_local global i32 0, align 4
@RTC_CNTL_DG_PAD_AUTOHOLD_EN = common dso_local global i32 0, align 4
@RTC_CNTL_PAD_AUTOHOLD_EN = common dso_local global i32 0, align 4
@RTC_CNTL_PAD_FORCE_NOISO = common dso_local global i32 0, align 4
@RTC_CNTL_PAD_FORCE_UNHOLD = common dso_local global i32 0, align 4

; Function Attrs: noinline nounwind optnone uwtable
define dso_local void @rtc_init(%struct.TYPE_3__* byval(%struct.TYPE_3__) align 8 %0) #0 {
  %2 = alloca i32, align 4
  %3 = load i32, i32* @RTC_CNTL_ANA_CONF_REG, align 4
  %4 = load i32, i32* @RTC_CNTL_PVTMON_PU, align 4
  %5 = call i32 @CLEAR_PERI_REG_MASK(i32 %3, i32 %4)
  %6 = call i32 (...) @rtc_clk_set_xtal_wait()
  %7 = load i32, i32* @RTC_CNTL_TIMER1_REG, align 4
  %8 = load i32, i32* @RTC_CNTL_PLL_BUF_WAIT, align 4
  %9 = getelementptr inbounds %struct.TYPE_3__, %struct.TYPE_3__* %0, i32 0, i32 7
  %10 = load i32, i32* %9, align 4
  %11 = call i32 @REG_SET_FIELD(i32 %7, i32 %8, i32 %10)
  %12 = load i32, i32* @RTC_CNTL_TIMER1_REG, align 4
  %13 = load i32, i32* @RTC_CNTL_CK8M_WAIT, align 4
  %14 = getelementptr inbounds %struct.TYPE_3__, %struct.TYPE_3__* %0, i32 0, i32 6
  %15 = load i32, i32* %14, align 8
  %16 = call i32 @REG_SET_FIELD(i32 %12, i32 %13, i32 %15)
  %17 = load i32, i32* @RTC_CNTL_TIMER5_REG, align 4
  %18 = load i32, i32* @RTC_CNTL_MIN_SLP_VAL, align 4
  %19 = load i32, i32* @RTC_CNTL_MIN_SLP_VAL_MIN, align 4
  %20 = call i32 @REG_SET_FIELD(i32 %17, i32 %18, i32 %19)
  %21 = load i32, i32* @RTC_CNTL_TIMER3_REG, align 4
  %22 = load i32, i32* @RTC_CNTL_WIFI_POWERUP_TIMER, align 4
  %23 = load i32, i32* @WIFI_POWERUP_CYCLES, align 4
  %24 = call i32 @REG_SET_FIELD(i32 %21, i32 %22, i32 %23)
  %25 = load i32, i32* @RTC_CNTL_TIMER3_REG, align 4
  %26 = load i32, i32* @RTC_CNTL_WIFI_WAIT_TIMER, align 4
  %27 = load i32, i32* @WIFI_WAIT_CYCLES, align 4
  %28 = call i32 @REG_SET_FIELD(i32 %25, i32 %26, i32 %27)
  %29 = load i32, i32* @RTC_CNTL_TIMER4_REG, align 4
  %30 = load i32, i32* @RTC_CNTL_POWERUP_TIMER, align 4
  %31 = load i32, i32* @RTC_POWERUP_CYCLES, align 4
  %32 = call i32 @REG_SET_FIELD(i32 %29, i32 %30, i32 %31)
  %33 = load i32, i32* @RTC_CNTL_TIMER4_REG, align 4
  %34 = load i32, i32* @RTC_CNTL_WAIT_TIMER, align 4
  %35 = load i32, i32* @RTC_WAIT_CYCLES, align 4
  %36 = call i32 @REG_SET_FIELD(i32 %33, i32 %34, i32 %35)
  %37 = load i32, i32* @RTC_CNTL_TIMER4_REG, align 4
  %38 = load i32, i32* @RTC_CNTL_DG_WRAP_POWERUP_TIMER, align 4
  %39 = load i32, i32* @DG_WRAP_POWERUP_CYCLES, align 4
  %40 = call i32 @REG_SET_FIELD(i32 %37, i32 %38, i32 %39)
  %41 = load i32, i32* @RTC_CNTL_TIMER4_REG, align 4
  %42 = load i32, i32* @RTC_CNTL_DG_WRAP_WAIT_TIMER, align 4
  %43 = load i32, i32* @DG_WRAP_WAIT_CYCLES, align 4
  %44 = call i32 @REG_SET_FIELD(i32 %41, i32 %42, i32 %43)
  %45 = load i32, i32* @RTC_CNTL_TIMER5_REG, align 4
  %46 = load i32, i32* @RTC_CNTL_RTCMEM_POWERUP_TIMER, align 4
  %47 = load i32, i32* @RTC_MEM_POWERUP_CYCLES, align 4
  %48 = call i32 @REG_SET_FIELD(i32 %45, i32 %46, i32 %47)
  %49 = load i32, i32* @RTC_CNTL_TIMER5_REG, align 4
  %50 = load i32, i32* @RTC_CNTL_RTCMEM_WAIT_TIMER, align 4
  %51 = load i32, i32* @RTC_MEM_WAIT_CYCLES, align 4
  %52 = call i32 @REG_SET_FIELD(i32 %49, i32 %50, i32 %51)
  %53 = load i32, i32* @RTC_CNTL_BIAS_CONF_REG, align 4
  %54 = load i32, i32* @RTC_CNTL_DEC_HEARTBEAT_WIDTH, align 4
  %55 = load i32, i32* @RTC_CNTL_INC_HEARTBEAT_PERIOD, align 4
  %56 = or i32 %54, %55
  %57 = call i32 @SET_PERI_REG_MASK(i32 %53, i32 %56)
  %58 = load i32, i32* @RTC_CNTL_REG, align 4
  %59 = load i32, i32* @RTC_CNTL_DBIAS_WAK, align 4
  %60 = load i32, i32* @RTC_CNTL_DBIAS_1V10, align 4
  %61 = call i32 @REG_SET_FIELD(i32 %58, i32 %59, i32 %60)
  %62 = load i32, i32* @RTC_CNTL_REG, align 4
  %63 = load i32, i32* @RTC_CNTL_DBIAS_SLP, align 4
  %64 = load i32, i32* @RTC_CNTL_DBIAS_1V10, align 4
  %65 = call i32 @REG_SET_FIELD(i32 %62, i32 %63, i32 %64)
  %66 = getelementptr inbounds %struct.TYPE_3__, %struct.TYPE_3__* %0, i32 0, i32 5
  %67 = load i64, i64* %66, align 8
  %68 = icmp ne i64 %67, 0
  br i1 %68, label %69, label %91

69:                                               ; preds = %1
  %70 = load i32, i32* @DPORT_PRO_CACHE_MMU_POWER_CTRL_REG, align 4
  %71 = load i32, i32* @DPORT_PRO_CACHE_MMU_MEM_FORCE_ON, align 4
  %72 = call i32 @CLEAR_PERI_REG_MASK(i32 %70, i32 %71)
  %73 = load i32, i32* @DPORT_ROM_CTRL_0_REG, align 4
  %74 = load i32, i32* @DPORT_ROM_FO, align 4
  %75 = call i32 @REG_SET_FIELD(i32 %73, i32 %74, i32 0)
  %76 = load i32, i32* @DPORT_SRAM_CTRL_0_REG, align 4
  %77 = load i32, i32* @DPORT_SRAM_FO, align 4
  %78 = call i32 @REG_SET_FIELD(i32 %76, i32 %77, i32 0)
  %79 = load i32, i32* @DPORT_PRO_DCACHE_TAG_POWER_CTRL_REG, align 4
  %80 = load i32, i32* @DPORT_PRO_DCACHE_TAG_MEM_FORCE_ON, align 4
  %81 = call i32 @CLEAR_PERI_REG_MASK(i32 %79, i32 %80)
  %82 = load i32, i32* @DPORT_PRO_ICACHE_TAG_POWER_CTRL_REG, align 4
  %83 = load i32, i32* @DPORT_PRO_ICACHE_TAG_MEM_FORCE_ON, align 4
  %84 = call i32 @CLEAR_PERI_REG_MASK(i32 %82, i32 %83)
  %85 = call i32 @SPI_MEM_CLOCK_GATE_REG(i32 0)
  %86 = load i32, i32* @SPI_MEM_CLK_EN, align 4
  %87 = call i32 @CLEAR_PERI_REG_MASK(i32 %85, i32 %86)
  %88 = call i32 @SPI_MEM_CLOCK_GATE_REG(i32 1)
  %89 = load i32, i32* @SPI_MEM_CLK_EN, align 4
  %90 = call i32 @CLEAR_PERI_REG_MASK(i32 %88, i32 %89)
  br label %91

91:                                               ; preds = %69, %1
  %92 = getelementptr inbounds %struct.TYPE_3__, %struct.TYPE_3__* %0, i32 0, i32 4
  %93 = load i64, i64* %92, align 8
  %94 = icmp ne i64 %93, 0
  br i1 %94, label %95, label %219

95:                                               ; preds = %91
  %96 = load i32, i32* @RTC_CNTL_CLK_CONF_REG, align 4
  %97 = load i32, i32* @RTC_CNTL_CK8M_FORCE_PU, align 4
  %98 = call i32 @CLEAR_PERI_REG_MASK(i32 %96, i32 %97)
  %99 = getelementptr inbounds %struct.TYPE_3__, %struct.TYPE_3__* %0, i32 0, i32 0
  %100 = load i32, i32* %99, align 8
  %101 = getelementptr inbounds %struct.TYPE_3__, %struct.TYPE_3__* %0, i32 0, i32 1
  %102 = load i32, i32* %101, align 4
  %103 = or i32 %100, %102
  %104 = icmp ne i32 %103, 0
  br i1 %104, label %109, label %105

105:                                              ; preds = %95
  %106 = load i32, i32* @RTC_CNTL_OPTIONS0_REG, align 4
  %107 = load i32, i32* @RTC_CNTL_XTL_FORCE_PU, align 4
  %108 = call i32 @CLEAR_PERI_REG_MASK(i32 %106, i32 %107)
  br label %113

109:                                              ; preds = %95
  %110 = load i32, i32* @RTC_CNTL_OPTIONS0_REG, align 4
  %111 = load i32, i32* @RTC_CNTL_XTL_FORCE_PU, align 4
  %112 = call i32 @SET_PERI_REG_MASK(i32 %110, i32 %111)
  br label %113

113:                                              ; preds = %109, %105
  %114 = load i32, i32* @RTC_CNTL_OPTIONS0_REG, align 4
  %115 = load i32, i32* @RTC_CNTL_BIAS_FORCE_NOSLEEP, align 4
  %116 = call i32 @CLEAR_PERI_REG_MASK(i32 %114, i32 %115)
  %117 = load i32, i32* @RTC_CNTL_OPTIONS0_REG, align 4
  %118 = load i32, i32* @RTC_CNTL_BIAS_SLEEP_FOLW_8M, align 4
  %119 = call i32 @SET_PERI_REG_MASK(i32 %117, i32 %118)
  %120 = load i32, i32* @RTC_CNTL_ANA_CONF_REG, align 4
  %121 = load i32, i32* @RTC_CNTL_PLLA_FORCE_PU, align 4
  %122 = call i32 @CLEAR_PERI_REG_MASK(i32 %120, i32 %121)
  %123 = load i32, i32* @RTC_CNTL_ANA_CONF_REG, align 4
  %124 = load i32, i32* @RTC_CNTL_PLLA_FORCE_PD, align 4
  %125 = call i32 @SET_PERI_REG_MASK(i32 %123, i32 %124)
  %126 = getelementptr inbounds %struct.TYPE_3__, %struct.TYPE_3__* %0, i32 0, i32 1
  %127 = load i32, i32* %126, align 4
  %128 = icmp ne i32 %127, 0
  br i1 %128, label %139, label %129

129:                                              ; preds = %113
  %130 = load i32, i32* @RTC_CNTL_OPTIONS0_REG, align 4
  %131 = load i32, i32* @RTC_CNTL_BBPLL_FORCE_PU, align 4
  %132 = call i32 @CLEAR_PERI_REG_MASK(i32 %130, i32 %131)
  %133 = load i32, i32* @RTC_CNTL_OPTIONS0_REG, align 4
  %134 = load i32, i32* @RTC_CNTL_BBPLL_I2C_FORCE_PU, align 4
  %135 = call i32 @CLEAR_PERI_REG_MASK(i32 %133, i32 %134)
  %136 = load i32, i32* @RTC_CNTL_OPTIONS0_REG, align 4
  %137 = load i32, i32* @RTC_CNTL_BB_I2C_FORCE_PU, align 4
  %138 = call i32 @CLEAR_PERI_REG_MASK(i32 %136, i32 %137)
  br label %149

139:                                              ; preds = %113
  %140 = load i32, i32* @RTC_CNTL_OPTIONS0_REG, align 4
  %141 = load i32, i32* @RTC_CNTL_BBPLL_FORCE_PU, align 4
  %142 = call i32 @SET_PERI_REG_MASK(i32 %140, i32 %141)
  %143 = load i32, i32* @RTC_CNTL_OPTIONS0_REG, align 4
  %144 = load i32, i32* @RTC_CNTL_BBPLL_I2C_FORCE_PU, align 4
  %145 = call i32 @SET_PERI_REG_MASK(i32 %143, i32 %144)
  %146 = load i32, i32* @RTC_CNTL_OPTIONS0_REG, align 4
  %147 = load i32, i32* @RTC_CNTL_BB_I2C_FORCE_PU, align 4
  %148 = call i32 @SET_PERI_REG_MASK(i32 %146, i32 %147)
  br label %149

149:                                              ; preds = %139, %129
  %150 = load i32, i32* @RTC_CNTL_PWC_REG, align 4
  %151 = load i32, i32* @RTC_CNTL_PWC_FORCE_PU, align 4
  %152 = call i32 @CLEAR_PERI_REG_MASK(i32 %150, i32 %151)
  %153 = load i32, i32* @RTC_CNTL_REG, align 4
  %154 = load i32, i32* @RTC_CNTL_REGULATOR_FORCE_PU, align 4
  %155 = call i32 @CLEAR_PERI_REG_MASK(i32 %153, i32 %154)
  %156 = load i32, i32* @RTC_CNTL_REG, align 4
  %157 = load i32, i32* @RTC_CNTL_DBOOST_FORCE_PU, align 4
  %158 = call i32 @CLEAR_PERI_REG_MASK(i32 %156, i32 %157)
  %159 = load i32, i32* @RTC_CNTL_PWC_REG, align 4
  %160 = load i32, i32* @RTC_CNTL_MEM_FORCE_PU, align 4
  %161 = call i32 @CLEAR_PERI_REG_MASK(i32 %159, i32 %160)
  %162 = load i32, i32* @RTC_CNTL_PWC_REG, align 4
  %163 = load i32, i32* @RTC_CNTL_MEM_FORCE_NOISO, align 4
  %164 = call i32 @CLEAR_PERI_REG_MASK(i32 %162, i32 %163)
  %165 = getelementptr inbounds %struct.TYPE_3__, %struct.TYPE_3__* %0, i32 0, i32 3
  %166 = load i64, i64* %165, align 8
  %167 = icmp ne i64 %166, 0
  br i1 %167, label %168, label %172

168:                                              ; preds = %149
  %169 = load i32, i32* @RTC_CNTL_REG, align 4
  %170 = load i32, i32* @RTC_CNTL_DBOOST_FORCE_PD, align 4
  %171 = call i32 @SET_PERI_REG_MASK(i32 %169, i32 %170)
  br label %176

172:                                              ; preds = %149
  %173 = load i32, i32* @RTC_CNTL_REG, align 4
  %174 = load i32, i32* @RTC_CNTL_DBOOST_FORCE_PD, align 4
  %175 = call i32 @CLEAR_PERI_REG_MASK(i32 %173, i32 %174)
  br label %176

176:                                              ; preds = %172, %168
  %177 = load i32, i32* @RTC_CNTL_PWC_REG, align 4
  %178 = load i32, i32* @RTC_CNTL_MEM_FORCE_PU, align 4
  %179 = call i32 @CLEAR_PERI_REG_MASK(i32 %177, i32 %178)
  %180 = load i32, i32* @DPORT_MEM_PD_MASK_REG, align 4
  %181 = load i32, i32* @DPORT_LSLP_MEM_PD_MASK, align 4
  %182 = call i32 @CLEAR_PERI_REG_MASK(i32 %180, i32 %181)
  %183 = call i32 @RTC_SLEEP_PD_CONFIG_ALL(i32 0)
  store i32 %183, i32* %2, align 4
  %184 = load i32, i32* %2, align 4
  %185 = call i32 @rtc_sleep_pd(i32 %184)
  %186 = load i32, i32* @RTC_CNTL_DIG_PWC_REG, align 4
  %187 = load i32, i32* @RTC_CNTL_DG_WRAP_FORCE_PU, align 4
  %188 = call i32 @CLEAR_PERI_REG_MASK(i32 %186, i32 %187)
  %189 = load i32, i32* @RTC_CNTL_DIG_PWC_REG, align 4
  %190 = load i32, i32* @RTC_CNTL_WIFI_FORCE_PU, align 4
  %191 = call i32 @CLEAR_PERI_REG_MASK(i32 %189, i32 %190)
  %192 = load i32, i32* @RTC_CNTL_DIG_ISO_REG, align 4
  %193 = load i32, i32* @RTC_CNTL_DG_WRAP_FORCE_NOISO, align 4
  %194 = call i32 @CLEAR_PERI_REG_MASK(i32 %192, i32 %193)
  %195 = load i32, i32* @RTC_CNTL_DIG_ISO_REG, align 4
  %196 = load i32, i32* @RTC_CNTL_WIFI_FORCE_NOISO, align 4
  %197 = call i32 @CLEAR_PERI_REG_MASK(i32 %195, i32 %196)
  %198 = load i32, i32* @RTC_CNTL_PWC_REG, align 4
  %199 = load i32, i32* @RTC_CNTL_FORCE_NOISO, align 4
  %200 = call i32 @CLEAR_PERI_REG_MASK(i32 %198, i32 %199)
  %201 = getelementptr inbounds %struct.TYPE_3__, %struct.TYPE_3__* %0, i32 0, i32 2
  %202 = load i64, i64* %201, align 8
  %203 = icmp ne i64 %202, 0
  br i1 %203, label %204, label %208

204:                                              ; preds = %176
  %205 = load i32, i32* @DPORT_CPU_PER_CONF_REG, align 4
  %206 = load i32, i32* @DPORT_CPU_WAIT_MODE_FORCE_ON, align 4
  %207 = call i32 @CLEAR_PERI_REG_MASK(i32 %205, i32 %206)
  br label %212

208:                                              ; preds = %176
  %209 = load i32, i32* @DPORT_CPU_PER_CONF_REG, align 4
  %210 = load i32, i32* @DPORT_CPU_WAIT_MODE_FORCE_ON, align 4
  %211 = call i32 @SET_PERI_REG_MASK(i32 %209, i32 %210)
  br label %212

212:                                              ; preds = %208, %204
  %213 = load i32, i32* @RTC_CNTL_DIG_ISO_REG, align 4
  %214 = load i32, i32* @RTC_CNTL_DG_PAD_FORCE_UNHOLD, align 4
  %215 = call i32 @CLEAR_PERI_REG_MASK(i32 %213, i32 %214)
  %216 = load i32, i32* @RTC_CNTL_DIG_ISO_REG, align 4
  %217 = load i32, i32* @RTC_CNTL_DG_PAD_FORCE_NOISO, align 4
  %218 = call i32 @CLEAR_PERI_REG_MASK(i32 %216, i32 %217)
  br label %219

219:                                              ; preds = %212, %91
  ret void
}

declare dso_local i32 @CLEAR_PERI_REG_MASK(i32, i32) #1

declare dso_local i32 @rtc_clk_set_xtal_wait(...) #1

declare dso_local i32 @REG_SET_FIELD(i32, i32, i32) #1

declare dso_local i32 @SET_PERI_REG_MASK(i32, i32) #1

declare dso_local i32 @SPI_MEM_CLOCK_GATE_REG(i32) #1

declare dso_local i32 @RTC_SLEEP_PD_CONFIG_ALL(i32) #1

declare dso_local i32 @rtc_sleep_pd(i32) #1

attributes #0 = { noinline nounwind optnone uwtable "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "min-legal-vector-width"="0" "no-infs-fp-math"="false" "no-jump-tables"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #1 = { "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "frame-pointer"="all" "less-precise-fpmad"="false" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "unsafe-fp-math"="false" "use-soft-float"="false" }

!llvm.module.flags = !{!0}
!llvm.ident = !{!1}

!0 = !{i32 1, !"wchar_size", i32 4}
!1 = !{!"clang version 10.0.1 (https://github.com/wsmoses/llvm-project-tok c8e5003577614e72d6d18a216e6a09771e1fcce4)"}
