static u32 _clkctrl_idlest(u8 part, u16 inst, s16 cdoffs, u16 clkctrl_offs)\r\n{\r\nu32 v = omap4_cminst_read_inst_reg(part, inst, clkctrl_offs);\r\nv &= OMAP4430_IDLEST_MASK;\r\nv >>= OMAP4430_IDLEST_SHIFT;\r\nreturn v;\r\n}\r\nstatic bool _is_module_ready(u8 part, u16 inst, s16 cdoffs, u16 clkctrl_offs)\r\n{\r\nu32 v;\r\nv = _clkctrl_idlest(part, inst, cdoffs, clkctrl_offs);\r\nreturn (v == CLKCTRL_IDLEST_FUNCTIONAL ||\r\nv == CLKCTRL_IDLEST_INTERFACE_IDLE) ? true : false;\r\n}\r\nu32 omap4_cminst_read_inst_reg(u8 part, s16 inst, u16 idx)\r\n{\r\nBUG_ON(part >= OMAP4_MAX_PRCM_PARTITIONS ||\r\npart == OMAP4430_INVALID_PRCM_PARTITION ||\r\n!_cm_bases[part]);\r\nreturn __raw_readl(OMAP2_L4_IO_ADDRESS(_cm_bases[part] + inst + idx));\r\n}\r\nvoid omap4_cminst_write_inst_reg(u32 val, u8 part, s16 inst, u16 idx)\r\n{\r\nBUG_ON(part >= OMAP4_MAX_PRCM_PARTITIONS ||\r\npart == OMAP4430_INVALID_PRCM_PARTITION ||\r\n!_cm_bases[part]);\r\n__raw_writel(val, OMAP2_L4_IO_ADDRESS(_cm_bases[part] + inst + idx));\r\n}\r\nu32 omap4_cminst_rmw_inst_reg_bits(u32 mask, u32 bits, u8 part, s16 inst,\r\ns16 idx)\r\n{\r\nu32 v;\r\nv = omap4_cminst_read_inst_reg(part, inst, idx);\r\nv &= ~mask;\r\nv |= bits;\r\nomap4_cminst_write_inst_reg(v, part, inst, idx);\r\nreturn v;\r\n}\r\nu32 omap4_cminst_set_inst_reg_bits(u32 bits, u8 part, s16 inst, s16 idx)\r\n{\r\nreturn omap4_cminst_rmw_inst_reg_bits(bits, bits, part, inst, idx);\r\n}\r\nu32 omap4_cminst_clear_inst_reg_bits(u32 bits, u8 part, s16 inst, s16 idx)\r\n{\r\nreturn omap4_cminst_rmw_inst_reg_bits(bits, 0x0, part, inst, idx);\r\n}\r\nu32 omap4_cminst_read_inst_reg_bits(u8 part, u16 inst, s16 idx, u32 mask)\r\n{\r\nu32 v;\r\nv = omap4_cminst_read_inst_reg(part, inst, idx);\r\nv &= mask;\r\nv >>= __ffs(mask);\r\nreturn v;\r\n}\r\nstatic void _clktrctrl_write(u8 c, u8 part, s16 inst, u16 cdoffs)\r\n{\r\nu32 v;\r\nv = omap4_cminst_read_inst_reg(part, inst, cdoffs + OMAP4_CM_CLKSTCTRL);\r\nv &= ~OMAP4430_CLKTRCTRL_MASK;\r\nv |= c << OMAP4430_CLKTRCTRL_SHIFT;\r\nomap4_cminst_write_inst_reg(v, part, inst, cdoffs + OMAP4_CM_CLKSTCTRL);\r\n}\r\nbool omap4_cminst_is_clkdm_in_hwsup(u8 part, s16 inst, u16 cdoffs)\r\n{\r\nu32 v;\r\nv = omap4_cminst_read_inst_reg(part, inst, cdoffs + OMAP4_CM_CLKSTCTRL);\r\nv &= OMAP4430_CLKTRCTRL_MASK;\r\nv >>= OMAP4430_CLKTRCTRL_SHIFT;\r\nreturn (v == OMAP34XX_CLKSTCTRL_ENABLE_AUTO) ? true : false;\r\n}\r\nvoid omap4_cminst_clkdm_enable_hwsup(u8 part, s16 inst, u16 cdoffs)\r\n{\r\n_clktrctrl_write(OMAP34XX_CLKSTCTRL_ENABLE_AUTO, part, inst, cdoffs);\r\n}\r\nvoid omap4_cminst_clkdm_disable_hwsup(u8 part, s16 inst, u16 cdoffs)\r\n{\r\n_clktrctrl_write(OMAP34XX_CLKSTCTRL_DISABLE_AUTO, part, inst, cdoffs);\r\n}\r\nvoid omap4_cminst_clkdm_force_sleep(u8 part, s16 inst, u16 cdoffs)\r\n{\r\n_clktrctrl_write(OMAP34XX_CLKSTCTRL_FORCE_SLEEP, part, inst, cdoffs);\r\n}\r\nvoid omap4_cminst_clkdm_force_wakeup(u8 part, s16 inst, u16 cdoffs)\r\n{\r\n_clktrctrl_write(OMAP34XX_CLKSTCTRL_FORCE_WAKEUP, part, inst, cdoffs);\r\n}\r\nint omap4_cminst_wait_module_ready(u8 part, u16 inst, s16 cdoffs,\r\nu16 clkctrl_offs)\r\n{\r\nint i = 0;\r\nif (!clkctrl_offs)\r\nreturn 0;\r\nomap_test_timeout(_is_module_ready(part, inst, cdoffs, clkctrl_offs),\r\nMAX_MODULE_READY_TIME, i);\r\nreturn (i < MAX_MODULE_READY_TIME) ? 0 : -EBUSY;\r\n}\r\nint omap4_cminst_wait_module_idle(u8 part, u16 inst, s16 cdoffs, u16 clkctrl_offs)\r\n{\r\nint i = 0;\r\nif (!clkctrl_offs)\r\nreturn 0;\r\nomap_test_timeout((_clkctrl_idlest(part, inst, cdoffs, clkctrl_offs) ==\r\nCLKCTRL_IDLEST_DISABLED),\r\nMAX_MODULE_READY_TIME, i);\r\nreturn (i < MAX_MODULE_READY_TIME) ? 0 : -EBUSY;\r\n}\r\nvoid omap4_cminst_module_enable(u8 mode, u8 part, u16 inst, s16 cdoffs,\r\nu16 clkctrl_offs)\r\n{\r\nu32 v;\r\nv = omap4_cminst_read_inst_reg(part, inst, clkctrl_offs);\r\nv &= ~OMAP4430_MODULEMODE_MASK;\r\nv |= mode << OMAP4430_MODULEMODE_SHIFT;\r\nomap4_cminst_write_inst_reg(v, part, inst, clkctrl_offs);\r\n}\r\nvoid omap4_cminst_module_disable(u8 part, u16 inst, s16 cdoffs,\r\nu16 clkctrl_offs)\r\n{\r\nu32 v;\r\nv = omap4_cminst_read_inst_reg(part, inst, clkctrl_offs);\r\nv &= ~OMAP4430_MODULEMODE_MASK;\r\nomap4_cminst_write_inst_reg(v, part, inst, clkctrl_offs);\r\n}
