

================================================================
== Vitis HLS Report for 'loss_derivative'
================================================================
* Date:           Tue May 24 23:17:28 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        lossfun
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+---------+---------+----------+----------+-----+-----+---------+
        |                       |            |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |        Instance       |   Module   |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------+------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_exp_16_3_s_fu_529  |exp_16_3_s  |       13|       13|  0.130 us|  0.130 us|    1|    1|      yes|
        |grp_log_16_3_s_fu_540  |log_16_3_s  |       10|       10|  0.100 us|  0.100 us|    1|    1|      yes|
        +-----------------------+------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_31_1  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_34_2  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_39_3  |        3|        ?|         4|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_42_4  |        3|        ?|         4|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_53_5  |        ?|        ?|         3|          1|          1|      ?|       yes|
        |- VITIS_LOOP_59_6  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_65_7  |       16|        ?|        17|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_69_8  |       49|        ?|        50|          1|          1|  1 ~ ?|       yes|
        |- VITIS_LOOP_75_9  |        2|        ?|         3|          1|          1|  1 ~ ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    709|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        8|    5|    4797|   4090|    -|
|Memory           |        2|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    759|    -|
|Register         |        -|    -|    1260|    160|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       10|    5|    6057|   5718|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        3|    2|       5|     10|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+-----------------------+---------+----+------+------+-----+
    |          Instance         |         Module        | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------+-----------------------+---------+----+------+------+-----+
    |control_s_axi_U            |control_s_axi          |        0|   0|   218|   332|    0|
    |grp_exp_16_3_s_fu_529      |exp_16_3_s             |        5|   2|  1406|   609|    0|
    |gmem_m_axi_U               |gmem_m_axi             |        2|   0|   537|   677|    0|
    |grp_log_16_3_s_fu_540      |log_16_3_s             |        1|   3|   662|   969|    0|
    |sdiv_29ns_16s_16_33_1_U21  |sdiv_29ns_16s_16_33_1  |        0|   0|  1974|  1503|    0|
    +---------------------------+-----------------------+---------+----+------+------+-----+
    |Total                      |                       |        8|   5|  4797|  4090|    0|
    +---------------------------+-----------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+-------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |    Module   | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+-------------+---------+---+----+-----+------+-----+------+-------------+
    |log_probs_V_U  |log_probs_V  |        1|  0|   0|    0|   100|   16|     1|         1600|
    |probs_V_U      |log_probs_V  |        1|  0|   0|    0|   100|   16|     1|         1600|
    +---------------+-------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |             |        2|  0|   0|    0|   200|   32|     2|         3200|
    +---------------+-------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln31_fu_860_p2                  |         +|   0|  0|  38|          31|           1|
    |add_ln34_fu_890_p2                  |         +|   0|  0|  38|          31|           1|
    |add_ln39_fu_795_p2                  |         +|   0|  0|  38|          31|           1|
    |add_ln42_fu_826_p2                  |         +|   0|  0|  38|          31|           1|
    |add_ln53_fu_605_p2                  |         +|   0|  0|  38|          31|           1|
    |add_ln59_fu_634_p2                  |         +|   0|  0|  38|          31|           1|
    |add_ln65_fu_665_p2                  |         +|   0|  0|  38|          31|           1|
    |add_ln69_fu_699_p2                  |         +|   0|  0|  38|          31|           1|
    |add_ln703_fu_774_p2                 |         +|   0|  0|  23|          16|          15|
    |add_ln75_fu_745_p2                  |         +|   0|  0|  38|          31|           1|
    |sum_V_1_fu_689_p2                   |         +|   0|  0|  23|          16|          16|
    |log_probs_V_d0                      |         -|   0|  0|  23|          16|          16|
    |loss_V_fu_740_p2                    |         -|   0|  0|  23|           1|          16|
    |ap_block_pp5_stage0_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp6_stage0_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp7_stage0_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp8_stage0_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_state102_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state111_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state125_pp7_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state135_pp8_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |grp_fu_551_p2                       |      icmp|   0|  0|  18|          32|           1|
    |icmp_ln1494_fu_620_p2               |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln31_fu_866_p2                 |      icmp|   0|  0|  17|          31|          31|
    |icmp_ln34_fu_896_p2                 |      icmp|   0|  0|  17|          31|          31|
    |icmp_ln39_fu_801_p2                 |      icmp|   0|  0|  17|          31|          31|
    |icmp_ln42_fu_832_p2                 |      icmp|   0|  0|  17|          31|          31|
    |icmp_ln53_fu_600_p2                 |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln59_1_fu_644_p2               |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln65_fu_675_p2                 |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln69_fu_709_p2                 |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln75_fu_755_p2                 |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln76_fu_760_p2                 |      icmp|   0|  0|  18|          32|          32|
    |max_V_2_fu_626_p3                   |    select|   0|  0|  16|           1|          16|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                       |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2                       |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp3                       |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp4                       |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp5                       |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp6                       |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp7                       |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp8                       |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1             |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1             |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1             |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1             |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp4_iter1             |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp5_iter1             |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp6_iter1             |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp7_iter1             |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp8_iter1             |       xor|   0|  0|   2|           2|           1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 709|         728|         456|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+-----+-----------+-----+-----------+
    |           Name           | LUT | Input Size| Bits| Total Bits|
    +--------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                 |  249|         58|    1|         58|
    |ap_enable_reg_pp0_iter1   |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2   |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1   |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2   |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1   |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter16  |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1   |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter49  |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter1   |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter2   |    9|          2|    1|          2|
    |ap_enable_reg_pp5_iter1   |    9|          2|    1|          2|
    |ap_enable_reg_pp5_iter3   |    9|          2|    1|          2|
    |ap_enable_reg_pp6_iter1   |    9|          2|    1|          2|
    |ap_enable_reg_pp6_iter3   |    9|          2|    1|          2|
    |ap_enable_reg_pp7_iter1   |    9|          2|    1|          2|
    |ap_enable_reg_pp7_iter2   |    9|          2|    1|          2|
    |ap_enable_reg_pp8_iter1   |    9|          2|    1|          2|
    |ap_enable_reg_pp8_iter2   |    9|          2|    1|          2|
    |dx_Addr_A_orig            |   25|          5|   32|        160|
    |dx_Din_A                  |   20|          4|   16|         64|
    |dx_WEN_A                  |    9|          2|    2|          4|
    |gmem_ARADDR               |   14|          3|   32|         96|
    |gmem_AWADDR               |   14|          3|   32|         96|
    |gmem_WDATA                |   14|          3|   16|         48|
    |gmem_blk_n_AR             |    9|          2|    1|          2|
    |gmem_blk_n_AW             |    9|          2|    1|          2|
    |gmem_blk_n_B              |    9|          2|    1|          2|
    |gmem_blk_n_R              |    9|          2|    1|          2|
    |gmem_blk_n_W              |    9|          2|    1|          2|
    |grp_fu_551_p0             |   14|          3|   32|         96|
    |i_1_reg_485               |    9|          2|   31|         62|
    |i_2_reg_463               |    9|          2|   31|         62|
    |i_3_reg_407               |    9|          2|   31|         62|
    |i_4_reg_496               |    9|          2|   31|         62|
    |i_5_reg_474               |    9|          2|   31|         62|
    |i_6_reg_418               |    9|          2|   31|         62|
    |i_7_reg_441               |    9|          2|   31|         62|
    |i_8_reg_452               |    9|          2|   31|         62|
    |i_reg_386                 |    9|          2|   31|         62|
    |log_probs_V_address0      |   20|          4|    7|         28|
    |loss_V_1_reg_507          |   14|          3|   16|         48|
    |max_V_1_reg_397           |    9|          2|   16|         32|
    |probs_V_address0          |   20|          4|    7|         28|
    |sum_V_reg_429             |    9|          2|   16|         32|
    |x_Addr_A_orig             |   31|          6|   32|        192|
    |x_WEN_A                   |    9|          2|    2|          4|
    +--------------------------+-----+-----------+-----+-----------+
    |Total                     |  759|        168|  561|       1590|
    +--------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                              |  57|   0|   57|          0|
    |ap_enable_reg_pp0_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter10               |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter11               |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter12               |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter13               |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter14               |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter15               |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter16               |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter4                |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter5                |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter6                |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter7                |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter8                |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter9                |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter10               |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter11               |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter12               |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter13               |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter14               |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter15               |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter16               |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter17               |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter18               |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter19               |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter20               |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter21               |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter22               |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter23               |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter24               |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter25               |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter26               |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter27               |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter28               |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter29               |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter30               |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter31               |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter32               |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter33               |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter34               |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter35               |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter36               |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter37               |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter38               |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter39               |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter4                |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter40               |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter41               |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter42               |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter43               |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter44               |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter45               |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter46               |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter47               |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter48               |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter49               |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter5                |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter6                |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter7                |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter8                |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter9                |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp6_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp7_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp7_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp7_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp8_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp8_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp8_iter2                |   1|   0|    1|          0|
    |dim_read_reg_915                       |  32|   0|   32|          0|
    |dx_addr_2_reg_1067                     |   7|   0|    7|          0|
    |dx_ddr_read_reg_938                    |  32|   0|   32|          0|
    |dx_load_reg_1141                       |  16|   0|   16|          0|
    |gmem_addr_2_read_reg_1197              |  16|   0|   16|          0|
    |gmem_addr_read_reg_1172                |  16|   0|   16|          0|
    |grp_exp_16_3_s_fu_529_ap_start_reg     |   1|   0|    1|          0|
    |grp_log_16_3_s_fu_540_ap_start_reg     |   1|   0|    1|          0|
    |i_1_reg_485                            |  31|   0|   31|          0|
    |i_2_reg_463                            |  31|   0|   31|          0|
    |i_3_reg_407                            |  31|   0|   31|          0|
    |i_4_reg_496                            |  31|   0|   31|          0|
    |i_5_reg_474                            |  31|   0|   31|          0|
    |i_6_reg_418                            |  31|   0|   31|          0|
    |i_7_reg_441                            |  31|   0|   31|          0|
    |i_8_cast6_cast_reg_1085                |   7|   0|   32|         25|
    |i_8_cast6_cast_reg_1085_pp4_iter1_reg  |   7|   0|   32|         25|
    |i_8_reg_452                            |  31|   0|   31|          0|
    |i_reg_386                              |  31|   0|   31|          0|
    |icmp_ln31_reg_1163                     |   1|   0|    1|          0|
    |icmp_ln31_reg_1163_pp7_iter1_reg       |   1|   0|    1|          0|
    |icmp_ln34_reg_1188                     |   1|   0|    1|          0|
    |icmp_ln34_reg_1188_pp8_iter1_reg       |   1|   0|    1|          0|
    |icmp_ln39_reg_1112                     |   1|   0|    1|          0|
    |icmp_ln42_reg_1132                     |   1|   0|    1|          0|
    |icmp_ln53_reg_956                      |   1|   0|    1|          0|
    |icmp_ln53_reg_956_pp0_iter1_reg        |   1|   0|    1|          0|
    |icmp_ln59_1_reg_984                    |   1|   0|    1|          0|
    |icmp_ln59_1_reg_984_pp1_iter1_reg      |   1|   0|    1|          0|
    |icmp_ln59_reg_975                      |   1|   0|    1|          0|
    |icmp_ln65_reg_1003                     |   1|   0|    1|          0|
    |icmp_ln69_reg_1027                     |   1|   0|    1|          0|
    |icmp_ln76_reg_1081                     |   1|   0|    1|          0|
    |icmp_ln76_reg_1081_pp4_iter1_reg       |   1|   0|    1|          0|
    |loss_V_1_reg_507                       |  16|   0|   16|          0|
    |loss_V_reg_1061                        |  16|   0|   16|          0|
    |max_V_1_reg_397                        |  16|   0|   16|          0|
    |op2_V_1_reg_1056                       |  16|   0|   16|          0|
    |reg_575                                |  16|   0|   16|          0|
    |reg_581                                |  16|   0|   16|          0|
    |reg_586                                |  16|   0|   16|          0|
    |reg_590                                |  16|   0|   16|          0|
    |sdiv_ln1148_reg_1046                   |  16|   0|   16|          0|
    |sum_V_cast_reg_1017                    |  29|   0|   29|          0|
    |sum_V_reg_429                          |  16|   0|   16|          0|
    |trunc_ln31_reg_1152                    |  31|   0|   31|          0|
    |trunc_ln32_reg_1167                    |   7|   0|    7|          0|
    |trunc_ln32_reg_1167_pp7_iter1_reg      |   7|   0|    7|          0|
    |trunc_ln35_reg_1192                    |   7|   0|    7|          0|
    |trunc_ln35_reg_1192_pp8_iter1_reg      |   7|   0|    7|          0|
    |trunc_ln39_reg_1095                    |  31|   0|   31|          0|
    |x_ddr_read_reg_943                     |  32|   0|   32|          0|
    |y_read_reg_931                         |  32|   0|   32|          0|
    |zext_ln703_reg_988                     |   7|   0|   32|         25|
    |zext_ln703_reg_988_pp1_iter1_reg       |   7|   0|   32|         25|
    |zext_ln70_reg_1031                     |   7|   0|   32|         25|
    |icmp_ln39_reg_1112                     |  64|  32|    1|          0|
    |icmp_ln42_reg_1132                     |  64|  32|    1|          0|
    |icmp_ln65_reg_1003                     |  64|  32|    1|          0|
    |icmp_ln69_reg_1027                     |  64|  32|    1|          0|
    |zext_ln70_reg_1031                     |  64|  32|   32|         25|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  |1260| 160| 1101|        150|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-----------------------+-----+-----+------------+-----------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|          control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|          control|        scalar|
|s_axi_control_AWADDR   |   in|    7|       s_axi|          control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|          control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|          control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|          control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|          control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|          control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|          control|        scalar|
|s_axi_control_ARADDR   |   in|    7|       s_axi|          control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|          control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|          control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|          control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|          control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|          control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|          control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|          control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  loss_derivative|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  loss_derivative|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  loss_derivative|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   32|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|             gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   32|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|             gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|             gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|             gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|             gmem|       pointer|
|x_Addr_A               |  out|   32|        bram|                x|         array|
|x_EN_A                 |  out|    1|        bram|                x|         array|
|x_WEN_A                |  out|    2|        bram|                x|         array|
|x_Din_A                |  out|   16|        bram|                x|         array|
|x_Dout_A               |   in|   16|        bram|                x|         array|
|x_Clk_A                |  out|    1|        bram|                x|         array|
|x_Rst_A                |  out|    1|        bram|                x|         array|
|dx_Addr_A              |  out|   32|        bram|               dx|         array|
|dx_EN_A                |  out|    1|        bram|               dx|         array|
|dx_WEN_A               |  out|    2|        bram|               dx|         array|
|dx_Din_A               |  out|   16|        bram|               dx|         array|
|dx_Dout_A              |   in|   16|        bram|               dx|         array|
|dx_Clk_A               |  out|    1|        bram|               dx|         array|
|dx_Rst_A               |  out|    1|        bram|               dx|         array|
+-----------------------+-----+-----+------------+-----------------+--------------+

