{"result": {"query": ":facetid:toc:\"db/conf/date/date2005.bht\"", "status": {"@code": "200", "text": "OK"}, "time": {"@unit": "msecs", "text": "185.93"}, "completions": {"@total": "1", "@computed": "1", "@sent": "1", "c": {"@sc": "313", "@dc": "313", "@oc": "313", "@id": "40541242", "text": ":facetid:toc:db/conf/date/date2005.bht"}}, "hits": {"@total": "313", "@computed": "313", "@sent": "313", "@first": "0", "hit": [{"@score": "1", "@id": "5504623", "info": {"authors": {"author": [{"@pid": "84/2711", "text": "Amr T. Abdel-Hamid"}, {"@pid": "98/2059", "text": "Sofi\u00e8ne Tahar"}, {"@pid": "a/EMAboulhamid", "text": "El Mostapha Aboulhamid"}]}, "title": "A Public-Key Watermarking Technique for IP Designs.", "venue": "DATE", "pages": "330-335", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Abdel-HamidTA05", "doi": "10.1109/DATE.2005.32", "ee": "https://doi.org/10.1109/DATE.2005.32", "url": "https://dblp.org/rec/conf/date/Abdel-HamidTA05"}, "url": "URL#5504623"}, {"@score": "1", "@id": "5504624", "info": {"authors": {"author": [{"@pid": "43/5508", "text": "Samar Abdi"}, {"@pid": "g/DanielDGajski", "text": "Daniel D. Gajski"}]}, "title": "Functional Validation of System Level Static Scheduling.", "venue": "DATE", "pages": "542-547", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/AbdiG05", "doi": "10.1109/DATE.2005.164", "ee": "https://doi.org/10.1109/DATE.2005.164", "url": "https://dblp.org/rec/conf/date/AbdiG05"}, "url": "URL#5504624"}, {"@score": "1", "@id": "5504625", "info": {"authors": {"author": [{"@pid": "a/JavedAbsar", "text": "Mohammed Javed Absar"}, {"@pid": "61/3302", "text": "Francky Catthoor"}]}, "title": "Compiler-Based Approach for Exploiting Scratch-Pad in Presence of Irregular Array Access.", "venue": "DATE", "pages": "1162-1167", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/AbsarC05", "doi": "10.1109/DATE.2005.97", "ee": "https://doi.org/10.1109/DATE.2005.97", "url": "https://dblp.org/rec/conf/date/AbsarC05"}, "url": "URL#5504625"}, {"@score": "1", "@id": "5504626", "info": {"authors": {"author": [{"@pid": "25/1537", "text": "Aseem Agarwal"}, {"@pid": "83/5770", "text": "Kaviraj Chopra"}, {"@pid": "b/DBlaauw", "text": "David T. Blaauw"}]}, "title": "Statistical Timing Based Optimization using Gate Sizing.", "venue": "DATE", "pages": "400-405", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/AgarwalCB05", "doi": "10.1109/DATE.2005.281", "ee": "https://doi.org/10.1109/DATE.2005.281", "url": "https://dblp.org/rec/conf/date/AgarwalCB05"}, "url": "URL#5504626"}, {"@score": "1", "@id": "5504627", "info": {"authors": {"author": [{"@pid": "78/2752", "text": "Waseem Ahmed"}, {"@pid": "60/3196", "text": "Doug Myers"}]}, "title": "Design Refinement for Efficient Cluste ing of Objects in Embedded Systems.", "venue": "DATE", "pages": "718-719", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/AhmedM05", "doi": "10.1109/DATE.2005.117", "ee": "https://doi.org/10.1109/DATE.2005.117", "url": "https://dblp.org/rec/conf/date/AhmedM05"}, "url": "URL#5504627"}, {"@score": "1", "@id": "5504628", "info": {"authors": {"author": [{"@pid": "30/4412", "text": "Zaid Al-Ars"}, {"@pid": "75/4940", "text": "Said Hamdioui"}, {"@pid": "63/4481", "text": "Georg Mueller"}, {"@pid": "06/6388", "text": "Ad J. van de Goor"}]}, "title": "Framework for Fault Analysis and Test Generation in DRAMs.", "venue": "DATE", "pages": "1020-1021", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Al-ArsHMG05", "doi": "10.1109/DATE.2005.161", "ee": "https://doi.org/10.1109/DATE.2005.161", "url": "https://dblp.org/rec/conf/date/Al-ArsHMG05"}, "url": "URL#5504628"}, {"@score": "1", "@id": "5504629", "info": {"authors": {"author": [{"@pid": "36/4738", "text": "Karsten Albers"}, {"@pid": "60/4647", "text": "Frank Slomka"}]}, "title": "Efficient Feasibility Analysis for Real-Time Systems with EDF Scheduling.", "venue": "DATE", "pages": "492-497", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/AlbersS05", "doi": "10.1109/DATE.2005.128", "ee": "https://doi.org/10.1109/DATE.2005.128", "url": "https://dblp.org/rec/conf/date/AlbersS05"}, "url": "URL#5504629"}, {"@score": "1", "@id": "5504630", "info": {"authors": {"author": [{"@pid": "63/5835", "text": "Christophe Alexandre"}, {"@pid": "67/6706", "text": "Hugo Cl\u00e9ment"}, {"@pid": "15/236", "text": "Jean-Paul Chaput"}, {"@pid": "20/2173", "text": "Marek Sroka"}, {"@pid": "25/1625", "text": "Christian Masson"}, {"@pid": "61/3405", "text": "Remy Escassut"}]}, "title": "TSUNAMI: An Integrated Timing-Driven Place And Route Research Platform.", "venue": "DATE", "pages": "920-921", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/AlexandreCCSME05", "doi": "10.1109/DATE.2005.317", "ee": "https://doi.org/10.1109/DATE.2005.317", "url": "https://dblp.org/rec/conf/date/AlexandreCCSME05"}, "url": "URL#5504630"}, {"@score": "1", "@id": "5504631", "info": {"authors": {"author": [{"@pid": "91/1819", "text": "Sobeeh Almukhaizim"}, {"@pid": "17/5884", "text": "Yiorgos Makris"}]}, "title": "Concurrent Error Detection in Asynchronous Burst-Mode Controllers.", "venue": "DATE", "pages": "1272-1277", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/AlmukhaizimM05", "doi": "10.1109/DATE.2005.101", "ee": "https://doi.org/10.1109/DATE.2005.101", "url": "https://dblp.org/rec/conf/date/AlmukhaizimM05"}, "url": "URL#5504631"}, {"@score": "1", "@id": "5504632", "info": {"authors": {"author": [{"@pid": "05/2560", "text": "Paolo Amato"}, {"@pid": "40/102", "text": "Nicola Cesario"}, {"@pid": "22/3666", "text": "M. Di Meglio"}, {"@pid": "73/1966", "text": "Francesco Pirozzi"}]}, "title": "Realization of a Virtual Lambda Sensor on a Fixed Precision System.", "venue": "DATE", "pages": "192-197", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/AmatoCMP05", "doi": "10.1109/DATE.2005.253", "ee": "https://doi.org/10.1109/DATE.2005.253", "url": "https://dblp.org/rec/conf/date/AmatoCMP05"}, "url": "URL#5504632"}, {"@score": "1", "@id": "5504633", "info": {"authors": {"author": [{"@pid": "41/1314", "text": "Alexandre M. Amory"}, {"@pid": "22/680", "text": "Marcelo Lubaszewski"}, {"@pid": "m/FernandoGehmMoraes", "text": "Fernando Gehm Moraes"}, {"@pid": "50/482", "text": "Edson I. Moreno"}]}, "title": "Test Time Reduction Reusing Multiple Processors in a Network-on-Chip Based Architecture.", "venue": "DATE", "pages": "62-63", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/AmoryLMM05", "doi": "10.1109/DATE.2005.304", "ee": "https://doi.org/10.1109/DATE.2005.304", "url": "https://dblp.org/rec/conf/date/AmoryLMM05"}, "url": "URL#5504633"}, {"@score": "1", "@id": "5504634", "info": {"authors": {"author": [{"@pid": "46/2242", "text": "Alexandru Andrei"}, {"@pid": "30/5482", "text": "Marcus T. Schmitz"}, {"@pid": "e/PetruEles", "text": "Petru Eles"}, {"@pid": "p/ZeboPeng", "text": "Zebo Peng"}, {"@pid": "48/5139", "text": "Bashir M. Al-Hashimi"}]}, "title": "Quasi-Static Voltage Scaling for Energy Minimization with Time Constraints.", "venue": "DATE", "pages": "514-519", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/AndreiSEPH05", "doi": "10.1109/DATE.2005.250", "ee": "https://doi.org/10.1109/DATE.2005.250", "url": "https://dblp.org/rec/conf/date/AndreiSEPH05"}, "url": "URL#5504634"}, {"@score": "1", "@id": "5504635", "info": {"authors": {"author": [{"@pid": "93/1659", "text": "Divya Arora"}, {"@pid": "60/5388", "text": "Srivaths Ravi 0001"}, {"@pid": "74/3747", "text": "Anand Raghunathan"}, {"@pid": "j/NirajKJha", "text": "Niraj K. Jha"}]}, "title": "Secure Embedded Processing through Hardware-Assisted Run-Time Monitoring.", "venue": "DATE", "pages": "178-183", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/AroraRRJ05", "doi": "10.1109/DATE.2005.266", "ee": "https://doi.org/10.1109/DATE.2005.266", "url": "https://dblp.org/rec/conf/date/AroraRRJ05"}, "url": "URL#5504635"}, {"@score": "1", "@id": "5504636", "info": {"authors": {"author": [{"@pid": "a/GAsadi", "text": "Ghazanfar Asadi"}, {"@pid": "55/3589", "text": "Mehdi Baradaran Tahoori"}]}, "title": "An Accurate SER Estimation Method Based on Propagation Probability.", "venue": "DATE", "pages": "306-307", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/AsadiT05", "doi": "10.1109/DATE.2005.49", "ee": "https://doi.org/10.1109/DATE.2005.49", "url": "https://dblp.org/rec/conf/date/AsadiT05"}, "url": "URL#5504636"}, {"@score": "1", "@id": "5504637", "info": {"authors": {"author": [{"@pid": "99/4394", "text": "Raoul F. Badaoui"}, {"@pid": "81/2940", "text": "Ranga Vemuri"}]}, "title": "Multi-Placement Structures for Fast and Optimized Placement in Analog Circuit Synthesis.", "venue": "DATE", "pages": "138-143", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/BadaouiV05", "doi": "10.1109/DATE.2005.216", "ee": "https://doi.org/10.1109/DATE.2005.216", "url": "https://dblp.org/rec/conf/date/BadaouiV05"}, "url": "URL#5504637"}, {"@score": "1", "@id": "5504638", "info": {"authors": {"author": [{"@pid": "95/3", "text": "Robert Bai"}, {"@pid": "18/1402", "text": "Nam Sung Kim"}, {"@pid": "39/793", "text": "Taeho Kgil"}, {"@pid": "83/6040", "text": "Dennis Sylvester"}, {"@pid": "m/TrevorNMudge", "text": "Trevor N. Mudge"}]}, "title": "Power-Performance Trade-Offs in Nanometer-Scale Multi-Level Caches Considering Total Leakage.", "venue": "DATE", "pages": "650-651", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/BaiKKSM05", "doi": "10.1109/DATE.2005.243", "ee": "https://doi.org/10.1109/DATE.2005.243", "url": "https://dblp.org/rec/conf/date/BaiKKSM05"}, "url": "URL#5504638"}, {"@score": "1", "@id": "5504639", "info": {"authors": {"author": [{"@pid": "09/5232", "text": "Kedarnath J. Balakrishnan"}, {"@pid": "69/6648", "text": "Nur A. Touba"}]}, "title": "Reconfigurable Linear Decompressors Using Symbolic Gaussian Elimination.", "venue": "DATE", "pages": "1130-1135", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/BalakrishnanT05", "doi": "10.1109/DATE.2005.255", "ee": "https://doi.org/10.1109/DATE.2005.255", "url": "https://dblp.org/rec/conf/date/BalakrishnanT05"}, "url": "URL#5504639"}, {"@score": "1", "@id": "5504640", "info": {"authors": {"author": [{"@pid": "49/6792", "text": "Massimo Baleani"}, {"@pid": "60/5230", "text": "Alberto Ferrari"}, {"@pid": "41/746", "text": "Leonardo Mangeruca"}, {"@pid": "s/ALSangiovanniV", "text": "Alberto L. Sangiovanni-Vincentelli"}, {"@pid": "13/5130", "text": "Ulrich Freund"}, {"@pid": "78/180", "text": "Erhard Schlenker"}, {"@pid": "60/3903", "text": "Hans-J\u00f6rg Wolff"}]}, "title": "Correct-by-Construction Transformations across Design Environments for Model-Based Embedded Software Development.", "venue": "DATE", "pages": "1044-1049", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/BaleaniFMSFSW05", "doi": "10.1109/DATE.2005.105", "ee": "https://doi.org/10.1109/DATE.2005.105", "url": "https://dblp.org/rec/conf/date/BaleaniFMSFSW05"}, "url": "URL#5504640"}, {"@score": "1", "@id": "5504641", "info": {"authors": {"author": [{"@pid": "99/5731", "text": "Nastaran Baradaran"}, {"@pid": "d/PedroCDiniz", "text": "Pedro C. Diniz"}]}, "title": "A Register Allocation Algorithm in the Presence of Scalar Replacement for Fine-Grain Configurable Architectures.", "venue": "DATE", "pages": "6-11", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/BaradaranD05", "doi": "10.1109/DATE.2005.35", "ee": "https://doi.org/10.1109/DATE.2005.35", "url": "https://dblp.org/rec/conf/date/BaradaranD05"}, "url": "URL#5504641"}, {"@score": "1", "@id": "5504642", "info": {"authors": {"author": [{"@pid": "75/5129", "text": "Ludovic Barrandon"}, {"@pid": "56/1272", "text": "S. Crand"}, {"@pid": "75/753", "text": "Dominique Houzet"}]}, "title": "Systematic Figure of Merit Computation for the Design of Pipeline ADC.", "venue": "DATE", "pages": "277-278", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/BarrandonCH05", "doi": "10.1109/DATE.2005.292", "ee": "https://doi.org/10.1109/DATE.2005.292", "url": "https://dblp.org/rec/conf/date/BarrandonCH05"}, "url": "URL#5504642"}, {"@score": "1", "@id": "5504643", "info": {"authors": {"author": [{"@pid": "64/3351", "text": "Domenico Barretta"}, {"@pid": "16/4949", "text": "William Fornaciari"}, {"@pid": "06/1101", "text": "Mariagiovanna Sami"}, {"@pid": "81/6026", "text": "Daniele Bagni"}]}, "title": "Multithreaded Extension to Multicluster VLIW Processors for Embedded Applications.", "venue": "DATE", "pages": "748-749", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/BarrettaFSB05", "doi": "10.1109/DATE.2005.219", "ee": "https://doi.org/10.1109/DATE.2005.219", "url": "https://dblp.org/rec/conf/date/BarrettaFSB05"}, "url": "URL#5504643"}, {"@score": "1", "@id": "5504644", "info": {"authors": {"author": [{"@pid": "05/4621", "text": "Matthias Beck"}, {"@pid": "93/6521", "text": "Olivier Barondeau"}, {"@pid": "23/5974", "text": "Martin Kaibel"}, {"@pid": "84/993", "text": "Frank Poehl"}, {"@pid": "77/2945", "text": "Xijiang Lin"}, {"@pid": "68/5979", "text": "Ron Press"}]}, "title": "Logic Design for On-Chip Test Clock Generation - Implementation Details and Impact on Delay Test Quality.", "venue": "DATE", "pages": "56-61", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/BeckBKPLP05", "doi": "10.1109/DATE.2005.199", "ee": "https://doi.org/10.1109/DATE.2005.199", "url": "https://dblp.org/rec/conf/date/BeckBKPLP05"}, "url": "URL#5504644"}, {"@score": "1", "@id": "5504645", "info": {"authors": {"author": [{"@pid": "43/5603", "text": "Amitava Bhaduri"}, {"@pid": "81/2940", "text": "Ranga Vemuri"}]}, "title": "Inductive and Capacitive Coupling Aware Routing Methodology Driven by a Higher Order RLCK Moment Metric.", "venue": "DATE", "pages": "922-923", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/BhaduriV05", "doi": "10.1109/DATE.2005.182", "ee": "https://doi.org/10.1109/DATE.2005.182", "url": "https://dblp.org/rec/conf/date/BhaduriV05"}, "url": "URL#5504645"}, {"@score": "1", "@id": "5504646", "info": {"authors": {"author": [{"@pid": "75/4629", "text": "Swarup Bhunia"}, {"@pid": "m/HamidMahmoodi", "text": "Hamid Mahmoodi-Meimand"}, {"@pid": "60/4440", "text": "Arijit Raychowdhury"}, {"@pid": "r/KaushikRoy", "text": "Kaushik Roy 0001"}]}, "title": "A Novel Low-overhead Delay Testing Technique for Arbitrary Two-Pattern Test Application.", "venue": "DATE", "pages": "1136-1141", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/BhuniaMRR05", "doi": "10.1109/DATE.2005.27", "ee": "https://doi.org/10.1109/DATE.2005.27", "url": "https://dblp.org/rec/conf/date/BhuniaMRR05"}, "url": "URL#5504646"}, {"@score": "1", "@id": "5504647", "info": {"authors": {"author": [{"@pid": "56/6203", "text": "Partha Biswas"}, {"@pid": "58/5913", "text": "Sudarshan Banerjee"}, {"@pid": "d/NikilDDutt", "text": "Nikil D. Dutt"}, {"@pid": "p/LauraPozzi", "text": "Laura Pozzi"}, {"@pid": "i/PIenne", "text": "Paolo Ienne"}]}, "title": "ISEGEN: Generation of High-Quality Instruction Set Extensions by Iterative Improvement.", "venue": "DATE", "pages": "1246-1251", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/BiswasBDPI05", "doi": "10.1109/DATE.2005.191", "ee": "https://doi.org/10.1109/DATE.2005.191", "url": "https://dblp.org/rec/conf/date/BiswasBDPI05"}, "url": "URL#5504647"}, {"@score": "1", "@id": "5504648", "info": {"authors": {"author": [{"@pid": "19/5753", "text": "Sounil Biswas"}, {"@pid": "83/6353-1", "text": "Peng Li 0001"}, {"@pid": "b/RDShawnBlanton", "text": "R. D. (Shawn) Blanton"}, {"@pid": "p/LawrenceTPileggi", "text": "Larry T. Pileggi"}]}, "title": "Specification Test Compaction for Analog Circuits and MEMS.", "venue": "DATE", "pages": "164-169", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/BiswasLBP05", "doi": "10.1109/DATE.2005.277", "ee": "https://doi.org/10.1109/DATE.2005.277", "url": "https://dblp.org/rec/conf/date/BiswasLBP05"}, "url": "URL#5504648"}, {"@score": "1", "@id": "5504649", "info": {"authors": {"author": [{"@pid": "90/737", "text": "Tobias Bjerregaard"}, {"@pid": "42/2580", "text": "Jens Spars\u00f8"}]}, "title": "A Router Architecture for Connection-Oriented Service Guarantees in the MANGO Clockless Network-on-Chip.", "venue": "DATE", "pages": "1226-1231", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/BjerregaardS05", "doi": "10.1109/DATE.2005.36", "ee": "https://doi.org/10.1109/DATE.2005.36", "url": "https://dblp.org/rec/conf/date/BjerregaardS05"}, "url": "URL#5504649"}, {"@score": "1", "@id": "5504650", "info": {"authors": {"author": [{"@pid": "38/6513", "text": "Ra\u00fal Bl\u00e1zquez"}, {"@pid": "96/3433", "text": "Fred S. Lee"}, {"@pid": "15/1047", "text": "David D. Wentzloff"}, {"@pid": "56/4672", "text": "Brian P. Ginsburg"}, {"@pid": "67/1946", "text": "Johnna Powell"}, {"@pid": "c/AnanthaChandrakasan", "text": "Anantha P. Chandrakasan"}]}, "title": "Direct Conversion Pulsed UWB Transceiver Architecture.", "venue": "DATE", "pages": "94-95", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/BlazquezLWGPC05", "doi": "10.1109/DATE.2005.122", "ee": "https://doi.org/10.1109/DATE.2005.122", "url": "https://dblp.org/rec/conf/date/BlazquezLWGPC05"}, "url": "URL#5504650"}, {"@score": "1", "@id": "5504651", "info": {"authors": {"author": [{"@pid": "38/1909", "text": "Ghenadie Bodean"}, {"@pid": "70/5065", "text": "Diana Bodean"}, {"@pid": "74/2698", "text": "A. Labunetz"}]}, "title": "New Schemes for Self-Testing RAM.", "venue": "DATE", "pages": "858-859", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/BodeanBL05", "doi": "10.1109/DATE.2005.223", "ee": "https://doi.org/10.1109/DATE.2005.223", "url": "https://dblp.org/rec/conf/date/BodeanBL05"}, "url": "URL#5504651"}, {"@score": "1", "@id": "5504652", "info": {"authors": {"author": [{"@pid": "b/CristianaBolchini", "text": "Cristiana Bolchini"}, {"@pid": "63/5564", "text": "Fabio Salice"}, {"@pid": "31/1913", "text": "Donatella Sciuto"}, {"@pid": "60/280", "text": "Luigi Pomante"}]}, "title": "Reliable System Specification for Self-Checking Data-Paths.", "venue": "DATE", "pages": "1278-1283", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/BolchiniSSP05", "doi": "10.1109/DATE.2005.259", "ee": "https://doi.org/10.1109/DATE.2005.259", "url": "https://dblp.org/rec/conf/date/BolchiniSSP05"}, "url": "URL#5504652"}, {"@score": "1", "@id": "5504653", "info": {"authors": {"author": [{"@pid": "29/180", "text": "Pierre Bomel"}, {"@pid": "58/11478", "text": "Eric Martin 0001"}, {"@pid": "07/2226", "text": "Emmanuel Boutillon"}]}, "title": "Synchronization Processor Synthesis for Latency Insensitive Systems.", "venue": "DATE", "pages": "896-897", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/BomelMB05", "doi": "10.1109/DATE.2005.287", "ee": "https://doi.org/10.1109/DATE.2005.287", "url": "https://dblp.org/rec/conf/date/BomelMB05"}, "url": "URL#5504653"}, {"@score": "1", "@id": "5504654", "info": {"authors": {"author": [{"@pid": "63/6698", "text": "J\u00fcrgen Bortolazzi"}, {"@pid": "19/7001", "text": "J.-L. Mat\u00e9"}, {"@pid": "15/5306", "text": "J. Becker"}, {"@pid": "82/3025", "text": "C. Morgano"}]}, "title": "Automotive System Architectures (Automotive Special Day).", "venue": "DATE", "pages": "654", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/BortolazziMBM05", "doi": "10.1109/DATE.2005.78", "ee": "https://doi.org/10.1109/DATE.2005.78", "url": "https://dblp.org/rec/conf/date/BortolazziMBM05"}, "url": "URL#5504654"}, {"@score": "1", "@id": "5504655", "info": {"authors": {"author": [{"@pid": "31/1432", "text": "Sebasti\u00e0 A. Bota"}, {"@pid": "34/2842", "text": "M. Rosales"}, {"@pid": "95/3377", "text": "Jos\u00e9 Luis Rossell\u00f3"}, {"@pid": "20/6751", "text": "Jaume Segura 0001"}]}, "title": "Smart Temperature Sensor for Thermal Testing of Cell-Based ICs.", "venue": "DATE", "pages": "464-465", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/BotaRRS05", "doi": "10.1109/DATE.2005.271", "ee": "https://doi.org/10.1109/DATE.2005.271", "url": "https://dblp.org/rec/conf/date/BotaRRS05"}, "url": "URL#5504655"}, {"@score": "1", "@id": "5504656", "info": {"authors": {"author": [{"@pid": "94/5763", "text": "G. Fraidy Bouesse"}, {"@pid": "59/4092", "text": "Marc Renaudin"}, {"@pid": "02/2954", "text": "Sophie Dumont"}, {"@pid": "02/6083", "text": "Fabien Germain"}]}, "title": "DPA on Quasi Delay Insensitive Asynchronous Circuits: Formalization and Improvement.", "venue": "DATE", "pages": "424-429", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/BouesseRDG05", "doi": "10.1109/DATE.2005.124", "ee": "https://doi.org/10.1109/DATE.2005.124", "url": "https://dblp.org/rec/conf/date/BouesseRDG05"}, "url": "URL#5504656"}, {"@score": "1", "@id": "5504657", "info": {"authors": {"author": [{"@pid": "05/6709", "text": "Bruno Bougard"}, {"@pid": "61/3302", "text": "Francky Catthoor"}, {"@pid": "79/5156", "text": "Denis C. Daly"}, {"@pid": "c/AnanthaChandrakasan", "text": "Anantha P. Chandrakasan"}, {"@pid": "56/5450", "text": "Wim Dehaene"}]}, "title": "Energy Efficiency of the IEEE 802.15.4 Standard in Dense Wireless Microsensor Networks: Modeling and Improvement Perspectives.", "venue": "DATE", "pages": "196-201", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/BougardCDCD05", "doi": "10.1109/DATE.2005.136", "ee": "https://doi.org/10.1109/DATE.2005.136", "url": "https://dblp.org/rec/conf/date/BougardCDCD05"}, "url": "URL#5504657"}, {"@score": "1", "@id": "5504658", "info": {"authors": {"author": {"@pid": "85/1936", "text": "Horst Brinkmeyer"}}, "title": "A New Approach to Component Testing.", "venue": "DATE", "pages": "534-535", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Brinkmeyer05", "doi": "10.1109/DATE.2005.23", "ee": "https://doi.org/10.1109/DATE.2005.23", "url": "https://dblp.org/rec/conf/date/Brinkmeyer05"}, "url": "URL#5504658"}, {"@score": "1", "@id": "5504659", "info": {"authors": {"author": [{"@pid": "89/1835", "text": "Artur Burchard"}, {"@pid": "28/6648", "text": "Ewa Hekstra-Nowacka"}, {"@pid": "28/4880", "text": "Atul Chauhan"}]}, "title": "A Real-Time Streaming Memory Controller.", "venue": "DATE", "pages": "20-25", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/BurchardHC05", "doi": "10.1109/DATE.2005.34", "ee": "https://doi.org/10.1109/DATE.2005.34", "url": "https://dblp.org/rec/conf/date/BurchardHC05"}, "url": "URL#5504659"}, {"@score": "1", "@id": "5504660", "info": {"authors": {"author": [{"@pid": "64/2083", "text": "Claire Burgui\u00e8re"}, {"@pid": "52/2597", "text": "Christine Rochange"}]}, "title": "A Contribution to Branch Prediction Modeling in WCET Analysi.", "venue": "DATE", "pages": "612-617", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/BurguiereR05", "doi": "10.1109/DATE.2005.7", "ee": "https://doi.org/10.1109/DATE.2005.7", "url": "https://dblp.org/rec/conf/date/BurguiereR05"}, "url": "URL#5504660"}, {"@score": "1", "@id": "5504661", "info": {"authors": {"author": [{"@pid": "70/2971", "text": "Gianpiero Cabodi"}, {"@pid": "50/6934", "text": "Marco Crivellari"}, {"@pid": "05/1758", "text": "Sergio Nocco"}, {"@pid": "58/6767", "text": "Stefano Quer"}]}, "title": "Circuit Based Quantification: Back to State Set Manipulation within Unbounded Model Checking.", "venue": "DATE", "pages": "688-689", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/CabodiCNQ05", "doi": "10.1109/DATE.2005.93", "ee": "https://doi.org/10.1109/DATE.2005.93", "url": "https://dblp.org/rec/conf/date/CabodiCNQ05"}, "url": "URL#5504661"}, {"@score": "1", "@id": "5504662", "info": {"authors": {"author": [{"@pid": "74/1647", "text": "Le Cai"}, {"@pid": "12/5138", "text": "Yung-Hsiang Lu"}]}, "title": "Joint Power Management of Memory and Disk.", "venue": "DATE", "pages": "86-91", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/CaiL05", "doi": "10.1109/DATE.2005.192", "ee": "https://doi.org/10.1109/DATE.2005.192", "url": "https://dblp.org/rec/conf/date/CaiL05"}, "url": "URL#5504662"}, {"@score": "1", "@id": "5504663", "info": {"authors": {"author": {"@pid": "61/2682", "text": "Raymond Campagnolo"}}, "title": "eMICAM a New Generation of Active DNA Chip with in Situ Electrochemical Detection.", "venue": "DATE", "pages": "1338-1339", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Campagnolo05", "doi": "10.1109/DATE.2005.133", "ee": "https://doi.org/10.1109/DATE.2005.133", "url": "https://dblp.org/rec/conf/date/Campagnolo05"}, "url": "URL#5504663"}, {"@score": "1", "@id": "5504664", "info": {"authors": {"author": [{"@pid": "30/996", "text": "Jonathan R. Carter"}, {"@pid": "05/85", "text": "Sule Ozev"}, {"@pid": "27/2064", "text": "Daniel J. Sorin"}]}, "title": "Circuit-Level Modeling for Concurrent Testing of Operational Defects due to Gate Oxide Breakdown.", "venue": "DATE", "pages": "300-305", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/CarterOS05", "doi": "10.1109/DATE.2005.94", "ee": "https://doi.org/10.1109/DATE.2005.94", "url": "https://dblp.org/rec/conf/date/CarterOS05"}, "url": "URL#5504664"}, {"@score": "1", "@id": "5504665", "info": {"authors": {"author": [{"@pid": "43/383", "text": "Mario R. Casu"}, {"@pid": "05/5802", "text": "Luca Macchiarulo"}]}, "title": "A New System Design Methodology for Wire Pipelined SoC.", "venue": "DATE", "pages": "944-945", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/CasuM05", "doi": "10.1109/DATE.2005.25", "ee": "https://doi.org/10.1109/DATE.2005.25", "url": "https://dblp.org/rec/conf/date/CasuM05"}, "url": "URL#5504665"}, {"@score": "1", "@id": "5504666", "info": {"authors": {"author": [{"@pid": "80/3493", "text": "Jianjiang Ceng"}, {"@pid": "00/5704", "text": "Manuel Hohenauer"}, {"@pid": "14/6306", "text": "Rainer Leupers"}, {"@pid": "02/5336", "text": "Gerd Ascheid"}, {"@pid": "72/1999", "text": "Heinrich Meyr"}, {"@pid": "10/6646", "text": "Gunnar Braun"}]}, "title": "C Compiler Retargeting Based on Instruction Semantics Models.", "venue": "DATE", "pages": "1150-1155", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/CengHLAMB05", "doi": "10.1109/DATE.2005.88", "ee": "https://doi.org/10.1109/DATE.2005.88", "url": "https://dblp.org/rec/conf/date/CengHLAMB05"}, "url": "URL#5504666"}, {"@score": "1", "@id": "5504667", "info": {"authors": {"author": [{"@pid": "c/SamarjitChakraborty", "text": "Samarjit Chakraborty"}, {"@pid": "t/LotharThiele", "text": "Lothar Thiele"}]}, "title": "A New Task Model for Streaming Applications and Its Schedulability Analysis.", "venue": "DATE", "pages": "486-491", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/ChakrabortyT05", "doi": "10.1109/DATE.2005.26", "ee": "https://doi.org/10.1109/DATE.2005.26", "url": "https://dblp.org/rec/conf/date/ChakrabortyT05"}, "url": "URL#5504667"}, {"@score": "1", "@id": "5504668", "info": {"authors": {"author": [{"@pid": "09/1662", "text": "Kameshwar Chandrasekar"}, {"@pid": "56/3227", "text": "Michael S. Hsiao"}]}, "title": "Integration of Learning Techniques into Incremental Satisfiability for Efficient Path-Delay Fault Test Generation.", "venue": "DATE", "pages": "1002-1007", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/ChandrasekarH05", "doi": "10.1109/DATE.2005.187", "ee": "https://doi.org/10.1109/DATE.2005.187", "url": "https://dblp.org/rec/conf/date/ChandrasekarH05"}, "url": "URL#5504668"}, {"@score": "1", "@id": "5504669", "info": {"authors": {"author": [{"@pid": "79/4753", "text": "Ajith Chandy"}, {"@pid": "74/1080", "text": "Tom Chen 0001"}]}, "title": "Performance Driven Decoupling Capacitor Allocation Considering Data and Clock Interactions.", "venue": "DATE", "pages": "984-985", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/ChandyC05", "doi": "10.1109/DATE.2005.238", "ee": "https://doi.org/10.1109/DATE.2005.238", "url": "https://dblp.org/rec/conf/date/ChandyC05"}, "url": "URL#5504669"}, {"@score": "1", "@id": "5504670", "info": {"authors": {"author": [{"@pid": "34/222", "text": "Steve Chappell"}, {"@pid": "60/1496", "text": "Alistair Macarthur"}, {"@pid": "80/132", "text": "Dan Preston"}, {"@pid": "43/646", "text": "Dave Olmstead"}, {"@pid": "85/6908", "text": "Bob Flint"}, {"@pid": "95/728", "text": "Chris Sullivan"}]}, "title": "Exploiting Real-Time FPGA Based Adaptive Systems Technology for Real-Time Sensor Fusion in Next Generation Automotive Safety Systems.", "venue": "DATE", "pages": "180-185", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/ChappellMPOFS05", "doi": "10.1109/DATE.2005.147", "ee": "https://doi.org/10.1109/DATE.2005.147", "url": "https://dblp.org/rec/conf/date/ChappellMPOFS05"}, "url": "URL#5504670"}, {"@score": "1", "@id": "5504671", "info": {"authors": {"author": [{"@pid": "c/GuilinChen", "text": "Guilin Chen"}, {"@pid": "k/MahmutTKandemir", "text": "Mahmut T. Kandemir"}, {"@pid": "31/1251", "text": "Mustafa Karak\u00f6y"}]}, "title": "A Constraint Network Based Approach to Memory Layout Optimization.", "venue": "DATE", "pages": "1156-1161", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/ChenKK05", "doi": "10.1109/DATE.2005.6", "ee": "https://doi.org/10.1109/DATE.2005.6", "url": "https://dblp.org/rec/conf/date/ChenKK05"}, "url": "URL#5504671"}, {"@score": "1", "@id": "5504672", "info": {"authors": {"author": [{"@pid": "07/3088", "text": "Chien-Liang Chen"}, {"@pid": "12/7047", "text": "Jiing-Yuan Lin"}, {"@pid": "65/1027", "text": "Youn-Long Lin"}]}, "title": "Integration, Verification and Layout of a Complex Multimedia SOC.", "venue": "DATE", "pages": "1116-1117", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/ChenLL05", "doi": "10.1109/DATE.2005.188", "ee": "https://doi.org/10.1109/DATE.2005.188", "url": "https://dblp.org/rec/conf/date/ChenLL05"}, "url": "URL#5504672"}, {"@score": "1", "@id": "5504673", "info": {"authors": {"author": [{"@pid": "01/3338", "text": "B. Cheon"}, {"@pid": "86/1908", "text": "E. Lee"}, {"@pid": "68/898", "text": "Laung-Terng Wang"}, {"@pid": "38/3836", "text": "Xiaoqing Wen"}, {"@pid": "34/2418", "text": "P. Hsu"}, {"@pid": "12/2075", "text": "J. Cho"}, {"@pid": "26/2355", "text": "J. Park"}, {"@pid": "67/1171", "text": "H. Chao"}, {"@pid": "41/1212", "text": "Shianling Wu"}]}, "title": "At-Speed Logic BIST for IP Cores.", "venue": "DATE", "pages": "860-861", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/CheonLWWHCPCW05", "doi": "10.1109/DATE.2005.70", "ee": "https://doi.org/10.1109/DATE.2005.70", "url": "https://dblp.org/rec/conf/date/CheonLWWHCPCW05"}, "url": "URL#5504673"}, {"@score": "1", "@id": "5504674", "info": {"authors": {"author": [{"@pid": "56/1927", "text": "Elaine Cheong"}, {"@pid": "03/2134-1", "text": "Jie Liu 0001"}]}, "title": "galsC: A Language for Event-Driven Embedded Systems.", "venue": "DATE", "pages": "1050-1055", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/CheongL05", "doi": "10.1109/DATE.2005.165", "ee": "https://doi.org/10.1109/DATE.2005.165", "url": "https://dblp.org/rec/conf/date/CheongL05"}, "url": "URL#5504674"}, {"@score": "1", "@id": "5504675", "info": {"authors": {"author": [{"@pid": "96/2421", "text": "Ray C. C. Cheung"}, {"@pid": "l/WayneLuk", "text": "Wayne Luk"}, {"@pid": "54/1029", "text": "Peter Y. K. Cheung"}]}, "title": "Reconfigurable Elliptic Curve Cryptosystems on a Chip.", "venue": "DATE", "pages": "24-29", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/CheungLC05", "doi": "10.1109/DATE.2005.254", "ee": "https://doi.org/10.1109/DATE.2005.254", "url": "https://dblp.org/rec/conf/date/CheungLC05"}, "url": "URL#5504675"}, {"@score": "1", "@id": "5504676", "info": {"authors": {"author": [{"@pid": "144/4589", "text": "Charles C. Chiang"}, {"@pid": "k/AndrewBKahng", "text": "Andrew B. Kahng"}, {"@pid": "57/1643", "text": "Subarna Sinha"}, {"@pid": "50/5827-1", "text": "Xu Xu 0001"}, {"@pid": "z/AZelikovsky", "text": "Alexander Zelikovsky"}]}, "title": "Bright-Field AAPSM Conflict Detection and Correction.", "venue": "DATE", "pages": "908-913", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/ChiangKSXZ05", "doi": "10.1109/DATE.2005.84", "ee": "https://doi.org/10.1109/DATE.2005.84", "url": "https://dblp.org/rec/conf/date/ChiangKSXZ05"}, "url": "URL#5504676"}, {"@score": "1", "@id": "5504677", "info": {"authors": {"author": [{"@pid": "38/3339", "text": "Yu-Tsun Chien"}, {"@pid": "44/3371", "text": "Dong Chen"}, {"@pid": "52/6363", "text": "Jea-Hong Lou"}, {"@pid": "01/1154", "text": "Gin-Kou Ma"}, {"@pid": "r/RobARutenbar", "text": "Rob A. Rutenbar"}, {"@pid": "40/6072", "text": "Tamal Mukherjee"}]}, "title": "Designer-Driven Topology Optimization for Pipelined Analog to Digital Converters.", "venue": "DATE", "pages": "279-280", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/ChienCLMRM05", "doi": "10.1109/DATE.2005.119", "ee": "https://doi.org/10.1109/DATE.2005.119", "url": "https://dblp.org/rec/conf/date/ChienCLMRM05"}, "url": "URL#5504677"}, {"@score": "1", "@id": "5504678", "info": {"authors": {"author": [{"@pid": "57/5865", "text": "Alexandre Chureau"}, {"@pid": "s/YvonSavaria", "text": "Yvon Savaria"}, {"@pid": "a/EMAboulhamid", "text": "El Mostapha Aboulhamid"}]}, "title": "The Role of Model-Level Transactors and UML in Functional Prototyping of Systems-on-Chip: A Software-Radio Application.", "venue": "DATE", "pages": "698-703", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/ChureauSA05", "doi": "10.1109/DATE.2005.309", "ee": "https://doi.org/10.1109/DATE.2005.309", "url": "https://dblp.org/rec/conf/date/ChureauSA05"}, "url": "URL#5504678"}, {"@score": "1", "@id": "5504679", "info": {"authors": {"author": [{"@pid": "18/2951", "text": "Alessandro Cilardo"}, {"@pid": "46/20", "text": "Antonino Mazzeo"}, {"@pid": "24/2916", "text": "Nicola Mazzocca"}, {"@pid": "59/3062", "text": "Luigi Romano"}]}, "title": "A Novel Unified Architecture for Public-Key Cryptography.", "venue": "DATE", "pages": "52-57", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/CilardoMMR05", "doi": "10.1109/DATE.2005.28", "ee": "https://doi.org/10.1109/DATE.2005.28", "url": "https://dblp.org/rec/conf/date/CilardoMMR05"}, "url": "URL#5504679"}, {"@score": "1", "@id": "5504680", "info": {"authors": {"author": [{"@pid": "39/3448", "text": "Joel Coburn"}, {"@pid": "60/5388", "text": "Srivaths Ravi 0001"}, {"@pid": "74/3747", "text": "Anand Raghunathan"}]}, "title": "Hardware Accelerated Power Estimation.", "venue": "DATE", "pages": "528-529", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/CoburnRR05", "doi": "10.1109/DATE.2005.168", "ee": "https://doi.org/10.1109/DATE.2005.168", "url": "https://dblp.org/rec/conf/date/CoburnRR05"}, "url": "URL#5504680"}, {"@score": "1", "@id": "5504681", "info": {"authors": {"author": [{"@pid": "39/3748", "text": "Jacques Combaz"}, {"@pid": "f/JeanClaudeFernandez", "text": "Jean-Claude Fernandez"}, {"@pid": "68/5201", "text": "Thierry Lepley"}, {"@pid": "s/JosephSifakis", "text": "Joseph Sifakis"}]}, "title": "Fine Grain QoS Control for Multimedia Application Software.", "venue": "DATE", "pages": "1038-1043", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/CombazFLS05", "doi": "10.1109/DATE.2005.155", "ee": "https://doi.org/10.1109/DATE.2005.155", "url": "https://dblp.org/rec/conf/date/CombazFLS05"}, "url": "URL#5504681"}, {"@score": "1", "@id": "5504682", "info": {"authors": {"author": {"@pid": "97/949", "text": "Massimo Conti"}}, "title": "SystemC Analysis of a New Dynamic Power Management Architectur.", "venue": "DATE", "pages": "177-178", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Conti05", "doi": "10.1109/DATE.2005.294", "ee": "https://doi.org/10.1109/DATE.2005.294", "url": "https://dblp.org/rec/conf/date/Conti05"}, "url": "URL#5504682"}, {"@score": "1", "@id": "5504683", "info": {"authors": {"author": [{"@pid": "97/949", "text": "Massimo Conti"}, {"@pid": "56/2919", "text": "Daniele Moretti"}]}, "title": "System Level Analysis of the Bluetooth Standard.", "venue": "DATE", "pages": "118-123", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/ContiM05", "doi": "10.1109/DATE.2005.288", "ee": "https://doi.org/10.1109/DATE.2005.288", "url": "https://dblp.org/rec/conf/date/ContiM05"}, "url": "URL#5504683"}, {"@score": "1", "@id": "5504684", "info": {"authors": {"author": [{"@pid": "32/2782", "text": "Sohini Dasgupta"}, {"@pid": "83/4837", "text": "Alexandre Yakovlev"}]}, "title": "Modeling and Verification of Globally Asynchronous and Locally Synchronous Ring Architectures.", "venue": "DATE", "pages": "568-569", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/DasguptaY05", "doi": "10.1109/DATE.2005.212", "ee": "https://doi.org/10.1109/DATE.2005.212", "url": "https://dblp.org/rec/conf/date/DasguptaY05"}, "url": "URL#5504684"}, {"@score": "1", "@id": "5504685", "info": {"authors": {"author": [{"@pid": "23/5963", "text": "Minas Dasygenis"}, {"@pid": "00/1208", "text": "Erik Brockmeyer"}, {"@pid": "40/701", "text": "Bart Durinck"}, {"@pid": "61/3302", "text": "Francky Catthoor"}, {"@pid": "s/DimitriosSoudris", "text": "Dimitrios Soudris"}, {"@pid": "t/AdoniosThanailakis", "text": "Antonios Thanailakis"}]}, "title": "A Memory Hierarchical Layer Assigning and Prefetching Technique to Overcome the Memory Performance/Energy Bottleneck.", "venue": "DATE", "pages": "946-947", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/DasygenisBDCST05", "doi": "10.1109/DATE.2005.19", "ee": "https://doi.org/10.1109/DATE.2005.19", "url": "https://dblp.org/rec/conf/date/DasygenisBDCST05"}, "url": "URL#5504685"}, {"@score": "1", "@id": "5504686", "info": {"authors": {"author": [{"@pid": "78/3624", "text": "Animesh Datta"}, {"@pid": "75/4629", "text": "Swarup Bhunia"}, {"@pid": "66/1210", "text": "Saibal Mukhopadhyay"}, {"@pid": "17/4919", "text": "Nilanjan Banerjee"}, {"@pid": "r/KaushikRoy", "text": "Kaushik Roy 0001"}]}, "title": "Statistical Modeling of Pipeline Delay and Design of Pipeline under Process Variation to Enhance Yield in sub-100nm Technologies.", "venue": "DATE", "pages": "926-931", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/DattaBMBR05", "doi": "10.1109/DATE.2005.278", "ee": "https://doi.org/10.1109/DATE.2005.278", "url": "https://dblp.org/rec/conf/date/DattaBMBR05"}, "url": "URL#5504686"}, {"@score": "1", "@id": "5504687", "info": {"authors": {"author": {"@pid": "91/3469", "text": "Alexander G. Dean"}}, "title": "Software Thread Integration and Synthesis for Real-Time Applications.", "venue": "DATE", "pages": "68-69", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Dean05", "doi": "10.1109/DATE.2005.275", "ee": "https://doi.org/10.1109/DATE.2005.275", "url": "https://dblp.org/rec/conf/date/Dean05"}, "url": "URL#5504687"}, {"@score": "1", "@id": "5504688", "info": {"authors": {"author": [{"@pid": "21/1493", "text": "Yuvraj Singh Dhillon"}, {"@pid": "81/4696", "text": "Abdulkadir Utku Diril"}, {"@pid": "31/928", "text": "Abhijit Chatterjee"}]}, "title": "Soft-Error Tolerance Analysis and Optimization of Nanometer Circuits.", "venue": "DATE", "pages": "288-293", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/DhillonDC05", "doi": "10.1109/DATE.2005.274", "ee": "https://doi.org/10.1109/DATE.2005.274", "url": "https://dblp.org/rec/conf/date/DhillonDC05"}, "url": "URL#5504688"}, {"@score": "1", "@id": "5504689", "info": {"authors": {"author": [{"@pid": "21/2412", "text": "Mengmeng Ding"}, {"@pid": "81/2940", "text": "Ranga Vemuri"}]}, "title": "A Two-Level Modeling Approach to Analog Circuit Performance Macromodeling.", "venue": "DATE", "pages": "1088-1089", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/DingV05", "doi": "10.1109/DATE.2005.43", "ee": "https://doi.org/10.1109/DATE.2005.43", "url": "https://dblp.org/rec/conf/date/DingV05"}, "url": "URL#5504689"}, {"@score": "1", "@id": "5504690", "info": {"authors": {"author": {"@pid": "84/5856", "text": "Elena Dubrova"}}, "title": "Structural Testing Based on Minimum Kernels.", "venue": "DATE", "pages": "1168-1173", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Dubrova05", "doi": "10.1109/DATE.2005.284", "ee": "https://doi.org/10.1109/DATE.2005.284", "url": "https://dblp.org/rec/conf/date/Dubrova05"}, "url": "URL#5504690"}, {"@score": "1", "@id": "5504691", "info": {"authors": {"author": [{"@pid": "55/4822", "text": "Andrew Duller"}, {"@pid": "78/5398", "text": "Daniel Towner"}, {"@pid": "22/2744", "text": "Gajinder Panesar"}, {"@pid": "14/6611", "text": "Alan Gray"}, {"@pid": "32/5183", "text": "Will Robbins"}]}, "title": "picoArray Technology: The Tool&apos;s Story.", "venue": "DATE", "pages": "106-111", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/DullerTPGR05", "doi": "10.1109/DATE.2005.239", "ee": "https://doi.org/10.1109/DATE.2005.239", "url": "https://dblp.org/rec/conf/date/DullerTPGR05"}, "url": "URL#5504691"}, {"@score": "1", "@id": "5504692", "info": {"authors": {"author": [{"@pid": "14/4673", "text": "Zoya Dyka"}, {"@pid": "l/PeterLangendorfer", "text": "Peter Langend\u00f6rfer"}]}, "title": "Area Efficient Hardware Implementation of Elliptic Curve Cryptography by Iteratively Applying Karatsuba&apos;s Method.", "venue": "DATE", "pages": "70-75", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/DykaL05", "doi": "10.1109/DATE.2005.67", "ee": "https://doi.org/10.1109/DATE.2005.67", "url": "https://dblp.org/rec/conf/date/DykaL05"}, "url": "URL#5504692"}, {"@score": "1", "@id": "5504693", "info": {"authors": {"author": {"@pid": "60/5638", "text": "Stephen A. Edwards"}}, "title": "The Challenges of Hardware Synthesis from C-Like Languages.", "venue": "DATE", "pages": "66-67", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Edwards05", "doi": "10.1109/DATE.2005.307", "ee": "https://doi.org/10.1109/DATE.2005.307", "url": "https://dblp.org/rec/conf/date/Edwards05"}, "url": "URL#5504693"}, {"@score": "1", "@id": "5504694", "info": {"authors": {"author": [{"@pid": "17/4397", "text": "Tom Eeckelaert"}, {"@pid": "35/1938", "text": "Trent McConaghy"}, {"@pid": "71/3189", "text": "Georges G. E. Gielen"}]}, "title": "Efficient Multiobjective Synthesis of Analog Circuits using Hierarchical Pareto-Optimal Performance Hypersurfaces.", "venue": "DATE", "pages": "1070-1075", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/EeckelaertMG05", "doi": "10.1109/DATE.2005.129", "ee": "https://doi.org/10.1109/DATE.2005.129", "url": "https://dblp.org/rec/conf/date/EeckelaertMG05"}, "url": "URL#5504694"}, {"@score": "1", "@id": "5504695", "info": {"authors": {"author": [{"@pid": "10/2577", "text": "Hendrik Eeckhaut"}, {"@pid": "46/3076", "text": "Harald Devos"}, {"@pid": "23/1947", "text": "Benjamin Schrauwen"}, {"@pid": "39/6754", "text": "Mark Christiaens"}, {"@pid": "14/2499", "text": "Dirk Stroobandt"}]}, "title": "A Hardware-Friendly Wavelet Entropy Codec for Scalable Video.", "venue": "DATE", "pages": "14-19", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/EeckhautDSCS05", "doi": "10.1109/DATE.2005.16", "ee": "https://doi.org/10.1109/DATE.2005.16", "url": "https://dblp.org/rec/conf/date/EeckhautDSCS05"}, "url": "URL#5504695"}, {"@score": "1", "@id": "5504696", "info": {"authors": {"author": [{"@pid": "11/3362", "text": "Reouven Elbaz"}, {"@pid": "64/6964", "text": "Lionel Torres"}, {"@pid": "88/5014", "text": "Gilles Sassatelli"}, {"@pid": "55/490", "text": "Pierre Guillemin"}, {"@pid": "85/2717", "text": "C. Anguille"}, {"@pid": "40/6876", "text": "Michel Bardouillet"}, {"@pid": "00/5320", "text": "Christian Buatois"}, {"@pid": "04/2272", "text": "Jean-Baptiste Rigaud"}]}, "title": "Hardware Engines for Bus Encryption: A Survey of Existing Techniques.", "venue": "DATE", "pages": "40-45", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/ElbazTSGABBR05", "doi": "10.1109/DATE.2005.170", "ee": "https://doi.org/10.1109/DATE.2005.170", "url": "https://dblp.org/rec/conf/date/ElbazTSGABBR05"}, "url": "URL#5504696"}, {"@score": "1", "@id": "5504697", "info": {"authors": {"author": [{"@pid": "83/2660", "text": "Suhaib A. Fahmy"}, {"@pid": "54/1029", "text": "Peter Y. K. Cheung"}, {"@pid": "l/WayneLuk", "text": "Wayne Luk"}]}, "title": "Hardware Acceleration of Hidden Markov Model Decoding for Person Detection.", "venue": "DATE", "pages": "8-13", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/FahmyCL05", "doi": "10.1109/DATE.2005.169", "ee": "https://doi.org/10.1109/DATE.2005.169", "url": "https://dblp.org/rec/conf/date/FahmyCL05"}, "url": "URL#5504697"}, {"@score": "1", "@id": "5504698", "info": {"authors": {"author": [{"@pid": "25/1398", "text": "Luca Fanucci"}, {"@pid": "86/5075", "text": "A. Giambastiani"}, {"@pid": "03/1104", "text": "Francesco Iozzi"}, {"@pid": "97/2268", "text": "Corrado Marino"}, {"@pid": "28/5820", "text": "Alessandro Rocchi"}]}, "title": "Platform Based Design for Automotive Sensor Conditioning.", "venue": "DATE", "pages": "186-191", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/FanucciGIMR05", "doi": "10.1109/DATE.2005.240", "ee": "https://doi.org/10.1109/DATE.2005.240", "url": "https://dblp.org/rec/conf/date/FanucciGIMR05"}, "url": "URL#5504698"}, {"@score": "1", "@id": "5504699", "info": {"authors": {"author": [{"@pid": "47/6693", "text": "Hala A. Farouk"}, {"@pid": "15/3772", "text": "Magdy Saeb"}]}, "title": "An Improved FPGA Implementation of the Modified Hybrid Hiding Encryption Algorithm (MHHEA) for Data Communication Security.", "venue": "DATE", "pages": "76-81", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/FaroukS05", "doi": "10.1109/DATE.2005.58", "ee": "https://doi.org/10.1109/DATE.2005.58", "url": "https://dblp.org/rec/conf/date/FaroukS05"}, "url": "URL#5504699"}, {"@score": "1", "@id": "5504700", "info": {"authors": {"author": [{"@pid": "17/5934", "text": "Cristiano Forzan"}, {"@pid": "70/136", "text": "Davide Pandini"}]}, "title": "Modeling the Non-Linear Behavior of Library Cells for an Accurate Static Noise Analysis.", "venue": "DATE", "pages": "982-983", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/ForzanP05", "doi": "10.1109/DATE.2005.215", "ee": "https://doi.org/10.1109/DATE.2005.215", "url": "https://dblp.org/rec/conf/date/ForzanP05"}, "url": "URL#5504700"}, {"@score": "1", "@id": "5504701", "info": {"authors": {"author": [{"@pid": "40/3886", "text": "Francesco Poletti"}, {"@pid": "44/3851", "text": "Antonio Poggiali"}, {"@pid": "63/1767", "text": "Paul Marchal"}]}, "title": "Flexible Hardware/Software Support for Message Passing on a Distributed Shared Memory Architecture.", "venue": "DATE", "pages": "736-741", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/FrancescoAM05", "doi": "10.1109/DATE.2005.156", "ee": "https://doi.org/10.1109/DATE.2005.156", "url": "https://dblp.org/rec/conf/date/FrancescoAM05"}, "url": "URL#5504701"}, {"@score": "1", "@id": "5504702", "info": {"authors": {"author": [{"@pid": "97/832", "text": "Zhaohui Fu"}, {"@pid": "92/5984", "text": "Yinlei Yu"}, {"@pid": "79/6934", "text": "Sharad Malik"}]}, "title": "Considering Circuit Observability Don&apos;t Cares in CNF Satisfiability.", "venue": "DATE", "pages": "1108-1113", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/FuYM05", "doi": "10.1109/DATE.2005.102", "ee": "https://doi.org/10.1109/DATE.2005.102", "url": "https://dblp.org/rec/conf/date/FuYM05"}, "url": "URL#5504702"}, {"@score": "1", "@id": "5504703", "info": {"authors": {"author": [{"@pid": "50/2089", "text": "Franco Fummi"}, {"@pid": "01/292", "text": "Mirko Loghi"}, {"@pid": "17/204", "text": "Stefano Martini"}, {"@pid": "22/4812", "text": "Marco Monguzzi"}, {"@pid": "18/4820", "text": "Giovanni Perbellini"}, {"@pid": "20/691", "text": "Massimo Poncino"}]}, "title": "Virtual Hardware Prototyping through Timed Hardware-Software Co-Simulation.", "venue": "DATE", "pages": "798-803", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/FummiLMMPP05", "doi": "10.1109/DATE.2005.327", "ee": "https://doi.org/10.1109/DATE.2005.327", "url": "https://dblp.org/rec/conf/date/FummiLMMPP05"}, "url": "URL#5504703"}, {"@score": "1", "@id": "5504704", "info": {"authors": {"author": [{"@pid": "59/1848", "text": "Ambar A. Gadkari"}, {"@pid": "r/SRamesh", "text": "S. Ramesh 0002"}]}, "title": "Automated Synthesis of Assertion Monitors using Visual Specifications.", "venue": "DATE", "pages": "390-395", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/GadkariR05", "doi": "10.1109/DATE.2005.74", "ee": "https://doi.org/10.1109/DATE.2005.74", "url": "https://dblp.org/rec/conf/date/GadkariR05"}, "url": "URL#5504704"}, {"@score": "1", "@id": "5504705", "info": {"authors": {"author": [{"@pid": "34/7032", "text": "Malay K. Ganai"}, {"@pid": "18/2229", "text": "Aarti Gupta"}, {"@pid": "18/2806", "text": "Pranav Ashar"}]}, "title": "Verification of Embedded Memory Systems using Efficient Memory Modeling.", "venue": "DATE", "pages": "1096-1101", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/GanaiGA05", "doi": "10.1109/DATE.2005.325", "ee": "https://doi.org/10.1109/DATE.2005.325", "url": "https://dblp.org/rec/conf/date/GanaiGA05"}, "url": "URL#5504705"}, {"@score": "1", "@id": "5504706", "info": {"authors": {"author": [{"@pid": "99/5972", "text": "Anup Gangwar"}, {"@pid": "24/4827", "text": "M. Balakrishnan"}, {"@pid": "46/1929", "text": "Preeti Ranjan Panda"}, {"@pid": "09/5106", "text": "Anshul Kumar"}]}, "title": "Evaluation of Bus Based Interconnect Mechanisms in Clustered VLIW Architectures.", "venue": "DATE", "pages": "730-735", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/GangwarBPK05", "doi": "10.1109/DATE.2005.141", "ee": "https://doi.org/10.1109/DATE.2005.141", "url": "https://dblp.org/rec/conf/date/GangwarBPK05"}, "url": "URL#5504706"}, {"@score": "1", "@id": "5504707", "info": {"authors": {"author": [{"@pid": "98/2301", "text": "Nicolas Genko"}, {"@pid": "a/DavidAtienza", "text": "David Atienza"}, {"@pid": "d/GDeMicheli", "text": "Giovanni De Micheli"}, {"@pid": "m/JoseManuelMendias", "text": "Jose Manuel Mendias"}, {"@pid": "17/3310", "text": "Rom\u00e1n Hermida"}, {"@pid": "61/3302", "text": "Francky Catthoor"}]}, "title": "A Complete Network-On-Chip Emulation Framework.", "venue": "DATE", "pages": "246-251", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/GenkoAMMHC05", "doi": "10.1109/DATE.2005.5", "ee": "https://doi.org/10.1109/DATE.2005.5", "url": "https://dblp.org/rec/conf/date/GenkoAMMHC05"}, "url": "URL#5504707"}, {"@score": "1", "@id": "5504708", "info": {"authors": {"author": [{"@pid": "73/5928", "text": "Praveen Ghanta"}, {"@pid": "60/2447", "text": "Sarma B. K. Vrudhula"}, {"@pid": "49/6971", "text": "Rajendran Panda"}, {"@pid": "w/JanetMeilingWang", "text": "Janet Meiling Wang"}]}, "title": "Stochastic Power Grid Analysis Considering Process Variations.", "venue": "DATE", "pages": "964-969", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/GhantaVPW05", "doi": "10.1109/DATE.2005.282", "ee": "https://doi.org/10.1109/DATE.2005.282", "url": "https://dblp.org/rec/conf/date/GhantaVPW05"}, "url": "URL#5504708"}, {"@score": "1", "@id": "5504709", "info": {"authors": {"author": [{"@pid": "39/5366", "text": "Arijit Ghosh"}, {"@pid": "g/TonyGivargis", "text": "Tony Givargis"}]}, "title": "LORD: A Localized, Reactive and Distributed Protocol for Node Scheduling in Wireless Sensor Networks.", "venue": "DATE", "pages": "190-195", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/GhoshG05", "doi": "10.1109/DATE.2005.200", "ee": "https://doi.org/10.1109/DATE.2005.200", "url": "https://dblp.org/rec/conf/date/GhoshG05"}, "url": "URL#5504709"}, {"@score": "1", "@id": "5504710", "info": {"authors": {"author": [{"@pid": "71/3189", "text": "Georges G. E. Gielen"}, {"@pid": "56/5450", "text": "Wim Dehaene"}, {"@pid": "83/3702", "text": "Phillip Christie"}, {"@pid": "86/4624", "text": "Dieter Draxelmayr"}, {"@pid": "47/2725", "text": "Edmond Janssens"}, {"@pid": "19/6151", "text": "Karen Maex"}, {"@pid": "57/1826", "text": "Ted Vucurevich"}]}, "title": "Analog and Digital Circuit Design in 65 nm CMOS: End of the Road?", "venue": "DATE", "pages": "36-42", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/GielenDCDJMV05", "doi": "10.1109/DATE.2005.64", "ee": "https://doi.org/10.1109/DATE.2005.64", "url": "https://dblp.org/rec/conf/date/GielenDCDJMV05"}, "url": "URL#5504710"}, {"@score": "1", "@id": "5504711", "info": {"authors": {"author": [{"@pid": "31/1488", "text": "Balkaran S. Gill"}, {"@pid": "70/5855", "text": "Michael Nicolaidis"}, {"@pid": "49/1047", "text": "Francis G. Wolff"}, {"@pid": "80/4532", "text": "Christos A. Papachristou"}, {"@pid": "25/208", "text": "Steven L. Garverick"}]}, "title": "An Efficient BICS Design for SEUs Detection and Correction in Semiconductor Memories.", "venue": "DATE", "pages": "592-597", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/GillNWPG05", "doi": "10.1109/DATE.2005.54", "ee": "https://doi.org/10.1109/DATE.2005.54", "url": "https://dblp.org/rec/conf/date/GillNWPG05"}, "url": "URL#5504711"}, {"@score": "1", "@id": "5504712", "info": {"authors": {"author": [{"@pid": "50/3395", "text": "Sandeep Kumar Goel"}, {"@pid": "11/4438", "text": "Erik Jan Marinissen"}]}, "title": "On-Chip Test Infrastructure Design for Optimal Multi-Site Testing of System Chips.", "venue": "DATE", "pages": "44-49", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/GoelM05", "doi": "10.1109/DATE.2005.231", "ee": "https://doi.org/10.1109/DATE.2005.231", "url": "https://dblp.org/rec/conf/date/GoelM05"}, "url": "URL#5504712"}, {"@score": "1", "@id": "5504713", "info": {"authors": {"author": [{"@pid": "g/KeesGoossens", "text": "Kees Goossens"}, {"@pid": "62/4135", "text": "John Dielissen"}, {"@pid": "07/4830", "text": "Om Prakash Gangwal"}, {"@pid": "96/2776", "text": "Santiago Gonz\u00e1lez Pestana"}, {"@pid": "20/1812", "text": "Andrei Radulescu"}, {"@pid": "45/2843", "text": "Edwin Rijpkema"}]}, "title": "A Design Flow for Application-Specific Networks on Chip with Guaranteed Performance to Accelerate SOC Design and Verification.", "venue": "DATE", "pages": "1182-1187", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/GoossensDGPRR05", "doi": "10.1109/DATE.2005.11", "ee": "https://doi.org/10.1109/DATE.2005.11", "url": "https://dblp.org/rec/conf/date/GoossensDGPRR05"}, "url": "URL#5504713"}, {"@score": "1", "@id": "5504714", "info": {"authors": {"author": [{"@pid": "91/4165", "text": "Zhi Guo"}, {"@pid": "39/3443", "text": "Betul Buyukkurt"}, {"@pid": "n/WalidANajjar", "text": "Walid A. Najjar"}, {"@pid": "31/537", "text": "Kees A. Vissers"}]}, "title": "Optimized Generation of Data-Path from C Codes for FPGAs.", "venue": "DATE", "pages": "112-117", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/GuoBNV05", "doi": "10.1109/DATE.2005.234", "ee": "https://doi.org/10.1109/DATE.2005.234", "url": "https://dblp.org/rec/conf/date/GuoBNV05"}, "url": "URL#5504714"}, {"@score": "1", "@id": "5504715", "info": {"authors": {"author": [{"@pid": "01/6391", "text": "Ali Habibi"}, {"@pid": "98/2059", "text": "Sofi\u00e8ne Tahar"}]}, "title": "Design for Verification of SystemC Transaction Level Models.", "venue": "DATE", "pages": "560-565", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/HabibiT05", "doi": "10.1109/DATE.2005.112", "ee": "https://doi.org/10.1109/DATE.2005.112", "url": "https://dblp.org/rec/conf/date/HabibiT05"}, "url": "URL#5504715"}, {"@score": "1", "@id": "5504716", "info": {"authors": {"author": [{"@pid": "69/1387", "text": "He Hai"}, {"@pid": "43/1561", "text": "Zhong Yi-fang"}, {"@pid": "80/6730", "text": "Cai Chi-lan"}]}, "title": "Unified Modeling of Complex Real-Time Control Systems.", "venue": "DATE", "pages": "498-499", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/HaiYC05", "doi": "10.1109/DATE.2005.322", "ee": "https://doi.org/10.1109/DATE.2005.322", "url": "https://dblp.org/rec/conf/date/HaiYC05"}, "url": "URL#5504716"}, {"@score": "1", "@id": "5504717", "info": {"authors": {"author": [{"@pid": "84/2899", "text": "Arne Hamann"}, {"@pid": "e/RolfErnst", "text": "Rolf Ernst"}]}, "title": "TDMA Time Slot and Turn Optimization with Evolutionary Search Techniques.", "venue": "DATE", "pages": "312-317", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/HamannE05", "doi": "10.1109/DATE.2005.299", "ee": "https://doi.org/10.1109/DATE.2005.299", "url": "https://dblp.org/rec/conf/date/HamannE05"}, "url": "URL#5504717"}, {"@score": "1", "@id": "5504718", "info": {"authors": {"author": [{"@pid": "71/7376", "text": "Hanlai Pu"}, {"@pid": "70/298", "text": "Ling Ming"}, {"@pid": "71/461", "text": "Jin Jing"}]}, "title": "Extended Control Flow Graph Based Performance Optimization Using Scratch-Pad Memory.", "venue": "DATE", "pages": "828-829", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/HanlaiMJ05", "doi": "10.1109/DATE.2005.150", "ee": "https://doi.org/10.1109/DATE.2005.150", "url": "https://dblp.org/rec/conf/date/HanlaiMJ05"}, "url": "URL#5504718"}, {"@score": "1", "@id": "5504719", "info": {"authors": {"author": [{"@pid": "p/HHashempour", "text": "Hamidreza Hashempour"}, {"@pid": "74/6035", "text": "Luca Schiano"}, {"@pid": "l/FabrizioLombardi", "text": "Fabrizio Lombardi"}]}, "title": "Evaluation of Error-Resilience for Reliable Compression of Test Data.", "venue": "DATE", "pages": "1284-1289", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/HashempourSL05", "doi": "10.1109/DATE.2005.142", "ee": "https://doi.org/10.1109/DATE.2005.142", "url": "https://dblp.org/rec/conf/date/HashempourSL05"}, "url": "URL#5504719"}, {"@score": "1", "@id": "5504720", "info": {"authors": {"author": [{"@pid": "79/4425", "text": "Hassan Hassan 0001"}, {"@pid": "67/1804", "text": "Mohab Anis"}, {"@pid": "73/750", "text": "Antoine El Daher"}, {"@pid": "59/3034", "text": "Mohamed I. Elmasry"}]}, "title": "Activity Packing in FPGAs for Leakage Power Reduction.", "venue": "DATE", "pages": "212-217", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/HassanADE05", "doi": "10.1109/DATE.2005.48", "ee": "https://doi.org/10.1109/DATE.2005.48", "url": "https://dblp.org/rec/conf/date/HassanADE05"}, "url": "URL#5504720"}, {"@score": "1", "@id": "5504721", "info": {"authors": {"author": [{"@pid": "49/4532", "text": "M. Abdelsalam Hassan"}, {"@pid": "69/6430", "text": "Keishi Sakanushi"}, {"@pid": "23/124", "text": "Yoshinori Takeuchi"}, {"@pid": "55/3142", "text": "Masaharu Imai"}]}, "title": "RTK-Spec TRON: A Simulation Model of an ITRON Based RTOS Kernel in SystemC.", "venue": "DATE", "pages": "554-559", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/HassanSTI05", "doi": "10.1109/DATE.2005.263", "ee": "https://doi.org/10.1109/DATE.2005.263", "url": "https://dblp.org/rec/conf/date/HassanSTI05"}, "url": "URL#5504721"}, {"@score": "1", "@id": "5504722", "info": {"authors": {"author": [{"@pid": "h/ReinholdHeckmann", "text": "Reinhold Heckmann"}, {"@pid": "f/CFerdinand", "text": "Christian Ferdinand"}]}, "title": "Verifying Safety-Critical Timing and Memory-Usage Properties of Embedded Software by Abstract Interpretation.", "venue": "DATE", "pages": "618-619", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/HeckmannF05", "doi": "10.1109/DATE.2005.326", "ee": "https://doi.org/10.1109/DATE.2005.326", "url": "https://dblp.org/rec/conf/date/HeckmannF05"}, "url": "URL#5504722"}, {"@score": "1", "@id": "5504723", "info": {"authors": {"author": {"@pid": "65/6144", "text": "Harald Heinecke"}}, "title": "Automotive System Design - Challenges and Potential.", "venue": "DATE", "pages": "656-657", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Heinecke05", "doi": "10.1109/DATE.2005.79", "ee": "https://doi.org/10.1109/DATE.2005.79", "url": "https://dblp.org/rec/conf/date/Heinecke05"}, "url": "URL#5504723"}, {"@score": "1", "@id": "5504724", "info": {"authors": {"author": [{"@pid": "73/1310", "text": "Rafik Henia"}, {"@pid": "e/RolfErnst", "text": "Rolf Ernst"}]}, "title": "Context-Aware Scheduling Analysis of Distributed Systems with Tree-Shaped Task-Dependencies.", "venue": "DATE", "pages": "480-485", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/HeniaE05", "doi": "10.1109/DATE.2005.104", "ee": "https://doi.org/10.1109/DATE.2005.104", "url": "https://dblp.org/rec/conf/date/HeniaE05"}, "url": "URL#5504724"}, {"@score": "1", "@id": "5504725", "info": {"authors": {"author": [{"@pid": "22/3364", "text": "Hannu Heusala"}, {"@pid": "41/1730", "text": "Jussi Liedes"}]}, "title": "Modeling of a Reconfigurable OFDM IP Block Family For an RF System Simulator.", "venue": "DATE", "pages": "136-137", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/HeusalaL05", "doi": "10.1109/DATE.2005.214", "ee": "https://doi.org/10.1109/DATE.2005.214", "url": "https://dblp.org/rec/conf/date/HeusalaL05"}, "url": "URL#5504725"}, {"@score": "1", "@id": "5504726", "info": {"authors": {"author": {"@pid": "75/4900", "text": "Keith Holt"}}, "title": "Wireless LAN: Past, Present, and Future.", "venue": "DATE", "pages": "92-93", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Holt05", "doi": "10.1109/DATE.2005.329", "ee": "https://doi.org/10.1109/DATE.2005.329", "url": "https://dblp.org/rec/conf/date/Holt05"}, "url": "URL#5504726"}, {"@score": "1", "@id": "5504727", "info": {"authors": {"author": {"@pid": "80/6242", "text": "Pavel Horsky"}}, "title": "LC Oscillator Driver for Safety Critical Applications.", "venue": "DATE", "pages": "159-164", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Horsky05", "doi": "10.1109/DATE.2005.194", "ee": "https://doi.org/10.1109/DATE.2005.194", "url": "https://dblp.org/rec/conf/date/Horsky05"}, "url": "URL#5504727"}, {"@score": "1", "@id": "5504728", "info": {"authors": {"author": [{"@pid": "16/3004", "text": "Jie S. Hu"}, {"@pid": "l/FeihuiLi", "text": "Feihui Li"}, {"@pid": "67/763", "text": "Vijay Degalahal"}, {"@pid": "k/MahmutTKandemir", "text": "Mahmut T. Kandemir"}, {"@pid": "v/NarayananVijaykrishnan", "text": "Narayanan Vijaykrishnan"}, {"@pid": "i/MaryJaneIrwin", "text": "Mary Jane Irwin"}]}, "title": "Compiler-Directed Instruction Duplication for Soft Error Detection.", "venue": "DATE", "pages": "1056-1057", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/HuLDKVI05", "doi": "10.1109/DATE.2005.98", "ee": "https://doi.org/10.1109/DATE.2005.98", "url": "https://dblp.org/rec/conf/date/HuLDKVI05"}, "url": "URL#5504728"}, {"@score": "1", "@id": "5504729", "info": {"authors": {"author": {"@pid": "35/4380", "text": "Garry Hughes"}}, "title": "Striking a New Balance in the Nanometer Era: First-Time-Right and Time-to-Market Demands Versus Technology Challenges.", "venue": "DATE", "pages": "3", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Hughes05", "doi": "10.1109/DATE.2005.283", "ee": "https://doi.org/10.1109/DATE.2005.283", "url": "https://dblp.org/rec/conf/date/Hughes05"}, "url": "URL#5504729"}, {"@score": "1", "@id": "5504730", "info": {"authors": {"author": [{"@pid": "05/2564", "text": "Austin Hung"}, {"@pid": "22/1141", "text": "William D. Bishop"}, {"@pid": "16/2587", "text": "Andrew A. Kennings"}]}, "title": "Symmetric Multiprocessing on Programmable Chips Made Easy.", "venue": "DATE", "pages": "240-245", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/HungBK05", "doi": "10.1109/DATE.2005.286", "ee": "https://doi.org/10.1109/DATE.2005.286", "url": "https://dblp.org/rec/conf/date/HungBK05"}, "url": "URL#5504730"}, {"@score": "1", "@id": "5504731", "info": {"authors": {"author": [{"@pid": "43/6136", "text": "Wei-Lun Hung"}, {"@pid": "x/YuanXie", "text": "Yuan Xie 0001"}, {"@pid": "v/NarayananVijaykrishnan", "text": "Narayanan Vijaykrishnan"}, {"@pid": "k/MahmutTKandemir", "text": "Mahmut T. Kandemir"}, {"@pid": "i/MaryJaneIrwin", "text": "Mary Jane Irwin"}]}, "title": "Thermal-Aware Task Allocation and Scheduling for Embedded Systems.", "venue": "DATE", "pages": "898-899", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/HungXVKI05", "doi": "10.1109/DATE.2005.310", "ee": "https://doi.org/10.1109/DATE.2005.310", "url": "https://dblp.org/rec/conf/date/HungXVKI05"}, "url": "URL#5504731"}, {"@score": "1", "@id": "5504732", "info": {"authors": {"author": [{"@pid": "14/5466", "text": "N. Huot"}, {"@pid": "38/2155", "text": "H. Dubreuil"}, {"@pid": "67/3243", "text": "Laurent Fesquet"}, {"@pid": "59/4092", "text": "Marc Renaudin"}]}, "title": "FPGA Architecture for Multi-Style Asynchronous Logic.", "venue": "DATE", "pages": "32-33", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/HuotDFR05", "doi": "10.1109/DATE.2005.159", "ee": "https://doi.org/10.1109/DATE.2005.159", "url": "https://dblp.org/rec/conf/date/HuotDFR05"}, "url": "URL#5504732"}, {"@score": "1", "@id": "5504733", "info": {"authors": {"author": [{"@pid": "84/6102", "text": "Thomas Illgen"}, {"@pid": "77/6504", "text": "Stefan Ortmann"}]}, "title": "Process Oriented Software Quality Assurance - An Experience Report in Process Improvement - OEM Perspective.", "venue": "DATE", "pages": "536-537", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/IllgenO05", "doi": "10.1109/DATE.2005.245", "ee": "https://doi.org/10.1109/DATE.2005.245", "url": "https://dblp.org/rec/conf/date/IllgenO05"}, "url": "URL#5504733"}, {"@score": "1", "@id": "5504734", "info": {"authors": {"author": [{"@pid": "47/2645", "text": "Ali Iranli"}, {"@pid": "41/3908", "text": "Hanif Fatemi"}, {"@pid": "p/MassoudPedram", "text": "Massoud Pedram"}]}, "title": "HEBS: Histogram Equalization for Backlight Scaling.", "venue": "DATE", "pages": "346-351", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/IranliFP05", "doi": "10.1109/DATE.2005.174", "ee": "https://doi.org/10.1109/DATE.2005.174", "url": "https://dblp.org/rec/conf/date/IranliFP05"}, "url": "URL#5504734"}, {"@score": "1", "@id": "5504735", "info": {"authors": {"author": [{"@pid": "29/4628", "text": "Tohru Ishihara"}, {"@pid": "02/1886", "text": "Farzan Fallah"}]}, "title": "A Way Memoization Technique for Reducing Power Consumption of Caches in Application Specific Integrated Processors.", "venue": "DATE", "pages": "358-363", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/IshiharaF05", "doi": "10.1109/DATE.2005.45", "ee": "https://doi.org/10.1109/DATE.2005.45", "url": "https://dblp.org/rec/conf/date/IshiharaF05"}, "url": "URL#5504735"}, {"@score": "1", "@id": "5504736", "info": {"authors": {"author": [{"@pid": "57/1731", "text": "Ilya Issenin"}, {"@pid": "d/NikilDDutt", "text": "Nikil D. Dutt"}]}, "title": "FORAY-GEN: Automatic Generation of Affine Functions for Memory Optimizations.", "venue": "DATE", "pages": "808-813", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/IsseninD05", "doi": "10.1109/DATE.2005.157", "ee": "https://doi.org/10.1109/DATE.2005.157", "url": "https://dblp.org/rec/conf/date/IsseninD05"}, "url": "URL#5504736"}, {"@score": "1", "@id": "5504737", "info": {"authors": {"author": [{"@pid": "65/5291", "text": "Madhu K. Iyer"}, {"@pid": "31/1377", "text": "Ganapathy Parthasarathy"}, {"@pid": "c/KwangTingCheng", "text": "Kwang-Ting Cheng"}]}, "title": "Efficient Conflict-Based Learning in an RTL Circuit Constraint Solver.", "venue": "DATE", "pages": "666-671", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/IyerPC05", "doi": "10.1109/DATE.2005.127", "ee": "https://doi.org/10.1109/DATE.2005.127", "url": "https://dblp.org/rec/conf/date/IyerPC05"}, "url": "URL#5504737"}, {"@score": "1", "@id": "5504738", "info": {"authors": {"author": [{"@pid": "59/4837", "text": "Viacheslav Izosimov"}, {"@pid": "32/2105", "text": "Paul Pop"}, {"@pid": "e/PetruEles", "text": "Petru Eles"}, {"@pid": "p/ZeboPeng", "text": "Zebo Peng"}]}, "title": "Design Optimization of Time-and Cost-Constrained Fault-Tolerant Distributed Embedded Systems.", "venue": "DATE", "pages": "864-869", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/IzosimovPEP05", "doi": "10.1109/DATE.2005.116", "ee": "https://doi.org/10.1109/DATE.2005.116", "url": "https://dblp.org/rec/conf/date/IzosimovPEP05"}, "url": "URL#5504738"}, {"@score": "1", "@id": "5504739", "info": {"authors": {"author": [{"@pid": "j/CJacobi2", "text": "Christian Jacobi 0002"}, {"@pid": "42/770-1", "text": "Kai Weber 0001"}, {"@pid": "37/4979", "text": "Viresh Paruthi"}, {"@pid": "90/3109", "text": "Jason Baumgartner"}]}, "title": "Automatic Formal Verification of Fused-Multiply-Add FPUs.", "venue": "DATE", "pages": "1298-1303", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/JacobiWPB05", "doi": "10.1109/DATE.2005.75", "ee": "https://doi.org/10.1109/DATE.2005.75", "url": "https://dblp.org/rec/conf/date/JacobiWPB05"}, "url": "URL#5504739"}, {"@score": "1", "@id": "5504740", "info": {"authors": {"author": [{"@pid": "69/514", "text": "Carl Jeffrey"}, {"@pid": "32/2475", "text": "Reuben Cutajar"}, {"@pid": "60/5096", "text": "Stephen Prosser"}, {"@pid": "07/6322", "text": "M. Lickess"}, {"@pid": "35/5031", "text": "Andrew Richardson 0001"}, {"@pid": "08/2852", "text": "Stephen Riches"}]}, "title": "The Integration of On-Line Monitoring and Reconfiguration Functions using IEEE1149.4 Into a Safety Critical Automotive Electronic Control Unit.", "venue": "DATE", "pages": "153-158", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/JeffreyCPLRR05", "doi": "10.1109/DATE.2005.308", "ee": "https://doi.org/10.1109/DATE.2005.308", "url": "https://dblp.org/rec/conf/date/JeffreyCPLRR05"}, "url": "URL#5504740"}, {"@score": "1", "@id": "5504741", "info": {"authors": {"author": [{"@pid": "45/4421", "text": "Arshad Jhumka"}, {"@pid": "64/3836", "text": "Stephan Klaus"}, {"@pid": "h/SorinAHuss", "text": "Sorin A. Huss"}]}, "title": "A Dependability-Driven System-Level Design Approach for Embedded Systems.", "venue": "DATE", "pages": "372-377", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/JhumkaKH05", "doi": "10.1109/DATE.2005.10", "ee": "https://doi.org/10.1109/DATE.2005.10", "url": "https://dblp.org/rec/conf/date/JhumkaKH05"}, "url": "URL#5504741"}, {"@score": "1", "@id": "5504742", "info": {"authors": {"author": [{"@pid": "k/SankalpSKallakuri", "text": "Sankalp Kallakuri"}, {"@pid": "d/AlexDoboli", "text": "Alex Doboli"}, {"@pid": "77/7006", "text": "Eugene A. Feinberg"}]}, "title": "Buffer Insertion for Bridges and Optimal Buffer Sizing for Communication Sub-System of Systems-on-Chip.", "venue": "DATE", "pages": "826-827", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/KallakuriDF05", "doi": "10.1109/DATE.2005.86", "ee": "https://doi.org/10.1109/DATE.2005.86", "url": "https://dblp.org/rec/conf/date/KallakuriDF05"}, "url": "URL#5504742"}, {"@score": "1", "@id": "5504743", "info": {"authors": {"author": [{"@pid": "k/MahmutTKandemir", "text": "Mahmut T. Kandemir"}, {"@pid": "c/GuilinChen", "text": "Guilin Chen"}]}, "title": "Locality-Aware Process Scheduling for Embedded MPSoCs.", "venue": "DATE", "pages": "870-875", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/KandemirC05", "doi": "10.1109/DATE.2005.198", "ee": "https://doi.org/10.1109/DATE.2005.198", "url": "https://dblp.org/rec/conf/date/KandemirC05"}, "url": "URL#5504743"}, {"@score": "1", "@id": "5504744", "info": {"authors": {"author": [{"@pid": "k/MahmutTKandemir", "text": "Mahmut T. Kandemir"}, {"@pid": "l/FeihuiLi", "text": "Feihui Li"}, {"@pid": "c/GuilinChen", "text": "Guilin Chen"}, {"@pid": "c/GuangyuChen", "text": "Guangyu Chen"}, {"@pid": "89/1795-1", "text": "Ozcan Ozturk 0001"}]}, "title": "Studying Storage-Recomputation Tradeoffs in Memory-Constrained Embedded Processing.", "venue": "DATE", "pages": "1026-1031", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/KandemirLCCO05", "doi": "10.1109/DATE.2005.285", "ee": "https://doi.org/10.1109/DATE.2005.285", "url": "https://dblp.org/rec/conf/date/KandemirLCCO05"}, "url": "URL#5504744"}, {"@score": "1", "@id": "5504745", "info": {"authors": {"author": [{"@pid": "31/5924", "text": "Kunhyuk Kang"}, {"@pid": "p/BipulChandraPaul", "text": "Bipul Chandra Paul"}, {"@pid": "r/KaushikRoy", "text": "Kaushik Roy 0001"}]}, "title": "Statistical Timing Analysis using Levelized Covariance Propagation.", "venue": "DATE", "pages": "764-769", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/KangPR05", "doi": "10.1109/DATE.2005.279", "ee": "https://doi.org/10.1109/DATE.2005.279", "url": "https://dblp.org/rec/conf/date/KangPR05"}, "url": "URL#5504745"}, {"@score": "1", "@id": "5504746", "info": {"authors": {"author": [{"@pid": "12/5686", "text": "Jung-Chun Kao"}, {"@pid": "88/3494", "text": "Radu Marculescu"}]}, "title": "Energy-Aware Routing for E-Textile Applications.", "venue": "DATE", "pages": "184-189", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/KaoM05", "doi": "10.1109/DATE.2005.138", "ee": "https://doi.org/10.1109/DATE.2005.138", "url": "https://dblp.org/rec/conf/date/KaoM05"}, "url": "URL#5504746"}, {"@score": "1", "@id": "5504747", "info": {"authors": {"author": [{"@pid": "l/FGdLimaKastensmidt", "text": "Fernanda Lima Kastensmidt"}, {"@pid": "66/3508", "text": "Luca Sterpone"}, {"@pid": "25/5214", "text": "Luigi Carro"}, {"@pid": "r/MatteoSonzaReorda", "text": "Matteo Sonza Reorda"}]}, "title": "On the Optimal Design of Triple Modular Redundancy Logic for SRAM-based FPGAs.", "venue": "DATE", "pages": "1290-1295", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/KastensmidtSCR05", "doi": "10.1109/DATE.2005.229", "ee": "https://doi.org/10.1109/DATE.2005.229", "url": "https://dblp.org/rec/conf/date/KastensmidtSCR05"}, "url": "URL#5504747"}, {"@score": "1", "@id": "5504748", "info": {"authors": {"author": [{"@pid": "80/3731", "text": "Jacob Katz"}, {"@pid": "10/5046", "text": "Ziyad Hanna"}, {"@pid": "d/NachumDershowitz", "text": "Nachum Dershowitz"}]}, "title": "Space-Efficient Bounded Model Checking.", "venue": "DATE", "pages": "686-687", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/KatzHD05", "doi": "10.1109/DATE.2005.276", "ee": "https://doi.org/10.1109/DATE.2005.276", "url": "https://dblp.org/rec/conf/date/KatzHD05"}, "url": "URL#5504748"}, {"@score": "1", "@id": "5504749", "info": {"authors": {"author": [{"@pid": "00/4416", "text": "Himanshu Kaul"}, {"@pid": "83/6040", "text": "Dennis Sylvester"}, {"@pid": "b/DBlaauw", "text": "David T. Blaauw"}, {"@pid": "m/TrevorNMudge", "text": "Trevor N. Mudge"}, {"@pid": "a/ToddMAustin", "text": "Todd M. Austin"}]}, "title": "DVS for On-Chip Bus Designs Based on Timing Error Correction.", "venue": "DATE", "pages": "80-85", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/KaulSBMA05", "doi": "10.1109/DATE.2005.125", "ee": "https://doi.org/10.1109/DATE.2005.125", "url": "https://dblp.org/rec/conf/date/KaulSBMA05"}, "url": "URL#5504749"}, {"@score": "1", "@id": "5504750", "info": {"authors": {"author": [{"@pid": "72/4376", "text": "Nikolaos Kavvadias"}, {"@pid": "71/5715", "text": "Spiridon Nikolaidis 0001"}]}, "title": "Hardware Support for Arbitrarily Complex Loop Structures in Embedded Applications.", "venue": "DATE", "pages": "1060-1061", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/KavvadiasN05", "doi": "10.1109/DATE.2005.171", "ee": "https://doi.org/10.1109/DATE.2005.171", "url": "https://dblp.org/rec/conf/date/KavvadiasN05"}, "url": "URL#5504750"}, {"@score": "1", "@id": "5504751", "info": {"authors": {"author": [{"@pid": "k/DavidCKeezer", "text": "David C. Keezer"}, {"@pid": "92/9720", "text": "Carl Gray"}, {"@pid": "04/4192", "text": "Ashraf M. Majid"}, {"@pid": "232/9834", "text": "Nafeez Taher"}]}, "title": "Low-Cost Multi-Gigahertz Test Systems Using CMOS FPGAs and PECL.", "venue": "DATE", "pages": "152-157", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/KeezerGMT05", "doi": "10.1109/DATE.2005.203", "ee": "https://doi.org/10.1109/DATE.2005.203", "url": "https://dblp.org/rec/conf/date/KeezerGMT05"}, "url": "URL#5504751"}, {"@score": "1", "@id": "5504752", "info": {"authors": {"author": [{"@pid": "61/1105", "text": "Torsten Kempf"}, {"@pid": "78/5993", "text": "Malte Doerper"}, {"@pid": "14/6306", "text": "Rainer Leupers"}, {"@pid": "02/5336", "text": "Gerd Ascheid"}, {"@pid": "72/1999", "text": "Heinrich Meyr"}, {"@pid": "05/1547", "text": "Tim Kogel"}, {"@pid": "26/3244", "text": "Bart Vanthournout"}]}, "title": "A Modular Simulation Framework for Spatial and Temporal Task Mapping onto Multi-Processor SoC Platforms.", "venue": "DATE", "pages": "876-881", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/KempfDLAMKV05", "doi": "10.1109/DATE.2005.21", "ee": "https://doi.org/10.1109/DATE.2005.21", "url": "https://dblp.org/rec/conf/date/KempfDLAMKV05"}, "url": "URL#5504752"}, {"@score": "1", "@id": "5504753", "info": {"authors": {"author": [{"@pid": "47/6315", "text": "Jawad Khan"}, {"@pid": "81/2940", "text": "Ranga Vemuri"}]}, "title": "An Iterative Algorithm for Battery-Aware Task Scheduling on Portable Computing Platforms.", "venue": "DATE", "pages": "622-627", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/KhanV05", "doi": "10.1109/DATE.2005.62", "ee": "https://doi.org/10.1109/DATE.2005.62", "url": "https://dblp.org/rec/conf/date/KhanV05"}, "url": "URL#5504753"}, {"@score": "1", "@id": "5504754", "info": {"authors": {"author": [{"@pid": "75/2301", "text": "Rabeb Kheriji"}, {"@pid": "66/3302", "text": "V. Danelon"}, {"@pid": "23/543", "text": "Jean-Louis Carbon\u00e9ro"}, {"@pid": "78/6168", "text": "Salvador Mir"}]}, "title": "Optimising Test Sets for a Low Noise Amplifier with a Defect-Oriented Approach.", "venue": "DATE", "pages": "170-171", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/KherijiDCM05", "doi": "10.1109/DATE.2005.233", "ee": "https://doi.org/10.1109/DATE.2005.233", "url": "https://dblp.org/rec/conf/date/KherijiDCM05"}, "url": "URL#5504754"}, {"@score": "1", "@id": "5504755", "info": {"authors": {"author": [{"@pid": "30/2857", "text": "Frank Kienle"}, {"@pid": "09/6788", "text": "Torben Brack"}, {"@pid": "48/6980", "text": "Norbert Wehn"}]}, "title": "A Synthesizable IP Core for DVB-S2 LDPC Code Decoding.", "venue": "DATE", "pages": "100-105", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/KienleBW05", "doi": "10.1109/DATE.2005.39", "ee": "https://doi.org/10.1109/DATE.2005.39", "url": "https://dblp.org/rec/conf/date/KienleBW05"}, "url": "URL#5504755"}, {"@score": "1", "@id": "5504756", "info": {"authors": {"author": [{"@pid": "49/29", "text": "Young-Taek Kim"}, {"@pid": "27/6169", "text": "Taehun Kim"}, {"@pid": "55/2616", "text": "Youngduk Kim"}, {"@pid": "49/1429", "text": "Chulho Shin"}, {"@pid": "36/3050", "text": "Eui-Young Chung"}, {"@pid": "94/1330", "text": "Kyu-Myung Choi"}, {"@pid": "20/1851", "text": "Jeong-Taek Kong"}, {"@pid": "86/5658", "text": "Soo-Kwan Eo"}]}, "title": "Fast and Accurate Transaction Level Modeling of an Extended AMBA2.0 Bus Architecture.", "venue": "DATE", "pages": "138-139", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/KimKKSCCKE05", "doi": "10.1109/DATE.2005.152", "ee": "https://doi.org/10.1109/DATE.2005.152", "url": "https://dblp.org/rec/conf/date/KimKKSCCKE05"}, "url": "URL#5504756"}, {"@score": "1", "@id": "5504757", "info": {"authors": {"author": [{"@pid": "22/1257", "text": "Yoonjin Kim"}, {"@pid": "15/1720", "text": "Mary Kiemb"}, {"@pid": "05/1268", "text": "Chulsoo Park"}, {"@pid": "51/537", "text": "Jinyong Jung"}, {"@pid": "53/2459", "text": "Kiyoung Choi"}]}, "title": "Resource Sharing and Pipelining in Coarse-Grained Reconfigurable Architecture for Domain-Specific Optimization.", "venue": "DATE", "pages": "12-17", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/KimKPJC05", "doi": "10.1109/DATE.2005.260", "ee": "https://doi.org/10.1109/DATE.2005.260", "url": "https://dblp.org/rec/conf/date/KimKPJC05"}, "url": "URL#5504757"}, {"@score": "1", "@id": "5504758", "info": {"authors": {"author": [{"@pid": "98/1233", "text": "Kyosun Kim"}, {"@pid": "72/6531", "text": "Kaijie Wu 0001"}, {"@pid": "26/1589", "text": "Ramesh Karri"}]}, "title": "Towards Designing Robust QCA Architectures in the Presence of Sneak Noise Paths.", "venue": "DATE", "pages": "1214-1219", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/KimWK05", "doi": "10.1109/DATE.2005.316", "ee": "https://doi.org/10.1109/DATE.2005.316", "url": "https://dblp.org/rec/conf/date/KimWK05"}, "url": "URL#5504758"}, {"@score": "1", "@id": "5504759", "info": {"authors": {"author": [{"@pid": "97/4563", "text": "Kay-Uwe Kirstein"}, {"@pid": "61/500", "text": "Yue Li"}, {"@pid": "70/5831-3", "text": "Martin Zimmermann 0003"}, {"@pid": "66/2918", "text": "Cyril Vancura"}, {"@pid": "20/75", "text": "Tormod Volden"}, {"@pid": "71/4814", "text": "Wan Ho Song"}, {"@pid": "39/4183", "text": "Jan Lichtenberg"}, {"@pid": "70/3932", "text": "Andreas Hierlemann"}]}, "title": "Cantilever-Based Biosensors in CMOS Technology.", "venue": "DATE", "pages": "1340-1341", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/KirsteinLZVVSLH05", "doi": "10.1109/DATE.2005.90", "ee": "https://doi.org/10.1109/DATE.2005.90", "url": "https://dblp.org/rec/conf/date/KirsteinLZVVSLH05"}, "url": "URL#5504759"}, {"@score": "1", "@id": "5504760", "info": {"authors": {"author": [{"@pid": "50/4950", "text": "Takeshi Kitahara"}, {"@pid": "23/3640", "text": "Naoyuki Kawabe"}, {"@pid": "65/6394", "text": "Fumihiro Minami"}, {"@pid": "80/852", "text": "Katsuhiro Seta"}, {"@pid": "97/6617", "text": "Toshiyuki Furusawa"}]}, "title": "Area-Efficient Selective Multi-Threshold CMOS Design Methodology for Standby Leakage Power Reduction.", "venue": "DATE", "pages": "646-647", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/KitaharaKMSF05", "doi": "10.1109/DATE.2005.68", "ee": "https://doi.org/10.1109/DATE.2005.68", "url": "https://dblp.org/rec/conf/date/KitaharaKMSF05"}, "url": "URL#5504760"}, {"@score": "1", "@id": "5504761", "info": {"authors": {"author": {"@pid": "43/4290", "text": "Wolfgang Klingauf"}}, "title": "Systematic Transaction Level Modeling of Embedded Systems with SystemC.", "venue": "DATE", "pages": "566-567", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Klingauf05", "doi": "10.1109/DATE.2005.293", "ee": "https://doi.org/10.1109/DATE.2005.293", "url": "https://dblp.org/rec/conf/date/Klingauf05"}, "url": "URL#5504761"}, {"@score": "1", "@id": "5504762", "info": {"authors": {"author": {"@pid": "20/1851", "text": "Jeong-Taek Kong"}}, "title": "SoC in Nanoera: Challenges and Endless Possibility.", "venue": "DATE", "pages": "2", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Kong05", "doi": "10.1109/DATE.2005.272", "ee": "https://doi.org/10.1109/DATE.2005.272", "url": "https://dblp.org/rec/conf/date/Kong05"}, "url": "URL#5504762"}, {"@score": "1", "@id": "5504763", "info": {"authors": {"author": [{"@pid": "74/2457", "text": "Smita Krishnaswamy"}, {"@pid": "39/1284", "text": "George F. Viamontes"}, {"@pid": "m/IgorLMarkov", "text": "Igor L. Markov"}, {"@pid": "92/2628", "text": "John P. Hayes"}]}, "title": "Accurate Reliability Evaluation and Enhancement via Probabilistic Transfer Matrices.", "venue": "DATE", "pages": "282-287", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/KrishnaswamyVMH05", "doi": "10.1109/DATE.2005.47", "ee": "https://doi.org/10.1109/DATE.2005.47", "url": "https://dblp.org/rec/conf/date/KrishnaswamyVMH05"}, "url": "URL#5504763"}, {"@score": "1", "@id": "5504764", "info": {"authors": {"author": [{"@pid": "18/1760", "text": "Judita Kruse"}, {"@pid": "72/894", "text": "Clive Thomsen"}, {"@pid": "e/RolfErnst", "text": "Rolf Ernst"}, {"@pid": "53/3082", "text": "Thomas Volling"}, {"@pid": "29/2350", "text": "Thomas Spengler"}]}, "title": "Introducing Flexible Quantity Contracts into Distributed SoC and Embedded System Design Processes.", "venue": "DATE", "pages": "938-943", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/KruseTEVS05", "doi": "10.1109/DATE.2005.189", "ee": "https://doi.org/10.1109/DATE.2005.189", "url": "https://dblp.org/rec/conf/date/KruseTEVS05"}, "url": "URL#5504764"}, {"@score": "1", "@id": "5504765", "info": {"authors": {"author": [{"@pid": "07/5017", "text": "Petri Kukkala"}, {"@pid": "11/6155", "text": "Jouni Riihim\u00e4ki"}, {"@pid": "59/3334", "text": "Marko H\u00e4nnik\u00e4inen"}, {"@pid": "h/TimoHamalainen", "text": "Timo D. H\u00e4m\u00e4l\u00e4inen"}, {"@pid": "55/1631", "text": "Klaus Kronl\u00f6f"}]}, "title": "UML 2.0 Profile for Embedded System Design.", "venue": "DATE", "pages": "710-715", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/KukkalaRHHK05", "doi": "10.1109/DATE.2005.321", "ee": "https://doi.org/10.1109/DATE.2005.321", "url": "https://dblp.org/rec/conf/date/KukkalaRHHK05"}, "url": "URL#5504765"}, {"@score": "1", "@id": "5504766", "info": {"authors": {"author": [{"@pid": "89/4690", "text": "Y. Satish Kumar"}, {"@pid": "116/1011-66", "text": "Jun Li 0066"}, {"@pid": "69/568", "text": "Claudio Talarico"}, {"@pid": "w/JanetMeilingWang", "text": "Janet Meiling Wang"}]}, "title": "A Probabilistic Collocation Method Based Statistical Gate Delay Model Considering Process Variations and Multiple Input Switching.", "venue": "DATE", "pages": "770-775", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/KumarLTW05", "doi": "10.1109/DATE.2005.31", "ee": "https://doi.org/10.1109/DATE.2005.31", "url": "https://dblp.org/rec/conf/date/KumarLTW05"}, "url": "URL#5504766"}, {"@score": "1", "@id": "5504767", "info": {"authors": {"author": [{"@pid": "60/2562", "text": "Mahilchi Milir Vaseekar Kumar"}, {"@pid": "70/5489", "text": "Spyros Tragoudas"}, {"@pid": "30/3867", "text": "Sreejit Chakravarty"}, {"@pid": "62/124", "text": "Rathish Jayabharathi"}]}, "title": "Implicit and Exact Path Delay Fault Grading in Sequential Circuits.", "venue": "DATE", "pages": "990-995", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/KumarTCJ05", "doi": "10.1109/DATE.2005.179", "ee": "https://doi.org/10.1109/DATE.2005.179", "url": "https://dblp.org/rec/conf/date/KumarTCJ05"}, "url": "URL#5504767"}, {"@score": "1", "@id": "5504768", "info": {"authors": {"author": [{"@pid": "88/2093", "text": "Brock J. LaMeres"}, {"@pid": "15/884", "text": "Sunil P. Khatri"}]}, "title": "Encoding-Based Minimization of Inductive Cross-Talk for Off-Chip Data Transmission.", "venue": "DATE", "pages": "1318-1323", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/LaMeresK05", "doi": "10.1109/DATE.2005.134", "ee": "https://doi.org/10.1109/DATE.2005.134", "url": "https://dblp.org/rec/conf/date/LaMeresK05"}, "url": "URL#5504768"}, {"@score": "1", "@id": "5504769", "info": {"authors": {"author": {"@pid": "26/6424", "text": "Joachim Langenwalter"}}, "title": "Embedded Automotive System Development Process.", "venue": "DATE", "pages": "538-539", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Langenwalter05", "doi": "10.1109/DATE.2005.132", "ee": "https://doi.org/10.1109/DATE.2005.132", "url": "https://dblp.org/rec/conf/date/Langenwalter05"}, "url": "URL#5504769"}, {"@score": "1", "@id": "5504770", "info": {"authors": {"author": [{"@pid": "36/1134", "text": "Luciano Lavagno"}, {"@pid": "31/6677", "text": "Claudio Passerone"}, {"@pid": "17/5223", "text": "Vishal Shah"}, {"@pid": "81/3685", "text": "Yosinori Watanabe"}]}, "title": "A Time Slice Based Scheduler Model for System Level Design.", "venue": "DATE", "pages": "378-383", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/LavagnoPSW05", "doi": "10.1109/DATE.2005.41", "ee": "https://doi.org/10.1109/DATE.2005.41", "url": "https://dblp.org/rec/conf/date/LavagnoPSW05"}, "url": "URL#5504770"}, {"@score": "1", "@id": "5504771", "info": {"authors": {"author": [{"@pid": "27/650", "text": "Jae-Gon Lee"}, {"@pid": "64/4956", "text": "Moo-Kyoung Chung"}, {"@pid": "84/4573", "text": "Ki-Yong Ahn"}, {"@pid": "38/11179-6", "text": "Sang-Heon Lee 0006"}, {"@pid": "30/2681", "text": "Chong-Min Kyung"}]}, "title": "A Prediction Packetizing Scheme for Reducing Channel Traffic in Transaction-Level Hardware/Software Co-Emulation.", "venue": "DATE", "pages": "384-389", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/LeeCALK05", "doi": "10.1109/DATE.2005.30", "ee": "https://doi.org/10.1109/DATE.2005.30", "url": "https://dblp.org/rec/conf/date/LeeCALK05"}, "url": "URL#5504771"}, {"@score": "1", "@id": "5504772", "info": {"authors": {"author": [{"@pid": "97/5330", "text": "Lap-Fai Leung"}, {"@pid": "26/1737", "text": "Chi-Ying Tsui"}, {"@pid": "h/XiaoboSharonHu", "text": "Xiaobo Sharon Hu"}]}, "title": "Exploiting Dynamic Workload Variation in Low Energy Preemptive Task Scheduling.", "venue": "DATE", "pages": "634-639", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/LeungTH05", "doi": "10.1109/DATE.2005.146", "ee": "https://doi.org/10.1109/DATE.2005.146", "url": "https://dblp.org/rec/conf/date/LeungTH05"}, "url": "URL#5504772"}, {"@score": "1", "@id": "5504773", "info": {"authors": {"author": [{"@pid": "13/7007-36", "text": "Lei Li 0036"}, {"@pid": "c/KrishnenduChakrabarty", "text": "Krishnendu Chakrabarty"}]}, "title": "Hybrid BIST Based on Repeating Sequences and Cluster Analysis.", "venue": "DATE", "pages": "1142-1147", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/LiC05", "doi": "10.1109/DATE.2005.177", "ee": "https://doi.org/10.1109/DATE.2005.177", "url": "https://dblp.org/rec/conf/date/LiC05"}, "url": "URL#5504773"}, {"@score": "1", "@id": "5504774", "info": {"authors": {"author": [{"@pid": "83/6353-1", "text": "Peng Li 0001"}, {"@pid": "18/2008", "text": "Frank Liu 0001"}, {"@pid": "09/1365-1", "text": "Xin Li 0001"}, {"@pid": "p/LawrenceTPileggi", "text": "Lawrence T. Pileggi"}, {"@pid": "47/2849", "text": "Sani R. Nassif"}]}, "title": "Modeling Interconnect Variability Using Efficient Parametric Model Order Reduction.", "venue": "DATE", "pages": "958-963", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/LiLLPN05", "doi": "10.1109/DATE.2005.213", "ee": "https://doi.org/10.1109/DATE.2005.213", "url": "https://dblp.org/rec/conf/date/LiLLPN05"}, "url": "URL#5504774"}, {"@score": "1", "@id": "5504775", "info": {"authors": {"author": [{"@pid": "181/2856", "text": "Zhao Li"}, {"@pid": "30/2759", "text": "C.-J. Richard Shi"}]}, "title": "An Efficiently Preconditioned GMRES Method for Fast Parasitic-Sensitive Deep-Submicron VLSI Circuit Simulation.", "venue": "DATE", "pages": "752-757", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/LiS05", "doi": "10.1109/DATE.2005.57", "ee": "https://doi.org/10.1109/DATE.2005.57", "url": "https://dblp.org/rec/conf/date/LiS05"}, "url": "URL#5504775"}, {"@score": "1", "@id": "5504776", "info": {"authors": {"author": [{"@pid": "51/4015-1", "text": "Zhuo Li 0001"}, {"@pid": "s/WPShi", "text": "Weiping Shi"}]}, "title": "An O(bn2) Time Algorithm for Optimal Buffer Insertion with b Buffer Types.", "venue": "DATE", "pages": "1324-1329", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/LiS05a", "doi": "10.1109/DATE.2005.63", "ee": "https://doi.org/10.1109/DATE.2005.63", "url": "https://dblp.org/rec/conf/date/LiS05a"}, "url": "URL#5504776"}, {"@score": "1", "@id": "5504777", "info": {"authors": {"author": [{"@pid": "158/8925", "text": "Jin-Fu Li"}, {"@pid": "61/6167", "text": "Tsu-Wei Tseng"}, {"@pid": "47/579", "text": "Chin-Long Wey"}]}, "title": "An Efficient Transparent Test Scheme for Embedded Word-Oriented Memories.", "venue": "DATE", "pages": "574-579", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/LiTW05", "doi": "10.1109/DATE.2005.56", "ee": "https://doi.org/10.1109/DATE.2005.56", "url": "https://dblp.org/rec/conf/date/LiTW05"}, "url": "URL#5504777"}, {"@score": "1", "@id": "5504778", "info": {"authors": {"author": [{"@pid": "82/0", "text": "Min Li"}, {"@pid": "25/539", "text": "Xiaobo Wu"}, {"@pid": "88/2595", "text": "Richard Yao"}, {"@pid": "40/4081", "text": "Xiaolang Yan"}]}, "title": "Q-DPM: An Efficient Model-Free Dynamic Power Management Technique.", "venue": "DATE", "pages": "526-527", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/LiWYY05", "doi": "10.1109/DATE.2005.247", "ee": "https://doi.org/10.1109/DATE.2005.247", "url": "https://dblp.org/rec/conf/date/LiWYY05"}, "url": "URL#5504778"}, {"@score": "1", "@id": "5504779", "info": {"authors": {"author": [{"@pid": "72/4793", "text": "Chung-Jr Lian"}, {"@pid": "18/1926", "text": "Yu-Wen Huang"}, {"@pid": "95/2354", "text": "Hung-Chi Fang"}, {"@pid": "21/3293", "text": "Yung-Chi Chang"}, {"@pid": "57/3229", "text": "Liang-Gee Chen"}]}, "title": "PEG, MPEG-4, and H.264 Codec IP Development.", "venue": "DATE", "pages": "1118-1119", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/LianHFCC05", "doi": "10.1109/DATE.2005.193", "ee": "https://doi.org/10.1109/DATE.2005.193", "url": "https://dblp.org/rec/conf/date/LianHFCC05"}, "url": "URL#5504779"}, {"@score": "1", "@id": "5504780", "info": {"authors": {"author": [{"@pid": "33/1199", "text": "Eric Liau"}, {"@pid": "s/DSchmittLandsiedel", "text": "Doris Schmitt-Landsiedel"}]}, "title": "Computational Intelligence Characterization Method of Semiconductor Device.", "venue": "DATE", "pages": "456-461", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/LiauS05", "doi": "10.1109/DATE.2005.100", "ee": "https://doi.org/10.1109/DATE.2005.100", "url": "https://dblp.org/rec/conf/date/LiauS05"}, "url": "URL#5504780"}, {"@score": "1", "@id": "5504781", "info": {"authors": {"author": [{"@pid": "94/5306", "text": "Greg M. Link"}, {"@pid": "v/NarayananVijaykrishnan", "text": "Narayanan Vijaykrishnan"}]}, "title": "Hotspot Prevention Through Runtime Reconfiguration in Network-On-Chip.", "venue": "DATE", "pages": "648-649", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/LinkV05", "doi": "10.1109/DATE.2005.176", "ee": "https://doi.org/10.1109/DATE.2005.176", "url": "https://dblp.org/rec/conf/date/LinkV05"}, "url": "URL#5504781"}, {"@score": "1", "@id": "5504782", "info": {"authors": {"author": [{"@pid": "67/5807-29", "text": "Fang Liu 0029"}, {"@pid": "72/2598", "text": "Jacob J. Flomenberg"}, {"@pid": "81/2890", "text": "Devaka V. Yasaratne"}, {"@pid": "05/85", "text": "Sule Ozev"}]}, "title": "Hierarchical Variance Analysis for Analog Circuits Based on Graph Modelling and Correlation Loop Tracing.", "venue": "DATE", "pages": "126-131", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/LiuFYO05", "doi": "10.1109/DATE.2005.175", "ee": "https://doi.org/10.1109/DATE.2005.175", "url": "https://dblp.org/rec/conf/date/LiuFYO05"}, "url": "URL#5504782"}, {"@score": "1", "@id": "5504783", "info": {"authors": {"author": [{"@pid": "94/2460", "text": "Xun Liu"}, {"@pid": "29/5490", "text": "Yuantao Peng"}, {"@pid": "73/197", "text": "Marios C. Papaefthymiou"}]}, "title": "RIP: An Efficient Hybrid Repeater Insertion Scheme for Low Power.", "venue": "DATE", "pages": "1330-1335", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/LiuPP05", "doi": "10.1109/DATE.2005.262", "ee": "https://doi.org/10.1109/DATE.2005.262", "url": "https://dblp.org/rec/conf/date/LiuPP05"}, "url": "URL#5504783"}, {"@score": "1", "@id": "5504784", "info": {"authors": {"author": [{"@pid": "01/292", "text": "Mirko Loghi"}, {"@pid": "12/6489", "text": "Paolo Azzoni"}, {"@pid": "20/691", "text": "Massimo Poncino"}]}, "title": "Tag Overflow Buffering: An Energy-Efficient Cache Architecture.", "venue": "DATE", "pages": "520-525", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/LoghiAP05", "doi": "10.1109/DATE.2005.298", "ee": "https://doi.org/10.1109/DATE.2005.298", "url": "https://dblp.org/rec/conf/date/LoghiAP05"}, "url": "URL#5504784"}, {"@score": "1", "@id": "5504785", "info": {"authors": {"author": [{"@pid": "01/292", "text": "Mirko Loghi"}, {"@pid": "20/691", "text": "Massimo Poncino"}]}, "title": "Exploring Energy/Performance Tradeoffs in Shared Memory MPSoCs: Snoop-Based Cache Coherence vs. Software Solutions.", "venue": "DATE", "pages": "508-513", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/LoghiP05", "doi": "10.1109/DATE.2005.148", "ee": "https://doi.org/10.1109/DATE.2005.148", "url": "https://dblp.org/rec/conf/date/LoghiP05"}, "url": "URL#5504785"}, {"@score": "1", "@id": "5504786", "info": {"authors": {"author": [{"@pid": "l/CeliaLopezOngil", "text": "Celia L\u00f3pez-Ongil"}, {"@pid": "79/2278", "text": "Mario Garc\u00eda-Valderas"}, {"@pid": "77/270", "text": "Marta Portela-Garc\u00eda"}, {"@pid": "e/LuisEntrena", "text": "Luis Entrena-Arrontes"}]}, "title": "Techniques for Fast Transient Fault Grading Based on Autonomous Emulation.", "venue": "DATE", "pages": "308-309", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Lopez-OngilGPE05", "doi": "10.1109/DATE.2005.302", "ee": "https://doi.org/10.1109/DATE.2005.302", "url": "https://dblp.org/rec/conf/date/Lopez-OngilGPE05"}, "url": "URL#5504786"}, {"@score": "1", "@id": "5504787", "info": {"authors": {"author": [{"@pid": "81/3227", "text": "Sebasti\u00e1n L\u00f3pez"}, {"@pid": "92/1188", "text": "Gustavo Marrero Callic\u00f3"}, {"@pid": "42/78", "text": "Jos\u00e9 Francisco L\u00f3pez"}, {"@pid": "69/6524", "text": "Roberto Sarmiento"}]}, "title": "A High Quality/Low Computational Cost Technique for Block Matching Motion Estimation.", "venue": "DATE", "pages": "2-7", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/LopezCLS05", "doi": "10.1109/DATE.2005.17", "ee": "https://doi.org/10.1109/DATE.2005.17", "url": "https://dblp.org/rec/conf/date/LopezCLS05"}, "url": "URL#5504787"}, {"@score": "1", "@id": "5504788", "info": {"authors": {"author": [{"@pid": "79/955", "text": "Laurent Lopez"}, {"@pid": "08/4890", "text": "Jean-Michel Portal"}, {"@pid": "19/579", "text": "Didier N\u00e9e"}]}, "title": "A New Embedded Measurement Structure for eDRAM Capacitor.", "venue": "DATE", "pages": "462-463", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/LopezPN05", "doi": "10.1109/DATE.2005.24", "ee": "https://doi.org/10.1109/DATE.2005.24", "url": "https://dblp.org/rec/conf/date/LopezPN05"}, "url": "URL#5504788"}, {"@score": "1", "@id": "5504789", "info": {"authors": {"author": [{"@pid": "97/6483-2", "text": "Feng Lu 0002"}, {"@pid": "65/5291", "text": "Madhu K. Iyer"}, {"@pid": "31/1377", "text": "Ganapathy Parthasarathy"}, {"@pid": "w/LiCWang", "text": "Li-C. Wang"}, {"@pid": "c/KwangTingCheng", "text": "Kwang-Ting Cheng"}, {"@pid": "60/1709", "text": "Kuang-Chien Chen"}]}, "title": "An Efficient Sequential SAT Solver With Improved Search Strategies.", "venue": "DATE", "pages": "1102-1107", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/LuIPWCC05", "doi": "10.1109/DATE.2005.55", "ee": "https://doi.org/10.1109/DATE.2005.55", "url": "https://dblp.org/rec/conf/date/LuIPWCC05"}, "url": "URL#5504789"}, {"@score": "1", "@id": "5504790", "info": {"authors": {"author": {"@pid": "02/741", "text": "Wayne Lyons"}}, "title": "Meeting the Embedded Design Needs of Automotive Applications.", "venue": "DATE", "pages": "142-147", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Lyons05", "doi": "10.1109/DATE.2005.205", "ee": "https://doi.org/10.1109/DATE.2005.205", "url": "https://dblp.org/rec/conf/date/Lyons05"}, "url": "URL#5504790"}, {"@score": "1", "@id": "5504791", "info": {"authors": {"author": [{"@pid": "44/1428", "text": "Roman L. Lysecky"}, {"@pid": "v/FrankVahid", "text": "Frank Vahid"}]}, "title": "A Study of the Speedups and Competitiveness of FPGA Soft Processor Cores using Dynamic Hardware/Software Partitioning.", "venue": "DATE", "pages": "18-23", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/LyseckyV05", "doi": "10.1109/DATE.2005.38", "ee": "https://doi.org/10.1109/DATE.2005.38", "url": "https://dblp.org/rec/conf/date/LyseckyV05"}, "url": "URL#5504791"}, {"@score": "1", "@id": "5504792", "info": {"authors": {"author": [{"@pid": "74/2533", "text": "Shankar Mahadevan"}, {"@pid": "80/1835", "text": "Federico Angiolini"}, {"@pid": "91/175", "text": "Michael Storgaard"}, {"@pid": "92/6205", "text": "Rasmus Gr\u00f8ndahl Olsen"}, {"@pid": "42/2580", "text": "Jens Spars\u00f8"}, {"@pid": "m/JanMadsen", "text": "Jan Madsen"}]}, "title": "A Network Traffic Generator Model for Fast Network-on-Chip Simulation.", "venue": "DATE", "pages": "780-785", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/MahadevanASOSM05", "doi": "10.1109/DATE.2005.22", "ee": "https://doi.org/10.1109/DATE.2005.22", "url": "https://dblp.org/rec/conf/date/MahadevanASOSM05"}, "url": "URL#5504792"}, {"@score": "1", "@id": "5504793", "info": {"authors": {"author": [{"@pid": "02/5676", "text": "Ananta K. Majhi"}, {"@pid": "91/5777", "text": "Mohamed Azimane"}, {"@pid": "72/649", "text": "Guido Gronthoud"}, {"@pid": "71/5410", "text": "Maurice Lousberg"}, {"@pid": "18/1406", "text": "Stefan Eichenberger"}, {"@pid": "48/3045", "text": "Fred Bowen"}]}, "title": "Memory Testing Under Different Stress Conditions: An Industrial Evaluation.", "venue": "DATE", "pages": "438-443", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/MajhiAGLEB05", "doi": "10.1109/DATE.2005.206", "ee": "https://doi.org/10.1109/DATE.2005.206", "url": "https://dblp.org/rec/conf/date/MajhiAGLEB05"}, "url": "URL#5504793"}, {"@score": "1", "@id": "5504794", "info": {"authors": {"author": [{"@pid": "98/6574", "text": "Nicol\u00f2 Manaresi"}, {"@pid": "10/2723", "text": "Gianni Medoro"}, {"@pid": "72/6618", "text": "Melanie Abonnenc"}, {"@pid": "80/3112", "text": "Vincent Auger"}, {"@pid": "14/5704", "text": "Paul Vulto"}, {"@pid": "28/754", "text": "Aldo Romani"}, {"@pid": "41/4760", "text": "Luigi Altomare"}, {"@pid": "19/2626", "text": "Marco Tartagni"}, {"@pid": "85/3596", "text": "Roberto Guerrieri"}]}, "title": "New Perspectives and Opportunities From the Wild West of Microelectronic Biochips.", "venue": "DATE", "pages": "1092-1093", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/ManaresiMAAVRATG05", "doi": "10.1109/DATE.2005.222", "ee": "https://doi.org/10.1109/DATE.2005.222", "url": "https://dblp.org/rec/conf/date/ManaresiMAAVRATG05"}, "url": "URL#5504794"}, {"@score": "1", "@id": "5504795", "info": {"authors": {"author": [{"@pid": "84/5252", "text": "Hratch Mangassarian"}, {"@pid": "67/1804", "text": "Mohab Anis"}]}, "title": "On Statistical Timing Analysis with Inter- and Intra-Die Variations.", "venue": "DATE", "pages": "132-137", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/MangassarianA05", "doi": "10.1109/DATE.2005.226", "ee": "https://doi.org/10.1109/DATE.2005.226", "url": "https://dblp.org/rec/conf/date/MangassarianA05"}, "url": "URL#5504795"}, {"@score": "1", "@id": "5504796", "info": {"authors": {"author": [{"@pid": "89/700", "text": "Ryan Mannion"}, {"@pid": "h/HarryHsieh", "text": "Harry Hsieh"}, {"@pid": "64/2007", "text": "Susan Cotterell"}, {"@pid": "v/FrankVahid", "text": "Frank Vahid"}]}, "title": "System Synthesis for Networks of Programmable Blocks.", "venue": "DATE", "pages": "888-893", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/MannionHCV05", "doi": "10.1109/DATE.2005.289", "ee": "https://doi.org/10.1109/DATE.2005.289", "url": "https://dblp.org/rec/conf/date/MannionHCV05"}, "url": "URL#5504796"}, {"@score": "1", "@id": "5504797", "info": {"authors": {"author": [{"@pid": "40/4888", "text": "Panagiotis Manolios"}, {"@pid": "70/6001", "text": "Sudarshan K. Srinivasan"}]}, "title": "Refinement Maps for Efficient Verification of Processor Models.", "venue": "DATE", "pages": "1304-1309", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/ManoliosS05", "doi": "10.1109/DATE.2005.257", "ee": "https://doi.org/10.1109/DATE.2005.257", "url": "https://dblp.org/rec/conf/date/ManoliosS05"}, "url": "URL#5504797"}, {"@score": "1", "@id": "5504798", "info": {"authors": {"author": [{"@pid": "57/1074", "text": "Vasco M. Manquinho"}, {"@pid": "340/6684-1", "text": "Jo\u00e3o Marques-Silva 0001"}]}, "title": "Effective Lower Bounding Techniques for Pseudo-Boolean Optimization.", "venue": "DATE", "pages": "660-665", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/ManquinhoM05", "doi": "10.1109/DATE.2005.126", "ee": "https://doi.org/10.1109/DATE.2005.126", "url": "https://dblp.org/rec/conf/date/ManquinhoM05"}, "url": "URL#5504798"}, {"@score": "1", "@id": "5504799", "info": {"authors": {"author": [{"@pid": "13/6510", "text": "C\u00e9sar A. M. Marcon"}, {"@pid": "c/NeyLVCalazans", "text": "Ney Laert Vilar Calazans"}, {"@pid": "m/FernandoGehmMoraes", "text": "Fernando Gehm Moraes"}, {"@pid": "00/4529", "text": "Altamiro Amadeu Susin"}, {"@pid": "27/1321", "text": "Igor M. Reis"}, {"@pid": "33/5648", "text": "Fabiano Hessel"}]}, "title": "Exploring NoC Mapping Strategies: An Energy and Timing Aware Technique.", "venue": "DATE", "pages": "502-507", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/MarconCMSRH05", "doi": "10.1109/DATE.2005.149", "ee": "https://doi.org/10.1109/DATE.2005.149", "url": "https://dblp.org/rec/conf/date/MarconCMSRH05"}, "url": "URL#5504799"}, {"@score": "1", "@id": "5504800", "info": {"authors": {"author": {"@pid": "59/2715", "text": "Diana Marculescu"}}, "title": "Energy Bounds for Fault-Tolerant Nanoscale Designs.", "venue": "DATE", "pages": "74-79", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Marculescu05", "doi": "10.1109/DATE.2005.135", "ee": "https://doi.org/10.1109/DATE.2005.135", "url": "https://dblp.org/rec/conf/date/Marculescu05"}, "url": "URL#5504800"}, {"@score": "1", "@id": "5504801", "info": {"authors": {"author": [{"@pid": "11/4438", "text": "Erik Jan Marinissen"}, {"@pid": "16/2685", "text": "Betty Prince"}, {"@pid": "14/562", "text": "Doris Keitel-Schulz"}, {"@pid": "08/3972", "text": "Yervant Zorian"}]}, "title": "Challenges in Embedded Memory Design and Test.", "venue": "DATE", "pages": "722-727", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/MarinissenPKZ05", "doi": "10.1109/DATE.2005.92", "ee": "https://doi.org/10.1109/DATE.2005.92", "url": "https://dblp.org/rec/conf/date/MarinissenPKZ05"}, "url": "URL#5504801"}, {"@score": "1", "@id": "5504802", "info": {"authors": {"author": [{"@pid": "m/IgorLMarkov", "text": "Igor L. Markov"}, {"@pid": "64/567", "text": "Dmitri Maslov"}]}, "title": "Uniformly-Switching Logic for Cryptographic Hardware.", "venue": "DATE", "pages": "432-433", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/MarkovM05", "doi": "10.1109/DATE.2005.323", "ee": "https://doi.org/10.1109/DATE.2005.323", "url": "https://dblp.org/rec/conf/date/MarkovM05"}, "url": "URL#5504802"}, {"@score": "1", "@id": "5504803", "info": {"authors": {"author": [{"@pid": "39/6779", "text": "Ewout Martens"}, {"@pid": "71/3189", "text": "Georges G. E. Gielen"}]}, "title": "Time-Domain Simulation of Sampled Weakly Nonlinear Systems Using Analytical Integration and Orthogonal Polynomial Series.", "venue": "DATE", "pages": "120-125", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/MartensG05", "doi": "10.1109/DATE.2005.311", "ee": "https://doi.org/10.1109/DATE.2005.311", "url": "https://dblp.org/rec/conf/date/MartensG05"}, "url": "URL#5504803"}, {"@score": "1", "@id": "5504804", "info": {"authors": {"author": {"@pid": "21/4722-5", "text": "Philippe Martin 0005"}}, "title": "Design of a Virtual Component Neutral Network-on-Chip Transaction Layer.", "venue": "DATE", "pages": "336-337", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Martin05", "doi": "10.1109/DATE.2005.114", "ee": "https://doi.org/10.1109/DATE.2005.114", "url": "https://dblp.org/rec/conf/date/Martin05"}, "url": "URL#5504804"}, {"@score": "1", "@id": "5504805", "info": {"authors": {"author": [{"@pid": "15/5534", "text": "Andr\u00e9s Martinelli"}, {"@pid": "84/5856", "text": "Elena Dubrova"}]}, "title": "Bound Set Selection and Circuit Re-Synthesis for Area/Delay Driven Decomposition.", "venue": "DATE", "pages": "430-431", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/MartinelliD05", "doi": "10.1109/DATE.2005.83", "ee": "https://doi.org/10.1109/DATE.2005.83", "url": "https://dblp.org/rec/conf/date/MartinelliD05"}, "url": "URL#5504805"}, {"@score": "1", "@id": "5504806", "info": {"authors": {"author": [{"@pid": "64/567", "text": "Dmitri Maslov"}, {"@pid": "90/6419", "text": "Christina Young"}, {"@pid": "m/DMichaelMiller", "text": "D. Michael Miller"}, {"@pid": "14/435", "text": "Gerhard W. Dueck"}]}, "title": "Quantum Circuit Simplification Using Templates.", "venue": "DATE", "pages": "1208-1213", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/MaslovYMD05", "doi": "10.1109/DATE.2005.249", "ee": "https://doi.org/10.1109/DATE.2005.249", "url": "https://dblp.org/rec/conf/date/MaslovYMD05"}, "url": "URL#5504806"}, {"@score": "1", "@id": "5504807", "info": {"authors": {"author": [{"@pid": "27/8", "text": "Albrecht Mayer"}, {"@pid": "07/1966", "text": "Harry Siebert"}, {"@pid": "78/4433", "text": "Klaus D. McDonald-Maier"}]}, "title": "Debug Support, Calibration and Emulation for Multiple Processor and Powertrain Control SoCs.", "venue": "DATE", "pages": "148-152", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/MayerSM05", "doi": "10.1109/DATE.2005.109", "ee": "https://doi.org/10.1109/DATE.2005.109", "url": "https://dblp.org/rec/conf/date/MayerSM05"}, "url": "URL#5504807"}, {"@score": "1", "@id": "5504808", "info": {"authors": {"author": [{"@pid": "35/1938", "text": "Trent McConaghy"}, {"@pid": "17/4397", "text": "Tom Eeckelaert"}, {"@pid": "71/3189", "text": "Georges G. E. Gielen"}]}, "title": "CAFFEINE: Template-Free Symbolic Model Generation of Analog Circuits via Canonical Form Functions and Genetic Programming.", "venue": "DATE", "pages": "1082-1087", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/McConaghyEG05", "doi": "10.1109/DATE.2005.89", "ee": "https://doi.org/10.1109/DATE.2005.89", "url": "https://dblp.org/rec/conf/date/McConaghyEG05"}, "url": "URL#5504808"}, {"@score": "1", "@id": "5504809", "info": {"authors": {"author": [{"@pid": "11/3358", "text": "Stephen J. Mellor"}, {"@pid": "15/3331", "text": "John R. Wolfe"}, {"@pid": "76/3607", "text": "Campbell McCausland"}]}, "title": "Why Systems-on-Chip Needs More UML like a Hole in the Head.", "venue": "DATE", "pages": "834-835", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/MellorWM05", "doi": "10.1109/DATE.2005.328", "ee": "https://doi.org/10.1109/DATE.2005.328", "url": "https://dblp.org/rec/conf/date/MellorWM05"}, "url": "URL#5504809"}, {"@score": "1", "@id": "5504810", "info": {"authors": {"author": [{"@pid": "10/2386", "text": "Gokhan Memik"}, {"@pid": "k/MahmutTKandemir", "text": "Mahmut T. Kandemir"}, {"@pid": "89/1795-1", "text": "Ozcan Ozturk 0001"}]}, "title": "Increasing Register File Immunity to Transient Errors.", "venue": "DATE", "pages": "586-591", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/MemikKO05", "doi": "10.1109/DATE.2005.181", "ee": "https://doi.org/10.1109/DATE.2005.181", "url": "https://dblp.org/rec/conf/date/MemikKO05"}, "url": "URL#5504810"}, {"@score": "1", "@id": "5504811", "info": {"authors": {"author": [{"@pid": "09/1940", "text": "Momchil Milev"}, {"@pid": "19/6412", "text": "Rod Burt"}]}, "title": "A Tool and Methodology for AC-Stability Analysis of Continuous-Time Closed-Loop Systems.", "venue": "DATE", "pages": "204-208", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/MilevB05", "doi": "10.1109/DATE.2005.42", "ee": "https://doi.org/10.1109/DATE.2005.42", "url": "https://dblp.org/rec/conf/date/MilevB05"}, "url": "URL#5504811"}, {"@score": "1", "@id": "5504812", "info": {"authors": {"author": [{"@pid": "71/1295", "text": "Beno\u00eet Miramond"}, {"@pid": "02/6268", "text": "Jean-Marc Delosme"}]}, "title": "Design Space Exploration for Dynamically Reconfigurable Architectures.", "venue": "DATE", "pages": "366-371", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/MiramondD05", "doi": "10.1109/DATE.2005.118", "ee": "https://doi.org/10.1109/DATE.2005.118", "url": "https://dblp.org/rec/conf/date/MiramondD05"}, "url": "URL#5504812"}, {"@score": "1", "@id": "5504813", "info": {"authors": {"author": [{"@pid": "50/976", "text": "Alan Mishchenko"}, {"@pid": "b/RobertKBrayton", "text": "Robert K. Brayton"}]}, "title": "SAT-Based Complete Don&apos;t-Care Computation for Network Optimization.", "venue": "DATE", "pages": "412-417", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/MishchenkoB05", "doi": "10.1109/DATE.2005.264", "ee": "https://doi.org/10.1109/DATE.2005.264", "url": "https://dblp.org/rec/conf/date/MishchenkoB05"}, "url": "URL#5504813"}, {"@score": "1", "@id": "5504814", "info": {"authors": {"author": [{"@pid": "50/976", "text": "Alan Mishchenko"}, {"@pid": "b/RobertKBrayton", "text": "Robert K. Brayton"}, {"@pid": "13/2622", "text": "Jie-Hong Roland Jiang"}, {"@pid": "52/5413", "text": "Tiziano Villa"}, {"@pid": "33/658", "text": "Nina Yevtushenko 0001"}]}, "title": "Efficient Solution of Language Equations Using Partitioned Representations.", "venue": "DATE", "pages": "418-423", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/MishchenkoBJVY05", "doi": "10.1109/DATE.2005.130", "ee": "https://doi.org/10.1109/DATE.2005.130", "url": "https://dblp.org/rec/conf/date/MishchenkoBJVY05"}, "url": "URL#5504814"}, {"@score": "1", "@id": "5504815", "info": {"authors": {"author": [{"@pid": "m/PrabhatMishra", "text": "Prabhat Mishra 0001"}, {"@pid": "d/NikilDDutt", "text": "Nikil D. Dutt"}]}, "title": "Functional Coverage Driven Test Generation for Validation of Pipelined Processors.", "venue": "DATE", "pages": "678-683", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/MishraD05", "doi": "10.1109/DATE.2005.162", "ee": "https://doi.org/10.1109/DATE.2005.162", "url": "https://dblp.org/rec/conf/date/MishraD05"}, "url": "URL#5504815"}, {"@score": "1", "@id": "5504816", "info": {"authors": {"author": [{"@pid": "59/3148", "text": "Anca Mariana Molnos"}, {"@pid": "93/2682", "text": "Marc J. M. Heijligers"}, {"@pid": "c/SorinCotofana", "text": "Sorin Dan Cotofana"}, {"@pid": "e/JosTJvanEijndhoven", "text": "Jos T. J. van Eijndhoven"}]}, "title": "Compositional Memory Systems for Multimedia Communicating Tasks.", "venue": "DATE", "pages": "932-937", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/MolnosHCE05", "doi": "10.1109/DATE.2005.99", "ee": "https://doi.org/10.1109/DATE.2005.99", "url": "https://dblp.org/rec/conf/date/MolnosHCE05"}, "url": "URL#5504816"}, {"@score": "1", "@id": "5504817", "info": {"authors": {"author": [{"@pid": "66/1210", "text": "Saibal Mukhopadhyay"}, {"@pid": "75/4629", "text": "Swarup Bhunia"}, {"@pid": "r/KaushikRoy", "text": "Kaushik Roy 0001"}]}, "title": "Modeling and Analysis of Loading Effect in Leakage of Nano-Scaled Bulk-CMOS Logic Circuits.", "venue": "DATE", "pages": "224-229", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/MukhopadhyayBR05", "doi": "10.1109/DATE.2005.210", "ee": "https://doi.org/10.1109/DATE.2005.210", "url": "https://dblp.org/rec/conf/date/MukhopadhyayBR05"}, "url": "URL#5504817"}, {"@score": "1", "@id": "5504818", "info": {"authors": {"author": [{"@pid": "32/2058", "text": "Paul Muller"}, {"@pid": "92/5748", "text": "Armin Tajalli"}, {"@pid": "38/4530", "text": "Seyed Mojtaba Atarodi"}, {"@pid": "l/YusufLeblebici", "text": "Yusuf Leblebici"}]}, "title": "Top-Down Design of a Low-Power Multi-Channel 2.5-Gbit/s/Channel Gated Oscillator Clock-Recovery Circuit.", "venue": "DATE", "pages": "258-263", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/MullerTAL05", "doi": "10.1109/DATE.2005.315", "ee": "https://doi.org/10.1109/DATE.2005.315", "url": "https://dblp.org/rec/conf/date/MullerTAL05"}, "url": "URL#5504818"}, {"@score": "1", "@id": "5504819", "info": {"authors": {"author": [{"@pid": "43/6289", "text": "Srinivasan Murali"}, {"@pid": "d/GDeMicheli", "text": "Giovanni De Micheli"}]}, "title": "An Application-Specific Design Methodology for STbus Crossbar Generation.", "venue": "DATE", "pages": "1176-1181", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/MuraliM05", "doi": "10.1109/DATE.2005.50", "ee": "https://doi.org/10.1109/DATE.2005.50", "url": "https://dblp.org/rec/conf/date/MuraliM05"}, "url": "URL#5504819"}, {"@score": "1", "@id": "5504820", "info": {"authors": {"author": [{"@pid": "n/AndreCNacul", "text": "Andr\u00e9 C. N\u00e1cul"}, {"@pid": "g/TonyGivargis", "text": "Tony Givargis"}]}, "title": "Lightweight Multitasking Support for Embedded Systems using the Phantom Serializing Compiler.", "venue": "DATE", "pages": "742-747", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/NaculG05", "doi": "10.1109/DATE.2005.197", "ee": "https://doi.org/10.1109/DATE.2005.197", "url": "https://dblp.org/rec/conf/date/NaculG05"}, "url": "URL#5504820"}, {"@score": "1", "@id": "5504821", "info": {"authors": {"author": [{"@pid": "21/7032", "text": "Shahin Nazarian"}, {"@pid": "p/MassoudPedram", "text": "Massoud Pedram"}, {"@pid": "56/4820", "text": "Emre Tuncer"}, {"@pid": "64/4492", "text": "Tao Lin"}, {"@pid": "87/4307", "text": "Amir H. Ajami"}]}, "title": "Modeling and Propagation of Noisy Waveforms in Static Timing Analysis.", "venue": "DATE", "pages": "776-777", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/NazarianPTLA05", "doi": "10.1109/DATE.2005.211", "ee": "https://doi.org/10.1109/DATE.2005.211", "url": "https://dblp.org/rec/conf/date/NazarianPTLA05"}, "url": "URL#5504821"}, {"@score": "1", "@id": "5504822", "info": {"authors": {"author": [{"@pid": "42/280", "text": "Marcelo Negreiros"}, {"@pid": "25/5214", "text": "Luigi Carro"}, {"@pid": "00/4529", "text": "Altamiro Amadeu Susin"}]}, "title": "Noise Figure Evaluation Using Low Cost BIST.", "venue": "DATE", "pages": "158-163", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/NegreirosCS05", "doi": "10.1109/DATE.2005.224", "ee": "https://doi.org/10.1109/DATE.2005.224", "url": "https://dblp.org/rec/conf/date/NegreirosCS05"}, "url": "URL#5504822"}, {"@score": "1", "@id": "5504823", "info": {"authors": {"author": [{"@pid": "81/1228", "text": "Osama Neiroukh"}, {"@pid": "58/3449", "text": "Xiaoyu Song"}]}, "title": "Improving the Process-Variation Tolerance of Digital Circuits Using Gate Sizing and Statistical Techniques.", "venue": "DATE", "pages": "294-299", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/NeiroukhS05", "doi": "10.1109/DATE.2005.180", "ee": "https://doi.org/10.1109/DATE.2005.180", "url": "https://dblp.org/rec/conf/date/NeiroukhS05"}, "url": "URL#5504823"}, {"@score": "1", "@id": "5504824", "info": {"authors": {"author": [{"@pid": "66/5475", "text": "Koichiro Noguchi"}, {"@pid": "95/2029", "text": "Makoto Nagata"}]}, "title": "On-Chip Multi-Channel Waveform Monitoring for Diagnostics of Mixed-Signal VLSI Circuits.", "venue": "DATE", "pages": "146-151", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/NoguchiN05", "doi": "10.1109/DATE.2005.230", "ee": "https://doi.org/10.1109/DATE.2005.230", "url": "https://dblp.org/rec/conf/date/NoguchiN05"}, "url": "URL#5504824"}, {"@score": "1", "@id": "5504825", "info": {"authors": {"author": [{"@pid": "80/353", "text": "Vincent Nollet"}, {"@pid": "73/1036", "text": "Prabhat Avasare"}, {"@pid": "63/3555", "text": "Jean-Yves Mignolet"}, {"@pid": "93/763", "text": "Diederik Verkest"}]}, "title": "Low Cost Task Migration Initiation in a Heterogeneous MP-SoC.", "venue": "DATE", "pages": "252-253", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/NolletAMV05", "doi": "10.1109/DATE.2005.201", "ee": "https://doi.org/10.1109/DATE.2005.201", "url": "https://dblp.org/rec/conf/date/NolletAMV05"}, "url": "URL#5504825"}, {"@score": "1", "@id": "5504826", "info": {"authors": {"author": [{"@pid": "80/353", "text": "Vincent Nollet"}, {"@pid": "76/2681", "text": "Th\u00e9odore Marescaux"}, {"@pid": "73/1036", "text": "Prabhat Avasare"}, {"@pid": "63/3555", "text": "Jean-Yves Mignolet"}]}, "title": "Centralized Run-Time Resource Management in a Network-on-Chip Containing Reconfigurable Hardware Tiles.", "venue": "DATE", "pages": "234-239", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/NolletMAM05", "doi": "10.1109/DATE.2005.91", "ee": "https://doi.org/10.1109/DATE.2005.91", "url": "https://dblp.org/rec/conf/date/NolletMAM05"}, "url": "URL#5504826"}, {"@score": "1", "@id": "5504827", "info": {"authors": {"author": [{"@pid": "63/628", "text": "\u00dcmit Y. Ogras"}, {"@pid": "88/3494", "text": "Radu Marculescu"}]}, "title": "Energy- and Performance-Driven NoC Communication Architecture Synthesis Using a Decomposition Approach.", "venue": "DATE", "pages": "352-357", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/OgrasM05", "doi": "10.1109/DATE.2005.137", "ee": "https://doi.org/10.1109/DATE.2005.137", "url": "https://dblp.org/rec/conf/date/OgrasM05"}, "url": "URL#5504827"}, {"@score": "1", "@id": "5504828", "info": {"authors": {"author": {"@pid": "99/4100", "text": "Ian Oliver"}}, "title": "Applying UML and MDA to Real Systems Design.", "venue": "DATE", "pages": "70-71", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Oliver05", "doi": "10.1109/DATE.2005.65", "ee": "https://doi.org/10.1109/DATE.2005.65", "url": "https://dblp.org/rec/conf/date/Oliver05"}, "url": "URL#5504828"}, {"@score": "1", "@id": "5504829", "info": {"authors": {"author": [{"@pid": "89/1795-1", "text": "Ozcan Ozturk 0001"}, {"@pid": "k/MahmutTKandemir", "text": "Mahmut T. Kandemir"}]}, "title": "Nonuniform Banking for Reducing Memory Energy Consumption.", "venue": "DATE", "pages": "814-819", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/OzturkK05", "doi": "10.1109/DATE.2005.225", "ee": "https://doi.org/10.1109/DATE.2005.225", "url": "https://dblp.org/rec/conf/date/OzturkK05"}, "url": "URL#5504829"}, {"@score": "1", "@id": "5504830", "info": {"authors": {"author": [{"@pid": "89/1795-1", "text": "Ozcan Ozturk 0001"}, {"@pid": "k/MahmutTKandemir", "text": "Mahmut T. Kandemir"}, {"@pid": "i/MaryJaneIrwin", "text": "Mary Jane Irwin"}]}, "title": "BB-GC: Basic-Block Level Garbage Collection.", "venue": "DATE", "pages": "1032-1037", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/OzturkKI05", "doi": "10.1109/DATE.2005.80", "ee": "https://doi.org/10.1109/DATE.2005.80", "url": "https://dblp.org/rec/conf/date/OzturkKI05"}, "url": "URL#5504830"}, {"@score": "1", "@id": "5504831", "info": {"authors": {"author": [{"@pid": "89/1795-1", "text": "Ozcan Ozturk 0001"}, {"@pid": "10/4868", "text": "Hendra Saputra"}, {"@pid": "k/MahmutTKandemir", "text": "Mahmut T. Kandemir"}, {"@pid": "98/2921", "text": "Ibrahim Kolcu"}]}, "title": "Access Pattern-Based Code Compression for Memory-Constrained Embedded Systems.", "venue": "DATE", "pages": "882-887", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/OzturkSKK05", "doi": "10.1109/DATE.2005.46", "ee": "https://doi.org/10.1109/DATE.2005.46", "url": "https://dblp.org/rec/conf/date/OzturkSKK05"}, "url": "URL#5504831"}, {"@score": "1", "@id": "5504832", "info": {"authors": {"author": [{"@pid": "73/2283", "text": "Elena Moscu Panainte"}, {"@pid": "84/2198", "text": "Koen Bertels"}, {"@pid": "v/SVassiliadis", "text": "Stamatis Vassiliadis"}]}, "title": "Instruction Scheduling for Dynamic Hardware Configurations.", "venue": "DATE", "pages": "100-105", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/PanainteBV05", "doi": "10.1109/DATE.2005.184", "ee": "https://doi.org/10.1109/DATE.2005.184", "url": "https://dblp.org/rec/conf/date/PanainteBV05"}, "url": "URL#5504832"}, {"@score": "1", "@id": "5504833", "info": {"authors": {"author": [{"@pid": "19/4489", "text": "Ioannis Papaefstathiou"}, {"@pid": "42/5675", "text": "Theofanis Orphanoudakis"}, {"@pid": "88/4934", "text": "George Kornaros"}, {"@pid": "k/ChristoforosKachris", "text": "Christopher Kachris"}, {"@pid": "35/6883", "text": "Ioannis Mavroidis"}, {"@pid": "95/4686", "text": "Aristides Nikologiannis"}]}, "title": "Queue Management in Network Processors.", "venue": "DATE", "pages": "112-117", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/PapaefstathiouOKKMN05", "doi": "10.1109/DATE.2005.251", "ee": "https://doi.org/10.1109/DATE.2005.251", "url": "https://dblp.org/rec/conf/date/PapaefstathiouOKKMN05"}, "url": "URL#5504833"}, {"@score": "1", "@id": "5504834", "info": {"authors": {"author": [{"@pid": "94/4552", "text": "Ilia Polian"}, {"@pid": "72/11157", "text": "Alejandro Czutro"}, {"@pid": "b/BerndBecker", "text": "Bernd Becker 0001"}]}, "title": "Evolutionary Optimization in Code-Based Test Compression.", "venue": "DATE", "pages": "1124-1129", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/PolianCB05", "doi": "10.1109/DATE.2005.144", "ee": "https://doi.org/10.1109/DATE.2005.144", "url": "https://dblp.org/rec/conf/date/PolianCB05"}, "url": "URL#5504834"}, {"@score": "1", "@id": "5504835", "info": {"authors": {"author": [{"@pid": "p/IrithPomeranz", "text": "Irith Pomeranz"}, {"@pid": "r/SudhakarMReddy", "text": "Sudhakar M. Reddy"}]}, "title": "Worst-Case and Average-Case Analysis of n-Detection Test Sets.", "venue": "DATE", "pages": "444-449", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/PomeranzR05", "doi": "10.1109/DATE.2005.330", "ee": "https://doi.org/10.1109/DATE.2005.330", "url": "https://dblp.org/rec/conf/date/PomeranzR05"}, "url": "URL#5504835"}, {"@score": "1", "@id": "5504836", "info": {"authors": {"author": [{"@pid": "p/IrithPomeranz", "text": "Irith Pomeranz"}, {"@pid": "r/SudhakarMReddy", "text": "Sudhakar M. Reddy"}]}, "title": "The Accidental Detection Index as a Fault Ordering Heuristic for Full-Scan Circuits.", "venue": "DATE", "pages": "1008-1013", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/PomeranzR05a", "doi": "10.1109/DATE.2005.306", "ee": "https://doi.org/10.1109/DATE.2005.306", "url": "https://dblp.org/rec/conf/date/PomeranzR05a"}, "url": "URL#5504836"}, {"@score": "1", "@id": "5504837", "info": {"authors": {"author": [{"@pid": "24/1999", "text": "Ramachandran Pradeep"}, {"@pid": "49/2874", "text": "S. Vinay"}, {"@pid": "70/468", "text": "Sanjay Burman"}, {"@pid": "25/3336", "text": "V. Kamakoti 0001"}]}, "title": "FPGA based Agile Algorithm-On-Demand Co-Processor.", "venue": "DATE", "pages": "82-83", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/PradeepVBK05", "doi": "10.1109/DATE.2005.160", "ee": "https://doi.org/10.1109/DATE.2005.160", "url": "https://dblp.org/rec/conf/date/PradeepVBK05"}, "url": "URL#5504837"}, {"@score": "1", "@id": "5504838", "info": {"authors": {"author": [{"@pid": "58/675", "text": "Andreas Raabe"}, {"@pid": "55/1773", "text": "Blazej Bartyzel"}, {"@pid": "74/4577", "text": "Joachim K. Anlauf"}, {"@pid": "z/GabrielZachmann", "text": "Gabriel Zachmann"}]}, "title": "Hardware Accelerated Collision Detection - An Architecture and Simulation Results.", "venue": "DATE", "pages": "130-135", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/RaabeBAZ05", "doi": "10.1109/DATE.2005.167", "ee": "https://doi.org/10.1109/DATE.2005.167", "url": "https://dblp.org/rec/conf/date/RaabeBAZ05"}, "url": "URL#5504838"}, {"@score": "1", "@id": "5504839", "info": {"authors": {"author": [{"@pid": "65/4378", "text": "Vivek Rai"}, {"@pid": "01/3441", "text": "Rabi N. Mahapatra"}]}, "title": "Lifetime Modeling of a Sensor Network.", "venue": "DATE", "pages": "202-203", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/RaiM05", "doi": "10.1109/DATE.2005.196", "ee": "https://doi.org/10.1109/DATE.2005.196", "url": "https://dblp.org/rec/conf/date/RaiM05"}, "url": "URL#5504839"}, {"@score": "1", "@id": "5504840", "info": {"authors": {"author": [{"@pid": "28/32", "text": "Javier Resano"}, {"@pid": "67/3998", "text": "Daniel Mozos"}, {"@pid": "61/3302", "text": "Francky Catthoor"}]}, "title": "A Hybrid Prefetch Scheduling Heuristic to Minimize at Run-Time the Reconfiguration Overhead of Dynamically Reconfigurable Hardware.", "venue": "DATE", "pages": "106-111", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/ResanoMC05", "doi": "10.1109/DATE.2005.18", "ee": "https://doi.org/10.1109/DATE.2005.18", "url": "https://dblp.org/rec/conf/date/ResanoMC05"}, "url": "URL#5504840"}, {"@score": "1", "@id": "5504841", "info": {"authors": {"author": [{"@pid": "72/1903", "text": "Mehrdad Reshadi"}, {"@pid": "d/NikilDDutt", "text": "Nikil D. Dutt"}]}, "title": "Generic Pipelined Processor Modeling and High Performance Cycle-Accurate Simulator Generation.", "venue": "DATE", "pages": "786-791", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/ReshadiD05", "doi": "10.1109/DATE.2005.166", "ee": "https://doi.org/10.1109/DATE.2005.166", "url": "https://dblp.org/rec/conf/date/ReshadiD05"}, "url": "URL#5504841"}, {"@score": "1", "@id": "5504842", "info": {"authors": {"author": [{"@pid": "60/2903", "text": "Elvinia Riccobene"}, {"@pid": "38/5263", "text": "Patrizia Scandurra"}, {"@pid": "46/3224", "text": "Alberto Rosti"}, {"@pid": "51/6944", "text": "Sara Bocchio"}]}, "title": "A SoC Design Methodology Involving a UML 2.0 Profile for SystemC.", "venue": "DATE", "pages": "704-709", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/RiccobeneSRB05", "doi": "10.1109/DATE.2005.37", "ee": "https://doi.org/10.1109/DATE.2005.37", "url": "https://dblp.org/rec/conf/date/RiccobeneSRB05"}, "url": "URL#5504842"}, {"@score": "1", "@id": "5504843", "info": {"authors": {"author": [{"@pid": "94/7497", "text": "Fernando Rinc\u00f3n"}, {"@pid": "69/1409", "text": "Francisco Moya"}, {"@pid": "69/265", "text": "Jes\u00fas Barba"}, {"@pid": "l/JuanCarlosLopez", "text": "Juan Carlos L\u00f3pez 0001"}]}, "title": "Model Reuse through Hardware Design Patterns.", "venue": "DATE", "pages": "324-329", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/RinconMBL05", "doi": "10.1109/DATE.2005.209", "ee": "https://doi.org/10.1109/DATE.2005.209", "url": "https://dblp.org/rec/conf/date/RinconMBL05"}, "url": "URL#5504843"}, {"@score": "1", "@id": "5504844", "info": {"authors": {"author": [{"@pid": "71/583-4", "text": "Rui Rodrigues 0004"}, {"@pid": "61/4222", "text": "Jo\u00e3o M. P. Cardoso"}]}, "title": "An Infrastructure to Functionally Test Designs Generated by Compilers Targeting FPGAs.", "venue": "DATE", "pages": "30-31", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/RodriguesC05", "doi": "10.1109/DATE.2005.60", "ee": "https://doi.org/10.1109/DATE.2005.60", "url": "https://dblp.org/rec/conf/date/RodriguesC05"}, "url": "URL#5504844"}, {"@score": "1", "@id": "5504845", "info": {"authors": {"author": [{"@pid": "r/WRosenstiel", "text": "Wolfgang Rosenstiel"}, {"@pid": "43/5904", "text": "Reinaldo A. Bergamaschi"}, {"@pid": "78/1616", "text": "Frank Ghenassia"}, {"@pid": "19/5417", "text": "Thorsten Groetker"}, {"@pid": "09/3371", "text": "Masamichi Kawarabayashi"}, {"@pid": "26/2282", "text": "Marinus C. van Lier"}, {"@pid": "27/8", "text": "Albrecht Mayer"}, {"@pid": "49/1235", "text": "Mike Meredith"}, {"@pid": "05/6410", "text": "Mark Milligan"}, {"@pid": "67/6732", "text": "Stuart Swan"}]}, "title": "Is there a Market for SystemC Tools?", "venue": "DATE", "pages": "950", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/RosenstielBGGKLMMMS05", "doi": "10.1109/DATE.2005.190", "ee": "https://doi.org/10.1109/DATE.2005.190", "url": "https://dblp.org/rec/conf/date/RosenstielBGGKLMMMS05"}, "url": "URL#5504845"}, {"@score": "1", "@id": "5504846", "info": {"authors": {"author": [{"@pid": "58/4693", "text": "Paul M. Rosinger"}, {"@pid": "48/5139", "text": "Bashir M. Al-Hashimi"}, {"@pid": "c/KrishnenduChakrabarty", "text": "Krishnendu Chakrabarty"}]}, "title": "Rapid Generation of Thermal-Safe Test Schedules.", "venue": "DATE", "pages": "840-845", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/RosingerAC05", "doi": "10.1109/DATE.2005.252", "ee": "https://doi.org/10.1109/DATE.2005.252", "url": "https://dblp.org/rec/conf/date/RosingerAC05"}, "url": "URL#5504846"}, {"@score": "1", "@id": "5504847", "info": {"authors": {"author": [{"@pid": "95/3377", "text": "Jos\u00e9 Luis Rossell\u00f3"}, {"@pid": "10/5695", "text": "Vicent Canals"}, {"@pid": "31/1432", "text": "Sebasti\u00e0 A. Bota"}, {"@pid": "20/4113", "text": "Ali Keshavarzi"}, {"@pid": "20/6751", "text": "Jaume Segura 0001"}]}, "title": "A Fast Concurrent Power-Thermal Model for Sub-100nm Digital ICs.", "venue": "DATE", "pages": "206-211", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/RosselloCBKS05", "doi": "10.1109/DATE.2005.12", "ee": "https://doi.org/10.1109/DATE.2005.12", "url": "https://dblp.org/rec/conf/date/RosselloCBKS05"}, "url": "URL#5504847"}, {"@score": "1", "@id": "5504848", "info": {"authors": {"author": [{"@pid": "52/1714", "text": "Rafael Ruiz-Sautua"}, {"@pid": "07/4220", "text": "Mar\u00eda C. Molina"}, {"@pid": "m/JoseManuelMendias", "text": "Jos\u00e9 M. Mend\u00edas"}, {"@pid": "17/3310", "text": "Rom\u00e1n Hermida"}]}, "title": "Behavioural Transformation to Improve Circuit Performance in High-Level Synthesis.", "venue": "DATE", "pages": "1252-1257", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Ruiz-SautuaMMH05", "doi": "10.1109/DATE.2005.81", "ee": "https://doi.org/10.1109/DATE.2005.81", "url": "https://dblp.org/rec/conf/date/Ruiz-SautuaMMH05"}, "url": "URL#5504848"}, {"@score": "1", "@id": "5504849", "info": {"authors": {"author": [{"@pid": "32/139", "text": "Raja K. K. R. Sandireddy"}, {"@pid": "59/2845", "text": "Vishwani D. Agrawal"}]}, "title": "Diagnostic and Detection Fault Collapsing for Multiple Output Circuits.", "venue": "DATE", "pages": "1014-1019", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/SandireddyA05", "doi": "10.1109/DATE.2005.121", "ee": "https://doi.org/10.1109/DATE.2005.121", "url": "https://dblp.org/rec/conf/date/SandireddyA05"}, "url": "URL#5504849"}, {"@score": "1", "@id": "5504850", "info": {"authors": {"author": {"@pid": "s/ALSangiovanniV", "text": "Alberto L. Sangiovanni-Vincentelli"}}, "title": "Integrated Electronics in the Car and the Design Chain Evolution or Revolution?", "venue": "DATE", "pages": "532-533", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Sangiovanni-Vincentelli05", "doi": "10.1109/DATE.2005.185", "ee": "https://doi.org/10.1109/DATE.2005.185", "url": "https://dblp.org/rec/conf/date/Sangiovanni-Vincentelli05"}, "url": "URL#5504850"}, {"@score": "1", "@id": "5504851", "info": {"authors": {"author": [{"@pid": "28/6870", "text": "Carlos Eduardo Savioli"}, {"@pid": "96/3352", "text": "Claudio C. Czendrodi"}, {"@pid": "45/5260", "text": "Jos\u00e9 Vicente Calvano"}, {"@pid": "34/4412", "text": "Antonio Carneiro de Mesquita Filho"}]}, "title": "Fault-Trajectory Approach for Fault Diagnosis on Analog Circuits.", "venue": "DATE", "pages": "174-175", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/SavioliCCF05", "doi": "10.1109/DATE.2005.154", "ee": "https://doi.org/10.1109/DATE.2005.154", "url": "https://dblp.org/rec/conf/date/SavioliCCF05"}, "url": "URL#5504851"}, {"@score": "1", "@id": "5504852", "info": {"authors": {"author": {"@pid": "s/TimSchattkowsky", "text": "Tim Schattkowsky"}}, "title": "UML 2.0 - Overview and Perspectives in SoC Design.", "venue": "DATE", "pages": "832-833", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Schattkowsky05", "doi": "10.1109/DATE.2005.320", "ee": "https://doi.org/10.1109/DATE.2005.320", "url": "https://dblp.org/rec/conf/date/Schattkowsky05"}, "url": "URL#5504852"}, {"@score": "1", "@id": "5504853", "info": {"authors": {"author": [{"@pid": "s/TimSchattkowsky", "text": "Tim Schattkowsky"}, {"@pid": "m/WMuller3", "text": "Wolfgang M\u00fcller 0003"}, {"@pid": "56/6293", "text": "Achim Rettberg"}]}, "title": "A Model-Based Approach for Executable Specifications on Reconfigurable Hardware.", "venue": "DATE", "pages": "692-697", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/SchattkowskyMR05", "doi": "10.1109/DATE.2005.20", "ee": "https://doi.org/10.1109/DATE.2005.20", "url": "https://dblp.org/rec/conf/date/SchattkowskyMR05"}, "url": "URL#5504853"}, {"@score": "1", "@id": "5504854", "info": {"authors": {"author": [{"@pid": "74/6035", "text": "Luca Schiano"}, {"@pid": "84/5657", "text": "Marco Ottavi"}, {"@pid": "l/FabrizioLombardi", "text": "Fabrizio Lombardi"}, {"@pid": "72/5613", "text": "Salvatore Pontarelli"}, {"@pid": "18/2617", "text": "Adelio Salsano"}]}, "title": "On the Analysis of Reed Solomon Coding for Resilience to Transient/Permanent Faults in Highly Reliable Memories.", "venue": "DATE", "pages": "580-585", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/SchianoOLPS05", "doi": "10.1109/DATE.2005.227", "ee": "https://doi.org/10.1109/DATE.2005.227", "url": "https://dblp.org/rec/conf/date/SchianoOLPS05"}, "url": "URL#5504854"}, {"@score": "1", "@id": "5504855", "info": {"authors": {"author": [{"@pid": "19/2233", "text": "J\u00fcrgen Schnerr"}, {"@pid": "06/6843", "text": "Oliver Bringmann 0001"}, {"@pid": "r/WRosenstiel", "text": "Wolfgang Rosenstiel"}]}, "title": "Cycle Accurate Binary Translation for Simulation Acceleration in Rapid Prototyping of SoCs.", "venue": "DATE", "pages": "792-797", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/SchnerrBR05", "doi": "10.1109/DATE.2005.106", "ee": "https://doi.org/10.1109/DATE.2005.106", "url": "https://dblp.org/rec/conf/date/SchnerrBR05"}, "url": "URL#5504855"}, {"@score": "1", "@id": "5504856", "info": {"authors": {"author": [{"@pid": "43/4640", "text": "Mathieu Scholiv\u00e9"}, {"@pid": "51/5772", "text": "Vincent Beroulle"}, {"@pid": "15/1251", "text": "Chantal Robach"}, {"@pid": "23/6156", "text": "Marie-Lise Flottes"}, {"@pid": "75/1130", "text": "Bruno Rouzeyre"}]}, "title": "Mutation Sampling Technique for the Generation of Structural Test Data.", "venue": "DATE", "pages": "1022-1023", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/ScholiveBRFR05", "doi": "10.1109/DATE.2005.220", "ee": "https://doi.org/10.1109/DATE.2005.220", "url": "https://dblp.org/rec/conf/date/ScholiveBRFR05"}, "url": "URL#5504856"}, {"@score": "1", "@id": "5504857", "info": {"authors": {"author": [{"@pid": "46/4000", "text": "Anuja Sehgal"}, {"@pid": "67/5807-29", "text": "Fang Liu 0029"}, {"@pid": "05/85", "text": "Sule Ozev"}, {"@pid": "c/KrishnenduChakrabarty", "text": "Krishnendu Chakrabarty"}]}, "title": "Test Planning for Mixed-Signal SOCs with Wrapped Analog Cores.", "venue": "DATE", "pages": "50-55", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/SehgalLOC05", "doi": "10.1109/DATE.2005.303", "ee": "https://doi.org/10.1109/DATE.2005.303", "url": "https://dblp.org/rec/conf/date/SehgalLOC05"}, "url": "URL#5504857"}, {"@score": "1", "@id": "5504858", "info": {"authors": {"author": [{"@pid": "67/6398", "text": "Shervin Sharifi"}, {"@pid": "48/500", "text": "Javid Jaffari"}, {"@pid": "48/2157", "text": "Mohammad Hosseinabady"}, {"@pid": "07/1409", "text": "Ali Afzali-Kusha"}, {"@pid": "29/2510", "text": "Zainalabedin Navabi"}]}, "title": "Simultaneous Reduction of Dynamic and Static Power in Scan Structures.", "venue": "DATE", "pages": "846-851", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/SharifiJHAN05", "doi": "10.1109/DATE.2005.270", "ee": "https://doi.org/10.1109/DATE.2005.270", "url": "https://dblp.org/rec/conf/date/SharifiJHAN05"}, "url": "URL#5504858"}, {"@score": "1", "@id": "5504859", "info": {"authors": {"author": [{"@pid": "36/3876", "text": "K. C. Shashidhar"}, {"@pid": "b/MauriceBruynooghe", "text": "Maurice Bruynooghe"}, {"@pid": "61/3302", "text": "Francky Catthoor"}, {"@pid": "60/5976", "text": "Gerda Janssens"}]}, "title": "Functional Equivalence Checking for Verification of Algebraic Transformations on Array-Intensive Source Code.", "venue": "DATE", "pages": "1310-1315", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/ShashidharBCJ05", "doi": "10.1109/DATE.2005.163", "ee": "https://doi.org/10.1109/DATE.2005.163", "url": "https://dblp.org/rec/conf/date/ShashidharBCJ05"}, "url": "URL#5504859"}, {"@score": "1", "@id": "5504860", "info": {"authors": {"author": [{"@pid": "69/3009", "text": "Hossein M. Sheini"}, {"@pid": "34/5374", "text": "Karem A. Sakallah"}]}, "title": "Pueblo: A Modern Pseudo-Boolean SAT Solver.", "venue": "DATE", "pages": "684-685", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/SheiniS05", "doi": "10.1109/DATE.2005.246", "ee": "https://doi.org/10.1109/DATE.2005.246", "url": "https://dblp.org/rec/conf/date/SheiniS05"}, "url": "URL#5504860"}, {"@score": "1", "@id": "5504861", "info": {"authors": {"author": [{"@pid": "20/5166", "text": "ShengYu Shen"}, {"@pid": "49/5370", "text": "Ying Qin"}, {"@pid": "51/3577", "text": "Sikun Li"}]}, "title": "A Faster Counterexample Minimization Algorithm Based on Refutation Analysis.", "venue": "DATE", "pages": "672-677", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/ShenQL05", "doi": "10.1109/DATE.2005.14", "ee": "https://doi.org/10.1109/DATE.2005.14", "url": "https://dblp.org/rec/conf/date/ShenQL05"}, "url": "URL#5504861"}, {"@score": "1", "@id": "5504862", "info": {"authors": {"author": [{"@pid": "74/1669", "text": "Aviral Shrivastava"}, {"@pid": "d/NikilDDutt", "text": "Nikil D. Dutt"}, {"@pid": "n/AlexandruNicolau", "text": "Alexandru Nicolau"}, {"@pid": "75/1486", "text": "Eugene Earlie"}]}, "title": "PBExplore: A Framework for Compiler-in-the-Loop Exploration of Partial Bypassing in Embedded Processors.", "venue": "DATE", "pages": "1264-1269", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/ShrivastavaDNE05", "doi": "10.1109/DATE.2005.236", "ee": "https://doi.org/10.1109/DATE.2005.236", "url": "https://dblp.org/rec/conf/date/ShrivastavaDNE05"}, "url": "URL#5504862"}, {"@score": "1", "@id": "5504863", "info": {"authors": {"author": [{"@pid": "19/3661", "text": "Sandro V. Silva"}, {"@pid": "84/5693", "text": "Sergio Bampi"}]}, "title": "Area and Throughput Trade-Offs in the Design of Pipelined Discrete Wavelet Transform Architectures.", "venue": "DATE", "pages": "32-37", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/SilvaB05", "doi": "10.1109/DATE.2005.66", "ee": "https://doi.org/10.1109/DATE.2005.66", "url": "https://dblp.org/rec/conf/date/SilvaB05"}, "url": "URL#5504863"}, {"@score": "1", "@id": "5504864", "info": {"authors": {"author": {"@pid": "s/TajanaSimunic", "text": "Tajana Simunic"}}, "title": "Power Saving Techniques for Wireless LANs.", "venue": "DATE", "pages": "96-97", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Simunic05", "doi": "10.1109/DATE.2005.242", "ee": "https://doi.org/10.1109/DATE.2005.242", "url": "https://dblp.org/rec/conf/date/Simunic05"}, "url": "URL#5504864"}, {"@score": "1", "@id": "5504865", "info": {"authors": {"author": [{"@pid": "84/1094", "text": "Charlotte Soens"}, {"@pid": "24/5101", "text": "Geert Van der Plas"}, {"@pid": "70/2239", "text": "Piet Wambacq"}, {"@pid": "82/2126", "text": "St\u00e9phane Donnay"}]}, "title": "Simulation Methodology for Analysis of Substrate Noise Impact on Analog / RF Circuits Including Interconnect Resistance.", "venue": "DATE", "pages": "270-275", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/SoensPWD05", "doi": "10.1109/DATE.2005.268", "ee": "https://doi.org/10.1109/DATE.2005.268", "url": "https://dblp.org/rec/conf/date/SoensPWD05"}, "url": "URL#5504865"}, {"@score": "1", "@id": "5504866", "info": {"authors": {"author": [{"@pid": "91/2405", "text": "Abhishek Somani"}, {"@pid": "c/PPChakrabarti", "text": "Partha Pratim Chakrabarti"}, {"@pid": "230/9003", "text": "Amit Patra"}]}, "title": "Mixing Global and Local Competition in Genetic Optimization based Design Space Exploration of Analog Circuits.", "venue": "DATE", "pages": "1064-1069", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/SomaniCP05", "doi": "10.1109/DATE.2005.208", "ee": "https://doi.org/10.1109/DATE.2005.208", "url": "https://dblp.org/rec/conf/date/SomaniCP05"}, "url": "URL#5504866"}, {"@score": "1", "@id": "5504867", "info": {"authors": {"author": [{"@pid": "68/6024", "text": "Suresh Srinivasan"}, {"@pid": "73/2252-2", "text": "Lin Li 0002"}, {"@pid": "v/NarayananVijaykrishnan", "text": "Narayanan Vijaykrishnan"}]}, "title": "Simultaneous Partitioning and Frequency Assignment for On-Chip Bus Architectures.", "venue": "DATE", "pages": "218-223", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/SrinivasanLV05", "doi": "10.1109/DATE.2005.269", "ee": "https://doi.org/10.1109/DATE.2005.269", "url": "https://dblp.org/rec/conf/date/SrinivasanLV05"}, "url": "URL#5504867"}, {"@score": "1", "@id": "5504868", "info": {"authors": {"author": [{"@pid": "67/4766", "text": "Claudio Stagni"}, {"@pid": "11/5492", "text": "Carlotta Guiducci"}, {"@pid": "76/1531", "text": "Massimo Lanzoni"}, {"@pid": "b/LucaBenini", "text": "Luca Benini"}, {"@pid": "75/170", "text": "Bruno Ricc\u00f2"}]}, "title": "Hardware-Software Design of a Smart Sensor for Fully-Electronic DNA Hybridization Detection.", "venue": "DATE", "pages": "198-203", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/StagniGLBR05", "doi": "10.1109/DATE.2005.173", "ee": "https://doi.org/10.1109/DATE.2005.173", "url": "https://dblp.org/rec/conf/date/StagniGLBR05"}, "url": "URL#5504868"}, {"@score": "1", "@id": "5504869", "info": {"authors": {"author": [{"@pid": "60/1625", "text": "Jan Staschulat"}, {"@pid": "e/RolfErnst", "text": "Rolf Ernst"}, {"@pid": "89/1478", "text": "Andreas Schulze"}, {"@pid": "23/3308", "text": "Fabian Wolf"}]}, "title": "Context Sensitive Performance Analysis of Automotive Applications.", "venue": "DATE", "pages": "165-170", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/StaschulatESW05", "doi": "10.1109/DATE.2005.103", "ee": "https://doi.org/10.1109/DATE.2005.103", "url": "https://dblp.org/rec/conf/date/StaschulatESW05"}, "url": "URL#5504869"}, {"@score": "1", "@id": "5504870", "info": {"authors": {"author": [{"@pid": "37/3374", "text": "Walter Stechele"}, {"@pid": "04/1023", "text": "L. Alvado C\u00e1rcel"}, {"@pid": "61/2837-2", "text": "Stephan Herrmann 0002"}, {"@pid": "75/2128", "text": "J. Lid\u00f3n Sim\u00f3n"}]}, "title": "A Coprocessor for Accelerating Visual Information Processing.", "venue": "DATE", "pages": "26-31", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/StecheleCHS05", "doi": "10.1109/DATE.2005.8", "ee": "https://doi.org/10.1109/DATE.2005.8", "url": "https://dblp.org/rec/conf/date/StecheleCHS05"}, "url": "URL#5504870"}, {"@score": "1", "@id": "5504871", "info": {"authors": {"author": [{"@pid": "12/6001", "text": "Stergios Stergiou"}, {"@pid": "80/1835", "text": "Federico Angiolini"}, {"@pid": "07/5975", "text": "Salvatore Carta"}, {"@pid": "90/6155", "text": "Luigi Raffo"}, {"@pid": "48/5390", "text": "Davide Bertozzi"}, {"@pid": "d/GDeMicheli", "text": "Giovanni De Micheli"}]}, "title": "xpipes Lite: A Synthesis Oriented Design Library For Networks on Chips.", "venue": "DATE", "pages": "1188-1193", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/StergiouACRBM05", "doi": "10.1109/DATE.2005.1", "ee": "https://doi.org/10.1109/DATE.2005.1", "url": "https://dblp.org/rec/conf/date/StergiouACRBM05"}, "url": "URL#5504871"}, {"@score": "1", "@id": "5504872", "info": {"authors": {"author": [{"@pid": "15/1667", "text": "Greg Stitt"}, {"@pid": "v/FrankVahid", "text": "Frank Vahid"}]}, "title": "A Decompilation Approach to Partitioning Software for Microprocessor/FPGA Platforms.", "venue": "DATE", "pages": "396-397", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/StittV05", "doi": "10.1109/DATE.2005.9", "ee": "https://doi.org/10.1109/DATE.2005.9", "url": "https://dblp.org/rec/conf/date/StittV05"}, "url": "URL#5504872"}, {"@score": "1", "@id": "5504873", "info": {"authors": {"author": [{"@pid": "36/586", "text": "Thilo Streichert"}, {"@pid": "37/6859", "text": "Christian Haubelt"}, {"@pid": "t/JurgenTeich", "text": "J\u00fcrgen Teich"}]}, "title": "Distributed HW/SW-Partitioning for Embedded Reconfigurable Networks.", "venue": "DATE", "pages": "894-895", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/StreichertHT05", "doi": "10.1109/DATE.2005.123", "ee": "https://doi.org/10.1109/DATE.2005.123", "url": "https://dblp.org/rec/conf/date/StreichertHT05"}, "url": "URL#5504873"}, {"@score": "1", "@id": "5504874", "info": {"authors": {"author": [{"@pid": "42/6513", "text": "Sander Stuijk"}, {"@pid": "b/TwanBasten", "text": "Twan Basten"}, {"@pid": "74/5612", "text": "Bart Mesman"}, {"@pid": "86/2421", "text": "Marc Geilen"}]}, "title": "Predictable Embedding of Large Data Structures in Multiprocessor Networks-on-Chip.", "venue": "DATE", "pages": "254-255", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/StuijkBMG05", "doi": "10.1109/DATE.2005.244", "ee": "https://doi.org/10.1109/DATE.2005.244", "url": "https://dblp.org/rec/conf/date/StuijkBMG05"}, "url": "URL#5504874"}, {"@score": "1", "@id": "5504875", "info": {"authors": {"author": [{"@pid": "60/3006", "text": "Fei Su"}, {"@pid": "c/KrishnenduChakrabarty", "text": "Krishnendu Chakrabarty"}]}, "title": "Design of Fault-Tolerant and Dynamically-Reconfigurable Microfluidic Biochips.", "venue": "DATE", "pages": "1202-1207", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/SuC05", "doi": "10.1109/DATE.2005.115", "ee": "https://doi.org/10.1109/DATE.2005.115", "url": "https://dblp.org/rec/conf/date/SuC05"}, "url": "URL#5504875"}, {"@score": "1", "@id": "5504876", "info": {"authors": {"author": [{"@pid": "60/3006", "text": "Fei Su"}, {"@pid": "c/KrishnenduChakrabarty", "text": "Krishnendu Chakrabarty"}, {"@pid": "16/6197", "text": "Vamsee K. Pamula"}]}, "title": "Yield Enhancement of Digital Microfluidics-Based Biochips Using Space Redundancy and Local Reconfiguration.", "venue": "DATE", "pages": "1196-1201", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/SuCP05", "doi": "10.1109/DATE.2005.331", "ee": "https://doi.org/10.1109/DATE.2005.331", "url": "https://dblp.org/rec/conf/date/SuCP05"}, "url": "URL#5504876"}, {"@score": "1", "@id": "5504877", "info": {"authors": {"author": [{"@pid": "90/6803", "text": "Bharat B. Sukhwani"}, {"@pid": "10/391", "text": "Uday Padmanabhan"}, {"@pid": "w/JanetMeilingWang", "text": "Janet Meiling Wang"}]}, "title": "Nano-Sim: A Step Wise Equivalent Conductance based Statistical Simulator for Nanotechnology Circuit Design.", "venue": "DATE", "pages": "758-763", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/SukhwaniPW05", "doi": "10.1109/DATE.2005.221", "ee": "https://doi.org/10.1109/DATE.2005.221", "url": "https://dblp.org/rec/conf/date/SukhwaniPW05"}, "url": "URL#5504877"}, {"@score": "1", "@id": "5504878", "info": {"authors": {"author": [{"@pid": "81/6649", "text": "Pekka Syri"}, {"@pid": "92/5934", "text": "Juha H\u00e4kkinen"}, {"@pid": "61/6589", "text": "Markku Moilanen"}]}, "title": "IEEE 1149.4 Compatible ABMs for Basic RF Measurements.", "venue": "DATE", "pages": "172-173", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/SyriHM05", "doi": "10.1109/DATE.2005.178", "ee": "https://doi.org/10.1109/DATE.2005.178", "url": "https://dblp.org/rec/conf/date/SyriHM05"}, "url": "URL#5504878"}, {"@score": "1", "@id": "5504879", "info": {"authors": {"author": [{"@pid": "30/6235", "text": "Andr\u00e9s Takach"}, {"@pid": "50/2248", "text": "Bryan Bowyer"}, {"@pid": "46/1346", "text": "Thomas Bollaert"}]}, "title": "C Based Hardware Design for Wireless Applications.", "venue": "DATE", "pages": "124-129", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/TakachBB05", "doi": "10.1109/DATE.2005.87", "ee": "https://doi.org/10.1109/DATE.2005.87", "url": "https://dblp.org/rec/conf/date/TakachBB05"}, "url": "URL#5504879"}, {"@score": "1", "@id": "5504880", "info": {"authors": {"author": {"@pid": "60/2508", "text": "Tadashi Takeuchi"}}, "title": "OS Debugging Method Using a Lightweight Virtual Machine Monitor.", "venue": "DATE", "pages": "1058-1059", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Takeuchi05", "doi": "10.1109/DATE.2005.235", "ee": "https://doi.org/10.1109/DATE.2005.235", "url": "https://dblp.org/rec/conf/date/Takeuchi05"}, "url": "URL#5504880"}, {"@score": "1", "@id": "5504881", "info": {"authors": {"author": [{"@pid": "67/6001", "text": "Huaxing Tang"}, {"@pid": "67/6383-11", "text": "Gang Chen 0011"}, {"@pid": "r/SudhakarMReddy", "text": "Sudhakar M. Reddy"}, {"@pid": "82/4206-14", "text": "Chen Wang 0014"}, {"@pid": "53/6555", "text": "Janusz Rajski"}, {"@pid": "p/IrithPomeranz", "text": "Irith Pomeranz"}]}, "title": "Defect Aware Test Patterns.", "venue": "DATE", "pages": "450-455", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/TangCRWRP05", "doi": "10.1109/DATE.2005.110", "ee": "https://doi.org/10.1109/DATE.2005.110", "url": "https://dblp.org/rec/conf/date/TangCRWRP05"}, "url": "URL#5504881"}, {"@score": "1", "@id": "5504882", "info": {"authors": {"author": [{"@pid": "11/5171", "text": "Hua Tang"}, {"@pid": "14/4899-2", "text": "Ying Wei 0002"}, {"@pid": "d/AlexDoboli", "text": "Alex Doboli"}]}, "title": "MINLP Based Topology Synthesis for Delta Sigma Modulators Optimized for Signal Path Complexity, Sensitivity and Power Consumption.", "venue": "DATE", "pages": "264-269", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/TangWD05", "doi": "10.1109/DATE.2005.207", "ee": "https://doi.org/10.1109/DATE.2005.207", "url": "https://dblp.org/rec/conf/date/TangWD05"}, "url": "URL#5504882"}, {"@score": "1", "@id": "5504883", "info": {"authors": {"author": [{"@pid": "89/4560", "text": "Maxim Teslenko"}, {"@pid": "84/5856", "text": "Elena Dubrova"}]}, "title": "An Efficient Algorithm for Finding Double-Vertex Dominators in Circuit Graphs.", "venue": "DATE", "pages": "406-411", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/TeslenkoD05", "doi": "10.1109/DATE.2005.53", "ee": "https://doi.org/10.1109/DATE.2005.53", "url": "https://dblp.org/rec/conf/date/TeslenkoD05"}, "url": "URL#5504883"}, {"@score": "1", "@id": "5504884", "info": {"authors": {"author": [{"@pid": "59/5645", "text": "Roland Thewes"}, {"@pid": "72/2657", "text": "Christian Paulus"}, {"@pid": "32/4443", "text": "Meinrad Schienle"}, {"@pid": "12/4331", "text": "Franz Hofmann"}, {"@pid": "27/7009", "text": "Alexander Frey"}, {"@pid": "26/6206", "text": "Ralf Brederlow"}, {"@pid": "171/9156", "text": "Marcin K. Augustyniak"}, {"@pid": "15/6836", "text": "Martin Jenkner"}, {"@pid": "47/847", "text": "Bj\u00f6rn Eversmann"}, {"@pid": "47/3280", "text": "Petra Schindler-Bauer"}, {"@pid": "08/532", "text": "Melanie Atzesberger"}, {"@pid": "62/4309", "text": "Birgit Holzapfl"}, {"@pid": "88/908", "text": "Gottfried Beer"}, {"@pid": "18/2760", "text": "Thomas Haneder"}, {"@pid": "98/561", "text": "Hans-Christian Hanke"}]}, "title": "CMOS-Based Biosensor Arrays.", "venue": "DATE", "pages": "1222-1223", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/ThewesPSHFBAJESAHBHH05", "doi": "10.1109/DATE.2005.95", "ee": "https://doi.org/10.1109/DATE.2005.95", "url": "https://dblp.org/rec/conf/date/ThewesPSHFBAJESAHBHH05"}, "url": "URL#5504884"}, {"@score": "1", "@id": "5504885", "info": {"authors": {"author": [{"@pid": "76/2215", "text": "Daniel Thull"}, {"@pid": "54/2158", "text": "Roberto Sannino"}]}, "title": "Performance Considerations for an Embedded Implementation of OMA DRM 2.", "venue": "DATE", "pages": "46-51", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/ThullS05", "doi": "10.1109/DATE.2005.237", "ee": "https://doi.org/10.1109/DATE.2005.237", "url": "https://dblp.org/rec/conf/date/ThullS05"}, "url": "URL#5504885"}, {"@score": "1", "@id": "5504886", "info": {"authors": {"author": [{"@pid": "78/1551", "text": "Kris Tiri"}, {"@pid": "92/16", "text": "Ingrid Verbauwhede"}]}, "title": "Design Method for Constant Power Consumption of Differential Logic Circuits.", "venue": "DATE", "pages": "628-633", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/TiriV05", "doi": "10.1109/DATE.2005.113", "ee": "https://doi.org/10.1109/DATE.2005.113", "url": "https://dblp.org/rec/conf/date/TiriV05"}, "url": "URL#5504886"}, {"@score": "1", "@id": "5504887", "info": {"authors": {"author": [{"@pid": "78/1551", "text": "Kris Tiri"}, {"@pid": "92/16", "text": "Ingrid Verbauwhede"}]}, "title": "A VLSI Design Flow for Secure Side-Channel Attack Resistant ICs.", "venue": "DATE", "pages": "58-63", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/TiriV05a", "doi": "10.1109/DATE.2005.44", "ee": "https://doi.org/10.1109/DATE.2005.44", "url": "https://dblp.org/rec/conf/date/TiriV05a"}, "url": "URL#5504887"}, {"@score": "1", "@id": "5504888", "info": {"authors": {"author": [{"@pid": "29/4213", "text": "Suleyman Tosun"}, {"@pid": "68/1366", "text": "Nazanin Mansouri"}, {"@pid": "30/2218", "text": "Ercument Arvas"}, {"@pid": "k/MahmutTKandemir", "text": "Mahmut T. Kandemir"}, {"@pid": "x/YuanXie", "text": "Yuan Xie 0001"}]}, "title": "Reliability-Centric High-Level Synthesis.", "venue": "DATE", "pages": "1258-1263", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/TosunMAKX05", "doi": "10.1109/DATE.2005.258", "ee": "https://doi.org/10.1109/DATE.2005.258", "url": "https://dblp.org/rec/conf/date/TosunMAKX05"}, "url": "URL#5504888"}, {"@score": "1", "@id": "5504889", "info": {"authors": {"author": [{"@pid": "14/6549", "text": "Yuh-Fang Tsai"}, {"@pid": "v/NarayananVijaykrishnan", "text": "Narayanan Vijaykrishnan"}, {"@pid": "x/YuanXie", "text": "Yuan Xie 0001"}, {"@pid": "i/MaryJaneIrwin", "text": "Mary Jane Irwin"}]}, "title": "Leakage-Aware Interconnect for On-Chip Network.", "venue": "DATE", "pages": "230-231", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/TsaiVXI05", "doi": "10.1109/DATE.2005.195", "ee": "https://doi.org/10.1109/DATE.2005.195", "url": "https://dblp.org/rec/conf/date/TsaiVXI05"}, "url": "URL#5504889"}, {"@score": "1", "@id": "5504890", "info": {"authors": {"author": [{"@pid": "45/6858", "text": "Yves Vanderperren"}, {"@pid": "56/5450", "text": "Wim Dehaene"}]}, "title": "UML 2 and SysML: An Approach to Deal with Complexity in SoC/NoC Design.", "venue": "DATE", "pages": "716-717", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/VanderperrenD05", "doi": "10.1109/DATE.2005.319", "ee": "https://doi.org/10.1109/DATE.2005.319", "url": "https://dblp.org/rec/conf/date/VanderperrenD05"}, "url": "URL#5504890"}, {"@score": "1", "@id": "5504891", "info": {"authors": {"author": [{"@pid": "67/6142", "text": "Gerd Vandersteen"}, {"@pid": "82/1679", "text": "Ludwig De Locht"}, {"@pid": "03/6856", "text": "Snezana Jenei"}, {"@pid": "01/6061", "text": "Yves Rolain"}, {"@pid": "21/5525", "text": "Rik Pintelon"}]}, "title": "Estimating Scalable Common-Denominator Laplace-Domain MIMO Models in an Errors-in-Variables Framework.", "venue": "DATE", "pages": "1076-1081", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/VandersteenLJRP05", "doi": "10.1109/DATE.2005.140", "ee": "https://doi.org/10.1109/DATE.2005.140", "url": "https://dblp.org/rec/conf/date/VandersteenLJRP05"}, "url": "URL#5504891"}, {"@score": "1", "@id": "5504892", "info": {"authors": {"author": [{"@pid": "92/4711", "text": "Vinil Varghese"}, {"@pid": "74/1080", "text": "Tom Chen 0001"}, {"@pid": "84/183", "text": "Peter Michael Young"}]}, "title": "Systematic Analysis of Active Clock Deskewing Systems Using Control Theory.", "venue": "DATE", "pages": "820-825", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/VargheseCY05", "doi": "10.1109/DATE.2005.290", "ee": "https://doi.org/10.1109/DATE.2005.290", "url": "https://dblp.org/rec/conf/date/VargheseCY05"}, "url": "URL#5504892"}, {"@score": "1", "@id": "5504893", "info": {"authors": {"author": [{"@pid": "91/5634", "text": "Alexandre Verle"}, {"@pid": "77/5423", "text": "Xavier Michel"}, {"@pid": "a/NadineAzemard", "text": "Nadine Az\u00e9mard"}, {"@pid": "32/2846", "text": "Philippe Maurine"}, {"@pid": "60/6663", "text": "Daniel Auvergne"}]}, "title": "Low Power Oriented CMOS Circuit Optimization Protocol.", "venue": "DATE", "pages": "640-645", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/VerleMAMA05", "doi": "10.1109/DATE.2005.202", "ee": "https://doi.org/10.1109/DATE.2005.202", "url": "https://dblp.org/rec/conf/date/VerleMAMA05"}, "url": "URL#5504893"}, {"@score": "1", "@id": "5504894", "info": {"authors": {"author": [{"@pid": "08/3380", "text": "Oreste Villa"}, {"@pid": "39/1269", "text": "Patrick Schaumont"}, {"@pid": "92/16", "text": "Ingrid Verbauwhede"}, {"@pid": "m/MatteoMonchiero", "text": "Matteo Monchiero"}, {"@pid": "87/565", "text": "Gianluca Palermo"}]}, "title": "Fast Dynamic Memory Integration in Co-Simulation Frameworks for Multiprocessor System on-Chip.", "venue": "DATE", "pages": "804-805", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/VillaSVMP05", "doi": "10.1109/DATE.2005.153", "ee": "https://doi.org/10.1109/DATE.2005.153", "url": "https://dblp.org/rec/conf/date/VillaSVMP05"}, "url": "URL#5504894"}, {"@score": "1", "@id": "5504895", "info": {"authors": {"author": [{"@pid": "33/3628", "text": "Kristofer Vorwerk"}, {"@pid": "16/2587", "text": "Andrew A. Kennings"}]}, "title": "An Improved Multi-Level Framework for Force-Directed Placement.", "venue": "DATE", "pages": "902-907", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/VorwerkK05", "doi": "10.1109/DATE.2005.59", "ee": "https://doi.org/10.1109/DATE.2005.59", "url": "https://dblp.org/rec/conf/date/VorwerkK05"}, "url": "URL#5504895"}, {"@score": "1", "@id": "5504896", "info": {"authors": {"author": [{"@pid": "37/3961", "text": "Baohua Wang"}, {"@pid": "m/PinakiMazumder", "text": "Pinaki Mazumder"}]}, "title": "EM Wave Coupling Noise Modeling Based on Chebyshev Approximation and Exact Moment Formulation.", "venue": "DATE", "pages": "976-981", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/WangM05", "doi": "10.1109/DATE.2005.131", "ee": "https://doi.org/10.1109/DATE.2005.131", "url": "https://dblp.org/rec/conf/date/WangM05"}, "url": "URL#5504896"}, {"@score": "1", "@id": "5504897", "info": {"authors": {"author": [{"@pid": "33/3535", "text": "Hua Wang"}, {"@pid": "99/7646", "text": "Miguel Miranda"}, {"@pid": "56/5450", "text": "Wim Dehaene"}, {"@pid": "61/3302", "text": "Francky Catthoor"}, {"@pid": "19/6151", "text": "Karen Maex"}]}, "title": "Systematic Analysis of Energy and Delay Impact of Very Deep Submicron Process Variability Effects in Embedded SRAM Modules.", "venue": "DATE", "pages": "914-919", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/WangMDCM05", "doi": "10.1109/DATE.2005.291", "ee": "https://doi.org/10.1109/DATE.2005.291", "url": "https://dblp.org/rec/conf/date/WangMDCM05"}, "url": "URL#5504897"}, {"@score": "1", "@id": "5504898", "info": {"authors": {"author": [{"@pid": "79/849", "text": "Hangsheng Wang"}, {"@pid": "86/2160", "text": "Li-Shiuan Peh"}, {"@pid": "79/6934", "text": "Sharad Malik"}]}, "title": "A Technology-Aware and Energy-Oriented Topology Exploration for On-Chip Networks.", "venue": "DATE", "pages": "1238-1243", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/WangPM05", "doi": "10.1109/DATE.2005.40", "ee": "https://doi.org/10.1109/DATE.2005.40", "url": "https://dblp.org/rec/conf/date/WangPM05"}, "url": "URL#5504898"}, {"@score": "1", "@id": "5504899", "info": {"authors": {"author": [{"@pid": "96/5513", "text": "Baosheng Wang"}, {"@pid": "91/97", "text": "Yuejian Wu"}, {"@pid": "i/AndreIvanov", "text": "Andr\u00e9 Ivanov"}]}, "title": "A Fast Diagnosis Scheme for Distributed Small Embedded SRAMs.", "venue": "DATE", "pages": "852-857", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/WangWI05", "doi": "10.1109/DATE.2005.13", "ee": "https://doi.org/10.1109/DATE.2005.13", "url": "https://dblp.org/rec/conf/date/WangWI05"}, "url": "URL#5504899"}, {"@score": "1", "@id": "5504900", "info": {"authors": {"author": [{"@pid": "21/2538", "text": "Wolf-Dietrich Weber"}, {"@pid": "95/1053", "text": "Joe Chou"}, {"@pid": "69/3610", "text": "Ian Swarbrick"}, {"@pid": "65/6840", "text": "Drew Wingard"}]}, "title": "A Quality-of-Service Mechanism for Interconnection Networks in System-on-Chips.", "venue": "DATE", "pages": "1232-1237", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/WeberCSW05", "doi": "10.1109/DATE.2005.33", "ee": "https://doi.org/10.1109/DATE.2005.33", "url": "https://dblp.org/rec/conf/date/WeberCSW05"}, "url": "URL#5504900"}, {"@score": "1", "@id": "5504901", "info": {"authors": {"author": [{"@pid": "81/3869", "text": "Lars Wehmeyer"}, {"@pid": "m/PeterMarwedel", "text": "Peter Marwedel"}]}, "title": "Influence of Memory Hierarchies on Predictability for Time Constrained Embedded Software.", "venue": "DATE", "pages": "600-605", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/WehmeyerM05", "doi": "10.1109/DATE.2005.183", "ee": "https://doi.org/10.1109/DATE.2005.183", "url": "https://dblp.org/rec/conf/date/WehmeyerM05"}, "url": "URL#5504901"}, {"@score": "1", "@id": "5504902", "info": {"authors": {"author": [{"@pid": "75/3485", "text": "Ingomar Wenzel"}, {"@pid": "64/1869", "text": "Bernhard Rieder"}, {"@pid": "48/5592", "text": "Raimund Kirner"}, {"@pid": "90/3050", "text": "Peter P. Puschner"}]}, "title": "Automatic Timing Model Generation by CFG Partitioning and Model Checking.", "venue": "DATE", "pages": "606-611", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/WenzelRKP05", "doi": "10.1109/DATE.2005.76", "ee": "https://doi.org/10.1109/DATE.2005.76", "url": "https://dblp.org/rec/conf/date/WenzelRKP05"}, "url": "URL#5504902"}, {"@score": "1", "@id": "5504903", "info": {"authors": {"author": {"@pid": "w/WayneWolf", "text": "Wayne H. Wolf"}}, "title": "Multimedia Applications of Multiprocessor Systems-on-Chips.", "venue": "DATE", "pages": "86-89", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Wolf05", "doi": "10.1109/DATE.2005.217", "ee": "https://doi.org/10.1109/DATE.2005.217", "url": "https://dblp.org/rec/conf/date/Wolf05"}, "url": "URL#5504903"}, {"@score": "1", "@id": "5504904", "info": {"authors": {"author": [{"@pid": "88/3749", "text": "Jennifer L. Wong"}, {"@pid": "78/4778", "text": "Weiping Liao"}, {"@pid": "87/3534-3", "text": "Fei Li 0003"}, {"@pid": "75/5673-1", "text": "Lei He 0001"}, {"@pid": "p/MiodragPotkonjak", "text": "Miodrag Potkonjak"}]}, "title": "Scheduling of Soft Real-Time Systems for Context-Aware Applications.", "venue": "DATE", "pages": "318-323", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/WongLLHP05", "doi": "10.1109/DATE.2005.265", "ee": "https://doi.org/10.1109/DATE.2005.265", "url": "https://dblp.org/rec/conf/date/WongLLHP05"}, "url": "URL#5504904"}, {"@score": "1", "@id": "5504905", "info": {"authors": {"author": {"@pid": "74/1000", "text": "Cheng-Wen Wu"}}, "title": "SOC Testing Methodology and Practice.", "venue": "DATE", "pages": "1120-1121", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Wu05", "doi": "10.1109/DATE.2005.273", "ee": "https://doi.org/10.1109/DATE.2005.273", "url": "https://dblp.org/rec/conf/date/Wu05"}, "url": "URL#5504905"}, {"@score": "1", "@id": "5504906", "info": {"authors": {"author": [{"@pid": "w/HaisangWu", "text": "Haisang Wu"}, {"@pid": "61/2985", "text": "Binoy Ravindran"}, {"@pid": "92/2777", "text": "E. Douglas Jensen"}]}, "title": "Energy-Efficient, Utility Accrual Real-Time Scheduling Under the Unimodal Arbitrary Arrival Model.", "venue": "DATE", "pages": "474-479", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/WuRJ05", "doi": "10.1109/DATE.2005.139", "ee": "https://doi.org/10.1109/DATE.2005.139", "url": "https://dblp.org/rec/conf/date/WuRJ05"}, "url": "URL#5504906"}, {"@score": "1", "@id": "5504907", "info": {"authors": {"author": [{"@pid": "81/1130", "text": "Jinjun Xiong"}, {"@pid": "64/5421", "text": "King Ho Tam"}, {"@pid": "75/5673-1", "text": "Lei He 0001"}]}, "title": "Buffer Insertion Considering Process Variation.", "venue": "DATE", "pages": "970-975", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/XiongTH05", "doi": "10.1109/DATE.2005.85", "ee": "https://doi.org/10.1109/DATE.2005.85", "url": "https://dblp.org/rec/conf/date/XiongTH05"}, "url": "URL#5504907"}, {"@score": "1", "@id": "5504908", "info": {"authors": {"author": [{"@pid": "92/2064", "text": "Chuan-Yue Yang"}, {"@pid": "70/1961", "text": "Jian-Jia Chen"}, {"@pid": "07/3181", "text": "Tei-Wei Kuo"}]}, "title": "An Approximation Algorithm for Energy-Efficient Scheduling on A Chip Multiprocessor.", "venue": "DATE", "pages": "468-473", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/YangCK05", "doi": "10.1109/DATE.2005.51", "ee": "https://doi.org/10.1109/DATE.2005.51", "url": "https://dblp.org/rec/conf/date/YangCK05"}, "url": "URL#5504908"}, {"@score": "1", "@id": "5504909", "info": {"authors": {"author": [{"@pid": "38/4538", "text": "Guowu Yang"}, {"@pid": "45/4571", "text": "William N. N. Hung"}, {"@pid": "58/3449", "text": "Xiaoyu Song"}, {"@pid": "01/5162", "text": "Marek A. Perkowski"}]}, "title": "Exact Synthesis of 3-Qubit Quantum Circuits from Non-Binary Quantum Gates Using Multiple-Valued Logic and Group Theory.", "venue": "DATE", "pages": "434-435", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/YangHSP05", "doi": "10.1109/DATE.2005.145", "ee": "https://doi.org/10.1109/DATE.2005.145", "url": "https://dblp.org/rec/conf/date/YangHSP05"}, "url": "URL#5504909"}, {"@score": "1", "@id": "5504910", "info": {"authors": {"author": [{"@pid": "79/5528", "text": "Yu-Shen Yang"}, {"@pid": "v/AndreasGVeneris", "text": "Andreas G. Veneris"}, {"@pid": "38/1516", "text": "Paul J. Thadikaran"}, {"@pid": "43/1421", "text": "Srikanth Venkataraman"}]}, "title": "Extraction Error Modeling and Automated Model Debugging in High-Performance Low Power Custom Designs.", "venue": "DATE", "pages": "996-1001", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/YangVTV05", "doi": "10.1109/DATE.2005.151", "ee": "https://doi.org/10.1109/DATE.2005.151", "url": "https://dblp.org/rec/conf/date/YangVTV05"}, "url": "URL#5504910"}, {"@score": "1", "@id": "5504911", "info": {"authors": {"author": [{"@pid": "11/4785", "text": "Shengqi Yang"}, {"@pid": "w/WayneWolf", "text": "Wayne H. Wolf"}, {"@pid": "v/NarayananVijaykrishnan", "text": "Narayanan Vijaykrishnan"}, {"@pid": "47/331", "text": "Dimitrios N. Serpanos"}, {"@pid": "x/YuanXie", "text": "Yuan Xie 0001"}]}, "title": "Power Attack Resistant Cryptosystem Design: A Dynamic Voltage and Frequency Switching Approach.", "venue": "DATE", "pages": "64-69", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/YangWVSX05", "doi": "10.1109/DATE.2005.241", "ee": "https://doi.org/10.1109/DATE.2005.241", "url": "https://dblp.org/rec/conf/date/YangWVSX05"}, "url": "URL#5504911"}, {"@score": "1", "@id": "5504912", "info": {"authors": {"author": [{"@pid": "87/3081", "text": "Shrirang M. Yardi"}, {"@pid": "56/3227", "text": "Michael S. Hsiao"}, {"@pid": "93/5103-1", "text": "Thomas L. Martin"}, {"@pid": "52/1517", "text": "Dong S. Ha 0001"}]}, "title": "Quality-Driven Proactive Computation Elimination for Power-Aware Multimedia Processing.", "venue": "DATE", "pages": "340-345", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/YardiHMH05", "doi": "10.1109/DATE.2005.248", "ee": "https://doi.org/10.1109/DATE.2005.248", "url": "https://dblp.org/rec/conf/date/YardiHMH05"}, "url": "URL#5504912"}, {"@score": "1", "@id": "5504913", "info": {"authors": {"author": [{"@pid": "86/3457-8", "text": "Jia Yu 0008"}, {"@pid": "95/6985-24", "text": "Wei Wu 0024"}, {"@pid": "16/3283-24", "text": "Xi Chen 0024"}, {"@pid": "h/HarryHsieh", "text": "Harry Hsieh"}, {"@pid": "y/JunYang2", "text": "Jun Yang 0002"}, {"@pid": "14/2663", "text": "Felice Balarin"}]}, "title": "Assertion-Based Design Exploration of DVS in Network Processor Architectures.", "venue": "DATE", "pages": "92-97", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/YuWCHYB05", "doi": "10.1109/DATE.2005.69", "ee": "https://doi.org/10.1109/DATE.2005.69", "url": "https://dblp.org/rec/conf/date/YuWCHYB05"}, "url": "URL#5504913"}, {"@score": "1", "@id": "5504914", "info": {"authors": {"author": [{"@pid": "22/5665", "text": "Lizheng Zhang"}, {"@pid": "53/410", "text": "Weijen Chen"}, {"@pid": "54/4645", "text": "Yuhen Hu"}, {"@pid": "c/CharlieChungPingChen", "text": "Charlie Chung-Ping Chen"}]}, "title": "Statistical Timing Analysis with Extended Pseudo-Canonical Timing Model.", "venue": "DATE", "pages": "952-957", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/ZhangCHC05", "doi": "10.1109/DATE.2005.280", "ee": "https://doi.org/10.1109/DATE.2005.280", "url": "https://dblp.org/rec/conf/date/ZhangCHC05"}, "url": "URL#5504914"}, {"@score": "1", "@id": "5504915", "info": {"authors": {"author": [{"@pid": "74/3836", "text": "Shuqing Zhao"}, {"@pid": "g/DanielDGajski", "text": "Daniel D. Gajski"}]}, "title": "Defining an Enhanced RTL Semantics.", "venue": "DATE", "pages": "548-553", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/ZhaoG05", "doi": "10.1109/DATE.2005.111", "ee": "https://doi.org/10.1109/DATE.2005.111", "url": "https://dblp.org/rec/conf/date/ZhaoG05"}, "url": "URL#5504915"}, {"@score": "1", "@id": "5504916", "info": {"authors": {"author": [{"@pid": "34/6522-5", "text": "Qiang Zhu 0005"}, {"@pid": "45/898", "text": "Ryosuke Oishi"}, {"@pid": "54/2147", "text": "Takashi Hasegawa"}, {"@pid": "19/3528", "text": "Tsuneo Nakata"}]}, "title": "Integrating UML into SoC Design Process.", "venue": "DATE", "pages": "836-837", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/ZhuOHN05", "doi": "10.1109/DATE.2005.186", "ee": "https://doi.org/10.1109/DATE.2005.186", "url": "https://dblp.org/rec/conf/date/ZhuOHN05"}, "url": "URL#5504916"}, {"@score": "1", "@id": "5504917", "info": {"authors": {"author": [{"@pid": "73/1337", "text": "Dirk Ziegenbein"}, {"@pid": "b/PeterBraun3", "text": "Peter Braun 0003"}, {"@pid": "13/5130", "text": "Ulrich Freund"}, {"@pid": "b/AndreasBauer2", "text": "Andreas Bauer 0002"}, {"@pid": "63/6654", "text": "Jan Romberg"}, {"@pid": "10/5882", "text": "Bernhard Sch\u00e4tz"}]}, "title": "AutoMoDe - Model-Based Development of Automotive Software.", "venue": "DATE", "pages": "171-177", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/ZiegenbeinBFBRS05", "doi": "10.1109/DATE.2005.77", "ee": "https://doi.org/10.1109/DATE.2005.77", "url": "https://dblp.org/rec/conf/date/ZiegenbeinBFBRS05"}, "url": "URL#5504917"}, {"@score": "1", "@id": "5504918", "info": {"authors": {"author": [{"@pid": "08/3972", "text": "Yervant Zorian"}, {"@pid": "36/3428", "text": "Bill Frerichs"}, {"@pid": "21/4701", "text": "Dennis Wassung"}, {"@pid": "79/2653", "text": "Jim Ensel"}, {"@pid": "58/157", "text": "Guri Stark"}, {"@pid": "39/6135", "text": "Mike Gianfagna"}, {"@pid": "09/1895", "text": "Kamalesh N. Ruparel"}]}, "title": "Semiconductor Industry Disaggregation vs Reaggregation: Who Will be the Shark?", "venue": "DATE", "pages": "572", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/ZorianFWESGR05", "doi": "10.1109/DATE.2005.267", "ee": "https://doi.org/10.1109/DATE.2005.267", "url": "https://dblp.org/rec/conf/date/ZorianFWESGR05"}, "url": "URL#5504918"}, {"@score": "1", "@id": "5504919", "info": {"authors": {"author": [{"@pid": "04/6344", "text": "Paul Zuber"}, {"@pid": "57/2873", "text": "Armin Windschiegl"}, {"@pid": "43/6232", "text": "Ra\u00fal Medina Beltr\u00e1n de Ot\u00e1lora"}, {"@pid": "37/3374", "text": "Walter Stechele"}, {"@pid": "62/5988", "text": "Andreas Herkersdorf"}]}, "title": "Reduction of CMOS Power Consumption and Signal Integrity Issues by Routing Optimization.", "venue": "DATE", "pages": "986-987", "year": "2005", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/ZuberWOSH05", "doi": "10.1109/DATE.2005.256", "ee": "https://doi.org/10.1109/DATE.2005.256", "url": "https://dblp.org/rec/conf/date/ZuberWOSH05"}, "url": "URL#5504919"}, {"@score": "1", "@id": "5578500", "info": {"title": "2005 Design, Automation and Test in Europe Conference and Exposition (DATE 2005), 7-11 March 2005, Munich, Germany", "venue": "DATE", "publisher": "IEEE Computer Society", "year": "2005", "type": "Editorship", "key": "conf/date/2005", "ee": "https://ieeexplore.ieee.org/xpl/conhome/9609/proceeding", "url": "https://dblp.org/rec/conf/date/2005"}, "url": "URL#5578500"}, {"@score": "1", "@id": "5650082", "info": {"authors": {"author": [{"@pid": "95/966", "text": "Terje N. Andersen"}, {"@pid": "12/6088", "text": "Atle Briskemyr"}, {"@pid": "90/6980", "text": "Frode Telst\u00f8"}, {"@pid": "87/6801", "text": "Johnny Bj\u00f8rnsen"}, {"@pid": "82/3593", "text": "Thomas E. Bonnerud"}, {"@pid": "16/3797", "text": "Bj\u00f8rnar Hernes"}, {"@pid": "64/6326", "text": "\u00d8ystein Moldsvor"}]}, "title": "A 97mW 110MS/s 12b Pipeline ADC Implemented in 0.18mum Digital CMOS.", "venue": "DATE", "pages": "219-222", "year": "2004", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/AndersenBTBBHM04", "doi": "10.1109/DATE.2005.3", "ee": "https://doi.org/10.1109/DATE.2005.3", "url": "https://dblp.org/rec/conf/date/AndersenBTBBHM04"}, "url": "URL#5650082"}, {"@score": "1", "@id": "5650104", "info": {"authors": {"author": [{"@pid": "61/78", "text": "Paolo Bernardi"}, {"@pid": "54/1377", "text": "Guido Masera"}, {"@pid": "53/6357", "text": "Federico Quaglio"}, {"@pid": "r/MatteoSonzaReorda", "text": "Matteo Sonza Reorda"}]}, "title": "Testing Logic Cores using a BIST P1500 Compliant Approach: A Case of Study.", "venue": "DATE", "pages": "228-233", "year": "2004", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/BernardiMQR04", "doi": "10.1109/DATE.2005.305", "ee": "https://doi.org/10.1109/DATE.2005.305", "url": "https://dblp.org/rec/conf/date/BernardiMQR04"}, "url": "URL#5650104"}, {"@score": "1", "@id": "5650114", "info": {"authors": {"author": [{"@pid": "28/6572", "text": "Michele Borgatti"}, {"@pid": "60/2040", "text": "Andrea Capello"}, {"@pid": "60/1500", "text": "Umberto Rossi"}, {"@pid": "56/4616", "text": "Jean-Luc Lambert"}, {"@pid": "36/130", "text": "Imed Moussa"}, {"@pid": "50/2089", "text": "Franco Fummi"}, {"@pid": "84/2047", "text": "Graziano Pravadelli"}]}, "title": "An Integrated Design and Verification Methodology for Reconfigurable Multimedia Systems.", "venue": "DATE", "pages": "266-271", "year": "2004", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/BorgattiCRLMFP04", "doi": "10.1109/DATE.2005.61", "ee": "https://doi.org/10.1109/DATE.2005.61", "url": "https://dblp.org/rec/conf/date/BorgattiCRLMFP04"}, "url": "URL#5650114"}, {"@score": "1", "@id": "5650164", "info": {"authors": {"author": [{"@pid": "94/5335", "text": "Giuseppe Falconeri"}, {"@pid": "27/1881", "text": "Walid Naifer"}, {"@pid": "32/1508", "text": "Nizar Romdhane"}]}, "title": "Common Reusable Verification Environment for BCA and RTL Models.", "venue": "DATE", "pages": "272-277", "year": "2004", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/FalconeriNR04", "doi": "10.1109/DATE.2005.96", "ee": "https://doi.org/10.1109/DATE.2005.96", "url": "https://dblp.org/rec/conf/date/FalconeriNR04"}, "url": "URL#5650164"}, {"@score": "1", "@id": "5650178", "info": {"authors": {"author": [{"@pid": "63/2673", "text": "Michalis D. Galanis"}, {"@pid": "42/1306", "text": "Athanasios Milidonis"}, {"@pid": "78/3760", "text": "George Theodoridis"}, {"@pid": "s/DimitriosSoudris", "text": "Dimitrios Soudris"}, {"@pid": "g/CostasEGoutis", "text": "Constantinos E. Goutis"}]}, "title": "A Partitioning Methodology for Accelerating Applications in Hybrid Reconfigurable Platforms.", "venue": "DATE", "pages": "247-252", "year": "2004", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/GalanisMTSG04", "doi": "10.1109/DATE.2005.29", "ee": "https://doi.org/10.1109/DATE.2005.29", "url": "https://dblp.org/rec/conf/date/GalanisMTSG04"}, "url": "URL#5650178"}, {"@score": "1", "@id": "5650194", "info": {"authors": {"author": [{"@pid": "01/6391", "text": "Ali Habibi"}, {"@pid": "39/6680", "text": "Asif Iqbal Ahmed"}, {"@pid": "95/4076", "text": "Otmane A\u00eft Mohamed"}, {"@pid": "98/2059", "text": "Sofi\u00e8ne Tahar"}]}, "title": "On the Design and Verification Methodology of the Look-Aside Interface.", "venue": "DATE", "pages": "290-295", "year": "2004", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/HabibiAMT04", "doi": "10.1109/DATE.2005.228", "ee": "https://doi.org/10.1109/DATE.2005.228", "url": "https://dblp.org/rec/conf/date/HabibiAMT04"}, "url": "URL#5650194"}, {"@score": "1", "@id": "5650199", "info": {"authors": {"author": {"@pid": "36/1727", "text": "Dan Hillman"}}, "title": "Using Mobilize Power Management IP for Dynamic &amp; Static Power Reduction in SoC at 130 nm.", "venue": "DATE", "pages": "240-246", "year": "2004", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/Hillman04", "doi": "10.1109/DATE.2005.324", "ee": "https://doi.org/10.1109/DATE.2005.324", "url": "https://dblp.org/rec/conf/date/Hillman04"}, "url": "URL#5650199"}, {"@score": "1", "@id": "5650226", "info": {"authors": {"author": [{"@pid": "97/4563", "text": "Kay-Uwe Kirstein"}, {"@pid": "18/6678", "text": "Jan Sediv\u00fd"}, {"@pid": "40/1973", "text": "Tomi Salo"}, {"@pid": "05/3624", "text": "Christoph Hagleitner"}, {"@pid": "98/1605", "text": "Tobias Vancura"}, {"@pid": "70/3932", "text": "Andreas Hierlemann"}]}, "title": "A CMOS-Based Tactile Sensor for Continuous Blood Pressure Monitoring.", "venue": "DATE", "pages": "210-214", "year": "2004", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/KirsteinSSHVH04", "doi": "10.1109/DATE.2005.4", "ee": "https://doi.org/10.1109/DATE.2005.4", "url": "https://dblp.org/rec/conf/date/KirsteinSSHVH04"}, "url": "URL#5650226"}, {"@score": "1", "@id": "5650255", "info": {"authors": {"author": [{"@pid": "07/1794", "text": "John S. MacBeth"}, {"@pid": "77/2556", "text": "Dietmar Heinz"}, {"@pid": "87/1984", "text": "Ken Gray"}]}, "title": "An Assembler Driven Verification Methodology (ADVM).", "venue": "DATE", "pages": "278-283", "year": "2004", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/MacBethHG04a", "doi": "10.1109/DATE.2005.52", "ee": "https://doi.org/10.1109/DATE.2005.52", "url": "https://dblp.org/rec/conf/date/MacBethHG04a"}, "url": "URL#5650255"}, {"@score": "1", "@id": "5650262", "info": {"authors": {"author": [{"@pid": "85/7786", "text": "Aline Mello 0001"}, {"@pid": "66/34", "text": "Leandro M\u00f6ller"}, {"@pid": "c/NeyLVCalazans", "text": "Ney Calazans"}, {"@pid": "m/FernandoGehmMoraes", "text": "Fernando Gehm Moraes"}]}, "title": "MultiNoC: A Multiprocessing System Enabled by a Network on Chip.", "venue": "DATE", "pages": "234-239", "year": "2004", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/MelloMCM04", "doi": "10.1109/DATE.2005.218", "ee": "https://doi.org/10.1109/DATE.2005.218", "url": "https://dblp.org/rec/conf/date/MelloMCM04"}, "url": "URL#5650262"}, {"@score": "1", "@id": "5650320", "info": {"authors": {"author": [{"@pid": "54/469", "text": "Tero Rissa"}, {"@pid": "98/4344", "text": "Adam Donlin"}, {"@pid": "l/WayneLuk", "text": "Wayne Luk"}]}, "title": "Evaluation of SystemC Modelling of Reconfigurable Embedded Systems.", "venue": "DATE", "pages": "253-258", "year": "2004", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/RissaDL04", "doi": "10.1109/DATE.2005.143", "ee": "https://doi.org/10.1109/DATE.2005.143", "url": "https://dblp.org/rec/conf/date/RissaDL04"}, "url": "URL#5650320"}, {"@score": "1", "@id": "5650327", "info": {"authors": {"author": [{"@pid": "34/4228", "text": "Christoph Sandner"}, {"@pid": "81/1148", "text": "Martin Clara"}, {"@pid": "21/5035", "text": "Andreas Santner"}, {"@pid": "15/3586", "text": "Thomas Hartig"}, {"@pid": "43/978", "text": "Franz Kuttner"}]}, "title": "A 6bit, 1.2GSps Low-Power Flash-ADC in 0.13\u00b5m Digital CMOS.", "venue": "DATE", "pages": "223-226", "year": "2004", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/SandnerCSHK04", "doi": "10.1109/DATE.2005.2", "ee": "https://doi.org/10.1109/DATE.2005.2", "url": "https://dblp.org/rec/conf/date/SandnerCSHK04"}, "url": "URL#5650327"}, {"@score": "1", "@id": "5650352", "info": {"authors": {"author": [{"@pid": "11/4361", "text": "Johannes Sturm"}, {"@pid": "01/3796", "text": "Martin Leifhelm"}, {"@pid": "34/1552", "text": "Harald Schatzmayr"}, {"@pid": "01/1484", "text": "Stefan Groiss"}, {"@pid": "04/6431", "text": "Horst Zimmermann"}]}, "title": "Optical Receiver IC for CD/DVD/Blue-Laser Application.", "venue": "DATE", "pages": "215-218", "year": "2004", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/SturmLSGZ04", "doi": "10.1109/DATE.2005.232", "ee": "https://doi.org/10.1109/DATE.2005.232", "url": "https://dblp.org/rec/conf/date/SturmLSGZ04"}, "url": "URL#5650352"}, {"@score": "1", "@id": "5650368", "info": {"authors": {"author": [{"@pid": "60/2253", "text": "Michael Ullmann"}, {"@pid": "18/5105", "text": "Wansheng Jin"}, {"@pid": "b/JurgenBecker", "text": "J\u00fcrgen Becker 0001"}]}, "title": "Hardware Support for QoS-based Function Allocation in Reconfigurable Systems.", "venue": "DATE", "pages": "259-264", "year": "2004", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/UllmannJB04", "doi": "10.1109/DATE.2005.172", "ee": "https://doi.org/10.1109/DATE.2005.172", "url": "https://dblp.org/rec/conf/date/UllmannJB04"}, "url": "URL#5650368"}, {"@score": "1", "@id": "5650369", "info": {"authors": {"author": [{"@pid": "92/533", "text": "Yasushi Umezawa"}, {"@pid": "89/1390", "text": "Takeshi Shimizu"}]}, "title": "A Formal Verification Methodology for Checking Data Integrity.", "venue": "DATE", "pages": "284-289", "year": "2004", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/date/UmezawaS04", "doi": "10.1109/DATE.2005.15", "ee": "https://doi.org/10.1109/DATE.2005.15", "url": "https://dblp.org/rec/conf/date/UmezawaS04"}, "url": "URL#5650369"}]}}}