<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Eusci_a_uart_api</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="$relpath/search.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
<tbody>
<tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MSP430 Driver Library
   &#160;<span id="projectnumber">1.90.00.65</span>
   </div>
  </td>
</tr>
</tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.5 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">Eusci_a_uart_api</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gad0d31ba304d9c45998ec487bfc3c459f"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__eusci__a__uart__api.html#gad0d31ba304d9c45998ec487bfc3c459f">EUSCI_A_UART_initAdvance</a> (uint16_t baseAddress, uint8_t selectClockSource, uint16_t clockPrescalar, uint8_t firstModReg, uint8_t secondModReg, uint8_t parity, uint16_t msborLsbFirst, uint16_t numberofStopBits, uint16_t uartMode, uint8_t overSampling)</td></tr>
<tr class="memdesc:gad0d31ba304d9c45998ec487bfc3c459f"><td class="mdescLeft">&#160;</td><td class="mdescRight">DEPRECATED - Advanced initialization routine for the UART block. The values to be written into the clockPrescalar, firstModReg, secondModReg and overSampling parameters should be pre-computed and passed into the initialization function.  <a href="#gad0d31ba304d9c45998ec487bfc3c459f">More...</a><br/></td></tr>
<tr class="separator:gad0d31ba304d9c45998ec487bfc3c459f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a08645b3003df7cdf0b9bd416efcddf"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__eusci__a__uart__api.html#ga2a08645b3003df7cdf0b9bd416efcddf">EUSCI_A_UART_init</a> (uint16_t baseAddress, <a class="el" href="struct_e_u_s_c_i___a___u_a_r_t__init_param.html">EUSCI_A_UART_initParam</a> *param)</td></tr>
<tr class="memdesc:ga2a08645b3003df7cdf0b9bd416efcddf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Advanced initialization routine for the UART block. The values to be written into the clockPrescalar, firstModReg, secondModReg and overSampling parameters should be pre-computed and passed into the initialization function.  <a href="#ga2a08645b3003df7cdf0b9bd416efcddf">More...</a><br/></td></tr>
<tr class="separator:ga2a08645b3003df7cdf0b9bd416efcddf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf637ca8f96fc93101f1111b23da6c87f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__eusci__a__uart__api.html#gaf637ca8f96fc93101f1111b23da6c87f">EUSCI_A_UART_transmitData</a> (uint16_t baseAddress, uint8_t transmitData)</td></tr>
<tr class="memdesc:gaf637ca8f96fc93101f1111b23da6c87f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmits a byte from the UART Module.  <a href="#gaf637ca8f96fc93101f1111b23da6c87f">More...</a><br/></td></tr>
<tr class="separator:gaf637ca8f96fc93101f1111b23da6c87f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab18364db57b4719f71e83a5f69897d66"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__eusci__a__uart__api.html#gab18364db57b4719f71e83a5f69897d66">EUSCI_A_UART_receiveData</a> (uint16_t baseAddress)</td></tr>
<tr class="memdesc:gab18364db57b4719f71e83a5f69897d66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receives a byte that has been sent to the UART Module.  <a href="#gab18364db57b4719f71e83a5f69897d66">More...</a><br/></td></tr>
<tr class="separator:gab18364db57b4719f71e83a5f69897d66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8264a417944411b5fbe988d94ae21d20"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__eusci__a__uart__api.html#ga8264a417944411b5fbe988d94ae21d20">EUSCI_A_UART_enableInterrupt</a> (uint16_t baseAddress, uint8_t mask)</td></tr>
<tr class="memdesc:ga8264a417944411b5fbe988d94ae21d20"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables individual UART interrupt sources.  <a href="#ga8264a417944411b5fbe988d94ae21d20">More...</a><br/></td></tr>
<tr class="separator:ga8264a417944411b5fbe988d94ae21d20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1c34e38356e6918732151dc92b47b50"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__eusci__a__uart__api.html#gaf1c34e38356e6918732151dc92b47b50">EUSCI_A_UART_disableInterrupt</a> (uint16_t baseAddress, uint8_t mask)</td></tr>
<tr class="memdesc:gaf1c34e38356e6918732151dc92b47b50"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables individual UART interrupt sources.  <a href="#gaf1c34e38356e6918732151dc92b47b50">More...</a><br/></td></tr>
<tr class="separator:gaf1c34e38356e6918732151dc92b47b50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab10882f5122070c22250ab4241ea7a6f"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__eusci__a__uart__api.html#gab10882f5122070c22250ab4241ea7a6f">EUSCI_A_UART_getInterruptStatus</a> (uint16_t baseAddress, uint8_t mask)</td></tr>
<tr class="memdesc:gab10882f5122070c22250ab4241ea7a6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the current UART interrupt status.  <a href="#gab10882f5122070c22250ab4241ea7a6f">More...</a><br/></td></tr>
<tr class="separator:gab10882f5122070c22250ab4241ea7a6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacec66a5ffbc9c60bb52b7a1dacc445ad"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__eusci__a__uart__api.html#gacec66a5ffbc9c60bb52b7a1dacc445ad">EUSCI_A_UART_clearInterruptFlag</a> (uint16_t baseAddress, uint8_t mask)</td></tr>
<tr class="memdesc:gacec66a5ffbc9c60bb52b7a1dacc445ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears UART interrupt sources.  <a href="#gacec66a5ffbc9c60bb52b7a1dacc445ad">More...</a><br/></td></tr>
<tr class="separator:gacec66a5ffbc9c60bb52b7a1dacc445ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2bd04f23261ebafd4890c35945a7877"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__eusci__a__uart__api.html#gaf2bd04f23261ebafd4890c35945a7877">EUSCI_A_UART_enable</a> (uint16_t baseAddress)</td></tr>
<tr class="memdesc:gaf2bd04f23261ebafd4890c35945a7877"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables the UART block.  <a href="#gaf2bd04f23261ebafd4890c35945a7877">More...</a><br/></td></tr>
<tr class="separator:gaf2bd04f23261ebafd4890c35945a7877"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae82375105abc8655ef50f8c36ffcf13"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__eusci__a__uart__api.html#gaae82375105abc8655ef50f8c36ffcf13">EUSCI_A_UART_disable</a> (uint16_t baseAddress)</td></tr>
<tr class="memdesc:gaae82375105abc8655ef50f8c36ffcf13"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the UART block.  <a href="#gaae82375105abc8655ef50f8c36ffcf13">More...</a><br/></td></tr>
<tr class="separator:gaae82375105abc8655ef50f8c36ffcf13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c4cf3e29c3200191506e8d576393c26"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__eusci__a__uart__api.html#ga8c4cf3e29c3200191506e8d576393c26">EUSCI_A_UART_queryStatusFlags</a> (uint16_t baseAddress, uint8_t mask)</td></tr>
<tr class="memdesc:ga8c4cf3e29c3200191506e8d576393c26"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the current UART status flags.  <a href="#ga8c4cf3e29c3200191506e8d576393c26">More...</a><br/></td></tr>
<tr class="separator:ga8c4cf3e29c3200191506e8d576393c26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga929c7fbd7c476127cd511beea6d01294"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__eusci__a__uart__api.html#ga929c7fbd7c476127cd511beea6d01294">EUSCI_A_UART_setDormant</a> (uint16_t baseAddress)</td></tr>
<tr class="memdesc:ga929c7fbd7c476127cd511beea6d01294"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the UART module in dormant mode.  <a href="#ga929c7fbd7c476127cd511beea6d01294">More...</a><br/></td></tr>
<tr class="separator:ga929c7fbd7c476127cd511beea6d01294"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36bc7fc49217a06c33a397cd71c571ee"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__eusci__a__uart__api.html#ga36bc7fc49217a06c33a397cd71c571ee">EUSCI_A_UART_resetDormant</a> (uint16_t baseAddress)</td></tr>
<tr class="memdesc:ga36bc7fc49217a06c33a397cd71c571ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Re-enables UART module from dormant mode.  <a href="#ga36bc7fc49217a06c33a397cd71c571ee">More...</a><br/></td></tr>
<tr class="separator:ga36bc7fc49217a06c33a397cd71c571ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b4fa41e9447eef4c5f270369b8902c7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__eusci__a__uart__api.html#ga1b4fa41e9447eef4c5f270369b8902c7">EUSCI_A_UART_transmitAddress</a> (uint16_t baseAddress, uint8_t transmitAddress)</td></tr>
<tr class="memdesc:ga1b4fa41e9447eef4c5f270369b8902c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmits the next byte to be transmitted marked as address depending on selected multiprocessor mode.  <a href="#ga1b4fa41e9447eef4c5f270369b8902c7">More...</a><br/></td></tr>
<tr class="separator:ga1b4fa41e9447eef4c5f270369b8902c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0a01876b95bcd1396eddbb26e7ffabe"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__eusci__a__uart__api.html#gae0a01876b95bcd1396eddbb26e7ffabe">EUSCI_A_UART_transmitBreak</a> (uint16_t baseAddress)</td></tr>
<tr class="memdesc:gae0a01876b95bcd1396eddbb26e7ffabe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit break.  <a href="#gae0a01876b95bcd1396eddbb26e7ffabe">More...</a><br/></td></tr>
<tr class="separator:gae0a01876b95bcd1396eddbb26e7ffabe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97ed7748495844b3506d778ecdbb5dfa"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__eusci__a__uart__api.html#ga97ed7748495844b3506d778ecdbb5dfa">EUSCI_A_UART_getReceiveBufferAddress</a> (uint16_t baseAddress)</td></tr>
<tr class="memdesc:ga97ed7748495844b3506d778ecdbb5dfa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the address of the RX Buffer of the UART for the DMA module.  <a href="#ga97ed7748495844b3506d778ecdbb5dfa">More...</a><br/></td></tr>
<tr class="separator:ga97ed7748495844b3506d778ecdbb5dfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf873d22baa0ed6b207b5f3aebbea1a4c"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__eusci__a__uart__api.html#gaf873d22baa0ed6b207b5f3aebbea1a4c">EUSCI_A_UART_getTransmitBufferAddress</a> (uint16_t baseAddress)</td></tr>
<tr class="memdesc:gaf873d22baa0ed6b207b5f3aebbea1a4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the address of the TX Buffer of the UART for the DMA module.  <a href="#gaf873d22baa0ed6b207b5f3aebbea1a4c">More...</a><br/></td></tr>
<tr class="separator:gaf873d22baa0ed6b207b5f3aebbea1a4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09f2b714ce0556e210b5c054b3138eaa"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__eusci__a__uart__api.html#ga09f2b714ce0556e210b5c054b3138eaa">EUSCI_A_UART_selectDeglitchTime</a> (uint16_t baseAddress, uint16_t deglitchTime)</td></tr>
<tr class="memdesc:ga09f2b714ce0556e210b5c054b3138eaa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the deglitch time.  <a href="#ga09f2b714ce0556e210b5c054b3138eaa">More...</a><br/></td></tr>
<tr class="separator:ga09f2b714ce0556e210b5c054b3138eaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="gad0d31ba304d9c45998ec487bfc3c459f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool EUSCI_A_UART_initAdvance </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>baseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>selectClockSource</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>clockPrescalar</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>firstModReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>secondModReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>parity</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>msborLsbFirst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>numberofStopBits</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>uartMode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>overSampling</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DEPRECATED - Advanced initialization routine for the UART block. The values to be written into the clockPrescalar, firstModReg, secondModReg and overSampling parameters should be pre-computed and passed into the initialization function. </p>
<p>Upon successful initialization of the UART block, this function will have initialized the module, but the UART block still remains disabled and must be enabled with <a class="el" href="group__eusci__a__uart__api.html#gaf2bd04f23261ebafd4890c35945a7877" title="Enables the UART block. ">EUSCI_A_UART_enable()</a>. To calculate values for clockPrescalar, firstModReg, secondModReg and overSampling please use the link below.</p>
<p><a href="http://software-dl.ti.com/msp430/msp430_public_sw/mcu/msp430/MSP430BaudRateConverter/index.html">http://software-dl.ti.com/msp430/msp430_public_sw/mcu/msp430/MSP430BaudRateConverter/index.html</a></p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the EUSCI_A_UART module. </td></tr>
    <tr><td class="paramname">selectClockSource</td><td>selects Clock source. Valid values are:<ul>
<li><b>EUSCI_A_UART_CLOCKSOURCE_SMCLK</b> </li>
<li><b>EUSCI_A_UART_CLOCKSOURCE_ACLK</b> </li>
</ul>
</td></tr>
    <tr><td class="paramname">clockPrescalar</td><td>is the value to be written into UCBRx bits </td></tr>
    <tr><td class="paramname">firstModReg</td><td>is First modulation stage register setting. This value is a pre-calculated value which can be obtained from the Device Users Guide. This value is written into UCBRFx bits of UCAxMCTLW. </td></tr>
    <tr><td class="paramname">secondModReg</td><td>is Second modulation stage register setting. This value is a pre-calculated value which can be obtained from the Device Users Guide. This value is written into UCBRSx bits of UCAxMCTLW. </td></tr>
    <tr><td class="paramname">parity</td><td>is the desired parity. Valid values are:<ul>
<li><b>EUSCI_A_UART_NO_PARITY</b> [Default]</li>
<li><b>EUSCI_A_UART_ODD_PARITY</b> </li>
<li><b>EUSCI_A_UART_EVEN_PARITY</b> </li>
</ul>
</td></tr>
    <tr><td class="paramname">msborLsbFirst</td><td>controls direction of receive and transmit shift register. Valid values are:<ul>
<li><b>EUSCI_A_UART_MSB_FIRST</b> </li>
<li><b>EUSCI_A_UART_LSB_FIRST</b> [Default] </li>
</ul>
</td></tr>
    <tr><td class="paramname">numberofStopBits</td><td>indicates one/two STOP bits Valid values are:<ul>
<li><b>EUSCI_A_UART_ONE_STOP_BIT</b> [Default]</li>
<li><b>EUSCI_A_UART_TWO_STOP_BITS</b> </li>
</ul>
</td></tr>
    <tr><td class="paramname">uartMode</td><td>selects the mode of operation Valid values are:<ul>
<li><b>EUSCI_A_UART_MODE</b> [Default]</li>
<li><b>EUSCI_A_UART_IDLE_LINE_MULTI_PROCESSOR_MODE</b> </li>
<li><b>EUSCI_A_UART_ADDRESS_BIT_MULTI_PROCESSOR_MODE</b> </li>
<li><b>EUSCI_A_UART_AUTOMATIC_BAUDRATE_DETECTION_MODE</b> </li>
</ul>
</td></tr>
    <tr><td class="paramname">overSampling</td><td>indicates low frequency or oversampling baud generation Valid values are:<ul>
<li><b>EUSCI_A_UART_OVERSAMPLING_BAUDRATE_GENERATION</b> </li>
<li><b>EUSCI_A_UART_LOW_FREQUENCY_BAUDRATE_GENERATION</b> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<p>Modified bits are <b>UCPEN</b>, <b>UCPAR</b>, <b>UCMSB</b>, <b>UC7BIT</b>, <b>UCSPB</b>, <b>UCMODEx</b> and <b>UCSYNC</b> of <b>UCAxCTL0</b> register; bits <b>UCSSELx</b> and <b>UCSWRST</b> of <b>UCAxCTL1</b> register.</p>
<dl class="section return"><dt>Returns</dt><dd>STATUS_SUCCESS or STATUS_FAIL of the initialization process </dd></dl>

<p>References <a class="el" href="struct_e_u_s_c_i___a___u_a_r_t__init_param.html#a7831f149d38647ee9699241f11c4aac6">EUSCI_A_UART_initParam::clockPrescalar</a>, <a class="el" href="group__eusci__a__uart__api.html#ga2a08645b3003df7cdf0b9bd416efcddf">EUSCI_A_UART_init()</a>, <a class="el" href="struct_e_u_s_c_i___a___u_a_r_t__init_param.html#a0661590ea5a3e6a8456191417aef55b0">EUSCI_A_UART_initParam::firstModReg</a>, <a class="el" href="struct_e_u_s_c_i___a___u_a_r_t__init_param.html#a9cf83fead56de9c7e0ea0ceeaef56f69">EUSCI_A_UART_initParam::msborLsbFirst</a>, <a class="el" href="struct_e_u_s_c_i___a___u_a_r_t__init_param.html#a6bd549035e2573a6d6b7d679a155e39e">EUSCI_A_UART_initParam::numberofStopBits</a>, <a class="el" href="struct_e_u_s_c_i___a___u_a_r_t__init_param.html#a21d7b3a1ea9a1515d05b5bca3557153c">EUSCI_A_UART_initParam::overSampling</a>, <a class="el" href="struct_e_u_s_c_i___a___u_a_r_t__init_param.html#a32784a9ee7ce0cdf1fd058da28c414aa">EUSCI_A_UART_initParam::parity</a>, <a class="el" href="struct_e_u_s_c_i___a___u_a_r_t__init_param.html#a5b48252daff5ca69e2a66f6874b34242">EUSCI_A_UART_initParam::secondModReg</a>, <a class="el" href="struct_e_u_s_c_i___a___u_a_r_t__init_param.html#a39644feaffb7dde759ceec614471757c">EUSCI_A_UART_initParam::selectClockSource</a>, and <a class="el" href="struct_e_u_s_c_i___a___u_a_r_t__init_param.html#ae1fe2719ead1efde24487352ccc918ef">EUSCI_A_UART_initParam::uartMode</a>.</p>

</div>
</div>
<a class="anchor" id="ga2a08645b3003df7cdf0b9bd416efcddf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool EUSCI_A_UART_init </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>baseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_e_u_s_c_i___a___u_a_r_t__init_param.html">EUSCI_A_UART_initParam</a> *&#160;</td>
          <td class="paramname"><em>param</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Advanced initialization routine for the UART block. The values to be written into the clockPrescalar, firstModReg, secondModReg and overSampling parameters should be pre-computed and passed into the initialization function. </p>
<p>Upon successful initialization of the UART block, this function will have initialized the module, but the UART block still remains disabled and must be enabled with <a class="el" href="group__eusci__a__uart__api.html#gaf2bd04f23261ebafd4890c35945a7877" title="Enables the UART block. ">EUSCI_A_UART_enable()</a>. To calculate values for clockPrescalar, firstModReg, secondModReg and overSampling please use the link below.</p>
<p><a href="http://software-dl.ti.com/msp430/msp430_public_sw/mcu/msp430/MSP430BaudRateConverter/index.html">http://software-dl.ti.com/msp430/msp430_public_sw/mcu/msp430/MSP430BaudRateConverter/index.html</a></p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the EUSCI_A_UART module. </td></tr>
    <tr><td class="paramname">param</td><td>is the pointer to struct for initialization.</td></tr>
  </table>
  </dd>
</dl>
<p>Modified bits are <b>UCPEN</b>, <b>UCPAR</b>, <b>UCMSB</b>, <b>UC7BIT</b>, <b>UCSPB</b>, <b>UCMODEx</b> and <b>UCSYNC</b> of <b>UCAxCTL0</b> register; bits <b>UCSSELx</b> and <b>UCSWRST</b> of <b>UCAxCTL1</b> register.</p>
<dl class="section return"><dt>Returns</dt><dd>STATUS_SUCCESS or STATUS_FAIL of the initialization process </dd></dl>

<p>References <a class="el" href="struct_e_u_s_c_i___a___u_a_r_t__init_param.html#a7831f149d38647ee9699241f11c4aac6">EUSCI_A_UART_initParam::clockPrescalar</a>, <a class="el" href="eusci__a__uart_8h.html#a5eb1e7b1e1b54a8a4f8c913beffe06c0">EUSCI_A_UART_ADDRESS_BIT_MULTI_PROCESSOR_MODE</a>, <a class="el" href="eusci__a__uart_8h.html#a8b4c227829d70bc19ab2f4159af72313">EUSCI_A_UART_AUTOMATIC_BAUDRATE_DETECTION_MODE</a>, <a class="el" href="eusci__a__uart_8h.html#a75aaa26dab3c212cf28c22ef49a75c3b">EUSCI_A_UART_CLOCKSOURCE_ACLK</a>, <a class="el" href="eusci__a__uart_8h.html#aa1a8044d5680ebbac19d8e177b8a9ff0">EUSCI_A_UART_CLOCKSOURCE_SMCLK</a>, <a class="el" href="eusci__a__uart_8h.html#a2de2fcac065fd74bb4ed103e2da20f8a">EUSCI_A_UART_EVEN_PARITY</a>, <a class="el" href="eusci__a__uart_8h.html#a0fcacef491012c18af0b3b899e34cada">EUSCI_A_UART_IDLE_LINE_MULTI_PROCESSOR_MODE</a>, <a class="el" href="eusci__a__uart_8h.html#aee295be7e27360be76acf87b27cd723c">EUSCI_A_UART_LSB_FIRST</a>, <a class="el" href="eusci__a__uart_8h.html#a9da53e01eccddb9940b55d6f8c445c42">EUSCI_A_UART_MODE</a>, <a class="el" href="eusci__a__uart_8h.html#ae927af526fe6517267ce9a7ab5a6b3a2">EUSCI_A_UART_MSB_FIRST</a>, <a class="el" href="eusci__a__uart_8h.html#a7b16bdd1af119bafb6f731b445e54cc9">EUSCI_A_UART_NO_PARITY</a>, <a class="el" href="eusci__a__uart_8h.html#afd91996fda860bdc444d5b05bacada4c">EUSCI_A_UART_ODD_PARITY</a>, <a class="el" href="eusci__a__uart_8h.html#a00118122c4e5a94a5f3889d74a883819">EUSCI_A_UART_ONE_STOP_BIT</a>, <a class="el" href="eusci__a__uart_8h.html#a2ce13f64bf412cd92007142640a4c247">EUSCI_A_UART_TWO_STOP_BITS</a>, <a class="el" href="struct_e_u_s_c_i___a___u_a_r_t__init_param.html#a0661590ea5a3e6a8456191417aef55b0">EUSCI_A_UART_initParam::firstModReg</a>, <a class="el" href="driverlib_2_m_s_p430_f_r5xx__6xx_2inc_2hw__regaccess_8h.html#a7bb830016238e9f911612eddc5e58143">HWREG16</a>, <a class="el" href="struct_e_u_s_c_i___a___u_a_r_t__init_param.html#a9cf83fead56de9c7e0ea0ceeaef56f69">EUSCI_A_UART_initParam::msborLsbFirst</a>, <a class="el" href="struct_e_u_s_c_i___a___u_a_r_t__init_param.html#a6bd549035e2573a6d6b7d679a155e39e">EUSCI_A_UART_initParam::numberofStopBits</a>, <a class="el" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aba3b79c48e09574d5825aa305590b709">OFS_UCAxBRW</a>, <a class="el" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a4ab86a5598521128cd9270955d4b1cb0">OFS_UCAxCTLW0</a>, <a class="el" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a719c113d31cdb7e55ad62d0cbbd7c68c">OFS_UCAxMCTLW</a>, <a class="el" href="struct_e_u_s_c_i___a___u_a_r_t__init_param.html#a21d7b3a1ea9a1515d05b5bca3557153c">EUSCI_A_UART_initParam::overSampling</a>, <a class="el" href="struct_e_u_s_c_i___a___u_a_r_t__init_param.html#a32784a9ee7ce0cdf1fd058da28c414aa">EUSCI_A_UART_initParam::parity</a>, <a class="el" href="struct_e_u_s_c_i___a___u_a_r_t__init_param.html#a5b48252daff5ca69e2a66f6874b34242">EUSCI_A_UART_initParam::secondModReg</a>, <a class="el" href="struct_e_u_s_c_i___a___u_a_r_t__init_param.html#a39644feaffb7dde759ceec614471757c">EUSCI_A_UART_initParam::selectClockSource</a>, <a class="el" href="driverlib_2_m_s_p430_f_r5xx__6xx_2inc_2hw__memmap_8h.html#ae56fdb340b23940f7a64ed2e37c1774a">STATUS_SUCCESS</a>, <a class="el" href="struct_e_u_s_c_i___a___u_a_r_t__init_param.html#ae1fe2719ead1efde24487352ccc918ef">EUSCI_A_UART_initParam::uartMode</a>, <a class="el" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad69178fe7f891cc7fa438e804cbf92a4">UC7BIT</a>, <a class="el" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ac4f7aaa4d67ed80a4099d40e2dde3ccc">UCBRKIE</a>, <a class="el" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a6d58a8e741c77478dafc016c41fd57b2">UCDORM</a>, <a class="el" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a760c41f322f6e332a3bf8c5a269e1837">UCMODE_3</a>, <a class="el" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a199ca0dc5cd21e551af5c23d9beec934">UCMSB</a>, <a class="el" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a05da44320219dcbc56214c9fd424a219">UCPAR</a>, <a class="el" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a7fb6b3fbbb7fd56c8f11792ffb3e3d6c">UCPEN</a>, <a class="el" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae54706b57b264155a533ba8673b8ed96">UCRXEIE</a>, <a class="el" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a17059906b161d93c430b7ee875e0f356">UCSPB</a>, <a class="el" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ae659974d98f91adde08c264fe5fa8165">UCSSEL_3</a>, <a class="el" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a5ed16d537b5b0bc2315389cea834a1a0">UCSWRST</a>, <a class="el" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a13fabf0a0544eb82d9e0896ef8e818c5">UCSYNC</a>, <a class="el" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#acaeea39b1576322937c0b9fb40f25def">UCTXADDR</a>, and <a class="el" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a0cabfd22bb4e9eeec238096778f3481a">UCTXBRK</a>.</p>

<p>Referenced by <a class="el" href="group__eusci__a__uart__api.html#gad0d31ba304d9c45998ec487bfc3c459f">EUSCI_A_UART_initAdvance()</a>.</p>

</div>
</div>
<a class="anchor" id="gaf637ca8f96fc93101f1111b23da6c87f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void EUSCI_A_UART_transmitData </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>baseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>transmitData</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmits a byte from the UART Module. </p>
<p>This function will place the supplied data into UART transmit data register to start transmission</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the EUSCI_A_UART module. </td></tr>
    <tr><td class="paramname">transmitData</td><td>data to be transmitted from the UART module</td></tr>
  </table>
  </dd>
</dl>
<p>Modified bits of <b>UCAxTXBUF</b> register.</p>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

<p>References <a class="el" href="driverlib_2_m_s_p430_f_r5xx__6xx_2inc_2hw__regaccess_8h.html#a7bb830016238e9f911612eddc5e58143">HWREG16</a>, <a class="el" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#abd4c49a7a244d5c3a19d373ec7f79470">OFS_UCAxIE</a>, <a class="el" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a5be3758d2457f5e3513208582d2030f0">OFS_UCAxIFG</a>, <a class="el" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a814a477e90226bc66c3fce40f022d762">OFS_UCAxTXBUF</a>, <a class="el" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a6ca4c79c701e7f5505d1297702b1deb7">UCTXIE</a>, and <a class="el" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a75aabfe7574015e407c4c33a8ed39b87">UCTXIFG</a>.</p>

</div>
</div>
<a class="anchor" id="gab18364db57b4719f71e83a5f69897d66"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t EUSCI_A_UART_receiveData </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>baseAddress</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receives a byte that has been sent to the UART Module. </p>
<p>This function reads a byte of data from the UART receive data Register.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the EUSCI_A_UART module.</td></tr>
  </table>
  </dd>
</dl>
<p>Modified bits of <b>UCAxRXBUF</b> register.</p>
<dl class="section return"><dt>Returns</dt><dd>Returns the byte received from by the UART module, cast as an uint8_t. </dd></dl>

<p>References <a class="el" href="driverlib_2_m_s_p430_f_r5xx__6xx_2inc_2hw__regaccess_8h.html#a7bb830016238e9f911612eddc5e58143">HWREG16</a>, <a class="el" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#abd4c49a7a244d5c3a19d373ec7f79470">OFS_UCAxIE</a>, <a class="el" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a5be3758d2457f5e3513208582d2030f0">OFS_UCAxIFG</a>, <a class="el" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab61adf23c0746df96a079cbd3d5a64a0">OFS_UCAxRXBUF</a>, <a class="el" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ad98473de149e0c0eafdfe9c1d4e4bc13">UCRXIE</a>, and <a class="el" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#aec002d2c3f94454804b4438c0cddafe8">UCRXIFG</a>.</p>

</div>
</div>
<a class="anchor" id="ga8264a417944411b5fbe988d94ae21d20"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void EUSCI_A_UART_enableInterrupt </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>baseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables individual UART interrupt sources. </p>
<p>Enables the indicated UART interrupt sources. The interrupt flag is first and then the corresponding interrupt is enabled. Only the sources that are enabled can be reflected to the processor interrupt; disabled sources have no effect on the processor. Does not clear interrupt flags.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the EUSCI_A_UART module. </td></tr>
    <tr><td class="paramname">mask</td><td>is the bit mask of the interrupt sources to be enabled. Mask value is the logical OR of any of the following:<ul>
<li><b>EUSCI_A_UART_RECEIVE_INTERRUPT</b> - Receive interrupt</li>
<li><b>EUSCI_A_UART_TRANSMIT_INTERRUPT</b> - Transmit interrupt</li>
<li><b>EUSCI_A_UART_RECEIVE_ERRONEOUSCHAR_INTERRUPT</b> - Receive erroneous-character interrupt enable</li>
<li><b>EUSCI_A_UART_BREAKCHAR_INTERRUPT</b> - Receive break character interrupt enable</li>
<li><b>EUSCI_A_UART_STARTBIT_INTERRUPT</b> - Start bit received interrupt enable</li>
<li><b>EUSCI_A_UART_TRANSMIT_COMPLETE_INTERRUPT</b> - Transmit complete interrupt enable</li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<p>Modified bits of <b>UCAxCTL1</b> register and bits of <b>UCAxIE</b> register.</p>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

<p>References <a class="el" href="eusci__a__uart_8h.html#a5397ba46517537cad8d870ba95396e23">EUSCI_A_UART_BREAKCHAR_INTERRUPT</a>, <a class="el" href="eusci__a__uart_8h.html#ab9ecd6627ac0d1b38d58533463a4d9e7">EUSCI_A_UART_RECEIVE_ERRONEOUSCHAR_INTERRUPT</a>, <a class="el" href="eusci__a__uart_8h.html#a658fd2946a099164cb5ec6dc6ba17e27">EUSCI_A_UART_RECEIVE_INTERRUPT</a>, <a class="el" href="eusci__a__uart_8h.html#a91eae450a8a5bf05f7034902bb1f5a26">EUSCI_A_UART_STARTBIT_INTERRUPT</a>, <a class="el" href="eusci__a__uart_8h.html#a8fb4c2e1a2440e45a7f9f01f71efbccc">EUSCI_A_UART_TRANSMIT_COMPLETE_INTERRUPT</a>, <a class="el" href="eusci__a__uart_8h.html#afd8a0e0aef2ac072a43352a2f1086ef2">EUSCI_A_UART_TRANSMIT_INTERRUPT</a>, <a class="el" href="driverlib_2_m_s_p430_f_r5xx__6xx_2inc_2hw__regaccess_8h.html#a7bb830016238e9f911612eddc5e58143">HWREG16</a>, <a class="el" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a4ab86a5598521128cd9270955d4b1cb0">OFS_UCAxCTLW0</a>, and <a class="el" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#abd4c49a7a244d5c3a19d373ec7f79470">OFS_UCAxIE</a>.</p>

</div>
</div>
<a class="anchor" id="gaf1c34e38356e6918732151dc92b47b50"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void EUSCI_A_UART_disableInterrupt </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>baseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disables individual UART interrupt sources. </p>
<p>Disables the indicated UART interrupt sources. Only the sources that are enabled can be reflected to the processor interrupt; disabled sources have no effect on the processor.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the EUSCI_A_UART module. </td></tr>
    <tr><td class="paramname">mask</td><td>is the bit mask of the interrupt sources to be disabled. Mask value is the logical OR of any of the following:<ul>
<li><b>EUSCI_A_UART_RECEIVE_INTERRUPT</b> - Receive interrupt</li>
<li><b>EUSCI_A_UART_TRANSMIT_INTERRUPT</b> - Transmit interrupt</li>
<li><b>EUSCI_A_UART_RECEIVE_ERRONEOUSCHAR_INTERRUPT</b> - Receive erroneous-character interrupt enable</li>
<li><b>EUSCI_A_UART_BREAKCHAR_INTERRUPT</b> - Receive break character interrupt enable</li>
<li><b>EUSCI_A_UART_STARTBIT_INTERRUPT</b> - Start bit received interrupt enable</li>
<li><b>EUSCI_A_UART_TRANSMIT_COMPLETE_INTERRUPT</b> - Transmit complete interrupt enable</li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<p>Modified bits of <b>UCAxCTL1</b> register and bits of <b>UCAxIE</b> register.</p>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

<p>References <a class="el" href="eusci__a__uart_8h.html#a5397ba46517537cad8d870ba95396e23">EUSCI_A_UART_BREAKCHAR_INTERRUPT</a>, <a class="el" href="eusci__a__uart_8h.html#ab9ecd6627ac0d1b38d58533463a4d9e7">EUSCI_A_UART_RECEIVE_ERRONEOUSCHAR_INTERRUPT</a>, <a class="el" href="eusci__a__uart_8h.html#a658fd2946a099164cb5ec6dc6ba17e27">EUSCI_A_UART_RECEIVE_INTERRUPT</a>, <a class="el" href="eusci__a__uart_8h.html#a91eae450a8a5bf05f7034902bb1f5a26">EUSCI_A_UART_STARTBIT_INTERRUPT</a>, <a class="el" href="eusci__a__uart_8h.html#a8fb4c2e1a2440e45a7f9f01f71efbccc">EUSCI_A_UART_TRANSMIT_COMPLETE_INTERRUPT</a>, <a class="el" href="eusci__a__uart_8h.html#afd8a0e0aef2ac072a43352a2f1086ef2">EUSCI_A_UART_TRANSMIT_INTERRUPT</a>, <a class="el" href="driverlib_2_m_s_p430_f_r5xx__6xx_2inc_2hw__regaccess_8h.html#a7bb830016238e9f911612eddc5e58143">HWREG16</a>, <a class="el" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a4ab86a5598521128cd9270955d4b1cb0">OFS_UCAxCTLW0</a>, and <a class="el" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#abd4c49a7a244d5c3a19d373ec7f79470">OFS_UCAxIE</a>.</p>

</div>
</div>
<a class="anchor" id="gab10882f5122070c22250ab4241ea7a6f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t EUSCI_A_UART_getInterruptStatus </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>baseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Gets the current UART interrupt status. </p>
<p>This returns the interrupt status for the UART module based on which flag is passed.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the EUSCI_A_UART module. </td></tr>
    <tr><td class="paramname">mask</td><td>is the masked interrupt flag status to be returned. Mask value is the logical OR of any of the following:<ul>
<li><b>EUSCI_A_UART_RECEIVE_INTERRUPT_FLAG</b> </li>
<li><b>EUSCI_A_UART_TRANSMIT_INTERRUPT_FLAG</b> </li>
<li><b>EUSCI_A_UART_STARTBIT_INTERRUPT_FLAG</b> </li>
<li><b>EUSCI_A_UART_TRANSMIT_COMPLETE_INTERRUPT_FLAG</b> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<p>Modified bits of <b>UCAxIFG</b> register.</p>
<dl class="section return"><dt>Returns</dt><dd>Logical OR of any of the following:<ul>
<li><b>EUSCI_A_UART_RECEIVE_INTERRUPT_FLAG</b> </li>
<li><b>EUSCI_A_UART_TRANSMIT_INTERRUPT_FLAG</b> </li>
<li><b>EUSCI_A_UART_STARTBIT_INTERRUPT_FLAG</b> </li>
<li><b>EUSCI_A_UART_TRANSMIT_COMPLETE_INTERRUPT_FLAG</b> <br/>
 indicating the status of the masked flags </li>
</ul>
</dd></dl>

<p>References <a class="el" href="eusci__a__uart_8h.html#afc1dfa87d689a30cd41b7aa9850f56ae">EUSCI_A_UART_RECEIVE_INTERRUPT_FLAG</a>, <a class="el" href="eusci__a__uart_8h.html#a661fbc3e9db3ab834f6c688a7d92752b">EUSCI_A_UART_STARTBIT_INTERRUPT_FLAG</a>, <a class="el" href="eusci__a__uart_8h.html#a97a598ee46933d406fd47ede6dc9828b">EUSCI_A_UART_TRANSMIT_COMPLETE_INTERRUPT_FLAG</a>, <a class="el" href="eusci__a__uart_8h.html#a9fdc58b199ef2b767ef7d3c0694634e4">EUSCI_A_UART_TRANSMIT_INTERRUPT_FLAG</a>, <a class="el" href="driverlib_2_m_s_p430_f_r5xx__6xx_2inc_2hw__regaccess_8h.html#a7bb830016238e9f911612eddc5e58143">HWREG16</a>, and <a class="el" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a5be3758d2457f5e3513208582d2030f0">OFS_UCAxIFG</a>.</p>

</div>
</div>
<a class="anchor" id="gacec66a5ffbc9c60bb52b7a1dacc445ad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void EUSCI_A_UART_clearInterruptFlag </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>baseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clears UART interrupt sources. </p>
<p>The UART interrupt source is cleared, so that it no longer asserts. The highest interrupt flag is automatically cleared when an interrupt vector generator is used.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the EUSCI_A_UART module. </td></tr>
    <tr><td class="paramname">mask</td><td>is a bit mask of the interrupt sources to be cleared. Mask value is the logical OR of any of the following:<ul>
<li><b>EUSCI_A_UART_RECEIVE_INTERRUPT_FLAG</b> </li>
<li><b>EUSCI_A_UART_TRANSMIT_INTERRUPT_FLAG</b> </li>
<li><b>EUSCI_A_UART_STARTBIT_INTERRUPT_FLAG</b> </li>
<li><b>EUSCI_A_UART_TRANSMIT_COMPLETE_INTERRUPT_FLAG</b> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<p>Modified bits of <b>UCAxIFG</b> register.</p>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

<p>References <a class="el" href="eusci__a__uart_8h.html#afc1dfa87d689a30cd41b7aa9850f56ae">EUSCI_A_UART_RECEIVE_INTERRUPT_FLAG</a>, <a class="el" href="eusci__a__uart_8h.html#a661fbc3e9db3ab834f6c688a7d92752b">EUSCI_A_UART_STARTBIT_INTERRUPT_FLAG</a>, <a class="el" href="eusci__a__uart_8h.html#a97a598ee46933d406fd47ede6dc9828b">EUSCI_A_UART_TRANSMIT_COMPLETE_INTERRUPT_FLAG</a>, <a class="el" href="eusci__a__uart_8h.html#a9fdc58b199ef2b767ef7d3c0694634e4">EUSCI_A_UART_TRANSMIT_INTERRUPT_FLAG</a>, <a class="el" href="driverlib_2_m_s_p430_f_r5xx__6xx_2inc_2hw__regaccess_8h.html#a7bb830016238e9f911612eddc5e58143">HWREG16</a>, and <a class="el" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a5be3758d2457f5e3513208582d2030f0">OFS_UCAxIFG</a>.</p>

</div>
</div>
<a class="anchor" id="gaf2bd04f23261ebafd4890c35945a7877"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void EUSCI_A_UART_enable </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>baseAddress</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables the UART block. </p>
<p>This will enable operation of the UART block.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the EUSCI_A_UART module.</td></tr>
  </table>
  </dd>
</dl>
<p>Modified bits are <b>UCSWRST</b> of <b>UCAxCTL1</b> register.</p>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

<p>References <a class="el" href="driverlib_2_m_s_p430_f_r5xx__6xx_2inc_2hw__regaccess_8h.html#a7bb830016238e9f911612eddc5e58143">HWREG16</a>, <a class="el" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a4ab86a5598521128cd9270955d4b1cb0">OFS_UCAxCTLW0</a>, and <a class="el" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a5ed16d537b5b0bc2315389cea834a1a0">UCSWRST</a>.</p>

</div>
</div>
<a class="anchor" id="gaae82375105abc8655ef50f8c36ffcf13"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void EUSCI_A_UART_disable </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>baseAddress</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disables the UART block. </p>
<p>This will disable operation of the UART block.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the EUSCI_A_UART module.</td></tr>
  </table>
  </dd>
</dl>
<p>Modified bits are <b>UCSWRST</b> of <b>UCAxCTL1</b> register.</p>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

<p>References <a class="el" href="driverlib_2_m_s_p430_f_r5xx__6xx_2inc_2hw__regaccess_8h.html#a7bb830016238e9f911612eddc5e58143">HWREG16</a>, <a class="el" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a4ab86a5598521128cd9270955d4b1cb0">OFS_UCAxCTLW0</a>, and <a class="el" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a5ed16d537b5b0bc2315389cea834a1a0">UCSWRST</a>.</p>

</div>
</div>
<a class="anchor" id="ga8c4cf3e29c3200191506e8d576393c26"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t EUSCI_A_UART_queryStatusFlags </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>baseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Gets the current UART status flags. </p>
<p>This returns the status for the UART module based on which flag is passed.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the EUSCI_A_UART module. </td></tr>
    <tr><td class="paramname">mask</td><td>is the masked interrupt flag status to be returned. Mask value is the logical OR of any of the following:<ul>
<li><b>EUSCI_A_UART_LISTEN_ENABLE</b> </li>
<li><b>EUSCI_A_UART_FRAMING_ERROR</b> </li>
<li><b>EUSCI_A_UART_OVERRUN_ERROR</b> </li>
<li><b>EUSCI_A_UART_PARITY_ERROR</b> </li>
<li><b>EUSCI_A_UART_BREAK_DETECT</b> </li>
<li><b>EUSCI_A_UART_RECEIVE_ERROR</b> </li>
<li><b>EUSCI_A_UART_ADDRESS_RECEIVED</b> </li>
<li><b>EUSCI_A_UART_IDLELINE</b> </li>
<li><b>EUSCI_A_UART_BUSY</b> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<p>Modified bits of <b>UCAxSTAT</b> register.</p>
<dl class="section return"><dt>Returns</dt><dd>Logical OR of any of the following:<ul>
<li><b>EUSCI_A_UART_LISTEN_ENABLE</b> </li>
<li><b>EUSCI_A_UART_FRAMING_ERROR</b> </li>
<li><b>EUSCI_A_UART_OVERRUN_ERROR</b> </li>
<li><b>EUSCI_A_UART_PARITY_ERROR</b> </li>
<li><b>EUSCI_A_UART_BREAK_DETECT</b> </li>
<li><b>EUSCI_A_UART_RECEIVE_ERROR</b> </li>
<li><b>EUSCI_A_UART_ADDRESS_RECEIVED</b> </li>
<li><b>EUSCI_A_UART_IDLELINE</b> </li>
<li><b>EUSCI_A_UART_BUSY</b> <br/>
 indicating the status of the masked interrupt flags </li>
</ul>
</dd></dl>

<p>References <a class="el" href="eusci__a__uart_8h.html#addec3f8c44af631c7eeebc5da7fbbc4f">EUSCI_A_UART_ADDRESS_RECEIVED</a>, <a class="el" href="eusci__a__uart_8h.html#a952155b35af50173db5d509a8c0de6ea">EUSCI_A_UART_BREAK_DETECT</a>, <a class="el" href="eusci__a__uart_8h.html#ac5c463fe7dd2ee3ac6f6a35fad2a06bb">EUSCI_A_UART_BUSY</a>, <a class="el" href="eusci__a__uart_8h.html#a787ca98612e167dcfd0c07809fc10bde">EUSCI_A_UART_FRAMING_ERROR</a>, <a class="el" href="eusci__a__uart_8h.html#af4b4f7ac87c4b5fbc62f81129a19450e">EUSCI_A_UART_IDLELINE</a>, <a class="el" href="eusci__a__uart_8h.html#a17324e5c36d690571460ad25de3fe78e">EUSCI_A_UART_LISTEN_ENABLE</a>, <a class="el" href="eusci__a__uart_8h.html#a818d5ee94a2e416d017dc234e3bda59b">EUSCI_A_UART_OVERRUN_ERROR</a>, <a class="el" href="eusci__a__uart_8h.html#af31a74d5af10fbaa50ee7efe69fd66f2">EUSCI_A_UART_PARITY_ERROR</a>, <a class="el" href="eusci__a__uart_8h.html#a018f5de278d6a16d81564f976599d3fb">EUSCI_A_UART_RECEIVE_ERROR</a>, <a class="el" href="driverlib_2_m_s_p430_f_r5xx__6xx_2inc_2hw__regaccess_8h.html#a7bb830016238e9f911612eddc5e58143">HWREG16</a>, and <a class="el" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a193dec2a4713072e1bdeb19ac180e71c">OFS_UCAxSTATW</a>.</p>

</div>
</div>
<a class="anchor" id="ga929c7fbd7c476127cd511beea6d01294"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void EUSCI_A_UART_setDormant </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>baseAddress</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the UART module in dormant mode. </p>
<p>Puts USCI in sleep mode Only characters that are preceded by an idle-line or with address bit set UCRXIFG. In UART mode with automatic baud-rate detection, only the combination of a break and sync field sets UCRXIFG.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the EUSCI_A_UART module.</td></tr>
  </table>
  </dd>
</dl>
<p>Modified bits of <b>UCAxCTL1</b> register.</p>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

<p>References <a class="el" href="driverlib_2_m_s_p430_f_r5xx__6xx_2inc_2hw__regaccess_8h.html#a7bb830016238e9f911612eddc5e58143">HWREG16</a>, <a class="el" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a4ab86a5598521128cd9270955d4b1cb0">OFS_UCAxCTLW0</a>, and <a class="el" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a6d58a8e741c77478dafc016c41fd57b2">UCDORM</a>.</p>

</div>
</div>
<a class="anchor" id="ga36bc7fc49217a06c33a397cd71c571ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void EUSCI_A_UART_resetDormant </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>baseAddress</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Re-enables UART module from dormant mode. </p>
<p>Not dormant. All received characters set UCRXIFG.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the EUSCI_A_UART module.</td></tr>
  </table>
  </dd>
</dl>
<p>Modified bits are <b>UCDORM</b> of <b>UCAxCTL1</b> register.</p>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

<p>References <a class="el" href="driverlib_2_m_s_p430_f_r5xx__6xx_2inc_2hw__regaccess_8h.html#a7bb830016238e9f911612eddc5e58143">HWREG16</a>, <a class="el" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a4ab86a5598521128cd9270955d4b1cb0">OFS_UCAxCTLW0</a>, and <a class="el" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a6d58a8e741c77478dafc016c41fd57b2">UCDORM</a>.</p>

</div>
</div>
<a class="anchor" id="ga1b4fa41e9447eef4c5f270369b8902c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void EUSCI_A_UART_transmitAddress </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>baseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>transmitAddress</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmits the next byte to be transmitted marked as address depending on selected multiprocessor mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the EUSCI_A_UART module. </td></tr>
    <tr><td class="paramname">transmitAddress</td><td>is the next byte to be transmitted</td></tr>
  </table>
  </dd>
</dl>
<p>Modified bits of <b>UCAxTXBUF</b> register and bits of <b>UCAxCTL1</b> register.</p>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

<p>References <a class="el" href="driverlib_2_m_s_p430_f_r5xx__6xx_2inc_2hw__regaccess_8h.html#a7bb830016238e9f911612eddc5e58143">HWREG16</a>, <a class="el" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a4ab86a5598521128cd9270955d4b1cb0">OFS_UCAxCTLW0</a>, <a class="el" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a814a477e90226bc66c3fce40f022d762">OFS_UCAxTXBUF</a>, and <a class="el" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#acaeea39b1576322937c0b9fb40f25def">UCTXADDR</a>.</p>

</div>
</div>
<a class="anchor" id="gae0a01876b95bcd1396eddbb26e7ffabe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void EUSCI_A_UART_transmitBreak </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>baseAddress</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit break. </p>
<p>Transmits a break with the next write to the transmit buffer. In UART mode with automatic baud-rate detection, <a class="el" href="eusci__a__uart_8h.html#a4ced89aee3940c13994320fec8dfabb7">EUSCI_A_UART_AUTOMATICBAUDRATE_SYNC(0x55)</a> must be written into UCAxTXBUF to generate the required break/sync fields. Otherwise, <a class="el" href="eusci__a__uart_8h.html#a933b73ac2cb52f95c2e1c3c0d8541cbb">DEFAULT_SYNC(0x00)</a> must be written into the transmit buffer. Also ensures module is ready for transmitting the next data.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the EUSCI_A_UART module.</td></tr>
  </table>
  </dd>
</dl>
<p>Modified bits of <b>UCAxTXBUF</b> register and bits of <b>UCAxCTL1</b> register.</p>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

<p>References <a class="el" href="eusci__a__uart_8h.html#a933b73ac2cb52f95c2e1c3c0d8541cbb">DEFAULT_SYNC</a>, <a class="el" href="eusci__a__uart_8h.html#a8b4c227829d70bc19ab2f4159af72313">EUSCI_A_UART_AUTOMATIC_BAUDRATE_DETECTION_MODE</a>, <a class="el" href="eusci__a__uart_8h.html#a4ced89aee3940c13994320fec8dfabb7">EUSCI_A_UART_AUTOMATICBAUDRATE_SYNC</a>, <a class="el" href="driverlib_2_m_s_p430_f_r5xx__6xx_2inc_2hw__regaccess_8h.html#a7bb830016238e9f911612eddc5e58143">HWREG16</a>, <a class="el" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a4ab86a5598521128cd9270955d4b1cb0">OFS_UCAxCTLW0</a>, <a class="el" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#abd4c49a7a244d5c3a19d373ec7f79470">OFS_UCAxIE</a>, <a class="el" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a5be3758d2457f5e3513208582d2030f0">OFS_UCAxIFG</a>, <a class="el" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a814a477e90226bc66c3fce40f022d762">OFS_UCAxTXBUF</a>, <a class="el" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a0cabfd22bb4e9eeec238096778f3481a">UCTXBRK</a>, <a class="el" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a6ca4c79c701e7f5505d1297702b1deb7">UCTXIE</a>, and <a class="el" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a75aabfe7574015e407c4c33a8ed39b87">UCTXIFG</a>.</p>

</div>
</div>
<a class="anchor" id="ga97ed7748495844b3506d778ecdbb5dfa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t EUSCI_A_UART_getReceiveBufferAddress </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>baseAddress</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the address of the RX Buffer of the UART for the DMA module. </p>
<p>Returns the address of the UART RX Buffer. This can be used in conjunction with the DMA to store the received data directly to memory.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the EUSCI_A_UART module.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Address of RX Buffer </dd></dl>

<p>References <a class="el" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ab61adf23c0746df96a079cbd3d5a64a0">OFS_UCAxRXBUF</a>.</p>

</div>
</div>
<a class="anchor" id="gaf873d22baa0ed6b207b5f3aebbea1a4c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t EUSCI_A_UART_getTransmitBufferAddress </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>baseAddress</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the address of the TX Buffer of the UART for the DMA module. </p>
<p>Returns the address of the UART TX Buffer. This can be used in conjunction with the DMA to obtain transmitted data directly from memory.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the EUSCI_A_UART module.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Address of TX Buffer </dd></dl>

<p>References <a class="el" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a814a477e90226bc66c3fce40f022d762">OFS_UCAxTXBUF</a>.</p>

</div>
</div>
<a class="anchor" id="ga09f2b714ce0556e210b5c054b3138eaa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void EUSCI_A_UART_selectDeglitchTime </td>
          <td>(</td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>baseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>deglitchTime</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the deglitch time. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddress</td><td>is the base address of the EUSCI_A_UART module. </td></tr>
    <tr><td class="paramname">deglitchTime</td><td>is the selected deglitch time Valid values are:<ul>
<li><b>EUSCI_A_UART_DEGLITCH_TIME_2ns</b> </li>
<li><b>EUSCI_A_UART_DEGLITCH_TIME_50ns</b> </li>
<li><b>EUSCI_A_UART_DEGLITCH_TIME_100ns</b> </li>
<li><b>EUSCI_A_UART_DEGLITCH_TIME_200ns</b> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None </dd></dl>

<p>References <a class="el" href="eusci__a__uart_8h.html#a693e90954c182bd3459775f9f9f25d9b">EUSCI_A_UART_DEGLITCH_TIME_100ns</a>, <a class="el" href="eusci__a__uart_8h.html#a35da6bd8b21ec7484e5fe9890bcc101a">EUSCI_A_UART_DEGLITCH_TIME_200ns</a>, <a class="el" href="eusci__a__uart_8h.html#af673eeb0416bdce4da633b26d9861cab">EUSCI_A_UART_DEGLITCH_TIME_2ns</a>, <a class="el" href="eusci__a__uart_8h.html#a7ac26c97d0ca6911ccf1e5a6338b7f24">EUSCI_A_UART_DEGLITCH_TIME_50ns</a>, <a class="el" href="driverlib_2_m_s_p430_f_r5xx__6xx_2inc_2hw__regaccess_8h.html#a7bb830016238e9f911612eddc5e58143">HWREG16</a>, <a class="el" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#abd0bd9443a80f96da95850610092c793">OFS_UCAxCTLW1</a>, <a class="el" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#a0e93cf72362993adb61beced50672bb2">UCGLIT0</a>, and <a class="el" href="_c_c_s_2msp430fr5xx__6xxgeneric_8h.html#ade2090ac8c5d7f806402d48542fa9628">UCGLIT1</a>.</p>

</div>
</div>
</div><!-- contents -->
<hr size="1" /><small>
Copyright  2014, Texas Instruments Incorporated</small>
</body>
</html>
