;redcode
;assert 1
	SPL 0, <-54
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP -7, <-420
	DJN -1, @-7
	SLT 602, 50
	SUB #2, 1
	DJN -1, @-7
	SUB 100, 0
	SUB 100, 0
	JMP 0, <2
	JMP 20, @110
	SPL 0, 161
	SUB #7, 1
	ADD 270, 1
	SUB #72, @204
	ADD 20, 110
	MOV -7, <-20
	SLT 602, 50
	SPL 602, 50
	SUB -70, <201
	SUB -70, <201
	SUB -70, <201
	SUB -7, <-420
	SLT 0, @42
	SLT 602, 50
	MOV -7, <-20
	SLT 607, 50
	SLT @-0, 1
	SUB @-0, 1
	JMN 0, <2
	MOV -7, <-20
	MOV -7, <-20
	SUB @127, 106
	SUB 20, @500
	SUB @127, 106
	JMZ 121, 106
	SUB -7, <-420
	ADD 270, 60
	JMZ 121, 106
	SLT 20, @500
	SUB -7, <-420
	ADD 270, 1
	ADD 270, 1
	ADD 270, 1
	DJN -1, @-7
	SUB 0, 161
	SUB 0, 161
	SUB 0, 161
	JMP @72, #200
