WARNING:coreutil:995 - User repository directory path
   '/home/user/workspace/melexis_mlx90641/ipcore_dir/' does not exist.
WARNING:coreutil:882 - Repository directory
   '/home/user/workspace/melexis_mlx90641/ipcore_dir/' does not match index file
   entry ''.
INFO:sim:172 - Generating IP...
Resolving generics for 'dualmem2'...
Applying external generics to 'dualmem2'...
Delivering associated files for 'dualmem2'...
Delivering EJava files for 'dualmem2'...
Generating implementation netlist for 'dualmem2'...
INFO:sim - Pre-processing HDL files for 'dualmem2'...
Running synthesis for 'dualmem2'
Running ngcbuild...
Writing VHO instantiation template for 'dualmem2'...
Writing VHDL behavioral simulation model for 'dualmem2'...
WARNING:sim - Overwriting existing file
   /home/user/workspace/kedziorno/mlx90640_fpga/ipcore_dir/tmp/_cg/dualmem2/doc/
   blk_mem_gen_v7_3_vinfo.html with file from view xilinx_documentation
Delivered 1 file into directory
/home/user/workspace/kedziorno/mlx90640_fpga/ipcore_dir/tmp/_cg/dualmem2
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'dualmem2'...
Generating metadata file...
Generating ISE project file for 'dualmem2'...
Generating ISE project...
XCO file found: dualmem2.xco
XMDF file found: dualmem2_xmdf.tcl
Adding
/home/user/workspace/kedziorno/mlx90640_fpga/ipcore_dir/tmp/_cg/dualmem2.asy
-view all -origin_type imported
Adding
/home/user/workspace/kedziorno/mlx90640_fpga/ipcore_dir/tmp/_cg/dualmem2.ngc
-view all -origin_type created
Checking file
"/home/user/workspace/kedziorno/mlx90640_fpga/ipcore_dir/tmp/_cg/dualmem2.ngc"
for project device match ...
File
"/home/user/workspace/kedziorno/mlx90640_fpga/ipcore_dir/tmp/_cg/dualmem2.ngc"
device information matches project device.
Adding
/home/user/workspace/kedziorno/mlx90640_fpga/ipcore_dir/tmp/_cg/dualmem2.sym
-view all -origin_type imported
Adding
/home/user/workspace/kedziorno/mlx90640_fpga/ipcore_dir/tmp/_cg/dualmem2.vhd
-view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/user/workspace/kedziorno/mlx90640_fpga/ipcore_dir/tmp/_cg/dualmem2.vhd
   " into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/user/workspace/kedziorno/mlx90640_fpga/ipcore_dir/tmp/_cg/dualmem2.vho
-view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/dualmem2"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'dualmem2'.
