

Microchip MPLAB XC8 Assembler V2.40 build 20220703182018 
                                                                                               Thu Sep 08 20:21:51 2022

Microchip MPLAB XC8 C Compiler v2.40 (Free license) build 20220703182018 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12   000000                     
    13                           ; Version 2.40
    14                           ; Generated 17/11/2021 GMT
    15                           ; 
    16                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution. Publication is not required when
    30                           ;        this file is used in an embedded application.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F4550 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48   000000                     _LATBbits	set	3978
    49   000000                     _PORTCbits	set	3970
    50   000000                     _LATB	set	3978
    51   000000                     _TRISB	set	3987
    52   000000                     _ADCON1	set	4033
    53   000000                     _TRISCbits	set	3988
    54   000000                     _LATC	set	3979
    55                           
    56                           ; #config settings
    57                           
    58                           	psect	cinit
    59   007F82                     __pcinit:
    60                           	callstack 0
    61   007F82                     start_initialization:
    62                           	callstack 0
    63   007F82                     __initialization:
    64                           	callstack 0
    65   007F82                     end_of_initialization:
    66                           	callstack 0
    67   007F82                     __end_of__initialization:
    68                           	callstack 0
    69   007F82  0100               	movlb	0
    70   007F84  EFC4  F03F         	goto	_main	;jump to C main() function
    71                           
    72                           	psect	cstackCOMRAM
    73   000001                     __pcstackCOMRAM:
    74                           	callstack 0
    75   000001                     ??_main:
    76                           
    77                           ; 1 bytes @ 0x0
    78   000001                     	ds	1
    79   000002                     main@estado:
    80                           	callstack 0
    81                           
    82                           ; 1 bytes @ 0x1
    83   000002                     	ds	1
    84                           
    85 ;;
    86 ;;Main: autosize = 0, tempsize = 1, incstack = 0, save=0
    87 ;;
    88 ;; *************** function _main *****************
    89 ;; Defined at:
    90 ;;		line 68 in file "Antirrebote.c"
    91 ;; Parameters:    Size  Location     Type
    92 ;;		None
    93 ;; Auto vars:     Size  Location     Type
    94 ;;  estado          1    1[COMRAM] unsigned char 
    95 ;; Return value:  Size  Location     Type
    96 ;;                  1    wreg      void 
    97 ;; Registers used:
    98 ;;		wreg, status,2
    99 ;; Tracked objects:
   100 ;;		On entry : 0/0
   101 ;;		On exit  : 0/0
   102 ;;		Unchanged: 0/0
   103 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   104 ;;      Params:         0       0       0       0       0       0       0       0       0
   105 ;;      Locals:         1       0       0       0       0       0       0       0       0
   106 ;;      Temps:          1       0       0       0       0       0       0       0       0
   107 ;;      Totals:         2       0       0       0       0       0       0       0       0
   108 ;;Total ram usage:        2 bytes
   109 ;; This function calls:
   110 ;;		Nothing
   111 ;; This function is called by:
   112 ;;		Startup code after reset
   113 ;; This function uses a non-reentrant model
   114 ;;
   115                           
   116                           	psect	text0
   117   007F88                     __ptext0:
   118                           	callstack 0
   119   007F88                     _main:
   120                           	callstack 31
   121   007F88                     
   122                           ;Antirrebote.c: 69:     ADCON1 = 0x0F;
   123   007F88  0E0F               	movlw	15
   124   007F8A  6EC1               	movwf	193,c	;volatile
   125                           
   126                           ;Antirrebote.c: 71:     TRISB = 0x00;
   127   007F8C  0E00               	movlw	0
   128   007F8E  6E93               	movwf	147,c	;volatile
   129   007F90                     
   130                           ;Antirrebote.c: 72:     TRISCbits.TRISC0 = 1;
   131   007F90  8094               	bsf	148,0,c	;volatile
   132                           
   133                           ;Antirrebote.c: 75:     LATB = 0x00;
   134   007F92  0E00               	movlw	0
   135   007F94  6E8A               	movwf	138,c	;volatile
   136                           
   137                           ;Antirrebote.c: 76:     LATC = 0x00;
   138   007F96  0E00               	movlw	0
   139   007F98  6E8B               	movwf	139,c	;volatile
   140                           
   141                           ;Antirrebote.c: 78:     char estado = 0;
   142   007F9A  0E00               	movlw	0
   143   007F9C  6E02               	movwf	main@estado^0,c
   144   007F9E                     l710:
   145                           
   146                           ;Antirrebote.c: 81:         if(PORTCbits.RC0 == 1){
   147   007F9E  A082               	btfss	130,0,c	;volatile
   148   007FA0  EFD4  F03F         	goto	u11
   149   007FA4  EFD6  F03F         	goto	u10
   150   007FA8                     u11:
   151   007FA8  EFF0  F03F         	goto	l718
   152   007FAC                     u10:
   153   007FAC                     l23:
   154                           
   155                           ;Antirrebote.c: 82:             while(PORTCbits.RC0 == 1){
   156   007FAC  B082               	btfsc	130,0,c	;volatile
   157   007FAE  EFDB  F03F         	goto	u21
   158   007FB2  EFDD  F03F         	goto	u20
   159   007FB6                     u21:
   160   007FB6  EFD6  F03F         	goto	l23
   161   007FBA                     u20:
   162   007FBA                     
   163                           ;Antirrebote.c: 84:             _delay((unsigned long)((10)*(48000000/4000.0)));
   164   007FBA  0E9C               	movlw	156
   165   007FBC  6E01               	movwf	??_main^0,c
   166   007FBE  0ED7               	movlw	215
   167   007FC0                     u67:
   168   007FC0  2EE8               	decfsz	wreg,f,c
   169   007FC2  D7FE               	bra	u67
   170   007FC4  2E01               	decfsz	??_main^0,f,c
   171   007FC6  D7FC               	bra	u67
   172   007FC8  F000               	nop	
   173   007FCA                     
   174                           ;Antirrebote.c: 86:             estado = !estado;
   175   007FCA  5002               	movf	main@estado^0,w,c
   176   007FCC  B4D8               	btfsc	status,2,c
   177   007FCE  EFEB  F03F         	goto	u31
   178   007FD2  EFEE  F03F         	goto	u30
   179   007FD6                     u31:
   180   007FD6  0E01               	movlw	1
   181   007FD8  EFEF  F03F         	goto	u40
   182   007FDC                     u30:
   183   007FDC  0E00               	movlw	0
   184   007FDE                     u40:
   185   007FDE  6E02               	movwf	main@estado^0,c
   186   007FE0                     l718:
   187                           
   188                           ;Antirrebote.c: 89:         if(estado)
   189   007FE0  5002               	movf	main@estado^0,w,c
   190   007FE2  B4D8               	btfsc	status,2,c
   191   007FE4  EFF6  F03F         	goto	u51
   192   007FE8  EFF8  F03F         	goto	u50
   193   007FEC                     u51:
   194   007FEC  EFFB  F03F         	goto	l26
   195   007FF0                     u50:
   196   007FF0                     
   197                           ;Antirrebote.c: 90:         {;Antirrebote.c: 91:             LATBbits.LATB0 = 1;
   198   007FF0  808A               	bsf	138,0,c	;volatile
   199                           
   200                           ;Antirrebote.c: 92:         }
   201   007FF2  EFCF  F03F         	goto	l710
   202   007FF6                     l26:
   203                           
   204                           ;Antirrebote.c: 94:             LATBbits.LATB0 = 0;
   205   007FF6  908A               	bcf	138,0,c	;volatile
   206   007FF8  EFCF  F03F         	goto	l710
   207   007FFC  EF00  F000         	goto	start
   208   008000                     __end_of_main:
   209                           	callstack 0
   210   000000                     
   211                           	psect	rparam
   212   000000                     
   213                           	psect	idloc
   214                           
   215                           ;Config register IDLOC0 @ 0x200000
   216                           ;	unspecified, using default values
   217   200000                     	org	2097152
   218   200000  FF                 	db	255
   219                           
   220                           ;Config register IDLOC1 @ 0x200001
   221                           ;	unspecified, using default values
   222   200001                     	org	2097153
   223   200001  FF                 	db	255
   224                           
   225                           ;Config register IDLOC2 @ 0x200002
   226                           ;	unspecified, using default values
   227   200002                     	org	2097154
   228   200002  FF                 	db	255
   229                           
   230                           ;Config register IDLOC3 @ 0x200003
   231                           ;	unspecified, using default values
   232   200003                     	org	2097155
   233   200003  FF                 	db	255
   234                           
   235                           ;Config register IDLOC4 @ 0x200004
   236                           ;	unspecified, using default values
   237   200004                     	org	2097156
   238   200004  FF                 	db	255
   239                           
   240                           ;Config register IDLOC5 @ 0x200005
   241                           ;	unspecified, using default values
   242   200005                     	org	2097157
   243   200005  FF                 	db	255
   244                           
   245                           ;Config register IDLOC6 @ 0x200006
   246                           ;	unspecified, using default values
   247   200006                     	org	2097158
   248   200006  FF                 	db	255
   249                           
   250                           ;Config register IDLOC7 @ 0x200007
   251                           ;	unspecified, using default values
   252   200007                     	org	2097159
   253   200007  FF                 	db	255
   254                           
   255                           	psect	config
   256                           
   257                           ;Config register CONFIG1L @ 0x300000
   258                           ;	PLL Prescaler Selection bits
   259                           ;	PLLDIV = 2, Divide by 2 (8 MHz oscillator input)
   260                           ;	System Clock Postscaler Selection bits
   261                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   262                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   263                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   264   300000                     	org	3145728
   265   300000  01                 	db	1
   266                           
   267                           ;Config register CONFIG1H @ 0x300001
   268                           ;	Oscillator Selection bits
   269                           ;	FOSC = EC_EC, EC oscillator, CLKO function on RA6 (EC)
   270                           ;	Fail-Safe Clock Monitor Enable bit
   271                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   272                           ;	Internal/External Oscillator Switchover bit
   273                           ;	IESO = OFF, Oscillator Switchover mode disabled
   274   300001                     	org	3145729
   275   300001  05                 	db	5
   276                           
   277                           ;Config register CONFIG2L @ 0x300002
   278                           ;	Power-up Timer Enable bit
   279                           ;	PWRT = OFF, PWRT disabled
   280                           ;	Brown-out Reset Enable bits
   281                           ;	BOR = ON, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   282                           ;	Brown-out Reset Voltage bits
   283                           ;	BORV = 3, Minimum setting 2.05V
   284                           ;	USB Voltage Regulator Enable bit
   285                           ;	VREGEN = OFF, USB voltage regulator disabled
   286   300002                     	org	3145730
   287   300002  1F                 	db	31
   288                           
   289                           ;Config register CONFIG2H @ 0x300003
   290                           ;	Watchdog Timer Enable bit
   291                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   292                           ;	Watchdog Timer Postscale Select bits
   293                           ;	WDTPS = 32768, 1:32768
   294   300003                     	org	3145731
   295   300003  1E                 	db	30
   296                           
   297                           ; Padding undefined space
   298   300004                     	org	3145732
   299   300004  FF                 	db	255
   300                           
   301                           ;Config register CONFIG3H @ 0x300005
   302                           ;	CCP2 MUX bit
   303                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   304                           ;	PORTB A/D Enable bit
   305                           ;	PBADEN = ON, PORTB<4:0> pins are configured as analog input channels on Reset
   306                           ;	Low-Power Timer 1 Oscillator Enable bit
   307                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   308                           ;	MCLR Pin Enable bit
   309                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   310   300005                     	org	3145733
   311   300005  83                 	db	131
   312                           
   313                           ;Config register CONFIG4L @ 0x300006
   314                           ;	Stack Full/Underflow Reset Enable bit
   315                           ;	STVREN = ON, Stack full/underflow will cause Reset
   316                           ;	Single-Supply ICSP Enable bit
   317                           ;	LVP = ON, Single-Supply ICSP enabled
   318                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   319                           ;	ICPRT = OFF, ICPORT disabled
   320                           ;	Extended Instruction Set Enable bit
   321                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   322                           ;	Background Debugger Enable bit
   323                           ;	DEBUG = 0x1, unprogrammed default
   324   300006                     	org	3145734
   325   300006  85                 	db	133
   326                           
   327                           ; Padding undefined space
   328   300007                     	org	3145735
   329   300007  FF                 	db	255
   330                           
   331                           ;Config register CONFIG5L @ 0x300008
   332                           ;	Code Protection bit
   333                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   334                           ;	Code Protection bit
   335                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   336                           ;	Code Protection bit
   337                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   338                           ;	Code Protection bit
   339                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   340   300008                     	org	3145736
   341   300008  0F                 	db	15
   342                           
   343                           ;Config register CONFIG5H @ 0x300009
   344                           ;	Boot Block Code Protection bit
   345                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   346                           ;	Data EEPROM Code Protection bit
   347                           ;	CPD = OFF, Data EEPROM is not code-protected
   348   300009                     	org	3145737
   349   300009  C0                 	db	192
   350                           
   351                           ;Config register CONFIG6L @ 0x30000A
   352                           ;	Write Protection bit
   353                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   354                           ;	Write Protection bit
   355                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   356                           ;	Write Protection bit
   357                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   358                           ;	Write Protection bit
   359                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   360   30000A                     	org	3145738
   361   30000A  0F                 	db	15
   362                           
   363                           ;Config register CONFIG6H @ 0x30000B
   364                           ;	Configuration Register Write Protection bit
   365                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   366                           ;	Boot Block Write Protection bit
   367                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   368                           ;	Data EEPROM Write Protection bit
   369                           ;	WRTD = OFF, Data EEPROM is not write-protected
   370   30000B                     	org	3145739
   371   30000B  E0                 	db	224
   372                           
   373                           ;Config register CONFIG7L @ 0x30000C
   374                           ;	Table Read Protection bit
   375                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   376                           ;	Table Read Protection bit
   377                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   378                           ;	Table Read Protection bit
   379                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   380                           ;	Table Read Protection bit
   381                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   382   30000C                     	org	3145740
   383   30000C  0F                 	db	15
   384                           
   385                           ;Config register CONFIG7H @ 0x30000D
   386                           ;	Boot Block Table Read Protection bit
   387                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   388   30000D                     	org	3145741
   389   30000D  40                 	db	64
   390                           tosu	equ	0xFFF
   391                           tosh	equ	0xFFE
   392                           tosl	equ	0xFFD
   393                           stkptr	equ	0xFFC
   394                           pclatu	equ	0xFFB
   395                           pclath	equ	0xFFA
   396                           pcl	equ	0xFF9
   397                           tblptru	equ	0xFF8
   398                           tblptrh	equ	0xFF7
   399                           tblptrl	equ	0xFF6
   400                           tablat	equ	0xFF5
   401                           prodh	equ	0xFF4
   402                           prodl	equ	0xFF3
   403                           indf0	equ	0xFEF
   404                           postinc0	equ	0xFEE
   405                           postdec0	equ	0xFED
   406                           preinc0	equ	0xFEC
   407                           plusw0	equ	0xFEB
   408                           fsr0h	equ	0xFEA
   409                           fsr0l	equ	0xFE9
   410                           wreg	equ	0xFE8
   411                           indf1	equ	0xFE7
   412                           postinc1	equ	0xFE6
   413                           postdec1	equ	0xFE5
   414                           preinc1	equ	0xFE4
   415                           plusw1	equ	0xFE3
   416                           fsr1h	equ	0xFE2
   417                           fsr1l	equ	0xFE1
   418                           bsr	equ	0xFE0
   419                           indf2	equ	0xFDF
   420                           postinc2	equ	0xFDE
   421                           postdec2	equ	0xFDD
   422                           preinc2	equ	0xFDC
   423                           plusw2	equ	0xFDB
   424                           fsr2h	equ	0xFDA
   425                           fsr2l	equ	0xFD9
   426                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2       2
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0      30
                                              0 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      2       2       1        2.1%
STACK                0      0       0       2        0.0%
ABS                  0      0       0       3        0.0%
DATA                 0      0       0       4        0.0%
BITBANK0            A0      0       0       5        0.0%
BANK0               A0      0       0       6        0.0%
BITBANK1           100      0       0       7        0.0%
BANK1              100      0       0       8        0.0%
BITBANK2           100      0       0       9        0.0%
BANK2              100      0       0      10        0.0%
BITBANK3           100      0       0      11        0.0%
BANK3              100      0       0      12        0.0%
BITBANK4           100      0       0      13        0.0%
BANK4              100      0       0      14        0.0%
BITBANK5           100      0       0      15        0.0%
BANK5              100      0       0      16        0.0%
BITBANK6           100      0       0      17        0.0%
BANK6              100      0       0      18        0.0%
BITBANK7           100      0       0      19        0.0%
BANK7              100      0       0      20        0.0%
BITBIGSFRh          3E      0       0      21        0.0%
BITBIGSFRlh         2C      0       0      22        0.0%
BITBIGSFRllh         7      0       0      23        0.0%
BITBIGSFRlllh        7      0       0      24        0.0%
BITBIGSFRllll       22      0       0      25        0.0%
BIGRAM             7FF      0       0      26        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.40 build 20220703182018 
Symbol Table                                                                                   Thu Sep 08 20:21:51 2022

                     l23 7FAC                       l26 7FF6                       u10 7FAC  
                     u11 7FA8                       u20 7FBA                       u21 7FB6  
                     u30 7FDC                       u31 7FD6                       u40 7FDE  
                     u50 7FF0                       u51 7FEC                       u67 7FC0  
                    l710 7F9E                      l720 7FF0                      l714 7FBA  
                    l706 7F88                      l716 7FCA                      l708 7F90  
                    l718 7FE0                      wreg 000FE8                     _LATB 000F8A  
                   _LATC 000F8B                     _main 7F88                     start 0000  
           ___param_bank 000000                    ?_main 0001                    _TRISB 000F93  
                  status 000FD8          __initialization 7F82             __end_of_main 8000  
                 ??_main 0001            __activetblptr 000000                   _ADCON1 000FC1  
                 isa$std 000001               __accesstop 0060  __end_of__initialization 7F82  
          ___rparam_used 000001           __pcstackCOMRAM 0001                  __Hparam 0000  
                __Lparam 0000                  __pcinit 7F82                  __ramtop 0800  
                __ptext0 7F88     end_of_initialization 7F82                _PORTCbits 000F82  
              _TRISCbits 000F94               main@estado 0002      start_initialization 7F82  
               _LATBbits 000F8A                 __Hrparam 0000                 __Lrparam 0000  
               isa$xinst 000000  
