# 0 "project/radare2/libr/asm/arch/arm/v35arm64/arch-arm64/disassembler/encodings_dec.c"
# 0 "<built-in>"
#define __STDC__ 1
# 0 "<built-in>"
#define __STDC_VERSION__ 201710L
# 0 "<built-in>"
#define __STDC_UTF_16__ 1
# 0 "<built-in>"
#define __STDC_UTF_32__ 1
# 0 "<built-in>"
#define __STDC_HOSTED__ 1
# 0 "<built-in>"
#define __GNUC__ 11
# 0 "<built-in>"
#define __GNUC_MINOR__ 2
# 0 "<built-in>"
#define __GNUC_PATCHLEVEL__ 0
# 0 "<built-in>"
#define __VERSION__ "11.2.0"
# 0 "<built-in>"
#define __ATOMIC_RELAXED 0
# 0 "<built-in>"
#define __ATOMIC_SEQ_CST 5
# 0 "<built-in>"
#define __ATOMIC_ACQUIRE 2
# 0 "<built-in>"
#define __ATOMIC_RELEASE 3
# 0 "<built-in>"
#define __ATOMIC_ACQ_REL 4
# 0 "<built-in>"
#define __ATOMIC_CONSUME 1
# 0 "<built-in>"
#define __pic__ 2
# 0 "<built-in>"
#define __PIC__ 2
# 0 "<built-in>"
#define __FINITE_MATH_ONLY__ 0
# 0 "<built-in>"
#define _LP64 1
# 0 "<built-in>"
#define __LP64__ 1
# 0 "<built-in>"
#define __SIZEOF_INT__ 4
# 0 "<built-in>"
#define __SIZEOF_LONG__ 8
# 0 "<built-in>"
#define __SIZEOF_LONG_LONG__ 8
# 0 "<built-in>"
#define __SIZEOF_SHORT__ 2
# 0 "<built-in>"
#define __SIZEOF_FLOAT__ 4
# 0 "<built-in>"
#define __SIZEOF_DOUBLE__ 8
# 0 "<built-in>"
#define __SIZEOF_LONG_DOUBLE__ 16
# 0 "<built-in>"
#define __SIZEOF_SIZE_T__ 8
# 0 "<built-in>"
#define __CHAR_BIT__ 8
# 0 "<built-in>"
#define __BIGGEST_ALIGNMENT__ 16
# 0 "<built-in>"
#define __ORDER_LITTLE_ENDIAN__ 1234
# 0 "<built-in>"
#define __ORDER_BIG_ENDIAN__ 4321
# 0 "<built-in>"
#define __ORDER_PDP_ENDIAN__ 3412
# 0 "<built-in>"
#define __BYTE_ORDER__ __ORDER_LITTLE_ENDIAN__
# 0 "<built-in>"
#define __FLOAT_WORD_ORDER__ __ORDER_LITTLE_ENDIAN__
# 0 "<built-in>"
#define __SIZEOF_POINTER__ 8
# 0 "<built-in>"
#define __GNUC_EXECUTION_CHARSET_NAME "UTF-8"
# 0 "<built-in>"
#define __GNUC_WIDE_EXECUTION_CHARSET_NAME "UTF-32LE"
# 0 "<built-in>"
#define __SIZE_TYPE__ long unsigned int
# 0 "<built-in>"
#define __PTRDIFF_TYPE__ long int
# 0 "<built-in>"
#define __WCHAR_TYPE__ int
# 0 "<built-in>"
#define __WINT_TYPE__ int
# 0 "<built-in>"
#define __INTMAX_TYPE__ long int
# 0 "<built-in>"
#define __UINTMAX_TYPE__ long unsigned int
# 0 "<built-in>"
#define __CHAR16_TYPE__ short unsigned int
# 0 "<built-in>"
#define __CHAR32_TYPE__ unsigned int
# 0 "<built-in>"
#define __SIG_ATOMIC_TYPE__ int
# 0 "<built-in>"
#define __INT8_TYPE__ signed char
# 0 "<built-in>"
#define __INT16_TYPE__ short int
# 0 "<built-in>"
#define __INT32_TYPE__ int
# 0 "<built-in>"
#define __INT64_TYPE__ long long int
# 0 "<built-in>"
#define __UINT8_TYPE__ unsigned char
# 0 "<built-in>"
#define __UINT16_TYPE__ short unsigned int
# 0 "<built-in>"
#define __UINT32_TYPE__ unsigned int
# 0 "<built-in>"
#define __UINT64_TYPE__ long long unsigned int
# 0 "<built-in>"
#define __INT_LEAST8_TYPE__ signed char
# 0 "<built-in>"
#define __INT_LEAST16_TYPE__ short int
# 0 "<built-in>"
#define __INT_LEAST32_TYPE__ int
# 0 "<built-in>"
#define __INT_LEAST64_TYPE__ long long int
# 0 "<built-in>"
#define __UINT_LEAST8_TYPE__ unsigned char
# 0 "<built-in>"
#define __UINT_LEAST16_TYPE__ short unsigned int
# 0 "<built-in>"
#define __UINT_LEAST32_TYPE__ unsigned int
# 0 "<built-in>"
#define __UINT_LEAST64_TYPE__ long long unsigned int
# 0 "<built-in>"
#define __INT_FAST8_TYPE__ signed char
# 0 "<built-in>"
#define __INT_FAST16_TYPE__ short int
# 0 "<built-in>"
#define __INT_FAST32_TYPE__ int
# 0 "<built-in>"
#define __INT_FAST64_TYPE__ long long int
# 0 "<built-in>"
#define __UINT_FAST8_TYPE__ unsigned char
# 0 "<built-in>"
#define __UINT_FAST16_TYPE__ short unsigned int
# 0 "<built-in>"
#define __UINT_FAST32_TYPE__ unsigned int
# 0 "<built-in>"
#define __UINT_FAST64_TYPE__ long long unsigned int
# 0 "<built-in>"
#define __INTPTR_TYPE__ long int
# 0 "<built-in>"
#define __UINTPTR_TYPE__ long unsigned int
# 0 "<built-in>"
#define __GXX_ABI_VERSION 1016
# 0 "<built-in>"
#define __SCHAR_MAX__ 0x7f
# 0 "<built-in>"
#define __SHRT_MAX__ 0x7fff
# 0 "<built-in>"
#define __INT_MAX__ 0x7fffffff
# 0 "<built-in>"
#define __LONG_MAX__ 0x7fffffffffffffffL
# 0 "<built-in>"
#define __LONG_LONG_MAX__ 0x7fffffffffffffffLL
# 0 "<built-in>"
#define __WCHAR_MAX__ 0x7fffffff
# 0 "<built-in>"
#define __WCHAR_MIN__ (-__WCHAR_MAX__ - 1)
# 0 "<built-in>"
#define __WINT_MAX__ 0x7fffffff
# 0 "<built-in>"
#define __WINT_MIN__ (-__WINT_MAX__ - 1)
# 0 "<built-in>"
#define __PTRDIFF_MAX__ 0x7fffffffffffffffL
# 0 "<built-in>"
#define __SIZE_MAX__ 0xffffffffffffffffUL
# 0 "<built-in>"
#define __SCHAR_WIDTH__ 8
# 0 "<built-in>"
#define __SHRT_WIDTH__ 16
# 0 "<built-in>"
#define __INT_WIDTH__ 32
# 0 "<built-in>"
#define __LONG_WIDTH__ 64
# 0 "<built-in>"
#define __LONG_LONG_WIDTH__ 64
# 0 "<built-in>"
#define __WCHAR_WIDTH__ 32
# 0 "<built-in>"
#define __WINT_WIDTH__ 32
# 0 "<built-in>"
#define __PTRDIFF_WIDTH__ 64
# 0 "<built-in>"
#define __SIZE_WIDTH__ 64
# 0 "<built-in>"
#define __INTMAX_MAX__ 0x7fffffffffffffffL
# 0 "<built-in>"
#define __INTMAX_C(c) c ## L
# 0 "<built-in>"
#define __UINTMAX_MAX__ 0xffffffffffffffffUL
# 0 "<built-in>"
#define __UINTMAX_C(c) c ## UL
# 0 "<built-in>"
#define __INTMAX_WIDTH__ 64
# 0 "<built-in>"
#define __SIG_ATOMIC_MAX__ 0x7fffffff
# 0 "<built-in>"
#define __SIG_ATOMIC_MIN__ (-__SIG_ATOMIC_MAX__ - 1)
# 0 "<built-in>"
#define __SIG_ATOMIC_WIDTH__ 32
# 0 "<built-in>"
#define __INT8_MAX__ 0x7f
# 0 "<built-in>"
#define __INT16_MAX__ 0x7fff
# 0 "<built-in>"
#define __INT32_MAX__ 0x7fffffff
# 0 "<built-in>"
#define __INT64_MAX__ 0x7fffffffffffffffLL
# 0 "<built-in>"
#define __UINT8_MAX__ 0xff
# 0 "<built-in>"
#define __UINT16_MAX__ 0xffff
# 0 "<built-in>"
#define __UINT32_MAX__ 0xffffffffU
# 0 "<built-in>"
#define __UINT64_MAX__ 0xffffffffffffffffULL
# 0 "<built-in>"
#define __INT_LEAST8_MAX__ 0x7f
# 0 "<built-in>"
#define __INT8_C(c) c
# 0 "<built-in>"
#define __INT_LEAST8_WIDTH__ 8
# 0 "<built-in>"
#define __INT_LEAST16_MAX__ 0x7fff
# 0 "<built-in>"
#define __INT16_C(c) c
# 0 "<built-in>"
#define __INT_LEAST16_WIDTH__ 16
# 0 "<built-in>"
#define __INT_LEAST32_MAX__ 0x7fffffff
# 0 "<built-in>"
#define __INT32_C(c) c
# 0 "<built-in>"
#define __INT_LEAST32_WIDTH__ 32
# 0 "<built-in>"
#define __INT_LEAST64_MAX__ 0x7fffffffffffffffLL
# 0 "<built-in>"
#define __INT64_C(c) c ## LL
# 0 "<built-in>"
#define __INT_LEAST64_WIDTH__ 64
# 0 "<built-in>"
#define __UINT_LEAST8_MAX__ 0xff
# 0 "<built-in>"
#define __UINT8_C(c) c
# 0 "<built-in>"
#define __UINT_LEAST16_MAX__ 0xffff
# 0 "<built-in>"
#define __UINT16_C(c) c
# 0 "<built-in>"
#define __UINT_LEAST32_MAX__ 0xffffffffU
# 0 "<built-in>"
#define __UINT32_C(c) c ## U
# 0 "<built-in>"
#define __UINT_LEAST64_MAX__ 0xffffffffffffffffULL
# 0 "<built-in>"
#define __UINT64_C(c) c ## ULL
# 0 "<built-in>"
#define __INT_FAST8_MAX__ 0x7f
# 0 "<built-in>"
#define __INT_FAST8_WIDTH__ 8
# 0 "<built-in>"
#define __INT_FAST16_MAX__ 0x7fff
# 0 "<built-in>"
#define __INT_FAST16_WIDTH__ 16
# 0 "<built-in>"
#define __INT_FAST32_MAX__ 0x7fffffff
# 0 "<built-in>"
#define __INT_FAST32_WIDTH__ 32
# 0 "<built-in>"
#define __INT_FAST64_MAX__ 0x7fffffffffffffffLL
# 0 "<built-in>"
#define __INT_FAST64_WIDTH__ 64
# 0 "<built-in>"
#define __UINT_FAST8_MAX__ 0xff
# 0 "<built-in>"
#define __UINT_FAST16_MAX__ 0xffff
# 0 "<built-in>"
#define __UINT_FAST32_MAX__ 0xffffffffU
# 0 "<built-in>"
#define __UINT_FAST64_MAX__ 0xffffffffffffffffULL
# 0 "<built-in>"
#define __INTPTR_MAX__ 0x7fffffffffffffffL
# 0 "<built-in>"
#define __INTPTR_WIDTH__ 64
# 0 "<built-in>"
#define __UINTPTR_MAX__ 0xffffffffffffffffUL
# 0 "<built-in>"
#define __GCC_IEC_559 2
# 0 "<built-in>"
#define __GCC_IEC_559_COMPLEX 2
# 0 "<built-in>"
#define __FLT_EVAL_METHOD__ 0
# 0 "<built-in>"
#define __FLT_EVAL_METHOD_TS_18661_3__ 0
# 0 "<built-in>"
#define __DEC_EVAL_METHOD__ 2
# 0 "<built-in>"
#define __FLT_RADIX__ 2
# 0 "<built-in>"
#define __FLT_MANT_DIG__ 24
# 0 "<built-in>"
#define __FLT_DIG__ 6
# 0 "<built-in>"
#define __FLT_MIN_EXP__ (-125)
# 0 "<built-in>"
#define __FLT_MIN_10_EXP__ (-37)
# 0 "<built-in>"
#define __FLT_MAX_EXP__ 128
# 0 "<built-in>"
#define __FLT_MAX_10_EXP__ 38
# 0 "<built-in>"
#define __FLT_DECIMAL_DIG__ 9
# 0 "<built-in>"
#define __FLT_MAX__ 3.40282346638528859811704183484516925e+38F
# 0 "<built-in>"
#define __FLT_NORM_MAX__ 3.40282346638528859811704183484516925e+38F
# 0 "<built-in>"
#define __FLT_MIN__ 1.17549435082228750796873653722224568e-38F
# 0 "<built-in>"
#define __FLT_EPSILON__ 1.19209289550781250000000000000000000e-7F
# 0 "<built-in>"
#define __FLT_DENORM_MIN__ 1.40129846432481707092372958328991613e-45F
# 0 "<built-in>"
#define __FLT_HAS_DENORM__ 1
# 0 "<built-in>"
#define __FLT_HAS_INFINITY__ 1
# 0 "<built-in>"
#define __FLT_HAS_QUIET_NAN__ 1
# 0 "<built-in>"
#define __FLT_IS_IEC_60559__ 2
# 0 "<built-in>"
#define __DBL_MANT_DIG__ 53
# 0 "<built-in>"
#define __DBL_DIG__ 15
# 0 "<built-in>"
#define __DBL_MIN_EXP__ (-1021)
# 0 "<built-in>"
#define __DBL_MIN_10_EXP__ (-307)
# 0 "<built-in>"
#define __DBL_MAX_EXP__ 1024
# 0 "<built-in>"
#define __DBL_MAX_10_EXP__ 308
# 0 "<built-in>"
#define __DBL_DECIMAL_DIG__ 17
# 0 "<built-in>"
#define __DBL_MAX__ ((double)1.79769313486231570814527423731704357e+308L)
# 0 "<built-in>"
#define __DBL_NORM_MAX__ ((double)1.79769313486231570814527423731704357e+308L)
# 0 "<built-in>"
#define __DBL_MIN__ ((double)2.22507385850720138309023271733240406e-308L)
# 0 "<built-in>"
#define __DBL_EPSILON__ ((double)2.22044604925031308084726333618164062e-16L)
# 0 "<built-in>"
#define __DBL_DENORM_MIN__ ((double)4.94065645841246544176568792868221372e-324L)
# 0 "<built-in>"
#define __DBL_HAS_DENORM__ 1
# 0 "<built-in>"
#define __DBL_HAS_INFINITY__ 1
# 0 "<built-in>"
#define __DBL_HAS_QUIET_NAN__ 1
# 0 "<built-in>"
#define __DBL_IS_IEC_60559__ 2
# 0 "<built-in>"
#define __LDBL_MANT_DIG__ 64
# 0 "<built-in>"
#define __LDBL_DIG__ 18
# 0 "<built-in>"
#define __LDBL_MIN_EXP__ (-16381)
# 0 "<built-in>"
#define __LDBL_MIN_10_EXP__ (-4931)
# 0 "<built-in>"
#define __LDBL_MAX_EXP__ 16384
# 0 "<built-in>"
#define __LDBL_MAX_10_EXP__ 4932
# 0 "<built-in>"
#define __DECIMAL_DIG__ 21
# 0 "<built-in>"
#define __LDBL_DECIMAL_DIG__ 21
# 0 "<built-in>"
#define __LDBL_MAX__ 1.18973149535723176502126385303097021e+4932L
# 0 "<built-in>"
#define __LDBL_NORM_MAX__ 1.18973149535723176502126385303097021e+4932L
# 0 "<built-in>"
#define __LDBL_MIN__ 3.36210314311209350626267781732175260e-4932L
# 0 "<built-in>"
#define __LDBL_EPSILON__ 1.08420217248550443400745280086994171e-19L
# 0 "<built-in>"
#define __LDBL_DENORM_MIN__ 3.64519953188247460252840593361941982e-4951L
# 0 "<built-in>"
#define __LDBL_HAS_DENORM__ 1
# 0 "<built-in>"
#define __LDBL_HAS_INFINITY__ 1
# 0 "<built-in>"
#define __LDBL_HAS_QUIET_NAN__ 1
# 0 "<built-in>"
#define __LDBL_IS_IEC_60559__ 2
# 0 "<built-in>"
#define __FLT32_MANT_DIG__ 24
# 0 "<built-in>"
#define __FLT32_DIG__ 6
# 0 "<built-in>"
#define __FLT32_MIN_EXP__ (-125)
# 0 "<built-in>"
#define __FLT32_MIN_10_EXP__ (-37)
# 0 "<built-in>"
#define __FLT32_MAX_EXP__ 128
# 0 "<built-in>"
#define __FLT32_MAX_10_EXP__ 38
# 0 "<built-in>"
#define __FLT32_DECIMAL_DIG__ 9
# 0 "<built-in>"
#define __FLT32_MAX__ 3.40282346638528859811704183484516925e+38F32
# 0 "<built-in>"
#define __FLT32_NORM_MAX__ 3.40282346638528859811704183484516925e+38F32
# 0 "<built-in>"
#define __FLT32_MIN__ 1.17549435082228750796873653722224568e-38F32
# 0 "<built-in>"
#define __FLT32_EPSILON__ 1.19209289550781250000000000000000000e-7F32
# 0 "<built-in>"
#define __FLT32_DENORM_MIN__ 1.40129846432481707092372958328991613e-45F32
# 0 "<built-in>"
#define __FLT32_HAS_DENORM__ 1
# 0 "<built-in>"
#define __FLT32_HAS_INFINITY__ 1
# 0 "<built-in>"
#define __FLT32_HAS_QUIET_NAN__ 1
# 0 "<built-in>"
#define __FLT32_IS_IEC_60559__ 2
# 0 "<built-in>"
#define __FLT64_MANT_DIG__ 53
# 0 "<built-in>"
#define __FLT64_DIG__ 15
# 0 "<built-in>"
#define __FLT64_MIN_EXP__ (-1021)
# 0 "<built-in>"
#define __FLT64_MIN_10_EXP__ (-307)
# 0 "<built-in>"
#define __FLT64_MAX_EXP__ 1024
# 0 "<built-in>"
#define __FLT64_MAX_10_EXP__ 308
# 0 "<built-in>"
#define __FLT64_DECIMAL_DIG__ 17
# 0 "<built-in>"
#define __FLT64_MAX__ 1.79769313486231570814527423731704357e+308F64
# 0 "<built-in>"
#define __FLT64_NORM_MAX__ 1.79769313486231570814527423731704357e+308F64
# 0 "<built-in>"
#define __FLT64_MIN__ 2.22507385850720138309023271733240406e-308F64
# 0 "<built-in>"
#define __FLT64_EPSILON__ 2.22044604925031308084726333618164062e-16F64
# 0 "<built-in>"
#define __FLT64_DENORM_MIN__ 4.94065645841246544176568792868221372e-324F64
# 0 "<built-in>"
#define __FLT64_HAS_DENORM__ 1
# 0 "<built-in>"
#define __FLT64_HAS_INFINITY__ 1
# 0 "<built-in>"
#define __FLT64_HAS_QUIET_NAN__ 1
# 0 "<built-in>"
#define __FLT64_IS_IEC_60559__ 2
# 0 "<built-in>"
#define __FLT128_MANT_DIG__ 113
# 0 "<built-in>"
#define __FLT128_DIG__ 33
# 0 "<built-in>"
#define __FLT128_MIN_EXP__ (-16381)
# 0 "<built-in>"
#define __FLT128_MIN_10_EXP__ (-4931)
# 0 "<built-in>"
#define __FLT128_MAX_EXP__ 16384
# 0 "<built-in>"
#define __FLT128_MAX_10_EXP__ 4932
# 0 "<built-in>"
#define __FLT128_DECIMAL_DIG__ 36
# 0 "<built-in>"
#define __FLT128_MAX__ 1.18973149535723176508575932662800702e+4932F128
# 0 "<built-in>"
#define __FLT128_NORM_MAX__ 1.18973149535723176508575932662800702e+4932F128
# 0 "<built-in>"
#define __FLT128_MIN__ 3.36210314311209350626267781732175260e-4932F128
# 0 "<built-in>"
#define __FLT128_EPSILON__ 1.92592994438723585305597794258492732e-34F128
# 0 "<built-in>"
#define __FLT128_DENORM_MIN__ 6.47517511943802511092443895822764655e-4966F128
# 0 "<built-in>"
#define __FLT128_HAS_DENORM__ 1
# 0 "<built-in>"
#define __FLT128_HAS_INFINITY__ 1
# 0 "<built-in>"
#define __FLT128_HAS_QUIET_NAN__ 1
# 0 "<built-in>"
#define __FLT128_IS_IEC_60559__ 2
# 0 "<built-in>"
#define __FLT32X_MANT_DIG__ 53
# 0 "<built-in>"
#define __FLT32X_DIG__ 15
# 0 "<built-in>"
#define __FLT32X_MIN_EXP__ (-1021)
# 0 "<built-in>"
#define __FLT32X_MIN_10_EXP__ (-307)
# 0 "<built-in>"
#define __FLT32X_MAX_EXP__ 1024
# 0 "<built-in>"
#define __FLT32X_MAX_10_EXP__ 308
# 0 "<built-in>"
#define __FLT32X_DECIMAL_DIG__ 17
# 0 "<built-in>"
#define __FLT32X_MAX__ 1.79769313486231570814527423731704357e+308F32x
# 0 "<built-in>"
#define __FLT32X_NORM_MAX__ 1.79769313486231570814527423731704357e+308F32x
# 0 "<built-in>"
#define __FLT32X_MIN__ 2.22507385850720138309023271733240406e-308F32x
# 0 "<built-in>"
#define __FLT32X_EPSILON__ 2.22044604925031308084726333618164062e-16F32x
# 0 "<built-in>"
#define __FLT32X_DENORM_MIN__ 4.94065645841246544176568792868221372e-324F32x
# 0 "<built-in>"
#define __FLT32X_HAS_DENORM__ 1
# 0 "<built-in>"
#define __FLT32X_HAS_INFINITY__ 1
# 0 "<built-in>"
#define __FLT32X_HAS_QUIET_NAN__ 1
# 0 "<built-in>"
#define __FLT32X_IS_IEC_60559__ 2
# 0 "<built-in>"
#define __FLT64X_MANT_DIG__ 64
# 0 "<built-in>"
#define __FLT64X_DIG__ 18
# 0 "<built-in>"
#define __FLT64X_MIN_EXP__ (-16381)
# 0 "<built-in>"
#define __FLT64X_MIN_10_EXP__ (-4931)
# 0 "<built-in>"
#define __FLT64X_MAX_EXP__ 16384
# 0 "<built-in>"
#define __FLT64X_MAX_10_EXP__ 4932
# 0 "<built-in>"
#define __FLT64X_DECIMAL_DIG__ 21
# 0 "<built-in>"
#define __FLT64X_MAX__ 1.18973149535723176502126385303097021e+4932F64x
# 0 "<built-in>"
#define __FLT64X_NORM_MAX__ 1.18973149535723176502126385303097021e+4932F64x
# 0 "<built-in>"
#define __FLT64X_MIN__ 3.36210314311209350626267781732175260e-4932F64x
# 0 "<built-in>"
#define __FLT64X_EPSILON__ 1.08420217248550443400745280086994171e-19F64x
# 0 "<built-in>"
#define __FLT64X_DENORM_MIN__ 3.64519953188247460252840593361941982e-4951F64x
# 0 "<built-in>"
#define __FLT64X_HAS_DENORM__ 1
# 0 "<built-in>"
#define __FLT64X_HAS_INFINITY__ 1
# 0 "<built-in>"
#define __FLT64X_HAS_QUIET_NAN__ 1
# 0 "<built-in>"
#define __FLT64X_IS_IEC_60559__ 2
# 0 "<built-in>"
#define __REGISTER_PREFIX__ 
# 0 "<built-in>"
#define __USER_LABEL_PREFIX__ _
# 0 "<built-in>"
#define __GNUC_STDC_INLINE__ 1
# 0 "<built-in>"
#define __NO_INLINE__ 1
# 0 "<built-in>"
#define __GCC_HAVE_SYNC_COMPARE_AND_SWAP_1 1
# 0 "<built-in>"
#define __GCC_HAVE_SYNC_COMPARE_AND_SWAP_2 1
# 0 "<built-in>"
#define __GCC_HAVE_SYNC_COMPARE_AND_SWAP_4 1
# 0 "<built-in>"
#define __GCC_HAVE_SYNC_COMPARE_AND_SWAP_8 1
# 0 "<built-in>"
#define __GCC_ATOMIC_BOOL_LOCK_FREE 2
# 0 "<built-in>"
#define __GCC_ATOMIC_CHAR_LOCK_FREE 2
# 0 "<built-in>"
#define __GCC_ATOMIC_CHAR16_T_LOCK_FREE 2
# 0 "<built-in>"
#define __GCC_ATOMIC_CHAR32_T_LOCK_FREE 2
# 0 "<built-in>"
#define __GCC_ATOMIC_WCHAR_T_LOCK_FREE 2
# 0 "<built-in>"
#define __GCC_ATOMIC_SHORT_LOCK_FREE 2
# 0 "<built-in>"
#define __GCC_ATOMIC_INT_LOCK_FREE 2
# 0 "<built-in>"
#define __GCC_ATOMIC_LONG_LOCK_FREE 2
# 0 "<built-in>"
#define __GCC_ATOMIC_LLONG_LOCK_FREE 2
# 0 "<built-in>"
#define __GCC_ATOMIC_TEST_AND_SET_TRUEVAL 1
# 0 "<built-in>"
#define __GCC_ATOMIC_POINTER_LOCK_FREE 2
# 0 "<built-in>"
#define __HAVE_SPECULATION_SAFE_VALUE 1
# 0 "<built-in>"
#define __PRAGMA_REDEFINE_EXTNAME 1
# 0 "<built-in>"
#define __SIZEOF_INT128__ 16
# 0 "<built-in>"
#define __SIZEOF_WCHAR_T__ 4
# 0 "<built-in>"
#define __SIZEOF_WINT_T__ 4
# 0 "<built-in>"
#define __SIZEOF_PTRDIFF_T__ 8
# 0 "<built-in>"
#define __amd64 1
# 0 "<built-in>"
#define __amd64__ 1
# 0 "<built-in>"
#define __x86_64 1
# 0 "<built-in>"
#define __x86_64__ 1
# 0 "<built-in>"
#define __SIZEOF_FLOAT80__ 16
# 0 "<built-in>"
#define __SIZEOF_FLOAT128__ 16
# 0 "<built-in>"
#define __ATOMIC_HLE_ACQUIRE 65536
# 0 "<built-in>"
#define __ATOMIC_HLE_RELEASE 131072
# 0 "<built-in>"
#define __GCC_ASM_FLAG_OUTPUTS__ 1
# 0 "<built-in>"
#define __k8 1
# 0 "<built-in>"
#define __k8__ 1
# 0 "<built-in>"
#define __tune_core2__ 1
# 0 "<built-in>"
#define __code_model_small__ 1
# 0 "<built-in>"
#define __MMX__ 1
# 0 "<built-in>"
#define __SSE__ 1
# 0 "<built-in>"
#define __SSE2__ 1
# 0 "<built-in>"
#define __SSE3__ 1
# 0 "<built-in>"
#define __FXSR__ 1
# 0 "<built-in>"
#define __SSE_MATH__ 1
# 0 "<built-in>"
#define __SSE2_MATH__ 1
# 0 "<built-in>"
#define __MMX_WITH_SSE__ 1
# 0 "<built-in>"
#define __SEG_FS 1
# 0 "<built-in>"
#define __SEG_GS 1
# 0 "<built-in>"
#define __LITTLE_ENDIAN__ 1
# 0 "<built-in>"
#define __MACH__ 1
# 0 "<built-in>"
#define __APPLE__ 1
# 0 "<built-in>"
#define __APPLE_CC__ 1
# 0 "<built-in>"
#define __CONSTANT_CFSTRINGS__ 1
# 0 "<built-in>"
#define __ENVIRONMENT_MAC_OS_X_VERSION_MIN_REQUIRED__ 110500
# 0 "<built-in>"
#define __strong 
# 0 "<built-in>"
#define __weak 
# 0 "<command-line>"
#define __DYNAMIC__ 1
# 1 "project/radare2/libr/asm/arch/arm/v35arm64/arch-arm64/disassembler/encodings_dec.c"



# 1 "project/radare2/libr/asm/arch/arm/v35arm64/arch-arm64/disassembler/operations.h" 1

       

enum Operation {
ARM64_ERROR=0,
ARM64_ABS=1,
ARM64_ADC=2,
ARM64_ADCLB=3,
ARM64_ADCLT=4,
ARM64_ADCS=5,
ARM64_ADD=6,
ARM64_ADDG=7,
ARM64_ADDHN=8,
ARM64_ADDHN2=9,
ARM64_ADDHNB=10,
ARM64_ADDHNT=11,
ARM64_ADDP=12,
ARM64_ADDPL=13,
ARM64_ADDS=14,
ARM64_ADDV=15,
ARM64_ADDVL=16,
ARM64_ADR=17,
ARM64_ADRP=18,
ARM64_AESD=19,
ARM64_AESE=20,
ARM64_AESIMC=21,
ARM64_AESMC=22,
ARM64_AND=23,
ARM64_ANDS=24,
ARM64_ANDV=25,
ARM64_ASR=26,
ARM64_ASRD=27,
ARM64_ASRR=28,
ARM64_ASRV=29,
ARM64_AT=30,
ARM64_AUTDA=31,
ARM64_AUTDB=32,
ARM64_AUTDZA=33,
ARM64_AUTDZB=34,
ARM64_AUTIA=35,
ARM64_AUTIA1716=36,
ARM64_AUTIASP=37,
ARM64_AUTIAZ=38,
ARM64_AUTIB=39,
ARM64_AUTIB1716=40,
ARM64_AUTIBSP=41,
ARM64_AUTIBZ=42,
ARM64_AUTIZA=43,
ARM64_AUTIZB=44,
ARM64_AXFLAG=45,
ARM64_B=46,
ARM64_BCAX=47,
ARM64_BDEP=48,
ARM64_BEXT=49,
ARM64_BFC=50,
ARM64_BFCVT=51,
ARM64_BFCVTN=52,
ARM64_BFCVTN2=53,
ARM64_BFCVTNT=54,
ARM64_BFDOT=55,
ARM64_BFI=56,
ARM64_BFM=57,
ARM64_BFMLAL=58,
ARM64_BFMLALB=59,
ARM64_BFMLALT=60,
ARM64_BFMMLA=61,
ARM64_BFXIL=62,
ARM64_BGRP=63,
ARM64_BIC=64,
ARM64_BICS=65,
ARM64_BIF=66,
ARM64_BIT=67,
ARM64_BL=68,
ARM64_BLR=69,
ARM64_BLRAA=70,
ARM64_BLRAAZ=71,
ARM64_BLRAB=72,
ARM64_BLRABZ=73,
ARM64_BR=74,
ARM64_BRAA=75,
ARM64_BRAAZ=76,
ARM64_BRAB=77,
ARM64_BRABZ=78,
ARM64_BRK=79,
ARM64_BRKA=80,
ARM64_BRKAS=81,
ARM64_BRKB=82,
ARM64_BRKBS=83,
ARM64_BRKN=84,
ARM64_BRKNS=85,
ARM64_BRKPA=86,
ARM64_BRKPAS=87,
ARM64_BRKPB=88,
ARM64_BRKPBS=89,
ARM64_BSL=90,
ARM64_BSL1N=91,
ARM64_BSL2N=92,
ARM64_BTI=93,
ARM64_B_AL=94,
ARM64_B_CC=95,
ARM64_B_CS=96,
ARM64_B_EQ=97,
ARM64_B_GE=98,
ARM64_B_GT=99,
ARM64_B_HI=100,
ARM64_B_LE=101,
ARM64_B_LS=102,
ARM64_B_LT=103,
ARM64_B_MI=104,
ARM64_B_NE=105,
ARM64_B_NV=106,
ARM64_B_PL=107,
ARM64_B_VC=108,
ARM64_B_VS=109,
ARM64_CADD=110,
ARM64_CAS=111,
ARM64_CASA=112,
ARM64_CASAB=113,
ARM64_CASAH=114,
ARM64_CASAL=115,
ARM64_CASALB=116,
ARM64_CASALH=117,
ARM64_CASB=118,
ARM64_CASH=119,
ARM64_CASL=120,
ARM64_CASLB=121,
ARM64_CASLH=122,
ARM64_CASP=123,
ARM64_CASPA=124,
ARM64_CASPAL=125,
ARM64_CASPL=126,
ARM64_CBNZ=127,
ARM64_CBZ=128,
ARM64_CCMN=129,
ARM64_CCMP=130,
ARM64_CDOT=131,
ARM64_CFINV=132,
ARM64_CFP=133,
ARM64_CINC=134,
ARM64_CINV=135,
ARM64_CLASTA=136,
ARM64_CLASTB=137,
ARM64_CLREX=138,
ARM64_CLS=139,
ARM64_CLZ=140,
ARM64_CMEQ=141,
ARM64_CMGE=142,
ARM64_CMGT=143,
ARM64_CMHI=144,
ARM64_CMHS=145,
ARM64_CMLA=146,
ARM64_CMLE=147,
ARM64_CMLT=148,
ARM64_CMN=149,
ARM64_CMP=150,
ARM64_CMPEQ=151,
ARM64_CMPGE=152,
ARM64_CMPGT=153,
ARM64_CMPHI=154,
ARM64_CMPHS=155,
ARM64_CMPLE=156,
ARM64_CMPLO=157,
ARM64_CMPLS=158,
ARM64_CMPLT=159,
ARM64_CMPNE=160,
ARM64_CMPP=161,
ARM64_CMTST=162,
ARM64_CNEG=163,
ARM64_CNOT=164,
ARM64_CNT=165,
ARM64_CNTB=166,
ARM64_CNTD=167,
ARM64_CNTH=168,
ARM64_CNTP=169,
ARM64_CNTW=170,
ARM64_COMPACT=171,
ARM64_CPP=172,
ARM64_CPY=173,
ARM64_CRC32B=174,
ARM64_CRC32CB=175,
ARM64_CRC32CH=176,
ARM64_CRC32CW=177,
ARM64_CRC32CX=178,
ARM64_CRC32H=179,
ARM64_CRC32W=180,
ARM64_CRC32X=181,
ARM64_CSDB=182,
ARM64_CSEL=183,
ARM64_CSET=184,
ARM64_CSETM=185,
ARM64_CSINC=186,
ARM64_CSINV=187,
ARM64_CSNEG=188,
ARM64_CTERMEQ=189,
ARM64_CTERMNE=190,
ARM64_DC=191,
ARM64_DCPS1=192,
ARM64_DCPS2=193,
ARM64_DCPS3=194,
ARM64_DECB=195,
ARM64_DECD=196,
ARM64_DECH=197,
ARM64_DECP=198,
ARM64_DECW=199,
ARM64_DGH=200,
ARM64_DMB=201,
ARM64_DRPS=202,
ARM64_DSB=203,
ARM64_DUP=204,
ARM64_DUPM=205,
ARM64_DVP=206,
ARM64_EON=207,
ARM64_EOR=208,
ARM64_EOR3=209,
ARM64_EORBT=210,
ARM64_EORS=211,
ARM64_EORTB=212,
ARM64_EORV=213,
ARM64_ERET=214,
ARM64_ERETAA=215,
ARM64_ERETAB=216,
ARM64_ESB=217,
ARM64_EXT=218,
ARM64_EXTR=219,
ARM64_FABD=220,
ARM64_FABS=221,
ARM64_FACGE=222,
ARM64_FACGT=223,
ARM64_FACLE=224,
ARM64_FACLT=225,
ARM64_FADD=226,
ARM64_FADDA=227,
ARM64_FADDP=228,
ARM64_FADDV=229,
ARM64_FCADD=230,
ARM64_FCCMP=231,
ARM64_FCCMPE=232,
ARM64_FCMEQ=233,
ARM64_FCMGE=234,
ARM64_FCMGT=235,
ARM64_FCMLA=236,
ARM64_FCMLE=237,
ARM64_FCMLT=238,
ARM64_FCMNE=239,
ARM64_FCMP=240,
ARM64_FCMPE=241,
ARM64_FCMUO=242,
ARM64_FCPY=243,
ARM64_FCSEL=244,
ARM64_FCVT=245,
ARM64_FCVTAS=246,
ARM64_FCVTAU=247,
ARM64_FCVTL=248,
ARM64_FCVTL2=249,
ARM64_FCVTLT=250,
ARM64_FCVTMS=251,
ARM64_FCVTMU=252,
ARM64_FCVTN=253,
ARM64_FCVTN2=254,
ARM64_FCVTNS=255,
ARM64_FCVTNT=256,
ARM64_FCVTNU=257,
ARM64_FCVTPS=258,
ARM64_FCVTPU=259,
ARM64_FCVTX=260,
ARM64_FCVTXN=261,
ARM64_FCVTXN2=262,
ARM64_FCVTXNT=263,
ARM64_FCVTZS=264,
ARM64_FCVTZU=265,
ARM64_FDIV=266,
ARM64_FDIVR=267,
ARM64_FDUP=268,
ARM64_FEXPA=269,
ARM64_FJCVTZS=270,
ARM64_FLOGB=271,
ARM64_FMAD=272,
ARM64_FMADD=273,
ARM64_FMAX=274,
ARM64_FMAXNM=275,
ARM64_FMAXNMP=276,
ARM64_FMAXNMV=277,
ARM64_FMAXP=278,
ARM64_FMAXV=279,
ARM64_FMIN=280,
ARM64_FMINNM=281,
ARM64_FMINNMP=282,
ARM64_FMINNMV=283,
ARM64_FMINP=284,
ARM64_FMINV=285,
ARM64_FMLA=286,
ARM64_FMLAL=287,
ARM64_FMLAL2=288,
ARM64_FMLALB=289,
ARM64_FMLALT=290,
ARM64_FMLS=291,
ARM64_FMLSL=292,
ARM64_FMLSL2=293,
ARM64_FMLSLB=294,
ARM64_FMLSLT=295,
ARM64_FMMLA=296,
ARM64_FMOV=297,
ARM64_FMSB=298,
ARM64_FMSUB=299,
ARM64_FMUL=300,
ARM64_FMULX=301,
ARM64_FNEG=302,
ARM64_FNMAD=303,
ARM64_FNMADD=304,
ARM64_FNMLA=305,
ARM64_FNMLS=306,
ARM64_FNMSB=307,
ARM64_FNMSUB=308,
ARM64_FNMUL=309,
ARM64_FRECPE=310,
ARM64_FRECPS=311,
ARM64_FRECPX=312,
ARM64_FRINT32X=313,
ARM64_FRINT32Z=314,
ARM64_FRINT64X=315,
ARM64_FRINT64Z=316,
ARM64_FRINTA=317,
ARM64_FRINTI=318,
ARM64_FRINTM=319,
ARM64_FRINTN=320,
ARM64_FRINTP=321,
ARM64_FRINTX=322,
ARM64_FRINTZ=323,
ARM64_FRSQRTE=324,
ARM64_FRSQRTS=325,
ARM64_FSCALE=326,
ARM64_FSQRT=327,
ARM64_FSUB=328,
ARM64_FSUBR=329,
ARM64_FTMAD=330,
ARM64_FTSMUL=331,
ARM64_FTSSEL=332,
ARM64_GMI=333,
ARM64_HINT=334,
ARM64_HISTCNT=335,
ARM64_HISTSEG=336,
ARM64_HLT=337,
ARM64_HVC=338,
ARM64_IC=339,
ARM64_INCB=340,
ARM64_INCD=341,
ARM64_INCH=342,
ARM64_INCP=343,
ARM64_INCW=344,
ARM64_INDEX=345,
ARM64_INS=346,
ARM64_INSR=347,
ARM64_IRG=348,
ARM64_ISB=349,
ARM64_LASTA=350,
ARM64_LASTB=351,
ARM64_LD1=352,
ARM64_LD1B=353,
ARM64_LD1D=354,
ARM64_LD1H=355,
ARM64_LD1R=356,
ARM64_LD1RB=357,
ARM64_LD1RD=358,
ARM64_LD1RH=359,
ARM64_LD1ROB=360,
ARM64_LD1ROD=361,
ARM64_LD1ROH=362,
ARM64_LD1ROW=363,
ARM64_LD1RQB=364,
ARM64_LD1RQD=365,
ARM64_LD1RQH=366,
ARM64_LD1RQW=367,
ARM64_LD1RSB=368,
ARM64_LD1RSH=369,
ARM64_LD1RSW=370,
ARM64_LD1RW=371,
ARM64_LD1SB=372,
ARM64_LD1SH=373,
ARM64_LD1SW=374,
ARM64_LD1W=375,
ARM64_LD2=376,
ARM64_LD2B=377,
ARM64_LD2D=378,
ARM64_LD2H=379,
ARM64_LD2R=380,
ARM64_LD2W=381,
ARM64_LD3=382,
ARM64_LD3B=383,
ARM64_LD3D=384,
ARM64_LD3H=385,
ARM64_LD3R=386,
ARM64_LD3W=387,
ARM64_LD4=388,
ARM64_LD4B=389,
ARM64_LD4D=390,
ARM64_LD4H=391,
ARM64_LD4R=392,
ARM64_LD4W=393,
ARM64_LD64B=394,
ARM64_LDADD=395,
ARM64_LDADDA=396,
ARM64_LDADDAB=397,
ARM64_LDADDAH=398,
ARM64_LDADDAL=399,
ARM64_LDADDALB=400,
ARM64_LDADDALH=401,
ARM64_LDADDB=402,
ARM64_LDADDH=403,
ARM64_LDADDL=404,
ARM64_LDADDLB=405,
ARM64_LDADDLH=406,
ARM64_LDAPR=407,
ARM64_LDAPRB=408,
ARM64_LDAPRH=409,
ARM64_LDAPUR=410,
ARM64_LDAPURB=411,
ARM64_LDAPURH=412,
ARM64_LDAPURSB=413,
ARM64_LDAPURSH=414,
ARM64_LDAPURSW=415,
ARM64_LDAR=416,
ARM64_LDARB=417,
ARM64_LDARH=418,
ARM64_LDAXP=419,
ARM64_LDAXR=420,
ARM64_LDAXRB=421,
ARM64_LDAXRH=422,
ARM64_LDCLR=423,
ARM64_LDCLRA=424,
ARM64_LDCLRAB=425,
ARM64_LDCLRAH=426,
ARM64_LDCLRAL=427,
ARM64_LDCLRALB=428,
ARM64_LDCLRALH=429,
ARM64_LDCLRB=430,
ARM64_LDCLRH=431,
ARM64_LDCLRL=432,
ARM64_LDCLRLB=433,
ARM64_LDCLRLH=434,
ARM64_LDEOR=435,
ARM64_LDEORA=436,
ARM64_LDEORAB=437,
ARM64_LDEORAH=438,
ARM64_LDEORAL=439,
ARM64_LDEORALB=440,
ARM64_LDEORALH=441,
ARM64_LDEORB=442,
ARM64_LDEORH=443,
ARM64_LDEORL=444,
ARM64_LDEORLB=445,
ARM64_LDEORLH=446,
ARM64_LDFF1B=447,
ARM64_LDFF1D=448,
ARM64_LDFF1H=449,
ARM64_LDFF1SB=450,
ARM64_LDFF1SH=451,
ARM64_LDFF1SW=452,
ARM64_LDFF1W=453,
ARM64_LDG=454,
ARM64_LDGM=455,
ARM64_LDLAR=456,
ARM64_LDLARB=457,
ARM64_LDLARH=458,
ARM64_LDNF1B=459,
ARM64_LDNF1D=460,
ARM64_LDNF1H=461,
ARM64_LDNF1SB=462,
ARM64_LDNF1SH=463,
ARM64_LDNF1SW=464,
ARM64_LDNF1W=465,
ARM64_LDNP=466,
ARM64_LDNT1B=467,
ARM64_LDNT1D=468,
ARM64_LDNT1H=469,
ARM64_LDNT1SB=470,
ARM64_LDNT1SH=471,
ARM64_LDNT1SW=472,
ARM64_LDNT1W=473,
ARM64_LDP=474,
ARM64_LDPSW=475,
ARM64_LDR=476,
ARM64_LDRAA=477,
ARM64_LDRAB=478,
ARM64_LDRB=479,
ARM64_LDRH=480,
ARM64_LDRSB=481,
ARM64_LDRSH=482,
ARM64_LDRSW=483,
ARM64_LDSET=484,
ARM64_LDSETA=485,
ARM64_LDSETAB=486,
ARM64_LDSETAH=487,
ARM64_LDSETAL=488,
ARM64_LDSETALB=489,
ARM64_LDSETALH=490,
ARM64_LDSETB=491,
ARM64_LDSETH=492,
ARM64_LDSETL=493,
ARM64_LDSETLB=494,
ARM64_LDSETLH=495,
ARM64_LDSMAX=496,
ARM64_LDSMAXA=497,
ARM64_LDSMAXAB=498,
ARM64_LDSMAXAH=499,
ARM64_LDSMAXAL=500,
ARM64_LDSMAXALB=501,
ARM64_LDSMAXALH=502,
ARM64_LDSMAXB=503,
ARM64_LDSMAXH=504,
ARM64_LDSMAXL=505,
ARM64_LDSMAXLB=506,
ARM64_LDSMAXLH=507,
ARM64_LDSMIN=508,
ARM64_LDSMINA=509,
ARM64_LDSMINAB=510,
ARM64_LDSMINAH=511,
ARM64_LDSMINAL=512,
ARM64_LDSMINALB=513,
ARM64_LDSMINALH=514,
ARM64_LDSMINB=515,
ARM64_LDSMINH=516,
ARM64_LDSMINL=517,
ARM64_LDSMINLB=518,
ARM64_LDSMINLH=519,
ARM64_LDTR=520,
ARM64_LDTRB=521,
ARM64_LDTRH=522,
ARM64_LDTRSB=523,
ARM64_LDTRSH=524,
ARM64_LDTRSW=525,
ARM64_LDUMAX=526,
ARM64_LDUMAXA=527,
ARM64_LDUMAXAB=528,
ARM64_LDUMAXAH=529,
ARM64_LDUMAXAL=530,
ARM64_LDUMAXALB=531,
ARM64_LDUMAXALH=532,
ARM64_LDUMAXB=533,
ARM64_LDUMAXH=534,
ARM64_LDUMAXL=535,
ARM64_LDUMAXLB=536,
ARM64_LDUMAXLH=537,
ARM64_LDUMIN=538,
ARM64_LDUMINA=539,
ARM64_LDUMINAB=540,
ARM64_LDUMINAH=541,
ARM64_LDUMINAL=542,
ARM64_LDUMINALB=543,
ARM64_LDUMINALH=544,
ARM64_LDUMINB=545,
ARM64_LDUMINH=546,
ARM64_LDUMINL=547,
ARM64_LDUMINLB=548,
ARM64_LDUMINLH=549,
ARM64_LDUR=550,
ARM64_LDURB=551,
ARM64_LDURH=552,
ARM64_LDURSB=553,
ARM64_LDURSH=554,
ARM64_LDURSW=555,
ARM64_LDXP=556,
ARM64_LDXR=557,
ARM64_LDXRB=558,
ARM64_LDXRH=559,
ARM64_LSL=560,
ARM64_LSLR=561,
ARM64_LSLV=562,
ARM64_LSR=563,
ARM64_LSRR=564,
ARM64_LSRV=565,
ARM64_MAD=566,
ARM64_MADD=567,
ARM64_MATCH=568,
ARM64_MLA=569,
ARM64_MLS=570,
ARM64_MNEG=571,
ARM64_MOV=572,
ARM64_MOVI=573,
ARM64_MOVK=574,
ARM64_MOVN=575,
ARM64_MOVPRFX=576,
ARM64_MOVS=577,
ARM64_MOVZ=578,
ARM64_MRS=579,
ARM64_MSB=580,
ARM64_MSR=581,
ARM64_MSUB=582,
ARM64_MUL=583,
ARM64_MVN=584,
ARM64_MVNI=585,
ARM64_NAND=586,
ARM64_NANDS=587,
ARM64_NBSL=588,
ARM64_NEG=589,
ARM64_NEGS=590,
ARM64_NGC=591,
ARM64_NGCS=592,
ARM64_NMATCH=593,
ARM64_NOP=594,
ARM64_NOR=595,
ARM64_NORS=596,
ARM64_NOT=597,
ARM64_NOTS=598,
ARM64_ORN=599,
ARM64_ORNS=600,
ARM64_ORR=601,
ARM64_ORRS=602,
ARM64_ORV=603,
ARM64_PACDA=604,
ARM64_PACDB=605,
ARM64_PACDZA=606,
ARM64_PACDZB=607,
ARM64_PACGA=608,
ARM64_PACIA=609,
ARM64_PACIA1716=610,
ARM64_PACIASP=611,
ARM64_PACIAZ=612,
ARM64_PACIB=613,
ARM64_PACIB1716=614,
ARM64_PACIBSP=615,
ARM64_PACIBZ=616,
ARM64_PACIZA=617,
ARM64_PACIZB=618,
ARM64_PFALSE=619,
ARM64_PFIRST=620,
ARM64_PMUL=621,
ARM64_PMULL=622,
ARM64_PMULL2=623,
ARM64_PMULLB=624,
ARM64_PMULLT=625,
ARM64_PNEXT=626,
ARM64_PRFB=627,
ARM64_PRFD=628,
ARM64_PRFH=629,
ARM64_PRFM=630,
ARM64_PRFUM=631,
ARM64_PRFW=632,
ARM64_PSB=633,
ARM64_PSSBB=634,
ARM64_PTEST=635,
ARM64_PTRUE=636,
ARM64_PTRUES=637,
ARM64_PUNPKHI=638,
ARM64_PUNPKLO=639,
ARM64_RADDHN=640,
ARM64_RADDHN2=641,
ARM64_RADDHNB=642,
ARM64_RADDHNT=643,
ARM64_RAX1=644,
ARM64_RBIT=645,
ARM64_RDFFR=646,
ARM64_RDFFRS=647,
ARM64_RDVL=648,
ARM64_RET=649,
ARM64_RETAA=650,
ARM64_RETAB=651,
ARM64_REV=652,
ARM64_REV16=653,
ARM64_REV32=654,
ARM64_REV64=655,
ARM64_REVB=656,
ARM64_REVH=657,
ARM64_REVW=658,
ARM64_RMIF=659,
ARM64_ROR=660,
ARM64_RORV=661,
ARM64_RSHRN=662,
ARM64_RSHRN2=663,
ARM64_RSHRNB=664,
ARM64_RSHRNT=665,
ARM64_RSUBHN=666,
ARM64_RSUBHN2=667,
ARM64_RSUBHNB=668,
ARM64_RSUBHNT=669,
ARM64_SABA=670,
ARM64_SABAL=671,
ARM64_SABAL2=672,
ARM64_SABALB=673,
ARM64_SABALT=674,
ARM64_SABD=675,
ARM64_SABDL=676,
ARM64_SABDL2=677,
ARM64_SABDLB=678,
ARM64_SABDLT=679,
ARM64_SADALP=680,
ARM64_SADDL=681,
ARM64_SADDL2=682,
ARM64_SADDLB=683,
ARM64_SADDLBT=684,
ARM64_SADDLP=685,
ARM64_SADDLT=686,
ARM64_SADDLV=687,
ARM64_SADDV=688,
ARM64_SADDW=689,
ARM64_SADDW2=690,
ARM64_SADDWB=691,
ARM64_SADDWT=692,
ARM64_SB=693,
ARM64_SBC=694,
ARM64_SBCLB=695,
ARM64_SBCLT=696,
ARM64_SBCS=697,
ARM64_SBFIZ=698,
ARM64_SBFM=699,
ARM64_SBFX=700,
ARM64_SCVTF=701,
ARM64_SDIV=702,
ARM64_SDIVR=703,
ARM64_SDOT=704,
ARM64_SEL=705,
ARM64_SETF16=706,
ARM64_SETF8=707,
ARM64_SETFFR=708,
ARM64_SEV=709,
ARM64_SEVL=710,
ARM64_SHA1C=711,
ARM64_SHA1H=712,
ARM64_SHA1M=713,
ARM64_SHA1P=714,
ARM64_SHA1SU0=715,
ARM64_SHA1SU1=716,
ARM64_SHA256H=717,
ARM64_SHA256H2=718,
ARM64_SHA256SU0=719,
ARM64_SHA256SU1=720,
ARM64_SHA512H=721,
ARM64_SHA512H2=722,
ARM64_SHA512SU0=723,
ARM64_SHA512SU1=724,
ARM64_SHADD=725,
ARM64_SHL=726,
ARM64_SHLL=727,
ARM64_SHLL2=728,
ARM64_SHRN=729,
ARM64_SHRN2=730,
ARM64_SHRNB=731,
ARM64_SHRNT=732,
ARM64_SHSUB=733,
ARM64_SHSUBR=734,
ARM64_SLI=735,
ARM64_SM3PARTW1=736,
ARM64_SM3PARTW2=737,
ARM64_SM3SS1=738,
ARM64_SM3TT1A=739,
ARM64_SM3TT1B=740,
ARM64_SM3TT2A=741,
ARM64_SM3TT2B=742,
ARM64_SM4E=743,
ARM64_SM4EKEY=744,
ARM64_SMADDL=745,
ARM64_SMAX=746,
ARM64_SMAXP=747,
ARM64_SMAXV=748,
ARM64_SMC=749,
ARM64_SMIN=750,
ARM64_SMINP=751,
ARM64_SMINV=752,
ARM64_SMLAL=753,
ARM64_SMLAL2=754,
ARM64_SMLALB=755,
ARM64_SMLALT=756,
ARM64_SMLSL=757,
ARM64_SMLSL2=758,
ARM64_SMLSLB=759,
ARM64_SMLSLT=760,
ARM64_SMMLA=761,
ARM64_SMNEGL=762,
ARM64_SMOV=763,
ARM64_SMSUBL=764,
ARM64_SMULH=765,
ARM64_SMULL=766,
ARM64_SMULL2=767,
ARM64_SMULLB=768,
ARM64_SMULLT=769,
ARM64_SPLICE=770,
ARM64_SQABS=771,
ARM64_SQADD=772,
ARM64_SQCADD=773,
ARM64_SQDECB=774,
ARM64_SQDECD=775,
ARM64_SQDECH=776,
ARM64_SQDECP=777,
ARM64_SQDECW=778,
ARM64_SQDMLAL=779,
ARM64_SQDMLAL2=780,
ARM64_SQDMLALB=781,
ARM64_SQDMLALBT=782,
ARM64_SQDMLALT=783,
ARM64_SQDMLSL=784,
ARM64_SQDMLSL2=785,
ARM64_SQDMLSLB=786,
ARM64_SQDMLSLBT=787,
ARM64_SQDMLSLT=788,
ARM64_SQDMULH=789,
ARM64_SQDMULL=790,
ARM64_SQDMULL2=791,
ARM64_SQDMULLB=792,
ARM64_SQDMULLT=793,
ARM64_SQINCB=794,
ARM64_SQINCD=795,
ARM64_SQINCH=796,
ARM64_SQINCP=797,
ARM64_SQINCW=798,
ARM64_SQNEG=799,
ARM64_SQRDCMLAH=800,
ARM64_SQRDMLAH=801,
ARM64_SQRDMLSH=802,
ARM64_SQRDMULH=803,
ARM64_SQRSHL=804,
ARM64_SQRSHLR=805,
ARM64_SQRSHRN=806,
ARM64_SQRSHRN2=807,
ARM64_SQRSHRNB=808,
ARM64_SQRSHRNT=809,
ARM64_SQRSHRUN=810,
ARM64_SQRSHRUN2=811,
ARM64_SQRSHRUNB=812,
ARM64_SQRSHRUNT=813,
ARM64_SQSHL=814,
ARM64_SQSHLR=815,
ARM64_SQSHLU=816,
ARM64_SQSHRN=817,
ARM64_SQSHRN2=818,
ARM64_SQSHRNB=819,
ARM64_SQSHRNT=820,
ARM64_SQSHRUN=821,
ARM64_SQSHRUN2=822,
ARM64_SQSHRUNB=823,
ARM64_SQSHRUNT=824,
ARM64_SQSUB=825,
ARM64_SQSUBR=826,
ARM64_SQXTN=827,
ARM64_SQXTN2=828,
ARM64_SQXTNB=829,
ARM64_SQXTNT=830,
ARM64_SQXTUN=831,
ARM64_SQXTUN2=832,
ARM64_SQXTUNB=833,
ARM64_SQXTUNT=834,
ARM64_SRHADD=835,
ARM64_SRI=836,
ARM64_SRSHL=837,
ARM64_SRSHLR=838,
ARM64_SRSHR=839,
ARM64_SRSRA=840,
ARM64_SSBB=841,
ARM64_SSHL=842,
ARM64_SSHLL=843,
ARM64_SSHLL2=844,
ARM64_SSHLLB=845,
ARM64_SSHLLT=846,
ARM64_SSHR=847,
ARM64_SSRA=848,
ARM64_SSUBL=849,
ARM64_SSUBL2=850,
ARM64_SSUBLB=851,
ARM64_SSUBLBT=852,
ARM64_SSUBLT=853,
ARM64_SSUBLTB=854,
ARM64_SSUBW=855,
ARM64_SSUBW2=856,
ARM64_SSUBWB=857,
ARM64_SSUBWT=858,
ARM64_ST1=859,
ARM64_ST1B=860,
ARM64_ST1D=861,
ARM64_ST1H=862,
ARM64_ST1W=863,
ARM64_ST2=864,
ARM64_ST2B=865,
ARM64_ST2D=866,
ARM64_ST2G=867,
ARM64_ST2H=868,
ARM64_ST2W=869,
ARM64_ST3=870,
ARM64_ST3B=871,
ARM64_ST3D=872,
ARM64_ST3H=873,
ARM64_ST3W=874,
ARM64_ST4=875,
ARM64_ST4B=876,
ARM64_ST4D=877,
ARM64_ST4H=878,
ARM64_ST4W=879,
ARM64_ST64B=880,
ARM64_ST64BV=881,
ARM64_ST64BV0=882,
ARM64_STADD=883,
ARM64_STADDB=884,
ARM64_STADDH=885,
ARM64_STADDL=886,
ARM64_STADDLB=887,
ARM64_STADDLH=888,
ARM64_STCLR=889,
ARM64_STCLRB=890,
ARM64_STCLRH=891,
ARM64_STCLRL=892,
ARM64_STCLRLB=893,
ARM64_STCLRLH=894,
ARM64_STEOR=895,
ARM64_STEORB=896,
ARM64_STEORH=897,
ARM64_STEORL=898,
ARM64_STEORLB=899,
ARM64_STEORLH=900,
ARM64_STG=901,
ARM64_STGM=902,
ARM64_STGP=903,
ARM64_STLLR=904,
ARM64_STLLRB=905,
ARM64_STLLRH=906,
ARM64_STLR=907,
ARM64_STLRB=908,
ARM64_STLRH=909,
ARM64_STLUR=910,
ARM64_STLURB=911,
ARM64_STLURH=912,
ARM64_STLXP=913,
ARM64_STLXR=914,
ARM64_STLXRB=915,
ARM64_STLXRH=916,
ARM64_STNP=917,
ARM64_STNT1B=918,
ARM64_STNT1D=919,
ARM64_STNT1H=920,
ARM64_STNT1W=921,
ARM64_STP=922,
ARM64_STR=923,
ARM64_STRB=924,
ARM64_STRH=925,
ARM64_STSET=926,
ARM64_STSETB=927,
ARM64_STSETH=928,
ARM64_STSETL=929,
ARM64_STSETLB=930,
ARM64_STSETLH=931,
ARM64_STSMAX=932,
ARM64_STSMAXB=933,
ARM64_STSMAXH=934,
ARM64_STSMAXL=935,
ARM64_STSMAXLB=936,
ARM64_STSMAXLH=937,
ARM64_STSMIN=938,
ARM64_STSMINB=939,
ARM64_STSMINH=940,
ARM64_STSMINL=941,
ARM64_STSMINLB=942,
ARM64_STSMINLH=943,
ARM64_STTR=944,
ARM64_STTRB=945,
ARM64_STTRH=946,
ARM64_STUMAX=947,
ARM64_STUMAXB=948,
ARM64_STUMAXH=949,
ARM64_STUMAXL=950,
ARM64_STUMAXLB=951,
ARM64_STUMAXLH=952,
ARM64_STUMIN=953,
ARM64_STUMINB=954,
ARM64_STUMINH=955,
ARM64_STUMINL=956,
ARM64_STUMINLB=957,
ARM64_STUMINLH=958,
ARM64_STUR=959,
ARM64_STURB=960,
ARM64_STURH=961,
ARM64_STXP=962,
ARM64_STXR=963,
ARM64_STXRB=964,
ARM64_STXRH=965,
ARM64_STZ2G=966,
ARM64_STZG=967,
ARM64_STZGM=968,
ARM64_SUB=969,
ARM64_SUBG=970,
ARM64_SUBHN=971,
ARM64_SUBHN2=972,
ARM64_SUBHNB=973,
ARM64_SUBHNT=974,
ARM64_SUBP=975,
ARM64_SUBPS=976,
ARM64_SUBR=977,
ARM64_SUBS=978,
ARM64_SUDOT=979,
ARM64_SUNPKHI=980,
ARM64_SUNPKLO=981,
ARM64_SUQADD=982,
ARM64_SVC=983,
ARM64_SWP=984,
ARM64_SWPA=985,
ARM64_SWPAB=986,
ARM64_SWPAH=987,
ARM64_SWPAL=988,
ARM64_SWPALB=989,
ARM64_SWPALH=990,
ARM64_SWPB=991,
ARM64_SWPH=992,
ARM64_SWPL=993,
ARM64_SWPLB=994,
ARM64_SWPLH=995,
ARM64_SXTB=996,
ARM64_SXTH=997,
ARM64_SXTL=998,
ARM64_SXTL2=999,
ARM64_SXTW=1000,
ARM64_SYS=1001,
ARM64_SYSL=1002,
ARM64_TBL=1003,
ARM64_TBNZ=1004,
ARM64_TBX=1005,
ARM64_TBZ=1006,
ARM64_TCANCEL=1007,
ARM64_TCOMMIT=1008,
ARM64_TLBI=1009,
ARM64_TRN1=1010,
ARM64_TRN2=1011,
ARM64_TSB=1012,
ARM64_TST=1013,
ARM64_TSTART=1014,
ARM64_TTEST=1015,
ARM64_UABA=1016,
ARM64_UABAL=1017,
ARM64_UABAL2=1018,
ARM64_UABALB=1019,
ARM64_UABALT=1020,
ARM64_UABD=1021,
ARM64_UABDL=1022,
ARM64_UABDL2=1023,
ARM64_UABDLB=1024,
ARM64_UABDLT=1025,
ARM64_UADALP=1026,
ARM64_UADDL=1027,
ARM64_UADDL2=1028,
ARM64_UADDLB=1029,
ARM64_UADDLP=1030,
ARM64_UADDLT=1031,
ARM64_UADDLV=1032,
ARM64_UADDV=1033,
ARM64_UADDW=1034,
ARM64_UADDW2=1035,
ARM64_UADDWB=1036,
ARM64_UADDWT=1037,
ARM64_UBFIZ=1038,
ARM64_UBFM=1039,
ARM64_UBFX=1040,
ARM64_UCVTF=1041,
ARM64_UDF=1042,
ARM64_UDIV=1043,
ARM64_UDIVR=1044,
ARM64_UDOT=1045,
ARM64_UHADD=1046,
ARM64_UHSUB=1047,
ARM64_UHSUBR=1048,
ARM64_UMADDL=1049,
ARM64_UMAX=1050,
ARM64_UMAXP=1051,
ARM64_UMAXV=1052,
ARM64_UMIN=1053,
ARM64_UMINP=1054,
ARM64_UMINV=1055,
ARM64_UMLAL=1056,
ARM64_UMLAL2=1057,
ARM64_UMLALB=1058,
ARM64_UMLALT=1059,
ARM64_UMLSL=1060,
ARM64_UMLSL2=1061,
ARM64_UMLSLB=1062,
ARM64_UMLSLT=1063,
ARM64_UMMLA=1064,
ARM64_UMNEGL=1065,
ARM64_UMOV=1066,
ARM64_UMSUBL=1067,
ARM64_UMULH=1068,
ARM64_UMULL=1069,
ARM64_UMULL2=1070,
ARM64_UMULLB=1071,
ARM64_UMULLT=1072,
ARM64_UQADD=1073,
ARM64_UQDECB=1074,
ARM64_UQDECD=1075,
ARM64_UQDECH=1076,
ARM64_UQDECP=1077,
ARM64_UQDECW=1078,
ARM64_UQINCB=1079,
ARM64_UQINCD=1080,
ARM64_UQINCH=1081,
ARM64_UQINCP=1082,
ARM64_UQINCW=1083,
ARM64_UQRSHL=1084,
ARM64_UQRSHLR=1085,
ARM64_UQRSHRN=1086,
ARM64_UQRSHRN2=1087,
ARM64_UQRSHRNB=1088,
ARM64_UQRSHRNT=1089,
ARM64_UQSHL=1090,
ARM64_UQSHLR=1091,
ARM64_UQSHRN=1092,
ARM64_UQSHRN2=1093,
ARM64_UQSHRNB=1094,
ARM64_UQSHRNT=1095,
ARM64_UQSUB=1096,
ARM64_UQSUBR=1097,
ARM64_UQXTN=1098,
ARM64_UQXTN2=1099,
ARM64_UQXTNB=1100,
ARM64_UQXTNT=1101,
ARM64_URECPE=1102,
ARM64_URHADD=1103,
ARM64_URSHL=1104,
ARM64_URSHLR=1105,
ARM64_URSHR=1106,
ARM64_URSQRTE=1107,
ARM64_URSRA=1108,
ARM64_USDOT=1109,
ARM64_USHL=1110,
ARM64_USHLL=1111,
ARM64_USHLL2=1112,
ARM64_USHLLB=1113,
ARM64_USHLLT=1114,
ARM64_USHR=1115,
ARM64_USMMLA=1116,
ARM64_USQADD=1117,
ARM64_USRA=1118,
ARM64_USUBL=1119,
ARM64_USUBL2=1120,
ARM64_USUBLB=1121,
ARM64_USUBLT=1122,
ARM64_USUBW=1123,
ARM64_USUBW2=1124,
ARM64_USUBWB=1125,
ARM64_USUBWT=1126,
ARM64_UUNPKHI=1127,
ARM64_UUNPKLO=1128,
ARM64_UXTB=1129,
ARM64_UXTH=1130,
ARM64_UXTL=1131,
ARM64_UXTL2=1132,
ARM64_UXTW=1133,
ARM64_UZP1=1134,
ARM64_UZP2=1135,
ARM64_WFE=1136,
ARM64_WFET=1137,
ARM64_WFI=1138,
ARM64_WFIT=1139,
ARM64_WHILEGE=1140,
ARM64_WHILEGT=1141,
ARM64_WHILEHI=1142,
ARM64_WHILEHS=1143,
ARM64_WHILELE=1144,
ARM64_WHILELO=1145,
ARM64_WHILELS=1146,
ARM64_WHILELT=1147,
ARM64_WHILERW=1148,
ARM64_WHILEWR=1149,
ARM64_WRFFR=1150,
ARM64_XAFLAG=1151,
ARM64_XAR=1152,
ARM64_XPACD=1153,
ARM64_XPACI=1154,
ARM64_XPACLRI=1155,
ARM64_XTN=1156,
ARM64_XTN2=1157,
ARM64_YIELD=1158,
ARM64_ZIP1=1159,
ARM64_ZIP2=1160,
};
const char *operation_to_str(enum Operation oper);
# 5 "project/radare2/libr/asm/arch/arm/v35arm64/arch-arm64/disassembler/encodings_dec.c" 2
# 1 "project/radare2/libr/asm/arch/arm/v35arm64/arch-arm64/disassembler/encodings_dec.h" 1

       





enum ENCODING {
ENC_UNKNOWN=0,
ENC_ABS_ASIMDMISC_R=1,
ENC_ABS_ASISDMISC_R=2,
ENC_ADCS_32_ADDSUB_CARRY=3,
ENC_ADCS_64_ADDSUB_CARRY=4,
ENC_ADC_32_ADDSUB_CARRY=5,
ENC_ADC_64_ADDSUB_CARRY=6,
ENC_ADDG_64_ADDSUB_IMMTAGS=7,
ENC_ADDHN_ASIMDDIFF_N=8,
ENC_ADDP_ASIMDSAME_ONLY=9,
ENC_ADDP_ASISDPAIR_ONLY=10,
ENC_ADDS_32S_ADDSUB_EXT=11,
ENC_ADDS_32S_ADDSUB_IMM=12,
ENC_ADDS_32_ADDSUB_SHIFT=13,
ENC_ADDS_64S_ADDSUB_EXT=14,
ENC_ADDS_64S_ADDSUB_IMM=15,
ENC_ADDS_64_ADDSUB_SHIFT=16,
ENC_ADDV_ASIMDALL_ONLY=17,
ENC_ADD_32_ADDSUB_EXT=18,
ENC_ADD_32_ADDSUB_IMM=19,
ENC_ADD_32_ADDSUB_SHIFT=20,
ENC_ADD_64_ADDSUB_EXT=21,
ENC_ADD_64_ADDSUB_IMM=22,
ENC_ADD_64_ADDSUB_SHIFT=23,
ENC_ADD_ASIMDSAME_ONLY=24,
ENC_ADD_ASISDSAME_ONLY=25,
ENC_ADRP_ONLY_PCRELADDR=26,
ENC_ADR_ONLY_PCRELADDR=27,
ENC_AESD_B_CRYPTOAES=28,
ENC_AESE_B_CRYPTOAES=29,
ENC_AESIMC_B_CRYPTOAES=30,
ENC_AESMC_B_CRYPTOAES=31,
ENC_ANDS_32S_LOG_IMM=32,
ENC_ANDS_32_LOG_SHIFT=33,
ENC_ANDS_64S_LOG_IMM=34,
ENC_ANDS_64_LOG_SHIFT=35,
ENC_AND_32_LOG_IMM=36,
ENC_AND_32_LOG_SHIFT=37,
ENC_AND_64_LOG_IMM=38,
ENC_AND_64_LOG_SHIFT=39,
ENC_AND_ASIMDSAME_ONLY=40,
ENC_ASRV_32_DP_2SRC=41,
ENC_ASRV_64_DP_2SRC=42,
ENC_ASR_ASRV_32_DP_2SRC=43,
ENC_ASR_ASRV_64_DP_2SRC=44,
ENC_ASR_SBFM_32M_BITFIELD=45,
ENC_ASR_SBFM_64M_BITFIELD=46,
ENC_AT_SYS_CR_SYSTEMINSTRS=47,
ENC_AUTDA_64P_DP_1SRC=48,
ENC_AUTDB_64P_DP_1SRC=49,
ENC_AUTDZA_64Z_DP_1SRC=50,
ENC_AUTDZB_64Z_DP_1SRC=51,
ENC_AUTIA1716_HI_HINTS=52,
ENC_AUTIASP_HI_HINTS=53,
ENC_AUTIAZ_HI_HINTS=54,
ENC_AUTIA_64P_DP_1SRC=55,
ENC_AUTIB1716_HI_HINTS=56,
ENC_AUTIBSP_HI_HINTS=57,
ENC_AUTIBZ_HI_HINTS=58,
ENC_AUTIB_64P_DP_1SRC=59,
ENC_AUTIZA_64Z_DP_1SRC=60,
ENC_AUTIZB_64Z_DP_1SRC=61,
ENC_AXFLAG_M_PSTATE=62,
ENC_BCAX_VVV16_CRYPTO4=63,
ENC_BFCVTN_ASIMDMISC_4S=64,
ENC_BFCVT_BS_FLOATDP1=65,
ENC_BFC_BFM_32M_BITFIELD=66,
ENC_BFC_BFM_64M_BITFIELD=67,
ENC_BFDOT_ASIMDELEM_E=68,
ENC_BFDOT_ASIMDSAME2_D=69,
ENC_BFI_BFM_32M_BITFIELD=70,
ENC_BFI_BFM_64M_BITFIELD=71,
ENC_BFMLAL_ASIMDELEM_F=72,
ENC_BFMLAL_ASIMDSAME2_F_=73,
ENC_BFMMLA_ASIMDSAME2_E=74,
ENC_BFM_32M_BITFIELD=75,
ENC_BFM_64M_BITFIELD=76,
ENC_BFXIL_BFM_32M_BITFIELD=77,
ENC_BFXIL_BFM_64M_BITFIELD=78,
ENC_BICS_32_LOG_SHIFT=79,
ENC_BICS_64_LOG_SHIFT=80,
ENC_BIC_32_LOG_SHIFT=81,
ENC_BIC_64_LOG_SHIFT=82,
ENC_BIC_AND_Z_ZI_=83,
ENC_BIC_ASIMDIMM_L_HL=84,
ENC_BIC_ASIMDIMM_L_SL=85,
ENC_BIC_ASIMDSAME_ONLY=86,
ENC_BIF_ASIMDSAME_ONLY=87,
ENC_BIT_ASIMDSAME_ONLY=88,
ENC_BLRAAZ_64_BRANCH_REG=89,
ENC_BLRAA_64P_BRANCH_REG=90,
ENC_BLRABZ_64_BRANCH_REG=91,
ENC_BLRAB_64P_BRANCH_REG=92,
ENC_BLR_64_BRANCH_REG=93,
ENC_BL_ONLY_BRANCH_IMM=94,
ENC_BRAAZ_64_BRANCH_REG=95,
ENC_BRAA_64P_BRANCH_REG=96,
ENC_BRABZ_64_BRANCH_REG=97,
ENC_BRAB_64P_BRANCH_REG=98,
ENC_BRK_EX_EXCEPTION=99,
ENC_BR_64_BRANCH_REG=100,
ENC_BSL_ASIMDSAME_ONLY=101,
ENC_BTI_HB_HINTS=102,
ENC_B_ONLY_BRANCH_IMM=103,
ENC_B_ONLY_CONDBRANCH=104,
ENC_CASAB_C32_COMSWAP=105,
ENC_CASAH_C32_COMSWAP=106,
ENC_CASALB_C32_COMSWAP=107,
ENC_CASALH_C32_COMSWAP=108,
ENC_CASAL_C32_COMSWAP=109,
ENC_CASAL_C64_COMSWAP=110,
ENC_CASA_C32_COMSWAP=111,
ENC_CASA_C64_COMSWAP=112,
ENC_CASB_C32_COMSWAP=113,
ENC_CASH_C32_COMSWAP=114,
ENC_CASLB_C32_COMSWAP=115,
ENC_CASLH_C32_COMSWAP=116,
ENC_CASL_C32_COMSWAP=117,
ENC_CASL_C64_COMSWAP=118,
ENC_CASPAL_CP32_COMSWAPPR=119,
ENC_CASPAL_CP64_COMSWAPPR=120,
ENC_CASPA_CP32_COMSWAPPR=121,
ENC_CASPA_CP64_COMSWAPPR=122,
ENC_CASPL_CP32_COMSWAPPR=123,
ENC_CASPL_CP64_COMSWAPPR=124,
ENC_CASP_CP32_COMSWAPPR=125,
ENC_CASP_CP64_COMSWAPPR=126,
ENC_CAS_C32_COMSWAP=127,
ENC_CAS_C64_COMSWAP=128,
ENC_CBNZ_32_COMPBRANCH=129,
ENC_CBNZ_64_COMPBRANCH=130,
ENC_CBZ_32_COMPBRANCH=131,
ENC_CBZ_64_COMPBRANCH=132,
ENC_CCMN_32_CONDCMP_IMM=133,
ENC_CCMN_32_CONDCMP_REG=134,
ENC_CCMN_64_CONDCMP_IMM=135,
ENC_CCMN_64_CONDCMP_REG=136,
ENC_CCMP_32_CONDCMP_IMM=137,
ENC_CCMP_32_CONDCMP_REG=138,
ENC_CCMP_64_CONDCMP_IMM=139,
ENC_CCMP_64_CONDCMP_REG=140,
ENC_CFINV_M_PSTATE=141,
ENC_CFP_SYS_CR_SYSTEMINSTRS=142,
ENC_CINC_CSINC_32_CONDSEL=143,
ENC_CINC_CSINC_64_CONDSEL=144,
ENC_CINV_CSINV_32_CONDSEL=145,
ENC_CINV_CSINV_64_CONDSEL=146,
ENC_CLREX_BN_BARRIERS=147,
ENC_CLS_32_DP_1SRC=148,
ENC_CLS_64_DP_1SRC=149,
ENC_CLS_ASIMDMISC_R=150,
ENC_CLZ_32_DP_1SRC=151,
ENC_CLZ_64_DP_1SRC=152,
ENC_CLZ_ASIMDMISC_R=153,
ENC_CMEQ_ASIMDMISC_Z=154,
ENC_CMEQ_ASIMDSAME_ONLY=155,
ENC_CMEQ_ASISDMISC_Z=156,
ENC_CMEQ_ASISDSAME_ONLY=157,
ENC_CMGE_ASIMDMISC_Z=158,
ENC_CMGE_ASIMDSAME_ONLY=159,
ENC_CMGE_ASISDMISC_Z=160,
ENC_CMGE_ASISDSAME_ONLY=161,
ENC_CMGT_ASIMDMISC_Z=162,
ENC_CMGT_ASIMDSAME_ONLY=163,
ENC_CMGT_ASISDMISC_Z=164,
ENC_CMGT_ASISDSAME_ONLY=165,
ENC_CMHI_ASIMDSAME_ONLY=166,
ENC_CMHI_ASISDSAME_ONLY=167,
ENC_CMHS_ASIMDSAME_ONLY=168,
ENC_CMHS_ASISDSAME_ONLY=169,
ENC_CMLE_ASIMDMISC_Z=170,
ENC_CMLE_ASISDMISC_Z=171,
ENC_CMLT_ASIMDMISC_Z=172,
ENC_CMLT_ASISDMISC_Z=173,
ENC_CMN_ADDS_32S_ADDSUB_EXT=174,
ENC_CMN_ADDS_32S_ADDSUB_IMM=175,
ENC_CMN_ADDS_32_ADDSUB_SHIFT=176,
ENC_CMN_ADDS_64S_ADDSUB_EXT=177,
ENC_CMN_ADDS_64S_ADDSUB_IMM=178,
ENC_CMN_ADDS_64_ADDSUB_SHIFT=179,
ENC_CMPLE_CMPGE_P_P_ZZ_=180,
ENC_CMPLO_CMPHI_P_P_ZZ_=181,
ENC_CMPLS_CMPHS_P_P_ZZ_=182,
ENC_CMPLT_CMPGT_P_P_ZZ_=183,
ENC_CMPP_SUBPS_64S_DP_2SRC=184,
ENC_CMP_SUBS_32S_ADDSUB_EXT=185,
ENC_CMP_SUBS_32S_ADDSUB_IMM=186,
ENC_CMP_SUBS_32_ADDSUB_SHIFT=187,
ENC_CMP_SUBS_64S_ADDSUB_EXT=188,
ENC_CMP_SUBS_64S_ADDSUB_IMM=189,
ENC_CMP_SUBS_64_ADDSUB_SHIFT=190,
ENC_CMTST_ASIMDSAME_ONLY=191,
ENC_CMTST_ASISDSAME_ONLY=192,
ENC_CNEG_CSNEG_32_CONDSEL=193,
ENC_CNEG_CSNEG_64_CONDSEL=194,
ENC_CNT_ASIMDMISC_R=195,
ENC_CPP_SYS_CR_SYSTEMINSTRS=196,
ENC_CRC32B_32C_DP_2SRC=197,
ENC_CRC32CB_32C_DP_2SRC=198,
ENC_CRC32CH_32C_DP_2SRC=199,
ENC_CRC32CW_32C_DP_2SRC=200,
ENC_CRC32CX_64C_DP_2SRC=201,
ENC_CRC32H_32C_DP_2SRC=202,
ENC_CRC32W_32C_DP_2SRC=203,
ENC_CRC32X_64C_DP_2SRC=204,
ENC_CSDB_HI_HINTS=205,
ENC_CSEL_32_CONDSEL=206,
ENC_CSEL_64_CONDSEL=207,
ENC_CSETM_CSINV_32_CONDSEL=208,
ENC_CSETM_CSINV_64_CONDSEL=209,
ENC_CSET_CSINC_32_CONDSEL=210,
ENC_CSET_CSINC_64_CONDSEL=211,
ENC_CSINC_32_CONDSEL=212,
ENC_CSINC_64_CONDSEL=213,
ENC_CSINV_32_CONDSEL=214,
ENC_CSINV_64_CONDSEL=215,
ENC_CSNEG_32_CONDSEL=216,
ENC_CSNEG_64_CONDSEL=217,
ENC_DCPS1_DC_EXCEPTION=218,
ENC_DCPS2_DC_EXCEPTION=219,
ENC_DCPS3_DC_EXCEPTION=220,
ENC_DC_SYS_CR_SYSTEMINSTRS=221,
ENC_DGH_HI_HINTS=222,
ENC_DMB_BO_BARRIERS=223,
ENC_DRPS_64E_BRANCH_REG=224,
ENC_DSB_BO_BARRIERS=225,
ENC_DSB_BON_BARRIERS=226,
ENC_DUP_ASIMDINS_DR_R=227,
ENC_DUP_ASIMDINS_DV_V=228,
ENC_DUP_ASISDONE_ONLY=229,
ENC_DVP_SYS_CR_SYSTEMINSTRS=230,
ENC_EON_32_LOG_SHIFT=231,
ENC_EON_64_LOG_SHIFT=232,
ENC_EON_EOR_Z_ZI_=233,
ENC_EOR3_VVV16_CRYPTO4=234,
ENC_EOR_32_LOG_IMM=235,
ENC_EOR_32_LOG_SHIFT=236,
ENC_EOR_64_LOG_IMM=237,
ENC_EOR_64_LOG_SHIFT=238,
ENC_EOR_ASIMDSAME_ONLY=239,
ENC_ERETAA_64E_BRANCH_REG=240,
ENC_ERETAB_64E_BRANCH_REG=241,
ENC_ERET_64E_BRANCH_REG=242,
ENC_ESB_HI_HINTS=243,
ENC_EXTR_32_EXTRACT=244,
ENC_EXTR_64_EXTRACT=245,
ENC_EXT_ASIMDEXT_ONLY=246,
ENC_FABD_ASIMDSAME_ONLY=247,
ENC_FABD_ASIMDSAMEFP16_ONLY=248,
ENC_FABD_ASISDSAME_ONLY=249,
ENC_FABD_ASISDSAMEFP16_ONLY=250,
ENC_FABS_D_FLOATDP1=251,
ENC_FABS_H_FLOATDP1=252,
ENC_FABS_S_FLOATDP1=253,
ENC_FABS_ASIMDMISC_R=254,
ENC_FABS_ASIMDMISCFP16_R=255,
ENC_FACGE_ASIMDSAME_ONLY=256,
ENC_FACGE_ASIMDSAMEFP16_ONLY=257,
ENC_FACGE_ASISDSAME_ONLY=258,
ENC_FACGE_ASISDSAMEFP16_ONLY=259,
ENC_FACGT_ASIMDSAME_ONLY=260,
ENC_FACGT_ASIMDSAMEFP16_ONLY=261,
ENC_FACGT_ASISDSAME_ONLY=262,
ENC_FACGT_ASISDSAMEFP16_ONLY=263,
ENC_FACLE_FACGE_P_P_ZZ_=264,
ENC_FACLT_FACGT_P_P_ZZ_=265,
ENC_FADDP_ASIMDSAME_ONLY=266,
ENC_FADDP_ASIMDSAMEFP16_ONLY=267,
ENC_FADDP_ASISDPAIR_ONLY_H=268,
ENC_FADDP_ASISDPAIR_ONLY_SD=269,
ENC_FADD_D_FLOATDP2=270,
ENC_FADD_H_FLOATDP2=271,
ENC_FADD_S_FLOATDP2=272,
ENC_FADD_ASIMDSAME_ONLY=273,
ENC_FADD_ASIMDSAMEFP16_ONLY=274,
ENC_FCADD_ASIMDSAME2_C=275,
ENC_FCCMPE_D_FLOATCCMP=276,
ENC_FCCMPE_H_FLOATCCMP=277,
ENC_FCCMPE_S_FLOATCCMP=278,
ENC_FCCMP_D_FLOATCCMP=279,
ENC_FCCMP_H_FLOATCCMP=280,
ENC_FCCMP_S_FLOATCCMP=281,
ENC_FCMEQ_ASIMDMISC_FZ=282,
ENC_FCMEQ_ASIMDMISCFP16_FZ=283,
ENC_FCMEQ_ASIMDSAME_ONLY=284,
ENC_FCMEQ_ASIMDSAMEFP16_ONLY=285,
ENC_FCMEQ_ASISDMISC_FZ=286,
ENC_FCMEQ_ASISDMISCFP16_FZ=287,
ENC_FCMEQ_ASISDSAME_ONLY=288,
ENC_FCMEQ_ASISDSAMEFP16_ONLY=289,
ENC_FCMGE_ASIMDMISC_FZ=290,
ENC_FCMGE_ASIMDMISCFP16_FZ=291,
ENC_FCMGE_ASIMDSAME_ONLY=292,
ENC_FCMGE_ASIMDSAMEFP16_ONLY=293,
ENC_FCMGE_ASISDMISC_FZ=294,
ENC_FCMGE_ASISDMISCFP16_FZ=295,
ENC_FCMGE_ASISDSAME_ONLY=296,
ENC_FCMGE_ASISDSAMEFP16_ONLY=297,
ENC_FCMGT_ASIMDMISC_FZ=298,
ENC_FCMGT_ASIMDMISCFP16_FZ=299,
ENC_FCMGT_ASIMDSAME_ONLY=300,
ENC_FCMGT_ASIMDSAMEFP16_ONLY=301,
ENC_FCMGT_ASISDMISC_FZ=302,
ENC_FCMGT_ASISDMISCFP16_FZ=303,
ENC_FCMGT_ASISDSAME_ONLY=304,
ENC_FCMGT_ASISDSAMEFP16_ONLY=305,
ENC_FCMLA_ASIMDELEM_C_H=306,
ENC_FCMLA_ASIMDELEM_C_S=307,
ENC_FCMLA_ASIMDSAME2_C=308,
ENC_FCMLE_ASIMDMISC_FZ=309,
ENC_FCMLE_ASIMDMISCFP16_FZ=310,
ENC_FCMLE_ASISDMISC_FZ=311,
ENC_FCMLE_ASISDMISCFP16_FZ=312,
ENC_FCMLE_FCMGE_P_P_ZZ_=313,
ENC_FCMLT_ASIMDMISC_FZ=314,
ENC_FCMLT_ASIMDMISCFP16_FZ=315,
ENC_FCMLT_ASISDMISC_FZ=316,
ENC_FCMLT_ASISDMISCFP16_FZ=317,
ENC_FCMLT_FCMGT_P_P_ZZ_=318,
ENC_FCMPE_DZ_FLOATCMP=319,
ENC_FCMPE_D_FLOATCMP=320,
ENC_FCMPE_HZ_FLOATCMP=321,
ENC_FCMPE_H_FLOATCMP=322,
ENC_FCMPE_SZ_FLOATCMP=323,
ENC_FCMPE_S_FLOATCMP=324,
ENC_FCMP_DZ_FLOATCMP=325,
ENC_FCMP_D_FLOATCMP=326,
ENC_FCMP_HZ_FLOATCMP=327,
ENC_FCMP_H_FLOATCMP=328,
ENC_FCMP_SZ_FLOATCMP=329,
ENC_FCMP_S_FLOATCMP=330,
ENC_FCSEL_D_FLOATSEL=331,
ENC_FCSEL_H_FLOATSEL=332,
ENC_FCSEL_S_FLOATSEL=333,
ENC_FCVTAS_32D_FLOAT2INT=334,
ENC_FCVTAS_32H_FLOAT2INT=335,
ENC_FCVTAS_32S_FLOAT2INT=336,
ENC_FCVTAS_64D_FLOAT2INT=337,
ENC_FCVTAS_64H_FLOAT2INT=338,
ENC_FCVTAS_64S_FLOAT2INT=339,
ENC_FCVTAS_ASIMDMISC_R=340,
ENC_FCVTAS_ASIMDMISCFP16_R=341,
ENC_FCVTAS_ASISDMISC_R=342,
ENC_FCVTAS_ASISDMISCFP16_R=343,
ENC_FCVTAU_32D_FLOAT2INT=344,
ENC_FCVTAU_32H_FLOAT2INT=345,
ENC_FCVTAU_32S_FLOAT2INT=346,
ENC_FCVTAU_64D_FLOAT2INT=347,
ENC_FCVTAU_64H_FLOAT2INT=348,
ENC_FCVTAU_64S_FLOAT2INT=349,
ENC_FCVTAU_ASIMDMISC_R=350,
ENC_FCVTAU_ASIMDMISCFP16_R=351,
ENC_FCVTAU_ASISDMISC_R=352,
ENC_FCVTAU_ASISDMISCFP16_R=353,
ENC_FCVTL_ASIMDMISC_L=354,
ENC_FCVTMS_32D_FLOAT2INT=355,
ENC_FCVTMS_32H_FLOAT2INT=356,
ENC_FCVTMS_32S_FLOAT2INT=357,
ENC_FCVTMS_64D_FLOAT2INT=358,
ENC_FCVTMS_64H_FLOAT2INT=359,
ENC_FCVTMS_64S_FLOAT2INT=360,
ENC_FCVTMS_ASIMDMISC_R=361,
ENC_FCVTMS_ASIMDMISCFP16_R=362,
ENC_FCVTMS_ASISDMISC_R=363,
ENC_FCVTMS_ASISDMISCFP16_R=364,
ENC_FCVTMU_32D_FLOAT2INT=365,
ENC_FCVTMU_32H_FLOAT2INT=366,
ENC_FCVTMU_32S_FLOAT2INT=367,
ENC_FCVTMU_64D_FLOAT2INT=368,
ENC_FCVTMU_64H_FLOAT2INT=369,
ENC_FCVTMU_64S_FLOAT2INT=370,
ENC_FCVTMU_ASIMDMISC_R=371,
ENC_FCVTMU_ASIMDMISCFP16_R=372,
ENC_FCVTMU_ASISDMISC_R=373,
ENC_FCVTMU_ASISDMISCFP16_R=374,
ENC_FCVTNS_32D_FLOAT2INT=375,
ENC_FCVTNS_32H_FLOAT2INT=376,
ENC_FCVTNS_32S_FLOAT2INT=377,
ENC_FCVTNS_64D_FLOAT2INT=378,
ENC_FCVTNS_64H_FLOAT2INT=379,
ENC_FCVTNS_64S_FLOAT2INT=380,
ENC_FCVTNS_ASIMDMISC_R=381,
ENC_FCVTNS_ASIMDMISCFP16_R=382,
ENC_FCVTNS_ASISDMISC_R=383,
ENC_FCVTNS_ASISDMISCFP16_R=384,
ENC_FCVTNU_32D_FLOAT2INT=385,
ENC_FCVTNU_32H_FLOAT2INT=386,
ENC_FCVTNU_32S_FLOAT2INT=387,
ENC_FCVTNU_64D_FLOAT2INT=388,
ENC_FCVTNU_64H_FLOAT2INT=389,
ENC_FCVTNU_64S_FLOAT2INT=390,
ENC_FCVTNU_ASIMDMISC_R=391,
ENC_FCVTNU_ASIMDMISCFP16_R=392,
ENC_FCVTNU_ASISDMISC_R=393,
ENC_FCVTNU_ASISDMISCFP16_R=394,
ENC_FCVTN_ASIMDMISC_N=395,
ENC_FCVTPS_32D_FLOAT2INT=396,
ENC_FCVTPS_32H_FLOAT2INT=397,
ENC_FCVTPS_32S_FLOAT2INT=398,
ENC_FCVTPS_64D_FLOAT2INT=399,
ENC_FCVTPS_64H_FLOAT2INT=400,
ENC_FCVTPS_64S_FLOAT2INT=401,
ENC_FCVTPS_ASIMDMISC_R=402,
ENC_FCVTPS_ASIMDMISCFP16_R=403,
ENC_FCVTPS_ASISDMISC_R=404,
ENC_FCVTPS_ASISDMISCFP16_R=405,
ENC_FCVTPU_32D_FLOAT2INT=406,
ENC_FCVTPU_32H_FLOAT2INT=407,
ENC_FCVTPU_32S_FLOAT2INT=408,
ENC_FCVTPU_64D_FLOAT2INT=409,
ENC_FCVTPU_64H_FLOAT2INT=410,
ENC_FCVTPU_64S_FLOAT2INT=411,
ENC_FCVTPU_ASIMDMISC_R=412,
ENC_FCVTPU_ASIMDMISCFP16_R=413,
ENC_FCVTPU_ASISDMISC_R=414,
ENC_FCVTPU_ASISDMISCFP16_R=415,
ENC_FCVTXN_ASIMDMISC_N=416,
ENC_FCVTXN_ASISDMISC_N=417,
ENC_FCVTZS_32D_FLOAT2FIX=418,
ENC_FCVTZS_32D_FLOAT2INT=419,
ENC_FCVTZS_32H_FLOAT2FIX=420,
ENC_FCVTZS_32H_FLOAT2INT=421,
ENC_FCVTZS_32S_FLOAT2FIX=422,
ENC_FCVTZS_32S_FLOAT2INT=423,
ENC_FCVTZS_64D_FLOAT2FIX=424,
ENC_FCVTZS_64D_FLOAT2INT=425,
ENC_FCVTZS_64H_FLOAT2FIX=426,
ENC_FCVTZS_64H_FLOAT2INT=427,
ENC_FCVTZS_64S_FLOAT2FIX=428,
ENC_FCVTZS_64S_FLOAT2INT=429,
ENC_FCVTZS_ASIMDMISC_R=430,
ENC_FCVTZS_ASIMDMISCFP16_R=431,
ENC_FCVTZS_ASIMDSHF_C=432,
ENC_FCVTZS_ASISDMISC_R=433,
ENC_FCVTZS_ASISDMISCFP16_R=434,
ENC_FCVTZS_ASISDSHF_C=435,
ENC_FCVTZU_32D_FLOAT2FIX=436,
ENC_FCVTZU_32D_FLOAT2INT=437,
ENC_FCVTZU_32H_FLOAT2FIX=438,
ENC_FCVTZU_32H_FLOAT2INT=439,
ENC_FCVTZU_32S_FLOAT2FIX=440,
ENC_FCVTZU_32S_FLOAT2INT=441,
ENC_FCVTZU_64D_FLOAT2FIX=442,
ENC_FCVTZU_64D_FLOAT2INT=443,
ENC_FCVTZU_64H_FLOAT2FIX=444,
ENC_FCVTZU_64H_FLOAT2INT=445,
ENC_FCVTZU_64S_FLOAT2FIX=446,
ENC_FCVTZU_64S_FLOAT2INT=447,
ENC_FCVTZU_ASIMDMISC_R=448,
ENC_FCVTZU_ASIMDMISCFP16_R=449,
ENC_FCVTZU_ASIMDSHF_C=450,
ENC_FCVTZU_ASISDMISC_R=451,
ENC_FCVTZU_ASISDMISCFP16_R=452,
ENC_FCVTZU_ASISDSHF_C=453,
ENC_FCVT_DH_FLOATDP1=454,
ENC_FCVT_DS_FLOATDP1=455,
ENC_FCVT_HD_FLOATDP1=456,
ENC_FCVT_HS_FLOATDP1=457,
ENC_FCVT_SD_FLOATDP1=458,
ENC_FCVT_SH_FLOATDP1=459,
ENC_FDIV_D_FLOATDP2=460,
ENC_FDIV_H_FLOATDP2=461,
ENC_FDIV_S_FLOATDP2=462,
ENC_FDIV_ASIMDSAME_ONLY=463,
ENC_FDIV_ASIMDSAMEFP16_ONLY=464,
ENC_FJCVTZS_32D_FLOAT2INT=465,
ENC_FMADD_D_FLOATDP3=466,
ENC_FMADD_H_FLOATDP3=467,
ENC_FMADD_S_FLOATDP3=468,
ENC_FMAXNMP_ASIMDSAME_ONLY=469,
ENC_FMAXNMP_ASIMDSAMEFP16_ONLY=470,
ENC_FMAXNMP_ASISDPAIR_ONLY_H=471,
ENC_FMAXNMP_ASISDPAIR_ONLY_SD=472,
ENC_FMAXNMV_ASIMDALL_ONLY_H=473,
ENC_FMAXNMV_ASIMDALL_ONLY_SD=474,
ENC_FMAXNM_D_FLOATDP2=475,
ENC_FMAXNM_H_FLOATDP2=476,
ENC_FMAXNM_S_FLOATDP2=477,
ENC_FMAXNM_ASIMDSAME_ONLY=478,
ENC_FMAXNM_ASIMDSAMEFP16_ONLY=479,
ENC_FMAXP_ASIMDSAME_ONLY=480,
ENC_FMAXP_ASIMDSAMEFP16_ONLY=481,
ENC_FMAXP_ASISDPAIR_ONLY_H=482,
ENC_FMAXP_ASISDPAIR_ONLY_SD=483,
ENC_FMAXV_ASIMDALL_ONLY_H=484,
ENC_FMAXV_ASIMDALL_ONLY_SD=485,
ENC_FMAX_D_FLOATDP2=486,
ENC_FMAX_H_FLOATDP2=487,
ENC_FMAX_S_FLOATDP2=488,
ENC_FMAX_ASIMDSAME_ONLY=489,
ENC_FMAX_ASIMDSAMEFP16_ONLY=490,
ENC_FMINNMP_ASIMDSAME_ONLY=491,
ENC_FMINNMP_ASIMDSAMEFP16_ONLY=492,
ENC_FMINNMP_ASISDPAIR_ONLY_H=493,
ENC_FMINNMP_ASISDPAIR_ONLY_SD=494,
ENC_FMINNMV_ASIMDALL_ONLY_H=495,
ENC_FMINNMV_ASIMDALL_ONLY_SD=496,
ENC_FMINNM_D_FLOATDP2=497,
ENC_FMINNM_H_FLOATDP2=498,
ENC_FMINNM_S_FLOATDP2=499,
ENC_FMINNM_ASIMDSAME_ONLY=500,
ENC_FMINNM_ASIMDSAMEFP16_ONLY=501,
ENC_FMINP_ASIMDSAME_ONLY=502,
ENC_FMINP_ASIMDSAMEFP16_ONLY=503,
ENC_FMINP_ASISDPAIR_ONLY_H=504,
ENC_FMINP_ASISDPAIR_ONLY_SD=505,
ENC_FMINV_ASIMDALL_ONLY_H=506,
ENC_FMINV_ASIMDALL_ONLY_SD=507,
ENC_FMIN_D_FLOATDP2=508,
ENC_FMIN_H_FLOATDP2=509,
ENC_FMIN_S_FLOATDP2=510,
ENC_FMIN_ASIMDSAME_ONLY=511,
ENC_FMIN_ASIMDSAMEFP16_ONLY=512,
ENC_FMLAL2_ASIMDELEM_LH=513,
ENC_FMLAL2_ASIMDSAME_F=514,
ENC_FMLAL_ASIMDELEM_LH=515,
ENC_FMLAL_ASIMDSAME_F=516,
ENC_FMLA_ASIMDELEM_RH_H=517,
ENC_FMLA_ASIMDELEM_R_SD=518,
ENC_FMLA_ASIMDSAME_ONLY=519,
ENC_FMLA_ASIMDSAMEFP16_ONLY=520,
ENC_FMLA_ASISDELEM_RH_H=521,
ENC_FMLA_ASISDELEM_R_SD=522,
ENC_FMLSL2_ASIMDELEM_LH=523,
ENC_FMLSL2_ASIMDSAME_F=524,
ENC_FMLSL_ASIMDELEM_LH=525,
ENC_FMLSL_ASIMDSAME_F=526,
ENC_FMLS_ASIMDELEM_RH_H=527,
ENC_FMLS_ASIMDELEM_R_SD=528,
ENC_FMLS_ASIMDSAME_ONLY=529,
ENC_FMLS_ASIMDSAMEFP16_ONLY=530,
ENC_FMLS_ASISDELEM_RH_H=531,
ENC_FMLS_ASISDELEM_R_SD=532,
ENC_FMOV_32H_FLOAT2INT=533,
ENC_FMOV_32S_FLOAT2INT=534,
ENC_FMOV_64D_FLOAT2INT=535,
ENC_FMOV_64H_FLOAT2INT=536,
ENC_FMOV_64VX_FLOAT2INT=537,
ENC_FMOV_D64_FLOAT2INT=538,
ENC_FMOV_D_FLOATDP1=539,
ENC_FMOV_D_FLOATIMM=540,
ENC_FMOV_H32_FLOAT2INT=541,
ENC_FMOV_H64_FLOAT2INT=542,
ENC_FMOV_H_FLOATDP1=543,
ENC_FMOV_H_FLOATIMM=544,
ENC_FMOV_S32_FLOAT2INT=545,
ENC_FMOV_S_FLOATDP1=546,
ENC_FMOV_S_FLOATIMM=547,
ENC_FMOV_V64I_FLOAT2INT=548,
ENC_FMOV_ASIMDIMM_D2_D=549,
ENC_FMOV_ASIMDIMM_H_H=550,
ENC_FMOV_ASIMDIMM_S_S=551,
ENC_FMOV_CPY_Z_P_I_=552,
ENC_FMOV_DUP_Z_I_=553,
ENC_FMOV_FCPY_Z_P_I_=554,
ENC_FMOV_FDUP_Z_I_=555,
ENC_FMSUB_D_FLOATDP3=556,
ENC_FMSUB_H_FLOATDP3=557,
ENC_FMSUB_S_FLOATDP3=558,
ENC_FMULX_ASIMDELEM_RH_H=559,
ENC_FMULX_ASIMDELEM_R_SD=560,
ENC_FMULX_ASIMDSAME_ONLY=561,
ENC_FMULX_ASIMDSAMEFP16_ONLY=562,
ENC_FMULX_ASISDELEM_RH_H=563,
ENC_FMULX_ASISDELEM_R_SD=564,
ENC_FMULX_ASISDSAME_ONLY=565,
ENC_FMULX_ASISDSAMEFP16_ONLY=566,
ENC_FMUL_D_FLOATDP2=567,
ENC_FMUL_H_FLOATDP2=568,
ENC_FMUL_S_FLOATDP2=569,
ENC_FMUL_ASIMDELEM_RH_H=570,
ENC_FMUL_ASIMDELEM_R_SD=571,
ENC_FMUL_ASIMDSAME_ONLY=572,
ENC_FMUL_ASIMDSAMEFP16_ONLY=573,
ENC_FMUL_ASISDELEM_RH_H=574,
ENC_FMUL_ASISDELEM_R_SD=575,
ENC_FNEG_D_FLOATDP1=576,
ENC_FNEG_H_FLOATDP1=577,
ENC_FNEG_S_FLOATDP1=578,
ENC_FNEG_ASIMDMISC_R=579,
ENC_FNEG_ASIMDMISCFP16_R=580,
ENC_FNMADD_D_FLOATDP3=581,
ENC_FNMADD_H_FLOATDP3=582,
ENC_FNMADD_S_FLOATDP3=583,
ENC_FNMSUB_D_FLOATDP3=584,
ENC_FNMSUB_H_FLOATDP3=585,
ENC_FNMSUB_S_FLOATDP3=586,
ENC_FNMUL_D_FLOATDP2=587,
ENC_FNMUL_H_FLOATDP2=588,
ENC_FNMUL_S_FLOATDP2=589,
ENC_FRECPE_ASIMDMISC_R=590,
ENC_FRECPE_ASIMDMISCFP16_R=591,
ENC_FRECPE_ASISDMISC_R=592,
ENC_FRECPE_ASISDMISCFP16_R=593,
ENC_FRECPS_ASIMDSAME_ONLY=594,
ENC_FRECPS_ASIMDSAMEFP16_ONLY=595,
ENC_FRECPS_ASISDSAME_ONLY=596,
ENC_FRECPS_ASISDSAMEFP16_ONLY=597,
ENC_FRECPX_ASISDMISC_R=598,
ENC_FRECPX_ASISDMISCFP16_R=599,
ENC_FRINT32X_D_FLOATDP1=600,
ENC_FRINT32X_S_FLOATDP1=601,
ENC_FRINT32X_ASIMDMISC_R=602,
ENC_FRINT32Z_D_FLOATDP1=603,
ENC_FRINT32Z_S_FLOATDP1=604,
ENC_FRINT32Z_ASIMDMISC_R=605,
ENC_FRINT64X_D_FLOATDP1=606,
ENC_FRINT64X_S_FLOATDP1=607,
ENC_FRINT64X_ASIMDMISC_R=608,
ENC_FRINT64Z_D_FLOATDP1=609,
ENC_FRINT64Z_S_FLOATDP1=610,
ENC_FRINT64Z_ASIMDMISC_R=611,
ENC_FRINTA_D_FLOATDP1=612,
ENC_FRINTA_H_FLOATDP1=613,
ENC_FRINTA_S_FLOATDP1=614,
ENC_FRINTA_ASIMDMISC_R=615,
ENC_FRINTA_ASIMDMISCFP16_R=616,
ENC_FRINTI_D_FLOATDP1=617,
ENC_FRINTI_H_FLOATDP1=618,
ENC_FRINTI_S_FLOATDP1=619,
ENC_FRINTI_ASIMDMISC_R=620,
ENC_FRINTI_ASIMDMISCFP16_R=621,
ENC_FRINTM_D_FLOATDP1=622,
ENC_FRINTM_H_FLOATDP1=623,
ENC_FRINTM_S_FLOATDP1=624,
ENC_FRINTM_ASIMDMISC_R=625,
ENC_FRINTM_ASIMDMISCFP16_R=626,
ENC_FRINTN_D_FLOATDP1=627,
ENC_FRINTN_H_FLOATDP1=628,
ENC_FRINTN_S_FLOATDP1=629,
ENC_FRINTN_ASIMDMISC_R=630,
ENC_FRINTN_ASIMDMISCFP16_R=631,
ENC_FRINTP_D_FLOATDP1=632,
ENC_FRINTP_H_FLOATDP1=633,
ENC_FRINTP_S_FLOATDP1=634,
ENC_FRINTP_ASIMDMISC_R=635,
ENC_FRINTP_ASIMDMISCFP16_R=636,
ENC_FRINTX_D_FLOATDP1=637,
ENC_FRINTX_H_FLOATDP1=638,
ENC_FRINTX_S_FLOATDP1=639,
ENC_FRINTX_ASIMDMISC_R=640,
ENC_FRINTX_ASIMDMISCFP16_R=641,
ENC_FRINTZ_D_FLOATDP1=642,
ENC_FRINTZ_H_FLOATDP1=643,
ENC_FRINTZ_S_FLOATDP1=644,
ENC_FRINTZ_ASIMDMISC_R=645,
ENC_FRINTZ_ASIMDMISCFP16_R=646,
ENC_FRSQRTE_ASIMDMISC_R=647,
ENC_FRSQRTE_ASIMDMISCFP16_R=648,
ENC_FRSQRTE_ASISDMISC_R=649,
ENC_FRSQRTE_ASISDMISCFP16_R=650,
ENC_FRSQRTS_ASIMDSAME_ONLY=651,
ENC_FRSQRTS_ASIMDSAMEFP16_ONLY=652,
ENC_FRSQRTS_ASISDSAME_ONLY=653,
ENC_FRSQRTS_ASISDSAMEFP16_ONLY=654,
ENC_FSQRT_D_FLOATDP1=655,
ENC_FSQRT_H_FLOATDP1=656,
ENC_FSQRT_S_FLOATDP1=657,
ENC_FSQRT_ASIMDMISC_R=658,
ENC_FSQRT_ASIMDMISCFP16_R=659,
ENC_FSUB_D_FLOATDP2=660,
ENC_FSUB_H_FLOATDP2=661,
ENC_FSUB_S_FLOATDP2=662,
ENC_FSUB_ASIMDSAME_ONLY=663,
ENC_FSUB_ASIMDSAMEFP16_ONLY=664,
ENC_GMI_64G_DP_2SRC=665,
ENC_HINT_HM_HINTS=666,
ENC_HLT_EX_EXCEPTION=667,
ENC_HVC_EX_EXCEPTION=668,
ENC_IC_SYS_CR_SYSTEMINSTRS=669,
ENC_INS_ASIMDINS_IR_R=670,
ENC_INS_ASIMDINS_IV_V=671,
ENC_IRG_64I_DP_2SRC=672,
ENC_ISB_BI_BARRIERS=673,
ENC_LD1R_ASISDLSO_R1=674,
ENC_LD1R_ASISDLSOP_R1_I=675,
ENC_LD1R_ASISDLSOP_RX1_R=676,
ENC_LD1_ASISDLSE_R1_1V=677,
ENC_LD1_ASISDLSE_R2_2V=678,
ENC_LD1_ASISDLSE_R3_3V=679,
ENC_LD1_ASISDLSE_R4_4V=680,
ENC_LD1_ASISDLSEP_I1_I1=681,
ENC_LD1_ASISDLSEP_I2_I2=682,
ENC_LD1_ASISDLSEP_I3_I3=683,
ENC_LD1_ASISDLSEP_I4_I4=684,
ENC_LD1_ASISDLSEP_R1_R1=685,
ENC_LD1_ASISDLSEP_R2_R2=686,
ENC_LD1_ASISDLSEP_R3_R3=687,
ENC_LD1_ASISDLSEP_R4_R4=688,
ENC_LD1_ASISDLSO_B1_1B=689,
ENC_LD1_ASISDLSO_D1_1D=690,
ENC_LD1_ASISDLSO_H1_1H=691,
ENC_LD1_ASISDLSO_S1_1S=692,
ENC_LD1_ASISDLSOP_B1_I1B=693,
ENC_LD1_ASISDLSOP_BX1_R1B=694,
ENC_LD1_ASISDLSOP_D1_I1D=695,
ENC_LD1_ASISDLSOP_DX1_R1D=696,
ENC_LD1_ASISDLSOP_H1_I1H=697,
ENC_LD1_ASISDLSOP_HX1_R1H=698,
ENC_LD1_ASISDLSOP_S1_I1S=699,
ENC_LD1_ASISDLSOP_SX1_R1S=700,
ENC_LD2R_ASISDLSO_R2=701,
ENC_LD2R_ASISDLSOP_R2_I=702,
ENC_LD2R_ASISDLSOP_RX2_R=703,
ENC_LD2_ASISDLSE_R2=704,
ENC_LD2_ASISDLSEP_I2_I=705,
ENC_LD2_ASISDLSEP_R2_R=706,
ENC_LD2_ASISDLSO_B2_2B=707,
ENC_LD2_ASISDLSO_D2_2D=708,
ENC_LD2_ASISDLSO_H2_2H=709,
ENC_LD2_ASISDLSO_S2_2S=710,
ENC_LD2_ASISDLSOP_B2_I2B=711,
ENC_LD2_ASISDLSOP_BX2_R2B=712,
ENC_LD2_ASISDLSOP_D2_I2D=713,
ENC_LD2_ASISDLSOP_DX2_R2D=714,
ENC_LD2_ASISDLSOP_H2_I2H=715,
ENC_LD2_ASISDLSOP_HX2_R2H=716,
ENC_LD2_ASISDLSOP_S2_I2S=717,
ENC_LD2_ASISDLSOP_SX2_R2S=718,
ENC_LD3R_ASISDLSO_R3=719,
ENC_LD3R_ASISDLSOP_R3_I=720,
ENC_LD3R_ASISDLSOP_RX3_R=721,
ENC_LD3_ASISDLSE_R3=722,
ENC_LD3_ASISDLSEP_I3_I=723,
ENC_LD3_ASISDLSEP_R3_R=724,
ENC_LD3_ASISDLSO_B3_3B=725,
ENC_LD3_ASISDLSO_D3_3D=726,
ENC_LD3_ASISDLSO_H3_3H=727,
ENC_LD3_ASISDLSO_S3_3S=728,
ENC_LD3_ASISDLSOP_B3_I3B=729,
ENC_LD3_ASISDLSOP_BX3_R3B=730,
ENC_LD3_ASISDLSOP_D3_I3D=731,
ENC_LD3_ASISDLSOP_DX3_R3D=732,
ENC_LD3_ASISDLSOP_H3_I3H=733,
ENC_LD3_ASISDLSOP_HX3_R3H=734,
ENC_LD3_ASISDLSOP_S3_I3S=735,
ENC_LD3_ASISDLSOP_SX3_R3S=736,
ENC_LD4R_ASISDLSO_R4=737,
ENC_LD4R_ASISDLSOP_R4_I=738,
ENC_LD4R_ASISDLSOP_RX4_R=739,
ENC_LD4_ASISDLSE_R4=740,
ENC_LD4_ASISDLSEP_I4_I=741,
ENC_LD4_ASISDLSEP_R4_R=742,
ENC_LD4_ASISDLSO_B4_4B=743,
ENC_LD4_ASISDLSO_D4_4D=744,
ENC_LD4_ASISDLSO_H4_4H=745,
ENC_LD4_ASISDLSO_S4_4S=746,
ENC_LD4_ASISDLSOP_B4_I4B=747,
ENC_LD4_ASISDLSOP_BX4_R4B=748,
ENC_LD4_ASISDLSOP_D4_I4D=749,
ENC_LD4_ASISDLSOP_DX4_R4D=750,
ENC_LD4_ASISDLSOP_H4_I4H=751,
ENC_LD4_ASISDLSOP_HX4_R4H=752,
ENC_LD4_ASISDLSOP_S4_I4S=753,
ENC_LD4_ASISDLSOP_SX4_R4S=754,
ENC_LD64B_64L_MEMOP=755,
ENC_LDADDAB_32_MEMOP=756,
ENC_LDADDAH_32_MEMOP=757,
ENC_LDADDALB_32_MEMOP=758,
ENC_LDADDALH_32_MEMOP=759,
ENC_LDADDAL_32_MEMOP=760,
ENC_LDADDAL_64_MEMOP=761,
ENC_LDADDA_32_MEMOP=762,
ENC_LDADDA_64_MEMOP=763,
ENC_LDADDB_32_MEMOP=764,
ENC_LDADDH_32_MEMOP=765,
ENC_LDADDLB_32_MEMOP=766,
ENC_LDADDLH_32_MEMOP=767,
ENC_LDADDL_32_MEMOP=768,
ENC_LDADDL_64_MEMOP=769,
ENC_LDADD_32_MEMOP=770,
ENC_LDADD_64_MEMOP=771,
ENC_LDAPRB_32L_MEMOP=772,
ENC_LDAPRH_32L_MEMOP=773,
ENC_LDAPR_32L_MEMOP=774,
ENC_LDAPR_64L_MEMOP=775,
ENC_LDAPURB_32_LDAPSTL_UNSCALED=776,
ENC_LDAPURH_32_LDAPSTL_UNSCALED=777,
ENC_LDAPURSB_32_LDAPSTL_UNSCALED=778,
ENC_LDAPURSB_64_LDAPSTL_UNSCALED=779,
ENC_LDAPURSH_32_LDAPSTL_UNSCALED=780,
ENC_LDAPURSH_64_LDAPSTL_UNSCALED=781,
ENC_LDAPURSW_64_LDAPSTL_UNSCALED=782,
ENC_LDAPUR_32_LDAPSTL_UNSCALED=783,
ENC_LDAPUR_64_LDAPSTL_UNSCALED=784,
ENC_LDARB_LR32_LDSTORD=785,
ENC_LDARH_LR32_LDSTORD=786,
ENC_LDAR_LR32_LDSTORD=787,
ENC_LDAR_LR64_LDSTORD=788,
ENC_LDAXP_LP32_LDSTEXCLP=789,
ENC_LDAXP_LP64_LDSTEXCLP=790,
ENC_LDAXRB_LR32_LDSTEXCLR=791,
ENC_LDAXRH_LR32_LDSTEXCLR=792,
ENC_LDAXR_LR32_LDSTEXCLR=793,
ENC_LDAXR_LR64_LDSTEXCLR=794,
ENC_LDCLRAB_32_MEMOP=795,
ENC_LDCLRAH_32_MEMOP=796,
ENC_LDCLRALB_32_MEMOP=797,
ENC_LDCLRALH_32_MEMOP=798,
ENC_LDCLRAL_32_MEMOP=799,
ENC_LDCLRAL_64_MEMOP=800,
ENC_LDCLRA_32_MEMOP=801,
ENC_LDCLRA_64_MEMOP=802,
ENC_LDCLRB_32_MEMOP=803,
ENC_LDCLRH_32_MEMOP=804,
ENC_LDCLRLB_32_MEMOP=805,
ENC_LDCLRLH_32_MEMOP=806,
ENC_LDCLRL_32_MEMOP=807,
ENC_LDCLRL_64_MEMOP=808,
ENC_LDCLR_32_MEMOP=809,
ENC_LDCLR_64_MEMOP=810,
ENC_LDEORAB_32_MEMOP=811,
ENC_LDEORAH_32_MEMOP=812,
ENC_LDEORALB_32_MEMOP=813,
ENC_LDEORALH_32_MEMOP=814,
ENC_LDEORAL_32_MEMOP=815,
ENC_LDEORAL_64_MEMOP=816,
ENC_LDEORA_32_MEMOP=817,
ENC_LDEORA_64_MEMOP=818,
ENC_LDEORB_32_MEMOP=819,
ENC_LDEORH_32_MEMOP=820,
ENC_LDEORLB_32_MEMOP=821,
ENC_LDEORLH_32_MEMOP=822,
ENC_LDEORL_32_MEMOP=823,
ENC_LDEORL_64_MEMOP=824,
ENC_LDEOR_32_MEMOP=825,
ENC_LDEOR_64_MEMOP=826,
ENC_LDGM_64BULK_LDSTTAGS=827,
ENC_LDG_64LOFFSET_LDSTTAGS=828,
ENC_LDLARB_LR32_LDSTORD=829,
ENC_LDLARH_LR32_LDSTORD=830,
ENC_LDLAR_LR32_LDSTORD=831,
ENC_LDLAR_LR64_LDSTORD=832,
ENC_LDNP_32_LDSTNAPAIR_OFFS=833,
ENC_LDNP_64_LDSTNAPAIR_OFFS=834,
ENC_LDNP_D_LDSTNAPAIR_OFFS=835,
ENC_LDNP_Q_LDSTNAPAIR_OFFS=836,
ENC_LDNP_S_LDSTNAPAIR_OFFS=837,
ENC_LDPSW_64_LDSTPAIR_OFF=838,
ENC_LDPSW_64_LDSTPAIR_POST=839,
ENC_LDPSW_64_LDSTPAIR_PRE=840,
ENC_LDP_32_LDSTPAIR_OFF=841,
ENC_LDP_32_LDSTPAIR_POST=842,
ENC_LDP_32_LDSTPAIR_PRE=843,
ENC_LDP_64_LDSTPAIR_OFF=844,
ENC_LDP_64_LDSTPAIR_POST=845,
ENC_LDP_64_LDSTPAIR_PRE=846,
ENC_LDP_D_LDSTPAIR_OFF=847,
ENC_LDP_D_LDSTPAIR_POST=848,
ENC_LDP_D_LDSTPAIR_PRE=849,
ENC_LDP_Q_LDSTPAIR_OFF=850,
ENC_LDP_Q_LDSTPAIR_POST=851,
ENC_LDP_Q_LDSTPAIR_PRE=852,
ENC_LDP_S_LDSTPAIR_OFF=853,
ENC_LDP_S_LDSTPAIR_POST=854,
ENC_LDP_S_LDSTPAIR_PRE=855,
ENC_LDRAA_64W_LDST_PAC=856,
ENC_LDRAA_64_LDST_PAC=857,
ENC_LDRAB_64W_LDST_PAC=858,
ENC_LDRAB_64_LDST_PAC=859,
ENC_LDRB_32BL_LDST_REGOFF=860,
ENC_LDRB_32B_LDST_REGOFF=861,
ENC_LDRB_32_LDST_IMMPOST=862,
ENC_LDRB_32_LDST_IMMPRE=863,
ENC_LDRB_32_LDST_POS=864,
ENC_LDRH_32_LDST_IMMPOST=865,
ENC_LDRH_32_LDST_IMMPRE=866,
ENC_LDRH_32_LDST_POS=867,
ENC_LDRH_32_LDST_REGOFF=868,
ENC_LDRSB_32BL_LDST_REGOFF=869,
ENC_LDRSB_32B_LDST_REGOFF=870,
ENC_LDRSB_32_LDST_IMMPOST=871,
ENC_LDRSB_32_LDST_IMMPRE=872,
ENC_LDRSB_32_LDST_POS=873,
ENC_LDRSB_64BL_LDST_REGOFF=874,
ENC_LDRSB_64B_LDST_REGOFF=875,
ENC_LDRSB_64_LDST_IMMPOST=876,
ENC_LDRSB_64_LDST_IMMPRE=877,
ENC_LDRSB_64_LDST_POS=878,
ENC_LDRSH_32_LDST_IMMPOST=879,
ENC_LDRSH_32_LDST_IMMPRE=880,
ENC_LDRSH_32_LDST_POS=881,
ENC_LDRSH_32_LDST_REGOFF=882,
ENC_LDRSH_64_LDST_IMMPOST=883,
ENC_LDRSH_64_LDST_IMMPRE=884,
ENC_LDRSH_64_LDST_POS=885,
ENC_LDRSH_64_LDST_REGOFF=886,
ENC_LDRSW_64_LDST_IMMPOST=887,
ENC_LDRSW_64_LDST_IMMPRE=888,
ENC_LDRSW_64_LDST_POS=889,
ENC_LDRSW_64_LDST_REGOFF=890,
ENC_LDRSW_64_LOADLIT=891,
ENC_LDR_32_LDST_IMMPOST=892,
ENC_LDR_32_LDST_IMMPRE=893,
ENC_LDR_32_LDST_POS=894,
ENC_LDR_32_LDST_REGOFF=895,
ENC_LDR_32_LOADLIT=896,
ENC_LDR_64_LDST_IMMPOST=897,
ENC_LDR_64_LDST_IMMPRE=898,
ENC_LDR_64_LDST_POS=899,
ENC_LDR_64_LDST_REGOFF=900,
ENC_LDR_64_LOADLIT=901,
ENC_LDR_BL_LDST_REGOFF=902,
ENC_LDR_B_LDST_IMMPOST=903,
ENC_LDR_B_LDST_IMMPRE=904,
ENC_LDR_B_LDST_POS=905,
ENC_LDR_B_LDST_REGOFF=906,
ENC_LDR_D_LDST_IMMPOST=907,
ENC_LDR_D_LDST_IMMPRE=908,
ENC_LDR_D_LDST_POS=909,
ENC_LDR_D_LDST_REGOFF=910,
ENC_LDR_D_LOADLIT=911,
ENC_LDR_H_LDST_IMMPOST=912,
ENC_LDR_H_LDST_IMMPRE=913,
ENC_LDR_H_LDST_POS=914,
ENC_LDR_H_LDST_REGOFF=915,
ENC_LDR_Q_LDST_IMMPOST=916,
ENC_LDR_Q_LDST_IMMPRE=917,
ENC_LDR_Q_LDST_POS=918,
ENC_LDR_Q_LDST_REGOFF=919,
ENC_LDR_Q_LOADLIT=920,
ENC_LDR_S_LDST_IMMPOST=921,
ENC_LDR_S_LDST_IMMPRE=922,
ENC_LDR_S_LDST_POS=923,
ENC_LDR_S_LDST_REGOFF=924,
ENC_LDR_S_LOADLIT=925,
ENC_LDSETAB_32_MEMOP=926,
ENC_LDSETAH_32_MEMOP=927,
ENC_LDSETALB_32_MEMOP=928,
ENC_LDSETALH_32_MEMOP=929,
ENC_LDSETAL_32_MEMOP=930,
ENC_LDSETAL_64_MEMOP=931,
ENC_LDSETA_32_MEMOP=932,
ENC_LDSETA_64_MEMOP=933,
ENC_LDSETB_32_MEMOP=934,
ENC_LDSETH_32_MEMOP=935,
ENC_LDSETLB_32_MEMOP=936,
ENC_LDSETLH_32_MEMOP=937,
ENC_LDSETL_32_MEMOP=938,
ENC_LDSETL_64_MEMOP=939,
ENC_LDSET_32_MEMOP=940,
ENC_LDSET_64_MEMOP=941,
ENC_LDSMAXAB_32_MEMOP=942,
ENC_LDSMAXAH_32_MEMOP=943,
ENC_LDSMAXALB_32_MEMOP=944,
ENC_LDSMAXALH_32_MEMOP=945,
ENC_LDSMAXAL_32_MEMOP=946,
ENC_LDSMAXAL_64_MEMOP=947,
ENC_LDSMAXA_32_MEMOP=948,
ENC_LDSMAXA_64_MEMOP=949,
ENC_LDSMAXB_32_MEMOP=950,
ENC_LDSMAXH_32_MEMOP=951,
ENC_LDSMAXLB_32_MEMOP=952,
ENC_LDSMAXLH_32_MEMOP=953,
ENC_LDSMAXL_32_MEMOP=954,
ENC_LDSMAXL_64_MEMOP=955,
ENC_LDSMAX_32_MEMOP=956,
ENC_LDSMAX_64_MEMOP=957,
ENC_LDSMINAB_32_MEMOP=958,
ENC_LDSMINAH_32_MEMOP=959,
ENC_LDSMINALB_32_MEMOP=960,
ENC_LDSMINALH_32_MEMOP=961,
ENC_LDSMINAL_32_MEMOP=962,
ENC_LDSMINAL_64_MEMOP=963,
ENC_LDSMINA_32_MEMOP=964,
ENC_LDSMINA_64_MEMOP=965,
ENC_LDSMINB_32_MEMOP=966,
ENC_LDSMINH_32_MEMOP=967,
ENC_LDSMINLB_32_MEMOP=968,
ENC_LDSMINLH_32_MEMOP=969,
ENC_LDSMINL_32_MEMOP=970,
ENC_LDSMINL_64_MEMOP=971,
ENC_LDSMIN_32_MEMOP=972,
ENC_LDSMIN_64_MEMOP=973,
ENC_LDTRB_32_LDST_UNPRIV=974,
ENC_LDTRH_32_LDST_UNPRIV=975,
ENC_LDTRSB_32_LDST_UNPRIV=976,
ENC_LDTRSB_64_LDST_UNPRIV=977,
ENC_LDTRSH_32_LDST_UNPRIV=978,
ENC_LDTRSH_64_LDST_UNPRIV=979,
ENC_LDTRSW_64_LDST_UNPRIV=980,
ENC_LDTR_32_LDST_UNPRIV=981,
ENC_LDTR_64_LDST_UNPRIV=982,
ENC_LDUMAXAB_32_MEMOP=983,
ENC_LDUMAXAH_32_MEMOP=984,
ENC_LDUMAXALB_32_MEMOP=985,
ENC_LDUMAXALH_32_MEMOP=986,
ENC_LDUMAXAL_32_MEMOP=987,
ENC_LDUMAXAL_64_MEMOP=988,
ENC_LDUMAXA_32_MEMOP=989,
ENC_LDUMAXA_64_MEMOP=990,
ENC_LDUMAXB_32_MEMOP=991,
ENC_LDUMAXH_32_MEMOP=992,
ENC_LDUMAXLB_32_MEMOP=993,
ENC_LDUMAXLH_32_MEMOP=994,
ENC_LDUMAXL_32_MEMOP=995,
ENC_LDUMAXL_64_MEMOP=996,
ENC_LDUMAX_32_MEMOP=997,
ENC_LDUMAX_64_MEMOP=998,
ENC_LDUMINAB_32_MEMOP=999,
ENC_LDUMINAH_32_MEMOP=1000,
ENC_LDUMINALB_32_MEMOP=1001,
ENC_LDUMINALH_32_MEMOP=1002,
ENC_LDUMINAL_32_MEMOP=1003,
ENC_LDUMINAL_64_MEMOP=1004,
ENC_LDUMINA_32_MEMOP=1005,
ENC_LDUMINA_64_MEMOP=1006,
ENC_LDUMINB_32_MEMOP=1007,
ENC_LDUMINH_32_MEMOP=1008,
ENC_LDUMINLB_32_MEMOP=1009,
ENC_LDUMINLH_32_MEMOP=1010,
ENC_LDUMINL_32_MEMOP=1011,
ENC_LDUMINL_64_MEMOP=1012,
ENC_LDUMIN_32_MEMOP=1013,
ENC_LDUMIN_64_MEMOP=1014,
ENC_LDURB_32_LDST_UNSCALED=1015,
ENC_LDURH_32_LDST_UNSCALED=1016,
ENC_LDURSB_32_LDST_UNSCALED=1017,
ENC_LDURSB_64_LDST_UNSCALED=1018,
ENC_LDURSH_32_LDST_UNSCALED=1019,
ENC_LDURSH_64_LDST_UNSCALED=1020,
ENC_LDURSW_64_LDST_UNSCALED=1021,
ENC_LDUR_32_LDST_UNSCALED=1022,
ENC_LDUR_64_LDST_UNSCALED=1023,
ENC_LDUR_B_LDST_UNSCALED=1024,
ENC_LDUR_D_LDST_UNSCALED=1025,
ENC_LDUR_H_LDST_UNSCALED=1026,
ENC_LDUR_Q_LDST_UNSCALED=1027,
ENC_LDUR_S_LDST_UNSCALED=1028,
ENC_LDXP_LP32_LDSTEXCLP=1029,
ENC_LDXP_LP64_LDSTEXCLP=1030,
ENC_LDXRB_LR32_LDSTEXCLR=1031,
ENC_LDXRH_LR32_LDSTEXCLR=1032,
ENC_LDXR_LR32_LDSTEXCLR=1033,
ENC_LDXR_LR64_LDSTEXCLR=1034,
ENC_LSLV_32_DP_2SRC=1035,
ENC_LSLV_64_DP_2SRC=1036,
ENC_LSL_LSLV_32_DP_2SRC=1037,
ENC_LSL_LSLV_64_DP_2SRC=1038,
ENC_LSL_UBFM_32M_BITFIELD=1039,
ENC_LSL_UBFM_64M_BITFIELD=1040,
ENC_LSRV_32_DP_2SRC=1041,
ENC_LSRV_64_DP_2SRC=1042,
ENC_LSR_LSRV_32_DP_2SRC=1043,
ENC_LSR_LSRV_64_DP_2SRC=1044,
ENC_LSR_UBFM_32M_BITFIELD=1045,
ENC_LSR_UBFM_64M_BITFIELD=1046,
ENC_MADD_32A_DP_3SRC=1047,
ENC_MADD_64A_DP_3SRC=1048,
ENC_MLA_ASIMDELEM_R=1049,
ENC_MLA_ASIMDSAME_ONLY=1050,
ENC_MLS_ASIMDELEM_R=1051,
ENC_MLS_ASIMDSAME_ONLY=1052,
ENC_MNEG_MSUB_32A_DP_3SRC=1053,
ENC_MNEG_MSUB_64A_DP_3SRC=1054,
ENC_MOVI_ASIMDIMM_D2_D=1055,
ENC_MOVI_ASIMDIMM_D_DS=1056,
ENC_MOVI_ASIMDIMM_L_HL=1057,
ENC_MOVI_ASIMDIMM_L_SL=1058,
ENC_MOVI_ASIMDIMM_M_SM=1059,
ENC_MOVI_ASIMDIMM_N_B=1060,
ENC_MOVK_32_MOVEWIDE=1061,
ENC_MOVK_64_MOVEWIDE=1062,
ENC_MOVN_32_MOVEWIDE=1063,
ENC_MOVN_64_MOVEWIDE=1064,
ENC_MOVS_ANDS_P_P_PP_Z=1065,
ENC_MOVS_ORRS_P_P_PP_Z=1066,
ENC_MOVZ_32_MOVEWIDE=1067,
ENC_MOVZ_64_MOVEWIDE=1068,
ENC_MOV_ADD_32_ADDSUB_IMM=1069,
ENC_MOV_ADD_64_ADDSUB_IMM=1070,
ENC_MOV_DUP_ASISDONE_ONLY=1071,
ENC_MOV_INS_ASIMDINS_IR_R=1072,
ENC_MOV_INS_ASIMDINS_IV_V=1073,
ENC_MOV_MOVN_32_MOVEWIDE=1074,
ENC_MOV_MOVN_64_MOVEWIDE=1075,
ENC_MOV_MOVZ_32_MOVEWIDE=1076,
ENC_MOV_MOVZ_64_MOVEWIDE=1077,
ENC_MOV_ORR_32_LOG_IMM=1078,
ENC_MOV_ORR_32_LOG_SHIFT=1079,
ENC_MOV_ORR_64_LOG_IMM=1080,
ENC_MOV_ORR_64_LOG_SHIFT=1081,
ENC_MOV_ORR_ASIMDSAME_ONLY=1082,
ENC_MOV_UMOV_ASIMDINS_W_W=1083,
ENC_MOV_UMOV_ASIMDINS_X_X=1084,
ENC_MOV_AND_P_P_PP_Z=1085,
ENC_MOV_CPY_Z_O_I_=1086,
ENC_MOV_CPY_Z_P_I_=1087,
ENC_MOV_CPY_Z_P_R_=1088,
ENC_MOV_CPY_Z_P_V_=1089,
ENC_MOV_DUP_Z_I_=1090,
ENC_MOV_DUP_Z_R_=1091,
ENC_MOV_DUP_Z_ZI_=1092,
ENC_MOV_DUP_Z_ZI_2=1093,
ENC_MOV_DUPM_Z_I_=1094,
ENC_MOV_ORR_P_P_PP_Z=1095,
ENC_MOV_ORR_Z_ZZ_=1096,
ENC_MOV_SEL_P_P_PP_=1097,
ENC_MOV_SEL_Z_P_ZZ_=1098,
ENC_MRS_RS_SYSTEMMOVE=1099,
ENC_MSR_SI_PSTATE=1100,
ENC_MSR_SR_SYSTEMMOVE=1101,
ENC_MSUB_32A_DP_3SRC=1102,
ENC_MSUB_64A_DP_3SRC=1103,
ENC_MUL_MADD_32A_DP_3SRC=1104,
ENC_MUL_MADD_64A_DP_3SRC=1105,
ENC_MUL_ASIMDELEM_R=1106,
ENC_MUL_ASIMDSAME_ONLY=1107,
ENC_MVNI_ASIMDIMM_L_HL=1108,
ENC_MVNI_ASIMDIMM_L_SL=1109,
ENC_MVNI_ASIMDIMM_M_SM=1110,
ENC_MVN_NOT_ASIMDMISC_R=1111,
ENC_MVN_ORN_32_LOG_SHIFT=1112,
ENC_MVN_ORN_64_LOG_SHIFT=1113,
ENC_NEGS_SUBS_32_ADDSUB_SHIFT=1114,
ENC_NEGS_SUBS_64_ADDSUB_SHIFT=1115,
ENC_NEG_SUB_32_ADDSUB_SHIFT=1116,
ENC_NEG_SUB_64_ADDSUB_SHIFT=1117,
ENC_NEG_ASIMDMISC_R=1118,
ENC_NEG_ASISDMISC_R=1119,
ENC_NGCS_SBCS_32_ADDSUB_CARRY=1120,
ENC_NGCS_SBCS_64_ADDSUB_CARRY=1121,
ENC_NGC_SBC_32_ADDSUB_CARRY=1122,
ENC_NGC_SBC_64_ADDSUB_CARRY=1123,
ENC_NOP_HI_HINTS=1124,
ENC_NOTS_EORS_P_P_PP_Z=1125,
ENC_NOT_ASIMDMISC_R=1126,
ENC_NOT_EOR_P_P_PP_Z=1127,
ENC_ORN_32_LOG_SHIFT=1128,
ENC_ORN_64_LOG_SHIFT=1129,
ENC_ORN_ASIMDSAME_ONLY=1130,
ENC_ORN_ORR_Z_ZI_=1131,
ENC_ORR_32_LOG_IMM=1132,
ENC_ORR_32_LOG_SHIFT=1133,
ENC_ORR_64_LOG_IMM=1134,
ENC_ORR_64_LOG_SHIFT=1135,
ENC_ORR_ASIMDIMM_L_HL=1136,
ENC_ORR_ASIMDIMM_L_SL=1137,
ENC_ORR_ASIMDSAME_ONLY=1138,
ENC_PACDA_64P_DP_1SRC=1139,
ENC_PACDB_64P_DP_1SRC=1140,
ENC_PACDZA_64Z_DP_1SRC=1141,
ENC_PACDZB_64Z_DP_1SRC=1142,
ENC_PACGA_64P_DP_2SRC=1143,
ENC_PACIA1716_HI_HINTS=1144,
ENC_PACIASP_HI_HINTS=1145,
ENC_PACIAZ_HI_HINTS=1146,
ENC_PACIA_64P_DP_1SRC=1147,
ENC_PACIB1716_HI_HINTS=1148,
ENC_PACIBSP_HI_HINTS=1149,
ENC_PACIBZ_HI_HINTS=1150,
ENC_PACIB_64P_DP_1SRC=1151,
ENC_PACIZA_64Z_DP_1SRC=1152,
ENC_PACIZB_64Z_DP_1SRC=1153,
ENC_PMULL_ASIMDDIFF_L=1154,
ENC_PMUL_ASIMDSAME_ONLY=1155,
ENC_PRFM_P_LDST_POS=1156,
ENC_PRFM_P_LDST_REGOFF=1157,
ENC_PRFM_P_LOADLIT=1158,
ENC_PRFUM_P_LDST_UNSCALED=1159,
ENC_PSB_HC_HINTS=1160,
ENC_PSSBB_DSB_BO_BARRIERS=1161,
ENC_RADDHN_ASIMDDIFF_N=1162,
ENC_RAX1_VVV2_CRYPTOSHA512_3=1163,
ENC_RBIT_32_DP_1SRC=1164,
ENC_RBIT_64_DP_1SRC=1165,
ENC_RBIT_ASIMDMISC_R=1166,
ENC_RESERVED_21_ASIMDELEM=1167,
ENC_RESERVED_35_ASIMDELEM=1168,
ENC_RESERVED_36_ASISDSAME=1169,
ENC_RESERVED_37_ASISDSAME=1170,
ENC_RESERVED_38_ASISDSAME=1171,
ENC_RESERVED_39_ASISDSAME=1172,
ENC_RESERVED_42_ASISDSAME=1173,
ENC_RESERVED_44_ASISDSAME=1174,
ENC_RESERVED_45_ASISDSAME=1175,
ENC_RESERVED_46_ASISDSAME=1176,
ENC_RESERVED_47_ASISDSAME=1177,
ENC_RESERVED_48_ASISDSAME=1178,
ENC_RESERVED_50_ASISDSAME=1179,
ENC_RESERVED_52_ASISDSAME=1180,
ENC_RESERVED_53_ASISDSAME=1181,
ENC_RESERVED_54_ASISDSAME=1182,
ENC_RESERVED_57_ASISDSAME=1183,
ENC_RESERVED_67_ASISDSAME=1184,
ENC_RESERVED_68_ASISDSAME=1185,
ENC_RESERVED_69_ASISDSAME=1186,
ENC_RESERVED_70_ASISDSAME=1187,
ENC_RESERVED_72_ASISDSAME=1188,
ENC_RESERVED_74_ASISDSAME=1189,
ENC_RETAA_64E_BRANCH_REG=1190,
ENC_RETAB_64E_BRANCH_REG=1191,
ENC_RET_64R_BRANCH_REG=1192,
ENC_REV16_32_DP_1SRC=1193,
ENC_REV16_64_DP_1SRC=1194,
ENC_REV16_ASIMDMISC_R=1195,
ENC_REV32_64_DP_1SRC=1196,
ENC_REV32_ASIMDMISC_R=1197,
ENC_REV64_REV_64_DP_1SRC=1198,
ENC_REV64_ASIMDMISC_R=1199,
ENC_REV_32_DP_1SRC=1200,
ENC_REV_64_DP_1SRC=1201,
ENC_RMIF_ONLY_RMIF=1202,
ENC_RORV_32_DP_2SRC=1203,
ENC_RORV_64_DP_2SRC=1204,
ENC_ROR_EXTR_32_EXTRACT=1205,
ENC_ROR_EXTR_64_EXTRACT=1206,
ENC_ROR_RORV_32_DP_2SRC=1207,
ENC_ROR_RORV_64_DP_2SRC=1208,
ENC_RSHRN_ASIMDSHF_N=1209,
ENC_RSUBHN_ASIMDDIFF_N=1210,
ENC_SABAL_ASIMDDIFF_L=1211,
ENC_SABA_ASIMDSAME_ONLY=1212,
ENC_SABDL_ASIMDDIFF_L=1213,
ENC_SABD_ASIMDSAME_ONLY=1214,
ENC_SADALP_ASIMDMISC_P=1215,
ENC_SADDLP_ASIMDMISC_P=1216,
ENC_SADDLV_ASIMDALL_ONLY=1217,
ENC_SADDL_ASIMDDIFF_L=1218,
ENC_SADDW_ASIMDDIFF_W=1219,
ENC_SBCS_32_ADDSUB_CARRY=1220,
ENC_SBCS_64_ADDSUB_CARRY=1221,
ENC_SBC_32_ADDSUB_CARRY=1222,
ENC_SBC_64_ADDSUB_CARRY=1223,
ENC_SBFIZ_SBFM_32M_BITFIELD=1224,
ENC_SBFIZ_SBFM_64M_BITFIELD=1225,
ENC_SBFM_32M_BITFIELD=1226,
ENC_SBFM_64M_BITFIELD=1227,
ENC_SBFX_SBFM_32M_BITFIELD=1228,
ENC_SBFX_SBFM_64M_BITFIELD=1229,
ENC_SB_ONLY_BARRIERS=1230,
ENC_SCVTF_D32_FLOAT2FIX=1231,
ENC_SCVTF_D32_FLOAT2INT=1232,
ENC_SCVTF_D64_FLOAT2FIX=1233,
ENC_SCVTF_D64_FLOAT2INT=1234,
ENC_SCVTF_H32_FLOAT2FIX=1235,
ENC_SCVTF_H32_FLOAT2INT=1236,
ENC_SCVTF_H64_FLOAT2FIX=1237,
ENC_SCVTF_H64_FLOAT2INT=1238,
ENC_SCVTF_S32_FLOAT2FIX=1239,
ENC_SCVTF_S32_FLOAT2INT=1240,
ENC_SCVTF_S64_FLOAT2FIX=1241,
ENC_SCVTF_S64_FLOAT2INT=1242,
ENC_SCVTF_ASIMDMISC_R=1243,
ENC_SCVTF_ASIMDMISCFP16_R=1244,
ENC_SCVTF_ASIMDSHF_C=1245,
ENC_SCVTF_ASISDMISC_R=1246,
ENC_SCVTF_ASISDMISCFP16_R=1247,
ENC_SCVTF_ASISDSHF_C=1248,
ENC_SDIV_32_DP_2SRC=1249,
ENC_SDIV_64_DP_2SRC=1250,
ENC_SDOT_ASIMDELEM_D=1251,
ENC_SDOT_ASIMDSAME2_D=1252,
ENC_SETF16_ONLY_SETF=1253,
ENC_SETF8_ONLY_SETF=1254,
ENC_SEVL_HI_HINTS=1255,
ENC_SEV_HI_HINTS=1256,
ENC_SHA1C_QSV_CRYPTOSHA3=1257,
ENC_SHA1H_SS_CRYPTOSHA2=1258,
ENC_SHA1M_QSV_CRYPTOSHA3=1259,
ENC_SHA1P_QSV_CRYPTOSHA3=1260,
ENC_SHA1SU0_VVV_CRYPTOSHA3=1261,
ENC_SHA1SU1_VV_CRYPTOSHA2=1262,
ENC_SHA256H2_QQV_CRYPTOSHA3=1263,
ENC_SHA256H_QQV_CRYPTOSHA3=1264,
ENC_SHA256SU0_VV_CRYPTOSHA2=1265,
ENC_SHA256SU1_VVV_CRYPTOSHA3=1266,
ENC_SHA512H2_QQV_CRYPTOSHA512_3=1267,
ENC_SHA512H_QQV_CRYPTOSHA512_3=1268,
ENC_SHA512SU0_VV2_CRYPTOSHA512_2=1269,
ENC_SHA512SU1_VVV2_CRYPTOSHA512_3=1270,
ENC_SHADD_ASIMDSAME_ONLY=1271,
ENC_SHLL_ASIMDMISC_S=1272,
ENC_SHL_ASIMDSHF_R=1273,
ENC_SHL_ASISDSHF_R=1274,
ENC_SHRN_ASIMDSHF_N=1275,
ENC_SHSUB_ASIMDSAME_ONLY=1276,
ENC_SLI_ASIMDSHF_R=1277,
ENC_SLI_ASISDSHF_R=1278,
ENC_SM3PARTW1_VVV4_CRYPTOSHA512_3=1279,
ENC_SM3PARTW2_VVV4_CRYPTOSHA512_3=1280,
ENC_SM3SS1_VVV4_CRYPTO4=1281,
ENC_SM3TT1A_VVV4_CRYPTO3_IMM2=1282,
ENC_SM3TT1B_VVV4_CRYPTO3_IMM2=1283,
ENC_SM3TT2A_VVV4_CRYPTO3_IMM2=1284,
ENC_SM3TT2B_VVV_CRYPTO3_IMM2=1285,
ENC_SM4EKEY_VVV4_CRYPTOSHA512_3=1286,
ENC_SM4E_VV4_CRYPTOSHA512_2=1287,
ENC_SMADDL_64WA_DP_3SRC=1288,
ENC_SMAXP_ASIMDSAME_ONLY=1289,
ENC_SMAXV_ASIMDALL_ONLY=1290,
ENC_SMAX_ASIMDSAME_ONLY=1291,
ENC_SMC_EX_EXCEPTION=1292,
ENC_SMINP_ASIMDSAME_ONLY=1293,
ENC_SMINV_ASIMDALL_ONLY=1294,
ENC_SMIN_ASIMDSAME_ONLY=1295,
ENC_SMLAL_ASIMDDIFF_L=1296,
ENC_SMLAL_ASIMDELEM_L=1297,
ENC_SMLSL_ASIMDDIFF_L=1298,
ENC_SMLSL_ASIMDELEM_L=1299,
ENC_SMMLA_ASIMDSAME2_G=1300,
ENC_SMNEGL_SMSUBL_64WA_DP_3SRC=1301,
ENC_SMOV_ASIMDINS_W_W=1302,
ENC_SMOV_ASIMDINS_X_X=1303,
ENC_SMSUBL_64WA_DP_3SRC=1304,
ENC_SMULH_64_DP_3SRC=1305,
ENC_SMULL_SMADDL_64WA_DP_3SRC=1306,
ENC_SMULL_ASIMDDIFF_L=1307,
ENC_SMULL_ASIMDELEM_L=1308,
ENC_SQABS_ASIMDMISC_R=1309,
ENC_SQABS_ASISDMISC_R=1310,
ENC_SQADD_ASIMDSAME_ONLY=1311,
ENC_SQADD_ASISDSAME_ONLY=1312,
ENC_SQDMLAL_ASIMDDIFF_L=1313,
ENC_SQDMLAL_ASIMDELEM_L=1314,
ENC_SQDMLAL_ASISDDIFF_ONLY=1315,
ENC_SQDMLAL_ASISDELEM_L=1316,
ENC_SQDMLSL_ASIMDDIFF_L=1317,
ENC_SQDMLSL_ASIMDELEM_L=1318,
ENC_SQDMLSL_ASISDDIFF_ONLY=1319,
ENC_SQDMLSL_ASISDELEM_L=1320,
ENC_SQDMULH_ASIMDELEM_R=1321,
ENC_SQDMULH_ASIMDSAME_ONLY=1322,
ENC_SQDMULH_ASISDELEM_R=1323,
ENC_SQDMULH_ASISDSAME_ONLY=1324,
ENC_SQDMULL_ASIMDDIFF_L=1325,
ENC_SQDMULL_ASIMDELEM_L=1326,
ENC_SQDMULL_ASISDDIFF_ONLY=1327,
ENC_SQDMULL_ASISDELEM_L=1328,
ENC_SQNEG_ASIMDMISC_R=1329,
ENC_SQNEG_ASISDMISC_R=1330,
ENC_SQRDMLAH_ASIMDELEM_R=1331,
ENC_SQRDMLAH_ASIMDSAME2_ONLY=1332,
ENC_SQRDMLAH_ASISDELEM_R=1333,
ENC_SQRDMLAH_ASISDSAME2_ONLY=1334,
ENC_SQRDMLSH_ASIMDELEM_R=1335,
ENC_SQRDMLSH_ASIMDSAME2_ONLY=1336,
ENC_SQRDMLSH_ASISDELEM_R=1337,
ENC_SQRDMLSH_ASISDSAME2_ONLY=1338,
ENC_SQRDMULH_ASIMDELEM_R=1339,
ENC_SQRDMULH_ASIMDSAME_ONLY=1340,
ENC_SQRDMULH_ASISDELEM_R=1341,
ENC_SQRDMULH_ASISDSAME_ONLY=1342,
ENC_SQRSHL_ASIMDSAME_ONLY=1343,
ENC_SQRSHL_ASISDSAME_ONLY=1344,
ENC_SQRSHRN_ASIMDSHF_N=1345,
ENC_SQRSHRN_ASISDSHF_N=1346,
ENC_SQRSHRUN_ASIMDSHF_N=1347,
ENC_SQRSHRUN_ASISDSHF_N=1348,
ENC_SQSHLU_ASIMDSHF_R=1349,
ENC_SQSHLU_ASISDSHF_R=1350,
ENC_SQSHL_ASIMDSAME_ONLY=1351,
ENC_SQSHL_ASIMDSHF_R=1352,
ENC_SQSHL_ASISDSAME_ONLY=1353,
ENC_SQSHL_ASISDSHF_R=1354,
ENC_SQSHRN_ASIMDSHF_N=1355,
ENC_SQSHRN_ASISDSHF_N=1356,
ENC_SQSHRUN_ASIMDSHF_N=1357,
ENC_SQSHRUN_ASISDSHF_N=1358,
ENC_SQSUB_ASIMDSAME_ONLY=1359,
ENC_SQSUB_ASISDSAME_ONLY=1360,
ENC_SQXTN_ASIMDMISC_N=1361,
ENC_SQXTN_ASISDMISC_N=1362,
ENC_SQXTUN_ASIMDMISC_N=1363,
ENC_SQXTUN_ASISDMISC_N=1364,
ENC_SRHADD_ASIMDSAME_ONLY=1365,
ENC_SRI_ASIMDSHF_R=1366,
ENC_SRI_ASISDSHF_R=1367,
ENC_SRSHL_ASIMDSAME_ONLY=1368,
ENC_SRSHL_ASISDSAME_ONLY=1369,
ENC_SRSHR_ASIMDSHF_R=1370,
ENC_SRSHR_ASISDSHF_R=1371,
ENC_SRSRA_ASIMDSHF_R=1372,
ENC_SRSRA_ASISDSHF_R=1373,
ENC_SSBB_DSB_BO_BARRIERS=1374,
ENC_SSHLL_ASIMDSHF_L=1375,
ENC_SSHL_ASIMDSAME_ONLY=1376,
ENC_SSHL_ASISDSAME_ONLY=1377,
ENC_SSHR_ASIMDSHF_R=1378,
ENC_SSHR_ASISDSHF_R=1379,
ENC_SSRA_ASIMDSHF_R=1380,
ENC_SSRA_ASISDSHF_R=1381,
ENC_SSUBL_ASIMDDIFF_L=1382,
ENC_SSUBW_ASIMDDIFF_W=1383,
ENC_ST1_ASISDLSE_R1_1V=1384,
ENC_ST1_ASISDLSE_R2_2V=1385,
ENC_ST1_ASISDLSE_R3_3V=1386,
ENC_ST1_ASISDLSE_R4_4V=1387,
ENC_ST1_ASISDLSEP_I1_I1=1388,
ENC_ST1_ASISDLSEP_I2_I2=1389,
ENC_ST1_ASISDLSEP_I3_I3=1390,
ENC_ST1_ASISDLSEP_I4_I4=1391,
ENC_ST1_ASISDLSEP_R1_R1=1392,
ENC_ST1_ASISDLSEP_R2_R2=1393,
ENC_ST1_ASISDLSEP_R3_R3=1394,
ENC_ST1_ASISDLSEP_R4_R4=1395,
ENC_ST1_ASISDLSO_B1_1B=1396,
ENC_ST1_ASISDLSO_D1_1D=1397,
ENC_ST1_ASISDLSO_H1_1H=1398,
ENC_ST1_ASISDLSO_S1_1S=1399,
ENC_ST1_ASISDLSOP_B1_I1B=1400,
ENC_ST1_ASISDLSOP_BX1_R1B=1401,
ENC_ST1_ASISDLSOP_D1_I1D=1402,
ENC_ST1_ASISDLSOP_DX1_R1D=1403,
ENC_ST1_ASISDLSOP_H1_I1H=1404,
ENC_ST1_ASISDLSOP_HX1_R1H=1405,
ENC_ST1_ASISDLSOP_S1_I1S=1406,
ENC_ST1_ASISDLSOP_SX1_R1S=1407,
ENC_ST2G_64SOFFSET_LDSTTAGS=1408,
ENC_ST2G_64SPOST_LDSTTAGS=1409,
ENC_ST2G_64SPRE_LDSTTAGS=1410,
ENC_ST2_ASISDLSE_R2=1411,
ENC_ST2_ASISDLSEP_I2_I=1412,
ENC_ST2_ASISDLSEP_R2_R=1413,
ENC_ST2_ASISDLSO_B2_2B=1414,
ENC_ST2_ASISDLSO_D2_2D=1415,
ENC_ST2_ASISDLSO_H2_2H=1416,
ENC_ST2_ASISDLSO_S2_2S=1417,
ENC_ST2_ASISDLSOP_B2_I2B=1418,
ENC_ST2_ASISDLSOP_BX2_R2B=1419,
ENC_ST2_ASISDLSOP_D2_I2D=1420,
ENC_ST2_ASISDLSOP_DX2_R2D=1421,
ENC_ST2_ASISDLSOP_H2_I2H=1422,
ENC_ST2_ASISDLSOP_HX2_R2H=1423,
ENC_ST2_ASISDLSOP_S2_I2S=1424,
ENC_ST2_ASISDLSOP_SX2_R2S=1425,
ENC_ST3_ASISDLSE_R3=1426,
ENC_ST3_ASISDLSEP_I3_I=1427,
ENC_ST3_ASISDLSEP_R3_R=1428,
ENC_ST3_ASISDLSO_B3_3B=1429,
ENC_ST3_ASISDLSO_D3_3D=1430,
ENC_ST3_ASISDLSO_H3_3H=1431,
ENC_ST3_ASISDLSO_S3_3S=1432,
ENC_ST3_ASISDLSOP_B3_I3B=1433,
ENC_ST3_ASISDLSOP_BX3_R3B=1434,
ENC_ST3_ASISDLSOP_D3_I3D=1435,
ENC_ST3_ASISDLSOP_DX3_R3D=1436,
ENC_ST3_ASISDLSOP_H3_I3H=1437,
ENC_ST3_ASISDLSOP_HX3_R3H=1438,
ENC_ST3_ASISDLSOP_S3_I3S=1439,
ENC_ST3_ASISDLSOP_SX3_R3S=1440,
ENC_ST4_ASISDLSE_R4=1441,
ENC_ST4_ASISDLSEP_I4_I=1442,
ENC_ST4_ASISDLSEP_R4_R=1443,
ENC_ST4_ASISDLSO_B4_4B=1444,
ENC_ST4_ASISDLSO_D4_4D=1445,
ENC_ST4_ASISDLSO_H4_4H=1446,
ENC_ST4_ASISDLSO_S4_4S=1447,
ENC_ST4_ASISDLSOP_B4_I4B=1448,
ENC_ST4_ASISDLSOP_BX4_R4B=1449,
ENC_ST4_ASISDLSOP_D4_I4D=1450,
ENC_ST4_ASISDLSOP_DX4_R4D=1451,
ENC_ST4_ASISDLSOP_H4_I4H=1452,
ENC_ST4_ASISDLSOP_HX4_R4H=1453,
ENC_ST4_ASISDLSOP_S4_I4S=1454,
ENC_ST4_ASISDLSOP_SX4_R4S=1455,
ENC_ST64BV0_64_MEMOP=1456,
ENC_ST64BV_64_MEMOP=1457,
ENC_ST64B_64L_MEMOP=1458,
ENC_STADDB_LDADDB_32_MEMOP=1459,
ENC_STADDH_LDADDH_32_MEMOP=1460,
ENC_STADDLB_LDADDLB_32_MEMOP=1461,
ENC_STADDLH_LDADDLH_32_MEMOP=1462,
ENC_STADDL_LDADDL_32_MEMOP=1463,
ENC_STADDL_LDADDL_64_MEMOP=1464,
ENC_STADD_LDADD_32_MEMOP=1465,
ENC_STADD_LDADD_64_MEMOP=1466,
ENC_STCLRB_LDCLRB_32_MEMOP=1467,
ENC_STCLRH_LDCLRH_32_MEMOP=1468,
ENC_STCLRLB_LDCLRLB_32_MEMOP=1469,
ENC_STCLRLH_LDCLRLH_32_MEMOP=1470,
ENC_STCLRL_LDCLRL_32_MEMOP=1471,
ENC_STCLRL_LDCLRL_64_MEMOP=1472,
ENC_STCLR_LDCLR_32_MEMOP=1473,
ENC_STCLR_LDCLR_64_MEMOP=1474,
ENC_STEORB_LDEORB_32_MEMOP=1475,
ENC_STEORH_LDEORH_32_MEMOP=1476,
ENC_STEORLB_LDEORLB_32_MEMOP=1477,
ENC_STEORLH_LDEORLH_32_MEMOP=1478,
ENC_STEORL_LDEORL_32_MEMOP=1479,
ENC_STEORL_LDEORL_64_MEMOP=1480,
ENC_STEOR_LDEOR_32_MEMOP=1481,
ENC_STEOR_LDEOR_64_MEMOP=1482,
ENC_STGM_64BULK_LDSTTAGS=1483,
ENC_STGP_64_LDSTPAIR_OFF=1484,
ENC_STGP_64_LDSTPAIR_POST=1485,
ENC_STGP_64_LDSTPAIR_PRE=1486,
ENC_STG_64SOFFSET_LDSTTAGS=1487,
ENC_STG_64SPOST_LDSTTAGS=1488,
ENC_STG_64SPRE_LDSTTAGS=1489,
ENC_STLLRB_SL32_LDSTORD=1490,
ENC_STLLRH_SL32_LDSTORD=1491,
ENC_STLLR_SL32_LDSTORD=1492,
ENC_STLLR_SL64_LDSTORD=1493,
ENC_STLRB_SL32_LDSTORD=1494,
ENC_STLRH_SL32_LDSTORD=1495,
ENC_STLR_SL32_LDSTORD=1496,
ENC_STLR_SL64_LDSTORD=1497,
ENC_STLURB_32_LDAPSTL_UNSCALED=1498,
ENC_STLURH_32_LDAPSTL_UNSCALED=1499,
ENC_STLUR_32_LDAPSTL_UNSCALED=1500,
ENC_STLUR_64_LDAPSTL_UNSCALED=1501,
ENC_STLXP_SP32_LDSTEXCLP=1502,
ENC_STLXP_SP64_LDSTEXCLP=1503,
ENC_STLXRB_SR32_LDSTEXCLR=1504,
ENC_STLXRH_SR32_LDSTEXCLR=1505,
ENC_STLXR_SR32_LDSTEXCLR=1506,
ENC_STLXR_SR64_LDSTEXCLR=1507,
ENC_STNP_32_LDSTNAPAIR_OFFS=1508,
ENC_STNP_64_LDSTNAPAIR_OFFS=1509,
ENC_STNP_D_LDSTNAPAIR_OFFS=1510,
ENC_STNP_Q_LDSTNAPAIR_OFFS=1511,
ENC_STNP_S_LDSTNAPAIR_OFFS=1512,
ENC_STP_32_LDSTPAIR_OFF=1513,
ENC_STP_32_LDSTPAIR_POST=1514,
ENC_STP_32_LDSTPAIR_PRE=1515,
ENC_STP_64_LDSTPAIR_OFF=1516,
ENC_STP_64_LDSTPAIR_POST=1517,
ENC_STP_64_LDSTPAIR_PRE=1518,
ENC_STP_D_LDSTPAIR_OFF=1519,
ENC_STP_D_LDSTPAIR_POST=1520,
ENC_STP_D_LDSTPAIR_PRE=1521,
ENC_STP_Q_LDSTPAIR_OFF=1522,
ENC_STP_Q_LDSTPAIR_POST=1523,
ENC_STP_Q_LDSTPAIR_PRE=1524,
ENC_STP_S_LDSTPAIR_OFF=1525,
ENC_STP_S_LDSTPAIR_POST=1526,
ENC_STP_S_LDSTPAIR_PRE=1527,
ENC_STRB_32BL_LDST_REGOFF=1528,
ENC_STRB_32B_LDST_REGOFF=1529,
ENC_STRB_32_LDST_IMMPOST=1530,
ENC_STRB_32_LDST_IMMPRE=1531,
ENC_STRB_32_LDST_POS=1532,
ENC_STRH_32_LDST_IMMPOST=1533,
ENC_STRH_32_LDST_IMMPRE=1534,
ENC_STRH_32_LDST_POS=1535,
ENC_STRH_32_LDST_REGOFF=1536,
ENC_STR_32_LDST_IMMPOST=1537,
ENC_STR_32_LDST_IMMPRE=1538,
ENC_STR_32_LDST_POS=1539,
ENC_STR_32_LDST_REGOFF=1540,
ENC_STR_64_LDST_IMMPOST=1541,
ENC_STR_64_LDST_IMMPRE=1542,
ENC_STR_64_LDST_POS=1543,
ENC_STR_64_LDST_REGOFF=1544,
ENC_STR_BL_LDST_REGOFF=1545,
ENC_STR_B_LDST_IMMPOST=1546,
ENC_STR_B_LDST_IMMPRE=1547,
ENC_STR_B_LDST_POS=1548,
ENC_STR_B_LDST_REGOFF=1549,
ENC_STR_D_LDST_IMMPOST=1550,
ENC_STR_D_LDST_IMMPRE=1551,
ENC_STR_D_LDST_POS=1552,
ENC_STR_D_LDST_REGOFF=1553,
ENC_STR_H_LDST_IMMPOST=1554,
ENC_STR_H_LDST_IMMPRE=1555,
ENC_STR_H_LDST_POS=1556,
ENC_STR_H_LDST_REGOFF=1557,
ENC_STR_Q_LDST_IMMPOST=1558,
ENC_STR_Q_LDST_IMMPRE=1559,
ENC_STR_Q_LDST_POS=1560,
ENC_STR_Q_LDST_REGOFF=1561,
ENC_STR_S_LDST_IMMPOST=1562,
ENC_STR_S_LDST_IMMPRE=1563,
ENC_STR_S_LDST_POS=1564,
ENC_STR_S_LDST_REGOFF=1565,
ENC_STSETB_LDSETB_32_MEMOP=1566,
ENC_STSETH_LDSETH_32_MEMOP=1567,
ENC_STSETLB_LDSETLB_32_MEMOP=1568,
ENC_STSETLH_LDSETLH_32_MEMOP=1569,
ENC_STSETL_LDSETL_32_MEMOP=1570,
ENC_STSETL_LDSETL_64_MEMOP=1571,
ENC_STSET_LDSET_32_MEMOP=1572,
ENC_STSET_LDSET_64_MEMOP=1573,
ENC_STSMAXB_LDSMAXB_32_MEMOP=1574,
ENC_STSMAXH_LDSMAXH_32_MEMOP=1575,
ENC_STSMAXLB_LDSMAXLB_32_MEMOP=1576,
ENC_STSMAXLH_LDSMAXLH_32_MEMOP=1577,
ENC_STSMAXL_LDSMAXL_32_MEMOP=1578,
ENC_STSMAXL_LDSMAXL_64_MEMOP=1579,
ENC_STSMAX_LDSMAX_32_MEMOP=1580,
ENC_STSMAX_LDSMAX_64_MEMOP=1581,
ENC_STSMINB_LDSMINB_32_MEMOP=1582,
ENC_STSMINH_LDSMINH_32_MEMOP=1583,
ENC_STSMINLB_LDSMINLB_32_MEMOP=1584,
ENC_STSMINLH_LDSMINLH_32_MEMOP=1585,
ENC_STSMINL_LDSMINL_32_MEMOP=1586,
ENC_STSMINL_LDSMINL_64_MEMOP=1587,
ENC_STSMIN_LDSMIN_32_MEMOP=1588,
ENC_STSMIN_LDSMIN_64_MEMOP=1589,
ENC_STTRB_32_LDST_UNPRIV=1590,
ENC_STTRH_32_LDST_UNPRIV=1591,
ENC_STTR_32_LDST_UNPRIV=1592,
ENC_STTR_64_LDST_UNPRIV=1593,
ENC_STUMAXB_LDUMAXB_32_MEMOP=1594,
ENC_STUMAXH_LDUMAXH_32_MEMOP=1595,
ENC_STUMAXLB_LDUMAXLB_32_MEMOP=1596,
ENC_STUMAXLH_LDUMAXLH_32_MEMOP=1597,
ENC_STUMAXL_LDUMAXL_32_MEMOP=1598,
ENC_STUMAXL_LDUMAXL_64_MEMOP=1599,
ENC_STUMAX_LDUMAX_32_MEMOP=1600,
ENC_STUMAX_LDUMAX_64_MEMOP=1601,
ENC_STUMINB_LDUMINB_32_MEMOP=1602,
ENC_STUMINH_LDUMINH_32_MEMOP=1603,
ENC_STUMINLB_LDUMINLB_32_MEMOP=1604,
ENC_STUMINLH_LDUMINLH_32_MEMOP=1605,
ENC_STUMINL_LDUMINL_32_MEMOP=1606,
ENC_STUMINL_LDUMINL_64_MEMOP=1607,
ENC_STUMIN_LDUMIN_32_MEMOP=1608,
ENC_STUMIN_LDUMIN_64_MEMOP=1609,
ENC_STURB_32_LDST_UNSCALED=1610,
ENC_STURH_32_LDST_UNSCALED=1611,
ENC_STUR_32_LDST_UNSCALED=1612,
ENC_STUR_64_LDST_UNSCALED=1613,
ENC_STUR_B_LDST_UNSCALED=1614,
ENC_STUR_D_LDST_UNSCALED=1615,
ENC_STUR_H_LDST_UNSCALED=1616,
ENC_STUR_Q_LDST_UNSCALED=1617,
ENC_STUR_S_LDST_UNSCALED=1618,
ENC_STXP_SP32_LDSTEXCLP=1619,
ENC_STXP_SP64_LDSTEXCLP=1620,
ENC_STXRB_SR32_LDSTEXCLR=1621,
ENC_STXRH_SR32_LDSTEXCLR=1622,
ENC_STXR_SR32_LDSTEXCLR=1623,
ENC_STXR_SR64_LDSTEXCLR=1624,
ENC_STZ2G_64SOFFSET_LDSTTAGS=1625,
ENC_STZ2G_64SPOST_LDSTTAGS=1626,
ENC_STZ2G_64SPRE_LDSTTAGS=1627,
ENC_STZGM_64BULK_LDSTTAGS=1628,
ENC_STZG_64SOFFSET_LDSTTAGS=1629,
ENC_STZG_64SPOST_LDSTTAGS=1630,
ENC_STZG_64SPRE_LDSTTAGS=1631,
ENC_SUBG_64_ADDSUB_IMMTAGS=1632,
ENC_SUBHN_ASIMDDIFF_N=1633,
ENC_SUBPS_64S_DP_2SRC=1634,
ENC_SUBP_64S_DP_2SRC=1635,
ENC_SUBS_32S_ADDSUB_EXT=1636,
ENC_SUBS_32S_ADDSUB_IMM=1637,
ENC_SUBS_32_ADDSUB_SHIFT=1638,
ENC_SUBS_64S_ADDSUB_EXT=1639,
ENC_SUBS_64S_ADDSUB_IMM=1640,
ENC_SUBS_64_ADDSUB_SHIFT=1641,
ENC_SUB_32_ADDSUB_EXT=1642,
ENC_SUB_32_ADDSUB_IMM=1643,
ENC_SUB_32_ADDSUB_SHIFT=1644,
ENC_SUB_64_ADDSUB_EXT=1645,
ENC_SUB_64_ADDSUB_IMM=1646,
ENC_SUB_64_ADDSUB_SHIFT=1647,
ENC_SUB_ASIMDSAME_ONLY=1648,
ENC_SUB_ASISDSAME_ONLY=1649,
ENC_SUDOT_ASIMDELEM_D=1650,
ENC_SUQADD_ASIMDMISC_R=1651,
ENC_SUQADD_ASISDMISC_R=1652,
ENC_SVC_EX_EXCEPTION=1653,
ENC_SWPAB_32_MEMOP=1654,
ENC_SWPAH_32_MEMOP=1655,
ENC_SWPALB_32_MEMOP=1656,
ENC_SWPALH_32_MEMOP=1657,
ENC_SWPAL_32_MEMOP=1658,
ENC_SWPAL_64_MEMOP=1659,
ENC_SWPA_32_MEMOP=1660,
ENC_SWPA_64_MEMOP=1661,
ENC_SWPB_32_MEMOP=1662,
ENC_SWPH_32_MEMOP=1663,
ENC_SWPLB_32_MEMOP=1664,
ENC_SWPLH_32_MEMOP=1665,
ENC_SWPL_32_MEMOP=1666,
ENC_SWPL_64_MEMOP=1667,
ENC_SWP_32_MEMOP=1668,
ENC_SWP_64_MEMOP=1669,
ENC_SXTB_SBFM_32M_BITFIELD=1670,
ENC_SXTB_SBFM_64M_BITFIELD=1671,
ENC_SXTH_SBFM_32M_BITFIELD=1672,
ENC_SXTH_SBFM_64M_BITFIELD=1673,
ENC_SXTL_SSHLL_ASIMDSHF_L=1674,
ENC_SXTW_SBFM_64M_BITFIELD=1675,
ENC_SYSL_RC_SYSTEMINSTRS=1676,
ENC_SYS_CR_SYSTEMINSTRS=1677,
ENC_TBL_ASIMDTBL_L1_1=1678,
ENC_TBL_ASIMDTBL_L2_2=1679,
ENC_TBL_ASIMDTBL_L3_3=1680,
ENC_TBL_ASIMDTBL_L4_4=1681,
ENC_TBNZ_ONLY_TESTBRANCH=1682,
ENC_TBX_ASIMDTBL_L1_1=1683,
ENC_TBX_ASIMDTBL_L2_2=1684,
ENC_TBX_ASIMDTBL_L3_3=1685,
ENC_TBX_ASIMDTBL_L4_4=1686,
ENC_TBZ_ONLY_TESTBRANCH=1687,
ENC_TCANCEL_EX_EXCEPTION=1688,
ENC_TCOMMIT_ONLY_BARRIERS=1689,
ENC_TLBI_SYS_CR_SYSTEMINSTRS=1690,
ENC_TRN1_ASIMDPERM_ONLY=1691,
ENC_TRN2_ASIMDPERM_ONLY=1692,
ENC_TSB_HC_HINTS=1693,
ENC_TSTART_BR_SYSTEMRESULT=1694,
ENC_TST_ANDS_32S_LOG_IMM=1695,
ENC_TST_ANDS_32_LOG_SHIFT=1696,
ENC_TST_ANDS_64S_LOG_IMM=1697,
ENC_TST_ANDS_64_LOG_SHIFT=1698,
ENC_TTEST_BR_SYSTEMRESULT=1699,
ENC_UABAL_ASIMDDIFF_L=1700,
ENC_UABA_ASIMDSAME_ONLY=1701,
ENC_UABDL_ASIMDDIFF_L=1702,
ENC_UABD_ASIMDSAME_ONLY=1703,
ENC_UADALP_ASIMDMISC_P=1704,
ENC_UADDLP_ASIMDMISC_P=1705,
ENC_UADDLV_ASIMDALL_ONLY=1706,
ENC_UADDL_ASIMDDIFF_L=1707,
ENC_UADDW_ASIMDDIFF_W=1708,
ENC_UBFIZ_UBFM_32M_BITFIELD=1709,
ENC_UBFIZ_UBFM_64M_BITFIELD=1710,
ENC_UBFM_32M_BITFIELD=1711,
ENC_UBFM_64M_BITFIELD=1712,
ENC_UBFX_UBFM_32M_BITFIELD=1713,
ENC_UBFX_UBFM_64M_BITFIELD=1714,
ENC_UCVTF_D32_FLOAT2FIX=1715,
ENC_UCVTF_D32_FLOAT2INT=1716,
ENC_UCVTF_D64_FLOAT2FIX=1717,
ENC_UCVTF_D64_FLOAT2INT=1718,
ENC_UCVTF_H32_FLOAT2FIX=1719,
ENC_UCVTF_H32_FLOAT2INT=1720,
ENC_UCVTF_H64_FLOAT2FIX=1721,
ENC_UCVTF_H64_FLOAT2INT=1722,
ENC_UCVTF_S32_FLOAT2FIX=1723,
ENC_UCVTF_S32_FLOAT2INT=1724,
ENC_UCVTF_S64_FLOAT2FIX=1725,
ENC_UCVTF_S64_FLOAT2INT=1726,
ENC_UCVTF_ASIMDMISC_R=1727,
ENC_UCVTF_ASIMDMISCFP16_R=1728,
ENC_UCVTF_ASIMDSHF_C=1729,
ENC_UCVTF_ASISDMISC_R=1730,
ENC_UCVTF_ASISDMISCFP16_R=1731,
ENC_UCVTF_ASISDSHF_C=1732,
ENC_UDF_ONLY_PERM_UNDEF=1733,
ENC_UDIV_32_DP_2SRC=1734,
ENC_UDIV_64_DP_2SRC=1735,
ENC_UDOT_ASIMDELEM_D=1736,
ENC_UDOT_ASIMDSAME2_D=1737,
ENC_UHADD_ASIMDSAME_ONLY=1738,
ENC_UHSUB_ASIMDSAME_ONLY=1739,
ENC_UMADDL_64WA_DP_3SRC=1740,
ENC_UMAXP_ASIMDSAME_ONLY=1741,
ENC_UMAXV_ASIMDALL_ONLY=1742,
ENC_UMAX_ASIMDSAME_ONLY=1743,
ENC_UMINP_ASIMDSAME_ONLY=1744,
ENC_UMINV_ASIMDALL_ONLY=1745,
ENC_UMIN_ASIMDSAME_ONLY=1746,
ENC_UMLAL_ASIMDDIFF_L=1747,
ENC_UMLAL_ASIMDELEM_L=1748,
ENC_UMLSL_ASIMDDIFF_L=1749,
ENC_UMLSL_ASIMDELEM_L=1750,
ENC_UMMLA_ASIMDSAME2_G=1751,
ENC_UMNEGL_UMSUBL_64WA_DP_3SRC=1752,
ENC_UMOV_ASIMDINS_W_W=1753,
ENC_UMOV_ASIMDINS_X_X=1754,
ENC_UMSUBL_64WA_DP_3SRC=1755,
ENC_UMULH_64_DP_3SRC=1756,
ENC_UMULL_UMADDL_64WA_DP_3SRC=1757,
ENC_UMULL_ASIMDDIFF_L=1758,
ENC_UMULL_ASIMDELEM_L=1759,
ENC_UNALLOCATED_100_ASIMDSAME=1760,
ENC_UNALLOCATED_10_ADDSUB_EXT=1761,
ENC_UNALLOCATED_10_ADDSUB_IMMTAGS=1762,
ENC_UNALLOCATED_10_ADDSUB_SHIFT=1763,
ENC_UNALLOCATED_10_BARRIERS=1764,
ENC_UNALLOCATED_10_BRANCH_REG=1765,
ENC_UNALLOCATED_10_COMSWAP=1766,
ENC_UNALLOCATED_10_COMSWAPPR=1767,
ENC_UNALLOCATED_10_CONDCMP_IMM=1768,
ENC_UNALLOCATED_10_CONDCMP_REG=1769,
ENC_UNALLOCATED_10_CONDSEL=1770,
ENC_UNALLOCATED_10_DP_1SRC=1771,
ENC_UNALLOCATED_10_EXCEPTION=1772,
ENC_UNALLOCATED_10_FLOAT2FIX=1773,
ENC_UNALLOCATED_10_FLOAT2INT=1774,
ENC_UNALLOCATED_10_FLOATCCMP=1775,
ENC_UNALLOCATED_10_FLOATCMP=1776,
ENC_UNALLOCATED_10_FLOATDP1=1777,
ENC_UNALLOCATED_10_FLOATDP2=1778,
ENC_UNALLOCATED_10_FLOATDP3=1779,
ENC_UNALLOCATED_10_FLOATIMM=1780,
ENC_UNALLOCATED_10_FLOATSEL=1781,
ENC_UNALLOCATED_10_LOG_IMM=1782,
ENC_UNALLOCATED_10_LOG_SHIFT=1783,
ENC_UNALLOCATED_10_MOVEWIDE=1784,
ENC_UNALLOCATED_10_PSTATE=1785,
ENC_UNALLOCATED_10_RMIF=1786,
ENC_UNALLOCATED_10_SETF=1787,
ENC_UNALLOCATED_10_SYSTEMRESULT=1788,
ENC_UNALLOCATED_11_ADDSUB_EXT=1789,
ENC_UNALLOCATED_11_ADDSUB_IMMTAGS=1790,
ENC_UNALLOCATED_11_ADDSUB_SHIFT=1791,
ENC_UNALLOCATED_11_ASIMDALL=1792,
ENC_UNALLOCATED_11_ASIMDELEM=1793,
ENC_UNALLOCATED_11_ASIMDEXT=1794,
ENC_UNALLOCATED_11_ASIMDINS=1795,
ENC_UNALLOCATED_11_ASIMDMISCFP16=1796,
ENC_UNALLOCATED_11_ASIMDPERM=1797,
ENC_UNALLOCATED_11_ASIMDSAME2=1798,
ENC_UNALLOCATED_11_ASIMDTBL=1799,
ENC_UNALLOCATED_11_ASISDDIFF=1800,
ENC_UNALLOCATED_11_ASISDELEM=1801,
ENC_UNALLOCATED_11_ASISDLSO=1802,
ENC_UNALLOCATED_11_ASISDLSOP=1803,
ENC_UNALLOCATED_11_ASISDMISC=1804,
ENC_UNALLOCATED_11_ASISDMISCFP16=1805,
ENC_UNALLOCATED_11_ASISDPAIR=1806,
ENC_UNALLOCATED_11_ASISDSAME=1807,
ENC_UNALLOCATED_11_ASISDSAME2=1808,
ENC_UNALLOCATED_11_ASISDSHF=1809,
ENC_UNALLOCATED_11_BARRIERS=1810,
ENC_UNALLOCATED_11_BITFIELD=1811,
ENC_UNALLOCATED_11_CONDBRANCH=1812,
ENC_UNALLOCATED_11_CONDCMP_IMM=1813,
ENC_UNALLOCATED_11_CONDCMP_REG=1814,
ENC_UNALLOCATED_11_CONDSEL=1815,
ENC_UNALLOCATED_11_CRYPTOAES=1816,
ENC_UNALLOCATED_11_CRYPTOSHA2=1817,
ENC_UNALLOCATED_11_CRYPTOSHA3=1818,
ENC_UNALLOCATED_11_CRYPTOSHA512_2=1819,
ENC_UNALLOCATED_11_DP_1SRC=1820,
ENC_UNALLOCATED_11_DP_2SRC=1821,
ENC_UNALLOCATED_11_EXTRACT=1822,
ENC_UNALLOCATED_11_FLOAT2FIX=1823,
ENC_UNALLOCATED_11_FLOAT2INT=1824,
ENC_UNALLOCATED_11_FLOATCCMP=1825,
ENC_UNALLOCATED_11_FLOATCMP=1826,
ENC_UNALLOCATED_11_FLOATDP1=1827,
ENC_UNALLOCATED_11_FLOATDP2=1828,
ENC_UNALLOCATED_11_FLOATDP3=1829,
ENC_UNALLOCATED_11_FLOATIMM=1830,
ENC_UNALLOCATED_11_FLOATSEL=1831,
ENC_UNALLOCATED_11_RMIF=1832,
ENC_UNALLOCATED_11_SETF=1833,
ENC_UNALLOCATED_11_SYSTEMRESULT=1834,
ENC_UNALLOCATED_120=1835,
ENC_UNALLOCATED_121=1836,
ENC_UNALLOCATED_122=1837,
ENC_UNALLOCATED_123=1838,
ENC_UNALLOCATED_124=1839,
ENC_UNALLOCATED_125=1840,
ENC_UNALLOCATED_126=1841,
ENC_UNALLOCATED_127=1842,
ENC_UNALLOCATED_128=1843,
ENC_UNALLOCATED_129=1844,
ENC_UNALLOCATED_12_ADDSUB_EXT=1845,
ENC_UNALLOCATED_12_ASIMDALL=1846,
ENC_UNALLOCATED_12_ASIMDEXT=1847,
ENC_UNALLOCATED_12_ASIMDINS=1848,
ENC_UNALLOCATED_12_ASIMDMISCFP16=1849,
ENC_UNALLOCATED_12_ASIMDTBL=1850,
ENC_UNALLOCATED_12_ASISDDIFF=1851,
ENC_UNALLOCATED_12_ASISDLSE=1852,
ENC_UNALLOCATED_12_ASISDMISC=1853,
ENC_UNALLOCATED_12_ASISDMISCFP16=1854,
ENC_UNALLOCATED_12_ASISDONE=1855,
ENC_UNALLOCATED_12_ASISDPAIR=1856,
ENC_UNALLOCATED_12_BARRIERS=1857,
ENC_UNALLOCATED_12_BITFIELD=1858,
ENC_UNALLOCATED_12_BRANCH_REG=1859,
ENC_UNALLOCATED_12_CONDBRANCH=1860,
ENC_UNALLOCATED_12_CONDCMP_IMM=1861,
ENC_UNALLOCATED_12_CONDCMP_REG=1862,
ENC_UNALLOCATED_12_CRYPTOAES=1863,
ENC_UNALLOCATED_12_CRYPTOSHA2=1864,
ENC_UNALLOCATED_12_CRYPTOSHA3=1865,
ENC_UNALLOCATED_12_DP_1SRC=1866,
ENC_UNALLOCATED_12_EXTRACT=1867,
ENC_UNALLOCATED_12_FLOAT2FIX=1868,
ENC_UNALLOCATED_12_FLOAT2INT=1869,
ENC_UNALLOCATED_12_FLOATCCMP=1870,
ENC_UNALLOCATED_12_FLOATCMP=1871,
ENC_UNALLOCATED_12_FLOATDP1=1872,
ENC_UNALLOCATED_12_FLOATDP2=1873,
ENC_UNALLOCATED_12_FLOATDP3=1874,
ENC_UNALLOCATED_12_FLOATIMM=1875,
ENC_UNALLOCATED_12_FLOATSEL=1876,
ENC_UNALLOCATED_12_LDSTNAPAIR_OFFS=1877,
ENC_UNALLOCATED_12_SYSTEMINSTRSWITHREG=1878,
ENC_UNALLOCATED_12_SYSTEMRESULT=1879,
ENC_UNALLOCATED_130=1880,
ENC_UNALLOCATED_131=1881,
ENC_UNALLOCATED_132=1882,
ENC_UNALLOCATED_133=1883,
ENC_UNALLOCATED_134=1884,
ENC_UNALLOCATED_135=1885,
ENC_UNALLOCATED_136=1886,
ENC_UNALLOCATED_137=1887,
ENC_UNALLOCATED_138=1888,
ENC_UNALLOCATED_139=1889,
ENC_UNALLOCATED_13_ADDSUB_EXT=1890,
ENC_UNALLOCATED_13_ASIMDELEM=1891,
ENC_UNALLOCATED_13_ASIMDMISCFP16=1892,
ENC_UNALLOCATED_13_ASIMDSAME2=1893,
ENC_UNALLOCATED_13_ASIMDSHF=1894,
ENC_UNALLOCATED_13_ASISDDIFF=1895,
ENC_UNALLOCATED_13_ASISDELEM=1896,
ENC_UNALLOCATED_13_ASISDLSEP=1897,
ENC_UNALLOCATED_13_ASISDMISCFP16=1898,
ENC_UNALLOCATED_13_ASISDONE=1899,
ENC_UNALLOCATED_13_ASISDSAME2=1900,
ENC_UNALLOCATED_13_ASISDSAMEFP16=1901,
ENC_UNALLOCATED_13_BRANCH_REG=1902,
ENC_UNALLOCATED_13_CRYPTOAES=1903,
ENC_UNALLOCATED_13_DP_1SRC=1904,
ENC_UNALLOCATED_13_EXTRACT=1905,
ENC_UNALLOCATED_13_FLOAT2FIX=1906,
ENC_UNALLOCATED_13_FLOAT2INT=1907,
ENC_UNALLOCATED_13_FLOATCMP=1908,
ENC_UNALLOCATED_13_FLOATDP2=1909,
ENC_UNALLOCATED_13_FLOATIMM=1910,
ENC_UNALLOCATED_13_LDSTTAGS=1911,
ENC_UNALLOCATED_13_MOVEWIDE=1912,
ENC_UNALLOCATED_13_RMIF=1913,
ENC_UNALLOCATED_13_SYSTEMINSTRSWITHREG=1914,
ENC_UNALLOCATED_13_SYSTEMRESULT=1915,
ENC_UNALLOCATED_140=1916,
ENC_UNALLOCATED_141=1917,
ENC_UNALLOCATED_142=1918,
ENC_UNALLOCATED_143=1919,
ENC_UNALLOCATED_144=1920,
ENC_UNALLOCATED_145=1921,
ENC_UNALLOCATED_146=1922,
ENC_UNALLOCATED_147=1923,
ENC_UNALLOCATED_148=1924,
ENC_UNALLOCATED_149=1925,
ENC_UNALLOCATED_14_ADDSUB_IMMTAGS=1926,
ENC_UNALLOCATED_14_ASIMDMISC=1927,
ENC_UNALLOCATED_14_ASISDELEM=1928,
ENC_UNALLOCATED_14_ASISDLSE=1929,
ENC_UNALLOCATED_14_ASISDLSO=1930,
ENC_UNALLOCATED_14_ASISDLSOP=1931,
ENC_UNALLOCATED_14_ASISDONE=1932,
ENC_UNALLOCATED_14_ASISDSAME=1933,
ENC_UNALLOCATED_14_ASISDSAMEFP16=1934,
ENC_UNALLOCATED_14_ASISDSHF=1935,
ENC_UNALLOCATED_14_BARRIERS=1936,
ENC_UNALLOCATED_14_CRYPTO4=1937,
ENC_UNALLOCATED_14_DP_1SRC=1938,
ENC_UNALLOCATED_14_DP_2SRC=1939,
ENC_UNALLOCATED_14_DP_3SRC=1940,
ENC_UNALLOCATED_14_FLOAT2FIX=1941,
ENC_UNALLOCATED_14_FLOAT2INT=1942,
ENC_UNALLOCATED_14_FLOATCMP=1943,
ENC_UNALLOCATED_14_FLOATDP2=1944,
ENC_UNALLOCATED_14_FLOATIMM=1945,
ENC_UNALLOCATED_14_LDST_PAC=1946,
ENC_UNALLOCATED_14_RMIF=1947,
ENC_UNALLOCATED_14_SETF=1948,
ENC_UNALLOCATED_14_SYSTEMINSTRSWITHREG=1949,
ENC_UNALLOCATED_150=1950,
ENC_UNALLOCATED_151=1951,
ENC_UNALLOCATED_152=1952,
ENC_UNALLOCATED_153=1953,
ENC_UNALLOCATED_154=1954,
ENC_UNALLOCATED_154_MEMOP=1955,
ENC_UNALLOCATED_155=1956,
ENC_UNALLOCATED_155_MEMOP=1957,
ENC_UNALLOCATED_156=1958,
ENC_UNALLOCATED_156_MEMOP=1959,
ENC_UNALLOCATED_157=1960,
ENC_UNALLOCATED_158=1961,
ENC_UNALLOCATED_158_MEMOP=1962,
ENC_UNALLOCATED_159=1963,
ENC_UNALLOCATED_159_MEMOP=1964,
ENC_UNALLOCATED_15_ASIMDALL=1965,
ENC_UNALLOCATED_15_ASIMDINS=1966,
ENC_UNALLOCATED_15_ASIMDPERM=1967,
ENC_UNALLOCATED_15_ASISDDIFF=1968,
ENC_UNALLOCATED_15_ASISDMISC=1969,
ENC_UNALLOCATED_15_ASISDONE=1970,
ENC_UNALLOCATED_15_ASISDSAME=1971,
ENC_UNALLOCATED_15_ASISDSAME2=1972,
ENC_UNALLOCATED_15_BRANCH_REG=1973,
ENC_UNALLOCATED_15_DP_1SRC=1974,
ENC_UNALLOCATED_15_DP_2SRC=1975,
ENC_UNALLOCATED_15_EXCEPTION=1976,
ENC_UNALLOCATED_15_FLOAT2FIX=1977,
ENC_UNALLOCATED_15_FLOATCMP=1978,
ENC_UNALLOCATED_15_FLOATDP2=1979,
ENC_UNALLOCATED_15_FLOATIMM=1980,
ENC_UNALLOCATED_15_LDST_PAC=1981,
ENC_UNALLOCATED_15_LDSTTAGS=1982,
ENC_UNALLOCATED_15_SETF=1983,
ENC_UNALLOCATED_160=1984,
ENC_UNALLOCATED_160_MEMOP=1985,
ENC_UNALLOCATED_161=1986,
ENC_UNALLOCATED_161_MEMOP=1987,
ENC_UNALLOCATED_162=1988,
ENC_UNALLOCATED_162_MEMOP=1989,
ENC_UNALLOCATED_163=1990,
ENC_UNALLOCATED_163_MEMOP=1991,
ENC_UNALLOCATED_164=1992,
ENC_UNALLOCATED_165=1993,
ENC_UNALLOCATED_165_MEMOP=1994,
ENC_UNALLOCATED_166=1995,
ENC_UNALLOCATED_166_MEMOP=1996,
ENC_UNALLOCATED_167=1997,
ENC_UNALLOCATED_167_MEMOP=1998,
ENC_UNALLOCATED_168=1999,
ENC_UNALLOCATED_168_MEMOP=2000,
ENC_UNALLOCATED_169=2001,
ENC_UNALLOCATED_169_MEMOP=2002,
ENC_UNALLOCATED_16_ASIMDALL=2003,
ENC_UNALLOCATED_16_ASIMDELEM=2004,
ENC_UNALLOCATED_16_ASIMDSAMEFP16=2005,
ENC_UNALLOCATED_16_ASIMDSHF=2006,
ENC_UNALLOCATED_16_ASISDDIFF=2007,
ENC_UNALLOCATED_16_ASISDELEM=2008,
ENC_UNALLOCATED_16_ASISDLSE=2009,
ENC_UNALLOCATED_16_ASISDLSEP=2010,
ENC_UNALLOCATED_16_ASISDLSO=2011,
ENC_UNALLOCATED_16_ASISDLSOP=2012,
ENC_UNALLOCATED_16_ASISDMISC=2013,
ENC_UNALLOCATED_16_ASISDSAME2=2014,
ENC_UNALLOCATED_16_CRYPTOSHA2=2015,
ENC_UNALLOCATED_16_DP_1SRC=2016,
ENC_UNALLOCATED_16_DP_3SRC=2017,
ENC_UNALLOCATED_16_EXCEPTION=2018,
ENC_UNALLOCATED_16_EXTRACT=2019,
ENC_UNALLOCATED_16_FLOAT2FIX=2020,
ENC_UNALLOCATED_16_FLOATCMP=2021,
ENC_UNALLOCATED_16_FLOATIMM=2022,
ENC_UNALLOCATED_16_SETF=2023,
ENC_UNALLOCATED_170=2024,
ENC_UNALLOCATED_170_MEMOP=2025,
ENC_UNALLOCATED_171=2026,
ENC_UNALLOCATED_172=2027,
ENC_UNALLOCATED_172_MEMOP=2028,
ENC_UNALLOCATED_173=2029,
ENC_UNALLOCATED_173_MEMOP=2030,
ENC_UNALLOCATED_174=2031,
ENC_UNALLOCATED_174_MEMOP=2032,
ENC_UNALLOCATED_175=2033,
ENC_UNALLOCATED_175_MEMOP=2034,
ENC_UNALLOCATED_176=2035,
ENC_UNALLOCATED_177=2036,
ENC_UNALLOCATED_178=2037,
ENC_UNALLOCATED_179=2038,
ENC_UNALLOCATED_17_ASIMDELEM=2039,
ENC_UNALLOCATED_17_ASIMDINS=2040,
ENC_UNALLOCATED_17_ASIMDSAME2=2041,
ENC_UNALLOCATED_17_ASISDELEM=2042,
ENC_UNALLOCATED_17_ASISDONE=2043,
ENC_UNALLOCATED_17_ASISDSAME2=2044,
ENC_UNALLOCATED_17_ASISDSAMEFP16=2045,
ENC_UNALLOCATED_17_ASISDSHF=2046,
ENC_UNALLOCATED_17_BARRIERS=2047,
ENC_UNALLOCATED_17_BRANCH_REG=2048,
ENC_UNALLOCATED_17_CRYPTOSHA2=2049,
ENC_UNALLOCATED_17_DP_1SRC=2050,
ENC_UNALLOCATED_17_EXTRACT=2051,
ENC_UNALLOCATED_17_FLOAT2FIX=2052,
ENC_UNALLOCATED_17_FLOATCMP=2053,
ENC_UNALLOCATED_17_FLOATDP1=2054,
ENC_UNALLOCATED_17_FLOATIMM=2055,
ENC_UNALLOCATED_17_LOADLIT=2056,
ENC_UNALLOCATED_17_SETF=2057,
ENC_UNALLOCATED_180=2058,
ENC_UNALLOCATED_180_MEMOP=2059,
ENC_UNALLOCATED_181=2060,
ENC_UNALLOCATED_181_MEMOP=2061,
ENC_UNALLOCATED_182=2062,
ENC_UNALLOCATED_182_MEMOP=2063,
ENC_UNALLOCATED_183=2064,
ENC_UNALLOCATED_183_MEMOP=2065,
ENC_UNALLOCATED_184=2066,
ENC_UNALLOCATED_185=2067,
ENC_UNALLOCATED_185_MEMOP=2068,
ENC_UNALLOCATED_186=2069,
ENC_UNALLOCATED_186_MEMOP=2070,
ENC_UNALLOCATED_187=2071,
ENC_UNALLOCATED_187_MEMOP=2072,
ENC_UNALLOCATED_188=2073,
ENC_UNALLOCATED_188_MEMOP=2074,
ENC_UNALLOCATED_189=2075,
ENC_UNALLOCATED_189_MEMOP=2076,
ENC_UNALLOCATED_18_ASIMDINS=2077,
ENC_UNALLOCATED_18_ASIMDSAMEFP16=2078,
ENC_UNALLOCATED_18_ASISDDIFF=2079,
ENC_UNALLOCATED_18_ASISDLSO=2080,
ENC_UNALLOCATED_18_ASISDLSOP=2081,
ENC_UNALLOCATED_18_BARRIERS=2082,
ENC_UNALLOCATED_18_BRANCH_REG=2083,
ENC_UNALLOCATED_18_CRYPTOAES=2084,
ENC_UNALLOCATED_18_CRYPTOSHA2=2085,
ENC_UNALLOCATED_18_CRYPTOSHA512_3=2086,
ENC_UNALLOCATED_18_DP_1SRC=2087,
ENC_UNALLOCATED_18_DP_3SRC=2088,
ENC_UNALLOCATED_18_EXCEPTION=2089,
ENC_UNALLOCATED_18_EXTRACT=2090,
ENC_UNALLOCATED_190=2091,
ENC_UNALLOCATED_191=2092,
ENC_UNALLOCATED_192=2093,
ENC_UNALLOCATED_193=2094,
ENC_UNALLOCATED_194=2095,
ENC_UNALLOCATED_195=2096,
ENC_UNALLOCATED_196=2097,
ENC_UNALLOCATED_197=2098,
ENC_UNALLOCATED_198=2099,
ENC_UNALLOCATED_199=2100,
ENC_UNALLOCATED_19_ASIMDALL=2101,
ENC_UNALLOCATED_19_ASIMDMISCFP16=2102,
ENC_UNALLOCATED_19_ASIMDSAME2=2103,
ENC_UNALLOCATED_19_ASIMDSHF=2104,
ENC_UNALLOCATED_19_ASISDDIFF=2105,
ENC_UNALLOCATED_19_ASISDELEM=2106,
ENC_UNALLOCATED_19_ASISDLSEP=2107,
ENC_UNALLOCATED_19_ASISDMISCFP16=2108,
ENC_UNALLOCATED_19_ASISDPAIR=2109,
ENC_UNALLOCATED_19_ASISDSAMEFP16=2110,
ENC_UNALLOCATED_19_BARRIERS=2111,
ENC_UNALLOCATED_19_BITFIELD=2112,
ENC_UNALLOCATED_19_BRANCH_REG=2113,
ENC_UNALLOCATED_19_CRYPTOAES=2114,
ENC_UNALLOCATED_19_CRYPTOSHA2=2115,
ENC_UNALLOCATED_19_DP_1SRC=2116,
ENC_UNALLOCATED_19_EXCEPTION=2117,
ENC_UNALLOCATED_19_FLOATDP1=2118,
ENC_UNALLOCATED_200=2119,
ENC_UNALLOCATED_201=2120,
ENC_UNALLOCATED_202=2121,
ENC_UNALLOCATED_203=2122,
ENC_UNALLOCATED_204=2123,
ENC_UNALLOCATED_205=2124,
ENC_UNALLOCATED_206=2125,
ENC_UNALLOCATED_207=2126,
ENC_UNALLOCATED_208=2127,
ENC_UNALLOCATED_209=2128,
ENC_UNALLOCATED_20_ASIMDSAME2=2129,
ENC_UNALLOCATED_20_ASISDELEM=2130,
ENC_UNALLOCATED_20_ASISDLSE=2131,
ENC_UNALLOCATED_20_ASISDMISCFP16=2132,
ENC_UNALLOCATED_20_ASISDPAIR=2133,
ENC_UNALLOCATED_20_ASISDSHF=2134,
ENC_UNALLOCATED_20_BARRIERS=2135,
ENC_UNALLOCATED_20_BRANCH_REG=2136,
ENC_UNALLOCATED_20_CRYPTOSHA3=2137,
ENC_UNALLOCATED_20_DP_1SRC=2138,
ENC_UNALLOCATED_20_DP_2SRC=2139,
ENC_UNALLOCATED_20_DP_3SRC=2140,
ENC_UNALLOCATED_210=2141,
ENC_UNALLOCATED_211=2142,
ENC_UNALLOCATED_212=2143,
ENC_UNALLOCATED_213=2144,
ENC_UNALLOCATED_214=2145,
ENC_UNALLOCATED_215=2146,
ENC_UNALLOCATED_216=2147,
ENC_UNALLOCATED_217=2148,
ENC_UNALLOCATED_218=2149,
ENC_UNALLOCATED_219=2150,
ENC_UNALLOCATED_21_ASIMDALL=2151,
ENC_UNALLOCATED_21_ASIMDINS=2152,
ENC_UNALLOCATED_21_ASIMDSAME2=2153,
ENC_UNALLOCATED_21_ASISDDIFF=2154,
ENC_UNALLOCATED_21_ASISDLSO=2155,
ENC_UNALLOCATED_21_ASISDLSOP=2156,
ENC_UNALLOCATED_21_ASISDMISCFP16=2157,
ENC_UNALLOCATED_21_ASISDSAMEFP16=2158,
ENC_UNALLOCATED_21_BRANCH_REG=2159,
ENC_UNALLOCATED_21_DP_1SRC=2160,
ENC_UNALLOCATED_21_DP_2SRC=2161,
ENC_UNALLOCATED_21_DP_3SRC=2162,
ENC_UNALLOCATED_21_EXCEPTION=2163,
ENC_UNALLOCATED_21_LDAPSTL_UNSCALED=2164,
ENC_UNALLOCATED_21_LDST_IMMPOST=2165,
ENC_UNALLOCATED_21_LDST_IMMPRE=2166,
ENC_UNALLOCATED_21_LDST_UNPRIV=2167,
ENC_UNALLOCATED_21_LDSTNAPAIR_OFFS=2168,
ENC_UNALLOCATED_220=2169,
ENC_UNALLOCATED_221=2170,
ENC_UNALLOCATED_222=2171,
ENC_UNALLOCATED_223=2172,
ENC_UNALLOCATED_224=2173,
ENC_UNALLOCATED_225=2174,
ENC_UNALLOCATED_226=2175,
ENC_UNALLOCATED_227=2176,
ENC_UNALLOCATED_228=2177,
ENC_UNALLOCATED_229=2178,
ENC_UNALLOCATED_22_ASIMDMISCFP16=2179,
ENC_UNALLOCATED_22_ASIMDSAME2=2180,
ENC_UNALLOCATED_22_ASIMDSHF=2181,
ENC_UNALLOCATED_22_ASISDDIFF=2182,
ENC_UNALLOCATED_22_ASISDELEM=2183,
ENC_UNALLOCATED_22_ASISDLSE=2184,
ENC_UNALLOCATED_22_ASISDMISCFP16=2185,
ENC_UNALLOCATED_22_DP_3SRC=2186,
ENC_UNALLOCATED_22_EXCEPTION=2187,
ENC_UNALLOCATED_22_LDSTPAIR_OFF=2188,
ENC_UNALLOCATED_22_LDSTPAIR_POST=2189,
ENC_UNALLOCATED_22_LDSTPAIR_PRE=2190,
ENC_UNALLOCATED_230=2191,
ENC_UNALLOCATED_231=2192,
ENC_UNALLOCATED_232=2193,
ENC_UNALLOCATED_233=2194,
ENC_UNALLOCATED_234=2195,
ENC_UNALLOCATED_235=2196,
ENC_UNALLOCATED_236=2197,
ENC_UNALLOCATED_237=2198,
ENC_UNALLOCATED_238=2199,
ENC_UNALLOCATED_239=2200,
ENC_UNALLOCATED_23_ASIMDSHF=2201,
ENC_UNALLOCATED_23_ASISDELEM=2202,
ENC_UNALLOCATED_23_ASISDLSE=2203,
ENC_UNALLOCATED_23_ASISDLSO=2204,
ENC_UNALLOCATED_23_ASISDLSOP=2205,
ENC_UNALLOCATED_23_ASISDSAMEFP16=2206,
ENC_UNALLOCATED_23_ASISDSHF=2207,
ENC_UNALLOCATED_23_BRANCH_REG=2208,
ENC_UNALLOCATED_23_DP_3SRC=2209,
ENC_UNALLOCATED_23_EXCEPTION=2210,
ENC_UNALLOCATED_240=2211,
ENC_UNALLOCATED_241=2212,
ENC_UNALLOCATED_242=2213,
ENC_UNALLOCATED_243=2214,
ENC_UNALLOCATED_244=2215,
ENC_UNALLOCATED_245=2216,
ENC_UNALLOCATED_246=2217,
ENC_UNALLOCATED_247=2218,
ENC_UNALLOCATED_248=2219,
ENC_UNALLOCATED_249=2220,
ENC_UNALLOCATED_24_ASIMDALL=2221,
ENC_UNALLOCATED_24_ASIMDINS=2222,
ENC_UNALLOCATED_24_ASIMDMISC=2223,
ENC_UNALLOCATED_24_ASISDMISC=2224,
ENC_UNALLOCATED_24_ASISDSHF=2225,
ENC_UNALLOCATED_24_BRANCH_REG=2226,
ENC_UNALLOCATED_24_DP_2SRC=2227,
ENC_UNALLOCATED_24_EXCEPTION=2228,
ENC_UNALLOCATED_24_LDAPSTL_UNSCALED=2229,
ENC_UNALLOCATED_24_LDST_IMMPOST=2230,
ENC_UNALLOCATED_24_LDST_IMMPRE=2231,
ENC_UNALLOCATED_24_LDST_POS=2232,
ENC_UNALLOCATED_24_LDST_UNPRIV=2233,
ENC_UNALLOCATED_24_LDST_UNSCALED=2234,
ENC_UNALLOCATED_250=2235,
ENC_UNALLOCATED_251=2236,
ENC_UNALLOCATED_252=2237,
ENC_UNALLOCATED_253=2238,
ENC_UNALLOCATED_254=2239,
ENC_UNALLOCATED_255=2240,
ENC_UNALLOCATED_256=2241,
ENC_UNALLOCATED_257=2242,
ENC_UNALLOCATED_258=2243,
ENC_UNALLOCATED_259=2244,
ENC_UNALLOCATED_25_ASIMDELEM=2245,
ENC_UNALLOCATED_25_ASIMDSAMEFP16=2246,
ENC_UNALLOCATED_25_ASIMDSHF=2247,
ENC_UNALLOCATED_25_ASISDELEM=2248,
ENC_UNALLOCATED_25_ASISDLSE=2249,
ENC_UNALLOCATED_25_ASISDLSO=2250,
ENC_UNALLOCATED_25_ASISDLSOP=2251,
ENC_UNALLOCATED_25_ASISDPAIR=2252,
ENC_UNALLOCATED_25_ASISDSAMEFP16=2253,
ENC_UNALLOCATED_25_BARRIERS=2254,
ENC_UNALLOCATED_25_DP_2SRC=2255,
ENC_UNALLOCATED_25_DP_3SRC=2256,
ENC_UNALLOCATED_25_LDAPSTL_UNSCALED=2257,
ENC_UNALLOCATED_25_LDST_UNPRIV=2258,
ENC_UNALLOCATED_260=2259,
ENC_UNALLOCATED_261=2260,
ENC_UNALLOCATED_262=2261,
ENC_UNALLOCATED_263=2262,
ENC_UNALLOCATED_264=2263,
ENC_UNALLOCATED_265=2264,
ENC_UNALLOCATED_266=2265,
ENC_UNALLOCATED_267=2266,
ENC_UNALLOCATED_268=2267,
ENC_UNALLOCATED_269=2268,
ENC_UNALLOCATED_26_ASIMDALL=2269,
ENC_UNALLOCATED_26_ASIMDELEM=2270,
ENC_UNALLOCATED_26_ASIMDIMM=2271,
ENC_UNALLOCATED_26_ASIMDMISCFP16=2272,
ENC_UNALLOCATED_26_ASIMDSAME2=2273,
ENC_UNALLOCATED_26_ASIMDSAMEFP16=2274,
ENC_UNALLOCATED_26_ASISDELEM=2275,
ENC_UNALLOCATED_26_ASISDLSEP=2276,
ENC_UNALLOCATED_26_ASISDLSO=2277,
ENC_UNALLOCATED_26_ASISDLSOP=2278,
ENC_UNALLOCATED_26_ASISDPAIR=2279,
ENC_UNALLOCATED_26_ASISDSHF=2280,
ENC_UNALLOCATED_26_BRANCH_REG=2281,
ENC_UNALLOCATED_26_FLOATDP1=2282,
ENC_UNALLOCATED_270=2283,
ENC_UNALLOCATED_271=2284,
ENC_UNALLOCATED_272=2285,
ENC_UNALLOCATED_273=2286,
ENC_UNALLOCATED_274=2287,
ENC_UNALLOCATED_275=2288,
ENC_UNALLOCATED_276=2289,
ENC_UNALLOCATED_277=2290,
ENC_UNALLOCATED_278=2291,
ENC_UNALLOCATED_279=2292,
ENC_UNALLOCATED_27_ASIMDALL=2293,
ENC_UNALLOCATED_27_ASIMDELEM=2294,
ENC_UNALLOCATED_27_ASIMDIMM=2295,
ENC_UNALLOCATED_27_ASIMDSAME2=2296,
ENC_UNALLOCATED_27_ASISDLSE=2297,
ENC_UNALLOCATED_27_ASISDMISC=2298,
ENC_UNALLOCATED_27_ASISDPAIR=2299,
ENC_UNALLOCATED_27_ASISDSAMEFP16=2300,
ENC_UNALLOCATED_27_DP_3SRC=2301,
ENC_UNALLOCATED_280=2302,
ENC_UNALLOCATED_281=2303,
ENC_UNALLOCATED_282=2304,
ENC_UNALLOCATED_283=2305,
ENC_UNALLOCATED_284=2306,
ENC_UNALLOCATED_285=2307,
ENC_UNALLOCATED_286=2308,
ENC_UNALLOCATED_287=2309,
ENC_UNALLOCATED_288=2310,
ENC_UNALLOCATED_289=2311,
ENC_UNALLOCATED_28_ASIMDIMM=2312,
ENC_UNALLOCATED_28_ASIMDSAME2=2313,
ENC_UNALLOCATED_28_ASIMDSHF=2314,
ENC_UNALLOCATED_28_ASISDELEM=2315,
ENC_UNALLOCATED_28_BRANCH_REG=2316,
ENC_UNALLOCATED_28_DP_1SRC=2317,
ENC_UNALLOCATED_28_EXCEPTION=2318,
ENC_UNALLOCATED_28_LDST_REGOFF=2319,
ENC_UNALLOCATED_290=2320,
ENC_UNALLOCATED_291=2321,
ENC_UNALLOCATED_292=2322,
ENC_UNALLOCATED_293=2323,
ENC_UNALLOCATED_294=2324,
ENC_UNALLOCATED_295=2325,
ENC_UNALLOCATED_296=2326,
ENC_UNALLOCATED_297=2327,
ENC_UNALLOCATED_298=2328,
ENC_UNALLOCATED_299=2329,
ENC_UNALLOCATED_29_ASIMDALL=2330,
ENC_UNALLOCATED_29_ASIMDELEM=2331,
ENC_UNALLOCATED_29_ASIMDIMM=2332,
ENC_UNALLOCATED_29_ASIMDSAMEFP16=2333,
ENC_UNALLOCATED_29_ASIMDSHF=2334,
ENC_UNALLOCATED_29_ASISDELEM=2335,
ENC_UNALLOCATED_29_ASISDLSE=2336,
ENC_UNALLOCATED_29_ASISDLSEP=2337,
ENC_UNALLOCATED_29_ASISDLSO=2338,
ENC_UNALLOCATED_29_ASISDLSOP=2339,
ENC_UNALLOCATED_29_ASISDPAIR=2340,
ENC_UNALLOCATED_29_ASISDSHF=2341,
ENC_UNALLOCATED_29_BRANCH_REG=2342,
ENC_UNALLOCATED_29_DP_3SRC=2343,
ENC_UNALLOCATED_29_EXCEPTION=2344,
ENC_UNALLOCATED_300=2345,
ENC_UNALLOCATED_301=2346,
ENC_UNALLOCATED_302=2347,
ENC_UNALLOCATED_30_ASIMDIMM=2348,
ENC_UNALLOCATED_30_ASISDLSEP=2349,
ENC_UNALLOCATED_30_ASISDPAIR=2350,
ENC_UNALLOCATED_30_ASISDSAME=2351,
ENC_UNALLOCATED_30_ASISDSHF=2352,
ENC_UNALLOCATED_30_BRANCH_REG=2353,
ENC_UNALLOCATED_30_DP_3SRC=2354,
ENC_UNALLOCATED_30_EXCEPTION=2355,
ENC_UNALLOCATED_31_ASIMDIMM=2356,
ENC_UNALLOCATED_31_ASIMDSAME2=2357,
ENC_UNALLOCATED_31_ASIMDSAMEFP16=2358,
ENC_UNALLOCATED_31_ASIMDSHF=2359,
ENC_UNALLOCATED_31_ASISDLSO=2360,
ENC_UNALLOCATED_31_ASISDLSOP=2361,
ENC_UNALLOCATED_31_BRANCH_REG=2362,
ENC_UNALLOCATED_31_DP_3SRC=2363,
ENC_UNALLOCATED_31_EXCEPTION=2364,
ENC_UNALLOCATED_32_ASIMDALL=2365,
ENC_UNALLOCATED_32_ASIMDDIFF=2366,
ENC_UNALLOCATED_32_ASIMDELEM=2367,
ENC_UNALLOCATED_32_ASIMDSAME2=2368,
ENC_UNALLOCATED_32_ASISDELEM=2369,
ENC_UNALLOCATED_32_ASISDSHF=2370,
ENC_UNALLOCATED_32_BRANCH_REG=2371,
ENC_UNALLOCATED_32_DP_3SRC=2372,
ENC_UNALLOCATED_32_EXCEPTION=2373,
ENC_UNALLOCATED_33_ASIMDELEM=2374,
ENC_UNALLOCATED_33_ASIMDSAMEFP16=2375,
ENC_UNALLOCATED_33_ASISDLSE=2376,
ENC_UNALLOCATED_33_ASISDLSEP=2377,
ENC_UNALLOCATED_33_ASISDLSO=2378,
ENC_UNALLOCATED_33_ASISDLSOP=2379,
ENC_UNALLOCATED_33_ASISDMISC=2380,
ENC_UNALLOCATED_33_ASISDMISCFP16=2381,
ENC_UNALLOCATED_33_FLOATDP1=2382,
ENC_UNALLOCATED_34_ASIMDALL=2383,
ENC_UNALLOCATED_34_ASIMDDIFF=2384,
ENC_UNALLOCATED_34_ASIMDMISC=2385,
ENC_UNALLOCATED_34_ASIMDSAME2=2386,
ENC_UNALLOCATED_34_ASIMDSHF=2387,
ENC_UNALLOCATED_34_ASISDLSO=2388,
ENC_UNALLOCATED_34_ASISDLSOP=2389,
ENC_UNALLOCATED_34_ASISDMISC=2390,
ENC_UNALLOCATED_34_BRANCH_REG=2391,
ENC_UNALLOCATED_34_DP_1SRC=2392,
ENC_UNALLOCATED_34_DP_2SRC=2393,
ENC_UNALLOCATED_34_FLOATDP1=2394,
ENC_UNALLOCATED_35_ASIMDALL=2395,
ENC_UNALLOCATED_35_ASIMDSAME2=2396,
ENC_UNALLOCATED_35_ASISDELEM=2397,
ENC_UNALLOCATED_35_ASISDLSE=2398,
ENC_UNALLOCATED_35_ASISDMISC=2399,
ENC_UNALLOCATED_35_ASISDSAME=2400,
ENC_UNALLOCATED_35_ASISDSHF=2401,
ENC_UNALLOCATED_35_BRANCH_REG=2402,
ENC_UNALLOCATED_35_DP_2SRC=2403,
ENC_UNALLOCATED_35_LDST_IMMPOST=2404,
ENC_UNALLOCATED_35_LDST_IMMPRE=2405,
ENC_UNALLOCATED_35_LDST_POS=2406,
ENC_UNALLOCATED_35_LDST_UNSCALED=2407,
ENC_UNALLOCATED_36_ASISDLSE=2408,
ENC_UNALLOCATED_36_ASISDLSEP=2409,
ENC_UNALLOCATED_36_ASISDMISC=2410,
ENC_UNALLOCATED_36_ASISDSHF=2411,
ENC_UNALLOCATED_36_DP_2SRC=2412,
ENC_UNALLOCATED_36_LDST_IMMPOST=2413,
ENC_UNALLOCATED_36_LDST_IMMPRE=2414,
ENC_UNALLOCATED_36_LDST_POS=2415,
ENC_UNALLOCATED_36_LDST_UNSCALED=2416,
ENC_UNALLOCATED_37_ASIMDMISC=2417,
ENC_UNALLOCATED_37_ASISDELEM=2418,
ENC_UNALLOCATED_37_ASISDLSO=2419,
ENC_UNALLOCATED_37_ASISDLSOP=2420,
ENC_UNALLOCATED_37_BRANCH_REG=2421,
ENC_UNALLOCATED_38_ASIMDDIFF=2422,
ENC_UNALLOCATED_38_ASIMDSAME2=2423,
ENC_UNALLOCATED_38_ASISDMISC=2424,
ENC_UNALLOCATED_38_ASISDMISCFP16=2425,
ENC_UNALLOCATED_38_ASISDSHF=2426,
ENC_UNALLOCATED_38_DP_2SRC=2427,
ENC_UNALLOCATED_39_ASIMDALL=2428,
ENC_UNALLOCATED_39_ASIMDELEM=2429,
ENC_UNALLOCATED_39_ASISDELEM=2430,
ENC_UNALLOCATED_39_ASISDLSEP=2431,
ENC_UNALLOCATED_39_ASISDLSO=2432,
ENC_UNALLOCATED_39_ASISDLSOP=2433,
ENC_UNALLOCATED_39_ASISDMISCFP16=2434,
ENC_UNALLOCATED_39_BRANCH_REG=2435,
ENC_UNALLOCATED_39_FLOAT2INT=2436,
ENC_UNALLOCATED_40_ASIMDALL=2437,
ENC_UNALLOCATED_40_ASIMDDIFF=2438,
ENC_UNALLOCATED_40_ASIMDELEM=2439,
ENC_UNALLOCATED_40_BRANCH_REG=2440,
ENC_UNALLOCATED_40_FLOAT2INT=2441,
ENC_UNALLOCATED_40_FLOATDP1=2442,
ENC_UNALLOCATED_41_ASIMDDIFF=2443,
ENC_UNALLOCATED_41_ASIMDMISCFP16=2444,
ENC_UNALLOCATED_41_ASISDLSO=2445,
ENC_UNALLOCATED_41_ASISDLSOP=2446,
ENC_UNALLOCATED_41_ASISDMISC=2447,
ENC_UNALLOCATED_41_ASISDMISCFP16=2448,
ENC_UNALLOCATED_41_BRANCH_REG=2449,
ENC_UNALLOCATED_41_FLOAT2INT=2450,
ENC_UNALLOCATED_41_LDST_REGOFF=2451,
ENC_UNALLOCATED_42_ASIMDELEM=2452,
ENC_UNALLOCATED_42_ASIMDSAMEFP16=2453,
ENC_UNALLOCATED_42_ASISDELEM=2454,
ENC_UNALLOCATED_42_ASISDLSO=2455,
ENC_UNALLOCATED_42_ASISDLSOP=2456,
ENC_UNALLOCATED_42_ASISDMISC=2457,
ENC_UNALLOCATED_42_BRANCH_REG=2458,
ENC_UNALLOCATED_42_LDST_REGOFF=2459,
ENC_UNALLOCATED_43_ASIMDMISC=2460,
ENC_UNALLOCATED_43_ASISDELEM=2461,
ENC_UNALLOCATED_43_ASISDSAME=2462,
ENC_UNALLOCATED_43_BRANCH_REG=2463,
ENC_UNALLOCATED_44_ASIMDELEM=2464,
ENC_UNALLOCATED_44_ASISDMISC=2465,
ENC_UNALLOCATED_44_ASISDSHF=2466,
ENC_UNALLOCATED_44_BRANCH_REG=2467,
ENC_UNALLOCATED_45_ASIMDSHF=2468,
ENC_UNALLOCATED_45_ASISDLSO=2469,
ENC_UNALLOCATED_45_ASISDLSOP=2470,
ENC_UNALLOCATED_45_ASISDMISC=2471,
ENC_UNALLOCATED_45_ASISDSHF=2472,
ENC_UNALLOCATED_46_ASIMDMISC=2473,
ENC_UNALLOCATED_46_ASIMDMISCFP16=2474,
ENC_UNALLOCATED_46_ASIMDSHF=2475,
ENC_UNALLOCATED_46_ASISDLSEP=2476,
ENC_UNALLOCATED_46_ASISDMISC=2477,
ENC_UNALLOCATED_46_BRANCH_REG=2478,
ENC_UNALLOCATED_47_ASIMDELEM=2479,
ENC_UNALLOCATED_47_ASIMDMISCFP16=2480,
ENC_UNALLOCATED_47_ASIMDSHF=2481,
ENC_UNALLOCATED_47_BRANCH_REG=2482,
ENC_UNALLOCATED_47_DP_2SRC=2483,
ENC_UNALLOCATED_48_ASIMDMISCFP16=2484,
ENC_UNALLOCATED_48_ASISDLSO=2485,
ENC_UNALLOCATED_48_ASISDLSOP=2486,
ENC_UNALLOCATED_48_ASISDSHF=2487,
ENC_UNALLOCATED_48_BRANCH_REG=2488,
ENC_UNALLOCATED_48_DP_2SRC=2489,
ENC_UNALLOCATED_48_FLOATDP1=2490,
ENC_UNALLOCATED_49_ASIMDMISC=2491,
ENC_UNALLOCATED_49_ASISDLSEP=2492,
ENC_UNALLOCATED_49_ASISDLSO=2493,
ENC_UNALLOCATED_49_ASISDLSOP=2494,
ENC_UNALLOCATED_49_ASISDSAME=2495,
ENC_UNALLOCATED_49_ASISDSHF=2496,
ENC_UNALLOCATED_49_BRANCH_REG=2497,
ENC_UNALLOCATED_49_DP_2SRC=2498,
ENC_UNALLOCATED_50_ASIMDSHF=2499,
ENC_UNALLOCATED_50_ASISDLSEP=2500,
ENC_UNALLOCATED_50_DP_2SRC=2501,
ENC_UNALLOCATED_51_ASIMDSHF=2502,
ENC_UNALLOCATED_51_ASISDLSO=2503,
ENC_UNALLOCATED_51_ASISDLSOP=2504,
ENC_UNALLOCATED_51_ASISDSAME=2505,
ENC_UNALLOCATED_51_BRANCH_REG=2506,
ENC_UNALLOCATED_51_DP_2SRC=2507,
ENC_UNALLOCATED_52_BRANCH_REG=2508,
ENC_UNALLOCATED_53_ASIMDELEM=2509,
ENC_UNALLOCATED_53_ASIMDMISC=2510,
ENC_UNALLOCATED_53_BRANCH_REG=2511,
ENC_UNALLOCATED_54_ASISDLSO=2512,
ENC_UNALLOCATED_54_ASISDLSOP=2513,
ENC_UNALLOCATED_55_ASIMDELEM=2514,
ENC_UNALLOCATED_55_BRANCH_REG=2515,
ENC_UNALLOCATED_55_FLOATDP1=2516,
ENC_UNALLOCATED_56_ASISDLSO=2517,
ENC_UNALLOCATED_56_ASISDLSOP=2518,
ENC_UNALLOCATED_56_BRANCH_REG=2519,
ENC_UNALLOCATED_56_FLOATDP1=2520,
ENC_UNALLOCATED_57_ASIMDELEM=2521,
ENC_UNALLOCATED_57_ASIMDMISC=2522,
ENC_UNALLOCATED_57_ASISDMISC=2523,
ENC_UNALLOCATED_57_BRANCH_REG=2524,
ENC_UNALLOCATED_57_FLOATDP1=2525,
ENC_UNALLOCATED_58_ASIMDMISC=2526,
ENC_UNALLOCATED_58_ASISDLSO=2527,
ENC_UNALLOCATED_58_ASISDLSOP=2528,
ENC_UNALLOCATED_58_ASISDSAME=2529,
ENC_UNALLOCATED_58_BRANCH_REG=2530,
ENC_UNALLOCATED_59_ASISDLSO=2531,
ENC_UNALLOCATED_59_ASISDLSOP=2532,
ENC_UNALLOCATED_59_BRANCH_REG=2533,
ENC_UNALLOCATED_60_ASIMDMISC=2534,
ENC_UNALLOCATED_60_BRANCH_REG=2535,
ENC_UNALLOCATED_61_ASIMDMISC=2536,
ENC_UNALLOCATED_61_ASISDLSO=2537,
ENC_UNALLOCATED_61_ASISDLSOP=2538,
ENC_UNALLOCATED_61_ASISDSAME=2539,
ENC_UNALLOCATED_61_BRANCH_REG=2540,
ENC_UNALLOCATED_62_ASISDMISC=2541,
ENC_UNALLOCATED_63_ASISDMISC=2542,
ENC_UNALLOCATED_63_ASISDSAME=2543,
ENC_UNALLOCATED_63_BRANCH_REG=2544,
ENC_UNALLOCATED_64_ASIMDSAME=2545,
ENC_UNALLOCATED_64_ASISDLSO=2546,
ENC_UNALLOCATED_64_ASISDLSOP=2547,
ENC_UNALLOCATED_64_BRANCH_REG=2548,
ENC_UNALLOCATED_64_FLOATDP1=2549,
ENC_UNALLOCATED_65_ASIMDMISC=2550,
ENC_UNALLOCATED_65_ASISDMISC=2551,
ENC_UNALLOCATED_65_ASISDSAME=2552,
ENC_UNALLOCATED_65_BRANCH_REG=2553,
ENC_UNALLOCATED_66_ASISDLSO=2554,
ENC_UNALLOCATED_66_ASISDLSOP=2555,
ENC_UNALLOCATED_66_BRANCH_REG=2556,
ENC_UNALLOCATED_67_BRANCH_REG=2557,
ENC_UNALLOCATED_68_ASISDLSO=2558,
ENC_UNALLOCATED_68_ASISDLSOP=2559,
ENC_UNALLOCATED_68_BRANCH_REG=2560,
ENC_UNALLOCATED_68_FLOAT2INT=2561,
ENC_UNALLOCATED_69_ASISDLSO=2562,
ENC_UNALLOCATED_69_ASISDLSOP=2563,
ENC_UNALLOCATED_69_FLOAT2INT=2564,
ENC_UNALLOCATED_70_FLOATDP1=2565,
ENC_UNALLOCATED_71_ASIMDSAME=2566,
ENC_UNALLOCATED_71_ASISDLSO=2567,
ENC_UNALLOCATED_71_ASISDLSOP=2568,
ENC_UNALLOCATED_71_BRANCH_REG=2569,
ENC_UNALLOCATED_71_FLOAT2INT=2570,
ENC_UNALLOCATED_72_BRANCH_REG=2571,
ENC_UNALLOCATED_72_FLOAT2INT=2572,
ENC_UNALLOCATED_73_BRANCH_REG=2573,
ENC_UNALLOCATED_73_FLOAT2INT=2574,
ENC_UNALLOCATED_73_FLOATDP1=2575,
ENC_UNALLOCATED_74_ASIMDSAME=2576,
ENC_UNALLOCATED_74_ASISDLSO=2577,
ENC_UNALLOCATED_74_ASISDLSOP=2578,
ENC_UNALLOCATED_74_BRANCH_REG=2579,
ENC_UNALLOCATED_75_BRANCH_REG=2580,
ENC_UNALLOCATED_76_ASISDLSO=2581,
ENC_UNALLOCATED_76_ASISDLSOP=2582,
ENC_UNALLOCATED_76_FLOAT2INT=2583,
ENC_UNALLOCATED_77_FLOAT2INT=2584,
ENC_UNALLOCATED_78_ASISDLSO=2585,
ENC_UNALLOCATED_78_ASISDLSOP=2586,
ENC_UNALLOCATED_78_BRANCH_REG=2587,
ENC_UNALLOCATED_78_FLOAT2INT=2588,
ENC_UNALLOCATED_79_ASISDLSO=2589,
ENC_UNALLOCATED_79_ASISDLSOP=2590,
ENC_UNALLOCATED_79_BRANCH_REG=2591,
ENC_UNALLOCATED_79_FLOAT2INT=2592,
ENC_UNALLOCATED_80_BRANCH_REG=2593,
ENC_UNALLOCATED_80_FLOAT2INT=2594,
ENC_UNALLOCATED_81_ASIMDSAME=2595,
ENC_UNALLOCATED_81_ASISDLSO=2596,
ENC_UNALLOCATED_81_ASISDLSOP=2597,
ENC_UNALLOCATED_81_BRANCH_REG=2598,
ENC_UNALLOCATED_82_ASIMDSAME=2599,
ENC_UNALLOCATED_82_BRANCH_REG=2600,
ENC_UNALLOCATED_83_BRANCH_REG=2601,
ENC_UNALLOCATED_85_ASIMDSAME=2602,
ENC_UNALLOCATED_88_ASIMDMISC=2603,
ENC_UNALLOCATED_88_ASIMDSAME=2604,
ENC_UNALLOCATED_91_ASIMDMISC=2605,
ENC_UNALLOCATED_91_ASIMDSAME=2606,
ENC_UQADD_ASIMDSAME_ONLY=2607,
ENC_UQADD_ASISDSAME_ONLY=2608,
ENC_UQRSHL_ASIMDSAME_ONLY=2609,
ENC_UQRSHL_ASISDSAME_ONLY=2610,
ENC_UQRSHRN_ASIMDSHF_N=2611,
ENC_UQRSHRN_ASISDSHF_N=2612,
ENC_UQSHL_ASIMDSAME_ONLY=2613,
ENC_UQSHL_ASIMDSHF_R=2614,
ENC_UQSHL_ASISDSAME_ONLY=2615,
ENC_UQSHL_ASISDSHF_R=2616,
ENC_UQSHRN_ASIMDSHF_N=2617,
ENC_UQSHRN_ASISDSHF_N=2618,
ENC_UQSUB_ASIMDSAME_ONLY=2619,
ENC_UQSUB_ASISDSAME_ONLY=2620,
ENC_UQXTN_ASIMDMISC_N=2621,
ENC_UQXTN_ASISDMISC_N=2622,
ENC_URECPE_ASIMDMISC_R=2623,
ENC_URHADD_ASIMDSAME_ONLY=2624,
ENC_URSHL_ASIMDSAME_ONLY=2625,
ENC_URSHL_ASISDSAME_ONLY=2626,
ENC_URSHR_ASIMDSHF_R=2627,
ENC_URSHR_ASISDSHF_R=2628,
ENC_URSQRTE_ASIMDMISC_R=2629,
ENC_URSRA_ASIMDSHF_R=2630,
ENC_URSRA_ASISDSHF_R=2631,
ENC_USDOT_ASIMDELEM_D=2632,
ENC_USDOT_ASIMDSAME2_D=2633,
ENC_USHLL_ASIMDSHF_L=2634,
ENC_USHL_ASIMDSAME_ONLY=2635,
ENC_USHL_ASISDSAME_ONLY=2636,
ENC_USHR_ASIMDSHF_R=2637,
ENC_USHR_ASISDSHF_R=2638,
ENC_USMMLA_ASIMDSAME2_G=2639,
ENC_USQADD_ASIMDMISC_R=2640,
ENC_USQADD_ASISDMISC_R=2641,
ENC_USRA_ASIMDSHF_R=2642,
ENC_USRA_ASISDSHF_R=2643,
ENC_USUBL_ASIMDDIFF_L=2644,
ENC_USUBW_ASIMDDIFF_W=2645,
ENC_UXTB_UBFM_32M_BITFIELD=2646,
ENC_UXTH_UBFM_32M_BITFIELD=2647,
ENC_UXTL_USHLL_ASIMDSHF_L=2648,
ENC_UZP1_ASIMDPERM_ONLY=2649,
ENC_UZP2_ASIMDPERM_ONLY=2650,
ENC_WFET_ONLY_SYSTEMINSTRSWITHREG=2651,
ENC_WFE_HI_HINTS=2652,
ENC_WFIT_ONLY_SYSTEMINSTRSWITHREG=2653,
ENC_WFI_HI_HINTS=2654,
ENC_XAFLAG_M_PSTATE=2655,
ENC_XAR_VVV2_CRYPTO3_IMM6=2656,
ENC_XPACD_64Z_DP_1SRC=2657,
ENC_XPACI_64Z_DP_1SRC=2658,
ENC_XPACLRI_HI_HINTS=2659,
ENC_XTN_ASIMDMISC_N=2660,
ENC_YIELD_HI_HINTS=2661,
ENC_ZIP1_ASIMDPERM_ONLY=2662,
ENC_ZIP2_ASIMDPERM_ONLY=2663,
ENC_ABS_Z_P_Z_=2664,
ENC_ADCLB_Z_ZZZ_=2665,
ENC_ADCLT_Z_ZZZ_=2666,
ENC_ADD_Z_P_ZZ_=2667,
ENC_ADD_Z_ZI_=2668,
ENC_ADD_Z_ZZ_=2669,
ENC_ADDHNB_Z_ZZ_=2670,
ENC_ADDHNT_Z_ZZ_=2671,
ENC_ADDP_Z_P_ZZ_=2672,
ENC_ADDPL_R_RI_=2673,
ENC_ADDVL_R_RI_=2674,
ENC_ADR_Z_AZ_D_S32_SCALED=2675,
ENC_ADR_Z_AZ_D_U32_SCALED=2676,
ENC_ADR_Z_AZ_SD_SAME_SCALED=2677,
ENC_AESD_Z_ZZ_=2678,
ENC_AESE_Z_ZZ_=2679,
ENC_AESIMC_Z_Z_=2680,
ENC_AESMC_Z_Z_=2681,
ENC_AND_P_P_PP_Z=2682,
ENC_AND_Z_P_ZZ_=2683,
ENC_AND_Z_ZI_=2684,
ENC_AND_Z_ZZ_=2685,
ENC_ANDS_P_P_PP_Z=2686,
ENC_ANDV_R_P_Z_=2687,
ENC_ASR_Z_P_ZI_=2688,
ENC_ASR_Z_P_ZW_=2689,
ENC_ASR_Z_P_ZZ_=2690,
ENC_ASR_Z_ZI_=2691,
ENC_ASR_Z_ZW_=2692,
ENC_ASRD_Z_P_ZI_=2693,
ENC_ASRR_Z_P_ZZ_=2694,
ENC_BCAX_Z_ZZZ_=2695,
ENC_BDEP_Z_ZZ_=2696,
ENC_BEXT_Z_ZZ_=2697,
ENC_BFCVT_Z_P_Z_S2BF=2698,
ENC_BFCVTNT_Z_P_Z_S2BF=2699,
ENC_BFDOT_Z_ZZZ_=2700,
ENC_BFDOT_Z_ZZZI_=2701,
ENC_BFMLALB_Z_ZZZ_=2702,
ENC_BFMLALB_Z_ZZZI_=2703,
ENC_BFMLALT_Z_ZZZ_=2704,
ENC_BFMLALT_Z_ZZZI_=2705,
ENC_BFMMLA_Z_ZZZ_=2706,
ENC_BGRP_Z_ZZ_=2707,
ENC_BIC_P_P_PP_Z=2708,
ENC_BIC_Z_P_ZZ_=2709,
ENC_BIC_Z_ZZ_=2710,
ENC_BICS_P_P_PP_Z=2711,
ENC_BRKA_P_P_P_=2712,
ENC_BRKAS_P_P_P_Z=2713,
ENC_BRKB_P_P_P_=2714,
ENC_BRKBS_P_P_P_Z=2715,
ENC_BRKN_P_P_PP_=2716,
ENC_BRKNS_P_P_PP_=2717,
ENC_BRKPA_P_P_PP_=2718,
ENC_BRKPAS_P_P_PP_=2719,
ENC_BRKPB_P_P_PP_=2720,
ENC_BRKPBS_P_P_PP_=2721,
ENC_BSL1N_Z_ZZZ_=2722,
ENC_BSL2N_Z_ZZZ_=2723,
ENC_BSL_Z_ZZZ_=2724,
ENC_CADD_Z_ZZ_=2725,
ENC_CDOT_Z_ZZZ_=2726,
ENC_CDOT_Z_ZZZI_D=2727,
ENC_CDOT_Z_ZZZI_S=2728,
ENC_CLASTA_R_P_Z_=2729,
ENC_CLASTA_V_P_Z_=2730,
ENC_CLASTA_Z_P_ZZ_=2731,
ENC_CLASTB_R_P_Z_=2732,
ENC_CLASTB_V_P_Z_=2733,
ENC_CLASTB_Z_P_ZZ_=2734,
ENC_CLS_Z_P_Z_=2735,
ENC_CLZ_Z_P_Z_=2736,
ENC_CMLA_Z_ZZZ_=2737,
ENC_CMLA_Z_ZZZI_H=2738,
ENC_CMLA_Z_ZZZI_S=2739,
ENC_CMPEQ_P_P_ZI_=2740,
ENC_CMPEQ_P_P_ZW_=2741,
ENC_CMPEQ_P_P_ZZ_=2742,
ENC_CMPGE_P_P_ZI_=2743,
ENC_CMPGE_P_P_ZW_=2744,
ENC_CMPGE_P_P_ZZ_=2745,
ENC_CMPGT_P_P_ZI_=2746,
ENC_CMPGT_P_P_ZW_=2747,
ENC_CMPGT_P_P_ZZ_=2748,
ENC_CMPHI_P_P_ZI_=2749,
ENC_CMPHI_P_P_ZW_=2750,
ENC_CMPHI_P_P_ZZ_=2751,
ENC_CMPHS_P_P_ZI_=2752,
ENC_CMPHS_P_P_ZW_=2753,
ENC_CMPHS_P_P_ZZ_=2754,
ENC_CMPLE_P_P_ZI_=2755,
ENC_CMPLE_P_P_ZW_=2756,
ENC_CMPLO_P_P_ZI_=2757,
ENC_CMPLO_P_P_ZW_=2758,
ENC_CMPLS_P_P_ZI_=2759,
ENC_CMPLS_P_P_ZW_=2760,
ENC_CMPLT_P_P_ZI_=2761,
ENC_CMPLT_P_P_ZW_=2762,
ENC_CMPNE_P_P_ZI_=2763,
ENC_CMPNE_P_P_ZW_=2764,
ENC_CMPNE_P_P_ZZ_=2765,
ENC_CNOT_Z_P_Z_=2766,
ENC_CNT_Z_P_Z_=2767,
ENC_CNTB_R_S_=2768,
ENC_CNTD_R_S_=2769,
ENC_CNTH_R_S_=2770,
ENC_CNTP_R_P_P_=2771,
ENC_CNTW_R_S_=2772,
ENC_COMPACT_Z_P_Z_=2773,
ENC_CPY_Z_O_I_=2774,
ENC_CPY_Z_P_I_=2775,
ENC_CPY_Z_P_R_=2776,
ENC_CPY_Z_P_V_=2777,
ENC_CTERMEQ_RR_=2778,
ENC_CTERMNE_RR_=2779,
ENC_DECB_R_RS_=2780,
ENC_DECD_R_RS_=2781,
ENC_DECD_Z_ZS_=2782,
ENC_DECH_R_RS_=2783,
ENC_DECH_Z_ZS_=2784,
ENC_DECP_R_P_R_=2785,
ENC_DECP_Z_P_Z_=2786,
ENC_DECW_R_RS_=2787,
ENC_DECW_Z_ZS_=2788,
ENC_DUP_Z_I_=2789,
ENC_DUP_Z_R_=2790,
ENC_DUP_Z_ZI_=2791,
ENC_DUPM_Z_I_=2792,
ENC_EOR3_Z_ZZZ_=2793,
ENC_EOR_P_P_PP_Z=2794,
ENC_EOR_Z_P_ZZ_=2795,
ENC_EOR_Z_ZI_=2796,
ENC_EOR_Z_ZZ_=2797,
ENC_EORBT_Z_ZZ_=2798,
ENC_EORS_P_P_PP_Z=2799,
ENC_EORTB_Z_ZZ_=2800,
ENC_EORV_R_P_Z_=2801,
ENC_EXT_Z_ZI_CON=2802,
ENC_EXT_Z_ZI_DES=2803,
ENC_FABD_Z_P_ZZ_=2804,
ENC_FABS_Z_P_Z_=2805,
ENC_FACGE_P_P_ZZ_=2806,
ENC_FACGT_P_P_ZZ_=2807,
ENC_FADD_Z_P_ZS_=2808,
ENC_FADD_Z_P_ZZ_=2809,
ENC_FADD_Z_ZZ_=2810,
ENC_FADDA_V_P_Z_=2811,
ENC_FADDP_Z_P_ZZ_=2812,
ENC_FADDV_V_P_Z_=2813,
ENC_FCADD_Z_P_ZZ_=2814,
ENC_FCMEQ_P_P_Z0_=2815,
ENC_FCMEQ_P_P_ZZ_=2816,
ENC_FCMGE_P_P_Z0_=2817,
ENC_FCMGE_P_P_ZZ_=2818,
ENC_FCMGT_P_P_Z0_=2819,
ENC_FCMGT_P_P_ZZ_=2820,
ENC_FCMLA_Z_P_ZZZ_=2821,
ENC_FCMLA_Z_ZZZI_H=2822,
ENC_FCMLA_Z_ZZZI_S=2823,
ENC_FCMLE_P_P_Z0_=2824,
ENC_FCMLT_P_P_Z0_=2825,
ENC_FCMNE_P_P_Z0_=2826,
ENC_FCMNE_P_P_ZZ_=2827,
ENC_FCMUO_P_P_ZZ_=2828,
ENC_FCPY_Z_P_I_=2829,
ENC_FCVT_Z_P_Z_D2H=2830,
ENC_FCVT_Z_P_Z_D2S=2831,
ENC_FCVT_Z_P_Z_H2D=2832,
ENC_FCVT_Z_P_Z_H2S=2833,
ENC_FCVT_Z_P_Z_S2D=2834,
ENC_FCVT_Z_P_Z_S2H=2835,
ENC_FCVTLT_Z_P_Z_H2S=2836,
ENC_FCVTLT_Z_P_Z_S2D=2837,
ENC_FCVTNT_Z_P_Z_D2S=2838,
ENC_FCVTNT_Z_P_Z_S2H=2839,
ENC_FCVTX_Z_P_Z_D2S=2840,
ENC_FCVTXNT_Z_P_Z_D2S=2841,
ENC_FCVTZS_Z_P_Z_D2W=2842,
ENC_FCVTZS_Z_P_Z_D2X=2843,
ENC_FCVTZS_Z_P_Z_FP162H=2844,
ENC_FCVTZS_Z_P_Z_FP162W=2845,
ENC_FCVTZS_Z_P_Z_FP162X=2846,
ENC_FCVTZS_Z_P_Z_S2W=2847,
ENC_FCVTZS_Z_P_Z_S2X=2848,
ENC_FCVTZU_Z_P_Z_D2W=2849,
ENC_FCVTZU_Z_P_Z_D2X=2850,
ENC_FCVTZU_Z_P_Z_FP162H=2851,
ENC_FCVTZU_Z_P_Z_FP162W=2852,
ENC_FCVTZU_Z_P_Z_FP162X=2853,
ENC_FCVTZU_Z_P_Z_S2W=2854,
ENC_FCVTZU_Z_P_Z_S2X=2855,
ENC_FDIV_Z_P_ZZ_=2856,
ENC_FDIVR_Z_P_ZZ_=2857,
ENC_FDUP_Z_I_=2858,
ENC_FEXPA_Z_Z_=2859,
ENC_FLOGB_Z_P_Z_=2860,
ENC_FMAD_Z_P_ZZZ_=2861,
ENC_FMAX_Z_P_ZS_=2862,
ENC_FMAX_Z_P_ZZ_=2863,
ENC_FMAXNM_Z_P_ZS_=2864,
ENC_FMAXNM_Z_P_ZZ_=2865,
ENC_FMAXNMP_Z_P_ZZ_=2866,
ENC_FMAXNMV_V_P_Z_=2867,
ENC_FMAXP_Z_P_ZZ_=2868,
ENC_FMAXV_V_P_Z_=2869,
ENC_FMIN_Z_P_ZS_=2870,
ENC_FMIN_Z_P_ZZ_=2871,
ENC_FMINNM_Z_P_ZS_=2872,
ENC_FMINNM_Z_P_ZZ_=2873,
ENC_FMINNMP_Z_P_ZZ_=2874,
ENC_FMINNMV_V_P_Z_=2875,
ENC_FMINP_Z_P_ZZ_=2876,
ENC_FMINV_V_P_Z_=2877,
ENC_FMLA_Z_P_ZZZ_=2878,
ENC_FMLA_Z_ZZZI_D=2879,
ENC_FMLA_Z_ZZZI_H=2880,
ENC_FMLA_Z_ZZZI_S=2881,
ENC_FMLALB_Z_ZZZ_=2882,
ENC_FMLALB_Z_ZZZI_S=2883,
ENC_FMLALT_Z_ZZZ_=2884,
ENC_FMLALT_Z_ZZZI_S=2885,
ENC_FMLS_Z_P_ZZZ_=2886,
ENC_FMLS_Z_ZZZI_D=2887,
ENC_FMLS_Z_ZZZI_H=2888,
ENC_FMLS_Z_ZZZI_S=2889,
ENC_FMLSLB_Z_ZZZ_=2890,
ENC_FMLSLB_Z_ZZZI_S=2891,
ENC_FMLSLT_Z_ZZZ_=2892,
ENC_FMLSLT_Z_ZZZI_S=2893,
ENC_FMMLA_Z_ZZZ_D=2894,
ENC_FMMLA_Z_ZZZ_S=2895,
ENC_FMSB_Z_P_ZZZ_=2896,
ENC_FMUL_Z_P_ZS_=2897,
ENC_FMUL_Z_P_ZZ_=2898,
ENC_FMUL_Z_ZZ_=2899,
ENC_FMUL_Z_ZZI_D=2900,
ENC_FMUL_Z_ZZI_H=2901,
ENC_FMUL_Z_ZZI_S=2902,
ENC_FMULX_Z_P_ZZ_=2903,
ENC_FNEG_Z_P_Z_=2904,
ENC_FNMAD_Z_P_ZZZ_=2905,
ENC_FNMLA_Z_P_ZZZ_=2906,
ENC_FNMLS_Z_P_ZZZ_=2907,
ENC_FNMSB_Z_P_ZZZ_=2908,
ENC_FRECPE_Z_Z_=2909,
ENC_FRECPS_Z_ZZ_=2910,
ENC_FRECPX_Z_P_Z_=2911,
ENC_FRINTA_Z_P_Z_=2912,
ENC_FRINTI_Z_P_Z_=2913,
ENC_FRINTM_Z_P_Z_=2914,
ENC_FRINTN_Z_P_Z_=2915,
ENC_FRINTP_Z_P_Z_=2916,
ENC_FRINTX_Z_P_Z_=2917,
ENC_FRINTZ_Z_P_Z_=2918,
ENC_FRSQRTE_Z_Z_=2919,
ENC_FRSQRTS_Z_ZZ_=2920,
ENC_FSCALE_Z_P_ZZ_=2921,
ENC_FSQRT_Z_P_Z_=2922,
ENC_FSUB_Z_P_ZS_=2923,
ENC_FSUB_Z_P_ZZ_=2924,
ENC_FSUB_Z_ZZ_=2925,
ENC_FSUBR_Z_P_ZS_=2926,
ENC_FSUBR_Z_P_ZZ_=2927,
ENC_FTMAD_Z_ZZI_=2928,
ENC_FTSMUL_Z_ZZ_=2929,
ENC_FTSSEL_Z_ZZ_=2930,
ENC_HISTCNT_Z_P_ZZ_=2931,
ENC_HISTSEG_Z_ZZ_=2932,
ENC_INCB_R_RS_=2933,
ENC_INCD_R_RS_=2934,
ENC_INCD_Z_ZS_=2935,
ENC_INCH_R_RS_=2936,
ENC_INCH_Z_ZS_=2937,
ENC_INCP_R_P_R_=2938,
ENC_INCP_Z_P_Z_=2939,
ENC_INCW_R_RS_=2940,
ENC_INCW_Z_ZS_=2941,
ENC_INDEX_Z_II_=2942,
ENC_INDEX_Z_IR_=2943,
ENC_INDEX_Z_RI_=2944,
ENC_INDEX_Z_RR_=2945,
ENC_INSR_Z_R_=2946,
ENC_INSR_Z_V_=2947,
ENC_LASTA_R_P_Z_=2948,
ENC_LASTA_V_P_Z_=2949,
ENC_LASTB_R_P_Z_=2950,
ENC_LASTB_V_P_Z_=2951,
ENC_LD1B_Z_P_AI_D=2952,
ENC_LD1B_Z_P_AI_S=2953,
ENC_LD1B_Z_P_BI_U16=2954,
ENC_LD1B_Z_P_BI_U32=2955,
ENC_LD1B_Z_P_BI_U64=2956,
ENC_LD1B_Z_P_BI_U8=2957,
ENC_LD1B_Z_P_BR_U16=2958,
ENC_LD1B_Z_P_BR_U32=2959,
ENC_LD1B_Z_P_BR_U64=2960,
ENC_LD1B_Z_P_BR_U8=2961,
ENC_LD1B_Z_P_BZ_D_64_UNSCALED=2962,
ENC_LD1B_Z_P_BZ_D_X32_UNSCALED=2963,
ENC_LD1B_Z_P_BZ_S_X32_UNSCALED=2964,
ENC_LD1D_Z_P_AI_D=2965,
ENC_LD1D_Z_P_BI_U64=2966,
ENC_LD1D_Z_P_BR_U64=2967,
ENC_LD1D_Z_P_BZ_D_64_SCALED=2968,
ENC_LD1D_Z_P_BZ_D_64_UNSCALED=2969,
ENC_LD1D_Z_P_BZ_D_X32_SCALED=2970,
ENC_LD1D_Z_P_BZ_D_X32_UNSCALED=2971,
ENC_LD1H_Z_P_AI_D=2972,
ENC_LD1H_Z_P_AI_S=2973,
ENC_LD1H_Z_P_BI_U16=2974,
ENC_LD1H_Z_P_BI_U32=2975,
ENC_LD1H_Z_P_BI_U64=2976,
ENC_LD1H_Z_P_BR_U16=2977,
ENC_LD1H_Z_P_BR_U32=2978,
ENC_LD1H_Z_P_BR_U64=2979,
ENC_LD1H_Z_P_BZ_D_64_SCALED=2980,
ENC_LD1H_Z_P_BZ_D_64_UNSCALED=2981,
ENC_LD1H_Z_P_BZ_D_X32_SCALED=2982,
ENC_LD1H_Z_P_BZ_D_X32_UNSCALED=2983,
ENC_LD1H_Z_P_BZ_S_X32_SCALED=2984,
ENC_LD1H_Z_P_BZ_S_X32_UNSCALED=2985,
ENC_LD1RB_Z_P_BI_U16=2986,
ENC_LD1RB_Z_P_BI_U32=2987,
ENC_LD1RB_Z_P_BI_U64=2988,
ENC_LD1RB_Z_P_BI_U8=2989,
ENC_LD1RD_Z_P_BI_U64=2990,
ENC_LD1RH_Z_P_BI_U16=2991,
ENC_LD1RH_Z_P_BI_U32=2992,
ENC_LD1RH_Z_P_BI_U64=2993,
ENC_LD1ROB_Z_P_BI_U8=2994,
ENC_LD1ROB_Z_P_BR_CONTIGUOUS=2995,
ENC_LD1ROD_Z_P_BI_U64=2996,
ENC_LD1ROD_Z_P_BR_CONTIGUOUS=2997,
ENC_LD1ROH_Z_P_BI_U16=2998,
ENC_LD1ROH_Z_P_BR_CONTIGUOUS=2999,
ENC_LD1ROW_Z_P_BI_U32=3000,
ENC_LD1ROW_Z_P_BR_CONTIGUOUS=3001,
ENC_LD1RQB_Z_P_BI_U8=3002,
ENC_LD1RQB_Z_P_BR_CONTIGUOUS=3003,
ENC_LD1RQD_Z_P_BI_U64=3004,
ENC_LD1RQD_Z_P_BR_CONTIGUOUS=3005,
ENC_LD1RQH_Z_P_BI_U16=3006,
ENC_LD1RQH_Z_P_BR_CONTIGUOUS=3007,
ENC_LD1RQW_Z_P_BI_U32=3008,
ENC_LD1RQW_Z_P_BR_CONTIGUOUS=3009,
ENC_LD1RSB_Z_P_BI_S16=3010,
ENC_LD1RSB_Z_P_BI_S32=3011,
ENC_LD1RSB_Z_P_BI_S64=3012,
ENC_LD1RSH_Z_P_BI_S32=3013,
ENC_LD1RSH_Z_P_BI_S64=3014,
ENC_LD1RSW_Z_P_BI_S64=3015,
ENC_LD1RW_Z_P_BI_U32=3016,
ENC_LD1RW_Z_P_BI_U64=3017,
ENC_LD1SB_Z_P_AI_D=3018,
ENC_LD1SB_Z_P_AI_S=3019,
ENC_LD1SB_Z_P_BI_S16=3020,
ENC_LD1SB_Z_P_BI_S32=3021,
ENC_LD1SB_Z_P_BI_S64=3022,
ENC_LD1SB_Z_P_BR_S16=3023,
ENC_LD1SB_Z_P_BR_S32=3024,
ENC_LD1SB_Z_P_BR_S64=3025,
ENC_LD1SB_Z_P_BZ_D_64_UNSCALED=3026,
ENC_LD1SB_Z_P_BZ_D_X32_UNSCALED=3027,
ENC_LD1SB_Z_P_BZ_S_X32_UNSCALED=3028,
ENC_LD1SH_Z_P_AI_D=3029,
ENC_LD1SH_Z_P_AI_S=3030,
ENC_LD1SH_Z_P_BI_S32=3031,
ENC_LD1SH_Z_P_BI_S64=3032,
ENC_LD1SH_Z_P_BR_S32=3033,
ENC_LD1SH_Z_P_BR_S64=3034,
ENC_LD1SH_Z_P_BZ_D_64_SCALED=3035,
ENC_LD1SH_Z_P_BZ_D_64_UNSCALED=3036,
ENC_LD1SH_Z_P_BZ_D_X32_SCALED=3037,
ENC_LD1SH_Z_P_BZ_D_X32_UNSCALED=3038,
ENC_LD1SH_Z_P_BZ_S_X32_SCALED=3039,
ENC_LD1SH_Z_P_BZ_S_X32_UNSCALED=3040,
ENC_LD1SW_Z_P_AI_D=3041,
ENC_LD1SW_Z_P_BI_S64=3042,
ENC_LD1SW_Z_P_BR_S64=3043,
ENC_LD1SW_Z_P_BZ_D_64_SCALED=3044,
ENC_LD1SW_Z_P_BZ_D_64_UNSCALED=3045,
ENC_LD1SW_Z_P_BZ_D_X32_SCALED=3046,
ENC_LD1SW_Z_P_BZ_D_X32_UNSCALED=3047,
ENC_LD1W_Z_P_AI_D=3048,
ENC_LD1W_Z_P_AI_S=3049,
ENC_LD1W_Z_P_BI_U32=3050,
ENC_LD1W_Z_P_BI_U64=3051,
ENC_LD1W_Z_P_BR_U32=3052,
ENC_LD1W_Z_P_BR_U64=3053,
ENC_LD1W_Z_P_BZ_D_64_SCALED=3054,
ENC_LD1W_Z_P_BZ_D_64_UNSCALED=3055,
ENC_LD1W_Z_P_BZ_D_X32_SCALED=3056,
ENC_LD1W_Z_P_BZ_D_X32_UNSCALED=3057,
ENC_LD1W_Z_P_BZ_S_X32_SCALED=3058,
ENC_LD1W_Z_P_BZ_S_X32_UNSCALED=3059,
ENC_LD2B_Z_P_BI_CONTIGUOUS=3060,
ENC_LD2B_Z_P_BR_CONTIGUOUS=3061,
ENC_LD2D_Z_P_BI_CONTIGUOUS=3062,
ENC_LD2D_Z_P_BR_CONTIGUOUS=3063,
ENC_LD2H_Z_P_BI_CONTIGUOUS=3064,
ENC_LD2H_Z_P_BR_CONTIGUOUS=3065,
ENC_LD2W_Z_P_BI_CONTIGUOUS=3066,
ENC_LD2W_Z_P_BR_CONTIGUOUS=3067,
ENC_LD3B_Z_P_BI_CONTIGUOUS=3068,
ENC_LD3B_Z_P_BR_CONTIGUOUS=3069,
ENC_LD3D_Z_P_BI_CONTIGUOUS=3070,
ENC_LD3D_Z_P_BR_CONTIGUOUS=3071,
ENC_LD3H_Z_P_BI_CONTIGUOUS=3072,
ENC_LD3H_Z_P_BR_CONTIGUOUS=3073,
ENC_LD3W_Z_P_BI_CONTIGUOUS=3074,
ENC_LD3W_Z_P_BR_CONTIGUOUS=3075,
ENC_LD4B_Z_P_BI_CONTIGUOUS=3076,
ENC_LD4B_Z_P_BR_CONTIGUOUS=3077,
ENC_LD4D_Z_P_BI_CONTIGUOUS=3078,
ENC_LD4D_Z_P_BR_CONTIGUOUS=3079,
ENC_LD4H_Z_P_BI_CONTIGUOUS=3080,
ENC_LD4H_Z_P_BR_CONTIGUOUS=3081,
ENC_LD4W_Z_P_BI_CONTIGUOUS=3082,
ENC_LD4W_Z_P_BR_CONTIGUOUS=3083,
ENC_LDFF1B_Z_P_AI_D=3084,
ENC_LDFF1B_Z_P_AI_S=3085,
ENC_LDFF1B_Z_P_BR_U16=3086,
ENC_LDFF1B_Z_P_BR_U32=3087,
ENC_LDFF1B_Z_P_BR_U64=3088,
ENC_LDFF1B_Z_P_BR_U8=3089,
ENC_LDFF1B_Z_P_BZ_D_64_UNSCALED=3090,
ENC_LDFF1B_Z_P_BZ_D_X32_UNSCALED=3091,
ENC_LDFF1B_Z_P_BZ_S_X32_UNSCALED=3092,
ENC_LDFF1D_Z_P_AI_D=3093,
ENC_LDFF1D_Z_P_BR_U64=3094,
ENC_LDFF1D_Z_P_BZ_D_64_SCALED=3095,
ENC_LDFF1D_Z_P_BZ_D_64_UNSCALED=3096,
ENC_LDFF1D_Z_P_BZ_D_X32_SCALED=3097,
ENC_LDFF1D_Z_P_BZ_D_X32_UNSCALED=3098,
ENC_LDFF1H_Z_P_AI_D=3099,
ENC_LDFF1H_Z_P_AI_S=3100,
ENC_LDFF1H_Z_P_BR_U16=3101,
ENC_LDFF1H_Z_P_BR_U32=3102,
ENC_LDFF1H_Z_P_BR_U64=3103,
ENC_LDFF1H_Z_P_BZ_D_64_SCALED=3104,
ENC_LDFF1H_Z_P_BZ_D_64_UNSCALED=3105,
ENC_LDFF1H_Z_P_BZ_D_X32_SCALED=3106,
ENC_LDFF1H_Z_P_BZ_D_X32_UNSCALED=3107,
ENC_LDFF1H_Z_P_BZ_S_X32_SCALED=3108,
ENC_LDFF1H_Z_P_BZ_S_X32_UNSCALED=3109,
ENC_LDFF1SB_Z_P_AI_D=3110,
ENC_LDFF1SB_Z_P_AI_S=3111,
ENC_LDFF1SB_Z_P_BR_S16=3112,
ENC_LDFF1SB_Z_P_BR_S32=3113,
ENC_LDFF1SB_Z_P_BR_S64=3114,
ENC_LDFF1SB_Z_P_BZ_D_64_UNSCALED=3115,
ENC_LDFF1SB_Z_P_BZ_D_X32_UNSCALED=3116,
ENC_LDFF1SB_Z_P_BZ_S_X32_UNSCALED=3117,
ENC_LDFF1SH_Z_P_AI_D=3118,
ENC_LDFF1SH_Z_P_AI_S=3119,
ENC_LDFF1SH_Z_P_BR_S32=3120,
ENC_LDFF1SH_Z_P_BR_S64=3121,
ENC_LDFF1SH_Z_P_BZ_D_64_SCALED=3122,
ENC_LDFF1SH_Z_P_BZ_D_64_UNSCALED=3123,
ENC_LDFF1SH_Z_P_BZ_D_X32_SCALED=3124,
ENC_LDFF1SH_Z_P_BZ_D_X32_UNSCALED=3125,
ENC_LDFF1SH_Z_P_BZ_S_X32_SCALED=3126,
ENC_LDFF1SH_Z_P_BZ_S_X32_UNSCALED=3127,
ENC_LDFF1SW_Z_P_AI_D=3128,
ENC_LDFF1SW_Z_P_BR_S64=3129,
ENC_LDFF1SW_Z_P_BZ_D_64_SCALED=3130,
ENC_LDFF1SW_Z_P_BZ_D_64_UNSCALED=3131,
ENC_LDFF1SW_Z_P_BZ_D_X32_SCALED=3132,
ENC_LDFF1SW_Z_P_BZ_D_X32_UNSCALED=3133,
ENC_LDFF1W_Z_P_AI_D=3134,
ENC_LDFF1W_Z_P_AI_S=3135,
ENC_LDFF1W_Z_P_BR_U32=3136,
ENC_LDFF1W_Z_P_BR_U64=3137,
ENC_LDFF1W_Z_P_BZ_D_64_SCALED=3138,
ENC_LDFF1W_Z_P_BZ_D_64_UNSCALED=3139,
ENC_LDFF1W_Z_P_BZ_D_X32_SCALED=3140,
ENC_LDFF1W_Z_P_BZ_D_X32_UNSCALED=3141,
ENC_LDFF1W_Z_P_BZ_S_X32_SCALED=3142,
ENC_LDFF1W_Z_P_BZ_S_X32_UNSCALED=3143,
ENC_LDNF1B_Z_P_BI_U16=3144,
ENC_LDNF1B_Z_P_BI_U32=3145,
ENC_LDNF1B_Z_P_BI_U64=3146,
ENC_LDNF1B_Z_P_BI_U8=3147,
ENC_LDNF1D_Z_P_BI_U64=3148,
ENC_LDNF1H_Z_P_BI_U16=3149,
ENC_LDNF1H_Z_P_BI_U32=3150,
ENC_LDNF1H_Z_P_BI_U64=3151,
ENC_LDNF1SB_Z_P_BI_S16=3152,
ENC_LDNF1SB_Z_P_BI_S32=3153,
ENC_LDNF1SB_Z_P_BI_S64=3154,
ENC_LDNF1SH_Z_P_BI_S32=3155,
ENC_LDNF1SH_Z_P_BI_S64=3156,
ENC_LDNF1SW_Z_P_BI_S64=3157,
ENC_LDNF1W_Z_P_BI_U32=3158,
ENC_LDNF1W_Z_P_BI_U64=3159,
ENC_LDNT1B_Z_P_AR_D_64_UNSCALED=3160,
ENC_LDNT1B_Z_P_AR_S_X32_UNSCALED=3161,
ENC_LDNT1B_Z_P_BI_CONTIGUOUS=3162,
ENC_LDNT1B_Z_P_BR_CONTIGUOUS=3163,
ENC_LDNT1D_Z_P_AR_D_64_UNSCALED=3164,
ENC_LDNT1D_Z_P_BI_CONTIGUOUS=3165,
ENC_LDNT1D_Z_P_BR_CONTIGUOUS=3166,
ENC_LDNT1H_Z_P_AR_D_64_UNSCALED=3167,
ENC_LDNT1H_Z_P_AR_S_X32_UNSCALED=3168,
ENC_LDNT1H_Z_P_BI_CONTIGUOUS=3169,
ENC_LDNT1H_Z_P_BR_CONTIGUOUS=3170,
ENC_LDNT1SB_Z_P_AR_D_64_UNSCALED=3171,
ENC_LDNT1SB_Z_P_AR_S_X32_UNSCALED=3172,
ENC_LDNT1SH_Z_P_AR_D_64_UNSCALED=3173,
ENC_LDNT1SH_Z_P_AR_S_X32_UNSCALED=3174,
ENC_LDNT1SW_Z_P_AR_D_64_UNSCALED=3175,
ENC_LDNT1W_Z_P_AR_D_64_UNSCALED=3176,
ENC_LDNT1W_Z_P_AR_S_X32_UNSCALED=3177,
ENC_LDNT1W_Z_P_BI_CONTIGUOUS=3178,
ENC_LDNT1W_Z_P_BR_CONTIGUOUS=3179,
ENC_LDR_P_BI_=3180,
ENC_LDR_Z_BI_=3181,
ENC_LSL_Z_P_ZI_=3182,
ENC_LSL_Z_P_ZW_=3183,
ENC_LSL_Z_P_ZZ_=3184,
ENC_LSL_Z_ZI_=3185,
ENC_LSL_Z_ZW_=3186,
ENC_LSLR_Z_P_ZZ_=3187,
ENC_LSR_Z_P_ZI_=3188,
ENC_LSR_Z_P_ZW_=3189,
ENC_LSR_Z_P_ZZ_=3190,
ENC_LSR_Z_ZI_=3191,
ENC_LSR_Z_ZW_=3192,
ENC_LSRR_Z_P_ZZ_=3193,
ENC_MAD_Z_P_ZZZ_=3194,
ENC_MATCH_P_P_ZZ_=3195,
ENC_MLA_Z_P_ZZZ_=3196,
ENC_MLA_Z_ZZZI_D=3197,
ENC_MLA_Z_ZZZI_H=3198,
ENC_MLA_Z_ZZZI_S=3199,
ENC_MLS_Z_P_ZZZ_=3200,
ENC_MLS_Z_ZZZI_D=3201,
ENC_MLS_Z_ZZZI_H=3202,
ENC_MLS_Z_ZZZI_S=3203,
ENC_MOVPRFX_Z_P_Z_=3204,
ENC_MOVPRFX_Z_Z_=3205,
ENC_MSB_Z_P_ZZZ_=3206,
ENC_MUL_Z_P_ZZ_=3207,
ENC_MUL_Z_ZI_=3208,
ENC_MUL_Z_ZZ_=3209,
ENC_MUL_Z_ZZI_D=3210,
ENC_MUL_Z_ZZI_H=3211,
ENC_MUL_Z_ZZI_S=3212,
ENC_NAND_P_P_PP_Z=3213,
ENC_NANDS_P_P_PP_Z=3214,
ENC_NBSL_Z_ZZZ_=3215,
ENC_NEG_Z_P_Z_=3216,
ENC_NMATCH_P_P_ZZ_=3217,
ENC_NOR_P_P_PP_Z=3218,
ENC_NORS_P_P_PP_Z=3219,
ENC_NOT_Z_P_Z_=3220,
ENC_ORN_P_P_PP_Z=3221,
ENC_ORNS_P_P_PP_Z=3222,
ENC_ORR_P_P_PP_Z=3223,
ENC_ORR_Z_P_ZZ_=3224,
ENC_ORR_Z_ZI_=3225,
ENC_ORR_Z_ZZ_=3226,
ENC_ORRS_P_P_PP_Z=3227,
ENC_ORV_R_P_Z_=3228,
ENC_PFALSE_P_=3229,
ENC_PFIRST_P_P_P_=3230,
ENC_PMUL_Z_ZZ_=3231,
ENC_PMULLB_Z_ZZ_=3232,
ENC_PMULLT_Z_ZZ_=3233,
ENC_PNEXT_P_P_P_=3234,
ENC_PRFB_I_P_AI_D=3235,
ENC_PRFB_I_P_AI_S=3236,
ENC_PRFB_I_P_BI_S=3237,
ENC_PRFB_I_P_BR_S=3238,
ENC_PRFB_I_P_BZ_D_64_SCALED=3239,
ENC_PRFB_I_P_BZ_D_X32_SCALED=3240,
ENC_PRFB_I_P_BZ_S_X32_SCALED=3241,
ENC_PRFD_I_P_AI_D=3242,
ENC_PRFD_I_P_AI_S=3243,
ENC_PRFD_I_P_BI_S=3244,
ENC_PRFD_I_P_BR_S=3245,
ENC_PRFD_I_P_BZ_D_64_SCALED=3246,
ENC_PRFD_I_P_BZ_D_X32_SCALED=3247,
ENC_PRFD_I_P_BZ_S_X32_SCALED=3248,
ENC_PRFH_I_P_AI_D=3249,
ENC_PRFH_I_P_AI_S=3250,
ENC_PRFH_I_P_BI_S=3251,
ENC_PRFH_I_P_BR_S=3252,
ENC_PRFH_I_P_BZ_D_64_SCALED=3253,
ENC_PRFH_I_P_BZ_D_X32_SCALED=3254,
ENC_PRFH_I_P_BZ_S_X32_SCALED=3255,
ENC_PRFW_I_P_AI_D=3256,
ENC_PRFW_I_P_AI_S=3257,
ENC_PRFW_I_P_BI_S=3258,
ENC_PRFW_I_P_BR_S=3259,
ENC_PRFW_I_P_BZ_D_64_SCALED=3260,
ENC_PRFW_I_P_BZ_D_X32_SCALED=3261,
ENC_PRFW_I_P_BZ_S_X32_SCALED=3262,
ENC_PTEST_P_P_=3263,
ENC_PTRUE_P_S_=3264,
ENC_PTRUES_P_S_=3265,
ENC_PUNPKHI_P_P_=3266,
ENC_PUNPKLO_P_P_=3267,
ENC_RADDHNB_Z_ZZ_=3268,
ENC_RADDHNT_Z_ZZ_=3269,
ENC_RAX1_Z_ZZ_=3270,
ENC_RBIT_Z_P_Z_=3271,
ENC_RDFFR_P_F_=3272,
ENC_RDFFR_P_P_F_=3273,
ENC_RDFFRS_P_P_F_=3274,
ENC_RDVL_R_I_=3275,
ENC_REV_P_P_=3276,
ENC_REV_Z_Z_=3277,
ENC_REVB_Z_Z_=3278,
ENC_REVH_Z_Z_=3279,
ENC_REVW_Z_Z_=3280,
ENC_RSHRNB_Z_ZI_=3281,
ENC_RSHRNT_Z_ZI_=3282,
ENC_RSUBHNB_Z_ZZ_=3283,
ENC_RSUBHNT_Z_ZZ_=3284,
ENC_SABA_Z_ZZZ_=3285,
ENC_SABALB_Z_ZZZ_=3286,
ENC_SABALT_Z_ZZZ_=3287,
ENC_SABD_Z_P_ZZ_=3288,
ENC_SABDLB_Z_ZZ_=3289,
ENC_SABDLT_Z_ZZ_=3290,
ENC_SADALP_Z_P_Z_=3291,
ENC_SADDLB_Z_ZZ_=3292,
ENC_SADDLBT_Z_ZZ_=3293,
ENC_SADDLT_Z_ZZ_=3294,
ENC_SADDV_R_P_Z_=3295,
ENC_SADDWB_Z_ZZ_=3296,
ENC_SADDWT_Z_ZZ_=3297,
ENC_SBCLB_Z_ZZZ_=3298,
ENC_SBCLT_Z_ZZZ_=3299,
ENC_SCVTF_Z_P_Z_H2FP16=3300,
ENC_SCVTF_Z_P_Z_W2D=3301,
ENC_SCVTF_Z_P_Z_W2FP16=3302,
ENC_SCVTF_Z_P_Z_W2S=3303,
ENC_SCVTF_Z_P_Z_X2D=3304,
ENC_SCVTF_Z_P_Z_X2FP16=3305,
ENC_SCVTF_Z_P_Z_X2S=3306,
ENC_SDIV_Z_P_ZZ_=3307,
ENC_SDIVR_Z_P_ZZ_=3308,
ENC_SDOT_Z_ZZZ_=3309,
ENC_SDOT_Z_ZZZI_D=3310,
ENC_SDOT_Z_ZZZI_S=3311,
ENC_SEL_P_P_PP_=3312,
ENC_SEL_Z_P_ZZ_=3313,
ENC_SETFFR_F_=3314,
ENC_SHADD_Z_P_ZZ_=3315,
ENC_SHRNB_Z_ZI_=3316,
ENC_SHRNT_Z_ZI_=3317,
ENC_SHSUB_Z_P_ZZ_=3318,
ENC_SHSUBR_Z_P_ZZ_=3319,
ENC_SLI_Z_ZZI_=3320,
ENC_SM4E_Z_ZZ_=3321,
ENC_SM4EKEY_Z_ZZ_=3322,
ENC_SMAX_Z_P_ZZ_=3323,
ENC_SMAX_Z_ZI_=3324,
ENC_SMAXP_Z_P_ZZ_=3325,
ENC_SMAXV_R_P_Z_=3326,
ENC_SMIN_Z_P_ZZ_=3327,
ENC_SMIN_Z_ZI_=3328,
ENC_SMINP_Z_P_ZZ_=3329,
ENC_SMINV_R_P_Z_=3330,
ENC_SMLALB_Z_ZZZ_=3331,
ENC_SMLALB_Z_ZZZI_D=3332,
ENC_SMLALB_Z_ZZZI_S=3333,
ENC_SMLALT_Z_ZZZ_=3334,
ENC_SMLALT_Z_ZZZI_D=3335,
ENC_SMLALT_Z_ZZZI_S=3336,
ENC_SMLSLB_Z_ZZZ_=3337,
ENC_SMLSLB_Z_ZZZI_D=3338,
ENC_SMLSLB_Z_ZZZI_S=3339,
ENC_SMLSLT_Z_ZZZ_=3340,
ENC_SMLSLT_Z_ZZZI_D=3341,
ENC_SMLSLT_Z_ZZZI_S=3342,
ENC_SMMLA_Z_ZZZ_=3343,
ENC_SMULH_Z_P_ZZ_=3344,
ENC_SMULH_Z_ZZ_=3345,
ENC_SMULLB_Z_ZZ_=3346,
ENC_SMULLB_Z_ZZI_D=3347,
ENC_SMULLB_Z_ZZI_S=3348,
ENC_SMULLT_Z_ZZ_=3349,
ENC_SMULLT_Z_ZZI_D=3350,
ENC_SMULLT_Z_ZZI_S=3351,
ENC_SPLICE_Z_P_ZZ_CON=3352,
ENC_SPLICE_Z_P_ZZ_DES=3353,
ENC_SQABS_Z_P_Z_=3354,
ENC_SQADD_Z_P_ZZ_=3355,
ENC_SQADD_Z_ZI_=3356,
ENC_SQADD_Z_ZZ_=3357,
ENC_SQCADD_Z_ZZ_=3358,
ENC_SQDECB_R_RS_SX=3359,
ENC_SQDECB_R_RS_X=3360,
ENC_SQDECD_R_RS_SX=3361,
ENC_SQDECD_R_RS_X=3362,
ENC_SQDECD_Z_ZS_=3363,
ENC_SQDECH_R_RS_SX=3364,
ENC_SQDECH_R_RS_X=3365,
ENC_SQDECH_Z_ZS_=3366,
ENC_SQDECP_R_P_R_SX=3367,
ENC_SQDECP_R_P_R_X=3368,
ENC_SQDECP_Z_P_Z_=3369,
ENC_SQDECW_R_RS_SX=3370,
ENC_SQDECW_R_RS_X=3371,
ENC_SQDECW_Z_ZS_=3372,
ENC_SQDMLALB_Z_ZZZ_=3373,
ENC_SQDMLALB_Z_ZZZI_D=3374,
ENC_SQDMLALB_Z_ZZZI_S=3375,
ENC_SQDMLALBT_Z_ZZZ_=3376,
ENC_SQDMLALT_Z_ZZZ_=3377,
ENC_SQDMLALT_Z_ZZZI_D=3378,
ENC_SQDMLALT_Z_ZZZI_S=3379,
ENC_SQDMLSLB_Z_ZZZ_=3380,
ENC_SQDMLSLB_Z_ZZZI_D=3381,
ENC_SQDMLSLB_Z_ZZZI_S=3382,
ENC_SQDMLSLBT_Z_ZZZ_=3383,
ENC_SQDMLSLT_Z_ZZZ_=3384,
ENC_SQDMLSLT_Z_ZZZI_D=3385,
ENC_SQDMLSLT_Z_ZZZI_S=3386,
ENC_SQDMULH_Z_ZZ_=3387,
ENC_SQDMULH_Z_ZZI_D=3388,
ENC_SQDMULH_Z_ZZI_H=3389,
ENC_SQDMULH_Z_ZZI_S=3390,
ENC_SQDMULLB_Z_ZZ_=3391,
ENC_SQDMULLB_Z_ZZI_D=3392,
ENC_SQDMULLB_Z_ZZI_S=3393,
ENC_SQDMULLT_Z_ZZ_=3394,
ENC_SQDMULLT_Z_ZZI_D=3395,
ENC_SQDMULLT_Z_ZZI_S=3396,
ENC_SQINCB_R_RS_SX=3397,
ENC_SQINCB_R_RS_X=3398,
ENC_SQINCD_R_RS_SX=3399,
ENC_SQINCD_R_RS_X=3400,
ENC_SQINCD_Z_ZS_=3401,
ENC_SQINCH_R_RS_SX=3402,
ENC_SQINCH_R_RS_X=3403,
ENC_SQINCH_Z_ZS_=3404,
ENC_SQINCP_R_P_R_SX=3405,
ENC_SQINCP_R_P_R_X=3406,
ENC_SQINCP_Z_P_Z_=3407,
ENC_SQINCW_R_RS_SX=3408,
ENC_SQINCW_R_RS_X=3409,
ENC_SQINCW_Z_ZS_=3410,
ENC_SQNEG_Z_P_Z_=3411,
ENC_SQRDCMLAH_Z_ZZZ_=3412,
ENC_SQRDCMLAH_Z_ZZZI_H=3413,
ENC_SQRDCMLAH_Z_ZZZI_S=3414,
ENC_SQRDMLAH_Z_ZZZ_=3415,
ENC_SQRDMLAH_Z_ZZZI_D=3416,
ENC_SQRDMLAH_Z_ZZZI_H=3417,
ENC_SQRDMLAH_Z_ZZZI_S=3418,
ENC_SQRDMLSH_Z_ZZZ_=3419,
ENC_SQRDMLSH_Z_ZZZI_D=3420,
ENC_SQRDMLSH_Z_ZZZI_H=3421,
ENC_SQRDMLSH_Z_ZZZI_S=3422,
ENC_SQRDMULH_Z_ZZ_=3423,
ENC_SQRDMULH_Z_ZZI_D=3424,
ENC_SQRDMULH_Z_ZZI_H=3425,
ENC_SQRDMULH_Z_ZZI_S=3426,
ENC_SQRSHL_Z_P_ZZ_=3427,
ENC_SQRSHLR_Z_P_ZZ_=3428,
ENC_SQRSHRNB_Z_ZI_=3429,
ENC_SQRSHRNT_Z_ZI_=3430,
ENC_SQRSHRUNB_Z_ZI_=3431,
ENC_SQRSHRUNT_Z_ZI_=3432,
ENC_SQSHL_Z_P_ZI_=3433,
ENC_SQSHL_Z_P_ZZ_=3434,
ENC_SQSHLR_Z_P_ZZ_=3435,
ENC_SQSHLU_Z_P_ZI_=3436,
ENC_SQSHRNB_Z_ZI_=3437,
ENC_SQSHRNT_Z_ZI_=3438,
ENC_SQSHRUNB_Z_ZI_=3439,
ENC_SQSHRUNT_Z_ZI_=3440,
ENC_SQSUB_Z_P_ZZ_=3441,
ENC_SQSUB_Z_ZI_=3442,
ENC_SQSUB_Z_ZZ_=3443,
ENC_SQSUBR_Z_P_ZZ_=3444,
ENC_SQXTNB_Z_ZZ_=3445,
ENC_SQXTNT_Z_ZZ_=3446,
ENC_SQXTUNB_Z_ZZ_=3447,
ENC_SQXTUNT_Z_ZZ_=3448,
ENC_SRHADD_Z_P_ZZ_=3449,
ENC_SRI_Z_ZZI_=3450,
ENC_SRSHL_Z_P_ZZ_=3451,
ENC_SRSHLR_Z_P_ZZ_=3452,
ENC_SRSHR_Z_P_ZI_=3453,
ENC_SRSRA_Z_ZI_=3454,
ENC_SSHLLB_Z_ZI_=3455,
ENC_SSHLLT_Z_ZI_=3456,
ENC_SSRA_Z_ZI_=3457,
ENC_SSUBLB_Z_ZZ_=3458,
ENC_SSUBLBT_Z_ZZ_=3459,
ENC_SSUBLT_Z_ZZ_=3460,
ENC_SSUBLTB_Z_ZZ_=3461,
ENC_SSUBWB_Z_ZZ_=3462,
ENC_SSUBWT_Z_ZZ_=3463,
ENC_ST1B_Z_P_AI_D=3464,
ENC_ST1B_Z_P_AI_S=3465,
ENC_ST1B_Z_P_BI_=3466,
ENC_ST1B_Z_P_BR_=3467,
ENC_ST1B_Z_P_BZ_D_64_UNSCALED=3468,
ENC_ST1B_Z_P_BZ_D_X32_UNSCALED=3469,
ENC_ST1B_Z_P_BZ_S_X32_UNSCALED=3470,
ENC_ST1D_Z_P_AI_D=3471,
ENC_ST1D_Z_P_BI_=3472,
ENC_ST1D_Z_P_BR_=3473,
ENC_ST1D_Z_P_BZ_D_64_SCALED=3474,
ENC_ST1D_Z_P_BZ_D_64_UNSCALED=3475,
ENC_ST1D_Z_P_BZ_D_X32_SCALED=3476,
ENC_ST1D_Z_P_BZ_D_X32_UNSCALED=3477,
ENC_ST1H_Z_P_AI_D=3478,
ENC_ST1H_Z_P_AI_S=3479,
ENC_ST1H_Z_P_BI_=3480,
ENC_ST1H_Z_P_BR_=3481,
ENC_ST1H_Z_P_BZ_D_64_SCALED=3482,
ENC_ST1H_Z_P_BZ_D_64_UNSCALED=3483,
ENC_ST1H_Z_P_BZ_D_X32_SCALED=3484,
ENC_ST1H_Z_P_BZ_D_X32_UNSCALED=3485,
ENC_ST1H_Z_P_BZ_S_X32_SCALED=3486,
ENC_ST1H_Z_P_BZ_S_X32_UNSCALED=3487,
ENC_ST1W_Z_P_AI_D=3488,
ENC_ST1W_Z_P_AI_S=3489,
ENC_ST1W_Z_P_BI_=3490,
ENC_ST1W_Z_P_BR_=3491,
ENC_ST1W_Z_P_BZ_D_64_SCALED=3492,
ENC_ST1W_Z_P_BZ_D_64_UNSCALED=3493,
ENC_ST1W_Z_P_BZ_D_X32_SCALED=3494,
ENC_ST1W_Z_P_BZ_D_X32_UNSCALED=3495,
ENC_ST1W_Z_P_BZ_S_X32_SCALED=3496,
ENC_ST1W_Z_P_BZ_S_X32_UNSCALED=3497,
ENC_ST2B_Z_P_BI_CONTIGUOUS=3498,
ENC_ST2B_Z_P_BR_CONTIGUOUS=3499,
ENC_ST2D_Z_P_BI_CONTIGUOUS=3500,
ENC_ST2D_Z_P_BR_CONTIGUOUS=3501,
ENC_ST2H_Z_P_BI_CONTIGUOUS=3502,
ENC_ST2H_Z_P_BR_CONTIGUOUS=3503,
ENC_ST2W_Z_P_BI_CONTIGUOUS=3504,
ENC_ST2W_Z_P_BR_CONTIGUOUS=3505,
ENC_ST3B_Z_P_BI_CONTIGUOUS=3506,
ENC_ST3B_Z_P_BR_CONTIGUOUS=3507,
ENC_ST3D_Z_P_BI_CONTIGUOUS=3508,
ENC_ST3D_Z_P_BR_CONTIGUOUS=3509,
ENC_ST3H_Z_P_BI_CONTIGUOUS=3510,
ENC_ST3H_Z_P_BR_CONTIGUOUS=3511,
ENC_ST3W_Z_P_BI_CONTIGUOUS=3512,
ENC_ST3W_Z_P_BR_CONTIGUOUS=3513,
ENC_ST4B_Z_P_BI_CONTIGUOUS=3514,
ENC_ST4B_Z_P_BR_CONTIGUOUS=3515,
ENC_ST4D_Z_P_BI_CONTIGUOUS=3516,
ENC_ST4D_Z_P_BR_CONTIGUOUS=3517,
ENC_ST4H_Z_P_BI_CONTIGUOUS=3518,
ENC_ST4H_Z_P_BR_CONTIGUOUS=3519,
ENC_ST4W_Z_P_BI_CONTIGUOUS=3520,
ENC_ST4W_Z_P_BR_CONTIGUOUS=3521,
ENC_STNT1B_Z_P_AR_D_64_UNSCALED=3522,
ENC_STNT1B_Z_P_AR_S_X32_UNSCALED=3523,
ENC_STNT1B_Z_P_BI_CONTIGUOUS=3524,
ENC_STNT1B_Z_P_BR_CONTIGUOUS=3525,
ENC_STNT1D_Z_P_AR_D_64_UNSCALED=3526,
ENC_STNT1D_Z_P_BI_CONTIGUOUS=3527,
ENC_STNT1D_Z_P_BR_CONTIGUOUS=3528,
ENC_STNT1H_Z_P_AR_D_64_UNSCALED=3529,
ENC_STNT1H_Z_P_AR_S_X32_UNSCALED=3530,
ENC_STNT1H_Z_P_BI_CONTIGUOUS=3531,
ENC_STNT1H_Z_P_BR_CONTIGUOUS=3532,
ENC_STNT1W_Z_P_AR_D_64_UNSCALED=3533,
ENC_STNT1W_Z_P_AR_S_X32_UNSCALED=3534,
ENC_STNT1W_Z_P_BI_CONTIGUOUS=3535,
ENC_STNT1W_Z_P_BR_CONTIGUOUS=3536,
ENC_STR_P_BI_=3537,
ENC_STR_Z_BI_=3538,
ENC_SUB_Z_P_ZZ_=3539,
ENC_SUB_Z_ZI_=3540,
ENC_SUB_Z_ZZ_=3541,
ENC_SUBHNB_Z_ZZ_=3542,
ENC_SUBHNT_Z_ZZ_=3543,
ENC_SUBR_Z_P_ZZ_=3544,
ENC_SUBR_Z_ZI_=3545,
ENC_SUDOT_Z_ZZZI_S=3546,
ENC_SUNPKHI_Z_Z_=3547,
ENC_SUNPKLO_Z_Z_=3548,
ENC_SUQADD_Z_P_ZZ_=3549,
ENC_SXTB_Z_P_Z_=3550,
ENC_SXTH_Z_P_Z_=3551,
ENC_SXTW_Z_P_Z_=3552,
ENC_TBL_Z_ZZ_1=3553,
ENC_TBL_Z_ZZ_2=3554,
ENC_TBX_Z_ZZ_=3555,
ENC_TRN1_P_PP_=3556,
ENC_TRN1_Z_ZZ_=3557,
ENC_TRN1_Z_ZZ_Q=3558,
ENC_TRN2_P_PP_=3559,
ENC_TRN2_Z_ZZ_=3560,
ENC_TRN2_Z_ZZ_Q=3561,
ENC_UABA_Z_ZZZ_=3562,
ENC_UABALB_Z_ZZZ_=3563,
ENC_UABALT_Z_ZZZ_=3564,
ENC_UABD_Z_P_ZZ_=3565,
ENC_UABDLB_Z_ZZ_=3566,
ENC_UABDLT_Z_ZZ_=3567,
ENC_UADALP_Z_P_Z_=3568,
ENC_UADDLB_Z_ZZ_=3569,
ENC_UADDLT_Z_ZZ_=3570,
ENC_UADDV_R_P_Z_=3571,
ENC_UADDWB_Z_ZZ_=3572,
ENC_UADDWT_Z_ZZ_=3573,
ENC_UCVTF_Z_P_Z_H2FP16=3574,
ENC_UCVTF_Z_P_Z_W2D=3575,
ENC_UCVTF_Z_P_Z_W2FP16=3576,
ENC_UCVTF_Z_P_Z_W2S=3577,
ENC_UCVTF_Z_P_Z_X2D=3578,
ENC_UCVTF_Z_P_Z_X2FP16=3579,
ENC_UCVTF_Z_P_Z_X2S=3580,
ENC_UDIV_Z_P_ZZ_=3581,
ENC_UDIVR_Z_P_ZZ_=3582,
ENC_UDOT_Z_ZZZ_=3583,
ENC_UDOT_Z_ZZZI_D=3584,
ENC_UDOT_Z_ZZZI_S=3585,
ENC_UHADD_Z_P_ZZ_=3586,
ENC_UHSUB_Z_P_ZZ_=3587,
ENC_UHSUBR_Z_P_ZZ_=3588,
ENC_UMAX_Z_P_ZZ_=3589,
ENC_UMAX_Z_ZI_=3590,
ENC_UMAXP_Z_P_ZZ_=3591,
ENC_UMAXV_R_P_Z_=3592,
ENC_UMIN_Z_P_ZZ_=3593,
ENC_UMIN_Z_ZI_=3594,
ENC_UMINP_Z_P_ZZ_=3595,
ENC_UMINV_R_P_Z_=3596,
ENC_UMLALB_Z_ZZZ_=3597,
ENC_UMLALB_Z_ZZZI_D=3598,
ENC_UMLALB_Z_ZZZI_S=3599,
ENC_UMLALT_Z_ZZZ_=3600,
ENC_UMLALT_Z_ZZZI_D=3601,
ENC_UMLALT_Z_ZZZI_S=3602,
ENC_UMLSLB_Z_ZZZ_=3603,
ENC_UMLSLB_Z_ZZZI_D=3604,
ENC_UMLSLB_Z_ZZZI_S=3605,
ENC_UMLSLT_Z_ZZZ_=3606,
ENC_UMLSLT_Z_ZZZI_D=3607,
ENC_UMLSLT_Z_ZZZI_S=3608,
ENC_UMMLA_Z_ZZZ_=3609,
ENC_UMULH_Z_P_ZZ_=3610,
ENC_UMULH_Z_ZZ_=3611,
ENC_UMULLB_Z_ZZ_=3612,
ENC_UMULLB_Z_ZZI_D=3613,
ENC_UMULLB_Z_ZZI_S=3614,
ENC_UMULLT_Z_ZZ_=3615,
ENC_UMULLT_Z_ZZI_D=3616,
ENC_UMULLT_Z_ZZI_S=3617,
ENC_UQADD_Z_P_ZZ_=3618,
ENC_UQADD_Z_ZI_=3619,
ENC_UQADD_Z_ZZ_=3620,
ENC_UQDECB_R_RS_UW=3621,
ENC_UQDECB_R_RS_X=3622,
ENC_UQDECD_R_RS_UW=3623,
ENC_UQDECD_R_RS_X=3624,
ENC_UQDECD_Z_ZS_=3625,
ENC_UQDECH_R_RS_UW=3626,
ENC_UQDECH_R_RS_X=3627,
ENC_UQDECH_Z_ZS_=3628,
ENC_UQDECP_R_P_R_UW=3629,
ENC_UQDECP_R_P_R_X=3630,
ENC_UQDECP_Z_P_Z_=3631,
ENC_UQDECW_R_RS_UW=3632,
ENC_UQDECW_R_RS_X=3633,
ENC_UQDECW_Z_ZS_=3634,
ENC_UQINCB_R_RS_UW=3635,
ENC_UQINCB_R_RS_X=3636,
ENC_UQINCD_R_RS_UW=3637,
ENC_UQINCD_R_RS_X=3638,
ENC_UQINCD_Z_ZS_=3639,
ENC_UQINCH_R_RS_UW=3640,
ENC_UQINCH_R_RS_X=3641,
ENC_UQINCH_Z_ZS_=3642,
ENC_UQINCP_R_P_R_UW=3643,
ENC_UQINCP_R_P_R_X=3644,
ENC_UQINCP_Z_P_Z_=3645,
ENC_UQINCW_R_RS_UW=3646,
ENC_UQINCW_R_RS_X=3647,
ENC_UQINCW_Z_ZS_=3648,
ENC_UQRSHL_Z_P_ZZ_=3649,
ENC_UQRSHLR_Z_P_ZZ_=3650,
ENC_UQRSHRNB_Z_ZI_=3651,
ENC_UQRSHRNT_Z_ZI_=3652,
ENC_UQSHL_Z_P_ZI_=3653,
ENC_UQSHL_Z_P_ZZ_=3654,
ENC_UQSHLR_Z_P_ZZ_=3655,
ENC_UQSHRNB_Z_ZI_=3656,
ENC_UQSHRNT_Z_ZI_=3657,
ENC_UQSUB_Z_P_ZZ_=3658,
ENC_UQSUB_Z_ZI_=3659,
ENC_UQSUB_Z_ZZ_=3660,
ENC_UQSUBR_Z_P_ZZ_=3661,
ENC_UQXTNB_Z_ZZ_=3662,
ENC_UQXTNT_Z_ZZ_=3663,
ENC_URECPE_Z_P_Z_=3664,
ENC_URHADD_Z_P_ZZ_=3665,
ENC_URSHL_Z_P_ZZ_=3666,
ENC_URSHLR_Z_P_ZZ_=3667,
ENC_URSHR_Z_P_ZI_=3668,
ENC_URSQRTE_Z_P_Z_=3669,
ENC_URSRA_Z_ZI_=3670,
ENC_USDOT_Z_ZZZ_S=3671,
ENC_USDOT_Z_ZZZI_S=3672,
ENC_USHLLB_Z_ZI_=3673,
ENC_USHLLT_Z_ZI_=3674,
ENC_USMMLA_Z_ZZZ_=3675,
ENC_USQADD_Z_P_ZZ_=3676,
ENC_USRA_Z_ZI_=3677,
ENC_USUBLB_Z_ZZ_=3678,
ENC_USUBLT_Z_ZZ_=3679,
ENC_USUBWB_Z_ZZ_=3680,
ENC_USUBWT_Z_ZZ_=3681,
ENC_UUNPKHI_Z_Z_=3682,
ENC_UUNPKLO_Z_Z_=3683,
ENC_UXTB_Z_P_Z_=3684,
ENC_UXTH_Z_P_Z_=3685,
ENC_UXTW_Z_P_Z_=3686,
ENC_UZP1_P_PP_=3687,
ENC_UZP1_Z_ZZ_=3688,
ENC_UZP1_Z_ZZ_Q=3689,
ENC_UZP2_P_PP_=3690,
ENC_UZP2_Z_ZZ_=3691,
ENC_UZP2_Z_ZZ_Q=3692,
ENC_WHILEGE_P_P_RR_=3693,
ENC_WHILEGT_P_P_RR_=3694,
ENC_WHILEHI_P_P_RR_=3695,
ENC_WHILEHS_P_P_RR_=3696,
ENC_WHILELE_P_P_RR_=3697,
ENC_WHILELO_P_P_RR_=3698,
ENC_WHILELS_P_P_RR_=3699,
ENC_WHILELT_P_P_RR_=3700,
ENC_WHILERW_P_RR_=3701,
ENC_WHILEWR_P_RR_=3702,
ENC_WRFFR_F_P_=3703,
ENC_XAR_Z_ZZI_=3704,
ENC_ZIP1_P_PP_=3705,
ENC_ZIP1_Z_ZZ_=3706,
ENC_ZIP1_Z_ZZ_Q=3707,
ENC_ZIP2_P_PP_=3708,
ENC_ZIP2_Z_ZZ_=3709,
ENC_ZIP2_Z_ZZ_Q=3710,
};
enum Operation enc_to_oper(enum ENCODING);
enum Operation enc_to_oper2(enum ENCODING);
# 6 "project/radare2/libr/asm/arch/arm/v35arm64/arch-arm64/disassembler/encodings_dec.c" 2

enum Operation enc_to_oper(enum ENCODING enc)
{
 switch(enc) {
  case ENC_ABS_ASISDMISC_R:
  case ENC_ABS_ASIMDMISC_R:
  case ENC_ABS_Z_P_Z_:
   return ARM64_ABS;
  case ENC_ADC_32_ADDSUB_CARRY:
  case ENC_ADC_64_ADDSUB_CARRY:
   return ARM64_ADC;
  case ENC_ADCLB_Z_ZZZ_:
   return ARM64_ADCLB;
  case ENC_ADCLT_Z_ZZZ_:
   return ARM64_ADCLT;
  case ENC_ADCS_32_ADDSUB_CARRY:
  case ENC_ADCS_64_ADDSUB_CARRY:
   return ARM64_ADCS;
  case ENC_ADD_32_ADDSUB_EXT:
  case ENC_ADD_64_ADDSUB_EXT:
  case ENC_ADD_32_ADDSUB_IMM:
  case ENC_ADD_64_ADDSUB_IMM:
  case ENC_ADD_32_ADDSUB_SHIFT:
  case ENC_ADD_64_ADDSUB_SHIFT:
  case ENC_ADD_ASISDSAME_ONLY:
  case ENC_ADD_ASIMDSAME_ONLY:
  case ENC_ADD_Z_P_ZZ_:
  case ENC_ADD_Z_ZI_:
  case ENC_ADD_Z_ZZ_:
   return ARM64_ADD;
  case ENC_ADDG_64_ADDSUB_IMMTAGS:
   return ARM64_ADDG;
  case ENC_ADDHN_ASIMDDIFF_N:
   return ARM64_ADDHN;


  case ENC_ADDHNB_Z_ZZ_:
   return ARM64_ADDHNB;
  case ENC_ADDHNT_Z_ZZ_:
   return ARM64_ADDHNT;
  case ENC_ADDP_ASISDPAIR_ONLY:
  case ENC_ADDP_ASIMDSAME_ONLY:
  case ENC_ADDP_Z_P_ZZ_:
   return ARM64_ADDP;
  case ENC_ADDPL_R_RI_:
   return ARM64_ADDPL;
  case ENC_ADDS_32S_ADDSUB_EXT:
  case ENC_ADDS_64S_ADDSUB_EXT:
  case ENC_ADDS_32S_ADDSUB_IMM:
  case ENC_ADDS_64S_ADDSUB_IMM:
  case ENC_ADDS_32_ADDSUB_SHIFT:
  case ENC_ADDS_64_ADDSUB_SHIFT:
   return ARM64_ADDS;
  case ENC_ADDV_ASIMDALL_ONLY:
   return ARM64_ADDV;
  case ENC_ADDVL_R_RI_:
   return ARM64_ADDVL;
  case ENC_ADR_ONLY_PCRELADDR:
  case ENC_ADR_Z_AZ_SD_SAME_SCALED:
  case ENC_ADR_Z_AZ_D_S32_SCALED:
  case ENC_ADR_Z_AZ_D_U32_SCALED:
   return ARM64_ADR;
  case ENC_ADRP_ONLY_PCRELADDR:
   return ARM64_ADRP;
  case ENC_AESD_B_CRYPTOAES:
  case ENC_AESD_Z_ZZ_:
   return ARM64_AESD;
  case ENC_AESE_B_CRYPTOAES:
  case ENC_AESE_Z_ZZ_:
   return ARM64_AESE;
  case ENC_AESIMC_B_CRYPTOAES:
  case ENC_AESIMC_Z_Z_:
   return ARM64_AESIMC;
  case ENC_AESMC_B_CRYPTOAES:
  case ENC_AESMC_Z_Z_:
   return ARM64_AESMC;
  case ENC_AND_ASIMDSAME_ONLY:
  case ENC_AND_32_LOG_IMM:
  case ENC_AND_64_LOG_IMM:
  case ENC_AND_32_LOG_SHIFT:
  case ENC_AND_64_LOG_SHIFT:
  case ENC_AND_P_P_PP_Z:
  case ENC_AND_Z_P_ZZ_:
  case ENC_AND_Z_ZI_:
  case ENC_AND_Z_ZZ_:
   return ARM64_AND;
  case ENC_ANDS_32S_LOG_IMM:
  case ENC_ANDS_64S_LOG_IMM:
  case ENC_ANDS_32_LOG_SHIFT:
  case ENC_ANDS_64_LOG_SHIFT:
  case ENC_ANDS_P_P_PP_Z:
   return ARM64_ANDS;
  case ENC_ANDV_R_P_Z_:
   return ARM64_ANDV;
  case ENC_ASR_ASRV_32_DP_2SRC:
  case ENC_ASR_ASRV_64_DP_2SRC:
  case ENC_ASR_SBFM_32M_BITFIELD:
  case ENC_ASR_SBFM_64M_BITFIELD:
  case ENC_ASR_Z_P_ZI_:
  case ENC_ASR_Z_P_ZW_:
  case ENC_ASR_Z_P_ZZ_:
  case ENC_ASR_Z_ZI_:
  case ENC_ASR_Z_ZW_:
   return ARM64_ASR;
  case ENC_ASRD_Z_P_ZI_:
   return ARM64_ASRD;
  case ENC_ASRR_Z_P_ZZ_:
   return ARM64_ASRR;
  case ENC_ASRV_32_DP_2SRC:
  case ENC_ASRV_64_DP_2SRC:
   return ARM64_ASRV;
  case ENC_AT_SYS_CR_SYSTEMINSTRS:
   return ARM64_AT;
  case ENC_AUTDA_64P_DP_1SRC:
   return ARM64_AUTDA;
  case ENC_AUTDB_64P_DP_1SRC:
   return ARM64_AUTDB;
  case ENC_AUTDZA_64Z_DP_1SRC:
   return ARM64_AUTDZA;
  case ENC_AUTDZB_64Z_DP_1SRC:
   return ARM64_AUTDZB;
  case ENC_AUTIA_64P_DP_1SRC:
   return ARM64_AUTIA;
  case ENC_AUTIA1716_HI_HINTS:
   return ARM64_AUTIA1716;
  case ENC_AUTIASP_HI_HINTS:
   return ARM64_AUTIASP;
  case ENC_AUTIAZ_HI_HINTS:
   return ARM64_AUTIAZ;
  case ENC_AUTIB_64P_DP_1SRC:
   return ARM64_AUTIB;
  case ENC_AUTIB1716_HI_HINTS:
   return ARM64_AUTIB1716;
  case ENC_AUTIBSP_HI_HINTS:
   return ARM64_AUTIBSP;
  case ENC_AUTIBZ_HI_HINTS:
   return ARM64_AUTIBZ;
  case ENC_AUTIZA_64Z_DP_1SRC:
   return ARM64_AUTIZA;
  case ENC_AUTIZB_64Z_DP_1SRC:
   return ARM64_AUTIZB;
  case ENC_AXFLAG_M_PSTATE:
   return ARM64_AXFLAG;
  case ENC_B_ONLY_CONDBRANCH:
  case ENC_B_ONLY_BRANCH_IMM:
   return ARM64_B;
  case ENC_BCAX_VVV16_CRYPTO4:
  case ENC_BCAX_Z_ZZZ_:
   return ARM64_BCAX;
  case ENC_BDEP_Z_ZZ_:
   return ARM64_BDEP;
  case ENC_BEXT_Z_ZZ_:
   return ARM64_BEXT;
  case ENC_BFC_BFM_32M_BITFIELD:
  case ENC_BFC_BFM_64M_BITFIELD:
   return ARM64_BFC;
  case ENC_BFCVT_BS_FLOATDP1:
  case ENC_BFCVT_Z_P_Z_S2BF:
   return ARM64_BFCVT;
  case ENC_BFCVTN_ASIMDMISC_4S:
   return ARM64_BFCVTN;


  case ENC_BFCVTNT_Z_P_Z_S2BF:
   return ARM64_BFCVTNT;
  case ENC_BFDOT_ASIMDELEM_E:
  case ENC_BFDOT_ASIMDSAME2_D:
  case ENC_BFDOT_Z_ZZZ_:
  case ENC_BFDOT_Z_ZZZI_:
   return ARM64_BFDOT;
  case ENC_BFI_BFM_32M_BITFIELD:
  case ENC_BFI_BFM_64M_BITFIELD:
   return ARM64_BFI;
  case ENC_BFM_32M_BITFIELD:
  case ENC_BFM_64M_BITFIELD:
   return ARM64_BFM;
  case ENC_BFMLAL_ASIMDELEM_F:
  case ENC_BFMLAL_ASIMDSAME2_F_:
   return ARM64_BFMLAL;
  case ENC_BFMLALB_Z_ZZZ_:
  case ENC_BFMLALB_Z_ZZZI_:
   return ARM64_BFMLALB;
  case ENC_BFMLALT_Z_ZZZ_:
  case ENC_BFMLALT_Z_ZZZI_:
   return ARM64_BFMLALT;
  case ENC_BFMMLA_ASIMDSAME2_E:
  case ENC_BFMMLA_Z_ZZZ_:
   return ARM64_BFMMLA;
  case ENC_BFXIL_BFM_32M_BITFIELD:
  case ENC_BFXIL_BFM_64M_BITFIELD:
   return ARM64_BFXIL;
  case ENC_BGRP_Z_ZZ_:
   return ARM64_BGRP;
  case ENC_BIC_ASIMDIMM_L_HL:
  case ENC_BIC_ASIMDIMM_L_SL:
  case ENC_BIC_ASIMDSAME_ONLY:
  case ENC_BIC_AND_Z_ZI_:
  case ENC_BIC_32_LOG_SHIFT:
  case ENC_BIC_64_LOG_SHIFT:
  case ENC_BIC_P_P_PP_Z:
  case ENC_BIC_Z_P_ZZ_:
  case ENC_BIC_Z_ZZ_:
   return ARM64_BIC;
  case ENC_BICS_32_LOG_SHIFT:
  case ENC_BICS_64_LOG_SHIFT:
  case ENC_BICS_P_P_PP_Z:
   return ARM64_BICS;
  case ENC_BIF_ASIMDSAME_ONLY:
   return ARM64_BIF;
  case ENC_BIT_ASIMDSAME_ONLY:
   return ARM64_BIT;
  case ENC_BL_ONLY_BRANCH_IMM:
   return ARM64_BL;
  case ENC_BLR_64_BRANCH_REG:
   return ARM64_BLR;
  case ENC_BLRAA_64P_BRANCH_REG:
   return ARM64_BLRAA;
  case ENC_BLRAAZ_64_BRANCH_REG:
   return ARM64_BLRAAZ;
  case ENC_BLRAB_64P_BRANCH_REG:
   return ARM64_BLRAB;
  case ENC_BLRABZ_64_BRANCH_REG:
   return ARM64_BLRABZ;
  case ENC_BR_64_BRANCH_REG:
   return ARM64_BR;
  case ENC_BRAA_64P_BRANCH_REG:
   return ARM64_BRAA;
  case ENC_BRAAZ_64_BRANCH_REG:
   return ARM64_BRAAZ;
  case ENC_BRAB_64P_BRANCH_REG:
   return ARM64_BRAB;
  case ENC_BRABZ_64_BRANCH_REG:
   return ARM64_BRABZ;
  case ENC_BRK_EX_EXCEPTION:
   return ARM64_BRK;
  case ENC_BRKA_P_P_P_:
   return ARM64_BRKA;
  case ENC_BRKAS_P_P_P_Z:
   return ARM64_BRKAS;
  case ENC_BRKB_P_P_P_:
   return ARM64_BRKB;
  case ENC_BRKBS_P_P_P_Z:
   return ARM64_BRKBS;
  case ENC_BRKN_P_P_PP_:
   return ARM64_BRKN;
  case ENC_BRKNS_P_P_PP_:
   return ARM64_BRKNS;
  case ENC_BRKPA_P_P_PP_:
   return ARM64_BRKPA;
  case ENC_BRKPAS_P_P_PP_:
   return ARM64_BRKPAS;
  case ENC_BRKPB_P_P_PP_:
   return ARM64_BRKPB;
  case ENC_BRKPBS_P_P_PP_:
   return ARM64_BRKPBS;
  case ENC_BSL_ASIMDSAME_ONLY:
  case ENC_BSL_Z_ZZZ_:
   return ARM64_BSL;
  case ENC_BSL1N_Z_ZZZ_:
   return ARM64_BSL1N;
  case ENC_BSL2N_Z_ZZZ_:
   return ARM64_BSL2N;
  case ENC_BTI_HB_HINTS:
   return ARM64_BTI;
# 302 "project/radare2/libr/asm/arch/arm/v35arm64/arch-arm64/disassembler/encodings_dec.c"
  case ENC_CADD_Z_ZZ_:
   return ARM64_CADD;
  case ENC_CAS_C32_COMSWAP:
  case ENC_CAS_C64_COMSWAP:
   return ARM64_CAS;
  case ENC_CASA_C32_COMSWAP:
  case ENC_CASA_C64_COMSWAP:
   return ARM64_CASA;
  case ENC_CASAB_C32_COMSWAP:
   return ARM64_CASAB;
  case ENC_CASAH_C32_COMSWAP:
   return ARM64_CASAH;
  case ENC_CASAL_C32_COMSWAP:
  case ENC_CASAL_C64_COMSWAP:
   return ARM64_CASAL;
  case ENC_CASALB_C32_COMSWAP:
   return ARM64_CASALB;
  case ENC_CASALH_C32_COMSWAP:
   return ARM64_CASALH;
  case ENC_CASB_C32_COMSWAP:
   return ARM64_CASB;
  case ENC_CASH_C32_COMSWAP:
   return ARM64_CASH;
  case ENC_CASL_C32_COMSWAP:
  case ENC_CASL_C64_COMSWAP:
   return ARM64_CASL;
  case ENC_CASLB_C32_COMSWAP:
   return ARM64_CASLB;
  case ENC_CASLH_C32_COMSWAP:
   return ARM64_CASLH;
  case ENC_CASP_CP32_COMSWAPPR:
  case ENC_CASP_CP64_COMSWAPPR:
   return ARM64_CASP;
  case ENC_CASPA_CP32_COMSWAPPR:
  case ENC_CASPA_CP64_COMSWAPPR:
   return ARM64_CASPA;
  case ENC_CASPAL_CP32_COMSWAPPR:
  case ENC_CASPAL_CP64_COMSWAPPR:
   return ARM64_CASPAL;
  case ENC_CASPL_CP32_COMSWAPPR:
  case ENC_CASPL_CP64_COMSWAPPR:
   return ARM64_CASPL;
  case ENC_CBNZ_32_COMPBRANCH:
  case ENC_CBNZ_64_COMPBRANCH:
   return ARM64_CBNZ;
  case ENC_CBZ_32_COMPBRANCH:
  case ENC_CBZ_64_COMPBRANCH:
   return ARM64_CBZ;
  case ENC_CCMN_32_CONDCMP_IMM:
  case ENC_CCMN_64_CONDCMP_IMM:
  case ENC_CCMN_32_CONDCMP_REG:
  case ENC_CCMN_64_CONDCMP_REG:
   return ARM64_CCMN;
  case ENC_CCMP_32_CONDCMP_IMM:
  case ENC_CCMP_64_CONDCMP_IMM:
  case ENC_CCMP_32_CONDCMP_REG:
  case ENC_CCMP_64_CONDCMP_REG:
   return ARM64_CCMP;
  case ENC_CDOT_Z_ZZZ_:
  case ENC_CDOT_Z_ZZZI_S:
  case ENC_CDOT_Z_ZZZI_D:
   return ARM64_CDOT;
  case ENC_CFINV_M_PSTATE:
   return ARM64_CFINV;
  case ENC_CFP_SYS_CR_SYSTEMINSTRS:
   return ARM64_CFP;
  case ENC_CINC_CSINC_32_CONDSEL:
  case ENC_CINC_CSINC_64_CONDSEL:
   return ARM64_CINC;
  case ENC_CINV_CSINV_32_CONDSEL:
  case ENC_CINV_CSINV_64_CONDSEL:
   return ARM64_CINV;
  case ENC_CLASTA_R_P_Z_:
  case ENC_CLASTA_V_P_Z_:
  case ENC_CLASTA_Z_P_ZZ_:
   return ARM64_CLASTA;
  case ENC_CLASTB_R_P_Z_:
  case ENC_CLASTB_V_P_Z_:
  case ENC_CLASTB_Z_P_ZZ_:
   return ARM64_CLASTB;
  case ENC_CLREX_BN_BARRIERS:
   return ARM64_CLREX;
  case ENC_CLS_ASIMDMISC_R:
  case ENC_CLS_32_DP_1SRC:
  case ENC_CLS_64_DP_1SRC:
  case ENC_CLS_Z_P_Z_:
   return ARM64_CLS;
  case ENC_CLZ_ASIMDMISC_R:
  case ENC_CLZ_32_DP_1SRC:
  case ENC_CLZ_64_DP_1SRC:
  case ENC_CLZ_Z_P_Z_:
   return ARM64_CLZ;
  case ENC_CMEQ_ASISDSAME_ONLY:
  case ENC_CMEQ_ASIMDSAME_ONLY:
  case ENC_CMEQ_ASISDMISC_Z:
  case ENC_CMEQ_ASIMDMISC_Z:
   return ARM64_CMEQ;
  case ENC_CMGE_ASISDSAME_ONLY:
  case ENC_CMGE_ASIMDSAME_ONLY:
  case ENC_CMGE_ASISDMISC_Z:
  case ENC_CMGE_ASIMDMISC_Z:
   return ARM64_CMGE;
  case ENC_CMGT_ASISDSAME_ONLY:
  case ENC_CMGT_ASIMDSAME_ONLY:
  case ENC_CMGT_ASISDMISC_Z:
  case ENC_CMGT_ASIMDMISC_Z:
   return ARM64_CMGT;
  case ENC_CMHI_ASISDSAME_ONLY:
  case ENC_CMHI_ASIMDSAME_ONLY:
   return ARM64_CMHI;
  case ENC_CMHS_ASISDSAME_ONLY:
  case ENC_CMHS_ASIMDSAME_ONLY:
   return ARM64_CMHS;
  case ENC_CMLA_Z_ZZZ_:
  case ENC_CMLA_Z_ZZZI_H:
  case ENC_CMLA_Z_ZZZI_S:
   return ARM64_CMLA;
  case ENC_CMLE_ASISDMISC_Z:
  case ENC_CMLE_ASIMDMISC_Z:
   return ARM64_CMLE;
  case ENC_CMLT_ASISDMISC_Z:
  case ENC_CMLT_ASIMDMISC_Z:
   return ARM64_CMLT;
  case ENC_CMN_ADDS_32S_ADDSUB_EXT:
  case ENC_CMN_ADDS_64S_ADDSUB_EXT:
  case ENC_CMN_ADDS_32S_ADDSUB_IMM:
  case ENC_CMN_ADDS_64S_ADDSUB_IMM:
  case ENC_CMN_ADDS_32_ADDSUB_SHIFT:
  case ENC_CMN_ADDS_64_ADDSUB_SHIFT:
   return ARM64_CMN;
  case ENC_CMP_SUBS_32S_ADDSUB_EXT:
  case ENC_CMP_SUBS_64S_ADDSUB_EXT:
  case ENC_CMP_SUBS_32S_ADDSUB_IMM:
  case ENC_CMP_SUBS_64S_ADDSUB_IMM:
  case ENC_CMP_SUBS_32_ADDSUB_SHIFT:
  case ENC_CMP_SUBS_64_ADDSUB_SHIFT:
   return ARM64_CMP;
  case ENC_CMPEQ_P_P_ZI_:
  case ENC_CMPEQ_P_P_ZW_:
  case ENC_CMPEQ_P_P_ZZ_:
   return ARM64_CMPEQ;
  case ENC_CMPGE_P_P_ZI_:
  case ENC_CMPGE_P_P_ZW_:
  case ENC_CMPGE_P_P_ZZ_:
   return ARM64_CMPGE;
  case ENC_CMPGT_P_P_ZI_:
  case ENC_CMPGT_P_P_ZW_:
  case ENC_CMPGT_P_P_ZZ_:
   return ARM64_CMPGT;
  case ENC_CMPHI_P_P_ZI_:
  case ENC_CMPHI_P_P_ZW_:
  case ENC_CMPHI_P_P_ZZ_:
   return ARM64_CMPHI;
  case ENC_CMPHS_P_P_ZI_:
  case ENC_CMPHS_P_P_ZW_:
  case ENC_CMPHS_P_P_ZZ_:
   return ARM64_CMPHS;
  case ENC_CMPLE_CMPGE_P_P_ZZ_:
  case ENC_CMPLE_P_P_ZI_:
  case ENC_CMPLE_P_P_ZW_:
   return ARM64_CMPLE;
  case ENC_CMPLO_CMPHI_P_P_ZZ_:
  case ENC_CMPLO_P_P_ZI_:
  case ENC_CMPLO_P_P_ZW_:
   return ARM64_CMPLO;
  case ENC_CMPLS_CMPHS_P_P_ZZ_:
  case ENC_CMPLS_P_P_ZI_:
  case ENC_CMPLS_P_P_ZW_:
   return ARM64_CMPLS;
  case ENC_CMPLT_CMPGT_P_P_ZZ_:
  case ENC_CMPLT_P_P_ZI_:
  case ENC_CMPLT_P_P_ZW_:
   return ARM64_CMPLT;
  case ENC_CMPNE_P_P_ZI_:
  case ENC_CMPNE_P_P_ZW_:
  case ENC_CMPNE_P_P_ZZ_:
   return ARM64_CMPNE;
  case ENC_CMPP_SUBPS_64S_DP_2SRC:
   return ARM64_CMPP;
  case ENC_CMTST_ASISDSAME_ONLY:
  case ENC_CMTST_ASIMDSAME_ONLY:
   return ARM64_CMTST;
  case ENC_CNEG_CSNEG_32_CONDSEL:
  case ENC_CNEG_CSNEG_64_CONDSEL:
   return ARM64_CNEG;
  case ENC_CNOT_Z_P_Z_:
   return ARM64_CNOT;
  case ENC_CNT_ASIMDMISC_R:
  case ENC_CNT_Z_P_Z_:
   return ARM64_CNT;
  case ENC_CNTB_R_S_:
   return ARM64_CNTB;
  case ENC_CNTD_R_S_:
   return ARM64_CNTD;
  case ENC_CNTH_R_S_:
   return ARM64_CNTH;
  case ENC_CNTP_R_P_P_:
   return ARM64_CNTP;
  case ENC_CNTW_R_S_:
   return ARM64_CNTW;
  case ENC_COMPACT_Z_P_Z_:
   return ARM64_COMPACT;
  case ENC_CPP_SYS_CR_SYSTEMINSTRS:
   return ARM64_CPP;
  case ENC_CPY_Z_O_I_:
  case ENC_CPY_Z_P_I_:
  case ENC_CPY_Z_P_R_:
  case ENC_CPY_Z_P_V_:
   return ARM64_CPY;
  case ENC_CRC32B_32C_DP_2SRC:
   return ARM64_CRC32B;
  case ENC_CRC32CB_32C_DP_2SRC:
   return ARM64_CRC32CB;
  case ENC_CRC32CH_32C_DP_2SRC:
   return ARM64_CRC32CH;
  case ENC_CRC32CW_32C_DP_2SRC:
   return ARM64_CRC32CW;
  case ENC_CRC32CX_64C_DP_2SRC:
   return ARM64_CRC32CX;
  case ENC_CRC32H_32C_DP_2SRC:
   return ARM64_CRC32H;
  case ENC_CRC32W_32C_DP_2SRC:
   return ARM64_CRC32W;
  case ENC_CRC32X_64C_DP_2SRC:
   return ARM64_CRC32X;
  case ENC_CSDB_HI_HINTS:
   return ARM64_CSDB;
  case ENC_CSEL_32_CONDSEL:
  case ENC_CSEL_64_CONDSEL:
   return ARM64_CSEL;
  case ENC_CSET_CSINC_32_CONDSEL:
  case ENC_CSET_CSINC_64_CONDSEL:
   return ARM64_CSET;
  case ENC_CSETM_CSINV_32_CONDSEL:
  case ENC_CSETM_CSINV_64_CONDSEL:
   return ARM64_CSETM;
  case ENC_CSINC_32_CONDSEL:
  case ENC_CSINC_64_CONDSEL:
   return ARM64_CSINC;
  case ENC_CSINV_32_CONDSEL:
  case ENC_CSINV_64_CONDSEL:
   return ARM64_CSINV;
  case ENC_CSNEG_32_CONDSEL:
  case ENC_CSNEG_64_CONDSEL:
   return ARM64_CSNEG;
  case ENC_CTERMEQ_RR_:
   return ARM64_CTERMEQ;
  case ENC_CTERMNE_RR_:
   return ARM64_CTERMNE;
  case ENC_DC_SYS_CR_SYSTEMINSTRS:
   return ARM64_DC;
  case ENC_DCPS1_DC_EXCEPTION:
   return ARM64_DCPS1;
  case ENC_DCPS2_DC_EXCEPTION:
   return ARM64_DCPS2;
  case ENC_DCPS3_DC_EXCEPTION:
   return ARM64_DCPS3;
  case ENC_DECB_R_RS_:
   return ARM64_DECB;
  case ENC_DECD_R_RS_:
  case ENC_DECD_Z_ZS_:
   return ARM64_DECD;
  case ENC_DECH_R_RS_:
  case ENC_DECH_Z_ZS_:
   return ARM64_DECH;
  case ENC_DECP_R_P_R_:
  case ENC_DECP_Z_P_Z_:
   return ARM64_DECP;
  case ENC_DECW_R_RS_:
  case ENC_DECW_Z_ZS_:
   return ARM64_DECW;
  case ENC_DGH_HI_HINTS:
   return ARM64_DGH;
  case ENC_DMB_BO_BARRIERS:
   return ARM64_DMB;
  case ENC_DRPS_64E_BRANCH_REG:
   return ARM64_DRPS;
  case ENC_DSB_BO_BARRIERS:
  case ENC_DSB_BON_BARRIERS:
   return ARM64_DSB;
  case ENC_DUP_ASISDONE_ONLY:
  case ENC_DUP_ASIMDINS_DV_V:
  case ENC_DUP_ASIMDINS_DR_R:
  case ENC_DUP_Z_I_:
  case ENC_DUP_Z_R_:
  case ENC_DUP_Z_ZI_:
   return ARM64_DUP;
  case ENC_DUPM_Z_I_:
   return ARM64_DUPM;
  case ENC_DVP_SYS_CR_SYSTEMINSTRS:
   return ARM64_DVP;
  case ENC_EON_32_LOG_SHIFT:
  case ENC_EON_64_LOG_SHIFT:
  case ENC_EON_EOR_Z_ZI_:
   return ARM64_EON;
  case ENC_EOR_ASIMDSAME_ONLY:
  case ENC_EOR_32_LOG_IMM:
  case ENC_EOR_64_LOG_IMM:
  case ENC_EOR_32_LOG_SHIFT:
  case ENC_EOR_64_LOG_SHIFT:
  case ENC_EOR_P_P_PP_Z:
  case ENC_EOR_Z_P_ZZ_:
  case ENC_EOR_Z_ZI_:
  case ENC_EOR_Z_ZZ_:
   return ARM64_EOR;
  case ENC_EOR3_VVV16_CRYPTO4:
  case ENC_EOR3_Z_ZZZ_:
   return ARM64_EOR3;
  case ENC_EORBT_Z_ZZ_:
   return ARM64_EORBT;
  case ENC_EORS_P_P_PP_Z:
   return ARM64_EORS;
  case ENC_EORTB_Z_ZZ_:
   return ARM64_EORTB;
  case ENC_EORV_R_P_Z_:
   return ARM64_EORV;
  case ENC_ERET_64E_BRANCH_REG:
   return ARM64_ERET;
  case ENC_ERETAA_64E_BRANCH_REG:
   return ARM64_ERETAA;
  case ENC_ERETAB_64E_BRANCH_REG:
   return ARM64_ERETAB;
  case ENC_ESB_HI_HINTS:
   return ARM64_ESB;
  case ENC_EXT_ASIMDEXT_ONLY:
  case ENC_EXT_Z_ZI_CON:
  case ENC_EXT_Z_ZI_DES:
   return ARM64_EXT;
  case ENC_EXTR_32_EXTRACT:
  case ENC_EXTR_64_EXTRACT:
   return ARM64_EXTR;
  case ENC_FABD_ASISDSAMEFP16_ONLY:
  case ENC_FABD_ASISDSAME_ONLY:
  case ENC_FABD_ASIMDSAMEFP16_ONLY:
  case ENC_FABD_ASIMDSAME_ONLY:
  case ENC_FABD_Z_P_ZZ_:
   return ARM64_FABD;
  case ENC_FABS_ASIMDMISCFP16_R:
  case ENC_FABS_ASIMDMISC_R:
  case ENC_FABS_H_FLOATDP1:
  case ENC_FABS_S_FLOATDP1:
  case ENC_FABS_D_FLOATDP1:
  case ENC_FABS_Z_P_Z_:
   return ARM64_FABS;
  case ENC_FACGE_ASISDSAMEFP16_ONLY:
  case ENC_FACGE_ASISDSAME_ONLY:
  case ENC_FACGE_ASIMDSAMEFP16_ONLY:
  case ENC_FACGE_ASIMDSAME_ONLY:
  case ENC_FACGE_P_P_ZZ_:
   return ARM64_FACGE;
  case ENC_FACGT_ASISDSAMEFP16_ONLY:
  case ENC_FACGT_ASISDSAME_ONLY:
  case ENC_FACGT_ASIMDSAMEFP16_ONLY:
  case ENC_FACGT_ASIMDSAME_ONLY:
  case ENC_FACGT_P_P_ZZ_:
   return ARM64_FACGT;
  case ENC_FACLE_FACGE_P_P_ZZ_:
   return ARM64_FACLE;
  case ENC_FACLT_FACGT_P_P_ZZ_:
   return ARM64_FACLT;
  case ENC_FADD_ASIMDSAMEFP16_ONLY:
  case ENC_FADD_ASIMDSAME_ONLY:
  case ENC_FADD_H_FLOATDP2:
  case ENC_FADD_S_FLOATDP2:
  case ENC_FADD_D_FLOATDP2:
  case ENC_FADD_Z_P_ZS_:
  case ENC_FADD_Z_P_ZZ_:
  case ENC_FADD_Z_ZZ_:
   return ARM64_FADD;
  case ENC_FADDA_V_P_Z_:
   return ARM64_FADDA;
  case ENC_FADDP_ASISDPAIR_ONLY_H:
  case ENC_FADDP_ASISDPAIR_ONLY_SD:
  case ENC_FADDP_ASIMDSAMEFP16_ONLY:
  case ENC_FADDP_ASIMDSAME_ONLY:
  case ENC_FADDP_Z_P_ZZ_:
   return ARM64_FADDP;
  case ENC_FADDV_V_P_Z_:
   return ARM64_FADDV;
  case ENC_FCADD_ASIMDSAME2_C:
  case ENC_FCADD_Z_P_ZZ_:
   return ARM64_FCADD;
  case ENC_FCCMP_H_FLOATCCMP:
  case ENC_FCCMP_S_FLOATCCMP:
  case ENC_FCCMP_D_FLOATCCMP:
   return ARM64_FCCMP;
  case ENC_FCCMPE_H_FLOATCCMP:
  case ENC_FCCMPE_S_FLOATCCMP:
  case ENC_FCCMPE_D_FLOATCCMP:
   return ARM64_FCCMPE;
  case ENC_FCMEQ_ASISDSAMEFP16_ONLY:
  case ENC_FCMEQ_ASISDSAME_ONLY:
  case ENC_FCMEQ_ASIMDSAMEFP16_ONLY:
  case ENC_FCMEQ_ASIMDSAME_ONLY:
  case ENC_FCMEQ_ASISDMISCFP16_FZ:
  case ENC_FCMEQ_ASISDMISC_FZ:
  case ENC_FCMEQ_ASIMDMISCFP16_FZ:
  case ENC_FCMEQ_ASIMDMISC_FZ:
  case ENC_FCMEQ_P_P_Z0_:
  case ENC_FCMEQ_P_P_ZZ_:
   return ARM64_FCMEQ;
  case ENC_FCMGE_ASISDSAMEFP16_ONLY:
  case ENC_FCMGE_ASISDSAME_ONLY:
  case ENC_FCMGE_ASIMDSAMEFP16_ONLY:
  case ENC_FCMGE_ASIMDSAME_ONLY:
  case ENC_FCMGE_ASISDMISCFP16_FZ:
  case ENC_FCMGE_ASISDMISC_FZ:
  case ENC_FCMGE_ASIMDMISCFP16_FZ:
  case ENC_FCMGE_ASIMDMISC_FZ:
  case ENC_FCMGE_P_P_Z0_:
  case ENC_FCMGE_P_P_ZZ_:
   return ARM64_FCMGE;
  case ENC_FCMGT_ASISDSAMEFP16_ONLY:
  case ENC_FCMGT_ASISDSAME_ONLY:
  case ENC_FCMGT_ASIMDSAMEFP16_ONLY:
  case ENC_FCMGT_ASIMDSAME_ONLY:
  case ENC_FCMGT_ASISDMISCFP16_FZ:
  case ENC_FCMGT_ASISDMISC_FZ:
  case ENC_FCMGT_ASIMDMISCFP16_FZ:
  case ENC_FCMGT_ASIMDMISC_FZ:
  case ENC_FCMGT_P_P_Z0_:
  case ENC_FCMGT_P_P_ZZ_:
   return ARM64_FCMGT;
  case ENC_FCMLA_ASIMDELEM_C_H:
  case ENC_FCMLA_ASIMDELEM_C_S:
  case ENC_FCMLA_ASIMDSAME2_C:
  case ENC_FCMLA_Z_P_ZZZ_:
  case ENC_FCMLA_Z_ZZZI_H:
  case ENC_FCMLA_Z_ZZZI_S:
   return ARM64_FCMLA;
  case ENC_FCMLE_ASISDMISCFP16_FZ:
  case ENC_FCMLE_ASISDMISC_FZ:
  case ENC_FCMLE_ASIMDMISCFP16_FZ:
  case ENC_FCMLE_ASIMDMISC_FZ:
  case ENC_FCMLE_FCMGE_P_P_ZZ_:
  case ENC_FCMLE_P_P_Z0_:
   return ARM64_FCMLE;
  case ENC_FCMLT_ASISDMISCFP16_FZ:
  case ENC_FCMLT_ASISDMISC_FZ:
  case ENC_FCMLT_ASIMDMISCFP16_FZ:
  case ENC_FCMLT_ASIMDMISC_FZ:
  case ENC_FCMLT_FCMGT_P_P_ZZ_:
  case ENC_FCMLT_P_P_Z0_:
   return ARM64_FCMLT;
  case ENC_FCMNE_P_P_Z0_:
  case ENC_FCMNE_P_P_ZZ_:
   return ARM64_FCMNE;
  case ENC_FCMP_H_FLOATCMP:
  case ENC_FCMP_HZ_FLOATCMP:
  case ENC_FCMP_S_FLOATCMP:
  case ENC_FCMP_SZ_FLOATCMP:
  case ENC_FCMP_D_FLOATCMP:
  case ENC_FCMP_DZ_FLOATCMP:
   return ARM64_FCMP;
  case ENC_FCMPE_H_FLOATCMP:
  case ENC_FCMPE_HZ_FLOATCMP:
  case ENC_FCMPE_S_FLOATCMP:
  case ENC_FCMPE_SZ_FLOATCMP:
  case ENC_FCMPE_D_FLOATCMP:
  case ENC_FCMPE_DZ_FLOATCMP:
   return ARM64_FCMPE;
  case ENC_FCMUO_P_P_ZZ_:
   return ARM64_FCMUO;
  case ENC_FCPY_Z_P_I_:
   return ARM64_FCPY;
  case ENC_FCSEL_H_FLOATSEL:
  case ENC_FCSEL_S_FLOATSEL:
  case ENC_FCSEL_D_FLOATSEL:
   return ARM64_FCSEL;
  case ENC_FCVT_SH_FLOATDP1:
  case ENC_FCVT_DH_FLOATDP1:
  case ENC_FCVT_HS_FLOATDP1:
  case ENC_FCVT_DS_FLOATDP1:
  case ENC_FCVT_HD_FLOATDP1:
  case ENC_FCVT_SD_FLOATDP1:
  case ENC_FCVT_Z_P_Z_H2S:
  case ENC_FCVT_Z_P_Z_H2D:
  case ENC_FCVT_Z_P_Z_S2H:
  case ENC_FCVT_Z_P_Z_S2D:
  case ENC_FCVT_Z_P_Z_D2H:
  case ENC_FCVT_Z_P_Z_D2S:
   return ARM64_FCVT;
  case ENC_FCVTAS_ASISDMISCFP16_R:
  case ENC_FCVTAS_ASISDMISC_R:
  case ENC_FCVTAS_ASIMDMISCFP16_R:
  case ENC_FCVTAS_ASIMDMISC_R:
  case ENC_FCVTAS_32H_FLOAT2INT:
  case ENC_FCVTAS_64H_FLOAT2INT:
  case ENC_FCVTAS_32S_FLOAT2INT:
  case ENC_FCVTAS_64S_FLOAT2INT:
  case ENC_FCVTAS_32D_FLOAT2INT:
  case ENC_FCVTAS_64D_FLOAT2INT:
   return ARM64_FCVTAS;
  case ENC_FCVTAU_ASISDMISCFP16_R:
  case ENC_FCVTAU_ASISDMISC_R:
  case ENC_FCVTAU_ASIMDMISCFP16_R:
  case ENC_FCVTAU_ASIMDMISC_R:
  case ENC_FCVTAU_32H_FLOAT2INT:
  case ENC_FCVTAU_64H_FLOAT2INT:
  case ENC_FCVTAU_32S_FLOAT2INT:
  case ENC_FCVTAU_64S_FLOAT2INT:
  case ENC_FCVTAU_32D_FLOAT2INT:
  case ENC_FCVTAU_64D_FLOAT2INT:
   return ARM64_FCVTAU;
  case ENC_FCVTL_ASIMDMISC_L:
   return ARM64_FCVTL;


  case ENC_FCVTLT_Z_P_Z_H2S:
  case ENC_FCVTLT_Z_P_Z_S2D:
   return ARM64_FCVTLT;
  case ENC_FCVTMS_ASISDMISCFP16_R:
  case ENC_FCVTMS_ASISDMISC_R:
  case ENC_FCVTMS_ASIMDMISCFP16_R:
  case ENC_FCVTMS_ASIMDMISC_R:
  case ENC_FCVTMS_32H_FLOAT2INT:
  case ENC_FCVTMS_64H_FLOAT2INT:
  case ENC_FCVTMS_32S_FLOAT2INT:
  case ENC_FCVTMS_64S_FLOAT2INT:
  case ENC_FCVTMS_32D_FLOAT2INT:
  case ENC_FCVTMS_64D_FLOAT2INT:
   return ARM64_FCVTMS;
  case ENC_FCVTMU_ASISDMISCFP16_R:
  case ENC_FCVTMU_ASISDMISC_R:
  case ENC_FCVTMU_ASIMDMISCFP16_R:
  case ENC_FCVTMU_ASIMDMISC_R:
  case ENC_FCVTMU_32H_FLOAT2INT:
  case ENC_FCVTMU_64H_FLOAT2INT:
  case ENC_FCVTMU_32S_FLOAT2INT:
  case ENC_FCVTMU_64S_FLOAT2INT:
  case ENC_FCVTMU_32D_FLOAT2INT:
  case ENC_FCVTMU_64D_FLOAT2INT:
   return ARM64_FCVTMU;
  case ENC_FCVTN_ASIMDMISC_N:
   return ARM64_FCVTN;


  case ENC_FCVTNS_ASISDMISCFP16_R:
  case ENC_FCVTNS_ASISDMISC_R:
  case ENC_FCVTNS_ASIMDMISCFP16_R:
  case ENC_FCVTNS_ASIMDMISC_R:
  case ENC_FCVTNS_32H_FLOAT2INT:
  case ENC_FCVTNS_64H_FLOAT2INT:
  case ENC_FCVTNS_32S_FLOAT2INT:
  case ENC_FCVTNS_64S_FLOAT2INT:
  case ENC_FCVTNS_32D_FLOAT2INT:
  case ENC_FCVTNS_64D_FLOAT2INT:
   return ARM64_FCVTNS;
  case ENC_FCVTNT_Z_P_Z_S2H:
  case ENC_FCVTNT_Z_P_Z_D2S:
   return ARM64_FCVTNT;
  case ENC_FCVTNU_ASISDMISCFP16_R:
  case ENC_FCVTNU_ASISDMISC_R:
  case ENC_FCVTNU_ASIMDMISCFP16_R:
  case ENC_FCVTNU_ASIMDMISC_R:
  case ENC_FCVTNU_32H_FLOAT2INT:
  case ENC_FCVTNU_64H_FLOAT2INT:
  case ENC_FCVTNU_32S_FLOAT2INT:
  case ENC_FCVTNU_64S_FLOAT2INT:
  case ENC_FCVTNU_32D_FLOAT2INT:
  case ENC_FCVTNU_64D_FLOAT2INT:
   return ARM64_FCVTNU;
  case ENC_FCVTPS_ASISDMISCFP16_R:
  case ENC_FCVTPS_ASISDMISC_R:
  case ENC_FCVTPS_ASIMDMISCFP16_R:
  case ENC_FCVTPS_ASIMDMISC_R:
  case ENC_FCVTPS_32H_FLOAT2INT:
  case ENC_FCVTPS_64H_FLOAT2INT:
  case ENC_FCVTPS_32S_FLOAT2INT:
  case ENC_FCVTPS_64S_FLOAT2INT:
  case ENC_FCVTPS_32D_FLOAT2INT:
  case ENC_FCVTPS_64D_FLOAT2INT:
   return ARM64_FCVTPS;
  case ENC_FCVTPU_ASISDMISCFP16_R:
  case ENC_FCVTPU_ASISDMISC_R:
  case ENC_FCVTPU_ASIMDMISCFP16_R:
  case ENC_FCVTPU_ASIMDMISC_R:
  case ENC_FCVTPU_32H_FLOAT2INT:
  case ENC_FCVTPU_64H_FLOAT2INT:
  case ENC_FCVTPU_32S_FLOAT2INT:
  case ENC_FCVTPU_64S_FLOAT2INT:
  case ENC_FCVTPU_32D_FLOAT2INT:
  case ENC_FCVTPU_64D_FLOAT2INT:
   return ARM64_FCVTPU;
  case ENC_FCVTX_Z_P_Z_D2S:
   return ARM64_FCVTX;
  case ENC_FCVTXN_ASISDMISC_N:
  case ENC_FCVTXN_ASIMDMISC_N:
   return ARM64_FCVTXN;


  case ENC_FCVTXNT_Z_P_Z_D2S:
   return ARM64_FCVTXNT;
  case ENC_FCVTZS_ASISDSHF_C:
  case ENC_FCVTZS_ASIMDSHF_C:
  case ENC_FCVTZS_ASISDMISCFP16_R:
  case ENC_FCVTZS_ASISDMISC_R:
  case ENC_FCVTZS_ASIMDMISCFP16_R:
  case ENC_FCVTZS_ASIMDMISC_R:
  case ENC_FCVTZS_32H_FLOAT2FIX:
  case ENC_FCVTZS_64H_FLOAT2FIX:
  case ENC_FCVTZS_32S_FLOAT2FIX:
  case ENC_FCVTZS_64S_FLOAT2FIX:
  case ENC_FCVTZS_32D_FLOAT2FIX:
  case ENC_FCVTZS_64D_FLOAT2FIX:
  case ENC_FCVTZS_32H_FLOAT2INT:
  case ENC_FCVTZS_64H_FLOAT2INT:
  case ENC_FCVTZS_32S_FLOAT2INT:
  case ENC_FCVTZS_64S_FLOAT2INT:
  case ENC_FCVTZS_32D_FLOAT2INT:
  case ENC_FCVTZS_64D_FLOAT2INT:
  case ENC_FCVTZS_Z_P_Z_FP162H:
  case ENC_FCVTZS_Z_P_Z_FP162W:
  case ENC_FCVTZS_Z_P_Z_FP162X:
  case ENC_FCVTZS_Z_P_Z_S2W:
  case ENC_FCVTZS_Z_P_Z_S2X:
  case ENC_FCVTZS_Z_P_Z_D2W:
  case ENC_FCVTZS_Z_P_Z_D2X:
   return ARM64_FCVTZS;
  case ENC_FCVTZU_ASISDSHF_C:
  case ENC_FCVTZU_ASIMDSHF_C:
  case ENC_FCVTZU_ASISDMISCFP16_R:
  case ENC_FCVTZU_ASISDMISC_R:
  case ENC_FCVTZU_ASIMDMISCFP16_R:
  case ENC_FCVTZU_ASIMDMISC_R:
  case ENC_FCVTZU_32H_FLOAT2FIX:
  case ENC_FCVTZU_64H_FLOAT2FIX:
  case ENC_FCVTZU_32S_FLOAT2FIX:
  case ENC_FCVTZU_64S_FLOAT2FIX:
  case ENC_FCVTZU_32D_FLOAT2FIX:
  case ENC_FCVTZU_64D_FLOAT2FIX:
  case ENC_FCVTZU_32H_FLOAT2INT:
  case ENC_FCVTZU_64H_FLOAT2INT:
  case ENC_FCVTZU_32S_FLOAT2INT:
  case ENC_FCVTZU_64S_FLOAT2INT:
  case ENC_FCVTZU_32D_FLOAT2INT:
  case ENC_FCVTZU_64D_FLOAT2INT:
  case ENC_FCVTZU_Z_P_Z_FP162H:
  case ENC_FCVTZU_Z_P_Z_FP162W:
  case ENC_FCVTZU_Z_P_Z_FP162X:
  case ENC_FCVTZU_Z_P_Z_S2W:
  case ENC_FCVTZU_Z_P_Z_S2X:
  case ENC_FCVTZU_Z_P_Z_D2W:
  case ENC_FCVTZU_Z_P_Z_D2X:
   return ARM64_FCVTZU;
  case ENC_FDIV_ASIMDSAMEFP16_ONLY:
  case ENC_FDIV_ASIMDSAME_ONLY:
  case ENC_FDIV_H_FLOATDP2:
  case ENC_FDIV_S_FLOATDP2:
  case ENC_FDIV_D_FLOATDP2:
  case ENC_FDIV_Z_P_ZZ_:
   return ARM64_FDIV;
  case ENC_FDIVR_Z_P_ZZ_:
   return ARM64_FDIVR;
  case ENC_FDUP_Z_I_:
   return ARM64_FDUP;
  case ENC_FEXPA_Z_Z_:
   return ARM64_FEXPA;
  case ENC_FJCVTZS_32D_FLOAT2INT:
   return ARM64_FJCVTZS;
  case ENC_FLOGB_Z_P_Z_:
   return ARM64_FLOGB;
  case ENC_FMAD_Z_P_ZZZ_:
   return ARM64_FMAD;
  case ENC_FMADD_H_FLOATDP3:
  case ENC_FMADD_S_FLOATDP3:
  case ENC_FMADD_D_FLOATDP3:
   return ARM64_FMADD;
  case ENC_FMAX_ASIMDSAMEFP16_ONLY:
  case ENC_FMAX_ASIMDSAME_ONLY:
  case ENC_FMAX_H_FLOATDP2:
  case ENC_FMAX_S_FLOATDP2:
  case ENC_FMAX_D_FLOATDP2:
  case ENC_FMAX_Z_P_ZS_:
  case ENC_FMAX_Z_P_ZZ_:
   return ARM64_FMAX;
  case ENC_FMAXNM_ASIMDSAMEFP16_ONLY:
  case ENC_FMAXNM_ASIMDSAME_ONLY:
  case ENC_FMAXNM_H_FLOATDP2:
  case ENC_FMAXNM_S_FLOATDP2:
  case ENC_FMAXNM_D_FLOATDP2:
  case ENC_FMAXNM_Z_P_ZS_:
  case ENC_FMAXNM_Z_P_ZZ_:
   return ARM64_FMAXNM;
  case ENC_FMAXNMP_ASISDPAIR_ONLY_H:
  case ENC_FMAXNMP_ASISDPAIR_ONLY_SD:
  case ENC_FMAXNMP_ASIMDSAMEFP16_ONLY:
  case ENC_FMAXNMP_ASIMDSAME_ONLY:
  case ENC_FMAXNMP_Z_P_ZZ_:
   return ARM64_FMAXNMP;
  case ENC_FMAXNMV_ASIMDALL_ONLY_H:
  case ENC_FMAXNMV_ASIMDALL_ONLY_SD:
  case ENC_FMAXNMV_V_P_Z_:
   return ARM64_FMAXNMV;
  case ENC_FMAXP_ASISDPAIR_ONLY_H:
  case ENC_FMAXP_ASISDPAIR_ONLY_SD:
  case ENC_FMAXP_ASIMDSAMEFP16_ONLY:
  case ENC_FMAXP_ASIMDSAME_ONLY:
  case ENC_FMAXP_Z_P_ZZ_:
   return ARM64_FMAXP;
  case ENC_FMAXV_ASIMDALL_ONLY_H:
  case ENC_FMAXV_ASIMDALL_ONLY_SD:
  case ENC_FMAXV_V_P_Z_:
   return ARM64_FMAXV;
  case ENC_FMIN_ASIMDSAMEFP16_ONLY:
  case ENC_FMIN_ASIMDSAME_ONLY:
  case ENC_FMIN_H_FLOATDP2:
  case ENC_FMIN_S_FLOATDP2:
  case ENC_FMIN_D_FLOATDP2:
  case ENC_FMIN_Z_P_ZS_:
  case ENC_FMIN_Z_P_ZZ_:
   return ARM64_FMIN;
  case ENC_FMINNM_ASIMDSAMEFP16_ONLY:
  case ENC_FMINNM_ASIMDSAME_ONLY:
  case ENC_FMINNM_H_FLOATDP2:
  case ENC_FMINNM_S_FLOATDP2:
  case ENC_FMINNM_D_FLOATDP2:
  case ENC_FMINNM_Z_P_ZS_:
  case ENC_FMINNM_Z_P_ZZ_:
   return ARM64_FMINNM;
  case ENC_FMINNMP_ASISDPAIR_ONLY_H:
  case ENC_FMINNMP_ASISDPAIR_ONLY_SD:
  case ENC_FMINNMP_ASIMDSAMEFP16_ONLY:
  case ENC_FMINNMP_ASIMDSAME_ONLY:
  case ENC_FMINNMP_Z_P_ZZ_:
   return ARM64_FMINNMP;
  case ENC_FMINNMV_ASIMDALL_ONLY_H:
  case ENC_FMINNMV_ASIMDALL_ONLY_SD:
  case ENC_FMINNMV_V_P_Z_:
   return ARM64_FMINNMV;
  case ENC_FMINP_ASISDPAIR_ONLY_H:
  case ENC_FMINP_ASISDPAIR_ONLY_SD:
  case ENC_FMINP_ASIMDSAMEFP16_ONLY:
  case ENC_FMINP_ASIMDSAME_ONLY:
  case ENC_FMINP_Z_P_ZZ_:
   return ARM64_FMINP;
  case ENC_FMINV_ASIMDALL_ONLY_H:
  case ENC_FMINV_ASIMDALL_ONLY_SD:
  case ENC_FMINV_V_P_Z_:
   return ARM64_FMINV;
  case ENC_FMLA_ASISDELEM_RH_H:
  case ENC_FMLA_ASISDELEM_R_SD:
  case ENC_FMLA_ASIMDELEM_RH_H:
  case ENC_FMLA_ASIMDELEM_R_SD:
  case ENC_FMLA_ASIMDSAMEFP16_ONLY:
  case ENC_FMLA_ASIMDSAME_ONLY:
  case ENC_FMLA_Z_P_ZZZ_:
  case ENC_FMLA_Z_ZZZI_H:
  case ENC_FMLA_Z_ZZZI_S:
  case ENC_FMLA_Z_ZZZI_D:
   return ARM64_FMLA;
  case ENC_FMLAL_ASIMDELEM_LH:
  case ENC_FMLAL_ASIMDSAME_F:
   return ARM64_FMLAL;
  case ENC_FMLAL2_ASIMDELEM_LH:
  case ENC_FMLAL2_ASIMDSAME_F:
   return ARM64_FMLAL2;
  case ENC_FMLALB_Z_ZZZ_:
  case ENC_FMLALB_Z_ZZZI_S:
   return ARM64_FMLALB;
  case ENC_FMLALT_Z_ZZZ_:
  case ENC_FMLALT_Z_ZZZI_S:
   return ARM64_FMLALT;
  case ENC_FMLS_ASISDELEM_RH_H:
  case ENC_FMLS_ASISDELEM_R_SD:
  case ENC_FMLS_ASIMDELEM_RH_H:
  case ENC_FMLS_ASIMDELEM_R_SD:
  case ENC_FMLS_ASIMDSAMEFP16_ONLY:
  case ENC_FMLS_ASIMDSAME_ONLY:
  case ENC_FMLS_Z_P_ZZZ_:
  case ENC_FMLS_Z_ZZZI_H:
  case ENC_FMLS_Z_ZZZI_S:
  case ENC_FMLS_Z_ZZZI_D:
   return ARM64_FMLS;
  case ENC_FMLSL_ASIMDELEM_LH:
  case ENC_FMLSL_ASIMDSAME_F:
   return ARM64_FMLSL;
  case ENC_FMLSL2_ASIMDELEM_LH:
  case ENC_FMLSL2_ASIMDSAME_F:
   return ARM64_FMLSL2;
  case ENC_FMLSLB_Z_ZZZ_:
  case ENC_FMLSLB_Z_ZZZI_S:
   return ARM64_FMLSLB;
  case ENC_FMLSLT_Z_ZZZ_:
  case ENC_FMLSLT_Z_ZZZI_S:
   return ARM64_FMLSLT;
  case ENC_FMMLA_Z_ZZZ_S:
  case ENC_FMMLA_Z_ZZZ_D:
   return ARM64_FMMLA;
  case ENC_FMOV_ASIMDIMM_H_H:
  case ENC_FMOV_ASIMDIMM_S_S:
  case ENC_FMOV_ASIMDIMM_D2_D:
  case ENC_FMOV_CPY_Z_P_I_:
  case ENC_FMOV_DUP_Z_I_:
  case ENC_FMOV_FCPY_Z_P_I_:
  case ENC_FMOV_FDUP_Z_I_:
  case ENC_FMOV_H_FLOATDP1:
  case ENC_FMOV_S_FLOATDP1:
  case ENC_FMOV_D_FLOATDP1:
  case ENC_FMOV_32H_FLOAT2INT:
  case ENC_FMOV_64H_FLOAT2INT:
  case ENC_FMOV_H32_FLOAT2INT:
  case ENC_FMOV_S32_FLOAT2INT:
  case ENC_FMOV_32S_FLOAT2INT:
  case ENC_FMOV_H64_FLOAT2INT:
  case ENC_FMOV_D64_FLOAT2INT:
  case ENC_FMOV_V64I_FLOAT2INT:
  case ENC_FMOV_64D_FLOAT2INT:
  case ENC_FMOV_64VX_FLOAT2INT:
  case ENC_FMOV_H_FLOATIMM:
  case ENC_FMOV_S_FLOATIMM:
  case ENC_FMOV_D_FLOATIMM:
   return ARM64_FMOV;
  case ENC_FMSB_Z_P_ZZZ_:
   return ARM64_FMSB;
  case ENC_FMSUB_H_FLOATDP3:
  case ENC_FMSUB_S_FLOATDP3:
  case ENC_FMSUB_D_FLOATDP3:
   return ARM64_FMSUB;
  case ENC_FMUL_ASISDELEM_RH_H:
  case ENC_FMUL_ASISDELEM_R_SD:
  case ENC_FMUL_ASIMDELEM_RH_H:
  case ENC_FMUL_ASIMDELEM_R_SD:
  case ENC_FMUL_ASIMDSAMEFP16_ONLY:
  case ENC_FMUL_ASIMDSAME_ONLY:
  case ENC_FMUL_H_FLOATDP2:
  case ENC_FMUL_S_FLOATDP2:
  case ENC_FMUL_D_FLOATDP2:
  case ENC_FMUL_Z_P_ZS_:
  case ENC_FMUL_Z_P_ZZ_:
  case ENC_FMUL_Z_ZZ_:
  case ENC_FMUL_Z_ZZI_H:
  case ENC_FMUL_Z_ZZI_S:
  case ENC_FMUL_Z_ZZI_D:
   return ARM64_FMUL;
  case ENC_FMULX_ASISDELEM_RH_H:
  case ENC_FMULX_ASISDELEM_R_SD:
  case ENC_FMULX_ASIMDELEM_RH_H:
  case ENC_FMULX_ASIMDELEM_R_SD:
  case ENC_FMULX_ASISDSAMEFP16_ONLY:
  case ENC_FMULX_ASISDSAME_ONLY:
  case ENC_FMULX_ASIMDSAMEFP16_ONLY:
  case ENC_FMULX_ASIMDSAME_ONLY:
  case ENC_FMULX_Z_P_ZZ_:
   return ARM64_FMULX;
  case ENC_FNEG_ASIMDMISCFP16_R:
  case ENC_FNEG_ASIMDMISC_R:
  case ENC_FNEG_H_FLOATDP1:
  case ENC_FNEG_S_FLOATDP1:
  case ENC_FNEG_D_FLOATDP1:
  case ENC_FNEG_Z_P_Z_:
   return ARM64_FNEG;
  case ENC_FNMAD_Z_P_ZZZ_:
   return ARM64_FNMAD;
  case ENC_FNMADD_H_FLOATDP3:
  case ENC_FNMADD_S_FLOATDP3:
  case ENC_FNMADD_D_FLOATDP3:
   return ARM64_FNMADD;
  case ENC_FNMLA_Z_P_ZZZ_:
   return ARM64_FNMLA;
  case ENC_FNMLS_Z_P_ZZZ_:
   return ARM64_FNMLS;
  case ENC_FNMSB_Z_P_ZZZ_:
   return ARM64_FNMSB;
  case ENC_FNMSUB_H_FLOATDP3:
  case ENC_FNMSUB_S_FLOATDP3:
  case ENC_FNMSUB_D_FLOATDP3:
   return ARM64_FNMSUB;
  case ENC_FNMUL_H_FLOATDP2:
  case ENC_FNMUL_S_FLOATDP2:
  case ENC_FNMUL_D_FLOATDP2:
   return ARM64_FNMUL;
  case ENC_FRECPE_ASISDMISCFP16_R:
  case ENC_FRECPE_ASISDMISC_R:
  case ENC_FRECPE_ASIMDMISCFP16_R:
  case ENC_FRECPE_ASIMDMISC_R:
  case ENC_FRECPE_Z_Z_:
   return ARM64_FRECPE;
  case ENC_FRECPS_ASISDSAMEFP16_ONLY:
  case ENC_FRECPS_ASISDSAME_ONLY:
  case ENC_FRECPS_ASIMDSAMEFP16_ONLY:
  case ENC_FRECPS_ASIMDSAME_ONLY:
  case ENC_FRECPS_Z_ZZ_:
   return ARM64_FRECPS;
  case ENC_FRECPX_ASISDMISCFP16_R:
  case ENC_FRECPX_ASISDMISC_R:
  case ENC_FRECPX_Z_P_Z_:
   return ARM64_FRECPX;
  case ENC_FRINT32X_ASIMDMISC_R:
  case ENC_FRINT32X_S_FLOATDP1:
  case ENC_FRINT32X_D_FLOATDP1:
   return ARM64_FRINT32X;
  case ENC_FRINT32Z_ASIMDMISC_R:
  case ENC_FRINT32Z_S_FLOATDP1:
  case ENC_FRINT32Z_D_FLOATDP1:
   return ARM64_FRINT32Z;
  case ENC_FRINT64X_ASIMDMISC_R:
  case ENC_FRINT64X_S_FLOATDP1:
  case ENC_FRINT64X_D_FLOATDP1:
   return ARM64_FRINT64X;
  case ENC_FRINT64Z_ASIMDMISC_R:
  case ENC_FRINT64Z_S_FLOATDP1:
  case ENC_FRINT64Z_D_FLOATDP1:
   return ARM64_FRINT64Z;
  case ENC_FRINTA_ASIMDMISCFP16_R:
  case ENC_FRINTA_ASIMDMISC_R:
  case ENC_FRINTA_H_FLOATDP1:
  case ENC_FRINTA_S_FLOATDP1:
  case ENC_FRINTA_D_FLOATDP1:
  case ENC_FRINTA_Z_P_Z_:
   return ARM64_FRINTA;
  case ENC_FRINTI_ASIMDMISCFP16_R:
  case ENC_FRINTI_ASIMDMISC_R:
  case ENC_FRINTI_H_FLOATDP1:
  case ENC_FRINTI_S_FLOATDP1:
  case ENC_FRINTI_D_FLOATDP1:
  case ENC_FRINTI_Z_P_Z_:
   return ARM64_FRINTI;
  case ENC_FRINTM_ASIMDMISCFP16_R:
  case ENC_FRINTM_ASIMDMISC_R:
  case ENC_FRINTM_H_FLOATDP1:
  case ENC_FRINTM_S_FLOATDP1:
  case ENC_FRINTM_D_FLOATDP1:
  case ENC_FRINTM_Z_P_Z_:
   return ARM64_FRINTM;
  case ENC_FRINTN_ASIMDMISCFP16_R:
  case ENC_FRINTN_ASIMDMISC_R:
  case ENC_FRINTN_H_FLOATDP1:
  case ENC_FRINTN_S_FLOATDP1:
  case ENC_FRINTN_D_FLOATDP1:
  case ENC_FRINTN_Z_P_Z_:
   return ARM64_FRINTN;
  case ENC_FRINTP_ASIMDMISCFP16_R:
  case ENC_FRINTP_ASIMDMISC_R:
  case ENC_FRINTP_H_FLOATDP1:
  case ENC_FRINTP_S_FLOATDP1:
  case ENC_FRINTP_D_FLOATDP1:
  case ENC_FRINTP_Z_P_Z_:
   return ARM64_FRINTP;
  case ENC_FRINTX_ASIMDMISCFP16_R:
  case ENC_FRINTX_ASIMDMISC_R:
  case ENC_FRINTX_H_FLOATDP1:
  case ENC_FRINTX_S_FLOATDP1:
  case ENC_FRINTX_D_FLOATDP1:
  case ENC_FRINTX_Z_P_Z_:
   return ARM64_FRINTX;
  case ENC_FRINTZ_ASIMDMISCFP16_R:
  case ENC_FRINTZ_ASIMDMISC_R:
  case ENC_FRINTZ_H_FLOATDP1:
  case ENC_FRINTZ_S_FLOATDP1:
  case ENC_FRINTZ_D_FLOATDP1:
  case ENC_FRINTZ_Z_P_Z_:
   return ARM64_FRINTZ;
  case ENC_FRSQRTE_ASISDMISCFP16_R:
  case ENC_FRSQRTE_ASISDMISC_R:
  case ENC_FRSQRTE_ASIMDMISCFP16_R:
  case ENC_FRSQRTE_ASIMDMISC_R:
  case ENC_FRSQRTE_Z_Z_:
   return ARM64_FRSQRTE;
  case ENC_FRSQRTS_ASISDSAMEFP16_ONLY:
  case ENC_FRSQRTS_ASISDSAME_ONLY:
  case ENC_FRSQRTS_ASIMDSAMEFP16_ONLY:
  case ENC_FRSQRTS_ASIMDSAME_ONLY:
  case ENC_FRSQRTS_Z_ZZ_:
   return ARM64_FRSQRTS;
  case ENC_FSCALE_Z_P_ZZ_:
   return ARM64_FSCALE;
  case ENC_FSQRT_ASIMDMISCFP16_R:
  case ENC_FSQRT_ASIMDMISC_R:
  case ENC_FSQRT_H_FLOATDP1:
  case ENC_FSQRT_S_FLOATDP1:
  case ENC_FSQRT_D_FLOATDP1:
  case ENC_FSQRT_Z_P_Z_:
   return ARM64_FSQRT;
  case ENC_FSUB_ASIMDSAMEFP16_ONLY:
  case ENC_FSUB_ASIMDSAME_ONLY:
  case ENC_FSUB_H_FLOATDP2:
  case ENC_FSUB_S_FLOATDP2:
  case ENC_FSUB_D_FLOATDP2:
  case ENC_FSUB_Z_P_ZS_:
  case ENC_FSUB_Z_P_ZZ_:
  case ENC_FSUB_Z_ZZ_:
   return ARM64_FSUB;
  case ENC_FSUBR_Z_P_ZS_:
  case ENC_FSUBR_Z_P_ZZ_:
   return ARM64_FSUBR;
  case ENC_FTMAD_Z_ZZI_:
   return ARM64_FTMAD;
  case ENC_FTSMUL_Z_ZZ_:
   return ARM64_FTSMUL;
  case ENC_FTSSEL_Z_ZZ_:
   return ARM64_FTSSEL;
  case ENC_GMI_64G_DP_2SRC:
   return ARM64_GMI;
  case ENC_HINT_HM_HINTS:
   return ARM64_HINT;
  case ENC_HISTCNT_Z_P_ZZ_:
   return ARM64_HISTCNT;
  case ENC_HISTSEG_Z_ZZ_:
   return ARM64_HISTSEG;
  case ENC_HLT_EX_EXCEPTION:
   return ARM64_HLT;
  case ENC_HVC_EX_EXCEPTION:
   return ARM64_HVC;
  case ENC_IC_SYS_CR_SYSTEMINSTRS:
   return ARM64_IC;
  case ENC_INCB_R_RS_:
   return ARM64_INCB;
  case ENC_INCD_R_RS_:
  case ENC_INCD_Z_ZS_:
   return ARM64_INCD;
  case ENC_INCH_R_RS_:
  case ENC_INCH_Z_ZS_:
   return ARM64_INCH;
  case ENC_INCP_R_P_R_:
  case ENC_INCP_Z_P_Z_:
   return ARM64_INCP;
  case ENC_INCW_R_RS_:
  case ENC_INCW_Z_ZS_:
   return ARM64_INCW;
  case ENC_INDEX_Z_II_:
  case ENC_INDEX_Z_IR_:
  case ENC_INDEX_Z_RI_:
  case ENC_INDEX_Z_RR_:
   return ARM64_INDEX;
  case ENC_INS_ASIMDINS_IV_V:
  case ENC_INS_ASIMDINS_IR_R:
   return ARM64_INS;
  case ENC_INSR_Z_R_:
  case ENC_INSR_Z_V_:
   return ARM64_INSR;
  case ENC_IRG_64I_DP_2SRC:
   return ARM64_IRG;
  case ENC_ISB_BI_BARRIERS:
   return ARM64_ISB;
  case ENC_LASTA_R_P_Z_:
  case ENC_LASTA_V_P_Z_:
   return ARM64_LASTA;
  case ENC_LASTB_R_P_Z_:
  case ENC_LASTB_V_P_Z_:
   return ARM64_LASTB;
  case ENC_LD1_ASISDLSE_R1_1V:
  case ENC_LD1_ASISDLSE_R2_2V:
  case ENC_LD1_ASISDLSE_R3_3V:
  case ENC_LD1_ASISDLSE_R4_4V:
  case ENC_LD1_ASISDLSEP_I1_I1:
  case ENC_LD1_ASISDLSEP_R1_R1:
  case ENC_LD1_ASISDLSEP_I2_I2:
  case ENC_LD1_ASISDLSEP_R2_R2:
  case ENC_LD1_ASISDLSEP_I3_I3:
  case ENC_LD1_ASISDLSEP_R3_R3:
  case ENC_LD1_ASISDLSEP_I4_I4:
  case ENC_LD1_ASISDLSEP_R4_R4:
  case ENC_LD1_ASISDLSO_B1_1B:
  case ENC_LD1_ASISDLSO_H1_1H:
  case ENC_LD1_ASISDLSO_S1_1S:
  case ENC_LD1_ASISDLSO_D1_1D:
  case ENC_LD1_ASISDLSOP_B1_I1B:
  case ENC_LD1_ASISDLSOP_BX1_R1B:
  case ENC_LD1_ASISDLSOP_H1_I1H:
  case ENC_LD1_ASISDLSOP_HX1_R1H:
  case ENC_LD1_ASISDLSOP_S1_I1S:
  case ENC_LD1_ASISDLSOP_SX1_R1S:
  case ENC_LD1_ASISDLSOP_D1_I1D:
  case ENC_LD1_ASISDLSOP_DX1_R1D:
   return ARM64_LD1;
  case ENC_LD1B_Z_P_AI_S:
  case ENC_LD1B_Z_P_AI_D:
  case ENC_LD1B_Z_P_BI_U8:
  case ENC_LD1B_Z_P_BI_U16:
  case ENC_LD1B_Z_P_BI_U32:
  case ENC_LD1B_Z_P_BI_U64:
  case ENC_LD1B_Z_P_BR_U8:
  case ENC_LD1B_Z_P_BR_U16:
  case ENC_LD1B_Z_P_BR_U32:
  case ENC_LD1B_Z_P_BR_U64:
  case ENC_LD1B_Z_P_BZ_D_X32_UNSCALED:
  case ENC_LD1B_Z_P_BZ_S_X32_UNSCALED:
  case ENC_LD1B_Z_P_BZ_D_64_UNSCALED:
   return ARM64_LD1B;
  case ENC_LD1D_Z_P_AI_D:
  case ENC_LD1D_Z_P_BI_U64:
  case ENC_LD1D_Z_P_BR_U64:
  case ENC_LD1D_Z_P_BZ_D_X32_SCALED:
  case ENC_LD1D_Z_P_BZ_D_X32_UNSCALED:
  case ENC_LD1D_Z_P_BZ_D_64_SCALED:
  case ENC_LD1D_Z_P_BZ_D_64_UNSCALED:
   return ARM64_LD1D;
  case ENC_LD1H_Z_P_AI_S:
  case ENC_LD1H_Z_P_AI_D:
  case ENC_LD1H_Z_P_BI_U16:
  case ENC_LD1H_Z_P_BI_U32:
  case ENC_LD1H_Z_P_BI_U64:
  case ENC_LD1H_Z_P_BR_U16:
  case ENC_LD1H_Z_P_BR_U32:
  case ENC_LD1H_Z_P_BR_U64:
  case ENC_LD1H_Z_P_BZ_S_X32_SCALED:
  case ENC_LD1H_Z_P_BZ_D_X32_SCALED:
  case ENC_LD1H_Z_P_BZ_D_X32_UNSCALED:
  case ENC_LD1H_Z_P_BZ_S_X32_UNSCALED:
  case ENC_LD1H_Z_P_BZ_D_64_SCALED:
  case ENC_LD1H_Z_P_BZ_D_64_UNSCALED:
   return ARM64_LD1H;
  case ENC_LD1R_ASISDLSO_R1:
  case ENC_LD1R_ASISDLSOP_R1_I:
  case ENC_LD1R_ASISDLSOP_RX1_R:
   return ARM64_LD1R;
  case ENC_LD1RB_Z_P_BI_U8:
  case ENC_LD1RB_Z_P_BI_U16:
  case ENC_LD1RB_Z_P_BI_U32:
  case ENC_LD1RB_Z_P_BI_U64:
   return ARM64_LD1RB;
  case ENC_LD1RD_Z_P_BI_U64:
   return ARM64_LD1RD;
  case ENC_LD1RH_Z_P_BI_U16:
  case ENC_LD1RH_Z_P_BI_U32:
  case ENC_LD1RH_Z_P_BI_U64:
   return ARM64_LD1RH;
  case ENC_LD1ROB_Z_P_BI_U8:
  case ENC_LD1ROB_Z_P_BR_CONTIGUOUS:
   return ARM64_LD1ROB;
  case ENC_LD1ROD_Z_P_BI_U64:
  case ENC_LD1ROD_Z_P_BR_CONTIGUOUS:
   return ARM64_LD1ROD;
  case ENC_LD1ROH_Z_P_BI_U16:
  case ENC_LD1ROH_Z_P_BR_CONTIGUOUS:
   return ARM64_LD1ROH;
  case ENC_LD1ROW_Z_P_BI_U32:
  case ENC_LD1ROW_Z_P_BR_CONTIGUOUS:
   return ARM64_LD1ROW;
  case ENC_LD1RQB_Z_P_BI_U8:
  case ENC_LD1RQB_Z_P_BR_CONTIGUOUS:
   return ARM64_LD1RQB;
  case ENC_LD1RQD_Z_P_BI_U64:
  case ENC_LD1RQD_Z_P_BR_CONTIGUOUS:
   return ARM64_LD1RQD;
  case ENC_LD1RQH_Z_P_BI_U16:
  case ENC_LD1RQH_Z_P_BR_CONTIGUOUS:
   return ARM64_LD1RQH;
  case ENC_LD1RQW_Z_P_BI_U32:
  case ENC_LD1RQW_Z_P_BR_CONTIGUOUS:
   return ARM64_LD1RQW;
  case ENC_LD1RSB_Z_P_BI_S16:
  case ENC_LD1RSB_Z_P_BI_S32:
  case ENC_LD1RSB_Z_P_BI_S64:
   return ARM64_LD1RSB;
  case ENC_LD1RSH_Z_P_BI_S32:
  case ENC_LD1RSH_Z_P_BI_S64:
   return ARM64_LD1RSH;
  case ENC_LD1RSW_Z_P_BI_S64:
   return ARM64_LD1RSW;
  case ENC_LD1RW_Z_P_BI_U32:
  case ENC_LD1RW_Z_P_BI_U64:
   return ARM64_LD1RW;
  case ENC_LD1SB_Z_P_AI_S:
  case ENC_LD1SB_Z_P_AI_D:
  case ENC_LD1SB_Z_P_BI_S16:
  case ENC_LD1SB_Z_P_BI_S32:
  case ENC_LD1SB_Z_P_BI_S64:
  case ENC_LD1SB_Z_P_BR_S16:
  case ENC_LD1SB_Z_P_BR_S32:
  case ENC_LD1SB_Z_P_BR_S64:
  case ENC_LD1SB_Z_P_BZ_D_X32_UNSCALED:
  case ENC_LD1SB_Z_P_BZ_S_X32_UNSCALED:
  case ENC_LD1SB_Z_P_BZ_D_64_UNSCALED:
   return ARM64_LD1SB;
  case ENC_LD1SH_Z_P_AI_S:
  case ENC_LD1SH_Z_P_AI_D:
  case ENC_LD1SH_Z_P_BI_S32:
  case ENC_LD1SH_Z_P_BI_S64:
  case ENC_LD1SH_Z_P_BR_S32:
  case ENC_LD1SH_Z_P_BR_S64:
  case ENC_LD1SH_Z_P_BZ_S_X32_SCALED:
  case ENC_LD1SH_Z_P_BZ_D_X32_SCALED:
  case ENC_LD1SH_Z_P_BZ_D_X32_UNSCALED:
  case ENC_LD1SH_Z_P_BZ_S_X32_UNSCALED:
  case ENC_LD1SH_Z_P_BZ_D_64_SCALED:
  case ENC_LD1SH_Z_P_BZ_D_64_UNSCALED:
   return ARM64_LD1SH;
  case ENC_LD1SW_Z_P_AI_D:
  case ENC_LD1SW_Z_P_BI_S64:
  case ENC_LD1SW_Z_P_BR_S64:
  case ENC_LD1SW_Z_P_BZ_D_X32_SCALED:
  case ENC_LD1SW_Z_P_BZ_D_X32_UNSCALED:
  case ENC_LD1SW_Z_P_BZ_D_64_SCALED:
  case ENC_LD1SW_Z_P_BZ_D_64_UNSCALED:
   return ARM64_LD1SW;
  case ENC_LD1W_Z_P_AI_S:
  case ENC_LD1W_Z_P_AI_D:
  case ENC_LD1W_Z_P_BI_U32:
  case ENC_LD1W_Z_P_BI_U64:
  case ENC_LD1W_Z_P_BR_U32:
  case ENC_LD1W_Z_P_BR_U64:
  case ENC_LD1W_Z_P_BZ_S_X32_SCALED:
  case ENC_LD1W_Z_P_BZ_D_X32_SCALED:
  case ENC_LD1W_Z_P_BZ_D_X32_UNSCALED:
  case ENC_LD1W_Z_P_BZ_S_X32_UNSCALED:
  case ENC_LD1W_Z_P_BZ_D_64_SCALED:
  case ENC_LD1W_Z_P_BZ_D_64_UNSCALED:
   return ARM64_LD1W;
  case ENC_LD2_ASISDLSE_R2:
  case ENC_LD2_ASISDLSEP_I2_I:
  case ENC_LD2_ASISDLSEP_R2_R:
  case ENC_LD2_ASISDLSO_B2_2B:
  case ENC_LD2_ASISDLSO_H2_2H:
  case ENC_LD2_ASISDLSO_S2_2S:
  case ENC_LD2_ASISDLSO_D2_2D:
  case ENC_LD2_ASISDLSOP_B2_I2B:
  case ENC_LD2_ASISDLSOP_BX2_R2B:
  case ENC_LD2_ASISDLSOP_H2_I2H:
  case ENC_LD2_ASISDLSOP_HX2_R2H:
  case ENC_LD2_ASISDLSOP_S2_I2S:
  case ENC_LD2_ASISDLSOP_SX2_R2S:
  case ENC_LD2_ASISDLSOP_D2_I2D:
  case ENC_LD2_ASISDLSOP_DX2_R2D:
   return ARM64_LD2;
  case ENC_LD2B_Z_P_BI_CONTIGUOUS:
  case ENC_LD2B_Z_P_BR_CONTIGUOUS:
   return ARM64_LD2B;
  case ENC_LD2D_Z_P_BI_CONTIGUOUS:
  case ENC_LD2D_Z_P_BR_CONTIGUOUS:
   return ARM64_LD2D;
  case ENC_LD2H_Z_P_BI_CONTIGUOUS:
  case ENC_LD2H_Z_P_BR_CONTIGUOUS:
   return ARM64_LD2H;
  case ENC_LD2R_ASISDLSO_R2:
  case ENC_LD2R_ASISDLSOP_R2_I:
  case ENC_LD2R_ASISDLSOP_RX2_R:
   return ARM64_LD2R;
  case ENC_LD2W_Z_P_BI_CONTIGUOUS:
  case ENC_LD2W_Z_P_BR_CONTIGUOUS:
   return ARM64_LD2W;
  case ENC_LD3_ASISDLSE_R3:
  case ENC_LD3_ASISDLSEP_I3_I:
  case ENC_LD3_ASISDLSEP_R3_R:
  case ENC_LD3_ASISDLSO_B3_3B:
  case ENC_LD3_ASISDLSO_H3_3H:
  case ENC_LD3_ASISDLSO_S3_3S:
  case ENC_LD3_ASISDLSO_D3_3D:
  case ENC_LD3_ASISDLSOP_B3_I3B:
  case ENC_LD3_ASISDLSOP_BX3_R3B:
  case ENC_LD3_ASISDLSOP_H3_I3H:
  case ENC_LD3_ASISDLSOP_HX3_R3H:
  case ENC_LD3_ASISDLSOP_S3_I3S:
  case ENC_LD3_ASISDLSOP_SX3_R3S:
  case ENC_LD3_ASISDLSOP_D3_I3D:
  case ENC_LD3_ASISDLSOP_DX3_R3D:
   return ARM64_LD3;
  case ENC_LD3B_Z_P_BI_CONTIGUOUS:
  case ENC_LD3B_Z_P_BR_CONTIGUOUS:
   return ARM64_LD3B;
  case ENC_LD3D_Z_P_BI_CONTIGUOUS:
  case ENC_LD3D_Z_P_BR_CONTIGUOUS:
   return ARM64_LD3D;
  case ENC_LD3H_Z_P_BI_CONTIGUOUS:
  case ENC_LD3H_Z_P_BR_CONTIGUOUS:
   return ARM64_LD3H;
  case ENC_LD3R_ASISDLSO_R3:
  case ENC_LD3R_ASISDLSOP_R3_I:
  case ENC_LD3R_ASISDLSOP_RX3_R:
   return ARM64_LD3R;
  case ENC_LD3W_Z_P_BI_CONTIGUOUS:
  case ENC_LD3W_Z_P_BR_CONTIGUOUS:
   return ARM64_LD3W;
  case ENC_LD4_ASISDLSE_R4:
  case ENC_LD4_ASISDLSEP_I4_I:
  case ENC_LD4_ASISDLSEP_R4_R:
  case ENC_LD4_ASISDLSO_B4_4B:
  case ENC_LD4_ASISDLSO_H4_4H:
  case ENC_LD4_ASISDLSO_S4_4S:
  case ENC_LD4_ASISDLSO_D4_4D:
  case ENC_LD4_ASISDLSOP_B4_I4B:
  case ENC_LD4_ASISDLSOP_BX4_R4B:
  case ENC_LD4_ASISDLSOP_H4_I4H:
  case ENC_LD4_ASISDLSOP_HX4_R4H:
  case ENC_LD4_ASISDLSOP_S4_I4S:
  case ENC_LD4_ASISDLSOP_SX4_R4S:
  case ENC_LD4_ASISDLSOP_D4_I4D:
  case ENC_LD4_ASISDLSOP_DX4_R4D:
   return ARM64_LD4;
  case ENC_LD4B_Z_P_BI_CONTIGUOUS:
  case ENC_LD4B_Z_P_BR_CONTIGUOUS:
   return ARM64_LD4B;
  case ENC_LD4D_Z_P_BI_CONTIGUOUS:
  case ENC_LD4D_Z_P_BR_CONTIGUOUS:
   return ARM64_LD4D;
  case ENC_LD4H_Z_P_BI_CONTIGUOUS:
  case ENC_LD4H_Z_P_BR_CONTIGUOUS:
   return ARM64_LD4H;
  case ENC_LD4R_ASISDLSO_R4:
  case ENC_LD4R_ASISDLSOP_R4_I:
  case ENC_LD4R_ASISDLSOP_RX4_R:
   return ARM64_LD4R;
  case ENC_LD4W_Z_P_BI_CONTIGUOUS:
  case ENC_LD4W_Z_P_BR_CONTIGUOUS:
   return ARM64_LD4W;
  case ENC_LD64B_64L_MEMOP:
   return ARM64_LD64B;
  case ENC_LDADD_32_MEMOP:
  case ENC_LDADD_64_MEMOP:
   return ARM64_LDADD;
  case ENC_LDADDA_32_MEMOP:
  case ENC_LDADDA_64_MEMOP:
   return ARM64_LDADDA;
  case ENC_LDADDAB_32_MEMOP:
   return ARM64_LDADDAB;
  case ENC_LDADDAH_32_MEMOP:
   return ARM64_LDADDAH;
  case ENC_LDADDAL_32_MEMOP:
  case ENC_LDADDAL_64_MEMOP:
   return ARM64_LDADDAL;
  case ENC_LDADDALB_32_MEMOP:
   return ARM64_LDADDALB;
  case ENC_LDADDALH_32_MEMOP:
   return ARM64_LDADDALH;
  case ENC_LDADDB_32_MEMOP:
   return ARM64_LDADDB;
  case ENC_LDADDH_32_MEMOP:
   return ARM64_LDADDH;
  case ENC_LDADDL_32_MEMOP:
  case ENC_LDADDL_64_MEMOP:
   return ARM64_LDADDL;
  case ENC_LDADDLB_32_MEMOP:
   return ARM64_LDADDLB;
  case ENC_LDADDLH_32_MEMOP:
   return ARM64_LDADDLH;
  case ENC_LDAPR_32L_MEMOP:
  case ENC_LDAPR_64L_MEMOP:
   return ARM64_LDAPR;
  case ENC_LDAPRB_32L_MEMOP:
   return ARM64_LDAPRB;
  case ENC_LDAPRH_32L_MEMOP:
   return ARM64_LDAPRH;
  case ENC_LDAPUR_32_LDAPSTL_UNSCALED:
  case ENC_LDAPUR_64_LDAPSTL_UNSCALED:
   return ARM64_LDAPUR;
  case ENC_LDAPURB_32_LDAPSTL_UNSCALED:
   return ARM64_LDAPURB;
  case ENC_LDAPURH_32_LDAPSTL_UNSCALED:
   return ARM64_LDAPURH;
  case ENC_LDAPURSB_32_LDAPSTL_UNSCALED:
  case ENC_LDAPURSB_64_LDAPSTL_UNSCALED:
   return ARM64_LDAPURSB;
  case ENC_LDAPURSH_32_LDAPSTL_UNSCALED:
  case ENC_LDAPURSH_64_LDAPSTL_UNSCALED:
   return ARM64_LDAPURSH;
  case ENC_LDAPURSW_64_LDAPSTL_UNSCALED:
   return ARM64_LDAPURSW;
  case ENC_LDAR_LR32_LDSTORD:
  case ENC_LDAR_LR64_LDSTORD:
   return ARM64_LDAR;
  case ENC_LDARB_LR32_LDSTORD:
   return ARM64_LDARB;
  case ENC_LDARH_LR32_LDSTORD:
   return ARM64_LDARH;
  case ENC_LDAXP_LP32_LDSTEXCLP:
  case ENC_LDAXP_LP64_LDSTEXCLP:
   return ARM64_LDAXP;
  case ENC_LDAXR_LR32_LDSTEXCLR:
  case ENC_LDAXR_LR64_LDSTEXCLR:
   return ARM64_LDAXR;
  case ENC_LDAXRB_LR32_LDSTEXCLR:
   return ARM64_LDAXRB;
  case ENC_LDAXRH_LR32_LDSTEXCLR:
   return ARM64_LDAXRH;
  case ENC_LDCLR_32_MEMOP:
  case ENC_LDCLR_64_MEMOP:
   return ARM64_LDCLR;
  case ENC_LDCLRA_32_MEMOP:
  case ENC_LDCLRA_64_MEMOP:
   return ARM64_LDCLRA;
  case ENC_LDCLRAB_32_MEMOP:
   return ARM64_LDCLRAB;
  case ENC_LDCLRAH_32_MEMOP:
   return ARM64_LDCLRAH;
  case ENC_LDCLRAL_32_MEMOP:
  case ENC_LDCLRAL_64_MEMOP:
   return ARM64_LDCLRAL;
  case ENC_LDCLRALB_32_MEMOP:
   return ARM64_LDCLRALB;
  case ENC_LDCLRALH_32_MEMOP:
   return ARM64_LDCLRALH;
  case ENC_LDCLRB_32_MEMOP:
   return ARM64_LDCLRB;
  case ENC_LDCLRH_32_MEMOP:
   return ARM64_LDCLRH;
  case ENC_LDCLRL_32_MEMOP:
  case ENC_LDCLRL_64_MEMOP:
   return ARM64_LDCLRL;
  case ENC_LDCLRLB_32_MEMOP:
   return ARM64_LDCLRLB;
  case ENC_LDCLRLH_32_MEMOP:
   return ARM64_LDCLRLH;
  case ENC_LDEOR_32_MEMOP:
  case ENC_LDEOR_64_MEMOP:
   return ARM64_LDEOR;
  case ENC_LDEORA_32_MEMOP:
  case ENC_LDEORA_64_MEMOP:
   return ARM64_LDEORA;
  case ENC_LDEORAB_32_MEMOP:
   return ARM64_LDEORAB;
  case ENC_LDEORAH_32_MEMOP:
   return ARM64_LDEORAH;
  case ENC_LDEORAL_32_MEMOP:
  case ENC_LDEORAL_64_MEMOP:
   return ARM64_LDEORAL;
  case ENC_LDEORALB_32_MEMOP:
   return ARM64_LDEORALB;
  case ENC_LDEORALH_32_MEMOP:
   return ARM64_LDEORALH;
  case ENC_LDEORB_32_MEMOP:
   return ARM64_LDEORB;
  case ENC_LDEORH_32_MEMOP:
   return ARM64_LDEORH;
  case ENC_LDEORL_32_MEMOP:
  case ENC_LDEORL_64_MEMOP:
   return ARM64_LDEORL;
  case ENC_LDEORLB_32_MEMOP:
   return ARM64_LDEORLB;
  case ENC_LDEORLH_32_MEMOP:
   return ARM64_LDEORLH;
  case ENC_LDFF1B_Z_P_AI_S:
  case ENC_LDFF1B_Z_P_AI_D:
  case ENC_LDFF1B_Z_P_BR_U8:
  case ENC_LDFF1B_Z_P_BR_U16:
  case ENC_LDFF1B_Z_P_BR_U32:
  case ENC_LDFF1B_Z_P_BR_U64:
  case ENC_LDFF1B_Z_P_BZ_D_X32_UNSCALED:
  case ENC_LDFF1B_Z_P_BZ_S_X32_UNSCALED:
  case ENC_LDFF1B_Z_P_BZ_D_64_UNSCALED:
   return ARM64_LDFF1B;
  case ENC_LDFF1D_Z_P_AI_D:
  case ENC_LDFF1D_Z_P_BR_U64:
  case ENC_LDFF1D_Z_P_BZ_D_X32_SCALED:
  case ENC_LDFF1D_Z_P_BZ_D_X32_UNSCALED:
  case ENC_LDFF1D_Z_P_BZ_D_64_SCALED:
  case ENC_LDFF1D_Z_P_BZ_D_64_UNSCALED:
   return ARM64_LDFF1D;
  case ENC_LDFF1H_Z_P_AI_S:
  case ENC_LDFF1H_Z_P_AI_D:
  case ENC_LDFF1H_Z_P_BR_U16:
  case ENC_LDFF1H_Z_P_BR_U32:
  case ENC_LDFF1H_Z_P_BR_U64:
  case ENC_LDFF1H_Z_P_BZ_S_X32_SCALED:
  case ENC_LDFF1H_Z_P_BZ_D_X32_SCALED:
  case ENC_LDFF1H_Z_P_BZ_D_X32_UNSCALED:
  case ENC_LDFF1H_Z_P_BZ_S_X32_UNSCALED:
  case ENC_LDFF1H_Z_P_BZ_D_64_SCALED:
  case ENC_LDFF1H_Z_P_BZ_D_64_UNSCALED:
   return ARM64_LDFF1H;
  case ENC_LDFF1SB_Z_P_AI_S:
  case ENC_LDFF1SB_Z_P_AI_D:
  case ENC_LDFF1SB_Z_P_BR_S16:
  case ENC_LDFF1SB_Z_P_BR_S32:
  case ENC_LDFF1SB_Z_P_BR_S64:
  case ENC_LDFF1SB_Z_P_BZ_D_X32_UNSCALED:
  case ENC_LDFF1SB_Z_P_BZ_S_X32_UNSCALED:
  case ENC_LDFF1SB_Z_P_BZ_D_64_UNSCALED:
   return ARM64_LDFF1SB;
  case ENC_LDFF1SH_Z_P_AI_S:
  case ENC_LDFF1SH_Z_P_AI_D:
  case ENC_LDFF1SH_Z_P_BR_S32:
  case ENC_LDFF1SH_Z_P_BR_S64:
  case ENC_LDFF1SH_Z_P_BZ_S_X32_SCALED:
  case ENC_LDFF1SH_Z_P_BZ_D_X32_SCALED:
  case ENC_LDFF1SH_Z_P_BZ_D_X32_UNSCALED:
  case ENC_LDFF1SH_Z_P_BZ_S_X32_UNSCALED:
  case ENC_LDFF1SH_Z_P_BZ_D_64_SCALED:
  case ENC_LDFF1SH_Z_P_BZ_D_64_UNSCALED:
   return ARM64_LDFF1SH;
  case ENC_LDFF1SW_Z_P_AI_D:
  case ENC_LDFF1SW_Z_P_BR_S64:
  case ENC_LDFF1SW_Z_P_BZ_D_X32_SCALED:
  case ENC_LDFF1SW_Z_P_BZ_D_X32_UNSCALED:
  case ENC_LDFF1SW_Z_P_BZ_D_64_SCALED:
  case ENC_LDFF1SW_Z_P_BZ_D_64_UNSCALED:
   return ARM64_LDFF1SW;
  case ENC_LDFF1W_Z_P_AI_S:
  case ENC_LDFF1W_Z_P_AI_D:
  case ENC_LDFF1W_Z_P_BR_U32:
  case ENC_LDFF1W_Z_P_BR_U64:
  case ENC_LDFF1W_Z_P_BZ_S_X32_SCALED:
  case ENC_LDFF1W_Z_P_BZ_D_X32_SCALED:
  case ENC_LDFF1W_Z_P_BZ_D_X32_UNSCALED:
  case ENC_LDFF1W_Z_P_BZ_S_X32_UNSCALED:
  case ENC_LDFF1W_Z_P_BZ_D_64_SCALED:
  case ENC_LDFF1W_Z_P_BZ_D_64_UNSCALED:
   return ARM64_LDFF1W;
  case ENC_LDG_64LOFFSET_LDSTTAGS:
   return ARM64_LDG;
  case ENC_LDGM_64BULK_LDSTTAGS:
   return ARM64_LDGM;
  case ENC_LDLAR_LR32_LDSTORD:
  case ENC_LDLAR_LR64_LDSTORD:
   return ARM64_LDLAR;
  case ENC_LDLARB_LR32_LDSTORD:
   return ARM64_LDLARB;
  case ENC_LDLARH_LR32_LDSTORD:
   return ARM64_LDLARH;
  case ENC_LDNF1B_Z_P_BI_U8:
  case ENC_LDNF1B_Z_P_BI_U16:
  case ENC_LDNF1B_Z_P_BI_U32:
  case ENC_LDNF1B_Z_P_BI_U64:
   return ARM64_LDNF1B;
  case ENC_LDNF1D_Z_P_BI_U64:
   return ARM64_LDNF1D;
  case ENC_LDNF1H_Z_P_BI_U16:
  case ENC_LDNF1H_Z_P_BI_U32:
  case ENC_LDNF1H_Z_P_BI_U64:
   return ARM64_LDNF1H;
  case ENC_LDNF1SB_Z_P_BI_S16:
  case ENC_LDNF1SB_Z_P_BI_S32:
  case ENC_LDNF1SB_Z_P_BI_S64:
   return ARM64_LDNF1SB;
  case ENC_LDNF1SH_Z_P_BI_S32:
  case ENC_LDNF1SH_Z_P_BI_S64:
   return ARM64_LDNF1SH;
  case ENC_LDNF1SW_Z_P_BI_S64:
   return ARM64_LDNF1SW;
  case ENC_LDNF1W_Z_P_BI_U32:
  case ENC_LDNF1W_Z_P_BI_U64:
   return ARM64_LDNF1W;
  case ENC_LDNP_S_LDSTNAPAIR_OFFS:
  case ENC_LDNP_D_LDSTNAPAIR_OFFS:
  case ENC_LDNP_Q_LDSTNAPAIR_OFFS:
  case ENC_LDNP_32_LDSTNAPAIR_OFFS:
  case ENC_LDNP_64_LDSTNAPAIR_OFFS:
   return ARM64_LDNP;
  case ENC_LDNT1B_Z_P_AR_S_X32_UNSCALED:
  case ENC_LDNT1B_Z_P_AR_D_64_UNSCALED:
  case ENC_LDNT1B_Z_P_BI_CONTIGUOUS:
  case ENC_LDNT1B_Z_P_BR_CONTIGUOUS:
   return ARM64_LDNT1B;
  case ENC_LDNT1D_Z_P_AR_D_64_UNSCALED:
  case ENC_LDNT1D_Z_P_BI_CONTIGUOUS:
  case ENC_LDNT1D_Z_P_BR_CONTIGUOUS:
   return ARM64_LDNT1D;
  case ENC_LDNT1H_Z_P_AR_S_X32_UNSCALED:
  case ENC_LDNT1H_Z_P_AR_D_64_UNSCALED:
  case ENC_LDNT1H_Z_P_BI_CONTIGUOUS:
  case ENC_LDNT1H_Z_P_BR_CONTIGUOUS:
   return ARM64_LDNT1H;
  case ENC_LDNT1SB_Z_P_AR_S_X32_UNSCALED:
  case ENC_LDNT1SB_Z_P_AR_D_64_UNSCALED:
   return ARM64_LDNT1SB;
  case ENC_LDNT1SH_Z_P_AR_S_X32_UNSCALED:
  case ENC_LDNT1SH_Z_P_AR_D_64_UNSCALED:
   return ARM64_LDNT1SH;
  case ENC_LDNT1SW_Z_P_AR_D_64_UNSCALED:
   return ARM64_LDNT1SW;
  case ENC_LDNT1W_Z_P_AR_S_X32_UNSCALED:
  case ENC_LDNT1W_Z_P_AR_D_64_UNSCALED:
  case ENC_LDNT1W_Z_P_BI_CONTIGUOUS:
  case ENC_LDNT1W_Z_P_BR_CONTIGUOUS:
   return ARM64_LDNT1W;
  case ENC_LDP_S_LDSTPAIR_POST:
  case ENC_LDP_D_LDSTPAIR_POST:
  case ENC_LDP_Q_LDSTPAIR_POST:
  case ENC_LDP_S_LDSTPAIR_PRE:
  case ENC_LDP_D_LDSTPAIR_PRE:
  case ENC_LDP_Q_LDSTPAIR_PRE:
  case ENC_LDP_S_LDSTPAIR_OFF:
  case ENC_LDP_D_LDSTPAIR_OFF:
  case ENC_LDP_Q_LDSTPAIR_OFF:
  case ENC_LDP_32_LDSTPAIR_POST:
  case ENC_LDP_64_LDSTPAIR_POST:
  case ENC_LDP_32_LDSTPAIR_PRE:
  case ENC_LDP_64_LDSTPAIR_PRE:
  case ENC_LDP_32_LDSTPAIR_OFF:
  case ENC_LDP_64_LDSTPAIR_OFF:
   return ARM64_LDP;
  case ENC_LDPSW_64_LDSTPAIR_POST:
  case ENC_LDPSW_64_LDSTPAIR_PRE:
  case ENC_LDPSW_64_LDSTPAIR_OFF:
   return ARM64_LDPSW;
  case ENC_LDR_B_LDST_IMMPOST:
  case ENC_LDR_H_LDST_IMMPOST:
  case ENC_LDR_S_LDST_IMMPOST:
  case ENC_LDR_D_LDST_IMMPOST:
  case ENC_LDR_Q_LDST_IMMPOST:
  case ENC_LDR_B_LDST_IMMPRE:
  case ENC_LDR_H_LDST_IMMPRE:
  case ENC_LDR_S_LDST_IMMPRE:
  case ENC_LDR_D_LDST_IMMPRE:
  case ENC_LDR_Q_LDST_IMMPRE:
  case ENC_LDR_B_LDST_POS:
  case ENC_LDR_H_LDST_POS:
  case ENC_LDR_S_LDST_POS:
  case ENC_LDR_D_LDST_POS:
  case ENC_LDR_Q_LDST_POS:
  case ENC_LDR_32_LDST_IMMPOST:
  case ENC_LDR_64_LDST_IMMPOST:
  case ENC_LDR_32_LDST_IMMPRE:
  case ENC_LDR_64_LDST_IMMPRE:
  case ENC_LDR_32_LDST_POS:
  case ENC_LDR_64_LDST_POS:
  case ENC_LDR_S_LOADLIT:
  case ENC_LDR_D_LOADLIT:
  case ENC_LDR_Q_LOADLIT:
  case ENC_LDR_32_LOADLIT:
  case ENC_LDR_64_LOADLIT:
  case ENC_LDR_B_LDST_REGOFF:
  case ENC_LDR_BL_LDST_REGOFF:
  case ENC_LDR_H_LDST_REGOFF:
  case ENC_LDR_S_LDST_REGOFF:
  case ENC_LDR_D_LDST_REGOFF:
  case ENC_LDR_Q_LDST_REGOFF:
  case ENC_LDR_32_LDST_REGOFF:
  case ENC_LDR_64_LDST_REGOFF:
  case ENC_LDR_P_BI_:
  case ENC_LDR_Z_BI_:
   return ARM64_LDR;
  case ENC_LDRAA_64_LDST_PAC:
  case ENC_LDRAA_64W_LDST_PAC:
   return ARM64_LDRAA;
  case ENC_LDRAB_64_LDST_PAC:
  case ENC_LDRAB_64W_LDST_PAC:
   return ARM64_LDRAB;
  case ENC_LDRB_32_LDST_IMMPOST:
  case ENC_LDRB_32_LDST_IMMPRE:
  case ENC_LDRB_32_LDST_POS:
  case ENC_LDRB_32B_LDST_REGOFF:
  case ENC_LDRB_32BL_LDST_REGOFF:
   return ARM64_LDRB;
  case ENC_LDRH_32_LDST_IMMPOST:
  case ENC_LDRH_32_LDST_IMMPRE:
  case ENC_LDRH_32_LDST_POS:
  case ENC_LDRH_32_LDST_REGOFF:
   return ARM64_LDRH;
  case ENC_LDRSB_32_LDST_IMMPOST:
  case ENC_LDRSB_64_LDST_IMMPOST:
  case ENC_LDRSB_32_LDST_IMMPRE:
  case ENC_LDRSB_64_LDST_IMMPRE:
  case ENC_LDRSB_32_LDST_POS:
  case ENC_LDRSB_64_LDST_POS:
  case ENC_LDRSB_32B_LDST_REGOFF:
  case ENC_LDRSB_32BL_LDST_REGOFF:
  case ENC_LDRSB_64B_LDST_REGOFF:
  case ENC_LDRSB_64BL_LDST_REGOFF:
   return ARM64_LDRSB;
  case ENC_LDRSH_32_LDST_IMMPOST:
  case ENC_LDRSH_64_LDST_IMMPOST:
  case ENC_LDRSH_32_LDST_IMMPRE:
  case ENC_LDRSH_64_LDST_IMMPRE:
  case ENC_LDRSH_32_LDST_POS:
  case ENC_LDRSH_64_LDST_POS:
  case ENC_LDRSH_32_LDST_REGOFF:
  case ENC_LDRSH_64_LDST_REGOFF:
   return ARM64_LDRSH;
  case ENC_LDRSW_64_LDST_IMMPOST:
  case ENC_LDRSW_64_LDST_IMMPRE:
  case ENC_LDRSW_64_LDST_POS:
  case ENC_LDRSW_64_LOADLIT:
  case ENC_LDRSW_64_LDST_REGOFF:
   return ARM64_LDRSW;
  case ENC_LDSET_32_MEMOP:
  case ENC_LDSET_64_MEMOP:
   return ARM64_LDSET;
  case ENC_LDSETA_32_MEMOP:
  case ENC_LDSETA_64_MEMOP:
   return ARM64_LDSETA;
  case ENC_LDSETAB_32_MEMOP:
   return ARM64_LDSETAB;
  case ENC_LDSETAH_32_MEMOP:
   return ARM64_LDSETAH;
  case ENC_LDSETAL_32_MEMOP:
  case ENC_LDSETAL_64_MEMOP:
   return ARM64_LDSETAL;
  case ENC_LDSETALB_32_MEMOP:
   return ARM64_LDSETALB;
  case ENC_LDSETALH_32_MEMOP:
   return ARM64_LDSETALH;
  case ENC_LDSETB_32_MEMOP:
   return ARM64_LDSETB;
  case ENC_LDSETH_32_MEMOP:
   return ARM64_LDSETH;
  case ENC_LDSETL_32_MEMOP:
  case ENC_LDSETL_64_MEMOP:
   return ARM64_LDSETL;
  case ENC_LDSETLB_32_MEMOP:
   return ARM64_LDSETLB;
  case ENC_LDSETLH_32_MEMOP:
   return ARM64_LDSETLH;
  case ENC_LDSMAX_32_MEMOP:
  case ENC_LDSMAX_64_MEMOP:
   return ARM64_LDSMAX;
  case ENC_LDSMAXA_32_MEMOP:
  case ENC_LDSMAXA_64_MEMOP:
   return ARM64_LDSMAXA;
  case ENC_LDSMAXAB_32_MEMOP:
   return ARM64_LDSMAXAB;
  case ENC_LDSMAXAH_32_MEMOP:
   return ARM64_LDSMAXAH;
  case ENC_LDSMAXAL_32_MEMOP:
  case ENC_LDSMAXAL_64_MEMOP:
   return ARM64_LDSMAXAL;
  case ENC_LDSMAXALB_32_MEMOP:
   return ARM64_LDSMAXALB;
  case ENC_LDSMAXALH_32_MEMOP:
   return ARM64_LDSMAXALH;
  case ENC_LDSMAXB_32_MEMOP:
   return ARM64_LDSMAXB;
  case ENC_LDSMAXH_32_MEMOP:
   return ARM64_LDSMAXH;
  case ENC_LDSMAXL_32_MEMOP:
  case ENC_LDSMAXL_64_MEMOP:
   return ARM64_LDSMAXL;
  case ENC_LDSMAXLB_32_MEMOP:
   return ARM64_LDSMAXLB;
  case ENC_LDSMAXLH_32_MEMOP:
   return ARM64_LDSMAXLH;
  case ENC_LDSMIN_32_MEMOP:
  case ENC_LDSMIN_64_MEMOP:
   return ARM64_LDSMIN;
  case ENC_LDSMINA_32_MEMOP:
  case ENC_LDSMINA_64_MEMOP:
   return ARM64_LDSMINA;
  case ENC_LDSMINAB_32_MEMOP:
   return ARM64_LDSMINAB;
  case ENC_LDSMINAH_32_MEMOP:
   return ARM64_LDSMINAH;
  case ENC_LDSMINAL_32_MEMOP:
  case ENC_LDSMINAL_64_MEMOP:
   return ARM64_LDSMINAL;
  case ENC_LDSMINALB_32_MEMOP:
   return ARM64_LDSMINALB;
  case ENC_LDSMINALH_32_MEMOP:
   return ARM64_LDSMINALH;
  case ENC_LDSMINB_32_MEMOP:
   return ARM64_LDSMINB;
  case ENC_LDSMINH_32_MEMOP:
   return ARM64_LDSMINH;
  case ENC_LDSMINL_32_MEMOP:
  case ENC_LDSMINL_64_MEMOP:
   return ARM64_LDSMINL;
  case ENC_LDSMINLB_32_MEMOP:
   return ARM64_LDSMINLB;
  case ENC_LDSMINLH_32_MEMOP:
   return ARM64_LDSMINLH;
  case ENC_LDTR_32_LDST_UNPRIV:
  case ENC_LDTR_64_LDST_UNPRIV:
   return ARM64_LDTR;
  case ENC_LDTRB_32_LDST_UNPRIV:
   return ARM64_LDTRB;
  case ENC_LDTRH_32_LDST_UNPRIV:
   return ARM64_LDTRH;
  case ENC_LDTRSB_32_LDST_UNPRIV:
  case ENC_LDTRSB_64_LDST_UNPRIV:
   return ARM64_LDTRSB;
  case ENC_LDTRSH_32_LDST_UNPRIV:
  case ENC_LDTRSH_64_LDST_UNPRIV:
   return ARM64_LDTRSH;
  case ENC_LDTRSW_64_LDST_UNPRIV:
   return ARM64_LDTRSW;
  case ENC_LDUMAX_32_MEMOP:
  case ENC_LDUMAX_64_MEMOP:
   return ARM64_LDUMAX;
  case ENC_LDUMAXA_32_MEMOP:
  case ENC_LDUMAXA_64_MEMOP:
   return ARM64_LDUMAXA;
  case ENC_LDUMAXAB_32_MEMOP:
   return ARM64_LDUMAXAB;
  case ENC_LDUMAXAH_32_MEMOP:
   return ARM64_LDUMAXAH;
  case ENC_LDUMAXAL_32_MEMOP:
  case ENC_LDUMAXAL_64_MEMOP:
   return ARM64_LDUMAXAL;
  case ENC_LDUMAXALB_32_MEMOP:
   return ARM64_LDUMAXALB;
  case ENC_LDUMAXALH_32_MEMOP:
   return ARM64_LDUMAXALH;
  case ENC_LDUMAXB_32_MEMOP:
   return ARM64_LDUMAXB;
  case ENC_LDUMAXH_32_MEMOP:
   return ARM64_LDUMAXH;
  case ENC_LDUMAXL_32_MEMOP:
  case ENC_LDUMAXL_64_MEMOP:
   return ARM64_LDUMAXL;
  case ENC_LDUMAXLB_32_MEMOP:
   return ARM64_LDUMAXLB;
  case ENC_LDUMAXLH_32_MEMOP:
   return ARM64_LDUMAXLH;
  case ENC_LDUMIN_32_MEMOP:
  case ENC_LDUMIN_64_MEMOP:
   return ARM64_LDUMIN;
  case ENC_LDUMINA_32_MEMOP:
  case ENC_LDUMINA_64_MEMOP:
   return ARM64_LDUMINA;
  case ENC_LDUMINAB_32_MEMOP:
   return ARM64_LDUMINAB;
  case ENC_LDUMINAH_32_MEMOP:
   return ARM64_LDUMINAH;
  case ENC_LDUMINAL_32_MEMOP:
  case ENC_LDUMINAL_64_MEMOP:
   return ARM64_LDUMINAL;
  case ENC_LDUMINALB_32_MEMOP:
   return ARM64_LDUMINALB;
  case ENC_LDUMINALH_32_MEMOP:
   return ARM64_LDUMINALH;
  case ENC_LDUMINB_32_MEMOP:
   return ARM64_LDUMINB;
  case ENC_LDUMINH_32_MEMOP:
   return ARM64_LDUMINH;
  case ENC_LDUMINL_32_MEMOP:
  case ENC_LDUMINL_64_MEMOP:
   return ARM64_LDUMINL;
  case ENC_LDUMINLB_32_MEMOP:
   return ARM64_LDUMINLB;
  case ENC_LDUMINLH_32_MEMOP:
   return ARM64_LDUMINLH;
  case ENC_LDUR_B_LDST_UNSCALED:
  case ENC_LDUR_H_LDST_UNSCALED:
  case ENC_LDUR_S_LDST_UNSCALED:
  case ENC_LDUR_D_LDST_UNSCALED:
  case ENC_LDUR_Q_LDST_UNSCALED:
  case ENC_LDUR_32_LDST_UNSCALED:
  case ENC_LDUR_64_LDST_UNSCALED:
   return ARM64_LDUR;
  case ENC_LDURB_32_LDST_UNSCALED:
   return ARM64_LDURB;
  case ENC_LDURH_32_LDST_UNSCALED:
   return ARM64_LDURH;
  case ENC_LDURSB_32_LDST_UNSCALED:
  case ENC_LDURSB_64_LDST_UNSCALED:
   return ARM64_LDURSB;
  case ENC_LDURSH_32_LDST_UNSCALED:
  case ENC_LDURSH_64_LDST_UNSCALED:
   return ARM64_LDURSH;
  case ENC_LDURSW_64_LDST_UNSCALED:
   return ARM64_LDURSW;
  case ENC_LDXP_LP32_LDSTEXCLP:
  case ENC_LDXP_LP64_LDSTEXCLP:
   return ARM64_LDXP;
  case ENC_LDXR_LR32_LDSTEXCLR:
  case ENC_LDXR_LR64_LDSTEXCLR:
   return ARM64_LDXR;
  case ENC_LDXRB_LR32_LDSTEXCLR:
   return ARM64_LDXRB;
  case ENC_LDXRH_LR32_LDSTEXCLR:
   return ARM64_LDXRH;
  case ENC_LSL_LSLV_32_DP_2SRC:
  case ENC_LSL_LSLV_64_DP_2SRC:
  case ENC_LSL_UBFM_32M_BITFIELD:
  case ENC_LSL_UBFM_64M_BITFIELD:
  case ENC_LSL_Z_P_ZI_:
  case ENC_LSL_Z_P_ZW_:
  case ENC_LSL_Z_P_ZZ_:
  case ENC_LSL_Z_ZI_:
  case ENC_LSL_Z_ZW_:
   return ARM64_LSL;
  case ENC_LSLR_Z_P_ZZ_:
   return ARM64_LSLR;
  case ENC_LSLV_32_DP_2SRC:
  case ENC_LSLV_64_DP_2SRC:
   return ARM64_LSLV;
  case ENC_LSR_LSRV_32_DP_2SRC:
  case ENC_LSR_LSRV_64_DP_2SRC:
  case ENC_LSR_UBFM_32M_BITFIELD:
  case ENC_LSR_UBFM_64M_BITFIELD:
  case ENC_LSR_Z_P_ZI_:
  case ENC_LSR_Z_P_ZW_:
  case ENC_LSR_Z_P_ZZ_:
  case ENC_LSR_Z_ZI_:
  case ENC_LSR_Z_ZW_:
   return ARM64_LSR;
  case ENC_LSRR_Z_P_ZZ_:
   return ARM64_LSRR;
  case ENC_LSRV_32_DP_2SRC:
  case ENC_LSRV_64_DP_2SRC:
   return ARM64_LSRV;
  case ENC_MAD_Z_P_ZZZ_:
   return ARM64_MAD;
  case ENC_MADD_32A_DP_3SRC:
  case ENC_MADD_64A_DP_3SRC:
   return ARM64_MADD;
  case ENC_MATCH_P_P_ZZ_:
   return ARM64_MATCH;
  case ENC_MLA_ASIMDELEM_R:
  case ENC_MLA_ASIMDSAME_ONLY:
  case ENC_MLA_Z_P_ZZZ_:
  case ENC_MLA_Z_ZZZI_H:
  case ENC_MLA_Z_ZZZI_S:
  case ENC_MLA_Z_ZZZI_D:
   return ARM64_MLA;
  case ENC_MLS_ASIMDELEM_R:
  case ENC_MLS_ASIMDSAME_ONLY:
  case ENC_MLS_Z_P_ZZZ_:
  case ENC_MLS_Z_ZZZI_H:
  case ENC_MLS_Z_ZZZI_S:
  case ENC_MLS_Z_ZZZI_D:
   return ARM64_MLS;
  case ENC_MNEG_MSUB_32A_DP_3SRC:
  case ENC_MNEG_MSUB_64A_DP_3SRC:
   return ARM64_MNEG;
  case ENC_MOV_ADD_32_ADDSUB_IMM:
  case ENC_MOV_ADD_64_ADDSUB_IMM:
  case ENC_MOV_DUP_ASISDONE_ONLY:
  case ENC_MOV_INS_ASIMDINS_IV_V:
  case ENC_MOV_INS_ASIMDINS_IR_R:
  case ENC_MOV_MOVN_32_MOVEWIDE:
  case ENC_MOV_MOVN_64_MOVEWIDE:
  case ENC_MOV_MOVZ_32_MOVEWIDE:
  case ENC_MOV_MOVZ_64_MOVEWIDE:
  case ENC_MOV_ORR_ASIMDSAME_ONLY:
  case ENC_MOV_ORR_32_LOG_IMM:
  case ENC_MOV_ORR_64_LOG_IMM:
  case ENC_MOV_ORR_32_LOG_SHIFT:
  case ENC_MOV_ORR_64_LOG_SHIFT:
  case ENC_MOV_UMOV_ASIMDINS_W_W:
  case ENC_MOV_UMOV_ASIMDINS_X_X:
  case ENC_MOV_AND_P_P_PP_Z:
  case ENC_MOV_CPY_Z_O_I_:
  case ENC_MOV_CPY_Z_P_I_:
  case ENC_MOV_CPY_Z_P_R_:
  case ENC_MOV_CPY_Z_P_V_:
  case ENC_MOV_DUP_Z_I_:
  case ENC_MOV_DUP_Z_R_:
  case ENC_MOV_DUP_Z_ZI_:
  case ENC_MOV_DUP_Z_ZI_2:
  case ENC_MOV_DUPM_Z_I_:
  case ENC_MOV_ORR_P_P_PP_Z:
  case ENC_MOV_ORR_Z_ZZ_:
  case ENC_MOV_SEL_P_P_PP_:
  case ENC_MOV_SEL_Z_P_ZZ_:
   return ARM64_MOV;
  case ENC_MOVI_ASIMDIMM_N_B:
  case ENC_MOVI_ASIMDIMM_L_HL:
  case ENC_MOVI_ASIMDIMM_L_SL:
  case ENC_MOVI_ASIMDIMM_M_SM:
  case ENC_MOVI_ASIMDIMM_D_DS:
  case ENC_MOVI_ASIMDIMM_D2_D:
   return ARM64_MOVI;
  case ENC_MOVK_32_MOVEWIDE:
  case ENC_MOVK_64_MOVEWIDE:
   return ARM64_MOVK;
  case ENC_MOVN_32_MOVEWIDE:
  case ENC_MOVN_64_MOVEWIDE:
   return ARM64_MOVN;
  case ENC_MOVPRFX_Z_P_Z_:
  case ENC_MOVPRFX_Z_Z_:
   return ARM64_MOVPRFX;
  case ENC_MOVS_ANDS_P_P_PP_Z:
  case ENC_MOVS_ORRS_P_P_PP_Z:
   return ARM64_MOVS;
  case ENC_MOVZ_32_MOVEWIDE:
  case ENC_MOVZ_64_MOVEWIDE:
   return ARM64_MOVZ;
  case ENC_MRS_RS_SYSTEMMOVE:
   return ARM64_MRS;
  case ENC_MSB_Z_P_ZZZ_:
   return ARM64_MSB;
  case ENC_MSR_SI_PSTATE:
  case ENC_MSR_SR_SYSTEMMOVE:
   return ARM64_MSR;
  case ENC_MSUB_32A_DP_3SRC:
  case ENC_MSUB_64A_DP_3SRC:
   return ARM64_MSUB;
  case ENC_MUL_MADD_32A_DP_3SRC:
  case ENC_MUL_MADD_64A_DP_3SRC:
  case ENC_MUL_ASIMDELEM_R:
  case ENC_MUL_ASIMDSAME_ONLY:
  case ENC_MUL_Z_P_ZZ_:
  case ENC_MUL_Z_ZI_:
  case ENC_MUL_Z_ZZ_:
  case ENC_MUL_Z_ZZI_H:
  case ENC_MUL_Z_ZZI_S:
  case ENC_MUL_Z_ZZI_D:
   return ARM64_MUL;
  case ENC_MVN_NOT_ASIMDMISC_R:
  case ENC_MVN_ORN_32_LOG_SHIFT:
  case ENC_MVN_ORN_64_LOG_SHIFT:
   return ARM64_MVN;
  case ENC_MVNI_ASIMDIMM_L_HL:
  case ENC_MVNI_ASIMDIMM_L_SL:
  case ENC_MVNI_ASIMDIMM_M_SM:
   return ARM64_MVNI;
  case ENC_NAND_P_P_PP_Z:
   return ARM64_NAND;
  case ENC_NANDS_P_P_PP_Z:
   return ARM64_NANDS;
  case ENC_NBSL_Z_ZZZ_:
   return ARM64_NBSL;
  case ENC_NEG_SUB_32_ADDSUB_SHIFT:
  case ENC_NEG_SUB_64_ADDSUB_SHIFT:
  case ENC_NEG_ASISDMISC_R:
  case ENC_NEG_ASIMDMISC_R:
  case ENC_NEG_Z_P_Z_:
   return ARM64_NEG;
  case ENC_NEGS_SUBS_32_ADDSUB_SHIFT:
  case ENC_NEGS_SUBS_64_ADDSUB_SHIFT:
   return ARM64_NEGS;
  case ENC_NGC_SBC_32_ADDSUB_CARRY:
  case ENC_NGC_SBC_64_ADDSUB_CARRY:
   return ARM64_NGC;
  case ENC_NGCS_SBCS_32_ADDSUB_CARRY:
  case ENC_NGCS_SBCS_64_ADDSUB_CARRY:
   return ARM64_NGCS;
  case ENC_NMATCH_P_P_ZZ_:
   return ARM64_NMATCH;
  case ENC_NOP_HI_HINTS:
   return ARM64_NOP;
  case ENC_NOR_P_P_PP_Z:
   return ARM64_NOR;
  case ENC_NORS_P_P_PP_Z:
   return ARM64_NORS;
  case ENC_NOT_ASIMDMISC_R:
  case ENC_NOT_EOR_P_P_PP_Z:
  case ENC_NOT_Z_P_Z_:
   return ARM64_NOT;
  case ENC_NOTS_EORS_P_P_PP_Z:
   return ARM64_NOTS;
  case ENC_ORN_ASIMDSAME_ONLY:
  case ENC_ORN_32_LOG_SHIFT:
  case ENC_ORN_64_LOG_SHIFT:
  case ENC_ORN_ORR_Z_ZI_:
  case ENC_ORN_P_P_PP_Z:
   return ARM64_ORN;
  case ENC_ORNS_P_P_PP_Z:
   return ARM64_ORNS;
  case ENC_ORR_ASIMDIMM_L_HL:
  case ENC_ORR_ASIMDIMM_L_SL:
  case ENC_ORR_ASIMDSAME_ONLY:
  case ENC_ORR_32_LOG_IMM:
  case ENC_ORR_64_LOG_IMM:
  case ENC_ORR_32_LOG_SHIFT:
  case ENC_ORR_64_LOG_SHIFT:
  case ENC_ORR_P_P_PP_Z:
  case ENC_ORR_Z_P_ZZ_:
  case ENC_ORR_Z_ZI_:
  case ENC_ORR_Z_ZZ_:
   return ARM64_ORR;
  case ENC_ORRS_P_P_PP_Z:
   return ARM64_ORRS;
  case ENC_ORV_R_P_Z_:
   return ARM64_ORV;
  case ENC_PACDA_64P_DP_1SRC:
   return ARM64_PACDA;
  case ENC_PACDB_64P_DP_1SRC:
   return ARM64_PACDB;
  case ENC_PACDZA_64Z_DP_1SRC:
   return ARM64_PACDZA;
  case ENC_PACDZB_64Z_DP_1SRC:
   return ARM64_PACDZB;
  case ENC_PACGA_64P_DP_2SRC:
   return ARM64_PACGA;
  case ENC_PACIA_64P_DP_1SRC:
   return ARM64_PACIA;
  case ENC_PACIA1716_HI_HINTS:
   return ARM64_PACIA1716;
  case ENC_PACIASP_HI_HINTS:
   return ARM64_PACIASP;
  case ENC_PACIAZ_HI_HINTS:
   return ARM64_PACIAZ;
  case ENC_PACIB_64P_DP_1SRC:
   return ARM64_PACIB;
  case ENC_PACIB1716_HI_HINTS:
   return ARM64_PACIB1716;
  case ENC_PACIBSP_HI_HINTS:
   return ARM64_PACIBSP;
  case ENC_PACIBZ_HI_HINTS:
   return ARM64_PACIBZ;
  case ENC_PACIZA_64Z_DP_1SRC:
   return ARM64_PACIZA;
  case ENC_PACIZB_64Z_DP_1SRC:
   return ARM64_PACIZB;
  case ENC_PFALSE_P_:
   return ARM64_PFALSE;
  case ENC_PFIRST_P_P_P_:
   return ARM64_PFIRST;
  case ENC_PMUL_ASIMDSAME_ONLY:
  case ENC_PMUL_Z_ZZ_:
   return ARM64_PMUL;
  case ENC_PMULL_ASIMDDIFF_L:
   return ARM64_PMULL;


  case ENC_PMULLB_Z_ZZ_:
   return ARM64_PMULLB;
  case ENC_PMULLT_Z_ZZ_:
   return ARM64_PMULLT;
  case ENC_PNEXT_P_P_P_:
   return ARM64_PNEXT;
  case ENC_PRFB_I_P_AI_S:
  case ENC_PRFB_I_P_AI_D:
  case ENC_PRFB_I_P_BI_S:
  case ENC_PRFB_I_P_BR_S:
  case ENC_PRFB_I_P_BZ_S_X32_SCALED:
  case ENC_PRFB_I_P_BZ_D_X32_SCALED:
  case ENC_PRFB_I_P_BZ_D_64_SCALED:
   return ARM64_PRFB;
  case ENC_PRFD_I_P_AI_S:
  case ENC_PRFD_I_P_AI_D:
  case ENC_PRFD_I_P_BI_S:
  case ENC_PRFD_I_P_BR_S:
  case ENC_PRFD_I_P_BZ_S_X32_SCALED:
  case ENC_PRFD_I_P_BZ_D_X32_SCALED:
  case ENC_PRFD_I_P_BZ_D_64_SCALED:
   return ARM64_PRFD;
  case ENC_PRFH_I_P_AI_S:
  case ENC_PRFH_I_P_AI_D:
  case ENC_PRFH_I_P_BI_S:
  case ENC_PRFH_I_P_BR_S:
  case ENC_PRFH_I_P_BZ_S_X32_SCALED:
  case ENC_PRFH_I_P_BZ_D_X32_SCALED:
  case ENC_PRFH_I_P_BZ_D_64_SCALED:
   return ARM64_PRFH;
  case ENC_PRFM_P_LDST_POS:
  case ENC_PRFM_P_LOADLIT:
  case ENC_PRFM_P_LDST_REGOFF:
   return ARM64_PRFM;
  case ENC_PRFUM_P_LDST_UNSCALED:
   return ARM64_PRFUM;
  case ENC_PRFW_I_P_AI_S:
  case ENC_PRFW_I_P_AI_D:
  case ENC_PRFW_I_P_BI_S:
  case ENC_PRFW_I_P_BR_S:
  case ENC_PRFW_I_P_BZ_S_X32_SCALED:
  case ENC_PRFW_I_P_BZ_D_X32_SCALED:
  case ENC_PRFW_I_P_BZ_D_64_SCALED:
   return ARM64_PRFW;
  case ENC_PSB_HC_HINTS:
   return ARM64_PSB;
  case ENC_PSSBB_DSB_BO_BARRIERS:
   return ARM64_PSSBB;
  case ENC_PTEST_P_P_:
   return ARM64_PTEST;
  case ENC_PTRUE_P_S_:
   return ARM64_PTRUE;
  case ENC_PTRUES_P_S_:
   return ARM64_PTRUES;
  case ENC_PUNPKHI_P_P_:
   return ARM64_PUNPKHI;
  case ENC_PUNPKLO_P_P_:
   return ARM64_PUNPKLO;
  case ENC_RADDHN_ASIMDDIFF_N:
   return ARM64_RADDHN;


  case ENC_RADDHNB_Z_ZZ_:
   return ARM64_RADDHNB;
  case ENC_RADDHNT_Z_ZZ_:
   return ARM64_RADDHNT;
  case ENC_RAX1_VVV2_CRYPTOSHA512_3:
  case ENC_RAX1_Z_ZZ_:
   return ARM64_RAX1;
  case ENC_RBIT_ASIMDMISC_R:
  case ENC_RBIT_32_DP_1SRC:
  case ENC_RBIT_64_DP_1SRC:
  case ENC_RBIT_Z_P_Z_:
   return ARM64_RBIT;
  case ENC_RDFFR_P_F_:
  case ENC_RDFFR_P_P_F_:
   return ARM64_RDFFR;
  case ENC_RDFFRS_P_P_F_:
   return ARM64_RDFFRS;
  case ENC_RDVL_R_I_:
   return ARM64_RDVL;
  case ENC_RET_64R_BRANCH_REG:
   return ARM64_RET;
  case ENC_RETAA_64E_BRANCH_REG:
   return ARM64_RETAA;
  case ENC_RETAB_64E_BRANCH_REG:
   return ARM64_RETAB;
  case ENC_REV_32_DP_1SRC:
  case ENC_REV_64_DP_1SRC:
  case ENC_REV_P_P_:
  case ENC_REV_Z_Z_:
   return ARM64_REV;
  case ENC_REV16_ASIMDMISC_R:
  case ENC_REV16_32_DP_1SRC:
  case ENC_REV16_64_DP_1SRC:
   return ARM64_REV16;
  case ENC_REV32_ASIMDMISC_R:
  case ENC_REV32_64_DP_1SRC:
   return ARM64_REV32;
  case ENC_REV64_REV_64_DP_1SRC:
  case ENC_REV64_ASIMDMISC_R:
   return ARM64_REV64;
  case ENC_REVB_Z_Z_:
   return ARM64_REVB;
  case ENC_REVH_Z_Z_:
   return ARM64_REVH;
  case ENC_REVW_Z_Z_:
   return ARM64_REVW;
  case ENC_RMIF_ONLY_RMIF:
   return ARM64_RMIF;
  case ENC_ROR_EXTR_32_EXTRACT:
  case ENC_ROR_EXTR_64_EXTRACT:
  case ENC_ROR_RORV_32_DP_2SRC:
  case ENC_ROR_RORV_64_DP_2SRC:
   return ARM64_ROR;
  case ENC_RORV_32_DP_2SRC:
  case ENC_RORV_64_DP_2SRC:
   return ARM64_RORV;
  case ENC_RSHRN_ASIMDSHF_N:
   return ARM64_RSHRN;


  case ENC_RSHRNB_Z_ZI_:
   return ARM64_RSHRNB;
  case ENC_RSHRNT_Z_ZI_:
   return ARM64_RSHRNT;
  case ENC_RSUBHN_ASIMDDIFF_N:
   return ARM64_RSUBHN;


  case ENC_RSUBHNB_Z_ZZ_:
   return ARM64_RSUBHNB;
  case ENC_RSUBHNT_Z_ZZ_:
   return ARM64_RSUBHNT;
  case ENC_SABA_ASIMDSAME_ONLY:
  case ENC_SABA_Z_ZZZ_:
   return ARM64_SABA;
  case ENC_SABAL_ASIMDDIFF_L:
   return ARM64_SABAL;


  case ENC_SABALB_Z_ZZZ_:
   return ARM64_SABALB;
  case ENC_SABALT_Z_ZZZ_:
   return ARM64_SABALT;
  case ENC_SABD_ASIMDSAME_ONLY:
  case ENC_SABD_Z_P_ZZ_:
   return ARM64_SABD;
  case ENC_SABDL_ASIMDDIFF_L:
   return ARM64_SABDL;


  case ENC_SABDLB_Z_ZZ_:
   return ARM64_SABDLB;
  case ENC_SABDLT_Z_ZZ_:
   return ARM64_SABDLT;
  case ENC_SADALP_ASIMDMISC_P:
  case ENC_SADALP_Z_P_Z_:
   return ARM64_SADALP;
  case ENC_SADDL_ASIMDDIFF_L:
   return ARM64_SADDL;


  case ENC_SADDLB_Z_ZZ_:
   return ARM64_SADDLB;
  case ENC_SADDLBT_Z_ZZ_:
   return ARM64_SADDLBT;
  case ENC_SADDLP_ASIMDMISC_P:
   return ARM64_SADDLP;
  case ENC_SADDLT_Z_ZZ_:
   return ARM64_SADDLT;
  case ENC_SADDLV_ASIMDALL_ONLY:
   return ARM64_SADDLV;
  case ENC_SADDV_R_P_Z_:
   return ARM64_SADDV;
  case ENC_SADDW_ASIMDDIFF_W:
   return ARM64_SADDW;


  case ENC_SADDWB_Z_ZZ_:
   return ARM64_SADDWB;
  case ENC_SADDWT_Z_ZZ_:
   return ARM64_SADDWT;
  case ENC_SB_ONLY_BARRIERS:
   return ARM64_SB;
  case ENC_SBC_32_ADDSUB_CARRY:
  case ENC_SBC_64_ADDSUB_CARRY:
   return ARM64_SBC;
  case ENC_SBCLB_Z_ZZZ_:
   return ARM64_SBCLB;
  case ENC_SBCLT_Z_ZZZ_:
   return ARM64_SBCLT;
  case ENC_SBCS_32_ADDSUB_CARRY:
  case ENC_SBCS_64_ADDSUB_CARRY:
   return ARM64_SBCS;
  case ENC_SBFIZ_SBFM_32M_BITFIELD:
  case ENC_SBFIZ_SBFM_64M_BITFIELD:
   return ARM64_SBFIZ;
  case ENC_SBFM_32M_BITFIELD:
  case ENC_SBFM_64M_BITFIELD:
   return ARM64_SBFM;
  case ENC_SBFX_SBFM_32M_BITFIELD:
  case ENC_SBFX_SBFM_64M_BITFIELD:
   return ARM64_SBFX;
  case ENC_SCVTF_ASISDSHF_C:
  case ENC_SCVTF_ASIMDSHF_C:
  case ENC_SCVTF_ASISDMISCFP16_R:
  case ENC_SCVTF_ASISDMISC_R:
  case ENC_SCVTF_ASIMDMISCFP16_R:
  case ENC_SCVTF_ASIMDMISC_R:
  case ENC_SCVTF_H32_FLOAT2FIX:
  case ENC_SCVTF_S32_FLOAT2FIX:
  case ENC_SCVTF_D32_FLOAT2FIX:
  case ENC_SCVTF_H64_FLOAT2FIX:
  case ENC_SCVTF_S64_FLOAT2FIX:
  case ENC_SCVTF_D64_FLOAT2FIX:
  case ENC_SCVTF_H32_FLOAT2INT:
  case ENC_SCVTF_S32_FLOAT2INT:
  case ENC_SCVTF_D32_FLOAT2INT:
  case ENC_SCVTF_H64_FLOAT2INT:
  case ENC_SCVTF_S64_FLOAT2INT:
  case ENC_SCVTF_D64_FLOAT2INT:
  case ENC_SCVTF_Z_P_Z_H2FP16:
  case ENC_SCVTF_Z_P_Z_W2FP16:
  case ENC_SCVTF_Z_P_Z_W2S:
  case ENC_SCVTF_Z_P_Z_W2D:
  case ENC_SCVTF_Z_P_Z_X2FP16:
  case ENC_SCVTF_Z_P_Z_X2S:
  case ENC_SCVTF_Z_P_Z_X2D:
   return ARM64_SCVTF;
  case ENC_SDIV_32_DP_2SRC:
  case ENC_SDIV_64_DP_2SRC:
  case ENC_SDIV_Z_P_ZZ_:
   return ARM64_SDIV;
  case ENC_SDIVR_Z_P_ZZ_:
   return ARM64_SDIVR;
  case ENC_SDOT_ASIMDELEM_D:
  case ENC_SDOT_ASIMDSAME2_D:
  case ENC_SDOT_Z_ZZZ_:
  case ENC_SDOT_Z_ZZZI_S:
  case ENC_SDOT_Z_ZZZI_D:
   return ARM64_SDOT;
  case ENC_SEL_P_P_PP_:
  case ENC_SEL_Z_P_ZZ_:
   return ARM64_SEL;
  case ENC_SETF16_ONLY_SETF:
   return ARM64_SETF16;
  case ENC_SETF8_ONLY_SETF:
   return ARM64_SETF8;
  case ENC_SETFFR_F_:
   return ARM64_SETFFR;
  case ENC_SEV_HI_HINTS:
   return ARM64_SEV;
  case ENC_SEVL_HI_HINTS:
   return ARM64_SEVL;
  case ENC_SHA1C_QSV_CRYPTOSHA3:
   return ARM64_SHA1C;
  case ENC_SHA1H_SS_CRYPTOSHA2:
   return ARM64_SHA1H;
  case ENC_SHA1M_QSV_CRYPTOSHA3:
   return ARM64_SHA1M;
  case ENC_SHA1P_QSV_CRYPTOSHA3:
   return ARM64_SHA1P;
  case ENC_SHA1SU0_VVV_CRYPTOSHA3:
   return ARM64_SHA1SU0;
  case ENC_SHA1SU1_VV_CRYPTOSHA2:
   return ARM64_SHA1SU1;
  case ENC_SHA256H_QQV_CRYPTOSHA3:
   return ARM64_SHA256H;
  case ENC_SHA256H2_QQV_CRYPTOSHA3:
   return ARM64_SHA256H2;
  case ENC_SHA256SU0_VV_CRYPTOSHA2:
   return ARM64_SHA256SU0;
  case ENC_SHA256SU1_VVV_CRYPTOSHA3:
   return ARM64_SHA256SU1;
  case ENC_SHA512H_QQV_CRYPTOSHA512_3:
   return ARM64_SHA512H;
  case ENC_SHA512H2_QQV_CRYPTOSHA512_3:
   return ARM64_SHA512H2;
  case ENC_SHA512SU0_VV2_CRYPTOSHA512_2:
   return ARM64_SHA512SU0;
  case ENC_SHA512SU1_VVV2_CRYPTOSHA512_3:
   return ARM64_SHA512SU1;
  case ENC_SHADD_ASIMDSAME_ONLY:
  case ENC_SHADD_Z_P_ZZ_:
   return ARM64_SHADD;
  case ENC_SHL_ASISDSHF_R:
  case ENC_SHL_ASIMDSHF_R:
   return ARM64_SHL;
  case ENC_SHLL_ASIMDMISC_S:
   return ARM64_SHLL;


  case ENC_SHRN_ASIMDSHF_N:
   return ARM64_SHRN;


  case ENC_SHRNB_Z_ZI_:
   return ARM64_SHRNB;
  case ENC_SHRNT_Z_ZI_:
   return ARM64_SHRNT;
  case ENC_SHSUB_ASIMDSAME_ONLY:
  case ENC_SHSUB_Z_P_ZZ_:
   return ARM64_SHSUB;
  case ENC_SHSUBR_Z_P_ZZ_:
   return ARM64_SHSUBR;
  case ENC_SLI_ASISDSHF_R:
  case ENC_SLI_ASIMDSHF_R:
  case ENC_SLI_Z_ZZI_:
   return ARM64_SLI;
  case ENC_SM3PARTW1_VVV4_CRYPTOSHA512_3:
   return ARM64_SM3PARTW1;
  case ENC_SM3PARTW2_VVV4_CRYPTOSHA512_3:
   return ARM64_SM3PARTW2;
  case ENC_SM3SS1_VVV4_CRYPTO4:
   return ARM64_SM3SS1;
  case ENC_SM3TT1A_VVV4_CRYPTO3_IMM2:
   return ARM64_SM3TT1A;
  case ENC_SM3TT1B_VVV4_CRYPTO3_IMM2:
   return ARM64_SM3TT1B;
  case ENC_SM3TT2A_VVV4_CRYPTO3_IMM2:
   return ARM64_SM3TT2A;
  case ENC_SM3TT2B_VVV_CRYPTO3_IMM2:
   return ARM64_SM3TT2B;
  case ENC_SM4E_VV4_CRYPTOSHA512_2:
  case ENC_SM4E_Z_ZZ_:
   return ARM64_SM4E;
  case ENC_SM4EKEY_VVV4_CRYPTOSHA512_3:
  case ENC_SM4EKEY_Z_ZZ_:
   return ARM64_SM4EKEY;
  case ENC_SMADDL_64WA_DP_3SRC:
   return ARM64_SMADDL;
  case ENC_SMAX_ASIMDSAME_ONLY:
  case ENC_SMAX_Z_P_ZZ_:
  case ENC_SMAX_Z_ZI_:
   return ARM64_SMAX;
  case ENC_SMAXP_ASIMDSAME_ONLY:
  case ENC_SMAXP_Z_P_ZZ_:
   return ARM64_SMAXP;
  case ENC_SMAXV_ASIMDALL_ONLY:
  case ENC_SMAXV_R_P_Z_:
   return ARM64_SMAXV;
  case ENC_SMC_EX_EXCEPTION:
   return ARM64_SMC;
  case ENC_SMIN_ASIMDSAME_ONLY:
  case ENC_SMIN_Z_P_ZZ_:
  case ENC_SMIN_Z_ZI_:
   return ARM64_SMIN;
  case ENC_SMINP_ASIMDSAME_ONLY:
  case ENC_SMINP_Z_P_ZZ_:
   return ARM64_SMINP;
  case ENC_SMINV_ASIMDALL_ONLY:
  case ENC_SMINV_R_P_Z_:
   return ARM64_SMINV;
  case ENC_SMLAL_ASIMDELEM_L:
  case ENC_SMLAL_ASIMDDIFF_L:
   return ARM64_SMLAL;



  case ENC_SMLALB_Z_ZZZ_:
  case ENC_SMLALB_Z_ZZZI_S:
  case ENC_SMLALB_Z_ZZZI_D:
   return ARM64_SMLALB;
  case ENC_SMLALT_Z_ZZZ_:
  case ENC_SMLALT_Z_ZZZI_S:
  case ENC_SMLALT_Z_ZZZI_D:
   return ARM64_SMLALT;
  case ENC_SMLSL_ASIMDELEM_L:
  case ENC_SMLSL_ASIMDDIFF_L:
   return ARM64_SMLSL;



  case ENC_SMLSLB_Z_ZZZ_:
  case ENC_SMLSLB_Z_ZZZI_S:
  case ENC_SMLSLB_Z_ZZZI_D:
   return ARM64_SMLSLB;
  case ENC_SMLSLT_Z_ZZZ_:
  case ENC_SMLSLT_Z_ZZZI_S:
  case ENC_SMLSLT_Z_ZZZI_D:
   return ARM64_SMLSLT;
  case ENC_SMMLA_ASIMDSAME2_G:
  case ENC_SMMLA_Z_ZZZ_:
   return ARM64_SMMLA;
  case ENC_SMNEGL_SMSUBL_64WA_DP_3SRC:
   return ARM64_SMNEGL;
  case ENC_SMOV_ASIMDINS_W_W:
  case ENC_SMOV_ASIMDINS_X_X:
   return ARM64_SMOV;
  case ENC_SMSUBL_64WA_DP_3SRC:
   return ARM64_SMSUBL;
  case ENC_SMULH_64_DP_3SRC:
  case ENC_SMULH_Z_P_ZZ_:
  case ENC_SMULH_Z_ZZ_:
   return ARM64_SMULH;
  case ENC_SMULL_SMADDL_64WA_DP_3SRC:
  case ENC_SMULL_ASIMDELEM_L:
  case ENC_SMULL_ASIMDDIFF_L:
   return ARM64_SMULL;



  case ENC_SMULLB_Z_ZZ_:
  case ENC_SMULLB_Z_ZZI_S:
  case ENC_SMULLB_Z_ZZI_D:
   return ARM64_SMULLB;
  case ENC_SMULLT_Z_ZZ_:
  case ENC_SMULLT_Z_ZZI_S:
  case ENC_SMULLT_Z_ZZI_D:
   return ARM64_SMULLT;
  case ENC_SPLICE_Z_P_ZZ_CON:
  case ENC_SPLICE_Z_P_ZZ_DES:
   return ARM64_SPLICE;
  case ENC_SQABS_ASISDMISC_R:
  case ENC_SQABS_ASIMDMISC_R:
  case ENC_SQABS_Z_P_Z_:
   return ARM64_SQABS;
  case ENC_SQADD_ASISDSAME_ONLY:
  case ENC_SQADD_ASIMDSAME_ONLY:
  case ENC_SQADD_Z_P_ZZ_:
  case ENC_SQADD_Z_ZI_:
  case ENC_SQADD_Z_ZZ_:
   return ARM64_SQADD;
  case ENC_SQCADD_Z_ZZ_:
   return ARM64_SQCADD;
  case ENC_SQDECB_R_RS_SX:
  case ENC_SQDECB_R_RS_X:
   return ARM64_SQDECB;
  case ENC_SQDECD_R_RS_SX:
  case ENC_SQDECD_R_RS_X:
  case ENC_SQDECD_Z_ZS_:
   return ARM64_SQDECD;
  case ENC_SQDECH_R_RS_SX:
  case ENC_SQDECH_R_RS_X:
  case ENC_SQDECH_Z_ZS_:
   return ARM64_SQDECH;
  case ENC_SQDECP_R_P_R_SX:
  case ENC_SQDECP_R_P_R_X:
  case ENC_SQDECP_Z_P_Z_:
   return ARM64_SQDECP;
  case ENC_SQDECW_R_RS_SX:
  case ENC_SQDECW_R_RS_X:
  case ENC_SQDECW_Z_ZS_:
   return ARM64_SQDECW;
  case ENC_SQDMLAL_ASISDELEM_L:
  case ENC_SQDMLAL_ASIMDELEM_L:
  case ENC_SQDMLAL_ASISDDIFF_ONLY:
  case ENC_SQDMLAL_ASIMDDIFF_L:
   return ARM64_SQDMLAL;



  case ENC_SQDMLALB_Z_ZZZ_:
  case ENC_SQDMLALB_Z_ZZZI_S:
  case ENC_SQDMLALB_Z_ZZZI_D:
   return ARM64_SQDMLALB;
  case ENC_SQDMLALBT_Z_ZZZ_:
   return ARM64_SQDMLALBT;
  case ENC_SQDMLALT_Z_ZZZ_:
  case ENC_SQDMLALT_Z_ZZZI_S:
  case ENC_SQDMLALT_Z_ZZZI_D:
   return ARM64_SQDMLALT;
  case ENC_SQDMLSL_ASISDELEM_L:
  case ENC_SQDMLSL_ASIMDELEM_L:
  case ENC_SQDMLSL_ASISDDIFF_ONLY:
  case ENC_SQDMLSL_ASIMDDIFF_L:
   return ARM64_SQDMLSL;



  case ENC_SQDMLSLB_Z_ZZZ_:
  case ENC_SQDMLSLB_Z_ZZZI_S:
  case ENC_SQDMLSLB_Z_ZZZI_D:
   return ARM64_SQDMLSLB;
  case ENC_SQDMLSLBT_Z_ZZZ_:
   return ARM64_SQDMLSLBT;
  case ENC_SQDMLSLT_Z_ZZZ_:
  case ENC_SQDMLSLT_Z_ZZZI_S:
  case ENC_SQDMLSLT_Z_ZZZI_D:
   return ARM64_SQDMLSLT;
  case ENC_SQDMULH_ASISDELEM_R:
  case ENC_SQDMULH_ASIMDELEM_R:
  case ENC_SQDMULH_ASISDSAME_ONLY:
  case ENC_SQDMULH_ASIMDSAME_ONLY:
  case ENC_SQDMULH_Z_ZZ_:
  case ENC_SQDMULH_Z_ZZI_H:
  case ENC_SQDMULH_Z_ZZI_S:
  case ENC_SQDMULH_Z_ZZI_D:
   return ARM64_SQDMULH;
  case ENC_SQDMULL_ASISDELEM_L:
  case ENC_SQDMULL_ASIMDELEM_L:
  case ENC_SQDMULL_ASISDDIFF_ONLY:
  case ENC_SQDMULL_ASIMDDIFF_L:
   return ARM64_SQDMULL;



  case ENC_SQDMULLB_Z_ZZ_:
  case ENC_SQDMULLB_Z_ZZI_S:
  case ENC_SQDMULLB_Z_ZZI_D:
   return ARM64_SQDMULLB;
  case ENC_SQDMULLT_Z_ZZ_:
  case ENC_SQDMULLT_Z_ZZI_S:
  case ENC_SQDMULLT_Z_ZZI_D:
   return ARM64_SQDMULLT;
  case ENC_SQINCB_R_RS_SX:
  case ENC_SQINCB_R_RS_X:
   return ARM64_SQINCB;
  case ENC_SQINCD_R_RS_SX:
  case ENC_SQINCD_R_RS_X:
  case ENC_SQINCD_Z_ZS_:
   return ARM64_SQINCD;
  case ENC_SQINCH_R_RS_SX:
  case ENC_SQINCH_R_RS_X:
  case ENC_SQINCH_Z_ZS_:
   return ARM64_SQINCH;
  case ENC_SQINCP_R_P_R_SX:
  case ENC_SQINCP_R_P_R_X:
  case ENC_SQINCP_Z_P_Z_:
   return ARM64_SQINCP;
  case ENC_SQINCW_R_RS_SX:
  case ENC_SQINCW_R_RS_X:
  case ENC_SQINCW_Z_ZS_:
   return ARM64_SQINCW;
  case ENC_SQNEG_ASISDMISC_R:
  case ENC_SQNEG_ASIMDMISC_R:
  case ENC_SQNEG_Z_P_Z_:
   return ARM64_SQNEG;
  case ENC_SQRDCMLAH_Z_ZZZ_:
  case ENC_SQRDCMLAH_Z_ZZZI_H:
  case ENC_SQRDCMLAH_Z_ZZZI_S:
   return ARM64_SQRDCMLAH;
  case ENC_SQRDMLAH_ASISDELEM_R:
  case ENC_SQRDMLAH_ASIMDELEM_R:
  case ENC_SQRDMLAH_ASISDSAME2_ONLY:
  case ENC_SQRDMLAH_ASIMDSAME2_ONLY:
  case ENC_SQRDMLAH_Z_ZZZ_:
  case ENC_SQRDMLAH_Z_ZZZI_H:
  case ENC_SQRDMLAH_Z_ZZZI_S:
  case ENC_SQRDMLAH_Z_ZZZI_D:
   return ARM64_SQRDMLAH;
  case ENC_SQRDMLSH_ASISDELEM_R:
  case ENC_SQRDMLSH_ASIMDELEM_R:
  case ENC_SQRDMLSH_ASISDSAME2_ONLY:
  case ENC_SQRDMLSH_ASIMDSAME2_ONLY:
  case ENC_SQRDMLSH_Z_ZZZ_:
  case ENC_SQRDMLSH_Z_ZZZI_H:
  case ENC_SQRDMLSH_Z_ZZZI_S:
  case ENC_SQRDMLSH_Z_ZZZI_D:
   return ARM64_SQRDMLSH;
  case ENC_SQRDMULH_ASISDELEM_R:
  case ENC_SQRDMULH_ASIMDELEM_R:
  case ENC_SQRDMULH_ASISDSAME_ONLY:
  case ENC_SQRDMULH_ASIMDSAME_ONLY:
  case ENC_SQRDMULH_Z_ZZ_:
  case ENC_SQRDMULH_Z_ZZI_H:
  case ENC_SQRDMULH_Z_ZZI_S:
  case ENC_SQRDMULH_Z_ZZI_D:
   return ARM64_SQRDMULH;
  case ENC_SQRSHL_ASISDSAME_ONLY:
  case ENC_SQRSHL_ASIMDSAME_ONLY:
  case ENC_SQRSHL_Z_P_ZZ_:
   return ARM64_SQRSHL;
  case ENC_SQRSHLR_Z_P_ZZ_:
   return ARM64_SQRSHLR;
  case ENC_SQRSHRN_ASISDSHF_N:
  case ENC_SQRSHRN_ASIMDSHF_N:
   return ARM64_SQRSHRN;


  case ENC_SQRSHRNB_Z_ZI_:
   return ARM64_SQRSHRNB;
  case ENC_SQRSHRNT_Z_ZI_:
   return ARM64_SQRSHRNT;
  case ENC_SQRSHRUN_ASISDSHF_N:
  case ENC_SQRSHRUN_ASIMDSHF_N:
   return ARM64_SQRSHRUN;


  case ENC_SQRSHRUNB_Z_ZI_:
   return ARM64_SQRSHRUNB;
  case ENC_SQRSHRUNT_Z_ZI_:
   return ARM64_SQRSHRUNT;
  case ENC_SQSHL_ASISDSHF_R:
  case ENC_SQSHL_ASIMDSHF_R:
  case ENC_SQSHL_ASISDSAME_ONLY:
  case ENC_SQSHL_ASIMDSAME_ONLY:
  case ENC_SQSHL_Z_P_ZI_:
  case ENC_SQSHL_Z_P_ZZ_:
   return ARM64_SQSHL;
  case ENC_SQSHLR_Z_P_ZZ_:
   return ARM64_SQSHLR;
  case ENC_SQSHLU_ASISDSHF_R:
  case ENC_SQSHLU_ASIMDSHF_R:
  case ENC_SQSHLU_Z_P_ZI_:
   return ARM64_SQSHLU;
  case ENC_SQSHRN_ASISDSHF_N:
  case ENC_SQSHRN_ASIMDSHF_N:
   return ARM64_SQSHRN;


  case ENC_SQSHRNB_Z_ZI_:
   return ARM64_SQSHRNB;
  case ENC_SQSHRNT_Z_ZI_:
   return ARM64_SQSHRNT;
  case ENC_SQSHRUN_ASISDSHF_N:
  case ENC_SQSHRUN_ASIMDSHF_N:
   return ARM64_SQSHRUN;


  case ENC_SQSHRUNB_Z_ZI_:
   return ARM64_SQSHRUNB;
  case ENC_SQSHRUNT_Z_ZI_:
   return ARM64_SQSHRUNT;
  case ENC_SQSUB_ASISDSAME_ONLY:
  case ENC_SQSUB_ASIMDSAME_ONLY:
  case ENC_SQSUB_Z_P_ZZ_:
  case ENC_SQSUB_Z_ZI_:
  case ENC_SQSUB_Z_ZZ_:
   return ARM64_SQSUB;
  case ENC_SQSUBR_Z_P_ZZ_:
   return ARM64_SQSUBR;
  case ENC_SQXTN_ASISDMISC_N:
  case ENC_SQXTN_ASIMDMISC_N:
   return ARM64_SQXTN;


  case ENC_SQXTNB_Z_ZZ_:
   return ARM64_SQXTNB;
  case ENC_SQXTNT_Z_ZZ_:
   return ARM64_SQXTNT;
  case ENC_SQXTUN_ASISDMISC_N:
  case ENC_SQXTUN_ASIMDMISC_N:
   return ARM64_SQXTUN;


  case ENC_SQXTUNB_Z_ZZ_:
   return ARM64_SQXTUNB;
  case ENC_SQXTUNT_Z_ZZ_:
   return ARM64_SQXTUNT;
  case ENC_SRHADD_ASIMDSAME_ONLY:
  case ENC_SRHADD_Z_P_ZZ_:
   return ARM64_SRHADD;
  case ENC_SRI_ASISDSHF_R:
  case ENC_SRI_ASIMDSHF_R:
  case ENC_SRI_Z_ZZI_:
   return ARM64_SRI;
  case ENC_SRSHL_ASISDSAME_ONLY:
  case ENC_SRSHL_ASIMDSAME_ONLY:
  case ENC_SRSHL_Z_P_ZZ_:
   return ARM64_SRSHL;
  case ENC_SRSHLR_Z_P_ZZ_:
   return ARM64_SRSHLR;
  case ENC_SRSHR_ASISDSHF_R:
  case ENC_SRSHR_ASIMDSHF_R:
  case ENC_SRSHR_Z_P_ZI_:
   return ARM64_SRSHR;
  case ENC_SRSRA_ASISDSHF_R:
  case ENC_SRSRA_ASIMDSHF_R:
  case ENC_SRSRA_Z_ZI_:
   return ARM64_SRSRA;
  case ENC_SSBB_DSB_BO_BARRIERS:
   return ARM64_SSBB;
  case ENC_SSHL_ASISDSAME_ONLY:
  case ENC_SSHL_ASIMDSAME_ONLY:
   return ARM64_SSHL;
  case ENC_SSHLL_ASIMDSHF_L:
   return ARM64_SSHLL;


  case ENC_SSHLLB_Z_ZI_:
   return ARM64_SSHLLB;
  case ENC_SSHLLT_Z_ZI_:
   return ARM64_SSHLLT;
  case ENC_SSHR_ASISDSHF_R:
  case ENC_SSHR_ASIMDSHF_R:
   return ARM64_SSHR;
  case ENC_SSRA_ASISDSHF_R:
  case ENC_SSRA_ASIMDSHF_R:
  case ENC_SSRA_Z_ZI_:
   return ARM64_SSRA;
  case ENC_SSUBL_ASIMDDIFF_L:
   return ARM64_SSUBL;


  case ENC_SSUBLB_Z_ZZ_:
   return ARM64_SSUBLB;
  case ENC_SSUBLBT_Z_ZZ_:
   return ARM64_SSUBLBT;
  case ENC_SSUBLT_Z_ZZ_:
   return ARM64_SSUBLT;
  case ENC_SSUBLTB_Z_ZZ_:
   return ARM64_SSUBLTB;
  case ENC_SSUBW_ASIMDDIFF_W:
   return ARM64_SSUBW;


  case ENC_SSUBWB_Z_ZZ_:
   return ARM64_SSUBWB;
  case ENC_SSUBWT_Z_ZZ_:
   return ARM64_SSUBWT;
  case ENC_ST1_ASISDLSE_R1_1V:
  case ENC_ST1_ASISDLSE_R2_2V:
  case ENC_ST1_ASISDLSE_R3_3V:
  case ENC_ST1_ASISDLSE_R4_4V:
  case ENC_ST1_ASISDLSEP_I1_I1:
  case ENC_ST1_ASISDLSEP_R1_R1:
  case ENC_ST1_ASISDLSEP_I2_I2:
  case ENC_ST1_ASISDLSEP_R2_R2:
  case ENC_ST1_ASISDLSEP_I3_I3:
  case ENC_ST1_ASISDLSEP_R3_R3:
  case ENC_ST1_ASISDLSEP_I4_I4:
  case ENC_ST1_ASISDLSEP_R4_R4:
  case ENC_ST1_ASISDLSO_B1_1B:
  case ENC_ST1_ASISDLSO_H1_1H:
  case ENC_ST1_ASISDLSO_S1_1S:
  case ENC_ST1_ASISDLSO_D1_1D:
  case ENC_ST1_ASISDLSOP_B1_I1B:
  case ENC_ST1_ASISDLSOP_BX1_R1B:
  case ENC_ST1_ASISDLSOP_H1_I1H:
  case ENC_ST1_ASISDLSOP_HX1_R1H:
  case ENC_ST1_ASISDLSOP_S1_I1S:
  case ENC_ST1_ASISDLSOP_SX1_R1S:
  case ENC_ST1_ASISDLSOP_D1_I1D:
  case ENC_ST1_ASISDLSOP_DX1_R1D:
   return ARM64_ST1;
  case ENC_ST1B_Z_P_AI_S:
  case ENC_ST1B_Z_P_AI_D:
  case ENC_ST1B_Z_P_BI_:
  case ENC_ST1B_Z_P_BR_:
  case ENC_ST1B_Z_P_BZ_D_X32_UNSCALED:
  case ENC_ST1B_Z_P_BZ_S_X32_UNSCALED:
  case ENC_ST1B_Z_P_BZ_D_64_UNSCALED:
   return ARM64_ST1B;
  case ENC_ST1D_Z_P_AI_D:
  case ENC_ST1D_Z_P_BI_:
  case ENC_ST1D_Z_P_BR_:
  case ENC_ST1D_Z_P_BZ_D_X32_SCALED:
  case ENC_ST1D_Z_P_BZ_D_X32_UNSCALED:
  case ENC_ST1D_Z_P_BZ_D_64_SCALED:
  case ENC_ST1D_Z_P_BZ_D_64_UNSCALED:
   return ARM64_ST1D;
  case ENC_ST1H_Z_P_AI_S:
  case ENC_ST1H_Z_P_AI_D:
  case ENC_ST1H_Z_P_BI_:
  case ENC_ST1H_Z_P_BR_:
  case ENC_ST1H_Z_P_BZ_S_X32_SCALED:
  case ENC_ST1H_Z_P_BZ_D_X32_SCALED:
  case ENC_ST1H_Z_P_BZ_D_X32_UNSCALED:
  case ENC_ST1H_Z_P_BZ_S_X32_UNSCALED:
  case ENC_ST1H_Z_P_BZ_D_64_SCALED:
  case ENC_ST1H_Z_P_BZ_D_64_UNSCALED:
   return ARM64_ST1H;
  case ENC_ST1W_Z_P_AI_S:
  case ENC_ST1W_Z_P_AI_D:
  case ENC_ST1W_Z_P_BI_:
  case ENC_ST1W_Z_P_BR_:
  case ENC_ST1W_Z_P_BZ_S_X32_SCALED:
  case ENC_ST1W_Z_P_BZ_D_X32_SCALED:
  case ENC_ST1W_Z_P_BZ_D_X32_UNSCALED:
  case ENC_ST1W_Z_P_BZ_S_X32_UNSCALED:
  case ENC_ST1W_Z_P_BZ_D_64_SCALED:
  case ENC_ST1W_Z_P_BZ_D_64_UNSCALED:
   return ARM64_ST1W;
  case ENC_ST2_ASISDLSE_R2:
  case ENC_ST2_ASISDLSEP_I2_I:
  case ENC_ST2_ASISDLSEP_R2_R:
  case ENC_ST2_ASISDLSO_B2_2B:
  case ENC_ST2_ASISDLSO_H2_2H:
  case ENC_ST2_ASISDLSO_S2_2S:
  case ENC_ST2_ASISDLSO_D2_2D:
  case ENC_ST2_ASISDLSOP_B2_I2B:
  case ENC_ST2_ASISDLSOP_BX2_R2B:
  case ENC_ST2_ASISDLSOP_H2_I2H:
  case ENC_ST2_ASISDLSOP_HX2_R2H:
  case ENC_ST2_ASISDLSOP_S2_I2S:
  case ENC_ST2_ASISDLSOP_SX2_R2S:
  case ENC_ST2_ASISDLSOP_D2_I2D:
  case ENC_ST2_ASISDLSOP_DX2_R2D:
   return ARM64_ST2;
  case ENC_ST2B_Z_P_BI_CONTIGUOUS:
  case ENC_ST2B_Z_P_BR_CONTIGUOUS:
   return ARM64_ST2B;
  case ENC_ST2D_Z_P_BI_CONTIGUOUS:
  case ENC_ST2D_Z_P_BR_CONTIGUOUS:
   return ARM64_ST2D;
  case ENC_ST2G_64SPOST_LDSTTAGS:
  case ENC_ST2G_64SPRE_LDSTTAGS:
  case ENC_ST2G_64SOFFSET_LDSTTAGS:
   return ARM64_ST2G;
  case ENC_ST2H_Z_P_BI_CONTIGUOUS:
  case ENC_ST2H_Z_P_BR_CONTIGUOUS:
   return ARM64_ST2H;
  case ENC_ST2W_Z_P_BI_CONTIGUOUS:
  case ENC_ST2W_Z_P_BR_CONTIGUOUS:
   return ARM64_ST2W;
  case ENC_ST3_ASISDLSE_R3:
  case ENC_ST3_ASISDLSEP_I3_I:
  case ENC_ST3_ASISDLSEP_R3_R:
  case ENC_ST3_ASISDLSO_B3_3B:
  case ENC_ST3_ASISDLSO_H3_3H:
  case ENC_ST3_ASISDLSO_S3_3S:
  case ENC_ST3_ASISDLSO_D3_3D:
  case ENC_ST3_ASISDLSOP_B3_I3B:
  case ENC_ST3_ASISDLSOP_BX3_R3B:
  case ENC_ST3_ASISDLSOP_H3_I3H:
  case ENC_ST3_ASISDLSOP_HX3_R3H:
  case ENC_ST3_ASISDLSOP_S3_I3S:
  case ENC_ST3_ASISDLSOP_SX3_R3S:
  case ENC_ST3_ASISDLSOP_D3_I3D:
  case ENC_ST3_ASISDLSOP_DX3_R3D:
   return ARM64_ST3;
  case ENC_ST3B_Z_P_BI_CONTIGUOUS:
  case ENC_ST3B_Z_P_BR_CONTIGUOUS:
   return ARM64_ST3B;
  case ENC_ST3D_Z_P_BI_CONTIGUOUS:
  case ENC_ST3D_Z_P_BR_CONTIGUOUS:
   return ARM64_ST3D;
  case ENC_ST3H_Z_P_BI_CONTIGUOUS:
  case ENC_ST3H_Z_P_BR_CONTIGUOUS:
   return ARM64_ST3H;
  case ENC_ST3W_Z_P_BI_CONTIGUOUS:
  case ENC_ST3W_Z_P_BR_CONTIGUOUS:
   return ARM64_ST3W;
  case ENC_ST4_ASISDLSE_R4:
  case ENC_ST4_ASISDLSEP_I4_I:
  case ENC_ST4_ASISDLSEP_R4_R:
  case ENC_ST4_ASISDLSO_B4_4B:
  case ENC_ST4_ASISDLSO_H4_4H:
  case ENC_ST4_ASISDLSO_S4_4S:
  case ENC_ST4_ASISDLSO_D4_4D:
  case ENC_ST4_ASISDLSOP_B4_I4B:
  case ENC_ST4_ASISDLSOP_BX4_R4B:
  case ENC_ST4_ASISDLSOP_H4_I4H:
  case ENC_ST4_ASISDLSOP_HX4_R4H:
  case ENC_ST4_ASISDLSOP_S4_I4S:
  case ENC_ST4_ASISDLSOP_SX4_R4S:
  case ENC_ST4_ASISDLSOP_D4_I4D:
  case ENC_ST4_ASISDLSOP_DX4_R4D:
   return ARM64_ST4;
  case ENC_ST4B_Z_P_BI_CONTIGUOUS:
  case ENC_ST4B_Z_P_BR_CONTIGUOUS:
   return ARM64_ST4B;
  case ENC_ST4D_Z_P_BI_CONTIGUOUS:
  case ENC_ST4D_Z_P_BR_CONTIGUOUS:
   return ARM64_ST4D;
  case ENC_ST4H_Z_P_BI_CONTIGUOUS:
  case ENC_ST4H_Z_P_BR_CONTIGUOUS:
   return ARM64_ST4H;
  case ENC_ST4W_Z_P_BI_CONTIGUOUS:
  case ENC_ST4W_Z_P_BR_CONTIGUOUS:
   return ARM64_ST4W;
  case ENC_ST64B_64L_MEMOP:
   return ARM64_ST64B;
  case ENC_ST64BV_64_MEMOP:
   return ARM64_ST64BV;
  case ENC_ST64BV0_64_MEMOP:
   return ARM64_ST64BV0;
  case ENC_STADD_LDADD_32_MEMOP:
  case ENC_STADD_LDADD_64_MEMOP:
   return ARM64_STADD;
  case ENC_STADDB_LDADDB_32_MEMOP:
   return ARM64_STADDB;
  case ENC_STADDH_LDADDH_32_MEMOP:
   return ARM64_STADDH;
  case ENC_STADDL_LDADDL_32_MEMOP:
  case ENC_STADDL_LDADDL_64_MEMOP:
   return ARM64_STADDL;
  case ENC_STADDLB_LDADDLB_32_MEMOP:
   return ARM64_STADDLB;
  case ENC_STADDLH_LDADDLH_32_MEMOP:
   return ARM64_STADDLH;
  case ENC_STCLR_LDCLR_32_MEMOP:
  case ENC_STCLR_LDCLR_64_MEMOP:
   return ARM64_STCLR;
  case ENC_STCLRB_LDCLRB_32_MEMOP:
   return ARM64_STCLRB;
  case ENC_STCLRH_LDCLRH_32_MEMOP:
   return ARM64_STCLRH;
  case ENC_STCLRL_LDCLRL_32_MEMOP:
  case ENC_STCLRL_LDCLRL_64_MEMOP:
   return ARM64_STCLRL;
  case ENC_STCLRLB_LDCLRLB_32_MEMOP:
   return ARM64_STCLRLB;
  case ENC_STCLRLH_LDCLRLH_32_MEMOP:
   return ARM64_STCLRLH;
  case ENC_STEOR_LDEOR_32_MEMOP:
  case ENC_STEOR_LDEOR_64_MEMOP:
   return ARM64_STEOR;
  case ENC_STEORB_LDEORB_32_MEMOP:
   return ARM64_STEORB;
  case ENC_STEORH_LDEORH_32_MEMOP:
   return ARM64_STEORH;
  case ENC_STEORL_LDEORL_32_MEMOP:
  case ENC_STEORL_LDEORL_64_MEMOP:
   return ARM64_STEORL;
  case ENC_STEORLB_LDEORLB_32_MEMOP:
   return ARM64_STEORLB;
  case ENC_STEORLH_LDEORLH_32_MEMOP:
   return ARM64_STEORLH;
  case ENC_STG_64SPOST_LDSTTAGS:
  case ENC_STG_64SPRE_LDSTTAGS:
  case ENC_STG_64SOFFSET_LDSTTAGS:
   return ARM64_STG;
  case ENC_STGM_64BULK_LDSTTAGS:
   return ARM64_STGM;
  case ENC_STGP_64_LDSTPAIR_POST:
  case ENC_STGP_64_LDSTPAIR_PRE:
  case ENC_STGP_64_LDSTPAIR_OFF:
   return ARM64_STGP;
  case ENC_STLLR_SL32_LDSTORD:
  case ENC_STLLR_SL64_LDSTORD:
   return ARM64_STLLR;
  case ENC_STLLRB_SL32_LDSTORD:
   return ARM64_STLLRB;
  case ENC_STLLRH_SL32_LDSTORD:
   return ARM64_STLLRH;
  case ENC_STLR_SL32_LDSTORD:
  case ENC_STLR_SL64_LDSTORD:
   return ARM64_STLR;
  case ENC_STLRB_SL32_LDSTORD:
   return ARM64_STLRB;
  case ENC_STLRH_SL32_LDSTORD:
   return ARM64_STLRH;
  case ENC_STLUR_32_LDAPSTL_UNSCALED:
  case ENC_STLUR_64_LDAPSTL_UNSCALED:
   return ARM64_STLUR;
  case ENC_STLURB_32_LDAPSTL_UNSCALED:
   return ARM64_STLURB;
  case ENC_STLURH_32_LDAPSTL_UNSCALED:
   return ARM64_STLURH;
  case ENC_STLXP_SP32_LDSTEXCLP:
  case ENC_STLXP_SP64_LDSTEXCLP:
   return ARM64_STLXP;
  case ENC_STLXR_SR32_LDSTEXCLR:
  case ENC_STLXR_SR64_LDSTEXCLR:
   return ARM64_STLXR;
  case ENC_STLXRB_SR32_LDSTEXCLR:
   return ARM64_STLXRB;
  case ENC_STLXRH_SR32_LDSTEXCLR:
   return ARM64_STLXRH;
  case ENC_STNP_S_LDSTNAPAIR_OFFS:
  case ENC_STNP_D_LDSTNAPAIR_OFFS:
  case ENC_STNP_Q_LDSTNAPAIR_OFFS:
  case ENC_STNP_32_LDSTNAPAIR_OFFS:
  case ENC_STNP_64_LDSTNAPAIR_OFFS:
   return ARM64_STNP;
  case ENC_STNT1B_Z_P_AR_S_X32_UNSCALED:
  case ENC_STNT1B_Z_P_AR_D_64_UNSCALED:
  case ENC_STNT1B_Z_P_BI_CONTIGUOUS:
  case ENC_STNT1B_Z_P_BR_CONTIGUOUS:
   return ARM64_STNT1B;
  case ENC_STNT1D_Z_P_AR_D_64_UNSCALED:
  case ENC_STNT1D_Z_P_BI_CONTIGUOUS:
  case ENC_STNT1D_Z_P_BR_CONTIGUOUS:
   return ARM64_STNT1D;
  case ENC_STNT1H_Z_P_AR_S_X32_UNSCALED:
  case ENC_STNT1H_Z_P_AR_D_64_UNSCALED:
  case ENC_STNT1H_Z_P_BI_CONTIGUOUS:
  case ENC_STNT1H_Z_P_BR_CONTIGUOUS:
   return ARM64_STNT1H;
  case ENC_STNT1W_Z_P_AR_S_X32_UNSCALED:
  case ENC_STNT1W_Z_P_AR_D_64_UNSCALED:
  case ENC_STNT1W_Z_P_BI_CONTIGUOUS:
  case ENC_STNT1W_Z_P_BR_CONTIGUOUS:
   return ARM64_STNT1W;
  case ENC_STP_S_LDSTPAIR_POST:
  case ENC_STP_D_LDSTPAIR_POST:
  case ENC_STP_Q_LDSTPAIR_POST:
  case ENC_STP_S_LDSTPAIR_PRE:
  case ENC_STP_D_LDSTPAIR_PRE:
  case ENC_STP_Q_LDSTPAIR_PRE:
  case ENC_STP_S_LDSTPAIR_OFF:
  case ENC_STP_D_LDSTPAIR_OFF:
  case ENC_STP_Q_LDSTPAIR_OFF:
  case ENC_STP_32_LDSTPAIR_POST:
  case ENC_STP_64_LDSTPAIR_POST:
  case ENC_STP_32_LDSTPAIR_PRE:
  case ENC_STP_64_LDSTPAIR_PRE:
  case ENC_STP_32_LDSTPAIR_OFF:
  case ENC_STP_64_LDSTPAIR_OFF:
   return ARM64_STP;
  case ENC_STR_B_LDST_IMMPOST:
  case ENC_STR_H_LDST_IMMPOST:
  case ENC_STR_S_LDST_IMMPOST:
  case ENC_STR_D_LDST_IMMPOST:
  case ENC_STR_Q_LDST_IMMPOST:
  case ENC_STR_B_LDST_IMMPRE:
  case ENC_STR_H_LDST_IMMPRE:
  case ENC_STR_S_LDST_IMMPRE:
  case ENC_STR_D_LDST_IMMPRE:
  case ENC_STR_Q_LDST_IMMPRE:
  case ENC_STR_B_LDST_POS:
  case ENC_STR_H_LDST_POS:
  case ENC_STR_S_LDST_POS:
  case ENC_STR_D_LDST_POS:
  case ENC_STR_Q_LDST_POS:
  case ENC_STR_32_LDST_IMMPOST:
  case ENC_STR_64_LDST_IMMPOST:
  case ENC_STR_32_LDST_IMMPRE:
  case ENC_STR_64_LDST_IMMPRE:
  case ENC_STR_32_LDST_POS:
  case ENC_STR_64_LDST_POS:
  case ENC_STR_B_LDST_REGOFF:
  case ENC_STR_BL_LDST_REGOFF:
  case ENC_STR_H_LDST_REGOFF:
  case ENC_STR_S_LDST_REGOFF:
  case ENC_STR_D_LDST_REGOFF:
  case ENC_STR_Q_LDST_REGOFF:
  case ENC_STR_32_LDST_REGOFF:
  case ENC_STR_64_LDST_REGOFF:
  case ENC_STR_P_BI_:
  case ENC_STR_Z_BI_:
   return ARM64_STR;
  case ENC_STRB_32_LDST_IMMPOST:
  case ENC_STRB_32_LDST_IMMPRE:
  case ENC_STRB_32_LDST_POS:
  case ENC_STRB_32B_LDST_REGOFF:
  case ENC_STRB_32BL_LDST_REGOFF:
   return ARM64_STRB;
  case ENC_STRH_32_LDST_IMMPOST:
  case ENC_STRH_32_LDST_IMMPRE:
  case ENC_STRH_32_LDST_POS:
  case ENC_STRH_32_LDST_REGOFF:
   return ARM64_STRH;
  case ENC_STSET_LDSET_32_MEMOP:
  case ENC_STSET_LDSET_64_MEMOP:
   return ARM64_STSET;
  case ENC_STSETB_LDSETB_32_MEMOP:
   return ARM64_STSETB;
  case ENC_STSETH_LDSETH_32_MEMOP:
   return ARM64_STSETH;
  case ENC_STSETL_LDSETL_32_MEMOP:
  case ENC_STSETL_LDSETL_64_MEMOP:
   return ARM64_STSETL;
  case ENC_STSETLB_LDSETLB_32_MEMOP:
   return ARM64_STSETLB;
  case ENC_STSETLH_LDSETLH_32_MEMOP:
   return ARM64_STSETLH;
  case ENC_STSMAX_LDSMAX_32_MEMOP:
  case ENC_STSMAX_LDSMAX_64_MEMOP:
   return ARM64_STSMAX;
  case ENC_STSMAXB_LDSMAXB_32_MEMOP:
   return ARM64_STSMAXB;
  case ENC_STSMAXH_LDSMAXH_32_MEMOP:
   return ARM64_STSMAXH;
  case ENC_STSMAXL_LDSMAXL_32_MEMOP:
  case ENC_STSMAXL_LDSMAXL_64_MEMOP:
   return ARM64_STSMAXL;
  case ENC_STSMAXLB_LDSMAXLB_32_MEMOP:
   return ARM64_STSMAXLB;
  case ENC_STSMAXLH_LDSMAXLH_32_MEMOP:
   return ARM64_STSMAXLH;
  case ENC_STSMIN_LDSMIN_32_MEMOP:
  case ENC_STSMIN_LDSMIN_64_MEMOP:
   return ARM64_STSMIN;
  case ENC_STSMINB_LDSMINB_32_MEMOP:
   return ARM64_STSMINB;
  case ENC_STSMINH_LDSMINH_32_MEMOP:
   return ARM64_STSMINH;
  case ENC_STSMINL_LDSMINL_32_MEMOP:
  case ENC_STSMINL_LDSMINL_64_MEMOP:
   return ARM64_STSMINL;
  case ENC_STSMINLB_LDSMINLB_32_MEMOP:
   return ARM64_STSMINLB;
  case ENC_STSMINLH_LDSMINLH_32_MEMOP:
   return ARM64_STSMINLH;
  case ENC_STTR_32_LDST_UNPRIV:
  case ENC_STTR_64_LDST_UNPRIV:
   return ARM64_STTR;
  case ENC_STTRB_32_LDST_UNPRIV:
   return ARM64_STTRB;
  case ENC_STTRH_32_LDST_UNPRIV:
   return ARM64_STTRH;
  case ENC_STUMAX_LDUMAX_32_MEMOP:
  case ENC_STUMAX_LDUMAX_64_MEMOP:
   return ARM64_STUMAX;
  case ENC_STUMAXB_LDUMAXB_32_MEMOP:
   return ARM64_STUMAXB;
  case ENC_STUMAXH_LDUMAXH_32_MEMOP:
   return ARM64_STUMAXH;
  case ENC_STUMAXL_LDUMAXL_32_MEMOP:
  case ENC_STUMAXL_LDUMAXL_64_MEMOP:
   return ARM64_STUMAXL;
  case ENC_STUMAXLB_LDUMAXLB_32_MEMOP:
   return ARM64_STUMAXLB;
  case ENC_STUMAXLH_LDUMAXLH_32_MEMOP:
   return ARM64_STUMAXLH;
  case ENC_STUMIN_LDUMIN_32_MEMOP:
  case ENC_STUMIN_LDUMIN_64_MEMOP:
   return ARM64_STUMIN;
  case ENC_STUMINB_LDUMINB_32_MEMOP:
   return ARM64_STUMINB;
  case ENC_STUMINH_LDUMINH_32_MEMOP:
   return ARM64_STUMINH;
  case ENC_STUMINL_LDUMINL_32_MEMOP:
  case ENC_STUMINL_LDUMINL_64_MEMOP:
   return ARM64_STUMINL;
  case ENC_STUMINLB_LDUMINLB_32_MEMOP:
   return ARM64_STUMINLB;
  case ENC_STUMINLH_LDUMINLH_32_MEMOP:
   return ARM64_STUMINLH;
  case ENC_STUR_B_LDST_UNSCALED:
  case ENC_STUR_H_LDST_UNSCALED:
  case ENC_STUR_S_LDST_UNSCALED:
  case ENC_STUR_D_LDST_UNSCALED:
  case ENC_STUR_Q_LDST_UNSCALED:
  case ENC_STUR_32_LDST_UNSCALED:
  case ENC_STUR_64_LDST_UNSCALED:
   return ARM64_STUR;
  case ENC_STURB_32_LDST_UNSCALED:
   return ARM64_STURB;
  case ENC_STURH_32_LDST_UNSCALED:
   return ARM64_STURH;
  case ENC_STXP_SP32_LDSTEXCLP:
  case ENC_STXP_SP64_LDSTEXCLP:
   return ARM64_STXP;
  case ENC_STXR_SR32_LDSTEXCLR:
  case ENC_STXR_SR64_LDSTEXCLR:
   return ARM64_STXR;
  case ENC_STXRB_SR32_LDSTEXCLR:
   return ARM64_STXRB;
  case ENC_STXRH_SR32_LDSTEXCLR:
   return ARM64_STXRH;
  case ENC_STZ2G_64SPOST_LDSTTAGS:
  case ENC_STZ2G_64SPRE_LDSTTAGS:
  case ENC_STZ2G_64SOFFSET_LDSTTAGS:
   return ARM64_STZ2G;
  case ENC_STZG_64SPOST_LDSTTAGS:
  case ENC_STZG_64SPRE_LDSTTAGS:
  case ENC_STZG_64SOFFSET_LDSTTAGS:
   return ARM64_STZG;
  case ENC_STZGM_64BULK_LDSTTAGS:
   return ARM64_STZGM;
  case ENC_SUB_32_ADDSUB_EXT:
  case ENC_SUB_64_ADDSUB_EXT:
  case ENC_SUB_32_ADDSUB_IMM:
  case ENC_SUB_64_ADDSUB_IMM:
  case ENC_SUB_32_ADDSUB_SHIFT:
  case ENC_SUB_64_ADDSUB_SHIFT:
  case ENC_SUB_ASISDSAME_ONLY:
  case ENC_SUB_ASIMDSAME_ONLY:
  case ENC_SUB_Z_P_ZZ_:
  case ENC_SUB_Z_ZI_:
  case ENC_SUB_Z_ZZ_:
   return ARM64_SUB;
  case ENC_SUBG_64_ADDSUB_IMMTAGS:
   return ARM64_SUBG;
  case ENC_SUBHN_ASIMDDIFF_N:
   return ARM64_SUBHN;


  case ENC_SUBHNB_Z_ZZ_:
   return ARM64_SUBHNB;
  case ENC_SUBHNT_Z_ZZ_:
   return ARM64_SUBHNT;
  case ENC_SUBP_64S_DP_2SRC:
   return ARM64_SUBP;
  case ENC_SUBPS_64S_DP_2SRC:
   return ARM64_SUBPS;
  case ENC_SUBR_Z_P_ZZ_:
  case ENC_SUBR_Z_ZI_:
   return ARM64_SUBR;
  case ENC_SUBS_32S_ADDSUB_EXT:
  case ENC_SUBS_64S_ADDSUB_EXT:
  case ENC_SUBS_32S_ADDSUB_IMM:
  case ENC_SUBS_64S_ADDSUB_IMM:
  case ENC_SUBS_32_ADDSUB_SHIFT:
  case ENC_SUBS_64_ADDSUB_SHIFT:
   return ARM64_SUBS;
  case ENC_SUDOT_ASIMDELEM_D:
  case ENC_SUDOT_Z_ZZZI_S:
   return ARM64_SUDOT;
  case ENC_SUNPKHI_Z_Z_:
   return ARM64_SUNPKHI;
  case ENC_SUNPKLO_Z_Z_:
   return ARM64_SUNPKLO;
  case ENC_SUQADD_ASISDMISC_R:
  case ENC_SUQADD_ASIMDMISC_R:
  case ENC_SUQADD_Z_P_ZZ_:
   return ARM64_SUQADD;
  case ENC_SVC_EX_EXCEPTION:
   return ARM64_SVC;
  case ENC_SWP_32_MEMOP:
  case ENC_SWP_64_MEMOP:
   return ARM64_SWP;
  case ENC_SWPA_32_MEMOP:
  case ENC_SWPA_64_MEMOP:
   return ARM64_SWPA;
  case ENC_SWPAB_32_MEMOP:
   return ARM64_SWPAB;
  case ENC_SWPAH_32_MEMOP:
   return ARM64_SWPAH;
  case ENC_SWPAL_32_MEMOP:
  case ENC_SWPAL_64_MEMOP:
   return ARM64_SWPAL;
  case ENC_SWPALB_32_MEMOP:
   return ARM64_SWPALB;
  case ENC_SWPALH_32_MEMOP:
   return ARM64_SWPALH;
  case ENC_SWPB_32_MEMOP:
   return ARM64_SWPB;
  case ENC_SWPH_32_MEMOP:
   return ARM64_SWPH;
  case ENC_SWPL_32_MEMOP:
  case ENC_SWPL_64_MEMOP:
   return ARM64_SWPL;
  case ENC_SWPLB_32_MEMOP:
   return ARM64_SWPLB;
  case ENC_SWPLH_32_MEMOP:
   return ARM64_SWPLH;
  case ENC_SXTB_SBFM_32M_BITFIELD:
  case ENC_SXTB_SBFM_64M_BITFIELD:
  case ENC_SXTB_Z_P_Z_:
   return ARM64_SXTB;
  case ENC_SXTH_SBFM_32M_BITFIELD:
  case ENC_SXTH_SBFM_64M_BITFIELD:
  case ENC_SXTH_Z_P_Z_:
   return ARM64_SXTH;
  case ENC_SXTL_SSHLL_ASIMDSHF_L:
   return ARM64_SXTL;


  case ENC_SXTW_SBFM_64M_BITFIELD:
  case ENC_SXTW_Z_P_Z_:
   return ARM64_SXTW;
  case ENC_SYS_CR_SYSTEMINSTRS:
   return ARM64_SYS;
  case ENC_SYSL_RC_SYSTEMINSTRS:
   return ARM64_SYSL;
  case ENC_TBL_ASIMDTBL_L2_2:
  case ENC_TBL_ASIMDTBL_L3_3:
  case ENC_TBL_ASIMDTBL_L4_4:
  case ENC_TBL_ASIMDTBL_L1_1:
  case ENC_TBL_Z_ZZ_1:
  case ENC_TBL_Z_ZZ_2:
   return ARM64_TBL;
  case ENC_TBNZ_ONLY_TESTBRANCH:
   return ARM64_TBNZ;
  case ENC_TBX_ASIMDTBL_L2_2:
  case ENC_TBX_ASIMDTBL_L3_3:
  case ENC_TBX_ASIMDTBL_L4_4:
  case ENC_TBX_ASIMDTBL_L1_1:
  case ENC_TBX_Z_ZZ_:
   return ARM64_TBX;
  case ENC_TBZ_ONLY_TESTBRANCH:
   return ARM64_TBZ;
  case ENC_TCANCEL_EX_EXCEPTION:
   return ARM64_TCANCEL;
  case ENC_TCOMMIT_ONLY_BARRIERS:
   return ARM64_TCOMMIT;
  case ENC_TLBI_SYS_CR_SYSTEMINSTRS:
   return ARM64_TLBI;
  case ENC_TRN1_ASIMDPERM_ONLY:
  case ENC_TRN1_P_PP_:
  case ENC_TRN1_Z_ZZ_:
  case ENC_TRN1_Z_ZZ_Q:
   return ARM64_TRN1;
  case ENC_TRN2_ASIMDPERM_ONLY:
  case ENC_TRN2_P_PP_:
  case ENC_TRN2_Z_ZZ_:
  case ENC_TRN2_Z_ZZ_Q:
   return ARM64_TRN2;
  case ENC_TSB_HC_HINTS:
   return ARM64_TSB;
  case ENC_TST_ANDS_32S_LOG_IMM:
  case ENC_TST_ANDS_64S_LOG_IMM:
  case ENC_TST_ANDS_32_LOG_SHIFT:
  case ENC_TST_ANDS_64_LOG_SHIFT:
   return ARM64_TST;
  case ENC_TSTART_BR_SYSTEMRESULT:
   return ARM64_TSTART;
  case ENC_TTEST_BR_SYSTEMRESULT:
   return ARM64_TTEST;
  case ENC_UABA_ASIMDSAME_ONLY:
  case ENC_UABA_Z_ZZZ_:
   return ARM64_UABA;
  case ENC_UABAL_ASIMDDIFF_L:
   return ARM64_UABAL;


  case ENC_UABALB_Z_ZZZ_:
   return ARM64_UABALB;
  case ENC_UABALT_Z_ZZZ_:
   return ARM64_UABALT;
  case ENC_UABD_ASIMDSAME_ONLY:
  case ENC_UABD_Z_P_ZZ_:
   return ARM64_UABD;
  case ENC_UABDL_ASIMDDIFF_L:
   return ARM64_UABDL;


  case ENC_UABDLB_Z_ZZ_:
   return ARM64_UABDLB;
  case ENC_UABDLT_Z_ZZ_:
   return ARM64_UABDLT;
  case ENC_UADALP_ASIMDMISC_P:
  case ENC_UADALP_Z_P_Z_:
   return ARM64_UADALP;
  case ENC_UADDL_ASIMDDIFF_L:
   return ARM64_UADDL;


  case ENC_UADDLB_Z_ZZ_:
   return ARM64_UADDLB;
  case ENC_UADDLP_ASIMDMISC_P:
   return ARM64_UADDLP;
  case ENC_UADDLT_Z_ZZ_:
   return ARM64_UADDLT;
  case ENC_UADDLV_ASIMDALL_ONLY:
   return ARM64_UADDLV;
  case ENC_UADDV_R_P_Z_:
   return ARM64_UADDV;
  case ENC_UADDW_ASIMDDIFF_W:
   return ARM64_UADDW;


  case ENC_UADDWB_Z_ZZ_:
   return ARM64_UADDWB;
  case ENC_UADDWT_Z_ZZ_:
   return ARM64_UADDWT;
  case ENC_UBFIZ_UBFM_32M_BITFIELD:
  case ENC_UBFIZ_UBFM_64M_BITFIELD:
   return ARM64_UBFIZ;
  case ENC_UBFM_32M_BITFIELD:
  case ENC_UBFM_64M_BITFIELD:
   return ARM64_UBFM;
  case ENC_UBFX_UBFM_32M_BITFIELD:
  case ENC_UBFX_UBFM_64M_BITFIELD:
   return ARM64_UBFX;
  case ENC_UCVTF_ASISDSHF_C:
  case ENC_UCVTF_ASIMDSHF_C:
  case ENC_UCVTF_ASISDMISCFP16_R:
  case ENC_UCVTF_ASISDMISC_R:
  case ENC_UCVTF_ASIMDMISCFP16_R:
  case ENC_UCVTF_ASIMDMISC_R:
  case ENC_UCVTF_H32_FLOAT2FIX:
  case ENC_UCVTF_S32_FLOAT2FIX:
  case ENC_UCVTF_D32_FLOAT2FIX:
  case ENC_UCVTF_H64_FLOAT2FIX:
  case ENC_UCVTF_S64_FLOAT2FIX:
  case ENC_UCVTF_D64_FLOAT2FIX:
  case ENC_UCVTF_H32_FLOAT2INT:
  case ENC_UCVTF_S32_FLOAT2INT:
  case ENC_UCVTF_D32_FLOAT2INT:
  case ENC_UCVTF_H64_FLOAT2INT:
  case ENC_UCVTF_S64_FLOAT2INT:
  case ENC_UCVTF_D64_FLOAT2INT:
  case ENC_UCVTF_Z_P_Z_H2FP16:
  case ENC_UCVTF_Z_P_Z_W2FP16:
  case ENC_UCVTF_Z_P_Z_W2S:
  case ENC_UCVTF_Z_P_Z_W2D:
  case ENC_UCVTF_Z_P_Z_X2FP16:
  case ENC_UCVTF_Z_P_Z_X2S:
  case ENC_UCVTF_Z_P_Z_X2D:
   return ARM64_UCVTF;
  case ENC_UDF_ONLY_PERM_UNDEF:
   return ARM64_UDF;
  case ENC_UDIV_32_DP_2SRC:
  case ENC_UDIV_64_DP_2SRC:
  case ENC_UDIV_Z_P_ZZ_:
   return ARM64_UDIV;
  case ENC_UDIVR_Z_P_ZZ_:
   return ARM64_UDIVR;
  case ENC_UDOT_ASIMDELEM_D:
  case ENC_UDOT_ASIMDSAME2_D:
  case ENC_UDOT_Z_ZZZ_:
  case ENC_UDOT_Z_ZZZI_S:
  case ENC_UDOT_Z_ZZZI_D:
   return ARM64_UDOT;
  case ENC_UHADD_ASIMDSAME_ONLY:
  case ENC_UHADD_Z_P_ZZ_:
   return ARM64_UHADD;
  case ENC_UHSUB_ASIMDSAME_ONLY:
  case ENC_UHSUB_Z_P_ZZ_:
   return ARM64_UHSUB;
  case ENC_UHSUBR_Z_P_ZZ_:
   return ARM64_UHSUBR;
  case ENC_UMADDL_64WA_DP_3SRC:
   return ARM64_UMADDL;
  case ENC_UMAX_ASIMDSAME_ONLY:
  case ENC_UMAX_Z_P_ZZ_:
  case ENC_UMAX_Z_ZI_:
   return ARM64_UMAX;
  case ENC_UMAXP_ASIMDSAME_ONLY:
  case ENC_UMAXP_Z_P_ZZ_:
   return ARM64_UMAXP;
  case ENC_UMAXV_ASIMDALL_ONLY:
  case ENC_UMAXV_R_P_Z_:
   return ARM64_UMAXV;
  case ENC_UMIN_ASIMDSAME_ONLY:
  case ENC_UMIN_Z_P_ZZ_:
  case ENC_UMIN_Z_ZI_:
   return ARM64_UMIN;
  case ENC_UMINP_ASIMDSAME_ONLY:
  case ENC_UMINP_Z_P_ZZ_:
   return ARM64_UMINP;
  case ENC_UMINV_ASIMDALL_ONLY:
  case ENC_UMINV_R_P_Z_:
   return ARM64_UMINV;
  case ENC_UMLAL_ASIMDELEM_L:
  case ENC_UMLAL_ASIMDDIFF_L:
   return ARM64_UMLAL;



  case ENC_UMLALB_Z_ZZZ_:
  case ENC_UMLALB_Z_ZZZI_S:
  case ENC_UMLALB_Z_ZZZI_D:
   return ARM64_UMLALB;
  case ENC_UMLALT_Z_ZZZ_:
  case ENC_UMLALT_Z_ZZZI_S:
  case ENC_UMLALT_Z_ZZZI_D:
   return ARM64_UMLALT;
  case ENC_UMLSL_ASIMDELEM_L:
  case ENC_UMLSL_ASIMDDIFF_L:
   return ARM64_UMLSL;



  case ENC_UMLSLB_Z_ZZZ_:
  case ENC_UMLSLB_Z_ZZZI_S:
  case ENC_UMLSLB_Z_ZZZI_D:
   return ARM64_UMLSLB;
  case ENC_UMLSLT_Z_ZZZ_:
  case ENC_UMLSLT_Z_ZZZI_S:
  case ENC_UMLSLT_Z_ZZZI_D:
   return ARM64_UMLSLT;
  case ENC_UMMLA_ASIMDSAME2_G:
  case ENC_UMMLA_Z_ZZZ_:
   return ARM64_UMMLA;
  case ENC_UMNEGL_UMSUBL_64WA_DP_3SRC:
   return ARM64_UMNEGL;
  case ENC_UMOV_ASIMDINS_W_W:
  case ENC_UMOV_ASIMDINS_X_X:
   return ARM64_UMOV;
  case ENC_UMSUBL_64WA_DP_3SRC:
   return ARM64_UMSUBL;
  case ENC_UMULH_64_DP_3SRC:
  case ENC_UMULH_Z_P_ZZ_:
  case ENC_UMULH_Z_ZZ_:
   return ARM64_UMULH;
  case ENC_UMULL_UMADDL_64WA_DP_3SRC:
  case ENC_UMULL_ASIMDELEM_L:
  case ENC_UMULL_ASIMDDIFF_L:
   return ARM64_UMULL;



  case ENC_UMULLB_Z_ZZ_:
  case ENC_UMULLB_Z_ZZI_S:
  case ENC_UMULLB_Z_ZZI_D:
   return ARM64_UMULLB;
  case ENC_UMULLT_Z_ZZ_:
  case ENC_UMULLT_Z_ZZI_S:
  case ENC_UMULLT_Z_ZZI_D:
   return ARM64_UMULLT;
  case ENC_UQADD_ASISDSAME_ONLY:
  case ENC_UQADD_ASIMDSAME_ONLY:
  case ENC_UQADD_Z_P_ZZ_:
  case ENC_UQADD_Z_ZI_:
  case ENC_UQADD_Z_ZZ_:
   return ARM64_UQADD;
  case ENC_UQDECB_R_RS_UW:
  case ENC_UQDECB_R_RS_X:
   return ARM64_UQDECB;
  case ENC_UQDECD_R_RS_UW:
  case ENC_UQDECD_R_RS_X:
  case ENC_UQDECD_Z_ZS_:
   return ARM64_UQDECD;
  case ENC_UQDECH_R_RS_UW:
  case ENC_UQDECH_R_RS_X:
  case ENC_UQDECH_Z_ZS_:
   return ARM64_UQDECH;
  case ENC_UQDECP_R_P_R_UW:
  case ENC_UQDECP_R_P_R_X:
  case ENC_UQDECP_Z_P_Z_:
   return ARM64_UQDECP;
  case ENC_UQDECW_R_RS_UW:
  case ENC_UQDECW_R_RS_X:
  case ENC_UQDECW_Z_ZS_:
   return ARM64_UQDECW;
  case ENC_UQINCB_R_RS_UW:
  case ENC_UQINCB_R_RS_X:
   return ARM64_UQINCB;
  case ENC_UQINCD_R_RS_UW:
  case ENC_UQINCD_R_RS_X:
  case ENC_UQINCD_Z_ZS_:
   return ARM64_UQINCD;
  case ENC_UQINCH_R_RS_UW:
  case ENC_UQINCH_R_RS_X:
  case ENC_UQINCH_Z_ZS_:
   return ARM64_UQINCH;
  case ENC_UQINCP_R_P_R_UW:
  case ENC_UQINCP_R_P_R_X:
  case ENC_UQINCP_Z_P_Z_:
   return ARM64_UQINCP;
  case ENC_UQINCW_R_RS_UW:
  case ENC_UQINCW_R_RS_X:
  case ENC_UQINCW_Z_ZS_:
   return ARM64_UQINCW;
  case ENC_UQRSHL_ASISDSAME_ONLY:
  case ENC_UQRSHL_ASIMDSAME_ONLY:
  case ENC_UQRSHL_Z_P_ZZ_:
   return ARM64_UQRSHL;
  case ENC_UQRSHLR_Z_P_ZZ_:
   return ARM64_UQRSHLR;
  case ENC_UQRSHRN_ASISDSHF_N:
  case ENC_UQRSHRN_ASIMDSHF_N:
   return ARM64_UQRSHRN;


  case ENC_UQRSHRNB_Z_ZI_:
   return ARM64_UQRSHRNB;
  case ENC_UQRSHRNT_Z_ZI_:
   return ARM64_UQRSHRNT;
  case ENC_UQSHL_ASISDSHF_R:
  case ENC_UQSHL_ASIMDSHF_R:
  case ENC_UQSHL_ASISDSAME_ONLY:
  case ENC_UQSHL_ASIMDSAME_ONLY:
  case ENC_UQSHL_Z_P_ZI_:
  case ENC_UQSHL_Z_P_ZZ_:
   return ARM64_UQSHL;
  case ENC_UQSHLR_Z_P_ZZ_:
   return ARM64_UQSHLR;
  case ENC_UQSHRN_ASISDSHF_N:
  case ENC_UQSHRN_ASIMDSHF_N:
   return ARM64_UQSHRN;


  case ENC_UQSHRNB_Z_ZI_:
   return ARM64_UQSHRNB;
  case ENC_UQSHRNT_Z_ZI_:
   return ARM64_UQSHRNT;
  case ENC_UQSUB_ASISDSAME_ONLY:
  case ENC_UQSUB_ASIMDSAME_ONLY:
  case ENC_UQSUB_Z_P_ZZ_:
  case ENC_UQSUB_Z_ZI_:
  case ENC_UQSUB_Z_ZZ_:
   return ARM64_UQSUB;
  case ENC_UQSUBR_Z_P_ZZ_:
   return ARM64_UQSUBR;
  case ENC_UQXTN_ASISDMISC_N:
  case ENC_UQXTN_ASIMDMISC_N:
   return ARM64_UQXTN;


  case ENC_UQXTNB_Z_ZZ_:
   return ARM64_UQXTNB;
  case ENC_UQXTNT_Z_ZZ_:
   return ARM64_UQXTNT;
  case ENC_URECPE_ASIMDMISC_R:
  case ENC_URECPE_Z_P_Z_:
   return ARM64_URECPE;
  case ENC_URHADD_ASIMDSAME_ONLY:
  case ENC_URHADD_Z_P_ZZ_:
   return ARM64_URHADD;
  case ENC_URSHL_ASISDSAME_ONLY:
  case ENC_URSHL_ASIMDSAME_ONLY:
  case ENC_URSHL_Z_P_ZZ_:
   return ARM64_URSHL;
  case ENC_URSHLR_Z_P_ZZ_:
   return ARM64_URSHLR;
  case ENC_URSHR_ASISDSHF_R:
  case ENC_URSHR_ASIMDSHF_R:
  case ENC_URSHR_Z_P_ZI_:
   return ARM64_URSHR;
  case ENC_URSQRTE_ASIMDMISC_R:
  case ENC_URSQRTE_Z_P_Z_:
   return ARM64_URSQRTE;
  case ENC_URSRA_ASISDSHF_R:
  case ENC_URSRA_ASIMDSHF_R:
  case ENC_URSRA_Z_ZI_:
   return ARM64_URSRA;
  case ENC_USDOT_ASIMDELEM_D:
  case ENC_USDOT_ASIMDSAME2_D:
  case ENC_USDOT_Z_ZZZ_S:
  case ENC_USDOT_Z_ZZZI_S:
   return ARM64_USDOT;
  case ENC_USHL_ASISDSAME_ONLY:
  case ENC_USHL_ASIMDSAME_ONLY:
   return ARM64_USHL;
  case ENC_USHLL_ASIMDSHF_L:
   return ARM64_USHLL;


  case ENC_USHLLB_Z_ZI_:
   return ARM64_USHLLB;
  case ENC_USHLLT_Z_ZI_:
   return ARM64_USHLLT;
  case ENC_USHR_ASISDSHF_R:
  case ENC_USHR_ASIMDSHF_R:
   return ARM64_USHR;
  case ENC_USMMLA_ASIMDSAME2_G:
  case ENC_USMMLA_Z_ZZZ_:
   return ARM64_USMMLA;
  case ENC_USQADD_ASISDMISC_R:
  case ENC_USQADD_ASIMDMISC_R:
  case ENC_USQADD_Z_P_ZZ_:
   return ARM64_USQADD;
  case ENC_USRA_ASISDSHF_R:
  case ENC_USRA_ASIMDSHF_R:
  case ENC_USRA_Z_ZI_:
   return ARM64_USRA;
  case ENC_USUBL_ASIMDDIFF_L:
   return ARM64_USUBL;


  case ENC_USUBLB_Z_ZZ_:
   return ARM64_USUBLB;
  case ENC_USUBLT_Z_ZZ_:
   return ARM64_USUBLT;
  case ENC_USUBW_ASIMDDIFF_W:
   return ARM64_USUBW;


  case ENC_USUBWB_Z_ZZ_:
   return ARM64_USUBWB;
  case ENC_USUBWT_Z_ZZ_:
   return ARM64_USUBWT;
  case ENC_UUNPKHI_Z_Z_:
   return ARM64_UUNPKHI;
  case ENC_UUNPKLO_Z_Z_:
   return ARM64_UUNPKLO;
  case ENC_UXTB_UBFM_32M_BITFIELD:
  case ENC_UXTB_Z_P_Z_:
   return ARM64_UXTB;
  case ENC_UXTH_UBFM_32M_BITFIELD:
  case ENC_UXTH_Z_P_Z_:
   return ARM64_UXTH;
  case ENC_UXTL_USHLL_ASIMDSHF_L:
   return ARM64_UXTL;


  case ENC_UXTW_Z_P_Z_:
   return ARM64_UXTW;
  case ENC_UZP1_ASIMDPERM_ONLY:
  case ENC_UZP1_P_PP_:
  case ENC_UZP1_Z_ZZ_:
  case ENC_UZP1_Z_ZZ_Q:
   return ARM64_UZP1;
  case ENC_UZP2_ASIMDPERM_ONLY:
  case ENC_UZP2_P_PP_:
  case ENC_UZP2_Z_ZZ_:
  case ENC_UZP2_Z_ZZ_Q:
   return ARM64_UZP2;
  case ENC_WFE_HI_HINTS:
   return ARM64_WFE;
  case ENC_WFET_ONLY_SYSTEMINSTRSWITHREG:
   return ARM64_WFET;
  case ENC_WFI_HI_HINTS:
   return ARM64_WFI;
  case ENC_WFIT_ONLY_SYSTEMINSTRSWITHREG:
   return ARM64_WFIT;
  case ENC_WHILEGE_P_P_RR_:
   return ARM64_WHILEGE;
  case ENC_WHILEGT_P_P_RR_:
   return ARM64_WHILEGT;
  case ENC_WHILEHI_P_P_RR_:
   return ARM64_WHILEHI;
  case ENC_WHILEHS_P_P_RR_:
   return ARM64_WHILEHS;
  case ENC_WHILELE_P_P_RR_:
   return ARM64_WHILELE;
  case ENC_WHILELO_P_P_RR_:
   return ARM64_WHILELO;
  case ENC_WHILELS_P_P_RR_:
   return ARM64_WHILELS;
  case ENC_WHILELT_P_P_RR_:
   return ARM64_WHILELT;
  case ENC_WHILERW_P_RR_:
   return ARM64_WHILERW;
  case ENC_WHILEWR_P_RR_:
   return ARM64_WHILEWR;
  case ENC_WRFFR_F_P_:
   return ARM64_WRFFR;
  case ENC_XAFLAG_M_PSTATE:
   return ARM64_XAFLAG;
  case ENC_XAR_VVV2_CRYPTO3_IMM6:
  case ENC_XAR_Z_ZZI_:
   return ARM64_XAR;
  case ENC_XPACD_64Z_DP_1SRC:
   return ARM64_XPACD;
  case ENC_XPACI_64Z_DP_1SRC:
   return ARM64_XPACI;
  case ENC_XPACLRI_HI_HINTS:
   return ARM64_XPACLRI;
  case ENC_XTN_ASIMDMISC_N:
   return ARM64_XTN;


  case ENC_YIELD_HI_HINTS:
   return ARM64_YIELD;
  case ENC_ZIP1_ASIMDPERM_ONLY:
  case ENC_ZIP1_P_PP_:
  case ENC_ZIP1_Z_ZZ_:
  case ENC_ZIP1_Z_ZZ_Q:
   return ARM64_ZIP1;
  case ENC_ZIP2_ASIMDPERM_ONLY:
  case ENC_ZIP2_P_PP_:
  case ENC_ZIP2_Z_ZZ_:
  case ENC_ZIP2_Z_ZZ_Q:
   return ARM64_ZIP2;
  default:
   return ARM64_ERROR;
 }
}

enum Operation enc_to_oper2(enum ENCODING enc)
{
 switch(enc) {
  case ENC_ADDHN_ASIMDDIFF_N:
   return ARM64_ADDHN2;
  case ENC_BFCVTN_ASIMDMISC_4S:
   return ARM64_BFCVTN2;
  case ENC_FCVTL_ASIMDMISC_L:
   return ARM64_FCVTL2;
  case ENC_FCVTN_ASIMDMISC_N:
   return ARM64_FCVTN2;
  case ENC_FCVTXN_ASIMDMISC_N:
   return ARM64_FCVTXN2;
  case ENC_PMULL_ASIMDDIFF_L:
   return ARM64_PMULL2;
  case ENC_RADDHN_ASIMDDIFF_N:
   return ARM64_RADDHN2;
  case ENC_RSHRN_ASIMDSHF_N:
   return ARM64_RSHRN2;
  case ENC_RSUBHN_ASIMDDIFF_N:
   return ARM64_RSUBHN2;
  case ENC_SABAL_ASIMDDIFF_L:
   return ARM64_SABAL2;
  case ENC_SABDL_ASIMDDIFF_L:
   return ARM64_SABDL2;
  case ENC_SADDL_ASIMDDIFF_L:
   return ARM64_SADDL2;
  case ENC_SADDW_ASIMDDIFF_W:
   return ARM64_SADDW2;
  case ENC_SHLL_ASIMDMISC_S:
   return ARM64_SHLL2;
  case ENC_SHRN_ASIMDSHF_N:
   return ARM64_SHRN2;
  case ENC_SMLAL_ASIMDELEM_L:
  case ENC_SMLAL_ASIMDDIFF_L:
   return ARM64_SMLAL2;
  case ENC_SMLSL_ASIMDELEM_L:
  case ENC_SMLSL_ASIMDDIFF_L:
   return ARM64_SMLSL2;
  case ENC_SMULL_ASIMDELEM_L:
  case ENC_SMULL_ASIMDDIFF_L:
   return ARM64_SMULL2;
  case ENC_SQDMLAL_ASIMDELEM_L:
  case ENC_SQDMLAL_ASIMDDIFF_L:
   return ARM64_SQDMLAL2;
  case ENC_SQDMLSL_ASIMDELEM_L:
  case ENC_SQDMLSL_ASIMDDIFF_L:
   return ARM64_SQDMLSL2;
  case ENC_SQDMULL_ASIMDELEM_L:
  case ENC_SQDMULL_ASIMDDIFF_L:
   return ARM64_SQDMULL2;
  case ENC_SQRSHRN_ASIMDSHF_N:
   return ARM64_SQRSHRN2;
  case ENC_SQRSHRUN_ASIMDSHF_N:
   return ARM64_SQRSHRUN2;
  case ENC_SQSHRN_ASIMDSHF_N:
   return ARM64_SQSHRN2;
  case ENC_SQSHRUN_ASIMDSHF_N:
   return ARM64_SQSHRUN2;
  case ENC_SQXTN_ASIMDMISC_N:
   return ARM64_SQXTN2;
  case ENC_SQXTUN_ASIMDMISC_N:
   return ARM64_SQXTUN2;
  case ENC_SSHLL_ASIMDSHF_L:
   return ARM64_SSHLL2;
  case ENC_SSUBL_ASIMDDIFF_L:
   return ARM64_SSUBL2;
  case ENC_SSUBW_ASIMDDIFF_W:
   return ARM64_SSUBW2;
  case ENC_SUBHN_ASIMDDIFF_N:
   return ARM64_SUBHN2;
  case ENC_SXTL_SSHLL_ASIMDSHF_L:
   return ARM64_SXTL2;
  case ENC_UABAL_ASIMDDIFF_L:
   return ARM64_UABAL2;
  case ENC_UABDL_ASIMDDIFF_L:
   return ARM64_UABDL2;
  case ENC_UADDL_ASIMDDIFF_L:
   return ARM64_UADDL2;
  case ENC_UADDW_ASIMDDIFF_W:
   return ARM64_UADDW2;
  case ENC_UMLAL_ASIMDELEM_L:
  case ENC_UMLAL_ASIMDDIFF_L:
   return ARM64_UMLAL2;
  case ENC_UMLSL_ASIMDELEM_L:
  case ENC_UMLSL_ASIMDDIFF_L:
   return ARM64_UMLSL2;
  case ENC_UMULL_ASIMDELEM_L:
  case ENC_UMULL_ASIMDDIFF_L:
   return ARM64_UMULL2;
  case ENC_UQRSHRN_ASIMDSHF_N:
   return ARM64_UQRSHRN2;
  case ENC_UQSHRN_ASIMDSHF_N:
   return ARM64_UQSHRN2;
  case ENC_UQXTN_ASIMDMISC_N:
   return ARM64_UQXTN2;
  case ENC_USHLL_ASIMDSHF_L:
   return ARM64_USHLL2;
  case ENC_USUBL_ASIMDDIFF_L:
   return ARM64_USUBL2;
  case ENC_USUBW_ASIMDDIFF_W:
   return ARM64_USUBW2;
  case ENC_UXTL_USHLL_ASIMDSHF_L:
   return ARM64_UXTL2;
  case ENC_XTN_ASIMDMISC_N:
   return ARM64_XTN2;
  default:
   return ARM64_ERROR;
 }
}
