{"abstracts-retrieval-response": {
    "item": {
        "ait:process-info": {
            "ait:status": {
                "@state": "new",
                "@type": "core",
                "@stage": "S300"
            },
            "ait:date-delivered": {
                "@day": "22",
                "@timestamp": "2020-11-22T19:17:50.000050-05:00",
                "@year": "2020",
                "@month": "11"
            },
            "ait:date-sort": {
                "@day": "23",
                "@year": "2020",
                "@month": "09"
            }
        },
        "xocs:meta": {"xocs:funding-list": {
            "@pui-match": "primary",
            "@has-funding-info": "1",
            "xocs:funding-addon-generated-timestamp": "2021-05-12T13:48:18.458278Z",
            "xocs:funding-addon-type": "http://vtw.elsevier.com/data/voc/AddOnTypes/50.7/aggregated-refined"
        }},
        "bibrecord": {
            "head": {
                "author-group": {
                    "affiliation": {
                        "country": "Belarus",
                        "@afid": "60043973",
                        "@country": "blr",
                        "city": "Minsk",
                        "organization": [
                            {"$": "Belarusian State University of Informatics and Radioelectronics"},
                            {"$": "Department of Computer Engineering"}
                        ],
                        "affiliation-id": {
                            "@afid": "60043973",
                            "@dptid": "112211224"
                        },
                        "ce:source-text": "Belarusian State University of Informatics and Radioelectronics,Department of computer engineering,Minsk,Belarus",
                        "@dptid": "112211224"
                    },
                    "author": [
                        {
                            "ce:given-name": "Eugene V.",
                            "preferred-name": {
                                "ce:given-name": "Eugene V.",
                                "ce:initials": "E.V.",
                                "ce:surname": "Rybenkov",
                                "ce:indexed-name": "Rybenkov E.V."
                            },
                            "@seq": "1",
                            "ce:initials": "E.V.",
                            "@_fa": "true",
                            "@type": "auth",
                            "ce:surname": "Rybenkov",
                            "@auid": "57194227653",
                            "ce:indexed-name": "Rybenkov E.V."
                        },
                        {
                            "ce:given-name": "Nick A.",
                            "preferred-name": {
                                "ce:given-name": "Nick A.",
                                "ce:initials": "N.A.",
                                "ce:surname": "Petrovsky",
                                "ce:indexed-name": "Petrovsky N.A."
                            },
                            "@seq": "2",
                            "ce:initials": "N.A.",
                            "@_fa": "true",
                            "@type": "auth",
                            "ce:surname": "Petrovsky",
                            "@auid": "56511553600",
                            "ce:indexed-name": "Petrovsky N.A."
                        }
                    ]
                },
                "citation-title": "High performance multiplier-less pipelined FPGA architecture for 2-D non-separable quaternionic filter banks",
                "abstracts": "© 2020 Division of Signal Processing and Electronic Systems, Poznan University of Technology (DSPES PUT).This paper presents a systematic design of the 2-D non-separable quaternionic paraunitary filter banks (Q-PUFB) based on the integer-to-integer invertible quaternionic multiplier applied to image processing. In order to achieve higher transform coding gains in multidimensional domain with relatively low-complexity implementation, orthogonal transform 8-channel Q-PUFB factorize into two-dimensional non-separable structures called '64in-64out' (2D NS Q-PUFB). The given structures can be mapped directly to parallel-pipelined processor architecture with minimal latency time 4 (N +1) quaternion multiplication operations, where N is transform order of Q-PUFB. The latency of parallel-pipelined processing does not depend on the size of the original image. Experimental design results on resource utilization and total throughput are obtained using a Xilinx Ultrascale + FPGA Series. System prototype total throughput variates from 13.8 up to 55 million pixels per second and depends on fixed point constraints.",
                "citation-info": {
                    "author-keywords": {"author-keyword": [
                        {
                            "$": "non-separable transform",
                            "@xml:lang": "eng",
                            "@original": "y"
                        },
                        {
                            "$": "quaternionic paraunitary filter banks",
                            "@xml:lang": "eng",
                            "@original": "y"
                        },
                        {
                            "$": "two-dimensional",
                            "@xml:lang": "eng",
                            "@original": "y"
                        }
                    ]},
                    "citation-type": {"@code": "cp"},
                    "citation-language": {
                        "@language": "English",
                        "@xml:lang": "eng"
                    },
                    "abstract-language": {
                        "@language": "English",
                        "@xml:lang": "eng"
                    }
                },
                "source": {
                    "website": {"ce:e-address": {
                        "$": "http://ieeexplore.ieee.org/xpl/conhome.jsp?punumber=1800373",
                        "@type": "email"
                    }},
                    "translated-sourcetitle": {
                        "$": "Signal Processing - Algorithms, Architectures, Arrangements, and Applications Conference Proceedings, SPA",
                        "@xml:lang": "eng"
                    },
                    "volisspag": {
                        "voliss": {"@volume": "2020-September"},
                        "pagerange": {
                            "@first": "42",
                            "@last": "47"
                        }
                    },
                    "@type": "p",
                    "isbn": {
                        "@level": "volume",
                        "$": "9788362065394",
                        "@type": "electronic",
                        "@length": "13"
                    },
                    "additional-srcinfo": {"conferenceinfo": {
                        "confpublication": {"procpartno": "1 of 1"},
                        "confevent": {
                            "confname": "24th IEEE Signal Processing: Algorithms, Architectures, Arrangements, and Applications, SPA 2020",
                            "confnumber": "24",
                            "confcatnumber": "CFP2007D-ART",
                            "confseriestitle": "IEEE Signal Processing: Algorithms, Architectures, Arrangements, and Applications",
                            "conflocation": {
                                "@country": "pol",
                                "city": "Virtual, Poznan"
                            },
                            "confcode": "164707",
                            "confdate": {
                                "enddate": {
                                    "@day": "25",
                                    "@year": "2020",
                                    "@month": "09"
                                },
                                "startdate": {
                                    "@day": "23",
                                    "@year": "2020",
                                    "@month": "09"
                                }
                            }
                        }
                    }},
                    "sourcetitle": "Signal Processing - Algorithms, Architectures, Arrangements, and Applications Conference Proceedings, SPA",
                    "publicationdate": {
                        "month": "09",
                        "year": "2020",
                        "date-text": {
                            "@xfab-added": "true",
                            "$": "23 September 2020"
                        },
                        "day": "23"
                    },
                    "sourcetitle-abbrev": "Signal Process. - Algorithms, Architect., Arrange., Appl. Conf. Proc., SPA",
                    "@country": "usa",
                    "issuetitle": "SPA 2020 - Signal Processing: Algorithms, Architectures, Arrangements, and Applications, Conference Proceedings",
                    "issn": [
                        {
                            "$": "23260319",
                            "@type": "electronic"
                        },
                        {
                            "$": "23260262",
                            "@type": "print"
                        }
                    ],
                    "publicationyear": {"@first": "2020"},
                    "publisher": {"publishername": "IEEE Computer Society"},
                    "article-number": "9241273",
                    "@srcid": "21100298628"
                },
                "enhancement": {"classificationgroup": {"classifications": [
                    {
                        "@type": "ASJC",
                        "classification": [
                            {"$": "1703"},
                            {"$": "1706"},
                            {"$": "1710"},
                            {"$": "1711"}
                        ]
                    },
                    {
                        "@type": "CPXCLASS",
                        "classification": [
                            {
                                "classification-code": "619.1",
                                "classification-description": "Pipe, Piping and Pipelines"
                            },
                            {
                                "classification-code": "703.2",
                                "classification-description": "Electric Filters"
                            },
                            {
                                "classification-code": "714.2",
                                "classification-description": "Semiconductor Devices and Integrated Circuits"
                            },
                            {
                                "classification-code": "721.2",
                                "classification-description": "Logic Elements"
                            },
                            {
                                "classification-code": "722.4",
                                "classification-description": "Digital Computers and Systems"
                            }
                        ]
                    },
                    {
                        "@type": "FLXCLASS",
                        "classification": {
                            "classification-code": "78.22",
                            "classification-description": "PROCESS EQUIPMENT"
                        }
                    },
                    {
                        "@type": "SUBJABBR",
                        "classification": "COMP"
                    }
                ]}}
            },
            "item-info": {
                "copyright": {
                    "$": "Copyright 2020 Elsevier B.V., All rights reserved.",
                    "@type": "Elsevier"
                },
                "dbcollection": [
                    {"$": "CPX"},
                    {"$": "REAXYSCAR"},
                    {"$": "SCOPUS"},
                    {"$": "Scopusbase"}
                ],
                "history": {"date-created": {
                    "@day": "22",
                    "@timestamp": "BST 06:15:59",
                    "@year": "2020",
                    "@month": "11"
                }},
                "itemidlist": {"itemid": [
                    {
                        "$": "633430719",
                        "@idtype": "PUI"
                    },
                    {
                        "$": "929662637",
                        "@idtype": "CAR-ID"
                    },
                    {
                        "$": "20204709514464",
                        "@idtype": "CPX"
                    },
                    {
                        "$": "20202756949",
                        "@idtype": "REAXYSCAR"
                    },
                    {
                        "$": "20204062442",
                        "@idtype": "SCOPUS"
                    },
                    {
                        "$": "85096244187",
                        "@idtype": "SCP"
                    },
                    {
                        "$": "85096244187",
                        "@idtype": "SGR"
                    }
                ]}
            },
            "tail": {"bibliography": {
                "@refcount": "13",
                "reference": [
                    {
                        "ref-fulltext": "E. Bayro-Corrochano, \"The theory and use of the quaternion wavelet transform,\" J. Math. Imaging Vis., vol. 24, pp. 19-35, 2006.",
                        "@id": "1",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2006"},
                            "ref-title": {"ref-titletext": "The theory and use of the quaternion wavelet transform"},
                            "refd-itemidlist": {"itemid": {
                                "$": "33144488247",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {"@volume": "24"},
                                "pagerange": {
                                    "@first": "19",
                                    "@last": "35"
                                }
                            },
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "E.",
                                "@_fa": "true",
                                "ce:surname": "Bayro-Corrochano",
                                "ce:indexed-name": "Bayro-Corrochano E."
                            }]},
                            "ref-sourcetitle": "J. Math. Imaging Vis."
                        },
                        "ce:source-text": "E. Bayro-Corrochano, \"The theory and use of the quaternion wavelet transform,\" J. Math. Imaging Vis., vol. 24, pp. 19-35, 2006."
                    },
                    {
                        "ref-fulltext": "W.l. Chan, H. Choi, and R.g. Baraniuk, \"Coherent multiscale image processing using dual-tree quaternion wavelets,\" IEEE Trans. Image Process., vol. 17, no. 7, pp. 1069-1082, July 2008.",
                        "@id": "2",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2008"},
                            "ref-title": {"ref-titletext": "Coherent multiscale image processing using dual-tree quaternion wavelets"},
                            "refd-itemidlist": {"itemid": {
                                "$": "45949098382",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "17",
                                    "@issue": "7"
                                },
                                "pagerange": {
                                    "@first": "1069",
                                    "@last": "1082"
                                }
                            },
                            "ref-text": "July",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "W.L.",
                                    "@_fa": "true",
                                    "ce:surname": "Chan",
                                    "ce:indexed-name": "Chan W.L."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "H.",
                                    "@_fa": "true",
                                    "ce:surname": "Choi",
                                    "ce:indexed-name": "Choi H."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "R.G.",
                                    "@_fa": "true",
                                    "ce:surname": "Baraniuk",
                                    "ce:indexed-name": "Baraniuk R.G."
                                }
                            ]},
                            "ref-sourcetitle": "Ieee Trans. Image Process."
                        },
                        "ce:source-text": "W.l. Chan, H. Choi, and R.g. Baraniuk, \"Coherent multiscale image processing using dual-tree quaternion wavelets,\" IEEE Trans. Image Process., vol. 17, no. 7, pp. 1069-1082, July 2008."
                    },
                    {
                        "ref-fulltext": "M. Kadiri, M. Djebbouri, and P. Carré, \"Magnitude-phase of the dual-tree quaternionic wavelet transform for multispectral satellite image denoising,\" EURASIP Journal on Image and Video Processing, vol. 2014, no. 1, aug 2014.",
                        "@id": "3",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2014"},
                            "ref-title": {"ref-titletext": "Magnitude-phase of the dual-tree quaternionic wavelet transform for multispectral satellite image denoising"},
                            "refd-itemidlist": {"itemid": {
                                "$": "84929618682",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {"voliss": {
                                "@volume": "2014",
                                "@issue": "1"
                            }},
                            "ref-text": "aug",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "M.",
                                    "@_fa": "true",
                                    "ce:surname": "Kadiri",
                                    "ce:indexed-name": "Kadiri M."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "M.",
                                    "@_fa": "true",
                                    "ce:surname": "Djebbouri",
                                    "ce:indexed-name": "Djebbouri M."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "P.",
                                    "@_fa": "true",
                                    "ce:surname": "Carré",
                                    "ce:indexed-name": "Carre P."
                                }
                            ]},
                            "ref-sourcetitle": "Eurasip Journal on Image and Video Processing"
                        },
                        "ce:source-text": "M. Kadiri, M. Djebbouri, and P. Carré, \"Magnitude-phase of the dual-tree quaternionic wavelet transform for multispectral satellite image denoising,\" EURASIP Journal on Image and Video Processing, vol. 2014, no. 1, aug 2014."
                    },
                    {
                        "ref-fulltext": "M. Parfieniuk and A. Petrovsky, \"Inherently lossless structures for eight-And six-channel linear-phase paraunitary filter banks based on quaternion multipliers,\" Signal Process., vol. 90, pp. 1755-1767, 2010.",
                        "@id": "4",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2010"},
                            "ref-title": {"ref-titletext": "Inherently lossless structures for eight-And six-channel linear-phase paraunitary filter banks based on quaternion multipliers"},
                            "refd-itemidlist": {"itemid": {
                                "$": "76749093970",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {"@volume": "90"},
                                "pagerange": {
                                    "@first": "1755",
                                    "@last": "1767"
                                }
                            },
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "M.",
                                    "@_fa": "true",
                                    "ce:surname": "Parfieniuk",
                                    "ce:indexed-name": "Parfieniuk M."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "A.",
                                    "@_fa": "true",
                                    "ce:surname": "Petrovsky",
                                    "ce:indexed-name": "Petrovsky A."
                                }
                            ]},
                            "ref-sourcetitle": "Signal Process."
                        },
                        "ce:source-text": "M. Parfieniuk and A. Petrovsky, \"Inherently lossless structures for eight-And six-channel linear-phase paraunitary filter banks based on quaternion multipliers,\" Signal Process., vol. 90, pp. 1755-1767, 2010."
                    },
                    {
                        "ref-fulltext": "S. Oraintara, T. D. Tran, P. N. Heller, and T. Q. Nguyen, \"Lattice structure for regular paraunitary linear-phase filterbanks and m-band orthogonal symmetric wavelets,\" IEEE Trans. Signal Process., vol. 49, no. 11, pp. 2659-2672, Nov. 2001.",
                        "@id": "5",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2001"},
                            "ref-title": {"ref-titletext": "Lattice structure for regular paraunitary linear-phase filterbanks and m-band orthogonal symmetric wavelets"},
                            "refd-itemidlist": {"itemid": {
                                "$": "0035503451",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "49",
                                    "@issue": "11"
                                },
                                "pagerange": {
                                    "@first": "2659",
                                    "@last": "2672"
                                }
                            },
                            "ref-text": "Nov.",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "S.",
                                    "@_fa": "true",
                                    "ce:surname": "Oraintara",
                                    "ce:indexed-name": "Oraintara S."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "T.D.",
                                    "@_fa": "true",
                                    "ce:surname": "Tran",
                                    "ce:indexed-name": "Tran T.D."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "P.N.",
                                    "@_fa": "true",
                                    "ce:surname": "Heller",
                                    "ce:indexed-name": "Heller P.N."
                                },
                                {
                                    "@seq": "4",
                                    "ce:initials": "T.Q.",
                                    "@_fa": "true",
                                    "ce:surname": "Nguyen",
                                    "ce:indexed-name": "Nguyen T.Q."
                                }
                            ]},
                            "ref-sourcetitle": "Ieee Trans. Signal Process."
                        },
                        "ce:source-text": "S. Oraintara, T. D. Tran, P. N. Heller, and T. Q. Nguyen, \"Lattice structure for regular paraunitary linear-phase filterbanks and m-band orthogonal symmetric wavelets,\" IEEE Trans. Signal Process., vol. 49, no. 11, pp. 2659-2672, Nov. 2001."
                    },
                    {
                        "ref-fulltext": "E. Rybenkov and N. Petrovsky, \"2-D non-separable integer implementation of paraunitary filter bank based on the quaternionic multiplier block-lifting structure,\" in 2019 27th European Signal Processing Conference (EUSIPCO). sep 2019, IEEE.",
                        "@id": "6",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2019"},
                            "ref-title": {"ref-titletext": "2-D non-separable integer implementation of paraunitary filter bank based on the quaternionic multiplier block-lifting structure"},
                            "refd-itemidlist": {"itemid": {
                                "$": "85075602469",
                                "@idtype": "SGR"
                            }},
                            "ref-text": "sep, IEEE",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "E.",
                                    "@_fa": "true",
                                    "ce:surname": "Rybenkov",
                                    "ce:indexed-name": "Rybenkov E."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "N.",
                                    "@_fa": "true",
                                    "ce:surname": "Petrovsky",
                                    "ce:indexed-name": "Petrovsky N."
                                }
                            ]},
                            "ref-sourcetitle": "2019 27th European Signal Processing Conference (EUSIPCO)"
                        },
                        "ce:source-text": "E. Rybenkov and N. Petrovsky, \"2-D non-separable integer implementation of paraunitary filter bank based on the quaternionic multiplier block-lifting structure,\" in 2019 27th European Signal Processing Conference (EUSIPCO). sep 2019, IEEE."
                    },
                    {
                        "ref-fulltext": "N. Petrovsky, E. Rybenkov, and A. Petrovsky, \"Two-dimensional non-separable quaternionic paraunitary filter banks,\" in IEEE Int. Conf. on Signal Processing: Algorithms, Architectures, Arrangements, and Applications (SPA), sep 2018, pp. 120-125.",
                        "@id": "7",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2018"},
                            "ref-title": {"ref-titletext": "Two-dimensional non-separable quaternionic paraunitary filter banks"},
                            "refd-itemidlist": {"itemid": {
                                "$": "85060490507",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {"pagerange": {
                                "@first": "120",
                                "@last": "125"
                            }},
                            "ref-text": "sep",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "N.",
                                    "@_fa": "true",
                                    "ce:surname": "Petrovsky",
                                    "ce:indexed-name": "Petrovsky N."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "E.",
                                    "@_fa": "true",
                                    "ce:surname": "Rybenkov",
                                    "ce:indexed-name": "Rybenkov E."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "A.",
                                    "@_fa": "true",
                                    "ce:surname": "Petrovsky",
                                    "ce:indexed-name": "Petrovsky A."
                                }
                            ]},
                            "ref-sourcetitle": "Ieee Int. Conf. On Signal Processing: Algorithms, Architectures, Arrangements, and Applications (SPA)"
                        },
                        "ce:source-text": "N. Petrovsky, E. Rybenkov, and A. Petrovsky, \"Two-dimensional non-separable quaternionic paraunitary filter banks,\" in IEEE Int. Conf. on Signal Processing: Algorithms, Architectures, Arrangements, and Applications (SPA), sep 2018, pp. 120-125."
                    },
                    {
                        "ref-fulltext": "N. Petrovsky, A. Stankevich, and A. Petrovsky, \"Low read-only memory distributed arithmetic implementation of quaternion multiplier using split matrix approach,\" Electronics Letters, vol. 50, no. 24, pp. 1809-1811, Nov. 2014.",
                        "@id": "8",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2014"},
                            "ref-title": {"ref-titletext": "Low read-only memory distributed arithmetic implementation of quaternion multiplier using split matrix approach"},
                            "refd-itemidlist": {"itemid": {
                                "$": "84915773913",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "50",
                                    "@issue": "24"
                                },
                                "pagerange": {
                                    "@first": "1809",
                                    "@last": "1811"
                                }
                            },
                            "ref-text": "Nov.",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "N.",
                                    "@_fa": "true",
                                    "ce:surname": "Petrovsky",
                                    "ce:indexed-name": "Petrovsky N."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "A.",
                                    "@_fa": "true",
                                    "ce:surname": "Stankevich",
                                    "ce:indexed-name": "Stankevich A."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "A.",
                                    "@_fa": "true",
                                    "ce:surname": "Petrovsky",
                                    "ce:indexed-name": "Petrovsky A."
                                }
                            ]},
                            "ref-sourcetitle": "Electronics Letters"
                        },
                        "ce:source-text": "N. Petrovsky, A. Stankevich, and A. Petrovsky, \"Low read-only memory distributed arithmetic implementation of quaternion multiplier using split matrix approach,\" Electronics Letters, vol. 50, no. 24, pp. 1809-1811, Nov. 2014."
                    },
                    {
                        "ref-fulltext": "M. Parfieniuk and S. Y. Park, \"Sparse-iteration 4D CORDIC algorithms for multiplying quaternions,\" IEEE Trans. Comput., vol. 65, no. 9, pp. 2859-2871, Sept 2016.",
                        "@id": "9",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2016"},
                            "ref-title": {"ref-titletext": "Sparse-iteration 4d cordic algorithms for multiplying quaternions"},
                            "refd-itemidlist": {"itemid": {
                                "$": "84982136493",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "65",
                                    "@issue": "9"
                                },
                                "pagerange": {
                                    "@first": "2859",
                                    "@last": "2871"
                                }
                            },
                            "ref-text": "Sept",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "M.",
                                    "@_fa": "true",
                                    "ce:surname": "Parfieniuk",
                                    "ce:indexed-name": "Parfieniuk M."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "S.Y.",
                                    "@_fa": "true",
                                    "ce:surname": "Park",
                                    "ce:indexed-name": "Park S.Y."
                                }
                            ]},
                            "ref-sourcetitle": "Ieee Trans. Comput."
                        },
                        "ce:source-text": "M. Parfieniuk and S. Y. Park, \"Sparse-iteration 4D CORDIC algorithms for multiplying quaternions,\" IEEE Trans. Comput., vol. 65, no. 9, pp. 2859-2871, Sept 2016."
                    },
                    {
                        "ref-fulltext": "M. Parfieniuk and A. Petrovsky, \"Quaternion multiplier inspired by the lifting implementation of plane rotations,\" IEEE Trans. on Circuits and Systems I: Fundamental Theory and Applications, vol. 57, no. 10, pp. 2708-2717, Oct. 2010.",
                        "@id": "10",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2010"},
                            "ref-title": {"ref-titletext": "Quaternion multiplier inspired by the lifting implementation of plane rotations"},
                            "refd-itemidlist": {"itemid": {
                                "$": "77957916786",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "57",
                                    "@issue": "10"
                                },
                                "pagerange": {
                                    "@first": "2708",
                                    "@last": "2717"
                                }
                            },
                            "ref-text": "Oct.",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "M.",
                                    "@_fa": "true",
                                    "ce:surname": "Parfieniuk",
                                    "ce:indexed-name": "Parfieniuk M."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "A.",
                                    "@_fa": "true",
                                    "ce:surname": "Petrovsky",
                                    "ce:indexed-name": "Petrovsky A."
                                }
                            ]},
                            "ref-sourcetitle": "Ieee Trans. On Circuits and Systems I: Fundamental Theory and Applications"
                        },
                        "ce:source-text": "M. Parfieniuk and A. Petrovsky, \"Quaternion multiplier inspired by the lifting implementation of plane rotations,\" IEEE Trans. on Circuits and Systems I: Fundamental Theory and Applications, vol. 57, no. 10, pp. 2708-2717, Oct. 2010."
                    },
                    {
                        "ref-fulltext": "N. A. Petrovsky and M. Parfieniuk, \"The CORDIC-inside-lifting architecture for constant-coefficient hardware quaternion multipliers,\" in In Proc. Int. Conf. on Signals and Electronic Systems (ICSES), Wroclaw, Poland, 18-21 Sept. 2012, P. 6.",
                        "@id": "11",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "2012"},
                            "ref-title": {"ref-titletext": "The cordic-inside-lifting architecture for constant-coefficient hardware quaternion multipliers"},
                            "refd-itemidlist": {"itemid": {
                                "$": "84872387342",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {"pagerange": {"@first": "6"}},
                            "ref-text": "Wroclaw, Poland, 18-21 Sept.",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "N.A.",
                                    "@_fa": "true",
                                    "ce:surname": "Petrovsky",
                                    "ce:indexed-name": "Petrovsky N.A."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "M.",
                                    "@_fa": "true",
                                    "ce:surname": "Parfieniuk",
                                    "ce:indexed-name": "Parfieniuk M."
                                }
                            ]},
                            "ref-sourcetitle": "Proc. Int. Conf. On Signals and Electronic Systems (ICSES)"
                        },
                        "ce:source-text": "N. A. Petrovsky and M. Parfieniuk, \"The CORDIC-inside-lifting architecture for constant-coefficient hardware quaternion multipliers,\" in In Proc. Int. Conf. on Signals and Electronic Systems (ICSES), Wroclaw, Poland, 18-21 Sept. 2012, P. 6."
                    },
                    {
                        "ref-fulltext": "S. A. White, \"Applications of distributed arithmetic to digital signal processing: A tutorial review,\" IEEE ASSP Mag., vol. 6, no. 3, pp. 4-19, July 1989.",
                        "@id": "12",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "1989"},
                            "ref-title": {"ref-titletext": "Applications of distributed arithmetic to digital signal processing: A tutorial review"},
                            "refd-itemidlist": {"itemid": {
                                "$": "0024700020",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "6",
                                    "@issue": "3"
                                },
                                "pagerange": {
                                    "@first": "4",
                                    "@last": "19"
                                }
                            },
                            "ref-text": "July",
                            "ref-authors": {"author": [{
                                "@seq": "1",
                                "ce:initials": "S.A.",
                                "@_fa": "true",
                                "ce:surname": "White",
                                "ce:indexed-name": "White S.A."
                            }]},
                            "ref-sourcetitle": "Ieee Assp Mag."
                        },
                        "ce:source-text": "S. A. White, \"Applications of distributed arithmetic to digital signal processing: A tutorial review,\" IEEE ASSP Mag., vol. 6, no. 3, pp. 4-19, July 1989."
                    },
                    {
                        "ref-fulltext": "T. S. Chang, C. Chen, and C. W. Jen, \"New distributed arithmetic algorithm and its application to IDCT,\" IEE Proceedings-Circuits, Devices and Systems, vol. 146, no. 4, pp. 159-163, Aug 1999.",
                        "@id": "13",
                        "ref-info": {
                            "ref-publicationyear": {"@first": "1999"},
                            "ref-title": {"ref-titletext": "New distributed arithmetic algorithm and its application to idct"},
                            "refd-itemidlist": {"itemid": {
                                "$": "0033310592",
                                "@idtype": "SGR"
                            }},
                            "ref-volisspag": {
                                "voliss": {
                                    "@volume": "146",
                                    "@issue": "4"
                                },
                                "pagerange": {
                                    "@first": "159",
                                    "@last": "163"
                                }
                            },
                            "ref-text": "Aug",
                            "ref-authors": {"author": [
                                {
                                    "@seq": "1",
                                    "ce:initials": "T.S.",
                                    "@_fa": "true",
                                    "ce:surname": "Chang",
                                    "ce:indexed-name": "Chang T.S."
                                },
                                {
                                    "@seq": "2",
                                    "ce:initials": "C.",
                                    "@_fa": "true",
                                    "ce:surname": "Chen",
                                    "ce:indexed-name": "Chen C."
                                },
                                {
                                    "@seq": "3",
                                    "ce:initials": "C.W.",
                                    "@_fa": "true",
                                    "ce:surname": "Jen",
                                    "ce:indexed-name": "Jen C.W."
                                }
                            ]},
                            "ref-sourcetitle": "Iee Proceedings-Circuits, Devices and Systems"
                        },
                        "ce:source-text": "T. S. Chang, C. Chen, and C. W. Jen, \"New distributed arithmetic algorithm and its application to IDCT,\" IEE Proceedings-Circuits, Devices and Systems, vol. 146, no. 4, pp. 159-163, Aug 1999."
                    }
                ]
            }}
        }
    },
    "affiliation": {
        "affiliation-city": "Minsk",
        "@id": "60043973",
        "affilname": "Belarusian State University of Informatics and Radioelectronics",
        "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60043973",
        "affiliation-country": "Belarus"
    },
    "coredata": {
        "srctype": "p",
        "eid": "2-s2.0-85096244187",
        "dc:description": "This paper presents a systematic design of the 2-D non-separable quaternionic paraunitary filter banks (Q-PUFB) based on the integer-to-integer invertible quaternionic multiplier applied to image processing. In order to achieve higher transform coding gains in multidimensional domain with relatively low-complexity implementation, orthogonal transform 8-channel Q-PUFB factorize into two-dimensional non-separable structures called '64in-64out' (2D NS Q-PUFB). The given structures can be mapped directly to parallel-pipelined processor architecture with minimal latency time 4 (N +1) quaternion multiplication operations, where N is transform order of Q-PUFB. The latency of parallel-pipelined processing does not depend on the size of the original image. Experimental design results on resource utilization and total throughput are obtained using a Xilinx Ultrascale + FPGA Series. System prototype total throughput variates from 13.8 up to 55 million pixels per second and depends on fixed point constraints.",
        "prism:coverDate": "2020-09-23",
        "prism:aggregationType": "Conference Proceeding",
        "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/85096244187",
        "dc:creator": {"author": [{
            "ce:given-name": "Eugene V.",
            "preferred-name": {
                "ce:given-name": "Eugene V.",
                "ce:initials": "E.V.",
                "ce:surname": "Rybenkov",
                "ce:indexed-name": "Rybenkov E.V."
            },
            "@seq": "1",
            "ce:initials": "E.V.",
            "@_fa": "true",
            "affiliation": {
                "@id": "60043973",
                "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60043973"
            },
            "ce:surname": "Rybenkov",
            "@auid": "57194227653",
            "author-url": "https://api.elsevier.com/content/author/author_id/57194227653",
            "ce:indexed-name": "Rybenkov E.V."
        }]},
        "link": [
            {
                "@_fa": "true",
                "@rel": "self",
                "@href": "https://api.elsevier.com/content/abstract/scopus_id/85096244187"
            },
            {
                "@_fa": "true",
                "@rel": "scopus",
                "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=85096244187&origin=inward"
            },
            {
                "@_fa": "true",
                "@rel": "scopus-citedby",
                "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=85096244187&origin=inward"
            }
        ],
        "prism:isbn": "9788362065394",
        "source-id": "21100298628",
        "citedby-count": "0",
        "prism:volume": "2020-September",
        "subtype": "cp",
        "dc:title": "High performance multiplier-less pipelined FPGA architecture for 2-D non-separable quaternionic filter banks",
        "openaccess": null,
        "prism:issn": "23260319 23260262",
        "publishercopyright": "© 2020 Division of Signal Processing and Electronic Systems, Poznan University of Technology (DSPES PUT).",
        "article-number": "9241273",
        "subtypeDescription": "Conference Paper",
        "prism:publicationName": "Signal Processing - Algorithms, Architectures, Arrangements, and Applications Conference Proceedings, SPA",
        "prism:pageRange": "42-47",
        "prism:endingPage": "47",
        "openaccessFlag": null,
        "prism:startingPage": "42",
        "dc:identifier": "SCOPUS_ID:85096244187",
        "dc:publisher": "IEEE Computer Society"
    },
    "idxterms": {"mainterm": [
        {
            "$": "FPGA architectures",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Multiplication operations",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Orthogonal transforms",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Paraunitary filter bank",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Pipelined processing",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Pipelined processor",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Resource utilizations",
            "@weight": "b",
            "@candidate": "n"
        },
        {
            "$": "Systematic designs",
            "@weight": "b",
            "@candidate": "n"
        }
    ]},
    "language": {"@xml:lang": "eng"},
    "authkeywords": {"author-keyword": [
        {
            "@_fa": "true",
            "$": "non-separable transform"
        },
        {
            "@_fa": "true",
            "$": "quaternionic paraunitary filter banks"
        },
        {
            "@_fa": "true",
            "$": "two-dimensional"
        }
    ]},
    "subject-areas": {"subject-area": [
        {
            "@_fa": "true",
            "$": "Computational Theory and Mathematics",
            "@code": "1703",
            "@abbrev": "COMP"
        },
        {
            "@_fa": "true",
            "$": "Computer Science Applications",
            "@code": "1706",
            "@abbrev": "COMP"
        },
        {
            "@_fa": "true",
            "$": "Information Systems",
            "@code": "1710",
            "@abbrev": "COMP"
        },
        {
            "@_fa": "true",
            "$": "Signal Processing",
            "@code": "1711",
            "@abbrev": "COMP"
        }
    ]},
    "authors": {"author": [
        {
            "ce:given-name": "Eugene V.",
            "preferred-name": {
                "ce:given-name": "Eugene V.",
                "ce:initials": "E.V.",
                "ce:surname": "Rybenkov",
                "ce:indexed-name": "Rybenkov E.V."
            },
            "@seq": "1",
            "ce:initials": "E.V.",
            "@_fa": "true",
            "affiliation": {
                "@id": "60043973",
                "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60043973"
            },
            "ce:surname": "Rybenkov",
            "@auid": "57194227653",
            "author-url": "https://api.elsevier.com/content/author/author_id/57194227653",
            "ce:indexed-name": "Rybenkov E.V."
        },
        {
            "ce:given-name": "Nick A.",
            "preferred-name": {
                "ce:given-name": "Nick A.",
                "ce:initials": "N.A.",
                "ce:surname": "Petrovsky",
                "ce:indexed-name": "Petrovsky N.A."
            },
            "@seq": "2",
            "ce:initials": "N.A.",
            "@_fa": "true",
            "affiliation": {
                "@id": "60043973",
                "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60043973"
            },
            "ce:surname": "Petrovsky",
            "@auid": "56511553600",
            "author-url": "https://api.elsevier.com/content/author/author_id/56511553600",
            "ce:indexed-name": "Petrovsky N.A."
        }
    ]}
}}