<stg><name>backprop_Pipeline_VITIS_LOOP_114_1</name>


<trans_list>

<trans id="782" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="743" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="744" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="745" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="746" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="747" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="748" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="749" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="750" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="751" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="752" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="753" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="754" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="755" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="756" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="757" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="758" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="759" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="760" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="761" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="762" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="763" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="764" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="765" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="766" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="767" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="768" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="769" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="770" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="771" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="772" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="773" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="774" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="775" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="776" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="777" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="778" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="779" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:1 %oracle_activations2_load_63_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_63

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_63_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:2 %oracle_activations2_load_62_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_62

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_62_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:3 %oracle_activations2_load_61_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_61

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_61_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:4 %oracle_activations2_load_60_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_60

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_60_read"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:5 %oracle_activations2_load_59_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_59

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_59_read"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:6 %oracle_activations2_load_58_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_58

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_58_read"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:7 %oracle_activations2_load_57_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_57

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_57_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:8 %oracle_activations2_load_56_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_56

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_56_read"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:9 %oracle_activations2_load_55_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_55

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_55_read"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:10 %oracle_activations2_load_54_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_54

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_54_read"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:11 %oracle_activations2_load_53_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_53

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_53_read"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:12 %oracle_activations2_load_52_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_52

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_52_read"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:13 %oracle_activations2_load_51_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_51

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_51_read"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:14 %oracle_activations2_load_50_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_50

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_50_read"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:15 %oracle_activations2_load_49_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_49

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_49_read"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:16 %oracle_activations2_load_48_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_48

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_48_read"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:17 %oracle_activations2_load_47_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_47

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_47_read"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:18 %oracle_activations2_load_46_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_46

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_46_read"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:19 %oracle_activations2_load_45_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_45

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_45_read"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:20 %oracle_activations2_load_44_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_44

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_44_read"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:21 %oracle_activations2_load_43_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_43

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_43_read"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:22 %oracle_activations2_load_42_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_42

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_42_read"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:23 %oracle_activations2_load_41_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_41

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_41_read"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:24 %oracle_activations2_load_40_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_40

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_40_read"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:25 %oracle_activations2_load_39_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_39

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_39_read"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:26 %oracle_activations2_load_38_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_38

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_38_read"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:27 %oracle_activations2_load_37_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_37

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_37_read"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:28 %oracle_activations2_load_36_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_36

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_36_read"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:29 %oracle_activations2_load_35_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_35

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_35_read"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:30 %oracle_activations2_load_34_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_34

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_34_read"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:31 %oracle_activations2_load_33_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_33

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_33_read"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:32 %oracle_activations2_load_32_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_32

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_32_read"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:33 %oracle_activations2_load_31_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_31

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_31_read"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:34 %oracle_activations2_load_30_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_30

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_30_read"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:35 %oracle_activations2_load_29_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_29

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_29_read"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:36 %oracle_activations2_load_28_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_28

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_28_read"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:37 %oracle_activations2_load_27_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_27

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_27_read"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:38 %oracle_activations2_load_26_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_26

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_26_read"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:39 %oracle_activations2_load_25_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_25

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_25_read"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:40 %oracle_activations2_load_24_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_24

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_24_read"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:41 %oracle_activations2_load_23_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_23

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_23_read"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:42 %oracle_activations2_load_22_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_22

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_22_read"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:43 %oracle_activations2_load_21_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_21

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_21_read"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:44 %oracle_activations2_load_20_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_20

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_20_read"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:45 %oracle_activations2_load_19_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_19

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_19_read"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:46 %oracle_activations2_load_18_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_18

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_18_read"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:47 %oracle_activations2_load_17_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_17

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_17_read"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:48 %oracle_activations2_load_16_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_16

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_16_read"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:49 %oracle_activations2_load_15_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_15

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_15_read"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:50 %oracle_activations2_load_14_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_14

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_14_read"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:51 %oracle_activations2_load_13_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_13

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_13_read"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:52 %oracle_activations2_load_12_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_12

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_12_read"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:53 %oracle_activations2_load_11_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_11

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_11_read"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:54 %oracle_activations2_load_10_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_10

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_10_read"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:55 %oracle_activations2_load_9_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_9

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_9_read"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:56 %oracle_activations2_load_8_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_8

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_8_read"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:57 %oracle_activations2_load_7_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_7

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_7_read"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:58 %oracle_activations2_load_6_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_6

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_6_read"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:59 %oracle_activations2_load_5_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_5

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_5_read"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:60 %oracle_activations2_load_4_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_4

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_4_read"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:61 %oracle_activations2_load_3_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_3

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_3_read"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:62 %oracle_activations2_load_2_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_2

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_2_read"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:63 %oracle_activations2_load_1_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load_1

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_1_read"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:64 %oracle_activations2_load_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %oracle_activations2_load

]]></Node>
<StgValue><ssdm name="oracle_activations2_load_read"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:65 %store_ln0 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:66 %br_ln0 = br void %VITIS_LOOP_115_2.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
VITIS_LOOP_115_2.i:0 %i_18 = load i7 %i

]]></Node>
<StgValue><ssdm name="i_18"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_115_2.i:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_115_2.i:2 %icmp_ln114 = icmp_eq  i7 %i_18, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln114"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
VITIS_LOOP_115_2.i:4 %add_ln114 = add i7 %i_18, i7 1

]]></Node>
<StgValue><ssdm name="add_ln114"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_115_2.i:5 %br_ln114 = br i1 %icmp_ln114, void %VITIS_LOOP_115_2.i.split, void %VITIS_LOOP_128_2.i.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="7">
<![CDATA[
VITIS_LOOP_115_2.i.split:0 %i_24_cast34 = zext i7 %i_18

]]></Node>
<StgValue><ssdm name="i_24_cast34"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:2 %activations1_addr = getelementptr i64 %activations1, i64 0, i64 %i_24_cast34

]]></Node>
<StgValue><ssdm name="activations1_addr"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="6" op_0_bw="7">
<![CDATA[
VITIS_LOOP_115_2.i.split:3 %empty_41 = trunc i7 %i_18

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_115_2.i.split:6 %activations1_load = load i6 %activations1_addr

]]></Node>
<StgValue><ssdm name="activations1_load"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_115_2.i.split:325 %store_ln114 = store i7 %add_ln114, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="120" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_115_2.i.split:6 %activations1_load = load i6 %activations1_addr

]]></Node>
<StgValue><ssdm name="activations1_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="121" st_id="3" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:7 %mul_i4 = dmul i64 %activations1_load, i64 %oracle_activations2_load_read

]]></Node>
<StgValue><ssdm name="mul_i4"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:10 %mul_i4_1 = dmul i64 %activations1_load, i64 %oracle_activations2_load_1_read

]]></Node>
<StgValue><ssdm name="mul_i4_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="123" st_id="4" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:7 %mul_i4 = dmul i64 %activations1_load, i64 %oracle_activations2_load_read

]]></Node>
<StgValue><ssdm name="mul_i4"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:10 %mul_i4_1 = dmul i64 %activations1_load, i64 %oracle_activations2_load_1_read

]]></Node>
<StgValue><ssdm name="mul_i4_1"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:15 %mul_i4_2 = dmul i64 %activations1_load, i64 %oracle_activations2_load_2_read

]]></Node>
<StgValue><ssdm name="mul_i4_2"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:20 %mul_i4_3 = dmul i64 %activations1_load, i64 %oracle_activations2_load_3_read

]]></Node>
<StgValue><ssdm name="mul_i4_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="127" st_id="5" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:7 %mul_i4 = dmul i64 %activations1_load, i64 %oracle_activations2_load_read

]]></Node>
<StgValue><ssdm name="mul_i4"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:10 %mul_i4_1 = dmul i64 %activations1_load, i64 %oracle_activations2_load_1_read

]]></Node>
<StgValue><ssdm name="mul_i4_1"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:15 %mul_i4_2 = dmul i64 %activations1_load, i64 %oracle_activations2_load_2_read

]]></Node>
<StgValue><ssdm name="mul_i4_2"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:20 %mul_i4_3 = dmul i64 %activations1_load, i64 %oracle_activations2_load_3_read

]]></Node>
<StgValue><ssdm name="mul_i4_3"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:25 %mul_i4_4 = dmul i64 %activations1_load, i64 %oracle_activations2_load_4_read

]]></Node>
<StgValue><ssdm name="mul_i4_4"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:30 %mul_i4_5 = dmul i64 %activations1_load, i64 %oracle_activations2_load_5_read

]]></Node>
<StgValue><ssdm name="mul_i4_5"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="133" st_id="6" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:7 %mul_i4 = dmul i64 %activations1_load, i64 %oracle_activations2_load_read

]]></Node>
<StgValue><ssdm name="mul_i4"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:10 %mul_i4_1 = dmul i64 %activations1_load, i64 %oracle_activations2_load_1_read

]]></Node>
<StgValue><ssdm name="mul_i4_1"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:15 %mul_i4_2 = dmul i64 %activations1_load, i64 %oracle_activations2_load_2_read

]]></Node>
<StgValue><ssdm name="mul_i4_2"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:20 %mul_i4_3 = dmul i64 %activations1_load, i64 %oracle_activations2_load_3_read

]]></Node>
<StgValue><ssdm name="mul_i4_3"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:25 %mul_i4_4 = dmul i64 %activations1_load, i64 %oracle_activations2_load_4_read

]]></Node>
<StgValue><ssdm name="mul_i4_4"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:30 %mul_i4_5 = dmul i64 %activations1_load, i64 %oracle_activations2_load_5_read

]]></Node>
<StgValue><ssdm name="mul_i4_5"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:35 %mul_i4_6 = dmul i64 %activations1_load, i64 %oracle_activations2_load_6_read

]]></Node>
<StgValue><ssdm name="mul_i4_6"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:40 %mul_i4_7 = dmul i64 %activations1_load, i64 %oracle_activations2_load_7_read

]]></Node>
<StgValue><ssdm name="mul_i4_7"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="141" st_id="7" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:7 %mul_i4 = dmul i64 %activations1_load, i64 %oracle_activations2_load_read

]]></Node>
<StgValue><ssdm name="mul_i4"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:10 %mul_i4_1 = dmul i64 %activations1_load, i64 %oracle_activations2_load_1_read

]]></Node>
<StgValue><ssdm name="mul_i4_1"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:15 %mul_i4_2 = dmul i64 %activations1_load, i64 %oracle_activations2_load_2_read

]]></Node>
<StgValue><ssdm name="mul_i4_2"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:20 %mul_i4_3 = dmul i64 %activations1_load, i64 %oracle_activations2_load_3_read

]]></Node>
<StgValue><ssdm name="mul_i4_3"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:25 %mul_i4_4 = dmul i64 %activations1_load, i64 %oracle_activations2_load_4_read

]]></Node>
<StgValue><ssdm name="mul_i4_4"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:30 %mul_i4_5 = dmul i64 %activations1_load, i64 %oracle_activations2_load_5_read

]]></Node>
<StgValue><ssdm name="mul_i4_5"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:35 %mul_i4_6 = dmul i64 %activations1_load, i64 %oracle_activations2_load_6_read

]]></Node>
<StgValue><ssdm name="mul_i4_6"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:40 %mul_i4_7 = dmul i64 %activations1_load, i64 %oracle_activations2_load_7_read

]]></Node>
<StgValue><ssdm name="mul_i4_7"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:45 %mul_i4_8 = dmul i64 %activations1_load, i64 %oracle_activations2_load_8_read

]]></Node>
<StgValue><ssdm name="mul_i4_8"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:50 %mul_i4_9 = dmul i64 %activations1_load, i64 %oracle_activations2_load_9_read

]]></Node>
<StgValue><ssdm name="mul_i4_9"/></StgValue>
</operation>

<operation id="699" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="0">
<![CDATA[
VITIS_LOOP_128_2.i.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="151" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="12" op_0_bw="12" op_1_bw="6" op_2_bw="6">
<![CDATA[
VITIS_LOOP_115_2.i.split:4 %tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty_41, i6 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:5 %p_cast36 = zext i12 %tmp_s

]]></Node>
<StgValue><ssdm name="p_cast36"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:8 %delta_weights2_addr = getelementptr i64 %delta_weights2, i64 0, i64 %p_cast36

]]></Node>
<StgValue><ssdm name="delta_weights2_addr"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:9 %store_ln116 = store i64 %mul_i4, i12 %delta_weights2_addr

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:11 %or_ln116 = or i12 %tmp_s, i12 1

]]></Node>
<StgValue><ssdm name="or_ln116"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:12 %zext_ln116 = zext i12 %or_ln116

]]></Node>
<StgValue><ssdm name="zext_ln116"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:13 %delta_weights2_addr_1 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_1"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:14 %store_ln116 = store i64 %mul_i4_1, i12 %delta_weights2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:15 %mul_i4_2 = dmul i64 %activations1_load, i64 %oracle_activations2_load_2_read

]]></Node>
<StgValue><ssdm name="mul_i4_2"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:20 %mul_i4_3 = dmul i64 %activations1_load, i64 %oracle_activations2_load_3_read

]]></Node>
<StgValue><ssdm name="mul_i4_3"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:25 %mul_i4_4 = dmul i64 %activations1_load, i64 %oracle_activations2_load_4_read

]]></Node>
<StgValue><ssdm name="mul_i4_4"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:30 %mul_i4_5 = dmul i64 %activations1_load, i64 %oracle_activations2_load_5_read

]]></Node>
<StgValue><ssdm name="mul_i4_5"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:35 %mul_i4_6 = dmul i64 %activations1_load, i64 %oracle_activations2_load_6_read

]]></Node>
<StgValue><ssdm name="mul_i4_6"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:40 %mul_i4_7 = dmul i64 %activations1_load, i64 %oracle_activations2_load_7_read

]]></Node>
<StgValue><ssdm name="mul_i4_7"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:45 %mul_i4_8 = dmul i64 %activations1_load, i64 %oracle_activations2_load_8_read

]]></Node>
<StgValue><ssdm name="mul_i4_8"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:50 %mul_i4_9 = dmul i64 %activations1_load, i64 %oracle_activations2_load_9_read

]]></Node>
<StgValue><ssdm name="mul_i4_9"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:55 %mul_i4_s = dmul i64 %activations1_load, i64 %oracle_activations2_load_10_read

]]></Node>
<StgValue><ssdm name="mul_i4_s"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:60 %mul_i4_10 = dmul i64 %activations1_load, i64 %oracle_activations2_load_11_read

]]></Node>
<StgValue><ssdm name="mul_i4_10"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="169" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:16 %or_ln116_1 = or i12 %tmp_s, i12 2

]]></Node>
<StgValue><ssdm name="or_ln116_1"/></StgValue>
</operation>

<operation id="170" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:17 %zext_ln116_1 = zext i12 %or_ln116_1

]]></Node>
<StgValue><ssdm name="zext_ln116_1"/></StgValue>
</operation>

<operation id="171" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:18 %delta_weights2_addr_2 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_1

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_2"/></StgValue>
</operation>

<operation id="172" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:19 %store_ln116 = store i64 %mul_i4_2, i12 %delta_weights2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="173" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:21 %or_ln116_2 = or i12 %tmp_s, i12 3

]]></Node>
<StgValue><ssdm name="or_ln116_2"/></StgValue>
</operation>

<operation id="174" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:22 %zext_ln116_2 = zext i12 %or_ln116_2

]]></Node>
<StgValue><ssdm name="zext_ln116_2"/></StgValue>
</operation>

<operation id="175" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:23 %delta_weights2_addr_3 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_2

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_3"/></StgValue>
</operation>

<operation id="176" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:24 %store_ln116 = store i64 %mul_i4_3, i12 %delta_weights2_addr_3

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="177" st_id="9" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:25 %mul_i4_4 = dmul i64 %activations1_load, i64 %oracle_activations2_load_4_read

]]></Node>
<StgValue><ssdm name="mul_i4_4"/></StgValue>
</operation>

<operation id="178" st_id="9" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:30 %mul_i4_5 = dmul i64 %activations1_load, i64 %oracle_activations2_load_5_read

]]></Node>
<StgValue><ssdm name="mul_i4_5"/></StgValue>
</operation>

<operation id="179" st_id="9" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:35 %mul_i4_6 = dmul i64 %activations1_load, i64 %oracle_activations2_load_6_read

]]></Node>
<StgValue><ssdm name="mul_i4_6"/></StgValue>
</operation>

<operation id="180" st_id="9" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:40 %mul_i4_7 = dmul i64 %activations1_load, i64 %oracle_activations2_load_7_read

]]></Node>
<StgValue><ssdm name="mul_i4_7"/></StgValue>
</operation>

<operation id="181" st_id="9" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:45 %mul_i4_8 = dmul i64 %activations1_load, i64 %oracle_activations2_load_8_read

]]></Node>
<StgValue><ssdm name="mul_i4_8"/></StgValue>
</operation>

<operation id="182" st_id="9" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:50 %mul_i4_9 = dmul i64 %activations1_load, i64 %oracle_activations2_load_9_read

]]></Node>
<StgValue><ssdm name="mul_i4_9"/></StgValue>
</operation>

<operation id="183" st_id="9" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:55 %mul_i4_s = dmul i64 %activations1_load, i64 %oracle_activations2_load_10_read

]]></Node>
<StgValue><ssdm name="mul_i4_s"/></StgValue>
</operation>

<operation id="184" st_id="9" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:60 %mul_i4_10 = dmul i64 %activations1_load, i64 %oracle_activations2_load_11_read

]]></Node>
<StgValue><ssdm name="mul_i4_10"/></StgValue>
</operation>

<operation id="185" st_id="9" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:65 %mul_i4_11 = dmul i64 %activations1_load, i64 %oracle_activations2_load_12_read

]]></Node>
<StgValue><ssdm name="mul_i4_11"/></StgValue>
</operation>

<operation id="186" st_id="9" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:70 %mul_i4_12 = dmul i64 %activations1_load, i64 %oracle_activations2_load_13_read

]]></Node>
<StgValue><ssdm name="mul_i4_12"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="187" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:26 %or_ln116_3 = or i12 %tmp_s, i12 4

]]></Node>
<StgValue><ssdm name="or_ln116_3"/></StgValue>
</operation>

<operation id="188" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:27 %zext_ln116_3 = zext i12 %or_ln116_3

]]></Node>
<StgValue><ssdm name="zext_ln116_3"/></StgValue>
</operation>

<operation id="189" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:28 %delta_weights2_addr_4 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_3

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_4"/></StgValue>
</operation>

<operation id="190" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:29 %store_ln116 = store i64 %mul_i4_4, i12 %delta_weights2_addr_4

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="191" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:31 %or_ln116_4 = or i12 %tmp_s, i12 5

]]></Node>
<StgValue><ssdm name="or_ln116_4"/></StgValue>
</operation>

<operation id="192" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:32 %zext_ln116_4 = zext i12 %or_ln116_4

]]></Node>
<StgValue><ssdm name="zext_ln116_4"/></StgValue>
</operation>

<operation id="193" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:33 %delta_weights2_addr_5 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_4

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_5"/></StgValue>
</operation>

<operation id="194" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:34 %store_ln116 = store i64 %mul_i4_5, i12 %delta_weights2_addr_5

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="195" st_id="10" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:35 %mul_i4_6 = dmul i64 %activations1_load, i64 %oracle_activations2_load_6_read

]]></Node>
<StgValue><ssdm name="mul_i4_6"/></StgValue>
</operation>

<operation id="196" st_id="10" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:40 %mul_i4_7 = dmul i64 %activations1_load, i64 %oracle_activations2_load_7_read

]]></Node>
<StgValue><ssdm name="mul_i4_7"/></StgValue>
</operation>

<operation id="197" st_id="10" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:45 %mul_i4_8 = dmul i64 %activations1_load, i64 %oracle_activations2_load_8_read

]]></Node>
<StgValue><ssdm name="mul_i4_8"/></StgValue>
</operation>

<operation id="198" st_id="10" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:50 %mul_i4_9 = dmul i64 %activations1_load, i64 %oracle_activations2_load_9_read

]]></Node>
<StgValue><ssdm name="mul_i4_9"/></StgValue>
</operation>

<operation id="199" st_id="10" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:55 %mul_i4_s = dmul i64 %activations1_load, i64 %oracle_activations2_load_10_read

]]></Node>
<StgValue><ssdm name="mul_i4_s"/></StgValue>
</operation>

<operation id="200" st_id="10" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:60 %mul_i4_10 = dmul i64 %activations1_load, i64 %oracle_activations2_load_11_read

]]></Node>
<StgValue><ssdm name="mul_i4_10"/></StgValue>
</operation>

<operation id="201" st_id="10" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:65 %mul_i4_11 = dmul i64 %activations1_load, i64 %oracle_activations2_load_12_read

]]></Node>
<StgValue><ssdm name="mul_i4_11"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:70 %mul_i4_12 = dmul i64 %activations1_load, i64 %oracle_activations2_load_13_read

]]></Node>
<StgValue><ssdm name="mul_i4_12"/></StgValue>
</operation>

<operation id="203" st_id="10" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:75 %mul_i4_13 = dmul i64 %activations1_load, i64 %oracle_activations2_load_14_read

]]></Node>
<StgValue><ssdm name="mul_i4_13"/></StgValue>
</operation>

<operation id="204" st_id="10" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:80 %mul_i4_14 = dmul i64 %activations1_load, i64 %oracle_activations2_load_15_read

]]></Node>
<StgValue><ssdm name="mul_i4_14"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="205" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:36 %or_ln116_5 = or i12 %tmp_s, i12 6

]]></Node>
<StgValue><ssdm name="or_ln116_5"/></StgValue>
</operation>

<operation id="206" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:37 %zext_ln116_5 = zext i12 %or_ln116_5

]]></Node>
<StgValue><ssdm name="zext_ln116_5"/></StgValue>
</operation>

<operation id="207" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:38 %delta_weights2_addr_6 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_5

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_6"/></StgValue>
</operation>

<operation id="208" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:39 %store_ln116 = store i64 %mul_i4_6, i12 %delta_weights2_addr_6

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="209" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:41 %or_ln116_6 = or i12 %tmp_s, i12 7

]]></Node>
<StgValue><ssdm name="or_ln116_6"/></StgValue>
</operation>

<operation id="210" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:42 %zext_ln116_6 = zext i12 %or_ln116_6

]]></Node>
<StgValue><ssdm name="zext_ln116_6"/></StgValue>
</operation>

<operation id="211" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:43 %delta_weights2_addr_7 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_6

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_7"/></StgValue>
</operation>

<operation id="212" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:44 %store_ln116 = store i64 %mul_i4_7, i12 %delta_weights2_addr_7

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="213" st_id="11" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:45 %mul_i4_8 = dmul i64 %activations1_load, i64 %oracle_activations2_load_8_read

]]></Node>
<StgValue><ssdm name="mul_i4_8"/></StgValue>
</operation>

<operation id="214" st_id="11" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:50 %mul_i4_9 = dmul i64 %activations1_load, i64 %oracle_activations2_load_9_read

]]></Node>
<StgValue><ssdm name="mul_i4_9"/></StgValue>
</operation>

<operation id="215" st_id="11" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:55 %mul_i4_s = dmul i64 %activations1_load, i64 %oracle_activations2_load_10_read

]]></Node>
<StgValue><ssdm name="mul_i4_s"/></StgValue>
</operation>

<operation id="216" st_id="11" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:60 %mul_i4_10 = dmul i64 %activations1_load, i64 %oracle_activations2_load_11_read

]]></Node>
<StgValue><ssdm name="mul_i4_10"/></StgValue>
</operation>

<operation id="217" st_id="11" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:65 %mul_i4_11 = dmul i64 %activations1_load, i64 %oracle_activations2_load_12_read

]]></Node>
<StgValue><ssdm name="mul_i4_11"/></StgValue>
</operation>

<operation id="218" st_id="11" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:70 %mul_i4_12 = dmul i64 %activations1_load, i64 %oracle_activations2_load_13_read

]]></Node>
<StgValue><ssdm name="mul_i4_12"/></StgValue>
</operation>

<operation id="219" st_id="11" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:75 %mul_i4_13 = dmul i64 %activations1_load, i64 %oracle_activations2_load_14_read

]]></Node>
<StgValue><ssdm name="mul_i4_13"/></StgValue>
</operation>

<operation id="220" st_id="11" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:80 %mul_i4_14 = dmul i64 %activations1_load, i64 %oracle_activations2_load_15_read

]]></Node>
<StgValue><ssdm name="mul_i4_14"/></StgValue>
</operation>

<operation id="221" st_id="11" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:85 %mul_i4_15 = dmul i64 %activations1_load, i64 %oracle_activations2_load_16_read

]]></Node>
<StgValue><ssdm name="mul_i4_15"/></StgValue>
</operation>

<operation id="222" st_id="11" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:90 %mul_i4_16 = dmul i64 %activations1_load, i64 %oracle_activations2_load_17_read

]]></Node>
<StgValue><ssdm name="mul_i4_16"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="223" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:46 %or_ln116_7 = or i12 %tmp_s, i12 8

]]></Node>
<StgValue><ssdm name="or_ln116_7"/></StgValue>
</operation>

<operation id="224" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:47 %zext_ln116_7 = zext i12 %or_ln116_7

]]></Node>
<StgValue><ssdm name="zext_ln116_7"/></StgValue>
</operation>

<operation id="225" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:48 %delta_weights2_addr_8 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_7

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_8"/></StgValue>
</operation>

<operation id="226" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:49 %store_ln116 = store i64 %mul_i4_8, i12 %delta_weights2_addr_8

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="227" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:51 %or_ln116_8 = or i12 %tmp_s, i12 9

]]></Node>
<StgValue><ssdm name="or_ln116_8"/></StgValue>
</operation>

<operation id="228" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:52 %zext_ln116_8 = zext i12 %or_ln116_8

]]></Node>
<StgValue><ssdm name="zext_ln116_8"/></StgValue>
</operation>

<operation id="229" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:53 %delta_weights2_addr_9 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_8

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_9"/></StgValue>
</operation>

<operation id="230" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:54 %store_ln116 = store i64 %mul_i4_9, i12 %delta_weights2_addr_9

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="231" st_id="12" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:55 %mul_i4_s = dmul i64 %activations1_load, i64 %oracle_activations2_load_10_read

]]></Node>
<StgValue><ssdm name="mul_i4_s"/></StgValue>
</operation>

<operation id="232" st_id="12" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:60 %mul_i4_10 = dmul i64 %activations1_load, i64 %oracle_activations2_load_11_read

]]></Node>
<StgValue><ssdm name="mul_i4_10"/></StgValue>
</operation>

<operation id="233" st_id="12" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:65 %mul_i4_11 = dmul i64 %activations1_load, i64 %oracle_activations2_load_12_read

]]></Node>
<StgValue><ssdm name="mul_i4_11"/></StgValue>
</operation>

<operation id="234" st_id="12" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:70 %mul_i4_12 = dmul i64 %activations1_load, i64 %oracle_activations2_load_13_read

]]></Node>
<StgValue><ssdm name="mul_i4_12"/></StgValue>
</operation>

<operation id="235" st_id="12" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:75 %mul_i4_13 = dmul i64 %activations1_load, i64 %oracle_activations2_load_14_read

]]></Node>
<StgValue><ssdm name="mul_i4_13"/></StgValue>
</operation>

<operation id="236" st_id="12" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:80 %mul_i4_14 = dmul i64 %activations1_load, i64 %oracle_activations2_load_15_read

]]></Node>
<StgValue><ssdm name="mul_i4_14"/></StgValue>
</operation>

<operation id="237" st_id="12" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:85 %mul_i4_15 = dmul i64 %activations1_load, i64 %oracle_activations2_load_16_read

]]></Node>
<StgValue><ssdm name="mul_i4_15"/></StgValue>
</operation>

<operation id="238" st_id="12" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:90 %mul_i4_16 = dmul i64 %activations1_load, i64 %oracle_activations2_load_17_read

]]></Node>
<StgValue><ssdm name="mul_i4_16"/></StgValue>
</operation>

<operation id="239" st_id="12" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:95 %mul_i4_17 = dmul i64 %activations1_load, i64 %oracle_activations2_load_18_read

]]></Node>
<StgValue><ssdm name="mul_i4_17"/></StgValue>
</operation>

<operation id="240" st_id="12" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:100 %mul_i4_18 = dmul i64 %activations1_load, i64 %oracle_activations2_load_19_read

]]></Node>
<StgValue><ssdm name="mul_i4_18"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="241" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:56 %or_ln116_9 = or i12 %tmp_s, i12 10

]]></Node>
<StgValue><ssdm name="or_ln116_9"/></StgValue>
</operation>

<operation id="242" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:57 %zext_ln116_9 = zext i12 %or_ln116_9

]]></Node>
<StgValue><ssdm name="zext_ln116_9"/></StgValue>
</operation>

<operation id="243" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:58 %delta_weights2_addr_10 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_9

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_10"/></StgValue>
</operation>

<operation id="244" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:59 %store_ln116 = store i64 %mul_i4_s, i12 %delta_weights2_addr_10

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="245" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:61 %or_ln116_10 = or i12 %tmp_s, i12 11

]]></Node>
<StgValue><ssdm name="or_ln116_10"/></StgValue>
</operation>

<operation id="246" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:62 %zext_ln116_10 = zext i12 %or_ln116_10

]]></Node>
<StgValue><ssdm name="zext_ln116_10"/></StgValue>
</operation>

<operation id="247" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:63 %delta_weights2_addr_11 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_10

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_11"/></StgValue>
</operation>

<operation id="248" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:64 %store_ln116 = store i64 %mul_i4_10, i12 %delta_weights2_addr_11

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="249" st_id="13" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:65 %mul_i4_11 = dmul i64 %activations1_load, i64 %oracle_activations2_load_12_read

]]></Node>
<StgValue><ssdm name="mul_i4_11"/></StgValue>
</operation>

<operation id="250" st_id="13" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:70 %mul_i4_12 = dmul i64 %activations1_load, i64 %oracle_activations2_load_13_read

]]></Node>
<StgValue><ssdm name="mul_i4_12"/></StgValue>
</operation>

<operation id="251" st_id="13" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:75 %mul_i4_13 = dmul i64 %activations1_load, i64 %oracle_activations2_load_14_read

]]></Node>
<StgValue><ssdm name="mul_i4_13"/></StgValue>
</operation>

<operation id="252" st_id="13" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:80 %mul_i4_14 = dmul i64 %activations1_load, i64 %oracle_activations2_load_15_read

]]></Node>
<StgValue><ssdm name="mul_i4_14"/></StgValue>
</operation>

<operation id="253" st_id="13" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:85 %mul_i4_15 = dmul i64 %activations1_load, i64 %oracle_activations2_load_16_read

]]></Node>
<StgValue><ssdm name="mul_i4_15"/></StgValue>
</operation>

<operation id="254" st_id="13" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:90 %mul_i4_16 = dmul i64 %activations1_load, i64 %oracle_activations2_load_17_read

]]></Node>
<StgValue><ssdm name="mul_i4_16"/></StgValue>
</operation>

<operation id="255" st_id="13" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:95 %mul_i4_17 = dmul i64 %activations1_load, i64 %oracle_activations2_load_18_read

]]></Node>
<StgValue><ssdm name="mul_i4_17"/></StgValue>
</operation>

<operation id="256" st_id="13" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:100 %mul_i4_18 = dmul i64 %activations1_load, i64 %oracle_activations2_load_19_read

]]></Node>
<StgValue><ssdm name="mul_i4_18"/></StgValue>
</operation>

<operation id="257" st_id="13" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:105 %mul_i4_19 = dmul i64 %activations1_load, i64 %oracle_activations2_load_20_read

]]></Node>
<StgValue><ssdm name="mul_i4_19"/></StgValue>
</operation>

<operation id="258" st_id="13" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:110 %mul_i4_20 = dmul i64 %activations1_load, i64 %oracle_activations2_load_21_read

]]></Node>
<StgValue><ssdm name="mul_i4_20"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="259" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:66 %or_ln116_11 = or i12 %tmp_s, i12 12

]]></Node>
<StgValue><ssdm name="or_ln116_11"/></StgValue>
</operation>

<operation id="260" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:67 %zext_ln116_11 = zext i12 %or_ln116_11

]]></Node>
<StgValue><ssdm name="zext_ln116_11"/></StgValue>
</operation>

<operation id="261" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:68 %delta_weights2_addr_12 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_11

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_12"/></StgValue>
</operation>

<operation id="262" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:69 %store_ln116 = store i64 %mul_i4_11, i12 %delta_weights2_addr_12

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="263" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:71 %or_ln116_12 = or i12 %tmp_s, i12 13

]]></Node>
<StgValue><ssdm name="or_ln116_12"/></StgValue>
</operation>

<operation id="264" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:72 %zext_ln116_12 = zext i12 %or_ln116_12

]]></Node>
<StgValue><ssdm name="zext_ln116_12"/></StgValue>
</operation>

<operation id="265" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:73 %delta_weights2_addr_13 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_12

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_13"/></StgValue>
</operation>

<operation id="266" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:74 %store_ln116 = store i64 %mul_i4_12, i12 %delta_weights2_addr_13

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="267" st_id="14" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:75 %mul_i4_13 = dmul i64 %activations1_load, i64 %oracle_activations2_load_14_read

]]></Node>
<StgValue><ssdm name="mul_i4_13"/></StgValue>
</operation>

<operation id="268" st_id="14" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:80 %mul_i4_14 = dmul i64 %activations1_load, i64 %oracle_activations2_load_15_read

]]></Node>
<StgValue><ssdm name="mul_i4_14"/></StgValue>
</operation>

<operation id="269" st_id="14" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:85 %mul_i4_15 = dmul i64 %activations1_load, i64 %oracle_activations2_load_16_read

]]></Node>
<StgValue><ssdm name="mul_i4_15"/></StgValue>
</operation>

<operation id="270" st_id="14" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:90 %mul_i4_16 = dmul i64 %activations1_load, i64 %oracle_activations2_load_17_read

]]></Node>
<StgValue><ssdm name="mul_i4_16"/></StgValue>
</operation>

<operation id="271" st_id="14" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:95 %mul_i4_17 = dmul i64 %activations1_load, i64 %oracle_activations2_load_18_read

]]></Node>
<StgValue><ssdm name="mul_i4_17"/></StgValue>
</operation>

<operation id="272" st_id="14" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:100 %mul_i4_18 = dmul i64 %activations1_load, i64 %oracle_activations2_load_19_read

]]></Node>
<StgValue><ssdm name="mul_i4_18"/></StgValue>
</operation>

<operation id="273" st_id="14" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:105 %mul_i4_19 = dmul i64 %activations1_load, i64 %oracle_activations2_load_20_read

]]></Node>
<StgValue><ssdm name="mul_i4_19"/></StgValue>
</operation>

<operation id="274" st_id="14" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:110 %mul_i4_20 = dmul i64 %activations1_load, i64 %oracle_activations2_load_21_read

]]></Node>
<StgValue><ssdm name="mul_i4_20"/></StgValue>
</operation>

<operation id="275" st_id="14" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:115 %mul_i4_21 = dmul i64 %activations1_load, i64 %oracle_activations2_load_22_read

]]></Node>
<StgValue><ssdm name="mul_i4_21"/></StgValue>
</operation>

<operation id="276" st_id="14" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:120 %mul_i4_22 = dmul i64 %activations1_load, i64 %oracle_activations2_load_23_read

]]></Node>
<StgValue><ssdm name="mul_i4_22"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="277" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:76 %or_ln116_13 = or i12 %tmp_s, i12 14

]]></Node>
<StgValue><ssdm name="or_ln116_13"/></StgValue>
</operation>

<operation id="278" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:77 %zext_ln116_13 = zext i12 %or_ln116_13

]]></Node>
<StgValue><ssdm name="zext_ln116_13"/></StgValue>
</operation>

<operation id="279" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:78 %delta_weights2_addr_14 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_13

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_14"/></StgValue>
</operation>

<operation id="280" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:79 %store_ln116 = store i64 %mul_i4_13, i12 %delta_weights2_addr_14

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="281" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:81 %or_ln116_14 = or i12 %tmp_s, i12 15

]]></Node>
<StgValue><ssdm name="or_ln116_14"/></StgValue>
</operation>

<operation id="282" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:82 %zext_ln116_14 = zext i12 %or_ln116_14

]]></Node>
<StgValue><ssdm name="zext_ln116_14"/></StgValue>
</operation>

<operation id="283" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:83 %delta_weights2_addr_15 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_14

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_15"/></StgValue>
</operation>

<operation id="284" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:84 %store_ln116 = store i64 %mul_i4_14, i12 %delta_weights2_addr_15

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="285" st_id="15" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:85 %mul_i4_15 = dmul i64 %activations1_load, i64 %oracle_activations2_load_16_read

]]></Node>
<StgValue><ssdm name="mul_i4_15"/></StgValue>
</operation>

<operation id="286" st_id="15" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:90 %mul_i4_16 = dmul i64 %activations1_load, i64 %oracle_activations2_load_17_read

]]></Node>
<StgValue><ssdm name="mul_i4_16"/></StgValue>
</operation>

<operation id="287" st_id="15" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:95 %mul_i4_17 = dmul i64 %activations1_load, i64 %oracle_activations2_load_18_read

]]></Node>
<StgValue><ssdm name="mul_i4_17"/></StgValue>
</operation>

<operation id="288" st_id="15" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:100 %mul_i4_18 = dmul i64 %activations1_load, i64 %oracle_activations2_load_19_read

]]></Node>
<StgValue><ssdm name="mul_i4_18"/></StgValue>
</operation>

<operation id="289" st_id="15" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:105 %mul_i4_19 = dmul i64 %activations1_load, i64 %oracle_activations2_load_20_read

]]></Node>
<StgValue><ssdm name="mul_i4_19"/></StgValue>
</operation>

<operation id="290" st_id="15" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:110 %mul_i4_20 = dmul i64 %activations1_load, i64 %oracle_activations2_load_21_read

]]></Node>
<StgValue><ssdm name="mul_i4_20"/></StgValue>
</operation>

<operation id="291" st_id="15" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:115 %mul_i4_21 = dmul i64 %activations1_load, i64 %oracle_activations2_load_22_read

]]></Node>
<StgValue><ssdm name="mul_i4_21"/></StgValue>
</operation>

<operation id="292" st_id="15" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:120 %mul_i4_22 = dmul i64 %activations1_load, i64 %oracle_activations2_load_23_read

]]></Node>
<StgValue><ssdm name="mul_i4_22"/></StgValue>
</operation>

<operation id="293" st_id="15" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:125 %mul_i4_23 = dmul i64 %activations1_load, i64 %oracle_activations2_load_24_read

]]></Node>
<StgValue><ssdm name="mul_i4_23"/></StgValue>
</operation>

<operation id="294" st_id="15" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:130 %mul_i4_24 = dmul i64 %activations1_load, i64 %oracle_activations2_load_25_read

]]></Node>
<StgValue><ssdm name="mul_i4_24"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="295" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:86 %or_ln116_15 = or i12 %tmp_s, i12 16

]]></Node>
<StgValue><ssdm name="or_ln116_15"/></StgValue>
</operation>

<operation id="296" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:87 %zext_ln116_15 = zext i12 %or_ln116_15

]]></Node>
<StgValue><ssdm name="zext_ln116_15"/></StgValue>
</operation>

<operation id="297" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:88 %delta_weights2_addr_16 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_15

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_16"/></StgValue>
</operation>

<operation id="298" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:89 %store_ln116 = store i64 %mul_i4_15, i12 %delta_weights2_addr_16

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="299" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:91 %or_ln116_16 = or i12 %tmp_s, i12 17

]]></Node>
<StgValue><ssdm name="or_ln116_16"/></StgValue>
</operation>

<operation id="300" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:92 %zext_ln116_16 = zext i12 %or_ln116_16

]]></Node>
<StgValue><ssdm name="zext_ln116_16"/></StgValue>
</operation>

<operation id="301" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:93 %delta_weights2_addr_17 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_16

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_17"/></StgValue>
</operation>

<operation id="302" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:94 %store_ln116 = store i64 %mul_i4_16, i12 %delta_weights2_addr_17

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="303" st_id="16" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:95 %mul_i4_17 = dmul i64 %activations1_load, i64 %oracle_activations2_load_18_read

]]></Node>
<StgValue><ssdm name="mul_i4_17"/></StgValue>
</operation>

<operation id="304" st_id="16" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:100 %mul_i4_18 = dmul i64 %activations1_load, i64 %oracle_activations2_load_19_read

]]></Node>
<StgValue><ssdm name="mul_i4_18"/></StgValue>
</operation>

<operation id="305" st_id="16" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:105 %mul_i4_19 = dmul i64 %activations1_load, i64 %oracle_activations2_load_20_read

]]></Node>
<StgValue><ssdm name="mul_i4_19"/></StgValue>
</operation>

<operation id="306" st_id="16" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:110 %mul_i4_20 = dmul i64 %activations1_load, i64 %oracle_activations2_load_21_read

]]></Node>
<StgValue><ssdm name="mul_i4_20"/></StgValue>
</operation>

<operation id="307" st_id="16" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:115 %mul_i4_21 = dmul i64 %activations1_load, i64 %oracle_activations2_load_22_read

]]></Node>
<StgValue><ssdm name="mul_i4_21"/></StgValue>
</operation>

<operation id="308" st_id="16" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:120 %mul_i4_22 = dmul i64 %activations1_load, i64 %oracle_activations2_load_23_read

]]></Node>
<StgValue><ssdm name="mul_i4_22"/></StgValue>
</operation>

<operation id="309" st_id="16" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:125 %mul_i4_23 = dmul i64 %activations1_load, i64 %oracle_activations2_load_24_read

]]></Node>
<StgValue><ssdm name="mul_i4_23"/></StgValue>
</operation>

<operation id="310" st_id="16" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:130 %mul_i4_24 = dmul i64 %activations1_load, i64 %oracle_activations2_load_25_read

]]></Node>
<StgValue><ssdm name="mul_i4_24"/></StgValue>
</operation>

<operation id="311" st_id="16" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:135 %mul_i4_25 = dmul i64 %activations1_load, i64 %oracle_activations2_load_26_read

]]></Node>
<StgValue><ssdm name="mul_i4_25"/></StgValue>
</operation>

<operation id="312" st_id="16" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:140 %mul_i4_26 = dmul i64 %activations1_load, i64 %oracle_activations2_load_27_read

]]></Node>
<StgValue><ssdm name="mul_i4_26"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="313" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:96 %or_ln116_17 = or i12 %tmp_s, i12 18

]]></Node>
<StgValue><ssdm name="or_ln116_17"/></StgValue>
</operation>

<operation id="314" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:97 %zext_ln116_17 = zext i12 %or_ln116_17

]]></Node>
<StgValue><ssdm name="zext_ln116_17"/></StgValue>
</operation>

<operation id="315" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:98 %delta_weights2_addr_18 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_17

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_18"/></StgValue>
</operation>

<operation id="316" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:99 %store_ln116 = store i64 %mul_i4_17, i12 %delta_weights2_addr_18

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="317" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:101 %or_ln116_18 = or i12 %tmp_s, i12 19

]]></Node>
<StgValue><ssdm name="or_ln116_18"/></StgValue>
</operation>

<operation id="318" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:102 %zext_ln116_18 = zext i12 %or_ln116_18

]]></Node>
<StgValue><ssdm name="zext_ln116_18"/></StgValue>
</operation>

<operation id="319" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:103 %delta_weights2_addr_19 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_18

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_19"/></StgValue>
</operation>

<operation id="320" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:104 %store_ln116 = store i64 %mul_i4_18, i12 %delta_weights2_addr_19

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="321" st_id="17" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:105 %mul_i4_19 = dmul i64 %activations1_load, i64 %oracle_activations2_load_20_read

]]></Node>
<StgValue><ssdm name="mul_i4_19"/></StgValue>
</operation>

<operation id="322" st_id="17" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:110 %mul_i4_20 = dmul i64 %activations1_load, i64 %oracle_activations2_load_21_read

]]></Node>
<StgValue><ssdm name="mul_i4_20"/></StgValue>
</operation>

<operation id="323" st_id="17" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:115 %mul_i4_21 = dmul i64 %activations1_load, i64 %oracle_activations2_load_22_read

]]></Node>
<StgValue><ssdm name="mul_i4_21"/></StgValue>
</operation>

<operation id="324" st_id="17" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:120 %mul_i4_22 = dmul i64 %activations1_load, i64 %oracle_activations2_load_23_read

]]></Node>
<StgValue><ssdm name="mul_i4_22"/></StgValue>
</operation>

<operation id="325" st_id="17" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:125 %mul_i4_23 = dmul i64 %activations1_load, i64 %oracle_activations2_load_24_read

]]></Node>
<StgValue><ssdm name="mul_i4_23"/></StgValue>
</operation>

<operation id="326" st_id="17" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:130 %mul_i4_24 = dmul i64 %activations1_load, i64 %oracle_activations2_load_25_read

]]></Node>
<StgValue><ssdm name="mul_i4_24"/></StgValue>
</operation>

<operation id="327" st_id="17" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:135 %mul_i4_25 = dmul i64 %activations1_load, i64 %oracle_activations2_load_26_read

]]></Node>
<StgValue><ssdm name="mul_i4_25"/></StgValue>
</operation>

<operation id="328" st_id="17" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:140 %mul_i4_26 = dmul i64 %activations1_load, i64 %oracle_activations2_load_27_read

]]></Node>
<StgValue><ssdm name="mul_i4_26"/></StgValue>
</operation>

<operation id="329" st_id="17" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:145 %mul_i4_27 = dmul i64 %activations1_load, i64 %oracle_activations2_load_28_read

]]></Node>
<StgValue><ssdm name="mul_i4_27"/></StgValue>
</operation>

<operation id="330" st_id="17" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:150 %mul_i4_28 = dmul i64 %activations1_load, i64 %oracle_activations2_load_29_read

]]></Node>
<StgValue><ssdm name="mul_i4_28"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="331" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:106 %or_ln116_19 = or i12 %tmp_s, i12 20

]]></Node>
<StgValue><ssdm name="or_ln116_19"/></StgValue>
</operation>

<operation id="332" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:107 %zext_ln116_19 = zext i12 %or_ln116_19

]]></Node>
<StgValue><ssdm name="zext_ln116_19"/></StgValue>
</operation>

<operation id="333" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:108 %delta_weights2_addr_20 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_19

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_20"/></StgValue>
</operation>

<operation id="334" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:109 %store_ln116 = store i64 %mul_i4_19, i12 %delta_weights2_addr_20

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="335" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:111 %or_ln116_20 = or i12 %tmp_s, i12 21

]]></Node>
<StgValue><ssdm name="or_ln116_20"/></StgValue>
</operation>

<operation id="336" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:112 %zext_ln116_20 = zext i12 %or_ln116_20

]]></Node>
<StgValue><ssdm name="zext_ln116_20"/></StgValue>
</operation>

<operation id="337" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:113 %delta_weights2_addr_21 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_20

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_21"/></StgValue>
</operation>

<operation id="338" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:114 %store_ln116 = store i64 %mul_i4_20, i12 %delta_weights2_addr_21

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="339" st_id="18" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:115 %mul_i4_21 = dmul i64 %activations1_load, i64 %oracle_activations2_load_22_read

]]></Node>
<StgValue><ssdm name="mul_i4_21"/></StgValue>
</operation>

<operation id="340" st_id="18" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:120 %mul_i4_22 = dmul i64 %activations1_load, i64 %oracle_activations2_load_23_read

]]></Node>
<StgValue><ssdm name="mul_i4_22"/></StgValue>
</operation>

<operation id="341" st_id="18" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:125 %mul_i4_23 = dmul i64 %activations1_load, i64 %oracle_activations2_load_24_read

]]></Node>
<StgValue><ssdm name="mul_i4_23"/></StgValue>
</operation>

<operation id="342" st_id="18" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:130 %mul_i4_24 = dmul i64 %activations1_load, i64 %oracle_activations2_load_25_read

]]></Node>
<StgValue><ssdm name="mul_i4_24"/></StgValue>
</operation>

<operation id="343" st_id="18" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:135 %mul_i4_25 = dmul i64 %activations1_load, i64 %oracle_activations2_load_26_read

]]></Node>
<StgValue><ssdm name="mul_i4_25"/></StgValue>
</operation>

<operation id="344" st_id="18" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:140 %mul_i4_26 = dmul i64 %activations1_load, i64 %oracle_activations2_load_27_read

]]></Node>
<StgValue><ssdm name="mul_i4_26"/></StgValue>
</operation>

<operation id="345" st_id="18" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:145 %mul_i4_27 = dmul i64 %activations1_load, i64 %oracle_activations2_load_28_read

]]></Node>
<StgValue><ssdm name="mul_i4_27"/></StgValue>
</operation>

<operation id="346" st_id="18" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:150 %mul_i4_28 = dmul i64 %activations1_load, i64 %oracle_activations2_load_29_read

]]></Node>
<StgValue><ssdm name="mul_i4_28"/></StgValue>
</operation>

<operation id="347" st_id="18" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:155 %mul_i4_29 = dmul i64 %activations1_load, i64 %oracle_activations2_load_30_read

]]></Node>
<StgValue><ssdm name="mul_i4_29"/></StgValue>
</operation>

<operation id="348" st_id="18" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:160 %mul_i4_30 = dmul i64 %activations1_load, i64 %oracle_activations2_load_31_read

]]></Node>
<StgValue><ssdm name="mul_i4_30"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="349" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:116 %or_ln116_21 = or i12 %tmp_s, i12 22

]]></Node>
<StgValue><ssdm name="or_ln116_21"/></StgValue>
</operation>

<operation id="350" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:117 %zext_ln116_21 = zext i12 %or_ln116_21

]]></Node>
<StgValue><ssdm name="zext_ln116_21"/></StgValue>
</operation>

<operation id="351" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:118 %delta_weights2_addr_22 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_21

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_22"/></StgValue>
</operation>

<operation id="352" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:119 %store_ln116 = store i64 %mul_i4_21, i12 %delta_weights2_addr_22

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="353" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:121 %or_ln116_22 = or i12 %tmp_s, i12 23

]]></Node>
<StgValue><ssdm name="or_ln116_22"/></StgValue>
</operation>

<operation id="354" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:122 %zext_ln116_22 = zext i12 %or_ln116_22

]]></Node>
<StgValue><ssdm name="zext_ln116_22"/></StgValue>
</operation>

<operation id="355" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:123 %delta_weights2_addr_23 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_22

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_23"/></StgValue>
</operation>

<operation id="356" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:124 %store_ln116 = store i64 %mul_i4_22, i12 %delta_weights2_addr_23

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="357" st_id="19" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:125 %mul_i4_23 = dmul i64 %activations1_load, i64 %oracle_activations2_load_24_read

]]></Node>
<StgValue><ssdm name="mul_i4_23"/></StgValue>
</operation>

<operation id="358" st_id="19" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:130 %mul_i4_24 = dmul i64 %activations1_load, i64 %oracle_activations2_load_25_read

]]></Node>
<StgValue><ssdm name="mul_i4_24"/></StgValue>
</operation>

<operation id="359" st_id="19" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:135 %mul_i4_25 = dmul i64 %activations1_load, i64 %oracle_activations2_load_26_read

]]></Node>
<StgValue><ssdm name="mul_i4_25"/></StgValue>
</operation>

<operation id="360" st_id="19" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:140 %mul_i4_26 = dmul i64 %activations1_load, i64 %oracle_activations2_load_27_read

]]></Node>
<StgValue><ssdm name="mul_i4_26"/></StgValue>
</operation>

<operation id="361" st_id="19" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:145 %mul_i4_27 = dmul i64 %activations1_load, i64 %oracle_activations2_load_28_read

]]></Node>
<StgValue><ssdm name="mul_i4_27"/></StgValue>
</operation>

<operation id="362" st_id="19" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:150 %mul_i4_28 = dmul i64 %activations1_load, i64 %oracle_activations2_load_29_read

]]></Node>
<StgValue><ssdm name="mul_i4_28"/></StgValue>
</operation>

<operation id="363" st_id="19" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:155 %mul_i4_29 = dmul i64 %activations1_load, i64 %oracle_activations2_load_30_read

]]></Node>
<StgValue><ssdm name="mul_i4_29"/></StgValue>
</operation>

<operation id="364" st_id="19" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:160 %mul_i4_30 = dmul i64 %activations1_load, i64 %oracle_activations2_load_31_read

]]></Node>
<StgValue><ssdm name="mul_i4_30"/></StgValue>
</operation>

<operation id="365" st_id="19" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:165 %mul_i4_31 = dmul i64 %activations1_load, i64 %oracle_activations2_load_32_read

]]></Node>
<StgValue><ssdm name="mul_i4_31"/></StgValue>
</operation>

<operation id="366" st_id="19" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:170 %mul_i4_32 = dmul i64 %activations1_load, i64 %oracle_activations2_load_33_read

]]></Node>
<StgValue><ssdm name="mul_i4_32"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="367" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:126 %or_ln116_23 = or i12 %tmp_s, i12 24

]]></Node>
<StgValue><ssdm name="or_ln116_23"/></StgValue>
</operation>

<operation id="368" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:127 %zext_ln116_23 = zext i12 %or_ln116_23

]]></Node>
<StgValue><ssdm name="zext_ln116_23"/></StgValue>
</operation>

<operation id="369" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:128 %delta_weights2_addr_24 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_23

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_24"/></StgValue>
</operation>

<operation id="370" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:129 %store_ln116 = store i64 %mul_i4_23, i12 %delta_weights2_addr_24

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="371" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:131 %or_ln116_24 = or i12 %tmp_s, i12 25

]]></Node>
<StgValue><ssdm name="or_ln116_24"/></StgValue>
</operation>

<operation id="372" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:132 %zext_ln116_24 = zext i12 %or_ln116_24

]]></Node>
<StgValue><ssdm name="zext_ln116_24"/></StgValue>
</operation>

<operation id="373" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:133 %delta_weights2_addr_25 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_24

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_25"/></StgValue>
</operation>

<operation id="374" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:134 %store_ln116 = store i64 %mul_i4_24, i12 %delta_weights2_addr_25

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="375" st_id="20" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:135 %mul_i4_25 = dmul i64 %activations1_load, i64 %oracle_activations2_load_26_read

]]></Node>
<StgValue><ssdm name="mul_i4_25"/></StgValue>
</operation>

<operation id="376" st_id="20" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:140 %mul_i4_26 = dmul i64 %activations1_load, i64 %oracle_activations2_load_27_read

]]></Node>
<StgValue><ssdm name="mul_i4_26"/></StgValue>
</operation>

<operation id="377" st_id="20" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:145 %mul_i4_27 = dmul i64 %activations1_load, i64 %oracle_activations2_load_28_read

]]></Node>
<StgValue><ssdm name="mul_i4_27"/></StgValue>
</operation>

<operation id="378" st_id="20" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:150 %mul_i4_28 = dmul i64 %activations1_load, i64 %oracle_activations2_load_29_read

]]></Node>
<StgValue><ssdm name="mul_i4_28"/></StgValue>
</operation>

<operation id="379" st_id="20" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:155 %mul_i4_29 = dmul i64 %activations1_load, i64 %oracle_activations2_load_30_read

]]></Node>
<StgValue><ssdm name="mul_i4_29"/></StgValue>
</operation>

<operation id="380" st_id="20" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:160 %mul_i4_30 = dmul i64 %activations1_load, i64 %oracle_activations2_load_31_read

]]></Node>
<StgValue><ssdm name="mul_i4_30"/></StgValue>
</operation>

<operation id="381" st_id="20" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:165 %mul_i4_31 = dmul i64 %activations1_load, i64 %oracle_activations2_load_32_read

]]></Node>
<StgValue><ssdm name="mul_i4_31"/></StgValue>
</operation>

<operation id="382" st_id="20" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:170 %mul_i4_32 = dmul i64 %activations1_load, i64 %oracle_activations2_load_33_read

]]></Node>
<StgValue><ssdm name="mul_i4_32"/></StgValue>
</operation>

<operation id="383" st_id="20" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:175 %mul_i4_33 = dmul i64 %activations1_load, i64 %oracle_activations2_load_34_read

]]></Node>
<StgValue><ssdm name="mul_i4_33"/></StgValue>
</operation>

<operation id="384" st_id="20" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:180 %mul_i4_34 = dmul i64 %activations1_load, i64 %oracle_activations2_load_35_read

]]></Node>
<StgValue><ssdm name="mul_i4_34"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="385" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:136 %or_ln116_25 = or i12 %tmp_s, i12 26

]]></Node>
<StgValue><ssdm name="or_ln116_25"/></StgValue>
</operation>

<operation id="386" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:137 %zext_ln116_25 = zext i12 %or_ln116_25

]]></Node>
<StgValue><ssdm name="zext_ln116_25"/></StgValue>
</operation>

<operation id="387" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:138 %delta_weights2_addr_26 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_25

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_26"/></StgValue>
</operation>

<operation id="388" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:139 %store_ln116 = store i64 %mul_i4_25, i12 %delta_weights2_addr_26

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="389" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:141 %or_ln116_26 = or i12 %tmp_s, i12 27

]]></Node>
<StgValue><ssdm name="or_ln116_26"/></StgValue>
</operation>

<operation id="390" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:142 %zext_ln116_26 = zext i12 %or_ln116_26

]]></Node>
<StgValue><ssdm name="zext_ln116_26"/></StgValue>
</operation>

<operation id="391" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:143 %delta_weights2_addr_27 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_26

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_27"/></StgValue>
</operation>

<operation id="392" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:144 %store_ln116 = store i64 %mul_i4_26, i12 %delta_weights2_addr_27

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="393" st_id="21" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:145 %mul_i4_27 = dmul i64 %activations1_load, i64 %oracle_activations2_load_28_read

]]></Node>
<StgValue><ssdm name="mul_i4_27"/></StgValue>
</operation>

<operation id="394" st_id="21" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:150 %mul_i4_28 = dmul i64 %activations1_load, i64 %oracle_activations2_load_29_read

]]></Node>
<StgValue><ssdm name="mul_i4_28"/></StgValue>
</operation>

<operation id="395" st_id="21" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:155 %mul_i4_29 = dmul i64 %activations1_load, i64 %oracle_activations2_load_30_read

]]></Node>
<StgValue><ssdm name="mul_i4_29"/></StgValue>
</operation>

<operation id="396" st_id="21" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:160 %mul_i4_30 = dmul i64 %activations1_load, i64 %oracle_activations2_load_31_read

]]></Node>
<StgValue><ssdm name="mul_i4_30"/></StgValue>
</operation>

<operation id="397" st_id="21" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:165 %mul_i4_31 = dmul i64 %activations1_load, i64 %oracle_activations2_load_32_read

]]></Node>
<StgValue><ssdm name="mul_i4_31"/></StgValue>
</operation>

<operation id="398" st_id="21" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:170 %mul_i4_32 = dmul i64 %activations1_load, i64 %oracle_activations2_load_33_read

]]></Node>
<StgValue><ssdm name="mul_i4_32"/></StgValue>
</operation>

<operation id="399" st_id="21" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:175 %mul_i4_33 = dmul i64 %activations1_load, i64 %oracle_activations2_load_34_read

]]></Node>
<StgValue><ssdm name="mul_i4_33"/></StgValue>
</operation>

<operation id="400" st_id="21" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:180 %mul_i4_34 = dmul i64 %activations1_load, i64 %oracle_activations2_load_35_read

]]></Node>
<StgValue><ssdm name="mul_i4_34"/></StgValue>
</operation>

<operation id="401" st_id="21" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:185 %mul_i4_35 = dmul i64 %activations1_load, i64 %oracle_activations2_load_36_read

]]></Node>
<StgValue><ssdm name="mul_i4_35"/></StgValue>
</operation>

<operation id="402" st_id="21" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:190 %mul_i4_36 = dmul i64 %activations1_load, i64 %oracle_activations2_load_37_read

]]></Node>
<StgValue><ssdm name="mul_i4_36"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="403" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:146 %or_ln116_27 = or i12 %tmp_s, i12 28

]]></Node>
<StgValue><ssdm name="or_ln116_27"/></StgValue>
</operation>

<operation id="404" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:147 %zext_ln116_27 = zext i12 %or_ln116_27

]]></Node>
<StgValue><ssdm name="zext_ln116_27"/></StgValue>
</operation>

<operation id="405" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:148 %delta_weights2_addr_28 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_27

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_28"/></StgValue>
</operation>

<operation id="406" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:149 %store_ln116 = store i64 %mul_i4_27, i12 %delta_weights2_addr_28

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="407" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:151 %or_ln116_28 = or i12 %tmp_s, i12 29

]]></Node>
<StgValue><ssdm name="or_ln116_28"/></StgValue>
</operation>

<operation id="408" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:152 %zext_ln116_28 = zext i12 %or_ln116_28

]]></Node>
<StgValue><ssdm name="zext_ln116_28"/></StgValue>
</operation>

<operation id="409" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:153 %delta_weights2_addr_29 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_28

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_29"/></StgValue>
</operation>

<operation id="410" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:154 %store_ln116 = store i64 %mul_i4_28, i12 %delta_weights2_addr_29

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="411" st_id="22" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:155 %mul_i4_29 = dmul i64 %activations1_load, i64 %oracle_activations2_load_30_read

]]></Node>
<StgValue><ssdm name="mul_i4_29"/></StgValue>
</operation>

<operation id="412" st_id="22" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:160 %mul_i4_30 = dmul i64 %activations1_load, i64 %oracle_activations2_load_31_read

]]></Node>
<StgValue><ssdm name="mul_i4_30"/></StgValue>
</operation>

<operation id="413" st_id="22" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:165 %mul_i4_31 = dmul i64 %activations1_load, i64 %oracle_activations2_load_32_read

]]></Node>
<StgValue><ssdm name="mul_i4_31"/></StgValue>
</operation>

<operation id="414" st_id="22" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:170 %mul_i4_32 = dmul i64 %activations1_load, i64 %oracle_activations2_load_33_read

]]></Node>
<StgValue><ssdm name="mul_i4_32"/></StgValue>
</operation>

<operation id="415" st_id="22" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:175 %mul_i4_33 = dmul i64 %activations1_load, i64 %oracle_activations2_load_34_read

]]></Node>
<StgValue><ssdm name="mul_i4_33"/></StgValue>
</operation>

<operation id="416" st_id="22" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:180 %mul_i4_34 = dmul i64 %activations1_load, i64 %oracle_activations2_load_35_read

]]></Node>
<StgValue><ssdm name="mul_i4_34"/></StgValue>
</operation>

<operation id="417" st_id="22" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:185 %mul_i4_35 = dmul i64 %activations1_load, i64 %oracle_activations2_load_36_read

]]></Node>
<StgValue><ssdm name="mul_i4_35"/></StgValue>
</operation>

<operation id="418" st_id="22" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:190 %mul_i4_36 = dmul i64 %activations1_load, i64 %oracle_activations2_load_37_read

]]></Node>
<StgValue><ssdm name="mul_i4_36"/></StgValue>
</operation>

<operation id="419" st_id="22" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:195 %mul_i4_37 = dmul i64 %activations1_load, i64 %oracle_activations2_load_38_read

]]></Node>
<StgValue><ssdm name="mul_i4_37"/></StgValue>
</operation>

<operation id="420" st_id="22" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:200 %mul_i4_38 = dmul i64 %activations1_load, i64 %oracle_activations2_load_39_read

]]></Node>
<StgValue><ssdm name="mul_i4_38"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="421" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:156 %or_ln116_29 = or i12 %tmp_s, i12 30

]]></Node>
<StgValue><ssdm name="or_ln116_29"/></StgValue>
</operation>

<operation id="422" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:157 %zext_ln116_29 = zext i12 %or_ln116_29

]]></Node>
<StgValue><ssdm name="zext_ln116_29"/></StgValue>
</operation>

<operation id="423" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:158 %delta_weights2_addr_30 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_29

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_30"/></StgValue>
</operation>

<operation id="424" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:159 %store_ln116 = store i64 %mul_i4_29, i12 %delta_weights2_addr_30

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="425" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:161 %or_ln116_30 = or i12 %tmp_s, i12 31

]]></Node>
<StgValue><ssdm name="or_ln116_30"/></StgValue>
</operation>

<operation id="426" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:162 %zext_ln116_30 = zext i12 %or_ln116_30

]]></Node>
<StgValue><ssdm name="zext_ln116_30"/></StgValue>
</operation>

<operation id="427" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:163 %delta_weights2_addr_31 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_30

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_31"/></StgValue>
</operation>

<operation id="428" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:164 %store_ln116 = store i64 %mul_i4_30, i12 %delta_weights2_addr_31

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="429" st_id="23" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:165 %mul_i4_31 = dmul i64 %activations1_load, i64 %oracle_activations2_load_32_read

]]></Node>
<StgValue><ssdm name="mul_i4_31"/></StgValue>
</operation>

<operation id="430" st_id="23" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:170 %mul_i4_32 = dmul i64 %activations1_load, i64 %oracle_activations2_load_33_read

]]></Node>
<StgValue><ssdm name="mul_i4_32"/></StgValue>
</operation>

<operation id="431" st_id="23" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:175 %mul_i4_33 = dmul i64 %activations1_load, i64 %oracle_activations2_load_34_read

]]></Node>
<StgValue><ssdm name="mul_i4_33"/></StgValue>
</operation>

<operation id="432" st_id="23" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:180 %mul_i4_34 = dmul i64 %activations1_load, i64 %oracle_activations2_load_35_read

]]></Node>
<StgValue><ssdm name="mul_i4_34"/></StgValue>
</operation>

<operation id="433" st_id="23" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:185 %mul_i4_35 = dmul i64 %activations1_load, i64 %oracle_activations2_load_36_read

]]></Node>
<StgValue><ssdm name="mul_i4_35"/></StgValue>
</operation>

<operation id="434" st_id="23" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:190 %mul_i4_36 = dmul i64 %activations1_load, i64 %oracle_activations2_load_37_read

]]></Node>
<StgValue><ssdm name="mul_i4_36"/></StgValue>
</operation>

<operation id="435" st_id="23" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:195 %mul_i4_37 = dmul i64 %activations1_load, i64 %oracle_activations2_load_38_read

]]></Node>
<StgValue><ssdm name="mul_i4_37"/></StgValue>
</operation>

<operation id="436" st_id="23" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:200 %mul_i4_38 = dmul i64 %activations1_load, i64 %oracle_activations2_load_39_read

]]></Node>
<StgValue><ssdm name="mul_i4_38"/></StgValue>
</operation>

<operation id="437" st_id="23" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:205 %mul_i4_39 = dmul i64 %activations1_load, i64 %oracle_activations2_load_40_read

]]></Node>
<StgValue><ssdm name="mul_i4_39"/></StgValue>
</operation>

<operation id="438" st_id="23" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:210 %mul_i4_40 = dmul i64 %activations1_load, i64 %oracle_activations2_load_41_read

]]></Node>
<StgValue><ssdm name="mul_i4_40"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="439" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:166 %or_ln116_31 = or i12 %tmp_s, i12 32

]]></Node>
<StgValue><ssdm name="or_ln116_31"/></StgValue>
</operation>

<operation id="440" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:167 %zext_ln116_31 = zext i12 %or_ln116_31

]]></Node>
<StgValue><ssdm name="zext_ln116_31"/></StgValue>
</operation>

<operation id="441" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:168 %delta_weights2_addr_32 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_31

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_32"/></StgValue>
</operation>

<operation id="442" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:169 %store_ln116 = store i64 %mul_i4_31, i12 %delta_weights2_addr_32

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="443" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:171 %or_ln116_32 = or i12 %tmp_s, i12 33

]]></Node>
<StgValue><ssdm name="or_ln116_32"/></StgValue>
</operation>

<operation id="444" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:172 %zext_ln116_32 = zext i12 %or_ln116_32

]]></Node>
<StgValue><ssdm name="zext_ln116_32"/></StgValue>
</operation>

<operation id="445" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:173 %delta_weights2_addr_33 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_32

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_33"/></StgValue>
</operation>

<operation id="446" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:174 %store_ln116 = store i64 %mul_i4_32, i12 %delta_weights2_addr_33

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="447" st_id="24" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:175 %mul_i4_33 = dmul i64 %activations1_load, i64 %oracle_activations2_load_34_read

]]></Node>
<StgValue><ssdm name="mul_i4_33"/></StgValue>
</operation>

<operation id="448" st_id="24" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:180 %mul_i4_34 = dmul i64 %activations1_load, i64 %oracle_activations2_load_35_read

]]></Node>
<StgValue><ssdm name="mul_i4_34"/></StgValue>
</operation>

<operation id="449" st_id="24" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:185 %mul_i4_35 = dmul i64 %activations1_load, i64 %oracle_activations2_load_36_read

]]></Node>
<StgValue><ssdm name="mul_i4_35"/></StgValue>
</operation>

<operation id="450" st_id="24" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:190 %mul_i4_36 = dmul i64 %activations1_load, i64 %oracle_activations2_load_37_read

]]></Node>
<StgValue><ssdm name="mul_i4_36"/></StgValue>
</operation>

<operation id="451" st_id="24" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:195 %mul_i4_37 = dmul i64 %activations1_load, i64 %oracle_activations2_load_38_read

]]></Node>
<StgValue><ssdm name="mul_i4_37"/></StgValue>
</operation>

<operation id="452" st_id="24" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:200 %mul_i4_38 = dmul i64 %activations1_load, i64 %oracle_activations2_load_39_read

]]></Node>
<StgValue><ssdm name="mul_i4_38"/></StgValue>
</operation>

<operation id="453" st_id="24" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:205 %mul_i4_39 = dmul i64 %activations1_load, i64 %oracle_activations2_load_40_read

]]></Node>
<StgValue><ssdm name="mul_i4_39"/></StgValue>
</operation>

<operation id="454" st_id="24" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:210 %mul_i4_40 = dmul i64 %activations1_load, i64 %oracle_activations2_load_41_read

]]></Node>
<StgValue><ssdm name="mul_i4_40"/></StgValue>
</operation>

<operation id="455" st_id="24" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:215 %mul_i4_41 = dmul i64 %activations1_load, i64 %oracle_activations2_load_42_read

]]></Node>
<StgValue><ssdm name="mul_i4_41"/></StgValue>
</operation>

<operation id="456" st_id="24" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:220 %mul_i4_42 = dmul i64 %activations1_load, i64 %oracle_activations2_load_43_read

]]></Node>
<StgValue><ssdm name="mul_i4_42"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="457" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:176 %or_ln116_33 = or i12 %tmp_s, i12 34

]]></Node>
<StgValue><ssdm name="or_ln116_33"/></StgValue>
</operation>

<operation id="458" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:177 %zext_ln116_33 = zext i12 %or_ln116_33

]]></Node>
<StgValue><ssdm name="zext_ln116_33"/></StgValue>
</operation>

<operation id="459" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:178 %delta_weights2_addr_34 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_33

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_34"/></StgValue>
</operation>

<operation id="460" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:179 %store_ln116 = store i64 %mul_i4_33, i12 %delta_weights2_addr_34

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="461" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:181 %or_ln116_34 = or i12 %tmp_s, i12 35

]]></Node>
<StgValue><ssdm name="or_ln116_34"/></StgValue>
</operation>

<operation id="462" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:182 %zext_ln116_34 = zext i12 %or_ln116_34

]]></Node>
<StgValue><ssdm name="zext_ln116_34"/></StgValue>
</operation>

<operation id="463" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:183 %delta_weights2_addr_35 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_34

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_35"/></StgValue>
</operation>

<operation id="464" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:184 %store_ln116 = store i64 %mul_i4_34, i12 %delta_weights2_addr_35

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="465" st_id="25" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:185 %mul_i4_35 = dmul i64 %activations1_load, i64 %oracle_activations2_load_36_read

]]></Node>
<StgValue><ssdm name="mul_i4_35"/></StgValue>
</operation>

<operation id="466" st_id="25" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:190 %mul_i4_36 = dmul i64 %activations1_load, i64 %oracle_activations2_load_37_read

]]></Node>
<StgValue><ssdm name="mul_i4_36"/></StgValue>
</operation>

<operation id="467" st_id="25" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:195 %mul_i4_37 = dmul i64 %activations1_load, i64 %oracle_activations2_load_38_read

]]></Node>
<StgValue><ssdm name="mul_i4_37"/></StgValue>
</operation>

<operation id="468" st_id="25" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:200 %mul_i4_38 = dmul i64 %activations1_load, i64 %oracle_activations2_load_39_read

]]></Node>
<StgValue><ssdm name="mul_i4_38"/></StgValue>
</operation>

<operation id="469" st_id="25" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:205 %mul_i4_39 = dmul i64 %activations1_load, i64 %oracle_activations2_load_40_read

]]></Node>
<StgValue><ssdm name="mul_i4_39"/></StgValue>
</operation>

<operation id="470" st_id="25" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:210 %mul_i4_40 = dmul i64 %activations1_load, i64 %oracle_activations2_load_41_read

]]></Node>
<StgValue><ssdm name="mul_i4_40"/></StgValue>
</operation>

<operation id="471" st_id="25" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:215 %mul_i4_41 = dmul i64 %activations1_load, i64 %oracle_activations2_load_42_read

]]></Node>
<StgValue><ssdm name="mul_i4_41"/></StgValue>
</operation>

<operation id="472" st_id="25" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:220 %mul_i4_42 = dmul i64 %activations1_load, i64 %oracle_activations2_load_43_read

]]></Node>
<StgValue><ssdm name="mul_i4_42"/></StgValue>
</operation>

<operation id="473" st_id="25" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:225 %mul_i4_43 = dmul i64 %activations1_load, i64 %oracle_activations2_load_44_read

]]></Node>
<StgValue><ssdm name="mul_i4_43"/></StgValue>
</operation>

<operation id="474" st_id="25" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:230 %mul_i4_44 = dmul i64 %activations1_load, i64 %oracle_activations2_load_45_read

]]></Node>
<StgValue><ssdm name="mul_i4_44"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="475" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:186 %or_ln116_35 = or i12 %tmp_s, i12 36

]]></Node>
<StgValue><ssdm name="or_ln116_35"/></StgValue>
</operation>

<operation id="476" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:187 %zext_ln116_35 = zext i12 %or_ln116_35

]]></Node>
<StgValue><ssdm name="zext_ln116_35"/></StgValue>
</operation>

<operation id="477" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:188 %delta_weights2_addr_36 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_35

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_36"/></StgValue>
</operation>

<operation id="478" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:189 %store_ln116 = store i64 %mul_i4_35, i12 %delta_weights2_addr_36

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="479" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:191 %or_ln116_36 = or i12 %tmp_s, i12 37

]]></Node>
<StgValue><ssdm name="or_ln116_36"/></StgValue>
</operation>

<operation id="480" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:192 %zext_ln116_36 = zext i12 %or_ln116_36

]]></Node>
<StgValue><ssdm name="zext_ln116_36"/></StgValue>
</operation>

<operation id="481" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:193 %delta_weights2_addr_37 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_36

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_37"/></StgValue>
</operation>

<operation id="482" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:194 %store_ln116 = store i64 %mul_i4_36, i12 %delta_weights2_addr_37

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="483" st_id="26" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:195 %mul_i4_37 = dmul i64 %activations1_load, i64 %oracle_activations2_load_38_read

]]></Node>
<StgValue><ssdm name="mul_i4_37"/></StgValue>
</operation>

<operation id="484" st_id="26" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:200 %mul_i4_38 = dmul i64 %activations1_load, i64 %oracle_activations2_load_39_read

]]></Node>
<StgValue><ssdm name="mul_i4_38"/></StgValue>
</operation>

<operation id="485" st_id="26" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:205 %mul_i4_39 = dmul i64 %activations1_load, i64 %oracle_activations2_load_40_read

]]></Node>
<StgValue><ssdm name="mul_i4_39"/></StgValue>
</operation>

<operation id="486" st_id="26" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:210 %mul_i4_40 = dmul i64 %activations1_load, i64 %oracle_activations2_load_41_read

]]></Node>
<StgValue><ssdm name="mul_i4_40"/></StgValue>
</operation>

<operation id="487" st_id="26" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:215 %mul_i4_41 = dmul i64 %activations1_load, i64 %oracle_activations2_load_42_read

]]></Node>
<StgValue><ssdm name="mul_i4_41"/></StgValue>
</operation>

<operation id="488" st_id="26" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:220 %mul_i4_42 = dmul i64 %activations1_load, i64 %oracle_activations2_load_43_read

]]></Node>
<StgValue><ssdm name="mul_i4_42"/></StgValue>
</operation>

<operation id="489" st_id="26" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:225 %mul_i4_43 = dmul i64 %activations1_load, i64 %oracle_activations2_load_44_read

]]></Node>
<StgValue><ssdm name="mul_i4_43"/></StgValue>
</operation>

<operation id="490" st_id="26" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:230 %mul_i4_44 = dmul i64 %activations1_load, i64 %oracle_activations2_load_45_read

]]></Node>
<StgValue><ssdm name="mul_i4_44"/></StgValue>
</operation>

<operation id="491" st_id="26" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:235 %mul_i4_45 = dmul i64 %activations1_load, i64 %oracle_activations2_load_46_read

]]></Node>
<StgValue><ssdm name="mul_i4_45"/></StgValue>
</operation>

<operation id="492" st_id="26" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:240 %mul_i4_46 = dmul i64 %activations1_load, i64 %oracle_activations2_load_47_read

]]></Node>
<StgValue><ssdm name="mul_i4_46"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="493" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:196 %or_ln116_37 = or i12 %tmp_s, i12 38

]]></Node>
<StgValue><ssdm name="or_ln116_37"/></StgValue>
</operation>

<operation id="494" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:197 %zext_ln116_37 = zext i12 %or_ln116_37

]]></Node>
<StgValue><ssdm name="zext_ln116_37"/></StgValue>
</operation>

<operation id="495" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:198 %delta_weights2_addr_38 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_37

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_38"/></StgValue>
</operation>

<operation id="496" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:199 %store_ln116 = store i64 %mul_i4_37, i12 %delta_weights2_addr_38

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="497" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:201 %or_ln116_38 = or i12 %tmp_s, i12 39

]]></Node>
<StgValue><ssdm name="or_ln116_38"/></StgValue>
</operation>

<operation id="498" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:202 %zext_ln116_38 = zext i12 %or_ln116_38

]]></Node>
<StgValue><ssdm name="zext_ln116_38"/></StgValue>
</operation>

<operation id="499" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:203 %delta_weights2_addr_39 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_38

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_39"/></StgValue>
</operation>

<operation id="500" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:204 %store_ln116 = store i64 %mul_i4_38, i12 %delta_weights2_addr_39

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="501" st_id="27" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:205 %mul_i4_39 = dmul i64 %activations1_load, i64 %oracle_activations2_load_40_read

]]></Node>
<StgValue><ssdm name="mul_i4_39"/></StgValue>
</operation>

<operation id="502" st_id="27" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:210 %mul_i4_40 = dmul i64 %activations1_load, i64 %oracle_activations2_load_41_read

]]></Node>
<StgValue><ssdm name="mul_i4_40"/></StgValue>
</operation>

<operation id="503" st_id="27" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:215 %mul_i4_41 = dmul i64 %activations1_load, i64 %oracle_activations2_load_42_read

]]></Node>
<StgValue><ssdm name="mul_i4_41"/></StgValue>
</operation>

<operation id="504" st_id="27" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:220 %mul_i4_42 = dmul i64 %activations1_load, i64 %oracle_activations2_load_43_read

]]></Node>
<StgValue><ssdm name="mul_i4_42"/></StgValue>
</operation>

<operation id="505" st_id="27" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:225 %mul_i4_43 = dmul i64 %activations1_load, i64 %oracle_activations2_load_44_read

]]></Node>
<StgValue><ssdm name="mul_i4_43"/></StgValue>
</operation>

<operation id="506" st_id="27" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:230 %mul_i4_44 = dmul i64 %activations1_load, i64 %oracle_activations2_load_45_read

]]></Node>
<StgValue><ssdm name="mul_i4_44"/></StgValue>
</operation>

<operation id="507" st_id="27" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:235 %mul_i4_45 = dmul i64 %activations1_load, i64 %oracle_activations2_load_46_read

]]></Node>
<StgValue><ssdm name="mul_i4_45"/></StgValue>
</operation>

<operation id="508" st_id="27" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:240 %mul_i4_46 = dmul i64 %activations1_load, i64 %oracle_activations2_load_47_read

]]></Node>
<StgValue><ssdm name="mul_i4_46"/></StgValue>
</operation>

<operation id="509" st_id="27" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:245 %mul_i4_47 = dmul i64 %activations1_load, i64 %oracle_activations2_load_48_read

]]></Node>
<StgValue><ssdm name="mul_i4_47"/></StgValue>
</operation>

<operation id="510" st_id="27" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:250 %mul_i4_48 = dmul i64 %activations1_load, i64 %oracle_activations2_load_49_read

]]></Node>
<StgValue><ssdm name="mul_i4_48"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="511" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:206 %or_ln116_39 = or i12 %tmp_s, i12 40

]]></Node>
<StgValue><ssdm name="or_ln116_39"/></StgValue>
</operation>

<operation id="512" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:207 %zext_ln116_39 = zext i12 %or_ln116_39

]]></Node>
<StgValue><ssdm name="zext_ln116_39"/></StgValue>
</operation>

<operation id="513" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:208 %delta_weights2_addr_40 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_39

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_40"/></StgValue>
</operation>

<operation id="514" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:209 %store_ln116 = store i64 %mul_i4_39, i12 %delta_weights2_addr_40

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="515" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:211 %or_ln116_40 = or i12 %tmp_s, i12 41

]]></Node>
<StgValue><ssdm name="or_ln116_40"/></StgValue>
</operation>

<operation id="516" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:212 %zext_ln116_40 = zext i12 %or_ln116_40

]]></Node>
<StgValue><ssdm name="zext_ln116_40"/></StgValue>
</operation>

<operation id="517" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:213 %delta_weights2_addr_41 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_40

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_41"/></StgValue>
</operation>

<operation id="518" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:214 %store_ln116 = store i64 %mul_i4_40, i12 %delta_weights2_addr_41

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="519" st_id="28" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:215 %mul_i4_41 = dmul i64 %activations1_load, i64 %oracle_activations2_load_42_read

]]></Node>
<StgValue><ssdm name="mul_i4_41"/></StgValue>
</operation>

<operation id="520" st_id="28" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:220 %mul_i4_42 = dmul i64 %activations1_load, i64 %oracle_activations2_load_43_read

]]></Node>
<StgValue><ssdm name="mul_i4_42"/></StgValue>
</operation>

<operation id="521" st_id="28" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:225 %mul_i4_43 = dmul i64 %activations1_load, i64 %oracle_activations2_load_44_read

]]></Node>
<StgValue><ssdm name="mul_i4_43"/></StgValue>
</operation>

<operation id="522" st_id="28" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:230 %mul_i4_44 = dmul i64 %activations1_load, i64 %oracle_activations2_load_45_read

]]></Node>
<StgValue><ssdm name="mul_i4_44"/></StgValue>
</operation>

<operation id="523" st_id="28" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:235 %mul_i4_45 = dmul i64 %activations1_load, i64 %oracle_activations2_load_46_read

]]></Node>
<StgValue><ssdm name="mul_i4_45"/></StgValue>
</operation>

<operation id="524" st_id="28" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:240 %mul_i4_46 = dmul i64 %activations1_load, i64 %oracle_activations2_load_47_read

]]></Node>
<StgValue><ssdm name="mul_i4_46"/></StgValue>
</operation>

<operation id="525" st_id="28" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:245 %mul_i4_47 = dmul i64 %activations1_load, i64 %oracle_activations2_load_48_read

]]></Node>
<StgValue><ssdm name="mul_i4_47"/></StgValue>
</operation>

<operation id="526" st_id="28" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:250 %mul_i4_48 = dmul i64 %activations1_load, i64 %oracle_activations2_load_49_read

]]></Node>
<StgValue><ssdm name="mul_i4_48"/></StgValue>
</operation>

<operation id="527" st_id="28" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:255 %mul_i4_49 = dmul i64 %activations1_load, i64 %oracle_activations2_load_50_read

]]></Node>
<StgValue><ssdm name="mul_i4_49"/></StgValue>
</operation>

<operation id="528" st_id="28" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:260 %mul_i4_50 = dmul i64 %activations1_load, i64 %oracle_activations2_load_51_read

]]></Node>
<StgValue><ssdm name="mul_i4_50"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="529" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:216 %or_ln116_41 = or i12 %tmp_s, i12 42

]]></Node>
<StgValue><ssdm name="or_ln116_41"/></StgValue>
</operation>

<operation id="530" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:217 %zext_ln116_41 = zext i12 %or_ln116_41

]]></Node>
<StgValue><ssdm name="zext_ln116_41"/></StgValue>
</operation>

<operation id="531" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:218 %delta_weights2_addr_42 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_41

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_42"/></StgValue>
</operation>

<operation id="532" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:219 %store_ln116 = store i64 %mul_i4_41, i12 %delta_weights2_addr_42

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="533" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:221 %or_ln116_42 = or i12 %tmp_s, i12 43

]]></Node>
<StgValue><ssdm name="or_ln116_42"/></StgValue>
</operation>

<operation id="534" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:222 %zext_ln116_42 = zext i12 %or_ln116_42

]]></Node>
<StgValue><ssdm name="zext_ln116_42"/></StgValue>
</operation>

<operation id="535" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:223 %delta_weights2_addr_43 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_42

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_43"/></StgValue>
</operation>

<operation id="536" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:224 %store_ln116 = store i64 %mul_i4_42, i12 %delta_weights2_addr_43

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="537" st_id="29" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:225 %mul_i4_43 = dmul i64 %activations1_load, i64 %oracle_activations2_load_44_read

]]></Node>
<StgValue><ssdm name="mul_i4_43"/></StgValue>
</operation>

<operation id="538" st_id="29" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:230 %mul_i4_44 = dmul i64 %activations1_load, i64 %oracle_activations2_load_45_read

]]></Node>
<StgValue><ssdm name="mul_i4_44"/></StgValue>
</operation>

<operation id="539" st_id="29" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:235 %mul_i4_45 = dmul i64 %activations1_load, i64 %oracle_activations2_load_46_read

]]></Node>
<StgValue><ssdm name="mul_i4_45"/></StgValue>
</operation>

<operation id="540" st_id="29" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:240 %mul_i4_46 = dmul i64 %activations1_load, i64 %oracle_activations2_load_47_read

]]></Node>
<StgValue><ssdm name="mul_i4_46"/></StgValue>
</operation>

<operation id="541" st_id="29" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:245 %mul_i4_47 = dmul i64 %activations1_load, i64 %oracle_activations2_load_48_read

]]></Node>
<StgValue><ssdm name="mul_i4_47"/></StgValue>
</operation>

<operation id="542" st_id="29" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:250 %mul_i4_48 = dmul i64 %activations1_load, i64 %oracle_activations2_load_49_read

]]></Node>
<StgValue><ssdm name="mul_i4_48"/></StgValue>
</operation>

<operation id="543" st_id="29" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:255 %mul_i4_49 = dmul i64 %activations1_load, i64 %oracle_activations2_load_50_read

]]></Node>
<StgValue><ssdm name="mul_i4_49"/></StgValue>
</operation>

<operation id="544" st_id="29" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:260 %mul_i4_50 = dmul i64 %activations1_load, i64 %oracle_activations2_load_51_read

]]></Node>
<StgValue><ssdm name="mul_i4_50"/></StgValue>
</operation>

<operation id="545" st_id="29" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:265 %mul_i4_51 = dmul i64 %activations1_load, i64 %oracle_activations2_load_52_read

]]></Node>
<StgValue><ssdm name="mul_i4_51"/></StgValue>
</operation>

<operation id="546" st_id="29" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:270 %mul_i4_52 = dmul i64 %activations1_load, i64 %oracle_activations2_load_53_read

]]></Node>
<StgValue><ssdm name="mul_i4_52"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="547" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:226 %or_ln116_43 = or i12 %tmp_s, i12 44

]]></Node>
<StgValue><ssdm name="or_ln116_43"/></StgValue>
</operation>

<operation id="548" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:227 %zext_ln116_43 = zext i12 %or_ln116_43

]]></Node>
<StgValue><ssdm name="zext_ln116_43"/></StgValue>
</operation>

<operation id="549" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:228 %delta_weights2_addr_44 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_43

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_44"/></StgValue>
</operation>

<operation id="550" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:229 %store_ln116 = store i64 %mul_i4_43, i12 %delta_weights2_addr_44

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="551" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:231 %or_ln116_44 = or i12 %tmp_s, i12 45

]]></Node>
<StgValue><ssdm name="or_ln116_44"/></StgValue>
</operation>

<operation id="552" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:232 %zext_ln116_44 = zext i12 %or_ln116_44

]]></Node>
<StgValue><ssdm name="zext_ln116_44"/></StgValue>
</operation>

<operation id="553" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:233 %delta_weights2_addr_45 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_44

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_45"/></StgValue>
</operation>

<operation id="554" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:234 %store_ln116 = store i64 %mul_i4_44, i12 %delta_weights2_addr_45

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="555" st_id="30" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:235 %mul_i4_45 = dmul i64 %activations1_load, i64 %oracle_activations2_load_46_read

]]></Node>
<StgValue><ssdm name="mul_i4_45"/></StgValue>
</operation>

<operation id="556" st_id="30" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:240 %mul_i4_46 = dmul i64 %activations1_load, i64 %oracle_activations2_load_47_read

]]></Node>
<StgValue><ssdm name="mul_i4_46"/></StgValue>
</operation>

<operation id="557" st_id="30" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:245 %mul_i4_47 = dmul i64 %activations1_load, i64 %oracle_activations2_load_48_read

]]></Node>
<StgValue><ssdm name="mul_i4_47"/></StgValue>
</operation>

<operation id="558" st_id="30" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:250 %mul_i4_48 = dmul i64 %activations1_load, i64 %oracle_activations2_load_49_read

]]></Node>
<StgValue><ssdm name="mul_i4_48"/></StgValue>
</operation>

<operation id="559" st_id="30" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:255 %mul_i4_49 = dmul i64 %activations1_load, i64 %oracle_activations2_load_50_read

]]></Node>
<StgValue><ssdm name="mul_i4_49"/></StgValue>
</operation>

<operation id="560" st_id="30" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:260 %mul_i4_50 = dmul i64 %activations1_load, i64 %oracle_activations2_load_51_read

]]></Node>
<StgValue><ssdm name="mul_i4_50"/></StgValue>
</operation>

<operation id="561" st_id="30" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:265 %mul_i4_51 = dmul i64 %activations1_load, i64 %oracle_activations2_load_52_read

]]></Node>
<StgValue><ssdm name="mul_i4_51"/></StgValue>
</operation>

<operation id="562" st_id="30" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:270 %mul_i4_52 = dmul i64 %activations1_load, i64 %oracle_activations2_load_53_read

]]></Node>
<StgValue><ssdm name="mul_i4_52"/></StgValue>
</operation>

<operation id="563" st_id="30" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:275 %mul_i4_53 = dmul i64 %activations1_load, i64 %oracle_activations2_load_54_read

]]></Node>
<StgValue><ssdm name="mul_i4_53"/></StgValue>
</operation>

<operation id="564" st_id="30" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:280 %mul_i4_54 = dmul i64 %activations1_load, i64 %oracle_activations2_load_55_read

]]></Node>
<StgValue><ssdm name="mul_i4_54"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="565" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:236 %or_ln116_45 = or i12 %tmp_s, i12 46

]]></Node>
<StgValue><ssdm name="or_ln116_45"/></StgValue>
</operation>

<operation id="566" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:237 %zext_ln116_45 = zext i12 %or_ln116_45

]]></Node>
<StgValue><ssdm name="zext_ln116_45"/></StgValue>
</operation>

<operation id="567" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:238 %delta_weights2_addr_46 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_45

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_46"/></StgValue>
</operation>

<operation id="568" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:239 %store_ln116 = store i64 %mul_i4_45, i12 %delta_weights2_addr_46

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="569" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:241 %or_ln116_46 = or i12 %tmp_s, i12 47

]]></Node>
<StgValue><ssdm name="or_ln116_46"/></StgValue>
</operation>

<operation id="570" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:242 %zext_ln116_46 = zext i12 %or_ln116_46

]]></Node>
<StgValue><ssdm name="zext_ln116_46"/></StgValue>
</operation>

<operation id="571" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:243 %delta_weights2_addr_47 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_46

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_47"/></StgValue>
</operation>

<operation id="572" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:244 %store_ln116 = store i64 %mul_i4_46, i12 %delta_weights2_addr_47

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="573" st_id="31" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:245 %mul_i4_47 = dmul i64 %activations1_load, i64 %oracle_activations2_load_48_read

]]></Node>
<StgValue><ssdm name="mul_i4_47"/></StgValue>
</operation>

<operation id="574" st_id="31" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:250 %mul_i4_48 = dmul i64 %activations1_load, i64 %oracle_activations2_load_49_read

]]></Node>
<StgValue><ssdm name="mul_i4_48"/></StgValue>
</operation>

<operation id="575" st_id="31" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:255 %mul_i4_49 = dmul i64 %activations1_load, i64 %oracle_activations2_load_50_read

]]></Node>
<StgValue><ssdm name="mul_i4_49"/></StgValue>
</operation>

<operation id="576" st_id="31" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:260 %mul_i4_50 = dmul i64 %activations1_load, i64 %oracle_activations2_load_51_read

]]></Node>
<StgValue><ssdm name="mul_i4_50"/></StgValue>
</operation>

<operation id="577" st_id="31" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:265 %mul_i4_51 = dmul i64 %activations1_load, i64 %oracle_activations2_load_52_read

]]></Node>
<StgValue><ssdm name="mul_i4_51"/></StgValue>
</operation>

<operation id="578" st_id="31" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:270 %mul_i4_52 = dmul i64 %activations1_load, i64 %oracle_activations2_load_53_read

]]></Node>
<StgValue><ssdm name="mul_i4_52"/></StgValue>
</operation>

<operation id="579" st_id="31" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:275 %mul_i4_53 = dmul i64 %activations1_load, i64 %oracle_activations2_load_54_read

]]></Node>
<StgValue><ssdm name="mul_i4_53"/></StgValue>
</operation>

<operation id="580" st_id="31" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:280 %mul_i4_54 = dmul i64 %activations1_load, i64 %oracle_activations2_load_55_read

]]></Node>
<StgValue><ssdm name="mul_i4_54"/></StgValue>
</operation>

<operation id="581" st_id="31" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:285 %mul_i4_55 = dmul i64 %activations1_load, i64 %oracle_activations2_load_56_read

]]></Node>
<StgValue><ssdm name="mul_i4_55"/></StgValue>
</operation>

<operation id="582" st_id="31" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:290 %mul_i4_56 = dmul i64 %activations1_load, i64 %oracle_activations2_load_57_read

]]></Node>
<StgValue><ssdm name="mul_i4_56"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="583" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:246 %or_ln116_47 = or i12 %tmp_s, i12 48

]]></Node>
<StgValue><ssdm name="or_ln116_47"/></StgValue>
</operation>

<operation id="584" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:247 %zext_ln116_47 = zext i12 %or_ln116_47

]]></Node>
<StgValue><ssdm name="zext_ln116_47"/></StgValue>
</operation>

<operation id="585" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:248 %delta_weights2_addr_48 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_47

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_48"/></StgValue>
</operation>

<operation id="586" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:249 %store_ln116 = store i64 %mul_i4_47, i12 %delta_weights2_addr_48

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="587" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:251 %or_ln116_48 = or i12 %tmp_s, i12 49

]]></Node>
<StgValue><ssdm name="or_ln116_48"/></StgValue>
</operation>

<operation id="588" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:252 %zext_ln116_48 = zext i12 %or_ln116_48

]]></Node>
<StgValue><ssdm name="zext_ln116_48"/></StgValue>
</operation>

<operation id="589" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:253 %delta_weights2_addr_49 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_48

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_49"/></StgValue>
</operation>

<operation id="590" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:254 %store_ln116 = store i64 %mul_i4_48, i12 %delta_weights2_addr_49

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="591" st_id="32" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:255 %mul_i4_49 = dmul i64 %activations1_load, i64 %oracle_activations2_load_50_read

]]></Node>
<StgValue><ssdm name="mul_i4_49"/></StgValue>
</operation>

<operation id="592" st_id="32" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:260 %mul_i4_50 = dmul i64 %activations1_load, i64 %oracle_activations2_load_51_read

]]></Node>
<StgValue><ssdm name="mul_i4_50"/></StgValue>
</operation>

<operation id="593" st_id="32" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:265 %mul_i4_51 = dmul i64 %activations1_load, i64 %oracle_activations2_load_52_read

]]></Node>
<StgValue><ssdm name="mul_i4_51"/></StgValue>
</operation>

<operation id="594" st_id="32" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:270 %mul_i4_52 = dmul i64 %activations1_load, i64 %oracle_activations2_load_53_read

]]></Node>
<StgValue><ssdm name="mul_i4_52"/></StgValue>
</operation>

<operation id="595" st_id="32" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:275 %mul_i4_53 = dmul i64 %activations1_load, i64 %oracle_activations2_load_54_read

]]></Node>
<StgValue><ssdm name="mul_i4_53"/></StgValue>
</operation>

<operation id="596" st_id="32" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:280 %mul_i4_54 = dmul i64 %activations1_load, i64 %oracle_activations2_load_55_read

]]></Node>
<StgValue><ssdm name="mul_i4_54"/></StgValue>
</operation>

<operation id="597" st_id="32" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:285 %mul_i4_55 = dmul i64 %activations1_load, i64 %oracle_activations2_load_56_read

]]></Node>
<StgValue><ssdm name="mul_i4_55"/></StgValue>
</operation>

<operation id="598" st_id="32" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:290 %mul_i4_56 = dmul i64 %activations1_load, i64 %oracle_activations2_load_57_read

]]></Node>
<StgValue><ssdm name="mul_i4_56"/></StgValue>
</operation>

<operation id="599" st_id="32" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:295 %mul_i4_57 = dmul i64 %activations1_load, i64 %oracle_activations2_load_58_read

]]></Node>
<StgValue><ssdm name="mul_i4_57"/></StgValue>
</operation>

<operation id="600" st_id="32" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:300 %mul_i4_58 = dmul i64 %activations1_load, i64 %oracle_activations2_load_59_read

]]></Node>
<StgValue><ssdm name="mul_i4_58"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="601" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:256 %or_ln116_49 = or i12 %tmp_s, i12 50

]]></Node>
<StgValue><ssdm name="or_ln116_49"/></StgValue>
</operation>

<operation id="602" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:257 %zext_ln116_49 = zext i12 %or_ln116_49

]]></Node>
<StgValue><ssdm name="zext_ln116_49"/></StgValue>
</operation>

<operation id="603" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:258 %delta_weights2_addr_50 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_49

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_50"/></StgValue>
</operation>

<operation id="604" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:259 %store_ln116 = store i64 %mul_i4_49, i12 %delta_weights2_addr_50

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="605" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:261 %or_ln116_50 = or i12 %tmp_s, i12 51

]]></Node>
<StgValue><ssdm name="or_ln116_50"/></StgValue>
</operation>

<operation id="606" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:262 %zext_ln116_50 = zext i12 %or_ln116_50

]]></Node>
<StgValue><ssdm name="zext_ln116_50"/></StgValue>
</operation>

<operation id="607" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:263 %delta_weights2_addr_51 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_50

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_51"/></StgValue>
</operation>

<operation id="608" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:264 %store_ln116 = store i64 %mul_i4_50, i12 %delta_weights2_addr_51

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="609" st_id="33" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:265 %mul_i4_51 = dmul i64 %activations1_load, i64 %oracle_activations2_load_52_read

]]></Node>
<StgValue><ssdm name="mul_i4_51"/></StgValue>
</operation>

<operation id="610" st_id="33" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:270 %mul_i4_52 = dmul i64 %activations1_load, i64 %oracle_activations2_load_53_read

]]></Node>
<StgValue><ssdm name="mul_i4_52"/></StgValue>
</operation>

<operation id="611" st_id="33" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:275 %mul_i4_53 = dmul i64 %activations1_load, i64 %oracle_activations2_load_54_read

]]></Node>
<StgValue><ssdm name="mul_i4_53"/></StgValue>
</operation>

<operation id="612" st_id="33" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:280 %mul_i4_54 = dmul i64 %activations1_load, i64 %oracle_activations2_load_55_read

]]></Node>
<StgValue><ssdm name="mul_i4_54"/></StgValue>
</operation>

<operation id="613" st_id="33" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:285 %mul_i4_55 = dmul i64 %activations1_load, i64 %oracle_activations2_load_56_read

]]></Node>
<StgValue><ssdm name="mul_i4_55"/></StgValue>
</operation>

<operation id="614" st_id="33" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:290 %mul_i4_56 = dmul i64 %activations1_load, i64 %oracle_activations2_load_57_read

]]></Node>
<StgValue><ssdm name="mul_i4_56"/></StgValue>
</operation>

<operation id="615" st_id="33" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:295 %mul_i4_57 = dmul i64 %activations1_load, i64 %oracle_activations2_load_58_read

]]></Node>
<StgValue><ssdm name="mul_i4_57"/></StgValue>
</operation>

<operation id="616" st_id="33" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:300 %mul_i4_58 = dmul i64 %activations1_load, i64 %oracle_activations2_load_59_read

]]></Node>
<StgValue><ssdm name="mul_i4_58"/></StgValue>
</operation>

<operation id="617" st_id="33" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:305 %mul_i4_59 = dmul i64 %activations1_load, i64 %oracle_activations2_load_60_read

]]></Node>
<StgValue><ssdm name="mul_i4_59"/></StgValue>
</operation>

<operation id="618" st_id="33" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:310 %mul_i4_60 = dmul i64 %activations1_load, i64 %oracle_activations2_load_61_read

]]></Node>
<StgValue><ssdm name="mul_i4_60"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="619" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:266 %or_ln116_51 = or i12 %tmp_s, i12 52

]]></Node>
<StgValue><ssdm name="or_ln116_51"/></StgValue>
</operation>

<operation id="620" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:267 %zext_ln116_51 = zext i12 %or_ln116_51

]]></Node>
<StgValue><ssdm name="zext_ln116_51"/></StgValue>
</operation>

<operation id="621" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:268 %delta_weights2_addr_52 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_51

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_52"/></StgValue>
</operation>

<operation id="622" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:269 %store_ln116 = store i64 %mul_i4_51, i12 %delta_weights2_addr_52

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="623" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:271 %or_ln116_52 = or i12 %tmp_s, i12 53

]]></Node>
<StgValue><ssdm name="or_ln116_52"/></StgValue>
</operation>

<operation id="624" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:272 %zext_ln116_52 = zext i12 %or_ln116_52

]]></Node>
<StgValue><ssdm name="zext_ln116_52"/></StgValue>
</operation>

<operation id="625" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:273 %delta_weights2_addr_53 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_52

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_53"/></StgValue>
</operation>

<operation id="626" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:274 %store_ln116 = store i64 %mul_i4_52, i12 %delta_weights2_addr_53

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="627" st_id="34" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:275 %mul_i4_53 = dmul i64 %activations1_load, i64 %oracle_activations2_load_54_read

]]></Node>
<StgValue><ssdm name="mul_i4_53"/></StgValue>
</operation>

<operation id="628" st_id="34" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:280 %mul_i4_54 = dmul i64 %activations1_load, i64 %oracle_activations2_load_55_read

]]></Node>
<StgValue><ssdm name="mul_i4_54"/></StgValue>
</operation>

<operation id="629" st_id="34" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:285 %mul_i4_55 = dmul i64 %activations1_load, i64 %oracle_activations2_load_56_read

]]></Node>
<StgValue><ssdm name="mul_i4_55"/></StgValue>
</operation>

<operation id="630" st_id="34" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:290 %mul_i4_56 = dmul i64 %activations1_load, i64 %oracle_activations2_load_57_read

]]></Node>
<StgValue><ssdm name="mul_i4_56"/></StgValue>
</operation>

<operation id="631" st_id="34" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:295 %mul_i4_57 = dmul i64 %activations1_load, i64 %oracle_activations2_load_58_read

]]></Node>
<StgValue><ssdm name="mul_i4_57"/></StgValue>
</operation>

<operation id="632" st_id="34" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:300 %mul_i4_58 = dmul i64 %activations1_load, i64 %oracle_activations2_load_59_read

]]></Node>
<StgValue><ssdm name="mul_i4_58"/></StgValue>
</operation>

<operation id="633" st_id="34" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:305 %mul_i4_59 = dmul i64 %activations1_load, i64 %oracle_activations2_load_60_read

]]></Node>
<StgValue><ssdm name="mul_i4_59"/></StgValue>
</operation>

<operation id="634" st_id="34" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:310 %mul_i4_60 = dmul i64 %activations1_load, i64 %oracle_activations2_load_61_read

]]></Node>
<StgValue><ssdm name="mul_i4_60"/></StgValue>
</operation>

<operation id="635" st_id="34" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:315 %mul_i4_61 = dmul i64 %activations1_load, i64 %oracle_activations2_load_62_read

]]></Node>
<StgValue><ssdm name="mul_i4_61"/></StgValue>
</operation>

<operation id="636" st_id="34" stage="5" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:320 %mul_i4_62 = dmul i64 %activations1_load, i64 %oracle_activations2_load_63_read

]]></Node>
<StgValue><ssdm name="mul_i4_62"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="637" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:276 %or_ln116_53 = or i12 %tmp_s, i12 54

]]></Node>
<StgValue><ssdm name="or_ln116_53"/></StgValue>
</operation>

<operation id="638" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:277 %zext_ln116_53 = zext i12 %or_ln116_53

]]></Node>
<StgValue><ssdm name="zext_ln116_53"/></StgValue>
</operation>

<operation id="639" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:278 %delta_weights2_addr_54 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_53

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_54"/></StgValue>
</operation>

<operation id="640" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:279 %store_ln116 = store i64 %mul_i4_53, i12 %delta_weights2_addr_54

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="641" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:281 %or_ln116_54 = or i12 %tmp_s, i12 55

]]></Node>
<StgValue><ssdm name="or_ln116_54"/></StgValue>
</operation>

<operation id="642" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:282 %zext_ln116_54 = zext i12 %or_ln116_54

]]></Node>
<StgValue><ssdm name="zext_ln116_54"/></StgValue>
</operation>

<operation id="643" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:283 %delta_weights2_addr_55 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_54

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_55"/></StgValue>
</operation>

<operation id="644" st_id="35" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:284 %store_ln116 = store i64 %mul_i4_54, i12 %delta_weights2_addr_55

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="645" st_id="35" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:285 %mul_i4_55 = dmul i64 %activations1_load, i64 %oracle_activations2_load_56_read

]]></Node>
<StgValue><ssdm name="mul_i4_55"/></StgValue>
</operation>

<operation id="646" st_id="35" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:290 %mul_i4_56 = dmul i64 %activations1_load, i64 %oracle_activations2_load_57_read

]]></Node>
<StgValue><ssdm name="mul_i4_56"/></StgValue>
</operation>

<operation id="647" st_id="35" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:295 %mul_i4_57 = dmul i64 %activations1_load, i64 %oracle_activations2_load_58_read

]]></Node>
<StgValue><ssdm name="mul_i4_57"/></StgValue>
</operation>

<operation id="648" st_id="35" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:300 %mul_i4_58 = dmul i64 %activations1_load, i64 %oracle_activations2_load_59_read

]]></Node>
<StgValue><ssdm name="mul_i4_58"/></StgValue>
</operation>

<operation id="649" st_id="35" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:305 %mul_i4_59 = dmul i64 %activations1_load, i64 %oracle_activations2_load_60_read

]]></Node>
<StgValue><ssdm name="mul_i4_59"/></StgValue>
</operation>

<operation id="650" st_id="35" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:310 %mul_i4_60 = dmul i64 %activations1_load, i64 %oracle_activations2_load_61_read

]]></Node>
<StgValue><ssdm name="mul_i4_60"/></StgValue>
</operation>

<operation id="651" st_id="35" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:315 %mul_i4_61 = dmul i64 %activations1_load, i64 %oracle_activations2_load_62_read

]]></Node>
<StgValue><ssdm name="mul_i4_61"/></StgValue>
</operation>

<operation id="652" st_id="35" stage="4" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:320 %mul_i4_62 = dmul i64 %activations1_load, i64 %oracle_activations2_load_63_read

]]></Node>
<StgValue><ssdm name="mul_i4_62"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="653" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:286 %or_ln116_55 = or i12 %tmp_s, i12 56

]]></Node>
<StgValue><ssdm name="or_ln116_55"/></StgValue>
</operation>

<operation id="654" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:287 %zext_ln116_55 = zext i12 %or_ln116_55

]]></Node>
<StgValue><ssdm name="zext_ln116_55"/></StgValue>
</operation>

<operation id="655" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:288 %delta_weights2_addr_56 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_55

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_56"/></StgValue>
</operation>

<operation id="656" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:289 %store_ln116 = store i64 %mul_i4_55, i12 %delta_weights2_addr_56

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="657" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:291 %or_ln116_56 = or i12 %tmp_s, i12 57

]]></Node>
<StgValue><ssdm name="or_ln116_56"/></StgValue>
</operation>

<operation id="658" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:292 %zext_ln116_56 = zext i12 %or_ln116_56

]]></Node>
<StgValue><ssdm name="zext_ln116_56"/></StgValue>
</operation>

<operation id="659" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:293 %delta_weights2_addr_57 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_56

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_57"/></StgValue>
</operation>

<operation id="660" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:294 %store_ln116 = store i64 %mul_i4_56, i12 %delta_weights2_addr_57

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="661" st_id="36" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:295 %mul_i4_57 = dmul i64 %activations1_load, i64 %oracle_activations2_load_58_read

]]></Node>
<StgValue><ssdm name="mul_i4_57"/></StgValue>
</operation>

<operation id="662" st_id="36" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:300 %mul_i4_58 = dmul i64 %activations1_load, i64 %oracle_activations2_load_59_read

]]></Node>
<StgValue><ssdm name="mul_i4_58"/></StgValue>
</operation>

<operation id="663" st_id="36" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:305 %mul_i4_59 = dmul i64 %activations1_load, i64 %oracle_activations2_load_60_read

]]></Node>
<StgValue><ssdm name="mul_i4_59"/></StgValue>
</operation>

<operation id="664" st_id="36" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:310 %mul_i4_60 = dmul i64 %activations1_load, i64 %oracle_activations2_load_61_read

]]></Node>
<StgValue><ssdm name="mul_i4_60"/></StgValue>
</operation>

<operation id="665" st_id="36" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:315 %mul_i4_61 = dmul i64 %activations1_load, i64 %oracle_activations2_load_62_read

]]></Node>
<StgValue><ssdm name="mul_i4_61"/></StgValue>
</operation>

<operation id="666" st_id="36" stage="3" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:320 %mul_i4_62 = dmul i64 %activations1_load, i64 %oracle_activations2_load_63_read

]]></Node>
<StgValue><ssdm name="mul_i4_62"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="667" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:296 %or_ln116_57 = or i12 %tmp_s, i12 58

]]></Node>
<StgValue><ssdm name="or_ln116_57"/></StgValue>
</operation>

<operation id="668" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:297 %zext_ln116_57 = zext i12 %or_ln116_57

]]></Node>
<StgValue><ssdm name="zext_ln116_57"/></StgValue>
</operation>

<operation id="669" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:298 %delta_weights2_addr_58 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_57

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_58"/></StgValue>
</operation>

<operation id="670" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:299 %store_ln116 = store i64 %mul_i4_57, i12 %delta_weights2_addr_58

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="671" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:301 %or_ln116_58 = or i12 %tmp_s, i12 59

]]></Node>
<StgValue><ssdm name="or_ln116_58"/></StgValue>
</operation>

<operation id="672" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:302 %zext_ln116_58 = zext i12 %or_ln116_58

]]></Node>
<StgValue><ssdm name="zext_ln116_58"/></StgValue>
</operation>

<operation id="673" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:303 %delta_weights2_addr_59 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_58

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_59"/></StgValue>
</operation>

<operation id="674" st_id="37" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:304 %store_ln116 = store i64 %mul_i4_58, i12 %delta_weights2_addr_59

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="675" st_id="37" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:305 %mul_i4_59 = dmul i64 %activations1_load, i64 %oracle_activations2_load_60_read

]]></Node>
<StgValue><ssdm name="mul_i4_59"/></StgValue>
</operation>

<operation id="676" st_id="37" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:310 %mul_i4_60 = dmul i64 %activations1_load, i64 %oracle_activations2_load_61_read

]]></Node>
<StgValue><ssdm name="mul_i4_60"/></StgValue>
</operation>

<operation id="677" st_id="37" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:315 %mul_i4_61 = dmul i64 %activations1_load, i64 %oracle_activations2_load_62_read

]]></Node>
<StgValue><ssdm name="mul_i4_61"/></StgValue>
</operation>

<operation id="678" st_id="37" stage="2" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:320 %mul_i4_62 = dmul i64 %activations1_load, i64 %oracle_activations2_load_63_read

]]></Node>
<StgValue><ssdm name="mul_i4_62"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="679" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:306 %or_ln116_59 = or i12 %tmp_s, i12 60

]]></Node>
<StgValue><ssdm name="or_ln116_59"/></StgValue>
</operation>

<operation id="680" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:307 %zext_ln116_59 = zext i12 %or_ln116_59

]]></Node>
<StgValue><ssdm name="zext_ln116_59"/></StgValue>
</operation>

<operation id="681" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:308 %delta_weights2_addr_60 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_59

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_60"/></StgValue>
</operation>

<operation id="682" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:309 %store_ln116 = store i64 %mul_i4_59, i12 %delta_weights2_addr_60

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="683" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:311 %or_ln116_60 = or i12 %tmp_s, i12 61

]]></Node>
<StgValue><ssdm name="or_ln116_60"/></StgValue>
</operation>

<operation id="684" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:312 %zext_ln116_60 = zext i12 %or_ln116_60

]]></Node>
<StgValue><ssdm name="zext_ln116_60"/></StgValue>
</operation>

<operation id="685" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:313 %delta_weights2_addr_61 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_60

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_61"/></StgValue>
</operation>

<operation id="686" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:314 %store_ln116 = store i64 %mul_i4_60, i12 %delta_weights2_addr_61

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="687" st_id="38" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:315 %mul_i4_61 = dmul i64 %activations1_load, i64 %oracle_activations2_load_62_read

]]></Node>
<StgValue><ssdm name="mul_i4_61"/></StgValue>
</operation>

<operation id="688" st_id="38" stage="1" lat="5">
<core>DMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:320 %mul_i4_62 = dmul i64 %activations1_load, i64 %oracle_activations2_load_63_read

]]></Node>
<StgValue><ssdm name="mul_i4_62"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="689" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_115_2.i.split:1 %specloopname_ln113 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln113"/></StgValue>
</operation>

<operation id="690" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:316 %or_ln116_61 = or i12 %tmp_s, i12 62

]]></Node>
<StgValue><ssdm name="or_ln116_61"/></StgValue>
</operation>

<operation id="691" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:317 %zext_ln116_61 = zext i12 %or_ln116_61

]]></Node>
<StgValue><ssdm name="zext_ln116_61"/></StgValue>
</operation>

<operation id="692" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:318 %delta_weights2_addr_62 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_61

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_62"/></StgValue>
</operation>

<operation id="693" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:319 %store_ln116 = store i64 %mul_i4_61, i12 %delta_weights2_addr_62

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="694" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:321 %or_ln116_62 = or i12 %tmp_s, i12 63

]]></Node>
<StgValue><ssdm name="or_ln116_62"/></StgValue>
</operation>

<operation id="695" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="64" op_0_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:322 %zext_ln116_62 = zext i12 %or_ln116_62

]]></Node>
<StgValue><ssdm name="zext_ln116_62"/></StgValue>
</operation>

<operation id="696" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_115_2.i.split:323 %delta_weights2_addr_63 = getelementptr i64 %delta_weights2, i64 0, i64 %zext_ln116_62

]]></Node>
<StgValue><ssdm name="delta_weights2_addr_63"/></StgValue>
</operation>

<operation id="697" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
VITIS_LOOP_115_2.i.split:324 %store_ln116 = store i64 %mul_i4_62, i12 %delta_weights2_addr_63

]]></Node>
<StgValue><ssdm name="store_ln116"/></StgValue>
</operation>

<operation id="698" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_115_2.i.split:326 %br_ln114 = br void %VITIS_LOOP_115_2.i

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
