---
layout: default
title: LDMOS
---

---

# âš¡ LDMOSï¼ˆLaterally Diffused MOSï¼‰

---

## ğŸ“˜ æ¦‚è¦ï½œOverview

**LDMOSï¼ˆLaterally Diffused MOSï¼‰** ã¯ã€**é«˜é›»åœ§ã«å¯¾å¿œã™ã‚‹ãŸã‚ã®æ¨ªæ–¹å‘æ‹¡æ•£å‹ã®MOSãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿æ§‹é€ **ã§ã™ã€‚  
**LDMOS** is a laterally diffused MOS transistor structure designed for high-voltage applications.

**ä¸»ãªç”¨é€”ï½œMain applications:**

- **ãƒ‘ãƒ¯ãƒ¼ãƒãƒã‚¸ãƒ¡ãƒ³ãƒˆICï¼ˆPMICï¼‰**  
  *Power management ICs*
- **ãƒ¢ãƒ¼ã‚¿ãƒ»LEDãƒ‰ãƒ©ã‚¤ãƒ**  
  *Motor and LED drivers*
- **è»Šè¼‰ç”¨SoCï¼ˆé«˜è€åœ§I/Oå«ã‚€ï¼‰**  
  *Automotive SoCs including high-voltage I/Os*

---

## ğŸ—ï¸ æ§‹é€ ã¨ç‰¹å¾´ï½œStructure and Features

```mermaid
flowchart LR
    subgraph CrossSection ["LDMOSæ§‹é€ æ–­é¢å›³ï½œCross-Section"]
        Gate["Gate (Poly)"]
        Psub["P-Sub"]
        Drift["Drifté ˜åŸŸ (ä½ãƒ‰ãƒ¼ãƒ—N-)"]
        Nplus["N+ Drain"]

        Gate --> Drift --> Nplus
        Psub --- Drift
    end
```

```mermaid
flowchart TB
    subgraph RingGate ["ãƒªãƒ³ã‚°ã‚²ãƒ¼ãƒˆå‹LDMOSãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆï½œRing-Gate Layout"]
        subgraph GND["GND Guard Ring (å¤–å‘¨)"]
            subgraph Drain["Drain (N+) é«˜é›»åœ§ç«¯å­"]
                subgraph Gate["Gate (Poly) ãƒªãƒ³ã‚°çŠ¶ã‚²ãƒ¼ãƒˆ"]
                    Source["Source (N+) ä¸­å¤®ã‚½ãƒ¼ã‚¹"]
                end
            end
        end
    end
```

---

## ğŸ“ ç‰¹æ€§ã¨è¨­è¨ˆãƒ‘ãƒ©ãƒ¡ãƒ¼ã‚¿ï½œCharacteristics and Design Parameters

| é …ç›®ï½œItem | è§£èª¬ï½œDescription |
|--------|--------|
| **è€åœ§ç¯„å›²**<br>Breakdown Voltage | 30Vã€œ700Vï¼ˆæ§‹é€ ãƒ»ãƒ—ãƒ­ã‚»ã‚¹ã«ä¾å­˜ï¼‰<br>30Vâ€“700V depending on structure/process |
| **ã‚ªãƒ³æŠµæŠ—**<br>On-Resistance | Drifté•·ã«æ¯”ä¾‹ã€‚ä½æŠµæŠ—åŒ–ã«ã¯ã‚»ãƒ«é…ç½®ã‚„ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆã®å·¥å¤«ãŒå¿…è¦<br>Proportional to drift length; optimized via layout |
| **ã‚²ãƒ¼ãƒˆé…¸åŒ–è†œ**<br>Gate Oxide | åšè†œé…¸åŒ–ï¼ˆ>10nmï¼‰ã§é«˜é›»åœ§å‹•ä½œã‚’ã‚µãƒãƒ¼ãƒˆ<br>Thick oxide prevents breakdown |
| **å¯„ç”Ÿç´ å­**<br>Parasitic Effects | é«˜é›»åœ§å°åŠ æ™‚ã®å¯„ç”Ÿnpnãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿ãƒ»ãƒ©ãƒƒãƒã‚¢ãƒƒãƒ—å¯¾ç­–ãŒé‡è¦<br>Suppression of latch-up is critical |

---

## âš™ï¸ SOIåŸºæ¿æ§‹é€ ã«ã‚ˆã‚‹é«˜è€åœ§åŒ–ï½œSOI-Based High Voltage Structure

```text
ã€SOI LDMOSæ§‹é€ ï½œSOI LDMOS Cross-Sectionã€‘

    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
    â”‚   Metal / Passivation  â”‚
    â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
    â”‚       Gate (Poly)       â”‚
    â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
    â”‚   Drift / Nâˆ’ Region    â”‚ â† é«˜è€åœ§ãƒ‰ãƒ¬ã‚¤ãƒ³æ‹¡æ•£
    â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
    â”‚   P-Body / N+ Source   â”‚
    â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
    â”‚   SOI Layer (Si)       â”‚ â† ãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿å±¤
    â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
    â”‚   BOX (SiOâ‚‚)           â”‚ â† Buried Oxide çµ¶ç¸å±¤
    â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
    â”‚   Handle Wafer (Sub)   â”‚ â† åŸºæ¿ãƒãƒ«ã‚¯ä¸è¦ï¼ˆæµ®éŠï¼‰
    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

| ç‰¹å¾´ï½œFeature | è§£èª¬ï½œDescription |
|--------|--------|
| **å¯„ç”Ÿç´ å­æŠ‘åˆ¶**<br>Parasitic Suppression | å¯„ç”Ÿnpnæ§‹é€ ã‚’BOXã§çµ¶ç¸<br>BOX layer eliminates latch-up path |
| **é›»ç•Œé›†ä¸­æŠ‘åˆ¶**<br>Field Relaxation | BOXãŒåŸºæ¿æ–¹å‘ã®é›»ç•Œã‚’æŠ‘åˆ¶ã—é«˜è€åœ§<br>Electric field diverted from bulk |
| **é«˜é€Ÿå¿œç­”**<br>Fast Switching | Junctionå®¹é‡ãŒå°ã•ãã‚¹ã‚¤ãƒƒãƒãƒ³ã‚°æå¤±ãŒå°‘ãªã„<br>Low parasitic capacitance |
| **ç†±è¨­è¨ˆ**<br>Thermal Consideration | ç†±ãŒBOXã«é–‰ã˜è¾¼ã‚ã‚‰ã‚Œã‚‹ãŸã‚æ”¾ç†±è¨­è¨ˆãŒå¿…è¦<br>Requires thermal-aware layout |

---

## ğŸ§ª å®Ÿè£…ä¸Šã®æ³¨æ„ç‚¹ï½œImplementation Notes

- **ç©ºä¹å±¤æ‹¡å¼µæ–¹å‘ã®è€ƒæ…®**  
  *Layout must account for lateral depletion extension*
- **å¯„ç”Ÿãƒã‚¤ãƒãƒ¼ãƒ©æŠ‘åˆ¶**  
  *Use guard rings to prevent latch-up*
- **ã‚»ãƒ«å¯†åº¦ã¨æ”¾ç†±ã®ãƒˆãƒ¬ãƒ¼ãƒ‰ã‚ªãƒ•**  
  *Balance between packing density and heat dissipation*

---

## ğŸ“š æ•™æçš„æ„ç¾©ï½œEducational Relevance

- **æ¨ªæ–¹å‘æ‹¡æ•£ã¨é›»ç•Œåˆ¶å¾¡ã®ç†è§£**ã«æœ€é©  
  *Ideal to understand lateral diffusion and field control*
- **HV-CMOSã¨ã®æ§‹é€ æ¯”è¼ƒ**ãŒã§ãã‚‹  
  *Supports structural comparison with HV-CMOS*
- **ãƒ‘ãƒ¯ãƒ¼SoCè¨­è¨ˆã¸ã®å°å…¥æŠ€è¡“**ã¨ã—ã¦é‡è¦  
  *Key knowledge for power SoC design*

---

## ğŸ”— é–¢é€£ãƒªãƒ³ã‚¯ï½œRelated Topics

- [ğŸ“˜ å¿œç”¨ç·¨ ç¬¬2ç« ï½œé«˜è€åœ§ãƒ‡ãƒã‚¤ã‚¹ å…¨ä½“README](../d_chapter2_high_voltage_devices/README.md)  
  **ç« å…¨ä½“ã®æ§‹æˆã¨é–¢é€£æŠ€è¡“ã®å°å…¥**  
  *Chapter 2 Top: Overview of high-voltage devices and structure of this section*

- [`hvcmos.md`](./hvcmos.md)  
  **CMOSãƒ—ãƒ­ã‚»ã‚¹äº’æ›ã§ã®é«˜è€åœ§åŒ–æŠ€è¡“**  
  *High-voltage CMOS with process compatibility*

- [`layout_rules.md`](./layout_rules.md)  
  **LDMOSãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆåˆ¶ç´„ã¨æœ€é©åŒ–**  
  *Layout constraints and optimization for LDMOS*

- [åŸºç¤ç·¨ ç¬¬4ç« ï½œMOSãƒˆãƒ©ãƒ³ã‚¸ã‚¹ã‚¿ã®ç‰¹æ€§](../chapter4_mos_characteristics/)  
  **MOSæ§‹é€ ã¨å¯„ç”Ÿç´ å­ã®ç†è§£**  
  *Understanding MOS structure and parasitic elements*

---

Â© 2025 Shinichi Samizo / MIT License
