

================================================================
== Vitis HLS Report for 'threshold_Pipeline_VITIS_LOOP_16_1'
================================================================
* Date:           Tue Jul 25 10:20:12 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Byte_Count_Really_Good_This_Time
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.411 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      260|      260|  1.300 us|  1.300 us|  260|  260|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_16_1  |      258|      258|         4|          1|          1|   256|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     75|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|      50|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      50|    129|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln16_fu_95_p2        |         +|   0|  0|  14|           9|           1|
    |over_thresh_1_fu_119_p2  |         +|   0|  0|  15|           8|           1|
    |icmp_ln16_fu_89_p2       |      icmp|   0|  0|  13|           9|          10|
    |icmp_ln17_fu_114_p2      |      icmp|   0|  0|  23|          16|           3|
    |over_thresh_2_fu_125_p3  |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  75|          44|          25|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1            |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1               |   9|          2|    9|         18|
    |ap_sig_allocacmp_over_thresh_load  |   9|          2|    8|         16|
    |i_fu_52                            |   9|          2|    9|         18|
    |over_thresh_fu_48                  |   9|          2|    8|         16|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  54|         12|   36|         72|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |i_fu_52                           |   9|   0|    9|          0|
    |icmp_ln16_reg_156                 |   1|   0|    1|          0|
    |icmp_ln16_reg_156_pp0_iter1_reg   |   1|   0|    1|          0|
    |in_load_reg_165                   |  16|   0|   16|          0|
    |over_thresh_2_reg_170             |   8|   0|    8|          0|
    |over_thresh_fu_48                 |   8|   0|    8|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  50|   0|   50|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+------------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  threshold_Pipeline_VITIS_LOOP_16_1|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  threshold_Pipeline_VITIS_LOOP_16_1|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  threshold_Pipeline_VITIS_LOOP_16_1|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  threshold_Pipeline_VITIS_LOOP_16_1|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  threshold_Pipeline_VITIS_LOOP_16_1|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  threshold_Pipeline_VITIS_LOOP_16_1|  return value|
|in_r_empty_n            |   in|    1|  ap_ctrl_hs|  threshold_Pipeline_VITIS_LOOP_16_1|  return value|
|in_r_read               |  out|    1|  ap_ctrl_hs|  threshold_Pipeline_VITIS_LOOP_16_1|  return value|
|in_r_address0           |  out|    8|    mem_fifo|                                in_r|         array|
|in_r_ce0                |  out|    1|    mem_fifo|                                in_r|         array|
|in_r_q0                 |   in|   16|    mem_fifo|                                in_r|         array|
|over_thresh_out         |  out|    8|      ap_vld|                     over_thresh_out|       pointer|
|over_thresh_out_ap_vld  |  out|    1|      ap_vld|                     over_thresh_out|       pointer|
+------------------------+-----+-----+------------+------------------------------------+--------------+

