$date
	Sat Oct 22 20:13:38 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#199098
b1000 &
b1000 %
1$
b1000 !
1"
#199099
0"
#199102
b100 &
b100 %
#199106
b10 &
b10 %
#199110
b1 &
1#
b1 %
#199114
b0 &
b0 %
0#
0$
#1195427
b10111 !
1"
#1195430
b10111 &
b10111 %
1$
#1195431
0"
#1195434
b1000110 &
b1000110 %
#1195438
b100011 &
b100011 %
#1195442
b1101010 &
b1101010 %
#1195446
b110101 &
b110101 %
#1195450
b10100000 &
b10100000 %
#1195454
b1010000 &
b1010000 %
#1195458
b101000 &
b101000 %
#1195462
b10100 &
b10100 %
#1195466
b1010 &
b1010 %
#1195470
b101 &
b101 %
#1195474
b10000 &
b10000 %
#1195478
b1000 &
b1000 %
#1195482
b100 &
b100 %
#1195486
b10 &
b10 %
#1195490
b1 &
b1 %
1#
#1195494
b0 &
0#
b0 %
0$
#2162666
b1011 &
b1011 %
1$
b1011 !
1"
#2162667
0"
#2162670
b100010 &
b100010 %
#2162674
b10001 &
b10001 %
#2162678
b110100 &
b110100 %
#2162682
b11010 &
b11010 %
#2162686
b1101 &
b1101 %
#2162690
b101000 &
b101000 %
#2162694
b10100 &
b10100 %
#2162698
b1010 &
b1010 %
#2162702
b101 &
b101 %
#2162706
b10000 &
b10000 %
#2162710
b1000 &
b1000 %
#2162714
b100 &
b100 %
#2162718
b10 &
b10 %
#2162722
b1 &
b1 %
1#
#2162726
b0 &
0#
b0 %
0$
#4500012
