{"vcs1":{"timestamp_begin":1762590767.941736120, "rt":1.32, "ut":1.03, "st":0.09}}
{"vcselab":{"timestamp_begin":1762590769.336853854, "rt":0.35, "ut":0.18, "st":0.08}}
{"link":{"timestamp_begin":1762590769.739144425, "rt":0.29, "ut":0.08, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1762590767.481234662}
{"VCS_COMP_START_TIME": 1762590767.481234662}
{"VCS_COMP_END_TIME": 1762591134.643838046}
{"VCS_USER_OPTIONS": "-full64 -R -gui -debug_pp -sverilog +v2k +define+DDR4_2G_X8 arch_package.sv proj_package.sv interface.sv StateTable.svp MemoryArray.svp ddr4_model.svp tb.sv"}
{"vcs1": {"peak_mem": 1654996}}
{"stitch_vcselab": {"peak_mem": 1655212}}
