library ieee;
use ieee.std_logic_1164.all;

entity not_gate is
  port (
    input1 : in std_logic;
    output1 : out std_logic
  );
end not_gate;

architecture rtl of not_gate is 
begin
  output1 <= not input1;
end rtl;