
Node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000076  00800200  000015a0  00001634  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000015a0  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000016  00800276  00800276  000016aa  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  000016aa  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000258  00000000  00000000  00001706  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   0000178c  00000000  00000000  0000195e  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000ce9  00000000  00000000  000030ea  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00001226  00000000  00000000  00003dd3  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  0000051c  00000000  00000000  00004ffc  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000005cb  00000000  00000000  00005518  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000b4a  00000000  00000000  00005ae3  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000001d8  00000000  00000000  0000662d  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	dc c0       	rjmp	.+440    	; 0x1c6 <__bad_interrupt>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	96 c1       	rjmp	.+812    	; 0x352 <__vector_9>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	b0 c1       	rjmp	.+864    	; 0x3d6 <__vector_29>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	7c c3       	rjmp	.+1784   	; 0x796 <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	e6 03       	fmuls	r22, r22
      e6:	38 04       	cpc	r3, r8
      e8:	38 04       	cpc	r3, r8
      ea:	38 04       	cpc	r3, r8
      ec:	38 04       	cpc	r3, r8
      ee:	38 04       	cpc	r3, r8
      f0:	38 04       	cpc	r3, r8
      f2:	38 04       	cpc	r3, r8
      f4:	e6 03       	fmuls	r22, r22
      f6:	38 04       	cpc	r3, r8
      f8:	38 04       	cpc	r3, r8
      fa:	38 04       	cpc	r3, r8
      fc:	38 04       	cpc	r3, r8
      fe:	38 04       	cpc	r3, r8
     100:	38 04       	cpc	r3, r8
     102:	38 04       	cpc	r3, r8
     104:	e8 03       	fmulsu	r22, r16
     106:	38 04       	cpc	r3, r8
     108:	38 04       	cpc	r3, r8
     10a:	38 04       	cpc	r3, r8
     10c:	38 04       	cpc	r3, r8
     10e:	38 04       	cpc	r3, r8
     110:	38 04       	cpc	r3, r8
     112:	38 04       	cpc	r3, r8
     114:	38 04       	cpc	r3, r8
     116:	38 04       	cpc	r3, r8
     118:	38 04       	cpc	r3, r8
     11a:	38 04       	cpc	r3, r8
     11c:	38 04       	cpc	r3, r8
     11e:	38 04       	cpc	r3, r8
     120:	38 04       	cpc	r3, r8
     122:	38 04       	cpc	r3, r8
     124:	e8 03       	fmulsu	r22, r16
     126:	38 04       	cpc	r3, r8
     128:	38 04       	cpc	r3, r8
     12a:	38 04       	cpc	r3, r8
     12c:	38 04       	cpc	r3, r8
     12e:	38 04       	cpc	r3, r8
     130:	38 04       	cpc	r3, r8
     132:	38 04       	cpc	r3, r8
     134:	38 04       	cpc	r3, r8
     136:	38 04       	cpc	r3, r8
     138:	38 04       	cpc	r3, r8
     13a:	38 04       	cpc	r3, r8
     13c:	38 04       	cpc	r3, r8
     13e:	38 04       	cpc	r3, r8
     140:	38 04       	cpc	r3, r8
     142:	38 04       	cpc	r3, r8
     144:	34 04       	cpc	r3, r4
     146:	38 04       	cpc	r3, r8
     148:	38 04       	cpc	r3, r8
     14a:	38 04       	cpc	r3, r8
     14c:	38 04       	cpc	r3, r8
     14e:	38 04       	cpc	r3, r8
     150:	38 04       	cpc	r3, r8
     152:	38 04       	cpc	r3, r8
     154:	11 04       	cpc	r1, r1
     156:	38 04       	cpc	r3, r8
     158:	38 04       	cpc	r3, r8
     15a:	38 04       	cpc	r3, r8
     15c:	38 04       	cpc	r3, r8
     15e:	38 04       	cpc	r3, r8
     160:	38 04       	cpc	r3, r8
     162:	38 04       	cpc	r3, r8
     164:	38 04       	cpc	r3, r8
     166:	38 04       	cpc	r3, r8
     168:	38 04       	cpc	r3, r8
     16a:	38 04       	cpc	r3, r8
     16c:	38 04       	cpc	r3, r8
     16e:	38 04       	cpc	r3, r8
     170:	38 04       	cpc	r3, r8
     172:	38 04       	cpc	r3, r8
     174:	05 04       	cpc	r0, r5
     176:	38 04       	cpc	r3, r8
     178:	38 04       	cpc	r3, r8
     17a:	38 04       	cpc	r3, r8
     17c:	38 04       	cpc	r3, r8
     17e:	38 04       	cpc	r3, r8
     180:	38 04       	cpc	r3, r8
     182:	38 04       	cpc	r3, r8
     184:	23 04       	cpc	r2, r3

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	12 e0       	ldi	r17, 0x02	; 2
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	e0 ea       	ldi	r30, 0xA0	; 160
     19e:	f5 e1       	ldi	r31, 0x15	; 21
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	a6 37       	cpi	r26, 0x76	; 118
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	22 e0       	ldi	r18, 0x02	; 2
     1b2:	a6 e7       	ldi	r26, 0x76	; 118
     1b4:	b2 e0       	ldi	r27, 0x02	; 2
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	ac 38       	cpi	r26, 0x8C	; 140
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	15 d2       	rcall	.+1066   	; 0x5ec <main>
     1c2:	0c 94 ce 0a 	jmp	0x159c	; 0x159c <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <CAN_init>:
		return -1;
	} else if (test_bit(MCP2515_read(MCP_TXB0CTRL), 5)){
		return -2;
	}
	return 0; 
}
     1c8:	cf 93       	push	r28
     1ca:	df 93       	push	r29
     1cc:	1f 92       	push	r1
     1ce:	cd b7       	in	r28, 0x3d	; 61
     1d0:	de b7       	in	r29, 0x3e	; 62
     1d2:	87 e0       	ldi	r24, 0x07	; 7
     1d4:	92 e0       	ldi	r25, 0x02	; 2
     1d6:	d9 d5       	rcall	.+2994   	; 0xd8a <puts>
     1d8:	48 d2       	rcall	.+1168   	; 0x66a <SPI_init>
     1da:	e1 d1       	rcall	.+962    	; 0x59e <MCP2515_reset>
     1dc:	8f e9       	ldi	r24, 0x9F	; 159
     1de:	9f e0       	ldi	r25, 0x0F	; 15
     1e0:	01 97       	sbiw	r24, 0x01	; 1
     1e2:	f1 f7       	brne	.-4      	; 0x1e0 <CAN_init+0x18>
     1e4:	00 c0       	rjmp	.+0      	; 0x1e6 <CAN_init+0x1e>
     1e6:	00 00       	nop
     1e8:	8e e0       	ldi	r24, 0x0E	; 14
     1ea:	de d1       	rcall	.+956    	; 0x5a8 <MCP2515_read>
     1ec:	89 83       	std	Y+1, r24	; 0x01
     1ee:	89 81       	ldd	r24, Y+1	; 0x01
     1f0:	80 7e       	andi	r24, 0xE0	; 224
     1f2:	80 38       	cpi	r24, 0x80	; 128
     1f4:	31 f0       	breq	.+12     	; 0x202 <CAN_init+0x3a>
     1f6:	86 e1       	ldi	r24, 0x16	; 22
     1f8:	92 e0       	ldi	r25, 0x02	; 2
     1fa:	c7 d5       	rcall	.+2958   	; 0xd8a <puts>
     1fc:	81 e0       	ldi	r24, 0x01	; 1
     1fe:	90 e0       	ldi	r25, 0x00	; 0
     200:	2c c0       	rjmp	.+88     	; 0x25a <CAN_init+0x92>
     202:	41 e0       	ldi	r20, 0x01	; 1
     204:	61 e0       	ldi	r22, 0x01	; 1
     206:	8b e2       	ldi	r24, 0x2B	; 43
     208:	dd d1       	rcall	.+954    	; 0x5c4 <MCP2515_bit_modify>
     20a:	4f ef       	ldi	r20, 0xFF	; 255
     20c:	60 e6       	ldi	r22, 0x60	; 96
     20e:	80 e6       	ldi	r24, 0x60	; 96
     210:	d9 d1       	rcall	.+946    	; 0x5c4 <MCP2515_bit_modify>
     212:	40 e0       	ldi	r20, 0x00	; 0
     214:	60 ee       	ldi	r22, 0xE0	; 224
     216:	8f e0       	ldi	r24, 0x0F	; 15
     218:	d5 d1       	rcall	.+938    	; 0x5c4 <MCP2515_bit_modify>
     21a:	8e e0       	ldi	r24, 0x0E	; 14
     21c:	c5 d1       	rcall	.+906    	; 0x5a8 <MCP2515_read>
     21e:	89 83       	std	Y+1, r24	; 0x01
     220:	89 81       	ldd	r24, Y+1	; 0x01
     222:	80 7e       	andi	r24, 0xE0	; 224
     224:	31 f0       	breq	.+12     	; 0x232 <CAN_init+0x6a>
     226:	81 e4       	ldi	r24, 0x41	; 65
     228:	92 e0       	ldi	r25, 0x02	; 2
     22a:	af d5       	rcall	.+2910   	; 0xd8a <puts>
     22c:	81 e0       	ldi	r24, 0x01	; 1
     22e:	90 e0       	ldi	r25, 0x00	; 0
     230:	14 c0       	rjmp	.+40     	; 0x25a <CAN_init+0x92>
     232:	eb e6       	ldi	r30, 0x6B	; 107
     234:	f0 e0       	ldi	r31, 0x00	; 0
     236:	80 81       	ld	r24, Z
     238:	80 64       	ori	r24, 0x40	; 64
     23a:	80 83       	st	Z, r24
     23c:	e8 e6       	ldi	r30, 0x68	; 104
     23e:	f0 e0       	ldi	r31, 0x00	; 0
     240:	80 81       	ld	r24, Z
     242:	81 60       	ori	r24, 0x01	; 1
     244:	80 83       	st	Z, r24
     246:	e9 e6       	ldi	r30, 0x69	; 105
     248:	f0 e0       	ldi	r31, 0x00	; 0
     24a:	80 81       	ld	r24, Z
     24c:	8d 7f       	andi	r24, 0xFD	; 253
     24e:	80 83       	st	Z, r24
     250:	80 81       	ld	r24, Z
     252:	8e 7f       	andi	r24, 0xFE	; 254
     254:	80 83       	st	Z, r24
     256:	80 e0       	ldi	r24, 0x00	; 0
     258:	90 e0       	ldi	r25, 0x00	; 0
     25a:	0f 90       	pop	r0
     25c:	df 91       	pop	r29
     25e:	cf 91       	pop	r28
     260:	08 95       	ret

00000262 <CAN_recieve>:
     262:	7f 92       	push	r7
     264:	8f 92       	push	r8
     266:	9f 92       	push	r9
     268:	af 92       	push	r10
     26a:	bf 92       	push	r11
     26c:	cf 92       	push	r12
     26e:	df 92       	push	r13
     270:	ef 92       	push	r14
     272:	ff 92       	push	r15
     274:	0f 93       	push	r16
     276:	1f 93       	push	r17
     278:	cf 93       	push	r28
     27a:	df 93       	push	r29
     27c:	cd b7       	in	r28, 0x3d	; 61
     27e:	de b7       	in	r29, 0x3e	; 62
     280:	2c 97       	sbiw	r28, 0x0c	; 12
     282:	0f b6       	in	r0, 0x3f	; 63
     284:	f8 94       	cli
     286:	de bf       	out	0x3e, r29	; 62
     288:	0f be       	out	0x3f, r0	; 63
     28a:	cd bf       	out	0x3d, r28	; 61
     28c:	5c 01       	movw	r10, r24
     28e:	81 e6       	ldi	r24, 0x61	; 97
     290:	8b d1       	rcall	.+790    	; 0x5a8 <MCP2515_read>
     292:	88 2e       	mov	r8, r24
     294:	82 e6       	ldi	r24, 0x62	; 98
     296:	88 d1       	rcall	.+784    	; 0x5a8 <MCP2515_read>
     298:	82 95       	swap	r24
     29a:	86 95       	lsr	r24
     29c:	87 70       	andi	r24, 0x07	; 7
     29e:	91 2c       	mov	r9, r1
     2a0:	88 0c       	add	r8, r8
     2a2:	99 1c       	adc	r9, r9
     2a4:	88 0c       	add	r8, r8
     2a6:	99 1c       	adc	r9, r9
     2a8:	88 0c       	add	r8, r8
     2aa:	99 1c       	adc	r9, r9
     2ac:	88 2a       	or	r8, r24
     2ae:	85 e6       	ldi	r24, 0x65	; 101
     2b0:	7b d1       	rcall	.+758    	; 0x5a8 <MCP2515_read>
     2b2:	8f 70       	andi	r24, 0x0F	; 15
     2b4:	c8 2e       	mov	r12, r24
     2b6:	d1 2c       	mov	r13, r1
     2b8:	89 e0       	ldi	r24, 0x09	; 9
     2ba:	c8 16       	cp	r12, r24
     2bc:	d1 04       	cpc	r13, r1
     2be:	24 f0       	brlt	.+8      	; 0x2c8 <CAN_recieve+0x66>
     2c0:	68 94       	set
     2c2:	cc 24       	eor	r12, r12
     2c4:	c3 f8       	bld	r12, 3
     2c6:	d1 2c       	mov	r13, r1
     2c8:	1c 14       	cp	r1, r12
     2ca:	1d 04       	cpc	r1, r13
     2cc:	9c f4       	brge	.+38     	; 0x2f4 <CAN_recieve+0x92>
     2ce:	8e 01       	movw	r16, r28
     2d0:	0b 5f       	subi	r16, 0xFB	; 251
     2d2:	1f 4f       	sbci	r17, 0xFF	; 255
     2d4:	78 01       	movw	r14, r16
     2d6:	ec 0c       	add	r14, r12
     2d8:	fd 1c       	adc	r15, r13
     2da:	0f 2e       	mov	r0, r31
     2dc:	f6 e6       	ldi	r31, 0x66	; 102
     2de:	7f 2e       	mov	r7, r31
     2e0:	f0 2d       	mov	r31, r0
     2e2:	87 2d       	mov	r24, r7
     2e4:	61 d1       	rcall	.+706    	; 0x5a8 <MCP2515_read>
     2e6:	f8 01       	movw	r30, r16
     2e8:	81 93       	st	Z+, r24
     2ea:	8f 01       	movw	r16, r30
     2ec:	73 94       	inc	r7
     2ee:	ee 15       	cp	r30, r14
     2f0:	ff 05       	cpc	r31, r15
     2f2:	b9 f7       	brne	.-18     	; 0x2e2 <CAN_recieve+0x80>
     2f4:	10 92 76 02 	sts	0x0276, r1
     2f8:	9a 82       	std	Y+2, r9	; 0x02
     2fa:	89 82       	std	Y+1, r8	; 0x01
     2fc:	dc 82       	std	Y+4, r13	; 0x04
     2fe:	cb 82       	std	Y+3, r12	; 0x03
     300:	8c e0       	ldi	r24, 0x0C	; 12
     302:	fe 01       	movw	r30, r28
     304:	31 96       	adiw	r30, 0x01	; 1
     306:	d5 01       	movw	r26, r10
     308:	01 90       	ld	r0, Z+
     30a:	0d 92       	st	X+, r0
     30c:	8a 95       	dec	r24
     30e:	e1 f7       	brne	.-8      	; 0x308 <CAN_recieve+0xa6>
     310:	c5 01       	movw	r24, r10
     312:	2c 96       	adiw	r28, 0x0c	; 12
     314:	0f b6       	in	r0, 0x3f	; 63
     316:	f8 94       	cli
     318:	de bf       	out	0x3e, r29	; 62
     31a:	0f be       	out	0x3f, r0	; 63
     31c:	cd bf       	out	0x3d, r28	; 61
     31e:	df 91       	pop	r29
     320:	cf 91       	pop	r28
     322:	1f 91       	pop	r17
     324:	0f 91       	pop	r16
     326:	ff 90       	pop	r15
     328:	ef 90       	pop	r14
     32a:	df 90       	pop	r13
     32c:	cf 90       	pop	r12
     32e:	bf 90       	pop	r11
     330:	af 90       	pop	r10
     332:	9f 90       	pop	r9
     334:	8f 90       	pop	r8
     336:	7f 90       	pop	r7
     338:	08 95       	ret

0000033a <CAN_int_vect>:

void CAN_int_vect(){
	//set recieve flag to 0
	MCP2515_bit_modify(MCP_CANINTF, 0x01, 0x00);
     33a:	40 e0       	ldi	r20, 0x00	; 0
     33c:	61 e0       	ldi	r22, 0x01	; 1
     33e:	8c e2       	ldi	r24, 0x2C	; 44
     340:	41 d1       	rcall	.+642    	; 0x5c4 <MCP2515_bit_modify>
	//set transmit flag to 0 
	MCP2515_bit_modify(MCP_CANINTF, 0x04, 0x00);
     342:	40 e0       	ldi	r20, 0x00	; 0
     344:	64 e0       	ldi	r22, 0x04	; 4
     346:	8c e2       	ldi	r24, 0x2C	; 44
     348:	3d d1       	rcall	.+634    	; 0x5c4 <MCP2515_bit_modify>
	rx_int_flag = 1;
     34a:	81 e0       	ldi	r24, 0x01	; 1
     34c:	80 93 76 02 	sts	0x0276, r24
     350:	08 95       	ret

00000352 <__vector_9>:
	
}

ISR(PCINT0_vect){
     352:	1f 92       	push	r1
     354:	0f 92       	push	r0
     356:	0f b6       	in	r0, 0x3f	; 63
     358:	0f 92       	push	r0
     35a:	11 24       	eor	r1, r1
     35c:	0b b6       	in	r0, 0x3b	; 59
     35e:	0f 92       	push	r0
     360:	2f 93       	push	r18
     362:	3f 93       	push	r19
     364:	4f 93       	push	r20
     366:	5f 93       	push	r21
     368:	6f 93       	push	r22
     36a:	7f 93       	push	r23
     36c:	8f 93       	push	r24
     36e:	9f 93       	push	r25
     370:	af 93       	push	r26
     372:	bf 93       	push	r27
     374:	ef 93       	push	r30
     376:	ff 93       	push	r31
	//RX0 interrupt flag set to 0
	CAN_int_vect();
     378:	e0 df       	rcall	.-64     	; 0x33a <CAN_int_vect>
     37a:	ff 91       	pop	r31
     37c:	ef 91       	pop	r30
     37e:	bf 91       	pop	r27
     380:	af 91       	pop	r26
     382:	9f 91       	pop	r25
     384:	8f 91       	pop	r24
     386:	7f 91       	pop	r23
     388:	6f 91       	pop	r22
     38a:	5f 91       	pop	r21
     38c:	4f 91       	pop	r20
     38e:	3f 91       	pop	r19
     390:	2f 91       	pop	r18
     392:	0f 90       	pop	r0
     394:	0b be       	out	0x3b, r0	; 59
     396:	0f 90       	pop	r0
     398:	0f be       	out	0x3f, r0	; 63
     39a:	0f 90       	pop	r0
     39c:	1f 90       	pop	r1
     39e:	18 95       	reti

000003a0 <ADC_init>:
	uint16_t data = ADCL | ADCH << 8;
	uint8_t data_l = ADCL; 
	uint8_t data_h = ADCH; 

	return data;
}
     3a0:	80 98       	cbi	0x10, 0	; 16
     3a2:	ea e7       	ldi	r30, 0x7A	; 122
     3a4:	f0 e0       	ldi	r31, 0x00	; 0
     3a6:	80 81       	ld	r24, Z
     3a8:	80 68       	ori	r24, 0x80	; 128
     3aa:	80 83       	st	Z, r24
     3ac:	80 81       	ld	r24, Z
     3ae:	84 60       	ori	r24, 0x04	; 4
     3b0:	80 83       	st	Z, r24
     3b2:	80 81       	ld	r24, Z
     3b4:	82 60       	ori	r24, 0x02	; 2
     3b6:	80 83       	st	Z, r24
     3b8:	80 81       	ld	r24, Z
     3ba:	81 60       	ori	r24, 0x01	; 1
     3bc:	80 83       	st	Z, r24
     3be:	ac e7       	ldi	r26, 0x7C	; 124
     3c0:	b0 e0       	ldi	r27, 0x00	; 0
     3c2:	8c 91       	ld	r24, X
     3c4:	80 68       	ori	r24, 0x80	; 128
     3c6:	8c 93       	st	X, r24
     3c8:	8c 91       	ld	r24, X
     3ca:	80 64       	ori	r24, 0x40	; 64
     3cc:	8c 93       	st	X, r24
     3ce:	80 81       	ld	r24, Z
     3d0:	88 60       	ori	r24, 0x08	; 8
     3d2:	80 83       	st	Z, r24
     3d4:	08 95       	ret

000003d6 <__vector_29>:



ISR(ADC_vect){
     3d6:	1f 92       	push	r1
     3d8:	0f 92       	push	r0
     3da:	0f b6       	in	r0, 0x3f	; 63
     3dc:	0f 92       	push	r0
     3de:	11 24       	eor	r1, r1
     3e0:	8f 93       	push	r24
     3e2:	9f 93       	push	r25
	ADC_ready = 1;
     3e4:	81 e0       	ldi	r24, 0x01	; 1
     3e6:	90 e0       	ldi	r25, 0x00	; 0
     3e8:	90 93 7f 02 	sts	0x027F, r25
     3ec:	80 93 7e 02 	sts	0x027E, r24
	//wake up the CPU
}
     3f0:	9f 91       	pop	r25
     3f2:	8f 91       	pop	r24
     3f4:	0f 90       	pop	r0
     3f6:	0f be       	out	0x3f, r0	; 63
     3f8:	0f 90       	pop	r0
     3fa:	1f 90       	pop	r1
     3fc:	18 95       	reti

000003fe <DAC_init>:
#include "bit_functions.h"
#include <avr/interrupt.h>

void DAC_init(void){
	
	TWI_Master_Initialise();
     3fe:	9f d1       	rcall	.+830    	; 0x73e <TWI_Master_Initialise>
	//set_bit(TWSR, TWPS1); 
	//set_bit(TWSR, TWPS0);
	
	
	//Set SDA og SCK til output
	set_bit(DDRD, PD0);
     400:	50 9a       	sbi	0x0a, 0	; 10
	set_bit(DDRD, PD1);
     402:	51 9a       	sbi	0x0a, 1	; 10
     404:	08 95       	ret

00000406 <DAC_send_data>:
}

void DAC_send_data(uint8_t data){
     406:	cf 93       	push	r28
     408:	df 93       	push	r29
     40a:	00 d0       	rcall	.+0      	; 0x40c <DAC_send_data+0x6>
     40c:	cd b7       	in	r28, 0x3d	; 61
     40e:	de b7       	in	r29, 0x3e	; 62
	//Send motor voltage to DAC
	
	uint8_t address = 0b01010000; //8 bits slave address - OUT0
	uint8_t command = 0b00000000;		  //command choose DAC0
	
	uint8_t msg[3] = {address, command, data};
     410:	90 e5       	ldi	r25, 0x50	; 80
     412:	99 83       	std	Y+1, r25	; 0x01
     414:	1a 82       	std	Y+2, r1	; 0x02
     416:	8b 83       	std	Y+3, r24	; 0x03
	printf("data = %d \n", data);
     418:	1f 92       	push	r1
     41a:	8f 93       	push	r24
     41c:	89 e6       	ldi	r24, 0x69	; 105
     41e:	92 e0       	ldi	r25, 0x02	; 2
     420:	9f 93       	push	r25
     422:	8f 93       	push	r24
     424:	a1 d4       	rcall	.+2370   	; 0xd68 <printf>
	TWI_Start_Transceiver_With_Data(msg, 3);
     426:	63 e0       	ldi	r22, 0x03	; 3
     428:	ce 01       	movw	r24, r28
     42a:	01 96       	adiw	r24, 0x01	; 1
     42c:	92 d1       	rcall	.+804    	; 0x752 <TWI_Start_Transceiver_With_Data>
     42e:	0f 90       	pop	r0
     430:	0f 90       	pop	r0
     432:	0f 90       	pop	r0
     434:	0f 90       	pop	r0
}
     436:	0f 90       	pop	r0
     438:	0f 90       	pop	r0
     43a:	0f 90       	pop	r0
     43c:	df 91       	pop	r29
     43e:	cf 91       	pop	r28
     440:	08 95       	ret

00000442 <motor_init>:
#include "driver_DAC.h"
#include <avr/io.h>

void motor_init(void){
	//declare output pins
	set_bit(DDRH, PH5);				//EN as output
     442:	e1 e0       	ldi	r30, 0x01	; 1
     444:	f1 e0       	ldi	r31, 0x01	; 1
     446:	80 81       	ld	r24, Z
     448:	80 62       	ori	r24, 0x20	; 32
     44a:	80 83       	st	Z, r24
	set_bit(DDRH, PH6);				//DIR as output
     44c:	80 81       	ld	r24, Z
     44e:	80 64       	ori	r24, 0x40	; 64
     450:	80 83       	st	Z, r24
	

	//enable motor
	set_bit(PORTH, PH5);			
     452:	e2 e0       	ldi	r30, 0x02	; 2
     454:	f1 e0       	ldi	r31, 0x01	; 1
     456:	80 81       	ld	r24, Z
     458:	80 62       	ori	r24, 0x20	; 32
     45a:	80 83       	st	Z, r24
     45c:	08 95       	ret

0000045e <motor_set_dir>:
	
}

void motor_set_dir(int dir){
	
	if (dir < 132){
     45e:	84 38       	cpi	r24, 0x84	; 132
     460:	91 05       	cpc	r25, r1
     462:	34 f4       	brge	.+12     	; 0x470 <motor_set_dir+0x12>
		clr_bit(PORTH, PH6);
     464:	e2 e0       	ldi	r30, 0x02	; 2
     466:	f1 e0       	ldi	r31, 0x01	; 1
     468:	80 81       	ld	r24, Z
     46a:	8f 7b       	andi	r24, 0xBF	; 191
     46c:	80 83       	st	Z, r24
     46e:	08 95       	ret
	}
	else{
		set_bit(PORTH, PH6);
     470:	e2 e0       	ldi	r30, 0x02	; 2
     472:	f1 e0       	ldi	r31, 0x01	; 1
     474:	80 81       	ld	r24, Z
     476:	80 64       	ori	r24, 0x40	; 64
     478:	80 83       	st	Z, r24
     47a:	08 95       	ret

0000047c <motor_drive>:
	
}


//Get joystick input 0-50: Left, 50-100: Right
void motor_drive(int joystick_value){
     47c:	cf 93       	push	r28
     47e:	df 93       	push	r29
     480:	ec 01       	movw	r28, r24
	
	motor_set_dir(joystick_value);
     482:	ed df       	rcall	.-38     	; 0x45e <motor_set_dir>
	
	if(joystick_value > 135){
     484:	c8 38       	cpi	r28, 0x88	; 136
     486:	d1 05       	cpc	r29, r1
     488:	8c f0       	brlt	.+34     	; 0x4ac <motor_drive+0x30>
		DAC_send_data((int)(joystick_value-135)*2.125); //Scaling
     48a:	be 01       	movw	r22, r28
     48c:	67 58       	subi	r22, 0x87	; 135
     48e:	71 09       	sbc	r23, r1
     490:	88 27       	eor	r24, r24
     492:	77 fd       	sbrc	r23, 7
     494:	80 95       	com	r24
     496:	98 2f       	mov	r25, r24
     498:	00 d3       	rcall	.+1536   	; 0xa9a <__floatsisf>
     49a:	20 e0       	ldi	r18, 0x00	; 0
     49c:	30 e0       	ldi	r19, 0x00	; 0
     49e:	48 e0       	ldi	r20, 0x08	; 8
     4a0:	50 e4       	ldi	r21, 0x40	; 64
     4a2:	af d3       	rcall	.+1886   	; 0xc02 <__mulsf3>
     4a4:	cc d2       	rcall	.+1432   	; 0xa3e <__fixunssfsi>
     4a6:	86 2f       	mov	r24, r22
     4a8:	ae df       	rcall	.-164    	; 0x406 <DAC_send_data>
     4aa:	1c c0       	rjmp	.+56     	; 0x4e4 <motor_drive+0x68>
	}
	else if(joystick_value < 130){
     4ac:	c2 38       	cpi	r28, 0x82	; 130
     4ae:	d1 05       	cpc	r29, r1
     4b0:	bc f4       	brge	.+46     	; 0x4e0 <motor_drive+0x64>
		DAC_send_data((int)(130-joystick_value)*(double)255/130);
     4b2:	62 e8       	ldi	r22, 0x82	; 130
     4b4:	70 e0       	ldi	r23, 0x00	; 0
     4b6:	6c 1b       	sub	r22, r28
     4b8:	7d 0b       	sbc	r23, r29
     4ba:	88 27       	eor	r24, r24
     4bc:	77 fd       	sbrc	r23, 7
     4be:	80 95       	com	r24
     4c0:	98 2f       	mov	r25, r24
     4c2:	eb d2       	rcall	.+1494   	; 0xa9a <__floatsisf>
     4c4:	20 e0       	ldi	r18, 0x00	; 0
     4c6:	30 e0       	ldi	r19, 0x00	; 0
     4c8:	4f e7       	ldi	r20, 0x7F	; 127
     4ca:	53 e4       	ldi	r21, 0x43	; 67
     4cc:	9a d3       	rcall	.+1844   	; 0xc02 <__mulsf3>
     4ce:	20 e0       	ldi	r18, 0x00	; 0
     4d0:	30 e0       	ldi	r19, 0x00	; 0
     4d2:	42 e0       	ldi	r20, 0x02	; 2
     4d4:	53 e4       	ldi	r21, 0x43	; 67
     4d6:	4b d2       	rcall	.+1174   	; 0x96e <__divsf3>
     4d8:	b2 d2       	rcall	.+1380   	; 0xa3e <__fixunssfsi>
     4da:	86 2f       	mov	r24, r22
     4dc:	94 df       	rcall	.-216    	; 0x406 <DAC_send_data>
     4de:	02 c0       	rjmp	.+4      	; 0x4e4 <motor_drive+0x68>
	}
	else{
		DAC_send_data(0);
     4e0:	80 e0       	ldi	r24, 0x00	; 0
     4e2:	91 df       	rcall	.-222    	; 0x406 <DAC_send_data>
	}
	
}
     4e4:	df 91       	pop	r29
     4e6:	cf 91       	pop	r28
     4e8:	08 95       	ret

000004ea <servo_init>:
#include "driver_servo.h"
#include <stdio.h>
#include <avr/io.h>
#include "driver_uart.h"
void servo_init(void){
	pwm_init();
     4ea:	ce d0       	rcall	.+412    	; 0x688 <pwm_init>
	//initialize to center position
	pwm_set_pulse_width(0.0015);
     4ec:	66 ea       	ldi	r22, 0xA6	; 166
     4ee:	7b e9       	ldi	r23, 0x9B	; 155
     4f0:	84 ec       	ldi	r24, 0xC4	; 196
     4f2:	9a e3       	ldi	r25, 0x3A	; 58
     4f4:	f0 c0       	rjmp	.+480    	; 0x6d6 <pwm_set_pulse_width>
     4f6:	08 95       	ret

000004f8 <servo_set_pos>:


void servo_set_pos(uint8_t dir){
	

	if(dir > 135){					//dir is scaled from 0 to 100
     4f8:	88 38       	cpi	r24, 0x88	; 136
     4fa:	a8 f0       	brcs	.+42     	; 0x526 <servo_set_pos+0x2e>
		pwm_set_pulse_width(0.0015 + (dir-132)*0.000004);
     4fc:	68 2f       	mov	r22, r24
     4fe:	70 e0       	ldi	r23, 0x00	; 0
     500:	64 58       	subi	r22, 0x84	; 132
     502:	71 09       	sbc	r23, r1
     504:	88 27       	eor	r24, r24
     506:	77 fd       	sbrc	r23, 7
     508:	80 95       	com	r24
     50a:	98 2f       	mov	r25, r24
     50c:	c6 d2       	rcall	.+1420   	; 0xa9a <__floatsisf>
     50e:	2d eb       	ldi	r18, 0xBD	; 189
     510:	37 e3       	ldi	r19, 0x37	; 55
     512:	46 e8       	ldi	r20, 0x86	; 134
     514:	56 e3       	ldi	r21, 0x36	; 54
     516:	75 d3       	rcall	.+1770   	; 0xc02 <__mulsf3>
     518:	26 ea       	ldi	r18, 0xA6	; 166
     51a:	3b e9       	ldi	r19, 0x9B	; 155
     51c:	44 ec       	ldi	r20, 0xC4	; 196
     51e:	5a e3       	ldi	r21, 0x3A	; 58
     520:	be d1       	rcall	.+892    	; 0x89e <__addsf3>
     522:	d9 c0       	rjmp	.+434    	; 0x6d6 <pwm_set_pulse_width>
     524:	08 95       	ret
	}
	else if (dir < 130){
     526:	82 38       	cpi	r24, 0x82	; 130
     528:	88 f4       	brcc	.+34     	; 0x54c <servo_set_pos+0x54>
		pwm_set_pulse_width(0.0009 + dir*0.000004);
     52a:	68 2f       	mov	r22, r24
     52c:	70 e0       	ldi	r23, 0x00	; 0
     52e:	80 e0       	ldi	r24, 0x00	; 0
     530:	90 e0       	ldi	r25, 0x00	; 0
     532:	b3 d2       	rcall	.+1382   	; 0xa9a <__floatsisf>
     534:	2d eb       	ldi	r18, 0xBD	; 189
     536:	37 e3       	ldi	r19, 0x37	; 55
     538:	46 e8       	ldi	r20, 0x86	; 134
     53a:	56 e3       	ldi	r21, 0x36	; 54
     53c:	62 d3       	rcall	.+1732   	; 0xc02 <__mulsf3>
     53e:	2a ef       	ldi	r18, 0xFA	; 250
     540:	3d ee       	ldi	r19, 0xED	; 237
     542:	4b e6       	ldi	r20, 0x6B	; 107
     544:	5a e3       	ldi	r21, 0x3A	; 58
     546:	ab d1       	rcall	.+854    	; 0x89e <__addsf3>
     548:	c6 c0       	rjmp	.+396    	; 0x6d6 <pwm_set_pulse_width>
     54a:	08 95       	ret
	}
	else{
		pwm_set_pulse_width(0.0015);
     54c:	66 ea       	ldi	r22, 0xA6	; 166
     54e:	7b e9       	ldi	r23, 0x9B	; 155
     550:	84 ec       	ldi	r24, 0xC4	; 196
     552:	9a e3       	ldi	r25, 0x3A	; 58
     554:	c0 c0       	rjmp	.+384    	; 0x6d6 <pwm_set_pulse_width>
     556:	08 95       	ret

00000558 <UART_transmit>:

int UART_transmit(unsigned char data, FILE *stream){
	
	//Wait for empty transmit buffer
	
	while(!( UCSR0A & (1<<UDRE0)) );
     558:	e0 ec       	ldi	r30, 0xC0	; 192
     55a:	f0 e0       	ldi	r31, 0x00	; 0
     55c:	90 81       	ld	r25, Z
     55e:	95 ff       	sbrs	r25, 5
     560:	fd cf       	rjmp	.-6      	; 0x55c <UART_transmit+0x4>
 
	//Put data into buffer, sends the data
 
	UDR0 = data;
     562:	80 93 c6 00 	sts	0x00C6, r24
	return 0; 
}
     566:	80 e0       	ldi	r24, 0x00	; 0
     568:	90 e0       	ldi	r25, 0x00	; 0
     56a:	08 95       	ret

0000056c <UART_receive>:

unsigned char UART_receive(){

	//Wait for data to be received

	while( !(UCSR0A & (1<<RXC0)) );
     56c:	e0 ec       	ldi	r30, 0xC0	; 192
     56e:	f0 e0       	ldi	r31, 0x00	; 0
     570:	80 81       	ld	r24, Z
     572:	88 23       	and	r24, r24
     574:	ec f7       	brge	.-6      	; 0x570 <UART_receive+0x4>
 
	//Get and return received data from buffer
 
	return UDR0;
     576:	80 91 c6 00 	lds	r24, 0x00C6
}
     57a:	08 95       	ret

0000057c <UART_init>:

int UART_init(unsigned int ubrr){
/* 
Set baud rate
 */
	UBRR0L = ubrr;
     57c:	80 93 c4 00 	sts	0x00C4, r24

/* 
Enable receiver and transmitter
 */
	UCSR0B =(1<<RXEN0)|(1<<TXEN0);
     580:	88 e1       	ldi	r24, 0x18	; 24
     582:	80 93 c1 00 	sts	0x00C1, r24
	
	uart = fdevopen(&UART_transmit, &UART_receive);
     586:	66 eb       	ldi	r22, 0xB6	; 182
     588:	72 e0       	ldi	r23, 0x02	; 2
     58a:	8c ea       	ldi	r24, 0xAC	; 172
     58c:	92 e0       	ldi	r25, 0x02	; 2
     58e:	a2 d3       	rcall	.+1860   	; 0xcd4 <fdevopen>
     590:	90 93 81 02 	sts	0x0281, r25
     594:	80 93 80 02 	sts	0x0280, r24
	
	
	return 0; 
}
     598:	80 e0       	ldi	r24, 0x00	; 0
     59a:	90 e0       	ldi	r25, 0x00	; 0
     59c:	08 95       	ret

0000059e <MCP2515_reset>:
	SPI_read_write(MCP_READ_STATUS);
	status = SPI_read_write(0xFF);
	status = SPI_read_write(0xFF);		//send same data two times
	SPI_deactivate_SS();	
	return status;
}
     59e:	61 d0       	rcall	.+194    	; 0x662 <SPI_activate_SS>
     5a0:	80 ec       	ldi	r24, 0xC0	; 192
     5a2:	59 d0       	rcall	.+178    	; 0x656 <SPI_read_write>
     5a4:	60 c0       	rjmp	.+192    	; 0x666 <SPI_deactivate_SS>
     5a6:	08 95       	ret

000005a8 <MCP2515_read>:
     5a8:	cf 93       	push	r28
     5aa:	c8 2f       	mov	r28, r24
     5ac:	5a d0       	rcall	.+180    	; 0x662 <SPI_activate_SS>
     5ae:	83 e0       	ldi	r24, 0x03	; 3
     5b0:	52 d0       	rcall	.+164    	; 0x656 <SPI_read_write>
     5b2:	8c 2f       	mov	r24, r28
     5b4:	50 d0       	rcall	.+160    	; 0x656 <SPI_read_write>
     5b6:	80 e0       	ldi	r24, 0x00	; 0
     5b8:	4e d0       	rcall	.+156    	; 0x656 <SPI_read_write>
     5ba:	c8 2f       	mov	r28, r24
     5bc:	54 d0       	rcall	.+168    	; 0x666 <SPI_deactivate_SS>
     5be:	8c 2f       	mov	r24, r28
     5c0:	cf 91       	pop	r28
     5c2:	08 95       	ret

000005c4 <MCP2515_bit_modify>:


void MCP2515_bit_modify(uint8_t address, uint8_t mask_byte, uint8_t data_byte){
     5c4:	1f 93       	push	r17
     5c6:	cf 93       	push	r28
     5c8:	df 93       	push	r29
     5ca:	18 2f       	mov	r17, r24
     5cc:	d6 2f       	mov	r29, r22
     5ce:	c4 2f       	mov	r28, r20
	SPI_activate_SS();
     5d0:	48 d0       	rcall	.+144    	; 0x662 <SPI_activate_SS>
	SPI_read_write(MCP_BITMOD);
     5d2:	85 e0       	ldi	r24, 0x05	; 5
     5d4:	40 d0       	rcall	.+128    	; 0x656 <SPI_read_write>
	SPI_read_write(address);
     5d6:	81 2f       	mov	r24, r17
     5d8:	3e d0       	rcall	.+124    	; 0x656 <SPI_read_write>
	SPI_read_write(mask_byte);
     5da:	8d 2f       	mov	r24, r29
     5dc:	3c d0       	rcall	.+120    	; 0x656 <SPI_read_write>
	SPI_read_write(data_byte);
     5de:	8c 2f       	mov	r24, r28
     5e0:	3a d0       	rcall	.+116    	; 0x656 <SPI_read_write>
	SPI_deactivate_SS();
     5e2:	41 d0       	rcall	.+130    	; 0x666 <SPI_deactivate_SS>
     5e4:	df 91       	pop	r29
     5e6:	cf 91       	pop	r28
     5e8:	1f 91       	pop	r17
     5ea:	08 95       	ret

000005ec <main>:
#include "driver_DAC.h"

volatile uint8_t rx_int_flag = 0;

int main(void)
{
     5ec:	cf 93       	push	r28
     5ee:	df 93       	push	r29
     5f0:	cd b7       	in	r28, 0x3d	; 61
     5f2:	de b7       	in	r29, 0x3e	; 62
     5f4:	2c 97       	sbiw	r28, 0x0c	; 12
     5f6:	0f b6       	in	r0, 0x3f	; 63
     5f8:	f8 94       	cli
     5fa:	de bf       	out	0x3e, r29	; 62
     5fc:	0f be       	out	0x3f, r0	; 63
     5fe:	cd bf       	out	0x3d, r28	; 61
	
	cli();
     600:	f8 94       	cli
	UART_init(MYUBRR);
     602:	87 e6       	ldi	r24, 0x67	; 103
     604:	90 e0       	ldi	r25, 0x00	; 0
     606:	ba df       	rcall	.-140    	; 0x57c <UART_init>
	CAN_init();
     608:	df dd       	rcall	.-1090   	; 0x1c8 <CAN_init>
	servo_init();
     60a:	6f df       	rcall	.-290    	; 0x4ea <servo_init>
	ADC_init();
     60c:	c9 de       	rcall	.-622    	; 0x3a0 <ADC_init>
	motor_init();
     60e:	19 df       	rcall	.-462    	; 0x442 <motor_init>
	DAC_init();
     610:	f6 de       	rcall	.-532    	; 0x3fe <DAC_init>
	sei();			//global interrupt enable
     612:	78 94       	sei
	while(1)
	{	
		if(rx_int_flag){
			Message recieve_msg = CAN_recieve();
			
			for (int i = 0; i < recieve_msg.length; i ++){
     614:	f1 2c       	mov	r15, r1
     616:	00 e0       	ldi	r16, 0x00	; 0
	

	
	while(1)
	{	
		if(rx_int_flag){
     618:	80 91 76 02 	lds	r24, 0x0276
     61c:	88 23       	and	r24, r24
     61e:	a1 f0       	breq	.+40     	; 0x648 <main+0x5c>
			Message recieve_msg = CAN_recieve();
     620:	ce 01       	movw	r24, r28
     622:	01 96       	adiw	r24, 0x01	; 1
     624:	1e de       	rcall	.-964    	; 0x262 <CAN_recieve>
     626:	2b 81       	ldd	r18, Y+3	; 0x03
     628:	3c 81       	ldd	r19, Y+4	; 0x04
			
			for (int i = 0; i < recieve_msg.length; i ++){
     62a:	12 16       	cp	r1, r18
     62c:	13 06       	cpc	r1, r19
     62e:	34 f4       	brge	.+12     	; 0x63c <main+0x50>
     630:	8f 2d       	mov	r24, r15
     632:	90 2f       	mov	r25, r16
     634:	01 96       	adiw	r24, 0x01	; 1
     636:	82 17       	cp	r24, r18
     638:	93 07       	cpc	r25, r19
     63a:	e1 f7       	brne	.-8      	; 0x634 <main+0x48>
				//printf("%d", recieve_msg.data[i]);
				//printf("\n");
			}
			uint8_t joystick_pos_x = recieve_msg.data[0];
     63c:	1d 81       	ldd	r17, Y+5	; 0x05
			uint8_t joystick_pos_y = recieve_msg.data[1];
			//printf("X = %d \t", recieve_msg.data[0]);
			//printf("y = %d \n", recieve_msg.data[1]);
			servo_set_pos(joystick_pos_y);
     63e:	8e 81       	ldd	r24, Y+6	; 0x06
     640:	5b df       	rcall	.-330    	; 0x4f8 <servo_set_pos>
			motor_drive(joystick_pos_x);
     642:	81 2f       	mov	r24, r17
     644:	90 e0       	ldi	r25, 0x00	; 0
     646:	1a df       	rcall	.-460    	; 0x47c <motor_drive>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     648:	8f e9       	ldi	r24, 0x9F	; 159
     64a:	9f e0       	ldi	r25, 0x0F	; 15
     64c:	01 97       	sbiw	r24, 0x01	; 1
     64e:	f1 f7       	brne	.-4      	; 0x64c <main+0x60>
     650:	00 c0       	rjmp	.+0      	; 0x652 <main+0x66>
     652:	00 00       	nop
     654:	e1 cf       	rjmp	.-62     	; 0x618 <main+0x2c>

00000656 <SPI_read_write>:

}

uint8_t SPI_read_write(char cData){
	/* Start transmission */
	SPDR = cData;
     656:	8e bd       	out	0x2e, r24	; 46
	/* Wait for transmission complete */
	while(!(test_bit(SPSR, SPIF)));   //wait until SPIF-flag is set. 
     658:	0d b4       	in	r0, 0x2d	; 45
     65a:	07 fe       	sbrs	r0, 7
     65c:	fd cf       	rjmp	.-6      	; 0x658 <SPI_read_write+0x2>
	
	return SPDR;
     65e:	8e b5       	in	r24, 0x2e	; 46
}
     660:	08 95       	ret

00000662 <SPI_activate_SS>:

void SPI_activate_SS(){
	clr_bit(PORTB, SS);
     662:	2f 98       	cbi	0x05, 7	; 5
     664:	08 95       	ret

00000666 <SPI_deactivate_SS>:
}

void SPI_deactivate_SS(){
	set_bit(PORTB, SS);
     666:	2f 9a       	sbi	0x05, 7	; 5
     668:	08 95       	ret

0000066a <SPI_init>:
	
	//Data order MSB transmitted first
	//clr_bit(SPCR, DORD);
	
	//Set SPI to master mode
	set_bit(SPCR, MSTR);
     66a:	8c b5       	in	r24, 0x2c	; 44
     66c:	80 61       	ori	r24, 0x10	; 16
     66e:	8c bd       	out	0x2c, r24	; 44
	//set SPI clock rate = Fosc/16 
	set_bit(SPCR, SPR0);
     670:	8c b5       	in	r24, 0x2c	; 44
     672:	81 60       	ori	r24, 0x01	; 1
     674:	8c bd       	out	0x2c, r24	; 44
	
	
	//set MOSI and SCK to output, all others input
	set_bit(DDRB, MOSI);
     676:	22 9a       	sbi	0x04, 2	; 4
	set_bit(DDRB, SCK);
     678:	21 9a       	sbi	0x04, 1	; 4
	set_bit(DDRB, SS);
     67a:	27 9a       	sbi	0x04, 7	; 4
	set_bit(DDRB, PB0);
     67c:	20 9a       	sbi	0x04, 0	; 4


	//SPI enable
	set_bit(SPCR, SPE);
     67e:	8c b5       	in	r24, 0x2c	; 44
     680:	80 64       	ori	r24, 0x40	; 64
     682:	8c bd       	out	0x2c, r24	; 44
	SPI_deactivate_SS();
     684:	f0 cf       	rjmp	.-32     	; 0x666 <SPI_deactivate_SS>
     686:	08 95       	ret

00000688 <pwm_init>:
void pwm_set_period(float sec){
	if ((sec < 0.021) & (sec > 0.009)){
		uint16_t period = (PWM_FREQ)*sec -0.5;
		ICR1 = period;  
	}
}
     688:	e0 e8       	ldi	r30, 0x80	; 128
     68a:	f0 e0       	ldi	r31, 0x00	; 0
     68c:	80 81       	ld	r24, Z
     68e:	80 68       	ori	r24, 0x80	; 128
     690:	80 83       	st	Z, r24
     692:	80 81       	ld	r24, Z
     694:	8f 7b       	andi	r24, 0xBF	; 191
     696:	80 83       	st	Z, r24
     698:	80 81       	ld	r24, Z
     69a:	82 60       	ori	r24, 0x02	; 2
     69c:	80 83       	st	Z, r24
     69e:	80 81       	ld	r24, Z
     6a0:	8e 7f       	andi	r24, 0xFE	; 254
     6a2:	80 83       	st	Z, r24
     6a4:	e1 e8       	ldi	r30, 0x81	; 129
     6a6:	f0 e0       	ldi	r31, 0x00	; 0
     6a8:	80 81       	ld	r24, Z
     6aa:	88 60       	ori	r24, 0x08	; 8
     6ac:	80 83       	st	Z, r24
     6ae:	80 81       	ld	r24, Z
     6b0:	80 61       	ori	r24, 0x10	; 16
     6b2:	80 83       	st	Z, r24
     6b4:	80 81       	ld	r24, Z
     6b6:	84 60       	ori	r24, 0x04	; 4
     6b8:	80 83       	st	Z, r24
     6ba:	80 81       	ld	r24, Z
     6bc:	8d 7f       	andi	r24, 0xFD	; 253
     6be:	80 83       	st	Z, r24
     6c0:	80 81       	ld	r24, Z
     6c2:	8e 7f       	andi	r24, 0xFE	; 254
     6c4:	80 83       	st	Z, r24
     6c6:	25 9a       	sbi	0x04, 5	; 4
     6c8:	81 ee       	ldi	r24, 0xE1	; 225
     6ca:	94 e0       	ldi	r25, 0x04	; 4
     6cc:	90 93 87 00 	sts	0x0087, r25
     6d0:	80 93 86 00 	sts	0x0086, r24
     6d4:	08 95       	ret

000006d6 <pwm_set_pulse_width>:

void pwm_set_pulse_width(float sec){
     6d6:	cf 92       	push	r12
     6d8:	df 92       	push	r13
     6da:	ef 92       	push	r14
     6dc:	ff 92       	push	r15
     6de:	cf 93       	push	r28
     6e0:	6b 01       	movw	r12, r22
     6e2:	7c 01       	movw	r14, r24
	cli();
     6e4:	f8 94       	cli
	if ((sec < 0.0021) & (sec > 0.0009)){
     6e6:	c1 e0       	ldi	r28, 0x01	; 1
     6e8:	2a ef       	ldi	r18, 0xFA	; 250
     6ea:	3d ee       	ldi	r19, 0xED	; 237
     6ec:	4b e6       	ldi	r20, 0x6B	; 107
     6ee:	5a e3       	ldi	r21, 0x3A	; 58
     6f0:	84 d2       	rcall	.+1288   	; 0xbfa <__gesf2>
     6f2:	18 16       	cp	r1, r24
     6f4:	0c f0       	brlt	.+2      	; 0x6f8 <pwm_set_pulse_width+0x22>
     6f6:	c0 e0       	ldi	r28, 0x00	; 0
     6f8:	cc 23       	and	r28, r28
     6fa:	d1 f0       	breq	.+52     	; 0x730 <pwm_set_pulse_width+0x5a>
     6fc:	27 e2       	ldi	r18, 0x27	; 39
     6fe:	30 ea       	ldi	r19, 0xA0	; 160
     700:	49 e0       	ldi	r20, 0x09	; 9
     702:	5b e3       	ldi	r21, 0x3B	; 59
     704:	c7 01       	movw	r24, r14
     706:	b6 01       	movw	r22, r12
     708:	2e d1       	rcall	.+604    	; 0x966 <__cmpsf2>
     70a:	88 23       	and	r24, r24
     70c:	8c f4       	brge	.+34     	; 0x730 <pwm_set_pulse_width+0x5a>
		
		uint16_t pulse = PWM_FREQ*sec -0.5;
     70e:	20 e0       	ldi	r18, 0x00	; 0
     710:	34 e2       	ldi	r19, 0x24	; 36
     712:	44 e7       	ldi	r20, 0x74	; 116
     714:	57 e4       	ldi	r21, 0x47	; 71
     716:	c7 01       	movw	r24, r14
     718:	b6 01       	movw	r22, r12
     71a:	73 d2       	rcall	.+1254   	; 0xc02 <__mulsf3>
     71c:	20 e0       	ldi	r18, 0x00	; 0
     71e:	30 e0       	ldi	r19, 0x00	; 0
     720:	40 e0       	ldi	r20, 0x00	; 0
     722:	5f e3       	ldi	r21, 0x3F	; 63
     724:	bb d0       	rcall	.+374    	; 0x89c <__subsf3>
     726:	8b d1       	rcall	.+790    	; 0xa3e <__fixunssfsi>
		OCR1A = pulse;
     728:	70 93 89 00 	sts	0x0089, r23
     72c:	60 93 88 00 	sts	0x0088, r22
	}

	sei();
     730:	78 94       	sei
}
     732:	cf 91       	pop	r28
     734:	ff 90       	pop	r15
     736:	ef 90       	pop	r14
     738:	df 90       	pop	r13
     73a:	cf 90       	pop	r12
     73c:	08 95       	ret

0000073e <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     73e:	8c e0       	ldi	r24, 0x0C	; 12
     740:	80 93 b8 00 	sts	0x00B8, r24
     744:	8f ef       	ldi	r24, 0xFF	; 255
     746:	80 93 bb 00 	sts	0x00BB, r24
     74a:	84 e0       	ldi	r24, 0x04	; 4
     74c:	80 93 bc 00 	sts	0x00BC, r24
     750:	08 95       	ret

00000752 <TWI_Start_Transceiver_With_Data>:
     752:	ec eb       	ldi	r30, 0xBC	; 188
     754:	f0 e0       	ldi	r31, 0x00	; 0
     756:	20 81       	ld	r18, Z
     758:	20 fd       	sbrc	r18, 0
     75a:	fd cf       	rjmp	.-6      	; 0x756 <TWI_Start_Transceiver_With_Data+0x4>
     75c:	60 93 79 02 	sts	0x0279, r22
     760:	fc 01       	movw	r30, r24
     762:	20 81       	ld	r18, Z
     764:	20 93 7a 02 	sts	0x027A, r18
     768:	20 fd       	sbrc	r18, 0
     76a:	0c c0       	rjmp	.+24     	; 0x784 <TWI_Start_Transceiver_With_Data+0x32>
     76c:	62 30       	cpi	r22, 0x02	; 2
     76e:	50 f0       	brcs	.+20     	; 0x784 <TWI_Start_Transceiver_With_Data+0x32>
     770:	dc 01       	movw	r26, r24
     772:	11 96       	adiw	r26, 0x01	; 1
     774:	eb e7       	ldi	r30, 0x7B	; 123
     776:	f2 e0       	ldi	r31, 0x02	; 2
     778:	81 e0       	ldi	r24, 0x01	; 1
     77a:	9d 91       	ld	r25, X+
     77c:	91 93       	st	Z+, r25
     77e:	8f 5f       	subi	r24, 0xFF	; 255
     780:	86 13       	cpse	r24, r22
     782:	fb cf       	rjmp	.-10     	; 0x77a <TWI_Start_Transceiver_With_Data+0x28>
     784:	10 92 78 02 	sts	0x0278, r1
     788:	88 ef       	ldi	r24, 0xF8	; 248
     78a:	80 93 06 02 	sts	0x0206, r24
     78e:	85 ea       	ldi	r24, 0xA5	; 165
     790:	80 93 bc 00 	sts	0x00BC, r24
     794:	08 95       	ret

00000796 <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     796:	1f 92       	push	r1
     798:	0f 92       	push	r0
     79a:	0f b6       	in	r0, 0x3f	; 63
     79c:	0f 92       	push	r0
     79e:	11 24       	eor	r1, r1
     7a0:	0b b6       	in	r0, 0x3b	; 59
     7a2:	0f 92       	push	r0
     7a4:	2f 93       	push	r18
     7a6:	3f 93       	push	r19
     7a8:	8f 93       	push	r24
     7aa:	9f 93       	push	r25
     7ac:	af 93       	push	r26
     7ae:	bf 93       	push	r27
     7b0:	ef 93       	push	r30
     7b2:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     7b4:	80 91 b9 00 	lds	r24, 0x00B9
     7b8:	90 e0       	ldi	r25, 0x00	; 0
     7ba:	fc 01       	movw	r30, r24
     7bc:	38 97       	sbiw	r30, 0x08	; 8
     7be:	e1 35       	cpi	r30, 0x51	; 81
     7c0:	f1 05       	cpc	r31, r1
     7c2:	08 f0       	brcs	.+2      	; 0x7c6 <__vector_39+0x30>
     7c4:	55 c0       	rjmp	.+170    	; 0x870 <__vector_39+0xda>
     7c6:	ee 58       	subi	r30, 0x8E	; 142
     7c8:	ff 4f       	sbci	r31, 0xFF	; 255
     7ca:	7e c2       	rjmp	.+1276   	; 0xcc8 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     7cc:	10 92 77 02 	sts	0x0277, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     7d0:	e0 91 77 02 	lds	r30, 0x0277
     7d4:	80 91 79 02 	lds	r24, 0x0279
     7d8:	e8 17       	cp	r30, r24
     7da:	70 f4       	brcc	.+28     	; 0x7f8 <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     7dc:	81 e0       	ldi	r24, 0x01	; 1
     7de:	8e 0f       	add	r24, r30
     7e0:	80 93 77 02 	sts	0x0277, r24
     7e4:	f0 e0       	ldi	r31, 0x00	; 0
     7e6:	e6 58       	subi	r30, 0x86	; 134
     7e8:	fd 4f       	sbci	r31, 0xFD	; 253
     7ea:	80 81       	ld	r24, Z
     7ec:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     7f0:	85 e8       	ldi	r24, 0x85	; 133
     7f2:	80 93 bc 00 	sts	0x00BC, r24
     7f6:	43 c0       	rjmp	.+134    	; 0x87e <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     7f8:	80 91 78 02 	lds	r24, 0x0278
     7fc:	81 60       	ori	r24, 0x01	; 1
     7fe:	80 93 78 02 	sts	0x0278, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     802:	84 e9       	ldi	r24, 0x94	; 148
     804:	80 93 bc 00 	sts	0x00BC, r24
     808:	3a c0       	rjmp	.+116    	; 0x87e <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     80a:	e0 91 77 02 	lds	r30, 0x0277
     80e:	81 e0       	ldi	r24, 0x01	; 1
     810:	8e 0f       	add	r24, r30
     812:	80 93 77 02 	sts	0x0277, r24
     816:	80 91 bb 00 	lds	r24, 0x00BB
     81a:	f0 e0       	ldi	r31, 0x00	; 0
     81c:	e6 58       	subi	r30, 0x86	; 134
     81e:	fd 4f       	sbci	r31, 0xFD	; 253
     820:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     822:	20 91 77 02 	lds	r18, 0x0277
     826:	30 e0       	ldi	r19, 0x00	; 0
     828:	80 91 79 02 	lds	r24, 0x0279
     82c:	90 e0       	ldi	r25, 0x00	; 0
     82e:	01 97       	sbiw	r24, 0x01	; 1
     830:	28 17       	cp	r18, r24
     832:	39 07       	cpc	r19, r25
     834:	24 f4       	brge	.+8      	; 0x83e <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     836:	85 ec       	ldi	r24, 0xC5	; 197
     838:	80 93 bc 00 	sts	0x00BC, r24
     83c:	20 c0       	rjmp	.+64     	; 0x87e <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     83e:	85 e8       	ldi	r24, 0x85	; 133
     840:	80 93 bc 00 	sts	0x00BC, r24
     844:	1c c0       	rjmp	.+56     	; 0x87e <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     846:	80 91 bb 00 	lds	r24, 0x00BB
     84a:	e0 91 77 02 	lds	r30, 0x0277
     84e:	f0 e0       	ldi	r31, 0x00	; 0
     850:	e6 58       	subi	r30, 0x86	; 134
     852:	fd 4f       	sbci	r31, 0xFD	; 253
     854:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     856:	80 91 78 02 	lds	r24, 0x0278
     85a:	81 60       	ori	r24, 0x01	; 1
     85c:	80 93 78 02 	sts	0x0278, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     860:	84 e9       	ldi	r24, 0x94	; 148
     862:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     866:	0b c0       	rjmp	.+22     	; 0x87e <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     868:	85 ea       	ldi	r24, 0xA5	; 165
     86a:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     86e:	07 c0       	rjmp	.+14     	; 0x87e <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     870:	80 91 b9 00 	lds	r24, 0x00B9
     874:	80 93 06 02 	sts	0x0206, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     878:	84 e0       	ldi	r24, 0x04	; 4
     87a:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     87e:	ff 91       	pop	r31
     880:	ef 91       	pop	r30
     882:	bf 91       	pop	r27
     884:	af 91       	pop	r26
     886:	9f 91       	pop	r25
     888:	8f 91       	pop	r24
     88a:	3f 91       	pop	r19
     88c:	2f 91       	pop	r18
     88e:	0f 90       	pop	r0
     890:	0b be       	out	0x3b, r0	; 59
     892:	0f 90       	pop	r0
     894:	0f be       	out	0x3f, r0	; 63
     896:	0f 90       	pop	r0
     898:	1f 90       	pop	r1
     89a:	18 95       	reti

0000089c <__subsf3>:
     89c:	50 58       	subi	r21, 0x80	; 128

0000089e <__addsf3>:
     89e:	bb 27       	eor	r27, r27
     8a0:	aa 27       	eor	r26, r26
     8a2:	0e d0       	rcall	.+28     	; 0x8c0 <__addsf3x>
     8a4:	70 c1       	rjmp	.+736    	; 0xb86 <__fp_round>
     8a6:	61 d1       	rcall	.+706    	; 0xb6a <__fp_pscA>
     8a8:	30 f0       	brcs	.+12     	; 0x8b6 <__addsf3+0x18>
     8aa:	66 d1       	rcall	.+716    	; 0xb78 <__fp_pscB>
     8ac:	20 f0       	brcs	.+8      	; 0x8b6 <__addsf3+0x18>
     8ae:	31 f4       	brne	.+12     	; 0x8bc <__addsf3+0x1e>
     8b0:	9f 3f       	cpi	r25, 0xFF	; 255
     8b2:	11 f4       	brne	.+4      	; 0x8b8 <__addsf3+0x1a>
     8b4:	1e f4       	brtc	.+6      	; 0x8bc <__addsf3+0x1e>
     8b6:	56 c1       	rjmp	.+684    	; 0xb64 <__fp_nan>
     8b8:	0e f4       	brtc	.+2      	; 0x8bc <__addsf3+0x1e>
     8ba:	e0 95       	com	r30
     8bc:	e7 fb       	bst	r30, 7
     8be:	4c c1       	rjmp	.+664    	; 0xb58 <__fp_inf>

000008c0 <__addsf3x>:
     8c0:	e9 2f       	mov	r30, r25
     8c2:	72 d1       	rcall	.+740    	; 0xba8 <__fp_split3>
     8c4:	80 f3       	brcs	.-32     	; 0x8a6 <__addsf3+0x8>
     8c6:	ba 17       	cp	r27, r26
     8c8:	62 07       	cpc	r22, r18
     8ca:	73 07       	cpc	r23, r19
     8cc:	84 07       	cpc	r24, r20
     8ce:	95 07       	cpc	r25, r21
     8d0:	18 f0       	brcs	.+6      	; 0x8d8 <__addsf3x+0x18>
     8d2:	71 f4       	brne	.+28     	; 0x8f0 <__addsf3x+0x30>
     8d4:	9e f5       	brtc	.+102    	; 0x93c <__addsf3x+0x7c>
     8d6:	8a c1       	rjmp	.+788    	; 0xbec <__fp_zero>
     8d8:	0e f4       	brtc	.+2      	; 0x8dc <__addsf3x+0x1c>
     8da:	e0 95       	com	r30
     8dc:	0b 2e       	mov	r0, r27
     8de:	ba 2f       	mov	r27, r26
     8e0:	a0 2d       	mov	r26, r0
     8e2:	0b 01       	movw	r0, r22
     8e4:	b9 01       	movw	r22, r18
     8e6:	90 01       	movw	r18, r0
     8e8:	0c 01       	movw	r0, r24
     8ea:	ca 01       	movw	r24, r20
     8ec:	a0 01       	movw	r20, r0
     8ee:	11 24       	eor	r1, r1
     8f0:	ff 27       	eor	r31, r31
     8f2:	59 1b       	sub	r21, r25
     8f4:	99 f0       	breq	.+38     	; 0x91c <__addsf3x+0x5c>
     8f6:	59 3f       	cpi	r21, 0xF9	; 249
     8f8:	50 f4       	brcc	.+20     	; 0x90e <__addsf3x+0x4e>
     8fa:	50 3e       	cpi	r21, 0xE0	; 224
     8fc:	68 f1       	brcs	.+90     	; 0x958 <__addsf3x+0x98>
     8fe:	1a 16       	cp	r1, r26
     900:	f0 40       	sbci	r31, 0x00	; 0
     902:	a2 2f       	mov	r26, r18
     904:	23 2f       	mov	r18, r19
     906:	34 2f       	mov	r19, r20
     908:	44 27       	eor	r20, r20
     90a:	58 5f       	subi	r21, 0xF8	; 248
     90c:	f3 cf       	rjmp	.-26     	; 0x8f4 <__addsf3x+0x34>
     90e:	46 95       	lsr	r20
     910:	37 95       	ror	r19
     912:	27 95       	ror	r18
     914:	a7 95       	ror	r26
     916:	f0 40       	sbci	r31, 0x00	; 0
     918:	53 95       	inc	r21
     91a:	c9 f7       	brne	.-14     	; 0x90e <__addsf3x+0x4e>
     91c:	7e f4       	brtc	.+30     	; 0x93c <__addsf3x+0x7c>
     91e:	1f 16       	cp	r1, r31
     920:	ba 0b       	sbc	r27, r26
     922:	62 0b       	sbc	r22, r18
     924:	73 0b       	sbc	r23, r19
     926:	84 0b       	sbc	r24, r20
     928:	ba f0       	brmi	.+46     	; 0x958 <__addsf3x+0x98>
     92a:	91 50       	subi	r25, 0x01	; 1
     92c:	a1 f0       	breq	.+40     	; 0x956 <__addsf3x+0x96>
     92e:	ff 0f       	add	r31, r31
     930:	bb 1f       	adc	r27, r27
     932:	66 1f       	adc	r22, r22
     934:	77 1f       	adc	r23, r23
     936:	88 1f       	adc	r24, r24
     938:	c2 f7       	brpl	.-16     	; 0x92a <__addsf3x+0x6a>
     93a:	0e c0       	rjmp	.+28     	; 0x958 <__addsf3x+0x98>
     93c:	ba 0f       	add	r27, r26
     93e:	62 1f       	adc	r22, r18
     940:	73 1f       	adc	r23, r19
     942:	84 1f       	adc	r24, r20
     944:	48 f4       	brcc	.+18     	; 0x958 <__addsf3x+0x98>
     946:	87 95       	ror	r24
     948:	77 95       	ror	r23
     94a:	67 95       	ror	r22
     94c:	b7 95       	ror	r27
     94e:	f7 95       	ror	r31
     950:	9e 3f       	cpi	r25, 0xFE	; 254
     952:	08 f0       	brcs	.+2      	; 0x956 <__addsf3x+0x96>
     954:	b3 cf       	rjmp	.-154    	; 0x8bc <__addsf3+0x1e>
     956:	93 95       	inc	r25
     958:	88 0f       	add	r24, r24
     95a:	08 f0       	brcs	.+2      	; 0x95e <__addsf3x+0x9e>
     95c:	99 27       	eor	r25, r25
     95e:	ee 0f       	add	r30, r30
     960:	97 95       	ror	r25
     962:	87 95       	ror	r24
     964:	08 95       	ret

00000966 <__cmpsf2>:
     966:	d4 d0       	rcall	.+424    	; 0xb10 <__fp_cmp>
     968:	08 f4       	brcc	.+2      	; 0x96c <__cmpsf2+0x6>
     96a:	81 e0       	ldi	r24, 0x01	; 1
     96c:	08 95       	ret

0000096e <__divsf3>:
     96e:	0c d0       	rcall	.+24     	; 0x988 <__divsf3x>
     970:	0a c1       	rjmp	.+532    	; 0xb86 <__fp_round>
     972:	02 d1       	rcall	.+516    	; 0xb78 <__fp_pscB>
     974:	40 f0       	brcs	.+16     	; 0x986 <__divsf3+0x18>
     976:	f9 d0       	rcall	.+498    	; 0xb6a <__fp_pscA>
     978:	30 f0       	brcs	.+12     	; 0x986 <__divsf3+0x18>
     97a:	21 f4       	brne	.+8      	; 0x984 <__divsf3+0x16>
     97c:	5f 3f       	cpi	r21, 0xFF	; 255
     97e:	19 f0       	breq	.+6      	; 0x986 <__divsf3+0x18>
     980:	eb c0       	rjmp	.+470    	; 0xb58 <__fp_inf>
     982:	51 11       	cpse	r21, r1
     984:	34 c1       	rjmp	.+616    	; 0xbee <__fp_szero>
     986:	ee c0       	rjmp	.+476    	; 0xb64 <__fp_nan>

00000988 <__divsf3x>:
     988:	0f d1       	rcall	.+542    	; 0xba8 <__fp_split3>
     98a:	98 f3       	brcs	.-26     	; 0x972 <__divsf3+0x4>

0000098c <__divsf3_pse>:
     98c:	99 23       	and	r25, r25
     98e:	c9 f3       	breq	.-14     	; 0x982 <__divsf3+0x14>
     990:	55 23       	and	r21, r21
     992:	b1 f3       	breq	.-20     	; 0x980 <__divsf3+0x12>
     994:	95 1b       	sub	r25, r21
     996:	55 0b       	sbc	r21, r21
     998:	bb 27       	eor	r27, r27
     99a:	aa 27       	eor	r26, r26
     99c:	62 17       	cp	r22, r18
     99e:	73 07       	cpc	r23, r19
     9a0:	84 07       	cpc	r24, r20
     9a2:	38 f0       	brcs	.+14     	; 0x9b2 <__divsf3_pse+0x26>
     9a4:	9f 5f       	subi	r25, 0xFF	; 255
     9a6:	5f 4f       	sbci	r21, 0xFF	; 255
     9a8:	22 0f       	add	r18, r18
     9aa:	33 1f       	adc	r19, r19
     9ac:	44 1f       	adc	r20, r20
     9ae:	aa 1f       	adc	r26, r26
     9b0:	a9 f3       	breq	.-22     	; 0x99c <__divsf3_pse+0x10>
     9b2:	33 d0       	rcall	.+102    	; 0xa1a <__divsf3_pse+0x8e>
     9b4:	0e 2e       	mov	r0, r30
     9b6:	3a f0       	brmi	.+14     	; 0x9c6 <__divsf3_pse+0x3a>
     9b8:	e0 e8       	ldi	r30, 0x80	; 128
     9ba:	30 d0       	rcall	.+96     	; 0xa1c <__divsf3_pse+0x90>
     9bc:	91 50       	subi	r25, 0x01	; 1
     9be:	50 40       	sbci	r21, 0x00	; 0
     9c0:	e6 95       	lsr	r30
     9c2:	00 1c       	adc	r0, r0
     9c4:	ca f7       	brpl	.-14     	; 0x9b8 <__divsf3_pse+0x2c>
     9c6:	29 d0       	rcall	.+82     	; 0xa1a <__divsf3_pse+0x8e>
     9c8:	fe 2f       	mov	r31, r30
     9ca:	27 d0       	rcall	.+78     	; 0xa1a <__divsf3_pse+0x8e>
     9cc:	66 0f       	add	r22, r22
     9ce:	77 1f       	adc	r23, r23
     9d0:	88 1f       	adc	r24, r24
     9d2:	bb 1f       	adc	r27, r27
     9d4:	26 17       	cp	r18, r22
     9d6:	37 07       	cpc	r19, r23
     9d8:	48 07       	cpc	r20, r24
     9da:	ab 07       	cpc	r26, r27
     9dc:	b0 e8       	ldi	r27, 0x80	; 128
     9de:	09 f0       	breq	.+2      	; 0x9e2 <__divsf3_pse+0x56>
     9e0:	bb 0b       	sbc	r27, r27
     9e2:	80 2d       	mov	r24, r0
     9e4:	bf 01       	movw	r22, r30
     9e6:	ff 27       	eor	r31, r31
     9e8:	93 58       	subi	r25, 0x83	; 131
     9ea:	5f 4f       	sbci	r21, 0xFF	; 255
     9ec:	2a f0       	brmi	.+10     	; 0x9f8 <__divsf3_pse+0x6c>
     9ee:	9e 3f       	cpi	r25, 0xFE	; 254
     9f0:	51 05       	cpc	r21, r1
     9f2:	68 f0       	brcs	.+26     	; 0xa0e <__divsf3_pse+0x82>
     9f4:	b1 c0       	rjmp	.+354    	; 0xb58 <__fp_inf>
     9f6:	fb c0       	rjmp	.+502    	; 0xbee <__fp_szero>
     9f8:	5f 3f       	cpi	r21, 0xFF	; 255
     9fa:	ec f3       	brlt	.-6      	; 0x9f6 <__divsf3_pse+0x6a>
     9fc:	98 3e       	cpi	r25, 0xE8	; 232
     9fe:	dc f3       	brlt	.-10     	; 0x9f6 <__divsf3_pse+0x6a>
     a00:	86 95       	lsr	r24
     a02:	77 95       	ror	r23
     a04:	67 95       	ror	r22
     a06:	b7 95       	ror	r27
     a08:	f7 95       	ror	r31
     a0a:	9f 5f       	subi	r25, 0xFF	; 255
     a0c:	c9 f7       	brne	.-14     	; 0xa00 <__divsf3_pse+0x74>
     a0e:	88 0f       	add	r24, r24
     a10:	91 1d       	adc	r25, r1
     a12:	96 95       	lsr	r25
     a14:	87 95       	ror	r24
     a16:	97 f9       	bld	r25, 7
     a18:	08 95       	ret
     a1a:	e1 e0       	ldi	r30, 0x01	; 1
     a1c:	66 0f       	add	r22, r22
     a1e:	77 1f       	adc	r23, r23
     a20:	88 1f       	adc	r24, r24
     a22:	bb 1f       	adc	r27, r27
     a24:	62 17       	cp	r22, r18
     a26:	73 07       	cpc	r23, r19
     a28:	84 07       	cpc	r24, r20
     a2a:	ba 07       	cpc	r27, r26
     a2c:	20 f0       	brcs	.+8      	; 0xa36 <__divsf3_pse+0xaa>
     a2e:	62 1b       	sub	r22, r18
     a30:	73 0b       	sbc	r23, r19
     a32:	84 0b       	sbc	r24, r20
     a34:	ba 0b       	sbc	r27, r26
     a36:	ee 1f       	adc	r30, r30
     a38:	88 f7       	brcc	.-30     	; 0xa1c <__divsf3_pse+0x90>
     a3a:	e0 95       	com	r30
     a3c:	08 95       	ret

00000a3e <__fixunssfsi>:
     a3e:	bc d0       	rcall	.+376    	; 0xbb8 <__fp_splitA>
     a40:	88 f0       	brcs	.+34     	; 0xa64 <__fixunssfsi+0x26>
     a42:	9f 57       	subi	r25, 0x7F	; 127
     a44:	90 f0       	brcs	.+36     	; 0xa6a <__fixunssfsi+0x2c>
     a46:	b9 2f       	mov	r27, r25
     a48:	99 27       	eor	r25, r25
     a4a:	b7 51       	subi	r27, 0x17	; 23
     a4c:	a0 f0       	brcs	.+40     	; 0xa76 <__fixunssfsi+0x38>
     a4e:	d1 f0       	breq	.+52     	; 0xa84 <__fixunssfsi+0x46>
     a50:	66 0f       	add	r22, r22
     a52:	77 1f       	adc	r23, r23
     a54:	88 1f       	adc	r24, r24
     a56:	99 1f       	adc	r25, r25
     a58:	1a f0       	brmi	.+6      	; 0xa60 <__fixunssfsi+0x22>
     a5a:	ba 95       	dec	r27
     a5c:	c9 f7       	brne	.-14     	; 0xa50 <__fixunssfsi+0x12>
     a5e:	12 c0       	rjmp	.+36     	; 0xa84 <__fixunssfsi+0x46>
     a60:	b1 30       	cpi	r27, 0x01	; 1
     a62:	81 f0       	breq	.+32     	; 0xa84 <__fixunssfsi+0x46>
     a64:	c3 d0       	rcall	.+390    	; 0xbec <__fp_zero>
     a66:	b1 e0       	ldi	r27, 0x01	; 1
     a68:	08 95       	ret
     a6a:	c0 c0       	rjmp	.+384    	; 0xbec <__fp_zero>
     a6c:	67 2f       	mov	r22, r23
     a6e:	78 2f       	mov	r23, r24
     a70:	88 27       	eor	r24, r24
     a72:	b8 5f       	subi	r27, 0xF8	; 248
     a74:	39 f0       	breq	.+14     	; 0xa84 <__fixunssfsi+0x46>
     a76:	b9 3f       	cpi	r27, 0xF9	; 249
     a78:	cc f3       	brlt	.-14     	; 0xa6c <__fixunssfsi+0x2e>
     a7a:	86 95       	lsr	r24
     a7c:	77 95       	ror	r23
     a7e:	67 95       	ror	r22
     a80:	b3 95       	inc	r27
     a82:	d9 f7       	brne	.-10     	; 0xa7a <__fixunssfsi+0x3c>
     a84:	3e f4       	brtc	.+14     	; 0xa94 <__fixunssfsi+0x56>
     a86:	90 95       	com	r25
     a88:	80 95       	com	r24
     a8a:	70 95       	com	r23
     a8c:	61 95       	neg	r22
     a8e:	7f 4f       	sbci	r23, 0xFF	; 255
     a90:	8f 4f       	sbci	r24, 0xFF	; 255
     a92:	9f 4f       	sbci	r25, 0xFF	; 255
     a94:	08 95       	ret

00000a96 <__floatunsisf>:
     a96:	e8 94       	clt
     a98:	09 c0       	rjmp	.+18     	; 0xaac <__floatsisf+0x12>

00000a9a <__floatsisf>:
     a9a:	97 fb       	bst	r25, 7
     a9c:	3e f4       	brtc	.+14     	; 0xaac <__floatsisf+0x12>
     a9e:	90 95       	com	r25
     aa0:	80 95       	com	r24
     aa2:	70 95       	com	r23
     aa4:	61 95       	neg	r22
     aa6:	7f 4f       	sbci	r23, 0xFF	; 255
     aa8:	8f 4f       	sbci	r24, 0xFF	; 255
     aaa:	9f 4f       	sbci	r25, 0xFF	; 255
     aac:	99 23       	and	r25, r25
     aae:	a9 f0       	breq	.+42     	; 0xada <__floatsisf+0x40>
     ab0:	f9 2f       	mov	r31, r25
     ab2:	96 e9       	ldi	r25, 0x96	; 150
     ab4:	bb 27       	eor	r27, r27
     ab6:	93 95       	inc	r25
     ab8:	f6 95       	lsr	r31
     aba:	87 95       	ror	r24
     abc:	77 95       	ror	r23
     abe:	67 95       	ror	r22
     ac0:	b7 95       	ror	r27
     ac2:	f1 11       	cpse	r31, r1
     ac4:	f8 cf       	rjmp	.-16     	; 0xab6 <__floatsisf+0x1c>
     ac6:	fa f4       	brpl	.+62     	; 0xb06 <__floatsisf+0x6c>
     ac8:	bb 0f       	add	r27, r27
     aca:	11 f4       	brne	.+4      	; 0xad0 <__floatsisf+0x36>
     acc:	60 ff       	sbrs	r22, 0
     ace:	1b c0       	rjmp	.+54     	; 0xb06 <__floatsisf+0x6c>
     ad0:	6f 5f       	subi	r22, 0xFF	; 255
     ad2:	7f 4f       	sbci	r23, 0xFF	; 255
     ad4:	8f 4f       	sbci	r24, 0xFF	; 255
     ad6:	9f 4f       	sbci	r25, 0xFF	; 255
     ad8:	16 c0       	rjmp	.+44     	; 0xb06 <__floatsisf+0x6c>
     ada:	88 23       	and	r24, r24
     adc:	11 f0       	breq	.+4      	; 0xae2 <__floatsisf+0x48>
     ade:	96 e9       	ldi	r25, 0x96	; 150
     ae0:	11 c0       	rjmp	.+34     	; 0xb04 <__floatsisf+0x6a>
     ae2:	77 23       	and	r23, r23
     ae4:	21 f0       	breq	.+8      	; 0xaee <__floatsisf+0x54>
     ae6:	9e e8       	ldi	r25, 0x8E	; 142
     ae8:	87 2f       	mov	r24, r23
     aea:	76 2f       	mov	r23, r22
     aec:	05 c0       	rjmp	.+10     	; 0xaf8 <__floatsisf+0x5e>
     aee:	66 23       	and	r22, r22
     af0:	71 f0       	breq	.+28     	; 0xb0e <__floatsisf+0x74>
     af2:	96 e8       	ldi	r25, 0x86	; 134
     af4:	86 2f       	mov	r24, r22
     af6:	70 e0       	ldi	r23, 0x00	; 0
     af8:	60 e0       	ldi	r22, 0x00	; 0
     afa:	2a f0       	brmi	.+10     	; 0xb06 <__floatsisf+0x6c>
     afc:	9a 95       	dec	r25
     afe:	66 0f       	add	r22, r22
     b00:	77 1f       	adc	r23, r23
     b02:	88 1f       	adc	r24, r24
     b04:	da f7       	brpl	.-10     	; 0xafc <__floatsisf+0x62>
     b06:	88 0f       	add	r24, r24
     b08:	96 95       	lsr	r25
     b0a:	87 95       	ror	r24
     b0c:	97 f9       	bld	r25, 7
     b0e:	08 95       	ret

00000b10 <__fp_cmp>:
     b10:	99 0f       	add	r25, r25
     b12:	00 08       	sbc	r0, r0
     b14:	55 0f       	add	r21, r21
     b16:	aa 0b       	sbc	r26, r26
     b18:	e0 e8       	ldi	r30, 0x80	; 128
     b1a:	fe ef       	ldi	r31, 0xFE	; 254
     b1c:	16 16       	cp	r1, r22
     b1e:	17 06       	cpc	r1, r23
     b20:	e8 07       	cpc	r30, r24
     b22:	f9 07       	cpc	r31, r25
     b24:	c0 f0       	brcs	.+48     	; 0xb56 <__fp_cmp+0x46>
     b26:	12 16       	cp	r1, r18
     b28:	13 06       	cpc	r1, r19
     b2a:	e4 07       	cpc	r30, r20
     b2c:	f5 07       	cpc	r31, r21
     b2e:	98 f0       	brcs	.+38     	; 0xb56 <__fp_cmp+0x46>
     b30:	62 1b       	sub	r22, r18
     b32:	73 0b       	sbc	r23, r19
     b34:	84 0b       	sbc	r24, r20
     b36:	95 0b       	sbc	r25, r21
     b38:	39 f4       	brne	.+14     	; 0xb48 <__fp_cmp+0x38>
     b3a:	0a 26       	eor	r0, r26
     b3c:	61 f0       	breq	.+24     	; 0xb56 <__fp_cmp+0x46>
     b3e:	23 2b       	or	r18, r19
     b40:	24 2b       	or	r18, r20
     b42:	25 2b       	or	r18, r21
     b44:	21 f4       	brne	.+8      	; 0xb4e <__fp_cmp+0x3e>
     b46:	08 95       	ret
     b48:	0a 26       	eor	r0, r26
     b4a:	09 f4       	brne	.+2      	; 0xb4e <__fp_cmp+0x3e>
     b4c:	a1 40       	sbci	r26, 0x01	; 1
     b4e:	a6 95       	lsr	r26
     b50:	8f ef       	ldi	r24, 0xFF	; 255
     b52:	81 1d       	adc	r24, r1
     b54:	81 1d       	adc	r24, r1
     b56:	08 95       	ret

00000b58 <__fp_inf>:
     b58:	97 f9       	bld	r25, 7
     b5a:	9f 67       	ori	r25, 0x7F	; 127
     b5c:	80 e8       	ldi	r24, 0x80	; 128
     b5e:	70 e0       	ldi	r23, 0x00	; 0
     b60:	60 e0       	ldi	r22, 0x00	; 0
     b62:	08 95       	ret

00000b64 <__fp_nan>:
     b64:	9f ef       	ldi	r25, 0xFF	; 255
     b66:	80 ec       	ldi	r24, 0xC0	; 192
     b68:	08 95       	ret

00000b6a <__fp_pscA>:
     b6a:	00 24       	eor	r0, r0
     b6c:	0a 94       	dec	r0
     b6e:	16 16       	cp	r1, r22
     b70:	17 06       	cpc	r1, r23
     b72:	18 06       	cpc	r1, r24
     b74:	09 06       	cpc	r0, r25
     b76:	08 95       	ret

00000b78 <__fp_pscB>:
     b78:	00 24       	eor	r0, r0
     b7a:	0a 94       	dec	r0
     b7c:	12 16       	cp	r1, r18
     b7e:	13 06       	cpc	r1, r19
     b80:	14 06       	cpc	r1, r20
     b82:	05 06       	cpc	r0, r21
     b84:	08 95       	ret

00000b86 <__fp_round>:
     b86:	09 2e       	mov	r0, r25
     b88:	03 94       	inc	r0
     b8a:	00 0c       	add	r0, r0
     b8c:	11 f4       	brne	.+4      	; 0xb92 <__fp_round+0xc>
     b8e:	88 23       	and	r24, r24
     b90:	52 f0       	brmi	.+20     	; 0xba6 <__fp_round+0x20>
     b92:	bb 0f       	add	r27, r27
     b94:	40 f4       	brcc	.+16     	; 0xba6 <__fp_round+0x20>
     b96:	bf 2b       	or	r27, r31
     b98:	11 f4       	brne	.+4      	; 0xb9e <__fp_round+0x18>
     b9a:	60 ff       	sbrs	r22, 0
     b9c:	04 c0       	rjmp	.+8      	; 0xba6 <__fp_round+0x20>
     b9e:	6f 5f       	subi	r22, 0xFF	; 255
     ba0:	7f 4f       	sbci	r23, 0xFF	; 255
     ba2:	8f 4f       	sbci	r24, 0xFF	; 255
     ba4:	9f 4f       	sbci	r25, 0xFF	; 255
     ba6:	08 95       	ret

00000ba8 <__fp_split3>:
     ba8:	57 fd       	sbrc	r21, 7
     baa:	90 58       	subi	r25, 0x80	; 128
     bac:	44 0f       	add	r20, r20
     bae:	55 1f       	adc	r21, r21
     bb0:	59 f0       	breq	.+22     	; 0xbc8 <__fp_splitA+0x10>
     bb2:	5f 3f       	cpi	r21, 0xFF	; 255
     bb4:	71 f0       	breq	.+28     	; 0xbd2 <__fp_splitA+0x1a>
     bb6:	47 95       	ror	r20

00000bb8 <__fp_splitA>:
     bb8:	88 0f       	add	r24, r24
     bba:	97 fb       	bst	r25, 7
     bbc:	99 1f       	adc	r25, r25
     bbe:	61 f0       	breq	.+24     	; 0xbd8 <__fp_splitA+0x20>
     bc0:	9f 3f       	cpi	r25, 0xFF	; 255
     bc2:	79 f0       	breq	.+30     	; 0xbe2 <__fp_splitA+0x2a>
     bc4:	87 95       	ror	r24
     bc6:	08 95       	ret
     bc8:	12 16       	cp	r1, r18
     bca:	13 06       	cpc	r1, r19
     bcc:	14 06       	cpc	r1, r20
     bce:	55 1f       	adc	r21, r21
     bd0:	f2 cf       	rjmp	.-28     	; 0xbb6 <__fp_split3+0xe>
     bd2:	46 95       	lsr	r20
     bd4:	f1 df       	rcall	.-30     	; 0xbb8 <__fp_splitA>
     bd6:	08 c0       	rjmp	.+16     	; 0xbe8 <__fp_splitA+0x30>
     bd8:	16 16       	cp	r1, r22
     bda:	17 06       	cpc	r1, r23
     bdc:	18 06       	cpc	r1, r24
     bde:	99 1f       	adc	r25, r25
     be0:	f1 cf       	rjmp	.-30     	; 0xbc4 <__fp_splitA+0xc>
     be2:	86 95       	lsr	r24
     be4:	71 05       	cpc	r23, r1
     be6:	61 05       	cpc	r22, r1
     be8:	08 94       	sec
     bea:	08 95       	ret

00000bec <__fp_zero>:
     bec:	e8 94       	clt

00000bee <__fp_szero>:
     bee:	bb 27       	eor	r27, r27
     bf0:	66 27       	eor	r22, r22
     bf2:	77 27       	eor	r23, r23
     bf4:	cb 01       	movw	r24, r22
     bf6:	97 f9       	bld	r25, 7
     bf8:	08 95       	ret

00000bfa <__gesf2>:
     bfa:	8a df       	rcall	.-236    	; 0xb10 <__fp_cmp>
     bfc:	08 f4       	brcc	.+2      	; 0xc00 <__gesf2+0x6>
     bfe:	8f ef       	ldi	r24, 0xFF	; 255
     c00:	08 95       	ret

00000c02 <__mulsf3>:
     c02:	0b d0       	rcall	.+22     	; 0xc1a <__mulsf3x>
     c04:	c0 cf       	rjmp	.-128    	; 0xb86 <__fp_round>
     c06:	b1 df       	rcall	.-158    	; 0xb6a <__fp_pscA>
     c08:	28 f0       	brcs	.+10     	; 0xc14 <__mulsf3+0x12>
     c0a:	b6 df       	rcall	.-148    	; 0xb78 <__fp_pscB>
     c0c:	18 f0       	brcs	.+6      	; 0xc14 <__mulsf3+0x12>
     c0e:	95 23       	and	r25, r21
     c10:	09 f0       	breq	.+2      	; 0xc14 <__mulsf3+0x12>
     c12:	a2 cf       	rjmp	.-188    	; 0xb58 <__fp_inf>
     c14:	a7 cf       	rjmp	.-178    	; 0xb64 <__fp_nan>
     c16:	11 24       	eor	r1, r1
     c18:	ea cf       	rjmp	.-44     	; 0xbee <__fp_szero>

00000c1a <__mulsf3x>:
     c1a:	c6 df       	rcall	.-116    	; 0xba8 <__fp_split3>
     c1c:	a0 f3       	brcs	.-24     	; 0xc06 <__mulsf3+0x4>

00000c1e <__mulsf3_pse>:
     c1e:	95 9f       	mul	r25, r21
     c20:	d1 f3       	breq	.-12     	; 0xc16 <__mulsf3+0x14>
     c22:	95 0f       	add	r25, r21
     c24:	50 e0       	ldi	r21, 0x00	; 0
     c26:	55 1f       	adc	r21, r21
     c28:	62 9f       	mul	r22, r18
     c2a:	f0 01       	movw	r30, r0
     c2c:	72 9f       	mul	r23, r18
     c2e:	bb 27       	eor	r27, r27
     c30:	f0 0d       	add	r31, r0
     c32:	b1 1d       	adc	r27, r1
     c34:	63 9f       	mul	r22, r19
     c36:	aa 27       	eor	r26, r26
     c38:	f0 0d       	add	r31, r0
     c3a:	b1 1d       	adc	r27, r1
     c3c:	aa 1f       	adc	r26, r26
     c3e:	64 9f       	mul	r22, r20
     c40:	66 27       	eor	r22, r22
     c42:	b0 0d       	add	r27, r0
     c44:	a1 1d       	adc	r26, r1
     c46:	66 1f       	adc	r22, r22
     c48:	82 9f       	mul	r24, r18
     c4a:	22 27       	eor	r18, r18
     c4c:	b0 0d       	add	r27, r0
     c4e:	a1 1d       	adc	r26, r1
     c50:	62 1f       	adc	r22, r18
     c52:	73 9f       	mul	r23, r19
     c54:	b0 0d       	add	r27, r0
     c56:	a1 1d       	adc	r26, r1
     c58:	62 1f       	adc	r22, r18
     c5a:	83 9f       	mul	r24, r19
     c5c:	a0 0d       	add	r26, r0
     c5e:	61 1d       	adc	r22, r1
     c60:	22 1f       	adc	r18, r18
     c62:	74 9f       	mul	r23, r20
     c64:	33 27       	eor	r19, r19
     c66:	a0 0d       	add	r26, r0
     c68:	61 1d       	adc	r22, r1
     c6a:	23 1f       	adc	r18, r19
     c6c:	84 9f       	mul	r24, r20
     c6e:	60 0d       	add	r22, r0
     c70:	21 1d       	adc	r18, r1
     c72:	82 2f       	mov	r24, r18
     c74:	76 2f       	mov	r23, r22
     c76:	6a 2f       	mov	r22, r26
     c78:	11 24       	eor	r1, r1
     c7a:	9f 57       	subi	r25, 0x7F	; 127
     c7c:	50 40       	sbci	r21, 0x00	; 0
     c7e:	8a f0       	brmi	.+34     	; 0xca2 <__mulsf3_pse+0x84>
     c80:	e1 f0       	breq	.+56     	; 0xcba <__mulsf3_pse+0x9c>
     c82:	88 23       	and	r24, r24
     c84:	4a f0       	brmi	.+18     	; 0xc98 <__mulsf3_pse+0x7a>
     c86:	ee 0f       	add	r30, r30
     c88:	ff 1f       	adc	r31, r31
     c8a:	bb 1f       	adc	r27, r27
     c8c:	66 1f       	adc	r22, r22
     c8e:	77 1f       	adc	r23, r23
     c90:	88 1f       	adc	r24, r24
     c92:	91 50       	subi	r25, 0x01	; 1
     c94:	50 40       	sbci	r21, 0x00	; 0
     c96:	a9 f7       	brne	.-22     	; 0xc82 <__mulsf3_pse+0x64>
     c98:	9e 3f       	cpi	r25, 0xFE	; 254
     c9a:	51 05       	cpc	r21, r1
     c9c:	70 f0       	brcs	.+28     	; 0xcba <__mulsf3_pse+0x9c>
     c9e:	5c cf       	rjmp	.-328    	; 0xb58 <__fp_inf>
     ca0:	a6 cf       	rjmp	.-180    	; 0xbee <__fp_szero>
     ca2:	5f 3f       	cpi	r21, 0xFF	; 255
     ca4:	ec f3       	brlt	.-6      	; 0xca0 <__mulsf3_pse+0x82>
     ca6:	98 3e       	cpi	r25, 0xE8	; 232
     ca8:	dc f3       	brlt	.-10     	; 0xca0 <__mulsf3_pse+0x82>
     caa:	86 95       	lsr	r24
     cac:	77 95       	ror	r23
     cae:	67 95       	ror	r22
     cb0:	b7 95       	ror	r27
     cb2:	f7 95       	ror	r31
     cb4:	e7 95       	ror	r30
     cb6:	9f 5f       	subi	r25, 0xFF	; 255
     cb8:	c1 f7       	brne	.-16     	; 0xcaa <__mulsf3_pse+0x8c>
     cba:	fe 2b       	or	r31, r30
     cbc:	88 0f       	add	r24, r24
     cbe:	91 1d       	adc	r25, r1
     cc0:	96 95       	lsr	r25
     cc2:	87 95       	ror	r24
     cc4:	97 f9       	bld	r25, 7
     cc6:	08 95       	ret

00000cc8 <__tablejump2__>:
     cc8:	ee 0f       	add	r30, r30
     cca:	ff 1f       	adc	r31, r31

00000ccc <__tablejump__>:
     ccc:	05 90       	lpm	r0, Z+
     cce:	f4 91       	lpm	r31, Z
     cd0:	e0 2d       	mov	r30, r0
     cd2:	19 94       	eijmp

00000cd4 <fdevopen>:
     cd4:	0f 93       	push	r16
     cd6:	1f 93       	push	r17
     cd8:	cf 93       	push	r28
     cda:	df 93       	push	r29
     cdc:	ec 01       	movw	r28, r24
     cde:	8b 01       	movw	r16, r22
     ce0:	00 97       	sbiw	r24, 0x00	; 0
     ce2:	31 f4       	brne	.+12     	; 0xcf0 <fdevopen+0x1c>
     ce4:	61 15       	cp	r22, r1
     ce6:	71 05       	cpc	r23, r1
     ce8:	19 f4       	brne	.+6      	; 0xcf0 <fdevopen+0x1c>
     cea:	80 e0       	ldi	r24, 0x00	; 0
     cec:	90 e0       	ldi	r25, 0x00	; 0
     cee:	37 c0       	rjmp	.+110    	; 0xd5e <fdevopen+0x8a>
     cf0:	6e e0       	ldi	r22, 0x0E	; 14
     cf2:	70 e0       	ldi	r23, 0x00	; 0
     cf4:	81 e0       	ldi	r24, 0x01	; 1
     cf6:	90 e0       	ldi	r25, 0x00	; 0
     cf8:	63 d2       	rcall	.+1222   	; 0x11c0 <calloc>
     cfa:	fc 01       	movw	r30, r24
     cfc:	00 97       	sbiw	r24, 0x00	; 0
     cfe:	a9 f3       	breq	.-22     	; 0xcea <fdevopen+0x16>
     d00:	80 e8       	ldi	r24, 0x80	; 128
     d02:	83 83       	std	Z+3, r24	; 0x03
     d04:	01 15       	cp	r16, r1
     d06:	11 05       	cpc	r17, r1
     d08:	71 f0       	breq	.+28     	; 0xd26 <fdevopen+0x52>
     d0a:	13 87       	std	Z+11, r17	; 0x0b
     d0c:	02 87       	std	Z+10, r16	; 0x0a
     d0e:	81 e8       	ldi	r24, 0x81	; 129
     d10:	83 83       	std	Z+3, r24	; 0x03
     d12:	80 91 82 02 	lds	r24, 0x0282
     d16:	90 91 83 02 	lds	r25, 0x0283
     d1a:	89 2b       	or	r24, r25
     d1c:	21 f4       	brne	.+8      	; 0xd26 <fdevopen+0x52>
     d1e:	f0 93 83 02 	sts	0x0283, r31
     d22:	e0 93 82 02 	sts	0x0282, r30
     d26:	20 97       	sbiw	r28, 0x00	; 0
     d28:	c9 f0       	breq	.+50     	; 0xd5c <fdevopen+0x88>
     d2a:	d1 87       	std	Z+9, r29	; 0x09
     d2c:	c0 87       	std	Z+8, r28	; 0x08
     d2e:	83 81       	ldd	r24, Z+3	; 0x03
     d30:	82 60       	ori	r24, 0x02	; 2
     d32:	83 83       	std	Z+3, r24	; 0x03
     d34:	80 91 84 02 	lds	r24, 0x0284
     d38:	90 91 85 02 	lds	r25, 0x0285
     d3c:	89 2b       	or	r24, r25
     d3e:	71 f4       	brne	.+28     	; 0xd5c <fdevopen+0x88>
     d40:	f0 93 85 02 	sts	0x0285, r31
     d44:	e0 93 84 02 	sts	0x0284, r30
     d48:	80 91 86 02 	lds	r24, 0x0286
     d4c:	90 91 87 02 	lds	r25, 0x0287
     d50:	89 2b       	or	r24, r25
     d52:	21 f4       	brne	.+8      	; 0xd5c <fdevopen+0x88>
     d54:	f0 93 87 02 	sts	0x0287, r31
     d58:	e0 93 86 02 	sts	0x0286, r30
     d5c:	cf 01       	movw	r24, r30
     d5e:	df 91       	pop	r29
     d60:	cf 91       	pop	r28
     d62:	1f 91       	pop	r17
     d64:	0f 91       	pop	r16
     d66:	08 95       	ret

00000d68 <printf>:
     d68:	cf 93       	push	r28
     d6a:	df 93       	push	r29
     d6c:	cd b7       	in	r28, 0x3d	; 61
     d6e:	de b7       	in	r29, 0x3e	; 62
     d70:	fe 01       	movw	r30, r28
     d72:	36 96       	adiw	r30, 0x06	; 6
     d74:	61 91       	ld	r22, Z+
     d76:	71 91       	ld	r23, Z+
     d78:	af 01       	movw	r20, r30
     d7a:	80 91 84 02 	lds	r24, 0x0284
     d7e:	90 91 85 02 	lds	r25, 0x0285
     d82:	30 d0       	rcall	.+96     	; 0xde4 <vfprintf>
     d84:	df 91       	pop	r29
     d86:	cf 91       	pop	r28
     d88:	08 95       	ret

00000d8a <puts>:
     d8a:	0f 93       	push	r16
     d8c:	1f 93       	push	r17
     d8e:	cf 93       	push	r28
     d90:	df 93       	push	r29
     d92:	e0 91 84 02 	lds	r30, 0x0284
     d96:	f0 91 85 02 	lds	r31, 0x0285
     d9a:	23 81       	ldd	r18, Z+3	; 0x03
     d9c:	21 ff       	sbrs	r18, 1
     d9e:	1b c0       	rjmp	.+54     	; 0xdd6 <puts+0x4c>
     da0:	ec 01       	movw	r28, r24
     da2:	00 e0       	ldi	r16, 0x00	; 0
     da4:	10 e0       	ldi	r17, 0x00	; 0
     da6:	89 91       	ld	r24, Y+
     da8:	60 91 84 02 	lds	r22, 0x0284
     dac:	70 91 85 02 	lds	r23, 0x0285
     db0:	db 01       	movw	r26, r22
     db2:	18 96       	adiw	r26, 0x08	; 8
     db4:	ed 91       	ld	r30, X+
     db6:	fc 91       	ld	r31, X
     db8:	19 97       	sbiw	r26, 0x09	; 9
     dba:	88 23       	and	r24, r24
     dbc:	31 f0       	breq	.+12     	; 0xdca <puts+0x40>
     dbe:	19 95       	eicall
     dc0:	89 2b       	or	r24, r25
     dc2:	89 f3       	breq	.-30     	; 0xda6 <puts+0x1c>
     dc4:	0f ef       	ldi	r16, 0xFF	; 255
     dc6:	1f ef       	ldi	r17, 0xFF	; 255
     dc8:	ee cf       	rjmp	.-36     	; 0xda6 <puts+0x1c>
     dca:	8a e0       	ldi	r24, 0x0A	; 10
     dcc:	19 95       	eicall
     dce:	89 2b       	or	r24, r25
     dd0:	11 f4       	brne	.+4      	; 0xdd6 <puts+0x4c>
     dd2:	c8 01       	movw	r24, r16
     dd4:	02 c0       	rjmp	.+4      	; 0xdda <puts+0x50>
     dd6:	8f ef       	ldi	r24, 0xFF	; 255
     dd8:	9f ef       	ldi	r25, 0xFF	; 255
     dda:	df 91       	pop	r29
     ddc:	cf 91       	pop	r28
     dde:	1f 91       	pop	r17
     de0:	0f 91       	pop	r16
     de2:	08 95       	ret

00000de4 <vfprintf>:
     de4:	2f 92       	push	r2
     de6:	3f 92       	push	r3
     de8:	4f 92       	push	r4
     dea:	5f 92       	push	r5
     dec:	6f 92       	push	r6
     dee:	7f 92       	push	r7
     df0:	8f 92       	push	r8
     df2:	9f 92       	push	r9
     df4:	af 92       	push	r10
     df6:	bf 92       	push	r11
     df8:	cf 92       	push	r12
     dfa:	df 92       	push	r13
     dfc:	ef 92       	push	r14
     dfe:	ff 92       	push	r15
     e00:	0f 93       	push	r16
     e02:	1f 93       	push	r17
     e04:	cf 93       	push	r28
     e06:	df 93       	push	r29
     e08:	cd b7       	in	r28, 0x3d	; 61
     e0a:	de b7       	in	r29, 0x3e	; 62
     e0c:	2c 97       	sbiw	r28, 0x0c	; 12
     e0e:	0f b6       	in	r0, 0x3f	; 63
     e10:	f8 94       	cli
     e12:	de bf       	out	0x3e, r29	; 62
     e14:	0f be       	out	0x3f, r0	; 63
     e16:	cd bf       	out	0x3d, r28	; 61
     e18:	7c 01       	movw	r14, r24
     e1a:	6b 01       	movw	r12, r22
     e1c:	8a 01       	movw	r16, r20
     e1e:	fc 01       	movw	r30, r24
     e20:	17 82       	std	Z+7, r1	; 0x07
     e22:	16 82       	std	Z+6, r1	; 0x06
     e24:	83 81       	ldd	r24, Z+3	; 0x03
     e26:	81 ff       	sbrs	r24, 1
     e28:	b0 c1       	rjmp	.+864    	; 0x118a <vfprintf+0x3a6>
     e2a:	ce 01       	movw	r24, r28
     e2c:	01 96       	adiw	r24, 0x01	; 1
     e2e:	4c 01       	movw	r8, r24
     e30:	f7 01       	movw	r30, r14
     e32:	93 81       	ldd	r25, Z+3	; 0x03
     e34:	f6 01       	movw	r30, r12
     e36:	93 fd       	sbrc	r25, 3
     e38:	85 91       	lpm	r24, Z+
     e3a:	93 ff       	sbrs	r25, 3
     e3c:	81 91       	ld	r24, Z+
     e3e:	6f 01       	movw	r12, r30
     e40:	88 23       	and	r24, r24
     e42:	09 f4       	brne	.+2      	; 0xe46 <vfprintf+0x62>
     e44:	9e c1       	rjmp	.+828    	; 0x1182 <vfprintf+0x39e>
     e46:	85 32       	cpi	r24, 0x25	; 37
     e48:	39 f4       	brne	.+14     	; 0xe58 <vfprintf+0x74>
     e4a:	93 fd       	sbrc	r25, 3
     e4c:	85 91       	lpm	r24, Z+
     e4e:	93 ff       	sbrs	r25, 3
     e50:	81 91       	ld	r24, Z+
     e52:	6f 01       	movw	r12, r30
     e54:	85 32       	cpi	r24, 0x25	; 37
     e56:	21 f4       	brne	.+8      	; 0xe60 <vfprintf+0x7c>
     e58:	b7 01       	movw	r22, r14
     e5a:	90 e0       	ldi	r25, 0x00	; 0
     e5c:	0f d3       	rcall	.+1566   	; 0x147c <fputc>
     e5e:	e8 cf       	rjmp	.-48     	; 0xe30 <vfprintf+0x4c>
     e60:	51 2c       	mov	r5, r1
     e62:	31 2c       	mov	r3, r1
     e64:	20 e0       	ldi	r18, 0x00	; 0
     e66:	20 32       	cpi	r18, 0x20	; 32
     e68:	a0 f4       	brcc	.+40     	; 0xe92 <vfprintf+0xae>
     e6a:	8b 32       	cpi	r24, 0x2B	; 43
     e6c:	69 f0       	breq	.+26     	; 0xe88 <vfprintf+0xa4>
     e6e:	30 f4       	brcc	.+12     	; 0xe7c <vfprintf+0x98>
     e70:	80 32       	cpi	r24, 0x20	; 32
     e72:	59 f0       	breq	.+22     	; 0xe8a <vfprintf+0xa6>
     e74:	83 32       	cpi	r24, 0x23	; 35
     e76:	69 f4       	brne	.+26     	; 0xe92 <vfprintf+0xae>
     e78:	20 61       	ori	r18, 0x10	; 16
     e7a:	2c c0       	rjmp	.+88     	; 0xed4 <vfprintf+0xf0>
     e7c:	8d 32       	cpi	r24, 0x2D	; 45
     e7e:	39 f0       	breq	.+14     	; 0xe8e <vfprintf+0xaa>
     e80:	80 33       	cpi	r24, 0x30	; 48
     e82:	39 f4       	brne	.+14     	; 0xe92 <vfprintf+0xae>
     e84:	21 60       	ori	r18, 0x01	; 1
     e86:	26 c0       	rjmp	.+76     	; 0xed4 <vfprintf+0xf0>
     e88:	22 60       	ori	r18, 0x02	; 2
     e8a:	24 60       	ori	r18, 0x04	; 4
     e8c:	23 c0       	rjmp	.+70     	; 0xed4 <vfprintf+0xf0>
     e8e:	28 60       	ori	r18, 0x08	; 8
     e90:	21 c0       	rjmp	.+66     	; 0xed4 <vfprintf+0xf0>
     e92:	27 fd       	sbrc	r18, 7
     e94:	27 c0       	rjmp	.+78     	; 0xee4 <vfprintf+0x100>
     e96:	30 ed       	ldi	r19, 0xD0	; 208
     e98:	38 0f       	add	r19, r24
     e9a:	3a 30       	cpi	r19, 0x0A	; 10
     e9c:	78 f4       	brcc	.+30     	; 0xebc <vfprintf+0xd8>
     e9e:	26 ff       	sbrs	r18, 6
     ea0:	06 c0       	rjmp	.+12     	; 0xeae <vfprintf+0xca>
     ea2:	fa e0       	ldi	r31, 0x0A	; 10
     ea4:	5f 9e       	mul	r5, r31
     ea6:	30 0d       	add	r19, r0
     ea8:	11 24       	eor	r1, r1
     eaa:	53 2e       	mov	r5, r19
     eac:	13 c0       	rjmp	.+38     	; 0xed4 <vfprintf+0xf0>
     eae:	8a e0       	ldi	r24, 0x0A	; 10
     eb0:	38 9e       	mul	r3, r24
     eb2:	30 0d       	add	r19, r0
     eb4:	11 24       	eor	r1, r1
     eb6:	33 2e       	mov	r3, r19
     eb8:	20 62       	ori	r18, 0x20	; 32
     eba:	0c c0       	rjmp	.+24     	; 0xed4 <vfprintf+0xf0>
     ebc:	8e 32       	cpi	r24, 0x2E	; 46
     ebe:	21 f4       	brne	.+8      	; 0xec8 <vfprintf+0xe4>
     ec0:	26 fd       	sbrc	r18, 6
     ec2:	5f c1       	rjmp	.+702    	; 0x1182 <vfprintf+0x39e>
     ec4:	20 64       	ori	r18, 0x40	; 64
     ec6:	06 c0       	rjmp	.+12     	; 0xed4 <vfprintf+0xf0>
     ec8:	8c 36       	cpi	r24, 0x6C	; 108
     eca:	11 f4       	brne	.+4      	; 0xed0 <vfprintf+0xec>
     ecc:	20 68       	ori	r18, 0x80	; 128
     ece:	02 c0       	rjmp	.+4      	; 0xed4 <vfprintf+0xf0>
     ed0:	88 36       	cpi	r24, 0x68	; 104
     ed2:	41 f4       	brne	.+16     	; 0xee4 <vfprintf+0x100>
     ed4:	f6 01       	movw	r30, r12
     ed6:	93 fd       	sbrc	r25, 3
     ed8:	85 91       	lpm	r24, Z+
     eda:	93 ff       	sbrs	r25, 3
     edc:	81 91       	ld	r24, Z+
     ede:	6f 01       	movw	r12, r30
     ee0:	81 11       	cpse	r24, r1
     ee2:	c1 cf       	rjmp	.-126    	; 0xe66 <vfprintf+0x82>
     ee4:	98 2f       	mov	r25, r24
     ee6:	9f 7d       	andi	r25, 0xDF	; 223
     ee8:	95 54       	subi	r25, 0x45	; 69
     eea:	93 30       	cpi	r25, 0x03	; 3
     eec:	28 f4       	brcc	.+10     	; 0xef8 <vfprintf+0x114>
     eee:	0c 5f       	subi	r16, 0xFC	; 252
     ef0:	1f 4f       	sbci	r17, 0xFF	; 255
     ef2:	ff e3       	ldi	r31, 0x3F	; 63
     ef4:	f9 83       	std	Y+1, r31	; 0x01
     ef6:	0d c0       	rjmp	.+26     	; 0xf12 <vfprintf+0x12e>
     ef8:	83 36       	cpi	r24, 0x63	; 99
     efa:	31 f0       	breq	.+12     	; 0xf08 <vfprintf+0x124>
     efc:	83 37       	cpi	r24, 0x73	; 115
     efe:	71 f0       	breq	.+28     	; 0xf1c <vfprintf+0x138>
     f00:	83 35       	cpi	r24, 0x53	; 83
     f02:	09 f0       	breq	.+2      	; 0xf06 <vfprintf+0x122>
     f04:	57 c0       	rjmp	.+174    	; 0xfb4 <vfprintf+0x1d0>
     f06:	21 c0       	rjmp	.+66     	; 0xf4a <vfprintf+0x166>
     f08:	f8 01       	movw	r30, r16
     f0a:	80 81       	ld	r24, Z
     f0c:	89 83       	std	Y+1, r24	; 0x01
     f0e:	0e 5f       	subi	r16, 0xFE	; 254
     f10:	1f 4f       	sbci	r17, 0xFF	; 255
     f12:	44 24       	eor	r4, r4
     f14:	43 94       	inc	r4
     f16:	51 2c       	mov	r5, r1
     f18:	54 01       	movw	r10, r8
     f1a:	14 c0       	rjmp	.+40     	; 0xf44 <vfprintf+0x160>
     f1c:	38 01       	movw	r6, r16
     f1e:	f2 e0       	ldi	r31, 0x02	; 2
     f20:	6f 0e       	add	r6, r31
     f22:	71 1c       	adc	r7, r1
     f24:	f8 01       	movw	r30, r16
     f26:	a0 80       	ld	r10, Z
     f28:	b1 80       	ldd	r11, Z+1	; 0x01
     f2a:	26 ff       	sbrs	r18, 6
     f2c:	03 c0       	rjmp	.+6      	; 0xf34 <vfprintf+0x150>
     f2e:	65 2d       	mov	r22, r5
     f30:	70 e0       	ldi	r23, 0x00	; 0
     f32:	02 c0       	rjmp	.+4      	; 0xf38 <vfprintf+0x154>
     f34:	6f ef       	ldi	r22, 0xFF	; 255
     f36:	7f ef       	ldi	r23, 0xFF	; 255
     f38:	c5 01       	movw	r24, r10
     f3a:	2c 87       	std	Y+12, r18	; 0x0c
     f3c:	94 d2       	rcall	.+1320   	; 0x1466 <strnlen>
     f3e:	2c 01       	movw	r4, r24
     f40:	83 01       	movw	r16, r6
     f42:	2c 85       	ldd	r18, Y+12	; 0x0c
     f44:	2f 77       	andi	r18, 0x7F	; 127
     f46:	22 2e       	mov	r2, r18
     f48:	16 c0       	rjmp	.+44     	; 0xf76 <vfprintf+0x192>
     f4a:	38 01       	movw	r6, r16
     f4c:	f2 e0       	ldi	r31, 0x02	; 2
     f4e:	6f 0e       	add	r6, r31
     f50:	71 1c       	adc	r7, r1
     f52:	f8 01       	movw	r30, r16
     f54:	a0 80       	ld	r10, Z
     f56:	b1 80       	ldd	r11, Z+1	; 0x01
     f58:	26 ff       	sbrs	r18, 6
     f5a:	03 c0       	rjmp	.+6      	; 0xf62 <vfprintf+0x17e>
     f5c:	65 2d       	mov	r22, r5
     f5e:	70 e0       	ldi	r23, 0x00	; 0
     f60:	02 c0       	rjmp	.+4      	; 0xf66 <vfprintf+0x182>
     f62:	6f ef       	ldi	r22, 0xFF	; 255
     f64:	7f ef       	ldi	r23, 0xFF	; 255
     f66:	c5 01       	movw	r24, r10
     f68:	2c 87       	std	Y+12, r18	; 0x0c
     f6a:	6b d2       	rcall	.+1238   	; 0x1442 <strnlen_P>
     f6c:	2c 01       	movw	r4, r24
     f6e:	2c 85       	ldd	r18, Y+12	; 0x0c
     f70:	20 68       	ori	r18, 0x80	; 128
     f72:	22 2e       	mov	r2, r18
     f74:	83 01       	movw	r16, r6
     f76:	23 fc       	sbrc	r2, 3
     f78:	19 c0       	rjmp	.+50     	; 0xfac <vfprintf+0x1c8>
     f7a:	83 2d       	mov	r24, r3
     f7c:	90 e0       	ldi	r25, 0x00	; 0
     f7e:	48 16       	cp	r4, r24
     f80:	59 06       	cpc	r5, r25
     f82:	a0 f4       	brcc	.+40     	; 0xfac <vfprintf+0x1c8>
     f84:	b7 01       	movw	r22, r14
     f86:	80 e2       	ldi	r24, 0x20	; 32
     f88:	90 e0       	ldi	r25, 0x00	; 0
     f8a:	78 d2       	rcall	.+1264   	; 0x147c <fputc>
     f8c:	3a 94       	dec	r3
     f8e:	f5 cf       	rjmp	.-22     	; 0xf7a <vfprintf+0x196>
     f90:	f5 01       	movw	r30, r10
     f92:	27 fc       	sbrc	r2, 7
     f94:	85 91       	lpm	r24, Z+
     f96:	27 fe       	sbrs	r2, 7
     f98:	81 91       	ld	r24, Z+
     f9a:	5f 01       	movw	r10, r30
     f9c:	b7 01       	movw	r22, r14
     f9e:	90 e0       	ldi	r25, 0x00	; 0
     fa0:	6d d2       	rcall	.+1242   	; 0x147c <fputc>
     fa2:	31 10       	cpse	r3, r1
     fa4:	3a 94       	dec	r3
     fa6:	f1 e0       	ldi	r31, 0x01	; 1
     fa8:	4f 1a       	sub	r4, r31
     faa:	51 08       	sbc	r5, r1
     fac:	41 14       	cp	r4, r1
     fae:	51 04       	cpc	r5, r1
     fb0:	79 f7       	brne	.-34     	; 0xf90 <vfprintf+0x1ac>
     fb2:	de c0       	rjmp	.+444    	; 0x1170 <vfprintf+0x38c>
     fb4:	84 36       	cpi	r24, 0x64	; 100
     fb6:	11 f0       	breq	.+4      	; 0xfbc <vfprintf+0x1d8>
     fb8:	89 36       	cpi	r24, 0x69	; 105
     fba:	31 f5       	brne	.+76     	; 0x1008 <vfprintf+0x224>
     fbc:	f8 01       	movw	r30, r16
     fbe:	27 ff       	sbrs	r18, 7
     fc0:	07 c0       	rjmp	.+14     	; 0xfd0 <vfprintf+0x1ec>
     fc2:	60 81       	ld	r22, Z
     fc4:	71 81       	ldd	r23, Z+1	; 0x01
     fc6:	82 81       	ldd	r24, Z+2	; 0x02
     fc8:	93 81       	ldd	r25, Z+3	; 0x03
     fca:	0c 5f       	subi	r16, 0xFC	; 252
     fcc:	1f 4f       	sbci	r17, 0xFF	; 255
     fce:	08 c0       	rjmp	.+16     	; 0xfe0 <vfprintf+0x1fc>
     fd0:	60 81       	ld	r22, Z
     fd2:	71 81       	ldd	r23, Z+1	; 0x01
     fd4:	88 27       	eor	r24, r24
     fd6:	77 fd       	sbrc	r23, 7
     fd8:	80 95       	com	r24
     fda:	98 2f       	mov	r25, r24
     fdc:	0e 5f       	subi	r16, 0xFE	; 254
     fde:	1f 4f       	sbci	r17, 0xFF	; 255
     fe0:	2f 76       	andi	r18, 0x6F	; 111
     fe2:	b2 2e       	mov	r11, r18
     fe4:	97 ff       	sbrs	r25, 7
     fe6:	09 c0       	rjmp	.+18     	; 0xffa <vfprintf+0x216>
     fe8:	90 95       	com	r25
     fea:	80 95       	com	r24
     fec:	70 95       	com	r23
     fee:	61 95       	neg	r22
     ff0:	7f 4f       	sbci	r23, 0xFF	; 255
     ff2:	8f 4f       	sbci	r24, 0xFF	; 255
     ff4:	9f 4f       	sbci	r25, 0xFF	; 255
     ff6:	20 68       	ori	r18, 0x80	; 128
     ff8:	b2 2e       	mov	r11, r18
     ffa:	2a e0       	ldi	r18, 0x0A	; 10
     ffc:	30 e0       	ldi	r19, 0x00	; 0
     ffe:	a4 01       	movw	r20, r8
    1000:	6f d2       	rcall	.+1246   	; 0x14e0 <__ultoa_invert>
    1002:	a8 2e       	mov	r10, r24
    1004:	a8 18       	sub	r10, r8
    1006:	43 c0       	rjmp	.+134    	; 0x108e <vfprintf+0x2aa>
    1008:	85 37       	cpi	r24, 0x75	; 117
    100a:	29 f4       	brne	.+10     	; 0x1016 <vfprintf+0x232>
    100c:	2f 7e       	andi	r18, 0xEF	; 239
    100e:	b2 2e       	mov	r11, r18
    1010:	2a e0       	ldi	r18, 0x0A	; 10
    1012:	30 e0       	ldi	r19, 0x00	; 0
    1014:	25 c0       	rjmp	.+74     	; 0x1060 <vfprintf+0x27c>
    1016:	f2 2f       	mov	r31, r18
    1018:	f9 7f       	andi	r31, 0xF9	; 249
    101a:	bf 2e       	mov	r11, r31
    101c:	8f 36       	cpi	r24, 0x6F	; 111
    101e:	c1 f0       	breq	.+48     	; 0x1050 <vfprintf+0x26c>
    1020:	18 f4       	brcc	.+6      	; 0x1028 <vfprintf+0x244>
    1022:	88 35       	cpi	r24, 0x58	; 88
    1024:	79 f0       	breq	.+30     	; 0x1044 <vfprintf+0x260>
    1026:	ad c0       	rjmp	.+346    	; 0x1182 <vfprintf+0x39e>
    1028:	80 37       	cpi	r24, 0x70	; 112
    102a:	19 f0       	breq	.+6      	; 0x1032 <vfprintf+0x24e>
    102c:	88 37       	cpi	r24, 0x78	; 120
    102e:	21 f0       	breq	.+8      	; 0x1038 <vfprintf+0x254>
    1030:	a8 c0       	rjmp	.+336    	; 0x1182 <vfprintf+0x39e>
    1032:	2f 2f       	mov	r18, r31
    1034:	20 61       	ori	r18, 0x10	; 16
    1036:	b2 2e       	mov	r11, r18
    1038:	b4 fe       	sbrs	r11, 4
    103a:	0d c0       	rjmp	.+26     	; 0x1056 <vfprintf+0x272>
    103c:	8b 2d       	mov	r24, r11
    103e:	84 60       	ori	r24, 0x04	; 4
    1040:	b8 2e       	mov	r11, r24
    1042:	09 c0       	rjmp	.+18     	; 0x1056 <vfprintf+0x272>
    1044:	24 ff       	sbrs	r18, 4
    1046:	0a c0       	rjmp	.+20     	; 0x105c <vfprintf+0x278>
    1048:	9f 2f       	mov	r25, r31
    104a:	96 60       	ori	r25, 0x06	; 6
    104c:	b9 2e       	mov	r11, r25
    104e:	06 c0       	rjmp	.+12     	; 0x105c <vfprintf+0x278>
    1050:	28 e0       	ldi	r18, 0x08	; 8
    1052:	30 e0       	ldi	r19, 0x00	; 0
    1054:	05 c0       	rjmp	.+10     	; 0x1060 <vfprintf+0x27c>
    1056:	20 e1       	ldi	r18, 0x10	; 16
    1058:	30 e0       	ldi	r19, 0x00	; 0
    105a:	02 c0       	rjmp	.+4      	; 0x1060 <vfprintf+0x27c>
    105c:	20 e1       	ldi	r18, 0x10	; 16
    105e:	32 e0       	ldi	r19, 0x02	; 2
    1060:	f8 01       	movw	r30, r16
    1062:	b7 fe       	sbrs	r11, 7
    1064:	07 c0       	rjmp	.+14     	; 0x1074 <vfprintf+0x290>
    1066:	60 81       	ld	r22, Z
    1068:	71 81       	ldd	r23, Z+1	; 0x01
    106a:	82 81       	ldd	r24, Z+2	; 0x02
    106c:	93 81       	ldd	r25, Z+3	; 0x03
    106e:	0c 5f       	subi	r16, 0xFC	; 252
    1070:	1f 4f       	sbci	r17, 0xFF	; 255
    1072:	06 c0       	rjmp	.+12     	; 0x1080 <vfprintf+0x29c>
    1074:	60 81       	ld	r22, Z
    1076:	71 81       	ldd	r23, Z+1	; 0x01
    1078:	80 e0       	ldi	r24, 0x00	; 0
    107a:	90 e0       	ldi	r25, 0x00	; 0
    107c:	0e 5f       	subi	r16, 0xFE	; 254
    107e:	1f 4f       	sbci	r17, 0xFF	; 255
    1080:	a4 01       	movw	r20, r8
    1082:	2e d2       	rcall	.+1116   	; 0x14e0 <__ultoa_invert>
    1084:	a8 2e       	mov	r10, r24
    1086:	a8 18       	sub	r10, r8
    1088:	fb 2d       	mov	r31, r11
    108a:	ff 77       	andi	r31, 0x7F	; 127
    108c:	bf 2e       	mov	r11, r31
    108e:	b6 fe       	sbrs	r11, 6
    1090:	0b c0       	rjmp	.+22     	; 0x10a8 <vfprintf+0x2c4>
    1092:	2b 2d       	mov	r18, r11
    1094:	2e 7f       	andi	r18, 0xFE	; 254
    1096:	a5 14       	cp	r10, r5
    1098:	50 f4       	brcc	.+20     	; 0x10ae <vfprintf+0x2ca>
    109a:	b4 fe       	sbrs	r11, 4
    109c:	0a c0       	rjmp	.+20     	; 0x10b2 <vfprintf+0x2ce>
    109e:	b2 fc       	sbrc	r11, 2
    10a0:	08 c0       	rjmp	.+16     	; 0x10b2 <vfprintf+0x2ce>
    10a2:	2b 2d       	mov	r18, r11
    10a4:	2e 7e       	andi	r18, 0xEE	; 238
    10a6:	05 c0       	rjmp	.+10     	; 0x10b2 <vfprintf+0x2ce>
    10a8:	7a 2c       	mov	r7, r10
    10aa:	2b 2d       	mov	r18, r11
    10ac:	03 c0       	rjmp	.+6      	; 0x10b4 <vfprintf+0x2d0>
    10ae:	7a 2c       	mov	r7, r10
    10b0:	01 c0       	rjmp	.+2      	; 0x10b4 <vfprintf+0x2d0>
    10b2:	75 2c       	mov	r7, r5
    10b4:	24 ff       	sbrs	r18, 4
    10b6:	0d c0       	rjmp	.+26     	; 0x10d2 <vfprintf+0x2ee>
    10b8:	fe 01       	movw	r30, r28
    10ba:	ea 0d       	add	r30, r10
    10bc:	f1 1d       	adc	r31, r1
    10be:	80 81       	ld	r24, Z
    10c0:	80 33       	cpi	r24, 0x30	; 48
    10c2:	11 f4       	brne	.+4      	; 0x10c8 <vfprintf+0x2e4>
    10c4:	29 7e       	andi	r18, 0xE9	; 233
    10c6:	09 c0       	rjmp	.+18     	; 0x10da <vfprintf+0x2f6>
    10c8:	22 ff       	sbrs	r18, 2
    10ca:	06 c0       	rjmp	.+12     	; 0x10d8 <vfprintf+0x2f4>
    10cc:	73 94       	inc	r7
    10ce:	73 94       	inc	r7
    10d0:	04 c0       	rjmp	.+8      	; 0x10da <vfprintf+0x2f6>
    10d2:	82 2f       	mov	r24, r18
    10d4:	86 78       	andi	r24, 0x86	; 134
    10d6:	09 f0       	breq	.+2      	; 0x10da <vfprintf+0x2f6>
    10d8:	73 94       	inc	r7
    10da:	23 fd       	sbrc	r18, 3
    10dc:	12 c0       	rjmp	.+36     	; 0x1102 <vfprintf+0x31e>
    10de:	20 ff       	sbrs	r18, 0
    10e0:	06 c0       	rjmp	.+12     	; 0x10ee <vfprintf+0x30a>
    10e2:	5a 2c       	mov	r5, r10
    10e4:	73 14       	cp	r7, r3
    10e6:	18 f4       	brcc	.+6      	; 0x10ee <vfprintf+0x30a>
    10e8:	53 0c       	add	r5, r3
    10ea:	57 18       	sub	r5, r7
    10ec:	73 2c       	mov	r7, r3
    10ee:	73 14       	cp	r7, r3
    10f0:	60 f4       	brcc	.+24     	; 0x110a <vfprintf+0x326>
    10f2:	b7 01       	movw	r22, r14
    10f4:	80 e2       	ldi	r24, 0x20	; 32
    10f6:	90 e0       	ldi	r25, 0x00	; 0
    10f8:	2c 87       	std	Y+12, r18	; 0x0c
    10fa:	c0 d1       	rcall	.+896    	; 0x147c <fputc>
    10fc:	73 94       	inc	r7
    10fe:	2c 85       	ldd	r18, Y+12	; 0x0c
    1100:	f6 cf       	rjmp	.-20     	; 0x10ee <vfprintf+0x30a>
    1102:	73 14       	cp	r7, r3
    1104:	10 f4       	brcc	.+4      	; 0x110a <vfprintf+0x326>
    1106:	37 18       	sub	r3, r7
    1108:	01 c0       	rjmp	.+2      	; 0x110c <vfprintf+0x328>
    110a:	31 2c       	mov	r3, r1
    110c:	24 ff       	sbrs	r18, 4
    110e:	11 c0       	rjmp	.+34     	; 0x1132 <vfprintf+0x34e>
    1110:	b7 01       	movw	r22, r14
    1112:	80 e3       	ldi	r24, 0x30	; 48
    1114:	90 e0       	ldi	r25, 0x00	; 0
    1116:	2c 87       	std	Y+12, r18	; 0x0c
    1118:	b1 d1       	rcall	.+866    	; 0x147c <fputc>
    111a:	2c 85       	ldd	r18, Y+12	; 0x0c
    111c:	22 ff       	sbrs	r18, 2
    111e:	16 c0       	rjmp	.+44     	; 0x114c <vfprintf+0x368>
    1120:	21 ff       	sbrs	r18, 1
    1122:	03 c0       	rjmp	.+6      	; 0x112a <vfprintf+0x346>
    1124:	88 e5       	ldi	r24, 0x58	; 88
    1126:	90 e0       	ldi	r25, 0x00	; 0
    1128:	02 c0       	rjmp	.+4      	; 0x112e <vfprintf+0x34a>
    112a:	88 e7       	ldi	r24, 0x78	; 120
    112c:	90 e0       	ldi	r25, 0x00	; 0
    112e:	b7 01       	movw	r22, r14
    1130:	0c c0       	rjmp	.+24     	; 0x114a <vfprintf+0x366>
    1132:	82 2f       	mov	r24, r18
    1134:	86 78       	andi	r24, 0x86	; 134
    1136:	51 f0       	breq	.+20     	; 0x114c <vfprintf+0x368>
    1138:	21 fd       	sbrc	r18, 1
    113a:	02 c0       	rjmp	.+4      	; 0x1140 <vfprintf+0x35c>
    113c:	80 e2       	ldi	r24, 0x20	; 32
    113e:	01 c0       	rjmp	.+2      	; 0x1142 <vfprintf+0x35e>
    1140:	8b e2       	ldi	r24, 0x2B	; 43
    1142:	27 fd       	sbrc	r18, 7
    1144:	8d e2       	ldi	r24, 0x2D	; 45
    1146:	b7 01       	movw	r22, r14
    1148:	90 e0       	ldi	r25, 0x00	; 0
    114a:	98 d1       	rcall	.+816    	; 0x147c <fputc>
    114c:	a5 14       	cp	r10, r5
    114e:	30 f4       	brcc	.+12     	; 0x115c <vfprintf+0x378>
    1150:	b7 01       	movw	r22, r14
    1152:	80 e3       	ldi	r24, 0x30	; 48
    1154:	90 e0       	ldi	r25, 0x00	; 0
    1156:	92 d1       	rcall	.+804    	; 0x147c <fputc>
    1158:	5a 94       	dec	r5
    115a:	f8 cf       	rjmp	.-16     	; 0x114c <vfprintf+0x368>
    115c:	aa 94       	dec	r10
    115e:	f4 01       	movw	r30, r8
    1160:	ea 0d       	add	r30, r10
    1162:	f1 1d       	adc	r31, r1
    1164:	80 81       	ld	r24, Z
    1166:	b7 01       	movw	r22, r14
    1168:	90 e0       	ldi	r25, 0x00	; 0
    116a:	88 d1       	rcall	.+784    	; 0x147c <fputc>
    116c:	a1 10       	cpse	r10, r1
    116e:	f6 cf       	rjmp	.-20     	; 0x115c <vfprintf+0x378>
    1170:	33 20       	and	r3, r3
    1172:	09 f4       	brne	.+2      	; 0x1176 <vfprintf+0x392>
    1174:	5d ce       	rjmp	.-838    	; 0xe30 <vfprintf+0x4c>
    1176:	b7 01       	movw	r22, r14
    1178:	80 e2       	ldi	r24, 0x20	; 32
    117a:	90 e0       	ldi	r25, 0x00	; 0
    117c:	7f d1       	rcall	.+766    	; 0x147c <fputc>
    117e:	3a 94       	dec	r3
    1180:	f7 cf       	rjmp	.-18     	; 0x1170 <vfprintf+0x38c>
    1182:	f7 01       	movw	r30, r14
    1184:	86 81       	ldd	r24, Z+6	; 0x06
    1186:	97 81       	ldd	r25, Z+7	; 0x07
    1188:	02 c0       	rjmp	.+4      	; 0x118e <vfprintf+0x3aa>
    118a:	8f ef       	ldi	r24, 0xFF	; 255
    118c:	9f ef       	ldi	r25, 0xFF	; 255
    118e:	2c 96       	adiw	r28, 0x0c	; 12
    1190:	0f b6       	in	r0, 0x3f	; 63
    1192:	f8 94       	cli
    1194:	de bf       	out	0x3e, r29	; 62
    1196:	0f be       	out	0x3f, r0	; 63
    1198:	cd bf       	out	0x3d, r28	; 61
    119a:	df 91       	pop	r29
    119c:	cf 91       	pop	r28
    119e:	1f 91       	pop	r17
    11a0:	0f 91       	pop	r16
    11a2:	ff 90       	pop	r15
    11a4:	ef 90       	pop	r14
    11a6:	df 90       	pop	r13
    11a8:	cf 90       	pop	r12
    11aa:	bf 90       	pop	r11
    11ac:	af 90       	pop	r10
    11ae:	9f 90       	pop	r9
    11b0:	8f 90       	pop	r8
    11b2:	7f 90       	pop	r7
    11b4:	6f 90       	pop	r6
    11b6:	5f 90       	pop	r5
    11b8:	4f 90       	pop	r4
    11ba:	3f 90       	pop	r3
    11bc:	2f 90       	pop	r2
    11be:	08 95       	ret

000011c0 <calloc>:
    11c0:	0f 93       	push	r16
    11c2:	1f 93       	push	r17
    11c4:	cf 93       	push	r28
    11c6:	df 93       	push	r29
    11c8:	86 9f       	mul	r24, r22
    11ca:	80 01       	movw	r16, r0
    11cc:	87 9f       	mul	r24, r23
    11ce:	10 0d       	add	r17, r0
    11d0:	96 9f       	mul	r25, r22
    11d2:	10 0d       	add	r17, r0
    11d4:	11 24       	eor	r1, r1
    11d6:	c8 01       	movw	r24, r16
    11d8:	0d d0       	rcall	.+26     	; 0x11f4 <malloc>
    11da:	ec 01       	movw	r28, r24
    11dc:	00 97       	sbiw	r24, 0x00	; 0
    11de:	21 f0       	breq	.+8      	; 0x11e8 <calloc+0x28>
    11e0:	a8 01       	movw	r20, r16
    11e2:	60 e0       	ldi	r22, 0x00	; 0
    11e4:	70 e0       	ldi	r23, 0x00	; 0
    11e6:	38 d1       	rcall	.+624    	; 0x1458 <memset>
    11e8:	ce 01       	movw	r24, r28
    11ea:	df 91       	pop	r29
    11ec:	cf 91       	pop	r28
    11ee:	1f 91       	pop	r17
    11f0:	0f 91       	pop	r16
    11f2:	08 95       	ret

000011f4 <malloc>:
    11f4:	cf 93       	push	r28
    11f6:	df 93       	push	r29
    11f8:	82 30       	cpi	r24, 0x02	; 2
    11fa:	91 05       	cpc	r25, r1
    11fc:	10 f4       	brcc	.+4      	; 0x1202 <malloc+0xe>
    11fe:	82 e0       	ldi	r24, 0x02	; 2
    1200:	90 e0       	ldi	r25, 0x00	; 0
    1202:	e0 91 8a 02 	lds	r30, 0x028A
    1206:	f0 91 8b 02 	lds	r31, 0x028B
    120a:	20 e0       	ldi	r18, 0x00	; 0
    120c:	30 e0       	ldi	r19, 0x00	; 0
    120e:	a0 e0       	ldi	r26, 0x00	; 0
    1210:	b0 e0       	ldi	r27, 0x00	; 0
    1212:	30 97       	sbiw	r30, 0x00	; 0
    1214:	39 f1       	breq	.+78     	; 0x1264 <malloc+0x70>
    1216:	40 81       	ld	r20, Z
    1218:	51 81       	ldd	r21, Z+1	; 0x01
    121a:	48 17       	cp	r20, r24
    121c:	59 07       	cpc	r21, r25
    121e:	b8 f0       	brcs	.+46     	; 0x124e <malloc+0x5a>
    1220:	48 17       	cp	r20, r24
    1222:	59 07       	cpc	r21, r25
    1224:	71 f4       	brne	.+28     	; 0x1242 <malloc+0x4e>
    1226:	82 81       	ldd	r24, Z+2	; 0x02
    1228:	93 81       	ldd	r25, Z+3	; 0x03
    122a:	10 97       	sbiw	r26, 0x00	; 0
    122c:	29 f0       	breq	.+10     	; 0x1238 <malloc+0x44>
    122e:	13 96       	adiw	r26, 0x03	; 3
    1230:	9c 93       	st	X, r25
    1232:	8e 93       	st	-X, r24
    1234:	12 97       	sbiw	r26, 0x02	; 2
    1236:	2c c0       	rjmp	.+88     	; 0x1290 <malloc+0x9c>
    1238:	90 93 8b 02 	sts	0x028B, r25
    123c:	80 93 8a 02 	sts	0x028A, r24
    1240:	27 c0       	rjmp	.+78     	; 0x1290 <malloc+0x9c>
    1242:	21 15       	cp	r18, r1
    1244:	31 05       	cpc	r19, r1
    1246:	31 f0       	breq	.+12     	; 0x1254 <malloc+0x60>
    1248:	42 17       	cp	r20, r18
    124a:	53 07       	cpc	r21, r19
    124c:	18 f0       	brcs	.+6      	; 0x1254 <malloc+0x60>
    124e:	a9 01       	movw	r20, r18
    1250:	db 01       	movw	r26, r22
    1252:	01 c0       	rjmp	.+2      	; 0x1256 <malloc+0x62>
    1254:	ef 01       	movw	r28, r30
    1256:	9a 01       	movw	r18, r20
    1258:	bd 01       	movw	r22, r26
    125a:	df 01       	movw	r26, r30
    125c:	02 80       	ldd	r0, Z+2	; 0x02
    125e:	f3 81       	ldd	r31, Z+3	; 0x03
    1260:	e0 2d       	mov	r30, r0
    1262:	d7 cf       	rjmp	.-82     	; 0x1212 <malloc+0x1e>
    1264:	21 15       	cp	r18, r1
    1266:	31 05       	cpc	r19, r1
    1268:	f9 f0       	breq	.+62     	; 0x12a8 <malloc+0xb4>
    126a:	28 1b       	sub	r18, r24
    126c:	39 0b       	sbc	r19, r25
    126e:	24 30       	cpi	r18, 0x04	; 4
    1270:	31 05       	cpc	r19, r1
    1272:	80 f4       	brcc	.+32     	; 0x1294 <malloc+0xa0>
    1274:	8a 81       	ldd	r24, Y+2	; 0x02
    1276:	9b 81       	ldd	r25, Y+3	; 0x03
    1278:	61 15       	cp	r22, r1
    127a:	71 05       	cpc	r23, r1
    127c:	21 f0       	breq	.+8      	; 0x1286 <malloc+0x92>
    127e:	fb 01       	movw	r30, r22
    1280:	93 83       	std	Z+3, r25	; 0x03
    1282:	82 83       	std	Z+2, r24	; 0x02
    1284:	04 c0       	rjmp	.+8      	; 0x128e <malloc+0x9a>
    1286:	90 93 8b 02 	sts	0x028B, r25
    128a:	80 93 8a 02 	sts	0x028A, r24
    128e:	fe 01       	movw	r30, r28
    1290:	32 96       	adiw	r30, 0x02	; 2
    1292:	44 c0       	rjmp	.+136    	; 0x131c <malloc+0x128>
    1294:	fe 01       	movw	r30, r28
    1296:	e2 0f       	add	r30, r18
    1298:	f3 1f       	adc	r31, r19
    129a:	81 93       	st	Z+, r24
    129c:	91 93       	st	Z+, r25
    129e:	22 50       	subi	r18, 0x02	; 2
    12a0:	31 09       	sbc	r19, r1
    12a2:	39 83       	std	Y+1, r19	; 0x01
    12a4:	28 83       	st	Y, r18
    12a6:	3a c0       	rjmp	.+116    	; 0x131c <malloc+0x128>
    12a8:	20 91 88 02 	lds	r18, 0x0288
    12ac:	30 91 89 02 	lds	r19, 0x0289
    12b0:	23 2b       	or	r18, r19
    12b2:	41 f4       	brne	.+16     	; 0x12c4 <malloc+0xd0>
    12b4:	20 91 02 02 	lds	r18, 0x0202
    12b8:	30 91 03 02 	lds	r19, 0x0203
    12bc:	30 93 89 02 	sts	0x0289, r19
    12c0:	20 93 88 02 	sts	0x0288, r18
    12c4:	20 91 00 02 	lds	r18, 0x0200
    12c8:	30 91 01 02 	lds	r19, 0x0201
    12cc:	21 15       	cp	r18, r1
    12ce:	31 05       	cpc	r19, r1
    12d0:	41 f4       	brne	.+16     	; 0x12e2 <malloc+0xee>
    12d2:	2d b7       	in	r18, 0x3d	; 61
    12d4:	3e b7       	in	r19, 0x3e	; 62
    12d6:	40 91 04 02 	lds	r20, 0x0204
    12da:	50 91 05 02 	lds	r21, 0x0205
    12de:	24 1b       	sub	r18, r20
    12e0:	35 0b       	sbc	r19, r21
    12e2:	e0 91 88 02 	lds	r30, 0x0288
    12e6:	f0 91 89 02 	lds	r31, 0x0289
    12ea:	e2 17       	cp	r30, r18
    12ec:	f3 07       	cpc	r31, r19
    12ee:	a0 f4       	brcc	.+40     	; 0x1318 <malloc+0x124>
    12f0:	2e 1b       	sub	r18, r30
    12f2:	3f 0b       	sbc	r19, r31
    12f4:	28 17       	cp	r18, r24
    12f6:	39 07       	cpc	r19, r25
    12f8:	78 f0       	brcs	.+30     	; 0x1318 <malloc+0x124>
    12fa:	ac 01       	movw	r20, r24
    12fc:	4e 5f       	subi	r20, 0xFE	; 254
    12fe:	5f 4f       	sbci	r21, 0xFF	; 255
    1300:	24 17       	cp	r18, r20
    1302:	35 07       	cpc	r19, r21
    1304:	48 f0       	brcs	.+18     	; 0x1318 <malloc+0x124>
    1306:	4e 0f       	add	r20, r30
    1308:	5f 1f       	adc	r21, r31
    130a:	50 93 89 02 	sts	0x0289, r21
    130e:	40 93 88 02 	sts	0x0288, r20
    1312:	81 93       	st	Z+, r24
    1314:	91 93       	st	Z+, r25
    1316:	02 c0       	rjmp	.+4      	; 0x131c <malloc+0x128>
    1318:	e0 e0       	ldi	r30, 0x00	; 0
    131a:	f0 e0       	ldi	r31, 0x00	; 0
    131c:	cf 01       	movw	r24, r30
    131e:	df 91       	pop	r29
    1320:	cf 91       	pop	r28
    1322:	08 95       	ret

00001324 <free>:
    1324:	cf 93       	push	r28
    1326:	df 93       	push	r29
    1328:	00 97       	sbiw	r24, 0x00	; 0
    132a:	09 f4       	brne	.+2      	; 0x132e <free+0xa>
    132c:	87 c0       	rjmp	.+270    	; 0x143c <free+0x118>
    132e:	fc 01       	movw	r30, r24
    1330:	32 97       	sbiw	r30, 0x02	; 2
    1332:	13 82       	std	Z+3, r1	; 0x03
    1334:	12 82       	std	Z+2, r1	; 0x02
    1336:	c0 91 8a 02 	lds	r28, 0x028A
    133a:	d0 91 8b 02 	lds	r29, 0x028B
    133e:	20 97       	sbiw	r28, 0x00	; 0
    1340:	81 f4       	brne	.+32     	; 0x1362 <free+0x3e>
    1342:	20 81       	ld	r18, Z
    1344:	31 81       	ldd	r19, Z+1	; 0x01
    1346:	28 0f       	add	r18, r24
    1348:	39 1f       	adc	r19, r25
    134a:	80 91 88 02 	lds	r24, 0x0288
    134e:	90 91 89 02 	lds	r25, 0x0289
    1352:	82 17       	cp	r24, r18
    1354:	93 07       	cpc	r25, r19
    1356:	79 f5       	brne	.+94     	; 0x13b6 <free+0x92>
    1358:	f0 93 89 02 	sts	0x0289, r31
    135c:	e0 93 88 02 	sts	0x0288, r30
    1360:	6d c0       	rjmp	.+218    	; 0x143c <free+0x118>
    1362:	de 01       	movw	r26, r28
    1364:	20 e0       	ldi	r18, 0x00	; 0
    1366:	30 e0       	ldi	r19, 0x00	; 0
    1368:	ae 17       	cp	r26, r30
    136a:	bf 07       	cpc	r27, r31
    136c:	50 f4       	brcc	.+20     	; 0x1382 <free+0x5e>
    136e:	12 96       	adiw	r26, 0x02	; 2
    1370:	4d 91       	ld	r20, X+
    1372:	5c 91       	ld	r21, X
    1374:	13 97       	sbiw	r26, 0x03	; 3
    1376:	9d 01       	movw	r18, r26
    1378:	41 15       	cp	r20, r1
    137a:	51 05       	cpc	r21, r1
    137c:	09 f1       	breq	.+66     	; 0x13c0 <free+0x9c>
    137e:	da 01       	movw	r26, r20
    1380:	f3 cf       	rjmp	.-26     	; 0x1368 <free+0x44>
    1382:	b3 83       	std	Z+3, r27	; 0x03
    1384:	a2 83       	std	Z+2, r26	; 0x02
    1386:	40 81       	ld	r20, Z
    1388:	51 81       	ldd	r21, Z+1	; 0x01
    138a:	84 0f       	add	r24, r20
    138c:	95 1f       	adc	r25, r21
    138e:	8a 17       	cp	r24, r26
    1390:	9b 07       	cpc	r25, r27
    1392:	71 f4       	brne	.+28     	; 0x13b0 <free+0x8c>
    1394:	8d 91       	ld	r24, X+
    1396:	9c 91       	ld	r25, X
    1398:	11 97       	sbiw	r26, 0x01	; 1
    139a:	84 0f       	add	r24, r20
    139c:	95 1f       	adc	r25, r21
    139e:	02 96       	adiw	r24, 0x02	; 2
    13a0:	91 83       	std	Z+1, r25	; 0x01
    13a2:	80 83       	st	Z, r24
    13a4:	12 96       	adiw	r26, 0x02	; 2
    13a6:	8d 91       	ld	r24, X+
    13a8:	9c 91       	ld	r25, X
    13aa:	13 97       	sbiw	r26, 0x03	; 3
    13ac:	93 83       	std	Z+3, r25	; 0x03
    13ae:	82 83       	std	Z+2, r24	; 0x02
    13b0:	21 15       	cp	r18, r1
    13b2:	31 05       	cpc	r19, r1
    13b4:	29 f4       	brne	.+10     	; 0x13c0 <free+0x9c>
    13b6:	f0 93 8b 02 	sts	0x028B, r31
    13ba:	e0 93 8a 02 	sts	0x028A, r30
    13be:	3e c0       	rjmp	.+124    	; 0x143c <free+0x118>
    13c0:	d9 01       	movw	r26, r18
    13c2:	13 96       	adiw	r26, 0x03	; 3
    13c4:	fc 93       	st	X, r31
    13c6:	ee 93       	st	-X, r30
    13c8:	12 97       	sbiw	r26, 0x02	; 2
    13ca:	4d 91       	ld	r20, X+
    13cc:	5d 91       	ld	r21, X+
    13ce:	a4 0f       	add	r26, r20
    13d0:	b5 1f       	adc	r27, r21
    13d2:	ea 17       	cp	r30, r26
    13d4:	fb 07       	cpc	r31, r27
    13d6:	79 f4       	brne	.+30     	; 0x13f6 <free+0xd2>
    13d8:	80 81       	ld	r24, Z
    13da:	91 81       	ldd	r25, Z+1	; 0x01
    13dc:	84 0f       	add	r24, r20
    13de:	95 1f       	adc	r25, r21
    13e0:	02 96       	adiw	r24, 0x02	; 2
    13e2:	d9 01       	movw	r26, r18
    13e4:	11 96       	adiw	r26, 0x01	; 1
    13e6:	9c 93       	st	X, r25
    13e8:	8e 93       	st	-X, r24
    13ea:	82 81       	ldd	r24, Z+2	; 0x02
    13ec:	93 81       	ldd	r25, Z+3	; 0x03
    13ee:	13 96       	adiw	r26, 0x03	; 3
    13f0:	9c 93       	st	X, r25
    13f2:	8e 93       	st	-X, r24
    13f4:	12 97       	sbiw	r26, 0x02	; 2
    13f6:	e0 e0       	ldi	r30, 0x00	; 0
    13f8:	f0 e0       	ldi	r31, 0x00	; 0
    13fa:	8a 81       	ldd	r24, Y+2	; 0x02
    13fc:	9b 81       	ldd	r25, Y+3	; 0x03
    13fe:	00 97       	sbiw	r24, 0x00	; 0
    1400:	19 f0       	breq	.+6      	; 0x1408 <free+0xe4>
    1402:	fe 01       	movw	r30, r28
    1404:	ec 01       	movw	r28, r24
    1406:	f9 cf       	rjmp	.-14     	; 0x13fa <free+0xd6>
    1408:	ce 01       	movw	r24, r28
    140a:	02 96       	adiw	r24, 0x02	; 2
    140c:	28 81       	ld	r18, Y
    140e:	39 81       	ldd	r19, Y+1	; 0x01
    1410:	82 0f       	add	r24, r18
    1412:	93 1f       	adc	r25, r19
    1414:	20 91 88 02 	lds	r18, 0x0288
    1418:	30 91 89 02 	lds	r19, 0x0289
    141c:	28 17       	cp	r18, r24
    141e:	39 07       	cpc	r19, r25
    1420:	69 f4       	brne	.+26     	; 0x143c <free+0x118>
    1422:	30 97       	sbiw	r30, 0x00	; 0
    1424:	29 f4       	brne	.+10     	; 0x1430 <free+0x10c>
    1426:	10 92 8b 02 	sts	0x028B, r1
    142a:	10 92 8a 02 	sts	0x028A, r1
    142e:	02 c0       	rjmp	.+4      	; 0x1434 <free+0x110>
    1430:	13 82       	std	Z+3, r1	; 0x03
    1432:	12 82       	std	Z+2, r1	; 0x02
    1434:	d0 93 89 02 	sts	0x0289, r29
    1438:	c0 93 88 02 	sts	0x0288, r28
    143c:	df 91       	pop	r29
    143e:	cf 91       	pop	r28
    1440:	08 95       	ret

00001442 <strnlen_P>:
    1442:	fc 01       	movw	r30, r24
    1444:	05 90       	lpm	r0, Z+
    1446:	61 50       	subi	r22, 0x01	; 1
    1448:	70 40       	sbci	r23, 0x00	; 0
    144a:	01 10       	cpse	r0, r1
    144c:	d8 f7       	brcc	.-10     	; 0x1444 <strnlen_P+0x2>
    144e:	80 95       	com	r24
    1450:	90 95       	com	r25
    1452:	8e 0f       	add	r24, r30
    1454:	9f 1f       	adc	r25, r31
    1456:	08 95       	ret

00001458 <memset>:
    1458:	dc 01       	movw	r26, r24
    145a:	01 c0       	rjmp	.+2      	; 0x145e <memset+0x6>
    145c:	6d 93       	st	X+, r22
    145e:	41 50       	subi	r20, 0x01	; 1
    1460:	50 40       	sbci	r21, 0x00	; 0
    1462:	e0 f7       	brcc	.-8      	; 0x145c <memset+0x4>
    1464:	08 95       	ret

00001466 <strnlen>:
    1466:	fc 01       	movw	r30, r24
    1468:	61 50       	subi	r22, 0x01	; 1
    146a:	70 40       	sbci	r23, 0x00	; 0
    146c:	01 90       	ld	r0, Z+
    146e:	01 10       	cpse	r0, r1
    1470:	d8 f7       	brcc	.-10     	; 0x1468 <strnlen+0x2>
    1472:	80 95       	com	r24
    1474:	90 95       	com	r25
    1476:	8e 0f       	add	r24, r30
    1478:	9f 1f       	adc	r25, r31
    147a:	08 95       	ret

0000147c <fputc>:
    147c:	0f 93       	push	r16
    147e:	1f 93       	push	r17
    1480:	cf 93       	push	r28
    1482:	df 93       	push	r29
    1484:	18 2f       	mov	r17, r24
    1486:	09 2f       	mov	r16, r25
    1488:	eb 01       	movw	r28, r22
    148a:	8b 81       	ldd	r24, Y+3	; 0x03
    148c:	81 fd       	sbrc	r24, 1
    148e:	03 c0       	rjmp	.+6      	; 0x1496 <fputc+0x1a>
    1490:	8f ef       	ldi	r24, 0xFF	; 255
    1492:	9f ef       	ldi	r25, 0xFF	; 255
    1494:	20 c0       	rjmp	.+64     	; 0x14d6 <fputc+0x5a>
    1496:	82 ff       	sbrs	r24, 2
    1498:	10 c0       	rjmp	.+32     	; 0x14ba <fputc+0x3e>
    149a:	4e 81       	ldd	r20, Y+6	; 0x06
    149c:	5f 81       	ldd	r21, Y+7	; 0x07
    149e:	2c 81       	ldd	r18, Y+4	; 0x04
    14a0:	3d 81       	ldd	r19, Y+5	; 0x05
    14a2:	42 17       	cp	r20, r18
    14a4:	53 07       	cpc	r21, r19
    14a6:	7c f4       	brge	.+30     	; 0x14c6 <fputc+0x4a>
    14a8:	e8 81       	ld	r30, Y
    14aa:	f9 81       	ldd	r31, Y+1	; 0x01
    14ac:	9f 01       	movw	r18, r30
    14ae:	2f 5f       	subi	r18, 0xFF	; 255
    14b0:	3f 4f       	sbci	r19, 0xFF	; 255
    14b2:	39 83       	std	Y+1, r19	; 0x01
    14b4:	28 83       	st	Y, r18
    14b6:	10 83       	st	Z, r17
    14b8:	06 c0       	rjmp	.+12     	; 0x14c6 <fputc+0x4a>
    14ba:	e8 85       	ldd	r30, Y+8	; 0x08
    14bc:	f9 85       	ldd	r31, Y+9	; 0x09
    14be:	81 2f       	mov	r24, r17
    14c0:	19 95       	eicall
    14c2:	89 2b       	or	r24, r25
    14c4:	29 f7       	brne	.-54     	; 0x1490 <fputc+0x14>
    14c6:	2e 81       	ldd	r18, Y+6	; 0x06
    14c8:	3f 81       	ldd	r19, Y+7	; 0x07
    14ca:	2f 5f       	subi	r18, 0xFF	; 255
    14cc:	3f 4f       	sbci	r19, 0xFF	; 255
    14ce:	3f 83       	std	Y+7, r19	; 0x07
    14d0:	2e 83       	std	Y+6, r18	; 0x06
    14d2:	81 2f       	mov	r24, r17
    14d4:	90 2f       	mov	r25, r16
    14d6:	df 91       	pop	r29
    14d8:	cf 91       	pop	r28
    14da:	1f 91       	pop	r17
    14dc:	0f 91       	pop	r16
    14de:	08 95       	ret

000014e0 <__ultoa_invert>:
    14e0:	fa 01       	movw	r30, r20
    14e2:	aa 27       	eor	r26, r26
    14e4:	28 30       	cpi	r18, 0x08	; 8
    14e6:	51 f1       	breq	.+84     	; 0x153c <__ultoa_invert+0x5c>
    14e8:	20 31       	cpi	r18, 0x10	; 16
    14ea:	81 f1       	breq	.+96     	; 0x154c <__ultoa_invert+0x6c>
    14ec:	e8 94       	clt
    14ee:	6f 93       	push	r22
    14f0:	6e 7f       	andi	r22, 0xFE	; 254
    14f2:	6e 5f       	subi	r22, 0xFE	; 254
    14f4:	7f 4f       	sbci	r23, 0xFF	; 255
    14f6:	8f 4f       	sbci	r24, 0xFF	; 255
    14f8:	9f 4f       	sbci	r25, 0xFF	; 255
    14fa:	af 4f       	sbci	r26, 0xFF	; 255
    14fc:	b1 e0       	ldi	r27, 0x01	; 1
    14fe:	3e d0       	rcall	.+124    	; 0x157c <__ultoa_invert+0x9c>
    1500:	b4 e0       	ldi	r27, 0x04	; 4
    1502:	3c d0       	rcall	.+120    	; 0x157c <__ultoa_invert+0x9c>
    1504:	67 0f       	add	r22, r23
    1506:	78 1f       	adc	r23, r24
    1508:	89 1f       	adc	r24, r25
    150a:	9a 1f       	adc	r25, r26
    150c:	a1 1d       	adc	r26, r1
    150e:	68 0f       	add	r22, r24
    1510:	79 1f       	adc	r23, r25
    1512:	8a 1f       	adc	r24, r26
    1514:	91 1d       	adc	r25, r1
    1516:	a1 1d       	adc	r26, r1
    1518:	6a 0f       	add	r22, r26
    151a:	71 1d       	adc	r23, r1
    151c:	81 1d       	adc	r24, r1
    151e:	91 1d       	adc	r25, r1
    1520:	a1 1d       	adc	r26, r1
    1522:	20 d0       	rcall	.+64     	; 0x1564 <__ultoa_invert+0x84>
    1524:	09 f4       	brne	.+2      	; 0x1528 <__ultoa_invert+0x48>
    1526:	68 94       	set
    1528:	3f 91       	pop	r19
    152a:	2a e0       	ldi	r18, 0x0A	; 10
    152c:	26 9f       	mul	r18, r22
    152e:	11 24       	eor	r1, r1
    1530:	30 19       	sub	r19, r0
    1532:	30 5d       	subi	r19, 0xD0	; 208
    1534:	31 93       	st	Z+, r19
    1536:	de f6       	brtc	.-74     	; 0x14ee <__ultoa_invert+0xe>
    1538:	cf 01       	movw	r24, r30
    153a:	08 95       	ret
    153c:	46 2f       	mov	r20, r22
    153e:	47 70       	andi	r20, 0x07	; 7
    1540:	40 5d       	subi	r20, 0xD0	; 208
    1542:	41 93       	st	Z+, r20
    1544:	b3 e0       	ldi	r27, 0x03	; 3
    1546:	0f d0       	rcall	.+30     	; 0x1566 <__ultoa_invert+0x86>
    1548:	c9 f7       	brne	.-14     	; 0x153c <__ultoa_invert+0x5c>
    154a:	f6 cf       	rjmp	.-20     	; 0x1538 <__ultoa_invert+0x58>
    154c:	46 2f       	mov	r20, r22
    154e:	4f 70       	andi	r20, 0x0F	; 15
    1550:	40 5d       	subi	r20, 0xD0	; 208
    1552:	4a 33       	cpi	r20, 0x3A	; 58
    1554:	18 f0       	brcs	.+6      	; 0x155c <__ultoa_invert+0x7c>
    1556:	49 5d       	subi	r20, 0xD9	; 217
    1558:	31 fd       	sbrc	r19, 1
    155a:	40 52       	subi	r20, 0x20	; 32
    155c:	41 93       	st	Z+, r20
    155e:	02 d0       	rcall	.+4      	; 0x1564 <__ultoa_invert+0x84>
    1560:	a9 f7       	brne	.-22     	; 0x154c <__ultoa_invert+0x6c>
    1562:	ea cf       	rjmp	.-44     	; 0x1538 <__ultoa_invert+0x58>
    1564:	b4 e0       	ldi	r27, 0x04	; 4
    1566:	a6 95       	lsr	r26
    1568:	97 95       	ror	r25
    156a:	87 95       	ror	r24
    156c:	77 95       	ror	r23
    156e:	67 95       	ror	r22
    1570:	ba 95       	dec	r27
    1572:	c9 f7       	brne	.-14     	; 0x1566 <__ultoa_invert+0x86>
    1574:	00 97       	sbiw	r24, 0x00	; 0
    1576:	61 05       	cpc	r22, r1
    1578:	71 05       	cpc	r23, r1
    157a:	08 95       	ret
    157c:	9b 01       	movw	r18, r22
    157e:	ac 01       	movw	r20, r24
    1580:	0a 2e       	mov	r0, r26
    1582:	06 94       	lsr	r0
    1584:	57 95       	ror	r21
    1586:	47 95       	ror	r20
    1588:	37 95       	ror	r19
    158a:	27 95       	ror	r18
    158c:	ba 95       	dec	r27
    158e:	c9 f7       	brne	.-14     	; 0x1582 <__ultoa_invert+0xa2>
    1590:	62 0f       	add	r22, r18
    1592:	73 1f       	adc	r23, r19
    1594:	84 1f       	adc	r24, r20
    1596:	95 1f       	adc	r25, r21
    1598:	a0 1d       	adc	r26, r0
    159a:	08 95       	ret

0000159c <_exit>:
    159c:	f8 94       	cli

0000159e <__stop_program>:
    159e:	ff cf       	rjmp	.-2      	; 0x159e <__stop_program>
