--------------------------------------------------------------------------------
Release 14.2 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc3sd3400a,fg676,-5 (PRODUCTION 1.34 2012-07-09)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.800ns.
--------------------------------------------------------------------------------
Slack (setup path):     8.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.662ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y3.YQ       Tcko                  0.596   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X60Y3.BX       net (fanout=2)        0.829   ftop/clkN210/unlock2
    SLICE_X60Y3.CLK      Tdick                 0.237   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.662ns (0.833ns logic, 0.829ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.461ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.535ns (Levels of Logic = 1)
  Clock Path Skew:      -0.004ns (0.014 - 0.018)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y3.YQ       Tcko                  0.524   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X60Y3.G4       net (fanout=1)        0.340   ftop/clkN210/locked_d
    SLICE_X60Y3.CLK      Tgck                  0.671   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.535ns (1.195ns logic, 0.340ns route)
                                                       (77.9% logic, 22.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      1.137ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.141ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (0.018 - 0.014)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y3.YQ       Tcko                  0.419   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X60Y3.G4       net (fanout=1)        0.272   ftop/clkN210/locked_d
    SLICE_X60Y3.CLK      Tckg        (-Th)    -0.450   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.141ns (0.869ns logic, 0.272ns route)
                                                       (76.2% logic, 23.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.242ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.242ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y3.YQ       Tcko                  0.477   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X60Y3.BX       net (fanout=2)        0.663   ftop/clkN210/unlock2
    SLICE_X60Y3.CLK      Tckdi       (-Th)    -0.102   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.242ns (0.579ns logic, 0.663ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X60Y3.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X60Y3.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X60Y3.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X60Y3.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X60Y3.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X60Y3.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X61Y3.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X61Y3.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X61Y3.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X89Y50.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X89Y50.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X89Y50.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 14.653ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 5.347ns (187.021MHz) (Tdcmpdv)
  Physical resource: ftop/clkN210/dcm/CLKDV
  Logical resource: ftop/clkN210/dcm/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: ftop/clkN210/clkdv_unbuf
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 3205.800ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 3225.800ns (0.310MHz) (Tdcmpdv)
  Physical resource: ftop/clkN210/dcm/CLKDV
  Logical resource: ftop/clkN210/dcm/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: ftop/clkN210/clkdv_unbuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13684 paths analyzed, 2002 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.788ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.212ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.731ns (Levels of Logic = 8)
  Clock Path Skew:      -0.057ns (0.315 - 0.372)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y180.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X101Y185.G4    net (fanout=5)        0.589   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X101Y185.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X101Y185.F4    net (fanout=2)        0.032   ftop/gbe0/gmac/gmac/N40
    SLICE_X101Y185.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X101Y184.F1    net (fanout=10)       0.138   ftop/gbe0/gmac/gmac/N34
    SLICE_X101Y184.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X100Y185.G3    net (fanout=4)        0.046   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X100Y185.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X101Y193.G4    net (fanout=11)       0.536   ftop/gbe0/gmac/gmac/N2
    SLICE_X101Y193.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>2
    SLICE_X98Y186.G3     net (fanout=4)        0.729   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
    SLICE_X98Y186.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N38
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<11>11
    SLICE_X98Y186.F4     net (fanout=5)        0.048   ftop/gbe0/gmac/gmac/txRS_crc/N8
    SLICE_X98Y186.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N38
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<14>_SW0_SW0
    SLICE_X98Y188.G3     net (fanout=1)        0.267   ftop/gbe0/gmac/gmac/txRS_crc/N38
    SLICE_X98Y188.CLK    Tgck                  0.671   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<14>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_14
    -------------------------------------------------  ---------------------------
    Total                                      7.731ns (5.346ns logic, 2.385ns route)
                                                       (69.2% logic, 30.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.219ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.684ns (Levels of Logic = 7)
  Clock Path Skew:      -0.097ns (0.596 - 0.693)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y180.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X101Y185.G4    net (fanout=5)        0.589   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X101Y185.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X101Y185.F4    net (fanout=2)        0.032   ftop/gbe0/gmac/gmac/N40
    SLICE_X101Y185.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X101Y184.F1    net (fanout=10)       0.138   ftop/gbe0/gmac/gmac/N34
    SLICE_X101Y184.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X100Y185.G3    net (fanout=4)        0.046   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X100Y185.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X101Y193.G4    net (fanout=11)       0.536   ftop/gbe0/gmac/gmac/N2
    SLICE_X101Y193.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>2
    SLICE_X98Y186.G3     net (fanout=4)        0.729   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
    SLICE_X98Y186.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N38
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<11>11
    SLICE_X98Y195.F1     net (fanout=5)        0.884   ftop/gbe0/gmac/gmac/txRS_crc/N8
    SLICE_X98Y195.CLK    Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<17>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<17>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_17
    -------------------------------------------------  ---------------------------
    Total                                      7.684ns (4.730ns logic, 2.954ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.249ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.694ns (Levels of Logic = 8)
  Clock Path Skew:      -0.057ns (0.315 - 0.372)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y180.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X101Y185.G4    net (fanout=5)        0.589   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X101Y185.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X101Y185.F4    net (fanout=2)        0.032   ftop/gbe0/gmac/gmac/N40
    SLICE_X101Y185.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X101Y184.F1    net (fanout=10)       0.138   ftop/gbe0/gmac/gmac/N34
    SLICE_X101Y184.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X100Y185.G3    net (fanout=4)        0.046   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X100Y185.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X101Y193.F4    net (fanout=11)       0.864   ftop/gbe0/gmac/gmac/N2
    SLICE_X101Y193.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>1
    SLICE_X97Y191.G3     net (fanout=3)        0.515   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
    SLICE_X97Y191.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N26
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget__ETC___d367<10>11
    SLICE_X97Y191.F4     net (fanout=3)        0.042   ftop/gbe0/gmac/gmac/txRS_crc/N11
    SLICE_X97Y191.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N26
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<12>_SW0_SW0
    SLICE_X99Y188.F4     net (fanout=1)        0.284   ftop/gbe0/gmac/gmac/txRS_crc/N26
    SLICE_X99Y188.CLK    Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      7.694ns (5.184ns logic, 2.510ns route)
                                                       (67.4% logic, 32.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.688ns (Levels of Logic = 8)
  Clock Path Skew:      -0.057ns (0.315 - 0.372)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y180.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1
    SLICE_X101Y185.G1    net (fanout=5)        0.647   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
    SLICE_X101Y185.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X101Y185.F4    net (fanout=2)        0.032   ftop/gbe0/gmac/gmac/N40
    SLICE_X101Y185.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X101Y184.F1    net (fanout=10)       0.138   ftop/gbe0/gmac/gmac/N34
    SLICE_X101Y184.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X100Y185.G3    net (fanout=4)        0.046   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X100Y185.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X101Y193.G4    net (fanout=11)       0.536   ftop/gbe0/gmac/gmac/N2
    SLICE_X101Y193.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>2
    SLICE_X98Y186.G3     net (fanout=4)        0.729   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
    SLICE_X98Y186.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N38
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<11>11
    SLICE_X98Y186.F4     net (fanout=5)        0.048   ftop/gbe0/gmac/gmac/txRS_crc/N8
    SLICE_X98Y186.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N38
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<14>_SW0_SW0
    SLICE_X98Y188.G3     net (fanout=1)        0.267   ftop/gbe0/gmac/gmac/txRS_crc/N38
    SLICE_X98Y188.CLK    Tgck                  0.671   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<14>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_14
    -------------------------------------------------  ---------------------------
    Total                                      7.688ns (5.245ns logic, 2.443ns route)
                                                       (68.2% logic, 31.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.684ns (Levels of Logic = 8)
  Clock Path Skew:      -0.057ns (0.315 - 0.372)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y180.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0
    SLICE_X101Y185.G2    net (fanout=5)        0.614   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<0>
    SLICE_X101Y185.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X101Y185.F4    net (fanout=2)        0.032   ftop/gbe0/gmac/gmac/N40
    SLICE_X101Y185.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X101Y184.F1    net (fanout=10)       0.138   ftop/gbe0/gmac/gmac/N34
    SLICE_X101Y184.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X100Y185.G3    net (fanout=4)        0.046   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X100Y185.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X101Y193.G4    net (fanout=11)       0.536   ftop/gbe0/gmac/gmac/N2
    SLICE_X101Y193.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>2
    SLICE_X98Y186.G3     net (fanout=4)        0.729   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
    SLICE_X98Y186.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N38
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<11>11
    SLICE_X98Y186.F4     net (fanout=5)        0.048   ftop/gbe0/gmac/gmac/txRS_crc/N8
    SLICE_X98Y186.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N38
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<14>_SW0_SW0
    SLICE_X98Y188.G3     net (fanout=1)        0.267   ftop/gbe0/gmac/gmac/txRS_crc/N38
    SLICE_X98Y188.CLK    Tgck                  0.671   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<14>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_14
    -------------------------------------------------  ---------------------------
    Total                                      7.684ns (5.274ns logic, 2.410ns route)
                                                       (68.6% logic, 31.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.641ns (Levels of Logic = 7)
  Clock Path Skew:      -0.097ns (0.596 - 0.693)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y180.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1
    SLICE_X101Y185.G1    net (fanout=5)        0.647   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
    SLICE_X101Y185.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X101Y185.F4    net (fanout=2)        0.032   ftop/gbe0/gmac/gmac/N40
    SLICE_X101Y185.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X101Y184.F1    net (fanout=10)       0.138   ftop/gbe0/gmac/gmac/N34
    SLICE_X101Y184.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X100Y185.G3    net (fanout=4)        0.046   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X100Y185.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X101Y193.G4    net (fanout=11)       0.536   ftop/gbe0/gmac/gmac/N2
    SLICE_X101Y193.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>2
    SLICE_X98Y186.G3     net (fanout=4)        0.729   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
    SLICE_X98Y186.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N38
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<11>11
    SLICE_X98Y195.F1     net (fanout=5)        0.884   ftop/gbe0/gmac/gmac/txRS_crc/N8
    SLICE_X98Y195.CLK    Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<17>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<17>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_17
    -------------------------------------------------  ---------------------------
    Total                                      7.641ns (4.629ns logic, 3.012ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.266ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.637ns (Levels of Logic = 7)
  Clock Path Skew:      -0.097ns (0.596 - 0.693)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y180.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0
    SLICE_X101Y185.G2    net (fanout=5)        0.614   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<0>
    SLICE_X101Y185.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X101Y185.F4    net (fanout=2)        0.032   ftop/gbe0/gmac/gmac/N40
    SLICE_X101Y185.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X101Y184.F1    net (fanout=10)       0.138   ftop/gbe0/gmac/gmac/N34
    SLICE_X101Y184.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X100Y185.G3    net (fanout=4)        0.046   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X100Y185.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X101Y193.G4    net (fanout=11)       0.536   ftop/gbe0/gmac/gmac/N2
    SLICE_X101Y193.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>2
    SLICE_X98Y186.G3     net (fanout=4)        0.729   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
    SLICE_X98Y186.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N38
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<11>11
    SLICE_X98Y195.F1     net (fanout=5)        0.884   ftop/gbe0/gmac/gmac/txRS_crc/N8
    SLICE_X98Y195.CLK    Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<17>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<17>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_17
    -------------------------------------------------  ---------------------------
    Total                                      7.637ns (4.658ns logic, 2.979ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.651ns (Levels of Logic = 8)
  Clock Path Skew:      -0.057ns (0.315 - 0.372)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y180.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1
    SLICE_X101Y185.G1    net (fanout=5)        0.647   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
    SLICE_X101Y185.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X101Y185.F4    net (fanout=2)        0.032   ftop/gbe0/gmac/gmac/N40
    SLICE_X101Y185.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X101Y184.F1    net (fanout=10)       0.138   ftop/gbe0/gmac/gmac/N34
    SLICE_X101Y184.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X100Y185.G3    net (fanout=4)        0.046   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X100Y185.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X101Y193.F4    net (fanout=11)       0.864   ftop/gbe0/gmac/gmac/N2
    SLICE_X101Y193.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>1
    SLICE_X97Y191.G3     net (fanout=3)        0.515   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
    SLICE_X97Y191.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N26
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget__ETC___d367<10>11
    SLICE_X97Y191.F4     net (fanout=3)        0.042   ftop/gbe0/gmac/gmac/txRS_crc/N11
    SLICE_X97Y191.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N26
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<12>_SW0_SW0
    SLICE_X99Y188.F4     net (fanout=1)        0.284   ftop/gbe0/gmac/gmac/txRS_crc/N26
    SLICE_X99Y188.CLK    Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      7.651ns (5.083ns logic, 2.568ns route)
                                                       (66.4% logic, 33.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.647ns (Levels of Logic = 8)
  Clock Path Skew:      -0.057ns (0.315 - 0.372)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y180.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_0
    SLICE_X101Y185.G2    net (fanout=5)        0.614   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<0>
    SLICE_X101Y185.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X101Y185.F4    net (fanout=2)        0.032   ftop/gbe0/gmac/gmac/N40
    SLICE_X101Y185.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X101Y184.F1    net (fanout=10)       0.138   ftop/gbe0/gmac/gmac/N34
    SLICE_X101Y184.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X100Y185.G3    net (fanout=4)        0.046   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X100Y185.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X101Y193.F4    net (fanout=11)       0.864   ftop/gbe0/gmac/gmac/N2
    SLICE_X101Y193.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>1
    SLICE_X97Y191.G3     net (fanout=3)        0.515   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
    SLICE_X97Y191.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N26
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget__ETC___d367<10>11
    SLICE_X97Y191.F4     net (fanout=3)        0.042   ftop/gbe0/gmac/gmac/txRS_crc/N11
    SLICE_X97Y191.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc/N26
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<12>_SW0_SW0
    SLICE_X99Y188.F4     net (fanout=1)        0.284   ftop/gbe0/gmac/gmac/txRS_crc/N26
    SLICE_X99Y188.CLK    Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<12>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_12
    -------------------------------------------------  ---------------------------
    Total                                      7.647ns (5.112ns logic, 2.535ns route)
                                                       (66.8% logic, 33.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_8 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_22 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.767ns (Levels of Logic = 5)
  Clock Path Skew:      0.089ns (0.388 - 0.299)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_8 to ftop/gbe0/gmac/txfun_inF/data0_reg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y196.YQ     Tcko                  0.524   ftop/gbe0/gmac/txfun_inF_D_OUT<8>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_8
    SLICE_X95Y197.G1     net (fanout=5)        0.753   ftop/gbe0/gmac/txfun_inF_D_OUT<8>
    SLICE_X95Y197.F5     Tif5                  0.688   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00031
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X95Y196.FXINB  net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X95Y196.Y      Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X92Y194.F1     net (fanout=3)        0.418   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X92Y194.X      Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X92Y195.G1     net (fanout=7)        0.203   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X92Y195.Y      Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X104Y195.G2    net (fanout=40)       1.711   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X104Y195.Y     Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N48
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<22>_SW0
    SLICE_X111Y193.SR    net (fanout=1)        0.965   ftop/gbe0/gmac/txfun_inF/N50
    SLICE_X111Y193.CLK   Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<22>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_22
    -------------------------------------------------  ---------------------------
    Total                                      7.767ns (3.717ns logic, 4.050ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.330ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.579ns (Levels of Logic = 8)
  Clock Path Skew:      -0.091ns (0.602 - 0.693)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y180.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X101Y185.G4    net (fanout=5)        0.589   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X101Y185.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X101Y185.F4    net (fanout=2)        0.032   ftop/gbe0/gmac/gmac/N40
    SLICE_X101Y185.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X101Y184.F1    net (fanout=10)       0.138   ftop/gbe0/gmac/gmac/N34
    SLICE_X101Y184.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X100Y185.G3    net (fanout=4)        0.046   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X100Y185.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X100Y192.G3    net (fanout=11)       0.535   ftop/gbe0/gmac/gmac/N2
    SLICE_X100Y192.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N30
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>1
    SLICE_X96Y190.G3     net (fanout=7)        0.570   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
    SLICE_X96Y190.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N36
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<10>21
    SLICE_X96Y190.F4     net (fanout=3)        0.045   ftop/gbe0/gmac/gmac/txRS_crc/N16
    SLICE_X96Y190.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N36
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<9>_SW0_SW0
    SLICE_X99Y192.F3     net (fanout=1)        0.292   ftop/gbe0/gmac/gmac/txRS_crc/N36
    SLICE_X99Y192.CLK    Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<9>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_9
    -------------------------------------------------  ---------------------------
    Total                                      7.579ns (5.332ns logic, 2.247ns route)
                                                       (70.4% logic, 29.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.566ns (Levels of Logic = 8)
  Clock Path Skew:      -0.091ns (0.602 - 0.693)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y180.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X101Y185.G4    net (fanout=5)        0.589   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X101Y185.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X101Y185.F4    net (fanout=2)        0.032   ftop/gbe0/gmac/gmac/N40
    SLICE_X101Y185.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X101Y184.F1    net (fanout=10)       0.138   ftop/gbe0/gmac/gmac/N34
    SLICE_X101Y184.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X100Y185.G3    net (fanout=4)        0.046   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X100Y185.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X101Y193.G4    net (fanout=11)       0.536   ftop/gbe0/gmac/gmac/N2
    SLICE_X101Y193.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>2
    SLICE_X96Y190.G1     net (fanout=4)        0.611   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
    SLICE_X96Y190.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N36
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<10>21
    SLICE_X96Y190.F4     net (fanout=3)        0.045   ftop/gbe0/gmac/gmac/txRS_crc/N16
    SLICE_X96Y190.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N36
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<9>_SW0_SW0
    SLICE_X99Y192.F3     net (fanout=1)        0.292   ftop/gbe0/gmac/gmac/txRS_crc/N36
    SLICE_X99Y192.CLK    Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<9>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_9
    -------------------------------------------------  ---------------------------
    Total                                      7.566ns (5.277ns logic, 2.289ns route)
                                                       (69.7% logic, 30.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxfun_inF/empty_reg (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data0_reg_34 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.569ns (Levels of Logic = 3)
  Clock Path Skew:      -0.088ns (0.653 - 0.741)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxfun_inF/empty_reg to ftop/gbe0/gmac/rxfun_outF/data0_reg_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y182.XQ    Tcko                  0.521   ftop/gbe0/gmac/rxfun_inF_EMPTY_N
                                                       ftop/gbe0/gmac/rxfun_inF/empty_reg
    SLICE_X112Y164.F2    net (fanout=6)        1.412   ftop/gbe0/gmac/rxfun_inF_EMPTY_N
    SLICE_X112Y164.X     Tilo                  0.601   ftop/gbe0/gmac/rxfun_outF_ENQ
                                                       ftop/gbe0/gmac/rxfun_outF_ENQ
    SLICE_X110Y158.G3    net (fanout=7)        0.874   ftop/gbe0/gmac/rxfun_outF_ENQ
    SLICE_X110Y158.Y     Tilo                  0.616   ftop/gbe0/gmac/rxfun_outF/N2
                                                       ftop/gbe0/gmac/rxfun_outF/d0h1
    SLICE_X110Y153.G1    net (fanout=40)       1.461   ftop/gbe0/gmac/rxfun_outF/d0h
    SLICE_X110Y153.Y     Tilo                  0.616   ftop/gbe0/gmac/rxfun_outF/N38
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_or0000<34>_SW0
    SLICE_X113Y150.SR    net (fanout=1)        1.035   ftop/gbe0/gmac/rxfun_outF/N24
    SLICE_X113Y150.CLK   Tsrck                 0.433   ftop/gbe0/gmac/rxfun_outF_D_OUT<34>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_34
    -------------------------------------------------  ---------------------------
    Total                                      7.569ns (2.787ns logic, 4.782ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.348ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_8 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.729ns (Levels of Logic = 5)
  Clock Path Skew:      0.077ns (0.376 - 0.299)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_8 to ftop/gbe0/gmac/txfun_inF/data0_reg_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y196.YQ     Tcko                  0.524   ftop/gbe0/gmac/txfun_inF_D_OUT<8>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_8
    SLICE_X95Y197.G1     net (fanout=5)        0.753   ftop/gbe0/gmac/txfun_inF_D_OUT<8>
    SLICE_X95Y197.F5     Tif5                  0.688   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00031
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X95Y196.FXINB  net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X95Y196.Y      Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X92Y194.F1     net (fanout=3)        0.418   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X92Y194.X      Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X92Y195.G1     net (fanout=7)        0.203   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X92Y195.Y      Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X104Y194.G4    net (fanout=40)       1.940   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X104Y194.Y     Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N46
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<30>_SW0
    SLICE_X111Y196.SR    net (fanout=1)        0.698   ftop/gbe0/gmac/txfun_inF/N32
    SLICE_X111Y196.CLK   Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<30>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_30
    -------------------------------------------------  ---------------------------
    Total                                      7.729ns (3.717ns logic, 4.012ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.355ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.597ns (Levels of Logic = 8)
  Clock Path Skew:      -0.048ns (0.324 - 0.372)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y180.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_2
    SLICE_X101Y185.G4    net (fanout=5)        0.589   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<2>
    SLICE_X101Y185.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X101Y185.F4    net (fanout=2)        0.032   ftop/gbe0/gmac/gmac/N40
    SLICE_X101Y185.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X101Y184.F1    net (fanout=10)       0.138   ftop/gbe0/gmac/gmac/N34
    SLICE_X101Y184.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X100Y185.G3    net (fanout=4)        0.046   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X100Y185.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X98Y192.G3     net (fanout=11)       0.778   ftop/gbe0/gmac/gmac/N2
    SLICE_X98Y192.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<20>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>1
    SLICE_X100Y193.G3    net (fanout=7)        0.387   ftop/gbe0/gmac/gmac/txRS_crc_add_data<3>
    SLICE_X100Y193.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N28
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0__ETC___d365<1>1
    SLICE_X100Y193.F3    net (fanout=2)        0.031   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0__ETC___d365<1>
    SLICE_X100Y193.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N28
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<4>21_SW0
    SLICE_X101Y190.F3    net (fanout=1)        0.264   ftop/gbe0/gmac/gmac/txRS_crc/N28
    SLICE_X101Y190.CLK   Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<5>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      7.597ns (5.332ns logic, 2.265ns route)
                                                       (70.2% logic, 29.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.360ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_8 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.537ns (Levels of Logic = 5)
  Clock Path Skew:      -0.103ns (0.521 - 0.624)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_8 to ftop/gbe0/gmac/txfun_inF/data0_reg_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y196.YQ     Tcko                  0.524   ftop/gbe0/gmac/txfun_inF_D_OUT<8>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_8
    SLICE_X95Y197.G1     net (fanout=5)        0.753   ftop/gbe0/gmac/txfun_inF_D_OUT<8>
    SLICE_X95Y197.F5     Tif5                  0.688   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00031
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X95Y196.FXINB  net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X95Y196.Y      Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X92Y194.F1     net (fanout=3)        0.418   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X92Y194.X      Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X92Y195.G1     net (fanout=7)        0.203   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X92Y195.Y      Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X90Y187.F1     net (fanout=40)       1.762   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X90Y187.X      Tilo                  0.601   ftop/gbe0/gmac/txfun_inF/N62
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<17>_SW0
    SLICE_X91Y188.SR     net (fanout=1)        0.699   ftop/gbe0/gmac/txfun_inF/N62
    SLICE_X91Y188.CLK    Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<17>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_17
    -------------------------------------------------  ---------------------------
    Total                                      7.537ns (3.702ns logic, 3.835ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.365ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_8 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_23 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.720ns (Levels of Logic = 5)
  Clock Path Skew:      0.085ns (0.384 - 0.299)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_8 to ftop/gbe0/gmac/txfun_inF/data0_reg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y196.YQ     Tcko                  0.524   ftop/gbe0/gmac/txfun_inF_D_OUT<8>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_8
    SLICE_X95Y197.G1     net (fanout=5)        0.753   ftop/gbe0/gmac/txfun_inF_D_OUT<8>
    SLICE_X95Y197.F5     Tif5                  0.688   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_not00031
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X95Y196.FXINB  net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_4
    SLICE_X95Y196.Y      Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454_2_f5
    SLICE_X92Y194.F1     net (fanout=3)        0.418   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d454
    SLICE_X92Y194.X      Tilo                  0.601   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X92Y195.G1     net (fanout=7)        0.203   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X92Y195.Y      Tilo                  0.616   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X104Y195.F2    net (fanout=40)       1.675   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X104Y195.X     Tilo                  0.601   ftop/gbe0/gmac/txfun_inF/N48
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<23>_SW0
    SLICE_X110Y194.SR    net (fanout=1)        0.969   ftop/gbe0/gmac/txfun_inF/N48
    SLICE_X110Y194.CLK   Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<23>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_23
    -------------------------------------------------  ---------------------------
    Total                                      7.720ns (3.702ns logic, 4.018ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_preambleCnt_value_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_14 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.543ns (Levels of Logic = 7)
  Clock Path Skew:      -0.088ns (0.315 - 0.403)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_preambleCnt_value_3 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y182.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/txRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_preambleCnt_value_3
    SLICE_X107Y183.G3    net (fanout=6)        0.527   ftop/gbe0/gmac/gmac/txRS_preambleCnt_value<3>
    SLICE_X107Y183.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N16
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_111
    SLICE_X101Y184.F2    net (fanout=6)        0.707   ftop/gbe0/gmac/gmac/N17
    SLICE_X101Y184.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X100Y185.G3    net (fanout=4)        0.046   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X100Y185.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X101Y193.G4    net (fanout=11)       0.536   ftop/gbe0/gmac/gmac/N2
    SLICE_X101Y193.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>2
    SLICE_X98Y186.G3     net (fanout=4)        0.729   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
    SLICE_X98Y186.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N38
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<11>11
    SLICE_X98Y186.F4     net (fanout=5)        0.048   ftop/gbe0/gmac/gmac/txRS_crc/N8
    SLICE_X98Y186.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N38
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<14>_SW0_SW0
    SLICE_X98Y188.G3     net (fanout=1)        0.267   ftop/gbe0/gmac/gmac/txRS_crc/N38
    SLICE_X98Y188.CLK    Tgck                  0.671   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<15>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<14>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_14
    -------------------------------------------------  ---------------------------
    Total                                      7.543ns (4.683ns logic, 2.860ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.373ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.536ns (Levels of Logic = 8)
  Clock Path Skew:      -0.091ns (0.602 - 0.693)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y180.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1
    SLICE_X101Y185.G1    net (fanout=5)        0.647   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
    SLICE_X101Y185.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X101Y185.F4    net (fanout=2)        0.032   ftop/gbe0/gmac/gmac/N40
    SLICE_X101Y185.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X101Y184.F1    net (fanout=10)       0.138   ftop/gbe0/gmac/gmac/N34
    SLICE_X101Y184.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X100Y185.G3    net (fanout=4)        0.046   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X100Y185.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X100Y192.G3    net (fanout=11)       0.535   ftop/gbe0/gmac/gmac/N2
    SLICE_X100Y192.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N30
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>1
    SLICE_X96Y190.G3     net (fanout=7)        0.570   ftop/gbe0/gmac/gmac/txRS_crc_add_data<2>
    SLICE_X96Y190.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N36
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CON_ETC___d364<10>21
    SLICE_X96Y190.F4     net (fanout=3)        0.045   ftop/gbe0/gmac/gmac/txRS_crc/N16
    SLICE_X96Y190.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc/N36
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<9>_SW0_SW0
    SLICE_X99Y192.F3     net (fanout=1)        0.292   ftop/gbe0/gmac/gmac/txRS_crc/N36
    SLICE_X99Y192.CLK    Tfck                  0.602   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<9>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_9
    -------------------------------------------------  ---------------------------
    Total                                      7.536ns (5.231ns logic, 2.305ns route)
                                                       (69.4% logic, 30.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_preambleCnt_value_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_17 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.496ns (Levels of Logic = 6)
  Clock Path Skew:      -0.128ns (0.596 - 0.724)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_preambleCnt_value_3 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y182.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/txRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/txRS_preambleCnt_value_3
    SLICE_X107Y183.G3    net (fanout=6)        0.527   ftop/gbe0/gmac/gmac/txRS_preambleCnt_value<3>
    SLICE_X107Y183.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/N16
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_111
    SLICE_X101Y184.F2    net (fanout=6)        0.707   ftop/gbe0/gmac/gmac/N17
    SLICE_X101Y184.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X100Y185.G3    net (fanout=4)        0.046   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X100Y185.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1
    SLICE_X101Y193.G4    net (fanout=11)       0.536   ftop/gbe0/gmac/gmac/N2
    SLICE_X101Y193.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<5>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>2
    SLICE_X98Y186.G3     net (fanout=4)        0.729   ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>
    SLICE_X98Y186.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/N38
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<11>11
    SLICE_X98Y195.F1     net (fanout=5)        0.884   ftop/gbe0/gmac/gmac/txRS_crc/N8
    SLICE_X98Y195.CLK    Tfck                  0.656   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<17>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<17>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_17
    -------------------------------------------------  ---------------------------
    Total                                      7.496ns (4.067ns logic, 3.429ns route)
                                                       (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.544ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/rxF/sDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.742ns (Levels of Logic = 0)
  Clock Path Skew:      0.198ns (0.797 - 0.599)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sSyncReg1_3 to ftop/gbe0/gmac/rxF/sDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y135.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/rxF/sSyncReg1_3
    SLICE_X111Y137.BX    net (fanout=1)        0.284   ftop/gbe0/gmac/rxF/sSyncReg1<3>
    SLICE_X111Y137.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/rxF/sDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.742ns (0.458ns logic, 0.284ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.627ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sSyncReg1_2 (FF)
  Destination:          ftop/gbe0/gmac/rxF/sDeqPtr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.825ns (Levels of Logic = 0)
  Clock Path Skew:      0.198ns (0.797 - 0.599)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sSyncReg1_2 to ftop/gbe0/gmac/rxF/sDeqPtr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y135.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/rxF/sSyncReg1_2
    SLICE_X111Y137.BY    net (fanout=1)        0.284   ftop/gbe0/gmac/rxF/sSyncReg1<2>
    SLICE_X111Y137.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/rxF/sDeqPtr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.825ns (0.541ns logic, 0.284ns route)
                                                       (65.6% logic, 34.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.705ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_15 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem16.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.714ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (0.056 - 0.047)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_15 to ftop/gbe0/gmac/rxF/Mram_fifoMem16.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y161.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<15>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_15
    SLICE_X112Y160.BY    net (fanout=2)        0.367   ftop/gbe0/gmac/rxfun_outF_D_OUT<15>
    SLICE_X112Y160.CLK   Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<15>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem16.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.714ns (0.347ns logic, 0.367ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.706ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_15 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem16.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.715ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (0.056 - 0.047)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_15 to ftop/gbe0/gmac/rxF/Mram_fifoMem16.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y161.YQ    Tcko                  0.477   ftop/gbe0/gmac/rxfun_outF_D_OUT<15>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_15
    SLICE_X112Y160.BY    net (fanout=2)        0.367   ftop/gbe0/gmac/rxfun_outF_D_OUT<15>
    SLICE_X112Y160.CLK   Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<15>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem16.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.715ns (0.348ns logic, 0.367ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.728ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txOper/dSyncReg1 (FF)
  Destination:          ftop/gbe0/gmac/txOper/dSyncReg2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.854ns (Levels of Logic = 0)
  Clock Path Skew:      0.126ns (0.510 - 0.384)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txOper/dSyncReg1 to ftop/gbe0/gmac/txOper/dSyncReg2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y138.YQ    Tcko                  0.419   ftop/gbe0/gmac/txOper/dSyncReg1
                                                       ftop/gbe0/gmac/txOper/dSyncReg1
    SLICE_X108Y138.BY    net (fanout=1)        0.298   ftop/gbe0/gmac/txOper/dSyncReg1
    SLICE_X108Y138.CLK   Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/txOper_dD_OUT
                                                       ftop/gbe0/gmac/txOper/dSyncReg2
    -------------------------------------------------  ---------------------------
    Total                                      0.854ns (0.556ns logic, 0.298ns route)
                                                       (65.1% logic, 34.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.753ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txF/dGDeqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/txF/dGDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.780ns (Levels of Logic = 0)
  Clock Path Skew:      0.027ns (0.263 - 0.236)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txF/dGDeqPtr1_3 to ftop/gbe0/gmac/txF/dGDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y182.XQ     Tcko                  0.417   ftop/gbe0/gmac/txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txF/dGDeqPtr1_3
    SLICE_X79Y183.BX     net (fanout=2)        0.301   ftop/gbe0/gmac/txF/dGDeqPtr1<3>
    SLICE_X79Y183.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/txF/dGDeqPtr<3>
                                                       ftop/gbe0/gmac/txF/dGDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.780ns (0.479ns logic, 0.301ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.760ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_19 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data1_reg_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.773ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.019 - 0.006)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_19 to ftop/gbe0/gmac/rxfun_outF/data1_reg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y152.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxfun_sr<19>
                                                       ftop/gbe0/gmac/rxfun_sr_19
    SLICE_X113Y155.BX    net (fanout=3)        0.315   ftop/gbe0/gmac/rxfun_sr<19>
    SLICE_X113Y155.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_outF/data1_reg<19>
                                                       ftop/gbe0/gmac/rxfun_outF/data1_reg_19
    -------------------------------------------------  ---------------------------
    Total                                      0.773ns (0.458ns logic, 0.315ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.762ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.883ns (Levels of Logic = 0)
  Clock Path Skew:      0.121ns (0.637 - 0.516)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y166.YQ     Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_2
    SLICE_X95Y168.BY     net (fanout=1)        0.284   ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<2>
    SLICE_X95Y168.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.883ns (0.599ns logic, 0.284ns route)
                                                       (67.8% logic, 32.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.763ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.020 - 0.017)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_1 to ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y188.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_1
    SLICE_X95Y188.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<1>
    SLICE_X95Y188.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.766ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y183.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_1
    SLICE_X89Y183.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<1>
    SLICE_X89Y183.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.778ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.785ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.038 - 0.031)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sSyncReg1_1 to ftop/gbe0/gmac/rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y143.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxF/sSyncReg1_1
    SLICE_X106Y143.BX    net (fanout=1)        0.287   ftop/gbe0/gmac/rxF/sSyncReg1<1>
    SLICE_X106Y143.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.785ns (0.498ns logic, 0.287ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.783ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sGEnqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/rxF/sGEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.803ns (Levels of Logic = 0)
  Clock Path Skew:      0.020ns (0.085 - 0.065)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sGEnqPtr1_3 to ftop/gbe0/gmac/rxF/sGEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y143.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/rxF/sGEnqPtr1_3
    SLICE_X109Y141.BX    net (fanout=4)        0.324   ftop/gbe0/gmac/rxF/sGEnqPtr1<3>
    SLICE_X109Y141.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxF/sGEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.803ns (0.479ns logic, 0.324ns route)
                                                       (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.791ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_inF/data0_reg_1 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_sr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.806ns (Levels of Logic = 0)
  Clock Path Skew:      0.015ns (0.046 - 0.031)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_inF/data0_reg_1 to ftop/gbe0/gmac/rxfun_sr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y176.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxfun_inF_D_OUT<1>
                                                       ftop/gbe0/gmac/rxfun_inF/data0_reg_1
    SLICE_X109Y174.BX    net (fanout=4)        0.325   ftop/gbe0/gmac/rxfun_inF_D_OUT<1>
    SLICE_X109Y174.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_sr<1>
                                                       ftop/gbe0/gmac/rxfun_sr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.806ns (0.481ns logic, 0.325ns route)
                                                       (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.791ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_5 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data1_reg_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.803ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.116 - 0.104)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_5 to ftop/gbe0/gmac/rxfun_outF/data1_reg_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y166.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxfun_sr<5>
                                                       ftop/gbe0/gmac/rxfun_sr_5
    SLICE_X111Y165.BX    net (fanout=3)        0.324   ftop/gbe0/gmac/rxfun_sr<5>
    SLICE_X111Y165.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_outF/data1_reg<25>
                                                       ftop/gbe0/gmac/rxfun_outF/data1_reg_25
    -------------------------------------------------  ---------------------------
    Total                                      0.803ns (0.479ns logic, 0.324ns route)
                                                       (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.792ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_11 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data1_reg_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.794ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.384 - 0.382)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_11 to ftop/gbe0/gmac/rxfun_outF/data1_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y160.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxfun_sr<11>
                                                       ftop/gbe0/gmac/rxfun_sr_11
    SLICE_X103Y161.BX    net (fanout=3)        0.315   ftop/gbe0/gmac/rxfun_sr<11>
    SLICE_X103Y161.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_outF/data1_reg<11>
                                                       ftop/gbe0/gmac/rxfun_outF/data1_reg_11
    -------------------------------------------------  ---------------------------
    Total                                      0.794ns (0.479ns logic, 0.315ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.796ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_17 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_sr_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.814ns (Levels of Logic = 0)
  Clock Path Skew:      0.018ns (0.116 - 0.098)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_17 to ftop/gbe0/gmac/rxfun_sr_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y164.XQ    Tcko                  0.396   ftop/gbe0/gmac/rxfun_sr<17>
                                                       ftop/gbe0/gmac/rxfun_sr_17
    SLICE_X110Y165.BX    net (fanout=3)        0.316   ftop/gbe0/gmac/rxfun_sr<17>
    SLICE_X110Y165.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxfun_sr<27>
                                                       ftop/gbe0/gmac/rxfun_sr_27
    -------------------------------------------------  ---------------------------
    Total                                      0.814ns (0.498ns logic, 0.316ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.797ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_7 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data1_reg_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.808ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.072 - 0.061)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_7 to ftop/gbe0/gmac/rxfun_outF/data1_reg_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y165.XQ    Tcko                  0.417   ftop/gbe0/gmac/rxfun_sr<7>
                                                       ftop/gbe0/gmac/rxfun_sr_7
    SLICE_X105Y164.BX    net (fanout=3)        0.329   ftop/gbe0/gmac/rxfun_sr<7>
    SLICE_X105Y164.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_outF/data1_reg<27>
                                                       ftop/gbe0/gmac/rxfun_outF/data1_reg_27
    -------------------------------------------------  ---------------------------
    Total                                      0.808ns (0.479ns logic, 0.329ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.799ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.847ns (Levels of Logic = 0)
  Clock Path Skew:      0.048ns (0.342 - 0.294)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_3 to ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y185.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_3
    SLICE_X98Y182.BX     net (fanout=1)        0.328   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<3>
    SLICE_X98Y182.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.847ns (0.519ns logic, 0.328ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.799ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem22.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.816ns (Levels of Logic = 1)
  Clock Path Skew:      0.017ns (0.446 - 0.429)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxF/Mram_fifoMem22.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y141.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxF/sGEnqPtr_2
    SLICE_X106Y141.G3    net (fanout=43)       0.398   ftop/gbe0/gmac/rxF/sGEnqPtr<2>
    SLICE_X106Y141.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/rxF/_varindex0000<21>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem22.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.816ns (0.418ns logic, 0.398ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.799ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem22.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.816ns (Levels of Logic = 1)
  Clock Path Skew:      0.017ns (0.446 - 0.429)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sGEnqPtr_2 to ftop/gbe0/gmac/rxF/Mram_fifoMem22.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y141.YQ    Tcko                  0.419   ftop/gbe0/gmac/rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxF/sGEnqPtr_2
    SLICE_X106Y141.G3    net (fanout=43)       0.398   ftop/gbe0/gmac/rxF/sGEnqPtr<2>
    SLICE_X106Y141.CLK   Tah         (-Th)     0.001   ftop/gbe0/gmac/rxF/_varindex0000<21>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem22.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.816ns (0.418ns logic, 0.398ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txF/dEnqPtr_1/SR
  Location pin: SLICE_X74Y183.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txF/dEnqPtr_1/SR
  Location pin: SLICE_X74Y183.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txF/dEnqPtr_0/SR
  Location pin: SLICE_X74Y183.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/txF/dEnqPtr_0/SR
  Location pin: SLICE_X74Y183.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_1/SR
  Location pin: SLICE_X100Y183.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_1/SR
  Location pin: SLICE_X100Y183.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_0/SR
  Location pin: SLICE_X100Y183.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_0/SR
  Location pin: SLICE_X100Y183.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_3/SR
  Location pin: SLICE_X98Y181.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_3/SR
  Location pin: SLICE_X98Y181.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_2/SR
  Location pin: SLICE_X98Y181.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_2/SR
  Location pin: SLICE_X98Y181.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr<5>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_5/SR
  Location pin: SLICE_X96Y180.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr<5>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_5/SR
  Location pin: SLICE_X96Y180.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr<5>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_4/SR
  Location pin: SLICE_X96Y180.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr<5>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/dGDeqPtr_4/SR
  Location pin: SLICE_X96Y180.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_3/SR
  Location pin: SLICE_X96Y203.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_3/SR
  Location pin: SLICE_X96Y203.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_2/SR
  Location pin: SLICE_X96Y203.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_2/SR
  Location pin: SLICE_X96Y203.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2537 paths analyzed, 478 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.388ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.612ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.257ns (Levels of Logic = 3)
  Clock Path Skew:      -0.131ns (0.609 - 0.740)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y174.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X105Y173.F1    net (fanout=20)       1.238   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X105Y173.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X104Y164.G1    net (fanout=2)        0.565   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X104Y164.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X106Y171.G3    net (fanout=34)       1.154   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X106Y171.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X106Y157.CE    net (fanout=17)       1.827   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X106Y157.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      7.257ns (2.473ns logic, 4.784ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.612ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.257ns (Levels of Logic = 3)
  Clock Path Skew:      -0.131ns (0.609 - 0.740)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y174.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X105Y173.F1    net (fanout=20)       1.238   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X105Y173.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X104Y164.G1    net (fanout=2)        0.565   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X104Y164.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X106Y171.G3    net (fanout=34)       1.154   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X106Y171.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X106Y157.CE    net (fanout=17)       1.827   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X106Y157.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_9
    -------------------------------------------------  ---------------------------
    Total                                      7.257ns (2.473ns logic, 4.784ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.631ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.241ns (Levels of Logic = 4)
  Clock Path Skew:      -0.128ns (0.609 - 0.737)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y172.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X105Y173.G4    net (fanout=4)        0.668   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X105Y173.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X105Y173.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X105Y173.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X104Y164.G1    net (fanout=2)        0.565   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X104Y164.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X106Y171.G3    net (fanout=34)       1.154   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X106Y171.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X106Y157.CE    net (fanout=17)       1.827   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X106Y157.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_9
    -------------------------------------------------  ---------------------------
    Total                                      7.241ns (3.005ns logic, 4.236ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.631ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.241ns (Levels of Logic = 4)
  Clock Path Skew:      -0.128ns (0.609 - 0.737)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y172.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X105Y173.G4    net (fanout=4)        0.668   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X105Y173.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X105Y173.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X105Y173.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X104Y164.G1    net (fanout=2)        0.565   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X104Y164.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X106Y171.G3    net (fanout=34)       1.154   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X106Y171.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X106Y157.CE    net (fanout=17)       1.827   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X106Y157.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_8
    -------------------------------------------------  ---------------------------
    Total                                      7.241ns (3.005ns logic, 4.236ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.261ns (Levels of Logic = 3)
  Clock Path Skew:      -0.107ns (0.633 - 0.740)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y174.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X105Y173.F1    net (fanout=20)       1.238   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X105Y173.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X104Y164.G1    net (fanout=2)        0.565   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X104Y164.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X106Y171.G3    net (fanout=34)       1.154   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X106Y171.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X108Y157.CE    net (fanout=17)       1.831   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X108Y157.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<19>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_19
    -------------------------------------------------  ---------------------------
    Total                                      7.261ns (2.473ns logic, 4.788ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.261ns (Levels of Logic = 3)
  Clock Path Skew:      -0.107ns (0.633 - 0.740)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y174.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X105Y173.F1    net (fanout=20)       1.238   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X105Y173.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X104Y164.G1    net (fanout=2)        0.565   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X104Y164.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X106Y171.G3    net (fanout=34)       1.154   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X106Y171.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X108Y156.CE    net (fanout=17)       1.831   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X108Y156.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_4
    -------------------------------------------------  ---------------------------
    Total                                      7.261ns (2.473ns logic, 4.788ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.261ns (Levels of Logic = 3)
  Clock Path Skew:      -0.107ns (0.633 - 0.740)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y174.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X105Y173.F1    net (fanout=20)       1.238   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X105Y173.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X104Y164.G1    net (fanout=2)        0.565   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X104Y164.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X106Y171.G3    net (fanout=34)       1.154   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X106Y171.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X108Y157.CE    net (fanout=17)       1.831   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X108Y157.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<19>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_18
    -------------------------------------------------  ---------------------------
    Total                                      7.261ns (2.473ns logic, 4.788ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.261ns (Levels of Logic = 3)
  Clock Path Skew:      -0.107ns (0.633 - 0.740)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y174.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X105Y173.F1    net (fanout=20)       1.238   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X105Y173.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X104Y164.G1    net (fanout=2)        0.565   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X104Y164.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X106Y171.G3    net (fanout=34)       1.154   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X106Y171.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X108Y156.CE    net (fanout=17)       1.831   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X108Y156.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      7.261ns (2.473ns logic, 4.788ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.651ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.245ns (Levels of Logic = 4)
  Clock Path Skew:      -0.104ns (0.633 - 0.737)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y172.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X105Y173.G4    net (fanout=4)        0.668   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X105Y173.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X105Y173.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X105Y173.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X104Y164.G1    net (fanout=2)        0.565   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X104Y164.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X106Y171.G3    net (fanout=34)       1.154   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X106Y171.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X108Y157.CE    net (fanout=17)       1.831   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X108Y157.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<19>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_18
    -------------------------------------------------  ---------------------------
    Total                                      7.245ns (3.005ns logic, 4.240ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.651ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.245ns (Levels of Logic = 4)
  Clock Path Skew:      -0.104ns (0.633 - 0.737)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y172.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X105Y173.G4    net (fanout=4)        0.668   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X105Y173.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X105Y173.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X105Y173.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X104Y164.G1    net (fanout=2)        0.565   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X104Y164.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X106Y171.G3    net (fanout=34)       1.154   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X106Y171.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X108Y156.CE    net (fanout=17)       1.831   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X108Y156.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_4
    -------------------------------------------------  ---------------------------
    Total                                      7.245ns (3.005ns logic, 4.240ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.651ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.245ns (Levels of Logic = 4)
  Clock Path Skew:      -0.104ns (0.633 - 0.737)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y172.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X105Y173.G4    net (fanout=4)        0.668   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X105Y173.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X105Y173.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X105Y173.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X104Y164.G1    net (fanout=2)        0.565   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X104Y164.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X106Y171.G3    net (fanout=34)       1.154   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X106Y171.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X108Y157.CE    net (fanout=17)       1.831   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X108Y157.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<19>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_19
    -------------------------------------------------  ---------------------------
    Total                                      7.245ns (3.005ns logic, 4.240ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.651ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.245ns (Levels of Logic = 4)
  Clock Path Skew:      -0.104ns (0.633 - 0.737)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y172.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X105Y173.G4    net (fanout=4)        0.668   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X105Y173.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X105Y173.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X105Y173.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X104Y164.G1    net (fanout=2)        0.565   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X104Y164.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X106Y171.G3    net (fanout=34)       1.154   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X106Y171.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X108Y156.CE    net (fanout=17)       1.831   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X108Y156.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_5
    -------------------------------------------------  ---------------------------
    Total                                      7.245ns (3.005ns logic, 4.240ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.820ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.032ns (Levels of Logic = 3)
  Clock Path Skew:      -0.148ns (0.592 - 0.740)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y174.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X105Y173.F1    net (fanout=20)       1.238   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X105Y173.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X104Y164.G1    net (fanout=2)        0.565   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X104Y164.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X106Y171.G3    net (fanout=34)       1.154   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X106Y171.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X104Y154.CE    net (fanout=17)       1.602   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X104Y154.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_30
    -------------------------------------------------  ---------------------------
    Total                                      7.032ns (2.473ns logic, 4.559ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.820ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_31 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.032ns (Levels of Logic = 3)
  Clock Path Skew:      -0.148ns (0.592 - 0.740)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y174.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X105Y173.F1    net (fanout=20)       1.238   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X105Y173.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X104Y164.G1    net (fanout=2)        0.565   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X104Y164.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X106Y171.G3    net (fanout=34)       1.154   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X106Y171.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X104Y154.CE    net (fanout=17)       1.602   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X104Y154.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_31
    -------------------------------------------------  ---------------------------
    Total                                      7.032ns (2.473ns logic, 4.559ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.839ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_30 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.016ns (Levels of Logic = 4)
  Clock Path Skew:      -0.145ns (0.592 - 0.737)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y172.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X105Y173.G4    net (fanout=4)        0.668   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X105Y173.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X105Y173.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X105Y173.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X104Y164.G1    net (fanout=2)        0.565   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X104Y164.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X106Y171.G3    net (fanout=34)       1.154   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X106Y171.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X104Y154.CE    net (fanout=17)       1.602   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X104Y154.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_30
    -------------------------------------------------  ---------------------------
    Total                                      7.016ns (3.005ns logic, 4.011ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.839ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_31 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.016ns (Levels of Logic = 4)
  Clock Path Skew:      -0.145ns (0.592 - 0.737)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y172.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X105Y173.G4    net (fanout=4)        0.668   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X105Y173.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X105Y173.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X105Y173.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X104Y164.G1    net (fanout=2)        0.565   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X104Y164.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X106Y171.G3    net (fanout=34)       1.154   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X106Y171.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X104Y154.CE    net (fanout=17)       1.602   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X104Y154.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_31
    -------------------------------------------------  ---------------------------
    Total                                      7.016ns (3.005ns logic, 4.011ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.857ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_21 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.013ns (Levels of Logic = 3)
  Clock Path Skew:      -0.130ns (0.610 - 0.740)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y174.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X105Y173.F1    net (fanout=20)       1.238   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X105Y173.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X104Y164.G1    net (fanout=2)        0.565   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X104Y164.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X106Y171.G3    net (fanout=34)       1.154   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X106Y171.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X108Y152.CE    net (fanout=17)       1.583   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X108Y152.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<21>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_21
    -------------------------------------------------  ---------------------------
    Total                                      7.013ns (2.473ns logic, 4.540ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.857ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_22 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.013ns (Levels of Logic = 3)
  Clock Path Skew:      -0.130ns (0.610 - 0.740)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y174.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X105Y173.F1    net (fanout=20)       1.238   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X105Y173.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X104Y164.G1    net (fanout=2)        0.565   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X104Y164.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X106Y171.G3    net (fanout=34)       1.154   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X106Y171.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X109Y153.CE    net (fanout=17)       1.583   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X109Y153.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<22>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_22
    -------------------------------------------------  ---------------------------
    Total                                      7.013ns (2.473ns logic, 4.540ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.857ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_20 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.013ns (Levels of Logic = 3)
  Clock Path Skew:      -0.130ns (0.610 - 0.740)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y174.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X105Y173.F1    net (fanout=20)       1.238   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X105Y173.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X104Y164.G1    net (fanout=2)        0.565   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X104Y164.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X106Y171.G3    net (fanout=34)       1.154   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X106Y171.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X108Y152.CE    net (fanout=17)       1.583   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X108Y152.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<21>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_20
    -------------------------------------------------  ---------------------------
    Total                                      7.013ns (2.473ns logic, 4.540ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.876ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_22 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.997ns (Levels of Logic = 4)
  Clock Path Skew:      -0.127ns (0.610 - 0.737)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y172.XQ    Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X105Y173.G4    net (fanout=4)        0.668   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X105Y173.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X105Y173.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X105Y173.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X104Y164.G1    net (fanout=2)        0.565   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X104Y164.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<23>
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance1
    SLICE_X106Y171.G3    net (fanout=34)       1.154   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X106Y171.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_crcEnd_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN1
    SLICE_X109Y153.CE    net (fanout=17)       1.583   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_EN
    SLICE_X109Y153.CLK   Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder<22>
                                                       ftop/gbe0/gmac/gmac/rxRS_crc/rRemainder_22
    -------------------------------------------------  ---------------------------
    Total                                      6.997ns (3.005ns logic, 3.992ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.675ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.779ns (Levels of Logic = 1)
  Clock Path Skew:      0.104ns (0.633 - 0.529)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y166.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X94Y169.G1     net (fanout=10)       0.361   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X94Y169.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.779ns (0.418ns logic, 0.361ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.675ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.779ns (Levels of Logic = 1)
  Clock Path Skew:      0.104ns (0.633 - 0.529)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y166.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X94Y169.G1     net (fanout=10)       0.361   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X94Y169.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.779ns (0.418ns logic, 0.361ns route)
                                                       (53.7% logic, 46.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.698ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.807ns (Levels of Logic = 1)
  Clock Path Skew:      0.109ns (0.638 - 0.529)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y166.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X92Y168.G2     net (fanout=13)       0.412   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X92Y168.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.807ns (0.395ns logic, 0.412ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.698ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.807ns (Levels of Logic = 1)
  Clock Path Skew:      0.109ns (0.638 - 0.529)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y166.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X92Y168.G2     net (fanout=13)       0.412   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X92Y168.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<6>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem7.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.807ns (0.395ns logic, 0.412ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.712ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxData_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.773ns (Levels of Logic = 0)
  Clock Path Skew:      0.061ns (0.469 - 0.408)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxData_1 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y155.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxData<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxData_1
    SLICE_X113Y154.BX    net (fanout=2)        0.315   ftop/gbe0/gmac/gmac/rxRS_rxData<1>
    SLICE_X113Y154.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_1
    -------------------------------------------------  ---------------------------
    Total                                      0.773ns (0.458ns logic, 0.315ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.770ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_33 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_41 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.844ns (Levels of Logic = 0)
  Clock Path Skew:      0.074ns (0.476 - 0.402)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_33 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X113Y172.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<33>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_33
    SLICE_X114Y172.BX    net (fanout=2)        0.346   ftop/gbe0/gmac/gmac/rxRS_rxPipe<33>
    SLICE_X114Y172.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<41>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_41
    -------------------------------------------------  ---------------------------
    Total                                      0.844ns (0.498ns logic, 0.346ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.780ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.785ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.032 - 0.027)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y163.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1
    SLICE_X88Y162.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>
    SLICE_X88Y162.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.785ns (0.498ns logic, 0.287ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.792ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxData_7 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.795ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.020 - 0.017)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxData_7 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y161.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxData_7
    SLICE_X115Y161.BX    net (fanout=3)        0.316   ftop/gbe0/gmac/gmac/rxRS_rxData<7>
    SLICE_X115Y161.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_7
    -------------------------------------------------  ---------------------------
    Total                                      0.795ns (0.479ns logic, 0.316ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.795ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_13 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.797ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.014 - 0.012)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_13 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y155.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<13>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_13
    SLICE_X105Y154.BX    net (fanout=2)        0.318   ftop/gbe0/gmac/gmac/rxRS_rxPipe<13>
    SLICE_X105Y154.CLK   Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_21
    -------------------------------------------------  ---------------------------
    Total                                      0.797ns (0.479ns logic, 0.318ns route)
                                                       (60.1% logic, 39.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.806ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxData_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.867ns (Levels of Logic = 0)
  Clock Path Skew:      0.061ns (0.469 - 0.408)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxData_0 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y155.YQ    Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxData<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxData_0
    SLICE_X113Y154.BY    net (fanout=2)        0.326   ftop/gbe0/gmac/gmac/rxRS_rxData<0>
    SLICE_X113Y154.CLK   Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxPipe<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_0
    -------------------------------------------------  ---------------------------
    Total                                      0.867ns (0.541ns logic, 0.326ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.817ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.921ns (Levels of Logic = 1)
  Clock Path Skew:      0.104ns (0.633 - 0.529)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y166.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X94Y169.G2     net (fanout=13)       0.526   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X94Y169.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.921ns (0.395ns logic, 0.526ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.817ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.921ns (Levels of Logic = 1)
  Clock Path Skew:      0.104ns (0.633 - 0.529)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y166.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1
    SLICE_X94Y169.G2     net (fanout=13)       0.526   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
    SLICE_X94Y169.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<7>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem8.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.921ns (0.395ns logic, 0.526ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.839ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_5 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.849ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.014 - 0.004)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_5 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y153.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_5
    SLICE_X104Y155.BX    net (fanout=2)        0.330   ftop/gbe0/gmac/gmac/rxRS_rxPipe<5>
    SLICE_X104Y155.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<13>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_13
    -------------------------------------------------  ---------------------------
    Total                                      0.849ns (0.519ns logic, 0.330ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.841ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_35 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_43 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.844ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.023 - 0.020)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_35 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y175.XQ    Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<35>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_35
    SLICE_X100Y174.BX    net (fanout=2)        0.346   ftop/gbe0/gmac/gmac/rxRS_rxPipe<35>
    SLICE_X100Y174.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<43>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_43
    -------------------------------------------------  ---------------------------
    Total                                      0.844ns (0.498ns logic, 0.346ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.855ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_17 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.860ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.008 - 0.003)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_17 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X106Y151.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_17
    SLICE_X106Y149.BX    net (fanout=2)        0.341   ftop/gbe0/gmac/gmac/rxRS_rxPipe<17>
    SLICE_X106Y149.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<25>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_25
    -------------------------------------------------  ---------------------------
    Total                                      0.860ns (0.519ns logic, 0.341ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.864ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.869ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.032 - 0.027)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y163.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_0
    SLICE_X88Y162.BY     net (fanout=1)        0.313   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<0>
    SLICE_X88Y162.CLK    Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.869ns (0.556ns logic, 0.313ns route)
                                                       (64.0% logic, 36.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.882ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxData_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.883ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.004 - 0.003)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxData_3 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X114Y152.XQ    Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxData_3
    SLICE_X114Y153.BX    net (fanout=2)        0.364   ftop/gbe0/gmac/gmac/rxRS_rxData<3>
    SLICE_X114Y153.CLK   Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_3
    -------------------------------------------------  ---------------------------
    Total                                      0.883ns (0.519ns logic, 0.364ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.884ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.986ns (Levels of Logic = 1)
  Clock Path Skew:      0.102ns (0.338 - 0.236)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y165.YQ     Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X92Y167.G3     net (fanout=13)       0.510   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X92Y167.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.986ns (0.476ns logic, 0.510ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.884ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.986ns (Levels of Logic = 1)
  Clock Path Skew:      0.102ns (0.338 - 0.236)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y165.YQ     Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X92Y166.G3     net (fanout=13)       0.510   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X92Y166.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<5>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem6.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.986ns (0.476ns logic, 0.510ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.884ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.986ns (Levels of Logic = 1)
  Clock Path Skew:      0.102ns (0.338 - 0.236)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y165.YQ     Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X92Y167.G3     net (fanout=13)       0.510   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X92Y167.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<4>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem5.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.986ns (0.476ns logic, 0.510ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0/SR
  Location pin: SLICE_X106Y164.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0/SR
  Location pin: SLICE_X106Y164.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3/SR
  Location pin: SLICE_X86Y165.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3/SR
  Location pin: SLICE_X86Y165.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2/SR
  Location pin: SLICE_X86Y165.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2/SR
  Location pin: SLICE_X86Y165.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1/SR
  Location pin: SLICE_X88Y162.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1/SR
  Location pin: SLICE_X88Y162.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0/SR
  Location pin: SLICE_X88Y162.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_0/SR
  Location pin: SLICE_X88Y162.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF_sFULL_N/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg/SR
  Location pin: SLICE_X88Y165.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF_sFULL_N/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg/SR
  Location pin: SLICE_X88Y165.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_1/SR
  Location pin: SLICE_X107Y165.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_1/SR
  Location pin: SLICE_X107Y165.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X87Y165.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3/SR
  Location pin: SLICE_X87Y165.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X87Y165.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_2/SR
  Location pin: SLICE_X87Y165.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X89Y164.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4/SR
  Location pin: SLICE_X89Y164.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clk0_unbuf"         TS_SYS0CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.672ns.
--------------------------------------------------------------------------------
Slack (setup path):     2.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clk0_rst (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.964ns (Levels of Logic = 0)
  Clock Path Skew:      -5.708ns (-1.416 - 4.292)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clk0_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y50.YQ      Tcko                  0.524   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X88Y67.SR      net (fanout=3)        1.007   ftop/clkN210/rstInD
    SLICE_X88Y67.CLK     Tsrck                 0.433   ftop/sys0Rst
                                                       ftop/clkN210/clk0_rst
    -------------------------------------------------  ---------------------------
    Total                                      1.964ns (0.957ns logic, 1.007ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      5.604ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clk0_rst (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.514ns (Levels of Logic = 0)
  Clock Path Skew:      -4.090ns (-0.656 - 3.434)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clk0_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y50.YQ      Tcko                  0.419   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X88Y67.SR      net (fanout=3)        0.805   ftop/clkN210/rstInD
    SLICE_X88Y67.CLK     Tcksr       (-Th)    -0.290   ftop/sys0Rst
                                                       ftop/clkN210/clk0_rst
    -------------------------------------------------  ---------------------------
    Total                                      1.514ns (0.709ns logic, 0.805ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X88Y67.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X88Y67.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X88Y67.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clkdv_unbuf"         TS_SYS0CLK * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 134054265 paths analyzed, 51496 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.863ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_3 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_771 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.800ns (Levels of Logic = 16)
  Clock Path Skew:      -0.063ns (0.617 - 0.680)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_3 to ftop/edp0/edp_dgdpTx_vec_771
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y80.XQ      Tcko                  0.495   ftop/edp0/dpControl<3>
                                                       ftop/edp0/dpControl_3
    SLICE_X68Y87.G2      net (fanout=3)        0.581   ftop/edp0/dpControl<3>
    SLICE_X68Y87.Y       Tilo                  0.616   ftop/edp0/N1499
                                                       ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q6_cmp_eq00001_1
    SLICE_X68Y87.F3      net (fanout=1)        0.021   ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q6_cmp_eq00001_1/O
    SLICE_X68Y87.X       Tilo                  0.601   ftop/edp0/N1499
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X69Y86.G3      net (fanout=3)        0.084   ftop/edp0/N1499
    SLICE_X69Y86.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_1
    SLICE_X71Y82.G3      net (fanout=4)        0.531   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X71Y82.Y       Tilo                  0.561   ftop/edp0/edp_dgdpTx_delta_enq_or0000
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta32_1
    SLICE_X72Y75.G3      net (fanout=14)       0.895   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta32
    SLICE_X72Y75.Y       Tilo                  0.616   ftop/edp0/x__h55198_and0010<4>2
                                                       ftop/edp0/x__h55198_and0010<4>221
    SLICE_X72Y68.G1      net (fanout=19)       0.660   ftop/edp0/N197
    SLICE_X72Y68.Y       Tilo                  0.616   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>_SW1
    SLICE_X72Y68.F4      net (fanout=1)        0.035   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>_SW1/O
    SLICE_X72Y68.X       Tilo                  0.601   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>
    SLICE_X75Y65.G4      net (fanout=14)       0.599   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>
    SLICE_X75Y65.Y       Tilo                  0.561   ftop/edp0/x__h55198_and0010<5>7
                                                       ftop/edp0/x__h55198_and0010<1>41
    SLICE_X74Y50.G1      net (fanout=39)       0.889   ftop/edp0/N143
    SLICE_X74Y50.Y       Tilo                  0.616   ftop/edp0/x__h55198<74>
                                                       ftop/edp0/x__h55198_and0008<4>_SW0
    SLICE_X74Y50.F4      net (fanout=1)        0.035   ftop/edp0/x__h55198_and0008<4>_SW0/O
    SLICE_X74Y50.X       Tilo                  0.601   ftop/edp0/x__h55198<74>
                                                       ftop/edp0/x__h55198_and0008<4>
    SLICE_X79Y52.G3      net (fanout=4)        1.054   ftop/edp0/x__h55198<74>
    SLICE_X79Y52.X       Tif5x                 0.791   ftop/edp0/Sh4075
                                                       ftop/edp0/Sh4075_F
                                                       ftop/edp0/Sh4075
    SLICE_X86Y48.F2      net (fanout=4)        1.340   ftop/edp0/Sh4075
    SLICE_X86Y48.X       Tif5x                 0.853   ftop/edp0/Sh4883
                                                       ftop/edp0/Sh488328_G
                                                       ftop/edp0/Sh488328
    SLICE_X89Y38.F4      net (fanout=4)        0.742   ftop/edp0/Sh4883
    SLICE_X89Y38.X       Tif5x                 0.791   ftop/edp0/Sh5731
                                                       ftop/edp0/Sh573128_G
                                                       ftop/edp0/Sh573128
    SLICE_X93Y36.F4      net (fanout=5)        0.542   ftop/edp0/Sh5731
    SLICE_X93Y36.X       Tilo                  0.562   ftop/edp0/N3180
                                                       ftop/edp0/Sh6659_SW0_SW0_SW0_SW1
    SLICE_X91Y36.G4      net (fanout=2)        0.311   ftop/edp0/N3180
    SLICE_X91Y36.X       Tif5x                 0.791   ftop/edp0/N1862
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7843<1>_SW0_F
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7843<1>_SW0
    SLICE_X94Y39.G4      net (fanout=1)        0.577   ftop/edp0/N1862
    SLICE_X94Y39.CLK     Tgck                  0.671   ftop/edp0/edp_dgdpTx_vec<771>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7843<1>
                                                       ftop/edp0/edp_dgdpTx_vec_771
    -------------------------------------------------  ---------------------------
    Total                                     19.800ns (10.904ns logic, 8.896ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_2 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_771 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.797ns (Levels of Logic = 16)
  Clock Path Skew:      -0.063ns (0.617 - 0.680)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_2 to ftop/edp0/edp_dgdpTx_vec_771
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y80.YQ      Tcko                  0.524   ftop/edp0/dpControl<3>
                                                       ftop/edp0/dpControl_2
    SLICE_X68Y87.G3      net (fanout=3)        0.549   ftop/edp0/dpControl<2>
    SLICE_X68Y87.Y       Tilo                  0.616   ftop/edp0/N1499
                                                       ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q6_cmp_eq00001_1
    SLICE_X68Y87.F3      net (fanout=1)        0.021   ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q6_cmp_eq00001_1/O
    SLICE_X68Y87.X       Tilo                  0.601   ftop/edp0/N1499
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X69Y86.G3      net (fanout=3)        0.084   ftop/edp0/N1499
    SLICE_X69Y86.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_1
    SLICE_X71Y82.G3      net (fanout=4)        0.531   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X71Y82.Y       Tilo                  0.561   ftop/edp0/edp_dgdpTx_delta_enq_or0000
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta32_1
    SLICE_X72Y75.G3      net (fanout=14)       0.895   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta32
    SLICE_X72Y75.Y       Tilo                  0.616   ftop/edp0/x__h55198_and0010<4>2
                                                       ftop/edp0/x__h55198_and0010<4>221
    SLICE_X72Y68.G1      net (fanout=19)       0.660   ftop/edp0/N197
    SLICE_X72Y68.Y       Tilo                  0.616   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>_SW1
    SLICE_X72Y68.F4      net (fanout=1)        0.035   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>_SW1/O
    SLICE_X72Y68.X       Tilo                  0.601   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>
    SLICE_X75Y65.G4      net (fanout=14)       0.599   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>
    SLICE_X75Y65.Y       Tilo                  0.561   ftop/edp0/x__h55198_and0010<5>7
                                                       ftop/edp0/x__h55198_and0010<1>41
    SLICE_X74Y50.G1      net (fanout=39)       0.889   ftop/edp0/N143
    SLICE_X74Y50.Y       Tilo                  0.616   ftop/edp0/x__h55198<74>
                                                       ftop/edp0/x__h55198_and0008<4>_SW0
    SLICE_X74Y50.F4      net (fanout=1)        0.035   ftop/edp0/x__h55198_and0008<4>_SW0/O
    SLICE_X74Y50.X       Tilo                  0.601   ftop/edp0/x__h55198<74>
                                                       ftop/edp0/x__h55198_and0008<4>
    SLICE_X79Y52.G3      net (fanout=4)        1.054   ftop/edp0/x__h55198<74>
    SLICE_X79Y52.X       Tif5x                 0.791   ftop/edp0/Sh4075
                                                       ftop/edp0/Sh4075_F
                                                       ftop/edp0/Sh4075
    SLICE_X86Y48.F2      net (fanout=4)        1.340   ftop/edp0/Sh4075
    SLICE_X86Y48.X       Tif5x                 0.853   ftop/edp0/Sh4883
                                                       ftop/edp0/Sh488328_G
                                                       ftop/edp0/Sh488328
    SLICE_X89Y38.F4      net (fanout=4)        0.742   ftop/edp0/Sh4883
    SLICE_X89Y38.X       Tif5x                 0.791   ftop/edp0/Sh5731
                                                       ftop/edp0/Sh573128_G
                                                       ftop/edp0/Sh573128
    SLICE_X93Y36.F4      net (fanout=5)        0.542   ftop/edp0/Sh5731
    SLICE_X93Y36.X       Tilo                  0.562   ftop/edp0/N3180
                                                       ftop/edp0/Sh6659_SW0_SW0_SW0_SW1
    SLICE_X91Y36.G4      net (fanout=2)        0.311   ftop/edp0/N3180
    SLICE_X91Y36.X       Tif5x                 0.791   ftop/edp0/N1862
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7843<1>_SW0_F
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7843<1>_SW0
    SLICE_X94Y39.G4      net (fanout=1)        0.577   ftop/edp0/N1862
    SLICE_X94Y39.CLK     Tgck                  0.671   ftop/edp0/edp_dgdpTx_vec<771>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7843<1>
                                                       ftop/edp0/edp_dgdpTx_vec_771
    -------------------------------------------------  ---------------------------
    Total                                     19.797ns (10.933ns logic, 8.864ns route)
                                                       (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_3 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_515 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.781ns (Levels of Logic = 16)
  Clock Path Skew:      -0.066ns (0.614 - 0.680)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_3 to ftop/edp0/edp_dgdpTx_vec_515
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y80.XQ      Tcko                  0.495   ftop/edp0/dpControl<3>
                                                       ftop/edp0/dpControl_3
    SLICE_X68Y87.G2      net (fanout=3)        0.581   ftop/edp0/dpControl<3>
    SLICE_X68Y87.Y       Tilo                  0.616   ftop/edp0/N1499
                                                       ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q6_cmp_eq00001_1
    SLICE_X68Y87.F3      net (fanout=1)        0.021   ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q6_cmp_eq00001_1/O
    SLICE_X68Y87.X       Tilo                  0.601   ftop/edp0/N1499
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X69Y86.G3      net (fanout=3)        0.084   ftop/edp0/N1499
    SLICE_X69Y86.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_1
    SLICE_X71Y82.G3      net (fanout=4)        0.531   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X71Y82.Y       Tilo                  0.561   ftop/edp0/edp_dgdpTx_delta_enq_or0000
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta32_1
    SLICE_X72Y75.G3      net (fanout=14)       0.895   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta32
    SLICE_X72Y75.Y       Tilo                  0.616   ftop/edp0/x__h55198_and0010<4>2
                                                       ftop/edp0/x__h55198_and0010<4>221
    SLICE_X72Y68.G1      net (fanout=19)       0.660   ftop/edp0/N197
    SLICE_X72Y68.Y       Tilo                  0.616   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>_SW1
    SLICE_X72Y68.F4      net (fanout=1)        0.035   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>_SW1/O
    SLICE_X72Y68.X       Tilo                  0.601   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>
    SLICE_X75Y65.G4      net (fanout=14)       0.599   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>
    SLICE_X75Y65.Y       Tilo                  0.561   ftop/edp0/x__h55198_and0010<5>7
                                                       ftop/edp0/x__h55198_and0010<1>41
    SLICE_X74Y50.G1      net (fanout=39)       0.889   ftop/edp0/N143
    SLICE_X74Y50.Y       Tilo                  0.616   ftop/edp0/x__h55198<74>
                                                       ftop/edp0/x__h55198_and0008<4>_SW0
    SLICE_X74Y50.F4      net (fanout=1)        0.035   ftop/edp0/x__h55198_and0008<4>_SW0/O
    SLICE_X74Y50.X       Tilo                  0.601   ftop/edp0/x__h55198<74>
                                                       ftop/edp0/x__h55198_and0008<4>
    SLICE_X79Y52.G3      net (fanout=4)        1.054   ftop/edp0/x__h55198<74>
    SLICE_X79Y52.X       Tif5x                 0.791   ftop/edp0/Sh4075
                                                       ftop/edp0/Sh4075_F
                                                       ftop/edp0/Sh4075
    SLICE_X86Y48.F2      net (fanout=4)        1.340   ftop/edp0/Sh4075
    SLICE_X86Y48.X       Tif5x                 0.853   ftop/edp0/Sh4883
                                                       ftop/edp0/Sh488328_G
                                                       ftop/edp0/Sh488328
    SLICE_X89Y38.F4      net (fanout=4)        0.742   ftop/edp0/Sh4883
    SLICE_X89Y38.X       Tif5x                 0.791   ftop/edp0/Sh5731
                                                       ftop/edp0/Sh573128_G
                                                       ftop/edp0/Sh573128
    SLICE_X93Y36.F4      net (fanout=5)        0.542   ftop/edp0/Sh5731
    SLICE_X93Y36.X       Tilo                  0.562   ftop/edp0/N3180
                                                       ftop/edp0/Sh6659_SW0_SW0_SW0_SW1
    SLICE_X94Y37.G3      net (fanout=2)        0.314   ftop/edp0/N3180
    SLICE_X94Y37.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<259>
                                                       ftop/edp0/Sh6659
    SLICE_X99Y41.F2      net (fanout=2)        0.799   ftop/edp0/Sh6659
    SLICE_X99Y41.CLK     Tfck                  0.602   ftop/edp0/edp_dgdpTx_vec<515>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7869<5>361
                                                       ftop/edp0/edp_dgdpTx_vec_515
    -------------------------------------------------  ---------------------------
    Total                                     19.781ns (10.660ns logic, 9.121ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_2 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_515 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.778ns (Levels of Logic = 16)
  Clock Path Skew:      -0.066ns (0.614 - 0.680)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_2 to ftop/edp0/edp_dgdpTx_vec_515
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y80.YQ      Tcko                  0.524   ftop/edp0/dpControl<3>
                                                       ftop/edp0/dpControl_2
    SLICE_X68Y87.G3      net (fanout=3)        0.549   ftop/edp0/dpControl<2>
    SLICE_X68Y87.Y       Tilo                  0.616   ftop/edp0/N1499
                                                       ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q6_cmp_eq00001_1
    SLICE_X68Y87.F3      net (fanout=1)        0.021   ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q6_cmp_eq00001_1/O
    SLICE_X68Y87.X       Tilo                  0.601   ftop/edp0/N1499
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X69Y86.G3      net (fanout=3)        0.084   ftop/edp0/N1499
    SLICE_X69Y86.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_1
    SLICE_X71Y82.G3      net (fanout=4)        0.531   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X71Y82.Y       Tilo                  0.561   ftop/edp0/edp_dgdpTx_delta_enq_or0000
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta32_1
    SLICE_X72Y75.G3      net (fanout=14)       0.895   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta32
    SLICE_X72Y75.Y       Tilo                  0.616   ftop/edp0/x__h55198_and0010<4>2
                                                       ftop/edp0/x__h55198_and0010<4>221
    SLICE_X72Y68.G1      net (fanout=19)       0.660   ftop/edp0/N197
    SLICE_X72Y68.Y       Tilo                  0.616   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>_SW1
    SLICE_X72Y68.F4      net (fanout=1)        0.035   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>_SW1/O
    SLICE_X72Y68.X       Tilo                  0.601   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>
    SLICE_X75Y65.G4      net (fanout=14)       0.599   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>
    SLICE_X75Y65.Y       Tilo                  0.561   ftop/edp0/x__h55198_and0010<5>7
                                                       ftop/edp0/x__h55198_and0010<1>41
    SLICE_X74Y50.G1      net (fanout=39)       0.889   ftop/edp0/N143
    SLICE_X74Y50.Y       Tilo                  0.616   ftop/edp0/x__h55198<74>
                                                       ftop/edp0/x__h55198_and0008<4>_SW0
    SLICE_X74Y50.F4      net (fanout=1)        0.035   ftop/edp0/x__h55198_and0008<4>_SW0/O
    SLICE_X74Y50.X       Tilo                  0.601   ftop/edp0/x__h55198<74>
                                                       ftop/edp0/x__h55198_and0008<4>
    SLICE_X79Y52.G3      net (fanout=4)        1.054   ftop/edp0/x__h55198<74>
    SLICE_X79Y52.X       Tif5x                 0.791   ftop/edp0/Sh4075
                                                       ftop/edp0/Sh4075_F
                                                       ftop/edp0/Sh4075
    SLICE_X86Y48.F2      net (fanout=4)        1.340   ftop/edp0/Sh4075
    SLICE_X86Y48.X       Tif5x                 0.853   ftop/edp0/Sh4883
                                                       ftop/edp0/Sh488328_G
                                                       ftop/edp0/Sh488328
    SLICE_X89Y38.F4      net (fanout=4)        0.742   ftop/edp0/Sh4883
    SLICE_X89Y38.X       Tif5x                 0.791   ftop/edp0/Sh5731
                                                       ftop/edp0/Sh573128_G
                                                       ftop/edp0/Sh573128
    SLICE_X93Y36.F4      net (fanout=5)        0.542   ftop/edp0/Sh5731
    SLICE_X93Y36.X       Tilo                  0.562   ftop/edp0/N3180
                                                       ftop/edp0/Sh6659_SW0_SW0_SW0_SW1
    SLICE_X94Y37.G3      net (fanout=2)        0.314   ftop/edp0/N3180
    SLICE_X94Y37.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<259>
                                                       ftop/edp0/Sh6659
    SLICE_X99Y41.F2      net (fanout=2)        0.799   ftop/edp0/Sh6659
    SLICE_X99Y41.CLK     Tfck                  0.602   ftop/edp0/edp_dgdpTx_vec<515>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7869<5>361
                                                       ftop/edp0/edp_dgdpTx_vec_515
    -------------------------------------------------  ---------------------------
    Total                                     19.778ns (10.689ns logic, 9.089ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_3 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_750 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.743ns (Levels of Logic = 17)
  Clock Path Skew:      -0.068ns (0.612 - 0.680)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_3 to ftop/edp0/edp_dgdpTx_vec_750
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y80.XQ      Tcko                  0.495   ftop/edp0/dpControl<3>
                                                       ftop/edp0/dpControl_3
    SLICE_X68Y87.G2      net (fanout=3)        0.581   ftop/edp0/dpControl<3>
    SLICE_X68Y87.Y       Tilo                  0.616   ftop/edp0/N1499
                                                       ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q6_cmp_eq00001_1
    SLICE_X68Y87.F3      net (fanout=1)        0.021   ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q6_cmp_eq00001_1/O
    SLICE_X68Y87.X       Tilo                  0.601   ftop/edp0/N1499
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X69Y86.G3      net (fanout=3)        0.084   ftop/edp0/N1499
    SLICE_X69Y86.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_1
    SLICE_X71Y82.G3      net (fanout=4)        0.531   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X71Y82.Y       Tilo                  0.561   ftop/edp0/edp_dgdpTx_delta_enq_or0000
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta32_1
    SLICE_X72Y75.G3      net (fanout=14)       0.895   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta32
    SLICE_X72Y75.Y       Tilo                  0.616   ftop/edp0/x__h55198_and0010<4>2
                                                       ftop/edp0/x__h55198_and0010<4>221
    SLICE_X72Y68.G1      net (fanout=19)       0.660   ftop/edp0/N197
    SLICE_X72Y68.Y       Tilo                  0.616   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>_SW1
    SLICE_X72Y68.F4      net (fanout=1)        0.035   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>_SW1/O
    SLICE_X72Y68.X       Tilo                  0.601   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>
    SLICE_X74Y67.G4      net (fanout=14)       0.725   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>
    SLICE_X74Y67.Y       Tilo                  0.616   ftop/edp0/x__h55198_and0015<0>4
                                                       ftop/edp0/x__h55198_and0014<0>51
    SLICE_X74Y58.G3      net (fanout=8)        0.551   ftop/edp0/N215
    SLICE_X74Y58.Y       Tilo                  0.616   ftop/edp0/x__h55198<2>
                                                       ftop/edp0/x__h55198_and0015<2>4
    SLICE_X74Y52.G2      net (fanout=2)        1.261   ftop/edp0/x__h55198_and0015<2>4
    SLICE_X74Y52.X       Tif5x                 0.853   ftop/edp0/N819
                                                       ftop/edp0/Sh4002_SW0_F
                                                       ftop/edp0/Sh4002_SW0
    SLICE_X74Y53.F1      net (fanout=2)        0.118   ftop/edp0/N819
    SLICE_X74Y53.X       Tilo                  0.601   ftop/edp0/Sh4002
                                                       ftop/edp0/Sh4002
    SLICE_X88Y52.F4      net (fanout=6)        0.620   ftop/edp0/Sh4002
    SLICE_X88Y52.X       Tif5x                 0.853   ftop/edp0/Sh4814
                                                       ftop/edp0/Sh481430_G
                                                       ftop/edp0/Sh481430
    SLICE_X89Y60.G4      net (fanout=8)        0.534   ftop/edp0/Sh4814
    SLICE_X89Y60.Y       Tilo                  0.561   ftop/edp0/N1457
                                                       ftop/edp0/Sh5646_SW0
    SLICE_X90Y65.G3      net (fanout=2)        0.492   ftop/edp0/N779
    SLICE_X90Y65.Y       Tilo                  0.616   ftop/edp0/N651
                                                       ftop/edp0/Sh5646
    SLICE_X90Y65.F3      net (fanout=5)        0.061   ftop/edp0/Sh5646
    SLICE_X90Y65.X       Tilo                  0.601   ftop/edp0/N651
                                                       ftop/edp0/Sh6638_SW0
    SLICE_X94Y66.G3      net (fanout=1)        0.765   ftop/edp0/N651
    SLICE_X94Y66.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<238>
                                                       ftop/edp0/Sh6638
    SLICE_X95Y69.G2      net (fanout=3)        0.608   ftop/edp0/Sh6638
    SLICE_X95Y69.CLK     Tgck                  0.601   ftop/edp0/edp_dgdpTx_vec<751>
                                                       ftop/edp0/edp_dgdpTx_vec_750_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_750
    -------------------------------------------------  ---------------------------
    Total                                     19.743ns (11.201ns logic, 8.542ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.192ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_2 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_750 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.740ns (Levels of Logic = 17)
  Clock Path Skew:      -0.068ns (0.612 - 0.680)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_2 to ftop/edp0/edp_dgdpTx_vec_750
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y80.YQ      Tcko                  0.524   ftop/edp0/dpControl<3>
                                                       ftop/edp0/dpControl_2
    SLICE_X68Y87.G3      net (fanout=3)        0.549   ftop/edp0/dpControl<2>
    SLICE_X68Y87.Y       Tilo                  0.616   ftop/edp0/N1499
                                                       ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q6_cmp_eq00001_1
    SLICE_X68Y87.F3      net (fanout=1)        0.021   ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q6_cmp_eq00001_1/O
    SLICE_X68Y87.X       Tilo                  0.601   ftop/edp0/N1499
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X69Y86.G3      net (fanout=3)        0.084   ftop/edp0/N1499
    SLICE_X69Y86.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_1
    SLICE_X71Y82.G3      net (fanout=4)        0.531   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X71Y82.Y       Tilo                  0.561   ftop/edp0/edp_dgdpTx_delta_enq_or0000
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta32_1
    SLICE_X72Y75.G3      net (fanout=14)       0.895   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta32
    SLICE_X72Y75.Y       Tilo                  0.616   ftop/edp0/x__h55198_and0010<4>2
                                                       ftop/edp0/x__h55198_and0010<4>221
    SLICE_X72Y68.G1      net (fanout=19)       0.660   ftop/edp0/N197
    SLICE_X72Y68.Y       Tilo                  0.616   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>_SW1
    SLICE_X72Y68.F4      net (fanout=1)        0.035   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>_SW1/O
    SLICE_X72Y68.X       Tilo                  0.601   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>
    SLICE_X74Y67.G4      net (fanout=14)       0.725   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>
    SLICE_X74Y67.Y       Tilo                  0.616   ftop/edp0/x__h55198_and0015<0>4
                                                       ftop/edp0/x__h55198_and0014<0>51
    SLICE_X74Y58.G3      net (fanout=8)        0.551   ftop/edp0/N215
    SLICE_X74Y58.Y       Tilo                  0.616   ftop/edp0/x__h55198<2>
                                                       ftop/edp0/x__h55198_and0015<2>4
    SLICE_X74Y52.G2      net (fanout=2)        1.261   ftop/edp0/x__h55198_and0015<2>4
    SLICE_X74Y52.X       Tif5x                 0.853   ftop/edp0/N819
                                                       ftop/edp0/Sh4002_SW0_F
                                                       ftop/edp0/Sh4002_SW0
    SLICE_X74Y53.F1      net (fanout=2)        0.118   ftop/edp0/N819
    SLICE_X74Y53.X       Tilo                  0.601   ftop/edp0/Sh4002
                                                       ftop/edp0/Sh4002
    SLICE_X88Y52.F4      net (fanout=6)        0.620   ftop/edp0/Sh4002
    SLICE_X88Y52.X       Tif5x                 0.853   ftop/edp0/Sh4814
                                                       ftop/edp0/Sh481430_G
                                                       ftop/edp0/Sh481430
    SLICE_X89Y60.G4      net (fanout=8)        0.534   ftop/edp0/Sh4814
    SLICE_X89Y60.Y       Tilo                  0.561   ftop/edp0/N1457
                                                       ftop/edp0/Sh5646_SW0
    SLICE_X90Y65.G3      net (fanout=2)        0.492   ftop/edp0/N779
    SLICE_X90Y65.Y       Tilo                  0.616   ftop/edp0/N651
                                                       ftop/edp0/Sh5646
    SLICE_X90Y65.F3      net (fanout=5)        0.061   ftop/edp0/Sh5646
    SLICE_X90Y65.X       Tilo                  0.601   ftop/edp0/N651
                                                       ftop/edp0/Sh6638_SW0
    SLICE_X94Y66.G3      net (fanout=1)        0.765   ftop/edp0/N651
    SLICE_X94Y66.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<238>
                                                       ftop/edp0/Sh6638
    SLICE_X95Y69.G2      net (fanout=3)        0.608   ftop/edp0/Sh6638
    SLICE_X95Y69.CLK     Tgck                  0.601   ftop/edp0/edp_dgdpTx_vec<751>
                                                       ftop/edp0/edp_dgdpTx_vec_750_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_750
    -------------------------------------------------  ---------------------------
    Total                                     19.740ns (11.230ns logic, 8.510ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.194ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_3 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_403 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.756ns (Levels of Logic = 16)
  Clock Path Skew:      -0.050ns (0.630 - 0.680)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_3 to ftop/edp0/edp_dgdpTx_vec_403
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y80.XQ      Tcko                  0.495   ftop/edp0/dpControl<3>
                                                       ftop/edp0/dpControl_3
    SLICE_X68Y87.G2      net (fanout=3)        0.581   ftop/edp0/dpControl<3>
    SLICE_X68Y87.Y       Tilo                  0.616   ftop/edp0/N1499
                                                       ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q6_cmp_eq00001_1
    SLICE_X68Y87.F3      net (fanout=1)        0.021   ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q6_cmp_eq00001_1/O
    SLICE_X68Y87.X       Tilo                  0.601   ftop/edp0/N1499
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X69Y86.G3      net (fanout=3)        0.084   ftop/edp0/N1499
    SLICE_X69Y86.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_1
    SLICE_X71Y82.G3      net (fanout=4)        0.531   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X71Y82.Y       Tilo                  0.561   ftop/edp0/edp_dgdpTx_delta_enq_or0000
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta32_1
    SLICE_X72Y75.G3      net (fanout=14)       0.895   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta32
    SLICE_X72Y75.Y       Tilo                  0.616   ftop/edp0/x__h55198_and0010<4>2
                                                       ftop/edp0/x__h55198_and0010<4>221
    SLICE_X72Y68.G1      net (fanout=19)       0.660   ftop/edp0/N197
    SLICE_X72Y68.Y       Tilo                  0.616   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>_SW1
    SLICE_X72Y68.F4      net (fanout=1)        0.035   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>_SW1/O
    SLICE_X72Y68.X       Tilo                  0.601   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>
    SLICE_X75Y65.G4      net (fanout=14)       0.599   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>
    SLICE_X75Y65.Y       Tilo                  0.561   ftop/edp0/x__h55198_and0010<5>7
                                                       ftop/edp0/x__h55198_and0010<1>41
    SLICE_X74Y50.G1      net (fanout=39)       0.889   ftop/edp0/N143
    SLICE_X74Y50.Y       Tilo                  0.616   ftop/edp0/x__h55198<74>
                                                       ftop/edp0/x__h55198_and0008<4>_SW0
    SLICE_X74Y50.F4      net (fanout=1)        0.035   ftop/edp0/x__h55198_and0008<4>_SW0/O
    SLICE_X74Y50.X       Tilo                  0.601   ftop/edp0/x__h55198<74>
                                                       ftop/edp0/x__h55198_and0008<4>
    SLICE_X79Y52.G3      net (fanout=4)        1.054   ftop/edp0/x__h55198<74>
    SLICE_X79Y52.X       Tif5x                 0.791   ftop/edp0/Sh4075
                                                       ftop/edp0/Sh4075_F
                                                       ftop/edp0/Sh4075
    SLICE_X86Y48.F2      net (fanout=4)        1.340   ftop/edp0/Sh4075
    SLICE_X86Y48.X       Tif5x                 0.853   ftop/edp0/Sh4883
                                                       ftop/edp0/Sh488328_G
                                                       ftop/edp0/Sh488328
    SLICE_X88Y43.G1      net (fanout=4)        0.614   ftop/edp0/Sh4883
    SLICE_X88Y43.X       Tif5x                 0.853   ftop/edp0/Sh5683
                                                       ftop/edp0/Sh568328_F
                                                       ftop/edp0/Sh568328
    SLICE_X91Y41.F4      net (fanout=4)        0.326   ftop/edp0/Sh5683
    SLICE_X91Y41.X       Tilo                  0.562   ftop/edp0/N3165
                                                       ftop/edp0/Sh6547_SW0_SW0
    SLICE_X99Y35.G3      net (fanout=1)        0.821   ftop/edp0/N3165
    SLICE_X99Y35.Y       Tilo                  0.561   ftop/edp0/edp_dgdpTx_vec<147>
                                                       ftop/edp0/Sh6547
    SLICE_X101Y33.F2     net (fanout=3)        0.604   ftop/edp0/Sh6547
    SLICE_X101Y33.CLK    Tfck                  0.602   ftop/edp0/edp_dgdpTx_vec<403>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7880<3>321
                                                       ftop/edp0/edp_dgdpTx_vec_403
    -------------------------------------------------  ---------------------------
    Total                                     19.756ns (10.667ns logic, 9.089ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.197ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_2 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_403 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.753ns (Levels of Logic = 16)
  Clock Path Skew:      -0.050ns (0.630 - 0.680)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_2 to ftop/edp0/edp_dgdpTx_vec_403
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y80.YQ      Tcko                  0.524   ftop/edp0/dpControl<3>
                                                       ftop/edp0/dpControl_2
    SLICE_X68Y87.G3      net (fanout=3)        0.549   ftop/edp0/dpControl<2>
    SLICE_X68Y87.Y       Tilo                  0.616   ftop/edp0/N1499
                                                       ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q6_cmp_eq00001_1
    SLICE_X68Y87.F3      net (fanout=1)        0.021   ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q6_cmp_eq00001_1/O
    SLICE_X68Y87.X       Tilo                  0.601   ftop/edp0/N1499
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X69Y86.G3      net (fanout=3)        0.084   ftop/edp0/N1499
    SLICE_X69Y86.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_1
    SLICE_X71Y82.G3      net (fanout=4)        0.531   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X71Y82.Y       Tilo                  0.561   ftop/edp0/edp_dgdpTx_delta_enq_or0000
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta32_1
    SLICE_X72Y75.G3      net (fanout=14)       0.895   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta32
    SLICE_X72Y75.Y       Tilo                  0.616   ftop/edp0/x__h55198_and0010<4>2
                                                       ftop/edp0/x__h55198_and0010<4>221
    SLICE_X72Y68.G1      net (fanout=19)       0.660   ftop/edp0/N197
    SLICE_X72Y68.Y       Tilo                  0.616   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>_SW1
    SLICE_X72Y68.F4      net (fanout=1)        0.035   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>_SW1/O
    SLICE_X72Y68.X       Tilo                  0.601   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>
    SLICE_X75Y65.G4      net (fanout=14)       0.599   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>
    SLICE_X75Y65.Y       Tilo                  0.561   ftop/edp0/x__h55198_and0010<5>7
                                                       ftop/edp0/x__h55198_and0010<1>41
    SLICE_X74Y50.G1      net (fanout=39)       0.889   ftop/edp0/N143
    SLICE_X74Y50.Y       Tilo                  0.616   ftop/edp0/x__h55198<74>
                                                       ftop/edp0/x__h55198_and0008<4>_SW0
    SLICE_X74Y50.F4      net (fanout=1)        0.035   ftop/edp0/x__h55198_and0008<4>_SW0/O
    SLICE_X74Y50.X       Tilo                  0.601   ftop/edp0/x__h55198<74>
                                                       ftop/edp0/x__h55198_and0008<4>
    SLICE_X79Y52.G3      net (fanout=4)        1.054   ftop/edp0/x__h55198<74>
    SLICE_X79Y52.X       Tif5x                 0.791   ftop/edp0/Sh4075
                                                       ftop/edp0/Sh4075_F
                                                       ftop/edp0/Sh4075
    SLICE_X86Y48.F2      net (fanout=4)        1.340   ftop/edp0/Sh4075
    SLICE_X86Y48.X       Tif5x                 0.853   ftop/edp0/Sh4883
                                                       ftop/edp0/Sh488328_G
                                                       ftop/edp0/Sh488328
    SLICE_X88Y43.G1      net (fanout=4)        0.614   ftop/edp0/Sh4883
    SLICE_X88Y43.X       Tif5x                 0.853   ftop/edp0/Sh5683
                                                       ftop/edp0/Sh568328_F
                                                       ftop/edp0/Sh568328
    SLICE_X91Y41.F4      net (fanout=4)        0.326   ftop/edp0/Sh5683
    SLICE_X91Y41.X       Tilo                  0.562   ftop/edp0/N3165
                                                       ftop/edp0/Sh6547_SW0_SW0
    SLICE_X99Y35.G3      net (fanout=1)        0.821   ftop/edp0/N3165
    SLICE_X99Y35.Y       Tilo                  0.561   ftop/edp0/edp_dgdpTx_vec<147>
                                                       ftop/edp0/Sh6547
    SLICE_X101Y33.F2     net (fanout=3)        0.604   ftop/edp0/Sh6547
    SLICE_X101Y33.CLK    Tfck                  0.602   ftop/edp0/edp_dgdpTx_vec<403>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7880<3>321
                                                       ftop/edp0/edp_dgdpTx_vec_403
    -------------------------------------------------  ---------------------------
    Total                                     19.753ns (10.696ns logic, 9.057ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_3 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_658 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.644ns (Levels of Logic = 16)
  Clock Path Skew:      -0.127ns (0.553 - 0.680)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_3 to ftop/edp0/edp_dgdpTx_vec_658
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y80.XQ      Tcko                  0.495   ftop/edp0/dpControl<3>
                                                       ftop/edp0/dpControl_3
    SLICE_X68Y87.G2      net (fanout=3)        0.581   ftop/edp0/dpControl<3>
    SLICE_X68Y87.Y       Tilo                  0.616   ftop/edp0/N1499
                                                       ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q6_cmp_eq00001_1
    SLICE_X68Y87.F3      net (fanout=1)        0.021   ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q6_cmp_eq00001_1/O
    SLICE_X68Y87.X       Tilo                  0.601   ftop/edp0/N1499
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X69Y86.G3      net (fanout=3)        0.084   ftop/edp0/N1499
    SLICE_X69Y86.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_1
    SLICE_X71Y82.G3      net (fanout=4)        0.531   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X71Y82.Y       Tilo                  0.561   ftop/edp0/edp_dgdpTx_delta_enq_or0000
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta32_1
    SLICE_X72Y75.G3      net (fanout=14)       0.895   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta32
    SLICE_X72Y75.Y       Tilo                  0.616   ftop/edp0/x__h55198_and0010<4>2
                                                       ftop/edp0/x__h55198_and0010<4>221
    SLICE_X72Y68.G1      net (fanout=19)       0.660   ftop/edp0/N197
    SLICE_X72Y68.Y       Tilo                  0.616   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>_SW1
    SLICE_X72Y68.F4      net (fanout=1)        0.035   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>_SW1/O
    SLICE_X72Y68.X       Tilo                  0.601   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>
    SLICE_X74Y67.G4      net (fanout=14)       0.725   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>
    SLICE_X74Y67.Y       Tilo                  0.616   ftop/edp0/x__h55198_and0015<0>4
                                                       ftop/edp0/x__h55198_and0014<0>51
    SLICE_X74Y58.G3      net (fanout=8)        0.551   ftop/edp0/N215
    SLICE_X74Y58.Y       Tilo                  0.616   ftop/edp0/x__h55198<2>
                                                       ftop/edp0/x__h55198_and0015<2>4
    SLICE_X74Y52.G2      net (fanout=2)        1.261   ftop/edp0/x__h55198_and0015<2>4
    SLICE_X74Y52.X       Tif5x                 0.853   ftop/edp0/N819
                                                       ftop/edp0/Sh4002_SW0_F
                                                       ftop/edp0/Sh4002_SW0
    SLICE_X74Y53.F1      net (fanout=2)        0.118   ftop/edp0/N819
    SLICE_X74Y53.X       Tilo                  0.601   ftop/edp0/Sh4002
                                                       ftop/edp0/Sh4002
    SLICE_X81Y34.F4      net (fanout=6)        0.997   ftop/edp0/Sh4002
    SLICE_X81Y34.X       Tilo                  0.562   ftop/edp0/N1489
                                                       ftop/edp0/Sh5618_SW0
    SLICE_X92Y27.G4      net (fanout=1)        1.195   ftop/edp0/N1489
    SLICE_X92Y27.Y       Tilo                  0.616   ftop/edp0/Sh6418
                                                       ftop/edp0/Sh5618
    SLICE_X96Y22.G3      net (fanout=6)        0.548   ftop/edp0/Sh5618
    SLICE_X96Y22.Y       Tilo                  0.616   ftop/edp0/Sh6546
                                                       ftop/edp0/Sh6546_SW0
    SLICE_X96Y22.F1      net (fanout=1)        0.373   ftop/edp0/Sh6546_SW0/O
    SLICE_X96Y22.X       Tilo                  0.601   ftop/edp0/Sh6546
                                                       ftop/edp0/Sh6546
    SLICE_X97Y24.F1      net (fanout=3)        0.719   ftop/edp0/Sh6546
    SLICE_X97Y24.CLK     Tfck                  0.602   ftop/edp0/edp_dgdpTx_vec<658>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7855<8>471
                                                       ftop/edp0/edp_dgdpTx_vec_658
    -------------------------------------------------  ---------------------------
    Total                                     19.644ns (10.350ns logic, 9.294ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_2 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_658 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.641ns (Levels of Logic = 16)
  Clock Path Skew:      -0.127ns (0.553 - 0.680)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_2 to ftop/edp0/edp_dgdpTx_vec_658
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y80.YQ      Tcko                  0.524   ftop/edp0/dpControl<3>
                                                       ftop/edp0/dpControl_2
    SLICE_X68Y87.G3      net (fanout=3)        0.549   ftop/edp0/dpControl<2>
    SLICE_X68Y87.Y       Tilo                  0.616   ftop/edp0/N1499
                                                       ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q6_cmp_eq00001_1
    SLICE_X68Y87.F3      net (fanout=1)        0.021   ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q6_cmp_eq00001_1/O
    SLICE_X68Y87.X       Tilo                  0.601   ftop/edp0/N1499
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X69Y86.G3      net (fanout=3)        0.084   ftop/edp0/N1499
    SLICE_X69Y86.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_1
    SLICE_X71Y82.G3      net (fanout=4)        0.531   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X71Y82.Y       Tilo                  0.561   ftop/edp0/edp_dgdpTx_delta_enq_or0000
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta32_1
    SLICE_X72Y75.G3      net (fanout=14)       0.895   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta32
    SLICE_X72Y75.Y       Tilo                  0.616   ftop/edp0/x__h55198_and0010<4>2
                                                       ftop/edp0/x__h55198_and0010<4>221
    SLICE_X72Y68.G1      net (fanout=19)       0.660   ftop/edp0/N197
    SLICE_X72Y68.Y       Tilo                  0.616   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>_SW1
    SLICE_X72Y68.F4      net (fanout=1)        0.035   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>_SW1/O
    SLICE_X72Y68.X       Tilo                  0.601   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>
    SLICE_X74Y67.G4      net (fanout=14)       0.725   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>
    SLICE_X74Y67.Y       Tilo                  0.616   ftop/edp0/x__h55198_and0015<0>4
                                                       ftop/edp0/x__h55198_and0014<0>51
    SLICE_X74Y58.G3      net (fanout=8)        0.551   ftop/edp0/N215
    SLICE_X74Y58.Y       Tilo                  0.616   ftop/edp0/x__h55198<2>
                                                       ftop/edp0/x__h55198_and0015<2>4
    SLICE_X74Y52.G2      net (fanout=2)        1.261   ftop/edp0/x__h55198_and0015<2>4
    SLICE_X74Y52.X       Tif5x                 0.853   ftop/edp0/N819
                                                       ftop/edp0/Sh4002_SW0_F
                                                       ftop/edp0/Sh4002_SW0
    SLICE_X74Y53.F1      net (fanout=2)        0.118   ftop/edp0/N819
    SLICE_X74Y53.X       Tilo                  0.601   ftop/edp0/Sh4002
                                                       ftop/edp0/Sh4002
    SLICE_X81Y34.F4      net (fanout=6)        0.997   ftop/edp0/Sh4002
    SLICE_X81Y34.X       Tilo                  0.562   ftop/edp0/N1489
                                                       ftop/edp0/Sh5618_SW0
    SLICE_X92Y27.G4      net (fanout=1)        1.195   ftop/edp0/N1489
    SLICE_X92Y27.Y       Tilo                  0.616   ftop/edp0/Sh6418
                                                       ftop/edp0/Sh5618
    SLICE_X96Y22.G3      net (fanout=6)        0.548   ftop/edp0/Sh5618
    SLICE_X96Y22.Y       Tilo                  0.616   ftop/edp0/Sh6546
                                                       ftop/edp0/Sh6546_SW0
    SLICE_X96Y22.F1      net (fanout=1)        0.373   ftop/edp0/Sh6546_SW0/O
    SLICE_X96Y22.X       Tilo                  0.601   ftop/edp0/Sh6546
                                                       ftop/edp0/Sh6546
    SLICE_X97Y24.F1      net (fanout=3)        0.719   ftop/edp0/Sh6546
    SLICE_X97Y24.CLK     Tfck                  0.602   ftop/edp0/edp_dgdpTx_vec<658>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7855<8>471
                                                       ftop/edp0/edp_dgdpTx_vec_658
    -------------------------------------------------  ---------------------------
    Total                                     19.641ns (10.379ns logic, 9.262ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_3 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_391 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.684ns (Levels of Logic = 15)
  Clock Path Skew:      -0.083ns (0.597 - 0.680)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_3 to ftop/edp0/edp_dgdpTx_vec_391
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y80.XQ      Tcko                  0.495   ftop/edp0/dpControl<3>
                                                       ftop/edp0/dpControl_3
    SLICE_X68Y87.G2      net (fanout=3)        0.581   ftop/edp0/dpControl<3>
    SLICE_X68Y87.Y       Tilo                  0.616   ftop/edp0/N1499
                                                       ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q6_cmp_eq00001_1
    SLICE_X68Y87.F3      net (fanout=1)        0.021   ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q6_cmp_eq00001_1/O
    SLICE_X68Y87.X       Tilo                  0.601   ftop/edp0/N1499
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X69Y86.G3      net (fanout=3)        0.084   ftop/edp0/N1499
    SLICE_X69Y86.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_1
    SLICE_X71Y82.G3      net (fanout=4)        0.531   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X71Y82.Y       Tilo                  0.561   ftop/edp0/edp_dgdpTx_delta_enq_or0000
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta32_1
    SLICE_X72Y75.G3      net (fanout=14)       0.895   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta32
    SLICE_X72Y75.Y       Tilo                  0.616   ftop/edp0/x__h55198_and0010<4>2
                                                       ftop/edp0/x__h55198_and0010<4>221
    SLICE_X72Y68.G1      net (fanout=19)       0.660   ftop/edp0/N197
    SLICE_X72Y68.Y       Tilo                  0.616   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>_SW1
    SLICE_X72Y68.F4      net (fanout=1)        0.035   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>_SW1/O
    SLICE_X72Y68.X       Tilo                  0.601   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>
    SLICE_X72Y67.G3      net (fanout=14)       0.431   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>
    SLICE_X72Y67.Y       Tilo                  0.616   ftop/edp0/N4930
                                                       ftop/edp0/x__h55198_and0006<0>11
    SLICE_X71Y61.F3      net (fanout=16)       0.895   ftop/edp0/N149
    SLICE_X71Y61.X       Tilo                  0.562   ftop/edp0/x__h55198<95>
                                                       ftop/edp0/x__h55198_and0006<5>
    SLICE_X82Y53.G3      net (fanout=4)        1.754   ftop/edp0/x__h55198<95>
    SLICE_X82Y53.X       Tif5x                 0.853   ftop/edp0/Sh4095
                                                       ftop/edp0/Sh4095_F
                                                       ftop/edp0/Sh4095
    SLICE_X78Y53.F1      net (fanout=4)        0.618   ftop/edp0/Sh4095
    SLICE_X78Y53.X       Tif5x                 0.853   ftop/edp0/Sh4903
                                                       ftop/edp0/Sh490328_G
                                                       ftop/edp0/Sh490328
    SLICE_X84Y55.F2      net (fanout=4)        0.582   ftop/edp0/Sh4903
    SLICE_X84Y55.X       Tif5x                 0.853   ftop/edp0/Sh5735
                                                       ftop/edp0/Sh573528_G
                                                       ftop/edp0/Sh573528
    SLICE_X98Y59.G2      net (fanout=5)        1.111   ftop/edp0/Sh5735
    SLICE_X98Y59.Y       Tilo                  0.616   ftop/edp0/Sh6535
                                                       ftop/edp0/Sh6535_SW0
    SLICE_X98Y59.F1      net (fanout=1)        0.373   ftop/edp0/Sh6535_SW0/O
    SLICE_X98Y59.X       Tilo                  0.601   ftop/edp0/Sh6535
                                                       ftop/edp0/Sh6535
    SLICE_X102Y60.F1     net (fanout=3)        0.836   ftop/edp0/Sh6535
    SLICE_X102Y60.CLK    Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<391>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7881<1>25
                                                       ftop/edp0/edp_dgdpTx_vec_391
    -------------------------------------------------  ---------------------------
    Total                                     19.684ns (10.277ns logic, 9.407ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.236ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_2 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_391 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.681ns (Levels of Logic = 15)
  Clock Path Skew:      -0.083ns (0.597 - 0.680)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_2 to ftop/edp0/edp_dgdpTx_vec_391
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y80.YQ      Tcko                  0.524   ftop/edp0/dpControl<3>
                                                       ftop/edp0/dpControl_2
    SLICE_X68Y87.G3      net (fanout=3)        0.549   ftop/edp0/dpControl<2>
    SLICE_X68Y87.Y       Tilo                  0.616   ftop/edp0/N1499
                                                       ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q6_cmp_eq00001_1
    SLICE_X68Y87.F3      net (fanout=1)        0.021   ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q6_cmp_eq00001_1/O
    SLICE_X68Y87.X       Tilo                  0.601   ftop/edp0/N1499
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X69Y86.G3      net (fanout=3)        0.084   ftop/edp0/N1499
    SLICE_X69Y86.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_1
    SLICE_X71Y82.G3      net (fanout=4)        0.531   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X71Y82.Y       Tilo                  0.561   ftop/edp0/edp_dgdpTx_delta_enq_or0000
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta32_1
    SLICE_X72Y75.G3      net (fanout=14)       0.895   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta32
    SLICE_X72Y75.Y       Tilo                  0.616   ftop/edp0/x__h55198_and0010<4>2
                                                       ftop/edp0/x__h55198_and0010<4>221
    SLICE_X72Y68.G1      net (fanout=19)       0.660   ftop/edp0/N197
    SLICE_X72Y68.Y       Tilo                  0.616   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>_SW1
    SLICE_X72Y68.F4      net (fanout=1)        0.035   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>_SW1/O
    SLICE_X72Y68.X       Tilo                  0.601   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>
    SLICE_X72Y67.G3      net (fanout=14)       0.431   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>
    SLICE_X72Y67.Y       Tilo                  0.616   ftop/edp0/N4930
                                                       ftop/edp0/x__h55198_and0006<0>11
    SLICE_X71Y61.F3      net (fanout=16)       0.895   ftop/edp0/N149
    SLICE_X71Y61.X       Tilo                  0.562   ftop/edp0/x__h55198<95>
                                                       ftop/edp0/x__h55198_and0006<5>
    SLICE_X82Y53.G3      net (fanout=4)        1.754   ftop/edp0/x__h55198<95>
    SLICE_X82Y53.X       Tif5x                 0.853   ftop/edp0/Sh4095
                                                       ftop/edp0/Sh4095_F
                                                       ftop/edp0/Sh4095
    SLICE_X78Y53.F1      net (fanout=4)        0.618   ftop/edp0/Sh4095
    SLICE_X78Y53.X       Tif5x                 0.853   ftop/edp0/Sh4903
                                                       ftop/edp0/Sh490328_G
                                                       ftop/edp0/Sh490328
    SLICE_X84Y55.F2      net (fanout=4)        0.582   ftop/edp0/Sh4903
    SLICE_X84Y55.X       Tif5x                 0.853   ftop/edp0/Sh5735
                                                       ftop/edp0/Sh573528_G
                                                       ftop/edp0/Sh573528
    SLICE_X98Y59.G2      net (fanout=5)        1.111   ftop/edp0/Sh5735
    SLICE_X98Y59.Y       Tilo                  0.616   ftop/edp0/Sh6535
                                                       ftop/edp0/Sh6535_SW0
    SLICE_X98Y59.F1      net (fanout=1)        0.373   ftop/edp0/Sh6535_SW0/O
    SLICE_X98Y59.X       Tilo                  0.601   ftop/edp0/Sh6535
                                                       ftop/edp0/Sh6535
    SLICE_X102Y60.F1     net (fanout=3)        0.836   ftop/edp0/Sh6535
    SLICE_X102Y60.CLK    Tfck                  0.656   ftop/edp0/edp_dgdpTx_vec<391>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7881<1>25
                                                       ftop/edp0/edp_dgdpTx_vec_391
    -------------------------------------------------  ---------------------------
    Total                                     19.681ns (10.306ns logic, 9.375ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/wci_wTimeout_0 (FF)
  Destination:          ftop/cp/wci_respF/D_OUT_31 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.659ns (Levels of Logic = 14)
  Clock Path Skew:      -0.081ns (0.827 - 0.908)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/wci_wTimeout_0 to ftop/cp/wci_respF/D_OUT_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y9.YQ      Tcko                  0.596   ftop/cp/wci_wTimeout<0>
                                                       ftop/cp/wci_wTimeout_0
    SLICE_X113Y12.G2     net (fanout=5)        1.732   ftop/cp/wci_wTimeout<0>
    SLICE_X113Y12.Y      Tilo                  0.561   ftop/cp/Sh189
                                                       ftop/cp/Sh971
    SLICE_X74Y10.F4      net (fanout=8)        2.359   ftop/cp/Sh97
    SLICE_X74Y10.X       Tilo                  0.601   ftop/cp/Sh177
                                                       ftop/cp/Sh1771
    SLICE_X111Y11.G4     net (fanout=1)        1.207   ftop/cp/Sh177
    SLICE_X111Y11.COUT   Topcyg                1.009   ftop/cp/Mcompar_wci_respTimr_28_ULT_1_SL_wci_wTimeout_29_30___d2992_cy<17>
                                                       ftop/cp/Mcompar_wci_respTimr_28_ULT_1_SL_wci_wTimeout_29_30___d2992_lut<17>
                                                       ftop/cp/Mcompar_wci_respTimr_28_ULT_1_SL_wci_wTimeout_29_30___d2992_cy<17>
    SLICE_X111Y12.CIN    net (fanout=1)        0.000   ftop/cp/Mcompar_wci_respTimr_28_ULT_1_SL_wci_wTimeout_29_30___d2992_cy<17>
    SLICE_X111Y12.COUT   Tbyp                  0.130   ftop/cp/Mcompar_wci_respTimr_28_ULT_1_SL_wci_wTimeout_29_30___d2992_cy<19>
                                                       ftop/cp/Mcompar_wci_respTimr_28_ULT_1_SL_wci_wTimeout_29_30___d2992_cy<18>
                                                       ftop/cp/Mcompar_wci_respTimr_28_ULT_1_SL_wci_wTimeout_29_30___d2992_cy<19>
    SLICE_X111Y13.CIN    net (fanout=1)        0.000   ftop/cp/Mcompar_wci_respTimr_28_ULT_1_SL_wci_wTimeout_29_30___d2992_cy<19>
    SLICE_X111Y13.COUT   Tbyp                  0.130   ftop/cp/Mcompar_wci_respTimr_28_ULT_1_SL_wci_wTimeout_29_30___d2992_cy<21>
                                                       ftop/cp/Mcompar_wci_respTimr_28_ULT_1_SL_wci_wTimeout_29_30___d2992_cy<20>
                                                       ftop/cp/Mcompar_wci_respTimr_28_ULT_1_SL_wci_wTimeout_29_30___d2992_cy<21>
    SLICE_X111Y14.CIN    net (fanout=1)        0.000   ftop/cp/Mcompar_wci_respTimr_28_ULT_1_SL_wci_wTimeout_29_30___d2992_cy<21>
    SLICE_X111Y14.COUT   Tbyp                  0.130   ftop/cp/Mcompar_wci_respTimr_28_ULT_1_SL_wci_wTimeout_29_30___d2992_cy<23>
                                                       ftop/cp/Mcompar_wci_respTimr_28_ULT_1_SL_wci_wTimeout_29_30___d2992_cy<22>
                                                       ftop/cp/Mcompar_wci_respTimr_28_ULT_1_SL_wci_wTimeout_29_30___d2992_cy<23>
    SLICE_X111Y15.CIN    net (fanout=1)        0.000   ftop/cp/Mcompar_wci_respTimr_28_ULT_1_SL_wci_wTimeout_29_30___d2992_cy<23>
    SLICE_X111Y15.COUT   Tbyp                  0.130   ftop/cp/Mcompar_wci_respTimr_28_ULT_1_SL_wci_wTimeout_29_30___d2992_cy<25>
                                                       ftop/cp/Mcompar_wci_respTimr_28_ULT_1_SL_wci_wTimeout_29_30___d2992_cy<24>
                                                       ftop/cp/Mcompar_wci_respTimr_28_ULT_1_SL_wci_wTimeout_29_30___d2992_cy<25>
    SLICE_X111Y16.CIN    net (fanout=1)        0.000   ftop/cp/Mcompar_wci_respTimr_28_ULT_1_SL_wci_wTimeout_29_30___d2992_cy<25>
    SLICE_X111Y16.COUT   Tbyp                  0.130   ftop/cp/Mcompar_wci_respTimr_28_ULT_1_SL_wci_wTimeout_29_30___d2992_cy<27>
                                                       ftop/cp/Mcompar_wci_respTimr_28_ULT_1_SL_wci_wTimeout_29_30___d2992_cy<26>
                                                       ftop/cp/Mcompar_wci_respTimr_28_ULT_1_SL_wci_wTimeout_29_30___d2992_cy<27>
    SLICE_X111Y17.CIN    net (fanout=1)        0.000   ftop/cp/Mcompar_wci_respTimr_28_ULT_1_SL_wci_wTimeout_29_30___d2992_cy<27>
    SLICE_X111Y17.COUT   Tbyp                  0.130   ftop/cp/Mcompar_wci_respTimr_28_ULT_1_SL_wci_wTimeout_29_30___d2992_cy<29>
                                                       ftop/cp/Mcompar_wci_respTimr_28_ULT_1_SL_wci_wTimeout_29_30___d2992_cy<28>
                                                       ftop/cp/Mcompar_wci_respTimr_28_ULT_1_SL_wci_wTimeout_29_30___d2992_cy<29>
    SLICE_X111Y18.CIN    net (fanout=1)        0.000   ftop/cp/Mcompar_wci_respTimr_28_ULT_1_SL_wci_wTimeout_29_30___d2992_cy<29>
    SLICE_X111Y18.COUT   Tbyp                  0.130   ftop/cp/Mcompar_wci_respTimr_28_ULT_1_SL_wci_wTimeout_29_30___d2992_cy<31>
                                                       ftop/cp/Mcompar_wci_respTimr_28_ULT_1_SL_wci_wTimeout_29_30___d2992_cy<30>
                                                       ftop/cp/Mcompar_wci_respTimr_28_ULT_1_SL_wci_wTimeout_29_30___d2992_cy<31>
    SLICE_X44Y43.F2      net (fanout=37)       4.790   ftop/cp/Mcompar_wci_respTimr_28_ULT_1_SL_wci_wTimeout_29_30___d2992_cy<31>
    SLICE_X44Y43.X       Tilo                  0.601   ftop/cp/MUX_wci_busy_write_1__SEL_1
                                                       ftop/cp/MUX_wci_busy_write_1__SEL_11
    SLICE_X42Y68.F1      net (fanout=17)       1.448   ftop/cp/MUX_wci_busy_write_1__SEL_1
    SLICE_X42Y68.X       Tilo                  0.601   ftop/cp/wci_respF_or0000
                                                       ftop/cp/wci_respF_or000019
    SLICE_X36Y64.G4      net (fanout=9)        1.527   ftop/cp/wci_respF_or0000
    SLICE_X36Y64.Y       Tilo                  0.616   ftop/cp/wci_respF_D_OUT<29>
                                                       ftop/cp/wci_respF_D_IN<23>21
    SLICE_X38Y66.F2      net (fanout=6)        0.445   ftop/cp/N110
    SLICE_X38Y66.CLK     Tfck                  0.656   ftop/cp/wci_respF_D_OUT<31>
                                                       ftop/cp/wci_respF_D_IN<31>
                                                       ftop/cp/wci_respF/D_OUT_31
    -------------------------------------------------  ---------------------------
    Total                                     19.659ns (6.151ns logic, 13.508ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_3 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_131 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.698ns (Levels of Logic = 16)
  Clock Path Skew:      -0.039ns (0.641 - 0.680)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_3 to ftop/edp0/edp_dgdpTx_vec_131
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y80.XQ      Tcko                  0.495   ftop/edp0/dpControl<3>
                                                       ftop/edp0/dpControl_3
    SLICE_X68Y87.G2      net (fanout=3)        0.581   ftop/edp0/dpControl<3>
    SLICE_X68Y87.Y       Tilo                  0.616   ftop/edp0/N1499
                                                       ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q6_cmp_eq00001_1
    SLICE_X68Y87.F3      net (fanout=1)        0.021   ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q6_cmp_eq00001_1/O
    SLICE_X68Y87.X       Tilo                  0.601   ftop/edp0/N1499
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X69Y86.G3      net (fanout=3)        0.084   ftop/edp0/N1499
    SLICE_X69Y86.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_1
    SLICE_X71Y82.G3      net (fanout=4)        0.531   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X71Y82.Y       Tilo                  0.561   ftop/edp0/edp_dgdpTx_delta_enq_or0000
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta32_1
    SLICE_X72Y75.G3      net (fanout=14)       0.895   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta32
    SLICE_X72Y75.Y       Tilo                  0.616   ftop/edp0/x__h55198_and0010<4>2
                                                       ftop/edp0/x__h55198_and0010<4>221
    SLICE_X72Y68.G1      net (fanout=19)       0.660   ftop/edp0/N197
    SLICE_X72Y68.Y       Tilo                  0.616   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>_SW1
    SLICE_X72Y68.F4      net (fanout=1)        0.035   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>_SW1/O
    SLICE_X72Y68.X       Tilo                  0.601   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>
    SLICE_X75Y65.G4      net (fanout=14)       0.599   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>
    SLICE_X75Y65.Y       Tilo                  0.561   ftop/edp0/x__h55198_and0010<5>7
                                                       ftop/edp0/x__h55198_and0010<1>41
    SLICE_X74Y50.G1      net (fanout=39)       0.889   ftop/edp0/N143
    SLICE_X74Y50.Y       Tilo                  0.616   ftop/edp0/x__h55198<74>
                                                       ftop/edp0/x__h55198_and0008<4>_SW0
    SLICE_X74Y50.F4      net (fanout=1)        0.035   ftop/edp0/x__h55198_and0008<4>_SW0/O
    SLICE_X74Y50.X       Tilo                  0.601   ftop/edp0/x__h55198<74>
                                                       ftop/edp0/x__h55198_and0008<4>
    SLICE_X79Y52.G3      net (fanout=4)        1.054   ftop/edp0/x__h55198<74>
    SLICE_X79Y52.X       Tif5x                 0.791   ftop/edp0/Sh4075
                                                       ftop/edp0/Sh4075_F
                                                       ftop/edp0/Sh4075
    SLICE_X86Y48.F2      net (fanout=4)        1.340   ftop/edp0/Sh4075
    SLICE_X86Y48.X       Tif5x                 0.853   ftop/edp0/Sh4883
                                                       ftop/edp0/Sh488328_G
                                                       ftop/edp0/Sh488328
    SLICE_X89Y38.F4      net (fanout=4)        0.742   ftop/edp0/Sh4883
    SLICE_X89Y38.X       Tif5x                 0.791   ftop/edp0/Sh5731
                                                       ftop/edp0/Sh573128_G
                                                       ftop/edp0/Sh573128
    SLICE_X100Y36.G3     net (fanout=5)        0.586   ftop/edp0/Sh5731
    SLICE_X100Y36.Y      Tilo                  0.616   ftop/edp0/Sh6531
                                                       ftop/edp0/Sh6531_SW0
    SLICE_X100Y36.F2     net (fanout=1)        0.315   ftop/edp0/Sh6531_SW0/O
    SLICE_X100Y36.X      Tilo                  0.601   ftop/edp0/Sh6531
                                                       ftop/edp0/Sh6531
    SLICE_X101Y35.G2     net (fanout=3)        0.633   ftop/edp0/Sh6531
    SLICE_X101Y35.CLK    Tgck                  0.601   ftop/edp0/edp_dgdpTx_vec<131>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7907<1>1
                                                       ftop/edp0/edp_dgdpTx_vec_131
    -------------------------------------------------  ---------------------------
    Total                                     19.698ns (10.698ns logic, 9.000ns route)
                                                       (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.266ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_2 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_131 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.695ns (Levels of Logic = 16)
  Clock Path Skew:      -0.039ns (0.641 - 0.680)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_2 to ftop/edp0/edp_dgdpTx_vec_131
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y80.YQ      Tcko                  0.524   ftop/edp0/dpControl<3>
                                                       ftop/edp0/dpControl_2
    SLICE_X68Y87.G3      net (fanout=3)        0.549   ftop/edp0/dpControl<2>
    SLICE_X68Y87.Y       Tilo                  0.616   ftop/edp0/N1499
                                                       ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q6_cmp_eq00001_1
    SLICE_X68Y87.F3      net (fanout=1)        0.021   ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q6_cmp_eq00001_1/O
    SLICE_X68Y87.X       Tilo                  0.601   ftop/edp0/N1499
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X69Y86.G3      net (fanout=3)        0.084   ftop/edp0/N1499
    SLICE_X69Y86.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_1
    SLICE_X71Y82.G3      net (fanout=4)        0.531   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X71Y82.Y       Tilo                  0.561   ftop/edp0/edp_dgdpTx_delta_enq_or0000
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta32_1
    SLICE_X72Y75.G3      net (fanout=14)       0.895   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta32
    SLICE_X72Y75.Y       Tilo                  0.616   ftop/edp0/x__h55198_and0010<4>2
                                                       ftop/edp0/x__h55198_and0010<4>221
    SLICE_X72Y68.G1      net (fanout=19)       0.660   ftop/edp0/N197
    SLICE_X72Y68.Y       Tilo                  0.616   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>_SW1
    SLICE_X72Y68.F4      net (fanout=1)        0.035   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>_SW1/O
    SLICE_X72Y68.X       Tilo                  0.601   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>
    SLICE_X75Y65.G4      net (fanout=14)       0.599   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>
    SLICE_X75Y65.Y       Tilo                  0.561   ftop/edp0/x__h55198_and0010<5>7
                                                       ftop/edp0/x__h55198_and0010<1>41
    SLICE_X74Y50.G1      net (fanout=39)       0.889   ftop/edp0/N143
    SLICE_X74Y50.Y       Tilo                  0.616   ftop/edp0/x__h55198<74>
                                                       ftop/edp0/x__h55198_and0008<4>_SW0
    SLICE_X74Y50.F4      net (fanout=1)        0.035   ftop/edp0/x__h55198_and0008<4>_SW0/O
    SLICE_X74Y50.X       Tilo                  0.601   ftop/edp0/x__h55198<74>
                                                       ftop/edp0/x__h55198_and0008<4>
    SLICE_X79Y52.G3      net (fanout=4)        1.054   ftop/edp0/x__h55198<74>
    SLICE_X79Y52.X       Tif5x                 0.791   ftop/edp0/Sh4075
                                                       ftop/edp0/Sh4075_F
                                                       ftop/edp0/Sh4075
    SLICE_X86Y48.F2      net (fanout=4)        1.340   ftop/edp0/Sh4075
    SLICE_X86Y48.X       Tif5x                 0.853   ftop/edp0/Sh4883
                                                       ftop/edp0/Sh488328_G
                                                       ftop/edp0/Sh488328
    SLICE_X89Y38.F4      net (fanout=4)        0.742   ftop/edp0/Sh4883
    SLICE_X89Y38.X       Tif5x                 0.791   ftop/edp0/Sh5731
                                                       ftop/edp0/Sh573128_G
                                                       ftop/edp0/Sh573128
    SLICE_X100Y36.G3     net (fanout=5)        0.586   ftop/edp0/Sh5731
    SLICE_X100Y36.Y      Tilo                  0.616   ftop/edp0/Sh6531
                                                       ftop/edp0/Sh6531_SW0
    SLICE_X100Y36.F2     net (fanout=1)        0.315   ftop/edp0/Sh6531_SW0/O
    SLICE_X100Y36.X      Tilo                  0.601   ftop/edp0/Sh6531
                                                       ftop/edp0/Sh6531
    SLICE_X101Y35.G2     net (fanout=3)        0.633   ftop/edp0/Sh6531
    SLICE_X101Y35.CLK    Tgck                  0.601   ftop/edp0/edp_dgdpTx_vec<131>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7907<1>1
                                                       ftop/edp0/edp_dgdpTx_vec_131
    -------------------------------------------------  ---------------------------
    Total                                     19.695ns (10.727ns logic, 8.968ns route)
                                                       (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.276ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_3 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_771 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.661ns (Levels of Logic = 16)
  Clock Path Skew:      -0.063ns (0.617 - 0.680)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_3 to ftop/edp0/edp_dgdpTx_vec_771
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y80.XQ      Tcko                  0.495   ftop/edp0/dpControl<3>
                                                       ftop/edp0/dpControl_3
    SLICE_X68Y87.G2      net (fanout=3)        0.581   ftop/edp0/dpControl<3>
    SLICE_X68Y87.Y       Tilo                  0.616   ftop/edp0/N1499
                                                       ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q6_cmp_eq00001_1
    SLICE_X68Y87.F3      net (fanout=1)        0.021   ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q6_cmp_eq00001_1/O
    SLICE_X68Y87.X       Tilo                  0.601   ftop/edp0/N1499
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X69Y86.G3      net (fanout=3)        0.084   ftop/edp0/N1499
    SLICE_X69Y86.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_1
    SLICE_X71Y82.G3      net (fanout=4)        0.531   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X71Y82.Y       Tilo                  0.561   ftop/edp0/edp_dgdpTx_delta_enq_or0000
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta32_1
    SLICE_X72Y75.G3      net (fanout=14)       0.895   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta32
    SLICE_X72Y75.Y       Tilo                  0.616   ftop/edp0/x__h55198_and0010<4>2
                                                       ftop/edp0/x__h55198_and0010<4>221
    SLICE_X72Y68.G1      net (fanout=19)       0.660   ftop/edp0/N197
    SLICE_X72Y68.Y       Tilo                  0.616   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>_SW1
    SLICE_X72Y68.F4      net (fanout=1)        0.035   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>_SW1/O
    SLICE_X72Y68.X       Tilo                  0.601   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>
    SLICE_X73Y64.G4      net (fanout=14)       0.373   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>
    SLICE_X73Y64.Y       Tilo                  0.561   ftop/edp0/N1447
                                                       ftop/edp0/x__h55198_and0010<1>51
    SLICE_X74Y50.G3      net (fanout=43)       0.976   ftop/edp0/N184
    SLICE_X74Y50.Y       Tilo                  0.616   ftop/edp0/x__h55198<74>
                                                       ftop/edp0/x__h55198_and0008<4>_SW0
    SLICE_X74Y50.F4      net (fanout=1)        0.035   ftop/edp0/x__h55198_and0008<4>_SW0/O
    SLICE_X74Y50.X       Tilo                  0.601   ftop/edp0/x__h55198<74>
                                                       ftop/edp0/x__h55198_and0008<4>
    SLICE_X79Y52.G3      net (fanout=4)        1.054   ftop/edp0/x__h55198<74>
    SLICE_X79Y52.X       Tif5x                 0.791   ftop/edp0/Sh4075
                                                       ftop/edp0/Sh4075_F
                                                       ftop/edp0/Sh4075
    SLICE_X86Y48.F2      net (fanout=4)        1.340   ftop/edp0/Sh4075
    SLICE_X86Y48.X       Tif5x                 0.853   ftop/edp0/Sh4883
                                                       ftop/edp0/Sh488328_G
                                                       ftop/edp0/Sh488328
    SLICE_X89Y38.F4      net (fanout=4)        0.742   ftop/edp0/Sh4883
    SLICE_X89Y38.X       Tif5x                 0.791   ftop/edp0/Sh5731
                                                       ftop/edp0/Sh573128_G
                                                       ftop/edp0/Sh573128
    SLICE_X93Y36.F4      net (fanout=5)        0.542   ftop/edp0/Sh5731
    SLICE_X93Y36.X       Tilo                  0.562   ftop/edp0/N3180
                                                       ftop/edp0/Sh6659_SW0_SW0_SW0_SW1
    SLICE_X91Y36.G4      net (fanout=2)        0.311   ftop/edp0/N3180
    SLICE_X91Y36.X       Tif5x                 0.791   ftop/edp0/N1862
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7843<1>_SW0_F
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7843<1>_SW0
    SLICE_X94Y39.G4      net (fanout=1)        0.577   ftop/edp0/N1862
    SLICE_X94Y39.CLK     Tgck                  0.671   ftop/edp0/edp_dgdpTx_vec<771>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7843<1>
                                                       ftop/edp0/edp_dgdpTx_vec_771
    -------------------------------------------------  ---------------------------
    Total                                     19.661ns (10.904ns logic, 8.757ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.279ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_2 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_771 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.658ns (Levels of Logic = 16)
  Clock Path Skew:      -0.063ns (0.617 - 0.680)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_2 to ftop/edp0/edp_dgdpTx_vec_771
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y80.YQ      Tcko                  0.524   ftop/edp0/dpControl<3>
                                                       ftop/edp0/dpControl_2
    SLICE_X68Y87.G3      net (fanout=3)        0.549   ftop/edp0/dpControl<2>
    SLICE_X68Y87.Y       Tilo                  0.616   ftop/edp0/N1499
                                                       ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q6_cmp_eq00001_1
    SLICE_X68Y87.F3      net (fanout=1)        0.021   ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q6_cmp_eq00001_1/O
    SLICE_X68Y87.X       Tilo                  0.601   ftop/edp0/N1499
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X69Y86.G3      net (fanout=3)        0.084   ftop/edp0/N1499
    SLICE_X69Y86.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_1
    SLICE_X71Y82.G3      net (fanout=4)        0.531   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X71Y82.Y       Tilo                  0.561   ftop/edp0/edp_dgdpTx_delta_enq_or0000
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta32_1
    SLICE_X72Y75.G3      net (fanout=14)       0.895   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta32
    SLICE_X72Y75.Y       Tilo                  0.616   ftop/edp0/x__h55198_and0010<4>2
                                                       ftop/edp0/x__h55198_and0010<4>221
    SLICE_X72Y68.G1      net (fanout=19)       0.660   ftop/edp0/N197
    SLICE_X72Y68.Y       Tilo                  0.616   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>_SW1
    SLICE_X72Y68.F4      net (fanout=1)        0.035   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>_SW1/O
    SLICE_X72Y68.X       Tilo                  0.601   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>
    SLICE_X73Y64.G4      net (fanout=14)       0.373   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>
    SLICE_X73Y64.Y       Tilo                  0.561   ftop/edp0/N1447
                                                       ftop/edp0/x__h55198_and0010<1>51
    SLICE_X74Y50.G3      net (fanout=43)       0.976   ftop/edp0/N184
    SLICE_X74Y50.Y       Tilo                  0.616   ftop/edp0/x__h55198<74>
                                                       ftop/edp0/x__h55198_and0008<4>_SW0
    SLICE_X74Y50.F4      net (fanout=1)        0.035   ftop/edp0/x__h55198_and0008<4>_SW0/O
    SLICE_X74Y50.X       Tilo                  0.601   ftop/edp0/x__h55198<74>
                                                       ftop/edp0/x__h55198_and0008<4>
    SLICE_X79Y52.G3      net (fanout=4)        1.054   ftop/edp0/x__h55198<74>
    SLICE_X79Y52.X       Tif5x                 0.791   ftop/edp0/Sh4075
                                                       ftop/edp0/Sh4075_F
                                                       ftop/edp0/Sh4075
    SLICE_X86Y48.F2      net (fanout=4)        1.340   ftop/edp0/Sh4075
    SLICE_X86Y48.X       Tif5x                 0.853   ftop/edp0/Sh4883
                                                       ftop/edp0/Sh488328_G
                                                       ftop/edp0/Sh488328
    SLICE_X89Y38.F4      net (fanout=4)        0.742   ftop/edp0/Sh4883
    SLICE_X89Y38.X       Tif5x                 0.791   ftop/edp0/Sh5731
                                                       ftop/edp0/Sh573128_G
                                                       ftop/edp0/Sh573128
    SLICE_X93Y36.F4      net (fanout=5)        0.542   ftop/edp0/Sh5731
    SLICE_X93Y36.X       Tilo                  0.562   ftop/edp0/N3180
                                                       ftop/edp0/Sh6659_SW0_SW0_SW0_SW1
    SLICE_X91Y36.G4      net (fanout=2)        0.311   ftop/edp0/N3180
    SLICE_X91Y36.X       Tif5x                 0.791   ftop/edp0/N1862
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7843<1>_SW0_F
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7843<1>_SW0
    SLICE_X94Y39.G4      net (fanout=1)        0.577   ftop/edp0/N1862
    SLICE_X94Y39.CLK     Tgck                  0.671   ftop/edp0/edp_dgdpTx_vec<771>
                                                       ftop/edp0/IF_NOT_edp_dgdpTx_new_data_whas__083_084_OR_0__ETC___d7843<1>
                                                       ftop/edp0/edp_dgdpTx_vec_771
    -------------------------------------------------  ---------------------------
    Total                                     19.658ns (10.933ns logic, 8.725ns route)
                                                       (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/edp_postSeqDwell_0 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_422 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.631ns (Levels of Logic = 14)
  Clock Path Skew:      -0.083ns (0.566 - 0.649)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/edp_postSeqDwell_0 to ftop/edp0/edp_dgdpTx_vec_422
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y87.YQ      Tcko                  0.524   ftop/edp0/edp_postSeqDwell<1>
                                                       ftop/edp0/edp_postSeqDwell_0
    SLICE_X70Y83.G1      net (fanout=5)        0.987   ftop/edp0/edp_postSeqDwell<0>
    SLICE_X70Y83.Y       Tilo                  0.616   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta_cmp_eq00001
    SLICE_X70Y82.F3      net (fanout=6)        0.045   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta_cmp_eq0000
    SLICE_X70Y82.X       Tilo                  0.601   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta241
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta24_1
    SLICE_X69Y86.F4      net (fanout=4)        0.528   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta241
    SLICE_X69Y86.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1_1
    SLICE_X73Y76.F3      net (fanout=5)        1.082   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
    SLICE_X73Y76.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X72Y66.G3      net (fanout=2)        0.515   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X72Y66.Y       Tilo                  0.616   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<4>1
                                                       ftop/edp0/x__h55198_and0010<1>11_1
    SLICE_X75Y56.G4      net (fanout=2)        0.713   ftop/edp0/x__h55198_and0010<1>11
    SLICE_X75Y56.Y       Tilo                  0.561   ftop/edp0/N4946
                                                       ftop/edp0/x__h55198_and0000<1>11
    SLICE_X75Y60.G3      net (fanout=23)       0.344   ftop/edp0/N167
    SLICE_X75Y60.Y       Tilo                  0.561   ftop/edp0/x__h55198<133>
                                                       ftop/edp0/x__h55198_and0002<3>_SW1
    SLICE_X75Y60.F3      net (fanout=1)        0.021   ftop/edp0/x__h55198_and0002<3>_SW1/O
    SLICE_X75Y60.X       Tilo                  0.562   ftop/edp0/x__h55198<133>
                                                       ftop/edp0/x__h55198_and0002<3>
    SLICE_X77Y43.G2      net (fanout=4)        1.625   ftop/edp0/x__h55198<133>
    SLICE_X77Y43.X       Tif5x                 0.791   ftop/edp0/Sh4134
                                                       ftop/edp0/Sh4134_F
                                                       ftop/edp0/Sh4134
    SLICE_X85Y60.G2      net (fanout=4)        1.695   ftop/edp0/Sh4134
    SLICE_X85Y60.X       Tif5x                 0.791   ftop/edp0/Sh4934
                                                       ftop/edp0/Sh493430_F
                                                       ftop/edp0/Sh493430
    SLICE_X88Y57.G4      net (fanout=4)        1.349   ftop/edp0/Sh4934
    SLICE_X88Y57.X       Tif5x                 0.853   ftop/edp0/Sh5766
                                                       ftop/edp0/Sh576631_F
                                                       ftop/edp0/Sh576631
    SLICE_X98Y58.G2      net (fanout=6)        0.857   ftop/edp0/Sh5766
    SLICE_X98Y58.Y       Tilo                  0.616   ftop/edp0/Sh6566
                                                       ftop/edp0/Sh6566_SW0_SW0
    SLICE_X98Y58.F4      net (fanout=1)        0.035   ftop/edp0/Sh6566_SW0_SW0/O
    SLICE_X98Y58.X       Tilo                  0.601   ftop/edp0/Sh6566
                                                       ftop/edp0/Sh6566
    SLICE_X100Y57.G3     net (fanout=3)        0.347   ftop/edp0/Sh6566
    SLICE_X100Y57.CLK    Tgck                  0.671   ftop/edp0/edp_dgdpTx_vec<423>
                                                       ftop/edp0/edp_dgdpTx_vec_422_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_422
    -------------------------------------------------  ---------------------------
    Total                                     19.631ns (9.488ns logic, 10.143ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_3 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_750 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.642ns (Levels of Logic = 16)
  Clock Path Skew:      -0.068ns (0.612 - 0.680)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_3 to ftop/edp0/edp_dgdpTx_vec_750
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y80.XQ      Tcko                  0.495   ftop/edp0/dpControl<3>
                                                       ftop/edp0/dpControl_3
    SLICE_X68Y87.G2      net (fanout=3)        0.581   ftop/edp0/dpControl<3>
    SLICE_X68Y87.Y       Tilo                  0.616   ftop/edp0/N1499
                                                       ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q6_cmp_eq00001_1
    SLICE_X68Y87.F3      net (fanout=1)        0.021   ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q6_cmp_eq00001_1/O
    SLICE_X68Y87.X       Tilo                  0.601   ftop/edp0/N1499
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X69Y86.G3      net (fanout=3)        0.084   ftop/edp0/N1499
    SLICE_X69Y86.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_1
    SLICE_X71Y82.G3      net (fanout=4)        0.531   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X71Y82.Y       Tilo                  0.561   ftop/edp0/edp_dgdpTx_delta_enq_or0000
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta32_1
    SLICE_X72Y75.G3      net (fanout=14)       0.895   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta32
    SLICE_X72Y75.Y       Tilo                  0.616   ftop/edp0/x__h55198_and0010<4>2
                                                       ftop/edp0/x__h55198_and0010<4>221
    SLICE_X72Y68.G1      net (fanout=19)       0.660   ftop/edp0/N197
    SLICE_X72Y68.Y       Tilo                  0.616   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>_SW1
    SLICE_X72Y68.F4      net (fanout=1)        0.035   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>_SW1/O
    SLICE_X72Y68.X       Tilo                  0.601   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>
                                                       ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>
    SLICE_X75Y63.G4      net (fanout=14)       0.841   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<3>
    SLICE_X75Y63.Y       Tilo                  0.561   ftop/edp0/x__h55198<7>
                                                       ftop/edp0/x__h55198_cmp_eq00001
    SLICE_X75Y71.F1      net (fanout=15)       0.958   ftop/edp0/x__h55198_cmp_eq0000
    SLICE_X75Y71.X       Tilo                  0.562   ftop/edp0/x__h55198<5>
                                                       ftop/edp0/x__h55198_and0015<5>60
    SLICE_X80Y52.F3      net (fanout=5)        1.459   ftop/edp0/x__h55198<5>
    SLICE_X80Y52.X       Tif5x                 0.853   ftop/edp0/Sh4006
                                                       ftop/edp0/Sh400630_G
                                                       ftop/edp0/Sh400630
    SLICE_X88Y52.G1      net (fanout=4)        0.626   ftop/edp0/Sh4006
    SLICE_X88Y52.X       Tif5x                 0.853   ftop/edp0/Sh4814
                                                       ftop/edp0/Sh481430_F
                                                       ftop/edp0/Sh481430
    SLICE_X89Y60.G4      net (fanout=8)        0.534   ftop/edp0/Sh4814
    SLICE_X89Y60.Y       Tilo                  0.561   ftop/edp0/N1457
                                                       ftop/edp0/Sh5646_SW0
    SLICE_X90Y65.G3      net (fanout=2)        0.492   ftop/edp0/N779
    SLICE_X90Y65.Y       Tilo                  0.616   ftop/edp0/N651
                                                       ftop/edp0/Sh5646
    SLICE_X90Y65.F3      net (fanout=5)        0.061   ftop/edp0/Sh5646
    SLICE_X90Y65.X       Tilo                  0.601   ftop/edp0/N651
                                                       ftop/edp0/Sh6638_SW0
    SLICE_X94Y66.G3      net (fanout=1)        0.765   ftop/edp0/N651
    SLICE_X94Y66.Y       Tilo                  0.616   ftop/edp0/edp_dgdpTx_vec<238>
                                                       ftop/edp0/Sh6638
    SLICE_X95Y69.G2      net (fanout=3)        0.608   ftop/edp0/Sh6638
    SLICE_X95Y69.CLK     Tgck                  0.601   ftop/edp0/edp_dgdpTx_vec<751>
                                                       ftop/edp0/edp_dgdpTx_vec_750_rstpot1
                                                       ftop/edp0/edp_dgdpTx_vec_750
    -------------------------------------------------  ---------------------------
    Total                                     19.642ns (10.491ns logic, 9.151ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/edp0/dpControl_3 (FF)
  Destination:          ftop/edp0/edp_dgdpTx_vec_422 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.596ns (Levels of Logic = 15)
  Clock Path Skew:      -0.114ns (0.566 - 0.680)
  Source Clock:         ftop/sys1Clk rising at 0.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/edp0/dpControl_3 to ftop/edp0/edp_dgdpTx_vec_422
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y80.XQ      Tcko                  0.495   ftop/edp0/dpControl<3>
                                                       ftop/edp0/dpControl_3
    SLICE_X68Y87.G2      net (fanout=3)        0.581   ftop/edp0/dpControl<3>
    SLICE_X68Y87.Y       Tilo                  0.616   ftop/edp0/N1499
                                                       ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q6_cmp_eq00001_1
    SLICE_X68Y87.F3      net (fanout=1)        0.021   ftop/edp0/CASE_dpControl_BITS_1_TO_0_bml_fabDone_0_bml_f_ETC__q6_cmp_eq00001_1/O
    SLICE_X68Y87.X       Tilo                  0.601   ftop/edp0/N1499
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_SW0
    SLICE_X69Y86.G3      net (fanout=3)        0.084   ftop/edp0/N1499
    SLICE_X69Y86.Y       Tilo                  0.561   ftop/edp0/WILL_FIRE_RL_edp_dmaPushResponseBody1
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1_1
    SLICE_X71Y82.G3      net (fanout=4)        0.531   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta1
    SLICE_X71Y82.Y       Tilo                  0.561   ftop/edp0/edp_dgdpTx_delta_enq_or0000
                                                       ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta32_1
    SLICE_X73Y76.F4      net (fanout=14)       0.859   ftop/edp0/WILL_FIRE_RL_edp_dmaRequestNearMeta32
    SLICE_X73Y76.X       Tilo                  0.562   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
                                                       ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH_1
    SLICE_X72Y66.G3      net (fanout=2)        0.515   ftop/edp0/WILL_FIRE_RL_edp_send_mesgMH1
    SLICE_X72Y66.Y       Tilo                  0.616   ftop/edp0/IF_edp_dgdpTx_delta_enq_whas__070_THEN_edp_dgd_ETC___d7578<4>1
                                                       ftop/edp0/x__h55198_and0010<1>11_1
    SLICE_X75Y56.G4      net (fanout=2)        0.713   ftop/edp0/x__h55198_and0010<1>11
    SLICE_X75Y56.Y       Tilo                  0.561   ftop/edp0/N4946
                                                       ftop/edp0/x__h55198_and0000<1>11
    SLICE_X75Y60.G3      net (fanout=23)       0.344   ftop/edp0/N167
    SLICE_X75Y60.Y       Tilo                  0.561   ftop/edp0/x__h55198<133>
                                                       ftop/edp0/x__h55198_and0002<3>_SW1
    SLICE_X75Y60.F3      net (fanout=1)        0.021   ftop/edp0/x__h55198_and0002<3>_SW1/O
    SLICE_X75Y60.X       Tilo                  0.562   ftop/edp0/x__h55198<133>
                                                       ftop/edp0/x__h55198_and0002<3>
    SLICE_X77Y43.G2      net (fanout=4)        1.625   ftop/edp0/x__h55198<133>
    SLICE_X77Y43.X       Tif5x                 0.791   ftop/edp0/Sh4134
                                                       ftop/edp0/Sh4134_F
                                                       ftop/edp0/Sh4134
    SLICE_X85Y60.G2      net (fanout=4)        1.695   ftop/edp0/Sh4134
    SLICE_X85Y60.X       Tif5x                 0.791   ftop/edp0/Sh4934
                                                       ftop/edp0/Sh493430_F
                                                       ftop/edp0/Sh493430
    SLICE_X88Y57.G4      net (fanout=4)        1.349   ftop/edp0/Sh4934
    SLICE_X88Y57.X       Tif5x                 0.853   ftop/edp0/Sh5766
                                                       ftop/edp0/Sh576631_F
                                                       ftop/edp0/Sh576631
    SLICE_X98Y58.G2      net (fanout=6)        0.857   ftop/edp0/Sh5766
    SLICE_X98Y58.Y       Tilo                  0.616   ftop/edp0/Sh6566
                                                       ftop/edp0/Sh6566_SW0_SW0
    SLICE_X98Y58.F4      net (fanout=1)        0.035   ftop/edp0/Sh6566_SW0_SW0/O
    SLICE_X98Y58.X       Tilo                  0.601   ftop/edp0/Sh6566
                                                       ftop/edp0/Sh6566
    SLICE_X100Y57.G3     net (fanout=3)        0.347   ftop/edp0/Sh6566
    SLICE_X100Y57.CLK    Tgck                  0.671   ftop/edp0/edp_dgdpTx_vec<423>
                                                       ftop/edp0/edp_dgdpTx_vec_422_rstpot
                                                       ftop/edp0/edp_dgdpTx_vec_422
    -------------------------------------------------  ---------------------------
    Total                                     19.596ns (10.019ns logic, 9.577ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP "ftop_clkN210_clkdv_unbuf"
        TS_SYS0CLK * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.454ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_1 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr2.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.596ns (Levels of Logic = 1)
  Clock Path Skew:      0.142ns (0.569 - 0.427)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_1 to ftop/edp0/wci_reqF/Mram_arr2.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y164.XQ     Tcko                  0.396   ftop/cp_wci_Vm_13_MData<1>
                                                       ftop/cp/wci_reqF_5_q_0_1
    SLICE_X42Y166.BY     net (fanout=2)        0.330   ftop/cp_wci_Vm_13_MData<1>
    SLICE_X42Y166.CLK    Tdh         (-Th)     0.130   ftop/edp0/wci_reqF/_varindex0000<1>
                                                       ftop/edp0/wci_reqF/Mram_arr2.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.596ns (0.266ns logic, 0.330ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.455ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_1 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr2.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.597ns (Levels of Logic = 1)
  Clock Path Skew:      0.142ns (0.569 - 0.427)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_1 to ftop/edp0/wci_reqF/Mram_arr2.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y164.XQ     Tcko                  0.396   ftop/cp_wci_Vm_13_MData<1>
                                                       ftop/cp/wci_reqF_5_q_0_1
    SLICE_X42Y166.BY     net (fanout=2)        0.330   ftop/cp_wci_Vm_13_MData<1>
    SLICE_X42Y166.CLK    Tdh         (-Th)     0.129   ftop/edp0/wci_reqF/_varindex0000<1>
                                                       ftop/edp0/wci_reqF/Mram_arr2.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.597ns (0.267ns logic, 0.330ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.471ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_9 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr10.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.623ns (Levels of Logic = 1)
  Clock Path Skew:      0.152ns (0.851 - 0.699)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_9 to ftop/pwrk/wci_wslv_reqF/Mram_arr10.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y71.XQ      Tcko                  0.417   ftop/cp_wci_Vm_7_MData<9>
                                                       ftop/cp/wci_reqF_2_q_0_9
    SLICE_X40Y72.BY      net (fanout=2)        0.336   ftop/cp_wci_Vm_7_MData<9>
    SLICE_X40Y72.CLK     Tdh         (-Th)     0.130   ftop/pwrk/wci_wslv_reqF/_varindex0000<9>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr10.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.623ns (0.287ns logic, 0.336ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.472ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_2_q_0_9 (FF)
  Destination:          ftop/pwrk/wci_wslv_reqF/Mram_arr10.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.624ns (Levels of Logic = 1)
  Clock Path Skew:      0.152ns (0.851 - 0.699)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_2_q_0_9 to ftop/pwrk/wci_wslv_reqF/Mram_arr10.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y71.XQ      Tcko                  0.417   ftop/cp_wci_Vm_7_MData<9>
                                                       ftop/cp/wci_reqF_2_q_0_9
    SLICE_X40Y72.BY      net (fanout=2)        0.336   ftop/cp_wci_Vm_7_MData<9>
    SLICE_X40Y72.CLK     Tdh         (-Th)     0.129   ftop/pwrk/wci_wslv_reqF/_varindex0000<9>
                                                       ftop/pwrk/wci_wslv_reqF/Mram_arr10.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.624ns (0.288ns logic, 0.336ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.479ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_10 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr11.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.600ns (Levels of Logic = 1)
  Clock Path Skew:      0.121ns (0.570 - 0.449)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_10 to ftop/edp0/wci_reqF/Mram_arr11.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y172.YQ     Tcko                  0.419   ftop/cp_wci_Vm_13_MData<11>
                                                       ftop/cp/wci_reqF_5_q_0_10
    SLICE_X44Y173.BY     net (fanout=2)        0.311   ftop/cp_wci_Vm_13_MData<10>
    SLICE_X44Y173.CLK    Tdh         (-Th)     0.130   ftop/edp0/wci_reqF/_varindex0000<10>
                                                       ftop/edp0/wci_reqF/Mram_arr11.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.600ns (0.289ns logic, 0.311ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.480ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_10 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr11.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.601ns (Levels of Logic = 1)
  Clock Path Skew:      0.121ns (0.570 - 0.449)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_10 to ftop/edp0/wci_reqF/Mram_arr11.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y172.YQ     Tcko                  0.419   ftop/cp_wci_Vm_13_MData<11>
                                                       ftop/cp/wci_reqF_5_q_0_10
    SLICE_X44Y173.BY     net (fanout=2)        0.311   ftop/cp_wci_Vm_13_MData<10>
    SLICE_X44Y173.CLK    Tdh         (-Th)     0.129   ftop/edp0/wci_reqF/_varindex0000<10>
                                                       ftop/edp0/wci_reqF/Mram_arr11.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.601ns (0.290ns logic, 0.311ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.493ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_0 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr1.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.630ns (Levels of Logic = 1)
  Clock Path Skew:      0.137ns (0.564 - 0.427)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_0 to ftop/edp0/wci_reqF/Mram_arr1.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y164.YQ     Tcko                  0.419   ftop/cp_wci_Vm_13_MData<1>
                                                       ftop/cp/wci_reqF_5_q_0_0
    SLICE_X42Y165.BY     net (fanout=2)        0.341   ftop/cp_wci_Vm_13_MData<0>
    SLICE_X42Y165.CLK    Tdh         (-Th)     0.130   ftop/edp0/wci_reqF/_varindex0000<0>
                                                       ftop/edp0/wci_reqF/Mram_arr1.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.630ns (0.289ns logic, 0.341ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.494ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_0 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr1.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.631ns (Levels of Logic = 1)
  Clock Path Skew:      0.137ns (0.564 - 0.427)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_0 to ftop/edp0/wci_reqF/Mram_arr1.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y164.YQ     Tcko                  0.419   ftop/cp_wci_Vm_13_MData<1>
                                                       ftop/cp/wci_reqF_5_q_0_0
    SLICE_X42Y165.BY     net (fanout=2)        0.341   ftop/cp_wci_Vm_13_MData<0>
    SLICE_X42Y165.CLK    Tdh         (-Th)     0.129   ftop/edp0/wci_reqF/_varindex0000<0>
                                                       ftop/edp0/wci_reqF/Mram_arr1.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.631ns (0.290ns logic, 0.341ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.507ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_24 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr25.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.623ns (Levels of Logic = 1)
  Clock Path Skew:      0.116ns (0.541 - 0.425)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_24 to ftop/edp0/wci_reqF/Mram_arr25.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y157.YQ     Tcko                  0.419   ftop/cp_wci_Vm_13_MData<25>
                                                       ftop/cp/wci_reqF_5_q_0_24
    SLICE_X56Y158.BY     net (fanout=2)        0.334   ftop/cp_wci_Vm_13_MData<24>
    SLICE_X56Y158.CLK    Tdh         (-Th)     0.130   ftop/edp0/wci_reqF/_varindex0000<24>
                                                       ftop/edp0/wci_reqF/Mram_arr25.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.623ns (0.289ns logic, 0.334ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.508ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_24 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr25.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.624ns (Levels of Logic = 1)
  Clock Path Skew:      0.116ns (0.541 - 0.425)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_24 to ftop/edp0/wci_reqF/Mram_arr25.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y157.YQ     Tcko                  0.419   ftop/cp_wci_Vm_13_MData<25>
                                                       ftop/cp/wci_reqF_5_q_0_24
    SLICE_X56Y158.BY     net (fanout=2)        0.334   ftop/cp_wci_Vm_13_MData<24>
    SLICE_X56Y158.CLK    Tdh         (-Th)     0.129   ftop/edp0/wci_reqF/_varindex0000<24>
                                                       ftop/edp0/wci_reqF/Mram_arr25.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.624ns (0.290ns logic, 0.334ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.511ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_27 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem60.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.619ns (Levels of Logic = 1)
  Clock Path Skew:      0.108ns (0.615 - 0.507)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_27 to ftop/cp/timeServ_setRefF/Mram_fifoMem60.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y135.XQ     Tcko                  0.417   ftop/cp/td<27>
                                                       ftop/cp/td_27
    SLICE_X80Y137.BY     net (fanout=2)        0.332   ftop/cp/td<27>
    SLICE_X80Y137.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<59>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem60.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.619ns (0.287ns logic, 0.332ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.512ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_27 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem60.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.620ns (Levels of Logic = 1)
  Clock Path Skew:      0.108ns (0.615 - 0.507)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_27 to ftop/cp/timeServ_setRefF/Mram_fifoMem60.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y135.XQ     Tcko                  0.417   ftop/cp/td<27>
                                                       ftop/cp/td_27
    SLICE_X80Y137.BY     net (fanout=2)        0.332   ftop/cp/td<27>
    SLICE_X80Y137.CLK    Tdh         (-Th)     0.129   ftop/cp/timeServ_setRefF_dD_OUT<59>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem60.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.620ns (0.288ns logic, 0.332ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.519ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_27 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr28.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.622ns (Levels of Logic = 1)
  Clock Path Skew:      0.103ns (0.594 - 0.491)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_27 to ftop/edp0/wci_reqF/Mram_arr28.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y164.XQ     Tcko                  0.396   ftop/cp_wci_Vm_13_MData<27>
                                                       ftop/cp/wci_reqF_5_q_0_27
    SLICE_X56Y164.BY     net (fanout=2)        0.356   ftop/cp_wci_Vm_13_MData<27>
    SLICE_X56Y164.CLK    Tdh         (-Th)     0.130   ftop/edp0/wci_reqF/_varindex0000<27>
                                                       ftop/edp0/wci_reqF/Mram_arr28.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.622ns (0.266ns logic, 0.356ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.520ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_27 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr28.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.623ns (Levels of Logic = 1)
  Clock Path Skew:      0.103ns (0.594 - 0.491)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_27 to ftop/edp0/wci_reqF/Mram_arr28.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y164.XQ     Tcko                  0.396   ftop/cp_wci_Vm_13_MData<27>
                                                       ftop/cp/wci_reqF_5_q_0_27
    SLICE_X56Y164.BY     net (fanout=2)        0.356   ftop/cp_wci_Vm_13_MData<27>
    SLICE_X56Y164.CLK    Tdh         (-Th)     0.129   ftop/edp0/wci_reqF/_varindex0000<27>
                                                       ftop/edp0/wci_reqF/Mram_arr28.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.623ns (0.267ns logic, 0.356ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.522ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_7 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr8.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.577ns (Levels of Logic = 1)
  Clock Path Skew:      0.055ns (0.419 - 0.364)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_7 to ftop/sma0/wci_wslv_reqF/Mram_arr8.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y150.XQ     Tcko                  0.396   ftop/cp_wci_Vm_6_MData<7>
                                                       ftop/cp/wci_reqF_1_q_0_7
    SLICE_X68Y150.BY     net (fanout=2)        0.311   ftop/cp_wci_Vm_6_MData<7>
    SLICE_X68Y150.CLK    Tdh         (-Th)     0.130   ftop/sma0/wci_wslv_reqF/_varindex0000<7>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr8.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.577ns (0.266ns logic, 0.311ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.523ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_7 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr8.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.578ns (Levels of Logic = 1)
  Clock Path Skew:      0.055ns (0.419 - 0.364)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_7 to ftop/sma0/wci_wslv_reqF/Mram_arr8.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y150.XQ     Tcko                  0.396   ftop/cp_wci_Vm_6_MData<7>
                                                       ftop/cp/wci_reqF_1_q_0_7
    SLICE_X68Y150.BY     net (fanout=2)        0.311   ftop/cp_wci_Vm_6_MData<7>
    SLICE_X68Y150.CLK    Tdh         (-Th)     0.129   ftop/sma0/wci_wslv_reqF/_varindex0000<7>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr8.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.578ns (0.267ns logic, 0.311ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.524ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_31 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr32.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.592ns (Levels of Logic = 1)
  Clock Path Skew:      0.068ns (0.503 - 0.435)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_31 to ftop/sma0/wci_wslv_reqF/Mram_arr32.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y174.XQ     Tcko                  0.396   ftop/cp_wci_Vm_6_MData<31>
                                                       ftop/cp/wci_reqF_1_q_0_31
    SLICE_X68Y175.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_6_MData<31>
    SLICE_X68Y175.CLK    Tdh         (-Th)     0.130   ftop/sma0/wci_wslv_reqF/_varindex0000<31>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr32.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.592ns (0.266ns logic, 0.326ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.525ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_1_q_0_31 (FF)
  Destination:          ftop/sma0/wci_wslv_reqF/Mram_arr32.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.593ns (Levels of Logic = 1)
  Clock Path Skew:      0.068ns (0.503 - 0.435)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_1_q_0_31 to ftop/sma0/wci_wslv_reqF/Mram_arr32.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y174.XQ     Tcko                  0.396   ftop/cp_wci_Vm_6_MData<31>
                                                       ftop/cp/wci_reqF_1_q_0_31
    SLICE_X68Y175.BY     net (fanout=2)        0.326   ftop/cp_wci_Vm_6_MData<31>
    SLICE_X68Y175.CLK    Tdh         (-Th)     0.129   ftop/sma0/wci_wslv_reqF/_varindex0000<31>
                                                       ftop/sma0/wci_wslv_reqF/Mram_arr32.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.593ns (0.267ns logic, 0.326ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.526ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/td_31 (FF)
  Destination:          ftop/cp/timeServ_setRefF/Mram_fifoMem64.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.606ns (Levels of Logic = 1)
  Clock Path Skew:      0.080ns (0.643 - 0.563)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/td_31 to ftop/cp/timeServ_setRefF/Mram_fifoMem64.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y135.XQ     Tcko                  0.417   ftop/cp/td<31>
                                                       ftop/cp/td_31
    SLICE_X78Y136.BY     net (fanout=2)        0.319   ftop/cp/td<31>
    SLICE_X78Y136.CLK    Tdh         (-Th)     0.130   ftop/cp/timeServ_setRefF_dD_OUT<63>
                                                       ftop/cp/timeServ_setRefF/Mram_fifoMem64.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.606ns (0.287ns logic, 0.319ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.526ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/cp/wci_reqF_5_q_0_17 (FF)
  Destination:          ftop/edp0/wci_reqF/Mram_arr18.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.081ns (0.514 - 0.433)
  Source Clock:         ftop/sys1Clk rising at 20.000ns
  Destination Clock:    ftop/sys1Clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/cp/wci_reqF_5_q_0_17 to ftop/edp0/wci_reqF/Mram_arr18.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y157.XQ     Tcko                  0.396   ftop/cp_wci_Vm_13_MData<17>
                                                       ftop/cp/wci_reqF_5_q_0_17
    SLICE_X52Y157.BY     net (fanout=2)        0.341   ftop/cp_wci_Vm_13_MData<17>
    SLICE_X52Y157.CLK    Tdh         (-Th)     0.130   ftop/edp0/wci_reqF/_varindex0000<17>
                                                       ftop/edp0/wci_reqF/Mram_arr18.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.607ns (0.266ns logic, 0.341ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP "ftop_clkN210_clkdv_unbuf"
        TS_SYS0CLK * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_setRefF/sGEnqPtr1<2>/SR
  Logical resource: ftop/cp/timeServ_setRefF/sGEnqPtr1_2/SR
  Location pin: SLICE_X74Y107.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_setRefF/sGEnqPtr1<2>/SR
  Logical resource: ftop/cp/timeServ_setRefF/sGEnqPtr1_2/SR
  Location pin: SLICE_X74Y107.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_10/rstSync/reset_hold<5>/SR
  Logical resource: ftop/cp/wci_mReset_10/rstSync/reset_hold_5/SR
  Location pin: SLICE_X40Y1.SR
  Clock network: ftop/cp/wci_mReset_10/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_10/rstSync/reset_hold<5>/SR
  Logical resource: ftop/cp/wci_mReset_10/rstSync/reset_hold_5/SR
  Location pin: SLICE_X40Y1.SR
  Clock network: ftop/cp/wci_mReset_10/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_10/rstSync/reset_hold<5>/SR
  Logical resource: ftop/cp/wci_mReset_10/rstSync/reset_hold_4/SR
  Location pin: SLICE_X40Y1.SR
  Clock network: ftop/cp/wci_mReset_10/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_10/rstSync/reset_hold<5>/SR
  Logical resource: ftop/cp/wci_mReset_10/rstSync/reset_hold_4/SR
  Location pin: SLICE_X40Y1.SR
  Clock network: ftop/cp/wci_mReset_10/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_10/rstSync/reset_hold<9>/SR
  Logical resource: ftop/cp/wci_mReset_10/rstSync/reset_hold_9/SR
  Location pin: SLICE_X42Y1.SR
  Clock network: ftop/cp/wci_mReset_10/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_10/rstSync/reset_hold<9>/SR
  Logical resource: ftop/cp/wci_mReset_10/rstSync/reset_hold_9/SR
  Location pin: SLICE_X42Y1.SR
  Clock network: ftop/cp/wci_mReset_10/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_10/rstSync/reset_hold<9>/SR
  Logical resource: ftop/cp/wci_mReset_10/rstSync/reset_hold_8/SR
  Location pin: SLICE_X42Y1.SR
  Clock network: ftop/cp/wci_mReset_10/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/wci_mReset_10/rstSync/reset_hold<9>/SR
  Logical resource: ftop/cp/wci_mReset_10/rstSync/reset_hold_8/SR
  Location pin: SLICE_X42Y1.SR
  Clock network: ftop/cp/wci_mReset_10/rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn<11>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn_11/SR
  Location pin: SLICE_X88Y95.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn<11>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn_11/SR
  Location pin: SLICE_X88Y95.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn<11>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn_10/SR
  Location pin: SLICE_X88Y95.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn<11>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn_10/SR
  Location pin: SLICE_X88Y95.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn<13>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn_13/SR
  Location pin: SLICE_X88Y99.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn<13>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn_13/SR
  Location pin: SLICE_X88Y99.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn<13>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn_12/SR
  Location pin: SLICE_X88Y99.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn<13>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn_12/SR
  Location pin: SLICE_X88Y99.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn<31>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn_31/SR
  Location pin: SLICE_X88Y104.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn<31>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/sDataSyncIn_31/SR
  Location pin: SLICE_X88Y104.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |     10.000ns|      4.800ns|      9.931ns|            0|            0|            2|    134054266|
| TS_ftop_clkN210_clk0_unbuf    |     10.000ns|      7.672ns|          N/A|            0|            0|            1|            0|
| TS_ftop_clkN210_clkdv_unbuf   |     20.000ns|     19.863ns|          N/A|            0|            0|    134054265|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    7.388|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gmii_sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_sysclk    |    7.788|         |    3.542|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   19.863|         |         |         |
sys0_clkp      |   19.863|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   19.863|         |         |         |
sys0_clkp      |   19.863|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 134070489 paths, 0 nets, and 105300 connections

Design statistics:
   Minimum period:  19.863ns{1}   (Maximum frequency:  50.345MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Sep 10 14:43:08 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 841 MB



