// Seed: 4105160401
module module_0 (
    id_1
);
  input wire id_1;
  generate
    wire id_2;
  endgenerate
  assign module_2.id_4 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd21
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire _id_2;
  inout wire id_1;
  parameter id_6 = -1;
  assign id_1 = (id_6);
  logic [1 : ~  id_2] id_7;
  ;
  assign id_7 = 1;
  module_0 modCall_1 (id_4);
endmodule
module module_2 (
    output tri   id_0,
    output logic id_1,
    input  uwire id_2
);
  supply1 id_4;
  assign id_4 = 1;
  always id_1 <= id_4;
  wire id_5;
  assign id_0 = -1'h0;
  assign id_4 = id_5;
  module_0 modCall_1 (id_4);
  always_comb $signed(50);
  ;
endmodule
