TimeQuest Timing Analyzer report for divfreq
Tue Apr 10 13:13:08 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk_fpga'
 13. Slow 1200mV 85C Model Hold: 'clk_fpga'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_fpga'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Propagation Delay
 20. Minimum Propagation Delay
 21. Slow 1200mV 85C Model Metastability Report
 22. Slow 1200mV 0C Model Fmax Summary
 23. Slow 1200mV 0C Model Setup Summary
 24. Slow 1200mV 0C Model Hold Summary
 25. Slow 1200mV 0C Model Recovery Summary
 26. Slow 1200mV 0C Model Removal Summary
 27. Slow 1200mV 0C Model Minimum Pulse Width Summary
 28. Slow 1200mV 0C Model Setup: 'clk_fpga'
 29. Slow 1200mV 0C Model Hold: 'clk_fpga'
 30. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_fpga'
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Propagation Delay
 36. Minimum Propagation Delay
 37. Slow 1200mV 0C Model Metastability Report
 38. Fast 1200mV 0C Model Setup Summary
 39. Fast 1200mV 0C Model Hold Summary
 40. Fast 1200mV 0C Model Recovery Summary
 41. Fast 1200mV 0C Model Removal Summary
 42. Fast 1200mV 0C Model Minimum Pulse Width Summary
 43. Fast 1200mV 0C Model Setup: 'clk_fpga'
 44. Fast 1200mV 0C Model Hold: 'clk_fpga'
 45. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_fpga'
 46. Setup Times
 47. Hold Times
 48. Clock to Output Times
 49. Minimum Clock to Output Times
 50. Propagation Delay
 51. Minimum Propagation Delay
 52. Fast 1200mV 0C Model Metastability Report
 53. Multicorner Timing Analysis Summary
 54. Setup Times
 55. Hold Times
 56. Clock to Output Times
 57. Minimum Clock to Output Times
 58. Progagation Delay
 59. Minimum Progagation Delay
 60. Board Trace Model Assignments
 61. Input Transition Times
 62. Signal Integrity Metrics (Slow 1200mv 0c Model)
 63. Signal Integrity Metrics (Slow 1200mv 85c Model)
 64. Signal Integrity Metrics (Fast 1200mv 0c Model)
 65. Setup Transfers
 66. Hold Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths
 70. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; divfreq                                                           ;
; Device Family      ; Cyclone IV GX                                                     ;
; Device Name        ; EP4CGX15BF14C6                                                    ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; clk_fpga   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_fpga } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 141.04 MHz ; 141.04 MHz      ; clk_fpga   ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+----------+--------+-----------------+
; Clock    ; Slack  ; End Point TNS   ;
+----------+--------+-----------------+
; clk_fpga ; -6.090 ; -112.490        ;
+----------+--------+-----------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; clk_fpga ; 0.356 ; 0.000           ;
+----------+-------+-----------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+----------+--------+-------------------------------+
; Clock    ; Slack  ; End Point TNS                 ;
+----------+--------+-------------------------------+
; clk_fpga ; -3.000 ; -30.000                       ;
+----------+--------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_fpga'                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.090 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[0]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.256      ; 7.341      ;
; -6.090 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[0]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.256      ; 7.341      ;
; -6.090 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[0]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.256      ; 7.341      ;
; -6.090 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[0]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.256      ; 7.341      ;
; -6.090 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[0]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.256      ; 7.341      ;
; -6.090 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[0]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.256      ; 7.341      ;
; -6.090 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[0]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.256      ; 7.341      ;
; -6.090 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[0]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.256      ; 7.341      ;
; -6.090 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[0]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.256      ; 7.341      ;
; -5.971 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[2]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.256      ; 7.222      ;
; -5.971 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[2]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.256      ; 7.222      ;
; -5.971 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[2]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.256      ; 7.222      ;
; -5.971 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[2]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.256      ; 7.222      ;
; -5.971 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[2]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.256      ; 7.222      ;
; -5.971 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[2]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.256      ; 7.222      ;
; -5.971 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[2]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.256      ; 7.222      ;
; -5.971 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[2]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.256      ; 7.222      ;
; -5.971 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[2]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.256      ; 7.222      ;
; -5.892 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[1]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.256      ; 7.143      ;
; -5.892 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[1]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.256      ; 7.143      ;
; -5.892 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[1]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.256      ; 7.143      ;
; -5.892 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[1]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.256      ; 7.143      ;
; -5.892 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[1]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.256      ; 7.143      ;
; -5.892 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[1]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.256      ; 7.143      ;
; -5.892 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[1]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.256      ; 7.143      ;
; -5.892 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[1]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.256      ; 7.143      ;
; -5.892 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[1]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.256      ; 7.143      ;
; -5.859 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[4]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.256      ; 7.110      ;
; -5.859 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[4]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.256      ; 7.110      ;
; -5.859 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[4]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.256      ; 7.110      ;
; -5.859 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[4]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.256      ; 7.110      ;
; -5.859 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[4]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.256      ; 7.110      ;
; -5.859 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[4]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.256      ; 7.110      ;
; -5.859 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[4]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.256      ; 7.110      ;
; -5.859 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[4]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.256      ; 7.110      ;
; -5.859 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[4]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.256      ; 7.110      ;
; -5.775 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[3]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.256      ; 7.026      ;
; -5.775 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[3]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.256      ; 7.026      ;
; -5.775 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[3]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.256      ; 7.026      ;
; -5.775 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[3]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.256      ; 7.026      ;
; -5.775 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[3]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.256      ; 7.026      ;
; -5.775 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[3]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.256      ; 7.026      ;
; -5.775 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[3]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.256      ; 7.026      ;
; -5.775 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[3]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.256      ; 7.026      ;
; -5.775 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[3]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.256      ; 7.026      ;
; -5.751 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[6]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.256      ; 7.002      ;
; -5.751 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[6]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.256      ; 7.002      ;
; -5.751 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[6]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.256      ; 7.002      ;
; -5.751 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[6]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.256      ; 7.002      ;
; -5.751 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[6]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.256      ; 7.002      ;
; -5.751 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[6]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.256      ; 7.002      ;
; -5.751 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[6]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.256      ; 7.002      ;
; -5.751 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[6]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.256      ; 7.002      ;
; -5.751 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[6]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.256      ; 7.002      ;
; -5.658 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[5]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.256      ; 6.909      ;
; -5.658 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[5]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.256      ; 6.909      ;
; -5.658 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[5]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.256      ; 6.909      ;
; -5.658 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[5]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.256      ; 6.909      ;
; -5.658 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[5]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.256      ; 6.909      ;
; -5.658 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[5]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.256      ; 6.909      ;
; -5.658 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[5]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.256      ; 6.909      ;
; -5.658 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[5]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.256      ; 6.909      ;
; -5.658 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[5]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.256      ; 6.909      ;
; -5.625 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[8]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.256      ; 6.876      ;
; -5.625 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[8]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.256      ; 6.876      ;
; -5.625 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[8]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.256      ; 6.876      ;
; -5.625 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[8]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.256      ; 6.876      ;
; -5.625 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[8]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.256      ; 6.876      ;
; -5.625 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[8]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.256      ; 6.876      ;
; -5.625 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[8]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.256      ; 6.876      ;
; -5.625 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[8]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.256      ; 6.876      ;
; -5.625 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[8]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.256      ; 6.876      ;
; -5.546 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[7]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.256      ; 6.797      ;
; -5.546 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[7]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.256      ; 6.797      ;
; -5.546 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[7]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.256      ; 6.797      ;
; -5.546 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[7]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.256      ; 6.797      ;
; -5.546 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[7]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.256      ; 6.797      ;
; -5.546 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[7]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.256      ; 6.797      ;
; -5.546 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[7]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.256      ; 6.797      ;
; -5.546 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[7]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.256      ; 6.797      ;
; -5.546 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[7]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.256      ; 6.797      ;
; -4.273 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[1] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.064     ; 5.204      ;
; -4.273 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.064     ; 5.204      ;
; -4.273 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.064     ; 5.204      ;
; -4.273 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.064     ; 5.204      ;
; -4.273 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.064     ; 5.204      ;
; -4.273 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.064     ; 5.204      ;
; -4.273 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.064     ; 5.204      ;
; -4.273 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[0] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.077     ; 5.191      ;
; -4.273 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[0] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.077     ; 5.191      ;
; -4.273 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[0] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.077     ; 5.191      ;
; -4.273 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[0] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.077     ; 5.191      ;
; -4.273 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[0] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.077     ; 5.191      ;
; -4.273 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[0] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.077     ; 5.191      ;
; -4.273 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[0] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.077     ; 5.191      ;
; -4.273 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[0] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.077     ; 5.191      ;
; -4.273 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[0] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.077     ; 5.191      ;
; -4.154 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[2]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[1] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.064     ; 5.085      ;
; -4.154 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[2]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.064     ; 5.085      ;
; -4.154 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[2]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.064     ; 5.085      ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_fpga'                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.356 ; lpm_counter2:inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; lpm_counter2:inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.064      ; 0.577      ;
; 0.558 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.078      ; 0.793      ;
; 0.563 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.078      ; 0.798      ;
; 0.563 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.078      ; 0.798      ;
; 0.564 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.078      ; 0.799      ;
; 0.564 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.078      ; 0.799      ;
; 0.564 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.078      ; 0.799      ;
; 0.565 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.078      ; 0.800      ;
; 0.566 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[0] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[0] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.077      ; 0.800      ;
; 0.567 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.078      ; 0.802      ;
; 0.567 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.078      ; 0.802      ;
; 0.573 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[5] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.064      ; 0.794      ;
; 0.576 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[8]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.065      ; 0.798      ;
; 0.577 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[0]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.065      ; 0.799      ;
; 0.577 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[1]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.065      ; 0.799      ;
; 0.578 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[2]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.065      ; 0.800      ;
; 0.578 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[4]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.065      ; 0.800      ;
; 0.578 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[7]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.065      ; 0.800      ;
; 0.578 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[1] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[1] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.064      ; 0.799      ;
; 0.578 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[6] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.064      ; 0.799      ;
; 0.579 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[3]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.065      ; 0.801      ;
; 0.579 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[5]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.065      ; 0.801      ;
; 0.579 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[2] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.064      ; 0.800      ;
; 0.579 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[4] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.064      ; 0.800      ;
; 0.580 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[7] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.064      ; 0.801      ;
; 0.581 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[3] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.064      ; 0.802      ;
; 0.589 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[6]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.065      ; 0.811      ;
; 0.832 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.078      ; 1.067      ;
; 0.837 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.078      ; 1.072      ;
; 0.838 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.078      ; 1.073      ;
; 0.840 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.078      ; 1.075      ;
; 0.851 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[1]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.065      ; 1.073      ;
; 0.851 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.078      ; 1.086      ;
; 0.852 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[5]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.065      ; 1.074      ;
; 0.852 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.078      ; 1.087      ;
; 0.853 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[4] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.064      ; 1.074      ;
; 0.853 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[3]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.065      ; 1.075      ;
; 0.853 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[6] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.064      ; 1.074      ;
; 0.853 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[2] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.064      ; 1.074      ;
; 0.853 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.078      ; 1.088      ;
; 0.854 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.078      ; 1.089      ;
; 0.854 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.078      ; 1.089      ;
; 0.854 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.078      ; 1.089      ;
; 0.856 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.078      ; 1.091      ;
; 0.860 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[5] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.064      ; 1.081      ;
; 0.862 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[5] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.064      ; 1.083      ;
; 0.863 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[7]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.065      ; 1.085      ;
; 0.865 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[2]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.065      ; 1.087      ;
; 0.866 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[8]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.065      ; 1.088      ;
; 0.866 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[4]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.065      ; 1.088      ;
; 0.866 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[1] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.064      ; 1.087      ;
; 0.866 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[6]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.065      ; 1.088      ;
; 0.867 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[3]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.065      ; 1.089      ;
; 0.868 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[3] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.064      ; 1.089      ;
; 0.868 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[5]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.065      ; 1.090      ;
; 0.868 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[1] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.064      ; 1.089      ;
; 0.868 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[7]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.065      ; 1.090      ;
; 0.870 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[3] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.064      ; 1.091      ;
; 0.942 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.078      ; 1.177      ;
; 0.947 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.078      ; 1.182      ;
; 0.948 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.078      ; 1.183      ;
; 0.949 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.078      ; 1.184      ;
; 0.950 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.078      ; 1.185      ;
; 0.950 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.078      ; 1.185      ;
; 0.952 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.078      ; 1.187      ;
; 0.961 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[2]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.065      ; 1.183      ;
; 0.962 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[6]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.065      ; 1.184      ;
; 0.963 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[4] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.064      ; 1.184      ;
; 0.963 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[4]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.065      ; 1.185      ;
; 0.963 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[3]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.065      ; 1.185      ;
; 0.963 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[2] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.064      ; 1.184      ;
; 0.963 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.078      ; 1.198      ;
; 0.964 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[7]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.065      ; 1.186      ;
; 0.964 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.078      ; 1.199      ;
; 0.965 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[4] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.064      ; 1.186      ;
; 0.965 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[5]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.065      ; 1.187      ;
; 0.965 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[2] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.064      ; 1.186      ;
; 0.965 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.078      ; 1.200      ;
; 0.966 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.078      ; 1.201      ;
; 0.966 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.078      ; 1.201      ;
; 0.973 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[8]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.065      ; 1.195      ;
; 0.977 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[4]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.065      ; 1.199      ;
; 0.978 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[6]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.065      ; 1.200      ;
; 0.978 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[1] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.064      ; 1.199      ;
; 0.978 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[8]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.065      ; 1.200      ;
; 0.979 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[5]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.065      ; 1.201      ;
; 0.980 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[3] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.064      ; 1.201      ;
; 0.980 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[7]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.065      ; 1.202      ;
; 0.980 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[1] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.064      ; 1.201      ;
; 0.982 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[3] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.064      ; 1.203      ;
; 1.059 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.078      ; 1.294      ;
; 1.060 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.078      ; 1.295      ;
; 1.061 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.078      ; 1.296      ;
; 1.062 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.078      ; 1.297      ;
; 1.062 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.078      ; 1.297      ;
; 1.073 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[4]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.065      ; 1.295      ;
; 1.074 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[8]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.065      ; 1.296      ;
; 1.075 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[6]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.065      ; 1.297      ;
; 1.075 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[5]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.065      ; 1.297      ;
; 1.075 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[2] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.064      ; 1.296      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_fpga'                                                                                                                               ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                          ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk_fpga ; Rise       ; clk_fpga                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter2:inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ;
; 0.206  ; 0.390        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[0] ;
; 0.206  ; 0.390        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
; 0.206  ; 0.390        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ;
; 0.206  ; 0.390        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ;
; 0.206  ; 0.390        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ;
; 0.206  ; 0.390        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ;
; 0.206  ; 0.390        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ;
; 0.206  ; 0.390        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ;
; 0.206  ; 0.390        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ;
; 0.206  ; 0.390        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[0]  ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[1]  ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[2]  ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[3]  ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[4]  ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[5]  ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[6]  ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[7]  ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[8]  ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[1] ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[2] ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[3] ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[4] ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[5] ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[6] ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[7] ;
; 0.216  ; 0.400        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter2:inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ;
; 0.326  ; 0.326        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; clk_fpga~input|o                                                                                ;
; 0.337  ; 0.337        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; clk_fpga~inputclkctrl|inclk[0]                                                                  ;
; 0.337  ; 0.337        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; clk_fpga~inputclkctrl|outclk                                                                    ;
; 0.366  ; 0.366        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.366  ; 0.366        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.366  ; 0.366        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.366  ; 0.366        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.366  ; 0.366        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                               ;
; 0.366  ; 0.366        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                               ;
; 0.366  ; 0.366        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                               ;
; 0.366  ; 0.366        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                               ;
; 0.366  ; 0.366        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                               ;
; 0.367  ; 0.367        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.376  ; 0.376        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.376  ; 0.376        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.376  ; 0.376        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.376  ; 0.376        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                               ;
; 0.376  ; 0.376        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                               ;
; 0.376  ; 0.376        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                               ;
; 0.376  ; 0.376        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                               ;
; 0.376  ; 0.376        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.376  ; 0.376        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 0.376  ; 0.376        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 0.376  ; 0.376        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 0.376  ; 0.376        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 0.376  ; 0.376        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                ;
; 0.376  ; 0.376        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                ;
; 0.376  ; 0.376        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                ;
; 0.376  ; 0.376        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                ;
; 0.376  ; 0.376        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                ;
; 0.383  ; 0.599        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[0]  ;
; 0.383  ; 0.599        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[1]  ;
; 0.383  ; 0.599        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[2]  ;
; 0.383  ; 0.599        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[3]  ;
; 0.383  ; 0.599        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[4]  ;
; 0.383  ; 0.599        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[5]  ;
; 0.383  ; 0.599        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[6]  ;
; 0.383  ; 0.599        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[7]  ;
; 0.383  ; 0.599        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[8]  ;
; 0.383  ; 0.599        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[1] ;
; 0.383  ; 0.599        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[2] ;
; 0.383  ; 0.599        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[3] ;
; 0.383  ; 0.599        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[4] ;
; 0.383  ; 0.599        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[5] ;
; 0.383  ; 0.599        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[6] ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; cin       ; clk_fpga   ; 8.168 ; 8.553 ; Rise       ; clk_fpga        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; cin       ; clk_fpga   ; -1.966 ; -2.360 ; Rise       ; clk_fpga        ;
+-----------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; cout        ; clk_fpga   ; 12.652 ; 12.786 ; Rise       ; clk_fpga        ;
; q1hz[*]     ; clk_fpga   ; 7.529  ; 7.511  ; Rise       ; clk_fpga        ;
;  q1hz[0]    ; clk_fpga   ; 6.938  ; 6.910  ; Rise       ; clk_fpga        ;
;  q1hz[1]    ; clk_fpga   ; 6.264  ; 6.199  ; Rise       ; clk_fpga        ;
;  q1hz[2]    ; clk_fpga   ; 7.100  ; 7.085  ; Rise       ; clk_fpga        ;
;  q1hz[3]    ; clk_fpga   ; 7.030  ; 7.019  ; Rise       ; clk_fpga        ;
;  q1hz[4]    ; clk_fpga   ; 6.770  ; 6.736  ; Rise       ; clk_fpga        ;
;  q1hz[5]    ; clk_fpga   ; 7.529  ; 7.511  ; Rise       ; clk_fpga        ;
;  q1hz[6]    ; clk_fpga   ; 6.920  ; 6.881  ; Rise       ; clk_fpga        ;
;  q1hz[7]    ; clk_fpga   ; 6.789  ; 6.727  ; Rise       ; clk_fpga        ;
;  q1hz[8]    ; clk_fpga   ; 6.701  ; 6.631  ; Rise       ; clk_fpga        ;
; q1khz[*]    ; clk_fpga   ; 7.270  ; 7.251  ; Rise       ; clk_fpga        ;
;  q1khz[0]   ; clk_fpga   ; 6.702  ; 6.622  ; Rise       ; clk_fpga        ;
;  q1khz[1]   ; clk_fpga   ; 6.277  ; 6.204  ; Rise       ; clk_fpga        ;
;  q1khz[2]   ; clk_fpga   ; 6.207  ; 6.129  ; Rise       ; clk_fpga        ;
;  q1khz[3]   ; clk_fpga   ; 7.270  ; 7.251  ; Rise       ; clk_fpga        ;
;  q1khz[4]   ; clk_fpga   ; 6.329  ; 6.263  ; Rise       ; clk_fpga        ;
;  q1khz[5]   ; clk_fpga   ; 6.295  ; 6.230  ; Rise       ; clk_fpga        ;
;  q1khz[6]   ; clk_fpga   ; 6.427  ; 6.345  ; Rise       ; clk_fpga        ;
;  q1khz[7]   ; clk_fpga   ; 6.204  ; 6.124  ; Rise       ; clk_fpga        ;
; q153khz[*]  ; clk_fpga   ; 7.363  ; 7.350  ; Rise       ; clk_fpga        ;
;  q153khz[0] ; clk_fpga   ; 6.413  ; 6.338  ; Rise       ; clk_fpga        ;
;  q153khz[1] ; clk_fpga   ; 6.499  ; 6.433  ; Rise       ; clk_fpga        ;
;  q153khz[2] ; clk_fpga   ; 6.004  ; 5.933  ; Rise       ; clk_fpga        ;
;  q153khz[3] ; clk_fpga   ; 6.737  ; 6.728  ; Rise       ; clk_fpga        ;
;  q153khz[4] ; clk_fpga   ; 7.363  ; 7.350  ; Rise       ; clk_fpga        ;
;  q153khz[5] ; clk_fpga   ; 5.996  ; 5.926  ; Rise       ; clk_fpga        ;
;  q153khz[6] ; clk_fpga   ; 6.730  ; 6.697  ; Rise       ; clk_fpga        ;
;  q153khz[7] ; clk_fpga   ; 6.960  ; 6.933  ; Rise       ; clk_fpga        ;
;  q153khz[8] ; clk_fpga   ; 6.475  ; 6.467  ; Rise       ; clk_fpga        ;
; q500hz[*]   ; clk_fpga   ; 6.744  ; 6.720  ; Rise       ; clk_fpga        ;
;  q500hz[0]  ; clk_fpga   ; 6.744  ; 6.720  ; Rise       ; clk_fpga        ;
+-------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; cout        ; clk_fpga   ; 7.333 ; 7.328 ; Rise       ; clk_fpga        ;
; q1hz[*]     ; clk_fpga   ; 6.058 ; 5.992 ; Rise       ; clk_fpga        ;
;  q1hz[0]    ; clk_fpga   ; 6.709 ; 6.679 ; Rise       ; clk_fpga        ;
;  q1hz[1]    ; clk_fpga   ; 6.058 ; 5.992 ; Rise       ; clk_fpga        ;
;  q1hz[2]    ; clk_fpga   ; 6.894 ; 6.878 ; Rise       ; clk_fpga        ;
;  q1hz[3]    ; clk_fpga   ; 6.796 ; 6.782 ; Rise       ; clk_fpga        ;
;  q1hz[4]    ; clk_fpga   ; 6.543 ; 6.507 ; Rise       ; clk_fpga        ;
;  q1hz[5]    ; clk_fpga   ; 7.307 ; 7.287 ; Rise       ; clk_fpga        ;
;  q1hz[6]    ; clk_fpga   ; 6.692 ; 6.650 ; Rise       ; clk_fpga        ;
;  q1hz[7]    ; clk_fpga   ; 6.562 ; 6.499 ; Rise       ; clk_fpga        ;
;  q1hz[8]    ; clk_fpga   ; 6.478 ; 6.407 ; Rise       ; clk_fpga        ;
; q1khz[*]    ; clk_fpga   ; 6.005 ; 5.924 ; Rise       ; clk_fpga        ;
;  q1khz[0]   ; clk_fpga   ; 6.479 ; 6.399 ; Rise       ; clk_fpga        ;
;  q1khz[1]   ; clk_fpga   ; 6.067 ; 5.993 ; Rise       ; clk_fpga        ;
;  q1khz[2]   ; clk_fpga   ; 6.007 ; 5.929 ; Rise       ; clk_fpga        ;
;  q1khz[3]   ; clk_fpga   ; 7.026 ; 7.005 ; Rise       ; clk_fpga        ;
;  q1khz[4]   ; clk_fpga   ; 6.125 ; 6.058 ; Rise       ; clk_fpga        ;
;  q1khz[5]   ; clk_fpga   ; 6.093 ; 6.026 ; Rise       ; clk_fpga        ;
;  q1khz[6]   ; clk_fpga   ; 6.215 ; 6.132 ; Rise       ; clk_fpga        ;
;  q1khz[7]   ; clk_fpga   ; 6.005 ; 5.924 ; Rise       ; clk_fpga        ;
; q153khz[*]  ; clk_fpga   ; 5.804 ; 5.733 ; Rise       ; clk_fpga        ;
;  q153khz[0] ; clk_fpga   ; 6.201 ; 6.126 ; Rise       ; clk_fpga        ;
;  q153khz[1] ; clk_fpga   ; 6.279 ; 6.211 ; Rise       ; clk_fpga        ;
;  q153khz[2] ; clk_fpga   ; 5.812 ; 5.739 ; Rise       ; clk_fpga        ;
;  q153khz[3] ; clk_fpga   ; 6.514 ; 6.502 ; Rise       ; clk_fpga        ;
;  q153khz[4] ; clk_fpga   ; 7.141 ; 7.127 ; Rise       ; clk_fpga        ;
;  q153khz[5] ; clk_fpga   ; 5.804 ; 5.733 ; Rise       ; clk_fpga        ;
;  q153khz[6] ; clk_fpga   ; 6.507 ; 6.471 ; Rise       ; clk_fpga        ;
;  q153khz[7] ; clk_fpga   ; 6.727 ; 6.698 ; Rise       ; clk_fpga        ;
;  q153khz[8] ; clk_fpga   ; 6.262 ; 6.251 ; Rise       ; clk_fpga        ;
; q500hz[*]   ; clk_fpga   ; 6.521 ; 6.495 ; Rise       ; clk_fpga        ;
;  q500hz[0]  ; clk_fpga   ; 6.521 ; 6.495 ; Rise       ; clk_fpga        ;
+-------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; cin        ; cout        ; 13.935 ;    ;    ; 14.243 ;
+------------+-------------+--------+----+----+--------+


+-----------------------------------------------------+
; Minimum Propagation Delay                           ;
+------------+-------------+-------+----+----+--------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF     ;
+------------+-------------+-------+----+----+--------+
; cin        ; cout        ; 9.774 ;    ;    ; 10.197 ;
+------------+-------------+-------+----+----+--------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 159.59 MHz ; 159.59 MHz      ; clk_fpga   ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; clk_fpga ; -5.266 ; -96.495        ;
+----------+--------+----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; clk_fpga ; 0.310 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; clk_fpga ; -3.000 ; -30.000                      ;
+----------+--------+------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_fpga'                                                                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.266 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[0]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.235      ; 6.496      ;
; -5.266 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[0]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.235      ; 6.496      ;
; -5.266 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[0]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.235      ; 6.496      ;
; -5.266 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[0]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.235      ; 6.496      ;
; -5.266 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[0]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.235      ; 6.496      ;
; -5.266 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[0]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.235      ; 6.496      ;
; -5.266 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[0]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.235      ; 6.496      ;
; -5.266 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[0]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.235      ; 6.496      ;
; -5.266 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[0]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.235      ; 6.496      ;
; -5.163 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[2]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.235      ; 6.393      ;
; -5.163 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[2]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.235      ; 6.393      ;
; -5.163 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[2]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.235      ; 6.393      ;
; -5.163 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[2]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.235      ; 6.393      ;
; -5.163 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[2]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.235      ; 6.393      ;
; -5.163 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[2]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.235      ; 6.393      ;
; -5.163 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[2]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.235      ; 6.393      ;
; -5.163 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[2]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.235      ; 6.393      ;
; -5.163 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[2]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.235      ; 6.393      ;
; -5.138 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[1]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.235      ; 6.368      ;
; -5.138 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[1]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.235      ; 6.368      ;
; -5.138 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[1]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.235      ; 6.368      ;
; -5.138 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[1]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.235      ; 6.368      ;
; -5.138 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[1]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.235      ; 6.368      ;
; -5.138 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[1]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.235      ; 6.368      ;
; -5.138 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[1]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.235      ; 6.368      ;
; -5.138 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[1]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.235      ; 6.368      ;
; -5.138 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[1]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.235      ; 6.368      ;
; -5.066 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[4]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.235      ; 6.296      ;
; -5.066 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[4]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.235      ; 6.296      ;
; -5.066 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[4]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.235      ; 6.296      ;
; -5.066 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[4]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.235      ; 6.296      ;
; -5.066 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[4]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.235      ; 6.296      ;
; -5.066 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[4]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.235      ; 6.296      ;
; -5.066 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[4]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.235      ; 6.296      ;
; -5.066 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[4]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.235      ; 6.296      ;
; -5.066 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[4]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.235      ; 6.296      ;
; -5.040 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[3]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.235      ; 6.270      ;
; -5.040 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[3]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.235      ; 6.270      ;
; -5.040 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[3]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.235      ; 6.270      ;
; -5.040 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[3]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.235      ; 6.270      ;
; -5.040 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[3]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.235      ; 6.270      ;
; -5.040 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[3]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.235      ; 6.270      ;
; -5.040 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[3]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.235      ; 6.270      ;
; -5.040 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[3]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.235      ; 6.270      ;
; -5.040 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[3]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.235      ; 6.270      ;
; -4.975 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[6]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.235      ; 6.205      ;
; -4.975 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[6]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.235      ; 6.205      ;
; -4.975 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[6]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.235      ; 6.205      ;
; -4.975 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[6]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.235      ; 6.205      ;
; -4.975 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[6]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.235      ; 6.205      ;
; -4.975 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[6]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.235      ; 6.205      ;
; -4.975 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[6]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.235      ; 6.205      ;
; -4.975 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[6]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.235      ; 6.205      ;
; -4.975 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[6]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.235      ; 6.205      ;
; -4.939 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[5]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.235      ; 6.169      ;
; -4.939 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[5]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.235      ; 6.169      ;
; -4.939 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[5]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.235      ; 6.169      ;
; -4.939 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[5]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.235      ; 6.169      ;
; -4.939 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[5]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.235      ; 6.169      ;
; -4.939 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[5]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.235      ; 6.169      ;
; -4.939 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[5]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.235      ; 6.169      ;
; -4.939 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[5]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.235      ; 6.169      ;
; -4.939 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[5]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.235      ; 6.169      ;
; -4.865 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[8]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.235      ; 6.095      ;
; -4.865 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[8]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.235      ; 6.095      ;
; -4.865 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[8]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.235      ; 6.095      ;
; -4.865 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[8]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.235      ; 6.095      ;
; -4.865 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[8]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.235      ; 6.095      ;
; -4.865 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[8]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.235      ; 6.095      ;
; -4.865 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[8]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.235      ; 6.095      ;
; -4.865 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[8]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.235      ; 6.095      ;
; -4.865 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[8]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.235      ; 6.095      ;
; -4.838 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[7]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.235      ; 6.068      ;
; -4.838 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[7]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.235      ; 6.068      ;
; -4.838 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[7]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.235      ; 6.068      ;
; -4.838 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[7]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.235      ; 6.068      ;
; -4.838 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[7]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.235      ; 6.068      ;
; -4.838 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[7]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.235      ; 6.068      ;
; -4.838 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[7]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.235      ; 6.068      ;
; -4.838 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[7]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.235      ; 6.068      ;
; -4.838 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[7]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.235      ; 6.068      ;
; -3.673 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[0] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.069     ; 4.599      ;
; -3.673 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[0] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.069     ; 4.599      ;
; -3.673 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[0] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.069     ; 4.599      ;
; -3.673 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[0] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.069     ; 4.599      ;
; -3.673 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[0] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.069     ; 4.599      ;
; -3.673 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[0] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.069     ; 4.599      ;
; -3.673 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[0] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.069     ; 4.599      ;
; -3.673 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[0] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.069     ; 4.599      ;
; -3.673 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[0] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.069     ; 4.599      ;
; -3.670 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[1] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 4.609      ;
; -3.670 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 4.609      ;
; -3.670 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 4.609      ;
; -3.670 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 4.609      ;
; -3.670 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 4.609      ;
; -3.670 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 4.609      ;
; -3.670 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 4.609      ;
; -3.601 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[1]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[1] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 4.540      ;
; -3.601 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[1]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 4.540      ;
; -3.601 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[1]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.056     ; 4.540      ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_fpga'                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.310 ; lpm_counter2:inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; lpm_counter2:inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 0.511      ;
; 0.504 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.069      ; 0.717      ;
; 0.508 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.069      ; 0.721      ;
; 0.509 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.069      ; 0.722      ;
; 0.509 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.069      ; 0.722      ;
; 0.509 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.069      ; 0.722      ;
; 0.510 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.069      ; 0.723      ;
; 0.511 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[0] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[0] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.069      ; 0.724      ;
; 0.511 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.069      ; 0.724      ;
; 0.512 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.069      ; 0.725      ;
; 0.512 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.069      ; 0.725      ;
; 0.517 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[5] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 0.718      ;
; 0.521 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[0]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 0.722      ;
; 0.521 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[8]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 0.722      ;
; 0.521 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[6] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 0.722      ;
; 0.522 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[1]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 0.723      ;
; 0.522 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[2]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 0.723      ;
; 0.522 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[4]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 0.723      ;
; 0.522 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[7]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 0.723      ;
; 0.522 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[1] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[1] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 0.723      ;
; 0.522 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[2] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 0.723      ;
; 0.522 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[4] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 0.723      ;
; 0.523 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[5]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 0.724      ;
; 0.523 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[7] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 0.724      ;
; 0.524 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[3]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 0.725      ;
; 0.524 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[3] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 0.725      ;
; 0.532 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[6]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 0.733      ;
; 0.749 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.069      ; 0.962      ;
; 0.753 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.069      ; 0.966      ;
; 0.754 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.069      ; 0.967      ;
; 0.755 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.069      ; 0.968      ;
; 0.758 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.069      ; 0.971      ;
; 0.759 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.069      ; 0.972      ;
; 0.761 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.069      ; 0.974      ;
; 0.761 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.069      ; 0.974      ;
; 0.765 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[6] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 0.966      ;
; 0.765 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.069      ; 0.978      ;
; 0.766 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[1]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 0.967      ;
; 0.766 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[3]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 0.967      ;
; 0.766 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[5] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 0.967      ;
; 0.766 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.069      ; 0.979      ;
; 0.767 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[4] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 0.968      ;
; 0.767 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[5]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 0.968      ;
; 0.767 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[2] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 0.968      ;
; 0.768 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.069      ; 0.981      ;
; 0.771 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[2]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 0.972      ;
; 0.771 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[8]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 0.972      ;
; 0.771 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[1] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 0.972      ;
; 0.772 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[6]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 0.973      ;
; 0.773 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[4]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 0.974      ;
; 0.773 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[3] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 0.974      ;
; 0.773 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[5] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 0.974      ;
; 0.777 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[7]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 0.978      ;
; 0.778 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[3]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 0.979      ;
; 0.778 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[1] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 0.979      ;
; 0.779 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[7]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 0.980      ;
; 0.780 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[3] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 0.981      ;
; 0.780 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[5]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 0.981      ;
; 0.838 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.069      ; 1.051      ;
; 0.842 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.069      ; 1.055      ;
; 0.843 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.069      ; 1.056      ;
; 0.844 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.069      ; 1.057      ;
; 0.849 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.069      ; 1.062      ;
; 0.850 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.069      ; 1.063      ;
; 0.851 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.069      ; 1.064      ;
; 0.854 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.069      ; 1.067      ;
; 0.855 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[2]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 1.056      ;
; 0.855 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[4]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 1.056      ;
; 0.855 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.069      ; 1.068      ;
; 0.856 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[4] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 1.057      ;
; 0.856 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[6]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 1.057      ;
; 0.856 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[2] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 1.057      ;
; 0.857 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.069      ; 1.070      ;
; 0.861 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.069      ; 1.074      ;
; 0.862 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[3]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 1.063      ;
; 0.862 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[5]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 1.063      ;
; 0.862 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.069      ; 1.075      ;
; 0.863 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[4] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 1.064      ;
; 0.863 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[7]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 1.064      ;
; 0.863 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[2] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 1.064      ;
; 0.866 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[8]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 1.067      ;
; 0.867 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[4]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 1.068      ;
; 0.867 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[1] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 1.068      ;
; 0.868 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[8]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 1.069      ;
; 0.869 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[3] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 1.070      ;
; 0.869 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[6]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 1.070      ;
; 0.874 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[5]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 1.075      ;
; 0.874 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[1] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 1.075      ;
; 0.876 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[3] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 1.077      ;
; 0.876 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[7]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 1.077      ;
; 0.938 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.069      ; 1.151      ;
; 0.939 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.069      ; 1.152      ;
; 0.940 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.069      ; 1.153      ;
; 0.945 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.069      ; 1.158      ;
; 0.946 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.069      ; 1.159      ;
; 0.950 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.069      ; 1.163      ;
; 0.951 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[4]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 1.152      ;
; 0.951 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[6]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 1.152      ;
; 0.951 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.069      ; 1.164      ;
; 0.952 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[8]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.057      ; 1.153      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_fpga'                                                                                                                                ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                          ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk_fpga ; Rise       ; clk_fpga                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter2:inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ;
; 0.217  ; 0.401        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[0]  ;
; 0.217  ; 0.401        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[1]  ;
; 0.217  ; 0.401        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[2]  ;
; 0.217  ; 0.401        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[3]  ;
; 0.217  ; 0.401        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[4]  ;
; 0.217  ; 0.401        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[5]  ;
; 0.217  ; 0.401        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[6]  ;
; 0.217  ; 0.401        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[7]  ;
; 0.217  ; 0.401        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[8]  ;
; 0.218  ; 0.402        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[1] ;
; 0.218  ; 0.402        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[2] ;
; 0.218  ; 0.402        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[3] ;
; 0.218  ; 0.402        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[4] ;
; 0.218  ; 0.402        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[5] ;
; 0.218  ; 0.402        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[6] ;
; 0.218  ; 0.402        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[7] ;
; 0.218  ; 0.402        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter2:inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[0] ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ;
; 0.219  ; 0.403        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ;
; 0.344  ; 0.344        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; clk_fpga~input|o                                                                                ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; clk_fpga~inputclkctrl|inclk[0]                                                                  ;
; 0.346  ; 0.346        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; clk_fpga~inputclkctrl|outclk                                                                    ;
; 0.377  ; 0.377        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 0.377  ; 0.377        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 0.377  ; 0.377        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 0.377  ; 0.377        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 0.377  ; 0.377        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                ;
; 0.377  ; 0.377        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                ;
; 0.377  ; 0.377        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                ;
; 0.377  ; 0.377        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                ;
; 0.377  ; 0.377        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                               ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                               ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                               ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                               ;
; 0.378  ; 0.378        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.379  ; 0.379        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.379  ; 0.379        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.379  ; 0.379        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.379  ; 0.379        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.379  ; 0.379        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.379  ; 0.379        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                               ;
; 0.379  ; 0.379        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                               ;
; 0.379  ; 0.379        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                               ;
; 0.379  ; 0.379        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                               ;
; 0.379  ; 0.379        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                               ;
; 0.380  ; 0.596        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[0] ;
; 0.380  ; 0.596        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
; 0.380  ; 0.596        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ;
; 0.380  ; 0.596        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ;
; 0.380  ; 0.596        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ;
; 0.380  ; 0.596        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ;
; 0.380  ; 0.596        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ;
; 0.380  ; 0.596        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ;
; 0.380  ; 0.596        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ;
; 0.380  ; 0.596        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ;
; 0.381  ; 0.597        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[0]  ;
; 0.381  ; 0.597        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[1]  ;
; 0.381  ; 0.597        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[2]  ;
; 0.381  ; 0.597        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[3]  ;
; 0.381  ; 0.597        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[4]  ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; cin       ; clk_fpga   ; 7.214 ; 7.464 ; Rise       ; clk_fpga        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; cin       ; clk_fpga   ; -1.687 ; -1.996 ; Rise       ; clk_fpga        ;
+-----------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; cout        ; clk_fpga   ; 11.329 ; 11.332 ; Rise       ; clk_fpga        ;
; q1hz[*]     ; clk_fpga   ; 6.724  ; 6.678  ; Rise       ; clk_fpga        ;
;  q1hz[0]    ; clk_fpga   ; 6.252  ; 6.168  ; Rise       ; clk_fpga        ;
;  q1hz[1]    ; clk_fpga   ; 5.596  ; 5.537  ; Rise       ; clk_fpga        ;
;  q1hz[2]    ; clk_fpga   ; 6.319  ; 6.296  ; Rise       ; clk_fpga        ;
;  q1hz[3]    ; clk_fpga   ; 6.331  ; 6.259  ; Rise       ; clk_fpga        ;
;  q1hz[4]    ; clk_fpga   ; 6.072  ; 6.011  ; Rise       ; clk_fpga        ;
;  q1hz[5]    ; clk_fpga   ; 6.724  ; 6.678  ; Rise       ; clk_fpga        ;
;  q1hz[6]    ; clk_fpga   ; 6.232  ; 6.143  ; Rise       ; clk_fpga        ;
;  q1hz[7]    ; clk_fpga   ; 6.078  ; 6.013  ; Rise       ; clk_fpga        ;
;  q1hz[8]    ; clk_fpga   ; 6.004  ; 5.922  ; Rise       ; clk_fpga        ;
; q1khz[*]    ; clk_fpga   ; 6.548  ; 6.476  ; Rise       ; clk_fpga        ;
;  q1khz[0]   ; clk_fpga   ; 6.000  ; 5.920  ; Rise       ; clk_fpga        ;
;  q1khz[1]   ; clk_fpga   ; 5.617  ; 5.544  ; Rise       ; clk_fpga        ;
;  q1khz[2]   ; clk_fpga   ; 5.579  ; 5.463  ; Rise       ; clk_fpga        ;
;  q1khz[3]   ; clk_fpga   ; 6.548  ; 6.476  ; Rise       ; clk_fpga        ;
;  q1khz[4]   ; clk_fpga   ; 5.684  ; 5.587  ; Rise       ; clk_fpga        ;
;  q1khz[5]   ; clk_fpga   ; 5.655  ; 5.554  ; Rise       ; clk_fpga        ;
;  q1khz[6]   ; clk_fpga   ; 5.754  ; 5.666  ; Rise       ; clk_fpga        ;
;  q1khz[7]   ; clk_fpga   ; 5.578  ; 5.458  ; Rise       ; clk_fpga        ;
; q153khz[*]  ; clk_fpga   ; 6.578  ; 6.533  ; Rise       ; clk_fpga        ;
;  q153khz[0] ; clk_fpga   ; 5.740  ; 5.660  ; Rise       ; clk_fpga        ;
;  q153khz[1] ; clk_fpga   ; 5.816  ; 5.749  ; Rise       ; clk_fpga        ;
;  q153khz[2] ; clk_fpga   ; 5.386  ; 5.288  ; Rise       ; clk_fpga        ;
;  q153khz[3] ; clk_fpga   ; 6.061  ; 5.982  ; Rise       ; clk_fpga        ;
;  q153khz[4] ; clk_fpga   ; 6.578  ; 6.533  ; Rise       ; clk_fpga        ;
;  q153khz[5] ; clk_fpga   ; 5.377  ; 5.281  ; Rise       ; clk_fpga        ;
;  q153khz[6] ; clk_fpga   ; 6.050  ; 5.967  ; Rise       ; clk_fpga        ;
;  q153khz[7] ; clk_fpga   ; 6.266  ; 6.183  ; Rise       ; clk_fpga        ;
;  q153khz[8] ; clk_fpga   ; 5.823  ; 5.752  ; Rise       ; clk_fpga        ;
; q500hz[*]   ; clk_fpga   ; 6.068  ; 5.988  ; Rise       ; clk_fpga        ;
;  q500hz[0]  ; clk_fpga   ; 6.068  ; 5.988  ; Rise       ; clk_fpga        ;
+-------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; cout        ; clk_fpga   ; 6.613 ; 6.526 ; Rise       ; clk_fpga        ;
; q1hz[*]     ; clk_fpga   ; 5.410 ; 5.350 ; Rise       ; clk_fpga        ;
;  q1hz[0]    ; clk_fpga   ; 6.045 ; 5.960 ; Rise       ; clk_fpga        ;
;  q1hz[1]    ; clk_fpga   ; 5.410 ; 5.350 ; Rise       ; clk_fpga        ;
;  q1hz[2]    ; clk_fpga   ; 6.133 ; 6.111 ; Rise       ; clk_fpga        ;
;  q1hz[3]    ; clk_fpga   ; 6.122 ; 6.049 ; Rise       ; clk_fpga        ;
;  q1hz[4]    ; clk_fpga   ; 5.867 ; 5.806 ; Rise       ; clk_fpga        ;
;  q1hz[5]    ; clk_fpga   ; 6.522 ; 6.477 ; Rise       ; clk_fpga        ;
;  q1hz[6]    ; clk_fpga   ; 6.025 ; 5.935 ; Rise       ; clk_fpga        ;
;  q1hz[7]    ; clk_fpga   ; 5.873 ; 5.807 ; Rise       ; clk_fpga        ;
;  q1hz[8]    ; clk_fpga   ; 5.802 ; 5.720 ; Rise       ; clk_fpga        ;
; q1khz[*]    ; clk_fpga   ; 5.396 ; 5.278 ; Rise       ; clk_fpga        ;
;  q1khz[0]   ; clk_fpga   ; 5.798 ; 5.718 ; Rise       ; clk_fpga        ;
;  q1khz[1]   ; clk_fpga   ; 5.429 ; 5.357 ; Rise       ; clk_fpga        ;
;  q1khz[2]   ; clk_fpga   ; 5.398 ; 5.282 ; Rise       ; clk_fpga        ;
;  q1khz[3]   ; clk_fpga   ; 6.330 ; 6.256 ; Rise       ; clk_fpga        ;
;  q1khz[4]   ; clk_fpga   ; 5.499 ; 5.401 ; Rise       ; clk_fpga        ;
;  q1khz[5]   ; clk_fpga   ; 5.471 ; 5.370 ; Rise       ; clk_fpga        ;
;  q1khz[6]   ; clk_fpga   ; 5.562 ; 5.474 ; Rise       ; clk_fpga        ;
;  q1khz[7]   ; clk_fpga   ; 5.396 ; 5.278 ; Rise       ; clk_fpga        ;
; q153khz[*]  ; clk_fpga   ; 5.204 ; 5.108 ; Rise       ; clk_fpga        ;
;  q153khz[0] ; clk_fpga   ; 5.548 ; 5.468 ; Rise       ; clk_fpga        ;
;  q153khz[1] ; clk_fpga   ; 5.619 ; 5.552 ; Rise       ; clk_fpga        ;
;  q153khz[2] ; clk_fpga   ; 5.212 ; 5.114 ; Rise       ; clk_fpga        ;
;  q153khz[3] ; clk_fpga   ; 5.862 ; 5.783 ; Rise       ; clk_fpga        ;
;  q153khz[4] ; clk_fpga   ; 6.380 ; 6.336 ; Rise       ; clk_fpga        ;
;  q153khz[5] ; clk_fpga   ; 5.204 ; 5.108 ; Rise       ; clk_fpga        ;
;  q153khz[6] ; clk_fpga   ; 5.851 ; 5.768 ; Rise       ; clk_fpga        ;
;  q153khz[7] ; clk_fpga   ; 6.058 ; 5.975 ; Rise       ; clk_fpga        ;
;  q153khz[8] ; clk_fpga   ; 5.633 ; 5.562 ; Rise       ; clk_fpga        ;
; q500hz[*]   ; clk_fpga   ; 5.869 ; 5.788 ; Rise       ; clk_fpga        ;
;  q500hz[0]  ; clk_fpga   ; 5.869 ; 5.788 ; Rise       ; clk_fpga        ;
+-------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; cin        ; cout        ; 12.402 ;    ;    ; 12.527 ;
+------------+-------------+--------+----+----+--------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; cin        ; cout        ; 8.752 ;    ;    ; 8.971 ;
+------------+-------------+-------+----+----+-------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; clk_fpga ; -2.979 ; -51.196        ;
+----------+--------+----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; clk_fpga ; 0.187 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; clk_fpga ; -3.000 ; -30.918                      ;
+----------+--------+------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_fpga'                                                                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.979 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[0]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.139      ; 4.105      ;
; -2.979 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[0]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.139      ; 4.105      ;
; -2.979 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[0]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.139      ; 4.105      ;
; -2.979 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[0]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.139      ; 4.105      ;
; -2.979 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[0]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.139      ; 4.105      ;
; -2.979 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[0]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.139      ; 4.105      ;
; -2.979 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[0]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.139      ; 4.105      ;
; -2.979 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[0]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.139      ; 4.105      ;
; -2.979 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[0]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.139      ; 4.105      ;
; -2.908 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[2]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.139      ; 4.034      ;
; -2.908 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[2]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.139      ; 4.034      ;
; -2.908 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[2]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.139      ; 4.034      ;
; -2.908 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[2]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.139      ; 4.034      ;
; -2.908 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[2]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.139      ; 4.034      ;
; -2.908 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[2]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.139      ; 4.034      ;
; -2.908 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[2]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.139      ; 4.034      ;
; -2.908 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[2]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.139      ; 4.034      ;
; -2.908 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[2]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.139      ; 4.034      ;
; -2.861 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[1]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.139      ; 3.987      ;
; -2.861 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[1]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.139      ; 3.987      ;
; -2.861 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[1]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.139      ; 3.987      ;
; -2.861 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[1]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.139      ; 3.987      ;
; -2.861 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[1]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.139      ; 3.987      ;
; -2.861 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[1]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.139      ; 3.987      ;
; -2.861 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[1]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.139      ; 3.987      ;
; -2.861 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[1]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.139      ; 3.987      ;
; -2.861 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[1]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.139      ; 3.987      ;
; -2.842 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[4]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.139      ; 3.968      ;
; -2.842 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[4]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.139      ; 3.968      ;
; -2.842 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[4]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.139      ; 3.968      ;
; -2.842 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[4]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.139      ; 3.968      ;
; -2.842 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[4]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.139      ; 3.968      ;
; -2.842 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[4]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.139      ; 3.968      ;
; -2.842 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[4]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.139      ; 3.968      ;
; -2.842 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[4]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.139      ; 3.968      ;
; -2.842 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[4]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.139      ; 3.968      ;
; -2.794 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[3]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.139      ; 3.920      ;
; -2.794 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[3]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.139      ; 3.920      ;
; -2.794 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[3]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.139      ; 3.920      ;
; -2.794 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[3]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.139      ; 3.920      ;
; -2.794 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[3]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.139      ; 3.920      ;
; -2.794 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[3]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.139      ; 3.920      ;
; -2.794 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[3]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.139      ; 3.920      ;
; -2.794 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[3]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.139      ; 3.920      ;
; -2.794 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[3]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.139      ; 3.920      ;
; -2.779 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[6]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.139      ; 3.905      ;
; -2.779 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[6]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.139      ; 3.905      ;
; -2.779 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[6]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.139      ; 3.905      ;
; -2.779 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[6]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.139      ; 3.905      ;
; -2.779 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[6]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.139      ; 3.905      ;
; -2.779 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[6]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.139      ; 3.905      ;
; -2.779 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[6]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.139      ; 3.905      ;
; -2.779 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[6]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.139      ; 3.905      ;
; -2.779 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[6]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.139      ; 3.905      ;
; -2.725 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[5]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.139      ; 3.851      ;
; -2.725 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[5]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.139      ; 3.851      ;
; -2.725 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[5]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.139      ; 3.851      ;
; -2.725 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[5]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.139      ; 3.851      ;
; -2.725 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[5]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.139      ; 3.851      ;
; -2.725 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[5]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.139      ; 3.851      ;
; -2.725 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[5]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.139      ; 3.851      ;
; -2.725 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[5]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.139      ; 3.851      ;
; -2.725 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[5]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.139      ; 3.851      ;
; -2.706 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[8]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.139      ; 3.832      ;
; -2.706 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[8]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.139      ; 3.832      ;
; -2.706 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[8]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.139      ; 3.832      ;
; -2.706 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[8]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.139      ; 3.832      ;
; -2.706 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[8]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.139      ; 3.832      ;
; -2.706 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[8]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.139      ; 3.832      ;
; -2.706 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[8]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.139      ; 3.832      ;
; -2.706 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[8]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.139      ; 3.832      ;
; -2.706 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[8]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.139      ; 3.832      ;
; -2.659 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[7]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.139      ; 3.785      ;
; -2.659 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[7]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.139      ; 3.785      ;
; -2.659 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[7]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.139      ; 3.785      ;
; -2.659 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[7]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.139      ; 3.785      ;
; -2.659 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[7]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.139      ; 3.785      ;
; -2.659 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[7]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.139      ; 3.785      ;
; -2.659 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[7]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.139      ; 3.785      ;
; -2.659 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[7]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.139      ; 3.785      ;
; -2.659 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[7]  ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; clk_fpga     ; clk_fpga    ; 1.000        ; 0.139      ; 3.785      ;
; -1.961 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[1] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 2.912      ;
; -1.961 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 2.912      ;
; -1.961 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 2.912      ;
; -1.961 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 2.912      ;
; -1.961 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 2.912      ;
; -1.961 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 2.912      ;
; -1.961 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 2.912      ;
; -1.949 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[0] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.043     ; 2.893      ;
; -1.949 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[0] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.043     ; 2.893      ;
; -1.949 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[0] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.043     ; 2.893      ;
; -1.949 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[0] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.043     ; 2.893      ;
; -1.949 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[0] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.043     ; 2.893      ;
; -1.949 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[0] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.043     ; 2.893      ;
; -1.949 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[0] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.043     ; 2.893      ;
; -1.949 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[0] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.043     ; 2.893      ;
; -1.949 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[0] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.043     ; 2.893      ;
; -1.890 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[2]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[1] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 2.841      ;
; -1.890 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[2]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 2.841      ;
; -1.890 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[2]  ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 1.000        ; -0.036     ; 2.841      ;
+--------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_fpga'                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.187 ; lpm_counter2:inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; lpm_counter2:inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.036      ; 0.307      ;
; 0.300 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.044      ; 0.428      ;
; 0.303 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.044      ; 0.431      ;
; 0.304 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.044      ; 0.432      ;
; 0.304 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.044      ; 0.432      ;
; 0.304 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.044      ; 0.432      ;
; 0.304 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.044      ; 0.432      ;
; 0.305 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[0] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[0] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.044      ; 0.433      ;
; 0.305 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.044      ; 0.433      ;
; 0.305 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.044      ; 0.433      ;
; 0.305 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.044      ; 0.433      ;
; 0.309 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[5] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.036      ; 0.429      ;
; 0.310 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[4]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.431      ;
; 0.311 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[0]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.432      ;
; 0.311 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[1]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.432      ;
; 0.311 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[2]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.432      ;
; 0.311 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[3]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.432      ;
; 0.311 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[8]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[8]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.432      ;
; 0.312 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[5]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.433      ;
; 0.312 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[7]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.433      ;
; 0.312 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[1] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[1] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.036      ; 0.432      ;
; 0.312 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[2] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.036      ; 0.432      ;
; 0.312 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[3] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.036      ; 0.432      ;
; 0.312 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[4] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.036      ; 0.432      ;
; 0.312 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[6] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.036      ; 0.432      ;
; 0.313 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[7] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.036      ; 0.433      ;
; 0.318 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[6]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.439      ;
; 0.449 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.044      ; 0.577      ;
; 0.452 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.044      ; 0.580      ;
; 0.453 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.044      ; 0.581      ;
; 0.454 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.044      ; 0.582      ;
; 0.459 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[5]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.580      ;
; 0.460 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[1]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.581      ;
; 0.460 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[3]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.581      ;
; 0.461 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[4] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.036      ; 0.581      ;
; 0.461 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[2] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.036      ; 0.581      ;
; 0.461 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[6] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.036      ; 0.581      ;
; 0.462 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.044      ; 0.590      ;
; 0.462 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.044      ; 0.590      ;
; 0.463 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.044      ; 0.591      ;
; 0.463 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.044      ; 0.591      ;
; 0.465 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.044      ; 0.593      ;
; 0.465 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.044      ; 0.593      ;
; 0.466 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.044      ; 0.594      ;
; 0.467 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[7]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[5] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.036      ; 0.587      ;
; 0.469 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[4]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.590      ;
; 0.469 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[2]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.590      ;
; 0.470 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[7]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[8]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.591      ;
; 0.470 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[1] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.036      ; 0.590      ;
; 0.470 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[3] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.036      ; 0.590      ;
; 0.470 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[6]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.591      ;
; 0.470 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[5] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.036      ; 0.590      ;
; 0.472 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[5]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.593      ;
; 0.472 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[3]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.593      ;
; 0.473 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[3] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.036      ; 0.593      ;
; 0.473 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[1] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.036      ; 0.593      ;
; 0.473 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[7]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.594      ;
; 0.512 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.044      ; 0.640      ;
; 0.515 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.044      ; 0.643      ;
; 0.516 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.044      ; 0.644      ;
; 0.517 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.044      ; 0.645      ;
; 0.518 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.044      ; 0.646      ;
; 0.519 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.044      ; 0.647      ;
; 0.520 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.044      ; 0.648      ;
; 0.522 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[6]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.643      ;
; 0.523 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[4]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.644      ;
; 0.523 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[2]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.644      ;
; 0.524 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[4] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.036      ; 0.644      ;
; 0.524 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[2] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.036      ; 0.644      ;
; 0.525 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[7]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.646      ;
; 0.526 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[5]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.647      ;
; 0.526 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[3]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.647      ;
; 0.527 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[4] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.036      ; 0.647      ;
; 0.527 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[2] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.036      ; 0.647      ;
; 0.528 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.044      ; 0.656      ;
; 0.528 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.044      ; 0.656      ;
; 0.529 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.044      ; 0.657      ;
; 0.530 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[6]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[8]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.651      ;
; 0.531 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.044      ; 0.659      ;
; 0.531 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.044      ; 0.659      ;
; 0.535 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[6]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.656      ;
; 0.535 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[4]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.656      ;
; 0.536 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[3] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.036      ; 0.656      ;
; 0.536 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[1] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.036      ; 0.656      ;
; 0.536 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[5]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[8]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.657      ;
; 0.538 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[3]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[7]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.659      ;
; 0.538 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[1]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[5]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.659      ;
; 0.539 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[3] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.036      ; 0.659      ;
; 0.539 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[1] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.036      ; 0.659      ;
; 0.581 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.044      ; 0.709      ;
; 0.582 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.044      ; 0.710      ;
; 0.583 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.044      ; 0.711      ;
; 0.584 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.044      ; 0.712      ;
; 0.585 ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.044      ; 0.713      ;
; 0.588 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[4]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[8]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.709      ;
; 0.589 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[6]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.710      ;
; 0.589 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[0]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[4]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.710      ;
; 0.590 ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[2] ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[6] ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.036      ; 0.710      ;
; 0.592 ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[2]  ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[7]  ; clk_fpga     ; clk_fpga    ; 0.000        ; 0.037      ; 0.713      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_fpga'                                                                                                                                ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                          ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk_fpga ; Rise       ; clk_fpga                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter2:inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ;
; -0.046 ; 0.138        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[0] ;
; -0.045 ; 0.139        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[0] ;
; -0.045 ; 0.139        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[1] ;
; -0.045 ; 0.139        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[2] ;
; -0.045 ; 0.139        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[3] ;
; -0.045 ; 0.139        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[4] ;
; -0.045 ; 0.139        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[5] ;
; -0.045 ; 0.139        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[6] ;
; -0.045 ; 0.139        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[7] ;
; -0.045 ; 0.139        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter3:inst3|lpm_counter:LPM_COUNTER_component|cntr_u0k:auto_generated|counter_reg_bit[8] ;
; -0.028 ; 0.156        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[1] ;
; -0.028 ; 0.156        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[2] ;
; -0.028 ; 0.156        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[3] ;
; -0.028 ; 0.156        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[4] ;
; -0.028 ; 0.156        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[5] ;
; -0.028 ; 0.156        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[6] ;
; -0.028 ; 0.156        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[7] ;
; -0.028 ; 0.156        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter2:inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ;
; -0.027 ; 0.157        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[0]  ;
; -0.027 ; 0.157        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[1]  ;
; -0.027 ; 0.157        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[2]  ;
; -0.027 ; 0.157        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[3]  ;
; -0.027 ; 0.157        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[4]  ;
; -0.027 ; 0.157        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[5]  ;
; -0.027 ; 0.157        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[6]  ;
; -0.027 ; 0.157        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[7]  ;
; -0.027 ; 0.157        ; 0.184          ; Low Pulse Width  ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[8]  ;
; 0.125  ; 0.125        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; clk_fpga~input|o                                                                                ;
; 0.134  ; 0.134        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.135  ; 0.135        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.135  ; 0.135        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.135  ; 0.135        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.135  ; 0.135        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.135  ; 0.135        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                               ;
; 0.135  ; 0.135        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                               ;
; 0.135  ; 0.135        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                               ;
; 0.135  ; 0.135        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                               ;
; 0.135  ; 0.135        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst3|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                               ;
; 0.139  ; 0.139        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; clk_fpga~inputclkctrl|inclk[0]                                                                  ;
; 0.139  ; 0.139        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; clk_fpga~inputclkctrl|outclk                                                                    ;
; 0.152  ; 0.152        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.152  ; 0.152        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.152  ; 0.152        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                               ;
; 0.152  ; 0.152        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                               ;
; 0.152  ; 0.152        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                               ;
; 0.152  ; 0.152        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                               ;
; 0.152  ; 0.152        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                               ;
; 0.152  ; 0.152        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.152  ; 0.152        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 0.152  ; 0.152        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 0.152  ; 0.152        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 0.152  ; 0.152        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 0.152  ; 0.152        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                ;
; 0.152  ; 0.152        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                ;
; 0.152  ; 0.152        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                ;
; 0.152  ; 0.152        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                ;
; 0.152  ; 0.152        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_fpga ; Rise       ; clk_fpga~input|i                                                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_fpga ; Rise       ; clk_fpga~input|i                                                                                ;
; 0.625  ; 0.841        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[1] ;
; 0.625  ; 0.841        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[2] ;
; 0.625  ; 0.841        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[3] ;
; 0.625  ; 0.841        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[4] ;
; 0.625  ; 0.841        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[5] ;
; 0.625  ; 0.841        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[6] ;
; 0.625  ; 0.841        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; lpm_counter1:inst1|lpm_counter:LPM_COUNTER_component|cntr_c2k:auto_generated|counter_reg_bit[7] ;
; 0.625  ; 0.841        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; lpm_counter2:inst2|lpm_counter:LPM_COUNTER_component|cntr_n0k:auto_generated|counter_reg_bit[0] ;
; 0.626  ; 0.842        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[0]  ;
; 0.626  ; 0.842        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[1]  ;
; 0.626  ; 0.842        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[2]  ;
; 0.626  ; 0.842        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[3]  ;
; 0.626  ; 0.842        ; 0.216          ; High Pulse Width ; clk_fpga ; Rise       ; lpm_counter0:inst|lpm_counter:LPM_COUNTER_component|cntr_d2k:auto_generated|counter_reg_bit[4]  ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; cin       ; clk_fpga   ; 4.502 ; 5.145 ; Rise       ; clk_fpga        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; cin       ; clk_fpga   ; -1.100 ; -1.664 ; Rise       ; clk_fpga        ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; cout        ; clk_fpga   ; 7.152 ; 7.446 ; Rise       ; clk_fpga        ;
; q1hz[*]     ; clk_fpga   ; 4.506 ; 4.586 ; Rise       ; clk_fpga        ;
;  q1hz[0]    ; clk_fpga   ; 4.044 ; 4.146 ; Rise       ; clk_fpga        ;
;  q1hz[1]    ; clk_fpga   ; 3.644 ; 3.680 ; Rise       ; clk_fpga        ;
;  q1hz[2]    ; clk_fpga   ; 4.267 ; 4.319 ; Rise       ; clk_fpga        ;
;  q1hz[3]    ; clk_fpga   ; 4.156 ; 4.212 ; Rise       ; clk_fpga        ;
;  q1hz[4]    ; clk_fpga   ; 3.936 ; 4.014 ; Rise       ; clk_fpga        ;
;  q1hz[5]    ; clk_fpga   ; 4.506 ; 4.586 ; Rise       ; clk_fpga        ;
;  q1hz[6]    ; clk_fpga   ; 4.023 ; 4.127 ; Rise       ; clk_fpga        ;
;  q1hz[7]    ; clk_fpga   ; 3.946 ; 4.017 ; Rise       ; clk_fpga        ;
;  q1hz[8]    ; clk_fpga   ; 3.886 ; 3.950 ; Rise       ; clk_fpga        ;
; q1khz[*]    ; clk_fpga   ; 4.310 ; 4.406 ; Rise       ; clk_fpga        ;
;  q1khz[0]   ; clk_fpga   ; 3.895 ; 3.949 ; Rise       ; clk_fpga        ;
;  q1khz[1]   ; clk_fpga   ; 3.662 ; 3.719 ; Rise       ; clk_fpga        ;
;  q1khz[2]   ; clk_fpga   ; 3.614 ; 3.674 ; Rise       ; clk_fpga        ;
;  q1khz[3]   ; clk_fpga   ; 4.310 ; 4.406 ; Rise       ; clk_fpga        ;
;  q1khz[4]   ; clk_fpga   ; 3.690 ; 3.761 ; Rise       ; clk_fpga        ;
;  q1khz[5]   ; clk_fpga   ; 3.669 ; 3.740 ; Rise       ; clk_fpga        ;
;  q1khz[6]   ; clk_fpga   ; 3.740 ; 3.801 ; Rise       ; clk_fpga        ;
;  q1khz[7]   ; clk_fpga   ; 3.611 ; 3.671 ; Rise       ; clk_fpga        ;
; q153khz[*]  ; clk_fpga   ; 4.429 ; 4.509 ; Rise       ; clk_fpga        ;
;  q153khz[0] ; clk_fpga   ; 3.742 ; 3.800 ; Rise       ; clk_fpga        ;
;  q153khz[1] ; clk_fpga   ; 3.785 ; 3.859 ; Rise       ; clk_fpga        ;
;  q153khz[2] ; clk_fpga   ; 3.499 ; 3.551 ; Rise       ; clk_fpga        ;
;  q153khz[3] ; clk_fpga   ; 3.979 ; 4.027 ; Rise       ; clk_fpga        ;
;  q153khz[4] ; clk_fpga   ; 4.429 ; 4.509 ; Rise       ; clk_fpga        ;
;  q153khz[5] ; clk_fpga   ; 3.500 ; 3.550 ; Rise       ; clk_fpga        ;
;  q153khz[6] ; clk_fpga   ; 3.978 ; 4.036 ; Rise       ; clk_fpga        ;
;  q153khz[7] ; clk_fpga   ; 4.121 ; 4.192 ; Rise       ; clk_fpga        ;
;  q153khz[8] ; clk_fpga   ; 3.843 ; 3.885 ; Rise       ; clk_fpga        ;
; q500hz[*]   ; clk_fpga   ; 3.993 ; 4.058 ; Rise       ; clk_fpga        ;
;  q500hz[0]  ; clk_fpga   ; 3.993 ; 4.058 ; Rise       ; clk_fpga        ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; cout        ; clk_fpga   ; 4.215 ; 4.364 ; Rise       ; clk_fpga        ;
; q1hz[*]     ; clk_fpga   ; 3.521 ; 3.555 ; Rise       ; clk_fpga        ;
;  q1hz[0]    ; clk_fpga   ; 3.909 ; 4.006 ; Rise       ; clk_fpga        ;
;  q1hz[1]    ; clk_fpga   ; 3.521 ; 3.555 ; Rise       ; clk_fpga        ;
;  q1hz[2]    ; clk_fpga   ; 4.145 ; 4.195 ; Rise       ; clk_fpga        ;
;  q1hz[3]    ; clk_fpga   ; 4.019 ; 4.070 ; Rise       ; clk_fpga        ;
;  q1hz[4]    ; clk_fpga   ; 3.802 ; 3.875 ; Rise       ; clk_fpga        ;
;  q1hz[5]    ; clk_fpga   ; 4.374 ; 4.451 ; Rise       ; clk_fpga        ;
;  q1hz[6]    ; clk_fpga   ; 3.887 ; 3.987 ; Rise       ; clk_fpga        ;
;  q1hz[7]    ; clk_fpga   ; 3.811 ; 3.879 ; Rise       ; clk_fpga        ;
;  q1hz[8]    ; clk_fpga   ; 3.754 ; 3.815 ; Rise       ; clk_fpga        ;
; q1khz[*]    ; clk_fpga   ; 3.493 ; 3.550 ; Rise       ; clk_fpga        ;
;  q1khz[0]   ; clk_fpga   ; 3.762 ; 3.813 ; Rise       ; clk_fpga        ;
;  q1khz[1]   ; clk_fpga   ; 3.538 ; 3.591 ; Rise       ; clk_fpga        ;
;  q1khz[2]   ; clk_fpga   ; 3.496 ; 3.553 ; Rise       ; clk_fpga        ;
;  q1khz[3]   ; clk_fpga   ; 4.166 ; 4.256 ; Rise       ; clk_fpga        ;
;  q1khz[4]   ; clk_fpga   ; 3.569 ; 3.637 ; Rise       ; clk_fpga        ;
;  q1khz[5]   ; clk_fpga   ; 3.549 ; 3.617 ; Rise       ; clk_fpga        ;
;  q1khz[6]   ; clk_fpga   ; 3.614 ; 3.672 ; Rise       ; clk_fpga        ;
;  q1khz[7]   ; clk_fpga   ; 3.493 ; 3.550 ; Rise       ; clk_fpga        ;
; q153khz[*]  ; clk_fpga   ; 3.384 ; 3.433 ; Rise       ; clk_fpga        ;
;  q153khz[0] ; clk_fpga   ; 3.616 ; 3.670 ; Rise       ; clk_fpga        ;
;  q153khz[1] ; clk_fpga   ; 3.654 ; 3.725 ; Rise       ; clk_fpga        ;
;  q153khz[2] ; clk_fpga   ; 3.384 ; 3.434 ; Rise       ; clk_fpga        ;
;  q153khz[3] ; clk_fpga   ; 3.847 ; 3.892 ; Rise       ; clk_fpga        ;
;  q153khz[4] ; clk_fpga   ; 4.298 ; 4.374 ; Rise       ; clk_fpga        ;
;  q153khz[5] ; clk_fpga   ; 3.385 ; 3.433 ; Rise       ; clk_fpga        ;
;  q153khz[6] ; clk_fpga   ; 3.846 ; 3.900 ; Rise       ; clk_fpga        ;
;  q153khz[7] ; clk_fpga   ; 3.984 ; 4.050 ; Rise       ; clk_fpga        ;
;  q153khz[8] ; clk_fpga   ; 3.716 ; 3.756 ; Rise       ; clk_fpga        ;
; q500hz[*]   ; clk_fpga   ; 3.861 ; 3.922 ; Rise       ; clk_fpga        ;
;  q500hz[0]  ; clk_fpga   ; 3.861 ; 3.922 ; Rise       ; clk_fpga        ;
+-------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; cin        ; cout        ; 7.890 ;    ;    ; 8.616 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; cin        ; cout        ; 5.553 ;    ;    ; 6.324 ;
+------------+-------------+-------+----+----+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -6.090   ; 0.187 ; N/A      ; N/A     ; -3.000              ;
;  clk_fpga        ; -6.090   ; 0.187 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -112.49  ; 0.0   ; 0.0      ; 0.0     ; -30.918             ;
;  clk_fpga        ; -112.490 ; 0.000 ; N/A      ; N/A     ; -30.918             ;
+------------------+----------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; cin       ; clk_fpga   ; 8.168 ; 8.553 ; Rise       ; clk_fpga        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; cin       ; clk_fpga   ; -1.100 ; -1.664 ; Rise       ; clk_fpga        ;
+-----------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; cout        ; clk_fpga   ; 12.652 ; 12.786 ; Rise       ; clk_fpga        ;
; q1hz[*]     ; clk_fpga   ; 7.529  ; 7.511  ; Rise       ; clk_fpga        ;
;  q1hz[0]    ; clk_fpga   ; 6.938  ; 6.910  ; Rise       ; clk_fpga        ;
;  q1hz[1]    ; clk_fpga   ; 6.264  ; 6.199  ; Rise       ; clk_fpga        ;
;  q1hz[2]    ; clk_fpga   ; 7.100  ; 7.085  ; Rise       ; clk_fpga        ;
;  q1hz[3]    ; clk_fpga   ; 7.030  ; 7.019  ; Rise       ; clk_fpga        ;
;  q1hz[4]    ; clk_fpga   ; 6.770  ; 6.736  ; Rise       ; clk_fpga        ;
;  q1hz[5]    ; clk_fpga   ; 7.529  ; 7.511  ; Rise       ; clk_fpga        ;
;  q1hz[6]    ; clk_fpga   ; 6.920  ; 6.881  ; Rise       ; clk_fpga        ;
;  q1hz[7]    ; clk_fpga   ; 6.789  ; 6.727  ; Rise       ; clk_fpga        ;
;  q1hz[8]    ; clk_fpga   ; 6.701  ; 6.631  ; Rise       ; clk_fpga        ;
; q1khz[*]    ; clk_fpga   ; 7.270  ; 7.251  ; Rise       ; clk_fpga        ;
;  q1khz[0]   ; clk_fpga   ; 6.702  ; 6.622  ; Rise       ; clk_fpga        ;
;  q1khz[1]   ; clk_fpga   ; 6.277  ; 6.204  ; Rise       ; clk_fpga        ;
;  q1khz[2]   ; clk_fpga   ; 6.207  ; 6.129  ; Rise       ; clk_fpga        ;
;  q1khz[3]   ; clk_fpga   ; 7.270  ; 7.251  ; Rise       ; clk_fpga        ;
;  q1khz[4]   ; clk_fpga   ; 6.329  ; 6.263  ; Rise       ; clk_fpga        ;
;  q1khz[5]   ; clk_fpga   ; 6.295  ; 6.230  ; Rise       ; clk_fpga        ;
;  q1khz[6]   ; clk_fpga   ; 6.427  ; 6.345  ; Rise       ; clk_fpga        ;
;  q1khz[7]   ; clk_fpga   ; 6.204  ; 6.124  ; Rise       ; clk_fpga        ;
; q153khz[*]  ; clk_fpga   ; 7.363  ; 7.350  ; Rise       ; clk_fpga        ;
;  q153khz[0] ; clk_fpga   ; 6.413  ; 6.338  ; Rise       ; clk_fpga        ;
;  q153khz[1] ; clk_fpga   ; 6.499  ; 6.433  ; Rise       ; clk_fpga        ;
;  q153khz[2] ; clk_fpga   ; 6.004  ; 5.933  ; Rise       ; clk_fpga        ;
;  q153khz[3] ; clk_fpga   ; 6.737  ; 6.728  ; Rise       ; clk_fpga        ;
;  q153khz[4] ; clk_fpga   ; 7.363  ; 7.350  ; Rise       ; clk_fpga        ;
;  q153khz[5] ; clk_fpga   ; 5.996  ; 5.926  ; Rise       ; clk_fpga        ;
;  q153khz[6] ; clk_fpga   ; 6.730  ; 6.697  ; Rise       ; clk_fpga        ;
;  q153khz[7] ; clk_fpga   ; 6.960  ; 6.933  ; Rise       ; clk_fpga        ;
;  q153khz[8] ; clk_fpga   ; 6.475  ; 6.467  ; Rise       ; clk_fpga        ;
; q500hz[*]   ; clk_fpga   ; 6.744  ; 6.720  ; Rise       ; clk_fpga        ;
;  q500hz[0]  ; clk_fpga   ; 6.744  ; 6.720  ; Rise       ; clk_fpga        ;
+-------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; cout        ; clk_fpga   ; 4.215 ; 4.364 ; Rise       ; clk_fpga        ;
; q1hz[*]     ; clk_fpga   ; 3.521 ; 3.555 ; Rise       ; clk_fpga        ;
;  q1hz[0]    ; clk_fpga   ; 3.909 ; 4.006 ; Rise       ; clk_fpga        ;
;  q1hz[1]    ; clk_fpga   ; 3.521 ; 3.555 ; Rise       ; clk_fpga        ;
;  q1hz[2]    ; clk_fpga   ; 4.145 ; 4.195 ; Rise       ; clk_fpga        ;
;  q1hz[3]    ; clk_fpga   ; 4.019 ; 4.070 ; Rise       ; clk_fpga        ;
;  q1hz[4]    ; clk_fpga   ; 3.802 ; 3.875 ; Rise       ; clk_fpga        ;
;  q1hz[5]    ; clk_fpga   ; 4.374 ; 4.451 ; Rise       ; clk_fpga        ;
;  q1hz[6]    ; clk_fpga   ; 3.887 ; 3.987 ; Rise       ; clk_fpga        ;
;  q1hz[7]    ; clk_fpga   ; 3.811 ; 3.879 ; Rise       ; clk_fpga        ;
;  q1hz[8]    ; clk_fpga   ; 3.754 ; 3.815 ; Rise       ; clk_fpga        ;
; q1khz[*]    ; clk_fpga   ; 3.493 ; 3.550 ; Rise       ; clk_fpga        ;
;  q1khz[0]   ; clk_fpga   ; 3.762 ; 3.813 ; Rise       ; clk_fpga        ;
;  q1khz[1]   ; clk_fpga   ; 3.538 ; 3.591 ; Rise       ; clk_fpga        ;
;  q1khz[2]   ; clk_fpga   ; 3.496 ; 3.553 ; Rise       ; clk_fpga        ;
;  q1khz[3]   ; clk_fpga   ; 4.166 ; 4.256 ; Rise       ; clk_fpga        ;
;  q1khz[4]   ; clk_fpga   ; 3.569 ; 3.637 ; Rise       ; clk_fpga        ;
;  q1khz[5]   ; clk_fpga   ; 3.549 ; 3.617 ; Rise       ; clk_fpga        ;
;  q1khz[6]   ; clk_fpga   ; 3.614 ; 3.672 ; Rise       ; clk_fpga        ;
;  q1khz[7]   ; clk_fpga   ; 3.493 ; 3.550 ; Rise       ; clk_fpga        ;
; q153khz[*]  ; clk_fpga   ; 3.384 ; 3.433 ; Rise       ; clk_fpga        ;
;  q153khz[0] ; clk_fpga   ; 3.616 ; 3.670 ; Rise       ; clk_fpga        ;
;  q153khz[1] ; clk_fpga   ; 3.654 ; 3.725 ; Rise       ; clk_fpga        ;
;  q153khz[2] ; clk_fpga   ; 3.384 ; 3.434 ; Rise       ; clk_fpga        ;
;  q153khz[3] ; clk_fpga   ; 3.847 ; 3.892 ; Rise       ; clk_fpga        ;
;  q153khz[4] ; clk_fpga   ; 4.298 ; 4.374 ; Rise       ; clk_fpga        ;
;  q153khz[5] ; clk_fpga   ; 3.385 ; 3.433 ; Rise       ; clk_fpga        ;
;  q153khz[6] ; clk_fpga   ; 3.846 ; 3.900 ; Rise       ; clk_fpga        ;
;  q153khz[7] ; clk_fpga   ; 3.984 ; 4.050 ; Rise       ; clk_fpga        ;
;  q153khz[8] ; clk_fpga   ; 3.716 ; 3.756 ; Rise       ; clk_fpga        ;
; q500hz[*]   ; clk_fpga   ; 3.861 ; 3.922 ; Rise       ; clk_fpga        ;
;  q500hz[0]  ; clk_fpga   ; 3.861 ; 3.922 ; Rise       ; clk_fpga        ;
+-------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------+
; Progagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; cin        ; cout        ; 13.935 ;    ;    ; 14.243 ;
+------------+-------------+--------+----+----+--------+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; cin        ; cout        ; 5.553 ;    ;    ; 6.324 ;
+------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; cout          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q153khz[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q153khz[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q153khz[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q153khz[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q153khz[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q153khz[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q153khz[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q153khz[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q153khz[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q1hz[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q1hz[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q1hz[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q1hz[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q1hz[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q1hz[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q1hz[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q1hz[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q1hz[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q1khz[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q1khz[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q1khz[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q1khz[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q1khz[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q1khz[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q1khz[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q1khz[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q500hz[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; q500hz[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-------------------------------------------------------------------+
; Input Transition Times                                            ;
+----------------+--------------+-----------------+-----------------+
; Pin            ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+----------------+--------------+-----------------+-----------------+
; cin            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_fpga       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO~  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_NCSO~  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+----------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cout          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; q153khz[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.37 V              ; -0.00861 V          ; 0.168 V                              ; 0.038 V                              ; 6.79e-10 s                  ; 6.49e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.37 V             ; -0.00861 V         ; 0.168 V                             ; 0.038 V                             ; 6.79e-10 s                 ; 6.49e-10 s                 ; No                        ; Yes                       ;
; q153khz[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.37 V              ; -0.00861 V          ; 0.168 V                              ; 0.038 V                              ; 6.79e-10 s                  ; 6.49e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.37 V             ; -0.00861 V         ; 0.168 V                             ; 0.038 V                             ; 6.79e-10 s                 ; 6.49e-10 s                 ; No                        ; Yes                       ;
; q153khz[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.37 V              ; -0.00861 V          ; 0.168 V                              ; 0.038 V                              ; 6.79e-10 s                  ; 6.49e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.37 V             ; -0.00861 V         ; 0.168 V                             ; 0.038 V                             ; 6.79e-10 s                 ; 6.49e-10 s                 ; No                        ; Yes                       ;
; q153khz[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; q153khz[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.34 V              ; -0.00633 V          ; 0.232 V                              ; 0.083 V                              ; 1.94e-09 s                  ; 1.83e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.34 V             ; -0.00633 V         ; 0.232 V                             ; 0.083 V                             ; 1.94e-09 s                 ; 1.83e-09 s                 ; No                        ; Yes                       ;
; q153khz[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.37 V              ; -0.00861 V          ; 0.168 V                              ; 0.038 V                              ; 6.79e-10 s                  ; 6.49e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.37 V             ; -0.00861 V         ; 0.168 V                             ; 0.038 V                             ; 6.79e-10 s                 ; 6.49e-10 s                 ; No                        ; Yes                       ;
; q153khz[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; q153khz[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.4 V               ; -0.00557 V          ; 0.238 V                              ; 0.014 V                              ; 2.9e-10 s                   ; 3.48e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.4 V              ; -0.00557 V         ; 0.238 V                             ; 0.014 V                             ; 2.9e-10 s                  ; 3.48e-10 s                 ; No                        ; Yes                       ;
; q153khz[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00339 V          ; 0.206 V                              ; 0.007 V                              ; 2.77e-10 s                  ; 3.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00339 V         ; 0.206 V                             ; 0.007 V                             ; 2.77e-10 s                 ; 3.24e-10 s                 ; Yes                       ; Yes                       ;
; q1hz[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00339 V          ; 0.206 V                              ; 0.007 V                              ; 2.77e-10 s                  ; 3.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00339 V         ; 0.206 V                             ; 0.007 V                             ; 2.77e-10 s                 ; 3.24e-10 s                 ; Yes                       ; Yes                       ;
; q1hz[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00339 V          ; 0.206 V                              ; 0.007 V                              ; 2.77e-10 s                  ; 3.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00339 V         ; 0.206 V                             ; 0.007 V                             ; 2.77e-10 s                 ; 3.24e-10 s                 ; Yes                       ; Yes                       ;
; q1hz[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; q1hz[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.34 V              ; -0.00668 V          ; 0.218 V                              ; 0.076 V                              ; 1.92e-09 s                  ; 1.81e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.34 V             ; -0.00668 V         ; 0.218 V                             ; 0.076 V                             ; 1.92e-09 s                 ; 1.81e-09 s                 ; No                        ; Yes                       ;
; q1hz[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00339 V          ; 0.206 V                              ; 0.007 V                              ; 2.77e-10 s                  ; 3.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00339 V         ; 0.206 V                             ; 0.007 V                             ; 2.77e-10 s                 ; 3.24e-10 s                 ; Yes                       ; Yes                       ;
; q1hz[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.37 V              ; -0.00861 V          ; 0.168 V                              ; 0.038 V                              ; 6.79e-10 s                  ; 6.49e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.37 V             ; -0.00861 V         ; 0.168 V                             ; 0.038 V                             ; 6.79e-10 s                 ; 6.49e-10 s                 ; No                        ; Yes                       ;
; q1hz[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.34 V              ; -0.00668 V          ; 0.218 V                              ; 0.076 V                              ; 1.92e-09 s                  ; 1.81e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.34 V             ; -0.00668 V         ; 0.218 V                             ; 0.076 V                             ; 1.92e-09 s                 ; 1.81e-09 s                 ; No                        ; Yes                       ;
; q1hz[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00339 V          ; 0.206 V                              ; 0.007 V                              ; 2.77e-10 s                  ; 3.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00339 V         ; 0.206 V                             ; 0.007 V                             ; 2.77e-10 s                 ; 3.24e-10 s                 ; Yes                       ; Yes                       ;
; q1hz[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; q1khz[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; q1khz[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00339 V          ; 0.206 V                              ; 0.007 V                              ; 2.77e-10 s                  ; 3.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00339 V         ; 0.206 V                             ; 0.007 V                             ; 2.77e-10 s                 ; 3.24e-10 s                 ; Yes                       ; Yes                       ;
; q1khz[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; q1khz[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; q1khz[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.37 V              ; -0.00861 V          ; 0.168 V                              ; 0.038 V                              ; 6.79e-10 s                  ; 6.49e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.37 V             ; -0.00861 V         ; 0.168 V                             ; 0.038 V                             ; 6.79e-10 s                 ; 6.49e-10 s                 ; No                        ; Yes                       ;
; q1khz[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00317 V          ; 0.179 V                              ; 0.007 V                              ; 4.7e-10 s                   ; 4.72e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00317 V         ; 0.179 V                             ; 0.007 V                             ; 4.7e-10 s                  ; 4.72e-10 s                 ; No                        ; Yes                       ;
; q1khz[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.4 V               ; -0.00557 V          ; 0.238 V                              ; 0.014 V                              ; 2.9e-10 s                   ; 3.48e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.4 V              ; -0.00557 V         ; 0.238 V                             ; 0.014 V                             ; 2.9e-10 s                  ; 3.48e-10 s                 ; No                        ; Yes                       ;
; q1khz[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.39 V              ; -0.00339 V          ; 0.206 V                              ; 0.007 V                              ; 2.77e-10 s                  ; 3.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.39 V             ; -0.00339 V         ; 0.206 V                             ; 0.007 V                             ; 2.77e-10 s                 ; 3.24e-10 s                 ; Yes                       ; Yes                       ;
; q500hz[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.29e-09 V                   ; 2.34 V              ; -0.00668 V          ; 0.218 V                              ; 0.076 V                              ; 1.92e-09 s                  ; 1.81e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 7.29e-09 V                  ; 2.34 V             ; -0.00668 V         ; 0.218 V                             ; 0.076 V                             ; 1.92e-09 s                 ; 1.81e-09 s                 ; No                        ; Yes                       ;
; q500hz[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.16e-09 V                   ; 2.37 V              ; -0.00861 V          ; 0.168 V                              ; 0.038 V                              ; 6.79e-10 s                  ; 6.49e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.16e-09 V                  ; 2.37 V             ; -0.00861 V         ; 0.168 V                             ; 0.038 V                             ; 6.79e-10 s                 ; 6.49e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.76e-09 V                   ; 2.4 V               ; -0.034 V            ; 0.102 V                              ; 0.065 V                              ; 2.49e-10 s                  ; 3.49e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.76e-09 V                  ; 2.4 V              ; -0.034 V           ; 0.102 V                             ; 0.065 V                             ; 2.49e-10 s                 ; 3.49e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.94e-09 V                   ; 2.39 V              ; -0.0344 V           ; 0.156 V                              ; 0.089 V                              ; 2.68e-10 s                  ; 2.6e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.94e-09 V                  ; 2.39 V             ; -0.0344 V          ; 0.156 V                             ; 0.089 V                             ; 2.68e-10 s                 ; 2.6e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cout          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; q153khz[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.35 V              ; -0.00662 V          ; 0.129 V                              ; 0.049 V                              ; 8.55e-10 s                  ; 8.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.35 V             ; -0.00662 V         ; 0.129 V                             ; 0.049 V                             ; 8.55e-10 s                 ; 8.01e-10 s                 ; No                        ; Yes                       ;
; q153khz[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.35 V              ; -0.00662 V          ; 0.129 V                              ; 0.049 V                              ; 8.55e-10 s                  ; 8.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.35 V             ; -0.00662 V         ; 0.129 V                             ; 0.049 V                             ; 8.55e-10 s                 ; 8.01e-10 s                 ; No                        ; Yes                       ;
; q153khz[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.35 V              ; -0.00662 V          ; 0.129 V                              ; 0.049 V                              ; 8.55e-10 s                  ; 8.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.35 V             ; -0.00662 V         ; 0.129 V                             ; 0.049 V                             ; 8.55e-10 s                 ; 8.01e-10 s                 ; No                        ; Yes                       ;
; q153khz[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; q153khz[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.33 V              ; -0.00252 V          ; 0.203 V                              ; 0.046 V                              ; 2.34e-09 s                  ; 2.24e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.33 V             ; -0.00252 V         ; 0.203 V                             ; 0.046 V                             ; 2.34e-09 s                 ; 2.24e-09 s                 ; Yes                       ; Yes                       ;
; q153khz[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.35 V              ; -0.00662 V          ; 0.129 V                              ; 0.049 V                              ; 8.55e-10 s                  ; 8.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.35 V             ; -0.00662 V         ; 0.129 V                             ; 0.049 V                             ; 8.55e-10 s                 ; 8.01e-10 s                 ; No                        ; Yes                       ;
; q153khz[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; q153khz[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.36 V              ; -0.00623 V          ; 0.121 V                              ; 0.03 V                               ; 4.4e-10 s                   ; 4.28e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.36 V             ; -0.00623 V         ; 0.121 V                             ; 0.03 V                              ; 4.4e-10 s                  ; 4.28e-10 s                 ; Yes                       ; Yes                       ;
; q153khz[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.37 V              ; -0.00606 V          ; 0.107 V                              ; 0.021 V                              ; 4.26e-10 s                  ; 4.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.37 V             ; -0.00606 V         ; 0.107 V                             ; 0.021 V                             ; 4.26e-10 s                 ; 4.03e-10 s                 ; Yes                       ; Yes                       ;
; q1hz[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.37 V              ; -0.00606 V          ; 0.107 V                              ; 0.021 V                              ; 4.26e-10 s                  ; 4.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.37 V             ; -0.00606 V         ; 0.107 V                             ; 0.021 V                             ; 4.26e-10 s                 ; 4.03e-10 s                 ; Yes                       ; Yes                       ;
; q1hz[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.37 V              ; -0.00606 V          ; 0.107 V                              ; 0.021 V                              ; 4.26e-10 s                  ; 4.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.37 V             ; -0.00606 V         ; 0.107 V                             ; 0.021 V                             ; 4.26e-10 s                 ; 4.03e-10 s                 ; Yes                       ; Yes                       ;
; q1hz[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; q1hz[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.33 V              ; -0.00286 V          ; 0.193 V                              ; 0.042 V                              ; 2.32e-09 s                  ; 2.21e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.33 V             ; -0.00286 V         ; 0.193 V                             ; 0.042 V                             ; 2.32e-09 s                 ; 2.21e-09 s                 ; Yes                       ; Yes                       ;
; q1hz[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.37 V              ; -0.00606 V          ; 0.107 V                              ; 0.021 V                              ; 4.26e-10 s                  ; 4.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.37 V             ; -0.00606 V         ; 0.107 V                             ; 0.021 V                             ; 4.26e-10 s                 ; 4.03e-10 s                 ; Yes                       ; Yes                       ;
; q1hz[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.35 V              ; -0.00662 V          ; 0.129 V                              ; 0.049 V                              ; 8.55e-10 s                  ; 8.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.35 V             ; -0.00662 V         ; 0.129 V                             ; 0.049 V                             ; 8.55e-10 s                 ; 8.01e-10 s                 ; No                        ; Yes                       ;
; q1hz[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.33 V              ; -0.00286 V          ; 0.193 V                              ; 0.042 V                              ; 2.32e-09 s                  ; 2.21e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.33 V             ; -0.00286 V         ; 0.193 V                             ; 0.042 V                             ; 2.32e-09 s                 ; 2.21e-09 s                 ; Yes                       ; Yes                       ;
; q1hz[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.37 V              ; -0.00606 V          ; 0.107 V                              ; 0.021 V                              ; 4.26e-10 s                  ; 4.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.37 V             ; -0.00606 V         ; 0.107 V                             ; 0.021 V                             ; 4.26e-10 s                 ; 4.03e-10 s                 ; Yes                       ; Yes                       ;
; q1hz[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; q1khz[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; q1khz[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.37 V              ; -0.00606 V          ; 0.107 V                              ; 0.021 V                              ; 4.26e-10 s                  ; 4.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.37 V             ; -0.00606 V         ; 0.107 V                             ; 0.021 V                             ; 4.26e-10 s                 ; 4.03e-10 s                 ; Yes                       ; Yes                       ;
; q1khz[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; q1khz[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; q1khz[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.35 V              ; -0.00662 V          ; 0.129 V                              ; 0.049 V                              ; 8.55e-10 s                  ; 8.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.35 V             ; -0.00662 V         ; 0.129 V                             ; 0.049 V                             ; 8.55e-10 s                 ; 8.01e-10 s                 ; No                        ; Yes                       ;
; q1khz[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.36 V              ; -0.00833 V          ; 0.113 V                              ; 0.035 V                              ; 6.32e-10 s                  ; 5.89e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.36 V             ; -0.00833 V         ; 0.113 V                             ; 0.035 V                             ; 6.32e-10 s                 ; 5.89e-10 s                 ; No                        ; Yes                       ;
; q1khz[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.36 V              ; -0.00623 V          ; 0.121 V                              ; 0.03 V                               ; 4.4e-10 s                   ; 4.28e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.36 V             ; -0.00623 V         ; 0.121 V                             ; 0.03 V                              ; 4.4e-10 s                  ; 4.28e-10 s                 ; Yes                       ; Yes                       ;
; q1khz[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.37 V              ; -0.00606 V          ; 0.107 V                              ; 0.021 V                              ; 4.26e-10 s                  ; 4.03e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.37 V             ; -0.00606 V         ; 0.107 V                             ; 0.021 V                             ; 4.26e-10 s                 ; 4.03e-10 s                 ; Yes                       ; Yes                       ;
; q500hz[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.21e-06 V                   ; 2.33 V              ; -0.00286 V          ; 0.193 V                              ; 0.042 V                              ; 2.32e-09 s                  ; 2.21e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.21e-06 V                  ; 2.33 V             ; -0.00286 V         ; 0.193 V                             ; 0.042 V                             ; 2.32e-09 s                 ; 2.21e-09 s                 ; Yes                       ; Yes                       ;
; q500hz[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.13e-07 V                   ; 2.35 V              ; -0.00662 V          ; 0.129 V                              ; 0.049 V                              ; 8.55e-10 s                  ; 8.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.13e-07 V                  ; 2.35 V             ; -0.00662 V         ; 0.129 V                             ; 0.049 V                             ; 8.55e-10 s                 ; 8.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.93e-07 V                   ; 2.37 V              ; -0.0278 V           ; 0.106 V                              ; 0.115 V                              ; 2.69e-10 s                  ; 4.05e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.93e-07 V                  ; 2.37 V             ; -0.0278 V          ; 0.106 V                             ; 0.115 V                             ; 2.69e-10 s                 ; 4.05e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.76e-07 V                   ; 2.36 V              ; -0.00439 V          ; 0.088 V                              ; 0.007 V                              ; 4.05e-10 s                  ; 3.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.76e-07 V                  ; 2.36 V             ; -0.00439 V         ; 0.088 V                             ; 0.007 V                             ; 4.05e-10 s                 ; 3.35e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cout          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; q153khz[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.71 V              ; -0.0171 V           ; 0.273 V                              ; 0.065 V                              ; 4.95e-10 s                  ; 5.37e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.71 V             ; -0.0171 V          ; 0.273 V                             ; 0.065 V                             ; 4.95e-10 s                 ; 5.37e-10 s                 ; No                        ; Yes                       ;
; q153khz[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.71 V              ; -0.0171 V           ; 0.273 V                              ; 0.065 V                              ; 4.95e-10 s                  ; 5.37e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.71 V             ; -0.0171 V          ; 0.273 V                             ; 0.065 V                             ; 4.95e-10 s                 ; 5.37e-10 s                 ; No                        ; Yes                       ;
; q153khz[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.71 V              ; -0.0171 V           ; 0.273 V                              ; 0.065 V                              ; 4.95e-10 s                  ; 5.37e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.71 V             ; -0.0171 V          ; 0.273 V                             ; 0.065 V                             ; 4.95e-10 s                 ; 5.37e-10 s                 ; No                        ; Yes                       ;
; q153khz[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; q153khz[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.65 V              ; -0.0109 V           ; 0.234 V                              ; 0.125 V                              ; 1.64e-09 s                  ; 1.59e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.65 V             ; -0.0109 V          ; 0.234 V                             ; 0.125 V                             ; 1.64e-09 s                 ; 1.59e-09 s                 ; No                        ; Yes                       ;
; q153khz[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.71 V              ; -0.0171 V           ; 0.273 V                              ; 0.065 V                              ; 4.95e-10 s                  ; 5.37e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.71 V             ; -0.0171 V          ; 0.273 V                             ; 0.065 V                             ; 4.95e-10 s                 ; 5.37e-10 s                 ; No                        ; Yes                       ;
; q153khz[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; q153khz[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.72 V              ; -0.0199 V           ; 0.186 V                              ; 0.027 V                              ; 2.63e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.72 V             ; -0.0199 V          ; 0.186 V                             ; 0.027 V                             ; 2.63e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; q153khz[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.73 V              ; -0.0205 V           ; 0.17 V                               ; 0.027 V                              ; 2.58e-10 s                  ; 2.57e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.73 V             ; -0.0205 V          ; 0.17 V                              ; 0.027 V                             ; 2.58e-10 s                 ; 2.57e-10 s                 ; Yes                       ; Yes                       ;
; q1hz[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.73 V              ; -0.0205 V           ; 0.17 V                               ; 0.027 V                              ; 2.58e-10 s                  ; 2.57e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.73 V             ; -0.0205 V          ; 0.17 V                              ; 0.027 V                             ; 2.58e-10 s                 ; 2.57e-10 s                 ; Yes                       ; Yes                       ;
; q1hz[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.73 V              ; -0.0205 V           ; 0.17 V                               ; 0.027 V                              ; 2.58e-10 s                  ; 2.57e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.73 V             ; -0.0205 V          ; 0.17 V                              ; 0.027 V                             ; 2.58e-10 s                 ; 2.57e-10 s                 ; Yes                       ; Yes                       ;
; q1hz[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; q1hz[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.65 V              ; -0.0115 V           ; 0.219 V                              ; 0.115 V                              ; 1.64e-09 s                  ; 1.57e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.65 V             ; -0.0115 V          ; 0.219 V                             ; 0.115 V                             ; 1.64e-09 s                 ; 1.57e-09 s                 ; No                        ; Yes                       ;
; q1hz[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.73 V              ; -0.0205 V           ; 0.17 V                               ; 0.027 V                              ; 2.58e-10 s                  ; 2.57e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.73 V             ; -0.0205 V          ; 0.17 V                              ; 0.027 V                             ; 2.58e-10 s                 ; 2.57e-10 s                 ; Yes                       ; Yes                       ;
; q1hz[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.71 V              ; -0.0171 V           ; 0.273 V                              ; 0.065 V                              ; 4.95e-10 s                  ; 5.37e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.71 V             ; -0.0171 V          ; 0.273 V                             ; 0.065 V                             ; 4.95e-10 s                 ; 5.37e-10 s                 ; No                        ; Yes                       ;
; q1hz[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.65 V              ; -0.0115 V           ; 0.219 V                              ; 0.115 V                              ; 1.64e-09 s                  ; 1.57e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.65 V             ; -0.0115 V          ; 0.219 V                             ; 0.115 V                             ; 1.64e-09 s                 ; 1.57e-09 s                 ; No                        ; Yes                       ;
; q1hz[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.73 V              ; -0.0205 V           ; 0.17 V                               ; 0.027 V                              ; 2.58e-10 s                  ; 2.57e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.73 V             ; -0.0205 V          ; 0.17 V                              ; 0.027 V                             ; 2.58e-10 s                 ; 2.57e-10 s                 ; Yes                       ; Yes                       ;
; q1hz[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; q1khz[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; q1khz[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.73 V              ; -0.0205 V           ; 0.17 V                               ; 0.027 V                              ; 2.58e-10 s                  ; 2.57e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.73 V             ; -0.0205 V          ; 0.17 V                              ; 0.027 V                             ; 2.58e-10 s                 ; 2.57e-10 s                 ; Yes                       ; Yes                       ;
; q1khz[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; q1khz[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; q1khz[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.71 V              ; -0.0171 V           ; 0.273 V                              ; 0.065 V                              ; 4.95e-10 s                  ; 5.37e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.71 V             ; -0.0171 V          ; 0.273 V                             ; 0.065 V                             ; 4.95e-10 s                 ; 5.37e-10 s                 ; No                        ; Yes                       ;
; q1khz[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.72 V              ; -0.0215 V           ; 0.161 V                              ; 0.061 V                              ; 4.44e-10 s                  ; 4.06e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.72 V             ; -0.0215 V          ; 0.161 V                             ; 0.061 V                             ; 4.44e-10 s                 ; 4.06e-10 s                 ; No                        ; Yes                       ;
; q1khz[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.72 V              ; -0.0199 V           ; 0.186 V                              ; 0.027 V                              ; 2.63e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.72 V             ; -0.0199 V          ; 0.186 V                             ; 0.027 V                             ; 2.63e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; q1khz[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.73 V              ; -0.0205 V           ; 0.17 V                               ; 0.027 V                              ; 2.58e-10 s                  ; 2.57e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.73 V             ; -0.0205 V          ; 0.17 V                              ; 0.027 V                             ; 2.58e-10 s                 ; 2.57e-10 s                 ; Yes                       ; Yes                       ;
; q500hz[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.66e-08 V                   ; 2.65 V              ; -0.0115 V           ; 0.219 V                              ; 0.115 V                              ; 1.64e-09 s                  ; 1.57e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.66e-08 V                  ; 2.65 V             ; -0.0115 V          ; 0.219 V                             ; 0.115 V                             ; 1.64e-09 s                 ; 1.57e-09 s                 ; No                        ; Yes                       ;
; q500hz[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-08 V                   ; 2.71 V              ; -0.0171 V           ; 0.273 V                              ; 0.065 V                              ; 4.95e-10 s                  ; 5.37e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.16e-08 V                  ; 2.71 V             ; -0.0171 V          ; 0.273 V                             ; 0.065 V                             ; 4.95e-10 s                 ; 5.37e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.06e-08 V                   ; 2.86 V              ; -0.0341 V           ; 0.364 V                              ; 0.046 V                              ; 1.17e-10 s                  ; 2.6e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 3.06e-08 V                  ; 2.86 V             ; -0.0341 V          ; 0.364 V                             ; 0.046 V                             ; 1.17e-10 s                 ; 2.6e-10 s                  ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.81e-08 V                   ; 2.72 V              ; -0.0542 V           ; 0.144 V                              ; 0.087 V                              ; 2.55e-10 s                  ; 2.14e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.81e-08 V                  ; 2.72 V             ; -0.0542 V          ; 0.144 V                             ; 0.087 V                             ; 2.55e-10 s                 ; 2.14e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk_fpga   ; clk_fpga ; 2494     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk_fpga   ; clk_fpga ; 2494     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 28    ; 28   ;
; Unconstrained Output Ports      ; 28    ; 28   ;
; Unconstrained Output Port Paths ; 55    ; 55   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Apr 10 13:13:06 2018
Info: Command: quartus_sta divfreq -c divfreq
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'divfreq.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk_fpga clk_fpga
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -6.090
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.090      -112.490 clk_fpga 
Info (332146): Worst-case hold slack is 0.356
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.356         0.000 clk_fpga 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -30.000 clk_fpga 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.266
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.266       -96.495 clk_fpga 
Info (332146): Worst-case hold slack is 0.310
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.310         0.000 clk_fpga 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -30.000 clk_fpga 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.979
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.979       -51.196 clk_fpga 
Info (332146): Worst-case hold slack is 0.187
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.187         0.000 clk_fpga 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -30.918 clk_fpga 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 465 megabytes
    Info: Processing ended: Tue Apr 10 13:13:08 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


