Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Nov 19 20:37:45 2024
| Host         : DESKTOP-E8CIL9E running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file RegFile_control_sets_placed.rpt
| Design       : RegFile
| Device       : xc7a35ti
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     0 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    16 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             256 |           85 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |   Enable Signal  | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | RegD             |                  |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | RegE             |                  |               13 |             16 |         1.23 |
|  clk_IBUF_BUFG | RegF[15]_i_1_n_0 |                  |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG | Reg0             |                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | Reg1             |                  |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | Reg2             |                  |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | Reg3             |                  |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG | Reg6             |                  |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG | Reg5             |                  |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | Reg4             |                  |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG | Reg8             |                  |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | Reg9             |                  |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | Reg7             |                  |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG | RegA             |                  |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG | RegB             |                  |               12 |             16 |         1.33 |
|  clk_IBUF_BUFG | RegC             |                  |                7 |             16 |         2.29 |
+----------------+------------------+------------------+------------------+----------------+--------------+


