0.6
2018.1
Apr  4 2018
19:30:32
C:/Users/gte0002/lab8_mod/project_8_8/project_8_8.sim/sim_1/behav/xsim/glbl.v,1522801934,verilog,,,,glbl,,,,,,,,
C:/Users/gte0002/lab8_mod/project_8_8/project_8_8.srcs/sim_1/new/Lab8_8_tb.v,1634843337,verilog,,,,Lab7_8_tb,,,,,,,,
C:/Users/gte0002/lab8_mod/project_8_8/project_8_8.srcs/sources_1/new/Lab8_8.v,1634843292,verilog,,C:/Users/gte0002/lab8_mod/project_8_8/project_8_8.srcs/sim_1/new/Lab8_8_tb.v,,downcounter_4bit,,,,,,,,
