

================================================================
== Vivado HLS Report for 'ethernet_bridge_entr'
================================================================
* Date:           Sun Jun 17 22:50:50 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        ethernet_bridge
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flva1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      1.75|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  |
+---------------------+---------+-------+---------+--------+
|DSP                  |        -|      -|        -|       -|
|Expression           |        -|      -|        0|       2|
|FIFO                 |        -|      -|        -|       -|
|Instance             |        -|      -|        -|       -|
|Memory               |        -|      -|        -|       -|
|Multiplexer          |        -|      -|        -|      27|
|Register             |        -|      -|        2|       -|
+---------------------+---------+-------+---------+--------+
|Total                |        0|      0|        2|      29|
+---------------------+---------+-------+---------+--------+
|Available SLR        |     2160|   2760|   663360|  331680|
+---------------------+---------+-------+---------+--------+
|Utilization SLR (%)  |        0|      0|    ~0   |   ~0   |
+---------------------+---------+-------+---------+--------+
|Available            |     4320|   5520|  1326720|  663360|
+---------------------+---------+-------+---------+--------+
|Utilization (%)      |        0|      0|    ~0   |   ~0   |
+---------------------+---------+-------+---------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_block_state1  |    or    |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_done                |   9|          2|    1|          2|
    |mac_addr_V_out1_blk_n  |   9|          2|    1|          2|
    |mac_addr_V_out_blk_n   |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  27|          6|    3|          6|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  2|   0|    2|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs | ethernet_bridge.entr | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs | ethernet_bridge.entr | return value |
|ap_start                |  in |    1| ap_ctrl_hs | ethernet_bridge.entr | return value |
|ap_done                 | out |    1| ap_ctrl_hs | ethernet_bridge.entr | return value |
|ap_continue             |  in |    1| ap_ctrl_hs | ethernet_bridge.entr | return value |
|ap_idle                 | out |    1| ap_ctrl_hs | ethernet_bridge.entr | return value |
|ap_ready                | out |    1| ap_ctrl_hs | ethernet_bridge.entr | return value |
|mac_addr_V              |  in |   48|   ap_none  |      mac_addr_V      |    scalar    |
|mac_addr_V_out_din      | out |   48|   ap_fifo  |    mac_addr_V_out    |    pointer   |
|mac_addr_V_out_full_n   |  in |    1|   ap_fifo  |    mac_addr_V_out    |    pointer   |
|mac_addr_V_out_write    | out |    1|   ap_fifo  |    mac_addr_V_out    |    pointer   |
|mac_addr_V_out1_din     | out |   48|   ap_fifo  |    mac_addr_V_out1   |    pointer   |
|mac_addr_V_out1_full_n  |  in |    1|   ap_fifo  |    mac_addr_V_out1   |    pointer   |
|mac_addr_V_out1_write   | out |    1|   ap_fifo  |    mac_addr_V_out1   |    pointer   |
+------------------------+-----+-----+------------+----------------------+--------------+

