#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002933552af50 .scope module, "_7bitSync_tb" "_7bitSync_tb" 2 3;
 .timescale -9 -12;
v000002933552c630_0 .var "clk", 0 0;
v000002933552c6d0_0 .var "d", 6 0;
v00000293353a2510_0 .var "en", 0 0;
v00000293353a25b0_0 .net "q", 6 0, v000002933552c4f0_0;  1 drivers
v00000293353a2650_0 .var "rst", 0 0;
S_000002933552cbb0 .scope module, "uut" "_7bitSync" 2 8, 3 2 0, S_000002933552af50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 7 "d";
    .port_info 4 /OUTPUT 7 "q";
v00000293353a2b70_0 .net "clk", 0 0, v000002933552c630_0;  1 drivers
v000002933552cd40_0 .net "d", 6 0, v000002933552c6d0_0;  1 drivers
v000002933552c450_0 .net "en", 0 0, v00000293353a2510_0;  1 drivers
v000002933552c4f0_0 .var "q", 6 0;
v000002933552c590_0 .net "rst", 0 0, v00000293353a2650_0;  1 drivers
E_00000293353da440 .event posedge, v000002933552c590_0, v00000293353a2b70_0;
    .scope S_000002933552cbb0;
T_0 ;
    %wait E_00000293353da440;
    %load/vec4 v000002933552c590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000002933552c4f0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002933552c450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000002933552cd40_0;
    %assign/vec4 v000002933552c4f0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002933552af50;
T_1 ;
    %delay 5000, 0;
    %load/vec4 v000002933552c630_0;
    %inv;
    %store/vec4 v000002933552c630_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_000002933552af50;
T_2 ;
    %vpi_call 2 17 "$dumpfile", "7bitSync_tb.vcd" {0 0 0};
    %vpi_call 2 18 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002933552af50 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002933552c630_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000293353a2650_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000293353a2510_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000002933552c6d0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000293353a2650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000293353a2510_0, 0;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 7;
    %assign/vec4 v000002933552c6d0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v000002933552c6d0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 3, 0, 7;
    %assign/vec4 v000002933552c6d0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v000002933552c6d0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 5, 0, 7;
    %assign/vec4 v000002933552c6d0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 6, 0, 7;
    %assign/vec4 v000002933552c6d0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 7, 0, 7;
    %assign/vec4 v000002933552c6d0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 8, 0, 7;
    %assign/vec4 v000002933552c6d0_0, 0;
    %delay 10000, 0;
    %vpi_call 2 35 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_000002933552af50;
T_3 ;
    %vpi_call 2 39 "$monitor", "clk=%b rst=%b en=%b d=%b q=%b", v000002933552c630_0, v00000293353a2650_0, v00000293353a2510_0, v000002933552c6d0_0, v00000293353a25b0_0 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "_7bitSync_tb.v";
    "_7bitSync.v";
