Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Jan 20 14:35:08 2025
| Host         : LAPTOP-NO25VPHV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a12ti-csg325
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   19          
TIMING-20  Warning   Non-clocked latch               8           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (56)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (5)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (56)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: text_unit/ascii_unit/addr_reg_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: text_unit/ascii_unit/addr_reg_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: text_unit/ascii_unit/addr_reg_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: text_unit/ascii_unit/addr_reg_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: text_unit/ascii_unit/addr_reg_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: text_unit/ascii_unit/addr_reg_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: text_unit/ascii_unit/addr_reg_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.317        0.000                      0                  197        0.227        0.000                      0                  197        4.500        0.000                       0                   117  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.317        0.000                      0                  197        0.227        0.000                      0                  197        4.500        0.000                       0                   117  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.317ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.317ns  (required time - arrival time)
  Source:                 graph_unit/y_lpad_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica_3/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.301ns  (logic 2.253ns (30.860%)  route 5.048ns (69.140%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.628     5.156    graph_unit/CLK
    SLICE_X6Y7           FDCE                                         r  graph_unit/y_lpad_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDCE (Prop_fdce_C_Q)         0.518     5.674 r  graph_unit/y_lpad_reg_reg[9]/Q
                         net (fo=7, routed)           1.080     6.754    graph_unit/y_lpad_reg_reg[9]_0[7]
    SLICE_X9Y6           LUT5 (Prop_lut5_I0_O)        0.152     6.906 r  graph_unit/p_0_out__21_carry_i_5/O
                         net (fo=5, routed)           0.847     7.753    vga_unit/graph_on2_carry__0
    SLICE_X7Y7           LUT4 (Prop_lut4_I1_O)        0.352     8.105 r  vga_unit/graph_on2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.105    graph_unit/rgb_reg[7]_i_8[0]
    SLICE_X7Y7           CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     8.461 r  graph_unit/graph_on2_carry__0/CO[0]
                         net (fo=2, routed)           1.072     9.533    vga_unit/rgb_reg[7]_i_3_1[0]
    SLICE_X9Y13          LUT5 (Prop_lut5_I1_O)        0.399     9.932 f  vga_unit/rgb_reg[7]_i_8/O
                         net (fo=1, routed)           0.339    10.271    vga_unit/rgb_reg[7]_i_8_n_0
    SLICE_X10Y14         LUT6 (Prop_lut6_I0_O)        0.326    10.597 r  vga_unit/rgb_reg[7]_i_3/O
                         net (fo=1, routed)           0.802    11.398    vga_unit/rgb_reg[7]_i_3_n_0
    SLICE_X8Y14          LUT5 (Prop_lut5_I2_O)        0.150    11.548 r  vga_unit/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.908    12.456    vga_unit_n_3
    SLICE_X1Y19          FDCE                                         r  rgb_reg_reg[7]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.395    11.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.500    14.849    clk_IBUF_BUFG
    SLICE_X1Y19          FDCE                                         r  rgb_reg_reg[7]_lopt_replica_3/C
                         clock pessimism              0.259    15.108    
                         clock uncertainty           -0.035    15.072    
    SLICE_X1Y19          FDCE (Setup_fdce_C_D)       -0.299    14.773    rgb_reg_reg[7]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         14.773    
                         arrival time                         -12.456    
  -------------------------------------------------------------------
                         slack                                  2.317    

Slack (MET) :             2.414ns  (required time - arrival time)
  Source:                 graph_unit/y_lpad_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica_2/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.211ns  (logic 2.253ns (31.243%)  route 4.958ns (68.757%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.628     5.156    graph_unit/CLK
    SLICE_X6Y7           FDCE                                         r  graph_unit/y_lpad_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDCE (Prop_fdce_C_Q)         0.518     5.674 r  graph_unit/y_lpad_reg_reg[9]/Q
                         net (fo=7, routed)           1.080     6.754    graph_unit/y_lpad_reg_reg[9]_0[7]
    SLICE_X9Y6           LUT5 (Prop_lut5_I0_O)        0.152     6.906 r  graph_unit/p_0_out__21_carry_i_5/O
                         net (fo=5, routed)           0.847     7.753    vga_unit/graph_on2_carry__0
    SLICE_X7Y7           LUT4 (Prop_lut4_I1_O)        0.352     8.105 r  vga_unit/graph_on2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.105    graph_unit/rgb_reg[7]_i_8[0]
    SLICE_X7Y7           CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     8.461 r  graph_unit/graph_on2_carry__0/CO[0]
                         net (fo=2, routed)           1.072     9.533    vga_unit/rgb_reg[7]_i_3_1[0]
    SLICE_X9Y13          LUT5 (Prop_lut5_I1_O)        0.399     9.932 f  vga_unit/rgb_reg[7]_i_8/O
                         net (fo=1, routed)           0.339    10.271    vga_unit/rgb_reg[7]_i_8_n_0
    SLICE_X10Y14         LUT6 (Prop_lut6_I0_O)        0.326    10.597 r  vga_unit/rgb_reg[7]_i_3/O
                         net (fo=1, routed)           0.802    11.398    vga_unit/rgb_reg[7]_i_3_n_0
    SLICE_X8Y14          LUT5 (Prop_lut5_I2_O)        0.150    11.548 r  vga_unit/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.819    12.367    vga_unit_n_3
    SLICE_X1Y19          FDCE                                         r  rgb_reg_reg[7]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.395    11.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.500    14.849    clk_IBUF_BUFG
    SLICE_X1Y19          FDCE                                         r  rgb_reg_reg[7]_lopt_replica_2/C
                         clock pessimism              0.259    15.108    
                         clock uncertainty           -0.035    15.072    
    SLICE_X1Y19          FDCE (Setup_fdce_C_D)       -0.291    14.781    rgb_reg_reg[7]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.781    
                         arrival time                         -12.367    
  -------------------------------------------------------------------
                         slack                                  2.414    

Slack (MET) :             2.483ns  (required time - arrival time)
  Source:                 graph_unit/y_lpad_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.158ns  (logic 2.253ns (31.475%)  route 4.905ns (68.525%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.628     5.156    graph_unit/CLK
    SLICE_X6Y7           FDCE                                         r  graph_unit/y_lpad_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDCE (Prop_fdce_C_Q)         0.518     5.674 r  graph_unit/y_lpad_reg_reg[9]/Q
                         net (fo=7, routed)           1.080     6.754    graph_unit/y_lpad_reg_reg[9]_0[7]
    SLICE_X9Y6           LUT5 (Prop_lut5_I0_O)        0.152     6.906 r  graph_unit/p_0_out__21_carry_i_5/O
                         net (fo=5, routed)           0.847     7.753    vga_unit/graph_on2_carry__0
    SLICE_X7Y7           LUT4 (Prop_lut4_I1_O)        0.352     8.105 r  vga_unit/graph_on2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.105    graph_unit/rgb_reg[7]_i_8[0]
    SLICE_X7Y7           CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     8.461 r  graph_unit/graph_on2_carry__0/CO[0]
                         net (fo=2, routed)           1.072     9.533    vga_unit/rgb_reg[7]_i_3_1[0]
    SLICE_X9Y13          LUT5 (Prop_lut5_I1_O)        0.399     9.932 f  vga_unit/rgb_reg[7]_i_8/O
                         net (fo=1, routed)           0.339    10.271    vga_unit/rgb_reg[7]_i_8_n_0
    SLICE_X10Y14         LUT6 (Prop_lut6_I0_O)        0.326    10.597 r  vga_unit/rgb_reg[7]_i_3/O
                         net (fo=1, routed)           0.802    11.398    vga_unit/rgb_reg[7]_i_3_n_0
    SLICE_X8Y14          LUT5 (Prop_lut5_I2_O)        0.150    11.548 r  vga_unit/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.766    12.314    vga_unit_n_3
    SLICE_X1Y13          FDCE                                         r  rgb_reg_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.395    11.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.506    14.855    clk_IBUF_BUFG
    SLICE_X1Y13          FDCE                                         r  rgb_reg_reg[7]_lopt_replica/C
                         clock pessimism              0.259    15.114    
                         clock uncertainty           -0.035    15.078    
    SLICE_X1Y13          FDCE (Setup_fdce_C_D)       -0.282    14.796    rgb_reg_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.796    
                         arrival time                         -12.314    
  -------------------------------------------------------------------
                         slack                                  2.483    

Slack (MET) :             2.609ns  (required time - arrival time)
  Source:                 graph_unit/y_lpad_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.028ns  (logic 2.253ns (32.056%)  route 4.775ns (67.944%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.628     5.156    graph_unit/CLK
    SLICE_X6Y7           FDCE                                         r  graph_unit/y_lpad_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDCE (Prop_fdce_C_Q)         0.518     5.674 r  graph_unit/y_lpad_reg_reg[9]/Q
                         net (fo=7, routed)           1.080     6.754    graph_unit/y_lpad_reg_reg[9]_0[7]
    SLICE_X9Y6           LUT5 (Prop_lut5_I0_O)        0.152     6.906 r  graph_unit/p_0_out__21_carry_i_5/O
                         net (fo=5, routed)           0.847     7.753    vga_unit/graph_on2_carry__0
    SLICE_X7Y7           LUT4 (Prop_lut4_I1_O)        0.352     8.105 r  vga_unit/graph_on2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.105    graph_unit/rgb_reg[7]_i_8[0]
    SLICE_X7Y7           CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     8.461 r  graph_unit/graph_on2_carry__0/CO[0]
                         net (fo=2, routed)           1.072     9.533    vga_unit/rgb_reg[7]_i_3_1[0]
    SLICE_X9Y13          LUT5 (Prop_lut5_I1_O)        0.399     9.932 f  vga_unit/rgb_reg[7]_i_8/O
                         net (fo=1, routed)           0.339    10.271    vga_unit/rgb_reg[7]_i_8_n_0
    SLICE_X10Y14         LUT6 (Prop_lut6_I0_O)        0.326    10.597 r  vga_unit/rgb_reg[7]_i_3/O
                         net (fo=1, routed)           0.802    11.398    vga_unit/rgb_reg[7]_i_3_n_0
    SLICE_X8Y14          LUT5 (Prop_lut5_I2_O)        0.150    11.548 r  vga_unit/rgb_reg[7]_i_1/O
                         net (fo=4, routed)           0.636    12.184    vga_unit_n_3
    SLICE_X1Y13          FDCE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.395    11.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.506    14.855    clk_IBUF_BUFG
    SLICE_X1Y13          FDCE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.259    15.114    
                         clock uncertainty           -0.035    15.078    
    SLICE_X1Y13          FDCE (Setup_fdce_C_D)       -0.285    14.793    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.793    
                         arrival time                         -12.184    
  -------------------------------------------------------------------
                         slack                                  2.609    

Slack (MET) :             2.810ns  (required time - arrival time)
  Source:                 graph_unit/y_lpad_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/dig3_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.903ns  (logic 2.191ns (31.741%)  route 4.712ns (68.259%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.628     5.156    graph_unit/CLK
    SLICE_X6Y7           FDCE                                         r  graph_unit/y_lpad_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDCE (Prop_fdce_C_Q)         0.518     5.674 r  graph_unit/y_lpad_reg_reg[9]/Q
                         net (fo=7, routed)           1.080     6.754    graph_unit/y_lpad_reg_reg[9]_0[7]
    SLICE_X9Y6           LUT5 (Prop_lut5_I0_O)        0.152     6.906 r  graph_unit/p_0_out__21_carry_i_5/O
                         net (fo=5, routed)           0.837     7.743    graph_unit/y_lpad_reg_reg[9]_2
    SLICE_X8Y8           LUT4 (Prop_lut4_I1_O)        0.350     8.093 r  graph_unit/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.093    graph_unit/i__carry__0_i_1_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.353     8.446 r  graph_unit/x_delta_next2_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           0.895     9.341    graph_unit/x_delta_next219_in
    SLICE_X4Y13          LUT6 (Prop_lut6_I0_O)        0.367     9.708 r  graph_unit/dig2[3]_i_4/O
                         net (fo=1, routed)           0.637    10.345    graph_unit/dig2[3]_i_4_n_0
    SLICE_X3Y12          LUT5 (Prop_lut5_I3_O)        0.119    10.464 r  graph_unit/dig2[3]_i_1/O
                         net (fo=5, routed)           0.682    11.146    counter_unit/dig2_reg[3]_1[0]
    SLICE_X3Y18          LUT6 (Prop_lut6_I0_O)        0.332    11.478 r  counter_unit/dig3[3]_i_1/O
                         net (fo=4, routed)           0.580    12.058    counter_unit/dig3[3]_i_1_n_0
    SLICE_X3Y18          FDCE                                         r  counter_unit/dig3_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.395    11.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.501    14.850    counter_unit/CLK
    SLICE_X3Y18          FDCE                                         r  counter_unit/dig3_reg[0]/C
                         clock pessimism              0.259    15.109    
                         clock uncertainty           -0.035    15.073    
    SLICE_X3Y18          FDCE (Setup_fdce_C_CE)      -0.205    14.868    counter_unit/dig3_reg[0]
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                         -12.058    
  -------------------------------------------------------------------
                         slack                                  2.810    

Slack (MET) :             2.810ns  (required time - arrival time)
  Source:                 graph_unit/y_lpad_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/dig3_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.903ns  (logic 2.191ns (31.741%)  route 4.712ns (68.259%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.628     5.156    graph_unit/CLK
    SLICE_X6Y7           FDCE                                         r  graph_unit/y_lpad_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDCE (Prop_fdce_C_Q)         0.518     5.674 r  graph_unit/y_lpad_reg_reg[9]/Q
                         net (fo=7, routed)           1.080     6.754    graph_unit/y_lpad_reg_reg[9]_0[7]
    SLICE_X9Y6           LUT5 (Prop_lut5_I0_O)        0.152     6.906 r  graph_unit/p_0_out__21_carry_i_5/O
                         net (fo=5, routed)           0.837     7.743    graph_unit/y_lpad_reg_reg[9]_2
    SLICE_X8Y8           LUT4 (Prop_lut4_I1_O)        0.350     8.093 r  graph_unit/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.093    graph_unit/i__carry__0_i_1_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.353     8.446 r  graph_unit/x_delta_next2_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           0.895     9.341    graph_unit/x_delta_next219_in
    SLICE_X4Y13          LUT6 (Prop_lut6_I0_O)        0.367     9.708 r  graph_unit/dig2[3]_i_4/O
                         net (fo=1, routed)           0.637    10.345    graph_unit/dig2[3]_i_4_n_0
    SLICE_X3Y12          LUT5 (Prop_lut5_I3_O)        0.119    10.464 r  graph_unit/dig2[3]_i_1/O
                         net (fo=5, routed)           0.682    11.146    counter_unit/dig2_reg[3]_1[0]
    SLICE_X3Y18          LUT6 (Prop_lut6_I0_O)        0.332    11.478 r  counter_unit/dig3[3]_i_1/O
                         net (fo=4, routed)           0.580    12.058    counter_unit/dig3[3]_i_1_n_0
    SLICE_X3Y18          FDCE                                         r  counter_unit/dig3_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.395    11.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.501    14.850    counter_unit/CLK
    SLICE_X3Y18          FDCE                                         r  counter_unit/dig3_reg[2]/C
                         clock pessimism              0.259    15.109    
                         clock uncertainty           -0.035    15.073    
    SLICE_X3Y18          FDCE (Setup_fdce_C_CE)      -0.205    14.868    counter_unit/dig3_reg[2]
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                         -12.058    
  -------------------------------------------------------------------
                         slack                                  2.810    

Slack (MET) :             2.902ns  (required time - arrival time)
  Source:                 graph_unit/y_lpad_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/dig3_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.823ns  (logic 2.191ns (32.111%)  route 4.632ns (67.889%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.628     5.156    graph_unit/CLK
    SLICE_X6Y7           FDCE                                         r  graph_unit/y_lpad_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDCE (Prop_fdce_C_Q)         0.518     5.674 r  graph_unit/y_lpad_reg_reg[9]/Q
                         net (fo=7, routed)           1.080     6.754    graph_unit/y_lpad_reg_reg[9]_0[7]
    SLICE_X9Y6           LUT5 (Prop_lut5_I0_O)        0.152     6.906 r  graph_unit/p_0_out__21_carry_i_5/O
                         net (fo=5, routed)           0.837     7.743    graph_unit/y_lpad_reg_reg[9]_2
    SLICE_X8Y8           LUT4 (Prop_lut4_I1_O)        0.350     8.093 r  graph_unit/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.093    graph_unit/i__carry__0_i_1_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.353     8.446 r  graph_unit/x_delta_next2_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           0.895     9.341    graph_unit/x_delta_next219_in
    SLICE_X4Y13          LUT6 (Prop_lut6_I0_O)        0.367     9.708 r  graph_unit/dig2[3]_i_4/O
                         net (fo=1, routed)           0.637    10.345    graph_unit/dig2[3]_i_4_n_0
    SLICE_X3Y12          LUT5 (Prop_lut5_I3_O)        0.119    10.464 r  graph_unit/dig2[3]_i_1/O
                         net (fo=5, routed)           0.682    11.146    counter_unit/dig2_reg[3]_1[0]
    SLICE_X3Y18          LUT6 (Prop_lut6_I0_O)        0.332    11.478 r  counter_unit/dig3[3]_i_1/O
                         net (fo=4, routed)           0.501    11.979    counter_unit/dig3[3]_i_1_n_0
    SLICE_X5Y18          FDCE                                         r  counter_unit/dig3_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.395    11.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.500    14.849    counter_unit/CLK
    SLICE_X5Y18          FDCE                                         r  counter_unit/dig3_reg[1]/C
                         clock pessimism              0.273    15.122    
                         clock uncertainty           -0.035    15.086    
    SLICE_X5Y18          FDCE (Setup_fdce_C_CE)      -0.205    14.881    counter_unit/dig3_reg[1]
  -------------------------------------------------------------------
                         required time                         14.881    
                         arrival time                         -11.979    
  -------------------------------------------------------------------
                         slack                                  2.902    

Slack (MET) :             2.902ns  (required time - arrival time)
  Source:                 graph_unit/y_lpad_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/dig3_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.823ns  (logic 2.191ns (32.111%)  route 4.632ns (67.889%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.628     5.156    graph_unit/CLK
    SLICE_X6Y7           FDCE                                         r  graph_unit/y_lpad_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDCE (Prop_fdce_C_Q)         0.518     5.674 r  graph_unit/y_lpad_reg_reg[9]/Q
                         net (fo=7, routed)           1.080     6.754    graph_unit/y_lpad_reg_reg[9]_0[7]
    SLICE_X9Y6           LUT5 (Prop_lut5_I0_O)        0.152     6.906 r  graph_unit/p_0_out__21_carry_i_5/O
                         net (fo=5, routed)           0.837     7.743    graph_unit/y_lpad_reg_reg[9]_2
    SLICE_X8Y8           LUT4 (Prop_lut4_I1_O)        0.350     8.093 r  graph_unit/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.093    graph_unit/i__carry__0_i_1_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.353     8.446 r  graph_unit/x_delta_next2_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           0.895     9.341    graph_unit/x_delta_next219_in
    SLICE_X4Y13          LUT6 (Prop_lut6_I0_O)        0.367     9.708 r  graph_unit/dig2[3]_i_4/O
                         net (fo=1, routed)           0.637    10.345    graph_unit/dig2[3]_i_4_n_0
    SLICE_X3Y12          LUT5 (Prop_lut5_I3_O)        0.119    10.464 r  graph_unit/dig2[3]_i_1/O
                         net (fo=5, routed)           0.682    11.146    counter_unit/dig2_reg[3]_1[0]
    SLICE_X3Y18          LUT6 (Prop_lut6_I0_O)        0.332    11.478 r  counter_unit/dig3[3]_i_1/O
                         net (fo=4, routed)           0.501    11.979    counter_unit/dig3[3]_i_1_n_0
    SLICE_X5Y18          FDCE                                         r  counter_unit/dig3_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.395    11.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.500    14.849    counter_unit/CLK
    SLICE_X5Y18          FDCE                                         r  counter_unit/dig3_reg[3]/C
                         clock pessimism              0.273    15.122    
                         clock uncertainty           -0.035    15.086    
    SLICE_X5Y18          FDCE (Setup_fdce_C_CE)      -0.205    14.881    counter_unit/dig3_reg[3]
  -------------------------------------------------------------------
                         required time                         14.881    
                         arrival time                         -11.979    
  -------------------------------------------------------------------
                         slack                                  2.902    

Slack (MET) :             3.171ns  (required time - arrival time)
  Source:                 graph_unit/y_lpad_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ball_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.529ns  (logic 2.017ns (30.892%)  route 4.512ns (69.108%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.628     5.156    graph_unit/CLK
    SLICE_X6Y7           FDCE                                         r  graph_unit/y_lpad_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDCE (Prop_fdce_C_Q)         0.518     5.674 r  graph_unit/y_lpad_reg_reg[9]/Q
                         net (fo=7, routed)           1.080     6.754    graph_unit/y_lpad_reg_reg[9]_0[7]
    SLICE_X9Y6           LUT5 (Prop_lut5_I0_O)        0.152     6.906 r  graph_unit/p_0_out__21_carry_i_5/O
                         net (fo=5, routed)           0.837     7.743    graph_unit/y_lpad_reg_reg[9]_2
    SLICE_X8Y8           LUT4 (Prop_lut4_I1_O)        0.350     8.093 r  graph_unit/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.093    graph_unit/i__carry__0_i_1_n_0
    SLICE_X8Y8           CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.353     8.446 f  graph_unit/x_delta_next2_inferred__0/i__carry__0/CO[0]
                         net (fo=2, routed)           0.869     9.314    graph_unit/x_delta_next219_in
    SLICE_X3Y13          LUT6 (Prop_lut6_I4_O)        0.367     9.681 f  graph_unit/dig0[3]_i_7/O
                         net (fo=4, routed)           0.506    10.188    graph_unit/dig0[3]_i_7_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I3_O)        0.124    10.312 r  graph_unit/timer_reg[6]_i_3/O
                         net (fo=12, routed)          0.838    11.150    graph_unit/x_ball_reg_reg[9]_0
    SLICE_X2Y12          LUT5 (Prop_lut5_I1_O)        0.153    11.303 r  graph_unit/ball_reg[0]_i_1/O
                         net (fo=1, routed)           0.382    11.685    graph_unit_n_23
    SLICE_X2Y12          FDCE                                         r  ball_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.395    11.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.507    14.856    clk_IBUF_BUFG
    SLICE_X2Y12          FDCE                                         r  ball_reg_reg[0]/C
                         clock pessimism              0.259    15.115    
                         clock uncertainty           -0.035    15.079    
    SLICE_X2Y12          FDCE (Setup_fdce_C_D)       -0.223    14.856    ball_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                         -11.685    
  -------------------------------------------------------------------
                         slack                                  3.171    

Slack (MET) :             3.256ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.583ns  (logic 2.027ns (30.790%)  route 4.556ns (69.210%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.627     5.155    graph_unit/CLK
    SLICE_X4Y10          FDCE                                         r  graph_unit/y_ball_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDCE (Prop_fdce_C_Q)         0.456     5.611 f  graph_unit/y_ball_reg_reg[4]/Q
                         net (fo=12, routed)          1.018     6.628    graph_unit/y_ball_reg_reg[9]_0[4]
    SLICE_X3Y9           LUT6 (Prop_lut6_I0_O)        0.124     6.752 r  graph_unit/x_delta_next3_carry_i_9/O
                         net (fo=9, routed)           0.428     7.180    graph_unit/x_delta_next3_carry_i_9_n_0
    SLICE_X5Y9           LUT4 (Prop_lut4_I1_O)        0.118     7.298 r  graph_unit/x_delta_next3_carry__0_i_4/O
                         net (fo=6, routed)           0.602     7.900    vga_unit/sq_ball_on0_carry__0_0
    SLICE_X7Y9           LUT4 (Prop_lut4_I2_O)        0.352     8.252 r  vga_unit/sq_ball_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.252    graph_unit/rgb_reg[7]_i_4_2[0]
    SLICE_X7Y9           CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     8.608 f  graph_unit/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.596     9.205    graph_unit/sq_ball_on0
    SLICE_X6Y14          LUT6 (Prop_lut6_I3_O)        0.373     9.578 r  graph_unit/rgb_reg[7]_i_4/O
                         net (fo=5, routed)           0.551    10.128    vga_unit/rgb_reg_reg[7]
    SLICE_X8Y14          LUT2 (Prop_lut2_I1_O)        0.124    10.252 f  vga_unit/rgb_reg[3]_i_2/O
                         net (fo=1, routed)           0.624    10.876    vga_unit/rgb_reg[3]_i_2_n_0
    SLICE_X7Y14          LUT6 (Prop_lut6_I2_O)        0.124    11.000 r  vga_unit/rgb_reg[3]_i_1/O
                         net (fo=4, routed)           0.738    11.738    rgb_next[3]
    SLICE_X0Y17          FDCE                                         r  rgb_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    P15                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.395    11.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.503    14.852    clk_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  rgb_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.259    15.111    
                         clock uncertainty           -0.035    15.075    
    SLICE_X0Y17          FDCE (Setup_fdce_C_D)       -0.081    14.994    rgb_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.994    
                         arrival time                         -11.738    
  -------------------------------------------------------------------
                         slack                                  3.256    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 vga_unit/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.602%)  route 0.174ns (48.398%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.865    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.562     1.453    vga_unit/CLK
    SLICE_X9Y9           FDCE                                         r  vga_unit/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDCE (Prop_fdce_C_Q)         0.141     1.594 r  vga_unit/v_count_reg_reg[3]/Q
                         net (fo=28, routed)          0.174     1.768    vga_unit/v_count_reg_reg[9]_0[3]
    SLICE_X8Y9           LUT5 (Prop_lut5_I4_O)        0.045     1.813 r  vga_unit/v_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.813    vga_unit/v_count_reg[4]_i_1_n_0
    SLICE_X8Y9           FDCE                                         r  vga_unit/v_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.831     1.966    vga_unit/CLK
    SLICE_X8Y9           FDCE                                         r  vga_unit/v_count_reg_reg[4]/C
                         clock pessimism             -0.500     1.466    
    SLICE_X8Y9           FDCE (Hold_fdce_C_D)         0.120     1.586    vga_unit/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 vga_unit/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.036%)  route 0.178ns (48.964%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.865    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.562     1.453    vga_unit/CLK
    SLICE_X9Y9           FDCE                                         r  vga_unit/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y9           FDCE (Prop_fdce_C_Q)         0.141     1.594 f  vga_unit/v_count_reg_reg[3]/Q
                         net (fo=28, routed)          0.178     1.772    vga_unit/v_count_reg_reg[9]_0[3]
    SLICE_X8Y9           LUT6 (Prop_lut6_I1_O)        0.045     1.817 r  vga_unit/v_count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.817    vga_unit/v_count_reg[0]_i_1_n_0
    SLICE_X8Y9           FDCE                                         r  vga_unit/v_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.831     1.966    vga_unit/CLK
    SLICE_X8Y9           FDCE                                         r  vga_unit/v_count_reg_reg[0]/C
                         clock pessimism             -0.500     1.466    
    SLICE_X8Y9           FDCE (Hold_fdce_C_D)         0.121     1.587    vga_unit/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 counter_unit/dig0_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/dig0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.302%)  route 0.149ns (41.698%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.865    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.586     1.477    counter_unit/CLK
    SLICE_X2Y16          FDCE                                         r  counter_unit/dig0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.164     1.641 r  counter_unit/dig0_reg[3]/Q
                         net (fo=11, routed)          0.149     1.790    counter_unit/dig0_reg[3]_0[3]
    SLICE_X2Y16          LUT6 (Prop_lut6_I2_O)        0.045     1.835 r  counter_unit/dig0[3]_i_2/O
                         net (fo=1, routed)           0.000     1.835    counter_unit/dig0[3]_i_2_n_0
    SLICE_X2Y16          FDCE                                         r  counter_unit/dig0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.855     1.990    counter_unit/CLK
    SLICE_X2Y16          FDCE                                         r  counter_unit/dig0_reg[3]/C
                         clock pessimism             -0.513     1.477    
    SLICE_X2Y16          FDCE (Hold_fdce_C_D)         0.121     1.598    counter_unit/dig0_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 counter_unit/dig3_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/dig3_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.007%)  route 0.146ns (43.993%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.865    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.583     1.474    counter_unit/CLK
    SLICE_X5Y18          FDCE                                         r  counter_unit/dig3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  counter_unit/dig3_reg[1]/Q
                         net (fo=8, routed)           0.146     1.761    counter_unit/dig3_reg[3]_0[1]
    SLICE_X5Y18          LUT6 (Prop_lut6_I3_O)        0.045     1.806 r  counter_unit/dig3[3]_i_2/O
                         net (fo=1, routed)           0.000     1.806    counter_unit/dig3[3]_i_2_n_0
    SLICE_X5Y18          FDCE                                         r  counter_unit/dig3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.851     1.986    counter_unit/CLK
    SLICE_X5Y18          FDCE                                         r  counter_unit/dig3_reg[3]/C
                         clock pessimism             -0.512     1.474    
    SLICE_X5Y18          FDCE (Hold_fdce_C_D)         0.091     1.565    counter_unit/dig3_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 counter_unit/dig3_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/dig3_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.581%)  route 0.149ns (44.419%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.865    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.583     1.474    counter_unit/CLK
    SLICE_X5Y18          FDCE                                         r  counter_unit/dig3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y18          FDCE (Prop_fdce_C_Q)         0.141     1.615 f  counter_unit/dig3_reg[3]/Q
                         net (fo=7, routed)           0.149     1.763    counter_unit/dig3_reg[3]_0[3]
    SLICE_X5Y18          LUT6 (Prop_lut6_I0_O)        0.045     1.808 r  counter_unit/dig3[1]_i_1/O
                         net (fo=1, routed)           0.000     1.808    counter_unit/dig3[1]_i_1_n_0
    SLICE_X5Y18          FDCE                                         r  counter_unit/dig3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.851     1.986    counter_unit/CLK
    SLICE_X5Y18          FDCE                                         r  counter_unit/dig3_reg[1]/C
                         clock pessimism             -0.512     1.474    
    SLICE_X5Y18          FDCE (Hold_fdce_C_D)         0.092     1.566    counter_unit/dig3_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 vga_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.156%)  route 0.192ns (50.844%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.865    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.559     1.450    vga_unit/CLK
    SLICE_X9Y15          FDCE                                         r  vga_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDCE (Prop_fdce_C_Q)         0.141     1.591 r  vga_unit/h_count_reg_reg[3]/Q
                         net (fo=20, routed)          0.192     1.783    vga_unit/Q[3]
    SLICE_X8Y15          LUT5 (Prop_lut5_I1_O)        0.045     1.828 r  vga_unit/h_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.828    vga_unit/h_count_reg[4]_i_1_n_0
    SLICE_X8Y15          FDCE                                         r  vga_unit/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.826     1.961    vga_unit/CLK
    SLICE_X8Y15          FDCE                                         r  vga_unit/h_count_reg_reg[4]/C
                         clock pessimism             -0.498     1.463    
    SLICE_X8Y15          FDCE (Hold_fdce_C_D)         0.120     1.583    vga_unit/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 vga_unit/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.642%)  route 0.196ns (51.358%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.865    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.559     1.450    vga_unit/CLK
    SLICE_X9Y15          FDCE                                         r  vga_unit/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDCE (Prop_fdce_C_Q)         0.141     1.591 r  vga_unit/h_count_reg_reg[3]/Q
                         net (fo=20, routed)          0.196     1.787    vga_unit/Q[3]
    SLICE_X8Y15          LUT5 (Prop_lut5_I2_O)        0.045     1.832 r  vga_unit/h_count_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.832    vga_unit/h_count_next[6]
    SLICE_X8Y15          FDCE                                         r  vga_unit/h_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.826     1.961    vga_unit/CLK
    SLICE_X8Y15          FDCE                                         r  vga_unit/h_count_reg_reg[6]/C
                         clock pessimism             -0.498     1.463    
    SLICE_X8Y15          FDCE (Hold_fdce_C_D)         0.121     1.584    vga_unit/h_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 graph_unit/y_lpad_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graph_unit/y_lpad_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.264%)  route 0.091ns (23.736%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.865    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.590     1.481    graph_unit/CLK
    SLICE_X6Y5           FDPE                                         r  graph_unit/y_lpad_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y5           FDPE (Prop_fdpe_C_Q)         0.164     1.645 r  graph_unit/y_lpad_reg_reg[3]/Q
                         net (fo=12, routed)          0.091     1.736    graph_unit/y_lpad_reg_reg[9]_0[1]
    SLICE_X6Y5           CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.865 r  graph_unit/p_0_out__21_carry/O[3]
                         net (fo=1, routed)           0.000     1.865    graph_unit/p_0_out__21_carry_n_4
    SLICE_X6Y5           FDCE                                         r  graph_unit/y_lpad_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.860     1.995    graph_unit/CLK
    SLICE_X6Y5           FDCE                                         r  graph_unit/y_lpad_reg_reg[4]/C
                         clock pessimism             -0.514     1.481    
    SLICE_X6Y5           FDCE (Hold_fdce_C_D)         0.134     1.615    graph_unit/y_lpad_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 graph_unit/y_rpad_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graph_unit/y_rpad_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.293ns (76.248%)  route 0.091ns (23.752%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.865    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.589     1.480    graph_unit/CLK
    SLICE_X6Y9           FDPE                                         r  graph_unit/y_rpad_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDPE (Prop_fdpe_C_Q)         0.164     1.644 r  graph_unit/y_rpad_reg_reg[3]/Q
                         net (fo=12, routed)          0.091     1.735    graph_unit/Q[1]
    SLICE_X6Y9           CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.864 r  graph_unit/p_0_out_carry/O[3]
                         net (fo=1, routed)           0.000     1.864    graph_unit/p_0_out_carry_n_4
    SLICE_X6Y9           FDCE                                         r  graph_unit/y_rpad_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.859     1.994    graph_unit/CLK
    SLICE_X6Y9           FDCE                                         r  graph_unit/y_rpad_reg_reg[4]/C
                         clock pessimism             -0.514     1.480    
    SLICE_X6Y9           FDCE (Hold_fdce_C_D)         0.134     1.614    graph_unit/y_rpad_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 counter_unit/dig1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit/dig1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.246ns (64.992%)  route 0.133ns (35.008%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.865    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.585     1.476    counter_unit/CLK
    SLICE_X2Y17          FDCE                                         r  counter_unit/dig1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.148     1.624 r  counter_unit/dig1_reg[2]/Q
                         net (fo=9, routed)           0.133     1.756    counter_unit/Q[1]
    SLICE_X2Y17          LUT6 (Prop_lut6_I4_O)        0.098     1.854 r  counter_unit/dig1[3]_i_2/O
                         net (fo=1, routed)           0.000     1.854    counter_unit/dig1[3]_i_2_n_0
    SLICE_X2Y17          FDCE                                         r  counter_unit/dig1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.854     1.989    counter_unit/CLK
    SLICE_X2Y17          FDCE                                         r  counter_unit/dig1_reg[3]/C
                         clock pessimism             -0.513     1.476    
    SLICE_X2Y17          FDCE (Hold_fdce_C_D)         0.121     1.597    counter_unit/dig1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.258    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y12    FSM_sequential_state_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y11    FSM_sequential_state_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y12    ball_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y12    ball_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y13    rgb_reg_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y13    rgb_reg_reg[11]_lopt_replica/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y13    rgb_reg_reg[11]_lopt_replica_2/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y13    rgb_reg_reg[11]_lopt_replica_3/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y17    rgb_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y12    FSM_sequential_state_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y12    FSM_sequential_state_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y11    FSM_sequential_state_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y11    FSM_sequential_state_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y12    ball_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y12    ball_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y12    ball_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y12    ball_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    rgb_reg_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    rgb_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y12    FSM_sequential_state_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y12    FSM_sequential_state_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y11    FSM_sequential_state_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y11    FSM_sequential_state_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y12    ball_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y12    ball_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y12    ball_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y12    ball_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    rgb_reg_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y13    rgb_reg_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb_reg_reg[7]_lopt_replica_2/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.863ns  (logic 3.993ns (58.181%)  route 2.870ns (41.819%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.618     5.146    clk_IBUF_BUFG
    SLICE_X1Y19          FDCE                                         r  rgb_reg_reg[7]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDCE (Prop_fdce_C_Q)         0.456     5.602 r  rgb_reg_reg[7]_lopt_replica_2/Q
                         net (fo=1, routed)           2.870     8.472    rgb_reg_reg[7]_lopt_replica_2_1
    G17                  OBUF (Prop_obuf_I_O)         3.537    12.008 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.008    rgb[5]
    G17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 text_unit/ascii_unit/addr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            text_unit/ascii_unit/data_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.852ns  (logic 1.058ns (15.441%)  route 5.794ns (84.559%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.624     5.152    text_unit/ascii_unit/CLK
    SLICE_X7Y14          FDRE                                         r  text_unit/ascii_unit/addr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDRE (Prop_fdre_C_Q)         0.456     5.608 f  text_unit/ascii_unit/addr_reg_reg[2]/Q
                         net (fo=50, routed)          3.644     9.251    text_unit/ascii_unit/addr_reg[2]
    SLICE_X5Y20          LUT3 (Prop_lut3_I1_O)        0.152     9.403 r  text_unit/ascii_unit/data_reg[6]_i_14/O
                         net (fo=1, routed)           0.436     9.840    text_unit/ascii_unit/data_reg[6]_i_14_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I2_O)        0.326    10.166 r  text_unit/ascii_unit/data_reg[6]_i_6/O
                         net (fo=1, routed)           0.873    11.039    text_unit/ascii_unit/data_reg[6]_i_6_n_0
    SLICE_X4Y20          LUT6 (Prop_lut6_I5_O)        0.124    11.163 r  text_unit/ascii_unit/data_reg[6]_i_1/O
                         net (fo=1, routed)           0.841    12.004    text_unit/ascii_unit/data_reg[6]_i_1_n_0
    SLICE_X8Y18          LDCE                                         r  text_unit/ascii_unit/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]_lopt_replica_3/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.730ns  (logic 3.981ns (59.151%)  route 2.749ns (40.849%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.618     5.146    clk_IBUF_BUFG
    SLICE_X1Y19          FDCE                                         r  rgb_reg_reg[7]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDCE (Prop_fdce_C_Q)         0.456     5.602 r  rgb_reg_reg[7]_lopt_replica_3/Q
                         net (fo=1, routed)           2.749     8.351    rgb_reg_reg[7]_lopt_replica_3_1
    H17                  OBUF (Prop_obuf_I_O)         3.525    11.876 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.876    rgb[6]
    H17                                                               r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 text_unit/ascii_unit/addr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            text_unit/ascii_unit/data_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.636ns  (logic 1.220ns (18.385%)  route 5.416ns (81.615%))
  Logic Levels:           4  (LUT5=2 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.624     5.152    text_unit/ascii_unit/CLK
    SLICE_X7Y14          FDRE                                         r  text_unit/ascii_unit/addr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  text_unit/ascii_unit/addr_reg_reg[2]/Q
                         net (fo=50, routed)          3.644     9.251    text_unit/ascii_unit/addr_reg[2]
    SLICE_X5Y20          LUT5 (Prop_lut5_I1_O)        0.124     9.375 r  text_unit/ascii_unit/data_reg[5]_i_17/O
                         net (fo=1, routed)           0.417     9.792    text_unit/ascii_unit/data_reg[5]_i_17_n_0
    SLICE_X4Y21          LUT5 (Prop_lut5_I0_O)        0.124     9.916 r  text_unit/ascii_unit/data_reg[5]_i_15/O
                         net (fo=1, routed)           0.000     9.916    text_unit/ascii_unit/data_reg[5]_i_15_n_0
    SLICE_X4Y21          MUXF7 (Prop_muxf7_I1_O)      0.217    10.133 r  text_unit/ascii_unit/data_reg[5]_i_6/O
                         net (fo=1, routed)           0.643    10.776    text_unit/ascii_unit/data_reg[5]_i_6_n_0
    SLICE_X5Y21          LUT6 (Prop_lut6_I5_O)        0.299    11.075 r  text_unit/ascii_unit/data_reg[5]_i_1/O
                         net (fo=1, routed)           0.712    11.788    text_unit/ascii_unit/data_reg[5]_i_1_n_0
    SLICE_X8Y18          LDCE                                         r  text_unit/ascii_unit/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.609ns  (logic 3.976ns (60.157%)  route 2.633ns (39.843%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.621     5.149    clk_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  rgb_reg_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.456     5.605 r  rgb_reg_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           2.633     8.238    rgb_reg_reg[3]_lopt_replica_2_1
    K18                  OBUF (Prop_obuf_I_O)         3.520    11.758 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.758    rgb[1]
    K18                                                               r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.515ns  (logic 3.980ns (61.085%)  route 2.535ns (38.915%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.621     5.149    clk_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  rgb_reg_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.456     5.605 r  rgb_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.535     8.140    rgb_reg_reg[3]_lopt_replica_1
    J18                  OBUF (Prop_obuf_I_O)         3.524    11.664 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.664    rgb[0]
    J18                                                               r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[3]_lopt_replica_3/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.474ns  (logic 3.971ns (61.345%)  route 2.502ns (38.655%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.621     5.149    clk_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  rgb_reg_reg[3]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.456     5.605 r  rgb_reg_reg[3]_lopt_replica_3/Q
                         net (fo=1, routed)           2.502     8.107    rgb_reg_reg[3]_lopt_replica_3_1
    L18                  OBUF (Prop_obuf_I_O)         3.515    11.622 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.622    rgb[2]
    L18                                                               r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 text_unit/ascii_unit/addr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            text_unit/ascii_unit/data_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.130ns  (logic 1.180ns (19.249%)  route 4.950ns (80.751%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.624     5.152    text_unit/ascii_unit/CLK
    SLICE_X7Y14          FDRE                                         r  text_unit/ascii_unit/addr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDRE (Prop_fdre_C_Q)         0.456     5.608 r  text_unit/ascii_unit/addr_reg_reg[2]/Q
                         net (fo=50, routed)          2.276     7.884    text_unit/ascii_unit/addr_reg[2]
    SLICE_X9Y22          LUT6 (Prop_lut6_I5_O)        0.124     8.008 r  text_unit/ascii_unit/data_reg[7]_i_19/O
                         net (fo=1, routed)           0.667     8.675    text_unit/ascii_unit/data_reg[7]_i_19_n_0
    SLICE_X9Y22          LUT6 (Prop_lut6_I0_O)        0.124     8.799 r  text_unit/ascii_unit/data_reg[7]_i_10/O
                         net (fo=1, routed)           0.433     9.232    text_unit/ascii_unit/data_reg[7]_i_10_n_0
    SLICE_X9Y22          LUT5 (Prop_lut5_I0_O)        0.150     9.382 r  text_unit/ascii_unit/data_reg[7]_i_4/O
                         net (fo=1, routed)           1.031    10.413    text_unit/ascii_unit/data_reg[7]_i_4_n_0
    SLICE_X7Y22          LUT6 (Prop_lut6_I3_O)        0.326    10.739 r  text_unit/ascii_unit/data_reg[7]_i_1/O
                         net (fo=1, routed)           0.543    11.282    text_unit/ascii_unit/data_reg[7]_i_1_n_0
    SLICE_X7Y20          LDCE                                         r  text_unit/ascii_unit/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.067ns  (logic 4.003ns (65.988%)  route 2.063ns (34.012%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.625     5.153    clk_IBUF_BUFG
    SLICE_X1Y13          FDCE                                         r  rgb_reg_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.456     5.609 r  rgb_reg_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           2.063     7.672    rgb_reg_reg[7]_lopt_replica_1
    U9                   OBUF (Prop_obuf_I_O)         3.547    11.220 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.220    rgb[4]
    U9                                                                r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.070ns  (logic 3.978ns (65.534%)  route 2.092ns (34.466%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.621     5.149    clk_IBUF_BUFG
    SLICE_X0Y17          FDCE                                         r  rgb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.456     5.605 r  rgb_reg_reg[3]/Q
                         net (fo=1, routed)           2.092     7.697    rgb_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.522    11.219 r  rgb_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.219    rgb[3]
    N18                                                               r  rgb[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 text_unit/ascii_unit/addr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            text_unit/ascii_unit/data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.755ns  (logic 0.209ns (27.675%)  route 0.546ns (72.325%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.865    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.557     1.448    text_unit/ascii_unit/CLK
    SLICE_X8Y17          FDRE                                         r  text_unit/ascii_unit/addr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.164     1.612 f  text_unit/ascii_unit/addr_reg_reg[8]/Q
                         net (fo=48, routed)          0.363     1.974    text_unit/ascii_unit/addr_reg[8]
    SLICE_X8Y21          LUT6 (Prop_lut6_I4_O)        0.045     2.019 r  text_unit/ascii_unit/data_reg[0]_i_1/O
                         net (fo=1, routed)           0.183     2.203    text_unit/ascii_unit/data_reg[0]_i_1_n_0
    SLICE_X8Y20          LDCE                                         r  text_unit/ascii_unit/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 text_unit/ascii_unit/addr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            text_unit/ascii_unit/data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.770ns  (logic 0.299ns (38.844%)  route 0.471ns (61.156%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.865    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.555     1.446    text_unit/ascii_unit/CLK
    SLICE_X8Y19          FDRE                                         r  text_unit/ascii_unit/addr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDRE (Prop_fdre_C_Q)         0.164     1.610 f  text_unit/ascii_unit/addr_reg_reg[0]/Q
                         net (fo=32, routed)          0.106     1.716    text_unit/ascii_unit/addr_reg[0]
    SLICE_X9Y19          LUT6 (Prop_lut6_I4_O)        0.045     1.761 r  text_unit/ascii_unit/data_reg[1]_i_15/O
                         net (fo=1, routed)           0.198     1.959    text_unit/ascii_unit/data_reg[1]_i_15_n_0
    SLICE_X8Y19          LUT6 (Prop_lut6_I1_O)        0.045     2.004 r  text_unit/ascii_unit/data_reg[1]_i_6/O
                         net (fo=1, routed)           0.056     2.060    text_unit/ascii_unit/data_reg[1]_i_6_n_0
    SLICE_X8Y19          LUT6 (Prop_lut6_I5_O)        0.045     2.105 r  text_unit/ascii_unit/data_reg[1]_i_1/O
                         net (fo=1, routed)           0.110     2.215    text_unit/ascii_unit/data_reg[1]_i_1_n_0
    SLICE_X8Y18          LDCE                                         r  text_unit/ascii_unit/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 text_unit/ascii_unit/addr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            text_unit/ascii_unit/data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.776ns  (logic 0.186ns (23.967%)  route 0.590ns (76.033%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.865    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.586     1.477    text_unit/ascii_unit/CLK
    SLICE_X7Y14          FDRE                                         r  text_unit/ascii_unit/addr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDRE (Prop_fdre_C_Q)         0.141     1.618 f  text_unit/ascii_unit/addr_reg_reg[2]/Q
                         net (fo=50, routed)          0.480     2.098    text_unit/ascii_unit/addr_reg[2]
    SLICE_X9Y21          LUT6 (Prop_lut6_I2_O)        0.045     2.143 r  text_unit/ascii_unit/data_reg[4]_i_1/O
                         net (fo=1, routed)           0.110     2.253    text_unit/ascii_unit/data_reg[4]_i_1_n_0
    SLICE_X8Y20          LDCE                                         r  text_unit/ascii_unit/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 text_unit/ascii_unit/addr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            text_unit/ascii_unit/data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.854ns  (logic 0.254ns (29.750%)  route 0.600ns (70.250%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.865    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.557     1.448    text_unit/ascii_unit/CLK
    SLICE_X8Y17          FDRE                                         r  text_unit/ascii_unit/addr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  text_unit/ascii_unit/addr_reg_reg[8]/Q
                         net (fo=48, routed)          0.347     1.959    text_unit/ascii_unit/addr_reg[8]
    SLICE_X9Y19          LUT6 (Prop_lut6_I2_O)        0.045     2.004 r  text_unit/ascii_unit/data_reg[3]_i_3/O
                         net (fo=1, routed)           0.082     2.086    text_unit/ascii_unit/data_reg[3]_i_3_n_0
    SLICE_X9Y19          LUT6 (Prop_lut6_I2_O)        0.045     2.131 r  text_unit/ascii_unit/data_reg[3]_i_1/O
                         net (fo=1, routed)           0.170     2.301    text_unit/ascii_unit/data_reg[3]_i_1_n_0
    SLICE_X9Y18          LDCE                                         r  text_unit/ascii_unit/data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 text_unit/ascii_unit/addr_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            text_unit/ascii_unit/data_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.923ns  (logic 0.209ns (22.652%)  route 0.714ns (77.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.865    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.583     1.474    text_unit/ascii_unit/CLK
    SLICE_X6Y18          FDRE                                         r  text_unit/ascii_unit/addr_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y18          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  text_unit/ascii_unit/addr_reg_reg[9]/Q
                         net (fo=45, routed)          0.525     2.163    text_unit/ascii_unit/addr_reg[9]
    SLICE_X7Y22          LUT6 (Prop_lut6_I1_O)        0.045     2.208 r  text_unit/ascii_unit/data_reg[7]_i_1/O
                         net (fo=1, routed)           0.189     2.396    text_unit/ascii_unit/data_reg[7]_i_1_n_0
    SLICE_X7Y20          LDCE                                         r  text_unit/ascii_unit/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 text_unit/ascii_unit/addr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            text_unit/ascii_unit/data_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.996ns  (logic 0.254ns (25.506%)  route 0.742ns (74.494%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.865    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.557     1.448    text_unit/ascii_unit/CLK
    SLICE_X8Y17          FDRE                                         r  text_unit/ascii_unit/addr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  text_unit/ascii_unit/addr_reg_reg[8]/Q
                         net (fo=48, routed)          0.356     1.968    text_unit/ascii_unit/addr_reg[8]
    SLICE_X5Y22          LUT6 (Prop_lut6_I1_O)        0.045     2.013 r  text_unit/ascii_unit/data_reg[5]_i_3/O
                         net (fo=1, routed)           0.105     2.118    text_unit/ascii_unit/data_reg[5]_i_3_n_0
    SLICE_X5Y21          LUT6 (Prop_lut6_I1_O)        0.045     2.163 r  text_unit/ascii_unit/data_reg[5]_i_1/O
                         net (fo=1, routed)           0.280     2.443    text_unit/ascii_unit/data_reg[5]_i_1_n_0
    SLICE_X8Y18          LDCE                                         r  text_unit/ascii_unit/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 text_unit/ascii_unit/addr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            text_unit/ascii_unit/data_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.064ns  (logic 0.231ns (21.715%)  route 0.833ns (78.285%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.865    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.584     1.475    text_unit/ascii_unit/CLK
    SLICE_X4Y17          FDRE                                         r  text_unit/ascii_unit/addr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  text_unit/ascii_unit/addr_reg_reg[6]/Q
                         net (fo=67, routed)          0.270     1.885    text_unit/ascii_unit/addr_reg[6]
    SLICE_X4Y20          LUT6 (Prop_lut6_I2_O)        0.045     1.930 r  text_unit/ascii_unit/data_reg[6]_i_3/O
                         net (fo=1, routed)           0.220     2.150    text_unit/ascii_unit/data_reg[6]_i_3_n_0
    SLICE_X4Y20          LUT6 (Prop_lut6_I2_O)        0.045     2.195 r  text_unit/ascii_unit/data_reg[6]_i_1/O
                         net (fo=1, routed)           0.343     2.538    text_unit/ascii_unit/data_reg[6]_i_1_n_0
    SLICE_X8Y18          LDCE                                         r  text_unit/ascii_unit/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 text_unit/ascii_unit/addr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            text_unit/ascii_unit/data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.238ns  (logic 0.231ns (18.661%)  route 1.007ns (81.339%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.865    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.583     1.474    text_unit/ascii_unit/CLK
    SLICE_X4Y18          FDRE                                         r  text_unit/ascii_unit/addr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  text_unit/ascii_unit/addr_reg_reg[5]/Q
                         net (fo=70, routed)          0.528     2.143    text_unit/ascii_unit/addr_reg[5]
    SLICE_X4Y23          LUT6 (Prop_lut6_I1_O)        0.045     2.188 f  text_unit/ascii_unit/data_reg[2]_i_2/O
                         net (fo=1, routed)           0.182     2.370    text_unit/ascii_unit/data_reg[2]_i_2_n_0
    SLICE_X6Y22          LUT6 (Prop_lut6_I0_O)        0.045     2.415 r  text_unit/ascii_unit/data_reg[2]_i_1/O
                         net (fo=1, routed)           0.296     2.711    text_unit/ascii_unit/data_reg[2]_i_1_n_0
    SLICE_X8Y18          LDCE                                         r  text_unit/ascii_unit/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_2/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.742ns  (logic 1.374ns (78.863%)  route 0.368ns (21.137%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.865    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.587     1.478    clk_IBUF_BUFG
    SLICE_X1Y13          FDCE                                         r  rgb_reg_reg[11]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.141     1.619 r  rgb_reg_reg[11]_lopt_replica_2/Q
                         net (fo=1, routed)           0.368     1.987    rgb_reg_reg[11]_lopt_replica_2_1
    V13                  OBUF (Prop_obuf_I_O)         1.233     3.220 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.220    rgb[11]
    V13                                                               r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/h_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.796ns  (logic 1.377ns (76.636%)  route 0.420ns (23.364%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.865    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.891 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.586     1.477    vga_unit/CLK
    SLICE_X4Y13          FDCE                                         r  vga_unit/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  vga_unit/h_sync_reg_reg/Q
                         net (fo=1, routed)           0.420     2.037    hsync_OBUF
    V12                  OBUF (Prop_obuf_I_O)         1.236     3.273 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.273    hsync
    V12                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           147 Endpoints
Min Delay           147 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            graph_unit/y_lpad_reg_reg[2]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.590ns  (logic 1.849ns (33.079%)  route 3.741ns (66.921%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    U17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  btn_IBUF[3]_inst/O
                         net (fo=2, routed)           2.051     3.528    graph_unit/btn_IBUF[3]
    SLICE_X7Y5           LUT6 (Prop_lut6_I5_O)        0.124     3.652 r  graph_unit/p_0_out__21_carry_i_1/O
                         net (fo=4, routed)           0.456     4.108    graph_unit/y_lpad_next111_out
    SLICE_X7Y5           LUT6 (Prop_lut6_I5_O)        0.124     4.232 f  graph_unit/y_lpad_reg[9]_i_2/O
                         net (fo=1, routed)           0.736     4.968    vga_unit/y_lpad_reg_reg[9]
    SLICE_X6Y8           LUT2 (Prop_lut2_I1_O)        0.124     5.092 r  vga_unit/y_lpad_reg[9]_i_1/O
                         net (fo=8, routed)           0.498     5.590    graph_unit/y_lpad_reg_reg[9]_3[0]
    SLICE_X6Y5           FDPE                                         r  graph_unit/y_lpad_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.510     4.859    graph_unit/CLK
    SLICE_X6Y5           FDPE                                         r  graph_unit/y_lpad_reg_reg[2]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            graph_unit/y_lpad_reg_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.590ns  (logic 1.849ns (33.079%)  route 3.741ns (66.921%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    U17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  btn_IBUF[3]_inst/O
                         net (fo=2, routed)           2.051     3.528    graph_unit/btn_IBUF[3]
    SLICE_X7Y5           LUT6 (Prop_lut6_I5_O)        0.124     3.652 r  graph_unit/p_0_out__21_carry_i_1/O
                         net (fo=4, routed)           0.456     4.108    graph_unit/y_lpad_next111_out
    SLICE_X7Y5           LUT6 (Prop_lut6_I5_O)        0.124     4.232 f  graph_unit/y_lpad_reg[9]_i_2/O
                         net (fo=1, routed)           0.736     4.968    vga_unit/y_lpad_reg_reg[9]
    SLICE_X6Y8           LUT2 (Prop_lut2_I1_O)        0.124     5.092 r  vga_unit/y_lpad_reg[9]_i_1/O
                         net (fo=8, routed)           0.498     5.590    graph_unit/y_lpad_reg_reg[9]_3[0]
    SLICE_X6Y5           FDPE                                         r  graph_unit/y_lpad_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.510     4.859    graph_unit/CLK
    SLICE_X6Y5           FDPE                                         r  graph_unit/y_lpad_reg_reg[3]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            graph_unit/y_lpad_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.590ns  (logic 1.849ns (33.079%)  route 3.741ns (66.921%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    U17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  btn_IBUF[3]_inst/O
                         net (fo=2, routed)           2.051     3.528    graph_unit/btn_IBUF[3]
    SLICE_X7Y5           LUT6 (Prop_lut6_I5_O)        0.124     3.652 r  graph_unit/p_0_out__21_carry_i_1/O
                         net (fo=4, routed)           0.456     4.108    graph_unit/y_lpad_next111_out
    SLICE_X7Y5           LUT6 (Prop_lut6_I5_O)        0.124     4.232 f  graph_unit/y_lpad_reg[9]_i_2/O
                         net (fo=1, routed)           0.736     4.968    vga_unit/y_lpad_reg_reg[9]
    SLICE_X6Y8           LUT2 (Prop_lut2_I1_O)        0.124     5.092 r  vga_unit/y_lpad_reg[9]_i_1/O
                         net (fo=8, routed)           0.498     5.590    graph_unit/y_lpad_reg_reg[9]_3[0]
    SLICE_X6Y5           FDCE                                         r  graph_unit/y_lpad_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.510     4.859    graph_unit/CLK
    SLICE_X6Y5           FDCE                                         r  graph_unit/y_lpad_reg_reg[4]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            graph_unit/y_lpad_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.578ns  (logic 1.849ns (33.151%)  route 3.729ns (66.849%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    U17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  btn_IBUF[3]_inst/O
                         net (fo=2, routed)           2.051     3.528    graph_unit/btn_IBUF[3]
    SLICE_X7Y5           LUT6 (Prop_lut6_I5_O)        0.124     3.652 r  graph_unit/p_0_out__21_carry_i_1/O
                         net (fo=4, routed)           0.456     4.108    graph_unit/y_lpad_next111_out
    SLICE_X7Y5           LUT6 (Prop_lut6_I5_O)        0.124     4.232 f  graph_unit/y_lpad_reg[9]_i_2/O
                         net (fo=1, routed)           0.736     4.968    vga_unit/y_lpad_reg_reg[9]
    SLICE_X6Y8           LUT2 (Prop_lut2_I1_O)        0.124     5.092 r  vga_unit/y_lpad_reg[9]_i_1/O
                         net (fo=8, routed)           0.486     5.578    graph_unit/y_lpad_reg_reg[9]_3[0]
    SLICE_X6Y6           FDCE                                         r  graph_unit/y_lpad_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.510     4.859    graph_unit/CLK
    SLICE_X6Y6           FDCE                                         r  graph_unit/y_lpad_reg_reg[5]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            graph_unit/y_lpad_reg_reg[6]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.578ns  (logic 1.849ns (33.151%)  route 3.729ns (66.849%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    U17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  btn_IBUF[3]_inst/O
                         net (fo=2, routed)           2.051     3.528    graph_unit/btn_IBUF[3]
    SLICE_X7Y5           LUT6 (Prop_lut6_I5_O)        0.124     3.652 r  graph_unit/p_0_out__21_carry_i_1/O
                         net (fo=4, routed)           0.456     4.108    graph_unit/y_lpad_next111_out
    SLICE_X7Y5           LUT6 (Prop_lut6_I5_O)        0.124     4.232 f  graph_unit/y_lpad_reg[9]_i_2/O
                         net (fo=1, routed)           0.736     4.968    vga_unit/y_lpad_reg_reg[9]
    SLICE_X6Y8           LUT2 (Prop_lut2_I1_O)        0.124     5.092 r  vga_unit/y_lpad_reg[9]_i_1/O
                         net (fo=8, routed)           0.486     5.578    graph_unit/y_lpad_reg_reg[9]_3[0]
    SLICE_X6Y6           FDPE                                         r  graph_unit/y_lpad_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.510     4.859    graph_unit/CLK
    SLICE_X6Y6           FDPE                                         r  graph_unit/y_lpad_reg_reg[6]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            graph_unit/y_lpad_reg_reg[7]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.578ns  (logic 1.849ns (33.151%)  route 3.729ns (66.849%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    U17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  btn_IBUF[3]_inst/O
                         net (fo=2, routed)           2.051     3.528    graph_unit/btn_IBUF[3]
    SLICE_X7Y5           LUT6 (Prop_lut6_I5_O)        0.124     3.652 r  graph_unit/p_0_out__21_carry_i_1/O
                         net (fo=4, routed)           0.456     4.108    graph_unit/y_lpad_next111_out
    SLICE_X7Y5           LUT6 (Prop_lut6_I5_O)        0.124     4.232 f  graph_unit/y_lpad_reg[9]_i_2/O
                         net (fo=1, routed)           0.736     4.968    vga_unit/y_lpad_reg_reg[9]
    SLICE_X6Y8           LUT2 (Prop_lut2_I1_O)        0.124     5.092 r  vga_unit/y_lpad_reg[9]_i_1/O
                         net (fo=8, routed)           0.486     5.578    graph_unit/y_lpad_reg_reg[9]_3[0]
    SLICE_X6Y6           FDPE                                         r  graph_unit/y_lpad_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.510     4.859    graph_unit/CLK
    SLICE_X6Y6           FDPE                                         r  graph_unit/y_lpad_reg_reg[7]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            graph_unit/y_lpad_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.578ns  (logic 1.849ns (33.151%)  route 3.729ns (66.849%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    U17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  btn_IBUF[3]_inst/O
                         net (fo=2, routed)           2.051     3.528    graph_unit/btn_IBUF[3]
    SLICE_X7Y5           LUT6 (Prop_lut6_I5_O)        0.124     3.652 r  graph_unit/p_0_out__21_carry_i_1/O
                         net (fo=4, routed)           0.456     4.108    graph_unit/y_lpad_next111_out
    SLICE_X7Y5           LUT6 (Prop_lut6_I5_O)        0.124     4.232 f  graph_unit/y_lpad_reg[9]_i_2/O
                         net (fo=1, routed)           0.736     4.968    vga_unit/y_lpad_reg_reg[9]
    SLICE_X6Y8           LUT2 (Prop_lut2_I1_O)        0.124     5.092 r  vga_unit/y_lpad_reg[9]_i_1/O
                         net (fo=8, routed)           0.486     5.578    graph_unit/y_lpad_reg_reg[9]_3[0]
    SLICE_X6Y6           FDCE                                         r  graph_unit/y_lpad_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.510     4.859    graph_unit/CLK
    SLICE_X6Y6           FDCE                                         r  graph_unit/y_lpad_reg_reg[8]/C

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.452ns  (logic 2.088ns (38.295%)  route 3.364ns (61.705%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U10                                               0.000     0.000 r  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    U10                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  btn_IBUF[2]_inst/O
                         net (fo=2, routed)           1.697     3.161    timer_unit/btn_IBUF[2]
    SLICE_X2Y12          LUT4 (Prop_lut4_I0_O)        0.124     3.285 f  timer_unit/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=4, routed)           0.842     4.127    timer_unit/btn[2]
    SLICE_X2Y11          LUT5 (Prop_lut5_I1_O)        0.152     4.279 r  timer_unit/FSM_sequential_state_reg[0]_i_2/O
                         net (fo=1, routed)           0.825     5.104    graph_unit/FSM_sequential_state_reg_reg[0]_0
    SLICE_X2Y12          LUT6 (Prop_lut6_I4_O)        0.348     5.452 r  graph_unit/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     5.452    graph_unit_n_20
    SLICE_X2Y12          FDCE                                         r  FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.507     4.856    clk_IBUF_BUFG
    SLICE_X2Y12          FDCE                                         r  FSM_sequential_state_reg_reg[0]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            graph_unit/y_lpad_reg_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.447ns  (logic 1.849ns (33.948%)  route 3.598ns (66.052%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    U17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  btn_IBUF[3]_inst/O
                         net (fo=2, routed)           2.051     3.528    graph_unit/btn_IBUF[3]
    SLICE_X7Y5           LUT6 (Prop_lut6_I5_O)        0.124     3.652 r  graph_unit/p_0_out__21_carry_i_1/O
                         net (fo=4, routed)           0.456     4.108    graph_unit/y_lpad_next111_out
    SLICE_X7Y5           LUT6 (Prop_lut6_I5_O)        0.124     4.232 f  graph_unit/y_lpad_reg[9]_i_2/O
                         net (fo=1, routed)           0.736     4.968    vga_unit/y_lpad_reg_reg[9]
    SLICE_X6Y8           LUT2 (Prop_lut2_I1_O)        0.124     5.092 r  vga_unit/y_lpad_reg[9]_i_1/O
                         net (fo=8, routed)           0.355     5.447    graph_unit/y_lpad_reg_reg[9]_3[0]
    SLICE_X6Y7           FDCE                                         r  graph_unit/y_lpad_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.509     4.858    graph_unit/CLK
    SLICE_X6Y7           FDCE                                         r  graph_unit/y_lpad_reg_reg[9]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            graph_unit/y_rpad_reg_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.356ns  (logic 1.874ns (35.001%)  route 3.481ns (64.999%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    T17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  btn_IBUF[1]_inst/O
                         net (fo=2, routed)           1.423     2.899    graph_unit/btn_IBUF[1]
    SLICE_X4Y12          LUT6 (Prop_lut6_I5_O)        0.124     3.023 r  graph_unit/p_0_out_carry_i_1/O
                         net (fo=4, routed)           0.446     3.469    graph_unit/y_rpad_next114_out
    SLICE_X4Y12          LUT6 (Prop_lut6_I5_O)        0.124     3.593 f  graph_unit/y_rpad_reg[9]_i_2/O
                         net (fo=1, routed)           1.110     4.703    vga_unit/y_rpad_reg_reg[9]
    SLICE_X6Y8           LUT2 (Prop_lut2_I1_O)        0.150     4.853 r  vga_unit/y_rpad_reg[9]_i_1/O
                         net (fo=8, routed)           0.502     5.356    graph_unit/y_rpad_reg_reg[9]_2[0]
    SLICE_X6Y11          FDCE                                         r  graph_unit/y_rpad_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         1.507     4.856    graph_unit/CLK
    SLICE_X6Y11          FDCE                                         r  graph_unit/y_rpad_reg_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            timer_unit/timer_reg_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.760ns  (logic 0.262ns (34.455%)  route 0.498ns (65.545%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V9                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  reset_IBUF_inst/O
                         net (fo=105, routed)         0.498     0.760    timer_unit/AR[0]
    SLICE_X1Y6           FDPE                                         f  timer_unit/timer_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.862     1.997    timer_unit/CLK
    SLICE_X1Y6           FDPE                                         r  timer_unit/timer_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            timer_unit/timer_reg_reg[1]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.760ns  (logic 0.262ns (34.455%)  route 0.498ns (65.545%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V9                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  reset_IBUF_inst/O
                         net (fo=105, routed)         0.498     0.760    timer_unit/AR[0]
    SLICE_X1Y6           FDPE                                         f  timer_unit/timer_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.862     1.997    timer_unit/CLK
    SLICE_X1Y6           FDPE                                         r  timer_unit/timer_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            timer_unit/timer_reg_reg[5]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.760ns  (logic 0.262ns (34.455%)  route 0.498ns (65.545%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V9                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  reset_IBUF_inst/O
                         net (fo=105, routed)         0.498     0.760    timer_unit/AR[0]
    SLICE_X1Y6           FDPE                                         f  timer_unit/timer_reg_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.862     1.997    timer_unit/CLK
    SLICE_X1Y6           FDPE                                         r  timer_unit/timer_reg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            timer_unit/timer_reg_reg[2]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.889ns  (logic 0.262ns (29.451%)  route 0.627ns (70.549%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V9                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  reset_IBUF_inst/O
                         net (fo=105, routed)         0.627     0.889    timer_unit/AR[0]
    SLICE_X2Y6           FDPE                                         f  timer_unit/timer_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.862     1.997    timer_unit/CLK
    SLICE_X2Y6           FDPE                                         r  timer_unit/timer_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            timer_unit/timer_reg_reg[3]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.889ns  (logic 0.262ns (29.451%)  route 0.627ns (70.549%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V9                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  reset_IBUF_inst/O
                         net (fo=105, routed)         0.627     0.889    timer_unit/AR[0]
    SLICE_X2Y6           FDPE                                         f  timer_unit/timer_reg_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.862     1.997    timer_unit/CLK
    SLICE_X2Y6           FDPE                                         r  timer_unit/timer_reg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            timer_unit/timer_reg_reg[4]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.889ns  (logic 0.262ns (29.451%)  route 0.627ns (70.549%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V9                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  reset_IBUF_inst/O
                         net (fo=105, routed)         0.627     0.889    timer_unit/AR[0]
    SLICE_X2Y6           FDPE                                         f  timer_unit/timer_reg_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.862     1.997    timer_unit/CLK
    SLICE_X2Y6           FDPE                                         r  timer_unit/timer_reg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FSM_sequential_state_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.922ns  (logic 0.262ns (28.401%)  route 0.660ns (71.599%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V9                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  reset_IBUF_inst/O
                         net (fo=105, routed)         0.660     0.922    reset_IBUF
    SLICE_X2Y11          FDCE                                         f  FSM_sequential_state_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.860     1.995    clk_IBUF_BUFG
    SLICE_X2Y11          FDCE                                         r  FSM_sequential_state_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            graph_unit/y_delta_reg_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.977ns  (logic 0.262ns (26.819%)  route 0.715ns (73.181%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V9                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  reset_IBUF_inst/O
                         net (fo=105, routed)         0.715     0.977    graph_unit/AR[0]
    SLICE_X3Y10          FDCE                                         f  graph_unit/y_delta_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.860     1.995    graph_unit/CLK
    SLICE_X3Y10          FDCE                                         r  graph_unit/y_delta_reg_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            FSM_sequential_state_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.986ns  (logic 0.262ns (26.578%)  route 0.724ns (73.422%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V9                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  reset_IBUF_inst/O
                         net (fo=105, routed)         0.724     0.986    reset_IBUF
    SLICE_X2Y12          FDCE                                         f  FSM_sequential_state_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.858     1.993    clk_IBUF_BUFG
    SLICE_X2Y12          FDCE                                         r  FSM_sequential_state_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ball_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.986ns  (logic 0.262ns (26.578%)  route 0.724ns (73.422%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V9                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V9                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  reset_IBUF_inst/O
                         net (fo=105, routed)         0.724     0.986    reset_IBUF
    SLICE_X2Y12          FDCE                                         f  ball_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    P15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    P15                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=116, routed)         0.858     1.993    clk_IBUF_BUFG
    SLICE_X2Y12          FDCE                                         r  ball_reg_reg[0]/C





