Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
vmap unimacro /home/arefbhrn/University/Vivado/iscas89/iscas89.cache/compile_simlib/modelsim/unimacro 
Modifying modelsim.ini
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
Start time: 00:58:39 on Jul 20,2020
vcom -source -93 -work unimacro -f /home/arefbhrn/University/Vivado/iscas89/iscas89.cache/compile_simlib/modelsim/unimacro/.cxl.vhdl.unimacro.unimacro.lin64.cmf 
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package VCOMPONENTS
-- Compiling package body VCOMPONENTS
-- Loading package VCOMPONENTS
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity ADDMACC_MACRO
-- Compiling architecture addmacc of ADDMACC_MACRO
-- Compiling entity ADDSUB_MACRO
-- Compiling architecture addsub of ADDSUB_MACRO
-- Compiling entity BRAM_SDP_MACRO
-- Compiling architecture bram_V of BRAM_SDP_MACRO
-- Compiling entity BRAM_SINGLE_MACRO
-- Compiling architecture bram_V of BRAM_SINGLE_MACRO
-- Compiling entity BRAM_TDP_MACRO
-- Compiling architecture bram_V of BRAM_TDP_MACRO
-- Compiling entity COUNTER_LOAD_MACRO
-- Compiling architecture counter of COUNTER_LOAD_MACRO
-- Compiling entity COUNTER_TC_MACRO
-- Compiling architecture count of COUNTER_TC_MACRO
-- Compiling entity EQ_COMPARE_MACRO
-- Compiling architecture compare of EQ_COMPARE_MACRO
-- Loading package VCOMPONENTS
-- Compiling entity FIFO_DUALCLOCK_MACRO
-- Compiling architecture fifo_V of FIFO_DUALCLOCK_MACRO
-- Compiling entity FIFO_SYNC_MACRO
-- Compiling architecture fifo_V of FIFO_SYNC_MACRO
-- Compiling entity MACC_MACRO
-- Compiling architecture macc of MACC_MACRO
-- Compiling entity MULT_MACRO
-- Compiling architecture mult of MULT_MACRO
End time: 00:58:40 on Jul 20,2020, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
