// Seed: 3482449201
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  assign module_1.id_4 = 0;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
module module_1 (
    output wor id_0,
    input uwire id_1,
    output uwire id_2,
    input wor id_3,
    input uwire id_4,
    input uwire id_5,
    input tri id_6,
    input wand id_7,
    input uwire id_8,
    output supply0 id_9,
    output logic id_10,
    input tri id_11,
    input tri id_12,
    output supply1 id_13,
    input wire id_14,
    input wire id_15,
    output tri1 id_16
);
  always id_10 = -1'b0;
  logic id_18;
  module_0 modCall_1 (
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18
  );
endmodule
