
projet-f103.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ad80  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008fc  0800ae90  0800ae90  0001ae90  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800b78c  0800b78c  0001b78c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000008  0800b794  0800b794  0001b794  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800b79c  0800b79c  0001b79c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000009d8  20000000  0800b7a0  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000604  200009d8  0800c178  000209d8  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  20000fdc  0800c178  00020fdc  2**0
                  ALLOC
  9 .ARM.attributes 00000029  00000000  00000000  000209d8  2**0
                  CONTENTS, READONLY
 10 .debug_info   00011799  00000000  00000000  00020a01  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000030a3  00000000  00000000  0003219a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000f70  00000000  00000000  00035240  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00000e60  00000000  00000000  000361b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  000044a0  00000000  00000000  00037010  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00010a87  00000000  00000000  0003b4b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    000812c2  00000000  00000000  0004bf37  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000053  00000000  00000000  000cd1f9  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000565c  00000000  00000000  000cd24c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200009d8 	.word	0x200009d8
 800012c:	00000000 	.word	0x00000000
 8000130:	0800ae78 	.word	0x0800ae78

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200009dc 	.word	0x200009dc
 800014c:	0800ae78 	.word	0x0800ae78

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_ldivmod>:
 8000a88:	b97b      	cbnz	r3, 8000aaa <__aeabi_ldivmod+0x22>
 8000a8a:	b972      	cbnz	r2, 8000aaa <__aeabi_ldivmod+0x22>
 8000a8c:	2900      	cmp	r1, #0
 8000a8e:	bfbe      	ittt	lt
 8000a90:	2000      	movlt	r0, #0
 8000a92:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000a96:	e006      	blt.n	8000aa6 <__aeabi_ldivmod+0x1e>
 8000a98:	bf08      	it	eq
 8000a9a:	2800      	cmpeq	r0, #0
 8000a9c:	bf1c      	itt	ne
 8000a9e:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000aa2:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000aa6:	f000 b9b9 	b.w	8000e1c <__aeabi_idiv0>
 8000aaa:	f1ad 0c08 	sub.w	ip, sp, #8
 8000aae:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ab2:	2900      	cmp	r1, #0
 8000ab4:	db09      	blt.n	8000aca <__aeabi_ldivmod+0x42>
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	db1a      	blt.n	8000af0 <__aeabi_ldivmod+0x68>
 8000aba:	f000 f84d 	bl	8000b58 <__udivmoddi4>
 8000abe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ac2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ac6:	b004      	add	sp, #16
 8000ac8:	4770      	bx	lr
 8000aca:	4240      	negs	r0, r0
 8000acc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	db1b      	blt.n	8000b0c <__aeabi_ldivmod+0x84>
 8000ad4:	f000 f840 	bl	8000b58 <__udivmoddi4>
 8000ad8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000adc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ae0:	b004      	add	sp, #16
 8000ae2:	4240      	negs	r0, r0
 8000ae4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ae8:	4252      	negs	r2, r2
 8000aea:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000aee:	4770      	bx	lr
 8000af0:	4252      	negs	r2, r2
 8000af2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000af6:	f000 f82f 	bl	8000b58 <__udivmoddi4>
 8000afa:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000afe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b02:	b004      	add	sp, #16
 8000b04:	4240      	negs	r0, r0
 8000b06:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b0a:	4770      	bx	lr
 8000b0c:	4252      	negs	r2, r2
 8000b0e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000b12:	f000 f821 	bl	8000b58 <__udivmoddi4>
 8000b16:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b1a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b1e:	b004      	add	sp, #16
 8000b20:	4252      	negs	r2, r2
 8000b22:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000b26:	4770      	bx	lr

08000b28 <__aeabi_uldivmod>:
 8000b28:	b953      	cbnz	r3, 8000b40 <__aeabi_uldivmod+0x18>
 8000b2a:	b94a      	cbnz	r2, 8000b40 <__aeabi_uldivmod+0x18>
 8000b2c:	2900      	cmp	r1, #0
 8000b2e:	bf08      	it	eq
 8000b30:	2800      	cmpeq	r0, #0
 8000b32:	bf1c      	itt	ne
 8000b34:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000b38:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000b3c:	f000 b96e 	b.w	8000e1c <__aeabi_idiv0>
 8000b40:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b44:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b48:	f000 f806 	bl	8000b58 <__udivmoddi4>
 8000b4c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b50:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b54:	b004      	add	sp, #16
 8000b56:	4770      	bx	lr

08000b58 <__udivmoddi4>:
 8000b58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b5c:	9e08      	ldr	r6, [sp, #32]
 8000b5e:	460d      	mov	r5, r1
 8000b60:	4604      	mov	r4, r0
 8000b62:	468e      	mov	lr, r1
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	f040 8083 	bne.w	8000c70 <__udivmoddi4+0x118>
 8000b6a:	428a      	cmp	r2, r1
 8000b6c:	4617      	mov	r7, r2
 8000b6e:	d947      	bls.n	8000c00 <__udivmoddi4+0xa8>
 8000b70:	fab2 f382 	clz	r3, r2
 8000b74:	b14b      	cbz	r3, 8000b8a <__udivmoddi4+0x32>
 8000b76:	f1c3 0120 	rsb	r1, r3, #32
 8000b7a:	fa05 fe03 	lsl.w	lr, r5, r3
 8000b7e:	fa20 f101 	lsr.w	r1, r0, r1
 8000b82:	409f      	lsls	r7, r3
 8000b84:	ea41 0e0e 	orr.w	lr, r1, lr
 8000b88:	409c      	lsls	r4, r3
 8000b8a:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000b8e:	fbbe fcf8 	udiv	ip, lr, r8
 8000b92:	fa1f f987 	uxth.w	r9, r7
 8000b96:	fb08 e21c 	mls	r2, r8, ip, lr
 8000b9a:	fb0c f009 	mul.w	r0, ip, r9
 8000b9e:	0c21      	lsrs	r1, r4, #16
 8000ba0:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 8000ba4:	4290      	cmp	r0, r2
 8000ba6:	d90a      	bls.n	8000bbe <__udivmoddi4+0x66>
 8000ba8:	18ba      	adds	r2, r7, r2
 8000baa:	f10c 31ff 	add.w	r1, ip, #4294967295	; 0xffffffff
 8000bae:	f080 8118 	bcs.w	8000de2 <__udivmoddi4+0x28a>
 8000bb2:	4290      	cmp	r0, r2
 8000bb4:	f240 8115 	bls.w	8000de2 <__udivmoddi4+0x28a>
 8000bb8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000bbc:	443a      	add	r2, r7
 8000bbe:	1a12      	subs	r2, r2, r0
 8000bc0:	fbb2 f0f8 	udiv	r0, r2, r8
 8000bc4:	fb08 2210 	mls	r2, r8, r0, r2
 8000bc8:	fb00 f109 	mul.w	r1, r0, r9
 8000bcc:	b2a4      	uxth	r4, r4
 8000bce:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000bd2:	42a1      	cmp	r1, r4
 8000bd4:	d909      	bls.n	8000bea <__udivmoddi4+0x92>
 8000bd6:	193c      	adds	r4, r7, r4
 8000bd8:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000bdc:	f080 8103 	bcs.w	8000de6 <__udivmoddi4+0x28e>
 8000be0:	42a1      	cmp	r1, r4
 8000be2:	f240 8100 	bls.w	8000de6 <__udivmoddi4+0x28e>
 8000be6:	3802      	subs	r0, #2
 8000be8:	443c      	add	r4, r7
 8000bea:	1a64      	subs	r4, r4, r1
 8000bec:	2100      	movs	r1, #0
 8000bee:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000bf2:	b11e      	cbz	r6, 8000bfc <__udivmoddi4+0xa4>
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	40dc      	lsrs	r4, r3
 8000bf8:	e9c6 4200 	strd	r4, r2, [r6]
 8000bfc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c00:	b902      	cbnz	r2, 8000c04 <__udivmoddi4+0xac>
 8000c02:	deff      	udf	#255	; 0xff
 8000c04:	fab2 f382 	clz	r3, r2
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d14f      	bne.n	8000cac <__udivmoddi4+0x154>
 8000c0c:	1a8d      	subs	r5, r1, r2
 8000c0e:	2101      	movs	r1, #1
 8000c10:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000c14:	fa1f f882 	uxth.w	r8, r2
 8000c18:	fbb5 fcfe 	udiv	ip, r5, lr
 8000c1c:	fb0e 551c 	mls	r5, lr, ip, r5
 8000c20:	fb08 f00c 	mul.w	r0, r8, ip
 8000c24:	0c22      	lsrs	r2, r4, #16
 8000c26:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 8000c2a:	42a8      	cmp	r0, r5
 8000c2c:	d907      	bls.n	8000c3e <__udivmoddi4+0xe6>
 8000c2e:	197d      	adds	r5, r7, r5
 8000c30:	f10c 32ff 	add.w	r2, ip, #4294967295	; 0xffffffff
 8000c34:	d202      	bcs.n	8000c3c <__udivmoddi4+0xe4>
 8000c36:	42a8      	cmp	r0, r5
 8000c38:	f200 80e9 	bhi.w	8000e0e <__udivmoddi4+0x2b6>
 8000c3c:	4694      	mov	ip, r2
 8000c3e:	1a2d      	subs	r5, r5, r0
 8000c40:	fbb5 f0fe 	udiv	r0, r5, lr
 8000c44:	fb0e 5510 	mls	r5, lr, r0, r5
 8000c48:	fb08 f800 	mul.w	r8, r8, r0
 8000c4c:	b2a4      	uxth	r4, r4
 8000c4e:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000c52:	45a0      	cmp	r8, r4
 8000c54:	d907      	bls.n	8000c66 <__udivmoddi4+0x10e>
 8000c56:	193c      	adds	r4, r7, r4
 8000c58:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000c5c:	d202      	bcs.n	8000c64 <__udivmoddi4+0x10c>
 8000c5e:	45a0      	cmp	r8, r4
 8000c60:	f200 80d9 	bhi.w	8000e16 <__udivmoddi4+0x2be>
 8000c64:	4610      	mov	r0, r2
 8000c66:	eba4 0408 	sub.w	r4, r4, r8
 8000c6a:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c6e:	e7c0      	b.n	8000bf2 <__udivmoddi4+0x9a>
 8000c70:	428b      	cmp	r3, r1
 8000c72:	d908      	bls.n	8000c86 <__udivmoddi4+0x12e>
 8000c74:	2e00      	cmp	r6, #0
 8000c76:	f000 80b1 	beq.w	8000ddc <__udivmoddi4+0x284>
 8000c7a:	2100      	movs	r1, #0
 8000c7c:	e9c6 0500 	strd	r0, r5, [r6]
 8000c80:	4608      	mov	r0, r1
 8000c82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c86:	fab3 f183 	clz	r1, r3
 8000c8a:	2900      	cmp	r1, #0
 8000c8c:	d14b      	bne.n	8000d26 <__udivmoddi4+0x1ce>
 8000c8e:	42ab      	cmp	r3, r5
 8000c90:	d302      	bcc.n	8000c98 <__udivmoddi4+0x140>
 8000c92:	4282      	cmp	r2, r0
 8000c94:	f200 80b9 	bhi.w	8000e0a <__udivmoddi4+0x2b2>
 8000c98:	1a84      	subs	r4, r0, r2
 8000c9a:	eb65 0303 	sbc.w	r3, r5, r3
 8000c9e:	2001      	movs	r0, #1
 8000ca0:	469e      	mov	lr, r3
 8000ca2:	2e00      	cmp	r6, #0
 8000ca4:	d0aa      	beq.n	8000bfc <__udivmoddi4+0xa4>
 8000ca6:	e9c6 4e00 	strd	r4, lr, [r6]
 8000caa:	e7a7      	b.n	8000bfc <__udivmoddi4+0xa4>
 8000cac:	409f      	lsls	r7, r3
 8000cae:	f1c3 0220 	rsb	r2, r3, #32
 8000cb2:	40d1      	lsrs	r1, r2
 8000cb4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cb8:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cbc:	fa1f f887 	uxth.w	r8, r7
 8000cc0:	fb0e 1110 	mls	r1, lr, r0, r1
 8000cc4:	fa24 f202 	lsr.w	r2, r4, r2
 8000cc8:	409d      	lsls	r5, r3
 8000cca:	fb00 fc08 	mul.w	ip, r0, r8
 8000cce:	432a      	orrs	r2, r5
 8000cd0:	0c15      	lsrs	r5, r2, #16
 8000cd2:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 8000cd6:	45ac      	cmp	ip, r5
 8000cd8:	fa04 f403 	lsl.w	r4, r4, r3
 8000cdc:	d909      	bls.n	8000cf2 <__udivmoddi4+0x19a>
 8000cde:	197d      	adds	r5, r7, r5
 8000ce0:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000ce4:	f080 808f 	bcs.w	8000e06 <__udivmoddi4+0x2ae>
 8000ce8:	45ac      	cmp	ip, r5
 8000cea:	f240 808c 	bls.w	8000e06 <__udivmoddi4+0x2ae>
 8000cee:	3802      	subs	r0, #2
 8000cf0:	443d      	add	r5, r7
 8000cf2:	eba5 050c 	sub.w	r5, r5, ip
 8000cf6:	fbb5 f1fe 	udiv	r1, r5, lr
 8000cfa:	fb0e 5c11 	mls	ip, lr, r1, r5
 8000cfe:	fb01 f908 	mul.w	r9, r1, r8
 8000d02:	b295      	uxth	r5, r2
 8000d04:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000d08:	45a9      	cmp	r9, r5
 8000d0a:	d907      	bls.n	8000d1c <__udivmoddi4+0x1c4>
 8000d0c:	197d      	adds	r5, r7, r5
 8000d0e:	f101 32ff 	add.w	r2, r1, #4294967295	; 0xffffffff
 8000d12:	d274      	bcs.n	8000dfe <__udivmoddi4+0x2a6>
 8000d14:	45a9      	cmp	r9, r5
 8000d16:	d972      	bls.n	8000dfe <__udivmoddi4+0x2a6>
 8000d18:	3902      	subs	r1, #2
 8000d1a:	443d      	add	r5, r7
 8000d1c:	eba5 0509 	sub.w	r5, r5, r9
 8000d20:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000d24:	e778      	b.n	8000c18 <__udivmoddi4+0xc0>
 8000d26:	f1c1 0720 	rsb	r7, r1, #32
 8000d2a:	408b      	lsls	r3, r1
 8000d2c:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d30:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d34:	fa25 f407 	lsr.w	r4, r5, r7
 8000d38:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d3c:	fbb4 f9fe 	udiv	r9, r4, lr
 8000d40:	fa1f f88c 	uxth.w	r8, ip
 8000d44:	fb0e 4419 	mls	r4, lr, r9, r4
 8000d48:	fa20 f307 	lsr.w	r3, r0, r7
 8000d4c:	fb09 fa08 	mul.w	sl, r9, r8
 8000d50:	408d      	lsls	r5, r1
 8000d52:	431d      	orrs	r5, r3
 8000d54:	0c2b      	lsrs	r3, r5, #16
 8000d56:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d5a:	45a2      	cmp	sl, r4
 8000d5c:	fa02 f201 	lsl.w	r2, r2, r1
 8000d60:	fa00 f301 	lsl.w	r3, r0, r1
 8000d64:	d909      	bls.n	8000d7a <__udivmoddi4+0x222>
 8000d66:	eb1c 0404 	adds.w	r4, ip, r4
 8000d6a:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000d6e:	d248      	bcs.n	8000e02 <__udivmoddi4+0x2aa>
 8000d70:	45a2      	cmp	sl, r4
 8000d72:	d946      	bls.n	8000e02 <__udivmoddi4+0x2aa>
 8000d74:	f1a9 0902 	sub.w	r9, r9, #2
 8000d78:	4464      	add	r4, ip
 8000d7a:	eba4 040a 	sub.w	r4, r4, sl
 8000d7e:	fbb4 f0fe 	udiv	r0, r4, lr
 8000d82:	fb0e 4410 	mls	r4, lr, r0, r4
 8000d86:	fb00 fa08 	mul.w	sl, r0, r8
 8000d8a:	b2ad      	uxth	r5, r5
 8000d8c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000d90:	45a2      	cmp	sl, r4
 8000d92:	d908      	bls.n	8000da6 <__udivmoddi4+0x24e>
 8000d94:	eb1c 0404 	adds.w	r4, ip, r4
 8000d98:	f100 35ff 	add.w	r5, r0, #4294967295	; 0xffffffff
 8000d9c:	d22d      	bcs.n	8000dfa <__udivmoddi4+0x2a2>
 8000d9e:	45a2      	cmp	sl, r4
 8000da0:	d92b      	bls.n	8000dfa <__udivmoddi4+0x2a2>
 8000da2:	3802      	subs	r0, #2
 8000da4:	4464      	add	r4, ip
 8000da6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000daa:	fba0 8902 	umull	r8, r9, r0, r2
 8000dae:	eba4 040a 	sub.w	r4, r4, sl
 8000db2:	454c      	cmp	r4, r9
 8000db4:	46c6      	mov	lr, r8
 8000db6:	464d      	mov	r5, r9
 8000db8:	d319      	bcc.n	8000dee <__udivmoddi4+0x296>
 8000dba:	d016      	beq.n	8000dea <__udivmoddi4+0x292>
 8000dbc:	b15e      	cbz	r6, 8000dd6 <__udivmoddi4+0x27e>
 8000dbe:	ebb3 020e 	subs.w	r2, r3, lr
 8000dc2:	eb64 0405 	sbc.w	r4, r4, r5
 8000dc6:	fa04 f707 	lsl.w	r7, r4, r7
 8000dca:	fa22 f301 	lsr.w	r3, r2, r1
 8000dce:	431f      	orrs	r7, r3
 8000dd0:	40cc      	lsrs	r4, r1
 8000dd2:	e9c6 7400 	strd	r7, r4, [r6]
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ddc:	4631      	mov	r1, r6
 8000dde:	4630      	mov	r0, r6
 8000de0:	e70c      	b.n	8000bfc <__udivmoddi4+0xa4>
 8000de2:	468c      	mov	ip, r1
 8000de4:	e6eb      	b.n	8000bbe <__udivmoddi4+0x66>
 8000de6:	4610      	mov	r0, r2
 8000de8:	e6ff      	b.n	8000bea <__udivmoddi4+0x92>
 8000dea:	4543      	cmp	r3, r8
 8000dec:	d2e6      	bcs.n	8000dbc <__udivmoddi4+0x264>
 8000dee:	ebb8 0e02 	subs.w	lr, r8, r2
 8000df2:	eb69 050c 	sbc.w	r5, r9, ip
 8000df6:	3801      	subs	r0, #1
 8000df8:	e7e0      	b.n	8000dbc <__udivmoddi4+0x264>
 8000dfa:	4628      	mov	r0, r5
 8000dfc:	e7d3      	b.n	8000da6 <__udivmoddi4+0x24e>
 8000dfe:	4611      	mov	r1, r2
 8000e00:	e78c      	b.n	8000d1c <__udivmoddi4+0x1c4>
 8000e02:	4681      	mov	r9, r0
 8000e04:	e7b9      	b.n	8000d7a <__udivmoddi4+0x222>
 8000e06:	4608      	mov	r0, r1
 8000e08:	e773      	b.n	8000cf2 <__udivmoddi4+0x19a>
 8000e0a:	4608      	mov	r0, r1
 8000e0c:	e749      	b.n	8000ca2 <__udivmoddi4+0x14a>
 8000e0e:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e12:	443d      	add	r5, r7
 8000e14:	e713      	b.n	8000c3e <__udivmoddi4+0xe6>
 8000e16:	3802      	subs	r0, #2
 8000e18:	443c      	add	r4, r7
 8000e1a:	e724      	b.n	8000c66 <__udivmoddi4+0x10e>

08000e1c <__aeabi_idiv0>:
 8000e1c:	4770      	bx	lr
 8000e1e:	bf00      	nop

08000e20 <HCSR04_demo_state_machine>:
 * @pre ATTENTION, le signal ECHO arrive en 5V. Il ne faut pas utiliser pour le recevoir une broche non tol�rante 5V. (voir le classeur Ports_STM32F1.xls)
 * @post cette fonction effectue des mesures r�guli�res avec un capteur HCSR04 plac� sur les ports PC7 (Trig) et PB6 (Echo)
 * @note cette fonction n'utilise que des fonctions publiques. Elle peut donc �tre dupliqu�e � l'ext�rieur de ce module logiciel.
 */
void HCSR04_demo_state_machine(void)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b084      	sub	sp, #16
 8000e24:	af02      	add	r7, sp, #8
	static uint32_t tlocal;
	static uint8_t id_sensor;
	uint16_t distance;

	//ne pas oublier d'appeler en t�che de fond cette fonction.
	HCSR04_process_main();
 8000e26:	f000 fa0f 	bl	8001248 <HCSR04_process_main>


	switch(state)
 8000e2a:	4b43      	ldr	r3, [pc, #268]	; (8000f38 <HCSR04_demo_state_machine+0x118>)
 8000e2c:	781b      	ldrb	r3, [r3, #0]
 8000e2e:	2b05      	cmp	r3, #5
 8000e30:	d878      	bhi.n	8000f24 <HCSR04_demo_state_machine+0x104>
 8000e32:	a201      	add	r2, pc, #4	; (adr r2, 8000e38 <HCSR04_demo_state_machine+0x18>)
 8000e34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e38:	08000e51 	.word	0x08000e51
 8000e3c:	08000f25 	.word	0x08000f25
 8000e40:	08000e83 	.word	0x08000e83
 8000e44:	08000f25 	.word	0x08000f25
 8000e48:	08000e9f 	.word	0x08000e9f
 8000e4c:	08000f0d 	.word	0x08000f0d
	{
		case INIT:
			if(HCSR04_add(&id_sensor, GPIOC, GPIO_PIN_7, GPIOB, GPIO_PIN_6) != HAL_OK)
 8000e50:	2340      	movs	r3, #64	; 0x40
 8000e52:	9300      	str	r3, [sp, #0]
 8000e54:	4b39      	ldr	r3, [pc, #228]	; (8000f3c <HCSR04_demo_state_machine+0x11c>)
 8000e56:	2280      	movs	r2, #128	; 0x80
 8000e58:	4939      	ldr	r1, [pc, #228]	; (8000f40 <HCSR04_demo_state_machine+0x120>)
 8000e5a:	483a      	ldr	r0, [pc, #232]	; (8000f44 <HCSR04_demo_state_machine+0x124>)
 8000e5c:	f000 f880 	bl	8000f60 <HCSR04_add>
 8000e60:	4603      	mov	r3, r0
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d006      	beq.n	8000e74 <HCSR04_demo_state_machine+0x54>
			{
				printf("HCSR04 non ajout� - erreur g�nante\n");
 8000e66:	4838      	ldr	r0, [pc, #224]	; (8000f48 <HCSR04_demo_state_machine+0x128>)
 8000e68:	f004 f98c 	bl	8005184 <puts>
				state = FAIL;
 8000e6c:	4b32      	ldr	r3, [pc, #200]	; (8000f38 <HCSR04_demo_state_machine+0x118>)
 8000e6e:	2201      	movs	r2, #1
 8000e70:	701a      	strb	r2, [r3, #0]
			else
			{
				printf("HCSR04 ajout�\n");
				state = LAUNCH_MEASURE;
			}
			break;
 8000e72:	e05c      	b.n	8000f2e <HCSR04_demo_state_machine+0x10e>
				printf("HCSR04 ajout�\n");
 8000e74:	4835      	ldr	r0, [pc, #212]	; (8000f4c <HCSR04_demo_state_machine+0x12c>)
 8000e76:	f004 f985 	bl	8005184 <puts>
				state = LAUNCH_MEASURE;
 8000e7a:	4b2f      	ldr	r3, [pc, #188]	; (8000f38 <HCSR04_demo_state_machine+0x118>)
 8000e7c:	2202      	movs	r2, #2
 8000e7e:	701a      	strb	r2, [r3, #0]
			break;
 8000e80:	e055      	b.n	8000f2e <HCSR04_demo_state_machine+0x10e>
		case LAUNCH_MEASURE:
			HCSR04_run_measure(id_sensor);
 8000e82:	4b30      	ldr	r3, [pc, #192]	; (8000f44 <HCSR04_demo_state_machine+0x124>)
 8000e84:	781b      	ldrb	r3, [r3, #0]
 8000e86:	4618      	mov	r0, r3
 8000e88:	f000 f8d2 	bl	8001030 <HCSR04_run_measure>
			tlocal = HAL_GetTick();
 8000e8c:	f002 f90e 	bl	80030ac <HAL_GetTick>
 8000e90:	4603      	mov	r3, r0
 8000e92:	4a2f      	ldr	r2, [pc, #188]	; (8000f50 <HCSR04_demo_state_machine+0x130>)
 8000e94:	6013      	str	r3, [r2, #0]
			state = WAIT_DURING_MEASURE;
 8000e96:	4b28      	ldr	r3, [pc, #160]	; (8000f38 <HCSR04_demo_state_machine+0x118>)
 8000e98:	2204      	movs	r2, #4
 8000e9a:	701a      	strb	r2, [r3, #0]
			break;
 8000e9c:	e047      	b.n	8000f2e <HCSR04_demo_state_machine+0x10e>
		case WAIT_DURING_MEASURE:
			switch(HCSR04_get_value(id_sensor, &distance))
 8000e9e:	4b29      	ldr	r3, [pc, #164]	; (8000f44 <HCSR04_demo_state_machine+0x124>)
 8000ea0:	781b      	ldrb	r3, [r3, #0]
 8000ea2:	1dba      	adds	r2, r7, #6
 8000ea4:	4611      	mov	r1, r2
 8000ea6:	4618      	mov	r0, r3
 8000ea8:	f000 face 	bl	8001448 <HCSR04_get_value>
 8000eac:	4603      	mov	r3, r0
 8000eae:	2b03      	cmp	r3, #3
 8000eb0:	d83a      	bhi.n	8000f28 <HCSR04_demo_state_machine+0x108>
 8000eb2:	a201      	add	r2, pc, #4	; (adr r2, 8000eb8 <HCSR04_demo_state_machine+0x98>)
 8000eb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000eb8:	08000ec9 	.word	0x08000ec9
 8000ebc:	08000ee1 	.word	0x08000ee1
 8000ec0:	08000f09 	.word	0x08000f09
 8000ec4:	08000ef5 	.word	0x08000ef5
			{
				case HAL_BUSY:
					//rien � faire... on attend...
					break;
				case HAL_OK:
					printf("sensor %d - distance : %d\n", id_sensor, distance);
 8000ec8:	4b1e      	ldr	r3, [pc, #120]	; (8000f44 <HCSR04_demo_state_machine+0x124>)
 8000eca:	781b      	ldrb	r3, [r3, #0]
 8000ecc:	4619      	mov	r1, r3
 8000ece:	88fb      	ldrh	r3, [r7, #6]
 8000ed0:	461a      	mov	r2, r3
 8000ed2:	4820      	ldr	r0, [pc, #128]	; (8000f54 <HCSR04_demo_state_machine+0x134>)
 8000ed4:	f004 f8fe 	bl	80050d4 <printf>
					state = WAIT_BEFORE_NEXT_MEASURE;
 8000ed8:	4b17      	ldr	r3, [pc, #92]	; (8000f38 <HCSR04_demo_state_machine+0x118>)
 8000eda:	2205      	movs	r2, #5
 8000edc:	701a      	strb	r2, [r3, #0]
					break;
 8000ede:	e014      	b.n	8000f0a <HCSR04_demo_state_machine+0xea>
				case HAL_ERROR:
					printf("sensor %d - erreur ou mesure non lanc�e\n", id_sensor);
 8000ee0:	4b18      	ldr	r3, [pc, #96]	; (8000f44 <HCSR04_demo_state_machine+0x124>)
 8000ee2:	781b      	ldrb	r3, [r3, #0]
 8000ee4:	4619      	mov	r1, r3
 8000ee6:	481c      	ldr	r0, [pc, #112]	; (8000f58 <HCSR04_demo_state_machine+0x138>)
 8000ee8:	f004 f8f4 	bl	80050d4 <printf>
					state = WAIT_BEFORE_NEXT_MEASURE;
 8000eec:	4b12      	ldr	r3, [pc, #72]	; (8000f38 <HCSR04_demo_state_machine+0x118>)
 8000eee:	2205      	movs	r2, #5
 8000ef0:	701a      	strb	r2, [r3, #0]
					break;
 8000ef2:	e00a      	b.n	8000f0a <HCSR04_demo_state_machine+0xea>

				case HAL_TIMEOUT:
					printf("sensor %d - timeout\n", id_sensor);
 8000ef4:	4b13      	ldr	r3, [pc, #76]	; (8000f44 <HCSR04_demo_state_machine+0x124>)
 8000ef6:	781b      	ldrb	r3, [r3, #0]
 8000ef8:	4619      	mov	r1, r3
 8000efa:	4818      	ldr	r0, [pc, #96]	; (8000f5c <HCSR04_demo_state_machine+0x13c>)
 8000efc:	f004 f8ea 	bl	80050d4 <printf>
					state = WAIT_BEFORE_NEXT_MEASURE;
 8000f00:	4b0d      	ldr	r3, [pc, #52]	; (8000f38 <HCSR04_demo_state_machine+0x118>)
 8000f02:	2205      	movs	r2, #5
 8000f04:	701a      	strb	r2, [r3, #0]
					break;
 8000f06:	e000      	b.n	8000f0a <HCSR04_demo_state_machine+0xea>
					break;
 8000f08:	bf00      	nop
			}
			break;
 8000f0a:	e00d      	b.n	8000f28 <HCSR04_demo_state_machine+0x108>
		case WAIT_BEFORE_NEXT_MEASURE:
			if(HAL_GetTick() > tlocal + PERIOD_MEASURE)
 8000f0c:	f002 f8ce 	bl	80030ac <HAL_GetTick>
 8000f10:	4602      	mov	r2, r0
 8000f12:	4b0f      	ldr	r3, [pc, #60]	; (8000f50 <HCSR04_demo_state_machine+0x130>)
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	3364      	adds	r3, #100	; 0x64
 8000f18:	429a      	cmp	r2, r3
 8000f1a:	d907      	bls.n	8000f2c <HCSR04_demo_state_machine+0x10c>
				state = LAUNCH_MEASURE;
 8000f1c:	4b06      	ldr	r3, [pc, #24]	; (8000f38 <HCSR04_demo_state_machine+0x118>)
 8000f1e:	2202      	movs	r2, #2
 8000f20:	701a      	strb	r2, [r3, #0]
			break;
 8000f22:	e003      	b.n	8000f2c <HCSR04_demo_state_machine+0x10c>
		default:
			break;
 8000f24:	bf00      	nop
 8000f26:	e002      	b.n	8000f2e <HCSR04_demo_state_machine+0x10e>
			break;
 8000f28:	bf00      	nop
 8000f2a:	e000      	b.n	8000f2e <HCSR04_demo_state_machine+0x10e>
			break;
 8000f2c:	bf00      	nop
	}
}
 8000f2e:	bf00      	nop
 8000f30:	3708      	adds	r7, #8
 8000f32:	46bd      	mov	sp, r7
 8000f34:	bd80      	pop	{r7, pc}
 8000f36:	bf00      	nop
 8000f38:	20000a98 	.word	0x20000a98
 8000f3c:	40010c00 	.word	0x40010c00
 8000f40:	40011000 	.word	0x40011000
 8000f44:	20000a99 	.word	0x20000a99
 8000f48:	0800ae90 	.word	0x0800ae90
 8000f4c:	0800aeb8 	.word	0x0800aeb8
 8000f50:	20000a9c 	.word	0x20000a9c
 8000f54:	0800aec8 	.word	0x0800aec8
 8000f58:	0800aee4 	.word	0x0800aee4
 8000f5c:	0800af10 	.word	0x0800af10

08000f60 <HCSR04_add>:

/*
 * @pre	il ne peut pas y avoir plusieurs capteurs sur un m�me num�ro de broche (par exemple PA0 et PB0 !)
 */
HAL_StatusTypeDef HCSR04_add(uint8_t * id, GPIO_TypeDef * TRIG_GPIO, uint16_t TRIG_PIN, GPIO_TypeDef * ECHO_GPIO, uint16_t ECHO_PIN)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b088      	sub	sp, #32
 8000f64:	af02      	add	r7, sp, #8
 8000f66:	60f8      	str	r0, [r7, #12]
 8000f68:	60b9      	str	r1, [r7, #8]
 8000f6a:	603b      	str	r3, [r7, #0]
 8000f6c:	4613      	mov	r3, r2
 8000f6e:	80fb      	strh	r3, [r7, #6]
	HAL_StatusTypeDef ret;
	ret = HAL_ERROR;
 8000f70:	2301      	movs	r3, #1
 8000f72:	75fb      	strb	r3, [r7, #23]
	for(uint8_t i = 0; i<HCSR04_NB_SENSORS; i++)
 8000f74:	2300      	movs	r3, #0
 8000f76:	75bb      	strb	r3, [r7, #22]
 8000f78:	e04c      	b.n	8001014 <HCSR04_add+0xb4>
	{
		if(sensors[i].state == HCSR04_STATE_INEXISTANT)
 8000f7a:	7dbb      	ldrb	r3, [r7, #22]
 8000f7c:	4a29      	ldr	r2, [pc, #164]	; (8001024 <HCSR04_add+0xc4>)
 8000f7e:	015b      	lsls	r3, r3, #5
 8000f80:	4413      	add	r3, r2
 8000f82:	330e      	adds	r3, #14
 8000f84:	781b      	ldrb	r3, [r3, #0]
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d141      	bne.n	800100e <HCSR04_add+0xae>
		{
			//on a trouv� une case libre.
			*id = i;
 8000f8a:	68fb      	ldr	r3, [r7, #12]
 8000f8c:	7dba      	ldrb	r2, [r7, #22]
 8000f8e:	701a      	strb	r2, [r3, #0]
			sensors[i].state = HCSR04_STATE_INITIALIZED;
 8000f90:	7dbb      	ldrb	r3, [r7, #22]
 8000f92:	4a24      	ldr	r2, [pc, #144]	; (8001024 <HCSR04_add+0xc4>)
 8000f94:	015b      	lsls	r3, r3, #5
 8000f96:	4413      	add	r3, r2
 8000f98:	330e      	adds	r3, #14
 8000f9a:	2201      	movs	r2, #1
 8000f9c:	701a      	strb	r2, [r3, #0]
			sensors[i].trig_gpio = TRIG_GPIO;
 8000f9e:	7dbb      	ldrb	r3, [r7, #22]
 8000fa0:	4a20      	ldr	r2, [pc, #128]	; (8001024 <HCSR04_add+0xc4>)
 8000fa2:	015b      	lsls	r3, r3, #5
 8000fa4:	4413      	add	r3, r2
 8000fa6:	68ba      	ldr	r2, [r7, #8]
 8000fa8:	601a      	str	r2, [r3, #0]
			sensors[i].trig_pin = TRIG_PIN;
 8000faa:	7dbb      	ldrb	r3, [r7, #22]
 8000fac:	4a1d      	ldr	r2, [pc, #116]	; (8001024 <HCSR04_add+0xc4>)
 8000fae:	015b      	lsls	r3, r3, #5
 8000fb0:	4413      	add	r3, r2
 8000fb2:	3304      	adds	r3, #4
 8000fb4:	88fa      	ldrh	r2, [r7, #6]
 8000fb6:	801a      	strh	r2, [r3, #0]
			sensors[i].echo_gpio = ECHO_GPIO;
 8000fb8:	7dbb      	ldrb	r3, [r7, #22]
 8000fba:	4a1a      	ldr	r2, [pc, #104]	; (8001024 <HCSR04_add+0xc4>)
 8000fbc:	015b      	lsls	r3, r3, #5
 8000fbe:	4413      	add	r3, r2
 8000fc0:	3308      	adds	r3, #8
 8000fc2:	683a      	ldr	r2, [r7, #0]
 8000fc4:	601a      	str	r2, [r3, #0]
			sensors[i].echo_pin = ECHO_PIN;
 8000fc6:	7dbb      	ldrb	r3, [r7, #22]
 8000fc8:	4a16      	ldr	r2, [pc, #88]	; (8001024 <HCSR04_add+0xc4>)
 8000fca:	015b      	lsls	r3, r3, #5
 8000fcc:	4413      	add	r3, r2
 8000fce:	330c      	adds	r3, #12
 8000fd0:	8c3a      	ldrh	r2, [r7, #32]
 8000fd2:	801a      	strh	r2, [r3, #0]
			BSP_GPIO_PinCfg(ECHO_GPIO, ECHO_PIN, GPIO_MODE_IT_RISING_FALLING, GPIO_PULLDOWN, GPIO_SPEED_FREQ_HIGH);
 8000fd4:	8c39      	ldrh	r1, [r7, #32]
 8000fd6:	2303      	movs	r3, #3
 8000fd8:	9300      	str	r3, [sp, #0]
 8000fda:	2302      	movs	r3, #2
 8000fdc:	4a12      	ldr	r2, [pc, #72]	; (8001028 <HCSR04_add+0xc8>)
 8000fde:	6838      	ldr	r0, [r7, #0]
 8000fe0:	f000 fcbe 	bl	8001960 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(TRIG_GPIO, TRIG_PIN, GPIO_MODE_OUTPUT_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 8000fe4:	88f9      	ldrh	r1, [r7, #6]
 8000fe6:	2303      	movs	r3, #3
 8000fe8:	9300      	str	r3, [sp, #0]
 8000fea:	2300      	movs	r3, #0
 8000fec:	2201      	movs	r2, #1
 8000fee:	68b8      	ldr	r0, [r7, #8]
 8000ff0:	f000 fcb6 	bl	8001960 <BSP_GPIO_PinCfg>
			EXTIT_set_callback(&HCSR04_callback, EXTI_gpiopin_to_pin_number(ECHO_PIN), TRUE);
 8000ff4:	8c3b      	ldrh	r3, [r7, #32]
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	f000 fb04 	bl	8001604 <EXTI_gpiopin_to_pin_number>
 8000ffc:	4603      	mov	r3, r0
 8000ffe:	2201      	movs	r2, #1
 8001000:	4619      	mov	r1, r3
 8001002:	480a      	ldr	r0, [pc, #40]	; (800102c <HCSR04_add+0xcc>)
 8001004:	f000 fa96 	bl	8001534 <EXTIT_set_callback>
			ret = HAL_OK;
 8001008:	2300      	movs	r3, #0
 800100a:	75fb      	strb	r3, [r7, #23]
			break;
 800100c:	e005      	b.n	800101a <HCSR04_add+0xba>
	for(uint8_t i = 0; i<HCSR04_NB_SENSORS; i++)
 800100e:	7dbb      	ldrb	r3, [r7, #22]
 8001010:	3301      	adds	r3, #1
 8001012:	75bb      	strb	r3, [r7, #22]
 8001014:	7dbb      	ldrb	r3, [r7, #22]
 8001016:	2b04      	cmp	r3, #4
 8001018:	d9af      	bls.n	8000f7a <HCSR04_add+0x1a>
		}
	}

	return ret;
 800101a:	7dfb      	ldrb	r3, [r7, #23]
}
 800101c:	4618      	mov	r0, r3
 800101e:	3718      	adds	r7, #24
 8001020:	46bd      	mov	sp, r7
 8001022:	bd80      	pop	{r7, pc}
 8001024:	200009f4 	.word	0x200009f4
 8001028:	10310000 	.word	0x10310000
 800102c:	08001071 	.word	0x08001071

08001030 <HCSR04_run_measure>:

static bool_e timer_is_running = FALSE;

void HCSR04_run_measure(uint8_t id)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b082      	sub	sp, #8
 8001034:	af00      	add	r7, sp, #0
 8001036:	4603      	mov	r3, r0
 8001038:	71fb      	strb	r3, [r7, #7]
	if(sensors[id].state != HCSR04_STATE_INEXISTANT)
 800103a:	79fb      	ldrb	r3, [r7, #7]
 800103c:	4a0a      	ldr	r2, [pc, #40]	; (8001068 <HCSR04_run_measure+0x38>)
 800103e:	015b      	lsls	r3, r3, #5
 8001040:	4413      	add	r3, r2
 8001042:	330e      	adds	r3, #14
 8001044:	781b      	ldrb	r3, [r3, #0]
 8001046:	2b00      	cmp	r3, #0
 8001048:	d009      	beq.n	800105e <HCSR04_run_measure+0x2e>
	{
		if(!timer_is_running)
 800104a:	4b08      	ldr	r3, [pc, #32]	; (800106c <HCSR04_run_measure+0x3c>)
 800104c:	681b      	ldr	r3, [r3, #0]
 800104e:	2b00      	cmp	r3, #0
 8001050:	d101      	bne.n	8001056 <HCSR04_run_measure+0x26>
			HCSR04_RunTimerUs();
 8001052:	f000 f8e1 	bl	8001218 <HCSR04_RunTimerUs>
		HCSR04_trig(id);
 8001056:	79fb      	ldrb	r3, [r7, #7]
 8001058:	4618      	mov	r0, r3
 800105a:	f000 f881 	bl	8001160 <HCSR04_trig>
	}
}
 800105e:	bf00      	nop
 8001060:	3708      	adds	r7, #8
 8001062:	46bd      	mov	sp, r7
 8001064:	bd80      	pop	{r7, pc}
 8001066:	bf00      	nop
 8001068:	200009f4 	.word	0x200009f4
 800106c:	20000a94 	.word	0x20000a94

08001070 <HCSR04_callback>:

/*
 * @brief Fonction de callback devant �tre appel�e uniquement par les routines d'interruptions.
 */
static void HCSR04_callback(uint16_t pin)
{
 8001070:	b590      	push	{r4, r7, lr}
 8001072:	b085      	sub	sp, #20
 8001074:	af00      	add	r7, sp, #0
 8001076:	4603      	mov	r3, r0
 8001078:	80fb      	strh	r3, [r7, #6]
	uint8_t i;
	for(i=0; i<HCSR04_NB_SENSORS; i++)
 800107a:	2300      	movs	r3, #0
 800107c:	73fb      	strb	r3, [r7, #15]
 800107e:	e063      	b.n	8001148 <HCSR04_callback+0xd8>
	{
		if(sensors[i].echo_pin == pin)	//trouv� !
 8001080:	7bfb      	ldrb	r3, [r7, #15]
 8001082:	4a36      	ldr	r2, [pc, #216]	; (800115c <HCSR04_callback+0xec>)
 8001084:	015b      	lsls	r3, r3, #5
 8001086:	4413      	add	r3, r2
 8001088:	330c      	adds	r3, #12
 800108a:	881b      	ldrh	r3, [r3, #0]
 800108c:	88fa      	ldrh	r2, [r7, #6]
 800108e:	429a      	cmp	r2, r3
 8001090:	d157      	bne.n	8001142 <HCSR04_callback+0xd2>
		{
			if(sensors[i].state == HCSR04_STATE_WAIT_ECHO_RISING)
 8001092:	7bfb      	ldrb	r3, [r7, #15]
 8001094:	4a31      	ldr	r2, [pc, #196]	; (800115c <HCSR04_callback+0xec>)
 8001096:	015b      	lsls	r3, r3, #5
 8001098:	4413      	add	r3, r2
 800109a:	330e      	adds	r3, #14
 800109c:	781b      	ldrb	r3, [r3, #0]
 800109e:	2b03      	cmp	r3, #3
 80010a0:	d123      	bne.n	80010ea <HCSR04_callback+0x7a>
			{
				if(HAL_GPIO_ReadPin(sensors[i].echo_gpio, sensors[i].echo_pin) == 1)
 80010a2:	7bfb      	ldrb	r3, [r7, #15]
 80010a4:	4a2d      	ldr	r2, [pc, #180]	; (800115c <HCSR04_callback+0xec>)
 80010a6:	015b      	lsls	r3, r3, #5
 80010a8:	4413      	add	r3, r2
 80010aa:	3308      	adds	r3, #8
 80010ac:	681a      	ldr	r2, [r3, #0]
 80010ae:	7bfb      	ldrb	r3, [r7, #15]
 80010b0:	492a      	ldr	r1, [pc, #168]	; (800115c <HCSR04_callback+0xec>)
 80010b2:	015b      	lsls	r3, r3, #5
 80010b4:	440b      	add	r3, r1
 80010b6:	330c      	adds	r3, #12
 80010b8:	881b      	ldrh	r3, [r3, #0]
 80010ba:	4619      	mov	r1, r3
 80010bc:	4610      	mov	r0, r2
 80010be:	f002 fc19 	bl	80038f4 <HAL_GPIO_ReadPin>
 80010c2:	4603      	mov	r3, r0
 80010c4:	2b01      	cmp	r3, #1
 80010c6:	d143      	bne.n	8001150 <HCSR04_callback+0xe0>
				{
					sensors[i].trising = HCSR04_ReadTimerUs();
 80010c8:	7bfc      	ldrb	r4, [r7, #15]
 80010ca:	f000 f89d 	bl	8001208 <HCSR04_ReadTimerUs>
 80010ce:	4602      	mov	r2, r0
 80010d0:	4922      	ldr	r1, [pc, #136]	; (800115c <HCSR04_callback+0xec>)
 80010d2:	0163      	lsls	r3, r4, #5
 80010d4:	440b      	add	r3, r1
 80010d6:	3318      	adds	r3, #24
 80010d8:	601a      	str	r2, [r3, #0]
					sensors[i].state = HCSR04_STATE_WAIT_ECHO_FALLING;
 80010da:	7bfb      	ldrb	r3, [r7, #15]
 80010dc:	4a1f      	ldr	r2, [pc, #124]	; (800115c <HCSR04_callback+0xec>)
 80010de:	015b      	lsls	r3, r3, #5
 80010e0:	4413      	add	r3, r2
 80010e2:	330e      	adds	r3, #14
 80010e4:	2204      	movs	r2, #4
 80010e6:	701a      	strb	r2, [r3, #0]
				{
					sensors[i].tfalling = HCSR04_ReadTimerUs();
					sensors[i].state = HCSR04_STATE_ECHO_RECEIVED;
				}
			}
			break;
 80010e8:	e032      	b.n	8001150 <HCSR04_callback+0xe0>
			else if(sensors[i].state == HCSR04_STATE_WAIT_ECHO_FALLING)
 80010ea:	7bfb      	ldrb	r3, [r7, #15]
 80010ec:	4a1b      	ldr	r2, [pc, #108]	; (800115c <HCSR04_callback+0xec>)
 80010ee:	015b      	lsls	r3, r3, #5
 80010f0:	4413      	add	r3, r2
 80010f2:	330e      	adds	r3, #14
 80010f4:	781b      	ldrb	r3, [r3, #0]
 80010f6:	2b04      	cmp	r3, #4
 80010f8:	d12a      	bne.n	8001150 <HCSR04_callback+0xe0>
				if(HAL_GPIO_ReadPin(sensors[i].echo_gpio, sensors[i].echo_pin) == 0)
 80010fa:	7bfb      	ldrb	r3, [r7, #15]
 80010fc:	4a17      	ldr	r2, [pc, #92]	; (800115c <HCSR04_callback+0xec>)
 80010fe:	015b      	lsls	r3, r3, #5
 8001100:	4413      	add	r3, r2
 8001102:	3308      	adds	r3, #8
 8001104:	681a      	ldr	r2, [r3, #0]
 8001106:	7bfb      	ldrb	r3, [r7, #15]
 8001108:	4914      	ldr	r1, [pc, #80]	; (800115c <HCSR04_callback+0xec>)
 800110a:	015b      	lsls	r3, r3, #5
 800110c:	440b      	add	r3, r1
 800110e:	330c      	adds	r3, #12
 8001110:	881b      	ldrh	r3, [r3, #0]
 8001112:	4619      	mov	r1, r3
 8001114:	4610      	mov	r0, r2
 8001116:	f002 fbed 	bl	80038f4 <HAL_GPIO_ReadPin>
 800111a:	4603      	mov	r3, r0
 800111c:	2b00      	cmp	r3, #0
 800111e:	d117      	bne.n	8001150 <HCSR04_callback+0xe0>
					sensors[i].tfalling = HCSR04_ReadTimerUs();
 8001120:	7bfc      	ldrb	r4, [r7, #15]
 8001122:	f000 f871 	bl	8001208 <HCSR04_ReadTimerUs>
 8001126:	4602      	mov	r2, r0
 8001128:	490c      	ldr	r1, [pc, #48]	; (800115c <HCSR04_callback+0xec>)
 800112a:	0163      	lsls	r3, r4, #5
 800112c:	440b      	add	r3, r1
 800112e:	3314      	adds	r3, #20
 8001130:	601a      	str	r2, [r3, #0]
					sensors[i].state = HCSR04_STATE_ECHO_RECEIVED;
 8001132:	7bfb      	ldrb	r3, [r7, #15]
 8001134:	4a09      	ldr	r2, [pc, #36]	; (800115c <HCSR04_callback+0xec>)
 8001136:	015b      	lsls	r3, r3, #5
 8001138:	4413      	add	r3, r2
 800113a:	330e      	adds	r3, #14
 800113c:	2205      	movs	r2, #5
 800113e:	701a      	strb	r2, [r3, #0]
			break;
 8001140:	e006      	b.n	8001150 <HCSR04_callback+0xe0>
	for(i=0; i<HCSR04_NB_SENSORS; i++)
 8001142:	7bfb      	ldrb	r3, [r7, #15]
 8001144:	3301      	adds	r3, #1
 8001146:	73fb      	strb	r3, [r7, #15]
 8001148:	7bfb      	ldrb	r3, [r7, #15]
 800114a:	2b04      	cmp	r3, #4
 800114c:	d998      	bls.n	8001080 <HCSR04_callback+0x10>
		}
	}
}
 800114e:	e000      	b.n	8001152 <HCSR04_callback+0xe2>
			break;
 8001150:	bf00      	nop
}
 8001152:	bf00      	nop
 8001154:	3714      	adds	r7, #20
 8001156:	46bd      	mov	sp, r7
 8001158:	bd90      	pop	{r4, r7, pc}
 800115a:	bf00      	nop
 800115c:	200009f4 	.word	0x200009f4

08001160 <HCSR04_trig>:



static void HCSR04_trig(uint8_t id)
{
 8001160:	b590      	push	{r4, r7, lr}
 8001162:	b085      	sub	sp, #20
 8001164:	af00      	add	r7, sp, #0
 8001166:	4603      	mov	r3, r0
 8001168:	71fb      	strb	r3, [r7, #7]
	if(sensors[id].state != HCSR04_STATE_INEXISTANT)
 800116a:	79fb      	ldrb	r3, [r7, #7]
 800116c:	4a25      	ldr	r2, [pc, #148]	; (8001204 <HCSR04_trig+0xa4>)
 800116e:	015b      	lsls	r3, r3, #5
 8001170:	4413      	add	r3, r2
 8001172:	330e      	adds	r3, #14
 8001174:	781b      	ldrb	r3, [r3, #0]
 8001176:	2b00      	cmp	r3, #0
 8001178:	d03f      	beq.n	80011fa <HCSR04_trig+0x9a>
	{
		uint32_t tlocal;
		sensors[id].state = HCSR04_STATE_TRIG;
 800117a:	79fb      	ldrb	r3, [r7, #7]
 800117c:	4a21      	ldr	r2, [pc, #132]	; (8001204 <HCSR04_trig+0xa4>)
 800117e:	015b      	lsls	r3, r3, #5
 8001180:	4413      	add	r3, r2
 8001182:	330e      	adds	r3, #14
 8001184:	2202      	movs	r2, #2
 8001186:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_WritePin(sensors[id].trig_gpio, sensors[id].trig_pin, 1);	//trig on
 8001188:	79fb      	ldrb	r3, [r7, #7]
 800118a:	4a1e      	ldr	r2, [pc, #120]	; (8001204 <HCSR04_trig+0xa4>)
 800118c:	015b      	lsls	r3, r3, #5
 800118e:	4413      	add	r3, r2
 8001190:	6818      	ldr	r0, [r3, #0]
 8001192:	79fb      	ldrb	r3, [r7, #7]
 8001194:	4a1b      	ldr	r2, [pc, #108]	; (8001204 <HCSR04_trig+0xa4>)
 8001196:	015b      	lsls	r3, r3, #5
 8001198:	4413      	add	r3, r2
 800119a:	3304      	adds	r3, #4
 800119c:	881b      	ldrh	r3, [r3, #0]
 800119e:	2201      	movs	r2, #1
 80011a0:	4619      	mov	r1, r3
 80011a2:	f002 fbbe 	bl	8003922 <HAL_GPIO_WritePin>
		tlocal = HCSR04_ReadTimerUs();
 80011a6:	f000 f82f 	bl	8001208 <HCSR04_ReadTimerUs>
 80011aa:	60f8      	str	r0, [r7, #12]
		while(HCSR04_ReadTimerUs() - tlocal < 10);	//d�lai d'au moins 10us
 80011ac:	bf00      	nop
 80011ae:	f000 f82b 	bl	8001208 <HCSR04_ReadTimerUs>
 80011b2:	4602      	mov	r2, r0
 80011b4:	68fb      	ldr	r3, [r7, #12]
 80011b6:	1ad3      	subs	r3, r2, r3
 80011b8:	2b09      	cmp	r3, #9
 80011ba:	d9f8      	bls.n	80011ae <HCSR04_trig+0x4e>
		HAL_GPIO_WritePin(sensors[id].trig_gpio, sensors[id].trig_pin, 0);	//trig off
 80011bc:	79fb      	ldrb	r3, [r7, #7]
 80011be:	4a11      	ldr	r2, [pc, #68]	; (8001204 <HCSR04_trig+0xa4>)
 80011c0:	015b      	lsls	r3, r3, #5
 80011c2:	4413      	add	r3, r2
 80011c4:	6818      	ldr	r0, [r3, #0]
 80011c6:	79fb      	ldrb	r3, [r7, #7]
 80011c8:	4a0e      	ldr	r2, [pc, #56]	; (8001204 <HCSR04_trig+0xa4>)
 80011ca:	015b      	lsls	r3, r3, #5
 80011cc:	4413      	add	r3, r2
 80011ce:	3304      	adds	r3, #4
 80011d0:	881b      	ldrh	r3, [r3, #0]
 80011d2:	2200      	movs	r2, #0
 80011d4:	4619      	mov	r1, r3
 80011d6:	f002 fba4 	bl	8003922 <HAL_GPIO_WritePin>
		sensors[id].state = HCSR04_STATE_WAIT_ECHO_RISING;
 80011da:	79fb      	ldrb	r3, [r7, #7]
 80011dc:	4a09      	ldr	r2, [pc, #36]	; (8001204 <HCSR04_trig+0xa4>)
 80011de:	015b      	lsls	r3, r3, #5
 80011e0:	4413      	add	r3, r2
 80011e2:	330e      	adds	r3, #14
 80011e4:	2203      	movs	r2, #3
 80011e6:	701a      	strb	r2, [r3, #0]
		sensors[id].ttrig = HAL_GetTick();
 80011e8:	79fc      	ldrb	r4, [r7, #7]
 80011ea:	f001 ff5f 	bl	80030ac <HAL_GetTick>
 80011ee:	4602      	mov	r2, r0
 80011f0:	4904      	ldr	r1, [pc, #16]	; (8001204 <HCSR04_trig+0xa4>)
 80011f2:	0163      	lsls	r3, r4, #5
 80011f4:	440b      	add	r3, r1
 80011f6:	3310      	adds	r3, #16
 80011f8:	601a      	str	r2, [r3, #0]
	}
}
 80011fa:	bf00      	nop
 80011fc:	3714      	adds	r7, #20
 80011fe:	46bd      	mov	sp, r7
 8001200:	bd90      	pop	{r4, r7, pc}
 8001202:	bf00      	nop
 8001204:	200009f4 	.word	0x200009f4

08001208 <HCSR04_ReadTimerUs>:

#define HCSR04_PERIOD_TIMER		(40000)				//on compte jusqu'� 40000 * 2.5us = 100ms (soit 34m)
#define HCSR04_PRESCALER_TIMER	(64*10/4)			//on compte des [2.5us] Cette r�solution correspond � 0.85mm

static uint32_t HCSR04_ReadTimerUs(void)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	af00      	add	r7, sp, #0
	return TIMER_read(HCSR04_TIMER);
 800120c:	2000      	movs	r0, #0
 800120e:	f001 f80b 	bl	8002228 <TIMER_read>
 8001212:	4603      	mov	r3, r0
}
 8001214:	4618      	mov	r0, r3
 8001216:	bd80      	pop	{r7, pc}

08001218 <HCSR04_RunTimerUs>:

static void HCSR04_RunTimerUs(void)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	af00      	add	r7, sp, #0
	TIMER_run_us(HCSR04_TIMER, 10000, FALSE);
 800121c:	2200      	movs	r2, #0
 800121e:	f242 7110 	movw	r1, #10000	; 0x2710
 8001222:	2000      	movs	r0, #0
 8001224:	f000 feb8 	bl	8001f98 <TIMER_run_us>
	TIMER_set_prescaler(HCSR04_TIMER, HCSR04_PRESCALER_TIMER);
 8001228:	21a0      	movs	r1, #160	; 0xa0
 800122a:	2000      	movs	r0, #0
 800122c:	f001 f832 	bl	8002294 <TIMER_set_prescaler>
	TIMER_set_period(HCSR04_TIMER, HCSR04_PERIOD_TIMER);
 8001230:	f649 4140 	movw	r1, #40000	; 0x9c40
 8001234:	2000      	movs	r0, #0
 8001236:	f001 f80b 	bl	8002250 <TIMER_set_period>
	timer_is_running = TRUE;
 800123a:	4b02      	ldr	r3, [pc, #8]	; (8001244 <HCSR04_RunTimerUs+0x2c>)
 800123c:	2201      	movs	r2, #1
 800123e:	601a      	str	r2, [r3, #0]
}
 8001240:	bf00      	nop
 8001242:	bd80      	pop	{r7, pc}
 8001244:	20000a94 	.word	0x20000a94

08001248 <HCSR04_process_main>:

void HCSR04_process_main(void)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	b082      	sub	sp, #8
 800124c:	af00      	add	r7, sp, #0
	uint8_t i;
	for(i=0; i<HCSR04_NB_SENSORS; i++)
 800124e:	2300      	movs	r3, #0
 8001250:	71fb      	strb	r3, [r7, #7]
 8001252:	e04e      	b.n	80012f2 <HCSR04_process_main+0xaa>
	{
		switch(sensors[i].state)
 8001254:	79fb      	ldrb	r3, [r7, #7]
 8001256:	4a2b      	ldr	r2, [pc, #172]	; (8001304 <HCSR04_process_main+0xbc>)
 8001258:	015b      	lsls	r3, r3, #5
 800125a:	4413      	add	r3, r2
 800125c:	330e      	adds	r3, #14
 800125e:	781b      	ldrb	r3, [r3, #0]
 8001260:	2b08      	cmp	r3, #8
 8001262:	d840      	bhi.n	80012e6 <HCSR04_process_main+0x9e>
 8001264:	a201      	add	r2, pc, #4	; (adr r2, 800126c <HCSR04_process_main+0x24>)
 8001266:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800126a:	bf00      	nop
 800126c:	080012e7 	.word	0x080012e7
 8001270:	080012e7 	.word	0x080012e7
 8001274:	080012e7 	.word	0x080012e7
 8001278:	08001291 	.word	0x08001291
 800127c:	08001291 	.word	0x08001291
 8001280:	080012b9 	.word	0x080012b9
 8001284:	080012e7 	.word	0x080012e7
 8001288:	080012e7 	.word	0x080012e7
 800128c:	080012e7 	.word	0x080012e7
				//neven happen
				break;
			case HCSR04_STATE_WAIT_ECHO_RISING:	//no break;
			case HCSR04_STATE_WAIT_ECHO_FALLING:
				//on attend l'IT...
				if(HAL_GetTick() - sensors[i].ttrig > HSCR04_TIMEOUT)
 8001290:	f001 ff0c 	bl	80030ac <HAL_GetTick>
 8001294:	4602      	mov	r2, r0
 8001296:	79fb      	ldrb	r3, [r7, #7]
 8001298:	491a      	ldr	r1, [pc, #104]	; (8001304 <HCSR04_process_main+0xbc>)
 800129a:	015b      	lsls	r3, r3, #5
 800129c:	440b      	add	r3, r1
 800129e:	3310      	adds	r3, #16
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	1ad3      	subs	r3, r2, r3
 80012a4:	2b96      	cmp	r3, #150	; 0x96
 80012a6:	d920      	bls.n	80012ea <HCSR04_process_main+0xa2>
				{
					sensors[i].state = HCSR04_STATE_TIMEOUT;
 80012a8:	79fb      	ldrb	r3, [r7, #7]
 80012aa:	4a16      	ldr	r2, [pc, #88]	; (8001304 <HCSR04_process_main+0xbc>)
 80012ac:	015b      	lsls	r3, r3, #5
 80012ae:	4413      	add	r3, r2
 80012b0:	330e      	adds	r3, #14
 80012b2:	2206      	movs	r2, #6
 80012b4:	701a      	strb	r2, [r3, #0]
				}
				break;
 80012b6:	e018      	b.n	80012ea <HCSR04_process_main+0xa2>
			case HCSR04_STATE_ECHO_RECEIVED:
				//on a correctement re�u un echo
				//calcul de la distance...
				if(HCSR04_compute_distance(i) == HAL_OK)
 80012b8:	79fb      	ldrb	r3, [r7, #7]
 80012ba:	4618      	mov	r0, r3
 80012bc:	f000 f824 	bl	8001308 <HCSR04_compute_distance>
 80012c0:	4603      	mov	r3, r0
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d107      	bne.n	80012d6 <HCSR04_process_main+0x8e>
					sensors[i].state = HCSR04_STATE_IDLE;
 80012c6:	79fb      	ldrb	r3, [r7, #7]
 80012c8:	4a0e      	ldr	r2, [pc, #56]	; (8001304 <HCSR04_process_main+0xbc>)
 80012ca:	015b      	lsls	r3, r3, #5
 80012cc:	4413      	add	r3, r2
 80012ce:	330e      	adds	r3, #14
 80012d0:	2208      	movs	r2, #8
 80012d2:	701a      	strb	r2, [r3, #0]
				else
					sensors[i].state = HCSR04_STATE_ERROR;
				break;
 80012d4:	e00a      	b.n	80012ec <HCSR04_process_main+0xa4>
					sensors[i].state = HCSR04_STATE_ERROR;
 80012d6:	79fb      	ldrb	r3, [r7, #7]
 80012d8:	4a0a      	ldr	r2, [pc, #40]	; (8001304 <HCSR04_process_main+0xbc>)
 80012da:	015b      	lsls	r3, r3, #5
 80012dc:	4413      	add	r3, r2
 80012de:	330e      	adds	r3, #14
 80012e0:	2207      	movs	r2, #7
 80012e2:	701a      	strb	r2, [r3, #0]
				break;
 80012e4:	e002      	b.n	80012ec <HCSR04_process_main+0xa4>
				break;
			case HCSR04_STATE_IDLE:
				//rien � faire, on attend une demande de mesure via HCSR04_run_measure()
				break;
			default:
				break;
 80012e6:	bf00      	nop
 80012e8:	e000      	b.n	80012ec <HCSR04_process_main+0xa4>
				break;
 80012ea:	bf00      	nop
	for(i=0; i<HCSR04_NB_SENSORS; i++)
 80012ec:	79fb      	ldrb	r3, [r7, #7]
 80012ee:	3301      	adds	r3, #1
 80012f0:	71fb      	strb	r3, [r7, #7]
 80012f2:	79fb      	ldrb	r3, [r7, #7]
 80012f4:	2b04      	cmp	r3, #4
 80012f6:	d9ad      	bls.n	8001254 <HCSR04_process_main+0xc>
		}
	}
}
 80012f8:	bf00      	nop
 80012fa:	bf00      	nop
 80012fc:	3708      	adds	r7, #8
 80012fe:	46bd      	mov	sp, r7
 8001300:	bd80      	pop	{r7, pc}
 8001302:	bf00      	nop
 8001304:	200009f4 	.word	0x200009f4

08001308 <HCSR04_compute_distance>:

static HAL_StatusTypeDef HCSR04_compute_distance(uint8_t id)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b084      	sub	sp, #16
 800130c:	af00      	add	r7, sp, #0
 800130e:	4603      	mov	r3, r0
 8001310:	71fb      	strb	r3, [r7, #7]
	uint32_t distance;

	sensors[id].distance = (uint16_t)0;	//hypoth�se tant qu'on a pas une valeur correcte.
 8001312:	79fb      	ldrb	r3, [r7, #7]
 8001314:	4a48      	ldr	r2, [pc, #288]	; (8001438 <HCSR04_compute_distance+0x130>)
 8001316:	015b      	lsls	r3, r3, #5
 8001318:	4413      	add	r3, r2
 800131a:	331c      	adds	r3, #28
 800131c:	2200      	movs	r2, #0
 800131e:	801a      	strh	r2, [r3, #0]

	if(sensors[id].state != HCSR04_STATE_ECHO_RECEIVED)
 8001320:	79fb      	ldrb	r3, [r7, #7]
 8001322:	4a45      	ldr	r2, [pc, #276]	; (8001438 <HCSR04_compute_distance+0x130>)
 8001324:	015b      	lsls	r3, r3, #5
 8001326:	4413      	add	r3, r2
 8001328:	330e      	adds	r3, #14
 800132a:	781b      	ldrb	r3, [r3, #0]
 800132c:	2b05      	cmp	r3, #5
 800132e:	d001      	beq.n	8001334 <HCSR04_compute_distance+0x2c>
		return HAL_ERROR;
 8001330:	2301      	movs	r3, #1
 8001332:	e07d      	b.n	8001430 <HCSR04_compute_distance+0x128>

	if(sensors[id].tfalling < sensors[id].trising)
 8001334:	79fb      	ldrb	r3, [r7, #7]
 8001336:	4a40      	ldr	r2, [pc, #256]	; (8001438 <HCSR04_compute_distance+0x130>)
 8001338:	015b      	lsls	r3, r3, #5
 800133a:	4413      	add	r3, r2
 800133c:	3314      	adds	r3, #20
 800133e:	681a      	ldr	r2, [r3, #0]
 8001340:	79fb      	ldrb	r3, [r7, #7]
 8001342:	493d      	ldr	r1, [pc, #244]	; (8001438 <HCSR04_compute_distance+0x130>)
 8001344:	015b      	lsls	r3, r3, #5
 8001346:	440b      	add	r3, r1
 8001348:	3318      	adds	r3, #24
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	429a      	cmp	r2, r3
 800134e:	d20e      	bcs.n	800136e <HCSR04_compute_distance+0x66>
		sensors[id].tfalling += HCSR04_PERIOD_TIMER;
 8001350:	79fb      	ldrb	r3, [r7, #7]
 8001352:	4a39      	ldr	r2, [pc, #228]	; (8001438 <HCSR04_compute_distance+0x130>)
 8001354:	015b      	lsls	r3, r3, #5
 8001356:	4413      	add	r3, r2
 8001358:	3314      	adds	r3, #20
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	79fa      	ldrb	r2, [r7, #7]
 800135e:	f503 431c 	add.w	r3, r3, #39936	; 0x9c00
 8001362:	3340      	adds	r3, #64	; 0x40
 8001364:	4934      	ldr	r1, [pc, #208]	; (8001438 <HCSR04_compute_distance+0x130>)
 8001366:	0152      	lsls	r2, r2, #5
 8001368:	440a      	add	r2, r1
 800136a:	3214      	adds	r2, #20
 800136c:	6013      	str	r3, [r2, #0]

	if(sensors[id].tfalling < sensors[id].trising)
 800136e:	79fb      	ldrb	r3, [r7, #7]
 8001370:	4a31      	ldr	r2, [pc, #196]	; (8001438 <HCSR04_compute_distance+0x130>)
 8001372:	015b      	lsls	r3, r3, #5
 8001374:	4413      	add	r3, r2
 8001376:	3314      	adds	r3, #20
 8001378:	681a      	ldr	r2, [r3, #0]
 800137a:	79fb      	ldrb	r3, [r7, #7]
 800137c:	492e      	ldr	r1, [pc, #184]	; (8001438 <HCSR04_compute_distance+0x130>)
 800137e:	015b      	lsls	r3, r3, #5
 8001380:	440b      	add	r3, r1
 8001382:	3318      	adds	r3, #24
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	429a      	cmp	r2, r3
 8001388:	d201      	bcs.n	800138e <HCSR04_compute_distance+0x86>
		return HAL_ERROR;
 800138a:	2301      	movs	r3, #1
 800138c:	e050      	b.n	8001430 <HCSR04_compute_distance+0x128>

	distance = sensors[id].tfalling - sensors[id].trising;
 800138e:	79fb      	ldrb	r3, [r7, #7]
 8001390:	4a29      	ldr	r2, [pc, #164]	; (8001438 <HCSR04_compute_distance+0x130>)
 8001392:	015b      	lsls	r3, r3, #5
 8001394:	4413      	add	r3, r2
 8001396:	3314      	adds	r3, #20
 8001398:	681a      	ldr	r2, [r3, #0]
 800139a:	79fb      	ldrb	r3, [r7, #7]
 800139c:	4926      	ldr	r1, [pc, #152]	; (8001438 <HCSR04_compute_distance+0x130>)
 800139e:	015b      	lsls	r3, r3, #5
 80013a0:	440b      	add	r3, r1
 80013a2:	3318      	adds	r3, #24
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	1ad3      	subs	r3, r2, r3
 80013a8:	60fb      	str	r3, [r7, #12]
	distance *=  HCSR04_PRESCALER_TIMER;	//distance est exprim� ici en pulses de timer purs
 80013aa:	68fa      	ldr	r2, [r7, #12]
 80013ac:	4613      	mov	r3, r2
 80013ae:	009b      	lsls	r3, r3, #2
 80013b0:	4413      	add	r3, r2
 80013b2:	015b      	lsls	r3, r3, #5
 80013b4:	60fb      	str	r3, [r7, #12]

	uint32_t freq;
	if(HCSR04_TIMER == TIMER1_ID)
	{
		//Fr�quence du TIMER1 est PCLK2 lorsque APB2 Prescaler vaut 1, sinon : PCLK2*2
		freq = HAL_RCC_GetPCLK2Freq();
 80013b6:	f002 feb5 	bl	8004124 <HAL_RCC_GetPCLK2Freq>
 80013ba:	60b8      	str	r0, [r7, #8]
		if((RCC->CFGR & RCC_CFGR_PPRE2) >> 11 != RCC_HCLK_DIV1)
 80013bc:	4b1f      	ldr	r3, [pc, #124]	; (800143c <HCSR04_compute_distance+0x134>)
 80013be:	685b      	ldr	r3, [r3, #4]
 80013c0:	0adb      	lsrs	r3, r3, #11
 80013c2:	f003 0307 	and.w	r3, r3, #7
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d002      	beq.n	80013d0 <HCSR04_compute_distance+0xc8>
			freq *= 2;
 80013ca:	68bb      	ldr	r3, [r7, #8]
 80013cc:	005b      	lsls	r3, r3, #1
 80013ce:	60bb      	str	r3, [r7, #8]
		//Fr�quence des TIMERS 2,3,4 est PCLK1 lorsque APB1 Prescaler vaut 1, sinon : PCLK1*2
		freq = HAL_RCC_GetPCLK1Freq();
		if((RCC->CFGR & RCC_CFGR_PPRE1) >> 8 != RCC_HCLK_DIV1)
			freq *= 2;
	}
	freq /= 1000000;	//fr�quence exprim�e en MHz
 80013d0:	68bb      	ldr	r3, [r7, #8]
 80013d2:	4a1b      	ldr	r2, [pc, #108]	; (8001440 <HCSR04_compute_distance+0x138>)
 80013d4:	fba2 2303 	umull	r2, r3, r2, r3
 80013d8:	0c9b      	lsrs	r3, r3, #18
 80013da:	60bb      	str	r3, [r7, #8]
	if(!freq)
 80013dc:	68bb      	ldr	r3, [r7, #8]
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d101      	bne.n	80013e6 <HCSR04_compute_distance+0xde>
		return HAL_ERROR;
 80013e2:	2301      	movs	r3, #1
 80013e4:	e024      	b.n	8001430 <HCSR04_compute_distance+0x128>

	distance /= freq;				//[us]
 80013e6:	68fa      	ldr	r2, [r7, #12]
 80013e8:	68bb      	ldr	r3, [r7, #8]
 80013ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80013ee:	60fb      	str	r3, [r7, #12]
	distance *= US_SPEED_IN_AIR;	//[um]
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	f44f 72ac 	mov.w	r2, #344	; 0x158
 80013f6:	fb02 f303 	mul.w	r3, r2, r3
 80013fa:	60fb      	str	r3, [r7, #12]
	distance /= 1000;				//distance aller-retour [mm]
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	4a11      	ldr	r2, [pc, #68]	; (8001444 <HCSR04_compute_distance+0x13c>)
 8001400:	fba2 2303 	umull	r2, r3, r2, r3
 8001404:	099b      	lsrs	r3, r3, #6
 8001406:	60fb      	str	r3, [r7, #12]
	distance /= 2;					//distance aller simple [mm]
 8001408:	68fb      	ldr	r3, [r7, #12]
 800140a:	085b      	lsrs	r3, r3, #1
 800140c:	60fb      	str	r3, [r7, #12]

	if(distance > 5000)//au del� 5m, on consid�re que la distance n'a pas �t� acquise (ou bien est infinie)
 800140e:	68fb      	ldr	r3, [r7, #12]
 8001410:	f241 3288 	movw	r2, #5000	; 0x1388
 8001414:	4293      	cmp	r3, r2
 8001416:	d901      	bls.n	800141c <HCSR04_compute_distance+0x114>
		distance = 0;
 8001418:	2300      	movs	r3, #0
 800141a:	60fb      	str	r3, [r7, #12]

	sensors[id].distance = (uint16_t)distance;
 800141c:	79fb      	ldrb	r3, [r7, #7]
 800141e:	68fa      	ldr	r2, [r7, #12]
 8001420:	b291      	uxth	r1, r2
 8001422:	4a05      	ldr	r2, [pc, #20]	; (8001438 <HCSR04_compute_distance+0x130>)
 8001424:	015b      	lsls	r3, r3, #5
 8001426:	4413      	add	r3, r2
 8001428:	331c      	adds	r3, #28
 800142a:	460a      	mov	r2, r1
 800142c:	801a      	strh	r2, [r3, #0]

	return HAL_OK;
 800142e:	2300      	movs	r3, #0
}
 8001430:	4618      	mov	r0, r3
 8001432:	3710      	adds	r7, #16
 8001434:	46bd      	mov	sp, r7
 8001436:	bd80      	pop	{r7, pc}
 8001438:	200009f4 	.word	0x200009f4
 800143c:	40021000 	.word	0x40021000
 8001440:	431bde83 	.word	0x431bde83
 8001444:	10624dd3 	.word	0x10624dd3

08001448 <HCSR04_get_value>:
 * @ret		HAL_OK si la mesure est disponible et fournie. HAL_ERROR sinon.
 * @pre		le capteur doit avoir �t� initialis� pr�alablement
 * @pre		distance doit �tre un pointeur non NULL
 */
HAL_StatusTypeDef HCSR04_get_value(uint8_t id, uint16_t * distance)
{
 8001448:	b480      	push	{r7}
 800144a:	b085      	sub	sp, #20
 800144c:	af00      	add	r7, sp, #0
 800144e:	4603      	mov	r3, r0
 8001450:	6039      	str	r1, [r7, #0]
 8001452:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef ret = HAL_BUSY;
 8001454:	2302      	movs	r3, #2
 8001456:	73fb      	strb	r3, [r7, #15]
	switch(sensors[id].state)
 8001458:	79fb      	ldrb	r3, [r7, #7]
 800145a:	4a1b      	ldr	r2, [pc, #108]	; (80014c8 <HCSR04_get_value+0x80>)
 800145c:	015b      	lsls	r3, r3, #5
 800145e:	4413      	add	r3, r2
 8001460:	330e      	adds	r3, #14
 8001462:	781b      	ldrb	r3, [r3, #0]
 8001464:	2b08      	cmp	r3, #8
 8001466:	d826      	bhi.n	80014b6 <HCSR04_get_value+0x6e>
 8001468:	a201      	add	r2, pc, #4	; (adr r2, 8001470 <HCSR04_get_value+0x28>)
 800146a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800146e:	bf00      	nop
 8001470:	080014b1 	.word	0x080014b1
 8001474:	080014b1 	.word	0x080014b1
 8001478:	080014b7 	.word	0x080014b7
 800147c:	080014b7 	.word	0x080014b7
 8001480:	080014b7 	.word	0x080014b7
 8001484:	080014b7 	.word	0x080014b7
 8001488:	080014ab 	.word	0x080014ab
 800148c:	080014b1 	.word	0x080014b1
 8001490:	08001495 	.word	0x08001495
	{
		case HCSR04_STATE_IDLE:	//on a re�u une distance
			*distance = sensors[id].distance;
 8001494:	79fb      	ldrb	r3, [r7, #7]
 8001496:	4a0c      	ldr	r2, [pc, #48]	; (80014c8 <HCSR04_get_value+0x80>)
 8001498:	015b      	lsls	r3, r3, #5
 800149a:	4413      	add	r3, r2
 800149c:	331c      	adds	r3, #28
 800149e:	881a      	ldrh	r2, [r3, #0]
 80014a0:	683b      	ldr	r3, [r7, #0]
 80014a2:	801a      	strh	r2, [r3, #0]
			ret = HAL_OK;
 80014a4:	2300      	movs	r3, #0
 80014a6:	73fb      	strb	r3, [r7, #15]
			break;
 80014a8:	e008      	b.n	80014bc <HCSR04_get_value+0x74>
		case HCSR04_STATE_TIMEOUT:
			ret = HAL_TIMEOUT;
 80014aa:	2303      	movs	r3, #3
 80014ac:	73fb      	strb	r3, [r7, #15]
			break;
 80014ae:	e005      	b.n	80014bc <HCSR04_get_value+0x74>
		case HCSR04_STATE_INEXISTANT:	//no break;		//il est anormal de demander la valeur d'un capteur non initialis�
		case HCSR04_STATE_INITIALIZED:	//no break;		//il est anormal de demander la valeur d'un capteur non lanc� en mesure.
		case HCSR04_STATE_ERROR:						//erreur interne lors du calcul de distance
			ret = HAL_ERROR;
 80014b0:	2301      	movs	r3, #1
 80014b2:	73fb      	strb	r3, [r7, #15]
			break;
 80014b4:	e002      	b.n	80014bc <HCSR04_get_value+0x74>
		default:
			ret = HAL_BUSY;	// tout les autres cas sont 'busy'
 80014b6:	2302      	movs	r3, #2
 80014b8:	73fb      	strb	r3, [r7, #15]
			break;
 80014ba:	bf00      	nop
	}
	return ret;
 80014bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80014be:	4618      	mov	r0, r3
 80014c0:	3714      	adds	r7, #20
 80014c2:	46bd      	mov	sp, r7
 80014c4:	bc80      	pop	{r7}
 80014c6:	4770      	bx	lr
 80014c8:	200009f4 	.word	0x200009f4

080014cc <DMA1_Channel1_IRQHandler>:
* @brief  This function handles DMA interrupt request.
* @param  None
* @retval None
*/
void DMA1_Channel1_IRQHandler(void)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	af00      	add	r7, sp, #0
	flag_new_sample_available = TRUE;
 80014d0:	4b07      	ldr	r3, [pc, #28]	; (80014f0 <DMA1_Channel1_IRQHandler+0x24>)
 80014d2:	2201      	movs	r2, #1
 80014d4:	601a      	str	r2, [r3, #0]
	HAL_DMA_IRQHandler(&hdma);
 80014d6:	4807      	ldr	r0, [pc, #28]	; (80014f4 <DMA1_Channel1_IRQHandler+0x28>)
 80014d8:	f001 ff82 	bl	80033e0 <HAL_DMA_IRQHandler>
	if(callback_function)
 80014dc:	4b06      	ldr	r3, [pc, #24]	; (80014f8 <DMA1_Channel1_IRQHandler+0x2c>)
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d002      	beq.n	80014ea <DMA1_Channel1_IRQHandler+0x1e>
		callback_function();
 80014e4:	4b04      	ldr	r3, [pc, #16]	; (80014f8 <DMA1_Channel1_IRQHandler+0x2c>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	4798      	blx	r3
}
 80014ea:	bf00      	nop
 80014ec:	bd80      	pop	{r7, pc}
 80014ee:	bf00      	nop
 80014f0:	20000ae8 	.word	0x20000ae8
 80014f4:	20000aa0 	.word	0x20000aa0
 80014f8:	20000ae4 	.word	0x20000ae4

080014fc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014fc:	b480      	push	{r7}
 80014fe:	b083      	sub	sp, #12
 8001500:	af00      	add	r7, sp, #0
 8001502:	4603      	mov	r3, r0
 8001504:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001506:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800150a:	2b00      	cmp	r3, #0
 800150c:	db0b      	blt.n	8001526 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800150e:	79fb      	ldrb	r3, [r7, #7]
 8001510:	f003 021f 	and.w	r2, r3, #31
 8001514:	4906      	ldr	r1, [pc, #24]	; (8001530 <__NVIC_EnableIRQ+0x34>)
 8001516:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800151a:	095b      	lsrs	r3, r3, #5
 800151c:	2001      	movs	r0, #1
 800151e:	fa00 f202 	lsl.w	r2, r0, r2
 8001522:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001526:	bf00      	nop
 8001528:	370c      	adds	r7, #12
 800152a:	46bd      	mov	sp, r7
 800152c:	bc80      	pop	{r7}
 800152e:	4770      	bx	lr
 8001530:	e000e100 	.word	0xe000e100

08001534 <EXTIT_set_callback>:

/*
 * @brief cette fonction permet de dclarer une fonction de callback, associe  un numro de broche.
 */
void EXTIT_set_callback(callback_extit_t fun, uint8_t pin_number, bool_e enable)
{
 8001534:	b580      	push	{r7, lr}
 8001536:	b084      	sub	sp, #16
 8001538:	af00      	add	r7, sp, #0
 800153a:	60f8      	str	r0, [r7, #12]
 800153c:	460b      	mov	r3, r1
 800153e:	607a      	str	r2, [r7, #4]
 8001540:	72fb      	strb	r3, [r7, #11]
	callbacks[pin_number] = fun;
 8001542:	7afb      	ldrb	r3, [r7, #11]
 8001544:	4907      	ldr	r1, [pc, #28]	; (8001564 <EXTIT_set_callback+0x30>)
 8001546:	68fa      	ldr	r2, [r7, #12]
 8001548:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	if(enable)
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	2b00      	cmp	r3, #0
 8001550:	d003      	beq.n	800155a <EXTIT_set_callback+0x26>
		EXTIT_enable(pin_number);
 8001552:	7afb      	ldrb	r3, [r7, #11]
 8001554:	4618      	mov	r0, r3
 8001556:	f000 f807 	bl	8001568 <EXTIT_enable>
}
 800155a:	bf00      	nop
 800155c:	3710      	adds	r7, #16
 800155e:	46bd      	mov	sp, r7
 8001560:	bd80      	pop	{r7, pc}
 8001562:	bf00      	nop
 8001564:	20000aec 	.word	0x20000aec

08001568 <EXTIT_enable>:

/*
 * @brief cette fonction autorise les interruptions externes correspondant au numro de broche demand.
 */
void EXTIT_enable(uint8_t pin_number)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b082      	sub	sp, #8
 800156c:	af00      	add	r7, sp, #0
 800156e:	4603      	mov	r3, r0
 8001570:	71fb      	strb	r3, [r7, #7]
	if(pin_number < 16)
 8001572:	79fb      	ldrb	r3, [r7, #7]
 8001574:	2b0f      	cmp	r3, #15
 8001576:	d80c      	bhi.n	8001592 <EXTIT_enable+0x2a>
		BIT_SET(enables, pin_number);
 8001578:	79fb      	ldrb	r3, [r7, #7]
 800157a:	2201      	movs	r2, #1
 800157c:	fa02 f303 	lsl.w	r3, r2, r3
 8001580:	b21a      	sxth	r2, r3
 8001582:	4b1f      	ldr	r3, [pc, #124]	; (8001600 <EXTIT_enable+0x98>)
 8001584:	881b      	ldrh	r3, [r3, #0]
 8001586:	b21b      	sxth	r3, r3
 8001588:	4313      	orrs	r3, r2
 800158a:	b21b      	sxth	r3, r3
 800158c:	b29a      	uxth	r2, r3
 800158e:	4b1c      	ldr	r3, [pc, #112]	; (8001600 <EXTIT_enable+0x98>)
 8001590:	801a      	strh	r2, [r3, #0]
	switch(pin_number)
 8001592:	79fb      	ldrb	r3, [r7, #7]
 8001594:	2b04      	cmp	r3, #4
 8001596:	d821      	bhi.n	80015dc <EXTIT_enable+0x74>
 8001598:	a201      	add	r2, pc, #4	; (adr r2, 80015a0 <EXTIT_enable+0x38>)
 800159a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800159e:	bf00      	nop
 80015a0:	080015b5 	.word	0x080015b5
 80015a4:	080015bd 	.word	0x080015bd
 80015a8:	080015c5 	.word	0x080015c5
 80015ac:	080015cd 	.word	0x080015cd
 80015b0:	080015d5 	.word	0x080015d5
	{
		case 0:	NVIC_EnableIRQ(EXTI0_IRQn);	break;
 80015b4:	2006      	movs	r0, #6
 80015b6:	f7ff ffa1 	bl	80014fc <__NVIC_EnableIRQ>
 80015ba:	e01d      	b.n	80015f8 <EXTIT_enable+0x90>
		case 1:	NVIC_EnableIRQ(EXTI1_IRQn);	break;
 80015bc:	2007      	movs	r0, #7
 80015be:	f7ff ff9d 	bl	80014fc <__NVIC_EnableIRQ>
 80015c2:	e019      	b.n	80015f8 <EXTIT_enable+0x90>
		case 2:	NVIC_EnableIRQ(EXTI2_IRQn);	break;
 80015c4:	2008      	movs	r0, #8
 80015c6:	f7ff ff99 	bl	80014fc <__NVIC_EnableIRQ>
 80015ca:	e015      	b.n	80015f8 <EXTIT_enable+0x90>
		case 3:	NVIC_EnableIRQ(EXTI3_IRQn);	break;
 80015cc:	2009      	movs	r0, #9
 80015ce:	f7ff ff95 	bl	80014fc <__NVIC_EnableIRQ>
 80015d2:	e011      	b.n	80015f8 <EXTIT_enable+0x90>
		case 4:	NVIC_EnableIRQ(EXTI4_IRQn);	break;
 80015d4:	200a      	movs	r0, #10
 80015d6:	f7ff ff91 	bl	80014fc <__NVIC_EnableIRQ>
 80015da:	e00d      	b.n	80015f8 <EXTIT_enable+0x90>
		default:
			if(pin_number < 10)
 80015dc:	79fb      	ldrb	r3, [r7, #7]
 80015de:	2b09      	cmp	r3, #9
 80015e0:	d803      	bhi.n	80015ea <EXTIT_enable+0x82>
				NVIC_EnableIRQ(EXTI9_5_IRQn);
 80015e2:	2017      	movs	r0, #23
 80015e4:	f7ff ff8a 	bl	80014fc <__NVIC_EnableIRQ>
			else if(pin_number < 16)
				NVIC_EnableIRQ(EXTI15_10_IRQn);
			break;
 80015e8:	e005      	b.n	80015f6 <EXTIT_enable+0x8e>
			else if(pin_number < 16)
 80015ea:	79fb      	ldrb	r3, [r7, #7]
 80015ec:	2b0f      	cmp	r3, #15
 80015ee:	d802      	bhi.n	80015f6 <EXTIT_enable+0x8e>
				NVIC_EnableIRQ(EXTI15_10_IRQn);
 80015f0:	2028      	movs	r0, #40	; 0x28
 80015f2:	f7ff ff83 	bl	80014fc <__NVIC_EnableIRQ>
			break;
 80015f6:	bf00      	nop
	}
}
 80015f8:	bf00      	nop
 80015fa:	3708      	adds	r7, #8
 80015fc:	46bd      	mov	sp, r7
 80015fe:	bd80      	pop	{r7, pc}
 8001600:	20000b2c 	.word	0x20000b2c

08001604 <EXTI_gpiopin_to_pin_number>:
	}
}


uint8_t EXTI_gpiopin_to_pin_number(uint16_t GPIO_PIN_x)
{
 8001604:	b480      	push	{r7}
 8001606:	b085      	sub	sp, #20
 8001608:	af00      	add	r7, sp, #0
 800160a:	4603      	mov	r3, r0
 800160c:	80fb      	strh	r3, [r7, #6]
	uint8_t ret = -1;
 800160e:	23ff      	movs	r3, #255	; 0xff
 8001610:	73fb      	strb	r3, [r7, #15]
	switch(GPIO_PIN_x)
 8001612:	88fb      	ldrh	r3, [r7, #6]
 8001614:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001618:	f000 80b8 	beq.w	800178c <EXTI_gpiopin_to_pin_number+0x188>
 800161c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001620:	f300 80b7 	bgt.w	8001792 <EXTI_gpiopin_to_pin_number+0x18e>
 8001624:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001628:	f000 80ad 	beq.w	8001786 <EXTI_gpiopin_to_pin_number+0x182>
 800162c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001630:	f300 80af 	bgt.w	8001792 <EXTI_gpiopin_to_pin_number+0x18e>
 8001634:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001638:	f000 80a2 	beq.w	8001780 <EXTI_gpiopin_to_pin_number+0x17c>
 800163c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001640:	f300 80a7 	bgt.w	8001792 <EXTI_gpiopin_to_pin_number+0x18e>
 8001644:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001648:	f000 8097 	beq.w	800177a <EXTI_gpiopin_to_pin_number+0x176>
 800164c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001650:	f300 809f 	bgt.w	8001792 <EXTI_gpiopin_to_pin_number+0x18e>
 8001654:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001658:	f000 808c 	beq.w	8001774 <EXTI_gpiopin_to_pin_number+0x170>
 800165c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001660:	f300 8097 	bgt.w	8001792 <EXTI_gpiopin_to_pin_number+0x18e>
 8001664:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001668:	f000 8081 	beq.w	800176e <EXTI_gpiopin_to_pin_number+0x16a>
 800166c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001670:	f300 808f 	bgt.w	8001792 <EXTI_gpiopin_to_pin_number+0x18e>
 8001674:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001678:	d076      	beq.n	8001768 <EXTI_gpiopin_to_pin_number+0x164>
 800167a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800167e:	f300 8088 	bgt.w	8001792 <EXTI_gpiopin_to_pin_number+0x18e>
 8001682:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001686:	d06c      	beq.n	8001762 <EXTI_gpiopin_to_pin_number+0x15e>
 8001688:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800168c:	f300 8081 	bgt.w	8001792 <EXTI_gpiopin_to_pin_number+0x18e>
 8001690:	2b80      	cmp	r3, #128	; 0x80
 8001692:	d063      	beq.n	800175c <EXTI_gpiopin_to_pin_number+0x158>
 8001694:	2b80      	cmp	r3, #128	; 0x80
 8001696:	dc7c      	bgt.n	8001792 <EXTI_gpiopin_to_pin_number+0x18e>
 8001698:	2b20      	cmp	r3, #32
 800169a:	dc47      	bgt.n	800172c <EXTI_gpiopin_to_pin_number+0x128>
 800169c:	2b00      	cmp	r3, #0
 800169e:	dd78      	ble.n	8001792 <EXTI_gpiopin_to_pin_number+0x18e>
 80016a0:	3b01      	subs	r3, #1
 80016a2:	2b1f      	cmp	r3, #31
 80016a4:	d875      	bhi.n	8001792 <EXTI_gpiopin_to_pin_number+0x18e>
 80016a6:	a201      	add	r2, pc, #4	; (adr r2, 80016ac <EXTI_gpiopin_to_pin_number+0xa8>)
 80016a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016ac:	08001733 	.word	0x08001733
 80016b0:	08001739 	.word	0x08001739
 80016b4:	08001793 	.word	0x08001793
 80016b8:	0800173f 	.word	0x0800173f
 80016bc:	08001793 	.word	0x08001793
 80016c0:	08001793 	.word	0x08001793
 80016c4:	08001793 	.word	0x08001793
 80016c8:	08001745 	.word	0x08001745
 80016cc:	08001793 	.word	0x08001793
 80016d0:	08001793 	.word	0x08001793
 80016d4:	08001793 	.word	0x08001793
 80016d8:	08001793 	.word	0x08001793
 80016dc:	08001793 	.word	0x08001793
 80016e0:	08001793 	.word	0x08001793
 80016e4:	08001793 	.word	0x08001793
 80016e8:	0800174b 	.word	0x0800174b
 80016ec:	08001793 	.word	0x08001793
 80016f0:	08001793 	.word	0x08001793
 80016f4:	08001793 	.word	0x08001793
 80016f8:	08001793 	.word	0x08001793
 80016fc:	08001793 	.word	0x08001793
 8001700:	08001793 	.word	0x08001793
 8001704:	08001793 	.word	0x08001793
 8001708:	08001793 	.word	0x08001793
 800170c:	08001793 	.word	0x08001793
 8001710:	08001793 	.word	0x08001793
 8001714:	08001793 	.word	0x08001793
 8001718:	08001793 	.word	0x08001793
 800171c:	08001793 	.word	0x08001793
 8001720:	08001793 	.word	0x08001793
 8001724:	08001793 	.word	0x08001793
 8001728:	08001751 	.word	0x08001751
 800172c:	2b40      	cmp	r3, #64	; 0x40
 800172e:	d012      	beq.n	8001756 <EXTI_gpiopin_to_pin_number+0x152>
		case GPIO_PIN_12:	ret = 12;	break;
		case GPIO_PIN_13:	ret = 13;	break;
		case GPIO_PIN_14:	ret = 14;	break;
		case GPIO_PIN_15:	ret = 15;	break;
		default:
			break;
 8001730:	e02f      	b.n	8001792 <EXTI_gpiopin_to_pin_number+0x18e>
		case GPIO_PIN_0:	ret = 0;	break;
 8001732:	2300      	movs	r3, #0
 8001734:	73fb      	strb	r3, [r7, #15]
 8001736:	e02d      	b.n	8001794 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_1:	ret = 1;	break;
 8001738:	2301      	movs	r3, #1
 800173a:	73fb      	strb	r3, [r7, #15]
 800173c:	e02a      	b.n	8001794 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_2:	ret = 2;	break;
 800173e:	2302      	movs	r3, #2
 8001740:	73fb      	strb	r3, [r7, #15]
 8001742:	e027      	b.n	8001794 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_3:	ret = 3;	break;
 8001744:	2303      	movs	r3, #3
 8001746:	73fb      	strb	r3, [r7, #15]
 8001748:	e024      	b.n	8001794 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_4:	ret = 4;	break;
 800174a:	2304      	movs	r3, #4
 800174c:	73fb      	strb	r3, [r7, #15]
 800174e:	e021      	b.n	8001794 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_5:	ret = 5;	break;
 8001750:	2305      	movs	r3, #5
 8001752:	73fb      	strb	r3, [r7, #15]
 8001754:	e01e      	b.n	8001794 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_6:	ret = 6;	break;
 8001756:	2306      	movs	r3, #6
 8001758:	73fb      	strb	r3, [r7, #15]
 800175a:	e01b      	b.n	8001794 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_7:	ret = 7;	break;
 800175c:	2307      	movs	r3, #7
 800175e:	73fb      	strb	r3, [r7, #15]
 8001760:	e018      	b.n	8001794 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_8:	ret = 8;	break;
 8001762:	2308      	movs	r3, #8
 8001764:	73fb      	strb	r3, [r7, #15]
 8001766:	e015      	b.n	8001794 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_9:	ret = 9;	break;
 8001768:	2309      	movs	r3, #9
 800176a:	73fb      	strb	r3, [r7, #15]
 800176c:	e012      	b.n	8001794 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_10:	ret = 10;	break;
 800176e:	230a      	movs	r3, #10
 8001770:	73fb      	strb	r3, [r7, #15]
 8001772:	e00f      	b.n	8001794 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_11:	ret = 11;	break;
 8001774:	230b      	movs	r3, #11
 8001776:	73fb      	strb	r3, [r7, #15]
 8001778:	e00c      	b.n	8001794 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_12:	ret = 12;	break;
 800177a:	230c      	movs	r3, #12
 800177c:	73fb      	strb	r3, [r7, #15]
 800177e:	e009      	b.n	8001794 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_13:	ret = 13;	break;
 8001780:	230d      	movs	r3, #13
 8001782:	73fb      	strb	r3, [r7, #15]
 8001784:	e006      	b.n	8001794 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_14:	ret = 14;	break;
 8001786:	230e      	movs	r3, #14
 8001788:	73fb      	strb	r3, [r7, #15]
 800178a:	e003      	b.n	8001794 <EXTI_gpiopin_to_pin_number+0x190>
		case GPIO_PIN_15:	ret = 15;	break;
 800178c:	230f      	movs	r3, #15
 800178e:	73fb      	strb	r3, [r7, #15]
 8001790:	e000      	b.n	8001794 <EXTI_gpiopin_to_pin_number+0x190>
			break;
 8001792:	bf00      	nop
	}
	return ret;
 8001794:	7bfb      	ldrb	r3, [r7, #15]
}
 8001796:	4618      	mov	r0, r3
 8001798:	3714      	adds	r7, #20
 800179a:	46bd      	mov	sp, r7
 800179c:	bc80      	pop	{r7}
 800179e:	4770      	bx	lr

080017a0 <EXTI_call>:

/*
 * pin vaut GPIO_PIN_x
 */
static void EXTI_call(uint8_t pin_number)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b084      	sub	sp, #16
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	4603      	mov	r3, r0
 80017a8:	71fb      	strb	r3, [r7, #7]
	uint16_t gpio_pin;
	gpio_pin = (uint16_t)(1) << (uint16_t)(pin_number);
 80017aa:	79fb      	ldrb	r3, [r7, #7]
 80017ac:	2201      	movs	r2, #1
 80017ae:	fa02 f303 	lsl.w	r3, r2, r3
 80017b2:	81fb      	strh	r3, [r7, #14]
	if(__HAL_GPIO_EXTI_GET_IT(gpio_pin))
 80017b4:	4b10      	ldr	r3, [pc, #64]	; (80017f8 <EXTI_call+0x58>)
 80017b6:	695a      	ldr	r2, [r3, #20]
 80017b8:	89fb      	ldrh	r3, [r7, #14]
 80017ba:	4013      	ands	r3, r2
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d016      	beq.n	80017ee <EXTI_call+0x4e>
	{
		__HAL_GPIO_EXTI_CLEAR_IT(gpio_pin);
 80017c0:	4a0d      	ldr	r2, [pc, #52]	; (80017f8 <EXTI_call+0x58>)
 80017c2:	89fb      	ldrh	r3, [r7, #14]
 80017c4:	6153      	str	r3, [r2, #20]
		if(enables & gpio_pin)
 80017c6:	4b0d      	ldr	r3, [pc, #52]	; (80017fc <EXTI_call+0x5c>)
 80017c8:	881a      	ldrh	r2, [r3, #0]
 80017ca:	89fb      	ldrh	r3, [r7, #14]
 80017cc:	4013      	ands	r3, r2
 80017ce:	b29b      	uxth	r3, r3
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d00c      	beq.n	80017ee <EXTI_call+0x4e>
		{
			if(callbacks[pin_number])
 80017d4:	79fb      	ldrb	r3, [r7, #7]
 80017d6:	4a0a      	ldr	r2, [pc, #40]	; (8001800 <EXTI_call+0x60>)
 80017d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d006      	beq.n	80017ee <EXTI_call+0x4e>
				(*callbacks[pin_number])(gpio_pin);
 80017e0:	79fb      	ldrb	r3, [r7, #7]
 80017e2:	4a07      	ldr	r2, [pc, #28]	; (8001800 <EXTI_call+0x60>)
 80017e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017e8:	89fa      	ldrh	r2, [r7, #14]
 80017ea:	4610      	mov	r0, r2
 80017ec:	4798      	blx	r3
		}
	}
}
 80017ee:	bf00      	nop
 80017f0:	3710      	adds	r7, #16
 80017f2:	46bd      	mov	sp, r7
 80017f4:	bd80      	pop	{r7, pc}
 80017f6:	bf00      	nop
 80017f8:	40010400 	.word	0x40010400
 80017fc:	20000b2c 	.word	0x20000b2c
 8001800:	20000aec 	.word	0x20000aec

08001804 <EXTI0_IRQHandler>:



void EXTI0_IRQHandler(void)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	af00      	add	r7, sp, #0
	EXTI_call(0);
 8001808:	2000      	movs	r0, #0
 800180a:	f7ff ffc9 	bl	80017a0 <EXTI_call>
}
 800180e:	bf00      	nop
 8001810:	bd80      	pop	{r7, pc}

08001812 <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 8001812:	b580      	push	{r7, lr}
 8001814:	af00      	add	r7, sp, #0
	EXTI_call(1);
 8001816:	2001      	movs	r0, #1
 8001818:	f7ff ffc2 	bl	80017a0 <EXTI_call>
}
 800181c:	bf00      	nop
 800181e:	bd80      	pop	{r7, pc}

08001820 <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	af00      	add	r7, sp, #0
	EXTI_call(2);
 8001824:	2002      	movs	r0, #2
 8001826:	f7ff ffbb 	bl	80017a0 <EXTI_call>
}
 800182a:	bf00      	nop
 800182c:	bd80      	pop	{r7, pc}

0800182e <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void)
{
 800182e:	b580      	push	{r7, lr}
 8001830:	af00      	add	r7, sp, #0
	EXTI_call(3);
 8001832:	2003      	movs	r0, #3
 8001834:	f7ff ffb4 	bl	80017a0 <EXTI_call>
}
 8001838:	bf00      	nop
 800183a:	bd80      	pop	{r7, pc}

0800183c <EXTI4_IRQHandler>:

void EXTI4_IRQHandler(void)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	af00      	add	r7, sp, #0
	EXTI_call(4);
 8001840:	2004      	movs	r0, #4
 8001842:	f7ff ffad 	bl	80017a0 <EXTI_call>
}
 8001846:	bf00      	nop
 8001848:	bd80      	pop	{r7, pc}

0800184a <EXTI9_5_IRQHandler>:


void EXTI9_5_IRQHandler(void)
{
 800184a:	b580      	push	{r7, lr}
 800184c:	af00      	add	r7, sp, #0
	EXTI_call(5);
 800184e:	2005      	movs	r0, #5
 8001850:	f7ff ffa6 	bl	80017a0 <EXTI_call>
	EXTI_call(6);
 8001854:	2006      	movs	r0, #6
 8001856:	f7ff ffa3 	bl	80017a0 <EXTI_call>
	EXTI_call(7);
 800185a:	2007      	movs	r0, #7
 800185c:	f7ff ffa0 	bl	80017a0 <EXTI_call>
	EXTI_call(8);
 8001860:	2008      	movs	r0, #8
 8001862:	f7ff ff9d 	bl	80017a0 <EXTI_call>
	EXTI_call(9);
 8001866:	2009      	movs	r0, #9
 8001868:	f7ff ff9a 	bl	80017a0 <EXTI_call>
}
 800186c:	bf00      	nop
 800186e:	bd80      	pop	{r7, pc}

08001870 <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	af00      	add	r7, sp, #0
	EXTI_call(10);
 8001874:	200a      	movs	r0, #10
 8001876:	f7ff ff93 	bl	80017a0 <EXTI_call>
	EXTI_call(11);
 800187a:	200b      	movs	r0, #11
 800187c:	f7ff ff90 	bl	80017a0 <EXTI_call>
	EXTI_call(12);
 8001880:	200c      	movs	r0, #12
 8001882:	f7ff ff8d 	bl	80017a0 <EXTI_call>
	EXTI_call(13);
 8001886:	200d      	movs	r0, #13
 8001888:	f7ff ff8a 	bl	80017a0 <EXTI_call>
	EXTI_call(14);
 800188c:	200e      	movs	r0, #14
 800188e:	f7ff ff87 	bl	80017a0 <EXTI_call>
	EXTI_call(15);
 8001892:	200f      	movs	r0, #15
 8001894:	f7ff ff84 	bl	80017a0 <EXTI_call>
}
 8001898:	bf00      	nop
 800189a:	bd80      	pop	{r7, pc}

0800189c <BSP_GPIO_Enable>:
 * @brief	Configuration des entrees/sorties des broches du microcontroleur.
 * @func	void BSP_GPIO_Enable(void)
 * @post	Activation des horloges des peripheriques GPIO
 */
void BSP_GPIO_Enable(void)
{
 800189c:	b480      	push	{r7}
 800189e:	b089      	sub	sp, #36	; 0x24
 80018a0:	af00      	add	r7, sp, #0
	//Activation des horloges des peripheriques GPIOx
	__HAL_RCC_GPIOA_CLK_ENABLE(); // Now defined in macros : stm32f1_hal_rcc.h (417)
 80018a2:	4b2d      	ldr	r3, [pc, #180]	; (8001958 <BSP_GPIO_Enable+0xbc>)
 80018a4:	699b      	ldr	r3, [r3, #24]
 80018a6:	4a2c      	ldr	r2, [pc, #176]	; (8001958 <BSP_GPIO_Enable+0xbc>)
 80018a8:	f043 0304 	orr.w	r3, r3, #4
 80018ac:	6193      	str	r3, [r2, #24]
 80018ae:	4b2a      	ldr	r3, [pc, #168]	; (8001958 <BSP_GPIO_Enable+0xbc>)
 80018b0:	699b      	ldr	r3, [r3, #24]
 80018b2:	f003 0304 	and.w	r3, r3, #4
 80018b6:	61bb      	str	r3, [r7, #24]
 80018b8:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80018ba:	4b27      	ldr	r3, [pc, #156]	; (8001958 <BSP_GPIO_Enable+0xbc>)
 80018bc:	699b      	ldr	r3, [r3, #24]
 80018be:	4a26      	ldr	r2, [pc, #152]	; (8001958 <BSP_GPIO_Enable+0xbc>)
 80018c0:	f043 0308 	orr.w	r3, r3, #8
 80018c4:	6193      	str	r3, [r2, #24]
 80018c6:	4b24      	ldr	r3, [pc, #144]	; (8001958 <BSP_GPIO_Enable+0xbc>)
 80018c8:	699b      	ldr	r3, [r3, #24]
 80018ca:	f003 0308 	and.w	r3, r3, #8
 80018ce:	617b      	str	r3, [r7, #20]
 80018d0:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80018d2:	4b21      	ldr	r3, [pc, #132]	; (8001958 <BSP_GPIO_Enable+0xbc>)
 80018d4:	699b      	ldr	r3, [r3, #24]
 80018d6:	4a20      	ldr	r2, [pc, #128]	; (8001958 <BSP_GPIO_Enable+0xbc>)
 80018d8:	f043 0310 	orr.w	r3, r3, #16
 80018dc:	6193      	str	r3, [r2, #24]
 80018de:	4b1e      	ldr	r3, [pc, #120]	; (8001958 <BSP_GPIO_Enable+0xbc>)
 80018e0:	699b      	ldr	r3, [r3, #24]
 80018e2:	f003 0310 	and.w	r3, r3, #16
 80018e6:	613b      	str	r3, [r7, #16]
 80018e8:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 80018ea:	4b1b      	ldr	r3, [pc, #108]	; (8001958 <BSP_GPIO_Enable+0xbc>)
 80018ec:	699b      	ldr	r3, [r3, #24]
 80018ee:	4a1a      	ldr	r2, [pc, #104]	; (8001958 <BSP_GPIO_Enable+0xbc>)
 80018f0:	f043 0320 	orr.w	r3, r3, #32
 80018f4:	6193      	str	r3, [r2, #24]
 80018f6:	4b18      	ldr	r3, [pc, #96]	; (8001958 <BSP_GPIO_Enable+0xbc>)
 80018f8:	699b      	ldr	r3, [r3, #24]
 80018fa:	f003 0320 	and.w	r3, r3, #32
 80018fe:	60fb      	str	r3, [r7, #12]
 8001900:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8001902:	4b15      	ldr	r3, [pc, #84]	; (8001958 <BSP_GPIO_Enable+0xbc>)
 8001904:	699b      	ldr	r3, [r3, #24]
 8001906:	4a14      	ldr	r2, [pc, #80]	; (8001958 <BSP_GPIO_Enable+0xbc>)
 8001908:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800190c:	6193      	str	r3, [r2, #24]
 800190e:	4b12      	ldr	r3, [pc, #72]	; (8001958 <BSP_GPIO_Enable+0xbc>)
 8001910:	699b      	ldr	r3, [r3, #24]
 8001912:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001916:	60bb      	str	r3, [r7, #8]
 8001918:	68bb      	ldr	r3, [r7, #8]

	__HAL_RCC_AFIO_CLK_ENABLE();
 800191a:	4b0f      	ldr	r3, [pc, #60]	; (8001958 <BSP_GPIO_Enable+0xbc>)
 800191c:	699b      	ldr	r3, [r3, #24]
 800191e:	4a0e      	ldr	r2, [pc, #56]	; (8001958 <BSP_GPIO_Enable+0xbc>)
 8001920:	f043 0301 	orr.w	r3, r3, #1
 8001924:	6193      	str	r3, [r2, #24]
 8001926:	4b0c      	ldr	r3, [pc, #48]	; (8001958 <BSP_GPIO_Enable+0xbc>)
 8001928:	699b      	ldr	r3, [r3, #24]
 800192a:	f003 0301 	and.w	r3, r3, #1
 800192e:	607b      	str	r3, [r7, #4]
 8001930:	687b      	ldr	r3, [r7, #4]

#if !MY_BLUEPILL_IS_COUNTERFEIT
	//Sur certaines bluepill contrefaites, il y a une mauvaise gestion du remap du JTAG... (notamment remarque si l'oscillateur HSE est actif).
	//Donc si vous avez vraiment besoin de PA15, ractivez ceci... mais viter d'utiliser la macro USE_MIDI ou autre usage de l'USB qui ncessite le HSE.
	__HAL_AFIO_REMAP_SWJ_NOJTAG();	//Pour pouvoir utiliser PA15 (et retirer l'affectation de cette broche au JTAG, non utilis)
 8001932:	4b0a      	ldr	r3, [pc, #40]	; (800195c <BSP_GPIO_Enable+0xc0>)
 8001934:	685b      	ldr	r3, [r3, #4]
 8001936:	61fb      	str	r3, [r7, #28]
 8001938:	69fb      	ldr	r3, [r7, #28]
 800193a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800193e:	61fb      	str	r3, [r7, #28]
 8001940:	69fb      	ldr	r3, [r7, #28]
 8001942:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001946:	61fb      	str	r3, [r7, #28]
 8001948:	4a04      	ldr	r2, [pc, #16]	; (800195c <BSP_GPIO_Enable+0xc0>)
 800194a:	69fb      	ldr	r3, [r7, #28]
 800194c:	6053      	str	r3, [r2, #4]
#endif
}
 800194e:	bf00      	nop
 8001950:	3724      	adds	r7, #36	; 0x24
 8001952:	46bd      	mov	sp, r7
 8001954:	bc80      	pop	{r7}
 8001956:	4770      	bx	lr
 8001958:	40021000 	.word	0x40021000
 800195c:	40010000 	.word	0x40010000

08001960 <BSP_GPIO_PinCfg>:
 * @param GPIO_Mode : GPIO_MODE_INPUT, GPIO_MODE_OUTPUT_PP, GPIO_MODE_OUTPUT_OD, GPIO_MODE_AF_PP, GPIO_MODE_AF_OD ou GPIO_MODE_ANALOG
 * @param GPIO_Pull : GPIO_NOPULL, GPIO_PULLUP, GPIO_PULLDOWN
 * @param GPIO_Speed : GPIO_SPEED_LOW (2MHz), GPIO_SPEED_MEDIUM (25MHz), GPIO_SPEED_HIGH (100MHz)
  */
void BSP_GPIO_PinCfg(GPIO_TypeDef * GPIOx, uint32_t GPIO_Pin, uint32_t GPIO_Mode, uint32_t GPIO_Pull, uint32_t GPIO_Speed)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b088      	sub	sp, #32
 8001964:	af00      	add	r7, sp, #0
 8001966:	60f8      	str	r0, [r7, #12]
 8001968:	60b9      	str	r1, [r7, #8]
 800196a:	607a      	str	r2, [r7, #4]
 800196c:	603b      	str	r3, [r7, #0]
	GPIO_InitTypeDef GPIO_InitStructure;					//Structure contenant les arguments de la fonction GPIO_Init
	GPIO_InitStructure.Pin = GPIO_Pin;
 800196e:	68bb      	ldr	r3, [r7, #8]
 8001970:	613b      	str	r3, [r7, #16]
	GPIO_InitStructure.Mode = GPIO_Mode;
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	617b      	str	r3, [r7, #20]
	GPIO_InitStructure.Pull = GPIO_Pull;
 8001976:	683b      	ldr	r3, [r7, #0]
 8001978:	61bb      	str	r3, [r7, #24]
	GPIO_InitStructure.Speed = GPIO_Speed;
 800197a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800197c:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStructure);
 800197e:	f107 0310 	add.w	r3, r7, #16
 8001982:	4619      	mov	r1, r3
 8001984:	68f8      	ldr	r0, [r7, #12]
 8001986:	f001 fe31 	bl	80035ec <HAL_GPIO_Init>
}
 800198a:	bf00      	nop
 800198c:	3720      	adds	r7, #32
 800198e:	46bd      	mov	sp, r7
 8001990:	bd80      	pop	{r7, pc}
	...

08001994 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8001994:	b480      	push	{r7}
 8001996:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001998:	f3bf 8f4f 	dsb	sy
}
 800199c:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800199e:	4b06      	ldr	r3, [pc, #24]	; (80019b8 <__NVIC_SystemReset+0x24>)
 80019a0:	68db      	ldr	r3, [r3, #12]
 80019a2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80019a6:	4904      	ldr	r1, [pc, #16]	; (80019b8 <__NVIC_SystemReset+0x24>)
 80019a8:	4b04      	ldr	r3, [pc, #16]	; (80019bc <__NVIC_SystemReset+0x28>)
 80019aa:	4313      	orrs	r3, r2
 80019ac:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80019ae:	f3bf 8f4f 	dsb	sy
}
 80019b2:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80019b4:	bf00      	nop
 80019b6:	e7fd      	b.n	80019b4 <__NVIC_SystemReset+0x20>
 80019b8:	e000ed00 	.word	0xe000ed00
 80019bc:	05fa0004 	.word	0x05fa0004

080019c0 <HAL_MspInit>:
static uart_id_e stderr_usart = DEFAULT_STDERR_USART;
static uart_id_e stdin_usart 	= DEFAULT_STDIN_USART;
static volatile uint32_t uart_initialized = FALSE;

void HAL_MspInit(void)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	af00      	add	r7, sp, #0
	BSP_GPIO_Enable();			//Activation des priphriques GPIO
 80019c4:	f7ff ff6a 	bl	800189c <BSP_GPIO_Enable>

	//Force reset de certains registres qui ne semblent pas tre correctement reset
	GPIOA->CRL = 0x44444444;
 80019c8:	4b25      	ldr	r3, [pc, #148]	; (8001a60 <HAL_MspInit+0xa0>)
 80019ca:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 80019ce:	601a      	str	r2, [r3, #0]
	GPIOA->CRH = 0x44444444;
 80019d0:	4b23      	ldr	r3, [pc, #140]	; (8001a60 <HAL_MspInit+0xa0>)
 80019d2:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 80019d6:	605a      	str	r2, [r3, #4]
	GPIOA->ODR = 0x00000000;
 80019d8:	4b21      	ldr	r3, [pc, #132]	; (8001a60 <HAL_MspInit+0xa0>)
 80019da:	2200      	movs	r2, #0
 80019dc:	60da      	str	r2, [r3, #12]
	GPIOA->CRL = 0x44444444;
 80019de:	4b20      	ldr	r3, [pc, #128]	; (8001a60 <HAL_MspInit+0xa0>)
 80019e0:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 80019e4:	601a      	str	r2, [r3, #0]
	GPIOB->CRH = 0x44444444;
 80019e6:	4b1f      	ldr	r3, [pc, #124]	; (8001a64 <HAL_MspInit+0xa4>)
 80019e8:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 80019ec:	605a      	str	r2, [r3, #4]
	GPIOB->ODR = 0x00000000;
 80019ee:	4b1d      	ldr	r3, [pc, #116]	; (8001a64 <HAL_MspInit+0xa4>)
 80019f0:	2200      	movs	r2, #0
 80019f2:	60da      	str	r2, [r3, #12]
	GPIOB->CRL = 0x44444444;
 80019f4:	4b1b      	ldr	r3, [pc, #108]	; (8001a64 <HAL_MspInit+0xa4>)
 80019f6:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 80019fa:	601a      	str	r2, [r3, #0]
	GPIOB->CRH = 0x44444444;
 80019fc:	4b19      	ldr	r3, [pc, #100]	; (8001a64 <HAL_MspInit+0xa4>)
 80019fe:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8001a02:	605a      	str	r2, [r3, #4]
	GPIOC->ODR = 0x00000000;
 8001a04:	4b18      	ldr	r3, [pc, #96]	; (8001a68 <HAL_MspInit+0xa8>)
 8001a06:	2200      	movs	r2, #0
 8001a08:	60da      	str	r2, [r3, #12]
	GPIOC->CRL = 0x44444444;
 8001a0a:	4b17      	ldr	r3, [pc, #92]	; (8001a68 <HAL_MspInit+0xa8>)
 8001a0c:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8001a10:	601a      	str	r2, [r3, #0]
	GPIOC->CRH = 0x44444444;
 8001a12:	4b15      	ldr	r3, [pc, #84]	; (8001a68 <HAL_MspInit+0xa8>)
 8001a14:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8001a18:	605a      	str	r2, [r3, #4]
	GPIOC->ODR = 0x00000000;
 8001a1a:	4b13      	ldr	r3, [pc, #76]	; (8001a68 <HAL_MspInit+0xa8>)
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	60da      	str	r2, [r3, #12]
	GPIOD->ODR = 0x00000000;
 8001a20:	4b12      	ldr	r3, [pc, #72]	; (8001a6c <HAL_MspInit+0xac>)
 8001a22:	2200      	movs	r2, #0
 8001a24:	60da      	str	r2, [r3, #12]
	GPIOD->CRL = 0x44444444;
 8001a26:	4b11      	ldr	r3, [pc, #68]	; (8001a6c <HAL_MspInit+0xac>)
 8001a28:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8001a2c:	601a      	str	r2, [r3, #0]
	GPIOD->CRH = 0x44444444;
 8001a2e:	4b0f      	ldr	r3, [pc, #60]	; (8001a6c <HAL_MspInit+0xac>)
 8001a30:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8001a34:	605a      	str	r2, [r3, #4]
	GPIOD->ODR = 0x00000000;
 8001a36:	4b0d      	ldr	r3, [pc, #52]	; (8001a6c <HAL_MspInit+0xac>)
 8001a38:	2200      	movs	r2, #0
 8001a3a:	60da      	str	r2, [r3, #12]
	GPIOE->ODR = 0x00000000;
 8001a3c:	4b0c      	ldr	r3, [pc, #48]	; (8001a70 <HAL_MspInit+0xb0>)
 8001a3e:	2200      	movs	r2, #0
 8001a40:	60da      	str	r2, [r3, #12]
	GPIOE->CRL = 0x44444444;
 8001a42:	4b0b      	ldr	r3, [pc, #44]	; (8001a70 <HAL_MspInit+0xb0>)
 8001a44:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8001a48:	601a      	str	r2, [r3, #0]
	GPIOE->CRH = 0x44444444;
 8001a4a:	4b09      	ldr	r3, [pc, #36]	; (8001a70 <HAL_MspInit+0xb0>)
 8001a4c:	f04f 3244 	mov.w	r2, #1145324612	; 0x44444444
 8001a50:	605a      	str	r2, [r3, #4]
	GPIOE->ODR = 0x00000000;
 8001a52:	4b07      	ldr	r3, [pc, #28]	; (8001a70 <HAL_MspInit+0xb0>)
 8001a54:	2200      	movs	r2, #0
 8001a56:	60da      	str	r2, [r3, #12]

	SYS_ClockConfig();			//Configuration des horloges.
 8001a58:	f000 f813 	bl	8001a82 <SYS_ClockConfig>
}
 8001a5c:	bf00      	nop
 8001a5e:	bd80      	pop	{r7, pc}
 8001a60:	40010800 	.word	0x40010800
 8001a64:	40010c00 	.word	0x40010c00
 8001a68:	40011000 	.word	0x40011000
 8001a6c:	40011400 	.word	0x40011400
 8001a70:	40011800 	.word	0x40011800

08001a74 <SYS_NVIC_PriorityGrouping>:

void SYS_NVIC_PriorityGrouping(void)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	af00      	add	r7, sp, #0
	//Pas de subpriority sur les interruptions
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a78:	2003      	movs	r0, #3
 8001a7a:	f001 fbed 	bl	8003258 <HAL_NVIC_SetPriorityGrouping>
}
 8001a7e:	bf00      	nop
 8001a80:	bd80      	pop	{r7, pc}

08001a82 <SYS_ClockConfig>:
 * 	LSE (low speed external)		= dsactiv
 * 	LSI (low speed internal)		= dsactiv
 *
 */
void SYS_ClockConfig(void)
{
 8001a82:	b580      	push	{r7, lr}
 8001a84:	b090      	sub	sp, #64	; 0x40
 8001a86:	af00      	add	r7, sp, #0
	 if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
	 {
	   Error_Handler();
	 }
#else
	RCC_OscInitTypeDef osc = {0};
 8001a88:	f107 0318 	add.w	r3, r7, #24
 8001a8c:	2228      	movs	r2, #40	; 0x28
 8001a8e:	2100      	movs	r1, #0
 8001a90:	4618      	mov	r0, r3
 8001a92:	f003 fb0b 	bl	80050ac <memset>
	osc.PLL.PLLState = RCC_PLL_ON;
 8001a96:	2302      	movs	r3, #2
 8001a98:	637b      	str	r3, [r7, #52]	; 0x34
	osc.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	63bb      	str	r3, [r7, #56]	; 0x38
	osc.PLL.PLLMUL = RCC_PLL_MUL16;
 8001a9e:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 8001aa2:	63fb      	str	r3, [r7, #60]	; 0x3c
	osc.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001aa4:	2302      	movs	r3, #2
 8001aa6:	61bb      	str	r3, [r7, #24]
	osc.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001aa8:	2310      	movs	r3, #16
 8001aaa:	62fb      	str	r3, [r7, #44]	; 0x2c
	osc.HSIState = RCC_HSI_ON;
 8001aac:	2301      	movs	r3, #1
 8001aae:	62bb      	str	r3, [r7, #40]	; 0x28
	osc.HSEState = RCC_HSE_OFF;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	61fb      	str	r3, [r7, #28]
	osc.LSEState = RCC_LSE_OFF;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_RCC_OscConfig(&osc);
 8001ab8:	f107 0318 	add.w	r3, r7, #24
 8001abc:	4618      	mov	r0, r3
 8001abe:	f001 ff49 	bl	8003954 <HAL_RCC_OscConfig>

	RCC_ClkInitTypeDef clkconfig;
	clkconfig.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	60fb      	str	r3, [r7, #12]
	clkconfig.APB1CLKDivider = RCC_HCLK_DIV2;
 8001ac6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001aca:	613b      	str	r3, [r7, #16]
	clkconfig.APB2CLKDivider = RCC_HCLK_DIV1;
 8001acc:	2300      	movs	r3, #0
 8001ace:	617b      	str	r3, [r7, #20]
	clkconfig.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ad0:	2302      	movs	r3, #2
 8001ad2:	60bb      	str	r3, [r7, #8]
	clkconfig.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_HCLK;
 8001ad4:	230f      	movs	r3, #15
 8001ad6:	607b      	str	r3, [r7, #4]
	HAL_RCC_ClockConfig(&clkconfig,FLASH_LATENCY_2);
 8001ad8:	1d3b      	adds	r3, r7, #4
 8001ada:	2102      	movs	r1, #2
 8001adc:	4618      	mov	r0, r3
 8001ade:	f002 f9b9 	bl	8003e54 <HAL_RCC_ClockConfig>

	//Les lignes ci-dessous permettent d'observer sur la broche PA8 la frquence d'horloge systme.
	//BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_8,GPIO_MODE_AF_PP,GPIO_NOPULL,GPIO_SPEED_HIGH);
	//HAL_RCC_MCOConfig(RCC_MCO,RCC_MCO1SOURCE_SYSCLK,RCC_MCODIV_1);
#endif
	SystemCoreClockUpdate();
 8001ae2:	f001 f9cd 	bl	8002e80 <SystemCoreClockUpdate>
}
 8001ae6:	bf00      	nop
 8001ae8:	3740      	adds	r7, #64	; 0x40
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bd80      	pop	{r7, pc}
	...

08001af0 <_exit>:

__attribute__((weak))
int _write(int file, char *ptr, int len);

__attribute__((weak))
void _exit(int status __unused) {
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b082      	sub	sp, #8
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
	_write(1, "exit", 4);
 8001af8:	2204      	movs	r2, #4
 8001afa:	4902      	ldr	r1, [pc, #8]	; (8001b04 <_exit+0x14>)
 8001afc:	2001      	movs	r0, #1
 8001afe:	f000 f8db 	bl	8001cb8 <_write>
	while (1) {
 8001b02:	e7fe      	b.n	8001b02 <_exit+0x12>
 8001b04:	0800af28 	.word	0x0800af28

08001b08 <_fstat>:
 Status of an open file. For consistency with other minimal implementations in these examples,
 all files are regarded as character special devices.
 The `sys/stat.h' header file required is distributed in the `include' subdirectory for this C library.
 */
__attribute__((weak))
int _fstat(int file __unused, struct stat *st) {
 8001b08:	b480      	push	{r7}
 8001b0a:	b083      	sub	sp, #12
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	6078      	str	r0, [r7, #4]
 8001b10:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001b12:	683b      	ldr	r3, [r7, #0]
 8001b14:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001b18:	605a      	str	r2, [r3, #4]
	return 0;
 8001b1a:	2300      	movs	r3, #0
}
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	370c      	adds	r7, #12
 8001b20:	46bd      	mov	sp, r7
 8001b22:	bc80      	pop	{r7}
 8001b24:	4770      	bx	lr

08001b26 <_getpid>:
/*
 getpid
 Process-ID; this is sometimes used to generate strings unlikely to conflict with other processes. Minimal implementation, for a system without processes:
 */
__attribute__((weak))
int _getpid() {
 8001b26:	b480      	push	{r7}
 8001b28:	af00      	add	r7, sp, #0
	return 1;
 8001b2a:	2301      	movs	r3, #1
}
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	bc80      	pop	{r7}
 8001b32:	4770      	bx	lr

08001b34 <_kill>:
/*
 kill
 Send a signal. Minimal implementation:
 */
__attribute__((weak))
int _kill(int pid __unused, int sig __unused) {
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b082      	sub	sp, #8
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]
 8001b3c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001b3e:	f003 f841 	bl	8004bc4 <__errno>
 8001b42:	4603      	mov	r3, r0
 8001b44:	2216      	movs	r2, #22
 8001b46:	601a      	str	r2, [r3, #0]
	return (-1);
 8001b48:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	3708      	adds	r7, #8
 8001b50:	46bd      	mov	sp, r7
 8001b52:	bd80      	pop	{r7, pc}

08001b54 <_sbrk>:
*/

register char * stack_ptr asm("sp");

caddr_t _sbrk(int incr)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b084      	sub	sp, #16
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001b5c:	4b11      	ldr	r3, [pc, #68]	; (8001ba4 <_sbrk+0x50>)
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d102      	bne.n	8001b6a <_sbrk+0x16>
		heap_end = &end;
 8001b64:	4b0f      	ldr	r3, [pc, #60]	; (8001ba4 <_sbrk+0x50>)
 8001b66:	4a10      	ldr	r2, [pc, #64]	; (8001ba8 <_sbrk+0x54>)
 8001b68:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001b6a:	4b0e      	ldr	r3, [pc, #56]	; (8001ba4 <_sbrk+0x50>)
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001b70:	4b0c      	ldr	r3, [pc, #48]	; (8001ba4 <_sbrk+0x50>)
 8001b72:	681a      	ldr	r2, [r3, #0]
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	4413      	add	r3, r2
 8001b78:	466a      	mov	r2, sp
 8001b7a:	4293      	cmp	r3, r2
 8001b7c:	d907      	bls.n	8001b8e <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8001b7e:	f003 f821 	bl	8004bc4 <__errno>
 8001b82:	4603      	mov	r3, r0
 8001b84:	220c      	movs	r2, #12
 8001b86:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8001b88:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001b8c:	e006      	b.n	8001b9c <_sbrk+0x48>
	}

	heap_end += incr;
 8001b8e:	4b05      	ldr	r3, [pc, #20]	; (8001ba4 <_sbrk+0x50>)
 8001b90:	681a      	ldr	r2, [r3, #0]
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	4413      	add	r3, r2
 8001b96:	4a03      	ldr	r2, [pc, #12]	; (8001ba4 <_sbrk+0x50>)
 8001b98:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001b9a:	68fb      	ldr	r3, [r7, #12]
}
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	3710      	adds	r7, #16
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	bd80      	pop	{r7, pc}
 8001ba4:	20000b38 	.word	0x20000b38
 8001ba8:	20000fe0 	.word	0x20000fe0

08001bac <_sbrk_r>:


void * _sbrk_r(struct _reent *ptr, ptrdiff_t incr)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b084      	sub	sp, #16
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]
 8001bb4:	6039      	str	r1, [r7, #0]
  char *ret;

  errno = 0;
 8001bb6:	f003 f805 	bl	8004bc4 <__errno>
 8001bba:	4603      	mov	r3, r0
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	601a      	str	r2, [r3, #0]
  if ((ret = (char *)(_sbrk (incr))) == (void *) -1 && errno != 0)
 8001bc0:	6838      	ldr	r0, [r7, #0]
 8001bc2:	f7ff ffc7 	bl	8001b54 <_sbrk>
 8001bc6:	60f8      	str	r0, [r7, #12]
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001bce:	d10b      	bne.n	8001be8 <_sbrk_r+0x3c>
 8001bd0:	f002 fff8 	bl	8004bc4 <__errno>
 8001bd4:	4603      	mov	r3, r0
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d005      	beq.n	8001be8 <_sbrk_r+0x3c>
    ptr->_errno = errno;
 8001bdc:	f002 fff2 	bl	8004bc4 <__errno>
 8001be0:	4603      	mov	r3, r0
 8001be2:	681a      	ldr	r2, [r3, #0]
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	601a      	str	r2, [r3, #0]
  return ret;
 8001be8:	68fb      	ldr	r3, [r7, #12]
}
 8001bea:	4618      	mov	r0, r3
 8001bec:	3710      	adds	r7, #16
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	bd80      	pop	{r7, pc}
	...

08001bf4 <SYS_set_std_usart>:
*/



void SYS_set_std_usart(uart_id_e in, uart_id_e out, uart_id_e err)
{
 8001bf4:	b480      	push	{r7}
 8001bf6:	b083      	sub	sp, #12
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	71fb      	strb	r3, [r7, #7]
 8001bfe:	460b      	mov	r3, r1
 8001c00:	71bb      	strb	r3, [r7, #6]
 8001c02:	4613      	mov	r3, r2
 8001c04:	717b      	strb	r3, [r7, #5]
	uart_initialized = 0xE5E0E5E0;
 8001c06:	4b08      	ldr	r3, [pc, #32]	; (8001c28 <SYS_set_std_usart+0x34>)
 8001c08:	4a08      	ldr	r2, [pc, #32]	; (8001c2c <SYS_set_std_usart+0x38>)
 8001c0a:	601a      	str	r2, [r3, #0]
	stdin_usart = in;
 8001c0c:	4a08      	ldr	r2, [pc, #32]	; (8001c30 <SYS_set_std_usart+0x3c>)
 8001c0e:	79fb      	ldrb	r3, [r7, #7]
 8001c10:	7013      	strb	r3, [r2, #0]
	stdout_usart = out;
 8001c12:	4a08      	ldr	r2, [pc, #32]	; (8001c34 <SYS_set_std_usart+0x40>)
 8001c14:	79bb      	ldrb	r3, [r7, #6]
 8001c16:	7013      	strb	r3, [r2, #0]
	stderr_usart = err;
 8001c18:	4a07      	ldr	r2, [pc, #28]	; (8001c38 <SYS_set_std_usart+0x44>)
 8001c1a:	797b      	ldrb	r3, [r7, #5]
 8001c1c:	7013      	strb	r3, [r2, #0]
}
 8001c1e:	bf00      	nop
 8001c20:	370c      	adds	r7, #12
 8001c22:	46bd      	mov	sp, r7
 8001c24:	bc80      	pop	{r7}
 8001c26:	4770      	bx	lr
 8001c28:	20000b34 	.word	0x20000b34
 8001c2c:	e5e0e5e0 	.word	0xe5e0e5e0
 8001c30:	20000b30 	.word	0x20000b30
 8001c34:	20000b2e 	.word	0x20000b2e
 8001c38:	20000b2f 	.word	0x20000b2f

08001c3c <_read>:
 read
 Read a character to a file. `libc' subroutines will use this system routine for input from all files, including stdin
 Returns -1 on error or blocks until the number of characters have been read.
 */
__attribute__((weak))
int _read(int file, char *ptr, int len) {
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b088      	sub	sp, #32
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	60f8      	str	r0, [r7, #12]
 8001c44:	60b9      	str	r1, [r7, #8]
 8001c46:	607a      	str	r2, [r7, #4]
	int n;
	int num = 0;
 8001c48:	2300      	movs	r3, #0
 8001c4a:	61bb      	str	r3, [r7, #24]
	switch (file) {
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d122      	bne.n	8001c98 <_read+0x5c>
		case STDIN_FILENO:
			for (n = 0; n < len; n++)
 8001c52:	2300      	movs	r3, #0
 8001c54:	61fb      	str	r3, [r7, #28]
 8001c56:	e01a      	b.n	8001c8e <_read+0x52>
			{
				/*while ((stdin_usart->SR & USART_FLAG_RXNE) == (uint16_t)RESET);
				char c = (char)(stdin_usart->DR & (uint16_t)0x01FF);*/
				char c;
				while(!UART_data_ready(stdin_usart));	//Blocant.
 8001c58:	bf00      	nop
 8001c5a:	4b16      	ldr	r3, [pc, #88]	; (8001cb4 <_read+0x78>)
 8001c5c:	781b      	ldrb	r3, [r3, #0]
 8001c5e:	4618      	mov	r0, r3
 8001c60:	f000 fcf8 	bl	8002654 <UART_data_ready>
 8001c64:	4603      	mov	r3, r0
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d0f7      	beq.n	8001c5a <_read+0x1e>
				c = UART_get_next_byte(stdin_usart);
 8001c6a:	4b12      	ldr	r3, [pc, #72]	; (8001cb4 <_read+0x78>)
 8001c6c:	781b      	ldrb	r3, [r3, #0]
 8001c6e:	4618      	mov	r0, r3
 8001c70:	f000 fd0e 	bl	8002690 <UART_get_next_byte>
 8001c74:	4603      	mov	r3, r0
 8001c76:	75fb      	strb	r3, [r7, #23]
				*ptr++ = c;
 8001c78:	68bb      	ldr	r3, [r7, #8]
 8001c7a:	1c5a      	adds	r2, r3, #1
 8001c7c:	60ba      	str	r2, [r7, #8]
 8001c7e:	7dfa      	ldrb	r2, [r7, #23]
 8001c80:	701a      	strb	r2, [r3, #0]
				num++;
 8001c82:	69bb      	ldr	r3, [r7, #24]
 8001c84:	3301      	adds	r3, #1
 8001c86:	61bb      	str	r3, [r7, #24]
			for (n = 0; n < len; n++)
 8001c88:	69fb      	ldr	r3, [r7, #28]
 8001c8a:	3301      	adds	r3, #1
 8001c8c:	61fb      	str	r3, [r7, #28]
 8001c8e:	69fa      	ldr	r2, [r7, #28]
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	429a      	cmp	r2, r3
 8001c94:	dbe0      	blt.n	8001c58 <_read+0x1c>
			}
			break;
 8001c96:	e007      	b.n	8001ca8 <_read+0x6c>
		default:
			errno = EBADF;
 8001c98:	f002 ff94 	bl	8004bc4 <__errno>
 8001c9c:	4603      	mov	r3, r0
 8001c9e:	2209      	movs	r2, #9
 8001ca0:	601a      	str	r2, [r3, #0]
			return -1;
 8001ca2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001ca6:	e000      	b.n	8001caa <_read+0x6e>
	}
	return num;
 8001ca8:	69bb      	ldr	r3, [r7, #24]
}
 8001caa:	4618      	mov	r0, r3
 8001cac:	3720      	adds	r7, #32
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	bd80      	pop	{r7, pc}
 8001cb2:	bf00      	nop
 8001cb4:	20000b30 	.word	0x20000b30

08001cb8 <_write>:
 write
 Write a character to a file. `libc' subroutines will use this system routine for output to all files, including stdout
 Returns -1 on error or number of bytes sent
 */
__attribute__((weak))
int _write(int file, char *ptr, int len) {
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b086      	sub	sp, #24
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	60f8      	str	r0, [r7, #12]
 8001cc0:	60b9      	str	r1, [r7, #8]
 8001cc2:	607a      	str	r2, [r7, #4]
	int n;
	switch (file) {
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	2b01      	cmp	r3, #1
 8001cc8:	d003      	beq.n	8001cd2 <_write+0x1a>
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	2b02      	cmp	r3, #2
 8001cce:	d014      	beq.n	8001cfa <_write+0x42>
 8001cd0:	e027      	b.n	8001d22 <_write+0x6a>
		case STDOUT_FILENO: /*stdout*/
			//UART_puts(stdout_usart,ptr, len);

			for (n = 0; n < len; n++)
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	617b      	str	r3, [r7, #20]
 8001cd6:	e00b      	b.n	8001cf0 <_write+0x38>
			{
#if TRACE
				trace_putchar(*ptr++);
#else
				UART_putc(stdout_usart,*ptr++);
 8001cd8:	4b18      	ldr	r3, [pc, #96]	; (8001d3c <_write+0x84>)
 8001cda:	7818      	ldrb	r0, [r3, #0]
 8001cdc:	68bb      	ldr	r3, [r7, #8]
 8001cde:	1c5a      	adds	r2, r3, #1
 8001ce0:	60ba      	str	r2, [r7, #8]
 8001ce2:	781b      	ldrb	r3, [r3, #0]
 8001ce4:	4619      	mov	r1, r3
 8001ce6:	f000 fd2f 	bl	8002748 <UART_putc>
			for (n = 0; n < len; n++)
 8001cea:	697b      	ldr	r3, [r7, #20]
 8001cec:	3301      	adds	r3, #1
 8001cee:	617b      	str	r3, [r7, #20]
 8001cf0:	697a      	ldr	r2, [r7, #20]
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	429a      	cmp	r2, r3
 8001cf6:	dbef      	blt.n	8001cd8 <_write+0x20>
#endif
			}
			break;
 8001cf8:	e01b      	b.n	8001d32 <_write+0x7a>
		case STDERR_FILENO: /* stderr */
			for (n = 0; n < len; n++)
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	617b      	str	r3, [r7, #20]
 8001cfe:	e00b      	b.n	8001d18 <_write+0x60>
				//while ((stderr_usart->SR & USART_FLAG_TC) == (uint16_t)RESET);
				//stderr_usart->DR = (*ptr++ & (uint16_t)0x01FF);
#if TRACE
				trace_putchar(*ptr++);
#else
				UART_putc(stderr_usart,*ptr++);
 8001d00:	4b0f      	ldr	r3, [pc, #60]	; (8001d40 <_write+0x88>)
 8001d02:	7818      	ldrb	r0, [r3, #0]
 8001d04:	68bb      	ldr	r3, [r7, #8]
 8001d06:	1c5a      	adds	r2, r3, #1
 8001d08:	60ba      	str	r2, [r7, #8]
 8001d0a:	781b      	ldrb	r3, [r3, #0]
 8001d0c:	4619      	mov	r1, r3
 8001d0e:	f000 fd1b 	bl	8002748 <UART_putc>
			for (n = 0; n < len; n++)
 8001d12:	697b      	ldr	r3, [r7, #20]
 8001d14:	3301      	adds	r3, #1
 8001d16:	617b      	str	r3, [r7, #20]
 8001d18:	697a      	ldr	r2, [r7, #20]
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	429a      	cmp	r2, r3
 8001d1e:	dbef      	blt.n	8001d00 <_write+0x48>
#endif
			}
			break;
 8001d20:	e007      	b.n	8001d32 <_write+0x7a>
		default:
			errno = EBADF;
 8001d22:	f002 ff4f 	bl	8004bc4 <__errno>
 8001d26:	4603      	mov	r3, r0
 8001d28:	2209      	movs	r2, #9
 8001d2a:	601a      	str	r2, [r3, #0]
			return -1;
 8001d2c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001d30:	e000      	b.n	8001d34 <_write+0x7c>
	}
	return len;
 8001d32:	687b      	ldr	r3, [r7, #4]
}
 8001d34:	4618      	mov	r0, r3
 8001d36:	3718      	adds	r7, #24
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	bd80      	pop	{r7, pc}
 8001d3c:	20000b2e 	.word	0x20000b2e
 8001d40:	20000b2f 	.word	0x20000b2f

08001d44 <dump_printf>:


#define DUMP_PRINTF_BUFFER_SIZE	256
uint32_t dump_printf(const char *format, ...) {
 8001d44:	b40f      	push	{r0, r1, r2, r3}
 8001d46:	b580      	push	{r7, lr}
 8001d48:	b0c2      	sub	sp, #264	; 0x108
 8001d4a:	af00      	add	r7, sp, #0
	uint32_t ret;

	va_list args_list;
	va_start(args_list, format);
 8001d4c:	f507 738a 	add.w	r3, r7, #276	; 0x114
 8001d50:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
	uint8_t buf[DUMP_PRINTF_BUFFER_SIZE];

	ret = (uint32_t)vsnprintf((char*)buf, DUMP_PRINTF_BUFFER_SIZE, format, args_list);	//Prpare la chaine  envoyer.
 8001d54:	4638      	mov	r0, r7
 8001d56:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8001d5a:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8001d5e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001d62:	f005 ff3f 	bl	8007be4 <vsnprintf>
 8001d66:	4603      	mov	r3, r0
 8001d68:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
	if(ret >= DUMP_PRINTF_BUFFER_SIZE)
 8001d6c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8001d70:	2bff      	cmp	r3, #255	; 0xff
 8001d72:	d902      	bls.n	8001d7a <dump_printf+0x36>
		ret = DUMP_PRINTF_BUFFER_SIZE-1;
 8001d74:	23ff      	movs	r3, #255	; 0xff
 8001d76:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104

	UART_impolite_force_puts_on_uart(UART2_ID, buf, ret);
 8001d7a:	463b      	mov	r3, r7
 8001d7c:	f8d7 2104 	ldr.w	r2, [r7, #260]	; 0x104
 8001d80:	4619      	mov	r1, r3
 8001d82:	2001      	movs	r0, #1
 8001d84:	f000 fd22 	bl	80027cc <UART_impolite_force_puts_on_uart>

	va_end(args_list);
	return ret;
 8001d88:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
}
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	f507 7784 	add.w	r7, r7, #264	; 0x108
 8001d92:	46bd      	mov	sp, r7
 8001d94:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001d98:	b004      	add	sp, #16
 8001d9a:	4770      	bx	lr

08001d9c <dump_trap_info>:
	dump_printf("ASSERT FAILED file : %s, line %ld\n", file, line);
	while(1);
}


void dump_trap_info(uint32_t stack_ptr[], uint32_t lr) {
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b086      	sub	sp, #24
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]
 8001da4:	6039      	str	r1, [r7, #0]
	extern char _estack;	//Defined by the linker, end of stack
	if(uart_initialized != 0xE5E0E5E0)
 8001da6:	4b51      	ldr	r3, [pc, #324]	; (8001eec <dump_trap_info+0x150>)
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	4a51      	ldr	r2, [pc, #324]	; (8001ef0 <dump_trap_info+0x154>)
 8001dac:	4293      	cmp	r3, r2
 8001dae:	d001      	beq.n	8001db4 <dump_trap_info+0x18>
	{
		NVIC_SystemReset();
 8001db0:	f7ff fdf0 	bl	8001994 <__NVIC_SystemReset>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001db4:	f3ef 8305 	mrs	r3, IPSR
 8001db8:	60fb      	str	r3, [r7, #12]
  return(result);
 8001dba:	68fb      	ldr	r3, [r7, #12]
	}
	dump_printf("FATAL Error ! Exception %ld\n", __get_IPSR() & 0xFF);
 8001dbc:	b2db      	uxtb	r3, r3
 8001dbe:	4619      	mov	r1, r3
 8001dc0:	484c      	ldr	r0, [pc, #304]	; (8001ef4 <dump_trap_info+0x158>)
 8001dc2:	f7ff ffbf 	bl	8001d44 <dump_printf>
		13 = Reserved
		14 = PendSV
		15 = SysTick
		16 = IRQ0.
	*/
	if(lr & 0x00000008)
 8001dc6:	683b      	ldr	r3, [r7, #0]
 8001dc8:	f003 0308 	and.w	r3, r3, #8
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d003      	beq.n	8001dd8 <dump_trap_info+0x3c>
		dump_printf("CPU was in thread mode\n");
 8001dd0:	4849      	ldr	r0, [pc, #292]	; (8001ef8 <dump_trap_info+0x15c>)
 8001dd2:	f7ff ffb7 	bl	8001d44 <dump_printf>
 8001dd6:	e002      	b.n	8001dde <dump_trap_info+0x42>
	else dump_printf("CPU was in handler mode\n");
 8001dd8:	4848      	ldr	r0, [pc, #288]	; (8001efc <dump_trap_info+0x160>)
 8001dda:	f7ff ffb3 	bl	8001d44 <dump_printf>

	int offset, i;
	offset = 0;
 8001dde:	2300      	movs	r3, #0
 8001de0:	617b      	str	r3, [r7, #20]

	dump_printf("CPU status was:\n");
 8001de2:	4847      	ldr	r0, [pc, #284]	; (8001f00 <dump_trap_info+0x164>)
 8001de4:	f7ff ffae 	bl	8001d44 <dump_printf>
	dump_printf("-  R0: 0x%08lX  R1: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 8001de8:	697b      	ldr	r3, [r7, #20]
 8001dea:	009b      	lsls	r3, r3, #2
 8001dec:	687a      	ldr	r2, [r7, #4]
 8001dee:	4413      	add	r3, r2
 8001df0:	6819      	ldr	r1, [r3, #0]
 8001df2:	697b      	ldr	r3, [r7, #20]
 8001df4:	3301      	adds	r3, #1
 8001df6:	009b      	lsls	r3, r3, #2
 8001df8:	687a      	ldr	r2, [r7, #4]
 8001dfa:	4413      	add	r3, r2
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	461a      	mov	r2, r3
 8001e00:	4840      	ldr	r0, [pc, #256]	; (8001f04 <dump_trap_info+0x168>)
 8001e02:	f7ff ff9f 	bl	8001d44 <dump_printf>
 8001e06:	697b      	ldr	r3, [r7, #20]
 8001e08:	3302      	adds	r3, #2
 8001e0a:	617b      	str	r3, [r7, #20]
	dump_printf("-  R2: 0x%08lX  R3: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 8001e0c:	697b      	ldr	r3, [r7, #20]
 8001e0e:	009b      	lsls	r3, r3, #2
 8001e10:	687a      	ldr	r2, [r7, #4]
 8001e12:	4413      	add	r3, r2
 8001e14:	6819      	ldr	r1, [r3, #0]
 8001e16:	697b      	ldr	r3, [r7, #20]
 8001e18:	3301      	adds	r3, #1
 8001e1a:	009b      	lsls	r3, r3, #2
 8001e1c:	687a      	ldr	r2, [r7, #4]
 8001e1e:	4413      	add	r3, r2
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	461a      	mov	r2, r3
 8001e24:	4838      	ldr	r0, [pc, #224]	; (8001f08 <dump_trap_info+0x16c>)
 8001e26:	f7ff ff8d 	bl	8001d44 <dump_printf>
 8001e2a:	697b      	ldr	r3, [r7, #20]
 8001e2c:	3302      	adds	r3, #2
 8001e2e:	617b      	str	r3, [r7, #20]
	dump_printf("- R12: 0x%08lX\n", stack_ptr[offset++]);
 8001e30:	697b      	ldr	r3, [r7, #20]
 8001e32:	1c5a      	adds	r2, r3, #1
 8001e34:	617a      	str	r2, [r7, #20]
 8001e36:	009b      	lsls	r3, r3, #2
 8001e38:	687a      	ldr	r2, [r7, #4]
 8001e3a:	4413      	add	r3, r2
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	4619      	mov	r1, r3
 8001e40:	4832      	ldr	r0, [pc, #200]	; (8001f0c <dump_trap_info+0x170>)
 8001e42:	f7ff ff7f 	bl	8001d44 <dump_printf>
	dump_printf("- LR:   0x%08lX\n", stack_ptr[offset++]);
 8001e46:	697b      	ldr	r3, [r7, #20]
 8001e48:	1c5a      	adds	r2, r3, #1
 8001e4a:	617a      	str	r2, [r7, #20]
 8001e4c:	009b      	lsls	r3, r3, #2
 8001e4e:	687a      	ldr	r2, [r7, #4]
 8001e50:	4413      	add	r3, r2
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	4619      	mov	r1, r3
 8001e56:	482e      	ldr	r0, [pc, #184]	; (8001f10 <dump_trap_info+0x174>)
 8001e58:	f7ff ff74 	bl	8001d44 <dump_printf>
	dump_printf("- PC:   0x%08lX\n", stack_ptr[offset++]);
 8001e5c:	697b      	ldr	r3, [r7, #20]
 8001e5e:	1c5a      	adds	r2, r3, #1
 8001e60:	617a      	str	r2, [r7, #20]
 8001e62:	009b      	lsls	r3, r3, #2
 8001e64:	687a      	ldr	r2, [r7, #4]
 8001e66:	4413      	add	r3, r2
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	4619      	mov	r1, r3
 8001e6c:	4829      	ldr	r0, [pc, #164]	; (8001f14 <dump_trap_info+0x178>)
 8001e6e:	f7ff ff69 	bl	8001d44 <dump_printf>
	dump_printf("- xPSR: 0x%08lX\n\n", stack_ptr[offset++]);
 8001e72:	697b      	ldr	r3, [r7, #20]
 8001e74:	1c5a      	adds	r2, r3, #1
 8001e76:	617a      	str	r2, [r7, #20]
 8001e78:	009b      	lsls	r3, r3, #2
 8001e7a:	687a      	ldr	r2, [r7, #4]
 8001e7c:	4413      	add	r3, r2
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	4619      	mov	r1, r3
 8001e82:	4825      	ldr	r0, [pc, #148]	; (8001f18 <dump_trap_info+0x17c>)
 8001e84:	f7ff ff5e 	bl	8001d44 <dump_printf>
		dump_printf("- FPSCR: 0x%08lX\n", stack_ptr[offset++]);
		offset++; //empty value at end
	}
	*/

	dump_printf("Stack was: \n");
 8001e88:	4824      	ldr	r0, [pc, #144]	; (8001f1c <dump_trap_info+0x180>)
 8001e8a:	f7ff ff5b 	bl	8001d44 <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 8001e8e:	2300      	movs	r3, #0
 8001e90:	613b      	str	r3, [r7, #16]
 8001e92:	e019      	b.n	8001ec8 <dump_trap_info+0x12c>
		if(!((i + 1) % 4) && i)
 8001e94:	693b      	ldr	r3, [r7, #16]
 8001e96:	3301      	adds	r3, #1
 8001e98:	f003 0303 	and.w	r3, r3, #3
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d105      	bne.n	8001eac <dump_trap_info+0x110>
 8001ea0:	693b      	ldr	r3, [r7, #16]
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d002      	beq.n	8001eac <dump_trap_info+0x110>
			dump_printf("\n");
 8001ea6:	481e      	ldr	r0, [pc, #120]	; (8001f20 <dump_trap_info+0x184>)
 8001ea8:	f7ff ff4c 	bl	8001d44 <dump_printf>
		dump_printf("0x%08lX ", stack_ptr[offset++]);
 8001eac:	697b      	ldr	r3, [r7, #20]
 8001eae:	1c5a      	adds	r2, r3, #1
 8001eb0:	617a      	str	r2, [r7, #20]
 8001eb2:	009b      	lsls	r3, r3, #2
 8001eb4:	687a      	ldr	r2, [r7, #4]
 8001eb6:	4413      	add	r3, r2
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	4619      	mov	r1, r3
 8001ebc:	4819      	ldr	r0, [pc, #100]	; (8001f24 <dump_trap_info+0x188>)
 8001ebe:	f7ff ff41 	bl	8001d44 <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 8001ec2:	693b      	ldr	r3, [r7, #16]
 8001ec4:	3301      	adds	r3, #1
 8001ec6:	613b      	str	r3, [r7, #16]
 8001ec8:	693b      	ldr	r3, [r7, #16]
 8001eca:	2b1f      	cmp	r3, #31
 8001ecc:	dc06      	bgt.n	8001edc <dump_trap_info+0x140>
 8001ece:	697b      	ldr	r3, [r7, #20]
 8001ed0:	009b      	lsls	r3, r3, #2
 8001ed2:	687a      	ldr	r2, [r7, #4]
 8001ed4:	4413      	add	r3, r2
 8001ed6:	4a14      	ldr	r2, [pc, #80]	; (8001f28 <dump_trap_info+0x18c>)
 8001ed8:	4293      	cmp	r3, r2
 8001eda:	d3db      	bcc.n	8001e94 <dump_trap_info+0xf8>
	}
	dump_printf("\n");
 8001edc:	4810      	ldr	r0, [pc, #64]	; (8001f20 <dump_trap_info+0x184>)
 8001ede:	f7ff ff31 	bl	8001d44 <dump_printf>
	dump_printf("END of Fault Handler\n");
 8001ee2:	4812      	ldr	r0, [pc, #72]	; (8001f2c <dump_trap_info+0x190>)
 8001ee4:	f7ff ff2e 	bl	8001d44 <dump_printf>
	while(1);
 8001ee8:	e7fe      	b.n	8001ee8 <dump_trap_info+0x14c>
 8001eea:	bf00      	nop
 8001eec:	20000b34 	.word	0x20000b34
 8001ef0:	e5e0e5e0 	.word	0xe5e0e5e0
 8001ef4:	0800af6c 	.word	0x0800af6c
 8001ef8:	0800af8c 	.word	0x0800af8c
 8001efc:	0800afa4 	.word	0x0800afa4
 8001f00:	0800afc0 	.word	0x0800afc0
 8001f04:	0800afd4 	.word	0x0800afd4
 8001f08:	0800aff4 	.word	0x0800aff4
 8001f0c:	0800b014 	.word	0x0800b014
 8001f10:	0800b024 	.word	0x0800b024
 8001f14:	0800b038 	.word	0x0800b038
 8001f18:	0800b04c 	.word	0x0800b04c
 8001f1c:	0800b060 	.word	0x0800b060
 8001f20:	0800b070 	.word	0x0800b070
 8001f24:	0800b074 	.word	0x0800b074
 8001f28:	20005000 	.word	0x20005000
 8001f2c:	0800b080 	.word	0x0800b080

08001f30 <BusFault_Handler>:

//On ne veux pas perdre l'tat des registres, donc pas de C
	//l'attribut naked indique qu'on ne veux pas de prologue / epilogue gnrs par GCC
__attribute__((naked)) void Fault_Handler(void)
{
	__asm volatile
 8001f30:	f01e 0f04 	tst.w	lr, #4
 8001f34:	bf0c      	ite	eq
 8001f36:	f3ef 8008 	mrseq	r0, MSP
 8001f3a:	f3ef 8009 	mrsne	r0, PSP
 8001f3e:	4671      	mov	r1, lr
 8001f40:	f7ff bf2c 	b.w	8001d9c <dump_trap_info>
		"MRSEQ R0, MSP\n"	//r0 = msp
		"MRSNE R0, PSP\n"	//else r0 = psp
		"MOV R1, LR\n"
		"B dump_trap_info\n"
	);
}
 8001f44:	bf00      	nop
	...

08001f48 <NMI_Handler>:
void MemManage_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void BusFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void UsageFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));

void NMI_Handler(void)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	af00      	add	r7, sp, #0
	dump_printf("NMI: unimplemented\n");
 8001f4c:	4802      	ldr	r0, [pc, #8]	; (8001f58 <NMI_Handler+0x10>)
 8001f4e:	f7ff fef9 	bl	8001d44 <dump_printf>
}
 8001f52:	bf00      	nop
 8001f54:	bd80      	pop	{r7, pc}
 8001f56:	bf00      	nop
 8001f58:	0800b098 	.word	0x0800b098

08001f5c <SVC_Handler>:

void SVC_Handler(void)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	af00      	add	r7, sp, #0
	dump_printf("SVC interrupt: unimplemented\n");
 8001f60:	4802      	ldr	r0, [pc, #8]	; (8001f6c <SVC_Handler+0x10>)
 8001f62:	f7ff feef 	bl	8001d44 <dump_printf>
}
 8001f66:	bf00      	nop
 8001f68:	bd80      	pop	{r7, pc}
 8001f6a:	bf00      	nop
 8001f6c:	0800b0ac 	.word	0x0800b0ac

08001f70 <DebugMon_Handler>:

void DebugMon_Handler(void)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	af00      	add	r7, sp, #0
	dump_printf("DebugMon: unimplemented\n");
 8001f74:	4802      	ldr	r0, [pc, #8]	; (8001f80 <DebugMon_Handler+0x10>)
 8001f76:	f7ff fee5 	bl	8001d44 <dump_printf>
}
 8001f7a:	bf00      	nop
 8001f7c:	bd80      	pop	{r7, pc}
 8001f7e:	bf00      	nop
 8001f80:	0800b0cc 	.word	0x0800b0cc

08001f84 <PendSV_Handler>:

void PendSV_Handler(void)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	af00      	add	r7, sp, #0
	dump_printf("Pending SVC interrupt: unimplemented\n");
 8001f88:	4802      	ldr	r0, [pc, #8]	; (8001f94 <PendSV_Handler+0x10>)
 8001f8a:	f7ff fedb 	bl	8001d44 <dump_printf>
}
 8001f8e:	bf00      	nop
 8001f90:	bd80      	pop	{r7, pc}
 8001f92:	bf00      	nop
 8001f94:	0800b0e8 	.word	0x0800b0e8

08001f98 <TIMER_run_us>:
 * @param us temps en us code sur un 32bits non signe
 * @param enable_irq : TRUE : active les IT, FALSE ne les active pas. En cas d'activation des IT, l'utilisateur doit ecrire une fonction TIMERx_user_handler_it. Par defaut, ces fonctions ecrites dans ce fichier mais avec l'attribut weak (elles peuvent donc etre reecrites)
 * @post	Le timer et son horloge sont activs, ses interruptions autorises, et son dcompte lanc.
 */
void TIMER_run_us(timer_id_e timer_id, uint32_t us, bool_e enable_irq)
{
 8001f98:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001f9c:	b090      	sub	sp, #64	; 0x40
 8001f9e:	af00      	add	r7, sp, #0
 8001fa0:	4603      	mov	r3, r0
 8001fa2:	60b9      	str	r1, [r7, #8]
 8001fa4:	607a      	str	r2, [r7, #4]
 8001fa6:	73fb      	strb	r3, [r7, #15]
	// On active l'horloge du timer demand.
	switch(timer_id)
 8001fa8:	7bfb      	ldrb	r3, [r7, #15]
 8001faa:	2b03      	cmp	r3, #3
 8001fac:	d83e      	bhi.n	800202c <TIMER_run_us+0x94>
 8001fae:	a201      	add	r2, pc, #4	; (adr r2, 8001fb4 <TIMER_run_us+0x1c>)
 8001fb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fb4:	08001fc5 	.word	0x08001fc5
 8001fb8:	08001fdf 	.word	0x08001fdf
 8001fbc:	08001ff9 	.word	0x08001ff9
 8001fc0:	08002013 	.word	0x08002013
	{
		case TIMER1_ID:
			__HAL_RCC_TIM1_CLK_ENABLE();
 8001fc4:	4b94      	ldr	r3, [pc, #592]	; (8002218 <TIMER_run_us+0x280>)
 8001fc6:	699b      	ldr	r3, [r3, #24]
 8001fc8:	4a93      	ldr	r2, [pc, #588]	; (8002218 <TIMER_run_us+0x280>)
 8001fca:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001fce:	6193      	str	r3, [r2, #24]
 8001fd0:	4b91      	ldr	r3, [pc, #580]	; (8002218 <TIMER_run_us+0x280>)
 8001fd2:	699b      	ldr	r3, [r3, #24]
 8001fd4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001fd8:	61fb      	str	r3, [r7, #28]
 8001fda:	69fb      	ldr	r3, [r7, #28]
			break;
 8001fdc:	e027      	b.n	800202e <TIMER_run_us+0x96>
		case TIMER2_ID:
			__HAL_RCC_TIM2_CLK_ENABLE();
 8001fde:	4b8e      	ldr	r3, [pc, #568]	; (8002218 <TIMER_run_us+0x280>)
 8001fe0:	69db      	ldr	r3, [r3, #28]
 8001fe2:	4a8d      	ldr	r2, [pc, #564]	; (8002218 <TIMER_run_us+0x280>)
 8001fe4:	f043 0301 	orr.w	r3, r3, #1
 8001fe8:	61d3      	str	r3, [r2, #28]
 8001fea:	4b8b      	ldr	r3, [pc, #556]	; (8002218 <TIMER_run_us+0x280>)
 8001fec:	69db      	ldr	r3, [r3, #28]
 8001fee:	f003 0301 	and.w	r3, r3, #1
 8001ff2:	61bb      	str	r3, [r7, #24]
 8001ff4:	69bb      	ldr	r3, [r7, #24]
			break;
 8001ff6:	e01a      	b.n	800202e <TIMER_run_us+0x96>
		case TIMER3_ID:
			__HAL_RCC_TIM3_CLK_ENABLE();
 8001ff8:	4b87      	ldr	r3, [pc, #540]	; (8002218 <TIMER_run_us+0x280>)
 8001ffa:	69db      	ldr	r3, [r3, #28]
 8001ffc:	4a86      	ldr	r2, [pc, #536]	; (8002218 <TIMER_run_us+0x280>)
 8001ffe:	f043 0302 	orr.w	r3, r3, #2
 8002002:	61d3      	str	r3, [r2, #28]
 8002004:	4b84      	ldr	r3, [pc, #528]	; (8002218 <TIMER_run_us+0x280>)
 8002006:	69db      	ldr	r3, [r3, #28]
 8002008:	f003 0302 	and.w	r3, r3, #2
 800200c:	617b      	str	r3, [r7, #20]
 800200e:	697b      	ldr	r3, [r7, #20]
			break;
 8002010:	e00d      	b.n	800202e <TIMER_run_us+0x96>
		case TIMER4_ID:
			__HAL_RCC_TIM4_CLK_ENABLE();
 8002012:	4b81      	ldr	r3, [pc, #516]	; (8002218 <TIMER_run_us+0x280>)
 8002014:	69db      	ldr	r3, [r3, #28]
 8002016:	4a80      	ldr	r2, [pc, #512]	; (8002218 <TIMER_run_us+0x280>)
 8002018:	f043 0304 	orr.w	r3, r3, #4
 800201c:	61d3      	str	r3, [r2, #28]
 800201e:	4b7e      	ldr	r3, [pc, #504]	; (8002218 <TIMER_run_us+0x280>)
 8002020:	69db      	ldr	r3, [r3, #28]
 8002022:	f003 0304 	and.w	r3, r3, #4
 8002026:	613b      	str	r3, [r7, #16]
 8002028:	693b      	ldr	r3, [r7, #16]
			break;
 800202a:	e000      	b.n	800202e <TIMER_run_us+0x96>
		default:
			break;
 800202c:	bf00      	nop
	}



	// Time base configuration
	TIMER_HandleStructure[timer_id].Instance = (TIM_TypeDef*)instance_array[timer_id]; //On donne le timer en instance  notre gestionnaire (Handle)
 800202e:	7bfa      	ldrb	r2, [r7, #15]
 8002030:	7bfb      	ldrb	r3, [r7, #15]
 8002032:	497a      	ldr	r1, [pc, #488]	; (800221c <TIMER_run_us+0x284>)
 8002034:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8002038:	4979      	ldr	r1, [pc, #484]	; (8002220 <TIMER_run_us+0x288>)
 800203a:	019b      	lsls	r3, r3, #6
 800203c:	440b      	add	r3, r1
 800203e:	601a      	str	r2, [r3, #0]

	//On dtermine la frquence des vnements compts par le timer.
	uint32_t freq;
	if(timer_id == TIMER1_ID)
 8002040:	7bfb      	ldrb	r3, [r7, #15]
 8002042:	2b00      	cmp	r3, #0
 8002044:	d10d      	bne.n	8002062 <TIMER_run_us+0xca>
	{
		//Frquence du TIMER1 est PCLK2 lorsque APB2 Prescaler vaut 1, sinon : PCLK2*2
		freq = HAL_RCC_GetPCLK2Freq();
 8002046:	f002 f86d 	bl	8004124 <HAL_RCC_GetPCLK2Freq>
 800204a:	63f8      	str	r0, [r7, #60]	; 0x3c
		if((RCC->CFGR & RCC_CFGR_PPRE2) >> 11 != RCC_HCLK_DIV1)
 800204c:	4b72      	ldr	r3, [pc, #456]	; (8002218 <TIMER_run_us+0x280>)
 800204e:	685b      	ldr	r3, [r3, #4]
 8002050:	0adb      	lsrs	r3, r3, #11
 8002052:	f003 0307 	and.w	r3, r3, #7
 8002056:	2b00      	cmp	r3, #0
 8002058:	d010      	beq.n	800207c <TIMER_run_us+0xe4>
			freq *= 2;
 800205a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800205c:	005b      	lsls	r3, r3, #1
 800205e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002060:	e00c      	b.n	800207c <TIMER_run_us+0xe4>
	}
	else
	{
		//Frquence des TIMERS 2,3,4 est PCLK1 lorsque APB1 Prescaler vaut 1, sinon : PCLK1*2
		freq = HAL_RCC_GetPCLK1Freq();
 8002062:	f002 f84b 	bl	80040fc <HAL_RCC_GetPCLK1Freq>
 8002066:	63f8      	str	r0, [r7, #60]	; 0x3c
		if((RCC->CFGR & RCC_CFGR_PPRE1) >> 8 != RCC_HCLK_DIV1)
 8002068:	4b6b      	ldr	r3, [pc, #428]	; (8002218 <TIMER_run_us+0x280>)
 800206a:	685b      	ldr	r3, [r3, #4]
 800206c:	0a1b      	lsrs	r3, r3, #8
 800206e:	f003 0307 	and.w	r3, r3, #7
 8002072:	2b00      	cmp	r3, #0
 8002074:	d002      	beq.n	800207c <TIMER_run_us+0xe4>
			freq *= 2;
 8002076:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002078:	005b      	lsls	r3, r3, #1
 800207a:	63fb      	str	r3, [r7, #60]	; 0x3c
	}

	uint64_t nb_psec_per_event = (uint64_t)(1000000000000/freq);
 800207c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800207e:	461a      	mov	r2, r3
 8002080:	f04f 0300 	mov.w	r3, #0
 8002084:	a162      	add	r1, pc, #392	; (adr r1, 8002210 <TIMER_run_us+0x278>)
 8002086:	e9d1 0100 	ldrd	r0, r1, [r1]
 800208a:	f7fe fcfd 	bl	8000a88 <__aeabi_ldivmod>
 800208e:	4602      	mov	r2, r0
 8002090:	460b      	mov	r3, r1
 8002092:	e9c7 2308 	strd	r2, r3, [r7, #32]
	uint64_t period = (((uint64_t)(us))*1000000)/nb_psec_per_event;
 8002096:	68bb      	ldr	r3, [r7, #8]
 8002098:	461c      	mov	r4, r3
 800209a:	f04f 0500 	mov.w	r5, #0
 800209e:	4622      	mov	r2, r4
 80020a0:	462b      	mov	r3, r5
 80020a2:	f04f 0000 	mov.w	r0, #0
 80020a6:	f04f 0100 	mov.w	r1, #0
 80020aa:	0159      	lsls	r1, r3, #5
 80020ac:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80020b0:	0150      	lsls	r0, r2, #5
 80020b2:	4602      	mov	r2, r0
 80020b4:	460b      	mov	r3, r1
 80020b6:	1b12      	subs	r2, r2, r4
 80020b8:	eb63 0305 	sbc.w	r3, r3, r5
 80020bc:	f04f 0000 	mov.w	r0, #0
 80020c0:	f04f 0100 	mov.w	r1, #0
 80020c4:	0259      	lsls	r1, r3, #9
 80020c6:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80020ca:	0250      	lsls	r0, r2, #9
 80020cc:	4602      	mov	r2, r0
 80020ce:	460b      	mov	r3, r1
 80020d0:	1912      	adds	r2, r2, r4
 80020d2:	eb45 0303 	adc.w	r3, r5, r3
 80020d6:	f04f 0000 	mov.w	r0, #0
 80020da:	f04f 0100 	mov.w	r1, #0
 80020de:	0199      	lsls	r1, r3, #6
 80020e0:	ea41 6192 	orr.w	r1, r1, r2, lsr #26
 80020e4:	0190      	lsls	r0, r2, #6
 80020e6:	1a80      	subs	r0, r0, r2
 80020e8:	eb61 0103 	sbc.w	r1, r1, r3
 80020ec:	eb10 0804 	adds.w	r8, r0, r4
 80020f0:	eb41 0905 	adc.w	r9, r1, r5
 80020f4:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80020f8:	4640      	mov	r0, r8
 80020fa:	4649      	mov	r1, r9
 80020fc:	f7fe fd14 	bl	8000b28 <__aeabi_uldivmod>
 8002100:	4602      	mov	r2, r0
 8002102:	460b      	mov	r3, r1
 8002104:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

	if(period > 65536)
 8002108:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800210c:	2b00      	cmp	r3, #0
 800210e:	bf08      	it	eq
 8002110:	f1b2 1f01 	cmpeq.w	r2, #65537	; 0x10001
 8002114:	d329      	bcc.n	800216a <TIMER_run_us+0x1d2>
	{
		uint32_t prescaler = 1;
 8002116:	2301      	movs	r3, #1
 8002118:	62fb      	str	r3, [r7, #44]	; 0x2c
		while(period > 65536)
 800211a:	e00e      	b.n	800213a <TIMER_run_us+0x1a2>
		{
			prescaler *= 2;
 800211c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800211e:	005b      	lsls	r3, r3, #1
 8002120:	62fb      	str	r3, [r7, #44]	; 0x2c
			period /= 2;
 8002122:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8002126:	f04f 0200 	mov.w	r2, #0
 800212a:	f04f 0300 	mov.w	r3, #0
 800212e:	0842      	lsrs	r2, r0, #1
 8002130:	ea42 72c1 	orr.w	r2, r2, r1, lsl #31
 8002134:	084b      	lsrs	r3, r1, #1
 8002136:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
		while(period > 65536)
 800213a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800213e:	2b00      	cmp	r3, #0
 8002140:	bf08      	it	eq
 8002142:	f1b2 1f01 	cmpeq.w	r2, #65537	; 0x10001
 8002146:	d2e9      	bcs.n	800211c <TIMER_run_us+0x184>
		}
		TIMER_HandleStructure[timer_id].Init.Prescaler 	= prescaler - 1;	//le prescaler du timer doit tre enregistr avec un offset de -1.
 8002148:	7bfb      	ldrb	r3, [r7, #15]
 800214a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800214c:	3a01      	subs	r2, #1
 800214e:	4934      	ldr	r1, [pc, #208]	; (8002220 <TIMER_run_us+0x288>)
 8002150:	019b      	lsls	r3, r3, #6
 8002152:	440b      	add	r3, r1
 8002154:	3304      	adds	r3, #4
 8002156:	601a      	str	r2, [r3, #0]
		TIMER_HandleStructure[timer_id].Init.Period 	= (uint32_t)(period - 1);	//On compte de 0  period-1
 8002158:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800215a:	7bfb      	ldrb	r3, [r7, #15]
 800215c:	3a01      	subs	r2, #1
 800215e:	4930      	ldr	r1, [pc, #192]	; (8002220 <TIMER_run_us+0x288>)
 8002160:	019b      	lsls	r3, r3, #6
 8002162:	440b      	add	r3, r1
 8002164:	330c      	adds	r3, #12
 8002166:	601a      	str	r2, [r3, #0]
 8002168:	e00e      	b.n	8002188 <TIMER_run_us+0x1f0>
	}
	else
	{
		TIMER_HandleStructure[timer_id].Init.Prescaler 	= 0;
 800216a:	7bfb      	ldrb	r3, [r7, #15]
 800216c:	4a2c      	ldr	r2, [pc, #176]	; (8002220 <TIMER_run_us+0x288>)
 800216e:	019b      	lsls	r3, r3, #6
 8002170:	4413      	add	r3, r2
 8002172:	3304      	adds	r3, #4
 8002174:	2200      	movs	r2, #0
 8002176:	601a      	str	r2, [r3, #0]
		TIMER_HandleStructure[timer_id].Init.Period 	= (uint32_t)period - 1;
 8002178:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800217a:	7bfb      	ldrb	r3, [r7, #15]
 800217c:	3a01      	subs	r2, #1
 800217e:	4928      	ldr	r1, [pc, #160]	; (8002220 <TIMER_run_us+0x288>)
 8002180:	019b      	lsls	r3, r3, #6
 8002182:	440b      	add	r3, r1
 8002184:	330c      	adds	r3, #12
 8002186:	601a      	str	r2, [r3, #0]
	}

	TIMER_HandleStructure[timer_id].Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002188:	7bfb      	ldrb	r3, [r7, #15]
 800218a:	4a25      	ldr	r2, [pc, #148]	; (8002220 <TIMER_run_us+0x288>)
 800218c:	019b      	lsls	r3, r3, #6
 800218e:	4413      	add	r3, r2
 8002190:	3310      	adds	r3, #16
 8002192:	2200      	movs	r2, #0
 8002194:	601a      	str	r2, [r3, #0]
	TIMER_HandleStructure[timer_id].Init.CounterMode = TIM_COUNTERMODE_UP;
 8002196:	7bfb      	ldrb	r3, [r7, #15]
 8002198:	4a21      	ldr	r2, [pc, #132]	; (8002220 <TIMER_run_us+0x288>)
 800219a:	019b      	lsls	r3, r3, #6
 800219c:	4413      	add	r3, r2
 800219e:	3308      	adds	r3, #8
 80021a0:	2200      	movs	r2, #0
 80021a2:	601a      	str	r2, [r3, #0]

	// On applique les paramtres d'initialisation
	HAL_TIM_Base_Init(&TIMER_HandleStructure[timer_id]);
 80021a4:	7bfb      	ldrb	r3, [r7, #15]
 80021a6:	019b      	lsls	r3, r3, #6
 80021a8:	4a1d      	ldr	r2, [pc, #116]	; (8002220 <TIMER_run_us+0x288>)
 80021aa:	4413      	add	r3, r2
 80021ac:	4618      	mov	r0, r3
 80021ae:	f001 ffeb 	bl	8004188 <HAL_TIM_Base_Init>

	if(enable_irq)
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d011      	beq.n	80021dc <TIMER_run_us+0x244>
	{
		//acquittement des IT
		clear_it_status(timer_id);
 80021b8:	7bfb      	ldrb	r3, [r7, #15]
 80021ba:	4618      	mov	r0, r3
 80021bc:	f000 f8ee 	bl	800239c <clear_it_status>
		// On fixe les priorits des interruptions du timer PreemptionPriority = 0, SubPriority = 1 et on autorise les interruptions
		HAL_NVIC_SetPriority(nvic_irq_array[timer_id] , 4,  1);
 80021c0:	7bfb      	ldrb	r3, [r7, #15]
 80021c2:	4a18      	ldr	r2, [pc, #96]	; (8002224 <TIMER_run_us+0x28c>)
 80021c4:	56d3      	ldrsb	r3, [r2, r3]
 80021c6:	2201      	movs	r2, #1
 80021c8:	2104      	movs	r1, #4
 80021ca:	4618      	mov	r0, r3
 80021cc:	f001 f84f 	bl	800326e <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(nvic_irq_array[timer_id]);
 80021d0:	7bfb      	ldrb	r3, [r7, #15]
 80021d2:	4a14      	ldr	r2, [pc, #80]	; (8002224 <TIMER_run_us+0x28c>)
 80021d4:	56d3      	ldrsb	r3, [r2, r3]
 80021d6:	4618      	mov	r0, r3
 80021d8:	f001 f865 	bl	80032a6 <HAL_NVIC_EnableIRQ>
	}

	// On autorise les interruptions
	HAL_TIM_Base_Start_IT(&TIMER_HandleStructure[timer_id]);
 80021dc:	7bfb      	ldrb	r3, [r7, #15]
 80021de:	019b      	lsls	r3, r3, #6
 80021e0:	4a0f      	ldr	r2, [pc, #60]	; (8002220 <TIMER_run_us+0x288>)
 80021e2:	4413      	add	r3, r2
 80021e4:	4618      	mov	r0, r3
 80021e6:	f002 f803 	bl	80041f0 <HAL_TIM_Base_Start_IT>

	// On lance le timer
	__HAL_TIM_ENABLE(&TIMER_HandleStructure[timer_id]);
 80021ea:	7bfb      	ldrb	r3, [r7, #15]
 80021ec:	4a0c      	ldr	r2, [pc, #48]	; (8002220 <TIMER_run_us+0x288>)
 80021ee:	019b      	lsls	r3, r3, #6
 80021f0:	4413      	add	r3, r2
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	681a      	ldr	r2, [r3, #0]
 80021f6:	7bfb      	ldrb	r3, [r7, #15]
 80021f8:	4909      	ldr	r1, [pc, #36]	; (8002220 <TIMER_run_us+0x288>)
 80021fa:	019b      	lsls	r3, r3, #6
 80021fc:	440b      	add	r3, r1
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	f042 0201 	orr.w	r2, r2, #1
 8002204:	601a      	str	r2, [r3, #0]
}
 8002206:	bf00      	nop
 8002208:	3740      	adds	r7, #64	; 0x40
 800220a:	46bd      	mov	sp, r7
 800220c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002210:	d4a51000 	.word	0xd4a51000
 8002214:	000000e8 	.word	0x000000e8
 8002218:	40021000 	.word	0x40021000
 800221c:	20000000 	.word	0x20000000
 8002220:	20000b3c 	.word	0x20000b3c
 8002224:	0800b3b0 	.word	0x0800b3b0

08002228 <TIMER_read>:

uint16_t TIMER_read(timer_id_e timer_id)
{
 8002228:	b480      	push	{r7}
 800222a:	b083      	sub	sp, #12
 800222c:	af00      	add	r7, sp, #0
 800222e:	4603      	mov	r3, r0
 8002230:	71fb      	strb	r3, [r7, #7]
	return (uint16_t)(__HAL_TIM_GET_COUNTER(&TIMER_HandleStructure[timer_id]));
 8002232:	79fb      	ldrb	r3, [r7, #7]
 8002234:	4a05      	ldr	r2, [pc, #20]	; (800224c <TIMER_read+0x24>)
 8002236:	019b      	lsls	r3, r3, #6
 8002238:	4413      	add	r3, r2
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800223e:	b29b      	uxth	r3, r3
}
 8002240:	4618      	mov	r0, r3
 8002242:	370c      	adds	r7, #12
 8002244:	46bd      	mov	sp, r7
 8002246:	bc80      	pop	{r7}
 8002248:	4770      	bx	lr
 800224a:	bf00      	nop
 800224c:	20000b3c 	.word	0x20000b3c

08002250 <TIMER_set_period>:
	__HAL_TIM_SET_COUNTER(&TIMER_HandleStructure[timer_id], counter);
}


void TIMER_set_period(timer_id_e timer_id, uint16_t period)
{
 8002250:	b480      	push	{r7}
 8002252:	b083      	sub	sp, #12
 8002254:	af00      	add	r7, sp, #0
 8002256:	4603      	mov	r3, r0
 8002258:	460a      	mov	r2, r1
 800225a:	71fb      	strb	r3, [r7, #7]
 800225c:	4613      	mov	r3, r2
 800225e:	80bb      	strh	r3, [r7, #4]
	__HAL_TIM_SET_AUTORELOAD(&TIMER_HandleStructure[timer_id], period - 1);
 8002260:	88bb      	ldrh	r3, [r7, #4]
 8002262:	1e59      	subs	r1, r3, #1
 8002264:	79fb      	ldrb	r3, [r7, #7]
 8002266:	4a0a      	ldr	r2, [pc, #40]	; (8002290 <TIMER_set_period+0x40>)
 8002268:	019b      	lsls	r3, r3, #6
 800226a:	4413      	add	r3, r2
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	460a      	mov	r2, r1
 8002270:	62da      	str	r2, [r3, #44]	; 0x2c
 8002272:	88bb      	ldrh	r3, [r7, #4]
 8002274:	1e5a      	subs	r2, r3, #1
 8002276:	79fb      	ldrb	r3, [r7, #7]
 8002278:	4611      	mov	r1, r2
 800227a:	4a05      	ldr	r2, [pc, #20]	; (8002290 <TIMER_set_period+0x40>)
 800227c:	019b      	lsls	r3, r3, #6
 800227e:	4413      	add	r3, r2
 8002280:	330c      	adds	r3, #12
 8002282:	6019      	str	r1, [r3, #0]
}
 8002284:	bf00      	nop
 8002286:	370c      	adds	r7, #12
 8002288:	46bd      	mov	sp, r7
 800228a:	bc80      	pop	{r7}
 800228c:	4770      	bx	lr
 800228e:	bf00      	nop
 8002290:	20000b3c 	.word	0x20000b3c

08002294 <TIMER_set_prescaler>:

void TIMER_set_prescaler(timer_id_e timer_id, uint16_t prescaler)
{
 8002294:	b480      	push	{r7}
 8002296:	b083      	sub	sp, #12
 8002298:	af00      	add	r7, sp, #0
 800229a:	4603      	mov	r3, r0
 800229c:	460a      	mov	r2, r1
 800229e:	71fb      	strb	r3, [r7, #7]
 80022a0:	4613      	mov	r3, r2
 80022a2:	80bb      	strh	r3, [r7, #4]
	__HAL_TIM_SET_PRESCALER(&TIMER_HandleStructure[timer_id], prescaler - 1);
 80022a4:	88bb      	ldrh	r3, [r7, #4]
 80022a6:	1e59      	subs	r1, r3, #1
 80022a8:	79fb      	ldrb	r3, [r7, #7]
 80022aa:	4a05      	ldr	r2, [pc, #20]	; (80022c0 <TIMER_set_prescaler+0x2c>)
 80022ac:	019b      	lsls	r3, r3, #6
 80022ae:	4413      	add	r3, r2
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	460a      	mov	r2, r1
 80022b4:	629a      	str	r2, [r3, #40]	; 0x28
}
 80022b6:	bf00      	nop
 80022b8:	370c      	adds	r7, #12
 80022ba:	46bd      	mov	sp, r7
 80022bc:	bc80      	pop	{r7}
 80022be:	4770      	bx	lr
 80022c0:	20000b3c 	.word	0x20000b3c

080022c4 <TIMER1_user_handler_it>:

//L'attribut weak indique  l'diteur de liens, lors de la compilation, que cette fonction sera ignore s'il en existe une autre portant le mme nom. Elle sera choisie par dfaut d'autre fonction homonyme.
//Ainsi, si l'utilisateur dfinie sa propre TIMER1_user_handler_it_1ms(), elle sera appele
//Sinon, aucun message d'erreur n'indiquera que cette fonction n'existe pas !
__weak void TIMER1_user_handler_it(void)
{
 80022c4:	b480      	push	{r7}
 80022c6:	af00      	add	r7, sp, #0

}
 80022c8:	bf00      	nop
 80022ca:	46bd      	mov	sp, r7
 80022cc:	bc80      	pop	{r7}
 80022ce:	4770      	bx	lr

080022d0 <TIMER2_user_handler_it>:

__weak void TIMER2_user_handler_it(void)
{
 80022d0:	b480      	push	{r7}
 80022d2:	af00      	add	r7, sp, #0

}
 80022d4:	bf00      	nop
 80022d6:	46bd      	mov	sp, r7
 80022d8:	bc80      	pop	{r7}
 80022da:	4770      	bx	lr

080022dc <TIMER3_user_handler_it>:

__weak void TIMER3_user_handler_it(void)
{
 80022dc:	b480      	push	{r7}
 80022de:	af00      	add	r7, sp, #0

}
 80022e0:	bf00      	nop
 80022e2:	46bd      	mov	sp, r7
 80022e4:	bc80      	pop	{r7}
 80022e6:	4770      	bx	lr

080022e8 <TIMER4_user_handler_it>:

__weak void TIMER4_user_handler_it(void)
{
 80022e8:	b480      	push	{r7}
 80022ea:	af00      	add	r7, sp, #0

}
 80022ec:	bf00      	nop
 80022ee:	46bd      	mov	sp, r7
 80022f0:	bc80      	pop	{r7}
 80022f2:	4770      	bx	lr

080022f4 <TIM1_UP_IRQHandler>:
 * @func 	void TIM1_IRQHandler(void)
 * @pre		Cette fonction NE DOIT PAS tre appele directement par l'utilisateur...
 * @post	Acquittement du flag d'interruption, et appel de la fonction de l'utilisateur : TIMER1_user_handler_it_1ms()
 * @note	Nous n'avons PAS le choix du nom de cette fonction, c'est comme a qu'elle est nomme dans le fichier startup.s !
 */
void TIM1_UP_IRQHandler(void){
 80022f4:	b580      	push	{r7, lr}
 80022f6:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 80022f8:	4b07      	ldr	r3, [pc, #28]	; (8002318 <TIM1_UP_IRQHandler+0x24>)
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	68db      	ldr	r3, [r3, #12]
 80022fe:	f003 0301 	and.w	r3, r3, #1
 8002302:	2b01      	cmp	r3, #1
 8002304:	d106      	bne.n	8002314 <TIM1_UP_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8002306:	4b04      	ldr	r3, [pc, #16]	; (8002318 <TIM1_UP_IRQHandler+0x24>)
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	f06f 0201 	mvn.w	r2, #1
 800230e:	611a      	str	r2, [r3, #16]
		TIMER1_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8002310:	f7ff ffd8 	bl	80022c4 <TIMER1_user_handler_it>
	}
}
 8002314:	bf00      	nop
 8002316:	bd80      	pop	{r7, pc}
 8002318:	20000b3c 	.word	0x20000b3c

0800231c <TIM2_IRQHandler>:

void TIM2_IRQHandler(void){
 800231c:	b580      	push	{r7, lr}
 800231e:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8002320:	4b07      	ldr	r3, [pc, #28]	; (8002340 <TIM2_IRQHandler+0x24>)
 8002322:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002324:	68db      	ldr	r3, [r3, #12]
 8002326:	f003 0301 	and.w	r3, r3, #1
 800232a:	2b01      	cmp	r3, #1
 800232c:	d106      	bne.n	800233c <TIM2_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 800232e:	4b04      	ldr	r3, [pc, #16]	; (8002340 <TIM2_IRQHandler+0x24>)
 8002330:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002332:	f06f 0201 	mvn.w	r2, #1
 8002336:	611a      	str	r2, [r3, #16]
		TIMER2_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8002338:	f7ff ffca 	bl	80022d0 <TIMER2_user_handler_it>
	}
}
 800233c:	bf00      	nop
 800233e:	bd80      	pop	{r7, pc}
 8002340:	20000b3c 	.word	0x20000b3c

08002344 <TIM3_IRQHandler>:

void TIM3_IRQHandler(void){
 8002344:	b580      	push	{r7, lr}
 8002346:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8002348:	4b08      	ldr	r3, [pc, #32]	; (800236c <TIM3_IRQHandler+0x28>)
 800234a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800234e:	68db      	ldr	r3, [r3, #12]
 8002350:	f003 0301 	and.w	r3, r3, #1
 8002354:	2b01      	cmp	r3, #1
 8002356:	d107      	bne.n	8002368 <TIM3_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8002358:	4b04      	ldr	r3, [pc, #16]	; (800236c <TIM3_IRQHandler+0x28>)
 800235a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800235e:	f06f 0201 	mvn.w	r2, #1
 8002362:	611a      	str	r2, [r3, #16]
		TIMER3_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8002364:	f7ff ffba 	bl	80022dc <TIMER3_user_handler_it>
	}
}
 8002368:	bf00      	nop
 800236a:	bd80      	pop	{r7, pc}
 800236c:	20000b3c 	.word	0x20000b3c

08002370 <TIM4_IRQHandler>:

void TIM4_IRQHandler(void){
 8002370:	b580      	push	{r7, lr}
 8002372:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8002374:	4b08      	ldr	r3, [pc, #32]	; (8002398 <TIM4_IRQHandler+0x28>)
 8002376:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800237a:	68db      	ldr	r3, [r3, #12]
 800237c:	f003 0301 	and.w	r3, r3, #1
 8002380:	2b01      	cmp	r3, #1
 8002382:	d107      	bne.n	8002394 <TIM4_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8002384:	4b04      	ldr	r3, [pc, #16]	; (8002398 <TIM4_IRQHandler+0x28>)
 8002386:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800238a:	f06f 0201 	mvn.w	r2, #1
 800238e:	611a      	str	r2, [r3, #16]
		TIMER4_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8002390:	f7ff ffaa 	bl	80022e8 <TIMER4_user_handler_it>
	}
}
 8002394:	bf00      	nop
 8002396:	bd80      	pop	{r7, pc}
 8002398:	20000b3c 	.word	0x20000b3c

0800239c <clear_it_status>:
 * 			
 * @func 	void clear_it_status(void)
 * @pre 	Le timer a ete initialise
 * @post	Le timer est acquit
 */
void clear_it_status(timer_id_e timer_id){
 800239c:	b480      	push	{r7}
 800239e:	b083      	sub	sp, #12
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	4603      	mov	r3, r0
 80023a4:	71fb      	strb	r3, [r7, #7]
	switch(timer_id)
 80023a6:	79fb      	ldrb	r3, [r7, #7]
 80023a8:	2b03      	cmp	r3, #3
 80023aa:	d825      	bhi.n	80023f8 <clear_it_status+0x5c>
 80023ac:	a201      	add	r2, pc, #4	; (adr r2, 80023b4 <clear_it_status+0x18>)
 80023ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023b2:	bf00      	nop
 80023b4:	080023c5 	.word	0x080023c5
 80023b8:	080023d1 	.word	0x080023d1
 80023bc:	080023dd 	.word	0x080023dd
 80023c0:	080023eb 	.word	0x080023eb
	{
		case TIMER1_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE);
 80023c4:	4b0f      	ldr	r3, [pc, #60]	; (8002404 <clear_it_status+0x68>)
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	f06f 0201 	mvn.w	r2, #1
 80023cc:	611a      	str	r2, [r3, #16]
			break;
 80023ce:	e014      	b.n	80023fa <clear_it_status+0x5e>
		case TIMER2_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE);
 80023d0:	4b0c      	ldr	r3, [pc, #48]	; (8002404 <clear_it_status+0x68>)
 80023d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023d4:	f06f 0201 	mvn.w	r2, #1
 80023d8:	611a      	str	r2, [r3, #16]
			break;
 80023da:	e00e      	b.n	80023fa <clear_it_status+0x5e>
		case TIMER3_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE);
 80023dc:	4b09      	ldr	r3, [pc, #36]	; (8002404 <clear_it_status+0x68>)
 80023de:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80023e2:	f06f 0201 	mvn.w	r2, #1
 80023e6:	611a      	str	r2, [r3, #16]
			break;
 80023e8:	e007      	b.n	80023fa <clear_it_status+0x5e>
		case TIMER4_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 80023ea:	4b06      	ldr	r3, [pc, #24]	; (8002404 <clear_it_status+0x68>)
 80023ec:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80023f0:	f06f 0201 	mvn.w	r2, #1
 80023f4:	611a      	str	r2, [r3, #16]
			break;
 80023f6:	e000      	b.n	80023fa <clear_it_status+0x5e>
		default:
			break;
 80023f8:	bf00      	nop

	}
}
 80023fa:	bf00      	nop
 80023fc:	370c      	adds	r7, #12
 80023fe:	46bd      	mov	sp, r7
 8002400:	bc80      	pop	{r7}
 8002402:	4770      	bx	lr
 8002404:	20000b3c 	.word	0x20000b3c

08002408 <__NVIC_EnableIRQ>:
{
 8002408:	b480      	push	{r7}
 800240a:	b083      	sub	sp, #12
 800240c:	af00      	add	r7, sp, #0
 800240e:	4603      	mov	r3, r0
 8002410:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002412:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002416:	2b00      	cmp	r3, #0
 8002418:	db0b      	blt.n	8002432 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800241a:	79fb      	ldrb	r3, [r7, #7]
 800241c:	f003 021f 	and.w	r2, r3, #31
 8002420:	4906      	ldr	r1, [pc, #24]	; (800243c <__NVIC_EnableIRQ+0x34>)
 8002422:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002426:	095b      	lsrs	r3, r3, #5
 8002428:	2001      	movs	r0, #1
 800242a:	fa00 f202 	lsl.w	r2, r0, r2
 800242e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002432:	bf00      	nop
 8002434:	370c      	adds	r7, #12
 8002436:	46bd      	mov	sp, r7
 8002438:	bc80      	pop	{r7}
 800243a:	4770      	bx	lr
 800243c:	e000e100 	.word	0xe000e100

08002440 <__NVIC_DisableIRQ>:
{
 8002440:	b480      	push	{r7}
 8002442:	b083      	sub	sp, #12
 8002444:	af00      	add	r7, sp, #0
 8002446:	4603      	mov	r3, r0
 8002448:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800244a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800244e:	2b00      	cmp	r3, #0
 8002450:	db12      	blt.n	8002478 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002452:	79fb      	ldrb	r3, [r7, #7]
 8002454:	f003 021f 	and.w	r2, r3, #31
 8002458:	490a      	ldr	r1, [pc, #40]	; (8002484 <__NVIC_DisableIRQ+0x44>)
 800245a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800245e:	095b      	lsrs	r3, r3, #5
 8002460:	2001      	movs	r0, #1
 8002462:	fa00 f202 	lsl.w	r2, r0, r2
 8002466:	3320      	adds	r3, #32
 8002468:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 800246c:	f3bf 8f4f 	dsb	sy
}
 8002470:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002472:	f3bf 8f6f 	isb	sy
}
 8002476:	bf00      	nop
}
 8002478:	bf00      	nop
 800247a:	370c      	adds	r7, #12
 800247c:	46bd      	mov	sp, r7
 800247e:	bc80      	pop	{r7}
 8002480:	4770      	bx	lr
 8002482:	bf00      	nop
 8002484:	e000e100 	.word	0xe000e100

08002488 <__NVIC_SystemReset>:
{
 8002488:	b480      	push	{r7}
 800248a:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 800248c:	f3bf 8f4f 	dsb	sy
}
 8002490:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8002492:	4b06      	ldr	r3, [pc, #24]	; (80024ac <__NVIC_SystemReset+0x24>)
 8002494:	68db      	ldr	r3, [r3, #12]
 8002496:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800249a:	4904      	ldr	r1, [pc, #16]	; (80024ac <__NVIC_SystemReset+0x24>)
 800249c:	4b04      	ldr	r3, [pc, #16]	; (80024b0 <__NVIC_SystemReset+0x28>)
 800249e:	4313      	orrs	r3, r2
 80024a0:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80024a2:	f3bf 8f4f 	dsb	sy
}
 80024a6:	bf00      	nop
    __NOP();
 80024a8:	bf00      	nop
 80024aa:	e7fd      	b.n	80024a8 <__NVIC_SystemReset+0x20>
 80024ac:	e000ed00 	.word	0xe000ed00
 80024b0:	05fa0004 	.word	0x05fa0004

080024b4 <UART_init>:
 * 				USART3 : Rx=PB11 et Tx=PB10 	ou avec remap : Rx=PD9 et Tx=PD8
 * 				La gestion des envois et reception se fait en interruption.
 *
 */
void UART_init(uart_id_e uart_id, uint32_t baudrate)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b082      	sub	sp, #8
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	4603      	mov	r3, r0
 80024bc:	6039      	str	r1, [r7, #0]
 80024be:	71fb      	strb	r3, [r7, #7]
	assert(baudrate > 1000);
 80024c0:	683b      	ldr	r3, [r7, #0]
 80024c2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80024c6:	d806      	bhi.n	80024d6 <UART_init+0x22>
 80024c8:	4a56      	ldr	r2, [pc, #344]	; (8002624 <UART_init+0x170>)
 80024ca:	218a      	movs	r1, #138	; 0x8a
 80024cc:	4856      	ldr	r0, [pc, #344]	; (8002628 <UART_init+0x174>)
 80024ce:	f002 fe01 	bl	80050d4 <printf>
 80024d2:	f7ff ffd9 	bl	8002488 <__NVIC_SystemReset>
	assert(uart_id < UART_ID_NB);
 80024d6:	79fb      	ldrb	r3, [r7, #7]
 80024d8:	2b02      	cmp	r3, #2
 80024da:	d906      	bls.n	80024ea <UART_init+0x36>
 80024dc:	4a53      	ldr	r2, [pc, #332]	; (800262c <UART_init+0x178>)
 80024de:	218b      	movs	r1, #139	; 0x8b
 80024e0:	4851      	ldr	r0, [pc, #324]	; (8002628 <UART_init+0x174>)
 80024e2:	f002 fdf7 	bl	80050d4 <printf>
 80024e6:	f7ff ffcf 	bl	8002488 <__NVIC_SystemReset>

	buffer_rx_read_index[uart_id] = 0;
 80024ea:	79fb      	ldrb	r3, [r7, #7]
 80024ec:	4a50      	ldr	r2, [pc, #320]	; (8002630 <UART_init+0x17c>)
 80024ee:	2100      	movs	r1, #0
 80024f0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = 0;
 80024f4:	79fb      	ldrb	r3, [r7, #7]
 80024f6:	4a4f      	ldr	r2, [pc, #316]	; (8002634 <UART_init+0x180>)
 80024f8:	2100      	movs	r1, #0
 80024fa:	54d1      	strb	r1, [r2, r3]
	buffer_rx_data_ready[uart_id] = FALSE;
 80024fc:	79fb      	ldrb	r3, [r7, #7]
 80024fe:	4a4e      	ldr	r2, [pc, #312]	; (8002638 <UART_init+0x184>)
 8002500:	2100      	movs	r1, #0
 8002502:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		- No parity
		- Hardware flow control disabled (RTS and CTS signals)
		- Receive and transmit enabled
		- OverSampling: enable
	*/
	UART_HandleStructure[uart_id].Instance = (USART_TypeDef*)instance_array[uart_id];
 8002506:	79fa      	ldrb	r2, [r7, #7]
 8002508:	79fb      	ldrb	r3, [r7, #7]
 800250a:	494c      	ldr	r1, [pc, #304]	; (800263c <UART_init+0x188>)
 800250c:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8002510:	494b      	ldr	r1, [pc, #300]	; (8002640 <UART_init+0x18c>)
 8002512:	019b      	lsls	r3, r3, #6
 8002514:	440b      	add	r3, r1
 8002516:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.BaudRate = baudrate;
 8002518:	79fb      	ldrb	r3, [r7, #7]
 800251a:	4a49      	ldr	r2, [pc, #292]	; (8002640 <UART_init+0x18c>)
 800251c:	019b      	lsls	r3, r3, #6
 800251e:	4413      	add	r3, r2
 8002520:	3304      	adds	r3, #4
 8002522:	683a      	ldr	r2, [r7, #0]
 8002524:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.WordLength = UART_WORDLENGTH_8B;//
 8002526:	79fb      	ldrb	r3, [r7, #7]
 8002528:	4a45      	ldr	r2, [pc, #276]	; (8002640 <UART_init+0x18c>)
 800252a:	019b      	lsls	r3, r3, #6
 800252c:	4413      	add	r3, r2
 800252e:	3308      	adds	r3, #8
 8002530:	2200      	movs	r2, #0
 8002532:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.StopBits = UART_STOPBITS_1;//
 8002534:	79fb      	ldrb	r3, [r7, #7]
 8002536:	4a42      	ldr	r2, [pc, #264]	; (8002640 <UART_init+0x18c>)
 8002538:	019b      	lsls	r3, r3, #6
 800253a:	4413      	add	r3, r2
 800253c:	330c      	adds	r3, #12
 800253e:	2200      	movs	r2, #0
 8002540:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Parity = UART_PARITY_NONE;//
 8002542:	79fb      	ldrb	r3, [r7, #7]
 8002544:	4a3e      	ldr	r2, [pc, #248]	; (8002640 <UART_init+0x18c>)
 8002546:	019b      	lsls	r3, r3, #6
 8002548:	4413      	add	r3, r2
 800254a:	3310      	adds	r3, #16
 800254c:	2200      	movs	r2, #0
 800254e:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.HwFlowCtl = UART_HWCONTROL_NONE;//
 8002550:	79fb      	ldrb	r3, [r7, #7]
 8002552:	4a3b      	ldr	r2, [pc, #236]	; (8002640 <UART_init+0x18c>)
 8002554:	019b      	lsls	r3, r3, #6
 8002556:	4413      	add	r3, r2
 8002558:	3318      	adds	r3, #24
 800255a:	2200      	movs	r2, #0
 800255c:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Mode = UART_MODE_TX_RX;//
 800255e:	79fb      	ldrb	r3, [r7, #7]
 8002560:	4a37      	ldr	r2, [pc, #220]	; (8002640 <UART_init+0x18c>)
 8002562:	019b      	lsls	r3, r3, #6
 8002564:	4413      	add	r3, r2
 8002566:	3314      	adds	r3, #20
 8002568:	220c      	movs	r2, #12
 800256a:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.OverSampling = UART_OVERSAMPLING_16;//
 800256c:	79fb      	ldrb	r3, [r7, #7]
 800256e:	4a34      	ldr	r2, [pc, #208]	; (8002640 <UART_init+0x18c>)
 8002570:	019b      	lsls	r3, r3, #6
 8002572:	4413      	add	r3, r2
 8002574:	331c      	adds	r3, #28
 8002576:	2200      	movs	r2, #0
 8002578:	601a      	str	r2, [r3, #0]

	/*On applique les parametres d'initialisation ci-dessus */
	HAL_UART_Init(&UART_HandleStructure[uart_id]);
 800257a:	79fb      	ldrb	r3, [r7, #7]
 800257c:	019b      	lsls	r3, r3, #6
 800257e:	4a30      	ldr	r2, [pc, #192]	; (8002640 <UART_init+0x18c>)
 8002580:	4413      	add	r3, r2
 8002582:	4618      	mov	r0, r3
 8002584:	f001 feba 	bl	80042fc <HAL_UART_Init>
	
	/*Activation de l'UART */
	__HAL_UART_ENABLE(&UART_HandleStructure[uart_id]);
 8002588:	79fb      	ldrb	r3, [r7, #7]
 800258a:	4a2d      	ldr	r2, [pc, #180]	; (8002640 <UART_init+0x18c>)
 800258c:	019b      	lsls	r3, r3, #6
 800258e:	4413      	add	r3, r2
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	68da      	ldr	r2, [r3, #12]
 8002594:	79fb      	ldrb	r3, [r7, #7]
 8002596:	492a      	ldr	r1, [pc, #168]	; (8002640 <UART_init+0x18c>)
 8002598:	019b      	lsls	r3, r3, #6
 800259a:	440b      	add	r3, r1
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80025a2:	60da      	str	r2, [r3, #12]

	// On fixe les priorits des interruptions de l'usart PreemptionPriority = 0, SubPriority = 1 et on autorise les interruptions
	HAL_NVIC_SetPriority(nvic_irq_array[uart_id] , 1, 1);
 80025a4:	79fb      	ldrb	r3, [r7, #7]
 80025a6:	4a27      	ldr	r2, [pc, #156]	; (8002644 <UART_init+0x190>)
 80025a8:	56d3      	ldrsb	r3, [r2, r3]
 80025aa:	2201      	movs	r2, #1
 80025ac:	2101      	movs	r1, #1
 80025ae:	4618      	mov	r0, r3
 80025b0:	f000 fe5d 	bl	800326e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 80025b4:	79fb      	ldrb	r3, [r7, #7]
 80025b6:	4a23      	ldr	r2, [pc, #140]	; (8002644 <UART_init+0x190>)
 80025b8:	56d3      	ldrsb	r3, [r2, r3]
 80025ba:	4618      	mov	r0, r3
 80025bc:	f000 fe73 	bl	80032a6 <HAL_NVIC_EnableIRQ>
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Activation de la rception d'un caractre
 80025c0:	79fb      	ldrb	r3, [r7, #7]
 80025c2:	019b      	lsls	r3, r3, #6
 80025c4:	4a1e      	ldr	r2, [pc, #120]	; (8002640 <UART_init+0x18c>)
 80025c6:	1898      	adds	r0, r3, r2
 80025c8:	79fb      	ldrb	r3, [r7, #7]
 80025ca:	79fa      	ldrb	r2, [r7, #7]
 80025cc:	4919      	ldr	r1, [pc, #100]	; (8002634 <UART_init+0x180>)
 80025ce:	5c8a      	ldrb	r2, [r1, r2]
 80025d0:	01db      	lsls	r3, r3, #7
 80025d2:	4413      	add	r3, r2
 80025d4:	4a1c      	ldr	r2, [pc, #112]	; (8002648 <UART_init+0x194>)
 80025d6:	4413      	add	r3, r2
 80025d8:	2201      	movs	r2, #1
 80025da:	4619      	mov	r1, r3
 80025dc:	f001 ff1f 	bl	800441e <HAL_UART_Receive_IT>

	//Config LibC: no buffering
	setvbuf(stdout, NULL, _IONBF, 0 );
 80025e0:	4b1a      	ldr	r3, [pc, #104]	; (800264c <UART_init+0x198>)
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	6898      	ldr	r0, [r3, #8]
 80025e6:	2300      	movs	r3, #0
 80025e8:	2202      	movs	r2, #2
 80025ea:	2100      	movs	r1, #0
 80025ec:	f002 fdd2 	bl	8005194 <setvbuf>
	setvbuf(stderr, NULL, _IONBF, 0 );
 80025f0:	4b16      	ldr	r3, [pc, #88]	; (800264c <UART_init+0x198>)
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	68d8      	ldr	r0, [r3, #12]
 80025f6:	2300      	movs	r3, #0
 80025f8:	2202      	movs	r2, #2
 80025fa:	2100      	movs	r1, #0
 80025fc:	f002 fdca 	bl	8005194 <setvbuf>
	setvbuf(stdin, NULL, _IONBF, 0 );
 8002600:	4b12      	ldr	r3, [pc, #72]	; (800264c <UART_init+0x198>)
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	6858      	ldr	r0, [r3, #4]
 8002606:	2300      	movs	r3, #0
 8002608:	2202      	movs	r2, #2
 800260a:	2100      	movs	r1, #0
 800260c:	f002 fdc2 	bl	8005194 <setvbuf>

	uart_initialized[uart_id] = TRUE;
 8002610:	79fb      	ldrb	r3, [r7, #7]
 8002612:	4a0f      	ldr	r2, [pc, #60]	; (8002650 <UART_init+0x19c>)
 8002614:	2101      	movs	r1, #1
 8002616:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 800261a:	bf00      	nop
 800261c:	3708      	adds	r7, #8
 800261e:	46bd      	mov	sp, r7
 8002620:	bd80      	pop	{r7, pc}
 8002622:	bf00      	nop
 8002624:	0800b110 	.word	0x0800b110
 8002628:	0800b120 	.word	0x0800b120
 800262c:	0800b15c 	.word	0x0800b15c
 8002630:	20000e80 	.word	0x20000e80
 8002634:	20000e7c 	.word	0x20000e7c
 8002638:	20000e8c 	.word	0x20000e8c
 800263c:	20000010 	.word	0x20000010
 8002640:	20000c3c 	.word	0x20000c3c
 8002644:	0800b3b4 	.word	0x0800b3b4
 8002648:	20000cfc 	.word	0x20000cfc
 800264c:	2000002c 	.word	0x2000002c
 8002650:	20000e98 	.word	0x20000e98

08002654 <UART_data_ready>:
 * @ret		Retourne VRAI si un ou des caractres sont disponibles dans le buffer.
 * @ret		Retourne FAUX si aucun caractre n'est disponible dans le buffer (le buffer est vide)
 * @param	uart_id est le numro de l'UART concern :	UART1_ID, UART2_ID, UART3_ID
 */
bool_e UART_data_ready(uart_id_e uart_id)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	b082      	sub	sp, #8
 8002658:	af00      	add	r7, sp, #0
 800265a:	4603      	mov	r3, r0
 800265c:	71fb      	strb	r3, [r7, #7]
	assert(uart_id < UART_ID_NB);
 800265e:	79fb      	ldrb	r3, [r7, #7]
 8002660:	2b02      	cmp	r3, #2
 8002662:	d906      	bls.n	8002672 <UART_data_ready+0x1e>
 8002664:	4a07      	ldr	r2, [pc, #28]	; (8002684 <UART_data_ready+0x30>)
 8002666:	21cd      	movs	r1, #205	; 0xcd
 8002668:	4807      	ldr	r0, [pc, #28]	; (8002688 <UART_data_ready+0x34>)
 800266a:	f002 fd33 	bl	80050d4 <printf>
 800266e:	f7ff ff0b 	bl	8002488 <__NVIC_SystemReset>
	return buffer_rx_data_ready[uart_id];
 8002672:	79fb      	ldrb	r3, [r7, #7]
 8002674:	4a05      	ldr	r2, [pc, #20]	; (800268c <UART_data_ready+0x38>)
 8002676:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 800267a:	4618      	mov	r0, r3
 800267c:	3708      	adds	r7, #8
 800267e:	46bd      	mov	sp, r7
 8002680:	bd80      	pop	{r7, pc}
 8002682:	bf00      	nop
 8002684:	0800b15c 	.word	0x0800b15c
 8002688:	0800b120 	.word	0x0800b120
 800268c:	20000e8c 	.word	0x20000e8c

08002690 <UART_get_next_byte>:
 * @brief	Fonction permettant de rcuprer le prochain caractre reu dans le buffer.
 * @ret 	Retourne le prochain caractre reu. Ou 0 si rien n'a t reu.
 * @post 	Le caractre renvoy par cette fonction ne sera plus renvoy.
 */
uint8_t UART_get_next_byte(uart_id_e uart_id)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	b084      	sub	sp, #16
 8002694:	af00      	add	r7, sp, #0
 8002696:	4603      	mov	r3, r0
 8002698:	71fb      	strb	r3, [r7, #7]
	uint8_t ret;
	assert(uart_id < UART_ID_NB);
 800269a:	79fb      	ldrb	r3, [r7, #7]
 800269c:	2b02      	cmp	r3, #2
 800269e:	d906      	bls.n	80026ae <UART_get_next_byte+0x1e>
 80026a0:	4a22      	ldr	r2, [pc, #136]	; (800272c <UART_get_next_byte+0x9c>)
 80026a2:	21d9      	movs	r1, #217	; 0xd9
 80026a4:	4822      	ldr	r0, [pc, #136]	; (8002730 <UART_get_next_byte+0xa0>)
 80026a6:	f002 fd15 	bl	80050d4 <printf>
 80026aa:	f7ff feed 	bl	8002488 <__NVIC_SystemReset>

	if(!buffer_rx_data_ready[uart_id])	//N'est jamais sens se produire si l'utilisateur vrifie que UART_data_ready() avant d'appeler UART_get_next_byte()
 80026ae:	79fb      	ldrb	r3, [r7, #7]
 80026b0:	4a20      	ldr	r2, [pc, #128]	; (8002734 <UART_get_next_byte+0xa4>)
 80026b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d101      	bne.n	80026be <UART_get_next_byte+0x2e>
		return 0;
 80026ba:	2300      	movs	r3, #0
 80026bc:	e031      	b.n	8002722 <UART_get_next_byte+0x92>

	ret =  buffer_rx[uart_id][buffer_rx_read_index[uart_id]];
 80026be:	79fa      	ldrb	r2, [r7, #7]
 80026c0:	79fb      	ldrb	r3, [r7, #7]
 80026c2:	491d      	ldr	r1, [pc, #116]	; (8002738 <UART_get_next_byte+0xa8>)
 80026c4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80026c8:	491c      	ldr	r1, [pc, #112]	; (800273c <UART_get_next_byte+0xac>)
 80026ca:	01d2      	lsls	r2, r2, #7
 80026cc:	440a      	add	r2, r1
 80026ce:	4413      	add	r3, r2
 80026d0:	781b      	ldrb	r3, [r3, #0]
 80026d2:	73fb      	strb	r3, [r7, #15]
	buffer_rx_read_index[uart_id] = (buffer_rx_read_index[uart_id] + 1) % BUFFER_RX_SIZE;
 80026d4:	79fb      	ldrb	r3, [r7, #7]
 80026d6:	4a18      	ldr	r2, [pc, #96]	; (8002738 <UART_get_next_byte+0xa8>)
 80026d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026dc:	1c5a      	adds	r2, r3, #1
 80026de:	79fb      	ldrb	r3, [r7, #7]
 80026e0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80026e4:	4914      	ldr	r1, [pc, #80]	; (8002738 <UART_get_next_byte+0xa8>)
 80026e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	//Section critique durant laquelle on dsactive les interruptions... pour viter une mauvaise premption.
	NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 80026ea:	79fb      	ldrb	r3, [r7, #7]
 80026ec:	4a14      	ldr	r2, [pc, #80]	; (8002740 <UART_get_next_byte+0xb0>)
 80026ee:	56d3      	ldrsb	r3, [r2, r3]
 80026f0:	4618      	mov	r0, r3
 80026f2:	f7ff fea5 	bl	8002440 <__NVIC_DisableIRQ>
	if (buffer_rx_write_index[uart_id] == buffer_rx_read_index[uart_id])
 80026f6:	79fb      	ldrb	r3, [r7, #7]
 80026f8:	4a12      	ldr	r2, [pc, #72]	; (8002744 <UART_get_next_byte+0xb4>)
 80026fa:	5cd3      	ldrb	r3, [r2, r3]
 80026fc:	4619      	mov	r1, r3
 80026fe:	79fb      	ldrb	r3, [r7, #7]
 8002700:	4a0d      	ldr	r2, [pc, #52]	; (8002738 <UART_get_next_byte+0xa8>)
 8002702:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002706:	4299      	cmp	r1, r3
 8002708:	d104      	bne.n	8002714 <UART_get_next_byte+0x84>
		buffer_rx_data_ready[uart_id] = FALSE;
 800270a:	79fb      	ldrb	r3, [r7, #7]
 800270c:	4a09      	ldr	r2, [pc, #36]	; (8002734 <UART_get_next_byte+0xa4>)
 800270e:	2100      	movs	r1, #0
 8002710:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8002714:	79fb      	ldrb	r3, [r7, #7]
 8002716:	4a0a      	ldr	r2, [pc, #40]	; (8002740 <UART_get_next_byte+0xb0>)
 8002718:	56d3      	ldrsb	r3, [r2, r3]
 800271a:	4618      	mov	r0, r3
 800271c:	f7ff fe74 	bl	8002408 <__NVIC_EnableIRQ>
	return ret;
 8002720:	7bfb      	ldrb	r3, [r7, #15]
}
 8002722:	4618      	mov	r0, r3
 8002724:	3710      	adds	r7, #16
 8002726:	46bd      	mov	sp, r7
 8002728:	bd80      	pop	{r7, pc}
 800272a:	bf00      	nop
 800272c:	0800b15c 	.word	0x0800b15c
 8002730:	0800b120 	.word	0x0800b120
 8002734:	20000e8c 	.word	0x20000e8c
 8002738:	20000e80 	.word	0x20000e80
 800273c:	20000cfc 	.word	0x20000cfc
 8002740:	0800b3b4 	.word	0x0800b3b4
 8002744:	20000e7c 	.word	0x20000e7c

08002748 <UART_putc>:
 * @func 	void UART_putc(UART_HandleTypeDef * UART_Handle, char c)
 * @param	c : le caractere a envoyer
 * @param	USARTx : USART1, USART2 ou USART6
 */
void UART_putc(uart_id_e uart_id, uint8_t c)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b084      	sub	sp, #16
 800274c:	af00      	add	r7, sp, #0
 800274e:	4603      	mov	r3, r0
 8002750:	460a      	mov	r2, r1
 8002752:	71fb      	strb	r3, [r7, #7]
 8002754:	4613      	mov	r3, r2
 8002756:	71bb      	strb	r3, [r7, #6]
	HAL_StatusTypeDef state;
	assert(uart_id < UART_ID_NB);
 8002758:	79fb      	ldrb	r3, [r7, #7]
 800275a:	2b02      	cmp	r3, #2
 800275c:	d907      	bls.n	800276e <UART_putc+0x26>
 800275e:	4a16      	ldr	r2, [pc, #88]	; (80027b8 <UART_putc+0x70>)
 8002760:	f44f 71a1 	mov.w	r1, #322	; 0x142
 8002764:	4815      	ldr	r0, [pc, #84]	; (80027bc <UART_putc+0x74>)
 8002766:	f002 fcb5 	bl	80050d4 <printf>
 800276a:	f7ff fe8d 	bl	8002488 <__NVIC_SystemReset>
	if(uart_initialized[uart_id])
 800276e:	79fb      	ldrb	r3, [r7, #7]
 8002770:	4a13      	ldr	r2, [pc, #76]	; (80027c0 <UART_putc+0x78>)
 8002772:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002776:	2b00      	cmp	r3, #0
 8002778:	d019      	beq.n	80027ae <UART_putc+0x66>
	{
		do
		{
			NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 800277a:	79fb      	ldrb	r3, [r7, #7]
 800277c:	4a11      	ldr	r2, [pc, #68]	; (80027c4 <UART_putc+0x7c>)
 800277e:	56d3      	ldrsb	r3, [r2, r3]
 8002780:	4618      	mov	r0, r3
 8002782:	f7ff fe5d 	bl	8002440 <__NVIC_DisableIRQ>
			state = HAL_UART_Transmit_IT(&UART_HandleStructure[uart_id], &c, 1);
 8002786:	79fb      	ldrb	r3, [r7, #7]
 8002788:	019b      	lsls	r3, r3, #6
 800278a:	4a0f      	ldr	r2, [pc, #60]	; (80027c8 <UART_putc+0x80>)
 800278c:	4413      	add	r3, r2
 800278e:	1db9      	adds	r1, r7, #6
 8002790:	2201      	movs	r2, #1
 8002792:	4618      	mov	r0, r3
 8002794:	f001 fdff 	bl	8004396 <HAL_UART_Transmit_IT>
 8002798:	4603      	mov	r3, r0
 800279a:	73fb      	strb	r3, [r7, #15]
			NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 800279c:	79fb      	ldrb	r3, [r7, #7]
 800279e:	4a09      	ldr	r2, [pc, #36]	; (80027c4 <UART_putc+0x7c>)
 80027a0:	56d3      	ldrsb	r3, [r2, r3]
 80027a2:	4618      	mov	r0, r3
 80027a4:	f7ff fe30 	bl	8002408 <__NVIC_EnableIRQ>
		}while(state == HAL_BUSY);
 80027a8:	7bfb      	ldrb	r3, [r7, #15]
 80027aa:	2b02      	cmp	r3, #2
 80027ac:	d0e5      	beq.n	800277a <UART_putc+0x32>
	}
}
 80027ae:	bf00      	nop
 80027b0:	3710      	adds	r7, #16
 80027b2:	46bd      	mov	sp, r7
 80027b4:	bd80      	pop	{r7, pc}
 80027b6:	bf00      	nop
 80027b8:	0800b15c 	.word	0x0800b15c
 80027bc:	0800b120 	.word	0x0800b120
 80027c0:	20000e98 	.word	0x20000e98
 80027c4:	0800b3b4 	.word	0x0800b3b4
 80027c8:	20000c3c 	.word	0x20000c3c

080027cc <UART_impolite_force_puts_on_uart>:
	}
}

//ecriture impolie force bloquante sur l'UART ( utiliser en IT, en cas d'extrme recours)
void UART_impolite_force_puts_on_uart(uart_id_e uart_id, uint8_t * str, uint32_t len)
{
 80027cc:	b480      	push	{r7}
 80027ce:	b087      	sub	sp, #28
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	4603      	mov	r3, r0
 80027d4:	60b9      	str	r1, [r7, #8]
 80027d6:	607a      	str	r2, [r7, #4]
 80027d8:	73fb      	strb	r3, [r7, #15]
	uint32_t i;
	if(uart_initialized[uart_id])
 80027da:	7bfb      	ldrb	r3, [r7, #15]
 80027dc:	4a13      	ldr	r2, [pc, #76]	; (800282c <UART_impolite_force_puts_on_uart+0x60>)
 80027de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d01d      	beq.n	8002822 <UART_impolite_force_puts_on_uart+0x56>
	{
		USART_TypeDef * pusart;
		pusart = UART_HandleStructure[uart_id].Instance;
 80027e6:	7bfb      	ldrb	r3, [r7, #15]
 80027e8:	4a11      	ldr	r2, [pc, #68]	; (8002830 <UART_impolite_force_puts_on_uart+0x64>)
 80027ea:	019b      	lsls	r3, r3, #6
 80027ec:	4413      	add	r3, r2
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	613b      	str	r3, [r7, #16]
		for(i=0; i<len; i++)
 80027f2:	2300      	movs	r3, #0
 80027f4:	617b      	str	r3, [r7, #20]
 80027f6:	e010      	b.n	800281a <UART_impolite_force_puts_on_uart+0x4e>
		{
			while(!(pusart->SR & USART_FLAG_TXE));
 80027f8:	bf00      	nop
 80027fa:	693b      	ldr	r3, [r7, #16]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002802:	2b00      	cmp	r3, #0
 8002804:	d0f9      	beq.n	80027fa <UART_impolite_force_puts_on_uart+0x2e>
			pusart->DR = str[i];
 8002806:	68ba      	ldr	r2, [r7, #8]
 8002808:	697b      	ldr	r3, [r7, #20]
 800280a:	4413      	add	r3, r2
 800280c:	781b      	ldrb	r3, [r3, #0]
 800280e:	461a      	mov	r2, r3
 8002810:	693b      	ldr	r3, [r7, #16]
 8002812:	605a      	str	r2, [r3, #4]
		for(i=0; i<len; i++)
 8002814:	697b      	ldr	r3, [r7, #20]
 8002816:	3301      	adds	r3, #1
 8002818:	617b      	str	r3, [r7, #20]
 800281a:	697a      	ldr	r2, [r7, #20]
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	429a      	cmp	r2, r3
 8002820:	d3ea      	bcc.n	80027f8 <UART_impolite_force_puts_on_uart+0x2c>
		}
	}
}
 8002822:	bf00      	nop
 8002824:	371c      	adds	r7, #28
 8002826:	46bd      	mov	sp, r7
 8002828:	bc80      	pop	{r7}
 800282a:	4770      	bx	lr
 800282c:	20000e98 	.word	0x20000e98
 8002830:	20000c3c 	.word	0x20000c3c

08002834 <USART1_IRQHandler>:
}

/////////////////  ROUTINES D'INTERRUPTION  //////////////////////////////

void USART1_IRQHandler(void)
{
 8002834:	b580      	push	{r7, lr}
 8002836:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART1_ID]);
 8002838:	4802      	ldr	r0, [pc, #8]	; (8002844 <USART1_IRQHandler+0x10>)
 800283a:	f001 fe45 	bl	80044c8 <HAL_UART_IRQHandler>
}
 800283e:	bf00      	nop
 8002840:	bd80      	pop	{r7, pc}
 8002842:	bf00      	nop
 8002844:	20000c3c 	.word	0x20000c3c

08002848 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 8002848:	b580      	push	{r7, lr}
 800284a:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART2_ID]);
 800284c:	4802      	ldr	r0, [pc, #8]	; (8002858 <USART2_IRQHandler+0x10>)
 800284e:	f001 fe3b 	bl	80044c8 <HAL_UART_IRQHandler>
}
 8002852:	bf00      	nop
 8002854:	bd80      	pop	{r7, pc}
 8002856:	bf00      	nop
 8002858:	20000c7c 	.word	0x20000c7c

0800285c <USART3_IRQHandler>:

void USART3_IRQHandler(void)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART3_ID]);
 8002860:	4802      	ldr	r0, [pc, #8]	; (800286c <USART3_IRQHandler+0x10>)
 8002862:	f001 fe31 	bl	80044c8 <HAL_UART_IRQHandler>
}
 8002866:	bf00      	nop
 8002868:	bd80      	pop	{r7, pc}
 800286a:	bf00      	nop
 800286c:	20000cbc 	.word	0x20000cbc

08002870 <HAL_UART_RxCpltCallback>:
 * @brief	Cette fonction est appele en interruption UART par le module HAL_UART.
 * @post	L'octet reu est rang dans le buffer correspondant.
 * @post	La rception en IT du prochain octet est r-active.
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b084      	sub	sp, #16
 8002874:	af00      	add	r7, sp, #0
 8002876:	6078      	str	r0, [r7, #4]
	uint8_t uart_id;
	if(huart->Instance == USART1)		uart_id = UART1_ID;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	4a24      	ldr	r2, [pc, #144]	; (8002910 <HAL_UART_RxCpltCallback+0xa0>)
 800287e:	4293      	cmp	r3, r2
 8002880:	d102      	bne.n	8002888 <HAL_UART_RxCpltCallback+0x18>
 8002882:	2300      	movs	r3, #0
 8002884:	73fb      	strb	r3, [r7, #15]
 8002886:	e00e      	b.n	80028a6 <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART2)	uart_id = UART2_ID;
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	4a21      	ldr	r2, [pc, #132]	; (8002914 <HAL_UART_RxCpltCallback+0xa4>)
 800288e:	4293      	cmp	r3, r2
 8002890:	d102      	bne.n	8002898 <HAL_UART_RxCpltCallback+0x28>
 8002892:	2301      	movs	r3, #1
 8002894:	73fb      	strb	r3, [r7, #15]
 8002896:	e006      	b.n	80028a6 <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART3)	uart_id = UART3_ID;
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	4a1e      	ldr	r2, [pc, #120]	; (8002918 <HAL_UART_RxCpltCallback+0xa8>)
 800289e:	4293      	cmp	r3, r2
 80028a0:	d131      	bne.n	8002906 <HAL_UART_RxCpltCallback+0x96>
 80028a2:	2302      	movs	r3, #2
 80028a4:	73fb      	strb	r3, [r7, #15]
	else return;

	buffer_rx_data_ready[uart_id] = TRUE;	//Le buffer n'est pas (ou plus) vide.
 80028a6:	7bfb      	ldrb	r3, [r7, #15]
 80028a8:	4a1c      	ldr	r2, [pc, #112]	; (800291c <HAL_UART_RxCpltCallback+0xac>)
 80028aa:	2101      	movs	r1, #1
 80028ac:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = (uint8_t)((buffer_rx_write_index[uart_id] + 1) % BUFFER_RX_SIZE);						//Dplacement pointeur en criture
 80028b0:	7bfb      	ldrb	r3, [r7, #15]
 80028b2:	4a1b      	ldr	r2, [pc, #108]	; (8002920 <HAL_UART_RxCpltCallback+0xb0>)
 80028b4:	5cd3      	ldrb	r3, [r2, r3]
 80028b6:	3301      	adds	r3, #1
 80028b8:	425a      	negs	r2, r3
 80028ba:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80028be:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80028c2:	bf58      	it	pl
 80028c4:	4253      	negpl	r3, r2
 80028c6:	7bfa      	ldrb	r2, [r7, #15]
 80028c8:	b2d9      	uxtb	r1, r3
 80028ca:	4b15      	ldr	r3, [pc, #84]	; (8002920 <HAL_UART_RxCpltCallback+0xb0>)
 80028cc:	5499      	strb	r1, [r3, r2]
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Ractivation de la rception d'un caractre
 80028ce:	7bfb      	ldrb	r3, [r7, #15]
 80028d0:	019b      	lsls	r3, r3, #6
 80028d2:	4a14      	ldr	r2, [pc, #80]	; (8002924 <HAL_UART_RxCpltCallback+0xb4>)
 80028d4:	1898      	adds	r0, r3, r2
 80028d6:	7bfb      	ldrb	r3, [r7, #15]
 80028d8:	7bfa      	ldrb	r2, [r7, #15]
 80028da:	4911      	ldr	r1, [pc, #68]	; (8002920 <HAL_UART_RxCpltCallback+0xb0>)
 80028dc:	5c8a      	ldrb	r2, [r1, r2]
 80028de:	01db      	lsls	r3, r3, #7
 80028e0:	4413      	add	r3, r2
 80028e2:	4a11      	ldr	r2, [pc, #68]	; (8002928 <HAL_UART_RxCpltCallback+0xb8>)
 80028e4:	4413      	add	r3, r2
 80028e6:	2201      	movs	r2, #1
 80028e8:	4619      	mov	r1, r3
 80028ea:	f001 fd98 	bl	800441e <HAL_UART_Receive_IT>

	if(callback_uart_rx[uart_id] != NULL)
 80028ee:	7bfb      	ldrb	r3, [r7, #15]
 80028f0:	4a0e      	ldr	r2, [pc, #56]	; (800292c <HAL_UART_RxCpltCallback+0xbc>)
 80028f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d006      	beq.n	8002908 <HAL_UART_RxCpltCallback+0x98>
		callback_uart_rx[uart_id]();
 80028fa:	7bfb      	ldrb	r3, [r7, #15]
 80028fc:	4a0b      	ldr	r2, [pc, #44]	; (800292c <HAL_UART_RxCpltCallback+0xbc>)
 80028fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002902:	4798      	blx	r3
 8002904:	e000      	b.n	8002908 <HAL_UART_RxCpltCallback+0x98>
	else return;
 8002906:	bf00      	nop
}
 8002908:	3710      	adds	r7, #16
 800290a:	46bd      	mov	sp, r7
 800290c:	bd80      	pop	{r7, pc}
 800290e:	bf00      	nop
 8002910:	40013800 	.word	0x40013800
 8002914:	40004400 	.word	0x40004400
 8002918:	40004800 	.word	0x40004800
 800291c:	20000e8c 	.word	0x20000e8c
 8002920:	20000e7c 	.word	0x20000e7c
 8002924:	20000c3c 	.word	0x20000c3c
 8002928:	20000cfc 	.word	0x20000cfc
 800292c:	20000ea4 	.word	0x20000ea4

08002930 <HAL_UART_MspInit>:
 * @brief	Cette fonction est appele par la fonction d'initialisation HAL_UART_Init().
 * 			Selon le numro de l'UART, on y defini la configuration des broches correspondantes (voir la doc)
 * @param	huart: uart handler utilis
 */
void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8002930:	b580      	push	{r7, lr}
 8002932:	b08c      	sub	sp, #48	; 0x30
 8002934:	af02      	add	r7, sp, #8
 8002936:	6078      	str	r0, [r7, #4]
	huart->Instance->SR = 0x00C0;
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	22c0      	movs	r2, #192	; 0xc0
 800293e:	601a      	str	r2, [r3, #0]
	huart->Instance->DR = 0x0000;
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	2200      	movs	r2, #0
 8002946:	605a      	str	r2, [r3, #4]
	huart->Instance->BRR = 0x0000;
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	2200      	movs	r2, #0
 800294e:	609a      	str	r2, [r3, #8]
	huart->Instance->CR1 = 0x0000;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	2200      	movs	r2, #0
 8002956:	60da      	str	r2, [r3, #12]
	huart->Instance->CR2 = 0x0000;
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	2200      	movs	r2, #0
 800295e:	611a      	str	r2, [r3, #16]
	huart->Instance->CR3 = 0x0000;
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	2200      	movs	r2, #0
 8002966:	615a      	str	r2, [r3, #20]
	huart->Instance->GTPR = 0x0000;
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	2200      	movs	r2, #0
 800296e:	619a      	str	r2, [r3, #24]
	if(huart->Instance == USART1)
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	4a53      	ldr	r2, [pc, #332]	; (8002ac4 <HAL_UART_MspInit+0x194>)
 8002976:	4293      	cmp	r3, r2
 8002978:	d142      	bne.n	8002a00 <HAL_UART_MspInit+0xd0>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_9, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Tx as AF
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_10, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
		#endif
		#ifdef UART1_ON_PB6_PB7
			//Remap :
			__HAL_RCC_AFIO_CLK_ENABLE();
 800297a:	4b53      	ldr	r3, [pc, #332]	; (8002ac8 <HAL_UART_MspInit+0x198>)
 800297c:	699b      	ldr	r3, [r3, #24]
 800297e:	4a52      	ldr	r2, [pc, #328]	; (8002ac8 <HAL_UART_MspInit+0x198>)
 8002980:	f043 0301 	orr.w	r3, r3, #1
 8002984:	6193      	str	r3, [r2, #24]
 8002986:	4b50      	ldr	r3, [pc, #320]	; (8002ac8 <HAL_UART_MspInit+0x198>)
 8002988:	699b      	ldr	r3, [r3, #24]
 800298a:	f003 0301 	and.w	r3, r3, #1
 800298e:	623b      	str	r3, [r7, #32]
 8002990:	6a3b      	ldr	r3, [r7, #32]
			__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
 8002992:	4b4d      	ldr	r3, [pc, #308]	; (8002ac8 <HAL_UART_MspInit+0x198>)
 8002994:	699b      	ldr	r3, [r3, #24]
 8002996:	4a4c      	ldr	r2, [pc, #304]	; (8002ac8 <HAL_UART_MspInit+0x198>)
 8002998:	f043 0308 	orr.w	r3, r3, #8
 800299c:	6193      	str	r3, [r2, #24]
 800299e:	4b4a      	ldr	r3, [pc, #296]	; (8002ac8 <HAL_UART_MspInit+0x198>)
 80029a0:	699b      	ldr	r3, [r3, #24]
 80029a2:	f003 0308 	and.w	r3, r3, #8
 80029a6:	61fb      	str	r3, [r7, #28]
 80029a8:	69fb      	ldr	r3, [r7, #28]
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_6, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Tx as AF
 80029aa:	2303      	movs	r3, #3
 80029ac:	9300      	str	r3, [sp, #0]
 80029ae:	2301      	movs	r3, #1
 80029b0:	2202      	movs	r2, #2
 80029b2:	2140      	movs	r1, #64	; 0x40
 80029b4:	4845      	ldr	r0, [pc, #276]	; (8002acc <HAL_UART_MspInit+0x19c>)
 80029b6:	f7fe ffd3 	bl	8001960 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_7, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 80029ba:	2303      	movs	r3, #3
 80029bc:	9300      	str	r3, [sp, #0]
 80029be:	2301      	movs	r3, #1
 80029c0:	2200      	movs	r2, #0
 80029c2:	2180      	movs	r1, #128	; 0x80
 80029c4:	4841      	ldr	r0, [pc, #260]	; (8002acc <HAL_UART_MspInit+0x19c>)
 80029c6:	f7fe ffcb 	bl	8001960 <BSP_GPIO_PinCfg>
			__HAL_AFIO_REMAP_USART1_ENABLE();
 80029ca:	4b41      	ldr	r3, [pc, #260]	; (8002ad0 <HAL_UART_MspInit+0x1a0>)
 80029cc:	685b      	ldr	r3, [r3, #4]
 80029ce:	627b      	str	r3, [r7, #36]	; 0x24
 80029d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029d2:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80029d6:	627b      	str	r3, [r7, #36]	; 0x24
 80029d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029da:	f043 0304 	orr.w	r3, r3, #4
 80029de:	627b      	str	r3, [r7, #36]	; 0x24
 80029e0:	4a3b      	ldr	r2, [pc, #236]	; (8002ad0 <HAL_UART_MspInit+0x1a0>)
 80029e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029e4:	6053      	str	r3, [r2, #4]
		#endif
		__HAL_RCC_USART1_CLK_ENABLE();		//Horloge du peripherique UART
 80029e6:	4b38      	ldr	r3, [pc, #224]	; (8002ac8 <HAL_UART_MspInit+0x198>)
 80029e8:	699b      	ldr	r3, [r3, #24]
 80029ea:	4a37      	ldr	r2, [pc, #220]	; (8002ac8 <HAL_UART_MspInit+0x198>)
 80029ec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80029f0:	6193      	str	r3, [r2, #24]
 80029f2:	4b35      	ldr	r3, [pc, #212]	; (8002ac8 <HAL_UART_MspInit+0x198>)
 80029f4:	699b      	ldr	r3, [r3, #24]
 80029f6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80029fa:	61bb      	str	r3, [r7, #24]
 80029fc:	69bb      	ldr	r3, [r7, #24]
			BSP_GPIO_PinCfg(GPIOD, GPIO_PIN_9, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
			__HAL_AFIO_REMAP_USART3_ENABLE();
		#endif
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
	}
}
 80029fe:	e05c      	b.n	8002aba <HAL_UART_MspInit+0x18a>
	else if(huart->Instance == USART2)
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	4a33      	ldr	r2, [pc, #204]	; (8002ad4 <HAL_UART_MspInit+0x1a4>)
 8002a06:	4293      	cmp	r3, r2
 8002a08:	d128      	bne.n	8002a5c <HAL_UART_MspInit+0x12c>
			__HAL_RCC_GPIOA_CLK_ENABLE();		//Horloge des broches a utiliser
 8002a0a:	4b2f      	ldr	r3, [pc, #188]	; (8002ac8 <HAL_UART_MspInit+0x198>)
 8002a0c:	699b      	ldr	r3, [r3, #24]
 8002a0e:	4a2e      	ldr	r2, [pc, #184]	; (8002ac8 <HAL_UART_MspInit+0x198>)
 8002a10:	f043 0304 	orr.w	r3, r3, #4
 8002a14:	6193      	str	r3, [r2, #24]
 8002a16:	4b2c      	ldr	r3, [pc, #176]	; (8002ac8 <HAL_UART_MspInit+0x198>)
 8002a18:	699b      	ldr	r3, [r3, #24]
 8002a1a:	f003 0304 	and.w	r3, r3, #4
 8002a1e:	617b      	str	r3, [r7, #20]
 8002a20:	697b      	ldr	r3, [r7, #20]
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_2, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);	//Configure Tx as AF
 8002a22:	2303      	movs	r3, #3
 8002a24:	9300      	str	r3, [sp, #0]
 8002a26:	2301      	movs	r3, #1
 8002a28:	2202      	movs	r2, #2
 8002a2a:	2104      	movs	r1, #4
 8002a2c:	482a      	ldr	r0, [pc, #168]	; (8002ad8 <HAL_UART_MspInit+0x1a8>)
 8002a2e:	f7fe ff97 	bl	8001960 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_3, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 8002a32:	2303      	movs	r3, #3
 8002a34:	9300      	str	r3, [sp, #0]
 8002a36:	2301      	movs	r3, #1
 8002a38:	2200      	movs	r2, #0
 8002a3a:	2108      	movs	r1, #8
 8002a3c:	4826      	ldr	r0, [pc, #152]	; (8002ad8 <HAL_UART_MspInit+0x1a8>)
 8002a3e:	f7fe ff8f 	bl	8001960 <BSP_GPIO_PinCfg>
		__HAL_RCC_USART2_CLK_ENABLE();		//Horloge du peripherique UART
 8002a42:	4b21      	ldr	r3, [pc, #132]	; (8002ac8 <HAL_UART_MspInit+0x198>)
 8002a44:	69db      	ldr	r3, [r3, #28]
 8002a46:	4a20      	ldr	r2, [pc, #128]	; (8002ac8 <HAL_UART_MspInit+0x198>)
 8002a48:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002a4c:	61d3      	str	r3, [r2, #28]
 8002a4e:	4b1e      	ldr	r3, [pc, #120]	; (8002ac8 <HAL_UART_MspInit+0x198>)
 8002a50:	69db      	ldr	r3, [r3, #28]
 8002a52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a56:	613b      	str	r3, [r7, #16]
 8002a58:	693b      	ldr	r3, [r7, #16]
}
 8002a5a:	e02e      	b.n	8002aba <HAL_UART_MspInit+0x18a>
	else if(huart->Instance == USART3)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	4a1e      	ldr	r2, [pc, #120]	; (8002adc <HAL_UART_MspInit+0x1ac>)
 8002a62:	4293      	cmp	r3, r2
 8002a64:	d129      	bne.n	8002aba <HAL_UART_MspInit+0x18a>
			__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
 8002a66:	4b18      	ldr	r3, [pc, #96]	; (8002ac8 <HAL_UART_MspInit+0x198>)
 8002a68:	699b      	ldr	r3, [r3, #24]
 8002a6a:	4a17      	ldr	r2, [pc, #92]	; (8002ac8 <HAL_UART_MspInit+0x198>)
 8002a6c:	f043 0308 	orr.w	r3, r3, #8
 8002a70:	6193      	str	r3, [r2, #24]
 8002a72:	4b15      	ldr	r3, [pc, #84]	; (8002ac8 <HAL_UART_MspInit+0x198>)
 8002a74:	699b      	ldr	r3, [r3, #24]
 8002a76:	f003 0308 	and.w	r3, r3, #8
 8002a7a:	60fb      	str	r3, [r7, #12]
 8002a7c:	68fb      	ldr	r3, [r7, #12]
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_10, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);	//Configure Tx as AF
 8002a7e:	2303      	movs	r3, #3
 8002a80:	9300      	str	r3, [sp, #0]
 8002a82:	2301      	movs	r3, #1
 8002a84:	2202      	movs	r2, #2
 8002a86:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002a8a:	4810      	ldr	r0, [pc, #64]	; (8002acc <HAL_UART_MspInit+0x19c>)
 8002a8c:	f7fe ff68 	bl	8001960 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_11, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 8002a90:	2303      	movs	r3, #3
 8002a92:	9300      	str	r3, [sp, #0]
 8002a94:	2301      	movs	r3, #1
 8002a96:	2200      	movs	r2, #0
 8002a98:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002a9c:	480b      	ldr	r0, [pc, #44]	; (8002acc <HAL_UART_MspInit+0x19c>)
 8002a9e:	f7fe ff5f 	bl	8001960 <BSP_GPIO_PinCfg>
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
 8002aa2:	4b09      	ldr	r3, [pc, #36]	; (8002ac8 <HAL_UART_MspInit+0x198>)
 8002aa4:	69db      	ldr	r3, [r3, #28]
 8002aa6:	4a08      	ldr	r2, [pc, #32]	; (8002ac8 <HAL_UART_MspInit+0x198>)
 8002aa8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002aac:	61d3      	str	r3, [r2, #28]
 8002aae:	4b06      	ldr	r3, [pc, #24]	; (8002ac8 <HAL_UART_MspInit+0x198>)
 8002ab0:	69db      	ldr	r3, [r3, #28]
 8002ab2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002ab6:	60bb      	str	r3, [r7, #8]
 8002ab8:	68bb      	ldr	r3, [r7, #8]
}
 8002aba:	bf00      	nop
 8002abc:	3728      	adds	r7, #40	; 0x28
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	bd80      	pop	{r7, pc}
 8002ac2:	bf00      	nop
 8002ac4:	40013800 	.word	0x40013800
 8002ac8:	40021000 	.word	0x40021000
 8002acc:	40010c00 	.word	0x40010c00
 8002ad0:	40010000 	.word	0x40010000
 8002ad4:	40004400 	.word	0x40004400
 8002ad8:	40010800 	.word	0x40010800
 8002adc:	40004800 	.word	0x40004800

08002ae0 <HAL_UART_ErrorCallback>:
/*
 * @brief	Function called when the uart throws an error
 * @param	huart handler used to throw errors
 */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002ae0:	b480      	push	{r7}
 8002ae2:	b083      	sub	sp, #12
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6078      	str	r0, [r7, #4]
    if (huart->ErrorCode == HAL_UART_ERROR_ORE){
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002aec:	2b08      	cmp	r3, #8
 8002aee:	d106      	bne.n	8002afe <HAL_UART_ErrorCallback+0x1e>
        // remove the error condition
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	2200      	movs	r2, #0
 8002af4:	63da      	str	r2, [r3, #60]	; 0x3c
        // set the correct state, so that the UART_RX_IT works correctly
        huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	2222      	movs	r2, #34	; 0x22
 8002afa:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    }

}
 8002afe:	bf00      	nop
 8002b00:	370c      	adds	r7, #12
 8002b02:	46bd      	mov	sp, r7
 8002b04:	bc80      	pop	{r7}
 8002b06:	4770      	bx	lr

08002b08 <WWDG_IRQHandler>:
	dump_printf(msg, "SysTick");
	while(1);
}

__weak void WWDG_IRQHandler(void)
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	af00      	add	r7, sp, #0
	dump_printf(msg, "WWDG");
 8002b0c:	4b03      	ldr	r3, [pc, #12]	; (8002b1c <WWDG_IRQHandler+0x14>)
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	4903      	ldr	r1, [pc, #12]	; (8002b20 <WWDG_IRQHandler+0x18>)
 8002b12:	4618      	mov	r0, r3
 8002b14:	f7ff f916 	bl	8001d44 <dump_printf>
	while(1);
 8002b18:	e7fe      	b.n	8002b18 <WWDG_IRQHandler+0x10>
 8002b1a:	bf00      	nop
 8002b1c:	2000001c 	.word	0x2000001c
 8002b20:	0800b1ec 	.word	0x0800b1ec

08002b24 <PVD_IRQHandler>:
}

__weak void PVD_IRQHandler(void)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	af00      	add	r7, sp, #0
	dump_printf(msg, "PVD");
 8002b28:	4b03      	ldr	r3, [pc, #12]	; (8002b38 <PVD_IRQHandler+0x14>)
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	4903      	ldr	r1, [pc, #12]	; (8002b3c <PVD_IRQHandler+0x18>)
 8002b2e:	4618      	mov	r0, r3
 8002b30:	f7ff f908 	bl	8001d44 <dump_printf>
	while(1);
 8002b34:	e7fe      	b.n	8002b34 <PVD_IRQHandler+0x10>
 8002b36:	bf00      	nop
 8002b38:	2000001c 	.word	0x2000001c
 8002b3c:	0800b1f4 	.word	0x0800b1f4

08002b40 <TAMPER_IRQHandler>:
}

__weak void TAMPER_IRQHandler(void)
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	af00      	add	r7, sp, #0
	dump_printf(msg, "TAMPER");
 8002b44:	4b03      	ldr	r3, [pc, #12]	; (8002b54 <TAMPER_IRQHandler+0x14>)
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	4903      	ldr	r1, [pc, #12]	; (8002b58 <TAMPER_IRQHandler+0x18>)
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	f7ff f8fa 	bl	8001d44 <dump_printf>
	while(1);
 8002b50:	e7fe      	b.n	8002b50 <TAMPER_IRQHandler+0x10>
 8002b52:	bf00      	nop
 8002b54:	2000001c 	.word	0x2000001c
 8002b58:	0800b1f8 	.word	0x0800b1f8

08002b5c <RTC_IRQHandler>:
}

__weak void RTC_IRQHandler(void)
{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	af00      	add	r7, sp, #0
	dump_printf(msg, "RTC");
 8002b60:	4b03      	ldr	r3, [pc, #12]	; (8002b70 <RTC_IRQHandler+0x14>)
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	4903      	ldr	r1, [pc, #12]	; (8002b74 <RTC_IRQHandler+0x18>)
 8002b66:	4618      	mov	r0, r3
 8002b68:	f7ff f8ec 	bl	8001d44 <dump_printf>
	while(1);
 8002b6c:	e7fe      	b.n	8002b6c <RTC_IRQHandler+0x10>
 8002b6e:	bf00      	nop
 8002b70:	2000001c 	.word	0x2000001c
 8002b74:	0800b200 	.word	0x0800b200

08002b78 <FLASH_IRQHandler>:
}

__weak void FLASH_IRQHandler(void)
{
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	af00      	add	r7, sp, #0
	dump_printf(msg, "FLASH");
 8002b7c:	4b03      	ldr	r3, [pc, #12]	; (8002b8c <FLASH_IRQHandler+0x14>)
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	4903      	ldr	r1, [pc, #12]	; (8002b90 <FLASH_IRQHandler+0x18>)
 8002b82:	4618      	mov	r0, r3
 8002b84:	f7ff f8de 	bl	8001d44 <dump_printf>
	while(1);
 8002b88:	e7fe      	b.n	8002b88 <FLASH_IRQHandler+0x10>
 8002b8a:	bf00      	nop
 8002b8c:	2000001c 	.word	0x2000001c
 8002b90:	0800b204 	.word	0x0800b204

08002b94 <RCC_IRQHandler>:
}

__weak void RCC_IRQHandler(void)
{
 8002b94:	b580      	push	{r7, lr}
 8002b96:	af00      	add	r7, sp, #0
	dump_printf(msg, "RCC");
 8002b98:	4b03      	ldr	r3, [pc, #12]	; (8002ba8 <RCC_IRQHandler+0x14>)
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	4903      	ldr	r1, [pc, #12]	; (8002bac <RCC_IRQHandler+0x18>)
 8002b9e:	4618      	mov	r0, r3
 8002ba0:	f7ff f8d0 	bl	8001d44 <dump_printf>
	while(1);
 8002ba4:	e7fe      	b.n	8002ba4 <RCC_IRQHandler+0x10>
 8002ba6:	bf00      	nop
 8002ba8:	2000001c 	.word	0x2000001c
 8002bac:	0800b20c 	.word	0x0800b20c

08002bb0 <DMA1_Channel2_IRQHandler>:
	dump_printf(msg, "DMA1_Channel1");
	while(1);
}

__weak void DMA1_Channel2_IRQHandler(void)
{
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel2");
 8002bb4:	4b03      	ldr	r3, [pc, #12]	; (8002bc4 <DMA1_Channel2_IRQHandler+0x14>)
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	4903      	ldr	r1, [pc, #12]	; (8002bc8 <DMA1_Channel2_IRQHandler+0x18>)
 8002bba:	4618      	mov	r0, r3
 8002bbc:	f7ff f8c2 	bl	8001d44 <dump_printf>
	while(1);
 8002bc0:	e7fe      	b.n	8002bc0 <DMA1_Channel2_IRQHandler+0x10>
 8002bc2:	bf00      	nop
 8002bc4:	2000001c 	.word	0x2000001c
 8002bc8:	0800b248 	.word	0x0800b248

08002bcc <DMA1_Channel3_IRQHandler>:
}

__weak void DMA1_Channel3_IRQHandler(void)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel3");
 8002bd0:	4b03      	ldr	r3, [pc, #12]	; (8002be0 <DMA1_Channel3_IRQHandler+0x14>)
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	4903      	ldr	r1, [pc, #12]	; (8002be4 <DMA1_Channel3_IRQHandler+0x18>)
 8002bd6:	4618      	mov	r0, r3
 8002bd8:	f7ff f8b4 	bl	8001d44 <dump_printf>
	while(1);
 8002bdc:	e7fe      	b.n	8002bdc <DMA1_Channel3_IRQHandler+0x10>
 8002bde:	bf00      	nop
 8002be0:	2000001c 	.word	0x2000001c
 8002be4:	0800b258 	.word	0x0800b258

08002be8 <DMA1_Channel4_IRQHandler>:
}

__weak void DMA1_Channel4_IRQHandler(void)
{
 8002be8:	b580      	push	{r7, lr}
 8002bea:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel4");
 8002bec:	4b03      	ldr	r3, [pc, #12]	; (8002bfc <DMA1_Channel4_IRQHandler+0x14>)
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	4903      	ldr	r1, [pc, #12]	; (8002c00 <DMA1_Channel4_IRQHandler+0x18>)
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	f7ff f8a6 	bl	8001d44 <dump_printf>
	while(1);
 8002bf8:	e7fe      	b.n	8002bf8 <DMA1_Channel4_IRQHandler+0x10>
 8002bfa:	bf00      	nop
 8002bfc:	2000001c 	.word	0x2000001c
 8002c00:	0800b268 	.word	0x0800b268

08002c04 <DMA1_Channel5_IRQHandler>:
}

__weak void DMA1_Channel5_IRQHandler(void)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel5");
 8002c08:	4b03      	ldr	r3, [pc, #12]	; (8002c18 <DMA1_Channel5_IRQHandler+0x14>)
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	4903      	ldr	r1, [pc, #12]	; (8002c1c <DMA1_Channel5_IRQHandler+0x18>)
 8002c0e:	4618      	mov	r0, r3
 8002c10:	f7ff f898 	bl	8001d44 <dump_printf>
	while(1);
 8002c14:	e7fe      	b.n	8002c14 <DMA1_Channel5_IRQHandler+0x10>
 8002c16:	bf00      	nop
 8002c18:	2000001c 	.word	0x2000001c
 8002c1c:	0800b278 	.word	0x0800b278

08002c20 <DMA1_Channel6_IRQHandler>:
}

__weak void DMA1_Channel6_IRQHandler(void)
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel6");
 8002c24:	4b03      	ldr	r3, [pc, #12]	; (8002c34 <DMA1_Channel6_IRQHandler+0x14>)
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	4903      	ldr	r1, [pc, #12]	; (8002c38 <DMA1_Channel6_IRQHandler+0x18>)
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	f7ff f88a 	bl	8001d44 <dump_printf>
	while(1);
 8002c30:	e7fe      	b.n	8002c30 <DMA1_Channel6_IRQHandler+0x10>
 8002c32:	bf00      	nop
 8002c34:	2000001c 	.word	0x2000001c
 8002c38:	0800b288 	.word	0x0800b288

08002c3c <DMA1_Channel7_IRQHandler>:
}

__weak void DMA1_Channel7_IRQHandler(void)
{
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel7");
 8002c40:	4b03      	ldr	r3, [pc, #12]	; (8002c50 <DMA1_Channel7_IRQHandler+0x14>)
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	4903      	ldr	r1, [pc, #12]	; (8002c54 <DMA1_Channel7_IRQHandler+0x18>)
 8002c46:	4618      	mov	r0, r3
 8002c48:	f7ff f87c 	bl	8001d44 <dump_printf>
	while(1);
 8002c4c:	e7fe      	b.n	8002c4c <DMA1_Channel7_IRQHandler+0x10>
 8002c4e:	bf00      	nop
 8002c50:	2000001c 	.word	0x2000001c
 8002c54:	0800b298 	.word	0x0800b298

08002c58 <ADC1_2_IRQHandler>:
}

__weak void ADC1_2_IRQHandler(void)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	af00      	add	r7, sp, #0
	dump_printf(msg, "ADC1_2");
 8002c5c:	4b03      	ldr	r3, [pc, #12]	; (8002c6c <ADC1_2_IRQHandler+0x14>)
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	4903      	ldr	r1, [pc, #12]	; (8002c70 <ADC1_2_IRQHandler+0x18>)
 8002c62:	4618      	mov	r0, r3
 8002c64:	f7ff f86e 	bl	8001d44 <dump_printf>
	while(1);
 8002c68:	e7fe      	b.n	8002c68 <ADC1_2_IRQHandler+0x10>
 8002c6a:	bf00      	nop
 8002c6c:	2000001c 	.word	0x2000001c
 8002c70:	0800b2a8 	.word	0x0800b2a8

08002c74 <USB_HP_CAN1_TX_IRQHandler>:
}

__weak void USB_HP_CAN1_TX_IRQHandler(void)
{
 8002c74:	b580      	push	{r7, lr}
 8002c76:	af00      	add	r7, sp, #0
	dump_printf(msg, "USB_HP_CAN1_TX");
 8002c78:	4b03      	ldr	r3, [pc, #12]	; (8002c88 <USB_HP_CAN1_TX_IRQHandler+0x14>)
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	4903      	ldr	r1, [pc, #12]	; (8002c8c <USB_HP_CAN1_TX_IRQHandler+0x18>)
 8002c7e:	4618      	mov	r0, r3
 8002c80:	f7ff f860 	bl	8001d44 <dump_printf>
	while(1);
 8002c84:	e7fe      	b.n	8002c84 <USB_HP_CAN1_TX_IRQHandler+0x10>
 8002c86:	bf00      	nop
 8002c88:	2000001c 	.word	0x2000001c
 8002c8c:	0800b2b0 	.word	0x0800b2b0

08002c90 <USB_LP_CAN1_RX0_IRQHandler>:
}

__weak void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	af00      	add	r7, sp, #0
	dump_printf(msg, "USB_LP_CAN1_RX0");
 8002c94:	4b03      	ldr	r3, [pc, #12]	; (8002ca4 <USB_LP_CAN1_RX0_IRQHandler+0x14>)
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	4903      	ldr	r1, [pc, #12]	; (8002ca8 <USB_LP_CAN1_RX0_IRQHandler+0x18>)
 8002c9a:	4618      	mov	r0, r3
 8002c9c:	f7ff f852 	bl	8001d44 <dump_printf>
	while(1);
 8002ca0:	e7fe      	b.n	8002ca0 <USB_LP_CAN1_RX0_IRQHandler+0x10>
 8002ca2:	bf00      	nop
 8002ca4:	2000001c 	.word	0x2000001c
 8002ca8:	0800b2c0 	.word	0x0800b2c0

08002cac <CAN1_RX1_IRQHandler>:
}

__weak void CAN1_RX1_IRQHandler(void)
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_RX1");
 8002cb0:	4b03      	ldr	r3, [pc, #12]	; (8002cc0 <CAN1_RX1_IRQHandler+0x14>)
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	4903      	ldr	r1, [pc, #12]	; (8002cc4 <CAN1_RX1_IRQHandler+0x18>)
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	f7ff f844 	bl	8001d44 <dump_printf>
	while(1);
 8002cbc:	e7fe      	b.n	8002cbc <CAN1_RX1_IRQHandler+0x10>
 8002cbe:	bf00      	nop
 8002cc0:	2000001c 	.word	0x2000001c
 8002cc4:	0800b2d0 	.word	0x0800b2d0

08002cc8 <CAN1_SCE_IRQHandler>:
}

__weak void CAN1_SCE_IRQHandler(void)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_SCE");
 8002ccc:	4b03      	ldr	r3, [pc, #12]	; (8002cdc <CAN1_SCE_IRQHandler+0x14>)
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	4903      	ldr	r1, [pc, #12]	; (8002ce0 <CAN1_SCE_IRQHandler+0x18>)
 8002cd2:	4618      	mov	r0, r3
 8002cd4:	f7ff f836 	bl	8001d44 <dump_printf>
	while(1);
 8002cd8:	e7fe      	b.n	8002cd8 <CAN1_SCE_IRQHandler+0x10>
 8002cda:	bf00      	nop
 8002cdc:	2000001c 	.word	0x2000001c
 8002ce0:	0800b2dc 	.word	0x0800b2dc

08002ce4 <TIM1_BRK_IRQHandler>:
	dump_printf(msg, "EXTI9_5");
	while(1);
}

__weak void TIM1_BRK_IRQHandler(void)
{
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_BRK");
 8002ce8:	4b03      	ldr	r3, [pc, #12]	; (8002cf8 <TIM1_BRK_IRQHandler+0x14>)
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	4903      	ldr	r1, [pc, #12]	; (8002cfc <TIM1_BRK_IRQHandler+0x18>)
 8002cee:	4618      	mov	r0, r3
 8002cf0:	f7ff f828 	bl	8001d44 <dump_printf>
	while(1);
 8002cf4:	e7fe      	b.n	8002cf4 <TIM1_BRK_IRQHandler+0x10>
 8002cf6:	bf00      	nop
 8002cf8:	2000001c 	.word	0x2000001c
 8002cfc:	0800b2f0 	.word	0x0800b2f0

08002d00 <TIM1_TRG_COM_IRQHandler>:
	dump_printf(msg, "TIM1_UP");
	while(1);
}

__weak void TIM1_TRG_COM_IRQHandler(void)
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_TRG_COM");
 8002d04:	4b03      	ldr	r3, [pc, #12]	; (8002d14 <TIM1_TRG_COM_IRQHandler+0x14>)
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	4903      	ldr	r1, [pc, #12]	; (8002d18 <TIM1_TRG_COM_IRQHandler+0x18>)
 8002d0a:	4618      	mov	r0, r3
 8002d0c:	f7ff f81a 	bl	8001d44 <dump_printf>
	while(1);
 8002d10:	e7fe      	b.n	8002d10 <TIM1_TRG_COM_IRQHandler+0x10>
 8002d12:	bf00      	nop
 8002d14:	2000001c 	.word	0x2000001c
 8002d18:	0800b304 	.word	0x0800b304

08002d1c <TIM1_CC_IRQHandler>:
}

__weak void TIM1_CC_IRQHandler(void)
{
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_CC");
 8002d20:	4b03      	ldr	r3, [pc, #12]	; (8002d30 <TIM1_CC_IRQHandler+0x14>)
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	4903      	ldr	r1, [pc, #12]	; (8002d34 <TIM1_CC_IRQHandler+0x18>)
 8002d26:	4618      	mov	r0, r3
 8002d28:	f7ff f80c 	bl	8001d44 <dump_printf>
	while(1);
 8002d2c:	e7fe      	b.n	8002d2c <TIM1_CC_IRQHandler+0x10>
 8002d2e:	bf00      	nop
 8002d30:	2000001c 	.word	0x2000001c
 8002d34:	0800b314 	.word	0x0800b314

08002d38 <I2C1_EV_IRQHandler>:
	dump_printf(msg, "TIM4");
	while(1);
}

__weak void I2C1_EV_IRQHandler(void)
{
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_EV");
 8002d3c:	4b03      	ldr	r3, [pc, #12]	; (8002d4c <I2C1_EV_IRQHandler+0x14>)
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	4903      	ldr	r1, [pc, #12]	; (8002d50 <I2C1_EV_IRQHandler+0x18>)
 8002d42:	4618      	mov	r0, r3
 8002d44:	f7fe fffe 	bl	8001d44 <dump_printf>
	while(1);
 8002d48:	e7fe      	b.n	8002d48 <I2C1_EV_IRQHandler+0x10>
 8002d4a:	bf00      	nop
 8002d4c:	2000001c 	.word	0x2000001c
 8002d50:	0800b334 	.word	0x0800b334

08002d54 <I2C1_ER_IRQHandler>:
}

__weak void I2C1_ER_IRQHandler(void)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_ER");
 8002d58:	4b03      	ldr	r3, [pc, #12]	; (8002d68 <I2C1_ER_IRQHandler+0x14>)
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	4903      	ldr	r1, [pc, #12]	; (8002d6c <I2C1_ER_IRQHandler+0x18>)
 8002d5e:	4618      	mov	r0, r3
 8002d60:	f7fe fff0 	bl	8001d44 <dump_printf>
	while(1);
 8002d64:	e7fe      	b.n	8002d64 <I2C1_ER_IRQHandler+0x10>
 8002d66:	bf00      	nop
 8002d68:	2000001c 	.word	0x2000001c
 8002d6c:	0800b33c 	.word	0x0800b33c

08002d70 <I2C2_EV_IRQHandler>:
}

__weak void I2C2_EV_IRQHandler(void)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_EV");
 8002d74:	4b03      	ldr	r3, [pc, #12]	; (8002d84 <I2C2_EV_IRQHandler+0x14>)
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	4903      	ldr	r1, [pc, #12]	; (8002d88 <I2C2_EV_IRQHandler+0x18>)
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	f7fe ffe2 	bl	8001d44 <dump_printf>
	while(1);
 8002d80:	e7fe      	b.n	8002d80 <I2C2_EV_IRQHandler+0x10>
 8002d82:	bf00      	nop
 8002d84:	2000001c 	.word	0x2000001c
 8002d88:	0800b344 	.word	0x0800b344

08002d8c <I2C2_ER_IRQHandler>:
}

__weak void I2C2_ER_IRQHandler(void)
{
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_ER");
 8002d90:	4b03      	ldr	r3, [pc, #12]	; (8002da0 <I2C2_ER_IRQHandler+0x14>)
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	4903      	ldr	r1, [pc, #12]	; (8002da4 <I2C2_ER_IRQHandler+0x18>)
 8002d96:	4618      	mov	r0, r3
 8002d98:	f7fe ffd4 	bl	8001d44 <dump_printf>
	while(1);
 8002d9c:	e7fe      	b.n	8002d9c <I2C2_ER_IRQHandler+0x10>
 8002d9e:	bf00      	nop
 8002da0:	2000001c 	.word	0x2000001c
 8002da4:	0800b34c 	.word	0x0800b34c

08002da8 <SPI1_IRQHandler>:
}

__weak void SPI1_IRQHandler(void)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI1");
 8002dac:	4b03      	ldr	r3, [pc, #12]	; (8002dbc <SPI1_IRQHandler+0x14>)
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	4903      	ldr	r1, [pc, #12]	; (8002dc0 <SPI1_IRQHandler+0x18>)
 8002db2:	4618      	mov	r0, r3
 8002db4:	f7fe ffc6 	bl	8001d44 <dump_printf>
	while(1);
 8002db8:	e7fe      	b.n	8002db8 <SPI1_IRQHandler+0x10>
 8002dba:	bf00      	nop
 8002dbc:	2000001c 	.word	0x2000001c
 8002dc0:	0800b354 	.word	0x0800b354

08002dc4 <SPI2_IRQHandler>:
}

__weak void SPI2_IRQHandler(void)
{
 8002dc4:	b580      	push	{r7, lr}
 8002dc6:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI2");
 8002dc8:	4b03      	ldr	r3, [pc, #12]	; (8002dd8 <SPI2_IRQHandler+0x14>)
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	4903      	ldr	r1, [pc, #12]	; (8002ddc <SPI2_IRQHandler+0x18>)
 8002dce:	4618      	mov	r0, r3
 8002dd0:	f7fe ffb8 	bl	8001d44 <dump_printf>
	while(1);
 8002dd4:	e7fe      	b.n	8002dd4 <SPI2_IRQHandler+0x10>
 8002dd6:	bf00      	nop
 8002dd8:	2000001c 	.word	0x2000001c
 8002ddc:	0800b35c 	.word	0x0800b35c

08002de0 <RTC_Alarm_IRQHandler>:
	dump_printf(msg, "EXTI15_10");
	while(1);
}

__weak void RTC_Alarm_IRQHandler(void)
{
 8002de0:	b580      	push	{r7, lr}
 8002de2:	af00      	add	r7, sp, #0
	dump_printf(msg, "RTC_Alarm");
 8002de4:	4b03      	ldr	r3, [pc, #12]	; (8002df4 <RTC_Alarm_IRQHandler+0x14>)
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	4903      	ldr	r1, [pc, #12]	; (8002df8 <RTC_Alarm_IRQHandler+0x18>)
 8002dea:	4618      	mov	r0, r3
 8002dec:	f7fe ffaa 	bl	8001d44 <dump_printf>
	while(1);
 8002df0:	e7fe      	b.n	8002df0 <RTC_Alarm_IRQHandler+0x10>
 8002df2:	bf00      	nop
 8002df4:	2000001c 	.word	0x2000001c
 8002df8:	0800b388 	.word	0x0800b388

08002dfc <USBWakeUp_IRQHandler>:
}

__weak void USBWakeUp_IRQHandler(void)
{
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	af00      	add	r7, sp, #0
	dump_printf(msg, "USBWakeUp");
 8002e00:	4b03      	ldr	r3, [pc, #12]	; (8002e10 <USBWakeUp_IRQHandler+0x14>)
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	4903      	ldr	r1, [pc, #12]	; (8002e14 <USBWakeUp_IRQHandler+0x18>)
 8002e06:	4618      	mov	r0, r3
 8002e08:	f7fe ff9c 	bl	8001d44 <dump_printf>
}
 8002e0c:	bf00      	nop
 8002e0e:	bd80      	pop	{r7, pc}
 8002e10:	2000001c 	.word	0x2000001c
 8002e14:	0800b394 	.word	0x0800b394

08002e18 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002e18:	b480      	push	{r7}
 8002e1a:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8002e1c:	4b15      	ldr	r3, [pc, #84]	; (8002e74 <SystemInit+0x5c>)
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	4a14      	ldr	r2, [pc, #80]	; (8002e74 <SystemInit+0x5c>)
 8002e22:	f043 0301 	orr.w	r3, r3, #1
 8002e26:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 8002e28:	4b12      	ldr	r3, [pc, #72]	; (8002e74 <SystemInit+0x5c>)
 8002e2a:	685a      	ldr	r2, [r3, #4]
 8002e2c:	4911      	ldr	r1, [pc, #68]	; (8002e74 <SystemInit+0x5c>)
 8002e2e:	4b12      	ldr	r3, [pc, #72]	; (8002e78 <SystemInit+0x60>)
 8002e30:	4013      	ands	r3, r2
 8002e32:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8002e34:	4b0f      	ldr	r3, [pc, #60]	; (8002e74 <SystemInit+0x5c>)
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	4a0e      	ldr	r2, [pc, #56]	; (8002e74 <SystemInit+0x5c>)
 8002e3a:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8002e3e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002e42:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8002e44:	4b0b      	ldr	r3, [pc, #44]	; (8002e74 <SystemInit+0x5c>)
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	4a0a      	ldr	r2, [pc, #40]	; (8002e74 <SystemInit+0x5c>)
 8002e4a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002e4e:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8002e50:	4b08      	ldr	r3, [pc, #32]	; (8002e74 <SystemInit+0x5c>)
 8002e52:	685b      	ldr	r3, [r3, #4]
 8002e54:	4a07      	ldr	r2, [pc, #28]	; (8002e74 <SystemInit+0x5c>)
 8002e56:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8002e5a:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 8002e5c:	4b05      	ldr	r3, [pc, #20]	; (8002e74 <SystemInit+0x5c>)
 8002e5e:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8002e62:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8002e64:	4b05      	ldr	r3, [pc, #20]	; (8002e7c <SystemInit+0x64>)
 8002e66:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002e6a:	609a      	str	r2, [r3, #8]
#endif 
}
 8002e6c:	bf00      	nop
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	bc80      	pop	{r7}
 8002e72:	4770      	bx	lr
 8002e74:	40021000 	.word	0x40021000
 8002e78:	f8ff0000 	.word	0xf8ff0000
 8002e7c:	e000ed00 	.word	0xe000ed00

08002e80 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 8002e80:	b480      	push	{r7}
 8002e82:	b085      	sub	sp, #20
 8002e84:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmull = 0, pllsource = 0;
 8002e86:	2300      	movs	r3, #0
 8002e88:	60fb      	str	r3, [r7, #12]
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	60bb      	str	r3, [r7, #8]
 8002e8e:	2300      	movs	r3, #0
 8002e90:	607b      	str	r3, [r7, #4]
#if defined(STM32F100xB) || defined(STM32F100xE)
  uint32_t prediv1factor = 0;
#endif /* STM32F100xB or STM32F100xE */
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8002e92:	4b2f      	ldr	r3, [pc, #188]	; (8002f50 <SystemCoreClockUpdate+0xd0>)
 8002e94:	685b      	ldr	r3, [r3, #4]
 8002e96:	f003 030c 	and.w	r3, r3, #12
 8002e9a:	60fb      	str	r3, [r7, #12]
  
  switch (tmp)
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	2b08      	cmp	r3, #8
 8002ea0:	d011      	beq.n	8002ec6 <SystemCoreClockUpdate+0x46>
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	2b08      	cmp	r3, #8
 8002ea6:	d83a      	bhi.n	8002f1e <SystemCoreClockUpdate+0x9e>
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d003      	beq.n	8002eb6 <SystemCoreClockUpdate+0x36>
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	2b04      	cmp	r3, #4
 8002eb2:	d004      	beq.n	8002ebe <SystemCoreClockUpdate+0x3e>
 8002eb4:	e033      	b.n	8002f1e <SystemCoreClockUpdate+0x9e>
  {
    case 0x00:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 8002eb6:	4b27      	ldr	r3, [pc, #156]	; (8002f54 <SystemCoreClockUpdate+0xd4>)
 8002eb8:	4a27      	ldr	r2, [pc, #156]	; (8002f58 <SystemCoreClockUpdate+0xd8>)
 8002eba:	601a      	str	r2, [r3, #0]
      break;
 8002ebc:	e033      	b.n	8002f26 <SystemCoreClockUpdate+0xa6>
    case 0x04:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 8002ebe:	4b25      	ldr	r3, [pc, #148]	; (8002f54 <SystemCoreClockUpdate+0xd4>)
 8002ec0:	4a25      	ldr	r2, [pc, #148]	; (8002f58 <SystemCoreClockUpdate+0xd8>)
 8002ec2:	601a      	str	r2, [r3, #0]
      break;
 8002ec4:	e02f      	b.n	8002f26 <SystemCoreClockUpdate+0xa6>
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 8002ec6:	4b22      	ldr	r3, [pc, #136]	; (8002f50 <SystemCoreClockUpdate+0xd0>)
 8002ec8:	685b      	ldr	r3, [r3, #4]
 8002eca:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8002ece:	60bb      	str	r3, [r7, #8]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8002ed0:	4b1f      	ldr	r3, [pc, #124]	; (8002f50 <SystemCoreClockUpdate+0xd0>)
 8002ed2:	685b      	ldr	r3, [r3, #4]
 8002ed4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ed8:	607b      	str	r3, [r7, #4]
      
#if !defined(STM32F105xC) && !defined(STM32F107xC)      
      pllmull = ( pllmull >> 18) + 2;
 8002eda:	68bb      	ldr	r3, [r7, #8]
 8002edc:	0c9b      	lsrs	r3, r3, #18
 8002ede:	3302      	adds	r3, #2
 8002ee0:	60bb      	str	r3, [r7, #8]
      
      if (pllsource == 0x00)
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d106      	bne.n	8002ef6 <SystemCoreClockUpdate+0x76>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 8002ee8:	68bb      	ldr	r3, [r7, #8]
 8002eea:	4a1c      	ldr	r2, [pc, #112]	; (8002f5c <SystemCoreClockUpdate+0xdc>)
 8002eec:	fb02 f303 	mul.w	r3, r2, r3
 8002ef0:	4a18      	ldr	r2, [pc, #96]	; (8002f54 <SystemCoreClockUpdate+0xd4>)
 8002ef2:	6013      	str	r3, [r2, #0]
          pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2; 
          SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F105xC */ 
      break;
 8002ef4:	e017      	b.n	8002f26 <SystemCoreClockUpdate+0xa6>
        if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 8002ef6:	4b16      	ldr	r3, [pc, #88]	; (8002f50 <SystemCoreClockUpdate+0xd0>)
 8002ef8:	685b      	ldr	r3, [r3, #4]
 8002efa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d006      	beq.n	8002f10 <SystemCoreClockUpdate+0x90>
          SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
 8002f02:	68bb      	ldr	r3, [r7, #8]
 8002f04:	4a15      	ldr	r2, [pc, #84]	; (8002f5c <SystemCoreClockUpdate+0xdc>)
 8002f06:	fb02 f303 	mul.w	r3, r2, r3
 8002f0a:	4a12      	ldr	r2, [pc, #72]	; (8002f54 <SystemCoreClockUpdate+0xd4>)
 8002f0c:	6013      	str	r3, [r2, #0]
      break;
 8002f0e:	e00a      	b.n	8002f26 <SystemCoreClockUpdate+0xa6>
          SystemCoreClock = HSE_VALUE * pllmull;
 8002f10:	68bb      	ldr	r3, [r7, #8]
 8002f12:	4a11      	ldr	r2, [pc, #68]	; (8002f58 <SystemCoreClockUpdate+0xd8>)
 8002f14:	fb02 f303 	mul.w	r3, r2, r3
 8002f18:	4a0e      	ldr	r2, [pc, #56]	; (8002f54 <SystemCoreClockUpdate+0xd4>)
 8002f1a:	6013      	str	r3, [r2, #0]
      break;
 8002f1c:	e003      	b.n	8002f26 <SystemCoreClockUpdate+0xa6>

    default:
      SystemCoreClock = HSI_VALUE;
 8002f1e:	4b0d      	ldr	r3, [pc, #52]	; (8002f54 <SystemCoreClockUpdate+0xd4>)
 8002f20:	4a0d      	ldr	r2, [pc, #52]	; (8002f58 <SystemCoreClockUpdate+0xd8>)
 8002f22:	601a      	str	r2, [r3, #0]
      break;
 8002f24:	bf00      	nop
  }
  
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8002f26:	4b0a      	ldr	r3, [pc, #40]	; (8002f50 <SystemCoreClockUpdate+0xd0>)
 8002f28:	685b      	ldr	r3, [r3, #4]
 8002f2a:	091b      	lsrs	r3, r3, #4
 8002f2c:	f003 030f 	and.w	r3, r3, #15
 8002f30:	4a0b      	ldr	r2, [pc, #44]	; (8002f60 <SystemCoreClockUpdate+0xe0>)
 8002f32:	5cd3      	ldrb	r3, [r2, r3]
 8002f34:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
 8002f36:	4b07      	ldr	r3, [pc, #28]	; (8002f54 <SystemCoreClockUpdate+0xd4>)
 8002f38:	681a      	ldr	r2, [r3, #0]
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	fa22 f303 	lsr.w	r3, r2, r3
 8002f40:	4a04      	ldr	r2, [pc, #16]	; (8002f54 <SystemCoreClockUpdate+0xd4>)
 8002f42:	6013      	str	r3, [r2, #0]
}
 8002f44:	bf00      	nop
 8002f46:	3714      	adds	r7, #20
 8002f48:	46bd      	mov	sp, r7
 8002f4a:	bc80      	pop	{r7}
 8002f4c:	4770      	bx	lr
 8002f4e:	bf00      	nop
 8002f50:	40021000 	.word	0x40021000
 8002f54:	20000020 	.word	0x20000020
 8002f58:	007a1200 	.word	0x007a1200
 8002f5c:	003d0900 	.word	0x003d0900
 8002f60:	0800b3b8 	.word	0x0800b3b8

08002f64 <Systick_init>:
//Tableau de pointeurs sur fonctions qui doivent tre appeles priodiquement (1ms) par l'IT systick.
static callback_fun_t callback_functions[MAX_CALLBACK_FUNCTION_NB];
static bool_e initialized = FALSE;

void Systick_init(void)
{
 8002f64:	b580      	push	{r7, lr}
 8002f66:	b082      	sub	sp, #8
 8002f68:	af00      	add	r7, sp, #0
	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8002f6a:	2300      	movs	r3, #0
 8002f6c:	71fb      	strb	r3, [r7, #7]
 8002f6e:	e007      	b.n	8002f80 <Systick_init+0x1c>
		callback_functions[i] = NULL;
 8002f70:	79fb      	ldrb	r3, [r7, #7]
 8002f72:	4a0b      	ldr	r2, [pc, #44]	; (8002fa0 <Systick_init+0x3c>)
 8002f74:	2100      	movs	r1, #0
 8002f76:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8002f7a:	79fb      	ldrb	r3, [r7, #7]
 8002f7c:	3301      	adds	r3, #1
 8002f7e:	71fb      	strb	r3, [r7, #7]
 8002f80:	79fb      	ldrb	r3, [r7, #7]
 8002f82:	2b0f      	cmp	r3, #15
 8002f84:	d9f4      	bls.n	8002f70 <Systick_init+0xc>
	HAL_NVIC_SetPriority(SysTick_IRQn , 0,  0);
 8002f86:	2200      	movs	r2, #0
 8002f88:	2100      	movs	r1, #0
 8002f8a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002f8e:	f000 f96e 	bl	800326e <HAL_NVIC_SetPriority>
	initialized = TRUE;
 8002f92:	4b04      	ldr	r3, [pc, #16]	; (8002fa4 <Systick_init+0x40>)
 8002f94:	2201      	movs	r2, #1
 8002f96:	601a      	str	r2, [r3, #0]
}
 8002f98:	bf00      	nop
 8002f9a:	3708      	adds	r7, #8
 8002f9c:	46bd      	mov	sp, r7
 8002f9e:	bd80      	pop	{r7, pc}
 8002fa0:	20000eb0 	.word	0x20000eb0
 8002fa4:	20000ef0 	.word	0x20000ef0

08002fa8 <SysTick_Handler>:

//Routine d'interruption appele automatiquement  chaque ms.
void SysTick_Handler(void)
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	b082      	sub	sp, #8
 8002fac:	af00      	add	r7, sp, #0
	//On se doit de faire appel aux deux fonctions de la HAL...
	HAL_IncTick();
 8002fae:	f000 f86b 	bl	8003088 <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 8002fb2:	f000 f992 	bl	80032da <HAL_SYSTICK_IRQHandler>

	if(!initialized)
 8002fb6:	4b0f      	ldr	r3, [pc, #60]	; (8002ff4 <SysTick_Handler+0x4c>)
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d101      	bne.n	8002fc2 <SysTick_Handler+0x1a>
		Systick_init();
 8002fbe:	f7ff ffd1 	bl	8002f64 <Systick_init>

	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8002fc2:	2300      	movs	r3, #0
 8002fc4:	71fb      	strb	r3, [r7, #7]
 8002fc6:	e00d      	b.n	8002fe4 <SysTick_Handler+0x3c>
	{
		if(callback_functions[i])
 8002fc8:	79fb      	ldrb	r3, [r7, #7]
 8002fca:	4a0b      	ldr	r2, [pc, #44]	; (8002ff8 <SysTick_Handler+0x50>)
 8002fcc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d004      	beq.n	8002fde <SysTick_Handler+0x36>
			(*callback_functions[i])();		//Appels des fonctions.
 8002fd4:	79fb      	ldrb	r3, [r7, #7]
 8002fd6:	4a08      	ldr	r2, [pc, #32]	; (8002ff8 <SysTick_Handler+0x50>)
 8002fd8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002fdc:	4798      	blx	r3
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8002fde:	79fb      	ldrb	r3, [r7, #7]
 8002fe0:	3301      	adds	r3, #1
 8002fe2:	71fb      	strb	r3, [r7, #7]
 8002fe4:	79fb      	ldrb	r3, [r7, #7]
 8002fe6:	2b0f      	cmp	r3, #15
 8002fe8:	d9ee      	bls.n	8002fc8 <SysTick_Handler+0x20>
	}
}
 8002fea:	bf00      	nop
 8002fec:	bf00      	nop
 8002fee:	3708      	adds	r7, #8
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	bd80      	pop	{r7, pc}
 8002ff4:	20000ef0 	.word	0x20000ef0
 8002ff8:	20000eb0 	.word	0x20000eb0

08002ffc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002ffc:	b580      	push	{r7, lr}
 8002ffe:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003000:	4b08      	ldr	r3, [pc, #32]	; (8003024 <HAL_Init+0x28>)
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	4a07      	ldr	r2, [pc, #28]	; (8003024 <HAL_Init+0x28>)
 8003006:	f043 0310 	orr.w	r3, r3, #16
 800300a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800300c:	2003      	movs	r0, #3
 800300e:	f000 f923 	bl	8003258 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003012:	200f      	movs	r0, #15
 8003014:	f000 f808 	bl	8003028 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003018:	f7fe fcd2 	bl	80019c0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800301c:	2300      	movs	r3, #0
}
 800301e:	4618      	mov	r0, r3
 8003020:	bd80      	pop	{r7, pc}
 8003022:	bf00      	nop
 8003024:	40022000 	.word	0x40022000

08003028 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003028:	b580      	push	{r7, lr}
 800302a:	b082      	sub	sp, #8
 800302c:	af00      	add	r7, sp, #0
 800302e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003030:	4b12      	ldr	r3, [pc, #72]	; (800307c <HAL_InitTick+0x54>)
 8003032:	681a      	ldr	r2, [r3, #0]
 8003034:	4b12      	ldr	r3, [pc, #72]	; (8003080 <HAL_InitTick+0x58>)
 8003036:	781b      	ldrb	r3, [r3, #0]
 8003038:	4619      	mov	r1, r3
 800303a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800303e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003042:	fbb2 f3f3 	udiv	r3, r2, r3
 8003046:	4618      	mov	r0, r3
 8003048:	f000 f93b 	bl	80032c2 <HAL_SYSTICK_Config>
 800304c:	4603      	mov	r3, r0
 800304e:	2b00      	cmp	r3, #0
 8003050:	d001      	beq.n	8003056 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003052:	2301      	movs	r3, #1
 8003054:	e00e      	b.n	8003074 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	2b0f      	cmp	r3, #15
 800305a:	d80a      	bhi.n	8003072 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800305c:	2200      	movs	r2, #0
 800305e:	6879      	ldr	r1, [r7, #4]
 8003060:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003064:	f000 f903 	bl	800326e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003068:	4a06      	ldr	r2, [pc, #24]	; (8003084 <HAL_InitTick+0x5c>)
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800306e:	2300      	movs	r3, #0
 8003070:	e000      	b.n	8003074 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003072:	2301      	movs	r3, #1
}
 8003074:	4618      	mov	r0, r3
 8003076:	3708      	adds	r7, #8
 8003078:	46bd      	mov	sp, r7
 800307a:	bd80      	pop	{r7, pc}
 800307c:	20000020 	.word	0x20000020
 8003080:	20000028 	.word	0x20000028
 8003084:	20000024 	.word	0x20000024

08003088 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003088:	b480      	push	{r7}
 800308a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800308c:	4b05      	ldr	r3, [pc, #20]	; (80030a4 <HAL_IncTick+0x1c>)
 800308e:	781b      	ldrb	r3, [r3, #0]
 8003090:	461a      	mov	r2, r3
 8003092:	4b05      	ldr	r3, [pc, #20]	; (80030a8 <HAL_IncTick+0x20>)
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	4413      	add	r3, r2
 8003098:	4a03      	ldr	r2, [pc, #12]	; (80030a8 <HAL_IncTick+0x20>)
 800309a:	6013      	str	r3, [r2, #0]
}
 800309c:	bf00      	nop
 800309e:	46bd      	mov	sp, r7
 80030a0:	bc80      	pop	{r7}
 80030a2:	4770      	bx	lr
 80030a4:	20000028 	.word	0x20000028
 80030a8:	20000fc8 	.word	0x20000fc8

080030ac <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80030ac:	b480      	push	{r7}
 80030ae:	af00      	add	r7, sp, #0
  return uwTick;
 80030b0:	4b02      	ldr	r3, [pc, #8]	; (80030bc <HAL_GetTick+0x10>)
 80030b2:	681b      	ldr	r3, [r3, #0]
}
 80030b4:	4618      	mov	r0, r3
 80030b6:	46bd      	mov	sp, r7
 80030b8:	bc80      	pop	{r7}
 80030ba:	4770      	bx	lr
 80030bc:	20000fc8 	.word	0x20000fc8

080030c0 <__NVIC_SetPriorityGrouping>:
{
 80030c0:	b480      	push	{r7}
 80030c2:	b085      	sub	sp, #20
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	f003 0307 	and.w	r3, r3, #7
 80030ce:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80030d0:	4b0c      	ldr	r3, [pc, #48]	; (8003104 <__NVIC_SetPriorityGrouping+0x44>)
 80030d2:	68db      	ldr	r3, [r3, #12]
 80030d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80030d6:	68ba      	ldr	r2, [r7, #8]
 80030d8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80030dc:	4013      	ands	r3, r2
 80030de:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80030e4:	68bb      	ldr	r3, [r7, #8]
 80030e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80030e8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80030ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80030f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80030f2:	4a04      	ldr	r2, [pc, #16]	; (8003104 <__NVIC_SetPriorityGrouping+0x44>)
 80030f4:	68bb      	ldr	r3, [r7, #8]
 80030f6:	60d3      	str	r3, [r2, #12]
}
 80030f8:	bf00      	nop
 80030fa:	3714      	adds	r7, #20
 80030fc:	46bd      	mov	sp, r7
 80030fe:	bc80      	pop	{r7}
 8003100:	4770      	bx	lr
 8003102:	bf00      	nop
 8003104:	e000ed00 	.word	0xe000ed00

08003108 <__NVIC_GetPriorityGrouping>:
{
 8003108:	b480      	push	{r7}
 800310a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800310c:	4b04      	ldr	r3, [pc, #16]	; (8003120 <__NVIC_GetPriorityGrouping+0x18>)
 800310e:	68db      	ldr	r3, [r3, #12]
 8003110:	0a1b      	lsrs	r3, r3, #8
 8003112:	f003 0307 	and.w	r3, r3, #7
}
 8003116:	4618      	mov	r0, r3
 8003118:	46bd      	mov	sp, r7
 800311a:	bc80      	pop	{r7}
 800311c:	4770      	bx	lr
 800311e:	bf00      	nop
 8003120:	e000ed00 	.word	0xe000ed00

08003124 <__NVIC_EnableIRQ>:
{
 8003124:	b480      	push	{r7}
 8003126:	b083      	sub	sp, #12
 8003128:	af00      	add	r7, sp, #0
 800312a:	4603      	mov	r3, r0
 800312c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800312e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003132:	2b00      	cmp	r3, #0
 8003134:	db0b      	blt.n	800314e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003136:	79fb      	ldrb	r3, [r7, #7]
 8003138:	f003 021f 	and.w	r2, r3, #31
 800313c:	4906      	ldr	r1, [pc, #24]	; (8003158 <__NVIC_EnableIRQ+0x34>)
 800313e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003142:	095b      	lsrs	r3, r3, #5
 8003144:	2001      	movs	r0, #1
 8003146:	fa00 f202 	lsl.w	r2, r0, r2
 800314a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800314e:	bf00      	nop
 8003150:	370c      	adds	r7, #12
 8003152:	46bd      	mov	sp, r7
 8003154:	bc80      	pop	{r7}
 8003156:	4770      	bx	lr
 8003158:	e000e100 	.word	0xe000e100

0800315c <__NVIC_SetPriority>:
{
 800315c:	b480      	push	{r7}
 800315e:	b083      	sub	sp, #12
 8003160:	af00      	add	r7, sp, #0
 8003162:	4603      	mov	r3, r0
 8003164:	6039      	str	r1, [r7, #0]
 8003166:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003168:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800316c:	2b00      	cmp	r3, #0
 800316e:	db0a      	blt.n	8003186 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003170:	683b      	ldr	r3, [r7, #0]
 8003172:	b2da      	uxtb	r2, r3
 8003174:	490c      	ldr	r1, [pc, #48]	; (80031a8 <__NVIC_SetPriority+0x4c>)
 8003176:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800317a:	0112      	lsls	r2, r2, #4
 800317c:	b2d2      	uxtb	r2, r2
 800317e:	440b      	add	r3, r1
 8003180:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003184:	e00a      	b.n	800319c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003186:	683b      	ldr	r3, [r7, #0]
 8003188:	b2da      	uxtb	r2, r3
 800318a:	4908      	ldr	r1, [pc, #32]	; (80031ac <__NVIC_SetPriority+0x50>)
 800318c:	79fb      	ldrb	r3, [r7, #7]
 800318e:	f003 030f 	and.w	r3, r3, #15
 8003192:	3b04      	subs	r3, #4
 8003194:	0112      	lsls	r2, r2, #4
 8003196:	b2d2      	uxtb	r2, r2
 8003198:	440b      	add	r3, r1
 800319a:	761a      	strb	r2, [r3, #24]
}
 800319c:	bf00      	nop
 800319e:	370c      	adds	r7, #12
 80031a0:	46bd      	mov	sp, r7
 80031a2:	bc80      	pop	{r7}
 80031a4:	4770      	bx	lr
 80031a6:	bf00      	nop
 80031a8:	e000e100 	.word	0xe000e100
 80031ac:	e000ed00 	.word	0xe000ed00

080031b0 <NVIC_EncodePriority>:
{
 80031b0:	b480      	push	{r7}
 80031b2:	b089      	sub	sp, #36	; 0x24
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	60f8      	str	r0, [r7, #12]
 80031b8:	60b9      	str	r1, [r7, #8]
 80031ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	f003 0307 	and.w	r3, r3, #7
 80031c2:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80031c4:	69fb      	ldr	r3, [r7, #28]
 80031c6:	f1c3 0307 	rsb	r3, r3, #7
 80031ca:	2b04      	cmp	r3, #4
 80031cc:	bf28      	it	cs
 80031ce:	2304      	movcs	r3, #4
 80031d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80031d2:	69fb      	ldr	r3, [r7, #28]
 80031d4:	3304      	adds	r3, #4
 80031d6:	2b06      	cmp	r3, #6
 80031d8:	d902      	bls.n	80031e0 <NVIC_EncodePriority+0x30>
 80031da:	69fb      	ldr	r3, [r7, #28]
 80031dc:	3b03      	subs	r3, #3
 80031de:	e000      	b.n	80031e2 <NVIC_EncodePriority+0x32>
 80031e0:	2300      	movs	r3, #0
 80031e2:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80031e4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80031e8:	69bb      	ldr	r3, [r7, #24]
 80031ea:	fa02 f303 	lsl.w	r3, r2, r3
 80031ee:	43da      	mvns	r2, r3
 80031f0:	68bb      	ldr	r3, [r7, #8]
 80031f2:	401a      	ands	r2, r3
 80031f4:	697b      	ldr	r3, [r7, #20]
 80031f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80031f8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80031fc:	697b      	ldr	r3, [r7, #20]
 80031fe:	fa01 f303 	lsl.w	r3, r1, r3
 8003202:	43d9      	mvns	r1, r3
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003208:	4313      	orrs	r3, r2
}
 800320a:	4618      	mov	r0, r3
 800320c:	3724      	adds	r7, #36	; 0x24
 800320e:	46bd      	mov	sp, r7
 8003210:	bc80      	pop	{r7}
 8003212:	4770      	bx	lr

08003214 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003214:	b580      	push	{r7, lr}
 8003216:	b082      	sub	sp, #8
 8003218:	af00      	add	r7, sp, #0
 800321a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	3b01      	subs	r3, #1
 8003220:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003224:	d301      	bcc.n	800322a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003226:	2301      	movs	r3, #1
 8003228:	e00f      	b.n	800324a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800322a:	4a0a      	ldr	r2, [pc, #40]	; (8003254 <SysTick_Config+0x40>)
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	3b01      	subs	r3, #1
 8003230:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003232:	210f      	movs	r1, #15
 8003234:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003238:	f7ff ff90 	bl	800315c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800323c:	4b05      	ldr	r3, [pc, #20]	; (8003254 <SysTick_Config+0x40>)
 800323e:	2200      	movs	r2, #0
 8003240:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003242:	4b04      	ldr	r3, [pc, #16]	; (8003254 <SysTick_Config+0x40>)
 8003244:	2207      	movs	r2, #7
 8003246:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003248:	2300      	movs	r3, #0
}
 800324a:	4618      	mov	r0, r3
 800324c:	3708      	adds	r7, #8
 800324e:	46bd      	mov	sp, r7
 8003250:	bd80      	pop	{r7, pc}
 8003252:	bf00      	nop
 8003254:	e000e010 	.word	0xe000e010

08003258 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003258:	b580      	push	{r7, lr}
 800325a:	b082      	sub	sp, #8
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003260:	6878      	ldr	r0, [r7, #4]
 8003262:	f7ff ff2d 	bl	80030c0 <__NVIC_SetPriorityGrouping>
}
 8003266:	bf00      	nop
 8003268:	3708      	adds	r7, #8
 800326a:	46bd      	mov	sp, r7
 800326c:	bd80      	pop	{r7, pc}

0800326e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800326e:	b580      	push	{r7, lr}
 8003270:	b086      	sub	sp, #24
 8003272:	af00      	add	r7, sp, #0
 8003274:	4603      	mov	r3, r0
 8003276:	60b9      	str	r1, [r7, #8]
 8003278:	607a      	str	r2, [r7, #4]
 800327a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800327c:	2300      	movs	r3, #0
 800327e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003280:	f7ff ff42 	bl	8003108 <__NVIC_GetPriorityGrouping>
 8003284:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003286:	687a      	ldr	r2, [r7, #4]
 8003288:	68b9      	ldr	r1, [r7, #8]
 800328a:	6978      	ldr	r0, [r7, #20]
 800328c:	f7ff ff90 	bl	80031b0 <NVIC_EncodePriority>
 8003290:	4602      	mov	r2, r0
 8003292:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003296:	4611      	mov	r1, r2
 8003298:	4618      	mov	r0, r3
 800329a:	f7ff ff5f 	bl	800315c <__NVIC_SetPriority>
}
 800329e:	bf00      	nop
 80032a0:	3718      	adds	r7, #24
 80032a2:	46bd      	mov	sp, r7
 80032a4:	bd80      	pop	{r7, pc}

080032a6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80032a6:	b580      	push	{r7, lr}
 80032a8:	b082      	sub	sp, #8
 80032aa:	af00      	add	r7, sp, #0
 80032ac:	4603      	mov	r3, r0
 80032ae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80032b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032b4:	4618      	mov	r0, r3
 80032b6:	f7ff ff35 	bl	8003124 <__NVIC_EnableIRQ>
}
 80032ba:	bf00      	nop
 80032bc:	3708      	adds	r7, #8
 80032be:	46bd      	mov	sp, r7
 80032c0:	bd80      	pop	{r7, pc}

080032c2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80032c2:	b580      	push	{r7, lr}
 80032c4:	b082      	sub	sp, #8
 80032c6:	af00      	add	r7, sp, #0
 80032c8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80032ca:	6878      	ldr	r0, [r7, #4]
 80032cc:	f7ff ffa2 	bl	8003214 <SysTick_Config>
 80032d0:	4603      	mov	r3, r0
}
 80032d2:	4618      	mov	r0, r3
 80032d4:	3708      	adds	r7, #8
 80032d6:	46bd      	mov	sp, r7
 80032d8:	bd80      	pop	{r7, pc}

080032da <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 80032da:	b580      	push	{r7, lr}
 80032dc:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 80032de:	f000 f802 	bl	80032e6 <HAL_SYSTICK_Callback>
}
 80032e2:	bf00      	nop
 80032e4:	bd80      	pop	{r7, pc}

080032e6 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80032e6:	b480      	push	{r7}
 80032e8:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 80032ea:	bf00      	nop
 80032ec:	46bd      	mov	sp, r7
 80032ee:	bc80      	pop	{r7}
 80032f0:	4770      	bx	lr
	...

080032f4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80032f4:	b580      	push	{r7, lr}
 80032f6:	b084      	sub	sp, #16
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80032fc:	2300      	movs	r3, #0
 80032fe:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003306:	2b02      	cmp	r3, #2
 8003308:	d005      	beq.n	8003316 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	2204      	movs	r2, #4
 800330e:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8003310:	2301      	movs	r3, #1
 8003312:	73fb      	strb	r3, [r7, #15]
 8003314:	e051      	b.n	80033ba <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	681a      	ldr	r2, [r3, #0]
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f022 020e 	bic.w	r2, r2, #14
 8003324:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	681a      	ldr	r2, [r3, #0]
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	f022 0201 	bic.w	r2, r2, #1
 8003334:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	4a22      	ldr	r2, [pc, #136]	; (80033c4 <HAL_DMA_Abort_IT+0xd0>)
 800333c:	4293      	cmp	r3, r2
 800333e:	d029      	beq.n	8003394 <HAL_DMA_Abort_IT+0xa0>
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	4a20      	ldr	r2, [pc, #128]	; (80033c8 <HAL_DMA_Abort_IT+0xd4>)
 8003346:	4293      	cmp	r3, r2
 8003348:	d022      	beq.n	8003390 <HAL_DMA_Abort_IT+0x9c>
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	4a1f      	ldr	r2, [pc, #124]	; (80033cc <HAL_DMA_Abort_IT+0xd8>)
 8003350:	4293      	cmp	r3, r2
 8003352:	d01a      	beq.n	800338a <HAL_DMA_Abort_IT+0x96>
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	4a1d      	ldr	r2, [pc, #116]	; (80033d0 <HAL_DMA_Abort_IT+0xdc>)
 800335a:	4293      	cmp	r3, r2
 800335c:	d012      	beq.n	8003384 <HAL_DMA_Abort_IT+0x90>
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	4a1c      	ldr	r2, [pc, #112]	; (80033d4 <HAL_DMA_Abort_IT+0xe0>)
 8003364:	4293      	cmp	r3, r2
 8003366:	d00a      	beq.n	800337e <HAL_DMA_Abort_IT+0x8a>
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	4a1a      	ldr	r2, [pc, #104]	; (80033d8 <HAL_DMA_Abort_IT+0xe4>)
 800336e:	4293      	cmp	r3, r2
 8003370:	d102      	bne.n	8003378 <HAL_DMA_Abort_IT+0x84>
 8003372:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003376:	e00e      	b.n	8003396 <HAL_DMA_Abort_IT+0xa2>
 8003378:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800337c:	e00b      	b.n	8003396 <HAL_DMA_Abort_IT+0xa2>
 800337e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003382:	e008      	b.n	8003396 <HAL_DMA_Abort_IT+0xa2>
 8003384:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003388:	e005      	b.n	8003396 <HAL_DMA_Abort_IT+0xa2>
 800338a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800338e:	e002      	b.n	8003396 <HAL_DMA_Abort_IT+0xa2>
 8003390:	2310      	movs	r3, #16
 8003392:	e000      	b.n	8003396 <HAL_DMA_Abort_IT+0xa2>
 8003394:	2301      	movs	r3, #1
 8003396:	4a11      	ldr	r2, [pc, #68]	; (80033dc <HAL_DMA_Abort_IT+0xe8>)
 8003398:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	2201      	movs	r2, #1
 800339e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	2200      	movs	r2, #0
 80033a6:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d003      	beq.n	80033ba <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80033b6:	6878      	ldr	r0, [r7, #4]
 80033b8:	4798      	blx	r3
    } 
  }
  return status;
 80033ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80033bc:	4618      	mov	r0, r3
 80033be:	3710      	adds	r7, #16
 80033c0:	46bd      	mov	sp, r7
 80033c2:	bd80      	pop	{r7, pc}
 80033c4:	40020008 	.word	0x40020008
 80033c8:	4002001c 	.word	0x4002001c
 80033cc:	40020030 	.word	0x40020030
 80033d0:	40020044 	.word	0x40020044
 80033d4:	40020058 	.word	0x40020058
 80033d8:	4002006c 	.word	0x4002006c
 80033dc:	40020000 	.word	0x40020000

080033e0 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	b084      	sub	sp, #16
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033fc:	2204      	movs	r2, #4
 80033fe:	409a      	lsls	r2, r3
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	4013      	ands	r3, r2
 8003404:	2b00      	cmp	r3, #0
 8003406:	d04f      	beq.n	80034a8 <HAL_DMA_IRQHandler+0xc8>
 8003408:	68bb      	ldr	r3, [r7, #8]
 800340a:	f003 0304 	and.w	r3, r3, #4
 800340e:	2b00      	cmp	r3, #0
 8003410:	d04a      	beq.n	80034a8 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f003 0320 	and.w	r3, r3, #32
 800341c:	2b00      	cmp	r3, #0
 800341e:	d107      	bne.n	8003430 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	681a      	ldr	r2, [r3, #0]
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	f022 0204 	bic.w	r2, r2, #4
 800342e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	4a66      	ldr	r2, [pc, #408]	; (80035d0 <HAL_DMA_IRQHandler+0x1f0>)
 8003436:	4293      	cmp	r3, r2
 8003438:	d029      	beq.n	800348e <HAL_DMA_IRQHandler+0xae>
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	4a65      	ldr	r2, [pc, #404]	; (80035d4 <HAL_DMA_IRQHandler+0x1f4>)
 8003440:	4293      	cmp	r3, r2
 8003442:	d022      	beq.n	800348a <HAL_DMA_IRQHandler+0xaa>
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	4a63      	ldr	r2, [pc, #396]	; (80035d8 <HAL_DMA_IRQHandler+0x1f8>)
 800344a:	4293      	cmp	r3, r2
 800344c:	d01a      	beq.n	8003484 <HAL_DMA_IRQHandler+0xa4>
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	4a62      	ldr	r2, [pc, #392]	; (80035dc <HAL_DMA_IRQHandler+0x1fc>)
 8003454:	4293      	cmp	r3, r2
 8003456:	d012      	beq.n	800347e <HAL_DMA_IRQHandler+0x9e>
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	4a60      	ldr	r2, [pc, #384]	; (80035e0 <HAL_DMA_IRQHandler+0x200>)
 800345e:	4293      	cmp	r3, r2
 8003460:	d00a      	beq.n	8003478 <HAL_DMA_IRQHandler+0x98>
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	4a5f      	ldr	r2, [pc, #380]	; (80035e4 <HAL_DMA_IRQHandler+0x204>)
 8003468:	4293      	cmp	r3, r2
 800346a:	d102      	bne.n	8003472 <HAL_DMA_IRQHandler+0x92>
 800346c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003470:	e00e      	b.n	8003490 <HAL_DMA_IRQHandler+0xb0>
 8003472:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8003476:	e00b      	b.n	8003490 <HAL_DMA_IRQHandler+0xb0>
 8003478:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800347c:	e008      	b.n	8003490 <HAL_DMA_IRQHandler+0xb0>
 800347e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003482:	e005      	b.n	8003490 <HAL_DMA_IRQHandler+0xb0>
 8003484:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003488:	e002      	b.n	8003490 <HAL_DMA_IRQHandler+0xb0>
 800348a:	2340      	movs	r3, #64	; 0x40
 800348c:	e000      	b.n	8003490 <HAL_DMA_IRQHandler+0xb0>
 800348e:	2304      	movs	r3, #4
 8003490:	4a55      	ldr	r2, [pc, #340]	; (80035e8 <HAL_DMA_IRQHandler+0x208>)
 8003492:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003498:	2b00      	cmp	r3, #0
 800349a:	f000 8094 	beq.w	80035c6 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034a2:	6878      	ldr	r0, [r7, #4]
 80034a4:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80034a6:	e08e      	b.n	80035c6 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034ac:	2202      	movs	r2, #2
 80034ae:	409a      	lsls	r2, r3
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	4013      	ands	r3, r2
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d056      	beq.n	8003566 <HAL_DMA_IRQHandler+0x186>
 80034b8:	68bb      	ldr	r3, [r7, #8]
 80034ba:	f003 0302 	and.w	r3, r3, #2
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d051      	beq.n	8003566 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f003 0320 	and.w	r3, r3, #32
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d10b      	bne.n	80034e8 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	681a      	ldr	r2, [r3, #0]
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f022 020a 	bic.w	r2, r2, #10
 80034de:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	2201      	movs	r2, #1
 80034e4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	4a38      	ldr	r2, [pc, #224]	; (80035d0 <HAL_DMA_IRQHandler+0x1f0>)
 80034ee:	4293      	cmp	r3, r2
 80034f0:	d029      	beq.n	8003546 <HAL_DMA_IRQHandler+0x166>
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	4a37      	ldr	r2, [pc, #220]	; (80035d4 <HAL_DMA_IRQHandler+0x1f4>)
 80034f8:	4293      	cmp	r3, r2
 80034fa:	d022      	beq.n	8003542 <HAL_DMA_IRQHandler+0x162>
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	4a35      	ldr	r2, [pc, #212]	; (80035d8 <HAL_DMA_IRQHandler+0x1f8>)
 8003502:	4293      	cmp	r3, r2
 8003504:	d01a      	beq.n	800353c <HAL_DMA_IRQHandler+0x15c>
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	4a34      	ldr	r2, [pc, #208]	; (80035dc <HAL_DMA_IRQHandler+0x1fc>)
 800350c:	4293      	cmp	r3, r2
 800350e:	d012      	beq.n	8003536 <HAL_DMA_IRQHandler+0x156>
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	4a32      	ldr	r2, [pc, #200]	; (80035e0 <HAL_DMA_IRQHandler+0x200>)
 8003516:	4293      	cmp	r3, r2
 8003518:	d00a      	beq.n	8003530 <HAL_DMA_IRQHandler+0x150>
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	4a31      	ldr	r2, [pc, #196]	; (80035e4 <HAL_DMA_IRQHandler+0x204>)
 8003520:	4293      	cmp	r3, r2
 8003522:	d102      	bne.n	800352a <HAL_DMA_IRQHandler+0x14a>
 8003524:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003528:	e00e      	b.n	8003548 <HAL_DMA_IRQHandler+0x168>
 800352a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800352e:	e00b      	b.n	8003548 <HAL_DMA_IRQHandler+0x168>
 8003530:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003534:	e008      	b.n	8003548 <HAL_DMA_IRQHandler+0x168>
 8003536:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800353a:	e005      	b.n	8003548 <HAL_DMA_IRQHandler+0x168>
 800353c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003540:	e002      	b.n	8003548 <HAL_DMA_IRQHandler+0x168>
 8003542:	2320      	movs	r3, #32
 8003544:	e000      	b.n	8003548 <HAL_DMA_IRQHandler+0x168>
 8003546:	2302      	movs	r3, #2
 8003548:	4a27      	ldr	r2, [pc, #156]	; (80035e8 <HAL_DMA_IRQHandler+0x208>)
 800354a:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	2200      	movs	r2, #0
 8003550:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003558:	2b00      	cmp	r3, #0
 800355a:	d034      	beq.n	80035c6 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003560:	6878      	ldr	r0, [r7, #4]
 8003562:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003564:	e02f      	b.n	80035c6 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800356a:	2208      	movs	r2, #8
 800356c:	409a      	lsls	r2, r3
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	4013      	ands	r3, r2
 8003572:	2b00      	cmp	r3, #0
 8003574:	d028      	beq.n	80035c8 <HAL_DMA_IRQHandler+0x1e8>
 8003576:	68bb      	ldr	r3, [r7, #8]
 8003578:	f003 0308 	and.w	r3, r3, #8
 800357c:	2b00      	cmp	r3, #0
 800357e:	d023      	beq.n	80035c8 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	681a      	ldr	r2, [r3, #0]
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f022 020e 	bic.w	r2, r2, #14
 800358e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003598:	2101      	movs	r1, #1
 800359a:	fa01 f202 	lsl.w	r2, r1, r2
 800359e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	2201      	movs	r2, #1
 80035a4:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	2201      	movs	r2, #1
 80035aa:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	2200      	movs	r2, #0
 80035b2:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d004      	beq.n	80035c8 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035c2:	6878      	ldr	r0, [r7, #4]
 80035c4:	4798      	blx	r3
    }
  }
  return;
 80035c6:	bf00      	nop
 80035c8:	bf00      	nop
}
 80035ca:	3710      	adds	r7, #16
 80035cc:	46bd      	mov	sp, r7
 80035ce:	bd80      	pop	{r7, pc}
 80035d0:	40020008 	.word	0x40020008
 80035d4:	4002001c 	.word	0x4002001c
 80035d8:	40020030 	.word	0x40020030
 80035dc:	40020044 	.word	0x40020044
 80035e0:	40020058 	.word	0x40020058
 80035e4:	4002006c 	.word	0x4002006c
 80035e8:	40020000 	.word	0x40020000

080035ec <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80035ec:	b480      	push	{r7}
 80035ee:	b08b      	sub	sp, #44	; 0x2c
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	6078      	str	r0, [r7, #4]
 80035f4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80035f6:	2300      	movs	r3, #0
 80035f8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80035fa:	2300      	movs	r3, #0
 80035fc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80035fe:	e169      	b.n	80038d4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003600:	2201      	movs	r2, #1
 8003602:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003604:	fa02 f303 	lsl.w	r3, r2, r3
 8003608:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800360a:	683b      	ldr	r3, [r7, #0]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	69fa      	ldr	r2, [r7, #28]
 8003610:	4013      	ands	r3, r2
 8003612:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003614:	69ba      	ldr	r2, [r7, #24]
 8003616:	69fb      	ldr	r3, [r7, #28]
 8003618:	429a      	cmp	r2, r3
 800361a:	f040 8158 	bne.w	80038ce <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800361e:	683b      	ldr	r3, [r7, #0]
 8003620:	685b      	ldr	r3, [r3, #4]
 8003622:	4a9a      	ldr	r2, [pc, #616]	; (800388c <HAL_GPIO_Init+0x2a0>)
 8003624:	4293      	cmp	r3, r2
 8003626:	d05e      	beq.n	80036e6 <HAL_GPIO_Init+0xfa>
 8003628:	4a98      	ldr	r2, [pc, #608]	; (800388c <HAL_GPIO_Init+0x2a0>)
 800362a:	4293      	cmp	r3, r2
 800362c:	d875      	bhi.n	800371a <HAL_GPIO_Init+0x12e>
 800362e:	4a98      	ldr	r2, [pc, #608]	; (8003890 <HAL_GPIO_Init+0x2a4>)
 8003630:	4293      	cmp	r3, r2
 8003632:	d058      	beq.n	80036e6 <HAL_GPIO_Init+0xfa>
 8003634:	4a96      	ldr	r2, [pc, #600]	; (8003890 <HAL_GPIO_Init+0x2a4>)
 8003636:	4293      	cmp	r3, r2
 8003638:	d86f      	bhi.n	800371a <HAL_GPIO_Init+0x12e>
 800363a:	4a96      	ldr	r2, [pc, #600]	; (8003894 <HAL_GPIO_Init+0x2a8>)
 800363c:	4293      	cmp	r3, r2
 800363e:	d052      	beq.n	80036e6 <HAL_GPIO_Init+0xfa>
 8003640:	4a94      	ldr	r2, [pc, #592]	; (8003894 <HAL_GPIO_Init+0x2a8>)
 8003642:	4293      	cmp	r3, r2
 8003644:	d869      	bhi.n	800371a <HAL_GPIO_Init+0x12e>
 8003646:	4a94      	ldr	r2, [pc, #592]	; (8003898 <HAL_GPIO_Init+0x2ac>)
 8003648:	4293      	cmp	r3, r2
 800364a:	d04c      	beq.n	80036e6 <HAL_GPIO_Init+0xfa>
 800364c:	4a92      	ldr	r2, [pc, #584]	; (8003898 <HAL_GPIO_Init+0x2ac>)
 800364e:	4293      	cmp	r3, r2
 8003650:	d863      	bhi.n	800371a <HAL_GPIO_Init+0x12e>
 8003652:	4a92      	ldr	r2, [pc, #584]	; (800389c <HAL_GPIO_Init+0x2b0>)
 8003654:	4293      	cmp	r3, r2
 8003656:	d046      	beq.n	80036e6 <HAL_GPIO_Init+0xfa>
 8003658:	4a90      	ldr	r2, [pc, #576]	; (800389c <HAL_GPIO_Init+0x2b0>)
 800365a:	4293      	cmp	r3, r2
 800365c:	d85d      	bhi.n	800371a <HAL_GPIO_Init+0x12e>
 800365e:	2b12      	cmp	r3, #18
 8003660:	d82a      	bhi.n	80036b8 <HAL_GPIO_Init+0xcc>
 8003662:	2b12      	cmp	r3, #18
 8003664:	d859      	bhi.n	800371a <HAL_GPIO_Init+0x12e>
 8003666:	a201      	add	r2, pc, #4	; (adr r2, 800366c <HAL_GPIO_Init+0x80>)
 8003668:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800366c:	080036e7 	.word	0x080036e7
 8003670:	080036c1 	.word	0x080036c1
 8003674:	080036d3 	.word	0x080036d3
 8003678:	08003715 	.word	0x08003715
 800367c:	0800371b 	.word	0x0800371b
 8003680:	0800371b 	.word	0x0800371b
 8003684:	0800371b 	.word	0x0800371b
 8003688:	0800371b 	.word	0x0800371b
 800368c:	0800371b 	.word	0x0800371b
 8003690:	0800371b 	.word	0x0800371b
 8003694:	0800371b 	.word	0x0800371b
 8003698:	0800371b 	.word	0x0800371b
 800369c:	0800371b 	.word	0x0800371b
 80036a0:	0800371b 	.word	0x0800371b
 80036a4:	0800371b 	.word	0x0800371b
 80036a8:	0800371b 	.word	0x0800371b
 80036ac:	0800371b 	.word	0x0800371b
 80036b0:	080036c9 	.word	0x080036c9
 80036b4:	080036dd 	.word	0x080036dd
 80036b8:	4a79      	ldr	r2, [pc, #484]	; (80038a0 <HAL_GPIO_Init+0x2b4>)
 80036ba:	4293      	cmp	r3, r2
 80036bc:	d013      	beq.n	80036e6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80036be:	e02c      	b.n	800371a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80036c0:	683b      	ldr	r3, [r7, #0]
 80036c2:	68db      	ldr	r3, [r3, #12]
 80036c4:	623b      	str	r3, [r7, #32]
          break;
 80036c6:	e029      	b.n	800371c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80036c8:	683b      	ldr	r3, [r7, #0]
 80036ca:	68db      	ldr	r3, [r3, #12]
 80036cc:	3304      	adds	r3, #4
 80036ce:	623b      	str	r3, [r7, #32]
          break;
 80036d0:	e024      	b.n	800371c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80036d2:	683b      	ldr	r3, [r7, #0]
 80036d4:	68db      	ldr	r3, [r3, #12]
 80036d6:	3308      	adds	r3, #8
 80036d8:	623b      	str	r3, [r7, #32]
          break;
 80036da:	e01f      	b.n	800371c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80036dc:	683b      	ldr	r3, [r7, #0]
 80036de:	68db      	ldr	r3, [r3, #12]
 80036e0:	330c      	adds	r3, #12
 80036e2:	623b      	str	r3, [r7, #32]
          break;
 80036e4:	e01a      	b.n	800371c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80036e6:	683b      	ldr	r3, [r7, #0]
 80036e8:	689b      	ldr	r3, [r3, #8]
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d102      	bne.n	80036f4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80036ee:	2304      	movs	r3, #4
 80036f0:	623b      	str	r3, [r7, #32]
          break;
 80036f2:	e013      	b.n	800371c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80036f4:	683b      	ldr	r3, [r7, #0]
 80036f6:	689b      	ldr	r3, [r3, #8]
 80036f8:	2b01      	cmp	r3, #1
 80036fa:	d105      	bne.n	8003708 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80036fc:	2308      	movs	r3, #8
 80036fe:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	69fa      	ldr	r2, [r7, #28]
 8003704:	611a      	str	r2, [r3, #16]
          break;
 8003706:	e009      	b.n	800371c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003708:	2308      	movs	r3, #8
 800370a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	69fa      	ldr	r2, [r7, #28]
 8003710:	615a      	str	r2, [r3, #20]
          break;
 8003712:	e003      	b.n	800371c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003714:	2300      	movs	r3, #0
 8003716:	623b      	str	r3, [r7, #32]
          break;
 8003718:	e000      	b.n	800371c <HAL_GPIO_Init+0x130>
          break;
 800371a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800371c:	69bb      	ldr	r3, [r7, #24]
 800371e:	2bff      	cmp	r3, #255	; 0xff
 8003720:	d801      	bhi.n	8003726 <HAL_GPIO_Init+0x13a>
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	e001      	b.n	800372a <HAL_GPIO_Init+0x13e>
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	3304      	adds	r3, #4
 800372a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800372c:	69bb      	ldr	r3, [r7, #24]
 800372e:	2bff      	cmp	r3, #255	; 0xff
 8003730:	d802      	bhi.n	8003738 <HAL_GPIO_Init+0x14c>
 8003732:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003734:	009b      	lsls	r3, r3, #2
 8003736:	e002      	b.n	800373e <HAL_GPIO_Init+0x152>
 8003738:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800373a:	3b08      	subs	r3, #8
 800373c:	009b      	lsls	r3, r3, #2
 800373e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003740:	697b      	ldr	r3, [r7, #20]
 8003742:	681a      	ldr	r2, [r3, #0]
 8003744:	210f      	movs	r1, #15
 8003746:	693b      	ldr	r3, [r7, #16]
 8003748:	fa01 f303 	lsl.w	r3, r1, r3
 800374c:	43db      	mvns	r3, r3
 800374e:	401a      	ands	r2, r3
 8003750:	6a39      	ldr	r1, [r7, #32]
 8003752:	693b      	ldr	r3, [r7, #16]
 8003754:	fa01 f303 	lsl.w	r3, r1, r3
 8003758:	431a      	orrs	r2, r3
 800375a:	697b      	ldr	r3, [r7, #20]
 800375c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800375e:	683b      	ldr	r3, [r7, #0]
 8003760:	685b      	ldr	r3, [r3, #4]
 8003762:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003766:	2b00      	cmp	r3, #0
 8003768:	f000 80b1 	beq.w	80038ce <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800376c:	4b4d      	ldr	r3, [pc, #308]	; (80038a4 <HAL_GPIO_Init+0x2b8>)
 800376e:	699b      	ldr	r3, [r3, #24]
 8003770:	4a4c      	ldr	r2, [pc, #304]	; (80038a4 <HAL_GPIO_Init+0x2b8>)
 8003772:	f043 0301 	orr.w	r3, r3, #1
 8003776:	6193      	str	r3, [r2, #24]
 8003778:	4b4a      	ldr	r3, [pc, #296]	; (80038a4 <HAL_GPIO_Init+0x2b8>)
 800377a:	699b      	ldr	r3, [r3, #24]
 800377c:	f003 0301 	and.w	r3, r3, #1
 8003780:	60bb      	str	r3, [r7, #8]
 8003782:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003784:	4a48      	ldr	r2, [pc, #288]	; (80038a8 <HAL_GPIO_Init+0x2bc>)
 8003786:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003788:	089b      	lsrs	r3, r3, #2
 800378a:	3302      	adds	r3, #2
 800378c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003790:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003792:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003794:	f003 0303 	and.w	r3, r3, #3
 8003798:	009b      	lsls	r3, r3, #2
 800379a:	220f      	movs	r2, #15
 800379c:	fa02 f303 	lsl.w	r3, r2, r3
 80037a0:	43db      	mvns	r3, r3
 80037a2:	68fa      	ldr	r2, [r7, #12]
 80037a4:	4013      	ands	r3, r2
 80037a6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	4a40      	ldr	r2, [pc, #256]	; (80038ac <HAL_GPIO_Init+0x2c0>)
 80037ac:	4293      	cmp	r3, r2
 80037ae:	d013      	beq.n	80037d8 <HAL_GPIO_Init+0x1ec>
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	4a3f      	ldr	r2, [pc, #252]	; (80038b0 <HAL_GPIO_Init+0x2c4>)
 80037b4:	4293      	cmp	r3, r2
 80037b6:	d00d      	beq.n	80037d4 <HAL_GPIO_Init+0x1e8>
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	4a3e      	ldr	r2, [pc, #248]	; (80038b4 <HAL_GPIO_Init+0x2c8>)
 80037bc:	4293      	cmp	r3, r2
 80037be:	d007      	beq.n	80037d0 <HAL_GPIO_Init+0x1e4>
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	4a3d      	ldr	r2, [pc, #244]	; (80038b8 <HAL_GPIO_Init+0x2cc>)
 80037c4:	4293      	cmp	r3, r2
 80037c6:	d101      	bne.n	80037cc <HAL_GPIO_Init+0x1e0>
 80037c8:	2303      	movs	r3, #3
 80037ca:	e006      	b.n	80037da <HAL_GPIO_Init+0x1ee>
 80037cc:	2304      	movs	r3, #4
 80037ce:	e004      	b.n	80037da <HAL_GPIO_Init+0x1ee>
 80037d0:	2302      	movs	r3, #2
 80037d2:	e002      	b.n	80037da <HAL_GPIO_Init+0x1ee>
 80037d4:	2301      	movs	r3, #1
 80037d6:	e000      	b.n	80037da <HAL_GPIO_Init+0x1ee>
 80037d8:	2300      	movs	r3, #0
 80037da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80037dc:	f002 0203 	and.w	r2, r2, #3
 80037e0:	0092      	lsls	r2, r2, #2
 80037e2:	4093      	lsls	r3, r2
 80037e4:	68fa      	ldr	r2, [r7, #12]
 80037e6:	4313      	orrs	r3, r2
 80037e8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80037ea:	492f      	ldr	r1, [pc, #188]	; (80038a8 <HAL_GPIO_Init+0x2bc>)
 80037ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037ee:	089b      	lsrs	r3, r3, #2
 80037f0:	3302      	adds	r3, #2
 80037f2:	68fa      	ldr	r2, [r7, #12]
 80037f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80037f8:	683b      	ldr	r3, [r7, #0]
 80037fa:	685b      	ldr	r3, [r3, #4]
 80037fc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003800:	2b00      	cmp	r3, #0
 8003802:	d006      	beq.n	8003812 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003804:	4b2d      	ldr	r3, [pc, #180]	; (80038bc <HAL_GPIO_Init+0x2d0>)
 8003806:	681a      	ldr	r2, [r3, #0]
 8003808:	492c      	ldr	r1, [pc, #176]	; (80038bc <HAL_GPIO_Init+0x2d0>)
 800380a:	69bb      	ldr	r3, [r7, #24]
 800380c:	4313      	orrs	r3, r2
 800380e:	600b      	str	r3, [r1, #0]
 8003810:	e006      	b.n	8003820 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003812:	4b2a      	ldr	r3, [pc, #168]	; (80038bc <HAL_GPIO_Init+0x2d0>)
 8003814:	681a      	ldr	r2, [r3, #0]
 8003816:	69bb      	ldr	r3, [r7, #24]
 8003818:	43db      	mvns	r3, r3
 800381a:	4928      	ldr	r1, [pc, #160]	; (80038bc <HAL_GPIO_Init+0x2d0>)
 800381c:	4013      	ands	r3, r2
 800381e:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003820:	683b      	ldr	r3, [r7, #0]
 8003822:	685b      	ldr	r3, [r3, #4]
 8003824:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003828:	2b00      	cmp	r3, #0
 800382a:	d006      	beq.n	800383a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800382c:	4b23      	ldr	r3, [pc, #140]	; (80038bc <HAL_GPIO_Init+0x2d0>)
 800382e:	685a      	ldr	r2, [r3, #4]
 8003830:	4922      	ldr	r1, [pc, #136]	; (80038bc <HAL_GPIO_Init+0x2d0>)
 8003832:	69bb      	ldr	r3, [r7, #24]
 8003834:	4313      	orrs	r3, r2
 8003836:	604b      	str	r3, [r1, #4]
 8003838:	e006      	b.n	8003848 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800383a:	4b20      	ldr	r3, [pc, #128]	; (80038bc <HAL_GPIO_Init+0x2d0>)
 800383c:	685a      	ldr	r2, [r3, #4]
 800383e:	69bb      	ldr	r3, [r7, #24]
 8003840:	43db      	mvns	r3, r3
 8003842:	491e      	ldr	r1, [pc, #120]	; (80038bc <HAL_GPIO_Init+0x2d0>)
 8003844:	4013      	ands	r3, r2
 8003846:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003848:	683b      	ldr	r3, [r7, #0]
 800384a:	685b      	ldr	r3, [r3, #4]
 800384c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003850:	2b00      	cmp	r3, #0
 8003852:	d006      	beq.n	8003862 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003854:	4b19      	ldr	r3, [pc, #100]	; (80038bc <HAL_GPIO_Init+0x2d0>)
 8003856:	689a      	ldr	r2, [r3, #8]
 8003858:	4918      	ldr	r1, [pc, #96]	; (80038bc <HAL_GPIO_Init+0x2d0>)
 800385a:	69bb      	ldr	r3, [r7, #24]
 800385c:	4313      	orrs	r3, r2
 800385e:	608b      	str	r3, [r1, #8]
 8003860:	e006      	b.n	8003870 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003862:	4b16      	ldr	r3, [pc, #88]	; (80038bc <HAL_GPIO_Init+0x2d0>)
 8003864:	689a      	ldr	r2, [r3, #8]
 8003866:	69bb      	ldr	r3, [r7, #24]
 8003868:	43db      	mvns	r3, r3
 800386a:	4914      	ldr	r1, [pc, #80]	; (80038bc <HAL_GPIO_Init+0x2d0>)
 800386c:	4013      	ands	r3, r2
 800386e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003870:	683b      	ldr	r3, [r7, #0]
 8003872:	685b      	ldr	r3, [r3, #4]
 8003874:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003878:	2b00      	cmp	r3, #0
 800387a:	d021      	beq.n	80038c0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800387c:	4b0f      	ldr	r3, [pc, #60]	; (80038bc <HAL_GPIO_Init+0x2d0>)
 800387e:	68da      	ldr	r2, [r3, #12]
 8003880:	490e      	ldr	r1, [pc, #56]	; (80038bc <HAL_GPIO_Init+0x2d0>)
 8003882:	69bb      	ldr	r3, [r7, #24]
 8003884:	4313      	orrs	r3, r2
 8003886:	60cb      	str	r3, [r1, #12]
 8003888:	e021      	b.n	80038ce <HAL_GPIO_Init+0x2e2>
 800388a:	bf00      	nop
 800388c:	10320000 	.word	0x10320000
 8003890:	10310000 	.word	0x10310000
 8003894:	10220000 	.word	0x10220000
 8003898:	10210000 	.word	0x10210000
 800389c:	10120000 	.word	0x10120000
 80038a0:	10110000 	.word	0x10110000
 80038a4:	40021000 	.word	0x40021000
 80038a8:	40010000 	.word	0x40010000
 80038ac:	40010800 	.word	0x40010800
 80038b0:	40010c00 	.word	0x40010c00
 80038b4:	40011000 	.word	0x40011000
 80038b8:	40011400 	.word	0x40011400
 80038bc:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80038c0:	4b0b      	ldr	r3, [pc, #44]	; (80038f0 <HAL_GPIO_Init+0x304>)
 80038c2:	68da      	ldr	r2, [r3, #12]
 80038c4:	69bb      	ldr	r3, [r7, #24]
 80038c6:	43db      	mvns	r3, r3
 80038c8:	4909      	ldr	r1, [pc, #36]	; (80038f0 <HAL_GPIO_Init+0x304>)
 80038ca:	4013      	ands	r3, r2
 80038cc:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80038ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038d0:	3301      	adds	r3, #1
 80038d2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80038d4:	683b      	ldr	r3, [r7, #0]
 80038d6:	681a      	ldr	r2, [r3, #0]
 80038d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038da:	fa22 f303 	lsr.w	r3, r2, r3
 80038de:	2b00      	cmp	r3, #0
 80038e0:	f47f ae8e 	bne.w	8003600 <HAL_GPIO_Init+0x14>
  }
}
 80038e4:	bf00      	nop
 80038e6:	bf00      	nop
 80038e8:	372c      	adds	r7, #44	; 0x2c
 80038ea:	46bd      	mov	sp, r7
 80038ec:	bc80      	pop	{r7}
 80038ee:	4770      	bx	lr
 80038f0:	40010400 	.word	0x40010400

080038f4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80038f4:	b480      	push	{r7}
 80038f6:	b085      	sub	sp, #20
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	6078      	str	r0, [r7, #4]
 80038fc:	460b      	mov	r3, r1
 80038fe:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	689a      	ldr	r2, [r3, #8]
 8003904:	887b      	ldrh	r3, [r7, #2]
 8003906:	4013      	ands	r3, r2
 8003908:	2b00      	cmp	r3, #0
 800390a:	d002      	beq.n	8003912 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800390c:	2301      	movs	r3, #1
 800390e:	73fb      	strb	r3, [r7, #15]
 8003910:	e001      	b.n	8003916 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003912:	2300      	movs	r3, #0
 8003914:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003916:	7bfb      	ldrb	r3, [r7, #15]
}
 8003918:	4618      	mov	r0, r3
 800391a:	3714      	adds	r7, #20
 800391c:	46bd      	mov	sp, r7
 800391e:	bc80      	pop	{r7}
 8003920:	4770      	bx	lr

08003922 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003922:	b480      	push	{r7}
 8003924:	b083      	sub	sp, #12
 8003926:	af00      	add	r7, sp, #0
 8003928:	6078      	str	r0, [r7, #4]
 800392a:	460b      	mov	r3, r1
 800392c:	807b      	strh	r3, [r7, #2]
 800392e:	4613      	mov	r3, r2
 8003930:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003932:	787b      	ldrb	r3, [r7, #1]
 8003934:	2b00      	cmp	r3, #0
 8003936:	d003      	beq.n	8003940 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003938:	887a      	ldrh	r2, [r7, #2]
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800393e:	e003      	b.n	8003948 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003940:	887b      	ldrh	r3, [r7, #2]
 8003942:	041a      	lsls	r2, r3, #16
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	611a      	str	r2, [r3, #16]
}
 8003948:	bf00      	nop
 800394a:	370c      	adds	r7, #12
 800394c:	46bd      	mov	sp, r7
 800394e:	bc80      	pop	{r7}
 8003950:	4770      	bx	lr
	...

08003954 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003954:	b580      	push	{r7, lr}
 8003956:	b086      	sub	sp, #24
 8003958:	af00      	add	r7, sp, #0
 800395a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	2b00      	cmp	r3, #0
 8003960:	d101      	bne.n	8003966 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003962:	2301      	movs	r3, #1
 8003964:	e26c      	b.n	8003e40 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	f003 0301 	and.w	r3, r3, #1
 800396e:	2b00      	cmp	r3, #0
 8003970:	f000 8087 	beq.w	8003a82 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003974:	4b92      	ldr	r3, [pc, #584]	; (8003bc0 <HAL_RCC_OscConfig+0x26c>)
 8003976:	685b      	ldr	r3, [r3, #4]
 8003978:	f003 030c 	and.w	r3, r3, #12
 800397c:	2b04      	cmp	r3, #4
 800397e:	d00c      	beq.n	800399a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003980:	4b8f      	ldr	r3, [pc, #572]	; (8003bc0 <HAL_RCC_OscConfig+0x26c>)
 8003982:	685b      	ldr	r3, [r3, #4]
 8003984:	f003 030c 	and.w	r3, r3, #12
 8003988:	2b08      	cmp	r3, #8
 800398a:	d112      	bne.n	80039b2 <HAL_RCC_OscConfig+0x5e>
 800398c:	4b8c      	ldr	r3, [pc, #560]	; (8003bc0 <HAL_RCC_OscConfig+0x26c>)
 800398e:	685b      	ldr	r3, [r3, #4]
 8003990:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003994:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003998:	d10b      	bne.n	80039b2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800399a:	4b89      	ldr	r3, [pc, #548]	; (8003bc0 <HAL_RCC_OscConfig+0x26c>)
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d06c      	beq.n	8003a80 <HAL_RCC_OscConfig+0x12c>
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	685b      	ldr	r3, [r3, #4]
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d168      	bne.n	8003a80 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80039ae:	2301      	movs	r3, #1
 80039b0:	e246      	b.n	8003e40 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	685b      	ldr	r3, [r3, #4]
 80039b6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80039ba:	d106      	bne.n	80039ca <HAL_RCC_OscConfig+0x76>
 80039bc:	4b80      	ldr	r3, [pc, #512]	; (8003bc0 <HAL_RCC_OscConfig+0x26c>)
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	4a7f      	ldr	r2, [pc, #508]	; (8003bc0 <HAL_RCC_OscConfig+0x26c>)
 80039c2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80039c6:	6013      	str	r3, [r2, #0]
 80039c8:	e02e      	b.n	8003a28 <HAL_RCC_OscConfig+0xd4>
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	685b      	ldr	r3, [r3, #4]
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d10c      	bne.n	80039ec <HAL_RCC_OscConfig+0x98>
 80039d2:	4b7b      	ldr	r3, [pc, #492]	; (8003bc0 <HAL_RCC_OscConfig+0x26c>)
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	4a7a      	ldr	r2, [pc, #488]	; (8003bc0 <HAL_RCC_OscConfig+0x26c>)
 80039d8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80039dc:	6013      	str	r3, [r2, #0]
 80039de:	4b78      	ldr	r3, [pc, #480]	; (8003bc0 <HAL_RCC_OscConfig+0x26c>)
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	4a77      	ldr	r2, [pc, #476]	; (8003bc0 <HAL_RCC_OscConfig+0x26c>)
 80039e4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80039e8:	6013      	str	r3, [r2, #0]
 80039ea:	e01d      	b.n	8003a28 <HAL_RCC_OscConfig+0xd4>
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	685b      	ldr	r3, [r3, #4]
 80039f0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80039f4:	d10c      	bne.n	8003a10 <HAL_RCC_OscConfig+0xbc>
 80039f6:	4b72      	ldr	r3, [pc, #456]	; (8003bc0 <HAL_RCC_OscConfig+0x26c>)
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	4a71      	ldr	r2, [pc, #452]	; (8003bc0 <HAL_RCC_OscConfig+0x26c>)
 80039fc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003a00:	6013      	str	r3, [r2, #0]
 8003a02:	4b6f      	ldr	r3, [pc, #444]	; (8003bc0 <HAL_RCC_OscConfig+0x26c>)
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	4a6e      	ldr	r2, [pc, #440]	; (8003bc0 <HAL_RCC_OscConfig+0x26c>)
 8003a08:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a0c:	6013      	str	r3, [r2, #0]
 8003a0e:	e00b      	b.n	8003a28 <HAL_RCC_OscConfig+0xd4>
 8003a10:	4b6b      	ldr	r3, [pc, #428]	; (8003bc0 <HAL_RCC_OscConfig+0x26c>)
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	4a6a      	ldr	r2, [pc, #424]	; (8003bc0 <HAL_RCC_OscConfig+0x26c>)
 8003a16:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003a1a:	6013      	str	r3, [r2, #0]
 8003a1c:	4b68      	ldr	r3, [pc, #416]	; (8003bc0 <HAL_RCC_OscConfig+0x26c>)
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	4a67      	ldr	r2, [pc, #412]	; (8003bc0 <HAL_RCC_OscConfig+0x26c>)
 8003a22:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003a26:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	685b      	ldr	r3, [r3, #4]
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d013      	beq.n	8003a58 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a30:	f7ff fb3c 	bl	80030ac <HAL_GetTick>
 8003a34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a36:	e008      	b.n	8003a4a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a38:	f7ff fb38 	bl	80030ac <HAL_GetTick>
 8003a3c:	4602      	mov	r2, r0
 8003a3e:	693b      	ldr	r3, [r7, #16]
 8003a40:	1ad3      	subs	r3, r2, r3
 8003a42:	2b64      	cmp	r3, #100	; 0x64
 8003a44:	d901      	bls.n	8003a4a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003a46:	2303      	movs	r3, #3
 8003a48:	e1fa      	b.n	8003e40 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a4a:	4b5d      	ldr	r3, [pc, #372]	; (8003bc0 <HAL_RCC_OscConfig+0x26c>)
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d0f0      	beq.n	8003a38 <HAL_RCC_OscConfig+0xe4>
 8003a56:	e014      	b.n	8003a82 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a58:	f7ff fb28 	bl	80030ac <HAL_GetTick>
 8003a5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a5e:	e008      	b.n	8003a72 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a60:	f7ff fb24 	bl	80030ac <HAL_GetTick>
 8003a64:	4602      	mov	r2, r0
 8003a66:	693b      	ldr	r3, [r7, #16]
 8003a68:	1ad3      	subs	r3, r2, r3
 8003a6a:	2b64      	cmp	r3, #100	; 0x64
 8003a6c:	d901      	bls.n	8003a72 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003a6e:	2303      	movs	r3, #3
 8003a70:	e1e6      	b.n	8003e40 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a72:	4b53      	ldr	r3, [pc, #332]	; (8003bc0 <HAL_RCC_OscConfig+0x26c>)
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d1f0      	bne.n	8003a60 <HAL_RCC_OscConfig+0x10c>
 8003a7e:	e000      	b.n	8003a82 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a80:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f003 0302 	and.w	r3, r3, #2
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d063      	beq.n	8003b56 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003a8e:	4b4c      	ldr	r3, [pc, #304]	; (8003bc0 <HAL_RCC_OscConfig+0x26c>)
 8003a90:	685b      	ldr	r3, [r3, #4]
 8003a92:	f003 030c 	and.w	r3, r3, #12
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d00b      	beq.n	8003ab2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003a9a:	4b49      	ldr	r3, [pc, #292]	; (8003bc0 <HAL_RCC_OscConfig+0x26c>)
 8003a9c:	685b      	ldr	r3, [r3, #4]
 8003a9e:	f003 030c 	and.w	r3, r3, #12
 8003aa2:	2b08      	cmp	r3, #8
 8003aa4:	d11c      	bne.n	8003ae0 <HAL_RCC_OscConfig+0x18c>
 8003aa6:	4b46      	ldr	r3, [pc, #280]	; (8003bc0 <HAL_RCC_OscConfig+0x26c>)
 8003aa8:	685b      	ldr	r3, [r3, #4]
 8003aaa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d116      	bne.n	8003ae0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ab2:	4b43      	ldr	r3, [pc, #268]	; (8003bc0 <HAL_RCC_OscConfig+0x26c>)
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f003 0302 	and.w	r3, r3, #2
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d005      	beq.n	8003aca <HAL_RCC_OscConfig+0x176>
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	691b      	ldr	r3, [r3, #16]
 8003ac2:	2b01      	cmp	r3, #1
 8003ac4:	d001      	beq.n	8003aca <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003ac6:	2301      	movs	r3, #1
 8003ac8:	e1ba      	b.n	8003e40 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003aca:	4b3d      	ldr	r3, [pc, #244]	; (8003bc0 <HAL_RCC_OscConfig+0x26c>)
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	695b      	ldr	r3, [r3, #20]
 8003ad6:	00db      	lsls	r3, r3, #3
 8003ad8:	4939      	ldr	r1, [pc, #228]	; (8003bc0 <HAL_RCC_OscConfig+0x26c>)
 8003ada:	4313      	orrs	r3, r2
 8003adc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ade:	e03a      	b.n	8003b56 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	691b      	ldr	r3, [r3, #16]
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d020      	beq.n	8003b2a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003ae8:	4b36      	ldr	r3, [pc, #216]	; (8003bc4 <HAL_RCC_OscConfig+0x270>)
 8003aea:	2201      	movs	r2, #1
 8003aec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003aee:	f7ff fadd 	bl	80030ac <HAL_GetTick>
 8003af2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003af4:	e008      	b.n	8003b08 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003af6:	f7ff fad9 	bl	80030ac <HAL_GetTick>
 8003afa:	4602      	mov	r2, r0
 8003afc:	693b      	ldr	r3, [r7, #16]
 8003afe:	1ad3      	subs	r3, r2, r3
 8003b00:	2b02      	cmp	r3, #2
 8003b02:	d901      	bls.n	8003b08 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003b04:	2303      	movs	r3, #3
 8003b06:	e19b      	b.n	8003e40 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b08:	4b2d      	ldr	r3, [pc, #180]	; (8003bc0 <HAL_RCC_OscConfig+0x26c>)
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f003 0302 	and.w	r3, r3, #2
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d0f0      	beq.n	8003af6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b14:	4b2a      	ldr	r3, [pc, #168]	; (8003bc0 <HAL_RCC_OscConfig+0x26c>)
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	695b      	ldr	r3, [r3, #20]
 8003b20:	00db      	lsls	r3, r3, #3
 8003b22:	4927      	ldr	r1, [pc, #156]	; (8003bc0 <HAL_RCC_OscConfig+0x26c>)
 8003b24:	4313      	orrs	r3, r2
 8003b26:	600b      	str	r3, [r1, #0]
 8003b28:	e015      	b.n	8003b56 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003b2a:	4b26      	ldr	r3, [pc, #152]	; (8003bc4 <HAL_RCC_OscConfig+0x270>)
 8003b2c:	2200      	movs	r2, #0
 8003b2e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b30:	f7ff fabc 	bl	80030ac <HAL_GetTick>
 8003b34:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b36:	e008      	b.n	8003b4a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003b38:	f7ff fab8 	bl	80030ac <HAL_GetTick>
 8003b3c:	4602      	mov	r2, r0
 8003b3e:	693b      	ldr	r3, [r7, #16]
 8003b40:	1ad3      	subs	r3, r2, r3
 8003b42:	2b02      	cmp	r3, #2
 8003b44:	d901      	bls.n	8003b4a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003b46:	2303      	movs	r3, #3
 8003b48:	e17a      	b.n	8003e40 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b4a:	4b1d      	ldr	r3, [pc, #116]	; (8003bc0 <HAL_RCC_OscConfig+0x26c>)
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f003 0302 	and.w	r3, r3, #2
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d1f0      	bne.n	8003b38 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f003 0308 	and.w	r3, r3, #8
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d03a      	beq.n	8003bd8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	699b      	ldr	r3, [r3, #24]
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d019      	beq.n	8003b9e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003b6a:	4b17      	ldr	r3, [pc, #92]	; (8003bc8 <HAL_RCC_OscConfig+0x274>)
 8003b6c:	2201      	movs	r2, #1
 8003b6e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b70:	f7ff fa9c 	bl	80030ac <HAL_GetTick>
 8003b74:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b76:	e008      	b.n	8003b8a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b78:	f7ff fa98 	bl	80030ac <HAL_GetTick>
 8003b7c:	4602      	mov	r2, r0
 8003b7e:	693b      	ldr	r3, [r7, #16]
 8003b80:	1ad3      	subs	r3, r2, r3
 8003b82:	2b02      	cmp	r3, #2
 8003b84:	d901      	bls.n	8003b8a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003b86:	2303      	movs	r3, #3
 8003b88:	e15a      	b.n	8003e40 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b8a:	4b0d      	ldr	r3, [pc, #52]	; (8003bc0 <HAL_RCC_OscConfig+0x26c>)
 8003b8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b8e:	f003 0302 	and.w	r3, r3, #2
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d0f0      	beq.n	8003b78 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003b96:	2001      	movs	r0, #1
 8003b98:	f000 fad8 	bl	800414c <RCC_Delay>
 8003b9c:	e01c      	b.n	8003bd8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003b9e:	4b0a      	ldr	r3, [pc, #40]	; (8003bc8 <HAL_RCC_OscConfig+0x274>)
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ba4:	f7ff fa82 	bl	80030ac <HAL_GetTick>
 8003ba8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003baa:	e00f      	b.n	8003bcc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003bac:	f7ff fa7e 	bl	80030ac <HAL_GetTick>
 8003bb0:	4602      	mov	r2, r0
 8003bb2:	693b      	ldr	r3, [r7, #16]
 8003bb4:	1ad3      	subs	r3, r2, r3
 8003bb6:	2b02      	cmp	r3, #2
 8003bb8:	d908      	bls.n	8003bcc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003bba:	2303      	movs	r3, #3
 8003bbc:	e140      	b.n	8003e40 <HAL_RCC_OscConfig+0x4ec>
 8003bbe:	bf00      	nop
 8003bc0:	40021000 	.word	0x40021000
 8003bc4:	42420000 	.word	0x42420000
 8003bc8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003bcc:	4b9e      	ldr	r3, [pc, #632]	; (8003e48 <HAL_RCC_OscConfig+0x4f4>)
 8003bce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bd0:	f003 0302 	and.w	r3, r3, #2
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d1e9      	bne.n	8003bac <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	f003 0304 	and.w	r3, r3, #4
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	f000 80a6 	beq.w	8003d32 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003be6:	2300      	movs	r3, #0
 8003be8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003bea:	4b97      	ldr	r3, [pc, #604]	; (8003e48 <HAL_RCC_OscConfig+0x4f4>)
 8003bec:	69db      	ldr	r3, [r3, #28]
 8003bee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d10d      	bne.n	8003c12 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003bf6:	4b94      	ldr	r3, [pc, #592]	; (8003e48 <HAL_RCC_OscConfig+0x4f4>)
 8003bf8:	69db      	ldr	r3, [r3, #28]
 8003bfa:	4a93      	ldr	r2, [pc, #588]	; (8003e48 <HAL_RCC_OscConfig+0x4f4>)
 8003bfc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003c00:	61d3      	str	r3, [r2, #28]
 8003c02:	4b91      	ldr	r3, [pc, #580]	; (8003e48 <HAL_RCC_OscConfig+0x4f4>)
 8003c04:	69db      	ldr	r3, [r3, #28]
 8003c06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c0a:	60bb      	str	r3, [r7, #8]
 8003c0c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c0e:	2301      	movs	r3, #1
 8003c10:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c12:	4b8e      	ldr	r3, [pc, #568]	; (8003e4c <HAL_RCC_OscConfig+0x4f8>)
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d118      	bne.n	8003c50 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003c1e:	4b8b      	ldr	r3, [pc, #556]	; (8003e4c <HAL_RCC_OscConfig+0x4f8>)
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	4a8a      	ldr	r2, [pc, #552]	; (8003e4c <HAL_RCC_OscConfig+0x4f8>)
 8003c24:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c28:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003c2a:	f7ff fa3f 	bl	80030ac <HAL_GetTick>
 8003c2e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c30:	e008      	b.n	8003c44 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c32:	f7ff fa3b 	bl	80030ac <HAL_GetTick>
 8003c36:	4602      	mov	r2, r0
 8003c38:	693b      	ldr	r3, [r7, #16]
 8003c3a:	1ad3      	subs	r3, r2, r3
 8003c3c:	2b64      	cmp	r3, #100	; 0x64
 8003c3e:	d901      	bls.n	8003c44 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003c40:	2303      	movs	r3, #3
 8003c42:	e0fd      	b.n	8003e40 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c44:	4b81      	ldr	r3, [pc, #516]	; (8003e4c <HAL_RCC_OscConfig+0x4f8>)
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d0f0      	beq.n	8003c32 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	68db      	ldr	r3, [r3, #12]
 8003c54:	2b01      	cmp	r3, #1
 8003c56:	d106      	bne.n	8003c66 <HAL_RCC_OscConfig+0x312>
 8003c58:	4b7b      	ldr	r3, [pc, #492]	; (8003e48 <HAL_RCC_OscConfig+0x4f4>)
 8003c5a:	6a1b      	ldr	r3, [r3, #32]
 8003c5c:	4a7a      	ldr	r2, [pc, #488]	; (8003e48 <HAL_RCC_OscConfig+0x4f4>)
 8003c5e:	f043 0301 	orr.w	r3, r3, #1
 8003c62:	6213      	str	r3, [r2, #32]
 8003c64:	e02d      	b.n	8003cc2 <HAL_RCC_OscConfig+0x36e>
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	68db      	ldr	r3, [r3, #12]
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d10c      	bne.n	8003c88 <HAL_RCC_OscConfig+0x334>
 8003c6e:	4b76      	ldr	r3, [pc, #472]	; (8003e48 <HAL_RCC_OscConfig+0x4f4>)
 8003c70:	6a1b      	ldr	r3, [r3, #32]
 8003c72:	4a75      	ldr	r2, [pc, #468]	; (8003e48 <HAL_RCC_OscConfig+0x4f4>)
 8003c74:	f023 0301 	bic.w	r3, r3, #1
 8003c78:	6213      	str	r3, [r2, #32]
 8003c7a:	4b73      	ldr	r3, [pc, #460]	; (8003e48 <HAL_RCC_OscConfig+0x4f4>)
 8003c7c:	6a1b      	ldr	r3, [r3, #32]
 8003c7e:	4a72      	ldr	r2, [pc, #456]	; (8003e48 <HAL_RCC_OscConfig+0x4f4>)
 8003c80:	f023 0304 	bic.w	r3, r3, #4
 8003c84:	6213      	str	r3, [r2, #32]
 8003c86:	e01c      	b.n	8003cc2 <HAL_RCC_OscConfig+0x36e>
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	68db      	ldr	r3, [r3, #12]
 8003c8c:	2b05      	cmp	r3, #5
 8003c8e:	d10c      	bne.n	8003caa <HAL_RCC_OscConfig+0x356>
 8003c90:	4b6d      	ldr	r3, [pc, #436]	; (8003e48 <HAL_RCC_OscConfig+0x4f4>)
 8003c92:	6a1b      	ldr	r3, [r3, #32]
 8003c94:	4a6c      	ldr	r2, [pc, #432]	; (8003e48 <HAL_RCC_OscConfig+0x4f4>)
 8003c96:	f043 0304 	orr.w	r3, r3, #4
 8003c9a:	6213      	str	r3, [r2, #32]
 8003c9c:	4b6a      	ldr	r3, [pc, #424]	; (8003e48 <HAL_RCC_OscConfig+0x4f4>)
 8003c9e:	6a1b      	ldr	r3, [r3, #32]
 8003ca0:	4a69      	ldr	r2, [pc, #420]	; (8003e48 <HAL_RCC_OscConfig+0x4f4>)
 8003ca2:	f043 0301 	orr.w	r3, r3, #1
 8003ca6:	6213      	str	r3, [r2, #32]
 8003ca8:	e00b      	b.n	8003cc2 <HAL_RCC_OscConfig+0x36e>
 8003caa:	4b67      	ldr	r3, [pc, #412]	; (8003e48 <HAL_RCC_OscConfig+0x4f4>)
 8003cac:	6a1b      	ldr	r3, [r3, #32]
 8003cae:	4a66      	ldr	r2, [pc, #408]	; (8003e48 <HAL_RCC_OscConfig+0x4f4>)
 8003cb0:	f023 0301 	bic.w	r3, r3, #1
 8003cb4:	6213      	str	r3, [r2, #32]
 8003cb6:	4b64      	ldr	r3, [pc, #400]	; (8003e48 <HAL_RCC_OscConfig+0x4f4>)
 8003cb8:	6a1b      	ldr	r3, [r3, #32]
 8003cba:	4a63      	ldr	r2, [pc, #396]	; (8003e48 <HAL_RCC_OscConfig+0x4f4>)
 8003cbc:	f023 0304 	bic.w	r3, r3, #4
 8003cc0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	68db      	ldr	r3, [r3, #12]
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d015      	beq.n	8003cf6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003cca:	f7ff f9ef 	bl	80030ac <HAL_GetTick>
 8003cce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003cd0:	e00a      	b.n	8003ce8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003cd2:	f7ff f9eb 	bl	80030ac <HAL_GetTick>
 8003cd6:	4602      	mov	r2, r0
 8003cd8:	693b      	ldr	r3, [r7, #16]
 8003cda:	1ad3      	subs	r3, r2, r3
 8003cdc:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ce0:	4293      	cmp	r3, r2
 8003ce2:	d901      	bls.n	8003ce8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003ce4:	2303      	movs	r3, #3
 8003ce6:	e0ab      	b.n	8003e40 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ce8:	4b57      	ldr	r3, [pc, #348]	; (8003e48 <HAL_RCC_OscConfig+0x4f4>)
 8003cea:	6a1b      	ldr	r3, [r3, #32]
 8003cec:	f003 0302 	and.w	r3, r3, #2
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d0ee      	beq.n	8003cd2 <HAL_RCC_OscConfig+0x37e>
 8003cf4:	e014      	b.n	8003d20 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003cf6:	f7ff f9d9 	bl	80030ac <HAL_GetTick>
 8003cfa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003cfc:	e00a      	b.n	8003d14 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003cfe:	f7ff f9d5 	bl	80030ac <HAL_GetTick>
 8003d02:	4602      	mov	r2, r0
 8003d04:	693b      	ldr	r3, [r7, #16]
 8003d06:	1ad3      	subs	r3, r2, r3
 8003d08:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d0c:	4293      	cmp	r3, r2
 8003d0e:	d901      	bls.n	8003d14 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003d10:	2303      	movs	r3, #3
 8003d12:	e095      	b.n	8003e40 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d14:	4b4c      	ldr	r3, [pc, #304]	; (8003e48 <HAL_RCC_OscConfig+0x4f4>)
 8003d16:	6a1b      	ldr	r3, [r3, #32]
 8003d18:	f003 0302 	and.w	r3, r3, #2
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d1ee      	bne.n	8003cfe <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003d20:	7dfb      	ldrb	r3, [r7, #23]
 8003d22:	2b01      	cmp	r3, #1
 8003d24:	d105      	bne.n	8003d32 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d26:	4b48      	ldr	r3, [pc, #288]	; (8003e48 <HAL_RCC_OscConfig+0x4f4>)
 8003d28:	69db      	ldr	r3, [r3, #28]
 8003d2a:	4a47      	ldr	r2, [pc, #284]	; (8003e48 <HAL_RCC_OscConfig+0x4f4>)
 8003d2c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003d30:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	69db      	ldr	r3, [r3, #28]
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	f000 8081 	beq.w	8003e3e <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003d3c:	4b42      	ldr	r3, [pc, #264]	; (8003e48 <HAL_RCC_OscConfig+0x4f4>)
 8003d3e:	685b      	ldr	r3, [r3, #4]
 8003d40:	f003 030c 	and.w	r3, r3, #12
 8003d44:	2b08      	cmp	r3, #8
 8003d46:	d061      	beq.n	8003e0c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	69db      	ldr	r3, [r3, #28]
 8003d4c:	2b02      	cmp	r3, #2
 8003d4e:	d146      	bne.n	8003dde <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d50:	4b3f      	ldr	r3, [pc, #252]	; (8003e50 <HAL_RCC_OscConfig+0x4fc>)
 8003d52:	2200      	movs	r2, #0
 8003d54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d56:	f7ff f9a9 	bl	80030ac <HAL_GetTick>
 8003d5a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003d5c:	e008      	b.n	8003d70 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d5e:	f7ff f9a5 	bl	80030ac <HAL_GetTick>
 8003d62:	4602      	mov	r2, r0
 8003d64:	693b      	ldr	r3, [r7, #16]
 8003d66:	1ad3      	subs	r3, r2, r3
 8003d68:	2b02      	cmp	r3, #2
 8003d6a:	d901      	bls.n	8003d70 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003d6c:	2303      	movs	r3, #3
 8003d6e:	e067      	b.n	8003e40 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003d70:	4b35      	ldr	r3, [pc, #212]	; (8003e48 <HAL_RCC_OscConfig+0x4f4>)
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d1f0      	bne.n	8003d5e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	6a1b      	ldr	r3, [r3, #32]
 8003d80:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d84:	d108      	bne.n	8003d98 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003d86:	4b30      	ldr	r3, [pc, #192]	; (8003e48 <HAL_RCC_OscConfig+0x4f4>)
 8003d88:	685b      	ldr	r3, [r3, #4]
 8003d8a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	689b      	ldr	r3, [r3, #8]
 8003d92:	492d      	ldr	r1, [pc, #180]	; (8003e48 <HAL_RCC_OscConfig+0x4f4>)
 8003d94:	4313      	orrs	r3, r2
 8003d96:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003d98:	4b2b      	ldr	r3, [pc, #172]	; (8003e48 <HAL_RCC_OscConfig+0x4f4>)
 8003d9a:	685b      	ldr	r3, [r3, #4]
 8003d9c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	6a19      	ldr	r1, [r3, #32]
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003da8:	430b      	orrs	r3, r1
 8003daa:	4927      	ldr	r1, [pc, #156]	; (8003e48 <HAL_RCC_OscConfig+0x4f4>)
 8003dac:	4313      	orrs	r3, r2
 8003dae:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003db0:	4b27      	ldr	r3, [pc, #156]	; (8003e50 <HAL_RCC_OscConfig+0x4fc>)
 8003db2:	2201      	movs	r2, #1
 8003db4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003db6:	f7ff f979 	bl	80030ac <HAL_GetTick>
 8003dba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003dbc:	e008      	b.n	8003dd0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003dbe:	f7ff f975 	bl	80030ac <HAL_GetTick>
 8003dc2:	4602      	mov	r2, r0
 8003dc4:	693b      	ldr	r3, [r7, #16]
 8003dc6:	1ad3      	subs	r3, r2, r3
 8003dc8:	2b02      	cmp	r3, #2
 8003dca:	d901      	bls.n	8003dd0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003dcc:	2303      	movs	r3, #3
 8003dce:	e037      	b.n	8003e40 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003dd0:	4b1d      	ldr	r3, [pc, #116]	; (8003e48 <HAL_RCC_OscConfig+0x4f4>)
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d0f0      	beq.n	8003dbe <HAL_RCC_OscConfig+0x46a>
 8003ddc:	e02f      	b.n	8003e3e <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003dde:	4b1c      	ldr	r3, [pc, #112]	; (8003e50 <HAL_RCC_OscConfig+0x4fc>)
 8003de0:	2200      	movs	r2, #0
 8003de2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003de4:	f7ff f962 	bl	80030ac <HAL_GetTick>
 8003de8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003dea:	e008      	b.n	8003dfe <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003dec:	f7ff f95e 	bl	80030ac <HAL_GetTick>
 8003df0:	4602      	mov	r2, r0
 8003df2:	693b      	ldr	r3, [r7, #16]
 8003df4:	1ad3      	subs	r3, r2, r3
 8003df6:	2b02      	cmp	r3, #2
 8003df8:	d901      	bls.n	8003dfe <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003dfa:	2303      	movs	r3, #3
 8003dfc:	e020      	b.n	8003e40 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003dfe:	4b12      	ldr	r3, [pc, #72]	; (8003e48 <HAL_RCC_OscConfig+0x4f4>)
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d1f0      	bne.n	8003dec <HAL_RCC_OscConfig+0x498>
 8003e0a:	e018      	b.n	8003e3e <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	69db      	ldr	r3, [r3, #28]
 8003e10:	2b01      	cmp	r3, #1
 8003e12:	d101      	bne.n	8003e18 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8003e14:	2301      	movs	r3, #1
 8003e16:	e013      	b.n	8003e40 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003e18:	4b0b      	ldr	r3, [pc, #44]	; (8003e48 <HAL_RCC_OscConfig+0x4f4>)
 8003e1a:	685b      	ldr	r3, [r3, #4]
 8003e1c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	6a1b      	ldr	r3, [r3, #32]
 8003e28:	429a      	cmp	r2, r3
 8003e2a:	d106      	bne.n	8003e3a <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e36:	429a      	cmp	r2, r3
 8003e38:	d001      	beq.n	8003e3e <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8003e3a:	2301      	movs	r3, #1
 8003e3c:	e000      	b.n	8003e40 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8003e3e:	2300      	movs	r3, #0
}
 8003e40:	4618      	mov	r0, r3
 8003e42:	3718      	adds	r7, #24
 8003e44:	46bd      	mov	sp, r7
 8003e46:	bd80      	pop	{r7, pc}
 8003e48:	40021000 	.word	0x40021000
 8003e4c:	40007000 	.word	0x40007000
 8003e50:	42420060 	.word	0x42420060

08003e54 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003e54:	b580      	push	{r7, lr}
 8003e56:	b084      	sub	sp, #16
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	6078      	str	r0, [r7, #4]
 8003e5c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d101      	bne.n	8003e68 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003e64:	2301      	movs	r3, #1
 8003e66:	e0d0      	b.n	800400a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003e68:	4b6a      	ldr	r3, [pc, #424]	; (8004014 <HAL_RCC_ClockConfig+0x1c0>)
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f003 0307 	and.w	r3, r3, #7
 8003e70:	683a      	ldr	r2, [r7, #0]
 8003e72:	429a      	cmp	r2, r3
 8003e74:	d910      	bls.n	8003e98 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e76:	4b67      	ldr	r3, [pc, #412]	; (8004014 <HAL_RCC_ClockConfig+0x1c0>)
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	f023 0207 	bic.w	r2, r3, #7
 8003e7e:	4965      	ldr	r1, [pc, #404]	; (8004014 <HAL_RCC_ClockConfig+0x1c0>)
 8003e80:	683b      	ldr	r3, [r7, #0]
 8003e82:	4313      	orrs	r3, r2
 8003e84:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e86:	4b63      	ldr	r3, [pc, #396]	; (8004014 <HAL_RCC_ClockConfig+0x1c0>)
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f003 0307 	and.w	r3, r3, #7
 8003e8e:	683a      	ldr	r2, [r7, #0]
 8003e90:	429a      	cmp	r2, r3
 8003e92:	d001      	beq.n	8003e98 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003e94:	2301      	movs	r3, #1
 8003e96:	e0b8      	b.n	800400a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	f003 0302 	and.w	r3, r3, #2
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d020      	beq.n	8003ee6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f003 0304 	and.w	r3, r3, #4
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d005      	beq.n	8003ebc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003eb0:	4b59      	ldr	r3, [pc, #356]	; (8004018 <HAL_RCC_ClockConfig+0x1c4>)
 8003eb2:	685b      	ldr	r3, [r3, #4]
 8003eb4:	4a58      	ldr	r2, [pc, #352]	; (8004018 <HAL_RCC_ClockConfig+0x1c4>)
 8003eb6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003eba:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f003 0308 	and.w	r3, r3, #8
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d005      	beq.n	8003ed4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003ec8:	4b53      	ldr	r3, [pc, #332]	; (8004018 <HAL_RCC_ClockConfig+0x1c4>)
 8003eca:	685b      	ldr	r3, [r3, #4]
 8003ecc:	4a52      	ldr	r2, [pc, #328]	; (8004018 <HAL_RCC_ClockConfig+0x1c4>)
 8003ece:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003ed2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ed4:	4b50      	ldr	r3, [pc, #320]	; (8004018 <HAL_RCC_ClockConfig+0x1c4>)
 8003ed6:	685b      	ldr	r3, [r3, #4]
 8003ed8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	689b      	ldr	r3, [r3, #8]
 8003ee0:	494d      	ldr	r1, [pc, #308]	; (8004018 <HAL_RCC_ClockConfig+0x1c4>)
 8003ee2:	4313      	orrs	r3, r2
 8003ee4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	f003 0301 	and.w	r3, r3, #1
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d040      	beq.n	8003f74 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	685b      	ldr	r3, [r3, #4]
 8003ef6:	2b01      	cmp	r3, #1
 8003ef8:	d107      	bne.n	8003f0a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003efa:	4b47      	ldr	r3, [pc, #284]	; (8004018 <HAL_RCC_ClockConfig+0x1c4>)
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d115      	bne.n	8003f32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f06:	2301      	movs	r3, #1
 8003f08:	e07f      	b.n	800400a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	685b      	ldr	r3, [r3, #4]
 8003f0e:	2b02      	cmp	r3, #2
 8003f10:	d107      	bne.n	8003f22 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f12:	4b41      	ldr	r3, [pc, #260]	; (8004018 <HAL_RCC_ClockConfig+0x1c4>)
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d109      	bne.n	8003f32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f1e:	2301      	movs	r3, #1
 8003f20:	e073      	b.n	800400a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f22:	4b3d      	ldr	r3, [pc, #244]	; (8004018 <HAL_RCC_ClockConfig+0x1c4>)
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f003 0302 	and.w	r3, r3, #2
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d101      	bne.n	8003f32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f2e:	2301      	movs	r3, #1
 8003f30:	e06b      	b.n	800400a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003f32:	4b39      	ldr	r3, [pc, #228]	; (8004018 <HAL_RCC_ClockConfig+0x1c4>)
 8003f34:	685b      	ldr	r3, [r3, #4]
 8003f36:	f023 0203 	bic.w	r2, r3, #3
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	685b      	ldr	r3, [r3, #4]
 8003f3e:	4936      	ldr	r1, [pc, #216]	; (8004018 <HAL_RCC_ClockConfig+0x1c4>)
 8003f40:	4313      	orrs	r3, r2
 8003f42:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003f44:	f7ff f8b2 	bl	80030ac <HAL_GetTick>
 8003f48:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f4a:	e00a      	b.n	8003f62 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f4c:	f7ff f8ae 	bl	80030ac <HAL_GetTick>
 8003f50:	4602      	mov	r2, r0
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	1ad3      	subs	r3, r2, r3
 8003f56:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f5a:	4293      	cmp	r3, r2
 8003f5c:	d901      	bls.n	8003f62 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003f5e:	2303      	movs	r3, #3
 8003f60:	e053      	b.n	800400a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f62:	4b2d      	ldr	r3, [pc, #180]	; (8004018 <HAL_RCC_ClockConfig+0x1c4>)
 8003f64:	685b      	ldr	r3, [r3, #4]
 8003f66:	f003 020c 	and.w	r2, r3, #12
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	685b      	ldr	r3, [r3, #4]
 8003f6e:	009b      	lsls	r3, r3, #2
 8003f70:	429a      	cmp	r2, r3
 8003f72:	d1eb      	bne.n	8003f4c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003f74:	4b27      	ldr	r3, [pc, #156]	; (8004014 <HAL_RCC_ClockConfig+0x1c0>)
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f003 0307 	and.w	r3, r3, #7
 8003f7c:	683a      	ldr	r2, [r7, #0]
 8003f7e:	429a      	cmp	r2, r3
 8003f80:	d210      	bcs.n	8003fa4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f82:	4b24      	ldr	r3, [pc, #144]	; (8004014 <HAL_RCC_ClockConfig+0x1c0>)
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	f023 0207 	bic.w	r2, r3, #7
 8003f8a:	4922      	ldr	r1, [pc, #136]	; (8004014 <HAL_RCC_ClockConfig+0x1c0>)
 8003f8c:	683b      	ldr	r3, [r7, #0]
 8003f8e:	4313      	orrs	r3, r2
 8003f90:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f92:	4b20      	ldr	r3, [pc, #128]	; (8004014 <HAL_RCC_ClockConfig+0x1c0>)
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	f003 0307 	and.w	r3, r3, #7
 8003f9a:	683a      	ldr	r2, [r7, #0]
 8003f9c:	429a      	cmp	r2, r3
 8003f9e:	d001      	beq.n	8003fa4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003fa0:	2301      	movs	r3, #1
 8003fa2:	e032      	b.n	800400a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f003 0304 	and.w	r3, r3, #4
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d008      	beq.n	8003fc2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003fb0:	4b19      	ldr	r3, [pc, #100]	; (8004018 <HAL_RCC_ClockConfig+0x1c4>)
 8003fb2:	685b      	ldr	r3, [r3, #4]
 8003fb4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	68db      	ldr	r3, [r3, #12]
 8003fbc:	4916      	ldr	r1, [pc, #88]	; (8004018 <HAL_RCC_ClockConfig+0x1c4>)
 8003fbe:	4313      	orrs	r3, r2
 8003fc0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f003 0308 	and.w	r3, r3, #8
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d009      	beq.n	8003fe2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003fce:	4b12      	ldr	r3, [pc, #72]	; (8004018 <HAL_RCC_ClockConfig+0x1c4>)
 8003fd0:	685b      	ldr	r3, [r3, #4]
 8003fd2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	691b      	ldr	r3, [r3, #16]
 8003fda:	00db      	lsls	r3, r3, #3
 8003fdc:	490e      	ldr	r1, [pc, #56]	; (8004018 <HAL_RCC_ClockConfig+0x1c4>)
 8003fde:	4313      	orrs	r3, r2
 8003fe0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003fe2:	f000 f821 	bl	8004028 <HAL_RCC_GetSysClockFreq>
 8003fe6:	4602      	mov	r2, r0
 8003fe8:	4b0b      	ldr	r3, [pc, #44]	; (8004018 <HAL_RCC_ClockConfig+0x1c4>)
 8003fea:	685b      	ldr	r3, [r3, #4]
 8003fec:	091b      	lsrs	r3, r3, #4
 8003fee:	f003 030f 	and.w	r3, r3, #15
 8003ff2:	490a      	ldr	r1, [pc, #40]	; (800401c <HAL_RCC_ClockConfig+0x1c8>)
 8003ff4:	5ccb      	ldrb	r3, [r1, r3]
 8003ff6:	fa22 f303 	lsr.w	r3, r2, r3
 8003ffa:	4a09      	ldr	r2, [pc, #36]	; (8004020 <HAL_RCC_ClockConfig+0x1cc>)
 8003ffc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003ffe:	4b09      	ldr	r3, [pc, #36]	; (8004024 <HAL_RCC_ClockConfig+0x1d0>)
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	4618      	mov	r0, r3
 8004004:	f7ff f810 	bl	8003028 <HAL_InitTick>

  return HAL_OK;
 8004008:	2300      	movs	r3, #0
}
 800400a:	4618      	mov	r0, r3
 800400c:	3710      	adds	r7, #16
 800400e:	46bd      	mov	sp, r7
 8004010:	bd80      	pop	{r7, pc}
 8004012:	bf00      	nop
 8004014:	40022000 	.word	0x40022000
 8004018:	40021000 	.word	0x40021000
 800401c:	0800b3b8 	.word	0x0800b3b8
 8004020:	20000020 	.word	0x20000020
 8004024:	20000024 	.word	0x20000024

08004028 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004028:	b490      	push	{r4, r7}
 800402a:	b08a      	sub	sp, #40	; 0x28
 800402c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800402e:	4b2a      	ldr	r3, [pc, #168]	; (80040d8 <HAL_RCC_GetSysClockFreq+0xb0>)
 8004030:	1d3c      	adds	r4, r7, #4
 8004032:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004034:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004038:	f240 2301 	movw	r3, #513	; 0x201
 800403c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800403e:	2300      	movs	r3, #0
 8004040:	61fb      	str	r3, [r7, #28]
 8004042:	2300      	movs	r3, #0
 8004044:	61bb      	str	r3, [r7, #24]
 8004046:	2300      	movs	r3, #0
 8004048:	627b      	str	r3, [r7, #36]	; 0x24
 800404a:	2300      	movs	r3, #0
 800404c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800404e:	2300      	movs	r3, #0
 8004050:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004052:	4b22      	ldr	r3, [pc, #136]	; (80040dc <HAL_RCC_GetSysClockFreq+0xb4>)
 8004054:	685b      	ldr	r3, [r3, #4]
 8004056:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004058:	69fb      	ldr	r3, [r7, #28]
 800405a:	f003 030c 	and.w	r3, r3, #12
 800405e:	2b04      	cmp	r3, #4
 8004060:	d002      	beq.n	8004068 <HAL_RCC_GetSysClockFreq+0x40>
 8004062:	2b08      	cmp	r3, #8
 8004064:	d003      	beq.n	800406e <HAL_RCC_GetSysClockFreq+0x46>
 8004066:	e02d      	b.n	80040c4 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004068:	4b1d      	ldr	r3, [pc, #116]	; (80040e0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800406a:	623b      	str	r3, [r7, #32]
      break;
 800406c:	e02d      	b.n	80040ca <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800406e:	69fb      	ldr	r3, [r7, #28]
 8004070:	0c9b      	lsrs	r3, r3, #18
 8004072:	f003 030f 	and.w	r3, r3, #15
 8004076:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800407a:	4413      	add	r3, r2
 800407c:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8004080:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004082:	69fb      	ldr	r3, [r7, #28]
 8004084:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004088:	2b00      	cmp	r3, #0
 800408a:	d013      	beq.n	80040b4 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800408c:	4b13      	ldr	r3, [pc, #76]	; (80040dc <HAL_RCC_GetSysClockFreq+0xb4>)
 800408e:	685b      	ldr	r3, [r3, #4]
 8004090:	0c5b      	lsrs	r3, r3, #17
 8004092:	f003 0301 	and.w	r3, r3, #1
 8004096:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800409a:	4413      	add	r3, r2
 800409c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80040a0:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80040a2:	697b      	ldr	r3, [r7, #20]
 80040a4:	4a0e      	ldr	r2, [pc, #56]	; (80040e0 <HAL_RCC_GetSysClockFreq+0xb8>)
 80040a6:	fb02 f203 	mul.w	r2, r2, r3
 80040aa:	69bb      	ldr	r3, [r7, #24]
 80040ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80040b0:	627b      	str	r3, [r7, #36]	; 0x24
 80040b2:	e004      	b.n	80040be <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80040b4:	697b      	ldr	r3, [r7, #20]
 80040b6:	4a0b      	ldr	r2, [pc, #44]	; (80040e4 <HAL_RCC_GetSysClockFreq+0xbc>)
 80040b8:	fb02 f303 	mul.w	r3, r2, r3
 80040bc:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80040be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040c0:	623b      	str	r3, [r7, #32]
      break;
 80040c2:	e002      	b.n	80040ca <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80040c4:	4b06      	ldr	r3, [pc, #24]	; (80040e0 <HAL_RCC_GetSysClockFreq+0xb8>)
 80040c6:	623b      	str	r3, [r7, #32]
      break;
 80040c8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80040ca:	6a3b      	ldr	r3, [r7, #32]
}
 80040cc:	4618      	mov	r0, r3
 80040ce:	3728      	adds	r7, #40	; 0x28
 80040d0:	46bd      	mov	sp, r7
 80040d2:	bc90      	pop	{r4, r7}
 80040d4:	4770      	bx	lr
 80040d6:	bf00      	nop
 80040d8:	0800b3a0 	.word	0x0800b3a0
 80040dc:	40021000 	.word	0x40021000
 80040e0:	007a1200 	.word	0x007a1200
 80040e4:	003d0900 	.word	0x003d0900

080040e8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80040e8:	b480      	push	{r7}
 80040ea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80040ec:	4b02      	ldr	r3, [pc, #8]	; (80040f8 <HAL_RCC_GetHCLKFreq+0x10>)
 80040ee:	681b      	ldr	r3, [r3, #0]
}
 80040f0:	4618      	mov	r0, r3
 80040f2:	46bd      	mov	sp, r7
 80040f4:	bc80      	pop	{r7}
 80040f6:	4770      	bx	lr
 80040f8:	20000020 	.word	0x20000020

080040fc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80040fc:	b580      	push	{r7, lr}
 80040fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004100:	f7ff fff2 	bl	80040e8 <HAL_RCC_GetHCLKFreq>
 8004104:	4602      	mov	r2, r0
 8004106:	4b05      	ldr	r3, [pc, #20]	; (800411c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004108:	685b      	ldr	r3, [r3, #4]
 800410a:	0a1b      	lsrs	r3, r3, #8
 800410c:	f003 0307 	and.w	r3, r3, #7
 8004110:	4903      	ldr	r1, [pc, #12]	; (8004120 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004112:	5ccb      	ldrb	r3, [r1, r3]
 8004114:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004118:	4618      	mov	r0, r3
 800411a:	bd80      	pop	{r7, pc}
 800411c:	40021000 	.word	0x40021000
 8004120:	0800b3c8 	.word	0x0800b3c8

08004124 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004124:	b580      	push	{r7, lr}
 8004126:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004128:	f7ff ffde 	bl	80040e8 <HAL_RCC_GetHCLKFreq>
 800412c:	4602      	mov	r2, r0
 800412e:	4b05      	ldr	r3, [pc, #20]	; (8004144 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004130:	685b      	ldr	r3, [r3, #4]
 8004132:	0adb      	lsrs	r3, r3, #11
 8004134:	f003 0307 	and.w	r3, r3, #7
 8004138:	4903      	ldr	r1, [pc, #12]	; (8004148 <HAL_RCC_GetPCLK2Freq+0x24>)
 800413a:	5ccb      	ldrb	r3, [r1, r3]
 800413c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004140:	4618      	mov	r0, r3
 8004142:	bd80      	pop	{r7, pc}
 8004144:	40021000 	.word	0x40021000
 8004148:	0800b3c8 	.word	0x0800b3c8

0800414c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800414c:	b480      	push	{r7}
 800414e:	b085      	sub	sp, #20
 8004150:	af00      	add	r7, sp, #0
 8004152:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004154:	4b0a      	ldr	r3, [pc, #40]	; (8004180 <RCC_Delay+0x34>)
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	4a0a      	ldr	r2, [pc, #40]	; (8004184 <RCC_Delay+0x38>)
 800415a:	fba2 2303 	umull	r2, r3, r2, r3
 800415e:	0a5b      	lsrs	r3, r3, #9
 8004160:	687a      	ldr	r2, [r7, #4]
 8004162:	fb02 f303 	mul.w	r3, r2, r3
 8004166:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004168:	bf00      	nop
  }
  while (Delay --);
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	1e5a      	subs	r2, r3, #1
 800416e:	60fa      	str	r2, [r7, #12]
 8004170:	2b00      	cmp	r3, #0
 8004172:	d1f9      	bne.n	8004168 <RCC_Delay+0x1c>
}
 8004174:	bf00      	nop
 8004176:	bf00      	nop
 8004178:	3714      	adds	r7, #20
 800417a:	46bd      	mov	sp, r7
 800417c:	bc80      	pop	{r7}
 800417e:	4770      	bx	lr
 8004180:	20000020 	.word	0x20000020
 8004184:	10624dd3 	.word	0x10624dd3

08004188 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004188:	b580      	push	{r7, lr}
 800418a:	b082      	sub	sp, #8
 800418c:	af00      	add	r7, sp, #0
 800418e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	2b00      	cmp	r3, #0
 8004194:	d101      	bne.n	800419a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004196:	2301      	movs	r3, #1
 8004198:	e01d      	b.n	80041d6 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80041a0:	b2db      	uxtb	r3, r3
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d106      	bne.n	80041b4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	2200      	movs	r2, #0
 80041aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80041ae:	6878      	ldr	r0, [r7, #4]
 80041b0:	f000 f815 	bl	80041de <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	2202      	movs	r2, #2
 80041b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681a      	ldr	r2, [r3, #0]
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	3304      	adds	r3, #4
 80041c4:	4619      	mov	r1, r3
 80041c6:	4610      	mov	r0, r2
 80041c8:	f000 f836 	bl	8004238 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	2201      	movs	r2, #1
 80041d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80041d4:	2300      	movs	r3, #0
}
 80041d6:	4618      	mov	r0, r3
 80041d8:	3708      	adds	r7, #8
 80041da:	46bd      	mov	sp, r7
 80041dc:	bd80      	pop	{r7, pc}

080041de <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80041de:	b480      	push	{r7}
 80041e0:	b083      	sub	sp, #12
 80041e2:	af00      	add	r7, sp, #0
 80041e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80041e6:	bf00      	nop
 80041e8:	370c      	adds	r7, #12
 80041ea:	46bd      	mov	sp, r7
 80041ec:	bc80      	pop	{r7}
 80041ee:	4770      	bx	lr

080041f0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80041f0:	b480      	push	{r7}
 80041f2:	b085      	sub	sp, #20
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	68da      	ldr	r2, [r3, #12]
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	f042 0201 	orr.w	r2, r2, #1
 8004206:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	689b      	ldr	r3, [r3, #8]
 800420e:	f003 0307 	and.w	r3, r3, #7
 8004212:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	2b06      	cmp	r3, #6
 8004218:	d007      	beq.n	800422a <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	681a      	ldr	r2, [r3, #0]
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	f042 0201 	orr.w	r2, r2, #1
 8004228:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800422a:	2300      	movs	r3, #0
}
 800422c:	4618      	mov	r0, r3
 800422e:	3714      	adds	r7, #20
 8004230:	46bd      	mov	sp, r7
 8004232:	bc80      	pop	{r7}
 8004234:	4770      	bx	lr
	...

08004238 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004238:	b480      	push	{r7}
 800423a:	b085      	sub	sp, #20
 800423c:	af00      	add	r7, sp, #0
 800423e:	6078      	str	r0, [r7, #4]
 8004240:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	4a29      	ldr	r2, [pc, #164]	; (80042f0 <TIM_Base_SetConfig+0xb8>)
 800424c:	4293      	cmp	r3, r2
 800424e:	d00b      	beq.n	8004268 <TIM_Base_SetConfig+0x30>
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004256:	d007      	beq.n	8004268 <TIM_Base_SetConfig+0x30>
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	4a26      	ldr	r2, [pc, #152]	; (80042f4 <TIM_Base_SetConfig+0xbc>)
 800425c:	4293      	cmp	r3, r2
 800425e:	d003      	beq.n	8004268 <TIM_Base_SetConfig+0x30>
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	4a25      	ldr	r2, [pc, #148]	; (80042f8 <TIM_Base_SetConfig+0xc0>)
 8004264:	4293      	cmp	r3, r2
 8004266:	d108      	bne.n	800427a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800426e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004270:	683b      	ldr	r3, [r7, #0]
 8004272:	685b      	ldr	r3, [r3, #4]
 8004274:	68fa      	ldr	r2, [r7, #12]
 8004276:	4313      	orrs	r3, r2
 8004278:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	4a1c      	ldr	r2, [pc, #112]	; (80042f0 <TIM_Base_SetConfig+0xb8>)
 800427e:	4293      	cmp	r3, r2
 8004280:	d00b      	beq.n	800429a <TIM_Base_SetConfig+0x62>
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004288:	d007      	beq.n	800429a <TIM_Base_SetConfig+0x62>
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	4a19      	ldr	r2, [pc, #100]	; (80042f4 <TIM_Base_SetConfig+0xbc>)
 800428e:	4293      	cmp	r3, r2
 8004290:	d003      	beq.n	800429a <TIM_Base_SetConfig+0x62>
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	4a18      	ldr	r2, [pc, #96]	; (80042f8 <TIM_Base_SetConfig+0xc0>)
 8004296:	4293      	cmp	r3, r2
 8004298:	d108      	bne.n	80042ac <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80042a0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80042a2:	683b      	ldr	r3, [r7, #0]
 80042a4:	68db      	ldr	r3, [r3, #12]
 80042a6:	68fa      	ldr	r2, [r7, #12]
 80042a8:	4313      	orrs	r3, r2
 80042aa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80042b2:	683b      	ldr	r3, [r7, #0]
 80042b4:	695b      	ldr	r3, [r3, #20]
 80042b6:	4313      	orrs	r3, r2
 80042b8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	68fa      	ldr	r2, [r7, #12]
 80042be:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80042c0:	683b      	ldr	r3, [r7, #0]
 80042c2:	689a      	ldr	r2, [r3, #8]
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80042c8:	683b      	ldr	r3, [r7, #0]
 80042ca:	681a      	ldr	r2, [r3, #0]
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	4a07      	ldr	r2, [pc, #28]	; (80042f0 <TIM_Base_SetConfig+0xb8>)
 80042d4:	4293      	cmp	r3, r2
 80042d6:	d103      	bne.n	80042e0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80042d8:	683b      	ldr	r3, [r7, #0]
 80042da:	691a      	ldr	r2, [r3, #16]
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	2201      	movs	r2, #1
 80042e4:	615a      	str	r2, [r3, #20]
}
 80042e6:	bf00      	nop
 80042e8:	3714      	adds	r7, #20
 80042ea:	46bd      	mov	sp, r7
 80042ec:	bc80      	pop	{r7}
 80042ee:	4770      	bx	lr
 80042f0:	40012c00 	.word	0x40012c00
 80042f4:	40000400 	.word	0x40000400
 80042f8:	40000800 	.word	0x40000800

080042fc <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80042fc:	b580      	push	{r7, lr}
 80042fe:	b082      	sub	sp, #8
 8004300:	af00      	add	r7, sp, #0
 8004302:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	2b00      	cmp	r3, #0
 8004308:	d101      	bne.n	800430e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800430a:	2301      	movs	r3, #1
 800430c:	e03f      	b.n	800438e <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */
  
  if(huart->gState == HAL_UART_STATE_RESET)
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004314:	b2db      	uxtb	r3, r3
 8004316:	2b00      	cmp	r3, #0
 8004318:	d106      	bne.n	8004328 <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	2200      	movs	r2, #0
 800431e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 8004322:	6878      	ldr	r0, [r7, #4]
 8004324:	f7fe fb04 	bl	8002930 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	2224      	movs	r2, #36	; 0x24
 800432c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	68da      	ldr	r2, [r3, #12]
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800433e:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004340:	6878      	ldr	r0, [r7, #4]
 8004342:	f000 fae3 	bl	800490c <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	691a      	ldr	r2, [r3, #16]
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004354:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	695a      	ldr	r2, [r3, #20]
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004364:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	68da      	ldr	r2, [r3, #12]
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004374:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	2200      	movs	r2, #0
 800437a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	2220      	movs	r2, #32
 8004380:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2220      	movs	r2, #32
 8004388:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 800438c:	2300      	movs	r3, #0
}
 800438e:	4618      	mov	r0, r3
 8004390:	3708      	adds	r7, #8
 8004392:	46bd      	mov	sp, r7
 8004394:	bd80      	pop	{r7, pc}

08004396 <HAL_UART_Transmit_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004396:	b480      	push	{r7}
 8004398:	b085      	sub	sp, #20
 800439a:	af00      	add	r7, sp, #0
 800439c:	60f8      	str	r0, [r7, #12]
 800439e:	60b9      	str	r1, [r7, #8]
 80043a0:	4613      	mov	r3, r2
 80043a2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80043aa:	b2db      	uxtb	r3, r3
 80043ac:	2b20      	cmp	r3, #32
 80043ae:	d130      	bne.n	8004412 <HAL_UART_Transmit_IT+0x7c>
  {
    if((pData == NULL) || (Size == 0U)) 
 80043b0:	68bb      	ldr	r3, [r7, #8]
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d002      	beq.n	80043bc <HAL_UART_Transmit_IT+0x26>
 80043b6:	88fb      	ldrh	r3, [r7, #6]
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d101      	bne.n	80043c0 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 80043bc:	2301      	movs	r3, #1
 80043be:	e029      	b.n	8004414 <HAL_UART_Transmit_IT+0x7e>
    }
    /* Process Locked */
    __HAL_LOCK(huart);
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80043c6:	2b01      	cmp	r3, #1
 80043c8:	d101      	bne.n	80043ce <HAL_UART_Transmit_IT+0x38>
 80043ca:	2302      	movs	r3, #2
 80043cc:	e022      	b.n	8004414 <HAL_UART_Transmit_IT+0x7e>
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	2201      	movs	r2, #1
 80043d2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	68ba      	ldr	r2, [r7, #8]
 80043da:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	88fa      	ldrh	r2, [r7, #6]
 80043e0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	88fa      	ldrh	r2, [r7, #6]
 80043e6:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	2200      	movs	r2, #0
 80043ec:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	2221      	movs	r2, #33	; 0x21
 80043f2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	2200      	movs	r2, #0
 80043fa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	68da      	ldr	r2, [r3, #12]
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800440c:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800440e:	2300      	movs	r3, #0
 8004410:	e000      	b.n	8004414 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8004412:	2302      	movs	r3, #2
  }
}
 8004414:	4618      	mov	r0, r3
 8004416:	3714      	adds	r7, #20
 8004418:	46bd      	mov	sp, r7
 800441a:	bc80      	pop	{r7}
 800441c:	4770      	bx	lr

0800441e <HAL_UART_Receive_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800441e:	b480      	push	{r7}
 8004420:	b085      	sub	sp, #20
 8004422:	af00      	add	r7, sp, #0
 8004424:	60f8      	str	r0, [r7, #12]
 8004426:	60b9      	str	r1, [r7, #8]
 8004428:	4613      	mov	r3, r2
 800442a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004432:	b2db      	uxtb	r3, r3
 8004434:	2b20      	cmp	r3, #32
 8004436:	d140      	bne.n	80044ba <HAL_UART_Receive_IT+0x9c>
  {
    if((pData == NULL) || (Size == 0U))
 8004438:	68bb      	ldr	r3, [r7, #8]
 800443a:	2b00      	cmp	r3, #0
 800443c:	d002      	beq.n	8004444 <HAL_UART_Receive_IT+0x26>
 800443e:	88fb      	ldrh	r3, [r7, #6]
 8004440:	2b00      	cmp	r3, #0
 8004442:	d101      	bne.n	8004448 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004444:	2301      	movs	r3, #1
 8004446:	e039      	b.n	80044bc <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800444e:	2b01      	cmp	r3, #1
 8004450:	d101      	bne.n	8004456 <HAL_UART_Receive_IT+0x38>
 8004452:	2302      	movs	r3, #2
 8004454:	e032      	b.n	80044bc <HAL_UART_Receive_IT+0x9e>
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	2201      	movs	r2, #1
 800445a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	68ba      	ldr	r2, [r7, #8]
 8004462:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	88fa      	ldrh	r2, [r7, #6]
 8004468:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	88fa      	ldrh	r2, [r7, #6]
 800446e:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	2200      	movs	r2, #0
 8004474:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	2222      	movs	r2, #34	; 0x22
 800447a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	2200      	movs	r2, #0
 8004482:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	68da      	ldr	r2, [r3, #12]
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004494:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	695a      	ldr	r2, [r3, #20]
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f042 0201 	orr.w	r2, r2, #1
 80044a4:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	68da      	ldr	r2, [r3, #12]
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f042 0220 	orr.w	r2, r2, #32
 80044b4:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80044b6:	2300      	movs	r3, #0
 80044b8:	e000      	b.n	80044bc <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 80044ba:	2302      	movs	r3, #2
  }
}
 80044bc:	4618      	mov	r0, r3
 80044be:	3714      	adds	r7, #20
 80044c0:	46bd      	mov	sp, r7
 80044c2:	bc80      	pop	{r7}
 80044c4:	4770      	bx	lr
	...

080044c8 <HAL_UART_IRQHandler>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80044c8:	b580      	push	{r7, lr}
 80044ca:	b088      	sub	sp, #32
 80044cc:	af00      	add	r7, sp, #0
 80044ce:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	68db      	ldr	r3, [r3, #12]
 80044de:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	695b      	ldr	r3, [r3, #20]
 80044e6:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 80044e8:	2300      	movs	r3, #0
 80044ea:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 80044ec:	2300      	movs	r3, #0
 80044ee:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80044f0:	69fb      	ldr	r3, [r7, #28]
 80044f2:	f003 030f 	and.w	r3, r3, #15
 80044f6:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 80044f8:	693b      	ldr	r3, [r7, #16]
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d10d      	bne.n	800451a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80044fe:	69fb      	ldr	r3, [r7, #28]
 8004500:	f003 0320 	and.w	r3, r3, #32
 8004504:	2b00      	cmp	r3, #0
 8004506:	d008      	beq.n	800451a <HAL_UART_IRQHandler+0x52>
 8004508:	69bb      	ldr	r3, [r7, #24]
 800450a:	f003 0320 	and.w	r3, r3, #32
 800450e:	2b00      	cmp	r3, #0
 8004510:	d003      	beq.n	800451a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8004512:	6878      	ldr	r0, [r7, #4]
 8004514:	f000 f979 	bl	800480a <UART_Receive_IT>
      return;
 8004518:	e0cb      	b.n	80046b2 <HAL_UART_IRQHandler+0x1ea>
    }
  }

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800451a:	693b      	ldr	r3, [r7, #16]
 800451c:	2b00      	cmp	r3, #0
 800451e:	f000 80ab 	beq.w	8004678 <HAL_UART_IRQHandler+0x1b0>
 8004522:	697b      	ldr	r3, [r7, #20]
 8004524:	f003 0301 	and.w	r3, r3, #1
 8004528:	2b00      	cmp	r3, #0
 800452a:	d105      	bne.n	8004538 <HAL_UART_IRQHandler+0x70>
 800452c:	69bb      	ldr	r3, [r7, #24]
 800452e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004532:	2b00      	cmp	r3, #0
 8004534:	f000 80a0 	beq.w	8004678 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004538:	69fb      	ldr	r3, [r7, #28]
 800453a:	f003 0301 	and.w	r3, r3, #1
 800453e:	2b00      	cmp	r3, #0
 8004540:	d00a      	beq.n	8004558 <HAL_UART_IRQHandler+0x90>
 8004542:	69bb      	ldr	r3, [r7, #24]
 8004544:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004548:	2b00      	cmp	r3, #0
 800454a:	d005      	beq.n	8004558 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004550:	f043 0201 	orr.w	r2, r3, #1
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004558:	69fb      	ldr	r3, [r7, #28]
 800455a:	f003 0304 	and.w	r3, r3, #4
 800455e:	2b00      	cmp	r3, #0
 8004560:	d00a      	beq.n	8004578 <HAL_UART_IRQHandler+0xb0>
 8004562:	697b      	ldr	r3, [r7, #20]
 8004564:	f003 0301 	and.w	r3, r3, #1
 8004568:	2b00      	cmp	r3, #0
 800456a:	d005      	beq.n	8004578 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004570:	f043 0202 	orr.w	r2, r3, #2
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004578:	69fb      	ldr	r3, [r7, #28]
 800457a:	f003 0302 	and.w	r3, r3, #2
 800457e:	2b00      	cmp	r3, #0
 8004580:	d00a      	beq.n	8004598 <HAL_UART_IRQHandler+0xd0>
 8004582:	697b      	ldr	r3, [r7, #20]
 8004584:	f003 0301 	and.w	r3, r3, #1
 8004588:	2b00      	cmp	r3, #0
 800458a:	d005      	beq.n	8004598 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004590:	f043 0204 	orr.w	r2, r3, #4
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004598:	69fb      	ldr	r3, [r7, #28]
 800459a:	f003 0308 	and.w	r3, r3, #8
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d00a      	beq.n	80045b8 <HAL_UART_IRQHandler+0xf0>
 80045a2:	697b      	ldr	r3, [r7, #20]
 80045a4:	f003 0301 	and.w	r3, r3, #1
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d005      	beq.n	80045b8 <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045b0:	f043 0208 	orr.w	r2, r3, #8
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d077      	beq.n	80046b0 <HAL_UART_IRQHandler+0x1e8>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80045c0:	69fb      	ldr	r3, [r7, #28]
 80045c2:	f003 0320 	and.w	r3, r3, #32
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d007      	beq.n	80045da <HAL_UART_IRQHandler+0x112>
 80045ca:	69bb      	ldr	r3, [r7, #24]
 80045cc:	f003 0320 	and.w	r3, r3, #32
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d002      	beq.n	80045da <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 80045d4:	6878      	ldr	r0, [r7, #4]
 80045d6:	f000 f918 	bl	800480a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	695b      	ldr	r3, [r3, #20]
 80045e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	bf14      	ite	ne
 80045e8:	2301      	movne	r3, #1
 80045ea:	2300      	moveq	r3, #0
 80045ec:	b2db      	uxtb	r3, r3
 80045ee:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045f4:	f003 0308 	and.w	r3, r3, #8
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d102      	bne.n	8004602 <HAL_UART_IRQHandler+0x13a>
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d031      	beq.n	8004666 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004602:	6878      	ldr	r0, [r7, #4]
 8004604:	f000 f863 	bl	80046ce <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	695b      	ldr	r3, [r3, #20]
 800460e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004612:	2b00      	cmp	r3, #0
 8004614:	d023      	beq.n	800465e <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	695a      	ldr	r2, [r3, #20]
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004624:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800462a:	2b00      	cmp	r3, #0
 800462c:	d013      	beq.n	8004656 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004632:	4a21      	ldr	r2, [pc, #132]	; (80046b8 <HAL_UART_IRQHandler+0x1f0>)
 8004634:	635a      	str	r2, [r3, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800463a:	4618      	mov	r0, r3
 800463c:	f7fe fe5a 	bl	80032f4 <HAL_DMA_Abort_IT>
 8004640:	4603      	mov	r3, r0
 8004642:	2b00      	cmp	r3, #0
 8004644:	d016      	beq.n	8004674 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800464a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800464c:	687a      	ldr	r2, [r7, #4]
 800464e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004650:	4610      	mov	r0, r2
 8004652:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004654:	e00e      	b.n	8004674 <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 8004656:	6878      	ldr	r0, [r7, #4]
 8004658:	f7fe fa42 	bl	8002ae0 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800465c:	e00a      	b.n	8004674 <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 800465e:	6878      	ldr	r0, [r7, #4]
 8004660:	f7fe fa3e 	bl	8002ae0 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004664:	e006      	b.n	8004674 <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 8004666:	6878      	ldr	r0, [r7, #4]
 8004668:	f7fe fa3a 	bl	8002ae0 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	2200      	movs	r2, #0
 8004670:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8004672:	e01d      	b.n	80046b0 <HAL_UART_IRQHandler+0x1e8>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004674:	bf00      	nop
    return;
 8004676:	e01b      	b.n	80046b0 <HAL_UART_IRQHandler+0x1e8>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004678:	69fb      	ldr	r3, [r7, #28]
 800467a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800467e:	2b00      	cmp	r3, #0
 8004680:	d008      	beq.n	8004694 <HAL_UART_IRQHandler+0x1cc>
 8004682:	69bb      	ldr	r3, [r7, #24]
 8004684:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004688:	2b00      	cmp	r3, #0
 800468a:	d003      	beq.n	8004694 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 800468c:	6878      	ldr	r0, [r7, #4]
 800468e:	f000 f84f 	bl	8004730 <UART_Transmit_IT>
    return;
 8004692:	e00e      	b.n	80046b2 <HAL_UART_IRQHandler+0x1ea>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004694:	69fb      	ldr	r3, [r7, #28]
 8004696:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800469a:	2b00      	cmp	r3, #0
 800469c:	d009      	beq.n	80046b2 <HAL_UART_IRQHandler+0x1ea>
 800469e:	69bb      	ldr	r3, [r7, #24]
 80046a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d004      	beq.n	80046b2 <HAL_UART_IRQHandler+0x1ea>
  {
    UART_EndTransmit_IT(huart);
 80046a8:	6878      	ldr	r0, [r7, #4]
 80046aa:	f000 f896 	bl	80047da <UART_EndTransmit_IT>
    return;
 80046ae:	e000      	b.n	80046b2 <HAL_UART_IRQHandler+0x1ea>
    return;
 80046b0:	bf00      	nop
  }
}
 80046b2:	3720      	adds	r7, #32
 80046b4:	46bd      	mov	sp, r7
 80046b6:	bd80      	pop	{r7, pc}
 80046b8:	08004709 	.word	0x08004709

080046bc <HAL_UART_TxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80046bc:	b480      	push	{r7}
 80046be:	b083      	sub	sp, #12
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 80046c4:	bf00      	nop
 80046c6:	370c      	adds	r7, #12
 80046c8:	46bd      	mov	sp, r7
 80046ca:	bc80      	pop	{r7}
 80046cc:	4770      	bx	lr

080046ce <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80046ce:	b480      	push	{r7}
 80046d0:	b083      	sub	sp, #12
 80046d2:	af00      	add	r7, sp, #0
 80046d4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	68da      	ldr	r2, [r3, #12]
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80046e4:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	695a      	ldr	r2, [r3, #20]
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f022 0201 	bic.w	r2, r2, #1
 80046f4:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	2220      	movs	r2, #32
 80046fa:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 80046fe:	bf00      	nop
 8004700:	370c      	adds	r7, #12
 8004702:	46bd      	mov	sp, r7
 8004704:	bc80      	pop	{r7}
 8004706:	4770      	bx	lr

08004708 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004708:	b580      	push	{r7, lr}
 800470a:	b084      	sub	sp, #16
 800470c:	af00      	add	r7, sp, #0
 800470e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004714:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	2200      	movs	r2, #0
 800471a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	2200      	movs	r2, #0
 8004720:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 8004722:	68f8      	ldr	r0, [r7, #12]
 8004724:	f7fe f9dc 	bl	8002ae0 <HAL_UART_ErrorCallback>
}
 8004728:	bf00      	nop
 800472a:	3710      	adds	r7, #16
 800472c:	46bd      	mov	sp, r7
 800472e:	bd80      	pop	{r7, pc}

08004730 <UART_Transmit_IT>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004730:	b480      	push	{r7}
 8004732:	b085      	sub	sp, #20
 8004734:	af00      	add	r7, sp, #0
 8004736:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800473e:	b2db      	uxtb	r3, r3
 8004740:	2b21      	cmp	r3, #33	; 0x21
 8004742:	d144      	bne.n	80047ce <UART_Transmit_IT+0x9e>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	689b      	ldr	r3, [r3, #8]
 8004748:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800474c:	d11a      	bne.n	8004784 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	6a1b      	ldr	r3, [r3, #32]
 8004752:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	881b      	ldrh	r3, [r3, #0]
 8004758:	461a      	mov	r2, r3
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004762:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	691b      	ldr	r3, [r3, #16]
 8004768:	2b00      	cmp	r3, #0
 800476a:	d105      	bne.n	8004778 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	6a1b      	ldr	r3, [r3, #32]
 8004770:	1c9a      	adds	r2, r3, #2
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	621a      	str	r2, [r3, #32]
 8004776:	e00e      	b.n	8004796 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	6a1b      	ldr	r3, [r3, #32]
 800477c:	1c5a      	adds	r2, r3, #1
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	621a      	str	r2, [r3, #32]
 8004782:	e008      	b.n	8004796 <UART_Transmit_IT+0x66>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	6a1b      	ldr	r3, [r3, #32]
 8004788:	1c59      	adds	r1, r3, #1
 800478a:	687a      	ldr	r2, [r7, #4]
 800478c:	6211      	str	r1, [r2, #32]
 800478e:	781a      	ldrb	r2, [r3, #0]
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	605a      	str	r2, [r3, #4]
    }

    if(--huart->TxXferCount == 0U)
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800479a:	b29b      	uxth	r3, r3
 800479c:	3b01      	subs	r3, #1
 800479e:	b29b      	uxth	r3, r3
 80047a0:	687a      	ldr	r2, [r7, #4]
 80047a2:	4619      	mov	r1, r3
 80047a4:	84d1      	strh	r1, [r2, #38]	; 0x26
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d10f      	bne.n	80047ca <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	68da      	ldr	r2, [r3, #12]
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80047b8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	68da      	ldr	r2, [r3, #12]
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80047c8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80047ca:	2300      	movs	r3, #0
 80047cc:	e000      	b.n	80047d0 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80047ce:	2302      	movs	r3, #2
  }
}
 80047d0:	4618      	mov	r0, r3
 80047d2:	3714      	adds	r7, #20
 80047d4:	46bd      	mov	sp, r7
 80047d6:	bc80      	pop	{r7}
 80047d8:	4770      	bx	lr

080047da <UART_EndTransmit_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80047da:	b580      	push	{r7, lr}
 80047dc:	b082      	sub	sp, #8
 80047de:	af00      	add	r7, sp, #0
 80047e0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	68da      	ldr	r2, [r3, #12]
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80047f0:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	2220      	movs	r2, #32
 80047f6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 80047fa:	6878      	ldr	r0, [r7, #4]
 80047fc:	f7ff ff5e 	bl	80046bc <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 8004800:	2300      	movs	r3, #0
}
 8004802:	4618      	mov	r0, r3
 8004804:	3708      	adds	r7, #8
 8004806:	46bd      	mov	sp, r7
 8004808:	bd80      	pop	{r7, pc}

0800480a <UART_Receive_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800480a:	b580      	push	{r7, lr}
 800480c:	b084      	sub	sp, #16
 800480e:	af00      	add	r7, sp, #0
 8004810:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004818:	b2db      	uxtb	r3, r3
 800481a:	2b22      	cmp	r3, #34	; 0x22
 800481c:	d171      	bne.n	8004902 <UART_Receive_IT+0xf8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	689b      	ldr	r3, [r3, #8]
 8004822:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004826:	d123      	bne.n	8004870 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800482c:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	691b      	ldr	r3, [r3, #16]
 8004832:	2b00      	cmp	r3, #0
 8004834:	d10e      	bne.n	8004854 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	685b      	ldr	r3, [r3, #4]
 800483c:	b29b      	uxth	r3, r3
 800483e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004842:	b29a      	uxth	r2, r3
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800484c:	1c9a      	adds	r2, r3, #2
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	629a      	str	r2, [r3, #40]	; 0x28
 8004852:	e029      	b.n	80048a8 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	685b      	ldr	r3, [r3, #4]
 800485a:	b29b      	uxth	r3, r3
 800485c:	b2db      	uxtb	r3, r3
 800485e:	b29a      	uxth	r2, r3
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004868:	1c5a      	adds	r2, r3, #1
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	629a      	str	r2, [r3, #40]	; 0x28
 800486e:	e01b      	b.n	80048a8 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	691b      	ldr	r3, [r3, #16]
 8004874:	2b00      	cmp	r3, #0
 8004876:	d10a      	bne.n	800488e <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	6858      	ldr	r0, [r3, #4]
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004882:	1c59      	adds	r1, r3, #1
 8004884:	687a      	ldr	r2, [r7, #4]
 8004886:	6291      	str	r1, [r2, #40]	; 0x28
 8004888:	b2c2      	uxtb	r2, r0
 800488a:	701a      	strb	r2, [r3, #0]
 800488c:	e00c      	b.n	80048a8 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	685b      	ldr	r3, [r3, #4]
 8004894:	b2da      	uxtb	r2, r3
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800489a:	1c58      	adds	r0, r3, #1
 800489c:	6879      	ldr	r1, [r7, #4]
 800489e:	6288      	str	r0, [r1, #40]	; 0x28
 80048a0:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80048a4:	b2d2      	uxtb	r2, r2
 80048a6:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80048ac:	b29b      	uxth	r3, r3
 80048ae:	3b01      	subs	r3, #1
 80048b0:	b29b      	uxth	r3, r3
 80048b2:	687a      	ldr	r2, [r7, #4]
 80048b4:	4619      	mov	r1, r3
 80048b6:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d120      	bne.n	80048fe <UART_Receive_IT+0xf4>
    {
      /* Disable the IRDA Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	68da      	ldr	r2, [r3, #12]
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	f022 0220 	bic.w	r2, r2, #32
 80048ca:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	68da      	ldr	r2, [r3, #12]
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80048da:	60da      	str	r2, [r3, #12]
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	695a      	ldr	r2, [r3, #20]
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f022 0201 	bic.w	r2, r2, #1
 80048ea:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	2220      	movs	r2, #32
 80048f0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

      HAL_UART_RxCpltCallback(huart);
 80048f4:	6878      	ldr	r0, [r7, #4]
 80048f6:	f7fd ffbb 	bl	8002870 <HAL_UART_RxCpltCallback>

      return HAL_OK;
 80048fa:	2300      	movs	r3, #0
 80048fc:	e002      	b.n	8004904 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 80048fe:	2300      	movs	r3, #0
 8004900:	e000      	b.n	8004904 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8004902:	2302      	movs	r3, #2
  }
}
 8004904:	4618      	mov	r0, r3
 8004906:	3710      	adds	r7, #16
 8004908:	46bd      	mov	sp, r7
 800490a:	bd80      	pop	{r7, pc}

0800490c <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800490c:	b5b0      	push	{r4, r5, r7, lr}
 800490e:	b084      	sub	sp, #16
 8004910:	af00      	add	r7, sp, #0
 8004912:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8004914:	2300      	movs	r3, #0
 8004916:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	691b      	ldr	r3, [r3, #16]
 800491e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	68da      	ldr	r2, [r3, #12]
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	430a      	orrs	r2, r1
 800492c:	611a      	str	r2, [r3, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	689a      	ldr	r2, [r3, #8]
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	691b      	ldr	r3, [r3, #16]
 8004936:	431a      	orrs	r2, r3
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	695b      	ldr	r3, [r3, #20]
 800493c:	4313      	orrs	r3, r2
 800493e:	68fa      	ldr	r2, [r7, #12]
 8004940:	4313      	orrs	r3, r2
 8004942:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, 
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	68db      	ldr	r3, [r3, #12]
 800494a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800494e:	f023 030c 	bic.w	r3, r3, #12
 8004952:	687a      	ldr	r2, [r7, #4]
 8004954:	6812      	ldr	r2, [r2, #0]
 8004956:	68f9      	ldr	r1, [r7, #12]
 8004958:	430b      	orrs	r3, r1
 800495a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	695b      	ldr	r3, [r3, #20]
 8004962:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	699a      	ldr	r2, [r3, #24]
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	430a      	orrs	r2, r1
 8004970:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	4a6f      	ldr	r2, [pc, #444]	; (8004b34 <UART_SetConfig+0x228>)
 8004978:	4293      	cmp	r3, r2
 800497a:	d16b      	bne.n	8004a54 <UART_SetConfig+0x148>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800497c:	f7ff fbd2 	bl	8004124 <HAL_RCC_GetPCLK2Freq>
 8004980:	4602      	mov	r2, r0
 8004982:	4613      	mov	r3, r2
 8004984:	009b      	lsls	r3, r3, #2
 8004986:	4413      	add	r3, r2
 8004988:	009a      	lsls	r2, r3, #2
 800498a:	441a      	add	r2, r3
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	685b      	ldr	r3, [r3, #4]
 8004990:	009b      	lsls	r3, r3, #2
 8004992:	fbb2 f3f3 	udiv	r3, r2, r3
 8004996:	4a68      	ldr	r2, [pc, #416]	; (8004b38 <UART_SetConfig+0x22c>)
 8004998:	fba2 2303 	umull	r2, r3, r2, r3
 800499c:	095b      	lsrs	r3, r3, #5
 800499e:	011c      	lsls	r4, r3, #4
 80049a0:	f7ff fbc0 	bl	8004124 <HAL_RCC_GetPCLK2Freq>
 80049a4:	4602      	mov	r2, r0
 80049a6:	4613      	mov	r3, r2
 80049a8:	009b      	lsls	r3, r3, #2
 80049aa:	4413      	add	r3, r2
 80049ac:	009a      	lsls	r2, r3, #2
 80049ae:	441a      	add	r2, r3
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	685b      	ldr	r3, [r3, #4]
 80049b4:	009b      	lsls	r3, r3, #2
 80049b6:	fbb2 f5f3 	udiv	r5, r2, r3
 80049ba:	f7ff fbb3 	bl	8004124 <HAL_RCC_GetPCLK2Freq>
 80049be:	4602      	mov	r2, r0
 80049c0:	4613      	mov	r3, r2
 80049c2:	009b      	lsls	r3, r3, #2
 80049c4:	4413      	add	r3, r2
 80049c6:	009a      	lsls	r2, r3, #2
 80049c8:	441a      	add	r2, r3
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	685b      	ldr	r3, [r3, #4]
 80049ce:	009b      	lsls	r3, r3, #2
 80049d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80049d4:	4a58      	ldr	r2, [pc, #352]	; (8004b38 <UART_SetConfig+0x22c>)
 80049d6:	fba2 2303 	umull	r2, r3, r2, r3
 80049da:	095b      	lsrs	r3, r3, #5
 80049dc:	2264      	movs	r2, #100	; 0x64
 80049de:	fb02 f303 	mul.w	r3, r2, r3
 80049e2:	1aeb      	subs	r3, r5, r3
 80049e4:	011b      	lsls	r3, r3, #4
 80049e6:	3332      	adds	r3, #50	; 0x32
 80049e8:	4a53      	ldr	r2, [pc, #332]	; (8004b38 <UART_SetConfig+0x22c>)
 80049ea:	fba2 2303 	umull	r2, r3, r2, r3
 80049ee:	095b      	lsrs	r3, r3, #5
 80049f0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80049f4:	441c      	add	r4, r3
 80049f6:	f7ff fb95 	bl	8004124 <HAL_RCC_GetPCLK2Freq>
 80049fa:	4602      	mov	r2, r0
 80049fc:	4613      	mov	r3, r2
 80049fe:	009b      	lsls	r3, r3, #2
 8004a00:	4413      	add	r3, r2
 8004a02:	009a      	lsls	r2, r3, #2
 8004a04:	441a      	add	r2, r3
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	685b      	ldr	r3, [r3, #4]
 8004a0a:	009b      	lsls	r3, r3, #2
 8004a0c:	fbb2 f5f3 	udiv	r5, r2, r3
 8004a10:	f7ff fb88 	bl	8004124 <HAL_RCC_GetPCLK2Freq>
 8004a14:	4602      	mov	r2, r0
 8004a16:	4613      	mov	r3, r2
 8004a18:	009b      	lsls	r3, r3, #2
 8004a1a:	4413      	add	r3, r2
 8004a1c:	009a      	lsls	r2, r3, #2
 8004a1e:	441a      	add	r2, r3
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	685b      	ldr	r3, [r3, #4]
 8004a24:	009b      	lsls	r3, r3, #2
 8004a26:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a2a:	4a43      	ldr	r2, [pc, #268]	; (8004b38 <UART_SetConfig+0x22c>)
 8004a2c:	fba2 2303 	umull	r2, r3, r2, r3
 8004a30:	095b      	lsrs	r3, r3, #5
 8004a32:	2264      	movs	r2, #100	; 0x64
 8004a34:	fb02 f303 	mul.w	r3, r2, r3
 8004a38:	1aeb      	subs	r3, r5, r3
 8004a3a:	011b      	lsls	r3, r3, #4
 8004a3c:	3332      	adds	r3, #50	; 0x32
 8004a3e:	4a3e      	ldr	r2, [pc, #248]	; (8004b38 <UART_SetConfig+0x22c>)
 8004a40:	fba2 2303 	umull	r2, r3, r2, r3
 8004a44:	095b      	lsrs	r3, r3, #5
 8004a46:	f003 020f 	and.w	r2, r3, #15
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	4422      	add	r2, r4
 8004a50:	609a      	str	r2, [r3, #8]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8004a52:	e06a      	b.n	8004b2a <UART_SetConfig+0x21e>
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8004a54:	f7ff fb52 	bl	80040fc <HAL_RCC_GetPCLK1Freq>
 8004a58:	4602      	mov	r2, r0
 8004a5a:	4613      	mov	r3, r2
 8004a5c:	009b      	lsls	r3, r3, #2
 8004a5e:	4413      	add	r3, r2
 8004a60:	009a      	lsls	r2, r3, #2
 8004a62:	441a      	add	r2, r3
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	685b      	ldr	r3, [r3, #4]
 8004a68:	009b      	lsls	r3, r3, #2
 8004a6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a6e:	4a32      	ldr	r2, [pc, #200]	; (8004b38 <UART_SetConfig+0x22c>)
 8004a70:	fba2 2303 	umull	r2, r3, r2, r3
 8004a74:	095b      	lsrs	r3, r3, #5
 8004a76:	011c      	lsls	r4, r3, #4
 8004a78:	f7ff fb40 	bl	80040fc <HAL_RCC_GetPCLK1Freq>
 8004a7c:	4602      	mov	r2, r0
 8004a7e:	4613      	mov	r3, r2
 8004a80:	009b      	lsls	r3, r3, #2
 8004a82:	4413      	add	r3, r2
 8004a84:	009a      	lsls	r2, r3, #2
 8004a86:	441a      	add	r2, r3
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	685b      	ldr	r3, [r3, #4]
 8004a8c:	009b      	lsls	r3, r3, #2
 8004a8e:	fbb2 f5f3 	udiv	r5, r2, r3
 8004a92:	f7ff fb33 	bl	80040fc <HAL_RCC_GetPCLK1Freq>
 8004a96:	4602      	mov	r2, r0
 8004a98:	4613      	mov	r3, r2
 8004a9a:	009b      	lsls	r3, r3, #2
 8004a9c:	4413      	add	r3, r2
 8004a9e:	009a      	lsls	r2, r3, #2
 8004aa0:	441a      	add	r2, r3
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	685b      	ldr	r3, [r3, #4]
 8004aa6:	009b      	lsls	r3, r3, #2
 8004aa8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004aac:	4a22      	ldr	r2, [pc, #136]	; (8004b38 <UART_SetConfig+0x22c>)
 8004aae:	fba2 2303 	umull	r2, r3, r2, r3
 8004ab2:	095b      	lsrs	r3, r3, #5
 8004ab4:	2264      	movs	r2, #100	; 0x64
 8004ab6:	fb02 f303 	mul.w	r3, r2, r3
 8004aba:	1aeb      	subs	r3, r5, r3
 8004abc:	011b      	lsls	r3, r3, #4
 8004abe:	3332      	adds	r3, #50	; 0x32
 8004ac0:	4a1d      	ldr	r2, [pc, #116]	; (8004b38 <UART_SetConfig+0x22c>)
 8004ac2:	fba2 2303 	umull	r2, r3, r2, r3
 8004ac6:	095b      	lsrs	r3, r3, #5
 8004ac8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004acc:	441c      	add	r4, r3
 8004ace:	f7ff fb15 	bl	80040fc <HAL_RCC_GetPCLK1Freq>
 8004ad2:	4602      	mov	r2, r0
 8004ad4:	4613      	mov	r3, r2
 8004ad6:	009b      	lsls	r3, r3, #2
 8004ad8:	4413      	add	r3, r2
 8004ada:	009a      	lsls	r2, r3, #2
 8004adc:	441a      	add	r2, r3
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	685b      	ldr	r3, [r3, #4]
 8004ae2:	009b      	lsls	r3, r3, #2
 8004ae4:	fbb2 f5f3 	udiv	r5, r2, r3
 8004ae8:	f7ff fb08 	bl	80040fc <HAL_RCC_GetPCLK1Freq>
 8004aec:	4602      	mov	r2, r0
 8004aee:	4613      	mov	r3, r2
 8004af0:	009b      	lsls	r3, r3, #2
 8004af2:	4413      	add	r3, r2
 8004af4:	009a      	lsls	r2, r3, #2
 8004af6:	441a      	add	r2, r3
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	685b      	ldr	r3, [r3, #4]
 8004afc:	009b      	lsls	r3, r3, #2
 8004afe:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b02:	4a0d      	ldr	r2, [pc, #52]	; (8004b38 <UART_SetConfig+0x22c>)
 8004b04:	fba2 2303 	umull	r2, r3, r2, r3
 8004b08:	095b      	lsrs	r3, r3, #5
 8004b0a:	2264      	movs	r2, #100	; 0x64
 8004b0c:	fb02 f303 	mul.w	r3, r2, r3
 8004b10:	1aeb      	subs	r3, r5, r3
 8004b12:	011b      	lsls	r3, r3, #4
 8004b14:	3332      	adds	r3, #50	; 0x32
 8004b16:	4a08      	ldr	r2, [pc, #32]	; (8004b38 <UART_SetConfig+0x22c>)
 8004b18:	fba2 2303 	umull	r2, r3, r2, r3
 8004b1c:	095b      	lsrs	r3, r3, #5
 8004b1e:	f003 020f 	and.w	r2, r3, #15
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	4422      	add	r2, r4
 8004b28:	609a      	str	r2, [r3, #8]
}
 8004b2a:	bf00      	nop
 8004b2c:	3710      	adds	r7, #16
 8004b2e:	46bd      	mov	sp, r7
 8004b30:	bdb0      	pop	{r4, r5, r7, pc}
 8004b32:	bf00      	nop
 8004b34:	40013800 	.word	0x40013800
 8004b38:	51eb851f 	.word	0x51eb851f

08004b3c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8004b3c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8004b3e:	e003      	b.n	8004b48 <LoopCopyDataInit>

08004b40 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8004b40:	4b12      	ldr	r3, [pc, #72]	; (8004b8c <LoopPaintStack+0x20>)
  ldr r3, [r3, r1]
 8004b42:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8004b44:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8004b46:	3104      	adds	r1, #4

08004b48 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8004b48:	4811      	ldr	r0, [pc, #68]	; (8004b90 <LoopPaintStack+0x24>)
  ldr r3, =_edata
 8004b4a:	4b12      	ldr	r3, [pc, #72]	; (8004b94 <LoopPaintStack+0x28>)
  adds r2, r0, r1
 8004b4c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8004b4e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8004b50:	d3f6      	bcc.n	8004b40 <CopyDataInit>
  ldr r2, =_sbss
 8004b52:	4a11      	ldr	r2, [pc, #68]	; (8004b98 <LoopPaintStack+0x2c>)
  b LoopFillZerobss
 8004b54:	e002      	b.n	8004b5c <LoopFillZerobss>

08004b56 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8004b56:	2300      	movs	r3, #0
  str r3, [r2], #4
 8004b58:	f842 3b04 	str.w	r3, [r2], #4

08004b5c <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8004b5c:	4b0f      	ldr	r3, [pc, #60]	; (8004b9c <LoopPaintStack+0x30>)
  cmp r2, r3
 8004b5e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8004b60:	d3f9      	bcc.n	8004b56 <FillZerobss>

  ldr r3, =0x55555555
 8004b62:	f04f 3355 	mov.w	r3, #1431655765	; 0x55555555
  sub ip, sp, #4
 8004b66:	f1ad 0c04 	sub.w	ip, sp, #4
  ldr r2, = _ebss
 8004b6a:	4a0c      	ldr	r2, [pc, #48]	; (8004b9c <LoopPaintStack+0x30>)

08004b6c <LoopPaintStack>:
LoopPaintStack:
	str r3, [ip], #-4
 8004b6c:	f84c 3904 	str.w	r3, [ip], #-4
	cmp ip, r2
 8004b70:	4594      	cmp	ip, r2
	bne LoopPaintStack
 8004b72:	d1fb      	bne.n	8004b6c <LoopPaintStack>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8004b74:	f7fe f950 	bl	8002e18 <SystemInit>
    bl  SystemCoreClockUpdate
 8004b78:	f7fe f982 	bl	8002e80 <SystemCoreClockUpdate>
    bl  SYS_NVIC_PriorityGrouping
 8004b7c:	f7fc ff7a 	bl	8001a74 <SYS_NVIC_PriorityGrouping>
/* Call static constructors */
    bl __libc_init_array
 8004b80:	f000 f826 	bl	8004bd0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8004b84:	f000 f80d 	bl	8004ba2 <main>
  b Infinite_Loop
 8004b88:	f000 b80a 	b.w	8004ba0 <Default_Handler>
  ldr r3, =_sidata
 8004b8c:	0800b7a0 	.word	0x0800b7a0
  ldr r0, =_sdata
 8004b90:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8004b94:	200009d8 	.word	0x200009d8
  ldr r2, =_sbss
 8004b98:	200009d8 	.word	0x200009d8
  ldr r3, = _ebss
 8004b9c:	20000fdc 	.word	0x20000fdc

08004ba0 <Default_Handler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004ba0:	e7fe      	b.n	8004ba0 <Default_Handler>

08004ba2 <main>:
			break;
	}
};

int main(void)
{
 8004ba2:	b580      	push	{r7, lr}
 8004ba4:	af00      	add	r7, sp, #0
	//Initialisation de la couche logicielle HAL (Hardware Abstraction Layer)
	//Cette ligne doit rester la premi�re �tape de la fonction main().
	HAL_Init();
 8004ba6:	f7fe fa29 	bl	8002ffc <HAL_Init>

	//Initialisation de l'UART2 � la vitesse de 115200 bauds/secondes (92kbits/s) PA2 : Tx  | PA3 : Rx.
		//Attention, les pins PA2 et PA3 ne sont pas reli�es jusqu'au connecteur de la Nucleo.
		//Ces broches sont redirig�es vers la sonde de d�bogage, la liaison UART �tant ensuite encapsul�e sur l'USB vers le PC de d�veloppement.
	UART_init(UART2_ID,115200);
 8004baa:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 8004bae:	2001      	movs	r0, #1
 8004bb0:	f7fd fc80 	bl	80024b4 <UART_init>

	//"Indique que les printf sortent vers le p�riph�rique UART2."
	SYS_set_std_usart(UART2_ID, UART2_ID, UART2_ID);
 8004bb4:	2201      	movs	r2, #1
 8004bb6:	2101      	movs	r1, #1
 8004bb8:	2001      	movs	r0, #1
 8004bba:	f7fd f81b 	bl	8001bf4 <SYS_set_std_usart>
	// calcul de la distance
	// check_distance_from(distance);

	while (1)
	{
		HCSR04_demo_state_machine();
 8004bbe:	f7fc f92f 	bl	8000e20 <HCSR04_demo_state_machine>
	{
 8004bc2:	e7fc      	b.n	8004bbe <main+0x1c>

08004bc4 <__errno>:
 8004bc4:	4b01      	ldr	r3, [pc, #4]	; (8004bcc <__errno+0x8>)
 8004bc6:	6818      	ldr	r0, [r3, #0]
 8004bc8:	4770      	bx	lr
 8004bca:	bf00      	nop
 8004bcc:	2000002c 	.word	0x2000002c

08004bd0 <__libc_init_array>:
 8004bd0:	b570      	push	{r4, r5, r6, lr}
 8004bd2:	2600      	movs	r6, #0
 8004bd4:	4d0c      	ldr	r5, [pc, #48]	; (8004c08 <__libc_init_array+0x38>)
 8004bd6:	4c0d      	ldr	r4, [pc, #52]	; (8004c0c <__libc_init_array+0x3c>)
 8004bd8:	1b64      	subs	r4, r4, r5
 8004bda:	10a4      	asrs	r4, r4, #2
 8004bdc:	42a6      	cmp	r6, r4
 8004bde:	d109      	bne.n	8004bf4 <__libc_init_array+0x24>
 8004be0:	f006 f94a 	bl	800ae78 <_init>
 8004be4:	2600      	movs	r6, #0
 8004be6:	4d0a      	ldr	r5, [pc, #40]	; (8004c10 <__libc_init_array+0x40>)
 8004be8:	4c0a      	ldr	r4, [pc, #40]	; (8004c14 <__libc_init_array+0x44>)
 8004bea:	1b64      	subs	r4, r4, r5
 8004bec:	10a4      	asrs	r4, r4, #2
 8004bee:	42a6      	cmp	r6, r4
 8004bf0:	d105      	bne.n	8004bfe <__libc_init_array+0x2e>
 8004bf2:	bd70      	pop	{r4, r5, r6, pc}
 8004bf4:	f855 3b04 	ldr.w	r3, [r5], #4
 8004bf8:	4798      	blx	r3
 8004bfa:	3601      	adds	r6, #1
 8004bfc:	e7ee      	b.n	8004bdc <__libc_init_array+0xc>
 8004bfe:	f855 3b04 	ldr.w	r3, [r5], #4
 8004c02:	4798      	blx	r3
 8004c04:	3601      	adds	r6, #1
 8004c06:	e7f2      	b.n	8004bee <__libc_init_array+0x1e>
 8004c08:	0800b794 	.word	0x0800b794
 8004c0c:	0800b794 	.word	0x0800b794
 8004c10:	0800b794 	.word	0x0800b794
 8004c14:	0800b79c 	.word	0x0800b79c

08004c18 <malloc>:
 8004c18:	4b02      	ldr	r3, [pc, #8]	; (8004c24 <malloc+0xc>)
 8004c1a:	4601      	mov	r1, r0
 8004c1c:	6818      	ldr	r0, [r3, #0]
 8004c1e:	f000 b803 	b.w	8004c28 <_malloc_r>
 8004c22:	bf00      	nop
 8004c24:	2000002c 	.word	0x2000002c

08004c28 <_malloc_r>:
 8004c28:	f101 030b 	add.w	r3, r1, #11
 8004c2c:	2b16      	cmp	r3, #22
 8004c2e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c32:	4605      	mov	r5, r0
 8004c34:	d906      	bls.n	8004c44 <_malloc_r+0x1c>
 8004c36:	f033 0707 	bics.w	r7, r3, #7
 8004c3a:	d504      	bpl.n	8004c46 <_malloc_r+0x1e>
 8004c3c:	230c      	movs	r3, #12
 8004c3e:	602b      	str	r3, [r5, #0]
 8004c40:	2400      	movs	r4, #0
 8004c42:	e1ae      	b.n	8004fa2 <_malloc_r+0x37a>
 8004c44:	2710      	movs	r7, #16
 8004c46:	42b9      	cmp	r1, r7
 8004c48:	d8f8      	bhi.n	8004c3c <_malloc_r+0x14>
 8004c4a:	4628      	mov	r0, r5
 8004c4c:	f000 fa36 	bl	80050bc <__malloc_lock>
 8004c50:	f5b7 7ffc 	cmp.w	r7, #504	; 0x1f8
 8004c54:	4ec3      	ldr	r6, [pc, #780]	; (8004f64 <_malloc_r+0x33c>)
 8004c56:	d238      	bcs.n	8004cca <_malloc_r+0xa2>
 8004c58:	f107 0208 	add.w	r2, r7, #8
 8004c5c:	4432      	add	r2, r6
 8004c5e:	6854      	ldr	r4, [r2, #4]
 8004c60:	f1a2 0108 	sub.w	r1, r2, #8
 8004c64:	428c      	cmp	r4, r1
 8004c66:	ea4f 03d7 	mov.w	r3, r7, lsr #3
 8004c6a:	d102      	bne.n	8004c72 <_malloc_r+0x4a>
 8004c6c:	68d4      	ldr	r4, [r2, #12]
 8004c6e:	42a2      	cmp	r2, r4
 8004c70:	d010      	beq.n	8004c94 <_malloc_r+0x6c>
 8004c72:	6863      	ldr	r3, [r4, #4]
 8004c74:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 8004c78:	f023 0303 	bic.w	r3, r3, #3
 8004c7c:	60ca      	str	r2, [r1, #12]
 8004c7e:	4423      	add	r3, r4
 8004c80:	6091      	str	r1, [r2, #8]
 8004c82:	685a      	ldr	r2, [r3, #4]
 8004c84:	f042 0201 	orr.w	r2, r2, #1
 8004c88:	605a      	str	r2, [r3, #4]
 8004c8a:	4628      	mov	r0, r5
 8004c8c:	f000 fa1c 	bl	80050c8 <__malloc_unlock>
 8004c90:	3408      	adds	r4, #8
 8004c92:	e186      	b.n	8004fa2 <_malloc_r+0x37a>
 8004c94:	3302      	adds	r3, #2
 8004c96:	4ab4      	ldr	r2, [pc, #720]	; (8004f68 <_malloc_r+0x340>)
 8004c98:	6934      	ldr	r4, [r6, #16]
 8004c9a:	4611      	mov	r1, r2
 8004c9c:	4294      	cmp	r4, r2
 8004c9e:	d077      	beq.n	8004d90 <_malloc_r+0x168>
 8004ca0:	6860      	ldr	r0, [r4, #4]
 8004ca2:	f020 0c03 	bic.w	ip, r0, #3
 8004ca6:	ebac 0007 	sub.w	r0, ip, r7
 8004caa:	280f      	cmp	r0, #15
 8004cac:	dd48      	ble.n	8004d40 <_malloc_r+0x118>
 8004cae:	19e1      	adds	r1, r4, r7
 8004cb0:	f040 0301 	orr.w	r3, r0, #1
 8004cb4:	f047 0701 	orr.w	r7, r7, #1
 8004cb8:	6067      	str	r7, [r4, #4]
 8004cba:	e9c6 1104 	strd	r1, r1, [r6, #16]
 8004cbe:	e9c1 2202 	strd	r2, r2, [r1, #8]
 8004cc2:	604b      	str	r3, [r1, #4]
 8004cc4:	f844 000c 	str.w	r0, [r4, ip]
 8004cc8:	e7df      	b.n	8004c8a <_malloc_r+0x62>
 8004cca:	0a7b      	lsrs	r3, r7, #9
 8004ccc:	d02a      	beq.n	8004d24 <_malloc_r+0xfc>
 8004cce:	2b04      	cmp	r3, #4
 8004cd0:	d812      	bhi.n	8004cf8 <_malloc_r+0xd0>
 8004cd2:	09bb      	lsrs	r3, r7, #6
 8004cd4:	3338      	adds	r3, #56	; 0x38
 8004cd6:	1c5a      	adds	r2, r3, #1
 8004cd8:	eb06 02c2 	add.w	r2, r6, r2, lsl #3
 8004cdc:	6854      	ldr	r4, [r2, #4]
 8004cde:	f1a2 0c08 	sub.w	ip, r2, #8
 8004ce2:	4564      	cmp	r4, ip
 8004ce4:	d006      	beq.n	8004cf4 <_malloc_r+0xcc>
 8004ce6:	6862      	ldr	r2, [r4, #4]
 8004ce8:	f022 0203 	bic.w	r2, r2, #3
 8004cec:	1bd0      	subs	r0, r2, r7
 8004cee:	280f      	cmp	r0, #15
 8004cf0:	dd1c      	ble.n	8004d2c <_malloc_r+0x104>
 8004cf2:	3b01      	subs	r3, #1
 8004cf4:	3301      	adds	r3, #1
 8004cf6:	e7ce      	b.n	8004c96 <_malloc_r+0x6e>
 8004cf8:	2b14      	cmp	r3, #20
 8004cfa:	d801      	bhi.n	8004d00 <_malloc_r+0xd8>
 8004cfc:	335b      	adds	r3, #91	; 0x5b
 8004cfe:	e7ea      	b.n	8004cd6 <_malloc_r+0xae>
 8004d00:	2b54      	cmp	r3, #84	; 0x54
 8004d02:	d802      	bhi.n	8004d0a <_malloc_r+0xe2>
 8004d04:	0b3b      	lsrs	r3, r7, #12
 8004d06:	336e      	adds	r3, #110	; 0x6e
 8004d08:	e7e5      	b.n	8004cd6 <_malloc_r+0xae>
 8004d0a:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8004d0e:	d802      	bhi.n	8004d16 <_malloc_r+0xee>
 8004d10:	0bfb      	lsrs	r3, r7, #15
 8004d12:	3377      	adds	r3, #119	; 0x77
 8004d14:	e7df      	b.n	8004cd6 <_malloc_r+0xae>
 8004d16:	f240 5254 	movw	r2, #1364	; 0x554
 8004d1a:	4293      	cmp	r3, r2
 8004d1c:	d804      	bhi.n	8004d28 <_malloc_r+0x100>
 8004d1e:	0cbb      	lsrs	r3, r7, #18
 8004d20:	337c      	adds	r3, #124	; 0x7c
 8004d22:	e7d8      	b.n	8004cd6 <_malloc_r+0xae>
 8004d24:	233f      	movs	r3, #63	; 0x3f
 8004d26:	e7d6      	b.n	8004cd6 <_malloc_r+0xae>
 8004d28:	237e      	movs	r3, #126	; 0x7e
 8004d2a:	e7d4      	b.n	8004cd6 <_malloc_r+0xae>
 8004d2c:	2800      	cmp	r0, #0
 8004d2e:	68e1      	ldr	r1, [r4, #12]
 8004d30:	db04      	blt.n	8004d3c <_malloc_r+0x114>
 8004d32:	68a3      	ldr	r3, [r4, #8]
 8004d34:	60d9      	str	r1, [r3, #12]
 8004d36:	608b      	str	r3, [r1, #8]
 8004d38:	18a3      	adds	r3, r4, r2
 8004d3a:	e7a2      	b.n	8004c82 <_malloc_r+0x5a>
 8004d3c:	460c      	mov	r4, r1
 8004d3e:	e7d0      	b.n	8004ce2 <_malloc_r+0xba>
 8004d40:	2800      	cmp	r0, #0
 8004d42:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8004d46:	db07      	blt.n	8004d58 <_malloc_r+0x130>
 8004d48:	44a4      	add	ip, r4
 8004d4a:	f8dc 3004 	ldr.w	r3, [ip, #4]
 8004d4e:	f043 0301 	orr.w	r3, r3, #1
 8004d52:	f8cc 3004 	str.w	r3, [ip, #4]
 8004d56:	e798      	b.n	8004c8a <_malloc_r+0x62>
 8004d58:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
 8004d5c:	6870      	ldr	r0, [r6, #4]
 8004d5e:	f080 809e 	bcs.w	8004e9e <_malloc_r+0x276>
 8004d62:	ea4f 02dc 	mov.w	r2, ip, lsr #3
 8004d66:	ea4f 1e5c 	mov.w	lr, ip, lsr #5
 8004d6a:	f04f 0c01 	mov.w	ip, #1
 8004d6e:	fa0c fc0e 	lsl.w	ip, ip, lr
 8004d72:	ea4c 0000 	orr.w	r0, ip, r0
 8004d76:	3201      	adds	r2, #1
 8004d78:	f856 c032 	ldr.w	ip, [r6, r2, lsl #3]
 8004d7c:	6070      	str	r0, [r6, #4]
 8004d7e:	eb06 00c2 	add.w	r0, r6, r2, lsl #3
 8004d82:	3808      	subs	r0, #8
 8004d84:	e9c4 c002 	strd	ip, r0, [r4, #8]
 8004d88:	f846 4032 	str.w	r4, [r6, r2, lsl #3]
 8004d8c:	f8cc 400c 	str.w	r4, [ip, #12]
 8004d90:	2001      	movs	r0, #1
 8004d92:	109a      	asrs	r2, r3, #2
 8004d94:	fa00 f202 	lsl.w	r2, r0, r2
 8004d98:	6870      	ldr	r0, [r6, #4]
 8004d9a:	4290      	cmp	r0, r2
 8004d9c:	d326      	bcc.n	8004dec <_malloc_r+0x1c4>
 8004d9e:	4210      	tst	r0, r2
 8004da0:	d106      	bne.n	8004db0 <_malloc_r+0x188>
 8004da2:	f023 0303 	bic.w	r3, r3, #3
 8004da6:	0052      	lsls	r2, r2, #1
 8004da8:	4210      	tst	r0, r2
 8004daa:	f103 0304 	add.w	r3, r3, #4
 8004dae:	d0fa      	beq.n	8004da6 <_malloc_r+0x17e>
 8004db0:	eb06 08c3 	add.w	r8, r6, r3, lsl #3
 8004db4:	46c1      	mov	r9, r8
 8004db6:	469e      	mov	lr, r3
 8004db8:	f8d9 400c 	ldr.w	r4, [r9, #12]
 8004dbc:	454c      	cmp	r4, r9
 8004dbe:	f040 80b3 	bne.w	8004f28 <_malloc_r+0x300>
 8004dc2:	f10e 0e01 	add.w	lr, lr, #1
 8004dc6:	f01e 0f03 	tst.w	lr, #3
 8004dca:	f109 0908 	add.w	r9, r9, #8
 8004dce:	d1f3      	bne.n	8004db8 <_malloc_r+0x190>
 8004dd0:	0798      	lsls	r0, r3, #30
 8004dd2:	f040 80ec 	bne.w	8004fae <_malloc_r+0x386>
 8004dd6:	6873      	ldr	r3, [r6, #4]
 8004dd8:	ea23 0302 	bic.w	r3, r3, r2
 8004ddc:	6073      	str	r3, [r6, #4]
 8004dde:	6870      	ldr	r0, [r6, #4]
 8004de0:	0052      	lsls	r2, r2, #1
 8004de2:	4290      	cmp	r0, r2
 8004de4:	d302      	bcc.n	8004dec <_malloc_r+0x1c4>
 8004de6:	2a00      	cmp	r2, #0
 8004de8:	f040 80ed 	bne.w	8004fc6 <_malloc_r+0x39e>
 8004dec:	f8d6 b008 	ldr.w	fp, [r6, #8]
 8004df0:	f8db 1004 	ldr.w	r1, [fp, #4]
 8004df4:	f021 0903 	bic.w	r9, r1, #3
 8004df8:	45b9      	cmp	r9, r7
 8004dfa:	d304      	bcc.n	8004e06 <_malloc_r+0x1de>
 8004dfc:	eba9 0207 	sub.w	r2, r9, r7
 8004e00:	2a0f      	cmp	r2, #15
 8004e02:	f300 8148 	bgt.w	8005096 <_malloc_r+0x46e>
 8004e06:	4a59      	ldr	r2, [pc, #356]	; (8004f6c <_malloc_r+0x344>)
 8004e08:	eb0b 0309 	add.w	r3, fp, r9
 8004e0c:	6811      	ldr	r1, [r2, #0]
 8004e0e:	2008      	movs	r0, #8
 8004e10:	3110      	adds	r1, #16
 8004e12:	4439      	add	r1, r7
 8004e14:	9301      	str	r3, [sp, #4]
 8004e16:	9100      	str	r1, [sp, #0]
 8004e18:	f001 fc4a 	bl	80066b0 <sysconf>
 8004e1c:	e9dd 1300 	ldrd	r1, r3, [sp]
 8004e20:	4680      	mov	r8, r0
 8004e22:	4a53      	ldr	r2, [pc, #332]	; (8004f70 <_malloc_r+0x348>)
 8004e24:	6810      	ldr	r0, [r2, #0]
 8004e26:	3001      	adds	r0, #1
 8004e28:	bf1f      	itttt	ne
 8004e2a:	f101 31ff 	addne.w	r1, r1, #4294967295	; 0xffffffff
 8004e2e:	4441      	addne	r1, r8
 8004e30:	f1c8 0000 	rsbne	r0, r8, #0
 8004e34:	4001      	andne	r1, r0
 8004e36:	4628      	mov	r0, r5
 8004e38:	e9cd 1300 	strd	r1, r3, [sp]
 8004e3c:	f7fc feb6 	bl	8001bac <_sbrk_r>
 8004e40:	1c42      	adds	r2, r0, #1
 8004e42:	4604      	mov	r4, r0
 8004e44:	f000 80fb 	beq.w	800503e <_malloc_r+0x416>
 8004e48:	9b01      	ldr	r3, [sp, #4]
 8004e4a:	9900      	ldr	r1, [sp, #0]
 8004e4c:	4283      	cmp	r3, r0
 8004e4e:	4a48      	ldr	r2, [pc, #288]	; (8004f70 <_malloc_r+0x348>)
 8004e50:	d902      	bls.n	8004e58 <_malloc_r+0x230>
 8004e52:	45b3      	cmp	fp, r6
 8004e54:	f040 80f3 	bne.w	800503e <_malloc_r+0x416>
 8004e58:	f8df a120 	ldr.w	sl, [pc, #288]	; 8004f7c <_malloc_r+0x354>
 8004e5c:	42a3      	cmp	r3, r4
 8004e5e:	f8da 0000 	ldr.w	r0, [sl]
 8004e62:	f108 3cff 	add.w	ip, r8, #4294967295	; 0xffffffff
 8004e66:	eb00 0e01 	add.w	lr, r0, r1
 8004e6a:	f8ca e000 	str.w	lr, [sl]
 8004e6e:	f040 80ac 	bne.w	8004fca <_malloc_r+0x3a2>
 8004e72:	ea13 0f0c 	tst.w	r3, ip
 8004e76:	f040 80a8 	bne.w	8004fca <_malloc_r+0x3a2>
 8004e7a:	68b3      	ldr	r3, [r6, #8]
 8004e7c:	4449      	add	r1, r9
 8004e7e:	f041 0101 	orr.w	r1, r1, #1
 8004e82:	6059      	str	r1, [r3, #4]
 8004e84:	4a3b      	ldr	r2, [pc, #236]	; (8004f74 <_malloc_r+0x34c>)
 8004e86:	f8da 3000 	ldr.w	r3, [sl]
 8004e8a:	6811      	ldr	r1, [r2, #0]
 8004e8c:	428b      	cmp	r3, r1
 8004e8e:	bf88      	it	hi
 8004e90:	6013      	strhi	r3, [r2, #0]
 8004e92:	4a39      	ldr	r2, [pc, #228]	; (8004f78 <_malloc_r+0x350>)
 8004e94:	6811      	ldr	r1, [r2, #0]
 8004e96:	428b      	cmp	r3, r1
 8004e98:	bf88      	it	hi
 8004e9a:	6013      	strhi	r3, [r2, #0]
 8004e9c:	e0cf      	b.n	800503e <_malloc_r+0x416>
 8004e9e:	f5bc 6f20 	cmp.w	ip, #2560	; 0xa00
 8004ea2:	ea4f 225c 	mov.w	r2, ip, lsr #9
 8004ea6:	d218      	bcs.n	8004eda <_malloc_r+0x2b2>
 8004ea8:	ea4f 129c 	mov.w	r2, ip, lsr #6
 8004eac:	3238      	adds	r2, #56	; 0x38
 8004eae:	f102 0e01 	add.w	lr, r2, #1
 8004eb2:	f856 e03e 	ldr.w	lr, [r6, lr, lsl #3]
 8004eb6:	eb06 08c2 	add.w	r8, r6, r2, lsl #3
 8004eba:	45f0      	cmp	r8, lr
 8004ebc:	d12b      	bne.n	8004f16 <_malloc_r+0x2ee>
 8004ebe:	f04f 0c01 	mov.w	ip, #1
 8004ec2:	1092      	asrs	r2, r2, #2
 8004ec4:	fa0c f202 	lsl.w	r2, ip, r2
 8004ec8:	4310      	orrs	r0, r2
 8004eca:	6070      	str	r0, [r6, #4]
 8004ecc:	e9c4 e802 	strd	lr, r8, [r4, #8]
 8004ed0:	f8c8 4008 	str.w	r4, [r8, #8]
 8004ed4:	f8ce 400c 	str.w	r4, [lr, #12]
 8004ed8:	e75a      	b.n	8004d90 <_malloc_r+0x168>
 8004eda:	2a14      	cmp	r2, #20
 8004edc:	d801      	bhi.n	8004ee2 <_malloc_r+0x2ba>
 8004ede:	325b      	adds	r2, #91	; 0x5b
 8004ee0:	e7e5      	b.n	8004eae <_malloc_r+0x286>
 8004ee2:	2a54      	cmp	r2, #84	; 0x54
 8004ee4:	d803      	bhi.n	8004eee <_malloc_r+0x2c6>
 8004ee6:	ea4f 321c 	mov.w	r2, ip, lsr #12
 8004eea:	326e      	adds	r2, #110	; 0x6e
 8004eec:	e7df      	b.n	8004eae <_malloc_r+0x286>
 8004eee:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8004ef2:	d803      	bhi.n	8004efc <_malloc_r+0x2d4>
 8004ef4:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 8004ef8:	3277      	adds	r2, #119	; 0x77
 8004efa:	e7d8      	b.n	8004eae <_malloc_r+0x286>
 8004efc:	f240 5e54 	movw	lr, #1364	; 0x554
 8004f00:	4572      	cmp	r2, lr
 8004f02:	bf96      	itet	ls
 8004f04:	ea4f 429c 	movls.w	r2, ip, lsr #18
 8004f08:	227e      	movhi	r2, #126	; 0x7e
 8004f0a:	327c      	addls	r2, #124	; 0x7c
 8004f0c:	e7cf      	b.n	8004eae <_malloc_r+0x286>
 8004f0e:	f8de e008 	ldr.w	lr, [lr, #8]
 8004f12:	45f0      	cmp	r8, lr
 8004f14:	d005      	beq.n	8004f22 <_malloc_r+0x2fa>
 8004f16:	f8de 2004 	ldr.w	r2, [lr, #4]
 8004f1a:	f022 0203 	bic.w	r2, r2, #3
 8004f1e:	4562      	cmp	r2, ip
 8004f20:	d8f5      	bhi.n	8004f0e <_malloc_r+0x2e6>
 8004f22:	f8de 800c 	ldr.w	r8, [lr, #12]
 8004f26:	e7d1      	b.n	8004ecc <_malloc_r+0x2a4>
 8004f28:	6860      	ldr	r0, [r4, #4]
 8004f2a:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 8004f2e:	f020 0003 	bic.w	r0, r0, #3
 8004f32:	eba0 0a07 	sub.w	sl, r0, r7
 8004f36:	f1ba 0f0f 	cmp.w	sl, #15
 8004f3a:	dd21      	ble.n	8004f80 <_malloc_r+0x358>
 8004f3c:	68a3      	ldr	r3, [r4, #8]
 8004f3e:	19e2      	adds	r2, r4, r7
 8004f40:	f047 0701 	orr.w	r7, r7, #1
 8004f44:	6067      	str	r7, [r4, #4]
 8004f46:	f8c3 c00c 	str.w	ip, [r3, #12]
 8004f4a:	f8cc 3008 	str.w	r3, [ip, #8]
 8004f4e:	f04a 0301 	orr.w	r3, sl, #1
 8004f52:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8004f56:	e9c2 1102 	strd	r1, r1, [r2, #8]
 8004f5a:	6053      	str	r3, [r2, #4]
 8004f5c:	f844 a000 	str.w	sl, [r4, r0]
 8004f60:	e693      	b.n	8004c8a <_malloc_r+0x62>
 8004f62:	bf00      	nop
 8004f64:	20000458 	.word	0x20000458
 8004f68:	20000460 	.word	0x20000460
 8004f6c:	20000f24 	.word	0x20000f24
 8004f70:	20000860 	.word	0x20000860
 8004f74:	20000f1c 	.word	0x20000f1c
 8004f78:	20000f20 	.word	0x20000f20
 8004f7c:	20000ef4 	.word	0x20000ef4
 8004f80:	f1ba 0f00 	cmp.w	sl, #0
 8004f84:	db11      	blt.n	8004faa <_malloc_r+0x382>
 8004f86:	4420      	add	r0, r4
 8004f88:	6843      	ldr	r3, [r0, #4]
 8004f8a:	f043 0301 	orr.w	r3, r3, #1
 8004f8e:	6043      	str	r3, [r0, #4]
 8004f90:	f854 3f08 	ldr.w	r3, [r4, #8]!
 8004f94:	4628      	mov	r0, r5
 8004f96:	f8c3 c00c 	str.w	ip, [r3, #12]
 8004f9a:	f8cc 3008 	str.w	r3, [ip, #8]
 8004f9e:	f000 f893 	bl	80050c8 <__malloc_unlock>
 8004fa2:	4620      	mov	r0, r4
 8004fa4:	b003      	add	sp, #12
 8004fa6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004faa:	4664      	mov	r4, ip
 8004fac:	e706      	b.n	8004dbc <_malloc_r+0x194>
 8004fae:	f858 0908 	ldr.w	r0, [r8], #-8
 8004fb2:	3b01      	subs	r3, #1
 8004fb4:	4540      	cmp	r0, r8
 8004fb6:	f43f af0b 	beq.w	8004dd0 <_malloc_r+0x1a8>
 8004fba:	e710      	b.n	8004dde <_malloc_r+0x1b6>
 8004fbc:	3304      	adds	r3, #4
 8004fbe:	0052      	lsls	r2, r2, #1
 8004fc0:	4210      	tst	r0, r2
 8004fc2:	d0fb      	beq.n	8004fbc <_malloc_r+0x394>
 8004fc4:	e6f4      	b.n	8004db0 <_malloc_r+0x188>
 8004fc6:	4673      	mov	r3, lr
 8004fc8:	e7fa      	b.n	8004fc0 <_malloc_r+0x398>
 8004fca:	6810      	ldr	r0, [r2, #0]
 8004fcc:	3001      	adds	r0, #1
 8004fce:	bf1b      	ittet	ne
 8004fd0:	1ae3      	subne	r3, r4, r3
 8004fd2:	4473      	addne	r3, lr
 8004fd4:	6014      	streq	r4, [r2, #0]
 8004fd6:	f8ca 3000 	strne.w	r3, [sl]
 8004fda:	f014 0307 	ands.w	r3, r4, #7
 8004fde:	bf0e      	itee	eq
 8004fe0:	4618      	moveq	r0, r3
 8004fe2:	f1c3 0008 	rsbne	r0, r3, #8
 8004fe6:	1824      	addne	r4, r4, r0
 8004fe8:	1862      	adds	r2, r4, r1
 8004fea:	ea02 010c 	and.w	r1, r2, ip
 8004fee:	4480      	add	r8, r0
 8004ff0:	eba8 0801 	sub.w	r8, r8, r1
 8004ff4:	ea08 080c 	and.w	r8, r8, ip
 8004ff8:	4641      	mov	r1, r8
 8004ffa:	4628      	mov	r0, r5
 8004ffc:	9301      	str	r3, [sp, #4]
 8004ffe:	9200      	str	r2, [sp, #0]
 8005000:	f7fc fdd4 	bl	8001bac <_sbrk_r>
 8005004:	1c43      	adds	r3, r0, #1
 8005006:	e9dd 2300 	ldrd	r2, r3, [sp]
 800500a:	d105      	bne.n	8005018 <_malloc_r+0x3f0>
 800500c:	b32b      	cbz	r3, 800505a <_malloc_r+0x432>
 800500e:	f04f 0800 	mov.w	r8, #0
 8005012:	f1a3 0008 	sub.w	r0, r3, #8
 8005016:	4410      	add	r0, r2
 8005018:	f8da 2000 	ldr.w	r2, [sl]
 800501c:	1b00      	subs	r0, r0, r4
 800501e:	4440      	add	r0, r8
 8005020:	4442      	add	r2, r8
 8005022:	f040 0001 	orr.w	r0, r0, #1
 8005026:	45b3      	cmp	fp, r6
 8005028:	60b4      	str	r4, [r6, #8]
 800502a:	f8ca 2000 	str.w	r2, [sl]
 800502e:	6060      	str	r0, [r4, #4]
 8005030:	f43f af28 	beq.w	8004e84 <_malloc_r+0x25c>
 8005034:	f1b9 0f0f 	cmp.w	r9, #15
 8005038:	d812      	bhi.n	8005060 <_malloc_r+0x438>
 800503a:	2301      	movs	r3, #1
 800503c:	6063      	str	r3, [r4, #4]
 800503e:	68b3      	ldr	r3, [r6, #8]
 8005040:	685b      	ldr	r3, [r3, #4]
 8005042:	f023 0303 	bic.w	r3, r3, #3
 8005046:	42bb      	cmp	r3, r7
 8005048:	eba3 0207 	sub.w	r2, r3, r7
 800504c:	d301      	bcc.n	8005052 <_malloc_r+0x42a>
 800504e:	2a0f      	cmp	r2, #15
 8005050:	dc21      	bgt.n	8005096 <_malloc_r+0x46e>
 8005052:	4628      	mov	r0, r5
 8005054:	f000 f838 	bl	80050c8 <__malloc_unlock>
 8005058:	e5f2      	b.n	8004c40 <_malloc_r+0x18>
 800505a:	4610      	mov	r0, r2
 800505c:	4698      	mov	r8, r3
 800505e:	e7db      	b.n	8005018 <_malloc_r+0x3f0>
 8005060:	2205      	movs	r2, #5
 8005062:	f8db 3004 	ldr.w	r3, [fp, #4]
 8005066:	f1a9 090c 	sub.w	r9, r9, #12
 800506a:	f029 0907 	bic.w	r9, r9, #7
 800506e:	f003 0301 	and.w	r3, r3, #1
 8005072:	ea43 0309 	orr.w	r3, r3, r9
 8005076:	f8cb 3004 	str.w	r3, [fp, #4]
 800507a:	f1b9 0f0f 	cmp.w	r9, #15
 800507e:	eb0b 0309 	add.w	r3, fp, r9
 8005082:	e9c3 2201 	strd	r2, r2, [r3, #4]
 8005086:	f67f aefd 	bls.w	8004e84 <_malloc_r+0x25c>
 800508a:	4628      	mov	r0, r5
 800508c:	f10b 0108 	add.w	r1, fp, #8
 8005090:	f003 fdf6 	bl	8008c80 <_free_r>
 8005094:	e6f6      	b.n	8004e84 <_malloc_r+0x25c>
 8005096:	68b4      	ldr	r4, [r6, #8]
 8005098:	f047 0301 	orr.w	r3, r7, #1
 800509c:	f042 0201 	orr.w	r2, r2, #1
 80050a0:	4427      	add	r7, r4
 80050a2:	6063      	str	r3, [r4, #4]
 80050a4:	60b7      	str	r7, [r6, #8]
 80050a6:	607a      	str	r2, [r7, #4]
 80050a8:	e5ef      	b.n	8004c8a <_malloc_r+0x62>
 80050aa:	bf00      	nop

080050ac <memset>:
 80050ac:	4603      	mov	r3, r0
 80050ae:	4402      	add	r2, r0
 80050b0:	4293      	cmp	r3, r2
 80050b2:	d100      	bne.n	80050b6 <memset+0xa>
 80050b4:	4770      	bx	lr
 80050b6:	f803 1b01 	strb.w	r1, [r3], #1
 80050ba:	e7f9      	b.n	80050b0 <memset+0x4>

080050bc <__malloc_lock>:
 80050bc:	4801      	ldr	r0, [pc, #4]	; (80050c4 <__malloc_lock+0x8>)
 80050be:	f004 b80f 	b.w	80090e0 <__retarget_lock_acquire_recursive>
 80050c2:	bf00      	nop
 80050c4:	20000fd0 	.word	0x20000fd0

080050c8 <__malloc_unlock>:
 80050c8:	4801      	ldr	r0, [pc, #4]	; (80050d0 <__malloc_unlock+0x8>)
 80050ca:	f004 b80a 	b.w	80090e2 <__retarget_lock_release_recursive>
 80050ce:	bf00      	nop
 80050d0:	20000fd0 	.word	0x20000fd0

080050d4 <printf>:
 80050d4:	b40f      	push	{r0, r1, r2, r3}
 80050d6:	b507      	push	{r0, r1, r2, lr}
 80050d8:	4906      	ldr	r1, [pc, #24]	; (80050f4 <printf+0x20>)
 80050da:	ab04      	add	r3, sp, #16
 80050dc:	6808      	ldr	r0, [r1, #0]
 80050de:	f853 2b04 	ldr.w	r2, [r3], #4
 80050e2:	6881      	ldr	r1, [r0, #8]
 80050e4:	9301      	str	r3, [sp, #4]
 80050e6:	f001 faf1 	bl	80066cc <_vfprintf_r>
 80050ea:	b003      	add	sp, #12
 80050ec:	f85d eb04 	ldr.w	lr, [sp], #4
 80050f0:	b004      	add	sp, #16
 80050f2:	4770      	bx	lr
 80050f4:	2000002c 	.word	0x2000002c

080050f8 <_puts_r>:
 80050f8:	b530      	push	{r4, r5, lr}
 80050fa:	4605      	mov	r5, r0
 80050fc:	b089      	sub	sp, #36	; 0x24
 80050fe:	4608      	mov	r0, r1
 8005100:	460c      	mov	r4, r1
 8005102:	f7fb f825 	bl	8000150 <strlen>
 8005106:	4b1e      	ldr	r3, [pc, #120]	; (8005180 <_puts_r+0x88>)
 8005108:	e9cd 4004 	strd	r4, r0, [sp, #16]
 800510c:	9306      	str	r3, [sp, #24]
 800510e:	2301      	movs	r3, #1
 8005110:	4418      	add	r0, r3
 8005112:	9307      	str	r3, [sp, #28]
 8005114:	ab04      	add	r3, sp, #16
 8005116:	9301      	str	r3, [sp, #4]
 8005118:	2302      	movs	r3, #2
 800511a:	9302      	str	r3, [sp, #8]
 800511c:	6bab      	ldr	r3, [r5, #56]	; 0x38
 800511e:	68ac      	ldr	r4, [r5, #8]
 8005120:	9003      	str	r0, [sp, #12]
 8005122:	b913      	cbnz	r3, 800512a <_puts_r+0x32>
 8005124:	4628      	mov	r0, r5
 8005126:	f003 fd1b 	bl	8008b60 <__sinit>
 800512a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800512c:	07db      	lsls	r3, r3, #31
 800512e:	d405      	bmi.n	800513c <_puts_r+0x44>
 8005130:	89a3      	ldrh	r3, [r4, #12]
 8005132:	0598      	lsls	r0, r3, #22
 8005134:	d402      	bmi.n	800513c <_puts_r+0x44>
 8005136:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005138:	f003 ffd2 	bl	80090e0 <__retarget_lock_acquire_recursive>
 800513c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005140:	0499      	lsls	r1, r3, #18
 8005142:	d406      	bmi.n	8005152 <_puts_r+0x5a>
 8005144:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005148:	81a3      	strh	r3, [r4, #12]
 800514a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800514c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005150:	6663      	str	r3, [r4, #100]	; 0x64
 8005152:	4628      	mov	r0, r5
 8005154:	aa01      	add	r2, sp, #4
 8005156:	4621      	mov	r1, r4
 8005158:	f003 fe52 	bl	8008e00 <__sfvwrite_r>
 800515c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800515e:	2800      	cmp	r0, #0
 8005160:	bf14      	ite	ne
 8005162:	f04f 35ff 	movne.w	r5, #4294967295	; 0xffffffff
 8005166:	250a      	moveq	r5, #10
 8005168:	07da      	lsls	r2, r3, #31
 800516a:	d405      	bmi.n	8005178 <_puts_r+0x80>
 800516c:	89a3      	ldrh	r3, [r4, #12]
 800516e:	059b      	lsls	r3, r3, #22
 8005170:	d402      	bmi.n	8005178 <_puts_r+0x80>
 8005172:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005174:	f003 ffb5 	bl	80090e2 <__retarget_lock_release_recursive>
 8005178:	4628      	mov	r0, r5
 800517a:	b009      	add	sp, #36	; 0x24
 800517c:	bd30      	pop	{r4, r5, pc}
 800517e:	bf00      	nop
 8005180:	0800b67e 	.word	0x0800b67e

08005184 <puts>:
 8005184:	4b02      	ldr	r3, [pc, #8]	; (8005190 <puts+0xc>)
 8005186:	4601      	mov	r1, r0
 8005188:	6818      	ldr	r0, [r3, #0]
 800518a:	f7ff bfb5 	b.w	80050f8 <_puts_r>
 800518e:	bf00      	nop
 8005190:	2000002c 	.word	0x2000002c

08005194 <setvbuf>:
 8005194:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005198:	461d      	mov	r5, r3
 800519a:	4b59      	ldr	r3, [pc, #356]	; (8005300 <setvbuf+0x16c>)
 800519c:	4604      	mov	r4, r0
 800519e:	681f      	ldr	r7, [r3, #0]
 80051a0:	460e      	mov	r6, r1
 80051a2:	4690      	mov	r8, r2
 80051a4:	b127      	cbz	r7, 80051b0 <setvbuf+0x1c>
 80051a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80051a8:	b913      	cbnz	r3, 80051b0 <setvbuf+0x1c>
 80051aa:	4638      	mov	r0, r7
 80051ac:	f003 fcd8 	bl	8008b60 <__sinit>
 80051b0:	f1b8 0f02 	cmp.w	r8, #2
 80051b4:	d006      	beq.n	80051c4 <setvbuf+0x30>
 80051b6:	f1b8 0f01 	cmp.w	r8, #1
 80051ba:	f200 809b 	bhi.w	80052f4 <setvbuf+0x160>
 80051be:	2d00      	cmp	r5, #0
 80051c0:	f2c0 8098 	blt.w	80052f4 <setvbuf+0x160>
 80051c4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80051c6:	07db      	lsls	r3, r3, #31
 80051c8:	d405      	bmi.n	80051d6 <setvbuf+0x42>
 80051ca:	89a3      	ldrh	r3, [r4, #12]
 80051cc:	0598      	lsls	r0, r3, #22
 80051ce:	d402      	bmi.n	80051d6 <setvbuf+0x42>
 80051d0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80051d2:	f003 ff85 	bl	80090e0 <__retarget_lock_acquire_recursive>
 80051d6:	4621      	mov	r1, r4
 80051d8:	4638      	mov	r0, r7
 80051da:	f003 fc55 	bl	8008a88 <_fflush_r>
 80051de:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80051e0:	b141      	cbz	r1, 80051f4 <setvbuf+0x60>
 80051e2:	f104 0340 	add.w	r3, r4, #64	; 0x40
 80051e6:	4299      	cmp	r1, r3
 80051e8:	d002      	beq.n	80051f0 <setvbuf+0x5c>
 80051ea:	4638      	mov	r0, r7
 80051ec:	f003 fd48 	bl	8008c80 <_free_r>
 80051f0:	2300      	movs	r3, #0
 80051f2:	6323      	str	r3, [r4, #48]	; 0x30
 80051f4:	2300      	movs	r3, #0
 80051f6:	61a3      	str	r3, [r4, #24]
 80051f8:	6063      	str	r3, [r4, #4]
 80051fa:	89a3      	ldrh	r3, [r4, #12]
 80051fc:	0619      	lsls	r1, r3, #24
 80051fe:	d503      	bpl.n	8005208 <setvbuf+0x74>
 8005200:	4638      	mov	r0, r7
 8005202:	6921      	ldr	r1, [r4, #16]
 8005204:	f003 fd3c 	bl	8008c80 <_free_r>
 8005208:	89a3      	ldrh	r3, [r4, #12]
 800520a:	f1b8 0f02 	cmp.w	r8, #2
 800520e:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8005212:	f023 0303 	bic.w	r3, r3, #3
 8005216:	81a3      	strh	r3, [r4, #12]
 8005218:	d068      	beq.n	80052ec <setvbuf+0x158>
 800521a:	ab01      	add	r3, sp, #4
 800521c:	466a      	mov	r2, sp
 800521e:	4621      	mov	r1, r4
 8005220:	4638      	mov	r0, r7
 8005222:	f003 ff5f 	bl	80090e4 <__swhatbuf_r>
 8005226:	89a3      	ldrh	r3, [r4, #12]
 8005228:	4318      	orrs	r0, r3
 800522a:	81a0      	strh	r0, [r4, #12]
 800522c:	bb35      	cbnz	r5, 800527c <setvbuf+0xe8>
 800522e:	9d00      	ldr	r5, [sp, #0]
 8005230:	4628      	mov	r0, r5
 8005232:	f7ff fcf1 	bl	8004c18 <malloc>
 8005236:	4606      	mov	r6, r0
 8005238:	2800      	cmp	r0, #0
 800523a:	d152      	bne.n	80052e2 <setvbuf+0x14e>
 800523c:	f8dd 9000 	ldr.w	r9, [sp]
 8005240:	45a9      	cmp	r9, r5
 8005242:	d147      	bne.n	80052d4 <setvbuf+0x140>
 8005244:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8005248:	2200      	movs	r2, #0
 800524a:	60a2      	str	r2, [r4, #8]
 800524c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005250:	6022      	str	r2, [r4, #0]
 8005252:	6122      	str	r2, [r4, #16]
 8005254:	2201      	movs	r2, #1
 8005256:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800525a:	6162      	str	r2, [r4, #20]
 800525c:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800525e:	f043 0302 	orr.w	r3, r3, #2
 8005262:	07d2      	lsls	r2, r2, #31
 8005264:	81a3      	strh	r3, [r4, #12]
 8005266:	d405      	bmi.n	8005274 <setvbuf+0xe0>
 8005268:	f413 7f00 	tst.w	r3, #512	; 0x200
 800526c:	d102      	bne.n	8005274 <setvbuf+0xe0>
 800526e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005270:	f003 ff37 	bl	80090e2 <__retarget_lock_release_recursive>
 8005274:	4628      	mov	r0, r5
 8005276:	b003      	add	sp, #12
 8005278:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800527c:	2e00      	cmp	r6, #0
 800527e:	d0d7      	beq.n	8005230 <setvbuf+0x9c>
 8005280:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005282:	b913      	cbnz	r3, 800528a <setvbuf+0xf6>
 8005284:	4638      	mov	r0, r7
 8005286:	f003 fc6b 	bl	8008b60 <__sinit>
 800528a:	9b00      	ldr	r3, [sp, #0]
 800528c:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8005290:	42ab      	cmp	r3, r5
 8005292:	bf18      	it	ne
 8005294:	89a3      	ldrhne	r3, [r4, #12]
 8005296:	6026      	str	r6, [r4, #0]
 8005298:	bf1c      	itt	ne
 800529a:	f443 6300 	orrne.w	r3, r3, #2048	; 0x800
 800529e:	81a3      	strhne	r3, [r4, #12]
 80052a0:	f1b8 0f01 	cmp.w	r8, #1
 80052a4:	bf02      	ittt	eq
 80052a6:	89a3      	ldrheq	r3, [r4, #12]
 80052a8:	f043 0301 	orreq.w	r3, r3, #1
 80052ac:	81a3      	strheq	r3, [r4, #12]
 80052ae:	89a2      	ldrh	r2, [r4, #12]
 80052b0:	f012 0308 	ands.w	r3, r2, #8
 80052b4:	d01c      	beq.n	80052f0 <setvbuf+0x15c>
 80052b6:	07d3      	lsls	r3, r2, #31
 80052b8:	bf41      	itttt	mi
 80052ba:	2300      	movmi	r3, #0
 80052bc:	426d      	negmi	r5, r5
 80052be:	60a3      	strmi	r3, [r4, #8]
 80052c0:	61a5      	strmi	r5, [r4, #24]
 80052c2:	bf58      	it	pl
 80052c4:	60a5      	strpl	r5, [r4, #8]
 80052c6:	6e65      	ldr	r5, [r4, #100]	; 0x64
 80052c8:	f015 0501 	ands.w	r5, r5, #1
 80052cc:	d115      	bne.n	80052fa <setvbuf+0x166>
 80052ce:	f412 7f00 	tst.w	r2, #512	; 0x200
 80052d2:	e7cb      	b.n	800526c <setvbuf+0xd8>
 80052d4:	4648      	mov	r0, r9
 80052d6:	f7ff fc9f 	bl	8004c18 <malloc>
 80052da:	4606      	mov	r6, r0
 80052dc:	2800      	cmp	r0, #0
 80052de:	d0b1      	beq.n	8005244 <setvbuf+0xb0>
 80052e0:	464d      	mov	r5, r9
 80052e2:	89a3      	ldrh	r3, [r4, #12]
 80052e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80052e8:	81a3      	strh	r3, [r4, #12]
 80052ea:	e7c9      	b.n	8005280 <setvbuf+0xec>
 80052ec:	2500      	movs	r5, #0
 80052ee:	e7ab      	b.n	8005248 <setvbuf+0xb4>
 80052f0:	60a3      	str	r3, [r4, #8]
 80052f2:	e7e8      	b.n	80052c6 <setvbuf+0x132>
 80052f4:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 80052f8:	e7bc      	b.n	8005274 <setvbuf+0xe0>
 80052fa:	2500      	movs	r5, #0
 80052fc:	e7ba      	b.n	8005274 <setvbuf+0xe0>
 80052fe:	bf00      	nop
 8005300:	2000002c 	.word	0x2000002c

08005304 <_svfprintf_r>:
 8005304:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005308:	b0d3      	sub	sp, #332	; 0x14c
 800530a:	468b      	mov	fp, r1
 800530c:	9207      	str	r2, [sp, #28]
 800530e:	461e      	mov	r6, r3
 8005310:	4681      	mov	r9, r0
 8005312:	f003 fedf 	bl	80090d4 <_localeconv_r>
 8005316:	6803      	ldr	r3, [r0, #0]
 8005318:	4618      	mov	r0, r3
 800531a:	9318      	str	r3, [sp, #96]	; 0x60
 800531c:	f7fa ff18 	bl	8000150 <strlen>
 8005320:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8005324:	9012      	str	r0, [sp, #72]	; 0x48
 8005326:	061a      	lsls	r2, r3, #24
 8005328:	d518      	bpl.n	800535c <_svfprintf_r+0x58>
 800532a:	f8db 3010 	ldr.w	r3, [fp, #16]
 800532e:	b9ab      	cbnz	r3, 800535c <_svfprintf_r+0x58>
 8005330:	2140      	movs	r1, #64	; 0x40
 8005332:	4648      	mov	r0, r9
 8005334:	f7ff fc78 	bl	8004c28 <_malloc_r>
 8005338:	f8cb 0000 	str.w	r0, [fp]
 800533c:	f8cb 0010 	str.w	r0, [fp, #16]
 8005340:	b948      	cbnz	r0, 8005356 <_svfprintf_r+0x52>
 8005342:	230c      	movs	r3, #12
 8005344:	f8c9 3000 	str.w	r3, [r9]
 8005348:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800534c:	9313      	str	r3, [sp, #76]	; 0x4c
 800534e:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8005350:	b053      	add	sp, #332	; 0x14c
 8005352:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005356:	2340      	movs	r3, #64	; 0x40
 8005358:	f8cb 3014 	str.w	r3, [fp, #20]
 800535c:	2500      	movs	r5, #0
 800535e:	2200      	movs	r2, #0
 8005360:	2300      	movs	r3, #0
 8005362:	e9cd 5527 	strd	r5, r5, [sp, #156]	; 0x9c
 8005366:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800536a:	e9cd 551a 	strd	r5, r5, [sp, #104]	; 0x68
 800536e:	ac29      	add	r4, sp, #164	; 0xa4
 8005370:	9426      	str	r4, [sp, #152]	; 0x98
 8005372:	9508      	str	r5, [sp, #32]
 8005374:	950e      	str	r5, [sp, #56]	; 0x38
 8005376:	9516      	str	r5, [sp, #88]	; 0x58
 8005378:	9519      	str	r5, [sp, #100]	; 0x64
 800537a:	9513      	str	r5, [sp, #76]	; 0x4c
 800537c:	9b07      	ldr	r3, [sp, #28]
 800537e:	461d      	mov	r5, r3
 8005380:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005384:	b10a      	cbz	r2, 800538a <_svfprintf_r+0x86>
 8005386:	2a25      	cmp	r2, #37	; 0x25
 8005388:	d1f9      	bne.n	800537e <_svfprintf_r+0x7a>
 800538a:	9b07      	ldr	r3, [sp, #28]
 800538c:	1aef      	subs	r7, r5, r3
 800538e:	d00d      	beq.n	80053ac <_svfprintf_r+0xa8>
 8005390:	e9c4 3700 	strd	r3, r7, [r4]
 8005394:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8005396:	443b      	add	r3, r7
 8005398:	9328      	str	r3, [sp, #160]	; 0xa0
 800539a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800539c:	3301      	adds	r3, #1
 800539e:	2b07      	cmp	r3, #7
 80053a0:	9327      	str	r3, [sp, #156]	; 0x9c
 80053a2:	dc78      	bgt.n	8005496 <_svfprintf_r+0x192>
 80053a4:	3408      	adds	r4, #8
 80053a6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80053a8:	443b      	add	r3, r7
 80053aa:	9313      	str	r3, [sp, #76]	; 0x4c
 80053ac:	782b      	ldrb	r3, [r5, #0]
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	f001 8142 	beq.w	8006638 <_svfprintf_r+0x1334>
 80053b4:	2300      	movs	r3, #0
 80053b6:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 80053ba:	469a      	mov	sl, r3
 80053bc:	270a      	movs	r7, #10
 80053be:	212b      	movs	r1, #43	; 0x2b
 80053c0:	3501      	adds	r5, #1
 80053c2:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 80053c6:	9314      	str	r3, [sp, #80]	; 0x50
 80053c8:	462a      	mov	r2, r5
 80053ca:	f812 3b01 	ldrb.w	r3, [r2], #1
 80053ce:	930b      	str	r3, [sp, #44]	; 0x2c
 80053d0:	920f      	str	r2, [sp, #60]	; 0x3c
 80053d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80053d4:	3b20      	subs	r3, #32
 80053d6:	2b5a      	cmp	r3, #90	; 0x5a
 80053d8:	f200 85a0 	bhi.w	8005f1c <_svfprintf_r+0xc18>
 80053dc:	e8df f013 	tbh	[pc, r3, lsl #1]
 80053e0:	059e007e 	.word	0x059e007e
 80053e4:	0086059e 	.word	0x0086059e
 80053e8:	059e059e 	.word	0x059e059e
 80053ec:	0065059e 	.word	0x0065059e
 80053f0:	059e059e 	.word	0x059e059e
 80053f4:	00930089 	.word	0x00930089
 80053f8:	0090059e 	.word	0x0090059e
 80053fc:	059e0096 	.word	0x059e0096
 8005400:	00b300b0 	.word	0x00b300b0
 8005404:	00b300b3 	.word	0x00b300b3
 8005408:	00b300b3 	.word	0x00b300b3
 800540c:	00b300b3 	.word	0x00b300b3
 8005410:	00b300b3 	.word	0x00b300b3
 8005414:	059e059e 	.word	0x059e059e
 8005418:	059e059e 	.word	0x059e059e
 800541c:	059e059e 	.word	0x059e059e
 8005420:	011d059e 	.word	0x011d059e
 8005424:	00e0059e 	.word	0x00e0059e
 8005428:	011d00f3 	.word	0x011d00f3
 800542c:	011d011d 	.word	0x011d011d
 8005430:	059e059e 	.word	0x059e059e
 8005434:	059e059e 	.word	0x059e059e
 8005438:	059e00c3 	.word	0x059e00c3
 800543c:	0471059e 	.word	0x0471059e
 8005440:	059e059e 	.word	0x059e059e
 8005444:	04b8059e 	.word	0x04b8059e
 8005448:	04da059e 	.word	0x04da059e
 800544c:	059e059e 	.word	0x059e059e
 8005450:	059e04f9 	.word	0x059e04f9
 8005454:	059e059e 	.word	0x059e059e
 8005458:	059e059e 	.word	0x059e059e
 800545c:	059e059e 	.word	0x059e059e
 8005460:	011d059e 	.word	0x011d059e
 8005464:	00e0059e 	.word	0x00e0059e
 8005468:	011d00f5 	.word	0x011d00f5
 800546c:	011d011d 	.word	0x011d011d
 8005470:	00f500c6 	.word	0x00f500c6
 8005474:	059e00da 	.word	0x059e00da
 8005478:	059e00d3 	.word	0x059e00d3
 800547c:	0473044e 	.word	0x0473044e
 8005480:	00da04a7 	.word	0x00da04a7
 8005484:	04b8059e 	.word	0x04b8059e
 8005488:	04dc007c 	.word	0x04dc007c
 800548c:	059e059e 	.word	0x059e059e
 8005490:	059e0516 	.word	0x059e0516
 8005494:	007c      	.short	0x007c
 8005496:	4659      	mov	r1, fp
 8005498:	4648      	mov	r0, r9
 800549a:	aa26      	add	r2, sp, #152	; 0x98
 800549c:	f004 fc2c 	bl	8009cf8 <__ssprint_r>
 80054a0:	2800      	cmp	r0, #0
 80054a2:	f040 8128 	bne.w	80056f6 <_svfprintf_r+0x3f2>
 80054a6:	ac29      	add	r4, sp, #164	; 0xa4
 80054a8:	e77d      	b.n	80053a6 <_svfprintf_r+0xa2>
 80054aa:	4648      	mov	r0, r9
 80054ac:	f003 fe12 	bl	80090d4 <_localeconv_r>
 80054b0:	6843      	ldr	r3, [r0, #4]
 80054b2:	4618      	mov	r0, r3
 80054b4:	9319      	str	r3, [sp, #100]	; 0x64
 80054b6:	f7fa fe4b 	bl	8000150 <strlen>
 80054ba:	9016      	str	r0, [sp, #88]	; 0x58
 80054bc:	4648      	mov	r0, r9
 80054be:	f003 fe09 	bl	80090d4 <_localeconv_r>
 80054c2:	6883      	ldr	r3, [r0, #8]
 80054c4:	212b      	movs	r1, #43	; 0x2b
 80054c6:	930e      	str	r3, [sp, #56]	; 0x38
 80054c8:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80054ca:	b12b      	cbz	r3, 80054d8 <_svfprintf_r+0x1d4>
 80054cc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80054ce:	b11b      	cbz	r3, 80054d8 <_svfprintf_r+0x1d4>
 80054d0:	781b      	ldrb	r3, [r3, #0]
 80054d2:	b10b      	cbz	r3, 80054d8 <_svfprintf_r+0x1d4>
 80054d4:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 80054d8:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80054da:	e775      	b.n	80053c8 <_svfprintf_r+0xc4>
 80054dc:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d1f9      	bne.n	80054d8 <_svfprintf_r+0x1d4>
 80054e4:	2320      	movs	r3, #32
 80054e6:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 80054ea:	e7f5      	b.n	80054d8 <_svfprintf_r+0x1d4>
 80054ec:	f04a 0a01 	orr.w	sl, sl, #1
 80054f0:	e7f2      	b.n	80054d8 <_svfprintf_r+0x1d4>
 80054f2:	f856 3b04 	ldr.w	r3, [r6], #4
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	9314      	str	r3, [sp, #80]	; 0x50
 80054fa:	daed      	bge.n	80054d8 <_svfprintf_r+0x1d4>
 80054fc:	425b      	negs	r3, r3
 80054fe:	9314      	str	r3, [sp, #80]	; 0x50
 8005500:	f04a 0a04 	orr.w	sl, sl, #4
 8005504:	e7e8      	b.n	80054d8 <_svfprintf_r+0x1d4>
 8005506:	f88d 107b 	strb.w	r1, [sp, #123]	; 0x7b
 800550a:	e7e5      	b.n	80054d8 <_svfprintf_r+0x1d4>
 800550c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800550e:	f812 3b01 	ldrb.w	r3, [r2], #1
 8005512:	2b2a      	cmp	r3, #42	; 0x2a
 8005514:	930b      	str	r3, [sp, #44]	; 0x2c
 8005516:	d110      	bne.n	800553a <_svfprintf_r+0x236>
 8005518:	f856 0b04 	ldr.w	r0, [r6], #4
 800551c:	920f      	str	r2, [sp, #60]	; 0x3c
 800551e:	ea40 78e0 	orr.w	r8, r0, r0, asr #31
 8005522:	e7d9      	b.n	80054d8 <_svfprintf_r+0x1d4>
 8005524:	fb07 3808 	mla	r8, r7, r8, r3
 8005528:	f812 3b01 	ldrb.w	r3, [r2], #1
 800552c:	930b      	str	r3, [sp, #44]	; 0x2c
 800552e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005530:	3b30      	subs	r3, #48	; 0x30
 8005532:	2b09      	cmp	r3, #9
 8005534:	d9f6      	bls.n	8005524 <_svfprintf_r+0x220>
 8005536:	920f      	str	r2, [sp, #60]	; 0x3c
 8005538:	e74b      	b.n	80053d2 <_svfprintf_r+0xce>
 800553a:	f04f 0800 	mov.w	r8, #0
 800553e:	e7f6      	b.n	800552e <_svfprintf_r+0x22a>
 8005540:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 8005544:	e7c8      	b.n	80054d8 <_svfprintf_r+0x1d4>
 8005546:	2300      	movs	r3, #0
 8005548:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800554a:	9314      	str	r3, [sp, #80]	; 0x50
 800554c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800554e:	9814      	ldr	r0, [sp, #80]	; 0x50
 8005550:	3b30      	subs	r3, #48	; 0x30
 8005552:	fb07 3300 	mla	r3, r7, r0, r3
 8005556:	9314      	str	r3, [sp, #80]	; 0x50
 8005558:	f812 3b01 	ldrb.w	r3, [r2], #1
 800555c:	930b      	str	r3, [sp, #44]	; 0x2c
 800555e:	3b30      	subs	r3, #48	; 0x30
 8005560:	2b09      	cmp	r3, #9
 8005562:	d9f3      	bls.n	800554c <_svfprintf_r+0x248>
 8005564:	e7e7      	b.n	8005536 <_svfprintf_r+0x232>
 8005566:	f04a 0a08 	orr.w	sl, sl, #8
 800556a:	e7b5      	b.n	80054d8 <_svfprintf_r+0x1d4>
 800556c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800556e:	781b      	ldrb	r3, [r3, #0]
 8005570:	2b68      	cmp	r3, #104	; 0x68
 8005572:	bf01      	itttt	eq
 8005574:	9b0f      	ldreq	r3, [sp, #60]	; 0x3c
 8005576:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 800557a:	3301      	addeq	r3, #1
 800557c:	930f      	streq	r3, [sp, #60]	; 0x3c
 800557e:	bf18      	it	ne
 8005580:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 8005584:	e7a8      	b.n	80054d8 <_svfprintf_r+0x1d4>
 8005586:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005588:	781b      	ldrb	r3, [r3, #0]
 800558a:	2b6c      	cmp	r3, #108	; 0x6c
 800558c:	d105      	bne.n	800559a <_svfprintf_r+0x296>
 800558e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005590:	3301      	adds	r3, #1
 8005592:	930f      	str	r3, [sp, #60]	; 0x3c
 8005594:	f04a 0a20 	orr.w	sl, sl, #32
 8005598:	e79e      	b.n	80054d8 <_svfprintf_r+0x1d4>
 800559a:	f04a 0a10 	orr.w	sl, sl, #16
 800559e:	e79b      	b.n	80054d8 <_svfprintf_r+0x1d4>
 80055a0:	4632      	mov	r2, r6
 80055a2:	2000      	movs	r0, #0
 80055a4:	f852 3b04 	ldr.w	r3, [r2], #4
 80055a8:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 80055ac:	920a      	str	r2, [sp, #40]	; 0x28
 80055ae:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 80055b2:	ab39      	add	r3, sp, #228	; 0xe4
 80055b4:	4607      	mov	r7, r0
 80055b6:	f04f 0801 	mov.w	r8, #1
 80055ba:	4606      	mov	r6, r0
 80055bc:	4605      	mov	r5, r0
 80055be:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
 80055c2:	9307      	str	r3, [sp, #28]
 80055c4:	e1a9      	b.n	800591a <_svfprintf_r+0x616>
 80055c6:	f04a 0a10 	orr.w	sl, sl, #16
 80055ca:	f01a 0f20 	tst.w	sl, #32
 80055ce:	d011      	beq.n	80055f4 <_svfprintf_r+0x2f0>
 80055d0:	3607      	adds	r6, #7
 80055d2:	f026 0307 	bic.w	r3, r6, #7
 80055d6:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 80055da:	930a      	str	r3, [sp, #40]	; 0x28
 80055dc:	2e00      	cmp	r6, #0
 80055de:	f177 0300 	sbcs.w	r3, r7, #0
 80055e2:	da05      	bge.n	80055f0 <_svfprintf_r+0x2ec>
 80055e4:	232d      	movs	r3, #45	; 0x2d
 80055e6:	4276      	negs	r6, r6
 80055e8:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 80055ec:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 80055f0:	2301      	movs	r3, #1
 80055f2:	e377      	b.n	8005ce4 <_svfprintf_r+0x9e0>
 80055f4:	1d33      	adds	r3, r6, #4
 80055f6:	f01a 0f10 	tst.w	sl, #16
 80055fa:	930a      	str	r3, [sp, #40]	; 0x28
 80055fc:	d002      	beq.n	8005604 <_svfprintf_r+0x300>
 80055fe:	6836      	ldr	r6, [r6, #0]
 8005600:	17f7      	asrs	r7, r6, #31
 8005602:	e7eb      	b.n	80055dc <_svfprintf_r+0x2d8>
 8005604:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8005608:	6836      	ldr	r6, [r6, #0]
 800560a:	d001      	beq.n	8005610 <_svfprintf_r+0x30c>
 800560c:	b236      	sxth	r6, r6
 800560e:	e7f7      	b.n	8005600 <_svfprintf_r+0x2fc>
 8005610:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8005614:	bf18      	it	ne
 8005616:	b276      	sxtbne	r6, r6
 8005618:	e7f2      	b.n	8005600 <_svfprintf_r+0x2fc>
 800561a:	3607      	adds	r6, #7
 800561c:	f026 0307 	bic.w	r3, r6, #7
 8005620:	4619      	mov	r1, r3
 8005622:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8005626:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800562a:	e9dd 6310 	ldrd	r6, r3, [sp, #64]	; 0x40
 800562e:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8005632:	910a      	str	r1, [sp, #40]	; 0x28
 8005634:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005638:	4630      	mov	r0, r6
 800563a:	4629      	mov	r1, r5
 800563c:	4b32      	ldr	r3, [pc, #200]	; (8005708 <_svfprintf_r+0x404>)
 800563e:	f7fb f9e5 	bl	8000a0c <__aeabi_dcmpun>
 8005642:	bb08      	cbnz	r0, 8005688 <_svfprintf_r+0x384>
 8005644:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005648:	4630      	mov	r0, r6
 800564a:	4629      	mov	r1, r5
 800564c:	4b2e      	ldr	r3, [pc, #184]	; (8005708 <_svfprintf_r+0x404>)
 800564e:	f7fb f9bf 	bl	80009d0 <__aeabi_dcmple>
 8005652:	b9c8      	cbnz	r0, 8005688 <_svfprintf_r+0x384>
 8005654:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005658:	2200      	movs	r2, #0
 800565a:	2300      	movs	r3, #0
 800565c:	f7fb f9ae 	bl	80009bc <__aeabi_dcmplt>
 8005660:	b110      	cbz	r0, 8005668 <_svfprintf_r+0x364>
 8005662:	232d      	movs	r3, #45	; 0x2d
 8005664:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8005668:	4a28      	ldr	r2, [pc, #160]	; (800570c <_svfprintf_r+0x408>)
 800566a:	4829      	ldr	r0, [pc, #164]	; (8005710 <_svfprintf_r+0x40c>)
 800566c:	4613      	mov	r3, r2
 800566e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005670:	2700      	movs	r7, #0
 8005672:	2947      	cmp	r1, #71	; 0x47
 8005674:	bfc8      	it	gt
 8005676:	4603      	movgt	r3, r0
 8005678:	f04f 0803 	mov.w	r8, #3
 800567c:	9307      	str	r3, [sp, #28]
 800567e:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
 8005682:	463e      	mov	r6, r7
 8005684:	f000 bc24 	b.w	8005ed0 <_svfprintf_r+0xbcc>
 8005688:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800568c:	4610      	mov	r0, r2
 800568e:	4619      	mov	r1, r3
 8005690:	f7fb f9bc 	bl	8000a0c <__aeabi_dcmpun>
 8005694:	4607      	mov	r7, r0
 8005696:	b148      	cbz	r0, 80056ac <_svfprintf_r+0x3a8>
 8005698:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800569a:	4a1e      	ldr	r2, [pc, #120]	; (8005714 <_svfprintf_r+0x410>)
 800569c:	2b00      	cmp	r3, #0
 800569e:	bfb8      	it	lt
 80056a0:	232d      	movlt	r3, #45	; 0x2d
 80056a2:	481d      	ldr	r0, [pc, #116]	; (8005718 <_svfprintf_r+0x414>)
 80056a4:	bfb8      	it	lt
 80056a6:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 80056aa:	e7df      	b.n	800566c <_svfprintf_r+0x368>
 80056ac:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80056ae:	f023 0320 	bic.w	r3, r3, #32
 80056b2:	2b41      	cmp	r3, #65	; 0x41
 80056b4:	930c      	str	r3, [sp, #48]	; 0x30
 80056b6:	d131      	bne.n	800571c <_svfprintf_r+0x418>
 80056b8:	2330      	movs	r3, #48	; 0x30
 80056ba:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 80056be:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80056c0:	f04a 0a02 	orr.w	sl, sl, #2
 80056c4:	2b61      	cmp	r3, #97	; 0x61
 80056c6:	bf0c      	ite	eq
 80056c8:	2378      	moveq	r3, #120	; 0x78
 80056ca:	2358      	movne	r3, #88	; 0x58
 80056cc:	f1b8 0f63 	cmp.w	r8, #99	; 0x63
 80056d0:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 80056d4:	f340 81fa 	ble.w	8005acc <_svfprintf_r+0x7c8>
 80056d8:	4648      	mov	r0, r9
 80056da:	f108 0101 	add.w	r1, r8, #1
 80056de:	f7ff faa3 	bl	8004c28 <_malloc_r>
 80056e2:	9007      	str	r0, [sp, #28]
 80056e4:	2800      	cmp	r0, #0
 80056e6:	f040 81f4 	bne.w	8005ad2 <_svfprintf_r+0x7ce>
 80056ea:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 80056ee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80056f2:	f8ab 300c 	strh.w	r3, [fp, #12]
 80056f6:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 80056fa:	f013 0f40 	tst.w	r3, #64	; 0x40
 80056fe:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005700:	bf18      	it	ne
 8005702:	f04f 33ff 	movne.w	r3, #4294967295	; 0xffffffff
 8005706:	e621      	b.n	800534c <_svfprintf_r+0x48>
 8005708:	7fefffff 	.word	0x7fefffff
 800570c:	0800b3d4 	.word	0x0800b3d4
 8005710:	0800b3d8 	.word	0x0800b3d8
 8005714:	0800b3dc 	.word	0x0800b3dc
 8005718:	0800b3e0 	.word	0x0800b3e0
 800571c:	f1b8 3fff 	cmp.w	r8, #4294967295	; 0xffffffff
 8005720:	f000 81d9 	beq.w	8005ad6 <_svfprintf_r+0x7d2>
 8005724:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005726:	2b47      	cmp	r3, #71	; 0x47
 8005728:	d105      	bne.n	8005736 <_svfprintf_r+0x432>
 800572a:	f1b8 0f00 	cmp.w	r8, #0
 800572e:	d102      	bne.n	8005736 <_svfprintf_r+0x432>
 8005730:	4647      	mov	r7, r8
 8005732:	f04f 0801 	mov.w	r8, #1
 8005736:	f44a 7380 	orr.w	r3, sl, #256	; 0x100
 800573a:	9315      	str	r3, [sp, #84]	; 0x54
 800573c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800573e:	1e1d      	subs	r5, r3, #0
 8005740:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005742:	9308      	str	r3, [sp, #32]
 8005744:	bfb7      	itett	lt
 8005746:	462b      	movlt	r3, r5
 8005748:	2300      	movge	r3, #0
 800574a:	f103 4500 	addlt.w	r5, r3, #2147483648	; 0x80000000
 800574e:	232d      	movlt	r3, #45	; 0x2d
 8005750:	931c      	str	r3, [sp, #112]	; 0x70
 8005752:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005754:	2b41      	cmp	r3, #65	; 0x41
 8005756:	f040 81d7 	bne.w	8005b08 <_svfprintf_r+0x804>
 800575a:	aa20      	add	r2, sp, #128	; 0x80
 800575c:	4629      	mov	r1, r5
 800575e:	9808      	ldr	r0, [sp, #32]
 8005760:	f004 fa40 	bl	8009be4 <frexp>
 8005764:	2200      	movs	r2, #0
 8005766:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800576a:	f7fa feb5 	bl	80004d8 <__aeabi_dmul>
 800576e:	4602      	mov	r2, r0
 8005770:	460b      	mov	r3, r1
 8005772:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8005776:	2200      	movs	r2, #0
 8005778:	2300      	movs	r3, #0
 800577a:	f7fb f915 	bl	80009a8 <__aeabi_dcmpeq>
 800577e:	b108      	cbz	r0, 8005784 <_svfprintf_r+0x480>
 8005780:	2301      	movs	r3, #1
 8005782:	9320      	str	r3, [sp, #128]	; 0x80
 8005784:	4eb4      	ldr	r6, [pc, #720]	; (8005a58 <_svfprintf_r+0x754>)
 8005786:	4bb5      	ldr	r3, [pc, #724]	; (8005a5c <_svfprintf_r+0x758>)
 8005788:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800578a:	9d07      	ldr	r5, [sp, #28]
 800578c:	2a61      	cmp	r2, #97	; 0x61
 800578e:	bf18      	it	ne
 8005790:	461e      	movne	r6, r3
 8005792:	9617      	str	r6, [sp, #92]	; 0x5c
 8005794:	f108 36ff 	add.w	r6, r8, #4294967295	; 0xffffffff
 8005798:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800579c:	2200      	movs	r2, #0
 800579e:	4bb0      	ldr	r3, [pc, #704]	; (8005a60 <_svfprintf_r+0x75c>)
 80057a0:	f7fa fe9a 	bl	80004d8 <__aeabi_dmul>
 80057a4:	4602      	mov	r2, r0
 80057a6:	460b      	mov	r3, r1
 80057a8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80057ac:	f7fb f944 	bl	8000a38 <__aeabi_d2iz>
 80057b0:	901d      	str	r0, [sp, #116]	; 0x74
 80057b2:	f7fa fe27 	bl	8000404 <__aeabi_i2d>
 80057b6:	4602      	mov	r2, r0
 80057b8:	460b      	mov	r3, r1
 80057ba:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80057be:	f7fa fcd3 	bl	8000168 <__aeabi_dsub>
 80057c2:	4602      	mov	r2, r0
 80057c4:	460b      	mov	r3, r1
 80057c6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80057ca:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80057cc:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 80057ce:	960d      	str	r6, [sp, #52]	; 0x34
 80057d0:	5c9b      	ldrb	r3, [r3, r2]
 80057d2:	f805 3b01 	strb.w	r3, [r5], #1
 80057d6:	1c73      	adds	r3, r6, #1
 80057d8:	d006      	beq.n	80057e8 <_svfprintf_r+0x4e4>
 80057da:	2200      	movs	r2, #0
 80057dc:	2300      	movs	r3, #0
 80057de:	3e01      	subs	r6, #1
 80057e0:	f7fb f8e2 	bl	80009a8 <__aeabi_dcmpeq>
 80057e4:	2800      	cmp	r0, #0
 80057e6:	d0d7      	beq.n	8005798 <_svfprintf_r+0x494>
 80057e8:	2200      	movs	r2, #0
 80057ea:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80057ee:	4b9d      	ldr	r3, [pc, #628]	; (8005a64 <_svfprintf_r+0x760>)
 80057f0:	f7fb f902 	bl	80009f8 <__aeabi_dcmpgt>
 80057f4:	b960      	cbnz	r0, 8005810 <_svfprintf_r+0x50c>
 80057f6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80057fa:	2200      	movs	r2, #0
 80057fc:	4b99      	ldr	r3, [pc, #612]	; (8005a64 <_svfprintf_r+0x760>)
 80057fe:	f7fb f8d3 	bl	80009a8 <__aeabi_dcmpeq>
 8005802:	2800      	cmp	r0, #0
 8005804:	f000 817b 	beq.w	8005afe <_svfprintf_r+0x7fa>
 8005808:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800580a:	07d8      	lsls	r0, r3, #31
 800580c:	f140 8177 	bpl.w	8005afe <_svfprintf_r+0x7fa>
 8005810:	2030      	movs	r0, #48	; 0x30
 8005812:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005814:	9524      	str	r5, [sp, #144]	; 0x90
 8005816:	7bd9      	ldrb	r1, [r3, #15]
 8005818:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800581a:	1e53      	subs	r3, r2, #1
 800581c:	9324      	str	r3, [sp, #144]	; 0x90
 800581e:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 8005822:	428b      	cmp	r3, r1
 8005824:	f000 815a 	beq.w	8005adc <_svfprintf_r+0x7d8>
 8005828:	2b39      	cmp	r3, #57	; 0x39
 800582a:	bf0b      	itete	eq
 800582c:	9b17      	ldreq	r3, [sp, #92]	; 0x5c
 800582e:	3301      	addne	r3, #1
 8005830:	7a9b      	ldrbeq	r3, [r3, #10]
 8005832:	b2db      	uxtbne	r3, r3
 8005834:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005838:	9b07      	ldr	r3, [sp, #28]
 800583a:	1aeb      	subs	r3, r5, r3
 800583c:	9308      	str	r3, [sp, #32]
 800583e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005840:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8005842:	2b47      	cmp	r3, #71	; 0x47
 8005844:	f040 81ad 	bne.w	8005ba2 <_svfprintf_r+0x89e>
 8005848:	1ce9      	adds	r1, r5, #3
 800584a:	db02      	blt.n	8005852 <_svfprintf_r+0x54e>
 800584c:	45a8      	cmp	r8, r5
 800584e:	f280 81cf 	bge.w	8005bf0 <_svfprintf_r+0x8ec>
 8005852:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005854:	3b02      	subs	r3, #2
 8005856:	930b      	str	r3, [sp, #44]	; 0x2c
 8005858:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800585a:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
 800585e:	f021 0120 	bic.w	r1, r1, #32
 8005862:	2941      	cmp	r1, #65	; 0x41
 8005864:	bf08      	it	eq
 8005866:	320f      	addeq	r2, #15
 8005868:	f105 33ff 	add.w	r3, r5, #4294967295	; 0xffffffff
 800586c:	bf06      	itte	eq
 800586e:	b2d2      	uxtbeq	r2, r2
 8005870:	2101      	moveq	r1, #1
 8005872:	2100      	movne	r1, #0
 8005874:	2b00      	cmp	r3, #0
 8005876:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 800587a:	bfb4      	ite	lt
 800587c:	222d      	movlt	r2, #45	; 0x2d
 800587e:	222b      	movge	r2, #43	; 0x2b
 8005880:	9320      	str	r3, [sp, #128]	; 0x80
 8005882:	bfb8      	it	lt
 8005884:	f1c5 0301 	rsblt	r3, r5, #1
 8005888:	2b09      	cmp	r3, #9
 800588a:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 800588e:	f340 819e 	ble.w	8005bce <_svfprintf_r+0x8ca>
 8005892:	260a      	movs	r6, #10
 8005894:	f10d 0297 	add.w	r2, sp, #151	; 0x97
 8005898:	fb93 f5f6 	sdiv	r5, r3, r6
 800589c:	4611      	mov	r1, r2
 800589e:	fb06 3015 	mls	r0, r6, r5, r3
 80058a2:	3030      	adds	r0, #48	; 0x30
 80058a4:	f801 0c01 	strb.w	r0, [r1, #-1]
 80058a8:	4618      	mov	r0, r3
 80058aa:	2863      	cmp	r0, #99	; 0x63
 80058ac:	462b      	mov	r3, r5
 80058ae:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
 80058b2:	dcf1      	bgt.n	8005898 <_svfprintf_r+0x594>
 80058b4:	3330      	adds	r3, #48	; 0x30
 80058b6:	1e88      	subs	r0, r1, #2
 80058b8:	f802 3c01 	strb.w	r3, [r2, #-1]
 80058bc:	4603      	mov	r3, r0
 80058be:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 80058c2:	f10d 0597 	add.w	r5, sp, #151	; 0x97
 80058c6:	42ab      	cmp	r3, r5
 80058c8:	f0c0 817c 	bcc.w	8005bc4 <_svfprintf_r+0x8c0>
 80058cc:	f10d 0299 	add.w	r2, sp, #153	; 0x99
 80058d0:	1a52      	subs	r2, r2, r1
 80058d2:	42a8      	cmp	r0, r5
 80058d4:	bf88      	it	hi
 80058d6:	2200      	movhi	r2, #0
 80058d8:	f10d 038a 	add.w	r3, sp, #138	; 0x8a
 80058dc:	441a      	add	r2, r3
 80058de:	ab22      	add	r3, sp, #136	; 0x88
 80058e0:	1ad3      	subs	r3, r2, r3
 80058e2:	9a08      	ldr	r2, [sp, #32]
 80058e4:	931a      	str	r3, [sp, #104]	; 0x68
 80058e6:	2a01      	cmp	r2, #1
 80058e8:	eb03 0802 	add.w	r8, r3, r2
 80058ec:	dc02      	bgt.n	80058f4 <_svfprintf_r+0x5f0>
 80058ee:	f01a 0f01 	tst.w	sl, #1
 80058f2:	d001      	beq.n	80058f8 <_svfprintf_r+0x5f4>
 80058f4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80058f6:	4498      	add	r8, r3
 80058f8:	f42a 6380 	bic.w	r3, sl, #1024	; 0x400
 80058fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005900:	9315      	str	r3, [sp, #84]	; 0x54
 8005902:	2300      	movs	r3, #0
 8005904:	461d      	mov	r5, r3
 8005906:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 800590a:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800590c:	b113      	cbz	r3, 8005914 <_svfprintf_r+0x610>
 800590e:	232d      	movs	r3, #45	; 0x2d
 8005910:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8005914:	2600      	movs	r6, #0
 8005916:	f8dd a054 	ldr.w	sl, [sp, #84]	; 0x54
 800591a:	4546      	cmp	r6, r8
 800591c:	4633      	mov	r3, r6
 800591e:	bfb8      	it	lt
 8005920:	4643      	movlt	r3, r8
 8005922:	9315      	str	r3, [sp, #84]	; 0x54
 8005924:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8005928:	b113      	cbz	r3, 8005930 <_svfprintf_r+0x62c>
 800592a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800592c:	3301      	adds	r3, #1
 800592e:	9315      	str	r3, [sp, #84]	; 0x54
 8005930:	f01a 0302 	ands.w	r3, sl, #2
 8005934:	931c      	str	r3, [sp, #112]	; 0x70
 8005936:	bf1e      	ittt	ne
 8005938:	9b15      	ldrne	r3, [sp, #84]	; 0x54
 800593a:	3302      	addne	r3, #2
 800593c:	9315      	strne	r3, [sp, #84]	; 0x54
 800593e:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 8005942:	931d      	str	r3, [sp, #116]	; 0x74
 8005944:	d121      	bne.n	800598a <_svfprintf_r+0x686>
 8005946:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 800594a:	1a9b      	subs	r3, r3, r2
 800594c:	2b00      	cmp	r3, #0
 800594e:	9317      	str	r3, [sp, #92]	; 0x5c
 8005950:	dd1b      	ble.n	800598a <_svfprintf_r+0x686>
 8005952:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8005956:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8005958:	3301      	adds	r3, #1
 800595a:	2810      	cmp	r0, #16
 800595c:	4842      	ldr	r0, [pc, #264]	; (8005a68 <_svfprintf_r+0x764>)
 800595e:	f104 0108 	add.w	r1, r4, #8
 8005962:	6020      	str	r0, [r4, #0]
 8005964:	f300 82e6 	bgt.w	8005f34 <_svfprintf_r+0xc30>
 8005968:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800596a:	2b07      	cmp	r3, #7
 800596c:	4402      	add	r2, r0
 800596e:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8005972:	6060      	str	r0, [r4, #4]
 8005974:	f340 82f3 	ble.w	8005f5e <_svfprintf_r+0xc5a>
 8005978:	4659      	mov	r1, fp
 800597a:	4648      	mov	r0, r9
 800597c:	aa26      	add	r2, sp, #152	; 0x98
 800597e:	f004 f9bb 	bl	8009cf8 <__ssprint_r>
 8005982:	2800      	cmp	r0, #0
 8005984:	f040 8636 	bne.w	80065f4 <_svfprintf_r+0x12f0>
 8005988:	ac29      	add	r4, sp, #164	; 0xa4
 800598a:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 800598e:	b173      	cbz	r3, 80059ae <_svfprintf_r+0x6aa>
 8005990:	f10d 037b 	add.w	r3, sp, #123	; 0x7b
 8005994:	6023      	str	r3, [r4, #0]
 8005996:	2301      	movs	r3, #1
 8005998:	6063      	str	r3, [r4, #4]
 800599a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800599c:	3301      	adds	r3, #1
 800599e:	9328      	str	r3, [sp, #160]	; 0xa0
 80059a0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80059a2:	3301      	adds	r3, #1
 80059a4:	2b07      	cmp	r3, #7
 80059a6:	9327      	str	r3, [sp, #156]	; 0x9c
 80059a8:	f300 82db 	bgt.w	8005f62 <_svfprintf_r+0xc5e>
 80059ac:	3408      	adds	r4, #8
 80059ae:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 80059b0:	b16b      	cbz	r3, 80059ce <_svfprintf_r+0x6ca>
 80059b2:	ab1f      	add	r3, sp, #124	; 0x7c
 80059b4:	6023      	str	r3, [r4, #0]
 80059b6:	2302      	movs	r3, #2
 80059b8:	6063      	str	r3, [r4, #4]
 80059ba:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80059bc:	3302      	adds	r3, #2
 80059be:	9328      	str	r3, [sp, #160]	; 0xa0
 80059c0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80059c2:	3301      	adds	r3, #1
 80059c4:	2b07      	cmp	r3, #7
 80059c6:	9327      	str	r3, [sp, #156]	; 0x9c
 80059c8:	f300 82d5 	bgt.w	8005f76 <_svfprintf_r+0xc72>
 80059cc:	3408      	adds	r4, #8
 80059ce:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80059d0:	2b80      	cmp	r3, #128	; 0x80
 80059d2:	d121      	bne.n	8005a18 <_svfprintf_r+0x714>
 80059d4:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 80059d8:	1a9b      	subs	r3, r3, r2
 80059da:	2b00      	cmp	r3, #0
 80059dc:	9317      	str	r3, [sp, #92]	; 0x5c
 80059de:	dd1b      	ble.n	8005a18 <_svfprintf_r+0x714>
 80059e0:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80059e4:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80059e6:	3301      	adds	r3, #1
 80059e8:	2810      	cmp	r0, #16
 80059ea:	4820      	ldr	r0, [pc, #128]	; (8005a6c <_svfprintf_r+0x768>)
 80059ec:	f104 0108 	add.w	r1, r4, #8
 80059f0:	6020      	str	r0, [r4, #0]
 80059f2:	f300 82ca 	bgt.w	8005f8a <_svfprintf_r+0xc86>
 80059f6:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80059f8:	2b07      	cmp	r3, #7
 80059fa:	4402      	add	r2, r0
 80059fc:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8005a00:	6060      	str	r0, [r4, #4]
 8005a02:	f340 82d7 	ble.w	8005fb4 <_svfprintf_r+0xcb0>
 8005a06:	4659      	mov	r1, fp
 8005a08:	4648      	mov	r0, r9
 8005a0a:	aa26      	add	r2, sp, #152	; 0x98
 8005a0c:	f004 f974 	bl	8009cf8 <__ssprint_r>
 8005a10:	2800      	cmp	r0, #0
 8005a12:	f040 85ef 	bne.w	80065f4 <_svfprintf_r+0x12f0>
 8005a16:	ac29      	add	r4, sp, #164	; 0xa4
 8005a18:	eba6 0608 	sub.w	r6, r6, r8
 8005a1c:	2e00      	cmp	r6, #0
 8005a1e:	dd27      	ble.n	8005a70 <_svfprintf_r+0x76c>
 8005a20:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8005a24:	4811      	ldr	r0, [pc, #68]	; (8005a6c <_svfprintf_r+0x768>)
 8005a26:	2e10      	cmp	r6, #16
 8005a28:	f103 0301 	add.w	r3, r3, #1
 8005a2c:	f104 0108 	add.w	r1, r4, #8
 8005a30:	6020      	str	r0, [r4, #0]
 8005a32:	f300 82c1 	bgt.w	8005fb8 <_svfprintf_r+0xcb4>
 8005a36:	6066      	str	r6, [r4, #4]
 8005a38:	2b07      	cmp	r3, #7
 8005a3a:	4416      	add	r6, r2
 8005a3c:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8005a40:	f340 82cd 	ble.w	8005fde <_svfprintf_r+0xcda>
 8005a44:	4659      	mov	r1, fp
 8005a46:	4648      	mov	r0, r9
 8005a48:	aa26      	add	r2, sp, #152	; 0x98
 8005a4a:	f004 f955 	bl	8009cf8 <__ssprint_r>
 8005a4e:	2800      	cmp	r0, #0
 8005a50:	f040 85d0 	bne.w	80065f4 <_svfprintf_r+0x12f0>
 8005a54:	ac29      	add	r4, sp, #164	; 0xa4
 8005a56:	e00b      	b.n	8005a70 <_svfprintf_r+0x76c>
 8005a58:	0800b3e4 	.word	0x0800b3e4
 8005a5c:	0800b3f5 	.word	0x0800b3f5
 8005a60:	40300000 	.word	0x40300000
 8005a64:	3fe00000 	.word	0x3fe00000
 8005a68:	0800b408 	.word	0x0800b408
 8005a6c:	0800b418 	.word	0x0800b418
 8005a70:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8005a74:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 8005a76:	f040 82b9 	bne.w	8005fec <_svfprintf_r+0xce8>
 8005a7a:	9b07      	ldr	r3, [sp, #28]
 8005a7c:	4446      	add	r6, r8
 8005a7e:	e9c4 3800 	strd	r3, r8, [r4]
 8005a82:	9628      	str	r6, [sp, #160]	; 0xa0
 8005a84:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8005a86:	3301      	adds	r3, #1
 8005a88:	2b07      	cmp	r3, #7
 8005a8a:	9327      	str	r3, [sp, #156]	; 0x9c
 8005a8c:	f300 82f4 	bgt.w	8006078 <_svfprintf_r+0xd74>
 8005a90:	3408      	adds	r4, #8
 8005a92:	f01a 0f04 	tst.w	sl, #4
 8005a96:	f040 858e 	bne.w	80065b6 <_svfprintf_r+0x12b2>
 8005a9a:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 8005a9e:	9915      	ldr	r1, [sp, #84]	; 0x54
 8005aa0:	428a      	cmp	r2, r1
 8005aa2:	bfac      	ite	ge
 8005aa4:	189b      	addge	r3, r3, r2
 8005aa6:	185b      	addlt	r3, r3, r1
 8005aa8:	9313      	str	r3, [sp, #76]	; 0x4c
 8005aaa:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8005aac:	b13b      	cbz	r3, 8005abe <_svfprintf_r+0x7ba>
 8005aae:	4659      	mov	r1, fp
 8005ab0:	4648      	mov	r0, r9
 8005ab2:	aa26      	add	r2, sp, #152	; 0x98
 8005ab4:	f004 f920 	bl	8009cf8 <__ssprint_r>
 8005ab8:	2800      	cmp	r0, #0
 8005aba:	f040 859b 	bne.w	80065f4 <_svfprintf_r+0x12f0>
 8005abe:	2300      	movs	r3, #0
 8005ac0:	9327      	str	r3, [sp, #156]	; 0x9c
 8005ac2:	2f00      	cmp	r7, #0
 8005ac4:	f040 85b2 	bne.w	800662c <_svfprintf_r+0x1328>
 8005ac8:	ac29      	add	r4, sp, #164	; 0xa4
 8005aca:	e0e3      	b.n	8005c94 <_svfprintf_r+0x990>
 8005acc:	ab39      	add	r3, sp, #228	; 0xe4
 8005ace:	9307      	str	r3, [sp, #28]
 8005ad0:	e631      	b.n	8005736 <_svfprintf_r+0x432>
 8005ad2:	9f07      	ldr	r7, [sp, #28]
 8005ad4:	e62f      	b.n	8005736 <_svfprintf_r+0x432>
 8005ad6:	f04f 0806 	mov.w	r8, #6
 8005ada:	e62c      	b.n	8005736 <_svfprintf_r+0x432>
 8005adc:	f802 0c01 	strb.w	r0, [r2, #-1]
 8005ae0:	e69a      	b.n	8005818 <_svfprintf_r+0x514>
 8005ae2:	f803 0b01 	strb.w	r0, [r3], #1
 8005ae6:	1aca      	subs	r2, r1, r3
 8005ae8:	2a00      	cmp	r2, #0
 8005aea:	dafa      	bge.n	8005ae2 <_svfprintf_r+0x7de>
 8005aec:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005aee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005af0:	3201      	adds	r2, #1
 8005af2:	f103 0301 	add.w	r3, r3, #1
 8005af6:	bfb8      	it	lt
 8005af8:	2300      	movlt	r3, #0
 8005afa:	441d      	add	r5, r3
 8005afc:	e69c      	b.n	8005838 <_svfprintf_r+0x534>
 8005afe:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005b00:	462b      	mov	r3, r5
 8005b02:	2030      	movs	r0, #48	; 0x30
 8005b04:	18a9      	adds	r1, r5, r2
 8005b06:	e7ee      	b.n	8005ae6 <_svfprintf_r+0x7e2>
 8005b08:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005b0a:	2b46      	cmp	r3, #70	; 0x46
 8005b0c:	d005      	beq.n	8005b1a <_svfprintf_r+0x816>
 8005b0e:	2b45      	cmp	r3, #69	; 0x45
 8005b10:	d11b      	bne.n	8005b4a <_svfprintf_r+0x846>
 8005b12:	f108 0601 	add.w	r6, r8, #1
 8005b16:	2302      	movs	r3, #2
 8005b18:	e001      	b.n	8005b1e <_svfprintf_r+0x81a>
 8005b1a:	4646      	mov	r6, r8
 8005b1c:	2303      	movs	r3, #3
 8005b1e:	aa24      	add	r2, sp, #144	; 0x90
 8005b20:	9204      	str	r2, [sp, #16]
 8005b22:	aa21      	add	r2, sp, #132	; 0x84
 8005b24:	9203      	str	r2, [sp, #12]
 8005b26:	aa20      	add	r2, sp, #128	; 0x80
 8005b28:	e9cd 6201 	strd	r6, r2, [sp, #4]
 8005b2c:	9300      	str	r3, [sp, #0]
 8005b2e:	4648      	mov	r0, r9
 8005b30:	462b      	mov	r3, r5
 8005b32:	9a08      	ldr	r2, [sp, #32]
 8005b34:	f002 f95c 	bl	8007df0 <_dtoa_r>
 8005b38:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005b3a:	9007      	str	r0, [sp, #28]
 8005b3c:	2b47      	cmp	r3, #71	; 0x47
 8005b3e:	d106      	bne.n	8005b4e <_svfprintf_r+0x84a>
 8005b40:	f01a 0f01 	tst.w	sl, #1
 8005b44:	d103      	bne.n	8005b4e <_svfprintf_r+0x84a>
 8005b46:	9d24      	ldr	r5, [sp, #144]	; 0x90
 8005b48:	e676      	b.n	8005838 <_svfprintf_r+0x534>
 8005b4a:	4646      	mov	r6, r8
 8005b4c:	e7e3      	b.n	8005b16 <_svfprintf_r+0x812>
 8005b4e:	9b07      	ldr	r3, [sp, #28]
 8005b50:	4433      	add	r3, r6
 8005b52:	930d      	str	r3, [sp, #52]	; 0x34
 8005b54:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005b56:	2b46      	cmp	r3, #70	; 0x46
 8005b58:	d111      	bne.n	8005b7e <_svfprintf_r+0x87a>
 8005b5a:	9b07      	ldr	r3, [sp, #28]
 8005b5c:	781b      	ldrb	r3, [r3, #0]
 8005b5e:	2b30      	cmp	r3, #48	; 0x30
 8005b60:	d109      	bne.n	8005b76 <_svfprintf_r+0x872>
 8005b62:	2200      	movs	r2, #0
 8005b64:	2300      	movs	r3, #0
 8005b66:	4629      	mov	r1, r5
 8005b68:	9808      	ldr	r0, [sp, #32]
 8005b6a:	f7fa ff1d 	bl	80009a8 <__aeabi_dcmpeq>
 8005b6e:	b910      	cbnz	r0, 8005b76 <_svfprintf_r+0x872>
 8005b70:	f1c6 0601 	rsb	r6, r6, #1
 8005b74:	9620      	str	r6, [sp, #128]	; 0x80
 8005b76:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005b78:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005b7a:	441a      	add	r2, r3
 8005b7c:	920d      	str	r2, [sp, #52]	; 0x34
 8005b7e:	2200      	movs	r2, #0
 8005b80:	2300      	movs	r3, #0
 8005b82:	4629      	mov	r1, r5
 8005b84:	9808      	ldr	r0, [sp, #32]
 8005b86:	f7fa ff0f 	bl	80009a8 <__aeabi_dcmpeq>
 8005b8a:	b108      	cbz	r0, 8005b90 <_svfprintf_r+0x88c>
 8005b8c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005b8e:	9324      	str	r3, [sp, #144]	; 0x90
 8005b90:	2230      	movs	r2, #48	; 0x30
 8005b92:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8005b94:	990d      	ldr	r1, [sp, #52]	; 0x34
 8005b96:	4299      	cmp	r1, r3
 8005b98:	d9d5      	bls.n	8005b46 <_svfprintf_r+0x842>
 8005b9a:	1c59      	adds	r1, r3, #1
 8005b9c:	9124      	str	r1, [sp, #144]	; 0x90
 8005b9e:	701a      	strb	r2, [r3, #0]
 8005ba0:	e7f7      	b.n	8005b92 <_svfprintf_r+0x88e>
 8005ba2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005ba4:	2b46      	cmp	r3, #70	; 0x46
 8005ba6:	f47f ae57 	bne.w	8005858 <_svfprintf_r+0x554>
 8005baa:	f00a 0301 	and.w	r3, sl, #1
 8005bae:	2d00      	cmp	r5, #0
 8005bb0:	ea43 0308 	orr.w	r3, r3, r8
 8005bb4:	dd18      	ble.n	8005be8 <_svfprintf_r+0x8e4>
 8005bb6:	b383      	cbz	r3, 8005c1a <_svfprintf_r+0x916>
 8005bb8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005bba:	18eb      	adds	r3, r5, r3
 8005bbc:	4498      	add	r8, r3
 8005bbe:	2366      	movs	r3, #102	; 0x66
 8005bc0:	930b      	str	r3, [sp, #44]	; 0x2c
 8005bc2:	e030      	b.n	8005c26 <_svfprintf_r+0x922>
 8005bc4:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005bc8:	f802 6b01 	strb.w	r6, [r2], #1
 8005bcc:	e67b      	b.n	80058c6 <_svfprintf_r+0x5c2>
 8005bce:	b941      	cbnz	r1, 8005be2 <_svfprintf_r+0x8de>
 8005bd0:	2230      	movs	r2, #48	; 0x30
 8005bd2:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 8005bd6:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 8005bda:	3330      	adds	r3, #48	; 0x30
 8005bdc:	f802 3b01 	strb.w	r3, [r2], #1
 8005be0:	e67d      	b.n	80058de <_svfprintf_r+0x5da>
 8005be2:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 8005be6:	e7f8      	b.n	8005bda <_svfprintf_r+0x8d6>
 8005be8:	b1cb      	cbz	r3, 8005c1e <_svfprintf_r+0x91a>
 8005bea:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005bec:	3301      	adds	r3, #1
 8005bee:	e7e5      	b.n	8005bbc <_svfprintf_r+0x8b8>
 8005bf0:	9b08      	ldr	r3, [sp, #32]
 8005bf2:	429d      	cmp	r5, r3
 8005bf4:	db07      	blt.n	8005c06 <_svfprintf_r+0x902>
 8005bf6:	f01a 0f01 	tst.w	sl, #1
 8005bfa:	d029      	beq.n	8005c50 <_svfprintf_r+0x94c>
 8005bfc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005bfe:	eb05 0803 	add.w	r8, r5, r3
 8005c02:	2367      	movs	r3, #103	; 0x67
 8005c04:	e7dc      	b.n	8005bc0 <_svfprintf_r+0x8bc>
 8005c06:	9b08      	ldr	r3, [sp, #32]
 8005c08:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005c0a:	2d00      	cmp	r5, #0
 8005c0c:	eb03 0802 	add.w	r8, r3, r2
 8005c10:	dcf7      	bgt.n	8005c02 <_svfprintf_r+0x8fe>
 8005c12:	f1c5 0301 	rsb	r3, r5, #1
 8005c16:	4498      	add	r8, r3
 8005c18:	e7f3      	b.n	8005c02 <_svfprintf_r+0x8fe>
 8005c1a:	46a8      	mov	r8, r5
 8005c1c:	e7cf      	b.n	8005bbe <_svfprintf_r+0x8ba>
 8005c1e:	2366      	movs	r3, #102	; 0x66
 8005c20:	f04f 0801 	mov.w	r8, #1
 8005c24:	930b      	str	r3, [sp, #44]	; 0x2c
 8005c26:	f41a 6380 	ands.w	r3, sl, #1024	; 0x400
 8005c2a:	930d      	str	r3, [sp, #52]	; 0x34
 8005c2c:	d023      	beq.n	8005c76 <_svfprintf_r+0x972>
 8005c2e:	2300      	movs	r3, #0
 8005c30:	2d00      	cmp	r5, #0
 8005c32:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 8005c36:	f77f ae68 	ble.w	800590a <_svfprintf_r+0x606>
 8005c3a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005c3c:	781b      	ldrb	r3, [r3, #0]
 8005c3e:	2bff      	cmp	r3, #255	; 0xff
 8005c40:	d108      	bne.n	8005c54 <_svfprintf_r+0x950>
 8005c42:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8005c46:	4413      	add	r3, r2
 8005c48:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8005c4a:	fb02 8803 	mla	r8, r2, r3, r8
 8005c4e:	e65c      	b.n	800590a <_svfprintf_r+0x606>
 8005c50:	46a8      	mov	r8, r5
 8005c52:	e7d6      	b.n	8005c02 <_svfprintf_r+0x8fe>
 8005c54:	42ab      	cmp	r3, r5
 8005c56:	daf4      	bge.n	8005c42 <_svfprintf_r+0x93e>
 8005c58:	1aed      	subs	r5, r5, r3
 8005c5a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005c5c:	785b      	ldrb	r3, [r3, #1]
 8005c5e:	b133      	cbz	r3, 8005c6e <_svfprintf_r+0x96a>
 8005c60:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005c62:	3301      	adds	r3, #1
 8005c64:	930d      	str	r3, [sp, #52]	; 0x34
 8005c66:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005c68:	3301      	adds	r3, #1
 8005c6a:	930e      	str	r3, [sp, #56]	; 0x38
 8005c6c:	e7e5      	b.n	8005c3a <_svfprintf_r+0x936>
 8005c6e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005c70:	3301      	adds	r3, #1
 8005c72:	930c      	str	r3, [sp, #48]	; 0x30
 8005c74:	e7e1      	b.n	8005c3a <_svfprintf_r+0x936>
 8005c76:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005c78:	930c      	str	r3, [sp, #48]	; 0x30
 8005c7a:	e646      	b.n	800590a <_svfprintf_r+0x606>
 8005c7c:	4632      	mov	r2, r6
 8005c7e:	f852 3b04 	ldr.w	r3, [r2], #4
 8005c82:	f01a 0f20 	tst.w	sl, #32
 8005c86:	920a      	str	r2, [sp, #40]	; 0x28
 8005c88:	d009      	beq.n	8005c9e <_svfprintf_r+0x99a>
 8005c8a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8005c8c:	4610      	mov	r0, r2
 8005c8e:	17d1      	asrs	r1, r2, #31
 8005c90:	e9c3 0100 	strd	r0, r1, [r3]
 8005c94:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005c96:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8005c98:	9307      	str	r3, [sp, #28]
 8005c9a:	f7ff bb6f 	b.w	800537c <_svfprintf_r+0x78>
 8005c9e:	f01a 0f10 	tst.w	sl, #16
 8005ca2:	d002      	beq.n	8005caa <_svfprintf_r+0x9a6>
 8005ca4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8005ca6:	601a      	str	r2, [r3, #0]
 8005ca8:	e7f4      	b.n	8005c94 <_svfprintf_r+0x990>
 8005caa:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8005cae:	d002      	beq.n	8005cb6 <_svfprintf_r+0x9b2>
 8005cb0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8005cb2:	801a      	strh	r2, [r3, #0]
 8005cb4:	e7ee      	b.n	8005c94 <_svfprintf_r+0x990>
 8005cb6:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8005cba:	d0f3      	beq.n	8005ca4 <_svfprintf_r+0x9a0>
 8005cbc:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8005cbe:	701a      	strb	r2, [r3, #0]
 8005cc0:	e7e8      	b.n	8005c94 <_svfprintf_r+0x990>
 8005cc2:	f04a 0a10 	orr.w	sl, sl, #16
 8005cc6:	f01a 0f20 	tst.w	sl, #32
 8005cca:	d01e      	beq.n	8005d0a <_svfprintf_r+0xa06>
 8005ccc:	3607      	adds	r6, #7
 8005cce:	f026 0307 	bic.w	r3, r6, #7
 8005cd2:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8005cd6:	930a      	str	r3, [sp, #40]	; 0x28
 8005cd8:	2300      	movs	r3, #0
 8005cda:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 8005cde:	2200      	movs	r2, #0
 8005ce0:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 8005ce4:	f1b8 3fff 	cmp.w	r8, #4294967295	; 0xffffffff
 8005ce8:	f000 84b1 	beq.w	800664e <_svfprintf_r+0x134a>
 8005cec:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 8005cf0:	920c      	str	r2, [sp, #48]	; 0x30
 8005cf2:	ea56 0207 	orrs.w	r2, r6, r7
 8005cf6:	f040 84b0 	bne.w	800665a <_svfprintf_r+0x1356>
 8005cfa:	f1b8 0f00 	cmp.w	r8, #0
 8005cfe:	f000 8103 	beq.w	8005f08 <_svfprintf_r+0xc04>
 8005d02:	2b01      	cmp	r3, #1
 8005d04:	f040 84ac 	bne.w	8006660 <_svfprintf_r+0x135c>
 8005d08:	e098      	b.n	8005e3c <_svfprintf_r+0xb38>
 8005d0a:	1d33      	adds	r3, r6, #4
 8005d0c:	f01a 0f10 	tst.w	sl, #16
 8005d10:	930a      	str	r3, [sp, #40]	; 0x28
 8005d12:	d001      	beq.n	8005d18 <_svfprintf_r+0xa14>
 8005d14:	6836      	ldr	r6, [r6, #0]
 8005d16:	e003      	b.n	8005d20 <_svfprintf_r+0xa1c>
 8005d18:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8005d1c:	d002      	beq.n	8005d24 <_svfprintf_r+0xa20>
 8005d1e:	8836      	ldrh	r6, [r6, #0]
 8005d20:	2700      	movs	r7, #0
 8005d22:	e7d9      	b.n	8005cd8 <_svfprintf_r+0x9d4>
 8005d24:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8005d28:	d0f4      	beq.n	8005d14 <_svfprintf_r+0xa10>
 8005d2a:	7836      	ldrb	r6, [r6, #0]
 8005d2c:	e7f8      	b.n	8005d20 <_svfprintf_r+0xa1c>
 8005d2e:	4633      	mov	r3, r6
 8005d30:	f853 6b04 	ldr.w	r6, [r3], #4
 8005d34:	2278      	movs	r2, #120	; 0x78
 8005d36:	930a      	str	r3, [sp, #40]	; 0x28
 8005d38:	f647 0330 	movw	r3, #30768	; 0x7830
 8005d3c:	f8ad 307c 	strh.w	r3, [sp, #124]	; 0x7c
 8005d40:	4ba8      	ldr	r3, [pc, #672]	; (8005fe4 <_svfprintf_r+0xce0>)
 8005d42:	2700      	movs	r7, #0
 8005d44:	931b      	str	r3, [sp, #108]	; 0x6c
 8005d46:	f04a 0a02 	orr.w	sl, sl, #2
 8005d4a:	2302      	movs	r3, #2
 8005d4c:	920b      	str	r2, [sp, #44]	; 0x2c
 8005d4e:	e7c6      	b.n	8005cde <_svfprintf_r+0x9da>
 8005d50:	4632      	mov	r2, r6
 8005d52:	2500      	movs	r5, #0
 8005d54:	f852 3b04 	ldr.w	r3, [r2], #4
 8005d58:	f1b8 3fff 	cmp.w	r8, #4294967295	; 0xffffffff
 8005d5c:	9307      	str	r3, [sp, #28]
 8005d5e:	920a      	str	r2, [sp, #40]	; 0x28
 8005d60:	f88d 507b 	strb.w	r5, [sp, #123]	; 0x7b
 8005d64:	d010      	beq.n	8005d88 <_svfprintf_r+0xa84>
 8005d66:	4642      	mov	r2, r8
 8005d68:	4629      	mov	r1, r5
 8005d6a:	9807      	ldr	r0, [sp, #28]
 8005d6c:	f003 fa26 	bl	80091bc <memchr>
 8005d70:	4607      	mov	r7, r0
 8005d72:	2800      	cmp	r0, #0
 8005d74:	f43f ac85 	beq.w	8005682 <_svfprintf_r+0x37e>
 8005d78:	9b07      	ldr	r3, [sp, #28]
 8005d7a:	462f      	mov	r7, r5
 8005d7c:	462e      	mov	r6, r5
 8005d7e:	e9cd 550c 	strd	r5, r5, [sp, #48]	; 0x30
 8005d82:	eba0 0803 	sub.w	r8, r0, r3
 8005d86:	e5c8      	b.n	800591a <_svfprintf_r+0x616>
 8005d88:	9807      	ldr	r0, [sp, #28]
 8005d8a:	f7fa f9e1 	bl	8000150 <strlen>
 8005d8e:	462f      	mov	r7, r5
 8005d90:	4680      	mov	r8, r0
 8005d92:	e476      	b.n	8005682 <_svfprintf_r+0x37e>
 8005d94:	f04a 0a10 	orr.w	sl, sl, #16
 8005d98:	f01a 0f20 	tst.w	sl, #32
 8005d9c:	d007      	beq.n	8005dae <_svfprintf_r+0xaaa>
 8005d9e:	3607      	adds	r6, #7
 8005da0:	f026 0307 	bic.w	r3, r6, #7
 8005da4:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8005da8:	930a      	str	r3, [sp, #40]	; 0x28
 8005daa:	2301      	movs	r3, #1
 8005dac:	e797      	b.n	8005cde <_svfprintf_r+0x9da>
 8005dae:	1d33      	adds	r3, r6, #4
 8005db0:	f01a 0f10 	tst.w	sl, #16
 8005db4:	930a      	str	r3, [sp, #40]	; 0x28
 8005db6:	d001      	beq.n	8005dbc <_svfprintf_r+0xab8>
 8005db8:	6836      	ldr	r6, [r6, #0]
 8005dba:	e003      	b.n	8005dc4 <_svfprintf_r+0xac0>
 8005dbc:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8005dc0:	d002      	beq.n	8005dc8 <_svfprintf_r+0xac4>
 8005dc2:	8836      	ldrh	r6, [r6, #0]
 8005dc4:	2700      	movs	r7, #0
 8005dc6:	e7f0      	b.n	8005daa <_svfprintf_r+0xaa6>
 8005dc8:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8005dcc:	d0f4      	beq.n	8005db8 <_svfprintf_r+0xab4>
 8005dce:	7836      	ldrb	r6, [r6, #0]
 8005dd0:	e7f8      	b.n	8005dc4 <_svfprintf_r+0xac0>
 8005dd2:	4b85      	ldr	r3, [pc, #532]	; (8005fe8 <_svfprintf_r+0xce4>)
 8005dd4:	f01a 0f20 	tst.w	sl, #32
 8005dd8:	931b      	str	r3, [sp, #108]	; 0x6c
 8005dda:	d019      	beq.n	8005e10 <_svfprintf_r+0xb0c>
 8005ddc:	3607      	adds	r6, #7
 8005dde:	f026 0307 	bic.w	r3, r6, #7
 8005de2:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8005de6:	930a      	str	r3, [sp, #40]	; 0x28
 8005de8:	f01a 0f01 	tst.w	sl, #1
 8005dec:	d00a      	beq.n	8005e04 <_svfprintf_r+0xb00>
 8005dee:	ea56 0307 	orrs.w	r3, r6, r7
 8005df2:	d007      	beq.n	8005e04 <_svfprintf_r+0xb00>
 8005df4:	2330      	movs	r3, #48	; 0x30
 8005df6:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8005dfa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005dfc:	f04a 0a02 	orr.w	sl, sl, #2
 8005e00:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8005e04:	2302      	movs	r3, #2
 8005e06:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 8005e0a:	e768      	b.n	8005cde <_svfprintf_r+0x9da>
 8005e0c:	4b75      	ldr	r3, [pc, #468]	; (8005fe4 <_svfprintf_r+0xce0>)
 8005e0e:	e7e1      	b.n	8005dd4 <_svfprintf_r+0xad0>
 8005e10:	1d33      	adds	r3, r6, #4
 8005e12:	f01a 0f10 	tst.w	sl, #16
 8005e16:	930a      	str	r3, [sp, #40]	; 0x28
 8005e18:	d001      	beq.n	8005e1e <_svfprintf_r+0xb1a>
 8005e1a:	6836      	ldr	r6, [r6, #0]
 8005e1c:	e003      	b.n	8005e26 <_svfprintf_r+0xb22>
 8005e1e:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8005e22:	d002      	beq.n	8005e2a <_svfprintf_r+0xb26>
 8005e24:	8836      	ldrh	r6, [r6, #0]
 8005e26:	2700      	movs	r7, #0
 8005e28:	e7de      	b.n	8005de8 <_svfprintf_r+0xae4>
 8005e2a:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8005e2e:	d0f4      	beq.n	8005e1a <_svfprintf_r+0xb16>
 8005e30:	7836      	ldrb	r6, [r6, #0]
 8005e32:	e7f8      	b.n	8005e26 <_svfprintf_r+0xb22>
 8005e34:	2f00      	cmp	r7, #0
 8005e36:	bf08      	it	eq
 8005e38:	2e0a      	cmpeq	r6, #10
 8005e3a:	d206      	bcs.n	8005e4a <_svfprintf_r+0xb46>
 8005e3c:	3630      	adds	r6, #48	; 0x30
 8005e3e:	f88d 6147 	strb.w	r6, [sp, #327]	; 0x147
 8005e42:	f20d 1347 	addw	r3, sp, #327	; 0x147
 8005e46:	f000 bc2d 	b.w	80066a4 <_svfprintf_r+0x13a0>
 8005e4a:	2300      	movs	r3, #0
 8005e4c:	9308      	str	r3, [sp, #32]
 8005e4e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005e50:	ad52      	add	r5, sp, #328	; 0x148
 8005e52:	f403 6a80 	and.w	sl, r3, #1024	; 0x400
 8005e56:	1e6b      	subs	r3, r5, #1
 8005e58:	9307      	str	r3, [sp, #28]
 8005e5a:	220a      	movs	r2, #10
 8005e5c:	2300      	movs	r3, #0
 8005e5e:	4630      	mov	r0, r6
 8005e60:	4639      	mov	r1, r7
 8005e62:	f7fa fe61 	bl	8000b28 <__aeabi_uldivmod>
 8005e66:	9b08      	ldr	r3, [sp, #32]
 8005e68:	3230      	adds	r2, #48	; 0x30
 8005e6a:	3301      	adds	r3, #1
 8005e6c:	f805 2c01 	strb.w	r2, [r5, #-1]
 8005e70:	9308      	str	r3, [sp, #32]
 8005e72:	f1ba 0f00 	cmp.w	sl, #0
 8005e76:	d019      	beq.n	8005eac <_svfprintf_r+0xba8>
 8005e78:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005e7a:	9a08      	ldr	r2, [sp, #32]
 8005e7c:	781b      	ldrb	r3, [r3, #0]
 8005e7e:	429a      	cmp	r2, r3
 8005e80:	d114      	bne.n	8005eac <_svfprintf_r+0xba8>
 8005e82:	2aff      	cmp	r2, #255	; 0xff
 8005e84:	d012      	beq.n	8005eac <_svfprintf_r+0xba8>
 8005e86:	2f00      	cmp	r7, #0
 8005e88:	bf08      	it	eq
 8005e8a:	2e0a      	cmpeq	r6, #10
 8005e8c:	d30e      	bcc.n	8005eac <_svfprintf_r+0xba8>
 8005e8e:	9b07      	ldr	r3, [sp, #28]
 8005e90:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8005e92:	9919      	ldr	r1, [sp, #100]	; 0x64
 8005e94:	1a9b      	subs	r3, r3, r2
 8005e96:	4618      	mov	r0, r3
 8005e98:	9307      	str	r3, [sp, #28]
 8005e9a:	f003 ff1a 	bl	8009cd2 <strncpy>
 8005e9e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005ea0:	785d      	ldrb	r5, [r3, #1]
 8005ea2:	b1ed      	cbz	r5, 8005ee0 <_svfprintf_r+0xbdc>
 8005ea4:	3301      	adds	r3, #1
 8005ea6:	930e      	str	r3, [sp, #56]	; 0x38
 8005ea8:	2300      	movs	r3, #0
 8005eaa:	9308      	str	r3, [sp, #32]
 8005eac:	220a      	movs	r2, #10
 8005eae:	2300      	movs	r3, #0
 8005eb0:	4630      	mov	r0, r6
 8005eb2:	4639      	mov	r1, r7
 8005eb4:	f7fa fe38 	bl	8000b28 <__aeabi_uldivmod>
 8005eb8:	2f00      	cmp	r7, #0
 8005eba:	bf08      	it	eq
 8005ebc:	2e0a      	cmpeq	r6, #10
 8005ebe:	d20b      	bcs.n	8005ed8 <_svfprintf_r+0xbd4>
 8005ec0:	2700      	movs	r7, #0
 8005ec2:	9b07      	ldr	r3, [sp, #28]
 8005ec4:	aa52      	add	r2, sp, #328	; 0x148
 8005ec6:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005eca:	4646      	mov	r6, r8
 8005ecc:	eba2 0803 	sub.w	r8, r2, r3
 8005ed0:	463d      	mov	r5, r7
 8005ed2:	e9cd 770c 	strd	r7, r7, [sp, #48]	; 0x30
 8005ed6:	e520      	b.n	800591a <_svfprintf_r+0x616>
 8005ed8:	4606      	mov	r6, r0
 8005eda:	460f      	mov	r7, r1
 8005edc:	9d07      	ldr	r5, [sp, #28]
 8005ede:	e7ba      	b.n	8005e56 <_svfprintf_r+0xb52>
 8005ee0:	9508      	str	r5, [sp, #32]
 8005ee2:	e7e3      	b.n	8005eac <_svfprintf_r+0xba8>
 8005ee4:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8005ee6:	f006 030f 	and.w	r3, r6, #15
 8005eea:	5cd3      	ldrb	r3, [r2, r3]
 8005eec:	9a07      	ldr	r2, [sp, #28]
 8005eee:	f802 3d01 	strb.w	r3, [r2, #-1]!
 8005ef2:	0933      	lsrs	r3, r6, #4
 8005ef4:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8005ef8:	9207      	str	r2, [sp, #28]
 8005efa:	093a      	lsrs	r2, r7, #4
 8005efc:	461e      	mov	r6, r3
 8005efe:	4617      	mov	r7, r2
 8005f00:	ea56 0307 	orrs.w	r3, r6, r7
 8005f04:	d1ee      	bne.n	8005ee4 <_svfprintf_r+0xbe0>
 8005f06:	e7db      	b.n	8005ec0 <_svfprintf_r+0xbbc>
 8005f08:	b933      	cbnz	r3, 8005f18 <_svfprintf_r+0xc14>
 8005f0a:	f01a 0f01 	tst.w	sl, #1
 8005f0e:	d003      	beq.n	8005f18 <_svfprintf_r+0xc14>
 8005f10:	2330      	movs	r3, #48	; 0x30
 8005f12:	f88d 3147 	strb.w	r3, [sp, #327]	; 0x147
 8005f16:	e794      	b.n	8005e42 <_svfprintf_r+0xb3e>
 8005f18:	ab52      	add	r3, sp, #328	; 0x148
 8005f1a:	e3c3      	b.n	80066a4 <_svfprintf_r+0x13a0>
 8005f1c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	f000 838a 	beq.w	8006638 <_svfprintf_r+0x1334>
 8005f24:	2000      	movs	r0, #0
 8005f26:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8005f2a:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 8005f2e:	960a      	str	r6, [sp, #40]	; 0x28
 8005f30:	f7ff bb3f 	b.w	80055b2 <_svfprintf_r+0x2ae>
 8005f34:	2010      	movs	r0, #16
 8005f36:	2b07      	cmp	r3, #7
 8005f38:	4402      	add	r2, r0
 8005f3a:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8005f3e:	6060      	str	r0, [r4, #4]
 8005f40:	dd08      	ble.n	8005f54 <_svfprintf_r+0xc50>
 8005f42:	4659      	mov	r1, fp
 8005f44:	4648      	mov	r0, r9
 8005f46:	aa26      	add	r2, sp, #152	; 0x98
 8005f48:	f003 fed6 	bl	8009cf8 <__ssprint_r>
 8005f4c:	2800      	cmp	r0, #0
 8005f4e:	f040 8351 	bne.w	80065f4 <_svfprintf_r+0x12f0>
 8005f52:	a929      	add	r1, sp, #164	; 0xa4
 8005f54:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005f56:	460c      	mov	r4, r1
 8005f58:	3b10      	subs	r3, #16
 8005f5a:	9317      	str	r3, [sp, #92]	; 0x5c
 8005f5c:	e4f9      	b.n	8005952 <_svfprintf_r+0x64e>
 8005f5e:	460c      	mov	r4, r1
 8005f60:	e513      	b.n	800598a <_svfprintf_r+0x686>
 8005f62:	4659      	mov	r1, fp
 8005f64:	4648      	mov	r0, r9
 8005f66:	aa26      	add	r2, sp, #152	; 0x98
 8005f68:	f003 fec6 	bl	8009cf8 <__ssprint_r>
 8005f6c:	2800      	cmp	r0, #0
 8005f6e:	f040 8341 	bne.w	80065f4 <_svfprintf_r+0x12f0>
 8005f72:	ac29      	add	r4, sp, #164	; 0xa4
 8005f74:	e51b      	b.n	80059ae <_svfprintf_r+0x6aa>
 8005f76:	4659      	mov	r1, fp
 8005f78:	4648      	mov	r0, r9
 8005f7a:	aa26      	add	r2, sp, #152	; 0x98
 8005f7c:	f003 febc 	bl	8009cf8 <__ssprint_r>
 8005f80:	2800      	cmp	r0, #0
 8005f82:	f040 8337 	bne.w	80065f4 <_svfprintf_r+0x12f0>
 8005f86:	ac29      	add	r4, sp, #164	; 0xa4
 8005f88:	e521      	b.n	80059ce <_svfprintf_r+0x6ca>
 8005f8a:	2010      	movs	r0, #16
 8005f8c:	2b07      	cmp	r3, #7
 8005f8e:	4402      	add	r2, r0
 8005f90:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8005f94:	6060      	str	r0, [r4, #4]
 8005f96:	dd08      	ble.n	8005faa <_svfprintf_r+0xca6>
 8005f98:	4659      	mov	r1, fp
 8005f9a:	4648      	mov	r0, r9
 8005f9c:	aa26      	add	r2, sp, #152	; 0x98
 8005f9e:	f003 feab 	bl	8009cf8 <__ssprint_r>
 8005fa2:	2800      	cmp	r0, #0
 8005fa4:	f040 8326 	bne.w	80065f4 <_svfprintf_r+0x12f0>
 8005fa8:	a929      	add	r1, sp, #164	; 0xa4
 8005faa:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005fac:	460c      	mov	r4, r1
 8005fae:	3b10      	subs	r3, #16
 8005fb0:	9317      	str	r3, [sp, #92]	; 0x5c
 8005fb2:	e515      	b.n	80059e0 <_svfprintf_r+0x6dc>
 8005fb4:	460c      	mov	r4, r1
 8005fb6:	e52f      	b.n	8005a18 <_svfprintf_r+0x714>
 8005fb8:	2010      	movs	r0, #16
 8005fba:	2b07      	cmp	r3, #7
 8005fbc:	4402      	add	r2, r0
 8005fbe:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8005fc2:	6060      	str	r0, [r4, #4]
 8005fc4:	dd08      	ble.n	8005fd8 <_svfprintf_r+0xcd4>
 8005fc6:	4659      	mov	r1, fp
 8005fc8:	4648      	mov	r0, r9
 8005fca:	aa26      	add	r2, sp, #152	; 0x98
 8005fcc:	f003 fe94 	bl	8009cf8 <__ssprint_r>
 8005fd0:	2800      	cmp	r0, #0
 8005fd2:	f040 830f 	bne.w	80065f4 <_svfprintf_r+0x12f0>
 8005fd6:	a929      	add	r1, sp, #164	; 0xa4
 8005fd8:	460c      	mov	r4, r1
 8005fda:	3e10      	subs	r6, #16
 8005fdc:	e520      	b.n	8005a20 <_svfprintf_r+0x71c>
 8005fde:	460c      	mov	r4, r1
 8005fe0:	e546      	b.n	8005a70 <_svfprintf_r+0x76c>
 8005fe2:	bf00      	nop
 8005fe4:	0800b3e4 	.word	0x0800b3e4
 8005fe8:	0800b3f5 	.word	0x0800b3f5
 8005fec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005fee:	2b65      	cmp	r3, #101	; 0x65
 8005ff0:	f340 824a 	ble.w	8006488 <_svfprintf_r+0x1184>
 8005ff4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005ff8:	2200      	movs	r2, #0
 8005ffa:	2300      	movs	r3, #0
 8005ffc:	f7fa fcd4 	bl	80009a8 <__aeabi_dcmpeq>
 8006000:	2800      	cmp	r0, #0
 8006002:	d06a      	beq.n	80060da <_svfprintf_r+0xdd6>
 8006004:	4b6f      	ldr	r3, [pc, #444]	; (80061c4 <_svfprintf_r+0xec0>)
 8006006:	6023      	str	r3, [r4, #0]
 8006008:	2301      	movs	r3, #1
 800600a:	441e      	add	r6, r3
 800600c:	6063      	str	r3, [r4, #4]
 800600e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006010:	9628      	str	r6, [sp, #160]	; 0xa0
 8006012:	3301      	adds	r3, #1
 8006014:	2b07      	cmp	r3, #7
 8006016:	9327      	str	r3, [sp, #156]	; 0x9c
 8006018:	dc38      	bgt.n	800608c <_svfprintf_r+0xd88>
 800601a:	3408      	adds	r4, #8
 800601c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800601e:	9a08      	ldr	r2, [sp, #32]
 8006020:	4293      	cmp	r3, r2
 8006022:	db03      	blt.n	800602c <_svfprintf_r+0xd28>
 8006024:	f01a 0f01 	tst.w	sl, #1
 8006028:	f43f ad33 	beq.w	8005a92 <_svfprintf_r+0x78e>
 800602c:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800602e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006030:	6023      	str	r3, [r4, #0]
 8006032:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006034:	6063      	str	r3, [r4, #4]
 8006036:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006038:	4413      	add	r3, r2
 800603a:	9328      	str	r3, [sp, #160]	; 0xa0
 800603c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800603e:	3301      	adds	r3, #1
 8006040:	2b07      	cmp	r3, #7
 8006042:	9327      	str	r3, [sp, #156]	; 0x9c
 8006044:	dc2c      	bgt.n	80060a0 <_svfprintf_r+0xd9c>
 8006046:	3408      	adds	r4, #8
 8006048:	9b08      	ldr	r3, [sp, #32]
 800604a:	1e5d      	subs	r5, r3, #1
 800604c:	2d00      	cmp	r5, #0
 800604e:	f77f ad20 	ble.w	8005a92 <_svfprintf_r+0x78e>
 8006052:	f04f 0810 	mov.w	r8, #16
 8006056:	4e5c      	ldr	r6, [pc, #368]	; (80061c8 <_svfprintf_r+0xec4>)
 8006058:	2d10      	cmp	r5, #16
 800605a:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800605e:	f104 0108 	add.w	r1, r4, #8
 8006062:	f103 0301 	add.w	r3, r3, #1
 8006066:	6026      	str	r6, [r4, #0]
 8006068:	dc24      	bgt.n	80060b4 <_svfprintf_r+0xdb0>
 800606a:	6065      	str	r5, [r4, #4]
 800606c:	2b07      	cmp	r3, #7
 800606e:	4415      	add	r5, r2
 8006070:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8006074:	f340 829c 	ble.w	80065b0 <_svfprintf_r+0x12ac>
 8006078:	4659      	mov	r1, fp
 800607a:	4648      	mov	r0, r9
 800607c:	aa26      	add	r2, sp, #152	; 0x98
 800607e:	f003 fe3b 	bl	8009cf8 <__ssprint_r>
 8006082:	2800      	cmp	r0, #0
 8006084:	f040 82b6 	bne.w	80065f4 <_svfprintf_r+0x12f0>
 8006088:	ac29      	add	r4, sp, #164	; 0xa4
 800608a:	e502      	b.n	8005a92 <_svfprintf_r+0x78e>
 800608c:	4659      	mov	r1, fp
 800608e:	4648      	mov	r0, r9
 8006090:	aa26      	add	r2, sp, #152	; 0x98
 8006092:	f003 fe31 	bl	8009cf8 <__ssprint_r>
 8006096:	2800      	cmp	r0, #0
 8006098:	f040 82ac 	bne.w	80065f4 <_svfprintf_r+0x12f0>
 800609c:	ac29      	add	r4, sp, #164	; 0xa4
 800609e:	e7bd      	b.n	800601c <_svfprintf_r+0xd18>
 80060a0:	4659      	mov	r1, fp
 80060a2:	4648      	mov	r0, r9
 80060a4:	aa26      	add	r2, sp, #152	; 0x98
 80060a6:	f003 fe27 	bl	8009cf8 <__ssprint_r>
 80060aa:	2800      	cmp	r0, #0
 80060ac:	f040 82a2 	bne.w	80065f4 <_svfprintf_r+0x12f0>
 80060b0:	ac29      	add	r4, sp, #164	; 0xa4
 80060b2:	e7c9      	b.n	8006048 <_svfprintf_r+0xd44>
 80060b4:	3210      	adds	r2, #16
 80060b6:	2b07      	cmp	r3, #7
 80060b8:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80060bc:	f8c4 8004 	str.w	r8, [r4, #4]
 80060c0:	dd08      	ble.n	80060d4 <_svfprintf_r+0xdd0>
 80060c2:	4659      	mov	r1, fp
 80060c4:	4648      	mov	r0, r9
 80060c6:	aa26      	add	r2, sp, #152	; 0x98
 80060c8:	f003 fe16 	bl	8009cf8 <__ssprint_r>
 80060cc:	2800      	cmp	r0, #0
 80060ce:	f040 8291 	bne.w	80065f4 <_svfprintf_r+0x12f0>
 80060d2:	a929      	add	r1, sp, #164	; 0xa4
 80060d4:	460c      	mov	r4, r1
 80060d6:	3d10      	subs	r5, #16
 80060d8:	e7be      	b.n	8006058 <_svfprintf_r+0xd54>
 80060da:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80060dc:	2b00      	cmp	r3, #0
 80060de:	dc75      	bgt.n	80061cc <_svfprintf_r+0xec8>
 80060e0:	4b38      	ldr	r3, [pc, #224]	; (80061c4 <_svfprintf_r+0xec0>)
 80060e2:	6023      	str	r3, [r4, #0]
 80060e4:	2301      	movs	r3, #1
 80060e6:	441e      	add	r6, r3
 80060e8:	6063      	str	r3, [r4, #4]
 80060ea:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80060ec:	9628      	str	r6, [sp, #160]	; 0xa0
 80060ee:	3301      	adds	r3, #1
 80060f0:	2b07      	cmp	r3, #7
 80060f2:	9327      	str	r3, [sp, #156]	; 0x9c
 80060f4:	dc3e      	bgt.n	8006174 <_svfprintf_r+0xe70>
 80060f6:	3408      	adds	r4, #8
 80060f8:	9908      	ldr	r1, [sp, #32]
 80060fa:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80060fc:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80060fe:	430a      	orrs	r2, r1
 8006100:	f00a 0101 	and.w	r1, sl, #1
 8006104:	430a      	orrs	r2, r1
 8006106:	f43f acc4 	beq.w	8005a92 <_svfprintf_r+0x78e>
 800610a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800610c:	6022      	str	r2, [r4, #0]
 800610e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006110:	4413      	add	r3, r2
 8006112:	9328      	str	r3, [sp, #160]	; 0xa0
 8006114:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006116:	6062      	str	r2, [r4, #4]
 8006118:	3301      	adds	r3, #1
 800611a:	2b07      	cmp	r3, #7
 800611c:	9327      	str	r3, [sp, #156]	; 0x9c
 800611e:	dc33      	bgt.n	8006188 <_svfprintf_r+0xe84>
 8006120:	3408      	adds	r4, #8
 8006122:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8006124:	2d00      	cmp	r5, #0
 8006126:	da1c      	bge.n	8006162 <_svfprintf_r+0xe5e>
 8006128:	4623      	mov	r3, r4
 800612a:	f04f 0810 	mov.w	r8, #16
 800612e:	4e26      	ldr	r6, [pc, #152]	; (80061c8 <_svfprintf_r+0xec4>)
 8006130:	426d      	negs	r5, r5
 8006132:	2d10      	cmp	r5, #16
 8006134:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 8006138:	f104 0408 	add.w	r4, r4, #8
 800613c:	f102 0201 	add.w	r2, r2, #1
 8006140:	601e      	str	r6, [r3, #0]
 8006142:	dc2b      	bgt.n	800619c <_svfprintf_r+0xe98>
 8006144:	605d      	str	r5, [r3, #4]
 8006146:	2a07      	cmp	r2, #7
 8006148:	440d      	add	r5, r1
 800614a:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 800614e:	dd08      	ble.n	8006162 <_svfprintf_r+0xe5e>
 8006150:	4659      	mov	r1, fp
 8006152:	4648      	mov	r0, r9
 8006154:	aa26      	add	r2, sp, #152	; 0x98
 8006156:	f003 fdcf 	bl	8009cf8 <__ssprint_r>
 800615a:	2800      	cmp	r0, #0
 800615c:	f040 824a 	bne.w	80065f4 <_svfprintf_r+0x12f0>
 8006160:	ac29      	add	r4, sp, #164	; 0xa4
 8006162:	9b07      	ldr	r3, [sp, #28]
 8006164:	9a08      	ldr	r2, [sp, #32]
 8006166:	6023      	str	r3, [r4, #0]
 8006168:	9b08      	ldr	r3, [sp, #32]
 800616a:	6063      	str	r3, [r4, #4]
 800616c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800616e:	4413      	add	r3, r2
 8006170:	9328      	str	r3, [sp, #160]	; 0xa0
 8006172:	e487      	b.n	8005a84 <_svfprintf_r+0x780>
 8006174:	4659      	mov	r1, fp
 8006176:	4648      	mov	r0, r9
 8006178:	aa26      	add	r2, sp, #152	; 0x98
 800617a:	f003 fdbd 	bl	8009cf8 <__ssprint_r>
 800617e:	2800      	cmp	r0, #0
 8006180:	f040 8238 	bne.w	80065f4 <_svfprintf_r+0x12f0>
 8006184:	ac29      	add	r4, sp, #164	; 0xa4
 8006186:	e7b7      	b.n	80060f8 <_svfprintf_r+0xdf4>
 8006188:	4659      	mov	r1, fp
 800618a:	4648      	mov	r0, r9
 800618c:	aa26      	add	r2, sp, #152	; 0x98
 800618e:	f003 fdb3 	bl	8009cf8 <__ssprint_r>
 8006192:	2800      	cmp	r0, #0
 8006194:	f040 822e 	bne.w	80065f4 <_svfprintf_r+0x12f0>
 8006198:	ac29      	add	r4, sp, #164	; 0xa4
 800619a:	e7c2      	b.n	8006122 <_svfprintf_r+0xe1e>
 800619c:	3110      	adds	r1, #16
 800619e:	2a07      	cmp	r2, #7
 80061a0:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 80061a4:	f8c3 8004 	str.w	r8, [r3, #4]
 80061a8:	dd08      	ble.n	80061bc <_svfprintf_r+0xeb8>
 80061aa:	4659      	mov	r1, fp
 80061ac:	4648      	mov	r0, r9
 80061ae:	aa26      	add	r2, sp, #152	; 0x98
 80061b0:	f003 fda2 	bl	8009cf8 <__ssprint_r>
 80061b4:	2800      	cmp	r0, #0
 80061b6:	f040 821d 	bne.w	80065f4 <_svfprintf_r+0x12f0>
 80061ba:	ac29      	add	r4, sp, #164	; 0xa4
 80061bc:	4623      	mov	r3, r4
 80061be:	3d10      	subs	r5, #16
 80061c0:	e7b7      	b.n	8006132 <_svfprintf_r+0xe2e>
 80061c2:	bf00      	nop
 80061c4:	0800b406 	.word	0x0800b406
 80061c8:	0800b418 	.word	0x0800b418
 80061cc:	9b08      	ldr	r3, [sp, #32]
 80061ce:	42ab      	cmp	r3, r5
 80061d0:	bfa8      	it	ge
 80061d2:	462b      	movge	r3, r5
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	4698      	mov	r8, r3
 80061d8:	dd0b      	ble.n	80061f2 <_svfprintf_r+0xeee>
 80061da:	9b07      	ldr	r3, [sp, #28]
 80061dc:	4446      	add	r6, r8
 80061de:	e9c4 3800 	strd	r3, r8, [r4]
 80061e2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80061e4:	9628      	str	r6, [sp, #160]	; 0xa0
 80061e6:	3301      	adds	r3, #1
 80061e8:	2b07      	cmp	r3, #7
 80061ea:	9327      	str	r3, [sp, #156]	; 0x9c
 80061ec:	f300 808f 	bgt.w	800630e <_svfprintf_r+0x100a>
 80061f0:	3408      	adds	r4, #8
 80061f2:	f1b8 0f00 	cmp.w	r8, #0
 80061f6:	bfb4      	ite	lt
 80061f8:	462e      	movlt	r6, r5
 80061fa:	eba5 0608 	subge.w	r6, r5, r8
 80061fe:	2e00      	cmp	r6, #0
 8006200:	dd1c      	ble.n	800623c <_svfprintf_r+0xf38>
 8006202:	f8df 8280 	ldr.w	r8, [pc, #640]	; 8006484 <_svfprintf_r+0x1180>
 8006206:	2e10      	cmp	r6, #16
 8006208:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800620c:	f104 0108 	add.w	r1, r4, #8
 8006210:	f103 0301 	add.w	r3, r3, #1
 8006214:	f8c4 8000 	str.w	r8, [r4]
 8006218:	f300 8083 	bgt.w	8006322 <_svfprintf_r+0x101e>
 800621c:	6066      	str	r6, [r4, #4]
 800621e:	2b07      	cmp	r3, #7
 8006220:	4416      	add	r6, r2
 8006222:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8006226:	f340 808f 	ble.w	8006348 <_svfprintf_r+0x1044>
 800622a:	4659      	mov	r1, fp
 800622c:	4648      	mov	r0, r9
 800622e:	aa26      	add	r2, sp, #152	; 0x98
 8006230:	f003 fd62 	bl	8009cf8 <__ssprint_r>
 8006234:	2800      	cmp	r0, #0
 8006236:	f040 81dd 	bne.w	80065f4 <_svfprintf_r+0x12f0>
 800623a:	ac29      	add	r4, sp, #164	; 0xa4
 800623c:	9b07      	ldr	r3, [sp, #28]
 800623e:	f41a 6f80 	tst.w	sl, #1024	; 0x400
 8006242:	441d      	add	r5, r3
 8006244:	d00c      	beq.n	8006260 <_svfprintf_r+0xf5c>
 8006246:	4e8f      	ldr	r6, [pc, #572]	; (8006484 <_svfprintf_r+0x1180>)
 8006248:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800624a:	2b00      	cmp	r3, #0
 800624c:	d17e      	bne.n	800634c <_svfprintf_r+0x1048>
 800624e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006250:	2b00      	cmp	r3, #0
 8006252:	d17e      	bne.n	8006352 <_svfprintf_r+0x104e>
 8006254:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 8006258:	4413      	add	r3, r2
 800625a:	429d      	cmp	r5, r3
 800625c:	bf28      	it	cs
 800625e:	461d      	movcs	r5, r3
 8006260:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006262:	9a08      	ldr	r2, [sp, #32]
 8006264:	4293      	cmp	r3, r2
 8006266:	db02      	blt.n	800626e <_svfprintf_r+0xf6a>
 8006268:	f01a 0f01 	tst.w	sl, #1
 800626c:	d00e      	beq.n	800628c <_svfprintf_r+0xf88>
 800626e:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8006270:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006272:	6023      	str	r3, [r4, #0]
 8006274:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006276:	6063      	str	r3, [r4, #4]
 8006278:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800627a:	4413      	add	r3, r2
 800627c:	9328      	str	r3, [sp, #160]	; 0xa0
 800627e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006280:	3301      	adds	r3, #1
 8006282:	2b07      	cmp	r3, #7
 8006284:	9327      	str	r3, [sp, #156]	; 0x9c
 8006286:	f300 80e8 	bgt.w	800645a <_svfprintf_r+0x1156>
 800628a:	3408      	adds	r4, #8
 800628c:	9e20      	ldr	r6, [sp, #128]	; 0x80
 800628e:	e9dd 3107 	ldrd	r3, r1, [sp, #28]
 8006292:	440b      	add	r3, r1
 8006294:	1b8e      	subs	r6, r1, r6
 8006296:	1b5a      	subs	r2, r3, r5
 8006298:	4296      	cmp	r6, r2
 800629a:	bfa8      	it	ge
 800629c:	4616      	movge	r6, r2
 800629e:	2e00      	cmp	r6, #0
 80062a0:	dd0b      	ble.n	80062ba <_svfprintf_r+0xfb6>
 80062a2:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80062a4:	e9c4 5600 	strd	r5, r6, [r4]
 80062a8:	4433      	add	r3, r6
 80062aa:	9328      	str	r3, [sp, #160]	; 0xa0
 80062ac:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80062ae:	3301      	adds	r3, #1
 80062b0:	2b07      	cmp	r3, #7
 80062b2:	9327      	str	r3, [sp, #156]	; 0x9c
 80062b4:	f300 80db 	bgt.w	800646e <_svfprintf_r+0x116a>
 80062b8:	3408      	adds	r4, #8
 80062ba:	9d20      	ldr	r5, [sp, #128]	; 0x80
 80062bc:	9b08      	ldr	r3, [sp, #32]
 80062be:	2e00      	cmp	r6, #0
 80062c0:	eba3 0505 	sub.w	r5, r3, r5
 80062c4:	bfa8      	it	ge
 80062c6:	1bad      	subge	r5, r5, r6
 80062c8:	2d00      	cmp	r5, #0
 80062ca:	f77f abe2 	ble.w	8005a92 <_svfprintf_r+0x78e>
 80062ce:	f04f 0810 	mov.w	r8, #16
 80062d2:	4e6c      	ldr	r6, [pc, #432]	; (8006484 <_svfprintf_r+0x1180>)
 80062d4:	2d10      	cmp	r5, #16
 80062d6:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80062da:	f104 0108 	add.w	r1, r4, #8
 80062de:	f103 0301 	add.w	r3, r3, #1
 80062e2:	6026      	str	r6, [r4, #0]
 80062e4:	f77f aec1 	ble.w	800606a <_svfprintf_r+0xd66>
 80062e8:	3210      	adds	r2, #16
 80062ea:	2b07      	cmp	r3, #7
 80062ec:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80062f0:	f8c4 8004 	str.w	r8, [r4, #4]
 80062f4:	dd08      	ble.n	8006308 <_svfprintf_r+0x1004>
 80062f6:	4659      	mov	r1, fp
 80062f8:	4648      	mov	r0, r9
 80062fa:	aa26      	add	r2, sp, #152	; 0x98
 80062fc:	f003 fcfc 	bl	8009cf8 <__ssprint_r>
 8006300:	2800      	cmp	r0, #0
 8006302:	f040 8177 	bne.w	80065f4 <_svfprintf_r+0x12f0>
 8006306:	a929      	add	r1, sp, #164	; 0xa4
 8006308:	460c      	mov	r4, r1
 800630a:	3d10      	subs	r5, #16
 800630c:	e7e2      	b.n	80062d4 <_svfprintf_r+0xfd0>
 800630e:	4659      	mov	r1, fp
 8006310:	4648      	mov	r0, r9
 8006312:	aa26      	add	r2, sp, #152	; 0x98
 8006314:	f003 fcf0 	bl	8009cf8 <__ssprint_r>
 8006318:	2800      	cmp	r0, #0
 800631a:	f040 816b 	bne.w	80065f4 <_svfprintf_r+0x12f0>
 800631e:	ac29      	add	r4, sp, #164	; 0xa4
 8006320:	e767      	b.n	80061f2 <_svfprintf_r+0xeee>
 8006322:	2010      	movs	r0, #16
 8006324:	2b07      	cmp	r3, #7
 8006326:	4402      	add	r2, r0
 8006328:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800632c:	6060      	str	r0, [r4, #4]
 800632e:	dd08      	ble.n	8006342 <_svfprintf_r+0x103e>
 8006330:	4659      	mov	r1, fp
 8006332:	4648      	mov	r0, r9
 8006334:	aa26      	add	r2, sp, #152	; 0x98
 8006336:	f003 fcdf 	bl	8009cf8 <__ssprint_r>
 800633a:	2800      	cmp	r0, #0
 800633c:	f040 815a 	bne.w	80065f4 <_svfprintf_r+0x12f0>
 8006340:	a929      	add	r1, sp, #164	; 0xa4
 8006342:	460c      	mov	r4, r1
 8006344:	3e10      	subs	r6, #16
 8006346:	e75e      	b.n	8006206 <_svfprintf_r+0xf02>
 8006348:	460c      	mov	r4, r1
 800634a:	e777      	b.n	800623c <_svfprintf_r+0xf38>
 800634c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800634e:	2b00      	cmp	r3, #0
 8006350:	d052      	beq.n	80063f8 <_svfprintf_r+0x10f4>
 8006352:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006354:	3b01      	subs	r3, #1
 8006356:	930c      	str	r3, [sp, #48]	; 0x30
 8006358:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800635a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800635c:	6023      	str	r3, [r4, #0]
 800635e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006360:	6063      	str	r3, [r4, #4]
 8006362:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006364:	4413      	add	r3, r2
 8006366:	9328      	str	r3, [sp, #160]	; 0xa0
 8006368:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800636a:	3301      	adds	r3, #1
 800636c:	2b07      	cmp	r3, #7
 800636e:	9327      	str	r3, [sp, #156]	; 0x9c
 8006370:	dc49      	bgt.n	8006406 <_svfprintf_r+0x1102>
 8006372:	3408      	adds	r4, #8
 8006374:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 8006378:	eb03 0802 	add.w	r8, r3, r2
 800637c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800637e:	eba8 0805 	sub.w	r8, r8, r5
 8006382:	781b      	ldrb	r3, [r3, #0]
 8006384:	4598      	cmp	r8, r3
 8006386:	bfa8      	it	ge
 8006388:	4698      	movge	r8, r3
 800638a:	f1b8 0f00 	cmp.w	r8, #0
 800638e:	dd0a      	ble.n	80063a6 <_svfprintf_r+0x10a2>
 8006390:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006392:	e9c4 5800 	strd	r5, r8, [r4]
 8006396:	4443      	add	r3, r8
 8006398:	9328      	str	r3, [sp, #160]	; 0xa0
 800639a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800639c:	3301      	adds	r3, #1
 800639e:	2b07      	cmp	r3, #7
 80063a0:	9327      	str	r3, [sp, #156]	; 0x9c
 80063a2:	dc3a      	bgt.n	800641a <_svfprintf_r+0x1116>
 80063a4:	3408      	adds	r4, #8
 80063a6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80063a8:	f1b8 0f00 	cmp.w	r8, #0
 80063ac:	781b      	ldrb	r3, [r3, #0]
 80063ae:	bfb4      	ite	lt
 80063b0:	4698      	movlt	r8, r3
 80063b2:	eba3 0808 	subge.w	r8, r3, r8
 80063b6:	f1b8 0f00 	cmp.w	r8, #0
 80063ba:	dd19      	ble.n	80063f0 <_svfprintf_r+0x10ec>
 80063bc:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 80063c0:	f1b8 0f10 	cmp.w	r8, #16
 80063c4:	f102 0201 	add.w	r2, r2, #1
 80063c8:	f104 0108 	add.w	r1, r4, #8
 80063cc:	6026      	str	r6, [r4, #0]
 80063ce:	dc2e      	bgt.n	800642e <_svfprintf_r+0x112a>
 80063d0:	4443      	add	r3, r8
 80063d2:	2a07      	cmp	r2, #7
 80063d4:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 80063d8:	f8c4 8004 	str.w	r8, [r4, #4]
 80063dc:	dd3b      	ble.n	8006456 <_svfprintf_r+0x1152>
 80063de:	4659      	mov	r1, fp
 80063e0:	4648      	mov	r0, r9
 80063e2:	aa26      	add	r2, sp, #152	; 0x98
 80063e4:	f003 fc88 	bl	8009cf8 <__ssprint_r>
 80063e8:	2800      	cmp	r0, #0
 80063ea:	f040 8103 	bne.w	80065f4 <_svfprintf_r+0x12f0>
 80063ee:	ac29      	add	r4, sp, #164	; 0xa4
 80063f0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80063f2:	781b      	ldrb	r3, [r3, #0]
 80063f4:	441d      	add	r5, r3
 80063f6:	e727      	b.n	8006248 <_svfprintf_r+0xf44>
 80063f8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80063fa:	3b01      	subs	r3, #1
 80063fc:	930e      	str	r3, [sp, #56]	; 0x38
 80063fe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006400:	3b01      	subs	r3, #1
 8006402:	930d      	str	r3, [sp, #52]	; 0x34
 8006404:	e7a8      	b.n	8006358 <_svfprintf_r+0x1054>
 8006406:	4659      	mov	r1, fp
 8006408:	4648      	mov	r0, r9
 800640a:	aa26      	add	r2, sp, #152	; 0x98
 800640c:	f003 fc74 	bl	8009cf8 <__ssprint_r>
 8006410:	2800      	cmp	r0, #0
 8006412:	f040 80ef 	bne.w	80065f4 <_svfprintf_r+0x12f0>
 8006416:	ac29      	add	r4, sp, #164	; 0xa4
 8006418:	e7ac      	b.n	8006374 <_svfprintf_r+0x1070>
 800641a:	4659      	mov	r1, fp
 800641c:	4648      	mov	r0, r9
 800641e:	aa26      	add	r2, sp, #152	; 0x98
 8006420:	f003 fc6a 	bl	8009cf8 <__ssprint_r>
 8006424:	2800      	cmp	r0, #0
 8006426:	f040 80e5 	bne.w	80065f4 <_svfprintf_r+0x12f0>
 800642a:	ac29      	add	r4, sp, #164	; 0xa4
 800642c:	e7bb      	b.n	80063a6 <_svfprintf_r+0x10a2>
 800642e:	2010      	movs	r0, #16
 8006430:	2a07      	cmp	r2, #7
 8006432:	4403      	add	r3, r0
 8006434:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8006438:	6060      	str	r0, [r4, #4]
 800643a:	dd08      	ble.n	800644e <_svfprintf_r+0x114a>
 800643c:	4659      	mov	r1, fp
 800643e:	4648      	mov	r0, r9
 8006440:	aa26      	add	r2, sp, #152	; 0x98
 8006442:	f003 fc59 	bl	8009cf8 <__ssprint_r>
 8006446:	2800      	cmp	r0, #0
 8006448:	f040 80d4 	bne.w	80065f4 <_svfprintf_r+0x12f0>
 800644c:	a929      	add	r1, sp, #164	; 0xa4
 800644e:	460c      	mov	r4, r1
 8006450:	f1a8 0810 	sub.w	r8, r8, #16
 8006454:	e7b2      	b.n	80063bc <_svfprintf_r+0x10b8>
 8006456:	460c      	mov	r4, r1
 8006458:	e7ca      	b.n	80063f0 <_svfprintf_r+0x10ec>
 800645a:	4659      	mov	r1, fp
 800645c:	4648      	mov	r0, r9
 800645e:	aa26      	add	r2, sp, #152	; 0x98
 8006460:	f003 fc4a 	bl	8009cf8 <__ssprint_r>
 8006464:	2800      	cmp	r0, #0
 8006466:	f040 80c5 	bne.w	80065f4 <_svfprintf_r+0x12f0>
 800646a:	ac29      	add	r4, sp, #164	; 0xa4
 800646c:	e70e      	b.n	800628c <_svfprintf_r+0xf88>
 800646e:	4659      	mov	r1, fp
 8006470:	4648      	mov	r0, r9
 8006472:	aa26      	add	r2, sp, #152	; 0x98
 8006474:	f003 fc40 	bl	8009cf8 <__ssprint_r>
 8006478:	2800      	cmp	r0, #0
 800647a:	f040 80bb 	bne.w	80065f4 <_svfprintf_r+0x12f0>
 800647e:	ac29      	add	r4, sp, #164	; 0xa4
 8006480:	e71b      	b.n	80062ba <_svfprintf_r+0xfb6>
 8006482:	bf00      	nop
 8006484:	0800b418 	.word	0x0800b418
 8006488:	9a08      	ldr	r2, [sp, #32]
 800648a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800648c:	2a01      	cmp	r2, #1
 800648e:	9a07      	ldr	r2, [sp, #28]
 8006490:	f106 0601 	add.w	r6, r6, #1
 8006494:	6022      	str	r2, [r4, #0]
 8006496:	f04f 0201 	mov.w	r2, #1
 800649a:	f103 0301 	add.w	r3, r3, #1
 800649e:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 80064a2:	f104 0508 	add.w	r5, r4, #8
 80064a6:	6062      	str	r2, [r4, #4]
 80064a8:	dc02      	bgt.n	80064b0 <_svfprintf_r+0x11ac>
 80064aa:	f01a 0f01 	tst.w	sl, #1
 80064ae:	d07a      	beq.n	80065a6 <_svfprintf_r+0x12a2>
 80064b0:	2b07      	cmp	r3, #7
 80064b2:	dd08      	ble.n	80064c6 <_svfprintf_r+0x11c2>
 80064b4:	4659      	mov	r1, fp
 80064b6:	4648      	mov	r0, r9
 80064b8:	aa26      	add	r2, sp, #152	; 0x98
 80064ba:	f003 fc1d 	bl	8009cf8 <__ssprint_r>
 80064be:	2800      	cmp	r0, #0
 80064c0:	f040 8098 	bne.w	80065f4 <_svfprintf_r+0x12f0>
 80064c4:	ad29      	add	r5, sp, #164	; 0xa4
 80064c6:	9b18      	ldr	r3, [sp, #96]	; 0x60
 80064c8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80064ca:	602b      	str	r3, [r5, #0]
 80064cc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80064ce:	606b      	str	r3, [r5, #4]
 80064d0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80064d2:	4413      	add	r3, r2
 80064d4:	9328      	str	r3, [sp, #160]	; 0xa0
 80064d6:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80064d8:	3301      	adds	r3, #1
 80064da:	2b07      	cmp	r3, #7
 80064dc:	9327      	str	r3, [sp, #156]	; 0x9c
 80064de:	dc32      	bgt.n	8006546 <_svfprintf_r+0x1242>
 80064e0:	3508      	adds	r5, #8
 80064e2:	9b08      	ldr	r3, [sp, #32]
 80064e4:	2200      	movs	r2, #0
 80064e6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80064ea:	1e5c      	subs	r4, r3, #1
 80064ec:	2300      	movs	r3, #0
 80064ee:	f7fa fa5b 	bl	80009a8 <__aeabi_dcmpeq>
 80064f2:	2800      	cmp	r0, #0
 80064f4:	d130      	bne.n	8006558 <_svfprintf_r+0x1254>
 80064f6:	9927      	ldr	r1, [sp, #156]	; 0x9c
 80064f8:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80064fa:	9807      	ldr	r0, [sp, #28]
 80064fc:	9a08      	ldr	r2, [sp, #32]
 80064fe:	3101      	adds	r1, #1
 8006500:	3b01      	subs	r3, #1
 8006502:	3001      	adds	r0, #1
 8006504:	4413      	add	r3, r2
 8006506:	2907      	cmp	r1, #7
 8006508:	e9c5 0400 	strd	r0, r4, [r5]
 800650c:	e9cd 1327 	strd	r1, r3, [sp, #156]	; 0x9c
 8006510:	dd4c      	ble.n	80065ac <_svfprintf_r+0x12a8>
 8006512:	4659      	mov	r1, fp
 8006514:	4648      	mov	r0, r9
 8006516:	aa26      	add	r2, sp, #152	; 0x98
 8006518:	f003 fbee 	bl	8009cf8 <__ssprint_r>
 800651c:	2800      	cmp	r0, #0
 800651e:	d169      	bne.n	80065f4 <_svfprintf_r+0x12f0>
 8006520:	ad29      	add	r5, sp, #164	; 0xa4
 8006522:	ab22      	add	r3, sp, #136	; 0x88
 8006524:	602b      	str	r3, [r5, #0]
 8006526:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8006528:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800652a:	606b      	str	r3, [r5, #4]
 800652c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800652e:	4413      	add	r3, r2
 8006530:	9328      	str	r3, [sp, #160]	; 0xa0
 8006532:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006534:	3301      	adds	r3, #1
 8006536:	2b07      	cmp	r3, #7
 8006538:	9327      	str	r3, [sp, #156]	; 0x9c
 800653a:	f73f ad9d 	bgt.w	8006078 <_svfprintf_r+0xd74>
 800653e:	f105 0408 	add.w	r4, r5, #8
 8006542:	f7ff baa6 	b.w	8005a92 <_svfprintf_r+0x78e>
 8006546:	4659      	mov	r1, fp
 8006548:	4648      	mov	r0, r9
 800654a:	aa26      	add	r2, sp, #152	; 0x98
 800654c:	f003 fbd4 	bl	8009cf8 <__ssprint_r>
 8006550:	2800      	cmp	r0, #0
 8006552:	d14f      	bne.n	80065f4 <_svfprintf_r+0x12f0>
 8006554:	ad29      	add	r5, sp, #164	; 0xa4
 8006556:	e7c4      	b.n	80064e2 <_svfprintf_r+0x11de>
 8006558:	2c00      	cmp	r4, #0
 800655a:	dde2      	ble.n	8006522 <_svfprintf_r+0x121e>
 800655c:	f04f 0810 	mov.w	r8, #16
 8006560:	4e51      	ldr	r6, [pc, #324]	; (80066a8 <_svfprintf_r+0x13a4>)
 8006562:	2c10      	cmp	r4, #16
 8006564:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8006568:	f105 0108 	add.w	r1, r5, #8
 800656c:	f103 0301 	add.w	r3, r3, #1
 8006570:	602e      	str	r6, [r5, #0]
 8006572:	dc07      	bgt.n	8006584 <_svfprintf_r+0x1280>
 8006574:	606c      	str	r4, [r5, #4]
 8006576:	2b07      	cmp	r3, #7
 8006578:	4414      	add	r4, r2
 800657a:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 800657e:	dcc8      	bgt.n	8006512 <_svfprintf_r+0x120e>
 8006580:	460d      	mov	r5, r1
 8006582:	e7ce      	b.n	8006522 <_svfprintf_r+0x121e>
 8006584:	3210      	adds	r2, #16
 8006586:	2b07      	cmp	r3, #7
 8006588:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800658c:	f8c5 8004 	str.w	r8, [r5, #4]
 8006590:	dd06      	ble.n	80065a0 <_svfprintf_r+0x129c>
 8006592:	4659      	mov	r1, fp
 8006594:	4648      	mov	r0, r9
 8006596:	aa26      	add	r2, sp, #152	; 0x98
 8006598:	f003 fbae 	bl	8009cf8 <__ssprint_r>
 800659c:	bb50      	cbnz	r0, 80065f4 <_svfprintf_r+0x12f0>
 800659e:	a929      	add	r1, sp, #164	; 0xa4
 80065a0:	460d      	mov	r5, r1
 80065a2:	3c10      	subs	r4, #16
 80065a4:	e7dd      	b.n	8006562 <_svfprintf_r+0x125e>
 80065a6:	2b07      	cmp	r3, #7
 80065a8:	ddbb      	ble.n	8006522 <_svfprintf_r+0x121e>
 80065aa:	e7b2      	b.n	8006512 <_svfprintf_r+0x120e>
 80065ac:	3508      	adds	r5, #8
 80065ae:	e7b8      	b.n	8006522 <_svfprintf_r+0x121e>
 80065b0:	460c      	mov	r4, r1
 80065b2:	f7ff ba6e 	b.w	8005a92 <_svfprintf_r+0x78e>
 80065b6:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 80065ba:	1a9d      	subs	r5, r3, r2
 80065bc:	2d00      	cmp	r5, #0
 80065be:	f77f aa6c 	ble.w	8005a9a <_svfprintf_r+0x796>
 80065c2:	f04f 0810 	mov.w	r8, #16
 80065c6:	4e39      	ldr	r6, [pc, #228]	; (80066ac <_svfprintf_r+0x13a8>)
 80065c8:	2d10      	cmp	r5, #16
 80065ca:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80065ce:	6026      	str	r6, [r4, #0]
 80065d0:	f103 0301 	add.w	r3, r3, #1
 80065d4:	dc17      	bgt.n	8006606 <_svfprintf_r+0x1302>
 80065d6:	6065      	str	r5, [r4, #4]
 80065d8:	2b07      	cmp	r3, #7
 80065da:	4415      	add	r5, r2
 80065dc:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 80065e0:	f77f aa5b 	ble.w	8005a9a <_svfprintf_r+0x796>
 80065e4:	4659      	mov	r1, fp
 80065e6:	4648      	mov	r0, r9
 80065e8:	aa26      	add	r2, sp, #152	; 0x98
 80065ea:	f003 fb85 	bl	8009cf8 <__ssprint_r>
 80065ee:	2800      	cmp	r0, #0
 80065f0:	f43f aa53 	beq.w	8005a9a <_svfprintf_r+0x796>
 80065f4:	2f00      	cmp	r7, #0
 80065f6:	f43f a87e 	beq.w	80056f6 <_svfprintf_r+0x3f2>
 80065fa:	4639      	mov	r1, r7
 80065fc:	4648      	mov	r0, r9
 80065fe:	f002 fb3f 	bl	8008c80 <_free_r>
 8006602:	f7ff b878 	b.w	80056f6 <_svfprintf_r+0x3f2>
 8006606:	3210      	adds	r2, #16
 8006608:	2b07      	cmp	r3, #7
 800660a:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800660e:	f8c4 8004 	str.w	r8, [r4, #4]
 8006612:	dc02      	bgt.n	800661a <_svfprintf_r+0x1316>
 8006614:	3408      	adds	r4, #8
 8006616:	3d10      	subs	r5, #16
 8006618:	e7d6      	b.n	80065c8 <_svfprintf_r+0x12c4>
 800661a:	4659      	mov	r1, fp
 800661c:	4648      	mov	r0, r9
 800661e:	aa26      	add	r2, sp, #152	; 0x98
 8006620:	f003 fb6a 	bl	8009cf8 <__ssprint_r>
 8006624:	2800      	cmp	r0, #0
 8006626:	d1e5      	bne.n	80065f4 <_svfprintf_r+0x12f0>
 8006628:	ac29      	add	r4, sp, #164	; 0xa4
 800662a:	e7f4      	b.n	8006616 <_svfprintf_r+0x1312>
 800662c:	4639      	mov	r1, r7
 800662e:	4648      	mov	r0, r9
 8006630:	f002 fb26 	bl	8008c80 <_free_r>
 8006634:	f7ff ba48 	b.w	8005ac8 <_svfprintf_r+0x7c4>
 8006638:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800663a:	2b00      	cmp	r3, #0
 800663c:	f43f a85b 	beq.w	80056f6 <_svfprintf_r+0x3f2>
 8006640:	4659      	mov	r1, fp
 8006642:	4648      	mov	r0, r9
 8006644:	aa26      	add	r2, sp, #152	; 0x98
 8006646:	f003 fb57 	bl	8009cf8 <__ssprint_r>
 800664a:	f7ff b854 	b.w	80056f6 <_svfprintf_r+0x3f2>
 800664e:	ea56 0207 	orrs.w	r2, r6, r7
 8006652:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 8006656:	f43f ab54 	beq.w	8005d02 <_svfprintf_r+0x9fe>
 800665a:	2b01      	cmp	r3, #1
 800665c:	f43f abea 	beq.w	8005e34 <_svfprintf_r+0xb30>
 8006660:	2b02      	cmp	r3, #2
 8006662:	ab52      	add	r3, sp, #328	; 0x148
 8006664:	9307      	str	r3, [sp, #28]
 8006666:	f43f ac3d 	beq.w	8005ee4 <_svfprintf_r+0xbe0>
 800666a:	9907      	ldr	r1, [sp, #28]
 800666c:	f006 0307 	and.w	r3, r6, #7
 8006670:	460a      	mov	r2, r1
 8006672:	3330      	adds	r3, #48	; 0x30
 8006674:	f802 3d01 	strb.w	r3, [r2, #-1]!
 8006678:	9207      	str	r2, [sp, #28]
 800667a:	08f2      	lsrs	r2, r6, #3
 800667c:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 8006680:	08f8      	lsrs	r0, r7, #3
 8006682:	4616      	mov	r6, r2
 8006684:	4607      	mov	r7, r0
 8006686:	ea56 0207 	orrs.w	r2, r6, r7
 800668a:	d1ee      	bne.n	800666a <_svfprintf_r+0x1366>
 800668c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800668e:	07d2      	lsls	r2, r2, #31
 8006690:	f57f ac16 	bpl.w	8005ec0 <_svfprintf_r+0xbbc>
 8006694:	2b30      	cmp	r3, #48	; 0x30
 8006696:	f43f ac13 	beq.w	8005ec0 <_svfprintf_r+0xbbc>
 800669a:	2330      	movs	r3, #48	; 0x30
 800669c:	9a07      	ldr	r2, [sp, #28]
 800669e:	f802 3c01 	strb.w	r3, [r2, #-1]
 80066a2:	1e8b      	subs	r3, r1, #2
 80066a4:	9307      	str	r3, [sp, #28]
 80066a6:	e40b      	b.n	8005ec0 <_svfprintf_r+0xbbc>
 80066a8:	0800b418 	.word	0x0800b418
 80066ac:	0800b408 	.word	0x0800b408

080066b0 <sysconf>:
 80066b0:	2808      	cmp	r0, #8
 80066b2:	b508      	push	{r3, lr}
 80066b4:	d006      	beq.n	80066c4 <sysconf+0x14>
 80066b6:	f7fe fa85 	bl	8004bc4 <__errno>
 80066ba:	2316      	movs	r3, #22
 80066bc:	6003      	str	r3, [r0, #0]
 80066be:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80066c2:	bd08      	pop	{r3, pc}
 80066c4:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80066c8:	e7fb      	b.n	80066c2 <sysconf+0x12>
	...

080066cc <_vfprintf_r>:
 80066cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066d0:	b0d3      	sub	sp, #332	; 0x14c
 80066d2:	468a      	mov	sl, r1
 80066d4:	4691      	mov	r9, r2
 80066d6:	461c      	mov	r4, r3
 80066d8:	461e      	mov	r6, r3
 80066da:	4683      	mov	fp, r0
 80066dc:	f002 fcfa 	bl	80090d4 <_localeconv_r>
 80066e0:	6803      	ldr	r3, [r0, #0]
 80066e2:	4618      	mov	r0, r3
 80066e4:	9318      	str	r3, [sp, #96]	; 0x60
 80066e6:	f7f9 fd33 	bl	8000150 <strlen>
 80066ea:	9012      	str	r0, [sp, #72]	; 0x48
 80066ec:	f1bb 0f00 	cmp.w	fp, #0
 80066f0:	d005      	beq.n	80066fe <_vfprintf_r+0x32>
 80066f2:	f8db 3038 	ldr.w	r3, [fp, #56]	; 0x38
 80066f6:	b913      	cbnz	r3, 80066fe <_vfprintf_r+0x32>
 80066f8:	4658      	mov	r0, fp
 80066fa:	f002 fa31 	bl	8008b60 <__sinit>
 80066fe:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 8006702:	07da      	lsls	r2, r3, #31
 8006704:	d407      	bmi.n	8006716 <_vfprintf_r+0x4a>
 8006706:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800670a:	059b      	lsls	r3, r3, #22
 800670c:	d403      	bmi.n	8006716 <_vfprintf_r+0x4a>
 800670e:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8006712:	f002 fce5 	bl	80090e0 <__retarget_lock_acquire_recursive>
 8006716:	f9ba 300c 	ldrsh.w	r3, [sl, #12]
 800671a:	049f      	lsls	r7, r3, #18
 800671c:	d409      	bmi.n	8006732 <_vfprintf_r+0x66>
 800671e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8006722:	f8aa 300c 	strh.w	r3, [sl, #12]
 8006726:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 800672a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800672e:	f8ca 3064 	str.w	r3, [sl, #100]	; 0x64
 8006732:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8006736:	071d      	lsls	r5, r3, #28
 8006738:	d502      	bpl.n	8006740 <_vfprintf_r+0x74>
 800673a:	f8da 3010 	ldr.w	r3, [sl, #16]
 800673e:	b9c3      	cbnz	r3, 8006772 <_vfprintf_r+0xa6>
 8006740:	4651      	mov	r1, sl
 8006742:	4658      	mov	r0, fp
 8006744:	f001 fa5c 	bl	8007c00 <__swsetup_r>
 8006748:	b198      	cbz	r0, 8006772 <_vfprintf_r+0xa6>
 800674a:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 800674e:	07dc      	lsls	r4, r3, #31
 8006750:	d506      	bpl.n	8006760 <_vfprintf_r+0x94>
 8006752:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006756:	9313      	str	r3, [sp, #76]	; 0x4c
 8006758:	9813      	ldr	r0, [sp, #76]	; 0x4c
 800675a:	b053      	add	sp, #332	; 0x14c
 800675c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006760:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8006764:	0598      	lsls	r0, r3, #22
 8006766:	d4f4      	bmi.n	8006752 <_vfprintf_r+0x86>
 8006768:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 800676c:	f002 fcb9 	bl	80090e2 <__retarget_lock_release_recursive>
 8006770:	e7ef      	b.n	8006752 <_vfprintf_r+0x86>
 8006772:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8006776:	f003 021a 	and.w	r2, r3, #26
 800677a:	2a0a      	cmp	r2, #10
 800677c:	d115      	bne.n	80067aa <_vfprintf_r+0xde>
 800677e:	f9ba 200e 	ldrsh.w	r2, [sl, #14]
 8006782:	2a00      	cmp	r2, #0
 8006784:	db11      	blt.n	80067aa <_vfprintf_r+0xde>
 8006786:	f8da 2064 	ldr.w	r2, [sl, #100]	; 0x64
 800678a:	07d1      	lsls	r1, r2, #31
 800678c:	d405      	bmi.n	800679a <_vfprintf_r+0xce>
 800678e:	059a      	lsls	r2, r3, #22
 8006790:	d403      	bmi.n	800679a <_vfprintf_r+0xce>
 8006792:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8006796:	f002 fca4 	bl	80090e2 <__retarget_lock_release_recursive>
 800679a:	4623      	mov	r3, r4
 800679c:	464a      	mov	r2, r9
 800679e:	4651      	mov	r1, sl
 80067a0:	4658      	mov	r0, fp
 80067a2:	f001 f9b3 	bl	8007b0c <__sbprintf>
 80067a6:	9013      	str	r0, [sp, #76]	; 0x4c
 80067a8:	e7d6      	b.n	8006758 <_vfprintf_r+0x8c>
 80067aa:	2500      	movs	r5, #0
 80067ac:	2200      	movs	r2, #0
 80067ae:	2300      	movs	r3, #0
 80067b0:	e9cd 5527 	strd	r5, r5, [sp, #156]	; 0x9c
 80067b4:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 80067b8:	e9cd 551a 	strd	r5, r5, [sp, #104]	; 0x68
 80067bc:	ac29      	add	r4, sp, #164	; 0xa4
 80067be:	9426      	str	r4, [sp, #152]	; 0x98
 80067c0:	9508      	str	r5, [sp, #32]
 80067c2:	950e      	str	r5, [sp, #56]	; 0x38
 80067c4:	9516      	str	r5, [sp, #88]	; 0x58
 80067c6:	9519      	str	r5, [sp, #100]	; 0x64
 80067c8:	9513      	str	r5, [sp, #76]	; 0x4c
 80067ca:	464b      	mov	r3, r9
 80067cc:	461d      	mov	r5, r3
 80067ce:	f813 2b01 	ldrb.w	r2, [r3], #1
 80067d2:	b10a      	cbz	r2, 80067d8 <_vfprintf_r+0x10c>
 80067d4:	2a25      	cmp	r2, #37	; 0x25
 80067d6:	d1f9      	bne.n	80067cc <_vfprintf_r+0x100>
 80067d8:	ebb5 0709 	subs.w	r7, r5, r9
 80067dc:	d00d      	beq.n	80067fa <_vfprintf_r+0x12e>
 80067de:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80067e0:	e9c4 9700 	strd	r9, r7, [r4]
 80067e4:	443b      	add	r3, r7
 80067e6:	9328      	str	r3, [sp, #160]	; 0xa0
 80067e8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80067ea:	3301      	adds	r3, #1
 80067ec:	2b07      	cmp	r3, #7
 80067ee:	9327      	str	r3, [sp, #156]	; 0x9c
 80067f0:	dc7a      	bgt.n	80068e8 <_vfprintf_r+0x21c>
 80067f2:	3408      	adds	r4, #8
 80067f4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80067f6:	443b      	add	r3, r7
 80067f8:	9313      	str	r3, [sp, #76]	; 0x4c
 80067fa:	782b      	ldrb	r3, [r5, #0]
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	f001 813d 	beq.w	8007a7c <_vfprintf_r+0x13b0>
 8006802:	2300      	movs	r3, #0
 8006804:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006808:	4698      	mov	r8, r3
 800680a:	270a      	movs	r7, #10
 800680c:	212b      	movs	r1, #43	; 0x2b
 800680e:	3501      	adds	r5, #1
 8006810:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8006814:	9207      	str	r2, [sp, #28]
 8006816:	9314      	str	r3, [sp, #80]	; 0x50
 8006818:	462a      	mov	r2, r5
 800681a:	f812 3b01 	ldrb.w	r3, [r2], #1
 800681e:	930b      	str	r3, [sp, #44]	; 0x2c
 8006820:	4613      	mov	r3, r2
 8006822:	930f      	str	r3, [sp, #60]	; 0x3c
 8006824:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006826:	3b20      	subs	r3, #32
 8006828:	2b5a      	cmp	r3, #90	; 0x5a
 800682a:	f200 85a6 	bhi.w	800737a <_vfprintf_r+0xcae>
 800682e:	e8df f013 	tbh	[pc, r3, lsl #1]
 8006832:	007e      	.short	0x007e
 8006834:	05a405a4 	.word	0x05a405a4
 8006838:	05a40086 	.word	0x05a40086
 800683c:	05a405a4 	.word	0x05a405a4
 8006840:	05a40065 	.word	0x05a40065
 8006844:	008905a4 	.word	0x008905a4
 8006848:	05a40093 	.word	0x05a40093
 800684c:	00960090 	.word	0x00960090
 8006850:	00b205a4 	.word	0x00b205a4
 8006854:	00b500b5 	.word	0x00b500b5
 8006858:	00b500b5 	.word	0x00b500b5
 800685c:	00b500b5 	.word	0x00b500b5
 8006860:	00b500b5 	.word	0x00b500b5
 8006864:	05a400b5 	.word	0x05a400b5
 8006868:	05a405a4 	.word	0x05a405a4
 800686c:	05a405a4 	.word	0x05a405a4
 8006870:	05a405a4 	.word	0x05a405a4
 8006874:	05a4011f 	.word	0x05a4011f
 8006878:	00f500e2 	.word	0x00f500e2
 800687c:	011f011f 	.word	0x011f011f
 8006880:	05a4011f 	.word	0x05a4011f
 8006884:	05a405a4 	.word	0x05a405a4
 8006888:	00c505a4 	.word	0x00c505a4
 800688c:	05a405a4 	.word	0x05a405a4
 8006890:	05a40484 	.word	0x05a40484
 8006894:	05a405a4 	.word	0x05a405a4
 8006898:	05a404cb 	.word	0x05a404cb
 800689c:	05a404ec 	.word	0x05a404ec
 80068a0:	050b05a4 	.word	0x050b05a4
 80068a4:	05a405a4 	.word	0x05a405a4
 80068a8:	05a405a4 	.word	0x05a405a4
 80068ac:	05a405a4 	.word	0x05a405a4
 80068b0:	05a405a4 	.word	0x05a405a4
 80068b4:	05a4011f 	.word	0x05a4011f
 80068b8:	00f700e2 	.word	0x00f700e2
 80068bc:	011f011f 	.word	0x011f011f
 80068c0:	00c8011f 	.word	0x00c8011f
 80068c4:	00dc00f7 	.word	0x00dc00f7
 80068c8:	00d505a4 	.word	0x00d505a4
 80068cc:	046105a4 	.word	0x046105a4
 80068d0:	04ba0486 	.word	0x04ba0486
 80068d4:	05a400dc 	.word	0x05a400dc
 80068d8:	007c04cb 	.word	0x007c04cb
 80068dc:	05a404ee 	.word	0x05a404ee
 80068e0:	052805a4 	.word	0x052805a4
 80068e4:	007c05a4 	.word	0x007c05a4
 80068e8:	4651      	mov	r1, sl
 80068ea:	4658      	mov	r0, fp
 80068ec:	aa26      	add	r2, sp, #152	; 0x98
 80068ee:	f003 fa7e 	bl	8009dee <__sprint_r>
 80068f2:	2800      	cmp	r0, #0
 80068f4:	f040 8127 	bne.w	8006b46 <_vfprintf_r+0x47a>
 80068f8:	ac29      	add	r4, sp, #164	; 0xa4
 80068fa:	e77b      	b.n	80067f4 <_vfprintf_r+0x128>
 80068fc:	4658      	mov	r0, fp
 80068fe:	f002 fbe9 	bl	80090d4 <_localeconv_r>
 8006902:	6843      	ldr	r3, [r0, #4]
 8006904:	4618      	mov	r0, r3
 8006906:	9319      	str	r3, [sp, #100]	; 0x64
 8006908:	f7f9 fc22 	bl	8000150 <strlen>
 800690c:	9016      	str	r0, [sp, #88]	; 0x58
 800690e:	4658      	mov	r0, fp
 8006910:	f002 fbe0 	bl	80090d4 <_localeconv_r>
 8006914:	6883      	ldr	r3, [r0, #8]
 8006916:	212b      	movs	r1, #43	; 0x2b
 8006918:	930e      	str	r3, [sp, #56]	; 0x38
 800691a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800691c:	b12b      	cbz	r3, 800692a <_vfprintf_r+0x25e>
 800691e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006920:	b11b      	cbz	r3, 800692a <_vfprintf_r+0x25e>
 8006922:	781b      	ldrb	r3, [r3, #0]
 8006924:	b10b      	cbz	r3, 800692a <_vfprintf_r+0x25e>
 8006926:	f448 6880 	orr.w	r8, r8, #1024	; 0x400
 800692a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800692c:	e774      	b.n	8006818 <_vfprintf_r+0x14c>
 800692e:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8006932:	2b00      	cmp	r3, #0
 8006934:	d1f9      	bne.n	800692a <_vfprintf_r+0x25e>
 8006936:	2320      	movs	r3, #32
 8006938:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800693c:	e7f5      	b.n	800692a <_vfprintf_r+0x25e>
 800693e:	f048 0801 	orr.w	r8, r8, #1
 8006942:	e7f2      	b.n	800692a <_vfprintf_r+0x25e>
 8006944:	f856 3b04 	ldr.w	r3, [r6], #4
 8006948:	2b00      	cmp	r3, #0
 800694a:	9314      	str	r3, [sp, #80]	; 0x50
 800694c:	daed      	bge.n	800692a <_vfprintf_r+0x25e>
 800694e:	425b      	negs	r3, r3
 8006950:	9314      	str	r3, [sp, #80]	; 0x50
 8006952:	f048 0804 	orr.w	r8, r8, #4
 8006956:	e7e8      	b.n	800692a <_vfprintf_r+0x25e>
 8006958:	f88d 107b 	strb.w	r1, [sp, #123]	; 0x7b
 800695c:	e7e5      	b.n	800692a <_vfprintf_r+0x25e>
 800695e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006960:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006964:	2a2a      	cmp	r2, #42	; 0x2a
 8006966:	920b      	str	r2, [sp, #44]	; 0x2c
 8006968:	d112      	bne.n	8006990 <_vfprintf_r+0x2c4>
 800696a:	f856 0b04 	ldr.w	r0, [r6], #4
 800696e:	930f      	str	r3, [sp, #60]	; 0x3c
 8006970:	ea40 72e0 	orr.w	r2, r0, r0, asr #31
 8006974:	9207      	str	r2, [sp, #28]
 8006976:	e7d8      	b.n	800692a <_vfprintf_r+0x25e>
 8006978:	9807      	ldr	r0, [sp, #28]
 800697a:	fb07 2200 	mla	r2, r7, r0, r2
 800697e:	9207      	str	r2, [sp, #28]
 8006980:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006984:	920b      	str	r2, [sp, #44]	; 0x2c
 8006986:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006988:	3a30      	subs	r2, #48	; 0x30
 800698a:	2a09      	cmp	r2, #9
 800698c:	d9f4      	bls.n	8006978 <_vfprintf_r+0x2ac>
 800698e:	e748      	b.n	8006822 <_vfprintf_r+0x156>
 8006990:	2200      	movs	r2, #0
 8006992:	9207      	str	r2, [sp, #28]
 8006994:	e7f7      	b.n	8006986 <_vfprintf_r+0x2ba>
 8006996:	f048 0880 	orr.w	r8, r8, #128	; 0x80
 800699a:	e7c6      	b.n	800692a <_vfprintf_r+0x25e>
 800699c:	2200      	movs	r2, #0
 800699e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80069a0:	9214      	str	r2, [sp, #80]	; 0x50
 80069a2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80069a4:	9814      	ldr	r0, [sp, #80]	; 0x50
 80069a6:	3a30      	subs	r2, #48	; 0x30
 80069a8:	fb07 2200 	mla	r2, r7, r0, r2
 80069ac:	9214      	str	r2, [sp, #80]	; 0x50
 80069ae:	f813 2b01 	ldrb.w	r2, [r3], #1
 80069b2:	920b      	str	r2, [sp, #44]	; 0x2c
 80069b4:	3a30      	subs	r2, #48	; 0x30
 80069b6:	2a09      	cmp	r2, #9
 80069b8:	d9f3      	bls.n	80069a2 <_vfprintf_r+0x2d6>
 80069ba:	e732      	b.n	8006822 <_vfprintf_r+0x156>
 80069bc:	f048 0808 	orr.w	r8, r8, #8
 80069c0:	e7b3      	b.n	800692a <_vfprintf_r+0x25e>
 80069c2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80069c4:	781b      	ldrb	r3, [r3, #0]
 80069c6:	2b68      	cmp	r3, #104	; 0x68
 80069c8:	bf01      	itttt	eq
 80069ca:	9b0f      	ldreq	r3, [sp, #60]	; 0x3c
 80069cc:	f448 7800 	orreq.w	r8, r8, #512	; 0x200
 80069d0:	3301      	addeq	r3, #1
 80069d2:	930f      	streq	r3, [sp, #60]	; 0x3c
 80069d4:	bf18      	it	ne
 80069d6:	f048 0840 	orrne.w	r8, r8, #64	; 0x40
 80069da:	e7a6      	b.n	800692a <_vfprintf_r+0x25e>
 80069dc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80069de:	781b      	ldrb	r3, [r3, #0]
 80069e0:	2b6c      	cmp	r3, #108	; 0x6c
 80069e2:	d105      	bne.n	80069f0 <_vfprintf_r+0x324>
 80069e4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80069e6:	3301      	adds	r3, #1
 80069e8:	930f      	str	r3, [sp, #60]	; 0x3c
 80069ea:	f048 0820 	orr.w	r8, r8, #32
 80069ee:	e79c      	b.n	800692a <_vfprintf_r+0x25e>
 80069f0:	f048 0810 	orr.w	r8, r8, #16
 80069f4:	e799      	b.n	800692a <_vfprintf_r+0x25e>
 80069f6:	4632      	mov	r2, r6
 80069f8:	2000      	movs	r0, #0
 80069fa:	f852 3b04 	ldr.w	r3, [r2], #4
 80069fe:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 8006a02:	920a      	str	r2, [sp, #40]	; 0x28
 8006a04:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8006a08:	2301      	movs	r3, #1
 8006a0a:	4607      	mov	r7, r0
 8006a0c:	4606      	mov	r6, r0
 8006a0e:	4605      	mov	r5, r0
 8006a10:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
 8006a14:	9307      	str	r3, [sp, #28]
 8006a16:	f10d 09e4 	add.w	r9, sp, #228	; 0xe4
 8006a1a:	e1b4      	b.n	8006d86 <_vfprintf_r+0x6ba>
 8006a1c:	f048 0810 	orr.w	r8, r8, #16
 8006a20:	f018 0f20 	tst.w	r8, #32
 8006a24:	d011      	beq.n	8006a4a <_vfprintf_r+0x37e>
 8006a26:	3607      	adds	r6, #7
 8006a28:	f026 0307 	bic.w	r3, r6, #7
 8006a2c:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8006a30:	930a      	str	r3, [sp, #40]	; 0x28
 8006a32:	2e00      	cmp	r6, #0
 8006a34:	f177 0300 	sbcs.w	r3, r7, #0
 8006a38:	da05      	bge.n	8006a46 <_vfprintf_r+0x37a>
 8006a3a:	232d      	movs	r3, #45	; 0x2d
 8006a3c:	4276      	negs	r6, r6
 8006a3e:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8006a42:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8006a46:	2301      	movs	r3, #1
 8006a48:	e388      	b.n	800715c <_vfprintf_r+0xa90>
 8006a4a:	1d33      	adds	r3, r6, #4
 8006a4c:	f018 0f10 	tst.w	r8, #16
 8006a50:	930a      	str	r3, [sp, #40]	; 0x28
 8006a52:	d002      	beq.n	8006a5a <_vfprintf_r+0x38e>
 8006a54:	6836      	ldr	r6, [r6, #0]
 8006a56:	17f7      	asrs	r7, r6, #31
 8006a58:	e7eb      	b.n	8006a32 <_vfprintf_r+0x366>
 8006a5a:	f018 0f40 	tst.w	r8, #64	; 0x40
 8006a5e:	6836      	ldr	r6, [r6, #0]
 8006a60:	d001      	beq.n	8006a66 <_vfprintf_r+0x39a>
 8006a62:	b236      	sxth	r6, r6
 8006a64:	e7f7      	b.n	8006a56 <_vfprintf_r+0x38a>
 8006a66:	f418 7f00 	tst.w	r8, #512	; 0x200
 8006a6a:	bf18      	it	ne
 8006a6c:	b276      	sxtbne	r6, r6
 8006a6e:	e7f2      	b.n	8006a56 <_vfprintf_r+0x38a>
 8006a70:	3607      	adds	r6, #7
 8006a72:	f026 0307 	bic.w	r3, r6, #7
 8006a76:	4619      	mov	r1, r3
 8006a78:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8006a7c:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8006a80:	e9dd 6310 	ldrd	r6, r3, [sp, #64]	; 0x40
 8006a84:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8006a88:	910a      	str	r1, [sp, #40]	; 0x28
 8006a8a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006a8e:	4630      	mov	r0, r6
 8006a90:	4629      	mov	r1, r5
 8006a92:	4b3c      	ldr	r3, [pc, #240]	; (8006b84 <_vfprintf_r+0x4b8>)
 8006a94:	f7f9 ffba 	bl	8000a0c <__aeabi_dcmpun>
 8006a98:	bb00      	cbnz	r0, 8006adc <_vfprintf_r+0x410>
 8006a9a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006a9e:	4630      	mov	r0, r6
 8006aa0:	4629      	mov	r1, r5
 8006aa2:	4b38      	ldr	r3, [pc, #224]	; (8006b84 <_vfprintf_r+0x4b8>)
 8006aa4:	f7f9 ff94 	bl	80009d0 <__aeabi_dcmple>
 8006aa8:	b9c0      	cbnz	r0, 8006adc <_vfprintf_r+0x410>
 8006aaa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006aae:	2200      	movs	r2, #0
 8006ab0:	2300      	movs	r3, #0
 8006ab2:	f7f9 ff83 	bl	80009bc <__aeabi_dcmplt>
 8006ab6:	b110      	cbz	r0, 8006abe <_vfprintf_r+0x3f2>
 8006ab8:	232d      	movs	r3, #45	; 0x2d
 8006aba:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8006abe:	4a32      	ldr	r2, [pc, #200]	; (8006b88 <_vfprintf_r+0x4bc>)
 8006ac0:	4832      	ldr	r0, [pc, #200]	; (8006b8c <_vfprintf_r+0x4c0>)
 8006ac2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006ac4:	2700      	movs	r7, #0
 8006ac6:	2b47      	cmp	r3, #71	; 0x47
 8006ac8:	bfd4      	ite	le
 8006aca:	4691      	movle	r9, r2
 8006acc:	4681      	movgt	r9, r0
 8006ace:	2303      	movs	r3, #3
 8006ad0:	f028 0880 	bic.w	r8, r8, #128	; 0x80
 8006ad4:	9307      	str	r3, [sp, #28]
 8006ad6:	463e      	mov	r6, r7
 8006ad8:	f001 b80e 	b.w	8007af8 <_vfprintf_r+0x142c>
 8006adc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006ae0:	4610      	mov	r0, r2
 8006ae2:	4619      	mov	r1, r3
 8006ae4:	f7f9 ff92 	bl	8000a0c <__aeabi_dcmpun>
 8006ae8:	4607      	mov	r7, r0
 8006aea:	b148      	cbz	r0, 8006b00 <_vfprintf_r+0x434>
 8006aec:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006aee:	4a28      	ldr	r2, [pc, #160]	; (8006b90 <_vfprintf_r+0x4c4>)
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	bfb8      	it	lt
 8006af4:	232d      	movlt	r3, #45	; 0x2d
 8006af6:	4827      	ldr	r0, [pc, #156]	; (8006b94 <_vfprintf_r+0x4c8>)
 8006af8:	bfb8      	it	lt
 8006afa:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 8006afe:	e7e0      	b.n	8006ac2 <_vfprintf_r+0x3f6>
 8006b00:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006b02:	f023 0320 	bic.w	r3, r3, #32
 8006b06:	2b41      	cmp	r3, #65	; 0x41
 8006b08:	930c      	str	r3, [sp, #48]	; 0x30
 8006b0a:	d12e      	bne.n	8006b6a <_vfprintf_r+0x49e>
 8006b0c:	2330      	movs	r3, #48	; 0x30
 8006b0e:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8006b12:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006b14:	f048 0802 	orr.w	r8, r8, #2
 8006b18:	2b61      	cmp	r3, #97	; 0x61
 8006b1a:	bf0c      	ite	eq
 8006b1c:	2378      	moveq	r3, #120	; 0x78
 8006b1e:	2358      	movne	r3, #88	; 0x58
 8006b20:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8006b24:	9b07      	ldr	r3, [sp, #28]
 8006b26:	2b63      	cmp	r3, #99	; 0x63
 8006b28:	dd36      	ble.n	8006b98 <_vfprintf_r+0x4cc>
 8006b2a:	4658      	mov	r0, fp
 8006b2c:	1c59      	adds	r1, r3, #1
 8006b2e:	f7fe f87b 	bl	8004c28 <_malloc_r>
 8006b32:	4681      	mov	r9, r0
 8006b34:	2800      	cmp	r0, #0
 8006b36:	f040 8201 	bne.w	8006f3c <_vfprintf_r+0x870>
 8006b3a:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8006b3e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006b42:	f8aa 300c 	strh.w	r3, [sl, #12]
 8006b46:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 8006b4a:	07d9      	lsls	r1, r3, #31
 8006b4c:	d407      	bmi.n	8006b5e <_vfprintf_r+0x492>
 8006b4e:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8006b52:	059a      	lsls	r2, r3, #22
 8006b54:	d403      	bmi.n	8006b5e <_vfprintf_r+0x492>
 8006b56:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8006b5a:	f002 fac2 	bl	80090e2 <__retarget_lock_release_recursive>
 8006b5e:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8006b62:	065b      	lsls	r3, r3, #25
 8006b64:	f57f adf8 	bpl.w	8006758 <_vfprintf_r+0x8c>
 8006b68:	e5f3      	b.n	8006752 <_vfprintf_r+0x86>
 8006b6a:	9b07      	ldr	r3, [sp, #28]
 8006b6c:	3301      	adds	r3, #1
 8006b6e:	f000 81e7 	beq.w	8006f40 <_vfprintf_r+0x874>
 8006b72:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006b74:	2b47      	cmp	r3, #71	; 0x47
 8006b76:	d111      	bne.n	8006b9c <_vfprintf_r+0x4d0>
 8006b78:	9b07      	ldr	r3, [sp, #28]
 8006b7a:	b97b      	cbnz	r3, 8006b9c <_vfprintf_r+0x4d0>
 8006b7c:	461f      	mov	r7, r3
 8006b7e:	2301      	movs	r3, #1
 8006b80:	9307      	str	r3, [sp, #28]
 8006b82:	e00b      	b.n	8006b9c <_vfprintf_r+0x4d0>
 8006b84:	7fefffff 	.word	0x7fefffff
 8006b88:	0800b3d4 	.word	0x0800b3d4
 8006b8c:	0800b3d8 	.word	0x0800b3d8
 8006b90:	0800b3dc 	.word	0x0800b3dc
 8006b94:	0800b3e0 	.word	0x0800b3e0
 8006b98:	f10d 09e4 	add.w	r9, sp, #228	; 0xe4
 8006b9c:	f448 7380 	orr.w	r3, r8, #256	; 0x100
 8006ba0:	9315      	str	r3, [sp, #84]	; 0x54
 8006ba2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006ba4:	1e1d      	subs	r5, r3, #0
 8006ba6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006ba8:	9308      	str	r3, [sp, #32]
 8006baa:	bfb7      	itett	lt
 8006bac:	462b      	movlt	r3, r5
 8006bae:	2300      	movge	r3, #0
 8006bb0:	f103 4500 	addlt.w	r5, r3, #2147483648	; 0x80000000
 8006bb4:	232d      	movlt	r3, #45	; 0x2d
 8006bb6:	931c      	str	r3, [sp, #112]	; 0x70
 8006bb8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006bba:	2b41      	cmp	r3, #65	; 0x41
 8006bbc:	f040 81d8 	bne.w	8006f70 <_vfprintf_r+0x8a4>
 8006bc0:	aa20      	add	r2, sp, #128	; 0x80
 8006bc2:	4629      	mov	r1, r5
 8006bc4:	9808      	ldr	r0, [sp, #32]
 8006bc6:	f003 f80d 	bl	8009be4 <frexp>
 8006bca:	2200      	movs	r2, #0
 8006bcc:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8006bd0:	f7f9 fc82 	bl	80004d8 <__aeabi_dmul>
 8006bd4:	4602      	mov	r2, r0
 8006bd6:	460b      	mov	r3, r1
 8006bd8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8006bdc:	2200      	movs	r2, #0
 8006bde:	2300      	movs	r3, #0
 8006be0:	f7f9 fee2 	bl	80009a8 <__aeabi_dcmpeq>
 8006be4:	b108      	cbz	r0, 8006bea <_vfprintf_r+0x51e>
 8006be6:	2301      	movs	r3, #1
 8006be8:	9320      	str	r3, [sp, #128]	; 0x80
 8006bea:	4bb2      	ldr	r3, [pc, #712]	; (8006eb4 <_vfprintf_r+0x7e8>)
 8006bec:	4eb2      	ldr	r6, [pc, #712]	; (8006eb8 <_vfprintf_r+0x7ec>)
 8006bee:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006bf0:	464d      	mov	r5, r9
 8006bf2:	2a61      	cmp	r2, #97	; 0x61
 8006bf4:	bf18      	it	ne
 8006bf6:	461e      	movne	r6, r3
 8006bf8:	9b07      	ldr	r3, [sp, #28]
 8006bfa:	9617      	str	r6, [sp, #92]	; 0x5c
 8006bfc:	1e5e      	subs	r6, r3, #1
 8006bfe:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006c02:	2200      	movs	r2, #0
 8006c04:	4bad      	ldr	r3, [pc, #692]	; (8006ebc <_vfprintf_r+0x7f0>)
 8006c06:	f7f9 fc67 	bl	80004d8 <__aeabi_dmul>
 8006c0a:	4602      	mov	r2, r0
 8006c0c:	460b      	mov	r3, r1
 8006c0e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8006c12:	f7f9 ff11 	bl	8000a38 <__aeabi_d2iz>
 8006c16:	901d      	str	r0, [sp, #116]	; 0x74
 8006c18:	f7f9 fbf4 	bl	8000404 <__aeabi_i2d>
 8006c1c:	4602      	mov	r2, r0
 8006c1e:	460b      	mov	r3, r1
 8006c20:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006c24:	f7f9 faa0 	bl	8000168 <__aeabi_dsub>
 8006c28:	4602      	mov	r2, r0
 8006c2a:	460b      	mov	r3, r1
 8006c2c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8006c30:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006c32:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8006c34:	960d      	str	r6, [sp, #52]	; 0x34
 8006c36:	5c9b      	ldrb	r3, [r3, r2]
 8006c38:	f805 3b01 	strb.w	r3, [r5], #1
 8006c3c:	1c73      	adds	r3, r6, #1
 8006c3e:	d006      	beq.n	8006c4e <_vfprintf_r+0x582>
 8006c40:	2200      	movs	r2, #0
 8006c42:	2300      	movs	r3, #0
 8006c44:	3e01      	subs	r6, #1
 8006c46:	f7f9 feaf 	bl	80009a8 <__aeabi_dcmpeq>
 8006c4a:	2800      	cmp	r0, #0
 8006c4c:	d0d7      	beq.n	8006bfe <_vfprintf_r+0x532>
 8006c4e:	2200      	movs	r2, #0
 8006c50:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006c54:	4b9a      	ldr	r3, [pc, #616]	; (8006ec0 <_vfprintf_r+0x7f4>)
 8006c56:	f7f9 fecf 	bl	80009f8 <__aeabi_dcmpgt>
 8006c5a:	b960      	cbnz	r0, 8006c76 <_vfprintf_r+0x5aa>
 8006c5c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006c60:	2200      	movs	r2, #0
 8006c62:	4b97      	ldr	r3, [pc, #604]	; (8006ec0 <_vfprintf_r+0x7f4>)
 8006c64:	f7f9 fea0 	bl	80009a8 <__aeabi_dcmpeq>
 8006c68:	2800      	cmp	r0, #0
 8006c6a:	f000 817c 	beq.w	8006f66 <_vfprintf_r+0x89a>
 8006c6e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006c70:	07da      	lsls	r2, r3, #31
 8006c72:	f140 8178 	bpl.w	8006f66 <_vfprintf_r+0x89a>
 8006c76:	2030      	movs	r0, #48	; 0x30
 8006c78:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006c7a:	9524      	str	r5, [sp, #144]	; 0x90
 8006c7c:	7bd9      	ldrb	r1, [r3, #15]
 8006c7e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006c80:	1e53      	subs	r3, r2, #1
 8006c82:	9324      	str	r3, [sp, #144]	; 0x90
 8006c84:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 8006c88:	428b      	cmp	r3, r1
 8006c8a:	f000 815b 	beq.w	8006f44 <_vfprintf_r+0x878>
 8006c8e:	2b39      	cmp	r3, #57	; 0x39
 8006c90:	bf0b      	itete	eq
 8006c92:	9b17      	ldreq	r3, [sp, #92]	; 0x5c
 8006c94:	3301      	addne	r3, #1
 8006c96:	7a9b      	ldrbeq	r3, [r3, #10]
 8006c98:	b2db      	uxtbne	r3, r3
 8006c9a:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006c9e:	eba5 0309 	sub.w	r3, r5, r9
 8006ca2:	9308      	str	r3, [sp, #32]
 8006ca4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006ca6:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8006ca8:	2b47      	cmp	r3, #71	; 0x47
 8006caa:	f040 81ae 	bne.w	800700a <_vfprintf_r+0x93e>
 8006cae:	1ceb      	adds	r3, r5, #3
 8006cb0:	db03      	blt.n	8006cba <_vfprintf_r+0x5ee>
 8006cb2:	9b07      	ldr	r3, [sp, #28]
 8006cb4:	429d      	cmp	r5, r3
 8006cb6:	f340 81d3 	ble.w	8007060 <_vfprintf_r+0x994>
 8006cba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006cbc:	3b02      	subs	r3, #2
 8006cbe:	930b      	str	r3, [sp, #44]	; 0x2c
 8006cc0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006cc2:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
 8006cc6:	f021 0120 	bic.w	r1, r1, #32
 8006cca:	2941      	cmp	r1, #65	; 0x41
 8006ccc:	bf08      	it	eq
 8006cce:	320f      	addeq	r2, #15
 8006cd0:	f105 33ff 	add.w	r3, r5, #4294967295	; 0xffffffff
 8006cd4:	bf06      	itte	eq
 8006cd6:	b2d2      	uxtbeq	r2, r2
 8006cd8:	2101      	moveq	r1, #1
 8006cda:	2100      	movne	r1, #0
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 8006ce2:	bfb4      	ite	lt
 8006ce4:	222d      	movlt	r2, #45	; 0x2d
 8006ce6:	222b      	movge	r2, #43	; 0x2b
 8006ce8:	9320      	str	r3, [sp, #128]	; 0x80
 8006cea:	bfb8      	it	lt
 8006cec:	f1c5 0301 	rsblt	r3, r5, #1
 8006cf0:	2b09      	cmp	r3, #9
 8006cf2:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 8006cf6:	f340 81a1 	ble.w	800703c <_vfprintf_r+0x970>
 8006cfa:	260a      	movs	r6, #10
 8006cfc:	f10d 0297 	add.w	r2, sp, #151	; 0x97
 8006d00:	fb93 f5f6 	sdiv	r5, r3, r6
 8006d04:	4611      	mov	r1, r2
 8006d06:	fb06 3015 	mls	r0, r6, r5, r3
 8006d0a:	3030      	adds	r0, #48	; 0x30
 8006d0c:	f801 0c01 	strb.w	r0, [r1, #-1]
 8006d10:	4618      	mov	r0, r3
 8006d12:	2863      	cmp	r0, #99	; 0x63
 8006d14:	462b      	mov	r3, r5
 8006d16:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
 8006d1a:	dcf1      	bgt.n	8006d00 <_vfprintf_r+0x634>
 8006d1c:	3330      	adds	r3, #48	; 0x30
 8006d1e:	1e88      	subs	r0, r1, #2
 8006d20:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006d24:	4603      	mov	r3, r0
 8006d26:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 8006d2a:	f10d 0597 	add.w	r5, sp, #151	; 0x97
 8006d2e:	42ab      	cmp	r3, r5
 8006d30:	f0c0 817f 	bcc.w	8007032 <_vfprintf_r+0x966>
 8006d34:	f10d 0299 	add.w	r2, sp, #153	; 0x99
 8006d38:	1a52      	subs	r2, r2, r1
 8006d3a:	42a8      	cmp	r0, r5
 8006d3c:	bf88      	it	hi
 8006d3e:	2200      	movhi	r2, #0
 8006d40:	f10d 038a 	add.w	r3, sp, #138	; 0x8a
 8006d44:	441a      	add	r2, r3
 8006d46:	ab22      	add	r3, sp, #136	; 0x88
 8006d48:	1ad3      	subs	r3, r2, r3
 8006d4a:	9a08      	ldr	r2, [sp, #32]
 8006d4c:	931a      	str	r3, [sp, #104]	; 0x68
 8006d4e:	2a01      	cmp	r2, #1
 8006d50:	4413      	add	r3, r2
 8006d52:	9307      	str	r3, [sp, #28]
 8006d54:	dc02      	bgt.n	8006d5c <_vfprintf_r+0x690>
 8006d56:	f018 0f01 	tst.w	r8, #1
 8006d5a:	d003      	beq.n	8006d64 <_vfprintf_r+0x698>
 8006d5c:	9b07      	ldr	r3, [sp, #28]
 8006d5e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006d60:	4413      	add	r3, r2
 8006d62:	9307      	str	r3, [sp, #28]
 8006d64:	f428 6380 	bic.w	r3, r8, #1024	; 0x400
 8006d68:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006d6c:	9315      	str	r3, [sp, #84]	; 0x54
 8006d6e:	2300      	movs	r3, #0
 8006d70:	461d      	mov	r5, r3
 8006d72:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 8006d76:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8006d78:	b113      	cbz	r3, 8006d80 <_vfprintf_r+0x6b4>
 8006d7a:	232d      	movs	r3, #45	; 0x2d
 8006d7c:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8006d80:	2600      	movs	r6, #0
 8006d82:	f8dd 8054 	ldr.w	r8, [sp, #84]	; 0x54
 8006d86:	9b07      	ldr	r3, [sp, #28]
 8006d88:	42b3      	cmp	r3, r6
 8006d8a:	bfb8      	it	lt
 8006d8c:	4633      	movlt	r3, r6
 8006d8e:	9315      	str	r3, [sp, #84]	; 0x54
 8006d90:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8006d94:	b113      	cbz	r3, 8006d9c <_vfprintf_r+0x6d0>
 8006d96:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006d98:	3301      	adds	r3, #1
 8006d9a:	9315      	str	r3, [sp, #84]	; 0x54
 8006d9c:	f018 0302 	ands.w	r3, r8, #2
 8006da0:	931c      	str	r3, [sp, #112]	; 0x70
 8006da2:	bf1e      	ittt	ne
 8006da4:	9b15      	ldrne	r3, [sp, #84]	; 0x54
 8006da6:	3302      	addne	r3, #2
 8006da8:	9315      	strne	r3, [sp, #84]	; 0x54
 8006daa:	f018 0384 	ands.w	r3, r8, #132	; 0x84
 8006dae:	931d      	str	r3, [sp, #116]	; 0x74
 8006db0:	d121      	bne.n	8006df6 <_vfprintf_r+0x72a>
 8006db2:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8006db6:	1a9b      	subs	r3, r3, r2
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	9317      	str	r3, [sp, #92]	; 0x5c
 8006dbc:	dd1b      	ble.n	8006df6 <_vfprintf_r+0x72a>
 8006dbe:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8006dc2:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8006dc4:	3301      	adds	r3, #1
 8006dc6:	2810      	cmp	r0, #16
 8006dc8:	483e      	ldr	r0, [pc, #248]	; (8006ec4 <_vfprintf_r+0x7f8>)
 8006dca:	f104 0108 	add.w	r1, r4, #8
 8006dce:	6020      	str	r0, [r4, #0]
 8006dd0:	f300 82df 	bgt.w	8007392 <_vfprintf_r+0xcc6>
 8006dd4:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8006dd6:	2b07      	cmp	r3, #7
 8006dd8:	4402      	add	r2, r0
 8006dda:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8006dde:	6060      	str	r0, [r4, #4]
 8006de0:	f340 82ec 	ble.w	80073bc <_vfprintf_r+0xcf0>
 8006de4:	4651      	mov	r1, sl
 8006de6:	4658      	mov	r0, fp
 8006de8:	aa26      	add	r2, sp, #152	; 0x98
 8006dea:	f003 f800 	bl	8009dee <__sprint_r>
 8006dee:	2800      	cmp	r0, #0
 8006df0:	f040 8622 	bne.w	8007a38 <_vfprintf_r+0x136c>
 8006df4:	ac29      	add	r4, sp, #164	; 0xa4
 8006df6:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8006dfa:	b173      	cbz	r3, 8006e1a <_vfprintf_r+0x74e>
 8006dfc:	f10d 037b 	add.w	r3, sp, #123	; 0x7b
 8006e00:	6023      	str	r3, [r4, #0]
 8006e02:	2301      	movs	r3, #1
 8006e04:	6063      	str	r3, [r4, #4]
 8006e06:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006e08:	3301      	adds	r3, #1
 8006e0a:	9328      	str	r3, [sp, #160]	; 0xa0
 8006e0c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006e0e:	3301      	adds	r3, #1
 8006e10:	2b07      	cmp	r3, #7
 8006e12:	9327      	str	r3, [sp, #156]	; 0x9c
 8006e14:	f300 82d4 	bgt.w	80073c0 <_vfprintf_r+0xcf4>
 8006e18:	3408      	adds	r4, #8
 8006e1a:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8006e1c:	b16b      	cbz	r3, 8006e3a <_vfprintf_r+0x76e>
 8006e1e:	ab1f      	add	r3, sp, #124	; 0x7c
 8006e20:	6023      	str	r3, [r4, #0]
 8006e22:	2302      	movs	r3, #2
 8006e24:	6063      	str	r3, [r4, #4]
 8006e26:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006e28:	3302      	adds	r3, #2
 8006e2a:	9328      	str	r3, [sp, #160]	; 0xa0
 8006e2c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006e2e:	3301      	adds	r3, #1
 8006e30:	2b07      	cmp	r3, #7
 8006e32:	9327      	str	r3, [sp, #156]	; 0x9c
 8006e34:	f300 82ce 	bgt.w	80073d4 <_vfprintf_r+0xd08>
 8006e38:	3408      	adds	r4, #8
 8006e3a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006e3c:	2b80      	cmp	r3, #128	; 0x80
 8006e3e:	d121      	bne.n	8006e84 <_vfprintf_r+0x7b8>
 8006e40:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8006e44:	1a9b      	subs	r3, r3, r2
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	9317      	str	r3, [sp, #92]	; 0x5c
 8006e4a:	dd1b      	ble.n	8006e84 <_vfprintf_r+0x7b8>
 8006e4c:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8006e50:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8006e52:	3301      	adds	r3, #1
 8006e54:	2810      	cmp	r0, #16
 8006e56:	481c      	ldr	r0, [pc, #112]	; (8006ec8 <_vfprintf_r+0x7fc>)
 8006e58:	f104 0108 	add.w	r1, r4, #8
 8006e5c:	6020      	str	r0, [r4, #0]
 8006e5e:	f300 82c3 	bgt.w	80073e8 <_vfprintf_r+0xd1c>
 8006e62:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8006e64:	2b07      	cmp	r3, #7
 8006e66:	4402      	add	r2, r0
 8006e68:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8006e6c:	6060      	str	r0, [r4, #4]
 8006e6e:	f340 82d0 	ble.w	8007412 <_vfprintf_r+0xd46>
 8006e72:	4651      	mov	r1, sl
 8006e74:	4658      	mov	r0, fp
 8006e76:	aa26      	add	r2, sp, #152	; 0x98
 8006e78:	f002 ffb9 	bl	8009dee <__sprint_r>
 8006e7c:	2800      	cmp	r0, #0
 8006e7e:	f040 85db 	bne.w	8007a38 <_vfprintf_r+0x136c>
 8006e82:	ac29      	add	r4, sp, #164	; 0xa4
 8006e84:	9b07      	ldr	r3, [sp, #28]
 8006e86:	1af6      	subs	r6, r6, r3
 8006e88:	2e00      	cmp	r6, #0
 8006e8a:	dd28      	ble.n	8006ede <_vfprintf_r+0x812>
 8006e8c:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8006e90:	480d      	ldr	r0, [pc, #52]	; (8006ec8 <_vfprintf_r+0x7fc>)
 8006e92:	2e10      	cmp	r6, #16
 8006e94:	f103 0301 	add.w	r3, r3, #1
 8006e98:	f104 0108 	add.w	r1, r4, #8
 8006e9c:	6020      	str	r0, [r4, #0]
 8006e9e:	f300 82ba 	bgt.w	8007416 <_vfprintf_r+0xd4a>
 8006ea2:	6066      	str	r6, [r4, #4]
 8006ea4:	2b07      	cmp	r3, #7
 8006ea6:	4416      	add	r6, r2
 8006ea8:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8006eac:	f340 82c6 	ble.w	800743c <_vfprintf_r+0xd70>
 8006eb0:	e00c      	b.n	8006ecc <_vfprintf_r+0x800>
 8006eb2:	bf00      	nop
 8006eb4:	0800b3f5 	.word	0x0800b3f5
 8006eb8:	0800b3e4 	.word	0x0800b3e4
 8006ebc:	40300000 	.word	0x40300000
 8006ec0:	3fe00000 	.word	0x3fe00000
 8006ec4:	0800b428 	.word	0x0800b428
 8006ec8:	0800b438 	.word	0x0800b438
 8006ecc:	4651      	mov	r1, sl
 8006ece:	4658      	mov	r0, fp
 8006ed0:	aa26      	add	r2, sp, #152	; 0x98
 8006ed2:	f002 ff8c 	bl	8009dee <__sprint_r>
 8006ed6:	2800      	cmp	r0, #0
 8006ed8:	f040 85ae 	bne.w	8007a38 <_vfprintf_r+0x136c>
 8006edc:	ac29      	add	r4, sp, #164	; 0xa4
 8006ede:	f418 7f80 	tst.w	r8, #256	; 0x100
 8006ee2:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 8006ee4:	f040 82b0 	bne.w	8007448 <_vfprintf_r+0xd7c>
 8006ee8:	9b07      	ldr	r3, [sp, #28]
 8006eea:	f8c4 9000 	str.w	r9, [r4]
 8006eee:	441e      	add	r6, r3
 8006ef0:	6063      	str	r3, [r4, #4]
 8006ef2:	9628      	str	r6, [sp, #160]	; 0xa0
 8006ef4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006ef6:	3301      	adds	r3, #1
 8006ef8:	2b07      	cmp	r3, #7
 8006efa:	9327      	str	r3, [sp, #156]	; 0x9c
 8006efc:	f300 82ea 	bgt.w	80074d4 <_vfprintf_r+0xe08>
 8006f00:	3408      	adds	r4, #8
 8006f02:	f018 0f04 	tst.w	r8, #4
 8006f06:	f040 8578 	bne.w	80079fa <_vfprintf_r+0x132e>
 8006f0a:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 8006f0e:	9915      	ldr	r1, [sp, #84]	; 0x54
 8006f10:	428a      	cmp	r2, r1
 8006f12:	bfac      	ite	ge
 8006f14:	189b      	addge	r3, r3, r2
 8006f16:	185b      	addlt	r3, r3, r1
 8006f18:	9313      	str	r3, [sp, #76]	; 0x4c
 8006f1a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006f1c:	b13b      	cbz	r3, 8006f2e <_vfprintf_r+0x862>
 8006f1e:	4651      	mov	r1, sl
 8006f20:	4658      	mov	r0, fp
 8006f22:	aa26      	add	r2, sp, #152	; 0x98
 8006f24:	f002 ff63 	bl	8009dee <__sprint_r>
 8006f28:	2800      	cmp	r0, #0
 8006f2a:	f040 8585 	bne.w	8007a38 <_vfprintf_r+0x136c>
 8006f2e:	2300      	movs	r3, #0
 8006f30:	9327      	str	r3, [sp, #156]	; 0x9c
 8006f32:	2f00      	cmp	r7, #0
 8006f34:	f040 859c 	bne.w	8007a70 <_vfprintf_r+0x13a4>
 8006f38:	ac29      	add	r4, sp, #164	; 0xa4
 8006f3a:	e0e7      	b.n	800710c <_vfprintf_r+0xa40>
 8006f3c:	4607      	mov	r7, r0
 8006f3e:	e62d      	b.n	8006b9c <_vfprintf_r+0x4d0>
 8006f40:	2306      	movs	r3, #6
 8006f42:	e61d      	b.n	8006b80 <_vfprintf_r+0x4b4>
 8006f44:	f802 0c01 	strb.w	r0, [r2, #-1]
 8006f48:	e699      	b.n	8006c7e <_vfprintf_r+0x5b2>
 8006f4a:	f803 0b01 	strb.w	r0, [r3], #1
 8006f4e:	1aca      	subs	r2, r1, r3
 8006f50:	2a00      	cmp	r2, #0
 8006f52:	dafa      	bge.n	8006f4a <_vfprintf_r+0x87e>
 8006f54:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006f56:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006f58:	3201      	adds	r2, #1
 8006f5a:	f103 0301 	add.w	r3, r3, #1
 8006f5e:	bfb8      	it	lt
 8006f60:	2300      	movlt	r3, #0
 8006f62:	441d      	add	r5, r3
 8006f64:	e69b      	b.n	8006c9e <_vfprintf_r+0x5d2>
 8006f66:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006f68:	462b      	mov	r3, r5
 8006f6a:	2030      	movs	r0, #48	; 0x30
 8006f6c:	18a9      	adds	r1, r5, r2
 8006f6e:	e7ee      	b.n	8006f4e <_vfprintf_r+0x882>
 8006f70:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006f72:	2b46      	cmp	r3, #70	; 0x46
 8006f74:	d005      	beq.n	8006f82 <_vfprintf_r+0x8b6>
 8006f76:	2b45      	cmp	r3, #69	; 0x45
 8006f78:	d11b      	bne.n	8006fb2 <_vfprintf_r+0x8e6>
 8006f7a:	9b07      	ldr	r3, [sp, #28]
 8006f7c:	1c5e      	adds	r6, r3, #1
 8006f7e:	2302      	movs	r3, #2
 8006f80:	e001      	b.n	8006f86 <_vfprintf_r+0x8ba>
 8006f82:	2303      	movs	r3, #3
 8006f84:	9e07      	ldr	r6, [sp, #28]
 8006f86:	aa24      	add	r2, sp, #144	; 0x90
 8006f88:	9204      	str	r2, [sp, #16]
 8006f8a:	aa21      	add	r2, sp, #132	; 0x84
 8006f8c:	9203      	str	r2, [sp, #12]
 8006f8e:	aa20      	add	r2, sp, #128	; 0x80
 8006f90:	e9cd 6201 	strd	r6, r2, [sp, #4]
 8006f94:	9300      	str	r3, [sp, #0]
 8006f96:	4658      	mov	r0, fp
 8006f98:	462b      	mov	r3, r5
 8006f9a:	9a08      	ldr	r2, [sp, #32]
 8006f9c:	f000 ff28 	bl	8007df0 <_dtoa_r>
 8006fa0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006fa2:	4681      	mov	r9, r0
 8006fa4:	2b47      	cmp	r3, #71	; 0x47
 8006fa6:	d106      	bne.n	8006fb6 <_vfprintf_r+0x8ea>
 8006fa8:	f018 0f01 	tst.w	r8, #1
 8006fac:	d103      	bne.n	8006fb6 <_vfprintf_r+0x8ea>
 8006fae:	9d24      	ldr	r5, [sp, #144]	; 0x90
 8006fb0:	e675      	b.n	8006c9e <_vfprintf_r+0x5d2>
 8006fb2:	9e07      	ldr	r6, [sp, #28]
 8006fb4:	e7e3      	b.n	8006f7e <_vfprintf_r+0x8b2>
 8006fb6:	eb09 0306 	add.w	r3, r9, r6
 8006fba:	930d      	str	r3, [sp, #52]	; 0x34
 8006fbc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006fbe:	2b46      	cmp	r3, #70	; 0x46
 8006fc0:	d111      	bne.n	8006fe6 <_vfprintf_r+0x91a>
 8006fc2:	f899 3000 	ldrb.w	r3, [r9]
 8006fc6:	2b30      	cmp	r3, #48	; 0x30
 8006fc8:	d109      	bne.n	8006fde <_vfprintf_r+0x912>
 8006fca:	2200      	movs	r2, #0
 8006fcc:	2300      	movs	r3, #0
 8006fce:	4629      	mov	r1, r5
 8006fd0:	9808      	ldr	r0, [sp, #32]
 8006fd2:	f7f9 fce9 	bl	80009a8 <__aeabi_dcmpeq>
 8006fd6:	b910      	cbnz	r0, 8006fde <_vfprintf_r+0x912>
 8006fd8:	f1c6 0601 	rsb	r6, r6, #1
 8006fdc:	9620      	str	r6, [sp, #128]	; 0x80
 8006fde:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006fe0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006fe2:	441a      	add	r2, r3
 8006fe4:	920d      	str	r2, [sp, #52]	; 0x34
 8006fe6:	2200      	movs	r2, #0
 8006fe8:	2300      	movs	r3, #0
 8006fea:	4629      	mov	r1, r5
 8006fec:	9808      	ldr	r0, [sp, #32]
 8006fee:	f7f9 fcdb 	bl	80009a8 <__aeabi_dcmpeq>
 8006ff2:	b108      	cbz	r0, 8006ff8 <_vfprintf_r+0x92c>
 8006ff4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006ff6:	9324      	str	r3, [sp, #144]	; 0x90
 8006ff8:	2230      	movs	r2, #48	; 0x30
 8006ffa:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8006ffc:	990d      	ldr	r1, [sp, #52]	; 0x34
 8006ffe:	4299      	cmp	r1, r3
 8007000:	d9d5      	bls.n	8006fae <_vfprintf_r+0x8e2>
 8007002:	1c59      	adds	r1, r3, #1
 8007004:	9124      	str	r1, [sp, #144]	; 0x90
 8007006:	701a      	strb	r2, [r3, #0]
 8007008:	e7f7      	b.n	8006ffa <_vfprintf_r+0x92e>
 800700a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800700c:	2b46      	cmp	r3, #70	; 0x46
 800700e:	f47f ae57 	bne.w	8006cc0 <_vfprintf_r+0x5f4>
 8007012:	9a07      	ldr	r2, [sp, #28]
 8007014:	f008 0301 	and.w	r3, r8, #1
 8007018:	2d00      	cmp	r5, #0
 800701a:	ea43 0302 	orr.w	r3, r3, r2
 800701e:	dd1a      	ble.n	8007056 <_vfprintf_r+0x98a>
 8007020:	2b00      	cmp	r3, #0
 8007022:	d034      	beq.n	800708e <_vfprintf_r+0x9c2>
 8007024:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007026:	18eb      	adds	r3, r5, r3
 8007028:	441a      	add	r2, r3
 800702a:	9207      	str	r2, [sp, #28]
 800702c:	2366      	movs	r3, #102	; 0x66
 800702e:	930b      	str	r3, [sp, #44]	; 0x2c
 8007030:	e033      	b.n	800709a <_vfprintf_r+0x9ce>
 8007032:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007036:	f802 6b01 	strb.w	r6, [r2], #1
 800703a:	e678      	b.n	8006d2e <_vfprintf_r+0x662>
 800703c:	b941      	cbnz	r1, 8007050 <_vfprintf_r+0x984>
 800703e:	2230      	movs	r2, #48	; 0x30
 8007040:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 8007044:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 8007048:	3330      	adds	r3, #48	; 0x30
 800704a:	f802 3b01 	strb.w	r3, [r2], #1
 800704e:	e67a      	b.n	8006d46 <_vfprintf_r+0x67a>
 8007050:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 8007054:	e7f8      	b.n	8007048 <_vfprintf_r+0x97c>
 8007056:	b1e3      	cbz	r3, 8007092 <_vfprintf_r+0x9c6>
 8007058:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800705a:	9a07      	ldr	r2, [sp, #28]
 800705c:	3301      	adds	r3, #1
 800705e:	e7e3      	b.n	8007028 <_vfprintf_r+0x95c>
 8007060:	9b08      	ldr	r3, [sp, #32]
 8007062:	429d      	cmp	r5, r3
 8007064:	db07      	blt.n	8007076 <_vfprintf_r+0x9aa>
 8007066:	f018 0f01 	tst.w	r8, #1
 800706a:	d02d      	beq.n	80070c8 <_vfprintf_r+0x9fc>
 800706c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800706e:	18eb      	adds	r3, r5, r3
 8007070:	9307      	str	r3, [sp, #28]
 8007072:	2367      	movs	r3, #103	; 0x67
 8007074:	e7db      	b.n	800702e <_vfprintf_r+0x962>
 8007076:	9b08      	ldr	r3, [sp, #32]
 8007078:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800707a:	2d00      	cmp	r5, #0
 800707c:	4413      	add	r3, r2
 800707e:	9307      	str	r3, [sp, #28]
 8007080:	dcf7      	bgt.n	8007072 <_vfprintf_r+0x9a6>
 8007082:	9a07      	ldr	r2, [sp, #28]
 8007084:	f1c5 0301 	rsb	r3, r5, #1
 8007088:	441a      	add	r2, r3
 800708a:	4613      	mov	r3, r2
 800708c:	e7f0      	b.n	8007070 <_vfprintf_r+0x9a4>
 800708e:	9507      	str	r5, [sp, #28]
 8007090:	e7cc      	b.n	800702c <_vfprintf_r+0x960>
 8007092:	2366      	movs	r3, #102	; 0x66
 8007094:	930b      	str	r3, [sp, #44]	; 0x2c
 8007096:	2301      	movs	r3, #1
 8007098:	9307      	str	r3, [sp, #28]
 800709a:	f418 6380 	ands.w	r3, r8, #1024	; 0x400
 800709e:	930d      	str	r3, [sp, #52]	; 0x34
 80070a0:	d025      	beq.n	80070ee <_vfprintf_r+0xa22>
 80070a2:	2300      	movs	r3, #0
 80070a4:	2d00      	cmp	r5, #0
 80070a6:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 80070aa:	f77f ae64 	ble.w	8006d76 <_vfprintf_r+0x6aa>
 80070ae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80070b0:	781b      	ldrb	r3, [r3, #0]
 80070b2:	2bff      	cmp	r3, #255	; 0xff
 80070b4:	d10a      	bne.n	80070cc <_vfprintf_r+0xa00>
 80070b6:	9907      	ldr	r1, [sp, #28]
 80070b8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80070bc:	4413      	add	r3, r2
 80070be:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80070c0:	fb02 1303 	mla	r3, r2, r3, r1
 80070c4:	9307      	str	r3, [sp, #28]
 80070c6:	e656      	b.n	8006d76 <_vfprintf_r+0x6aa>
 80070c8:	9507      	str	r5, [sp, #28]
 80070ca:	e7d2      	b.n	8007072 <_vfprintf_r+0x9a6>
 80070cc:	42ab      	cmp	r3, r5
 80070ce:	daf2      	bge.n	80070b6 <_vfprintf_r+0x9ea>
 80070d0:	1aed      	subs	r5, r5, r3
 80070d2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80070d4:	785b      	ldrb	r3, [r3, #1]
 80070d6:	b133      	cbz	r3, 80070e6 <_vfprintf_r+0xa1a>
 80070d8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80070da:	3301      	adds	r3, #1
 80070dc:	930d      	str	r3, [sp, #52]	; 0x34
 80070de:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80070e0:	3301      	adds	r3, #1
 80070e2:	930e      	str	r3, [sp, #56]	; 0x38
 80070e4:	e7e3      	b.n	80070ae <_vfprintf_r+0x9e2>
 80070e6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80070e8:	3301      	adds	r3, #1
 80070ea:	930c      	str	r3, [sp, #48]	; 0x30
 80070ec:	e7df      	b.n	80070ae <_vfprintf_r+0x9e2>
 80070ee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80070f0:	930c      	str	r3, [sp, #48]	; 0x30
 80070f2:	e640      	b.n	8006d76 <_vfprintf_r+0x6aa>
 80070f4:	4632      	mov	r2, r6
 80070f6:	f852 3b04 	ldr.w	r3, [r2], #4
 80070fa:	f018 0f20 	tst.w	r8, #32
 80070fe:	920a      	str	r2, [sp, #40]	; 0x28
 8007100:	d009      	beq.n	8007116 <_vfprintf_r+0xa4a>
 8007102:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007104:	4610      	mov	r0, r2
 8007106:	17d1      	asrs	r1, r2, #31
 8007108:	e9c3 0100 	strd	r0, r1, [r3]
 800710c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800710e:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
 8007112:	f7ff bb5a 	b.w	80067ca <_vfprintf_r+0xfe>
 8007116:	f018 0f10 	tst.w	r8, #16
 800711a:	d002      	beq.n	8007122 <_vfprintf_r+0xa56>
 800711c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800711e:	601a      	str	r2, [r3, #0]
 8007120:	e7f4      	b.n	800710c <_vfprintf_r+0xa40>
 8007122:	f018 0f40 	tst.w	r8, #64	; 0x40
 8007126:	d002      	beq.n	800712e <_vfprintf_r+0xa62>
 8007128:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800712a:	801a      	strh	r2, [r3, #0]
 800712c:	e7ee      	b.n	800710c <_vfprintf_r+0xa40>
 800712e:	f418 7f00 	tst.w	r8, #512	; 0x200
 8007132:	d0f3      	beq.n	800711c <_vfprintf_r+0xa50>
 8007134:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007136:	701a      	strb	r2, [r3, #0]
 8007138:	e7e8      	b.n	800710c <_vfprintf_r+0xa40>
 800713a:	f048 0810 	orr.w	r8, r8, #16
 800713e:	f018 0f20 	tst.w	r8, #32
 8007142:	d01e      	beq.n	8007182 <_vfprintf_r+0xab6>
 8007144:	3607      	adds	r6, #7
 8007146:	f026 0307 	bic.w	r3, r6, #7
 800714a:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 800714e:	930a      	str	r3, [sp, #40]	; 0x28
 8007150:	2300      	movs	r3, #0
 8007152:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 8007156:	2200      	movs	r2, #0
 8007158:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 800715c:	9a07      	ldr	r2, [sp, #28]
 800715e:	3201      	adds	r2, #1
 8007160:	f000 849b 	beq.w	8007a9a <_vfprintf_r+0x13ce>
 8007164:	f028 0280 	bic.w	r2, r8, #128	; 0x80
 8007168:	920c      	str	r2, [sp, #48]	; 0x30
 800716a:	ea56 0207 	orrs.w	r2, r6, r7
 800716e:	f040 849a 	bne.w	8007aa6 <_vfprintf_r+0x13da>
 8007172:	9a07      	ldr	r2, [sp, #28]
 8007174:	2a00      	cmp	r2, #0
 8007176:	f000 80f5 	beq.w	8007364 <_vfprintf_r+0xc98>
 800717a:	2b01      	cmp	r3, #1
 800717c:	f040 8496 	bne.w	8007aac <_vfprintf_r+0x13e0>
 8007180:	e097      	b.n	80072b2 <_vfprintf_r+0xbe6>
 8007182:	1d33      	adds	r3, r6, #4
 8007184:	f018 0f10 	tst.w	r8, #16
 8007188:	930a      	str	r3, [sp, #40]	; 0x28
 800718a:	d001      	beq.n	8007190 <_vfprintf_r+0xac4>
 800718c:	6836      	ldr	r6, [r6, #0]
 800718e:	e003      	b.n	8007198 <_vfprintf_r+0xacc>
 8007190:	f018 0f40 	tst.w	r8, #64	; 0x40
 8007194:	d002      	beq.n	800719c <_vfprintf_r+0xad0>
 8007196:	8836      	ldrh	r6, [r6, #0]
 8007198:	2700      	movs	r7, #0
 800719a:	e7d9      	b.n	8007150 <_vfprintf_r+0xa84>
 800719c:	f418 7f00 	tst.w	r8, #512	; 0x200
 80071a0:	d0f4      	beq.n	800718c <_vfprintf_r+0xac0>
 80071a2:	7836      	ldrb	r6, [r6, #0]
 80071a4:	e7f8      	b.n	8007198 <_vfprintf_r+0xacc>
 80071a6:	4633      	mov	r3, r6
 80071a8:	f853 6b04 	ldr.w	r6, [r3], #4
 80071ac:	2278      	movs	r2, #120	; 0x78
 80071ae:	930a      	str	r3, [sp, #40]	; 0x28
 80071b0:	f647 0330 	movw	r3, #30768	; 0x7830
 80071b4:	f8ad 307c 	strh.w	r3, [sp, #124]	; 0x7c
 80071b8:	4ba1      	ldr	r3, [pc, #644]	; (8007440 <_vfprintf_r+0xd74>)
 80071ba:	2700      	movs	r7, #0
 80071bc:	931b      	str	r3, [sp, #108]	; 0x6c
 80071be:	f048 0802 	orr.w	r8, r8, #2
 80071c2:	2302      	movs	r3, #2
 80071c4:	920b      	str	r2, [sp, #44]	; 0x2c
 80071c6:	e7c6      	b.n	8007156 <_vfprintf_r+0xa8a>
 80071c8:	4633      	mov	r3, r6
 80071ca:	2500      	movs	r5, #0
 80071cc:	f853 9b04 	ldr.w	r9, [r3], #4
 80071d0:	f88d 507b 	strb.w	r5, [sp, #123]	; 0x7b
 80071d4:	930a      	str	r3, [sp, #40]	; 0x28
 80071d6:	9b07      	ldr	r3, [sp, #28]
 80071d8:	1c5e      	adds	r6, r3, #1
 80071da:	d010      	beq.n	80071fe <_vfprintf_r+0xb32>
 80071dc:	461a      	mov	r2, r3
 80071de:	4629      	mov	r1, r5
 80071e0:	4648      	mov	r0, r9
 80071e2:	f001 ffeb 	bl	80091bc <memchr>
 80071e6:	4607      	mov	r7, r0
 80071e8:	2800      	cmp	r0, #0
 80071ea:	f43f ac74 	beq.w	8006ad6 <_vfprintf_r+0x40a>
 80071ee:	eba0 0309 	sub.w	r3, r0, r9
 80071f2:	462f      	mov	r7, r5
 80071f4:	462e      	mov	r6, r5
 80071f6:	e9cd 550c 	strd	r5, r5, [sp, #48]	; 0x30
 80071fa:	9307      	str	r3, [sp, #28]
 80071fc:	e5c3      	b.n	8006d86 <_vfprintf_r+0x6ba>
 80071fe:	4648      	mov	r0, r9
 8007200:	f7f8 ffa6 	bl	8000150 <strlen>
 8007204:	462f      	mov	r7, r5
 8007206:	9007      	str	r0, [sp, #28]
 8007208:	e465      	b.n	8006ad6 <_vfprintf_r+0x40a>
 800720a:	f048 0810 	orr.w	r8, r8, #16
 800720e:	f018 0f20 	tst.w	r8, #32
 8007212:	d007      	beq.n	8007224 <_vfprintf_r+0xb58>
 8007214:	3607      	adds	r6, #7
 8007216:	f026 0307 	bic.w	r3, r6, #7
 800721a:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 800721e:	930a      	str	r3, [sp, #40]	; 0x28
 8007220:	2301      	movs	r3, #1
 8007222:	e798      	b.n	8007156 <_vfprintf_r+0xa8a>
 8007224:	1d33      	adds	r3, r6, #4
 8007226:	f018 0f10 	tst.w	r8, #16
 800722a:	930a      	str	r3, [sp, #40]	; 0x28
 800722c:	d001      	beq.n	8007232 <_vfprintf_r+0xb66>
 800722e:	6836      	ldr	r6, [r6, #0]
 8007230:	e003      	b.n	800723a <_vfprintf_r+0xb6e>
 8007232:	f018 0f40 	tst.w	r8, #64	; 0x40
 8007236:	d002      	beq.n	800723e <_vfprintf_r+0xb72>
 8007238:	8836      	ldrh	r6, [r6, #0]
 800723a:	2700      	movs	r7, #0
 800723c:	e7f0      	b.n	8007220 <_vfprintf_r+0xb54>
 800723e:	f418 7f00 	tst.w	r8, #512	; 0x200
 8007242:	d0f4      	beq.n	800722e <_vfprintf_r+0xb62>
 8007244:	7836      	ldrb	r6, [r6, #0]
 8007246:	e7f8      	b.n	800723a <_vfprintf_r+0xb6e>
 8007248:	4b7e      	ldr	r3, [pc, #504]	; (8007444 <_vfprintf_r+0xd78>)
 800724a:	f018 0f20 	tst.w	r8, #32
 800724e:	931b      	str	r3, [sp, #108]	; 0x6c
 8007250:	d019      	beq.n	8007286 <_vfprintf_r+0xbba>
 8007252:	3607      	adds	r6, #7
 8007254:	f026 0307 	bic.w	r3, r6, #7
 8007258:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 800725c:	930a      	str	r3, [sp, #40]	; 0x28
 800725e:	f018 0f01 	tst.w	r8, #1
 8007262:	d00a      	beq.n	800727a <_vfprintf_r+0xbae>
 8007264:	ea56 0307 	orrs.w	r3, r6, r7
 8007268:	d007      	beq.n	800727a <_vfprintf_r+0xbae>
 800726a:	2330      	movs	r3, #48	; 0x30
 800726c:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8007270:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007272:	f048 0802 	orr.w	r8, r8, #2
 8007276:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 800727a:	2302      	movs	r3, #2
 800727c:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 8007280:	e769      	b.n	8007156 <_vfprintf_r+0xa8a>
 8007282:	4b6f      	ldr	r3, [pc, #444]	; (8007440 <_vfprintf_r+0xd74>)
 8007284:	e7e1      	b.n	800724a <_vfprintf_r+0xb7e>
 8007286:	1d33      	adds	r3, r6, #4
 8007288:	f018 0f10 	tst.w	r8, #16
 800728c:	930a      	str	r3, [sp, #40]	; 0x28
 800728e:	d001      	beq.n	8007294 <_vfprintf_r+0xbc8>
 8007290:	6836      	ldr	r6, [r6, #0]
 8007292:	e003      	b.n	800729c <_vfprintf_r+0xbd0>
 8007294:	f018 0f40 	tst.w	r8, #64	; 0x40
 8007298:	d002      	beq.n	80072a0 <_vfprintf_r+0xbd4>
 800729a:	8836      	ldrh	r6, [r6, #0]
 800729c:	2700      	movs	r7, #0
 800729e:	e7de      	b.n	800725e <_vfprintf_r+0xb92>
 80072a0:	f418 7f00 	tst.w	r8, #512	; 0x200
 80072a4:	d0f4      	beq.n	8007290 <_vfprintf_r+0xbc4>
 80072a6:	7836      	ldrb	r6, [r6, #0]
 80072a8:	e7f8      	b.n	800729c <_vfprintf_r+0xbd0>
 80072aa:	2f00      	cmp	r7, #0
 80072ac:	bf08      	it	eq
 80072ae:	2e0a      	cmpeq	r6, #10
 80072b0:	d206      	bcs.n	80072c0 <_vfprintf_r+0xbf4>
 80072b2:	3630      	adds	r6, #48	; 0x30
 80072b4:	f88d 6147 	strb.w	r6, [sp, #327]	; 0x147
 80072b8:	f20d 1947 	addw	r9, sp, #327	; 0x147
 80072bc:	f000 bc14 	b.w	8007ae8 <_vfprintf_r+0x141c>
 80072c0:	2300      	movs	r3, #0
 80072c2:	9308      	str	r3, [sp, #32]
 80072c4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80072c6:	ad52      	add	r5, sp, #328	; 0x148
 80072c8:	f403 6880 	and.w	r8, r3, #1024	; 0x400
 80072cc:	220a      	movs	r2, #10
 80072ce:	2300      	movs	r3, #0
 80072d0:	4630      	mov	r0, r6
 80072d2:	4639      	mov	r1, r7
 80072d4:	f7f9 fc28 	bl	8000b28 <__aeabi_uldivmod>
 80072d8:	9b08      	ldr	r3, [sp, #32]
 80072da:	3230      	adds	r2, #48	; 0x30
 80072dc:	3301      	adds	r3, #1
 80072de:	f105 39ff 	add.w	r9, r5, #4294967295	; 0xffffffff
 80072e2:	f805 2c01 	strb.w	r2, [r5, #-1]
 80072e6:	9308      	str	r3, [sp, #32]
 80072e8:	f1b8 0f00 	cmp.w	r8, #0
 80072ec:	d019      	beq.n	8007322 <_vfprintf_r+0xc56>
 80072ee:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80072f0:	9a08      	ldr	r2, [sp, #32]
 80072f2:	781b      	ldrb	r3, [r3, #0]
 80072f4:	429a      	cmp	r2, r3
 80072f6:	d114      	bne.n	8007322 <_vfprintf_r+0xc56>
 80072f8:	2aff      	cmp	r2, #255	; 0xff
 80072fa:	d012      	beq.n	8007322 <_vfprintf_r+0xc56>
 80072fc:	2f00      	cmp	r7, #0
 80072fe:	bf08      	it	eq
 8007300:	2e0a      	cmpeq	r6, #10
 8007302:	d30e      	bcc.n	8007322 <_vfprintf_r+0xc56>
 8007304:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007306:	9919      	ldr	r1, [sp, #100]	; 0x64
 8007308:	eba9 0903 	sub.w	r9, r9, r3
 800730c:	461a      	mov	r2, r3
 800730e:	4648      	mov	r0, r9
 8007310:	f002 fcdf 	bl	8009cd2 <strncpy>
 8007314:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007316:	785d      	ldrb	r5, [r3, #1]
 8007318:	b195      	cbz	r5, 8007340 <_vfprintf_r+0xc74>
 800731a:	3301      	adds	r3, #1
 800731c:	930e      	str	r3, [sp, #56]	; 0x38
 800731e:	2300      	movs	r3, #0
 8007320:	9308      	str	r3, [sp, #32]
 8007322:	220a      	movs	r2, #10
 8007324:	2300      	movs	r3, #0
 8007326:	4630      	mov	r0, r6
 8007328:	4639      	mov	r1, r7
 800732a:	f7f9 fbfd 	bl	8000b28 <__aeabi_uldivmod>
 800732e:	2f00      	cmp	r7, #0
 8007330:	bf08      	it	eq
 8007332:	2e0a      	cmpeq	r6, #10
 8007334:	f0c0 83d8 	bcc.w	8007ae8 <_vfprintf_r+0x141c>
 8007338:	4606      	mov	r6, r0
 800733a:	460f      	mov	r7, r1
 800733c:	464d      	mov	r5, r9
 800733e:	e7c5      	b.n	80072cc <_vfprintf_r+0xc00>
 8007340:	9508      	str	r5, [sp, #32]
 8007342:	e7ee      	b.n	8007322 <_vfprintf_r+0xc56>
 8007344:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8007346:	f006 030f 	and.w	r3, r6, #15
 800734a:	5cd3      	ldrb	r3, [r2, r3]
 800734c:	093a      	lsrs	r2, r7, #4
 800734e:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8007352:	0933      	lsrs	r3, r6, #4
 8007354:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8007358:	461e      	mov	r6, r3
 800735a:	4617      	mov	r7, r2
 800735c:	ea56 0307 	orrs.w	r3, r6, r7
 8007360:	d1f0      	bne.n	8007344 <_vfprintf_r+0xc78>
 8007362:	e3c1      	b.n	8007ae8 <_vfprintf_r+0x141c>
 8007364:	b933      	cbnz	r3, 8007374 <_vfprintf_r+0xca8>
 8007366:	f018 0f01 	tst.w	r8, #1
 800736a:	d003      	beq.n	8007374 <_vfprintf_r+0xca8>
 800736c:	2330      	movs	r3, #48	; 0x30
 800736e:	f88d 3147 	strb.w	r3, [sp, #327]	; 0x147
 8007372:	e7a1      	b.n	80072b8 <_vfprintf_r+0xbec>
 8007374:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 8007378:	e3b6      	b.n	8007ae8 <_vfprintf_r+0x141c>
 800737a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800737c:	2b00      	cmp	r3, #0
 800737e:	f000 837d 	beq.w	8007a7c <_vfprintf_r+0x13b0>
 8007382:	2000      	movs	r0, #0
 8007384:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8007388:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 800738c:	960a      	str	r6, [sp, #40]	; 0x28
 800738e:	f7ff bb3b 	b.w	8006a08 <_vfprintf_r+0x33c>
 8007392:	2010      	movs	r0, #16
 8007394:	2b07      	cmp	r3, #7
 8007396:	4402      	add	r2, r0
 8007398:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800739c:	6060      	str	r0, [r4, #4]
 800739e:	dd08      	ble.n	80073b2 <_vfprintf_r+0xce6>
 80073a0:	4651      	mov	r1, sl
 80073a2:	4658      	mov	r0, fp
 80073a4:	aa26      	add	r2, sp, #152	; 0x98
 80073a6:	f002 fd22 	bl	8009dee <__sprint_r>
 80073aa:	2800      	cmp	r0, #0
 80073ac:	f040 8344 	bne.w	8007a38 <_vfprintf_r+0x136c>
 80073b0:	a929      	add	r1, sp, #164	; 0xa4
 80073b2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80073b4:	460c      	mov	r4, r1
 80073b6:	3b10      	subs	r3, #16
 80073b8:	9317      	str	r3, [sp, #92]	; 0x5c
 80073ba:	e500      	b.n	8006dbe <_vfprintf_r+0x6f2>
 80073bc:	460c      	mov	r4, r1
 80073be:	e51a      	b.n	8006df6 <_vfprintf_r+0x72a>
 80073c0:	4651      	mov	r1, sl
 80073c2:	4658      	mov	r0, fp
 80073c4:	aa26      	add	r2, sp, #152	; 0x98
 80073c6:	f002 fd12 	bl	8009dee <__sprint_r>
 80073ca:	2800      	cmp	r0, #0
 80073cc:	f040 8334 	bne.w	8007a38 <_vfprintf_r+0x136c>
 80073d0:	ac29      	add	r4, sp, #164	; 0xa4
 80073d2:	e522      	b.n	8006e1a <_vfprintf_r+0x74e>
 80073d4:	4651      	mov	r1, sl
 80073d6:	4658      	mov	r0, fp
 80073d8:	aa26      	add	r2, sp, #152	; 0x98
 80073da:	f002 fd08 	bl	8009dee <__sprint_r>
 80073de:	2800      	cmp	r0, #0
 80073e0:	f040 832a 	bne.w	8007a38 <_vfprintf_r+0x136c>
 80073e4:	ac29      	add	r4, sp, #164	; 0xa4
 80073e6:	e528      	b.n	8006e3a <_vfprintf_r+0x76e>
 80073e8:	2010      	movs	r0, #16
 80073ea:	2b07      	cmp	r3, #7
 80073ec:	4402      	add	r2, r0
 80073ee:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80073f2:	6060      	str	r0, [r4, #4]
 80073f4:	dd08      	ble.n	8007408 <_vfprintf_r+0xd3c>
 80073f6:	4651      	mov	r1, sl
 80073f8:	4658      	mov	r0, fp
 80073fa:	aa26      	add	r2, sp, #152	; 0x98
 80073fc:	f002 fcf7 	bl	8009dee <__sprint_r>
 8007400:	2800      	cmp	r0, #0
 8007402:	f040 8319 	bne.w	8007a38 <_vfprintf_r+0x136c>
 8007406:	a929      	add	r1, sp, #164	; 0xa4
 8007408:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800740a:	460c      	mov	r4, r1
 800740c:	3b10      	subs	r3, #16
 800740e:	9317      	str	r3, [sp, #92]	; 0x5c
 8007410:	e51c      	b.n	8006e4c <_vfprintf_r+0x780>
 8007412:	460c      	mov	r4, r1
 8007414:	e536      	b.n	8006e84 <_vfprintf_r+0x7b8>
 8007416:	2010      	movs	r0, #16
 8007418:	2b07      	cmp	r3, #7
 800741a:	4402      	add	r2, r0
 800741c:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007420:	6060      	str	r0, [r4, #4]
 8007422:	dd08      	ble.n	8007436 <_vfprintf_r+0xd6a>
 8007424:	4651      	mov	r1, sl
 8007426:	4658      	mov	r0, fp
 8007428:	aa26      	add	r2, sp, #152	; 0x98
 800742a:	f002 fce0 	bl	8009dee <__sprint_r>
 800742e:	2800      	cmp	r0, #0
 8007430:	f040 8302 	bne.w	8007a38 <_vfprintf_r+0x136c>
 8007434:	a929      	add	r1, sp, #164	; 0xa4
 8007436:	460c      	mov	r4, r1
 8007438:	3e10      	subs	r6, #16
 800743a:	e527      	b.n	8006e8c <_vfprintf_r+0x7c0>
 800743c:	460c      	mov	r4, r1
 800743e:	e54e      	b.n	8006ede <_vfprintf_r+0x812>
 8007440:	0800b3e4 	.word	0x0800b3e4
 8007444:	0800b3f5 	.word	0x0800b3f5
 8007448:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800744a:	2b65      	cmp	r3, #101	; 0x65
 800744c:	f340 8238 	ble.w	80078c0 <_vfprintf_r+0x11f4>
 8007450:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007454:	2200      	movs	r2, #0
 8007456:	2300      	movs	r3, #0
 8007458:	f7f9 faa6 	bl	80009a8 <__aeabi_dcmpeq>
 800745c:	2800      	cmp	r0, #0
 800745e:	d06a      	beq.n	8007536 <_vfprintf_r+0xe6a>
 8007460:	4b6e      	ldr	r3, [pc, #440]	; (800761c <_vfprintf_r+0xf50>)
 8007462:	6023      	str	r3, [r4, #0]
 8007464:	2301      	movs	r3, #1
 8007466:	441e      	add	r6, r3
 8007468:	6063      	str	r3, [r4, #4]
 800746a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800746c:	9628      	str	r6, [sp, #160]	; 0xa0
 800746e:	3301      	adds	r3, #1
 8007470:	2b07      	cmp	r3, #7
 8007472:	9327      	str	r3, [sp, #156]	; 0x9c
 8007474:	dc38      	bgt.n	80074e8 <_vfprintf_r+0xe1c>
 8007476:	3408      	adds	r4, #8
 8007478:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800747a:	9a08      	ldr	r2, [sp, #32]
 800747c:	4293      	cmp	r3, r2
 800747e:	db03      	blt.n	8007488 <_vfprintf_r+0xdbc>
 8007480:	f018 0f01 	tst.w	r8, #1
 8007484:	f43f ad3d 	beq.w	8006f02 <_vfprintf_r+0x836>
 8007488:	9b18      	ldr	r3, [sp, #96]	; 0x60
 800748a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800748c:	6023      	str	r3, [r4, #0]
 800748e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007490:	6063      	str	r3, [r4, #4]
 8007492:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007494:	4413      	add	r3, r2
 8007496:	9328      	str	r3, [sp, #160]	; 0xa0
 8007498:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800749a:	3301      	adds	r3, #1
 800749c:	2b07      	cmp	r3, #7
 800749e:	9327      	str	r3, [sp, #156]	; 0x9c
 80074a0:	dc2c      	bgt.n	80074fc <_vfprintf_r+0xe30>
 80074a2:	3408      	adds	r4, #8
 80074a4:	9b08      	ldr	r3, [sp, #32]
 80074a6:	1e5d      	subs	r5, r3, #1
 80074a8:	2d00      	cmp	r5, #0
 80074aa:	f77f ad2a 	ble.w	8006f02 <_vfprintf_r+0x836>
 80074ae:	f04f 0910 	mov.w	r9, #16
 80074b2:	4e5b      	ldr	r6, [pc, #364]	; (8007620 <_vfprintf_r+0xf54>)
 80074b4:	2d10      	cmp	r5, #16
 80074b6:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80074ba:	f104 0108 	add.w	r1, r4, #8
 80074be:	f103 0301 	add.w	r3, r3, #1
 80074c2:	6026      	str	r6, [r4, #0]
 80074c4:	dc24      	bgt.n	8007510 <_vfprintf_r+0xe44>
 80074c6:	6065      	str	r5, [r4, #4]
 80074c8:	2b07      	cmp	r3, #7
 80074ca:	4415      	add	r5, r2
 80074cc:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 80074d0:	f340 8290 	ble.w	80079f4 <_vfprintf_r+0x1328>
 80074d4:	4651      	mov	r1, sl
 80074d6:	4658      	mov	r0, fp
 80074d8:	aa26      	add	r2, sp, #152	; 0x98
 80074da:	f002 fc88 	bl	8009dee <__sprint_r>
 80074de:	2800      	cmp	r0, #0
 80074e0:	f040 82aa 	bne.w	8007a38 <_vfprintf_r+0x136c>
 80074e4:	ac29      	add	r4, sp, #164	; 0xa4
 80074e6:	e50c      	b.n	8006f02 <_vfprintf_r+0x836>
 80074e8:	4651      	mov	r1, sl
 80074ea:	4658      	mov	r0, fp
 80074ec:	aa26      	add	r2, sp, #152	; 0x98
 80074ee:	f002 fc7e 	bl	8009dee <__sprint_r>
 80074f2:	2800      	cmp	r0, #0
 80074f4:	f040 82a0 	bne.w	8007a38 <_vfprintf_r+0x136c>
 80074f8:	ac29      	add	r4, sp, #164	; 0xa4
 80074fa:	e7bd      	b.n	8007478 <_vfprintf_r+0xdac>
 80074fc:	4651      	mov	r1, sl
 80074fe:	4658      	mov	r0, fp
 8007500:	aa26      	add	r2, sp, #152	; 0x98
 8007502:	f002 fc74 	bl	8009dee <__sprint_r>
 8007506:	2800      	cmp	r0, #0
 8007508:	f040 8296 	bne.w	8007a38 <_vfprintf_r+0x136c>
 800750c:	ac29      	add	r4, sp, #164	; 0xa4
 800750e:	e7c9      	b.n	80074a4 <_vfprintf_r+0xdd8>
 8007510:	3210      	adds	r2, #16
 8007512:	2b07      	cmp	r3, #7
 8007514:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007518:	f8c4 9004 	str.w	r9, [r4, #4]
 800751c:	dd08      	ble.n	8007530 <_vfprintf_r+0xe64>
 800751e:	4651      	mov	r1, sl
 8007520:	4658      	mov	r0, fp
 8007522:	aa26      	add	r2, sp, #152	; 0x98
 8007524:	f002 fc63 	bl	8009dee <__sprint_r>
 8007528:	2800      	cmp	r0, #0
 800752a:	f040 8285 	bne.w	8007a38 <_vfprintf_r+0x136c>
 800752e:	a929      	add	r1, sp, #164	; 0xa4
 8007530:	460c      	mov	r4, r1
 8007532:	3d10      	subs	r5, #16
 8007534:	e7be      	b.n	80074b4 <_vfprintf_r+0xde8>
 8007536:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007538:	2b00      	cmp	r3, #0
 800753a:	dc73      	bgt.n	8007624 <_vfprintf_r+0xf58>
 800753c:	4b37      	ldr	r3, [pc, #220]	; (800761c <_vfprintf_r+0xf50>)
 800753e:	6023      	str	r3, [r4, #0]
 8007540:	2301      	movs	r3, #1
 8007542:	441e      	add	r6, r3
 8007544:	6063      	str	r3, [r4, #4]
 8007546:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007548:	9628      	str	r6, [sp, #160]	; 0xa0
 800754a:	3301      	adds	r3, #1
 800754c:	2b07      	cmp	r3, #7
 800754e:	9327      	str	r3, [sp, #156]	; 0x9c
 8007550:	dc3c      	bgt.n	80075cc <_vfprintf_r+0xf00>
 8007552:	3408      	adds	r4, #8
 8007554:	9908      	ldr	r1, [sp, #32]
 8007556:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8007558:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800755a:	430a      	orrs	r2, r1
 800755c:	f008 0101 	and.w	r1, r8, #1
 8007560:	430a      	orrs	r2, r1
 8007562:	f43f acce 	beq.w	8006f02 <_vfprintf_r+0x836>
 8007566:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8007568:	6022      	str	r2, [r4, #0]
 800756a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800756c:	4413      	add	r3, r2
 800756e:	9328      	str	r3, [sp, #160]	; 0xa0
 8007570:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007572:	6062      	str	r2, [r4, #4]
 8007574:	3301      	adds	r3, #1
 8007576:	2b07      	cmp	r3, #7
 8007578:	9327      	str	r3, [sp, #156]	; 0x9c
 800757a:	dc31      	bgt.n	80075e0 <_vfprintf_r+0xf14>
 800757c:	3408      	adds	r4, #8
 800757e:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8007580:	2d00      	cmp	r5, #0
 8007582:	da1a      	bge.n	80075ba <_vfprintf_r+0xeee>
 8007584:	4623      	mov	r3, r4
 8007586:	4e26      	ldr	r6, [pc, #152]	; (8007620 <_vfprintf_r+0xf54>)
 8007588:	426d      	negs	r5, r5
 800758a:	2d10      	cmp	r5, #16
 800758c:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 8007590:	f104 0408 	add.w	r4, r4, #8
 8007594:	f102 0201 	add.w	r2, r2, #1
 8007598:	601e      	str	r6, [r3, #0]
 800759a:	dc2b      	bgt.n	80075f4 <_vfprintf_r+0xf28>
 800759c:	605d      	str	r5, [r3, #4]
 800759e:	2a07      	cmp	r2, #7
 80075a0:	440d      	add	r5, r1
 80075a2:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 80075a6:	dd08      	ble.n	80075ba <_vfprintf_r+0xeee>
 80075a8:	4651      	mov	r1, sl
 80075aa:	4658      	mov	r0, fp
 80075ac:	aa26      	add	r2, sp, #152	; 0x98
 80075ae:	f002 fc1e 	bl	8009dee <__sprint_r>
 80075b2:	2800      	cmp	r0, #0
 80075b4:	f040 8240 	bne.w	8007a38 <_vfprintf_r+0x136c>
 80075b8:	ac29      	add	r4, sp, #164	; 0xa4
 80075ba:	9b08      	ldr	r3, [sp, #32]
 80075bc:	9a08      	ldr	r2, [sp, #32]
 80075be:	6063      	str	r3, [r4, #4]
 80075c0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80075c2:	f8c4 9000 	str.w	r9, [r4]
 80075c6:	4413      	add	r3, r2
 80075c8:	9328      	str	r3, [sp, #160]	; 0xa0
 80075ca:	e493      	b.n	8006ef4 <_vfprintf_r+0x828>
 80075cc:	4651      	mov	r1, sl
 80075ce:	4658      	mov	r0, fp
 80075d0:	aa26      	add	r2, sp, #152	; 0x98
 80075d2:	f002 fc0c 	bl	8009dee <__sprint_r>
 80075d6:	2800      	cmp	r0, #0
 80075d8:	f040 822e 	bne.w	8007a38 <_vfprintf_r+0x136c>
 80075dc:	ac29      	add	r4, sp, #164	; 0xa4
 80075de:	e7b9      	b.n	8007554 <_vfprintf_r+0xe88>
 80075e0:	4651      	mov	r1, sl
 80075e2:	4658      	mov	r0, fp
 80075e4:	aa26      	add	r2, sp, #152	; 0x98
 80075e6:	f002 fc02 	bl	8009dee <__sprint_r>
 80075ea:	2800      	cmp	r0, #0
 80075ec:	f040 8224 	bne.w	8007a38 <_vfprintf_r+0x136c>
 80075f0:	ac29      	add	r4, sp, #164	; 0xa4
 80075f2:	e7c4      	b.n	800757e <_vfprintf_r+0xeb2>
 80075f4:	2010      	movs	r0, #16
 80075f6:	2a07      	cmp	r2, #7
 80075f8:	4401      	add	r1, r0
 80075fa:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 80075fe:	6058      	str	r0, [r3, #4]
 8007600:	dd08      	ble.n	8007614 <_vfprintf_r+0xf48>
 8007602:	4651      	mov	r1, sl
 8007604:	4658      	mov	r0, fp
 8007606:	aa26      	add	r2, sp, #152	; 0x98
 8007608:	f002 fbf1 	bl	8009dee <__sprint_r>
 800760c:	2800      	cmp	r0, #0
 800760e:	f040 8213 	bne.w	8007a38 <_vfprintf_r+0x136c>
 8007612:	ac29      	add	r4, sp, #164	; 0xa4
 8007614:	4623      	mov	r3, r4
 8007616:	3d10      	subs	r5, #16
 8007618:	e7b7      	b.n	800758a <_vfprintf_r+0xebe>
 800761a:	bf00      	nop
 800761c:	0800b406 	.word	0x0800b406
 8007620:	0800b438 	.word	0x0800b438
 8007624:	9b08      	ldr	r3, [sp, #32]
 8007626:	42ab      	cmp	r3, r5
 8007628:	bfa8      	it	ge
 800762a:	462b      	movge	r3, r5
 800762c:	2b00      	cmp	r3, #0
 800762e:	9307      	str	r3, [sp, #28]
 8007630:	dd0a      	ble.n	8007648 <_vfprintf_r+0xf7c>
 8007632:	441e      	add	r6, r3
 8007634:	e9c4 9300 	strd	r9, r3, [r4]
 8007638:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800763a:	9628      	str	r6, [sp, #160]	; 0xa0
 800763c:	3301      	adds	r3, #1
 800763e:	2b07      	cmp	r3, #7
 8007640:	9327      	str	r3, [sp, #156]	; 0x9c
 8007642:	f300 8088 	bgt.w	8007756 <_vfprintf_r+0x108a>
 8007646:	3408      	adds	r4, #8
 8007648:	9b07      	ldr	r3, [sp, #28]
 800764a:	2b00      	cmp	r3, #0
 800764c:	bfb4      	ite	lt
 800764e:	462e      	movlt	r6, r5
 8007650:	1aee      	subge	r6, r5, r3
 8007652:	2e00      	cmp	r6, #0
 8007654:	dd19      	ble.n	800768a <_vfprintf_r+0xfbe>
 8007656:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800765a:	4898      	ldr	r0, [pc, #608]	; (80078bc <_vfprintf_r+0x11f0>)
 800765c:	2e10      	cmp	r6, #16
 800765e:	f103 0301 	add.w	r3, r3, #1
 8007662:	f104 0108 	add.w	r1, r4, #8
 8007666:	6020      	str	r0, [r4, #0]
 8007668:	dc7f      	bgt.n	800776a <_vfprintf_r+0x109e>
 800766a:	6066      	str	r6, [r4, #4]
 800766c:	2b07      	cmp	r3, #7
 800766e:	4416      	add	r6, r2
 8007670:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8007674:	f340 808c 	ble.w	8007790 <_vfprintf_r+0x10c4>
 8007678:	4651      	mov	r1, sl
 800767a:	4658      	mov	r0, fp
 800767c:	aa26      	add	r2, sp, #152	; 0x98
 800767e:	f002 fbb6 	bl	8009dee <__sprint_r>
 8007682:	2800      	cmp	r0, #0
 8007684:	f040 81d8 	bne.w	8007a38 <_vfprintf_r+0x136c>
 8007688:	ac29      	add	r4, sp, #164	; 0xa4
 800768a:	f418 6f80 	tst.w	r8, #1024	; 0x400
 800768e:	444d      	add	r5, r9
 8007690:	d00a      	beq.n	80076a8 <_vfprintf_r+0xfdc>
 8007692:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007694:	2b00      	cmp	r3, #0
 8007696:	d17d      	bne.n	8007794 <_vfprintf_r+0x10c8>
 8007698:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800769a:	2b00      	cmp	r3, #0
 800769c:	d17d      	bne.n	800779a <_vfprintf_r+0x10ce>
 800769e:	9b08      	ldr	r3, [sp, #32]
 80076a0:	444b      	add	r3, r9
 80076a2:	429d      	cmp	r5, r3
 80076a4:	bf28      	it	cs
 80076a6:	461d      	movcs	r5, r3
 80076a8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80076aa:	9a08      	ldr	r2, [sp, #32]
 80076ac:	4293      	cmp	r3, r2
 80076ae:	db02      	blt.n	80076b6 <_vfprintf_r+0xfea>
 80076b0:	f018 0f01 	tst.w	r8, #1
 80076b4:	d00e      	beq.n	80076d4 <_vfprintf_r+0x1008>
 80076b6:	9b18      	ldr	r3, [sp, #96]	; 0x60
 80076b8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80076ba:	6023      	str	r3, [r4, #0]
 80076bc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80076be:	6063      	str	r3, [r4, #4]
 80076c0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80076c2:	4413      	add	r3, r2
 80076c4:	9328      	str	r3, [sp, #160]	; 0xa0
 80076c6:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80076c8:	3301      	adds	r3, #1
 80076ca:	2b07      	cmp	r3, #7
 80076cc:	9327      	str	r3, [sp, #156]	; 0x9c
 80076ce:	f300 80e0 	bgt.w	8007892 <_vfprintf_r+0x11c6>
 80076d2:	3408      	adds	r4, #8
 80076d4:	9b08      	ldr	r3, [sp, #32]
 80076d6:	9e20      	ldr	r6, [sp, #128]	; 0x80
 80076d8:	eb09 0203 	add.w	r2, r9, r3
 80076dc:	1b9e      	subs	r6, r3, r6
 80076de:	1b52      	subs	r2, r2, r5
 80076e0:	4296      	cmp	r6, r2
 80076e2:	bfa8      	it	ge
 80076e4:	4616      	movge	r6, r2
 80076e6:	2e00      	cmp	r6, #0
 80076e8:	dd0b      	ble.n	8007702 <_vfprintf_r+0x1036>
 80076ea:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80076ec:	e9c4 5600 	strd	r5, r6, [r4]
 80076f0:	4433      	add	r3, r6
 80076f2:	9328      	str	r3, [sp, #160]	; 0xa0
 80076f4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80076f6:	3301      	adds	r3, #1
 80076f8:	2b07      	cmp	r3, #7
 80076fa:	9327      	str	r3, [sp, #156]	; 0x9c
 80076fc:	f300 80d3 	bgt.w	80078a6 <_vfprintf_r+0x11da>
 8007700:	3408      	adds	r4, #8
 8007702:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8007704:	9b08      	ldr	r3, [sp, #32]
 8007706:	2e00      	cmp	r6, #0
 8007708:	eba3 0505 	sub.w	r5, r3, r5
 800770c:	bfa8      	it	ge
 800770e:	1bad      	subge	r5, r5, r6
 8007710:	2d00      	cmp	r5, #0
 8007712:	f77f abf6 	ble.w	8006f02 <_vfprintf_r+0x836>
 8007716:	f04f 0910 	mov.w	r9, #16
 800771a:	4e68      	ldr	r6, [pc, #416]	; (80078bc <_vfprintf_r+0x11f0>)
 800771c:	2d10      	cmp	r5, #16
 800771e:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007722:	f104 0108 	add.w	r1, r4, #8
 8007726:	f103 0301 	add.w	r3, r3, #1
 800772a:	6026      	str	r6, [r4, #0]
 800772c:	f77f aecb 	ble.w	80074c6 <_vfprintf_r+0xdfa>
 8007730:	3210      	adds	r2, #16
 8007732:	2b07      	cmp	r3, #7
 8007734:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007738:	f8c4 9004 	str.w	r9, [r4, #4]
 800773c:	dd08      	ble.n	8007750 <_vfprintf_r+0x1084>
 800773e:	4651      	mov	r1, sl
 8007740:	4658      	mov	r0, fp
 8007742:	aa26      	add	r2, sp, #152	; 0x98
 8007744:	f002 fb53 	bl	8009dee <__sprint_r>
 8007748:	2800      	cmp	r0, #0
 800774a:	f040 8175 	bne.w	8007a38 <_vfprintf_r+0x136c>
 800774e:	a929      	add	r1, sp, #164	; 0xa4
 8007750:	460c      	mov	r4, r1
 8007752:	3d10      	subs	r5, #16
 8007754:	e7e2      	b.n	800771c <_vfprintf_r+0x1050>
 8007756:	4651      	mov	r1, sl
 8007758:	4658      	mov	r0, fp
 800775a:	aa26      	add	r2, sp, #152	; 0x98
 800775c:	f002 fb47 	bl	8009dee <__sprint_r>
 8007760:	2800      	cmp	r0, #0
 8007762:	f040 8169 	bne.w	8007a38 <_vfprintf_r+0x136c>
 8007766:	ac29      	add	r4, sp, #164	; 0xa4
 8007768:	e76e      	b.n	8007648 <_vfprintf_r+0xf7c>
 800776a:	2010      	movs	r0, #16
 800776c:	2b07      	cmp	r3, #7
 800776e:	4402      	add	r2, r0
 8007770:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007774:	6060      	str	r0, [r4, #4]
 8007776:	dd08      	ble.n	800778a <_vfprintf_r+0x10be>
 8007778:	4651      	mov	r1, sl
 800777a:	4658      	mov	r0, fp
 800777c:	aa26      	add	r2, sp, #152	; 0x98
 800777e:	f002 fb36 	bl	8009dee <__sprint_r>
 8007782:	2800      	cmp	r0, #0
 8007784:	f040 8158 	bne.w	8007a38 <_vfprintf_r+0x136c>
 8007788:	a929      	add	r1, sp, #164	; 0xa4
 800778a:	460c      	mov	r4, r1
 800778c:	3e10      	subs	r6, #16
 800778e:	e762      	b.n	8007656 <_vfprintf_r+0xf8a>
 8007790:	460c      	mov	r4, r1
 8007792:	e77a      	b.n	800768a <_vfprintf_r+0xfbe>
 8007794:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007796:	2b00      	cmp	r3, #0
 8007798:	d04b      	beq.n	8007832 <_vfprintf_r+0x1166>
 800779a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800779c:	3b01      	subs	r3, #1
 800779e:	930c      	str	r3, [sp, #48]	; 0x30
 80077a0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80077a2:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80077a4:	6023      	str	r3, [r4, #0]
 80077a6:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80077a8:	6063      	str	r3, [r4, #4]
 80077aa:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80077ac:	4413      	add	r3, r2
 80077ae:	9328      	str	r3, [sp, #160]	; 0xa0
 80077b0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80077b2:	3301      	adds	r3, #1
 80077b4:	2b07      	cmp	r3, #7
 80077b6:	9327      	str	r3, [sp, #156]	; 0x9c
 80077b8:	dc42      	bgt.n	8007840 <_vfprintf_r+0x1174>
 80077ba:	3408      	adds	r4, #8
 80077bc:	9b08      	ldr	r3, [sp, #32]
 80077be:	444b      	add	r3, r9
 80077c0:	1b5a      	subs	r2, r3, r5
 80077c2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80077c4:	781b      	ldrb	r3, [r3, #0]
 80077c6:	4293      	cmp	r3, r2
 80077c8:	bfa8      	it	ge
 80077ca:	4613      	movge	r3, r2
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	461e      	mov	r6, r3
 80077d0:	dd0a      	ble.n	80077e8 <_vfprintf_r+0x111c>
 80077d2:	e9c4 5300 	strd	r5, r3, [r4]
 80077d6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80077d8:	4433      	add	r3, r6
 80077da:	9328      	str	r3, [sp, #160]	; 0xa0
 80077dc:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80077de:	3301      	adds	r3, #1
 80077e0:	2b07      	cmp	r3, #7
 80077e2:	9327      	str	r3, [sp, #156]	; 0x9c
 80077e4:	dc36      	bgt.n	8007854 <_vfprintf_r+0x1188>
 80077e6:	3408      	adds	r4, #8
 80077e8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80077ea:	2e00      	cmp	r6, #0
 80077ec:	781b      	ldrb	r3, [r3, #0]
 80077ee:	bfb4      	ite	lt
 80077f0:	461e      	movlt	r6, r3
 80077f2:	1b9e      	subge	r6, r3, r6
 80077f4:	2e00      	cmp	r6, #0
 80077f6:	dd18      	ble.n	800782a <_vfprintf_r+0x115e>
 80077f8:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 80077fc:	482f      	ldr	r0, [pc, #188]	; (80078bc <_vfprintf_r+0x11f0>)
 80077fe:	2e10      	cmp	r6, #16
 8007800:	f102 0201 	add.w	r2, r2, #1
 8007804:	f104 0108 	add.w	r1, r4, #8
 8007808:	6020      	str	r0, [r4, #0]
 800780a:	dc2d      	bgt.n	8007868 <_vfprintf_r+0x119c>
 800780c:	4433      	add	r3, r6
 800780e:	2a07      	cmp	r2, #7
 8007810:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8007814:	6066      	str	r6, [r4, #4]
 8007816:	dd3a      	ble.n	800788e <_vfprintf_r+0x11c2>
 8007818:	4651      	mov	r1, sl
 800781a:	4658      	mov	r0, fp
 800781c:	aa26      	add	r2, sp, #152	; 0x98
 800781e:	f002 fae6 	bl	8009dee <__sprint_r>
 8007822:	2800      	cmp	r0, #0
 8007824:	f040 8108 	bne.w	8007a38 <_vfprintf_r+0x136c>
 8007828:	ac29      	add	r4, sp, #164	; 0xa4
 800782a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800782c:	781b      	ldrb	r3, [r3, #0]
 800782e:	441d      	add	r5, r3
 8007830:	e72f      	b.n	8007692 <_vfprintf_r+0xfc6>
 8007832:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007834:	3b01      	subs	r3, #1
 8007836:	930e      	str	r3, [sp, #56]	; 0x38
 8007838:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800783a:	3b01      	subs	r3, #1
 800783c:	930d      	str	r3, [sp, #52]	; 0x34
 800783e:	e7af      	b.n	80077a0 <_vfprintf_r+0x10d4>
 8007840:	4651      	mov	r1, sl
 8007842:	4658      	mov	r0, fp
 8007844:	aa26      	add	r2, sp, #152	; 0x98
 8007846:	f002 fad2 	bl	8009dee <__sprint_r>
 800784a:	2800      	cmp	r0, #0
 800784c:	f040 80f4 	bne.w	8007a38 <_vfprintf_r+0x136c>
 8007850:	ac29      	add	r4, sp, #164	; 0xa4
 8007852:	e7b3      	b.n	80077bc <_vfprintf_r+0x10f0>
 8007854:	4651      	mov	r1, sl
 8007856:	4658      	mov	r0, fp
 8007858:	aa26      	add	r2, sp, #152	; 0x98
 800785a:	f002 fac8 	bl	8009dee <__sprint_r>
 800785e:	2800      	cmp	r0, #0
 8007860:	f040 80ea 	bne.w	8007a38 <_vfprintf_r+0x136c>
 8007864:	ac29      	add	r4, sp, #164	; 0xa4
 8007866:	e7bf      	b.n	80077e8 <_vfprintf_r+0x111c>
 8007868:	2010      	movs	r0, #16
 800786a:	2a07      	cmp	r2, #7
 800786c:	4403      	add	r3, r0
 800786e:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8007872:	6060      	str	r0, [r4, #4]
 8007874:	dd08      	ble.n	8007888 <_vfprintf_r+0x11bc>
 8007876:	4651      	mov	r1, sl
 8007878:	4658      	mov	r0, fp
 800787a:	aa26      	add	r2, sp, #152	; 0x98
 800787c:	f002 fab7 	bl	8009dee <__sprint_r>
 8007880:	2800      	cmp	r0, #0
 8007882:	f040 80d9 	bne.w	8007a38 <_vfprintf_r+0x136c>
 8007886:	a929      	add	r1, sp, #164	; 0xa4
 8007888:	460c      	mov	r4, r1
 800788a:	3e10      	subs	r6, #16
 800788c:	e7b4      	b.n	80077f8 <_vfprintf_r+0x112c>
 800788e:	460c      	mov	r4, r1
 8007890:	e7cb      	b.n	800782a <_vfprintf_r+0x115e>
 8007892:	4651      	mov	r1, sl
 8007894:	4658      	mov	r0, fp
 8007896:	aa26      	add	r2, sp, #152	; 0x98
 8007898:	f002 faa9 	bl	8009dee <__sprint_r>
 800789c:	2800      	cmp	r0, #0
 800789e:	f040 80cb 	bne.w	8007a38 <_vfprintf_r+0x136c>
 80078a2:	ac29      	add	r4, sp, #164	; 0xa4
 80078a4:	e716      	b.n	80076d4 <_vfprintf_r+0x1008>
 80078a6:	4651      	mov	r1, sl
 80078a8:	4658      	mov	r0, fp
 80078aa:	aa26      	add	r2, sp, #152	; 0x98
 80078ac:	f002 fa9f 	bl	8009dee <__sprint_r>
 80078b0:	2800      	cmp	r0, #0
 80078b2:	f040 80c1 	bne.w	8007a38 <_vfprintf_r+0x136c>
 80078b6:	ac29      	add	r4, sp, #164	; 0xa4
 80078b8:	e723      	b.n	8007702 <_vfprintf_r+0x1036>
 80078ba:	bf00      	nop
 80078bc:	0800b438 	.word	0x0800b438
 80078c0:	9a08      	ldr	r2, [sp, #32]
 80078c2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80078c4:	2a01      	cmp	r2, #1
 80078c6:	f106 0601 	add.w	r6, r6, #1
 80078ca:	f103 0301 	add.w	r3, r3, #1
 80078ce:	f104 0508 	add.w	r5, r4, #8
 80078d2:	dc03      	bgt.n	80078dc <_vfprintf_r+0x1210>
 80078d4:	f018 0f01 	tst.w	r8, #1
 80078d8:	f000 8081 	beq.w	80079de <_vfprintf_r+0x1312>
 80078dc:	2201      	movs	r2, #1
 80078de:	2b07      	cmp	r3, #7
 80078e0:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 80078e4:	f8c4 9000 	str.w	r9, [r4]
 80078e8:	6062      	str	r2, [r4, #4]
 80078ea:	dd08      	ble.n	80078fe <_vfprintf_r+0x1232>
 80078ec:	4651      	mov	r1, sl
 80078ee:	4658      	mov	r0, fp
 80078f0:	aa26      	add	r2, sp, #152	; 0x98
 80078f2:	f002 fa7c 	bl	8009dee <__sprint_r>
 80078f6:	2800      	cmp	r0, #0
 80078f8:	f040 809e 	bne.w	8007a38 <_vfprintf_r+0x136c>
 80078fc:	ad29      	add	r5, sp, #164	; 0xa4
 80078fe:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8007900:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007902:	602b      	str	r3, [r5, #0]
 8007904:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007906:	606b      	str	r3, [r5, #4]
 8007908:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800790a:	4413      	add	r3, r2
 800790c:	9328      	str	r3, [sp, #160]	; 0xa0
 800790e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007910:	3301      	adds	r3, #1
 8007912:	2b07      	cmp	r3, #7
 8007914:	9327      	str	r3, [sp, #156]	; 0x9c
 8007916:	dc32      	bgt.n	800797e <_vfprintf_r+0x12b2>
 8007918:	3508      	adds	r5, #8
 800791a:	9b08      	ldr	r3, [sp, #32]
 800791c:	2200      	movs	r2, #0
 800791e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007922:	1e5c      	subs	r4, r3, #1
 8007924:	2300      	movs	r3, #0
 8007926:	f7f9 f83f 	bl	80009a8 <__aeabi_dcmpeq>
 800792a:	2800      	cmp	r0, #0
 800792c:	d130      	bne.n	8007990 <_vfprintf_r+0x12c4>
 800792e:	9927      	ldr	r1, [sp, #156]	; 0x9c
 8007930:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007932:	9a08      	ldr	r2, [sp, #32]
 8007934:	3101      	adds	r1, #1
 8007936:	3b01      	subs	r3, #1
 8007938:	f109 0001 	add.w	r0, r9, #1
 800793c:	4413      	add	r3, r2
 800793e:	2907      	cmp	r1, #7
 8007940:	e9c5 0400 	strd	r0, r4, [r5]
 8007944:	e9cd 1327 	strd	r1, r3, [sp, #156]	; 0x9c
 8007948:	dd52      	ble.n	80079f0 <_vfprintf_r+0x1324>
 800794a:	4651      	mov	r1, sl
 800794c:	4658      	mov	r0, fp
 800794e:	aa26      	add	r2, sp, #152	; 0x98
 8007950:	f002 fa4d 	bl	8009dee <__sprint_r>
 8007954:	2800      	cmp	r0, #0
 8007956:	d16f      	bne.n	8007a38 <_vfprintf_r+0x136c>
 8007958:	ad29      	add	r5, sp, #164	; 0xa4
 800795a:	ab22      	add	r3, sp, #136	; 0x88
 800795c:	602b      	str	r3, [r5, #0]
 800795e:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8007960:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8007962:	606b      	str	r3, [r5, #4]
 8007964:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007966:	4413      	add	r3, r2
 8007968:	9328      	str	r3, [sp, #160]	; 0xa0
 800796a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800796c:	3301      	adds	r3, #1
 800796e:	2b07      	cmp	r3, #7
 8007970:	9327      	str	r3, [sp, #156]	; 0x9c
 8007972:	f73f adaf 	bgt.w	80074d4 <_vfprintf_r+0xe08>
 8007976:	f105 0408 	add.w	r4, r5, #8
 800797a:	f7ff bac2 	b.w	8006f02 <_vfprintf_r+0x836>
 800797e:	4651      	mov	r1, sl
 8007980:	4658      	mov	r0, fp
 8007982:	aa26      	add	r2, sp, #152	; 0x98
 8007984:	f002 fa33 	bl	8009dee <__sprint_r>
 8007988:	2800      	cmp	r0, #0
 800798a:	d155      	bne.n	8007a38 <_vfprintf_r+0x136c>
 800798c:	ad29      	add	r5, sp, #164	; 0xa4
 800798e:	e7c4      	b.n	800791a <_vfprintf_r+0x124e>
 8007990:	2c00      	cmp	r4, #0
 8007992:	dde2      	ble.n	800795a <_vfprintf_r+0x128e>
 8007994:	f04f 0910 	mov.w	r9, #16
 8007998:	4e5a      	ldr	r6, [pc, #360]	; (8007b04 <_vfprintf_r+0x1438>)
 800799a:	2c10      	cmp	r4, #16
 800799c:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80079a0:	f105 0108 	add.w	r1, r5, #8
 80079a4:	f103 0301 	add.w	r3, r3, #1
 80079a8:	602e      	str	r6, [r5, #0]
 80079aa:	dc07      	bgt.n	80079bc <_vfprintf_r+0x12f0>
 80079ac:	606c      	str	r4, [r5, #4]
 80079ae:	2b07      	cmp	r3, #7
 80079b0:	4414      	add	r4, r2
 80079b2:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 80079b6:	dcc8      	bgt.n	800794a <_vfprintf_r+0x127e>
 80079b8:	460d      	mov	r5, r1
 80079ba:	e7ce      	b.n	800795a <_vfprintf_r+0x128e>
 80079bc:	3210      	adds	r2, #16
 80079be:	2b07      	cmp	r3, #7
 80079c0:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80079c4:	f8c5 9004 	str.w	r9, [r5, #4]
 80079c8:	dd06      	ble.n	80079d8 <_vfprintf_r+0x130c>
 80079ca:	4651      	mov	r1, sl
 80079cc:	4658      	mov	r0, fp
 80079ce:	aa26      	add	r2, sp, #152	; 0x98
 80079d0:	f002 fa0d 	bl	8009dee <__sprint_r>
 80079d4:	bb80      	cbnz	r0, 8007a38 <_vfprintf_r+0x136c>
 80079d6:	a929      	add	r1, sp, #164	; 0xa4
 80079d8:	460d      	mov	r5, r1
 80079da:	3c10      	subs	r4, #16
 80079dc:	e7dd      	b.n	800799a <_vfprintf_r+0x12ce>
 80079de:	2201      	movs	r2, #1
 80079e0:	2b07      	cmp	r3, #7
 80079e2:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 80079e6:	f8c4 9000 	str.w	r9, [r4]
 80079ea:	6062      	str	r2, [r4, #4]
 80079ec:	ddb5      	ble.n	800795a <_vfprintf_r+0x128e>
 80079ee:	e7ac      	b.n	800794a <_vfprintf_r+0x127e>
 80079f0:	3508      	adds	r5, #8
 80079f2:	e7b2      	b.n	800795a <_vfprintf_r+0x128e>
 80079f4:	460c      	mov	r4, r1
 80079f6:	f7ff ba84 	b.w	8006f02 <_vfprintf_r+0x836>
 80079fa:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 80079fe:	1a9d      	subs	r5, r3, r2
 8007a00:	2d00      	cmp	r5, #0
 8007a02:	f77f aa82 	ble.w	8006f0a <_vfprintf_r+0x83e>
 8007a06:	f04f 0810 	mov.w	r8, #16
 8007a0a:	4e3f      	ldr	r6, [pc, #252]	; (8007b08 <_vfprintf_r+0x143c>)
 8007a0c:	2d10      	cmp	r5, #16
 8007a0e:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007a12:	6026      	str	r6, [r4, #0]
 8007a14:	f103 0301 	add.w	r3, r3, #1
 8007a18:	dc17      	bgt.n	8007a4a <_vfprintf_r+0x137e>
 8007a1a:	6065      	str	r5, [r4, #4]
 8007a1c:	2b07      	cmp	r3, #7
 8007a1e:	4415      	add	r5, r2
 8007a20:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8007a24:	f77f aa71 	ble.w	8006f0a <_vfprintf_r+0x83e>
 8007a28:	4651      	mov	r1, sl
 8007a2a:	4658      	mov	r0, fp
 8007a2c:	aa26      	add	r2, sp, #152	; 0x98
 8007a2e:	f002 f9de 	bl	8009dee <__sprint_r>
 8007a32:	2800      	cmp	r0, #0
 8007a34:	f43f aa69 	beq.w	8006f0a <_vfprintf_r+0x83e>
 8007a38:	2f00      	cmp	r7, #0
 8007a3a:	f43f a884 	beq.w	8006b46 <_vfprintf_r+0x47a>
 8007a3e:	4639      	mov	r1, r7
 8007a40:	4658      	mov	r0, fp
 8007a42:	f001 f91d 	bl	8008c80 <_free_r>
 8007a46:	f7ff b87e 	b.w	8006b46 <_vfprintf_r+0x47a>
 8007a4a:	3210      	adds	r2, #16
 8007a4c:	2b07      	cmp	r3, #7
 8007a4e:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007a52:	f8c4 8004 	str.w	r8, [r4, #4]
 8007a56:	dc02      	bgt.n	8007a5e <_vfprintf_r+0x1392>
 8007a58:	3408      	adds	r4, #8
 8007a5a:	3d10      	subs	r5, #16
 8007a5c:	e7d6      	b.n	8007a0c <_vfprintf_r+0x1340>
 8007a5e:	4651      	mov	r1, sl
 8007a60:	4658      	mov	r0, fp
 8007a62:	aa26      	add	r2, sp, #152	; 0x98
 8007a64:	f002 f9c3 	bl	8009dee <__sprint_r>
 8007a68:	2800      	cmp	r0, #0
 8007a6a:	d1e5      	bne.n	8007a38 <_vfprintf_r+0x136c>
 8007a6c:	ac29      	add	r4, sp, #164	; 0xa4
 8007a6e:	e7f4      	b.n	8007a5a <_vfprintf_r+0x138e>
 8007a70:	4639      	mov	r1, r7
 8007a72:	4658      	mov	r0, fp
 8007a74:	f001 f904 	bl	8008c80 <_free_r>
 8007a78:	f7ff ba5e 	b.w	8006f38 <_vfprintf_r+0x86c>
 8007a7c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007a7e:	b91b      	cbnz	r3, 8007a88 <_vfprintf_r+0x13bc>
 8007a80:	2300      	movs	r3, #0
 8007a82:	9327      	str	r3, [sp, #156]	; 0x9c
 8007a84:	f7ff b85f 	b.w	8006b46 <_vfprintf_r+0x47a>
 8007a88:	4651      	mov	r1, sl
 8007a8a:	4658      	mov	r0, fp
 8007a8c:	aa26      	add	r2, sp, #152	; 0x98
 8007a8e:	f002 f9ae 	bl	8009dee <__sprint_r>
 8007a92:	2800      	cmp	r0, #0
 8007a94:	d0f4      	beq.n	8007a80 <_vfprintf_r+0x13b4>
 8007a96:	f7ff b856 	b.w	8006b46 <_vfprintf_r+0x47a>
 8007a9a:	ea56 0207 	orrs.w	r2, r6, r7
 8007a9e:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 8007aa2:	f43f ab6a 	beq.w	800717a <_vfprintf_r+0xaae>
 8007aa6:	2b01      	cmp	r3, #1
 8007aa8:	f43f abff 	beq.w	80072aa <_vfprintf_r+0xbde>
 8007aac:	2b02      	cmp	r3, #2
 8007aae:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 8007ab2:	f43f ac47 	beq.w	8007344 <_vfprintf_r+0xc78>
 8007ab6:	08f2      	lsrs	r2, r6, #3
 8007ab8:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 8007abc:	08f8      	lsrs	r0, r7, #3
 8007abe:	f006 0307 	and.w	r3, r6, #7
 8007ac2:	4607      	mov	r7, r0
 8007ac4:	4616      	mov	r6, r2
 8007ac6:	3330      	adds	r3, #48	; 0x30
 8007ac8:	ea56 0207 	orrs.w	r2, r6, r7
 8007acc:	4649      	mov	r1, r9
 8007ace:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8007ad2:	d1f0      	bne.n	8007ab6 <_vfprintf_r+0x13ea>
 8007ad4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007ad6:	07d0      	lsls	r0, r2, #31
 8007ad8:	d506      	bpl.n	8007ae8 <_vfprintf_r+0x141c>
 8007ada:	2b30      	cmp	r3, #48	; 0x30
 8007adc:	d004      	beq.n	8007ae8 <_vfprintf_r+0x141c>
 8007ade:	2330      	movs	r3, #48	; 0x30
 8007ae0:	f809 3c01 	strb.w	r3, [r9, #-1]
 8007ae4:	f1a1 0902 	sub.w	r9, r1, #2
 8007ae8:	2700      	movs	r7, #0
 8007aea:	ab52      	add	r3, sp, #328	; 0x148
 8007aec:	eba3 0309 	sub.w	r3, r3, r9
 8007af0:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 8007af4:	9e07      	ldr	r6, [sp, #28]
 8007af6:	9307      	str	r3, [sp, #28]
 8007af8:	463d      	mov	r5, r7
 8007afa:	e9cd 770c 	strd	r7, r7, [sp, #48]	; 0x30
 8007afe:	f7ff b942 	b.w	8006d86 <_vfprintf_r+0x6ba>
 8007b02:	bf00      	nop
 8007b04:	0800b438 	.word	0x0800b438
 8007b08:	0800b428 	.word	0x0800b428

08007b0c <__sbprintf>:
 8007b0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007b0e:	461f      	mov	r7, r3
 8007b10:	898b      	ldrh	r3, [r1, #12]
 8007b12:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 8007b16:	f023 0302 	bic.w	r3, r3, #2
 8007b1a:	f8ad 300c 	strh.w	r3, [sp, #12]
 8007b1e:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8007b20:	4615      	mov	r5, r2
 8007b22:	9319      	str	r3, [sp, #100]	; 0x64
 8007b24:	89cb      	ldrh	r3, [r1, #14]
 8007b26:	4606      	mov	r6, r0
 8007b28:	f8ad 300e 	strh.w	r3, [sp, #14]
 8007b2c:	69cb      	ldr	r3, [r1, #28]
 8007b2e:	a816      	add	r0, sp, #88	; 0x58
 8007b30:	9307      	str	r3, [sp, #28]
 8007b32:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 8007b34:	460c      	mov	r4, r1
 8007b36:	9309      	str	r3, [sp, #36]	; 0x24
 8007b38:	ab1a      	add	r3, sp, #104	; 0x68
 8007b3a:	9300      	str	r3, [sp, #0]
 8007b3c:	9304      	str	r3, [sp, #16]
 8007b3e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007b42:	9302      	str	r3, [sp, #8]
 8007b44:	9305      	str	r3, [sp, #20]
 8007b46:	2300      	movs	r3, #0
 8007b48:	9306      	str	r3, [sp, #24]
 8007b4a:	f001 fac7 	bl	80090dc <__retarget_lock_init_recursive>
 8007b4e:	462a      	mov	r2, r5
 8007b50:	463b      	mov	r3, r7
 8007b52:	4669      	mov	r1, sp
 8007b54:	4630      	mov	r0, r6
 8007b56:	f7fe fdb9 	bl	80066cc <_vfprintf_r>
 8007b5a:	1e05      	subs	r5, r0, #0
 8007b5c:	db07      	blt.n	8007b6e <__sbprintf+0x62>
 8007b5e:	4669      	mov	r1, sp
 8007b60:	4630      	mov	r0, r6
 8007b62:	f000 ff91 	bl	8008a88 <_fflush_r>
 8007b66:	2800      	cmp	r0, #0
 8007b68:	bf18      	it	ne
 8007b6a:	f04f 35ff 	movne.w	r5, #4294967295	; 0xffffffff
 8007b6e:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8007b72:	9816      	ldr	r0, [sp, #88]	; 0x58
 8007b74:	065b      	lsls	r3, r3, #25
 8007b76:	bf42      	ittt	mi
 8007b78:	89a3      	ldrhmi	r3, [r4, #12]
 8007b7a:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 8007b7e:	81a3      	strhmi	r3, [r4, #12]
 8007b80:	f001 faad 	bl	80090de <__retarget_lock_close_recursive>
 8007b84:	4628      	mov	r0, r5
 8007b86:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 8007b8a:	bdf0      	pop	{r4, r5, r6, r7, pc}

08007b8c <_vsnprintf_r>:
 8007b8c:	b530      	push	{r4, r5, lr}
 8007b8e:	1e14      	subs	r4, r2, #0
 8007b90:	4605      	mov	r5, r0
 8007b92:	b09b      	sub	sp, #108	; 0x6c
 8007b94:	4618      	mov	r0, r3
 8007b96:	da05      	bge.n	8007ba4 <_vsnprintf_r+0x18>
 8007b98:	238b      	movs	r3, #139	; 0x8b
 8007b9a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007b9e:	602b      	str	r3, [r5, #0]
 8007ba0:	b01b      	add	sp, #108	; 0x6c
 8007ba2:	bd30      	pop	{r4, r5, pc}
 8007ba4:	f44f 7302 	mov.w	r3, #520	; 0x208
 8007ba8:	f8ad 300c 	strh.w	r3, [sp, #12]
 8007bac:	bf0c      	ite	eq
 8007bae:	4623      	moveq	r3, r4
 8007bb0:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 8007bb4:	9302      	str	r3, [sp, #8]
 8007bb6:	9305      	str	r3, [sp, #20]
 8007bb8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8007bbc:	4602      	mov	r2, r0
 8007bbe:	9100      	str	r1, [sp, #0]
 8007bc0:	9104      	str	r1, [sp, #16]
 8007bc2:	f8ad 300e 	strh.w	r3, [sp, #14]
 8007bc6:	4669      	mov	r1, sp
 8007bc8:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8007bca:	4628      	mov	r0, r5
 8007bcc:	f7fd fb9a 	bl	8005304 <_svfprintf_r>
 8007bd0:	1c43      	adds	r3, r0, #1
 8007bd2:	bfbc      	itt	lt
 8007bd4:	238b      	movlt	r3, #139	; 0x8b
 8007bd6:	602b      	strlt	r3, [r5, #0]
 8007bd8:	2c00      	cmp	r4, #0
 8007bda:	d0e1      	beq.n	8007ba0 <_vsnprintf_r+0x14>
 8007bdc:	2200      	movs	r2, #0
 8007bde:	9b00      	ldr	r3, [sp, #0]
 8007be0:	701a      	strb	r2, [r3, #0]
 8007be2:	e7dd      	b.n	8007ba0 <_vsnprintf_r+0x14>

08007be4 <vsnprintf>:
 8007be4:	b507      	push	{r0, r1, r2, lr}
 8007be6:	9300      	str	r3, [sp, #0]
 8007be8:	4613      	mov	r3, r2
 8007bea:	460a      	mov	r2, r1
 8007bec:	4601      	mov	r1, r0
 8007bee:	4803      	ldr	r0, [pc, #12]	; (8007bfc <vsnprintf+0x18>)
 8007bf0:	6800      	ldr	r0, [r0, #0]
 8007bf2:	f7ff ffcb 	bl	8007b8c <_vsnprintf_r>
 8007bf6:	b003      	add	sp, #12
 8007bf8:	f85d fb04 	ldr.w	pc, [sp], #4
 8007bfc:	2000002c 	.word	0x2000002c

08007c00 <__swsetup_r>:
 8007c00:	b538      	push	{r3, r4, r5, lr}
 8007c02:	4b2a      	ldr	r3, [pc, #168]	; (8007cac <__swsetup_r+0xac>)
 8007c04:	4605      	mov	r5, r0
 8007c06:	6818      	ldr	r0, [r3, #0]
 8007c08:	460c      	mov	r4, r1
 8007c0a:	b118      	cbz	r0, 8007c14 <__swsetup_r+0x14>
 8007c0c:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8007c0e:	b90b      	cbnz	r3, 8007c14 <__swsetup_r+0x14>
 8007c10:	f000 ffa6 	bl	8008b60 <__sinit>
 8007c14:	89a3      	ldrh	r3, [r4, #12]
 8007c16:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007c1a:	0718      	lsls	r0, r3, #28
 8007c1c:	d422      	bmi.n	8007c64 <__swsetup_r+0x64>
 8007c1e:	06d9      	lsls	r1, r3, #27
 8007c20:	d407      	bmi.n	8007c32 <__swsetup_r+0x32>
 8007c22:	2309      	movs	r3, #9
 8007c24:	602b      	str	r3, [r5, #0]
 8007c26:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007c2a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007c2e:	81a3      	strh	r3, [r4, #12]
 8007c30:	e034      	b.n	8007c9c <__swsetup_r+0x9c>
 8007c32:	0758      	lsls	r0, r3, #29
 8007c34:	d512      	bpl.n	8007c5c <__swsetup_r+0x5c>
 8007c36:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8007c38:	b141      	cbz	r1, 8007c4c <__swsetup_r+0x4c>
 8007c3a:	f104 0340 	add.w	r3, r4, #64	; 0x40
 8007c3e:	4299      	cmp	r1, r3
 8007c40:	d002      	beq.n	8007c48 <__swsetup_r+0x48>
 8007c42:	4628      	mov	r0, r5
 8007c44:	f001 f81c 	bl	8008c80 <_free_r>
 8007c48:	2300      	movs	r3, #0
 8007c4a:	6323      	str	r3, [r4, #48]	; 0x30
 8007c4c:	89a3      	ldrh	r3, [r4, #12]
 8007c4e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007c52:	81a3      	strh	r3, [r4, #12]
 8007c54:	2300      	movs	r3, #0
 8007c56:	6063      	str	r3, [r4, #4]
 8007c58:	6923      	ldr	r3, [r4, #16]
 8007c5a:	6023      	str	r3, [r4, #0]
 8007c5c:	89a3      	ldrh	r3, [r4, #12]
 8007c5e:	f043 0308 	orr.w	r3, r3, #8
 8007c62:	81a3      	strh	r3, [r4, #12]
 8007c64:	6923      	ldr	r3, [r4, #16]
 8007c66:	b94b      	cbnz	r3, 8007c7c <__swsetup_r+0x7c>
 8007c68:	89a3      	ldrh	r3, [r4, #12]
 8007c6a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007c6e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007c72:	d003      	beq.n	8007c7c <__swsetup_r+0x7c>
 8007c74:	4621      	mov	r1, r4
 8007c76:	4628      	mov	r0, r5
 8007c78:	f001 fa60 	bl	800913c <__smakebuf_r>
 8007c7c:	89a0      	ldrh	r0, [r4, #12]
 8007c7e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007c82:	f010 0301 	ands.w	r3, r0, #1
 8007c86:	d00a      	beq.n	8007c9e <__swsetup_r+0x9e>
 8007c88:	2300      	movs	r3, #0
 8007c8a:	60a3      	str	r3, [r4, #8]
 8007c8c:	6963      	ldr	r3, [r4, #20]
 8007c8e:	425b      	negs	r3, r3
 8007c90:	61a3      	str	r3, [r4, #24]
 8007c92:	6923      	ldr	r3, [r4, #16]
 8007c94:	b943      	cbnz	r3, 8007ca8 <__swsetup_r+0xa8>
 8007c96:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007c9a:	d1c4      	bne.n	8007c26 <__swsetup_r+0x26>
 8007c9c:	bd38      	pop	{r3, r4, r5, pc}
 8007c9e:	0781      	lsls	r1, r0, #30
 8007ca0:	bf58      	it	pl
 8007ca2:	6963      	ldrpl	r3, [r4, #20]
 8007ca4:	60a3      	str	r3, [r4, #8]
 8007ca6:	e7f4      	b.n	8007c92 <__swsetup_r+0x92>
 8007ca8:	2000      	movs	r0, #0
 8007caa:	e7f7      	b.n	8007c9c <__swsetup_r+0x9c>
 8007cac:	2000002c 	.word	0x2000002c

08007cb0 <register_fini>:
 8007cb0:	4b02      	ldr	r3, [pc, #8]	; (8007cbc <register_fini+0xc>)
 8007cb2:	b113      	cbz	r3, 8007cba <register_fini+0xa>
 8007cb4:	4802      	ldr	r0, [pc, #8]	; (8007cc0 <register_fini+0x10>)
 8007cb6:	f000 b805 	b.w	8007cc4 <atexit>
 8007cba:	4770      	bx	lr
 8007cbc:	00000000 	.word	0x00000000
 8007cc0:	08008bb1 	.word	0x08008bb1

08007cc4 <atexit>:
 8007cc4:	2300      	movs	r3, #0
 8007cc6:	4601      	mov	r1, r0
 8007cc8:	461a      	mov	r2, r3
 8007cca:	4618      	mov	r0, r3
 8007ccc:	f002 bdde 	b.w	800a88c <__register_exitproc>

08007cd0 <quorem>:
 8007cd0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007cd4:	6903      	ldr	r3, [r0, #16]
 8007cd6:	690c      	ldr	r4, [r1, #16]
 8007cd8:	4607      	mov	r7, r0
 8007cda:	42a3      	cmp	r3, r4
 8007cdc:	f2c0 8083 	blt.w	8007de6 <quorem+0x116>
 8007ce0:	3c01      	subs	r4, #1
 8007ce2:	f100 0514 	add.w	r5, r0, #20
 8007ce6:	f101 0814 	add.w	r8, r1, #20
 8007cea:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007cee:	9301      	str	r3, [sp, #4]
 8007cf0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007cf4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007cf8:	3301      	adds	r3, #1
 8007cfa:	429a      	cmp	r2, r3
 8007cfc:	fbb2 f6f3 	udiv	r6, r2, r3
 8007d00:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007d04:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007d08:	d332      	bcc.n	8007d70 <quorem+0xa0>
 8007d0a:	f04f 0e00 	mov.w	lr, #0
 8007d0e:	4640      	mov	r0, r8
 8007d10:	46ac      	mov	ip, r5
 8007d12:	46f2      	mov	sl, lr
 8007d14:	f850 2b04 	ldr.w	r2, [r0], #4
 8007d18:	b293      	uxth	r3, r2
 8007d1a:	fb06 e303 	mla	r3, r6, r3, lr
 8007d1e:	0c12      	lsrs	r2, r2, #16
 8007d20:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8007d24:	fb06 e202 	mla	r2, r6, r2, lr
 8007d28:	b29b      	uxth	r3, r3
 8007d2a:	ebaa 0303 	sub.w	r3, sl, r3
 8007d2e:	f8dc a000 	ldr.w	sl, [ip]
 8007d32:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007d36:	fa1f fa8a 	uxth.w	sl, sl
 8007d3a:	4453      	add	r3, sl
 8007d3c:	fa1f fa82 	uxth.w	sl, r2
 8007d40:	f8dc 2000 	ldr.w	r2, [ip]
 8007d44:	4581      	cmp	r9, r0
 8007d46:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8007d4a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007d4e:	b29b      	uxth	r3, r3
 8007d50:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007d54:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007d58:	f84c 3b04 	str.w	r3, [ip], #4
 8007d5c:	d2da      	bcs.n	8007d14 <quorem+0x44>
 8007d5e:	f855 300b 	ldr.w	r3, [r5, fp]
 8007d62:	b92b      	cbnz	r3, 8007d70 <quorem+0xa0>
 8007d64:	9b01      	ldr	r3, [sp, #4]
 8007d66:	3b04      	subs	r3, #4
 8007d68:	429d      	cmp	r5, r3
 8007d6a:	461a      	mov	r2, r3
 8007d6c:	d32f      	bcc.n	8007dce <quorem+0xfe>
 8007d6e:	613c      	str	r4, [r7, #16]
 8007d70:	4638      	mov	r0, r7
 8007d72:	f001 fc85 	bl	8009680 <__mcmp>
 8007d76:	2800      	cmp	r0, #0
 8007d78:	db25      	blt.n	8007dc6 <quorem+0xf6>
 8007d7a:	4628      	mov	r0, r5
 8007d7c:	f04f 0c00 	mov.w	ip, #0
 8007d80:	3601      	adds	r6, #1
 8007d82:	f858 1b04 	ldr.w	r1, [r8], #4
 8007d86:	f8d0 e000 	ldr.w	lr, [r0]
 8007d8a:	b28b      	uxth	r3, r1
 8007d8c:	ebac 0303 	sub.w	r3, ip, r3
 8007d90:	fa1f f28e 	uxth.w	r2, lr
 8007d94:	4413      	add	r3, r2
 8007d96:	0c0a      	lsrs	r2, r1, #16
 8007d98:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007d9c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007da0:	b29b      	uxth	r3, r3
 8007da2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007da6:	45c1      	cmp	r9, r8
 8007da8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007dac:	f840 3b04 	str.w	r3, [r0], #4
 8007db0:	d2e7      	bcs.n	8007d82 <quorem+0xb2>
 8007db2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007db6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007dba:	b922      	cbnz	r2, 8007dc6 <quorem+0xf6>
 8007dbc:	3b04      	subs	r3, #4
 8007dbe:	429d      	cmp	r5, r3
 8007dc0:	461a      	mov	r2, r3
 8007dc2:	d30a      	bcc.n	8007dda <quorem+0x10a>
 8007dc4:	613c      	str	r4, [r7, #16]
 8007dc6:	4630      	mov	r0, r6
 8007dc8:	b003      	add	sp, #12
 8007dca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007dce:	6812      	ldr	r2, [r2, #0]
 8007dd0:	3b04      	subs	r3, #4
 8007dd2:	2a00      	cmp	r2, #0
 8007dd4:	d1cb      	bne.n	8007d6e <quorem+0x9e>
 8007dd6:	3c01      	subs	r4, #1
 8007dd8:	e7c6      	b.n	8007d68 <quorem+0x98>
 8007dda:	6812      	ldr	r2, [r2, #0]
 8007ddc:	3b04      	subs	r3, #4
 8007dde:	2a00      	cmp	r2, #0
 8007de0:	d1f0      	bne.n	8007dc4 <quorem+0xf4>
 8007de2:	3c01      	subs	r4, #1
 8007de4:	e7eb      	b.n	8007dbe <quorem+0xee>
 8007de6:	2000      	movs	r0, #0
 8007de8:	e7ee      	b.n	8007dc8 <quorem+0xf8>
 8007dea:	0000      	movs	r0, r0
 8007dec:	0000      	movs	r0, r0
	...

08007df0 <_dtoa_r>:
 8007df0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007df4:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8007df6:	b097      	sub	sp, #92	; 0x5c
 8007df8:	4681      	mov	r9, r0
 8007dfa:	4614      	mov	r4, r2
 8007dfc:	461d      	mov	r5, r3
 8007dfe:	4692      	mov	sl, r2
 8007e00:	469b      	mov	fp, r3
 8007e02:	9e23      	ldr	r6, [sp, #140]	; 0x8c
 8007e04:	b149      	cbz	r1, 8007e1a <_dtoa_r+0x2a>
 8007e06:	2301      	movs	r3, #1
 8007e08:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8007e0a:	4093      	lsls	r3, r2
 8007e0c:	608b      	str	r3, [r1, #8]
 8007e0e:	604a      	str	r2, [r1, #4]
 8007e10:	f001 fa2f 	bl	8009272 <_Bfree>
 8007e14:	2300      	movs	r3, #0
 8007e16:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
 8007e1a:	1e2b      	subs	r3, r5, #0
 8007e1c:	bfad      	iteet	ge
 8007e1e:	2300      	movge	r3, #0
 8007e20:	2201      	movlt	r2, #1
 8007e22:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8007e26:	6033      	strge	r3, [r6, #0]
 8007e28:	4ba3      	ldr	r3, [pc, #652]	; (80080b8 <_dtoa_r+0x2c8>)
 8007e2a:	bfb8      	it	lt
 8007e2c:	6032      	strlt	r2, [r6, #0]
 8007e2e:	ea33 030b 	bics.w	r3, r3, fp
 8007e32:	f8cd b00c 	str.w	fp, [sp, #12]
 8007e36:	d119      	bne.n	8007e6c <_dtoa_r+0x7c>
 8007e38:	f242 730f 	movw	r3, #9999	; 0x270f
 8007e3c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8007e3e:	6013      	str	r3, [r2, #0]
 8007e40:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007e44:	4323      	orrs	r3, r4
 8007e46:	f000 857b 	beq.w	8008940 <_dtoa_r+0xb50>
 8007e4a:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8007e4c:	b90b      	cbnz	r3, 8007e52 <_dtoa_r+0x62>
 8007e4e:	4b9b      	ldr	r3, [pc, #620]	; (80080bc <_dtoa_r+0x2cc>)
 8007e50:	e020      	b.n	8007e94 <_dtoa_r+0xa4>
 8007e52:	4b9a      	ldr	r3, [pc, #616]	; (80080bc <_dtoa_r+0x2cc>)
 8007e54:	9306      	str	r3, [sp, #24]
 8007e56:	3303      	adds	r3, #3
 8007e58:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8007e5a:	6013      	str	r3, [r2, #0]
 8007e5c:	9806      	ldr	r0, [sp, #24]
 8007e5e:	b017      	add	sp, #92	; 0x5c
 8007e60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e64:	4b96      	ldr	r3, [pc, #600]	; (80080c0 <_dtoa_r+0x2d0>)
 8007e66:	9306      	str	r3, [sp, #24]
 8007e68:	3308      	adds	r3, #8
 8007e6a:	e7f5      	b.n	8007e58 <_dtoa_r+0x68>
 8007e6c:	2200      	movs	r2, #0
 8007e6e:	2300      	movs	r3, #0
 8007e70:	4650      	mov	r0, sl
 8007e72:	4659      	mov	r1, fp
 8007e74:	e9cd ab0c 	strd	sl, fp, [sp, #48]	; 0x30
 8007e78:	f7f8 fd96 	bl	80009a8 <__aeabi_dcmpeq>
 8007e7c:	4607      	mov	r7, r0
 8007e7e:	b158      	cbz	r0, 8007e98 <_dtoa_r+0xa8>
 8007e80:	2301      	movs	r3, #1
 8007e82:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8007e84:	6013      	str	r3, [r2, #0]
 8007e86:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8007e88:	2b00      	cmp	r3, #0
 8007e8a:	f000 8556 	beq.w	800893a <_dtoa_r+0xb4a>
 8007e8e:	488d      	ldr	r0, [pc, #564]	; (80080c4 <_dtoa_r+0x2d4>)
 8007e90:	6018      	str	r0, [r3, #0]
 8007e92:	1e43      	subs	r3, r0, #1
 8007e94:	9306      	str	r3, [sp, #24]
 8007e96:	e7e1      	b.n	8007e5c <_dtoa_r+0x6c>
 8007e98:	ab14      	add	r3, sp, #80	; 0x50
 8007e9a:	9301      	str	r3, [sp, #4]
 8007e9c:	ab15      	add	r3, sp, #84	; 0x54
 8007e9e:	9300      	str	r3, [sp, #0]
 8007ea0:	4648      	mov	r0, r9
 8007ea2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8007ea6:	f001 fc97 	bl	80097d8 <__d2b>
 8007eaa:	9b03      	ldr	r3, [sp, #12]
 8007eac:	4680      	mov	r8, r0
 8007eae:	f3c3 560a 	ubfx	r6, r3, #20, #11
 8007eb2:	2e00      	cmp	r6, #0
 8007eb4:	d07f      	beq.n	8007fb6 <_dtoa_r+0x1c6>
 8007eb6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007eba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007ebc:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
 8007ec0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007ec4:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8007ec8:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8007ecc:	9713      	str	r7, [sp, #76]	; 0x4c
 8007ece:	2200      	movs	r2, #0
 8007ed0:	4b7d      	ldr	r3, [pc, #500]	; (80080c8 <_dtoa_r+0x2d8>)
 8007ed2:	f7f8 f949 	bl	8000168 <__aeabi_dsub>
 8007ed6:	a372      	add	r3, pc, #456	; (adr r3, 80080a0 <_dtoa_r+0x2b0>)
 8007ed8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007edc:	f7f8 fafc 	bl	80004d8 <__aeabi_dmul>
 8007ee0:	a371      	add	r3, pc, #452	; (adr r3, 80080a8 <_dtoa_r+0x2b8>)
 8007ee2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ee6:	f7f8 f941 	bl	800016c <__adddf3>
 8007eea:	4604      	mov	r4, r0
 8007eec:	4630      	mov	r0, r6
 8007eee:	460d      	mov	r5, r1
 8007ef0:	f7f8 fa88 	bl	8000404 <__aeabi_i2d>
 8007ef4:	a36e      	add	r3, pc, #440	; (adr r3, 80080b0 <_dtoa_r+0x2c0>)
 8007ef6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007efa:	f7f8 faed 	bl	80004d8 <__aeabi_dmul>
 8007efe:	4602      	mov	r2, r0
 8007f00:	460b      	mov	r3, r1
 8007f02:	4620      	mov	r0, r4
 8007f04:	4629      	mov	r1, r5
 8007f06:	f7f8 f931 	bl	800016c <__adddf3>
 8007f0a:	4604      	mov	r4, r0
 8007f0c:	460d      	mov	r5, r1
 8007f0e:	f7f8 fd93 	bl	8000a38 <__aeabi_d2iz>
 8007f12:	2200      	movs	r2, #0
 8007f14:	9003      	str	r0, [sp, #12]
 8007f16:	2300      	movs	r3, #0
 8007f18:	4620      	mov	r0, r4
 8007f1a:	4629      	mov	r1, r5
 8007f1c:	f7f8 fd4e 	bl	80009bc <__aeabi_dcmplt>
 8007f20:	b150      	cbz	r0, 8007f38 <_dtoa_r+0x148>
 8007f22:	9803      	ldr	r0, [sp, #12]
 8007f24:	f7f8 fa6e 	bl	8000404 <__aeabi_i2d>
 8007f28:	4622      	mov	r2, r4
 8007f2a:	462b      	mov	r3, r5
 8007f2c:	f7f8 fd3c 	bl	80009a8 <__aeabi_dcmpeq>
 8007f30:	b910      	cbnz	r0, 8007f38 <_dtoa_r+0x148>
 8007f32:	9b03      	ldr	r3, [sp, #12]
 8007f34:	3b01      	subs	r3, #1
 8007f36:	9303      	str	r3, [sp, #12]
 8007f38:	9b03      	ldr	r3, [sp, #12]
 8007f3a:	2b16      	cmp	r3, #22
 8007f3c:	d858      	bhi.n	8007ff0 <_dtoa_r+0x200>
 8007f3e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007f42:	9a03      	ldr	r2, [sp, #12]
 8007f44:	4b61      	ldr	r3, [pc, #388]	; (80080cc <_dtoa_r+0x2dc>)
 8007f46:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007f4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f4e:	f7f8 fd35 	bl	80009bc <__aeabi_dcmplt>
 8007f52:	2800      	cmp	r0, #0
 8007f54:	d04e      	beq.n	8007ff4 <_dtoa_r+0x204>
 8007f56:	9b03      	ldr	r3, [sp, #12]
 8007f58:	3b01      	subs	r3, #1
 8007f5a:	9303      	str	r3, [sp, #12]
 8007f5c:	2300      	movs	r3, #0
 8007f5e:	930f      	str	r3, [sp, #60]	; 0x3c
 8007f60:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007f62:	1b9e      	subs	r6, r3, r6
 8007f64:	1e73      	subs	r3, r6, #1
 8007f66:	9309      	str	r3, [sp, #36]	; 0x24
 8007f68:	bf49      	itett	mi
 8007f6a:	f1c6 0301 	rsbmi	r3, r6, #1
 8007f6e:	2300      	movpl	r3, #0
 8007f70:	9308      	strmi	r3, [sp, #32]
 8007f72:	2300      	movmi	r3, #0
 8007f74:	bf54      	ite	pl
 8007f76:	9308      	strpl	r3, [sp, #32]
 8007f78:	9309      	strmi	r3, [sp, #36]	; 0x24
 8007f7a:	9b03      	ldr	r3, [sp, #12]
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	db3b      	blt.n	8007ff8 <_dtoa_r+0x208>
 8007f80:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f82:	9a03      	ldr	r2, [sp, #12]
 8007f84:	4413      	add	r3, r2
 8007f86:	9309      	str	r3, [sp, #36]	; 0x24
 8007f88:	2300      	movs	r3, #0
 8007f8a:	920e      	str	r2, [sp, #56]	; 0x38
 8007f8c:	930a      	str	r3, [sp, #40]	; 0x28
 8007f8e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007f90:	2b09      	cmp	r3, #9
 8007f92:	d86b      	bhi.n	800806c <_dtoa_r+0x27c>
 8007f94:	2b05      	cmp	r3, #5
 8007f96:	bfc4      	itt	gt
 8007f98:	3b04      	subgt	r3, #4
 8007f9a:	9320      	strgt	r3, [sp, #128]	; 0x80
 8007f9c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007f9e:	bfc8      	it	gt
 8007fa0:	2400      	movgt	r4, #0
 8007fa2:	f1a3 0302 	sub.w	r3, r3, #2
 8007fa6:	bfd8      	it	le
 8007fa8:	2401      	movle	r4, #1
 8007faa:	2b03      	cmp	r3, #3
 8007fac:	d869      	bhi.n	8008082 <_dtoa_r+0x292>
 8007fae:	e8df f003 	tbb	[pc, r3]
 8007fb2:	392c      	.short	0x392c
 8007fb4:	5b37      	.short	0x5b37
 8007fb6:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	; 0x50
 8007fba:	441e      	add	r6, r3
 8007fbc:	f206 4332 	addw	r3, r6, #1074	; 0x432
 8007fc0:	2b20      	cmp	r3, #32
 8007fc2:	dd10      	ble.n	8007fe6 <_dtoa_r+0x1f6>
 8007fc4:	9a03      	ldr	r2, [sp, #12]
 8007fc6:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8007fca:	f206 4012 	addw	r0, r6, #1042	; 0x412
 8007fce:	409a      	lsls	r2, r3
 8007fd0:	fa24 f000 	lsr.w	r0, r4, r0
 8007fd4:	4310      	orrs	r0, r2
 8007fd6:	f7f8 fa05 	bl	80003e4 <__aeabi_ui2d>
 8007fda:	2301      	movs	r3, #1
 8007fdc:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8007fe0:	3e01      	subs	r6, #1
 8007fe2:	9313      	str	r3, [sp, #76]	; 0x4c
 8007fe4:	e773      	b.n	8007ece <_dtoa_r+0xde>
 8007fe6:	f1c3 0320 	rsb	r3, r3, #32
 8007fea:	fa04 f003 	lsl.w	r0, r4, r3
 8007fee:	e7f2      	b.n	8007fd6 <_dtoa_r+0x1e6>
 8007ff0:	2301      	movs	r3, #1
 8007ff2:	e7b4      	b.n	8007f5e <_dtoa_r+0x16e>
 8007ff4:	900f      	str	r0, [sp, #60]	; 0x3c
 8007ff6:	e7b3      	b.n	8007f60 <_dtoa_r+0x170>
 8007ff8:	9b08      	ldr	r3, [sp, #32]
 8007ffa:	9a03      	ldr	r2, [sp, #12]
 8007ffc:	1a9b      	subs	r3, r3, r2
 8007ffe:	9308      	str	r3, [sp, #32]
 8008000:	4253      	negs	r3, r2
 8008002:	930a      	str	r3, [sp, #40]	; 0x28
 8008004:	2300      	movs	r3, #0
 8008006:	930e      	str	r3, [sp, #56]	; 0x38
 8008008:	e7c1      	b.n	8007f8e <_dtoa_r+0x19e>
 800800a:	2300      	movs	r3, #0
 800800c:	930b      	str	r3, [sp, #44]	; 0x2c
 800800e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008010:	2b00      	cmp	r3, #0
 8008012:	dc39      	bgt.n	8008088 <_dtoa_r+0x298>
 8008014:	2301      	movs	r3, #1
 8008016:	461a      	mov	r2, r3
 8008018:	9304      	str	r3, [sp, #16]
 800801a:	9307      	str	r3, [sp, #28]
 800801c:	9221      	str	r2, [sp, #132]	; 0x84
 800801e:	e00c      	b.n	800803a <_dtoa_r+0x24a>
 8008020:	2301      	movs	r3, #1
 8008022:	e7f3      	b.n	800800c <_dtoa_r+0x21c>
 8008024:	2300      	movs	r3, #0
 8008026:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008028:	930b      	str	r3, [sp, #44]	; 0x2c
 800802a:	9b03      	ldr	r3, [sp, #12]
 800802c:	4413      	add	r3, r2
 800802e:	9304      	str	r3, [sp, #16]
 8008030:	3301      	adds	r3, #1
 8008032:	2b01      	cmp	r3, #1
 8008034:	9307      	str	r3, [sp, #28]
 8008036:	bfb8      	it	lt
 8008038:	2301      	movlt	r3, #1
 800803a:	2200      	movs	r2, #0
 800803c:	f8c9 2044 	str.w	r2, [r9, #68]	; 0x44
 8008040:	2204      	movs	r2, #4
 8008042:	f102 0014 	add.w	r0, r2, #20
 8008046:	4298      	cmp	r0, r3
 8008048:	f8d9 1044 	ldr.w	r1, [r9, #68]	; 0x44
 800804c:	d920      	bls.n	8008090 <_dtoa_r+0x2a0>
 800804e:	4648      	mov	r0, r9
 8008050:	f001 f8ea 	bl	8009228 <_Balloc>
 8008054:	9006      	str	r0, [sp, #24]
 8008056:	2800      	cmp	r0, #0
 8008058:	d13e      	bne.n	80080d8 <_dtoa_r+0x2e8>
 800805a:	4602      	mov	r2, r0
 800805c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8008060:	4b1b      	ldr	r3, [pc, #108]	; (80080d0 <_dtoa_r+0x2e0>)
 8008062:	481c      	ldr	r0, [pc, #112]	; (80080d4 <_dtoa_r+0x2e4>)
 8008064:	f002 fc52 	bl	800a90c <__assert_func>
 8008068:	2301      	movs	r3, #1
 800806a:	e7dc      	b.n	8008026 <_dtoa_r+0x236>
 800806c:	2401      	movs	r4, #1
 800806e:	2300      	movs	r3, #0
 8008070:	940b      	str	r4, [sp, #44]	; 0x2c
 8008072:	9320      	str	r3, [sp, #128]	; 0x80
 8008074:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008078:	2200      	movs	r2, #0
 800807a:	9304      	str	r3, [sp, #16]
 800807c:	9307      	str	r3, [sp, #28]
 800807e:	2312      	movs	r3, #18
 8008080:	e7cc      	b.n	800801c <_dtoa_r+0x22c>
 8008082:	2301      	movs	r3, #1
 8008084:	930b      	str	r3, [sp, #44]	; 0x2c
 8008086:	e7f5      	b.n	8008074 <_dtoa_r+0x284>
 8008088:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800808a:	9304      	str	r3, [sp, #16]
 800808c:	9307      	str	r3, [sp, #28]
 800808e:	e7d4      	b.n	800803a <_dtoa_r+0x24a>
 8008090:	3101      	adds	r1, #1
 8008092:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 8008096:	0052      	lsls	r2, r2, #1
 8008098:	e7d3      	b.n	8008042 <_dtoa_r+0x252>
 800809a:	bf00      	nop
 800809c:	f3af 8000 	nop.w
 80080a0:	636f4361 	.word	0x636f4361
 80080a4:	3fd287a7 	.word	0x3fd287a7
 80080a8:	8b60c8b3 	.word	0x8b60c8b3
 80080ac:	3fc68a28 	.word	0x3fc68a28
 80080b0:	509f79fb 	.word	0x509f79fb
 80080b4:	3fd34413 	.word	0x3fd34413
 80080b8:	7ff00000 	.word	0x7ff00000
 80080bc:	0800b448 	.word	0x0800b448
 80080c0:	0800b44c 	.word	0x0800b44c
 80080c4:	0800b407 	.word	0x0800b407
 80080c8:	3ff80000 	.word	0x3ff80000
 80080cc:	0800b550 	.word	0x0800b550
 80080d0:	0800b455 	.word	0x0800b455
 80080d4:	0800b466 	.word	0x0800b466
 80080d8:	9b06      	ldr	r3, [sp, #24]
 80080da:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
 80080de:	9b07      	ldr	r3, [sp, #28]
 80080e0:	2b0e      	cmp	r3, #14
 80080e2:	f200 80a1 	bhi.w	8008228 <_dtoa_r+0x438>
 80080e6:	2c00      	cmp	r4, #0
 80080e8:	f000 809e 	beq.w	8008228 <_dtoa_r+0x438>
 80080ec:	9b03      	ldr	r3, [sp, #12]
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	dd34      	ble.n	800815c <_dtoa_r+0x36c>
 80080f2:	4a96      	ldr	r2, [pc, #600]	; (800834c <_dtoa_r+0x55c>)
 80080f4:	f003 030f 	and.w	r3, r3, #15
 80080f8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80080fc:	e9d3 3400 	ldrd	r3, r4, [r3]
 8008100:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8008104:	9b03      	ldr	r3, [sp, #12]
 8008106:	05d8      	lsls	r0, r3, #23
 8008108:	ea4f 1523 	mov.w	r5, r3, asr #4
 800810c:	d516      	bpl.n	800813c <_dtoa_r+0x34c>
 800810e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008112:	4b8f      	ldr	r3, [pc, #572]	; (8008350 <_dtoa_r+0x560>)
 8008114:	2603      	movs	r6, #3
 8008116:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800811a:	f7f8 fb07 	bl	800072c <__aeabi_ddiv>
 800811e:	4682      	mov	sl, r0
 8008120:	468b      	mov	fp, r1
 8008122:	f005 050f 	and.w	r5, r5, #15
 8008126:	4c8a      	ldr	r4, [pc, #552]	; (8008350 <_dtoa_r+0x560>)
 8008128:	b955      	cbnz	r5, 8008140 <_dtoa_r+0x350>
 800812a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800812e:	4650      	mov	r0, sl
 8008130:	4659      	mov	r1, fp
 8008132:	f7f8 fafb 	bl	800072c <__aeabi_ddiv>
 8008136:	4682      	mov	sl, r0
 8008138:	468b      	mov	fp, r1
 800813a:	e028      	b.n	800818e <_dtoa_r+0x39e>
 800813c:	2602      	movs	r6, #2
 800813e:	e7f2      	b.n	8008126 <_dtoa_r+0x336>
 8008140:	07e9      	lsls	r1, r5, #31
 8008142:	d508      	bpl.n	8008156 <_dtoa_r+0x366>
 8008144:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008148:	e9d4 2300 	ldrd	r2, r3, [r4]
 800814c:	f7f8 f9c4 	bl	80004d8 <__aeabi_dmul>
 8008150:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008154:	3601      	adds	r6, #1
 8008156:	106d      	asrs	r5, r5, #1
 8008158:	3408      	adds	r4, #8
 800815a:	e7e5      	b.n	8008128 <_dtoa_r+0x338>
 800815c:	f000 809f 	beq.w	800829e <_dtoa_r+0x4ae>
 8008160:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008164:	9b03      	ldr	r3, [sp, #12]
 8008166:	2602      	movs	r6, #2
 8008168:	425c      	negs	r4, r3
 800816a:	4b78      	ldr	r3, [pc, #480]	; (800834c <_dtoa_r+0x55c>)
 800816c:	f004 020f 	and.w	r2, r4, #15
 8008170:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008174:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008178:	f7f8 f9ae 	bl	80004d8 <__aeabi_dmul>
 800817c:	2300      	movs	r3, #0
 800817e:	4682      	mov	sl, r0
 8008180:	468b      	mov	fp, r1
 8008182:	4d73      	ldr	r5, [pc, #460]	; (8008350 <_dtoa_r+0x560>)
 8008184:	1124      	asrs	r4, r4, #4
 8008186:	2c00      	cmp	r4, #0
 8008188:	d17e      	bne.n	8008288 <_dtoa_r+0x498>
 800818a:	2b00      	cmp	r3, #0
 800818c:	d1d3      	bne.n	8008136 <_dtoa_r+0x346>
 800818e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008190:	2b00      	cmp	r3, #0
 8008192:	f000 8086 	beq.w	80082a2 <_dtoa_r+0x4b2>
 8008196:	2200      	movs	r2, #0
 8008198:	4650      	mov	r0, sl
 800819a:	4659      	mov	r1, fp
 800819c:	4b6d      	ldr	r3, [pc, #436]	; (8008354 <_dtoa_r+0x564>)
 800819e:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
 80081a2:	f7f8 fc0b 	bl	80009bc <__aeabi_dcmplt>
 80081a6:	2800      	cmp	r0, #0
 80081a8:	d07b      	beq.n	80082a2 <_dtoa_r+0x4b2>
 80081aa:	9b07      	ldr	r3, [sp, #28]
 80081ac:	2b00      	cmp	r3, #0
 80081ae:	d078      	beq.n	80082a2 <_dtoa_r+0x4b2>
 80081b0:	9b04      	ldr	r3, [sp, #16]
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	dd36      	ble.n	8008224 <_dtoa_r+0x434>
 80081b6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80081ba:	9b03      	ldr	r3, [sp, #12]
 80081bc:	2200      	movs	r2, #0
 80081be:	1e5d      	subs	r5, r3, #1
 80081c0:	4b65      	ldr	r3, [pc, #404]	; (8008358 <_dtoa_r+0x568>)
 80081c2:	f7f8 f989 	bl	80004d8 <__aeabi_dmul>
 80081c6:	4682      	mov	sl, r0
 80081c8:	468b      	mov	fp, r1
 80081ca:	9c04      	ldr	r4, [sp, #16]
 80081cc:	3601      	adds	r6, #1
 80081ce:	4630      	mov	r0, r6
 80081d0:	f7f8 f918 	bl	8000404 <__aeabi_i2d>
 80081d4:	4652      	mov	r2, sl
 80081d6:	465b      	mov	r3, fp
 80081d8:	f7f8 f97e 	bl	80004d8 <__aeabi_dmul>
 80081dc:	2200      	movs	r2, #0
 80081de:	4b5f      	ldr	r3, [pc, #380]	; (800835c <_dtoa_r+0x56c>)
 80081e0:	f7f7 ffc4 	bl	800016c <__adddf3>
 80081e4:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80081e8:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80081ec:	9611      	str	r6, [sp, #68]	; 0x44
 80081ee:	2c00      	cmp	r4, #0
 80081f0:	d15a      	bne.n	80082a8 <_dtoa_r+0x4b8>
 80081f2:	2200      	movs	r2, #0
 80081f4:	4650      	mov	r0, sl
 80081f6:	4659      	mov	r1, fp
 80081f8:	4b59      	ldr	r3, [pc, #356]	; (8008360 <_dtoa_r+0x570>)
 80081fa:	f7f7 ffb5 	bl	8000168 <__aeabi_dsub>
 80081fe:	4633      	mov	r3, r6
 8008200:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008202:	4682      	mov	sl, r0
 8008204:	468b      	mov	fp, r1
 8008206:	f7f8 fbf7 	bl	80009f8 <__aeabi_dcmpgt>
 800820a:	2800      	cmp	r0, #0
 800820c:	f040 828b 	bne.w	8008726 <_dtoa_r+0x936>
 8008210:	4650      	mov	r0, sl
 8008212:	4659      	mov	r1, fp
 8008214:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008216:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800821a:	f7f8 fbcf 	bl	80009bc <__aeabi_dcmplt>
 800821e:	2800      	cmp	r0, #0
 8008220:	f040 827f 	bne.w	8008722 <_dtoa_r+0x932>
 8008224:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
 8008228:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800822a:	2b00      	cmp	r3, #0
 800822c:	f2c0 814d 	blt.w	80084ca <_dtoa_r+0x6da>
 8008230:	9a03      	ldr	r2, [sp, #12]
 8008232:	2a0e      	cmp	r2, #14
 8008234:	f300 8149 	bgt.w	80084ca <_dtoa_r+0x6da>
 8008238:	4b44      	ldr	r3, [pc, #272]	; (800834c <_dtoa_r+0x55c>)
 800823a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800823e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8008242:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8008246:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008248:	2b00      	cmp	r3, #0
 800824a:	f280 80d6 	bge.w	80083fa <_dtoa_r+0x60a>
 800824e:	9b07      	ldr	r3, [sp, #28]
 8008250:	2b00      	cmp	r3, #0
 8008252:	f300 80d2 	bgt.w	80083fa <_dtoa_r+0x60a>
 8008256:	f040 8263 	bne.w	8008720 <_dtoa_r+0x930>
 800825a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800825e:	2200      	movs	r2, #0
 8008260:	4b3f      	ldr	r3, [pc, #252]	; (8008360 <_dtoa_r+0x570>)
 8008262:	f7f8 f939 	bl	80004d8 <__aeabi_dmul>
 8008266:	4652      	mov	r2, sl
 8008268:	465b      	mov	r3, fp
 800826a:	f7f8 fbbb 	bl	80009e4 <__aeabi_dcmpge>
 800826e:	9c07      	ldr	r4, [sp, #28]
 8008270:	4625      	mov	r5, r4
 8008272:	2800      	cmp	r0, #0
 8008274:	f040 823c 	bne.w	80086f0 <_dtoa_r+0x900>
 8008278:	2331      	movs	r3, #49	; 0x31
 800827a:	9e06      	ldr	r6, [sp, #24]
 800827c:	f806 3b01 	strb.w	r3, [r6], #1
 8008280:	9b03      	ldr	r3, [sp, #12]
 8008282:	3301      	adds	r3, #1
 8008284:	9303      	str	r3, [sp, #12]
 8008286:	e237      	b.n	80086f8 <_dtoa_r+0x908>
 8008288:	07e2      	lsls	r2, r4, #31
 800828a:	d505      	bpl.n	8008298 <_dtoa_r+0x4a8>
 800828c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008290:	f7f8 f922 	bl	80004d8 <__aeabi_dmul>
 8008294:	2301      	movs	r3, #1
 8008296:	3601      	adds	r6, #1
 8008298:	1064      	asrs	r4, r4, #1
 800829a:	3508      	adds	r5, #8
 800829c:	e773      	b.n	8008186 <_dtoa_r+0x396>
 800829e:	2602      	movs	r6, #2
 80082a0:	e775      	b.n	800818e <_dtoa_r+0x39e>
 80082a2:	9d03      	ldr	r5, [sp, #12]
 80082a4:	9c07      	ldr	r4, [sp, #28]
 80082a6:	e792      	b.n	80081ce <_dtoa_r+0x3de>
 80082a8:	9906      	ldr	r1, [sp, #24]
 80082aa:	4b28      	ldr	r3, [pc, #160]	; (800834c <_dtoa_r+0x55c>)
 80082ac:	4421      	add	r1, r4
 80082ae:	9112      	str	r1, [sp, #72]	; 0x48
 80082b0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80082b2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80082b6:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 80082ba:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80082be:	2900      	cmp	r1, #0
 80082c0:	d052      	beq.n	8008368 <_dtoa_r+0x578>
 80082c2:	2000      	movs	r0, #0
 80082c4:	4927      	ldr	r1, [pc, #156]	; (8008364 <_dtoa_r+0x574>)
 80082c6:	f7f8 fa31 	bl	800072c <__aeabi_ddiv>
 80082ca:	4632      	mov	r2, r6
 80082cc:	463b      	mov	r3, r7
 80082ce:	f7f7 ff4b 	bl	8000168 <__aeabi_dsub>
 80082d2:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80082d6:	9e06      	ldr	r6, [sp, #24]
 80082d8:	4659      	mov	r1, fp
 80082da:	4650      	mov	r0, sl
 80082dc:	f7f8 fbac 	bl	8000a38 <__aeabi_d2iz>
 80082e0:	4604      	mov	r4, r0
 80082e2:	f7f8 f88f 	bl	8000404 <__aeabi_i2d>
 80082e6:	4602      	mov	r2, r0
 80082e8:	460b      	mov	r3, r1
 80082ea:	4650      	mov	r0, sl
 80082ec:	4659      	mov	r1, fp
 80082ee:	f7f7 ff3b 	bl	8000168 <__aeabi_dsub>
 80082f2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80082f6:	3430      	adds	r4, #48	; 0x30
 80082f8:	f806 4b01 	strb.w	r4, [r6], #1
 80082fc:	4682      	mov	sl, r0
 80082fe:	468b      	mov	fp, r1
 8008300:	f7f8 fb5c 	bl	80009bc <__aeabi_dcmplt>
 8008304:	2800      	cmp	r0, #0
 8008306:	d170      	bne.n	80083ea <_dtoa_r+0x5fa>
 8008308:	4652      	mov	r2, sl
 800830a:	465b      	mov	r3, fp
 800830c:	2000      	movs	r0, #0
 800830e:	4911      	ldr	r1, [pc, #68]	; (8008354 <_dtoa_r+0x564>)
 8008310:	f7f7 ff2a 	bl	8000168 <__aeabi_dsub>
 8008314:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008318:	f7f8 fb50 	bl	80009bc <__aeabi_dcmplt>
 800831c:	2800      	cmp	r0, #0
 800831e:	f040 80b6 	bne.w	800848e <_dtoa_r+0x69e>
 8008322:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008324:	429e      	cmp	r6, r3
 8008326:	f43f af7d 	beq.w	8008224 <_dtoa_r+0x434>
 800832a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800832e:	2200      	movs	r2, #0
 8008330:	4b09      	ldr	r3, [pc, #36]	; (8008358 <_dtoa_r+0x568>)
 8008332:	f7f8 f8d1 	bl	80004d8 <__aeabi_dmul>
 8008336:	2200      	movs	r2, #0
 8008338:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800833c:	4b06      	ldr	r3, [pc, #24]	; (8008358 <_dtoa_r+0x568>)
 800833e:	4650      	mov	r0, sl
 8008340:	4659      	mov	r1, fp
 8008342:	f7f8 f8c9 	bl	80004d8 <__aeabi_dmul>
 8008346:	4682      	mov	sl, r0
 8008348:	468b      	mov	fp, r1
 800834a:	e7c5      	b.n	80082d8 <_dtoa_r+0x4e8>
 800834c:	0800b550 	.word	0x0800b550
 8008350:	0800b528 	.word	0x0800b528
 8008354:	3ff00000 	.word	0x3ff00000
 8008358:	40240000 	.word	0x40240000
 800835c:	401c0000 	.word	0x401c0000
 8008360:	40140000 	.word	0x40140000
 8008364:	3fe00000 	.word	0x3fe00000
 8008368:	4630      	mov	r0, r6
 800836a:	4639      	mov	r1, r7
 800836c:	f7f8 f8b4 	bl	80004d8 <__aeabi_dmul>
 8008370:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008374:	9f12      	ldr	r7, [sp, #72]	; 0x48
 8008376:	9e06      	ldr	r6, [sp, #24]
 8008378:	4659      	mov	r1, fp
 800837a:	4650      	mov	r0, sl
 800837c:	f7f8 fb5c 	bl	8000a38 <__aeabi_d2iz>
 8008380:	4604      	mov	r4, r0
 8008382:	f7f8 f83f 	bl	8000404 <__aeabi_i2d>
 8008386:	4602      	mov	r2, r0
 8008388:	460b      	mov	r3, r1
 800838a:	4650      	mov	r0, sl
 800838c:	4659      	mov	r1, fp
 800838e:	f7f7 feeb 	bl	8000168 <__aeabi_dsub>
 8008392:	3430      	adds	r4, #48	; 0x30
 8008394:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008396:	f806 4b01 	strb.w	r4, [r6], #1
 800839a:	429e      	cmp	r6, r3
 800839c:	4682      	mov	sl, r0
 800839e:	468b      	mov	fp, r1
 80083a0:	f04f 0200 	mov.w	r2, #0
 80083a4:	d123      	bne.n	80083ee <_dtoa_r+0x5fe>
 80083a6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80083aa:	4bb2      	ldr	r3, [pc, #712]	; (8008674 <_dtoa_r+0x884>)
 80083ac:	f7f7 fede 	bl	800016c <__adddf3>
 80083b0:	4602      	mov	r2, r0
 80083b2:	460b      	mov	r3, r1
 80083b4:	4650      	mov	r0, sl
 80083b6:	4659      	mov	r1, fp
 80083b8:	f7f8 fb1e 	bl	80009f8 <__aeabi_dcmpgt>
 80083bc:	2800      	cmp	r0, #0
 80083be:	d166      	bne.n	800848e <_dtoa_r+0x69e>
 80083c0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80083c4:	2000      	movs	r0, #0
 80083c6:	49ab      	ldr	r1, [pc, #684]	; (8008674 <_dtoa_r+0x884>)
 80083c8:	f7f7 fece 	bl	8000168 <__aeabi_dsub>
 80083cc:	4602      	mov	r2, r0
 80083ce:	460b      	mov	r3, r1
 80083d0:	4650      	mov	r0, sl
 80083d2:	4659      	mov	r1, fp
 80083d4:	f7f8 faf2 	bl	80009bc <__aeabi_dcmplt>
 80083d8:	2800      	cmp	r0, #0
 80083da:	f43f af23 	beq.w	8008224 <_dtoa_r+0x434>
 80083de:	463e      	mov	r6, r7
 80083e0:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80083e4:	3f01      	subs	r7, #1
 80083e6:	2b30      	cmp	r3, #48	; 0x30
 80083e8:	d0f9      	beq.n	80083de <_dtoa_r+0x5ee>
 80083ea:	9503      	str	r5, [sp, #12]
 80083ec:	e03e      	b.n	800846c <_dtoa_r+0x67c>
 80083ee:	4ba2      	ldr	r3, [pc, #648]	; (8008678 <_dtoa_r+0x888>)
 80083f0:	f7f8 f872 	bl	80004d8 <__aeabi_dmul>
 80083f4:	4682      	mov	sl, r0
 80083f6:	468b      	mov	fp, r1
 80083f8:	e7be      	b.n	8008378 <_dtoa_r+0x588>
 80083fa:	4654      	mov	r4, sl
 80083fc:	f04f 0a00 	mov.w	sl, #0
 8008400:	465d      	mov	r5, fp
 8008402:	9e06      	ldr	r6, [sp, #24]
 8008404:	f8df b270 	ldr.w	fp, [pc, #624]	; 8008678 <_dtoa_r+0x888>
 8008408:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800840c:	4620      	mov	r0, r4
 800840e:	4629      	mov	r1, r5
 8008410:	f7f8 f98c 	bl	800072c <__aeabi_ddiv>
 8008414:	f7f8 fb10 	bl	8000a38 <__aeabi_d2iz>
 8008418:	4607      	mov	r7, r0
 800841a:	f7f7 fff3 	bl	8000404 <__aeabi_i2d>
 800841e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008422:	f7f8 f859 	bl	80004d8 <__aeabi_dmul>
 8008426:	4602      	mov	r2, r0
 8008428:	460b      	mov	r3, r1
 800842a:	4620      	mov	r0, r4
 800842c:	4629      	mov	r1, r5
 800842e:	f7f7 fe9b 	bl	8000168 <__aeabi_dsub>
 8008432:	f107 0430 	add.w	r4, r7, #48	; 0x30
 8008436:	f806 4b01 	strb.w	r4, [r6], #1
 800843a:	9c06      	ldr	r4, [sp, #24]
 800843c:	9d07      	ldr	r5, [sp, #28]
 800843e:	1b34      	subs	r4, r6, r4
 8008440:	42a5      	cmp	r5, r4
 8008442:	4602      	mov	r2, r0
 8008444:	460b      	mov	r3, r1
 8008446:	d133      	bne.n	80084b0 <_dtoa_r+0x6c0>
 8008448:	f7f7 fe90 	bl	800016c <__adddf3>
 800844c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008450:	4604      	mov	r4, r0
 8008452:	460d      	mov	r5, r1
 8008454:	f7f8 fad0 	bl	80009f8 <__aeabi_dcmpgt>
 8008458:	b9c0      	cbnz	r0, 800848c <_dtoa_r+0x69c>
 800845a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800845e:	4620      	mov	r0, r4
 8008460:	4629      	mov	r1, r5
 8008462:	f7f8 faa1 	bl	80009a8 <__aeabi_dcmpeq>
 8008466:	b108      	cbz	r0, 800846c <_dtoa_r+0x67c>
 8008468:	07fb      	lsls	r3, r7, #31
 800846a:	d40f      	bmi.n	800848c <_dtoa_r+0x69c>
 800846c:	4648      	mov	r0, r9
 800846e:	4641      	mov	r1, r8
 8008470:	f000 feff 	bl	8009272 <_Bfree>
 8008474:	2300      	movs	r3, #0
 8008476:	9803      	ldr	r0, [sp, #12]
 8008478:	7033      	strb	r3, [r6, #0]
 800847a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800847c:	3001      	adds	r0, #1
 800847e:	6018      	str	r0, [r3, #0]
 8008480:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8008482:	2b00      	cmp	r3, #0
 8008484:	f43f acea 	beq.w	8007e5c <_dtoa_r+0x6c>
 8008488:	601e      	str	r6, [r3, #0]
 800848a:	e4e7      	b.n	8007e5c <_dtoa_r+0x6c>
 800848c:	9d03      	ldr	r5, [sp, #12]
 800848e:	4633      	mov	r3, r6
 8008490:	461e      	mov	r6, r3
 8008492:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008496:	2a39      	cmp	r2, #57	; 0x39
 8008498:	d106      	bne.n	80084a8 <_dtoa_r+0x6b8>
 800849a:	9a06      	ldr	r2, [sp, #24]
 800849c:	429a      	cmp	r2, r3
 800849e:	d1f7      	bne.n	8008490 <_dtoa_r+0x6a0>
 80084a0:	2230      	movs	r2, #48	; 0x30
 80084a2:	9906      	ldr	r1, [sp, #24]
 80084a4:	3501      	adds	r5, #1
 80084a6:	700a      	strb	r2, [r1, #0]
 80084a8:	781a      	ldrb	r2, [r3, #0]
 80084aa:	3201      	adds	r2, #1
 80084ac:	701a      	strb	r2, [r3, #0]
 80084ae:	e79c      	b.n	80083ea <_dtoa_r+0x5fa>
 80084b0:	4652      	mov	r2, sl
 80084b2:	465b      	mov	r3, fp
 80084b4:	f7f8 f810 	bl	80004d8 <__aeabi_dmul>
 80084b8:	2200      	movs	r2, #0
 80084ba:	2300      	movs	r3, #0
 80084bc:	4604      	mov	r4, r0
 80084be:	460d      	mov	r5, r1
 80084c0:	f7f8 fa72 	bl	80009a8 <__aeabi_dcmpeq>
 80084c4:	2800      	cmp	r0, #0
 80084c6:	d09f      	beq.n	8008408 <_dtoa_r+0x618>
 80084c8:	e7d0      	b.n	800846c <_dtoa_r+0x67c>
 80084ca:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80084cc:	2a00      	cmp	r2, #0
 80084ce:	f000 80cb 	beq.w	8008668 <_dtoa_r+0x878>
 80084d2:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80084d4:	2a01      	cmp	r2, #1
 80084d6:	f300 80ae 	bgt.w	8008636 <_dtoa_r+0x846>
 80084da:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80084dc:	2a00      	cmp	r2, #0
 80084de:	f000 80a6 	beq.w	800862e <_dtoa_r+0x83e>
 80084e2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80084e6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80084e8:	9e08      	ldr	r6, [sp, #32]
 80084ea:	9a08      	ldr	r2, [sp, #32]
 80084ec:	2101      	movs	r1, #1
 80084ee:	441a      	add	r2, r3
 80084f0:	9208      	str	r2, [sp, #32]
 80084f2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80084f4:	4648      	mov	r0, r9
 80084f6:	441a      	add	r2, r3
 80084f8:	9209      	str	r2, [sp, #36]	; 0x24
 80084fa:	f000 ff5b 	bl	80093b4 <__i2b>
 80084fe:	4605      	mov	r5, r0
 8008500:	2e00      	cmp	r6, #0
 8008502:	dd0c      	ble.n	800851e <_dtoa_r+0x72e>
 8008504:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008506:	2b00      	cmp	r3, #0
 8008508:	dd09      	ble.n	800851e <_dtoa_r+0x72e>
 800850a:	42b3      	cmp	r3, r6
 800850c:	bfa8      	it	ge
 800850e:	4633      	movge	r3, r6
 8008510:	9a08      	ldr	r2, [sp, #32]
 8008512:	1af6      	subs	r6, r6, r3
 8008514:	1ad2      	subs	r2, r2, r3
 8008516:	9208      	str	r2, [sp, #32]
 8008518:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800851a:	1ad3      	subs	r3, r2, r3
 800851c:	9309      	str	r3, [sp, #36]	; 0x24
 800851e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008520:	b1f3      	cbz	r3, 8008560 <_dtoa_r+0x770>
 8008522:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008524:	2b00      	cmp	r3, #0
 8008526:	f000 80a3 	beq.w	8008670 <_dtoa_r+0x880>
 800852a:	2c00      	cmp	r4, #0
 800852c:	dd10      	ble.n	8008550 <_dtoa_r+0x760>
 800852e:	4629      	mov	r1, r5
 8008530:	4622      	mov	r2, r4
 8008532:	4648      	mov	r0, r9
 8008534:	f000 fff8 	bl	8009528 <__pow5mult>
 8008538:	4642      	mov	r2, r8
 800853a:	4601      	mov	r1, r0
 800853c:	4605      	mov	r5, r0
 800853e:	4648      	mov	r0, r9
 8008540:	f000 ff4e 	bl	80093e0 <__multiply>
 8008544:	4607      	mov	r7, r0
 8008546:	4641      	mov	r1, r8
 8008548:	4648      	mov	r0, r9
 800854a:	f000 fe92 	bl	8009272 <_Bfree>
 800854e:	46b8      	mov	r8, r7
 8008550:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008552:	1b1a      	subs	r2, r3, r4
 8008554:	d004      	beq.n	8008560 <_dtoa_r+0x770>
 8008556:	4641      	mov	r1, r8
 8008558:	4648      	mov	r0, r9
 800855a:	f000 ffe5 	bl	8009528 <__pow5mult>
 800855e:	4680      	mov	r8, r0
 8008560:	2101      	movs	r1, #1
 8008562:	4648      	mov	r0, r9
 8008564:	f000 ff26 	bl	80093b4 <__i2b>
 8008568:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800856a:	4604      	mov	r4, r0
 800856c:	2b00      	cmp	r3, #0
 800856e:	f340 8085 	ble.w	800867c <_dtoa_r+0x88c>
 8008572:	461a      	mov	r2, r3
 8008574:	4601      	mov	r1, r0
 8008576:	4648      	mov	r0, r9
 8008578:	f000 ffd6 	bl	8009528 <__pow5mult>
 800857c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800857e:	4604      	mov	r4, r0
 8008580:	2b01      	cmp	r3, #1
 8008582:	dd7e      	ble.n	8008682 <_dtoa_r+0x892>
 8008584:	2700      	movs	r7, #0
 8008586:	6923      	ldr	r3, [r4, #16]
 8008588:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800858c:	6918      	ldr	r0, [r3, #16]
 800858e:	f000 fec3 	bl	8009318 <__hi0bits>
 8008592:	f1c0 0020 	rsb	r0, r0, #32
 8008596:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008598:	4418      	add	r0, r3
 800859a:	f010 001f 	ands.w	r0, r0, #31
 800859e:	f000 808e 	beq.w	80086be <_dtoa_r+0x8ce>
 80085a2:	f1c0 0320 	rsb	r3, r0, #32
 80085a6:	2b04      	cmp	r3, #4
 80085a8:	f340 8087 	ble.w	80086ba <_dtoa_r+0x8ca>
 80085ac:	f1c0 001c 	rsb	r0, r0, #28
 80085b0:	9b08      	ldr	r3, [sp, #32]
 80085b2:	4406      	add	r6, r0
 80085b4:	4403      	add	r3, r0
 80085b6:	9308      	str	r3, [sp, #32]
 80085b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80085ba:	4403      	add	r3, r0
 80085bc:	9309      	str	r3, [sp, #36]	; 0x24
 80085be:	9b08      	ldr	r3, [sp, #32]
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	dd05      	ble.n	80085d0 <_dtoa_r+0x7e0>
 80085c4:	4641      	mov	r1, r8
 80085c6:	461a      	mov	r2, r3
 80085c8:	4648      	mov	r0, r9
 80085ca:	f000 ffed 	bl	80095a8 <__lshift>
 80085ce:	4680      	mov	r8, r0
 80085d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	dd05      	ble.n	80085e2 <_dtoa_r+0x7f2>
 80085d6:	4621      	mov	r1, r4
 80085d8:	461a      	mov	r2, r3
 80085da:	4648      	mov	r0, r9
 80085dc:	f000 ffe4 	bl	80095a8 <__lshift>
 80085e0:	4604      	mov	r4, r0
 80085e2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	d06c      	beq.n	80086c2 <_dtoa_r+0x8d2>
 80085e8:	4621      	mov	r1, r4
 80085ea:	4640      	mov	r0, r8
 80085ec:	f001 f848 	bl	8009680 <__mcmp>
 80085f0:	2800      	cmp	r0, #0
 80085f2:	da66      	bge.n	80086c2 <_dtoa_r+0x8d2>
 80085f4:	9b03      	ldr	r3, [sp, #12]
 80085f6:	4641      	mov	r1, r8
 80085f8:	3b01      	subs	r3, #1
 80085fa:	9303      	str	r3, [sp, #12]
 80085fc:	220a      	movs	r2, #10
 80085fe:	2300      	movs	r3, #0
 8008600:	4648      	mov	r0, r9
 8008602:	f000 fe3f 	bl	8009284 <__multadd>
 8008606:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008608:	4680      	mov	r8, r0
 800860a:	2b00      	cmp	r3, #0
 800860c:	f000 819f 	beq.w	800894e <_dtoa_r+0xb5e>
 8008610:	2300      	movs	r3, #0
 8008612:	4629      	mov	r1, r5
 8008614:	220a      	movs	r2, #10
 8008616:	4648      	mov	r0, r9
 8008618:	f000 fe34 	bl	8009284 <__multadd>
 800861c:	9b04      	ldr	r3, [sp, #16]
 800861e:	4605      	mov	r5, r0
 8008620:	2b00      	cmp	r3, #0
 8008622:	f300 8089 	bgt.w	8008738 <_dtoa_r+0x948>
 8008626:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008628:	2b02      	cmp	r3, #2
 800862a:	dc52      	bgt.n	80086d2 <_dtoa_r+0x8e2>
 800862c:	e084      	b.n	8008738 <_dtoa_r+0x948>
 800862e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008630:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008634:	e757      	b.n	80084e6 <_dtoa_r+0x6f6>
 8008636:	9b07      	ldr	r3, [sp, #28]
 8008638:	1e5c      	subs	r4, r3, #1
 800863a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800863c:	42a3      	cmp	r3, r4
 800863e:	bfb7      	itett	lt
 8008640:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8008642:	1b1c      	subge	r4, r3, r4
 8008644:	1ae2      	sublt	r2, r4, r3
 8008646:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8008648:	bfbe      	ittt	lt
 800864a:	940a      	strlt	r4, [sp, #40]	; 0x28
 800864c:	189b      	addlt	r3, r3, r2
 800864e:	930e      	strlt	r3, [sp, #56]	; 0x38
 8008650:	9b07      	ldr	r3, [sp, #28]
 8008652:	bfb8      	it	lt
 8008654:	2400      	movlt	r4, #0
 8008656:	2b00      	cmp	r3, #0
 8008658:	bfb7      	itett	lt
 800865a:	e9dd 2307 	ldrdlt	r2, r3, [sp, #28]
 800865e:	e9dd 3607 	ldrdge	r3, r6, [sp, #28]
 8008662:	1a9e      	sublt	r6, r3, r2
 8008664:	2300      	movlt	r3, #0
 8008666:	e740      	b.n	80084ea <_dtoa_r+0x6fa>
 8008668:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800866a:	9e08      	ldr	r6, [sp, #32]
 800866c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800866e:	e747      	b.n	8008500 <_dtoa_r+0x710>
 8008670:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008672:	e770      	b.n	8008556 <_dtoa_r+0x766>
 8008674:	3fe00000 	.word	0x3fe00000
 8008678:	40240000 	.word	0x40240000
 800867c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800867e:	2b01      	cmp	r3, #1
 8008680:	dc17      	bgt.n	80086b2 <_dtoa_r+0x8c2>
 8008682:	f1ba 0f00 	cmp.w	sl, #0
 8008686:	d114      	bne.n	80086b2 <_dtoa_r+0x8c2>
 8008688:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800868c:	b99b      	cbnz	r3, 80086b6 <_dtoa_r+0x8c6>
 800868e:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 8008692:	0d3f      	lsrs	r7, r7, #20
 8008694:	053f      	lsls	r7, r7, #20
 8008696:	b137      	cbz	r7, 80086a6 <_dtoa_r+0x8b6>
 8008698:	2701      	movs	r7, #1
 800869a:	9b08      	ldr	r3, [sp, #32]
 800869c:	3301      	adds	r3, #1
 800869e:	9308      	str	r3, [sp, #32]
 80086a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80086a2:	3301      	adds	r3, #1
 80086a4:	9309      	str	r3, [sp, #36]	; 0x24
 80086a6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	f47f af6c 	bne.w	8008586 <_dtoa_r+0x796>
 80086ae:	2001      	movs	r0, #1
 80086b0:	e771      	b.n	8008596 <_dtoa_r+0x7a6>
 80086b2:	2700      	movs	r7, #0
 80086b4:	e7f7      	b.n	80086a6 <_dtoa_r+0x8b6>
 80086b6:	4657      	mov	r7, sl
 80086b8:	e7f5      	b.n	80086a6 <_dtoa_r+0x8b6>
 80086ba:	d080      	beq.n	80085be <_dtoa_r+0x7ce>
 80086bc:	4618      	mov	r0, r3
 80086be:	301c      	adds	r0, #28
 80086c0:	e776      	b.n	80085b0 <_dtoa_r+0x7c0>
 80086c2:	9b07      	ldr	r3, [sp, #28]
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	dc31      	bgt.n	800872c <_dtoa_r+0x93c>
 80086c8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80086ca:	2b02      	cmp	r3, #2
 80086cc:	dd2e      	ble.n	800872c <_dtoa_r+0x93c>
 80086ce:	9b07      	ldr	r3, [sp, #28]
 80086d0:	9304      	str	r3, [sp, #16]
 80086d2:	9b04      	ldr	r3, [sp, #16]
 80086d4:	b963      	cbnz	r3, 80086f0 <_dtoa_r+0x900>
 80086d6:	4621      	mov	r1, r4
 80086d8:	2205      	movs	r2, #5
 80086da:	4648      	mov	r0, r9
 80086dc:	f000 fdd2 	bl	8009284 <__multadd>
 80086e0:	4601      	mov	r1, r0
 80086e2:	4604      	mov	r4, r0
 80086e4:	4640      	mov	r0, r8
 80086e6:	f000 ffcb 	bl	8009680 <__mcmp>
 80086ea:	2800      	cmp	r0, #0
 80086ec:	f73f adc4 	bgt.w	8008278 <_dtoa_r+0x488>
 80086f0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80086f2:	9e06      	ldr	r6, [sp, #24]
 80086f4:	43db      	mvns	r3, r3
 80086f6:	9303      	str	r3, [sp, #12]
 80086f8:	2700      	movs	r7, #0
 80086fa:	4621      	mov	r1, r4
 80086fc:	4648      	mov	r0, r9
 80086fe:	f000 fdb8 	bl	8009272 <_Bfree>
 8008702:	2d00      	cmp	r5, #0
 8008704:	f43f aeb2 	beq.w	800846c <_dtoa_r+0x67c>
 8008708:	b12f      	cbz	r7, 8008716 <_dtoa_r+0x926>
 800870a:	42af      	cmp	r7, r5
 800870c:	d003      	beq.n	8008716 <_dtoa_r+0x926>
 800870e:	4639      	mov	r1, r7
 8008710:	4648      	mov	r0, r9
 8008712:	f000 fdae 	bl	8009272 <_Bfree>
 8008716:	4629      	mov	r1, r5
 8008718:	4648      	mov	r0, r9
 800871a:	f000 fdaa 	bl	8009272 <_Bfree>
 800871e:	e6a5      	b.n	800846c <_dtoa_r+0x67c>
 8008720:	2400      	movs	r4, #0
 8008722:	4625      	mov	r5, r4
 8008724:	e7e4      	b.n	80086f0 <_dtoa_r+0x900>
 8008726:	9503      	str	r5, [sp, #12]
 8008728:	4625      	mov	r5, r4
 800872a:	e5a5      	b.n	8008278 <_dtoa_r+0x488>
 800872c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800872e:	2b00      	cmp	r3, #0
 8008730:	f000 80c4 	beq.w	80088bc <_dtoa_r+0xacc>
 8008734:	9b07      	ldr	r3, [sp, #28]
 8008736:	9304      	str	r3, [sp, #16]
 8008738:	2e00      	cmp	r6, #0
 800873a:	dd05      	ble.n	8008748 <_dtoa_r+0x958>
 800873c:	4629      	mov	r1, r5
 800873e:	4632      	mov	r2, r6
 8008740:	4648      	mov	r0, r9
 8008742:	f000 ff31 	bl	80095a8 <__lshift>
 8008746:	4605      	mov	r5, r0
 8008748:	2f00      	cmp	r7, #0
 800874a:	d058      	beq.n	80087fe <_dtoa_r+0xa0e>
 800874c:	4648      	mov	r0, r9
 800874e:	6869      	ldr	r1, [r5, #4]
 8008750:	f000 fd6a 	bl	8009228 <_Balloc>
 8008754:	4606      	mov	r6, r0
 8008756:	b920      	cbnz	r0, 8008762 <_dtoa_r+0x972>
 8008758:	4602      	mov	r2, r0
 800875a:	f240 21ea 	movw	r1, #746	; 0x2ea
 800875e:	4b80      	ldr	r3, [pc, #512]	; (8008960 <_dtoa_r+0xb70>)
 8008760:	e47f      	b.n	8008062 <_dtoa_r+0x272>
 8008762:	692a      	ldr	r2, [r5, #16]
 8008764:	f105 010c 	add.w	r1, r5, #12
 8008768:	3202      	adds	r2, #2
 800876a:	0092      	lsls	r2, r2, #2
 800876c:	300c      	adds	r0, #12
 800876e:	f000 fd33 	bl	80091d8 <memcpy>
 8008772:	2201      	movs	r2, #1
 8008774:	4631      	mov	r1, r6
 8008776:	4648      	mov	r0, r9
 8008778:	f000 ff16 	bl	80095a8 <__lshift>
 800877c:	462f      	mov	r7, r5
 800877e:	4605      	mov	r5, r0
 8008780:	9b06      	ldr	r3, [sp, #24]
 8008782:	9a06      	ldr	r2, [sp, #24]
 8008784:	3301      	adds	r3, #1
 8008786:	9307      	str	r3, [sp, #28]
 8008788:	9b04      	ldr	r3, [sp, #16]
 800878a:	4413      	add	r3, r2
 800878c:	930a      	str	r3, [sp, #40]	; 0x28
 800878e:	f00a 0301 	and.w	r3, sl, #1
 8008792:	9309      	str	r3, [sp, #36]	; 0x24
 8008794:	9b07      	ldr	r3, [sp, #28]
 8008796:	4621      	mov	r1, r4
 8008798:	4640      	mov	r0, r8
 800879a:	f103 3bff 	add.w	fp, r3, #4294967295	; 0xffffffff
 800879e:	f7ff fa97 	bl	8007cd0 <quorem>
 80087a2:	4639      	mov	r1, r7
 80087a4:	9004      	str	r0, [sp, #16]
 80087a6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80087aa:	4640      	mov	r0, r8
 80087ac:	f000 ff68 	bl	8009680 <__mcmp>
 80087b0:	462a      	mov	r2, r5
 80087b2:	9008      	str	r0, [sp, #32]
 80087b4:	4621      	mov	r1, r4
 80087b6:	4648      	mov	r0, r9
 80087b8:	f000 ff7e 	bl	80096b8 <__mdiff>
 80087bc:	68c2      	ldr	r2, [r0, #12]
 80087be:	4606      	mov	r6, r0
 80087c0:	b9fa      	cbnz	r2, 8008802 <_dtoa_r+0xa12>
 80087c2:	4601      	mov	r1, r0
 80087c4:	4640      	mov	r0, r8
 80087c6:	f000 ff5b 	bl	8009680 <__mcmp>
 80087ca:	4602      	mov	r2, r0
 80087cc:	4631      	mov	r1, r6
 80087ce:	4648      	mov	r0, r9
 80087d0:	920b      	str	r2, [sp, #44]	; 0x2c
 80087d2:	f000 fd4e 	bl	8009272 <_Bfree>
 80087d6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80087d8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80087da:	9e07      	ldr	r6, [sp, #28]
 80087dc:	ea43 0102 	orr.w	r1, r3, r2
 80087e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80087e2:	430b      	orrs	r3, r1
 80087e4:	d10f      	bne.n	8008806 <_dtoa_r+0xa16>
 80087e6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80087ea:	d028      	beq.n	800883e <_dtoa_r+0xa4e>
 80087ec:	9b08      	ldr	r3, [sp, #32]
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	dd02      	ble.n	80087f8 <_dtoa_r+0xa08>
 80087f2:	9b04      	ldr	r3, [sp, #16]
 80087f4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 80087f8:	f88b a000 	strb.w	sl, [fp]
 80087fc:	e77d      	b.n	80086fa <_dtoa_r+0x90a>
 80087fe:	4628      	mov	r0, r5
 8008800:	e7bc      	b.n	800877c <_dtoa_r+0x98c>
 8008802:	2201      	movs	r2, #1
 8008804:	e7e2      	b.n	80087cc <_dtoa_r+0x9dc>
 8008806:	9b08      	ldr	r3, [sp, #32]
 8008808:	2b00      	cmp	r3, #0
 800880a:	db04      	blt.n	8008816 <_dtoa_r+0xa26>
 800880c:	9920      	ldr	r1, [sp, #128]	; 0x80
 800880e:	430b      	orrs	r3, r1
 8008810:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008812:	430b      	orrs	r3, r1
 8008814:	d120      	bne.n	8008858 <_dtoa_r+0xa68>
 8008816:	2a00      	cmp	r2, #0
 8008818:	ddee      	ble.n	80087f8 <_dtoa_r+0xa08>
 800881a:	4641      	mov	r1, r8
 800881c:	2201      	movs	r2, #1
 800881e:	4648      	mov	r0, r9
 8008820:	f000 fec2 	bl	80095a8 <__lshift>
 8008824:	4621      	mov	r1, r4
 8008826:	4680      	mov	r8, r0
 8008828:	f000 ff2a 	bl	8009680 <__mcmp>
 800882c:	2800      	cmp	r0, #0
 800882e:	dc03      	bgt.n	8008838 <_dtoa_r+0xa48>
 8008830:	d1e2      	bne.n	80087f8 <_dtoa_r+0xa08>
 8008832:	f01a 0f01 	tst.w	sl, #1
 8008836:	d0df      	beq.n	80087f8 <_dtoa_r+0xa08>
 8008838:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800883c:	d1d9      	bne.n	80087f2 <_dtoa_r+0xa02>
 800883e:	2339      	movs	r3, #57	; 0x39
 8008840:	f88b 3000 	strb.w	r3, [fp]
 8008844:	4633      	mov	r3, r6
 8008846:	461e      	mov	r6, r3
 8008848:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800884c:	3b01      	subs	r3, #1
 800884e:	2a39      	cmp	r2, #57	; 0x39
 8008850:	d06a      	beq.n	8008928 <_dtoa_r+0xb38>
 8008852:	3201      	adds	r2, #1
 8008854:	701a      	strb	r2, [r3, #0]
 8008856:	e750      	b.n	80086fa <_dtoa_r+0x90a>
 8008858:	2a00      	cmp	r2, #0
 800885a:	dd07      	ble.n	800886c <_dtoa_r+0xa7c>
 800885c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008860:	d0ed      	beq.n	800883e <_dtoa_r+0xa4e>
 8008862:	f10a 0301 	add.w	r3, sl, #1
 8008866:	f88b 3000 	strb.w	r3, [fp]
 800886a:	e746      	b.n	80086fa <_dtoa_r+0x90a>
 800886c:	9b07      	ldr	r3, [sp, #28]
 800886e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008870:	f803 ac01 	strb.w	sl, [r3, #-1]
 8008874:	4293      	cmp	r3, r2
 8008876:	d041      	beq.n	80088fc <_dtoa_r+0xb0c>
 8008878:	4641      	mov	r1, r8
 800887a:	2300      	movs	r3, #0
 800887c:	220a      	movs	r2, #10
 800887e:	4648      	mov	r0, r9
 8008880:	f000 fd00 	bl	8009284 <__multadd>
 8008884:	42af      	cmp	r7, r5
 8008886:	4680      	mov	r8, r0
 8008888:	f04f 0300 	mov.w	r3, #0
 800888c:	f04f 020a 	mov.w	r2, #10
 8008890:	4639      	mov	r1, r7
 8008892:	4648      	mov	r0, r9
 8008894:	d107      	bne.n	80088a6 <_dtoa_r+0xab6>
 8008896:	f000 fcf5 	bl	8009284 <__multadd>
 800889a:	4607      	mov	r7, r0
 800889c:	4605      	mov	r5, r0
 800889e:	9b07      	ldr	r3, [sp, #28]
 80088a0:	3301      	adds	r3, #1
 80088a2:	9307      	str	r3, [sp, #28]
 80088a4:	e776      	b.n	8008794 <_dtoa_r+0x9a4>
 80088a6:	f000 fced 	bl	8009284 <__multadd>
 80088aa:	4629      	mov	r1, r5
 80088ac:	4607      	mov	r7, r0
 80088ae:	2300      	movs	r3, #0
 80088b0:	220a      	movs	r2, #10
 80088b2:	4648      	mov	r0, r9
 80088b4:	f000 fce6 	bl	8009284 <__multadd>
 80088b8:	4605      	mov	r5, r0
 80088ba:	e7f0      	b.n	800889e <_dtoa_r+0xaae>
 80088bc:	9b07      	ldr	r3, [sp, #28]
 80088be:	9304      	str	r3, [sp, #16]
 80088c0:	9e06      	ldr	r6, [sp, #24]
 80088c2:	4621      	mov	r1, r4
 80088c4:	4640      	mov	r0, r8
 80088c6:	f7ff fa03 	bl	8007cd0 <quorem>
 80088ca:	9b06      	ldr	r3, [sp, #24]
 80088cc:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80088d0:	f806 ab01 	strb.w	sl, [r6], #1
 80088d4:	1af2      	subs	r2, r6, r3
 80088d6:	9b04      	ldr	r3, [sp, #16]
 80088d8:	4293      	cmp	r3, r2
 80088da:	dd07      	ble.n	80088ec <_dtoa_r+0xafc>
 80088dc:	4641      	mov	r1, r8
 80088de:	2300      	movs	r3, #0
 80088e0:	220a      	movs	r2, #10
 80088e2:	4648      	mov	r0, r9
 80088e4:	f000 fcce 	bl	8009284 <__multadd>
 80088e8:	4680      	mov	r8, r0
 80088ea:	e7ea      	b.n	80088c2 <_dtoa_r+0xad2>
 80088ec:	9b04      	ldr	r3, [sp, #16]
 80088ee:	2700      	movs	r7, #0
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	bfcc      	ite	gt
 80088f4:	461e      	movgt	r6, r3
 80088f6:	2601      	movle	r6, #1
 80088f8:	9b06      	ldr	r3, [sp, #24]
 80088fa:	441e      	add	r6, r3
 80088fc:	4641      	mov	r1, r8
 80088fe:	2201      	movs	r2, #1
 8008900:	4648      	mov	r0, r9
 8008902:	f000 fe51 	bl	80095a8 <__lshift>
 8008906:	4621      	mov	r1, r4
 8008908:	4680      	mov	r8, r0
 800890a:	f000 feb9 	bl	8009680 <__mcmp>
 800890e:	2800      	cmp	r0, #0
 8008910:	dc98      	bgt.n	8008844 <_dtoa_r+0xa54>
 8008912:	d102      	bne.n	800891a <_dtoa_r+0xb2a>
 8008914:	f01a 0f01 	tst.w	sl, #1
 8008918:	d194      	bne.n	8008844 <_dtoa_r+0xa54>
 800891a:	4633      	mov	r3, r6
 800891c:	461e      	mov	r6, r3
 800891e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008922:	2a30      	cmp	r2, #48	; 0x30
 8008924:	d0fa      	beq.n	800891c <_dtoa_r+0xb2c>
 8008926:	e6e8      	b.n	80086fa <_dtoa_r+0x90a>
 8008928:	9a06      	ldr	r2, [sp, #24]
 800892a:	429a      	cmp	r2, r3
 800892c:	d18b      	bne.n	8008846 <_dtoa_r+0xa56>
 800892e:	9b03      	ldr	r3, [sp, #12]
 8008930:	3301      	adds	r3, #1
 8008932:	9303      	str	r3, [sp, #12]
 8008934:	2331      	movs	r3, #49	; 0x31
 8008936:	7013      	strb	r3, [r2, #0]
 8008938:	e6df      	b.n	80086fa <_dtoa_r+0x90a>
 800893a:	4b0a      	ldr	r3, [pc, #40]	; (8008964 <_dtoa_r+0xb74>)
 800893c:	f7ff baaa 	b.w	8007e94 <_dtoa_r+0xa4>
 8008940:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8008942:	2b00      	cmp	r3, #0
 8008944:	f47f aa8e 	bne.w	8007e64 <_dtoa_r+0x74>
 8008948:	4b07      	ldr	r3, [pc, #28]	; (8008968 <_dtoa_r+0xb78>)
 800894a:	f7ff baa3 	b.w	8007e94 <_dtoa_r+0xa4>
 800894e:	9b04      	ldr	r3, [sp, #16]
 8008950:	2b00      	cmp	r3, #0
 8008952:	dcb5      	bgt.n	80088c0 <_dtoa_r+0xad0>
 8008954:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008956:	2b02      	cmp	r3, #2
 8008958:	f73f aebb 	bgt.w	80086d2 <_dtoa_r+0x8e2>
 800895c:	e7b0      	b.n	80088c0 <_dtoa_r+0xad0>
 800895e:	bf00      	nop
 8008960:	0800b455 	.word	0x0800b455
 8008964:	0800b406 	.word	0x0800b406
 8008968:	0800b44c 	.word	0x0800b44c

0800896c <__sflush_r>:
 800896c:	898b      	ldrh	r3, [r1, #12]
 800896e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008972:	4605      	mov	r5, r0
 8008974:	0718      	lsls	r0, r3, #28
 8008976:	460c      	mov	r4, r1
 8008978:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800897c:	d45f      	bmi.n	8008a3e <__sflush_r+0xd2>
 800897e:	684b      	ldr	r3, [r1, #4]
 8008980:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008984:	2b00      	cmp	r3, #0
 8008986:	818a      	strh	r2, [r1, #12]
 8008988:	dc05      	bgt.n	8008996 <__sflush_r+0x2a>
 800898a:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 800898c:	2b00      	cmp	r3, #0
 800898e:	dc02      	bgt.n	8008996 <__sflush_r+0x2a>
 8008990:	2000      	movs	r0, #0
 8008992:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008996:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008998:	2e00      	cmp	r6, #0
 800899a:	d0f9      	beq.n	8008990 <__sflush_r+0x24>
 800899c:	2300      	movs	r3, #0
 800899e:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80089a2:	682f      	ldr	r7, [r5, #0]
 80089a4:	602b      	str	r3, [r5, #0]
 80089a6:	d036      	beq.n	8008a16 <__sflush_r+0xaa>
 80089a8:	6d20      	ldr	r0, [r4, #80]	; 0x50
 80089aa:	89a3      	ldrh	r3, [r4, #12]
 80089ac:	075a      	lsls	r2, r3, #29
 80089ae:	d505      	bpl.n	80089bc <__sflush_r+0x50>
 80089b0:	6863      	ldr	r3, [r4, #4]
 80089b2:	1ac0      	subs	r0, r0, r3
 80089b4:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80089b6:	b10b      	cbz	r3, 80089bc <__sflush_r+0x50>
 80089b8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80089ba:	1ac0      	subs	r0, r0, r3
 80089bc:	2300      	movs	r3, #0
 80089be:	4602      	mov	r2, r0
 80089c0:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80089c2:	4628      	mov	r0, r5
 80089c4:	69e1      	ldr	r1, [r4, #28]
 80089c6:	47b0      	blx	r6
 80089c8:	1c43      	adds	r3, r0, #1
 80089ca:	89a3      	ldrh	r3, [r4, #12]
 80089cc:	d106      	bne.n	80089dc <__sflush_r+0x70>
 80089ce:	6829      	ldr	r1, [r5, #0]
 80089d0:	291d      	cmp	r1, #29
 80089d2:	d830      	bhi.n	8008a36 <__sflush_r+0xca>
 80089d4:	4a2b      	ldr	r2, [pc, #172]	; (8008a84 <__sflush_r+0x118>)
 80089d6:	40ca      	lsrs	r2, r1
 80089d8:	07d6      	lsls	r6, r2, #31
 80089da:	d52c      	bpl.n	8008a36 <__sflush_r+0xca>
 80089dc:	2200      	movs	r2, #0
 80089de:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80089e2:	b21b      	sxth	r3, r3
 80089e4:	6062      	str	r2, [r4, #4]
 80089e6:	6922      	ldr	r2, [r4, #16]
 80089e8:	04d9      	lsls	r1, r3, #19
 80089ea:	81a3      	strh	r3, [r4, #12]
 80089ec:	6022      	str	r2, [r4, #0]
 80089ee:	d504      	bpl.n	80089fa <__sflush_r+0x8e>
 80089f0:	1c42      	adds	r2, r0, #1
 80089f2:	d101      	bne.n	80089f8 <__sflush_r+0x8c>
 80089f4:	682b      	ldr	r3, [r5, #0]
 80089f6:	b903      	cbnz	r3, 80089fa <__sflush_r+0x8e>
 80089f8:	6520      	str	r0, [r4, #80]	; 0x50
 80089fa:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80089fc:	602f      	str	r7, [r5, #0]
 80089fe:	2900      	cmp	r1, #0
 8008a00:	d0c6      	beq.n	8008990 <__sflush_r+0x24>
 8008a02:	f104 0340 	add.w	r3, r4, #64	; 0x40
 8008a06:	4299      	cmp	r1, r3
 8008a08:	d002      	beq.n	8008a10 <__sflush_r+0xa4>
 8008a0a:	4628      	mov	r0, r5
 8008a0c:	f000 f938 	bl	8008c80 <_free_r>
 8008a10:	2000      	movs	r0, #0
 8008a12:	6320      	str	r0, [r4, #48]	; 0x30
 8008a14:	e7bd      	b.n	8008992 <__sflush_r+0x26>
 8008a16:	69e1      	ldr	r1, [r4, #28]
 8008a18:	2301      	movs	r3, #1
 8008a1a:	4628      	mov	r0, r5
 8008a1c:	47b0      	blx	r6
 8008a1e:	1c41      	adds	r1, r0, #1
 8008a20:	d1c3      	bne.n	80089aa <__sflush_r+0x3e>
 8008a22:	682b      	ldr	r3, [r5, #0]
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	d0c0      	beq.n	80089aa <__sflush_r+0x3e>
 8008a28:	2b1d      	cmp	r3, #29
 8008a2a:	d001      	beq.n	8008a30 <__sflush_r+0xc4>
 8008a2c:	2b16      	cmp	r3, #22
 8008a2e:	d101      	bne.n	8008a34 <__sflush_r+0xc8>
 8008a30:	602f      	str	r7, [r5, #0]
 8008a32:	e7ad      	b.n	8008990 <__sflush_r+0x24>
 8008a34:	89a3      	ldrh	r3, [r4, #12]
 8008a36:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008a3a:	81a3      	strh	r3, [r4, #12]
 8008a3c:	e7a9      	b.n	8008992 <__sflush_r+0x26>
 8008a3e:	690f      	ldr	r7, [r1, #16]
 8008a40:	2f00      	cmp	r7, #0
 8008a42:	d0a5      	beq.n	8008990 <__sflush_r+0x24>
 8008a44:	079b      	lsls	r3, r3, #30
 8008a46:	bf18      	it	ne
 8008a48:	2300      	movne	r3, #0
 8008a4a:	680e      	ldr	r6, [r1, #0]
 8008a4c:	bf08      	it	eq
 8008a4e:	694b      	ldreq	r3, [r1, #20]
 8008a50:	eba6 0807 	sub.w	r8, r6, r7
 8008a54:	600f      	str	r7, [r1, #0]
 8008a56:	608b      	str	r3, [r1, #8]
 8008a58:	f1b8 0f00 	cmp.w	r8, #0
 8008a5c:	dd98      	ble.n	8008990 <__sflush_r+0x24>
 8008a5e:	4643      	mov	r3, r8
 8008a60:	463a      	mov	r2, r7
 8008a62:	4628      	mov	r0, r5
 8008a64:	69e1      	ldr	r1, [r4, #28]
 8008a66:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008a68:	47b0      	blx	r6
 8008a6a:	2800      	cmp	r0, #0
 8008a6c:	dc06      	bgt.n	8008a7c <__sflush_r+0x110>
 8008a6e:	89a3      	ldrh	r3, [r4, #12]
 8008a70:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008a74:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008a78:	81a3      	strh	r3, [r4, #12]
 8008a7a:	e78a      	b.n	8008992 <__sflush_r+0x26>
 8008a7c:	4407      	add	r7, r0
 8008a7e:	eba8 0800 	sub.w	r8, r8, r0
 8008a82:	e7e9      	b.n	8008a58 <__sflush_r+0xec>
 8008a84:	20400001 	.word	0x20400001

08008a88 <_fflush_r>:
 8008a88:	b538      	push	{r3, r4, r5, lr}
 8008a8a:	460c      	mov	r4, r1
 8008a8c:	4605      	mov	r5, r0
 8008a8e:	b118      	cbz	r0, 8008a98 <_fflush_r+0x10>
 8008a90:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8008a92:	b90b      	cbnz	r3, 8008a98 <_fflush_r+0x10>
 8008a94:	f000 f864 	bl	8008b60 <__sinit>
 8008a98:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 8008a9c:	b1b8      	cbz	r0, 8008ace <_fflush_r+0x46>
 8008a9e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008aa0:	07db      	lsls	r3, r3, #31
 8008aa2:	d404      	bmi.n	8008aae <_fflush_r+0x26>
 8008aa4:	0581      	lsls	r1, r0, #22
 8008aa6:	d402      	bmi.n	8008aae <_fflush_r+0x26>
 8008aa8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008aaa:	f000 fb19 	bl	80090e0 <__retarget_lock_acquire_recursive>
 8008aae:	4628      	mov	r0, r5
 8008ab0:	4621      	mov	r1, r4
 8008ab2:	f7ff ff5b 	bl	800896c <__sflush_r>
 8008ab6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008ab8:	4605      	mov	r5, r0
 8008aba:	07da      	lsls	r2, r3, #31
 8008abc:	d405      	bmi.n	8008aca <_fflush_r+0x42>
 8008abe:	89a3      	ldrh	r3, [r4, #12]
 8008ac0:	059b      	lsls	r3, r3, #22
 8008ac2:	d402      	bmi.n	8008aca <_fflush_r+0x42>
 8008ac4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008ac6:	f000 fb0c 	bl	80090e2 <__retarget_lock_release_recursive>
 8008aca:	4628      	mov	r0, r5
 8008acc:	bd38      	pop	{r3, r4, r5, pc}
 8008ace:	4605      	mov	r5, r0
 8008ad0:	e7fb      	b.n	8008aca <_fflush_r+0x42>
	...

08008ad4 <std>:
 8008ad4:	2300      	movs	r3, #0
 8008ad6:	b510      	push	{r4, lr}
 8008ad8:	4604      	mov	r4, r0
 8008ada:	e9c0 3300 	strd	r3, r3, [r0]
 8008ade:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008ae2:	6083      	str	r3, [r0, #8]
 8008ae4:	8181      	strh	r1, [r0, #12]
 8008ae6:	6643      	str	r3, [r0, #100]	; 0x64
 8008ae8:	81c2      	strh	r2, [r0, #14]
 8008aea:	6183      	str	r3, [r0, #24]
 8008aec:	4619      	mov	r1, r3
 8008aee:	2208      	movs	r2, #8
 8008af0:	305c      	adds	r0, #92	; 0x5c
 8008af2:	f7fc fadb 	bl	80050ac <memset>
 8008af6:	4b07      	ldr	r3, [pc, #28]	; (8008b14 <std+0x40>)
 8008af8:	61e4      	str	r4, [r4, #28]
 8008afa:	6223      	str	r3, [r4, #32]
 8008afc:	4b06      	ldr	r3, [pc, #24]	; (8008b18 <std+0x44>)
 8008afe:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008b02:	6263      	str	r3, [r4, #36]	; 0x24
 8008b04:	4b05      	ldr	r3, [pc, #20]	; (8008b1c <std+0x48>)
 8008b06:	62a3      	str	r3, [r4, #40]	; 0x28
 8008b08:	4b05      	ldr	r3, [pc, #20]	; (8008b20 <std+0x4c>)
 8008b0a:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008b0c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008b10:	f000 bae4 	b.w	80090dc <__retarget_lock_init_recursive>
 8008b14:	08009c4d 	.word	0x08009c4d
 8008b18:	08009c6f 	.word	0x08009c6f
 8008b1c:	08009ca7 	.word	0x08009ca7
 8008b20:	08009ccb 	.word	0x08009ccb

08008b24 <_cleanup_r>:
 8008b24:	4901      	ldr	r1, [pc, #4]	; (8008b2c <_cleanup_r+0x8>)
 8008b26:	f000 bab5 	b.w	8009094 <_fwalk_reent>
 8008b2a:	bf00      	nop
 8008b2c:	0800a9c5 	.word	0x0800a9c5

08008b30 <__sfp_lock_acquire>:
 8008b30:	4801      	ldr	r0, [pc, #4]	; (8008b38 <__sfp_lock_acquire+0x8>)
 8008b32:	f000 bad5 	b.w	80090e0 <__retarget_lock_acquire_recursive>
 8008b36:	bf00      	nop
 8008b38:	20000fd4 	.word	0x20000fd4

08008b3c <__sfp_lock_release>:
 8008b3c:	4801      	ldr	r0, [pc, #4]	; (8008b44 <__sfp_lock_release+0x8>)
 8008b3e:	f000 bad0 	b.w	80090e2 <__retarget_lock_release_recursive>
 8008b42:	bf00      	nop
 8008b44:	20000fd4 	.word	0x20000fd4

08008b48 <__sinit_lock_acquire>:
 8008b48:	4801      	ldr	r0, [pc, #4]	; (8008b50 <__sinit_lock_acquire+0x8>)
 8008b4a:	f000 bac9 	b.w	80090e0 <__retarget_lock_acquire_recursive>
 8008b4e:	bf00      	nop
 8008b50:	20000fcf 	.word	0x20000fcf

08008b54 <__sinit_lock_release>:
 8008b54:	4801      	ldr	r0, [pc, #4]	; (8008b5c <__sinit_lock_release+0x8>)
 8008b56:	f000 bac4 	b.w	80090e2 <__retarget_lock_release_recursive>
 8008b5a:	bf00      	nop
 8008b5c:	20000fcf 	.word	0x20000fcf

08008b60 <__sinit>:
 8008b60:	b510      	push	{r4, lr}
 8008b62:	4604      	mov	r4, r0
 8008b64:	f7ff fff0 	bl	8008b48 <__sinit_lock_acquire>
 8008b68:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8008b6a:	b11a      	cbz	r2, 8008b74 <__sinit+0x14>
 8008b6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008b70:	f7ff bff0 	b.w	8008b54 <__sinit_lock_release>
 8008b74:	4b0d      	ldr	r3, [pc, #52]	; (8008bac <__sinit+0x4c>)
 8008b76:	2104      	movs	r1, #4
 8008b78:	63e3      	str	r3, [r4, #60]	; 0x3c
 8008b7a:	2303      	movs	r3, #3
 8008b7c:	f8c4 32e4 	str.w	r3, [r4, #740]	; 0x2e4
 8008b80:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
 8008b84:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
 8008b88:	6860      	ldr	r0, [r4, #4]
 8008b8a:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
 8008b8e:	f7ff ffa1 	bl	8008ad4 <std>
 8008b92:	2201      	movs	r2, #1
 8008b94:	2109      	movs	r1, #9
 8008b96:	68a0      	ldr	r0, [r4, #8]
 8008b98:	f7ff ff9c 	bl	8008ad4 <std>
 8008b9c:	2202      	movs	r2, #2
 8008b9e:	2112      	movs	r1, #18
 8008ba0:	68e0      	ldr	r0, [r4, #12]
 8008ba2:	f7ff ff97 	bl	8008ad4 <std>
 8008ba6:	2301      	movs	r3, #1
 8008ba8:	63a3      	str	r3, [r4, #56]	; 0x38
 8008baa:	e7df      	b.n	8008b6c <__sinit+0xc>
 8008bac:	08008b25 	.word	0x08008b25

08008bb0 <__libc_fini_array>:
 8008bb0:	b538      	push	{r3, r4, r5, lr}
 8008bb2:	4d07      	ldr	r5, [pc, #28]	; (8008bd0 <__libc_fini_array+0x20>)
 8008bb4:	4c07      	ldr	r4, [pc, #28]	; (8008bd4 <__libc_fini_array+0x24>)
 8008bb6:	1b64      	subs	r4, r4, r5
 8008bb8:	10a4      	asrs	r4, r4, #2
 8008bba:	b91c      	cbnz	r4, 8008bc4 <__libc_fini_array+0x14>
 8008bbc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008bc0:	f002 b960 	b.w	800ae84 <_fini>
 8008bc4:	3c01      	subs	r4, #1
 8008bc6:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 8008bca:	4798      	blx	r3
 8008bcc:	e7f5      	b.n	8008bba <__libc_fini_array+0xa>
 8008bce:	bf00      	nop
 8008bd0:	0800b79c 	.word	0x0800b79c
 8008bd4:	0800b7a0 	.word	0x0800b7a0

08008bd8 <_malloc_trim_r>:
 8008bd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008bdc:	4606      	mov	r6, r0
 8008bde:	2008      	movs	r0, #8
 8008be0:	460c      	mov	r4, r1
 8008be2:	f7fd fd65 	bl	80066b0 <sysconf>
 8008be6:	4680      	mov	r8, r0
 8008be8:	4f22      	ldr	r7, [pc, #136]	; (8008c74 <_malloc_trim_r+0x9c>)
 8008bea:	4630      	mov	r0, r6
 8008bec:	f7fc fa66 	bl	80050bc <__malloc_lock>
 8008bf0:	68bb      	ldr	r3, [r7, #8]
 8008bf2:	685d      	ldr	r5, [r3, #4]
 8008bf4:	f025 0503 	bic.w	r5, r5, #3
 8008bf8:	1b2c      	subs	r4, r5, r4
 8008bfa:	3c11      	subs	r4, #17
 8008bfc:	4444      	add	r4, r8
 8008bfe:	fbb4 f4f8 	udiv	r4, r4, r8
 8008c02:	3c01      	subs	r4, #1
 8008c04:	fb08 f404 	mul.w	r4, r8, r4
 8008c08:	45a0      	cmp	r8, r4
 8008c0a:	dd05      	ble.n	8008c18 <_malloc_trim_r+0x40>
 8008c0c:	4630      	mov	r0, r6
 8008c0e:	f7fc fa5b 	bl	80050c8 <__malloc_unlock>
 8008c12:	2000      	movs	r0, #0
 8008c14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008c18:	2100      	movs	r1, #0
 8008c1a:	4630      	mov	r0, r6
 8008c1c:	f7f8 ffc6 	bl	8001bac <_sbrk_r>
 8008c20:	68bb      	ldr	r3, [r7, #8]
 8008c22:	442b      	add	r3, r5
 8008c24:	4298      	cmp	r0, r3
 8008c26:	d1f1      	bne.n	8008c0c <_malloc_trim_r+0x34>
 8008c28:	4630      	mov	r0, r6
 8008c2a:	4261      	negs	r1, r4
 8008c2c:	f7f8 ffbe 	bl	8001bac <_sbrk_r>
 8008c30:	3001      	adds	r0, #1
 8008c32:	d110      	bne.n	8008c56 <_malloc_trim_r+0x7e>
 8008c34:	2100      	movs	r1, #0
 8008c36:	4630      	mov	r0, r6
 8008c38:	f7f8 ffb8 	bl	8001bac <_sbrk_r>
 8008c3c:	68ba      	ldr	r2, [r7, #8]
 8008c3e:	1a83      	subs	r3, r0, r2
 8008c40:	2b0f      	cmp	r3, #15
 8008c42:	dde3      	ble.n	8008c0c <_malloc_trim_r+0x34>
 8008c44:	490c      	ldr	r1, [pc, #48]	; (8008c78 <_malloc_trim_r+0xa0>)
 8008c46:	f043 0301 	orr.w	r3, r3, #1
 8008c4a:	6809      	ldr	r1, [r1, #0]
 8008c4c:	6053      	str	r3, [r2, #4]
 8008c4e:	1a40      	subs	r0, r0, r1
 8008c50:	490a      	ldr	r1, [pc, #40]	; (8008c7c <_malloc_trim_r+0xa4>)
 8008c52:	6008      	str	r0, [r1, #0]
 8008c54:	e7da      	b.n	8008c0c <_malloc_trim_r+0x34>
 8008c56:	68bb      	ldr	r3, [r7, #8]
 8008c58:	4a08      	ldr	r2, [pc, #32]	; (8008c7c <_malloc_trim_r+0xa4>)
 8008c5a:	1b2d      	subs	r5, r5, r4
 8008c5c:	f045 0501 	orr.w	r5, r5, #1
 8008c60:	605d      	str	r5, [r3, #4]
 8008c62:	6813      	ldr	r3, [r2, #0]
 8008c64:	4630      	mov	r0, r6
 8008c66:	1b1c      	subs	r4, r3, r4
 8008c68:	6014      	str	r4, [r2, #0]
 8008c6a:	f7fc fa2d 	bl	80050c8 <__malloc_unlock>
 8008c6e:	2001      	movs	r0, #1
 8008c70:	e7d0      	b.n	8008c14 <_malloc_trim_r+0x3c>
 8008c72:	bf00      	nop
 8008c74:	20000458 	.word	0x20000458
 8008c78:	20000860 	.word	0x20000860
 8008c7c:	20000ef4 	.word	0x20000ef4

08008c80 <_free_r>:
 8008c80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c82:	4605      	mov	r5, r0
 8008c84:	460f      	mov	r7, r1
 8008c86:	2900      	cmp	r1, #0
 8008c88:	f000 80b1 	beq.w	8008dee <_free_r+0x16e>
 8008c8c:	f7fc fa16 	bl	80050bc <__malloc_lock>
 8008c90:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8008c94:	4856      	ldr	r0, [pc, #344]	; (8008df0 <_free_r+0x170>)
 8008c96:	f022 0401 	bic.w	r4, r2, #1
 8008c9a:	f1a7 0308 	sub.w	r3, r7, #8
 8008c9e:	eb03 0c04 	add.w	ip, r3, r4
 8008ca2:	6881      	ldr	r1, [r0, #8]
 8008ca4:	f8dc 6004 	ldr.w	r6, [ip, #4]
 8008ca8:	4561      	cmp	r1, ip
 8008caa:	f026 0603 	bic.w	r6, r6, #3
 8008cae:	f002 0201 	and.w	r2, r2, #1
 8008cb2:	d11b      	bne.n	8008cec <_free_r+0x6c>
 8008cb4:	4434      	add	r4, r6
 8008cb6:	b93a      	cbnz	r2, 8008cc8 <_free_r+0x48>
 8008cb8:	f857 2c08 	ldr.w	r2, [r7, #-8]
 8008cbc:	1a9b      	subs	r3, r3, r2
 8008cbe:	4414      	add	r4, r2
 8008cc0:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 8008cc4:	60ca      	str	r2, [r1, #12]
 8008cc6:	6091      	str	r1, [r2, #8]
 8008cc8:	f044 0201 	orr.w	r2, r4, #1
 8008ccc:	605a      	str	r2, [r3, #4]
 8008cce:	6083      	str	r3, [r0, #8]
 8008cd0:	4b48      	ldr	r3, [pc, #288]	; (8008df4 <_free_r+0x174>)
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	42a3      	cmp	r3, r4
 8008cd6:	d804      	bhi.n	8008ce2 <_free_r+0x62>
 8008cd8:	4b47      	ldr	r3, [pc, #284]	; (8008df8 <_free_r+0x178>)
 8008cda:	4628      	mov	r0, r5
 8008cdc:	6819      	ldr	r1, [r3, #0]
 8008cde:	f7ff ff7b 	bl	8008bd8 <_malloc_trim_r>
 8008ce2:	4628      	mov	r0, r5
 8008ce4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008ce8:	f7fc b9ee 	b.w	80050c8 <__malloc_unlock>
 8008cec:	f8cc 6004 	str.w	r6, [ip, #4]
 8008cf0:	2a00      	cmp	r2, #0
 8008cf2:	d138      	bne.n	8008d66 <_free_r+0xe6>
 8008cf4:	f857 1c08 	ldr.w	r1, [r7, #-8]
 8008cf8:	f100 0708 	add.w	r7, r0, #8
 8008cfc:	1a5b      	subs	r3, r3, r1
 8008cfe:	440c      	add	r4, r1
 8008d00:	6899      	ldr	r1, [r3, #8]
 8008d02:	42b9      	cmp	r1, r7
 8008d04:	d031      	beq.n	8008d6a <_free_r+0xea>
 8008d06:	68df      	ldr	r7, [r3, #12]
 8008d08:	60cf      	str	r7, [r1, #12]
 8008d0a:	60b9      	str	r1, [r7, #8]
 8008d0c:	eb0c 0106 	add.w	r1, ip, r6
 8008d10:	6849      	ldr	r1, [r1, #4]
 8008d12:	07c9      	lsls	r1, r1, #31
 8008d14:	d40b      	bmi.n	8008d2e <_free_r+0xae>
 8008d16:	f8dc 1008 	ldr.w	r1, [ip, #8]
 8008d1a:	4434      	add	r4, r6
 8008d1c:	bb3a      	cbnz	r2, 8008d6e <_free_r+0xee>
 8008d1e:	4e37      	ldr	r6, [pc, #220]	; (8008dfc <_free_r+0x17c>)
 8008d20:	42b1      	cmp	r1, r6
 8008d22:	d124      	bne.n	8008d6e <_free_r+0xee>
 8008d24:	2201      	movs	r2, #1
 8008d26:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008d2a:	e9c3 1102 	strd	r1, r1, [r3, #8]
 8008d2e:	f044 0101 	orr.w	r1, r4, #1
 8008d32:	6059      	str	r1, [r3, #4]
 8008d34:	511c      	str	r4, [r3, r4]
 8008d36:	2a00      	cmp	r2, #0
 8008d38:	d1d3      	bne.n	8008ce2 <_free_r+0x62>
 8008d3a:	f5b4 7f00 	cmp.w	r4, #512	; 0x200
 8008d3e:	d21b      	bcs.n	8008d78 <_free_r+0xf8>
 8008d40:	0961      	lsrs	r1, r4, #5
 8008d42:	08e2      	lsrs	r2, r4, #3
 8008d44:	2401      	movs	r4, #1
 8008d46:	408c      	lsls	r4, r1
 8008d48:	6841      	ldr	r1, [r0, #4]
 8008d4a:	3201      	adds	r2, #1
 8008d4c:	430c      	orrs	r4, r1
 8008d4e:	6044      	str	r4, [r0, #4]
 8008d50:	eb00 01c2 	add.w	r1, r0, r2, lsl #3
 8008d54:	f850 4032 	ldr.w	r4, [r0, r2, lsl #3]
 8008d58:	3908      	subs	r1, #8
 8008d5a:	e9c3 4102 	strd	r4, r1, [r3, #8]
 8008d5e:	f840 3032 	str.w	r3, [r0, r2, lsl #3]
 8008d62:	60e3      	str	r3, [r4, #12]
 8008d64:	e7bd      	b.n	8008ce2 <_free_r+0x62>
 8008d66:	2200      	movs	r2, #0
 8008d68:	e7d0      	b.n	8008d0c <_free_r+0x8c>
 8008d6a:	2201      	movs	r2, #1
 8008d6c:	e7ce      	b.n	8008d0c <_free_r+0x8c>
 8008d6e:	f8dc 600c 	ldr.w	r6, [ip, #12]
 8008d72:	60ce      	str	r6, [r1, #12]
 8008d74:	60b1      	str	r1, [r6, #8]
 8008d76:	e7da      	b.n	8008d2e <_free_r+0xae>
 8008d78:	f5b4 6f20 	cmp.w	r4, #2560	; 0xa00
 8008d7c:	ea4f 2254 	mov.w	r2, r4, lsr #9
 8008d80:	d214      	bcs.n	8008dac <_free_r+0x12c>
 8008d82:	09a2      	lsrs	r2, r4, #6
 8008d84:	3238      	adds	r2, #56	; 0x38
 8008d86:	1c51      	adds	r1, r2, #1
 8008d88:	f850 1031 	ldr.w	r1, [r0, r1, lsl #3]
 8008d8c:	eb00 06c2 	add.w	r6, r0, r2, lsl #3
 8008d90:	428e      	cmp	r6, r1
 8008d92:	d125      	bne.n	8008de0 <_free_r+0x160>
 8008d94:	2401      	movs	r4, #1
 8008d96:	1092      	asrs	r2, r2, #2
 8008d98:	fa04 f202 	lsl.w	r2, r4, r2
 8008d9c:	6844      	ldr	r4, [r0, #4]
 8008d9e:	4322      	orrs	r2, r4
 8008da0:	6042      	str	r2, [r0, #4]
 8008da2:	e9c3 1602 	strd	r1, r6, [r3, #8]
 8008da6:	60b3      	str	r3, [r6, #8]
 8008da8:	60cb      	str	r3, [r1, #12]
 8008daa:	e79a      	b.n	8008ce2 <_free_r+0x62>
 8008dac:	2a14      	cmp	r2, #20
 8008dae:	d801      	bhi.n	8008db4 <_free_r+0x134>
 8008db0:	325b      	adds	r2, #91	; 0x5b
 8008db2:	e7e8      	b.n	8008d86 <_free_r+0x106>
 8008db4:	2a54      	cmp	r2, #84	; 0x54
 8008db6:	d802      	bhi.n	8008dbe <_free_r+0x13e>
 8008db8:	0b22      	lsrs	r2, r4, #12
 8008dba:	326e      	adds	r2, #110	; 0x6e
 8008dbc:	e7e3      	b.n	8008d86 <_free_r+0x106>
 8008dbe:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8008dc2:	d802      	bhi.n	8008dca <_free_r+0x14a>
 8008dc4:	0be2      	lsrs	r2, r4, #15
 8008dc6:	3277      	adds	r2, #119	; 0x77
 8008dc8:	e7dd      	b.n	8008d86 <_free_r+0x106>
 8008dca:	f240 5154 	movw	r1, #1364	; 0x554
 8008dce:	428a      	cmp	r2, r1
 8008dd0:	bf96      	itet	ls
 8008dd2:	0ca2      	lsrls	r2, r4, #18
 8008dd4:	227e      	movhi	r2, #126	; 0x7e
 8008dd6:	327c      	addls	r2, #124	; 0x7c
 8008dd8:	e7d5      	b.n	8008d86 <_free_r+0x106>
 8008dda:	6889      	ldr	r1, [r1, #8]
 8008ddc:	428e      	cmp	r6, r1
 8008dde:	d004      	beq.n	8008dea <_free_r+0x16a>
 8008de0:	684a      	ldr	r2, [r1, #4]
 8008de2:	f022 0203 	bic.w	r2, r2, #3
 8008de6:	42a2      	cmp	r2, r4
 8008de8:	d8f7      	bhi.n	8008dda <_free_r+0x15a>
 8008dea:	68ce      	ldr	r6, [r1, #12]
 8008dec:	e7d9      	b.n	8008da2 <_free_r+0x122>
 8008dee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008df0:	20000458 	.word	0x20000458
 8008df4:	20000864 	.word	0x20000864
 8008df8:	20000f24 	.word	0x20000f24
 8008dfc:	20000460 	.word	0x20000460

08008e00 <__sfvwrite_r>:
 8008e00:	6893      	ldr	r3, [r2, #8]
 8008e02:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e06:	4606      	mov	r6, r0
 8008e08:	460c      	mov	r4, r1
 8008e0a:	4690      	mov	r8, r2
 8008e0c:	b91b      	cbnz	r3, 8008e16 <__sfvwrite_r+0x16>
 8008e0e:	2000      	movs	r0, #0
 8008e10:	b003      	add	sp, #12
 8008e12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e16:	898b      	ldrh	r3, [r1, #12]
 8008e18:	0718      	lsls	r0, r3, #28
 8008e1a:	d550      	bpl.n	8008ebe <__sfvwrite_r+0xbe>
 8008e1c:	690b      	ldr	r3, [r1, #16]
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	d04d      	beq.n	8008ebe <__sfvwrite_r+0xbe>
 8008e22:	89a3      	ldrh	r3, [r4, #12]
 8008e24:	f8d8 7000 	ldr.w	r7, [r8]
 8008e28:	f013 0902 	ands.w	r9, r3, #2
 8008e2c:	d16c      	bne.n	8008f08 <__sfvwrite_r+0x108>
 8008e2e:	f013 0301 	ands.w	r3, r3, #1
 8008e32:	f000 809c 	beq.w	8008f6e <__sfvwrite_r+0x16e>
 8008e36:	4648      	mov	r0, r9
 8008e38:	46ca      	mov	sl, r9
 8008e3a:	46cb      	mov	fp, r9
 8008e3c:	f1bb 0f00 	cmp.w	fp, #0
 8008e40:	f000 8103 	beq.w	800904a <__sfvwrite_r+0x24a>
 8008e44:	b950      	cbnz	r0, 8008e5c <__sfvwrite_r+0x5c>
 8008e46:	465a      	mov	r2, fp
 8008e48:	210a      	movs	r1, #10
 8008e4a:	4650      	mov	r0, sl
 8008e4c:	f000 f9b6 	bl	80091bc <memchr>
 8008e50:	2800      	cmp	r0, #0
 8008e52:	f000 80ff 	beq.w	8009054 <__sfvwrite_r+0x254>
 8008e56:	3001      	adds	r0, #1
 8008e58:	eba0 090a 	sub.w	r9, r0, sl
 8008e5c:	6820      	ldr	r0, [r4, #0]
 8008e5e:	6921      	ldr	r1, [r4, #16]
 8008e60:	45d9      	cmp	r9, fp
 8008e62:	464a      	mov	r2, r9
 8008e64:	bf28      	it	cs
 8008e66:	465a      	movcs	r2, fp
 8008e68:	4288      	cmp	r0, r1
 8008e6a:	6963      	ldr	r3, [r4, #20]
 8008e6c:	f240 80f5 	bls.w	800905a <__sfvwrite_r+0x25a>
 8008e70:	68a5      	ldr	r5, [r4, #8]
 8008e72:	441d      	add	r5, r3
 8008e74:	42aa      	cmp	r2, r5
 8008e76:	f340 80f0 	ble.w	800905a <__sfvwrite_r+0x25a>
 8008e7a:	4651      	mov	r1, sl
 8008e7c:	462a      	mov	r2, r5
 8008e7e:	f000 f9b9 	bl	80091f4 <memmove>
 8008e82:	6823      	ldr	r3, [r4, #0]
 8008e84:	4621      	mov	r1, r4
 8008e86:	442b      	add	r3, r5
 8008e88:	4630      	mov	r0, r6
 8008e8a:	6023      	str	r3, [r4, #0]
 8008e8c:	f7ff fdfc 	bl	8008a88 <_fflush_r>
 8008e90:	2800      	cmp	r0, #0
 8008e92:	d167      	bne.n	8008f64 <__sfvwrite_r+0x164>
 8008e94:	ebb9 0905 	subs.w	r9, r9, r5
 8008e98:	f040 80f7 	bne.w	800908a <__sfvwrite_r+0x28a>
 8008e9c:	4621      	mov	r1, r4
 8008e9e:	4630      	mov	r0, r6
 8008ea0:	f7ff fdf2 	bl	8008a88 <_fflush_r>
 8008ea4:	2800      	cmp	r0, #0
 8008ea6:	d15d      	bne.n	8008f64 <__sfvwrite_r+0x164>
 8008ea8:	f8d8 2008 	ldr.w	r2, [r8, #8]
 8008eac:	44aa      	add	sl, r5
 8008eae:	ebab 0b05 	sub.w	fp, fp, r5
 8008eb2:	1b55      	subs	r5, r2, r5
 8008eb4:	f8c8 5008 	str.w	r5, [r8, #8]
 8008eb8:	2d00      	cmp	r5, #0
 8008eba:	d1bf      	bne.n	8008e3c <__sfvwrite_r+0x3c>
 8008ebc:	e7a7      	b.n	8008e0e <__sfvwrite_r+0xe>
 8008ebe:	4621      	mov	r1, r4
 8008ec0:	4630      	mov	r0, r6
 8008ec2:	f7fe fe9d 	bl	8007c00 <__swsetup_r>
 8008ec6:	2800      	cmp	r0, #0
 8008ec8:	d0ab      	beq.n	8008e22 <__sfvwrite_r+0x22>
 8008eca:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008ece:	e79f      	b.n	8008e10 <__sfvwrite_r+0x10>
 8008ed0:	e9d7 b900 	ldrd	fp, r9, [r7]
 8008ed4:	3708      	adds	r7, #8
 8008ed6:	f1b9 0f00 	cmp.w	r9, #0
 8008eda:	d0f9      	beq.n	8008ed0 <__sfvwrite_r+0xd0>
 8008edc:	45d1      	cmp	r9, sl
 8008ede:	464b      	mov	r3, r9
 8008ee0:	465a      	mov	r2, fp
 8008ee2:	bf28      	it	cs
 8008ee4:	4653      	movcs	r3, sl
 8008ee6:	4630      	mov	r0, r6
 8008ee8:	69e1      	ldr	r1, [r4, #28]
 8008eea:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8008eec:	47a8      	blx	r5
 8008eee:	2800      	cmp	r0, #0
 8008ef0:	dd38      	ble.n	8008f64 <__sfvwrite_r+0x164>
 8008ef2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008ef6:	4483      	add	fp, r0
 8008ef8:	eba9 0900 	sub.w	r9, r9, r0
 8008efc:	1a18      	subs	r0, r3, r0
 8008efe:	f8c8 0008 	str.w	r0, [r8, #8]
 8008f02:	2800      	cmp	r0, #0
 8008f04:	d1e7      	bne.n	8008ed6 <__sfvwrite_r+0xd6>
 8008f06:	e782      	b.n	8008e0e <__sfvwrite_r+0xe>
 8008f08:	f04f 0b00 	mov.w	fp, #0
 8008f0c:	f8df a180 	ldr.w	sl, [pc, #384]	; 8009090 <__sfvwrite_r+0x290>
 8008f10:	46d9      	mov	r9, fp
 8008f12:	e7e0      	b.n	8008ed6 <__sfvwrite_r+0xd6>
 8008f14:	e9d7 9a00 	ldrd	r9, sl, [r7]
 8008f18:	3708      	adds	r7, #8
 8008f1a:	f1ba 0f00 	cmp.w	sl, #0
 8008f1e:	d0f9      	beq.n	8008f14 <__sfvwrite_r+0x114>
 8008f20:	89a3      	ldrh	r3, [r4, #12]
 8008f22:	68a2      	ldr	r2, [r4, #8]
 8008f24:	0599      	lsls	r1, r3, #22
 8008f26:	6820      	ldr	r0, [r4, #0]
 8008f28:	d563      	bpl.n	8008ff2 <__sfvwrite_r+0x1f2>
 8008f2a:	4552      	cmp	r2, sl
 8008f2c:	d836      	bhi.n	8008f9c <__sfvwrite_r+0x19c>
 8008f2e:	f413 6f90 	tst.w	r3, #1152	; 0x480
 8008f32:	d033      	beq.n	8008f9c <__sfvwrite_r+0x19c>
 8008f34:	6921      	ldr	r1, [r4, #16]
 8008f36:	6965      	ldr	r5, [r4, #20]
 8008f38:	eba0 0b01 	sub.w	fp, r0, r1
 8008f3c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008f40:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008f44:	f10b 0201 	add.w	r2, fp, #1
 8008f48:	106d      	asrs	r5, r5, #1
 8008f4a:	4452      	add	r2, sl
 8008f4c:	4295      	cmp	r5, r2
 8008f4e:	bf38      	it	cc
 8008f50:	4615      	movcc	r5, r2
 8008f52:	055b      	lsls	r3, r3, #21
 8008f54:	d53d      	bpl.n	8008fd2 <__sfvwrite_r+0x1d2>
 8008f56:	4629      	mov	r1, r5
 8008f58:	4630      	mov	r0, r6
 8008f5a:	f7fb fe65 	bl	8004c28 <_malloc_r>
 8008f5e:	b948      	cbnz	r0, 8008f74 <__sfvwrite_r+0x174>
 8008f60:	230c      	movs	r3, #12
 8008f62:	6033      	str	r3, [r6, #0]
 8008f64:	89a3      	ldrh	r3, [r4, #12]
 8008f66:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008f6a:	81a3      	strh	r3, [r4, #12]
 8008f6c:	e7ad      	b.n	8008eca <__sfvwrite_r+0xca>
 8008f6e:	4699      	mov	r9, r3
 8008f70:	469a      	mov	sl, r3
 8008f72:	e7d2      	b.n	8008f1a <__sfvwrite_r+0x11a>
 8008f74:	465a      	mov	r2, fp
 8008f76:	6921      	ldr	r1, [r4, #16]
 8008f78:	9001      	str	r0, [sp, #4]
 8008f7a:	f000 f92d 	bl	80091d8 <memcpy>
 8008f7e:	89a2      	ldrh	r2, [r4, #12]
 8008f80:	9b01      	ldr	r3, [sp, #4]
 8008f82:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8008f86:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8008f8a:	81a2      	strh	r2, [r4, #12]
 8008f8c:	4652      	mov	r2, sl
 8008f8e:	6123      	str	r3, [r4, #16]
 8008f90:	6165      	str	r5, [r4, #20]
 8008f92:	445b      	add	r3, fp
 8008f94:	eba5 050b 	sub.w	r5, r5, fp
 8008f98:	6023      	str	r3, [r4, #0]
 8008f9a:	60a5      	str	r5, [r4, #8]
 8008f9c:	4552      	cmp	r2, sl
 8008f9e:	bf28      	it	cs
 8008fa0:	4652      	movcs	r2, sl
 8008fa2:	4655      	mov	r5, sl
 8008fa4:	4649      	mov	r1, r9
 8008fa6:	6820      	ldr	r0, [r4, #0]
 8008fa8:	9201      	str	r2, [sp, #4]
 8008faa:	f000 f923 	bl	80091f4 <memmove>
 8008fae:	68a3      	ldr	r3, [r4, #8]
 8008fb0:	9a01      	ldr	r2, [sp, #4]
 8008fb2:	1a9b      	subs	r3, r3, r2
 8008fb4:	60a3      	str	r3, [r4, #8]
 8008fb6:	6823      	ldr	r3, [r4, #0]
 8008fb8:	441a      	add	r2, r3
 8008fba:	6022      	str	r2, [r4, #0]
 8008fbc:	f8d8 0008 	ldr.w	r0, [r8, #8]
 8008fc0:	44a9      	add	r9, r5
 8008fc2:	ebaa 0a05 	sub.w	sl, sl, r5
 8008fc6:	1b45      	subs	r5, r0, r5
 8008fc8:	f8c8 5008 	str.w	r5, [r8, #8]
 8008fcc:	2d00      	cmp	r5, #0
 8008fce:	d1a4      	bne.n	8008f1a <__sfvwrite_r+0x11a>
 8008fd0:	e71d      	b.n	8008e0e <__sfvwrite_r+0xe>
 8008fd2:	462a      	mov	r2, r5
 8008fd4:	4630      	mov	r0, r6
 8008fd6:	f000 fc5b 	bl	8009890 <_realloc_r>
 8008fda:	4603      	mov	r3, r0
 8008fdc:	2800      	cmp	r0, #0
 8008fde:	d1d5      	bne.n	8008f8c <__sfvwrite_r+0x18c>
 8008fe0:	4630      	mov	r0, r6
 8008fe2:	6921      	ldr	r1, [r4, #16]
 8008fe4:	f7ff fe4c 	bl	8008c80 <_free_r>
 8008fe8:	89a3      	ldrh	r3, [r4, #12]
 8008fea:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008fee:	81a3      	strh	r3, [r4, #12]
 8008ff0:	e7b6      	b.n	8008f60 <__sfvwrite_r+0x160>
 8008ff2:	6923      	ldr	r3, [r4, #16]
 8008ff4:	4283      	cmp	r3, r0
 8008ff6:	d302      	bcc.n	8008ffe <__sfvwrite_r+0x1fe>
 8008ff8:	6961      	ldr	r1, [r4, #20]
 8008ffa:	4551      	cmp	r1, sl
 8008ffc:	d915      	bls.n	800902a <__sfvwrite_r+0x22a>
 8008ffe:	4552      	cmp	r2, sl
 8009000:	bf28      	it	cs
 8009002:	4652      	movcs	r2, sl
 8009004:	4615      	mov	r5, r2
 8009006:	4649      	mov	r1, r9
 8009008:	f000 f8f4 	bl	80091f4 <memmove>
 800900c:	68a3      	ldr	r3, [r4, #8]
 800900e:	6822      	ldr	r2, [r4, #0]
 8009010:	1b5b      	subs	r3, r3, r5
 8009012:	442a      	add	r2, r5
 8009014:	60a3      	str	r3, [r4, #8]
 8009016:	6022      	str	r2, [r4, #0]
 8009018:	2b00      	cmp	r3, #0
 800901a:	d1cf      	bne.n	8008fbc <__sfvwrite_r+0x1bc>
 800901c:	4621      	mov	r1, r4
 800901e:	4630      	mov	r0, r6
 8009020:	f7ff fd32 	bl	8008a88 <_fflush_r>
 8009024:	2800      	cmp	r0, #0
 8009026:	d0c9      	beq.n	8008fbc <__sfvwrite_r+0x1bc>
 8009028:	e79c      	b.n	8008f64 <__sfvwrite_r+0x164>
 800902a:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800902e:	459a      	cmp	sl, r3
 8009030:	bf38      	it	cc
 8009032:	4653      	movcc	r3, sl
 8009034:	fb93 f3f1 	sdiv	r3, r3, r1
 8009038:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800903a:	434b      	muls	r3, r1
 800903c:	464a      	mov	r2, r9
 800903e:	4630      	mov	r0, r6
 8009040:	69e1      	ldr	r1, [r4, #28]
 8009042:	47a8      	blx	r5
 8009044:	1e05      	subs	r5, r0, #0
 8009046:	dcb9      	bgt.n	8008fbc <__sfvwrite_r+0x1bc>
 8009048:	e78c      	b.n	8008f64 <__sfvwrite_r+0x164>
 800904a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800904e:	2000      	movs	r0, #0
 8009050:	3708      	adds	r7, #8
 8009052:	e6f3      	b.n	8008e3c <__sfvwrite_r+0x3c>
 8009054:	f10b 0901 	add.w	r9, fp, #1
 8009058:	e700      	b.n	8008e5c <__sfvwrite_r+0x5c>
 800905a:	4293      	cmp	r3, r2
 800905c:	dc08      	bgt.n	8009070 <__sfvwrite_r+0x270>
 800905e:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8009060:	4652      	mov	r2, sl
 8009062:	4630      	mov	r0, r6
 8009064:	69e1      	ldr	r1, [r4, #28]
 8009066:	47a8      	blx	r5
 8009068:	1e05      	subs	r5, r0, #0
 800906a:	f73f af13 	bgt.w	8008e94 <__sfvwrite_r+0x94>
 800906e:	e779      	b.n	8008f64 <__sfvwrite_r+0x164>
 8009070:	4651      	mov	r1, sl
 8009072:	9201      	str	r2, [sp, #4]
 8009074:	f000 f8be 	bl	80091f4 <memmove>
 8009078:	9a01      	ldr	r2, [sp, #4]
 800907a:	68a3      	ldr	r3, [r4, #8]
 800907c:	4615      	mov	r5, r2
 800907e:	1a9b      	subs	r3, r3, r2
 8009080:	60a3      	str	r3, [r4, #8]
 8009082:	6823      	ldr	r3, [r4, #0]
 8009084:	4413      	add	r3, r2
 8009086:	6023      	str	r3, [r4, #0]
 8009088:	e704      	b.n	8008e94 <__sfvwrite_r+0x94>
 800908a:	2001      	movs	r0, #1
 800908c:	e70c      	b.n	8008ea8 <__sfvwrite_r+0xa8>
 800908e:	bf00      	nop
 8009090:	7ffffc00 	.word	0x7ffffc00

08009094 <_fwalk_reent>:
 8009094:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009098:	4606      	mov	r6, r0
 800909a:	4688      	mov	r8, r1
 800909c:	2700      	movs	r7, #0
 800909e:	f500 7438 	add.w	r4, r0, #736	; 0x2e0
 80090a2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80090a6:	f1b9 0901 	subs.w	r9, r9, #1
 80090aa:	d505      	bpl.n	80090b8 <_fwalk_reent+0x24>
 80090ac:	6824      	ldr	r4, [r4, #0]
 80090ae:	2c00      	cmp	r4, #0
 80090b0:	d1f7      	bne.n	80090a2 <_fwalk_reent+0xe>
 80090b2:	4638      	mov	r0, r7
 80090b4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80090b8:	89ab      	ldrh	r3, [r5, #12]
 80090ba:	2b01      	cmp	r3, #1
 80090bc:	d907      	bls.n	80090ce <_fwalk_reent+0x3a>
 80090be:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80090c2:	3301      	adds	r3, #1
 80090c4:	d003      	beq.n	80090ce <_fwalk_reent+0x3a>
 80090c6:	4629      	mov	r1, r5
 80090c8:	4630      	mov	r0, r6
 80090ca:	47c0      	blx	r8
 80090cc:	4307      	orrs	r7, r0
 80090ce:	3568      	adds	r5, #104	; 0x68
 80090d0:	e7e9      	b.n	80090a6 <_fwalk_reent+0x12>
	...

080090d4 <_localeconv_r>:
 80090d4:	4800      	ldr	r0, [pc, #0]	; (80090d8 <_localeconv_r+0x4>)
 80090d6:	4770      	bx	lr
 80090d8:	2000095c 	.word	0x2000095c

080090dc <__retarget_lock_init_recursive>:
 80090dc:	4770      	bx	lr

080090de <__retarget_lock_close_recursive>:
 80090de:	4770      	bx	lr

080090e0 <__retarget_lock_acquire_recursive>:
 80090e0:	4770      	bx	lr

080090e2 <__retarget_lock_release_recursive>:
 80090e2:	4770      	bx	lr

080090e4 <__swhatbuf_r>:
 80090e4:	b570      	push	{r4, r5, r6, lr}
 80090e6:	460e      	mov	r6, r1
 80090e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80090ec:	4614      	mov	r4, r2
 80090ee:	2900      	cmp	r1, #0
 80090f0:	461d      	mov	r5, r3
 80090f2:	b096      	sub	sp, #88	; 0x58
 80090f4:	da09      	bge.n	800910a <__swhatbuf_r+0x26>
 80090f6:	2200      	movs	r2, #0
 80090f8:	89b3      	ldrh	r3, [r6, #12]
 80090fa:	602a      	str	r2, [r5, #0]
 80090fc:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8009100:	d116      	bne.n	8009130 <__swhatbuf_r+0x4c>
 8009102:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009106:	6023      	str	r3, [r4, #0]
 8009108:	e015      	b.n	8009136 <__swhatbuf_r+0x52>
 800910a:	466a      	mov	r2, sp
 800910c:	f001 fd2e 	bl	800ab6c <_fstat_r>
 8009110:	2800      	cmp	r0, #0
 8009112:	dbf0      	blt.n	80090f6 <__swhatbuf_r+0x12>
 8009114:	9a01      	ldr	r2, [sp, #4]
 8009116:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800911a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800911e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009122:	425a      	negs	r2, r3
 8009124:	415a      	adcs	r2, r3
 8009126:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800912a:	602a      	str	r2, [r5, #0]
 800912c:	6023      	str	r3, [r4, #0]
 800912e:	e002      	b.n	8009136 <__swhatbuf_r+0x52>
 8009130:	2340      	movs	r3, #64	; 0x40
 8009132:	4610      	mov	r0, r2
 8009134:	6023      	str	r3, [r4, #0]
 8009136:	b016      	add	sp, #88	; 0x58
 8009138:	bd70      	pop	{r4, r5, r6, pc}
	...

0800913c <__smakebuf_r>:
 800913c:	898b      	ldrh	r3, [r1, #12]
 800913e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009140:	079d      	lsls	r5, r3, #30
 8009142:	4606      	mov	r6, r0
 8009144:	460c      	mov	r4, r1
 8009146:	d507      	bpl.n	8009158 <__smakebuf_r+0x1c>
 8009148:	f104 0343 	add.w	r3, r4, #67	; 0x43
 800914c:	6023      	str	r3, [r4, #0]
 800914e:	6123      	str	r3, [r4, #16]
 8009150:	2301      	movs	r3, #1
 8009152:	6163      	str	r3, [r4, #20]
 8009154:	b002      	add	sp, #8
 8009156:	bd70      	pop	{r4, r5, r6, pc}
 8009158:	466a      	mov	r2, sp
 800915a:	ab01      	add	r3, sp, #4
 800915c:	f7ff ffc2 	bl	80090e4 <__swhatbuf_r>
 8009160:	9900      	ldr	r1, [sp, #0]
 8009162:	4605      	mov	r5, r0
 8009164:	4630      	mov	r0, r6
 8009166:	f7fb fd5f 	bl	8004c28 <_malloc_r>
 800916a:	b948      	cbnz	r0, 8009180 <__smakebuf_r+0x44>
 800916c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009170:	059a      	lsls	r2, r3, #22
 8009172:	d4ef      	bmi.n	8009154 <__smakebuf_r+0x18>
 8009174:	f023 0303 	bic.w	r3, r3, #3
 8009178:	f043 0302 	orr.w	r3, r3, #2
 800917c:	81a3      	strh	r3, [r4, #12]
 800917e:	e7e3      	b.n	8009148 <__smakebuf_r+0xc>
 8009180:	4b0d      	ldr	r3, [pc, #52]	; (80091b8 <__smakebuf_r+0x7c>)
 8009182:	63f3      	str	r3, [r6, #60]	; 0x3c
 8009184:	89a3      	ldrh	r3, [r4, #12]
 8009186:	6020      	str	r0, [r4, #0]
 8009188:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800918c:	81a3      	strh	r3, [r4, #12]
 800918e:	9b00      	ldr	r3, [sp, #0]
 8009190:	6120      	str	r0, [r4, #16]
 8009192:	6163      	str	r3, [r4, #20]
 8009194:	9b01      	ldr	r3, [sp, #4]
 8009196:	b15b      	cbz	r3, 80091b0 <__smakebuf_r+0x74>
 8009198:	4630      	mov	r0, r6
 800919a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800919e:	f001 fcf7 	bl	800ab90 <_isatty_r>
 80091a2:	b128      	cbz	r0, 80091b0 <__smakebuf_r+0x74>
 80091a4:	89a3      	ldrh	r3, [r4, #12]
 80091a6:	f023 0303 	bic.w	r3, r3, #3
 80091aa:	f043 0301 	orr.w	r3, r3, #1
 80091ae:	81a3      	strh	r3, [r4, #12]
 80091b0:	89a0      	ldrh	r0, [r4, #12]
 80091b2:	4305      	orrs	r5, r0
 80091b4:	81a5      	strh	r5, [r4, #12]
 80091b6:	e7cd      	b.n	8009154 <__smakebuf_r+0x18>
 80091b8:	08008b25 	.word	0x08008b25

080091bc <memchr>:
 80091bc:	4603      	mov	r3, r0
 80091be:	b510      	push	{r4, lr}
 80091c0:	b2c9      	uxtb	r1, r1
 80091c2:	4402      	add	r2, r0
 80091c4:	4293      	cmp	r3, r2
 80091c6:	4618      	mov	r0, r3
 80091c8:	d101      	bne.n	80091ce <memchr+0x12>
 80091ca:	2000      	movs	r0, #0
 80091cc:	e003      	b.n	80091d6 <memchr+0x1a>
 80091ce:	7804      	ldrb	r4, [r0, #0]
 80091d0:	3301      	adds	r3, #1
 80091d2:	428c      	cmp	r4, r1
 80091d4:	d1f6      	bne.n	80091c4 <memchr+0x8>
 80091d6:	bd10      	pop	{r4, pc}

080091d8 <memcpy>:
 80091d8:	440a      	add	r2, r1
 80091da:	4291      	cmp	r1, r2
 80091dc:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80091e0:	d100      	bne.n	80091e4 <memcpy+0xc>
 80091e2:	4770      	bx	lr
 80091e4:	b510      	push	{r4, lr}
 80091e6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80091ea:	4291      	cmp	r1, r2
 80091ec:	f803 4f01 	strb.w	r4, [r3, #1]!
 80091f0:	d1f9      	bne.n	80091e6 <memcpy+0xe>
 80091f2:	bd10      	pop	{r4, pc}

080091f4 <memmove>:
 80091f4:	4288      	cmp	r0, r1
 80091f6:	b510      	push	{r4, lr}
 80091f8:	eb01 0402 	add.w	r4, r1, r2
 80091fc:	d902      	bls.n	8009204 <memmove+0x10>
 80091fe:	4284      	cmp	r4, r0
 8009200:	4623      	mov	r3, r4
 8009202:	d807      	bhi.n	8009214 <memmove+0x20>
 8009204:	1e43      	subs	r3, r0, #1
 8009206:	42a1      	cmp	r1, r4
 8009208:	d008      	beq.n	800921c <memmove+0x28>
 800920a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800920e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009212:	e7f8      	b.n	8009206 <memmove+0x12>
 8009214:	4601      	mov	r1, r0
 8009216:	4402      	add	r2, r0
 8009218:	428a      	cmp	r2, r1
 800921a:	d100      	bne.n	800921e <memmove+0x2a>
 800921c:	bd10      	pop	{r4, pc}
 800921e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009222:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009226:	e7f7      	b.n	8009218 <memmove+0x24>

08009228 <_Balloc>:
 8009228:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800922a:	b570      	push	{r4, r5, r6, lr}
 800922c:	4605      	mov	r5, r0
 800922e:	460c      	mov	r4, r1
 8009230:	b17b      	cbz	r3, 8009252 <_Balloc+0x2a>
 8009232:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8009234:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8009238:	b9a0      	cbnz	r0, 8009264 <_Balloc+0x3c>
 800923a:	2101      	movs	r1, #1
 800923c:	fa01 f604 	lsl.w	r6, r1, r4
 8009240:	1d72      	adds	r2, r6, #5
 8009242:	4628      	mov	r0, r5
 8009244:	0092      	lsls	r2, r2, #2
 8009246:	f001 fb7f 	bl	800a948 <_calloc_r>
 800924a:	b148      	cbz	r0, 8009260 <_Balloc+0x38>
 800924c:	e9c0 4601 	strd	r4, r6, [r0, #4]
 8009250:	e00b      	b.n	800926a <_Balloc+0x42>
 8009252:	2221      	movs	r2, #33	; 0x21
 8009254:	2104      	movs	r1, #4
 8009256:	f001 fb77 	bl	800a948 <_calloc_r>
 800925a:	64e8      	str	r0, [r5, #76]	; 0x4c
 800925c:	2800      	cmp	r0, #0
 800925e:	d1e8      	bne.n	8009232 <_Balloc+0xa>
 8009260:	2000      	movs	r0, #0
 8009262:	bd70      	pop	{r4, r5, r6, pc}
 8009264:	6802      	ldr	r2, [r0, #0]
 8009266:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 800926a:	2300      	movs	r3, #0
 800926c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009270:	e7f7      	b.n	8009262 <_Balloc+0x3a>

08009272 <_Bfree>:
 8009272:	b131      	cbz	r1, 8009282 <_Bfree+0x10>
 8009274:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8009276:	684a      	ldr	r2, [r1, #4]
 8009278:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800927c:	6008      	str	r0, [r1, #0]
 800927e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8009282:	4770      	bx	lr

08009284 <__multadd>:
 8009284:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009288:	4698      	mov	r8, r3
 800928a:	460c      	mov	r4, r1
 800928c:	2300      	movs	r3, #0
 800928e:	690e      	ldr	r6, [r1, #16]
 8009290:	4607      	mov	r7, r0
 8009292:	f101 0014 	add.w	r0, r1, #20
 8009296:	6805      	ldr	r5, [r0, #0]
 8009298:	3301      	adds	r3, #1
 800929a:	b2a9      	uxth	r1, r5
 800929c:	fb02 8101 	mla	r1, r2, r1, r8
 80092a0:	0c2d      	lsrs	r5, r5, #16
 80092a2:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 80092a6:	fb02 c505 	mla	r5, r2, r5, ip
 80092aa:	b289      	uxth	r1, r1
 80092ac:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 80092b0:	429e      	cmp	r6, r3
 80092b2:	ea4f 4815 	mov.w	r8, r5, lsr #16
 80092b6:	f840 1b04 	str.w	r1, [r0], #4
 80092ba:	dcec      	bgt.n	8009296 <__multadd+0x12>
 80092bc:	f1b8 0f00 	cmp.w	r8, #0
 80092c0:	d022      	beq.n	8009308 <__multadd+0x84>
 80092c2:	68a3      	ldr	r3, [r4, #8]
 80092c4:	42b3      	cmp	r3, r6
 80092c6:	dc19      	bgt.n	80092fc <__multadd+0x78>
 80092c8:	6861      	ldr	r1, [r4, #4]
 80092ca:	4638      	mov	r0, r7
 80092cc:	3101      	adds	r1, #1
 80092ce:	f7ff ffab 	bl	8009228 <_Balloc>
 80092d2:	4605      	mov	r5, r0
 80092d4:	b928      	cbnz	r0, 80092e2 <__multadd+0x5e>
 80092d6:	4602      	mov	r2, r0
 80092d8:	21b5      	movs	r1, #181	; 0xb5
 80092da:	4b0d      	ldr	r3, [pc, #52]	; (8009310 <__multadd+0x8c>)
 80092dc:	480d      	ldr	r0, [pc, #52]	; (8009314 <__multadd+0x90>)
 80092de:	f001 fb15 	bl	800a90c <__assert_func>
 80092e2:	6922      	ldr	r2, [r4, #16]
 80092e4:	f104 010c 	add.w	r1, r4, #12
 80092e8:	3202      	adds	r2, #2
 80092ea:	0092      	lsls	r2, r2, #2
 80092ec:	300c      	adds	r0, #12
 80092ee:	f7ff ff73 	bl	80091d8 <memcpy>
 80092f2:	4621      	mov	r1, r4
 80092f4:	4638      	mov	r0, r7
 80092f6:	f7ff ffbc 	bl	8009272 <_Bfree>
 80092fa:	462c      	mov	r4, r5
 80092fc:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8009300:	3601      	adds	r6, #1
 8009302:	f8c3 8014 	str.w	r8, [r3, #20]
 8009306:	6126      	str	r6, [r4, #16]
 8009308:	4620      	mov	r0, r4
 800930a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800930e:	bf00      	nop
 8009310:	0800b455 	.word	0x0800b455
 8009314:	0800b4c5 	.word	0x0800b4c5

08009318 <__hi0bits>:
 8009318:	0c02      	lsrs	r2, r0, #16
 800931a:	0412      	lsls	r2, r2, #16
 800931c:	4603      	mov	r3, r0
 800931e:	b9ca      	cbnz	r2, 8009354 <__hi0bits+0x3c>
 8009320:	0403      	lsls	r3, r0, #16
 8009322:	2010      	movs	r0, #16
 8009324:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8009328:	bf04      	itt	eq
 800932a:	021b      	lsleq	r3, r3, #8
 800932c:	3008      	addeq	r0, #8
 800932e:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8009332:	bf04      	itt	eq
 8009334:	011b      	lsleq	r3, r3, #4
 8009336:	3004      	addeq	r0, #4
 8009338:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800933c:	bf04      	itt	eq
 800933e:	009b      	lsleq	r3, r3, #2
 8009340:	3002      	addeq	r0, #2
 8009342:	2b00      	cmp	r3, #0
 8009344:	db05      	blt.n	8009352 <__hi0bits+0x3a>
 8009346:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800934a:	f100 0001 	add.w	r0, r0, #1
 800934e:	bf08      	it	eq
 8009350:	2020      	moveq	r0, #32
 8009352:	4770      	bx	lr
 8009354:	2000      	movs	r0, #0
 8009356:	e7e5      	b.n	8009324 <__hi0bits+0xc>

08009358 <__lo0bits>:
 8009358:	6803      	ldr	r3, [r0, #0]
 800935a:	4602      	mov	r2, r0
 800935c:	f013 0007 	ands.w	r0, r3, #7
 8009360:	d00b      	beq.n	800937a <__lo0bits+0x22>
 8009362:	07d9      	lsls	r1, r3, #31
 8009364:	d422      	bmi.n	80093ac <__lo0bits+0x54>
 8009366:	0798      	lsls	r0, r3, #30
 8009368:	bf49      	itett	mi
 800936a:	085b      	lsrmi	r3, r3, #1
 800936c:	089b      	lsrpl	r3, r3, #2
 800936e:	2001      	movmi	r0, #1
 8009370:	6013      	strmi	r3, [r2, #0]
 8009372:	bf5c      	itt	pl
 8009374:	2002      	movpl	r0, #2
 8009376:	6013      	strpl	r3, [r2, #0]
 8009378:	4770      	bx	lr
 800937a:	b299      	uxth	r1, r3
 800937c:	b909      	cbnz	r1, 8009382 <__lo0bits+0x2a>
 800937e:	2010      	movs	r0, #16
 8009380:	0c1b      	lsrs	r3, r3, #16
 8009382:	f013 0fff 	tst.w	r3, #255	; 0xff
 8009386:	bf04      	itt	eq
 8009388:	0a1b      	lsreq	r3, r3, #8
 800938a:	3008      	addeq	r0, #8
 800938c:	0719      	lsls	r1, r3, #28
 800938e:	bf04      	itt	eq
 8009390:	091b      	lsreq	r3, r3, #4
 8009392:	3004      	addeq	r0, #4
 8009394:	0799      	lsls	r1, r3, #30
 8009396:	bf04      	itt	eq
 8009398:	089b      	lsreq	r3, r3, #2
 800939a:	3002      	addeq	r0, #2
 800939c:	07d9      	lsls	r1, r3, #31
 800939e:	d403      	bmi.n	80093a8 <__lo0bits+0x50>
 80093a0:	085b      	lsrs	r3, r3, #1
 80093a2:	f100 0001 	add.w	r0, r0, #1
 80093a6:	d003      	beq.n	80093b0 <__lo0bits+0x58>
 80093a8:	6013      	str	r3, [r2, #0]
 80093aa:	4770      	bx	lr
 80093ac:	2000      	movs	r0, #0
 80093ae:	4770      	bx	lr
 80093b0:	2020      	movs	r0, #32
 80093b2:	4770      	bx	lr

080093b4 <__i2b>:
 80093b4:	b510      	push	{r4, lr}
 80093b6:	460c      	mov	r4, r1
 80093b8:	2101      	movs	r1, #1
 80093ba:	f7ff ff35 	bl	8009228 <_Balloc>
 80093be:	4602      	mov	r2, r0
 80093c0:	b928      	cbnz	r0, 80093ce <__i2b+0x1a>
 80093c2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80093c6:	4b04      	ldr	r3, [pc, #16]	; (80093d8 <__i2b+0x24>)
 80093c8:	4804      	ldr	r0, [pc, #16]	; (80093dc <__i2b+0x28>)
 80093ca:	f001 fa9f 	bl	800a90c <__assert_func>
 80093ce:	2301      	movs	r3, #1
 80093d0:	6144      	str	r4, [r0, #20]
 80093d2:	6103      	str	r3, [r0, #16]
 80093d4:	bd10      	pop	{r4, pc}
 80093d6:	bf00      	nop
 80093d8:	0800b455 	.word	0x0800b455
 80093dc:	0800b4c5 	.word	0x0800b4c5

080093e0 <__multiply>:
 80093e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093e4:	4614      	mov	r4, r2
 80093e6:	690a      	ldr	r2, [r1, #16]
 80093e8:	6923      	ldr	r3, [r4, #16]
 80093ea:	460d      	mov	r5, r1
 80093ec:	429a      	cmp	r2, r3
 80093ee:	bfbe      	ittt	lt
 80093f0:	460b      	movlt	r3, r1
 80093f2:	4625      	movlt	r5, r4
 80093f4:	461c      	movlt	r4, r3
 80093f6:	f8d5 a010 	ldr.w	sl, [r5, #16]
 80093fa:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80093fe:	68ab      	ldr	r3, [r5, #8]
 8009400:	6869      	ldr	r1, [r5, #4]
 8009402:	eb0a 0709 	add.w	r7, sl, r9
 8009406:	42bb      	cmp	r3, r7
 8009408:	b085      	sub	sp, #20
 800940a:	bfb8      	it	lt
 800940c:	3101      	addlt	r1, #1
 800940e:	f7ff ff0b 	bl	8009228 <_Balloc>
 8009412:	b930      	cbnz	r0, 8009422 <__multiply+0x42>
 8009414:	4602      	mov	r2, r0
 8009416:	f240 115d 	movw	r1, #349	; 0x15d
 800941a:	4b41      	ldr	r3, [pc, #260]	; (8009520 <__multiply+0x140>)
 800941c:	4841      	ldr	r0, [pc, #260]	; (8009524 <__multiply+0x144>)
 800941e:	f001 fa75 	bl	800a90c <__assert_func>
 8009422:	f100 0614 	add.w	r6, r0, #20
 8009426:	4633      	mov	r3, r6
 8009428:	2200      	movs	r2, #0
 800942a:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800942e:	4543      	cmp	r3, r8
 8009430:	d31e      	bcc.n	8009470 <__multiply+0x90>
 8009432:	f105 0c14 	add.w	ip, r5, #20
 8009436:	f104 0314 	add.w	r3, r4, #20
 800943a:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800943e:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8009442:	9202      	str	r2, [sp, #8]
 8009444:	ebac 0205 	sub.w	r2, ip, r5
 8009448:	3a15      	subs	r2, #21
 800944a:	f022 0203 	bic.w	r2, r2, #3
 800944e:	3204      	adds	r2, #4
 8009450:	f105 0115 	add.w	r1, r5, #21
 8009454:	458c      	cmp	ip, r1
 8009456:	bf38      	it	cc
 8009458:	2204      	movcc	r2, #4
 800945a:	9201      	str	r2, [sp, #4]
 800945c:	9a02      	ldr	r2, [sp, #8]
 800945e:	9303      	str	r3, [sp, #12]
 8009460:	429a      	cmp	r2, r3
 8009462:	d808      	bhi.n	8009476 <__multiply+0x96>
 8009464:	2f00      	cmp	r7, #0
 8009466:	dc55      	bgt.n	8009514 <__multiply+0x134>
 8009468:	6107      	str	r7, [r0, #16]
 800946a:	b005      	add	sp, #20
 800946c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009470:	f843 2b04 	str.w	r2, [r3], #4
 8009474:	e7db      	b.n	800942e <__multiply+0x4e>
 8009476:	f8b3 a000 	ldrh.w	sl, [r3]
 800947a:	f1ba 0f00 	cmp.w	sl, #0
 800947e:	d020      	beq.n	80094c2 <__multiply+0xe2>
 8009480:	46b1      	mov	r9, r6
 8009482:	2200      	movs	r2, #0
 8009484:	f105 0e14 	add.w	lr, r5, #20
 8009488:	f85e 4b04 	ldr.w	r4, [lr], #4
 800948c:	f8d9 b000 	ldr.w	fp, [r9]
 8009490:	b2a1      	uxth	r1, r4
 8009492:	fa1f fb8b 	uxth.w	fp, fp
 8009496:	fb0a b101 	mla	r1, sl, r1, fp
 800949a:	4411      	add	r1, r2
 800949c:	f8d9 2000 	ldr.w	r2, [r9]
 80094a0:	0c24      	lsrs	r4, r4, #16
 80094a2:	0c12      	lsrs	r2, r2, #16
 80094a4:	fb0a 2404 	mla	r4, sl, r4, r2
 80094a8:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 80094ac:	b289      	uxth	r1, r1
 80094ae:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80094b2:	45f4      	cmp	ip, lr
 80094b4:	ea4f 4214 	mov.w	r2, r4, lsr #16
 80094b8:	f849 1b04 	str.w	r1, [r9], #4
 80094bc:	d8e4      	bhi.n	8009488 <__multiply+0xa8>
 80094be:	9901      	ldr	r1, [sp, #4]
 80094c0:	5072      	str	r2, [r6, r1]
 80094c2:	9a03      	ldr	r2, [sp, #12]
 80094c4:	3304      	adds	r3, #4
 80094c6:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80094ca:	f1b9 0f00 	cmp.w	r9, #0
 80094ce:	d01f      	beq.n	8009510 <__multiply+0x130>
 80094d0:	46b6      	mov	lr, r6
 80094d2:	f04f 0a00 	mov.w	sl, #0
 80094d6:	6834      	ldr	r4, [r6, #0]
 80094d8:	f105 0114 	add.w	r1, r5, #20
 80094dc:	880a      	ldrh	r2, [r1, #0]
 80094de:	f8be b002 	ldrh.w	fp, [lr, #2]
 80094e2:	b2a4      	uxth	r4, r4
 80094e4:	fb09 b202 	mla	r2, r9, r2, fp
 80094e8:	4492      	add	sl, r2
 80094ea:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80094ee:	f84e 4b04 	str.w	r4, [lr], #4
 80094f2:	f851 4b04 	ldr.w	r4, [r1], #4
 80094f6:	f8be 2000 	ldrh.w	r2, [lr]
 80094fa:	0c24      	lsrs	r4, r4, #16
 80094fc:	fb09 2404 	mla	r4, r9, r4, r2
 8009500:	458c      	cmp	ip, r1
 8009502:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8009506:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800950a:	d8e7      	bhi.n	80094dc <__multiply+0xfc>
 800950c:	9a01      	ldr	r2, [sp, #4]
 800950e:	50b4      	str	r4, [r6, r2]
 8009510:	3604      	adds	r6, #4
 8009512:	e7a3      	b.n	800945c <__multiply+0x7c>
 8009514:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009518:	2b00      	cmp	r3, #0
 800951a:	d1a5      	bne.n	8009468 <__multiply+0x88>
 800951c:	3f01      	subs	r7, #1
 800951e:	e7a1      	b.n	8009464 <__multiply+0x84>
 8009520:	0800b455 	.word	0x0800b455
 8009524:	0800b4c5 	.word	0x0800b4c5

08009528 <__pow5mult>:
 8009528:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800952c:	4615      	mov	r5, r2
 800952e:	f012 0203 	ands.w	r2, r2, #3
 8009532:	4606      	mov	r6, r0
 8009534:	460f      	mov	r7, r1
 8009536:	d007      	beq.n	8009548 <__pow5mult+0x20>
 8009538:	4c1a      	ldr	r4, [pc, #104]	; (80095a4 <__pow5mult+0x7c>)
 800953a:	3a01      	subs	r2, #1
 800953c:	2300      	movs	r3, #0
 800953e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009542:	f7ff fe9f 	bl	8009284 <__multadd>
 8009546:	4607      	mov	r7, r0
 8009548:	10ad      	asrs	r5, r5, #2
 800954a:	d027      	beq.n	800959c <__pow5mult+0x74>
 800954c:	6cb4      	ldr	r4, [r6, #72]	; 0x48
 800954e:	b944      	cbnz	r4, 8009562 <__pow5mult+0x3a>
 8009550:	f240 2171 	movw	r1, #625	; 0x271
 8009554:	4630      	mov	r0, r6
 8009556:	f7ff ff2d 	bl	80093b4 <__i2b>
 800955a:	2300      	movs	r3, #0
 800955c:	4604      	mov	r4, r0
 800955e:	64b0      	str	r0, [r6, #72]	; 0x48
 8009560:	6003      	str	r3, [r0, #0]
 8009562:	f04f 0900 	mov.w	r9, #0
 8009566:	07eb      	lsls	r3, r5, #31
 8009568:	d50a      	bpl.n	8009580 <__pow5mult+0x58>
 800956a:	4639      	mov	r1, r7
 800956c:	4622      	mov	r2, r4
 800956e:	4630      	mov	r0, r6
 8009570:	f7ff ff36 	bl	80093e0 <__multiply>
 8009574:	4680      	mov	r8, r0
 8009576:	4639      	mov	r1, r7
 8009578:	4630      	mov	r0, r6
 800957a:	f7ff fe7a 	bl	8009272 <_Bfree>
 800957e:	4647      	mov	r7, r8
 8009580:	106d      	asrs	r5, r5, #1
 8009582:	d00b      	beq.n	800959c <__pow5mult+0x74>
 8009584:	6820      	ldr	r0, [r4, #0]
 8009586:	b938      	cbnz	r0, 8009598 <__pow5mult+0x70>
 8009588:	4622      	mov	r2, r4
 800958a:	4621      	mov	r1, r4
 800958c:	4630      	mov	r0, r6
 800958e:	f7ff ff27 	bl	80093e0 <__multiply>
 8009592:	6020      	str	r0, [r4, #0]
 8009594:	f8c0 9000 	str.w	r9, [r0]
 8009598:	4604      	mov	r4, r0
 800959a:	e7e4      	b.n	8009566 <__pow5mult+0x3e>
 800959c:	4638      	mov	r0, r7
 800959e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80095a2:	bf00      	nop
 80095a4:	0800b618 	.word	0x0800b618

080095a8 <__lshift>:
 80095a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80095ac:	460c      	mov	r4, r1
 80095ae:	4607      	mov	r7, r0
 80095b0:	4691      	mov	r9, r2
 80095b2:	6923      	ldr	r3, [r4, #16]
 80095b4:	6849      	ldr	r1, [r1, #4]
 80095b6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80095ba:	68a3      	ldr	r3, [r4, #8]
 80095bc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80095c0:	f108 0601 	add.w	r6, r8, #1
 80095c4:	42b3      	cmp	r3, r6
 80095c6:	db0b      	blt.n	80095e0 <__lshift+0x38>
 80095c8:	4638      	mov	r0, r7
 80095ca:	f7ff fe2d 	bl	8009228 <_Balloc>
 80095ce:	4605      	mov	r5, r0
 80095d0:	b948      	cbnz	r0, 80095e6 <__lshift+0x3e>
 80095d2:	4602      	mov	r2, r0
 80095d4:	f240 11d9 	movw	r1, #473	; 0x1d9
 80095d8:	4b27      	ldr	r3, [pc, #156]	; (8009678 <__lshift+0xd0>)
 80095da:	4828      	ldr	r0, [pc, #160]	; (800967c <__lshift+0xd4>)
 80095dc:	f001 f996 	bl	800a90c <__assert_func>
 80095e0:	3101      	adds	r1, #1
 80095e2:	005b      	lsls	r3, r3, #1
 80095e4:	e7ee      	b.n	80095c4 <__lshift+0x1c>
 80095e6:	2300      	movs	r3, #0
 80095e8:	f100 0114 	add.w	r1, r0, #20
 80095ec:	f100 0210 	add.w	r2, r0, #16
 80095f0:	4618      	mov	r0, r3
 80095f2:	4553      	cmp	r3, sl
 80095f4:	db33      	blt.n	800965e <__lshift+0xb6>
 80095f6:	6920      	ldr	r0, [r4, #16]
 80095f8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80095fc:	f104 0314 	add.w	r3, r4, #20
 8009600:	f019 091f 	ands.w	r9, r9, #31
 8009604:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009608:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800960c:	d02b      	beq.n	8009666 <__lshift+0xbe>
 800960e:	468a      	mov	sl, r1
 8009610:	2200      	movs	r2, #0
 8009612:	f1c9 0e20 	rsb	lr, r9, #32
 8009616:	6818      	ldr	r0, [r3, #0]
 8009618:	fa00 f009 	lsl.w	r0, r0, r9
 800961c:	4302      	orrs	r2, r0
 800961e:	f84a 2b04 	str.w	r2, [sl], #4
 8009622:	f853 2b04 	ldr.w	r2, [r3], #4
 8009626:	459c      	cmp	ip, r3
 8009628:	fa22 f20e 	lsr.w	r2, r2, lr
 800962c:	d8f3      	bhi.n	8009616 <__lshift+0x6e>
 800962e:	ebac 0304 	sub.w	r3, ip, r4
 8009632:	3b15      	subs	r3, #21
 8009634:	f023 0303 	bic.w	r3, r3, #3
 8009638:	3304      	adds	r3, #4
 800963a:	f104 0015 	add.w	r0, r4, #21
 800963e:	4584      	cmp	ip, r0
 8009640:	bf38      	it	cc
 8009642:	2304      	movcc	r3, #4
 8009644:	50ca      	str	r2, [r1, r3]
 8009646:	b10a      	cbz	r2, 800964c <__lshift+0xa4>
 8009648:	f108 0602 	add.w	r6, r8, #2
 800964c:	3e01      	subs	r6, #1
 800964e:	4638      	mov	r0, r7
 8009650:	4621      	mov	r1, r4
 8009652:	612e      	str	r6, [r5, #16]
 8009654:	f7ff fe0d 	bl	8009272 <_Bfree>
 8009658:	4628      	mov	r0, r5
 800965a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800965e:	f842 0f04 	str.w	r0, [r2, #4]!
 8009662:	3301      	adds	r3, #1
 8009664:	e7c5      	b.n	80095f2 <__lshift+0x4a>
 8009666:	3904      	subs	r1, #4
 8009668:	f853 2b04 	ldr.w	r2, [r3], #4
 800966c:	459c      	cmp	ip, r3
 800966e:	f841 2f04 	str.w	r2, [r1, #4]!
 8009672:	d8f9      	bhi.n	8009668 <__lshift+0xc0>
 8009674:	e7ea      	b.n	800964c <__lshift+0xa4>
 8009676:	bf00      	nop
 8009678:	0800b455 	.word	0x0800b455
 800967c:	0800b4c5 	.word	0x0800b4c5

08009680 <__mcmp>:
 8009680:	4603      	mov	r3, r0
 8009682:	690a      	ldr	r2, [r1, #16]
 8009684:	6900      	ldr	r0, [r0, #16]
 8009686:	b530      	push	{r4, r5, lr}
 8009688:	1a80      	subs	r0, r0, r2
 800968a:	d10d      	bne.n	80096a8 <__mcmp+0x28>
 800968c:	3314      	adds	r3, #20
 800968e:	3114      	adds	r1, #20
 8009690:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009694:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009698:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800969c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80096a0:	4295      	cmp	r5, r2
 80096a2:	d002      	beq.n	80096aa <__mcmp+0x2a>
 80096a4:	d304      	bcc.n	80096b0 <__mcmp+0x30>
 80096a6:	2001      	movs	r0, #1
 80096a8:	bd30      	pop	{r4, r5, pc}
 80096aa:	42a3      	cmp	r3, r4
 80096ac:	d3f4      	bcc.n	8009698 <__mcmp+0x18>
 80096ae:	e7fb      	b.n	80096a8 <__mcmp+0x28>
 80096b0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80096b4:	e7f8      	b.n	80096a8 <__mcmp+0x28>
	...

080096b8 <__mdiff>:
 80096b8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096bc:	460c      	mov	r4, r1
 80096be:	4606      	mov	r6, r0
 80096c0:	4611      	mov	r1, r2
 80096c2:	4620      	mov	r0, r4
 80096c4:	4692      	mov	sl, r2
 80096c6:	f7ff ffdb 	bl	8009680 <__mcmp>
 80096ca:	1e05      	subs	r5, r0, #0
 80096cc:	d111      	bne.n	80096f2 <__mdiff+0x3a>
 80096ce:	4629      	mov	r1, r5
 80096d0:	4630      	mov	r0, r6
 80096d2:	f7ff fda9 	bl	8009228 <_Balloc>
 80096d6:	4602      	mov	r2, r0
 80096d8:	b928      	cbnz	r0, 80096e6 <__mdiff+0x2e>
 80096da:	f240 2132 	movw	r1, #562	; 0x232
 80096de:	4b3c      	ldr	r3, [pc, #240]	; (80097d0 <__mdiff+0x118>)
 80096e0:	483c      	ldr	r0, [pc, #240]	; (80097d4 <__mdiff+0x11c>)
 80096e2:	f001 f913 	bl	800a90c <__assert_func>
 80096e6:	2301      	movs	r3, #1
 80096e8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80096ec:	4610      	mov	r0, r2
 80096ee:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80096f2:	bfa4      	itt	ge
 80096f4:	4653      	movge	r3, sl
 80096f6:	46a2      	movge	sl, r4
 80096f8:	4630      	mov	r0, r6
 80096fa:	f8da 1004 	ldr.w	r1, [sl, #4]
 80096fe:	bfa6      	itte	ge
 8009700:	461c      	movge	r4, r3
 8009702:	2500      	movge	r5, #0
 8009704:	2501      	movlt	r5, #1
 8009706:	f7ff fd8f 	bl	8009228 <_Balloc>
 800970a:	4602      	mov	r2, r0
 800970c:	b918      	cbnz	r0, 8009716 <__mdiff+0x5e>
 800970e:	f44f 7110 	mov.w	r1, #576	; 0x240
 8009712:	4b2f      	ldr	r3, [pc, #188]	; (80097d0 <__mdiff+0x118>)
 8009714:	e7e4      	b.n	80096e0 <__mdiff+0x28>
 8009716:	f100 0814 	add.w	r8, r0, #20
 800971a:	f8da 7010 	ldr.w	r7, [sl, #16]
 800971e:	60c5      	str	r5, [r0, #12]
 8009720:	f04f 0c00 	mov.w	ip, #0
 8009724:	f10a 0514 	add.w	r5, sl, #20
 8009728:	f10a 0010 	add.w	r0, sl, #16
 800972c:	46c2      	mov	sl, r8
 800972e:	6926      	ldr	r6, [r4, #16]
 8009730:	f104 0914 	add.w	r9, r4, #20
 8009734:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 8009738:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800973c:	f850 bf04 	ldr.w	fp, [r0, #4]!
 8009740:	f859 3b04 	ldr.w	r3, [r9], #4
 8009744:	fa1f f18b 	uxth.w	r1, fp
 8009748:	4461      	add	r1, ip
 800974a:	fa1f fc83 	uxth.w	ip, r3
 800974e:	0c1b      	lsrs	r3, r3, #16
 8009750:	eba1 010c 	sub.w	r1, r1, ip
 8009754:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009758:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800975c:	b289      	uxth	r1, r1
 800975e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8009762:	454e      	cmp	r6, r9
 8009764:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8009768:	f84a 3b04 	str.w	r3, [sl], #4
 800976c:	d8e6      	bhi.n	800973c <__mdiff+0x84>
 800976e:	1b33      	subs	r3, r6, r4
 8009770:	3b15      	subs	r3, #21
 8009772:	f023 0303 	bic.w	r3, r3, #3
 8009776:	3415      	adds	r4, #21
 8009778:	3304      	adds	r3, #4
 800977a:	42a6      	cmp	r6, r4
 800977c:	bf38      	it	cc
 800977e:	2304      	movcc	r3, #4
 8009780:	441d      	add	r5, r3
 8009782:	4443      	add	r3, r8
 8009784:	461e      	mov	r6, r3
 8009786:	462c      	mov	r4, r5
 8009788:	4574      	cmp	r4, lr
 800978a:	d30e      	bcc.n	80097aa <__mdiff+0xf2>
 800978c:	f10e 0103 	add.w	r1, lr, #3
 8009790:	1b49      	subs	r1, r1, r5
 8009792:	f021 0103 	bic.w	r1, r1, #3
 8009796:	3d03      	subs	r5, #3
 8009798:	45ae      	cmp	lr, r5
 800979a:	bf38      	it	cc
 800979c:	2100      	movcc	r1, #0
 800979e:	4419      	add	r1, r3
 80097a0:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 80097a4:	b18b      	cbz	r3, 80097ca <__mdiff+0x112>
 80097a6:	6117      	str	r7, [r2, #16]
 80097a8:	e7a0      	b.n	80096ec <__mdiff+0x34>
 80097aa:	f854 8b04 	ldr.w	r8, [r4], #4
 80097ae:	fa1f f188 	uxth.w	r1, r8
 80097b2:	4461      	add	r1, ip
 80097b4:	1408      	asrs	r0, r1, #16
 80097b6:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 80097ba:	b289      	uxth	r1, r1
 80097bc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80097c0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80097c4:	f846 1b04 	str.w	r1, [r6], #4
 80097c8:	e7de      	b.n	8009788 <__mdiff+0xd0>
 80097ca:	3f01      	subs	r7, #1
 80097cc:	e7e8      	b.n	80097a0 <__mdiff+0xe8>
 80097ce:	bf00      	nop
 80097d0:	0800b455 	.word	0x0800b455
 80097d4:	0800b4c5 	.word	0x0800b4c5

080097d8 <__d2b>:
 80097d8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80097dc:	2101      	movs	r1, #1
 80097de:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 80097e2:	4690      	mov	r8, r2
 80097e4:	461d      	mov	r5, r3
 80097e6:	f7ff fd1f 	bl	8009228 <_Balloc>
 80097ea:	4604      	mov	r4, r0
 80097ec:	b930      	cbnz	r0, 80097fc <__d2b+0x24>
 80097ee:	4602      	mov	r2, r0
 80097f0:	f240 310a 	movw	r1, #778	; 0x30a
 80097f4:	4b24      	ldr	r3, [pc, #144]	; (8009888 <__d2b+0xb0>)
 80097f6:	4825      	ldr	r0, [pc, #148]	; (800988c <__d2b+0xb4>)
 80097f8:	f001 f888 	bl	800a90c <__assert_func>
 80097fc:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8009800:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8009804:	bb2d      	cbnz	r5, 8009852 <__d2b+0x7a>
 8009806:	9301      	str	r3, [sp, #4]
 8009808:	f1b8 0300 	subs.w	r3, r8, #0
 800980c:	d026      	beq.n	800985c <__d2b+0x84>
 800980e:	4668      	mov	r0, sp
 8009810:	9300      	str	r3, [sp, #0]
 8009812:	f7ff fda1 	bl	8009358 <__lo0bits>
 8009816:	9900      	ldr	r1, [sp, #0]
 8009818:	b1f0      	cbz	r0, 8009858 <__d2b+0x80>
 800981a:	9a01      	ldr	r2, [sp, #4]
 800981c:	f1c0 0320 	rsb	r3, r0, #32
 8009820:	fa02 f303 	lsl.w	r3, r2, r3
 8009824:	430b      	orrs	r3, r1
 8009826:	40c2      	lsrs	r2, r0
 8009828:	6163      	str	r3, [r4, #20]
 800982a:	9201      	str	r2, [sp, #4]
 800982c:	9b01      	ldr	r3, [sp, #4]
 800982e:	2b00      	cmp	r3, #0
 8009830:	bf14      	ite	ne
 8009832:	2102      	movne	r1, #2
 8009834:	2101      	moveq	r1, #1
 8009836:	61a3      	str	r3, [r4, #24]
 8009838:	6121      	str	r1, [r4, #16]
 800983a:	b1c5      	cbz	r5, 800986e <__d2b+0x96>
 800983c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009840:	4405      	add	r5, r0
 8009842:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009846:	603d      	str	r5, [r7, #0]
 8009848:	6030      	str	r0, [r6, #0]
 800984a:	4620      	mov	r0, r4
 800984c:	b002      	add	sp, #8
 800984e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009852:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009856:	e7d6      	b.n	8009806 <__d2b+0x2e>
 8009858:	6161      	str	r1, [r4, #20]
 800985a:	e7e7      	b.n	800982c <__d2b+0x54>
 800985c:	a801      	add	r0, sp, #4
 800985e:	f7ff fd7b 	bl	8009358 <__lo0bits>
 8009862:	2101      	movs	r1, #1
 8009864:	9b01      	ldr	r3, [sp, #4]
 8009866:	6121      	str	r1, [r4, #16]
 8009868:	6163      	str	r3, [r4, #20]
 800986a:	3020      	adds	r0, #32
 800986c:	e7e5      	b.n	800983a <__d2b+0x62>
 800986e:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8009872:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009876:	6038      	str	r0, [r7, #0]
 8009878:	6918      	ldr	r0, [r3, #16]
 800987a:	f7ff fd4d 	bl	8009318 <__hi0bits>
 800987e:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8009882:	6031      	str	r1, [r6, #0]
 8009884:	e7e1      	b.n	800984a <__d2b+0x72>
 8009886:	bf00      	nop
 8009888:	0800b455 	.word	0x0800b455
 800988c:	0800b4c5 	.word	0x0800b4c5

08009890 <_realloc_r>:
 8009890:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009894:	460c      	mov	r4, r1
 8009896:	4681      	mov	r9, r0
 8009898:	4611      	mov	r1, r2
 800989a:	b924      	cbnz	r4, 80098a6 <_realloc_r+0x16>
 800989c:	b003      	add	sp, #12
 800989e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80098a2:	f7fb b9c1 	b.w	8004c28 <_malloc_r>
 80098a6:	9201      	str	r2, [sp, #4]
 80098a8:	f7fb fc08 	bl	80050bc <__malloc_lock>
 80098ac:	9901      	ldr	r1, [sp, #4]
 80098ae:	f101 080b 	add.w	r8, r1, #11
 80098b2:	f1b8 0f16 	cmp.w	r8, #22
 80098b6:	d90b      	bls.n	80098d0 <_realloc_r+0x40>
 80098b8:	f038 0807 	bics.w	r8, r8, #7
 80098bc:	d50a      	bpl.n	80098d4 <_realloc_r+0x44>
 80098be:	230c      	movs	r3, #12
 80098c0:	f04f 0b00 	mov.w	fp, #0
 80098c4:	f8c9 3000 	str.w	r3, [r9]
 80098c8:	4658      	mov	r0, fp
 80098ca:	b003      	add	sp, #12
 80098cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80098d0:	f04f 0810 	mov.w	r8, #16
 80098d4:	4588      	cmp	r8, r1
 80098d6:	d3f2      	bcc.n	80098be <_realloc_r+0x2e>
 80098d8:	f854 5c04 	ldr.w	r5, [r4, #-4]
 80098dc:	f1a4 0a08 	sub.w	sl, r4, #8
 80098e0:	f025 0603 	bic.w	r6, r5, #3
 80098e4:	45b0      	cmp	r8, r6
 80098e6:	f340 8173 	ble.w	8009bd0 <_realloc_r+0x340>
 80098ea:	48aa      	ldr	r0, [pc, #680]	; (8009b94 <_realloc_r+0x304>)
 80098ec:	eb0a 0306 	add.w	r3, sl, r6
 80098f0:	f8d0 c008 	ldr.w	ip, [r0, #8]
 80098f4:	685a      	ldr	r2, [r3, #4]
 80098f6:	459c      	cmp	ip, r3
 80098f8:	9001      	str	r0, [sp, #4]
 80098fa:	d005      	beq.n	8009908 <_realloc_r+0x78>
 80098fc:	f022 0001 	bic.w	r0, r2, #1
 8009900:	4418      	add	r0, r3
 8009902:	6840      	ldr	r0, [r0, #4]
 8009904:	07c7      	lsls	r7, r0, #31
 8009906:	d427      	bmi.n	8009958 <_realloc_r+0xc8>
 8009908:	f022 0203 	bic.w	r2, r2, #3
 800990c:	459c      	cmp	ip, r3
 800990e:	eb06 0702 	add.w	r7, r6, r2
 8009912:	d119      	bne.n	8009948 <_realloc_r+0xb8>
 8009914:	f108 0010 	add.w	r0, r8, #16
 8009918:	42b8      	cmp	r0, r7
 800991a:	dc1f      	bgt.n	800995c <_realloc_r+0xcc>
 800991c:	9a01      	ldr	r2, [sp, #4]
 800991e:	eba7 0708 	sub.w	r7, r7, r8
 8009922:	eb0a 0308 	add.w	r3, sl, r8
 8009926:	f047 0701 	orr.w	r7, r7, #1
 800992a:	6093      	str	r3, [r2, #8]
 800992c:	605f      	str	r7, [r3, #4]
 800992e:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8009932:	4648      	mov	r0, r9
 8009934:	f003 0301 	and.w	r3, r3, #1
 8009938:	ea43 0308 	orr.w	r3, r3, r8
 800993c:	f844 3c04 	str.w	r3, [r4, #-4]
 8009940:	f7fb fbc2 	bl	80050c8 <__malloc_unlock>
 8009944:	46a3      	mov	fp, r4
 8009946:	e7bf      	b.n	80098c8 <_realloc_r+0x38>
 8009948:	45b8      	cmp	r8, r7
 800994a:	dc07      	bgt.n	800995c <_realloc_r+0xcc>
 800994c:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 8009950:	60da      	str	r2, [r3, #12]
 8009952:	6093      	str	r3, [r2, #8]
 8009954:	4655      	mov	r5, sl
 8009956:	e080      	b.n	8009a5a <_realloc_r+0x1ca>
 8009958:	2200      	movs	r2, #0
 800995a:	4613      	mov	r3, r2
 800995c:	07e8      	lsls	r0, r5, #31
 800995e:	f100 80e8 	bmi.w	8009b32 <_realloc_r+0x2a2>
 8009962:	f854 5c08 	ldr.w	r5, [r4, #-8]
 8009966:	ebaa 0505 	sub.w	r5, sl, r5
 800996a:	6868      	ldr	r0, [r5, #4]
 800996c:	f020 0003 	bic.w	r0, r0, #3
 8009970:	eb00 0b06 	add.w	fp, r0, r6
 8009974:	2b00      	cmp	r3, #0
 8009976:	f000 80a7 	beq.w	8009ac8 <_realloc_r+0x238>
 800997a:	459c      	cmp	ip, r3
 800997c:	eb02 070b 	add.w	r7, r2, fp
 8009980:	d14b      	bne.n	8009a1a <_realloc_r+0x18a>
 8009982:	f108 0310 	add.w	r3, r8, #16
 8009986:	42bb      	cmp	r3, r7
 8009988:	f300 809e 	bgt.w	8009ac8 <_realloc_r+0x238>
 800998c:	46ab      	mov	fp, r5
 800998e:	68eb      	ldr	r3, [r5, #12]
 8009990:	f85b 2f08 	ldr.w	r2, [fp, #8]!
 8009994:	60d3      	str	r3, [r2, #12]
 8009996:	609a      	str	r2, [r3, #8]
 8009998:	1f32      	subs	r2, r6, #4
 800999a:	2a24      	cmp	r2, #36	; 0x24
 800999c:	d838      	bhi.n	8009a10 <_realloc_r+0x180>
 800999e:	2a13      	cmp	r2, #19
 80099a0:	d934      	bls.n	8009a0c <_realloc_r+0x17c>
 80099a2:	6823      	ldr	r3, [r4, #0]
 80099a4:	2a1b      	cmp	r2, #27
 80099a6:	60ab      	str	r3, [r5, #8]
 80099a8:	6863      	ldr	r3, [r4, #4]
 80099aa:	60eb      	str	r3, [r5, #12]
 80099ac:	d81b      	bhi.n	80099e6 <_realloc_r+0x156>
 80099ae:	3408      	adds	r4, #8
 80099b0:	f105 0310 	add.w	r3, r5, #16
 80099b4:	6822      	ldr	r2, [r4, #0]
 80099b6:	601a      	str	r2, [r3, #0]
 80099b8:	6862      	ldr	r2, [r4, #4]
 80099ba:	605a      	str	r2, [r3, #4]
 80099bc:	68a2      	ldr	r2, [r4, #8]
 80099be:	609a      	str	r2, [r3, #8]
 80099c0:	9a01      	ldr	r2, [sp, #4]
 80099c2:	eba7 0708 	sub.w	r7, r7, r8
 80099c6:	eb05 0308 	add.w	r3, r5, r8
 80099ca:	f047 0701 	orr.w	r7, r7, #1
 80099ce:	6093      	str	r3, [r2, #8]
 80099d0:	605f      	str	r7, [r3, #4]
 80099d2:	686b      	ldr	r3, [r5, #4]
 80099d4:	f003 0301 	and.w	r3, r3, #1
 80099d8:	ea43 0308 	orr.w	r3, r3, r8
 80099dc:	606b      	str	r3, [r5, #4]
 80099de:	4648      	mov	r0, r9
 80099e0:	f7fb fb72 	bl	80050c8 <__malloc_unlock>
 80099e4:	e770      	b.n	80098c8 <_realloc_r+0x38>
 80099e6:	68a3      	ldr	r3, [r4, #8]
 80099e8:	2a24      	cmp	r2, #36	; 0x24
 80099ea:	612b      	str	r3, [r5, #16]
 80099ec:	68e3      	ldr	r3, [r4, #12]
 80099ee:	bf18      	it	ne
 80099f0:	3410      	addne	r4, #16
 80099f2:	616b      	str	r3, [r5, #20]
 80099f4:	bf09      	itett	eq
 80099f6:	6923      	ldreq	r3, [r4, #16]
 80099f8:	f105 0318 	addne.w	r3, r5, #24
 80099fc:	61ab      	streq	r3, [r5, #24]
 80099fe:	6962      	ldreq	r2, [r4, #20]
 8009a00:	bf02      	ittt	eq
 8009a02:	f105 0320 	addeq.w	r3, r5, #32
 8009a06:	61ea      	streq	r2, [r5, #28]
 8009a08:	3418      	addeq	r4, #24
 8009a0a:	e7d3      	b.n	80099b4 <_realloc_r+0x124>
 8009a0c:	465b      	mov	r3, fp
 8009a0e:	e7d1      	b.n	80099b4 <_realloc_r+0x124>
 8009a10:	4621      	mov	r1, r4
 8009a12:	4658      	mov	r0, fp
 8009a14:	f7ff fbee 	bl	80091f4 <memmove>
 8009a18:	e7d2      	b.n	80099c0 <_realloc_r+0x130>
 8009a1a:	45b8      	cmp	r8, r7
 8009a1c:	dc54      	bgt.n	8009ac8 <_realloc_r+0x238>
 8009a1e:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 8009a22:	4628      	mov	r0, r5
 8009a24:	60da      	str	r2, [r3, #12]
 8009a26:	6093      	str	r3, [r2, #8]
 8009a28:	f850 2f08 	ldr.w	r2, [r0, #8]!
 8009a2c:	68eb      	ldr	r3, [r5, #12]
 8009a2e:	60d3      	str	r3, [r2, #12]
 8009a30:	609a      	str	r2, [r3, #8]
 8009a32:	1f32      	subs	r2, r6, #4
 8009a34:	2a24      	cmp	r2, #36	; 0x24
 8009a36:	d843      	bhi.n	8009ac0 <_realloc_r+0x230>
 8009a38:	2a13      	cmp	r2, #19
 8009a3a:	d908      	bls.n	8009a4e <_realloc_r+0x1be>
 8009a3c:	6823      	ldr	r3, [r4, #0]
 8009a3e:	2a1b      	cmp	r2, #27
 8009a40:	60ab      	str	r3, [r5, #8]
 8009a42:	6863      	ldr	r3, [r4, #4]
 8009a44:	60eb      	str	r3, [r5, #12]
 8009a46:	d828      	bhi.n	8009a9a <_realloc_r+0x20a>
 8009a48:	3408      	adds	r4, #8
 8009a4a:	f105 0010 	add.w	r0, r5, #16
 8009a4e:	6823      	ldr	r3, [r4, #0]
 8009a50:	6003      	str	r3, [r0, #0]
 8009a52:	6863      	ldr	r3, [r4, #4]
 8009a54:	6043      	str	r3, [r0, #4]
 8009a56:	68a3      	ldr	r3, [r4, #8]
 8009a58:	6083      	str	r3, [r0, #8]
 8009a5a:	686a      	ldr	r2, [r5, #4]
 8009a5c:	eba7 0008 	sub.w	r0, r7, r8
 8009a60:	280f      	cmp	r0, #15
 8009a62:	f002 0201 	and.w	r2, r2, #1
 8009a66:	eb05 0307 	add.w	r3, r5, r7
 8009a6a:	f240 80b3 	bls.w	8009bd4 <_realloc_r+0x344>
 8009a6e:	eb05 0108 	add.w	r1, r5, r8
 8009a72:	ea48 0202 	orr.w	r2, r8, r2
 8009a76:	f040 0001 	orr.w	r0, r0, #1
 8009a7a:	606a      	str	r2, [r5, #4]
 8009a7c:	6048      	str	r0, [r1, #4]
 8009a7e:	685a      	ldr	r2, [r3, #4]
 8009a80:	4648      	mov	r0, r9
 8009a82:	f042 0201 	orr.w	r2, r2, #1
 8009a86:	605a      	str	r2, [r3, #4]
 8009a88:	3108      	adds	r1, #8
 8009a8a:	f7ff f8f9 	bl	8008c80 <_free_r>
 8009a8e:	4648      	mov	r0, r9
 8009a90:	f7fb fb1a 	bl	80050c8 <__malloc_unlock>
 8009a94:	f105 0b08 	add.w	fp, r5, #8
 8009a98:	e716      	b.n	80098c8 <_realloc_r+0x38>
 8009a9a:	68a3      	ldr	r3, [r4, #8]
 8009a9c:	2a24      	cmp	r2, #36	; 0x24
 8009a9e:	612b      	str	r3, [r5, #16]
 8009aa0:	68e3      	ldr	r3, [r4, #12]
 8009aa2:	bf18      	it	ne
 8009aa4:	f105 0018 	addne.w	r0, r5, #24
 8009aa8:	616b      	str	r3, [r5, #20]
 8009aaa:	bf09      	itett	eq
 8009aac:	6923      	ldreq	r3, [r4, #16]
 8009aae:	3410      	addne	r4, #16
 8009ab0:	61ab      	streq	r3, [r5, #24]
 8009ab2:	6963      	ldreq	r3, [r4, #20]
 8009ab4:	bf02      	ittt	eq
 8009ab6:	f105 0020 	addeq.w	r0, r5, #32
 8009aba:	61eb      	streq	r3, [r5, #28]
 8009abc:	3418      	addeq	r4, #24
 8009abe:	e7c6      	b.n	8009a4e <_realloc_r+0x1be>
 8009ac0:	4621      	mov	r1, r4
 8009ac2:	f7ff fb97 	bl	80091f4 <memmove>
 8009ac6:	e7c8      	b.n	8009a5a <_realloc_r+0x1ca>
 8009ac8:	45d8      	cmp	r8, fp
 8009aca:	dc32      	bgt.n	8009b32 <_realloc_r+0x2a2>
 8009acc:	4628      	mov	r0, r5
 8009ace:	68eb      	ldr	r3, [r5, #12]
 8009ad0:	f850 2f08 	ldr.w	r2, [r0, #8]!
 8009ad4:	60d3      	str	r3, [r2, #12]
 8009ad6:	609a      	str	r2, [r3, #8]
 8009ad8:	1f32      	subs	r2, r6, #4
 8009ada:	2a24      	cmp	r2, #36	; 0x24
 8009adc:	d825      	bhi.n	8009b2a <_realloc_r+0x29a>
 8009ade:	2a13      	cmp	r2, #19
 8009ae0:	d908      	bls.n	8009af4 <_realloc_r+0x264>
 8009ae2:	6823      	ldr	r3, [r4, #0]
 8009ae4:	2a1b      	cmp	r2, #27
 8009ae6:	60ab      	str	r3, [r5, #8]
 8009ae8:	6863      	ldr	r3, [r4, #4]
 8009aea:	60eb      	str	r3, [r5, #12]
 8009aec:	d80a      	bhi.n	8009b04 <_realloc_r+0x274>
 8009aee:	3408      	adds	r4, #8
 8009af0:	f105 0010 	add.w	r0, r5, #16
 8009af4:	6823      	ldr	r3, [r4, #0]
 8009af6:	6003      	str	r3, [r0, #0]
 8009af8:	6863      	ldr	r3, [r4, #4]
 8009afa:	6043      	str	r3, [r0, #4]
 8009afc:	68a3      	ldr	r3, [r4, #8]
 8009afe:	6083      	str	r3, [r0, #8]
 8009b00:	465f      	mov	r7, fp
 8009b02:	e7aa      	b.n	8009a5a <_realloc_r+0x1ca>
 8009b04:	68a3      	ldr	r3, [r4, #8]
 8009b06:	2a24      	cmp	r2, #36	; 0x24
 8009b08:	612b      	str	r3, [r5, #16]
 8009b0a:	68e3      	ldr	r3, [r4, #12]
 8009b0c:	bf18      	it	ne
 8009b0e:	f105 0018 	addne.w	r0, r5, #24
 8009b12:	616b      	str	r3, [r5, #20]
 8009b14:	bf09      	itett	eq
 8009b16:	6923      	ldreq	r3, [r4, #16]
 8009b18:	3410      	addne	r4, #16
 8009b1a:	61ab      	streq	r3, [r5, #24]
 8009b1c:	6963      	ldreq	r3, [r4, #20]
 8009b1e:	bf02      	ittt	eq
 8009b20:	f105 0020 	addeq.w	r0, r5, #32
 8009b24:	61eb      	streq	r3, [r5, #28]
 8009b26:	3418      	addeq	r4, #24
 8009b28:	e7e4      	b.n	8009af4 <_realloc_r+0x264>
 8009b2a:	4621      	mov	r1, r4
 8009b2c:	f7ff fb62 	bl	80091f4 <memmove>
 8009b30:	e7e6      	b.n	8009b00 <_realloc_r+0x270>
 8009b32:	4648      	mov	r0, r9
 8009b34:	f7fb f878 	bl	8004c28 <_malloc_r>
 8009b38:	4683      	mov	fp, r0
 8009b3a:	2800      	cmp	r0, #0
 8009b3c:	f43f af4f 	beq.w	80099de <_realloc_r+0x14e>
 8009b40:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8009b44:	f1a0 0208 	sub.w	r2, r0, #8
 8009b48:	f023 0301 	bic.w	r3, r3, #1
 8009b4c:	4453      	add	r3, sl
 8009b4e:	4293      	cmp	r3, r2
 8009b50:	d105      	bne.n	8009b5e <_realloc_r+0x2ce>
 8009b52:	f850 7c04 	ldr.w	r7, [r0, #-4]
 8009b56:	f027 0703 	bic.w	r7, r7, #3
 8009b5a:	4437      	add	r7, r6
 8009b5c:	e6fa      	b.n	8009954 <_realloc_r+0xc4>
 8009b5e:	1f32      	subs	r2, r6, #4
 8009b60:	2a24      	cmp	r2, #36	; 0x24
 8009b62:	d831      	bhi.n	8009bc8 <_realloc_r+0x338>
 8009b64:	2a13      	cmp	r2, #19
 8009b66:	d92c      	bls.n	8009bc2 <_realloc_r+0x332>
 8009b68:	6823      	ldr	r3, [r4, #0]
 8009b6a:	2a1b      	cmp	r2, #27
 8009b6c:	6003      	str	r3, [r0, #0]
 8009b6e:	6863      	ldr	r3, [r4, #4]
 8009b70:	6043      	str	r3, [r0, #4]
 8009b72:	d811      	bhi.n	8009b98 <_realloc_r+0x308>
 8009b74:	f104 0208 	add.w	r2, r4, #8
 8009b78:	f100 0308 	add.w	r3, r0, #8
 8009b7c:	6811      	ldr	r1, [r2, #0]
 8009b7e:	6019      	str	r1, [r3, #0]
 8009b80:	6851      	ldr	r1, [r2, #4]
 8009b82:	6059      	str	r1, [r3, #4]
 8009b84:	6892      	ldr	r2, [r2, #8]
 8009b86:	609a      	str	r2, [r3, #8]
 8009b88:	4621      	mov	r1, r4
 8009b8a:	4648      	mov	r0, r9
 8009b8c:	f7ff f878 	bl	8008c80 <_free_r>
 8009b90:	e725      	b.n	80099de <_realloc_r+0x14e>
 8009b92:	bf00      	nop
 8009b94:	20000458 	.word	0x20000458
 8009b98:	68a3      	ldr	r3, [r4, #8]
 8009b9a:	2a24      	cmp	r2, #36	; 0x24
 8009b9c:	6083      	str	r3, [r0, #8]
 8009b9e:	68e3      	ldr	r3, [r4, #12]
 8009ba0:	bf18      	it	ne
 8009ba2:	f104 0210 	addne.w	r2, r4, #16
 8009ba6:	60c3      	str	r3, [r0, #12]
 8009ba8:	bf09      	itett	eq
 8009baa:	6923      	ldreq	r3, [r4, #16]
 8009bac:	f100 0310 	addne.w	r3, r0, #16
 8009bb0:	6103      	streq	r3, [r0, #16]
 8009bb2:	6961      	ldreq	r1, [r4, #20]
 8009bb4:	bf02      	ittt	eq
 8009bb6:	f104 0218 	addeq.w	r2, r4, #24
 8009bba:	f100 0318 	addeq.w	r3, r0, #24
 8009bbe:	6141      	streq	r1, [r0, #20]
 8009bc0:	e7dc      	b.n	8009b7c <_realloc_r+0x2ec>
 8009bc2:	4603      	mov	r3, r0
 8009bc4:	4622      	mov	r2, r4
 8009bc6:	e7d9      	b.n	8009b7c <_realloc_r+0x2ec>
 8009bc8:	4621      	mov	r1, r4
 8009bca:	f7ff fb13 	bl	80091f4 <memmove>
 8009bce:	e7db      	b.n	8009b88 <_realloc_r+0x2f8>
 8009bd0:	4637      	mov	r7, r6
 8009bd2:	e6bf      	b.n	8009954 <_realloc_r+0xc4>
 8009bd4:	4317      	orrs	r7, r2
 8009bd6:	606f      	str	r7, [r5, #4]
 8009bd8:	685a      	ldr	r2, [r3, #4]
 8009bda:	f042 0201 	orr.w	r2, r2, #1
 8009bde:	605a      	str	r2, [r3, #4]
 8009be0:	e755      	b.n	8009a8e <_realloc_r+0x1fe>
 8009be2:	bf00      	nop

08009be4 <frexp>:
 8009be4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009be6:	4617      	mov	r7, r2
 8009be8:	2200      	movs	r2, #0
 8009bea:	603a      	str	r2, [r7, #0]
 8009bec:	4a14      	ldr	r2, [pc, #80]	; (8009c40 <frexp+0x5c>)
 8009bee:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8009bf2:	4296      	cmp	r6, r2
 8009bf4:	4604      	mov	r4, r0
 8009bf6:	460d      	mov	r5, r1
 8009bf8:	460b      	mov	r3, r1
 8009bfa:	dc1e      	bgt.n	8009c3a <frexp+0x56>
 8009bfc:	4602      	mov	r2, r0
 8009bfe:	4332      	orrs	r2, r6
 8009c00:	d01b      	beq.n	8009c3a <frexp+0x56>
 8009c02:	4a10      	ldr	r2, [pc, #64]	; (8009c44 <frexp+0x60>)
 8009c04:	400a      	ands	r2, r1
 8009c06:	b952      	cbnz	r2, 8009c1e <frexp+0x3a>
 8009c08:	2200      	movs	r2, #0
 8009c0a:	4b0f      	ldr	r3, [pc, #60]	; (8009c48 <frexp+0x64>)
 8009c0c:	f7f6 fc64 	bl	80004d8 <__aeabi_dmul>
 8009c10:	f06f 0235 	mvn.w	r2, #53	; 0x35
 8009c14:	4604      	mov	r4, r0
 8009c16:	460b      	mov	r3, r1
 8009c18:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8009c1c:	603a      	str	r2, [r7, #0]
 8009c1e:	683a      	ldr	r2, [r7, #0]
 8009c20:	1536      	asrs	r6, r6, #20
 8009c22:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8009c26:	f2a6 36fe 	subw	r6, r6, #1022	; 0x3fe
 8009c2a:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8009c2e:	4416      	add	r6, r2
 8009c30:	f043 557f 	orr.w	r5, r3, #1069547520	; 0x3fc00000
 8009c34:	603e      	str	r6, [r7, #0]
 8009c36:	f445 1500 	orr.w	r5, r5, #2097152	; 0x200000
 8009c3a:	4620      	mov	r0, r4
 8009c3c:	4629      	mov	r1, r5
 8009c3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009c40:	7fefffff 	.word	0x7fefffff
 8009c44:	7ff00000 	.word	0x7ff00000
 8009c48:	43500000 	.word	0x43500000

08009c4c <__sread>:
 8009c4c:	b510      	push	{r4, lr}
 8009c4e:	460c      	mov	r4, r1
 8009c50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009c54:	f000 ffd6 	bl	800ac04 <_read_r>
 8009c58:	2800      	cmp	r0, #0
 8009c5a:	bfab      	itete	ge
 8009c5c:	6d23      	ldrge	r3, [r4, #80]	; 0x50
 8009c5e:	89a3      	ldrhlt	r3, [r4, #12]
 8009c60:	181b      	addge	r3, r3, r0
 8009c62:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009c66:	bfac      	ite	ge
 8009c68:	6523      	strge	r3, [r4, #80]	; 0x50
 8009c6a:	81a3      	strhlt	r3, [r4, #12]
 8009c6c:	bd10      	pop	{r4, pc}

08009c6e <__swrite>:
 8009c6e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009c72:	461f      	mov	r7, r3
 8009c74:	898b      	ldrh	r3, [r1, #12]
 8009c76:	4605      	mov	r5, r0
 8009c78:	05db      	lsls	r3, r3, #23
 8009c7a:	460c      	mov	r4, r1
 8009c7c:	4616      	mov	r6, r2
 8009c7e:	d505      	bpl.n	8009c8c <__swrite+0x1e>
 8009c80:	2302      	movs	r3, #2
 8009c82:	2200      	movs	r2, #0
 8009c84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009c88:	f000 ff98 	bl	800abbc <_lseek_r>
 8009c8c:	89a3      	ldrh	r3, [r4, #12]
 8009c8e:	4632      	mov	r2, r6
 8009c90:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009c94:	81a3      	strh	r3, [r4, #12]
 8009c96:	4628      	mov	r0, r5
 8009c98:	463b      	mov	r3, r7
 8009c9a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009c9e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009ca2:	f000 bde1 	b.w	800a868 <_write_r>

08009ca6 <__sseek>:
 8009ca6:	b510      	push	{r4, lr}
 8009ca8:	460c      	mov	r4, r1
 8009caa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009cae:	f000 ff85 	bl	800abbc <_lseek_r>
 8009cb2:	1c43      	adds	r3, r0, #1
 8009cb4:	89a3      	ldrh	r3, [r4, #12]
 8009cb6:	bf15      	itete	ne
 8009cb8:	6520      	strne	r0, [r4, #80]	; 0x50
 8009cba:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009cbe:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009cc2:	81a3      	strheq	r3, [r4, #12]
 8009cc4:	bf18      	it	ne
 8009cc6:	81a3      	strhne	r3, [r4, #12]
 8009cc8:	bd10      	pop	{r4, pc}

08009cca <__sclose>:
 8009cca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009cce:	f000 be69 	b.w	800a9a4 <_close_r>

08009cd2 <strncpy>:
 8009cd2:	4603      	mov	r3, r0
 8009cd4:	b510      	push	{r4, lr}
 8009cd6:	3901      	subs	r1, #1
 8009cd8:	b132      	cbz	r2, 8009ce8 <strncpy+0x16>
 8009cda:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8009cde:	3a01      	subs	r2, #1
 8009ce0:	f803 4b01 	strb.w	r4, [r3], #1
 8009ce4:	2c00      	cmp	r4, #0
 8009ce6:	d1f7      	bne.n	8009cd8 <strncpy+0x6>
 8009ce8:	2100      	movs	r1, #0
 8009cea:	441a      	add	r2, r3
 8009cec:	4293      	cmp	r3, r2
 8009cee:	d100      	bne.n	8009cf2 <strncpy+0x20>
 8009cf0:	bd10      	pop	{r4, pc}
 8009cf2:	f803 1b01 	strb.w	r1, [r3], #1
 8009cf6:	e7f9      	b.n	8009cec <strncpy+0x1a>

08009cf8 <__ssprint_r>:
 8009cf8:	6893      	ldr	r3, [r2, #8]
 8009cfa:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009cfe:	4680      	mov	r8, r0
 8009d00:	460c      	mov	r4, r1
 8009d02:	4617      	mov	r7, r2
 8009d04:	2b00      	cmp	r3, #0
 8009d06:	d061      	beq.n	8009dcc <__ssprint_r+0xd4>
 8009d08:	2300      	movs	r3, #0
 8009d0a:	469b      	mov	fp, r3
 8009d0c:	f8d2 a000 	ldr.w	sl, [r2]
 8009d10:	9301      	str	r3, [sp, #4]
 8009d12:	f1bb 0f00 	cmp.w	fp, #0
 8009d16:	d02b      	beq.n	8009d70 <__ssprint_r+0x78>
 8009d18:	68a6      	ldr	r6, [r4, #8]
 8009d1a:	45b3      	cmp	fp, r6
 8009d1c:	d342      	bcc.n	8009da4 <__ssprint_r+0xac>
 8009d1e:	89a2      	ldrh	r2, [r4, #12]
 8009d20:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009d24:	d03e      	beq.n	8009da4 <__ssprint_r+0xac>
 8009d26:	6825      	ldr	r5, [r4, #0]
 8009d28:	6921      	ldr	r1, [r4, #16]
 8009d2a:	eba5 0901 	sub.w	r9, r5, r1
 8009d2e:	6965      	ldr	r5, [r4, #20]
 8009d30:	f109 0001 	add.w	r0, r9, #1
 8009d34:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009d38:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009d3c:	106d      	asrs	r5, r5, #1
 8009d3e:	4458      	add	r0, fp
 8009d40:	4285      	cmp	r5, r0
 8009d42:	bf38      	it	cc
 8009d44:	4605      	movcc	r5, r0
 8009d46:	0553      	lsls	r3, r2, #21
 8009d48:	d545      	bpl.n	8009dd6 <__ssprint_r+0xde>
 8009d4a:	4629      	mov	r1, r5
 8009d4c:	4640      	mov	r0, r8
 8009d4e:	f7fa ff6b 	bl	8004c28 <_malloc_r>
 8009d52:	4606      	mov	r6, r0
 8009d54:	b9a0      	cbnz	r0, 8009d80 <__ssprint_r+0x88>
 8009d56:	230c      	movs	r3, #12
 8009d58:	f8c8 3000 	str.w	r3, [r8]
 8009d5c:	89a3      	ldrh	r3, [r4, #12]
 8009d5e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009d62:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009d66:	81a3      	strh	r3, [r4, #12]
 8009d68:	2300      	movs	r3, #0
 8009d6a:	e9c7 3301 	strd	r3, r3, [r7, #4]
 8009d6e:	e02f      	b.n	8009dd0 <__ssprint_r+0xd8>
 8009d70:	f8da 3000 	ldr.w	r3, [sl]
 8009d74:	f8da b004 	ldr.w	fp, [sl, #4]
 8009d78:	9301      	str	r3, [sp, #4]
 8009d7a:	f10a 0a08 	add.w	sl, sl, #8
 8009d7e:	e7c8      	b.n	8009d12 <__ssprint_r+0x1a>
 8009d80:	464a      	mov	r2, r9
 8009d82:	6921      	ldr	r1, [r4, #16]
 8009d84:	f7ff fa28 	bl	80091d8 <memcpy>
 8009d88:	89a2      	ldrh	r2, [r4, #12]
 8009d8a:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8009d8e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8009d92:	81a2      	strh	r2, [r4, #12]
 8009d94:	6126      	str	r6, [r4, #16]
 8009d96:	444e      	add	r6, r9
 8009d98:	6026      	str	r6, [r4, #0]
 8009d9a:	465e      	mov	r6, fp
 8009d9c:	6165      	str	r5, [r4, #20]
 8009d9e:	eba5 0509 	sub.w	r5, r5, r9
 8009da2:	60a5      	str	r5, [r4, #8]
 8009da4:	455e      	cmp	r6, fp
 8009da6:	bf28      	it	cs
 8009da8:	465e      	movcs	r6, fp
 8009daa:	9901      	ldr	r1, [sp, #4]
 8009dac:	4632      	mov	r2, r6
 8009dae:	6820      	ldr	r0, [r4, #0]
 8009db0:	f7ff fa20 	bl	80091f4 <memmove>
 8009db4:	68a2      	ldr	r2, [r4, #8]
 8009db6:	1b92      	subs	r2, r2, r6
 8009db8:	60a2      	str	r2, [r4, #8]
 8009dba:	6822      	ldr	r2, [r4, #0]
 8009dbc:	4432      	add	r2, r6
 8009dbe:	6022      	str	r2, [r4, #0]
 8009dc0:	68ba      	ldr	r2, [r7, #8]
 8009dc2:	eba2 030b 	sub.w	r3, r2, fp
 8009dc6:	60bb      	str	r3, [r7, #8]
 8009dc8:	2b00      	cmp	r3, #0
 8009dca:	d1d1      	bne.n	8009d70 <__ssprint_r+0x78>
 8009dcc:	2000      	movs	r0, #0
 8009dce:	6078      	str	r0, [r7, #4]
 8009dd0:	b003      	add	sp, #12
 8009dd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009dd6:	462a      	mov	r2, r5
 8009dd8:	4640      	mov	r0, r8
 8009dda:	f7ff fd59 	bl	8009890 <_realloc_r>
 8009dde:	4606      	mov	r6, r0
 8009de0:	2800      	cmp	r0, #0
 8009de2:	d1d7      	bne.n	8009d94 <__ssprint_r+0x9c>
 8009de4:	4640      	mov	r0, r8
 8009de6:	6921      	ldr	r1, [r4, #16]
 8009de8:	f7fe ff4a 	bl	8008c80 <_free_r>
 8009dec:	e7b3      	b.n	8009d56 <__ssprint_r+0x5e>

08009dee <__sprint_r>:
 8009dee:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009df2:	6893      	ldr	r3, [r2, #8]
 8009df4:	4680      	mov	r8, r0
 8009df6:	460f      	mov	r7, r1
 8009df8:	4614      	mov	r4, r2
 8009dfa:	b91b      	cbnz	r3, 8009e04 <__sprint_r+0x16>
 8009dfc:	4618      	mov	r0, r3
 8009dfe:	6053      	str	r3, [r2, #4]
 8009e00:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e04:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8009e06:	049d      	lsls	r5, r3, #18
 8009e08:	d520      	bpl.n	8009e4c <__sprint_r+0x5e>
 8009e0a:	6815      	ldr	r5, [r2, #0]
 8009e0c:	3508      	adds	r5, #8
 8009e0e:	f04f 0900 	mov.w	r9, #0
 8009e12:	e955 b602 	ldrd	fp, r6, [r5, #-8]
 8009e16:	ea4f 0a96 	mov.w	sl, r6, lsr #2
 8009e1a:	45ca      	cmp	sl, r9
 8009e1c:	dc0b      	bgt.n	8009e36 <__sprint_r+0x48>
 8009e1e:	68a0      	ldr	r0, [r4, #8]
 8009e20:	f026 0603 	bic.w	r6, r6, #3
 8009e24:	1b80      	subs	r0, r0, r6
 8009e26:	60a0      	str	r0, [r4, #8]
 8009e28:	3508      	adds	r5, #8
 8009e2a:	2800      	cmp	r0, #0
 8009e2c:	d1ef      	bne.n	8009e0e <__sprint_r+0x20>
 8009e2e:	2300      	movs	r3, #0
 8009e30:	e9c4 3301 	strd	r3, r3, [r4, #4]
 8009e34:	e7e4      	b.n	8009e00 <__sprint_r+0x12>
 8009e36:	463a      	mov	r2, r7
 8009e38:	4640      	mov	r0, r8
 8009e3a:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 8009e3e:	f000 fe6c 	bl	800ab1a <_fputwc_r>
 8009e42:	1c43      	adds	r3, r0, #1
 8009e44:	d0f3      	beq.n	8009e2e <__sprint_r+0x40>
 8009e46:	f109 0901 	add.w	r9, r9, #1
 8009e4a:	e7e6      	b.n	8009e1a <__sprint_r+0x2c>
 8009e4c:	f7fe ffd8 	bl	8008e00 <__sfvwrite_r>
 8009e50:	e7ed      	b.n	8009e2e <__sprint_r+0x40>
	...

08009e54 <_vfiprintf_r>:
 8009e54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e58:	b0bb      	sub	sp, #236	; 0xec
 8009e5a:	460f      	mov	r7, r1
 8009e5c:	461d      	mov	r5, r3
 8009e5e:	461c      	mov	r4, r3
 8009e60:	4681      	mov	r9, r0
 8009e62:	9202      	str	r2, [sp, #8]
 8009e64:	b118      	cbz	r0, 8009e6e <_vfiprintf_r+0x1a>
 8009e66:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8009e68:	b90b      	cbnz	r3, 8009e6e <_vfiprintf_r+0x1a>
 8009e6a:	f7fe fe79 	bl	8008b60 <__sinit>
 8009e6e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009e70:	07d8      	lsls	r0, r3, #31
 8009e72:	d405      	bmi.n	8009e80 <_vfiprintf_r+0x2c>
 8009e74:	89bb      	ldrh	r3, [r7, #12]
 8009e76:	0599      	lsls	r1, r3, #22
 8009e78:	d402      	bmi.n	8009e80 <_vfiprintf_r+0x2c>
 8009e7a:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8009e7c:	f7ff f930 	bl	80090e0 <__retarget_lock_acquire_recursive>
 8009e80:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8009e84:	049a      	lsls	r2, r3, #18
 8009e86:	d406      	bmi.n	8009e96 <_vfiprintf_r+0x42>
 8009e88:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8009e8c:	81bb      	strh	r3, [r7, #12]
 8009e8e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009e90:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8009e94:	667b      	str	r3, [r7, #100]	; 0x64
 8009e96:	89bb      	ldrh	r3, [r7, #12]
 8009e98:	071e      	lsls	r6, r3, #28
 8009e9a:	d501      	bpl.n	8009ea0 <_vfiprintf_r+0x4c>
 8009e9c:	693b      	ldr	r3, [r7, #16]
 8009e9e:	b9ab      	cbnz	r3, 8009ecc <_vfiprintf_r+0x78>
 8009ea0:	4639      	mov	r1, r7
 8009ea2:	4648      	mov	r0, r9
 8009ea4:	f7fd feac 	bl	8007c00 <__swsetup_r>
 8009ea8:	b180      	cbz	r0, 8009ecc <_vfiprintf_r+0x78>
 8009eaa:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009eac:	07d8      	lsls	r0, r3, #31
 8009eae:	d506      	bpl.n	8009ebe <_vfiprintf_r+0x6a>
 8009eb0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009eb4:	9303      	str	r3, [sp, #12]
 8009eb6:	9803      	ldr	r0, [sp, #12]
 8009eb8:	b03b      	add	sp, #236	; 0xec
 8009eba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ebe:	89bb      	ldrh	r3, [r7, #12]
 8009ec0:	0599      	lsls	r1, r3, #22
 8009ec2:	d4f5      	bmi.n	8009eb0 <_vfiprintf_r+0x5c>
 8009ec4:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8009ec6:	f7ff f90c 	bl	80090e2 <__retarget_lock_release_recursive>
 8009eca:	e7f1      	b.n	8009eb0 <_vfiprintf_r+0x5c>
 8009ecc:	89bb      	ldrh	r3, [r7, #12]
 8009ece:	f003 021a 	and.w	r2, r3, #26
 8009ed2:	2a0a      	cmp	r2, #10
 8009ed4:	d113      	bne.n	8009efe <_vfiprintf_r+0xaa>
 8009ed6:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8009eda:	2a00      	cmp	r2, #0
 8009edc:	db0f      	blt.n	8009efe <_vfiprintf_r+0xaa>
 8009ede:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8009ee0:	07d2      	lsls	r2, r2, #31
 8009ee2:	d404      	bmi.n	8009eee <_vfiprintf_r+0x9a>
 8009ee4:	059e      	lsls	r6, r3, #22
 8009ee6:	d402      	bmi.n	8009eee <_vfiprintf_r+0x9a>
 8009ee8:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8009eea:	f7ff f8fa 	bl	80090e2 <__retarget_lock_release_recursive>
 8009eee:	462b      	mov	r3, r5
 8009ef0:	4639      	mov	r1, r7
 8009ef2:	4648      	mov	r0, r9
 8009ef4:	9a02      	ldr	r2, [sp, #8]
 8009ef6:	f000 fc2d 	bl	800a754 <__sbprintf>
 8009efa:	9003      	str	r0, [sp, #12]
 8009efc:	e7db      	b.n	8009eb6 <_vfiprintf_r+0x62>
 8009efe:	2300      	movs	r3, #0
 8009f00:	e9cd 330f 	strd	r3, r3, [sp, #60]	; 0x3c
 8009f04:	e9cd 3306 	strd	r3, r3, [sp, #24]
 8009f08:	ae11      	add	r6, sp, #68	; 0x44
 8009f0a:	960e      	str	r6, [sp, #56]	; 0x38
 8009f0c:	9308      	str	r3, [sp, #32]
 8009f0e:	930a      	str	r3, [sp, #40]	; 0x28
 8009f10:	9303      	str	r3, [sp, #12]
 8009f12:	9b02      	ldr	r3, [sp, #8]
 8009f14:	461d      	mov	r5, r3
 8009f16:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009f1a:	b10a      	cbz	r2, 8009f20 <_vfiprintf_r+0xcc>
 8009f1c:	2a25      	cmp	r2, #37	; 0x25
 8009f1e:	d1f9      	bne.n	8009f14 <_vfiprintf_r+0xc0>
 8009f20:	9b02      	ldr	r3, [sp, #8]
 8009f22:	ebb5 0803 	subs.w	r8, r5, r3
 8009f26:	d00d      	beq.n	8009f44 <_vfiprintf_r+0xf0>
 8009f28:	e9c6 3800 	strd	r3, r8, [r6]
 8009f2c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009f2e:	4443      	add	r3, r8
 8009f30:	9310      	str	r3, [sp, #64]	; 0x40
 8009f32:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009f34:	3301      	adds	r3, #1
 8009f36:	2b07      	cmp	r3, #7
 8009f38:	930f      	str	r3, [sp, #60]	; 0x3c
 8009f3a:	dc75      	bgt.n	800a028 <_vfiprintf_r+0x1d4>
 8009f3c:	3608      	adds	r6, #8
 8009f3e:	9b03      	ldr	r3, [sp, #12]
 8009f40:	4443      	add	r3, r8
 8009f42:	9303      	str	r3, [sp, #12]
 8009f44:	782b      	ldrb	r3, [r5, #0]
 8009f46:	2b00      	cmp	r3, #0
 8009f48:	f000 83c6 	beq.w	800a6d8 <_vfiprintf_r+0x884>
 8009f4c:	2300      	movs	r3, #0
 8009f4e:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8009f52:	469a      	mov	sl, r3
 8009f54:	1c6a      	adds	r2, r5, #1
 8009f56:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 8009f5a:	9101      	str	r1, [sp, #4]
 8009f5c:	9304      	str	r3, [sp, #16]
 8009f5e:	f812 3b01 	ldrb.w	r3, [r2], #1
 8009f62:	9202      	str	r2, [sp, #8]
 8009f64:	f1a3 0220 	sub.w	r2, r3, #32
 8009f68:	2a5a      	cmp	r2, #90	; 0x5a
 8009f6a:	f200 830e 	bhi.w	800a58a <_vfiprintf_r+0x736>
 8009f6e:	e8df f012 	tbh	[pc, r2, lsl #1]
 8009f72:	0098      	.short	0x0098
 8009f74:	030c030c 	.word	0x030c030c
 8009f78:	030c00a0 	.word	0x030c00a0
 8009f7c:	030c030c 	.word	0x030c030c
 8009f80:	030c0080 	.word	0x030c0080
 8009f84:	00a3030c 	.word	0x00a3030c
 8009f88:	030c00ad 	.word	0x030c00ad
 8009f8c:	00af00aa 	.word	0x00af00aa
 8009f90:	00ca030c 	.word	0x00ca030c
 8009f94:	00cd00cd 	.word	0x00cd00cd
 8009f98:	00cd00cd 	.word	0x00cd00cd
 8009f9c:	00cd00cd 	.word	0x00cd00cd
 8009fa0:	00cd00cd 	.word	0x00cd00cd
 8009fa4:	030c00cd 	.word	0x030c00cd
 8009fa8:	030c030c 	.word	0x030c030c
 8009fac:	030c030c 	.word	0x030c030c
 8009fb0:	030c030c 	.word	0x030c030c
 8009fb4:	030c030c 	.word	0x030c030c
 8009fb8:	010500f7 	.word	0x010500f7
 8009fbc:	030c030c 	.word	0x030c030c
 8009fc0:	030c030c 	.word	0x030c030c
 8009fc4:	030c030c 	.word	0x030c030c
 8009fc8:	030c030c 	.word	0x030c030c
 8009fcc:	030c030c 	.word	0x030c030c
 8009fd0:	030c014b 	.word	0x030c014b
 8009fd4:	030c030c 	.word	0x030c030c
 8009fd8:	030c0191 	.word	0x030c0191
 8009fdc:	030c026f 	.word	0x030c026f
 8009fe0:	028d030c 	.word	0x028d030c
 8009fe4:	030c030c 	.word	0x030c030c
 8009fe8:	030c030c 	.word	0x030c030c
 8009fec:	030c030c 	.word	0x030c030c
 8009ff0:	030c030c 	.word	0x030c030c
 8009ff4:	030c030c 	.word	0x030c030c
 8009ff8:	010700f7 	.word	0x010700f7
 8009ffc:	030c030c 	.word	0x030c030c
 800a000:	00dd030c 	.word	0x00dd030c
 800a004:	00f10107 	.word	0x00f10107
 800a008:	00ea030c 	.word	0x00ea030c
 800a00c:	012e030c 	.word	0x012e030c
 800a010:	0180014d 	.word	0x0180014d
 800a014:	030c00f1 	.word	0x030c00f1
 800a018:	00960191 	.word	0x00960191
 800a01c:	030c0271 	.word	0x030c0271
 800a020:	0065030c 	.word	0x0065030c
 800a024:	0096030c 	.word	0x0096030c
 800a028:	4639      	mov	r1, r7
 800a02a:	4648      	mov	r0, r9
 800a02c:	aa0e      	add	r2, sp, #56	; 0x38
 800a02e:	f7ff fede 	bl	8009dee <__sprint_r>
 800a032:	2800      	cmp	r0, #0
 800a034:	f040 832f 	bne.w	800a696 <_vfiprintf_r+0x842>
 800a038:	ae11      	add	r6, sp, #68	; 0x44
 800a03a:	e780      	b.n	8009f3e <_vfiprintf_r+0xea>
 800a03c:	4a94      	ldr	r2, [pc, #592]	; (800a290 <_vfiprintf_r+0x43c>)
 800a03e:	f01a 0f20 	tst.w	sl, #32
 800a042:	9206      	str	r2, [sp, #24]
 800a044:	f000 8224 	beq.w	800a490 <_vfiprintf_r+0x63c>
 800a048:	3407      	adds	r4, #7
 800a04a:	f024 0b07 	bic.w	fp, r4, #7
 800a04e:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800a052:	f01a 0f01 	tst.w	sl, #1
 800a056:	d009      	beq.n	800a06c <_vfiprintf_r+0x218>
 800a058:	ea54 0205 	orrs.w	r2, r4, r5
 800a05c:	bf1f      	itttt	ne
 800a05e:	2230      	movne	r2, #48	; 0x30
 800a060:	f88d 3035 	strbne.w	r3, [sp, #53]	; 0x35
 800a064:	f88d 2034 	strbne.w	r2, [sp, #52]	; 0x34
 800a068:	f04a 0a02 	orrne.w	sl, sl, #2
 800a06c:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800a070:	e10b      	b.n	800a28a <_vfiprintf_r+0x436>
 800a072:	4648      	mov	r0, r9
 800a074:	f7ff f82e 	bl	80090d4 <_localeconv_r>
 800a078:	6843      	ldr	r3, [r0, #4]
 800a07a:	4618      	mov	r0, r3
 800a07c:	930a      	str	r3, [sp, #40]	; 0x28
 800a07e:	f7f6 f867 	bl	8000150 <strlen>
 800a082:	9008      	str	r0, [sp, #32]
 800a084:	4648      	mov	r0, r9
 800a086:	f7ff f825 	bl	80090d4 <_localeconv_r>
 800a08a:	6883      	ldr	r3, [r0, #8]
 800a08c:	9307      	str	r3, [sp, #28]
 800a08e:	9b08      	ldr	r3, [sp, #32]
 800a090:	b12b      	cbz	r3, 800a09e <_vfiprintf_r+0x24a>
 800a092:	9b07      	ldr	r3, [sp, #28]
 800a094:	b11b      	cbz	r3, 800a09e <_vfiprintf_r+0x24a>
 800a096:	781b      	ldrb	r3, [r3, #0]
 800a098:	b10b      	cbz	r3, 800a09e <_vfiprintf_r+0x24a>
 800a09a:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 800a09e:	9a02      	ldr	r2, [sp, #8]
 800a0a0:	e75d      	b.n	8009f5e <_vfiprintf_r+0x10a>
 800a0a2:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800a0a6:	2b00      	cmp	r3, #0
 800a0a8:	d1f9      	bne.n	800a09e <_vfiprintf_r+0x24a>
 800a0aa:	2320      	movs	r3, #32
 800a0ac:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800a0b0:	e7f5      	b.n	800a09e <_vfiprintf_r+0x24a>
 800a0b2:	f04a 0a01 	orr.w	sl, sl, #1
 800a0b6:	e7f2      	b.n	800a09e <_vfiprintf_r+0x24a>
 800a0b8:	f854 3b04 	ldr.w	r3, [r4], #4
 800a0bc:	2b00      	cmp	r3, #0
 800a0be:	9304      	str	r3, [sp, #16]
 800a0c0:	daed      	bge.n	800a09e <_vfiprintf_r+0x24a>
 800a0c2:	425b      	negs	r3, r3
 800a0c4:	9304      	str	r3, [sp, #16]
 800a0c6:	f04a 0a04 	orr.w	sl, sl, #4
 800a0ca:	e7e8      	b.n	800a09e <_vfiprintf_r+0x24a>
 800a0cc:	232b      	movs	r3, #43	; 0x2b
 800a0ce:	e7ed      	b.n	800a0ac <_vfiprintf_r+0x258>
 800a0d0:	9a02      	ldr	r2, [sp, #8]
 800a0d2:	f812 3b01 	ldrb.w	r3, [r2], #1
 800a0d6:	2b2a      	cmp	r3, #42	; 0x2a
 800a0d8:	d112      	bne.n	800a100 <_vfiprintf_r+0x2ac>
 800a0da:	f854 0b04 	ldr.w	r0, [r4], #4
 800a0de:	ea40 73e0 	orr.w	r3, r0, r0, asr #31
 800a0e2:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800a0e6:	e7da      	b.n	800a09e <_vfiprintf_r+0x24a>
 800a0e8:	200a      	movs	r0, #10
 800a0ea:	9b01      	ldr	r3, [sp, #4]
 800a0ec:	fb00 1303 	mla	r3, r0, r3, r1
 800a0f0:	9301      	str	r3, [sp, #4]
 800a0f2:	f812 3b01 	ldrb.w	r3, [r2], #1
 800a0f6:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800a0fa:	2909      	cmp	r1, #9
 800a0fc:	d9f4      	bls.n	800a0e8 <_vfiprintf_r+0x294>
 800a0fe:	e730      	b.n	8009f62 <_vfiprintf_r+0x10e>
 800a100:	2100      	movs	r1, #0
 800a102:	9101      	str	r1, [sp, #4]
 800a104:	e7f7      	b.n	800a0f6 <_vfiprintf_r+0x2a2>
 800a106:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 800a10a:	e7c8      	b.n	800a09e <_vfiprintf_r+0x24a>
 800a10c:	2100      	movs	r1, #0
 800a10e:	9a02      	ldr	r2, [sp, #8]
 800a110:	9104      	str	r1, [sp, #16]
 800a112:	200a      	movs	r0, #10
 800a114:	9904      	ldr	r1, [sp, #16]
 800a116:	3b30      	subs	r3, #48	; 0x30
 800a118:	fb00 3301 	mla	r3, r0, r1, r3
 800a11c:	9304      	str	r3, [sp, #16]
 800a11e:	f812 3b01 	ldrb.w	r3, [r2], #1
 800a122:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800a126:	2909      	cmp	r1, #9
 800a128:	d9f3      	bls.n	800a112 <_vfiprintf_r+0x2be>
 800a12a:	e71a      	b.n	8009f62 <_vfiprintf_r+0x10e>
 800a12c:	9b02      	ldr	r3, [sp, #8]
 800a12e:	781b      	ldrb	r3, [r3, #0]
 800a130:	2b68      	cmp	r3, #104	; 0x68
 800a132:	bf01      	itttt	eq
 800a134:	9b02      	ldreq	r3, [sp, #8]
 800a136:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 800a13a:	3301      	addeq	r3, #1
 800a13c:	9302      	streq	r3, [sp, #8]
 800a13e:	bf18      	it	ne
 800a140:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 800a144:	e7ab      	b.n	800a09e <_vfiprintf_r+0x24a>
 800a146:	9b02      	ldr	r3, [sp, #8]
 800a148:	781b      	ldrb	r3, [r3, #0]
 800a14a:	2b6c      	cmp	r3, #108	; 0x6c
 800a14c:	d105      	bne.n	800a15a <_vfiprintf_r+0x306>
 800a14e:	9b02      	ldr	r3, [sp, #8]
 800a150:	3301      	adds	r3, #1
 800a152:	9302      	str	r3, [sp, #8]
 800a154:	f04a 0a20 	orr.w	sl, sl, #32
 800a158:	e7a1      	b.n	800a09e <_vfiprintf_r+0x24a>
 800a15a:	f04a 0a10 	orr.w	sl, sl, #16
 800a15e:	e79e      	b.n	800a09e <_vfiprintf_r+0x24a>
 800a160:	46a3      	mov	fp, r4
 800a162:	2100      	movs	r1, #0
 800a164:	f85b 3b04 	ldr.w	r3, [fp], #4
 800a168:	f88d 1033 	strb.w	r1, [sp, #51]	; 0x33
 800a16c:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 800a170:	2301      	movs	r3, #1
 800a172:	460d      	mov	r5, r1
 800a174:	9301      	str	r3, [sp, #4]
 800a176:	f10d 0884 	add.w	r8, sp, #132	; 0x84
 800a17a:	e0a0      	b.n	800a2be <_vfiprintf_r+0x46a>
 800a17c:	f04a 0a10 	orr.w	sl, sl, #16
 800a180:	f01a 0f20 	tst.w	sl, #32
 800a184:	d010      	beq.n	800a1a8 <_vfiprintf_r+0x354>
 800a186:	3407      	adds	r4, #7
 800a188:	f024 0b07 	bic.w	fp, r4, #7
 800a18c:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800a190:	2c00      	cmp	r4, #0
 800a192:	f175 0300 	sbcs.w	r3, r5, #0
 800a196:	da05      	bge.n	800a1a4 <_vfiprintf_r+0x350>
 800a198:	232d      	movs	r3, #45	; 0x2d
 800a19a:	4264      	negs	r4, r4
 800a19c:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 800a1a0:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800a1a4:	2301      	movs	r3, #1
 800a1a6:	e03f      	b.n	800a228 <_vfiprintf_r+0x3d4>
 800a1a8:	f01a 0f10 	tst.w	sl, #16
 800a1ac:	f104 0b04 	add.w	fp, r4, #4
 800a1b0:	d002      	beq.n	800a1b8 <_vfiprintf_r+0x364>
 800a1b2:	6824      	ldr	r4, [r4, #0]
 800a1b4:	17e5      	asrs	r5, r4, #31
 800a1b6:	e7eb      	b.n	800a190 <_vfiprintf_r+0x33c>
 800a1b8:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800a1bc:	6824      	ldr	r4, [r4, #0]
 800a1be:	d001      	beq.n	800a1c4 <_vfiprintf_r+0x370>
 800a1c0:	b224      	sxth	r4, r4
 800a1c2:	e7f7      	b.n	800a1b4 <_vfiprintf_r+0x360>
 800a1c4:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800a1c8:	bf18      	it	ne
 800a1ca:	b264      	sxtbne	r4, r4
 800a1cc:	e7f2      	b.n	800a1b4 <_vfiprintf_r+0x360>
 800a1ce:	f01a 0f20 	tst.w	sl, #32
 800a1d2:	f854 3b04 	ldr.w	r3, [r4], #4
 800a1d6:	d005      	beq.n	800a1e4 <_vfiprintf_r+0x390>
 800a1d8:	9a03      	ldr	r2, [sp, #12]
 800a1da:	4610      	mov	r0, r2
 800a1dc:	17d1      	asrs	r1, r2, #31
 800a1de:	e9c3 0100 	strd	r0, r1, [r3]
 800a1e2:	e696      	b.n	8009f12 <_vfiprintf_r+0xbe>
 800a1e4:	f01a 0f10 	tst.w	sl, #16
 800a1e8:	d002      	beq.n	800a1f0 <_vfiprintf_r+0x39c>
 800a1ea:	9a03      	ldr	r2, [sp, #12]
 800a1ec:	601a      	str	r2, [r3, #0]
 800a1ee:	e690      	b.n	8009f12 <_vfiprintf_r+0xbe>
 800a1f0:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800a1f4:	d002      	beq.n	800a1fc <_vfiprintf_r+0x3a8>
 800a1f6:	9a03      	ldr	r2, [sp, #12]
 800a1f8:	801a      	strh	r2, [r3, #0]
 800a1fa:	e68a      	b.n	8009f12 <_vfiprintf_r+0xbe>
 800a1fc:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800a200:	d0f3      	beq.n	800a1ea <_vfiprintf_r+0x396>
 800a202:	9a03      	ldr	r2, [sp, #12]
 800a204:	701a      	strb	r2, [r3, #0]
 800a206:	e684      	b.n	8009f12 <_vfiprintf_r+0xbe>
 800a208:	f04a 0a10 	orr.w	sl, sl, #16
 800a20c:	f01a 0f20 	tst.w	sl, #32
 800a210:	d01d      	beq.n	800a24e <_vfiprintf_r+0x3fa>
 800a212:	3407      	adds	r4, #7
 800a214:	f024 0b07 	bic.w	fp, r4, #7
 800a218:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800a21c:	2300      	movs	r3, #0
 800a21e:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800a222:	2200      	movs	r2, #0
 800a224:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
 800a228:	9a01      	ldr	r2, [sp, #4]
 800a22a:	3201      	adds	r2, #1
 800a22c:	f000 8261 	beq.w	800a6f2 <_vfiprintf_r+0x89e>
 800a230:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 800a234:	9205      	str	r2, [sp, #20]
 800a236:	ea54 0205 	orrs.w	r2, r4, r5
 800a23a:	f040 8260 	bne.w	800a6fe <_vfiprintf_r+0x8aa>
 800a23e:	9a01      	ldr	r2, [sp, #4]
 800a240:	2a00      	cmp	r2, #0
 800a242:	f000 8197 	beq.w	800a574 <_vfiprintf_r+0x720>
 800a246:	2b01      	cmp	r3, #1
 800a248:	f040 825c 	bne.w	800a704 <_vfiprintf_r+0x8b0>
 800a24c:	e136      	b.n	800a4bc <_vfiprintf_r+0x668>
 800a24e:	f01a 0f10 	tst.w	sl, #16
 800a252:	f104 0b04 	add.w	fp, r4, #4
 800a256:	d001      	beq.n	800a25c <_vfiprintf_r+0x408>
 800a258:	6824      	ldr	r4, [r4, #0]
 800a25a:	e003      	b.n	800a264 <_vfiprintf_r+0x410>
 800a25c:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800a260:	d002      	beq.n	800a268 <_vfiprintf_r+0x414>
 800a262:	8824      	ldrh	r4, [r4, #0]
 800a264:	2500      	movs	r5, #0
 800a266:	e7d9      	b.n	800a21c <_vfiprintf_r+0x3c8>
 800a268:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800a26c:	d0f4      	beq.n	800a258 <_vfiprintf_r+0x404>
 800a26e:	7824      	ldrb	r4, [r4, #0]
 800a270:	e7f8      	b.n	800a264 <_vfiprintf_r+0x410>
 800a272:	f647 0330 	movw	r3, #30768	; 0x7830
 800a276:	46a3      	mov	fp, r4
 800a278:	2500      	movs	r5, #0
 800a27a:	f8ad 3034 	strh.w	r3, [sp, #52]	; 0x34
 800a27e:	4b04      	ldr	r3, [pc, #16]	; (800a290 <_vfiprintf_r+0x43c>)
 800a280:	f85b 4b04 	ldr.w	r4, [fp], #4
 800a284:	f04a 0a02 	orr.w	sl, sl, #2
 800a288:	9306      	str	r3, [sp, #24]
 800a28a:	2302      	movs	r3, #2
 800a28c:	e7c9      	b.n	800a222 <_vfiprintf_r+0x3ce>
 800a28e:	bf00      	nop
 800a290:	0800b3e4 	.word	0x0800b3e4
 800a294:	46a3      	mov	fp, r4
 800a296:	2500      	movs	r5, #0
 800a298:	9b01      	ldr	r3, [sp, #4]
 800a29a:	f85b 8b04 	ldr.w	r8, [fp], #4
 800a29e:	1c5c      	adds	r4, r3, #1
 800a2a0:	f88d 5033 	strb.w	r5, [sp, #51]	; 0x33
 800a2a4:	f000 80cf 	beq.w	800a446 <_vfiprintf_r+0x5f2>
 800a2a8:	461a      	mov	r2, r3
 800a2aa:	4629      	mov	r1, r5
 800a2ac:	4640      	mov	r0, r8
 800a2ae:	f7fe ff85 	bl	80091bc <memchr>
 800a2b2:	2800      	cmp	r0, #0
 800a2b4:	f000 8173 	beq.w	800a59e <_vfiprintf_r+0x74a>
 800a2b8:	eba0 0308 	sub.w	r3, r0, r8
 800a2bc:	9301      	str	r3, [sp, #4]
 800a2be:	9b01      	ldr	r3, [sp, #4]
 800a2c0:	42ab      	cmp	r3, r5
 800a2c2:	bfb8      	it	lt
 800a2c4:	462b      	movlt	r3, r5
 800a2c6:	9305      	str	r3, [sp, #20]
 800a2c8:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800a2cc:	b113      	cbz	r3, 800a2d4 <_vfiprintf_r+0x480>
 800a2ce:	9b05      	ldr	r3, [sp, #20]
 800a2d0:	3301      	adds	r3, #1
 800a2d2:	9305      	str	r3, [sp, #20]
 800a2d4:	f01a 0302 	ands.w	r3, sl, #2
 800a2d8:	9309      	str	r3, [sp, #36]	; 0x24
 800a2da:	bf1e      	ittt	ne
 800a2dc:	9b05      	ldrne	r3, [sp, #20]
 800a2de:	3302      	addne	r3, #2
 800a2e0:	9305      	strne	r3, [sp, #20]
 800a2e2:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 800a2e6:	930b      	str	r3, [sp, #44]	; 0x2c
 800a2e8:	d11f      	bne.n	800a32a <_vfiprintf_r+0x4d6>
 800a2ea:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800a2ee:	1a9c      	subs	r4, r3, r2
 800a2f0:	2c00      	cmp	r4, #0
 800a2f2:	dd1a      	ble.n	800a32a <_vfiprintf_r+0x4d6>
 800a2f4:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 800a2f8:	48b4      	ldr	r0, [pc, #720]	; (800a5cc <_vfiprintf_r+0x778>)
 800a2fa:	2c10      	cmp	r4, #16
 800a2fc:	f103 0301 	add.w	r3, r3, #1
 800a300:	f106 0108 	add.w	r1, r6, #8
 800a304:	6030      	str	r0, [r6, #0]
 800a306:	f300 814c 	bgt.w	800a5a2 <_vfiprintf_r+0x74e>
 800a30a:	6074      	str	r4, [r6, #4]
 800a30c:	2b07      	cmp	r3, #7
 800a30e:	4414      	add	r4, r2
 800a310:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800a314:	f340 8157 	ble.w	800a5c6 <_vfiprintf_r+0x772>
 800a318:	4639      	mov	r1, r7
 800a31a:	4648      	mov	r0, r9
 800a31c:	aa0e      	add	r2, sp, #56	; 0x38
 800a31e:	f7ff fd66 	bl	8009dee <__sprint_r>
 800a322:	2800      	cmp	r0, #0
 800a324:	f040 81b7 	bne.w	800a696 <_vfiprintf_r+0x842>
 800a328:	ae11      	add	r6, sp, #68	; 0x44
 800a32a:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800a32e:	b173      	cbz	r3, 800a34e <_vfiprintf_r+0x4fa>
 800a330:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800a334:	6032      	str	r2, [r6, #0]
 800a336:	2201      	movs	r2, #1
 800a338:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a33a:	6072      	str	r2, [r6, #4]
 800a33c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a33e:	3301      	adds	r3, #1
 800a340:	3201      	adds	r2, #1
 800a342:	2b07      	cmp	r3, #7
 800a344:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800a348:	f300 8146 	bgt.w	800a5d8 <_vfiprintf_r+0x784>
 800a34c:	3608      	adds	r6, #8
 800a34e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a350:	b16b      	cbz	r3, 800a36e <_vfiprintf_r+0x51a>
 800a352:	aa0d      	add	r2, sp, #52	; 0x34
 800a354:	6032      	str	r2, [r6, #0]
 800a356:	2202      	movs	r2, #2
 800a358:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a35a:	6072      	str	r2, [r6, #4]
 800a35c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a35e:	3301      	adds	r3, #1
 800a360:	3202      	adds	r2, #2
 800a362:	2b07      	cmp	r3, #7
 800a364:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800a368:	f300 813f 	bgt.w	800a5ea <_vfiprintf_r+0x796>
 800a36c:	3608      	adds	r6, #8
 800a36e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a370:	2b80      	cmp	r3, #128	; 0x80
 800a372:	d11f      	bne.n	800a3b4 <_vfiprintf_r+0x560>
 800a374:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800a378:	1a9c      	subs	r4, r3, r2
 800a37a:	2c00      	cmp	r4, #0
 800a37c:	dd1a      	ble.n	800a3b4 <_vfiprintf_r+0x560>
 800a37e:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 800a382:	4893      	ldr	r0, [pc, #588]	; (800a5d0 <_vfiprintf_r+0x77c>)
 800a384:	2c10      	cmp	r4, #16
 800a386:	f103 0301 	add.w	r3, r3, #1
 800a38a:	f106 0108 	add.w	r1, r6, #8
 800a38e:	6030      	str	r0, [r6, #0]
 800a390:	f300 8134 	bgt.w	800a5fc <_vfiprintf_r+0x7a8>
 800a394:	6074      	str	r4, [r6, #4]
 800a396:	2b07      	cmp	r3, #7
 800a398:	4414      	add	r4, r2
 800a39a:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800a39e:	f340 813f 	ble.w	800a620 <_vfiprintf_r+0x7cc>
 800a3a2:	4639      	mov	r1, r7
 800a3a4:	4648      	mov	r0, r9
 800a3a6:	aa0e      	add	r2, sp, #56	; 0x38
 800a3a8:	f7ff fd21 	bl	8009dee <__sprint_r>
 800a3ac:	2800      	cmp	r0, #0
 800a3ae:	f040 8172 	bne.w	800a696 <_vfiprintf_r+0x842>
 800a3b2:	ae11      	add	r6, sp, #68	; 0x44
 800a3b4:	9b01      	ldr	r3, [sp, #4]
 800a3b6:	1aec      	subs	r4, r5, r3
 800a3b8:	2c00      	cmp	r4, #0
 800a3ba:	dd1a      	ble.n	800a3f2 <_vfiprintf_r+0x59e>
 800a3bc:	4d84      	ldr	r5, [pc, #528]	; (800a5d0 <_vfiprintf_r+0x77c>)
 800a3be:	2c10      	cmp	r4, #16
 800a3c0:	e9dd 310f 	ldrd	r3, r1, [sp, #60]	; 0x3c
 800a3c4:	f106 0208 	add.w	r2, r6, #8
 800a3c8:	f103 0301 	add.w	r3, r3, #1
 800a3cc:	6035      	str	r5, [r6, #0]
 800a3ce:	f300 8129 	bgt.w	800a624 <_vfiprintf_r+0x7d0>
 800a3d2:	6074      	str	r4, [r6, #4]
 800a3d4:	2b07      	cmp	r3, #7
 800a3d6:	440c      	add	r4, r1
 800a3d8:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800a3dc:	f340 8133 	ble.w	800a646 <_vfiprintf_r+0x7f2>
 800a3e0:	4639      	mov	r1, r7
 800a3e2:	4648      	mov	r0, r9
 800a3e4:	aa0e      	add	r2, sp, #56	; 0x38
 800a3e6:	f7ff fd02 	bl	8009dee <__sprint_r>
 800a3ea:	2800      	cmp	r0, #0
 800a3ec:	f040 8153 	bne.w	800a696 <_vfiprintf_r+0x842>
 800a3f0:	ae11      	add	r6, sp, #68	; 0x44
 800a3f2:	9b01      	ldr	r3, [sp, #4]
 800a3f4:	9810      	ldr	r0, [sp, #64]	; 0x40
 800a3f6:	6073      	str	r3, [r6, #4]
 800a3f8:	4418      	add	r0, r3
 800a3fa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a3fc:	f8c6 8000 	str.w	r8, [r6]
 800a400:	3301      	adds	r3, #1
 800a402:	2b07      	cmp	r3, #7
 800a404:	9010      	str	r0, [sp, #64]	; 0x40
 800a406:	930f      	str	r3, [sp, #60]	; 0x3c
 800a408:	f300 811f 	bgt.w	800a64a <_vfiprintf_r+0x7f6>
 800a40c:	f106 0308 	add.w	r3, r6, #8
 800a410:	f01a 0f04 	tst.w	sl, #4
 800a414:	f040 8121 	bne.w	800a65a <_vfiprintf_r+0x806>
 800a418:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 800a41c:	9905      	ldr	r1, [sp, #20]
 800a41e:	428a      	cmp	r2, r1
 800a420:	bfac      	ite	ge
 800a422:	189b      	addge	r3, r3, r2
 800a424:	185b      	addlt	r3, r3, r1
 800a426:	9303      	str	r3, [sp, #12]
 800a428:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a42a:	b13b      	cbz	r3, 800a43c <_vfiprintf_r+0x5e8>
 800a42c:	4639      	mov	r1, r7
 800a42e:	4648      	mov	r0, r9
 800a430:	aa0e      	add	r2, sp, #56	; 0x38
 800a432:	f7ff fcdc 	bl	8009dee <__sprint_r>
 800a436:	2800      	cmp	r0, #0
 800a438:	f040 812d 	bne.w	800a696 <_vfiprintf_r+0x842>
 800a43c:	2300      	movs	r3, #0
 800a43e:	465c      	mov	r4, fp
 800a440:	930f      	str	r3, [sp, #60]	; 0x3c
 800a442:	ae11      	add	r6, sp, #68	; 0x44
 800a444:	e565      	b.n	8009f12 <_vfiprintf_r+0xbe>
 800a446:	4640      	mov	r0, r8
 800a448:	f7f5 fe82 	bl	8000150 <strlen>
 800a44c:	9001      	str	r0, [sp, #4]
 800a44e:	e736      	b.n	800a2be <_vfiprintf_r+0x46a>
 800a450:	f04a 0a10 	orr.w	sl, sl, #16
 800a454:	f01a 0f20 	tst.w	sl, #32
 800a458:	d006      	beq.n	800a468 <_vfiprintf_r+0x614>
 800a45a:	3407      	adds	r4, #7
 800a45c:	f024 0b07 	bic.w	fp, r4, #7
 800a460:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800a464:	2301      	movs	r3, #1
 800a466:	e6dc      	b.n	800a222 <_vfiprintf_r+0x3ce>
 800a468:	f01a 0f10 	tst.w	sl, #16
 800a46c:	f104 0b04 	add.w	fp, r4, #4
 800a470:	d001      	beq.n	800a476 <_vfiprintf_r+0x622>
 800a472:	6824      	ldr	r4, [r4, #0]
 800a474:	e003      	b.n	800a47e <_vfiprintf_r+0x62a>
 800a476:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800a47a:	d002      	beq.n	800a482 <_vfiprintf_r+0x62e>
 800a47c:	8824      	ldrh	r4, [r4, #0]
 800a47e:	2500      	movs	r5, #0
 800a480:	e7f0      	b.n	800a464 <_vfiprintf_r+0x610>
 800a482:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800a486:	d0f4      	beq.n	800a472 <_vfiprintf_r+0x61e>
 800a488:	7824      	ldrb	r4, [r4, #0]
 800a48a:	e7f8      	b.n	800a47e <_vfiprintf_r+0x62a>
 800a48c:	4a51      	ldr	r2, [pc, #324]	; (800a5d4 <_vfiprintf_r+0x780>)
 800a48e:	e5d6      	b.n	800a03e <_vfiprintf_r+0x1ea>
 800a490:	f01a 0f10 	tst.w	sl, #16
 800a494:	f104 0b04 	add.w	fp, r4, #4
 800a498:	d001      	beq.n	800a49e <_vfiprintf_r+0x64a>
 800a49a:	6824      	ldr	r4, [r4, #0]
 800a49c:	e003      	b.n	800a4a6 <_vfiprintf_r+0x652>
 800a49e:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800a4a2:	d002      	beq.n	800a4aa <_vfiprintf_r+0x656>
 800a4a4:	8824      	ldrh	r4, [r4, #0]
 800a4a6:	2500      	movs	r5, #0
 800a4a8:	e5d3      	b.n	800a052 <_vfiprintf_r+0x1fe>
 800a4aa:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800a4ae:	d0f4      	beq.n	800a49a <_vfiprintf_r+0x646>
 800a4b0:	7824      	ldrb	r4, [r4, #0]
 800a4b2:	e7f8      	b.n	800a4a6 <_vfiprintf_r+0x652>
 800a4b4:	2d00      	cmp	r5, #0
 800a4b6:	bf08      	it	eq
 800a4b8:	2c0a      	cmpeq	r4, #10
 800a4ba:	d205      	bcs.n	800a4c8 <_vfiprintf_r+0x674>
 800a4bc:	3430      	adds	r4, #48	; 0x30
 800a4be:	f88d 40e7 	strb.w	r4, [sp, #231]	; 0xe7
 800a4c2:	f10d 08e7 	add.w	r8, sp, #231	; 0xe7
 800a4c6:	e13b      	b.n	800a740 <_vfiprintf_r+0x8ec>
 800a4c8:	f04f 0a00 	mov.w	sl, #0
 800a4cc:	ab3a      	add	r3, sp, #232	; 0xe8
 800a4ce:	9309      	str	r3, [sp, #36]	; 0x24
 800a4d0:	9b05      	ldr	r3, [sp, #20]
 800a4d2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a4d6:	930b      	str	r3, [sp, #44]	; 0x2c
 800a4d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a4da:	220a      	movs	r2, #10
 800a4dc:	4620      	mov	r0, r4
 800a4de:	4629      	mov	r1, r5
 800a4e0:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 800a4e4:	2300      	movs	r3, #0
 800a4e6:	f7f6 fb1f 	bl	8000b28 <__aeabi_uldivmod>
 800a4ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a4ec:	3230      	adds	r2, #48	; 0x30
 800a4ee:	f803 2c01 	strb.w	r2, [r3, #-1]
 800a4f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a4f4:	f10a 0a01 	add.w	sl, sl, #1
 800a4f8:	b1d3      	cbz	r3, 800a530 <_vfiprintf_r+0x6dc>
 800a4fa:	9b07      	ldr	r3, [sp, #28]
 800a4fc:	781b      	ldrb	r3, [r3, #0]
 800a4fe:	4553      	cmp	r3, sl
 800a500:	d116      	bne.n	800a530 <_vfiprintf_r+0x6dc>
 800a502:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
 800a506:	d013      	beq.n	800a530 <_vfiprintf_r+0x6dc>
 800a508:	2d00      	cmp	r5, #0
 800a50a:	bf08      	it	eq
 800a50c:	2c0a      	cmpeq	r4, #10
 800a50e:	d30f      	bcc.n	800a530 <_vfiprintf_r+0x6dc>
 800a510:	9b08      	ldr	r3, [sp, #32]
 800a512:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a514:	eba8 0803 	sub.w	r8, r8, r3
 800a518:	461a      	mov	r2, r3
 800a51a:	4640      	mov	r0, r8
 800a51c:	f7ff fbd9 	bl	8009cd2 <strncpy>
 800a520:	9b07      	ldr	r3, [sp, #28]
 800a522:	785b      	ldrb	r3, [r3, #1]
 800a524:	b1a3      	cbz	r3, 800a550 <_vfiprintf_r+0x6fc>
 800a526:	f04f 0a00 	mov.w	sl, #0
 800a52a:	9b07      	ldr	r3, [sp, #28]
 800a52c:	3301      	adds	r3, #1
 800a52e:	9307      	str	r3, [sp, #28]
 800a530:	220a      	movs	r2, #10
 800a532:	2300      	movs	r3, #0
 800a534:	4620      	mov	r0, r4
 800a536:	4629      	mov	r1, r5
 800a538:	f7f6 faf6 	bl	8000b28 <__aeabi_uldivmod>
 800a53c:	2d00      	cmp	r5, #0
 800a53e:	bf08      	it	eq
 800a540:	2c0a      	cmpeq	r4, #10
 800a542:	f0c0 80fd 	bcc.w	800a740 <_vfiprintf_r+0x8ec>
 800a546:	4604      	mov	r4, r0
 800a548:	460d      	mov	r5, r1
 800a54a:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
 800a54e:	e7c3      	b.n	800a4d8 <_vfiprintf_r+0x684>
 800a550:	469a      	mov	sl, r3
 800a552:	e7ed      	b.n	800a530 <_vfiprintf_r+0x6dc>
 800a554:	9a06      	ldr	r2, [sp, #24]
 800a556:	f004 030f 	and.w	r3, r4, #15
 800a55a:	5cd3      	ldrb	r3, [r2, r3]
 800a55c:	092a      	lsrs	r2, r5, #4
 800a55e:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800a562:	0923      	lsrs	r3, r4, #4
 800a564:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
 800a568:	461c      	mov	r4, r3
 800a56a:	4615      	mov	r5, r2
 800a56c:	ea54 0305 	orrs.w	r3, r4, r5
 800a570:	d1f0      	bne.n	800a554 <_vfiprintf_r+0x700>
 800a572:	e0e5      	b.n	800a740 <_vfiprintf_r+0x8ec>
 800a574:	b933      	cbnz	r3, 800a584 <_vfiprintf_r+0x730>
 800a576:	f01a 0f01 	tst.w	sl, #1
 800a57a:	d003      	beq.n	800a584 <_vfiprintf_r+0x730>
 800a57c:	2330      	movs	r3, #48	; 0x30
 800a57e:	f88d 30e7 	strb.w	r3, [sp, #231]	; 0xe7
 800a582:	e79e      	b.n	800a4c2 <_vfiprintf_r+0x66e>
 800a584:	f10d 08e8 	add.w	r8, sp, #232	; 0xe8
 800a588:	e0da      	b.n	800a740 <_vfiprintf_r+0x8ec>
 800a58a:	2b00      	cmp	r3, #0
 800a58c:	f000 80a4 	beq.w	800a6d8 <_vfiprintf_r+0x884>
 800a590:	2100      	movs	r1, #0
 800a592:	46a3      	mov	fp, r4
 800a594:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 800a598:	f88d 1033 	strb.w	r1, [sp, #51]	; 0x33
 800a59c:	e5e8      	b.n	800a170 <_vfiprintf_r+0x31c>
 800a59e:	4605      	mov	r5, r0
 800a5a0:	e68d      	b.n	800a2be <_vfiprintf_r+0x46a>
 800a5a2:	2010      	movs	r0, #16
 800a5a4:	2b07      	cmp	r3, #7
 800a5a6:	4402      	add	r2, r0
 800a5a8:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800a5ac:	6070      	str	r0, [r6, #4]
 800a5ae:	dd07      	ble.n	800a5c0 <_vfiprintf_r+0x76c>
 800a5b0:	4639      	mov	r1, r7
 800a5b2:	4648      	mov	r0, r9
 800a5b4:	aa0e      	add	r2, sp, #56	; 0x38
 800a5b6:	f7ff fc1a 	bl	8009dee <__sprint_r>
 800a5ba:	2800      	cmp	r0, #0
 800a5bc:	d16b      	bne.n	800a696 <_vfiprintf_r+0x842>
 800a5be:	a911      	add	r1, sp, #68	; 0x44
 800a5c0:	460e      	mov	r6, r1
 800a5c2:	3c10      	subs	r4, #16
 800a5c4:	e696      	b.n	800a2f4 <_vfiprintf_r+0x4a0>
 800a5c6:	460e      	mov	r6, r1
 800a5c8:	e6af      	b.n	800a32a <_vfiprintf_r+0x4d6>
 800a5ca:	bf00      	nop
 800a5cc:	0800b624 	.word	0x0800b624
 800a5d0:	0800b634 	.word	0x0800b634
 800a5d4:	0800b3f5 	.word	0x0800b3f5
 800a5d8:	4639      	mov	r1, r7
 800a5da:	4648      	mov	r0, r9
 800a5dc:	aa0e      	add	r2, sp, #56	; 0x38
 800a5de:	f7ff fc06 	bl	8009dee <__sprint_r>
 800a5e2:	2800      	cmp	r0, #0
 800a5e4:	d157      	bne.n	800a696 <_vfiprintf_r+0x842>
 800a5e6:	ae11      	add	r6, sp, #68	; 0x44
 800a5e8:	e6b1      	b.n	800a34e <_vfiprintf_r+0x4fa>
 800a5ea:	4639      	mov	r1, r7
 800a5ec:	4648      	mov	r0, r9
 800a5ee:	aa0e      	add	r2, sp, #56	; 0x38
 800a5f0:	f7ff fbfd 	bl	8009dee <__sprint_r>
 800a5f4:	2800      	cmp	r0, #0
 800a5f6:	d14e      	bne.n	800a696 <_vfiprintf_r+0x842>
 800a5f8:	ae11      	add	r6, sp, #68	; 0x44
 800a5fa:	e6b8      	b.n	800a36e <_vfiprintf_r+0x51a>
 800a5fc:	2010      	movs	r0, #16
 800a5fe:	2b07      	cmp	r3, #7
 800a600:	4402      	add	r2, r0
 800a602:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800a606:	6070      	str	r0, [r6, #4]
 800a608:	dd07      	ble.n	800a61a <_vfiprintf_r+0x7c6>
 800a60a:	4639      	mov	r1, r7
 800a60c:	4648      	mov	r0, r9
 800a60e:	aa0e      	add	r2, sp, #56	; 0x38
 800a610:	f7ff fbed 	bl	8009dee <__sprint_r>
 800a614:	2800      	cmp	r0, #0
 800a616:	d13e      	bne.n	800a696 <_vfiprintf_r+0x842>
 800a618:	a911      	add	r1, sp, #68	; 0x44
 800a61a:	460e      	mov	r6, r1
 800a61c:	3c10      	subs	r4, #16
 800a61e:	e6ae      	b.n	800a37e <_vfiprintf_r+0x52a>
 800a620:	460e      	mov	r6, r1
 800a622:	e6c7      	b.n	800a3b4 <_vfiprintf_r+0x560>
 800a624:	2010      	movs	r0, #16
 800a626:	2b07      	cmp	r3, #7
 800a628:	4401      	add	r1, r0
 800a62a:	e9cd 310f 	strd	r3, r1, [sp, #60]	; 0x3c
 800a62e:	6070      	str	r0, [r6, #4]
 800a630:	dd06      	ble.n	800a640 <_vfiprintf_r+0x7ec>
 800a632:	4639      	mov	r1, r7
 800a634:	4648      	mov	r0, r9
 800a636:	aa0e      	add	r2, sp, #56	; 0x38
 800a638:	f7ff fbd9 	bl	8009dee <__sprint_r>
 800a63c:	bb58      	cbnz	r0, 800a696 <_vfiprintf_r+0x842>
 800a63e:	aa11      	add	r2, sp, #68	; 0x44
 800a640:	4616      	mov	r6, r2
 800a642:	3c10      	subs	r4, #16
 800a644:	e6bb      	b.n	800a3be <_vfiprintf_r+0x56a>
 800a646:	4616      	mov	r6, r2
 800a648:	e6d3      	b.n	800a3f2 <_vfiprintf_r+0x59e>
 800a64a:	4639      	mov	r1, r7
 800a64c:	4648      	mov	r0, r9
 800a64e:	aa0e      	add	r2, sp, #56	; 0x38
 800a650:	f7ff fbcd 	bl	8009dee <__sprint_r>
 800a654:	b9f8      	cbnz	r0, 800a696 <_vfiprintf_r+0x842>
 800a656:	ab11      	add	r3, sp, #68	; 0x44
 800a658:	e6da      	b.n	800a410 <_vfiprintf_r+0x5bc>
 800a65a:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 800a65e:	1a54      	subs	r4, r2, r1
 800a660:	2c00      	cmp	r4, #0
 800a662:	f77f aed9 	ble.w	800a418 <_vfiprintf_r+0x5c4>
 800a666:	2610      	movs	r6, #16
 800a668:	4d39      	ldr	r5, [pc, #228]	; (800a750 <_vfiprintf_r+0x8fc>)
 800a66a:	2c10      	cmp	r4, #16
 800a66c:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	; 0x3c
 800a670:	601d      	str	r5, [r3, #0]
 800a672:	f102 0201 	add.w	r2, r2, #1
 800a676:	dc1d      	bgt.n	800a6b4 <_vfiprintf_r+0x860>
 800a678:	605c      	str	r4, [r3, #4]
 800a67a:	2a07      	cmp	r2, #7
 800a67c:	440c      	add	r4, r1
 800a67e:	e9cd 240f 	strd	r2, r4, [sp, #60]	; 0x3c
 800a682:	f77f aec9 	ble.w	800a418 <_vfiprintf_r+0x5c4>
 800a686:	4639      	mov	r1, r7
 800a688:	4648      	mov	r0, r9
 800a68a:	aa0e      	add	r2, sp, #56	; 0x38
 800a68c:	f7ff fbaf 	bl	8009dee <__sprint_r>
 800a690:	2800      	cmp	r0, #0
 800a692:	f43f aec1 	beq.w	800a418 <_vfiprintf_r+0x5c4>
 800a696:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a698:	07d9      	lsls	r1, r3, #31
 800a69a:	d405      	bmi.n	800a6a8 <_vfiprintf_r+0x854>
 800a69c:	89bb      	ldrh	r3, [r7, #12]
 800a69e:	059a      	lsls	r2, r3, #22
 800a6a0:	d402      	bmi.n	800a6a8 <_vfiprintf_r+0x854>
 800a6a2:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800a6a4:	f7fe fd1d 	bl	80090e2 <__retarget_lock_release_recursive>
 800a6a8:	89bb      	ldrh	r3, [r7, #12]
 800a6aa:	065b      	lsls	r3, r3, #25
 800a6ac:	f57f ac03 	bpl.w	8009eb6 <_vfiprintf_r+0x62>
 800a6b0:	f7ff bbfe 	b.w	8009eb0 <_vfiprintf_r+0x5c>
 800a6b4:	3110      	adds	r1, #16
 800a6b6:	2a07      	cmp	r2, #7
 800a6b8:	e9cd 210f 	strd	r2, r1, [sp, #60]	; 0x3c
 800a6bc:	605e      	str	r6, [r3, #4]
 800a6be:	dc02      	bgt.n	800a6c6 <_vfiprintf_r+0x872>
 800a6c0:	3308      	adds	r3, #8
 800a6c2:	3c10      	subs	r4, #16
 800a6c4:	e7d1      	b.n	800a66a <_vfiprintf_r+0x816>
 800a6c6:	4639      	mov	r1, r7
 800a6c8:	4648      	mov	r0, r9
 800a6ca:	aa0e      	add	r2, sp, #56	; 0x38
 800a6cc:	f7ff fb8f 	bl	8009dee <__sprint_r>
 800a6d0:	2800      	cmp	r0, #0
 800a6d2:	d1e0      	bne.n	800a696 <_vfiprintf_r+0x842>
 800a6d4:	ab11      	add	r3, sp, #68	; 0x44
 800a6d6:	e7f4      	b.n	800a6c2 <_vfiprintf_r+0x86e>
 800a6d8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a6da:	b913      	cbnz	r3, 800a6e2 <_vfiprintf_r+0x88e>
 800a6dc:	2300      	movs	r3, #0
 800a6de:	930f      	str	r3, [sp, #60]	; 0x3c
 800a6e0:	e7d9      	b.n	800a696 <_vfiprintf_r+0x842>
 800a6e2:	4639      	mov	r1, r7
 800a6e4:	4648      	mov	r0, r9
 800a6e6:	aa0e      	add	r2, sp, #56	; 0x38
 800a6e8:	f7ff fb81 	bl	8009dee <__sprint_r>
 800a6ec:	2800      	cmp	r0, #0
 800a6ee:	d0f5      	beq.n	800a6dc <_vfiprintf_r+0x888>
 800a6f0:	e7d1      	b.n	800a696 <_vfiprintf_r+0x842>
 800a6f2:	ea54 0205 	orrs.w	r2, r4, r5
 800a6f6:	f8cd a014 	str.w	sl, [sp, #20]
 800a6fa:	f43f ada4 	beq.w	800a246 <_vfiprintf_r+0x3f2>
 800a6fe:	2b01      	cmp	r3, #1
 800a700:	f43f aed8 	beq.w	800a4b4 <_vfiprintf_r+0x660>
 800a704:	2b02      	cmp	r3, #2
 800a706:	f10d 08e8 	add.w	r8, sp, #232	; 0xe8
 800a70a:	f43f af23 	beq.w	800a554 <_vfiprintf_r+0x700>
 800a70e:	08e2      	lsrs	r2, r4, #3
 800a710:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
 800a714:	08e8      	lsrs	r0, r5, #3
 800a716:	f004 0307 	and.w	r3, r4, #7
 800a71a:	4605      	mov	r5, r0
 800a71c:	4614      	mov	r4, r2
 800a71e:	3330      	adds	r3, #48	; 0x30
 800a720:	ea54 0205 	orrs.w	r2, r4, r5
 800a724:	4641      	mov	r1, r8
 800a726:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800a72a:	d1f0      	bne.n	800a70e <_vfiprintf_r+0x8ba>
 800a72c:	9a05      	ldr	r2, [sp, #20]
 800a72e:	07d0      	lsls	r0, r2, #31
 800a730:	d506      	bpl.n	800a740 <_vfiprintf_r+0x8ec>
 800a732:	2b30      	cmp	r3, #48	; 0x30
 800a734:	d004      	beq.n	800a740 <_vfiprintf_r+0x8ec>
 800a736:	2330      	movs	r3, #48	; 0x30
 800a738:	f808 3c01 	strb.w	r3, [r8, #-1]
 800a73c:	f1a1 0802 	sub.w	r8, r1, #2
 800a740:	ab3a      	add	r3, sp, #232	; 0xe8
 800a742:	eba3 0308 	sub.w	r3, r3, r8
 800a746:	9d01      	ldr	r5, [sp, #4]
 800a748:	f8dd a014 	ldr.w	sl, [sp, #20]
 800a74c:	9301      	str	r3, [sp, #4]
 800a74e:	e5b6      	b.n	800a2be <_vfiprintf_r+0x46a>
 800a750:	0800b624 	.word	0x0800b624

0800a754 <__sbprintf>:
 800a754:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a756:	461f      	mov	r7, r3
 800a758:	898b      	ldrh	r3, [r1, #12]
 800a75a:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 800a75e:	f023 0302 	bic.w	r3, r3, #2
 800a762:	f8ad 300c 	strh.w	r3, [sp, #12]
 800a766:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800a768:	4615      	mov	r5, r2
 800a76a:	9319      	str	r3, [sp, #100]	; 0x64
 800a76c:	89cb      	ldrh	r3, [r1, #14]
 800a76e:	4606      	mov	r6, r0
 800a770:	f8ad 300e 	strh.w	r3, [sp, #14]
 800a774:	69cb      	ldr	r3, [r1, #28]
 800a776:	a816      	add	r0, sp, #88	; 0x58
 800a778:	9307      	str	r3, [sp, #28]
 800a77a:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 800a77c:	460c      	mov	r4, r1
 800a77e:	9309      	str	r3, [sp, #36]	; 0x24
 800a780:	ab1a      	add	r3, sp, #104	; 0x68
 800a782:	9300      	str	r3, [sp, #0]
 800a784:	9304      	str	r3, [sp, #16]
 800a786:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a78a:	9302      	str	r3, [sp, #8]
 800a78c:	9305      	str	r3, [sp, #20]
 800a78e:	2300      	movs	r3, #0
 800a790:	9306      	str	r3, [sp, #24]
 800a792:	f7fe fca3 	bl	80090dc <__retarget_lock_init_recursive>
 800a796:	462a      	mov	r2, r5
 800a798:	463b      	mov	r3, r7
 800a79a:	4669      	mov	r1, sp
 800a79c:	4630      	mov	r0, r6
 800a79e:	f7ff fb59 	bl	8009e54 <_vfiprintf_r>
 800a7a2:	1e05      	subs	r5, r0, #0
 800a7a4:	db07      	blt.n	800a7b6 <__sbprintf+0x62>
 800a7a6:	4669      	mov	r1, sp
 800a7a8:	4630      	mov	r0, r6
 800a7aa:	f7fe f96d 	bl	8008a88 <_fflush_r>
 800a7ae:	2800      	cmp	r0, #0
 800a7b0:	bf18      	it	ne
 800a7b2:	f04f 35ff 	movne.w	r5, #4294967295	; 0xffffffff
 800a7b6:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800a7ba:	9816      	ldr	r0, [sp, #88]	; 0x58
 800a7bc:	065b      	lsls	r3, r3, #25
 800a7be:	bf42      	ittt	mi
 800a7c0:	89a3      	ldrhmi	r3, [r4, #12]
 800a7c2:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 800a7c6:	81a3      	strhmi	r3, [r4, #12]
 800a7c8:	f7fe fc89 	bl	80090de <__retarget_lock_close_recursive>
 800a7cc:	4628      	mov	r0, r5
 800a7ce:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 800a7d2:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800a7d4 <__swbuf_r>:
 800a7d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a7d6:	460e      	mov	r6, r1
 800a7d8:	4614      	mov	r4, r2
 800a7da:	4605      	mov	r5, r0
 800a7dc:	b118      	cbz	r0, 800a7e6 <__swbuf_r+0x12>
 800a7de:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800a7e0:	b90b      	cbnz	r3, 800a7e6 <__swbuf_r+0x12>
 800a7e2:	f7fe f9bd 	bl	8008b60 <__sinit>
 800a7e6:	69a3      	ldr	r3, [r4, #24]
 800a7e8:	60a3      	str	r3, [r4, #8]
 800a7ea:	89a3      	ldrh	r3, [r4, #12]
 800a7ec:	0719      	lsls	r1, r3, #28
 800a7ee:	d529      	bpl.n	800a844 <__swbuf_r+0x70>
 800a7f0:	6923      	ldr	r3, [r4, #16]
 800a7f2:	b33b      	cbz	r3, 800a844 <__swbuf_r+0x70>
 800a7f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a7f8:	b2f6      	uxtb	r6, r6
 800a7fa:	049a      	lsls	r2, r3, #18
 800a7fc:	4637      	mov	r7, r6
 800a7fe:	d52a      	bpl.n	800a856 <__swbuf_r+0x82>
 800a800:	6823      	ldr	r3, [r4, #0]
 800a802:	6920      	ldr	r0, [r4, #16]
 800a804:	1a18      	subs	r0, r3, r0
 800a806:	6963      	ldr	r3, [r4, #20]
 800a808:	4283      	cmp	r3, r0
 800a80a:	dc04      	bgt.n	800a816 <__swbuf_r+0x42>
 800a80c:	4621      	mov	r1, r4
 800a80e:	4628      	mov	r0, r5
 800a810:	f7fe f93a 	bl	8008a88 <_fflush_r>
 800a814:	b9e0      	cbnz	r0, 800a850 <__swbuf_r+0x7c>
 800a816:	68a3      	ldr	r3, [r4, #8]
 800a818:	3001      	adds	r0, #1
 800a81a:	3b01      	subs	r3, #1
 800a81c:	60a3      	str	r3, [r4, #8]
 800a81e:	6823      	ldr	r3, [r4, #0]
 800a820:	1c5a      	adds	r2, r3, #1
 800a822:	6022      	str	r2, [r4, #0]
 800a824:	701e      	strb	r6, [r3, #0]
 800a826:	6963      	ldr	r3, [r4, #20]
 800a828:	4283      	cmp	r3, r0
 800a82a:	d004      	beq.n	800a836 <__swbuf_r+0x62>
 800a82c:	89a3      	ldrh	r3, [r4, #12]
 800a82e:	07db      	lsls	r3, r3, #31
 800a830:	d506      	bpl.n	800a840 <__swbuf_r+0x6c>
 800a832:	2e0a      	cmp	r6, #10
 800a834:	d104      	bne.n	800a840 <__swbuf_r+0x6c>
 800a836:	4621      	mov	r1, r4
 800a838:	4628      	mov	r0, r5
 800a83a:	f7fe f925 	bl	8008a88 <_fflush_r>
 800a83e:	b938      	cbnz	r0, 800a850 <__swbuf_r+0x7c>
 800a840:	4638      	mov	r0, r7
 800a842:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a844:	4621      	mov	r1, r4
 800a846:	4628      	mov	r0, r5
 800a848:	f7fd f9da 	bl	8007c00 <__swsetup_r>
 800a84c:	2800      	cmp	r0, #0
 800a84e:	d0d1      	beq.n	800a7f4 <__swbuf_r+0x20>
 800a850:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800a854:	e7f4      	b.n	800a840 <__swbuf_r+0x6c>
 800a856:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800a85a:	81a3      	strh	r3, [r4, #12]
 800a85c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a85e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a862:	6663      	str	r3, [r4, #100]	; 0x64
 800a864:	e7cc      	b.n	800a800 <__swbuf_r+0x2c>
	...

0800a868 <_write_r>:
 800a868:	b538      	push	{r3, r4, r5, lr}
 800a86a:	4604      	mov	r4, r0
 800a86c:	4608      	mov	r0, r1
 800a86e:	4611      	mov	r1, r2
 800a870:	2200      	movs	r2, #0
 800a872:	4d05      	ldr	r5, [pc, #20]	; (800a888 <_write_r+0x20>)
 800a874:	602a      	str	r2, [r5, #0]
 800a876:	461a      	mov	r2, r3
 800a878:	f7f7 fa1e 	bl	8001cb8 <_write>
 800a87c:	1c43      	adds	r3, r0, #1
 800a87e:	d102      	bne.n	800a886 <_write_r+0x1e>
 800a880:	682b      	ldr	r3, [r5, #0]
 800a882:	b103      	cbz	r3, 800a886 <_write_r+0x1e>
 800a884:	6023      	str	r3, [r4, #0]
 800a886:	bd38      	pop	{r3, r4, r5, pc}
 800a888:	20000fd8 	.word	0x20000fd8

0800a88c <__register_exitproc>:
 800a88c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a890:	4d1c      	ldr	r5, [pc, #112]	; (800a904 <__register_exitproc+0x78>)
 800a892:	4606      	mov	r6, r0
 800a894:	6828      	ldr	r0, [r5, #0]
 800a896:	4698      	mov	r8, r3
 800a898:	460f      	mov	r7, r1
 800a89a:	4691      	mov	r9, r2
 800a89c:	f7fe fc20 	bl	80090e0 <__retarget_lock_acquire_recursive>
 800a8a0:	4b19      	ldr	r3, [pc, #100]	; (800a908 <__register_exitproc+0x7c>)
 800a8a2:	4628      	mov	r0, r5
 800a8a4:	681b      	ldr	r3, [r3, #0]
 800a8a6:	f8d3 4148 	ldr.w	r4, [r3, #328]	; 0x148
 800a8aa:	b91c      	cbnz	r4, 800a8b4 <__register_exitproc+0x28>
 800a8ac:	f503 74a6 	add.w	r4, r3, #332	; 0x14c
 800a8b0:	f8c3 4148 	str.w	r4, [r3, #328]	; 0x148
 800a8b4:	6865      	ldr	r5, [r4, #4]
 800a8b6:	6800      	ldr	r0, [r0, #0]
 800a8b8:	2d1f      	cmp	r5, #31
 800a8ba:	dd05      	ble.n	800a8c8 <__register_exitproc+0x3c>
 800a8bc:	f7fe fc11 	bl	80090e2 <__retarget_lock_release_recursive>
 800a8c0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a8c4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a8c8:	b19e      	cbz	r6, 800a8f2 <__register_exitproc+0x66>
 800a8ca:	2201      	movs	r2, #1
 800a8cc:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 800a8d0:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
 800a8d4:	f8d4 3188 	ldr.w	r3, [r4, #392]	; 0x188
 800a8d8:	40aa      	lsls	r2, r5
 800a8da:	4313      	orrs	r3, r2
 800a8dc:	2e02      	cmp	r6, #2
 800a8de:	f8c4 3188 	str.w	r3, [r4, #392]	; 0x188
 800a8e2:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
 800a8e6:	bf02      	ittt	eq
 800a8e8:	f8d4 318c 	ldreq.w	r3, [r4, #396]	; 0x18c
 800a8ec:	431a      	orreq	r2, r3
 800a8ee:	f8c4 218c 	streq.w	r2, [r4, #396]	; 0x18c
 800a8f2:	1c6b      	adds	r3, r5, #1
 800a8f4:	3502      	adds	r5, #2
 800a8f6:	6063      	str	r3, [r4, #4]
 800a8f8:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
 800a8fc:	f7fe fbf1 	bl	80090e2 <__retarget_lock_release_recursive>
 800a900:	2000      	movs	r0, #0
 800a902:	e7df      	b.n	800a8c4 <__register_exitproc+0x38>
 800a904:	20000868 	.word	0x20000868
 800a908:	0800b3d0 	.word	0x0800b3d0

0800a90c <__assert_func>:
 800a90c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a90e:	4614      	mov	r4, r2
 800a910:	461a      	mov	r2, r3
 800a912:	4b09      	ldr	r3, [pc, #36]	; (800a938 <__assert_func+0x2c>)
 800a914:	4605      	mov	r5, r0
 800a916:	681b      	ldr	r3, [r3, #0]
 800a918:	68d8      	ldr	r0, [r3, #12]
 800a91a:	b14c      	cbz	r4, 800a930 <__assert_func+0x24>
 800a91c:	4b07      	ldr	r3, [pc, #28]	; (800a93c <__assert_func+0x30>)
 800a91e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a922:	9100      	str	r1, [sp, #0]
 800a924:	462b      	mov	r3, r5
 800a926:	4906      	ldr	r1, [pc, #24]	; (800a940 <__assert_func+0x34>)
 800a928:	f000 f8a4 	bl	800aa74 <fiprintf>
 800a92c:	f000 f99f 	bl	800ac6e <abort>
 800a930:	4b04      	ldr	r3, [pc, #16]	; (800a944 <__assert_func+0x38>)
 800a932:	461c      	mov	r4, r3
 800a934:	e7f3      	b.n	800a91e <__assert_func+0x12>
 800a936:	bf00      	nop
 800a938:	2000002c 	.word	0x2000002c
 800a93c:	0800b644 	.word	0x0800b644
 800a940:	0800b651 	.word	0x0800b651
 800a944:	0800b67f 	.word	0x0800b67f

0800a948 <_calloc_r>:
 800a948:	b510      	push	{r4, lr}
 800a94a:	4351      	muls	r1, r2
 800a94c:	f7fa f96c 	bl	8004c28 <_malloc_r>
 800a950:	4604      	mov	r4, r0
 800a952:	b198      	cbz	r0, 800a97c <_calloc_r+0x34>
 800a954:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800a958:	f022 0203 	bic.w	r2, r2, #3
 800a95c:	3a04      	subs	r2, #4
 800a95e:	2a24      	cmp	r2, #36	; 0x24
 800a960:	d81b      	bhi.n	800a99a <_calloc_r+0x52>
 800a962:	2a13      	cmp	r2, #19
 800a964:	d917      	bls.n	800a996 <_calloc_r+0x4e>
 800a966:	2100      	movs	r1, #0
 800a968:	2a1b      	cmp	r2, #27
 800a96a:	e9c0 1100 	strd	r1, r1, [r0]
 800a96e:	d807      	bhi.n	800a980 <_calloc_r+0x38>
 800a970:	f100 0308 	add.w	r3, r0, #8
 800a974:	2200      	movs	r2, #0
 800a976:	e9c3 2200 	strd	r2, r2, [r3]
 800a97a:	609a      	str	r2, [r3, #8]
 800a97c:	4620      	mov	r0, r4
 800a97e:	bd10      	pop	{r4, pc}
 800a980:	2a24      	cmp	r2, #36	; 0x24
 800a982:	e9c0 1102 	strd	r1, r1, [r0, #8]
 800a986:	bf11      	iteee	ne
 800a988:	f100 0310 	addne.w	r3, r0, #16
 800a98c:	6101      	streq	r1, [r0, #16]
 800a98e:	f100 0318 	addeq.w	r3, r0, #24
 800a992:	6141      	streq	r1, [r0, #20]
 800a994:	e7ee      	b.n	800a974 <_calloc_r+0x2c>
 800a996:	4603      	mov	r3, r0
 800a998:	e7ec      	b.n	800a974 <_calloc_r+0x2c>
 800a99a:	2100      	movs	r1, #0
 800a99c:	f7fa fb86 	bl	80050ac <memset>
 800a9a0:	e7ec      	b.n	800a97c <_calloc_r+0x34>
	...

0800a9a4 <_close_r>:
 800a9a4:	b538      	push	{r3, r4, r5, lr}
 800a9a6:	2300      	movs	r3, #0
 800a9a8:	4d05      	ldr	r5, [pc, #20]	; (800a9c0 <_close_r+0x1c>)
 800a9aa:	4604      	mov	r4, r0
 800a9ac:	4608      	mov	r0, r1
 800a9ae:	602b      	str	r3, [r5, #0]
 800a9b0:	f000 fa20 	bl	800adf4 <_close>
 800a9b4:	1c43      	adds	r3, r0, #1
 800a9b6:	d102      	bne.n	800a9be <_close_r+0x1a>
 800a9b8:	682b      	ldr	r3, [r5, #0]
 800a9ba:	b103      	cbz	r3, 800a9be <_close_r+0x1a>
 800a9bc:	6023      	str	r3, [r4, #0]
 800a9be:	bd38      	pop	{r3, r4, r5, pc}
 800a9c0:	20000fd8 	.word	0x20000fd8

0800a9c4 <_fclose_r>:
 800a9c4:	b570      	push	{r4, r5, r6, lr}
 800a9c6:	4606      	mov	r6, r0
 800a9c8:	460c      	mov	r4, r1
 800a9ca:	b911      	cbnz	r1, 800a9d2 <_fclose_r+0xe>
 800a9cc:	2500      	movs	r5, #0
 800a9ce:	4628      	mov	r0, r5
 800a9d0:	bd70      	pop	{r4, r5, r6, pc}
 800a9d2:	b118      	cbz	r0, 800a9dc <_fclose_r+0x18>
 800a9d4:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800a9d6:	b90b      	cbnz	r3, 800a9dc <_fclose_r+0x18>
 800a9d8:	f7fe f8c2 	bl	8008b60 <__sinit>
 800a9dc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a9de:	07d8      	lsls	r0, r3, #31
 800a9e0:	d405      	bmi.n	800a9ee <_fclose_r+0x2a>
 800a9e2:	89a3      	ldrh	r3, [r4, #12]
 800a9e4:	0599      	lsls	r1, r3, #22
 800a9e6:	d402      	bmi.n	800a9ee <_fclose_r+0x2a>
 800a9e8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a9ea:	f7fe fb79 	bl	80090e0 <__retarget_lock_acquire_recursive>
 800a9ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a9f2:	b93b      	cbnz	r3, 800aa04 <_fclose_r+0x40>
 800a9f4:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800a9f6:	f015 0501 	ands.w	r5, r5, #1
 800a9fa:	d1e7      	bne.n	800a9cc <_fclose_r+0x8>
 800a9fc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a9fe:	f7fe fb70 	bl	80090e2 <__retarget_lock_release_recursive>
 800aa02:	e7e4      	b.n	800a9ce <_fclose_r+0xa>
 800aa04:	4621      	mov	r1, r4
 800aa06:	4630      	mov	r0, r6
 800aa08:	f7fd ffb0 	bl	800896c <__sflush_r>
 800aa0c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800aa0e:	4605      	mov	r5, r0
 800aa10:	b133      	cbz	r3, 800aa20 <_fclose_r+0x5c>
 800aa12:	4630      	mov	r0, r6
 800aa14:	69e1      	ldr	r1, [r4, #28]
 800aa16:	4798      	blx	r3
 800aa18:	2800      	cmp	r0, #0
 800aa1a:	bfb8      	it	lt
 800aa1c:	f04f 35ff 	movlt.w	r5, #4294967295	; 0xffffffff
 800aa20:	89a3      	ldrh	r3, [r4, #12]
 800aa22:	061a      	lsls	r2, r3, #24
 800aa24:	d503      	bpl.n	800aa2e <_fclose_r+0x6a>
 800aa26:	4630      	mov	r0, r6
 800aa28:	6921      	ldr	r1, [r4, #16]
 800aa2a:	f7fe f929 	bl	8008c80 <_free_r>
 800aa2e:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800aa30:	b141      	cbz	r1, 800aa44 <_fclose_r+0x80>
 800aa32:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800aa36:	4299      	cmp	r1, r3
 800aa38:	d002      	beq.n	800aa40 <_fclose_r+0x7c>
 800aa3a:	4630      	mov	r0, r6
 800aa3c:	f7fe f920 	bl	8008c80 <_free_r>
 800aa40:	2300      	movs	r3, #0
 800aa42:	6323      	str	r3, [r4, #48]	; 0x30
 800aa44:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800aa46:	b121      	cbz	r1, 800aa52 <_fclose_r+0x8e>
 800aa48:	4630      	mov	r0, r6
 800aa4a:	f7fe f919 	bl	8008c80 <_free_r>
 800aa4e:	2300      	movs	r3, #0
 800aa50:	6463      	str	r3, [r4, #68]	; 0x44
 800aa52:	f7fe f86d 	bl	8008b30 <__sfp_lock_acquire>
 800aa56:	2300      	movs	r3, #0
 800aa58:	81a3      	strh	r3, [r4, #12]
 800aa5a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800aa5c:	07db      	lsls	r3, r3, #31
 800aa5e:	d402      	bmi.n	800aa66 <_fclose_r+0xa2>
 800aa60:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800aa62:	f7fe fb3e 	bl	80090e2 <__retarget_lock_release_recursive>
 800aa66:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800aa68:	f7fe fb39 	bl	80090de <__retarget_lock_close_recursive>
 800aa6c:	f7fe f866 	bl	8008b3c <__sfp_lock_release>
 800aa70:	e7ad      	b.n	800a9ce <_fclose_r+0xa>
	...

0800aa74 <fiprintf>:
 800aa74:	b40e      	push	{r1, r2, r3}
 800aa76:	b503      	push	{r0, r1, lr}
 800aa78:	4601      	mov	r1, r0
 800aa7a:	ab03      	add	r3, sp, #12
 800aa7c:	4805      	ldr	r0, [pc, #20]	; (800aa94 <fiprintf+0x20>)
 800aa7e:	f853 2b04 	ldr.w	r2, [r3], #4
 800aa82:	6800      	ldr	r0, [r0, #0]
 800aa84:	9301      	str	r3, [sp, #4]
 800aa86:	f7ff f9e5 	bl	8009e54 <_vfiprintf_r>
 800aa8a:	b002      	add	sp, #8
 800aa8c:	f85d eb04 	ldr.w	lr, [sp], #4
 800aa90:	b003      	add	sp, #12
 800aa92:	4770      	bx	lr
 800aa94:	2000002c 	.word	0x2000002c

0800aa98 <__fputwc>:
 800aa98:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800aa9c:	4680      	mov	r8, r0
 800aa9e:	460e      	mov	r6, r1
 800aaa0:	4615      	mov	r5, r2
 800aaa2:	f000 f885 	bl	800abb0 <__locale_mb_cur_max>
 800aaa6:	2801      	cmp	r0, #1
 800aaa8:	4604      	mov	r4, r0
 800aaaa:	d11b      	bne.n	800aae4 <__fputwc+0x4c>
 800aaac:	1e73      	subs	r3, r6, #1
 800aaae:	2bfe      	cmp	r3, #254	; 0xfe
 800aab0:	d818      	bhi.n	800aae4 <__fputwc+0x4c>
 800aab2:	f88d 6004 	strb.w	r6, [sp, #4]
 800aab6:	2700      	movs	r7, #0
 800aab8:	f10d 0904 	add.w	r9, sp, #4
 800aabc:	42a7      	cmp	r7, r4
 800aabe:	d020      	beq.n	800ab02 <__fputwc+0x6a>
 800aac0:	68ab      	ldr	r3, [r5, #8]
 800aac2:	f817 1009 	ldrb.w	r1, [r7, r9]
 800aac6:	3b01      	subs	r3, #1
 800aac8:	2b00      	cmp	r3, #0
 800aaca:	60ab      	str	r3, [r5, #8]
 800aacc:	da04      	bge.n	800aad8 <__fputwc+0x40>
 800aace:	69aa      	ldr	r2, [r5, #24]
 800aad0:	4293      	cmp	r3, r2
 800aad2:	db1a      	blt.n	800ab0a <__fputwc+0x72>
 800aad4:	290a      	cmp	r1, #10
 800aad6:	d018      	beq.n	800ab0a <__fputwc+0x72>
 800aad8:	682b      	ldr	r3, [r5, #0]
 800aada:	1c5a      	adds	r2, r3, #1
 800aadc:	602a      	str	r2, [r5, #0]
 800aade:	7019      	strb	r1, [r3, #0]
 800aae0:	3701      	adds	r7, #1
 800aae2:	e7eb      	b.n	800aabc <__fputwc+0x24>
 800aae4:	4632      	mov	r2, r6
 800aae6:	4640      	mov	r0, r8
 800aae8:	f105 035c 	add.w	r3, r5, #92	; 0x5c
 800aaec:	a901      	add	r1, sp, #4
 800aaee:	f000 f89b 	bl	800ac28 <_wcrtomb_r>
 800aaf2:	1c42      	adds	r2, r0, #1
 800aaf4:	4604      	mov	r4, r0
 800aaf6:	d1de      	bne.n	800aab6 <__fputwc+0x1e>
 800aaf8:	4606      	mov	r6, r0
 800aafa:	89ab      	ldrh	r3, [r5, #12]
 800aafc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ab00:	81ab      	strh	r3, [r5, #12]
 800ab02:	4630      	mov	r0, r6
 800ab04:	b003      	add	sp, #12
 800ab06:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ab0a:	462a      	mov	r2, r5
 800ab0c:	4640      	mov	r0, r8
 800ab0e:	f7ff fe61 	bl	800a7d4 <__swbuf_r>
 800ab12:	1c43      	adds	r3, r0, #1
 800ab14:	d1e4      	bne.n	800aae0 <__fputwc+0x48>
 800ab16:	4606      	mov	r6, r0
 800ab18:	e7f3      	b.n	800ab02 <__fputwc+0x6a>

0800ab1a <_fputwc_r>:
 800ab1a:	6e53      	ldr	r3, [r2, #100]	; 0x64
 800ab1c:	b570      	push	{r4, r5, r6, lr}
 800ab1e:	07db      	lsls	r3, r3, #31
 800ab20:	4605      	mov	r5, r0
 800ab22:	460e      	mov	r6, r1
 800ab24:	4614      	mov	r4, r2
 800ab26:	d405      	bmi.n	800ab34 <_fputwc_r+0x1a>
 800ab28:	8993      	ldrh	r3, [r2, #12]
 800ab2a:	0598      	lsls	r0, r3, #22
 800ab2c:	d402      	bmi.n	800ab34 <_fputwc_r+0x1a>
 800ab2e:	6d90      	ldr	r0, [r2, #88]	; 0x58
 800ab30:	f7fe fad6 	bl	80090e0 <__retarget_lock_acquire_recursive>
 800ab34:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ab38:	0499      	lsls	r1, r3, #18
 800ab3a:	d406      	bmi.n	800ab4a <_fputwc_r+0x30>
 800ab3c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800ab40:	81a3      	strh	r3, [r4, #12]
 800ab42:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ab44:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800ab48:	6663      	str	r3, [r4, #100]	; 0x64
 800ab4a:	4622      	mov	r2, r4
 800ab4c:	4628      	mov	r0, r5
 800ab4e:	4631      	mov	r1, r6
 800ab50:	f7ff ffa2 	bl	800aa98 <__fputwc>
 800ab54:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ab56:	4605      	mov	r5, r0
 800ab58:	07da      	lsls	r2, r3, #31
 800ab5a:	d405      	bmi.n	800ab68 <_fputwc_r+0x4e>
 800ab5c:	89a3      	ldrh	r3, [r4, #12]
 800ab5e:	059b      	lsls	r3, r3, #22
 800ab60:	d402      	bmi.n	800ab68 <_fputwc_r+0x4e>
 800ab62:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ab64:	f7fe fabd 	bl	80090e2 <__retarget_lock_release_recursive>
 800ab68:	4628      	mov	r0, r5
 800ab6a:	bd70      	pop	{r4, r5, r6, pc}

0800ab6c <_fstat_r>:
 800ab6c:	b538      	push	{r3, r4, r5, lr}
 800ab6e:	2300      	movs	r3, #0
 800ab70:	4d06      	ldr	r5, [pc, #24]	; (800ab8c <_fstat_r+0x20>)
 800ab72:	4604      	mov	r4, r0
 800ab74:	4608      	mov	r0, r1
 800ab76:	4611      	mov	r1, r2
 800ab78:	602b      	str	r3, [r5, #0]
 800ab7a:	f7f6 ffc5 	bl	8001b08 <_fstat>
 800ab7e:	1c43      	adds	r3, r0, #1
 800ab80:	d102      	bne.n	800ab88 <_fstat_r+0x1c>
 800ab82:	682b      	ldr	r3, [r5, #0]
 800ab84:	b103      	cbz	r3, 800ab88 <_fstat_r+0x1c>
 800ab86:	6023      	str	r3, [r4, #0]
 800ab88:	bd38      	pop	{r3, r4, r5, pc}
 800ab8a:	bf00      	nop
 800ab8c:	20000fd8 	.word	0x20000fd8

0800ab90 <_isatty_r>:
 800ab90:	b538      	push	{r3, r4, r5, lr}
 800ab92:	2300      	movs	r3, #0
 800ab94:	4d05      	ldr	r5, [pc, #20]	; (800abac <_isatty_r+0x1c>)
 800ab96:	4604      	mov	r4, r0
 800ab98:	4608      	mov	r0, r1
 800ab9a:	602b      	str	r3, [r5, #0]
 800ab9c:	f000 f950 	bl	800ae40 <_isatty>
 800aba0:	1c43      	adds	r3, r0, #1
 800aba2:	d102      	bne.n	800abaa <_isatty_r+0x1a>
 800aba4:	682b      	ldr	r3, [r5, #0]
 800aba6:	b103      	cbz	r3, 800abaa <_isatty_r+0x1a>
 800aba8:	6023      	str	r3, [r4, #0]
 800abaa:	bd38      	pop	{r3, r4, r5, pc}
 800abac:	20000fd8 	.word	0x20000fd8

0800abb0 <__locale_mb_cur_max>:
 800abb0:	4b01      	ldr	r3, [pc, #4]	; (800abb8 <__locale_mb_cur_max+0x8>)
 800abb2:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 800abb6:	4770      	bx	lr
 800abb8:	2000086c 	.word	0x2000086c

0800abbc <_lseek_r>:
 800abbc:	b538      	push	{r3, r4, r5, lr}
 800abbe:	4604      	mov	r4, r0
 800abc0:	4608      	mov	r0, r1
 800abc2:	4611      	mov	r1, r2
 800abc4:	2200      	movs	r2, #0
 800abc6:	4d05      	ldr	r5, [pc, #20]	; (800abdc <_lseek_r+0x20>)
 800abc8:	602a      	str	r2, [r5, #0]
 800abca:	461a      	mov	r2, r3
 800abcc:	f000 f902 	bl	800add4 <_lseek>
 800abd0:	1c43      	adds	r3, r0, #1
 800abd2:	d102      	bne.n	800abda <_lseek_r+0x1e>
 800abd4:	682b      	ldr	r3, [r5, #0]
 800abd6:	b103      	cbz	r3, 800abda <_lseek_r+0x1e>
 800abd8:	6023      	str	r3, [r4, #0]
 800abda:	bd38      	pop	{r3, r4, r5, pc}
 800abdc:	20000fd8 	.word	0x20000fd8

0800abe0 <__ascii_mbtowc>:
 800abe0:	b082      	sub	sp, #8
 800abe2:	b901      	cbnz	r1, 800abe6 <__ascii_mbtowc+0x6>
 800abe4:	a901      	add	r1, sp, #4
 800abe6:	b142      	cbz	r2, 800abfa <__ascii_mbtowc+0x1a>
 800abe8:	b14b      	cbz	r3, 800abfe <__ascii_mbtowc+0x1e>
 800abea:	7813      	ldrb	r3, [r2, #0]
 800abec:	600b      	str	r3, [r1, #0]
 800abee:	7812      	ldrb	r2, [r2, #0]
 800abf0:	1e10      	subs	r0, r2, #0
 800abf2:	bf18      	it	ne
 800abf4:	2001      	movne	r0, #1
 800abf6:	b002      	add	sp, #8
 800abf8:	4770      	bx	lr
 800abfa:	4610      	mov	r0, r2
 800abfc:	e7fb      	b.n	800abf6 <__ascii_mbtowc+0x16>
 800abfe:	f06f 0001 	mvn.w	r0, #1
 800ac02:	e7f8      	b.n	800abf6 <__ascii_mbtowc+0x16>

0800ac04 <_read_r>:
 800ac04:	b538      	push	{r3, r4, r5, lr}
 800ac06:	4604      	mov	r4, r0
 800ac08:	4608      	mov	r0, r1
 800ac0a:	4611      	mov	r1, r2
 800ac0c:	2200      	movs	r2, #0
 800ac0e:	4d05      	ldr	r5, [pc, #20]	; (800ac24 <_read_r+0x20>)
 800ac10:	602a      	str	r2, [r5, #0]
 800ac12:	461a      	mov	r2, r3
 800ac14:	f7f7 f812 	bl	8001c3c <_read>
 800ac18:	1c43      	adds	r3, r0, #1
 800ac1a:	d102      	bne.n	800ac22 <_read_r+0x1e>
 800ac1c:	682b      	ldr	r3, [r5, #0]
 800ac1e:	b103      	cbz	r3, 800ac22 <_read_r+0x1e>
 800ac20:	6023      	str	r3, [r4, #0]
 800ac22:	bd38      	pop	{r3, r4, r5, pc}
 800ac24:	20000fd8 	.word	0x20000fd8

0800ac28 <_wcrtomb_r>:
 800ac28:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ac2a:	4c09      	ldr	r4, [pc, #36]	; (800ac50 <_wcrtomb_r+0x28>)
 800ac2c:	4605      	mov	r5, r0
 800ac2e:	461e      	mov	r6, r3
 800ac30:	f8d4 70e0 	ldr.w	r7, [r4, #224]	; 0xe0
 800ac34:	b085      	sub	sp, #20
 800ac36:	b909      	cbnz	r1, 800ac3c <_wcrtomb_r+0x14>
 800ac38:	460a      	mov	r2, r1
 800ac3a:	a901      	add	r1, sp, #4
 800ac3c:	47b8      	blx	r7
 800ac3e:	1c43      	adds	r3, r0, #1
 800ac40:	bf01      	itttt	eq
 800ac42:	2300      	moveq	r3, #0
 800ac44:	6033      	streq	r3, [r6, #0]
 800ac46:	238a      	moveq	r3, #138	; 0x8a
 800ac48:	602b      	streq	r3, [r5, #0]
 800ac4a:	b005      	add	sp, #20
 800ac4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ac4e:	bf00      	nop
 800ac50:	2000086c 	.word	0x2000086c

0800ac54 <__ascii_wctomb>:
 800ac54:	4603      	mov	r3, r0
 800ac56:	4608      	mov	r0, r1
 800ac58:	b141      	cbz	r1, 800ac6c <__ascii_wctomb+0x18>
 800ac5a:	2aff      	cmp	r2, #255	; 0xff
 800ac5c:	d904      	bls.n	800ac68 <__ascii_wctomb+0x14>
 800ac5e:	228a      	movs	r2, #138	; 0x8a
 800ac60:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ac64:	601a      	str	r2, [r3, #0]
 800ac66:	4770      	bx	lr
 800ac68:	2001      	movs	r0, #1
 800ac6a:	700a      	strb	r2, [r1, #0]
 800ac6c:	4770      	bx	lr

0800ac6e <abort>:
 800ac6e:	2006      	movs	r0, #6
 800ac70:	b508      	push	{r3, lr}
 800ac72:	f000 f82d 	bl	800acd0 <raise>
 800ac76:	2001      	movs	r0, #1
 800ac78:	f7f6 ff3a 	bl	8001af0 <_exit>

0800ac7c <_raise_r>:
 800ac7c:	291f      	cmp	r1, #31
 800ac7e:	b538      	push	{r3, r4, r5, lr}
 800ac80:	4604      	mov	r4, r0
 800ac82:	460d      	mov	r5, r1
 800ac84:	d904      	bls.n	800ac90 <_raise_r+0x14>
 800ac86:	2316      	movs	r3, #22
 800ac88:	6003      	str	r3, [r0, #0]
 800ac8a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ac8e:	bd38      	pop	{r3, r4, r5, pc}
 800ac90:	f8d0 22dc 	ldr.w	r2, [r0, #732]	; 0x2dc
 800ac94:	b112      	cbz	r2, 800ac9c <_raise_r+0x20>
 800ac96:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ac9a:	b94b      	cbnz	r3, 800acb0 <_raise_r+0x34>
 800ac9c:	4620      	mov	r0, r4
 800ac9e:	f000 f831 	bl	800ad04 <_getpid_r>
 800aca2:	462a      	mov	r2, r5
 800aca4:	4601      	mov	r1, r0
 800aca6:	4620      	mov	r0, r4
 800aca8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800acac:	f000 b818 	b.w	800ace0 <_kill_r>
 800acb0:	2b01      	cmp	r3, #1
 800acb2:	d00a      	beq.n	800acca <_raise_r+0x4e>
 800acb4:	1c59      	adds	r1, r3, #1
 800acb6:	d103      	bne.n	800acc0 <_raise_r+0x44>
 800acb8:	2316      	movs	r3, #22
 800acba:	6003      	str	r3, [r0, #0]
 800acbc:	2001      	movs	r0, #1
 800acbe:	e7e6      	b.n	800ac8e <_raise_r+0x12>
 800acc0:	2400      	movs	r4, #0
 800acc2:	4628      	mov	r0, r5
 800acc4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800acc8:	4798      	blx	r3
 800acca:	2000      	movs	r0, #0
 800accc:	e7df      	b.n	800ac8e <_raise_r+0x12>
	...

0800acd0 <raise>:
 800acd0:	4b02      	ldr	r3, [pc, #8]	; (800acdc <raise+0xc>)
 800acd2:	4601      	mov	r1, r0
 800acd4:	6818      	ldr	r0, [r3, #0]
 800acd6:	f7ff bfd1 	b.w	800ac7c <_raise_r>
 800acda:	bf00      	nop
 800acdc:	2000002c 	.word	0x2000002c

0800ace0 <_kill_r>:
 800ace0:	b538      	push	{r3, r4, r5, lr}
 800ace2:	2300      	movs	r3, #0
 800ace4:	4d06      	ldr	r5, [pc, #24]	; (800ad00 <_kill_r+0x20>)
 800ace6:	4604      	mov	r4, r0
 800ace8:	4608      	mov	r0, r1
 800acea:	4611      	mov	r1, r2
 800acec:	602b      	str	r3, [r5, #0]
 800acee:	f7f6 ff21 	bl	8001b34 <_kill>
 800acf2:	1c43      	adds	r3, r0, #1
 800acf4:	d102      	bne.n	800acfc <_kill_r+0x1c>
 800acf6:	682b      	ldr	r3, [r5, #0]
 800acf8:	b103      	cbz	r3, 800acfc <_kill_r+0x1c>
 800acfa:	6023      	str	r3, [r4, #0]
 800acfc:	bd38      	pop	{r3, r4, r5, pc}
 800acfe:	bf00      	nop
 800ad00:	20000fd8 	.word	0x20000fd8

0800ad04 <_getpid_r>:
 800ad04:	f7f6 bf0f 	b.w	8001b26 <_getpid>

0800ad08 <findslot>:
 800ad08:	4b0a      	ldr	r3, [pc, #40]	; (800ad34 <findslot+0x2c>)
 800ad0a:	b510      	push	{r4, lr}
 800ad0c:	4604      	mov	r4, r0
 800ad0e:	6818      	ldr	r0, [r3, #0]
 800ad10:	b118      	cbz	r0, 800ad1a <findslot+0x12>
 800ad12:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800ad14:	b90b      	cbnz	r3, 800ad1a <findslot+0x12>
 800ad16:	f7fd ff23 	bl	8008b60 <__sinit>
 800ad1a:	2c13      	cmp	r4, #19
 800ad1c:	d807      	bhi.n	800ad2e <findslot+0x26>
 800ad1e:	4806      	ldr	r0, [pc, #24]	; (800ad38 <findslot+0x30>)
 800ad20:	f850 2034 	ldr.w	r2, [r0, r4, lsl #3]
 800ad24:	3201      	adds	r2, #1
 800ad26:	d002      	beq.n	800ad2e <findslot+0x26>
 800ad28:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 800ad2c:	bd10      	pop	{r4, pc}
 800ad2e:	2000      	movs	r0, #0
 800ad30:	e7fc      	b.n	800ad2c <findslot+0x24>
 800ad32:	bf00      	nop
 800ad34:	2000002c 	.word	0x2000002c
 800ad38:	20000f28 	.word	0x20000f28

0800ad3c <checkerror>:
 800ad3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad3e:	1c43      	adds	r3, r0, #1
 800ad40:	4604      	mov	r4, r0
 800ad42:	d109      	bne.n	800ad58 <checkerror+0x1c>
 800ad44:	f7f9 ff3e 	bl	8004bc4 <__errno>
 800ad48:	2613      	movs	r6, #19
 800ad4a:	4605      	mov	r5, r0
 800ad4c:	2700      	movs	r7, #0
 800ad4e:	4630      	mov	r0, r6
 800ad50:	4639      	mov	r1, r7
 800ad52:	beab      	bkpt	0x00ab
 800ad54:	4606      	mov	r6, r0
 800ad56:	602e      	str	r6, [r5, #0]
 800ad58:	4620      	mov	r0, r4
 800ad5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ad5c <_swilseek>:
 800ad5c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ad5e:	460c      	mov	r4, r1
 800ad60:	4616      	mov	r6, r2
 800ad62:	f7ff ffd1 	bl	800ad08 <findslot>
 800ad66:	4605      	mov	r5, r0
 800ad68:	b940      	cbnz	r0, 800ad7c <_swilseek+0x20>
 800ad6a:	f7f9 ff2b 	bl	8004bc4 <__errno>
 800ad6e:	2309      	movs	r3, #9
 800ad70:	6003      	str	r3, [r0, #0]
 800ad72:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800ad76:	4620      	mov	r0, r4
 800ad78:	b003      	add	sp, #12
 800ad7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ad7c:	2e02      	cmp	r6, #2
 800ad7e:	d903      	bls.n	800ad88 <_swilseek+0x2c>
 800ad80:	f7f9 ff20 	bl	8004bc4 <__errno>
 800ad84:	2316      	movs	r3, #22
 800ad86:	e7f3      	b.n	800ad70 <_swilseek+0x14>
 800ad88:	2e01      	cmp	r6, #1
 800ad8a:	d112      	bne.n	800adb2 <_swilseek+0x56>
 800ad8c:	6843      	ldr	r3, [r0, #4]
 800ad8e:	18e4      	adds	r4, r4, r3
 800ad90:	d4f6      	bmi.n	800ad80 <_swilseek+0x24>
 800ad92:	682b      	ldr	r3, [r5, #0]
 800ad94:	260a      	movs	r6, #10
 800ad96:	466f      	mov	r7, sp
 800ad98:	e9cd 3400 	strd	r3, r4, [sp]
 800ad9c:	4630      	mov	r0, r6
 800ad9e:	4639      	mov	r1, r7
 800ada0:	beab      	bkpt	0x00ab
 800ada2:	4606      	mov	r6, r0
 800ada4:	4630      	mov	r0, r6
 800ada6:	f7ff ffc9 	bl	800ad3c <checkerror>
 800adaa:	2800      	cmp	r0, #0
 800adac:	dbe1      	blt.n	800ad72 <_swilseek+0x16>
 800adae:	606c      	str	r4, [r5, #4]
 800adb0:	e7e1      	b.n	800ad76 <_swilseek+0x1a>
 800adb2:	2e02      	cmp	r6, #2
 800adb4:	d1ed      	bne.n	800ad92 <_swilseek+0x36>
 800adb6:	6803      	ldr	r3, [r0, #0]
 800adb8:	260c      	movs	r6, #12
 800adba:	466f      	mov	r7, sp
 800adbc:	9300      	str	r3, [sp, #0]
 800adbe:	4630      	mov	r0, r6
 800adc0:	4639      	mov	r1, r7
 800adc2:	beab      	bkpt	0x00ab
 800adc4:	4606      	mov	r6, r0
 800adc6:	4630      	mov	r0, r6
 800adc8:	f7ff ffb8 	bl	800ad3c <checkerror>
 800adcc:	1c43      	adds	r3, r0, #1
 800adce:	d0d0      	beq.n	800ad72 <_swilseek+0x16>
 800add0:	4404      	add	r4, r0
 800add2:	e7de      	b.n	800ad92 <_swilseek+0x36>

0800add4 <_lseek>:
 800add4:	f7ff bfc2 	b.w	800ad5c <_swilseek>

0800add8 <_swiclose>:
 800add8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800adda:	2402      	movs	r4, #2
 800addc:	9001      	str	r0, [sp, #4]
 800adde:	ad01      	add	r5, sp, #4
 800ade0:	4620      	mov	r0, r4
 800ade2:	4629      	mov	r1, r5
 800ade4:	beab      	bkpt	0x00ab
 800ade6:	4604      	mov	r4, r0
 800ade8:	4620      	mov	r0, r4
 800adea:	f7ff ffa7 	bl	800ad3c <checkerror>
 800adee:	b003      	add	sp, #12
 800adf0:	bd30      	pop	{r4, r5, pc}
	...

0800adf4 <_close>:
 800adf4:	b538      	push	{r3, r4, r5, lr}
 800adf6:	4605      	mov	r5, r0
 800adf8:	f7ff ff86 	bl	800ad08 <findslot>
 800adfc:	4604      	mov	r4, r0
 800adfe:	b930      	cbnz	r0, 800ae0e <_close+0x1a>
 800ae00:	f7f9 fee0 	bl	8004bc4 <__errno>
 800ae04:	2309      	movs	r3, #9
 800ae06:	6003      	str	r3, [r0, #0]
 800ae08:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ae0c:	bd38      	pop	{r3, r4, r5, pc}
 800ae0e:	3d01      	subs	r5, #1
 800ae10:	2d01      	cmp	r5, #1
 800ae12:	d809      	bhi.n	800ae28 <_close+0x34>
 800ae14:	4b09      	ldr	r3, [pc, #36]	; (800ae3c <_close+0x48>)
 800ae16:	689a      	ldr	r2, [r3, #8]
 800ae18:	691b      	ldr	r3, [r3, #16]
 800ae1a:	429a      	cmp	r2, r3
 800ae1c:	d104      	bne.n	800ae28 <_close+0x34>
 800ae1e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800ae22:	6003      	str	r3, [r0, #0]
 800ae24:	2000      	movs	r0, #0
 800ae26:	e7f1      	b.n	800ae0c <_close+0x18>
 800ae28:	6820      	ldr	r0, [r4, #0]
 800ae2a:	f7ff ffd5 	bl	800add8 <_swiclose>
 800ae2e:	2800      	cmp	r0, #0
 800ae30:	d1ec      	bne.n	800ae0c <_close+0x18>
 800ae32:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800ae36:	6023      	str	r3, [r4, #0]
 800ae38:	e7e8      	b.n	800ae0c <_close+0x18>
 800ae3a:	bf00      	nop
 800ae3c:	20000f28 	.word	0x20000f28

0800ae40 <_isatty>:
 800ae40:	b570      	push	{r4, r5, r6, lr}
 800ae42:	f7ff ff61 	bl	800ad08 <findslot>
 800ae46:	2509      	movs	r5, #9
 800ae48:	4604      	mov	r4, r0
 800ae4a:	b920      	cbnz	r0, 800ae56 <_isatty+0x16>
 800ae4c:	f7f9 feba 	bl	8004bc4 <__errno>
 800ae50:	6005      	str	r5, [r0, #0]
 800ae52:	4620      	mov	r0, r4
 800ae54:	bd70      	pop	{r4, r5, r6, pc}
 800ae56:	4628      	mov	r0, r5
 800ae58:	4621      	mov	r1, r4
 800ae5a:	beab      	bkpt	0x00ab
 800ae5c:	4604      	mov	r4, r0
 800ae5e:	2c01      	cmp	r4, #1
 800ae60:	d0f7      	beq.n	800ae52 <_isatty+0x12>
 800ae62:	f7f9 feaf 	bl	8004bc4 <__errno>
 800ae66:	2400      	movs	r4, #0
 800ae68:	4605      	mov	r5, r0
 800ae6a:	2613      	movs	r6, #19
 800ae6c:	4630      	mov	r0, r6
 800ae6e:	4621      	mov	r1, r4
 800ae70:	beab      	bkpt	0x00ab
 800ae72:	4606      	mov	r6, r0
 800ae74:	602e      	str	r6, [r5, #0]
 800ae76:	e7ec      	b.n	800ae52 <_isatty+0x12>

0800ae78 <_init>:
 800ae78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae7a:	bf00      	nop
 800ae7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ae7e:	bc08      	pop	{r3}
 800ae80:	469e      	mov	lr, r3
 800ae82:	4770      	bx	lr

0800ae84 <_fini>:
 800ae84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae86:	bf00      	nop
 800ae88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ae8a:	bc08      	pop	{r3}
 800ae8c:	469e      	mov	lr, r3
 800ae8e:	4770      	bx	lr
