Time resolution is 1 ps
$finish called at time : 500 ns : File "C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/verilog/16bit_PISO_register/16bit_PISO_register.srcs/sim_1/new/16_bit_PISO_tb.v" Line 48
