Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Nov  7 19:39:56 2025
| Host         : DESKTOP-LT7QO6N running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 340 register/latch pins with no clock driven by root clock pin: clk_1kHz_gen/output_clock_reg/Q (HIGH)

 There are 480 register/latch pins with no clock driven by root clock pin: clk_6p25MHz_gen/output_clock_reg/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: first_display/FSM_onehot_state_reg[13]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: first_display/frame_counter_reg[10]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: first_display/frame_counter_reg[11]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: first_display/frame_counter_reg[12]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: first_display/frame_counter_reg[13]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: first_display/frame_counter_reg[14]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: first_display/frame_counter_reg[15]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: first_display/frame_counter_reg[16]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: first_display/frame_counter_reg[4]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: first_display/frame_counter_reg[5]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: first_display/frame_counter_reg[6]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: first_display/frame_counter_reg[7]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: first_display/frame_counter_reg[8]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: first_display/frame_counter_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1824 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.818        0.000                      0                  130        0.262        0.000                      0                  130        4.500        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.818        0.000                      0                  130        0.262        0.000                      0                  130        4.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.818ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.818ns  (required time - arrival time)
  Source:                 clk_1kHz_gen/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1kHz_gen/COUNT_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.691ns  (logic 0.828ns (17.652%)  route 3.863ns (82.348%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.553     5.074    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X43Y58         FDRE                                         r  clk_1kHz_gen/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  clk_1kHz_gen/COUNT_reg[19]/Q
                         net (fo=3, routed)           1.183     6.712    clk_1kHz_gen/COUNT_reg[19]
    SLICE_X40Y54         LUT2 (Prop_lut2_I1_O)        0.124     6.836 r  clk_1kHz_gen/COUNT[0]_i_8__0/O
                         net (fo=1, routed)           0.674     7.511    clk_1kHz_gen/COUNT[0]_i_8__0_n_0
    SLICE_X40Y54         LUT6 (Prop_lut6_I0_O)        0.124     7.635 r  clk_1kHz_gen/COUNT[0]_i_4__0/O
                         net (fo=1, routed)           0.492     8.127    clk_1kHz_gen/COUNT[0]_i_4__0_n_0
    SLICE_X41Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.251 r  clk_1kHz_gen/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          1.513     9.764    clk_1kHz_gen/COUNT[0]_i_1__0_n_0
    SLICE_X43Y61         FDRE                                         r  clk_1kHz_gen/COUNT_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.434    14.775    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X43Y61         FDRE                                         r  clk_1kHz_gen/COUNT_reg[28]/C
                         clock pessimism              0.272    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X43Y61         FDRE (Setup_fdre_C_R)       -0.429    14.583    clk_1kHz_gen/COUNT_reg[28]
  -------------------------------------------------------------------
                         required time                         14.583    
                         arrival time                          -9.764    
  -------------------------------------------------------------------
                         slack                                  4.818    

Slack (MET) :             4.818ns  (required time - arrival time)
  Source:                 clk_1kHz_gen/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1kHz_gen/COUNT_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.691ns  (logic 0.828ns (17.652%)  route 3.863ns (82.348%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.553     5.074    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X43Y58         FDRE                                         r  clk_1kHz_gen/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  clk_1kHz_gen/COUNT_reg[19]/Q
                         net (fo=3, routed)           1.183     6.712    clk_1kHz_gen/COUNT_reg[19]
    SLICE_X40Y54         LUT2 (Prop_lut2_I1_O)        0.124     6.836 r  clk_1kHz_gen/COUNT[0]_i_8__0/O
                         net (fo=1, routed)           0.674     7.511    clk_1kHz_gen/COUNT[0]_i_8__0_n_0
    SLICE_X40Y54         LUT6 (Prop_lut6_I0_O)        0.124     7.635 r  clk_1kHz_gen/COUNT[0]_i_4__0/O
                         net (fo=1, routed)           0.492     8.127    clk_1kHz_gen/COUNT[0]_i_4__0_n_0
    SLICE_X41Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.251 r  clk_1kHz_gen/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          1.513     9.764    clk_1kHz_gen/COUNT[0]_i_1__0_n_0
    SLICE_X43Y61         FDRE                                         r  clk_1kHz_gen/COUNT_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.434    14.775    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X43Y61         FDRE                                         r  clk_1kHz_gen/COUNT_reg[29]/C
                         clock pessimism              0.272    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X43Y61         FDRE (Setup_fdre_C_R)       -0.429    14.583    clk_1kHz_gen/COUNT_reg[29]
  -------------------------------------------------------------------
                         required time                         14.583    
                         arrival time                          -9.764    
  -------------------------------------------------------------------
                         slack                                  4.818    

Slack (MET) :             4.818ns  (required time - arrival time)
  Source:                 clk_1kHz_gen/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1kHz_gen/COUNT_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.691ns  (logic 0.828ns (17.652%)  route 3.863ns (82.348%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.553     5.074    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X43Y58         FDRE                                         r  clk_1kHz_gen/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  clk_1kHz_gen/COUNT_reg[19]/Q
                         net (fo=3, routed)           1.183     6.712    clk_1kHz_gen/COUNT_reg[19]
    SLICE_X40Y54         LUT2 (Prop_lut2_I1_O)        0.124     6.836 r  clk_1kHz_gen/COUNT[0]_i_8__0/O
                         net (fo=1, routed)           0.674     7.511    clk_1kHz_gen/COUNT[0]_i_8__0_n_0
    SLICE_X40Y54         LUT6 (Prop_lut6_I0_O)        0.124     7.635 r  clk_1kHz_gen/COUNT[0]_i_4__0/O
                         net (fo=1, routed)           0.492     8.127    clk_1kHz_gen/COUNT[0]_i_4__0_n_0
    SLICE_X41Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.251 r  clk_1kHz_gen/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          1.513     9.764    clk_1kHz_gen/COUNT[0]_i_1__0_n_0
    SLICE_X43Y61         FDRE                                         r  clk_1kHz_gen/COUNT_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.434    14.775    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X43Y61         FDRE                                         r  clk_1kHz_gen/COUNT_reg[30]/C
                         clock pessimism              0.272    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X43Y61         FDRE (Setup_fdre_C_R)       -0.429    14.583    clk_1kHz_gen/COUNT_reg[30]
  -------------------------------------------------------------------
                         required time                         14.583    
                         arrival time                          -9.764    
  -------------------------------------------------------------------
                         slack                                  4.818    

Slack (MET) :             4.818ns  (required time - arrival time)
  Source:                 clk_1kHz_gen/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1kHz_gen/COUNT_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.691ns  (logic 0.828ns (17.652%)  route 3.863ns (82.348%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.553     5.074    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X43Y58         FDRE                                         r  clk_1kHz_gen/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  clk_1kHz_gen/COUNT_reg[19]/Q
                         net (fo=3, routed)           1.183     6.712    clk_1kHz_gen/COUNT_reg[19]
    SLICE_X40Y54         LUT2 (Prop_lut2_I1_O)        0.124     6.836 r  clk_1kHz_gen/COUNT[0]_i_8__0/O
                         net (fo=1, routed)           0.674     7.511    clk_1kHz_gen/COUNT[0]_i_8__0_n_0
    SLICE_X40Y54         LUT6 (Prop_lut6_I0_O)        0.124     7.635 r  clk_1kHz_gen/COUNT[0]_i_4__0/O
                         net (fo=1, routed)           0.492     8.127    clk_1kHz_gen/COUNT[0]_i_4__0_n_0
    SLICE_X41Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.251 r  clk_1kHz_gen/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          1.513     9.764    clk_1kHz_gen/COUNT[0]_i_1__0_n_0
    SLICE_X43Y61         FDRE                                         r  clk_1kHz_gen/COUNT_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.434    14.775    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X43Y61         FDRE                                         r  clk_1kHz_gen/COUNT_reg[31]/C
                         clock pessimism              0.272    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X43Y61         FDRE (Setup_fdre_C_R)       -0.429    14.583    clk_1kHz_gen/COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         14.583    
                         arrival time                          -9.764    
  -------------------------------------------------------------------
                         slack                                  4.818    

Slack (MET) :             4.957ns  (required time - arrival time)
  Source:                 clk_1kHz_gen/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1kHz_gen/COUNT_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.552ns  (logic 0.828ns (18.189%)  route 3.724ns (81.811%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.553     5.074    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X43Y58         FDRE                                         r  clk_1kHz_gen/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  clk_1kHz_gen/COUNT_reg[19]/Q
                         net (fo=3, routed)           1.183     6.712    clk_1kHz_gen/COUNT_reg[19]
    SLICE_X40Y54         LUT2 (Prop_lut2_I1_O)        0.124     6.836 r  clk_1kHz_gen/COUNT[0]_i_8__0/O
                         net (fo=1, routed)           0.674     7.511    clk_1kHz_gen/COUNT[0]_i_8__0_n_0
    SLICE_X40Y54         LUT6 (Prop_lut6_I0_O)        0.124     7.635 r  clk_1kHz_gen/COUNT[0]_i_4__0/O
                         net (fo=1, routed)           0.492     8.127    clk_1kHz_gen/COUNT[0]_i_4__0_n_0
    SLICE_X41Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.251 r  clk_1kHz_gen/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          1.375     9.626    clk_1kHz_gen/COUNT[0]_i_1__0_n_0
    SLICE_X43Y60         FDRE                                         r  clk_1kHz_gen/COUNT_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.435    14.776    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X43Y60         FDRE                                         r  clk_1kHz_gen/COUNT_reg[24]/C
                         clock pessimism              0.272    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X43Y60         FDRE (Setup_fdre_C_R)       -0.429    14.584    clk_1kHz_gen/COUNT_reg[24]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                          -9.626    
  -------------------------------------------------------------------
                         slack                                  4.957    

Slack (MET) :             4.957ns  (required time - arrival time)
  Source:                 clk_1kHz_gen/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1kHz_gen/COUNT_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.552ns  (logic 0.828ns (18.189%)  route 3.724ns (81.811%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.553     5.074    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X43Y58         FDRE                                         r  clk_1kHz_gen/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  clk_1kHz_gen/COUNT_reg[19]/Q
                         net (fo=3, routed)           1.183     6.712    clk_1kHz_gen/COUNT_reg[19]
    SLICE_X40Y54         LUT2 (Prop_lut2_I1_O)        0.124     6.836 r  clk_1kHz_gen/COUNT[0]_i_8__0/O
                         net (fo=1, routed)           0.674     7.511    clk_1kHz_gen/COUNT[0]_i_8__0_n_0
    SLICE_X40Y54         LUT6 (Prop_lut6_I0_O)        0.124     7.635 r  clk_1kHz_gen/COUNT[0]_i_4__0/O
                         net (fo=1, routed)           0.492     8.127    clk_1kHz_gen/COUNT[0]_i_4__0_n_0
    SLICE_X41Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.251 r  clk_1kHz_gen/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          1.375     9.626    clk_1kHz_gen/COUNT[0]_i_1__0_n_0
    SLICE_X43Y60         FDRE                                         r  clk_1kHz_gen/COUNT_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.435    14.776    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X43Y60         FDRE                                         r  clk_1kHz_gen/COUNT_reg[25]/C
                         clock pessimism              0.272    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X43Y60         FDRE (Setup_fdre_C_R)       -0.429    14.584    clk_1kHz_gen/COUNT_reg[25]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                          -9.626    
  -------------------------------------------------------------------
                         slack                                  4.957    

Slack (MET) :             4.957ns  (required time - arrival time)
  Source:                 clk_1kHz_gen/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1kHz_gen/COUNT_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.552ns  (logic 0.828ns (18.189%)  route 3.724ns (81.811%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.553     5.074    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X43Y58         FDRE                                         r  clk_1kHz_gen/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  clk_1kHz_gen/COUNT_reg[19]/Q
                         net (fo=3, routed)           1.183     6.712    clk_1kHz_gen/COUNT_reg[19]
    SLICE_X40Y54         LUT2 (Prop_lut2_I1_O)        0.124     6.836 r  clk_1kHz_gen/COUNT[0]_i_8__0/O
                         net (fo=1, routed)           0.674     7.511    clk_1kHz_gen/COUNT[0]_i_8__0_n_0
    SLICE_X40Y54         LUT6 (Prop_lut6_I0_O)        0.124     7.635 r  clk_1kHz_gen/COUNT[0]_i_4__0/O
                         net (fo=1, routed)           0.492     8.127    clk_1kHz_gen/COUNT[0]_i_4__0_n_0
    SLICE_X41Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.251 r  clk_1kHz_gen/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          1.375     9.626    clk_1kHz_gen/COUNT[0]_i_1__0_n_0
    SLICE_X43Y60         FDRE                                         r  clk_1kHz_gen/COUNT_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.435    14.776    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X43Y60         FDRE                                         r  clk_1kHz_gen/COUNT_reg[26]/C
                         clock pessimism              0.272    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X43Y60         FDRE (Setup_fdre_C_R)       -0.429    14.584    clk_1kHz_gen/COUNT_reg[26]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                          -9.626    
  -------------------------------------------------------------------
                         slack                                  4.957    

Slack (MET) :             4.957ns  (required time - arrival time)
  Source:                 clk_1kHz_gen/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1kHz_gen/COUNT_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.552ns  (logic 0.828ns (18.189%)  route 3.724ns (81.811%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.553     5.074    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X43Y58         FDRE                                         r  clk_1kHz_gen/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  clk_1kHz_gen/COUNT_reg[19]/Q
                         net (fo=3, routed)           1.183     6.712    clk_1kHz_gen/COUNT_reg[19]
    SLICE_X40Y54         LUT2 (Prop_lut2_I1_O)        0.124     6.836 r  clk_1kHz_gen/COUNT[0]_i_8__0/O
                         net (fo=1, routed)           0.674     7.511    clk_1kHz_gen/COUNT[0]_i_8__0_n_0
    SLICE_X40Y54         LUT6 (Prop_lut6_I0_O)        0.124     7.635 r  clk_1kHz_gen/COUNT[0]_i_4__0/O
                         net (fo=1, routed)           0.492     8.127    clk_1kHz_gen/COUNT[0]_i_4__0_n_0
    SLICE_X41Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.251 r  clk_1kHz_gen/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          1.375     9.626    clk_1kHz_gen/COUNT[0]_i_1__0_n_0
    SLICE_X43Y60         FDRE                                         r  clk_1kHz_gen/COUNT_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.435    14.776    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X43Y60         FDRE                                         r  clk_1kHz_gen/COUNT_reg[27]/C
                         clock pessimism              0.272    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X43Y60         FDRE (Setup_fdre_C_R)       -0.429    14.584    clk_1kHz_gen/COUNT_reg[27]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                          -9.626    
  -------------------------------------------------------------------
                         slack                                  4.957    

Slack (MET) :             5.106ns  (required time - arrival time)
  Source:                 clk_1kHz_gen/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1kHz_gen/COUNT_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.404ns  (logic 0.828ns (18.802%)  route 3.576ns (81.198%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.553     5.074    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X43Y58         FDRE                                         r  clk_1kHz_gen/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  clk_1kHz_gen/COUNT_reg[19]/Q
                         net (fo=3, routed)           1.183     6.712    clk_1kHz_gen/COUNT_reg[19]
    SLICE_X40Y54         LUT2 (Prop_lut2_I1_O)        0.124     6.836 r  clk_1kHz_gen/COUNT[0]_i_8__0/O
                         net (fo=1, routed)           0.674     7.511    clk_1kHz_gen/COUNT[0]_i_8__0_n_0
    SLICE_X40Y54         LUT6 (Prop_lut6_I0_O)        0.124     7.635 r  clk_1kHz_gen/COUNT[0]_i_4__0/O
                         net (fo=1, routed)           0.492     8.127    clk_1kHz_gen/COUNT[0]_i_4__0_n_0
    SLICE_X41Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.251 r  clk_1kHz_gen/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          1.227     9.478    clk_1kHz_gen/COUNT[0]_i_1__0_n_0
    SLICE_X43Y59         FDRE                                         r  clk_1kHz_gen/COUNT_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.435    14.776    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X43Y59         FDRE                                         r  clk_1kHz_gen/COUNT_reg[20]/C
                         clock pessimism              0.272    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X43Y59         FDRE (Setup_fdre_C_R)       -0.429    14.584    clk_1kHz_gen/COUNT_reg[20]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                          -9.478    
  -------------------------------------------------------------------
                         slack                                  5.106    

Slack (MET) :             5.106ns  (required time - arrival time)
  Source:                 clk_1kHz_gen/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1kHz_gen/COUNT_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.404ns  (logic 0.828ns (18.802%)  route 3.576ns (81.198%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.553     5.074    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X43Y58         FDRE                                         r  clk_1kHz_gen/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  clk_1kHz_gen/COUNT_reg[19]/Q
                         net (fo=3, routed)           1.183     6.712    clk_1kHz_gen/COUNT_reg[19]
    SLICE_X40Y54         LUT2 (Prop_lut2_I1_O)        0.124     6.836 r  clk_1kHz_gen/COUNT[0]_i_8__0/O
                         net (fo=1, routed)           0.674     7.511    clk_1kHz_gen/COUNT[0]_i_8__0_n_0
    SLICE_X40Y54         LUT6 (Prop_lut6_I0_O)        0.124     7.635 r  clk_1kHz_gen/COUNT[0]_i_4__0/O
                         net (fo=1, routed)           0.492     8.127    clk_1kHz_gen/COUNT[0]_i_4__0_n_0
    SLICE_X41Y54         LUT6 (Prop_lut6_I3_O)        0.124     8.251 r  clk_1kHz_gen/COUNT[0]_i_1__0/O
                         net (fo=32, routed)          1.227     9.478    clk_1kHz_gen/COUNT[0]_i_1__0_n_0
    SLICE_X43Y59         FDRE                                         r  clk_1kHz_gen/COUNT_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.435    14.776    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X43Y59         FDRE                                         r  clk_1kHz_gen/COUNT_reg[21]/C
                         clock pessimism              0.272    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X43Y59         FDRE (Setup_fdre_C_R)       -0.429    14.584    clk_1kHz_gen/COUNT_reg[21]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                          -9.478    
  -------------------------------------------------------------------
                         slack                                  5.106    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clk_1kHz_gen/COUNT_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1kHz_gen/COUNT_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.560     1.443    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X43Y59         FDRE                                         r  clk_1kHz_gen/COUNT_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  clk_1kHz_gen/COUNT_reg[23]/Q
                         net (fo=2, routed)           0.118     1.702    clk_1kHz_gen/COUNT_reg[23]
    SLICE_X43Y59         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  clk_1kHz_gen/COUNT_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.810    clk_1kHz_gen/COUNT_reg[20]_i_1__0_n_4
    SLICE_X43Y59         FDRE                                         r  clk_1kHz_gen/COUNT_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.830     1.957    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X43Y59         FDRE                                         r  clk_1kHz_gen/COUNT_reg[23]/C
                         clock pessimism             -0.514     1.443    
    SLICE_X43Y59         FDRE (Hold_fdre_C_D)         0.105     1.548    clk_1kHz_gen/COUNT_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clk_1kHz_gen/COUNT_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1kHz_gen/COUNT_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.560     1.443    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X43Y57         FDRE                                         r  clk_1kHz_gen/COUNT_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  clk_1kHz_gen/COUNT_reg[15]/Q
                         net (fo=3, routed)           0.118     1.702    clk_1kHz_gen/COUNT_reg[15]
    SLICE_X43Y57         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  clk_1kHz_gen/COUNT_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.810    clk_1kHz_gen/COUNT_reg[12]_i_1__0_n_4
    SLICE_X43Y57         FDRE                                         r  clk_1kHz_gen/COUNT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.830     1.957    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X43Y57         FDRE                                         r  clk_1kHz_gen/COUNT_reg[15]/C
                         clock pessimism             -0.514     1.443    
    SLICE_X43Y57         FDRE (Hold_fdre_C_D)         0.105     1.548    clk_1kHz_gen/COUNT_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_1kHz_gen/COUNT_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1kHz_gen/COUNT_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.559     1.442    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X43Y61         FDRE                                         r  clk_1kHz_gen/COUNT_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y61         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  clk_1kHz_gen/COUNT_reg[31]/Q
                         net (fo=2, routed)           0.120     1.704    clk_1kHz_gen/COUNT_reg[31]
    SLICE_X43Y61         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  clk_1kHz_gen/COUNT_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.812    clk_1kHz_gen/COUNT_reg[28]_i_1__0_n_4
    SLICE_X43Y61         FDRE                                         r  clk_1kHz_gen/COUNT_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.829     1.956    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X43Y61         FDRE                                         r  clk_1kHz_gen/COUNT_reg[31]/C
                         clock pessimism             -0.514     1.442    
    SLICE_X43Y61         FDRE (Hold_fdre_C_D)         0.105     1.547    clk_1kHz_gen/COUNT_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_1kHz_gen/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1kHz_gen/COUNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.561     1.444    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X43Y54         FDRE                                         r  clk_1kHz_gen/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  clk_1kHz_gen/COUNT_reg[3]/Q
                         net (fo=3, routed)           0.120     1.706    clk_1kHz_gen/COUNT_reg[3]
    SLICE_X43Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  clk_1kHz_gen/COUNT_reg[0]_i_2__0/O[3]
                         net (fo=1, routed)           0.000     1.814    clk_1kHz_gen/COUNT_reg[0]_i_2__0_n_4
    SLICE_X43Y54         FDRE                                         r  clk_1kHz_gen/COUNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.831     1.958    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X43Y54         FDRE                                         r  clk_1kHz_gen/COUNT_reg[3]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X43Y54         FDRE (Hold_fdre_C_D)         0.105     1.549    clk_1kHz_gen/COUNT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_1kHz_gen/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1kHz_gen/COUNT_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.561     1.444    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X43Y56         FDRE                                         r  clk_1kHz_gen/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  clk_1kHz_gen/COUNT_reg[11]/Q
                         net (fo=3, routed)           0.120     1.706    clk_1kHz_gen/COUNT_reg[11]
    SLICE_X43Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  clk_1kHz_gen/COUNT_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.814    clk_1kHz_gen/COUNT_reg[8]_i_1__0_n_4
    SLICE_X43Y56         FDRE                                         r  clk_1kHz_gen/COUNT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.831     1.958    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X43Y56         FDRE                                         r  clk_1kHz_gen/COUNT_reg[11]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X43Y56         FDRE (Hold_fdre_C_D)         0.105     1.549    clk_1kHz_gen/COUNT_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_1kHz_gen/COUNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1kHz_gen/COUNT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.561     1.444    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X43Y55         FDRE                                         r  clk_1kHz_gen/COUNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  clk_1kHz_gen/COUNT_reg[7]/Q
                         net (fo=3, routed)           0.120     1.706    clk_1kHz_gen/COUNT_reg[7]
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  clk_1kHz_gen/COUNT_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.814    clk_1kHz_gen/COUNT_reg[4]_i_1__0_n_4
    SLICE_X43Y55         FDRE                                         r  clk_1kHz_gen/COUNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.831     1.958    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X43Y55         FDRE                                         r  clk_1kHz_gen/COUNT_reg[7]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X43Y55         FDRE (Hold_fdre_C_D)         0.105     1.549    clk_1kHz_gen/COUNT_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_1kHz_gen/COUNT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1kHz_gen/COUNT_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.559     1.442    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X43Y60         FDRE                                         r  clk_1kHz_gen/COUNT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  clk_1kHz_gen/COUNT_reg[27]/Q
                         net (fo=2, routed)           0.120     1.704    clk_1kHz_gen/COUNT_reg[27]
    SLICE_X43Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  clk_1kHz_gen/COUNT_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.812    clk_1kHz_gen/COUNT_reg[24]_i_1__0_n_4
    SLICE_X43Y60         FDRE                                         r  clk_1kHz_gen/COUNT_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.829     1.956    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X43Y60         FDRE                                         r  clk_1kHz_gen/COUNT_reg[27]/C
                         clock pessimism             -0.514     1.442    
    SLICE_X43Y60         FDRE (Hold_fdre_C_D)         0.105     1.547    clk_1kHz_gen/COUNT_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk_1kHz_gen/output_clock_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1kHz_gen/output_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.561     1.444    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X41Y53         FDRE                                         r  clk_1kHz_gen/output_clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  clk_1kHz_gen/output_clock_reg/Q
                         net (fo=2, routed)           0.170     1.756    clk_1kHz_gen/clk_1kHz
    SLICE_X41Y53         LUT3 (Prop_lut3_I2_O)        0.045     1.801 r  clk_1kHz_gen/output_clock_i_1__0/O
                         net (fo=1, routed)           0.000     1.801    clk_1kHz_gen/output_clock_i_1__0_n_0
    SLICE_X41Y53         FDRE                                         r  clk_1kHz_gen/output_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.831     1.958    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X41Y53         FDRE                                         r  clk_1kHz_gen/output_clock_reg/C
                         clock pessimism             -0.514     1.444    
    SLICE_X41Y53         FDRE (Hold_fdre_C_D)         0.091     1.535    clk_1kHz_gen/output_clock_reg
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_1kHz_gen/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1kHz_gen/COUNT_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.249ns (67.019%)  route 0.123ns (32.981%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.560     1.443    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X43Y58         FDRE                                         r  clk_1kHz_gen/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  clk_1kHz_gen/COUNT_reg[19]/Q
                         net (fo=3, routed)           0.123     1.707    clk_1kHz_gen/COUNT_reg[19]
    SLICE_X43Y58         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  clk_1kHz_gen/COUNT_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.815    clk_1kHz_gen/COUNT_reg[16]_i_1__0_n_4
    SLICE_X43Y58         FDRE                                         r  clk_1kHz_gen/COUNT_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.830     1.957    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X43Y58         FDRE                                         r  clk_1kHz_gen/COUNT_reg[19]/C
                         clock pessimism             -0.514     1.443    
    SLICE_X43Y58         FDRE (Hold_fdre_C_D)         0.105     1.548    clk_1kHz_gen/COUNT_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clk_1kHz_gen/COUNT_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1kHz_gen/COUNT_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.560     1.443    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X43Y59         FDRE                                         r  clk_1kHz_gen/COUNT_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  clk_1kHz_gen/COUNT_reg[20]/Q
                         net (fo=2, routed)           0.117     1.702    clk_1kHz_gen/COUNT_reg[20]
    SLICE_X43Y59         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.817 r  clk_1kHz_gen/COUNT_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.817    clk_1kHz_gen/COUNT_reg[20]_i_1__0_n_7
    SLICE_X43Y59         FDRE                                         r  clk_1kHz_gen/COUNT_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.830     1.957    clk_1kHz_gen/basys_clock_IBUF_BUFG
    SLICE_X43Y59         FDRE                                         r  clk_1kHz_gen/COUNT_reg[20]/C
                         clock pessimism             -0.514     1.443    
    SLICE_X43Y59         FDRE (Hold_fdre_C_D)         0.105     1.548    clk_1kHz_gen/COUNT_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { basys_clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  basys_clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y54   clk_1kHz_gen/COUNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y56   clk_1kHz_gen/COUNT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y56   clk_1kHz_gen/COUNT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y57   clk_1kHz_gen/COUNT_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y57   clk_1kHz_gen/COUNT_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y57   clk_1kHz_gen/COUNT_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y57   clk_1kHz_gen/COUNT_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y58   clk_1kHz_gen/COUNT_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y58   clk_1kHz_gen/COUNT_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y61   clk_1kHz_gen/COUNT_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y61   clk_1kHz_gen/COUNT_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y61   clk_1kHz_gen/COUNT_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y61   clk_1kHz_gen/COUNT_reg[31]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y54   clk_1kHz_gen/COUNT_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y56   clk_1kHz_gen/COUNT_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y56   clk_1kHz_gen/COUNT_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y57   clk_1kHz_gen/COUNT_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y57   clk_1kHz_gen/COUNT_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y57   clk_1kHz_gen/COUNT_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y54   clk_1kHz_gen/COUNT_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y56   clk_1kHz_gen/COUNT_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y56   clk_1kHz_gen/COUNT_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y54   clk_1kHz_gen/COUNT_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y54   clk_1kHz_gen/COUNT_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y54   clk_1kHz_gen/COUNT_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y55   clk_1kHz_gen/COUNT_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y55   clk_1kHz_gen/COUNT_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y55   clk_1kHz_gen/COUNT_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y55   clk_1kHz_gen/COUNT_reg[7]/C



