// Seed: 544345137
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wand id_2;
  output supply1 id_1;
  assign id_2 = {-1'h0, 1'h0};
  assign id_1 = id_5 == 1;
  wire id_6;
endmodule
module module_1 (
    output supply0 id_0,
    input supply1 id_1,
    output tri0 id_2
    , id_40,
    output supply1 id_3,
    output tri0 id_4,
    output tri0 id_5,
    output tri1 id_6,
    output tri0 id_7,
    input wire id_8,
    output wire id_9,
    input wor id_10,
    input wand id_11,
    input supply0 id_12
    , id_41, id_42,
    input wand id_13,
    input tri id_14
    , id_43,
    input tri1 id_15,
    output supply1 id_16,
    input tri id_17,
    output tri id_18,
    input uwire id_19,
    input uwire id_20,
    input wire id_21,
    input supply1 id_22,
    output supply1 id_23,
    output supply0 id_24,
    input supply0 id_25,
    input wor id_26,
    output wire id_27,
    input supply1 id_28,
    input wor id_29,
    input tri0 id_30,
    output uwire id_31,
    input wand id_32,
    input tri1 id_33,
    input supply0 id_34,
    output tri0 id_35,
    output wire id_36,
    input wire id_37,
    input wire id_38
);
  logic id_44 = id_37;
  module_0 modCall_1 (
      id_40,
      id_41,
      id_42,
      id_44,
      id_41
  );
  wire id_45;
endmodule
