{"children":[{"children":[{"data":[156,101,4,0,0],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 128 bits wide with a buffer size of 0 elements.","type":"text"},{"text":"128b wide with 0 elements.","type":"brief"}],"name":"Component call","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 32 bits wide with a buffer size of 0 elements.","type":"text"},{"text":"32b wide with 0 elements.","type":"brief"}],"name":"Component return","type":"resource"},{"data":[16,130,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"1 register of width 33 bits","type":"text"},{"text":"Register,\n1 reg, 32 width,\n1 reg, 33 width","type":"brief"}],"name":"Variable: \n - 'i' (if_loop_1.cpp:13)","type":"resource"},{"data":[8,64,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 bits","type":"text"},{"text":"Register,\n1 reg, 32 width","type":"brief"}],"name":"Variable: \n - 'sum' (if_loop_1.cpp:16)","type":"resource"},{"data":[0,0,1,0,0],"details":[{"Additional information":"Requested size 400 bytes, implemented size 512 bytes, stall-free, 1 read and 0 writes. ","Bank depth":"128 words","Bank width":"32 bits","Implemented size":"512 bytes","Memory Usage":"1 RAM","Memory system":"Stall-free","Number of banks":"1","Number of private copies":"1","Number of replicates":"1","Requested size":"400 bytes","User defined HLS attributes":"hls_memory; hls_singlepump; ","type":"table"},{"text":"Stall-free,\n400B requested,\n512B implemented.","type":"brief"}],"name":"if_loop_1.cpp:18 (a_local)","type":"resource"},{"children":[{"count":2,"data":[21,214,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"}],"data":[21,214,0,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":"1","data":[0,34,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/if_loop_1/if_loop_1.cpp","line":"25"}]],"name":"State","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/if_loop_1/if_loop_1.cpp","line":"25"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/if_loop_1/if_loop_1.cpp","line":"25"}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/if_loop_1/if_loop_1.cpp","line":"25"}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/if_loop_1/if_loop_1.cpp","line":"25"}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/if_loop_1/if_loop_1.cpp","line":"25"}]],"name":"33-bit Integer Compare","type":"resource"}],"data":[100,36,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/if_loop_1/if_loop_1.cpp","line":25}]],"name":"/home/dirren/IntelHLS/if_loop_1/if_loop_1.cpp:25","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/if_loop_1/if_loop_1.cpp","line":"12"}]],"name":"Stream Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/if_loop_1/if_loop_1.cpp","line":12}]],"name":"/home/dirren/IntelHLS/if_loop_1/if_loop_1.cpp:12","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/if_loop_1/if_loop_1.cpp","line":"35"}]],"name":"1-bit And","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/if_loop_1/if_loop_1.cpp","line":35}]],"name":"/home/dirren/IntelHLS/if_loop_1/if_loop_1.cpp:35","replace_name":"true","type":"resource"},{"children":[{"count":"1","data":[0,32,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/if_loop_1/if_loop_1.cpp","line":"28"}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/if_loop_1/if_loop_1.cpp","line":"28"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/if_loop_1/if_loop_1.cpp","line":"28"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[32,32,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/if_loop_1/if_loop_1.cpp","line":"28"}]],"name":"32-bit Select","type":"resource"}],"data":[99,65,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/if_loop_1/if_loop_1.cpp","line":28}]],"name":"/home/dirren/IntelHLS/if_loop_1/if_loop_1.cpp:28","type":"resource"},{"children":[{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/if_loop_1/if_loop_1.cpp","line":"16"}]],"name":"33-bit Select","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/if_loop_1/if_loop_1.cpp","line":"16"}]],"name":"32-bit Select","type":"resource"}],"data":[43,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/if_loop_1/if_loop_1.cpp","line":16}]],"name":"/home/dirren/IntelHLS/if_loop_1/if_loop_1.cpp:16","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/if_loop_1/if_loop_1.cpp","line":"26"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[9,8,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/if_loop_1/if_loop_1.cpp","line":"26"}]],"name":"Load","type":"resource"}],"data":[41,8,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/if_loop_1/if_loop_1.cpp","line":26}]],"name":"/home/dirren/IntelHLS/if_loop_1/if_loop_1.cpp:26","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/if_loop_1/if_loop_1.cpp","line":"34"}]],"name":"Stream Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"/home/dirren/IntelHLS/if_loop_1/if_loop_1.cpp","line":34}]],"name":"/home/dirren/IntelHLS/if_loop_1/if_loop_1.cpp:34","replace_name":"true","type":"resource"}],"compute_units":1,"data":[489,620,5,0,0],"debug":[[{"filename":"if_loop_1.cpp","line":13}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"if_loop_1","total_kernel_resources":[489,620,5,0,0],"total_percent":[0.0403345,0.0262024,0.0166109,0.0426585,0],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[489,620,5,0,0],"debug_enabled":"true","max_resources":[1866240,3732480,11721,5760,93312],"name":"System","total":[489,620,5,0,0],"total_percent":[0.0403345,0.0262024,0.0166109,0.0426585,0],"type":"module"}