
*** Running vivado
    with args -log au_top_0.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source au_top_0.tcl -notrace



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: link_design -top au_top_0 -part xc7a35tftg256-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tftg256-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1001.000 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 54 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [A:/FPGA/demo-checkoff1-FPGA/work/constraint/alchitry.xdc]
Finished Parsing XDC File [A:/FPGA/demo-checkoff1-FPGA/work/constraint/alchitry.xdc]
Parsing XDC File [A:/FPGA/demo-checkoff1-FPGA/work/constraint/io.xdc]
Finished Parsing XDC File [A:/FPGA/demo-checkoff1-FPGA/work/constraint/io.xdc]
Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Finished Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1001.000 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1001.000 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1001.000 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 16517ad79

Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1173.363 ; gain = 172.363

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1bd403a3d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 1375.129 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 15eb4ec75

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 1375.129 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 125345259

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.103 . Memory (MB): peak = 1375.129 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 125345259

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.123 . Memory (MB): peak = 1375.129 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 125345259

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.126 . Memory (MB): peak = 1375.129 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 125345259

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.131 . Memory (MB): peak = 1375.129 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1375.129 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 155ced4de

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.163 . Memory (MB): peak = 1375.129 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 155ced4de

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1375.129 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 155ced4de

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1375.129 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1375.129 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 155ced4de

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1375.129 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1375.129 ; gain = 374.129
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1375.129 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'A:/FPGA/demo-checkoff1-FPGA/work/vivado/alu_withbugfixes233AM13_3/alu_withbugfixes233AM13_3.runs/impl_1/au_top_0_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
Command: report_drc -file au_top_0_drc_opted.rpt -pb au_top_0_drc_opted.pb -rpx au_top_0_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file A:/FPGA/demo-checkoff1-FPGA/work/vivado/alu_withbugfixes233AM13_3/alu_withbugfixes233AM13_3.runs/impl_1/au_top_0_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1423.203 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 106c88e2d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1423.203 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1423.203 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fa187b75

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.570 . Memory (MB): peak = 1423.203 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1866964be

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1423.203 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1866964be

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1423.203 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1866964be

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1423.203 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1cdbb63d5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1423.203 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 130046244

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 1423.203 ; gain = 0.000

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 13 LUTNM shape to break, 61 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 4, two critical 9, total 13, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 34 nets or cells. Created 13 new cells, deleted 21 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1423.203 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           13  |             21  |                    34  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           13  |             21  |                    34  |           0  |           8  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 8df4fad9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1423.203 ; gain = 0.000
Phase 2.3 Global Placement Core | Checksum: 101b9b26c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1423.203 ; gain = 0.000
Phase 2 Global Placement | Checksum: 101b9b26c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1423.203 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: e7c265c6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1423.203 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: f7cc2e57

Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1423.203 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 16690f43d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1423.203 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 176b0b59a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1423.203 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: c447bbba

Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1423.203 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: b561a3a3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1423.203 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 19020c4cc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1423.203 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1e307c9f9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1423.203 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 17eb45409

Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1423.203 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 17eb45409

Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1423.203 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: dff22af2

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.004 | TNS=-3.261 |
Phase 1 Physical Synthesis Initialization | Checksum: df8bd644

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 1423.203 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: ddc630c3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 1423.203 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: dff22af2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1423.203 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.590. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:08 ; elapsed = 00:00:35 . Memory (MB): peak = 1423.203 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: e23a364b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:35 . Memory (MB): peak = 1423.203 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: e23a364b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:35 . Memory (MB): peak = 1423.203 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: e23a364b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:35 . Memory (MB): peak = 1423.203 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: e23a364b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:35 . Memory (MB): peak = 1423.203 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1423.203 ; gain = 0.000

Time (s): cpu = 00:00:09 ; elapsed = 00:00:35 . Memory (MB): peak = 1423.203 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: b7b180da

Time (s): cpu = 00:00:09 ; elapsed = 00:00:35 . Memory (MB): peak = 1423.203 ; gain = 0.000
Ending Placer Task | Checksum: 97759440

Time (s): cpu = 00:00:09 ; elapsed = 00:00:35 . Memory (MB): peak = 1423.203 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:36 . Memory (MB): peak = 1423.203 ; gain = 0.004
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.165 . Memory (MB): peak = 1423.203 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'A:/FPGA/demo-checkoff1-FPGA/work/vivado/alu_withbugfixes233AM13_3/alu_withbugfixes233AM13_3.runs/impl_1/au_top_0_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file au_top_0_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 1423.203 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_placed.rpt -pb au_top_0_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1423.203 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1423.203 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.463 | TNS=-1.234 |
Phase 1 Physical Synthesis Initialization | Checksum: 10d7d7426

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.167 . Memory (MB): peak = 1423.203 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.463 | TNS=-1.234 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 10d7d7426

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.181 . Memory (MB): peak = 1423.203 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.463 | TNS=-1.234 |
INFO: [Physopt 32-702] Processed net auto/test_shifter/M_test_shifter_current_statusPF[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/test_shifter/M_state_q[1].  Did not re-place instance auto/test_shifter/FSM_sequential_M_state_q_reg[1]
INFO: [Physopt 32-572] Net auto/test_shifter/M_state_q[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net auto/test_shifter/M_state_q[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/test_shifter/aluUnit/M_reg_current_statusPF_q[1]_i_2__2_n_0.  Did not re-place instance auto/test_shifter/aluUnit/M_reg_current_statusPF_q[1]_i_2__2
INFO: [Physopt 32-710] Processed net auto/test_shifter/aluUnit/M_track_failure_q_reg. Critical path length was reduced through logic transformation on cell auto/test_shifter/aluUnit/M_reg_current_statusPF_q[0]_i_1__2_comp.
INFO: [Physopt 32-735] Processed net auto/test_shifter/aluUnit/M_reg_current_statusPF_q[1]_i_2__2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.452 | TNS=-1.163 |
INFO: [Physopt 32-702] Processed net auto/test_shifter/M_test_shifter_current_statusPF[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/test_shifter/aluUnit/M_reg_current_statusPF_q[1]_i_2__2_n_0.  Did not re-place instance auto/test_shifter/aluUnit/M_reg_current_statusPF_q[1]_i_2__2
INFO: [Physopt 32-710] Processed net auto/test_shifter/aluUnit/FSM_sequential_M_state_q_reg[1]_0. Critical path length was reduced through logic transformation on cell auto/test_shifter/aluUnit/M_reg_current_statusPF_q[1]_i_1__2_comp.
INFO: [Physopt 32-735] Processed net auto/test_shifter/aluUnit/M_reg_current_statusPF_q[1]_i_2__2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.390 | TNS=-1.097 |
INFO: [Physopt 32-662] Processed net auto/test_shifter/aluUnit/M_reg_current_statusPF_q[1]_i_5__1_n_0.  Did not re-place instance auto/test_shifter/aluUnit/M_reg_current_statusPF_q[1]_i_5__1
INFO: [Physopt 32-572] Net auto/test_shifter/aluUnit/M_reg_current_statusPF_q[1]_i_5__1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net auto/test_shifter/aluUnit/M_reg_current_statusPF_q[1]_i_5__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/test_shifter/aluUnit/M_reg_current_statusPF_q[1]_i_11__0_n_0.  Did not re-place instance auto/test_shifter/aluUnit/M_reg_current_statusPF_q[1]_i_11__0
INFO: [Physopt 32-710] Processed net auto/test_shifter/aluUnit/M_reg_current_statusPF_q[1]_i_5__1_n_0. Critical path length was reduced through logic transformation on cell auto/test_shifter/aluUnit/M_reg_current_statusPF_q[1]_i_5__1_comp.
INFO: [Physopt 32-735] Processed net auto/test_shifter/aluUnit/M_reg_current_statusPF_q[1]_i_11__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.375 | TNS=-1.067 |
INFO: [Physopt 32-662] Processed net auto/test_shifter/M_track_failure_q_i_10__0_n_0.  Did not re-place instance auto/test_shifter/M_track_failure_q_i_10__0
INFO: [Physopt 32-572] Net auto/test_shifter/M_track_failure_q_i_10__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net auto/test_shifter/M_track_failure_q_i_10__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/test_shifter/M_track_failure_q_i_21__0_n_0.  Did not re-place instance auto/test_shifter/M_track_failure_q_i_21__0
INFO: [Physopt 32-710] Processed net auto/test_shifter/M_track_failure_q_i_10__0_n_0. Critical path length was reduced through logic transformation on cell auto/test_shifter/M_track_failure_q_i_10__0_comp.
INFO: [Physopt 32-735] Processed net auto/test_shifter/M_track_failure_q_i_21__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.374 | TNS=-1.065 |
INFO: [Physopt 32-702] Processed net auto/test_shifter/M_reg_current_out_q_reg[14]_i_3_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/test_shifter/M_reg_current_out_q_reg[11]_i_3_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/test_shifter/M_reg_current_out_q_reg[10]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/test_shifter/aluUnit/M_current_test_case_register_q_reg[2]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/test_shifter/aluUnit/out_intermediate0_carry__0_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/test_shifter/aluUnit/out_intermediate0_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/test_shifter/aluUnit/out_intermediate0_carry_i_3__0_n_0.  Did not re-place instance auto/test_shifter/aluUnit/out_intermediate0_carry_i_3__0
INFO: [Physopt 32-702] Processed net auto/test_shifter/aluUnit/out_intermediate0_carry_i_3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/test_shifter/aluUnit/FSM_sequential_M_state_q_reg[1].  Did not re-place instance auto/test_shifter/aluUnit/FSM_sequential_M_state_q[1]_i_2__1
INFO: [Physopt 32-81] Processed net auto/test_shifter/aluUnit/FSM_sequential_M_state_q_reg[1]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net auto/test_shifter/aluUnit/FSM_sequential_M_state_q_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.334 | TNS=-0.945 |
INFO: [Physopt 32-662] Processed net auto/test_shifter/aluUnit/FSM_sequential_M_state_q_reg[1]_repN.  Did not re-place instance auto/test_shifter/aluUnit/FSM_sequential_M_state_q[1]_i_2__1_replica
INFO: [Physopt 32-81] Processed net auto/test_shifter/aluUnit/FSM_sequential_M_state_q_reg[1]_repN. Replicated 1 times.
INFO: [Physopt 32-735] Processed net auto/test_shifter/aluUnit/FSM_sequential_M_state_q_reg[1]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.326 | TNS=-0.921 |
INFO: [Physopt 32-663] Processed net auto/test_shifter/Q[2].  Re-placed instance auto/test_shifter/M_current_test_case_register_q_reg[2]
INFO: [Physopt 32-735] Processed net auto/test_shifter/Q[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.312 | TNS=-0.879 |
INFO: [Physopt 32-663] Processed net auto/test_shifter/Q[1].  Re-placed instance auto/test_shifter/M_current_test_case_register_q_reg[1]
INFO: [Physopt 32-735] Processed net auto/test_shifter/Q[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.278 | TNS=-0.777 |
INFO: [Physopt 32-662] Processed net auto/test_shifter/aluUnit/DI[0].  Did not re-place instance auto/test_shifter/aluUnit/out_intermediate0_carry_i_1__1
INFO: [Physopt 32-572] Net auto/test_shifter/aluUnit/DI[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net auto/test_shifter/aluUnit/DI[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/test_shifter/aluUnit/FSM_sequential_M_state_q_reg[1]_repN_1.  Did not re-place instance auto/test_shifter/aluUnit/FSM_sequential_M_state_q[1]_i_2__1_replica_1
INFO: [Physopt 32-572] Net auto/test_shifter/aluUnit/FSM_sequential_M_state_q_reg[1]_repN_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net auto/test_shifter/aluUnit/FSM_sequential_M_state_q_reg[1]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net auto/test_shifter/aluUnit/M_track_failure_q_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.272 | TNS=-0.731 |
INFO: [Physopt 32-735] Processed net auto/test_shifter/aluUnit/FSM_sequential_M_state_q_reg[1]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.265 | TNS=-0.724 |
INFO: [Physopt 32-662] Processed net auto/test_shifter/aluUnit/M_reg_current_statusPF_q[1]_i_2__2_n_0.  Did not re-place instance auto/test_shifter/aluUnit/M_reg_current_statusPF_q[1]_i_2__2_comp_2
INFO: [Physopt 32-702] Processed net auto/test_shifter/aluUnit/M_reg_current_statusPF_q[1]_i_2__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/test_shifter/aluUnit/M_reg_current_statusPF_q[1]_i_8__0_n_0.  Did not re-place instance auto/test_shifter/aluUnit/M_reg_current_statusPF_q[1]_i_8__0
INFO: [Physopt 32-710] Processed net auto/test_shifter/aluUnit/M_reg_current_statusPF_q[1]_i_2__2_n_0. Critical path length was reduced through logic transformation on cell auto/test_shifter/aluUnit/M_reg_current_statusPF_q[1]_i_2__2_comp_4.
INFO: [Physopt 32-735] Processed net auto/test_shifter/aluUnit/M_reg_current_statusPF_q[1]_i_8__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.230 | TNS=-0.659 |
INFO: [Physopt 32-702] Processed net auto/test_shifter/M_track_failure_q. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/test_shifter/aluUnit/M_track_failure_q_i_5__1_n_0.  Did not re-place instance auto/test_shifter/aluUnit/M_track_failure_q_i_5__1
INFO: [Physopt 32-702] Processed net auto/test_shifter/aluUnit/M_track_failure_q_i_5__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/test_shifter/aluUnit/M_track_failure_q_i_14__0_n_0.  Did not re-place instance auto/test_shifter/aluUnit/M_track_failure_q_i_14__0
INFO: [Physopt 32-710] Processed net auto/test_shifter/aluUnit/M_track_failure_q_i_5__1_n_0. Critical path length was reduced through logic transformation on cell auto/test_shifter/aluUnit/M_track_failure_q_i_5__1_comp.
INFO: [Physopt 32-735] Processed net auto/test_shifter/aluUnit/M_track_failure_q_i_14__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.225 | TNS=-0.604 |
INFO: [Physopt 32-662] Processed net auto/test_shifter/aluUnit/M_reg_current_statusPF_q[1]_i_2__2_n_0_repN.  Did not re-place instance auto/test_shifter/aluUnit/M_reg_current_statusPF_q[1]_i_2__2_comp
INFO: [Physopt 32-702] Processed net auto/test_shifter/aluUnit/M_reg_current_statusPF_q[1]_i_2__2_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/test_shifter/aluUnit/M_reg_current_statusPF_q[1]_i_8__0_n_0.  Did not re-place instance auto/test_shifter/aluUnit/M_reg_current_statusPF_q[1]_i_8__0
INFO: [Physopt 32-710] Processed net auto/test_shifter/aluUnit/M_reg_current_statusPF_q[1]_i_2__2_n_0_repN. Critical path length was reduced through logic transformation on cell auto/test_shifter/aluUnit/M_reg_current_statusPF_q[1]_i_2__2_comp_5.
INFO: [Physopt 32-735] Processed net auto/test_shifter/aluUnit/M_reg_current_statusPF_q[1]_i_8__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.210 | TNS=-0.589 |
INFO: [Physopt 32-702] Processed net auto/test_shifter/aluUnit/M_track_failure_q_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/test_shifter/M_test_shifter_current_statusPF[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/test_shifter/M_state_q[1].  Did not re-place instance auto/test_shifter/FSM_sequential_M_state_q_reg[1]
INFO: [Physopt 32-702] Processed net auto/test_shifter/M_state_q[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/test_shifter/aluUnit/M_reg_current_statusPF_q[1]_i_5__1_n_0.  Did not re-place instance auto/test_shifter/aluUnit/M_reg_current_statusPF_q[1]_i_5__1_comp
INFO: [Physopt 32-702] Processed net auto/test_shifter/aluUnit/M_reg_current_statusPF_q[1]_i_5__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/test_shifter/M_track_failure_q_i_10__0_n_0.  Did not re-place instance auto/test_shifter/M_track_failure_q_i_10__0_comp
INFO: [Physopt 32-735] Processed net auto/test_shifter/M_track_failure_q_i_10__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.205 | TNS=-0.579 |
INFO: [Physopt 32-662] Processed net auto/test_shifter/M_track_failure_q_i_10__0_n_0.  Did not re-place instance auto/test_shifter/M_track_failure_q_i_10__0_comp
INFO: [Physopt 32-702] Processed net auto/test_shifter/M_track_failure_q_i_10__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/test_shifter/M_track_failure_q_i_22__1_n_0.  Did not re-place instance auto/test_shifter/M_track_failure_q_i_22__1
INFO: [Physopt 32-735] Processed net auto/test_shifter/M_track_failure_q_i_22__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.175 | TNS=-0.489 |
INFO: [Physopt 32-702] Processed net auto/test_shifter/M_track_failure_q. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/test_shifter/aluUnit/M_track_failure_q_i_5__1_n_0.  Did not re-place instance auto/test_shifter/aluUnit/M_track_failure_q_i_5__1_comp
INFO: [Physopt 32-702] Processed net auto/test_shifter/aluUnit/M_track_failure_q_i_5__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/test_shifter/aluUnit/M_track_failure_q_i_14__0_n_0_repN.  Did not re-place instance auto/test_shifter/aluUnit/M_track_failure_q_i_14__0_comp
INFO: [Physopt 32-702] Processed net auto/test_shifter/aluUnit/M_track_failure_q_i_14__0_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/test_shifter/aluUnit/M_track_failure_q_i_13__0_n_0.  Did not re-place instance auto/test_shifter/aluUnit/M_track_failure_q_i_13__0
INFO: [Physopt 32-702] Processed net auto/test_shifter/aluUnit/M_track_failure_q_i_13__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/test_shifter/M_track_failure_q_i_19__1_n_0.  Did not re-place instance auto/test_shifter/M_track_failure_q_i_19__1
INFO: [Physopt 32-702] Processed net auto/test_shifter/M_track_failure_q_i_19__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/test_shifter/M_reg_current_out_q_reg[14]_i_3_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/test_shifter/M_reg_current_out_q_reg[11]_i_3_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/test_shifter/aluUnit/M_current_test_case_register_q_reg[2]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/test_shifter/aluUnit/out_intermediate0_carry__0_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/test_shifter/aluUnit/DI[0].  Did not re-place instance auto/test_shifter/aluUnit/out_intermediate0_carry_i_1__1
INFO: [Physopt 32-702] Processed net auto/test_shifter/aluUnit/DI[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/test_shifter/aluUnit/FSM_sequential_M_state_q_reg[1]_repN_1.  Did not re-place instance auto/test_shifter/aluUnit/FSM_sequential_M_state_q[1]_i_2__1_replica_1
INFO: [Physopt 32-702] Processed net auto/test_shifter/aluUnit/FSM_sequential_M_state_q_reg[1]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/test_shifter/aluUnit/M_current_test_case_register_q_reg[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.175 | TNS=-0.489 |
Phase 3 Critical Path Optimization | Checksum: 10d7d7426

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 1423.203 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.175 | TNS=-0.489 |
INFO: [Physopt 32-702] Processed net auto/test_shifter/M_track_failure_q. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/test_shifter/M_state_q[1].  Did not re-place instance auto/test_shifter/FSM_sequential_M_state_q_reg[1]
INFO: [Physopt 32-81] Processed net auto/test_shifter/M_state_q[1]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net auto/test_shifter/M_state_q[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.133 | TNS=-0.363 |
INFO: [Physopt 32-663] Processed net auto/test_shifter/M_state_q[0].  Re-placed instance auto/test_shifter/FSM_sequential_M_state_q_reg[0]
INFO: [Physopt 32-735] Processed net auto/test_shifter/M_state_q[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.119 | TNS=-0.321 |
INFO: [Physopt 32-662] Processed net auto/test_shifter/Q[3].  Did not re-place instance auto/test_shifter/M_current_test_case_register_q_reg[3]
INFO: [Physopt 32-81] Processed net auto/test_shifter/Q[3]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net auto/test_shifter/Q[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.119 | TNS=-0.321 |
INFO: [Physopt 32-662] Processed net auto/test_shifter/Q[3].  Did not re-place instance auto/test_shifter/M_current_test_case_register_q_reg[3]
INFO: [Physopt 32-702] Processed net auto/test_shifter/Q[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/test_shifter/aluUnit/M_track_failure_q_i_5__1_n_0.  Did not re-place instance auto/test_shifter/aluUnit/M_track_failure_q_i_5__1_comp
INFO: [Physopt 32-702] Processed net auto/test_shifter/aluUnit/M_track_failure_q_i_5__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/test_shifter/aluUnit/M_track_failure_q_i_14__0_n_0_repN.  Did not re-place instance auto/test_shifter/aluUnit/M_track_failure_q_i_14__0_comp
INFO: [Physopt 32-710] Processed net auto/test_shifter/aluUnit/M_track_failure_q_i_5__1_n_0. Critical path length was reduced through logic transformation on cell auto/test_shifter/aluUnit/M_track_failure_q_i_5__1_comp_1.
INFO: [Physopt 32-735] Processed net auto/test_shifter/aluUnit/M_track_failure_q_i_14__0_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.104 | TNS=-0.250 |
INFO: [Physopt 32-702] Processed net auto/test_shifter/M_test_shifter_current_statusPF[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/test_shifter/aluUnit/M_reg_current_statusPF_q[1]_i_5__1_n_0.  Did not re-place instance auto/test_shifter/aluUnit/M_reg_current_statusPF_q[1]_i_5__1_comp
INFO: [Physopt 32-572] Net auto/test_shifter/aluUnit/M_reg_current_statusPF_q[1]_i_5__1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net auto/test_shifter/aluUnit/M_reg_current_statusPF_q[1]_i_5__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/test_shifter/aluUnit/M_reg_current_statusPF_q[1]_i_10__0_n_0.  Did not re-place instance auto/test_shifter/aluUnit/M_reg_current_statusPF_q[1]_i_10__0
INFO: [Physopt 32-702] Processed net auto/test_shifter/aluUnit/M_reg_current_statusPF_q[1]_i_10__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/test_shifter/M_track_failure_q_i_15__0_n_0.  Did not re-place instance auto/test_shifter/M_track_failure_q_i_15__0
INFO: [Physopt 32-572] Net auto/test_shifter/M_track_failure_q_i_15__0_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net auto/test_shifter/M_track_failure_q_i_15__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/test_shifter/M_reg_current_out_q_reg[14]_i_3_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/test_shifter/M_reg_current_out_q_reg[11]_i_3_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/test_shifter/M_reg_current_out_q_reg[10]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/test_shifter/aluUnit/M_current_test_case_register_q_reg[2]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/test_shifter/aluUnit/out_intermediate0_carry__0_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/test_shifter/aluUnit/out_intermediate0_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/test_shifter/aluUnit/out_intermediate0_carry_i_7__1_n_0.  Did not re-place instance auto/test_shifter/aluUnit/out_intermediate0_carry_i_7__1
INFO: [Physopt 32-702] Processed net auto/test_shifter/aluUnit/out_intermediate0_carry_i_7__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/test_shifter/aluUnit/M_track_failure_q_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/test_shifter/M_test_shifter_current_statusPF[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/test_shifter/Q[3].  Did not re-place instance auto/test_shifter/M_current_test_case_register_q_reg[3]
INFO: [Physopt 32-702] Processed net auto/test_shifter/Q[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/test_shifter/aluUnit/M_reg_current_statusPF_q[1]_i_5__1_n_0.  Did not re-place instance auto/test_shifter/aluUnit/M_reg_current_statusPF_q[1]_i_5__1_comp
INFO: [Physopt 32-702] Processed net auto/test_shifter/aluUnit/M_reg_current_statusPF_q[1]_i_5__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/test_shifter/aluUnit/M_reg_current_statusPF_q[1]_i_10__0_n_0.  Did not re-place instance auto/test_shifter/aluUnit/M_reg_current_statusPF_q[1]_i_10__0
INFO: [Physopt 32-702] Processed net auto/test_shifter/aluUnit/M_reg_current_statusPF_q[1]_i_10__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/test_shifter/M_track_failure_q_i_15__0_n_0.  Did not re-place instance auto/test_shifter/M_track_failure_q_i_15__0
INFO: [Physopt 32-702] Processed net auto/test_shifter/M_track_failure_q_i_15__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/test_shifter/M_reg_current_out_q_reg[14]_i_3_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/test_shifter/M_reg_current_out_q_reg[11]_i_3_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/test_shifter/aluUnit/M_current_test_case_register_q_reg[2]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/test_shifter/aluUnit/out_intermediate0_carry__0_n_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net auto/test_shifter/aluUnit/out_intermediate0_carry_i_7__1_n_0.  Did not re-place instance auto/test_shifter/aluUnit/out_intermediate0_carry_i_7__1
INFO: [Physopt 32-702] Processed net auto/test_shifter/aluUnit/out_intermediate0_carry_i_7__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net auto/test_shifter/aluUnit/M_track_failure_q_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.104 | TNS=-0.250 |
Phase 4 Critical Path Optimization | Checksum: 10d7d7426

Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1423.203 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1423.203 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.104 | TNS=-0.250 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.359  |          0.984  |            5  |              0  |                    19  |           0  |           2  |  00:00:07  |
|  Total          |          0.359  |          0.984  |            5  |              0  |                    19  |           0  |           3  |  00:00:07  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1423.203 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1585fc4dd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1423.203 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
255 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1423.203 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.300 . Memory (MB): peak = 1424.406 ; gain = 1.203
INFO: [Common 17-1381] The checkpoint 'A:/FPGA/demo-checkoff1-FPGA/work/vivado/alu_withbugfixes233AM13_3/alu_withbugfixes233AM13_3.runs/impl_1/au_top_0_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 38977164 ConstDB: 0 ShapeSum: b8b8e947 RouteDB: 0

Phase 1 Build RT Design
