###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID IC)
#  Generated on:      Sat Aug 20 17:13:56 2022
#  Design:            SYS_TOP
#  Command:           optDesign -postCTS -hold
###############################################################
Path 1: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[0]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[0]/D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/regArr_reg[1][4]/Q (v) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.561
- Setup                         0.409
+ Phase Shift                  20.000
= Required Time                20.152
- Arrival Time                 17.653
= Slack Time                    2.499
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |                Net                |    Cell    | Delay | Arrival | Required | 
     |                                           |      |                                   |            |       |  Time   |   Time   | 
     |-------------------------------------------+------+-----------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                   |  ^   | REF_CLK                           |            |       |   0.000 |    2.499 | 
     | REF_CLK__L1_I0/A                          |  ^   | REF_CLK                           | CLKINVX40M | 0.000 |   0.000 |    2.499 | 
     | REF_CLK__L1_I0/Y                          |  v   | REF_CLK__L1_N0                    | CLKINVX40M | 0.038 |   0.038 |    2.537 | 
     | REF_CLK__L2_I0/A                          |  v   | REF_CLK__L1_N0                    | CLKINVX32M | 0.001 |   0.039 |    2.538 | 
     | REF_CLK__L2_I0/Y                          |  ^   | REF_CLK__L2_N0                    | CLKINVX32M | 0.030 |   0.069 |    2.568 | 
     | U0_mux2X1/U1/A                            |  ^   | REF_CLK__L2_N0                    | MX2X4M     | 0.000 |   0.069 |    2.568 | 
     | U0_mux2X1/U1/Y                            |  ^   | REF_SCAN_CLK                      | MX2X4M     | 0.162 |   0.231 |    2.730 | 
     | REF_SCAN_CLK__L1_I0/A                     |  ^   | REF_SCAN_CLK                      | CLKBUFX32M | 0.000 |   0.231 |    2.730 | 
     | REF_SCAN_CLK__L1_I0/Y                     |  ^   | REF_SCAN_CLK__L1_N0               | CLKBUFX32M | 0.138 |   0.369 |    2.868 | 
     | REF_SCAN_CLK__L2_I0/A                     |  ^   | REF_SCAN_CLK__L1_N0               | CLKINVX40M | 0.001 |   0.370 |    2.869 | 
     | REF_SCAN_CLK__L2_I0/Y                     |  v   | REF_SCAN_CLK__L2_N0               | CLKINVX40M | 0.068 |   0.438 |    2.937 | 
     | REF_SCAN_CLK__L3_I1/A                     |  v   | REF_SCAN_CLK__L2_N0               | CLKINVX40M | 0.002 |   0.440 |    2.939 | 
     | REF_SCAN_CLK__L3_I1/Y                     |  ^   | REF_SCAN_CLK__L3_N1               | CLKINVX40M | 0.110 |   0.550 |    3.048 | 
     | U0_RegFile/regArr_reg[1][4]/CK            |  ^   | REF_SCAN_CLK__L3_N1               | SDFFRQX2M  | 0.005 |   0.555 |    3.053 | 
     | U0_RegFile/regArr_reg[1][4]/Q             |  v   | Operand_B[4]                      | SDFFRQX2M  | 0.570 |   1.125 |    3.624 | 
     | U0_ALU/FE_DBTC3_Operand_B_4_/A            |  v   | Operand_B[4]                      | INVX2M     | 0.000 |   1.125 |    3.624 | 
     | U0_ALU/FE_DBTC3_Operand_B_4_/Y            |  ^   | U0_ALU/FE_DBTN3_Operand_B_4_      | INVX2M     | 0.436 |   1.561 |    4.060 | 
     | U0_ALU/div_52/U67/B                       |  ^   | U0_ALU/FE_DBTN3_Operand_B_4_      | AND3X1M    | 0.001 |   1.562 |    4.061 | 
     | U0_ALU/div_52/U67/Y                       |  ^   | U0_ALU/div_52/n20                 | AND3X1M    | 0.278 |   1.841 |    4.339 | 
     | U0_ALU/div_52/U65/A                       |  ^   | U0_ALU/div_52/n20                 | AND2X1M    | 0.000 |   1.841 |    4.339 | 
     | U0_ALU/div_52/U65/Y                       |  ^   | U0_ALU/div_52/n19                 | AND2X1M    | 0.191 |   2.032 |    4.530 | 
     | U0_ALU/div_52/U62/B                       |  ^   | U0_ALU/div_52/n19                 | AND4X1M    | 0.000 |   2.032 |    4.531 | 
     | U0_ALU/div_52/U62/Y                       |  ^   | U0_ALU/N132                       | AND4X1M    | 0.296 |   2.328 |    4.826 | 
     | U0_ALU/div_52/U40/S0                      |  ^   | U0_ALU/N132                       | CLKMX2X2M  | 0.000 |   2.328 |    4.827 | 
     | U0_ALU/div_52/U40/Y                       |  v   | U0_ALU/div_52/u_div/PartRem[7][1] | CLKMX2X2M  | 0.272 |   2.600 |    5.099 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/A  |  v   | U0_ALU/div_52/u_div/PartRem[7][1] | ADDFX2M    | 0.000 |   2.600 |    5.099 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/CO |  v   | U0_ALU/div_52/u_div/CryTmp[6][2]  | ADDFX2M    | 0.460 |   3.060 |    5.559 | 
     | U0_ALU/div_52/U63/C                       |  v   | U0_ALU/div_52/u_div/CryTmp[6][2]  | AND3X1M    | 0.000 |   3.060 |    5.559 | 
     | U0_ALU/div_52/U63/Y                       |  v   | U0_ALU/N131                       | AND3X1M    | 0.349 |   3.409 |    5.907 | 
     | U0_ALU/div_52/U46/S0                      |  v   | U0_ALU/N131                       | CLKMX2X2M  | 0.000 |   3.409 |    5.907 | 
     | U0_ALU/div_52/U46/Y                       |  ^   | U0_ALU/div_52/u_div/PartRem[6][1] | CLKMX2X2M  | 0.263 |   3.672 |    6.171 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/A  |  ^   | U0_ALU/div_52/u_div/PartRem[6][1] | ADDFX2M    | 0.000 |   3.672 |    6.171 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/CO |  ^   | U0_ALU/div_52/u_div/CryTmp[5][2]  | ADDFX2M    | 0.505 |   4.176 |    6.675 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CI |  ^   | U0_ALU/div_52/u_div/CryTmp[5][2]  | ADDFX2M    | 0.000 |   4.176 |    6.675 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CO |  ^   | U0_ALU/div_52/u_div/CryTmp[5][3]  | ADDFX2M    | 0.250 |   4.426 |    6.925 | 
     | U0_ALU/div_52/U64/A                       |  ^   | U0_ALU/div_52/u_div/CryTmp[5][3]  | AND2X1M    | 0.000 |   4.426 |    6.925 | 
     | U0_ALU/div_52/U64/Y                       |  ^   | U0_ALU/N130                       | AND2X1M    | 0.289 |   4.715 |    7.214 | 
     | U0_ALU/div_52/U51/S0                      |  ^   | U0_ALU/N130                       | CLKMX2X2M  | 0.000 |   4.715 |    7.214 | 
     | U0_ALU/div_52/U51/Y                       |  v   | U0_ALU/div_52/u_div/PartRem[5][1] | CLKMX2X2M  | 0.306 |   5.022 |    7.520 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_1/A  |  v   | U0_ALU/div_52/u_div/PartRem[5][1] | ADDFX2M    | 0.000 |   5.022 |    7.521 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_1/CO |  v   | U0_ALU/div_52/u_div/CryTmp[4][2]  | ADDFX2M    | 0.472 |   5.493 |    7.992 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_2/CI |  v   | U0_ALU/div_52/u_div/CryTmp[4][2]  | ADDFX2M    | 0.000 |   5.493 |    7.992 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_2/CO |  v   | U0_ALU/div_52/u_div/CryTmp[4][3]  | ADDFX2M    | 0.338 |   5.831 |    8.330 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CI |  v   | U0_ALU/div_52/u_div/CryTmp[4][3]  | ADDFX2M    | 0.000 |   5.831 |    8.330 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CO |  v   | U0_ALU/div_52/u_div/CryTmp[4][4]  | ADDFX2M    | 0.324 |   6.155 |    8.654 | 
     | U0_ALU/div_52/U66/A                       |  v   | U0_ALU/div_52/u_div/CryTmp[4][4]  | AND2X1M    | 0.000 |   6.155 |    8.654 | 
     | U0_ALU/div_52/U66/Y                       |  v   | U0_ALU/N129                       | AND2X1M    | 0.323 |   6.478 |    8.976 | 
     | U0_ALU/div_52/U55/S0                      |  v   | U0_ALU/N129                       | CLKMX2X2M  | 0.000 |   6.478 |    8.977 | 
     | U0_ALU/div_52/U55/Y                       |  v   | U0_ALU/div_52/u_div/PartRem[4][1] | CLKMX2X2M  | 0.266 |   6.743 |    9.242 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_1/A  |  v   | U0_ALU/div_52/u_div/PartRem[4][1] | ADDFX2M    | 0.000 |   6.743 |    9.242 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_1/CO |  v   | U0_ALU/div_52/u_div/CryTmp[3][2]  | ADDFX2M    | 0.468 |   7.211 |    9.710 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_2/CI |  v   | U0_ALU/div_52/u_div/CryTmp[3][2]  | ADDFX2M    | 0.000 |   7.211 |    9.710 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_2/CO |  v   | U0_ALU/div_52/u_div/CryTmp[3][3]  | ADDFX2M    | 0.335 |   7.546 |   10.045 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_3/CI |  v   | U0_ALU/div_52/u_div/CryTmp[3][3]  | ADDFX2M    | 0.000 |   7.546 |   10.045 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_3/CO |  v   | U0_ALU/div_52/u_div/CryTmp[3][4]  | ADDFX2M    | 0.343 |   7.889 |   10.388 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_4/CI |  v   | U0_ALU/div_52/u_div/CryTmp[3][4]  | ADDFX2M    | 0.000 |   7.889 |   10.388 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_4/CO |  v   | U0_ALU/div_52/u_div/CryTmp[3][5]  | ADDFX2M    | 0.324 |   8.213 |   10.712 | 
     | U0_ALU/div_52/U68/C                       |  v   | U0_ALU/div_52/u_div/CryTmp[3][5]  | AND3X1M    | 0.000 |   8.213 |   10.712 | 
     | U0_ALU/div_52/U68/Y                       |  v   | U0_ALU/N128                       | AND3X1M    | 0.431 |   8.644 |   11.142 | 
     | U0_ALU/div_52/U58/S0                      |  v   | U0_ALU/N128                       | CLKMX2X2M  | 0.000 |   8.644 |   11.143 | 
     | U0_ALU/div_52/U58/Y                       |  v   | U0_ALU/div_52/u_div/PartRem[3][1] | CLKMX2X2M  | 0.278 |   8.922 |   11.420 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_1/A  |  v   | U0_ALU/div_52/u_div/PartRem[3][1] | ADDFX2M    | 0.000 |   8.922 |   11.420 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_1/CO |  v   | U0_ALU/div_52/u_div/CryTmp[2][2]  | ADDFX2M    | 0.468 |   9.390 |   11.889 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_2/CI |  v   | U0_ALU/div_52/u_div/CryTmp[2][2]  | ADDFX2M    | 0.000 |   9.390 |   11.889 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_2/CO |  v   | U0_ALU/div_52/u_div/CryTmp[2][3]  | ADDFX2M    | 0.340 |   9.730 |   12.229 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_3/CI |  v   | U0_ALU/div_52/u_div/CryTmp[2][3]  | ADDFX2M    | 0.000 |   9.730 |   12.229 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_3/CO |  v   | U0_ALU/div_52/u_div/CryTmp[2][4]  | ADDFX2M    | 0.341 |  10.071 |   12.570 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_4/CI |  v   | U0_ALU/div_52/u_div/CryTmp[2][4]  | ADDFX2M    | 0.000 |  10.071 |   12.570 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_4/CO |  v   | U0_ALU/div_52/u_div/CryTmp[2][5]  | ADDFX2M    | 0.341 |  10.412 |   12.911 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_5/CI |  v   | U0_ALU/div_52/u_div/CryTmp[2][5]  | ADDFX2M    | 0.000 |  10.412 |   12.911 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_5/CO |  v   | U0_ALU/div_52/u_div/CryTmp[2][6]  | ADDFX2M    | 0.314 |  10.726 |   13.225 | 
     | U0_ALU/div_52/U69/A                       |  v   | U0_ALU/div_52/u_div/CryTmp[2][6]  | AND2X1M    | 0.000 |  10.726 |   13.225 | 
     | U0_ALU/div_52/U69/Y                       |  v   | U0_ALU/N127                       | AND2X1M    | 0.365 |  11.092 |   13.590 | 
     | U0_ALU/div_52/U60/S0                      |  v   | U0_ALU/N127                       | CLKMX2X2M  | 0.000 |  11.092 |   13.591 | 
     | U0_ALU/div_52/U60/Y                       |  v   | U0_ALU/div_52/u_div/PartRem[2][1] | CLKMX2X2M  | 0.290 |  11.382 |   13.881 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_1/A  |  v   | U0_ALU/div_52/u_div/PartRem[2][1] | ADDFX2M    | 0.000 |  11.382 |   13.881 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_1/CO |  v   | U0_ALU/div_52/u_div/CryTmp[1][2]  | ADDFX2M    | 0.467 |  11.849 |   14.348 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_2/CI |  v   | U0_ALU/div_52/u_div/CryTmp[1][2]  | ADDFX2M    | 0.000 |  11.849 |   14.348 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_2/CO |  v   | U0_ALU/div_52/u_div/CryTmp[1][3]  | ADDFX2M    | 0.346 |  12.195 |   14.694 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_3/CI |  v   | U0_ALU/div_52/u_div/CryTmp[1][3]  | ADDFX2M    | 0.000 |  12.195 |   14.694 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_3/CO |  v   | U0_ALU/div_52/u_div/CryTmp[1][4]  | ADDFX2M    | 0.341 |  12.536 |   15.035 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_4/CI |  v   | U0_ALU/div_52/u_div/CryTmp[1][4]  | ADDFX2M    | 0.000 |  12.536 |   15.035 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_4/CO |  v   | U0_ALU/div_52/u_div/CryTmp[1][5]  | ADDFX2M    | 0.347 |  12.884 |   15.382 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_5/CI |  v   | U0_ALU/div_52/u_div/CryTmp[1][5]  | ADDFX2M    | 0.000 |  12.884 |   15.383 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_5/CO |  v   | U0_ALU/div_52/u_div/CryTmp[1][6]  | ADDFX2M    | 0.348 |  13.232 |   15.731 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_6/CI |  v   | U0_ALU/div_52/u_div/CryTmp[1][6]  | ADDFX2M    | 0.000 |  13.232 |   15.731 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_6/CO |  v   | U0_ALU/div_52/u_div/CryTmp[1][7]  | ADDFX2M    | 0.342 |  13.574 |   16.073 | 
     | U0_ALU/div_52/U71/A                       |  v   | U0_ALU/div_52/u_div/CryTmp[1][7]  | AND2X1M    | 0.000 |  13.574 |   16.073 | 
     | U0_ALU/div_52/U71/Y                       |  v   | U0_ALU/N126                       | AND2X1M    | 0.414 |  13.988 |   16.486 | 
     | U0_ALU/div_52/U61/S0                      |  v   | U0_ALU/N126                       | CLKMX2X2M  | 0.000 |  13.988 |   16.487 | 
     | U0_ALU/div_52/U61/Y                       |  v   | U0_ALU/div_52/u_div/PartRem[1][1] | CLKMX2X2M  | 0.272 |  14.260 |   16.759 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_0_1/A  |  v   | U0_ALU/div_52/u_div/PartRem[1][1] | ADDFX2M    | 0.000 |  14.260 |   16.759 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_0_1/CO |  v   | U0_ALU/div_52/u_div/CryTmp[0][2]  | ADDFX2M    | 0.454 |  14.714 |   17.213 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_0_2/CI |  v   | U0_ALU/div_52/u_div/CryTmp[0][2]  | ADDFX2M    | 0.000 |  14.714 |   17.213 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_0_2/CO |  v   | U0_ALU/div_52/u_div/CryTmp[0][3]  | ADDFX2M    | 0.347 |  15.061 |   17.560 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_0_3/CI |  v   | U0_ALU/div_52/u_div/CryTmp[0][3]  | ADDFX2M    | 0.000 |  15.061 |   17.560 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_0_3/CO |  v   | U0_ALU/div_52/u_div/CryTmp[0][4]  | ADDFX2M    | 0.342 |  15.403 |   17.902 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_0_4/CI |  v   | U0_ALU/div_52/u_div/CryTmp[0][4]  | ADDFX2M    | 0.000 |  15.403 |   17.902 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_0_4/CO |  v   | U0_ALU/div_52/u_div/CryTmp[0][5]  | ADDFX2M    | 0.342 |  15.746 |   18.245 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_0_5/CI |  v   | U0_ALU/div_52/u_div/CryTmp[0][5]  | ADDFX2M    | 0.000 |  15.746 |   18.245 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_0_5/CO |  v   | U0_ALU/div_52/u_div/CryTmp[0][6]  | ADDFX2M    | 0.337 |  16.083 |   18.582 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_0_6/CI |  v   | U0_ALU/div_52/u_div/CryTmp[0][6]  | ADDFX2M    | 0.000 |  16.083 |   18.582 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_0_6/CO |  v   | U0_ALU/div_52/u_div/CryTmp[0][7]  | ADDFX2M    | 0.348 |  16.431 |   18.930 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_0_7/CI |  v   | U0_ALU/div_52/u_div/CryTmp[0][7]  | ADDFX2M    | 0.000 |  16.431 |   18.930 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_0_7/CO |  v   | U0_ALU/N125                       | ADDFX2M    | 0.367 |  16.798 |   19.297 | 
     | U0_ALU/U88/C0                             |  v   | U0_ALU/N125                       | AOI222X1M  | 0.000 |  16.798 |   19.297 | 
     | U0_ALU/U88/Y                              |  ^   | U0_ALU/n111                       | AOI222X1M  | 0.624 |  17.422 |   19.921 | 
     | U0_ALU/U85/A1                             |  ^   | U0_ALU/n111                       | AOI31X2M   | 0.000 |  17.422 |   19.921 | 
     | U0_ALU/U85/Y                              |  v   | U0_ALU/ALU_OUT_Comb[0]            | AOI31X2M   | 0.231 |  17.653 |   20.152 | 
     | U0_ALU/ALU_OUT_reg[0]/D                   |  v   | U0_ALU/ALU_OUT_Comb[0]            | SDFFRQX2M  | 0.000 |  17.653 |   20.152 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net         |    Cell     | Delay | Arrival | Required | 
     |                                |      |                     |             |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------+-------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK             |             |       |   0.000 |   -2.499 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK             | CLKINVX40M  | 0.000 |   0.000 |   -2.499 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0      | CLKINVX40M  | 0.038 |   0.038 |   -2.461 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0      | CLKINVX32M  | 0.001 |   0.039 |   -2.460 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0      | CLKINVX32M  | 0.030 |   0.069 |   -2.430 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0      | MX2X4M      | 0.000 |   0.069 |   -2.430 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK        | MX2X4M      | 0.162 |   0.231 |   -2.268 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK        | CLKBUFX32M  | 0.000 |   0.231 |   -2.267 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M  | 0.138 |   0.369 |   -2.130 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/CK  |  ^   | REF_SCAN_CLK__L1_N0 | TLATNCAX20M | 0.001 |   0.370 |   -2.129 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/ECK |  ^   | ALU_CLK             | TLATNCAX20M | 0.190 |   0.560 |   -1.938 | 
     | U0_CLK_GATE/GATED_CLK          |  ^   | ALU_CLK             | CLK_GATE    |       |   0.561 |   -1.938 | 
     | U0_ALU/ALU_OUT_reg[0]/CK       |  ^   | ALU_CLK             | SDFFRQX2M   | 0.000 |   0.561 |   -1.938 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[1]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[1]/D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/regArr_reg[1][4]/Q (v) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.561
- Setup                         0.409
+ Phase Shift                  20.000
= Required Time                20.152
- Arrival Time                 14.645
= Slack Time                    5.506
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |                Net                |    Cell    | Delay | Arrival | Required | 
     |                                           |      |                                   |            |       |  Time   |   Time   | 
     |-------------------------------------------+------+-----------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                   |  ^   | REF_CLK                           |            |       |   0.000 |    5.506 | 
     | REF_CLK__L1_I0/A                          |  ^   | REF_CLK                           | CLKINVX40M | 0.000 |   0.000 |    5.506 | 
     | REF_CLK__L1_I0/Y                          |  v   | REF_CLK__L1_N0                    | CLKINVX40M | 0.038 |   0.038 |    5.544 | 
     | REF_CLK__L2_I0/A                          |  v   | REF_CLK__L1_N0                    | CLKINVX32M | 0.001 |   0.039 |    5.545 | 
     | REF_CLK__L2_I0/Y                          |  ^   | REF_CLK__L2_N0                    | CLKINVX32M | 0.030 |   0.069 |    5.575 | 
     | U0_mux2X1/U1/A                            |  ^   | REF_CLK__L2_N0                    | MX2X4M     | 0.000 |   0.069 |    5.575 | 
     | U0_mux2X1/U1/Y                            |  ^   | REF_SCAN_CLK                      | MX2X4M     | 0.162 |   0.231 |    5.737 | 
     | REF_SCAN_CLK__L1_I0/A                     |  ^   | REF_SCAN_CLK                      | CLKBUFX32M | 0.000 |   0.231 |    5.738 | 
     | REF_SCAN_CLK__L1_I0/Y                     |  ^   | REF_SCAN_CLK__L1_N0               | CLKBUFX32M | 0.138 |   0.369 |    5.875 | 
     | REF_SCAN_CLK__L2_I0/A                     |  ^   | REF_SCAN_CLK__L1_N0               | CLKINVX40M | 0.001 |   0.370 |    5.876 | 
     | REF_SCAN_CLK__L2_I0/Y                     |  v   | REF_SCAN_CLK__L2_N0               | CLKINVX40M | 0.068 |   0.438 |    5.944 | 
     | REF_SCAN_CLK__L3_I1/A                     |  v   | REF_SCAN_CLK__L2_N0               | CLKINVX40M | 0.002 |   0.440 |    5.946 | 
     | REF_SCAN_CLK__L3_I1/Y                     |  ^   | REF_SCAN_CLK__L3_N1               | CLKINVX40M | 0.110 |   0.550 |    6.056 | 
     | U0_RegFile/regArr_reg[1][4]/CK            |  ^   | REF_SCAN_CLK__L3_N1               | SDFFRQX2M  | 0.005 |   0.555 |    6.061 | 
     | U0_RegFile/regArr_reg[1][4]/Q             |  v   | Operand_B[4]                      | SDFFRQX2M  | 0.570 |   1.125 |    6.631 | 
     | U0_ALU/FE_DBTC3_Operand_B_4_/A            |  v   | Operand_B[4]                      | INVX2M     | 0.000 |   1.125 |    6.631 | 
     | U0_ALU/FE_DBTC3_Operand_B_4_/Y            |  ^   | U0_ALU/FE_DBTN3_Operand_B_4_      | INVX2M     | 0.436 |   1.561 |    7.067 | 
     | U0_ALU/div_52/U67/B                       |  ^   | U0_ALU/FE_DBTN3_Operand_B_4_      | AND3X1M    | 0.001 |   1.562 |    7.068 | 
     | U0_ALU/div_52/U67/Y                       |  ^   | U0_ALU/div_52/n20                 | AND3X1M    | 0.278 |   1.841 |    7.347 | 
     | U0_ALU/div_52/U65/A                       |  ^   | U0_ALU/div_52/n20                 | AND2X1M    | 0.000 |   1.841 |    7.347 | 
     | U0_ALU/div_52/U65/Y                       |  ^   | U0_ALU/div_52/n19                 | AND2X1M    | 0.191 |   2.032 |    7.538 | 
     | U0_ALU/div_52/U62/B                       |  ^   | U0_ALU/div_52/n19                 | AND4X1M    | 0.000 |   2.032 |    7.538 | 
     | U0_ALU/div_52/U62/Y                       |  ^   | U0_ALU/N132                       | AND4X1M    | 0.296 |   2.328 |    7.834 | 
     | U0_ALU/div_52/U40/S0                      |  ^   | U0_ALU/N132                       | CLKMX2X2M  | 0.000 |   2.328 |    7.834 | 
     | U0_ALU/div_52/U40/Y                       |  v   | U0_ALU/div_52/u_div/PartRem[7][1] | CLKMX2X2M  | 0.272 |   2.600 |    8.106 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/A  |  v   | U0_ALU/div_52/u_div/PartRem[7][1] | ADDFX2M    | 0.000 |   2.600 |    8.106 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/CO |  v   | U0_ALU/div_52/u_div/CryTmp[6][2]  | ADDFX2M    | 0.460 |   3.060 |    8.566 | 
     | U0_ALU/div_52/U63/C                       |  v   | U0_ALU/div_52/u_div/CryTmp[6][2]  | AND3X1M    | 0.000 |   3.060 |    8.566 | 
     | U0_ALU/div_52/U63/Y                       |  v   | U0_ALU/N131                       | AND3X1M    | 0.349 |   3.409 |    8.915 | 
     | U0_ALU/div_52/U46/S0                      |  v   | U0_ALU/N131                       | CLKMX2X2M  | 0.000 |   3.409 |    8.915 | 
     | U0_ALU/div_52/U46/Y                       |  ^   | U0_ALU/div_52/u_div/PartRem[6][1] | CLKMX2X2M  | 0.263 |   3.672 |    9.178 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/A  |  ^   | U0_ALU/div_52/u_div/PartRem[6][1] | ADDFX2M    | 0.000 |   3.672 |    9.178 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/CO |  ^   | U0_ALU/div_52/u_div/CryTmp[5][2]  | ADDFX2M    | 0.505 |   4.176 |    9.682 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CI |  ^   | U0_ALU/div_52/u_div/CryTmp[5][2]  | ADDFX2M    | 0.000 |   4.176 |    9.682 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CO |  ^   | U0_ALU/div_52/u_div/CryTmp[5][3]  | ADDFX2M    | 0.250 |   4.426 |    9.933 | 
     | U0_ALU/div_52/U64/A                       |  ^   | U0_ALU/div_52/u_div/CryTmp[5][3]  | AND2X1M    | 0.000 |   4.426 |    9.933 | 
     | U0_ALU/div_52/U64/Y                       |  ^   | U0_ALU/N130                       | AND2X1M    | 0.289 |   4.715 |   10.221 | 
     | U0_ALU/div_52/U51/S0                      |  ^   | U0_ALU/N130                       | CLKMX2X2M  | 0.000 |   4.715 |   10.221 | 
     | U0_ALU/div_52/U51/Y                       |  v   | U0_ALU/div_52/u_div/PartRem[5][1] | CLKMX2X2M  | 0.306 |   5.022 |   10.528 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_1/A  |  v   | U0_ALU/div_52/u_div/PartRem[5][1] | ADDFX2M    | 0.000 |   5.022 |   10.528 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_1/CO |  v   | U0_ALU/div_52/u_div/CryTmp[4][2]  | ADDFX2M    | 0.472 |   5.493 |   10.999 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_2/CI |  v   | U0_ALU/div_52/u_div/CryTmp[4][2]  | ADDFX2M    | 0.000 |   5.493 |   10.999 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_2/CO |  v   | U0_ALU/div_52/u_div/CryTmp[4][3]  | ADDFX2M    | 0.338 |   5.831 |   11.337 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CI |  v   | U0_ALU/div_52/u_div/CryTmp[4][3]  | ADDFX2M    | 0.000 |   5.831 |   11.337 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CO |  v   | U0_ALU/div_52/u_div/CryTmp[4][4]  | ADDFX2M    | 0.324 |   6.155 |   11.661 | 
     | U0_ALU/div_52/U66/A                       |  v   | U0_ALU/div_52/u_div/CryTmp[4][4]  | AND2X1M    | 0.000 |   6.155 |   11.661 | 
     | U0_ALU/div_52/U66/Y                       |  v   | U0_ALU/N129                       | AND2X1M    | 0.323 |   6.478 |   11.984 | 
     | U0_ALU/div_52/U55/S0                      |  v   | U0_ALU/N129                       | CLKMX2X2M  | 0.000 |   6.478 |   11.984 | 
     | U0_ALU/div_52/U55/Y                       |  v   | U0_ALU/div_52/u_div/PartRem[4][1] | CLKMX2X2M  | 0.266 |   6.743 |   12.249 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_1/A  |  v   | U0_ALU/div_52/u_div/PartRem[4][1] | ADDFX2M    | 0.000 |   6.743 |   12.249 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_1/CO |  v   | U0_ALU/div_52/u_div/CryTmp[3][2]  | ADDFX2M    | 0.468 |   7.211 |   12.717 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_2/CI |  v   | U0_ALU/div_52/u_div/CryTmp[3][2]  | ADDFX2M    | 0.000 |   7.211 |   12.717 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_2/CO |  v   | U0_ALU/div_52/u_div/CryTmp[3][3]  | ADDFX2M    | 0.335 |   7.546 |   13.053 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_3/CI |  v   | U0_ALU/div_52/u_div/CryTmp[3][3]  | ADDFX2M    | 0.000 |   7.546 |   13.053 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_3/CO |  v   | U0_ALU/div_52/u_div/CryTmp[3][4]  | ADDFX2M    | 0.343 |   7.889 |   13.395 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_4/CI |  v   | U0_ALU/div_52/u_div/CryTmp[3][4]  | ADDFX2M    | 0.000 |   7.889 |   13.395 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_4/CO |  v   | U0_ALU/div_52/u_div/CryTmp[3][5]  | ADDFX2M    | 0.324 |   8.213 |   13.719 | 
     | U0_ALU/div_52/U68/C                       |  v   | U0_ALU/div_52/u_div/CryTmp[3][5]  | AND3X1M    | 0.000 |   8.213 |   13.719 | 
     | U0_ALU/div_52/U68/Y                       |  v   | U0_ALU/N128                       | AND3X1M    | 0.431 |   8.644 |   14.150 | 
     | U0_ALU/div_52/U58/S0                      |  v   | U0_ALU/N128                       | CLKMX2X2M  | 0.000 |   8.644 |   14.150 | 
     | U0_ALU/div_52/U58/Y                       |  v   | U0_ALU/div_52/u_div/PartRem[3][1] | CLKMX2X2M  | 0.278 |   8.922 |   14.428 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_1/A  |  v   | U0_ALU/div_52/u_div/PartRem[3][1] | ADDFX2M    | 0.000 |   8.922 |   14.428 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_1/CO |  v   | U0_ALU/div_52/u_div/CryTmp[2][2]  | ADDFX2M    | 0.468 |   9.390 |   14.896 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_2/CI |  v   | U0_ALU/div_52/u_div/CryTmp[2][2]  | ADDFX2M    | 0.000 |   9.390 |   14.896 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_2/CO |  v   | U0_ALU/div_52/u_div/CryTmp[2][3]  | ADDFX2M    | 0.340 |   9.730 |   15.236 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_3/CI |  v   | U0_ALU/div_52/u_div/CryTmp[2][3]  | ADDFX2M    | 0.000 |   9.730 |   15.236 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_3/CO |  v   | U0_ALU/div_52/u_div/CryTmp[2][4]  | ADDFX2M    | 0.341 |  10.071 |   15.577 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_4/CI |  v   | U0_ALU/div_52/u_div/CryTmp[2][4]  | ADDFX2M    | 0.000 |  10.071 |   15.577 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_4/CO |  v   | U0_ALU/div_52/u_div/CryTmp[2][5]  | ADDFX2M    | 0.341 |  10.412 |   15.918 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_5/CI |  v   | U0_ALU/div_52/u_div/CryTmp[2][5]  | ADDFX2M    | 0.000 |  10.412 |   15.918 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_5/CO |  v   | U0_ALU/div_52/u_div/CryTmp[2][6]  | ADDFX2M    | 0.314 |  10.726 |   16.233 | 
     | U0_ALU/div_52/U69/A                       |  v   | U0_ALU/div_52/u_div/CryTmp[2][6]  | AND2X1M    | 0.000 |  10.726 |   16.233 | 
     | U0_ALU/div_52/U69/Y                       |  v   | U0_ALU/N127                       | AND2X1M    | 0.365 |  11.092 |   16.598 | 
     | U0_ALU/div_52/U60/S0                      |  v   | U0_ALU/N127                       | CLKMX2X2M  | 0.000 |  11.092 |   16.598 | 
     | U0_ALU/div_52/U60/Y                       |  v   | U0_ALU/div_52/u_div/PartRem[2][1] | CLKMX2X2M  | 0.290 |  11.382 |   16.888 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_1/A  |  v   | U0_ALU/div_52/u_div/PartRem[2][1] | ADDFX2M    | 0.000 |  11.382 |   16.888 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_1/CO |  v   | U0_ALU/div_52/u_div/CryTmp[1][2]  | ADDFX2M    | 0.467 |  11.849 |   17.355 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_2/CI |  v   | U0_ALU/div_52/u_div/CryTmp[1][2]  | ADDFX2M    | 0.000 |  11.849 |   17.355 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_2/CO |  v   | U0_ALU/div_52/u_div/CryTmp[1][3]  | ADDFX2M    | 0.346 |  12.195 |   17.701 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_3/CI |  v   | U0_ALU/div_52/u_div/CryTmp[1][3]  | ADDFX2M    | 0.000 |  12.195 |   17.701 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_3/CO |  v   | U0_ALU/div_52/u_div/CryTmp[1][4]  | ADDFX2M    | 0.341 |  12.536 |   18.042 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_4/CI |  v   | U0_ALU/div_52/u_div/CryTmp[1][4]  | ADDFX2M    | 0.000 |  12.536 |   18.042 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_4/CO |  v   | U0_ALU/div_52/u_div/CryTmp[1][5]  | ADDFX2M    | 0.347 |  12.884 |   18.390 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_5/CI |  v   | U0_ALU/div_52/u_div/CryTmp[1][5]  | ADDFX2M    | 0.000 |  12.884 |   18.390 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_5/CO |  v   | U0_ALU/div_52/u_div/CryTmp[1][6]  | ADDFX2M    | 0.348 |  13.232 |   18.738 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_6/CI |  v   | U0_ALU/div_52/u_div/CryTmp[1][6]  | ADDFX2M    | 0.000 |  13.232 |   18.738 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_1_6/CO |  v   | U0_ALU/div_52/u_div/CryTmp[1][7]  | ADDFX2M    | 0.342 |  13.574 |   19.080 | 
     | U0_ALU/div_52/U71/A                       |  v   | U0_ALU/div_52/u_div/CryTmp[1][7]  | AND2X1M    | 0.000 |  13.574 |   19.080 | 
     | U0_ALU/div_52/U71/Y                       |  v   | U0_ALU/N126                       | AND2X1M    | 0.414 |  13.988 |   19.494 | 
     | U0_ALU/U91/A0                             |  v   | U0_ALU/N126                       | AOI222X1M  | 0.001 |  13.988 |   19.494 | 
     | U0_ALU/U91/Y                              |  ^   | U0_ALU/n99                        | AOI222X1M  | 0.413 |  14.401 |   19.907 | 
     | U0_ALU/U89/A1                             |  ^   | U0_ALU/n99                        | AOI31X2M   | 0.000 |  14.401 |   19.907 | 
     | U0_ALU/U89/Y                              |  v   | U0_ALU/ALU_OUT_Comb[1]            | AOI31X2M   | 0.244 |  14.645 |   20.151 | 
     | U0_ALU/ALU_OUT_reg[1]/D                   |  v   | U0_ALU/ALU_OUT_Comb[1]            | SDFFRQX2M  | 0.000 |  14.645 |   20.152 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net         |    Cell     | Delay | Arrival | Required | 
     |                                |      |                     |             |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------+-------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK             |             |       |   0.000 |   -5.506 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK             | CLKINVX40M  | 0.000 |   0.000 |   -5.506 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0      | CLKINVX40M  | 0.038 |   0.038 |   -5.468 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0      | CLKINVX32M  | 0.001 |   0.039 |   -5.467 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0      | CLKINVX32M  | 0.030 |   0.069 |   -5.437 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0      | MX2X4M      | 0.000 |   0.069 |   -5.437 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK        | MX2X4M      | 0.162 |   0.231 |   -5.275 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK        | CLKBUFX32M  | 0.000 |   0.231 |   -5.275 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M  | 0.138 |   0.369 |   -5.137 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/CK  |  ^   | REF_SCAN_CLK__L1_N0 | TLATNCAX20M | 0.001 |   0.370 |   -5.136 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/ECK |  ^   | ALU_CLK             | TLATNCAX20M | 0.190 |   0.560 |   -4.946 | 
     | U0_CLK_GATE/GATED_CLK          |  ^   | ALU_CLK             | CLK_GATE    |       |   0.561 |   -4.945 | 
     | U0_ALU/ALU_OUT_reg[1]/CK       |  ^   | ALU_CLK             | SDFFRQX2M   | 0.001 |   0.561 |   -4.945 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[2]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[2]/D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/regArr_reg[1][4]/Q (v) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.561
- Setup                         0.410
+ Phase Shift                  20.000
= Required Time                20.152
- Arrival Time                 11.877
= Slack Time                    8.275
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |                Net                |    Cell    | Delay | Arrival | Required | 
     |                                           |      |                                   |            |       |  Time   |   Time   | 
     |-------------------------------------------+------+-----------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                   |  ^   | REF_CLK                           |            |       |   0.000 |    8.275 | 
     | REF_CLK__L1_I0/A                          |  ^   | REF_CLK                           | CLKINVX40M | 0.000 |   0.000 |    8.275 | 
     | REF_CLK__L1_I0/Y                          |  v   | REF_CLK__L1_N0                    | CLKINVX40M | 0.038 |   0.038 |    8.312 | 
     | REF_CLK__L2_I0/A                          |  v   | REF_CLK__L1_N0                    | CLKINVX32M | 0.001 |   0.039 |    8.314 | 
     | REF_CLK__L2_I0/Y                          |  ^   | REF_CLK__L2_N0                    | CLKINVX32M | 0.030 |   0.069 |    8.343 | 
     | U0_mux2X1/U1/A                            |  ^   | REF_CLK__L2_N0                    | MX2X4M     | 0.000 |   0.069 |    8.344 | 
     | U0_mux2X1/U1/Y                            |  ^   | REF_SCAN_CLK                      | MX2X4M     | 0.162 |   0.231 |    8.506 | 
     | REF_SCAN_CLK__L1_I0/A                     |  ^   | REF_SCAN_CLK                      | CLKBUFX32M | 0.000 |   0.231 |    8.506 | 
     | REF_SCAN_CLK__L1_I0/Y                     |  ^   | REF_SCAN_CLK__L1_N0               | CLKBUFX32M | 0.138 |   0.369 |    8.644 | 
     | REF_SCAN_CLK__L2_I0/A                     |  ^   | REF_SCAN_CLK__L1_N0               | CLKINVX40M | 0.001 |   0.370 |    8.645 | 
     | REF_SCAN_CLK__L2_I0/Y                     |  v   | REF_SCAN_CLK__L2_N0               | CLKINVX40M | 0.068 |   0.438 |    8.712 | 
     | REF_SCAN_CLK__L3_I1/A                     |  v   | REF_SCAN_CLK__L2_N0               | CLKINVX40M | 0.002 |   0.440 |    8.714 | 
     | REF_SCAN_CLK__L3_I1/Y                     |  ^   | REF_SCAN_CLK__L3_N1               | CLKINVX40M | 0.110 |   0.550 |    8.824 | 
     | U0_RegFile/regArr_reg[1][4]/CK            |  ^   | REF_SCAN_CLK__L3_N1               | SDFFRQX2M  | 0.005 |   0.555 |    8.829 | 
     | U0_RegFile/regArr_reg[1][4]/Q             |  v   | Operand_B[4]                      | SDFFRQX2M  | 0.570 |   1.125 |    9.399 | 
     | U0_ALU/FE_DBTC3_Operand_B_4_/A            |  v   | Operand_B[4]                      | INVX2M     | 0.000 |   1.125 |    9.400 | 
     | U0_ALU/FE_DBTC3_Operand_B_4_/Y            |  ^   | U0_ALU/FE_DBTN3_Operand_B_4_      | INVX2M     | 0.436 |   1.561 |    9.836 | 
     | U0_ALU/div_52/U67/B                       |  ^   | U0_ALU/FE_DBTN3_Operand_B_4_      | AND3X1M    | 0.001 |   1.562 |    9.837 | 
     | U0_ALU/div_52/U67/Y                       |  ^   | U0_ALU/div_52/n20                 | AND3X1M    | 0.278 |   1.841 |   10.115 | 
     | U0_ALU/div_52/U65/A                       |  ^   | U0_ALU/div_52/n20                 | AND2X1M    | 0.000 |   1.841 |   10.115 | 
     | U0_ALU/div_52/U65/Y                       |  ^   | U0_ALU/div_52/n19                 | AND2X1M    | 0.191 |   2.032 |   10.306 | 
     | U0_ALU/div_52/U62/B                       |  ^   | U0_ALU/div_52/n19                 | AND4X1M    | 0.000 |   2.032 |   10.306 | 
     | U0_ALU/div_52/U62/Y                       |  ^   | U0_ALU/N132                       | AND4X1M    | 0.296 |   2.328 |   10.602 | 
     | U0_ALU/div_52/U40/S0                      |  ^   | U0_ALU/N132                       | CLKMX2X2M  | 0.000 |   2.328 |   10.602 | 
     | U0_ALU/div_52/U40/Y                       |  v   | U0_ALU/div_52/u_div/PartRem[7][1] | CLKMX2X2M  | 0.272 |   2.600 |   10.874 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/A  |  v   | U0_ALU/div_52/u_div/PartRem[7][1] | ADDFX2M    | 0.000 |   2.600 |   10.874 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/CO |  v   | U0_ALU/div_52/u_div/CryTmp[6][2]  | ADDFX2M    | 0.460 |   3.060 |   11.334 | 
     | U0_ALU/div_52/U63/C                       |  v   | U0_ALU/div_52/u_div/CryTmp[6][2]  | AND3X1M    | 0.000 |   3.060 |   11.334 | 
     | U0_ALU/div_52/U63/Y                       |  v   | U0_ALU/N131                       | AND3X1M    | 0.349 |   3.409 |   11.683 | 
     | U0_ALU/div_52/U46/S0                      |  v   | U0_ALU/N131                       | CLKMX2X2M  | 0.000 |   3.409 |   11.683 | 
     | U0_ALU/div_52/U46/Y                       |  ^   | U0_ALU/div_52/u_div/PartRem[6][1] | CLKMX2X2M  | 0.263 |   3.672 |   11.946 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/A  |  ^   | U0_ALU/div_52/u_div/PartRem[6][1] | ADDFX2M    | 0.000 |   3.672 |   11.946 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/CO |  ^   | U0_ALU/div_52/u_div/CryTmp[5][2]  | ADDFX2M    | 0.505 |   4.176 |   12.451 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CI |  ^   | U0_ALU/div_52/u_div/CryTmp[5][2]  | ADDFX2M    | 0.000 |   4.176 |   12.451 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CO |  ^   | U0_ALU/div_52/u_div/CryTmp[5][3]  | ADDFX2M    | 0.250 |   4.426 |   12.701 | 
     | U0_ALU/div_52/U64/A                       |  ^   | U0_ALU/div_52/u_div/CryTmp[5][3]  | AND2X1M    | 0.000 |   4.426 |   12.701 | 
     | U0_ALU/div_52/U64/Y                       |  ^   | U0_ALU/N130                       | AND2X1M    | 0.289 |   4.715 |   12.990 | 
     | U0_ALU/div_52/U51/S0                      |  ^   | U0_ALU/N130                       | CLKMX2X2M  | 0.000 |   4.715 |   12.990 | 
     | U0_ALU/div_52/U51/Y                       |  v   | U0_ALU/div_52/u_div/PartRem[5][1] | CLKMX2X2M  | 0.306 |   5.022 |   13.296 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_1/A  |  v   | U0_ALU/div_52/u_div/PartRem[5][1] | ADDFX2M    | 0.000 |   5.022 |   13.296 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_1/CO |  v   | U0_ALU/div_52/u_div/CryTmp[4][2]  | ADDFX2M    | 0.472 |   5.493 |   13.768 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_2/CI |  v   | U0_ALU/div_52/u_div/CryTmp[4][2]  | ADDFX2M    | 0.000 |   5.493 |   13.768 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_2/CO |  v   | U0_ALU/div_52/u_div/CryTmp[4][3]  | ADDFX2M    | 0.338 |   5.831 |   14.106 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CI |  v   | U0_ALU/div_52/u_div/CryTmp[4][3]  | ADDFX2M    | 0.000 |   5.831 |   14.106 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CO |  v   | U0_ALU/div_52/u_div/CryTmp[4][4]  | ADDFX2M    | 0.324 |   6.155 |   14.429 | 
     | U0_ALU/div_52/U66/A                       |  v   | U0_ALU/div_52/u_div/CryTmp[4][4]  | AND2X1M    | 0.000 |   6.155 |   14.429 | 
     | U0_ALU/div_52/U66/Y                       |  v   | U0_ALU/N129                       | AND2X1M    | 0.323 |   6.478 |   14.752 | 
     | U0_ALU/div_52/U55/S0                      |  v   | U0_ALU/N129                       | CLKMX2X2M  | 0.000 |   6.478 |   14.752 | 
     | U0_ALU/div_52/U55/Y                       |  v   | U0_ALU/div_52/u_div/PartRem[4][1] | CLKMX2X2M  | 0.266 |   6.743 |   15.018 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_1/A  |  v   | U0_ALU/div_52/u_div/PartRem[4][1] | ADDFX2M    | 0.000 |   6.743 |   15.018 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_1/CO |  v   | U0_ALU/div_52/u_div/CryTmp[3][2]  | ADDFX2M    | 0.468 |   7.211 |   15.486 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_2/CI |  v   | U0_ALU/div_52/u_div/CryTmp[3][2]  | ADDFX2M    | 0.000 |   7.211 |   15.486 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_2/CO |  v   | U0_ALU/div_52/u_div/CryTmp[3][3]  | ADDFX2M    | 0.335 |   7.546 |   15.821 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_3/CI |  v   | U0_ALU/div_52/u_div/CryTmp[3][3]  | ADDFX2M    | 0.000 |   7.546 |   15.821 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_3/CO |  v   | U0_ALU/div_52/u_div/CryTmp[3][4]  | ADDFX2M    | 0.343 |   7.889 |   16.164 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_4/CI |  v   | U0_ALU/div_52/u_div/CryTmp[3][4]  | ADDFX2M    | 0.000 |   7.889 |   16.164 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_4/CO |  v   | U0_ALU/div_52/u_div/CryTmp[3][5]  | ADDFX2M    | 0.324 |   8.213 |   16.488 | 
     | U0_ALU/div_52/U68/C                       |  v   | U0_ALU/div_52/u_div/CryTmp[3][5]  | AND3X1M    | 0.000 |   8.213 |   16.488 | 
     | U0_ALU/div_52/U68/Y                       |  v   | U0_ALU/N128                       | AND3X1M    | 0.431 |   8.644 |   16.918 | 
     | U0_ALU/div_52/U58/S0                      |  v   | U0_ALU/N128                       | CLKMX2X2M  | 0.000 |   8.644 |   16.918 | 
     | U0_ALU/div_52/U58/Y                       |  v   | U0_ALU/div_52/u_div/PartRem[3][1] | CLKMX2X2M  | 0.278 |   8.922 |   17.196 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_1/A  |  v   | U0_ALU/div_52/u_div/PartRem[3][1] | ADDFX2M    | 0.000 |   8.922 |   17.196 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_1/CO |  v   | U0_ALU/div_52/u_div/CryTmp[2][2]  | ADDFX2M    | 0.468 |   9.390 |   17.664 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_2/CI |  v   | U0_ALU/div_52/u_div/CryTmp[2][2]  | ADDFX2M    | 0.000 |   9.390 |   17.664 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_2/CO |  v   | U0_ALU/div_52/u_div/CryTmp[2][3]  | ADDFX2M    | 0.340 |   9.730 |   18.005 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_3/CI |  v   | U0_ALU/div_52/u_div/CryTmp[2][3]  | ADDFX2M    | 0.000 |   9.730 |   18.005 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_3/CO |  v   | U0_ALU/div_52/u_div/CryTmp[2][4]  | ADDFX2M    | 0.341 |  10.071 |   18.346 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_4/CI |  v   | U0_ALU/div_52/u_div/CryTmp[2][4]  | ADDFX2M    | 0.000 |  10.071 |   18.346 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_4/CO |  v   | U0_ALU/div_52/u_div/CryTmp[2][5]  | ADDFX2M    | 0.341 |  10.412 |   18.687 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_5/CI |  v   | U0_ALU/div_52/u_div/CryTmp[2][5]  | ADDFX2M    | 0.000 |  10.412 |   18.687 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_2_5/CO |  v   | U0_ALU/div_52/u_div/CryTmp[2][6]  | ADDFX2M    | 0.314 |  10.726 |   19.001 | 
     | U0_ALU/div_52/U69/A                       |  v   | U0_ALU/div_52/u_div/CryTmp[2][6]  | AND2X1M    | 0.000 |  10.726 |   19.001 | 
     | U0_ALU/div_52/U69/Y                       |  v   | U0_ALU/N127                       | AND2X1M    | 0.365 |  11.092 |   19.366 | 
     | U0_ALU/U64/C0                             |  v   | U0_ALU/N127                       | AOI222X1M  | 0.000 |  11.092 |   19.366 | 
     | U0_ALU/U64/Y                              |  ^   | U0_ALU/n93                        | AOI222X1M  | 0.540 |  11.632 |   19.907 | 
     | U0_ALU/U61/A1                             |  ^   | U0_ALU/n93                        | AOI31X2M   | 0.000 |  11.632 |   19.907 | 
     | U0_ALU/U61/Y                              |  v   | U0_ALU/ALU_OUT_Comb[2]            | AOI31X2M   | 0.245 |  11.877 |   20.151 | 
     | U0_ALU/ALU_OUT_reg[2]/D                   |  v   | U0_ALU/ALU_OUT_Comb[2]            | SDFFRQX2M  | 0.000 |  11.877 |   20.152 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net         |    Cell     | Delay | Arrival | Required | 
     |                                |      |                     |             |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------+-------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK             |             |       |   0.000 |   -8.275 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK             | CLKINVX40M  | 0.000 |   0.000 |   -8.274 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0      | CLKINVX40M  | 0.038 |   0.038 |   -8.237 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0      | CLKINVX32M  | 0.001 |   0.039 |   -8.235 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0      | CLKINVX32M  | 0.030 |   0.069 |   -8.206 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0      | MX2X4M      | 0.000 |   0.069 |   -8.205 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK        | MX2X4M      | 0.162 |   0.231 |   -8.043 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK        | CLKBUFX32M  | 0.000 |   0.231 |   -8.043 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M  | 0.138 |   0.369 |   -7.906 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/CK  |  ^   | REF_SCAN_CLK__L1_N0 | TLATNCAX20M | 0.001 |   0.370 |   -7.904 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/ECK |  ^   | ALU_CLK             | TLATNCAX20M | 0.190 |   0.561 |   -7.714 | 
     | U0_CLK_GATE/GATED_CLK          |  ^   | ALU_CLK             | CLK_GATE    |       |   0.561 |   -7.713 | 
     | U0_ALU/ALU_OUT_reg[2]/CK       |  ^   | ALU_CLK             | SDFFRQX2M   | 0.001 |   0.561 |   -7.713 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[3]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[3]/D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/regArr_reg[1][4]/Q (v) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.561
- Setup                         0.408
+ Phase Shift                  20.000
= Required Time                20.153
- Arrival Time                  9.418
= Slack Time                   10.735
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |                Net                |    Cell    | Delay | Arrival | Required | 
     |                                           |      |                                   |            |       |  Time   |   Time   | 
     |-------------------------------------------+------+-----------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                   |  ^   | REF_CLK                           |            |       |   0.000 |   10.735 | 
     | REF_CLK__L1_I0/A                          |  ^   | REF_CLK                           | CLKINVX40M | 0.000 |   0.000 |   10.736 | 
     | REF_CLK__L1_I0/Y                          |  v   | REF_CLK__L1_N0                    | CLKINVX40M | 0.038 |   0.038 |   10.773 | 
     | REF_CLK__L2_I0/A                          |  v   | REF_CLK__L1_N0                    | CLKINVX32M | 0.001 |   0.039 |   10.775 | 
     | REF_CLK__L2_I0/Y                          |  ^   | REF_CLK__L2_N0                    | CLKINVX32M | 0.030 |   0.069 |   10.804 | 
     | U0_mux2X1/U1/A                            |  ^   | REF_CLK__L2_N0                    | MX2X4M     | 0.000 |   0.069 |   10.805 | 
     | U0_mux2X1/U1/Y                            |  ^   | REF_SCAN_CLK                      | MX2X4M     | 0.162 |   0.231 |   10.967 | 
     | REF_SCAN_CLK__L1_I0/A                     |  ^   | REF_SCAN_CLK                      | CLKBUFX32M | 0.000 |   0.231 |   10.967 | 
     | REF_SCAN_CLK__L1_I0/Y                     |  ^   | REF_SCAN_CLK__L1_N0               | CLKBUFX32M | 0.138 |   0.369 |   11.104 | 
     | REF_SCAN_CLK__L2_I0/A                     |  ^   | REF_SCAN_CLK__L1_N0               | CLKINVX40M | 0.001 |   0.370 |   11.105 | 
     | REF_SCAN_CLK__L2_I0/Y                     |  v   | REF_SCAN_CLK__L2_N0               | CLKINVX40M | 0.068 |   0.438 |   11.173 | 
     | REF_SCAN_CLK__L3_I1/A                     |  v   | REF_SCAN_CLK__L2_N0               | CLKINVX40M | 0.002 |   0.440 |   11.175 | 
     | REF_SCAN_CLK__L3_I1/Y                     |  ^   | REF_SCAN_CLK__L3_N1               | CLKINVX40M | 0.110 |   0.550 |   11.285 | 
     | U0_RegFile/regArr_reg[1][4]/CK            |  ^   | REF_SCAN_CLK__L3_N1               | SDFFRQX2M  | 0.005 |   0.555 |   11.290 | 
     | U0_RegFile/regArr_reg[1][4]/Q             |  v   | Operand_B[4]                      | SDFFRQX2M  | 0.570 |   1.125 |   11.860 | 
     | U0_ALU/FE_DBTC3_Operand_B_4_/A            |  v   | Operand_B[4]                      | INVX2M     | 0.000 |   1.125 |   11.861 | 
     | U0_ALU/FE_DBTC3_Operand_B_4_/Y            |  ^   | U0_ALU/FE_DBTN3_Operand_B_4_      | INVX2M     | 0.436 |   1.561 |   12.296 | 
     | U0_ALU/div_52/U67/B                       |  ^   | U0_ALU/FE_DBTN3_Operand_B_4_      | AND3X1M    | 0.001 |   1.562 |   12.298 | 
     | U0_ALU/div_52/U67/Y                       |  ^   | U0_ALU/div_52/n20                 | AND3X1M    | 0.278 |   1.840 |   12.576 | 
     | U0_ALU/div_52/U65/A                       |  ^   | U0_ALU/div_52/n20                 | AND2X1M    | 0.000 |   1.840 |   12.576 | 
     | U0_ALU/div_52/U65/Y                       |  ^   | U0_ALU/div_52/n19                 | AND2X1M    | 0.191 |   2.032 |   12.767 | 
     | U0_ALU/div_52/U62/B                       |  ^   | U0_ALU/div_52/n19                 | AND4X1M    | 0.000 |   2.032 |   12.767 | 
     | U0_ALU/div_52/U62/Y                       |  ^   | U0_ALU/N132                       | AND4X1M    | 0.296 |   2.328 |   13.063 | 
     | U0_ALU/div_52/U40/S0                      |  ^   | U0_ALU/N132                       | CLKMX2X2M  | 0.000 |   2.328 |   13.063 | 
     | U0_ALU/div_52/U40/Y                       |  v   | U0_ALU/div_52/u_div/PartRem[7][1] | CLKMX2X2M  | 0.272 |   2.600 |   13.335 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/A  |  v   | U0_ALU/div_52/u_div/PartRem[7][1] | ADDFX2M    | 0.000 |   2.600 |   13.335 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/CO |  v   | U0_ALU/div_52/u_div/CryTmp[6][2]  | ADDFX2M    | 0.460 |   3.060 |   13.795 | 
     | U0_ALU/div_52/U63/C                       |  v   | U0_ALU/div_52/u_div/CryTmp[6][2]  | AND3X1M    | 0.000 |   3.060 |   13.795 | 
     | U0_ALU/div_52/U63/Y                       |  v   | U0_ALU/N131                       | AND3X1M    | 0.349 |   3.409 |   14.144 | 
     | U0_ALU/div_52/U46/S0                      |  v   | U0_ALU/N131                       | CLKMX2X2M  | 0.000 |   3.409 |   14.144 | 
     | U0_ALU/div_52/U46/Y                       |  ^   | U0_ALU/div_52/u_div/PartRem[6][1] | CLKMX2X2M  | 0.263 |   3.672 |   14.407 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/A  |  ^   | U0_ALU/div_52/u_div/PartRem[6][1] | ADDFX2M    | 0.000 |   3.672 |   14.407 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/CO |  ^   | U0_ALU/div_52/u_div/CryTmp[5][2]  | ADDFX2M    | 0.505 |   4.176 |   14.912 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CI |  ^   | U0_ALU/div_52/u_div/CryTmp[5][2]  | ADDFX2M    | 0.000 |   4.176 |   14.912 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CO |  ^   | U0_ALU/div_52/u_div/CryTmp[5][3]  | ADDFX2M    | 0.250 |   4.426 |   15.162 | 
     | U0_ALU/div_52/U64/A                       |  ^   | U0_ALU/div_52/u_div/CryTmp[5][3]  | AND2X1M    | 0.000 |   4.426 |   15.162 | 
     | U0_ALU/div_52/U64/Y                       |  ^   | U0_ALU/N130                       | AND2X1M    | 0.289 |   4.715 |   15.450 | 
     | U0_ALU/div_52/U51/S0                      |  ^   | U0_ALU/N130                       | CLKMX2X2M  | 0.000 |   4.715 |   15.451 | 
     | U0_ALU/div_52/U51/Y                       |  v   | U0_ALU/div_52/u_div/PartRem[5][1] | CLKMX2X2M  | 0.306 |   5.022 |   15.757 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_1/A  |  v   | U0_ALU/div_52/u_div/PartRem[5][1] | ADDFX2M    | 0.000 |   5.022 |   15.757 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_1/CO |  v   | U0_ALU/div_52/u_div/CryTmp[4][2]  | ADDFX2M    | 0.472 |   5.493 |   16.229 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_2/CI |  v   | U0_ALU/div_52/u_div/CryTmp[4][2]  | ADDFX2M    | 0.000 |   5.493 |   16.229 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_2/CO |  v   | U0_ALU/div_52/u_div/CryTmp[4][3]  | ADDFX2M    | 0.338 |   5.831 |   16.567 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CI |  v   | U0_ALU/div_52/u_div/CryTmp[4][3]  | ADDFX2M    | 0.000 |   5.831 |   16.567 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CO |  v   | U0_ALU/div_52/u_div/CryTmp[4][4]  | ADDFX2M    | 0.324 |   6.155 |   16.890 | 
     | U0_ALU/div_52/U66/A                       |  v   | U0_ALU/div_52/u_div/CryTmp[4][4]  | AND2X1M    | 0.000 |   6.155 |   16.890 | 
     | U0_ALU/div_52/U66/Y                       |  v   | U0_ALU/N129                       | AND2X1M    | 0.323 |   6.478 |   17.213 | 
     | U0_ALU/div_52/U55/S0                      |  v   | U0_ALU/N129                       | CLKMX2X2M  | 0.000 |   6.478 |   17.213 | 
     | U0_ALU/div_52/U55/Y                       |  v   | U0_ALU/div_52/u_div/PartRem[4][1] | CLKMX2X2M  | 0.266 |   6.743 |   17.479 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_1/A  |  v   | U0_ALU/div_52/u_div/PartRem[4][1] | ADDFX2M    | 0.000 |   6.743 |   17.479 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_1/CO |  v   | U0_ALU/div_52/u_div/CryTmp[3][2]  | ADDFX2M    | 0.468 |   7.211 |   17.946 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_2/CI |  v   | U0_ALU/div_52/u_div/CryTmp[3][2]  | ADDFX2M    | 0.000 |   7.211 |   17.946 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_2/CO |  v   | U0_ALU/div_52/u_div/CryTmp[3][3]  | ADDFX2M    | 0.335 |   7.546 |   18.282 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_3/CI |  v   | U0_ALU/div_52/u_div/CryTmp[3][3]  | ADDFX2M    | 0.000 |   7.546 |   18.282 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_3/CO |  v   | U0_ALU/div_52/u_div/CryTmp[3][4]  | ADDFX2M    | 0.343 |   7.889 |   18.624 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_4/CI |  v   | U0_ALU/div_52/u_div/CryTmp[3][4]  | ADDFX2M    | 0.000 |   7.889 |   18.624 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_3_4/CO |  v   | U0_ALU/div_52/u_div/CryTmp[3][5]  | ADDFX2M    | 0.324 |   8.213 |   18.948 | 
     | U0_ALU/div_52/U68/C                       |  v   | U0_ALU/div_52/u_div/CryTmp[3][5]  | AND3X1M    | 0.000 |   8.213 |   18.948 | 
     | U0_ALU/div_52/U68/Y                       |  v   | U0_ALU/N128                       | AND3X1M    | 0.431 |   8.644 |   19.379 | 
     | U0_ALU/U68/C0                             |  v   | U0_ALU/N128                       | AOI222X1M  | 0.000 |   8.644 |   19.379 | 
     | U0_ALU/U68/Y                              |  ^   | U0_ALU/n87                        | AOI222X1M  | 0.535 |   9.179 |   19.914 | 
     | U0_ALU/U65/A1                             |  ^   | U0_ALU/n87                        | AOI31X2M   | 0.000 |   9.179 |   19.914 | 
     | U0_ALU/U65/Y                              |  v   | U0_ALU/ALU_OUT_Comb[3]            | AOI31X2M   | 0.239 |   9.417 |   20.153 | 
     | U0_ALU/ALU_OUT_reg[3]/D                   |  v   | U0_ALU/ALU_OUT_Comb[3]            | SDFFRQX2M  | 0.000 |   9.418 |   20.153 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net         |    Cell     | Delay | Arrival | Required | 
     |                                |      |                     |             |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------+-------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK             |             |       |   0.000 |  -10.735 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK             | CLKINVX40M  | 0.000 |   0.000 |  -10.735 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0      | CLKINVX40M  | 0.038 |   0.038 |  -10.698 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0      | CLKINVX32M  | 0.001 |   0.039 |  -10.696 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0      | CLKINVX32M  | 0.030 |   0.069 |  -10.666 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0      | MX2X4M      | 0.000 |   0.069 |  -10.666 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK        | MX2X4M      | 0.162 |   0.231 |  -10.504 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK        | CLKBUFX32M  | 0.000 |   0.231 |  -10.504 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M  | 0.138 |   0.369 |  -10.366 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/CK  |  ^   | REF_SCAN_CLK__L1_N0 | TLATNCAX20M | 0.001 |   0.370 |  -10.365 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/ECK |  ^   | ALU_CLK             | TLATNCAX20M | 0.190 |   0.561 |  -10.175 | 
     | U0_CLK_GATE/GATED_CLK          |  ^   | ALU_CLK             | CLK_GATE    |       |   0.561 |  -10.174 | 
     | U0_ALU/ALU_OUT_reg[3]/CK       |  ^   | ALU_CLK             | SDFFRQX2M   | 0.001 |   0.561 |  -10.174 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[15]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[15]/D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/regArr_reg[1][0]/Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.562
- Setup                         0.378
+ Phase Shift                  20.000
= Required Time                20.184
- Arrival Time                  7.932
= Slack Time                   12.251
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |             Net              |    Cell    | Delay | Arrival | Required | 
     |                                |      |                              |            |       |  Time   |   Time   | 
     |--------------------------------+------+------------------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK                      |            |       |   0.000 |   12.251 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK                      | CLKINVX40M | 0.000 |   0.000 |   12.252 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0               | CLKINVX40M | 0.038 |   0.038 |   12.289 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0               | CLKINVX32M | 0.001 |   0.039 |   12.291 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0               | CLKINVX32M | 0.030 |   0.069 |   12.320 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0               | MX2X4M     | 0.000 |   0.069 |   12.321 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK                 | MX2X4M     | 0.162 |   0.231 |   12.483 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK                 | CLKBUFX32M | 0.000 |   0.231 |   12.483 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0          | CLKBUFX32M | 0.138 |   0.369 |   12.620 | 
     | REF_SCAN_CLK__L2_I0/A          |  ^   | REF_SCAN_CLK__L1_N0          | CLKINVX40M | 0.001 |   0.370 |   12.621 | 
     | REF_SCAN_CLK__L2_I0/Y          |  v   | REF_SCAN_CLK__L2_N0          | CLKINVX40M | 0.068 |   0.438 |   12.689 | 
     | REF_SCAN_CLK__L3_I1/A          |  v   | REF_SCAN_CLK__L2_N0          | CLKINVX40M | 0.002 |   0.440 |   12.691 | 
     | REF_SCAN_CLK__L3_I1/Y          |  ^   | REF_SCAN_CLK__L3_N1          | CLKINVX40M | 0.110 |   0.550 |   12.801 | 
     | U0_RegFile/regArr_reg[1][0]/CK |  ^   | REF_SCAN_CLK__L3_N1          | SDFFRQX2M  | 0.005 |   0.555 |   12.806 | 
     | U0_RegFile/regArr_reg[1][0]/Q  |  ^   | Operand_B[0]                 | SDFFRQX2M  | 0.781 |   1.335 |   13.587 | 
     | U0_ALU/FE_DBTC0_Operand_B_0_/A |  ^   | Operand_B[0]                 | INVX2M     | 0.002 |   1.337 |   13.589 | 
     | U0_ALU/FE_DBTC0_Operand_B_0_/Y |  v   | U0_ALU/FE_DBTN0_Operand_B_0_ | INVX2M     | 0.426 |   1.763 |   14.015 | 
     | U0_ALU/mult_49/U109/A          |  v   | U0_ALU/FE_DBTN0_Operand_B_0_ | NOR2X1M    | 0.001 |   1.764 |   14.015 | 
     | U0_ALU/mult_49/U109/Y          |  ^   | U0_ALU/mult_49/ab[1][0]      | NOR2X1M    | 0.275 |   2.039 |   14.290 | 
     | U0_ALU/mult_49/U8/B            |  ^   | U0_ALU/mult_49/ab[1][0]      | AND2X2M    | 0.000 |   2.039 |   14.290 | 
     | U0_ALU/mult_49/U8/Y            |  ^   | U0_ALU/mult_49/n9            | AND2X2M    | 0.182 |   2.221 |   14.472 | 
     | U0_ALU/mult_49/S1_2_0/B        |  ^   | U0_ALU/mult_49/n9            | ADDFX2M    | 0.000 |   2.221 |   14.472 | 
     | U0_ALU/mult_49/S1_2_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[2][0]  | ADDFX2M    | 0.551 |   2.772 |   15.023 | 
     | U0_ALU/mult_49/S1_3_0/B        |  ^   | U0_ALU/mult_49/CARRYB[2][0]  | ADDFX2M    | 0.000 |   2.772 |   15.023 | 
     | U0_ALU/mult_49/S1_3_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[3][0]  | ADDFX2M    | 0.574 |   3.346 |   15.598 | 
     | U0_ALU/mult_49/S1_4_0/B        |  ^   | U0_ALU/mult_49/CARRYB[3][0]  | ADDFX2M    | 0.000 |   3.346 |   15.598 | 
     | U0_ALU/mult_49/S1_4_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[4][0]  | ADDFX2M    | 0.565 |   3.912 |   16.163 | 
     | U0_ALU/mult_49/S1_5_0/B        |  ^   | U0_ALU/mult_49/CARRYB[4][0]  | ADDFX2M    | 0.000 |   3.912 |   16.163 | 
     | U0_ALU/mult_49/S1_5_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[5][0]  | ADDFX2M    | 0.563 |   4.475 |   16.727 | 
     | U0_ALU/mult_49/S1_6_0/B        |  ^   | U0_ALU/mult_49/CARRYB[5][0]  | ADDFX2M    | 0.000 |   4.475 |   16.727 | 
     | U0_ALU/mult_49/S1_6_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[6][0]  | ADDFX2M    | 0.560 |   5.035 |   17.287 | 
     | U0_ALU/mult_49/S4_0/B          |  ^   | U0_ALU/mult_49/CARRYB[6][0]  | ADDFX2M    | 0.000 |   5.035 |   17.287 | 
     | U0_ALU/mult_49/S4_0/CO         |  ^   | U0_ALU/mult_49/CARRYB[7][0]  | ADDFX2M    | 0.575 |   5.610 |   17.861 | 
     | U0_ALU/mult_49/U25/A           |  ^   | U0_ALU/mult_49/CARRYB[7][0]  | AND2X2M    | 0.000 |   5.610 |   17.861 | 
     | U0_ALU/mult_49/U25/Y           |  ^   | U0_ALU/mult_49/n11           | AND2X2M    | 0.168 |   5.777 |   18.029 | 
     | U0_ALU/mult_49/FS_1/U3/B       |  ^   | U0_ALU/mult_49/n11           | NAND2X2M   | 0.000 |   5.777 |   18.029 | 
     | U0_ALU/mult_49/FS_1/U3/Y       |  v   | U0_ALU/mult_49/FS_1/n15      | NAND2X2M   | 0.085 |   5.862 |   18.113 | 
     | U0_ALU/mult_49/FS_1/U31/A0     |  v   | U0_ALU/mult_49/FS_1/n15      | OA21X1M    | 0.000 |   5.862 |   18.113 | 
     | U0_ALU/mult_49/FS_1/U31/Y      |  v   | U0_ALU/mult_49/FS_1/n10      | OA21X1M    | 0.386 |   6.248 |   18.500 | 
     | U0_ALU/mult_49/FS_1/U28/A0N    |  v   | U0_ALU/mult_49/FS_1/n10      | AOI2BB1X1M | 0.000 |   6.248 |   18.500 | 
     | U0_ALU/mult_49/FS_1/U28/Y      |  v   | U0_ALU/mult_49/FS_1/n25      | AOI2BB1X1M | 0.295 |   6.543 |   18.795 | 
     | U0_ALU/mult_49/FS_1/U26/A1     |  v   | U0_ALU/mult_49/FS_1/n25      | OA21X1M    | 0.000 |   6.543 |   18.795 | 
     | U0_ALU/mult_49/FS_1/U26/Y      |  v   | U0_ALU/mult_49/FS_1/n21      | OA21X1M    | 0.419 |   6.963 |   19.214 | 
     | U0_ALU/mult_49/FS_1/U21/A1     |  v   | U0_ALU/mult_49/FS_1/n21      | OAI21BX1M  | 0.000 |   6.963 |   19.214 | 
     | U0_ALU/mult_49/FS_1/U21/Y      |  ^   | U0_ALU/mult_49/FS_1/n18      | OAI21BX1M  | 0.292 |   7.255 |   19.506 | 
     | U0_ALU/mult_49/FS_1/U19/A1     |  ^   | U0_ALU/mult_49/FS_1/n18      | OAI21X1M   | 0.000 |   7.255 |   19.506 | 
     | U0_ALU/mult_49/FS_1/U19/Y      |  v   | U0_ALU/mult_49/FS_1/n19      | OAI21X1M   | 0.146 |   7.401 |   19.652 | 
     | U0_ALU/mult_49/FS_1/U2/B0N     |  v   | U0_ALU/mult_49/FS_1/n19      | AOI21BX2M  | 0.000 |   7.401 |   19.652 | 
     | U0_ALU/mult_49/FS_1/U2/Y       |  v   | U0_ALU/mult_49/FS_1/n1       | AOI21BX2M  | 0.185 |   7.586 |   19.837 | 
     | U0_ALU/mult_49/FS_1/U6/B       |  v   | U0_ALU/mult_49/FS_1/n1       | XNOR2X2M   | 0.000 |   7.586 |   19.837 | 
     | U0_ALU/mult_49/FS_1/U6/Y       |  v   | U0_ALU/N124                  | XNOR2X2M   | 0.160 |   7.745 |   19.997 | 
     | U0_ALU/U39/A0N                 |  v   | U0_ALU/N124                  | OAI2BB1X2M | 0.000 |   7.745 |   19.997 | 
     | U0_ALU/U39/Y                   |  v   | U0_ALU/ALU_OUT_Comb[15]      | OAI2BB1X2M | 0.187 |   7.932 |   20.184 | 
     | U0_ALU/ALU_OUT_reg[15]/D       |  v   | U0_ALU/ALU_OUT_Comb[15]      | SDFFRQX2M  | 0.000 |   7.932 |   20.184 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net         |    Cell     | Delay | Arrival | Required | 
     |                                |      |                     |             |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------+-------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK             |             |       |   0.000 |  -12.251 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK             | CLKINVX40M  | 0.000 |   0.000 |  -12.251 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0      | CLKINVX40M  | 0.038 |   0.038 |  -12.214 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0      | CLKINVX32M  | 0.001 |   0.039 |  -12.212 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0      | CLKINVX32M  | 0.030 |   0.069 |  -12.182 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0      | MX2X4M      | 0.000 |   0.069 |  -12.182 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK        | MX2X4M      | 0.162 |   0.231 |  -12.020 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK        | CLKBUFX32M  | 0.000 |   0.231 |  -12.020 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M  | 0.138 |   0.369 |  -11.882 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/CK  |  ^   | REF_SCAN_CLK__L1_N0 | TLATNCAX20M | 0.001 |   0.370 |  -11.881 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/ECK |  ^   | ALU_CLK             | TLATNCAX20M | 0.190 |   0.561 |  -11.691 | 
     | U0_CLK_GATE/GATED_CLK          |  ^   | ALU_CLK             | CLK_GATE    |       |   0.562 |  -11.689 | 
     | U0_ALU/ALU_OUT_reg[15]/CK      |  ^   | ALU_CLK             | SDFFRQX2M   | 0.001 |   0.562 |  -11.689 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[14]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[14]/D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/regArr_reg[1][0]/Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.562
- Setup                         0.377
+ Phase Shift                  20.000
= Required Time                20.185
- Arrival Time                  7.708
= Slack Time                   12.477
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |             Net              |    Cell    | Delay | Arrival | Required | 
     |                                |      |                              |            |       |  Time   |   Time   | 
     |--------------------------------+------+------------------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK                      |            |       |   0.000 |   12.477 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK                      | CLKINVX40M | 0.000 |   0.000 |   12.477 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0               | CLKINVX40M | 0.038 |   0.038 |   12.514 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0               | CLKINVX32M | 0.001 |   0.039 |   12.516 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0               | CLKINVX32M | 0.030 |   0.069 |   12.546 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0               | MX2X4M     | 0.000 |   0.069 |   12.546 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK                 | MX2X4M     | 0.162 |   0.231 |   12.708 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK                 | CLKBUFX32M | 0.000 |   0.231 |   12.708 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0          | CLKBUFX32M | 0.138 |   0.369 |   12.846 | 
     | REF_SCAN_CLK__L2_I0/A          |  ^   | REF_SCAN_CLK__L1_N0          | CLKINVX40M | 0.001 |   0.370 |   12.847 | 
     | REF_SCAN_CLK__L2_I0/Y          |  v   | REF_SCAN_CLK__L2_N0          | CLKINVX40M | 0.068 |   0.438 |   12.915 | 
     | REF_SCAN_CLK__L3_I1/A          |  v   | REF_SCAN_CLK__L2_N0          | CLKINVX40M | 0.002 |   0.440 |   12.916 | 
     | REF_SCAN_CLK__L3_I1/Y          |  ^   | REF_SCAN_CLK__L3_N1          | CLKINVX40M | 0.110 |   0.550 |   13.026 | 
     | U0_RegFile/regArr_reg[1][0]/CK |  ^   | REF_SCAN_CLK__L3_N1          | SDFFRQX2M  | 0.005 |   0.555 |   13.031 | 
     | U0_RegFile/regArr_reg[1][0]/Q  |  ^   | Operand_B[0]                 | SDFFRQX2M  | 0.781 |   1.335 |   13.812 | 
     | U0_ALU/FE_DBTC0_Operand_B_0_/A |  ^   | Operand_B[0]                 | INVX2M     | 0.002 |   1.337 |   13.814 | 
     | U0_ALU/FE_DBTC0_Operand_B_0_/Y |  v   | U0_ALU/FE_DBTN0_Operand_B_0_ | INVX2M     | 0.426 |   1.763 |   14.240 | 
     | U0_ALU/mult_49/U109/A          |  v   | U0_ALU/FE_DBTN0_Operand_B_0_ | NOR2X1M    | 0.001 |   1.764 |   14.241 | 
     | U0_ALU/mult_49/U109/Y          |  ^   | U0_ALU/mult_49/ab[1][0]      | NOR2X1M    | 0.275 |   2.039 |   14.516 | 
     | U0_ALU/mult_49/U8/B            |  ^   | U0_ALU/mult_49/ab[1][0]      | AND2X2M    | 0.000 |   2.039 |   14.516 | 
     | U0_ALU/mult_49/U8/Y            |  ^   | U0_ALU/mult_49/n9            | AND2X2M    | 0.182 |   2.221 |   14.697 | 
     | U0_ALU/mult_49/S1_2_0/B        |  ^   | U0_ALU/mult_49/n9            | ADDFX2M    | 0.000 |   2.221 |   14.697 | 
     | U0_ALU/mult_49/S1_2_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[2][0]  | ADDFX2M    | 0.551 |   2.772 |   15.249 | 
     | U0_ALU/mult_49/S1_3_0/B        |  ^   | U0_ALU/mult_49/CARRYB[2][0]  | ADDFX2M    | 0.000 |   2.772 |   15.249 | 
     | U0_ALU/mult_49/S1_3_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[3][0]  | ADDFX2M    | 0.574 |   3.346 |   15.823 | 
     | U0_ALU/mult_49/S1_4_0/B        |  ^   | U0_ALU/mult_49/CARRYB[3][0]  | ADDFX2M    | 0.000 |   3.346 |   15.823 | 
     | U0_ALU/mult_49/S1_4_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[4][0]  | ADDFX2M    | 0.565 |   3.912 |   16.389 | 
     | U0_ALU/mult_49/S1_5_0/B        |  ^   | U0_ALU/mult_49/CARRYB[4][0]  | ADDFX2M    | 0.000 |   3.912 |   16.389 | 
     | U0_ALU/mult_49/S1_5_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[5][0]  | ADDFX2M    | 0.563 |   4.475 |   16.952 | 
     | U0_ALU/mult_49/S1_6_0/B        |  ^   | U0_ALU/mult_49/CARRYB[5][0]  | ADDFX2M    | 0.000 |   4.475 |   16.952 | 
     | U0_ALU/mult_49/S1_6_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[6][0]  | ADDFX2M    | 0.560 |   5.035 |   17.512 | 
     | U0_ALU/mult_49/S4_0/B          |  ^   | U0_ALU/mult_49/CARRYB[6][0]  | ADDFX2M    | 0.000 |   5.035 |   17.512 | 
     | U0_ALU/mult_49/S4_0/CO         |  ^   | U0_ALU/mult_49/CARRYB[7][0]  | ADDFX2M    | 0.575 |   5.610 |   18.086 | 
     | U0_ALU/mult_49/U25/A           |  ^   | U0_ALU/mult_49/CARRYB[7][0]  | AND2X2M    | 0.000 |   5.610 |   18.086 | 
     | U0_ALU/mult_49/U25/Y           |  ^   | U0_ALU/mult_49/n11           | AND2X2M    | 0.168 |   5.777 |   18.254 | 
     | U0_ALU/mult_49/FS_1/U3/B       |  ^   | U0_ALU/mult_49/n11           | NAND2X2M   | 0.000 |   5.777 |   18.254 | 
     | U0_ALU/mult_49/FS_1/U3/Y       |  v   | U0_ALU/mult_49/FS_1/n15      | NAND2X2M   | 0.085 |   5.862 |   18.338 | 
     | U0_ALU/mult_49/FS_1/U31/A0     |  v   | U0_ALU/mult_49/FS_1/n15      | OA21X1M    | 0.000 |   5.862 |   18.338 | 
     | U0_ALU/mult_49/FS_1/U31/Y      |  v   | U0_ALU/mult_49/FS_1/n10      | OA21X1M    | 0.386 |   6.248 |   18.725 | 
     | U0_ALU/mult_49/FS_1/U28/A0N    |  v   | U0_ALU/mult_49/FS_1/n10      | AOI2BB1X1M | 0.000 |   6.248 |   18.725 | 
     | U0_ALU/mult_49/FS_1/U28/Y      |  v   | U0_ALU/mult_49/FS_1/n25      | AOI2BB1X1M | 0.295 |   6.543 |   19.020 | 
     | U0_ALU/mult_49/FS_1/U26/A1     |  v   | U0_ALU/mult_49/FS_1/n25      | OA21X1M    | 0.000 |   6.543 |   19.020 | 
     | U0_ALU/mult_49/FS_1/U26/Y      |  v   | U0_ALU/mult_49/FS_1/n21      | OA21X1M    | 0.419 |   6.963 |   19.439 | 
     | U0_ALU/mult_49/FS_1/U21/A1     |  v   | U0_ALU/mult_49/FS_1/n21      | OAI21BX1M  | 0.000 |   6.963 |   19.439 | 
     | U0_ALU/mult_49/FS_1/U21/Y      |  ^   | U0_ALU/mult_49/FS_1/n18      | OAI21BX1M  | 0.292 |   7.254 |   19.731 | 
     | U0_ALU/mult_49/FS_1/U20/C      |  ^   | U0_ALU/mult_49/FS_1/n18      | XOR3XLM    | 0.000 |   7.254 |   19.731 | 
     | U0_ALU/mult_49/FS_1/U20/Y      |  v   | U0_ALU/N123                  | XOR3XLM    | 0.257 |   7.511 |   19.988 | 
     | U0_ALU/U38/A0N                 |  v   | U0_ALU/N123                  | OAI2BB1X2M | 0.000 |   7.511 |   19.988 | 
     | U0_ALU/U38/Y                   |  v   | U0_ALU/ALU_OUT_Comb[14]      | OAI2BB1X2M | 0.197 |   7.708 |   20.185 | 
     | U0_ALU/ALU_OUT_reg[14]/D       |  v   | U0_ALU/ALU_OUT_Comb[14]      | SDFFRQX2M  | 0.000 |   7.708 |   20.185 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net         |    Cell     | Delay | Arrival | Required | 
     |                                |      |                     |             |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------+-------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK             |             |       |   0.000 |  -12.477 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK             | CLKINVX40M  | 0.000 |   0.000 |  -12.476 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0      | CLKINVX40M  | 0.038 |   0.038 |  -12.439 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0      | CLKINVX32M  | 0.001 |   0.039 |  -12.437 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0      | CLKINVX32M  | 0.030 |   0.069 |  -12.408 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0      | MX2X4M      | 0.000 |   0.069 |  -12.407 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK        | MX2X4M      | 0.162 |   0.231 |  -12.245 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK        | CLKBUFX32M  | 0.000 |   0.231 |  -12.245 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M  | 0.138 |   0.369 |  -12.108 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/CK  |  ^   | REF_SCAN_CLK__L1_N0 | TLATNCAX20M | 0.001 |   0.370 |  -12.107 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/ECK |  ^   | ALU_CLK             | TLATNCAX20M | 0.190 |   0.561 |  -11.916 | 
     | U0_CLK_GATE/GATED_CLK          |  ^   | ALU_CLK             | CLK_GATE    |       |   0.562 |  -11.915 | 
     | U0_ALU/ALU_OUT_reg[14]/CK      |  ^   | ALU_CLK             | SDFFRQX2M   | 0.001 |   0.562 |  -11.915 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[13]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[13]/D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/regArr_reg[1][0]/Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.562
- Setup                         0.377
+ Phase Shift                  20.000
= Required Time                20.185
- Arrival Time                  7.299
= Slack Time                   12.886
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |             Net              |    Cell    | Delay | Arrival | Required | 
     |                                |      |                              |            |       |  Time   |   Time   | 
     |--------------------------------+------+------------------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK                      |            |       |   0.000 |   12.886 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK                      | CLKINVX40M | 0.000 |   0.000 |   12.886 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0               | CLKINVX40M | 0.038 |   0.038 |   12.923 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0               | CLKINVX32M | 0.001 |   0.039 |   12.925 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0               | CLKINVX32M | 0.030 |   0.069 |   12.954 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0               | MX2X4M     | 0.000 |   0.069 |   12.955 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK                 | MX2X4M     | 0.162 |   0.231 |   13.117 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK                 | CLKBUFX32M | 0.000 |   0.231 |   13.117 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0          | CLKBUFX32M | 0.138 |   0.369 |   13.255 | 
     | REF_SCAN_CLK__L2_I0/A          |  ^   | REF_SCAN_CLK__L1_N0          | CLKINVX40M | 0.001 |   0.370 |   13.256 | 
     | REF_SCAN_CLK__L2_I0/Y          |  v   | REF_SCAN_CLK__L2_N0          | CLKINVX40M | 0.068 |   0.438 |   13.323 | 
     | REF_SCAN_CLK__L3_I1/A          |  v   | REF_SCAN_CLK__L2_N0          | CLKINVX40M | 0.002 |   0.440 |   13.325 | 
     | REF_SCAN_CLK__L3_I1/Y          |  ^   | REF_SCAN_CLK__L3_N1          | CLKINVX40M | 0.110 |   0.550 |   13.435 | 
     | U0_RegFile/regArr_reg[1][0]/CK |  ^   | REF_SCAN_CLK__L3_N1          | SDFFRQX2M  | 0.005 |   0.555 |   13.440 | 
     | U0_RegFile/regArr_reg[1][0]/Q  |  ^   | Operand_B[0]                 | SDFFRQX2M  | 0.781 |   1.335 |   14.221 | 
     | U0_ALU/FE_DBTC0_Operand_B_0_/A |  ^   | Operand_B[0]                 | INVX2M     | 0.002 |   1.337 |   14.223 | 
     | U0_ALU/FE_DBTC0_Operand_B_0_/Y |  v   | U0_ALU/FE_DBTN0_Operand_B_0_ | INVX2M     | 0.426 |   1.763 |   14.649 | 
     | U0_ALU/mult_49/U109/A          |  v   | U0_ALU/FE_DBTN0_Operand_B_0_ | NOR2X1M    | 0.001 |   1.764 |   14.649 | 
     | U0_ALU/mult_49/U109/Y          |  ^   | U0_ALU/mult_49/ab[1][0]      | NOR2X1M    | 0.275 |   2.039 |   14.924 | 
     | U0_ALU/mult_49/U8/B            |  ^   | U0_ALU/mult_49/ab[1][0]      | AND2X2M    | 0.000 |   2.039 |   14.924 | 
     | U0_ALU/mult_49/U8/Y            |  ^   | U0_ALU/mult_49/n9            | AND2X2M    | 0.182 |   2.221 |   15.106 | 
     | U0_ALU/mult_49/S1_2_0/B        |  ^   | U0_ALU/mult_49/n9            | ADDFX2M    | 0.000 |   2.221 |   15.106 | 
     | U0_ALU/mult_49/S1_2_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[2][0]  | ADDFX2M    | 0.551 |   2.772 |   15.658 | 
     | U0_ALU/mult_49/S1_3_0/B        |  ^   | U0_ALU/mult_49/CARRYB[2][0]  | ADDFX2M    | 0.000 |   2.772 |   15.658 | 
     | U0_ALU/mult_49/S1_3_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[3][0]  | ADDFX2M    | 0.574 |   3.346 |   16.232 | 
     | U0_ALU/mult_49/S1_4_0/B        |  ^   | U0_ALU/mult_49/CARRYB[3][0]  | ADDFX2M    | 0.000 |   3.347 |   16.232 | 
     | U0_ALU/mult_49/S1_4_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[4][0]  | ADDFX2M    | 0.565 |   3.912 |   16.797 | 
     | U0_ALU/mult_49/S1_5_0/B        |  ^   | U0_ALU/mult_49/CARRYB[4][0]  | ADDFX2M    | 0.000 |   3.912 |   16.797 | 
     | U0_ALU/mult_49/S1_5_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[5][0]  | ADDFX2M    | 0.563 |   4.475 |   17.361 | 
     | U0_ALU/mult_49/S1_6_0/B        |  ^   | U0_ALU/mult_49/CARRYB[5][0]  | ADDFX2M    | 0.000 |   4.475 |   17.361 | 
     | U0_ALU/mult_49/S1_6_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[6][0]  | ADDFX2M    | 0.560 |   5.035 |   17.921 | 
     | U0_ALU/mult_49/S4_0/B          |  ^   | U0_ALU/mult_49/CARRYB[6][0]  | ADDFX2M    | 0.000 |   5.035 |   17.921 | 
     | U0_ALU/mult_49/S4_0/CO         |  ^   | U0_ALU/mult_49/CARRYB[7][0]  | ADDFX2M    | 0.575 |   5.610 |   18.495 | 
     | U0_ALU/mult_49/U25/A           |  ^   | U0_ALU/mult_49/CARRYB[7][0]  | AND2X2M    | 0.000 |   5.610 |   18.495 | 
     | U0_ALU/mult_49/U25/Y           |  ^   | U0_ALU/mult_49/n11           | AND2X2M    | 0.168 |   5.777 |   18.663 | 
     | U0_ALU/mult_49/FS_1/U3/B       |  ^   | U0_ALU/mult_49/n11           | NAND2X2M   | 0.000 |   5.777 |   18.663 | 
     | U0_ALU/mult_49/FS_1/U3/Y       |  v   | U0_ALU/mult_49/FS_1/n15      | NAND2X2M   | 0.085 |   5.862 |   18.747 | 
     | U0_ALU/mult_49/FS_1/U31/A0     |  v   | U0_ALU/mult_49/FS_1/n15      | OA21X1M    | 0.000 |   5.862 |   18.747 | 
     | U0_ALU/mult_49/FS_1/U31/Y      |  v   | U0_ALU/mult_49/FS_1/n10      | OA21X1M    | 0.386 |   6.248 |   19.134 | 
     | U0_ALU/mult_49/FS_1/U28/A0N    |  v   | U0_ALU/mult_49/FS_1/n10      | AOI2BB1X1M | 0.000 |   6.248 |   19.134 | 
     | U0_ALU/mult_49/FS_1/U28/Y      |  v   | U0_ALU/mult_49/FS_1/n25      | AOI2BB1X1M | 0.295 |   6.543 |   19.429 | 
     | U0_ALU/mult_49/FS_1/U26/A1     |  v   | U0_ALU/mult_49/FS_1/n25      | OA21X1M    | 0.000 |   6.543 |   19.429 | 
     | U0_ALU/mult_49/FS_1/U26/Y      |  v   | U0_ALU/mult_49/FS_1/n21      | OA21X1M    | 0.419 |   6.963 |   19.848 | 
     | U0_ALU/mult_49/FS_1/U22/A      |  v   | U0_ALU/mult_49/FS_1/n21      | XNOR2X1M   | 0.000 |   6.963 |   19.848 | 
     | U0_ALU/mult_49/FS_1/U22/Y      |  v   | U0_ALU/N122                  | XNOR2X1M   | 0.151 |   7.114 |   19.999 | 
     | U0_ALU/U37/A0N                 |  v   | U0_ALU/N122                  | OAI2BB1X2M | 0.000 |   7.114 |   19.999 | 
     | U0_ALU/U37/Y                   |  v   | U0_ALU/ALU_OUT_Comb[13]      | OAI2BB1X2M | 0.185 |   7.299 |   20.185 | 
     | U0_ALU/ALU_OUT_reg[13]/D       |  v   | U0_ALU/ALU_OUT_Comb[13]      | SDFFRQX2M  | 0.000 |   7.299 |   20.185 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net         |    Cell     | Delay | Arrival | Required | 
     |                                |      |                     |             |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------+-------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK             |             |       |   0.000 |  -12.886 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK             | CLKINVX40M  | 0.000 |   0.000 |  -12.885 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0      | CLKINVX40M  | 0.038 |   0.038 |  -12.848 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0      | CLKINVX32M  | 0.001 |   0.039 |  -12.846 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0      | CLKINVX32M  | 0.030 |   0.069 |  -12.817 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0      | MX2X4M      | 0.000 |   0.069 |  -12.816 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK        | MX2X4M      | 0.162 |   0.231 |  -12.654 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK        | CLKBUFX32M  | 0.000 |   0.231 |  -12.654 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M  | 0.138 |   0.369 |  -12.517 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/CK  |  ^   | REF_SCAN_CLK__L1_N0 | TLATNCAX20M | 0.001 |   0.370 |  -12.515 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/ECK |  ^   | ALU_CLK             | TLATNCAX20M | 0.190 |   0.561 |  -12.325 | 
     | U0_CLK_GATE/GATED_CLK          |  ^   | ALU_CLK             | CLK_GATE    |       |   0.562 |  -12.324 | 
     | U0_ALU/ALU_OUT_reg[13]/CK      |  ^   | ALU_CLK             | SDFFRQX2M   | 0.002 |   0.562 |  -12.324 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[4]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[4]/D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/regArr_reg[1][4]/Q (v) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.561
- Setup                         0.406
+ Phase Shift                  20.000
= Required Time                20.155
- Arrival Time                  7.246
= Slack Time                   12.910
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |                Net                |    Cell    | Delay | Arrival | Required | 
     |                                           |      |                                   |            |       |  Time   |   Time   | 
     |-------------------------------------------+------+-----------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                   |  ^   | REF_CLK                           |            |       |   0.000 |   12.910 | 
     | REF_CLK__L1_I0/A                          |  ^   | REF_CLK                           | CLKINVX40M | 0.000 |   0.000 |   12.910 | 
     | REF_CLK__L1_I0/Y                          |  v   | REF_CLK__L1_N0                    | CLKINVX40M | 0.038 |   0.038 |   12.947 | 
     | REF_CLK__L2_I0/A                          |  v   | REF_CLK__L1_N0                    | CLKINVX32M | 0.001 |   0.039 |   12.949 | 
     | REF_CLK__L2_I0/Y                          |  ^   | REF_CLK__L2_N0                    | CLKINVX32M | 0.030 |   0.069 |   12.979 | 
     | U0_mux2X1/U1/A                            |  ^   | REF_CLK__L2_N0                    | MX2X4M     | 0.000 |   0.069 |   12.979 | 
     | U0_mux2X1/U1/Y                            |  ^   | REF_SCAN_CLK                      | MX2X4M     | 0.162 |   0.231 |   13.141 | 
     | REF_SCAN_CLK__L1_I0/A                     |  ^   | REF_SCAN_CLK                      | CLKBUFX32M | 0.000 |   0.231 |   13.141 | 
     | REF_SCAN_CLK__L1_I0/Y                     |  ^   | REF_SCAN_CLK__L1_N0               | CLKBUFX32M | 0.138 |   0.369 |   13.279 | 
     | REF_SCAN_CLK__L2_I0/A                     |  ^   | REF_SCAN_CLK__L1_N0               | CLKINVX40M | 0.001 |   0.370 |   13.280 | 
     | REF_SCAN_CLK__L2_I0/Y                     |  v   | REF_SCAN_CLK__L2_N0               | CLKINVX40M | 0.068 |   0.438 |   13.348 | 
     | REF_SCAN_CLK__L3_I1/A                     |  v   | REF_SCAN_CLK__L2_N0               | CLKINVX40M | 0.002 |   0.440 |   13.349 | 
     | REF_SCAN_CLK__L3_I1/Y                     |  ^   | REF_SCAN_CLK__L3_N1               | CLKINVX40M | 0.110 |   0.550 |   13.459 | 
     | U0_RegFile/regArr_reg[1][4]/CK            |  ^   | REF_SCAN_CLK__L3_N1               | SDFFRQX2M  | 0.005 |   0.555 |   13.464 | 
     | U0_RegFile/regArr_reg[1][4]/Q             |  v   | Operand_B[4]                      | SDFFRQX2M  | 0.570 |   1.125 |   14.035 | 
     | U0_ALU/FE_DBTC3_Operand_B_4_/A            |  v   | Operand_B[4]                      | INVX2M     | 0.000 |   1.125 |   14.035 | 
     | U0_ALU/FE_DBTC3_Operand_B_4_/Y            |  ^   | U0_ALU/FE_DBTN3_Operand_B_4_      | INVX2M     | 0.436 |   1.561 |   14.471 | 
     | U0_ALU/div_52/U67/B                       |  ^   | U0_ALU/FE_DBTN3_Operand_B_4_      | AND3X1M    | 0.001 |   1.562 |   14.472 | 
     | U0_ALU/div_52/U67/Y                       |  ^   | U0_ALU/div_52/n20                 | AND3X1M    | 0.278 |   1.841 |   14.750 | 
     | U0_ALU/div_52/U65/A                       |  ^   | U0_ALU/div_52/n20                 | AND2X1M    | 0.000 |   1.841 |   14.750 | 
     | U0_ALU/div_52/U65/Y                       |  ^   | U0_ALU/div_52/n19                 | AND2X1M    | 0.191 |   2.032 |   14.941 | 
     | U0_ALU/div_52/U62/B                       |  ^   | U0_ALU/div_52/n19                 | AND4X1M    | 0.000 |   2.032 |   14.941 | 
     | U0_ALU/div_52/U62/Y                       |  ^   | U0_ALU/N132                       | AND4X1M    | 0.296 |   2.328 |   15.237 | 
     | U0_ALU/div_52/U40/S0                      |  ^   | U0_ALU/N132                       | CLKMX2X2M  | 0.000 |   2.328 |   15.237 | 
     | U0_ALU/div_52/U40/Y                       |  v   | U0_ALU/div_52/u_div/PartRem[7][1] | CLKMX2X2M  | 0.272 |   2.600 |   15.509 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/A  |  v   | U0_ALU/div_52/u_div/PartRem[7][1] | ADDFX2M    | 0.000 |   2.600 |   15.510 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/CO |  v   | U0_ALU/div_52/u_div/CryTmp[6][2]  | ADDFX2M    | 0.460 |   3.060 |   15.970 | 
     | U0_ALU/div_52/U63/C                       |  v   | U0_ALU/div_52/u_div/CryTmp[6][2]  | AND3X1M    | 0.000 |   3.060 |   15.970 | 
     | U0_ALU/div_52/U63/Y                       |  v   | U0_ALU/N131                       | AND3X1M    | 0.349 |   3.409 |   16.318 | 
     | U0_ALU/div_52/U46/S0                      |  v   | U0_ALU/N131                       | CLKMX2X2M  | 0.000 |   3.409 |   16.318 | 
     | U0_ALU/div_52/U46/Y                       |  ^   | U0_ALU/div_52/u_div/PartRem[6][1] | CLKMX2X2M  | 0.263 |   3.672 |   16.581 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/A  |  ^   | U0_ALU/div_52/u_div/PartRem[6][1] | ADDFX2M    | 0.000 |   3.672 |   16.581 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/CO |  ^   | U0_ALU/div_52/u_div/CryTmp[5][2]  | ADDFX2M    | 0.505 |   4.176 |   17.086 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CI |  ^   | U0_ALU/div_52/u_div/CryTmp[5][2]  | ADDFX2M    | 0.000 |   4.176 |   17.086 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CO |  ^   | U0_ALU/div_52/u_div/CryTmp[5][3]  | ADDFX2M    | 0.250 |   4.426 |   17.336 | 
     | U0_ALU/div_52/U64/A                       |  ^   | U0_ALU/div_52/u_div/CryTmp[5][3]  | AND2X1M    | 0.000 |   4.426 |   17.336 | 
     | U0_ALU/div_52/U64/Y                       |  ^   | U0_ALU/N130                       | AND2X1M    | 0.289 |   4.715 |   17.625 | 
     | U0_ALU/div_52/U51/S0                      |  ^   | U0_ALU/N130                       | CLKMX2X2M  | 0.000 |   4.715 |   17.625 | 
     | U0_ALU/div_52/U51/Y                       |  v   | U0_ALU/div_52/u_div/PartRem[5][1] | CLKMX2X2M  | 0.306 |   5.022 |   17.931 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_1/A  |  v   | U0_ALU/div_52/u_div/PartRem[5][1] | ADDFX2M    | 0.000 |   5.022 |   17.931 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_1/CO |  v   | U0_ALU/div_52/u_div/CryTmp[4][2]  | ADDFX2M    | 0.472 |   5.493 |   18.403 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_2/CI |  v   | U0_ALU/div_52/u_div/CryTmp[4][2]  | ADDFX2M    | 0.000 |   5.493 |   18.403 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_2/CO |  v   | U0_ALU/div_52/u_div/CryTmp[4][3]  | ADDFX2M    | 0.338 |   5.831 |   18.741 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CI |  v   | U0_ALU/div_52/u_div/CryTmp[4][3]  | ADDFX2M    | 0.000 |   5.831 |   18.741 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CO |  v   | U0_ALU/div_52/u_div/CryTmp[4][4]  | ADDFX2M    | 0.324 |   6.155 |   19.064 | 
     | U0_ALU/div_52/U66/A                       |  v   | U0_ALU/div_52/u_div/CryTmp[4][4]  | AND2X1M    | 0.000 |   6.155 |   19.064 | 
     | U0_ALU/div_52/U66/Y                       |  v   | U0_ALU/N129                       | AND2X1M    | 0.323 |   6.478 |   19.387 | 
     | U0_ALU/U72/C0                             |  v   | U0_ALU/N129                       | AOI222X1M  | 0.000 |   6.478 |   19.387 | 
     | U0_ALU/U72/Y                              |  ^   | U0_ALU/n81                        | AOI222X1M  | 0.541 |   7.018 |   19.928 | 
     | U0_ALU/U69/A1                             |  ^   | U0_ALU/n81                        | AOI31X2M   | 0.000 |   7.018 |   19.928 | 
     | U0_ALU/U69/Y                              |  v   | U0_ALU/ALU_OUT_Comb[4]            | AOI31X2M   | 0.227 |   7.246 |   20.155 | 
     | U0_ALU/ALU_OUT_reg[4]/D                   |  v   | U0_ALU/ALU_OUT_Comb[4]            | SDFFRQX2M  | 0.000 |   7.246 |   20.155 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net         |    Cell     | Delay | Arrival | Required | 
     |                                |      |                     |             |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------+-------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK             |             |       |   0.000 |  -12.910 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK             | CLKINVX40M  | 0.000 |   0.000 |  -12.909 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0      | CLKINVX40M  | 0.038 |   0.038 |  -12.872 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0      | CLKINVX32M  | 0.001 |   0.039 |  -12.870 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0      | CLKINVX32M  | 0.030 |   0.069 |  -12.841 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0      | MX2X4M      | 0.000 |   0.069 |  -12.840 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK        | MX2X4M      | 0.162 |   0.231 |  -12.678 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK        | CLKBUFX32M  | 0.000 |   0.231 |  -12.678 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M  | 0.138 |   0.369 |  -12.541 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/CK  |  ^   | REF_SCAN_CLK__L1_N0 | TLATNCAX20M | 0.001 |   0.370 |  -12.540 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/ECK |  ^   | ALU_CLK             | TLATNCAX20M | 0.190 |   0.561 |  -12.349 | 
     | U0_CLK_GATE/GATED_CLK          |  ^   | ALU_CLK             | CLK_GATE    |       |   0.561 |  -12.348 | 
     | U0_ALU/ALU_OUT_reg[4]/CK       |  ^   | ALU_CLK             | SDFFRQX2M   | 0.001 |   0.561 |  -12.348 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[12]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[12]/D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/regArr_reg[1][0]/Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.562
- Setup                         0.376
+ Phase Shift                  20.000
= Required Time                20.186
- Arrival Time                  6.949
= Slack Time                   13.236
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |             Net              |    Cell    | Delay | Arrival | Required | 
     |                                |      |                              |            |       |  Time   |   Time   | 
     |--------------------------------+------+------------------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK                      |            |       |   0.000 |   13.236 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK                      | CLKINVX40M | 0.000 |   0.000 |   13.237 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0               | CLKINVX40M | 0.038 |   0.038 |   13.274 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0               | CLKINVX32M | 0.001 |   0.039 |   13.276 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0               | CLKINVX32M | 0.030 |   0.069 |   13.305 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0               | MX2X4M     | 0.000 |   0.069 |   13.306 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK                 | MX2X4M     | 0.162 |   0.231 |   13.468 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK                 | CLKBUFX32M | 0.000 |   0.231 |   13.468 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0          | CLKBUFX32M | 0.138 |   0.369 |   13.605 | 
     | REF_SCAN_CLK__L2_I0/A          |  ^   | REF_SCAN_CLK__L1_N0          | CLKINVX40M | 0.001 |   0.370 |   13.606 | 
     | REF_SCAN_CLK__L2_I0/Y          |  v   | REF_SCAN_CLK__L2_N0          | CLKINVX40M | 0.068 |   0.438 |   13.674 | 
     | REF_SCAN_CLK__L3_I1/A          |  v   | REF_SCAN_CLK__L2_N0          | CLKINVX40M | 0.002 |   0.440 |   13.676 | 
     | REF_SCAN_CLK__L3_I1/Y          |  ^   | REF_SCAN_CLK__L3_N1          | CLKINVX40M | 0.110 |   0.550 |   13.786 | 
     | U0_RegFile/regArr_reg[1][0]/CK |  ^   | REF_SCAN_CLK__L3_N1          | SDFFRQX2M  | 0.005 |   0.555 |   13.791 | 
     | U0_RegFile/regArr_reg[1][0]/Q  |  ^   | Operand_B[0]                 | SDFFRQX2M  | 0.781 |   1.335 |   14.572 | 
     | U0_ALU/FE_DBTC0_Operand_B_0_/A |  ^   | Operand_B[0]                 | INVX2M     | 0.002 |   1.337 |   14.574 | 
     | U0_ALU/FE_DBTC0_Operand_B_0_/Y |  v   | U0_ALU/FE_DBTN0_Operand_B_0_ | INVX2M     | 0.426 |   1.763 |   15.000 | 
     | U0_ALU/mult_49/U109/A          |  v   | U0_ALU/FE_DBTN0_Operand_B_0_ | NOR2X1M    | 0.001 |   1.764 |   15.000 | 
     | U0_ALU/mult_49/U109/Y          |  ^   | U0_ALU/mult_49/ab[1][0]      | NOR2X1M    | 0.275 |   2.039 |   15.275 | 
     | U0_ALU/mult_49/U8/B            |  ^   | U0_ALU/mult_49/ab[1][0]      | AND2X2M    | 0.000 |   2.039 |   15.275 | 
     | U0_ALU/mult_49/U8/Y            |  ^   | U0_ALU/mult_49/n9            | AND2X2M    | 0.182 |   2.221 |   15.457 | 
     | U0_ALU/mult_49/S1_2_0/B        |  ^   | U0_ALU/mult_49/n9            | ADDFX2M    | 0.000 |   2.221 |   15.457 | 
     | U0_ALU/mult_49/S1_2_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[2][0]  | ADDFX2M    | 0.551 |   2.772 |   16.008 | 
     | U0_ALU/mult_49/S1_3_0/B        |  ^   | U0_ALU/mult_49/CARRYB[2][0]  | ADDFX2M    | 0.000 |   2.772 |   16.008 | 
     | U0_ALU/mult_49/S1_3_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[3][0]  | ADDFX2M    | 0.574 |   3.346 |   16.583 | 
     | U0_ALU/mult_49/S1_4_0/B        |  ^   | U0_ALU/mult_49/CARRYB[3][0]  | ADDFX2M    | 0.000 |   3.347 |   16.583 | 
     | U0_ALU/mult_49/S1_4_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[4][0]  | ADDFX2M    | 0.565 |   3.912 |   17.148 | 
     | U0_ALU/mult_49/S1_5_0/B        |  ^   | U0_ALU/mult_49/CARRYB[4][0]  | ADDFX2M    | 0.000 |   3.912 |   17.148 | 
     | U0_ALU/mult_49/S1_5_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[5][0]  | ADDFX2M    | 0.563 |   4.475 |   17.712 | 
     | U0_ALU/mult_49/S1_6_0/B        |  ^   | U0_ALU/mult_49/CARRYB[5][0]  | ADDFX2M    | 0.000 |   4.475 |   17.712 | 
     | U0_ALU/mult_49/S1_6_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[6][0]  | ADDFX2M    | 0.560 |   5.035 |   18.272 | 
     | U0_ALU/mult_49/S4_0/B          |  ^   | U0_ALU/mult_49/CARRYB[6][0]  | ADDFX2M    | 0.000 |   5.035 |   18.272 | 
     | U0_ALU/mult_49/S4_0/CO         |  ^   | U0_ALU/mult_49/CARRYB[7][0]  | ADDFX2M    | 0.575 |   5.610 |   18.846 | 
     | U0_ALU/mult_49/U25/A           |  ^   | U0_ALU/mult_49/CARRYB[7][0]  | AND2X2M    | 0.000 |   5.610 |   18.846 | 
     | U0_ALU/mult_49/U25/Y           |  ^   | U0_ALU/mult_49/n11           | AND2X2M    | 0.168 |   5.777 |   19.014 | 
     | U0_ALU/mult_49/FS_1/U3/B       |  ^   | U0_ALU/mult_49/n11           | NAND2X2M   | 0.000 |   5.777 |   19.014 | 
     | U0_ALU/mult_49/FS_1/U3/Y       |  v   | U0_ALU/mult_49/FS_1/n15      | NAND2X2M   | 0.085 |   5.862 |   19.098 | 
     | U0_ALU/mult_49/FS_1/U31/A0     |  v   | U0_ALU/mult_49/FS_1/n15      | OA21X1M    | 0.000 |   5.862 |   19.098 | 
     | U0_ALU/mult_49/FS_1/U31/Y      |  v   | U0_ALU/mult_49/FS_1/n10      | OA21X1M    | 0.386 |   6.248 |   19.485 | 
     | U0_ALU/mult_49/FS_1/U28/A0N    |  v   | U0_ALU/mult_49/FS_1/n10      | AOI2BB1X1M | 0.000 |   6.248 |   19.485 | 
     | U0_ALU/mult_49/FS_1/U28/Y      |  v   | U0_ALU/mult_49/FS_1/n25      | AOI2BB1X1M | 0.295 |   6.543 |   19.780 | 
     | U0_ALU/mult_49/FS_1/U27/B      |  v   | U0_ALU/mult_49/FS_1/n25      | CLKXOR2X2M | 0.000 |   6.543 |   19.780 | 
     | U0_ALU/mult_49/FS_1/U27/Y      |  v   | U0_ALU/N121                  | CLKXOR2X2M | 0.232 |   6.775 |   20.012 | 
     | U0_ALU/U36/A0N                 |  v   | U0_ALU/N121                  | OAI2BB1X2M | 0.000 |   6.775 |   20.012 | 
     | U0_ALU/U36/Y                   |  v   | U0_ALU/ALU_OUT_Comb[12]      | OAI2BB1X2M | 0.174 |   6.949 |   20.186 | 
     | U0_ALU/ALU_OUT_reg[12]/D       |  v   | U0_ALU/ALU_OUT_Comb[12]      | SDFFRQX2M  | 0.000 |   6.949 |   20.186 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net         |    Cell     | Delay | Arrival | Required | 
     |                                |      |                     |             |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------+-------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK             |             |       |   0.000 |  -13.236 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK             | CLKINVX40M  | 0.000 |   0.000 |  -13.236 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0      | CLKINVX40M  | 0.038 |   0.038 |  -13.199 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0      | CLKINVX32M  | 0.001 |   0.039 |  -13.197 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0      | CLKINVX32M  | 0.030 |   0.069 |  -13.167 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0      | MX2X4M      | 0.000 |   0.069 |  -13.167 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK        | MX2X4M      | 0.162 |   0.231 |  -13.005 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK        | CLKBUFX32M  | 0.000 |   0.231 |  -13.005 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M  | 0.138 |   0.369 |  -12.867 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/CK  |  ^   | REF_SCAN_CLK__L1_N0 | TLATNCAX20M | 0.001 |   0.370 |  -12.866 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/ECK |  ^   | ALU_CLK             | TLATNCAX20M | 0.190 |   0.561 |  -12.676 | 
     | U0_CLK_GATE/GATED_CLK          |  ^   | ALU_CLK             | CLK_GATE    |       |   0.562 |  -12.674 | 
     | U0_ALU/ALU_OUT_reg[12]/CK      |  ^   | ALU_CLK             | SDFFRQX2M   | 0.002 |   0.562 |  -12.674 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[11]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[11]/D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/regArr_reg[1][0]/Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.562
- Setup                         0.376
+ Phase Shift                  20.000
= Required Time                20.186
- Arrival Time                  6.579
= Slack Time                   13.607
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |             Net              |    Cell    | Delay | Arrival | Required | 
     |                                |      |                              |            |       |  Time   |   Time   | 
     |--------------------------------+------+------------------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK                      |            |       |   0.000 |   13.607 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK                      | CLKINVX40M | 0.000 |   0.000 |   13.607 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0               | CLKINVX40M | 0.038 |   0.038 |   13.644 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0               | CLKINVX32M | 0.001 |   0.039 |   13.646 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0               | CLKINVX32M | 0.030 |   0.069 |   13.675 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0               | MX2X4M     | 0.000 |   0.069 |   13.676 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK                 | MX2X4M     | 0.162 |   0.231 |   13.838 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK                 | CLKBUFX32M | 0.000 |   0.231 |   13.838 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0          | CLKBUFX32M | 0.138 |   0.369 |   13.976 | 
     | REF_SCAN_CLK__L2_I0/A          |  ^   | REF_SCAN_CLK__L1_N0          | CLKINVX40M | 0.001 |   0.370 |   13.977 | 
     | REF_SCAN_CLK__L2_I0/Y          |  v   | REF_SCAN_CLK__L2_N0          | CLKINVX40M | 0.068 |   0.438 |   14.044 | 
     | REF_SCAN_CLK__L3_I1/A          |  v   | REF_SCAN_CLK__L2_N0          | CLKINVX40M | 0.002 |   0.440 |   14.046 | 
     | REF_SCAN_CLK__L3_I1/Y          |  ^   | REF_SCAN_CLK__L3_N1          | CLKINVX40M | 0.110 |   0.550 |   14.156 | 
     | U0_RegFile/regArr_reg[1][0]/CK |  ^   | REF_SCAN_CLK__L3_N1          | SDFFRQX2M  | 0.005 |   0.555 |   14.161 | 
     | U0_RegFile/regArr_reg[1][0]/Q  |  ^   | Operand_B[0]                 | SDFFRQX2M  | 0.781 |   1.335 |   14.942 | 
     | U0_ALU/FE_DBTC0_Operand_B_0_/A |  ^   | Operand_B[0]                 | INVX2M     | 0.002 |   1.337 |   14.944 | 
     | U0_ALU/FE_DBTC0_Operand_B_0_/Y |  v   | U0_ALU/FE_DBTN0_Operand_B_0_ | INVX2M     | 0.426 |   1.763 |   15.370 | 
     | U0_ALU/mult_49/U109/A          |  v   | U0_ALU/FE_DBTN0_Operand_B_0_ | NOR2X1M    | 0.001 |   1.764 |   15.370 | 
     | U0_ALU/mult_49/U109/Y          |  ^   | U0_ALU/mult_49/ab[1][0]      | NOR2X1M    | 0.275 |   2.039 |   15.645 | 
     | U0_ALU/mult_49/U8/B            |  ^   | U0_ALU/mult_49/ab[1][0]      | AND2X2M    | 0.000 |   2.039 |   15.645 | 
     | U0_ALU/mult_49/U8/Y            |  ^   | U0_ALU/mult_49/n9            | AND2X2M    | 0.182 |   2.221 |   15.827 | 
     | U0_ALU/mult_49/S1_2_0/B        |  ^   | U0_ALU/mult_49/n9            | ADDFX2M    | 0.000 |   2.221 |   15.827 | 
     | U0_ALU/mult_49/S1_2_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[2][0]  | ADDFX2M    | 0.551 |   2.772 |   16.379 | 
     | U0_ALU/mult_49/S1_3_0/B        |  ^   | U0_ALU/mult_49/CARRYB[2][0]  | ADDFX2M    | 0.000 |   2.772 |   16.379 | 
     | U0_ALU/mult_49/S1_3_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[3][0]  | ADDFX2M    | 0.574 |   3.346 |   16.953 | 
     | U0_ALU/mult_49/S1_4_0/B        |  ^   | U0_ALU/mult_49/CARRYB[3][0]  | ADDFX2M    | 0.000 |   3.347 |   16.953 | 
     | U0_ALU/mult_49/S1_4_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[4][0]  | ADDFX2M    | 0.565 |   3.912 |   17.518 | 
     | U0_ALU/mult_49/S1_5_0/B        |  ^   | U0_ALU/mult_49/CARRYB[4][0]  | ADDFX2M    | 0.000 |   3.912 |   17.518 | 
     | U0_ALU/mult_49/S1_5_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[5][0]  | ADDFX2M    | 0.563 |   4.475 |   18.082 | 
     | U0_ALU/mult_49/S1_6_0/B        |  ^   | U0_ALU/mult_49/CARRYB[5][0]  | ADDFX2M    | 0.000 |   4.475 |   18.082 | 
     | U0_ALU/mult_49/S1_6_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[6][0]  | ADDFX2M    | 0.560 |   5.035 |   18.642 | 
     | U0_ALU/mult_49/S4_0/B          |  ^   | U0_ALU/mult_49/CARRYB[6][0]  | ADDFX2M    | 0.000 |   5.035 |   18.642 | 
     | U0_ALU/mult_49/S4_0/CO         |  ^   | U0_ALU/mult_49/CARRYB[7][0]  | ADDFX2M    | 0.575 |   5.610 |   19.216 | 
     | U0_ALU/mult_49/U25/A           |  ^   | U0_ALU/mult_49/CARRYB[7][0]  | AND2X2M    | 0.000 |   5.610 |   19.216 | 
     | U0_ALU/mult_49/U25/Y           |  ^   | U0_ALU/mult_49/n11           | AND2X2M    | 0.168 |   5.777 |   19.384 | 
     | U0_ALU/mult_49/FS_1/U3/B       |  ^   | U0_ALU/mult_49/n11           | NAND2X2M   | 0.000 |   5.777 |   19.384 | 
     | U0_ALU/mult_49/FS_1/U3/Y       |  v   | U0_ALU/mult_49/FS_1/n15      | NAND2X2M   | 0.085 |   5.862 |   19.468 | 
     | U0_ALU/mult_49/FS_1/U31/A0     |  v   | U0_ALU/mult_49/FS_1/n15      | OA21X1M    | 0.000 |   5.862 |   19.468 | 
     | U0_ALU/mult_49/FS_1/U31/Y      |  v   | U0_ALU/mult_49/FS_1/n10      | OA21X1M    | 0.386 |   6.248 |   19.855 | 
     | U0_ALU/mult_49/FS_1/U15/A      |  v   | U0_ALU/mult_49/FS_1/n10      | XNOR2X1M   | 0.000 |   6.248 |   19.855 | 
     | U0_ALU/mult_49/FS_1/U15/Y      |  v   | U0_ALU/N120                  | XNOR2X1M   | 0.149 |   6.398 |   20.004 | 
     | U0_ALU/U35/A0N                 |  v   | U0_ALU/N120                  | OAI2BB1X2M | 0.000 |   6.398 |   20.004 | 
     | U0_ALU/U35/Y                   |  v   | U0_ALU/ALU_OUT_Comb[11]      | OAI2BB1X2M | 0.181 |   6.579 |   20.186 | 
     | U0_ALU/ALU_OUT_reg[11]/D       |  v   | U0_ALU/ALU_OUT_Comb[11]      | SDFFRQX2M  | 0.000 |   6.579 |   20.186 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net         |    Cell     | Delay | Arrival | Required | 
     |                                |      |                     |             |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------+-------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK             |             |       |   0.000 |  -13.607 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK             | CLKINVX40M  | 0.000 |   0.000 |  -13.606 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0      | CLKINVX40M  | 0.038 |   0.038 |  -13.569 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0      | CLKINVX32M  | 0.001 |   0.039 |  -13.567 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0      | CLKINVX32M  | 0.030 |   0.069 |  -13.538 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0      | MX2X4M      | 0.000 |   0.069 |  -13.537 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK        | MX2X4M      | 0.162 |   0.231 |  -13.375 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK        | CLKBUFX32M  | 0.000 |   0.231 |  -13.375 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M  | 0.138 |   0.369 |  -13.238 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/CK  |  ^   | REF_SCAN_CLK__L1_N0 | TLATNCAX20M | 0.001 |   0.370 |  -13.236 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/ECK |  ^   | ALU_CLK             | TLATNCAX20M | 0.190 |   0.561 |  -13.046 | 
     | U0_CLK_GATE/GATED_CLK          |  ^   | ALU_CLK             | CLK_GATE    |       |   0.562 |  -13.045 | 
     | U0_ALU/ALU_OUT_reg[11]/CK      |  ^   | ALU_CLK             | SDFFRQX2M   | 0.001 |   0.562 |  -13.045 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[10]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[10]/D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/regArr_reg[0][0]/Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.562
- Setup                         0.377
+ Phase Shift                  20.000
= Required Time                20.185
- Arrival Time                  6.304
= Slack Time                   13.881
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |             Net              |    Cell    | Delay | Arrival | Required | 
     |                                |      |                              |            |       |  Time   |   Time   | 
     |--------------------------------+------+------------------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK                      |            |       |   0.000 |   13.881 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK                      | CLKINVX40M | 0.000 |   0.000 |   13.881 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0               | CLKINVX40M | 0.038 |   0.038 |   13.919 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0               | CLKINVX32M | 0.001 |   0.039 |   13.920 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0               | CLKINVX32M | 0.030 |   0.069 |   13.950 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0               | MX2X4M     | 0.000 |   0.069 |   13.950 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK                 | MX2X4M     | 0.162 |   0.231 |   14.112 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK                 | CLKBUFX32M | 0.000 |   0.231 |   14.112 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0          | CLKBUFX32M | 0.138 |   0.369 |   14.250 | 
     | REF_SCAN_CLK__L2_I0/A          |  ^   | REF_SCAN_CLK__L1_N0          | CLKINVX40M | 0.001 |   0.370 |   14.251 | 
     | REF_SCAN_CLK__L2_I0/Y          |  v   | REF_SCAN_CLK__L2_N0          | CLKINVX40M | 0.068 |   0.438 |   14.319 | 
     | REF_SCAN_CLK__L3_I1/A          |  v   | REF_SCAN_CLK__L2_N0          | CLKINVX40M | 0.002 |   0.440 |   14.321 | 
     | REF_SCAN_CLK__L3_I1/Y          |  ^   | REF_SCAN_CLK__L3_N1          | CLKINVX40M | 0.110 |   0.550 |   14.431 | 
     | U0_RegFile/regArr_reg[0][0]/CK |  ^   | REF_SCAN_CLK__L3_N1          | SDFFRQX2M  | 0.005 |   0.554 |   14.435 | 
     | U0_RegFile/regArr_reg[0][0]/Q  |  ^   | Operand_A[0]                 | SDFFRQX2M  | 0.654 |   1.208 |   15.089 | 
     | U0_ALU/FE_DBTC7_Operand_A_0_/A |  ^   | Operand_A[0]                 | INVX2M     | 0.001 |   1.209 |   15.090 | 
     | U0_ALU/FE_DBTC7_Operand_A_0_/Y |  v   | U0_ALU/FE_DBTN7_Operand_A_0_ | INVX2M     | 0.329 |   1.538 |   15.419 | 
     | U0_ALU/mult_49/U113/B          |  v   | U0_ALU/FE_DBTN7_Operand_A_0_ | NOR2X1M    | 0.001 |   1.539 |   15.420 | 
     | U0_ALU/mult_49/U113/Y          |  ^   | U0_ALU/mult_49/ab[0][4]      | NOR2X1M    | 0.228 |   1.767 |   15.648 | 
     | U0_ALU/mult_49/U4/A            |  ^   | U0_ALU/mult_49/ab[0][4]      | AND2X2M    | 0.000 |   1.767 |   15.648 | 
     | U0_ALU/mult_49/U4/Y            |  ^   | U0_ALU/mult_49/n5            | AND2X2M    | 0.171 |   1.938 |   15.819 | 
     | U0_ALU/mult_49/S2_2_3/B        |  ^   | U0_ALU/mult_49/n5            | ADDFX2M    | 0.000 |   1.938 |   15.819 | 
     | U0_ALU/mult_49/S2_2_3/CO       |  ^   | U0_ALU/mult_49/CARRYB[2][3]  | ADDFX2M    | 0.549 |   2.487 |   16.369 | 
     | U0_ALU/mult_49/S2_3_3/B        |  ^   | U0_ALU/mult_49/CARRYB[2][3]  | ADDFX2M    | 0.000 |   2.487 |   16.369 | 
     | U0_ALU/mult_49/S2_3_3/CO       |  ^   | U0_ALU/mult_49/CARRYB[3][3]  | ADDFX2M    | 0.561 |   3.048 |   16.929 | 
     | U0_ALU/mult_49/S2_4_3/B        |  ^   | U0_ALU/mult_49/CARRYB[3][3]  | ADDFX2M    | 0.000 |   3.048 |   16.929 | 
     | U0_ALU/mult_49/S2_4_3/CO       |  ^   | U0_ALU/mult_49/CARRYB[4][3]  | ADDFX2M    | 0.559 |   3.607 |   17.489 | 
     | U0_ALU/mult_49/S2_5_3/B        |  ^   | U0_ALU/mult_49/CARRYB[4][3]  | ADDFX2M    | 0.000 |   3.607 |   17.489 | 
     | U0_ALU/mult_49/S2_5_3/CO       |  ^   | U0_ALU/mult_49/CARRYB[5][3]  | ADDFX2M    | 0.562 |   4.169 |   18.050 | 
     | U0_ALU/mult_49/S2_6_3/B        |  ^   | U0_ALU/mult_49/CARRYB[5][3]  | ADDFX2M    | 0.000 |   4.169 |   18.050 | 
     | U0_ALU/mult_49/S2_6_3/CO       |  ^   | U0_ALU/mult_49/CARRYB[6][3]  | ADDFX2M    | 0.560 |   4.729 |   18.610 | 
     | U0_ALU/mult_49/S4_3/B          |  ^   | U0_ALU/mult_49/CARRYB[6][3]  | ADDFX2M    | 0.000 |   4.729 |   18.610 | 
     | U0_ALU/mult_49/S4_3/S          |  v   | U0_ALU/mult_49/SUMB[7][3]    | ADDFX2M    | 0.596 |   5.325 |   19.206 | 
     | U0_ALU/mult_49/U14/B           |  v   | U0_ALU/mult_49/SUMB[7][3]    | CLKXOR2X2M | 0.000 |   5.325 |   19.206 | 
     | U0_ALU/mult_49/U14/Y           |  v   | U0_ALU/mult_49/A1[8]         | CLKXOR2X2M | 0.272 |   5.597 |   19.478 | 
     | U0_ALU/mult_49/FS_1/U33/B      |  v   | U0_ALU/mult_49/A1[8]         | NOR2X1M    | 0.000 |   5.597 |   19.478 | 
     | U0_ALU/mult_49/FS_1/U33/Y      |  ^   | U0_ALU/mult_49/FS_1/n16      | NOR2X1M    | 0.158 |   5.755 |   19.636 | 
     | U0_ALU/mult_49/FS_1/U18/AN     |  ^   | U0_ALU/mult_49/FS_1/n16      | NAND2BX1M  | 0.000 |   5.755 |   19.636 | 
     | U0_ALU/mult_49/FS_1/U18/Y      |  ^   | U0_ALU/mult_49/FS_1/n14      | NAND2BX1M  | 0.161 |   5.916 |   19.797 | 
     | U0_ALU/mult_49/FS_1/U17/A      |  ^   | U0_ALU/mult_49/FS_1/n14      | CLKXOR2X2M | 0.000 |   5.916 |   19.797 | 
     | U0_ALU/mult_49/FS_1/U17/Y      |  v   | U0_ALU/N119                  | CLKXOR2X2M | 0.211 |   6.127 |   20.008 | 
     | U0_ALU/U34/A0N                 |  v   | U0_ALU/N119                  | OAI2BB1X2M | 0.000 |   6.127 |   20.008 | 
     | U0_ALU/U34/Y                   |  v   | U0_ALU/ALU_OUT_Comb[10]      | OAI2BB1X2M | 0.177 |   6.304 |   20.185 | 
     | U0_ALU/ALU_OUT_reg[10]/D       |  v   | U0_ALU/ALU_OUT_Comb[10]      | SDFFRQX2M  | 0.000 |   6.304 |   20.185 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net         |    Cell     | Delay | Arrival | Required | 
     |                                |      |                     |             |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------+-------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK             |             |       |   0.000 |  -13.881 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK             | CLKINVX40M  | 0.000 |   0.000 |  -13.881 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0      | CLKINVX40M  | 0.038 |   0.038 |  -13.843 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0      | CLKINVX32M  | 0.001 |   0.039 |  -13.842 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0      | CLKINVX32M  | 0.030 |   0.069 |  -13.812 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0      | MX2X4M      | 0.000 |   0.069 |  -13.812 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK        | MX2X4M      | 0.162 |   0.231 |  -13.650 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK        | CLKBUFX32M  | 0.000 |   0.231 |  -13.650 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M  | 0.138 |   0.369 |  -13.512 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/CK  |  ^   | REF_SCAN_CLK__L1_N0 | TLATNCAX20M | 0.001 |   0.370 |  -13.511 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/ECK |  ^   | ALU_CLK             | TLATNCAX20M | 0.190 |   0.561 |  -13.321 | 
     | U0_CLK_GATE/GATED_CLK          |  ^   | ALU_CLK             | CLK_GATE    |       |   0.562 |  -13.319 | 
     | U0_ALU/ALU_OUT_reg[10]/CK      |  ^   | ALU_CLK             | SDFFRQX2M   | 0.001 |   0.562 |  -13.319 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[9]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[9]/D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/regArr_reg[1][0]/Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.562
- Setup                         0.377
+ Phase Shift                  20.000
= Required Time                20.185
- Arrival Time                  6.158
= Slack Time                   14.027
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |             Net              |    Cell    | Delay | Arrival | Required | 
     |                                |      |                              |            |       |  Time   |   Time   | 
     |--------------------------------+------+------------------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK                      |            |       |   0.000 |   14.027 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK                      | CLKINVX40M | 0.000 |   0.000 |   14.027 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0               | CLKINVX40M | 0.038 |   0.038 |   14.065 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0               | CLKINVX32M | 0.001 |   0.039 |   14.066 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0               | CLKINVX32M | 0.030 |   0.069 |   14.096 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0               | MX2X4M     | 0.000 |   0.069 |   14.096 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK                 | MX2X4M     | 0.162 |   0.231 |   14.258 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK                 | CLKBUFX32M | 0.000 |   0.231 |   14.258 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0          | CLKBUFX32M | 0.138 |   0.369 |   14.396 | 
     | REF_SCAN_CLK__L2_I0/A          |  ^   | REF_SCAN_CLK__L1_N0          | CLKINVX40M | 0.001 |   0.370 |   14.397 | 
     | REF_SCAN_CLK__L2_I0/Y          |  v   | REF_SCAN_CLK__L2_N0          | CLKINVX40M | 0.068 |   0.438 |   14.465 | 
     | REF_SCAN_CLK__L3_I1/A          |  v   | REF_SCAN_CLK__L2_N0          | CLKINVX40M | 0.002 |   0.440 |   14.467 | 
     | REF_SCAN_CLK__L3_I1/Y          |  ^   | REF_SCAN_CLK__L3_N1          | CLKINVX40M | 0.110 |   0.550 |   14.576 | 
     | U0_RegFile/regArr_reg[1][0]/CK |  ^   | REF_SCAN_CLK__L3_N1          | SDFFRQX2M  | 0.005 |   0.555 |   14.581 | 
     | U0_RegFile/regArr_reg[1][0]/Q  |  ^   | Operand_B[0]                 | SDFFRQX2M  | 0.781 |   1.335 |   15.362 | 
     | U0_ALU/FE_DBTC0_Operand_B_0_/A |  ^   | Operand_B[0]                 | INVX2M     | 0.002 |   1.337 |   15.364 | 
     | U0_ALU/FE_DBTC0_Operand_B_0_/Y |  v   | U0_ALU/FE_DBTN0_Operand_B_0_ | INVX2M     | 0.426 |   1.763 |   15.790 | 
     | U0_ALU/mult_49/U109/A          |  v   | U0_ALU/FE_DBTN0_Operand_B_0_ | NOR2X1M    | 0.001 |   1.764 |   15.791 | 
     | U0_ALU/mult_49/U109/Y          |  ^   | U0_ALU/mult_49/ab[1][0]      | NOR2X1M    | 0.275 |   2.039 |   16.066 | 
     | U0_ALU/mult_49/U8/B            |  ^   | U0_ALU/mult_49/ab[1][0]      | AND2X2M    | 0.000 |   2.039 |   16.066 | 
     | U0_ALU/mult_49/U8/Y            |  ^   | U0_ALU/mult_49/n9            | AND2X2M    | 0.182 |   2.221 |   16.247 | 
     | U0_ALU/mult_49/S1_2_0/B        |  ^   | U0_ALU/mult_49/n9            | ADDFX2M    | 0.000 |   2.221 |   16.247 | 
     | U0_ALU/mult_49/S1_2_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[2][0]  | ADDFX2M    | 0.551 |   2.772 |   16.799 | 
     | U0_ALU/mult_49/S1_3_0/B        |  ^   | U0_ALU/mult_49/CARRYB[2][0]  | ADDFX2M    | 0.000 |   2.772 |   16.799 | 
     | U0_ALU/mult_49/S1_3_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[3][0]  | ADDFX2M    | 0.574 |   3.346 |   17.373 | 
     | U0_ALU/mult_49/S1_4_0/B        |  ^   | U0_ALU/mult_49/CARRYB[3][0]  | ADDFX2M    | 0.000 |   3.347 |   17.373 | 
     | U0_ALU/mult_49/S1_4_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[4][0]  | ADDFX2M    | 0.565 |   3.912 |   17.939 | 
     | U0_ALU/mult_49/S1_5_0/B        |  ^   | U0_ALU/mult_49/CARRYB[4][0]  | ADDFX2M    | 0.000 |   3.912 |   17.939 | 
     | U0_ALU/mult_49/S1_5_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[5][0]  | ADDFX2M    | 0.563 |   4.475 |   18.502 | 
     | U0_ALU/mult_49/S1_6_0/B        |  ^   | U0_ALU/mult_49/CARRYB[5][0]  | ADDFX2M    | 0.000 |   4.475 |   18.502 | 
     | U0_ALU/mult_49/S1_6_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[6][0]  | ADDFX2M    | 0.560 |   5.035 |   19.062 | 
     | U0_ALU/mult_49/S4_0/B          |  ^   | U0_ALU/mult_49/CARRYB[6][0]  | ADDFX2M    | 0.000 |   5.035 |   19.062 | 
     | U0_ALU/mult_49/S4_0/CO         |  ^   | U0_ALU/mult_49/CARRYB[7][0]  | ADDFX2M    | 0.575 |   5.610 |   19.636 | 
     | U0_ALU/mult_49/U25/A           |  ^   | U0_ALU/mult_49/CARRYB[7][0]  | AND2X2M    | 0.000 |   5.610 |   19.636 | 
     | U0_ALU/mult_49/U25/Y           |  ^   | U0_ALU/mult_49/n11           | AND2X2M    | 0.168 |   5.777 |   19.804 | 
     | U0_ALU/mult_49/FS_1/U5/A       |  ^   | U0_ALU/mult_49/n11           | INVX2M     | 0.000 |   5.777 |   19.804 | 
     | U0_ALU/mult_49/FS_1/U5/Y       |  v   | U0_ALU/mult_49/FS_1/n8       | INVX2M     | 0.050 |   5.827 |   19.854 | 
     | U0_ALU/mult_49/FS_1/U4/B       |  v   | U0_ALU/mult_49/FS_1/n8       | XNOR2X2M   | 0.000 |   5.827 |   19.854 | 
     | U0_ALU/mult_49/FS_1/U4/Y       |  v   | U0_ALU/N118                  | XNOR2X2M   | 0.151 |   5.979 |   20.005 | 
     | U0_ALU/U33/A0N                 |  v   | U0_ALU/N118                  | OAI2BB1X2M | 0.000 |   5.979 |   20.005 | 
     | U0_ALU/U33/Y                   |  v   | U0_ALU/ALU_OUT_Comb[9]       | OAI2BB1X2M | 0.180 |   6.158 |   20.185 | 
     | U0_ALU/ALU_OUT_reg[9]/D        |  v   | U0_ALU/ALU_OUT_Comb[9]       | SDFFRQX2M  | 0.000 |   6.158 |   20.185 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net         |    Cell     | Delay | Arrival | Required | 
     |                                |      |                     |             |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------+-------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK             |             |       |   0.000 |  -14.027 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK             | CLKINVX40M  | 0.000 |   0.000 |  -14.027 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0      | CLKINVX40M  | 0.038 |   0.038 |  -13.989 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0      | CLKINVX32M  | 0.001 |   0.039 |  -13.988 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0      | CLKINVX32M  | 0.030 |   0.069 |  -13.958 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0      | MX2X4M      | 0.000 |   0.069 |  -13.957 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK        | MX2X4M      | 0.162 |   0.231 |  -13.795 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK        | CLKBUFX32M  | 0.000 |   0.231 |  -13.795 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M  | 0.138 |   0.369 |  -13.658 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/CK  |  ^   | REF_SCAN_CLK__L1_N0 | TLATNCAX20M | 0.001 |   0.370 |  -13.657 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/ECK |  ^   | ALU_CLK             | TLATNCAX20M | 0.190 |   0.561 |  -13.466 | 
     | U0_CLK_GATE/GATED_CLK          |  ^   | ALU_CLK             | CLK_GATE    |       |   0.562 |  -13.465 | 
     | U0_ALU/ALU_OUT_reg[9]/CK       |  ^   | ALU_CLK             | SDFFRQX2M   | 0.001 |   0.562 |  -13.465 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[7]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[7]/D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/regArr_reg[1][0]/Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.562
- Setup                         0.391
+ Phase Shift                  20.000
= Required Time                20.171
- Arrival Time                  6.012
= Slack Time                   14.159
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |             Net              |    Cell    | Delay | Arrival | Required | 
     |                                |      |                              |            |       |  Time   |   Time   | 
     |--------------------------------+------+------------------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK                      |            |       |   0.000 |   14.159 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK                      | CLKINVX40M | 0.000 |   0.000 |   14.159 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0               | CLKINVX40M | 0.038 |   0.038 |   14.197 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0               | CLKINVX32M | 0.001 |   0.039 |   14.198 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0               | CLKINVX32M | 0.030 |   0.069 |   14.228 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0               | MX2X4M     | 0.000 |   0.069 |   14.228 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK                 | MX2X4M     | 0.162 |   0.231 |   14.390 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK                 | CLKBUFX32M | 0.000 |   0.231 |   14.390 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0          | CLKBUFX32M | 0.138 |   0.369 |   14.528 | 
     | REF_SCAN_CLK__L2_I0/A          |  ^   | REF_SCAN_CLK__L1_N0          | CLKINVX40M | 0.001 |   0.370 |   14.529 | 
     | REF_SCAN_CLK__L2_I0/Y          |  v   | REF_SCAN_CLK__L2_N0          | CLKINVX40M | 0.068 |   0.438 |   14.597 | 
     | REF_SCAN_CLK__L3_I1/A          |  v   | REF_SCAN_CLK__L2_N0          | CLKINVX40M | 0.002 |   0.440 |   14.599 | 
     | REF_SCAN_CLK__L3_I1/Y          |  ^   | REF_SCAN_CLK__L3_N1          | CLKINVX40M | 0.110 |   0.550 |   14.709 | 
     | U0_RegFile/regArr_reg[1][0]/CK |  ^   | REF_SCAN_CLK__L3_N1          | SDFFRQX2M  | 0.005 |   0.555 |   14.714 | 
     | U0_RegFile/regArr_reg[1][0]/Q  |  ^   | Operand_B[0]                 | SDFFRQX2M  | 0.781 |   1.335 |   15.494 | 
     | U0_ALU/FE_DBTC0_Operand_B_0_/A |  ^   | Operand_B[0]                 | INVX2M     | 0.002 |   1.337 |   15.496 | 
     | U0_ALU/FE_DBTC0_Operand_B_0_/Y |  v   | U0_ALU/FE_DBTN0_Operand_B_0_ | INVX2M     | 0.426 |   1.763 |   15.922 | 
     | U0_ALU/mult_49/U109/A          |  v   | U0_ALU/FE_DBTN0_Operand_B_0_ | NOR2X1M    | 0.001 |   1.764 |   15.923 | 
     | U0_ALU/mult_49/U109/Y          |  ^   | U0_ALU/mult_49/ab[1][0]      | NOR2X1M    | 0.275 |   2.039 |   16.198 | 
     | U0_ALU/mult_49/U8/B            |  ^   | U0_ALU/mult_49/ab[1][0]      | AND2X2M    | 0.000 |   2.039 |   16.198 | 
     | U0_ALU/mult_49/U8/Y            |  ^   | U0_ALU/mult_49/n9            | AND2X2M    | 0.182 |   2.221 |   16.380 | 
     | U0_ALU/mult_49/S1_2_0/B        |  ^   | U0_ALU/mult_49/n9            | ADDFX2M    | 0.000 |   2.221 |   16.380 | 
     | U0_ALU/mult_49/S1_2_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[2][0]  | ADDFX2M    | 0.551 |   2.772 |   16.931 | 
     | U0_ALU/mult_49/S1_3_0/B        |  ^   | U0_ALU/mult_49/CARRYB[2][0]  | ADDFX2M    | 0.000 |   2.772 |   16.931 | 
     | U0_ALU/mult_49/S1_3_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[3][0]  | ADDFX2M    | 0.574 |   3.346 |   17.505 | 
     | U0_ALU/mult_49/S1_4_0/B        |  ^   | U0_ALU/mult_49/CARRYB[3][0]  | ADDFX2M    | 0.000 |   3.347 |   17.506 | 
     | U0_ALU/mult_49/S1_4_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[4][0]  | ADDFX2M    | 0.565 |   3.912 |   18.071 | 
     | U0_ALU/mult_49/S1_5_0/B        |  ^   | U0_ALU/mult_49/CARRYB[4][0]  | ADDFX2M    | 0.000 |   3.912 |   18.071 | 
     | U0_ALU/mult_49/S1_5_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[5][0]  | ADDFX2M    | 0.563 |   4.475 |   18.634 | 
     | U0_ALU/mult_49/S1_6_0/B        |  ^   | U0_ALU/mult_49/CARRYB[5][0]  | ADDFX2M    | 0.000 |   4.475 |   18.634 | 
     | U0_ALU/mult_49/S1_6_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[6][0]  | ADDFX2M    | 0.560 |   5.035 |   19.194 | 
     | U0_ALU/mult_49/S4_0/B          |  ^   | U0_ALU/mult_49/CARRYB[6][0]  | ADDFX2M    | 0.000 |   5.035 |   19.194 | 
     | U0_ALU/mult_49/S4_0/S          |  v   | U0_ALU/N116                  | ADDFX2M    | 0.589 |   5.624 |   19.783 | 
     | U0_ALU/U82/B0                  |  v   | U0_ALU/N116                  | AOI22X1M   | 0.000 |   5.624 |   19.783 | 
     | U0_ALU/U82/Y                   |  ^   | U0_ALU/n56                   | AOI22X1M   | 0.249 |   5.873 |   20.032 | 
     | U0_ALU/U81/A1                  |  ^   | U0_ALU/n56                   | AOI31X2M   | 0.000 |   5.873 |   20.032 | 
     | U0_ALU/U81/Y                   |  v   | U0_ALU/ALU_OUT_Comb[7]       | AOI31X2M   | 0.139 |   6.012 |   20.171 | 
     | U0_ALU/ALU_OUT_reg[7]/D        |  v   | U0_ALU/ALU_OUT_Comb[7]       | SDFFRQX2M  | 0.000 |   6.012 |   20.171 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net         |    Cell     | Delay | Arrival | Required | 
     |                                |      |                     |             |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------+-------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK             |             |       |   0.000 |  -14.159 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK             | CLKINVX40M  | 0.000 |   0.000 |  -14.159 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0      | CLKINVX40M  | 0.038 |   0.038 |  -14.121 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0      | CLKINVX32M  | 0.001 |   0.039 |  -14.120 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0      | CLKINVX32M  | 0.030 |   0.069 |  -14.090 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0      | MX2X4M      | 0.000 |   0.069 |  -14.090 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK        | MX2X4M      | 0.162 |   0.231 |  -13.928 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK        | CLKBUFX32M  | 0.000 |   0.231 |  -13.928 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M  | 0.138 |   0.369 |  -13.790 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/CK  |  ^   | REF_SCAN_CLK__L1_N0 | TLATNCAX20M | 0.001 |   0.370 |  -13.789 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/ECK |  ^   | ALU_CLK             | TLATNCAX20M | 0.190 |   0.561 |  -13.599 | 
     | U0_CLK_GATE/GATED_CLK          |  ^   | ALU_CLK             | CLK_GATE    |       |   0.562 |  -13.597 | 
     | U0_ALU/ALU_OUT_reg[7]/CK       |  ^   | ALU_CLK             | SDFFRQX2M   | 0.001 |   0.562 |  -13.597 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[8]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[8]/D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/regArr_reg[1][0]/Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.562
- Setup                         0.386
+ Phase Shift                  20.000
= Required Time                20.176
- Arrival Time                  6.008
= Slack Time                   14.168
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |             Net              |    Cell    | Delay | Arrival | Required | 
     |                                |      |                              |            |       |  Time   |   Time   | 
     |--------------------------------+------+------------------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK                      |            |       |   0.000 |   14.168 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK                      | CLKINVX40M | 0.000 |   0.000 |   14.168 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0               | CLKINVX40M | 0.038 |   0.038 |   14.206 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0               | CLKINVX32M | 0.001 |   0.039 |   14.207 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0               | CLKINVX32M | 0.030 |   0.069 |   14.237 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0               | MX2X4M     | 0.000 |   0.069 |   14.237 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK                 | MX2X4M     | 0.162 |   0.231 |   14.399 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK                 | CLKBUFX32M | 0.000 |   0.231 |   14.400 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0          | CLKBUFX32M | 0.138 |   0.369 |   14.537 | 
     | REF_SCAN_CLK__L2_I0/A          |  ^   | REF_SCAN_CLK__L1_N0          | CLKINVX40M | 0.001 |   0.370 |   14.538 | 
     | REF_SCAN_CLK__L2_I0/Y          |  v   | REF_SCAN_CLK__L2_N0          | CLKINVX40M | 0.068 |   0.438 |   14.606 | 
     | REF_SCAN_CLK__L3_I1/A          |  v   | REF_SCAN_CLK__L2_N0          | CLKINVX40M | 0.002 |   0.440 |   14.608 | 
     | REF_SCAN_CLK__L3_I1/Y          |  ^   | REF_SCAN_CLK__L3_N1          | CLKINVX40M | 0.110 |   0.550 |   14.718 | 
     | U0_RegFile/regArr_reg[1][0]/CK |  ^   | REF_SCAN_CLK__L3_N1          | SDFFRQX2M  | 0.005 |   0.555 |   14.723 | 
     | U0_RegFile/regArr_reg[1][0]/Q  |  ^   | Operand_B[0]                 | SDFFRQX2M  | 0.781 |   1.335 |   15.504 | 
     | U0_ALU/FE_DBTC0_Operand_B_0_/A |  ^   | Operand_B[0]                 | INVX2M     | 0.002 |   1.337 |   15.506 | 
     | U0_ALU/FE_DBTC0_Operand_B_0_/Y |  v   | U0_ALU/FE_DBTN0_Operand_B_0_ | INVX2M     | 0.426 |   1.763 |   15.931 | 
     | U0_ALU/mult_49/U109/A          |  v   | U0_ALU/FE_DBTN0_Operand_B_0_ | NOR2X1M    | 0.001 |   1.764 |   15.932 | 
     | U0_ALU/mult_49/U109/Y          |  ^   | U0_ALU/mult_49/ab[1][0]      | NOR2X1M    | 0.275 |   2.039 |   16.207 | 
     | U0_ALU/mult_49/U8/B            |  ^   | U0_ALU/mult_49/ab[1][0]      | AND2X2M    | 0.000 |   2.039 |   16.207 | 
     | U0_ALU/mult_49/U8/Y            |  ^   | U0_ALU/mult_49/n9            | AND2X2M    | 0.182 |   2.221 |   16.389 | 
     | U0_ALU/mult_49/S1_2_0/B        |  ^   | U0_ALU/mult_49/n9            | ADDFX2M    | 0.000 |   2.221 |   16.389 | 
     | U0_ALU/mult_49/S1_2_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[2][0]  | ADDFX2M    | 0.551 |   2.772 |   16.940 | 
     | U0_ALU/mult_49/S1_3_0/B        |  ^   | U0_ALU/mult_49/CARRYB[2][0]  | ADDFX2M    | 0.000 |   2.772 |   16.940 | 
     | U0_ALU/mult_49/S1_3_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[3][0]  | ADDFX2M    | 0.574 |   3.346 |   17.515 | 
     | U0_ALU/mult_49/S1_4_0/B        |  ^   | U0_ALU/mult_49/CARRYB[3][0]  | ADDFX2M    | 0.000 |   3.347 |   17.515 | 
     | U0_ALU/mult_49/S1_4_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[4][0]  | ADDFX2M    | 0.565 |   3.912 |   18.080 | 
     | U0_ALU/mult_49/S1_5_0/B        |  ^   | U0_ALU/mult_49/CARRYB[4][0]  | ADDFX2M    | 0.000 |   3.912 |   18.080 | 
     | U0_ALU/mult_49/S1_5_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[5][0]  | ADDFX2M    | 0.563 |   4.475 |   18.643 | 
     | U0_ALU/mult_49/S1_6_0/B        |  ^   | U0_ALU/mult_49/CARRYB[5][0]  | ADDFX2M    | 0.000 |   4.475 |   18.643 | 
     | U0_ALU/mult_49/S1_6_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[6][0]  | ADDFX2M    | 0.560 |   5.035 |   19.203 | 
     | U0_ALU/mult_49/S4_0/B          |  ^   | U0_ALU/mult_49/CARRYB[6][0]  | ADDFX2M    | 0.000 |   5.035 |   19.203 | 
     | U0_ALU/mult_49/S4_0/CO         |  ^   | U0_ALU/mult_49/CARRYB[7][0]  | ADDFX2M    | 0.575 |   5.610 |   19.778 | 
     | U0_ALU/mult_49/U23/A           |  ^   | U0_ALU/mult_49/CARRYB[7][0]  | XNOR2X2M   | 0.000 |   5.610 |   19.778 | 
     | U0_ALU/mult_49/U23/Y           |  v   | U0_ALU/N117                  | XNOR2X2M   | 0.059 |   5.669 |   19.837 | 
     | U0_ALU/U97/B0                  |  v   | U0_ALU/N117                  | AOI2BB2XLM | 0.000 |   5.669 |   19.837 | 
     | U0_ALU/U97/Y                   |  ^   | U0_ALU/n51                   | AOI2BB2XLM | 0.226 |   5.895 |   20.063 | 
     | U0_ALU/U95/A1                  |  ^   | U0_ALU/n51                   | AOI21X2M   | 0.000 |   5.895 |   20.063 | 
     | U0_ALU/U95/Y                   |  v   | U0_ALU/ALU_OUT_Comb[8]       | AOI21X2M   | 0.112 |   6.008 |   20.176 | 
     | U0_ALU/ALU_OUT_reg[8]/D        |  v   | U0_ALU/ALU_OUT_Comb[8]       | SDFFRQX2M  | 0.000 |   6.008 |   20.176 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net         |    Cell     | Delay | Arrival | Required | 
     |                                |      |                     |             |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------+-------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK             |             |       |   0.000 |  -14.168 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK             | CLKINVX40M  | 0.000 |   0.000 |  -14.168 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0      | CLKINVX40M  | 0.038 |   0.038 |  -14.130 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0      | CLKINVX32M  | 0.001 |   0.039 |  -14.129 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0      | CLKINVX32M  | 0.030 |   0.069 |  -14.099 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0      | MX2X4M      | 0.000 |   0.069 |  -14.099 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK        | MX2X4M      | 0.162 |   0.231 |  -13.937 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK        | CLKBUFX32M  | 0.000 |   0.231 |  -13.937 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M  | 0.138 |   0.369 |  -13.799 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/CK  |  ^   | REF_SCAN_CLK__L1_N0 | TLATNCAX20M | 0.001 |   0.370 |  -13.798 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/ECK |  ^   | ALU_CLK             | TLATNCAX20M | 0.190 |   0.561 |  -13.608 | 
     | U0_CLK_GATE/GATED_CLK          |  ^   | ALU_CLK             | CLK_GATE    |       |   0.562 |  -13.606 | 
     | U0_ALU/ALU_OUT_reg[8]/CK       |  ^   | ALU_CLK             | SDFFRQX2M   | 0.001 |   0.562 |  -13.606 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[6]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[6]/D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/regArr_reg[1][0]/Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.562
- Setup                         0.398
+ Phase Shift                  20.000
= Required Time                20.163
- Arrival Time                  5.597
= Slack Time                   14.567
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |             Net              |    Cell    | Delay | Arrival | Required | 
     |                                |      |                              |            |       |  Time   |   Time   | 
     |--------------------------------+------+------------------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK                      |            |       |   0.000 |   14.567 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK                      | CLKINVX40M | 0.000 |   0.000 |   14.567 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0               | CLKINVX40M | 0.038 |   0.038 |   14.604 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0               | CLKINVX32M | 0.001 |   0.039 |   14.606 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0               | CLKINVX32M | 0.030 |   0.069 |   14.635 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0               | MX2X4M     | 0.000 |   0.069 |   14.636 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK                 | MX2X4M     | 0.162 |   0.231 |   14.798 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK                 | CLKBUFX32M | 0.000 |   0.231 |   14.798 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0          | CLKBUFX32M | 0.138 |   0.369 |   14.936 | 
     | REF_SCAN_CLK__L2_I0/A          |  ^   | REF_SCAN_CLK__L1_N0          | CLKINVX40M | 0.001 |   0.370 |   14.937 | 
     | REF_SCAN_CLK__L2_I0/Y          |  v   | REF_SCAN_CLK__L2_N0          | CLKINVX40M | 0.068 |   0.438 |   15.004 | 
     | REF_SCAN_CLK__L3_I1/A          |  v   | REF_SCAN_CLK__L2_N0          | CLKINVX40M | 0.002 |   0.440 |   15.006 | 
     | REF_SCAN_CLK__L3_I1/Y          |  ^   | REF_SCAN_CLK__L3_N1          | CLKINVX40M | 0.110 |   0.550 |   15.116 | 
     | U0_RegFile/regArr_reg[1][0]/CK |  ^   | REF_SCAN_CLK__L3_N1          | SDFFRQX2M  | 0.005 |   0.555 |   15.121 | 
     | U0_RegFile/regArr_reg[1][0]/Q  |  ^   | Operand_B[0]                 | SDFFRQX2M  | 0.781 |   1.335 |   15.902 | 
     | U0_ALU/FE_DBTC0_Operand_B_0_/A |  ^   | Operand_B[0]                 | INVX2M     | 0.002 |   1.337 |   15.904 | 
     | U0_ALU/FE_DBTC0_Operand_B_0_/Y |  v   | U0_ALU/FE_DBTN0_Operand_B_0_ | INVX2M     | 0.426 |   1.763 |   16.330 | 
     | U0_ALU/mult_49/U109/A          |  v   | U0_ALU/FE_DBTN0_Operand_B_0_ | NOR2X1M    | 0.001 |   1.764 |   16.330 | 
     | U0_ALU/mult_49/U109/Y          |  ^   | U0_ALU/mult_49/ab[1][0]      | NOR2X1M    | 0.275 |   2.039 |   16.605 | 
     | U0_ALU/mult_49/U8/B            |  ^   | U0_ALU/mult_49/ab[1][0]      | AND2X2M    | 0.000 |   2.039 |   16.605 | 
     | U0_ALU/mult_49/U8/Y            |  ^   | U0_ALU/mult_49/n9            | AND2X2M    | 0.182 |   2.221 |   16.787 | 
     | U0_ALU/mult_49/S1_2_0/B        |  ^   | U0_ALU/mult_49/n9            | ADDFX2M    | 0.000 |   2.221 |   16.787 | 
     | U0_ALU/mult_49/S1_2_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[2][0]  | ADDFX2M    | 0.551 |   2.772 |   17.339 | 
     | U0_ALU/mult_49/S1_3_0/B        |  ^   | U0_ALU/mult_49/CARRYB[2][0]  | ADDFX2M    | 0.000 |   2.772 |   17.339 | 
     | U0_ALU/mult_49/S1_3_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[3][0]  | ADDFX2M    | 0.574 |   3.346 |   17.913 | 
     | U0_ALU/mult_49/S1_4_0/B        |  ^   | U0_ALU/mult_49/CARRYB[3][0]  | ADDFX2M    | 0.000 |   3.346 |   17.913 | 
     | U0_ALU/mult_49/S1_4_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[4][0]  | ADDFX2M    | 0.565 |   3.912 |   18.478 | 
     | U0_ALU/mult_49/S1_5_0/B        |  ^   | U0_ALU/mult_49/CARRYB[4][0]  | ADDFX2M    | 0.000 |   3.912 |   18.478 | 
     | U0_ALU/mult_49/S1_5_0/CO       |  ^   | U0_ALU/mult_49/CARRYB[5][0]  | ADDFX2M    | 0.563 |   4.475 |   19.042 | 
     | U0_ALU/mult_49/S1_6_0/B        |  ^   | U0_ALU/mult_49/CARRYB[5][0]  | ADDFX2M    | 0.000 |   4.475 |   19.042 | 
     | U0_ALU/mult_49/S1_6_0/S        |  v   | U0_ALU/N115                  | ADDFX2M    | 0.585 |   5.060 |   19.627 | 
     | U0_ALU/U80/A0                  |  v   | U0_ALU/N115                  | AOI222X1M  | 0.000 |   5.060 |   19.627 | 
     | U0_ALU/U80/Y                   |  ^   | U0_ALU/n69                   | AOI222X1M  | 0.345 |   5.405 |   19.972 | 
     | U0_ALU/U77/A1                  |  ^   | U0_ALU/n69                   | AOI31X2M   | 0.000 |   5.405 |   19.972 | 
     | U0_ALU/U77/Y                   |  v   | U0_ALU/ALU_OUT_Comb[6]       | AOI31X2M   | 0.192 |   5.597 |   20.163 | 
     | U0_ALU/ALU_OUT_reg[6]/D        |  v   | U0_ALU/ALU_OUT_Comb[6]       | SDFFRQX2M  | 0.000 |   5.597 |   20.163 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net         |    Cell     | Delay | Arrival | Required | 
     |                                |      |                     |             |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------+-------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK             |             |       |   0.000 |  -14.567 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK             | CLKINVX40M  | 0.000 |   0.000 |  -14.566 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0      | CLKINVX40M  | 0.038 |   0.038 |  -14.529 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0      | CLKINVX32M  | 0.001 |   0.039 |  -14.527 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0      | CLKINVX32M  | 0.030 |   0.069 |  -14.498 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0      | MX2X4M      | 0.000 |   0.069 |  -14.497 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK        | MX2X4M      | 0.162 |   0.231 |  -14.335 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK        | CLKBUFX32M  | 0.000 |   0.231 |  -14.335 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M  | 0.138 |   0.369 |  -14.198 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/CK  |  ^   | REF_SCAN_CLK__L1_N0 | TLATNCAX20M | 0.001 |   0.370 |  -14.196 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/ECK |  ^   | ALU_CLK             | TLATNCAX20M | 0.190 |   0.561 |  -14.006 | 
     | U0_CLK_GATE/GATED_CLK          |  ^   | ALU_CLK             | CLK_GATE    |       |   0.562 |  -14.005 | 
     | U0_ALU/ALU_OUT_reg[6]/CK       |  ^   | ALU_CLK             | SDFFRQX2M   | 0.001 |   0.562 |  -14.005 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin U0_ALU/ALU_OUT_reg[5]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[5]/D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/regArr_reg[1][4]/Q (v) triggered by  leading edge of 
'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.562
- Setup                         0.400
+ Phase Shift                  20.000
= Required Time                20.161
- Arrival Time                  5.450
= Slack Time                   14.711
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    | Edge |                Net                |    Cell    | Delay | Arrival | Required | 
     |                                           |      |                                   |            |       |  Time   |   Time   | 
     |-------------------------------------------+------+-----------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                   |  ^   | REF_CLK                           |            |       |   0.000 |   14.711 | 
     | REF_CLK__L1_I0/A                          |  ^   | REF_CLK                           | CLKINVX40M | 0.000 |   0.000 |   14.711 | 
     | REF_CLK__L1_I0/Y                          |  v   | REF_CLK__L1_N0                    | CLKINVX40M | 0.038 |   0.038 |   14.749 | 
     | REF_CLK__L2_I0/A                          |  v   | REF_CLK__L1_N0                    | CLKINVX32M | 0.001 |   0.039 |   14.750 | 
     | REF_CLK__L2_I0/Y                          |  ^   | REF_CLK__L2_N0                    | CLKINVX32M | 0.030 |   0.069 |   14.780 | 
     | U0_mux2X1/U1/A                            |  ^   | REF_CLK__L2_N0                    | MX2X4M     | 0.000 |   0.069 |   14.780 | 
     | U0_mux2X1/U1/Y                            |  ^   | REF_SCAN_CLK                      | MX2X4M     | 0.162 |   0.231 |   14.942 | 
     | REF_SCAN_CLK__L1_I0/A                     |  ^   | REF_SCAN_CLK                      | CLKBUFX32M | 0.000 |   0.231 |   14.943 | 
     | REF_SCAN_CLK__L1_I0/Y                     |  ^   | REF_SCAN_CLK__L1_N0               | CLKBUFX32M | 0.138 |   0.369 |   15.080 | 
     | REF_SCAN_CLK__L2_I0/A                     |  ^   | REF_SCAN_CLK__L1_N0               | CLKINVX40M | 0.001 |   0.370 |   15.081 | 
     | REF_SCAN_CLK__L2_I0/Y                     |  v   | REF_SCAN_CLK__L2_N0               | CLKINVX40M | 0.068 |   0.438 |   15.149 | 
     | REF_SCAN_CLK__L3_I1/A                     |  v   | REF_SCAN_CLK__L2_N0               | CLKINVX40M | 0.002 |   0.440 |   15.151 | 
     | REF_SCAN_CLK__L3_I1/Y                     |  ^   | REF_SCAN_CLK__L3_N1               | CLKINVX40M | 0.110 |   0.550 |   15.261 | 
     | U0_RegFile/regArr_reg[1][4]/CK            |  ^   | REF_SCAN_CLK__L3_N1               | SDFFRQX2M  | 0.005 |   0.555 |   15.266 | 
     | U0_RegFile/regArr_reg[1][4]/Q             |  v   | Operand_B[4]                      | SDFFRQX2M  | 0.570 |   1.125 |   15.836 | 
     | U0_ALU/FE_DBTC3_Operand_B_4_/A            |  v   | Operand_B[4]                      | INVX2M     | 0.000 |   1.125 |   15.836 | 
     | U0_ALU/FE_DBTC3_Operand_B_4_/Y            |  ^   | U0_ALU/FE_DBTN3_Operand_B_4_      | INVX2M     | 0.436 |   1.561 |   16.272 | 
     | U0_ALU/div_52/U67/B                       |  ^   | U0_ALU/FE_DBTN3_Operand_B_4_      | AND3X1M    | 0.001 |   1.562 |   16.273 | 
     | U0_ALU/div_52/U67/Y                       |  ^   | U0_ALU/div_52/n20                 | AND3X1M    | 0.278 |   1.840 |   16.552 | 
     | U0_ALU/div_52/U65/A                       |  ^   | U0_ALU/div_52/n20                 | AND2X1M    | 0.000 |   1.840 |   16.552 | 
     | U0_ALU/div_52/U65/Y                       |  ^   | U0_ALU/div_52/n19                 | AND2X1M    | 0.191 |   2.032 |   16.743 | 
     | U0_ALU/div_52/U62/B                       |  ^   | U0_ALU/div_52/n19                 | AND4X1M    | 0.000 |   2.032 |   16.743 | 
     | U0_ALU/div_52/U62/Y                       |  ^   | U0_ALU/N132                       | AND4X1M    | 0.296 |   2.328 |   17.039 | 
     | U0_ALU/div_52/U40/S0                      |  ^   | U0_ALU/N132                       | CLKMX2X2M  | 0.000 |   2.328 |   17.039 | 
     | U0_ALU/div_52/U40/Y                       |  v   | U0_ALU/div_52/u_div/PartRem[7][1] | CLKMX2X2M  | 0.272 |   2.600 |   17.311 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/A  |  v   | U0_ALU/div_52/u_div/PartRem[7][1] | ADDFX2M    | 0.000 |   2.600 |   17.311 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/CO |  v   | U0_ALU/div_52/u_div/CryTmp[6][2]  | ADDFX2M    | 0.460 |   3.060 |   17.771 | 
     | U0_ALU/div_52/U63/C                       |  v   | U0_ALU/div_52/u_div/CryTmp[6][2]  | AND3X1M    | 0.000 |   3.060 |   17.771 | 
     | U0_ALU/div_52/U63/Y                       |  v   | U0_ALU/N131                       | AND3X1M    | 0.349 |   3.408 |   18.120 | 
     | U0_ALU/div_52/U46/S0                      |  v   | U0_ALU/N131                       | CLKMX2X2M  | 0.000 |   3.409 |   18.120 | 
     | U0_ALU/div_52/U46/Y                       |  v   | U0_ALU/div_52/u_div/PartRem[6][1] | CLKMX2X2M  | 0.249 |   3.657 |   18.368 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/A  |  v   | U0_ALU/div_52/u_div/PartRem[6][1] | ADDFX2M    | 0.000 |   3.657 |   18.368 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/CO |  v   | U0_ALU/div_52/u_div/CryTmp[5][2]  | ADDFX2M    | 0.472 |   4.130 |   18.841 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CI |  v   | U0_ALU/div_52/u_div/CryTmp[5][2]  | ADDFX2M    | 0.000 |   4.130 |   18.841 | 
     | U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CO |  v   | U0_ALU/div_52/u_div/CryTmp[5][3]  | ADDFX2M    | 0.320 |   4.450 |   19.161 | 
     | U0_ALU/div_52/U64/A                       |  v   | U0_ALU/div_52/u_div/CryTmp[5][3]  | AND2X1M    | 0.000 |   4.450 |   19.161 | 
     | U0_ALU/div_52/U64/Y                       |  v   | U0_ALU/N130                       | AND2X1M    | 0.285 |   4.735 |   19.446 | 
     | U0_ALU/U76/C0                             |  v   | U0_ALU/N130                       | AOI222X1M  | 0.000 |   4.735 |   19.446 | 
     | U0_ALU/U76/Y                              |  ^   | U0_ALU/n75                        | AOI222X1M  | 0.514 |   5.249 |   19.960 | 
     | U0_ALU/U73/A1                             |  ^   | U0_ALU/n75                        | AOI31X2M   | 0.000 |   5.249 |   19.960 | 
     | U0_ALU/U73/Y                              |  v   | U0_ALU/ALU_OUT_Comb[5]            | AOI31X2M   | 0.201 |   5.450 |   20.161 | 
     | U0_ALU/ALU_OUT_reg[5]/D                   |  v   | U0_ALU/ALU_OUT_Comb[5]            | SDFFRQX2M  | 0.000 |   5.450 |   20.161 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net         |    Cell     | Delay | Arrival | Required | 
     |                                |      |                     |             |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------+-------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK             |             |       |   0.000 |  -14.711 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK             | CLKINVX40M  | 0.000 |   0.000 |  -14.711 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0      | CLKINVX40M  | 0.038 |   0.038 |  -14.673 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0      | CLKINVX32M  | 0.001 |   0.039 |  -14.672 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0      | CLKINVX32M  | 0.030 |   0.069 |  -14.642 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0      | MX2X4M      | 0.000 |   0.069 |  -14.642 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK        | MX2X4M      | 0.162 |   0.231 |  -14.480 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK        | CLKBUFX32M  | 0.000 |   0.231 |  -14.480 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M  | 0.138 |   0.369 |  -14.342 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/CK  |  ^   | REF_SCAN_CLK__L1_N0 | TLATNCAX20M | 0.001 |   0.370 |  -14.341 | 
     | U0_CLK_GATE/U0_TLATNCAX12M/ECK |  ^   | ALU_CLK             | TLATNCAX20M | 0.190 |   0.560 |  -14.151 | 
     | U0_CLK_GATE/GATED_CLK          |  ^   | ALU_CLK             | CLK_GATE    |       |   0.561 |  -14.150 | 
     | U0_ALU/ALU_OUT_reg[5]/CK       |  ^   | ALU_CLK             | SDFFRQX2M   | 0.001 |   0.561 |  -14.150 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin U0_RegFile/RdData_reg[4]/CK 
Endpoint:   U0_RegFile/RdData_reg[4]/D                    (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q (v) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.552
- Setup                         0.393
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.959
- Arrival Time                  4.520
= Slack Time                   15.439
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.439 | 
     | REF_CLK__L1_I0/A                               |  ^   | REF_CLK                                 | CLKINVX40M | 0.000 |   0.000 |   15.439 | 
     | REF_CLK__L1_I0/Y                               |  v   | REF_CLK__L1_N0                          | CLKINVX40M | 0.038 |   0.038 |   15.477 | 
     | REF_CLK__L2_I0/A                               |  v   | REF_CLK__L1_N0                          | CLKINVX32M | 0.001 |   0.039 |   15.478 | 
     | REF_CLK__L2_I0/Y                               |  ^   | REF_CLK__L2_N0                          | CLKINVX32M | 0.030 |   0.069 |   15.508 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK__L2_N0                          | MX2X4M     | 0.000 |   0.069 |   15.509 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | MX2X4M     | 0.162 |   0.231 |   15.671 | 
     | REF_SCAN_CLK__L1_I0/A                          |  ^   | REF_SCAN_CLK                            | CLKBUFX32M | 0.000 |   0.231 |   15.671 | 
     | REF_SCAN_CLK__L1_I0/Y                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKBUFX32M | 0.138 |   0.369 |   15.808 | 
     | REF_SCAN_CLK__L2_I0/A                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKINVX40M | 0.001 |   0.370 |   15.809 | 
     | REF_SCAN_CLK__L2_I0/Y                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.068 |   0.438 |   15.877 | 
     | REF_SCAN_CLK__L3_I1/A                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.002 |   0.440 |   15.879 | 
     | REF_SCAN_CLK__L3_I1/Y                          |  ^   | REF_SCAN_CLK__L3_N1                     | CLKINVX40M | 0.110 |   0.550 |   15.989 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK |  ^   | REF_SCAN_CLK__L3_N1                     | SDFFRQX2M  | 0.002 |   0.551 |   15.990 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q  |  v   | U0_SYS_CTRL/U0_CTRL_RX/current_state[3] | SDFFRQX2M  | 0.539 |   1.090 |   16.529 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/D                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/current_state[3] | NOR4X1M    | 0.000 |   1.090 |   16.529 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.706 |   1.796 |   17.235 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.796 |   17.235 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.282 |   2.078 |   17.518 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   2.079 |   17.518 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.291 |   2.370 |   17.809 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   2.370 |   17.809 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.714 |   3.084 |   18.523 | 
     | U0_RegFile/U326/S0                             |  ^   | FE_OFN23_RF_Address_0_                  | MX4X1M     | 0.020 |   3.103 |   18.543 | 
     | U0_RegFile/U326/Y                              |  v   | U0_RegFile/n320                         | MX4X1M     | 0.591 |   3.694 |   19.133 | 
     | U0_RegFile/U324/B                              |  v   | U0_RegFile/n320                         | MX4X1M     | 0.000 |   3.694 |   19.134 | 
     | U0_RegFile/U324/Y                              |  v   | U0_RegFile/N39                          | MX4X1M     | 0.454 |   4.149 |   19.588 | 
     | U0_RegFile/U323/A0                             |  v   | U0_RegFile/N39                          | AO22X1M    | 0.000 |   4.149 |   19.588 | 
     | U0_RegFile/U323/Y                              |  v   | U0_RegFile/n183                         | AO22X1M    | 0.371 |   4.520 |   19.959 | 
     | U0_RegFile/RdData_reg[4]/D                     |  v   | U0_RegFile/n183                         | SDFFRQX2M  | 0.000 |   4.520 |   19.959 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                             |      |                     |            |       |  Time   |   Time   | 
     |-----------------------------+------+---------------------+------------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK             |            |       |   0.000 |  -15.439 | 
     | REF_CLK__L1_I0/A            |  ^   | REF_CLK             | CLKINVX40M | 0.000 |   0.000 |  -15.439 | 
     | REF_CLK__L1_I0/Y            |  v   | REF_CLK__L1_N0      | CLKINVX40M | 0.038 |   0.038 |  -15.401 | 
     | REF_CLK__L2_I0/A            |  v   | REF_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.039 |  -15.400 | 
     | REF_CLK__L2_I0/Y            |  ^   | REF_CLK__L2_N0      | CLKINVX32M | 0.030 |   0.069 |  -15.370 | 
     | U0_mux2X1/U1/A              |  ^   | REF_CLK__L2_N0      | MX2X4M     | 0.000 |   0.069 |  -15.370 | 
     | U0_mux2X1/U1/Y              |  ^   | REF_SCAN_CLK        | MX2X4M     | 0.162 |   0.231 |  -15.208 | 
     | REF_SCAN_CLK__L1_I0/A       |  ^   | REF_SCAN_CLK        | CLKBUFX32M | 0.000 |   0.231 |  -15.208 | 
     | REF_SCAN_CLK__L1_I0/Y       |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M | 0.138 |   0.369 |  -15.070 | 
     | REF_SCAN_CLK__L2_I0/A       |  ^   | REF_SCAN_CLK__L1_N0 | CLKINVX40M | 0.001 |   0.370 |  -15.069 | 
     | REF_SCAN_CLK__L2_I0/Y       |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.068 |   0.438 |  -15.001 | 
     | REF_SCAN_CLK__L3_I1/A       |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.002 |   0.440 |  -14.999 | 
     | REF_SCAN_CLK__L3_I1/Y       |  ^   | REF_SCAN_CLK__L3_N1 | CLKINVX40M | 0.110 |   0.550 |  -14.890 | 
     | U0_RegFile/RdData_reg[4]/CK |  ^   | REF_SCAN_CLK__L3_N1 | SDFFRQX2M  | 0.002 |   0.552 |  -14.888 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin U0_RegFile/RdData_reg[3]/CK 
Endpoint:   U0_RegFile/RdData_reg[3]/D                    (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q (v) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.551
- Setup                         0.390
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.961
- Arrival Time                  4.520
= Slack Time                   15.441
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.441 | 
     | REF_CLK__L1_I0/A                               |  ^   | REF_CLK                                 | CLKINVX40M | 0.000 |   0.000 |   15.441 | 
     | REF_CLK__L1_I0/Y                               |  v   | REF_CLK__L1_N0                          | CLKINVX40M | 0.038 |   0.038 |   15.479 | 
     | REF_CLK__L2_I0/A                               |  v   | REF_CLK__L1_N0                          | CLKINVX32M | 0.001 |   0.039 |   15.480 | 
     | REF_CLK__L2_I0/Y                               |  ^   | REF_CLK__L2_N0                          | CLKINVX32M | 0.030 |   0.069 |   15.510 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK__L2_N0                          | MX2X4M     | 0.000 |   0.069 |   15.510 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | MX2X4M     | 0.162 |   0.231 |   15.672 | 
     | REF_SCAN_CLK__L1_I0/A                          |  ^   | REF_SCAN_CLK                            | CLKBUFX32M | 0.000 |   0.231 |   15.673 | 
     | REF_SCAN_CLK__L1_I0/Y                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKBUFX32M | 0.138 |   0.369 |   15.810 | 
     | REF_SCAN_CLK__L2_I0/A                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKINVX40M | 0.001 |   0.370 |   15.811 | 
     | REF_SCAN_CLK__L2_I0/Y                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.068 |   0.438 |   15.879 | 
     | REF_SCAN_CLK__L3_I1/A                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.002 |   0.440 |   15.881 | 
     | REF_SCAN_CLK__L3_I1/Y                          |  ^   | REF_SCAN_CLK__L3_N1                     | CLKINVX40M | 0.110 |   0.550 |   15.991 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK |  ^   | REF_SCAN_CLK__L3_N1                     | SDFFRQX2M  | 0.002 |   0.551 |   15.992 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q  |  v   | U0_SYS_CTRL/U0_CTRL_RX/current_state[3] | SDFFRQX2M  | 0.539 |   1.090 |   16.531 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/D                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/current_state[3] | NOR4X1M    | 0.000 |   1.090 |   16.531 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.706 |   1.796 |   17.237 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.796 |   17.237 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.282 |   2.078 |   17.519 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   2.079 |   17.520 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.291 |   2.370 |   17.811 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   2.370 |   17.811 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.714 |   3.084 |   18.525 | 
     | U0_RegFile/U322/S0                             |  ^   | FE_OFN23_RF_Address_0_                  | MX4X1M     | 0.020 |   3.103 |   18.544 | 
     | U0_RegFile/U322/Y                              |  v   | U0_RegFile/n316                         | MX4X1M     | 0.609 |   3.712 |   19.154 | 
     | U0_RegFile/U320/B                              |  v   | U0_RegFile/n316                         | MX4X1M     | 0.001 |   3.713 |   19.154 | 
     | U0_RegFile/U320/Y                              |  v   | U0_RegFile/N40                          | MX4X1M     | 0.453 |   4.166 |   19.608 | 
     | U0_RegFile/U319/A0                             |  v   | U0_RegFile/N40                          | AO22X1M    | 0.000 |   4.167 |   19.608 | 
     | U0_RegFile/U319/Y                              |  v   | U0_RegFile/n182                         | AO22X1M    | 0.353 |   4.520 |   19.961 | 
     | U0_RegFile/RdData_reg[3]/D                     |  v   | U0_RegFile/n182                         | SDFFRQX2M  | 0.000 |   4.520 |   19.961 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                             |      |                     |            |       |  Time   |   Time   | 
     |-----------------------------+------+---------------------+------------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK             |            |       |   0.000 |  -15.441 | 
     | REF_CLK__L1_I0/A            |  ^   | REF_CLK             | CLKINVX40M | 0.000 |   0.000 |  -15.441 | 
     | REF_CLK__L1_I0/Y            |  v   | REF_CLK__L1_N0      | CLKINVX40M | 0.038 |   0.038 |  -15.403 | 
     | REF_CLK__L2_I0/A            |  v   | REF_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.039 |  -15.402 | 
     | REF_CLK__L2_I0/Y            |  ^   | REF_CLK__L2_N0      | CLKINVX32M | 0.030 |   0.069 |  -15.372 | 
     | U0_mux2X1/U1/A              |  ^   | REF_CLK__L2_N0      | MX2X4M     | 0.000 |   0.069 |  -15.372 | 
     | U0_mux2X1/U1/Y              |  ^   | REF_SCAN_CLK        | MX2X4M     | 0.162 |   0.231 |  -15.210 | 
     | REF_SCAN_CLK__L1_I0/A       |  ^   | REF_SCAN_CLK        | CLKBUFX32M | 0.000 |   0.231 |  -15.210 | 
     | REF_SCAN_CLK__L1_I0/Y       |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M | 0.138 |   0.369 |  -15.072 | 
     | REF_SCAN_CLK__L2_I0/A       |  ^   | REF_SCAN_CLK__L1_N0 | CLKINVX40M | 0.001 |   0.370 |  -15.071 | 
     | REF_SCAN_CLK__L2_I0/Y       |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.068 |   0.438 |  -15.003 | 
     | REF_SCAN_CLK__L3_I1/A       |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.002 |   0.440 |  -15.001 | 
     | REF_SCAN_CLK__L3_I1/Y       |  ^   | REF_SCAN_CLK__L3_N1 | CLKINVX40M | 0.110 |   0.550 |  -14.892 | 
     | U0_RegFile/RdData_reg[3]/CK |  ^   | REF_SCAN_CLK__L3_N1 | SDFFRQX2M  | 0.001 |   0.551 |  -14.890 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin U0_RegFile/RdData_reg[2]/CK 
Endpoint:   U0_RegFile/RdData_reg[2]/D                    (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q (v) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.552
- Setup                         0.389
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.963
- Arrival Time                  4.507
= Slack Time                   15.456
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.456 | 
     | REF_CLK__L1_I0/A                               |  ^   | REF_CLK                                 | CLKINVX40M | 0.000 |   0.000 |   15.457 | 
     | REF_CLK__L1_I0/Y                               |  v   | REF_CLK__L1_N0                          | CLKINVX40M | 0.038 |   0.038 |   15.494 | 
     | REF_CLK__L2_I0/A                               |  v   | REF_CLK__L1_N0                          | CLKINVX32M | 0.001 |   0.039 |   15.496 | 
     | REF_CLK__L2_I0/Y                               |  ^   | REF_CLK__L2_N0                          | CLKINVX32M | 0.030 |   0.069 |   15.525 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK__L2_N0                          | MX2X4M     | 0.000 |   0.069 |   15.526 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | MX2X4M     | 0.162 |   0.231 |   15.688 | 
     | REF_SCAN_CLK__L1_I0/A                          |  ^   | REF_SCAN_CLK                            | CLKBUFX32M | 0.000 |   0.231 |   15.688 | 
     | REF_SCAN_CLK__L1_I0/Y                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKBUFX32M | 0.138 |   0.369 |   15.825 | 
     | REF_SCAN_CLK__L2_I0/A                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKINVX40M | 0.001 |   0.370 |   15.826 | 
     | REF_SCAN_CLK__L2_I0/Y                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.068 |   0.438 |   15.894 | 
     | REF_SCAN_CLK__L3_I1/A                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.002 |   0.440 |   15.896 | 
     | REF_SCAN_CLK__L3_I1/Y                          |  ^   | REF_SCAN_CLK__L3_N1                     | CLKINVX40M | 0.110 |   0.550 |   16.006 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK |  ^   | REF_SCAN_CLK__L3_N1                     | SDFFRQX2M  | 0.002 |   0.551 |   16.007 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q  |  v   | U0_SYS_CTRL/U0_CTRL_RX/current_state[3] | SDFFRQX2M  | 0.539 |   1.090 |   16.546 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/D                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/current_state[3] | NOR4X1M    | 0.000 |   1.090 |   16.546 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.706 |   1.796 |   17.252 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.796 |   17.252 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.282 |   2.078 |   17.535 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   2.078 |   17.535 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.291 |   2.370 |   17.826 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   2.370 |   17.826 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.714 |   3.084 |   18.540 | 
     | U0_RegFile/U318/S0                             |  ^   | FE_OFN23_RF_Address_0_                  | MX4X1M     | 0.019 |   3.103 |   18.559 | 
     | U0_RegFile/U318/Y                              |  v   | U0_RegFile/n147                         | MX4X1M     | 0.586 |   3.689 |   19.146 | 
     | U0_RegFile/U316/B                              |  v   | U0_RegFile/n147                         | MX4X1M     | 0.000 |   3.690 |   19.146 | 
     | U0_RegFile/U316/Y                              |  v   | U0_RegFile/N41                          | MX4X1M     | 0.461 |   4.151 |   19.608 | 
     | U0_RegFile/U315/A0                             |  v   | U0_RegFile/N41                          | AO22X1M    | 0.000 |   4.152 |   19.608 | 
     | U0_RegFile/U315/Y                              |  v   | U0_RegFile/n181                         | AO22X1M    | 0.355 |   4.507 |   19.963 | 
     | U0_RegFile/RdData_reg[2]/D                     |  v   | U0_RegFile/n181                         | SDFFRQX2M  | 0.000 |   4.507 |   19.963 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                             |      |                     |            |       |  Time   |   Time   | 
     |-----------------------------+------+---------------------+------------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK             |            |       |   0.000 |  -15.456 | 
     | REF_CLK__L1_I0/A            |  ^   | REF_CLK             | CLKINVX40M | 0.000 |   0.000 |  -15.456 | 
     | REF_CLK__L1_I0/Y            |  v   | REF_CLK__L1_N0      | CLKINVX40M | 0.038 |   0.038 |  -15.418 | 
     | REF_CLK__L2_I0/A            |  v   | REF_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.039 |  -15.417 | 
     | REF_CLK__L2_I0/Y            |  ^   | REF_CLK__L2_N0      | CLKINVX32M | 0.030 |   0.069 |  -15.387 | 
     | U0_mux2X1/U1/A              |  ^   | REF_CLK__L2_N0      | MX2X4M     | 0.000 |   0.069 |  -15.387 | 
     | U0_mux2X1/U1/Y              |  ^   | REF_SCAN_CLK        | MX2X4M     | 0.162 |   0.231 |  -15.225 | 
     | REF_SCAN_CLK__L1_I0/A       |  ^   | REF_SCAN_CLK        | CLKBUFX32M | 0.000 |   0.231 |  -15.225 | 
     | REF_SCAN_CLK__L1_I0/Y       |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M | 0.138 |   0.369 |  -15.087 | 
     | REF_SCAN_CLK__L2_I0/A       |  ^   | REF_SCAN_CLK__L1_N0 | CLKINVX40M | 0.001 |   0.370 |  -15.086 | 
     | REF_SCAN_CLK__L2_I0/Y       |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.068 |   0.438 |  -15.018 | 
     | REF_SCAN_CLK__L3_I1/A       |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.002 |   0.440 |  -15.017 | 
     | REF_SCAN_CLK__L3_I1/Y       |  ^   | REF_SCAN_CLK__L3_N1 | CLKINVX40M | 0.110 |   0.550 |  -14.907 | 
     | U0_RegFile/RdData_reg[2]/CK |  ^   | REF_SCAN_CLK__L3_N1 | SDFFRQX2M  | 0.002 |   0.552 |  -14.904 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin U0_RegFile/RdData_reg[1]/CK 
Endpoint:   U0_RegFile/RdData_reg[1]/D                    (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q (v) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.552
- Setup                         0.391
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.961
- Arrival Time                  4.483
= Slack Time                   15.477
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.477 | 
     | REF_CLK__L1_I0/A                               |  ^   | REF_CLK                                 | CLKINVX40M | 0.000 |   0.000 |   15.478 | 
     | REF_CLK__L1_I0/Y                               |  v   | REF_CLK__L1_N0                          | CLKINVX40M | 0.038 |   0.038 |   15.515 | 
     | REF_CLK__L2_I0/A                               |  v   | REF_CLK__L1_N0                          | CLKINVX32M | 0.001 |   0.039 |   15.517 | 
     | REF_CLK__L2_I0/Y                               |  ^   | REF_CLK__L2_N0                          | CLKINVX32M | 0.030 |   0.069 |   15.546 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK__L2_N0                          | MX2X4M     | 0.000 |   0.069 |   15.547 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | MX2X4M     | 0.162 |   0.231 |   15.709 | 
     | REF_SCAN_CLK__L1_I0/A                          |  ^   | REF_SCAN_CLK                            | CLKBUFX32M | 0.000 |   0.231 |   15.709 | 
     | REF_SCAN_CLK__L1_I0/Y                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKBUFX32M | 0.138 |   0.369 |   15.846 | 
     | REF_SCAN_CLK__L2_I0/A                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKINVX40M | 0.001 |   0.370 |   15.848 | 
     | REF_SCAN_CLK__L2_I0/Y                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.068 |   0.438 |   15.915 | 
     | REF_SCAN_CLK__L3_I1/A                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.002 |   0.440 |   15.917 | 
     | REF_SCAN_CLK__L3_I1/Y                          |  ^   | REF_SCAN_CLK__L3_N1                     | CLKINVX40M | 0.110 |   0.550 |   16.027 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK |  ^   | REF_SCAN_CLK__L3_N1                     | SDFFRQX2M  | 0.002 |   0.551 |   16.029 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q  |  v   | U0_SYS_CTRL/U0_CTRL_RX/current_state[3] | SDFFRQX2M  | 0.539 |   1.090 |   16.567 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/D                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/current_state[3] | NOR4X1M    | 0.000 |   1.090 |   16.568 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.706 |   1.796 |   17.273 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.796 |   17.274 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.282 |   2.078 |   17.556 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   2.078 |   17.556 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.291 |   2.370 |   17.847 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   2.370 |   17.847 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.714 |   3.084 |   18.561 | 
     | U0_RegFile/U313/S0                             |  ^   | FE_OFN23_RF_Address_0_                  | MX4X1M     | 0.019 |   3.103 |   18.580 | 
     | U0_RegFile/U313/Y                              |  v   | U0_RegFile/n143                         | MX4X1M     | 0.573 |   3.676 |   19.154 | 
     | U0_RegFile/U312/B                              |  v   | U0_RegFile/n143                         | MX4X1M     | 0.000 |   3.676 |   19.154 | 
     | U0_RegFile/U312/Y                              |  v   | U0_RegFile/N42                          | MX4X1M     | 0.447 |   4.124 |   19.601 | 
     | U0_RegFile/U311/A0                             |  v   | U0_RegFile/N42                          | AO22X1M    | 0.000 |   4.124 |   19.602 | 
     | U0_RegFile/U311/Y                              |  v   | U0_RegFile/n180                         | AO22X1M    | 0.359 |   4.483 |   19.961 | 
     | U0_RegFile/RdData_reg[1]/D                     |  v   | U0_RegFile/n180                         | SDFFRQX2M  | 0.000 |   4.483 |   19.961 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                             |      |                     |            |       |  Time   |   Time   | 
     |-----------------------------+------+---------------------+------------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK             |            |       |   0.000 |  -15.477 | 
     | REF_CLK__L1_I0/A            |  ^   | REF_CLK             | CLKINVX40M | 0.000 |   0.000 |  -15.477 | 
     | REF_CLK__L1_I0/Y            |  v   | REF_CLK__L1_N0      | CLKINVX40M | 0.038 |   0.038 |  -15.440 | 
     | REF_CLK__L2_I0/A            |  v   | REF_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.039 |  -15.438 | 
     | REF_CLK__L2_I0/Y            |  ^   | REF_CLK__L2_N0      | CLKINVX32M | 0.030 |   0.069 |  -15.409 | 
     | U0_mux2X1/U1/A              |  ^   | REF_CLK__L2_N0      | MX2X4M     | 0.000 |   0.069 |  -15.408 | 
     | U0_mux2X1/U1/Y              |  ^   | REF_SCAN_CLK        | MX2X4M     | 0.162 |   0.231 |  -15.246 | 
     | REF_SCAN_CLK__L1_I0/A       |  ^   | REF_SCAN_CLK        | CLKBUFX32M | 0.000 |   0.231 |  -15.246 | 
     | REF_SCAN_CLK__L1_I0/Y       |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M | 0.138 |   0.369 |  -15.108 | 
     | REF_SCAN_CLK__L2_I0/A       |  ^   | REF_SCAN_CLK__L1_N0 | CLKINVX40M | 0.001 |   0.370 |  -15.107 | 
     | REF_SCAN_CLK__L2_I0/Y       |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.068 |   0.438 |  -15.040 | 
     | REF_SCAN_CLK__L3_I1/A       |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.002 |   0.440 |  -15.038 | 
     | REF_SCAN_CLK__L3_I1/Y       |  ^   | REF_SCAN_CLK__L3_N1 | CLKINVX40M | 0.110 |   0.550 |  -14.928 | 
     | U0_RegFile/RdData_reg[1]/CK |  ^   | REF_SCAN_CLK__L3_N1 | SDFFRQX2M  | 0.002 |   0.552 |  -14.926 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin U0_RegFile/RdData_reg[5]/CK 
Endpoint:   U0_RegFile/RdData_reg[5]/D                    (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q (v) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.551
- Setup                         0.391
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.960
- Arrival Time                  4.466
= Slack Time                   15.494
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.494 | 
     | REF_CLK__L1_I0/A                               |  ^   | REF_CLK                                 | CLKINVX40M | 0.000 |   0.000 |   15.495 | 
     | REF_CLK__L1_I0/Y                               |  v   | REF_CLK__L1_N0                          | CLKINVX40M | 0.038 |   0.038 |   15.532 | 
     | REF_CLK__L2_I0/A                               |  v   | REF_CLK__L1_N0                          | CLKINVX32M | 0.001 |   0.039 |   15.534 | 
     | REF_CLK__L2_I0/Y                               |  ^   | REF_CLK__L2_N0                          | CLKINVX32M | 0.030 |   0.069 |   15.563 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK__L2_N0                          | MX2X4M     | 0.000 |   0.069 |   15.564 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | MX2X4M     | 0.162 |   0.231 |   15.726 | 
     | REF_SCAN_CLK__L1_I0/A                          |  ^   | REF_SCAN_CLK                            | CLKBUFX32M | 0.000 |   0.231 |   15.726 | 
     | REF_SCAN_CLK__L1_I0/Y                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKBUFX32M | 0.138 |   0.369 |   15.863 | 
     | REF_SCAN_CLK__L2_I0/A                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKINVX40M | 0.001 |   0.370 |   15.864 | 
     | REF_SCAN_CLK__L2_I0/Y                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.068 |   0.438 |   15.932 | 
     | REF_SCAN_CLK__L3_I1/A                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.002 |   0.440 |   15.934 | 
     | REF_SCAN_CLK__L3_I1/Y                          |  ^   | REF_SCAN_CLK__L3_N1                     | CLKINVX40M | 0.110 |   0.550 |   16.044 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK |  ^   | REF_SCAN_CLK__L3_N1                     | SDFFRQX2M  | 0.002 |   0.551 |   16.045 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q  |  v   | U0_SYS_CTRL/U0_CTRL_RX/current_state[3] | SDFFRQX2M  | 0.539 |   1.090 |   16.584 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/D                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/current_state[3] | NOR4X1M    | 0.000 |   1.090 |   16.584 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.706 |   1.796 |   17.290 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.796 |   17.290 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.282 |   2.078 |   17.573 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   2.078 |   17.573 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.291 |   2.370 |   17.864 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   2.370 |   17.864 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.714 |   3.084 |   18.578 | 
     | U0_RegFile/U333/S0                             |  ^   | FE_OFN23_RF_Address_0_                  | MX4X1M     | 0.020 |   3.103 |   18.598 | 
     | U0_RegFile/U333/Y                              |  v   | U0_RegFile/n325                         | MX4X1M     | 0.574 |   3.677 |   19.171 | 
     | U0_RegFile/U348/C                              |  v   | U0_RegFile/n325                         | MX4X1M     | 0.000 |   3.677 |   19.172 | 
     | U0_RegFile/U348/Y                              |  v   | U0_RegFile/N38                          | MX4X1M     | 0.434 |   4.111 |   19.605 | 
     | U0_RegFile/U347/A0                             |  v   | U0_RegFile/N38                          | AO22X1M    | 0.000 |   4.111 |   19.605 | 
     | U0_RegFile/U347/Y                              |  v   | U0_RegFile/n184                         | AO22X1M    | 0.355 |   4.466 |   19.960 | 
     | U0_RegFile/RdData_reg[5]/D                     |  v   | U0_RegFile/n184                         | SDFFRQX2M  | 0.000 |   4.466 |   19.960 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                             |      |                     |            |       |  Time   |   Time   | 
     |-----------------------------+------+---------------------+------------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK             |            |       |   0.000 |  -15.494 | 
     | REF_CLK__L1_I0/A            |  ^   | REF_CLK             | CLKINVX40M | 0.000 |   0.000 |  -15.494 | 
     | REF_CLK__L1_I0/Y            |  v   | REF_CLK__L1_N0      | CLKINVX40M | 0.038 |   0.038 |  -15.457 | 
     | REF_CLK__L2_I0/A            |  v   | REF_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.039 |  -15.455 | 
     | REF_CLK__L2_I0/Y            |  ^   | REF_CLK__L2_N0      | CLKINVX32M | 0.030 |   0.069 |  -15.425 | 
     | U0_mux2X1/U1/A              |  ^   | REF_CLK__L2_N0      | MX2X4M     | 0.000 |   0.069 |  -15.425 | 
     | U0_mux2X1/U1/Y              |  ^   | REF_SCAN_CLK        | MX2X4M     | 0.162 |   0.231 |  -15.263 | 
     | REF_SCAN_CLK__L1_I0/A       |  ^   | REF_SCAN_CLK        | CLKBUFX32M | 0.000 |   0.231 |  -15.263 | 
     | REF_SCAN_CLK__L1_I0/Y       |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M | 0.138 |   0.369 |  -15.125 | 
     | REF_SCAN_CLK__L2_I0/A       |  ^   | REF_SCAN_CLK__L1_N0 | CLKINVX40M | 0.001 |   0.370 |  -15.124 | 
     | REF_SCAN_CLK__L2_I0/Y       |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.068 |   0.438 |  -15.056 | 
     | REF_SCAN_CLK__L3_I1/A       |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.002 |   0.440 |  -15.055 | 
     | REF_SCAN_CLK__L3_I1/Y       |  ^   | REF_SCAN_CLK__L3_N1 | CLKINVX40M | 0.110 |   0.550 |  -14.945 | 
     | U0_RegFile/RdData_reg[5]/CK |  ^   | REF_SCAN_CLK__L3_N1 | SDFFRQX2M  | 0.002 |   0.551 |  -14.943 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin U0_RegFile/RdData_reg[6]/CK 
Endpoint:   U0_RegFile/RdData_reg[6]/D                    (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q (v) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.554
- Setup                         0.390
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.964
- Arrival Time                  4.468
= Slack Time                   15.495
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.495 | 
     | REF_CLK__L1_I0/A                               |  ^   | REF_CLK                                 | CLKINVX40M | 0.000 |   0.000 |   15.496 | 
     | REF_CLK__L1_I0/Y                               |  v   | REF_CLK__L1_N0                          | CLKINVX40M | 0.038 |   0.038 |   15.533 | 
     | REF_CLK__L2_I0/A                               |  v   | REF_CLK__L1_N0                          | CLKINVX32M | 0.001 |   0.039 |   15.535 | 
     | REF_CLK__L2_I0/Y                               |  ^   | REF_CLK__L2_N0                          | CLKINVX32M | 0.030 |   0.069 |   15.564 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK__L2_N0                          | MX2X4M     | 0.000 |   0.069 |   15.565 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | MX2X4M     | 0.162 |   0.231 |   15.727 | 
     | REF_SCAN_CLK__L1_I0/A                          |  ^   | REF_SCAN_CLK                            | CLKBUFX32M | 0.000 |   0.231 |   15.727 | 
     | REF_SCAN_CLK__L1_I0/Y                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKBUFX32M | 0.138 |   0.369 |   15.864 | 
     | REF_SCAN_CLK__L2_I0/A                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKINVX40M | 0.001 |   0.370 |   15.865 | 
     | REF_SCAN_CLK__L2_I0/Y                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.068 |   0.438 |   15.933 | 
     | REF_SCAN_CLK__L3_I1/A                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.002 |   0.440 |   15.935 | 
     | REF_SCAN_CLK__L3_I1/Y                          |  ^   | REF_SCAN_CLK__L3_N1                     | CLKINVX40M | 0.110 |   0.550 |   16.045 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK |  ^   | REF_SCAN_CLK__L3_N1                     | SDFFRQX2M  | 0.002 |   0.551 |   16.046 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q  |  v   | U0_SYS_CTRL/U0_CTRL_RX/current_state[3] | SDFFRQX2M  | 0.539 |   1.090 |   16.585 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/D                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/current_state[3] | NOR4X1M    | 0.000 |   1.090 |   16.585 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.706 |   1.796 |   17.291 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.796 |   17.291 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.282 |   2.078 |   17.574 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   2.078 |   17.574 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.291 |   2.370 |   17.865 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   2.370 |   17.865 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.714 |   3.084 |   18.579 | 
     | U0_RegFile/U334/S0                             |  ^   | FE_OFN23_RF_Address_0_                  | MX4X1M     | 0.019 |   3.103 |   18.598 | 
     | U0_RegFile/U334/Y                              |  v   | U0_RegFile/n329                         | MX4X1M     | 0.578 |   3.681 |   19.177 | 
     | U0_RegFile/U352/C                              |  v   | U0_RegFile/n329                         | MX4X1M     | 0.000 |   3.682 |   19.177 | 
     | U0_RegFile/U352/Y                              |  v   | U0_RegFile/N37                          | MX4X1M     | 0.436 |   4.118 |   19.613 | 
     | U0_RegFile/U351/A0                             |  v   | U0_RegFile/N37                          | AO22X1M    | 0.000 |   4.118 |   19.613 | 
     | U0_RegFile/U351/Y                              |  v   | U0_RegFile/n185                         | AO22X1M    | 0.350 |   4.468 |   19.964 | 
     | U0_RegFile/RdData_reg[6]/D                     |  v   | U0_RegFile/n185                         | SDFFRQX2M  | 0.000 |   4.468 |   19.964 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                             |      |                     |            |       |  Time   |   Time   | 
     |-----------------------------+------+---------------------+------------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK             |            |       |   0.000 |  -15.495 | 
     | REF_CLK__L1_I0/A            |  ^   | REF_CLK             | CLKINVX40M | 0.000 |   0.000 |  -15.495 | 
     | REF_CLK__L1_I0/Y            |  v   | REF_CLK__L1_N0      | CLKINVX40M | 0.038 |   0.038 |  -15.458 | 
     | REF_CLK__L2_I0/A            |  v   | REF_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.039 |  -15.456 | 
     | REF_CLK__L2_I0/Y            |  ^   | REF_CLK__L2_N0      | CLKINVX32M | 0.030 |   0.069 |  -15.426 | 
     | U0_mux2X1/U1/A              |  ^   | REF_CLK__L2_N0      | MX2X4M     | 0.000 |   0.069 |  -15.426 | 
     | U0_mux2X1/U1/Y              |  ^   | REF_SCAN_CLK        | MX2X4M     | 0.162 |   0.231 |  -15.264 | 
     | REF_SCAN_CLK__L1_I0/A       |  ^   | REF_SCAN_CLK        | CLKBUFX32M | 0.000 |   0.231 |  -15.264 | 
     | REF_SCAN_CLK__L1_I0/Y       |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M | 0.138 |   0.369 |  -15.126 | 
     | REF_SCAN_CLK__L2_I0/A       |  ^   | REF_SCAN_CLK__L1_N0 | CLKINVX40M | 0.001 |   0.370 |  -15.125 | 
     | REF_SCAN_CLK__L2_I0/Y       |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.068 |   0.438 |  -15.057 | 
     | REF_SCAN_CLK__L3_I1/A       |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.002 |   0.440 |  -15.056 | 
     | REF_SCAN_CLK__L3_I1/Y       |  ^   | REF_SCAN_CLK__L3_N1 | CLKINVX40M | 0.110 |   0.550 |  -14.946 | 
     | U0_RegFile/RdData_reg[6]/CK |  ^   | REF_SCAN_CLK__L3_N1 | SDFFRQX2M  | 0.004 |   0.554 |  -14.942 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin U0_RegFile/RdData_reg[7]/CK 
Endpoint:   U0_RegFile/RdData_reg[7]/D                    (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q (v) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.554
- Setup                         0.391
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.963
- Arrival Time                  4.465
= Slack Time                   15.498
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.498 | 
     | REF_CLK__L1_I0/A                               |  ^   | REF_CLK                                 | CLKINVX40M | 0.000 |   0.000 |   15.498 | 
     | REF_CLK__L1_I0/Y                               |  v   | REF_CLK__L1_N0                          | CLKINVX40M | 0.038 |   0.038 |   15.535 | 
     | REF_CLK__L2_I0/A                               |  v   | REF_CLK__L1_N0                          | CLKINVX32M | 0.001 |   0.039 |   15.537 | 
     | REF_CLK__L2_I0/Y                               |  ^   | REF_CLK__L2_N0                          | CLKINVX32M | 0.030 |   0.069 |   15.567 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK__L2_N0                          | MX2X4M     | 0.000 |   0.069 |   15.567 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | MX2X4M     | 0.162 |   0.231 |   15.729 | 
     | REF_SCAN_CLK__L1_I0/A                          |  ^   | REF_SCAN_CLK                            | CLKBUFX32M | 0.000 |   0.231 |   15.729 | 
     | REF_SCAN_CLK__L1_I0/Y                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKBUFX32M | 0.138 |   0.369 |   15.867 | 
     | REF_SCAN_CLK__L2_I0/A                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKINVX40M | 0.001 |   0.370 |   15.868 | 
     | REF_SCAN_CLK__L2_I0/Y                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.068 |   0.438 |   15.936 | 
     | REF_SCAN_CLK__L3_I1/A                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.002 |   0.440 |   15.937 | 
     | REF_SCAN_CLK__L3_I1/Y                          |  ^   | REF_SCAN_CLK__L3_N1                     | CLKINVX40M | 0.110 |   0.550 |   16.047 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK |  ^   | REF_SCAN_CLK__L3_N1                     | SDFFRQX2M  | 0.002 |   0.551 |   16.049 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q  |  v   | U0_SYS_CTRL/U0_CTRL_RX/current_state[3] | SDFFRQX2M  | 0.539 |   1.090 |   16.588 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/D                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/current_state[3] | NOR4X1M    | 0.000 |   1.090 |   16.588 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.706 |   1.796 |   17.294 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.796 |   17.294 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.282 |   2.078 |   17.576 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   2.079 |   17.576 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.291 |   2.370 |   17.867 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   2.370 |   17.867 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.714 |   3.084 |   18.581 | 
     | U0_RegFile/U358/S0                             |  ^   | FE_OFN23_RF_Address_0_                  | MX4X1M     | 0.018 |   3.102 |   18.599 | 
     | U0_RegFile/U358/Y                              |  v   | U0_RegFile/n332                         | MX4X1M     | 0.591 |   3.693 |   19.190 | 
     | U0_RegFile/U356/B                              |  v   | U0_RegFile/n332                         | MX4X1M     | 0.000 |   3.693 |   19.191 | 
     | U0_RegFile/U356/Y                              |  v   | U0_RegFile/N36                          | MX4X1M     | 0.418 |   4.111 |   19.609 | 
     | U0_RegFile/U355/A0                             |  v   | U0_RegFile/N36                          | AO22X1M    | 0.000 |   4.111 |   19.609 | 
     | U0_RegFile/U355/Y                              |  v   | U0_RegFile/n186                         | AO22X1M    | 0.354 |   4.465 |   19.963 | 
     | U0_RegFile/RdData_reg[7]/D                     |  v   | U0_RegFile/n186                         | SDFFRQX2M  | 0.000 |   4.465 |   19.963 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                             |      |                     |            |       |  Time   |   Time   | 
     |-----------------------------+------+---------------------+------------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK             |            |       |   0.000 |  -15.498 | 
     | REF_CLK__L1_I0/A            |  ^   | REF_CLK             | CLKINVX40M | 0.000 |   0.000 |  -15.497 | 
     | REF_CLK__L1_I0/Y            |  v   | REF_CLK__L1_N0      | CLKINVX40M | 0.038 |   0.038 |  -15.460 | 
     | REF_CLK__L2_I0/A            |  v   | REF_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.039 |  -15.458 | 
     | REF_CLK__L2_I0/Y            |  ^   | REF_CLK__L2_N0      | CLKINVX32M | 0.030 |   0.069 |  -15.429 | 
     | U0_mux2X1/U1/A              |  ^   | REF_CLK__L2_N0      | MX2X4M     | 0.000 |   0.069 |  -15.428 | 
     | U0_mux2X1/U1/Y              |  ^   | REF_SCAN_CLK        | MX2X4M     | 0.162 |   0.231 |  -15.266 | 
     | REF_SCAN_CLK__L1_I0/A       |  ^   | REF_SCAN_CLK        | CLKBUFX32M | 0.000 |   0.231 |  -15.266 | 
     | REF_SCAN_CLK__L1_I0/Y       |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M | 0.138 |   0.369 |  -15.129 | 
     | REF_SCAN_CLK__L2_I0/A       |  ^   | REF_SCAN_CLK__L1_N0 | CLKINVX40M | 0.001 |   0.370 |  -15.128 | 
     | REF_SCAN_CLK__L2_I0/Y       |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.068 |   0.438 |  -15.060 | 
     | REF_SCAN_CLK__L3_I1/A       |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.002 |   0.440 |  -15.058 | 
     | REF_SCAN_CLK__L3_I1/Y       |  ^   | REF_SCAN_CLK__L3_N1 | CLKINVX40M | 0.110 |   0.550 |  -14.948 | 
     | U0_RegFile/RdData_reg[7]/CK |  ^   | REF_SCAN_CLK__L3_N1 | SDFFRQX2M  | 0.004 |   0.554 |  -14.944 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin U0_RegFile/RdData_reg[0]/CK 
Endpoint:   U0_RegFile/RdData_reg[0]/D                    (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q (v) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.551
- Setup                         0.390
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.961
- Arrival Time                  4.462
= Slack Time                   15.500
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.500 | 
     | REF_CLK__L1_I0/A                               |  ^   | REF_CLK                                 | CLKINVX40M | 0.000 |   0.000 |   15.500 | 
     | REF_CLK__L1_I0/Y                               |  v   | REF_CLK__L1_N0                          | CLKINVX40M | 0.038 |   0.038 |   15.537 | 
     | REF_CLK__L2_I0/A                               |  v   | REF_CLK__L1_N0                          | CLKINVX32M | 0.001 |   0.039 |   15.539 | 
     | REF_CLK__L2_I0/Y                               |  ^   | REF_CLK__L2_N0                          | CLKINVX32M | 0.030 |   0.069 |   15.568 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK__L2_N0                          | MX2X4M     | 0.000 |   0.069 |   15.569 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | MX2X4M     | 0.162 |   0.231 |   15.731 | 
     | REF_SCAN_CLK__L1_I0/A                          |  ^   | REF_SCAN_CLK                            | CLKBUFX32M | 0.000 |   0.231 |   15.731 | 
     | REF_SCAN_CLK__L1_I0/Y                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKBUFX32M | 0.138 |   0.369 |   15.869 | 
     | REF_SCAN_CLK__L2_I0/A                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKINVX40M | 0.001 |   0.370 |   15.870 | 
     | REF_SCAN_CLK__L2_I0/Y                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.068 |   0.438 |   15.937 | 
     | REF_SCAN_CLK__L3_I1/A                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.002 |   0.440 |   15.939 | 
     | REF_SCAN_CLK__L3_I1/Y                          |  ^   | REF_SCAN_CLK__L3_N1                     | CLKINVX40M | 0.110 |   0.550 |   16.049 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK |  ^   | REF_SCAN_CLK__L3_N1                     | SDFFRQX2M  | 0.002 |   0.551 |   16.051 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q  |  v   | U0_SYS_CTRL/U0_CTRL_RX/current_state[3] | SDFFRQX2M  | 0.539 |   1.090 |   16.590 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/D                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/current_state[3] | NOR4X1M    | 0.000 |   1.090 |   16.590 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.706 |   1.796 |   17.296 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.796 |   17.296 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.282 |   2.078 |   17.578 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   2.078 |   17.578 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.291 |   2.370 |   17.869 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   2.370 |   17.869 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.714 |   3.084 |   18.583 | 
     | U0_RegFile/U346/S0                             |  ^   | FE_OFN23_RF_Address_0_                  | MX4X1M     | 0.018 |   3.102 |   18.602 | 
     | U0_RegFile/U346/Y                              |  v   | U0_RegFile/n139                         | MX4X1M     | 0.554 |   3.656 |   19.156 | 
     | U0_RegFile/U344/B                              |  v   | U0_RegFile/n139                         | MX4X1M     | 0.000 |   3.656 |   19.156 | 
     | U0_RegFile/U344/Y                              |  v   | U0_RegFile/N43                          | MX4X1M     | 0.448 |   4.105 |   19.604 | 
     | U0_RegFile/U343/A0                             |  v   | U0_RegFile/N43                          | AO22X1M    | 0.000 |   4.105 |   19.605 | 
     | U0_RegFile/U343/Y                              |  v   | U0_RegFile/n179                         | AO22X1M    | 0.357 |   4.462 |   19.961 | 
     | U0_RegFile/RdData_reg[0]/D                     |  v   | U0_RegFile/n179                         | SDFFRQX2M  | 0.000 |   4.462 |   19.961 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                             |      |                     |            |       |  Time   |   Time   | 
     |-----------------------------+------+---------------------+------------+-------+---------+----------| 
     | REF_CLK                     |  ^   | REF_CLK             |            |       |   0.000 |  -15.500 | 
     | REF_CLK__L1_I0/A            |  ^   | REF_CLK             | CLKINVX40M | 0.000 |   0.000 |  -15.499 | 
     | REF_CLK__L1_I0/Y            |  v   | REF_CLK__L1_N0      | CLKINVX40M | 0.038 |   0.038 |  -15.462 | 
     | REF_CLK__L2_I0/A            |  v   | REF_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.039 |  -15.460 | 
     | REF_CLK__L2_I0/Y            |  ^   | REF_CLK__L2_N0      | CLKINVX32M | 0.030 |   0.069 |  -15.431 | 
     | U0_mux2X1/U1/A              |  ^   | REF_CLK__L2_N0      | MX2X4M     | 0.000 |   0.069 |  -15.430 | 
     | U0_mux2X1/U1/Y              |  ^   | REF_SCAN_CLK        | MX2X4M     | 0.162 |   0.231 |  -15.268 | 
     | REF_SCAN_CLK__L1_I0/A       |  ^   | REF_SCAN_CLK        | CLKBUFX32M | 0.000 |   0.231 |  -15.268 | 
     | REF_SCAN_CLK__L1_I0/Y       |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M | 0.138 |   0.369 |  -15.131 | 
     | REF_SCAN_CLK__L2_I0/A       |  ^   | REF_SCAN_CLK__L1_N0 | CLKINVX40M | 0.001 |   0.370 |  -15.129 | 
     | REF_SCAN_CLK__L2_I0/Y       |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.068 |   0.438 |  -15.062 | 
     | REF_SCAN_CLK__L3_I1/A       |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.002 |   0.440 |  -15.060 | 
     | REF_SCAN_CLK__L3_I1/Y       |  ^   | REF_SCAN_CLK__L3_N1 | CLKINVX40M | 0.110 |   0.550 |  -14.950 | 
     | U0_RegFile/RdData_reg[0]/CK |  ^   | REF_SCAN_CLK__L3_N1 | SDFFRQX2M  | 0.002 |   0.551 |  -14.948 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin U0_RegFile/regArr_reg[5][7]/CK 
Endpoint:   U0_RegFile/regArr_reg[5][7]/D                 (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q (v) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.551
- Setup                         0.403
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.948
- Arrival Time                  4.048
= Slack Time                   15.901
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.901 | 
     | REF_CLK__L1_I0/A                               |  ^   | REF_CLK                                 | CLKINVX40M | 0.000 |   0.000 |   15.901 | 
     | REF_CLK__L1_I0/Y                               |  v   | REF_CLK__L1_N0                          | CLKINVX40M | 0.038 |   0.038 |   15.938 | 
     | REF_CLK__L2_I0/A                               |  v   | REF_CLK__L1_N0                          | CLKINVX32M | 0.001 |   0.039 |   15.940 | 
     | REF_CLK__L2_I0/Y                               |  ^   | REF_CLK__L2_N0                          | CLKINVX32M | 0.030 |   0.069 |   15.970 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK__L2_N0                          | MX2X4M     | 0.000 |   0.069 |   15.970 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | MX2X4M     | 0.162 |   0.231 |   16.132 | 
     | REF_SCAN_CLK__L1_I0/A                          |  ^   | REF_SCAN_CLK                            | CLKBUFX32M | 0.000 |   0.231 |   16.132 | 
     | REF_SCAN_CLK__L1_I0/Y                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKBUFX32M | 0.138 |   0.369 |   16.270 | 
     | REF_SCAN_CLK__L2_I0/A                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKINVX40M | 0.001 |   0.370 |   16.271 | 
     | REF_SCAN_CLK__L2_I0/Y                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.068 |   0.438 |   16.339 | 
     | REF_SCAN_CLK__L3_I1/A                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.002 |   0.440 |   16.340 | 
     | REF_SCAN_CLK__L3_I1/Y                          |  ^   | REF_SCAN_CLK__L3_N1                     | CLKINVX40M | 0.110 |   0.550 |   16.450 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK |  ^   | REF_SCAN_CLK__L3_N1                     | SDFFRQX2M  | 0.002 |   0.551 |   16.452 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q  |  v   | U0_SYS_CTRL/U0_CTRL_RX/current_state[3] | SDFFRQX2M  | 0.539 |   1.090 |   16.991 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/D                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/current_state[3] | NOR4X1M    | 0.000 |   1.090 |   16.991 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.706 |   1.796 |   17.697 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.796 |   17.697 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.282 |   2.078 |   17.979 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   2.079 |   17.979 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.291 |   2.370 |   18.270 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   2.370 |   18.270 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.714 |   3.084 |   18.984 | 
     | U0_RegFile/U166/B                              |  ^   | FE_OFN23_RF_Address_0_                  | AND2X2M    | 0.016 |   3.099 |   19.000 | 
     | U0_RegFile/U166/Y                              |  ^   | U0_RegFile/n165                         | AND2X2M    | 0.303 |   3.402 |   19.303 | 
     | U0_RegFile/U147/A                              |  ^   | U0_RegFile/n165                         | NAND2X2M   | 0.000 |   3.402 |   19.303 | 
     | U0_RegFile/U147/Y                              |  v   | U0_RegFile/n170                         | NAND2X2M   | 0.298 |   3.700 |   19.601 | 
     | U0_RegFile/U283/A1N                            |  v   | U0_RegFile/n170                         | OAI2BB2X1M | 0.000 |   3.701 |   19.601 | 
     | U0_RegFile/U283/Y                              |  v   | U0_RegFile/n235                         | OAI2BB2X1M | 0.347 |   4.048 |   19.948 | 
     | U0_RegFile/regArr_reg[5][7]/D                  |  v   | U0_RegFile/n235                         | SDFFRQX2M  | 0.000 |   4.048 |   19.948 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                |      |                     |            |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK             |            |       |   0.000 |  -15.901 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK             | CLKINVX40M | 0.000 |   0.000 |  -15.900 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0      | CLKINVX40M | 0.038 |   0.038 |  -15.863 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.039 |  -15.861 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0      | CLKINVX32M | 0.030 |   0.069 |  -15.832 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0      | MX2X4M     | 0.000 |   0.069 |  -15.831 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK        | MX2X4M     | 0.162 |   0.231 |  -15.669 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK        | CLKBUFX32M | 0.000 |   0.231 |  -15.669 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M | 0.138 |   0.369 |  -15.532 | 
     | REF_SCAN_CLK__L2_I0/A          |  ^   | REF_SCAN_CLK__L1_N0 | CLKINVX40M | 0.001 |   0.370 |  -15.531 | 
     | REF_SCAN_CLK__L2_I0/Y          |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.068 |   0.438 |  -15.463 | 
     | REF_SCAN_CLK__L3_I0/A          |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.003 |   0.441 |  -15.460 | 
     | REF_SCAN_CLK__L3_I0/Y          |  ^   | REF_SCAN_CLK__L3_N0 | CLKINVX40M | 0.109 |   0.550 |  -15.351 | 
     | U0_RegFile/regArr_reg[5][7]/CK |  ^   | REF_SCAN_CLK__L3_N0 | SDFFRQX2M  | 0.002 |   0.551 |  -15.349 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin U0_RegFile/regArr_reg[5][6]/CK 
Endpoint:   U0_RegFile/regArr_reg[5][6]/D                 (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q (v) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.555
- Setup                         0.404
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.951
- Arrival Time                  4.047
= Slack Time                   15.904
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.904 | 
     | REF_CLK__L1_I0/A                               |  ^   | REF_CLK                                 | CLKINVX40M | 0.000 |   0.000 |   15.904 | 
     | REF_CLK__L1_I0/Y                               |  v   | REF_CLK__L1_N0                          | CLKINVX40M | 0.038 |   0.038 |   15.942 | 
     | REF_CLK__L2_I0/A                               |  v   | REF_CLK__L1_N0                          | CLKINVX32M | 0.001 |   0.039 |   15.943 | 
     | REF_CLK__L2_I0/Y                               |  ^   | REF_CLK__L2_N0                          | CLKINVX32M | 0.030 |   0.069 |   15.973 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK__L2_N0                          | MX2X4M     | 0.000 |   0.069 |   15.973 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | MX2X4M     | 0.162 |   0.231 |   16.135 | 
     | REF_SCAN_CLK__L1_I0/A                          |  ^   | REF_SCAN_CLK                            | CLKBUFX32M | 0.000 |   0.231 |   16.135 | 
     | REF_SCAN_CLK__L1_I0/Y                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKBUFX32M | 0.138 |   0.369 |   16.273 | 
     | REF_SCAN_CLK__L2_I0/A                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKINVX40M | 0.001 |   0.370 |   16.274 | 
     | REF_SCAN_CLK__L2_I0/Y                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.068 |   0.438 |   16.342 | 
     | REF_SCAN_CLK__L3_I1/A                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.002 |   0.440 |   16.344 | 
     | REF_SCAN_CLK__L3_I1/Y                          |  ^   | REF_SCAN_CLK__L3_N1                     | CLKINVX40M | 0.110 |   0.550 |   16.453 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK |  ^   | REF_SCAN_CLK__L3_N1                     | SDFFRQX2M  | 0.002 |   0.551 |   16.455 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q  |  v   | U0_SYS_CTRL/U0_CTRL_RX/current_state[3] | SDFFRQX2M  | 0.539 |   1.090 |   16.994 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/D                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/current_state[3] | NOR4X1M    | 0.000 |   1.090 |   16.994 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.706 |   1.796 |   17.700 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.796 |   17.700 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.282 |   2.078 |   17.982 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   2.079 |   17.982 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.291 |   2.370 |   18.274 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   2.370 |   18.274 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.714 |   3.084 |   18.988 | 
     | U0_RegFile/U166/B                              |  ^   | FE_OFN23_RF_Address_0_                  | AND2X2M    | 0.016 |   3.099 |   19.003 | 
     | U0_RegFile/U166/Y                              |  ^   | U0_RegFile/n165                         | AND2X2M    | 0.303 |   3.402 |   19.306 | 
     | U0_RegFile/U147/A                              |  ^   | U0_RegFile/n165                         | NAND2X2M   | 0.000 |   3.402 |   19.306 | 
     | U0_RegFile/U147/Y                              |  v   | U0_RegFile/n170                         | NAND2X2M   | 0.298 |   3.700 |   19.604 | 
     | U0_RegFile/U282/A1N                            |  v   | U0_RegFile/n170                         | OAI2BB2X1M | 0.000 |   3.701 |   19.604 | 
     | U0_RegFile/U282/Y                              |  v   | U0_RegFile/n234                         | OAI2BB2X1M | 0.346 |   4.047 |   19.951 | 
     | U0_RegFile/regArr_reg[5][6]/D                  |  v   | U0_RegFile/n234                         | SDFFRQX2M  | 0.000 |   4.047 |   19.951 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                |      |                     |            |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK             |            |       |   0.000 |  -15.904 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK             | CLKINVX40M | 0.000 |   0.000 |  -15.904 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0      | CLKINVX40M | 0.038 |   0.038 |  -15.866 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.039 |  -15.865 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0      | CLKINVX32M | 0.030 |   0.069 |  -15.835 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0      | MX2X4M     | 0.000 |   0.069 |  -15.835 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK        | MX2X4M     | 0.162 |   0.231 |  -15.673 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK        | CLKBUFX32M | 0.000 |   0.231 |  -15.672 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M | 0.138 |   0.369 |  -15.535 | 
     | REF_SCAN_CLK__L2_I0/A          |  ^   | REF_SCAN_CLK__L1_N0 | CLKINVX40M | 0.001 |   0.370 |  -15.534 | 
     | REF_SCAN_CLK__L2_I0/Y          |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.068 |   0.438 |  -15.466 | 
     | REF_SCAN_CLK__L3_I0/A          |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.003 |   0.441 |  -15.463 | 
     | REF_SCAN_CLK__L3_I0/Y          |  ^   | REF_SCAN_CLK__L3_N0 | CLKINVX40M | 0.109 |   0.550 |  -15.354 | 
     | U0_RegFile/regArr_reg[5][6]/CK |  ^   | REF_SCAN_CLK__L3_N0 | SDFFRQX2M  | 0.005 |   0.555 |  -15.349 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin U0_RegFile/regArr_reg[1][2]/CK 
Endpoint:   U0_RegFile/regArr_reg[1][2]/D                 (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q (v) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.553
- Setup                         0.403
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.950
- Arrival Time                  4.041
= Slack Time                   15.909
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.909 | 
     | REF_CLK__L1_I0/A                               |  ^   | REF_CLK                                 | CLKINVX40M | 0.000 |   0.000 |   15.909 | 
     | REF_CLK__L1_I0/Y                               |  v   | REF_CLK__L1_N0                          | CLKINVX40M | 0.038 |   0.038 |   15.946 | 
     | REF_CLK__L2_I0/A                               |  v   | REF_CLK__L1_N0                          | CLKINVX32M | 0.001 |   0.039 |   15.948 | 
     | REF_CLK__L2_I0/Y                               |  ^   | REF_CLK__L2_N0                          | CLKINVX32M | 0.030 |   0.069 |   15.977 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK__L2_N0                          | MX2X4M     | 0.000 |   0.069 |   15.978 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | MX2X4M     | 0.162 |   0.231 |   16.140 | 
     | REF_SCAN_CLK__L1_I0/A                          |  ^   | REF_SCAN_CLK                            | CLKBUFX32M | 0.000 |   0.231 |   16.140 | 
     | REF_SCAN_CLK__L1_I0/Y                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKBUFX32M | 0.138 |   0.369 |   16.278 | 
     | REF_SCAN_CLK__L2_I0/A                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKINVX40M | 0.001 |   0.370 |   16.279 | 
     | REF_SCAN_CLK__L2_I0/Y                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.068 |   0.438 |   16.346 | 
     | REF_SCAN_CLK__L3_I1/A                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.002 |   0.440 |   16.348 | 
     | REF_SCAN_CLK__L3_I1/Y                          |  ^   | REF_SCAN_CLK__L3_N1                     | CLKINVX40M | 0.110 |   0.550 |   16.458 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK |  ^   | REF_SCAN_CLK__L3_N1                     | SDFFRQX2M  | 0.002 |   0.551 |   16.460 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q  |  v   | U0_SYS_CTRL/U0_CTRL_RX/current_state[3] | SDFFRQX2M  | 0.539 |   1.090 |   16.999 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/D                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/current_state[3] | NOR4X1M    | 0.000 |   1.090 |   16.999 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.706 |   1.796 |   17.705 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.796 |   17.705 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.282 |   2.078 |   17.987 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   2.079 |   17.987 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.291 |   2.370 |   18.278 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   2.370 |   18.278 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.714 |   3.084 |   18.992 | 
     | U0_RegFile/U166/B                              |  ^   | FE_OFN23_RF_Address_0_                  | AND2X2M    | 0.016 |   3.099 |   19.008 | 
     | U0_RegFile/U166/Y                              |  ^   | U0_RegFile/n165                         | AND2X2M    | 0.303 |   3.402 |   19.311 | 
     | U0_RegFile/U161/A                              |  ^   | U0_RegFile/n165                         | NAND2X2M   | 0.000 |   3.402 |   19.311 | 
     | U0_RegFile/U161/Y                              |  v   | U0_RegFile/n164                         | NAND2X2M   | 0.293 |   3.696 |   19.604 | 
     | U0_RegFile/U302/A1N                            |  v   | U0_RegFile/n164                         | OAI2BB2X1M | 0.001 |   3.696 |   19.605 | 
     | U0_RegFile/U302/Y                              |  v   | U0_RegFile/n198                         | OAI2BB2X1M | 0.345 |   4.041 |   19.950 | 
     | U0_RegFile/regArr_reg[1][2]/D                  |  v   | U0_RegFile/n198                         | SDFFRQX2M  | 0.000 |   4.041 |   19.950 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                |      |                     |            |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK             |            |       |   0.000 |  -15.909 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK             | CLKINVX40M | 0.000 |   0.000 |  -15.908 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0      | CLKINVX40M | 0.038 |   0.038 |  -15.871 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.039 |  -15.869 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0      | CLKINVX32M | 0.030 |   0.069 |  -15.840 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0      | MX2X4M     | 0.000 |   0.069 |  -15.839 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK        | MX2X4M     | 0.162 |   0.231 |  -15.677 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK        | CLKBUFX32M | 0.000 |   0.231 |  -15.677 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M | 0.138 |   0.369 |  -15.540 | 
     | REF_SCAN_CLK__L2_I0/A          |  ^   | REF_SCAN_CLK__L1_N0 | CLKINVX40M | 0.001 |   0.370 |  -15.538 | 
     | REF_SCAN_CLK__L2_I0/Y          |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.068 |   0.438 |  -15.471 | 
     | REF_SCAN_CLK__L3_I0/A          |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.003 |   0.441 |  -15.468 | 
     | REF_SCAN_CLK__L3_I0/Y          |  ^   | REF_SCAN_CLK__L3_N0 | CLKINVX40M | 0.109 |   0.550 |  -15.359 | 
     | U0_RegFile/regArr_reg[1][2]/CK |  ^   | REF_SCAN_CLK__L3_N0 | SDFFRQX2M  | 0.003 |   0.552 |  -15.356 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin U0_RegFile/regArr_reg[5][0]/CK 
Endpoint:   U0_RegFile/regArr_reg[5][0]/D                 (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q (v) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.552
- Setup                         0.399
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.952
- Arrival Time                  4.038
= Slack Time                   15.915
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.915 | 
     | REF_CLK__L1_I0/A                               |  ^   | REF_CLK                                 | CLKINVX40M | 0.000 |   0.000 |   15.915 | 
     | REF_CLK__L1_I0/Y                               |  v   | REF_CLK__L1_N0                          | CLKINVX40M | 0.038 |   0.038 |   15.952 | 
     | REF_CLK__L2_I0/A                               |  v   | REF_CLK__L1_N0                          | CLKINVX32M | 0.001 |   0.039 |   15.954 | 
     | REF_CLK__L2_I0/Y                               |  ^   | REF_CLK__L2_N0                          | CLKINVX32M | 0.030 |   0.069 |   15.984 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK__L2_N0                          | MX2X4M     | 0.000 |   0.069 |   15.984 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | MX2X4M     | 0.162 |   0.231 |   16.146 | 
     | REF_SCAN_CLK__L1_I0/A                          |  ^   | REF_SCAN_CLK                            | CLKBUFX32M | 0.000 |   0.231 |   16.146 | 
     | REF_SCAN_CLK__L1_I0/Y                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKBUFX32M | 0.138 |   0.369 |   16.284 | 
     | REF_SCAN_CLK__L2_I0/A                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKINVX40M | 0.001 |   0.370 |   16.285 | 
     | REF_SCAN_CLK__L2_I0/Y                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.068 |   0.438 |   16.353 | 
     | REF_SCAN_CLK__L3_I1/A                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.002 |   0.440 |   16.354 | 
     | REF_SCAN_CLK__L3_I1/Y                          |  ^   | REF_SCAN_CLK__L3_N1                     | CLKINVX40M | 0.110 |   0.550 |   16.464 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK |  ^   | REF_SCAN_CLK__L3_N1                     | SDFFRQX2M  | 0.002 |   0.551 |   16.466 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q  |  v   | U0_SYS_CTRL/U0_CTRL_RX/current_state[3] | SDFFRQX2M  | 0.539 |   1.090 |   17.005 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/D                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/current_state[3] | NOR4X1M    | 0.000 |   1.090 |   17.005 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.706 |   1.796 |   17.711 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.796 |   17.711 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.282 |   2.078 |   17.993 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   2.079 |   17.993 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.291 |   2.370 |   18.284 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   2.370 |   18.284 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.714 |   3.084 |   18.998 | 
     | U0_RegFile/U166/B                              |  ^   | FE_OFN23_RF_Address_0_                  | AND2X2M    | 0.016 |   3.099 |   19.014 | 
     | U0_RegFile/U166/Y                              |  ^   | U0_RegFile/n165                         | AND2X2M    | 0.303 |   3.402 |   19.317 | 
     | U0_RegFile/U147/A                              |  ^   | U0_RegFile/n165                         | NAND2X2M   | 0.000 |   3.402 |   19.317 | 
     | U0_RegFile/U147/Y                              |  v   | U0_RegFile/n170                         | NAND2X2M   | 0.298 |   3.700 |   19.615 | 
     | U0_RegFile/U276/A1N                            |  v   | U0_RegFile/n170                         | OAI2BB2X1M | 0.000 |   3.700 |   19.615 | 
     | U0_RegFile/U276/Y                              |  v   | U0_RegFile/n228                         | OAI2BB2X1M | 0.337 |   4.038 |   19.952 | 
     | U0_RegFile/regArr_reg[5][0]/D                  |  v   | U0_RegFile/n228                         | SDFFRQX2M  | 0.000 |   4.038 |   19.952 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                |      |                     |            |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK             |            |       |   0.000 |  -15.915 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK             | CLKINVX40M | 0.000 |   0.000 |  -15.914 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0      | CLKINVX40M | 0.038 |   0.038 |  -15.877 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.039 |  -15.875 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0      | CLKINVX32M | 0.030 |   0.069 |  -15.846 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0      | MX2X4M     | 0.000 |   0.069 |  -15.845 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK        | MX2X4M     | 0.162 |   0.231 |  -15.683 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK        | CLKBUFX32M | 0.000 |   0.231 |  -15.683 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M | 0.138 |   0.369 |  -15.546 | 
     | REF_SCAN_CLK__L2_I0/A          |  ^   | REF_SCAN_CLK__L1_N0 | CLKINVX40M | 0.001 |   0.370 |  -15.544 | 
     | REF_SCAN_CLK__L2_I0/Y          |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.068 |   0.438 |  -15.477 | 
     | REF_SCAN_CLK__L3_I0/A          |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.003 |   0.441 |  -15.474 | 
     | REF_SCAN_CLK__L3_I0/Y          |  ^   | REF_SCAN_CLK__L3_N0 | CLKINVX40M | 0.109 |   0.550 |  -15.365 | 
     | U0_RegFile/regArr_reg[5][0]/CK |  ^   | REF_SCAN_CLK__L3_N0 | SDFFRQX2M  | 0.002 |   0.552 |  -15.363 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin U0_RegFile/regArr_reg[1][5]/CK 
Endpoint:   U0_RegFile/regArr_reg[1][5]/D                 (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q (v) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.555
- Setup                         0.403
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.952
- Arrival Time                  4.037
= Slack Time                   15.915
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.915 | 
     | REF_CLK__L1_I0/A                               |  ^   | REF_CLK                                 | CLKINVX40M | 0.000 |   0.000 |   15.915 | 
     | REF_CLK__L1_I0/Y                               |  v   | REF_CLK__L1_N0                          | CLKINVX40M | 0.038 |   0.038 |   15.953 | 
     | REF_CLK__L2_I0/A                               |  v   | REF_CLK__L1_N0                          | CLKINVX32M | 0.001 |   0.039 |   15.954 | 
     | REF_CLK__L2_I0/Y                               |  ^   | REF_CLK__L2_N0                          | CLKINVX32M | 0.030 |   0.069 |   15.984 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK__L2_N0                          | MX2X4M     | 0.000 |   0.069 |   15.985 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | MX2X4M     | 0.162 |   0.231 |   16.147 | 
     | REF_SCAN_CLK__L1_I0/A                          |  ^   | REF_SCAN_CLK                            | CLKBUFX32M | 0.000 |   0.231 |   16.147 | 
     | REF_SCAN_CLK__L1_I0/Y                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKBUFX32M | 0.138 |   0.369 |   16.284 | 
     | REF_SCAN_CLK__L2_I0/A                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKINVX40M | 0.001 |   0.370 |   16.285 | 
     | REF_SCAN_CLK__L2_I0/Y                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.068 |   0.438 |   16.353 | 
     | REF_SCAN_CLK__L3_I1/A                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.002 |   0.440 |   16.355 | 
     | REF_SCAN_CLK__L3_I1/Y                          |  ^   | REF_SCAN_CLK__L3_N1                     | CLKINVX40M | 0.110 |   0.550 |   16.465 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK |  ^   | REF_SCAN_CLK__L3_N1                     | SDFFRQX2M  | 0.002 |   0.551 |   16.466 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q  |  v   | U0_SYS_CTRL/U0_CTRL_RX/current_state[3] | SDFFRQX2M  | 0.539 |   1.090 |   17.005 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/D                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/current_state[3] | NOR4X1M    | 0.000 |   1.090 |   17.005 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.706 |   1.796 |   17.711 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.796 |   17.711 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.282 |   2.078 |   17.994 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   2.078 |   17.994 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.291 |   2.370 |   18.285 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   2.370 |   18.285 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.714 |   3.084 |   18.999 | 
     | U0_RegFile/U166/B                              |  ^   | FE_OFN23_RF_Address_0_                  | AND2X2M    | 0.016 |   3.099 |   19.014 | 
     | U0_RegFile/U166/Y                              |  ^   | U0_RegFile/n165                         | AND2X2M    | 0.303 |   3.402 |   19.317 | 
     | U0_RegFile/U161/A                              |  ^   | U0_RegFile/n165                         | NAND2X2M   | 0.000 |   3.402 |   19.318 | 
     | U0_RegFile/U161/Y                              |  v   | U0_RegFile/n164                         | NAND2X2M   | 0.293 |   3.696 |   19.611 | 
     | U0_RegFile/U305/A1N                            |  v   | U0_RegFile/n164                         | OAI2BB2X1M | 0.001 |   3.697 |   19.612 | 
     | U0_RegFile/U305/Y                              |  v   | U0_RegFile/n201                         | OAI2BB2X1M | 0.340 |   4.037 |   19.952 | 
     | U0_RegFile/regArr_reg[1][5]/D                  |  v   | U0_RegFile/n201                         | SDFFRQX2M  | 0.000 |   4.037 |   19.952 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                |      |                     |            |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK             |            |       |   0.000 |  -15.915 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK             | CLKINVX40M | 0.000 |   0.000 |  -15.915 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0      | CLKINVX40M | 0.038 |   0.038 |  -15.877 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.039 |  -15.876 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0      | CLKINVX32M | 0.030 |   0.069 |  -15.846 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0      | MX2X4M     | 0.000 |   0.069 |  -15.846 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK        | MX2X4M     | 0.162 |   0.231 |  -15.684 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK        | CLKBUFX32M | 0.000 |   0.231 |  -15.684 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M | 0.138 |   0.369 |  -15.546 | 
     | REF_SCAN_CLK__L2_I0/A          |  ^   | REF_SCAN_CLK__L1_N0 | CLKINVX40M | 0.001 |   0.370 |  -15.545 | 
     | REF_SCAN_CLK__L2_I0/Y          |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.068 |   0.438 |  -15.477 | 
     | REF_SCAN_CLK__L3_I1/A          |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.002 |   0.440 |  -15.475 | 
     | REF_SCAN_CLK__L3_I1/Y          |  ^   | REF_SCAN_CLK__L3_N1 | CLKINVX40M | 0.110 |   0.550 |  -15.366 | 
     | U0_RegFile/regArr_reg[1][5]/CK |  ^   | REF_SCAN_CLK__L3_N1 | SDFFRQX2M  | 0.005 |   0.555 |  -15.361 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin U0_RegFile/regArr_reg[9][7]/CK 
Endpoint:   U0_RegFile/regArr_reg[9][7]/D                 (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q (v) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.553
- Setup                         0.400
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.953
- Arrival Time                  4.037
= Slack Time                   15.916
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.916 | 
     | REF_CLK__L1_I0/A                               |  ^   | REF_CLK                                 | CLKINVX40M | 0.000 |   0.000 |   15.916 | 
     | REF_CLK__L1_I0/Y                               |  v   | REF_CLK__L1_N0                          | CLKINVX40M | 0.038 |   0.038 |   15.954 | 
     | REF_CLK__L2_I0/A                               |  v   | REF_CLK__L1_N0                          | CLKINVX32M | 0.001 |   0.039 |   15.955 | 
     | REF_CLK__L2_I0/Y                               |  ^   | REF_CLK__L2_N0                          | CLKINVX32M | 0.030 |   0.069 |   15.985 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK__L2_N0                          | MX2X4M     | 0.000 |   0.069 |   15.985 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | MX2X4M     | 0.162 |   0.231 |   16.147 | 
     | REF_SCAN_CLK__L1_I0/A                          |  ^   | REF_SCAN_CLK                            | CLKBUFX32M | 0.000 |   0.231 |   16.147 | 
     | REF_SCAN_CLK__L1_I0/Y                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKBUFX32M | 0.138 |   0.369 |   16.285 | 
     | REF_SCAN_CLK__L2_I0/A                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKINVX40M | 0.001 |   0.370 |   16.286 | 
     | REF_SCAN_CLK__L2_I0/Y                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.068 |   0.438 |   16.354 | 
     | REF_SCAN_CLK__L3_I1/A                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.002 |   0.440 |   16.356 | 
     | REF_SCAN_CLK__L3_I1/Y                          |  ^   | REF_SCAN_CLK__L3_N1                     | CLKINVX40M | 0.110 |   0.550 |   16.466 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK |  ^   | REF_SCAN_CLK__L3_N1                     | SDFFRQX2M  | 0.002 |   0.551 |   16.467 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q  |  v   | U0_SYS_CTRL/U0_CTRL_RX/current_state[3] | SDFFRQX2M  | 0.539 |   1.090 |   17.006 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/D                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/current_state[3] | NOR4X1M    | 0.000 |   1.090 |   17.006 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.706 |   1.796 |   17.712 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.796 |   17.712 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.282 |   2.078 |   17.994 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   2.079 |   17.995 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.291 |   2.370 |   18.286 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   2.370 |   18.286 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.714 |   3.084 |   19.000 | 
     | U0_RegFile/U165/B                              |  ^   | FE_OFN23_RF_Address_0_                  | AND2X2M    | 0.015 |   3.099 |   19.015 | 
     | U0_RegFile/U165/Y                              |  ^   | U0_RegFile/n153                         | AND2X2M    | 0.296 |   3.395 |   19.311 | 
     | U0_RegFile/U156/B                              |  ^   | U0_RegFile/n153                         | NAND2X2M   | 0.000 |   3.395 |   19.311 | 
     | U0_RegFile/U156/Y                              |  v   | U0_RegFile/n175                         | NAND2X2M   | 0.301 |   3.696 |   19.612 | 
     | U0_RegFile/U238/A1N                            |  v   | U0_RegFile/n175                         | OAI2BB2X1M | 0.001 |   3.697 |   19.613 | 
     | U0_RegFile/U238/Y                              |  v   | U0_RegFile/n267                         | OAI2BB2X1M | 0.340 |   4.037 |   19.953 | 
     | U0_RegFile/regArr_reg[9][7]/D                  |  v   | U0_RegFile/n267                         | SDFFRQX2M  | 0.000 |   4.037 |   19.953 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                |      |                     |            |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK             |            |       |   0.000 |  -15.916 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK             | CLKINVX40M | 0.000 |   0.000 |  -15.916 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0      | CLKINVX40M | 0.038 |   0.038 |  -15.878 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.039 |  -15.877 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0      | CLKINVX32M | 0.030 |   0.069 |  -15.847 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0      | MX2X4M     | 0.000 |   0.069 |  -15.847 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK        | MX2X4M     | 0.162 |   0.231 |  -15.685 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK        | CLKBUFX32M | 0.000 |   0.231 |  -15.685 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M | 0.138 |   0.369 |  -15.547 | 
     | REF_SCAN_CLK__L2_I0/A          |  ^   | REF_SCAN_CLK__L1_N0 | CLKINVX40M | 0.001 |   0.370 |  -15.546 | 
     | REF_SCAN_CLK__L2_I0/Y          |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.068 |   0.438 |  -15.478 | 
     | REF_SCAN_CLK__L3_I0/A          |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.003 |   0.441 |  -15.475 | 
     | REF_SCAN_CLK__L3_I0/Y          |  ^   | REF_SCAN_CLK__L3_N0 | CLKINVX40M | 0.109 |   0.550 |  -15.366 | 
     | U0_RegFile/regArr_reg[9][7]/CK |  ^   | REF_SCAN_CLK__L3_N0 | SDFFRQX2M  | 0.003 |   0.553 |  -15.363 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin U0_RegFile/regArr_reg[9][3]/CK 
Endpoint:   U0_RegFile/regArr_reg[9][3]/D                 (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q (v) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.555
- Setup                         0.401
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.954
- Arrival Time                  4.038
= Slack Time                   15.916
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.916 | 
     | REF_CLK__L1_I0/A                               |  ^   | REF_CLK                                 | CLKINVX40M | 0.000 |   0.000 |   15.916 | 
     | REF_CLK__L1_I0/Y                               |  v   | REF_CLK__L1_N0                          | CLKINVX40M | 0.038 |   0.038 |   15.954 | 
     | REF_CLK__L2_I0/A                               |  v   | REF_CLK__L1_N0                          | CLKINVX32M | 0.001 |   0.039 |   15.955 | 
     | REF_CLK__L2_I0/Y                               |  ^   | REF_CLK__L2_N0                          | CLKINVX32M | 0.030 |   0.069 |   15.985 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK__L2_N0                          | MX2X4M     | 0.000 |   0.069 |   15.986 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | MX2X4M     | 0.162 |   0.231 |   16.148 | 
     | REF_SCAN_CLK__L1_I0/A                          |  ^   | REF_SCAN_CLK                            | CLKBUFX32M | 0.000 |   0.231 |   16.148 | 
     | REF_SCAN_CLK__L1_I0/Y                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKBUFX32M | 0.138 |   0.369 |   16.285 | 
     | REF_SCAN_CLK__L2_I0/A                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKINVX40M | 0.001 |   0.370 |   16.286 | 
     | REF_SCAN_CLK__L2_I0/Y                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.068 |   0.438 |   16.354 | 
     | REF_SCAN_CLK__L3_I1/A                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.002 |   0.440 |   16.356 | 
     | REF_SCAN_CLK__L3_I1/Y                          |  ^   | REF_SCAN_CLK__L3_N1                     | CLKINVX40M | 0.110 |   0.550 |   16.466 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK |  ^   | REF_SCAN_CLK__L3_N1                     | SDFFRQX2M  | 0.002 |   0.551 |   16.467 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q  |  v   | U0_SYS_CTRL/U0_CTRL_RX/current_state[3] | SDFFRQX2M  | 0.539 |   1.090 |   17.006 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/D                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/current_state[3] | NOR4X1M    | 0.000 |   1.090 |   17.006 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.706 |   1.796 |   17.712 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.796 |   17.712 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.282 |   2.078 |   17.995 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   2.079 |   17.995 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.291 |   2.370 |   18.286 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   2.370 |   18.286 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.714 |   3.084 |   19.000 | 
     | U0_RegFile/U165/B                              |  ^   | FE_OFN23_RF_Address_0_                  | AND2X2M    | 0.015 |   3.099 |   19.015 | 
     | U0_RegFile/U165/Y                              |  ^   | U0_RegFile/n153                         | AND2X2M    | 0.296 |   3.395 |   19.311 | 
     | U0_RegFile/U156/B                              |  ^   | U0_RegFile/n153                         | NAND2X2M   | 0.000 |   3.395 |   19.311 | 
     | U0_RegFile/U156/Y                              |  v   | U0_RegFile/n175                         | NAND2X2M   | 0.301 |   3.696 |   19.612 | 
     | U0_RegFile/U234/A1N                            |  v   | U0_RegFile/n175                         | OAI2BB2X1M | 0.001 |   3.697 |   19.614 | 
     | U0_RegFile/U234/Y                              |  v   | U0_RegFile/n263                         | OAI2BB2X1M | 0.340 |   4.038 |   19.954 | 
     | U0_RegFile/regArr_reg[9][3]/D                  |  v   | U0_RegFile/n263                         | SDFFRQX2M  | 0.000 |   4.038 |   19.954 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                |      |                     |            |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK             |            |       |   0.000 |  -15.916 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK             | CLKINVX40M | 0.000 |   0.000 |  -15.916 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0      | CLKINVX40M | 0.038 |   0.038 |  -15.878 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.039 |  -15.877 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0      | CLKINVX32M | 0.030 |   0.069 |  -15.847 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0      | MX2X4M     | 0.000 |   0.069 |  -15.847 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK        | MX2X4M     | 0.162 |   0.231 |  -15.685 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK        | CLKBUFX32M | 0.000 |   0.231 |  -15.685 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M | 0.138 |   0.369 |  -15.547 | 
     | REF_SCAN_CLK__L2_I0/A          |  ^   | REF_SCAN_CLK__L1_N0 | CLKINVX40M | 0.001 |   0.370 |  -15.546 | 
     | REF_SCAN_CLK__L2_I0/Y          |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.068 |   0.438 |  -15.478 | 
     | REF_SCAN_CLK__L3_I0/A          |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.003 |   0.441 |  -15.476 | 
     | REF_SCAN_CLK__L3_I0/Y          |  ^   | REF_SCAN_CLK__L3_N0 | CLKINVX40M | 0.109 |   0.550 |  -15.366 | 
     | U0_RegFile/regArr_reg[9][3]/CK |  ^   | REF_SCAN_CLK__L3_N0 | SDFFRQX2M  | 0.005 |   0.555 |  -15.362 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin U0_RegFile/regArr_reg[9][0]/CK 
Endpoint:   U0_RegFile/regArr_reg[9][0]/D                 (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q (v) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.554
- Setup                         0.399
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.954
- Arrival Time                  4.038
= Slack Time                   15.917
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.917 | 
     | REF_CLK__L1_I0/A                               |  ^   | REF_CLK                                 | CLKINVX40M | 0.000 |   0.000 |   15.917 | 
     | REF_CLK__L1_I0/Y                               |  v   | REF_CLK__L1_N0                          | CLKINVX40M | 0.038 |   0.038 |   15.954 | 
     | REF_CLK__L2_I0/A                               |  v   | REF_CLK__L1_N0                          | CLKINVX32M | 0.001 |   0.039 |   15.956 | 
     | REF_CLK__L2_I0/Y                               |  ^   | REF_CLK__L2_N0                          | CLKINVX32M | 0.030 |   0.069 |   15.986 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK__L2_N0                          | MX2X4M     | 0.000 |   0.069 |   15.986 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | MX2X4M     | 0.162 |   0.231 |   16.148 | 
     | REF_SCAN_CLK__L1_I0/A                          |  ^   | REF_SCAN_CLK                            | CLKBUFX32M | 0.000 |   0.231 |   16.148 | 
     | REF_SCAN_CLK__L1_I0/Y                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKBUFX32M | 0.138 |   0.369 |   16.286 | 
     | REF_SCAN_CLK__L2_I0/A                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKINVX40M | 0.001 |   0.370 |   16.287 | 
     | REF_SCAN_CLK__L2_I0/Y                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.068 |   0.438 |   16.355 | 
     | REF_SCAN_CLK__L3_I1/A                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.002 |   0.440 |   16.356 | 
     | REF_SCAN_CLK__L3_I1/Y                          |  ^   | REF_SCAN_CLK__L3_N1                     | CLKINVX40M | 0.110 |   0.550 |   16.466 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK |  ^   | REF_SCAN_CLK__L3_N1                     | SDFFRQX2M  | 0.002 |   0.551 |   16.468 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q  |  v   | U0_SYS_CTRL/U0_CTRL_RX/current_state[3] | SDFFRQX2M  | 0.539 |   1.090 |   17.007 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/D                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/current_state[3] | NOR4X1M    | 0.000 |   1.090 |   17.007 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.706 |   1.796 |   17.713 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.796 |   17.713 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.282 |   2.078 |   17.995 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   2.079 |   17.995 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.291 |   2.370 |   18.286 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   2.370 |   18.286 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.714 |   3.084 |   19.000 | 
     | U0_RegFile/U165/B                              |  ^   | FE_OFN23_RF_Address_0_                  | AND2X2M    | 0.015 |   3.099 |   19.016 | 
     | U0_RegFile/U165/Y                              |  ^   | U0_RegFile/n153                         | AND2X2M    | 0.296 |   3.395 |   19.312 | 
     | U0_RegFile/U156/B                              |  ^   | U0_RegFile/n153                         | NAND2X2M   | 0.000 |   3.395 |   19.312 | 
     | U0_RegFile/U156/Y                              |  v   | U0_RegFile/n175                         | NAND2X2M   | 0.301 |   3.696 |   19.613 | 
     | U0_RegFile/U231/A1N                            |  v   | U0_RegFile/n175                         | OAI2BB2X1M | 0.001 |   3.697 |   19.613 | 
     | U0_RegFile/U231/Y                              |  v   | U0_RegFile/n260                         | OAI2BB2X1M | 0.341 |   4.038 |   19.954 | 
     | U0_RegFile/regArr_reg[9][0]/D                  |  v   | U0_RegFile/n260                         | SDFFRQX2M  | 0.000 |   4.038 |   19.954 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                |      |                     |            |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK             |            |       |   0.000 |  -15.917 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK             | CLKINVX40M | 0.000 |   0.000 |  -15.916 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0      | CLKINVX40M | 0.038 |   0.038 |  -15.879 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.039 |  -15.877 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0      | CLKINVX32M | 0.030 |   0.069 |  -15.848 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0      | MX2X4M     | 0.000 |   0.069 |  -15.847 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK        | MX2X4M     | 0.162 |   0.231 |  -15.685 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK        | CLKBUFX32M | 0.000 |   0.231 |  -15.685 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M | 0.138 |   0.369 |  -15.548 | 
     | REF_SCAN_CLK__L2_I0/A          |  ^   | REF_SCAN_CLK__L1_N0 | CLKINVX40M | 0.001 |   0.370 |  -15.547 | 
     | REF_SCAN_CLK__L2_I0/Y          |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.068 |   0.438 |  -15.479 | 
     | REF_SCAN_CLK__L3_I0/A          |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.003 |   0.441 |  -15.476 | 
     | REF_SCAN_CLK__L3_I0/Y          |  ^   | REF_SCAN_CLK__L3_N0 | CLKINVX40M | 0.109 |   0.550 |  -15.367 | 
     | U0_RegFile/regArr_reg[9][0]/CK |  ^   | REF_SCAN_CLK__L3_N0 | SDFFRQX2M  | 0.004 |   0.554 |  -15.363 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin U0_RegFile/regArr_reg[13][0]/CK 
Endpoint:   U0_RegFile/regArr_reg[13][0]/D                (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q (v) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.556
- Setup                         0.404
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.952
- Arrival Time                  4.032
= Slack Time                   15.919
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.919 | 
     | REF_CLK__L1_I0/A                               |  ^   | REF_CLK                                 | CLKINVX40M | 0.000 |   0.000 |   15.920 | 
     | REF_CLK__L1_I0/Y                               |  v   | REF_CLK__L1_N0                          | CLKINVX40M | 0.038 |   0.038 |   15.957 | 
     | REF_CLK__L2_I0/A                               |  v   | REF_CLK__L1_N0                          | CLKINVX32M | 0.001 |   0.039 |   15.959 | 
     | REF_CLK__L2_I0/Y                               |  ^   | REF_CLK__L2_N0                          | CLKINVX32M | 0.030 |   0.069 |   15.988 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK__L2_N0                          | MX2X4M     | 0.000 |   0.069 |   15.989 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | MX2X4M     | 0.162 |   0.231 |   16.151 | 
     | REF_SCAN_CLK__L1_I0/A                          |  ^   | REF_SCAN_CLK                            | CLKBUFX32M | 0.000 |   0.231 |   16.151 | 
     | REF_SCAN_CLK__L1_I0/Y                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKBUFX32M | 0.138 |   0.369 |   16.288 | 
     | REF_SCAN_CLK__L2_I0/A                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKINVX40M | 0.001 |   0.370 |   16.290 | 
     | REF_SCAN_CLK__L2_I0/Y                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.068 |   0.438 |   16.357 | 
     | REF_SCAN_CLK__L3_I1/A                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.002 |   0.440 |   16.359 | 
     | REF_SCAN_CLK__L3_I1/Y                          |  ^   | REF_SCAN_CLK__L3_N1                     | CLKINVX40M | 0.110 |   0.550 |   16.469 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK |  ^   | REF_SCAN_CLK__L3_N1                     | SDFFRQX2M  | 0.002 |   0.551 |   16.471 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q  |  v   | U0_SYS_CTRL/U0_CTRL_RX/current_state[3] | SDFFRQX2M  | 0.539 |   1.090 |   17.009 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/D                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/current_state[3] | NOR4X1M    | 0.000 |   1.090 |   17.010 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.706 |   1.796 |   17.715 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.796 |   17.716 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.282 |   2.078 |   17.998 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   2.079 |   17.998 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.291 |   2.370 |   18.289 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   2.370 |   18.289 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.714 |   3.084 |   19.003 | 
     | U0_RegFile/U165/B                              |  ^   | FE_OFN23_RF_Address_0_                  | AND2X2M    | 0.015 |   3.099 |   19.018 | 
     | U0_RegFile/U165/Y                              |  ^   | U0_RegFile/n153                         | AND2X2M    | 0.296 |   3.395 |   19.314 | 
     | U0_RegFile/U150/A                              |  ^   | U0_RegFile/n153                         | NAND2X2M   | 0.000 |   3.395 |   19.315 | 
     | U0_RegFile/U150/Y                              |  v   | U0_RegFile/n152                         | NAND2X2M   | 0.294 |   3.689 |   19.608 | 
     | U0_RegFile/U368/A1N                            |  v   | U0_RegFile/n152                         | OAI2BB2X1M | 0.000 |   3.689 |   19.609 | 
     | U0_RegFile/U368/Y                              |  v   | U0_RegFile/n292                         | OAI2BB2X1M | 0.343 |   4.032 |   19.952 | 
     | U0_RegFile/regArr_reg[13][0]/D                 |  v   | U0_RegFile/n292                         | SDFFRQX2M  | 0.000 |   4.032 |   19.952 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                     |            |       |  Time   |   Time   | 
     |---------------------------------+------+---------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK             |            |       |   0.000 |  -15.919 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK             | CLKINVX40M | 0.000 |   0.000 |  -15.919 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0      | CLKINVX40M | 0.038 |   0.038 |  -15.882 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.039 |  -15.880 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0      | CLKINVX32M | 0.030 |   0.069 |  -15.851 | 
     | U0_mux2X1/U1/A                  |  ^   | REF_CLK__L2_N0      | MX2X4M     | 0.000 |   0.069 |  -15.850 | 
     | U0_mux2X1/U1/Y                  |  ^   | REF_SCAN_CLK        | MX2X4M     | 0.162 |   0.231 |  -15.688 | 
     | REF_SCAN_CLK__L1_I0/A           |  ^   | REF_SCAN_CLK        | CLKBUFX32M | 0.000 |   0.231 |  -15.688 | 
     | REF_SCAN_CLK__L1_I0/Y           |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M | 0.138 |   0.369 |  -15.550 | 
     | REF_SCAN_CLK__L2_I0/A           |  ^   | REF_SCAN_CLK__L1_N0 | CLKINVX40M | 0.001 |   0.370 |  -15.549 | 
     | REF_SCAN_CLK__L2_I0/Y           |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.068 |   0.438 |  -15.482 | 
     | REF_SCAN_CLK__L3_I1/A           |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.002 |   0.440 |  -15.480 | 
     | REF_SCAN_CLK__L3_I1/Y           |  ^   | REF_SCAN_CLK__L3_N1 | CLKINVX40M | 0.110 |   0.550 |  -15.370 | 
     | U0_RegFile/regArr_reg[13][0]/CK |  ^   | REF_SCAN_CLK__L3_N1 | SDFFRQX2M  | 0.007 |   0.556 |  -15.363 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin U0_RegFile/regArr_reg[15][1]/CK 
Endpoint:   U0_RegFile/regArr_reg[15][1]/D                (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q (v) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.557
- Setup                         0.403
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.953
- Arrival Time                  4.033
= Slack Time                   15.921
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.921 | 
     | REF_CLK__L1_I0/A                               |  ^   | REF_CLK                                 | CLKINVX40M | 0.000 |   0.000 |   15.921 | 
     | REF_CLK__L1_I0/Y                               |  v   | REF_CLK__L1_N0                          | CLKINVX40M | 0.038 |   0.038 |   15.958 | 
     | REF_CLK__L2_I0/A                               |  v   | REF_CLK__L1_N0                          | CLKINVX32M | 0.001 |   0.039 |   15.960 | 
     | REF_CLK__L2_I0/Y                               |  ^   | REF_CLK__L2_N0                          | CLKINVX32M | 0.030 |   0.069 |   15.989 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK__L2_N0                          | MX2X4M     | 0.000 |   0.069 |   15.990 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | MX2X4M     | 0.162 |   0.231 |   16.152 | 
     | REF_SCAN_CLK__L1_I0/A                          |  ^   | REF_SCAN_CLK                            | CLKBUFX32M | 0.000 |   0.231 |   16.152 | 
     | REF_SCAN_CLK__L1_I0/Y                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKBUFX32M | 0.138 |   0.369 |   16.290 | 
     | REF_SCAN_CLK__L2_I0/A                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKINVX40M | 0.001 |   0.370 |   16.291 | 
     | REF_SCAN_CLK__L2_I0/Y                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.068 |   0.438 |   16.358 | 
     | REF_SCAN_CLK__L3_I1/A                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.002 |   0.440 |   16.360 | 
     | REF_SCAN_CLK__L3_I1/Y                          |  ^   | REF_SCAN_CLK__L3_N1                     | CLKINVX40M | 0.110 |   0.550 |   16.470 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK |  ^   | REF_SCAN_CLK__L3_N1                     | SDFFRQX2M  | 0.002 |   0.551 |   16.472 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q  |  v   | U0_SYS_CTRL/U0_CTRL_RX/current_state[3] | SDFFRQX2M  | 0.539 |   1.090 |   17.011 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/D                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/current_state[3] | NOR4X1M    | 0.000 |   1.090 |   17.011 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.706 |   1.796 |   17.717 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.796 |   17.717 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.282 |   2.078 |   17.999 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   2.079 |   17.999 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.291 |   2.370 |   18.290 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   2.370 |   18.290 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.714 |   3.084 |   19.004 | 
     | U0_RegFile/U165/B                              |  ^   | FE_OFN23_RF_Address_0_                  | AND2X2M    | 0.015 |   3.099 |   19.019 | 
     | U0_RegFile/U165/Y                              |  ^   | U0_RegFile/n153                         | AND2X2M    | 0.296 |   3.395 |   19.316 | 
     | U0_RegFile/U160/B                              |  ^   | U0_RegFile/n153                         | NAND2X2M   | 0.000 |   3.395 |   19.316 | 
     | U0_RegFile/U160/Y                              |  v   | U0_RegFile/n158                         | NAND2X2M   | 0.292 |   3.687 |   19.608 | 
     | U0_RegFile/U208/A1N                            |  v   | U0_RegFile/n158                         | OAI2BB2X1M | 0.000 |   3.688 |   19.608 | 
     | U0_RegFile/U208/Y                              |  v   | U0_RegFile/n309                         | OAI2BB2X1M | 0.345 |   4.033 |   19.953 | 
     | U0_RegFile/regArr_reg[15][1]/D                 |  v   | U0_RegFile/n309                         | SDFFRQX2M  | 0.000 |   4.033 |   19.953 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                     |            |       |  Time   |   Time   | 
     |---------------------------------+------+---------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK             |            |       |   0.000 |  -15.921 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK             | CLKINVX40M | 0.000 |   0.000 |  -15.920 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0      | CLKINVX40M | 0.038 |   0.038 |  -15.883 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.039 |  -15.881 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0      | CLKINVX32M | 0.030 |   0.069 |  -15.852 | 
     | U0_mux2X1/U1/A                  |  ^   | REF_CLK__L2_N0      | MX2X4M     | 0.000 |   0.069 |  -15.851 | 
     | U0_mux2X1/U1/Y                  |  ^   | REF_SCAN_CLK        | MX2X4M     | 0.162 |   0.231 |  -15.689 | 
     | REF_SCAN_CLK__L1_I0/A           |  ^   | REF_SCAN_CLK        | CLKBUFX32M | 0.000 |   0.231 |  -15.689 | 
     | REF_SCAN_CLK__L1_I0/Y           |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M | 0.138 |   0.369 |  -15.552 | 
     | REF_SCAN_CLK__L2_I0/A           |  ^   | REF_SCAN_CLK__L1_N0 | CLKINVX40M | 0.001 |   0.370 |  -15.550 | 
     | REF_SCAN_CLK__L2_I0/Y           |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.068 |   0.438 |  -15.483 | 
     | REF_SCAN_CLK__L3_I1/A           |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.002 |   0.440 |  -15.481 | 
     | REF_SCAN_CLK__L3_I1/Y           |  ^   | REF_SCAN_CLK__L3_N1 | CLKINVX40M | 0.110 |   0.550 |  -15.371 | 
     | U0_RegFile/regArr_reg[15][1]/CK |  ^   | REF_SCAN_CLK__L3_N1 | SDFFRQX2M  | 0.007 |   0.557 |  -15.364 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin U0_RegFile/regArr_reg[7][7]/CK 
Endpoint:   U0_RegFile/regArr_reg[7][7]/D                 (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q (v) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.552
- Setup                         0.403
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.949
- Arrival Time                  4.028
= Slack Time                   15.921
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.921 | 
     | REF_CLK__L1_I0/A                               |  ^   | REF_CLK                                 | CLKINVX40M | 0.000 |   0.000 |   15.921 | 
     | REF_CLK__L1_I0/Y                               |  v   | REF_CLK__L1_N0                          | CLKINVX40M | 0.038 |   0.038 |   15.958 | 
     | REF_CLK__L2_I0/A                               |  v   | REF_CLK__L1_N0                          | CLKINVX32M | 0.001 |   0.039 |   15.960 | 
     | REF_CLK__L2_I0/Y                               |  ^   | REF_CLK__L2_N0                          | CLKINVX32M | 0.030 |   0.069 |   15.990 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK__L2_N0                          | MX2X4M     | 0.000 |   0.069 |   15.990 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | MX2X4M     | 0.162 |   0.231 |   16.152 | 
     | REF_SCAN_CLK__L1_I0/A                          |  ^   | REF_SCAN_CLK                            | CLKBUFX32M | 0.000 |   0.231 |   16.152 | 
     | REF_SCAN_CLK__L1_I0/Y                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKBUFX32M | 0.138 |   0.369 |   16.290 | 
     | REF_SCAN_CLK__L2_I0/A                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKINVX40M | 0.001 |   0.370 |   16.291 | 
     | REF_SCAN_CLK__L2_I0/Y                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.068 |   0.438 |   16.359 | 
     | REF_SCAN_CLK__L3_I1/A                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.002 |   0.440 |   16.360 | 
     | REF_SCAN_CLK__L3_I1/Y                          |  ^   | REF_SCAN_CLK__L3_N1                     | CLKINVX40M | 0.110 |   0.550 |   16.470 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK |  ^   | REF_SCAN_CLK__L3_N1                     | SDFFRQX2M  | 0.002 |   0.551 |   16.472 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q  |  v   | U0_SYS_CTRL/U0_CTRL_RX/current_state[3] | SDFFRQX2M  | 0.539 |   1.090 |   17.011 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/D                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/current_state[3] | NOR4X1M    | 0.000 |   1.090 |   17.011 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.706 |   1.796 |   17.717 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.796 |   17.717 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.282 |   2.078 |   17.999 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   2.079 |   17.999 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.291 |   2.370 |   18.290 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   2.370 |   18.290 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.714 |   3.084 |   19.004 | 
     | U0_RegFile/U166/B                              |  ^   | FE_OFN23_RF_Address_0_                  | AND2X2M    | 0.016 |   3.099 |   19.020 | 
     | U0_RegFile/U166/Y                              |  ^   | U0_RegFile/n165                         | AND2X2M    | 0.303 |   3.402 |   19.323 | 
     | U0_RegFile/U164/A                              |  ^   | U0_RegFile/n165                         | NAND2X2M   | 0.000 |   3.402 |   19.323 | 
     | U0_RegFile/U164/Y                              |  v   | U0_RegFile/n173                         | NAND2X2M   | 0.285 |   3.687 |   19.608 | 
     | U0_RegFile/U299/A1N                            |  v   | U0_RegFile/n173                         | OAI2BB2X1M | 0.000 |   3.688 |   19.608 | 
     | U0_RegFile/U299/Y                              |  v   | U0_RegFile/n251                         | OAI2BB2X1M | 0.340 |   4.028 |   19.949 | 
     | U0_RegFile/regArr_reg[7][7]/D                  |  v   | U0_RegFile/n251                         | SDFFRQX2M  | 0.000 |   4.028 |   19.949 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                |      |                     |            |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK             |            |       |   0.000 |  -15.921 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK             | CLKINVX40M | 0.000 |   0.000 |  -15.920 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0      | CLKINVX40M | 0.038 |   0.038 |  -15.883 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.039 |  -15.881 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0      | CLKINVX32M | 0.030 |   0.069 |  -15.852 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0      | MX2X4M     | 0.000 |   0.069 |  -15.851 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK        | MX2X4M     | 0.162 |   0.231 |  -15.689 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK        | CLKBUFX32M | 0.000 |   0.231 |  -15.689 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M | 0.138 |   0.369 |  -15.552 | 
     | REF_SCAN_CLK__L2_I0/A          |  ^   | REF_SCAN_CLK__L1_N0 | CLKINVX40M | 0.001 |   0.370 |  -15.551 | 
     | REF_SCAN_CLK__L2_I0/Y          |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.068 |   0.438 |  -15.483 | 
     | REF_SCAN_CLK__L3_I0/A          |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.003 |   0.441 |  -15.480 | 
     | REF_SCAN_CLK__L3_I0/Y          |  ^   | REF_SCAN_CLK__L3_N0 | CLKINVX40M | 0.109 |   0.550 |  -15.371 | 
     | U0_RegFile/regArr_reg[7][7]/CK |  ^   | REF_SCAN_CLK__L3_N0 | SDFFRQX2M  | 0.002 |   0.552 |  -15.369 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin U0_RegFile/regArr_reg[13][3]/CK 
Endpoint:   U0_RegFile/regArr_reg[13][3]/D                (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q (v) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.554
- Setup                         0.405
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.949
- Arrival Time                  4.028
= Slack Time                   15.921
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.921 | 
     | REF_CLK__L1_I0/A                               |  ^   | REF_CLK                                 | CLKINVX40M | 0.000 |   0.000 |   15.921 | 
     | REF_CLK__L1_I0/Y                               |  v   | REF_CLK__L1_N0                          | CLKINVX40M | 0.038 |   0.038 |   15.959 | 
     | REF_CLK__L2_I0/A                               |  v   | REF_CLK__L1_N0                          | CLKINVX32M | 0.001 |   0.039 |   15.960 | 
     | REF_CLK__L2_I0/Y                               |  ^   | REF_CLK__L2_N0                          | CLKINVX32M | 0.030 |   0.069 |   15.990 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK__L2_N0                          | MX2X4M     | 0.000 |   0.069 |   15.990 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | MX2X4M     | 0.162 |   0.231 |   16.152 | 
     | REF_SCAN_CLK__L1_I0/A                          |  ^   | REF_SCAN_CLK                            | CLKBUFX32M | 0.000 |   0.231 |   16.152 | 
     | REF_SCAN_CLK__L1_I0/Y                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKBUFX32M | 0.138 |   0.369 |   16.290 | 
     | REF_SCAN_CLK__L2_I0/A                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKINVX40M | 0.001 |   0.370 |   16.291 | 
     | REF_SCAN_CLK__L2_I0/Y                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.068 |   0.438 |   16.359 | 
     | REF_SCAN_CLK__L3_I1/A                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.002 |   0.440 |   16.361 | 
     | REF_SCAN_CLK__L3_I1/Y                          |  ^   | REF_SCAN_CLK__L3_N1                     | CLKINVX40M | 0.110 |   0.550 |   16.471 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK |  ^   | REF_SCAN_CLK__L3_N1                     | SDFFRQX2M  | 0.002 |   0.551 |   16.472 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q  |  v   | U0_SYS_CTRL/U0_CTRL_RX/current_state[3] | SDFFRQX2M  | 0.539 |   1.090 |   17.011 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/D                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/current_state[3] | NOR4X1M    | 0.000 |   1.090 |   17.011 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.706 |   1.796 |   17.717 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.796 |   17.717 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.282 |   2.078 |   17.999 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   2.079 |   18.000 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.291 |   2.370 |   18.291 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   2.370 |   18.291 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.714 |   3.084 |   19.005 | 
     | U0_RegFile/U165/B                              |  ^   | FE_OFN23_RF_Address_0_                  | AND2X2M    | 0.015 |   3.099 |   19.020 | 
     | U0_RegFile/U165/Y                              |  ^   | U0_RegFile/n153                         | AND2X2M    | 0.296 |   3.395 |   19.316 | 
     | U0_RegFile/U150/A                              |  ^   | U0_RegFile/n153                         | NAND2X2M   | 0.000 |   3.395 |   19.316 | 
     | U0_RegFile/U150/Y                              |  v   | U0_RegFile/n152                         | NAND2X2M   | 0.294 |   3.689 |   19.610 | 
     | U0_RegFile/U371/A1N                            |  v   | U0_RegFile/n152                         | OAI2BB2X1M | 0.001 |   3.690 |   19.611 | 
     | U0_RegFile/U371/Y                              |  v   | U0_RegFile/n295                         | OAI2BB2X1M | 0.338 |   4.028 |   19.949 | 
     | U0_RegFile/regArr_reg[13][3]/D                 |  v   | U0_RegFile/n295                         | SDFFRQX2M  | 0.000 |   4.028 |   19.949 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                     |            |       |  Time   |   Time   | 
     |---------------------------------+------+---------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK             |            |       |   0.000 |  -15.921 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK             | CLKINVX40M | 0.000 |   0.000 |  -15.921 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0      | CLKINVX40M | 0.038 |   0.038 |  -15.883 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.039 |  -15.882 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0      | CLKINVX32M | 0.030 |   0.069 |  -15.852 | 
     | U0_mux2X1/U1/A                  |  ^   | REF_CLK__L2_N0      | MX2X4M     | 0.000 |   0.069 |  -15.852 | 
     | U0_mux2X1/U1/Y                  |  ^   | REF_SCAN_CLK        | MX2X4M     | 0.162 |   0.231 |  -15.690 | 
     | REF_SCAN_CLK__L1_I0/A           |  ^   | REF_SCAN_CLK        | CLKBUFX32M | 0.000 |   0.231 |  -15.690 | 
     | REF_SCAN_CLK__L1_I0/Y           |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M | 0.138 |   0.369 |  -15.552 | 
     | REF_SCAN_CLK__L2_I0/A           |  ^   | REF_SCAN_CLK__L1_N0 | CLKINVX40M | 0.001 |   0.370 |  -15.551 | 
     | REF_SCAN_CLK__L2_I0/Y           |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.068 |   0.438 |  -15.483 | 
     | REF_SCAN_CLK__L3_I0/A           |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.003 |   0.441 |  -15.480 | 
     | REF_SCAN_CLK__L3_I0/Y           |  ^   | REF_SCAN_CLK__L3_N0 | CLKINVX40M | 0.109 |   0.550 |  -15.371 | 
     | U0_RegFile/regArr_reg[13][3]/CK |  ^   | REF_SCAN_CLK__L3_N0 | SDFFRQX2M  | 0.004 |   0.554 |  -15.367 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin U0_RegFile/regArr_reg[1][4]/CK 
Endpoint:   U0_RegFile/regArr_reg[1][4]/D                 (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q (v) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.555
- Setup                         0.400
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.954
- Arrival Time                  4.031
= Slack Time                   15.923
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.923 | 
     | REF_CLK__L1_I0/A                               |  ^   | REF_CLK                                 | CLKINVX40M | 0.000 |   0.000 |   15.923 | 
     | REF_CLK__L1_I0/Y                               |  v   | REF_CLK__L1_N0                          | CLKINVX40M | 0.038 |   0.038 |   15.961 | 
     | REF_CLK__L2_I0/A                               |  v   | REF_CLK__L1_N0                          | CLKINVX32M | 0.001 |   0.039 |   15.962 | 
     | REF_CLK__L2_I0/Y                               |  ^   | REF_CLK__L2_N0                          | CLKINVX32M | 0.030 |   0.069 |   15.992 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK__L2_N0                          | MX2X4M     | 0.000 |   0.069 |   15.992 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | MX2X4M     | 0.162 |   0.231 |   16.154 | 
     | REF_SCAN_CLK__L1_I0/A                          |  ^   | REF_SCAN_CLK                            | CLKBUFX32M | 0.000 |   0.231 |   16.154 | 
     | REF_SCAN_CLK__L1_I0/Y                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKBUFX32M | 0.138 |   0.369 |   16.292 | 
     | REF_SCAN_CLK__L2_I0/A                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKINVX40M | 0.001 |   0.370 |   16.293 | 
     | REF_SCAN_CLK__L2_I0/Y                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.068 |   0.438 |   16.361 | 
     | REF_SCAN_CLK__L3_I1/A                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.002 |   0.440 |   16.363 | 
     | REF_SCAN_CLK__L3_I1/Y                          |  ^   | REF_SCAN_CLK__L3_N1                     | CLKINVX40M | 0.110 |   0.550 |   16.472 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK |  ^   | REF_SCAN_CLK__L3_N1                     | SDFFRQX2M  | 0.002 |   0.551 |   16.474 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q  |  v   | U0_SYS_CTRL/U0_CTRL_RX/current_state[3] | SDFFRQX2M  | 0.539 |   1.090 |   17.013 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/D                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/current_state[3] | NOR4X1M    | 0.000 |   1.090 |   17.013 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.706 |   1.796 |   17.719 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.796 |   17.719 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.282 |   2.078 |   18.001 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   2.079 |   18.001 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.291 |   2.370 |   18.292 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   2.370 |   18.293 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.714 |   3.084 |   19.006 | 
     | U0_RegFile/U166/B                              |  ^   | FE_OFN23_RF_Address_0_                  | AND2X2M    | 0.016 |   3.099 |   19.022 | 
     | U0_RegFile/U166/Y                              |  ^   | U0_RegFile/n165                         | AND2X2M    | 0.303 |   3.402 |   19.325 | 
     | U0_RegFile/U161/A                              |  ^   | U0_RegFile/n165                         | NAND2X2M   | 0.000 |   3.402 |   19.325 | 
     | U0_RegFile/U161/Y                              |  v   | U0_RegFile/n164                         | NAND2X2M   | 0.293 |   3.696 |   19.618 | 
     | U0_RegFile/U304/A1N                            |  v   | U0_RegFile/n164                         | OAI2BB2X1M | 0.001 |   3.697 |   19.619 | 
     | U0_RegFile/U304/Y                              |  v   | U0_RegFile/n200                         | OAI2BB2X1M | 0.335 |   4.031 |   19.954 | 
     | U0_RegFile/regArr_reg[1][4]/D                  |  v   | U0_RegFile/n200                         | SDFFRQX2M  | 0.000 |   4.031 |   19.954 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                |      |                     |            |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK             |            |       |   0.000 |  -15.923 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK             | CLKINVX40M | 0.000 |   0.000 |  -15.923 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0      | CLKINVX40M | 0.038 |   0.038 |  -15.885 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.039 |  -15.884 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0      | CLKINVX32M | 0.030 |   0.069 |  -15.854 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0      | MX2X4M     | 0.000 |   0.069 |  -15.853 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK        | MX2X4M     | 0.162 |   0.231 |  -15.691 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK        | CLKBUFX32M | 0.000 |   0.231 |  -15.691 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M | 0.138 |   0.369 |  -15.554 | 
     | REF_SCAN_CLK__L2_I0/A          |  ^   | REF_SCAN_CLK__L1_N0 | CLKINVX40M | 0.001 |   0.370 |  -15.553 | 
     | REF_SCAN_CLK__L2_I0/Y          |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.068 |   0.438 |  -15.485 | 
     | REF_SCAN_CLK__L3_I1/A          |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.002 |   0.440 |  -15.483 | 
     | REF_SCAN_CLK__L3_I1/Y          |  ^   | REF_SCAN_CLK__L3_N1 | CLKINVX40M | 0.110 |   0.550 |  -15.373 | 
     | U0_RegFile/regArr_reg[1][4]/CK |  ^   | REF_SCAN_CLK__L3_N1 | SDFFRQX2M  | 0.005 |   0.555 |  -15.368 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin U0_RegFile/regArr_reg[5][2]/CK 
Endpoint:   U0_RegFile/regArr_reg[5][2]/D                 (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q (v) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.555
- Setup                         0.399
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.956
- Arrival Time                  4.033
= Slack Time                   15.923
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.923 | 
     | REF_CLK__L1_I0/A                               |  ^   | REF_CLK                                 | CLKINVX40M | 0.000 |   0.000 |   15.923 | 
     | REF_CLK__L1_I0/Y                               |  v   | REF_CLK__L1_N0                          | CLKINVX40M | 0.038 |   0.038 |   15.961 | 
     | REF_CLK__L2_I0/A                               |  v   | REF_CLK__L1_N0                          | CLKINVX32M | 0.001 |   0.039 |   15.962 | 
     | REF_CLK__L2_I0/Y                               |  ^   | REF_CLK__L2_N0                          | CLKINVX32M | 0.030 |   0.069 |   15.992 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK__L2_N0                          | MX2X4M     | 0.000 |   0.069 |   15.992 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | MX2X4M     | 0.162 |   0.231 |   16.154 | 
     | REF_SCAN_CLK__L1_I0/A                          |  ^   | REF_SCAN_CLK                            | CLKBUFX32M | 0.000 |   0.231 |   16.154 | 
     | REF_SCAN_CLK__L1_I0/Y                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKBUFX32M | 0.138 |   0.369 |   16.292 | 
     | REF_SCAN_CLK__L2_I0/A                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKINVX40M | 0.001 |   0.370 |   16.293 | 
     | REF_SCAN_CLK__L2_I0/Y                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.068 |   0.438 |   16.361 | 
     | REF_SCAN_CLK__L3_I1/A                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.002 |   0.440 |   16.363 | 
     | REF_SCAN_CLK__L3_I1/Y                          |  ^   | REF_SCAN_CLK__L3_N1                     | CLKINVX40M | 0.110 |   0.550 |   16.473 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK |  ^   | REF_SCAN_CLK__L3_N1                     | SDFFRQX2M  | 0.002 |   0.551 |   16.474 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q  |  v   | U0_SYS_CTRL/U0_CTRL_RX/current_state[3] | SDFFRQX2M  | 0.539 |   1.090 |   17.013 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/D                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/current_state[3] | NOR4X1M    | 0.000 |   1.090 |   17.013 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.706 |   1.796 |   17.719 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.796 |   17.719 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.282 |   2.078 |   18.001 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   2.078 |   18.001 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.291 |   2.370 |   18.293 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   2.370 |   18.293 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.714 |   3.084 |   19.007 | 
     | U0_RegFile/U166/B                              |  ^   | FE_OFN23_RF_Address_0_                  | AND2X2M    | 0.016 |   3.099 |   19.022 | 
     | U0_RegFile/U166/Y                              |  ^   | U0_RegFile/n165                         | AND2X2M    | 0.303 |   3.402 |   19.325 | 
     | U0_RegFile/U147/A                              |  ^   | U0_RegFile/n165                         | NAND2X2M   | 0.000 |   3.402 |   19.325 | 
     | U0_RegFile/U147/Y                              |  v   | U0_RegFile/n170                         | NAND2X2M   | 0.298 |   3.700 |   19.623 | 
     | U0_RegFile/U278/A1N                            |  v   | U0_RegFile/n170                         | OAI2BB2X1M | 0.001 |   3.701 |   19.624 | 
     | U0_RegFile/U278/Y                              |  v   | U0_RegFile/n230                         | OAI2BB2X1M | 0.332 |   4.033 |   19.956 | 
     | U0_RegFile/regArr_reg[5][2]/D                  |  v   | U0_RegFile/n230                         | SDFFRQX2M  | 0.000 |   4.033 |   19.956 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                |      |                     |            |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK             |            |       |   0.000 |  -15.923 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK             | CLKINVX40M | 0.000 |   0.000 |  -15.923 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0      | CLKINVX40M | 0.038 |   0.038 |  -15.885 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.039 |  -15.884 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0      | CLKINVX32M | 0.030 |   0.069 |  -15.854 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0      | MX2X4M     | 0.000 |   0.069 |  -15.854 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK        | MX2X4M     | 0.162 |   0.231 |  -15.692 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK        | CLKBUFX32M | 0.000 |   0.231 |  -15.692 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M | 0.138 |   0.369 |  -15.554 | 
     | REF_SCAN_CLK__L2_I0/A          |  ^   | REF_SCAN_CLK__L1_N0 | CLKINVX40M | 0.001 |   0.370 |  -15.553 | 
     | REF_SCAN_CLK__L2_I0/Y          |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.068 |   0.438 |  -15.485 | 
     | REF_SCAN_CLK__L3_I0/A          |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.003 |   0.441 |  -15.482 | 
     | REF_SCAN_CLK__L3_I0/Y          |  ^   | REF_SCAN_CLK__L3_N0 | CLKINVX40M | 0.109 |   0.550 |  -15.373 | 
     | U0_RegFile/regArr_reg[5][2]/CK |  ^   | REF_SCAN_CLK__L3_N0 | SDFFRQX2M  | 0.005 |   0.555 |  -15.368 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin U0_RegFile/regArr_reg[1][6]/CK 
Endpoint:   U0_RegFile/regArr_reg[1][6]/D                 (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q (v) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.554
- Setup                         0.400
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.954
- Arrival Time                  4.030
= Slack Time                   15.925
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.925 | 
     | REF_CLK__L1_I0/A                               |  ^   | REF_CLK                                 | CLKINVX40M | 0.000 |   0.000 |   15.925 | 
     | REF_CLK__L1_I0/Y                               |  v   | REF_CLK__L1_N0                          | CLKINVX40M | 0.038 |   0.038 |   15.962 | 
     | REF_CLK__L2_I0/A                               |  v   | REF_CLK__L1_N0                          | CLKINVX32M | 0.001 |   0.039 |   15.964 | 
     | REF_CLK__L2_I0/Y                               |  ^   | REF_CLK__L2_N0                          | CLKINVX32M | 0.030 |   0.069 |   15.994 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK__L2_N0                          | MX2X4M     | 0.000 |   0.069 |   15.994 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | MX2X4M     | 0.162 |   0.231 |   16.156 | 
     | REF_SCAN_CLK__L1_I0/A                          |  ^   | REF_SCAN_CLK                            | CLKBUFX32M | 0.000 |   0.231 |   16.156 | 
     | REF_SCAN_CLK__L1_I0/Y                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKBUFX32M | 0.138 |   0.369 |   16.294 | 
     | REF_SCAN_CLK__L2_I0/A                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKINVX40M | 0.001 |   0.370 |   16.295 | 
     | REF_SCAN_CLK__L2_I0/Y                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.068 |   0.438 |   16.363 | 
     | REF_SCAN_CLK__L3_I1/A                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.002 |   0.440 |   16.364 | 
     | REF_SCAN_CLK__L3_I1/Y                          |  ^   | REF_SCAN_CLK__L3_N1                     | CLKINVX40M | 0.110 |   0.550 |   16.474 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK |  ^   | REF_SCAN_CLK__L3_N1                     | SDFFRQX2M  | 0.002 |   0.551 |   16.476 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q  |  v   | U0_SYS_CTRL/U0_CTRL_RX/current_state[3] | SDFFRQX2M  | 0.539 |   1.090 |   17.015 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/D                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/current_state[3] | NOR4X1M    | 0.000 |   1.090 |   17.015 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.706 |   1.796 |   17.721 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.796 |   17.721 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.282 |   2.078 |   18.003 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   2.079 |   18.003 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.291 |   2.370 |   18.294 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   2.370 |   18.294 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.714 |   3.084 |   19.008 | 
     | U0_RegFile/U166/B                              |  ^   | FE_OFN23_RF_Address_0_                  | AND2X2M    | 0.016 |   3.099 |   19.024 | 
     | U0_RegFile/U166/Y                              |  ^   | U0_RegFile/n165                         | AND2X2M    | 0.303 |   3.402 |   19.327 | 
     | U0_RegFile/U161/A                              |  ^   | U0_RegFile/n165                         | NAND2X2M   | 0.000 |   3.402 |   19.327 | 
     | U0_RegFile/U161/Y                              |  v   | U0_RegFile/n164                         | NAND2X2M   | 0.293 |   3.696 |   19.620 | 
     | U0_RegFile/U306/A1N                            |  v   | U0_RegFile/n164                         | OAI2BB2X1M | 0.001 |   3.697 |   19.622 | 
     | U0_RegFile/U306/Y                              |  v   | U0_RegFile/n202                         | OAI2BB2X1M | 0.333 |   4.030 |   19.954 | 
     | U0_RegFile/regArr_reg[1][6]/D                  |  v   | U0_RegFile/n202                         | SDFFRQX2M  | 0.000 |   4.030 |   19.954 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                |      |                     |            |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK             |            |       |   0.000 |  -15.925 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK             | CLKINVX40M | 0.000 |   0.000 |  -15.924 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0      | CLKINVX40M | 0.038 |   0.038 |  -15.887 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.039 |  -15.885 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0      | CLKINVX32M | 0.030 |   0.069 |  -15.856 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0      | MX2X4M     | 0.000 |   0.069 |  -15.855 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK        | MX2X4M     | 0.162 |   0.231 |  -15.693 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK        | CLKBUFX32M | 0.000 |   0.231 |  -15.693 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M | 0.138 |   0.369 |  -15.556 | 
     | REF_SCAN_CLK__L2_I0/A          |  ^   | REF_SCAN_CLK__L1_N0 | CLKINVX40M | 0.001 |   0.370 |  -15.555 | 
     | REF_SCAN_CLK__L2_I0/Y          |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.068 |   0.438 |  -15.487 | 
     | REF_SCAN_CLK__L3_I1/A          |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.002 |   0.440 |  -15.485 | 
     | REF_SCAN_CLK__L3_I1/Y          |  ^   | REF_SCAN_CLK__L3_N1 | CLKINVX40M | 0.110 |   0.550 |  -15.375 | 
     | U0_RegFile/regArr_reg[1][6]/CK |  ^   | REF_SCAN_CLK__L3_N1 | SDFFRQX2M  | 0.005 |   0.554 |  -15.370 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin U0_RegFile/regArr_reg[5][4]/CK 
Endpoint:   U0_RegFile/regArr_reg[5][4]/D                 (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q (v) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.555
- Setup                         0.399
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.956
- Arrival Time                  4.030
= Slack Time                   15.926
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.926 | 
     | REF_CLK__L1_I0/A                               |  ^   | REF_CLK                                 | CLKINVX40M | 0.000 |   0.000 |   15.926 | 
     | REF_CLK__L1_I0/Y                               |  v   | REF_CLK__L1_N0                          | CLKINVX40M | 0.038 |   0.038 |   15.964 | 
     | REF_CLK__L2_I0/A                               |  v   | REF_CLK__L1_N0                          | CLKINVX32M | 0.001 |   0.039 |   15.965 | 
     | REF_CLK__L2_I0/Y                               |  ^   | REF_CLK__L2_N0                          | CLKINVX32M | 0.030 |   0.069 |   15.995 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK__L2_N0                          | MX2X4M     | 0.000 |   0.069 |   15.995 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | MX2X4M     | 0.162 |   0.231 |   16.157 | 
     | REF_SCAN_CLK__L1_I0/A                          |  ^   | REF_SCAN_CLK                            | CLKBUFX32M | 0.000 |   0.231 |   16.157 | 
     | REF_SCAN_CLK__L1_I0/Y                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKBUFX32M | 0.138 |   0.369 |   16.295 | 
     | REF_SCAN_CLK__L2_I0/A                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKINVX40M | 0.001 |   0.370 |   16.296 | 
     | REF_SCAN_CLK__L2_I0/Y                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.068 |   0.438 |   16.364 | 
     | REF_SCAN_CLK__L3_I1/A                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.002 |   0.440 |   16.366 | 
     | REF_SCAN_CLK__L3_I1/Y                          |  ^   | REF_SCAN_CLK__L3_N1                     | CLKINVX40M | 0.110 |   0.550 |   16.475 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK |  ^   | REF_SCAN_CLK__L3_N1                     | SDFFRQX2M  | 0.002 |   0.551 |   16.477 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q  |  v   | U0_SYS_CTRL/U0_CTRL_RX/current_state[3] | SDFFRQX2M  | 0.539 |   1.090 |   17.016 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/D                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/current_state[3] | NOR4X1M    | 0.000 |   1.090 |   17.016 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.706 |   1.796 |   17.722 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.796 |   17.722 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.282 |   2.078 |   18.004 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   2.079 |   18.004 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.291 |   2.370 |   18.296 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   2.370 |   18.296 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.714 |   3.084 |   19.010 | 
     | U0_RegFile/U166/B                              |  ^   | FE_OFN23_RF_Address_0_                  | AND2X2M    | 0.016 |   3.099 |   19.025 | 
     | U0_RegFile/U166/Y                              |  ^   | U0_RegFile/n165                         | AND2X2M    | 0.303 |   3.402 |   19.328 | 
     | U0_RegFile/U147/A                              |  ^   | U0_RegFile/n165                         | NAND2X2M   | 0.000 |   3.402 |   19.328 | 
     | U0_RegFile/U147/Y                              |  v   | U0_RegFile/n170                         | NAND2X2M   | 0.298 |   3.700 |   19.626 | 
     | U0_RegFile/U280/A1N                            |  v   | U0_RegFile/n170                         | OAI2BB2X1M | 0.001 |   3.701 |   19.627 | 
     | U0_RegFile/U280/Y                              |  v   | U0_RegFile/n232                         | OAI2BB2X1M | 0.329 |   4.030 |   19.956 | 
     | U0_RegFile/regArr_reg[5][4]/D                  |  v   | U0_RegFile/n232                         | SDFFRQX2M  | 0.000 |   4.030 |   19.956 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                |      |                     |            |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK             |            |       |   0.000 |  -15.926 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK             | CLKINVX40M | 0.000 |   0.000 |  -15.926 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0      | CLKINVX40M | 0.038 |   0.038 |  -15.888 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.039 |  -15.887 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0      | CLKINVX32M | 0.030 |   0.069 |  -15.857 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0      | MX2X4M     | 0.000 |   0.069 |  -15.857 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK        | MX2X4M     | 0.162 |   0.231 |  -15.695 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK        | CLKBUFX32M | 0.000 |   0.231 |  -15.694 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M | 0.138 |   0.369 |  -15.557 | 
     | REF_SCAN_CLK__L2_I0/A          |  ^   | REF_SCAN_CLK__L1_N0 | CLKINVX40M | 0.001 |   0.370 |  -15.556 | 
     | REF_SCAN_CLK__L2_I0/Y          |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.068 |   0.438 |  -15.488 | 
     | REF_SCAN_CLK__L3_I0/A          |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.003 |   0.441 |  -15.485 | 
     | REF_SCAN_CLK__L3_I0/Y          |  ^   | REF_SCAN_CLK__L3_N0 | CLKINVX40M | 0.109 |   0.550 |  -15.376 | 
     | U0_RegFile/regArr_reg[5][4]/CK |  ^   | REF_SCAN_CLK__L3_N0 | SDFFRQX2M  | 0.005 |   0.555 |  -15.371 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin U0_RegFile/regArr_reg[9][2]/CK 
Endpoint:   U0_RegFile/regArr_reg[9][2]/D                 (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q (v) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.555
- Setup                         0.398
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.957
- Arrival Time                  4.029
= Slack Time                   15.927
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.927 | 
     | REF_CLK__L1_I0/A                               |  ^   | REF_CLK                                 | CLKINVX40M | 0.000 |   0.000 |   15.927 | 
     | REF_CLK__L1_I0/Y                               |  v   | REF_CLK__L1_N0                          | CLKINVX40M | 0.038 |   0.038 |   15.965 | 
     | REF_CLK__L2_I0/A                               |  v   | REF_CLK__L1_N0                          | CLKINVX32M | 0.001 |   0.039 |   15.966 | 
     | REF_CLK__L2_I0/Y                               |  ^   | REF_CLK__L2_N0                          | CLKINVX32M | 0.030 |   0.069 |   15.996 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK__L2_N0                          | MX2X4M     | 0.000 |   0.069 |   15.997 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | MX2X4M     | 0.162 |   0.231 |   16.159 | 
     | REF_SCAN_CLK__L1_I0/A                          |  ^   | REF_SCAN_CLK                            | CLKBUFX32M | 0.000 |   0.231 |   16.159 | 
     | REF_SCAN_CLK__L1_I0/Y                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKBUFX32M | 0.138 |   0.369 |   16.296 | 
     | REF_SCAN_CLK__L2_I0/A                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKINVX40M | 0.001 |   0.370 |   16.297 | 
     | REF_SCAN_CLK__L2_I0/Y                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.068 |   0.438 |   16.365 | 
     | REF_SCAN_CLK__L3_I1/A                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.002 |   0.440 |   16.367 | 
     | REF_SCAN_CLK__L3_I1/Y                          |  ^   | REF_SCAN_CLK__L3_N1                     | CLKINVX40M | 0.110 |   0.550 |   16.477 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK |  ^   | REF_SCAN_CLK__L3_N1                     | SDFFRQX2M  | 0.002 |   0.551 |   16.478 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q  |  v   | U0_SYS_CTRL/U0_CTRL_RX/current_state[3] | SDFFRQX2M  | 0.539 |   1.090 |   17.017 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/D                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/current_state[3] | NOR4X1M    | 0.000 |   1.090 |   17.017 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.706 |   1.796 |   17.723 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.796 |   17.723 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.282 |   2.078 |   18.006 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   2.079 |   18.006 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.291 |   2.370 |   18.297 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   2.370 |   18.297 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.714 |   3.084 |   19.011 | 
     | U0_RegFile/U165/B                              |  ^   | FE_OFN23_RF_Address_0_                  | AND2X2M    | 0.015 |   3.099 |   19.026 | 
     | U0_RegFile/U165/Y                              |  ^   | U0_RegFile/n153                         | AND2X2M    | 0.296 |   3.395 |   19.322 | 
     | U0_RegFile/U156/B                              |  ^   | U0_RegFile/n153                         | NAND2X2M   | 0.000 |   3.395 |   19.322 | 
     | U0_RegFile/U156/Y                              |  v   | U0_RegFile/n175                         | NAND2X2M   | 0.301 |   3.696 |   19.623 | 
     | U0_RegFile/U233/A1N                            |  v   | U0_RegFile/n175                         | OAI2BB2X1M | 0.001 |   3.697 |   19.624 | 
     | U0_RegFile/U233/Y                              |  v   | U0_RegFile/n262                         | OAI2BB2X1M | 0.332 |   4.029 |   19.957 | 
     | U0_RegFile/regArr_reg[9][2]/D                  |  v   | U0_RegFile/n262                         | SDFFRQX2M  | 0.000 |   4.029 |   19.957 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                |      |                     |            |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK             |            |       |   0.000 |  -15.927 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK             | CLKINVX40M | 0.000 |   0.000 |  -15.927 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0      | CLKINVX40M | 0.038 |   0.038 |  -15.889 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.039 |  -15.888 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0      | CLKINVX32M | 0.030 |   0.069 |  -15.858 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0      | MX2X4M     | 0.000 |   0.069 |  -15.858 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK        | MX2X4M     | 0.162 |   0.231 |  -15.696 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK        | CLKBUFX32M | 0.000 |   0.231 |  -15.696 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M | 0.138 |   0.369 |  -15.558 | 
     | REF_SCAN_CLK__L2_I0/A          |  ^   | REF_SCAN_CLK__L1_N0 | CLKINVX40M | 0.001 |   0.370 |  -15.557 | 
     | REF_SCAN_CLK__L2_I0/Y          |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.068 |   0.438 |  -15.489 | 
     | REF_SCAN_CLK__L3_I0/A          |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.003 |   0.441 |  -15.487 | 
     | REF_SCAN_CLK__L3_I0/Y          |  ^   | REF_SCAN_CLK__L3_N0 | CLKINVX40M | 0.109 |   0.550 |  -15.377 | 
     | U0_RegFile/regArr_reg[9][2]/CK |  ^   | REF_SCAN_CLK__L3_N0 | SDFFRQX2M  | 0.005 |   0.554 |  -15.373 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin U0_RegFile/regArr_reg[9][5]/CK 
Endpoint:   U0_RegFile/regArr_reg[9][5]/D                 (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q (v) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.554
- Setup                         0.399
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.955
- Arrival Time                  4.028
= Slack Time                   15.927
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.927 | 
     | REF_CLK__L1_I0/A                               |  ^   | REF_CLK                                 | CLKINVX40M | 0.000 |   0.000 |   15.928 | 
     | REF_CLK__L1_I0/Y                               |  v   | REF_CLK__L1_N0                          | CLKINVX40M | 0.038 |   0.038 |   15.965 | 
     | REF_CLK__L2_I0/A                               |  v   | REF_CLK__L1_N0                          | CLKINVX32M | 0.001 |   0.039 |   15.967 | 
     | REF_CLK__L2_I0/Y                               |  ^   | REF_CLK__L2_N0                          | CLKINVX32M | 0.030 |   0.069 |   15.996 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK__L2_N0                          | MX2X4M     | 0.000 |   0.069 |   15.997 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | MX2X4M     | 0.162 |   0.231 |   16.159 | 
     | REF_SCAN_CLK__L1_I0/A                          |  ^   | REF_SCAN_CLK                            | CLKBUFX32M | 0.000 |   0.231 |   16.159 | 
     | REF_SCAN_CLK__L1_I0/Y                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKBUFX32M | 0.138 |   0.369 |   16.296 | 
     | REF_SCAN_CLK__L2_I0/A                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKINVX40M | 0.001 |   0.370 |   16.298 | 
     | REF_SCAN_CLK__L2_I0/Y                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.068 |   0.438 |   16.365 | 
     | REF_SCAN_CLK__L3_I1/A                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.002 |   0.440 |   16.367 | 
     | REF_SCAN_CLK__L3_I1/Y                          |  ^   | REF_SCAN_CLK__L3_N1                     | CLKINVX40M | 0.110 |   0.550 |   16.477 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK |  ^   | REF_SCAN_CLK__L3_N1                     | SDFFRQX2M  | 0.002 |   0.551 |   16.479 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q  |  v   | U0_SYS_CTRL/U0_CTRL_RX/current_state[3] | SDFFRQX2M  | 0.539 |   1.090 |   17.017 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/D                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/current_state[3] | NOR4X1M    | 0.000 |   1.090 |   17.018 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.706 |   1.796 |   17.723 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.796 |   17.724 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.282 |   2.078 |   18.006 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   2.079 |   18.006 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.291 |   2.370 |   18.297 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   2.370 |   18.297 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.714 |   3.084 |   19.011 | 
     | U0_RegFile/U165/B                              |  ^   | FE_OFN23_RF_Address_0_                  | AND2X2M    | 0.015 |   3.099 |   19.026 | 
     | U0_RegFile/U165/Y                              |  ^   | U0_RegFile/n153                         | AND2X2M    | 0.296 |   3.395 |   19.322 | 
     | U0_RegFile/U156/B                              |  ^   | U0_RegFile/n153                         | NAND2X2M   | 0.000 |   3.395 |   19.323 | 
     | U0_RegFile/U156/Y                              |  v   | U0_RegFile/n175                         | NAND2X2M   | 0.301 |   3.696 |   19.624 | 
     | U0_RegFile/U236/A1N                            |  v   | U0_RegFile/n175                         | OAI2BB2X1M | 0.001 |   3.697 |   19.625 | 
     | U0_RegFile/U236/Y                              |  v   | U0_RegFile/n265                         | OAI2BB2X1M | 0.331 |   4.028 |   19.955 | 
     | U0_RegFile/regArr_reg[9][5]/D                  |  v   | U0_RegFile/n265                         | SDFFRQX2M  | 0.000 |   4.028 |   19.955 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                |      |                     |            |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK             |            |       |   0.000 |  -15.927 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK             | CLKINVX40M | 0.000 |   0.000 |  -15.927 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0      | CLKINVX40M | 0.038 |   0.038 |  -15.890 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.039 |  -15.888 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0      | CLKINVX32M | 0.030 |   0.069 |  -15.859 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0      | MX2X4M     | 0.000 |   0.069 |  -15.858 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK        | MX2X4M     | 0.162 |   0.231 |  -15.696 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK        | CLKBUFX32M | 0.000 |   0.231 |  -15.696 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M | 0.138 |   0.369 |  -15.558 | 
     | REF_SCAN_CLK__L2_I0/A          |  ^   | REF_SCAN_CLK__L1_N0 | CLKINVX40M | 0.001 |   0.370 |  -15.557 | 
     | REF_SCAN_CLK__L2_I0/Y          |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.068 |   0.438 |  -15.490 | 
     | REF_SCAN_CLK__L3_I0/A          |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.003 |   0.441 |  -15.487 | 
     | REF_SCAN_CLK__L3_I0/Y          |  ^   | REF_SCAN_CLK__L3_N0 | CLKINVX40M | 0.109 |   0.550 |  -15.378 | 
     | U0_RegFile/regArr_reg[9][5]/CK |  ^   | REF_SCAN_CLK__L3_N0 | SDFFRQX2M  | 0.004 |   0.554 |  -15.374 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin U0_RegFile/regArr_reg[1][1]/CK 
Endpoint:   U0_RegFile/regArr_reg[1][1]/D                 (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q (v) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.555
- Setup                         0.399
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.956
- Arrival Time                  4.028
= Slack Time                   15.928
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.928 | 
     | REF_CLK__L1_I0/A                               |  ^   | REF_CLK                                 | CLKINVX40M | 0.000 |   0.000 |   15.928 | 
     | REF_CLK__L1_I0/Y                               |  v   | REF_CLK__L1_N0                          | CLKINVX40M | 0.038 |   0.038 |   15.966 | 
     | REF_CLK__L2_I0/A                               |  v   | REF_CLK__L1_N0                          | CLKINVX32M | 0.001 |   0.039 |   15.967 | 
     | REF_CLK__L2_I0/Y                               |  ^   | REF_CLK__L2_N0                          | CLKINVX32M | 0.030 |   0.069 |   15.997 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK__L2_N0                          | MX2X4M     | 0.000 |   0.069 |   15.997 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | MX2X4M     | 0.162 |   0.231 |   16.159 | 
     | REF_SCAN_CLK__L1_I0/A                          |  ^   | REF_SCAN_CLK                            | CLKBUFX32M | 0.000 |   0.231 |   16.159 | 
     | REF_SCAN_CLK__L1_I0/Y                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKBUFX32M | 0.138 |   0.369 |   16.297 | 
     | REF_SCAN_CLK__L2_I0/A                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKINVX40M | 0.001 |   0.370 |   16.298 | 
     | REF_SCAN_CLK__L2_I0/Y                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.068 |   0.438 |   16.366 | 
     | REF_SCAN_CLK__L3_I1/A                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.002 |   0.440 |   16.368 | 
     | REF_SCAN_CLK__L3_I1/Y                          |  ^   | REF_SCAN_CLK__L3_N1                     | CLKINVX40M | 0.110 |   0.550 |   16.477 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK |  ^   | REF_SCAN_CLK__L3_N1                     | SDFFRQX2M  | 0.002 |   0.551 |   16.479 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q  |  v   | U0_SYS_CTRL/U0_CTRL_RX/current_state[3] | SDFFRQX2M  | 0.539 |   1.090 |   17.018 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/D                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/current_state[3] | NOR4X1M    | 0.000 |   1.090 |   17.018 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.706 |   1.796 |   17.724 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.796 |   17.724 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.282 |   2.078 |   18.006 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   2.079 |   18.006 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.291 |   2.370 |   18.297 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   2.370 |   18.298 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.714 |   3.084 |   19.011 | 
     | U0_RegFile/U166/B                              |  ^   | FE_OFN23_RF_Address_0_                  | AND2X2M    | 0.016 |   3.099 |   19.027 | 
     | U0_RegFile/U166/Y                              |  ^   | U0_RegFile/n165                         | AND2X2M    | 0.303 |   3.402 |   19.330 | 
     | U0_RegFile/U161/A                              |  ^   | U0_RegFile/n165                         | NAND2X2M   | 0.000 |   3.402 |   19.330 | 
     | U0_RegFile/U161/Y                              |  v   | U0_RegFile/n164                         | NAND2X2M   | 0.293 |   3.696 |   19.623 | 
     | U0_RegFile/U301/A1N                            |  v   | U0_RegFile/n164                         | OAI2BB2X1M | 0.001 |   3.697 |   19.624 | 
     | U0_RegFile/U301/Y                              |  v   | U0_RegFile/n197                         | OAI2BB2X1M | 0.331 |   4.028 |   19.956 | 
     | U0_RegFile/regArr_reg[1][1]/D                  |  v   | U0_RegFile/n197                         | SDFFRQX2M  | 0.000 |   4.028 |   19.956 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                |      |                     |            |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK             |            |       |   0.000 |  -15.928 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK             | CLKINVX40M | 0.000 |   0.000 |  -15.928 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0      | CLKINVX40M | 0.038 |   0.038 |  -15.890 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.039 |  -15.889 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0      | CLKINVX32M | 0.030 |   0.069 |  -15.859 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0      | MX2X4M     | 0.000 |   0.069 |  -15.858 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK        | MX2X4M     | 0.162 |   0.231 |  -15.696 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK        | CLKBUFX32M | 0.000 |   0.231 |  -15.696 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M | 0.138 |   0.369 |  -15.559 | 
     | REF_SCAN_CLK__L2_I0/A          |  ^   | REF_SCAN_CLK__L1_N0 | CLKINVX40M | 0.001 |   0.370 |  -15.558 | 
     | REF_SCAN_CLK__L2_I0/Y          |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.068 |   0.438 |  -15.490 | 
     | REF_SCAN_CLK__L3_I1/A          |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.002 |   0.440 |  -15.488 | 
     | REF_SCAN_CLK__L3_I1/Y          |  ^   | REF_SCAN_CLK__L3_N1 | CLKINVX40M | 0.110 |   0.550 |  -15.378 | 
     | U0_RegFile/regArr_reg[1][1]/CK |  ^   | REF_SCAN_CLK__L3_N1 | SDFFRQX2M  | 0.005 |   0.555 |  -15.373 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin U0_RegFile/regArr_reg[9][4]/CK 
Endpoint:   U0_RegFile/regArr_reg[9][4]/D                 (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q (v) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.555
- Setup                         0.398
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.957
- Arrival Time                  4.028
= Slack Time                   15.929
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.929 | 
     | REF_CLK__L1_I0/A                               |  ^   | REF_CLK                                 | CLKINVX40M | 0.000 |   0.000 |   15.929 | 
     | REF_CLK__L1_I0/Y                               |  v   | REF_CLK__L1_N0                          | CLKINVX40M | 0.038 |   0.038 |   15.967 | 
     | REF_CLK__L2_I0/A                               |  v   | REF_CLK__L1_N0                          | CLKINVX32M | 0.001 |   0.039 |   15.968 | 
     | REF_CLK__L2_I0/Y                               |  ^   | REF_CLK__L2_N0                          | CLKINVX32M | 0.030 |   0.069 |   15.998 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK__L2_N0                          | MX2X4M     | 0.000 |   0.069 |   15.998 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | MX2X4M     | 0.162 |   0.231 |   16.160 | 
     | REF_SCAN_CLK__L1_I0/A                          |  ^   | REF_SCAN_CLK                            | CLKBUFX32M | 0.000 |   0.231 |   16.160 | 
     | REF_SCAN_CLK__L1_I0/Y                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKBUFX32M | 0.138 |   0.369 |   16.298 | 
     | REF_SCAN_CLK__L2_I0/A                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKINVX40M | 0.001 |   0.370 |   16.299 | 
     | REF_SCAN_CLK__L2_I0/Y                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.068 |   0.438 |   16.367 | 
     | REF_SCAN_CLK__L3_I1/A                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.002 |   0.440 |   16.369 | 
     | REF_SCAN_CLK__L3_I1/Y                          |  ^   | REF_SCAN_CLK__L3_N1                     | CLKINVX40M | 0.110 |   0.550 |   16.478 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK |  ^   | REF_SCAN_CLK__L3_N1                     | SDFFRQX2M  | 0.002 |   0.551 |   16.480 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q  |  v   | U0_SYS_CTRL/U0_CTRL_RX/current_state[3] | SDFFRQX2M  | 0.539 |   1.090 |   17.019 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/D                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/current_state[3] | NOR4X1M    | 0.000 |   1.090 |   17.019 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.706 |   1.796 |   17.725 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.796 |   17.725 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.282 |   2.078 |   18.007 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   2.079 |   18.007 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.291 |   2.370 |   18.298 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   2.370 |   18.299 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.714 |   3.084 |   19.012 | 
     | U0_RegFile/U165/B                              |  ^   | FE_OFN23_RF_Address_0_                  | AND2X2M    | 0.015 |   3.099 |   19.028 | 
     | U0_RegFile/U165/Y                              |  ^   | U0_RegFile/n153                         | AND2X2M    | 0.296 |   3.395 |   19.324 | 
     | U0_RegFile/U156/B                              |  ^   | U0_RegFile/n153                         | NAND2X2M   | 0.000 |   3.395 |   19.324 | 
     | U0_RegFile/U156/Y                              |  v   | U0_RegFile/n175                         | NAND2X2M   | 0.301 |   3.696 |   19.625 | 
     | U0_RegFile/U235/A1N                            |  v   | U0_RegFile/n175                         | OAI2BB2X1M | 0.001 |   3.697 |   19.626 | 
     | U0_RegFile/U235/Y                              |  v   | U0_RegFile/n264                         | OAI2BB2X1M | 0.331 |   4.028 |   19.957 | 
     | U0_RegFile/regArr_reg[9][4]/D                  |  v   | U0_RegFile/n264                         | SDFFRQX2M  | 0.000 |   4.028 |   19.957 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                |      |                     |            |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK             |            |       |   0.000 |  -15.929 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK             | CLKINVX40M | 0.000 |   0.000 |  -15.929 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0      | CLKINVX40M | 0.038 |   0.038 |  -15.891 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.039 |  -15.890 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0      | CLKINVX32M | 0.030 |   0.069 |  -15.860 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0      | MX2X4M     | 0.000 |   0.069 |  -15.859 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK        | MX2X4M     | 0.162 |   0.231 |  -15.697 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK        | CLKBUFX32M | 0.000 |   0.231 |  -15.697 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M | 0.138 |   0.369 |  -15.560 | 
     | REF_SCAN_CLK__L2_I0/A          |  ^   | REF_SCAN_CLK__L1_N0 | CLKINVX40M | 0.001 |   0.370 |  -15.559 | 
     | REF_SCAN_CLK__L2_I0/Y          |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.068 |   0.438 |  -15.491 | 
     | REF_SCAN_CLK__L3_I0/A          |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.003 |   0.441 |  -15.488 | 
     | REF_SCAN_CLK__L3_I0/Y          |  ^   | REF_SCAN_CLK__L3_N0 | CLKINVX40M | 0.109 |   0.550 |  -15.379 | 
     | U0_RegFile/regArr_reg[9][4]/CK |  ^   | REF_SCAN_CLK__L3_N0 | SDFFRQX2M  | 0.005 |   0.555 |  -15.374 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin U0_RegFile/regArr_reg[13][2]/CK 
Endpoint:   U0_RegFile/regArr_reg[13][2]/D                (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q (v) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.554
- Setup                         0.402
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.952
- Arrival Time                  4.021
= Slack Time                   15.930
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.930 | 
     | REF_CLK__L1_I0/A                               |  ^   | REF_CLK                                 | CLKINVX40M | 0.000 |   0.000 |   15.931 | 
     | REF_CLK__L1_I0/Y                               |  v   | REF_CLK__L1_N0                          | CLKINVX40M | 0.038 |   0.038 |   15.968 | 
     | REF_CLK__L2_I0/A                               |  v   | REF_CLK__L1_N0                          | CLKINVX32M | 0.001 |   0.039 |   15.970 | 
     | REF_CLK__L2_I0/Y                               |  ^   | REF_CLK__L2_N0                          | CLKINVX32M | 0.030 |   0.069 |   15.999 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK__L2_N0                          | MX2X4M     | 0.000 |   0.069 |   16.000 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | MX2X4M     | 0.162 |   0.231 |   16.162 | 
     | REF_SCAN_CLK__L1_I0/A                          |  ^   | REF_SCAN_CLK                            | CLKBUFX32M | 0.000 |   0.231 |   16.162 | 
     | REF_SCAN_CLK__L1_I0/Y                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKBUFX32M | 0.138 |   0.369 |   16.299 | 
     | REF_SCAN_CLK__L2_I0/A                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKINVX40M | 0.001 |   0.370 |   16.300 | 
     | REF_SCAN_CLK__L2_I0/Y                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.068 |   0.438 |   16.368 | 
     | REF_SCAN_CLK__L3_I1/A                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.002 |   0.440 |   16.370 | 
     | REF_SCAN_CLK__L3_I1/Y                          |  ^   | REF_SCAN_CLK__L3_N1                     | CLKINVX40M | 0.110 |   0.550 |   16.480 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK |  ^   | REF_SCAN_CLK__L3_N1                     | SDFFRQX2M  | 0.002 |   0.551 |   16.481 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q  |  v   | U0_SYS_CTRL/U0_CTRL_RX/current_state[3] | SDFFRQX2M  | 0.539 |   1.090 |   17.020 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/D                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/current_state[3] | NOR4X1M    | 0.000 |   1.090 |   17.020 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.706 |   1.796 |   17.726 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.796 |   17.726 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.282 |   2.078 |   18.009 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   2.079 |   18.009 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.291 |   2.370 |   18.300 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   2.370 |   18.300 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.714 |   3.084 |   19.014 | 
     | U0_RegFile/U165/B                              |  ^   | FE_OFN23_RF_Address_0_                  | AND2X2M    | 0.015 |   3.099 |   19.029 | 
     | U0_RegFile/U165/Y                              |  ^   | U0_RegFile/n153                         | AND2X2M    | 0.296 |   3.395 |   19.325 | 
     | U0_RegFile/U150/A                              |  ^   | U0_RegFile/n153                         | NAND2X2M   | 0.000 |   3.395 |   19.325 | 
     | U0_RegFile/U150/Y                              |  v   | U0_RegFile/n152                         | NAND2X2M   | 0.294 |   3.689 |   19.619 | 
     | U0_RegFile/U370/A1N                            |  v   | U0_RegFile/n152                         | OAI2BB2X1M | 0.001 |   3.689 |   19.620 | 
     | U0_RegFile/U370/Y                              |  v   | U0_RegFile/n294                         | OAI2BB2X1M | 0.332 |   4.021 |   19.952 | 
     | U0_RegFile/regArr_reg[13][2]/D                 |  v   | U0_RegFile/n294                         | SDFFRQX2M  | 0.000 |   4.021 |   19.952 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                     |            |       |  Time   |   Time   | 
     |---------------------------------+------+---------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK             |            |       |   0.000 |  -15.930 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK             | CLKINVX40M | 0.000 |   0.000 |  -15.930 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0      | CLKINVX40M | 0.038 |   0.038 |  -15.893 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.039 |  -15.891 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0      | CLKINVX32M | 0.030 |   0.069 |  -15.861 | 
     | U0_mux2X1/U1/A                  |  ^   | REF_CLK__L2_N0      | MX2X4M     | 0.000 |   0.069 |  -15.861 | 
     | U0_mux2X1/U1/Y                  |  ^   | REF_SCAN_CLK        | MX2X4M     | 0.162 |   0.231 |  -15.699 | 
     | REF_SCAN_CLK__L1_I0/A           |  ^   | REF_SCAN_CLK        | CLKBUFX32M | 0.000 |   0.231 |  -15.699 | 
     | REF_SCAN_CLK__L1_I0/Y           |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M | 0.138 |   0.369 |  -15.561 | 
     | REF_SCAN_CLK__L2_I0/A           |  ^   | REF_SCAN_CLK__L1_N0 | CLKINVX40M | 0.001 |   0.370 |  -15.560 | 
     | REF_SCAN_CLK__L2_I0/Y           |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.068 |   0.438 |  -15.492 | 
     | REF_SCAN_CLK__L3_I0/A           |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.003 |   0.441 |  -15.490 | 
     | REF_SCAN_CLK__L3_I0/Y           |  ^   | REF_SCAN_CLK__L3_N0 | CLKINVX40M | 0.109 |   0.550 |  -15.381 | 
     | U0_RegFile/regArr_reg[13][2]/CK |  ^   | REF_SCAN_CLK__L3_N0 | SDFFRQX2M  | 0.004 |   0.554 |  -15.376 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin U0_RegFile/regArr_reg[11][3]/CK 
Endpoint:   U0_RegFile/regArr_reg[11][3]/D                (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q (v) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.553
- Setup                         0.402
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.951
- Arrival Time                  4.020
= Slack Time                   15.931
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.931 | 
     | REF_CLK__L1_I0/A                               |  ^   | REF_CLK                                 | CLKINVX40M | 0.000 |   0.000 |   15.931 | 
     | REF_CLK__L1_I0/Y                               |  v   | REF_CLK__L1_N0                          | CLKINVX40M | 0.038 |   0.038 |   15.969 | 
     | REF_CLK__L2_I0/A                               |  v   | REF_CLK__L1_N0                          | CLKINVX32M | 0.001 |   0.039 |   15.970 | 
     | REF_CLK__L2_I0/Y                               |  ^   | REF_CLK__L2_N0                          | CLKINVX32M | 0.030 |   0.069 |   16.000 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK__L2_N0                          | MX2X4M     | 0.000 |   0.069 |   16.000 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | MX2X4M     | 0.162 |   0.231 |   16.162 | 
     | REF_SCAN_CLK__L1_I0/A                          |  ^   | REF_SCAN_CLK                            | CLKBUFX32M | 0.000 |   0.231 |   16.162 | 
     | REF_SCAN_CLK__L1_I0/Y                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKBUFX32M | 0.138 |   0.369 |   16.300 | 
     | REF_SCAN_CLK__L2_I0/A                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKINVX40M | 0.001 |   0.370 |   16.301 | 
     | REF_SCAN_CLK__L2_I0/Y                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.068 |   0.438 |   16.369 | 
     | REF_SCAN_CLK__L3_I1/A                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.002 |   0.440 |   16.371 | 
     | REF_SCAN_CLK__L3_I1/Y                          |  ^   | REF_SCAN_CLK__L3_N1                     | CLKINVX40M | 0.110 |   0.550 |   16.481 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK |  ^   | REF_SCAN_CLK__L3_N1                     | SDFFRQX2M  | 0.002 |   0.551 |   16.482 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q  |  v   | U0_SYS_CTRL/U0_CTRL_RX/current_state[3] | SDFFRQX2M  | 0.539 |   1.090 |   17.021 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/D                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/current_state[3] | NOR4X1M    | 0.000 |   1.090 |   17.021 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.706 |   1.796 |   17.727 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.796 |   17.727 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.282 |   2.078 |   18.009 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   2.079 |   18.010 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.291 |   2.370 |   18.301 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   2.370 |   18.301 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.714 |   3.084 |   19.015 | 
     | U0_RegFile/U165/B                              |  ^   | FE_OFN23_RF_Address_0_                  | AND2X2M    | 0.015 |   3.099 |   19.030 | 
     | U0_RegFile/U165/Y                              |  ^   | U0_RegFile/n153                         | AND2X2M    | 0.296 |   3.395 |   19.326 | 
     | U0_RegFile/U158/B                              |  ^   | U0_RegFile/n153                         | NAND2X2M   | 0.000 |   3.395 |   19.326 | 
     | U0_RegFile/U158/Y                              |  v   | U0_RegFile/n177                         | NAND2X2M   | 0.286 |   3.681 |   19.612 | 
     | U0_RegFile/U263/A1N                            |  v   | U0_RegFile/n177                         | OAI2BB2X1M | 0.001 |   3.682 |   19.613 | 
     | U0_RegFile/U263/Y                              |  v   | U0_RegFile/n279                         | OAI2BB2X1M | 0.338 |   4.020 |   19.951 | 
     | U0_RegFile/regArr_reg[11][3]/D                 |  v   | U0_RegFile/n279                         | SDFFRQX2M  | 0.000 |   4.020 |   19.951 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                     |            |       |  Time   |   Time   | 
     |---------------------------------+------+---------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK             |            |       |   0.000 |  -15.931 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK             | CLKINVX40M | 0.000 |   0.000 |  -15.931 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0      | CLKINVX40M | 0.038 |   0.038 |  -15.893 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.039 |  -15.892 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0      | CLKINVX32M | 0.030 |   0.069 |  -15.862 | 
     | U0_mux2X1/U1/A                  |  ^   | REF_CLK__L2_N0      | MX2X4M     | 0.000 |   0.069 |  -15.862 | 
     | U0_mux2X1/U1/Y                  |  ^   | REF_SCAN_CLK        | MX2X4M     | 0.162 |   0.231 |  -15.700 | 
     | REF_SCAN_CLK__L1_I0/A           |  ^   | REF_SCAN_CLK        | CLKBUFX32M | 0.000 |   0.231 |  -15.700 | 
     | REF_SCAN_CLK__L1_I0/Y           |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M | 0.138 |   0.369 |  -15.562 | 
     | REF_SCAN_CLK__L2_I0/A           |  ^   | REF_SCAN_CLK__L1_N0 | CLKINVX40M | 0.001 |   0.370 |  -15.561 | 
     | REF_SCAN_CLK__L2_I0/Y           |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.068 |   0.438 |  -15.493 | 
     | REF_SCAN_CLK__L3_I0/A           |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.003 |   0.441 |  -15.490 | 
     | REF_SCAN_CLK__L3_I0/Y           |  ^   | REF_SCAN_CLK__L3_N0 | CLKINVX40M | 0.109 |   0.550 |  -15.381 | 
     | U0_RegFile/regArr_reg[11][3]/CK |  ^   | REF_SCAN_CLK__L3_N0 | SDFFRQX2M  | 0.003 |   0.553 |  -15.378 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin U0_RegFile/regArr_reg[13][6]/CK 
Endpoint:   U0_RegFile/regArr_reg[13][6]/D                (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q (v) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.556
- Setup                         0.400
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.956
- Arrival Time                  4.024
= Slack Time                   15.932
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.932 | 
     | REF_CLK__L1_I0/A                               |  ^   | REF_CLK                                 | CLKINVX40M | 0.000 |   0.000 |   15.932 | 
     | REF_CLK__L1_I0/Y                               |  v   | REF_CLK__L1_N0                          | CLKINVX40M | 0.038 |   0.038 |   15.970 | 
     | REF_CLK__L2_I0/A                               |  v   | REF_CLK__L1_N0                          | CLKINVX32M | 0.001 |   0.039 |   15.971 | 
     | REF_CLK__L2_I0/Y                               |  ^   | REF_CLK__L2_N0                          | CLKINVX32M | 0.030 |   0.069 |   16.001 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK__L2_N0                          | MX2X4M     | 0.000 |   0.069 |   16.001 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | MX2X4M     | 0.162 |   0.231 |   16.163 | 
     | REF_SCAN_CLK__L1_I0/A                          |  ^   | REF_SCAN_CLK                            | CLKBUFX32M | 0.000 |   0.231 |   16.164 | 
     | REF_SCAN_CLK__L1_I0/Y                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKBUFX32M | 0.138 |   0.369 |   16.301 | 
     | REF_SCAN_CLK__L2_I0/A                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKINVX40M | 0.001 |   0.370 |   16.302 | 
     | REF_SCAN_CLK__L2_I0/Y                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.068 |   0.438 |   16.370 | 
     | REF_SCAN_CLK__L3_I1/A                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.002 |   0.440 |   16.372 | 
     | REF_SCAN_CLK__L3_I1/Y                          |  ^   | REF_SCAN_CLK__L3_N1                     | CLKINVX40M | 0.110 |   0.550 |   16.482 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK |  ^   | REF_SCAN_CLK__L3_N1                     | SDFFRQX2M  | 0.002 |   0.551 |   16.483 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q  |  v   | U0_SYS_CTRL/U0_CTRL_RX/current_state[3] | SDFFRQX2M  | 0.539 |   1.090 |   17.022 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/D                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/current_state[3] | NOR4X1M    | 0.000 |   1.090 |   17.022 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.706 |   1.796 |   17.728 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.796 |   17.728 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.282 |   2.078 |   18.010 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   2.079 |   18.011 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.291 |   2.370 |   18.302 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   2.370 |   18.302 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.714 |   3.084 |   19.016 | 
     | U0_RegFile/U165/B                              |  ^   | FE_OFN23_RF_Address_0_                  | AND2X2M    | 0.015 |   3.099 |   19.031 | 
     | U0_RegFile/U165/Y                              |  ^   | U0_RegFile/n153                         | AND2X2M    | 0.296 |   3.395 |   19.327 | 
     | U0_RegFile/U150/A                              |  ^   | U0_RegFile/n153                         | NAND2X2M   | 0.000 |   3.395 |   19.327 | 
     | U0_RegFile/U150/Y                              |  v   | U0_RegFile/n152                         | NAND2X2M   | 0.294 |   3.689 |   19.621 | 
     | U0_RegFile/U374/A1N                            |  v   | U0_RegFile/n152                         | OAI2BB2X1M | 0.001 |   3.690 |   19.622 | 
     | U0_RegFile/U374/Y                              |  v   | U0_RegFile/n298                         | OAI2BB2X1M | 0.334 |   4.024 |   19.956 | 
     | U0_RegFile/regArr_reg[13][6]/D                 |  v   | U0_RegFile/n298                         | SDFFRQX2M  | 0.000 |   4.024 |   19.956 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                 |      |                     |            |       |  Time   |   Time   | 
     |---------------------------------+------+---------------------+------------+-------+---------+----------| 
     | REF_CLK                         |  ^   | REF_CLK             |            |       |   0.000 |  -15.932 | 
     | REF_CLK__L1_I0/A                |  ^   | REF_CLK             | CLKINVX40M | 0.000 |   0.000 |  -15.932 | 
     | REF_CLK__L1_I0/Y                |  v   | REF_CLK__L1_N0      | CLKINVX40M | 0.038 |   0.038 |  -15.894 | 
     | REF_CLK__L2_I0/A                |  v   | REF_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.039 |  -15.893 | 
     | REF_CLK__L2_I0/Y                |  ^   | REF_CLK__L2_N0      | CLKINVX32M | 0.030 |   0.069 |  -15.863 | 
     | U0_mux2X1/U1/A                  |  ^   | REF_CLK__L2_N0      | MX2X4M     | 0.000 |   0.069 |  -15.863 | 
     | U0_mux2X1/U1/Y                  |  ^   | REF_SCAN_CLK        | MX2X4M     | 0.162 |   0.231 |  -15.701 | 
     | REF_SCAN_CLK__L1_I0/A           |  ^   | REF_SCAN_CLK        | CLKBUFX32M | 0.000 |   0.231 |  -15.701 | 
     | REF_SCAN_CLK__L1_I0/Y           |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M | 0.138 |   0.369 |  -15.563 | 
     | REF_SCAN_CLK__L2_I0/A           |  ^   | REF_SCAN_CLK__L1_N0 | CLKINVX40M | 0.001 |   0.370 |  -15.562 | 
     | REF_SCAN_CLK__L2_I0/Y           |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.068 |   0.438 |  -15.494 | 
     | REF_SCAN_CLK__L3_I1/A           |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.002 |   0.440 |  -15.492 | 
     | REF_SCAN_CLK__L3_I1/Y           |  ^   | REF_SCAN_CLK__L3_N1 | CLKINVX40M | 0.110 |   0.550 |  -15.383 | 
     | U0_RegFile/regArr_reg[13][6]/CK |  ^   | REF_SCAN_CLK__L3_N1 | SDFFRQX2M  | 0.007 |   0.556 |  -15.376 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin U0_RegFile/regArr_reg[5][1]/CK 
Endpoint:   U0_RegFile/regArr_reg[5][1]/D                 (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q (v) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.552
- Setup                         0.396
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.955
- Arrival Time                  4.023
= Slack Time                   15.933
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.933 | 
     | REF_CLK__L1_I0/A                               |  ^   | REF_CLK                                 | CLKINVX40M | 0.000 |   0.000 |   15.933 | 
     | REF_CLK__L1_I0/Y                               |  v   | REF_CLK__L1_N0                          | CLKINVX40M | 0.038 |   0.038 |   15.970 | 
     | REF_CLK__L2_I0/A                               |  v   | REF_CLK__L1_N0                          | CLKINVX32M | 0.001 |   0.039 |   15.972 | 
     | REF_CLK__L2_I0/Y                               |  ^   | REF_CLK__L2_N0                          | CLKINVX32M | 0.030 |   0.069 |   16.002 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK__L2_N0                          | MX2X4M     | 0.000 |   0.069 |   16.002 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | MX2X4M     | 0.162 |   0.231 |   16.164 | 
     | REF_SCAN_CLK__L1_I0/A                          |  ^   | REF_SCAN_CLK                            | CLKBUFX32M | 0.000 |   0.231 |   16.164 | 
     | REF_SCAN_CLK__L1_I0/Y                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKBUFX32M | 0.138 |   0.369 |   16.302 | 
     | REF_SCAN_CLK__L2_I0/A                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKINVX40M | 0.001 |   0.370 |   16.303 | 
     | REF_SCAN_CLK__L2_I0/Y                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.068 |   0.438 |   16.371 | 
     | REF_SCAN_CLK__L3_I1/A                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.002 |   0.440 |   16.372 | 
     | REF_SCAN_CLK__L3_I1/Y                          |  ^   | REF_SCAN_CLK__L3_N1                     | CLKINVX40M | 0.110 |   0.550 |   16.482 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK |  ^   | REF_SCAN_CLK__L3_N1                     | SDFFRQX2M  | 0.002 |   0.551 |   16.484 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q  |  v   | U0_SYS_CTRL/U0_CTRL_RX/current_state[3] | SDFFRQX2M  | 0.539 |   1.090 |   17.023 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/D                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/current_state[3] | NOR4X1M    | 0.000 |   1.090 |   17.023 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.706 |   1.796 |   17.729 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.796 |   17.729 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.282 |   2.078 |   18.011 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   2.079 |   18.011 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.291 |   2.370 |   18.302 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   2.370 |   18.302 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.714 |   3.084 |   19.016 | 
     | U0_RegFile/U166/B                              |  ^   | FE_OFN23_RF_Address_0_                  | AND2X2M    | 0.016 |   3.099 |   19.032 | 
     | U0_RegFile/U166/Y                              |  ^   | U0_RegFile/n165                         | AND2X2M    | 0.303 |   3.402 |   19.335 | 
     | U0_RegFile/U147/A                              |  ^   | U0_RegFile/n165                         | NAND2X2M   | 0.000 |   3.402 |   19.335 | 
     | U0_RegFile/U147/Y                              |  v   | U0_RegFile/n170                         | NAND2X2M   | 0.298 |   3.700 |   19.633 | 
     | U0_RegFile/U277/A1N                            |  v   | U0_RegFile/n170                         | OAI2BB2X1M | 0.001 |   3.701 |   19.633 | 
     | U0_RegFile/U277/Y                              |  v   | U0_RegFile/n229                         | OAI2BB2X1M | 0.322 |   4.023 |   19.955 | 
     | U0_RegFile/regArr_reg[5][1]/D                  |  v   | U0_RegFile/n229                         | SDFFRQX2M  | 0.000 |   4.023 |   19.955 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                |      |                     |            |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK             |            |       |   0.000 |  -15.933 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK             | CLKINVX40M | 0.000 |   0.000 |  -15.932 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0      | CLKINVX40M | 0.038 |   0.038 |  -15.895 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.039 |  -15.893 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0      | CLKINVX32M | 0.030 |   0.069 |  -15.864 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0      | MX2X4M     | 0.000 |   0.069 |  -15.863 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK        | MX2X4M     | 0.162 |   0.231 |  -15.701 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK        | CLKBUFX32M | 0.000 |   0.231 |  -15.701 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M | 0.138 |   0.369 |  -15.564 | 
     | REF_SCAN_CLK__L2_I0/A          |  ^   | REF_SCAN_CLK__L1_N0 | CLKINVX40M | 0.001 |   0.370 |  -15.563 | 
     | REF_SCAN_CLK__L2_I0/Y          |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.068 |   0.438 |  -15.495 | 
     | REF_SCAN_CLK__L3_I0/A          |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.003 |   0.441 |  -15.492 | 
     | REF_SCAN_CLK__L3_I0/Y          |  ^   | REF_SCAN_CLK__L3_N0 | CLKINVX40M | 0.109 |   0.550 |  -15.383 | 
     | U0_RegFile/regArr_reg[5][1]/CK |  ^   | REF_SCAN_CLK__L3_N0 | SDFFRQX2M  | 0.002 |   0.552 |  -15.381 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin U0_RegFile/regArr_reg[9][1]/CK 
Endpoint:   U0_RegFile/regArr_reg[9][1]/D                 (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q (v) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.555
- Setup                         0.397
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.958
- Arrival Time                  4.025
= Slack Time                   15.933
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.933 | 
     | REF_CLK__L1_I0/A                               |  ^   | REF_CLK                                 | CLKINVX40M | 0.000 |   0.000 |   15.933 | 
     | REF_CLK__L1_I0/Y                               |  v   | REF_CLK__L1_N0                          | CLKINVX40M | 0.038 |   0.038 |   15.971 | 
     | REF_CLK__L2_I0/A                               |  v   | REF_CLK__L1_N0                          | CLKINVX32M | 0.001 |   0.039 |   15.972 | 
     | REF_CLK__L2_I0/Y                               |  ^   | REF_CLK__L2_N0                          | CLKINVX32M | 0.030 |   0.069 |   16.002 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK__L2_N0                          | MX2X4M     | 0.000 |   0.069 |   16.002 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | MX2X4M     | 0.162 |   0.231 |   16.164 | 
     | REF_SCAN_CLK__L1_I0/A                          |  ^   | REF_SCAN_CLK                            | CLKBUFX32M | 0.000 |   0.231 |   16.164 | 
     | REF_SCAN_CLK__L1_I0/Y                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKBUFX32M | 0.138 |   0.369 |   16.302 | 
     | REF_SCAN_CLK__L2_I0/A                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKINVX40M | 0.001 |   0.370 |   16.303 | 
     | REF_SCAN_CLK__L2_I0/Y                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.068 |   0.438 |   16.371 | 
     | REF_SCAN_CLK__L3_I1/A                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.002 |   0.440 |   16.373 | 
     | REF_SCAN_CLK__L3_I1/Y                          |  ^   | REF_SCAN_CLK__L3_N1                     | CLKINVX40M | 0.110 |   0.550 |   16.483 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK |  ^   | REF_SCAN_CLK__L3_N1                     | SDFFRQX2M  | 0.002 |   0.551 |   16.484 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q  |  v   | U0_SYS_CTRL/U0_CTRL_RX/current_state[3] | SDFFRQX2M  | 0.539 |   1.090 |   17.023 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/D                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/current_state[3] | NOR4X1M    | 0.000 |   1.090 |   17.023 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.706 |   1.796 |   17.729 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.796 |   17.729 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.282 |   2.078 |   18.011 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   2.079 |   18.011 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.291 |   2.370 |   18.303 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   2.370 |   18.303 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.714 |   3.084 |   19.017 | 
     | U0_RegFile/U165/B                              |  ^   | FE_OFN23_RF_Address_0_                  | AND2X2M    | 0.015 |   3.099 |   19.032 | 
     | U0_RegFile/U165/Y                              |  ^   | U0_RegFile/n153                         | AND2X2M    | 0.296 |   3.395 |   19.328 | 
     | U0_RegFile/U156/B                              |  ^   | U0_RegFile/n153                         | NAND2X2M   | 0.000 |   3.395 |   19.328 | 
     | U0_RegFile/U156/Y                              |  v   | U0_RegFile/n175                         | NAND2X2M   | 0.301 |   3.696 |   19.629 | 
     | U0_RegFile/U232/A1N                            |  v   | U0_RegFile/n175                         | OAI2BB2X1M | 0.001 |   3.697 |   19.630 | 
     | U0_RegFile/U232/Y                              |  v   | U0_RegFile/n261                         | OAI2BB2X1M | 0.328 |   4.025 |   19.958 | 
     | U0_RegFile/regArr_reg[9][1]/D                  |  v   | U0_RegFile/n261                         | SDFFRQX2M  | 0.000 |   4.025 |   19.958 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                |      |                     |            |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK             |            |       |   0.000 |  -15.933 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK             | CLKINVX40M | 0.000 |   0.000 |  -15.933 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0      | CLKINVX40M | 0.038 |   0.038 |  -15.895 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.039 |  -15.894 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0      | CLKINVX32M | 0.030 |   0.069 |  -15.864 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0      | MX2X4M     | 0.000 |   0.069 |  -15.864 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK        | MX2X4M     | 0.162 |   0.231 |  -15.702 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK        | CLKBUFX32M | 0.000 |   0.231 |  -15.702 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M | 0.138 |   0.369 |  -15.564 | 
     | REF_SCAN_CLK__L2_I0/A          |  ^   | REF_SCAN_CLK__L1_N0 | CLKINVX40M | 0.001 |   0.370 |  -15.563 | 
     | REF_SCAN_CLK__L2_I0/Y          |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.068 |   0.438 |  -15.495 | 
     | REF_SCAN_CLK__L3_I0/A          |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.003 |   0.441 |  -15.492 | 
     | REF_SCAN_CLK__L3_I0/Y          |  ^   | REF_SCAN_CLK__L3_N0 | CLKINVX40M | 0.109 |   0.550 |  -15.383 | 
     | U0_RegFile/regArr_reg[9][1]/CK |  ^   | REF_SCAN_CLK__L3_N0 | SDFFRQX2M  | 0.005 |   0.554 |  -15.378 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin U0_RegFile/regArr_reg[9][6]/CK 
Endpoint:   U0_RegFile/regArr_reg[9][6]/D                 (v) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q (v) triggered by  
leading edge of 'REF_CLK'
Path Groups: {reg2reg}
Analysis View: func_setup_analysis_view
Other End Arrival Time          0.554
- Setup                         0.397
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.957
- Arrival Time                  4.024
= Slack Time                   15.933
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Pin                       | Edge |                   Net                   |    Cell    | Delay | Arrival | Required | 
     |                                                |      |                                         |            |       |  Time   |   Time   | 
     |------------------------------------------------+------+-----------------------------------------+------------+-------+---------+----------| 
     | REF_CLK                                        |  ^   | REF_CLK                                 |            |       |   0.000 |   15.933 | 
     | REF_CLK__L1_I0/A                               |  ^   | REF_CLK                                 | CLKINVX40M | 0.000 |   0.000 |   15.933 | 
     | REF_CLK__L1_I0/Y                               |  v   | REF_CLK__L1_N0                          | CLKINVX40M | 0.038 |   0.038 |   15.971 | 
     | REF_CLK__L2_I0/A                               |  v   | REF_CLK__L1_N0                          | CLKINVX32M | 0.001 |   0.039 |   15.972 | 
     | REF_CLK__L2_I0/Y                               |  ^   | REF_CLK__L2_N0                          | CLKINVX32M | 0.030 |   0.069 |   16.002 | 
     | U0_mux2X1/U1/A                                 |  ^   | REF_CLK__L2_N0                          | MX2X4M     | 0.000 |   0.069 |   16.002 | 
     | U0_mux2X1/U1/Y                                 |  ^   | REF_SCAN_CLK                            | MX2X4M     | 0.162 |   0.231 |   16.164 | 
     | REF_SCAN_CLK__L1_I0/A                          |  ^   | REF_SCAN_CLK                            | CLKBUFX32M | 0.000 |   0.231 |   16.164 | 
     | REF_SCAN_CLK__L1_I0/Y                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKBUFX32M | 0.138 |   0.369 |   16.302 | 
     | REF_SCAN_CLK__L2_I0/A                          |  ^   | REF_SCAN_CLK__L1_N0                     | CLKINVX40M | 0.001 |   0.370 |   16.303 | 
     | REF_SCAN_CLK__L2_I0/Y                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.068 |   0.438 |   16.371 | 
     | REF_SCAN_CLK__L3_I1/A                          |  v   | REF_SCAN_CLK__L2_N0                     | CLKINVX40M | 0.002 |   0.440 |   16.373 | 
     | REF_SCAN_CLK__L3_I1/Y                          |  ^   | REF_SCAN_CLK__L3_N1                     | CLKINVX40M | 0.110 |   0.550 |   16.483 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/CK |  ^   | REF_SCAN_CLK__L3_N1                     | SDFFRQX2M  | 0.002 |   0.551 |   16.484 | 
     | U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]/Q  |  v   | U0_SYS_CTRL/U0_CTRL_RX/current_state[3] | SDFFRQX2M  | 0.539 |   1.090 |   17.023 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/D                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/current_state[3] | NOR4X1M    | 0.000 |   1.090 |   17.023 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U40/Y                   |  ^   | RF_RdEn                                 | NOR4X1M    | 0.706 |   1.796 |   17.729 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/B                   |  ^   | RF_RdEn                                 | NOR2X2M    | 0.000 |   1.796 |   17.729 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U49/Y                   |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | NOR2X2M    | 0.282 |   2.078 |   18.011 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/A0                  |  v   | U0_SYS_CTRL/U0_CTRL_RX/n85              | OAI21X1M   | 0.000 |   2.078 |   18.012 | 
     | U0_SYS_CTRL/U0_CTRL_RX/U74/Y                   |  ^   | RF_Address[0]                           | OAI21X1M   | 0.291 |   2.370 |   18.303 | 
     | FE_OFC23_RF_Address_0_/A                       |  ^   | RF_Address[0]                           | BUFX8M     | 0.000 |   2.370 |   18.303 | 
     | FE_OFC23_RF_Address_0_/Y                       |  ^   | FE_OFN23_RF_Address_0_                  | BUFX8M     | 0.714 |   3.084 |   19.017 | 
     | U0_RegFile/U165/B                              |  ^   | FE_OFN23_RF_Address_0_                  | AND2X2M    | 0.015 |   3.099 |   19.032 | 
     | U0_RegFile/U165/Y                              |  ^   | U0_RegFile/n153                         | AND2X2M    | 0.296 |   3.395 |   19.328 | 
     | U0_RegFile/U156/B                              |  ^   | U0_RegFile/n153                         | NAND2X2M   | 0.000 |   3.395 |   19.328 | 
     | U0_RegFile/U156/Y                              |  v   | U0_RegFile/n175                         | NAND2X2M   | 0.301 |   3.696 |   19.629 | 
     | U0_RegFile/U237/A1N                            |  v   | U0_RegFile/n175                         | OAI2BB2X1M | 0.001 |   3.697 |   19.630 | 
     | U0_RegFile/U237/Y                              |  v   | U0_RegFile/n266                         | OAI2BB2X1M | 0.327 |   4.024 |   19.957 | 
     | U0_RegFile/regArr_reg[9][6]/D                  |  v   | U0_RegFile/n266                         | SDFFRQX2M  | 0.000 |   4.024 |   19.957 | 
     +-------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |         Net         |    Cell    | Delay | Arrival | Required | 
     |                                |      |                     |            |       |  Time   |   Time   | 
     |--------------------------------+------+---------------------+------------+-------+---------+----------| 
     | REF_CLK                        |  ^   | REF_CLK             |            |       |   0.000 |  -15.933 | 
     | REF_CLK__L1_I0/A               |  ^   | REF_CLK             | CLKINVX40M | 0.000 |   0.000 |  -15.933 | 
     | REF_CLK__L1_I0/Y               |  v   | REF_CLK__L1_N0      | CLKINVX40M | 0.038 |   0.038 |  -15.895 | 
     | REF_CLK__L2_I0/A               |  v   | REF_CLK__L1_N0      | CLKINVX32M | 0.001 |   0.039 |  -15.894 | 
     | REF_CLK__L2_I0/Y               |  ^   | REF_CLK__L2_N0      | CLKINVX32M | 0.030 |   0.069 |  -15.864 | 
     | U0_mux2X1/U1/A                 |  ^   | REF_CLK__L2_N0      | MX2X4M     | 0.000 |   0.069 |  -15.864 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK        | MX2X4M     | 0.162 |   0.231 |  -15.702 | 
     | REF_SCAN_CLK__L1_I0/A          |  ^   | REF_SCAN_CLK        | CLKBUFX32M | 0.000 |   0.231 |  -15.702 | 
     | REF_SCAN_CLK__L1_I0/Y          |  ^   | REF_SCAN_CLK__L1_N0 | CLKBUFX32M | 0.138 |   0.369 |  -15.564 | 
     | REF_SCAN_CLK__L2_I0/A          |  ^   | REF_SCAN_CLK__L1_N0 | CLKINVX40M | 0.001 |   0.370 |  -15.563 | 
     | REF_SCAN_CLK__L2_I0/Y          |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.068 |   0.438 |  -15.495 | 
     | REF_SCAN_CLK__L3_I0/A          |  v   | REF_SCAN_CLK__L2_N0 | CLKINVX40M | 0.003 |   0.441 |  -15.492 | 
     | REF_SCAN_CLK__L3_I0/Y          |  ^   | REF_SCAN_CLK__L3_N0 | CLKINVX40M | 0.109 |   0.550 |  -15.383 | 
     | U0_RegFile/regArr_reg[9][6]/CK |  ^   | REF_SCAN_CLK__L3_N0 | SDFFRQX2M  | 0.004 |   0.554 |  -15.379 | 
     +-------------------------------------------------------------------------------------------------------+ 

