$date
	Thu Jun 05 14:49:32 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module and_tb $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module dut $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#10
1#
1%
#20
0#
0%
1"
1$
#30
1!
1#
1%
#40
0!
0"
0$
#50
1!
1"
1$
#60
0!
0#
0%
0"
0$
#70
1!
1#
1%
1"
1$
#170
