##########################################################################################################
#File: vxor_viCase-2.txt
#Brief: Test Configuration VLEN=SEW,LMUL=1,VL=1 : spills of V[vd=0]
#Details:
##########################################################################################################

#Input:

VS2:8
VIMM:-1
XLEN:64
SEW:32
LMUL:8
VD:0
VSTART:0
VLEN:32
VL:8
VM:1

V0	[55|55|55|55]
V1	[55|55|55|55]
V2	[55|55|55|55]
V3	[55|55|55|55]
V4	[55|55|55|55]
V5	[55|55|55|55]
V6	[55|55|55|55]
V7	[55|55|55|55]
V8	[00|00|00|00]
V9	[00|00|00|00]
V10	[00|00|00|00]
V11	[00|00|00|00]
V12	[00|00|00|00]
V13	[00|00|00|00]
V14	[00|00|00|00]
V15	[00|00|00|00]
V16	[01|01|01|01]
V17	[01|01|01|01]
V18	[01|01|01|01]
V19	[01|01|01|01]
V20	[01|01|01|01]
V21	[01|01|01|01]
V22	[01|01|01|01]
V23	[01|01|01|01]
V24	[00|00|00|00]
V25	[00|00|00|00]
V26	[00|00|00|00]
V27	[00|00|00|00]
V28	[00|00|00|00]
V29	[00|00|00|00]
V30	[00|00|00|00]
V31	[00|00|00|00]

#Output:

V0	[ff|ff|ff|ff]
V1	[ff|ff|ff|ff]
V2	[ff|ff|ff|ff]
V3	[ff|ff|ff|ff]
V4	[ff|ff|ff|ff]
V5	[ff|ff|ff|ff]
V6	[ff|ff|ff|ff]
V7	[ff|ff|ff|ff]
V8	[00|00|00|00]
V9	[00|00|00|00]
V10	[00|00|00|00]
V11	[00|00|00|00]
V12	[00|00|00|00]
V13	[00|00|00|00]
V14	[00|00|00|00]
V15	[00|00|00|00]
V16	[01|01|01|01]
V17	[01|01|01|01]
V18	[01|01|01|01]
V19	[01|01|01|01]
V20	[01|01|01|01]
V21	[01|01|01|01]
V22	[01|01|01|01]
V23	[01|01|01|01]
V24	[00|00|00|00]
V25	[00|00|00|00]
V26	[00|00|00|00]
V27	[00|00|00|00]
V28	[00|00|00|00]
V29	[00|00|00|00]
V30	[00|00|00|00]
V31	[00|00|00|00]

EXCEPTION:0
