// Seed: 3175062454
module module_0;
  wire id_2 = 1;
  assign id_1 = id_2;
  wire id_3;
  module_2 modCall_1 (
      id_3,
      id_2
  );
endmodule
module module_1 (
    input wor id_0,
    input tri1 id_1,
    input tri1 id_2,
    input wand id_3,
    input supply0 id_4
    , id_12,
    input wor id_5,
    input wor id_6,
    input wire id_7,
    output wand id_8,
    input tri0 id_9,
    input tri0 id_10
);
  not primCall (id_8, id_9);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_13;
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire id_3;
  wire id_4;
endmodule
