INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab05/Lab05.srcs/sources_1/new/halfadder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab05/Lab05.srcs/sim_1/new/fulladder_test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LOPEZS/Desktop/DL2010_Lopez/Lab05/Lab05.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
