{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analyze Current File Quartus II " "Info: Running Quartus II Analyze Current File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 04 15:25:17 2024 " "Info: Processing started: Tue Jun 04 15:25:17 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Six-digit_Electronic_Lock_Controller -c Six-digit_Electronic_Lock_Controller --analyze_file=D:\\hardware_homework\\Six-digit_Electronic_Lock_Controller\\src\\judge.v " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Six-digit_Electronic_Lock_Controller -c Six-digit_Electronic_Lock_Controller --analyze_file=D:\\hardware_homework\\Six-digit_Electronic_Lock_Controller\\src\\judge.v" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<=\";  expecting \"=\" judge.v(9) " "Error (10170): Verilog HDL syntax error at judge.v(9) near text \"<=\";  expecting \"=\"" {  } { { "judge.v" "" { Text "D:/hardware_homework/Six-digit_Electronic_Lock_Controller/src/judge.v" 9 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0}
{ "Warning" "WVRFX_VERI_ID_IS_SV_KEYWORD" "int judge.v(10) " "Warning (10463): Verilog HDL Declaration warning at judge.v(10): \"int\" is SystemVerilog-2005 keyword" {  } { { "judge.v" "" { Text "D:/hardware_homework/Six-digit_Electronic_Lock_Controller/src/judge.v" 10 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"i\";  expecting \"=\" judge.v(10) " "Error (10170): Verilog HDL syntax error at judge.v(10) near text \"i\";  expecting \"=\"" {  } { { "judge.v" "" { Text "D:/hardware_homework/Six-digit_Electronic_Lock_Controller/src/judge.v" 10 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<\";  expecting \"<=\", or \"=\" judge.v(10) " "Error (10170): Verilog HDL syntax error at judge.v(10) near text \"<\";  expecting \"<=\", or \"=\"" {  } { { "judge.v" "" { Text "D:/hardware_homework/Six-digit_Electronic_Lock_Controller/src/judge.v" 10 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0}
{ "Warning" "WVRFX_VERI_ID_IS_SV_KEYWORD" "break judge.v(13) " "Warning (10463): Verilog HDL Declaration warning at judge.v(13): \"break\" is SystemVerilog-2005 keyword" {  } { { "judge.v" "" { Text "D:/hardware_homework/Six-digit_Electronic_Lock_Controller/src/judge.v" 13 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0}
{ "Warning" "WVRFX_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "judge.v(8) " "Warning (10268): Verilog HDL information at judge.v(8): Always Construct contains both blocking and non-blocking assignments" {  } { { "judge.v" "" { Text "D:/hardware_homework/Six-digit_Electronic_Lock_Controller/src/judge.v" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: Always Construct contains both blocking and non-blocking assignments" 1 0}
{ "Error" "EVRFX_VERI_MODULE_IGNORED" "judge judge.v(2) " "Error (10112): Ignored module \"judge\" at judge.v(2) due to previous errors" {  } { { "judge.v" "" { Text "D:/hardware_homework/Six-digit_Electronic_Lock_Controller/src/judge.v" 2 0 0 } }  } 0 10112 "Ignored module \"%1!s!\" at %2!s! due to previous errors" 0 0}
{ "Error" "EQEXE_ERROR_COUNT" "Analyze Current File 4 s 2 s Quartus II " "Error: Quartus II Analyze Current File was unsuccessful. 4 errors, 2 warnings" { { "Error" "EQEXE_END_BANNER_TIME" "Tue Jun 04 15:25:17 2024 " "Error: Processing ended: Tue Jun 04 15:25:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Error: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
