#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x146f19820 .scope module, "ucsbece154a_top_tb" "ucsbece154a_top_tb" 2 10;
 .timescale 0 0;
v0x146f34800_0 .array/port v0x146f34800, 0;
L_0x146f40500 .functor BUFZ 32, v0x146f34800_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x146f34800_1 .array/port v0x146f34800, 1;
L_0x146f405b0 .functor BUFZ 32, v0x146f34800_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x146f34800_2 .array/port v0x146f34800, 2;
L_0x146f40660 .functor BUFZ 32, v0x146f34800_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x146f34800_3 .array/port v0x146f34800, 3;
L_0x146f40710 .functor BUFZ 32, v0x146f34800_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x146f34800_4 .array/port v0x146f34800, 4;
L_0x146f407c0 .functor BUFZ 32, v0x146f34800_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x146f34800_5 .array/port v0x146f34800, 5;
L_0x146f40870 .functor BUFZ 32, v0x146f34800_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x146f34800_6 .array/port v0x146f34800, 6;
L_0x146f40920 .functor BUFZ 32, v0x146f34800_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x146f34800_7 .array/port v0x146f34800, 7;
L_0x146f40a10 .functor BUFZ 32, v0x146f34800_7, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x146f34800_8 .array/port v0x146f34800, 8;
L_0x146f40ac0 .functor BUFZ 32, v0x146f34800_8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x146f34800_9 .array/port v0x146f34800, 9;
L_0x146f40bc0 .functor BUFZ 32, v0x146f34800_9, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x146f34800_10 .array/port v0x146f34800, 10;
L_0x146f40c30 .functor BUFZ 32, v0x146f34800_10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x146f34800_11 .array/port v0x146f34800, 11;
L_0x146f40d40 .functor BUFZ 32, v0x146f34800_11, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x146f34800_12 .array/port v0x146f34800, 12;
L_0x146f40db0 .functor BUFZ 32, v0x146f34800_12, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x146f34800_13 .array/port v0x146f34800, 13;
L_0x146f40ed0 .functor BUFZ 32, v0x146f34800_13, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x146f34800_14 .array/port v0x146f34800, 14;
L_0x146f40f40 .functor BUFZ 32, v0x146f34800_14, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x146f34800_15 .array/port v0x146f34800, 15;
L_0x146f40e60 .functor BUFZ 32, v0x146f34800_15, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x146f34800_16 .array/port v0x146f34800, 16;
L_0x146f410b0 .functor BUFZ 32, v0x146f34800_16, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x146f34800_17 .array/port v0x146f34800, 17;
L_0x146f411f0 .functor BUFZ 32, v0x146f34800_17, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x146f34800_18 .array/port v0x146f34800, 18;
L_0x146f41260 .functor BUFZ 32, v0x146f34800_18, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x146f34800_19 .array/port v0x146f34800, 19;
L_0x146f41370 .functor BUFZ 32, v0x146f34800_19, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x146f34800_20 .array/port v0x146f34800, 20;
L_0x146f413e0 .functor BUFZ 32, v0x146f34800_20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x146f34800_21 .array/port v0x146f34800, 21;
L_0x146f41500 .functor BUFZ 32, v0x146f34800_21, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x146f34800_22 .array/port v0x146f34800, 22;
L_0x146f41570 .functor BUFZ 32, v0x146f34800_22, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x146f34800_23 .array/port v0x146f34800, 23;
L_0x146f416a0 .functor BUFZ 32, v0x146f34800_23, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x146f34800_24 .array/port v0x146f34800, 24;
L_0x146f41490 .functor BUFZ 32, v0x146f34800_24, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x146f34800_25 .array/port v0x146f34800, 25;
L_0x146f41820 .functor BUFZ 32, v0x146f34800_25, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x146f34800_26 .array/port v0x146f34800, 26;
L_0x146f41620 .functor BUFZ 32, v0x146f34800_26, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x146f34800_27 .array/port v0x146f34800, 27;
L_0x146f419b0 .functor BUFZ 32, v0x146f34800_27, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x146f34800_28 .array/port v0x146f34800, 28;
L_0x146f41790 .functor BUFZ 32, v0x146f34800_28, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x146f34800_29 .array/port v0x146f34800, 29;
L_0x146f41b50 .functor BUFZ 32, v0x146f34800_29, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x146f34800_30 .array/port v0x146f34800, 30;
L_0x146f41910 .functor BUFZ 32, v0x146f34800_30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x146f34800_31 .array/port v0x146f34800, 31;
L_0x146f41d00 .functor BUFZ 32, v0x146f34800_31, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x146f13230_0 .array/port v0x146f13230, 0;
L_0x146f41aa0 .functor BUFZ 32, v0x146f13230_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x146f13230_1 .array/port v0x146f13230, 1;
L_0x146f41c00 .functor BUFZ 32, v0x146f13230_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x146f13230_2 .array/port v0x146f13230, 2;
L_0x146f41c70 .functor BUFZ 32, v0x146f13230_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x146f13230_3 .array/port v0x146f13230, 3;
L_0x146f41e90 .functor BUFZ 32, v0x146f13230_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x146f13230_24 .array/port v0x146f13230, 24;
L_0x146f41f00 .functor BUFZ 32, v0x146f13230_24, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x146f13230_25 .array/port v0x146f13230, 25;
L_0x146f41d70 .functor BUFZ 32, v0x146f13230_25, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x146f13230_26 .array/port v0x146f13230, 26;
L_0x146f41de0 .functor BUFZ 32, v0x146f13230_26, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x146f13230_27 .array/port v0x146f13230, 27;
L_0x146f420b0 .functor BUFZ 32, v0x146f13230_27, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x146f13230_28 .array/port v0x146f13230, 28;
L_0x146f42120 .functor BUFZ 32, v0x146f13230_28, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x146f39c00_0 .net "MEM_10000000", 31 0, L_0x146f41aa0;  1 drivers
v0x146f39c90_0 .net "MEM_10000004", 31 0, L_0x146f41c00;  1 drivers
v0x146f39d20_0 .net "MEM_10000008", 31 0, L_0x146f41c70;  1 drivers
v0x146f39db0_0 .net "MEM_1000000c", 31 0, L_0x146f41e90;  1 drivers
v0x146f39e40_0 .net "MEM_10000060", 31 0, L_0x146f41f00;  1 drivers
v0x146f39f10_0 .net "MEM_10000064", 31 0, L_0x146f41d70;  1 drivers
v0x146f39fa0_0 .net "MEM_10000068", 31 0, L_0x146f41de0;  1 drivers
v0x146f3a030_0 .net "MEM_1000006C", 31 0, L_0x146f420b0;  1 drivers
v0x146f3a0e0_0 .net "MEM_10000070", 31 0, L_0x146f42120;  1 drivers
v0x146f3a1f0_0 .var "clk", 0 0;
v0x146f3a280_0 .var "cycle", 31 0;
v0x146f3a330_0 .var "i", 31 0;
v0x146f3a3e0_0 .net "reg_a0", 31 0, L_0x146f40c30;  1 drivers
v0x146f3a490_0 .net "reg_a1", 31 0, L_0x146f40d40;  1 drivers
v0x146f3a540_0 .net "reg_a2", 31 0, L_0x146f40db0;  1 drivers
v0x146f3a5f0_0 .net "reg_a3", 31 0, L_0x146f40ed0;  1 drivers
v0x146f3a6a0_0 .net "reg_a4", 31 0, L_0x146f40f40;  1 drivers
v0x146f3a830_0 .net "reg_a5", 31 0, L_0x146f40e60;  1 drivers
v0x146f3a8c0_0 .net "reg_a6", 31 0, L_0x146f410b0;  1 drivers
v0x146f3a970_0 .net "reg_a7", 31 0, L_0x146f411f0;  1 drivers
v0x146f3aa20_0 .net "reg_gp", 31 0, L_0x146f40710;  1 drivers
v0x146f3aad0_0 .net "reg_ra", 31 0, L_0x146f405b0;  1 drivers
v0x146f3ab80_0 .net "reg_s0", 31 0, L_0x146f40ac0;  1 drivers
v0x146f3ac30_0 .net "reg_s1", 31 0, L_0x146f40bc0;  1 drivers
v0x146f3ace0_0 .net "reg_s10", 31 0, L_0x146f41620;  1 drivers
v0x146f3ad90_0 .net "reg_s11", 31 0, L_0x146f419b0;  1 drivers
v0x146f3ae40_0 .net "reg_s2", 31 0, L_0x146f41260;  1 drivers
v0x146f3aef0_0 .net "reg_s3", 31 0, L_0x146f41370;  1 drivers
v0x146f3afa0_0 .net "reg_s4", 31 0, L_0x146f413e0;  1 drivers
v0x146f3b050_0 .net "reg_s5", 31 0, L_0x146f41500;  1 drivers
v0x146f3b100_0 .net "reg_s6", 31 0, L_0x146f41570;  1 drivers
v0x146f3b1b0_0 .net "reg_s7", 31 0, L_0x146f416a0;  1 drivers
v0x146f3b260_0 .net "reg_s8", 31 0, L_0x146f41490;  1 drivers
v0x146f3a750_0 .net "reg_s9", 31 0, L_0x146f41820;  1 drivers
v0x146f3b4f0_0 .net "reg_sp", 31 0, L_0x146f40660;  1 drivers
v0x146f3b580_0 .net "reg_t0", 31 0, L_0x146f40870;  1 drivers
v0x146f3b620_0 .net "reg_t1", 31 0, L_0x146f40920;  1 drivers
v0x146f3b6d0_0 .net "reg_t2", 31 0, L_0x146f40a10;  1 drivers
v0x146f3b780_0 .net "reg_t3", 31 0, L_0x146f41790;  1 drivers
v0x146f3b830_0 .net "reg_t4", 31 0, L_0x146f41b50;  1 drivers
v0x146f3b8e0_0 .net "reg_t5", 31 0, L_0x146f41910;  1 drivers
v0x146f3b990_0 .net "reg_t6", 31 0, L_0x146f41d00;  1 drivers
v0x146f3ba40_0 .net "reg_tp", 31 0, L_0x146f407c0;  1 drivers
v0x146f3baf0_0 .net "reg_zero", 31 0, L_0x146f40500;  1 drivers
v0x146f3bba0_0 .var "reset", 0 0;
E_0x146f06320 .event negedge, v0x146f2e250_0;
S_0x146f19990 .scope module, "top" "ucsbece154a_top" 2 17, 3 7 0, S_0x146f19820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v0x146f39860_0 .net "a", 31 0, L_0x146f3ee30;  1 drivers
v0x146f398f0_0 .net "clk", 0 0, v0x146f3a1f0_0;  1 drivers
v0x146f39980_0 .net "rd", 31 0, L_0x146f40360;  1 drivers
v0x146f39a10_0 .net "reset", 0 0, v0x146f3bba0_0;  1 drivers
v0x146f39aa0_0 .net "wd", 31 0, L_0x146f3ec20;  1 drivers
v0x146f39b70_0 .net "we", 0 0, v0x146f30af0_0;  1 drivers
S_0x146f055b0 .scope module, "mem" "ucsbece154a_mem" 3 22, 4 8 0, S_0x146f19990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we_i";
    .port_info 2 /INPUT 32 "a_i";
    .port_info 3 /INPUT 32 "wd_i";
    .port_info 4 /OUTPUT 32 "rd_o";
P_0x146f1e120 .param/l "DATA_ADDRESS_WIDTH" 1 4 32, +C4<00000000000000000000000000000110>;
P_0x146f1e160 .param/l "DATA_END" 1 4 28, C4<00000000000000000000000000000000000010000000000000000000100000000>;
P_0x146f1e1a0 .param/l "DATA_SIZE" 0 4 10, +C4<00000000000000000000000001000000>;
P_0x146f1e1e0 .param/l "DATA_START" 1 4 27, C4<00010000000000000000000000000000>;
P_0x146f1e220 .param/l "TEXT_ADDRESS_WIDTH" 1 4 31, +C4<00000000000000000000000000000110>;
P_0x146f1e260 .param/l "TEXT_END" 1 4 26, C4<00000000000000000000000000000000000000000000000010000000100000000>;
P_0x146f1e2a0 .param/l "TEXT_SIZE" 0 4 9, +C4<00000000000000000000000001000000>;
P_0x146f1e2e0 .param/l "TEXT_START" 1 4 25, C4<00000000000000010000000000000000>;
L_0x146f3f240 .functor AND 1, L_0x146f3ef50, L_0x146f3f120, C4<1>, C4<1>;
L_0x146f3f750 .functor AND 1, L_0x146f3f330, L_0x146f3f670, C4<1>, C4<1>;
L_0x146f3fe70 .functor BUFZ 32, L_0x146f3fc50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x146f40150 .functor BUFZ 32, L_0x146f3ff20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x146f13230 .array "DATA", 63 0, 31 0;
v0x146f2cf50 .array "TEXT", 63 0, 31 0;
L_0x1380400e8 .functor BUFT 1, C4<00000000000000010000000000000000>, C4<0>, C4<0>, C4<0>;
v0x146f2cff0_0 .net/2u *"_ivl_0", 31 0, L_0x1380400e8;  1 drivers
v0x146f2d0b0_0 .net *"_ivl_10", 0 0, L_0x146f3f120;  1 drivers
L_0x1380401c0 .functor BUFT 1, C4<00010000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x146f2d150_0 .net/2u *"_ivl_14", 31 0, L_0x1380401c0;  1 drivers
v0x146f2d240_0 .net *"_ivl_16", 0 0, L_0x146f3f330;  1 drivers
v0x146f2d2e0_0 .net *"_ivl_18", 64 0, L_0x146f3f410;  1 drivers
v0x146f2d390_0 .net *"_ivl_2", 0 0, L_0x146f3ef50;  1 drivers
L_0x138040208 .functor BUFT 1, C4<000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x146f2d430_0 .net *"_ivl_21", 32 0, L_0x138040208;  1 drivers
L_0x138040250 .functor BUFT 1, C4<00000000000000000000000000000000000010000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v0x146f2d540_0 .net/2u *"_ivl_22", 64 0, L_0x138040250;  1 drivers
v0x146f2d5f0_0 .net *"_ivl_24", 0 0, L_0x146f3f670;  1 drivers
v0x146f2d690_0 .net *"_ivl_29", 5 0, L_0x146f3f840;  1 drivers
L_0x138040298 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x146f2d740_0 .net/2u *"_ivl_30", 5 0, L_0x138040298;  1 drivers
v0x146f2d7f0_0 .net *"_ivl_35", 5 0, L_0x146f3fa60;  1 drivers
L_0x1380402e0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x146f2d8a0_0 .net/2u *"_ivl_36", 5 0, L_0x1380402e0;  1 drivers
v0x146f2d950_0 .net *"_ivl_4", 64 0, L_0x146f3eff0;  1 drivers
v0x146f2da00_0 .net *"_ivl_40", 31 0, L_0x146f3fc50;  1 drivers
v0x146f2db90_0 .net *"_ivl_42", 7 0, L_0x146f3fd50;  1 drivers
L_0x138040328 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x146f2dc20_0 .net *"_ivl_45", 1 0, L_0x138040328;  1 drivers
v0x146f2dcd0_0 .net *"_ivl_48", 31 0, L_0x146f3ff20;  1 drivers
v0x146f2dd80_0 .net *"_ivl_50", 7 0, L_0x146f40030;  1 drivers
L_0x138040370 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x146f2de30_0 .net *"_ivl_53", 1 0, L_0x138040370;  1 drivers
o0x138008fd0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x146f2dee0_0 name=_ivl_56
v0x146f2df90_0 .net *"_ivl_58", 31 0, L_0x146f40200;  1 drivers
L_0x138040130 .functor BUFT 1, C4<000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x146f2e040_0 .net *"_ivl_7", 32 0, L_0x138040130;  1 drivers
L_0x138040178 .functor BUFT 1, C4<00000000000000000000000000000000000000000000000010000000100000000>, C4<0>, C4<0>, C4<0>;
v0x146f2e0f0_0 .net/2u *"_ivl_8", 64 0, L_0x138040178;  1 drivers
v0x146f2e1a0_0 .net "a_i", 31 0, L_0x146f3ee30;  alias, 1 drivers
v0x146f2e250_0 .net "clk", 0 0, v0x146f3a1f0_0;  alias, 1 drivers
v0x146f2e2f0_0 .net "data_address", 5 0, L_0x146f3fb50;  1 drivers
v0x146f2e3a0_0 .net "data_data", 31 0, L_0x146f40150;  1 drivers
v0x146f2e450_0 .net "data_enable", 0 0, L_0x146f3f750;  1 drivers
v0x146f2e4f0_0 .net "rd_o", 31 0, L_0x146f40360;  alias, 1 drivers
v0x146f2e5a0_0 .net "text_address", 5 0, L_0x146f3f920;  1 drivers
v0x146f2dab0_0 .net "text_data", 31 0, L_0x146f3fe70;  1 drivers
v0x146f2e830_0 .net "text_enable", 0 0, L_0x146f3f240;  1 drivers
v0x146f2e8c0_0 .net "wd_i", 31 0, L_0x146f3ec20;  alias, 1 drivers
v0x146f2e950_0 .net "we_i", 0 0, v0x146f30af0_0;  alias, 1 drivers
E_0x146f082f0 .event posedge, v0x146f2e250_0;
L_0x146f3ef50 .cmp/ge 32, L_0x146f3ee30, L_0x1380400e8;
L_0x146f3eff0 .concat [ 32 33 0 0], L_0x146f3ee30, L_0x138040130;
L_0x146f3f120 .cmp/gt 65, L_0x138040178, L_0x146f3eff0;
L_0x146f3f330 .cmp/ge 32, L_0x146f3ee30, L_0x1380401c0;
L_0x146f3f410 .concat [ 32 33 0 0], L_0x146f3ee30, L_0x138040208;
L_0x146f3f670 .cmp/gt 65, L_0x138040250, L_0x146f3f410;
L_0x146f3f840 .part L_0x146f3ee30, 2, 6;
L_0x146f3f920 .arith/sub 6, L_0x146f3f840, L_0x138040298;
L_0x146f3fa60 .part L_0x146f3ee30, 2, 6;
L_0x146f3fb50 .arith/sub 6, L_0x146f3fa60, L_0x1380402e0;
L_0x146f3fc50 .array/port v0x146f2cf50, L_0x146f3fd50;
L_0x146f3fd50 .concat [ 6 2 0 0], L_0x146f3f920, L_0x138040328;
L_0x146f3ff20 .array/port v0x146f13230, L_0x146f40030;
L_0x146f40030 .concat [ 6 2 0 0], L_0x146f3fb50, L_0x138040370;
L_0x146f40200 .functor MUXZ 32, o0x138008fd0, L_0x146f40150, L_0x146f3f750, C4<>;
L_0x146f40360 .functor MUXZ 32, L_0x146f40200, L_0x146f3fe70, L_0x146f3f240, C4<>;
S_0x146f2ea70 .scope module, "riscv" "ucsbece154a_riscv" 3 15, 5 7 0, S_0x146f19990;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "MemWrite_o";
    .port_info 3 /OUTPUT 32 "Adr_o";
    .port_info 4 /OUTPUT 32 "WriteData_o";
    .port_info 5 /INPUT 32 "ReadData_i";
v0x146f32b80_0 .net "ALUControl", 2 0, v0x146f30050_0;  1 drivers
v0x146f388f0_0 .net "ALUSrcA", 1 0, v0x146f30330_0;  1 drivers
v0x146f389d0_0 .net "ALUSrcB", 1 0, v0x146f304d0_0;  1 drivers
v0x146f38aa0_0 .net "AdrSrc", 0 0, v0x146f30620_0;  1 drivers
v0x146f38b70_0 .net "Adr_o", 31 0, L_0x146f3ee30;  alias, 1 drivers
v0x146f38c80_0 .net "IRWrite", 0 0, v0x146f30900_0;  1 drivers
v0x146f38d50_0 .net "ImmSrc", 2 0, v0x146f309a0_0;  1 drivers
v0x146f38e20_0 .net "MemWrite_o", 0 0, v0x146f30af0_0;  alias, 1 drivers
v0x146f38ef0_0 .net "PCEn", 0 0, L_0x146f3bed0;  1 drivers
v0x146f39000_0 .net "ReadData_i", 31 0, L_0x146f40360;  alias, 1 drivers
v0x146f390d0_0 .net "RegWrite", 0 0, v0x146f30ee0_0;  1 drivers
v0x146f39160_0 .net "ResultSrc", 1 0, v0x146f31020_0;  1 drivers
v0x146f39230_0 .net "WriteData_o", 31 0, L_0x146f3ec20;  alias, 1 drivers
v0x146f39300_0 .net "clk", 0 0, v0x146f3a1f0_0;  alias, 1 drivers
v0x146f39410_0 .net "funct3", 2 0, L_0x146f3e9e0;  1 drivers
v0x146f394a0_0 .net "funct7", 0 0, L_0x146f3eb00;  1 drivers
v0x146f39570_0 .net "op", 6 0, L_0x146f3ed10;  1 drivers
v0x146f39740_0 .net "reset", 0 0, v0x146f3bba0_0;  alias, 1 drivers
v0x146f397d0_0 .net "zero", 0 0, L_0x146f3e8c0;  1 drivers
S_0x146f2ec70 .scope module, "c" "ucsbece154a_controller" 5 30, 6 10 0, S_0x146f2ea70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 7 "op_i";
    .port_info 3 /INPUT 3 "funct3_i";
    .port_info 4 /INPUT 1 "funct7_i";
    .port_info 5 /INPUT 1 "zero_i";
    .port_info 6 /OUTPUT 1 "PCWrite_o";
    .port_info 7 /OUTPUT 1 "MemWrite_o";
    .port_info 8 /OUTPUT 1 "IRWrite_o";
    .port_info 9 /OUTPUT 1 "RegWrite_o";
    .port_info 10 /OUTPUT 2 "ALUSrcA_o";
    .port_info 11 /OUTPUT 1 "AdrSrc_o";
    .port_info 12 /OUTPUT 2 "ResultSrc_o";
    .port_info 13 /OUTPUT 2 "ALUSrcB_o";
    .port_info 14 /OUTPUT 3 "ALUControl_o";
    .port_info 15 /OUTPUT 3 "ImmSrc_o";
P_0x147009200 .param/l "ALUSrcA_oldpc" 1 7 31, C4<01>;
P_0x147009240 .param/l "ALUSrcA_pc" 1 7 30, C4<00>;
P_0x147009280 .param/l "ALUSrcA_reg" 1 7 32, C4<10>;
P_0x1470092c0 .param/l "ALUSrcB_4" 1 7 37, C4<10>;
P_0x147009300 .param/l "ALUSrcB_imm" 1 7 36, C4<01>;
P_0x147009340 .param/l "ALUSrcB_reg" 1 7 35, C4<00>;
P_0x147009380 .param/l "ALUcontrol_add" 1 7 10, C4<000>;
P_0x1470093c0 .param/l "ALUcontrol_and" 1 7 12, C4<010>;
P_0x147009400 .param/l "ALUcontrol_or" 1 7 13, C4<011>;
P_0x147009440 .param/l "ALUcontrol_slt" 1 7 14, C4<101>;
P_0x147009480 .param/l "ALUcontrol_sub" 1 7 11, C4<001>;
P_0x1470094c0 .param/l "ALUop_beq" 1 7 18, C4<01>;
P_0x147009500 .param/l "ALUop_mem" 1 7 17, C4<00>;
P_0x147009540 .param/l "ALUop_other" 1 7 19, C4<10>;
P_0x147009580 .param/l "ResultSrc_aluout" 1 7 23, C4<00>;
P_0x1470095c0 .param/l "ResultSrc_aluresult" 1 7 25, C4<10>;
P_0x147009600 .param/l "ResultSrc_data" 1 7 24, C4<01>;
P_0x147009640 .param/l "ResultSrc_lui" 1 7 26, C4<11>;
P_0x147009680 .param/l "imm_Btype" 1 7 43, C4<010>;
P_0x1470096c0 .param/l "imm_Itype" 1 7 41, C4<000>;
P_0x147009700 .param/l "imm_Jtype" 1 7 44, C4<011>;
P_0x147009740 .param/l "imm_Stype" 1 7 42, C4<001>;
P_0x147009780 .param/l "imm_Utype" 1 7 45, C4<100>;
P_0x1470097c0 .param/l "instr_ItypeALU_op" 1 7 61, C4<0010011>;
P_0x147009800 .param/l "instr_Rtype_op" 1 7 56, C4<0110011>;
P_0x147009840 .param/l "instr_addsub_funct3" 1 7 49, C4<000>;
P_0x147009880 .param/l "instr_and_funct3" 1 7 52, C4<111>;
P_0x1470098c0 .param/l "instr_beq_op" 1 7 60, C4<1100011>;
P_0x147009900 .param/l "instr_jal_op" 1 7 59, C4<1101111>;
P_0x147009940 .param/l "instr_lui_op" 1 7 62, C4<0110111>;
P_0x147009980 .param/l "instr_lw_op" 1 7 57, C4<0000011>;
P_0x1470099c0 .param/l "instr_or_funct3" 1 7 51, C4<110>;
P_0x147009a00 .param/l "instr_slt_funct3" 1 7 50, C4<010>;
P_0x147009a40 .param/l "instr_sw_op" 1 7 58, C4<0100011>;
P_0x147009a80 .param/l "pc_start" 1 7 7, C4<00000000000000010000000000000000>;
P_0x147009ac0 .param/l "state_ALUWB" 1 7 72, C4<0111>;
P_0x147009b00 .param/l "state_BEQ" 1 7 75, C4<1010>;
P_0x147009b40 .param/l "state_Decode" 1 7 66, C4<0001>;
P_0x147009b80 .param/l "state_ExecuteI" 1 7 73, C4<1000>;
P_0x147009bc0 .param/l "state_ExecuteR" 1 7 71, C4<0110>;
P_0x147009c00 .param/l "state_Fetch" 1 7 65, C4<0000>;
P_0x147009c40 .param/l "state_JAL" 1 7 74, C4<1001>;
P_0x147009c80 .param/l "state_LUI" 1 7 76, C4<1011>;
P_0x147009cc0 .param/l "state_MemAdr" 1 7 67, C4<0010>;
P_0x147009d00 .param/l "state_MemRead" 1 7 68, C4<0011>;
P_0x147009d40 .param/l "state_MemWB" 1 7 69, C4<0100>;
P_0x147009d80 .param/l "state_MemWrite" 1 7 70, C4<0101>;
L_0x146f3bcf0 .functor AND 1, L_0x146f3eb00, L_0x146f3bc30, C4<1>, C4<1>;
L_0x146f3bda0 .functor AND 1, v0x146f30730_0, L_0x146f3e8c0, C4<1>, C4<1>;
L_0x146f3bed0 .functor OR 1, L_0x146f3bda0, v0x146f30ba0_0, C4<0>, C4<0>;
v0x146f30050_0 .var "ALUControl_o", 2 0;
v0x146f30110_0 .var "ALUOp", 1 0;
v0x146f301c0_0 .net "ALUOp_next", 1 0, L_0x146f3c840;  1 drivers
v0x146f30280_0 .net "ALUSrcA_next", 1 0, L_0x146f3c430;  1 drivers
v0x146f30330_0 .var "ALUSrcA_o", 1 0;
v0x146f30420_0 .net "ALUSrcB_next", 1 0, L_0x146f3c510;  1 drivers
v0x146f304d0_0 .var "ALUSrcB_o", 1 0;
v0x146f30580_0 .net "AdrSrc_next", 0 0, L_0x146f3c5b0;  1 drivers
v0x146f30620_0 .var "AdrSrc_o", 0 0;
v0x146f30730_0 .var "Branch", 0 0;
v0x146f307c0_0 .net "Branch_next", 0 0, L_0x146f3c060;  1 drivers
v0x146f30860_0 .net "IRWrite_next", 0 0, L_0x146f3c220;  1 drivers
v0x146f30900_0 .var "IRWrite_o", 0 0;
v0x146f309a0_0 .var "ImmSrc_o", 2 0;
v0x146f30a50_0 .net "MemWrite_next", 0 0, L_0x146f3c160;  1 drivers
v0x146f30af0_0 .var "MemWrite_o", 0 0;
v0x146f30ba0_0 .var "PCUpdate", 0 0;
v0x146f30d30_0 .net "PCUpdate_next", 0 0, L_0x146f3bf80;  1 drivers
v0x146f30dc0_0 .net "PCWrite_o", 0 0, L_0x146f3bed0;  alias, 1 drivers
v0x146f30e50_0 .net "RegWrite_next", 0 0, L_0x146f3c390;  1 drivers
v0x146f30ee0_0 .var "RegWrite_o", 0 0;
v0x146f30f70_0 .net "ResultSrc_next", 1 0, L_0x146f3c7a0;  1 drivers
v0x146f31020_0 .var "ResultSrc_o", 1 0;
v0x146f310d0_0 .net "RtypeSub", 0 0, L_0x146f3bcf0;  1 drivers
v0x146f31170_0 .net *"_ivl_1", 0 0, L_0x146f3bc30;  1 drivers
v0x146f31220_0 .net *"_ivl_20", 13 0, v0x146f31430_0;  1 drivers
v0x146f312d0_0 .net *"_ivl_4", 0 0, L_0x146f3bda0;  1 drivers
v0x146f31380_0 .net "clk", 0 0, v0x146f3a1f0_0;  alias, 1 drivers
v0x146f31430_0 .var "controls_next", 13 0;
v0x146f314c0_0 .net "funct3_i", 2 0, L_0x146f3e9e0;  alias, 1 drivers
v0x146f31550_0 .net "funct7_i", 0 0, L_0x146f3eb00;  alias, 1 drivers
v0x146f315e0_0 .net "op_i", 6 0, L_0x146f3ed10;  alias, 1 drivers
v0x146f31670_0 .net "reset", 0 0, v0x146f3bba0_0;  alias, 1 drivers
v0x146f30c30_0 .var "state", 3 0;
v0x146f31900_0 .var "state_next", 3 0;
v0x146f31990_0 .net "zero_i", 0 0, L_0x146f3e8c0;  alias, 1 drivers
E_0x146f2fee0 .event anyedge, v0x146f31900_0;
E_0x146f2ff30 .event anyedge, v0x146f31670_0, v0x146f30c30_0, v0x146f315e0_0;
E_0x146f2ff90 .event anyedge, v0x146f30110_0, v0x146f314c0_0, v0x146f310d0_0;
E_0x146f30010 .event anyedge, v0x146f315e0_0;
L_0x146f3bc30 .part L_0x146f3ed10, 5, 1;
L_0x146f3bf80 .part v0x146f31430_0, 13, 1;
L_0x146f3c060 .part v0x146f31430_0, 12, 1;
L_0x146f3c160 .part v0x146f31430_0, 11, 1;
L_0x146f3c220 .part v0x146f31430_0, 10, 1;
L_0x146f3c390 .part v0x146f31430_0, 9, 1;
L_0x146f3c430 .part v0x146f31430_0, 7, 2;
L_0x146f3c510 .part v0x146f31430_0, 5, 2;
L_0x146f3c5b0 .part v0x146f31430_0, 4, 1;
L_0x146f3c7a0 .part v0x146f31430_0, 2, 2;
L_0x146f3c840 .part v0x146f31430_0, 0, 2;
S_0x146f31b70 .scope module, "dp" "ucsbece154a_datapath" 5 49, 8 10 0, S_0x146f2ea70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "PCEn_i";
    .port_info 3 /INPUT 2 "ALUSrcA_i";
    .port_info 4 /INPUT 2 "ALUSrcB_i";
    .port_info 5 /INPUT 1 "RegWrite_i";
    .port_info 6 /INPUT 1 "AdrSrc_i";
    .port_info 7 /INPUT 1 "IRWrite_i";
    .port_info 8 /INPUT 2 "ResultSrc_i";
    .port_info 9 /INPUT 3 "ALUControl_i";
    .port_info 10 /INPUT 3 "ImmSrc_i";
    .port_info 11 /OUTPUT 1 "zero_o";
    .port_info 12 /OUTPUT 32 "Adr_o";
    .port_info 13 /OUTPUT 32 "WriteData_o";
    .port_info 14 /INPUT 32 "ReadData_i";
    .port_info 15 /OUTPUT 7 "op_o";
    .port_info 16 /OUTPUT 3 "funct3_o";
    .port_info 17 /OUTPUT 1 "funct7_o";
P_0x147009e00 .param/l "ALUSrcA_oldpc" 1 7 31, C4<01>;
P_0x147009e40 .param/l "ALUSrcA_pc" 1 7 30, C4<00>;
P_0x147009e80 .param/l "ALUSrcA_reg" 1 7 32, C4<10>;
P_0x147009ec0 .param/l "ALUSrcB_4" 1 7 37, C4<10>;
P_0x147009f00 .param/l "ALUSrcB_imm" 1 7 36, C4<01>;
P_0x147009f40 .param/l "ALUSrcB_reg" 1 7 35, C4<00>;
P_0x147009f80 .param/l "ALUcontrol_add" 1 7 10, C4<000>;
P_0x147009fc0 .param/l "ALUcontrol_and" 1 7 12, C4<010>;
P_0x14700a000 .param/l "ALUcontrol_or" 1 7 13, C4<011>;
P_0x14700a040 .param/l "ALUcontrol_slt" 1 7 14, C4<101>;
P_0x14700a080 .param/l "ALUcontrol_sub" 1 7 11, C4<001>;
P_0x14700a0c0 .param/l "ALUop_beq" 1 7 18, C4<01>;
P_0x14700a100 .param/l "ALUop_mem" 1 7 17, C4<00>;
P_0x14700a140 .param/l "ALUop_other" 1 7 19, C4<10>;
P_0x14700a180 .param/l "ResultSrc_aluout" 1 7 23, C4<00>;
P_0x14700a1c0 .param/l "ResultSrc_aluresult" 1 7 25, C4<10>;
P_0x14700a200 .param/l "ResultSrc_data" 1 7 24, C4<01>;
P_0x14700a240 .param/l "ResultSrc_lui" 1 7 26, C4<11>;
P_0x14700a280 .param/l "imm_Btype" 1 7 43, C4<010>;
P_0x14700a2c0 .param/l "imm_Itype" 1 7 41, C4<000>;
P_0x14700a300 .param/l "imm_Jtype" 1 7 44, C4<011>;
P_0x14700a340 .param/l "imm_Stype" 1 7 42, C4<001>;
P_0x14700a380 .param/l "imm_Utype" 1 7 45, C4<100>;
P_0x14700a3c0 .param/l "instr_ItypeALU_op" 1 7 61, C4<0010011>;
P_0x14700a400 .param/l "instr_Rtype_op" 1 7 56, C4<0110011>;
P_0x14700a440 .param/l "instr_addsub_funct3" 1 7 49, C4<000>;
P_0x14700a480 .param/l "instr_and_funct3" 1 7 52, C4<111>;
P_0x14700a4c0 .param/l "instr_beq_op" 1 7 60, C4<1100011>;
P_0x14700a500 .param/l "instr_jal_op" 1 7 59, C4<1101111>;
P_0x14700a540 .param/l "instr_lui_op" 1 7 62, C4<0110111>;
P_0x14700a580 .param/l "instr_lw_op" 1 7 57, C4<0000011>;
P_0x14700a5c0 .param/l "instr_or_funct3" 1 7 51, C4<110>;
P_0x14700a600 .param/l "instr_slt_funct3" 1 7 50, C4<010>;
P_0x14700a640 .param/l "instr_sw_op" 1 7 58, C4<0100011>;
P_0x14700a680 .param/l "pc_start" 1 7 7, C4<00000000000000010000000000000000>;
P_0x14700a6c0 .param/l "state_ALUWB" 1 7 72, C4<0111>;
P_0x14700a700 .param/l "state_BEQ" 1 7 75, C4<1010>;
P_0x14700a740 .param/l "state_Decode" 1 7 66, C4<0001>;
P_0x14700a780 .param/l "state_ExecuteI" 1 7 73, C4<1000>;
P_0x14700a7c0 .param/l "state_ExecuteR" 1 7 71, C4<0110>;
P_0x14700a800 .param/l "state_Fetch" 1 7 65, C4<0000>;
P_0x14700a840 .param/l "state_JAL" 1 7 74, C4<1001>;
P_0x14700a880 .param/l "state_LUI" 1 7 76, C4<1011>;
P_0x14700a8c0 .param/l "state_MemAdr" 1 7 67, C4<0010>;
P_0x14700a900 .param/l "state_MemRead" 1 7 68, C4<0011>;
P_0x14700a940 .param/l "state_MemWB" 1 7 69, C4<0100>;
P_0x14700a980 .param/l "state_MemWrite" 1 7 70, C4<0101>;
L_0x146f3ec20 .functor BUFZ 32, L_0x146f3d080, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x146f36db0_0 .var "A", 31 0;
v0x146f36e70_0 .net "ALUControl_i", 2 0, v0x146f30050_0;  alias, 1 drivers
v0x146f36f10_0 .net "ALUResult", 31 0, v0x146f34340_0;  1 drivers
v0x146f36fc0_0 .net "ALUSrcA_i", 1 0, v0x146f30330_0;  alias, 1 drivers
v0x146f37070_0 .net "ALUSrcB_i", 1 0, v0x146f304d0_0;  alias, 1 drivers
v0x146f37140_0 .var "ALUout", 31 0;
v0x146f371e0_0 .net "AdrSrc_i", 0 0, v0x146f30620_0;  alias, 1 drivers
v0x146f37290_0 .net "Adr_o", 31 0, L_0x146f3ee30;  alias, 1 drivers
v0x146f37340_0 .var "B", 31 0;
v0x146f37460_0 .var "Data", 31 0;
v0x146f37510_0 .net "IRWrite_i", 0 0, v0x146f30900_0;  alias, 1 drivers
v0x146f375c0_0 .var "ImmExt", 31 0;
v0x146f37650_0 .net "ImmSrc_i", 2 0, v0x146f309a0_0;  alias, 1 drivers
v0x146f376e0_0 .var "Instr", 31 0;
v0x146f37780_0 .var "OldPC", 31 0;
v0x146f37830_0 .var "PC", 31 0;
v0x146f378e0_0 .net "PCEn_i", 0 0, L_0x146f3bed0;  alias, 1 drivers
v0x146f37a90_0 .net "ReadData_i", 31 0, L_0x146f40360;  alias, 1 drivers
v0x146f37b20_0 .net "RegWrite_i", 0 0, v0x146f30ee0_0;  alias, 1 drivers
v0x146f37bb0_0 .var "Result", 31 0;
v0x146f37c40_0 .net "ResultSrc_i", 1 0, v0x146f31020_0;  alias, 1 drivers
v0x146f37cd0_0 .var "SrcA", 31 0;
v0x146f37d80_0 .var "SrcB", 31 0;
v0x146f37e30_0 .net "WriteData_o", 31 0, L_0x146f3ec20;  alias, 1 drivers
v0x146f37ee0_0 .net "a1", 4 0, L_0x146f3c950;  1 drivers
v0x146f37f90_0 .net "a2", 4 0, L_0x146f3c9f0;  1 drivers
v0x146f38040_0 .net "a3", 4 0, L_0x146f3cb10;  1 drivers
v0x146f380f0_0 .net "clk", 0 0, v0x146f3a1f0_0;  alias, 1 drivers
v0x146f38180_0 .net "funct3_o", 2 0, L_0x146f3e9e0;  alias, 1 drivers
v0x146f38230_0 .net "funct7_o", 0 0, L_0x146f3eb00;  alias, 1 drivers
v0x146f382e0_0 .net "op_o", 6 0, L_0x146f3ed10;  alias, 1 drivers
v0x146f38390_0 .net "rd1", 31 0, L_0x146f3cdb0;  1 drivers
v0x146f38440_0 .net "rd2", 31 0, L_0x146f3d080;  1 drivers
v0x146f37990_0 .net "reset", 0 0, v0x146f3bba0_0;  alias, 1 drivers
v0x146f386d0_0 .net "zero_o", 0 0, L_0x146f3e8c0;  alias, 1 drivers
E_0x146f32dc0/0 .event anyedge, v0x146f30330_0, v0x146f37830_0, v0x146f37780_0, v0x146f36db0_0;
E_0x146f32dc0/1 .event anyedge, v0x146f304d0_0, v0x146f37340_0, v0x146f375c0_0, v0x146f31020_0;
E_0x146f32dc0/2 .event anyedge, v0x146f37140_0, v0x146f37460_0, v0x146f34340_0;
E_0x146f32dc0 .event/or E_0x146f32dc0/0, E_0x146f32dc0/1, E_0x146f32dc0/2;
E_0x146f32e60 .event anyedge, v0x146f309a0_0, v0x146f376e0_0;
L_0x146f3c950 .part v0x146f376e0_0, 15, 5;
L_0x146f3c9f0 .part v0x146f376e0_0, 20, 5;
L_0x146f3cb10 .part v0x146f376e0_0, 7, 5;
L_0x146f3e9e0 .part v0x146f376e0_0, 12, 3;
L_0x146f3eb00 .part v0x146f376e0_0, 30, 1;
L_0x146f3ed10 .part v0x146f376e0_0, 0, 7;
L_0x146f3ee30 .functor MUXZ 32, v0x146f37830_0, v0x146f37bb0_0, v0x146f30620_0, C4<>;
S_0x146f32eb0 .scope module, "alu" "ucsbece154a_alu" 8 82, 9 7 0, S_0x146f31b70;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a_i";
    .port_info 1 /INPUT 32 "b_i";
    .port_info 2 /INPUT 3 "alucontrol_i";
    .port_info 3 /OUTPUT 32 "result_o";
    .port_info 4 /OUTPUT 1 "zero_o";
P_0x14700aa00 .param/l "ALUSrcA_oldpc" 1 7 31, C4<01>;
P_0x14700aa40 .param/l "ALUSrcA_pc" 1 7 30, C4<00>;
P_0x14700aa80 .param/l "ALUSrcA_reg" 1 7 32, C4<10>;
P_0x14700aac0 .param/l "ALUSrcB_4" 1 7 37, C4<10>;
P_0x14700ab00 .param/l "ALUSrcB_imm" 1 7 36, C4<01>;
P_0x14700ab40 .param/l "ALUSrcB_reg" 1 7 35, C4<00>;
P_0x14700ab80 .param/l "ALUcontrol_add" 1 7 10, C4<000>;
P_0x14700abc0 .param/l "ALUcontrol_and" 1 7 12, C4<010>;
P_0x14700ac00 .param/l "ALUcontrol_or" 1 7 13, C4<011>;
P_0x14700ac40 .param/l "ALUcontrol_slt" 1 7 14, C4<101>;
P_0x14700ac80 .param/l "ALUcontrol_sub" 1 7 11, C4<001>;
P_0x14700acc0 .param/l "ALUop_beq" 1 7 18, C4<01>;
P_0x14700ad00 .param/l "ALUop_mem" 1 7 17, C4<00>;
P_0x14700ad40 .param/l "ALUop_other" 1 7 19, C4<10>;
P_0x14700ad80 .param/l "ResultSrc_aluout" 1 7 23, C4<00>;
P_0x14700adc0 .param/l "ResultSrc_aluresult" 1 7 25, C4<10>;
P_0x14700ae00 .param/l "ResultSrc_data" 1 7 24, C4<01>;
P_0x14700ae40 .param/l "ResultSrc_lui" 1 7 26, C4<11>;
P_0x14700ae80 .param/l "imm_Btype" 1 7 43, C4<010>;
P_0x14700aec0 .param/l "imm_Itype" 1 7 41, C4<000>;
P_0x14700af00 .param/l "imm_Jtype" 1 7 44, C4<011>;
P_0x14700af40 .param/l "imm_Stype" 1 7 42, C4<001>;
P_0x14700af80 .param/l "imm_Utype" 1 7 45, C4<100>;
P_0x14700afc0 .param/l "instr_ItypeALU_op" 1 7 61, C4<0010011>;
P_0x14700b000 .param/l "instr_Rtype_op" 1 7 56, C4<0110011>;
P_0x14700b040 .param/l "instr_addsub_funct3" 1 7 49, C4<000>;
P_0x14700b080 .param/l "instr_and_funct3" 1 7 52, C4<111>;
P_0x14700b0c0 .param/l "instr_beq_op" 1 7 60, C4<1100011>;
P_0x14700b100 .param/l "instr_jal_op" 1 7 59, C4<1101111>;
P_0x14700b140 .param/l "instr_lui_op" 1 7 62, C4<0110111>;
P_0x14700b180 .param/l "instr_lw_op" 1 7 57, C4<0000011>;
P_0x14700b1c0 .param/l "instr_or_funct3" 1 7 51, C4<110>;
P_0x14700b200 .param/l "instr_slt_funct3" 1 7 50, C4<010>;
P_0x14700b240 .param/l "instr_sw_op" 1 7 58, C4<0100011>;
P_0x14700b280 .param/l "pc_start" 1 7 7, C4<00000000000000010000000000000000>;
P_0x14700b2c0 .param/l "state_ALUWB" 1 7 72, C4<0111>;
P_0x14700b300 .param/l "state_BEQ" 1 7 75, C4<1010>;
P_0x14700b340 .param/l "state_Decode" 1 7 66, C4<0001>;
P_0x14700b380 .param/l "state_ExecuteI" 1 7 73, C4<1000>;
P_0x14700b3c0 .param/l "state_ExecuteR" 1 7 71, C4<0110>;
P_0x14700b400 .param/l "state_Fetch" 1 7 65, C4<0000>;
P_0x14700b440 .param/l "state_JAL" 1 7 74, C4<1001>;
P_0x14700b480 .param/l "state_LUI" 1 7 76, C4<1011>;
P_0x14700b4c0 .param/l "state_MemAdr" 1 7 67, C4<0010>;
P_0x14700b500 .param/l "state_MemRead" 1 7 68, C4<0011>;
P_0x14700b540 .param/l "state_MemWB" 1 7 69, C4<0100>;
P_0x14700b580 .param/l "state_MemWrite" 1 7 70, C4<0101>;
L_0x1380400a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x146f34060_0 .net/2u *"_ivl_0", 31 0, L_0x1380400a0;  1 drivers
v0x146f34120_0 .net "a_i", 31 0, v0x146f37cd0_0;  1 drivers
v0x146f341d0_0 .net "alucontrol_i", 2 0, v0x146f30050_0;  alias, 1 drivers
v0x146f342a0_0 .net "b_i", 31 0, v0x146f37d80_0;  1 drivers
v0x146f34340_0 .var "result_o", 31 0;
v0x146f34430_0 .net "zero_o", 0 0, L_0x146f3e8c0;  alias, 1 drivers
E_0x146f34000 .event anyedge, v0x146f30050_0, v0x146f34120_0, v0x146f342a0_0;
L_0x146f3e8c0 .cmp/eq 32, v0x146f34340_0, L_0x1380400a0;
S_0x146f34530 .scope module, "rf" "ucsbece154a_rf" 8 70, 10 7 0, S_0x146f31b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "a1_i";
    .port_info 2 /INPUT 5 "a2_i";
    .port_info 3 /INPUT 5 "a3_i";
    .port_info 4 /OUTPUT 32 "rd1_o";
    .port_info 5 /OUTPUT 32 "rd2_o";
    .port_info 6 /INPUT 1 "we3_i";
    .port_info 7 /INPUT 32 "wd3_i";
L_0x146f3cdb0 .functor BUFZ 32, L_0x146f3cbf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x146f3d080 .functor BUFZ 32, L_0x146f3cea0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x146f34800 .array "MEM", 31 0, 31 0;
v0x146f34b70_0 .net *"_ivl_0", 31 0, L_0x146f3cbf0;  1 drivers
v0x146f34c20_0 .net *"_ivl_10", 6 0, L_0x146f3cf40;  1 drivers
L_0x138040058 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x146f34ce0_0 .net *"_ivl_13", 1 0, L_0x138040058;  1 drivers
v0x146f34d90_0 .net *"_ivl_2", 6 0, L_0x146f3cc90;  1 drivers
L_0x138040010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x146f34e80_0 .net *"_ivl_5", 1 0, L_0x138040010;  1 drivers
v0x146f34f30_0 .net *"_ivl_8", 31 0, L_0x146f3cea0;  1 drivers
v0x146f34fe0_0 .net "a0", 31 0, v0x146f34800_10;  1 drivers
v0x146f35090_0 .net "a1", 31 0, v0x146f34800_11;  1 drivers
v0x146f351a0_0 .net "a1_i", 4 0, L_0x146f3c950;  alias, 1 drivers
v0x146f35250_0 .net "a2", 31 0, v0x146f34800_12;  1 drivers
v0x146f35300_0 .net "a2_i", 4 0, L_0x146f3c9f0;  alias, 1 drivers
v0x146f353b0_0 .net "a3", 31 0, v0x146f34800_13;  1 drivers
v0x146f35460_0 .net "a3_i", 4 0, L_0x146f3cb10;  alias, 1 drivers
v0x146f35510_0 .net "a4", 31 0, v0x146f34800_14;  1 drivers
v0x146f355c0_0 .net "a5", 31 0, v0x146f34800_15;  1 drivers
v0x146f35670_0 .net "a6", 31 0, v0x146f34800_16;  1 drivers
v0x146f35800_0 .net "a7", 31 0, v0x146f34800_17;  1 drivers
v0x146f35890_0 .net "clk", 0 0, v0x146f3a1f0_0;  alias, 1 drivers
v0x146f35960_0 .net "gp", 31 0, v0x146f34800_3;  1 drivers
v0x146f359f0_0 .net "ra", 31 0, v0x146f34800_1;  1 drivers
v0x146f35a80_0 .net "rd1_o", 31 0, L_0x146f3cdb0;  alias, 1 drivers
v0x146f35b10_0 .net "rd2_o", 31 0, L_0x146f3d080;  alias, 1 drivers
v0x146f35ba0_0 .net "s0", 31 0, v0x146f34800_8;  1 drivers
v0x146f35c50_0 .net "s1", 31 0, v0x146f34800_9;  1 drivers
v0x146f35d00_0 .net "s10", 31 0, v0x146f34800_26;  1 drivers
v0x146f35db0_0 .net "s11", 31 0, v0x146f34800_27;  1 drivers
v0x146f35e60_0 .net "s2", 31 0, v0x146f34800_18;  1 drivers
v0x146f35f10_0 .net "s3", 31 0, v0x146f34800_19;  1 drivers
v0x146f35fc0_0 .net "s4", 31 0, v0x146f34800_20;  1 drivers
v0x146f36070_0 .net "s5", 31 0, v0x146f34800_21;  1 drivers
v0x146f36120_0 .net "s6", 31 0, v0x146f34800_22;  1 drivers
v0x146f361d0_0 .net "s7", 31 0, v0x146f34800_23;  1 drivers
v0x146f35720_0 .net "s8", 31 0, v0x146f34800_24;  1 drivers
v0x146f36460_0 .net "s9", 31 0, v0x146f34800_25;  1 drivers
v0x146f364f0_0 .net "sp", 31 0, v0x146f34800_2;  1 drivers
v0x146f36590_0 .net "t0", 31 0, v0x146f34800_5;  1 drivers
v0x146f36640_0 .net "t1", 31 0, v0x146f34800_6;  1 drivers
v0x146f366f0_0 .net "t2", 31 0, v0x146f34800_7;  1 drivers
v0x146f367a0_0 .net "t3", 31 0, v0x146f34800_28;  1 drivers
v0x146f36850_0 .net "t4", 31 0, v0x146f34800_29;  1 drivers
v0x146f36900_0 .net "t5", 31 0, v0x146f34800_30;  1 drivers
v0x146f369b0_0 .net "t6", 31 0, v0x146f34800_31;  1 drivers
v0x146f36a60_0 .net "tp", 31 0, v0x146f34800_4;  1 drivers
v0x146f36b10_0 .net "wd3_i", 31 0, v0x146f37bb0_0;  1 drivers
v0x146f36bc0_0 .net "we3_i", 0 0, v0x146f30ee0_0;  alias, 1 drivers
v0x146f36c50_0 .net "zero", 31 0, v0x146f34800_0;  1 drivers
L_0x146f3cbf0 .array/port v0x146f34800, L_0x146f3cc90;
L_0x146f3cc90 .concat [ 5 2 0 0], L_0x146f3c950, L_0x138040010;
L_0x146f3cea0 .array/port v0x146f34800, L_0x146f3cf40;
L_0x146f3cf40 .concat [ 5 2 0 0], L_0x146f3c9f0, L_0x138040058;
    .scope S_0x146f2ec70;
T_0 ;
    %wait E_0x146f30010;
    %load/vec4 v0x146f315e0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x146f309a0_0, 0, 3;
    %jmp T_0.8;
T_0.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x146f309a0_0, 0, 3;
    %jmp T_0.8;
T_0.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x146f309a0_0, 0, 3;
    %jmp T_0.8;
T_0.2 ;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x146f309a0_0, 0, 3;
    %jmp T_0.8;
T_0.3 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x146f309a0_0, 0, 3;
    %jmp T_0.8;
T_0.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x146f309a0_0, 0, 3;
    %jmp T_0.8;
T_0.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x146f309a0_0, 0, 3;
    %jmp T_0.8;
T_0.6 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x146f309a0_0, 0, 3;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x146f2ec70;
T_1 ;
    %wait E_0x146f2ff90;
    %load/vec4 v0x146f30110_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x146f30050_0, 0, 3;
    %jmp T_1.4;
T_1.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x146f30050_0, 0, 3;
    %jmp T_1.4;
T_1.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x146f30050_0, 0, 3;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v0x146f314c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x146f30050_0, 0, 3;
    %jmp T_1.10;
T_1.5 ;
    %load/vec4 v0x146f310d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.11, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x146f30050_0, 0, 3;
    %jmp T_1.12;
T_1.11 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x146f30050_0, 0, 3;
T_1.12 ;
    %jmp T_1.10;
T_1.6 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x146f30050_0, 0, 3;
    %jmp T_1.10;
T_1.7 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x146f30050_0, 0, 3;
    %jmp T_1.10;
T_1.8 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x146f30050_0, 0, 3;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x146f2ec70;
T_2 ;
    %wait E_0x146f2ff30;
    %load/vec4 v0x146f31670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x146f31900_0, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x146f30c30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x146f31900_0, 0, 4;
    %jmp T_2.15;
T_2.2 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x146f31900_0, 0, 4;
    %jmp T_2.15;
T_2.3 ;
    %load/vec4 v0x146f315e0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_2.22, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x146f31900_0, 0, 4;
    %jmp T_2.24;
T_2.16 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x146f31900_0, 0, 4;
    %jmp T_2.24;
T_2.17 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x146f31900_0, 0, 4;
    %jmp T_2.24;
T_2.18 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x146f31900_0, 0, 4;
    %jmp T_2.24;
T_2.19 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x146f31900_0, 0, 4;
    %jmp T_2.24;
T_2.20 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x146f31900_0, 0, 4;
    %jmp T_2.24;
T_2.21 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x146f31900_0, 0, 4;
    %jmp T_2.24;
T_2.22 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x146f31900_0, 0, 4;
    %jmp T_2.24;
T_2.24 ;
    %pop/vec4 1;
    %jmp T_2.15;
T_2.4 ;
    %load/vec4 v0x146f315e0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x146f31900_0, 0, 4;
    %jmp T_2.28;
T_2.25 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x146f31900_0, 0, 4;
    %jmp T_2.28;
T_2.26 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x146f31900_0, 0, 4;
    %jmp T_2.28;
T_2.28 ;
    %pop/vec4 1;
    %jmp T_2.15;
T_2.5 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x146f31900_0, 0, 4;
    %jmp T_2.15;
T_2.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x146f31900_0, 0, 4;
    %jmp T_2.15;
T_2.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x146f31900_0, 0, 4;
    %jmp T_2.15;
T_2.8 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x146f31900_0, 0, 4;
    %jmp T_2.15;
T_2.9 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x146f31900_0, 0, 4;
    %jmp T_2.15;
T_2.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x146f31900_0, 0, 4;
    %jmp T_2.15;
T_2.11 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x146f31900_0, 0, 4;
    %jmp T_2.15;
T_2.12 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x146f31900_0, 0, 4;
    %jmp T_2.15;
T_2.13 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x146f31900_0, 0, 4;
    %jmp T_2.15;
T_2.15 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x146f2ec70;
T_3 ;
    %wait E_0x146f2fee0;
    %load/vec4 v0x146f31900_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %pushi/vec4 16383, 16383, 14;
    %store/vec4 v0x146f31430_0, 0, 14;
    %jmp T_3.13;
T_3.0 ;
    %pushi/vec4 13384, 4096, 14;
    %store/vec4 v0x146f31430_0, 0, 14;
    %jmp T_3.13;
T_3.1 ;
    %pushi/vec4 188, 28, 14;
    %store/vec4 v0x146f31430_0, 0, 14;
    %jmp T_3.13;
T_3.2 ;
    %pushi/vec4 316, 28, 14;
    %store/vec4 v0x146f31430_0, 0, 14;
    %jmp T_3.13;
T_3.3 ;
    %pushi/vec4 499, 483, 14;
    %store/vec4 v0x146f31430_0, 0, 14;
    %jmp T_3.13;
T_3.4 ;
    %pushi/vec4 1015, 499, 14;
    %store/vec4 v0x146f31430_0, 0, 14;
    %jmp T_3.13;
T_3.5 ;
    %pushi/vec4 2547, 483, 14;
    %store/vec4 v0x146f31430_0, 0, 14;
    %jmp T_3.13;
T_3.6 ;
    %pushi/vec4 286, 28, 14;
    %store/vec4 v0x146f31430_0, 0, 14;
    %jmp T_3.13;
T_3.7 ;
    %pushi/vec4 1011, 499, 14;
    %store/vec4 v0x146f31430_0, 0, 14;
    %jmp T_3.13;
T_3.8 ;
    %pushi/vec4 318, 28, 14;
    %store/vec4 v0x146f31430_0, 0, 14;
    %jmp T_3.13;
T_3.9 ;
    %pushi/vec4 8912, 16, 14;
    %store/vec4 v0x146f31430_0, 0, 14;
    %jmp T_3.13;
T_3.10 ;
    %pushi/vec4 4369, 16, 14;
    %store/vec4 v0x146f31430_0, 0, 14;
    %jmp T_3.13;
T_3.11 ;
    %pushi/vec4 432, 400, 14;
    %store/vec4 v0x146f31430_0, 0, 14;
    %jmp T_3.13;
T_3.13 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x146f2ec70;
T_4 ;
    %wait E_0x146f082f0;
    %load/vec4 v0x146f31900_0;
    %assign/vec4 v0x146f30c30_0, 0;
    %load/vec4 v0x146f30d30_0;
    %assign/vec4 v0x146f30ba0_0, 0;
    %load/vec4 v0x146f307c0_0;
    %assign/vec4 v0x146f30730_0, 0;
    %load/vec4 v0x146f30a50_0;
    %assign/vec4 v0x146f30af0_0, 0;
    %load/vec4 v0x146f30860_0;
    %assign/vec4 v0x146f30900_0, 0;
    %load/vec4 v0x146f30e50_0;
    %assign/vec4 v0x146f30ee0_0, 0;
    %load/vec4 v0x146f30280_0;
    %assign/vec4 v0x146f30330_0, 0;
    %load/vec4 v0x146f30420_0;
    %assign/vec4 v0x146f304d0_0, 0;
    %load/vec4 v0x146f30580_0;
    %assign/vec4 v0x146f30620_0, 0;
    %load/vec4 v0x146f30f70_0;
    %assign/vec4 v0x146f31020_0, 0;
    %load/vec4 v0x146f301c0_0;
    %assign/vec4 v0x146f30110_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x146f34530;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x146f34800, 4, 0;
    %end;
    .thread T_5;
    .scope S_0x146f34530;
T_6 ;
    %wait E_0x146f082f0;
    %load/vec4 v0x146f36bc0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.2, 9;
    %load/vec4 v0x146f35460_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_6.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x146f36b10_0;
    %load/vec4 v0x146f35460_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146f34800, 0, 4;
T_6.0 ;
    %load/vec4 v0x146f36bc0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.5, 9;
    %load/vec4 v0x146f35460_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.3, 8;
    %vpi_call 10 27 "$warning", "Attempted to write to $zero register" {0 0 0};
T_6.3 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x146f32eb0;
T_7 ;
    %wait E_0x146f34000;
    %load/vec4 v0x146f341d0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %vpi_call 9 26 "$warning", "Unsupported ALUOp given: %h", v0x146f341d0_0 {0 0 0};
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x146f34340_0, 0, 32;
    %jmp T_7.6;
T_7.0 ;
    %load/vec4 v0x146f34120_0;
    %load/vec4 v0x146f342a0_0;
    %and;
    %store/vec4 v0x146f34340_0, 0, 32;
    %jmp T_7.6;
T_7.1 ;
    %load/vec4 v0x146f34120_0;
    %load/vec4 v0x146f342a0_0;
    %or;
    %store/vec4 v0x146f34340_0, 0, 32;
    %jmp T_7.6;
T_7.2 ;
    %load/vec4 v0x146f34120_0;
    %load/vec4 v0x146f342a0_0;
    %add;
    %store/vec4 v0x146f34340_0, 0, 32;
    %jmp T_7.6;
T_7.3 ;
    %load/vec4 v0x146f34120_0;
    %load/vec4 v0x146f342a0_0;
    %sub;
    %store/vec4 v0x146f34340_0, 0, 32;
    %jmp T_7.6;
T_7.4 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x146f34120_0;
    %load/vec4 v0x146f342a0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x146f34340_0, 0, 32;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x146f31b70;
T_8 ;
    %wait E_0x146f082f0;
    %load/vec4 v0x146f37990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 65536, 0, 32;
    %assign/vec4 v0x146f37830_0, 0;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x146f37780_0, 0;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x146f376e0_0, 0;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x146f37460_0, 0;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x146f36db0_0, 0;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x146f37340_0, 0;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x146f37140_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x146f378e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x146f37bb0_0;
    %assign/vec4 v0x146f37830_0, 0;
T_8.2 ;
    %load/vec4 v0x146f37510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x146f37830_0;
    %assign/vec4 v0x146f37780_0, 0;
T_8.4 ;
    %load/vec4 v0x146f37510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0x146f37a90_0;
    %assign/vec4 v0x146f376e0_0, 0;
T_8.6 ;
    %load/vec4 v0x146f37a90_0;
    %assign/vec4 v0x146f37460_0, 0;
    %load/vec4 v0x146f38390_0;
    %assign/vec4 v0x146f36db0_0, 0;
    %load/vec4 v0x146f38440_0;
    %assign/vec4 v0x146f37340_0, 0;
    %load/vec4 v0x146f36f10_0;
    %assign/vec4 v0x146f37140_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x146f31b70;
T_9 ;
    %wait E_0x146f32e60;
    %load/vec4 v0x146f37650_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x146f375c0_0, 0, 32;
    %jmp T_9.6;
T_9.0 ;
    %load/vec4 v0x146f376e0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x146f376e0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x146f375c0_0, 0, 32;
    %jmp T_9.6;
T_9.1 ;
    %load/vec4 v0x146f376e0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x146f376e0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x146f376e0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x146f375c0_0, 0, 32;
    %jmp T_9.6;
T_9.2 ;
    %load/vec4 v0x146f376e0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x146f376e0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x146f376e0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x146f376e0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x146f375c0_0, 0, 32;
    %jmp T_9.6;
T_9.3 ;
    %load/vec4 v0x146f376e0_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v0x146f376e0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x146f376e0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x146f376e0_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x146f375c0_0, 0, 32;
    %jmp T_9.6;
T_9.4 ;
    %load/vec4 v0x146f376e0_0;
    %parti/s 20, 12, 5;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x146f375c0_0, 0, 32;
    %jmp T_9.6;
T_9.6 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x146f31b70;
T_10 ;
    %wait E_0x146f32dc0;
    %load/vec4 v0x146f36fc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x146f37cd0_0, 0, 32;
    %jmp T_10.4;
T_10.0 ;
    %load/vec4 v0x146f37830_0;
    %store/vec4 v0x146f37cd0_0, 0, 32;
    %jmp T_10.4;
T_10.1 ;
    %load/vec4 v0x146f37780_0;
    %store/vec4 v0x146f37cd0_0, 0, 32;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v0x146f36db0_0;
    %store/vec4 v0x146f37cd0_0, 0, 32;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %load/vec4 v0x146f37070_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x146f37d80_0, 0, 32;
    %jmp T_10.9;
T_10.5 ;
    %load/vec4 v0x146f37340_0;
    %store/vec4 v0x146f37d80_0, 0, 32;
    %jmp T_10.9;
T_10.6 ;
    %load/vec4 v0x146f375c0_0;
    %store/vec4 v0x146f37d80_0, 0, 32;
    %jmp T_10.9;
T_10.7 ;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x146f37d80_0, 0, 32;
    %jmp T_10.9;
T_10.9 ;
    %pop/vec4 1;
    %load/vec4 v0x146f37c40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %load/vec4 v0x146f36f10_0;
    %store/vec4 v0x146f37bb0_0, 0, 32;
    %jmp T_10.14;
T_10.10 ;
    %load/vec4 v0x146f37140_0;
    %store/vec4 v0x146f37bb0_0, 0, 32;
    %jmp T_10.14;
T_10.11 ;
    %load/vec4 v0x146f37460_0;
    %store/vec4 v0x146f37bb0_0, 0, 32;
    %jmp T_10.14;
T_10.12 ;
    %load/vec4 v0x146f36f10_0;
    %store/vec4 v0x146f37bb0_0, 0, 32;
    %jmp T_10.14;
T_10.14 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x146f055b0;
T_11 ;
    %vpi_call 4 20 "$readmemh", "text.dat", v0x146f2cf50 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x146f055b0;
T_12 ;
    %wait E_0x146f082f0;
    %load/vec4 v0x146f2e950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x146f2e950_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.4, 9;
    %load/vec4 v0x146f2e450_0;
    %and;
T_12.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x146f2e8c0_0;
    %load/vec4 v0x146f2e2f0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146f13230, 0, 4;
T_12.2 ;
    %load/vec4 v0x146f2e1a0_0;
    %parti/s 2, 0, 2;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_12.5, 4;
    %load/vec4 v0x146f2e1a0_0;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %vpi_call 4 59 "$warning", "Attempted to write to invalid address 0x%h. Address coerced to 0x%h.", v0x146f2e1a0_0, S<0,vec4,u32> {1 0 0};
T_12.5 ;
    %load/vec4 v0x146f2e450_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.7, 8;
    %load/vec4 v0x146f2e1a0_0;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %vpi_call 4 61 "$warning", "Attempted to write to out-of-range address 0x%h.", S<0,vec4,u32> {1 0 0};
T_12.7 ;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x146f19820;
T_13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146f3a1f0_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0x146f19820;
T_14 ;
    %delay 1, 0;
    %load/vec4 v0x146f3a1f0_0;
    %inv;
    %assign/vec4 v0x146f3a1f0_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_0x146f19820;
T_15 ;
    %vpi_call 2 67 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 68 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x146f19820 {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x146f19820;
T_16 ;
    %wait E_0x146f082f0;
    %load/vec4 v0x146f3a280_0;
    %addi 1, 0, 32;
    %store/vec4 v0x146f3a280_0, 0, 32;
    %jmp T_16;
    .thread T_16;
    .scope S_0x146f19820;
T_17 ;
    %vpi_call 2 75 "$display", "Begin simulation." {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146f3bba0_0, 0, 1;
    %wait E_0x146f06320;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146f3bba0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x146f3a280_0, 0, 32;
    %wait E_0x146f06320;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146f3bba0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x146f3a330_0, 0, 32;
T_17.0 ;
    %load/vec4 v0x146f3a330_0;
    %cmpi/u 100, 0, 32;
    %jmp/0xz T_17.1, 5;
    %wait E_0x146f06320;
    %load/vec4 v0x146f3a330_0;
    %addi 1, 0, 32;
    %store/vec4 v0x146f3a330_0, 0, 32;
    %jmp T_17.0;
T_17.1 ;
    %vpi_call 2 88 "$display", v0x146f3baf0_0 {0 0 0};
    %load/vec4 v0x146f3baf0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_17.2, 4;
    %jmp T_17.3;
T_17.2 ;
    %vpi_func/s 2 89 "$sformatf", "reg_zero incorrect" {0 0 0};
    %vpi_func/s 2 89 "$sformatf", "Error: %s", S<0,str> {0 0 1};
    %vpi_call 2 89 "$display", S<0,str> {0 0 1};
T_17.3 ;
    %load/vec4 v0x146f3b4f0_0;
    %pushi/vec4 200208384, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_17.4, 4;
    %jmp T_17.5;
T_17.4 ;
    %vpi_func/s 2 90 "$sformatf", "reg_sp incorrect" {0 0 0};
    %vpi_func/s 2 90 "$sformatf", "Error: %s", S<0,str> {0 0 1};
    %vpi_call 2 90 "$display", S<0,str> {0 0 1};
T_17.5 ;
    %load/vec4 v0x146f3aa20_0;
    %pushi/vec4 268435532, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_17.6, 4;
    %jmp T_17.7;
T_17.6 ;
    %vpi_func/s 2 91 "$sformatf", "reg_gp incorrect" {0 0 0};
    %vpi_func/s 2 91 "$sformatf", "Error: %s", S<0,str> {0 0 1};
    %vpi_call 2 91 "$display", S<0,str> {0 0 1};
T_17.7 ;
    %load/vec4 v0x146f3ba40_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_17.8, 4;
    %jmp T_17.9;
T_17.8 ;
    %vpi_func/s 2 92 "$sformatf", "reg_tp incorrect" {0 0 0};
    %vpi_func/s 2 92 "$sformatf", "Error: %s", S<0,str> {0 0 1};
    %vpi_call 2 92 "$display", S<0,str> {0 0 1};
T_17.9 ;
    %load/vec4 v0x146f3b580_0;
    %pushi/vec4 11, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_17.10, 4;
    %jmp T_17.11;
T_17.10 ;
    %vpi_func/s 2 93 "$sformatf", "reg_t0 incorrect" {0 0 0};
    %vpi_func/s 2 93 "$sformatf", "Error: %s", S<0,str> {0 0 1};
    %vpi_call 2 93 "$display", S<0,str> {0 0 1};
T_17.11 ;
    %load/vec4 v0x146f3b6d0_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_17.12, 4;
    %jmp T_17.13;
T_17.12 ;
    %vpi_func/s 2 94 "$sformatf", "reg_t2 incorrect" {0 0 0};
    %vpi_func/s 2 94 "$sformatf", "Error: %s", S<0,str> {0 0 1};
    %vpi_call 2 94 "$display", S<0,str> {0 0 1};
T_17.13 ;
    %load/vec4 v0x146f39e40_0;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_17.14, 4;
    %jmp T_17.15;
T_17.14 ;
    %vpi_func/s 2 95 "$sformatf", "mem.DATA[25] incorrect" {0 0 0};
    %vpi_func/s 2 95 "$sformatf", "Error: %s", S<0,str> {0 0 1};
    %vpi_call 2 95 "$display", S<0,str> {0 0 1};
T_17.15 ;
    %load/vec4 v0x146f3a030_0;
    %pushi/vec4 25, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_17.16, 4;
    %jmp T_17.17;
T_17.16 ;
    %vpi_func/s 2 96 "$sformatf", "mem.DATA[28] incorrect" {0 0 0};
    %vpi_func/s 2 96 "$sformatf", "Error: %s", S<0,str> {0 0 1};
    %vpi_call 2 96 "$display", S<0,str> {0 0 1};
T_17.17 ;
    %load/vec4 v0x146f3a0e0_0;
    %pushi/vec4 200208384, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_17.18, 4;
    %jmp T_17.19;
T_17.18 ;
    %vpi_func/s 2 97 "$sformatf", "mem.DATA[29] //incorrect" {0 0 0};
    %vpi_func/s 2 97 "$sformatf", "Error: %s", S<0,str> {0 0 1};
    %vpi_call 2 97 "$display", S<0,str> {0 0 1};
T_17.19 ;
    %vpi_call 2 101 "$display", "End simulation." {0 0 0};
    %vpi_call 2 102 "$stop" {0 0 0};
    %end;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "./tb.v";
    "./ucsbece154a_top.v";
    "./ucsbece154a_mem.v";
    "./ucsbece154a_riscv.v";
    "./ucsbece154a_controller.v";
    "./ucsbece154a_defines.vh";
    "./ucsbece154a_datapath.v";
    "./ucsbece154a_alu.v";
    "./ucsbece154a_rf.v";
