{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1583303620969 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1583303620970 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar  4 06:33:40 2020 " "Processing started: Wed Mar  4 06:33:40 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1583303620970 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583303620970 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Computer -c Computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off Computer -c Computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583303620971 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1583303621166 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1583303621166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/Instruction_Memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file /mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/Instruction_Memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Memory " "Found entity 1: Instruction_Memory" {  } { { "../src/Instruction_Memory.sv" "" { Text "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/Instruction_Memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583303627513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583303627513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/PC_set.sv 1 1 " "Found 1 design units, including 1 entities, in source file /mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/PC_set.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC_set " "Found entity 1: PC_set" {  } { { "../src/PC_set.sv" "" { Text "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/PC_set.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583303627514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583303627514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/comms_processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file /mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/comms_processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 comms_processor " "Found entity 1: comms_processor" {  } { { "../src/comms_processor.sv" "" { Text "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/comms_processor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583303627531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583303627531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/Register.sv 1 1 " "Found 1 design units, including 1 entities, in source file /mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/Register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "../src/Register.sv" "" { Text "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/Register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583303627533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583303627533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/RAM.v 1 1 " "Found 1 design units, including 1 entities, in source file /mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/RAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../src/RAM.v" "" { Text "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583303627544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583303627544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/Multiplexer.sv 1 1 " "Found 1 design units, including 1 entities, in source file /mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/Multiplexer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer " "Found entity 1: Multiplexer" {  } { { "../src/Multiplexer.sv" "" { Text "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/Multiplexer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583303627557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583303627557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/Jump_Logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file /mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/Jump_Logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Jump_Logic " "Found entity 1: Jump_Logic" {  } { { "../src/Jump_Logic.sv" "" { Text "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/Jump_Logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583303627560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583303627560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/GPP.sv 1 1 " "Found 1 design units, including 1 entities, in source file /mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/GPP.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GPP " "Found entity 1: GPP" {  } { { "../src/GPP.sv" "" { Text "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/GPP.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583303627576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583303627576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/General_Purpose_Register_File.sv 1 1 " "Found 1 design units, including 1 entities, in source file /mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/General_Purpose_Register_File.sv" { { "Info" "ISGN_ENTITY_NAME" "1 General_Purpose_Register_File " "Found entity 1: General_Purpose_Register_File" {  } { { "../src/General_Purpose_Register_File.sv" "" { Text "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/General_Purpose_Register_File.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583303627585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583303627585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/Flags_Register.sv 1 1 " "Found 1 design units, including 1 entities, in source file /mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/Flags_Register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Flags_Register " "Found entity 1: Flags_Register" {  } { { "../src/Flags_Register.sv" "" { Text "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/Flags_Register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583303627594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583303627594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/Datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file /mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/Datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "../src/Datapath.sv" "" { Text "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/Datapath.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583303627597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583303627597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/data_plane_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file /mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/data_plane_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_plane_tx " "Found entity 1: data_plane_tx" {  } { { "../src/data_plane_tx.sv" "" { Text "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/data_plane_tx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583303627612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583303627612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/data_plane_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file /mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/data_plane_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_plane_rx " "Found entity 1: data_plane_rx" {  } { { "../src/data_plane_rx.sv" "" { Text "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/data_plane_rx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583303627629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583303627629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/data_plane.sv 1 1 " "Found 1 design units, including 1 entities, in source file /mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/data_plane.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_plane " "Found entity 1: data_plane" {  } { { "../src/data_plane.sv" "" { Text "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/data_plane.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583303627635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583303627635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/Data_Memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file /mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/Data_Memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Memory " "Found entity 1: Data_Memory" {  } { { "../src/Data_Memory.sv" "" { Text "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/Data_Memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583303627636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583303627636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/Control_Unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/Control_Unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "../src/Control_Unit.sv" "" { Text "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/Control_Unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583303627647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583303627647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/Control_Plane.sv 1 1 " "Found 1 design units, including 1 entities, in source file /mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/Control_Plane.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Plane " "Found entity 1: Control_Plane" {  } { { "../src/Control_Plane.sv" "" { Text "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/Control_Plane.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583303627655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583303627655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/ALU_advanced.sv 1 1 " "Found 1 design units, including 1 entities, in source file /mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/ALU_advanced.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_advanced " "Found entity 1: ALU_advanced" {  } { { "../src/ALU_advanced.sv" "" { Text "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/ALU_advanced.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583303627669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583303627669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/ALU.sv 1 1 " "Found 1 design units, including 1 entities, in source file /mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/ALU.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../src/ALU.sv" "" { Text "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583303627670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583303627670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Computer.sv 1 1 " "Found 1 design units, including 1 entities, in source file Computer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer " "Found entity 1: Computer" {  } { { "Computer.sv" "" { Text "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/Computer/Computer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583303627671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583303627671 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Computer " "Elaborating entity \"Computer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1583303627779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GPP GPP:cpu " "Elaborating entity \"GPP\" for hierarchy \"GPP:cpu\"" {  } { { "Computer.sv" "cpu" { Text "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/Computer/Computer.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583303627792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath GPP:cpu\|Datapath:datapath_processor " "Elaborating entity \"Datapath\" for hierarchy \"GPP:cpu\|Datapath:datapath_processor\"" {  } { { "../src/GPP.sv" "datapath_processor" { Text "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/GPP.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583303627797 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "pc_control_data_mux\[3\] 0 Datapath.sv(57) " "Net \"pc_control_data_mux\[3\]\" at Datapath.sv(57) has no driver or initial value, using a default initial value '0'" {  } { { "../src/Datapath.sv" "" { Text "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/Datapath.sv" 57 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1583303627803 "|Computer|GPP:cpu|Datapath:datapath_processor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "WD_control_data_mux\[3\] 0 Datapath.sv(64) " "Net \"WD_control_data_mux\[3\]\" at Datapath.sv(64) has no driver or initial value, using a default initial value '0'" {  } { { "../src/Datapath.sv" "" { Text "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/Datapath.sv" 64 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1583303627803 "|Computer|GPP:cpu|Datapath:datapath_processor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ALU_source_2_data_mux\[3\] 0 Datapath.sv(65) " "Net \"ALU_source_2_data_mux\[3\]\" at Datapath.sv(65) has no driver or initial value, using a default initial value '0'" {  } { { "../src/Datapath.sv" "" { Text "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/Datapath.sv" 65 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1583303627804 "|Computer|GPP:cpu|Datapath:datapath_processor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ALU_source_1_data_mux\[3\] 0 Datapath.sv(78) " "Net \"ALU_source_1_data_mux\[3\]\" at Datapath.sv(78) has no driver or initial value, using a default initial value '0'" {  } { { "../src/Datapath.sv" "" { Text "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/Datapath.sv" 78 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1583303627804 "|Computer|GPP:cpu|Datapath:datapath_processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer GPP:cpu\|Datapath:datapath_processor\|Multiplexer:branch_multiplexer " "Elaborating entity \"Multiplexer\" for hierarchy \"GPP:cpu\|Datapath:datapath_processor\|Multiplexer:branch_multiplexer\"" {  } { { "../src/Datapath.sv" "branch_multiplexer" { Text "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/Datapath.sv" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583303627812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer GPP:cpu\|Datapath:datapath_processor\|Multiplexer:pc_control_multiplexer " "Elaborating entity \"Multiplexer\" for hierarchy \"GPP:cpu\|Datapath:datapath_processor\|Multiplexer:pc_control_multiplexer\"" {  } { { "../src/Datapath.sv" "pc_control_multiplexer" { Text "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/Datapath.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583303627815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register GPP:cpu\|Datapath:datapath_processor\|Register:pc_register " "Elaborating entity \"Register\" for hierarchy \"GPP:cpu\|Datapath:datapath_processor\|Register:pc_register\"" {  } { { "../src/Datapath.sv" "pc_register" { Text "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/Datapath.sv" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583303627818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU GPP:cpu\|Datapath:datapath_processor\|ALU:pc_adder " "Elaborating entity \"ALU\" for hierarchy \"GPP:cpu\|Datapath:datapath_processor\|ALU:pc_adder\"" {  } { { "../src/Datapath.sv" "pc_adder" { Text "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/Datapath.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583303627821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "General_Purpose_Register_File GPP:cpu\|Datapath:datapath_processor\|General_Purpose_Register_File:register_file_0 " "Elaborating entity \"General_Purpose_Register_File\" for hierarchy \"GPP:cpu\|Datapath:datapath_processor\|General_Purpose_Register_File:register_file_0\"" {  } { { "../src/Datapath.sv" "register_file_0" { Text "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/Datapath.sv" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583303627826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer GPP:cpu\|Datapath:datapath_processor\|Multiplexer:stack_control_multiplexer " "Elaborating entity \"Multiplexer\" for hierarchy \"GPP:cpu\|Datapath:datapath_processor\|Multiplexer:stack_control_multiplexer\"" {  } { { "../src/Datapath.sv" "stack_control_multiplexer" { Text "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/Datapath.sv" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583303627861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU GPP:cpu\|Datapath:datapath_processor\|ALU:stack_access_subber " "Elaborating entity \"ALU\" for hierarchy \"GPP:cpu\|Datapath:datapath_processor\|ALU:stack_access_subber\"" {  } { { "../src/Datapath.sv" "stack_access_subber" { Text "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/Datapath.sv" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583303627864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_advanced GPP:cpu\|Datapath:datapath_processor\|ALU_advanced:ALU_0 " "Elaborating entity \"ALU_advanced\" for hierarchy \"GPP:cpu\|Datapath:datapath_processor\|ALU_advanced:ALU_0\"" {  } { { "../src/Datapath.sv" "ALU_0" { Text "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/Datapath.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583303627868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Flags_Register GPP:cpu\|Datapath:datapath_processor\|Flags_Register:flag_reg " "Elaborating entity \"Flags_Register\" for hierarchy \"GPP:cpu\|Datapath:datapath_processor\|Flags_Register:flag_reg\"" {  } { { "../src/Datapath.sv" "flag_reg" { Text "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/Datapath.sv" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583303627873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Jump_Logic GPP:cpu\|Datapath:datapath_processor\|Jump_Logic:jump_logic_0 " "Elaborating entity \"Jump_Logic\" for hierarchy \"GPP:cpu\|Datapath:datapath_processor\|Jump_Logic:jump_logic_0\"" {  } { { "../src/Datapath.sv" "jump_logic_0" { Text "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/Datapath.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583303627876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit GPP:cpu\|Control_Unit:cu_processor " "Elaborating entity \"Control_Unit\" for hierarchy \"GPP:cpu\|Control_Unit:cu_processor\"" {  } { { "../src/GPP.sv" "cu_processor" { Text "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/GPP.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583303627879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_Memory Instruction_Memory:im_computer " "Elaborating entity \"Instruction_Memory\" for hierarchy \"Instruction_Memory:im_computer\"" {  } { { "Computer.sv" "im_computer" { Text "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/Computer/Computer.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583303627889 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "9 0 31 Instruction_Memory.sv(18) " "Verilog HDL warning at Instruction_Memory.sv(18): number of words (9) in memory file does not match the number of elements in the address range \[0:31\]" {  } { { "../src/Instruction_Memory.sv" "" { Text "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/Instruction_Memory.sv" 18 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1583303627890 "|Computer|Instruction_Memory:im_computer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.data_a 0 Instruction_Memory.sv(14) " "Net \"ROM.data_a\" at Instruction_Memory.sv(14) has no driver or initial value, using a default initial value '0'" {  } { { "../src/Instruction_Memory.sv" "" { Text "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/Instruction_Memory.sv" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1583303627901 "|Computer|Instruction_Memory:im_computer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.waddr_a 0 Instruction_Memory.sv(14) " "Net \"ROM.waddr_a\" at Instruction_Memory.sv(14) has no driver or initial value, using a default initial value '0'" {  } { { "../src/Instruction_Memory.sv" "" { Text "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/Instruction_Memory.sv" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1583303627901 "|Computer|Instruction_Memory:im_computer"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM.we_a 0 Instruction_Memory.sv(14) " "Net \"ROM.we_a\" at Instruction_Memory.sv(14) has no driver or initial value, using a default initial value '0'" {  } { { "../src/Instruction_Memory.sv" "" { Text "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/Instruction_Memory.sv" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1583303627901 "|Computer|Instruction_Memory:im_computer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:dm_computer " "Elaborating entity \"RAM\" for hierarchy \"RAM:dm_computer\"" {  } { { "Computer.sv" "dm_computer" { Text "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/Computer/Computer.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583303627905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:dm_computer\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM:dm_computer\|altsyncram:altsyncram_component\"" {  } { { "../src/RAM.v" "altsyncram_component" { Text "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/RAM.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583303627996 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:dm_computer\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM:dm_computer\|altsyncram:altsyncram_component\"" {  } { { "../src/RAM.v" "" { Text "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/RAM.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583303628005 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:dm_computer\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM:dm_computer\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583303628005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583303628005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583303628005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583303628005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583303628005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583303628005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583303628005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583303628005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583303628005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583303628005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583303628005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583303628005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583303628005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1583303628005 ""}  } { { "../src/RAM.v" "" { Text "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/RAM.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1583303628005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r4g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r4g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r4g1 " "Found entity 1: altsyncram_r4g1" {  } { { "db/altsyncram_r4g1.tdf" "" { Text "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/Computer/db/altsyncram_r4g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583303628044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583303628044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r4g1 RAM:dm_computer\|altsyncram:altsyncram_component\|altsyncram_r4g1:auto_generated " "Elaborating entity \"altsyncram_r4g1\" for hierarchy \"RAM:dm_computer\|altsyncram:altsyncram_component\|altsyncram_r4g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/sreethyan/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583303628045 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Instruction_Memory:im_computer\|ROM " "RAM logic \"Instruction_Memory:im_computer\|ROM\" is uninferred due to inappropriate RAM size" {  } { { "../src/Instruction_Memory.sv" "ROM" { Text "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/Instruction_Memory.sv" 14 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1583303628408 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1583303628408 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/Computer/db/Computer.ram0_Instruction_Memory_67756a5f_0.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/Computer/db/Computer.ram0_Instruction_Memory_67756a5f_0.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1583303628561 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1583303628845 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1583303628992 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "398 " "398 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1583303629570 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "RAM:dm_computer\|altsyncram:altsyncram_component\|altsyncram_r4g1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"RAM:dm_computer\|altsyncram:altsyncram_component\|altsyncram_r4g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_r4g1.tdf" "" { Text "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/Computer/db/altsyncram_r4g1.tdf" 33 2 0 } } { "altsyncram.tdf" "" { Text "/home/sreethyan/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/RAM.v" "" { Text "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/src/RAM.v" 86 0 0 } } { "Computer.sv" "" { Text "/mnt/d/Documents/University/Year_3/Project/Solution/synthesis/Computer/Computer.sv" 41 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583303629581 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1583303629687 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583303629687 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "397 " "Implemented 397 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1583303629794 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1583303629794 ""} { "Info" "ICUT_CUT_TM_LCELLS" "363 " "Implemented 363 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1583303629794 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1583303629794 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1583303629794 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1001 " "Peak virtual memory: 1001 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1583303629804 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar  4 06:33:49 2020 " "Processing ended: Wed Mar  4 06:33:49 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1583303629804 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1583303629804 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1583303629804 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1583303629804 ""}
