
================================================================================
Timing constraint: Autotimespec constraint for clock net 
cpu/control_unit/Mram__n014114_BUFG
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 924 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.753ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Autotimespec constraint for clock net step_mem_out
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 152 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.500ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Autotimespec constraint for clock net step_clk_out_BUFG
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 137238 paths analyzed, 347 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.633ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Autotimespec constraint for clock net clk_BUFGP
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10603 paths analyzed, 147 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.900ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Autotimespec constraint for clock net 
stepmem/clk500/clk_out_BUFG
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 4 failing endpoints
 4 timing errors detected. (0 setup errors, 4 hold errors, 0 component switching limit errors)
 Minimum period is   1.000ns.
--------------------------------------------------------------------------------
Hold Paths: Autotimespec constraint for clock net stepmem/clk500/clk_out_BUFG
--------------------------------------------------------------------------------
Slack (hold path):      -0.085 (requirement - (clock path skew + uncertainty - data path))
  Source:               stepclk/regclk/q7 (FF)
  Destination:          stepclk/regclk/q8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.182ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.267ns (0.832 - 0.565)
  Source Clock:         stepmem/clk500/clk_out_BUFG rising at 1.091ns
  Destination Clock:    stepmem/clk500/clk_out_BUFG rising at 1.091ns
  Clock Uncertainty:    0.000

  Minimum Data Path at Fast Process Corner: stepclk/regclk/q7 to stepclk/regclk/q8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y117.DQ     Tcko                  0.141   stepclk/regclk/q7
                                                       stepclk/regclk/q7
    SLICE_X13Y118.CX     net (fanout=2)        0.117   stepclk/regclk/q7
    SLICE_X13Y118.CLK    Tckdi       (-Th)     0.076   stepclk/regclk/q9
                                                       stepclk/regclk/q8
    -------------------------------------------------  ---------------------------
--------------------------------------------------------------------------------
Slack (hold path):      -0.074 (requirement - (clock path skew + uncertainty - data path))
  Source:               stepmem/regclk/q3 (FF)
  Destination:          stepmem/regclk/q4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.196ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.270ns (0.837 - 0.567)
  Source Clock:         stepmem/clk500/clk_out_BUFG rising at 1.091ns
  Destination Clock:    stepmem/clk500/clk_out_BUFG rising at 1.091ns
  Clock Uncertainty:    0.000

  Minimum Data Path at Fast Process Corner: stepmem/regclk/q3 to stepmem/regclk/q4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y135.DQ      Tcko                  0.141   stepmem/regclk/q3
                                                       stepmem/regclk/q3
    SLICE_X11Y136.AX     net (fanout=2)        0.125   stepmem/regclk/q3
    SLICE_X11Y136.CLK    Tckdi       (-Th)     0.070   stepmem/regclk/q7
                                                       stepmem/regclk/q4
    -------------------------------------------------  ---------------------------
--------------------------------------------------------------------------------
Slack (hold path):      -0.072 (requirement - (clock path skew + uncertainty - data path))
  Source:               stepmem/regclk/q7 (FF)
  Destination:          stepmem/regclk/q8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.198ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.270ns (0.837 - 0.567)
  Source Clock:         stepmem/clk500/clk_out_BUFG rising at 1.091ns
  Destination Clock:    stepmem/clk500/clk_out_BUFG rising at 1.091ns
  Clock Uncertainty:    0.000

  Minimum Data Path at Fast Process Corner: stepmem/regclk/q7 to stepmem/regclk/q8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y136.DQ     Tcko                  0.141   stepmem/regclk/q7
                                                       stepmem/regclk/q7
    SLICE_X10Y136.AX     net (fanout=2)        0.117   stepmem/regclk/q7
    SLICE_X10Y136.CLK    Tckdi       (-Th)     0.060   N5
                                                       stepmem/regclk/q8
    -------------------------------------------------  ---------------------------
--------------------------------------------------------------------------------
Slack (hold path):      -0.025 (requirement - (clock path skew + uncertainty - data path))
  Source:               stepclk/regclk/q3 (FF)
  Destination:          stepclk/regclk/q4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.243ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.268ns (0.834 - 0.566)
  Source Clock:         stepmem/clk500/clk_out_BUFG rising at 1.091ns
  Destination Clock:    stepmem/clk500/clk_out_BUFG rising at 1.091ns
  Clock Uncertainty:    0.000

  Minimum Data Path at Fast Process Corner: stepclk/regclk/q3 to stepclk/regclk/q4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y116.DQ     Tcko                  0.141   stepclk/regclk/q3
                                                       stepclk/regclk/q3
    SLICE_X13Y117.AX     net (fanout=2)        0.172   stepclk/regclk/q3
    SLICE_X13Y117.CLK    Tckdi       (-Th)     0.070   stepclk/regclk/q7
                                                       stepclk/regclk/q4
    -------------------------------------------------  ---------------------------
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Autotimespec constraint for clock net _i000002/pxl/clk_out
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8 paths analyzed, 8 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.000ns.
--------------------------------------------------------------------------------


1 constraint not met.



