<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>LimeSuite-UML: /home/erik/prefix/default/src/limesuite-dev/src/FPGA_common/FPGA_common.h Source File</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LimeSuite-UML
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="../../index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="../../pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="../../modules.html"><span>Modules</span></a></li>
      <li><a href="../../namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="../../annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="../../files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="../../search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="../../search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="../../files.html"><span>File&#160;List</span></a></li>
      <li><a href="../../globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="../../dir_43e0a1f539e00dcfa1a6bc4d4fee4fc2.html">home</a></li><li class="navelem"><a class="el" href="../../dir_cf764c42155f97c8834fa9e0239058a2.html">erik</a></li><li class="navelem"><a class="el" href="../../dir_8bf104421d777a119379982ba15bc917.html">prefix</a></li><li class="navelem"><a class="el" href="../../dir_39c8bc37e19f05461b414d975c570109.html">default</a></li><li class="navelem"><a class="el" href="../../dir_b4804201d5ae79dd9b765c673f6732d6.html">src</a></li><li class="navelem"><a class="el" href="../../dir_b9105e5b97f4b271c74f586b556aeb2c.html">limesuite-dev</a></li><li class="navelem"><a class="el" href="../../dir_76738fd7cbf48a61ea8ab75a3e74695b.html">src</a></li><li class="navelem"><a class="el" href="../../dir_26e685eace0ab600c064841a82f17458.html">FPGA_common</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">FPGA_common.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="../../dc/dda/FPGA__common_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="preprocessor">#ifndef FPGA_COMMON_H</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="preprocessor">#define FPGA_COMMON_H</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../d3/d1e/IConnection_8h.html">IConnection.h</a>&quot;</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../d4/dbd/dataTypes_8h.html">dataTypes.h</a>&quot;</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="../../d2/dbf/Streamer_8h.html">Streamer.h</a>&quot;</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;</div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="keyword">namespace </span><a class="code" href="../../d5/d6c/namespacelime.html">lime</a></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;{</div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;     </div><div class="line"><a name="l00017"></a><span class="lineno"><a class="line" href="../../db/dcf/classlime_1_1FPGA.html">   17</a></span>&#160;<span class="keyword">class </span><a class="code" href="../../dd/d40/LimeSuiteConfig_8h.html#a624a87d62c451e757cecf9d3e81c7053">LIME_API</a> <a class="code" href="../../db/dcf/classlime_1_1FPGA.html">FPGA</a></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;{</div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;    </div><div class="line"><a name="l00021"></a><span class="lineno"><a class="line" href="../../db/dcf/classlime_1_1FPGA.html#a6b7ea8599689900811091f5a5a25ac44">   21</a></span>&#160;    <a class="code" href="../../db/dcf/classlime_1_1FPGA.html#a6b7ea8599689900811091f5a5a25ac44">FPGA</a>(){};</div><div class="line"><a name="l00022"></a><span class="lineno"><a class="line" href="../../db/dcf/classlime_1_1FPGA.html#a4a3ebf6b032b292b0746bfb58b741b16">   22</a></span>&#160;    <span class="keyword">virtual</span> <a class="code" href="../../db/dcf/classlime_1_1FPGA.html#a4a3ebf6b032b292b0746bfb58b741b16">~FPGA</a>(){};</div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;    <span class="keywordtype">void</span> SetConnection(<a class="code" href="../../d2/de5/classlime_1_1IConnection.html">IConnection</a>* conn);</div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;    <a class="code" href="../../d2/de5/classlime_1_1IConnection.html">IConnection</a>* GetConnection() <span class="keyword">const</span>;</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;    <span class="keywordtype">int</span> StartStreaming();</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;    <span class="keywordtype">int</span> StopStreaming();</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;    <span class="keywordtype">int</span> ResetTimestamp();</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">int</span> UploadWFM(<span class="keyword">const</span> <span class="keywordtype">void</span>* <span class="keyword">const</span>* <a class="code" href="../../d1/dd8/group__FN__STREAM.html#gacb36ed9da2f603c0bc49b783e62e565e">samples</a>, uint8_t <a class="code" href="../../d1/dd8/group__FN__STREAM.html#ga3c63a4089587cf189d87730ef2bf7402">chCount</a>, <span class="keywordtype">size_t</span> <a class="code" href="../../d1/dd8/group__FN__STREAM.html#ga072869ef257c91ea95fe774cdbb4942e">sample_count</a>, <a class="code" href="../../d4/d52/structlime_1_1StreamConfig.html#aeba178b2150eaa53f383c88befcd4bc9">StreamConfig::StreamDataFormat</a> <a class="code" href="../../d1/dd8/group__FN__STREAM.html#gaad9b08c92854f938d313c29fd0022e5d">format</a>, <span class="keywordtype">int</span> epIndex);</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;    </div><div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html">   30</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html">FPGA_PLL_clock</a></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;    {</div><div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#a979068589886ec82c534c3567bf35abc">   32</a></span>&#160;        <a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#a979068589886ec82c534c3567bf35abc">FPGA_PLL_clock</a>()</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;        {</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;           findPhase = <span class="keyword">false</span>;</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;           bypass = <span class="keyword">false</span>;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;           phaseShift_deg = 0;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;           <a class="code" href="../../d8/d80/group__FN__HIGH__LVL.html#ga69eaff271a229e3b1f15d41b48dc0c08">index</a> = 0;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;        }</div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#ae4722a65d9832c290437d41ff2b1b4df">   39</a></span>&#160;        <span class="keywordtype">double</span> <a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#ae4722a65d9832c290437d41ff2b1b4df">outFrequency</a>;</div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#a7685c7ae1c138cb57689c48040a87a43">   40</a></span>&#160;        <span class="keywordtype">double</span> <a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#a7685c7ae1c138cb57689c48040a87a43">phaseShift_deg</a>;</div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#a80a10016fee0096abad163e30e61104b">   41</a></span>&#160;        uint8_t <a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#a80a10016fee0096abad163e30e61104b">index</a>;</div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#a7ac69f4de6cd1d14739b8c09e8a9d70e">   42</a></span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#a7ac69f4de6cd1d14739b8c09e8a9d70e">bypass</a>;</div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#abc7956e85e50759f0ac10d5bfab2f7b3">   43</a></span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#abc7956e85e50759f0ac10d5bfab2f7b3">findPhase</a>;</div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#a50c47b512688f319569b8379edcb993b">   44</a></span>&#160;        <span class="keywordtype">double</span> <a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#a50c47b512688f319569b8379edcb993b">rd_actualFrequency</a>;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;    };</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">int</span> SetInterfaceFreq(<span class="keywordtype">double</span> f_Tx_Hz, <span class="keywordtype">double</span> f_Rx_Hz, <span class="keywordtype">double</span> txPhase, <span class="keywordtype">double</span> rxPhase, <span class="keywordtype">int</span> ch = 0);</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">int</span> SetInterfaceFreq(<span class="keywordtype">double</span> f_Tx_Hz, <span class="keywordtype">double</span> f_Rx_Hz, <span class="keywordtype">int</span> ch = 0);</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;    <span class="keywordtype">double</span> DetectRefClk(<span class="keywordtype">double</span> fx3Clk = 100e6);</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;    <span class="keyword">static</span> <span class="keywordtype">int</span> FPGAPacketPayload2Samples(<span class="keyword">const</span> uint8_t* <a class="code" href="../../d3/d0a/group__FN__LOW__LVL.html#ga9e71a98856288ad285d7472959bc387e">buffer</a>, <span class="keywordtype">int</span> bufLen, <span class="keywordtype">bool</span> mimo, <span class="keywordtype">bool</span> compressed, <a class="code" href="../../d3/d26/structlime_1_1complex16__t.html">complex16_t</a>** samples);</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;    <span class="keyword">static</span> <span class="keywordtype">int</span> Samples2FPGAPacketPayload(<span class="keyword">const</span> <a class="code" href="../../d3/d26/structlime_1_1complex16__t.html">complex16_t</a>* <span class="keyword">const</span>* samples, <span class="keywordtype">int</span> samplesCount, <span class="keywordtype">bool</span> mimo, <span class="keywordtype">bool</span> compressed, uint8_t* <a class="code" href="../../d3/d0a/group__FN__LOW__LVL.html#ga9e71a98856288ad285d7472959bc387e">buffer</a>);</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="keyword">protected</span>:</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;    <span class="keywordtype">int</span> SetPllFrequency(uint8_t pllIndex, <span class="keywordtype">double</span> inputFreq, <a class="code" href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html">FPGA_PLL_clock</a>* outputs, uint8_t clockCount);</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;    <span class="keywordtype">int</span> SetDirectClocking(<span class="keywordtype">int</span> clockIndex);</div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="../../db/dcf/classlime_1_1FPGA.html#a3f122b89459378fcf8e6808d2db6a5cd">   56</a></span>&#160;    <a class="code" href="../../d2/de5/classlime_1_1IConnection.html">IConnection</a>* <a class="code" href="../../db/dcf/classlime_1_1FPGA.html#a3f122b89459378fcf8e6808d2db6a5cd">connection</a>;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="keyword">private</span>:</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    <span class="keyword">virtual</span> <span class="keywordtype">int</span> ReadRawStreamData(<span class="keywordtype">char</span>* <a class="code" href="../../d3/d0a/group__FN__LOW__LVL.html#ga9e71a98856288ad285d7472959bc387e">buffer</a>, <span class="keywordtype">unsigned</span> <a class="code" href="../../db/d82/wglew_8h.html#a74efbdef71b2e5711088ae39fc925d2d">length</a>, <span class="keywordtype">int</span> epIndex, <span class="keywordtype">int</span> <a class="code" href="../../d1/dd8/group__FN__STREAM.html#ga99d39cc472ce807b89adc26e7deea42e">timeout_ms</a>);</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    <span class="keywordtype">int</span> SetPllClock(<span class="keywordtype">int</span> clockIndex, <span class="keywordtype">int</span> nSteps, <span class="keywordtype">bool</span> waitLock, uint16_t &amp;reg23val);</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;};</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;}</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#endif // FPGA_COMMON_H</span></div><div class="ttc" id="structlime_1_1complex16__t_html"><div class="ttname"><a href="../../d3/d26/structlime_1_1complex16__t.html">lime::complex16_t</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d4/dbd/dataTypes_8h_source.html#l00023">dataTypes.h:23</a></div></div>
<div class="ttc" id="structlime_1_1FPGA_1_1FPGA__PLL__clock_html_a7ac69f4de6cd1d14739b8c09e8a9d70e"><div class="ttname"><a href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#a7ac69f4de6cd1d14739b8c09e8a9d70e">lime::FPGA::FPGA_PLL_clock::bypass</a></div><div class="ttdeci">bool bypass</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dda/FPGA__common_8h_source.html#l00042">FPGA_common.h:42</a></div></div>
<div class="ttc" id="structlime_1_1FPGA_1_1FPGA__PLL__clock_html_ae4722a65d9832c290437d41ff2b1b4df"><div class="ttname"><a href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#ae4722a65d9832c290437d41ff2b1b4df">lime::FPGA::FPGA_PLL_clock::outFrequency</a></div><div class="ttdeci">double outFrequency</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dda/FPGA__common_8h_source.html#l00039">FPGA_common.h:39</a></div></div>
<div class="ttc" id="group__FN__STREAM_html_ga3c63a4089587cf189d87730ef2bf7402"><div class="ttname"><a href="../../d1/dd8/group__FN__STREAM.html#ga3c63a4089587cf189d87730ef2bf7402">chCount</a></div><div class="ttdeci">const void uint8_t chCount</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d07/LimeSuite_8h_source.html#l01204">LimeSuite.h:1204</a></div></div>
<div class="ttc" id="group__FN__STREAM_html_ga072869ef257c91ea95fe774cdbb4942e"><div class="ttname"><a href="../../d1/dd8/group__FN__STREAM.html#ga072869ef257c91ea95fe774cdbb4942e">sample_count</a></div><div class="ttdeci">void size_t sample_count</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d07/LimeSuite_8h_source.html#l01167">LimeSuite.h:1167</a></div></div>
<div class="ttc" id="structlime_1_1FPGA_1_1FPGA__PLL__clock_html_a979068589886ec82c534c3567bf35abc"><div class="ttname"><a href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#a979068589886ec82c534c3567bf35abc">lime::FPGA::FPGA_PLL_clock::FPGA_PLL_clock</a></div><div class="ttdeci">FPGA_PLL_clock()</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dda/FPGA__common_8h_source.html#l00032">FPGA_common.h:32</a></div></div>
<div class="ttc" id="structlime_1_1FPGA_1_1FPGA__PLL__clock_html_a7685c7ae1c138cb57689c48040a87a43"><div class="ttname"><a href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#a7685c7ae1c138cb57689c48040a87a43">lime::FPGA::FPGA_PLL_clock::phaseShift_deg</a></div><div class="ttdeci">double phaseShift_deg</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dda/FPGA__common_8h_source.html#l00040">FPGA_common.h:40</a></div></div>
<div class="ttc" id="dataTypes_8h_html"><div class="ttname"><a href="../../d4/dbd/dataTypes_8h.html">dataTypes.h</a></div></div>
<div class="ttc" id="classlime_1_1FPGA_html_a4a3ebf6b032b292b0746bfb58b741b16"><div class="ttname"><a href="../../db/dcf/classlime_1_1FPGA.html#a4a3ebf6b032b292b0746bfb58b741b16">lime::FPGA::~FPGA</a></div><div class="ttdeci">virtual ~FPGA()</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dda/FPGA__common_8h_source.html#l00022">FPGA_common.h:22</a></div></div>
<div class="ttc" id="classlime_1_1FPGA_html_a3f122b89459378fcf8e6808d2db6a5cd"><div class="ttname"><a href="../../db/dcf/classlime_1_1FPGA.html#a3f122b89459378fcf8e6808d2db6a5cd">lime::FPGA::connection</a></div><div class="ttdeci">IConnection * connection</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dda/FPGA__common_8h_source.html#l00056">FPGA_common.h:56</a></div></div>
<div class="ttc" id="wglew_8h_html_a74efbdef71b2e5711088ae39fc925d2d"><div class="ttname"><a href="../../db/d82/wglew_8h.html#a74efbdef71b2e5711088ae39fc925d2d">length</a></div><div class="ttdeci">GLuint length</div><div class="ttdef"><b>Definition:</b> <a href="../../db/d82/wglew_8h_source.html#l00550">wglew.h:550</a></div></div>
<div class="ttc" id="group__FN__HIGH__LVL_html_ga69eaff271a229e3b1f15d41b48dc0c08"><div class="ttname"><a href="../../d8/d80/group__FN__HIGH__LVL.html#ga69eaff271a229e3b1f15d41b48dc0c08">index</a></div><div class="ttdeci">bool size_t size_t index</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d07/LimeSuite_8h_source.html#l00340">LimeSuite.h:340</a></div></div>
<div class="ttc" id="structlime_1_1FPGA_1_1FPGA__PLL__clock_html_a80a10016fee0096abad163e30e61104b"><div class="ttname"><a href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#a80a10016fee0096abad163e30e61104b">lime::FPGA::FPGA_PLL_clock::index</a></div><div class="ttdeci">uint8_t index</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dda/FPGA__common_8h_source.html#l00041">FPGA_common.h:41</a></div></div>
<div class="ttc" id="group__FN__LOW__LVL_html_ga9e71a98856288ad285d7472959bc387e"><div class="ttname"><a href="../../d3/d0a/group__FN__LOW__LVL.html#ga9e71a98856288ad285d7472959bc387e">buffer</a></div><div class="ttdeci">uint8_t * buffer</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d07/LimeSuite_8h_source.html#l00997">LimeSuite.h:997</a></div></div>
<div class="ttc" id="classlime_1_1FPGA_html"><div class="ttname"><a href="../../db/dcf/classlime_1_1FPGA.html">lime::FPGA</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dda/FPGA__common_8h_source.html#l00017">FPGA_common.h:17</a></div></div>
<div class="ttc" id="group__FN__STREAM_html_gacb36ed9da2f603c0bc49b783e62e565e"><div class="ttname"><a href="../../d1/dd8/group__FN__STREAM.html#gacb36ed9da2f603c0bc49b783e62e565e">samples</a></div><div class="ttdeci">void * samples</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d07/LimeSuite_8h_source.html#l01167">LimeSuite.h:1167</a></div></div>
<div class="ttc" id="group__FN__STREAM_html_ga99d39cc472ce807b89adc26e7deea42e"><div class="ttname"><a href="../../d1/dd8/group__FN__STREAM.html#ga99d39cc472ce807b89adc26e7deea42e">timeout_ms</a></div><div class="ttdeci">void size_t lms_stream_meta_t unsigned timeout_ms</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d07/LimeSuite_8h_source.html#l01167">LimeSuite.h:1167</a></div></div>
<div class="ttc" id="classlime_1_1IConnection_html"><div class="ttname"><a href="../../d2/de5/classlime_1_1IConnection.html">lime::IConnection</a></div><div class="ttdef"><b>Definition:</b> <a href="../../d3/d1e/IConnection_8h_source.html#l00067">IConnection.h:67</a></div></div>
<div class="ttc" id="namespacelime_html"><div class="ttname"><a href="../../d5/d6c/namespacelime.html">lime</a></div><div class="ttdoc">GUI for writing and reading analog controls. </div><div class="ttdef"><b>Definition:</b> <a href="../../d2/ddb/ADF4002_8h_source.html#l00012">ADF4002.h:12</a></div></div>
<div class="ttc" id="structlime_1_1FPGA_1_1FPGA__PLL__clock_html_abc7956e85e50759f0ac10d5bfab2f7b3"><div class="ttname"><a href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#abc7956e85e50759f0ac10d5bfab2f7b3">lime::FPGA::FPGA_PLL_clock::findPhase</a></div><div class="ttdeci">bool findPhase</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dda/FPGA__common_8h_source.html#l00043">FPGA_common.h:43</a></div></div>
<div class="ttc" id="structlime_1_1FPGA_1_1FPGA__PLL__clock_html_a50c47b512688f319569b8379edcb993b"><div class="ttname"><a href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html#a50c47b512688f319569b8379edcb993b">lime::FPGA::FPGA_PLL_clock::rd_actualFrequency</a></div><div class="ttdeci">double rd_actualFrequency</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dda/FPGA__common_8h_source.html#l00044">FPGA_common.h:44</a></div></div>
<div class="ttc" id="structlime_1_1FPGA_1_1FPGA__PLL__clock_html"><div class="ttname"><a href="../../d6/d86/structlime_1_1FPGA_1_1FPGA__PLL__clock.html">lime::FPGA::FPGA_PLL_clock</a></div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dda/FPGA__common_8h_source.html#l00030">FPGA_common.h:30</a></div></div>
<div class="ttc" id="classlime_1_1FPGA_html_a6b7ea8599689900811091f5a5a25ac44"><div class="ttname"><a href="../../db/dcf/classlime_1_1FPGA.html#a6b7ea8599689900811091f5a5a25ac44">lime::FPGA::FPGA</a></div><div class="ttdeci">FPGA()</div><div class="ttdef"><b>Definition:</b> <a href="../../dc/dda/FPGA__common_8h_source.html#l00021">FPGA_common.h:21</a></div></div>
<div class="ttc" id="group__FN__STREAM_html_gaad9b08c92854f938d313c29fd0022e5d"><div class="ttname"><a href="../../d1/dd8/group__FN__STREAM.html#gaad9b08c92854f938d313c29fd0022e5d">format</a></div><div class="ttdeci">const void uint8_t size_t int format</div><div class="ttdef"><b>Definition:</b> <a href="../../d5/d07/LimeSuite_8h_source.html#l01204">LimeSuite.h:1204</a></div></div>
<div class="ttc" id="structlime_1_1StreamConfig_html_aeba178b2150eaa53f383c88befcd4bc9"><div class="ttname"><a href="../../d4/d52/structlime_1_1StreamConfig.html#aeba178b2150eaa53f383c88befcd4bc9">lime::StreamConfig::StreamDataFormat</a></div><div class="ttdeci">StreamDataFormat</div><div class="ttdoc">Possible stream data formats. </div><div class="ttdef"><b>Definition:</b> <a href="../../d2/dbf/Streamer_8h_source.html#l00044">Streamer.h:44</a></div></div>
<div class="ttc" id="IConnection_8h_html"><div class="ttname"><a href="../../d3/d1e/IConnection_8h.html">IConnection.h</a></div><div class="ttdoc">Interface class for connection types. </div></div>
<div class="ttc" id="LimeSuiteConfig_8h_html_a624a87d62c451e757cecf9d3e81c7053"><div class="ttname"><a href="../../dd/d40/LimeSuiteConfig_8h.html#a624a87d62c451e757cecf9d3e81c7053">LIME_API</a></div><div class="ttdeci">#define LIME_API</div><div class="ttdef"><b>Definition:</b> <a href="../../dd/d40/LimeSuiteConfig_8h_source.html#l00035">LimeSuiteConfig.h:35</a></div></div>
<div class="ttc" id="Streamer_8h_html"><div class="ttname"><a href="../../d2/dbf/Streamer_8h.html">Streamer.h</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Jul 23 2018 14:08:56 for LimeSuite-UML by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="../../doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
