// Seed: 1675963987
module module_0 (
    input supply1 id_0,
    input supply0 id_1,
    input wor id_2,
    input supply0 id_3,
    input supply0 id_4
);
  always @* begin : LABEL_0
    id_6 = id_2;
  end
  assign module_1.id_17 = 0;
endmodule
module module_1 (
    input tri id_0,
    output uwire id_1
    , id_19,
    output uwire id_2,
    output wand id_3,
    input wire id_4,
    input wor id_5,
    output supply0 id_6,
    output supply1 id_7,
    input wor id_8,
    input wor id_9,
    input uwire id_10,
    input uwire id_11,
    input uwire module_1,
    input supply0 id_13,
    input tri id_14,
    input tri id_15
    , id_20,
    output supply1 id_16,
    input wire id_17
);
  wire id_21;
  module_0 modCall_1 (
      id_5,
      id_11,
      id_11,
      id_4,
      id_4
  );
endmodule
