$date
	Thu Sep 22 18:28:00 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1fs
$end
$scope module test $end
$var wire 1 ! fire $end
$var wire 1 " clk $end
$var reg 4 # data [3:0] $end
$var reg 1 $ en $end
$var reg 1 % end_evnt $end
$var reg 1 & reset_n $end
$var reg 1 ' start_evnt $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
0&
0%
0$
b0 #
0"
0!
$end
#10000000
b1000 #
1$
1&
1"
#15000000
0"
#20000000
1"
#25000000
0"
#30000000
b100 #
1"
#35000000
0"
#40000000
1'
1"
#45000000
0"
#50000000
0'
1"
#55000000
0"
#60000000
1"
#65000000
0"
#70000000
1%
1"
#75000000
0"
#80000000
1"
#85000000
0"
#90000000
b1111 #
0%
1"
#95000000
0"
#100000000
1"
#105000000
0"
#110000000
1"
#115000000
0"
#120000000
1"
