Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sun Jun  1 16:40:54 2025
| Host         : Heigke running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              48 |           21 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              68 |           31 |
| Yes          | No                    | No                     |              75 |           19 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              60 |           16 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+-------------------------------+---------------------------------+------------------+----------------+--------------+
| Clock Signal |         Enable Signal         |         Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+-------------------------------+---------------------------------+------------------+----------------+--------------+
|  clk_w_BUFG  | u_uart/U_TX/tx_o_i_1_n_0      | u_rst/rst_w                     |                1 |              1 |         1.00 |
|  clk_w_BUFG  | u_rst/sel                     |                                 |                1 |              4 |         4.00 |
|  clk_w_BUFG  | u_uart/U_TX/tx_cnt_reg_0_sn_1 |                                 |                1 |              4 |         4.00 |
|  clk_w_BUFG  | u_uart/U_TX/E[0]              |                                 |                1 |              6 |         6.00 |
|  clk_w_BUFG  | u_uart/U_TX/shift[7]_i_1_n_0  |                                 |                2 |              7 |         3.50 |
|  clk_w_BUFG  | u_uart/U_RX/data_o[7]_i_1_n_0 |                                 |                2 |              8 |         4.00 |
|  clk_w_BUFG  | u_uart/U_RX/clk_cnt_0         | u_rst/rst_w                     |                4 |             16 |         4.00 |
|  clk_w_BUFG  | u_uart/U_TX/tx_busy           | u_uart/U_TX/clk_cnt[15]_i_1_n_0 |                4 |             16 |         4.00 |
|  clk_w_BUFG  | led[0]_i_1_n_0                |                                 |                6 |             23 |         3.83 |
|  clk_w_BUFG  | led0                          |                                 |                6 |             23 |         3.83 |
|  clk_w_BUFG  | u_uart/sel                    | u_rst/rst_w                     |                7 |             27 |         3.86 |
|  clk_w_BUFG  |                               |                                 |               21 |             48 |         2.29 |
|  clk_w_BUFG  |                               | u_rst/rst_w                     |               31 |             68 |         2.19 |
+--------------+-------------------------------+---------------------------------+------------------+----------------+--------------+


