
C:\Users\adamk\STM32Cube\Projects\inz\Debug\inz.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002d38  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000098  08002ec0  08002ec0  00012ec0  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08002f58  08002f58  00012f58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08002f5c  08002f5c  00012f5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000004  20000000  08002f60  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000250  20000004  08002f64  00020004  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000254  08002f64  00020254  2**0
                  ALLOC
  8 .ARM.attributes 00000030  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
  9 .debug_info   0001b887  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 0000333c  00000000  00000000  0003b8bb  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000908b  00000000  00000000  0003ebf7  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000bd0  00000000  00000000  00047c88  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00001028  00000000  00000000  00048858  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00007020  00000000  00000000  00049880  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00004820  00000000  00000000  000508a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  000550c0  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00002488  00000000  00000000  0005513c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000004 	.word	0x20000004
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08002ea8 	.word	0x08002ea8

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000008 	.word	0x20000008
 80001c4:	08002ea8 	.word	0x08002ea8

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000306:	f1a4 0401 	sub.w	r4, r4, #1
 800030a:	d1e9      	bne.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f092 0f00 	teq	r2, #0
 80004b2:	bf14      	ite	ne
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	4770      	bxeq	lr
 80004ba:	b530      	push	{r4, r5, lr}
 80004bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004c8:	e720      	b.n	800030c <__adddf3+0x138>
 80004ca:	bf00      	nop

080004cc <__aeabi_ul2d>:
 80004cc:	ea50 0201 	orrs.w	r2, r0, r1
 80004d0:	bf08      	it	eq
 80004d2:	4770      	bxeq	lr
 80004d4:	b530      	push	{r4, r5, lr}
 80004d6:	f04f 0500 	mov.w	r5, #0
 80004da:	e00a      	b.n	80004f2 <__aeabi_l2d+0x16>

080004dc <__aeabi_l2d>:
 80004dc:	ea50 0201 	orrs.w	r2, r0, r1
 80004e0:	bf08      	it	eq
 80004e2:	4770      	bxeq	lr
 80004e4:	b530      	push	{r4, r5, lr}
 80004e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004ea:	d502      	bpl.n	80004f2 <__aeabi_l2d+0x16>
 80004ec:	4240      	negs	r0, r0
 80004ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004fe:	f43f aedc 	beq.w	80002ba <__adddf3+0xe6>
 8000502:	f04f 0203 	mov.w	r2, #3
 8000506:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800050a:	bf18      	it	ne
 800050c:	3203      	addne	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800051a:	f1c2 0320 	rsb	r3, r2, #32
 800051e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000522:	fa20 f002 	lsr.w	r0, r0, r2
 8000526:	fa01 fe03 	lsl.w	lr, r1, r3
 800052a:	ea40 000e 	orr.w	r0, r0, lr
 800052e:	fa21 f102 	lsr.w	r1, r1, r2
 8000532:	4414      	add	r4, r2
 8000534:	e6c1      	b.n	80002ba <__adddf3+0xe6>
 8000536:	bf00      	nop

08000538 <__gedf2>:
 8000538:	f04f 3cff 	mov.w	ip, #4294967295
 800053c:	e006      	b.n	800054c <__cmpdf2+0x4>
 800053e:	bf00      	nop

08000540 <__ledf2>:
 8000540:	f04f 0c01 	mov.w	ip, #1
 8000544:	e002      	b.n	800054c <__cmpdf2+0x4>
 8000546:	bf00      	nop

08000548 <__cmpdf2>:
 8000548:	f04f 0c01 	mov.w	ip, #1
 800054c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000550:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000554:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000558:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800055c:	bf18      	it	ne
 800055e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000562:	d01b      	beq.n	800059c <__cmpdf2+0x54>
 8000564:	b001      	add	sp, #4
 8000566:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800056a:	bf0c      	ite	eq
 800056c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000570:	ea91 0f03 	teqne	r1, r3
 8000574:	bf02      	ittt	eq
 8000576:	ea90 0f02 	teqeq	r0, r2
 800057a:	2000      	moveq	r0, #0
 800057c:	4770      	bxeq	lr
 800057e:	f110 0f00 	cmn.w	r0, #0
 8000582:	ea91 0f03 	teq	r1, r3
 8000586:	bf58      	it	pl
 8000588:	4299      	cmppl	r1, r3
 800058a:	bf08      	it	eq
 800058c:	4290      	cmpeq	r0, r2
 800058e:	bf2c      	ite	cs
 8000590:	17d8      	asrcs	r0, r3, #31
 8000592:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000596:	f040 0001 	orr.w	r0, r0, #1
 800059a:	4770      	bx	lr
 800059c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80005a0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80005a4:	d102      	bne.n	80005ac <__cmpdf2+0x64>
 80005a6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80005aa:	d107      	bne.n	80005bc <__cmpdf2+0x74>
 80005ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80005b0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80005b4:	d1d6      	bne.n	8000564 <__cmpdf2+0x1c>
 80005b6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80005ba:	d0d3      	beq.n	8000564 <__cmpdf2+0x1c>
 80005bc:	f85d 0b04 	ldr.w	r0, [sp], #4
 80005c0:	4770      	bx	lr
 80005c2:	bf00      	nop

080005c4 <__aeabi_cdrcmple>:
 80005c4:	4684      	mov	ip, r0
 80005c6:	4610      	mov	r0, r2
 80005c8:	4662      	mov	r2, ip
 80005ca:	468c      	mov	ip, r1
 80005cc:	4619      	mov	r1, r3
 80005ce:	4663      	mov	r3, ip
 80005d0:	e000      	b.n	80005d4 <__aeabi_cdcmpeq>
 80005d2:	bf00      	nop

080005d4 <__aeabi_cdcmpeq>:
 80005d4:	b501      	push	{r0, lr}
 80005d6:	f7ff ffb7 	bl	8000548 <__cmpdf2>
 80005da:	2800      	cmp	r0, #0
 80005dc:	bf48      	it	mi
 80005de:	f110 0f00 	cmnmi.w	r0, #0
 80005e2:	bd01      	pop	{r0, pc}

080005e4 <__aeabi_dcmpeq>:
 80005e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005e8:	f7ff fff4 	bl	80005d4 <__aeabi_cdcmpeq>
 80005ec:	bf0c      	ite	eq
 80005ee:	2001      	moveq	r0, #1
 80005f0:	2000      	movne	r0, #0
 80005f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80005f6:	bf00      	nop

080005f8 <__aeabi_dcmplt>:
 80005f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005fc:	f7ff ffea 	bl	80005d4 <__aeabi_cdcmpeq>
 8000600:	bf34      	ite	cc
 8000602:	2001      	movcc	r0, #1
 8000604:	2000      	movcs	r0, #0
 8000606:	f85d fb08 	ldr.w	pc, [sp], #8
 800060a:	bf00      	nop

0800060c <__aeabi_dcmple>:
 800060c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000610:	f7ff ffe0 	bl	80005d4 <__aeabi_cdcmpeq>
 8000614:	bf94      	ite	ls
 8000616:	2001      	movls	r0, #1
 8000618:	2000      	movhi	r0, #0
 800061a:	f85d fb08 	ldr.w	pc, [sp], #8
 800061e:	bf00      	nop

08000620 <__aeabi_dcmpge>:
 8000620:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000624:	f7ff ffce 	bl	80005c4 <__aeabi_cdrcmple>
 8000628:	bf94      	ite	ls
 800062a:	2001      	movls	r0, #1
 800062c:	2000      	movhi	r0, #0
 800062e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000632:	bf00      	nop

08000634 <__aeabi_dcmpgt>:
 8000634:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000638:	f7ff ffc4 	bl	80005c4 <__aeabi_cdrcmple>
 800063c:	bf34      	ite	cc
 800063e:	2001      	movcc	r0, #1
 8000640:	2000      	movcs	r0, #0
 8000642:	f85d fb08 	ldr.w	pc, [sp], #8
 8000646:	bf00      	nop

08000648 <__aeabi_d2uiz>:
 8000648:	004a      	lsls	r2, r1, #1
 800064a:	d211      	bcs.n	8000670 <__aeabi_d2uiz+0x28>
 800064c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000650:	d211      	bcs.n	8000676 <__aeabi_d2uiz+0x2e>
 8000652:	d50d      	bpl.n	8000670 <__aeabi_d2uiz+0x28>
 8000654:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000658:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 800065c:	d40e      	bmi.n	800067c <__aeabi_d2uiz+0x34>
 800065e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000662:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000666:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800066a:	fa23 f002 	lsr.w	r0, r3, r2
 800066e:	4770      	bx	lr
 8000670:	f04f 0000 	mov.w	r0, #0
 8000674:	4770      	bx	lr
 8000676:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800067a:	d102      	bne.n	8000682 <__aeabi_d2uiz+0x3a>
 800067c:	f04f 30ff 	mov.w	r0, #4294967295
 8000680:	4770      	bx	lr
 8000682:	f04f 0000 	mov.w	r0, #0
 8000686:	4770      	bx	lr

08000688 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000688:	b510      	push	{r4, lr}
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock / 1000U);
 800068a:	4b08      	ldr	r3, [pc, #32]	; (80006ac <HAL_InitTick+0x24>)
{
 800068c:	4604      	mov	r4, r0
  HAL_SYSTICK_Config(SystemCoreClock / 1000U);
 800068e:	6818      	ldr	r0, [r3, #0]
 8000690:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000694:	fbb0 f0f3 	udiv	r0, r0, r3
 8000698:	f000 fd4e 	bl	8001138 <HAL_SYSTICK_Config>
 
  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 800069c:	2200      	movs	r2, #0
 800069e:	4621      	mov	r1, r4
 80006a0:	f04f 30ff 	mov.w	r0, #4294967295
 80006a4:	f000 fd08 	bl	80010b8 <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
}
 80006a8:	2000      	movs	r0, #0
 80006aa:	bd10      	pop	{r4, pc}
 80006ac:	20000000 	.word	0x20000000

080006b0 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80006b0:	4a07      	ldr	r2, [pc, #28]	; (80006d0 <HAL_Init+0x20>)
{
 80006b2:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80006b4:	6813      	ldr	r3, [r2, #0]
 80006b6:	f043 0310 	orr.w	r3, r3, #16
 80006ba:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80006bc:	2003      	movs	r0, #3
 80006be:	f000 fce9 	bl	8001094 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80006c2:	2000      	movs	r0, #0
 80006c4:	f7ff ffe0 	bl	8000688 <HAL_InitTick>
  HAL_MspInit();
 80006c8:	f002 fa28 	bl	8002b1c <HAL_MspInit>
}
 80006cc:	2000      	movs	r0, #0
 80006ce:	bd08      	pop	{r3, pc}
 80006d0:	40022000 	.word	0x40022000

080006d4 <HAL_IncTick>:
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 80006d4:	4a02      	ldr	r2, [pc, #8]	; (80006e0 <HAL_IncTick+0xc>)
 80006d6:	6813      	ldr	r3, [r2, #0]
 80006d8:	3301      	adds	r3, #1
 80006da:	6013      	str	r3, [r2, #0]
 80006dc:	4770      	bx	lr
 80006de:	bf00      	nop
 80006e0:	20000070 	.word	0x20000070

080006e4 <HAL_GetTick>:
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;  
 80006e4:	4b01      	ldr	r3, [pc, #4]	; (80006ec <HAL_GetTick+0x8>)
 80006e6:	6818      	ldr	r0, [r3, #0]
}
 80006e8:	4770      	bx	lr
 80006ea:	bf00      	nop
 80006ec:	20000070 	.word	0x20000070

080006f0 <HAL_ADC_ConvCpltCallback>:
 80006f0:	4770      	bx	lr

080006f2 <HAL_ADC_ConvHalfCpltCallback>:
 80006f2:	4770      	bx	lr

080006f4 <HAL_ADC_LevelOutOfWindowCallback>:
 80006f4:	4770      	bx	lr

080006f6 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80006f6:	4770      	bx	lr

080006f8 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 80006f8:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0U;
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 80006fa:	6803      	ldr	r3, [r0, #0]
{
 80006fc:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) != RESET )
 80006fe:	6898      	ldr	r0, [r3, #8]
 8000700:	f000 0003 	and.w	r0, r0, #3
 8000704:	2801      	cmp	r0, #1
 8000706:	d001      	beq.n	800070c <ADC_Disable+0x14>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8000708:	2000      	movs	r0, #0
 800070a:	bd38      	pop	{r3, r4, r5, pc}
  if (ADC_IS_ENABLE(hadc) != RESET )
 800070c:	681a      	ldr	r2, [r3, #0]
 800070e:	07d2      	lsls	r2, r2, #31
 8000710:	d5fa      	bpl.n	8000708 <ADC_Disable+0x10>
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8000712:	689a      	ldr	r2, [r3, #8]
 8000714:	f002 020d 	and.w	r2, r2, #13
 8000718:	2a01      	cmp	r2, #1
 800071a:	d11b      	bne.n	8000754 <ADC_Disable+0x5c>
      __HAL_ADC_DISABLE(hadc);
 800071c:	689a      	ldr	r2, [r3, #8]
 800071e:	f042 0202 	orr.w	r2, r2, #2
 8000722:	609a      	str	r2, [r3, #8]
 8000724:	2203      	movs	r2, #3
 8000726:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8000728:	f7ff ffdc 	bl	80006e4 <HAL_GetTick>
 800072c:	4605      	mov	r5, r0
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800072e:	6823      	ldr	r3, [r4, #0]
 8000730:	689b      	ldr	r3, [r3, #8]
 8000732:	07db      	lsls	r3, r3, #31
 8000734:	d5e8      	bpl.n	8000708 <ADC_Disable+0x10>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8000736:	f7ff ffd5 	bl	80006e4 <HAL_GetTick>
 800073a:	1b40      	subs	r0, r0, r5
 800073c:	2802      	cmp	r0, #2
 800073e:	d9f6      	bls.n	800072e <ADC_Disable+0x36>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000740:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000742:	f043 0310 	orr.w	r3, r3, #16
 8000746:	6463      	str	r3, [r4, #68]	; 0x44
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000748:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800074a:	f043 0301 	orr.w	r3, r3, #1
 800074e:	64a3      	str	r3, [r4, #72]	; 0x48
        return HAL_ERROR;
 8000750:	2001      	movs	r0, #1
 8000752:	bd38      	pop	{r3, r4, r5, pc}
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000754:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000756:	f043 0310 	orr.w	r3, r3, #16
 800075a:	6463      	str	r3, [r4, #68]	; 0x44
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800075c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800075e:	f043 0301 	orr.w	r3, r3, #1
 8000762:	64a3      	str	r3, [r4, #72]	; 0x48
      return HAL_ERROR;
 8000764:	bd38      	pop	{r3, r4, r5, pc}
	...

08000768 <ADC_ConversionStop>:
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));
    
  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc))
 8000768:	6803      	ldr	r3, [r0, #0]
 800076a:	689a      	ldr	r2, [r3, #8]
 800076c:	f012 0f0c 	tst.w	r2, #12
{
 8000770:	b570      	push	{r4, r5, r6, lr}
 8000772:	4604      	mov	r4, r0
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc))
 8000774:	d101      	bne.n	800077a <ADC_ConversionStop+0x12>
    }
    
  }
   
  /* Return HAL status */
  return HAL_OK;
 8000776:	2000      	movs	r0, #0
 8000778:	bd70      	pop	{r4, r5, r6, pc}
    if ((HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_JAUTO)) &&
 800077a:	68da      	ldr	r2, [r3, #12]
 800077c:	0190      	lsls	r0, r2, #6
 800077e:	d526      	bpl.n	80007ce <ADC_ConversionStop+0x66>
 8000780:	69e2      	ldr	r2, [r4, #28]
 8000782:	2a01      	cmp	r2, #1
 8000784:	d123      	bne.n	80007ce <ADC_ConversionStop+0x66>
         (hadc->Init.ContinuousConvMode==ENABLE)               &&
 8000786:	69a2      	ldr	r2, [r4, #24]
 8000788:	2a01      	cmp	r2, #1
 800078a:	d120      	bne.n	80007ce <ADC_ConversionStop+0x66>
 800078c:	4a20      	ldr	r2, [pc, #128]	; (8000810 <ADC_ConversionStop+0xa8>)
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == RESET)
 800078e:	6819      	ldr	r1, [r3, #0]
 8000790:	0649      	lsls	r1, r1, #25
 8000792:	d510      	bpl.n	80007b6 <ADC_ConversionStop+0x4e>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8000794:	2240      	movs	r2, #64	; 0x40
 8000796:	601a      	str	r2, [r3, #0]
      ConversionGroup = ADC_REGULAR_GROUP;
 8000798:	210c      	movs	r1, #12
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 800079a:	689a      	ldr	r2, [r3, #8]
 800079c:	0756      	lsls	r6, r2, #29
 800079e:	d506      	bpl.n	80007ae <ADC_ConversionStop+0x46>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)     )
 80007a0:	689a      	ldr	r2, [r3, #8]
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 80007a2:	0795      	lsls	r5, r2, #30
        hadc->Instance->CR |= ADC_CR_ADSTP;
 80007a4:	bf5e      	ittt	pl
 80007a6:	689a      	ldrpl	r2, [r3, #8]
 80007a8:	f042 0210 	orrpl.w	r2, r2, #16
 80007ac:	609a      	strpl	r2, [r3, #8]
    if (ConversionGroup != ADC_REGULAR_GROUP)
 80007ae:	290c      	cmp	r1, #12
 80007b0:	d10f      	bne.n	80007d2 <ADC_ConversionStop+0x6a>
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 80007b2:	2504      	movs	r5, #4
        break;
 80007b4:	e01e      	b.n	80007f4 <ADC_ConversionStop+0x8c>
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES *4U))
 80007b6:	3a01      	subs	r2, #1
 80007b8:	d1e9      	bne.n	800078e <ADC_ConversionStop+0x26>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80007ba:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80007bc:	f043 0310 	orr.w	r3, r3, #16
 80007c0:	6463      	str	r3, [r4, #68]	; 0x44
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80007c2:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80007c4:	f043 0301 	orr.w	r3, r3, #1
 80007c8:	64a3      	str	r3, [r4, #72]	; 0x48
        return HAL_ERROR;
 80007ca:	2001      	movs	r0, #1
 80007cc:	bd70      	pop	{r4, r5, r6, pc}
    if (ConversionGroup != ADC_INJECTED_GROUP)
 80007ce:	2960      	cmp	r1, #96	; 0x60
 80007d0:	d1e3      	bne.n	800079a <ADC_ConversionStop+0x32>
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 80007d2:	689a      	ldr	r2, [r3, #8]
 80007d4:	0710      	lsls	r0, r2, #28
 80007d6:	d506      	bpl.n	80007e6 <ADC_ConversionStop+0x7e>
          HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)      )
 80007d8:	689a      	ldr	r2, [r3, #8]
      if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_JADSTART) && 
 80007da:	0792      	lsls	r2, r2, #30
        hadc->Instance->CR |= ADC_CR_JADSTP;
 80007dc:	bf5e      	ittt	pl
 80007de:	689a      	ldrpl	r2, [r3, #8]
 80007e0:	f042 0220 	orrpl.w	r2, r2, #32
 80007e4:	609a      	strpl	r2, [r3, #8]
    switch(ConversionGroup)
 80007e6:	2960      	cmp	r1, #96	; 0x60
 80007e8:	d003      	beq.n	80007f2 <ADC_ConversionStop+0x8a>
 80007ea:	296c      	cmp	r1, #108	; 0x6c
 80007ec:	d1e1      	bne.n	80007b2 <ADC_ConversionStop+0x4a>
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 80007ee:	250c      	movs	r5, #12
 80007f0:	e000      	b.n	80007f4 <ADC_ConversionStop+0x8c>
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 80007f2:	2508      	movs	r5, #8
    tickstart = HAL_GetTick();
 80007f4:	f7ff ff76 	bl	80006e4 <HAL_GetTick>
 80007f8:	4606      	mov	r6, r0
    while((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != RESET)
 80007fa:	6823      	ldr	r3, [r4, #0]
 80007fc:	689b      	ldr	r3, [r3, #8]
 80007fe:	421d      	tst	r5, r3
 8000800:	d0b9      	beq.n	8000776 <ADC_ConversionStop+0xe>
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8000802:	f7ff ff6f 	bl	80006e4 <HAL_GetTick>
 8000806:	1b80      	subs	r0, r0, r6
 8000808:	280b      	cmp	r0, #11
 800080a:	d9f6      	bls.n	80007fa <ADC_ConversionStop+0x92>
 800080c:	e7d5      	b.n	80007ba <ADC_ConversionStop+0x52>
 800080e:	bf00      	nop
 8000810:	00099401 	.word	0x00099401

08000814 <ADC_Enable>:
{
 8000814:	b538      	push	{r3, r4, r5, lr}
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000816:	6803      	ldr	r3, [r0, #0]
 8000818:	689a      	ldr	r2, [r3, #8]
 800081a:	f002 0203 	and.w	r2, r2, #3
 800081e:	2a01      	cmp	r2, #1
{
 8000820:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000822:	d104      	bne.n	800082e <ADC_Enable+0x1a>
 8000824:	681a      	ldr	r2, [r3, #0]
 8000826:	07d2      	lsls	r2, r2, #31
 8000828:	d501      	bpl.n	800082e <ADC_Enable+0x1a>
  return HAL_OK;
 800082a:	2000      	movs	r0, #0
 800082c:	bd38      	pop	{r3, r4, r5, pc}
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 800082e:	6899      	ldr	r1, [r3, #8]
 8000830:	4a0e      	ldr	r2, [pc, #56]	; (800086c <ADC_Enable+0x58>)
 8000832:	4211      	tst	r1, r2
 8000834:	d10f      	bne.n	8000856 <ADC_Enable+0x42>
    __HAL_ADC_ENABLE(hadc);
 8000836:	689a      	ldr	r2, [r3, #8]
 8000838:	f042 0201 	orr.w	r2, r2, #1
 800083c:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();  
 800083e:	f7ff ff51 	bl	80006e4 <HAL_GetTick>
 8000842:	4605      	mov	r5, r0
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8000844:	6823      	ldr	r3, [r4, #0]
 8000846:	681b      	ldr	r3, [r3, #0]
 8000848:	07db      	lsls	r3, r3, #31
 800084a:	d4ee      	bmi.n	800082a <ADC_Enable+0x16>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800084c:	f7ff ff4a 	bl	80006e4 <HAL_GetTick>
 8000850:	1b40      	subs	r0, r0, r5
 8000852:	2802      	cmp	r0, #2
 8000854:	d9f6      	bls.n	8000844 <ADC_Enable+0x30>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000856:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000858:	f043 0310 	orr.w	r3, r3, #16
 800085c:	6463      	str	r3, [r4, #68]	; 0x44
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800085e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8000860:	f043 0301 	orr.w	r3, r3, #1
 8000864:	64a3      	str	r3, [r4, #72]	; 0x48
        return HAL_ERROR;
 8000866:	2001      	movs	r0, #1
 8000868:	bd38      	pop	{r3, r4, r5, pc}
 800086a:	bf00      	nop
 800086c:	8000003f 	.word	0x8000003f

08000870 <ADC_DMAError>:
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000870:	6a40      	ldr	r0, [r0, #36]	; 0x24
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8000872:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8000874:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000878:	6443      	str	r3, [r0, #68]	; 0x44
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800087a:	6c83      	ldr	r3, [r0, #72]	; 0x48
 800087c:	f043 0304 	orr.w	r3, r3, #4
 8000880:	6483      	str	r3, [r0, #72]	; 0x48
  HAL_ADC_ErrorCallback(hadc); 
 8000882:	f7ff bf38 	b.w	80006f6 <HAL_ADC_ErrorCallback>

08000886 <ADC_DMAHalfConvCplt>:
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 8000886:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8000888:	f7ff bf33 	b.w	80006f2 <HAL_ADC_ConvHalfCpltCallback>

0800088c <ADC_DMAConvCplt>:
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800088c:	6a43      	ldr	r3, [r0, #36]	; 0x24
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800088e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000890:	f012 0f50 	tst.w	r2, #80	; 0x50
 8000894:	d118      	bne.n	80008c8 <ADC_DMAConvCplt+0x3c>
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000896:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000898:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800089c:	645a      	str	r2, [r3, #68]	; 0x44
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800089e:	681a      	ldr	r2, [r3, #0]
 80008a0:	68d2      	ldr	r2, [r2, #12]
 80008a2:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 80008a6:	d10c      	bne.n	80008c2 <ADC_DMAConvCplt+0x36>
 80008a8:	69da      	ldr	r2, [r3, #28]
 80008aa:	b952      	cbnz	r2, 80008c2 <ADC_DMAConvCplt+0x36>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80008ac:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80008ae:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80008b2:	645a      	str	r2, [r3, #68]	; 0x44
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80008b4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80008b6:	04d2      	lsls	r2, r2, #19
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80008b8:	bf5e      	ittt	pl
 80008ba:	6c5a      	ldrpl	r2, [r3, #68]	; 0x44
 80008bc:	f042 0201 	orrpl.w	r2, r2, #1
 80008c0:	645a      	strpl	r2, [r3, #68]	; 0x44
    HAL_ADC_ConvCpltCallback(hadc); 
 80008c2:	4618      	mov	r0, r3
 80008c4:	f7ff bf14 	b.w	80006f0 <HAL_ADC_ConvCpltCallback>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 80008c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80008ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008cc:	4718      	bx	r3
	...

080008d0 <HAL_ADC_Init>:
{
 80008d0:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 80008d2:	2300      	movs	r3, #0
 80008d4:	9301      	str	r3, [sp, #4]
  if(hadc == NULL)
 80008d6:	4604      	mov	r4, r0
 80008d8:	2800      	cmp	r0, #0
 80008da:	f000 80cc 	beq.w	8000a76 <HAL_ADC_Init+0x1a6>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80008de:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80008e0:	06d2      	lsls	r2, r2, #27
 80008e2:	f100 80b5 	bmi.w	8000a50 <HAL_ADC_Init+0x180>
    if (hadc->State == HAL_ADC_STATE_RESET)
 80008e6:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	d07b      	beq.n	80009e4 <HAL_ADC_Init+0x114>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80008ec:	2000      	movs	r0, #0
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 80008ee:	6823      	ldr	r3, [r4, #0]
 80008f0:	689a      	ldr	r2, [r3, #8]
 80008f2:	00d5      	lsls	r5, r2, #3
 80008f4:	d502      	bpl.n	80008fc <HAL_ADC_Init+0x2c>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 80008f6:	689b      	ldr	r3, [r3, #8]
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 80008f8:	0099      	lsls	r1, r3, #2
 80008fa:	d50a      	bpl.n	8000912 <HAL_ADC_Init+0x42>
      ADC_STATE_CLR_SET(hadc->State,
 80008fc:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80008fe:	f023 0312 	bic.w	r3, r3, #18
 8000902:	f043 0310 	orr.w	r3, r3, #16
 8000906:	6463      	str	r3, [r4, #68]	; 0x44
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000908:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 800090a:	f043 0301 	orr.w	r3, r3, #1
 800090e:	64a3      	str	r3, [r4, #72]	; 0x48
      tmp_hal_status = HAL_ERROR;
 8000910:	2001      	movs	r0, #1
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000912:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000914:	06da      	lsls	r2, r3, #27
 8000916:	f100 80a8 	bmi.w	8000a6a <HAL_ADC_Init+0x19a>
 800091a:	2800      	cmp	r0, #0
 800091c:	f040 80a5 	bne.w	8000a6a <HAL_ADC_Init+0x19a>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8000920:	6822      	ldr	r2, [r4, #0]
 8000922:	6891      	ldr	r1, [r2, #8]
      (tmp_hal_status == HAL_OK)                                &&
 8000924:	f011 0104 	ands.w	r1, r1, #4
 8000928:	f040 809f 	bne.w	8000a6a <HAL_ADC_Init+0x19a>
    ADC_STATE_CLR_SET(hadc->State,
 800092c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800092e:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8000932:	f043 0302 	orr.w	r3, r3, #2
 8000936:	6463      	str	r3, [r4, #68]	; 0x44
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8000938:	6893      	ldr	r3, [r2, #8]
 800093a:	f003 0303 	and.w	r3, r3, #3
 800093e:	2b01      	cmp	r3, #1
 8000940:	f040 809b 	bne.w	8000a7a <HAL_ADC_Init+0x1aa>
 8000944:	6813      	ldr	r3, [r2, #0]
 8000946:	07db      	lsls	r3, r3, #31
 8000948:	f140 8097 	bpl.w	8000a7a <HAL_ADC_Init+0x1aa>
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS(hadc->Init.ContinuousConvMode) |
 800094c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800094e:	68a6      	ldr	r6, [r4, #8]
 8000950:	69e5      	ldr	r5, [r4, #28]
 8000952:	2b01      	cmp	r3, #1
 8000954:	68e3      	ldr	r3, [r4, #12]
 8000956:	ea43 0306 	orr.w	r3, r3, r6
 800095a:	bf18      	it	ne
 800095c:	f44f 5180 	movne.w	r1, #4096	; 0x1000
 8000960:	ea43 3345 	orr.w	r3, r3, r5, lsl #13
 8000964:	430b      	orrs	r3, r1
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000966:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8000968:	2901      	cmp	r1, #1
 800096a:	d107      	bne.n	800097c <HAL_ADC_Init+0xac>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800096c:	2d00      	cmp	r5, #0
 800096e:	d171      	bne.n	8000a54 <HAL_ADC_Init+0x184>
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8000970:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8000972:	3901      	subs	r1, #1
 8000974:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
 8000978:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800097c:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800097e:	2901      	cmp	r1, #1
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8000980:	bf1e      	ittt	ne
 8000982:	6b25      	ldrne	r5, [r4, #48]	; 0x30
 8000984:	4329      	orrne	r1, r5
 8000986:	430b      	orrne	r3, r1
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8000988:	6891      	ldr	r1, [r2, #8]
 800098a:	f011 0f0c 	tst.w	r1, #12
 800098e:	d10b      	bne.n	80009a8 <HAL_ADC_Init+0xd8>
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8000990:	68d1      	ldr	r1, [r2, #12]
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT(hadc->Init.LowPowerAutoWait)       |
 8000992:	69a5      	ldr	r5, [r4, #24]
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8000994:	f421 4180 	bic.w	r1, r1, #16384	; 0x4000
 8000998:	f021 0102 	bic.w	r1, r1, #2
 800099c:	60d1      	str	r1, [r2, #12]
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT(hadc->Init.LowPowerAutoWait)       |
 800099e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80009a0:	0049      	lsls	r1, r1, #1
 80009a2:	ea41 3185 	orr.w	r1, r1, r5, lsl #14
 80009a6:	430b      	orrs	r3, r1
    MODIFY_REG(hadc->Instance->CFGR,
 80009a8:	68d5      	ldr	r5, [r2, #12]
 80009aa:	4938      	ldr	r1, [pc, #224]	; (8000a8c <HAL_ADC_Init+0x1bc>)
 80009ac:	4029      	ands	r1, r5
 80009ae:	430b      	orrs	r3, r1
 80009b0:	60d3      	str	r3, [r2, #12]
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80009b2:	6923      	ldr	r3, [r4, #16]
 80009b4:	2b01      	cmp	r3, #1
      MODIFY_REG(hadc->Instance->SQR1                     ,
 80009b6:	bf05      	ittet	eq
 80009b8:	6b11      	ldreq	r1, [r2, #48]	; 0x30
 80009ba:	6a23      	ldreq	r3, [r4, #32]
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80009bc:	6b13      	ldrne	r3, [r2, #48]	; 0x30
      MODIFY_REG(hadc->Instance->SQR1                     ,
 80009be:	f103 33ff 	addeq.w	r3, r3, #4294967295
 80009c2:	bf06      	itte	eq
 80009c4:	f021 010f 	biceq.w	r1, r1, #15
 80009c8:	430b      	orreq	r3, r1
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80009ca:	f023 030f 	bicne.w	r3, r3, #15
 80009ce:	6313      	str	r3, [r2, #48]	; 0x30
    ADC_CLEAR_ERRORCODE(hadc);
 80009d0:	2300      	movs	r3, #0
 80009d2:	64a3      	str	r3, [r4, #72]	; 0x48
    ADC_STATE_CLR_SET(hadc->State,
 80009d4:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80009d6:	f023 0303 	bic.w	r3, r3, #3
 80009da:	f043 0301 	orr.w	r3, r3, #1
 80009de:	6463      	str	r3, [r4, #68]	; 0x44
}
 80009e0:	b002      	add	sp, #8
 80009e2:	bd70      	pop	{r4, r5, r6, pc}
      ADC_CLEAR_ERRORCODE(hadc);
 80009e4:	6483      	str	r3, [r0, #72]	; 0x48
      hadc->InjectionConfig.ChannelCount = 0U;
 80009e6:	6503      	str	r3, [r0, #80]	; 0x50
      hadc->InjectionConfig.ContextQueue = 0U;
 80009e8:	64c3      	str	r3, [r0, #76]	; 0x4c
      hadc->Lock = HAL_UNLOCKED;
 80009ea:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
      HAL_ADC_MspInit(hadc);
 80009ee:	f002 f8d3 	bl	8002b98 <HAL_ADC_MspInit>
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 80009f2:	6823      	ldr	r3, [r4, #0]
 80009f4:	689b      	ldr	r3, [r3, #8]
 80009f6:	00db      	lsls	r3, r3, #3
 80009f8:	f53f af78 	bmi.w	80008ec <HAL_ADC_Init+0x1c>
        tmp_hal_status = ADC_Disable(hadc);
 80009fc:	4620      	mov	r0, r4
 80009fe:	f7ff fe7b 	bl	80006f8 <ADC_Disable>
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000a02:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8000a04:	06d6      	lsls	r6, r2, #27
 8000a06:	f53f af72 	bmi.w	80008ee <HAL_ADC_Init+0x1e>
 8000a0a:	2800      	cmp	r0, #0
 8000a0c:	f47f af6f 	bne.w	80008ee <HAL_ADC_Init+0x1e>
          ADC_STATE_CLR_SET(hadc->State,
 8000a10:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000a12:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000a16:	f023 0302 	bic.w	r3, r3, #2
 8000a1a:	f043 0302 	orr.w	r3, r3, #2
 8000a1e:	6463      	str	r3, [r4, #68]	; 0x44
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8000a20:	6823      	ldr	r3, [r4, #0]
 8000a22:	689a      	ldr	r2, [r3, #8]
 8000a24:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8000a28:	609a      	str	r2, [r3, #8]
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8000a2a:	689a      	ldr	r2, [r3, #8]
 8000a2c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000a30:	609a      	str	r2, [r3, #8]
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000a32:	4b17      	ldr	r3, [pc, #92]	; (8000a90 <HAL_ADC_Init+0x1c0>)
 8000a34:	4a17      	ldr	r2, [pc, #92]	; (8000a94 <HAL_ADC_Init+0x1c4>)
 8000a36:	681b      	ldr	r3, [r3, #0]
 8000a38:	fbb3 f2f2 	udiv	r2, r3, r2
 8000a3c:	230a      	movs	r3, #10
 8000a3e:	4353      	muls	r3, r2
            wait_loop_index--;
 8000a40:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8000a42:	9b01      	ldr	r3, [sp, #4]
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	f43f af51 	beq.w	80008ec <HAL_ADC_Init+0x1c>
            wait_loop_index--;
 8000a4a:	9b01      	ldr	r3, [sp, #4]
 8000a4c:	3b01      	subs	r3, #1
 8000a4e:	e7f7      	b.n	8000a40 <HAL_ADC_Init+0x170>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000a50:	4618      	mov	r0, r3
 8000a52:	e75e      	b.n	8000912 <HAL_ADC_Init+0x42>
        ADC_STATE_CLR_SET(hadc->State,
 8000a54:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8000a56:	f021 0122 	bic.w	r1, r1, #34	; 0x22
 8000a5a:	f041 0120 	orr.w	r1, r1, #32
 8000a5e:	6461      	str	r1, [r4, #68]	; 0x44
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000a60:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8000a62:	f041 0101 	orr.w	r1, r1, #1
 8000a66:	64a1      	str	r1, [r4, #72]	; 0x48
 8000a68:	e788      	b.n	800097c <HAL_ADC_Init+0xac>
    ADC_STATE_CLR_SET(hadc->State,
 8000a6a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000a6c:	f023 0312 	bic.w	r3, r3, #18
 8000a70:	f043 0310 	orr.w	r3, r3, #16
 8000a74:	6463      	str	r3, [r4, #68]	; 0x44
    return HAL_ERROR;
 8000a76:	2001      	movs	r0, #1
 8000a78:	e7b2      	b.n	80009e0 <HAL_ADC_Init+0x110>
      MODIFY_REG(tmpADC_Common->CCR       ,
 8000a7a:	4d07      	ldr	r5, [pc, #28]	; (8000a98 <HAL_ADC_Init+0x1c8>)
 8000a7c:	6866      	ldr	r6, [r4, #4]
 8000a7e:	68ab      	ldr	r3, [r5, #8]
 8000a80:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8000a84:	4333      	orrs	r3, r6
 8000a86:	60ab      	str	r3, [r5, #8]
 8000a88:	e760      	b.n	800094c <HAL_ADC_Init+0x7c>
 8000a8a:	bf00      	nop
 8000a8c:	fff0c007 	.word	0xfff0c007
 8000a90:	20000000 	.word	0x20000000
 8000a94:	000f4240 	.word	0x000f4240
 8000a98:	50000300 	.word	0x50000300

08000a9c <HAL_ADC_Start_DMA>:
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000a9c:	6803      	ldr	r3, [r0, #0]
{
 8000a9e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000aa2:	689d      	ldr	r5, [r3, #8]
 8000aa4:	f015 0504 	ands.w	r5, r5, #4
{
 8000aa8:	4604      	mov	r4, r0
 8000aaa:	460f      	mov	r7, r1
 8000aac:	4690      	mov	r8, r2
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000aae:	d14d      	bne.n	8000b4c <HAL_ADC_Start_DMA+0xb0>
    __HAL_LOCK(hadc);
 8000ab0:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8000ab4:	2b01      	cmp	r3, #1
 8000ab6:	d049      	beq.n	8000b4c <HAL_ADC_Start_DMA+0xb0>
 8000ab8:	2301      	movs	r3, #1
 8000aba:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
      tmp_hal_status = ADC_Enable(hadc);
 8000abe:	f7ff fea9 	bl	8000814 <ADC_Enable>
      if (tmp_hal_status == HAL_OK)
 8000ac2:	4606      	mov	r6, r0
 8000ac4:	2800      	cmp	r0, #0
 8000ac6:	d13e      	bne.n	8000b46 <HAL_ADC_Start_DMA+0xaa>
        ADC_STATE_CLR_SET(hadc->State,
 8000ac8:	6c60      	ldr	r0, [r4, #68]	; 0x44
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8000aca:	6821      	ldr	r1, [r4, #0]
        ADC_STATE_CLR_SET(hadc->State,
 8000acc:	f420 6070 	bic.w	r0, r0, #3840	; 0xf00
 8000ad0:	f020 0001 	bic.w	r0, r0, #1
 8000ad4:	f440 7080 	orr.w	r0, r0, #256	; 0x100
 8000ad8:	6460      	str	r0, [r4, #68]	; 0x44
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000ada:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000adc:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8000ae0:	6463      	str	r3, [r4, #68]	; 0x44
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8000ae2:	68cb      	ldr	r3, [r1, #12]
 8000ae4:	019b      	lsls	r3, r3, #6
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000ae6:	bf41      	itttt	mi
 8000ae8:	6c60      	ldrmi	r0, [r4, #68]	; 0x44
 8000aea:	f420 5040 	bicmi.w	r0, r0, #12288	; 0x3000
 8000aee:	f440 5080 	orrmi.w	r0, r0, #4096	; 0x1000
 8000af2:	6460      	strmi	r0, [r4, #68]	; 0x44
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000af4:	6c63      	ldr	r3, [r4, #68]	; 0x44
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8000af6:	6be0      	ldr	r0, [r4, #60]	; 0x3c
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000af8:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000afc:	bf1c      	itt	ne
 8000afe:	6ca3      	ldrne	r3, [r4, #72]	; 0x48
 8000b00:	f023 0306 	bicne.w	r3, r3, #6
          ADC_CLEAR_ERRORCODE(hadc);
 8000b04:	64a3      	str	r3, [r4, #72]	; 0x48
        __HAL_UNLOCK(hadc);
 8000b06:	2300      	movs	r3, #0
 8000b08:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8000b0c:	4b10      	ldr	r3, [pc, #64]	; (8000b50 <HAL_ADC_Start_DMA+0xb4>)
 8000b0e:	6283      	str	r3, [r0, #40]	; 0x28
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8000b10:	4b10      	ldr	r3, [pc, #64]	; (8000b54 <HAL_ADC_Start_DMA+0xb8>)
 8000b12:	62c3      	str	r3, [r0, #44]	; 0x2c
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8000b14:	4b10      	ldr	r3, [pc, #64]	; (8000b58 <HAL_ADC_Start_DMA+0xbc>)
 8000b16:	6303      	str	r3, [r0, #48]	; 0x30
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8000b18:	231c      	movs	r3, #28
 8000b1a:	600b      	str	r3, [r1, #0]
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8000b1c:	684b      	ldr	r3, [r1, #4]
 8000b1e:	f043 0310 	orr.w	r3, r3, #16
 8000b22:	604b      	str	r3, [r1, #4]
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8000b24:	68cb      	ldr	r3, [r1, #12]
 8000b26:	f043 0301 	orr.w	r3, r3, #1
 8000b2a:	60cb      	str	r3, [r1, #12]
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8000b2c:	463a      	mov	r2, r7
 8000b2e:	4643      	mov	r3, r8
 8000b30:	3140      	adds	r1, #64	; 0x40
 8000b32:	f000 fc1d 	bl	8001370 <HAL_DMA_Start_IT>
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8000b36:	6822      	ldr	r2, [r4, #0]
 8000b38:	6893      	ldr	r3, [r2, #8]
 8000b3a:	f043 0304 	orr.w	r3, r3, #4
 8000b3e:	6093      	str	r3, [r2, #8]
}
 8000b40:	4630      	mov	r0, r6
 8000b42:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        __HAL_UNLOCK(hadc);
 8000b46:	f884 5040 	strb.w	r5, [r4, #64]	; 0x40
 8000b4a:	e7f9      	b.n	8000b40 <HAL_ADC_Start_DMA+0xa4>
    tmp_hal_status = HAL_BUSY;
 8000b4c:	2602      	movs	r6, #2
 8000b4e:	e7f7      	b.n	8000b40 <HAL_ADC_Start_DMA+0xa4>
 8000b50:	0800088d 	.word	0x0800088d
 8000b54:	08000887 	.word	0x08000887
 8000b58:	08000871 	.word	0x08000871

08000b5c <HAL_ADC_Stop_DMA>:
{  
 8000b5c:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(hadc);
 8000b5e:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8000b62:	2b01      	cmp	r3, #1
{  
 8000b64:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 8000b66:	d031      	beq.n	8000bcc <HAL_ADC_Stop_DMA+0x70>
 8000b68:	2301      	movs	r3, #1
 8000b6a:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8000b6e:	216c      	movs	r1, #108	; 0x6c
 8000b70:	f7ff fdfa 	bl	8000768 <ADC_ConversionStop>
  if (tmp_hal_status == HAL_OK)
 8000b74:	4605      	mov	r5, r0
 8000b76:	b9c0      	cbnz	r0, 8000baa <HAL_ADC_Stop_DMA+0x4e>
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8000b78:	6822      	ldr	r2, [r4, #0]
    tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);   
 8000b7a:	6be0      	ldr	r0, [r4, #60]	; 0x3c
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8000b7c:	68d3      	ldr	r3, [r2, #12]
 8000b7e:	f023 0301 	bic.w	r3, r3, #1
 8000b82:	60d3      	str	r3, [r2, #12]
    tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);   
 8000b84:	f000 fc31 	bl	80013ea <HAL_DMA_Abort>
    if (tmp_hal_status != HAL_OK)
 8000b88:	4605      	mov	r5, r0
 8000b8a:	b118      	cbz	r0, 8000b94 <HAL_ADC_Stop_DMA+0x38>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);     
 8000b8c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000b8e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000b92:	6463      	str	r3, [r4, #68]	; 0x44
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8000b94:	6822      	ldr	r2, [r4, #0]
 8000b96:	6853      	ldr	r3, [r2, #4]
 8000b98:	f023 0310 	bic.w	r3, r3, #16
 8000b9c:	6053      	str	r3, [r2, #4]
      tmp_hal_status = ADC_Disable(hadc);
 8000b9e:	4620      	mov	r0, r4
    if (tmp_hal_status == HAL_OK)
 8000ba0:	b945      	cbnz	r5, 8000bb4 <HAL_ADC_Stop_DMA+0x58>
      tmp_hal_status = ADC_Disable(hadc);
 8000ba2:	f7ff fda9 	bl	80006f8 <ADC_Disable>
    if (tmp_hal_status == HAL_OK)
 8000ba6:	4605      	mov	r5, r0
 8000ba8:	b138      	cbz	r0, 8000bba <HAL_ADC_Stop_DMA+0x5e>
  __HAL_UNLOCK(hadc);
 8000baa:	2300      	movs	r3, #0
 8000bac:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
}
 8000bb0:	4628      	mov	r0, r5
 8000bb2:	bd38      	pop	{r3, r4, r5, pc}
      ADC_Disable(hadc);
 8000bb4:	f7ff fda0 	bl	80006f8 <ADC_Disable>
 8000bb8:	e7f7      	b.n	8000baa <HAL_ADC_Stop_DMA+0x4e>
      ADC_STATE_CLR_SET(hadc->State,
 8000bba:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000bbc:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000bc0:	f023 0301 	bic.w	r3, r3, #1
 8000bc4:	f043 0301 	orr.w	r3, r3, #1
 8000bc8:	6463      	str	r3, [r4, #68]	; 0x44
 8000bca:	e7ee      	b.n	8000baa <HAL_ADC_Stop_DMA+0x4e>
  __HAL_LOCK(hadc);
 8000bcc:	2502      	movs	r5, #2
 8000bce:	e7ef      	b.n	8000bb0 <HAL_ADC_Stop_DMA+0x54>

08000bd0 <HAL_ADCEx_InjectedConvCpltCallback>:
 8000bd0:	4770      	bx	lr

08000bd2 <HAL_ADCEx_InjectedQueueOverflowCallback>:
 8000bd2:	4770      	bx	lr

08000bd4 <HAL_ADCEx_LevelOutOfWindow2Callback>:
 8000bd4:	4770      	bx	lr

08000bd6 <HAL_ADCEx_LevelOutOfWindow3Callback>:
{
 8000bd6:	4770      	bx	lr

08000bd8 <HAL_ADC_IRQHandler>:
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 8000bd8:	6803      	ldr	r3, [r0, #0]
 8000bda:	681a      	ldr	r2, [r3, #0]
 8000bdc:	0751      	lsls	r1, r2, #29
{
 8000bde:	b510      	push	{r4, lr}
 8000be0:	4604      	mov	r4, r0
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 8000be2:	d502      	bpl.n	8000bea <HAL_ADC_IRQHandler+0x12>
 8000be4:	685a      	ldr	r2, [r3, #4]
 8000be6:	0752      	lsls	r2, r2, #29
 8000be8:	d405      	bmi.n	8000bf6 <HAL_ADC_IRQHandler+0x1e>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 8000bea:	681a      	ldr	r2, [r3, #0]
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 8000bec:	0710      	lsls	r0, r2, #28
 8000bee:	d52c      	bpl.n	8000c4a <HAL_ADC_IRQHandler+0x72>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 8000bf0:	685a      	ldr	r2, [r3, #4]
 8000bf2:	0711      	lsls	r1, r2, #28
 8000bf4:	d529      	bpl.n	8000c4a <HAL_ADC_IRQHandler+0x72>
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000bf6:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8000bf8:	06d2      	lsls	r2, r2, #27
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8000bfa:	bf5e      	ittt	pl
 8000bfc:	6c62      	ldrpl	r2, [r4, #68]	; 0x44
 8000bfe:	f442 7200 	orrpl.w	r2, r2, #512	; 0x200
 8000c02:	6462      	strpl	r2, [r4, #68]	; 0x44
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8000c04:	68da      	ldr	r2, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 8000c06:	68d9      	ldr	r1, [r3, #12]
 8000c08:	f411 6f40 	tst.w	r1, #3072	; 0xc00
 8000c0c:	d117      	bne.n	8000c3e <HAL_ADC_IRQHandler+0x66>
 8000c0e:	0490      	lsls	r0, r2, #18
 8000c10:	d415      	bmi.n	8000c3e <HAL_ADC_IRQHandler+0x66>
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8000c12:	681a      	ldr	r2, [r3, #0]
 8000c14:	0711      	lsls	r1, r2, #28
 8000c16:	d512      	bpl.n	8000c3e <HAL_ADC_IRQHandler+0x66>
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000c18:	689a      	ldr	r2, [r3, #8]
 8000c1a:	0752      	lsls	r2, r2, #29
 8000c1c:	f100 80b1 	bmi.w	8000d82 <HAL_ADC_IRQHandler+0x1aa>
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8000c20:	685a      	ldr	r2, [r3, #4]
 8000c22:	f022 020c 	bic.w	r2, r2, #12
 8000c26:	605a      	str	r2, [r3, #4]
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8000c28:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000c2a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000c2e:	6463      	str	r3, [r4, #68]	; 0x44
          if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000c30:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000c32:	04db      	lsls	r3, r3, #19
 8000c34:	d403      	bmi.n	8000c3e <HAL_ADC_IRQHandler+0x66>
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000c36:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000c38:	f043 0301 	orr.w	r3, r3, #1
 8000c3c:	6463      	str	r3, [r4, #68]	; 0x44
      HAL_ADC_ConvCpltCallback(hadc);
 8000c3e:	4620      	mov	r0, r4
 8000c40:	f7ff fd56 	bl	80006f0 <HAL_ADC_ConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS) );
 8000c44:	6823      	ldr	r3, [r4, #0]
 8000c46:	220c      	movs	r2, #12
 8000c48:	601a      	str	r2, [r3, #0]
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC)) ||   
 8000c4a:	6823      	ldr	r3, [r4, #0]
 8000c4c:	681a      	ldr	r2, [r3, #0]
 8000c4e:	0690      	lsls	r0, r2, #26
 8000c50:	d502      	bpl.n	8000c58 <HAL_ADC_IRQHandler+0x80>
 8000c52:	685a      	ldr	r2, [r3, #4]
 8000c54:	0691      	lsls	r1, r2, #26
 8000c56:	d405      	bmi.n	8000c64 <HAL_ADC_IRQHandler+0x8c>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOS))   )
 8000c58:	681a      	ldr	r2, [r3, #0]
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC)) ||   
 8000c5a:	0652      	lsls	r2, r2, #25
 8000c5c:	d531      	bpl.n	8000cc2 <HAL_ADC_IRQHandler+0xea>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOS))   )
 8000c5e:	685a      	ldr	r2, [r3, #4]
 8000c60:	0650      	lsls	r0, r2, #25
 8000c62:	d52e      	bpl.n	8000cc2 <HAL_ADC_IRQHandler+0xea>
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8000c64:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8000c66:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8000c6a:	6462      	str	r2, [r4, #68]	; 0x44
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8000c6c:	68da      	ldr	r2, [r3, #12]
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                   ||
 8000c6e:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8000c70:	f011 0fc0 	tst.w	r1, #192	; 0xc0
 8000c74:	d007      	beq.n	8000c86 <HAL_ADC_IRQHandler+0xae>
 8000c76:	0191      	lsls	r1, r2, #6
 8000c78:	d41d      	bmi.n	8000cb6 <HAL_ADC_IRQHandler+0xde>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 8000c7a:	68d9      	ldr	r1, [r3, #12]
       ((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    &&
 8000c7c:	f411 6f40 	tst.w	r1, #3072	; 0xc00
 8000c80:	d119      	bne.n	8000cb6 <HAL_ADC_IRQHandler+0xde>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 8000c82:	0490      	lsls	r0, r2, #18
 8000c84:	d417      	bmi.n	8000cb6 <HAL_ADC_IRQHandler+0xde>
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8000c86:	681a      	ldr	r2, [r3, #0]
 8000c88:	0651      	lsls	r1, r2, #25
 8000c8a:	d514      	bpl.n	8000cb6 <HAL_ADC_IRQHandler+0xde>
          tmp_cfgr_jqm = READ_REG(hadc->Instance->CFGR); 
 8000c8c:	68da      	ldr	r2, [r3, #12]
        if(READ_BIT(tmp_cfgr_jqm, ADC_CFGR_JQM) == RESET)
 8000c8e:	0292      	lsls	r2, r2, #10
 8000c90:	d411      	bmi.n	8000cb6 <HAL_ADC_IRQHandler+0xde>
          if (ADC_IS_CONVERSION_ONGOING_INJECTED(hadc) == RESET)
 8000c92:	689a      	ldr	r2, [r3, #8]
 8000c94:	0710      	lsls	r0, r2, #28
 8000c96:	d47d      	bmi.n	8000d94 <HAL_ADC_IRQHandler+0x1bc>
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8000c98:	685a      	ldr	r2, [r3, #4]
 8000c9a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8000c9e:	605a      	str	r2, [r3, #4]
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8000ca0:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000ca2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000ca6:	6463      	str	r3, [r4, #68]	; 0x44
            if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8000ca8:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000caa:	05d9      	lsls	r1, r3, #23
 8000cac:	d403      	bmi.n	8000cb6 <HAL_ADC_IRQHandler+0xde>
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000cae:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000cb0:	f043 0301 	orr.w	r3, r3, #1
 8000cb4:	6463      	str	r3, [r4, #68]	; 0x44
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8000cb6:	4620      	mov	r0, r4
 8000cb8:	f7ff ff8a 	bl	8000bd0 <HAL_ADCEx_InjectedConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8000cbc:	6823      	ldr	r3, [r4, #0]
 8000cbe:	2260      	movs	r2, #96	; 0x60
 8000cc0:	601a      	str	r2, [r3, #0]
  if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD1) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD1))
 8000cc2:	6823      	ldr	r3, [r4, #0]
 8000cc4:	681a      	ldr	r2, [r3, #0]
 8000cc6:	0612      	lsls	r2, r2, #24
 8000cc8:	d50c      	bpl.n	8000ce4 <HAL_ADC_IRQHandler+0x10c>
 8000cca:	685b      	ldr	r3, [r3, #4]
 8000ccc:	061b      	lsls	r3, r3, #24
 8000cce:	d509      	bpl.n	8000ce4 <HAL_ADC_IRQHandler+0x10c>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8000cd0:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000cd2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000cd6:	6463      	str	r3, [r4, #68]	; 0x44
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8000cd8:	4620      	mov	r0, r4
 8000cda:	f7ff fd0b 	bl	80006f4 <HAL_ADC_LevelOutOfWindowCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8000cde:	6823      	ldr	r3, [r4, #0]
 8000ce0:	2280      	movs	r2, #128	; 0x80
 8000ce2:	601a      	str	r2, [r3, #0]
  if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD2) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD2))
 8000ce4:	6823      	ldr	r3, [r4, #0]
 8000ce6:	681a      	ldr	r2, [r3, #0]
 8000ce8:	05d0      	lsls	r0, r2, #23
 8000cea:	d50d      	bpl.n	8000d08 <HAL_ADC_IRQHandler+0x130>
 8000cec:	685b      	ldr	r3, [r3, #4]
 8000cee:	05d9      	lsls	r1, r3, #23
 8000cf0:	d50a      	bpl.n	8000d08 <HAL_ADC_IRQHandler+0x130>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8000cf2:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000cf4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000cf8:	6463      	str	r3, [r4, #68]	; 0x44
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8000cfa:	4620      	mov	r0, r4
 8000cfc:	f7ff ff6a 	bl	8000bd4 <HAL_ADCEx_LevelOutOfWindow2Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8000d00:	6823      	ldr	r3, [r4, #0]
 8000d02:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000d06:	601a      	str	r2, [r3, #0]
  if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD3) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD3)) 
 8000d08:	6823      	ldr	r3, [r4, #0]
 8000d0a:	681a      	ldr	r2, [r3, #0]
 8000d0c:	0592      	lsls	r2, r2, #22
 8000d0e:	d50d      	bpl.n	8000d2c <HAL_ADC_IRQHandler+0x154>
 8000d10:	685b      	ldr	r3, [r3, #4]
 8000d12:	0598      	lsls	r0, r3, #22
 8000d14:	d50a      	bpl.n	8000d2c <HAL_ADC_IRQHandler+0x154>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8000d16:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000d18:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000d1c:	6463      	str	r3, [r4, #68]	; 0x44
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8000d1e:	4620      	mov	r0, r4
 8000d20:	f7ff ff59 	bl	8000bd6 <HAL_ADCEx_LevelOutOfWindow3Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8000d24:	6823      	ldr	r3, [r4, #0]
 8000d26:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000d2a:	601a      	str	r2, [r3, #0]
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR))
 8000d2c:	6823      	ldr	r3, [r4, #0]
 8000d2e:	681a      	ldr	r2, [r3, #0]
 8000d30:	06d1      	lsls	r1, r2, #27
 8000d32:	d510      	bpl.n	8000d56 <HAL_ADC_IRQHandler+0x17e>
 8000d34:	685a      	ldr	r2, [r3, #4]
 8000d36:	06d2      	lsls	r2, r2, #27
 8000d38:	d50d      	bpl.n	8000d56 <HAL_ADC_IRQHandler+0x17e>
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8000d3a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8000d3c:	2a01      	cmp	r2, #1
 8000d3e:	d036      	beq.n	8000dae <HAL_ADC_IRQHandler+0x1d6>
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 8000d40:	4a21      	ldr	r2, [pc, #132]	; (8000dc8 <HAL_ADC_IRQHandler+0x1f0>)
 8000d42:	6891      	ldr	r1, [r2, #8]
 8000d44:	06c8      	lsls	r0, r1, #27
 8000d46:	d12e      	bne.n	8000da6 <HAL_ADC_IRQHandler+0x1ce>
        if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 8000d48:	68db      	ldr	r3, [r3, #12]
 8000d4a:	f013 0f01 	tst.w	r3, #1
        if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 8000d4e:	d12e      	bne.n	8000dae <HAL_ADC_IRQHandler+0x1d6>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8000d50:	6823      	ldr	r3, [r4, #0]
 8000d52:	2210      	movs	r2, #16
 8000d54:	601a      	str	r2, [r3, #0]
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JQOVF) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JQOVF))
 8000d56:	6823      	ldr	r3, [r4, #0]
 8000d58:	681a      	ldr	r2, [r3, #0]
 8000d5a:	0551      	lsls	r1, r2, #21
 8000d5c:	d533      	bpl.n	8000dc6 <HAL_ADC_IRQHandler+0x1ee>
 8000d5e:	685a      	ldr	r2, [r3, #4]
 8000d60:	0552      	lsls	r2, r2, #21
 8000d62:	d530      	bpl.n	8000dc6 <HAL_ADC_IRQHandler+0x1ee>
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8000d64:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8000d66:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8000d6a:	6462      	str	r2, [r4, #68]	; 0x44
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8000d6c:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8000d6e:	f042 0208 	orr.w	r2, r2, #8
 8000d72:	64a2      	str	r2, [r4, #72]	; 0x48
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8000d74:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000d78:	601a      	str	r2, [r3, #0]
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8000d7a:	4620      	mov	r0, r4
 8000d7c:	f7ff ff29 	bl	8000bd2 <HAL_ADCEx_InjectedQueueOverflowCallback>
}
 8000d80:	bd10      	pop	{r4, pc}
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000d82:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000d84:	f043 0310 	orr.w	r3, r3, #16
 8000d88:	6463      	str	r3, [r4, #68]	; 0x44
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000d8a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8000d8c:	f043 0301 	orr.w	r3, r3, #1
 8000d90:	64a3      	str	r3, [r4, #72]	; 0x48
 8000d92:	e754      	b.n	8000c3e <HAL_ADC_IRQHandler+0x66>
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000d94:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000d96:	f043 0310 	orr.w	r3, r3, #16
 8000d9a:	6463      	str	r3, [r4, #68]	; 0x44
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000d9c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8000d9e:	f043 0301 	orr.w	r3, r3, #1
 8000da2:	64a3      	str	r3, [r4, #72]	; 0x48
 8000da4:	e787      	b.n	8000cb6 <HAL_ADC_IRQHandler+0xde>
        if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 8000da6:	6893      	ldr	r3, [r2, #8]
 8000da8:	f413 4f40 	tst.w	r3, #49152	; 0xc000
 8000dac:	e7cf      	b.n	8000d4e <HAL_ADC_IRQHandler+0x176>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8000dae:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000db0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000db4:	6463      	str	r3, [r4, #68]	; 0x44
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8000db6:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8000db8:	f043 0302 	orr.w	r3, r3, #2
 8000dbc:	64a3      	str	r3, [r4, #72]	; 0x48
      HAL_ADC_ErrorCallback(hadc);
 8000dbe:	4620      	mov	r0, r4
 8000dc0:	f7ff fc99 	bl	80006f6 <HAL_ADC_ErrorCallback>
 8000dc4:	e7c4      	b.n	8000d50 <HAL_ADC_IRQHandler+0x178>
 8000dc6:	bd10      	pop	{r4, pc}
 8000dc8:	50000300 	.word	0x50000300

08000dcc <HAL_ADC_ConfigChannel>:
{
 8000dcc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t wait_loop_index = 0U;
 8000dce:	2300      	movs	r3, #0
 8000dd0:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8000dd2:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8000dd6:	2b01      	cmp	r3, #1
{
 8000dd8:	4605      	mov	r5, r0
  __HAL_LOCK(hadc);
 8000dda:	f000 8139 	beq.w	8001050 <HAL_ADC_ConfigChannel+0x284>
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000dde:	682b      	ldr	r3, [r5, #0]
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8000de0:	68ce      	ldr	r6, [r1, #12]
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000de2:	689a      	ldr	r2, [r3, #8]
  __HAL_LOCK(hadc);
 8000de4:	2001      	movs	r0, #1
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000de6:	0754      	lsls	r4, r2, #29
  __HAL_LOCK(hadc);
 8000de8:	f885 0040 	strb.w	r0, [r5, #64]	; 0x40
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000dec:	f100 812b 	bmi.w	8001046 <HAL_ADC_ConfigChannel+0x27a>
    if (sConfig->Rank < 5U)
 8000df0:	6848      	ldr	r0, [r1, #4]
 8000df2:	680c      	ldr	r4, [r1, #0]
 8000df4:	2804      	cmp	r0, #4
 8000df6:	f04f 0206 	mov.w	r2, #6
 8000dfa:	d831      	bhi.n	8000e60 <HAL_ADC_ConfigChannel+0x94>
      MODIFY_REG(hadc->Instance->SQR1,
 8000dfc:	4342      	muls	r2, r0
 8000dfe:	6b1f      	ldr	r7, [r3, #48]	; 0x30
 8000e00:	201f      	movs	r0, #31
 8000e02:	4090      	lsls	r0, r2
 8000e04:	ea27 0000 	bic.w	r0, r7, r0
 8000e08:	fa04 f202 	lsl.w	r2, r4, r2
 8000e0c:	4302      	orrs	r2, r0
 8000e0e:	631a      	str	r2, [r3, #48]	; 0x30
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8000e10:	689a      	ldr	r2, [r3, #8]
 8000e12:	f012 0f0c 	tst.w	r2, #12
 8000e16:	d162      	bne.n	8000ede <HAL_ADC_ConfigChannel+0x112>
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8000e18:	2c09      	cmp	r4, #9
 8000e1a:	ea4f 0244 	mov.w	r2, r4, lsl #1
 8000e1e:	688f      	ldr	r7, [r1, #8]
 8000e20:	d946      	bls.n	8000eb0 <HAL_ADC_ConfigChannel+0xe4>
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8000e22:	4422      	add	r2, r4
 8000e24:	6998      	ldr	r0, [r3, #24]
 8000e26:	3a1e      	subs	r2, #30
 8000e28:	f04f 0e07 	mov.w	lr, #7
 8000e2c:	fa0e fe02 	lsl.w	lr, lr, r2
 8000e30:	ea20 000e 	bic.w	r0, r0, lr
 8000e34:	fa07 f202 	lsl.w	r2, r7, r2
 8000e38:	4302      	orrs	r2, r0
 8000e3a:	619a      	str	r2, [r3, #24]
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8000e3c:	68da      	ldr	r2, [r3, #12]
 8000e3e:	f3c2 0ec1 	ubfx	lr, r2, #3, #2
 8000e42:	694a      	ldr	r2, [r1, #20]
 8000e44:	ea4f 0e4e 	mov.w	lr, lr, lsl #1
 8000e48:	fa02 fe0e 	lsl.w	lr, r2, lr
    switch (sConfig->OffsetNumber)
 8000e4c:	690a      	ldr	r2, [r1, #16]
 8000e4e:	3a01      	subs	r2, #1
 8000e50:	ea4f 6c84 	mov.w	ip, r4, lsl #26
 8000e54:	2a03      	cmp	r2, #3
 8000e56:	d873      	bhi.n	8000f40 <HAL_ADC_ConfigChannel+0x174>
 8000e58:	e8df f002 	tbb	[pc, r2]
 8000e5c:	675c5137 	.word	0x675c5137
    else if (sConfig->Rank < 10U)
 8000e60:	2809      	cmp	r0, #9
 8000e62:	d80b      	bhi.n	8000e7c <HAL_ADC_ConfigChannel+0xb0>
      MODIFY_REG(hadc->Instance->SQR2,
 8000e64:	4342      	muls	r2, r0
 8000e66:	6b5f      	ldr	r7, [r3, #52]	; 0x34
 8000e68:	3a1e      	subs	r2, #30
 8000e6a:	201f      	movs	r0, #31
 8000e6c:	4090      	lsls	r0, r2
 8000e6e:	ea27 0000 	bic.w	r0, r7, r0
 8000e72:	fa04 f202 	lsl.w	r2, r4, r2
 8000e76:	4302      	orrs	r2, r0
 8000e78:	635a      	str	r2, [r3, #52]	; 0x34
 8000e7a:	e7c9      	b.n	8000e10 <HAL_ADC_ConfigChannel+0x44>
    else if (sConfig->Rank < 15U)
 8000e7c:	280e      	cmp	r0, #14
 8000e7e:	d80b      	bhi.n	8000e98 <HAL_ADC_ConfigChannel+0xcc>
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8000e80:	4342      	muls	r2, r0
 8000e82:	6b9f      	ldr	r7, [r3, #56]	; 0x38
 8000e84:	3a3c      	subs	r2, #60	; 0x3c
 8000e86:	201f      	movs	r0, #31
 8000e88:	4090      	lsls	r0, r2
 8000e8a:	ea27 0000 	bic.w	r0, r7, r0
 8000e8e:	fa04 f202 	lsl.w	r2, r4, r2
 8000e92:	4302      	orrs	r2, r0
 8000e94:	639a      	str	r2, [r3, #56]	; 0x38
 8000e96:	e7bb      	b.n	8000e10 <HAL_ADC_ConfigChannel+0x44>
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8000e98:	4342      	muls	r2, r0
 8000e9a:	6bdf      	ldr	r7, [r3, #60]	; 0x3c
 8000e9c:	3a5a      	subs	r2, #90	; 0x5a
 8000e9e:	201f      	movs	r0, #31
 8000ea0:	4090      	lsls	r0, r2
 8000ea2:	ea27 0000 	bic.w	r0, r7, r0
 8000ea6:	fa04 f202 	lsl.w	r2, r4, r2
 8000eaa:	4302      	orrs	r2, r0
 8000eac:	63da      	str	r2, [r3, #60]	; 0x3c
 8000eae:	e7af      	b.n	8000e10 <HAL_ADC_ConfigChannel+0x44>
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8000eb0:	6958      	ldr	r0, [r3, #20]
 8000eb2:	4422      	add	r2, r4
 8000eb4:	f04f 0e07 	mov.w	lr, #7
 8000eb8:	fa0e fe02 	lsl.w	lr, lr, r2
 8000ebc:	ea20 000e 	bic.w	r0, r0, lr
 8000ec0:	fa07 f202 	lsl.w	r2, r7, r2
 8000ec4:	4302      	orrs	r2, r0
 8000ec6:	615a      	str	r2, [r3, #20]
 8000ec8:	e7b8      	b.n	8000e3c <HAL_ADC_ConfigChannel+0x70>
      MODIFY_REG(hadc->Instance->OFR1               ,
 8000eca:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000ecc:	4f6d      	ldr	r7, [pc, #436]	; (8001084 <HAL_ADC_ConfigChannel+0x2b8>)
 8000ece:	4017      	ands	r7, r2
 8000ed0:	ea47 020c 	orr.w	r2, r7, ip
 8000ed4:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8000ed8:	ea42 020e 	orr.w	r2, r2, lr
 8000edc:	661a      	str	r2, [r3, #96]	; 0x60
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000ede:	689a      	ldr	r2, [r3, #8]
 8000ee0:	f002 0203 	and.w	r2, r2, #3
 8000ee4:	2a01      	cmp	r2, #1
 8000ee6:	f040 80b5 	bne.w	8001054 <HAL_ADC_ConfigChannel+0x288>
 8000eea:	681a      	ldr	r2, [r3, #0]
 8000eec:	07d0      	lsls	r0, r2, #31
 8000eee:	f140 80b1 	bpl.w	8001054 <HAL_ADC_ConfigChannel+0x288>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000ef2:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	f885 3040 	strb.w	r3, [r5, #64]	; 0x40
}
 8000efa:	b003      	add	sp, #12
 8000efc:	bdf0      	pop	{r4, r5, r6, r7, pc}
      MODIFY_REG(hadc->Instance->OFR2               ,
 8000efe:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8000f00:	4f60      	ldr	r7, [pc, #384]	; (8001084 <HAL_ADC_ConfigChannel+0x2b8>)
 8000f02:	4017      	ands	r7, r2
 8000f04:	ea47 020c 	orr.w	r2, r7, ip
 8000f08:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8000f0c:	ea42 020e 	orr.w	r2, r2, lr
 8000f10:	665a      	str	r2, [r3, #100]	; 0x64
      break;
 8000f12:	e7e4      	b.n	8000ede <HAL_ADC_ConfigChannel+0x112>
      MODIFY_REG(hadc->Instance->OFR3               ,
 8000f14:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8000f16:	485b      	ldr	r0, [pc, #364]	; (8001084 <HAL_ADC_ConfigChannel+0x2b8>)
 8000f18:	4010      	ands	r0, r2
 8000f1a:	ea40 020c 	orr.w	r2, r0, ip
 8000f1e:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8000f22:	ea42 020e 	orr.w	r2, r2, lr
 8000f26:	669a      	str	r2, [r3, #104]	; 0x68
      break;
 8000f28:	e7d9      	b.n	8000ede <HAL_ADC_ConfigChannel+0x112>
      MODIFY_REG(hadc->Instance->OFR4               ,
 8000f2a:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 8000f2c:	4a55      	ldr	r2, [pc, #340]	; (8001084 <HAL_ADC_ConfigChannel+0x2b8>)
 8000f2e:	4002      	ands	r2, r0
 8000f30:	ea42 020c 	orr.w	r2, r2, ip
 8000f34:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8000f38:	ea42 020e 	orr.w	r2, r2, lr
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8000f3c:	66da      	str	r2, [r3, #108]	; 0x6c
 8000f3e:	e7ce      	b.n	8000ede <HAL_ADC_ConfigChannel+0x112>
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8000f40:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8000f42:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
 8000f46:	4562      	cmp	r2, ip
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8000f48:	bf02      	ittt	eq
 8000f4a:	6e1a      	ldreq	r2, [r3, #96]	; 0x60
 8000f4c:	f022 4200 	biceq.w	r2, r2, #2147483648	; 0x80000000
 8000f50:	661a      	streq	r2, [r3, #96]	; 0x60
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8000f52:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8000f54:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
 8000f58:	4594      	cmp	ip, r2
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8000f5a:	bf02      	ittt	eq
 8000f5c:	6e5a      	ldreq	r2, [r3, #100]	; 0x64
 8000f5e:	f022 4200 	biceq.w	r2, r2, #2147483648	; 0x80000000
 8000f62:	665a      	streq	r2, [r3, #100]	; 0x64
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8000f64:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8000f66:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
 8000f6a:	4594      	cmp	ip, r2
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8000f6c:	bf02      	ittt	eq
 8000f6e:	6e9a      	ldreq	r2, [r3, #104]	; 0x68
 8000f70:	f022 4200 	biceq.w	r2, r2, #2147483648	; 0x80000000
 8000f74:	669a      	streq	r2, [r3, #104]	; 0x68
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8000f76:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8000f78:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
 8000f7c:	4594      	cmp	ip, r2
 8000f7e:	d1ae      	bne.n	8000ede <HAL_ADC_ConfigChannel+0x112>
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8000f80:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8000f82:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8000f86:	e7d9      	b.n	8000f3c <HAL_ADC_ConfigChannel+0x170>
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8000f88:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8000f8c:	2101      	movs	r1, #1
 8000f8e:	40a1      	lsls	r1, r4
 8000f90:	ea22 0201 	bic.w	r2, r2, r1
 8000f94:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8000f98:	2c10      	cmp	r4, #16
 8000f9a:	d131      	bne.n	8001000 <HAL_ADC_ConfigChannel+0x234>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8000f9c:	4a3a      	ldr	r2, [pc, #232]	; (8001088 <HAL_ADC_ConfigChannel+0x2bc>)
 8000f9e:	6892      	ldr	r2, [r2, #8]
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8000fa0:	f412 0f00 	tst.w	r2, #8388608	; 0x800000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8000fa4:	d1a5      	bne.n	8000ef2 <HAL_ADC_ConfigChannel+0x126>
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8000fa6:	6898      	ldr	r0, [r3, #8]
 8000fa8:	f000 0003 	and.w	r0, r0, #3
 8000fac:	2801      	cmp	r0, #1
 8000fae:	d102      	bne.n	8000fb6 <HAL_ADC_ConfigChannel+0x1ea>
 8000fb0:	681a      	ldr	r2, [r3, #0]
 8000fb2:	07d2      	lsls	r2, r2, #31
 8000fb4:	d447      	bmi.n	8001046 <HAL_ADC_ConfigChannel+0x27a>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8000fb6:	2c10      	cmp	r4, #16
 8000fb8:	d131      	bne.n	800101e <HAL_ADC_ConfigChannel+0x252>
 8000fba:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000fbe:	d198      	bne.n	8000ef2 <HAL_ADC_ConfigChannel+0x126>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8000fc0:	4a31      	ldr	r2, [pc, #196]	; (8001088 <HAL_ADC_ConfigChannel+0x2bc>)
 8000fc2:	6893      	ldr	r3, [r2, #8]
 8000fc4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000fc8:	6093      	str	r3, [r2, #8]
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8000fca:	4b30      	ldr	r3, [pc, #192]	; (800108c <HAL_ADC_ConfigChannel+0x2c0>)
 8000fcc:	4a30      	ldr	r2, [pc, #192]	; (8001090 <HAL_ADC_ConfigChannel+0x2c4>)
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	fbb3 f2f2 	udiv	r2, r3, r2
 8000fd4:	230a      	movs	r3, #10
 8000fd6:	4353      	muls	r3, r2
            wait_loop_index--;
 8000fd8:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8000fda:	9b01      	ldr	r3, [sp, #4]
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d088      	beq.n	8000ef2 <HAL_ADC_ConfigChannel+0x126>
            wait_loop_index--;
 8000fe0:	9b01      	ldr	r3, [sp, #4]
 8000fe2:	3b01      	subs	r3, #1
 8000fe4:	e7f8      	b.n	8000fd8 <HAL_ADC_ConfigChannel+0x20c>
        MODIFY_REG(hadc->Instance->SMPR1,
 8000fe6:	1c60      	adds	r0, r4, #1
 8000fe8:	6959      	ldr	r1, [r3, #20]
 8000fea:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8000fee:	2207      	movs	r2, #7
 8000ff0:	4082      	lsls	r2, r0
 8000ff2:	ea21 0102 	bic.w	r1, r1, r2
 8000ff6:	fa06 f200 	lsl.w	r2, r6, r0
 8000ffa:	430a      	orrs	r2, r1
 8000ffc:	615a      	str	r2, [r3, #20]
 8000ffe:	e7cb      	b.n	8000f98 <HAL_ADC_ConfigChannel+0x1cc>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8001000:	2c11      	cmp	r4, #17
 8001002:	d104      	bne.n	800100e <HAL_ADC_ConfigChannel+0x242>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8001004:	4a20      	ldr	r2, [pc, #128]	; (8001088 <HAL_ADC_ConfigChannel+0x2bc>)
 8001006:	6892      	ldr	r2, [r2, #8]
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8001008:	f012 7f80 	tst.w	r2, #16777216	; 0x1000000
 800100c:	e7ca      	b.n	8000fa4 <HAL_ADC_ConfigChannel+0x1d8>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 800100e:	2c12      	cmp	r4, #18
 8001010:	f47f af6f 	bne.w	8000ef2 <HAL_ADC_ConfigChannel+0x126>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8001014:	4a1c      	ldr	r2, [pc, #112]	; (8001088 <HAL_ADC_ConfigChannel+0x2bc>)
 8001016:	6892      	ldr	r2, [r2, #8]
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8001018:	f412 0f80 	tst.w	r2, #4194304	; 0x400000
 800101c:	e7c2      	b.n	8000fa4 <HAL_ADC_ConfigChannel+0x1d8>
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 800101e:	2c11      	cmp	r4, #17
 8001020:	d109      	bne.n	8001036 <HAL_ADC_ConfigChannel+0x26a>
 8001022:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001026:	f47f af64 	bne.w	8000ef2 <HAL_ADC_ConfigChannel+0x126>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 800102a:	4a17      	ldr	r2, [pc, #92]	; (8001088 <HAL_ADC_ConfigChannel+0x2bc>)
 800102c:	6893      	ldr	r3, [r2, #8]
 800102e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 8001032:	6093      	str	r3, [r2, #8]
 8001034:	e75d      	b.n	8000ef2 <HAL_ADC_ConfigChannel+0x126>
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8001036:	2c12      	cmp	r4, #18
 8001038:	f47f af5b 	bne.w	8000ef2 <HAL_ADC_ConfigChannel+0x126>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 800103c:	4a12      	ldr	r2, [pc, #72]	; (8001088 <HAL_ADC_ConfigChannel+0x2bc>)
 800103e:	6893      	ldr	r3, [r2, #8]
 8001040:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001044:	e7f5      	b.n	8001032 <HAL_ADC_ConfigChannel+0x266>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001046:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8001048:	f043 0320 	orr.w	r3, r3, #32
 800104c:	646b      	str	r3, [r5, #68]	; 0x44
 800104e:	e751      	b.n	8000ef4 <HAL_ADC_ConfigChannel+0x128>
  __HAL_LOCK(hadc);
 8001050:	2002      	movs	r0, #2
 8001052:	e752      	b.n	8000efa <HAL_ADC_ConfigChannel+0x12e>
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8001054:	2e01      	cmp	r6, #1
 8001056:	d197      	bne.n	8000f88 <HAL_ADC_ConfigChannel+0x1bc>
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8001058:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800105c:	40a6      	lsls	r6, r4
 800105e:	4316      	orrs	r6, r2
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8001060:	2c09      	cmp	r4, #9
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8001062:	f8c3 60b0 	str.w	r6, [r3, #176]	; 0xb0
 8001066:	688e      	ldr	r6, [r1, #8]
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8001068:	d9bd      	bls.n	8000fe6 <HAL_ADC_ConfigChannel+0x21a>
        MODIFY_REG(hadc->Instance->SMPR2,
 800106a:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 800106e:	6999      	ldr	r1, [r3, #24]
 8001070:	3a1b      	subs	r2, #27
 8001072:	2007      	movs	r0, #7
 8001074:	4090      	lsls	r0, r2
 8001076:	ea21 0100 	bic.w	r1, r1, r0
 800107a:	fa06 f202 	lsl.w	r2, r6, r2
 800107e:	430a      	orrs	r2, r1
 8001080:	619a      	str	r2, [r3, #24]
 8001082:	e789      	b.n	8000f98 <HAL_ADC_ConfigChannel+0x1cc>
 8001084:	83fff000 	.word	0x83fff000
 8001088:	50000300 	.word	0x50000300
 800108c:	20000000 	.word	0x20000000
 8001090:	000f4240 	.word	0x000f4240

08001094 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001094:	4a07      	ldr	r2, [pc, #28]	; (80010b4 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8001096:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001098:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800109c:	041b      	lsls	r3, r3, #16
 800109e:	0c1b      	lsrs	r3, r3, #16
 80010a0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80010a4:	0200      	lsls	r0, r0, #8
 80010a6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80010aa:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 80010ae:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80010b0:	60d3      	str	r3, [r2, #12]
 80010b2:	4770      	bx	lr
 80010b4:	e000ed00 	.word	0xe000ed00

080010b8 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80010b8:	4b17      	ldr	r3, [pc, #92]	; (8001118 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80010ba:	b530      	push	{r4, r5, lr}
 80010bc:	68dc      	ldr	r4, [r3, #12]
 80010be:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80010c2:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80010c6:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80010c8:	2b04      	cmp	r3, #4
 80010ca:	bf28      	it	cs
 80010cc:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80010ce:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010d0:	f04f 0501 	mov.w	r5, #1
 80010d4:	fa05 f303 	lsl.w	r3, r5, r3
 80010d8:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80010dc:	bf8c      	ite	hi
 80010de:	3c03      	subhi	r4, #3
 80010e0:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010e2:	4019      	ands	r1, r3
 80010e4:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80010e6:	fa05 f404 	lsl.w	r4, r5, r4
 80010ea:	3c01      	subs	r4, #1
 80010ec:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 80010ee:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010f0:	ea42 0201 	orr.w	r2, r2, r1
 80010f4:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010f8:	bfaf      	iteee	ge
 80010fa:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010fe:	f000 000f 	andlt.w	r0, r0, #15
 8001102:	4b06      	ldrlt	r3, [pc, #24]	; (800111c <HAL_NVIC_SetPriority+0x64>)
 8001104:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001106:	bfa5      	ittet	ge
 8001108:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 800110c:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800110e:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001110:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8001114:	bd30      	pop	{r4, r5, pc}
 8001116:	bf00      	nop
 8001118:	e000ed00 	.word	0xe000ed00
 800111c:	e000ed14 	.word	0xe000ed14

08001120 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001120:	0942      	lsrs	r2, r0, #5
 8001122:	2301      	movs	r3, #1
 8001124:	f000 001f 	and.w	r0, r0, #31
 8001128:	fa03 f000 	lsl.w	r0, r3, r0
 800112c:	4b01      	ldr	r3, [pc, #4]	; (8001134 <HAL_NVIC_EnableIRQ+0x14>)
 800112e:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8001132:	4770      	bx	lr
 8001134:	e000e100 	.word	0xe000e100

08001138 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001138:	3801      	subs	r0, #1
 800113a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800113e:	d20a      	bcs.n	8001156 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001140:	4b06      	ldr	r3, [pc, #24]	; (800115c <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001142:	4a07      	ldr	r2, [pc, #28]	; (8001160 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001144:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001146:	21f0      	movs	r1, #240	; 0xf0
 8001148:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800114c:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800114e:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001150:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001152:	601a      	str	r2, [r3, #0]
 8001154:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8001156:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001158:	4770      	bx	lr
 800115a:	bf00      	nop
 800115c:	e000e010 	.word	0xe000e010
 8001160:	e000ed00 	.word	0xe000ed00

08001164 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8001164:	4b04      	ldr	r3, [pc, #16]	; (8001178 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8001166:	681a      	ldr	r2, [r3, #0]
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8001168:	2804      	cmp	r0, #4
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 800116a:	bf0c      	ite	eq
 800116c:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8001170:	f022 0204 	bicne.w	r2, r2, #4
 8001174:	601a      	str	r2, [r3, #0]
 8001176:	4770      	bx	lr
 8001178:	e000e010 	.word	0xe000e010

0800117c <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 800117c:	4770      	bx	lr

0800117e <HAL_SYSTICK_IRQHandler>:
{
 800117e:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8001180:	f7ff fffc 	bl	800117c <HAL_SYSTICK_Callback>
 8001184:	bd08      	pop	{r3, pc}

08001186 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
 8001186:	b510      	push	{r4, lr}
  /* Check DAC handle */
  if(hdac == NULL)
 8001188:	4604      	mov	r4, r0
 800118a:	b168      	cbz	r0, 80011a8 <HAL_DAC_Init+0x22>
     return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if(hdac->State == HAL_DAC_STATE_RESET)
 800118c:	7903      	ldrb	r3, [r0, #4]
 800118e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001192:	b913      	cbnz	r3, 800119a <HAL_DAC_Init+0x14>
  {  
    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8001194:	7142      	strb	r2, [r0, #5]

    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8001196:	f001 fd49 	bl	8002c2c <HAL_DAC_MspInit>
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800119a:	2302      	movs	r3, #2
 800119c:	7123      	strb	r3, [r4, #4]
       
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800119e:	2000      	movs	r0, #0
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80011a0:	2301      	movs	r3, #1
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80011a2:	6120      	str	r0, [r4, #16]
  hdac->State = HAL_DAC_STATE_READY;
 80011a4:	7123      	strb	r3, [r4, #4]
  
  /* Return function status */
  return HAL_OK;
 80011a6:	bd10      	pop	{r4, pc}
     return HAL_ERROR;
 80011a8:	2001      	movs	r0, #1
}
 80011aa:	bd10      	pop	{r4, pc}

080011ac <HAL_DAC_ConvCpltCallbackCh1>:
 80011ac:	4770      	bx	lr

080011ae <HAL_DAC_ConvHalfCpltCallbackCh1>:
 80011ae:	4770      	bx	lr

080011b0 <HAL_DAC_ErrorCallbackCh1>:
 80011b0:	4770      	bx	lr

080011b2 <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80011b2:	4770      	bx	lr

080011b4 <DAC_DMAErrorCh1>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)   
{
 80011b4:	b510      	push	{r4, lr}
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80011b6:	6a44      	ldr	r4, [r0, #36]	; 0x24
    
  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80011b8:	6923      	ldr	r3, [r4, #16]
 80011ba:	f043 0304 	orr.w	r3, r3, #4
 80011be:	6123      	str	r3, [r4, #16]
    
  HAL_DAC_ErrorCallbackCh1(hdac); 
 80011c0:	4620      	mov	r0, r4
 80011c2:	f7ff fff5 	bl	80011b0 <HAL_DAC_ErrorCallbackCh1>
    
  hdac->State= HAL_DAC_STATE_READY;
 80011c6:	2301      	movs	r3, #1
 80011c8:	7123      	strb	r3, [r4, #4]
 80011ca:	bd10      	pop	{r4, pc}

080011cc <DAC_DMAHalfConvCpltCh1>:
    HAL_DAC_ConvHalfCpltCallbackCh1(hdac); 
 80011cc:	6a40      	ldr	r0, [r0, #36]	; 0x24
 80011ce:	f7ff bfee 	b.w	80011ae <HAL_DAC_ConvHalfCpltCallbackCh1>

080011d2 <DAC_DMAConvCpltCh1>:
{
 80011d2:	b510      	push	{r4, lr}
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80011d4:	6a44      	ldr	r4, [r0, #36]	; 0x24
  HAL_DAC_ConvCpltCallbackCh1(hdac); 
 80011d6:	4620      	mov	r0, r4
 80011d8:	f7ff ffe8 	bl	80011ac <HAL_DAC_ConvCpltCallbackCh1>
  hdac->State= HAL_DAC_STATE_READY;
 80011dc:	2301      	movs	r3, #1
 80011de:	7123      	strb	r3, [r4, #4]
 80011e0:	bd10      	pop	{r4, pc}

080011e2 <HAL_DAC_Start>:
  __HAL_LOCK(hdac);
 80011e2:	7943      	ldrb	r3, [r0, #5]
 80011e4:	2b01      	cmp	r3, #1
{
 80011e6:	b510      	push	{r4, lr}
 80011e8:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(hdac);
 80011ec:	d013      	beq.n	8001216 <HAL_DAC_Start+0x34>
  hdac->State = HAL_DAC_STATE_BUSY;
 80011ee:	7103      	strb	r3, [r0, #4]
  __HAL_DAC_ENABLE(hdac, Channel);
 80011f0:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(hdac);
 80011f2:	2201      	movs	r2, #1
  __HAL_DAC_ENABLE(hdac, Channel);
 80011f4:	681c      	ldr	r4, [r3, #0]
  __HAL_LOCK(hdac);
 80011f6:	7142      	strb	r2, [r0, #5]
  __HAL_DAC_ENABLE(hdac, Channel);
 80011f8:	fa02 f101 	lsl.w	r1, r2, r1
 80011fc:	4321      	orrs	r1, r4
 80011fe:	6019      	str	r1, [r3, #0]
  if((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == (DAC_CR_TEN1 | DAC_CR_TSEL1))
 8001200:	6819      	ldr	r1, [r3, #0]
 8001202:	f001 013c 	and.w	r1, r1, #60	; 0x3c
 8001206:	293c      	cmp	r1, #60	; 0x3c
    SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8001208:	bf02      	ittt	eq
 800120a:	6859      	ldreq	r1, [r3, #4]
 800120c:	4311      	orreq	r1, r2
 800120e:	6059      	streq	r1, [r3, #4]
  __HAL_UNLOCK(hdac);
 8001210:	2300      	movs	r3, #0
  hdac->State = HAL_DAC_STATE_READY;
 8001212:	7102      	strb	r2, [r0, #4]
  __HAL_UNLOCK(hdac);
 8001214:	7143      	strb	r3, [r0, #5]
  __HAL_LOCK(hdac);
 8001216:	4618      	mov	r0, r3
}
 8001218:	bd10      	pop	{r4, pc}
	...

0800121c <HAL_DAC_Start_DMA>:
{
 800121c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800121e:	4604      	mov	r4, r0
  __HAL_LOCK(hdac);
 8001220:	7940      	ldrb	r0, [r0, #5]
 8001222:	2801      	cmp	r0, #1
{
 8001224:	460e      	mov	r6, r1
 8001226:	f04f 0002 	mov.w	r0, #2
 800122a:	4611      	mov	r1, r2
 800122c:	9a06      	ldr	r2, [sp, #24]
  __HAL_LOCK(hdac);
 800122e:	d023      	beq.n	8001278 <HAL_DAC_Start_DMA+0x5c>
  hdac->State = HAL_DAC_STATE_BUSY;
 8001230:	7120      	strb	r0, [r4, #4]
  __HAL_LOCK(hdac);
 8001232:	2501      	movs	r5, #1
  hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8001234:	68a0      	ldr	r0, [r4, #8]
  __HAL_LOCK(hdac);
 8001236:	7165      	strb	r5, [r4, #5]
  hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8001238:	4d14      	ldr	r5, [pc, #80]	; (800128c <HAL_DAC_Start_DMA+0x70>)
 800123a:	6285      	str	r5, [r0, #40]	; 0x28
  hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 800123c:	4d14      	ldr	r5, [pc, #80]	; (8001290 <HAL_DAC_Start_DMA+0x74>)
 800123e:	62c5      	str	r5, [r0, #44]	; 0x2c
  hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8001240:	4d14      	ldr	r5, [pc, #80]	; (8001294 <HAL_DAC_Start_DMA+0x78>)
 8001242:	6305      	str	r5, [r0, #48]	; 0x30
  SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8001244:	6825      	ldr	r5, [r4, #0]
 8001246:	682f      	ldr	r7, [r5, #0]
  switch(Alignment)
 8001248:	2a04      	cmp	r2, #4
  SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 800124a:	f447 5780 	orr.w	r7, r7, #4096	; 0x1000
 800124e:	602f      	str	r7, [r5, #0]
  switch(Alignment)
 8001250:	d013      	beq.n	800127a <HAL_DAC_Start_DMA+0x5e>
 8001252:	2a08      	cmp	r2, #8
 8001254:	d014      	beq.n	8001280 <HAL_DAC_Start_DMA+0x64>
 8001256:	b9b2      	cbnz	r2, 8001286 <HAL_DAC_Start_DMA+0x6a>
      tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8001258:	f105 0208 	add.w	r2, r5, #8
  __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 800125c:	682f      	ldr	r7, [r5, #0]
 800125e:	f447 5700 	orr.w	r7, r7, #8192	; 0x2000
 8001262:	602f      	str	r7, [r5, #0]
  HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8001264:	f000 f884 	bl	8001370 <HAL_DMA_Start_IT>
  __HAL_DAC_ENABLE(hdac, Channel); 
 8001268:	6823      	ldr	r3, [r4, #0]
 800126a:	2101      	movs	r1, #1
 800126c:	681a      	ldr	r2, [r3, #0]
 800126e:	40b1      	lsls	r1, r6
  __HAL_UNLOCK(hdac);
 8001270:	2000      	movs	r0, #0
  __HAL_DAC_ENABLE(hdac, Channel); 
 8001272:	4311      	orrs	r1, r2
  __HAL_UNLOCK(hdac);
 8001274:	7160      	strb	r0, [r4, #5]
  __HAL_DAC_ENABLE(hdac, Channel); 
 8001276:	6019      	str	r1, [r3, #0]
}
 8001278:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 800127a:	f105 020c 	add.w	r2, r5, #12
      break;
 800127e:	e7ed      	b.n	800125c <HAL_DAC_Start_DMA+0x40>
      tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8001280:	f105 0210 	add.w	r2, r5, #16
      break;
 8001284:	e7ea      	b.n	800125c <HAL_DAC_Start_DMA+0x40>
  uint32_t tmpreg = 0U;
 8001286:	2200      	movs	r2, #0
 8001288:	e7e8      	b.n	800125c <HAL_DAC_Start_DMA+0x40>
 800128a:	bf00      	nop
 800128c:	080011d3 	.word	0x080011d3
 8001290:	080011cd 	.word	0x080011cd
 8001294:	080011b5 	.word	0x080011b5

08001298 <HAL_DAC_IRQHandler>:
  if(__HAL_DAC_GET_IT_SOURCE(hdac, DAC_IT_DMAUDR1))
 8001298:	6803      	ldr	r3, [r0, #0]
 800129a:	6819      	ldr	r1, [r3, #0]
 800129c:	0489      	lsls	r1, r1, #18
 800129e:	d511      	bpl.n	80012c4 <HAL_DAC_IRQHandler+0x2c>
    if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 80012a0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80012a2:	0489      	lsls	r1, r1, #18
 80012a4:	d50e      	bpl.n	80012c4 <HAL_DAC_IRQHandler+0x2c>
      hdac->State = HAL_DAC_STATE_ERROR;
 80012a6:	2104      	movs	r1, #4
 80012a8:	7101      	strb	r1, [r0, #4]
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 80012aa:	6901      	ldr	r1, [r0, #16]
      __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR1);
 80012ac:	f44f 5200 	mov.w	r2, #8192	; 0x2000
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 80012b0:	f041 0101 	orr.w	r1, r1, #1
 80012b4:	6101      	str	r1, [r0, #16]
      __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR1);
 80012b6:	635a      	str	r2, [r3, #52]	; 0x34
      CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 80012b8:	681a      	ldr	r2, [r3, #0]
 80012ba:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80012be:	601a      	str	r2, [r3, #0]
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 80012c0:	f7ff bf77 	b.w	80011b2 <HAL_DAC_DMAUnderrunCallbackCh1>
 80012c4:	4770      	bx	lr

080012c6 <HAL_DAC_ConfigChannel>:
  __HAL_LOCK(hdac);
 80012c6:	7943      	ldrb	r3, [r0, #5]
 80012c8:	2b01      	cmp	r3, #1
{
 80012ca:	b530      	push	{r4, r5, lr}
 80012cc:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(hdac);
 80012d0:	d017      	beq.n	8001302 <HAL_DAC_ConfigChannel+0x3c>
  tmpreg1 = hdac->Instance->CR;
 80012d2:	6804      	ldr	r4, [r0, #0]
  hdac->State = HAL_DAC_STATE_BUSY;
 80012d4:	7103      	strb	r3, [r0, #4]
  tmpreg1 = hdac->Instance->CR;
 80012d6:	6823      	ldr	r3, [r4, #0]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 80012d8:	f640 75fe 	movw	r5, #4094	; 0xffe
 80012dc:	4095      	lsls	r5, r2
 80012de:	ea23 0505 	bic.w	r5, r3, r5
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 80012e2:	c90a      	ldmia	r1, {r1, r3}
 80012e4:	430b      	orrs	r3, r1
  tmpreg1 |= tmpreg2 << Channel;
 80012e6:	4093      	lsls	r3, r2
 80012e8:	432b      	orrs	r3, r5
  hdac->Instance->CR = tmpreg1;
 80012ea:	6023      	str	r3, [r4, #0]
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 80012ec:	6823      	ldr	r3, [r4, #0]
 80012ee:	21c0      	movs	r1, #192	; 0xc0
 80012f0:	fa01 f202 	lsl.w	r2, r1, r2
 80012f4:	ea23 0202 	bic.w	r2, r3, r2
  hdac->State = HAL_DAC_STATE_READY;
 80012f8:	2301      	movs	r3, #1
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 80012fa:	6022      	str	r2, [r4, #0]
  hdac->State = HAL_DAC_STATE_READY;
 80012fc:	7103      	strb	r3, [r0, #4]
  __HAL_UNLOCK(hdac);
 80012fe:	2300      	movs	r3, #0
 8001300:	7143      	strb	r3, [r0, #5]
  __HAL_LOCK(hdac);
 8001302:	4618      	mov	r0, r3
}
 8001304:	bd30      	pop	{r4, r5, pc}
	...

08001308 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8001308:	b510      	push	{r4, lr}
  uint32_t tmp = 0U;
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 800130a:	b350      	cbz	r0, 8001362 <HAL_DMA_Init+0x5a>
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800130c:	6884      	ldr	r4, [r0, #8]
 800130e:	6843      	ldr	r3, [r0, #4]
  tmp = hdma->Instance->CCR;
 8001310:	6801      	ldr	r1, [r0, #0]
  tmp |=  hdma->Init.Direction        |
 8001312:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001314:	68c4      	ldr	r4, [r0, #12]
  tmp = hdma->Instance->CCR;
 8001316:	680a      	ldr	r2, [r1, #0]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001318:	4323      	orrs	r3, r4
 800131a:	6904      	ldr	r4, [r0, #16]
 800131c:	4323      	orrs	r3, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800131e:	6944      	ldr	r4, [r0, #20]
 8001320:	4323      	orrs	r3, r4
 8001322:	6984      	ldr	r4, [r0, #24]
 8001324:	4323      	orrs	r3, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 8001326:	69c4      	ldr	r4, [r0, #28]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001328:	f422 527f 	bic.w	r2, r2, #16320	; 0x3fc0
 800132c:	f022 0230 	bic.w	r2, r2, #48	; 0x30
          hdma->Init.Mode                | hdma->Init.Priority;
 8001330:	4323      	orrs	r3, r4
  tmp |=  hdma->Init.Direction        |
 8001332:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8001334:	600b      	str	r3, [r1, #0]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001336:	4b0c      	ldr	r3, [pc, #48]	; (8001368 <HAL_DMA_Init+0x60>)
 8001338:	2214      	movs	r2, #20
 800133a:	440b      	add	r3, r1
 800133c:	fbb3 f3f2 	udiv	r3, r3, r2
 8001340:	009b      	lsls	r3, r3, #2
 8001342:	6403      	str	r3, [r0, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8001344:	4b09      	ldr	r3, [pc, #36]	; (800136c <HAL_DMA_Init+0x64>)
 8001346:	63c3      	str	r3, [r0, #60]	; 0x3c
  hdma->State = HAL_DMA_STATE_READY;
 8001348:	2201      	movs	r2, #1
  hdma->XferCpltCallback = NULL;
 800134a:	2300      	movs	r3, #0
 800134c:	6283      	str	r3, [r0, #40]	; 0x28
  hdma->XferHalfCpltCallback = NULL;
 800134e:	62c3      	str	r3, [r0, #44]	; 0x2c
  hdma->XferErrorCallback = NULL;
 8001350:	6303      	str	r3, [r0, #48]	; 0x30
  hdma->XferAbortCallback = NULL;
 8001352:	6343      	str	r3, [r0, #52]	; 0x34
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001354:	6383      	str	r3, [r0, #56]	; 0x38
  hdma->State = HAL_DMA_STATE_READY;
 8001356:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
  hdma->Lock = HAL_UNLOCKED;
 800135a:	f880 3020 	strb.w	r3, [r0, #32]
  return HAL_OK;
 800135e:	4618      	mov	r0, r3
 8001360:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001362:	2001      	movs	r0, #1
}  
 8001364:	bd10      	pop	{r4, pc}
 8001366:	bf00      	nop
 8001368:	bffdfff8 	.word	0xbffdfff8
 800136c:	40020000 	.word	0x40020000

08001370 <HAL_DMA_Start_IT>:
{
 8001370:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(hdma);
 8001372:	f890 4020 	ldrb.w	r4, [r0, #32]
 8001376:	2c01      	cmp	r4, #1
 8001378:	d035      	beq.n	80013e6 <HAL_DMA_Start_IT+0x76>
  if(HAL_DMA_STATE_READY == hdma->State)
 800137a:	f890 5021 	ldrb.w	r5, [r0, #33]	; 0x21
  __HAL_LOCK(hdma);
 800137e:	2401      	movs	r4, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 8001380:	42a5      	cmp	r5, r4
  __HAL_LOCK(hdma);
 8001382:	f880 4020 	strb.w	r4, [r0, #32]
 8001386:	f04f 0600 	mov.w	r6, #0
 800138a:	f04f 0402 	mov.w	r4, #2
  if(HAL_DMA_STATE_READY == hdma->State)
 800138e:	d128      	bne.n	80013e2 <HAL_DMA_Start_IT+0x72>
  	hdma->State = HAL_DMA_STATE_BUSY;
 8001390:	f880 4021 	strb.w	r4, [r0, #33]	; 0x21
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001394:	6804      	ldr	r4, [r0, #0]
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001396:	6386      	str	r6, [r0, #56]	; 0x38
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001398:	6826      	ldr	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 800139a:	6c07      	ldr	r7, [r0, #64]	; 0x40
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 800139c:	f026 0601 	bic.w	r6, r6, #1
 80013a0:	6026      	str	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80013a2:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
 80013a4:	40bd      	lsls	r5, r7
 80013a6:	6075      	str	r5, [r6, #4]
  hdma->Instance->CNDTR = DataLength;
 80013a8:	6063      	str	r3, [r4, #4]
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80013aa:	6843      	ldr	r3, [r0, #4]
 80013ac:	6805      	ldr	r5, [r0, #0]
 80013ae:	2b10      	cmp	r3, #16
    if(NULL != hdma->XferHalfCpltCallback )
 80013b0:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    hdma->Instance->CPAR = DstAddress;
 80013b2:	bf0b      	itete	eq
 80013b4:	60a2      	streq	r2, [r4, #8]
    hdma->Instance->CPAR = SrcAddress;
 80013b6:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 80013b8:	60e1      	streq	r1, [r4, #12]
    hdma->Instance->CMAR = DstAddress;
 80013ba:	60e2      	strne	r2, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback )
 80013bc:	b14b      	cbz	r3, 80013d2 <HAL_DMA_Start_IT+0x62>
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80013be:	6823      	ldr	r3, [r4, #0]
 80013c0:	f043 030e 	orr.w	r3, r3, #14
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 80013c4:	6023      	str	r3, [r4, #0]
  	hdma->Instance->CCR |= DMA_CCR_EN;
 80013c6:	682b      	ldr	r3, [r5, #0]
 80013c8:	f043 0301 	orr.w	r3, r3, #1
 80013cc:	602b      	str	r3, [r5, #0]
	HAL_StatusTypeDef status = HAL_OK;
 80013ce:	2000      	movs	r0, #0
 80013d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 80013d2:	6823      	ldr	r3, [r4, #0]
 80013d4:	f043 030a 	orr.w	r3, r3, #10
 80013d8:	6023      	str	r3, [r4, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 80013da:	6823      	ldr	r3, [r4, #0]
 80013dc:	f023 0304 	bic.w	r3, r3, #4
 80013e0:	e7f0      	b.n	80013c4 <HAL_DMA_Start_IT+0x54>
    __HAL_UNLOCK(hdma); 
 80013e2:	f880 6020 	strb.w	r6, [r0, #32]
  __HAL_LOCK(hdma);
 80013e6:	2002      	movs	r0, #2
} 
 80013e8:	bdf0      	pop	{r4, r5, r6, r7, pc}

080013ea <HAL_DMA_Abort>:
	 hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80013ea:	6802      	ldr	r2, [r0, #0]
 80013ec:	6811      	ldr	r1, [r2, #0]
 80013ee:	f021 010e 	bic.w	r1, r1, #14
 80013f2:	6011      	str	r1, [r2, #0]
	hdma->Instance->CCR &= ~DMA_CCR_EN;
 80013f4:	6811      	ldr	r1, [r2, #0]
{
 80013f6:	4603      	mov	r3, r0
	hdma->Instance->CCR &= ~DMA_CCR_EN;
 80013f8:	f021 0101 	bic.w	r1, r1, #1
 80013fc:	6011      	str	r1, [r2, #0]
	hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80013fe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001400:	6bc0      	ldr	r0, [r0, #60]	; 0x3c
 8001402:	2101      	movs	r1, #1
 8001404:	fa01 f202 	lsl.w	r2, r1, r2
 8001408:	6042      	str	r2, [r0, #4]
	__HAL_UNLOCK(hdma);
 800140a:	2000      	movs	r0, #0
	hdma->State = HAL_DMA_STATE_READY; 
 800140c:	f883 1021 	strb.w	r1, [r3, #33]	; 0x21
	__HAL_UNLOCK(hdma);
 8001410:	f883 0020 	strb.w	r0, [r3, #32]
}
 8001414:	4770      	bx	lr

08001416 <HAL_DMA_IRQHandler>:
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001416:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8001418:	6c02      	ldr	r2, [r0, #64]	; 0x40
  uint32_t source_it = hdma->Instance->CCR;
 800141a:	6803      	ldr	r3, [r0, #0]
{
 800141c:	b470      	push	{r4, r5, r6}
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800141e:	680e      	ldr	r6, [r1, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8001420:	681d      	ldr	r5, [r3, #0]
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8001422:	2404      	movs	r4, #4
 8001424:	4094      	lsls	r4, r2
 8001426:	4226      	tst	r6, r4
 8001428:	d00e      	beq.n	8001448 <HAL_DMA_IRQHandler+0x32>
 800142a:	f015 0f04 	tst.w	r5, #4
 800142e:	d00b      	beq.n	8001448 <HAL_DMA_IRQHandler+0x32>
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001430:	681a      	ldr	r2, [r3, #0]
 8001432:	0692      	lsls	r2, r2, #26
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8001434:	bf5e      	ittt	pl
 8001436:	681a      	ldrpl	r2, [r3, #0]
 8001438:	f022 0204 	bicpl.w	r2, r2, #4
 800143c:	601a      	strpl	r2, [r3, #0]
  	if(hdma->XferHalfCpltCallback != NULL)
 800143e:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8001440:	604c      	str	r4, [r1, #4]
    if(hdma->XferErrorCallback != NULL)
 8001442:	b373      	cbz	r3, 80014a2 <HAL_DMA_IRQHandler+0x8c>
}  
 8001444:	bc70      	pop	{r4, r5, r6}
    	hdma->XferErrorCallback(hdma);
 8001446:	4718      	bx	r3
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8001448:	2402      	movs	r4, #2
 800144a:	4094      	lsls	r4, r2
 800144c:	4226      	tst	r6, r4
 800144e:	d012      	beq.n	8001476 <HAL_DMA_IRQHandler+0x60>
 8001450:	f015 0f02 	tst.w	r5, #2
 8001454:	d00f      	beq.n	8001476 <HAL_DMA_IRQHandler+0x60>
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001456:	681a      	ldr	r2, [r3, #0]
 8001458:	0695      	lsls	r5, r2, #26
 800145a:	d406      	bmi.n	800146a <HAL_DMA_IRQHandler+0x54>
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 800145c:	681a      	ldr	r2, [r3, #0]
 800145e:	f022 020a 	bic.w	r2, r2, #10
 8001462:	601a      	str	r2, [r3, #0]
  		hdma->State = HAL_DMA_STATE_READY;
 8001464:	2301      	movs	r3, #1
 8001466:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
  	__HAL_UNLOCK(hdma);
 800146a:	2300      	movs	r3, #0
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 800146c:	604c      	str	r4, [r1, #4]
  	__HAL_UNLOCK(hdma);
 800146e:	f880 3020 	strb.w	r3, [r0, #32]
  	if(hdma->XferCpltCallback != NULL)
 8001472:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001474:	e7e5      	b.n	8001442 <HAL_DMA_IRQHandler+0x2c>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001476:	2408      	movs	r4, #8
 8001478:	4094      	lsls	r4, r2
 800147a:	4234      	tst	r4, r6
 800147c:	d011      	beq.n	80014a2 <HAL_DMA_IRQHandler+0x8c>
 800147e:	072c      	lsls	r4, r5, #28
 8001480:	d50f      	bpl.n	80014a2 <HAL_DMA_IRQHandler+0x8c>
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001482:	681c      	ldr	r4, [r3, #0]
 8001484:	f024 040e 	bic.w	r4, r4, #14
 8001488:	601c      	str	r4, [r3, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800148a:	2301      	movs	r3, #1
 800148c:	fa03 f202 	lsl.w	r2, r3, r2
 8001490:	604a      	str	r2, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001492:	6383      	str	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;    
 8001494:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma); 
 8001498:	2300      	movs	r3, #0
 800149a:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferErrorCallback != NULL)
 800149e:	6b03      	ldr	r3, [r0, #48]	; 0x30
 80014a0:	e7cf      	b.n	8001442 <HAL_DMA_IRQHandler+0x2c>
}  
 80014a2:	bc70      	pop	{r4, r5, r6}
 80014a4:	4770      	bx	lr
	...

080014a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80014a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80014ac:	b085      	sub	sp, #20
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 80014ae:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014b0:	f8df 8164 	ldr.w	r8, [pc, #356]	; 8001618 <HAL_GPIO_Init+0x170>
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80014b4:	4a56      	ldr	r2, [pc, #344]	; (8001610 <HAL_GPIO_Init+0x168>)
  while (((GPIO_Init->Pin) >> position) != RESET)
 80014b6:	9301      	str	r3, [sp, #4]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 80014b8:	f04f 090f 	mov.w	r9, #15
  uint32_t position = 0x00U;
 80014bc:	2300      	movs	r3, #0
  while (((GPIO_Init->Pin) >> position) != RESET)
 80014be:	9c01      	ldr	r4, [sp, #4]
 80014c0:	40dc      	lsrs	r4, r3
 80014c2:	d102      	bne.n	80014ca <HAL_GPIO_Init+0x22>
      }
    }
    
    position++;
  }
}
 80014c4:	b005      	add	sp, #20
 80014c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80014ca:	2401      	movs	r4, #1
 80014cc:	fa04 fa03 	lsl.w	sl, r4, r3
    if(iocurrent)
 80014d0:	9c01      	ldr	r4, [sp, #4]
 80014d2:	ea14 050a 	ands.w	r5, r4, sl
 80014d6:	f000 8093 	beq.w	8001600 <HAL_GPIO_Init+0x158>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80014da:	684c      	ldr	r4, [r1, #4]
 80014dc:	f024 0b10 	bic.w	fp, r4, #16
 80014e0:	f1bb 0f02 	cmp.w	fp, #2
 80014e4:	d111      	bne.n	800150a <HAL_GPIO_Init+0x62>
        temp = GPIOx->AFR[position >> 3];
 80014e6:	08df      	lsrs	r7, r3, #3
 80014e8:	eb00 0787 	add.w	r7, r0, r7, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80014ec:	f003 0e07 	and.w	lr, r3, #7
        temp = GPIOx->AFR[position >> 3];
 80014f0:	6a3e      	ldr	r6, [r7, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80014f2:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 80014f6:	fa09 fc0e 	lsl.w	ip, r9, lr
 80014fa:	ea26 0c0c 	bic.w	ip, r6, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80014fe:	690e      	ldr	r6, [r1, #16]
 8001500:	fa06 f60e 	lsl.w	r6, r6, lr
 8001504:	ea46 060c 	orr.w	r6, r6, ip
        GPIOx->AFR[position >> 3] = temp;
 8001508:	623e      	str	r6, [r7, #32]
 800150a:	ea4f 0c43 	mov.w	ip, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800150e:	2703      	movs	r7, #3
      temp = GPIOx->MODER;
 8001510:	6806      	ldr	r6, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001512:	fa07 f70c 	lsl.w	r7, r7, ip
 8001516:	43ff      	mvns	r7, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001518:	f004 0e03 	and.w	lr, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800151c:	403e      	ands	r6, r7
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800151e:	fa0e fe0c 	lsl.w	lr, lr, ip
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001522:	f10b 3bff 	add.w	fp, fp, #4294967295
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001526:	ea4e 0606 	orr.w	r6, lr, r6
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800152a:	f1bb 0f01 	cmp.w	fp, #1
      GPIOx->MODER = temp;
 800152e:	6006      	str	r6, [r0, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001530:	d811      	bhi.n	8001556 <HAL_GPIO_Init+0xae>
        temp = GPIOx->OSPEEDR;
 8001532:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001534:	ea06 0b07 	and.w	fp, r6, r7
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001538:	68ce      	ldr	r6, [r1, #12]
 800153a:	fa06 fe0c 	lsl.w	lr, r6, ip
 800153e:	ea4e 060b 	orr.w	r6, lr, fp
        GPIOx->OSPEEDR = temp;
 8001542:	6086      	str	r6, [r0, #8]
        temp = GPIOx->OTYPER;
 8001544:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001546:	ea26 0a0a 	bic.w	sl, r6, sl
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800154a:	f3c4 1600 	ubfx	r6, r4, #4, #1
 800154e:	409e      	lsls	r6, r3
 8001550:	ea46 060a 	orr.w	r6, r6, sl
        GPIOx->OTYPER = temp;
 8001554:	6046      	str	r6, [r0, #4]
      temp = GPIOx->PUPDR;
 8001556:	68c6      	ldr	r6, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001558:	4037      	ands	r7, r6
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800155a:	688e      	ldr	r6, [r1, #8]
 800155c:	fa06 f60c 	lsl.w	r6, r6, ip
 8001560:	4337      	orrs	r7, r6
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001562:	00e6      	lsls	r6, r4, #3
      GPIOx->PUPDR = temp;
 8001564:	60c7      	str	r7, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001566:	d54b      	bpl.n	8001600 <HAL_GPIO_Init+0x158>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001568:	f8d8 6018 	ldr.w	r6, [r8, #24]
 800156c:	f046 0601 	orr.w	r6, r6, #1
 8001570:	f8c8 6018 	str.w	r6, [r8, #24]
 8001574:	f8d8 6018 	ldr.w	r6, [r8, #24]
 8001578:	f023 0703 	bic.w	r7, r3, #3
 800157c:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 8001580:	f006 0601 	and.w	r6, r6, #1
 8001584:	f507 3780 	add.w	r7, r7, #65536	; 0x10000
 8001588:	9603      	str	r6, [sp, #12]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 800158a:	f003 0e03 	and.w	lr, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800158e:	9e03      	ldr	r6, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2];
 8001590:	68be      	ldr	r6, [r7, #8]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 8001592:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8001596:	fa09 fc0e 	lsl.w	ip, r9, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800159a:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 800159e:	ea26 0c0c 	bic.w	ip, r6, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80015a2:	d02f      	beq.n	8001604 <HAL_GPIO_Init+0x15c>
 80015a4:	4e1b      	ldr	r6, [pc, #108]	; (8001614 <HAL_GPIO_Init+0x16c>)
 80015a6:	42b0      	cmp	r0, r6
 80015a8:	d02e      	beq.n	8001608 <HAL_GPIO_Init+0x160>
 80015aa:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80015ae:	42b0      	cmp	r0, r6
 80015b0:	d02c      	beq.n	800160c <HAL_GPIO_Init+0x164>
 80015b2:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80015b6:	42b0      	cmp	r0, r6
 80015b8:	bf14      	ite	ne
 80015ba:	2605      	movne	r6, #5
 80015bc:	2603      	moveq	r6, #3
 80015be:	fa06 f60e 	lsl.w	r6, r6, lr
 80015c2:	ea46 060c 	orr.w	r6, r6, ip
        SYSCFG->EXTICR[position >> 2] = temp;
 80015c6:	60be      	str	r6, [r7, #8]
        temp = EXTI->IMR;
 80015c8:	6816      	ldr	r6, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 80015ca:	43ef      	mvns	r7, r5
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80015cc:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 80015d0:	bf0c      	ite	eq
 80015d2:	403e      	andeq	r6, r7
          temp |= iocurrent;
 80015d4:	432e      	orrne	r6, r5
        EXTI->IMR = temp;
 80015d6:	6016      	str	r6, [r2, #0]
        temp = EXTI->EMR;
 80015d8:	6856      	ldr	r6, [r2, #4]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80015da:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 80015de:	bf0c      	ite	eq
 80015e0:	403e      	andeq	r6, r7
          temp |= iocurrent;
 80015e2:	432e      	orrne	r6, r5
        EXTI->EMR = temp;
 80015e4:	6056      	str	r6, [r2, #4]
        temp = EXTI->RTSR;
 80015e6:	6896      	ldr	r6, [r2, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80015e8:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 80015ec:	bf0c      	ite	eq
 80015ee:	403e      	andeq	r6, r7
          temp |= iocurrent;
 80015f0:	432e      	orrne	r6, r5
        EXTI->RTSR = temp;
 80015f2:	6096      	str	r6, [r2, #8]
        temp = EXTI->FTSR;
 80015f4:	68d6      	ldr	r6, [r2, #12]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80015f6:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 80015f8:	bf54      	ite	pl
 80015fa:	403e      	andpl	r6, r7
          temp |= iocurrent;
 80015fc:	432e      	orrmi	r6, r5
        EXTI->FTSR = temp;
 80015fe:	60d6      	str	r6, [r2, #12]
    position++;
 8001600:	3301      	adds	r3, #1
 8001602:	e75c      	b.n	80014be <HAL_GPIO_Init+0x16>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001604:	2600      	movs	r6, #0
 8001606:	e7da      	b.n	80015be <HAL_GPIO_Init+0x116>
 8001608:	2601      	movs	r6, #1
 800160a:	e7d8      	b.n	80015be <HAL_GPIO_Init+0x116>
 800160c:	2602      	movs	r6, #2
 800160e:	e7d6      	b.n	80015be <HAL_GPIO_Init+0x116>
 8001610:	40010400 	.word	0x40010400
 8001614:	48000400 	.word	0x48000400
 8001618:	40021000 	.word	0x40021000

0800161c <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800161c:	b10a      	cbz	r2, 8001622 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800161e:	6181      	str	r1, [r0, #24]
 8001620:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001622:	6281      	str	r1, [r0, #40]	; 0x28
 8001624:	4770      	bx	lr
	...

08001628 <HAL_RCC_OscConfig>:
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001628:	6803      	ldr	r3, [r0, #0]
 800162a:	07da      	lsls	r2, r3, #31
{
 800162c:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 8001630:	4605      	mov	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001632:	d411      	bmi.n	8001658 <HAL_RCC_OscConfig+0x30>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001634:	682b      	ldr	r3, [r5, #0]
 8001636:	079b      	lsls	r3, r3, #30
 8001638:	f100 8088 	bmi.w	800174c <HAL_RCC_OscConfig+0x124>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800163c:	682b      	ldr	r3, [r5, #0]
 800163e:	071c      	lsls	r4, r3, #28
 8001640:	f100 80f8 	bmi.w	8001834 <HAL_RCC_OscConfig+0x20c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001644:	682b      	ldr	r3, [r5, #0]
 8001646:	0758      	lsls	r0, r3, #29
 8001648:	f100 8141 	bmi.w	80018ce <HAL_RCC_OscConfig+0x2a6>
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800164c:	69ea      	ldr	r2, [r5, #28]
 800164e:	2a00      	cmp	r2, #0
 8001650:	f040 81d7 	bne.w	8001a02 <HAL_RCC_OscConfig+0x3da>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8001654:	2000      	movs	r0, #0
 8001656:	e021      	b.n	800169c <HAL_RCC_OscConfig+0x74>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001658:	4cba      	ldr	r4, [pc, #744]	; (8001944 <HAL_RCC_OscConfig+0x31c>)
 800165a:	6863      	ldr	r3, [r4, #4]
 800165c:	f003 030c 	and.w	r3, r3, #12
 8001660:	2b04      	cmp	r3, #4
 8001662:	d007      	beq.n	8001674 <HAL_RCC_OscConfig+0x4c>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001664:	6863      	ldr	r3, [r4, #4]
 8001666:	f003 030c 	and.w	r3, r3, #12
 800166a:	2b08      	cmp	r3, #8
 800166c:	d119      	bne.n	80016a2 <HAL_RCC_OscConfig+0x7a>
 800166e:	6863      	ldr	r3, [r4, #4]
 8001670:	03df      	lsls	r7, r3, #15
 8001672:	d516      	bpl.n	80016a2 <HAL_RCC_OscConfig+0x7a>
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001674:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001678:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800167c:	6821      	ldr	r1, [r4, #0]
 800167e:	fa93 f3a3 	rbit	r3, r3
 8001682:	fab3 f383 	clz	r3, r3
 8001686:	f003 031f 	and.w	r3, r3, #31
 800168a:	2201      	movs	r2, #1
 800168c:	fa02 f303 	lsl.w	r3, r2, r3
 8001690:	420b      	tst	r3, r1
 8001692:	d0cf      	beq.n	8001634 <HAL_RCC_OscConfig+0xc>
 8001694:	686b      	ldr	r3, [r5, #4]
 8001696:	2b00      	cmp	r3, #0
 8001698:	d1cc      	bne.n	8001634 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 800169a:	2001      	movs	r0, #1
}
 800169c:	b002      	add	sp, #8
 800169e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80016a2:	686a      	ldr	r2, [r5, #4]
 80016a4:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 80016a8:	d125      	bne.n	80016f6 <HAL_RCC_OscConfig+0xce>
 80016aa:	6823      	ldr	r3, [r4, #0]
 80016ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80016b0:	6023      	str	r3, [r4, #0]
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80016b2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80016b4:	68a9      	ldr	r1, [r5, #8]
 80016b6:	f023 030f 	bic.w	r3, r3, #15
 80016ba:	430b      	orrs	r3, r1
 80016bc:	62e3      	str	r3, [r4, #44]	; 0x2c
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80016be:	b352      	cbz	r2, 8001716 <HAL_RCC_OscConfig+0xee>
        tickstart = HAL_GetTick();
 80016c0:	f7ff f810 	bl	80006e4 <HAL_GetTick>
 80016c4:	f44f 3600 	mov.w	r6, #131072	; 0x20000
 80016c8:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80016ca:	2701      	movs	r7, #1
 80016cc:	fa96 f3a6 	rbit	r3, r6
 80016d0:	6822      	ldr	r2, [r4, #0]
 80016d2:	fa96 f3a6 	rbit	r3, r6
 80016d6:	fab3 f383 	clz	r3, r3
 80016da:	f003 031f 	and.w	r3, r3, #31
 80016de:	fa07 f303 	lsl.w	r3, r7, r3
 80016e2:	4213      	tst	r3, r2
 80016e4:	d1a6      	bne.n	8001634 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80016e6:	f7fe fffd 	bl	80006e4 <HAL_GetTick>
 80016ea:	eba0 0008 	sub.w	r0, r0, r8
 80016ee:	2864      	cmp	r0, #100	; 0x64
 80016f0:	d9ec      	bls.n	80016cc <HAL_RCC_OscConfig+0xa4>
            return HAL_TIMEOUT;
 80016f2:	2003      	movs	r0, #3
 80016f4:	e7d2      	b.n	800169c <HAL_RCC_OscConfig+0x74>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80016f6:	6823      	ldr	r3, [r4, #0]
 80016f8:	b932      	cbnz	r2, 8001708 <HAL_RCC_OscConfig+0xe0>
 80016fa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80016fe:	6023      	str	r3, [r4, #0]
 8001700:	6823      	ldr	r3, [r4, #0]
 8001702:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001706:	e7d3      	b.n	80016b0 <HAL_RCC_OscConfig+0x88>
 8001708:	f5b2 2fa0 	cmp.w	r2, #327680	; 0x50000
 800170c:	d1f5      	bne.n	80016fa <HAL_RCC_OscConfig+0xd2>
 800170e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001712:	6023      	str	r3, [r4, #0]
 8001714:	e7c9      	b.n	80016aa <HAL_RCC_OscConfig+0x82>
        tickstart = HAL_GetTick();
 8001716:	f7fe ffe5 	bl	80006e4 <HAL_GetTick>
 800171a:	f44f 3600 	mov.w	r6, #131072	; 0x20000
 800171e:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001720:	2701      	movs	r7, #1
 8001722:	fa96 f3a6 	rbit	r3, r6
 8001726:	6822      	ldr	r2, [r4, #0]
 8001728:	fa96 f3a6 	rbit	r3, r6
 800172c:	fab3 f383 	clz	r3, r3
 8001730:	f003 031f 	and.w	r3, r3, #31
 8001734:	fa07 f303 	lsl.w	r3, r7, r3
 8001738:	4213      	tst	r3, r2
 800173a:	f43f af7b 	beq.w	8001634 <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800173e:	f7fe ffd1 	bl	80006e4 <HAL_GetTick>
 8001742:	eba0 0008 	sub.w	r0, r0, r8
 8001746:	2864      	cmp	r0, #100	; 0x64
 8001748:	d9eb      	bls.n	8001722 <HAL_RCC_OscConfig+0xfa>
 800174a:	e7d2      	b.n	80016f2 <HAL_RCC_OscConfig+0xca>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800174c:	4c7d      	ldr	r4, [pc, #500]	; (8001944 <HAL_RCC_OscConfig+0x31c>)
 800174e:	6863      	ldr	r3, [r4, #4]
 8001750:	f013 0f0c 	tst.w	r3, #12
 8001754:	d007      	beq.n	8001766 <HAL_RCC_OscConfig+0x13e>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001756:	6863      	ldr	r3, [r4, #4]
 8001758:	f003 030c 	and.w	r3, r3, #12
 800175c:	2b08      	cmp	r3, #8
 800175e:	d121      	bne.n	80017a4 <HAL_RCC_OscConfig+0x17c>
 8001760:	6863      	ldr	r3, [r4, #4]
 8001762:	03de      	lsls	r6, r3, #15
 8001764:	d41e      	bmi.n	80017a4 <HAL_RCC_OscConfig+0x17c>
 8001766:	2302      	movs	r3, #2
 8001768:	fa93 f2a3 	rbit	r2, r3
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800176c:	6821      	ldr	r1, [r4, #0]
 800176e:	fa93 f3a3 	rbit	r3, r3
 8001772:	fab3 f383 	clz	r3, r3
 8001776:	f003 031f 	and.w	r3, r3, #31
 800177a:	2201      	movs	r2, #1
 800177c:	fa02 f303 	lsl.w	r3, r2, r3
 8001780:	420b      	tst	r3, r1
 8001782:	d002      	beq.n	800178a <HAL_RCC_OscConfig+0x162>
 8001784:	692b      	ldr	r3, [r5, #16]
 8001786:	4293      	cmp	r3, r2
 8001788:	d187      	bne.n	800169a <HAL_RCC_OscConfig+0x72>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800178a:	6821      	ldr	r1, [r4, #0]
 800178c:	23f8      	movs	r3, #248	; 0xf8
 800178e:	fa93 f3a3 	rbit	r3, r3
 8001792:	fab3 f283 	clz	r2, r3
 8001796:	696b      	ldr	r3, [r5, #20]
 8001798:	4093      	lsls	r3, r2
 800179a:	f021 02f8 	bic.w	r2, r1, #248	; 0xf8
 800179e:	4313      	orrs	r3, r2
 80017a0:	6023      	str	r3, [r4, #0]
 80017a2:	e74b      	b.n	800163c <HAL_RCC_OscConfig+0x14>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80017a4:	692a      	ldr	r2, [r5, #16]
 80017a6:	2601      	movs	r6, #1
 80017a8:	b30a      	cbz	r2, 80017ee <HAL_RCC_OscConfig+0x1c6>
 80017aa:	fa96 f3a6 	rbit	r3, r6
        __HAL_RCC_HSI_ENABLE();
 80017ae:	fab3 f383 	clz	r3, r3
 80017b2:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80017b6:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80017ba:	009b      	lsls	r3, r3, #2
 80017bc:	2702      	movs	r7, #2
 80017be:	601e      	str	r6, [r3, #0]
        tickstart = HAL_GetTick();
 80017c0:	f7fe ff90 	bl	80006e4 <HAL_GetTick>
 80017c4:	4680      	mov	r8, r0
 80017c6:	fa97 f3a7 	rbit	r3, r7
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017ca:	6822      	ldr	r2, [r4, #0]
 80017cc:	fa97 f3a7 	rbit	r3, r7
 80017d0:	fab3 f383 	clz	r3, r3
 80017d4:	f003 031f 	and.w	r3, r3, #31
 80017d8:	fa06 f303 	lsl.w	r3, r6, r3
 80017dc:	4213      	tst	r3, r2
 80017de:	d1d4      	bne.n	800178a <HAL_RCC_OscConfig+0x162>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80017e0:	f7fe ff80 	bl	80006e4 <HAL_GetTick>
 80017e4:	eba0 0008 	sub.w	r0, r0, r8
 80017e8:	2802      	cmp	r0, #2
 80017ea:	d9ec      	bls.n	80017c6 <HAL_RCC_OscConfig+0x19e>
 80017ec:	e781      	b.n	80016f2 <HAL_RCC_OscConfig+0xca>
 80017ee:	fa96 f3a6 	rbit	r3, r6
        __HAL_RCC_HSI_DISABLE();
 80017f2:	fab3 f383 	clz	r3, r3
 80017f6:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80017fa:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80017fe:	009b      	lsls	r3, r3, #2
 8001800:	2702      	movs	r7, #2
 8001802:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001804:	f7fe ff6e 	bl	80006e4 <HAL_GetTick>
 8001808:	4680      	mov	r8, r0
 800180a:	fa97 f3a7 	rbit	r3, r7
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800180e:	6822      	ldr	r2, [r4, #0]
 8001810:	fa97 f3a7 	rbit	r3, r7
 8001814:	fab3 f383 	clz	r3, r3
 8001818:	f003 031f 	and.w	r3, r3, #31
 800181c:	fa06 f303 	lsl.w	r3, r6, r3
 8001820:	4213      	tst	r3, r2
 8001822:	f43f af0b 	beq.w	800163c <HAL_RCC_OscConfig+0x14>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001826:	f7fe ff5d 	bl	80006e4 <HAL_GetTick>
 800182a:	eba0 0008 	sub.w	r0, r0, r8
 800182e:	2802      	cmp	r0, #2
 8001830:	d9eb      	bls.n	800180a <HAL_RCC_OscConfig+0x1e2>
 8001832:	e75e      	b.n	80016f2 <HAL_RCC_OscConfig+0xca>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001834:	69aa      	ldr	r2, [r5, #24]
 8001836:	4e43      	ldr	r6, [pc, #268]	; (8001944 <HAL_RCC_OscConfig+0x31c>)
 8001838:	4943      	ldr	r1, [pc, #268]	; (8001948 <HAL_RCC_OscConfig+0x320>)
 800183a:	2401      	movs	r4, #1
 800183c:	b31a      	cbz	r2, 8001886 <HAL_RCC_OscConfig+0x25e>
 800183e:	fa94 f3a4 	rbit	r3, r4
      __HAL_RCC_LSI_ENABLE();
 8001842:	fab3 f383 	clz	r3, r3
 8001846:	440b      	add	r3, r1
 8001848:	009b      	lsls	r3, r3, #2
 800184a:	2702      	movs	r7, #2
 800184c:	601c      	str	r4, [r3, #0]
      tickstart = HAL_GetTick();
 800184e:	f7fe ff49 	bl	80006e4 <HAL_GetTick>
 8001852:	4680      	mov	r8, r0
 8001854:	fa97 f3a7 	rbit	r3, r7
 8001858:	fa97 f3a7 	rbit	r3, r7
 800185c:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001860:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8001862:	fa97 f3a7 	rbit	r3, r7
 8001866:	fab3 f383 	clz	r3, r3
 800186a:	f003 031f 	and.w	r3, r3, #31
 800186e:	fa04 f303 	lsl.w	r3, r4, r3
 8001872:	4213      	tst	r3, r2
 8001874:	f47f aee6 	bne.w	8001644 <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001878:	f7fe ff34 	bl	80006e4 <HAL_GetTick>
 800187c:	eba0 0008 	sub.w	r0, r0, r8
 8001880:	2802      	cmp	r0, #2
 8001882:	d9e7      	bls.n	8001854 <HAL_RCC_OscConfig+0x22c>
 8001884:	e735      	b.n	80016f2 <HAL_RCC_OscConfig+0xca>
 8001886:	fa94 f3a4 	rbit	r3, r4
      __HAL_RCC_LSI_DISABLE();
 800188a:	fab3 f383 	clz	r3, r3
 800188e:	440b      	add	r3, r1
 8001890:	009b      	lsls	r3, r3, #2
 8001892:	2702      	movs	r7, #2
 8001894:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001896:	f7fe ff25 	bl	80006e4 <HAL_GetTick>
 800189a:	4680      	mov	r8, r0
 800189c:	fa97 f3a7 	rbit	r3, r7
 80018a0:	fa97 f3a7 	rbit	r3, r7
 80018a4:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80018a8:	6a72      	ldr	r2, [r6, #36]	; 0x24
 80018aa:	fa97 f3a7 	rbit	r3, r7
 80018ae:	fab3 f383 	clz	r3, r3
 80018b2:	f003 031f 	and.w	r3, r3, #31
 80018b6:	fa04 f303 	lsl.w	r3, r4, r3
 80018ba:	4213      	tst	r3, r2
 80018bc:	f43f aec2 	beq.w	8001644 <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80018c0:	f7fe ff10 	bl	80006e4 <HAL_GetTick>
 80018c4:	eba0 0008 	sub.w	r0, r0, r8
 80018c8:	2802      	cmp	r0, #2
 80018ca:	d9e7      	bls.n	800189c <HAL_RCC_OscConfig+0x274>
 80018cc:	e711      	b.n	80016f2 <HAL_RCC_OscConfig+0xca>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80018ce:	4c1d      	ldr	r4, [pc, #116]	; (8001944 <HAL_RCC_OscConfig+0x31c>)
 80018d0:	69e3      	ldr	r3, [r4, #28]
 80018d2:	00d9      	lsls	r1, r3, #3
 80018d4:	d434      	bmi.n	8001940 <HAL_RCC_OscConfig+0x318>
      __HAL_RCC_PWR_CLK_ENABLE();
 80018d6:	69e3      	ldr	r3, [r4, #28]
 80018d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018dc:	61e3      	str	r3, [r4, #28]
 80018de:	69e3      	ldr	r3, [r4, #28]
 80018e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018e4:	9301      	str	r3, [sp, #4]
 80018e6:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80018e8:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018ea:	4f18      	ldr	r7, [pc, #96]	; (800194c <HAL_RCC_OscConfig+0x324>)
 80018ec:	683b      	ldr	r3, [r7, #0]
 80018ee:	05da      	lsls	r2, r3, #23
 80018f0:	d52e      	bpl.n	8001950 <HAL_RCC_OscConfig+0x328>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80018f2:	68eb      	ldr	r3, [r5, #12]
 80018f4:	2b01      	cmp	r3, #1
 80018f6:	d13c      	bne.n	8001972 <HAL_RCC_OscConfig+0x34a>
 80018f8:	6a23      	ldr	r3, [r4, #32]
 80018fa:	f043 0301 	orr.w	r3, r3, #1
 80018fe:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8001900:	f7fe fef0 	bl	80006e4 <HAL_GetTick>
 8001904:	2702      	movs	r7, #2
 8001906:	4682      	mov	sl, r0
 8001908:	46b9      	mov	r9, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800190a:	f04f 0801 	mov.w	r8, #1
 800190e:	fa97 f3a7 	rbit	r3, r7
 8001912:	fa97 f3a7 	rbit	r3, r7
 8001916:	2b00      	cmp	r3, #0
 8001918:	d06b      	beq.n	80019f2 <HAL_RCC_OscConfig+0x3ca>
 800191a:	6a22      	ldr	r2, [r4, #32]
 800191c:	fa99 f3a9 	rbit	r3, r9
 8001920:	fab3 f383 	clz	r3, r3
 8001924:	f003 031f 	and.w	r3, r3, #31
 8001928:	fa08 f303 	lsl.w	r3, r8, r3
 800192c:	4213      	tst	r3, r2
 800192e:	d057      	beq.n	80019e0 <HAL_RCC_OscConfig+0x3b8>
    if(pwrclkchanged == SET)
 8001930:	2e00      	cmp	r6, #0
 8001932:	f43f ae8b 	beq.w	800164c <HAL_RCC_OscConfig+0x24>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001936:	69e3      	ldr	r3, [r4, #28]
 8001938:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800193c:	61e3      	str	r3, [r4, #28]
 800193e:	e685      	b.n	800164c <HAL_RCC_OscConfig+0x24>
    FlagStatus       pwrclkchanged = RESET;
 8001940:	2600      	movs	r6, #0
 8001942:	e7d2      	b.n	80018ea <HAL_RCC_OscConfig+0x2c2>
 8001944:	40021000 	.word	0x40021000
 8001948:	10908120 	.word	0x10908120
 800194c:	40007000 	.word	0x40007000
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001950:	683b      	ldr	r3, [r7, #0]
 8001952:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001956:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 8001958:	f7fe fec4 	bl	80006e4 <HAL_GetTick>
 800195c:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800195e:	683b      	ldr	r3, [r7, #0]
 8001960:	05db      	lsls	r3, r3, #23
 8001962:	d4c6      	bmi.n	80018f2 <HAL_RCC_OscConfig+0x2ca>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001964:	f7fe febe 	bl	80006e4 <HAL_GetTick>
 8001968:	eba0 0008 	sub.w	r0, r0, r8
 800196c:	2864      	cmp	r0, #100	; 0x64
 800196e:	d9f6      	bls.n	800195e <HAL_RCC_OscConfig+0x336>
 8001970:	e6bf      	b.n	80016f2 <HAL_RCC_OscConfig+0xca>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001972:	bb3b      	cbnz	r3, 80019c4 <HAL_RCC_OscConfig+0x39c>
 8001974:	6a23      	ldr	r3, [r4, #32]
 8001976:	f023 0301 	bic.w	r3, r3, #1
 800197a:	6223      	str	r3, [r4, #32]
 800197c:	6a23      	ldr	r3, [r4, #32]
 800197e:	f023 0304 	bic.w	r3, r3, #4
 8001982:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8001984:	f7fe feae 	bl	80006e4 <HAL_GetTick>
 8001988:	2702      	movs	r7, #2
 800198a:	4682      	mov	sl, r0
 800198c:	46b9      	mov	r9, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800198e:	f04f 0801 	mov.w	r8, #1
 8001992:	fa97 f3a7 	rbit	r3, r7
 8001996:	fa97 f3a7 	rbit	r3, r7
 800199a:	b373      	cbz	r3, 80019fa <HAL_RCC_OscConfig+0x3d2>
 800199c:	6a22      	ldr	r2, [r4, #32]
 800199e:	fa99 f3a9 	rbit	r3, r9
 80019a2:	fab3 f383 	clz	r3, r3
 80019a6:	f003 031f 	and.w	r3, r3, #31
 80019aa:	fa08 f303 	lsl.w	r3, r8, r3
 80019ae:	4213      	tst	r3, r2
 80019b0:	d0be      	beq.n	8001930 <HAL_RCC_OscConfig+0x308>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80019b2:	f7fe fe97 	bl	80006e4 <HAL_GetTick>
 80019b6:	f241 3388 	movw	r3, #5000	; 0x1388
 80019ba:	eba0 000a 	sub.w	r0, r0, sl
 80019be:	4298      	cmp	r0, r3
 80019c0:	d9e7      	bls.n	8001992 <HAL_RCC_OscConfig+0x36a>
 80019c2:	e696      	b.n	80016f2 <HAL_RCC_OscConfig+0xca>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80019c4:	2b05      	cmp	r3, #5
 80019c6:	6a23      	ldr	r3, [r4, #32]
 80019c8:	d103      	bne.n	80019d2 <HAL_RCC_OscConfig+0x3aa>
 80019ca:	f043 0304 	orr.w	r3, r3, #4
 80019ce:	6223      	str	r3, [r4, #32]
 80019d0:	e792      	b.n	80018f8 <HAL_RCC_OscConfig+0x2d0>
 80019d2:	f023 0301 	bic.w	r3, r3, #1
 80019d6:	6223      	str	r3, [r4, #32]
 80019d8:	6a23      	ldr	r3, [r4, #32]
 80019da:	f023 0304 	bic.w	r3, r3, #4
 80019de:	e78e      	b.n	80018fe <HAL_RCC_OscConfig+0x2d6>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80019e0:	f7fe fe80 	bl	80006e4 <HAL_GetTick>
 80019e4:	f241 3388 	movw	r3, #5000	; 0x1388
 80019e8:	eba0 000a 	sub.w	r0, r0, sl
 80019ec:	4298      	cmp	r0, r3
 80019ee:	d98e      	bls.n	800190e <HAL_RCC_OscConfig+0x2e6>
 80019f0:	e67f      	b.n	80016f2 <HAL_RCC_OscConfig+0xca>
 80019f2:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80019f6:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80019f8:	e790      	b.n	800191c <HAL_RCC_OscConfig+0x2f4>
 80019fa:	fa97 f3a7 	rbit	r3, r7
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80019fe:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001a00:	e7cd      	b.n	800199e <HAL_RCC_OscConfig+0x376>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001a02:	4c41      	ldr	r4, [pc, #260]	; (8001b08 <HAL_RCC_OscConfig+0x4e0>)
 8001a04:	6863      	ldr	r3, [r4, #4]
 8001a06:	f003 030c 	and.w	r3, r3, #12
 8001a0a:	2b08      	cmp	r3, #8
 8001a0c:	f43f ae45 	beq.w	800169a <HAL_RCC_OscConfig+0x72>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001a10:	2a02      	cmp	r2, #2
 8001a12:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001a16:	d152      	bne.n	8001abe <HAL_RCC_OscConfig+0x496>
 8001a18:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 8001a1c:	fab3 f383 	clz	r3, r3
 8001a20:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001a24:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001a28:	009b      	lsls	r3, r3, #2
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001a2e:	f7fe fe59 	bl	80006e4 <HAL_GetTick>
 8001a32:	f04f 7700 	mov.w	r7, #33554432	; 0x2000000
 8001a36:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001a38:	2601      	movs	r6, #1
 8001a3a:	fa97 f3a7 	rbit	r3, r7
 8001a3e:	6822      	ldr	r2, [r4, #0]
 8001a40:	fa97 f3a7 	rbit	r3, r7
 8001a44:	fab3 f383 	clz	r3, r3
 8001a48:	f003 031f 	and.w	r3, r3, #31
 8001a4c:	fa06 f303 	lsl.w	r3, r6, r3
 8001a50:	4213      	tst	r3, r2
 8001a52:	d12d      	bne.n	8001ab0 <HAL_RCC_OscConfig+0x488>
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001a54:	6862      	ldr	r2, [r4, #4]
 8001a56:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8001a58:	6a29      	ldr	r1, [r5, #32]
 8001a5a:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 8001a5e:	430b      	orrs	r3, r1
 8001a60:	4313      	orrs	r3, r2
 8001a62:	6063      	str	r3, [r4, #4]
 8001a64:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001a68:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_ENABLE();
 8001a6c:	fab3 f383 	clz	r3, r3
 8001a70:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001a74:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001a78:	009b      	lsls	r3, r3, #2
 8001a7a:	f04f 7500 	mov.w	r5, #33554432	; 0x2000000
 8001a7e:	601e      	str	r6, [r3, #0]
        tickstart = HAL_GetTick();
 8001a80:	f7fe fe30 	bl	80006e4 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001a84:	2601      	movs	r6, #1
        tickstart = HAL_GetTick();
 8001a86:	4607      	mov	r7, r0
 8001a88:	fa95 f3a5 	rbit	r3, r5
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001a8c:	6822      	ldr	r2, [r4, #0]
 8001a8e:	fa95 f3a5 	rbit	r3, r5
 8001a92:	fab3 f383 	clz	r3, r3
 8001a96:	f003 031f 	and.w	r3, r3, #31
 8001a9a:	fa06 f303 	lsl.w	r3, r6, r3
 8001a9e:	4213      	tst	r3, r2
 8001aa0:	f47f add8 	bne.w	8001654 <HAL_RCC_OscConfig+0x2c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001aa4:	f7fe fe1e 	bl	80006e4 <HAL_GetTick>
 8001aa8:	1bc0      	subs	r0, r0, r7
 8001aaa:	2802      	cmp	r0, #2
 8001aac:	d9ec      	bls.n	8001a88 <HAL_RCC_OscConfig+0x460>
 8001aae:	e620      	b.n	80016f2 <HAL_RCC_OscConfig+0xca>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ab0:	f7fe fe18 	bl	80006e4 <HAL_GetTick>
 8001ab4:	eba0 0008 	sub.w	r0, r0, r8
 8001ab8:	2802      	cmp	r0, #2
 8001aba:	d9be      	bls.n	8001a3a <HAL_RCC_OscConfig+0x412>
 8001abc:	e619      	b.n	80016f2 <HAL_RCC_OscConfig+0xca>
 8001abe:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 8001ac2:	fab3 f383 	clz	r3, r3
 8001ac6:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001aca:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001ace:	009b      	lsls	r3, r3, #2
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001ad4:	f7fe fe06 	bl	80006e4 <HAL_GetTick>
 8001ad8:	f04f 7500 	mov.w	r5, #33554432	; 0x2000000
 8001adc:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ade:	2601      	movs	r6, #1
 8001ae0:	fa95 f3a5 	rbit	r3, r5
 8001ae4:	6822      	ldr	r2, [r4, #0]
 8001ae6:	fa95 f3a5 	rbit	r3, r5
 8001aea:	fab3 f383 	clz	r3, r3
 8001aee:	f003 031f 	and.w	r3, r3, #31
 8001af2:	fa06 f303 	lsl.w	r3, r6, r3
 8001af6:	4213      	tst	r3, r2
 8001af8:	f43f adac 	beq.w	8001654 <HAL_RCC_OscConfig+0x2c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001afc:	f7fe fdf2 	bl	80006e4 <HAL_GetTick>
 8001b00:	1bc0      	subs	r0, r0, r7
 8001b02:	2802      	cmp	r0, #2
 8001b04:	d9ec      	bls.n	8001ae0 <HAL_RCC_OscConfig+0x4b8>
 8001b06:	e5f4      	b.n	80016f2 <HAL_RCC_OscConfig+0xca>
 8001b08:	40021000 	.word	0x40021000

08001b0c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001b0c:	b510      	push	{r4, lr}
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
 8001b0e:	4c13      	ldr	r4, [pc, #76]	; (8001b5c <HAL_RCC_GetSysClockFreq+0x50>)
 8001b10:	6861      	ldr	r1, [r4, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001b12:	f001 030c 	and.w	r3, r1, #12
 8001b16:	2b08      	cmp	r3, #8
 8001b18:	d11e      	bne.n	8001b58 <HAL_RCC_GetSysClockFreq+0x4c>
 8001b1a:	f44f 1370 	mov.w	r3, #3932160	; 0x3c0000
 8001b1e:	fa93 f3a3 	rbit	r3, r3
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8001b22:	f401 1270 	and.w	r2, r1, #3932160	; 0x3c0000
 8001b26:	fab3 f383 	clz	r3, r3
 8001b2a:	fa22 f303 	lsr.w	r3, r2, r3
 8001b2e:	4a0c      	ldr	r2, [pc, #48]	; (8001b60 <HAL_RCC_GetSysClockFreq+0x54>)
 8001b30:	5cd0      	ldrb	r0, [r2, r3]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8001b32:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001b34:	220f      	movs	r2, #15
 8001b36:	fa92 f2a2 	rbit	r2, r2
 8001b3a:	fab2 f282 	clz	r2, r2
 8001b3e:	f003 030f 	and.w	r3, r3, #15
 8001b42:	40d3      	lsrs	r3, r2
 8001b44:	4a07      	ldr	r2, [pc, #28]	; (8001b64 <HAL_RCC_GetSysClockFreq+0x58>)
 8001b46:	5cd2      	ldrb	r2, [r2, r3]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8001b48:	03cb      	lsls	r3, r1, #15
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 8001b4a:	bf4a      	itet	mi
 8001b4c:	4b06      	ldrmi	r3, [pc, #24]	; (8001b68 <HAL_RCC_GetSysClockFreq+0x5c>)
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (HSI_VALUE >> 1U) * pllmul;
 8001b4e:	4b07      	ldrpl	r3, [pc, #28]	; (8001b6c <HAL_RCC_GetSysClockFreq+0x60>)
        pllclk = (HSE_VALUE / prediv) * pllmul;
 8001b50:	fbb3 f3f2 	udivmi	r3, r3, r2
        pllclk = (HSI_VALUE >> 1U) * pllmul;
 8001b54:	4358      	muls	r0, r3
 8001b56:	bd10      	pop	{r4, pc}
      sysclockfreq = HSE_VALUE;
 8001b58:	4803      	ldr	r0, [pc, #12]	; (8001b68 <HAL_RCC_GetSysClockFreq+0x5c>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8001b5a:	bd10      	pop	{r4, pc}
 8001b5c:	40021000 	.word	0x40021000
 8001b60:	08002ec0 	.word	0x08002ec0
 8001b64:	08002ed0 	.word	0x08002ed0
 8001b68:	007a1200 	.word	0x007a1200
 8001b6c:	003d0900 	.word	0x003d0900

08001b70 <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001b70:	4a5c      	ldr	r2, [pc, #368]	; (8001ce4 <HAL_RCC_ClockConfig+0x174>)
 8001b72:	6813      	ldr	r3, [r2, #0]
 8001b74:	f003 0307 	and.w	r3, r3, #7
 8001b78:	428b      	cmp	r3, r1
{
 8001b7a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001b7e:	4606      	mov	r6, r0
 8001b80:	460d      	mov	r5, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8001b82:	d330      	bcc.n	8001be6 <HAL_RCC_ClockConfig+0x76>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001b84:	6832      	ldr	r2, [r6, #0]
 8001b86:	0791      	lsls	r1, r2, #30
 8001b88:	d43a      	bmi.n	8001c00 <HAL_RCC_ClockConfig+0x90>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b8a:	07d2      	lsls	r2, r2, #31
 8001b8c:	d440      	bmi.n	8001c10 <HAL_RCC_ClockConfig+0xa0>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8001b8e:	4a55      	ldr	r2, [pc, #340]	; (8001ce4 <HAL_RCC_ClockConfig+0x174>)
 8001b90:	6813      	ldr	r3, [r2, #0]
 8001b92:	f003 0307 	and.w	r3, r3, #7
 8001b96:	429d      	cmp	r5, r3
 8001b98:	f0c0 8092 	bcc.w	8001cc0 <HAL_RCC_ClockConfig+0x150>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b9c:	6832      	ldr	r2, [r6, #0]
 8001b9e:	4c52      	ldr	r4, [pc, #328]	; (8001ce8 <HAL_RCC_ClockConfig+0x178>)
 8001ba0:	f012 0f04 	tst.w	r2, #4
 8001ba4:	f040 8097 	bne.w	8001cd6 <HAL_RCC_ClockConfig+0x166>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ba8:	0713      	lsls	r3, r2, #28
 8001baa:	d506      	bpl.n	8001bba <HAL_RCC_ClockConfig+0x4a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001bac:	6863      	ldr	r3, [r4, #4]
 8001bae:	6932      	ldr	r2, [r6, #16]
 8001bb0:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8001bb4:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001bb8:	6063      	str	r3, [r4, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001bba:	f7ff ffa7 	bl	8001b0c <HAL_RCC_GetSysClockFreq>
 8001bbe:	6863      	ldr	r3, [r4, #4]
 8001bc0:	22f0      	movs	r2, #240	; 0xf0
 8001bc2:	fa92 f2a2 	rbit	r2, r2
 8001bc6:	fab2 f282 	clz	r2, r2
 8001bca:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001bce:	40d3      	lsrs	r3, r2
 8001bd0:	4a46      	ldr	r2, [pc, #280]	; (8001cec <HAL_RCC_ClockConfig+0x17c>)
 8001bd2:	5cd3      	ldrb	r3, [r2, r3]
 8001bd4:	40d8      	lsrs	r0, r3
 8001bd6:	4b46      	ldr	r3, [pc, #280]	; (8001cf0 <HAL_RCC_ClockConfig+0x180>)
 8001bd8:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8001bda:	2000      	movs	r0, #0
 8001bdc:	f7fe fd54 	bl	8000688 <HAL_InitTick>
  return HAL_OK;
 8001be0:	2000      	movs	r0, #0
}
 8001be2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001be6:	6813      	ldr	r3, [r2, #0]
 8001be8:	f023 0307 	bic.w	r3, r3, #7
 8001bec:	430b      	orrs	r3, r1
 8001bee:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001bf0:	6813      	ldr	r3, [r2, #0]
 8001bf2:	f003 0307 	and.w	r3, r3, #7
 8001bf6:	4299      	cmp	r1, r3
 8001bf8:	d0c4      	beq.n	8001b84 <HAL_RCC_ClockConfig+0x14>
      return HAL_ERROR;
 8001bfa:	2001      	movs	r0, #1
 8001bfc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c00:	4939      	ldr	r1, [pc, #228]	; (8001ce8 <HAL_RCC_ClockConfig+0x178>)
 8001c02:	68b0      	ldr	r0, [r6, #8]
 8001c04:	684b      	ldr	r3, [r1, #4]
 8001c06:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001c0a:	4303      	orrs	r3, r0
 8001c0c:	604b      	str	r3, [r1, #4]
 8001c0e:	e7bc      	b.n	8001b8a <HAL_RCC_ClockConfig+0x1a>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c10:	6872      	ldr	r2, [r6, #4]
 8001c12:	4c35      	ldr	r4, [pc, #212]	; (8001ce8 <HAL_RCC_ClockConfig+0x178>)
 8001c14:	2a01      	cmp	r2, #1
 8001c16:	d128      	bne.n	8001c6a <HAL_RCC_ClockConfig+0xfa>
 8001c18:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001c1c:	fa93 f1a3 	rbit	r1, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c20:	6821      	ldr	r1, [r4, #0]
 8001c22:	fa93 f3a3 	rbit	r3, r3
 8001c26:	fab3 f383 	clz	r3, r3
 8001c2a:	f003 031f 	and.w	r3, r3, #31
 8001c2e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c32:	420b      	tst	r3, r1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c34:	d0e1      	beq.n	8001bfa <HAL_RCC_ClockConfig+0x8a>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001c36:	6863      	ldr	r3, [r4, #4]
 8001c38:	f023 0303 	bic.w	r3, r3, #3
 8001c3c:	431a      	orrs	r2, r3
 8001c3e:	6062      	str	r2, [r4, #4]
    tickstart = HAL_GetTick();
 8001c40:	f7fe fd50 	bl	80006e4 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c44:	6873      	ldr	r3, [r6, #4]
 8001c46:	2b01      	cmp	r3, #1
    tickstart = HAL_GetTick();
 8001c48:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c4a:	f241 3888 	movw	r8, #5000	; 0x1388
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c4e:	d11f      	bne.n	8001c90 <HAL_RCC_ClockConfig+0x120>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001c50:	6863      	ldr	r3, [r4, #4]
 8001c52:	f003 030c 	and.w	r3, r3, #12
 8001c56:	2b04      	cmp	r3, #4
 8001c58:	d099      	beq.n	8001b8e <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c5a:	f7fe fd43 	bl	80006e4 <HAL_GetTick>
 8001c5e:	1bc0      	subs	r0, r0, r7
 8001c60:	4540      	cmp	r0, r8
 8001c62:	d9f5      	bls.n	8001c50 <HAL_RCC_ClockConfig+0xe0>
          return HAL_TIMEOUT;
 8001c64:	2003      	movs	r0, #3
 8001c66:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001c6a:	2a02      	cmp	r2, #2
 8001c6c:	bf0c      	ite	eq
 8001c6e:	f04f 7300 	moveq.w	r3, #33554432	; 0x2000000
 8001c72:	2302      	movne	r3, #2
 8001c74:	fa93 f1a3 	rbit	r1, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c78:	6820      	ldr	r0, [r4, #0]
 8001c7a:	fa93 f3a3 	rbit	r3, r3
 8001c7e:	fab3 f383 	clz	r3, r3
 8001c82:	f003 031f 	and.w	r3, r3, #31
 8001c86:	2101      	movs	r1, #1
 8001c88:	fa01 f303 	lsl.w	r3, r1, r3
 8001c8c:	4203      	tst	r3, r0
 8001c8e:	e7d1      	b.n	8001c34 <HAL_RCC_ClockConfig+0xc4>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001c90:	2b02      	cmp	r3, #2
 8001c92:	d110      	bne.n	8001cb6 <HAL_RCC_ClockConfig+0x146>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001c94:	6863      	ldr	r3, [r4, #4]
 8001c96:	f003 030c 	and.w	r3, r3, #12
 8001c9a:	2b08      	cmp	r3, #8
 8001c9c:	f43f af77 	beq.w	8001b8e <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ca0:	f7fe fd20 	bl	80006e4 <HAL_GetTick>
 8001ca4:	1bc0      	subs	r0, r0, r7
 8001ca6:	4540      	cmp	r0, r8
 8001ca8:	d9f4      	bls.n	8001c94 <HAL_RCC_ClockConfig+0x124>
 8001caa:	e7db      	b.n	8001c64 <HAL_RCC_ClockConfig+0xf4>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001cac:	f7fe fd1a 	bl	80006e4 <HAL_GetTick>
 8001cb0:	1bc0      	subs	r0, r0, r7
 8001cb2:	4540      	cmp	r0, r8
 8001cb4:	d8d6      	bhi.n	8001c64 <HAL_RCC_ClockConfig+0xf4>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001cb6:	6863      	ldr	r3, [r4, #4]
 8001cb8:	f013 0f0c 	tst.w	r3, #12
 8001cbc:	d1f6      	bne.n	8001cac <HAL_RCC_ClockConfig+0x13c>
 8001cbe:	e766      	b.n	8001b8e <HAL_RCC_ClockConfig+0x1e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001cc0:	6813      	ldr	r3, [r2, #0]
 8001cc2:	f023 0307 	bic.w	r3, r3, #7
 8001cc6:	432b      	orrs	r3, r5
 8001cc8:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001cca:	6813      	ldr	r3, [r2, #0]
 8001ccc:	f003 0307 	and.w	r3, r3, #7
 8001cd0:	429d      	cmp	r5, r3
 8001cd2:	d192      	bne.n	8001bfa <HAL_RCC_ClockConfig+0x8a>
 8001cd4:	e762      	b.n	8001b9c <HAL_RCC_ClockConfig+0x2c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001cd6:	6863      	ldr	r3, [r4, #4]
 8001cd8:	68f1      	ldr	r1, [r6, #12]
 8001cda:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001cde:	430b      	orrs	r3, r1
 8001ce0:	6063      	str	r3, [r4, #4]
 8001ce2:	e761      	b.n	8001ba8 <HAL_RCC_ClockConfig+0x38>
 8001ce4:	40022000 	.word	0x40022000
 8001ce8:	40021000 	.word	0x40021000
 8001cec:	08002f3f 	.word	0x08002f3f
 8001cf0:	20000000 	.word	0x20000000

08001cf4 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8001cf4:	4b01      	ldr	r3, [pc, #4]	; (8001cfc <HAL_RCC_GetHCLKFreq+0x8>)
 8001cf6:	6818      	ldr	r0, [r3, #0]
 8001cf8:	4770      	bx	lr
 8001cfa:	bf00      	nop
 8001cfc:	20000000 	.word	0x20000000

08001d00 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8001d00:	4b08      	ldr	r3, [pc, #32]	; (8001d24 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001d02:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001d06:	685b      	ldr	r3, [r3, #4]
 8001d08:	fa92 f2a2 	rbit	r2, r2
 8001d0c:	fab2 f282 	clz	r2, r2
 8001d10:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8001d14:	40d3      	lsrs	r3, r2
 8001d16:	4a04      	ldr	r2, [pc, #16]	; (8001d28 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001d18:	5cd3      	ldrb	r3, [r2, r3]
 8001d1a:	4a04      	ldr	r2, [pc, #16]	; (8001d2c <HAL_RCC_GetPCLK1Freq+0x2c>)
 8001d1c:	6810      	ldr	r0, [r2, #0]
}    
 8001d1e:	40d8      	lsrs	r0, r3
 8001d20:	4770      	bx	lr
 8001d22:	bf00      	nop
 8001d24:	40021000 	.word	0x40021000
 8001d28:	08002f4f 	.word	0x08002f4f
 8001d2c:	20000000 	.word	0x20000000

08001d30 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8001d30:	4b08      	ldr	r3, [pc, #32]	; (8001d54 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001d32:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8001d36:	685b      	ldr	r3, [r3, #4]
 8001d38:	fa92 f2a2 	rbit	r2, r2
 8001d3c:	fab2 f282 	clz	r2, r2
 8001d40:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8001d44:	40d3      	lsrs	r3, r2
 8001d46:	4a04      	ldr	r2, [pc, #16]	; (8001d58 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001d48:	5cd3      	ldrb	r3, [r2, r3]
 8001d4a:	4a04      	ldr	r2, [pc, #16]	; (8001d5c <HAL_RCC_GetPCLK2Freq+0x2c>)
 8001d4c:	6810      	ldr	r0, [r2, #0]
} 
 8001d4e:	40d8      	lsrs	r0, r3
 8001d50:	4770      	bx	lr
 8001d52:	bf00      	nop
 8001d54:	40021000 	.word	0x40021000
 8001d58:	08002f4f 	.word	0x08002f4f
 8001d5c:	20000000 	.word	0x20000000

08001d60 <HAL_RCCEx_PeriphCLKConfig>:
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001d60:	6803      	ldr	r3, [r0, #0]
{
 8001d62:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001d66:	03dd      	lsls	r5, r3, #15
{
 8001d68:	4604      	mov	r4, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001d6a:	d522      	bpl.n	8001db2 <HAL_RCCEx_PeriphCLKConfig+0x52>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001d6c:	4d72      	ldr	r5, [pc, #456]	; (8001f38 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8001d6e:	69eb      	ldr	r3, [r5, #28]
 8001d70:	00d8      	lsls	r0, r3, #3
 8001d72:	f100 8085 	bmi.w	8001e80 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d76:	69eb      	ldr	r3, [r5, #28]
 8001d78:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d7c:	61eb      	str	r3, [r5, #28]
 8001d7e:	69eb      	ldr	r3, [r5, #28]
 8001d80:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d84:	9301      	str	r3, [sp, #4]
 8001d86:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001d88:	2601      	movs	r6, #1
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d8a:	4f6c      	ldr	r7, [pc, #432]	; (8001f3c <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8001d8c:	683b      	ldr	r3, [r7, #0]
 8001d8e:	05d9      	lsls	r1, r3, #23
 8001d90:	d578      	bpl.n	8001e84 <HAL_RCCEx_PeriphCLKConfig+0x124>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001d92:	6a2b      	ldr	r3, [r5, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001d94:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8001d98:	f040 8089 	bne.w	8001eae <HAL_RCCEx_PeriphCLKConfig+0x14e>
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8001d9c:	6a2b      	ldr	r3, [r5, #32]
 8001d9e:	6862      	ldr	r2, [r4, #4]
 8001da0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001da4:	4313      	orrs	r3, r2
 8001da6:	622b      	str	r3, [r5, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001da8:	b11e      	cbz	r6, 8001db2 <HAL_RCCEx_PeriphCLKConfig+0x52>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001daa:	69eb      	ldr	r3, [r5, #28]
 8001dac:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001db0:	61eb      	str	r3, [r5, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001db2:	6820      	ldr	r0, [r4, #0]
 8001db4:	07c5      	lsls	r5, r0, #31
 8001db6:	d506      	bpl.n	8001dc6 <HAL_RCCEx_PeriphCLKConfig+0x66>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001db8:	4a5f      	ldr	r2, [pc, #380]	; (8001f38 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8001dba:	68a1      	ldr	r1, [r4, #8]
 8001dbc:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8001dbe:	f023 0303 	bic.w	r3, r3, #3
 8001dc2:	430b      	orrs	r3, r1
 8001dc4:	6313      	str	r3, [r2, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001dc6:	0681      	lsls	r1, r0, #26
 8001dc8:	d506      	bpl.n	8001dd8 <HAL_RCCEx_PeriphCLKConfig+0x78>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001dca:	4a5b      	ldr	r2, [pc, #364]	; (8001f38 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8001dcc:	68e1      	ldr	r1, [r4, #12]
 8001dce:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8001dd0:	f023 0310 	bic.w	r3, r3, #16
 8001dd4:	430b      	orrs	r3, r1
 8001dd6:	6313      	str	r3, [r2, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8001dd8:	0382      	lsls	r2, r0, #14
 8001dda:	d506      	bpl.n	8001dea <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8001ddc:	4a56      	ldr	r2, [pc, #344]	; (8001f38 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8001dde:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8001de0:	6853      	ldr	r3, [r2, #4]
 8001de2:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8001de6:	430b      	orrs	r3, r1
 8001de8:	6053      	str	r3, [r2, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8001dea:	0643      	lsls	r3, r0, #25
 8001dec:	d506      	bpl.n	8001dfc <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8001dee:	4a52      	ldr	r2, [pc, #328]	; (8001f38 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8001df0:	6921      	ldr	r1, [r4, #16]
 8001df2:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8001df4:	f023 0320 	bic.w	r3, r3, #32
 8001df8:	430b      	orrs	r3, r1
 8001dfa:	6313      	str	r3, [r2, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8001dfc:	0407      	lsls	r7, r0, #16
 8001dfe:	d506      	bpl.n	8001e0e <HAL_RCCEx_PeriphCLKConfig+0xae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8001e00:	4a4d      	ldr	r2, [pc, #308]	; (8001f38 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8001e02:	6961      	ldr	r1, [r4, #20]
 8001e04:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8001e06:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001e0a:	430b      	orrs	r3, r1
 8001e0c:	6313      	str	r3, [r2, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8001e0e:	0586      	lsls	r6, r0, #22
 8001e10:	d506      	bpl.n	8001e20 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8001e12:	4a49      	ldr	r2, [pc, #292]	; (8001f38 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8001e14:	69e1      	ldr	r1, [r4, #28]
 8001e16:	6853      	ldr	r3, [r2, #4]
 8001e18:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8001e1c:	430b      	orrs	r3, r1
 8001e1e:	6053      	str	r3, [r2, #4]
       /* STM32F301x8 || STM32F302x8 || STM32F318xx    */
  
#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
      
  /*------------------------------ ADC1 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC1) == RCC_PERIPHCLK_ADC1)
 8001e20:	0605      	lsls	r5, r0, #24
 8001e22:	d506      	bpl.n	8001e32 <HAL_RCCEx_PeriphCLKConfig+0xd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC1PLLCLK_DIV(PeriphClkInit->Adc1ClockSelection));
    
    /* Configure the ADC1 clock source */
    __HAL_RCC_ADC1_CONFIG(PeriphClkInit->Adc1ClockSelection);
 8001e24:	4a44      	ldr	r2, [pc, #272]	; (8001f38 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8001e26:	69a1      	ldr	r1, [r4, #24]
 8001e28:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8001e2a:	f423 73f8 	bic.w	r3, r3, #496	; 0x1f0
 8001e2e:	430b      	orrs	r3, r1
 8001e30:	62d3      	str	r3, [r2, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8001e32:	04c1      	lsls	r1, r0, #19
 8001e34:	d506      	bpl.n	8001e44 <HAL_RCCEx_PeriphCLKConfig+0xe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8001e36:	4a40      	ldr	r2, [pc, #256]	; (8001f38 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8001e38:	6a21      	ldr	r1, [r4, #32]
 8001e3a:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8001e3c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001e40:	430b      	orrs	r3, r1
 8001e42:	6313      	str	r3, [r2, #48]	; 0x30
       /* STM32F303xC || STM32F358xx    */

#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM15 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8001e44:	0342      	lsls	r2, r0, #13
 8001e46:	d506      	bpl.n	8001e56 <HAL_RCCEx_PeriphCLKConfig+0xf6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8001e48:	4a3b      	ldr	r2, [pc, #236]	; (8001f38 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8001e4a:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8001e4c:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8001e4e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001e52:	430b      	orrs	r3, r1
 8001e54:	6313      	str	r3, [r2, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8001e56:	0303      	lsls	r3, r0, #12
 8001e58:	d506      	bpl.n	8001e68 <HAL_RCCEx_PeriphCLKConfig+0x108>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the TIM16 clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8001e5a:	4a37      	ldr	r2, [pc, #220]	; (8001f38 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8001e5c:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8001e5e:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8001e60:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001e64:	430b      	orrs	r3, r1
 8001e66:	6313      	str	r3, [r2, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8001e68:	f410 1080 	ands.w	r0, r0, #1048576	; 0x100000
 8001e6c:	d01c      	beq.n	8001ea8 <HAL_RCCEx_PeriphCLKConfig+0x148>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the TIM17 clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8001e6e:	4a32      	ldr	r2, [pc, #200]	; (8001f38 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8001e70:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8001e72:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8001e74:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001e78:	430b      	orrs	r3, r1
 8001e7a:	6313      	str	r3, [r2, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8001e7c:	2000      	movs	r0, #0
 8001e7e:	e013      	b.n	8001ea8 <HAL_RCCEx_PeriphCLKConfig+0x148>
    FlagStatus       pwrclkchanged = RESET;
 8001e80:	2600      	movs	r6, #0
 8001e82:	e782      	b.n	8001d8a <HAL_RCCEx_PeriphCLKConfig+0x2a>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001e84:	683b      	ldr	r3, [r7, #0]
 8001e86:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e8a:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 8001e8c:	f7fe fc2a 	bl	80006e4 <HAL_GetTick>
 8001e90:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e92:	683b      	ldr	r3, [r7, #0]
 8001e94:	05da      	lsls	r2, r3, #23
 8001e96:	f53f af7c 	bmi.w	8001d92 <HAL_RCCEx_PeriphCLKConfig+0x32>
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e9a:	f7fe fc23 	bl	80006e4 <HAL_GetTick>
 8001e9e:	eba0 0008 	sub.w	r0, r0, r8
 8001ea2:	2864      	cmp	r0, #100	; 0x64
 8001ea4:	d9f5      	bls.n	8001e92 <HAL_RCCEx_PeriphCLKConfig+0x132>
          return HAL_TIMEOUT;
 8001ea6:	2003      	movs	r0, #3
}
 8001ea8:	b002      	add	sp, #8
 8001eaa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001eae:	6862      	ldr	r2, [r4, #4]
 8001eb0:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8001eb4:	4293      	cmp	r3, r2
 8001eb6:	f43f af71 	beq.w	8001d9c <HAL_RCCEx_PeriphCLKConfig+0x3c>
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001eba:	6a29      	ldr	r1, [r5, #32]
 8001ebc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001ec0:	f421 7040 	bic.w	r0, r1, #768	; 0x300
 8001ec4:	fa93 f2a3 	rbit	r2, r3
      __HAL_RCC_BACKUPRESET_FORCE();
 8001ec8:	f8df e074 	ldr.w	lr, [pc, #116]	; 8001f40 <HAL_RCCEx_PeriphCLKConfig+0x1e0>
 8001ecc:	fab2 f282 	clz	r2, r2
 8001ed0:	4472      	add	r2, lr
 8001ed2:	0092      	lsls	r2, r2, #2
 8001ed4:	2701      	movs	r7, #1
 8001ed6:	6017      	str	r7, [r2, #0]
 8001ed8:	fa93 f3a3 	rbit	r3, r3
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001edc:	fab3 f383 	clz	r3, r3
 8001ee0:	4473      	add	r3, lr
 8001ee2:	009b      	lsls	r3, r3, #2
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	601a      	str	r2, [r3, #0]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001ee8:	07cb      	lsls	r3, r1, #31
      RCC->BDCR = temp_reg;
 8001eea:	6228      	str	r0, [r5, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001eec:	f57f af56 	bpl.w	8001d9c <HAL_RCCEx_PeriphCLKConfig+0x3c>
        tickstart = HAL_GetTick();
 8001ef0:	f7fe fbf8 	bl	80006e4 <HAL_GetTick>
 8001ef4:	f04f 0802 	mov.w	r8, #2
 8001ef8:	4682      	mov	sl, r0
 8001efa:	46c1      	mov	r9, r8
 8001efc:	fa98 f3a8 	rbit	r3, r8
 8001f00:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f04:	b1a3      	cbz	r3, 8001f30 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
 8001f06:	6a2a      	ldr	r2, [r5, #32]
 8001f08:	fa99 f3a9 	rbit	r3, r9
 8001f0c:	fab3 f383 	clz	r3, r3
 8001f10:	f003 031f 	and.w	r3, r3, #31
 8001f14:	fa07 f303 	lsl.w	r3, r7, r3
 8001f18:	4213      	tst	r3, r2
 8001f1a:	f47f af3f 	bne.w	8001d9c <HAL_RCCEx_PeriphCLKConfig+0x3c>
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f1e:	f7fe fbe1 	bl	80006e4 <HAL_GetTick>
 8001f22:	f241 3388 	movw	r3, #5000	; 0x1388
 8001f26:	eba0 000a 	sub.w	r0, r0, sl
 8001f2a:	4298      	cmp	r0, r3
 8001f2c:	d9e6      	bls.n	8001efc <HAL_RCCEx_PeriphCLKConfig+0x19c>
 8001f2e:	e7ba      	b.n	8001ea6 <HAL_RCCEx_PeriphCLKConfig+0x146>
 8001f30:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f34:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8001f36:	e7e7      	b.n	8001f08 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8001f38:	40021000 	.word	0x40021000
 8001f3c:	40007000 	.word	0x40007000
 8001f40:	10908100 	.word	0x10908100

08001f44 <HAL_TIM_Base_Start>:
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
  
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8001f44:	6802      	ldr	r2, [r0, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 8001f46:	2302      	movs	r3, #2
 8001f48:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_TIM_ENABLE(htim);
 8001f4c:	6813      	ldr	r3, [r2, #0]
 8001f4e:	f043 0301 	orr.w	r3, r3, #1
 8001f52:	6013      	str	r3, [r2, #0]
  
  /* Change the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8001f54:	2301      	movs	r3, #1
 8001f56:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  
  /* Return function status */
  return HAL_OK;
}
 8001f5a:	2000      	movs	r0, #0
 8001f5c:	4770      	bx	lr

08001f5e <HAL_TIM_PeriodElapsedCallback>:
 8001f5e:	4770      	bx	lr

08001f60 <HAL_TIM_OC_DelayElapsedCallback>:
 8001f60:	4770      	bx	lr

08001f62 <HAL_TIM_IC_CaptureCallback>:
 8001f62:	4770      	bx	lr

08001f64 <HAL_TIM_PWM_PulseFinishedCallback>:
 8001f64:	4770      	bx	lr

08001f66 <HAL_TIM_TriggerCallback>:
 8001f66:	4770      	bx	lr

08001f68 <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001f68:	6803      	ldr	r3, [r0, #0]
 8001f6a:	691a      	ldr	r2, [r3, #16]
 8001f6c:	0791      	lsls	r1, r2, #30
{
 8001f6e:	b510      	push	{r4, lr}
 8001f70:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001f72:	d50f      	bpl.n	8001f94 <HAL_TIM_IRQHandler+0x2c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8001f74:	68da      	ldr	r2, [r3, #12]
 8001f76:	0792      	lsls	r2, r2, #30
 8001f78:	d50c      	bpl.n	8001f94 <HAL_TIM_IRQHandler+0x2c>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001f7a:	f06f 0202 	mvn.w	r2, #2
 8001f7e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
        
        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001f80:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001f82:	2201      	movs	r2, #1
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001f84:	0799      	lsls	r1, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001f86:	7702      	strb	r2, [r0, #28]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001f88:	f000 8085 	beq.w	8002096 <HAL_TIM_IRQHandler+0x12e>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 8001f8c:	f7ff ffe9 	bl	8001f62 <HAL_TIM_IC_CaptureCallback>
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f90:	2300      	movs	r3, #0
 8001f92:	7723      	strb	r3, [r4, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001f94:	6823      	ldr	r3, [r4, #0]
 8001f96:	691a      	ldr	r2, [r3, #16]
 8001f98:	0752      	lsls	r2, r2, #29
 8001f9a:	d510      	bpl.n	8001fbe <HAL_TIM_IRQHandler+0x56>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8001f9c:	68da      	ldr	r2, [r3, #12]
 8001f9e:	0750      	lsls	r0, r2, #29
 8001fa0:	d50d      	bpl.n	8001fbe <HAL_TIM_IRQHandler+0x56>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8001fa2:	f06f 0204 	mvn.w	r2, #4
 8001fa6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001fa8:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001faa:	2202      	movs	r2, #2
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001fac:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001fb0:	7722      	strb	r2, [r4, #28]
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8001fb2:	4620      	mov	r0, r4
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001fb4:	d075      	beq.n	80020a2 <HAL_TIM_IRQHandler+0x13a>
        HAL_TIM_IC_CaptureCallback(htim);
 8001fb6:	f7ff ffd4 	bl	8001f62 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001fba:	2300      	movs	r3, #0
 8001fbc:	7723      	strb	r3, [r4, #28]
    } 
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001fbe:	6823      	ldr	r3, [r4, #0]
 8001fc0:	691a      	ldr	r2, [r3, #16]
 8001fc2:	0711      	lsls	r1, r2, #28
 8001fc4:	d50f      	bpl.n	8001fe6 <HAL_TIM_IRQHandler+0x7e>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8001fc6:	68da      	ldr	r2, [r3, #12]
 8001fc8:	0712      	lsls	r2, r2, #28
 8001fca:	d50c      	bpl.n	8001fe6 <HAL_TIM_IRQHandler+0x7e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8001fcc:	f06f 0208 	mvn.w	r2, #8
 8001fd0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001fd2:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001fd4:	2204      	movs	r2, #4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001fd6:	079b      	lsls	r3, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001fd8:	7722      	strb	r2, [r4, #28]
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8001fda:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001fdc:	d067      	beq.n	80020ae <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 8001fde:	f7ff ffc0 	bl	8001f62 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	7723      	strb	r3, [r4, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001fe6:	6823      	ldr	r3, [r4, #0]
 8001fe8:	691a      	ldr	r2, [r3, #16]
 8001fea:	06d0      	lsls	r0, r2, #27
 8001fec:	d510      	bpl.n	8002010 <HAL_TIM_IRQHandler+0xa8>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8001fee:	68da      	ldr	r2, [r3, #12]
 8001ff0:	06d1      	lsls	r1, r2, #27
 8001ff2:	d50d      	bpl.n	8002010 <HAL_TIM_IRQHandler+0xa8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8001ff4:	f06f 0210 	mvn.w	r2, #16
 8001ff8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001ffa:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001ffc:	2208      	movs	r2, #8
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001ffe:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002002:	7722      	strb	r2, [r4, #28]
      {          
        HAL_TIM_IC_CaptureCallback(htim);
 8002004:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002006:	d058      	beq.n	80020ba <HAL_TIM_IRQHandler+0x152>
        HAL_TIM_IC_CaptureCallback(htim);
 8002008:	f7ff ffab 	bl	8001f62 <HAL_TIM_IC_CaptureCallback>
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800200c:	2300      	movs	r3, #0
 800200e:	7723      	strb	r3, [r4, #28]
    } 
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002010:	6823      	ldr	r3, [r4, #0]
 8002012:	691a      	ldr	r2, [r3, #16]
 8002014:	07d2      	lsls	r2, r2, #31
 8002016:	d508      	bpl.n	800202a <HAL_TIM_IRQHandler+0xc2>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8002018:	68da      	ldr	r2, [r3, #12]
 800201a:	07d0      	lsls	r0, r2, #31
 800201c:	d505      	bpl.n	800202a <HAL_TIM_IRQHandler+0xc2>
    { 
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800201e:	f06f 0201 	mvn.w	r2, #1
 8002022:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8002024:	4620      	mov	r0, r4
 8002026:	f7ff ff9a 	bl	8001f5e <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800202a:	6823      	ldr	r3, [r4, #0]
 800202c:	691a      	ldr	r2, [r3, #16]
 800202e:	0611      	lsls	r1, r2, #24
 8002030:	d508      	bpl.n	8002044 <HAL_TIM_IRQHandler+0xdc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8002032:	68da      	ldr	r2, [r3, #12]
 8002034:	0612      	lsls	r2, r2, #24
 8002036:	d505      	bpl.n	8002044 <HAL_TIM_IRQHandler+0xdc>
    { 
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002038:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800203c:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800203e:	4620      	mov	r0, r4
 8002040:	f000 f8c1 	bl	80021c6 <HAL_TIMEx_BreakCallback>
    }
  }

#if defined(TIM_FLAG_BREAK2)
  /* TIM Break input 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8002044:	6823      	ldr	r3, [r4, #0]
 8002046:	691a      	ldr	r2, [r3, #16]
 8002048:	05d0      	lsls	r0, r2, #23
 800204a:	d508      	bpl.n	800205e <HAL_TIM_IRQHandler+0xf6>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 800204c:	68da      	ldr	r2, [r3, #12]
 800204e:	0611      	lsls	r1, r2, #24
 8002050:	d505      	bpl.n	800205e <HAL_TIM_IRQHandler+0xf6>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002052:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8002056:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8002058:	4620      	mov	r0, r4
 800205a:	f000 f8b5 	bl	80021c8 <HAL_TIMEx_Break2Callback>
    }
  }
#endif

  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800205e:	6823      	ldr	r3, [r4, #0]
 8002060:	691a      	ldr	r2, [r3, #16]
 8002062:	0652      	lsls	r2, r2, #25
 8002064:	d508      	bpl.n	8002078 <HAL_TIM_IRQHandler+0x110>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8002066:	68da      	ldr	r2, [r3, #12]
 8002068:	0650      	lsls	r0, r2, #25
 800206a:	d505      	bpl.n	8002078 <HAL_TIM_IRQHandler+0x110>
    { 
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800206c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002070:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8002072:	4620      	mov	r0, r4
 8002074:	f7ff ff77 	bl	8001f66 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002078:	6823      	ldr	r3, [r4, #0]
 800207a:	691a      	ldr	r2, [r3, #16]
 800207c:	0691      	lsls	r1, r2, #26
 800207e:	d522      	bpl.n	80020c6 <HAL_TIM_IRQHandler+0x15e>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8002080:	68da      	ldr	r2, [r3, #12]
 8002082:	0692      	lsls	r2, r2, #26
 8002084:	d51f      	bpl.n	80020c6 <HAL_TIM_IRQHandler+0x15e>
    { 
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002086:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 800208a:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800208c:	611a      	str	r2, [r3, #16]
    }
  }
}
 800208e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutationCallback(htim);
 8002092:	f000 b897 	b.w	80021c4 <HAL_TIMEx_CommutationCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002096:	f7ff ff63 	bl	8001f60 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800209a:	4620      	mov	r0, r4
 800209c:	f7ff ff62 	bl	8001f64 <HAL_TIM_PWM_PulseFinishedCallback>
 80020a0:	e776      	b.n	8001f90 <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80020a2:	f7ff ff5d 	bl	8001f60 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80020a6:	4620      	mov	r0, r4
 80020a8:	f7ff ff5c 	bl	8001f64 <HAL_TIM_PWM_PulseFinishedCallback>
 80020ac:	e785      	b.n	8001fba <HAL_TIM_IRQHandler+0x52>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80020ae:	f7ff ff57 	bl	8001f60 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 80020b2:	4620      	mov	r0, r4
 80020b4:	f7ff ff56 	bl	8001f64 <HAL_TIM_PWM_PulseFinishedCallback>
 80020b8:	e793      	b.n	8001fe2 <HAL_TIM_IRQHandler+0x7a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80020ba:	f7ff ff51 	bl	8001f60 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80020be:	4620      	mov	r0, r4
 80020c0:	f7ff ff50 	bl	8001f64 <HAL_TIM_PWM_PulseFinishedCallback>
 80020c4:	e7a2      	b.n	800200c <HAL_TIM_IRQHandler+0xa4>
 80020c6:	bd10      	pop	{r4, pc}

080020c8 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1 = 0U;
  tmpcr1 = TIMx->CR1;
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80020c8:	4a1e      	ldr	r2, [pc, #120]	; (8002144 <TIM_Base_SetConfig+0x7c>)
  tmpcr1 = TIMx->CR1;
 80020ca:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80020cc:	4290      	cmp	r0, r2
{
 80020ce:	b510      	push	{r4, lr}
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80020d0:	d002      	beq.n	80020d8 <TIM_Base_SetConfig+0x10>
 80020d2:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80020d6:	d109      	bne.n	80020ec <TIM_Base_SetConfig+0x24>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 80020d8:	684c      	ldr	r4, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80020da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  }
 
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80020de:	4290      	cmp	r0, r2
    tmpcr1 |= Structure->CounterMode;
 80020e0:	ea43 0304 	orr.w	r3, r3, r4
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80020e4:	d00d      	beq.n	8002102 <TIM_Base_SetConfig+0x3a>
 80020e6:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80020ea:	d00a      	beq.n	8002102 <TIM_Base_SetConfig+0x3a>
 80020ec:	4a16      	ldr	r2, [pc, #88]	; (8002148 <TIM_Base_SetConfig+0x80>)
 80020ee:	4290      	cmp	r0, r2
 80020f0:	d007      	beq.n	8002102 <TIM_Base_SetConfig+0x3a>
 80020f2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80020f6:	4290      	cmp	r0, r2
 80020f8:	d003      	beq.n	8002102 <TIM_Base_SetConfig+0x3a>
 80020fa:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80020fe:	4290      	cmp	r0, r2
 8002100:	d103      	bne.n	800210a <TIM_Base_SetConfig+0x42>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002102:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8002104:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002108:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800210a:	694a      	ldr	r2, [r1, #20]
 800210c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002110:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 8002112:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002114:	688b      	ldr	r3, [r1, #8]
 8002116:	62c3      	str	r3, [r0, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8002118:	680b      	ldr	r3, [r1, #0]
 800211a:	6283      	str	r3, [r0, #40]	; 0x28
    
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 800211c:	4b09      	ldr	r3, [pc, #36]	; (8002144 <TIM_Base_SetConfig+0x7c>)
 800211e:	4298      	cmp	r0, r3
 8002120:	d00b      	beq.n	800213a <TIM_Base_SetConfig+0x72>
 8002122:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
 8002126:	4298      	cmp	r0, r3
 8002128:	d007      	beq.n	800213a <TIM_Base_SetConfig+0x72>
 800212a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800212e:	4298      	cmp	r0, r3
 8002130:	d003      	beq.n	800213a <TIM_Base_SetConfig+0x72>
 8002132:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002136:	4298      	cmp	r0, r3
 8002138:	d101      	bne.n	800213e <TIM_Base_SetConfig+0x76>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800213a:	690b      	ldr	r3, [r1, #16]
 800213c:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 800213e:	2301      	movs	r3, #1
 8002140:	6143      	str	r3, [r0, #20]
 8002142:	bd10      	pop	{r4, pc}
 8002144:	40012c00 	.word	0x40012c00
 8002148:	40014000 	.word	0x40014000

0800214c <HAL_TIM_Base_Init>:
{ 
 800214c:	b510      	push	{r4, lr}
  if(htim == NULL)
 800214e:	4604      	mov	r4, r0
 8002150:	b1a0      	cbz	r0, 800217c <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8002152:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002156:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800215a:	b91b      	cbnz	r3, 8002164 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 800215c:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8002160:	f000 fdb4 	bl	8002ccc <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8002164:	2302      	movs	r3, #2
 8002166:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 800216a:	6820      	ldr	r0, [r4, #0]
 800216c:	1d21      	adds	r1, r4, #4
 800216e:	f7ff ffab 	bl	80020c8 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8002172:	2301      	movs	r3, #1
 8002174:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8002178:	2000      	movs	r0, #0
 800217a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800217c:	2001      	movs	r0, #1
}
 800217e:	bd10      	pop	{r4, pc}

08002180 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  /* Check input state */
  __HAL_LOCK(htim);
 8002180:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002184:	2b01      	cmp	r3, #1
{
 8002186:	b530      	push	{r4, r5, lr}
  __HAL_LOCK(htim);
 8002188:	d018      	beq.n	80021bc <HAL_TIMEx_MasterConfigSynchronization+0x3c>

 /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800218a:	6802      	ldr	r2, [r0, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2U */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800218c:	4d0c      	ldr	r5, [pc, #48]	; (80021c0 <HAL_TIMEx_MasterConfigSynchronization+0x40>)
  tmpcr2 = htim->Instance->CR2;
 800218e:	6853      	ldr	r3, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 8002190:	6894      	ldr	r4, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002192:	42aa      	cmp	r2, r5
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));
    
    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8002194:	bf02      	ittt	eq
 8002196:	684d      	ldreq	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8002198:	f423 0370 	biceq.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800219c:	432b      	orreq	r3, r5
  }
  
  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800219e:	680d      	ldr	r5, [r1, #0]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80021a0:	6889      	ldr	r1, [r1, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 80021a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80021a6:	432b      	orrs	r3, r5
  tmpsmcr &= ~TIM_SMCR_MSM;
 80021a8:	f024 0480 	bic.w	r4, r4, #128	; 0x80
  
  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80021ac:	6053      	str	r3, [r2, #4]
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80021ae:	4321      	orrs	r1, r4
  
  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;

  __HAL_UNLOCK(htim);
 80021b0:	2300      	movs	r3, #0
  htim->Instance->SMCR = tmpsmcr;
 80021b2:	6091      	str	r1, [r2, #8]
  __HAL_UNLOCK(htim);
 80021b4:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  
  return HAL_OK;
 80021b8:	4618      	mov	r0, r3
 80021ba:	bd30      	pop	{r4, r5, pc}
  __HAL_LOCK(htim);
 80021bc:	2002      	movs	r0, #2
} 
 80021be:	bd30      	pop	{r4, r5, pc}
 80021c0:	40012c00 	.word	0x40012c00

080021c4 <HAL_TIMEx_CommutationCallback>:
 80021c4:	4770      	bx	lr

080021c6 <HAL_TIMEx_BreakCallback>:
 80021c6:	4770      	bx	lr

080021c8 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80021c8:	4770      	bx	lr
	...

080021cc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80021cc:	b538      	push	{r3, r4, r5, lr}
 80021ce:	4604      	mov	r4, r0
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80021d0:	6805      	ldr	r5, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80021d2:	6921      	ldr	r1, [r4, #16]
 80021d4:	68a3      	ldr	r3, [r4, #8]
 80021d6:	69c2      	ldr	r2, [r0, #28]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80021d8:	6828      	ldr	r0, [r5, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80021da:	430b      	orrs	r3, r1
 80021dc:	6961      	ldr	r1, [r4, #20]
 80021de:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80021e0:	4949      	ldr	r1, [pc, #292]	; (8002308 <UART_SetConfig+0x13c>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80021e2:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80021e4:	4001      	ands	r1, r0
 80021e6:	430b      	orrs	r3, r1
 80021e8:	602b      	str	r3, [r5, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80021ea:	686b      	ldr	r3, [r5, #4]
 80021ec:	68e1      	ldr	r1, [r4, #12]
  /* Configure
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 80021ee:	6a20      	ldr	r0, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80021f0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80021f4:	430b      	orrs	r3, r1
 80021f6:	606b      	str	r3, [r5, #4]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 80021f8:	68a9      	ldr	r1, [r5, #8]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 80021fa:	69a3      	ldr	r3, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 80021fc:	f421 6130 	bic.w	r1, r1, #2816	; 0xb00
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8002200:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8002202:	430b      	orrs	r3, r1
 8002204:	60ab      	str	r3, [r5, #8]

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002206:	4b41      	ldr	r3, [pc, #260]	; (800230c <UART_SetConfig+0x140>)
 8002208:	429d      	cmp	r5, r3
 800220a:	d112      	bne.n	8002232 <UART_SetConfig+0x66>
 800220c:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 8002210:	493f      	ldr	r1, [pc, #252]	; (8002310 <UART_SetConfig+0x144>)
 8002212:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002214:	f003 0303 	and.w	r3, r3, #3

  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002218:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 800221c:	5ccb      	ldrb	r3, [r1, r3]
 800221e:	d13b      	bne.n	8002298 <UART_SetConfig+0xcc>
  {
    switch (clocksource)
 8002220:	2b08      	cmp	r3, #8
 8002222:	d836      	bhi.n	8002292 <UART_SetConfig+0xc6>
 8002224:	e8df f003 	tbb	[pc, r3]
 8002228:	3524210f 	.word	0x3524210f
 800222c:	3535352d 	.word	0x3535352d
 8002230:	30          	.byte	0x30
 8002231:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002232:	4b38      	ldr	r3, [pc, #224]	; (8002314 <UART_SetConfig+0x148>)
 8002234:	429d      	cmp	r5, r3
 8002236:	d003      	beq.n	8002240 <UART_SetConfig+0x74>
 8002238:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800223c:	429d      	cmp	r5, r3
 800223e:	d15e      	bne.n	80022fe <UART_SetConfig+0x132>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002240:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8002244:	d131      	bne.n	80022aa <UART_SetConfig+0xde>
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002246:	f7ff fd5b 	bl	8001d00 <HAL_RCC_GetPCLK1Freq>
        break;
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
        break;
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800224a:	6861      	ldr	r1, [r4, #4]
 800224c:	084a      	lsrs	r2, r1, #1
 800224e:	eb02 0340 	add.w	r3, r2, r0, lsl #1
 8002252:	fbb3 f3f1 	udiv	r3, r3, r1
        break;
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8002256:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8002258:	2000      	movs	r0, #0
      default:
        ret = HAL_ERROR;
        break;
    }

    brrtemp = usartdiv & 0xFFF0U;
 800225a:	f023 020f 	bic.w	r2, r3, #15
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
    huart->Instance->BRR = brrtemp;
 800225e:	6821      	ldr	r1, [r4, #0]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002260:	f3c3 0342 	ubfx	r3, r3, #1, #3
    huart->Instance->BRR = brrtemp;
 8002264:	4313      	orrs	r3, r2
 8002266:	60cb      	str	r3, [r1, #12]
 8002268:	bd38      	pop	{r3, r4, r5, pc}
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 800226a:	f7ff fd61 	bl	8001d30 <HAL_RCC_GetPCLK2Freq>
 800226e:	e7ec      	b.n	800224a <UART_SetConfig+0x7e>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8002270:	6860      	ldr	r0, [r4, #4]
 8002272:	0843      	lsrs	r3, r0, #1
 8002274:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8002278:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800227c:	fbb3 f3f0 	udiv	r3, r3, r0
 8002280:	e7e9      	b.n	8002256 <UART_SetConfig+0x8a>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002282:	f7ff fc43 	bl	8001b0c <HAL_RCC_GetSysClockFreq>
 8002286:	e7e0      	b.n	800224a <UART_SetConfig+0x7e>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8002288:	6860      	ldr	r0, [r4, #4]
 800228a:	0843      	lsrs	r3, r0, #1
 800228c:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8002290:	e7f4      	b.n	800227c <UART_SetConfig+0xb0>
        ret = HAL_ERROR;
 8002292:	2001      	movs	r0, #1
  uint16_t usartdiv                   = 0x0000U;
 8002294:	2300      	movs	r3, #0
 8002296:	e7e0      	b.n	800225a <UART_SetConfig+0x8e>
  }
  else
  {
    switch (clocksource)
 8002298:	2b08      	cmp	r3, #8
 800229a:	d833      	bhi.n	8002304 <UART_SetConfig+0x138>
 800229c:	e8df f003 	tbb	[pc, r3]
 80022a0:	321b1005 	.word	0x321b1005
 80022a4:	32323227 	.word	0x32323227
 80022a8:	2a          	.byte	0x2a
 80022a9:	00          	.byte	0x00
    {
      case UART_CLOCKSOURCE_PCLK1:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80022aa:	f7ff fd29 	bl	8001d00 <HAL_RCC_GetPCLK1Freq>
 80022ae:	6863      	ldr	r3, [r4, #4]
 80022b0:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 80022b4:	fbb0 f0f3 	udiv	r0, r0, r3
 80022b8:	b280      	uxth	r0, r0
 80022ba:	60e8      	str	r0, [r5, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 80022bc:	2000      	movs	r0, #0
      case UART_CLOCKSOURCE_SYSCLK:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
        break;
      case UART_CLOCKSOURCE_LSE:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
        break;
 80022be:	bd38      	pop	{r3, r4, r5, pc}
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80022c0:	f7ff fd36 	bl	8001d30 <HAL_RCC_GetPCLK2Freq>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80022c4:	6863      	ldr	r3, [r4, #4]
 80022c6:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 80022ca:	fbb0 f0f3 	udiv	r0, r0, r3
 80022ce:	4b0f      	ldr	r3, [pc, #60]	; (800230c <UART_SetConfig+0x140>)
 80022d0:	b280      	uxth	r0, r0
 80022d2:	60d8      	str	r0, [r3, #12]
 80022d4:	e7f2      	b.n	80022bc <UART_SetConfig+0xf0>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 80022d6:	6862      	ldr	r2, [r4, #4]
 80022d8:	0853      	lsrs	r3, r2, #1
 80022da:	f503 03f4 	add.w	r3, r3, #7995392	; 0x7a0000
 80022de:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80022e2:	fbb3 f3f2 	udiv	r3, r3, r2
 80022e6:	4a09      	ldr	r2, [pc, #36]	; (800230c <UART_SetConfig+0x140>)
 80022e8:	b29b      	uxth	r3, r3
 80022ea:	60d3      	str	r3, [r2, #12]
 80022ec:	e7e6      	b.n	80022bc <UART_SetConfig+0xf0>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80022ee:	f7ff fc0d 	bl	8001b0c <HAL_RCC_GetSysClockFreq>
 80022f2:	e7e7      	b.n	80022c4 <UART_SetConfig+0xf8>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80022f4:	6862      	ldr	r2, [r4, #4]
 80022f6:	0853      	lsrs	r3, r2, #1
 80022f8:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80022fc:	e7f1      	b.n	80022e2 <UART_SetConfig+0x116>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80022fe:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8002302:	d0c6      	beq.n	8002292 <UART_SetConfig+0xc6>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8002304:	2001      	movs	r0, #1
        break;
    }
  }

  return ret;
 8002306:	bd38      	pop	{r3, r4, r5, pc}
 8002308:	efff69f3 	.word	0xefff69f3
 800230c:	40013800 	.word	0x40013800
 8002310:	08002ee0 	.word	0x08002ee0
 8002314:	40004400 	.word	0x40004400

08002318 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002318:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800231a:	07da      	lsls	r2, r3, #31
{
 800231c:	b510      	push	{r4, lr}
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800231e:	d506      	bpl.n	800232e <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002320:	6801      	ldr	r1, [r0, #0]
 8002322:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8002324:	684a      	ldr	r2, [r1, #4]
 8002326:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 800232a:	4322      	orrs	r2, r4
 800232c:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800232e:	079c      	lsls	r4, r3, #30
 8002330:	d506      	bpl.n	8002340 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002332:	6801      	ldr	r1, [r0, #0]
 8002334:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8002336:	684a      	ldr	r2, [r1, #4]
 8002338:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800233c:	4322      	orrs	r2, r4
 800233e:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002340:	0759      	lsls	r1, r3, #29
 8002342:	d506      	bpl.n	8002352 <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002344:	6801      	ldr	r1, [r0, #0]
 8002346:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8002348:	684a      	ldr	r2, [r1, #4]
 800234a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800234e:	4322      	orrs	r2, r4
 8002350:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002352:	071a      	lsls	r2, r3, #28
 8002354:	d506      	bpl.n	8002364 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002356:	6801      	ldr	r1, [r0, #0]
 8002358:	6b44      	ldr	r4, [r0, #52]	; 0x34
 800235a:	684a      	ldr	r2, [r1, #4]
 800235c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002360:	4322      	orrs	r2, r4
 8002362:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002364:	06dc      	lsls	r4, r3, #27
 8002366:	d506      	bpl.n	8002376 <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002368:	6801      	ldr	r1, [r0, #0]
 800236a:	6b84      	ldr	r4, [r0, #56]	; 0x38
 800236c:	688a      	ldr	r2, [r1, #8]
 800236e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002372:	4322      	orrs	r2, r4
 8002374:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002376:	0699      	lsls	r1, r3, #26
 8002378:	d506      	bpl.n	8002388 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800237a:	6801      	ldr	r1, [r0, #0]
 800237c:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 800237e:	688a      	ldr	r2, [r1, #8]
 8002380:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002384:	4322      	orrs	r2, r4
 8002386:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002388:	065a      	lsls	r2, r3, #25
 800238a:	d50f      	bpl.n	80023ac <UART_AdvFeatureConfig+0x94>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800238c:	6801      	ldr	r1, [r0, #0]
 800238e:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8002390:	684a      	ldr	r2, [r1, #4]
 8002392:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8002396:	4322      	orrs	r2, r4
    /* set auto Baudrate detection parameters if detection is enabled */
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002398:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800239c:	604a      	str	r2, [r1, #4]
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800239e:	d105      	bne.n	80023ac <UART_AdvFeatureConfig+0x94>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80023a0:	684a      	ldr	r2, [r1, #4]
 80023a2:	6c44      	ldr	r4, [r0, #68]	; 0x44
 80023a4:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 80023a8:	4322      	orrs	r2, r4
 80023aa:	604a      	str	r2, [r1, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80023ac:	061b      	lsls	r3, r3, #24
 80023ae:	d506      	bpl.n	80023be <UART_AdvFeatureConfig+0xa6>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80023b0:	6802      	ldr	r2, [r0, #0]
 80023b2:	6c81      	ldr	r1, [r0, #72]	; 0x48
 80023b4:	6853      	ldr	r3, [r2, #4]
 80023b6:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 80023ba:	430b      	orrs	r3, r1
 80023bc:	6053      	str	r3, [r2, #4]
 80023be:	bd10      	pop	{r4, pc}

080023c0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80023c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80023c4:	9d06      	ldr	r5, [sp, #24]
 80023c6:	4604      	mov	r4, r0
 80023c8:	460f      	mov	r7, r1
 80023ca:	4616      	mov	r6, r2
 80023cc:	4698      	mov	r8, r3
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80023ce:	6821      	ldr	r1, [r4, #0]
 80023d0:	69ca      	ldr	r2, [r1, #28]
 80023d2:	ea37 0302 	bics.w	r3, r7, r2
 80023d6:	bf0c      	ite	eq
 80023d8:	2201      	moveq	r2, #1
 80023da:	2200      	movne	r2, #0
 80023dc:	42b2      	cmp	r2, r6
 80023de:	d002      	beq.n	80023e6 <UART_WaitOnFlagUntilTimeout+0x26>
        __HAL_UNLOCK(huart);
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 80023e0:	2000      	movs	r0, #0
}
 80023e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(Timeout != HAL_MAX_DELAY)
 80023e6:	1c6b      	adds	r3, r5, #1
 80023e8:	d0f2      	beq.n	80023d0 <UART_WaitOnFlagUntilTimeout+0x10>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 80023ea:	b99d      	cbnz	r5, 8002414 <UART_WaitOnFlagUntilTimeout+0x54>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80023ec:	6823      	ldr	r3, [r4, #0]
 80023ee:	681a      	ldr	r2, [r3, #0]
 80023f0:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80023f4:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80023f6:	689a      	ldr	r2, [r3, #8]
 80023f8:	f022 0201 	bic.w	r2, r2, #1
 80023fc:	609a      	str	r2, [r3, #8]
        huart->gState  = HAL_UART_STATE_READY;
 80023fe:	2320      	movs	r3, #32
 8002400:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
        huart->RxState = HAL_UART_STATE_READY;
 8002404:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a
        __HAL_UNLOCK(huart);
 8002408:	2300      	movs	r3, #0
 800240a:	f884 3068 	strb.w	r3, [r4, #104]	; 0x68
 800240e:	2003      	movs	r0, #3
 8002410:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8002414:	f7fe f966 	bl	80006e4 <HAL_GetTick>
 8002418:	eba0 0008 	sub.w	r0, r0, r8
 800241c:	4285      	cmp	r5, r0
 800241e:	d2d6      	bcs.n	80023ce <UART_WaitOnFlagUntilTimeout+0xe>
 8002420:	e7e4      	b.n	80023ec <UART_WaitOnFlagUntilTimeout+0x2c>

08002422 <HAL_UART_Transmit>:
{
 8002422:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8002426:	461f      	mov	r7, r3
  if(huart->gState == HAL_UART_STATE_READY)
 8002428:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
 800242c:	2b20      	cmp	r3, #32
{
 800242e:	4604      	mov	r4, r0
 8002430:	460d      	mov	r5, r1
 8002432:	4690      	mov	r8, r2
  if(huart->gState == HAL_UART_STATE_READY)
 8002434:	d14c      	bne.n	80024d0 <HAL_UART_Transmit+0xae>
    if((pData == NULL ) || (Size == 0U))
 8002436:	2900      	cmp	r1, #0
 8002438:	d048      	beq.n	80024cc <HAL_UART_Transmit+0xaa>
 800243a:	2a00      	cmp	r2, #0
 800243c:	d046      	beq.n	80024cc <HAL_UART_Transmit+0xaa>
    __HAL_LOCK(huart);
 800243e:	f890 3068 	ldrb.w	r3, [r0, #104]	; 0x68
 8002442:	2b01      	cmp	r3, #1
 8002444:	d044      	beq.n	80024d0 <HAL_UART_Transmit+0xae>
 8002446:	2301      	movs	r3, #1
 8002448:	f880 3068 	strb.w	r3, [r0, #104]	; 0x68
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800244c:	2300      	movs	r3, #0
 800244e:	66c3      	str	r3, [r0, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002450:	2321      	movs	r3, #33	; 0x21
 8002452:	f880 3069 	strb.w	r3, [r0, #105]	; 0x69
    tickstart = HAL_GetTick();
 8002456:	f7fe f945 	bl	80006e4 <HAL_GetTick>
    huart->TxXferSize = Size;
 800245a:	f8a4 8050 	strh.w	r8, [r4, #80]	; 0x50
    tickstart = HAL_GetTick();
 800245e:	4606      	mov	r6, r0
    huart->TxXferCount = Size;
 8002460:	f8a4 8052 	strh.w	r8, [r4, #82]	; 0x52
    while(huart->TxXferCount > 0U)
 8002464:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
 8002468:	b292      	uxth	r2, r2
 800246a:	b962      	cbnz	r2, 8002486 <HAL_UART_Transmit+0x64>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800246c:	9700      	str	r7, [sp, #0]
 800246e:	4633      	mov	r3, r6
 8002470:	2140      	movs	r1, #64	; 0x40
 8002472:	4620      	mov	r0, r4
 8002474:	f7ff ffa4 	bl	80023c0 <UART_WaitOnFlagUntilTimeout>
 8002478:	b998      	cbnz	r0, 80024a2 <HAL_UART_Transmit+0x80>
    huart->gState = HAL_UART_STATE_READY;
 800247a:	2320      	movs	r3, #32
 800247c:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
    __HAL_UNLOCK(huart);
 8002480:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68
    return HAL_OK;
 8002484:	e00e      	b.n	80024a4 <HAL_UART_Transmit+0x82>
      huart->TxXferCount--;
 8002486:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800248a:	9700      	str	r7, [sp, #0]
      huart->TxXferCount--;
 800248c:	3b01      	subs	r3, #1
 800248e:	b29b      	uxth	r3, r3
 8002490:	f8a4 3052 	strh.w	r3, [r4, #82]	; 0x52
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002494:	2200      	movs	r2, #0
 8002496:	4633      	mov	r3, r6
 8002498:	2180      	movs	r1, #128	; 0x80
 800249a:	4620      	mov	r0, r4
 800249c:	f7ff ff90 	bl	80023c0 <UART_WaitOnFlagUntilTimeout>
 80024a0:	b118      	cbz	r0, 80024aa <HAL_UART_Transmit+0x88>
        return HAL_TIMEOUT;
 80024a2:	2003      	movs	r0, #3
}
 80024a4:	b002      	add	sp, #8
 80024a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80024aa:	68a3      	ldr	r3, [r4, #8]
 80024ac:	6822      	ldr	r2, [r4, #0]
 80024ae:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80024b2:	d107      	bne.n	80024c4 <HAL_UART_Transmit+0xa2>
 80024b4:	6923      	ldr	r3, [r4, #16]
 80024b6:	b92b      	cbnz	r3, 80024c4 <HAL_UART_Transmit+0xa2>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 80024b8:	f835 3b02 	ldrh.w	r3, [r5], #2
 80024bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80024c0:	8513      	strh	r3, [r2, #40]	; 0x28
        pData += 2U;
 80024c2:	e7cf      	b.n	8002464 <HAL_UART_Transmit+0x42>
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 80024c4:	782b      	ldrb	r3, [r5, #0]
 80024c6:	8513      	strh	r3, [r2, #40]	; 0x28
 80024c8:	3501      	adds	r5, #1
 80024ca:	e7cb      	b.n	8002464 <HAL_UART_Transmit+0x42>
      return  HAL_ERROR;
 80024cc:	2001      	movs	r0, #1
 80024ce:	e7e9      	b.n	80024a4 <HAL_UART_Transmit+0x82>
    return HAL_BUSY;
 80024d0:	2002      	movs	r0, #2
 80024d2:	e7e7      	b.n	80024a4 <HAL_UART_Transmit+0x82>

080024d4 <HAL_UART_Receive>:
{
 80024d4:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80024d8:	4698      	mov	r8, r3
  if(huart->RxState == HAL_UART_STATE_READY)
 80024da:	f890 306a 	ldrb.w	r3, [r0, #106]	; 0x6a
 80024de:	2b20      	cmp	r3, #32
{
 80024e0:	4604      	mov	r4, r0
 80024e2:	460d      	mov	r5, r1
 80024e4:	4616      	mov	r6, r2
  if(huart->RxState == HAL_UART_STATE_READY)
 80024e6:	d160      	bne.n	80025aa <HAL_UART_Receive+0xd6>
    if((pData == NULL ) || (Size == 0U))
 80024e8:	2900      	cmp	r1, #0
 80024ea:	d05c      	beq.n	80025a6 <HAL_UART_Receive+0xd2>
 80024ec:	2a00      	cmp	r2, #0
 80024ee:	d05a      	beq.n	80025a6 <HAL_UART_Receive+0xd2>
    __HAL_LOCK(huart);
 80024f0:	f890 3068 	ldrb.w	r3, [r0, #104]	; 0x68
 80024f4:	2b01      	cmp	r3, #1
 80024f6:	d058      	beq.n	80025aa <HAL_UART_Receive+0xd6>
 80024f8:	2301      	movs	r3, #1
 80024fa:	f880 3068 	strb.w	r3, [r0, #104]	; 0x68
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80024fe:	2300      	movs	r3, #0
 8002500:	66c3      	str	r3, [r0, #108]	; 0x6c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002502:	2322      	movs	r3, #34	; 0x22
 8002504:	f880 306a 	strb.w	r3, [r0, #106]	; 0x6a
    tickstart = HAL_GetTick();
 8002508:	f7fe f8ec 	bl	80006e4 <HAL_GetTick>
    UART_MASK_COMPUTATION(huart);
 800250c:	68a3      	ldr	r3, [r4, #8]
    huart->RxXferSize = Size;
 800250e:	f8a4 6058 	strh.w	r6, [r4, #88]	; 0x58
    UART_MASK_COMPUTATION(huart);
 8002512:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    tickstart = HAL_GetTick();
 8002516:	4607      	mov	r7, r0
    huart->RxXferCount = Size;
 8002518:	f8a4 605a 	strh.w	r6, [r4, #90]	; 0x5a
    UART_MASK_COMPUTATION(huart);
 800251c:	d115      	bne.n	800254a <HAL_UART_Receive+0x76>
 800251e:	6923      	ldr	r3, [r4, #16]
 8002520:	b98b      	cbnz	r3, 8002546 <HAL_UART_Receive+0x72>
 8002522:	f240 13ff 	movw	r3, #511	; 0x1ff
 8002526:	f8a4 305c 	strh.w	r3, [r4, #92]	; 0x5c
    uhMask = huart->Mask;
 800252a:	f8b4 605c 	ldrh.w	r6, [r4, #92]	; 0x5c
    while(huart->RxXferCount > 0U)
 800252e:	f8b4 005a 	ldrh.w	r0, [r4, #90]	; 0x5a
 8002532:	b280      	uxth	r0, r0
 8002534:	b9b8      	cbnz	r0, 8002566 <HAL_UART_Receive+0x92>
    huart->RxState = HAL_UART_STATE_READY;
 8002536:	2320      	movs	r3, #32
 8002538:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a
    __HAL_UNLOCK(huart);
 800253c:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68
}
 8002540:	b002      	add	sp, #8
 8002542:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    UART_MASK_COMPUTATION(huart);
 8002546:	23ff      	movs	r3, #255	; 0xff
 8002548:	e7ed      	b.n	8002526 <HAL_UART_Receive+0x52>
 800254a:	b923      	cbnz	r3, 8002556 <HAL_UART_Receive+0x82>
 800254c:	6923      	ldr	r3, [r4, #16]
 800254e:	2b00      	cmp	r3, #0
 8002550:	d0f9      	beq.n	8002546 <HAL_UART_Receive+0x72>
 8002552:	237f      	movs	r3, #127	; 0x7f
 8002554:	e7e7      	b.n	8002526 <HAL_UART_Receive+0x52>
 8002556:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800255a:	d1e6      	bne.n	800252a <HAL_UART_Receive+0x56>
 800255c:	6923      	ldr	r3, [r4, #16]
 800255e:	2b00      	cmp	r3, #0
 8002560:	d0f7      	beq.n	8002552 <HAL_UART_Receive+0x7e>
 8002562:	233f      	movs	r3, #63	; 0x3f
 8002564:	e7df      	b.n	8002526 <HAL_UART_Receive+0x52>
      huart->RxXferCount--;
 8002566:	f8b4 305a 	ldrh.w	r3, [r4, #90]	; 0x5a
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800256a:	f8cd 8000 	str.w	r8, [sp]
      huart->RxXferCount--;
 800256e:	3b01      	subs	r3, #1
 8002570:	b29b      	uxth	r3, r3
 8002572:	f8a4 305a 	strh.w	r3, [r4, #90]	; 0x5a
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002576:	2200      	movs	r2, #0
 8002578:	463b      	mov	r3, r7
 800257a:	2120      	movs	r1, #32
 800257c:	4620      	mov	r0, r4
 800257e:	f7ff ff1f 	bl	80023c0 <UART_WaitOnFlagUntilTimeout>
 8002582:	b9a0      	cbnz	r0, 80025ae <HAL_UART_Receive+0xda>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002584:	68a3      	ldr	r3, [r4, #8]
 8002586:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800258a:	6823      	ldr	r3, [r4, #0]
 800258c:	d106      	bne.n	800259c <HAL_UART_Receive+0xc8>
 800258e:	6922      	ldr	r2, [r4, #16]
 8002590:	b922      	cbnz	r2, 800259c <HAL_UART_Receive+0xc8>
        *tmp = (uint16_t)(huart->Instance->RDR & uhMask);
 8002592:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8002594:	4033      	ands	r3, r6
 8002596:	f825 3b02 	strh.w	r3, [r5], #2
        pData +=2U;
 800259a:	e7c8      	b.n	800252e <HAL_UART_Receive+0x5a>
        *pData++ = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800259c:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800259e:	4033      	ands	r3, r6
 80025a0:	702b      	strb	r3, [r5, #0]
 80025a2:	3501      	adds	r5, #1
 80025a4:	e7c3      	b.n	800252e <HAL_UART_Receive+0x5a>
      return  HAL_ERROR;
 80025a6:	2001      	movs	r0, #1
 80025a8:	e7ca      	b.n	8002540 <HAL_UART_Receive+0x6c>
    return HAL_BUSY;
 80025aa:	2002      	movs	r0, #2
 80025ac:	e7c8      	b.n	8002540 <HAL_UART_Receive+0x6c>
        return HAL_TIMEOUT;
 80025ae:	2003      	movs	r0, #3
 80025b0:	e7c6      	b.n	8002540 <HAL_UART_Receive+0x6c>

080025b2 <UART_CheckIdleState>:
{
 80025b2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80025b4:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80025b6:	2600      	movs	r6, #0
 80025b8:	66c6      	str	r6, [r0, #108]	; 0x6c
  tickstart = HAL_GetTick();
 80025ba:	f7fe f893 	bl	80006e4 <HAL_GetTick>
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80025be:	6823      	ldr	r3, [r4, #0]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	071a      	lsls	r2, r3, #28
  tickstart = HAL_GetTick();
 80025c4:	4605      	mov	r5, r0
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80025c6:	d417      	bmi.n	80025f8 <UART_CheckIdleState+0x46>
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80025c8:	6823      	ldr	r3, [r4, #0]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	075b      	lsls	r3, r3, #29
 80025ce:	d50a      	bpl.n	80025e6 <UART_CheckIdleState+0x34>
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80025d0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80025d4:	9300      	str	r3, [sp, #0]
 80025d6:	2200      	movs	r2, #0
 80025d8:	462b      	mov	r3, r5
 80025da:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80025de:	4620      	mov	r0, r4
 80025e0:	f7ff feee 	bl	80023c0 <UART_WaitOnFlagUntilTimeout>
 80025e4:	b9a0      	cbnz	r0, 8002610 <UART_CheckIdleState+0x5e>
  huart->gState  = HAL_UART_STATE_READY;
 80025e6:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 80025e8:	2000      	movs	r0, #0
  huart->gState  = HAL_UART_STATE_READY;
 80025ea:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
  __HAL_UNLOCK(huart);
 80025ee:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68
  huart->RxState = HAL_UART_STATE_READY;
 80025f2:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a
  return HAL_OK;
 80025f6:	e00c      	b.n	8002612 <UART_CheckIdleState+0x60>
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80025f8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80025fc:	9300      	str	r3, [sp, #0]
 80025fe:	4632      	mov	r2, r6
 8002600:	4603      	mov	r3, r0
 8002602:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8002606:	4620      	mov	r0, r4
 8002608:	f7ff feda 	bl	80023c0 <UART_WaitOnFlagUntilTimeout>
 800260c:	2800      	cmp	r0, #0
 800260e:	d0db      	beq.n	80025c8 <UART_CheckIdleState+0x16>
      return HAL_TIMEOUT;
 8002610:	2003      	movs	r0, #3
}
 8002612:	b002      	add	sp, #8
 8002614:	bd70      	pop	{r4, r5, r6, pc}

08002616 <HAL_UART_Init>:
{
 8002616:	b510      	push	{r4, lr}
  if(huart == NULL)
 8002618:	4604      	mov	r4, r0
 800261a:	b360      	cbz	r0, 8002676 <HAL_UART_Init+0x60>
  if(huart->gState == HAL_UART_STATE_RESET)
 800261c:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
 8002620:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002624:	b91b      	cbnz	r3, 800262e <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8002626:	f880 2068 	strb.w	r2, [r0, #104]	; 0x68
    HAL_UART_MspInit(huart);
 800262a:	f000 fb6d 	bl	8002d08 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 800262e:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8002630:	2324      	movs	r3, #36	; 0x24
 8002632:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
  __HAL_UART_DISABLE(huart);
 8002636:	6813      	ldr	r3, [r2, #0]
 8002638:	f023 0301 	bic.w	r3, r3, #1
 800263c:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 800263e:	4620      	mov	r0, r4
 8002640:	f7ff fdc4 	bl	80021cc <UART_SetConfig>
 8002644:	2801      	cmp	r0, #1
 8002646:	d016      	beq.n	8002676 <HAL_UART_Init+0x60>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002648:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800264a:	b113      	cbz	r3, 8002652 <HAL_UART_Init+0x3c>
    UART_AdvFeatureConfig(huart);
 800264c:	4620      	mov	r0, r4
 800264e:	f7ff fe63 	bl	8002318 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002652:	6823      	ldr	r3, [r4, #0]
 8002654:	685a      	ldr	r2, [r3, #4]
 8002656:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800265a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800265c:	689a      	ldr	r2, [r3, #8]
 800265e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002662:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8002664:	681a      	ldr	r2, [r3, #0]
 8002666:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 800266a:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 800266c:	601a      	str	r2, [r3, #0]
}
 800266e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 8002672:	f7ff bf9e 	b.w	80025b2 <UART_CheckIdleState>
}
 8002676:	2001      	movs	r0, #1
 8002678:	bd10      	pop	{r4, pc}
	...

0800267c <Measure_and_send>:
uint16_t ADC_Measure[32] = {};
uint16_t i_buf[32];
const uint32_t DWA_DO_11=2048;
/*to dziaa*/
void Measure_and_send(uint16_t Sine[32])
{
 800267c:	b508      	push	{r3, lr}

	HAL_ADC_Start_DMA(&hadc1,&ADC_Measure,32);
 800267e:	2220      	movs	r2, #32
 8002680:	490c      	ldr	r1, [pc, #48]	; (80026b4 <Measure_and_send+0x38>)
 8002682:	480d      	ldr	r0, [pc, #52]	; (80026b8 <Measure_and_send+0x3c>)
 8002684:	f7fe fa0a 	bl	8000a9c <HAL_ADC_Start_DMA>
	for(int i=0; i<32; i++)
	{
		i_buf[i] = ADC_Measure[i];
 8002688:	4a0c      	ldr	r2, [pc, #48]	; (80026bc <Measure_and_send+0x40>)
 800268a:	480a      	ldr	r0, [pc, #40]	; (80026b4 <Measure_and_send+0x38>)
	for(int i=0; i<32; i++)
 800268c:	2300      	movs	r3, #0
		i_buf[i] = ADC_Measure[i];
 800268e:	f830 1013 	ldrh.w	r1, [r0, r3, lsl #1]
 8002692:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for(int i=0; i<32; i++)
 8002696:	3301      	adds	r3, #1
 8002698:	2b20      	cmp	r3, #32
 800269a:	d1f8      	bne.n	800268e <Measure_and_send+0x12>
	}
	HAL_UART_Transmit(&huart1, &i_buf,64,200 );
 800269c:	23c8      	movs	r3, #200	; 0xc8
 800269e:	2240      	movs	r2, #64	; 0x40
 80026a0:	4906      	ldr	r1, [pc, #24]	; (80026bc <Measure_and_send+0x40>)
 80026a2:	4807      	ldr	r0, [pc, #28]	; (80026c0 <Measure_and_send+0x44>)
 80026a4:	f7ff febd 	bl	8002422 <HAL_UART_Transmit>

	for(int i=0;i <= 32; i++)
	{
		//sum=sum+(Sine[i]-DWA_DO_11)*ADC_Measure[i];
	}
	HAL_ADC_Stop_DMA(&hadc1);
 80026a8:	4803      	ldr	r0, [pc, #12]	; (80026b8 <Measure_and_send+0x3c>)
	//uint32_t ADC_Liczba=sum/32;
	//HAL_UART_Transmit(&huart1, &ADC_Liczba,4,200 );
}
 80026aa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	HAL_ADC_Stop_DMA(&hadc1);
 80026ae:	f7fe ba55 	b.w	8000b5c <HAL_ADC_Stop_DMA>
 80026b2:	bf00      	nop
 80026b4:	20000020 	.word	0x20000020
 80026b8:	200000f8 	.word	0x200000f8
 80026bc:	20000074 	.word	0x20000074
 80026c0:	2000014c 	.word	0x2000014c

080026c4 <Change_Freq_Manualy>:
/*prawdopodobnie dziaa*/
void Change_Freq_Manualy(uint16_t Sine[32],uint16_t PSC_VALUE)
{

	    TIM6->PSC = PSC_VALUE; // putting new PSC value to TIM6 register
 80026c4:	4b01      	ldr	r3, [pc, #4]	; (80026cc <Change_Freq_Manualy+0x8>)
 80026c6:	6299      	str	r1, [r3, #40]	; 0x28
 80026c8:	4770      	bx	lr
 80026ca:	bf00      	nop
 80026cc:	40001000 	.word	0x40001000

080026d0 <Impedance_auto_measure>:

}

void Impedance_auto_measure(uint16_t F_s,uint16_t F_e,uint16_t F_ch,uint16_t Sinet[32])
{
 80026d0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}


	if( ((F_e - F_s)%F_ch) == 0 && F_s>=1 && F_e<=50 && F_e != 0 && F_s != 0)
 80026d4:	1a0c      	subs	r4, r1, r0
{
 80026d6:	4605      	mov	r5, r0
	if( ((F_e - F_s)%F_ch) == 0 && F_s>=1 && F_e<=50 && F_e != 0 && F_s != 0)
 80026d8:	fb94 f0f2 	sdiv	r0, r4, r2
 80026dc:	fb02 4410 	mls	r4, r2, r0, r4
{
 80026e0:	4616      	mov	r6, r2
	if( ((F_e - F_s)%F_ch) == 0 && F_s>=1 && F_e<=50 && F_e != 0 && F_s != 0)
 80026e2:	b9a4      	cbnz	r4, 800270e <Impedance_auto_measure+0x3e>
 80026e4:	b19d      	cbz	r5, 800270e <Impedance_auto_measure+0x3e>
 80026e6:	3901      	subs	r1, #1
 80026e8:	2931      	cmp	r1, #49	; 0x31
 80026ea:	d810      	bhi.n	800270e <Impedance_auto_measure+0x3e>
	{
		uint16_t	Calc_PSC_VALUE=0;
		uint16_t    Real_Freq = 0;

		for(int i=0; i <= round((F_e - F_s)/F_ch);i=i+1)
 80026ec:	f7fd febe 	bl	800046c <__aeabi_i2d>
	    TIM6->PSC = PSC_VALUE; // putting new PSC value to TIM6 register
 80026f0:	f8df a05c 	ldr.w	sl, [pc, #92]	; 8002750 <Impedance_auto_measure+0x80>
		 * Frequency,Data space
		 * Send(freq)
		 * Send(Data)
		 * Send("/")
		 */
		HAL_UART_Transmit(&huart1,(uint8_t) &Calc_PSC_VALUE,2,1000);
 80026f4:	f8df b05c 	ldr.w	fp, [pc, #92]	; 8002754 <Impedance_auto_measure+0x84>
		for(int i=0; i <= round((F_e - F_s)/F_ch);i=i+1)
 80026f8:	4680      	mov	r8, r0
 80026fa:	4689      	mov	r9, r1
 80026fc:	4620      	mov	r0, r4
 80026fe:	f7fd feb5 	bl	800046c <__aeabi_i2d>
 8002702:	4642      	mov	r2, r8
 8002704:	464b      	mov	r3, r9
 8002706:	19af      	adds	r7, r5, r6
 8002708:	f7fd ff80 	bl	800060c <__aeabi_dcmple>
 800270c:	b910      	cbnz	r0, 8002714 <Impedance_auto_measure+0x44>



		}
	}
}
 800270e:	b003      	add	sp, #12
 8002710:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		Calc_PSC_VALUE=round(2000/(F_s+i*F_ch))-1; // freq=Clock/(period-1)*(prescaler-1)
 8002714:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8002718:	fb90 f0f5 	sdiv	r0, r0, r5
 800271c:	f7fd fea6 	bl	800046c <__aeabi_i2d>
 8002720:	2200      	movs	r2, #0
 8002722:	4b0a      	ldr	r3, [pc, #40]	; (800274c <Impedance_auto_measure+0x7c>)
 8002724:	f7fd fd54 	bl	80001d0 <__aeabi_dsub>
 8002728:	f7fd ff8e 	bl	8000648 <__aeabi_d2uiz>
 800272c:	a902      	add	r1, sp, #8
 800272e:	b280      	uxth	r0, r0
 8002730:	f821 0d02 	strh.w	r0, [r1, #-2]!
		HAL_UART_Transmit(&huart1,(uint8_t) &Calc_PSC_VALUE,2,1000);
 8002734:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
	    TIM6->PSC = PSC_VALUE; // putting new PSC value to TIM6 register
 8002738:	f8ca 0028 	str.w	r0, [sl, #40]	; 0x28
		HAL_UART_Transmit(&huart1,(uint8_t) &Calc_PSC_VALUE,2,1000);
 800273c:	2202      	movs	r2, #2
 800273e:	b2c9      	uxtb	r1, r1
 8002740:	4658      	mov	r0, fp
 8002742:	f7ff fe6e 	bl	8002422 <HAL_UART_Transmit>
		for(int i=0; i <= round((F_e - F_s)/F_ch);i=i+1)
 8002746:	3401      	adds	r4, #1
 8002748:	463d      	mov	r5, r7
 800274a:	e7d7      	b.n	80026fc <Impedance_auto_measure+0x2c>
 800274c:	3ff00000 	.word	0x3ff00000
 8002750:	40001000 	.word	0x40001000
 8002754:	2000014c 	.word	0x2000014c

08002758 <SystemClock_Config>:
}
}
/** System Clock Configuration
*/
void SystemClock_Config(void)
{
 8002758:	b510      	push	{r4, lr}
 800275a:	b09c      	sub	sp, #112	; 0x70
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800275c:	2301      	movs	r3, #1
 800275e:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8002760:	2310      	movs	r3, #16
 8002762:	930a      	str	r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002764:	2300      	movs	r3, #0
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002766:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002768:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800276a:	a805      	add	r0, sp, #20
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 800276c:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002770:	9405      	str	r4, [sp, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002772:	940c      	str	r4, [sp, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8002774:	930e      	str	r3, [sp, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002776:	f7fe ff57 	bl	8001628 <HAL_RCC_OscConfig>
 800277a:	b100      	cbz	r0, 800277e <SystemClock_Config+0x26>
 800277c:	e7fe      	b.n	800277c <SystemClock_Config+0x24>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800277e:	230f      	movs	r3, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002780:	e88d 0018 	stmia.w	sp, {r3, r4}
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002784:	9002      	str	r0, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002786:	f44f 6380 	mov.w	r3, #1024	; 0x400
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800278a:	9004      	str	r0, [sp, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800278c:	4621      	mov	r1, r4
 800278e:	4668      	mov	r0, sp
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002790:	9303      	str	r3, [sp, #12]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002792:	f7ff f9ed 	bl	8001b70 <HAL_RCC_ClockConfig>
 8002796:	b100      	cbz	r0, 800279a <SystemClock_Config+0x42>
 8002798:	e7fe      	b.n	8002798 <SystemClock_Config+0x40>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_ADC1;
 800279a:	2381      	movs	r3, #129	; 0x81
 800279c:	930f      	str	r3, [sp, #60]	; 0x3c
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 800279e:	9011      	str	r0, [sp, #68]	; 0x44
  PeriphClkInit.Adc1ClockSelection = RCC_ADC1PLLCLK_DIV1;
 80027a0:	f44f 7380 	mov.w	r3, #256	; 0x100

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80027a4:	a80f      	add	r0, sp, #60	; 0x3c
  PeriphClkInit.Adc1ClockSelection = RCC_ADC1PLLCLK_DIV1;
 80027a6:	9315      	str	r3, [sp, #84]	; 0x54
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80027a8:	f7ff fada 	bl	8001d60 <HAL_RCCEx_PeriphCLKConfig>
 80027ac:	4604      	mov	r4, r0
 80027ae:	b100      	cbz	r0, 80027b2 <SystemClock_Config+0x5a>
 80027b0:	e7fe      	b.n	80027b0 <SystemClock_Config+0x58>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 80027b2:	f7ff fa9f 	bl	8001cf4 <HAL_RCC_GetHCLKFreq>
 80027b6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80027ba:	fbb0 f0f3 	udiv	r0, r0, r3
 80027be:	f7fe fcbb 	bl	8001138 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80027c2:	2004      	movs	r0, #4
 80027c4:	f7fe fcce 	bl	8001164 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80027c8:	4622      	mov	r2, r4
 80027ca:	4621      	mov	r1, r4
 80027cc:	f04f 30ff 	mov.w	r0, #4294967295
 80027d0:	f7fe fc72 	bl	80010b8 <HAL_NVIC_SetPriority>
}
 80027d4:	b01c      	add	sp, #112	; 0x70
 80027d6:	bd10      	pop	{r4, pc}

080027d8 <main>:
{
 80027d8:	b580      	push	{r7, lr}
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80027da:	4da2      	ldr	r5, [pc, #648]	; (8002a64 <main+0x28c>)
{
 80027dc:	b08e      	sub	sp, #56	; 0x38
  HAL_Init();
 80027de:	f7fd ff67 	bl	80006b0 <HAL_Init>
  SystemClock_Config();
 80027e2:	f7ff ffb9 	bl	8002758 <SystemClock_Config>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80027e6:	696b      	ldr	r3, [r5, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80027e8:	489f      	ldr	r0, [pc, #636]	; (8002a68 <main+0x290>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80027ea:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80027ee:	616b      	str	r3, [r5, #20]
 80027f0:	696b      	ldr	r3, [r5, #20]
 80027f2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80027f6:	9304      	str	r3, [sp, #16]
 80027f8:	9b04      	ldr	r3, [sp, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80027fa:	696b      	ldr	r3, [r5, #20]
 80027fc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002800:	616b      	str	r3, [r5, #20]
 8002802:	696b      	ldr	r3, [r5, #20]
 8002804:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002808:	9305      	str	r3, [sp, #20]
 800280a:	9b05      	ldr	r3, [sp, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800280c:	696b      	ldr	r3, [r5, #20]
 800280e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002812:	616b      	str	r3, [r5, #20]
 8002814:	696b      	ldr	r3, [r5, #20]
 8002816:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800281a:	9306      	str	r3, [sp, #24]
 800281c:	9b06      	ldr	r3, [sp, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800281e:	696b      	ldr	r3, [r5, #20]
 8002820:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002824:	616b      	str	r3, [r5, #20]
 8002826:	696b      	ldr	r3, [r5, #20]
 8002828:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800282c:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800282e:	9307      	str	r3, [sp, #28]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8002830:	f44f 5100 	mov.w	r1, #8192	; 0x2000

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002834:	2400      	movs	r4, #0
  GPIO_InitStruct.Pin = B1_Pin;
 8002836:	f44f 5600 	mov.w	r6, #8192	; 0x2000
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800283a:	9b07      	ldr	r3, [sp, #28]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800283c:	f7fe feee 	bl	800161c <HAL_GPIO_WritePin>
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002840:	4b8a      	ldr	r3, [pc, #552]	; (8002a6c <main+0x294>)
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002842:	488b      	ldr	r0, [pc, #556]	; (8002a70 <main+0x298>)
  GPIO_InitStruct.Pin = B1_Pin;
 8002844:	9608      	str	r6, [sp, #32]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002846:	a908      	add	r1, sp, #32
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002848:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800284a:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800284c:	f7fe fe2c 	bl	80014a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : USART_TX_Pin USART_RX_Pin */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002850:	2302      	movs	r3, #2
 8002852:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002854:	a908      	add	r1, sp, #32
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002856:	2307      	movs	r3, #7
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002858:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800285c:	270c      	movs	r7, #12
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800285e:	930c      	str	r3, [sp, #48]	; 0x30
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002860:	9708      	str	r7, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002862:	940a      	str	r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002864:	940b      	str	r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002866:	f7fe fe1f 	bl	80014a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800286a:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800286c:	a908      	add	r1, sp, #32
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800286e:	2601      	movs	r6, #1
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8002870:	487d      	ldr	r0, [pc, #500]	; (8002a68 <main+0x290>)
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002872:	9609      	str	r6, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002874:	940a      	str	r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002876:	940b      	str	r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8002878:	f7fe fe16 	bl	80014a8 <HAL_GPIO_Init>
  __HAL_RCC_DMA1_CLK_ENABLE();
 800287c:	696b      	ldr	r3, [r5, #20]
 800287e:	4333      	orrs	r3, r6
 8002880:	616b      	str	r3, [r5, #20]
 8002882:	696b      	ldr	r3, [r5, #20]
  hadc1.Instance = ADC1;
 8002884:	4d7b      	ldr	r5, [pc, #492]	; (8002a74 <main+0x29c>)
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002886:	4033      	ands	r3, r6
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002888:	4622      	mov	r2, r4
 800288a:	4621      	mov	r1, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 800288c:	9303      	str	r3, [sp, #12]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800288e:	200b      	movs	r0, #11
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002890:	9b03      	ldr	r3, [sp, #12]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002892:	f7fe fc11 	bl	80010b8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002896:	200b      	movs	r0, #11
 8002898:	f7fe fc42 	bl	8001120 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 800289c:	4622      	mov	r2, r4
 800289e:	4621      	mov	r1, r4
 80028a0:	200d      	movs	r0, #13
 80028a2:	f7fe fc09 	bl	80010b8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80028a6:	200d      	movs	r0, #13
 80028a8:	f7fe fc3a 	bl	8001120 <HAL_NVIC_EnableIRQ>
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80028ac:	f04f 0804 	mov.w	r8, #4
  hadc1.Instance = ADC1;
 80028b0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80028b4:	4628      	mov	r0, r5
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80028b6:	e885 0018 	stmia.w	r5, {r3, r4}
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80028ba:	60ac      	str	r4, [r5, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80028bc:	612c      	str	r4, [r5, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80028be:	61ee      	str	r6, [r5, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80028c0:	626c      	str	r4, [r5, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80028c2:	632c      	str	r4, [r5, #48]	; 0x30
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80028c4:	62ee      	str	r6, [r5, #44]	; 0x2c
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80028c6:	60ec      	str	r4, [r5, #12]
  hadc1.Init.NbrOfConversion = 1;
 80028c8:	622e      	str	r6, [r5, #32]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80028ca:	636e      	str	r6, [r5, #52]	; 0x34
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80028cc:	f8c5 8014 	str.w	r8, [r5, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80028d0:	61ac      	str	r4, [r5, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80028d2:	63ac      	str	r4, [r5, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80028d4:	f7fd fffc 	bl	80008d0 <HAL_ADC_Init>
 80028d8:	b100      	cbz	r0, 80028dc <main+0x104>
 80028da:	e7fe      	b.n	80028da <main+0x102>
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80028dc:	900b      	str	r0, [sp, #44]	; 0x2c
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80028de:	900a      	str	r0, [sp, #40]	; 0x28
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80028e0:	900c      	str	r0, [sp, #48]	; 0x30
  sConfig.Offset = 0;
 80028e2:	900d      	str	r0, [sp, #52]	; 0x34
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80028e4:	a908      	add	r1, sp, #32
 80028e6:	4628      	mov	r0, r5
  sConfig.Channel = ADC_CHANNEL_1;
 80028e8:	9608      	str	r6, [sp, #32]
  sConfig.Rank = 1;
 80028ea:	9609      	str	r6, [sp, #36]	; 0x24
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80028ec:	f7fe fa6e 	bl	8000dcc <HAL_ADC_ConfigChannel>
 80028f0:	b100      	cbz	r0, 80028f4 <main+0x11c>
 80028f2:	e7fe      	b.n	80028f2 <main+0x11a>
  htim6.Instance = TIM6;
 80028f4:	4c60      	ldr	r4, [pc, #384]	; (8002a78 <main+0x2a0>)
  htim6.Init.Prescaler = 24;
 80028f6:	4b61      	ldr	r3, [pc, #388]	; (8002a7c <main+0x2a4>)
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80028f8:	60a0      	str	r0, [r4, #8]
  htim6.Init.Prescaler = 24;
 80028fa:	2518      	movs	r5, #24
 80028fc:	e884 0028 	stmia.w	r4, {r3, r5}
  htim6.Init.Period = 99;
 8002900:	2363      	movs	r3, #99	; 0x63
 8002902:	60e3      	str	r3, [r4, #12]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002904:	4620      	mov	r0, r4
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002906:	2380      	movs	r3, #128	; 0x80
 8002908:	61a3      	str	r3, [r4, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800290a:	f7ff fc1f 	bl	800214c <HAL_TIM_Base_Init>
 800290e:	b100      	cbz	r0, 8002912 <main+0x13a>
 8002910:	e7fe      	b.n	8002910 <main+0x138>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002912:	f04f 0920 	mov.w	r9, #32
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002916:	900a      	str	r0, [sp, #40]	; 0x28
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002918:	eb0d 0109 	add.w	r1, sp, r9
 800291c:	4620      	mov	r0, r4
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800291e:	f8cd 9020 	str.w	r9, [sp, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002922:	f7ff fc2d 	bl	8002180 <HAL_TIMEx_MasterConfigSynchronization>
 8002926:	b100      	cbz	r0, 800292a <main+0x152>
 8002928:	e7fe      	b.n	8002928 <main+0x150>
  hdac.Instance = DAC;
 800292a:	4d55      	ldr	r5, [pc, #340]	; (8002a80 <main+0x2a8>)
 800292c:	4b55      	ldr	r3, [pc, #340]	; (8002a84 <main+0x2ac>)
 800292e:	602b      	str	r3, [r5, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8002930:	4628      	mov	r0, r5
 8002932:	f7fe fc28 	bl	8001186 <HAL_DAC_Init>
 8002936:	4602      	mov	r2, r0
 8002938:	b100      	cbz	r0, 800293c <main+0x164>
 800293a:	e7fe      	b.n	800293a <main+0x162>
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800293c:	9009      	str	r0, [sp, #36]	; 0x24
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800293e:	a908      	add	r1, sp, #32
 8002940:	4628      	mov	r0, r5
  sConfig.DAC_Trigger = DAC_TRIGGER_T6_TRGO;
 8002942:	f8cd 8020 	str.w	r8, [sp, #32]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8002946:	f7fe fcbe 	bl	80012c6 <HAL_DAC_ConfigChannel>
 800294a:	b100      	cbz	r0, 800294e <main+0x176>
 800294c:	e7fe      	b.n	800294c <main+0x174>
  huart1.Instance = USART1;
 800294e:	4b4e      	ldr	r3, [pc, #312]	; (8002a88 <main+0x2b0>)
  huart1.Init.BaudRate = 9600;
 8002950:	494e      	ldr	r1, [pc, #312]	; (8002a8c <main+0x2b4>)
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002952:	6098      	str	r0, [r3, #8]
  huart1.Init.BaudRate = 9600;
 8002954:	f44f 5216 	mov.w	r2, #9600	; 0x2580
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002958:	60d8      	str	r0, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800295a:	6118      	str	r0, [r3, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800295c:	6198      	str	r0, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800295e:	61d8      	str	r0, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002960:	6218      	str	r0, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002962:	6258      	str	r0, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002964:	4618      	mov	r0, r3
  huart1.Init.BaudRate = 9600;
 8002966:	e883 0006 	stmia.w	r3, {r1, r2}
  huart1.Init.Mode = UART_MODE_TX_RX;
 800296a:	615f      	str	r7, [r3, #20]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800296c:	f7ff fe53 	bl	8002616 <HAL_UART_Init>
 8002970:	4606      	mov	r6, r0
 8002972:	b100      	cbz	r0, 8002976 <main+0x19e>
 8002974:	e7fe      	b.n	8002974 <main+0x19c>
  HAL_TIM_Base_Start(&htim6);
 8002976:	4620      	mov	r0, r4
 8002978:	f7ff fae4 	bl	8001f44 <HAL_TIM_Base_Start>
  HAL_DAC_Start(&hdac,DAC_CHANNEL_1);
 800297c:	4631      	mov	r1, r6
 800297e:	4628      	mov	r0, r5
 8002980:	f7fe fc2f 	bl	80011e2 <HAL_DAC_Start>
  HAL_DAC_Start_DMA(&hdac,DAC_CHANNEL_1,Sine12bit,32,DAC_ALIGN_12B_R);
 8002984:	9600      	str	r6, [sp, #0]
 8002986:	464b      	mov	r3, r9
 8002988:	4a41      	ldr	r2, [pc, #260]	; (8002a90 <main+0x2b8>)
	  switch(stan){
 800298a:	4f42      	ldr	r7, [pc, #264]	; (8002a94 <main+0x2bc>)
	  		  	status=HAL_UART_Receive(&huart1,&F_change,1,1000);
 800298c:	f8df 811c 	ldr.w	r8, [pc, #284]	; 8002aac <main+0x2d4>
  HAL_DAC_Start_DMA(&hdac,DAC_CHANNEL_1,Sine12bit,32,DAC_ALIGN_12B_R);
 8002990:	4631      	mov	r1, r6
 8002992:	4628      	mov	r0, r5
 8002994:	f7fe fc42 	bl	800121c <HAL_DAC_Start_DMA>
 8002998:	463c      	mov	r4, r7
	  switch(stan){
 800299a:	783b      	ldrb	r3, [r7, #0]
 800299c:	2b05      	cmp	r3, #5
 800299e:	d8fd      	bhi.n	800299c <main+0x1c4>
 80029a0:	e8df f003 	tbb	[pc, r3]
 80029a4:	522f2103 	.word	0x522f2103
 80029a8:	9688      	.short	0x9688
	  		  status=HAL_UART_Receive(&huart1,&zmienna,1,1000);
 80029aa:	4d3b      	ldr	r5, [pc, #236]	; (8002a98 <main+0x2c0>)
 80029ac:	4836      	ldr	r0, [pc, #216]	; (8002a88 <main+0x2b0>)
 80029ae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80029b2:	2201      	movs	r2, #1
 80029b4:	4629      	mov	r1, r5
 80029b6:	f7ff fd8d 	bl	80024d4 <HAL_UART_Receive>
 80029ba:	4b38      	ldr	r3, [pc, #224]	; (8002a9c <main+0x2c4>)
 80029bc:	4606      	mov	r6, r0
 80029be:	7018      	strb	r0, [r3, #0]
	  			if(status == HAL_OK)
 80029c0:	2800      	cmp	r0, #0
 80029c2:	d1ea      	bne.n	800299a <main+0x1c2>
	  				switch(zmienna)
 80029c4:	782b      	ldrb	r3, [r5, #0]
 80029c6:	2b63      	cmp	r3, #99	; 0x63
 80029c8:	d008      	beq.n	80029dc <main+0x204>
 80029ca:	2b69      	cmp	r3, #105	; 0x69
 80029cc:	d009      	beq.n	80029e2 <main+0x20a>
 80029ce:	2b61      	cmp	r3, #97	; 0x61
 80029d0:	d1e3      	bne.n	800299a <main+0x1c2>
	  							Measure_and_send( Sine12bit);
 80029d2:	482f      	ldr	r0, [pc, #188]	; (8002a90 <main+0x2b8>)
 80029d4:	f7ff fe52 	bl	800267c <Measure_and_send>
	  							zmienna=0;
 80029d8:	702e      	strb	r6, [r5, #0]
	  					}break;
 80029da:	e7de      	b.n	800299a <main+0x1c2>
	  							stan=1;
 80029dc:	2301      	movs	r3, #1
 80029de:	7023      	strb	r3, [r4, #0]
 80029e0:	e7fa      	b.n	80029d8 <main+0x200>
	  							stan=3;
 80029e2:	2303      	movs	r3, #3
 80029e4:	e7fb      	b.n	80029de <main+0x206>
	  			status=HAL_UART_Receive(&huart1,&PSC_Var1,1,1000);
 80029e6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80029ea:	2201      	movs	r2, #1
 80029ec:	492c      	ldr	r1, [pc, #176]	; (8002aa0 <main+0x2c8>)
 80029ee:	4826      	ldr	r0, [pc, #152]	; (8002a88 <main+0x2b0>)
 80029f0:	f7ff fd70 	bl	80024d4 <HAL_UART_Receive>
 80029f4:	4b29      	ldr	r3, [pc, #164]	; (8002a9c <main+0x2c4>)
 80029f6:	7018      	strb	r0, [r3, #0]
	  			if(status == HAL_OK)
 80029f8:	2800      	cmp	r0, #0
 80029fa:	d1ce      	bne.n	800299a <main+0x1c2>
	  					stan=2;
 80029fc:	2302      	movs	r3, #2
	  		 		 stan=5;
 80029fe:	7023      	strb	r3, [r4, #0]
 8002a00:	e7cb      	b.n	800299a <main+0x1c2>
	  		  status=HAL_UART_Receive(&huart1,&PSC_Var2,1,1000);
 8002a02:	f8df 90ac 	ldr.w	r9, [pc, #172]	; 8002ab0 <main+0x2d8>
 8002a06:	4820      	ldr	r0, [pc, #128]	; (8002a88 <main+0x2b0>)
 8002a08:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002a0c:	2201      	movs	r2, #1
 8002a0e:	4649      	mov	r1, r9
 8002a10:	f7ff fd60 	bl	80024d4 <HAL_UART_Receive>
 8002a14:	4b21      	ldr	r3, [pc, #132]	; (8002a9c <main+0x2c4>)
 8002a16:	4605      	mov	r5, r0
 8002a18:	7018      	strb	r0, [r3, #0]
	  		  if(status == HAL_OK)
 8002a1a:	2800      	cmp	r0, #0
 8002a1c:	d1bd      	bne.n	800299a <main+0x1c2>
	  			  PSC_Value=PSC_Var1+PSC_Var2*256; //Prescaler value
 8002a1e:	4b20      	ldr	r3, [pc, #128]	; (8002aa0 <main+0x2c8>)
 8002a20:	f8b9 2000 	ldrh.w	r2, [r9]
 8002a24:	881b      	ldrh	r3, [r3, #0]
 8002a26:	4e1f      	ldr	r6, [pc, #124]	; (8002aa4 <main+0x2cc>)
	  			  HAL_UART_Transmit(&huart1,&PSC_Value,2,1000);
 8002a28:	4817      	ldr	r0, [pc, #92]	; (8002a88 <main+0x2b0>)
	  			  PSC_Value=PSC_Var1+PSC_Var2*256; //Prescaler value
 8002a2a:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8002a2e:	8033      	strh	r3, [r6, #0]
	  			  HAL_UART_Transmit(&huart1,&PSC_Value,2,1000);
 8002a30:	4631      	mov	r1, r6
 8002a32:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002a36:	2202      	movs	r2, #2
 8002a38:	f7ff fcf3 	bl	8002422 <HAL_UART_Transmit>
	  			  Change_Freq_Manualy(Sine12bit,PSC_Value);
 8002a3c:	8831      	ldrh	r1, [r6, #0]
 8002a3e:	4814      	ldr	r0, [pc, #80]	; (8002a90 <main+0x2b8>)
 8002a40:	f7ff fe40 	bl	80026c4 <Change_Freq_Manualy>
	  		  		stan=0;
 8002a44:	7025      	strb	r5, [r4, #0]
 8002a46:	e7a8      	b.n	800299a <main+0x1c2>
	  		  	  status=HAL_UART_Receive(&huart1,&F_start,1,1000);
 8002a48:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002a4c:	2201      	movs	r2, #1
 8002a4e:	4916      	ldr	r1, [pc, #88]	; (8002aa8 <main+0x2d0>)
 8002a50:	480d      	ldr	r0, [pc, #52]	; (8002a88 <main+0x2b0>)
 8002a52:	f7ff fd3f 	bl	80024d4 <HAL_UART_Receive>
 8002a56:	4b11      	ldr	r3, [pc, #68]	; (8002a9c <main+0x2c4>)
 8002a58:	7018      	strb	r0, [r3, #0]
	  			  if(status == HAL_OK)
 8002a5a:	2800      	cmp	r0, #0
 8002a5c:	d19d      	bne.n	800299a <main+0x1c2>
	  				  stan=4;
 8002a5e:	2304      	movs	r3, #4
 8002a60:	e7cd      	b.n	80029fe <main+0x226>
 8002a62:	bf00      	nop
 8002a64:	40021000 	.word	0x40021000
 8002a68:	48000400 	.word	0x48000400
 8002a6c:	10210000 	.word	0x10210000
 8002a70:	48000800 	.word	0x48000800
 8002a74:	200000f8 	.word	0x200000f8
 8002a78:	20000214 	.word	0x20000214
 8002a7c:	40001000 	.word	0x40001000
 8002a80:	200001bc 	.word	0x200001bc
 8002a84:	40007400 	.word	0x40007400
 8002a88:	2000014c 	.word	0x2000014c
 8002a8c:	40013800 	.word	0x40013800
 8002a90:	08002ee4 	.word	0x08002ee4
 8002a94:	2000006c 	.word	0x2000006c
 8002a98:	2000006e 	.word	0x2000006e
 8002a9c:	2000006d 	.word	0x2000006d
 8002aa0:	20000068 	.word	0x20000068
 8002aa4:	20000066 	.word	0x20000066
 8002aa8:	20000064 	.word	0x20000064
 8002aac:	20000060 	.word	0x20000060
 8002ab0:	2000006a 	.word	0x2000006a
	  		  	 status=HAL_UART_Receive(&huart1,&F_end,1,1000);
 8002ab4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002ab8:	2201      	movs	r2, #1
 8002aba:	4911      	ldr	r1, [pc, #68]	; (8002b00 <main+0x328>)
 8002abc:	4811      	ldr	r0, [pc, #68]	; (8002b04 <main+0x32c>)
 8002abe:	f7ff fd09 	bl	80024d4 <HAL_UART_Receive>
 8002ac2:	4b11      	ldr	r3, [pc, #68]	; (8002b08 <main+0x330>)
 8002ac4:	7018      	strb	r0, [r3, #0]
	  		 	 if(status == HAL_OK)
 8002ac6:	2800      	cmp	r0, #0
 8002ac8:	f47f af67 	bne.w	800299a <main+0x1c2>
	  		 		 stan=5;
 8002acc:	2305      	movs	r3, #5
 8002ace:	e796      	b.n	80029fe <main+0x226>
	  		  	status=HAL_UART_Receive(&huart1,&F_change,1,1000);
 8002ad0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002ad4:	2201      	movs	r2, #1
 8002ad6:	490d      	ldr	r1, [pc, #52]	; (8002b0c <main+0x334>)
 8002ad8:	480a      	ldr	r0, [pc, #40]	; (8002b04 <main+0x32c>)
 8002ada:	f7ff fcfb 	bl	80024d4 <HAL_UART_Receive>
 8002ade:	4b0a      	ldr	r3, [pc, #40]	; (8002b08 <main+0x330>)
 8002ae0:	4605      	mov	r5, r0
 8002ae2:	7018      	strb	r0, [r3, #0]
	  		  	if(status == HAL_OK)
 8002ae4:	2800      	cmp	r0, #0
 8002ae6:	f47f af58 	bne.w	800299a <main+0x1c2>
	  		  		Impedance_auto_measure(F_start, F_end,F_change,Sine12bit);
 8002aea:	4905      	ldr	r1, [pc, #20]	; (8002b00 <main+0x328>)
 8002aec:	4808      	ldr	r0, [pc, #32]	; (8002b10 <main+0x338>)
 8002aee:	4b09      	ldr	r3, [pc, #36]	; (8002b14 <main+0x33c>)
 8002af0:	f8b8 2000 	ldrh.w	r2, [r8]
 8002af4:	8809      	ldrh	r1, [r1, #0]
 8002af6:	8800      	ldrh	r0, [r0, #0]
 8002af8:	f7ff fdea 	bl	80026d0 <Impedance_auto_measure>
 8002afc:	e7a2      	b.n	8002a44 <main+0x26c>
 8002afe:	bf00      	nop
 8002b00:	20000062 	.word	0x20000062
 8002b04:	2000014c 	.word	0x2000014c
 8002b08:	2000006d 	.word	0x2000006d
 8002b0c:	20000060 	.word	0x20000060
 8002b10:	20000064 	.word	0x20000064
 8002b14:	08002ee4 	.word	0x08002ee4

08002b18 <_Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
void _Error_Handler(char * file, int line)
{
 8002b18:	e7fe      	b.n	8002b18 <_Error_Handler>
	...

08002b1c <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b1c:	4b1d      	ldr	r3, [pc, #116]	; (8002b94 <HAL_MspInit+0x78>)
{
 8002b1e:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b20:	699a      	ldr	r2, [r3, #24]
 8002b22:	f042 0201 	orr.w	r2, r2, #1
 8002b26:	619a      	str	r2, [r3, #24]
 8002b28:	699b      	ldr	r3, [r3, #24]
 8002b2a:	f003 0301 	and.w	r3, r3, #1
 8002b2e:	9301      	str	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002b30:	2007      	movs	r0, #7
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b32:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002b34:	f7fe faae 	bl	8001094 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8002b38:	2200      	movs	r2, #0
 8002b3a:	4611      	mov	r1, r2
 8002b3c:	f06f 000b 	mvn.w	r0, #11
 8002b40:	f7fe faba 	bl	80010b8 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8002b44:	2200      	movs	r2, #0
 8002b46:	4611      	mov	r1, r2
 8002b48:	f06f 000a 	mvn.w	r0, #10
 8002b4c:	f7fe fab4 	bl	80010b8 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8002b50:	2200      	movs	r2, #0
 8002b52:	4611      	mov	r1, r2
 8002b54:	f06f 0009 	mvn.w	r0, #9
 8002b58:	f7fe faae 	bl	80010b8 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8002b5c:	2200      	movs	r2, #0
 8002b5e:	4611      	mov	r1, r2
 8002b60:	f06f 0004 	mvn.w	r0, #4
 8002b64:	f7fe faa8 	bl	80010b8 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8002b68:	2200      	movs	r2, #0
 8002b6a:	4611      	mov	r1, r2
 8002b6c:	f06f 0003 	mvn.w	r0, #3
 8002b70:	f7fe faa2 	bl	80010b8 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8002b74:	2200      	movs	r2, #0
 8002b76:	4611      	mov	r1, r2
 8002b78:	f06f 0001 	mvn.w	r0, #1
 8002b7c:	f7fe fa9c 	bl	80010b8 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8002b80:	2200      	movs	r2, #0
 8002b82:	4611      	mov	r1, r2
 8002b84:	f04f 30ff 	mov.w	r0, #4294967295
 8002b88:	f7fe fa96 	bl	80010b8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002b8c:	b003      	add	sp, #12
 8002b8e:	f85d fb04 	ldr.w	pc, [sp], #4
 8002b92:	bf00      	nop
 8002b94:	40021000 	.word	0x40021000

08002b98 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002b98:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hadc->Instance==ADC1)
 8002b9a:	6803      	ldr	r3, [r0, #0]
 8002b9c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
{
 8002ba0:	b086      	sub	sp, #24
 8002ba2:	4606      	mov	r6, r0
  if(hadc->Instance==ADC1)
 8002ba4:	d139      	bne.n	8002c1a <HAL_ADC_MspInit+0x82>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002ba6:	f103 4370 	add.w	r3, r3, #4026531840	; 0xf0000000
 8002baa:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
    /**ADC1 GPIO Configuration    
    PA0     ------> ADC1_IN1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bae:	2500      	movs	r5, #0
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002bb0:	695a      	ldr	r2, [r3, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8002bb2:	4c1b      	ldr	r4, [pc, #108]	; (8002c20 <HAL_ADC_MspInit+0x88>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002bb4:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002bb8:	615a      	str	r2, [r3, #20]
 8002bba:	695b      	ldr	r3, [r3, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bbc:	9503      	str	r5, [sp, #12]
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002bbe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bc2:	9300      	str	r3, [sp, #0]
 8002bc4:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002bc6:	2301      	movs	r3, #1
 8002bc8:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002bce:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bd0:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002bd2:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bd4:	f7fe fc68 	bl	80014a8 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA1_Channel1;
 8002bd8:	4b12      	ldr	r3, [pc, #72]	; (8002c24 <HAL_ADC_MspInit+0x8c>)
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002bda:	60a5      	str	r5, [r4, #8]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002bdc:	e884 0028 	stmia.w	r4, {r3, r5}
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002be0:	2380      	movs	r3, #128	; 0x80
 8002be2:	60e3      	str	r3, [r4, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002be4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002be8:	6123      	str	r3, [r4, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002bea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002bee:	6163      	str	r3, [r4, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002bf0:	4620      	mov	r0, r4
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002bf2:	2320      	movs	r3, #32
 8002bf4:	61a3      	str	r3, [r4, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002bf6:	61e5      	str	r5, [r4, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002bf8:	f7fe fb86 	bl	8001308 <HAL_DMA_Init>
 8002bfc:	b118      	cbz	r0, 8002c06 <HAL_ADC_MspInit+0x6e>
    {
      _Error_Handler(__FILE__, __LINE__);
 8002bfe:	2174      	movs	r1, #116	; 0x74
 8002c00:	4809      	ldr	r0, [pc, #36]	; (8002c28 <HAL_ADC_MspInit+0x90>)
 8002c02:	f7ff ff89 	bl	8002b18 <_Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 8002c06:	2200      	movs	r2, #0
 8002c08:	2012      	movs	r0, #18
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002c0a:	63f4      	str	r4, [r6, #60]	; 0x3c
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 8002c0c:	4611      	mov	r1, r2
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002c0e:	6266      	str	r6, [r4, #36]	; 0x24
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 8002c10:	f7fe fa52 	bl	80010b8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 8002c14:	2012      	movs	r0, #18
 8002c16:	f7fe fa83 	bl	8001120 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002c1a:	b006      	add	sp, #24
 8002c1c:	bd70      	pop	{r4, r5, r6, pc}
 8002c1e:	bf00      	nop
 8002c20:	200001d0 	.word	0x200001d0
 8002c24:	40020008 	.word	0x40020008
 8002c28:	08002f24 	.word	0x08002f24

08002c2c <HAL_DAC_MspInit>:
  }

}

void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8002c2c:	b5f0      	push	{r4, r5, r6, r7, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hdac->Instance==DAC)
 8002c2e:	6802      	ldr	r2, [r0, #0]
 8002c30:	4b21      	ldr	r3, [pc, #132]	; (8002cb8 <HAL_DAC_MspInit+0x8c>)
 8002c32:	429a      	cmp	r2, r3
{
 8002c34:	b087      	sub	sp, #28
 8002c36:	4605      	mov	r5, r0
  if(hdac->Instance==DAC)
 8002c38:	d13c      	bne.n	8002cb4 <HAL_DAC_MspInit+0x88>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8002c3a:	f503 33ce 	add.w	r3, r3, #105472	; 0x19c00
    /**DAC GPIO Configuration    
    PA4     ------> DAC_OUT1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c3e:	2600      	movs	r6, #0
    __HAL_RCC_DAC1_CLK_ENABLE();
 8002c40:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    /* DAC DMA Init */
    /* DAC_CH1 Init */
    hdma_dac_ch1.Instance = DMA1_Channel3;
 8002c42:	4c1e      	ldr	r4, [pc, #120]	; (8002cbc <HAL_DAC_MspInit+0x90>)
    __HAL_RCC_DAC1_CLK_ENABLE();
 8002c44:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8002c48:	61da      	str	r2, [r3, #28]
 8002c4a:	69db      	ldr	r3, [r3, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c4c:	9603      	str	r6, [sp, #12]
    __HAL_RCC_DAC1_CLK_ENABLE();
 8002c4e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002c52:	9300      	str	r3, [sp, #0]
 8002c54:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002c56:	2710      	movs	r7, #16
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002c58:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c5a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002c5e:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002c60:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002c62:	9701      	str	r7, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c64:	f7fe fc20 	bl	80014a8 <HAL_GPIO_Init>
    hdma_dac_ch1.Instance = DMA1_Channel3;
 8002c68:	4b15      	ldr	r3, [pc, #84]	; (8002cc0 <HAL_DAC_MspInit+0x94>)
    hdma_dac_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
    hdma_dac_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002c6a:	60a6      	str	r6, [r4, #8]
    hdma_dac_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002c6c:	e884 0088 	stmia.w	r4, {r3, r7}
    hdma_dac_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8002c70:	2380      	movs	r3, #128	; 0x80
 8002c72:	60e3      	str	r3, [r4, #12]
    hdma_dac_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002c74:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002c78:	6123      	str	r3, [r4, #16]
    hdma_dac_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002c7a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002c7e:	6163      	str	r3, [r4, #20]
    hdma_dac_ch1.Init.Mode = DMA_CIRCULAR;
    hdma_dac_ch1.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_dac_ch1) != HAL_OK)
 8002c80:	4620      	mov	r0, r4
    hdma_dac_ch1.Init.Mode = DMA_CIRCULAR;
 8002c82:	2320      	movs	r3, #32
 8002c84:	61a3      	str	r3, [r4, #24]
    hdma_dac_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8002c86:	61e6      	str	r6, [r4, #28]
    if (HAL_DMA_Init(&hdma_dac_ch1) != HAL_OK)
 8002c88:	f7fe fb3e 	bl	8001308 <HAL_DMA_Init>
 8002c8c:	b118      	cbz	r0, 8002c96 <HAL_DAC_MspInit+0x6a>
    {
      _Error_Handler(__FILE__, __LINE__);
 8002c8e:	21bf      	movs	r1, #191	; 0xbf
 8002c90:	480c      	ldr	r0, [pc, #48]	; (8002cc4 <HAL_DAC_MspInit+0x98>)
 8002c92:	f7ff ff41 	bl	8002b18 <_Error_Handler>
    }

    __HAL_DMA_REMAP_CHANNEL_ENABLE(HAL_REMAPDMA_TIM6_DAC1_CH1_DMA1_CH3);
 8002c96:	4a0c      	ldr	r2, [pc, #48]	; (8002cc8 <HAL_DAC_MspInit+0x9c>)
 8002c98:	6813      	ldr	r3, [r2, #0]
 8002c9a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002c9e:	6013      	str	r3, [r2, #0]

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac_ch1);

    /* DAC interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8002ca0:	2200      	movs	r2, #0
    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac_ch1);
 8002ca2:	60ac      	str	r4, [r5, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8002ca4:	2036      	movs	r0, #54	; 0x36
 8002ca6:	4611      	mov	r1, r2
    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac_ch1);
 8002ca8:	6265      	str	r5, [r4, #36]	; 0x24
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8002caa:	f7fe fa05 	bl	80010b8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002cae:	2036      	movs	r0, #54	; 0x36
 8002cb0:	f7fe fa36 	bl	8001120 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 8002cb4:	b007      	add	sp, #28
 8002cb6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002cb8:	40007400 	.word	0x40007400
 8002cbc:	200000b4 	.word	0x200000b4
 8002cc0:	40020030 	.word	0x40020030
 8002cc4:	08002f24 	.word	0x08002f24
 8002cc8:	40010000 	.word	0x40010000

08002ccc <HAL_TIM_Base_MspInit>:
  }

}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002ccc:	b507      	push	{r0, r1, r2, lr}

  if(htim_base->Instance==TIM6)
 8002cce:	4b0d      	ldr	r3, [pc, #52]	; (8002d04 <HAL_TIM_Base_MspInit+0x38>)
 8002cd0:	6802      	ldr	r2, [r0, #0]
 8002cd2:	429a      	cmp	r2, r3
 8002cd4:	d112      	bne.n	8002cfc <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002cd6:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8002cda:	2036      	movs	r0, #54	; 0x36
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002cdc:	69da      	ldr	r2, [r3, #28]
 8002cde:	f042 0210 	orr.w	r2, r2, #16
 8002ce2:	61da      	str	r2, [r3, #28]
 8002ce4:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8002ce6:	2200      	movs	r2, #0
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002ce8:	f003 0310 	and.w	r3, r3, #16
 8002cec:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8002cee:	4611      	mov	r1, r2
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002cf0:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8002cf2:	f7fe f9e1 	bl	80010b8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002cf6:	2036      	movs	r0, #54	; 0x36
 8002cf8:	f7fe fa12 	bl	8001120 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8002cfc:	b003      	add	sp, #12
 8002cfe:	f85d fb04 	ldr.w	pc, [sp], #4
 8002d02:	bf00      	nop
 8002d04:	40001000 	.word	0x40001000

08002d08 <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002d08:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART1)
 8002d0a:	6802      	ldr	r2, [r0, #0]
 8002d0c:	4b0f      	ldr	r3, [pc, #60]	; (8002d4c <HAL_UART_MspInit+0x44>)
 8002d0e:	429a      	cmp	r2, r3
 8002d10:	d118      	bne.n	8002d44 <HAL_UART_MspInit+0x3c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002d12:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002d16:	a901      	add	r1, sp, #4
    __HAL_RCC_USART1_CLK_ENABLE();
 8002d18:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002d1a:	480d      	ldr	r0, [pc, #52]	; (8002d50 <HAL_UART_MspInit+0x48>)
    __HAL_RCC_USART1_CLK_ENABLE();
 8002d1c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002d20:	619a      	str	r2, [r3, #24]
 8002d22:	699b      	ldr	r3, [r3, #24]
 8002d24:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002d28:	9300      	str	r3, [sp, #0]
 8002d2a:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8002d2c:	2330      	movs	r3, #48	; 0x30
 8002d2e:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d30:	2302      	movs	r3, #2
 8002d32:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002d34:	2301      	movs	r3, #1
 8002d36:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002d38:	2303      	movs	r3, #3
 8002d3a:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002d3c:	2307      	movs	r3, #7
 8002d3e:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002d40:	f7fe fbb2 	bl	80014a8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002d44:	b007      	add	sp, #28
 8002d46:	f85d fb04 	ldr.w	pc, [sp], #4
 8002d4a:	bf00      	nop
 8002d4c:	40013800 	.word	0x40013800
 8002d50:	48000800 	.word	0x48000800

08002d54 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8002d54:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002d56:	f7fd fcbd 	bl	80006d4 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002d5a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SYSTICK_IRQHandler();
 8002d5e:	f7fe ba0e 	b.w	800117e <HAL_SYSTICK_IRQHandler>
	...

08002d64 <DMA1_Channel1_IRQHandler>:
void DMA1_Channel1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002d64:	4801      	ldr	r0, [pc, #4]	; (8002d6c <DMA1_Channel1_IRQHandler+0x8>)
 8002d66:	f7fe bb56 	b.w	8001416 <HAL_DMA_IRQHandler>
 8002d6a:	bf00      	nop
 8002d6c:	200001d0 	.word	0x200001d0

08002d70 <DMA1_Channel3_IRQHandler>:
void DMA1_Channel3_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac_ch1);
 8002d70:	4801      	ldr	r0, [pc, #4]	; (8002d78 <DMA1_Channel3_IRQHandler+0x8>)
 8002d72:	f7fe bb50 	b.w	8001416 <HAL_DMA_IRQHandler>
 8002d76:	bf00      	nop
 8002d78:	200000b4 	.word	0x200000b4

08002d7c <ADC1_IRQHandler>:
void ADC1_IRQHandler(void)
{
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002d7c:	4801      	ldr	r0, [pc, #4]	; (8002d84 <ADC1_IRQHandler+0x8>)
 8002d7e:	f7fd bf2b 	b.w	8000bd8 <HAL_ADC_IRQHandler>
 8002d82:	bf00      	nop
 8002d84:	200000f8 	.word	0x200000f8

08002d88 <TIM6_DAC_IRQHandler>:

/**
* @brief This function handles TIM6 global interrupt, DAC interrupts.
*/
void TIM6_DAC_IRQHandler(void)
{
 8002d88:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002d8a:	4804      	ldr	r0, [pc, #16]	; (8002d9c <TIM6_DAC_IRQHandler+0x14>)
 8002d8c:	f7ff f8ec 	bl	8001f68 <HAL_TIM_IRQHandler>
  HAL_DAC_IRQHandler(&hdac);
 8002d90:	4803      	ldr	r0, [pc, #12]	; (8002da0 <TIM6_DAC_IRQHandler+0x18>)
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002d92:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_DAC_IRQHandler(&hdac);
 8002d96:	f7fe ba7f 	b.w	8001298 <HAL_DAC_IRQHandler>
 8002d9a:	bf00      	nop
 8002d9c:	20000214 	.word	0x20000214
 8002da0:	200001bc 	.word	0x200001bc

08002da4 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002da4:	4915      	ldr	r1, [pc, #84]	; (8002dfc <SystemInit+0x58>)
 8002da6:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8002daa:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002dae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8002db2:	4b13      	ldr	r3, [pc, #76]	; (8002e00 <SystemInit+0x5c>)
 8002db4:	681a      	ldr	r2, [r3, #0]
 8002db6:	f042 0201 	orr.w	r2, r2, #1
 8002dba:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00CU;
 8002dbc:	6858      	ldr	r0, [r3, #4]
 8002dbe:	4a11      	ldr	r2, [pc, #68]	; (8002e04 <SystemInit+0x60>)
 8002dc0:	4002      	ands	r2, r0
 8002dc2:	605a      	str	r2, [r3, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8002dc4:	681a      	ldr	r2, [r3, #0]
 8002dc6:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8002dca:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002dce:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002dd0:	681a      	ldr	r2, [r3, #0]
 8002dd2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002dd6:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8002dd8:	685a      	ldr	r2, [r3, #4]
 8002dda:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8002dde:	605a      	str	r2, [r3, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= 0xFFFFFFF0U;
 8002de0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002de2:	f022 020f 	bic.w	r2, r2, #15
 8002de6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= 0xFF00FCCCU;
 8002de8:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8002dea:	4a07      	ldr	r2, [pc, #28]	; (8002e08 <SystemInit+0x64>)
 8002dec:	4002      	ands	r2, r0
 8002dee:	631a      	str	r2, [r3, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8002df0:	2200      	movs	r2, #0
 8002df2:	609a      	str	r2, [r3, #8]

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002df4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8002df8:	608b      	str	r3, [r1, #8]
 8002dfa:	4770      	bx	lr
 8002dfc:	e000ed00 	.word	0xe000ed00
 8002e00:	40021000 	.word	0x40021000
 8002e04:	f87fc00c 	.word	0xf87fc00c
 8002e08:	ff00fccc 	.word	0xff00fccc

08002e0c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002e0c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002e44 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002e10:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8002e12:	e003      	b.n	8002e1c <LoopCopyDataInit>

08002e14 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8002e14:	4b0c      	ldr	r3, [pc, #48]	; (8002e48 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8002e16:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8002e18:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8002e1a:	3104      	adds	r1, #4

08002e1c <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8002e1c:	480b      	ldr	r0, [pc, #44]	; (8002e4c <LoopForever+0xa>)
	ldr	r3, =_edata
 8002e1e:	4b0c      	ldr	r3, [pc, #48]	; (8002e50 <LoopForever+0xe>)
	adds	r2, r0, r1
 8002e20:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8002e22:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8002e24:	d3f6      	bcc.n	8002e14 <CopyDataInit>
	ldr	r2, =_sbss
 8002e26:	4a0b      	ldr	r2, [pc, #44]	; (8002e54 <LoopForever+0x12>)
	b	LoopFillZerobss
 8002e28:	e002      	b.n	8002e30 <LoopFillZerobss>

08002e2a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8002e2a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8002e2c:	f842 3b04 	str.w	r3, [r2], #4

08002e30 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002e30:	4b09      	ldr	r3, [pc, #36]	; (8002e58 <LoopForever+0x16>)
	cmp	r2, r3
 8002e32:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8002e34:	d3f9      	bcc.n	8002e2a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002e36:	f7ff ffb5 	bl	8002da4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002e3a:	f000 f811 	bl	8002e60 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002e3e:	f7ff fccb 	bl	80027d8 <main>

08002e42 <LoopForever>:

LoopForever:
    b LoopForever
 8002e42:	e7fe      	b.n	8002e42 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002e44:	20004000 	.word	0x20004000
	ldr	r3, =_sidata
 8002e48:	08002f60 	.word	0x08002f60
	ldr	r0, =_sdata
 8002e4c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8002e50:	20000004 	.word	0x20000004
	ldr	r2, =_sbss
 8002e54:	20000004 	.word	0x20000004
	ldr	r3, = _ebss
 8002e58:	20000254 	.word	0x20000254

08002e5c <BusFault_Handler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002e5c:	e7fe      	b.n	8002e5c <BusFault_Handler>
	...

08002e60 <__libc_init_array>:
 8002e60:	b570      	push	{r4, r5, r6, lr}
 8002e62:	4e0d      	ldr	r6, [pc, #52]	; (8002e98 <__libc_init_array+0x38>)
 8002e64:	4c0d      	ldr	r4, [pc, #52]	; (8002e9c <__libc_init_array+0x3c>)
 8002e66:	1ba4      	subs	r4, r4, r6
 8002e68:	10a4      	asrs	r4, r4, #2
 8002e6a:	2500      	movs	r5, #0
 8002e6c:	42a5      	cmp	r5, r4
 8002e6e:	d109      	bne.n	8002e84 <__libc_init_array+0x24>
 8002e70:	4e0b      	ldr	r6, [pc, #44]	; (8002ea0 <__libc_init_array+0x40>)
 8002e72:	4c0c      	ldr	r4, [pc, #48]	; (8002ea4 <__libc_init_array+0x44>)
 8002e74:	f000 f818 	bl	8002ea8 <_init>
 8002e78:	1ba4      	subs	r4, r4, r6
 8002e7a:	10a4      	asrs	r4, r4, #2
 8002e7c:	2500      	movs	r5, #0
 8002e7e:	42a5      	cmp	r5, r4
 8002e80:	d105      	bne.n	8002e8e <__libc_init_array+0x2e>
 8002e82:	bd70      	pop	{r4, r5, r6, pc}
 8002e84:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002e88:	4798      	blx	r3
 8002e8a:	3501      	adds	r5, #1
 8002e8c:	e7ee      	b.n	8002e6c <__libc_init_array+0xc>
 8002e8e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002e92:	4798      	blx	r3
 8002e94:	3501      	adds	r5, #1
 8002e96:	e7f2      	b.n	8002e7e <__libc_init_array+0x1e>
 8002e98:	08002f58 	.word	0x08002f58
 8002e9c:	08002f58 	.word	0x08002f58
 8002ea0:	08002f58 	.word	0x08002f58
 8002ea4:	08002f5c 	.word	0x08002f5c

08002ea8 <_init>:
 8002ea8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002eaa:	bf00      	nop
 8002eac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002eae:	bc08      	pop	{r3}
 8002eb0:	469e      	mov	lr, r3
 8002eb2:	4770      	bx	lr

08002eb4 <_fini>:
 8002eb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002eb6:	bf00      	nop
 8002eb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002eba:	bc08      	pop	{r3}
 8002ebc:	469e      	mov	lr, r3
 8002ebe:	4770      	bx	lr
