

================================================================
== Vivado HLS Report for 'yuv_filter_yuv2rgb'
================================================================
* Date:           Fri May 08 12:32:56 2015

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        yuv_filter.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   8.00|      6.75|        1.00|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+----------+--------+----------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min  |    max   |   min  |    max   |   Type  |
    +--------+----------+--------+----------+---------+
    |  240401|  14749441|  240401|  14749441|   none  |
    +--------+----------+--------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+--------+----------+-------------+-----------+-----------+------------+----------+
        |                   |      Latency      |  Iteration  |  Initiation Interval  |    Trip    |          |
        |     Loop Name     |   min  |    max   |   Latency   |  achieved |   target  |    Count   | Pipelined|
        +-------------------+--------+----------+-------------+-----------+-----------+------------+----------+
        |- YUV2RGB_LOOP_X   |  240400|  14749440| 1202 ~ 7682 |          -|          -| 200 ~ 1920 |    no    |
        | + YUV2RGB_LOOP_Y  |    1200|      7680|            6|          -|          -| 200 ~ 1280 |    no    |
        +-------------------+--------+----------+-------------+-----------+-----------+------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|Expression       |        -|      4|      0|    221|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     36|
|Register         |        -|      -|    210|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      4|    210|    257|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      5|   ~0  |      1|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |tmp_18_fu_316_p2     |     *    |      1|  0|   0|           9|           9|
    |tmp_19_fu_334_p2     |     *    |      1|  0|   0|           8|           9|
    |tmp_22_fu_482_p2     |     *    |      1|  0|   0|           8|           8|
    |tmp_23_fu_373_p2     |     *    |      1|  0|   0|           8|           9|
    |p_addr1_fu_281_p2    |     +    |      0|  0|  27|          27|          27|
    |p_addr_fu_250_p2     |     +    |      0|  0|  27|          27|          27|
    |tmp2_fu_410_p2       |     +    |      0|  0|  18|          18|          18|
    |tmp_25_fu_419_p2     |     +    |      0|  0|  19|          19|          19|
    |x_2_fu_220_p2        |     +    |      0|  0|  16|          16|           1|
    |y_2_fu_271_p2        |     +    |      0|  0|  16|          16|           1|
    |out_channels_ch1_d0  |  Select  |      0|  0|   8|           1|           8|
    |out_channels_ch2_d0  |  Select  |      0|  0|   8|           1|           8|
    |out_channels_ch3_d0  |  Select  |      0|  0|   8|           1|           8|
    |p_phitmp2_fu_556_p3  |  Select  |      0|  0|   2|           1|           2|
    |p_phitmp3_fu_530_p3  |  Select  |      0|  0|   2|           1|           2|
    |p_phitmp_fu_458_p3   |  Select  |      0|  0|   2|           1|           2|
    |exitcond1_fu_215_p2  |   icmp   |      0|  0|  20|          16|          16|
    |exitcond_fu_266_p2   |   icmp   |      0|  0|  20|          16|          16|
    |icmp1_fu_551_p2      |   icmp   |      0|  0|   2|           2|           1|
    |icmp2_fu_525_p2      |   icmp   |      0|  0|   3|           3|           1|
    |icmp_fu_453_p2       |   icmp   |      0|  0|   2|           2|           1|
    |tmp_3_fu_466_p2      |    or    |      0|  0|   1|           1|           1|
    |tmp_6_fu_564_p2      |    or    |      0|  0|   1|           1|           1|
    |tmp_9_fu_538_p2      |    or    |      0|  0|   1|           1|           1|
    |D_fu_300_p2          |    xor   |      0|  0|   9|           8|           9|
    |E_fu_306_p2          |    xor   |      0|  0|   9|           8|           9|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      4|  0| 221|         220|         214|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |   4|          9|    1|          9|
    |x_reg_192  |  16|          2|   16|         32|
    |y_reg_203  |  16|          2|   16|         32|
    +-----------+----+-----------+-----+-----------+
    |Total      |  36|         13|   33|         73|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+----+----+-----+-----------+
    |       Name      | FF | LUT| Bits| Const Bits|
    +-----------------+----+----+-----+-----------+
    |D_reg_639        |   8|   0|    8|          0|
    |E_reg_646        |   8|   0|    8|          0|
    |Y_reg_624        |   8|   0|    8|          0|
    |ap_CS_fsm        |   8|   0|    8|          0|
    |p_addr_reg_597   |  19|   0|   27|          8|
    |phitmp2_reg_704  |   8|   0|    8|          0|
    |phitmp3_reg_689  |   8|   0|    8|          0|
    |phitmp_reg_669   |   8|   0|    8|          0|
    |tmp1_reg_674     |  17|   0|   18|          1|
    |tmp_13_reg_610   |  27|   0|   64|         37|
    |tmp_1_reg_659    |   2|   0|    2|          0|
    |tmp_20_reg_652   |  17|   0|   18|          1|
    |tmp_2_reg_664    |   1|   0|    1|          0|
    |tmp_4_reg_694    |   2|   0|    2|          0|
    |tmp_5_reg_699    |   1|   0|    1|          0|
    |tmp_7_reg_679    |   3|   0|    3|          0|
    |tmp_8_reg_684    |   1|   0|    1|          0|
    |x_2_reg_592      |  16|   0|   16|          0|
    |x_reg_192        |  16|   0|   16|          0|
    |y_2_reg_605      |  16|   0|   16|          0|
    |y_reg_203        |  16|   0|   16|          0|
    +-----------------+----+----+-----+-----------+
    |Total            | 210|   0|  257|         47|
    +-----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs | yuv_filter_yuv2rgb | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs | yuv_filter_yuv2rgb | return value |
|ap_start                   |  in |    1| ap_ctrl_hs | yuv_filter_yuv2rgb | return value |
|ap_done                    | out |    1| ap_ctrl_hs | yuv_filter_yuv2rgb | return value |
|ap_idle                    | out |    1| ap_ctrl_hs | yuv_filter_yuv2rgb | return value |
|ap_ready                   | out |    1| ap_ctrl_hs | yuv_filter_yuv2rgb | return value |
|ap_return_0                | out |   16| ap_ctrl_hs | yuv_filter_yuv2rgb | return value |
|ap_return_1                | out |   16| ap_ctrl_hs | yuv_filter_yuv2rgb | return value |
|in_channels_ch1_address0   | out |   22|  ap_memory |   in_channels_ch1  |     array    |
|in_channels_ch1_ce0        | out |    1|  ap_memory |   in_channels_ch1  |     array    |
|in_channels_ch1_q0         |  in |    8|  ap_memory |   in_channels_ch1  |     array    |
|in_channels_ch2_address0   | out |   22|  ap_memory |   in_channels_ch2  |     array    |
|in_channels_ch2_ce0        | out |    1|  ap_memory |   in_channels_ch2  |     array    |
|in_channels_ch2_q0         |  in |    8|  ap_memory |   in_channels_ch2  |     array    |
|in_channels_ch3_address0   | out |   22|  ap_memory |   in_channels_ch3  |     array    |
|in_channels_ch3_ce0        | out |    1|  ap_memory |   in_channels_ch3  |     array    |
|in_channels_ch3_q0         |  in |    8|  ap_memory |   in_channels_ch3  |     array    |
|in_width_read              |  in |   16|   ap_none  |    in_width_read   |    scalar    |
|in_height_read             |  in |   16|   ap_none  |   in_height_read   |    scalar    |
|out_channels_ch1_address0  | out |   22|  ap_memory |  out_channels_ch1  |     array    |
|out_channels_ch1_ce0       | out |    1|  ap_memory |  out_channels_ch1  |     array    |
|out_channels_ch1_we0       | out |    1|  ap_memory |  out_channels_ch1  |     array    |
|out_channels_ch1_d0        | out |    8|  ap_memory |  out_channels_ch1  |     array    |
|out_channels_ch2_address0  | out |   22|  ap_memory |  out_channels_ch2  |     array    |
|out_channels_ch2_ce0       | out |    1|  ap_memory |  out_channels_ch2  |     array    |
|out_channels_ch2_we0       | out |    1|  ap_memory |  out_channels_ch2  |     array    |
|out_channels_ch2_d0        | out |    8|  ap_memory |  out_channels_ch2  |     array    |
|out_channels_ch3_address0  | out |   22|  ap_memory |  out_channels_ch3  |     array    |
|out_channels_ch3_ce0       | out |    1|  ap_memory |  out_channels_ch3  |     array    |
|out_channels_ch3_we0       | out |    1|  ap_memory |  out_channels_ch3  |     array    |
|out_channels_ch3_d0        | out |    8|  ap_memory |  out_channels_ch3  |     array    |
+---------------------------+-----+-----+------------+--------------------+--------------+

