$date
	Sat Oct 22 23:23:27 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#765788
b11010 !
1"
#765790
b11010 &
b11010 %
1$
#765791
0"
#765794
b1101 &
b1101 %
#765798
b101000 &
b101000 %
#765802
b10100 &
b10100 %
#765806
b1010 &
b1010 %
#765810
b101 &
b101 %
#765814
b10000 &
b10000 %
#765818
b1000 &
b1000 %
#765822
b100 &
b100 %
#765826
b10 &
b10 %
#765830
b1 &
1#
b1 %
#765834
b0 &
b0 %
0#
0$
#1703411
b10001 !
1"
#1703414
b10001 &
b10001 %
1$
#1703415
0"
#1703418
b110100 &
b110100 %
#1703422
b11010 &
b11010 %
#1703426
b1101 &
b1101 %
#1703430
b101000 &
b101000 %
#1703434
b10100 &
b10100 %
#1703438
b1010 &
b1010 %
#1703442
b101 &
b101 %
#1703446
b10000 &
b10000 %
#1703450
b1000 &
b1000 %
#1703454
b100 &
b100 %
#1703458
b10 &
b10 %
#1703462
b1 &
1#
b1 %
#1703466
b0 &
b0 %
0#
0$
#2731996
b11000 !
1"
#2731998
b11000 &
b11000 %
1$
#2731999
0"
#2732002
b1100 &
b1100 %
#2732006
b110 &
b110 %
#2732010
b11 &
b11 %
#2732014
b1010 &
b1010 %
#2732018
b101 &
b101 %
#2732022
b10000 &
b10000 %
#2732026
b1000 &
b1000 %
#2732030
b100 &
b100 %
#2732034
b10 &
b10 %
#2732038
b1 &
1#
b1 %
#2732042
b0 &
b0 %
0#
0$
#4500012
