INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gp1998/Documents/nuts/cpu/cpu_final/cpu_final.srcs/sources_1/ip/ila_0/sim/ila_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gp1998/Documents/nuts/cpu/cpu_final/cpu_final.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gp1998/Documents/nuts/cpu/cpu_final/cpu_final.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gp1998/Documents/nuts/cpu/cpu_final/cpu_final.srcs/sources_1/new/ControlUnit_FSM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit_FSM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gp1998/Documents/nuts/cpu/cpu_final/cpu_final.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gp1998/Documents/nuts/cpu/cpu_final/cpu_final.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gp1998/Documents/nuts/cpu/cpu_final/cpu_final.srcs/sources_1/new/SignImm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignImm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gp1998/Documents/nuts/cpu/cpu_final/cpu_final.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
WARNING: [VRFC 10-1315] redeclaration of ansi port control is not allowed [C:/Users/gp1998/Documents/nuts/cpu/cpu_final/cpu_final.srcs/sources_1/new/TOP.v:31]
WARNING: [VRFC 10-1315] redeclaration of ansi port add is not allowed [C:/Users/gp1998/Documents/nuts/cpu/cpu_final/cpu_final.srcs/sources_1/new/TOP.v:32]
WARNING: [VRFC 10-1315] redeclaration of ansi port RD is not allowed [C:/Users/gp1998/Documents/nuts/cpu/cpu_final/cpu_final.srcs/sources_1/new/TOP.v:33]
WARNING: [VRFC 10-1315] redeclaration of ansi port rst is not allowed [C:/Users/gp1998/Documents/nuts/cpu/cpu_final/cpu_final.srcs/sources_1/new/TOP.v:34]
WARNING: [VRFC 10-1315] redeclaration of ansi port num is not allowed [C:/Users/gp1998/Documents/nuts/cpu/cpu_final/cpu_final.srcs/sources_1/new/TOP.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gp1998/Documents/nuts/cpu/cpu_final/cpu_final.srcs/sources_1/new/aequalb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aequalb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gp1998/Documents/nuts/cpu/cpu_final/cpu_final.srcs/sources_1/new/aleftshift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aleftshift
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gp1998/Documents/nuts/cpu/cpu_final/cpu_final.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gp1998/Documents/nuts/cpu/cpu_final/cpu_final.srcs/sources_1/new/aminusb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aminusb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gp1998/Documents/nuts/cpu/cpu_final/cpu_final.srcs/sources_1/new/andd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gp1998/Documents/nuts/cpu/cpu_final/cpu_final.srcs/sources_1/new/axorb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axorb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gp1998/Documents/nuts/cpu/cpu_final/cpu_final.srcs/sources_1/new/counter_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gp1998/Documents/nuts/cpu/cpu_final/cpu_final.srcs/sources_1/new/cpu_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gp1998/Documents/nuts/cpu/cpu_final/cpu_final.srcs/sources_1/new/decoder_for_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_for_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gp1998/Documents/nuts/cpu/cpu_final/cpu_final.srcs/sources_1/new/fa_prefix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fa_prefix
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gp1998/Documents/nuts/cpu/cpu_final/cpu_final.srcs/sources_1/new/fa_prefix_32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fa_prefix_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gp1998/Documents/nuts/cpu/cpu_final/cpu_final.srcs/sources_1/new/load_cpudata.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_cpudata
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gp1998/Documents/nuts/cpu/cpu_final/cpu_final.srcs/sources_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gp1998/Documents/nuts/cpu/cpu_final/cpu_final.srcs/sources_1/new/mux2_5bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_5bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gp1998/Documents/nuts/cpu/cpu_final/cpu_final.srcs/sources_1/new/mux32bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gp1998/Documents/nuts/cpu/cpu_final/cpu_final.srcs/sources_1/new/mux4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gp1998/Documents/nuts/cpu/cpu_final/cpu_final.srcs/sources_1/new/mux_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gp1998/Documents/nuts/cpu/cpu_final/cpu_final.srcs/sources_1/new/mux_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gp1998/Documents/nuts/cpu/cpu_final/cpu_final.srcs/sources_1/new/noteverybit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module noteverybit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gp1998/Documents/nuts/cpu/cpu_final/cpu_final.srcs/sources_1/new/orr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module orr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gp1998/Documents/nuts/cpu/cpu_final/cpu_final.srcs/sources_1/new/slt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gp1998/Documents/nuts/cpu/cpu_final/cpu_final.srcs/sources_1/new/trigger_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trigger_D
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gp1998/Documents/nuts/cpu/cpu_final/cpu_final.srcs/sources_1/new/trigger_D_rst.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module trigger_D_rst
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gp1998/Documents/nuts/cpu/cpu_final/cpu_final.srcs/sim_1/new/cpu_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_test
