{
  "design": {
    "design_info": {
      "boundary_crc": "0xB1B834C4B1B834C4",
      "device": "xc7a35tcpg236-1",
      "gen_directory": "../../../../project_3.gen/sources_1/bd/DE3",
      "name": "DE3",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.2",
      "validated": "true"
    },
    "design_tree": {
      "c_addsub_0": "",
      "MUX_3x1_0": "",
      "MUX_2x1_0": "",
      "xlconcat_0": "",
      "xlconcat_1": "",
      "xlconstant_0": "",
      "mult_gen_0": "",
      "divider_0": ""
    },
    "ports": {
      "A": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "B": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "ADD": {
        "direction": "I"
      },
      "SUB": {
        "direction": "I"
      },
      "MUT": {
        "direction": "I"
      },
      "DIV": {
        "direction": "I"
      },
      "Result": {
        "direction": "O",
        "left": "15",
        "right": "0"
      }
    },
    "components": {
      "c_addsub_0": {
        "vlnv": "xilinx.com:ip:c_addsub:12.0",
        "xci_name": "DE3_c_addsub_0_0",
        "xci_path": "ip\\DE3_c_addsub_0_0\\DE3_c_addsub_0_0.xci",
        "inst_hier_path": "c_addsub_0",
        "parameters": {
          "A_Type": {
            "value": "Unsigned"
          },
          "A_Width": {
            "value": "8"
          },
          "Add_Mode": {
            "value": "Add_Subtract"
          },
          "B_Type": {
            "value": "Unsigned"
          },
          "B_Value": {
            "value": "00000000"
          },
          "B_Width": {
            "value": "8"
          },
          "CE": {
            "value": "false"
          },
          "Latency": {
            "value": "0"
          },
          "Out_Width": {
            "value": "8"
          }
        }
      },
      "MUX_3x1_0": {
        "vlnv": "xilinx.com:user:MUX_3x1:1.0",
        "xci_name": "DE3_MUX_3x1_0_0",
        "xci_path": "ip\\DE3_MUX_3x1_0_0\\DE3_MUX_3x1_0_0.xci",
        "inst_hier_path": "MUX_3x1_0"
      },
      "MUX_2x1_0": {
        "vlnv": "xilinx.com:user:MUX_2x1:1.0",
        "xci_name": "DE3_MUX_2x1_0_0",
        "xci_path": "ip\\DE3_MUX_2x1_0_0\\DE3_MUX_2x1_0_0.xci",
        "inst_hier_path": "MUX_2x1_0"
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "DE3_xlconcat_0_0",
        "xci_path": "ip\\DE3_xlconcat_0_0\\DE3_xlconcat_0_0.xci",
        "inst_hier_path": "xlconcat_0",
        "parameters": {
          "IN0_WIDTH": {
            "value": "8"
          },
          "IN1_WIDTH": {
            "value": "8"
          }
        }
      },
      "xlconcat_1": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "DE3_xlconcat_1_0",
        "xci_path": "ip\\DE3_xlconcat_1_0\\DE3_xlconcat_1_0.xci",
        "inst_hier_path": "xlconcat_1",
        "parameters": {
          "IN0_WIDTH": {
            "value": "8"
          },
          "IN1_WIDTH": {
            "value": "8"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "DE3_xlconstant_0_0",
        "xci_path": "ip\\DE3_xlconstant_0_0\\DE3_xlconstant_0_0.xci",
        "inst_hier_path": "xlconstant_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "8"
          }
        }
      },
      "mult_gen_0": {
        "vlnv": "xilinx.com:ip:mult_gen:12.0",
        "xci_name": "DE3_mult_gen_0_1",
        "xci_path": "ip\\DE3_mult_gen_0_1\\DE3_mult_gen_0_1.xci",
        "inst_hier_path": "mult_gen_0",
        "parameters": {
          "PipeStages": {
            "value": "0"
          },
          "PortAType": {
            "value": "Unsigned"
          },
          "PortAWidth": {
            "value": "8"
          },
          "PortBType": {
            "value": "Unsigned"
          },
          "PortBWidth": {
            "value": "8"
          }
        }
      },
      "divider_0": {
        "vlnv": "xilinx.com:user:divider:1.0",
        "xci_name": "DE3_divider_0_0",
        "xci_path": "ip\\DE3_divider_0_0\\DE3_divider_0_0.xci",
        "inst_hier_path": "divider_0"
      }
    },
    "nets": {
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "xlconcat_0/In1"
        ]
      },
      "c_addsub_0_S": {
        "ports": [
          "c_addsub_0/S",
          "xlconcat_0/In0"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat_0/dout",
          "MUX_3x1_0/I0"
        ]
      },
      "xlconcat_1_dout": {
        "ports": [
          "xlconcat_1/dout",
          "MUX_3x1_0/I2"
        ]
      },
      "divider_0_D": {
        "ports": [
          "divider_0/D",
          "xlconcat_1/In0"
        ]
      },
      "divider_0_C": {
        "ports": [
          "divider_0/C",
          "xlconcat_1/In1"
        ]
      },
      "MUX_2x1_0_Y": {
        "ports": [
          "MUX_2x1_0/Y",
          "c_addsub_0/ADD"
        ]
      },
      "mult_gen_0_P": {
        "ports": [
          "mult_gen_0/P",
          "MUX_3x1_0/I1"
        ]
      },
      "B_1": {
        "ports": [
          "B",
          "c_addsub_0/B",
          "mult_gen_0/B",
          "divider_0/B"
        ]
      },
      "A_1": {
        "ports": [
          "A",
          "c_addsub_0/A",
          "mult_gen_0/A",
          "divider_0/A"
        ]
      },
      "ADD_1": {
        "ports": [
          "ADD",
          "MUX_2x1_0/S0",
          "MUX_3x1_0/S0"
        ]
      },
      "SUB_1": {
        "ports": [
          "SUB",
          "MUX_2x1_0/S1",
          "MUX_3x1_0/S1"
        ]
      },
      "MUT_1": {
        "ports": [
          "MUT",
          "MUX_3x1_0/S2"
        ]
      },
      "DIV_1": {
        "ports": [
          "DIV",
          "MUX_3x1_0/S3"
        ]
      },
      "MUX_3x1_0_Y": {
        "ports": [
          "MUX_3x1_0/Y",
          "Result"
        ]
      }
    }
  }
}