src/MWOutputLayer.o src/MWOutputLayer.o: ../src/MWOutputLayer.cpp \
 ../src/MWOutputLayer.hpp ../src/MWCNNLayer.hpp ../src/MWTensor.hpp \
 ../src/MWTensorBase.hpp ../src/shared_layers_export_macros.hpp \
 C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/tutorial_3/export/tutorial_3/sw/tutorial_3/standalone_domain/bspinclude/include/xsdps.h \
 C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/tutorial_3/export/tutorial_3/sw/tutorial_3/standalone_domain/bspinclude/include/xil_printf.h \
 C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/tutorial_3/export/tutorial_3/sw/tutorial_3/standalone_domain/bspinclude/include/xil_types.h \
 C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/tutorial_3/export/tutorial_3/sw/tutorial_3/standalone_domain/bspinclude/include/xparameters.h \
 C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/tutorial_3/export/tutorial_3/sw/tutorial_3/standalone_domain/bspinclude/include/xparameters_ps.h \
 C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/tutorial_3/export/tutorial_3/sw/tutorial_3/standalone_domain/bspinclude/include/bspconfig.h \
 C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/tutorial_3/export/tutorial_3/sw/tutorial_3/standalone_domain/bspinclude/include/xil_cache.h \
 C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/tutorial_3/export/tutorial_3/sw/tutorial_3/standalone_domain/bspinclude/include/xstatus.h \
 C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/tutorial_3/export/tutorial_3/sw/tutorial_3/standalone_domain/bspinclude/include/xil_assert.h \
 C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/tutorial_3/export/tutorial_3/sw/tutorial_3/standalone_domain/bspinclude/include/xsdps_hw.h \
 C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/tutorial_3/export/tutorial_3/sw/tutorial_3/standalone_domain/bspinclude/include/xil_io.h \
 C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/tutorial_3/export/tutorial_3/sw/tutorial_3/standalone_domain/bspinclude/include/xpseudo_asm.h \
 C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/tutorial_3/export/tutorial_3/sw/tutorial_3/standalone_domain/bspinclude/include/xreg_cortexa9.h \
 C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/tutorial_3/export/tutorial_3/sw/tutorial_3/standalone_domain/bspinclude/include/xpseudo_asm_gcc.h \
 C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/tutorial_3/export/tutorial_3/sw/tutorial_3/standalone_domain/bspinclude/include/xplatform_info.h \
 C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/tutorial_3/export/tutorial_3/sw/tutorial_3/standalone_domain/bspinclude/include/sleep.h \
 C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/tutorial_3/export/tutorial_3/sw/tutorial_3/standalone_domain/bspinclude/include/ff.h \
 C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/tutorial_3/export/tutorial_3/sw/tutorial_3/standalone_domain/bspinclude/include/integer.h \
 C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/tutorial_3/export/tutorial_3/sw/tutorial_3/standalone_domain/bspinclude/include/ffconf.h \
 C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/tutorial_3/export/tutorial_3/sw/tutorial_3/standalone_domain/bspinclude/include/xil_cache.h \
 ../src/MWCNNLayerImplBase.hpp ../src/MWTargetNetworkImplBase.hpp \
 ../src/MWTargetTypes.hpp ../src/MWLayerImplFactory.hpp \
 ../src/MWActivationFunctionType.hpp ../src/MWRNNParameterTypes.hpp

../src/MWOutputLayer.hpp:

../src/MWCNNLayer.hpp:

../src/MWTensor.hpp:

../src/MWTensorBase.hpp:

../src/shared_layers_export_macros.hpp:

C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/tutorial_3/export/tutorial_3/sw/tutorial_3/standalone_domain/bspinclude/include/xsdps.h:

C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/tutorial_3/export/tutorial_3/sw/tutorial_3/standalone_domain/bspinclude/include/xil_printf.h:

C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/tutorial_3/export/tutorial_3/sw/tutorial_3/standalone_domain/bspinclude/include/xil_types.h:

C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/tutorial_3/export/tutorial_3/sw/tutorial_3/standalone_domain/bspinclude/include/xparameters.h:

C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/tutorial_3/export/tutorial_3/sw/tutorial_3/standalone_domain/bspinclude/include/xparameters_ps.h:

C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/tutorial_3/export/tutorial_3/sw/tutorial_3/standalone_domain/bspinclude/include/bspconfig.h:

C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/tutorial_3/export/tutorial_3/sw/tutorial_3/standalone_domain/bspinclude/include/xil_cache.h:

C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/tutorial_3/export/tutorial_3/sw/tutorial_3/standalone_domain/bspinclude/include/xstatus.h:

C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/tutorial_3/export/tutorial_3/sw/tutorial_3/standalone_domain/bspinclude/include/xil_assert.h:

C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/tutorial_3/export/tutorial_3/sw/tutorial_3/standalone_domain/bspinclude/include/xsdps_hw.h:

C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/tutorial_3/export/tutorial_3/sw/tutorial_3/standalone_domain/bspinclude/include/xil_io.h:

C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/tutorial_3/export/tutorial_3/sw/tutorial_3/standalone_domain/bspinclude/include/xpseudo_asm.h:

C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/tutorial_3/export/tutorial_3/sw/tutorial_3/standalone_domain/bspinclude/include/xreg_cortexa9.h:

C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/tutorial_3/export/tutorial_3/sw/tutorial_3/standalone_domain/bspinclude/include/xpseudo_asm_gcc.h:

C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/tutorial_3/export/tutorial_3/sw/tutorial_3/standalone_domain/bspinclude/include/xplatform_info.h:

C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/tutorial_3/export/tutorial_3/sw/tutorial_3/standalone_domain/bspinclude/include/sleep.h:

C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/tutorial_3/export/tutorial_3/sw/tutorial_3/standalone_domain/bspinclude/include/ff.h:

C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/tutorial_3/export/tutorial_3/sw/tutorial_3/standalone_domain/bspinclude/include/integer.h:

C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/tutorial_3/export/tutorial_3/sw/tutorial_3/standalone_domain/bspinclude/include/ffconf.h:

C:/Users/Chris/Desktop/RiscV-NPU-DualCore/Z7-RV-NPU/tutorial_3/export/tutorial_3/sw/tutorial_3/standalone_domain/bspinclude/include/xil_cache.h:

../src/MWCNNLayerImplBase.hpp:

../src/MWTargetNetworkImplBase.hpp:

../src/MWTargetTypes.hpp:

../src/MWLayerImplFactory.hpp:

../src/MWActivationFunctionType.hpp:

../src/MWRNNParameterTypes.hpp:
