<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>HSR</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">HSR, Hyp Syndrome Register</h1><p>The HSR characteristics are:</p><h2>Purpose</h2>
          <p>Holds syndrome information for an exception taken to Hyp mode.</p>
        <p>This 
        register
       is part of:</p><ul><li>The Virtualization registers functional group.</li><li>The Exception and fault handling registers functional group.</li></ul><h2>Configuration</h2><p>
                RW fields in this register reset to architecturally <span class="arm-defined-word">UNKNOWN</span> values.
              </p><h2>Attributes</h2>
          <p>HSR is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The HSR bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="6"><a href="#EC">EC</a></td><td class="lr" colspan="1"><a href="#IL">IL</a></td><td class="lr" colspan="25"><a href="#ISS">ISS</a></td></tr></tbody></table><h4 id="EC">EC, bits [31:26]
                  </h4>
              <p>Exception Class. Indicates the reason for the exception that this register holds information about. Possible values of this field are:</p>
            <table class="valuetable"><tr><th>EC</th><th>Meaning</th><th>ISS</th></tr><tr><td class="bitfield">000000</td><td>
                  <p>Unknown reason.</p>
                </td><td><a href="&#10;                #ISS_Exceptionswithanunknownreason">Exceptions with an unknown reason</a></td></tr><tr><td class="bitfield">000001</td><td>
                  <p>Trapped WFI or WFE instruction execution.</p>
                
                  <p>Conditional WFE and WFI instructions that fail their condition code check do not cause an exception.</p>
                </td><td><a href="&#10;                #ISS_ExceptionfromaWFIorWFEinstruction">Exception from a WFI or WFE instruction</a></td></tr><tr><td class="bitfield">000011</td><td>
                  <p>Trapped MCR or MRC access with (coproc==<span class="binarynumber">1111</span>) that is not reported using EC <span class="binarynumber">0b000000</span>.</p>
                </td><td><a href="&#10;                #ISS_ExceptionfromanMCRorMRCaccess">Exception from an MCR or MRC access</a></td></tr><tr><td class="bitfield">000100</td><td>
                  <p>Trapped MCRR or MRRC access with (coproc==<span class="binarynumber">1111</span>) that is not reported using EC <span class="binarynumber">0b000000</span>.</p>
                </td><td><a href="&#10;                #ISS_ExceptionfromanMCRRorMRRCaccess">Exception from an MCRR or MRRC access</a></td></tr><tr><td class="bitfield">000101</td><td>
                  <p>Trapped MCR or MRC access with (coproc==<span class="binarynumber">1110</span>).</p>
                </td><td><a href="&#10;                #ISS_ExceptionfromanMCRorMRCaccess">Exception from an MCR or MRC access</a></td></tr><tr><td class="bitfield">000110</td><td>
                  <p>Trapped LDC or STC access.</p>
                
                  <p>The only architected uses of these instructions are:</p>
                
                  <ul>
                    <li>
                      An STC to write data to memory from <a href="AArch32-dbgdtrrxint.html">DBGDTRRXint</a>.
                    </li>
                    <li>
                      An LDC to read data from memory to <a href="AArch32-dbgdtrtxint.html">DBGDTRTXint</a>.
                    </li>
                  </ul>
                </td><td><a href="&#10;                #ISS_ExceptionfromanLDCorSTCinstruction">Exception from an LDC or STC instruction</a></td></tr><tr><td class="bitfield">000111</td><td>
                  <p>Access to Advanced SIMD or floating-point functionality trapped by a <a href="AArch32-hcptr.html">HCPTR</a>.{TASE, TCP10} control.</p>
                
                  <p>Excludes exceptions generated because Advanced SIMD and floating-point are not implemented. These are reported with EC value <span class="binarynumber">0b000000</span>.</p>
                </td><td><a href="&#10;                #ISS_ExceptionfromanaccesstoSIMDorfloating-pointfunctionality,resultingfromHCPTR">Exception from an access to SIMD or floating-point functionality, resulting from HCPTR</a></td></tr><tr><td class="bitfield">001000</td><td>
                  <p>Trapped VMRS access, from ID group trap, that is not reported using EC <span class="binarynumber">0b000111</span>.</p>
                </td><td><a href="&#10;                #ISS_ExceptionfromanMCRorMRCaccess">Exception from an MCR or MRC access</a></td></tr><tr><td class="bitfield">001100</td><td>
                  <p>Trapped MRRC access with (coproc==<span class="binarynumber">1110</span>).</p>
                </td><td><a href="&#10;                #ISS_ExceptionfromanMCRRorMRRCaccess">Exception from an MCRR or MRRC access</a></td></tr><tr><td class="bitfield">001110</td><td>
                  <p>Illegal exception return to AArch32 state.</p>
                </td><td><a href="&#10;                #ISS_ExceptionfromanIllegalstateorPCalignmentfault">Exception from an Illegal state or PC alignment fault</a></td></tr><tr><td class="bitfield">010001</td><td>
                  <p>Exception on SVC instruction execution in AArch32 state routed to EL2.</p>
                </td><td><a href="&#10;                #ISS_ExceptionfromHVCorSVCinstructionexecution">Exception from HVC or SVC instruction execution</a></td></tr><tr><td class="bitfield">010010</td><td>
                  <p>HVC instruction execution in AArch32 state, when HVC is not disabled.</p>
                </td><td><a href="&#10;                #ISS_ExceptionfromHVCorSVCinstructionexecution">Exception from HVC or SVC instruction execution</a></td></tr><tr><td class="bitfield">100000</td><td>
                  <p>Prefetch Abort from a lower Exception level.</p>
                </td><td><a href="&#10;                #ISS_ExceptionfromaPrefetchAbort">Exception from a Prefetch Abort</a></td></tr><tr><td class="bitfield">100001</td><td>
                  <p>Prefetch Abort taken without a change in Exception level.</p>
                </td><td><a href="&#10;                #ISS_ExceptionfromaPrefetchAbort">Exception from a Prefetch Abort</a></td></tr><tr><td class="bitfield">100010</td><td>
                  <p>PC alignment fault exception.</p>
                </td><td><a href="&#10;                #ISS_ExceptionfromanIllegalstateorPCalignmentfault">Exception from an Illegal state or PC alignment fault</a></td></tr><tr><td class="bitfield">100100</td><td>
                  <p>Data Abort from a lower Exception level.</p>
                </td><td><a href="&#10;                #ISS_ExceptionfromaDataAbort">Exception from a Data Abort</a></td></tr><tr><td class="bitfield">100101</td><td>
                  <p>Data Abort taken without a change in Exception level.</p>
                </td><td><a href="&#10;                #ISS_ExceptionfromaDataAbort">Exception from a Data Abort</a></td></tr></table>
              <p>All other EC values are reserved by ARM, and:</p>
            
              <ul>
                <li>
                  Unused values in the range <span class="binarynumber">0b000000</span> - <span class="binarynumber">0b101100</span> (<span class="hexnumber">0x00</span> - <span class="hexnumber">0x2C</span>) are reserved for future use for synchronous exceptions.
                </li>
                <li>
                  Unused values in the range <span class="binarynumber">0b101101</span> - <span class="binarynumber">0b111111</span> (<span class="hexnumber">0x2D</span> - <span class="hexnumber">0x3F</span>) are reserved for future use, and might be used for synchronous or asynchronous exceptions.
                </li>
              </ul>
            
              <p>The effect of programming this field to a reserved value is that behavior is <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span>, as described in <span class="xref">'Reserved values in System and memory-mapped registers and translation table entries' in the ARM ARM, section K1.2.2</span>.</p>
            <h4 id="IL">IL, bit [25]
              </h4>
              <p>Instruction length bit. Indicates the size of the instruction that has been trapped to Hyp mode. When this bit is valid, possible values of this bit are:</p>
            <table class="valuetable"><tr><th>IL</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>16-bit instruction trapped.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>32-bit instruction trapped.</p>
                </td></tr></table>
              <p>This field is <span class="arm-defined-word">RES1</span> and not valid for the following cases:</p>
            
              <ul>
                <li>
                  When the EC field is <span class="binarynumber">0b000000</span>, indicating an exception with an unknown reason.
                </li>
                <li>
                  Prefetch Aborts.
                </li>
                <li>
                  Data Aborts that do not have valid ISS information, or for which the ISS is not valid.
                </li>
                <li>
                  When the EC value is <span class="binarynumber">0b001110</span>, indicating an Illegal state exception.
                </li>
              </ul>
            
              <div class="note"><span class="note-header">Note</span>
                <p>This is a change from the behavior in ARMv7, where the IL field is UNK/SBZP for the corresponding cases.</p>
              </div>
            
              <p>The IL field is not valid and is <span class="arm-defined-word">UNKNOWN</span> on an exception from a PC alignment fault.</p>
            <h4 id="ISS">ISS, bits [24:0]
                  </h4>
              <p>Instruction Specific Syndrome. Architecturally, this field can be defined independently for each defined Exception class. However, in practice, some ISS encodings are used for more than one Exception class.</p>
            <div class="partial_fieldset"><h3 id="ISS_Exceptionswithanunknownreason">Exceptions with an unknown reason</h3><p>This is the layout of the ISS field for exceptions with the following EC values:</p><ul><li>0b000000, Unknown reason.</li></ul><table class="regdiagram"><thead><tr><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td></tr></tbody></table><h4 id="Exceptionswithanunknownreason_0">
                Bits [24:0]
              </h4>
                    <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
                  <div class="text_after_fields">
                  <p>This EC code is used for all exceptions that are not covered by any other EC value. This includes exceptions that are generated in the following situations:</p>
                  <ul>
                    <li>
                      The attempted execution of an instruction bit pattern that has no allocated instruction in the current PE mode, including:<ul><li>A read access using a System register encoding pattern that is not allocated for reads at the current Exception level.</li><li>A write access using a System register encoding pattern that is not allocated for writes at the current Exception level.</li><li>Instruction encodings for instructions not implemented in the implementation.</li></ul>
                    </li>
                    <li>
                      In Debug state, the attempted execution of an instruction bit pattern that is unallocated in Debug state.
                    </li>
                    <li>
                      In Non-debug state, the attempted execution of an instruction bit pattern that is unallocated in Non-debug state.
                    </li>
                    <li>
                      The attempted execution of a short vector floating-point instruction.
                    </li>
                    <li>
                      In an implementation that does not include Advanced SIMD and floating-point functionality, an attempted access to Advanced SIMD or floating-point functionality under conditions where that access would be permitted if that functionality was present. This includes the attempted execution of an Advanced SIMD or floating-point instruction, and attempted accesses to Advanced SIMD and floating-point System registers.
                    </li>
                    <li>
                      An exception generated because of the value of one of the <a href="AArch32-sctlr.html">SCTLR</a>.{ITD, SED, CP15BEN} control bits.
                    </li>
                    <li>
                      Attempted execution of:<ul><li>An HVC instruction when disabled by <a href="AArch32-hcr.html">HCR</a>.HCD.</li><li>An HLT instruction when disabled by <a href="ext-edscr.html">EDSCR</a>.HDE.</li></ul>
                    </li>
                    <li>
                      An exception generated because of the attempted execution of an MSR (Banked register) or MRS (Banked register) instruction that would access a Banked register that is not accessible from the PE mode at which the instruction was executed.
                    </li>
                  </ul>
                  <div class="note"><span class="note-header">Note</span>
                    <p>An exception is generated only if the <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span> behavior of the instruction is that it is <span class="arm-defined-word">UNDEFINED</span>, see <span class="xref">'MSR/MRS Banked registers' in the ARMv8 ARM, section K1.1.29 (CONSTRAINED UNPREDICTABLE behavior of EL2 features)</span>.</p>
                  </div>
                  <ul>
                    <li>
                      Attempted execution, in Debug state, of:<ul><li>A DCPS1 instruction from EL0 when the value of <a href="AArch32-hcr.html">HCR</a>.TGE is 1.</li><li>A DCPS2 instruction at EL1 or EL0 when EL2 is not implemented.</li></ul>
                    </li>
                  </ul>
                  <p><span class="xref">'Undefined Instruction exception, when HCR.TGE is set to 1' in the ARMv8 ARM, section G1 (The AArch32 System Level Programmers' Model),</span> describes the configuration settings for a trap that returns an HSR.EC value of <span class="binarynumber">0b000000</span>.</p>
                </div></div><div class="partial_fieldset"><h3 id="ISS_ExceptionfromaWFIorWFEinstruction">Exception from a WFI or WFE instruction</h3><p>This is the layout of the ISS field for exceptions with the following EC values:</p><ul><li>0b000001, Trapped WFI or WFE instruction execution.</li></ul><table class="regdiagram"><thead><tr><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#ExceptionfromaWFIorWFEinstruction_CV">CV</a></td><td class="lr" colspan="4"><a href="#ExceptionfromaWFIorWFEinstruction_COND">COND</a></td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="1"><a href="#ExceptionfromaWFIorWFEinstruction_TI">TI</a></td></tr></tbody></table><h4 id="ExceptionfromaWFIorWFEinstruction_CV">CV, bit [24]
              </h4>
                    <p>Condition code valid. Possible values of this bit are:</p>
                  <table class="valuetable"><tr><th>CV</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                        <p>The COND field is not valid.</p>
                      </td></tr><tr><td class="bitfield">1</td><td>
                        <p>The COND field is valid.</p>
                      </td></tr></table>
                    <p>When an A32 instruction is trapped, CV is set to 1.</p>
                  
                    <p>When a T32 instruction is trapped, it is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether CV is set to 1 or set to 0. See the description of the COND field for more information.</p>
                  <h4 id="ExceptionfromaWFIorWFEinstruction_COND">COND, bits [23:20]
                  </h4>
                    <p>The condition code for the trapped instruction.</p>
                  
                    <p>When an A32 instruction is trapped, CV is set to 1 and:</p>
                  
                    <ul>
                      <li>
                        If the instruction is conditional, COND is set to the condition code field value from the instruction.
                      </li>
                      <li>
                        If the instruction is unconditional, COND is set to <span class="binarynumber">0b1110</span>.
                      </li>
                    </ul>
                  
                    <p>A conditional A32 instruction that is known to pass its condition code check can be presented either:</p>
                  
                    <ul>
                      <li>
                        With COND set to <span class="binarynumber">0b1110</span>, the value for unconditional.
                      </li>
                      <li>
                        With the COND value held in the instruction.
                      </li>
                    </ul>
                  
                    <p>When a T32 instruction is trapped, it is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether:</p>
                  
                    <ul>
                      <li>
                        CV is set to 0 and COND is set to an <span class="arm-defined-word">UNKNOWN</span> value. Software must examine the SPSR.IT field to determine the condition, if any, of the T32 instruction.
                      </li>
                      <li>
                        CV is set to 1 and COND is set to the condition code for the condition that applied to the instruction.
                      </li>
                    </ul>
                  
                    <p>For an implementation that, for both A32 and T32 instructions, takes an exception on a trapped conditional instruction only if the instruction passes its condition code check, these definitions mean that when CV is set to 1 it is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether the COND field is set to <span class="binarynumber">0b1110</span>, or to the value of any condition that applied to the instruction.</p>
                  <h4 id="ExceptionfromaWFIorWFEinstruction_0">
                Bits [19:1]
              </h4>
                    <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
                  <h4 id="ExceptionfromaWFIorWFEinstruction_TI">TI, bit [0]
              </h4>
                    <p>Trapped instruction. Possible values of this bit are:</p>
                  <table class="valuetable"><tr><th>TI</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                        <p>WFI trapped.</p>
                      </td></tr><tr><td class="bitfield">1</td><td>
                        <p>WFE trapped.</p>
                      </td></tr></table><div class="text_after_fields">
                  <p><span class="xref">'Trapping use of the WFI and WFE instructions' in the ARMv8 ARM, section G1 (The AArch32 System Level Programmers' Model),</span> describes the configuration settings for this trap.</p>
                </div></div><div class="partial_fieldset"><h3 id="ISS_ExceptionfromanMCRorMRCaccess">Exception from an MCR or MRC access</h3><p>This is the layout of the ISS field for exceptions with the following EC values:</p><ul><li>0b000011, Trapped MCR or MRC access with (coproc==1111) that is not reported using EC 0b000000.</li><li>0b000101, Trapped MCR or MRC access with (coproc==1110).</li><li>0b001000, Trapped VMRS access, from ID group trap, that is not reported using EC 0b000111.</li></ul><table class="regdiagram"><thead><tr><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#ExceptionfromanMCRorMRCaccess_CV">CV</a></td><td class="lr" colspan="4"><a href="#ExceptionfromanMCRorMRCaccess_COND">COND</a></td><td class="lr" colspan="3"><a href="#ExceptionfromanMCRorMRCaccess_Opc2">Opc2</a></td><td class="lr" colspan="3"><a href="#ExceptionfromanMCRorMRCaccess_Opc1">Opc1</a></td><td class="lr" colspan="4"><a href="#ExceptionfromanMCRorMRCaccess_CRn">CRn</a></td><td class="r">0</td><td class="lr" colspan="4"><a href="#ExceptionfromanMCRorMRCaccess_Rt">Rt</a></td><td class="lr" colspan="4"><a href="#ExceptionfromanMCRorMRCaccess_CRm">CRm</a></td><td class="lr" colspan="1"><a href="#ExceptionfromanMCRorMRCaccess_Direction">Direction</a></td></tr></tbody></table><h4 id="ExceptionfromanMCRorMRCaccess_CV">CV, bit [24]
              </h4>
                    <p>Condition code valid. Possible values of this bit are:</p>
                  <table class="valuetable"><tr><th>CV</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                        <p>The COND field is not valid.</p>
                      </td></tr><tr><td class="bitfield">1</td><td>
                        <p>The COND field is valid.</p>
                      </td></tr></table>
                    <p>When an A32 instruction is trapped, CV is set to 1.</p>
                  
                    <p>When a T32 instruction is trapped, it is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether CV is set to 1 or set to 0. See the description of the COND field for more information.</p>
                  <h4 id="ExceptionfromanMCRorMRCaccess_COND">COND, bits [23:20]
                  </h4>
                    <p>The condition code for the trapped instruction.</p>
                  
                    <p>When an A32 instruction is trapped, CV is set to 1 and:</p>
                  
                    <ul>
                      <li>
                        If the instruction is conditional, COND is set to the condition code field value from the instruction.
                      </li>
                      <li>
                        If the instruction is unconditional, COND is set to <span class="binarynumber">0b1110</span>.
                      </li>
                    </ul>
                  
                    <p>A conditional A32 instruction that is known to pass its condition code check can be presented either:</p>
                  
                    <ul>
                      <li>
                        With COND set to <span class="binarynumber">0b1110</span>, the value for unconditional.
                      </li>
                      <li>
                        With the COND value held in the instruction.
                      </li>
                    </ul>
                  
                    <p>When a T32 instruction is trapped, it is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether:</p>
                  
                    <ul>
                      <li>
                        CV is set to 0 and COND is set to an <span class="arm-defined-word">UNKNOWN</span> value. Software must examine the SPSR.IT field to determine the condition, if any, of the T32 instruction.
                      </li>
                      <li>
                        CV is set to 1 and COND is set to the condition code for the condition that applied to the instruction.
                      </li>
                    </ul>
                  
                    <p>For an implementation that, for both A32 and T32 instructions, takes an exception on a trapped conditional instruction only if the instruction passes its condition code check, these definitions mean that when CV is set to 1 it is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether the COND field is set to <span class="binarynumber">0b1110</span>, or to the value of any condition that applied to the instruction.</p>
                  <h4 id="ExceptionfromanMCRorMRCaccess_Opc2">Opc2, bits [19:17]
                  </h4>
                    <p>The Opc2 value from the issued instruction.</p>
                  
                    <p>For a trapped VMRS access, holds the value <span class="binarynumber">0b000</span>.</p>
                  <h4 id="ExceptionfromanMCRorMRCaccess_Opc1">Opc1, bits [16:14]
                  </h4>
                    <p>The Opc1 value from the issued instruction.</p>
                  
                    <p>For a trapped VMRS access, holds the value <span class="binarynumber">0b111</span>.</p>
                  <h4 id="ExceptionfromanMCRorMRCaccess_CRn">CRn, bits [13:10]
                  </h4>
                    <p>The CRn value from the issued instruction.</p>
                  
                    <p>For a trapped VMRS access, holds the reg field from the VMRS instruction encoding.</p>
                  <h4 id="ExceptionfromanMCRorMRCaccess_0">
                Bit [9]
              </h4>
                    <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
                  <h4 id="ExceptionfromanMCRorMRCaccess_Rt">Rt, bits [8:5]
                  </h4>
                    <p>The Rt value from the issued instruction, the general-purpose register used for the transfer.</p>
                  <h4 id="ExceptionfromanMCRorMRCaccess_CRm">CRm, bits [4:1]
                  </h4>
                    <p>The CRm value from the issued instruction.</p>
                  
                    <p>For a trapped VMRS access, holds the value <span class="binarynumber">0b0000</span>.</p>
                  <h4 id="ExceptionfromanMCRorMRCaccess_Direction">Direction, bit [0]
              </h4>
                    <p>Indicates the direction of the trapped instruction. The possible values of this bit are:</p>
                  <table class="valuetable"><tr><th>Direction</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                        <p>Write to System register space. MCR instruction.</p>
                      </td></tr><tr><td class="bitfield">1</td><td>
                        <p>Read from System register space. MRC or VMRS instruction.</p>
                      </td></tr></table><div class="text_after_fields">
                  <p>The following sections describe configuration settings for traps that are reported using EC value <span class="binarynumber">0b000011</span>:</p>
                  <ul>
                    <li>
                      <span class="xref">'Traps to Hyp mode of Non-secure PL0 and PL1 accesses to the ID registers' in the ARMv8 ARM, section G1 (The AArch32 System Level Programmers' Model)</span>.
                    </li>
                    <li>
                      <span class="xref">'Traps to Hyp mode of Non-secure PL0 and PL1 accesses to lockdown, DMA, and TCM operations' in the ARMv8 ARM, section G1</span>.
                    </li>
                    <li>
                      <span class="xref">'Traps to Hyp mode of Non-secure PL1 execution of cache maintenance instructions' in the ARMv8 ARM, section G1</span>.
                    </li>
                    <li>
                      <span class="xref">'Traps to Hyp mode of Non-secure PL1 execution of TLB maintenance instructions' in the ARMv8 ARM, section G1</span>.
                    </li>
                    <li>
                      <span class="xref">'Traps to Hyp mode of Non-secure PL1 accesses to the Auxiliary Control Register' in the ARMv8 ARM, section G1</span>.
                    </li>
                    <li>
                      <span class="xref">'Traps to Hyp mode of Non-secure PL0 and PL1 accesses to Performance Monitors registers' in the ARMv8 ARM, section G1</span>.
                    </li>
                    <li>
                      <span class="xref">'Traps to Hyp mode of Non-secure PL1 accesses to the CPACR' in the ARMv8 ARM, section G1</span>.
                    </li>
                    <li>
                      <span class="xref">'Traps to Hyp mode of Non-secure PL1 accesses to virtual memory control registers' in the ARMv8 ARM, section G1</span>.
                    </li>
                    <li>
                      <span class="xref">'General trapping to Hyp mode of Non-secure PL0 and PL1 accesses to CP15 System registers' in the ARMv8 ARM, section G1</span>.
                    </li>
                  </ul>
                  <p>The following sections describe configuration settings for traps that are reported using EC value <span class="binarynumber">0b000101</span>:</p>
                  <ul>
                    <li>
                      <span class="xref">'ID group 0, Primary device identification registers' in the ARMv8 ARM, section G1</span>.
                    </li>
                    <li>
                      <span class="xref">'Traps to Hyp mode of Non-secure CP14 accesses to trace registers' in the ARMv8 ARM, section G1</span>.
                    </li>
                    <li>
                      <span class="xref">'Trapping CP14 accesses to Debug ROM registers' in the ARMv8 ARM, section G1</span>.
                    </li>
                    <li>
                      <span class="xref">'Trapping CP14 accesses to powerdown debug registers' in the ARMv8 ARM, section G1</span>.
                    </li>
                    <li>
                      <span class="xref">'Trapping general CP14 accesses to debug registers' in the ARMv8 ARM, section G1</span>.
                    </li>
                  </ul>
                  <p>The following sections describes configuration settings for traps that are reported using EC value <span class="binarynumber">0b001000</span>:</p>
                  <ul>
                    <li>
                      <span class="xref">'ID group 0, Primary device identification registers' in the ARMv8 ARM, section G1</span>. 
                    </li>
                    <li>
                      <span class="xref">'ID group 3, Detailed feature identification registers' in the ARMv8 ARM, section G1</span>.
                    </li>
                  </ul>
                </div></div><div class="partial_fieldset"><h3 id="ISS_ExceptionfromanMCRRorMRRCaccess">Exception from an MCRR or MRRC access</h3><p>This is the layout of the ISS field for exceptions with the following EC values:</p><ul><li>0b000100, Trapped MCRR or MRRC access with (coproc==1111) that is not reported using EC 0b000000.</li><li>0b001100, Trapped MRRC access with (coproc==1110).</li></ul><table class="regdiagram"><thead><tr><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#ExceptionfromanMCRRorMRRCaccess_CV">CV</a></td><td class="lr" colspan="4"><a href="#ExceptionfromanMCRRorMRRCaccess_COND">COND</a></td><td class="lr" colspan="4"><a href="#ExceptionfromanMCRRorMRRCaccess_Opc1">Opc1</a></td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="4"><a href="#ExceptionfromanMCRRorMRRCaccess_Rt2">Rt2</a></td><td class="r">0</td><td class="lr" colspan="4"><a href="#ExceptionfromanMCRRorMRRCaccess_Rt">Rt</a></td><td class="lr" colspan="4"><a href="#ExceptionfromanMCRRorMRRCaccess_CRm">CRm</a></td><td class="lr" colspan="1"><a href="#ExceptionfromanMCRRorMRRCaccess_Direction">Direction</a></td></tr></tbody></table><h4 id="ExceptionfromanMCRRorMRRCaccess_CV">CV, bit [24]
              </h4>
                    <p>Condition code valid. Possible values of this bit are:</p>
                  <table class="valuetable"><tr><th>CV</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                        <p>The COND field is not valid.</p>
                      </td></tr><tr><td class="bitfield">1</td><td>
                        <p>The COND field is valid.</p>
                      </td></tr></table>
                    <p>When an A32 instruction is trapped, CV is set to 1.</p>
                  
                    <p>When a T32 instruction is trapped, it is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether CV is set to 1 or set to 0. See the description of the COND field for more information.</p>
                  <h4 id="ExceptionfromanMCRRorMRRCaccess_COND">COND, bits [23:20]
                  </h4>
                    <p>The condition code for the trapped instruction.</p>
                  
                    <p>When an A32 instruction is trapped, CV is set to 1 and:</p>
                  
                    <ul>
                      <li>
                        If the instruction is conditional, COND is set to the condition code field value from the instruction.
                      </li>
                      <li>
                        If the instruction is unconditional, COND is set to <span class="binarynumber">0b1110</span>.
                      </li>
                    </ul>
                  
                    <p>A conditional A32 instruction that is known to pass its condition code check can be presented either:</p>
                  
                    <ul>
                      <li>
                        With COND set to <span class="binarynumber">0b1110</span>, the value for unconditional.
                      </li>
                      <li>
                        With the COND value held in the instruction.
                      </li>
                    </ul>
                  
                    <p>When a T32 instruction is trapped, it is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether:</p>
                  
                    <ul>
                      <li>
                        CV is set to 0 and COND is set to an <span class="arm-defined-word">UNKNOWN</span> value. Software must examine the SPSR.IT field to determine the condition, if any, of the T32 instruction.
                      </li>
                      <li>
                        CV is set to 1 and COND is set to the condition code for the condition that applied to the instruction.
                      </li>
                    </ul>
                  
                    <p>For an implementation that, for both A32 and T32 instructions, takes an exception on a trapped conditional instruction only if the instruction passes its condition code check, these definitions mean that when CV is set to 1 it is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether the COND field is set to <span class="binarynumber">0b1110</span>, or to the value of any condition that applied to the instruction.</p>
                  <h4 id="ExceptionfromanMCRRorMRRCaccess_Opc1">Opc1, bits [19:16]
                  </h4>
                    <p>The Opc1 value from the issued instruction.</p>
                  <h4 id="ExceptionfromanMCRRorMRRCaccess_0">
                Bits [15:14]
              </h4>
                    <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
                  <h4 id="ExceptionfromanMCRRorMRRCaccess_Rt2">Rt2, bits [13:10]
                  </h4>
                    <p>The Rt2 value from the issued instruction, the second general-purpose register used for the transfer.</p>
                  <h4 id="ExceptionfromanMCRRorMRRCaccess_0">
                Bit [9]
              </h4>
                    <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
                  <h4 id="ExceptionfromanMCRRorMRRCaccess_Rt">Rt, bits [8:5]
                  </h4>
                    <p>The Rt value from the issued instruction, the first general-purpose register used for the transfer.</p>
                  <h4 id="ExceptionfromanMCRRorMRRCaccess_CRm">CRm, bits [4:1]
                  </h4>
                    <p>The CRm value from the issued instruction.</p>
                  <h4 id="ExceptionfromanMCRRorMRRCaccess_Direction">Direction, bit [0]
              </h4>
                    <p>Indicates the direction of the trapped instruction. The possible values of this bit are:</p>
                  <table class="valuetable"><tr><th>Direction</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                        <p>Write to System register space. MCRR instruction.</p>
                      </td></tr><tr><td class="bitfield">1</td><td>
                        <p>Read from System register space. MRRC instruction.</p>
                      </td></tr></table><div class="text_after_fields">
                  <p>The following sections describe configuration settings for traps that are reported using EC value <span class="binarynumber">0b000100</span>:</p>
                  <ul>
                    <li>
                      <span class="xref">'Traps to Hyp mode of Non-secure PL1 accesses to virtual memory control registers' in the ARMv8 ARM, section G1 (The AArch32 System Level Programmers' Model)</span>.
                    </li>
                    <li>
                      <span class="xref">'General trapping to Hyp mode of Non-secure PL0 and PL1 accesses to CP15 System registers' in the ARMv8 ARM, section G1</span>.
                    </li>
                  </ul>
                  <p>The following sections describe configuration settings for traps that are reported using EC value <span class="binarynumber">0b001100</span>:</p>
                  <ul>
                    <li>
                      <span class="xref">'Traps to Hyp mode of Non-secure CP14 accesses to trace registers' in the ARMv8 ARM, section G1</span>.
                    </li>
                    <li>
                      <span class="xref">'Trapping CP14 accesses to Debug ROM registers' in the ARMv8 ARM, section G1</span>.
                    </li>
                  </ul>
                </div></div><div class="partial_fieldset"><h3 id="ISS_ExceptionfromanLDCorSTCinstruction">Exception from an LDC or STC instruction</h3><p>This is the layout of the ISS field for exceptions with the following EC values:</p><ul><li>0b000110, Trapped LDC or STC access.</li></ul><table class="regdiagram"><thead><tr><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#ExceptionfromanLDCorSTCinstruction_CV">CV</a></td><td class="lr" colspan="4"><a href="#ExceptionfromanLDCorSTCinstruction_COND">COND</a></td><td class="lr" colspan="8"><a href="#ExceptionfromanLDCorSTCinstruction_imm8">imm8</a></td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4"><a href="#ExceptionfromanLDCorSTCinstruction_Rn">Rn</a></td><td class="lr" colspan="1"><a href="#ExceptionfromanLDCorSTCinstruction_Offset">Offset</a></td><td class="lr" colspan="3"><a href="#ExceptionfromanLDCorSTCinstruction_AM">AM</a></td><td class="lr" colspan="1"><a href="#ExceptionfromanLDCorSTCinstruction_Direction">Direction</a></td></tr></tbody></table><h4 id="ExceptionfromanLDCorSTCinstruction_CV">CV, bit [24]
              </h4>
                    <p>Condition code valid. Possible values of this bit are:</p>
                  <table class="valuetable"><tr><th>CV</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                        <p>The COND field is not valid.</p>
                      </td></tr><tr><td class="bitfield">1</td><td>
                        <p>The COND field is valid.</p>
                      </td></tr></table>
                    <p>When an A32 instruction is trapped, CV is set to 1.</p>
                  
                    <p>When a T32 instruction is trapped, it is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether CV is set to 1 or set to 0. See the description of the COND field for more information.</p>
                  <h4 id="ExceptionfromanLDCorSTCinstruction_COND">COND, bits [23:20]
                  </h4>
                    <p>The condition code for the trapped instruction.</p>
                  
                    <p>When an A32 instruction is trapped, CV is set to 1 and:</p>
                  
                    <ul>
                      <li>
                        If the instruction is conditional, COND is set to the condition code field value from the instruction.
                      </li>
                      <li>
                        If the instruction is unconditional, COND is set to <span class="binarynumber">0b1110</span>.
                      </li>
                    </ul>
                  
                    <p>A conditional A32 instruction that is known to pass its condition code check can be presented either:</p>
                  
                    <ul>
                      <li>
                        With COND set to <span class="binarynumber">0b1110</span>, the value for unconditional.
                      </li>
                      <li>
                        With the COND value held in the instruction.
                      </li>
                    </ul>
                  
                    <p>When a T32 instruction is trapped, it is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether:</p>
                  
                    <ul>
                      <li>
                        CV is set to 0 and COND is set to an <span class="arm-defined-word">UNKNOWN</span> value. Software must examine the SPSR.IT field to determine the condition, if any, of the T32 instruction.
                      </li>
                      <li>
                        CV is set to 1 and COND is set to the condition code for the condition that applied to the instruction.
                      </li>
                    </ul>
                  
                    <p>For an implementation that, for both A32 and T32 instructions, takes an exception on a trapped conditional instruction only if the instruction passes its condition code check, these definitions mean that when CV is set to 1 it is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether the COND field is set to <span class="binarynumber">0b1110</span>, or to the value of any condition that applied to the instruction.</p>
                  <h4 id="ExceptionfromanLDCorSTCinstruction_imm8">imm8, bits [19:12]
                  </h4>
                    <p>The immediate value from the issued instruction.</p>
                  <h4 id="ExceptionfromanLDCorSTCinstruction_0">
                Bits [11:9]
              </h4>
                    <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
                  <h4 id="ExceptionfromanLDCorSTCinstruction_Rn">Rn, bits [8:5]
                  </h4>
                    <p>The Rn value from the issued instruction. Valid only when AM[2] is 0, indicating an immediate form of the LDC or STC instruction.</p>
                  
                    <p>When AM[2] is 1, indicating a literal form of the LDC or STC instruction, this field is <span class="arm-defined-word">UNKNOWN</span>.</p>
                  <h4 id="ExceptionfromanLDCorSTCinstruction_Offset">Offset, bit [4]
              </h4>
                    <p>Indicates whether the offset is added or subtracted:</p>
                  <table class="valuetable"><tr><th>Offset</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                        <p>Subtract offset.</p>
                      </td></tr><tr><td class="bitfield">1</td><td>
                        <p>Add offset.</p>
                      </td></tr></table>
                    <p>This bit corresponds to the U bit in the instruction encoding.</p>
                  <h4 id="ExceptionfromanLDCorSTCinstruction_AM">AM, bits [3:1]
                  </h4>
                    <p>Addressing mode. The permitted values of this field are:</p>
                  <table class="valuetable"><tr><th>AM</th><th>Meaning</th></tr><tr><td class="bitfield">000</td><td>
                        <p>Immediate unindexed.</p>
                      </td></tr><tr><td class="bitfield">001</td><td>
                        <p>Immediate post-indexed.</p>
                      </td></tr><tr><td class="bitfield">010</td><td>
                        <p>Immediate offset.</p>
                      </td></tr><tr><td class="bitfield">011</td><td>
                        <p>Immediate pre-indexed.</p>
                      </td></tr><tr><td class="bitfield">100</td><td>
                        <p>Literal unindexed.</p>
                      
                        <p>LDC instruction in A32 instruction set only.</p>
                      
                        <p>For a trapped STC instruction or a trapped T32 LDC instruction this encoding is reserved.</p>
                      </td></tr><tr><td class="bitfield">110</td><td>
                        <p>Literal offset.</p>
                      
                        <p>LDC instruction only.</p>
                      
                        <p>For a trapped STC instruction, this encoding is reserved.</p>
                      </td></tr></table>
                    <p>The values <span class="binarynumber">0b101</span> and <span class="binarynumber">0b111</span> are reserved. The effect of programming this field to a reserved value is that behavior is <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span>, as described in <span class="xref">'Unallocated values in fields of AArch32 System registers and translation table entries' in the ARM ARM, section K1.1.11</span>.</p>
                  
                    <p>Bit [2] in this subfield indicates the instruction form, immediate or literal.</p>
                  
                    <p>Bits [1:0] in this subfield correspond to the bits {P, W} in the instruction encoding.</p>
                  <h4 id="ExceptionfromanLDCorSTCinstruction_Direction">Direction, bit [0]
              </h4>
                    <p>Indicates the direction of the trapped instruction. The possible values of this bit are:</p>
                  <table class="valuetable"><tr><th>Direction</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                        <p>Write to memory. STC instruction.</p>
                      </td></tr><tr><td class="bitfield">1</td><td>
                        <p>Read from memory. LDC instruction.</p>
                      </td></tr></table><div class="text_after_fields">
                  <p><span class="xref">'Trapping general Non-secure System register accesses to debug registers' in the ARMv8 ARM, section G1</span> describes the configuration settings for the trap that is reported using EC value <span class="binarynumber">0b000110</span>.</p>
                </div></div><div class="partial_fieldset"><h3 id="ISS_ExceptionfromanaccesstoSIMDorfloating-pointfunctionality,resultingfromHCPTR">Exception from an access to SIMD or floating-point functionality, resulting from HCPTR</h3><p>This is the layout of the ISS field for exceptions with the following EC values:</p><ul><li>0b000111, Access to Advanced SIMD or floating-point functionality trapped by a HCPTR.{TASE, TCP10} control.</li></ul><table class="regdiagram"><thead><tr><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#ExceptionfromanaccesstoSIMDorfloating-pointfunctionality,resultingfromHCPTR_CV">CV</a></td><td class="lr" colspan="4"><a href="#ExceptionfromanaccesstoSIMDorfloating-pointfunctionality,resultingfromHCPTR_COND">COND</a></td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="1"><a href="#ExceptionfromanaccesstoSIMDorfloating-pointfunctionality,resultingfromHCPTR_TA">TA</a></td><td class="r">0</td><td class="lr" colspan="4"><a href="#ExceptionfromanaccesstoSIMDorfloating-pointfunctionality,resultingfromHCPTR_coproc">coproc</a></td></tr></tbody></table><div class="text_before_fields">
                  <p>Excludes exceptions that occur because Advanced SIMD and floating-point functionality is not implemented, or because the value of <a href="AArch32-hcr.html">HCR</a>.TGE or HCR_EL2.TGE is 1. These are reported with EC value <span class="binarynumber">0b000000</span>.</p>
                </div><h4 id="ExceptionfromanaccesstoSIMDorfloating-pointfunctionality,resultingfromHCPTR_CV">CV, bit [24]
              </h4>
                    <p>Condition code valid. Possible values of this bit are:</p>
                  <table class="valuetable"><tr><th>CV</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                        <p>The COND field is not valid.</p>
                      </td></tr><tr><td class="bitfield">1</td><td>
                        <p>The COND field is valid.</p>
                      </td></tr></table>
                    <p>When an A32 instruction is trapped, CV is set to 1.</p>
                  
                    <p>When a T32 instruction is trapped, it is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether CV is set to 1 or set to 0. See the description of the COND field for more information.</p>
                  <h4 id="ExceptionfromanaccesstoSIMDorfloating-pointfunctionality,resultingfromHCPTR_COND">COND, bits [23:20]
                  </h4>
                    <p>The condition code for the trapped instruction.</p>
                  
                    <p>When an A32 instruction is trapped, CV is set to 1 and:</p>
                  
                    <ul>
                      <li>
                        If the instruction is conditional, COND is set to the condition code field value from the instruction.
                      </li>
                      <li>
                        If the instruction is unconditional, COND is set to <span class="binarynumber">0b1110</span>.
                      </li>
                    </ul>
                  
                    <p>A conditional A32 instruction that is known to pass its condition code check can be presented either:</p>
                  
                    <ul>
                      <li>
                        With COND set to <span class="binarynumber">0b1110</span>, the value for unconditional.
                      </li>
                      <li>
                        With the COND value held in the instruction.
                      </li>
                    </ul>
                  
                    <p>When a T32 instruction is trapped, it is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether:</p>
                  
                    <ul>
                      <li>
                        CV is set to 0 and COND is set to an <span class="arm-defined-word">UNKNOWN</span> value. Software must examine the SPSR.IT field to determine the condition, if any, of the T32 instruction.
                      </li>
                      <li>
                        CV is set to 1 and COND is set to the condition code for the condition that applied to the instruction.
                      </li>
                    </ul>
                  
                    <p>For an implementation that, for both A32 and T32 instructions, takes an exception on a trapped conditional instruction only if the instruction passes its condition code check, these definitions mean that when CV is set to 1 it is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether the COND field is set to <span class="binarynumber">0b1110</span>, or to the value of any condition that applied to the instruction.</p>
                  <h4 id="ExceptionfromanaccesstoSIMDorfloating-pointfunctionality,resultingfromHCPTR_0">
                Bits [19:6]
              </h4>
                    <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
                  <h4 id="ExceptionfromanaccesstoSIMDorfloating-pointfunctionality,resultingfromHCPTR_TA">TA, bit [5]
              </h4>
                    <p>Indicates trapped use of Advanced SIMD functionality. The possible values of this bit are:</p>
                  <table class="valuetable"><tr><th>TA</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                        <p>Exception was not caused by trapped use of Advanced SIMD functionality.</p>
                      </td></tr><tr><td class="bitfield">1</td><td>
                        <p>Exception was caused by trapped use of Advanced SIMD functionality.</p>
                      </td></tr></table>
                    <p>Any use of an Advanced SIMD instruction that is not also a floating-point instruction that is trapped to Hyp mode because of a trap configured in the <a href="AArch32-hcptr.html">HCPTR</a> sets this bit to 1.</p>
                  
                    <p>For a list of these instructions, see <span class="xref">'Controls of Advanced SIMD operation that do not apply to floating-point operation' in the ARMv8 ARM, section E1</span>.</p>
                  <h4 id="ExceptionfromanaccesstoSIMDorfloating-pointfunctionality,resultingfromHCPTR_0">
                Bit [4]
              </h4>
                    <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
                  <h4 id="ExceptionfromanaccesstoSIMDorfloating-pointfunctionality,resultingfromHCPTR_coproc">coproc, bits [3:0]
                  </h4>
                    <p>When the TA field returns the value 1, this field returns the value <span class="binarynumber">1010</span>, otherwise this field is <span class="arm-defined-word">RES0</span>.</p>
                  <div class="text_after_fields">
                  <p>The following sections describe the configuration settings for the traps that are reported using EC value <span class="binarynumber">0b000111</span>:</p>
                  <ul>
                    <li>
                      <span class="xref">'General trapping to Hyp mode of Non-secure accesses to the SIMD and floating-point registers' in the ARMv8 ARM, section G1 (The AArch32 System Level Programmers' Model)</span>.
                    </li>
                    <li>
                      <span class="xref">'Traps to Hyp mode of Non-secure accesses to Advanced SIMD functionality' in the ARMv8 ARM, section G1</span>.
                    </li>
                  </ul>
                </div></div><div class="partial_fieldset"><h3 id="ISS_ExceptionfromHVCorSVCinstructionexecution">Exception from HVC or SVC instruction execution</h3><p>This is the layout of the ISS field for exceptions with the following EC values:</p><ul><li>0b010001, Exception on SVC instruction execution in AArch32 state routed to EL2.</li><li>0b010010, HVC instruction execution in AArch32 state, when HVC is not disabled.</li></ul><table class="regdiagram"><thead><tr><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="16"><a href="#ExceptionfromHVCorSVCinstructionexecution_imm16">imm16</a></td></tr></tbody></table><h4 id="ExceptionfromHVCorSVCinstructionexecution_0">
                Bits [24:16]
              </h4>
                    <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
                  <h4 id="ExceptionfromHVCorSVCinstructionexecution_imm16">imm16, bits [15:0]
                  </h4>
                    <p>The value of the immediate field from the HVC or SVC instruction.</p>
                  
                    <p>For an HVC instruction, this is the value of the imm16 field of the issued instruction.</p>
                  
                    <p>For an SVC instruction:</p>
                  
                    <ul>
                      <li>
                        If the instruction is unconditional, then:<ul><li>For the T32 instruction, this field is zero-extended from the imm8 field of the instruction.</li><li>For the A32 instruction, this field is the bottom 16 bits of the imm24 field of the instruction.</li></ul>
                      </li>
                      <li>
                        If the instruction is conditional, this field is <span class="arm-defined-word">UNKNOWN</span>.
                      </li>
                    </ul>
                  <div class="text_after_fields">
                  <p>The HVC instruction is unconditional, and a conditional SVC instruction generates an exception only if it passes its condition code check. Therefore, the syndrome information for these exceptions does not require conditionality information.</p>
                  <p><span class="xref">'Supervisor Call exception, when HCR.TGE is set to 1' in the ARMv8 ARM, section G1 (The AArch32 System Level Programmers' Model),</span> describes the configuration settings for the trap reported with EC value <span class="binarynumber">0b010001</span>.</p>
                </div></div><div class="partial_fieldset"><h3 id="ISS_ExceptionfromaPrefetchAbort">Exception from a Prefetch Abort</h3><p>This is the layout of the ISS field for exceptions with the following EC values:</p><ul><li>0b100000, Prefetch Abort from a lower Exception level.</li><li>0b100001, Prefetch Abort taken without a change in Exception level.</li></ul><table class="regdiagram"><thead><tr><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="1"><a href="#ExceptionfromaPrefetchAbort_FnV">FnV</a></td><td class="lr" colspan="1"><a href="#ExceptionfromaPrefetchAbort_EA">EA</a></td><td class="r">0</td><td class="lr" colspan="1"><a href="#ExceptionfromaPrefetchAbort_S1PTW">S1PTW</a></td><td class="r">0</td><td class="lr" colspan="6"><a href="#ExceptionfromaPrefetchAbort_IFSC">IFSC</a></td></tr></tbody></table><h4 id="ExceptionfromaPrefetchAbort_0">
                Bits [24:11]
              </h4>
                    <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
                  <h4 id="ExceptionfromaPrefetchAbort_FnV">FnV, bit [10]
              </h4>
                    <p>FAR not Valid, for a Synchronous external abort.</p>
                  <table class="valuetable"><tr><th>FnV</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                        <p><a href="AArch32-hifar.html">HIFAR</a> is valid.</p>
                      </td></tr><tr><td class="bitfield">1</td><td>
                        <p><a href="AArch32-hifar.html">HIFAR</a> is not valid, and holds an <span class="arm-defined-word">UNKNOWN</span> value.</p>
                      </td></tr></table>
                    <p>This field is only valid if the IFSC code is <span class="binarynumber">010000</span>. It is <span class="arm-defined-word">RES0</span> for all other aborts.</p>
                  <h4 id="ExceptionfromaPrefetchAbort_EA">EA, bit [9]
              </h4>
                    <p>External abort type. This bit can provide an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> classification of external aborts.</p>
                  
                    <p>For any abort other than an External abort this bit returns a value of 0.</p>
                  <h4 id="ExceptionfromaPrefetchAbort_0">
                Bit [8]
              </h4>
                    <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
                  <h4 id="ExceptionfromaPrefetchAbort_S1PTW">S1PTW, bit [7]
              </h4>
                    <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
                  <h4 id="ExceptionfromaPrefetchAbort_0">
                Bit [6]
              </h4>
                    <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
                  <h4 id="ExceptionfromaPrefetchAbort_IFSC">IFSC, bits [5:0]
                  </h4>
                    <p>Instruction Fault Status Code. Possible values of this field are:</p>
                  <table class="valuetable"><tr><th>IFSC</th><th>Meaning</th></tr><tr><td class="bitfield">000100</td><td>
                        <p>Background fault or Translation fault</p>
                      </td></tr><tr><td class="bitfield">001100</td><td>
                        <p>Permission fault</p>
                      </td></tr><tr><td class="bitfield">010000</td><td>
                        <p>Synchronous external abort, other than synchronous parity or ECC error</p>
                      </td></tr><tr><td class="bitfield">011000</td><td>
                        <p>Synchronous parity or ECC error on memory access</p>
                      </td></tr><tr><td class="bitfield">100010</td><td>
                        <p>Debug exception, only when the EC value is <span class="binarynumber">0b100001</span></p>
                      </td></tr></table>
                    <p>All other values are reserved. The effect of programming this field to a reserved value is that behavior is <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span>, as described in <span class="xref">'Unallocated values in fields of AArch32 System registers and translation table entries' in the ARM ARM, section K1.1.11</span>.</p>
                  <div class="text_after_fields">
                  <p>The following sections describe cases where Prefetch Abort exceptions can be routed to Hyp mode, generating exceptions that are reported in the HSR with EC value <span class="binarynumber">0b100000</span>:</p>
                  <ul>
                    <li>
                      <span class="xref">'Abort exceptions, when HCR.TGE is set to 1' in the ARMv8 ARM, section G1 (The AArch32 System Level Programmers' Model)</span>.
                    </li>
                    <li>
                      <span class="xref">'Routing Debug exceptions to Hyp mode' in the ARMv8 ARM, section G1</span>.
                    </li>
                  </ul>
                </div></div><div class="partial_fieldset"><h3 id="ISS_ExceptionfromanIllegalstateorPCalignmentfault">Exception from an Illegal state or PC alignment fault</h3><p>This is the layout of the ISS field for exceptions with the following EC values:</p><ul><li>0b001110, Illegal exception return to AArch32 state.</li><li>0b100010, PC alignment fault exception.</li></ul><table class="regdiagram"><thead><tr><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td></tr></tbody></table><h4 id="ExceptionfromanIllegalstateorPCalignmentfault_0">
                Bits [24:0]
              </h4>
                    <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
                  <div class="text_after_fields">
                  <p>For more information about the Illegal state exception, see:</p>
                  <ul>
                    <li>
                      <span class="xref">'Illegal changes to PSTATE.M' in the ARMv8 ARM, section G1  (The AArch32 System Level Programmers' Model)</span>.
                    </li>
                    <li>
                      <span class="xref">'Illegal return events from AArch32 state' in the ARMv8 ARM, section G1</span>.
                    </li>
                    <li>
                      <span class="xref">'Legal exception returns that set PSTATE.IL to 1' in the ARMv8 ARM, section G1</span>.
                    </li>
                    <li>
                      <span class="xref">'The Illegal Execution state exception' in the ARMv8 ARM, section G1</span>.
                    </li>
                  </ul>
                  <p>For more information about the PC alignment fault exception, see <span class="xref">'Branching to an unaligned PC' in the ARMv8 ARM, appendix A</span>.</p>
                </div></div><div class="partial_fieldset"><h3 id="ISS_ExceptionfromaDataAbort">Exception from a Data Abort</h3><p>This is the layout of the ISS field for exceptions with the following EC values:</p><ul><li>0b100100, Data Abort from a lower Exception level.</li><li>0b100101, Data Abort taken without a change in Exception level.</li></ul><table class="regdiagram"><thead><tr><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#ExceptionfromaDataAbort_ISV">ISV</a></td><td class="lr" colspan="2"><a href="#ExceptionfromaDataAbort_SAS">SAS</a></td><td class="lr" colspan="1"><a href="#ExceptionfromaDataAbort_SSE">SSE</a></td><td class="r">0</td><td class="lr" colspan="4"><a href="#ExceptionfromaDataAbort_SRT">SRT</a></td><td class="r">0</td><td class="lr" colspan="1"><a href="#ExceptionfromaDataAbort_AR">AR</a></td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="1"><a href="#ExceptionfromaDataAbort_FnV">FnV</a></td><td class="lr" colspan="1"><a href="#ExceptionfromaDataAbort_EA">EA</a></td><td class="lr" colspan="1"><a href="#ExceptionfromaDataAbort_CM">CM</a></td><td class="lr" colspan="1"><a href="#ExceptionfromaDataAbort_S1PTW">S1PTW</a></td><td class="lr" colspan="1"><a href="#ExceptionfromaDataAbort_WnR">WnR</a></td><td class="lr" colspan="6"><a href="#ExceptionfromaDataAbort_DFSC">DFSC</a></td></tr></tbody></table><h4 id="ExceptionfromaDataAbort_ISV">ISV, bit [24]
              </h4>
                    <p>Instruction syndrome valid. Indicates whether the syndrome information in ISS[23:14] is valid.</p>
                  <table class="valuetable"><tr><th>ISV</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                        <p>No valid instruction syndrome. ISS[23:14] are <span class="arm-defined-word">RES0</span>.</p>
                      </td></tr><tr><td class="bitfield">1</td><td>
                        <p>ISS[23:14] hold a valid instruction syndrome.</p>
                      </td></tr></table>
                    <p>This bit is 0 for all faults except Data Aborts generated by stage 2 address translations for which all the following apply to the instruction that generated the Data Abort exception:</p>
                  
                    <ul>
                      <li>
                        The instruction is an LDR, LDA, LDRT, LDRSH, LDRSHT, LDRH, LDAH, LDRHT, LDRSB, LDRSBT, LDRB, LDAB, LDRBT, STR, STL, STRT, STRH, STLH, STRHT, STRB, STLB, or STRBT instruction.
                      </li>
                      <li>
                        The instruction is not performing register writeback.
                      </li>
                      <li>
                        The instruction is not using the PC as a source or destination register.
                      </li>
                    </ul>
                  
                    <p>For these cases, ISV is <span class="arm-defined-word">UNKNOWN</span> if the exception was generated in Debug state in memory access mode, as described in <span class="xref">'Data Aborts in Memory access mode' in the ARMv8 ARM, section H4.3.2 (Memory access mode)</span>, and otherwise indicates whether ISS[23:14] hold a valid syndrome.</p>
                  
                    <div class="note"><span class="note-header">Note</span>
                      <p>In the A32 instruction set, LDR*T and STR*T instructions always perform register writeback and therefore never return a valid instruction syndrome.</p>
                    </div>
                  <h4 id="ExceptionfromaDataAbort_SAS">SAS, bits [23:22]
                  </h4>
                    <p>Syndrome Access Size. When ISV is 1, indicates the size of the access attempted by the faulting operation.</p>
                  <table class="valuetable"><tr><th>SAS</th><th>Meaning</th></tr><tr><td class="bitfield">00</td><td>
                        <p>Byte</p>
                      </td></tr><tr><td class="bitfield">01</td><td>
                        <p>Halfword</p>
                      </td></tr><tr><td class="bitfield">10</td><td>
                        <p>Word</p>
                      </td></tr><tr><td class="bitfield">11</td><td>
                        <p>Doubleword</p>
                      </td></tr></table>
                    <p>This field is <span class="arm-defined-word">UNKNOWN</span> when the value of ISV is <span class="arm-defined-word">UNKNOWN</span>.</p>
                  
                    <p>This field is <span class="arm-defined-word">RES0</span> when the value of ISV is 0.</p>
                  <h4 id="ExceptionfromaDataAbort_SSE">SSE, bit [21]
              </h4>
                    <p>Syndrome Sign Extend. When ISV is 1, for a byte, halfword, or word load operation, indicates whether the data item must be sign extended. For these cases, the possible values of this bit are:</p>
                  <table class="valuetable"><tr><th>SSE</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                        <p>Sign-extension not required.</p>
                      </td></tr><tr><td class="bitfield">1</td><td>
                        <p>Data item must be sign-extended.</p>
                      </td></tr></table>
                    <p>For all other operations this bit is 0.</p>
                  
                    <p>This field is <span class="arm-defined-word">UNKNOWN</span> when the value of ISV is <span class="arm-defined-word">UNKNOWN</span>.</p>
                  
                    <p>This field is <span class="arm-defined-word">RES0</span> when the value of ISV is 0.</p>
                  <h4 id="ExceptionfromaDataAbort_0">
                Bit [20]
              </h4>
                    <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
                  <h4 id="ExceptionfromaDataAbort_SRT">SRT, bits [19:16]
                  </h4>
                    <p>Syndrome Register transfer. When ISV is 1, the register number of the Rt operand of the faulting instruction.</p>
                  
                    <p>This field is <span class="arm-defined-word">UNKNOWN</span> when the value of ISV is <span class="arm-defined-word">UNKNOWN</span>.</p>
                  
                    <p>This field is <span class="arm-defined-word">RES0</span> when the value of ISV is 0.</p>
                  <h4 id="ExceptionfromaDataAbort_0">
                Bit [15]
              </h4>
                    <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
                  <h4 id="ExceptionfromaDataAbort_AR">AR, bit [14]
              </h4>
                    <p>Acquire/Release. When ISV is 1, the possible values of this bit are:</p>
                  <table class="valuetable"><tr><th>AR</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                        <p>Instruction did not have acquire/release semantics.</p>
                      </td></tr><tr><td class="bitfield">1</td><td>
                        <p>Instruction did have acquire/release semantics.</p>
                      </td></tr></table>
                    <p>This field is <span class="arm-defined-word">UNKNOWN</span> when the value of ISV is <span class="arm-defined-word">UNKNOWN</span>.</p>
                  
                    <p>This field is <span class="arm-defined-word">RES0</span> when the value of ISV is 0.</p>
                  <h4 id="ExceptionfromaDataAbort_0">
                Bits [13:11]
              </h4>
                    <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
                  <h4 id="ExceptionfromaDataAbort_FnV">FnV, bit [10]
              </h4>
                    <p>FAR not Valid, for a Synchronous external abort.</p>
                  <table class="valuetable"><tr><th>FnV</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                        <p><a href="AArch32-hdfar.html">HDFAR</a> is valid.</p>
                      </td></tr><tr><td class="bitfield">1</td><td>
                        <p><a href="AArch32-hdfar.html">HDFAR</a> is not valid, and holds an <span class="arm-defined-word">UNKNOWN</span> value.</p>
                      </td></tr></table>
                    <p>This field is valid only if the DFSC code is <span class="binarynumber">0b010000</span>. It is <span class="arm-defined-word">RES0</span> for all other aborts.</p>
                  <h4 id="ExceptionfromaDataAbort_EA">EA, bit [9]
              </h4>
                    <p>External abort type. This bit can provide an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> classification of external aborts.</p>
                  
                    <p>For any abort other than an External abort this bit returns a value of 0.</p>
                  <h4 id="ExceptionfromaDataAbort_CM">CM, bit [8]
              </h4>
                    <p>Cache maintenance. For a synchronous fault, identifies fault that comes from a cache maintenance or address translation instruction. For synchronous faults, the possible values of this bit are:</p>
                  <table class="valuetable"><tr><th>CM</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                        <p>Fault not generated by a cache maintenance or address translation instruction.</p>
                      </td></tr><tr><td class="bitfield">1</td><td>
                        <p>Fault generated by a cache maintenance or address translation instruction.</p>
                      </td></tr></table><h4 id="ExceptionfromaDataAbort_S1PTW">S1PTW, bit [7]
              </h4>
                    <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
                  <h4 id="ExceptionfromaDataAbort_WnR">WnR, bit [6]
              </h4>
                    <p>Write not Read. Indicates whether a synchronous abort was caused by a write instruction or a read instruction. The possible values of this bit are:</p>
                  <table class="valuetable"><tr><th>WnR</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                        <p>Abort caused by a read instruction.</p>
                      </td></tr><tr><td class="bitfield">1</td><td>
                        <p>Abort caused by a write instruction.</p>
                      </td></tr></table>
                    <p>For faults on cache maintenance and address translation instructions, this bit always returns a value of 1.</p>
                  
                    <p>For an asynchronous Data Abort exception this bit is <span class="arm-defined-word">UNKNOWN</span>.</p>
                  <h4 id="ExceptionfromaDataAbort_DFSC">DFSC, bits [5:0]
                  </h4>
                    <p>Data Fault Status Code. Possible values of this field are:</p>
                  <table class="valuetable"><tr><th>DFSC</th><th>Meaning</th></tr><tr><td class="bitfield">000100</td><td>
                        <p>Background fault or Translation fault</p>
                      </td></tr><tr><td class="bitfield">001100</td><td>
                        <p>Permission fault</p>
                      </td></tr><tr><td class="bitfield">010000</td><td>
                        <p>Synchronous external abort, other than synchronous parity or ECC error</p>
                      </td></tr><tr><td class="bitfield">011000</td><td>
                        <p>Synchronous parity or ECC error on memory access</p>
                      </td></tr><tr><td class="bitfield">010001</td><td>
                        <p>SError interrupt</p>
                      </td></tr><tr><td class="bitfield">011001</td><td>
                        <p>Serror interrupt, parity or ECC error on memory access</p>
                      </td></tr><tr><td class="bitfield">100001</td><td>
                        <p>Alignment fault</p>
                      </td></tr><tr><td class="bitfield">100010</td><td>
                        <p>Debug exception, only when the EC value is <span class="binarynumber">0b100100</span></p>
                      </td></tr><tr><td class="bitfield">110100</td><td>
                        <p><span class="arm-defined-word">IMPLEMENTATION DEFINED</span> fault (Cache lockdown fault)</p>
                      </td></tr><tr><td class="bitfield">110101</td><td>
                        <p><span class="arm-defined-word">IMPLEMENTATION DEFINED</span> fault (Unsupported Exclusive access fault)</p>
                      </td></tr></table>
                    <p>All other values are reserved. The effect of programming this field to a reserved value is that behavior is <span class="arm-defined-word">CONSTRAINED UNPREDICTABLE</span>, as described in <span class="xref">'Unallocated values in fields of AArch32 System registers and translation table entries' in the ARM ARM, section K1.1.11</span>.</p>
                  <div class="text_after_fields">
                  <p>The following describe cases where Data Abort exceptions can be routed to Hyp mode, generating exceptions that are reported in the HSR with EC value <span class="binarynumber">0b100100</span>:</p>
                  <ul>
                    <li>
                      <span class="xref">'Abort exceptions, when HCR.TGE is set to 1' in the ARMv8 ARM, section G1 (The AArch32 System Level Programmers' Model)</span>.
                    </li>
                    <li>
                      <span class="xref">'Routing Debug exceptions to EL2' in the ARMv8 ARM, section G1</span>.
                    </li>
                  </ul>
                  <p>The following describe cases that can cause a Data Abort exception that is taken to Hyp mode, and reported in the HSR with EC value of <span class="binarynumber">0b100000</span> or <span class="binarynumber">0b100100</span>:</p>
                  <ul>
                    <li>
                      <span class="xref">'Hyp mode control of Non-secure access permissions' in the ARMv8 ARM, section G1 (The AArch32 System Level Programmers' Model)</span>.
                    </li>
                    <li>
                      <span class="xref">'Memory fault reporting in Hyp mode' in the ARMv8 ARM, section G1</span>.
                    </li>
                  </ul>
                </div></div><div class="access_mechanisms"><h2>Accessing the HSR</h2><div class="access_instructions"><div class="access_instruction"><p>This register can be read using MRC with the following syntax:</p><p class="asm-code">MRC  
    &lt;syntax&gt;</p></div><div class="access_instruction"><p>This register can be written using MCR with the following syntax:</p><p class="asm-code">MCR  
    &lt;syntax&gt;</p></div><p>This syntax uses the following encoding in the System instruction encoding space:</p><table class="access_instructions"><tr><th rowspan="1">
        &lt;syntax&gt;
      </th><th>opc1</th><th>opc2</th><th>CRn</th><th>coproc</th><th>CRm</th></tr><tr><td>p15, 4, 
                &lt;Rt&gt;, c5, c2, 0</td><td>100</td><td>000</td><td>0101</td><td>1111</td><td>0010</td></tr></table><ul></ul></div><h3>Accessibility</h3><p>The register is accessible as follows:</p><table class="accessibility"><tr><th rowspan="2">
        &lt;syntax&gt;
      </th><th class="accessibility_control" colspan="1">
          Control
        </th><th colspan="3">
        Accessibility
      </th></tr><tr><th class="accessibility_control">TGE</th><th>EL0</th><th>EL1</th><th>EL2</th></tr><tr><td>p15, 4, 
                &lt;Rt&gt;, c5, c2, 0</td><td class="accessibility_control">0</td><td>
        -
      </td><td>
        -
      </td><td>RW</td></tr><tr><td>p15, 4, 
                &lt;Rt&gt;, c5, c2, 0</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        n/a
      </td><td>RW</td></tr></table><h3>Traps and enables</h3><div class="traps_intro"><p>For a description of the prioritization of any generated exceptions, see section G1.11.2 (Exception priority order) in the <i>ARM<sup>®</sup> Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile</i> for exceptions taken to AArch32 state, and section D1.13.2 (Synchronous exception prioritization) for exceptions taken to AArch64 state. Subject to the prioritization rules, the following traps and enables are applicable when accessing this register.</p></div><p>
        When
        EL2 is implemented
        :
      </p><ul><li><p>If <a href="AArch32-hstr.html">HSTR</a>.T5==1, accesses to this register from EL1 are trapped to Hyp mode.</p></li></ul></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">10/08/2016 10:36</p><p class="copyconf">Copyright © 2010-2016 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
