{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.0 Build 148 04/26/2005 SJ Full Version " "Info: Version 5.0 Build 148 04/26/2005 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 19 22:59:01 2020 " "Info: Processing started: Thu Nov 19 22:59:01 2020" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dc_6in_64out -c dc_6in_64out " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off dc_6in_64out -c dc_6in_64out" {  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dc_6in_64out.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dc_6in_64out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dc_6in_64out-behav " "Info: Found design unit 1: dc_6in_64out-behav" {  } { { "dc_6in_64out.vhd" "" { Text "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.vhd" 12 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 dc_6in_64out " "Info: Found entity 1: dc_6in_64out" {  } { { "dc_6in_64out.vhd" "" { Text "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.vhd" 4 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dc_3in_8out.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dc_3in_8out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dc_3in_8out-behav " "Info: Found design unit 1: dc_3in_8out-behav" {  } { { "dc_3in_8out.vhd" "" { Text "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_3in_8out.vhd" 11 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 dc_3in_8out " "Info: Found entity 1: dc_3in_8out" {  } { { "dc_3in_8out.vhd" "" { Text "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_3in_8out.vhd" 4 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "dc_6in_64out " "Info: Elaborating entity \"dc_6in_64out\" for the top level hierarchy" {  } {  } 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dc_3in_8out dc_3in_8out:\\gen_top_decoders:0:dec_top_inst " "Info: Elaborating entity \"dc_3in_8out\" for hierarchy \"dc_3in_8out:\\gen_top_decoders:0:dec_top_inst\"" {  } { { "dc_6in_64out.vhd" "\\gen_top_decoders:0:dec_top_inst" { Text "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_6in_64out.vhd" 34 -1 0 } }  } 0}
{ "Info" "IVRFX_VHDL_CASE_STATEMENT_OTHERS_CLAUSE_NEVER_SELECTED" "dc_3in_8out.vhd(25) " "Info: VHDL Case Statement information at dc_3in_8out.vhd(25): OTHERS choice is never selected" {  } { { "dc_3in_8out.vhd" "" { Text "Z:/VHDL-labs/lab-6/dc_vhdl/dc_6in_64out/dc_3in_8out.vhd" 25 0 0 } }  } 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "166 " "Info: Implemented 166 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "7 " "Info: Implemented 7 input pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_OPINS" "64 " "Info: Implemented 64 output pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_LCELLS" "95 " "Info: Implemented 95 logic cells" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 19 22:59:04 2020 " "Info: Processing ended: Thu Nov 19 22:59:04 2020" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0}  } {  } 0}
