{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1762810771721 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1762810771722 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 10 16:39:31 2025 " "Processing started: Mon Nov 10 16:39:31 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1762810771722 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1762810771722 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off riscv -c riscv_tb --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off riscv -c riscv_tb --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1762810771722 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1762810772104 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1762810772104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DATA_MEMORY " "Found entity 1: DATA_MEMORY" {  } { { "data_memory.sv" "" { Text "/home/void/Documentos/Github/Arquitectura-Computadores/riscv32i/data_memory.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762810780356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1762810780356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 REG_UNIT " "Found entity 1: REG_UNIT" {  } { { "reg_unit.sv" "" { Text "/home/void/Documentos/Github/Arquitectura-Computadores/riscv32i/reg_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762810780357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1762810780357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file branch_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BRANCH_UNIT " "Found entity 1: BRANCH_UNIT" {  } { { "branch_unit.sv" "" { Text "/home/void/Documentos/Github/Arquitectura-Computadores/riscv32i/branch_unit.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762810780358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1762810780358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imm_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file imm_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IMM_GEN " "Found entity 1: IMM_GEN" {  } { { "imm_gen.sv" "" { Text "/home/void/Documentos/Github/Arquitectura-Computadores/riscv32i/imm_gen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762810780359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1762810780359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "pc.sv" "" { Text "/home/void/Documentos/Github/Arquitectura-Computadores/riscv32i/pc.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762810780359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1762810780359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.sv" "" { Text "/home/void/Documentos/Github/Arquitectura-Computadores/riscv32i/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762810780360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1762810780360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file riscv_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_tb " "Found entity 1: riscv_tb" {  } { { "riscv_tb.sv" "" { Text "/home/void/Documentos/Github/Arquitectura-Computadores/riscv32i/riscv_tb.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762810780361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1762810780361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv.sv 1 1 " "Found 1 design units, including 1 entities, in source file riscv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RISCV " "Found entity 1: RISCV" {  } { { "riscv.sv" "" { Text "/home/void/Documentos/Github/Arquitectura-Computadores/riscv32i/riscv.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762810780362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1762810780362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL_UNIT " "Found entity 1: CONTROL_UNIT" {  } { { "control_unit.sv" "" { Text "/home/void/Documentos/Github/Arquitectura-Computadores/riscv32i/control_unit.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762810780363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1762810780363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd.sv 1 1 " "Found 1 design units, including 1 entities, in source file ffd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FFD " "Found entity 1: FFD" {  } { { "ffd.sv" "" { Text "/home/void/Documentos/Github/Arquitectura-Computadores/riscv32i/ffd.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762810780363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1762810780363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 INSTRUCTION_MEMORY " "Found entity 1: INSTRUCTION_MEMORY" {  } { { "instruction_memory.sv" "" { Text "/home/void/Documentos/Github/Arquitectura-Computadores/riscv32i/instruction_memory.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1762810780364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1762810780364 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISCV " "Elaborating entity \"RISCV\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1762810780437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PCU " "Elaborating entity \"PC\" for hierarchy \"PC:PCU\"" {  } { { "riscv.sv" "PCU" { Text "/home/void/Documentos/Github/Arquitectura-Computadores/riscv32i/riscv.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1762810780440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INSTRUCTION_MEMORY INSTRUCTION_MEMORY:IMEM " "Elaborating entity \"INSTRUCTION_MEMORY\" for hierarchy \"INSTRUCTION_MEMORY:IMEM\"" {  } { { "riscv.sv" "IMEM" { Text "/home/void/Documentos/Github/Arquitectura-Computadores/riscv32i/riscv.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1762810780442 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "31 0 255 instruction_memory.sv(29) " "Verilog HDL warning at instruction_memory.sv(29): number of words (31) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "instruction_memory.sv" "" { Text "/home/void/Documentos/Github/Arquitectura-Computadores/riscv32i/instruction_memory.sv" 29 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1762810780442 "|RISCV|INSTRUCTION_MEMORY:IMEM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 instruction_memory.sv(24) " "Net \"memory.data_a\" at instruction_memory.sv(24) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.sv" "" { Text "/home/void/Documentos/Github/Arquitectura-Computadores/riscv32i/instruction_memory.sv" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1762810780442 "|RISCV|INSTRUCTION_MEMORY:IMEM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 instruction_memory.sv(24) " "Net \"memory.waddr_a\" at instruction_memory.sv(24) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.sv" "" { Text "/home/void/Documentos/Github/Arquitectura-Computadores/riscv32i/instruction_memory.sv" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1762810780442 "|RISCV|INSTRUCTION_MEMORY:IMEM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 instruction_memory.sv(24) " "Net \"memory.we_a\" at instruction_memory.sv(24) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.sv" "" { Text "/home/void/Documentos/Github/Arquitectura-Computadores/riscv32i/instruction_memory.sv" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1762810780442 "|RISCV|INSTRUCTION_MEMORY:IMEM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL_UNIT CONTROL_UNIT:CU " "Elaborating entity \"CONTROL_UNIT\" for hierarchy \"CONTROL_UNIT:CU\"" {  } { { "riscv.sv" "CU" { Text "/home/void/Documentos/Github/Arquitectura-Computadores/riscv32i/riscv.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1762810780443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMM_GEN IMM_GEN:IMM " "Elaborating entity \"IMM_GEN\" for hierarchy \"IMM_GEN:IMM\"" {  } { { "riscv.sv" "IMM" { Text "/home/void/Documentos/Github/Arquitectura-Computadores/riscv32i/riscv.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1762810780444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG_UNIT REG_UNIT:RU " "Elaborating entity \"REG_UNIT\" for hierarchy \"REG_UNIT:RU\"" {  } { { "riscv.sv" "RU" { Text "/home/void/Documentos/Github/Arquitectura-Computadores/riscv32i/riscv.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1762810780445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU\"" {  } { { "riscv.sv" "ALU" { Text "/home/void/Documentos/Github/Arquitectura-Computadores/riscv32i/riscv.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1762810780447 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "alu.sv(15) " "Verilog HDL warning at alu.sv(15): converting signed shift amount to unsigned" {  } { { "alu.sv" "" { Text "/home/void/Documentos/Github/Arquitectura-Computadores/riscv32i/alu.sv" 15 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Design Software" 0 -1 1762810780449 "|RISCV|ALU:ALU"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "alu.sv(19) " "Verilog HDL warning at alu.sv(19): converting signed shift amount to unsigned" {  } { { "alu.sv" "" { Text "/home/void/Documentos/Github/Arquitectura-Computadores/riscv32i/alu.sv" 19 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Design Software" 0 -1 1762810780449 "|RISCV|ALU:ALU"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "alu.sv(20) " "Verilog HDL warning at alu.sv(20): converting signed shift amount to unsigned" {  } { { "alu.sv" "" { Text "/home/void/Documentos/Github/Arquitectura-Computadores/riscv32i/alu.sv" 20 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Design Software" 0 -1 1762810780449 "|RISCV|ALU:ALU"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.sv(12) " "Verilog HDL Case Statement warning at alu.sv(12): incomplete case statement has no default case item" {  } { { "alu.sv" "" { Text "/home/void/Documentos/Github/Arquitectura-Computadores/riscv32i/alu.sv" 12 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1762810780449 "|RISCV|ALU:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATA_MEMORY DATA_MEMORY:DMEM " "Elaborating entity \"DATA_MEMORY\" for hierarchy \"DATA_MEMORY:DMEM\"" {  } { { "riscv.sv" "DMEM" { Text "/home/void/Documentos/Github/Arquitectura-Computadores/riscv32i/riscv.sv" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1762810780460 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "30 8 data_memory.sv(23) " "Verilog HDL assignment warning at data_memory.sv(23): truncated value with size 30 to match size of target (8)" {  } { { "data_memory.sv" "" { Text "/home/void/Documentos/Github/Arquitectura-Computadores/riscv32i/data_memory.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1762810780677 "|RISCV|DATA_MEMORY:DMEM"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "4 0 255 data_memory.sv(30) " "Verilog HDL warning at data_memory.sv(30): number of words (4) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "data_memory.sv" "" { Text "/home/void/Documentos/Github/Arquitectura-Computadores/riscv32i/data_memory.sv" 30 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1762810780677 "|RISCV|DATA_MEMORY:DMEM"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "memory data_memory.sv(29) " "Verilog HDL warning at data_memory.sv(29): initial value for variable memory should be constant" {  } { { "data_memory.sv" "" { Text "/home/void/Documentos/Github/Arquitectura-Computadores/riscv32i/data_memory.sv" 29 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Design Software" 0 -1 1762810780677 "|RISCV|DATA_MEMORY:DMEM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BRANCH_UNIT BRANCH_UNIT:BU " "Elaborating entity \"BRANCH_UNIT\" for hierarchy \"BRANCH_UNIT:BU\"" {  } { { "riscv.sv" "BU" { Text "/home/void/Documentos/Github/Arquitectura-Computadores/riscv32i/riscv.sv" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1762810780682 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "804 " "Peak virtual memory: 804 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1762810784167 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 10 16:39:44 2025 " "Processing ended: Mon Nov 10 16:39:44 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1762810784167 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1762810784167 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1762810784167 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1762810784167 ""}
