$date
	Sun Aug 20 03:45:32 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module barrel_shifter_8bit_tb $end
$var wire 8 ! out [7:0] $end
$var reg 3 " ctrl [2:0] $end
$var reg 8 # in [7:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 #
b0 "
b0 !
$end
#10
b1000 !
b100 "
b10000000 #
#20
b100000 !
b10 "
#30
b1000000 !
b1 "
#40
b1 !
b111 "
b11111111 #
