<profile>

<section name = "Vitis HLS Report for 'MatStream2AxiStream'" level="0">
<item name = "Date">Thu Mar 25 15:00:06 2021
</item>
<item name = "Version">2020.1.1 (Build 2960000 on Wed Aug 05 23:18:37 MDT 2020)</item>
<item name = "Project">pyr_dense_optical_flow_accel</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.67 ns, 4.985 ns, 1.80 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">5, 2073604, 33.335 ns, 13.825 ms, 5, 2073604, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- MMIterOutRow_MMIterOutCol">2, 2073601, 3, 1, 1, 1 ~ 2073600, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 744, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 4, 0, 20, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 177, -</column>
<column name="Register">-, -, 348, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_32ns_32ns_64_1_1_U536">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln1241_fu_183_p2">+, 0, 0, 71, 64, 1</column>
<column name="add_ln1246_fu_334_p2">+, 0, 0, 38, 31, 1</column>
<column name="add_ln216_fu_328_p2">+, 0, 0, 15, 6, 6</column>
<column name="sub_i_fu_161_p2">+, 0, 0, 39, 32, 2</column>
<column name="p_Val2_s_fu_259_p2">-, 0, 0, 15, 6, 7</column>
<column name="sub_ln1258_fu_247_p2">-, 0, 0, 15, 6, 7</column>
<column name="sub_ln550_fu_281_p2">-, 0, 0, 15, 1, 5</column>
<column name="ap_block_state4_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_pp0_stage0_iter2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op68_write_state5">and, 0, 0, 2, 1, 1</column>
<column name="bLast_fu_210_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="icmp_ln1241_fu_178_p2">icmp, 0, 0, 29, 64, 64</column>
<column name="icmp_ln1246_fu_193_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="icmp_ln878_fu_348_p2">icmp, 0, 0, 11, 6, 1</column>
<column name="icmp_ln882_fu_253_p2">icmp, 0, 0, 11, 7, 7</column>
<column name="lshr_ln803_fu_297_p2">lshr, 0, 0, 97, 32, 32</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="or_ln1353_fu_241_p2">or, 0, 0, 32, 32, 32</column>
<column name="j_1_fu_340_p3">select, 0, 0, 31, 1, 31</column>
<column name="select_ln1238_fu_198_p3">select, 0, 0, 31, 1, 31</column>
<column name="select_ln791_fu_303_p3">select, 0, 0, 32, 1, 32</column>
<column name="xf_bits_per_clock_fu_215_p3">select, 0, 0, 7, 1, 6</column>
<column name="shl_ln785_1_fu_291_p2">shl, 0, 0, 97, 32, 32</column>
<column name="shl_ln785_fu_235_p2">shl, 0, 0, 97, 32, 32</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln216_fu_311_p2">xor, 0, 0, 7, 6, 7</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">27, 5, 1, 5</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">15, 3, 1, 3</column>
<column name="ap_phi_mux_conv_i9_i_i4_pn_i_phi_fu_146_p4">15, 3, 6, 18</column>
<column name="ap_phi_mux_empty_phi_fu_135_p4">9, 2, 6, 12</column>
<column name="cols_bound_per_npc_blk_n">9, 2, 1, 2</column>
<column name="empty_reg_131">9, 2, 6, 12</column>
<column name="indvar_flatten_reg_109">9, 2, 64, 128</column>
<column name="j_reg_120">9, 2, 31, 62</column>
<column name="ldata1_blk_n">9, 2, 1, 2</column>
<column name="ldata1_din">15, 3, 32, 96</column>
<column name="p_04_fu_74">15, 3, 32, 96</column>
<column name="rows_blk_n">9, 2, 1, 2</column>
<column name="streamFlowout_mat_437_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln216_reg_407">6, 0, 6, 0</column>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="cols_bound_per_npc_1_reg_367">32, 0, 32, 0</column>
<column name="empty_reg_131">6, 0, 6, 0</column>
<column name="icmp_ln1241_reg_389">1, 0, 1, 0</column>
<column name="icmp_ln1241_reg_389_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln882_reg_403">1, 0, 1, 0</column>
<column name="indvar_flatten_reg_109">64, 0, 64, 0</column>
<column name="j_reg_120">31, 0, 31, 0</column>
<column name="last_blk_width_read_reg_374">6, 0, 6, 0</column>
<column name="mul_ln1231_reg_384">64, 0, 64, 0</column>
<column name="or_ln1353_reg_398">32, 0, 32, 0</column>
<column name="p_04_fu_74">32, 0, 32, 0</column>
<column name="rows_1_reg_362">32, 0, 32, 0</column>
<column name="sub_i_reg_379">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, MatStream2AxiStream, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, MatStream2AxiStream, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, MatStream2AxiStream, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, MatStream2AxiStream, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, MatStream2AxiStream, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, MatStream2AxiStream, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, MatStream2AxiStream, return value</column>
<column name="streamFlowout_mat_437_dout">in, 32, ap_fifo, streamFlowout_mat_437, pointer</column>
<column name="streamFlowout_mat_437_empty_n">in, 1, ap_fifo, streamFlowout_mat_437, pointer</column>
<column name="streamFlowout_mat_437_read">out, 1, ap_fifo, streamFlowout_mat_437, pointer</column>
<column name="ldata1_din">out, 32, ap_fifo, ldata1, pointer</column>
<column name="ldata1_full_n">in, 1, ap_fifo, ldata1, pointer</column>
<column name="ldata1_write">out, 1, ap_fifo, ldata1, pointer</column>
<column name="rows_dout">in, 32, ap_fifo, rows, pointer</column>
<column name="rows_empty_n">in, 1, ap_fifo, rows, pointer</column>
<column name="rows_read">out, 1, ap_fifo, rows, pointer</column>
<column name="cols_bound_per_npc_dout">in, 32, ap_fifo, cols_bound_per_npc, pointer</column>
<column name="cols_bound_per_npc_empty_n">in, 1, ap_fifo, cols_bound_per_npc, pointer</column>
<column name="cols_bound_per_npc_read">out, 1, ap_fifo, cols_bound_per_npc, pointer</column>
<column name="last_blk_width">in, 6, ap_none, last_blk_width, pointer</column>
</table>
</item>
</section>
</profile>
