# simple-pipelined-processor
Implementation of a simple 5 stage pipelined processor in Verilog
