// Seed: 3160191208
module module_0 (
    input supply0 id_0,
    input supply0 id_1,
    output wand id_2
);
  wire id_4;
  wire id_5;
  ;
endmodule
module module_1 (
    output supply1 id_0,
    input wand id_1,
    output tri1 id_2,
    input tri id_3,
    input wor id_4,
    input wor id_5,
    input uwire id_6,
    input wand id_7,
    output wand id_8
);
  logic [-1 : -1] id_10 = 1;
  assign id_0 = 1;
  logic [1 : 1] id_11;
  module_0 modCall_1 (
      id_3,
      id_6,
      id_0
  );
endmodule
