/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [4:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _00_ <= 5'h00;
    else _00_ <= { celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_17z, celloutsig_0_10z };
  assign celloutsig_0_0z = ~^ in_data[33:23];
  assign celloutsig_0_5z = ~^ in_data[4:2];
  assign celloutsig_0_6z = ~^ { in_data[78:55], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_7z = ~^ { in_data[13], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_8z = ~^ { in_data[94], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_10z = ~^ { in_data[66], celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_8z };
  assign celloutsig_0_11z = ~^ in_data[38:21];
  assign celloutsig_0_12z = ~^ { in_data[70:31], celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_1z = ~^ in_data[33:16];
  assign celloutsig_0_17z = ~^ in_data[34:28];
  assign celloutsig_0_19z = ~^ { _00_[4:3], celloutsig_0_8z };
  assign celloutsig_0_21z = ~^ { celloutsig_0_19z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_2z = ~^ in_data[6:4];
  assign celloutsig_0_22z = ~^ _00_[4:1];
  assign celloutsig_1_0z = ~^ in_data[121:104];
  assign celloutsig_1_1z = ~^ { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_2z = ~^ in_data[107:100];
  assign celloutsig_1_3z = ~^ { in_data[182:180], celloutsig_1_2z };
  assign celloutsig_1_4z = ~^ { in_data[159:155], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_5z = ~^ { in_data[163:145], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_6z = ~^ { in_data[163], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_7z = ~^ { celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_1_8z = ~^ { in_data[172:169], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_7z };
  assign celloutsig_0_3z = ~^ { in_data[16:14], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_9z = ~^ { in_data[120:115], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_1_10z = ~^ { celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_11z = ~^ { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_9z };
  assign celloutsig_1_12z = ~^ { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_1_13z = ~^ { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_12z };
  assign celloutsig_1_14z = ~^ { celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_13z, celloutsig_1_7z };
  assign celloutsig_1_18z = ~^ { celloutsig_1_14z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_3z };
  assign celloutsig_0_4z = ~^ { in_data[8:3], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_19z = ~^ { celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_18z, celloutsig_1_2z, celloutsig_1_8z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_21z, celloutsig_0_22z };
endmodule
