verilog work "C:/Users/x-cla/Documents/mojo/ALUchecked/work/planAhead/ALUchecked/ALUchecked.srcs/sources_1/imports/verilog/seven_seg_16.v"
verilog work "C:/Users/x-cla/Documents/mojo/ALUchecked/work/planAhead/ALUchecked/ALUchecked.srcs/sources_1/imports/verilog/decoder_17.v"
verilog work "C:/Users/x-cla/Documents/mojo/ALUchecked/work/planAhead/ALUchecked/ALUchecked.srcs/sources_1/imports/verilog/counter_15.v"
verilog work "C:/Users/x-cla/Documents/mojo/ALUchecked/work/planAhead/ALUchecked/ALUchecked.srcs/sources_1/imports/verilog/stateCounter_18.v"
verilog work "C:/Users/x-cla/Documents/mojo/ALUchecked/work/planAhead/ALUchecked/ALUchecked.srcs/sources_1/imports/verilog/shifter_13.v"
verilog work "C:/Users/x-cla/Documents/mojo/ALUchecked/work/planAhead/ALUchecked/ALUchecked.srcs/sources_1/imports/verilog/multi_seven_seg_4.v"
verilog work "C:/Users/x-cla/Documents/mojo/ALUchecked/work/planAhead/ALUchecked/ALUchecked.srcs/sources_1/imports/verilog/multiplier_14.v"
verilog work "C:/Users/x-cla/Documents/mojo/ALUchecked/work/planAhead/ALUchecked/ALUchecked.srcs/sources_1/imports/verilog/compare_12.v"
verilog work "C:/Users/x-cla/Documents/mojo/ALUchecked/work/planAhead/ALUchecked/ALUchecked.srcs/sources_1/imports/verilog/boolean_11.v"
verilog work "C:/Users/x-cla/Documents/mojo/ALUchecked/work/planAhead/ALUchecked/ALUchecked.srcs/sources_1/imports/verilog/adder_10.v"
verilog work "C:/Users/x-cla/Documents/mojo/ALUchecked/work/planAhead/ALUchecked/ALUchecked.srcs/sources_1/imports/verilog/shifter_auto_7.v"
verilog work "C:/Users/x-cla/Documents/mojo/ALUchecked/work/planAhead/ALUchecked/ALUchecked.srcs/sources_1/imports/verilog/reset_conditioner_3.v"
verilog work "C:/Users/x-cla/Documents/mojo/ALUchecked/work/planAhead/ALUchecked/ALUchecked.srcs/sources_1/imports/verilog/multiplier_auto_8.v"
verilog work "C:/Users/x-cla/Documents/mojo/ALUchecked/work/planAhead/ALUchecked/ALUchecked.srcs/sources_1/imports/verilog/compare_auto_9.v"
verilog work "C:/Users/x-cla/Documents/mojo/ALUchecked/work/planAhead/ALUchecked/ALUchecked.srcs/sources_1/imports/verilog/boolean_auto_6.v"
verilog work "C:/Users/x-cla/Documents/mojo/ALUchecked/work/planAhead/ALUchecked/ALUchecked.srcs/sources_1/imports/verilog/alu_error_2.v"
verilog work "C:/Users/x-cla/Documents/mojo/ALUchecked/work/planAhead/ALUchecked/ALUchecked.srcs/sources_1/imports/verilog/alu_1.v"
verilog work "C:/Users/x-cla/Documents/mojo/ALUchecked/work/planAhead/ALUchecked/ALUchecked.srcs/sources_1/imports/verilog/adder_auto_5.v"
verilog work "C:/Users/x-cla/Documents/mojo/ALUchecked/work/planAhead/ALUchecked/ALUchecked.srcs/sources_1/imports/verilog/mojo_top_0.v"
