// Seed: 1805038566
module module_0 (
    input wire id_0,
    output wor id_1,
    output supply0 id_2,
    input wor id_3,
    input tri0 id_4,
    input tri1 id_5,
    output tri0 id_6,
    output wire id_7,
    output supply0 id_8,
    output supply1 id_9
);
  assign id_9 = 1;
  assign id_7 = 1'h0;
endmodule
module module_1 #(
    parameter id_9 = 32'd32
) (
    input tri id_0
    , id_50,
    input uwire id_1,
    output tri0 id_2,
    input supply1 id_3[-1  !==  1 : id_9],
    input wand id_4,
    input wand id_5,
    input wand id_6,
    output tri0 id_7
    , id_51,
    input wire id_8,
    output wor _id_9,
    input wor id_10,
    input tri1 id_11,
    input tri0 id_12,
    output supply1 id_13,
    input wand id_14,
    output tri1 id_15,
    input supply0 id_16,
    input tri1 id_17,
    output wire id_18,
    input wor id_19,
    output wire id_20,
    input tri0 id_21,
    input wire id_22,
    input tri0 id_23,
    input tri1 id_24,
    input wor id_25,
    input tri0 id_26,
    input uwire id_27,
    output supply1 id_28,
    input tri id_29,
    output tri0 id_30,
    input tri id_31,
    input wor id_32,
    input tri0 id_33,
    input tri0 id_34,
    output tri0 id_35,
    input wand id_36,
    output wand id_37,
    input tri id_38,
    input uwire id_39,
    output wand id_40,
    output uwire id_41,
    input wand id_42,
    input tri1 id_43,
    input tri0 id_44,
    input supply1 id_45,
    output tri id_46,
    output uwire id_47,
    output tri0 id_48
);
  assign id_41 = -1 == 1 && 1;
  module_0 modCall_1 (
      id_4,
      id_41,
      id_28,
      id_29,
      id_10,
      id_10,
      id_13,
      id_47,
      id_15,
      id_30
  );
  assign modCall_1.id_4 = 0;
  assign id_18 = id_19;
endmodule
