;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* A3 */
A3__0__DR EQU CYREG_GPIO_PRT3_DR
A3__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
A3__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
A3__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
A3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
A3__0__HSIOM_MASK EQU 0x0000F000
A3__0__HSIOM_SHIFT EQU 12
A3__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
A3__0__INTR EQU CYREG_GPIO_PRT3_INTR
A3__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
A3__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
A3__0__MASK EQU 0x08
A3__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
A3__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
A3__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
A3__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
A3__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
A3__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
A3__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
A3__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
A3__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
A3__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
A3__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
A3__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
A3__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
A3__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
A3__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
A3__0__PC EQU CYREG_GPIO_PRT3_PC
A3__0__PC2 EQU CYREG_GPIO_PRT3_PC2
A3__0__PORT EQU 3
A3__0__PS EQU CYREG_GPIO_PRT3_PS
A3__0__SHIFT EQU 3
A3__DR EQU CYREG_GPIO_PRT3_DR
A3__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
A3__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
A3__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
A3__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
A3__INTR EQU CYREG_GPIO_PRT3_INTR
A3__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
A3__INTSTAT EQU CYREG_GPIO_PRT3_INTR
A3__MASK EQU 0x08
A3__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
A3__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
A3__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
A3__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
A3__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
A3__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
A3__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
A3__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
A3__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
A3__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
A3__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
A3__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
A3__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
A3__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
A3__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
A3__PC EQU CYREG_GPIO_PRT3_PC
A3__PC2 EQU CYREG_GPIO_PRT3_PC2
A3__PORT EQU 3
A3__PS EQU CYREG_GPIO_PRT3_PS
A3__SHIFT EQU 3

/* B3 */
B3__0__DR EQU CYREG_GPIO_PRT2_DR
B3__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
B3__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
B3__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
B3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
B3__0__HSIOM_MASK EQU 0xF0000000
B3__0__HSIOM_SHIFT EQU 28
B3__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
B3__0__INTR EQU CYREG_GPIO_PRT2_INTR
B3__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
B3__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
B3__0__MASK EQU 0x80
B3__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
B3__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
B3__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
B3__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
B3__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
B3__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
B3__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
B3__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
B3__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
B3__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
B3__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
B3__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
B3__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
B3__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
B3__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
B3__0__PC EQU CYREG_GPIO_PRT2_PC
B3__0__PC2 EQU CYREG_GPIO_PRT2_PC2
B3__0__PORT EQU 2
B3__0__PS EQU CYREG_GPIO_PRT2_PS
B3__0__SHIFT EQU 7
B3__DR EQU CYREG_GPIO_PRT2_DR
B3__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
B3__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
B3__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
B3__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
B3__INTR EQU CYREG_GPIO_PRT2_INTR
B3__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
B3__INTSTAT EQU CYREG_GPIO_PRT2_INTR
B3__MASK EQU 0x80
B3__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
B3__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
B3__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
B3__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
B3__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
B3__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
B3__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
B3__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
B3__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
B3__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
B3__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
B3__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
B3__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
B3__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
B3__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
B3__PC EQU CYREG_GPIO_PRT2_PC
B3__PC2 EQU CYREG_GPIO_PRT2_PC2
B3__PORT EQU 2
B3__PS EQU CYREG_GPIO_PRT2_PS
B3__SHIFT EQU 7

/* B6 */
B6__0__DR EQU CYREG_GPIO_PRT3_DR
B6__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
B6__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
B6__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
B6__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
B6__0__HSIOM_MASK EQU 0x0F000000
B6__0__HSIOM_SHIFT EQU 24
B6__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
B6__0__INTR EQU CYREG_GPIO_PRT3_INTR
B6__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
B6__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
B6__0__MASK EQU 0x40
B6__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
B6__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
B6__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
B6__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
B6__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
B6__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
B6__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
B6__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
B6__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
B6__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
B6__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
B6__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
B6__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
B6__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
B6__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
B6__0__PC EQU CYREG_GPIO_PRT3_PC
B6__0__PC2 EQU CYREG_GPIO_PRT3_PC2
B6__0__PORT EQU 3
B6__0__PS EQU CYREG_GPIO_PRT3_PS
B6__0__SHIFT EQU 6
B6__DR EQU CYREG_GPIO_PRT3_DR
B6__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
B6__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
B6__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
B6__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
B6__INTR EQU CYREG_GPIO_PRT3_INTR
B6__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
B6__INTSTAT EQU CYREG_GPIO_PRT3_INTR
B6__MASK EQU 0x40
B6__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
B6__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
B6__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
B6__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
B6__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
B6__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
B6__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
B6__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
B6__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
B6__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
B6__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
B6__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
B6__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
B6__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
B6__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
B6__PC EQU CYREG_GPIO_PRT3_PC
B6__PC2 EQU CYREG_GPIO_PRT3_PC2
B6__PORT EQU 3
B6__PS EQU CYREG_GPIO_PRT3_PS
B6__SHIFT EQU 6

/* C3 */
C3__0__DR EQU CYREG_GPIO_PRT2_DR
C3__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
C3__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
C3__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
C3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
C3__0__HSIOM_MASK EQU 0x0F000000
C3__0__HSIOM_SHIFT EQU 24
C3__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
C3__0__INTR EQU CYREG_GPIO_PRT2_INTR
C3__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
C3__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
C3__0__MASK EQU 0x40
C3__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
C3__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
C3__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
C3__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
C3__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
C3__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
C3__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
C3__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
C3__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
C3__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
C3__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
C3__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
C3__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
C3__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
C3__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
C3__0__PC EQU CYREG_GPIO_PRT2_PC
C3__0__PC2 EQU CYREG_GPIO_PRT2_PC2
C3__0__PORT EQU 2
C3__0__PS EQU CYREG_GPIO_PRT2_PS
C3__0__SHIFT EQU 6
C3__DR EQU CYREG_GPIO_PRT2_DR
C3__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
C3__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
C3__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
C3__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
C3__INTR EQU CYREG_GPIO_PRT2_INTR
C3__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
C3__INTSTAT EQU CYREG_GPIO_PRT2_INTR
C3__MASK EQU 0x40
C3__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
C3__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
C3__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
C3__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
C3__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
C3__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
C3__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
C3__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
C3__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
C3__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
C3__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
C3__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
C3__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
C3__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
C3__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
C3__PC EQU CYREG_GPIO_PRT2_PC
C3__PC2 EQU CYREG_GPIO_PRT2_PC2
C3__PORT EQU 2
C3__PS EQU CYREG_GPIO_PRT2_PS
C3__SHIFT EQU 6

/* C6 */
C6__0__DR EQU CYREG_GPIO_PRT3_DR
C6__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
C6__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
C6__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
C6__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
C6__0__HSIOM_MASK EQU 0x00000F00
C6__0__HSIOM_SHIFT EQU 8
C6__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
C6__0__INTR EQU CYREG_GPIO_PRT3_INTR
C6__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
C6__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
C6__0__MASK EQU 0x04
C6__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
C6__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
C6__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
C6__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
C6__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
C6__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
C6__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
C6__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
C6__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
C6__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
C6__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
C6__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
C6__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
C6__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
C6__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
C6__0__PC EQU CYREG_GPIO_PRT3_PC
C6__0__PC2 EQU CYREG_GPIO_PRT3_PC2
C6__0__PORT EQU 3
C6__0__PS EQU CYREG_GPIO_PRT3_PS
C6__0__SHIFT EQU 2
C6__DR EQU CYREG_GPIO_PRT3_DR
C6__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
C6__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
C6__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
C6__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
C6__INTR EQU CYREG_GPIO_PRT3_INTR
C6__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
C6__INTSTAT EQU CYREG_GPIO_PRT3_INTR
C6__MASK EQU 0x04
C6__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
C6__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
C6__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
C6__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
C6__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
C6__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
C6__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
C6__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
C6__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
C6__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
C6__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
C6__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
C6__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
C6__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
C6__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
C6__PC EQU CYREG_GPIO_PRT3_PC
C6__PC2 EQU CYREG_GPIO_PRT3_PC2
C6__PORT EQU 3
C6__PS EQU CYREG_GPIO_PRT3_PS
C6__SHIFT EQU 2

/* D3 */
D3__0__DR EQU CYREG_GPIO_PRT2_DR
D3__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
D3__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
D3__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
D3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
D3__0__HSIOM_MASK EQU 0x0000000F
D3__0__HSIOM_SHIFT EQU 0
D3__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
D3__0__INTR EQU CYREG_GPIO_PRT2_INTR
D3__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
D3__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
D3__0__MASK EQU 0x01
D3__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
D3__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
D3__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
D3__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
D3__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
D3__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
D3__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
D3__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
D3__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
D3__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
D3__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
D3__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
D3__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
D3__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
D3__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
D3__0__PC EQU CYREG_GPIO_PRT2_PC
D3__0__PC2 EQU CYREG_GPIO_PRT2_PC2
D3__0__PORT EQU 2
D3__0__PS EQU CYREG_GPIO_PRT2_PS
D3__0__SHIFT EQU 0
D3__DR EQU CYREG_GPIO_PRT2_DR
D3__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
D3__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
D3__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
D3__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
D3__INTR EQU CYREG_GPIO_PRT2_INTR
D3__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
D3__INTSTAT EQU CYREG_GPIO_PRT2_INTR
D3__MASK EQU 0x01
D3__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
D3__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
D3__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
D3__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
D3__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
D3__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
D3__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
D3__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
D3__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
D3__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
D3__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
D3__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
D3__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
D3__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
D3__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
D3__PC EQU CYREG_GPIO_PRT2_PC
D3__PC2 EQU CYREG_GPIO_PRT2_PC2
D3__PORT EQU 2
D3__PS EQU CYREG_GPIO_PRT2_PS
D3__SHIFT EQU 0

/* E3 */
E3__0__DR EQU CYREG_GPIO_PRT1_DR
E3__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
E3__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
E3__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
E3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
E3__0__HSIOM_MASK EQU 0x000F0000
E3__0__HSIOM_SHIFT EQU 16
E3__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
E3__0__INTR EQU CYREG_GPIO_PRT1_INTR
E3__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
E3__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
E3__0__MASK EQU 0x10
E3__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
E3__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
E3__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
E3__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
E3__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
E3__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
E3__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
E3__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
E3__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
E3__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
E3__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
E3__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
E3__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
E3__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
E3__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
E3__0__PC EQU CYREG_GPIO_PRT1_PC
E3__0__PC2 EQU CYREG_GPIO_PRT1_PC2
E3__0__PORT EQU 1
E3__0__PS EQU CYREG_GPIO_PRT1_PS
E3__0__SHIFT EQU 4
E3__DR EQU CYREG_GPIO_PRT1_DR
E3__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
E3__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
E3__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
E3__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
E3__INTR EQU CYREG_GPIO_PRT1_INTR
E3__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
E3__INTSTAT EQU CYREG_GPIO_PRT1_INTR
E3__MASK EQU 0x10
E3__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
E3__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
E3__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
E3__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
E3__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
E3__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
E3__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
E3__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
E3__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
E3__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
E3__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
E3__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
E3__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
E3__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
E3__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
E3__PC EQU CYREG_GPIO_PRT1_PC
E3__PC2 EQU CYREG_GPIO_PRT1_PC2
E3__PORT EQU 1
E3__PS EQU CYREG_GPIO_PRT1_PS
E3__SHIFT EQU 4

/* E6 */
E6__0__DR EQU CYREG_GPIO_PRT2_DR
E6__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
E6__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
E6__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
E6__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
E6__0__HSIOM_MASK EQU 0x000F0000
E6__0__HSIOM_SHIFT EQU 16
E6__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
E6__0__INTR EQU CYREG_GPIO_PRT2_INTR
E6__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
E6__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
E6__0__MASK EQU 0x10
E6__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
E6__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
E6__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
E6__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
E6__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
E6__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
E6__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
E6__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
E6__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
E6__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
E6__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
E6__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
E6__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
E6__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
E6__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
E6__0__PC EQU CYREG_GPIO_PRT2_PC
E6__0__PC2 EQU CYREG_GPIO_PRT2_PC2
E6__0__PORT EQU 2
E6__0__PS EQU CYREG_GPIO_PRT2_PS
E6__0__SHIFT EQU 4
E6__DR EQU CYREG_GPIO_PRT2_DR
E6__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
E6__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
E6__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
E6__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
E6__INTR EQU CYREG_GPIO_PRT2_INTR
E6__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
E6__INTSTAT EQU CYREG_GPIO_PRT2_INTR
E6__MASK EQU 0x10
E6__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
E6__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
E6__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
E6__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
E6__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
E6__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
E6__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
E6__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
E6__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
E6__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
E6__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
E6__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
E6__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
E6__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
E6__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
E6__PC EQU CYREG_GPIO_PRT2_PC
E6__PC2 EQU CYREG_GPIO_PRT2_PC2
E6__PORT EQU 2
E6__PS EQU CYREG_GPIO_PRT2_PS
E6__SHIFT EQU 4

/* F3 */
F3__0__DR EQU CYREG_GPIO_PRT0_DR
F3__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
F3__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
F3__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
F3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
F3__0__HSIOM_MASK EQU 0x0000F000
F3__0__HSIOM_SHIFT EQU 12
F3__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
F3__0__INTR EQU CYREG_GPIO_PRT0_INTR
F3__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
F3__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
F3__0__MASK EQU 0x08
F3__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
F3__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
F3__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
F3__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
F3__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
F3__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
F3__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
F3__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
F3__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
F3__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
F3__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
F3__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
F3__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
F3__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
F3__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
F3__0__PC EQU CYREG_GPIO_PRT0_PC
F3__0__PC2 EQU CYREG_GPIO_PRT0_PC2
F3__0__PORT EQU 0
F3__0__PS EQU CYREG_GPIO_PRT0_PS
F3__0__SHIFT EQU 3
F3__DR EQU CYREG_GPIO_PRT0_DR
F3__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
F3__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
F3__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
F3__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
F3__INTR EQU CYREG_GPIO_PRT0_INTR
F3__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
F3__INTSTAT EQU CYREG_GPIO_PRT0_INTR
F3__MASK EQU 0x08
F3__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
F3__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
F3__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
F3__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
F3__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
F3__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
F3__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
F3__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
F3__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
F3__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
F3__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
F3__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
F3__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
F3__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
F3__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
F3__PC EQU CYREG_GPIO_PRT0_PC
F3__PC2 EQU CYREG_GPIO_PRT0_PC2
F3__PORT EQU 0
F3__PS EQU CYREG_GPIO_PRT0_PS
F3__SHIFT EQU 3

/* G3 */
G3__0__DR EQU CYREG_GPIO_PRT0_DR
G3__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
G3__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
G3__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
G3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
G3__0__HSIOM_MASK EQU 0x00000F00
G3__0__HSIOM_SHIFT EQU 8
G3__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
G3__0__INTR EQU CYREG_GPIO_PRT0_INTR
G3__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
G3__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
G3__0__MASK EQU 0x04
G3__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
G3__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
G3__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
G3__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
G3__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
G3__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
G3__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
G3__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
G3__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
G3__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
G3__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
G3__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
G3__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
G3__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
G3__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
G3__0__PC EQU CYREG_GPIO_PRT0_PC
G3__0__PC2 EQU CYREG_GPIO_PRT0_PC2
G3__0__PORT EQU 0
G3__0__PS EQU CYREG_GPIO_PRT0_PS
G3__0__SHIFT EQU 2
G3__DR EQU CYREG_GPIO_PRT0_DR
G3__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
G3__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
G3__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
G3__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
G3__INTR EQU CYREG_GPIO_PRT0_INTR
G3__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
G3__INTSTAT EQU CYREG_GPIO_PRT0_INTR
G3__MASK EQU 0x04
G3__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
G3__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
G3__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
G3__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
G3__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
G3__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
G3__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
G3__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
G3__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
G3__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
G3__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
G3__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
G3__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
G3__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
G3__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
G3__PC EQU CYREG_GPIO_PRT0_PC
G3__PC2 EQU CYREG_GPIO_PRT0_PC2
G3__PORT EQU 0
G3__PS EQU CYREG_GPIO_PRT0_PS
G3__SHIFT EQU 2

/* ADC */
ADC_cy_psoc4_sar__CLOCK_DIV_ID EQU 0x00000041
ADC_cy_psoc4_sar__SAR_ANA_TRIM EQU CYREG_SAR_ANA_TRIM
ADC_cy_psoc4_sar__SAR_AVG_STAT EQU CYREG_SAR_AVG_STAT
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG0
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG1
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG2
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG3
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG4
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG5
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG6
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG7
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG08 EQU CYREG_SAR_CHAN_CONFIG8
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG09 EQU CYREG_SAR_CHAN_CONFIG9
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG10 EQU CYREG_SAR_CHAN_CONFIG10
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG11 EQU CYREG_SAR_CHAN_CONFIG11
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG12 EQU CYREG_SAR_CHAN_CONFIG12
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG13 EQU CYREG_SAR_CHAN_CONFIG13
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG14 EQU CYREG_SAR_CHAN_CONFIG14
ADC_cy_psoc4_sar__SAR_CHAN_CONFIG15 EQU CYREG_SAR_CHAN_CONFIG15
ADC_cy_psoc4_sar__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_cy_psoc4_sar__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_cy_psoc4_sar__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT0
ADC_cy_psoc4_sar__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT1
ADC_cy_psoc4_sar__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT2
ADC_cy_psoc4_sar__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT3
ADC_cy_psoc4_sar__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT4
ADC_cy_psoc4_sar__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT5
ADC_cy_psoc4_sar__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT6
ADC_cy_psoc4_sar__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT7
ADC_cy_psoc4_sar__SAR_CHAN_RESULT08 EQU CYREG_SAR_CHAN_RESULT8
ADC_cy_psoc4_sar__SAR_CHAN_RESULT09 EQU CYREG_SAR_CHAN_RESULT9
ADC_cy_psoc4_sar__SAR_CHAN_RESULT10 EQU CYREG_SAR_CHAN_RESULT10
ADC_cy_psoc4_sar__SAR_CHAN_RESULT11 EQU CYREG_SAR_CHAN_RESULT11
ADC_cy_psoc4_sar__SAR_CHAN_RESULT12 EQU CYREG_SAR_CHAN_RESULT12
ADC_cy_psoc4_sar__SAR_CHAN_RESULT13 EQU CYREG_SAR_CHAN_RESULT13
ADC_cy_psoc4_sar__SAR_CHAN_RESULT14 EQU CYREG_SAR_CHAN_RESULT14
ADC_cy_psoc4_sar__SAR_CHAN_RESULT15 EQU CYREG_SAR_CHAN_RESULT15
ADC_cy_psoc4_sar__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_cy_psoc4_sar__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK0
ADC_cy_psoc4_sar__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK1
ADC_cy_psoc4_sar__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK2
ADC_cy_psoc4_sar__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK3
ADC_cy_psoc4_sar__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK4
ADC_cy_psoc4_sar__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK5
ADC_cy_psoc4_sar__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK6
ADC_cy_psoc4_sar__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK7
ADC_cy_psoc4_sar__SAR_CHAN_WORK08 EQU CYREG_SAR_CHAN_WORK8
ADC_cy_psoc4_sar__SAR_CHAN_WORK09 EQU CYREG_SAR_CHAN_WORK9
ADC_cy_psoc4_sar__SAR_CHAN_WORK10 EQU CYREG_SAR_CHAN_WORK10
ADC_cy_psoc4_sar__SAR_CHAN_WORK11 EQU CYREG_SAR_CHAN_WORK11
ADC_cy_psoc4_sar__SAR_CHAN_WORK12 EQU CYREG_SAR_CHAN_WORK12
ADC_cy_psoc4_sar__SAR_CHAN_WORK13 EQU CYREG_SAR_CHAN_WORK13
ADC_cy_psoc4_sar__SAR_CHAN_WORK14 EQU CYREG_SAR_CHAN_WORK14
ADC_cy_psoc4_sar__SAR_CHAN_WORK15 EQU CYREG_SAR_CHAN_WORK15
ADC_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_cy_psoc4_sar__SAR_DFT_CTRL EQU CYREG_SAR_DFT_CTRL
ADC_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
ADC_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR0 EQU CYREG_SAR_MUX_SWITCH_CLEAR0
ADC_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR1 EQU CYREG_SAR_MUX_SWITCH_CLEAR1
ADC_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
ADC_cy_psoc4_sar__SAR_MUX_SWITCH_STATUS EQU CYREG_SAR_MUX_SWITCH_STATUS
ADC_cy_psoc4_sar__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
ADC_cy_psoc4_sar__SAR_MUX_SWITCH1 EQU CYREG_SAR_MUX_SWITCH1
ADC_cy_psoc4_sar__SAR_NUMBER EQU 0
ADC_cy_psoc4_sar__SAR_PUMP_CTRL EQU CYREG_SAR_PUMP_CTRL
ADC_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_cy_psoc4_sar__SAR_RANGE_INTR EQU CYREG_SAR_RANGE_INTR
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_cy_psoc4_sar__SAR_SATURATE_INTR EQU CYREG_SAR_SATURATE_INTR
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
ADC_cy_psoc4_sar__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
ADC_cy_psoc4_sar__SAR_STATUS EQU CYREG_SAR_STATUS
ADC_cy_psoc4_sar__SAR_WOUNDING EQU CYREG_SAR_WOUNDING
ADC_intClock__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL6
ADC_intClock__DIV_ID EQU 0x00000041
ADC_intClock__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
ADC_intClock__PA_DIV_ID EQU 0x000000FF
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC_IRQ__INTC_MASK EQU 0x8000
ADC_IRQ__INTC_NUMBER EQU 15
ADC_IRQ__INTC_PRIOR_MASK EQU 0xC0000000
ADC_IRQ__INTC_PRIOR_NUM EQU 0
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* BLE */
BLE_bless_isr__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
BLE_bless_isr__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
BLE_bless_isr__INTC_MASK EQU 0x1000
BLE_bless_isr__INTC_NUMBER EQU 12
BLE_bless_isr__INTC_PRIOR_MASK EQU 0xC0
BLE_bless_isr__INTC_PRIOR_NUM EQU 2
BLE_bless_isr__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
BLE_bless_isr__INTC_SET_EN_REG EQU CYREG_CM0_ISER
BLE_bless_isr__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
BLE_cy_m0s8_ble__ADC_BUMP1 EQU CYREG_BLE_BLERD_ADC_BUMP1
BLE_cy_m0s8_ble__ADC_BUMP2 EQU CYREG_BLE_BLERD_ADC_BUMP2
BLE_cy_m0s8_ble__ADV_CH_TX_POWER EQU CYREG_BLE_BLELL_ADV_CH_TX_POWER
BLE_cy_m0s8_ble__ADV_CONFIG EQU CYREG_BLE_BLELL_ADV_CONFIG
BLE_cy_m0s8_ble__ADV_INTERVAL_TIMEOUT EQU CYREG_BLE_BLELL_ADV_INTERVAL_TIMEOUT
BLE_cy_m0s8_ble__ADV_INTR EQU CYREG_BLE_BLELL_ADV_INTR
BLE_cy_m0s8_ble__ADV_NEXT_INSTANT EQU CYREG_BLE_BLELL_ADV_NEXT_INSTANT
BLE_cy_m0s8_ble__ADV_PARAMS EQU CYREG_BLE_BLELL_ADV_PARAMS
BLE_cy_m0s8_ble__ADV_SCN_RSP_TX_FIFO EQU CYREG_BLE_BLELL_ADV_SCN_RSP_TX_FIFO
BLE_cy_m0s8_ble__ADV_TX_DATA_FIFO EQU CYREG_BLE_BLELL_ADV_TX_DATA_FIFO
BLE_cy_m0s8_ble__AGC EQU CYREG_BLE_BLERD_AGC
BLE_cy_m0s8_ble__BALUN EQU CYREG_BLE_BLERD_BALUN
BLE_cy_m0s8_ble__BB_BUMP1 EQU CYREG_BLE_BLERD_BB_BUMP1
BLE_cy_m0s8_ble__BB_BUMP2 EQU CYREG_BLE_BLERD_BB_BUMP2
BLE_cy_m0s8_ble__BB_XO EQU CYREG_BLE_BLERD_BB_XO
BLE_cy_m0s8_ble__BB_XO_CAPTRIM EQU CYREG_BLE_BLERD_BB_XO_CAPTRIM
BLE_cy_m0s8_ble__CE_CNFG_STS_REGISTER EQU CYREG_BLE_BLELL_CE_CNFG_STS_REGISTER
BLE_cy_m0s8_ble__CE_LENGTH EQU CYREG_BLE_BLELL_CE_LENGTH
BLE_cy_m0s8_ble__CFG_1_FCAL EQU CYREG_BLE_BLERD_CFG_1_FCAL
BLE_cy_m0s8_ble__CFG_2_FCAL EQU CYREG_BLE_BLERD_CFG_2_FCAL
BLE_cy_m0s8_ble__CFG_3_FCAL EQU CYREG_BLE_BLERD_CFG_3_FCAL
BLE_cy_m0s8_ble__CFG_4_FCAL EQU CYREG_BLE_BLERD_CFG_4_FCAL
BLE_cy_m0s8_ble__CFG_5_FCAL EQU CYREG_BLE_BLERD_CFG_5_FCAL
BLE_cy_m0s8_ble__CFG_6_FCAL EQU CYREG_BLE_BLERD_CFG_6_FCAL
BLE_cy_m0s8_ble__CFG1 EQU CYREG_BLE_BLERD_CFG1
BLE_cy_m0s8_ble__CFG2 EQU CYREG_BLE_BLERD_CFG2
BLE_cy_m0s8_ble__CFGCTRL EQU CYREG_BLE_BLERD_CFGCTRL
BLE_cy_m0s8_ble__CLOCK_CONFIG EQU CYREG_BLE_BLELL_CLOCK_CONFIG
BLE_cy_m0s8_ble__COMMAND_REGISTER EQU CYREG_BLE_BLELL_COMMAND_REGISTER
BLE_cy_m0s8_ble__CONN_CE_COUNTER EQU CYREG_BLE_BLELL_CONN_CE_COUNTER
BLE_cy_m0s8_ble__CONN_CE_INSTANT EQU CYREG_BLE_BLELL_CONN_CE_INSTANT
BLE_cy_m0s8_ble__CONN_CH_TX_POWER EQU CYREG_BLE_BLELL_CONN_CH_TX_POWER
BLE_cy_m0s8_ble__CONN_CONFIG EQU CYREG_BLE_BLELL_CONN_CONFIG
BLE_cy_m0s8_ble__CONN_INDEX EQU CYREG_BLE_BLELL_CONN_INDEX
BLE_cy_m0s8_ble__CONN_INTERVAL EQU CYREG_BLE_BLELL_CONN_INTERVAL
BLE_cy_m0s8_ble__CONN_INTR EQU CYREG_BLE_BLELL_CONN_INTR
BLE_cy_m0s8_ble__CONN_INTR_MASK EQU CYREG_BLE_BLELL_CONN_INTR_MASK
BLE_cy_m0s8_ble__CONN_PARAM1 EQU CYREG_BLE_BLELL_CONN_PARAM1
BLE_cy_m0s8_ble__CONN_PARAM2 EQU CYREG_BLE_BLELL_CONN_PARAM2
BLE_cy_m0s8_ble__CONN_REQ_WORD0 EQU CYREG_BLE_BLELL_CONN_REQ_WORD0
BLE_cy_m0s8_ble__CONN_REQ_WORD1 EQU CYREG_BLE_BLELL_CONN_REQ_WORD1
BLE_cy_m0s8_ble__CONN_REQ_WORD10 EQU CYREG_BLE_BLELL_CONN_REQ_WORD10
BLE_cy_m0s8_ble__CONN_REQ_WORD11 EQU CYREG_BLE_BLELL_CONN_REQ_WORD11
BLE_cy_m0s8_ble__CONN_REQ_WORD2 EQU CYREG_BLE_BLELL_CONN_REQ_WORD2
BLE_cy_m0s8_ble__CONN_REQ_WORD3 EQU CYREG_BLE_BLELL_CONN_REQ_WORD3
BLE_cy_m0s8_ble__CONN_REQ_WORD4 EQU CYREG_BLE_BLELL_CONN_REQ_WORD4
BLE_cy_m0s8_ble__CONN_REQ_WORD5 EQU CYREG_BLE_BLELL_CONN_REQ_WORD5
BLE_cy_m0s8_ble__CONN_REQ_WORD6 EQU CYREG_BLE_BLELL_CONN_REQ_WORD6
BLE_cy_m0s8_ble__CONN_REQ_WORD7 EQU CYREG_BLE_BLELL_CONN_REQ_WORD7
BLE_cy_m0s8_ble__CONN_REQ_WORD8 EQU CYREG_BLE_BLELL_CONN_REQ_WORD8
BLE_cy_m0s8_ble__CONN_REQ_WORD9 EQU CYREG_BLE_BLELL_CONN_REQ_WORD9
BLE_cy_m0s8_ble__CONN_RXMEM_BASE_ADDR EQU CYREG_BLE_BLELL_CONN_RXMEM_BASE_ADDR
BLE_cy_m0s8_ble__CONN_STATUS EQU CYREG_BLE_BLELL_CONN_STATUS
BLE_cy_m0s8_ble__CONN_TXMEM_BASE_ADDR EQU CYREG_BLE_BLELL_CONN_TXMEM_BASE_ADDR
BLE_cy_m0s8_ble__CONN_UPDATE_NEW_INTERVAL EQU CYREG_BLE_BLELL_CONN_UPDATE_NEW_INTERVAL
BLE_cy_m0s8_ble__CONN_UPDATE_NEW_LATENCY EQU CYREG_BLE_BLELL_CONN_UPDATE_NEW_LATENCY
BLE_cy_m0s8_ble__CONN_UPDATE_NEW_SL_INTERVAL EQU CYREG_BLE_BLELL_CONN_UPDATE_NEW_SL_INTERVAL
BLE_cy_m0s8_ble__CONN_UPDATE_NEW_SUP_TO EQU CYREG_BLE_BLELL_CONN_UPDATE_NEW_SUP_TO
BLE_cy_m0s8_ble__CTR1 EQU CYREG_BLE_BLERD_CTR1
BLE_cy_m0s8_ble__DATA_CHANNELS_H0 EQU CYREG_BLE_BLELL_DATA_CHANNELS_H0
BLE_cy_m0s8_ble__DATA_CHANNELS_H1 EQU CYREG_BLE_BLELL_DATA_CHANNELS_H1
BLE_cy_m0s8_ble__DATA_CHANNELS_L0 EQU CYREG_BLE_BLELL_DATA_CHANNELS_L0
BLE_cy_m0s8_ble__DATA_CHANNELS_L1 EQU CYREG_BLE_BLELL_DATA_CHANNELS_L1
BLE_cy_m0s8_ble__DATA_CHANNELS_M0 EQU CYREG_BLE_BLELL_DATA_CHANNELS_M0
BLE_cy_m0s8_ble__DATA_CHANNELS_M1 EQU CYREG_BLE_BLELL_DATA_CHANNELS_M1
BLE_cy_m0s8_ble__DATA_LIST_ACK_UPDATE__STATUS EQU CYREG_BLE_BLELL_DATA_LIST_ACK_UPDATE__STATUS
BLE_cy_m0s8_ble__DATA_LIST_SENT_UPDATE__STATUS EQU CYREG_BLE_BLELL_DATA_LIST_SENT_UPDATE__STATUS
BLE_cy_m0s8_ble__DATA_MEM_DESCRIPTOR0 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR0
BLE_cy_m0s8_ble__DATA_MEM_DESCRIPTOR1 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR1
BLE_cy_m0s8_ble__DATA_MEM_DESCRIPTOR2 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR2
BLE_cy_m0s8_ble__DATA_MEM_DESCRIPTOR3 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR3
BLE_cy_m0s8_ble__DATA_MEM_DESCRIPTOR4 EQU CYREG_BLE_BLELL_DATA_MEM_DESCRIPTOR4
BLE_cy_m0s8_ble__DATA0 EQU CYREG_BLE_BLELL_DATA0
BLE_cy_m0s8_ble__DATA1 EQU CYREG_BLE_BLELL_DATA1
BLE_cy_m0s8_ble__DATA10 EQU CYREG_BLE_BLELL_DATA10
BLE_cy_m0s8_ble__DATA11 EQU CYREG_BLE_BLELL_DATA11
BLE_cy_m0s8_ble__DATA12 EQU CYREG_BLE_BLELL_DATA12
BLE_cy_m0s8_ble__DATA13 EQU CYREG_BLE_BLELL_DATA13
BLE_cy_m0s8_ble__DATA2 EQU CYREG_BLE_BLELL_DATA2
BLE_cy_m0s8_ble__DATA3 EQU CYREG_BLE_BLELL_DATA3
BLE_cy_m0s8_ble__DATA4 EQU CYREG_BLE_BLELL_DATA4
BLE_cy_m0s8_ble__DATA5 EQU CYREG_BLE_BLELL_DATA5
BLE_cy_m0s8_ble__DATA6 EQU CYREG_BLE_BLELL_DATA6
BLE_cy_m0s8_ble__DATA7 EQU CYREG_BLE_BLELL_DATA7
BLE_cy_m0s8_ble__DATA8 EQU CYREG_BLE_BLELL_DATA8
BLE_cy_m0s8_ble__DATA9 EQU CYREG_BLE_BLELL_DATA9
BLE_cy_m0s8_ble__DBG_1 EQU CYREG_BLE_BLERD_DBG_1
BLE_cy_m0s8_ble__DBG_2 EQU CYREG_BLE_BLERD_DBG_2
BLE_cy_m0s8_ble__DBG_3 EQU CYREG_BLE_BLERD_DBG_3
BLE_cy_m0s8_ble__DBG_BB EQU CYREG_BLE_BLERD_DBG_BB
BLE_cy_m0s8_ble__DBUS EQU CYREG_BLE_BLERD_DBUS
BLE_cy_m0s8_ble__DC EQU CYREG_BLE_BLERD_DC
BLE_cy_m0s8_ble__DCCAL EQU CYREG_BLE_BLERD_DCCAL
BLE_cy_m0s8_ble__DEV_PUB_ADDR_H EQU CYREG_BLE_BLELL_DEV_PUB_ADDR_H
BLE_cy_m0s8_ble__DEV_PUB_ADDR_L EQU CYREG_BLE_BLELL_DEV_PUB_ADDR_L
BLE_cy_m0s8_ble__DEV_PUB_ADDR_M EQU CYREG_BLE_BLELL_DEV_PUB_ADDR_M
BLE_cy_m0s8_ble__DEVICE_RAND_ADDR_H EQU CYREG_BLE_BLELL_DEVICE_RAND_ADDR_H
BLE_cy_m0s8_ble__DEVICE_RAND_ADDR_L EQU CYREG_BLE_BLELL_DEVICE_RAND_ADDR_L
BLE_cy_m0s8_ble__DEVICE_RAND_ADDR_M EQU CYREG_BLE_BLELL_DEVICE_RAND_ADDR_M
BLE_cy_m0s8_ble__DIAG1 EQU CYREG_BLE_BLERD_DIAG1
BLE_cy_m0s8_ble__DPLL_CONFIG EQU CYREG_BLE_BLELL_DPLL_CONFIG
BLE_cy_m0s8_ble__DSM1 EQU CYREG_BLE_BLERD_DSM1
BLE_cy_m0s8_ble__DSM2 EQU CYREG_BLE_BLERD_DSM2
BLE_cy_m0s8_ble__DSM3 EQU CYREG_BLE_BLERD_DSM3
BLE_cy_m0s8_ble__DSM4 EQU CYREG_BLE_BLERD_DSM4
BLE_cy_m0s8_ble__DSM5 EQU CYREG_BLE_BLERD_DSM5
BLE_cy_m0s8_ble__DSM6 EQU CYREG_BLE_BLERD_DSM6
BLE_cy_m0s8_ble__DTM_RX_PKT_COUNT EQU CYREG_BLE_BLELL_DTM_RX_PKT_COUNT
BLE_cy_m0s8_ble__ENC_CONFIG EQU CYREG_BLE_BLELL_ENC_CONFIG
BLE_cy_m0s8_ble__ENC_INTR EQU CYREG_BLE_BLELL_ENC_INTR
BLE_cy_m0s8_ble__ENC_INTR_EN EQU CYREG_BLE_BLELL_ENC_INTR_EN
BLE_cy_m0s8_ble__ENC_KEY0 EQU CYREG_BLE_BLELL_ENC_KEY0
BLE_cy_m0s8_ble__ENC_KEY1 EQU CYREG_BLE_BLELL_ENC_KEY1
BLE_cy_m0s8_ble__ENC_KEY2 EQU CYREG_BLE_BLELL_ENC_KEY2
BLE_cy_m0s8_ble__ENC_KEY3 EQU CYREG_BLE_BLELL_ENC_KEY3
BLE_cy_m0s8_ble__ENC_KEY4 EQU CYREG_BLE_BLELL_ENC_KEY4
BLE_cy_m0s8_ble__ENC_KEY5 EQU CYREG_BLE_BLELL_ENC_KEY5
BLE_cy_m0s8_ble__ENC_KEY6 EQU CYREG_BLE_BLELL_ENC_KEY6
BLE_cy_m0s8_ble__ENC_KEY7 EQU CYREG_BLE_BLELL_ENC_KEY7
BLE_cy_m0s8_ble__ENC_PARAMS EQU CYREG_BLE_BLELL_ENC_PARAMS
BLE_cy_m0s8_ble__EVENT_ENABLE EQU CYREG_BLE_BLELL_EVENT_ENABLE
BLE_cy_m0s8_ble__EVENT_INTR EQU CYREG_BLE_BLELL_EVENT_INTR
BLE_cy_m0s8_ble__FCAL_TEST EQU CYREG_BLE_BLERD_FCAL_TEST
BLE_cy_m0s8_ble__FPD_TEST EQU CYREG_BLE_BLERD_FPD_TEST
BLE_cy_m0s8_ble__FSM EQU CYREG_BLE_BLERD_FSM
BLE_cy_m0s8_ble__IM EQU CYREG_BLE_BLERD_IM
BLE_cy_m0s8_ble__INIT_CONFIG EQU CYREG_BLE_BLELL_INIT_CONFIG
BLE_cy_m0s8_ble__INIT_INTERVAL EQU CYREG_BLE_BLELL_INIT_INTERVAL
BLE_cy_m0s8_ble__INIT_INTR EQU CYREG_BLE_BLELL_INIT_INTR
BLE_cy_m0s8_ble__INIT_NEXT_INSTANT EQU CYREG_BLE_BLELL_INIT_NEXT_INSTANT
BLE_cy_m0s8_ble__INIT_PARAM EQU CYREG_BLE_BLELL_INIT_PARAM
BLE_cy_m0s8_ble__INIT_SCN_ADV_RX_FIFO EQU CYREG_BLE_BLELL_INIT_SCN_ADV_RX_FIFO
BLE_cy_m0s8_ble__INIT_WINDOW EQU CYREG_BLE_BLELL_INIT_WINDOW
BLE_cy_m0s8_ble__IQMIS EQU CYREG_BLE_BLERD_IQMIS
BLE_cy_m0s8_ble__IV_MASTER0 EQU CYREG_BLE_BLELL_IV_MASTER0
BLE_cy_m0s8_ble__IV_MASTER1 EQU CYREG_BLE_BLELL_IV_MASTER1
BLE_cy_m0s8_ble__IV_SLAVE0 EQU CYREG_BLE_BLELL_IV_SLAVE0
BLE_cy_m0s8_ble__IV_SLAVE1 EQU CYREG_BLE_BLELL_IV_SLAVE1
BLE_cy_m0s8_ble__KVCAL EQU CYREG_BLE_BLERD_KVCAL
BLE_cy_m0s8_ble__LDO EQU CYREG_BLE_BLERD_LDO
BLE_cy_m0s8_ble__LDO_BYPASS EQU CYREG_BLE_BLERD_LDO_BYPASS
BLE_cy_m0s8_ble__LE_PING_TIMER_ADDR EQU CYREG_BLE_BLELL_LE_PING_TIMER_ADDR
BLE_cy_m0s8_ble__LE_PING_TIMER_NEXT_EXP EQU CYREG_BLE_BLELL_LE_PING_TIMER_NEXT_EXP
BLE_cy_m0s8_ble__LE_PING_TIMER_OFFSET EQU CYREG_BLE_BLELL_LE_PING_TIMER_OFFSET
BLE_cy_m0s8_ble__LE_PING_TIMER_WRAP_COUNT EQU CYREG_BLE_BLELL_LE_PING_TIMER_WRAP_COUNT
BLE_cy_m0s8_ble__LE_RF_TEST_MODE EQU CYREG_BLE_BLELL_LE_RF_TEST_MODE
BLE_cy_m0s8_ble__LF_CLK_CTRL EQU CYREG_BLE_BLESS_LF_CLK_CTRL
BLE_cy_m0s8_ble__LL_CLK_EN EQU CYREG_BLE_BLESS_LL_CLK_EN
BLE_cy_m0s8_ble__LL_DSM_CTRL EQU CYREG_BLE_BLESS_LL_DSM_CTRL
BLE_cy_m0s8_ble__LL_DSM_INTR_STAT EQU CYREG_BLE_BLESS_LL_DSM_INTR_STAT
BLE_cy_m0s8_ble__LLH_FEATURE_CONFIG EQU CYREG_BLE_BLELL_LLH_FEATURE_CONFIG
BLE_cy_m0s8_ble__MIC_IN0 EQU CYREG_BLE_BLELL_MIC_IN0
BLE_cy_m0s8_ble__MIC_IN1 EQU CYREG_BLE_BLELL_MIC_IN1
BLE_cy_m0s8_ble__MIC_OUT0 EQU CYREG_BLE_BLELL_MIC_OUT0
BLE_cy_m0s8_ble__MIC_OUT1 EQU CYREG_BLE_BLELL_MIC_OUT1
BLE_cy_m0s8_ble__MODEM EQU CYREG_BLE_BLERD_MODEM
BLE_cy_m0s8_ble__MONI EQU CYREG_BLE_BLERD_MONI
BLE_cy_m0s8_ble__NEXT_CE_INSTANT EQU CYREG_BLE_BLELL_NEXT_CE_INSTANT
BLE_cy_m0s8_ble__NEXT_RESP_TIMER_EXP EQU CYREG_BLE_BLELL_NEXT_RESP_TIMER_EXP
BLE_cy_m0s8_ble__NEXT_SUP_TO EQU CYREG_BLE_BLELL_NEXT_SUP_TO
BLE_cy_m0s8_ble__OFFSET_TO_FIRST_INSTANT EQU CYREG_BLE_BLELL_OFFSET_TO_FIRST_INSTANT
BLE_cy_m0s8_ble__PACKET_COUNTER0 EQU CYREG_BLE_BLELL_PACKET_COUNTER0
BLE_cy_m0s8_ble__PACKET_COUNTER1 EQU CYREG_BLE_BLELL_PACKET_COUNTER1
BLE_cy_m0s8_ble__PACKET_COUNTER2 EQU CYREG_BLE_BLELL_PACKET_COUNTER2
BLE_cy_m0s8_ble__PDU_ACCESS_ADDR_H_REGISTER EQU CYREG_BLE_BLELL_PDU_ACCESS_ADDR_H_REGISTER
BLE_cy_m0s8_ble__PDU_ACCESS_ADDR_L_REGISTER EQU CYREG_BLE_BLELL_PDU_ACCESS_ADDR_L_REGISTER
BLE_cy_m0s8_ble__PDU_RESP_TIMER EQU CYREG_BLE_BLELL_PDU_RESP_TIMER
BLE_cy_m0s8_ble__PEER_ADDR_H EQU CYREG_BLE_BLELL_PEER_ADDR_H
BLE_cy_m0s8_ble__PEER_ADDR_L EQU CYREG_BLE_BLELL_PEER_ADDR_L
BLE_cy_m0s8_ble__PEER_ADDR_M EQU CYREG_BLE_BLELL_PEER_ADDR_M
BLE_cy_m0s8_ble__POC_REG__TIM_CONTROL EQU CYREG_BLE_BLELL_POC_REG__TIM_CONTROL
BLE_cy_m0s8_ble__RCCAL EQU CYREG_BLE_BLERD_RCCAL
BLE_cy_m0s8_ble__READ_IQ_1 EQU CYREG_BLE_BLERD_READ_IQ_1
BLE_cy_m0s8_ble__READ_IQ_2 EQU CYREG_BLE_BLERD_READ_IQ_2
BLE_cy_m0s8_ble__READ_IQ_3 EQU CYREG_BLE_BLERD_READ_IQ_3
BLE_cy_m0s8_ble__READ_IQ_4 EQU CYREG_BLE_BLERD_READ_IQ_4
BLE_cy_m0s8_ble__RECEIVE_TRIG_CTRL EQU CYREG_BLE_BLELL_RECEIVE_TRIG_CTRL
BLE_cy_m0s8_ble__RF_CONFIG EQU CYREG_BLE_BLESS_RF_CONFIG
BLE_cy_m0s8_ble__RMAP EQU CYREG_BLE_BLERD_RMAP
BLE_cy_m0s8_ble__RSSI EQU CYREG_BLE_BLERD_RSSI
BLE_cy_m0s8_ble__RX EQU CYREG_BLE_BLERD_RX
BLE_cy_m0s8_ble__RX_BUMP1 EQU CYREG_BLE_BLERD_RX_BUMP1
BLE_cy_m0s8_ble__RX_BUMP2 EQU CYREG_BLE_BLERD_RX_BUMP2
BLE_cy_m0s8_ble__SCAN_CONFIG EQU CYREG_BLE_BLELL_SCAN_CONFIG
BLE_cy_m0s8_ble__SCAN_INTERVAL EQU CYREG_BLE_BLELL_SCAN_INTERVAL
BLE_cy_m0s8_ble__SCAN_INTR EQU CYREG_BLE_BLELL_SCAN_INTR
BLE_cy_m0s8_ble__SCAN_NEXT_INSTANT EQU CYREG_BLE_BLELL_SCAN_NEXT_INSTANT
BLE_cy_m0s8_ble__SCAN_PARAM EQU CYREG_BLE_BLELL_SCAN_PARAM
BLE_cy_m0s8_ble__SCAN_WINDOW EQU CYREG_BLE_BLELL_SCAN_WINDOW
BLE_cy_m0s8_ble__SL_CONN_INTERVAL EQU CYREG_BLE_BLELL_SL_CONN_INTERVAL
BLE_cy_m0s8_ble__SLAVE_LATENCY EQU CYREG_BLE_BLELL_SLAVE_LATENCY
BLE_cy_m0s8_ble__SLAVE_TIMING_CONTROL EQU CYREG_BLE_BLELL_SLAVE_TIMING_CONTROL
BLE_cy_m0s8_ble__SLV_WIN_ADJ EQU CYREG_BLE_BLELL_SLV_WIN_ADJ
BLE_cy_m0s8_ble__SUP_TIMEOUT EQU CYREG_BLE_BLELL_SUP_TIMEOUT
BLE_cy_m0s8_ble__SY EQU CYREG_BLE_BLERD_SY
BLE_cy_m0s8_ble__SY_BUMP1 EQU CYREG_BLE_BLERD_SY_BUMP1
BLE_cy_m0s8_ble__SY_BUMP2 EQU CYREG_BLE_BLERD_SY_BUMP2
BLE_cy_m0s8_ble__TEST EQU CYREG_BLE_BLERD_TEST
BLE_cy_m0s8_ble__TEST2_SY EQU CYREG_BLE_BLERD_TEST2_SY
BLE_cy_m0s8_ble__THRSHD1 EQU CYREG_BLE_BLERD_THRSHD1
BLE_cy_m0s8_ble__THRSHD2 EQU CYREG_BLE_BLERD_THRSHD2
BLE_cy_m0s8_ble__THRSHD3 EQU CYREG_BLE_BLERD_THRSHD3
BLE_cy_m0s8_ble__THRSHD4 EQU CYREG_BLE_BLERD_THRSHD4
BLE_cy_m0s8_ble__THRSHD5 EQU CYREG_BLE_BLERD_THRSHD5
BLE_cy_m0s8_ble__TIM_COUNTER_L EQU CYREG_BLE_BLELL_TIM_COUNTER_L
BLE_cy_m0s8_ble__TRANSMIT_WINDOW_OFFSET EQU CYREG_BLE_BLELL_TRANSMIT_WINDOW_OFFSET
BLE_cy_m0s8_ble__TRANSMIT_WINDOW_SIZE EQU CYREG_BLE_BLELL_TRANSMIT_WINDOW_SIZE
BLE_cy_m0s8_ble__TX EQU CYREG_BLE_BLERD_TX
BLE_cy_m0s8_ble__TX_BUMP1 EQU CYREG_BLE_BLERD_TX_BUMP1
BLE_cy_m0s8_ble__TX_BUMP2 EQU CYREG_BLE_BLERD_TX_BUMP2
BLE_cy_m0s8_ble__TX_EN_EXT_DELAY EQU CYREG_BLE_BLELL_TX_EN_EXT_DELAY
BLE_cy_m0s8_ble__TX_RX_ON_DELAY EQU CYREG_BLE_BLELL_TX_RX_ON_DELAY
BLE_cy_m0s8_ble__TX_RX_SYNTH_DELAY EQU CYREG_BLE_BLELL_TX_RX_SYNTH_DELAY
BLE_cy_m0s8_ble__TXRX_HOP EQU CYREG_BLE_BLELL_TXRX_HOP
BLE_cy_m0s8_ble__WAKEUP_CONFIG EQU CYREG_BLE_BLELL_WAKEUP_CONFIG
BLE_cy_m0s8_ble__WAKEUP_CONTROL EQU CYREG_BLE_BLELL_WAKEUP_CONTROL
BLE_cy_m0s8_ble__WCO_CONFIG EQU CYREG_BLE_BLESS_WCO_CONFIG
BLE_cy_m0s8_ble__WCO_STATUS EQU CYREG_BLE_BLESS_WCO_STATUS
BLE_cy_m0s8_ble__WCO_TRIM EQU CYREG_BLE_BLESS_WCO_TRIM
BLE_cy_m0s8_ble__WHITELIST_BASE_ADDR EQU CYREG_BLE_BLELL_WHITELIST_BASE_ADDR
BLE_cy_m0s8_ble__WIN_MIN_STEP_SIZE EQU CYREG_BLE_BLELL_WIN_MIN_STEP_SIZE
BLE_cy_m0s8_ble__WINDOW_WIDEN_INTVL EQU CYREG_BLE_BLELL_WINDOW_WIDEN_INTVL
BLE_cy_m0s8_ble__WINDOW_WIDEN_WINOFF EQU CYREG_BLE_BLELL_WINDOW_WIDEN_WINOFF
BLE_cy_m0s8_ble__WL_ADDR_TYPE EQU CYREG_BLE_BLELL_WL_ADDR_TYPE
BLE_cy_m0s8_ble__WL_ENABLE EQU CYREG_BLE_BLELL_WL_ENABLE
BLE_cy_m0s8_ble__XTAL_CLK_DIV_CONFIG EQU CYREG_BLE_BLESS_XTAL_CLK_DIV_CONFIG

/* I2C */
I2C_SCB__CTRL EQU CYREG_SCB0_CTRL
I2C_SCB__EZ_DATA0 EQU CYREG_SCB0_EZ_DATA0
I2C_SCB__EZ_DATA1 EQU CYREG_SCB0_EZ_DATA1
I2C_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
I2C_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
I2C_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
I2C_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
I2C_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
I2C_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
I2C_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
I2C_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
I2C_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
I2C_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
I2C_SCB__EZ_DATA2 EQU CYREG_SCB0_EZ_DATA2
I2C_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
I2C_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
I2C_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
I2C_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
I2C_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
I2C_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
I2C_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
I2C_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
I2C_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
I2C_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
I2C_SCB__EZ_DATA3 EQU CYREG_SCB0_EZ_DATA3
I2C_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
I2C_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
I2C_SCB__EZ_DATA4 EQU CYREG_SCB0_EZ_DATA4
I2C_SCB__EZ_DATA5 EQU CYREG_SCB0_EZ_DATA5
I2C_SCB__EZ_DATA6 EQU CYREG_SCB0_EZ_DATA6
I2C_SCB__EZ_DATA7 EQU CYREG_SCB0_EZ_DATA7
I2C_SCB__EZ_DATA8 EQU CYREG_SCB0_EZ_DATA8
I2C_SCB__EZ_DATA9 EQU CYREG_SCB0_EZ_DATA9
I2C_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
I2C_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
I2C_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
I2C_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
I2C_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
I2C_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
I2C_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
I2C_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
I2C_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
I2C_SCB__INTR_M EQU CYREG_SCB0_INTR_M
I2C_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
I2C_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
I2C_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
I2C_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
I2C_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
I2C_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
I2C_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
I2C_SCB__INTR_S EQU CYREG_SCB0_INTR_S
I2C_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
I2C_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
I2C_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
I2C_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
I2C_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
I2C_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
I2C_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
I2C_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
I2C_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
I2C_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
I2C_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
I2C_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
I2C_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
I2C_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
I2C_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
I2C_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
I2C_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
I2C_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
I2C_SCB__SS0_POSISTION EQU 0
I2C_SCB__SS1_POSISTION EQU 1
I2C_SCB__SS2_POSISTION EQU 2
I2C_SCB__SS3_POSISTION EQU 3
I2C_SCB__STATUS EQU CYREG_SCB0_STATUS
I2C_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
I2C_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
I2C_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
I2C_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
I2C_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
I2C_SCB__UART_FLOW_CTRL EQU CYREG_SCB0_UART_FLOW_CTRL
I2C_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
I2C_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
I2C_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL
I2C_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
I2C_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
I2C_SCB_IRQ__INTC_MASK EQU 0x200
I2C_SCB_IRQ__INTC_NUMBER EQU 9
I2C_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC000
I2C_SCB_IRQ__INTC_PRIOR_NUM EQU 0
I2C_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
I2C_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
I2C_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR
I2C_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL1
I2C_SCBCLK__DIV_ID EQU 0x00000040
I2C_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
I2C_SCBCLK__PA_DIV_ID EQU 0x000000FF
I2C_scl__0__DR EQU CYREG_GPIO_PRT0_DR
I2C_scl__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
I2C_scl__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
I2C_scl__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
I2C_scl__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
I2C_scl__0__HSIOM_GPIO EQU 0
I2C_scl__0__HSIOM_I2C EQU 14
I2C_scl__0__HSIOM_I2C_SCL EQU 14
I2C_scl__0__HSIOM_MASK EQU 0x00F00000
I2C_scl__0__HSIOM_SHIFT EQU 20
I2C_scl__0__HSIOM_SPI EQU 15
I2C_scl__0__HSIOM_SPI_MISO EQU 15
I2C_scl__0__HSIOM_UART EQU 9
I2C_scl__0__HSIOM_UART_TX EQU 9
I2C_scl__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
I2C_scl__0__INTR EQU CYREG_GPIO_PRT0_INTR
I2C_scl__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
I2C_scl__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
I2C_scl__0__MASK EQU 0x20
I2C_scl__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
I2C_scl__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
I2C_scl__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
I2C_scl__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
I2C_scl__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
I2C_scl__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
I2C_scl__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
I2C_scl__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
I2C_scl__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
I2C_scl__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
I2C_scl__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
I2C_scl__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
I2C_scl__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
I2C_scl__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
I2C_scl__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
I2C_scl__0__PC EQU CYREG_GPIO_PRT0_PC
I2C_scl__0__PC2 EQU CYREG_GPIO_PRT0_PC2
I2C_scl__0__PORT EQU 0
I2C_scl__0__PS EQU CYREG_GPIO_PRT0_PS
I2C_scl__0__SHIFT EQU 5
I2C_scl__DR EQU CYREG_GPIO_PRT0_DR
I2C_scl__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
I2C_scl__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
I2C_scl__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
I2C_scl__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
I2C_scl__INTR EQU CYREG_GPIO_PRT0_INTR
I2C_scl__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
I2C_scl__INTSTAT EQU CYREG_GPIO_PRT0_INTR
I2C_scl__MASK EQU 0x20
I2C_scl__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
I2C_scl__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
I2C_scl__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
I2C_scl__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
I2C_scl__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
I2C_scl__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
I2C_scl__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
I2C_scl__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
I2C_scl__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
I2C_scl__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
I2C_scl__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
I2C_scl__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
I2C_scl__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
I2C_scl__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
I2C_scl__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
I2C_scl__PC EQU CYREG_GPIO_PRT0_PC
I2C_scl__PC2 EQU CYREG_GPIO_PRT0_PC2
I2C_scl__PORT EQU 0
I2C_scl__PS EQU CYREG_GPIO_PRT0_PS
I2C_scl__SHIFT EQU 5
I2C_sda__0__DR EQU CYREG_GPIO_PRT0_DR
I2C_sda__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
I2C_sda__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
I2C_sda__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
I2C_sda__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
I2C_sda__0__HSIOM_GPIO EQU 0
I2C_sda__0__HSIOM_I2C EQU 14
I2C_sda__0__HSIOM_I2C_SDA EQU 14
I2C_sda__0__HSIOM_MASK EQU 0x000F0000
I2C_sda__0__HSIOM_SHIFT EQU 16
I2C_sda__0__HSIOM_SPI EQU 15
I2C_sda__0__HSIOM_SPI_MOSI EQU 15
I2C_sda__0__HSIOM_UART EQU 9
I2C_sda__0__HSIOM_UART_RX EQU 9
I2C_sda__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
I2C_sda__0__INTR EQU CYREG_GPIO_PRT0_INTR
I2C_sda__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
I2C_sda__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
I2C_sda__0__MASK EQU 0x10
I2C_sda__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
I2C_sda__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
I2C_sda__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
I2C_sda__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
I2C_sda__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
I2C_sda__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
I2C_sda__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
I2C_sda__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
I2C_sda__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
I2C_sda__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
I2C_sda__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
I2C_sda__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
I2C_sda__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
I2C_sda__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
I2C_sda__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
I2C_sda__0__PC EQU CYREG_GPIO_PRT0_PC
I2C_sda__0__PC2 EQU CYREG_GPIO_PRT0_PC2
I2C_sda__0__PORT EQU 0
I2C_sda__0__PS EQU CYREG_GPIO_PRT0_PS
I2C_sda__0__SHIFT EQU 4
I2C_sda__DR EQU CYREG_GPIO_PRT0_DR
I2C_sda__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
I2C_sda__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
I2C_sda__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
I2C_sda__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
I2C_sda__INTR EQU CYREG_GPIO_PRT0_INTR
I2C_sda__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
I2C_sda__INTSTAT EQU CYREG_GPIO_PRT0_INTR
I2C_sda__MASK EQU 0x10
I2C_sda__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
I2C_sda__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
I2C_sda__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
I2C_sda__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
I2C_sda__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
I2C_sda__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
I2C_sda__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
I2C_sda__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
I2C_sda__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
I2C_sda__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
I2C_sda__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
I2C_sda__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
I2C_sda__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
I2C_sda__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
I2C_sda__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
I2C_sda__PC EQU CYREG_GPIO_PRT0_PC
I2C_sda__PC2 EQU CYREG_GPIO_PRT0_PC2
I2C_sda__PORT EQU 0
I2C_sda__PS EQU CYREG_GPIO_PRT0_PS
I2C_sda__SHIFT EQU 4

/* ALERT */
ALERT__0__DR EQU CYREG_GPIO_PRT2_DR
ALERT__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
ALERT__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
ALERT__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
ALERT__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
ALERT__0__HSIOM_MASK EQU 0x0000F000
ALERT__0__HSIOM_SHIFT EQU 12
ALERT__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
ALERT__0__INTR EQU CYREG_GPIO_PRT2_INTR
ALERT__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
ALERT__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
ALERT__0__MASK EQU 0x08
ALERT__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
ALERT__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
ALERT__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
ALERT__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
ALERT__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
ALERT__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
ALERT__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
ALERT__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
ALERT__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
ALERT__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
ALERT__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
ALERT__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
ALERT__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
ALERT__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
ALERT__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
ALERT__0__PC EQU CYREG_GPIO_PRT2_PC
ALERT__0__PC2 EQU CYREG_GPIO_PRT2_PC2
ALERT__0__PORT EQU 2
ALERT__0__PS EQU CYREG_GPIO_PRT2_PS
ALERT__0__SHIFT EQU 3
ALERT__DR EQU CYREG_GPIO_PRT2_DR
ALERT__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
ALERT__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
ALERT__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
ALERT__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
ALERT__INTR EQU CYREG_GPIO_PRT2_INTR
ALERT__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
ALERT__INTSTAT EQU CYREG_GPIO_PRT2_INTR
ALERT__MASK EQU 0x08
ALERT__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
ALERT__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
ALERT__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
ALERT__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
ALERT__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
ALERT__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
ALERT__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
ALERT__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
ALERT__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
ALERT__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
ALERT__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
ALERT__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
ALERT__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
ALERT__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
ALERT__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
ALERT__PC EQU CYREG_GPIO_PRT2_PC
ALERT__PC2 EQU CYREG_GPIO_PRT2_PC2
ALERT__PORT EQU 2
ALERT__PS EQU CYREG_GPIO_PRT2_PS
ALERT__SHIFT EQU 3

/* LED_RED */
LED_RED__0__DR EQU CYREG_GPIO_PRT1_DR
LED_RED__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LED_RED__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LED_RED__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LED_RED__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LED_RED__0__HSIOM_MASK EQU 0xF0000000
LED_RED__0__HSIOM_SHIFT EQU 28
LED_RED__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LED_RED__0__INTR EQU CYREG_GPIO_PRT1_INTR
LED_RED__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LED_RED__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LED_RED__0__MASK EQU 0x80
LED_RED__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LED_RED__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LED_RED__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LED_RED__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LED_RED__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LED_RED__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LED_RED__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LED_RED__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LED_RED__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LED_RED__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LED_RED__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LED_RED__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LED_RED__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LED_RED__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LED_RED__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LED_RED__0__PC EQU CYREG_GPIO_PRT1_PC
LED_RED__0__PC2 EQU CYREG_GPIO_PRT1_PC2
LED_RED__0__PORT EQU 1
LED_RED__0__PS EQU CYREG_GPIO_PRT1_PS
LED_RED__0__SHIFT EQU 7
LED_RED__DR EQU CYREG_GPIO_PRT1_DR
LED_RED__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LED_RED__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LED_RED__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LED_RED__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LED_RED__INTR EQU CYREG_GPIO_PRT1_INTR
LED_RED__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LED_RED__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LED_RED__MASK EQU 0x80
LED_RED__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LED_RED__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LED_RED__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LED_RED__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LED_RED__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LED_RED__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LED_RED__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LED_RED__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LED_RED__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LED_RED__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LED_RED__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LED_RED__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LED_RED__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LED_RED__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LED_RED__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LED_RED__PC EQU CYREG_GPIO_PRT1_PC
LED_RED__PC2 EQU CYREG_GPIO_PRT1_PC2
LED_RED__PORT EQU 1
LED_RED__PS EQU CYREG_GPIO_PRT1_PS
LED_RED__SHIFT EQU 7

/* WDT_ISR */
WDT_ISR__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
WDT_ISR__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
WDT_ISR__INTC_MASK EQU 0x100
WDT_ISR__INTC_NUMBER EQU 8
WDT_ISR__INTC_PRIOR_MASK EQU 0xC0
WDT_ISR__INTC_PRIOR_NUM EQU 3
WDT_ISR__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
WDT_ISR__INTC_SET_EN_REG EQU CYREG_CM0_ISER
WDT_ISR__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* V_BATTERY */
V_BATTERY__0__DR EQU CYREG_GPIO_PRT3_DR
V_BATTERY__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
V_BATTERY__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
V_BATTERY__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
V_BATTERY__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
V_BATTERY__0__HSIOM_MASK EQU 0xF0000000
V_BATTERY__0__HSIOM_SHIFT EQU 28
V_BATTERY__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
V_BATTERY__0__INTR EQU CYREG_GPIO_PRT3_INTR
V_BATTERY__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
V_BATTERY__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
V_BATTERY__0__MASK EQU 0x80
V_BATTERY__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
V_BATTERY__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
V_BATTERY__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
V_BATTERY__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
V_BATTERY__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
V_BATTERY__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
V_BATTERY__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
V_BATTERY__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
V_BATTERY__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
V_BATTERY__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
V_BATTERY__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
V_BATTERY__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
V_BATTERY__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
V_BATTERY__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
V_BATTERY__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
V_BATTERY__0__PC EQU CYREG_GPIO_PRT3_PC
V_BATTERY__0__PC2 EQU CYREG_GPIO_PRT3_PC2
V_BATTERY__0__PORT EQU 3
V_BATTERY__0__PS EQU CYREG_GPIO_PRT3_PS
V_BATTERY__0__SHIFT EQU 7
V_BATTERY__DR EQU CYREG_GPIO_PRT3_DR
V_BATTERY__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
V_BATTERY__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
V_BATTERY__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
V_BATTERY__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
V_BATTERY__INTR EQU CYREG_GPIO_PRT3_INTR
V_BATTERY__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
V_BATTERY__INTSTAT EQU CYREG_GPIO_PRT3_INTR
V_BATTERY__MASK EQU 0x80
V_BATTERY__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
V_BATTERY__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
V_BATTERY__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
V_BATTERY__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
V_BATTERY__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
V_BATTERY__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
V_BATTERY__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
V_BATTERY__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
V_BATTERY__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
V_BATTERY__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
V_BATTERY__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
V_BATTERY__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
V_BATTERY__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
V_BATTERY__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
V_BATTERY__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
V_BATTERY__PC EQU CYREG_GPIO_PRT3_PC
V_BATTERY__PC2 EQU CYREG_GPIO_PRT3_PC2
V_BATTERY__PORT EQU 3
V_BATTERY__PS EQU CYREG_GPIO_PRT3_PS
V_BATTERY__SHIFT EQU 7

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x0E36119E
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4F
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4F_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_HEAP_SIZE EQU 0x200
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDR_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 0
CYIPBLOCK_m0s8bless_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
