
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.109717                       # Number of seconds simulated
sim_ticks                                109716501372                       # Number of ticks simulated
final_tick                               639354218682                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 150029                       # Simulator instruction rate (inst/s)
host_op_rate                                   197030                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                7815596                       # Simulator tick rate (ticks/s)
host_mem_usage                               16901308                       # Number of bytes of host memory used
host_seconds                                 14038.15                       # Real time elapsed on the host
sim_insts                                  2106125879                       # Number of instructions simulated
sim_ops                                    2765931071                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data     12216448                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      5964672                       # Number of bytes read from this memory
system.physmem.bytes_read::total             18184320                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3200                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1494656                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1494656                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        95441                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        46599                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                142065                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11677                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11677                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        11666                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    111345585                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        17500                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     54364402                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               165739153                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        11666                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        17500                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              29166                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          13622892                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               13622892                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          13622892                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        11666                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    111345585                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        17500                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     54364402                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              179362044                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               263109117                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21385893                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17429972                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1904645                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8461978                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8102965                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2230863                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        86400                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    192893045                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120300133                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21385893                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10333828                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25431685                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5673283                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles      16050558                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11795469                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1901862                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    238115847                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.611123                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.971838                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       212684162     89.32%     89.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2723345      1.14%     90.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2141838      0.90%     91.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2301231      0.97%     92.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1957179      0.82%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1087231      0.46%     93.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          746471      0.31%     93.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1931523      0.81%     94.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12542867      5.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    238115847                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081281                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.457225                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       190617722                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     18365202                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25281885                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       117011                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3734023                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3634891                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6536                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     145234636                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51767                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3734023                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       190877850                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles       15017190                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2217793                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25145850                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1123129                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     145020119                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1321                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        432131                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       558309                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         9235                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    202934809                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    675882443                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    675882443                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168450697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34484103                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        32562                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16482                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3603174                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13964298                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7841671                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       296954                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1746996                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         144510491                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        32561                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137145442                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        80192                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20058408                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41558521                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          401                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    238115847                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.575961                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.283606                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    180262142     75.70%     75.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24372753     10.24%     85.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12328244      5.18%     91.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7982753      3.35%     94.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6580298      2.76%     97.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2578298      1.08%     98.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3177645      1.33%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       780322      0.33%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        53392      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    238115847                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         962523     75.34%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        145647     11.40%     86.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       169357     13.26%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113711455     82.91%     82.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2006746      1.46%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16080      0.01%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13608485      9.92%     94.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7802676      5.69%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137145442                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.521249                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1277527                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009315                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    513764450                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    164602190                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133341688                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138422969                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       149361                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1812698                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           50                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          731                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       132105                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          548                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3734023                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles       14274167                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       306035                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    144543052                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        17485                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13964298                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7841671                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16481                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        240628                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12528                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          731                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1132899                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1064754                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2197653                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134567952                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13480368                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2577490                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21282665                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19207861                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7802297                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.511453                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133344979                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133341688                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79207962                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213476057                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.506792                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371039                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122466363                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22086005                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1925636                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    234381824                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.522508                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.374151                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    184610284     78.76%     78.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23324284      9.95%     88.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10817885      4.62%     93.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4822190      2.06%     95.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3654177      1.56%     96.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1543208      0.66%     97.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1535817      0.66%     98.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1099743      0.47%     98.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2974236      1.27%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    234381824                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122466363                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19861166                       # Number of memory references committed
system.switch_cpus0.commit.loads             12151600                       # Number of loads committed
system.switch_cpus0.commit.membars              16080                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17572811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110207504                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2420799                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2974236                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           375959956                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          292838845                       # The number of ROB writes
system.switch_cpus0.timesIdled                2836823                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               24993270                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122466363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.631091                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.631091                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.380070                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.380070                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       608347427                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      183739656                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      137904049                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32160                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               263109117                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        19374440                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17201913                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1667572                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10157569                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9906310                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1231975                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        48368                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    208626915                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             109648220                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           19374440                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11138285                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             22174736                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5119791                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2951619                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12758090                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1660917                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    237196696                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.520953                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.770315                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       215021960     90.65%     90.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1007861      0.42%     91.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1871776      0.79%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1624057      0.68%     92.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3284372      1.38%     93.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3955652      1.67%     95.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          949662      0.40%     96.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          519722      0.22%     96.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         8961634      3.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    237196696                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.073637                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.416740                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       206702831                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4890724                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         22140676                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23507                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3438957                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      1899555                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4469                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     123503017                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1331                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3438957                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       206970131                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        2777329                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1221804                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         21891528                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       896939                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     123359163                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          187                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         81761                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       609108                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    162940694                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    557840212                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    557840212                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    134591012                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        28349659                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        17060                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         8560                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2591324                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     21427904                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      3811181                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        67824                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       855051                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         122894263                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        17060                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        116733636                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        74825                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     18660691                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     38820770                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           60                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    237196696                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.492139                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.174899                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    187183135     78.91%     78.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     21016456      8.86%     87.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10767789      4.54%     92.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6152439      2.59%     94.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6872214      2.90%     97.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3434896      1.45%     99.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1388857      0.59%     99.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       319473      0.13%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        61437      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    237196696                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         216429     47.75%     47.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     47.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     47.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     47.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     47.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     47.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     47.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     47.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     47.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     47.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     47.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     47.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     47.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     47.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     47.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     47.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     47.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     47.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     47.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     47.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     47.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     47.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     47.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     47.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     47.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     47.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     47.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     47.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        167964     37.06%     84.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        68865     15.19%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     91674790     78.53%     78.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       926611      0.79%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         8500      0.01%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     20332578     17.42%     96.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      3791157      3.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     116733636                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.443670                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             453258                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003883                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    471192051                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    141572293                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    114044651                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     117186894                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       207048                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3597034                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          262                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          279                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       102042                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3438957                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        2010288                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        71289                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    122911323                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         5928                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     21427904                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      3811181                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         8560                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         34625                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          704                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          279                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       752863                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1005136                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1757999                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    115701757                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     20079849                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1031879                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            23870963                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17877213                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           3791114                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.439748                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             114074768                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            114044651                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         65208012                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        150660803                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.433450                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.432813                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     91614858                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    103276737                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     19638797                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        17000                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1671681                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    233757739                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.441811                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.291554                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    195048307     83.44%     83.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     14691561      6.28%     89.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11440852      4.89%     94.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2267402      0.97%     95.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2867613      1.23%     96.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       973227      0.42%     97.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4135016      1.77%     99.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       915505      0.39%     99.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1418256      0.61%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    233757739                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     91614858                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     103276737                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              21540009                       # Number of memory references committed
system.switch_cpus1.commit.loads             17830870                       # Number of loads committed
system.switch_cpus1.commit.membars               8500                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16284324                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         89854809                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1309197                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1418256                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           355255017                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          249270069                       # The number of ROB writes
system.switch_cpus1.timesIdled                5537291                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               25912421                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           91614858                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            103276737                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     91614858                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.871904                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.871904                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.348201                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.348201                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       535724577                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      148822093                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      130565396                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         17000                       # number of misc regfile writes
system.l2.replacements                         154021                       # number of replacements
system.l2.tagsinuse                                64                       # Cycle average of tags in use
system.l2.total_refs                              279                       # Total number of references to valid blocks.
system.l2.sampled_refs                         154085                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.001811                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks             5.062155                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      0.004815                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data     38.069330                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      0.006565                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data     20.848933                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data              0.004157                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data              0.004045                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.079096                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000075                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.594833                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000103                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.325765                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.000065                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.000063                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data          184                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data           95                       # number of ReadReq hits
system.l2.ReadReq_hits::total                     279                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            11956                       # number of Writeback hits
system.l2.Writeback_hits::total                 11956                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data          184                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data           95                       # number of demand (read+write) hits
system.l2.demand_hits::total                      279                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data          184                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data           95                       # number of overall hits
system.l2.overall_hits::total                     279                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        95441                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        46599                       # number of ReadReq misses
system.l2.ReadReq_misses::total                142065                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        95441                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        46599                       # number of demand (read+write) misses
system.l2.demand_misses::total                 142065                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        95441                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        46599                       # number of overall misses
system.l2.overall_misses::total                142065                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1447336                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data  16090351319                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2249689                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   7666919629                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     23760967973                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1447336                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data  16090351319                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2249689                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   7666919629                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      23760967973                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1447336                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data  16090351319                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2249689                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   7666919629                       # number of overall miss cycles
system.l2.overall_miss_latency::total     23760967973                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95625                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        46694                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              142344                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        11956                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             11956                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95625                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        46694                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               142344                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95625                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        46694                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              142344                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.998076                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.997965                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.998040                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.998076                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.997965                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.998040                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.998076                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.997965                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.998040                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 144733.600000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 168589.508901                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 149979.266667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 164529.702976                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 167254.200352                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 144733.600000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 168589.508901                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 149979.266667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 164529.702976                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 167254.200352                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 144733.600000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 168589.508901                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 149979.266667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 164529.702976                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 167254.200352                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                11677                       # number of writebacks
system.l2.writebacks::total                     11677                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        95441                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        46599                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           142065                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        95441                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        46599                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            142065                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        95441                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        46599                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           142065                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       865240                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data  10536726211                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1376470                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   4952552861                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  15491520782                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       865240                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data  10536726211                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1376470                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   4952552861                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15491520782                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       865240                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data  10536726211                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1376470                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   4952552861                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15491520782                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.998076                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.997965                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.998040                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.998076                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.997965                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.998040                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.998076                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.997965                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.998040                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst        86524                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 110400.417127                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 91764.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 106280.239082                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 109045.301672                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst        86524                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 110400.417127                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 91764.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 106280.239082                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 109045.301672                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst        86524                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 110400.417127                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 91764.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 106280.239082                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 109045.301672                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               546.862379                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011803109                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   547                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1849731.460695                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.862379                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015805                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.876382                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11795459                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11795459                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11795459                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11795459                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11795459                       # number of overall hits
system.cpu0.icache.overall_hits::total       11795459                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1635336                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1635336                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1635336                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1635336                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1635336                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1635336                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11795469                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11795469                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11795469                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11795469                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11795469                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11795469                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 163533.600000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 163533.600000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 163533.600000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 163533.600000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 163533.600000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 163533.600000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1530336                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1530336                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1530336                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1530336                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1530336                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1530336                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 153033.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 153033.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 153033.600000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 153033.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 153033.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 153033.600000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95625                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               190964058                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95881                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1991.677788                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.610326                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.389674                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916447                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083553                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10379930                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10379930                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7677222                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7677222                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16333                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16333                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16080                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16080                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18057152                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18057152                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18057152                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18057152                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       399606                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       399606                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           90                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           90                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       399696                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        399696                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       399696                       # number of overall misses
system.cpu0.dcache.overall_misses::total       399696                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  73309543656                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  73309543656                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      8773923                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      8773923                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  73318317579                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  73318317579                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  73318317579                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  73318317579                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10779536                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10779536                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16333                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16333                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18456848                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18456848                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18456848                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18456848                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.037071                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.037071                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021656                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021656                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021656                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021656                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 183454.561883                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 183454.561883                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 97488.033333                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 97488.033333                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 183435.204703                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 183435.204703                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 183435.204703                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 183435.204703                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         7866                       # number of writebacks
system.cpu0.dcache.writebacks::total             7866                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       303981                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       303981                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           90                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           90                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       304071                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       304071                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       304071                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       304071                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95625                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95625                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95625                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95625                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95625                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95625                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  16905642109                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  16905642109                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  16905642109                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  16905642109                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  16905642109                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  16905642109                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008871                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008871                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005181                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005181                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005181                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005181                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 176791.028591                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 176791.028591                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 176791.028591                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 176791.028591                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 176791.028591                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 176791.028591                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.988039                       # Cycle average of tags in use
system.cpu1.icache.total_refs               927301206                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1710887.833948                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.988039                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024019                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868571                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12758072                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12758072                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12758072                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12758072                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12758072                       # number of overall hits
system.cpu1.icache.overall_hits::total       12758072                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2881961                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2881961                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2881961                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2881961                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2881961                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2881961                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12758090                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12758090                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12758090                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12758090                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12758090                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12758090                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 160108.944444                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 160108.944444                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 160108.944444                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 160108.944444                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 160108.944444                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 160108.944444                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2378160                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2378160                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2378160                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2378160                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2378160                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2378160                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       158544                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total       158544                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst       158544                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total       158544                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst       158544                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total       158544                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 46694                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               228341494                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 46950                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4863.503600                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   209.441690                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    46.558310                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.818132                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.181868                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     18303575                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       18303575                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      3692090                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3692090                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         8561                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         8561                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         8500                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         8500                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     21995665                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        21995665                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     21995665                       # number of overall hits
system.cpu1.dcache.overall_hits::total       21995665                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       191396                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       191396                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       191396                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        191396                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       191396                       # number of overall misses
system.cpu1.dcache.overall_misses::total       191396                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  30397383802                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  30397383802                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  30397383802                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  30397383802                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  30397383802                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  30397383802                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     18494971                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18494971                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      3692090                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3692090                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         8561                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8561                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         8500                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         8500                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     22187061                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22187061                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     22187061                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22187061                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010349                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010349                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008626                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008626                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008626                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008626                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 158819.326433                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 158819.326433                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 158819.326433                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 158819.326433                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 158819.326433                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 158819.326433                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         4090                       # number of writebacks
system.cpu1.dcache.writebacks::total             4090                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       144702                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       144702                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       144702                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       144702                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       144702                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       144702                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        46694                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        46694                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        46694                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        46694                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        46694                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        46694                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   8062594272                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   8062594272                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   8062594272                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   8062594272                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   8062594272                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   8062594272                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002525                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002525                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002105                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002105                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002105                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002105                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 172668.742708                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 172668.742708                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 172668.742708                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 172668.742708                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 172668.742708                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 172668.742708                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
