// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module rocev2_top_tx_pkg_arbiter_64_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        s_axis_mem_read_data_TVALID,
        s_axis_tx_data_TVALID,
        tx_pkgInfoFifo_dout,
        tx_pkgInfoFifo_num_data_valid,
        tx_pkgInfoFifo_fifo_cap,
        tx_pkgInfoFifo_empty_n,
        tx_pkgInfoFifo_read,
        tx_rawPayFifo_din,
        tx_rawPayFifo_num_data_valid,
        tx_rawPayFifo_fifo_cap,
        tx_rawPayFifo_full_n,
        tx_rawPayFifo_write,
        tx_rethMerge2rethShift_din,
        tx_rethMerge2rethShift_num_data_valid,
        tx_rethMerge2rethShift_fifo_cap,
        tx_rethMerge2rethShift_full_n,
        tx_rethMerge2rethShift_write,
        tx_split2aethShift_din,
        tx_split2aethShift_num_data_valid,
        tx_split2aethShift_fifo_cap,
        tx_split2aethShift_full_n,
        tx_split2aethShift_write,
        s_axis_tx_data_TDATA,
        s_axis_tx_data_TREADY,
        s_axis_mem_read_data_TDATA,
        s_axis_mem_read_data_TREADY
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input   s_axis_mem_read_data_TVALID;
input   s_axis_tx_data_TVALID;
input  [95:0] tx_pkgInfoFifo_dout;
input  [7:0] tx_pkgInfoFifo_num_data_valid;
input  [7:0] tx_pkgInfoFifo_fifo_cap;
input   tx_pkgInfoFifo_empty_n;
output   tx_pkgInfoFifo_read;
output  [127:0] tx_rawPayFifo_din;
input  [2:0] tx_rawPayFifo_num_data_valid;
input  [2:0] tx_rawPayFifo_fifo_cap;
input   tx_rawPayFifo_full_n;
output   tx_rawPayFifo_write;
output  [127:0] tx_rethMerge2rethShift_din;
input  [2:0] tx_rethMerge2rethShift_num_data_valid;
input  [2:0] tx_rethMerge2rethShift_fifo_cap;
input   tx_rethMerge2rethShift_full_n;
output   tx_rethMerge2rethShift_write;
output  [127:0] tx_split2aethShift_din;
input  [2:0] tx_split2aethShift_num_data_valid;
input  [2:0] tx_split2aethShift_fifo_cap;
input   tx_split2aethShift_full_n;
output   tx_split2aethShift_write;
input  [127:0] s_axis_tx_data_TDATA;
output   s_axis_tx_data_TREADY;
input  [127:0] s_axis_mem_read_data_TDATA;
output   s_axis_mem_read_data_TREADY;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg tx_pkgInfoFifo_read;
reg[127:0] tx_rawPayFifo_din;
reg tx_rawPayFifo_write;
reg[127:0] tx_rethMerge2rethShift_din;
reg tx_rethMerge2rethShift_write;
reg[127:0] tx_split2aethShift_din;
reg tx_split2aethShift_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire   [0:0] grp_nbreadreq_fu_110_p3;
reg    ap_predicate_op29_read_state1;
reg    ap_predicate_op53_read_state1;
reg    ap_predicate_op75_read_state1;
wire   [0:0] grp_nbreadreq_fu_124_p3;
reg    ap_predicate_op98_read_state1;
reg    ap_predicate_op108_read_state1;
reg    ap_predicate_op131_read_state1;
wire   [0:0] tmp_i_nbreadreq_fu_138_p3;
reg    ap_predicate_op150_read_state1;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [2:0] state_load_reg_1048;
reg   [0:0] tmp_i_143_reg_1052;
reg    ap_predicate_op175_write_state2;
reg   [0:0] tmp_9_i_reg_1064;
reg    ap_predicate_op176_write_state2;
reg   [0:0] tmp_8_i_reg_1076;
reg    ap_predicate_op179_write_state2;
reg   [0:0] tmp_7_i_reg_1088;
reg    ap_predicate_op180_write_state2;
reg   [0:0] tmp_6_i_reg_1097;
reg    ap_predicate_op183_write_state2;
reg   [0:0] tmp_1_i_reg_1109;
reg    ap_predicate_op186_write_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_subdone;
reg   [2:0] state;
reg   [31:0] info_type;
reg   [28:0] info_words_V;
reg   [7:0] wordCounter_V;
reg    s_axis_tx_data_TDATA_blk_n;
wire    ap_block_pp0_stage0;
reg    s_axis_mem_read_data_TDATA_blk_n;
reg    tx_pkgInfoFifo_blk_n;
reg    tx_split2aethShift_blk_n;
reg    tx_rethMerge2rethShift_blk_n;
reg    tx_rawPayFifo_blk_n;
reg   [127:0] reg_750;
reg    ap_block_pp0_stage0_11001;
reg   [127:0] reg_754;
wire   [0:0] grp_fu_682_p3;
wire   [127:0] tmp_7_fu_810_p4;
reg   [127:0] tmp_7_reg_1071;
wire   [127:0] tmp_fu_867_p4;
reg   [127:0] tmp_reg_1092;
wire   [0:0] grp_fu_739_p3;
reg   [0:0] ap_phi_mux_state_flag_16_i_phi_fu_176_p4;
wire   [0:0] or_ln2258_fu_783_p2;
wire   [0:0] ap_phi_reg_pp0_iter0_state_flag_16_i_reg_173;
wire   [0:0] grp_fu_703_p2;
reg   [0:0] ap_phi_mux_state_new_16_i_phi_fu_185_p4;
wire   [0:0] grp_fu_725_p2;
wire   [0:0] ap_phi_reg_pp0_iter0_state_new_16_i_reg_182;
reg   [7:0] ap_phi_mux_wordCounter_V_new_9_i_phi_fu_195_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_wordCounter_V_new_9_i_reg_192;
wire   [7:0] grp_fu_693_p2;
reg   [0:0] ap_phi_mux_state_flag_17_i_phi_fu_205_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_state_flag_17_i_reg_202;
reg   [0:0] ap_phi_mux_state_new_17_i_phi_fu_216_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_state_new_17_i_reg_213;
reg   [0:0] ap_phi_mux_wordCounter_V_flag_10_i_phi_fu_227_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_wordCounter_V_flag_10_i_reg_224;
reg   [7:0] ap_phi_mux_wordCounter_V_new_10_i_phi_fu_238_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_wordCounter_V_new_10_i_reg_235;
reg   [0:0] ap_phi_mux_currWord_last_V_10_phi_fu_249_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_currWord_last_V_10_reg_246;
reg   [0:0] ap_phi_mux_state_new_12_i_phi_fu_259_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_state_new_12_i_reg_256;
reg   [7:0] ap_phi_mux_wordCounter_V_new_7_i_phi_fu_270_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_wordCounter_V_new_7_i_reg_267;
reg   [0:0] ap_phi_mux_state_flag_13_i_phi_fu_280_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_state_flag_13_i_reg_277;
reg   [1:0] ap_phi_mux_state_new_13_i_phi_fu_291_p4;
wire   [1:0] select_ln2125_1_fu_801_p3;
wire   [1:0] ap_phi_reg_pp0_iter0_state_new_13_i_reg_288;
reg   [0:0] ap_phi_mux_wordCounter_V_flag_8_i_phi_fu_301_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_wordCounter_V_flag_8_i_reg_298;
reg   [7:0] ap_phi_mux_wordCounter_V_new_8_i_phi_fu_312_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_wordCounter_V_new_8_i_reg_309;
reg   [0:0] ap_phi_mux_state_flag_9_i_phi_fu_323_p4;
wire   [0:0] or_ln2213_fu_831_p2;
wire   [0:0] ap_phi_reg_pp0_iter0_state_flag_9_i_reg_320;
reg   [0:0] ap_phi_mux_state_new_9_i_phi_fu_332_p4;
wire   [0:0] grp_fu_732_p2;
wire   [0:0] ap_phi_reg_pp0_iter0_state_new_9_i_reg_329;
reg   [7:0] ap_phi_mux_wordCounter_V_new_5_i_phi_fu_342_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_wordCounter_V_new_5_i_reg_339;
reg   [0:0] ap_phi_mux_state_flag_10_i_phi_fu_352_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_state_flag_10_i_reg_349;
reg   [1:0] ap_phi_mux_state_new_10_i_phi_fu_363_p4;
wire   [1:0] select_ln2125_fu_838_p3;
wire   [1:0] ap_phi_reg_pp0_iter0_state_new_10_i_reg_360;
reg   [0:0] ap_phi_mux_wordCounter_V_flag_6_i_phi_fu_373_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_wordCounter_V_flag_6_i_reg_370;
reg   [7:0] ap_phi_mux_wordCounter_V_new_6_i_phi_fu_384_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_wordCounter_V_new_6_i_reg_381;
reg   [0:0] ap_phi_mux_state_flag_3_i_phi_fu_395_p4;
wire   [0:0] or_ln2173_fu_883_p2;
wire   [0:0] ap_phi_reg_pp0_iter0_state_flag_3_i_reg_392;
reg   [1:0] ap_phi_mux_state_new_3_i_phi_fu_404_p4;
wire   [1:0] select_ln2173_fu_890_p3;
wire   [1:0] ap_phi_reg_pp0_iter0_state_new_3_i_reg_401;
reg   [7:0] ap_phi_mux_wordCounter_V_new_1_i_phi_fu_414_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_wordCounter_V_new_1_i_reg_411;
reg   [0:0] ap_phi_mux_state_flag_4_i_phi_fu_424_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_state_flag_4_i_reg_421;
reg   [1:0] ap_phi_mux_state_new_4_i_phi_fu_435_p4;
wire   [1:0] ap_phi_reg_pp0_iter0_state_new_4_i_reg_432;
reg   [0:0] ap_phi_mux_wordCounter_V_flag_2_i_phi_fu_446_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_wordCounter_V_flag_2_i_reg_443;
reg   [7:0] ap_phi_mux_wordCounter_V_new_2_i_phi_fu_457_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_wordCounter_V_new_2_i_reg_454;
reg   [0:0] ap_phi_mux_state_flag_20_i_phi_fu_468_p4;
wire   [0:0] or_ln2280_fu_910_p2;
wire   [0:0] ap_phi_reg_pp0_iter0_state_flag_20_i_reg_465;
reg   [2:0] ap_phi_mux_state_new_20_i_phi_fu_477_p4;
wire   [2:0] select_ln2280_fu_917_p3;
wire   [2:0] ap_phi_reg_pp0_iter0_state_new_20_i_reg_474;
reg   [7:0] ap_phi_mux_wordCounter_V_new_11_i_phi_fu_487_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_wordCounter_V_new_11_i_reg_484;
reg   [0:0] ap_phi_mux_state_flag_22_i_phi_fu_497_p22;
wire   [0:0] ap_phi_reg_pp0_iter0_state_flag_22_i_reg_494;
wire   [0:0] icmp_ln2134_fu_962_p2;
reg   [2:0] ap_phi_mux_state_new_22_i_phi_fu_534_p22;
wire   [2:0] select_ln2147_fu_974_p3;
wire   [2:0] ap_phi_reg_pp0_iter0_state_new_22_i_reg_531;
wire   [2:0] select_ln2144_fu_983_p3;
wire   [2:0] zext_ln2265_fu_790_p1;
wire   [2:0] zext_ln2243_fu_820_p1;
wire   [2:0] zext_ln2220_fu_847_p1;
wire  signed [2:0] sext_ln2180_fu_899_p1;
reg   [0:0] ap_phi_mux_wordCounter_V_flag_13_i_phi_fu_566_p22;
wire   [0:0] ap_phi_reg_pp0_iter0_wordCounter_V_flag_13_i_reg_563;
reg   [7:0] ap_phi_mux_wordCounter_V_new_13_i_phi_fu_604_p22;
wire   [7:0] ap_phi_reg_pp0_iter0_wordCounter_V_new_13_i_reg_601;
wire   [7:0] select_ln2190_fu_852_p3;
wire   [0:0] ap_phi_reg_pp0_iter0_currWord_last_V_11_reg_638;
reg   [0:0] ap_phi_reg_pp0_iter1_currWord_last_V_11_reg_638;
wire   [0:0] ap_phi_reg_pp0_iter0_currWord_last_V_9_reg_649;
reg   [0:0] ap_phi_reg_pp0_iter1_currWord_last_V_9_reg_649;
wire   [0:0] ap_phi_reg_pp0_iter0_currWord_last_V_8_reg_660;
reg   [0:0] ap_phi_reg_pp0_iter1_currWord_last_V_8_reg_660;
wire   [0:0] ap_phi_reg_pp0_iter0_currWord_last_V_7_reg_671;
reg   [0:0] ap_phi_reg_pp0_iter1_currWord_last_V_7_reg_671;
wire   [31:0] trunc_ln2132_fu_926_p1;
wire   [28:0] grp_fu_709_p2;
wire   [127:0] tmp_8_fu_1004_p4;
reg    ap_block_pp0_stage0_01001;
wire   [127:0] tmp_4_fu_1037_p4;
wire   [127:0] tmp_6_fu_1015_p4;
wire   [127:0] tmp_5_fu_1026_p4;
wire   [0:0] grp_fu_714_p2;
wire   [0:0] grp_fu_719_p2;
wire   [0:0] currWord_last_V_3_fu_861_p2;
wire   [31:0] tmp_2_i_fu_936_p4;
wire   [0:0] icmp_ln2136_fu_968_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire    regslice_both_s_axis_tx_data_U_apdone_blk;
wire   [127:0] s_axis_tx_data_TDATA_int_regslice;
wire    s_axis_tx_data_TVALID_int_regslice;
reg    s_axis_tx_data_TREADY_int_regslice;
wire    regslice_both_s_axis_tx_data_U_ack_in;
wire    regslice_both_s_axis_mem_read_data_U_apdone_blk;
wire   [127:0] s_axis_mem_read_data_TDATA_int_regslice;
wire    s_axis_mem_read_data_TVALID_int_regslice;
reg    s_axis_mem_read_data_TREADY_int_regslice;
wire    regslice_both_s_axis_mem_read_data_U_ack_in;
reg    ap_condition_358;
reg    ap_condition_362;
reg    ap_condition_321;
reg    ap_condition_453;
reg    ap_condition_455;
reg    ap_condition_429;
reg    ap_condition_431;
reg    ap_condition_406;
reg    ap_condition_408;
reg    ap_condition_561;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 state = 3'd0;
#0 info_type = 32'd0;
#0 info_words_V = 29'd0;
#0 wordCounter_V = 8'd0;
end

rocev2_top_regslice_both #(
    .DataWidth( 128 ))
regslice_both_s_axis_tx_data_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(s_axis_tx_data_TDATA),
    .vld_in(s_axis_tx_data_TVALID),
    .ack_in(regslice_both_s_axis_tx_data_U_ack_in),
    .data_out(s_axis_tx_data_TDATA_int_regslice),
    .vld_out(s_axis_tx_data_TVALID_int_regslice),
    .ack_out(s_axis_tx_data_TREADY_int_regslice),
    .apdone_blk(regslice_both_s_axis_tx_data_U_apdone_blk)
);

rocev2_top_regslice_both #(
    .DataWidth( 128 ))
regslice_both_s_axis_mem_read_data_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(s_axis_mem_read_data_TDATA),
    .vld_in(s_axis_mem_read_data_TVALID),
    .ack_in(regslice_both_s_axis_mem_read_data_U_ack_in),
    .data_out(s_axis_mem_read_data_TDATA_int_regslice),
    .vld_out(s_axis_mem_read_data_TVALID_int_regslice),
    .ack_out(s_axis_mem_read_data_TREADY_int_regslice),
    .apdone_blk(regslice_both_s_axis_mem_read_data_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_321)) begin
        if ((1'b1 == ap_condition_362)) begin
            ap_phi_reg_pp0_iter1_currWord_last_V_11_reg_638 <= s_axis_mem_read_data_TDATA_int_regslice[128'd72];
        end else if ((1'b1 == ap_condition_358)) begin
            ap_phi_reg_pp0_iter1_currWord_last_V_11_reg_638 <= 1'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_currWord_last_V_11_reg_638 <= ap_phi_reg_pp0_iter0_currWord_last_V_11_reg_638;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_321)) begin
        if ((1'b1 == ap_condition_455)) begin
            ap_phi_reg_pp0_iter1_currWord_last_V_7_reg_671 <= s_axis_tx_data_TDATA_int_regslice[128'd72];
        end else if ((1'b1 == ap_condition_453)) begin
            ap_phi_reg_pp0_iter1_currWord_last_V_7_reg_671 <= 1'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_currWord_last_V_7_reg_671 <= ap_phi_reg_pp0_iter0_currWord_last_V_7_reg_671;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_321)) begin
        if ((1'b1 == ap_condition_431)) begin
            ap_phi_reg_pp0_iter1_currWord_last_V_8_reg_660 <= s_axis_tx_data_TDATA_int_regslice[128'd72];
        end else if ((1'b1 == ap_condition_429)) begin
            ap_phi_reg_pp0_iter1_currWord_last_V_8_reg_660 <= 1'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_currWord_last_V_8_reg_660 <= ap_phi_reg_pp0_iter0_currWord_last_V_8_reg_660;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_321)) begin
        if ((1'b1 == ap_condition_408)) begin
            ap_phi_reg_pp0_iter1_currWord_last_V_9_reg_649 <= s_axis_mem_read_data_TDATA_int_regslice[128'd72];
        end else if ((1'b1 == ap_condition_406)) begin
            ap_phi_reg_pp0_iter1_currWord_last_V_9_reg_649 <= 1'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_currWord_last_V_9_reg_649 <= ap_phi_reg_pp0_iter0_currWord_last_V_9_reg_649;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((tmp_i_nbreadreq_fu_138_p3 == 1'd1) & (state == 3'd0)) | ((tmp_i_nbreadreq_fu_138_p3 == 1'd1) & (state == 3'd7))))) begin
        info_words_V <= {{tx_pkgInfoFifo_dout[92:64]}};
    end else if ((((grp_nbreadreq_fu_124_p3 == 1'd1) & (grp_fu_703_p2 == 1'd1) & (state == 3'd6) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((grp_nbreadreq_fu_124_p3 == 1'd1) & (grp_fu_703_p2 == 1'd1) & (state == 3'd4) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((grp_nbreadreq_fu_110_p3 == 1'd1) & (grp_fu_703_p2 == 1'd1) & (state == 3'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((grp_nbreadreq_fu_110_p3 == 1'd1) & (grp_fu_703_p2 == 1'd1) & (state == 3'd2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((grp_nbreadreq_fu_110_p3 == 1'd1) & (grp_fu_703_p2 == 1'd1) & (state == 3'd3) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        info_words_V <= grp_fu_709_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((tmp_i_nbreadreq_fu_138_p3 == 1'd1) & (state == 3'd0)) | ((tmp_i_nbreadreq_fu_138_p3 == 1'd1) & (state == 3'd7))))) begin
        info_type <= trunc_ln2132_fu_926_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_predicate_op75_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op29_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_750 <= s_axis_mem_read_data_TDATA_int_regslice;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_predicate_op131_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op108_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_754 <= s_axis_tx_data_TDATA_int_regslice;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_state_flag_22_i_phi_fu_497_p22 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        state <= ap_phi_mux_state_new_22_i_phi_fu_534_p22;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        state_load_reg_1048 <= state;
    end
end

always @ (posedge ap_clk) begin
    if (((state == 3'd6) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_1_i_reg_1109 <= grp_nbreadreq_fu_124_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((state == 3'd4) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_6_i_reg_1097 <= grp_nbreadreq_fu_124_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((state == 3'd5) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_7_i_reg_1088 <= grp_nbreadreq_fu_124_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_110_p3 == 1'd1) & (state == 3'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_7_reg_1071 <= tmp_7_fu_810_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((state == 3'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_8_i_reg_1076 <= grp_nbreadreq_fu_110_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((state == 3'd2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_9_i_reg_1064 <= grp_nbreadreq_fu_110_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((state == 3'd3) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_i_143_reg_1052 <= grp_nbreadreq_fu_110_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_124_p3 == 1'd1) & (state == 3'd5) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_reg_1092 <= tmp_fu_867_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_wordCounter_V_flag_13_i_phi_fu_566_p22 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        wordCounter_V <= ap_phi_mux_wordCounter_V_new_13_i_phi_fu_604_p22;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_nbreadreq_fu_110_p3 == 1'd1) & (state == 3'd2))) begin
        if ((grp_fu_703_p2 == 1'd0)) begin
            ap_phi_mux_currWord_last_V_10_phi_fu_249_p4 = s_axis_mem_read_data_TDATA_int_regslice[128'd72];
        end else if ((grp_fu_703_p2 == 1'd1)) begin
            ap_phi_mux_currWord_last_V_10_phi_fu_249_p4 = 1'd1;
        end else begin
            ap_phi_mux_currWord_last_V_10_phi_fu_249_p4 = ap_phi_reg_pp0_iter0_currWord_last_V_10_reg_246;
        end
    end else begin
        ap_phi_mux_currWord_last_V_10_phi_fu_249_p4 = ap_phi_reg_pp0_iter0_currWord_last_V_10_reg_246;
    end
end

always @ (*) begin
    if ((state == 3'd1)) begin
        if ((grp_nbreadreq_fu_110_p3 == 1'd1)) begin
            ap_phi_mux_state_flag_10_i_phi_fu_352_p4 = ap_phi_mux_state_flag_9_i_phi_fu_323_p4;
        end else if ((grp_nbreadreq_fu_110_p3 == 1'd0)) begin
            ap_phi_mux_state_flag_10_i_phi_fu_352_p4 = 1'd0;
        end else begin
            ap_phi_mux_state_flag_10_i_phi_fu_352_p4 = ap_phi_reg_pp0_iter0_state_flag_10_i_reg_349;
        end
    end else begin
        ap_phi_mux_state_flag_10_i_phi_fu_352_p4 = ap_phi_reg_pp0_iter0_state_flag_10_i_reg_349;
    end
end

always @ (*) begin
    if ((state == 3'd2)) begin
        if ((grp_nbreadreq_fu_110_p3 == 1'd1)) begin
            ap_phi_mux_state_flag_13_i_phi_fu_280_p4 = ap_phi_mux_currWord_last_V_10_phi_fu_249_p4;
        end else if ((grp_nbreadreq_fu_110_p3 == 1'd0)) begin
            ap_phi_mux_state_flag_13_i_phi_fu_280_p4 = 1'd0;
        end else begin
            ap_phi_mux_state_flag_13_i_phi_fu_280_p4 = ap_phi_reg_pp0_iter0_state_flag_13_i_reg_277;
        end
    end else begin
        ap_phi_mux_state_flag_13_i_phi_fu_280_p4 = ap_phi_reg_pp0_iter0_state_flag_13_i_reg_277;
    end
end

always @ (*) begin
    if (((grp_nbreadreq_fu_110_p3 == 1'd1) & (state == 3'd3))) begin
        if ((grp_fu_703_p2 == 1'd0)) begin
            ap_phi_mux_state_flag_16_i_phi_fu_176_p4 = s_axis_mem_read_data_TDATA_int_regslice[128'd72];
        end else if ((grp_fu_703_p2 == 1'd1)) begin
            ap_phi_mux_state_flag_16_i_phi_fu_176_p4 = or_ln2258_fu_783_p2;
        end else begin
            ap_phi_mux_state_flag_16_i_phi_fu_176_p4 = ap_phi_reg_pp0_iter0_state_flag_16_i_reg_173;
        end
    end else begin
        ap_phi_mux_state_flag_16_i_phi_fu_176_p4 = ap_phi_reg_pp0_iter0_state_flag_16_i_reg_173;
    end
end

always @ (*) begin
    if ((state == 3'd3)) begin
        if ((grp_nbreadreq_fu_110_p3 == 1'd1)) begin
            ap_phi_mux_state_flag_17_i_phi_fu_205_p4 = ap_phi_mux_state_flag_16_i_phi_fu_176_p4;
        end else if ((grp_nbreadreq_fu_110_p3 == 1'd0)) begin
            ap_phi_mux_state_flag_17_i_phi_fu_205_p4 = 1'd0;
        end else begin
            ap_phi_mux_state_flag_17_i_phi_fu_205_p4 = ap_phi_reg_pp0_iter0_state_flag_17_i_reg_202;
        end
    end else begin
        ap_phi_mux_state_flag_17_i_phi_fu_205_p4 = ap_phi_reg_pp0_iter0_state_flag_17_i_reg_202;
    end
end

always @ (*) begin
    if (((grp_nbreadreq_fu_124_p3 == 1'd1) & (state == 3'd6))) begin
        if ((grp_fu_703_p2 == 1'd0)) begin
            ap_phi_mux_state_flag_20_i_phi_fu_468_p4 = s_axis_tx_data_TDATA_int_regslice[128'd72];
        end else if ((grp_fu_703_p2 == 1'd1)) begin
            ap_phi_mux_state_flag_20_i_phi_fu_468_p4 = or_ln2280_fu_910_p2;
        end else begin
            ap_phi_mux_state_flag_20_i_phi_fu_468_p4 = ap_phi_reg_pp0_iter0_state_flag_20_i_reg_465;
        end
    end else begin
        ap_phi_mux_state_flag_20_i_phi_fu_468_p4 = ap_phi_reg_pp0_iter0_state_flag_20_i_reg_465;
    end
end

always @ (*) begin
    if (((grp_nbreadreq_fu_124_p3 == 1'd1) & (state == 3'd6))) begin
        ap_phi_mux_state_flag_22_i_phi_fu_497_p22 = ap_phi_mux_state_flag_20_i_phi_fu_468_p4;
    end else if ((state == 3'd4)) begin
        ap_phi_mux_state_flag_22_i_phi_fu_497_p22 = ap_phi_mux_state_flag_4_i_phi_fu_424_p4;
    end else if ((state == 3'd1)) begin
        ap_phi_mux_state_flag_22_i_phi_fu_497_p22 = ap_phi_mux_state_flag_10_i_phi_fu_352_p4;
    end else if ((state == 3'd2)) begin
        ap_phi_mux_state_flag_22_i_phi_fu_497_p22 = ap_phi_mux_state_flag_13_i_phi_fu_280_p4;
    end else if ((state == 3'd3)) begin
        ap_phi_mux_state_flag_22_i_phi_fu_497_p22 = ap_phi_mux_state_flag_17_i_phi_fu_205_p4;
    end else if (((grp_nbreadreq_fu_124_p3 == 1'd1) & (state == 3'd5))) begin
        ap_phi_mux_state_flag_22_i_phi_fu_497_p22 = s_axis_tx_data_TDATA_int_regslice[128'd72];
    end else if ((((tmp_i_nbreadreq_fu_138_p3 == 1'd1) & (icmp_ln2134_fu_962_p2 == 1'd1) & (state == 3'd0)) | ((tmp_i_nbreadreq_fu_138_p3 == 1'd1) & (icmp_ln2134_fu_962_p2 == 1'd1) & (state == 3'd7)) | ((tmp_i_nbreadreq_fu_138_p3 == 1'd1) & (icmp_ln2134_fu_962_p2 == 1'd0) & (state == 3'd0)) | ((tmp_i_nbreadreq_fu_138_p3 == 1'd1) & (icmp_ln2134_fu_962_p2 == 1'd0) & (state == 3'd7)))) begin
        ap_phi_mux_state_flag_22_i_phi_fu_497_p22 = 1'd1;
    end else if ((((tmp_i_nbreadreq_fu_138_p3 == 1'd0) & (state == 3'd0)) | ((tmp_i_nbreadreq_fu_138_p3 == 1'd0) & (state == 3'd7)) | ((grp_nbreadreq_fu_124_p3 == 1'd0) & (state == 3'd6)) | ((grp_nbreadreq_fu_124_p3 == 1'd0) & (state == 3'd5)))) begin
        ap_phi_mux_state_flag_22_i_phi_fu_497_p22 = 1'd0;
    end else begin
        ap_phi_mux_state_flag_22_i_phi_fu_497_p22 = ap_phi_reg_pp0_iter0_state_flag_22_i_reg_494;
    end
end

always @ (*) begin
    if (((grp_nbreadreq_fu_124_p3 == 1'd1) & (state == 3'd4))) begin
        if ((grp_fu_703_p2 == 1'd0)) begin
            ap_phi_mux_state_flag_3_i_phi_fu_395_p4 = s_axis_tx_data_TDATA_int_regslice[128'd72];
        end else if ((grp_fu_703_p2 == 1'd1)) begin
            ap_phi_mux_state_flag_3_i_phi_fu_395_p4 = or_ln2173_fu_883_p2;
        end else begin
            ap_phi_mux_state_flag_3_i_phi_fu_395_p4 = ap_phi_reg_pp0_iter0_state_flag_3_i_reg_392;
        end
    end else begin
        ap_phi_mux_state_flag_3_i_phi_fu_395_p4 = ap_phi_reg_pp0_iter0_state_flag_3_i_reg_392;
    end
end

always @ (*) begin
    if ((state == 3'd4)) begin
        if ((grp_nbreadreq_fu_124_p3 == 1'd1)) begin
            ap_phi_mux_state_flag_4_i_phi_fu_424_p4 = ap_phi_mux_state_flag_3_i_phi_fu_395_p4;
        end else if ((grp_nbreadreq_fu_124_p3 == 1'd0)) begin
            ap_phi_mux_state_flag_4_i_phi_fu_424_p4 = 1'd0;
        end else begin
            ap_phi_mux_state_flag_4_i_phi_fu_424_p4 = ap_phi_reg_pp0_iter0_state_flag_4_i_reg_421;
        end
    end else begin
        ap_phi_mux_state_flag_4_i_phi_fu_424_p4 = ap_phi_reg_pp0_iter0_state_flag_4_i_reg_421;
    end
end

always @ (*) begin
    if (((grp_nbreadreq_fu_110_p3 == 1'd1) & (state == 3'd1))) begin
        if ((grp_fu_703_p2 == 1'd0)) begin
            ap_phi_mux_state_flag_9_i_phi_fu_323_p4 = s_axis_mem_read_data_TDATA_int_regslice[128'd72];
        end else if ((grp_fu_703_p2 == 1'd1)) begin
            ap_phi_mux_state_flag_9_i_phi_fu_323_p4 = or_ln2213_fu_831_p2;
        end else begin
            ap_phi_mux_state_flag_9_i_phi_fu_323_p4 = ap_phi_reg_pp0_iter0_state_flag_9_i_reg_320;
        end
    end else begin
        ap_phi_mux_state_flag_9_i_phi_fu_323_p4 = ap_phi_reg_pp0_iter0_state_flag_9_i_reg_320;
    end
end

always @ (*) begin
    if (((grp_nbreadreq_fu_110_p3 == 1'd1) & (state == 3'd1))) begin
        ap_phi_mux_state_new_10_i_phi_fu_363_p4 = select_ln2125_fu_838_p3;
    end else begin
        ap_phi_mux_state_new_10_i_phi_fu_363_p4 = ap_phi_reg_pp0_iter0_state_new_10_i_reg_360;
    end
end

always @ (*) begin
    if (((grp_nbreadreq_fu_110_p3 == 1'd1) & (state == 3'd2))) begin
        if ((grp_fu_703_p2 == 1'd0)) begin
            ap_phi_mux_state_new_12_i_phi_fu_259_p4 = 1'd0;
        end else if ((grp_fu_703_p2 == 1'd1)) begin
            ap_phi_mux_state_new_12_i_phi_fu_259_p4 = 1'd1;
        end else begin
            ap_phi_mux_state_new_12_i_phi_fu_259_p4 = ap_phi_reg_pp0_iter0_state_new_12_i_reg_256;
        end
    end else begin
        ap_phi_mux_state_new_12_i_phi_fu_259_p4 = ap_phi_reg_pp0_iter0_state_new_12_i_reg_256;
    end
end

always @ (*) begin
    if (((grp_nbreadreq_fu_110_p3 == 1'd1) & (state == 3'd2))) begin
        ap_phi_mux_state_new_13_i_phi_fu_291_p4 = select_ln2125_1_fu_801_p3;
    end else begin
        ap_phi_mux_state_new_13_i_phi_fu_291_p4 = ap_phi_reg_pp0_iter0_state_new_13_i_reg_288;
    end
end

always @ (*) begin
    if (((grp_nbreadreq_fu_110_p3 == 1'd1) & (state == 3'd3))) begin
        if ((grp_fu_703_p2 == 1'd0)) begin
            ap_phi_mux_state_new_16_i_phi_fu_185_p4 = 1'd0;
        end else if ((grp_fu_703_p2 == 1'd1)) begin
            ap_phi_mux_state_new_16_i_phi_fu_185_p4 = grp_fu_725_p2;
        end else begin
            ap_phi_mux_state_new_16_i_phi_fu_185_p4 = ap_phi_reg_pp0_iter0_state_new_16_i_reg_182;
        end
    end else begin
        ap_phi_mux_state_new_16_i_phi_fu_185_p4 = ap_phi_reg_pp0_iter0_state_new_16_i_reg_182;
    end
end

always @ (*) begin
    if (((grp_nbreadreq_fu_110_p3 == 1'd1) & (state == 3'd3))) begin
        ap_phi_mux_state_new_17_i_phi_fu_216_p4 = ap_phi_mux_state_new_16_i_phi_fu_185_p4;
    end else begin
        ap_phi_mux_state_new_17_i_phi_fu_216_p4 = ap_phi_reg_pp0_iter0_state_new_17_i_reg_213;
    end
end

always @ (*) begin
    if (((grp_nbreadreq_fu_124_p3 == 1'd1) & (state == 3'd6))) begin
        if ((grp_fu_703_p2 == 1'd0)) begin
            ap_phi_mux_state_new_20_i_phi_fu_477_p4 = 3'd0;
        end else if ((grp_fu_703_p2 == 1'd1)) begin
            ap_phi_mux_state_new_20_i_phi_fu_477_p4 = select_ln2280_fu_917_p3;
        end else begin
            ap_phi_mux_state_new_20_i_phi_fu_477_p4 = ap_phi_reg_pp0_iter0_state_new_20_i_reg_474;
        end
    end else begin
        ap_phi_mux_state_new_20_i_phi_fu_477_p4 = ap_phi_reg_pp0_iter0_state_new_20_i_reg_474;
    end
end

always @ (*) begin
    if (((grp_nbreadreq_fu_124_p3 == 1'd1) & (state == 3'd6))) begin
        ap_phi_mux_state_new_22_i_phi_fu_534_p22 = ap_phi_mux_state_new_20_i_phi_fu_477_p4;
    end else if ((state == 3'd4)) begin
        ap_phi_mux_state_new_22_i_phi_fu_534_p22 = sext_ln2180_fu_899_p1;
    end else if ((state == 3'd1)) begin
        ap_phi_mux_state_new_22_i_phi_fu_534_p22 = zext_ln2220_fu_847_p1;
    end else if ((state == 3'd2)) begin
        ap_phi_mux_state_new_22_i_phi_fu_534_p22 = zext_ln2243_fu_820_p1;
    end else if ((state == 3'd3)) begin
        ap_phi_mux_state_new_22_i_phi_fu_534_p22 = zext_ln2265_fu_790_p1;
    end else if ((((grp_nbreadreq_fu_124_p3 == 1'd1) & (state == 3'd5)) | ((grp_nbreadreq_fu_124_p3 == 1'd0) & (state == 3'd5)))) begin
        ap_phi_mux_state_new_22_i_phi_fu_534_p22 = 3'd0;
    end else if ((((tmp_i_nbreadreq_fu_138_p3 == 1'd1) & (icmp_ln2134_fu_962_p2 == 1'd1) & (state == 3'd0)) | ((tmp_i_nbreadreq_fu_138_p3 == 1'd1) & (icmp_ln2134_fu_962_p2 == 1'd1) & (state == 3'd7)))) begin
        ap_phi_mux_state_new_22_i_phi_fu_534_p22 = select_ln2144_fu_983_p3;
    end else if ((((tmp_i_nbreadreq_fu_138_p3 == 1'd1) & (icmp_ln2134_fu_962_p2 == 1'd0) & (state == 3'd0)) | ((tmp_i_nbreadreq_fu_138_p3 == 1'd1) & (icmp_ln2134_fu_962_p2 == 1'd0) & (state == 3'd7)))) begin
        ap_phi_mux_state_new_22_i_phi_fu_534_p22 = select_ln2147_fu_974_p3;
    end else begin
        ap_phi_mux_state_new_22_i_phi_fu_534_p22 = ap_phi_reg_pp0_iter0_state_new_22_i_reg_531;
    end
end

always @ (*) begin
    if (((grp_nbreadreq_fu_124_p3 == 1'd1) & (state == 3'd4))) begin
        if ((grp_fu_703_p2 == 1'd0)) begin
            ap_phi_mux_state_new_3_i_phi_fu_404_p4 = 2'd0;
        end else if ((grp_fu_703_p2 == 1'd1)) begin
            ap_phi_mux_state_new_3_i_phi_fu_404_p4 = select_ln2173_fu_890_p3;
        end else begin
            ap_phi_mux_state_new_3_i_phi_fu_404_p4 = ap_phi_reg_pp0_iter0_state_new_3_i_reg_401;
        end
    end else begin
        ap_phi_mux_state_new_3_i_phi_fu_404_p4 = ap_phi_reg_pp0_iter0_state_new_3_i_reg_401;
    end
end

always @ (*) begin
    if (((grp_nbreadreq_fu_124_p3 == 1'd1) & (state == 3'd4))) begin
        ap_phi_mux_state_new_4_i_phi_fu_435_p4 = ap_phi_mux_state_new_3_i_phi_fu_404_p4;
    end else begin
        ap_phi_mux_state_new_4_i_phi_fu_435_p4 = ap_phi_reg_pp0_iter0_state_new_4_i_reg_432;
    end
end

always @ (*) begin
    if (((grp_nbreadreq_fu_110_p3 == 1'd1) & (state == 3'd1))) begin
        if ((grp_fu_703_p2 == 1'd0)) begin
            ap_phi_mux_state_new_9_i_phi_fu_332_p4 = 1'd0;
        end else if ((grp_fu_703_p2 == 1'd1)) begin
            ap_phi_mux_state_new_9_i_phi_fu_332_p4 = grp_fu_732_p2;
        end else begin
            ap_phi_mux_state_new_9_i_phi_fu_332_p4 = ap_phi_reg_pp0_iter0_state_new_9_i_reg_329;
        end
    end else begin
        ap_phi_mux_state_new_9_i_phi_fu_332_p4 = ap_phi_reg_pp0_iter0_state_new_9_i_reg_329;
    end
end

always @ (*) begin
    if ((state == 3'd3)) begin
        if ((grp_nbreadreq_fu_110_p3 == 1'd1)) begin
            ap_phi_mux_wordCounter_V_flag_10_i_phi_fu_227_p4 = 1'd1;
        end else if ((grp_nbreadreq_fu_110_p3 == 1'd0)) begin
            ap_phi_mux_wordCounter_V_flag_10_i_phi_fu_227_p4 = 1'd0;
        end else begin
            ap_phi_mux_wordCounter_V_flag_10_i_phi_fu_227_p4 = ap_phi_reg_pp0_iter0_wordCounter_V_flag_10_i_reg_224;
        end
    end else begin
        ap_phi_mux_wordCounter_V_flag_10_i_phi_fu_227_p4 = ap_phi_reg_pp0_iter0_wordCounter_V_flag_10_i_reg_224;
    end
end

always @ (*) begin
    if ((state == 3'd4)) begin
        ap_phi_mux_wordCounter_V_flag_13_i_phi_fu_566_p22 = ap_phi_mux_wordCounter_V_flag_2_i_phi_fu_446_p4;
    end else if ((state == 3'd1)) begin
        ap_phi_mux_wordCounter_V_flag_13_i_phi_fu_566_p22 = ap_phi_mux_wordCounter_V_flag_6_i_phi_fu_373_p4;
    end else if ((state == 3'd2)) begin
        ap_phi_mux_wordCounter_V_flag_13_i_phi_fu_566_p22 = ap_phi_mux_wordCounter_V_flag_8_i_phi_fu_301_p4;
    end else if ((state == 3'd3)) begin
        ap_phi_mux_wordCounter_V_flag_13_i_phi_fu_566_p22 = ap_phi_mux_wordCounter_V_flag_10_i_phi_fu_227_p4;
    end else if ((((tmp_i_nbreadreq_fu_138_p3 == 1'd1) & (icmp_ln2134_fu_962_p2 == 1'd1) & (state == 3'd0)) | ((tmp_i_nbreadreq_fu_138_p3 == 1'd1) & (icmp_ln2134_fu_962_p2 == 1'd1) & (state == 3'd7)) | ((tmp_i_nbreadreq_fu_138_p3 == 1'd1) & (icmp_ln2134_fu_962_p2 == 1'd0) & (state == 3'd0)) | ((tmp_i_nbreadreq_fu_138_p3 == 1'd1) & (icmp_ln2134_fu_962_p2 == 1'd0) & (state == 3'd7)) | ((grp_nbreadreq_fu_124_p3 == 1'd1) & (state == 3'd6)) | ((grp_nbreadreq_fu_124_p3 == 1'd1) & (state == 3'd5)))) begin
        ap_phi_mux_wordCounter_V_flag_13_i_phi_fu_566_p22 = 1'd1;
    end else if ((((tmp_i_nbreadreq_fu_138_p3 == 1'd0) & (state == 3'd0)) | ((tmp_i_nbreadreq_fu_138_p3 == 1'd0) & (state == 3'd7)) | ((grp_nbreadreq_fu_124_p3 == 1'd0) & (state == 3'd6)) | ((grp_nbreadreq_fu_124_p3 == 1'd0) & (state == 3'd5)))) begin
        ap_phi_mux_wordCounter_V_flag_13_i_phi_fu_566_p22 = 1'd0;
    end else begin
        ap_phi_mux_wordCounter_V_flag_13_i_phi_fu_566_p22 = ap_phi_reg_pp0_iter0_wordCounter_V_flag_13_i_reg_563;
    end
end

always @ (*) begin
    if ((state == 3'd4)) begin
        if ((grp_nbreadreq_fu_124_p3 == 1'd1)) begin
            ap_phi_mux_wordCounter_V_flag_2_i_phi_fu_446_p4 = 1'd1;
        end else if ((grp_nbreadreq_fu_124_p3 == 1'd0)) begin
            ap_phi_mux_wordCounter_V_flag_2_i_phi_fu_446_p4 = 1'd0;
        end else begin
            ap_phi_mux_wordCounter_V_flag_2_i_phi_fu_446_p4 = ap_phi_reg_pp0_iter0_wordCounter_V_flag_2_i_reg_443;
        end
    end else begin
        ap_phi_mux_wordCounter_V_flag_2_i_phi_fu_446_p4 = ap_phi_reg_pp0_iter0_wordCounter_V_flag_2_i_reg_443;
    end
end

always @ (*) begin
    if ((state == 3'd1)) begin
        if ((grp_nbreadreq_fu_110_p3 == 1'd1)) begin
            ap_phi_mux_wordCounter_V_flag_6_i_phi_fu_373_p4 = 1'd1;
        end else if ((grp_nbreadreq_fu_110_p3 == 1'd0)) begin
            ap_phi_mux_wordCounter_V_flag_6_i_phi_fu_373_p4 = 1'd0;
        end else begin
            ap_phi_mux_wordCounter_V_flag_6_i_phi_fu_373_p4 = ap_phi_reg_pp0_iter0_wordCounter_V_flag_6_i_reg_370;
        end
    end else begin
        ap_phi_mux_wordCounter_V_flag_6_i_phi_fu_373_p4 = ap_phi_reg_pp0_iter0_wordCounter_V_flag_6_i_reg_370;
    end
end

always @ (*) begin
    if ((state == 3'd2)) begin
        if ((grp_nbreadreq_fu_110_p3 == 1'd1)) begin
            ap_phi_mux_wordCounter_V_flag_8_i_phi_fu_301_p4 = 1'd1;
        end else if ((grp_nbreadreq_fu_110_p3 == 1'd0)) begin
            ap_phi_mux_wordCounter_V_flag_8_i_phi_fu_301_p4 = 1'd0;
        end else begin
            ap_phi_mux_wordCounter_V_flag_8_i_phi_fu_301_p4 = ap_phi_reg_pp0_iter0_wordCounter_V_flag_8_i_reg_298;
        end
    end else begin
        ap_phi_mux_wordCounter_V_flag_8_i_phi_fu_301_p4 = ap_phi_reg_pp0_iter0_wordCounter_V_flag_8_i_reg_298;
    end
end

always @ (*) begin
    if (((grp_nbreadreq_fu_110_p3 == 1'd1) & (state == 3'd3))) begin
        ap_phi_mux_wordCounter_V_new_10_i_phi_fu_238_p4 = ap_phi_mux_wordCounter_V_new_9_i_phi_fu_195_p4;
    end else begin
        ap_phi_mux_wordCounter_V_new_10_i_phi_fu_238_p4 = ap_phi_reg_pp0_iter0_wordCounter_V_new_10_i_reg_235;
    end
end

always @ (*) begin
    if (((grp_nbreadreq_fu_124_p3 == 1'd1) & (state == 3'd6))) begin
        if ((grp_fu_703_p2 == 1'd0)) begin
            ap_phi_mux_wordCounter_V_new_11_i_phi_fu_487_p4 = grp_fu_693_p2;
        end else if ((grp_fu_703_p2 == 1'd1)) begin
            ap_phi_mux_wordCounter_V_new_11_i_phi_fu_487_p4 = 8'd0;
        end else begin
            ap_phi_mux_wordCounter_V_new_11_i_phi_fu_487_p4 = ap_phi_reg_pp0_iter0_wordCounter_V_new_11_i_reg_484;
        end
    end else begin
        ap_phi_mux_wordCounter_V_new_11_i_phi_fu_487_p4 = ap_phi_reg_pp0_iter0_wordCounter_V_new_11_i_reg_484;
    end
end

always @ (*) begin
    if (((grp_nbreadreq_fu_124_p3 == 1'd1) & (state == 3'd6))) begin
        ap_phi_mux_wordCounter_V_new_13_i_phi_fu_604_p22 = ap_phi_mux_wordCounter_V_new_11_i_phi_fu_487_p4;
    end else if ((state == 3'd4)) begin
        ap_phi_mux_wordCounter_V_new_13_i_phi_fu_604_p22 = ap_phi_mux_wordCounter_V_new_2_i_phi_fu_457_p4;
    end else if ((state == 3'd1)) begin
        ap_phi_mux_wordCounter_V_new_13_i_phi_fu_604_p22 = ap_phi_mux_wordCounter_V_new_6_i_phi_fu_384_p4;
    end else if ((state == 3'd2)) begin
        ap_phi_mux_wordCounter_V_new_13_i_phi_fu_604_p22 = ap_phi_mux_wordCounter_V_new_8_i_phi_fu_312_p4;
    end else if ((state == 3'd3)) begin
        ap_phi_mux_wordCounter_V_new_13_i_phi_fu_604_p22 = ap_phi_mux_wordCounter_V_new_10_i_phi_fu_238_p4;
    end else if (((grp_nbreadreq_fu_124_p3 == 1'd1) & (state == 3'd5))) begin
        ap_phi_mux_wordCounter_V_new_13_i_phi_fu_604_p22 = select_ln2190_fu_852_p3;
    end else if ((((tmp_i_nbreadreq_fu_138_p3 == 1'd1) & (icmp_ln2134_fu_962_p2 == 1'd1) & (state == 3'd0)) | ((tmp_i_nbreadreq_fu_138_p3 == 1'd1) & (icmp_ln2134_fu_962_p2 == 1'd1) & (state == 3'd7)) | ((tmp_i_nbreadreq_fu_138_p3 == 1'd1) & (icmp_ln2134_fu_962_p2 == 1'd0) & (state == 3'd0)) | ((tmp_i_nbreadreq_fu_138_p3 == 1'd1) & (icmp_ln2134_fu_962_p2 == 1'd0) & (state == 3'd7)) | ((tmp_i_nbreadreq_fu_138_p3 == 1'd0) & (state == 3'd0)) | ((tmp_i_nbreadreq_fu_138_p3 == 1'd0) & (state == 3'd7)))) begin
        ap_phi_mux_wordCounter_V_new_13_i_phi_fu_604_p22 = 8'd0;
    end else begin
        ap_phi_mux_wordCounter_V_new_13_i_phi_fu_604_p22 = ap_phi_reg_pp0_iter0_wordCounter_V_new_13_i_reg_601;
    end
end

always @ (*) begin
    if (((grp_nbreadreq_fu_124_p3 == 1'd1) & (state == 3'd4))) begin
        if ((grp_fu_703_p2 == 1'd0)) begin
            ap_phi_mux_wordCounter_V_new_1_i_phi_fu_414_p4 = grp_fu_693_p2;
        end else if ((grp_fu_703_p2 == 1'd1)) begin
            ap_phi_mux_wordCounter_V_new_1_i_phi_fu_414_p4 = 8'd0;
        end else begin
            ap_phi_mux_wordCounter_V_new_1_i_phi_fu_414_p4 = ap_phi_reg_pp0_iter0_wordCounter_V_new_1_i_reg_411;
        end
    end else begin
        ap_phi_mux_wordCounter_V_new_1_i_phi_fu_414_p4 = ap_phi_reg_pp0_iter0_wordCounter_V_new_1_i_reg_411;
    end
end

always @ (*) begin
    if (((grp_nbreadreq_fu_124_p3 == 1'd1) & (state == 3'd4))) begin
        ap_phi_mux_wordCounter_V_new_2_i_phi_fu_457_p4 = ap_phi_mux_wordCounter_V_new_1_i_phi_fu_414_p4;
    end else begin
        ap_phi_mux_wordCounter_V_new_2_i_phi_fu_457_p4 = ap_phi_reg_pp0_iter0_wordCounter_V_new_2_i_reg_454;
    end
end

always @ (*) begin
    if (((grp_nbreadreq_fu_110_p3 == 1'd1) & (state == 3'd1))) begin
        if ((grp_fu_703_p2 == 1'd0)) begin
            ap_phi_mux_wordCounter_V_new_5_i_phi_fu_342_p4 = grp_fu_693_p2;
        end else if ((grp_fu_703_p2 == 1'd1)) begin
            ap_phi_mux_wordCounter_V_new_5_i_phi_fu_342_p4 = 8'd0;
        end else begin
            ap_phi_mux_wordCounter_V_new_5_i_phi_fu_342_p4 = ap_phi_reg_pp0_iter0_wordCounter_V_new_5_i_reg_339;
        end
    end else begin
        ap_phi_mux_wordCounter_V_new_5_i_phi_fu_342_p4 = ap_phi_reg_pp0_iter0_wordCounter_V_new_5_i_reg_339;
    end
end

always @ (*) begin
    if (((grp_nbreadreq_fu_110_p3 == 1'd1) & (state == 3'd1))) begin
        ap_phi_mux_wordCounter_V_new_6_i_phi_fu_384_p4 = ap_phi_mux_wordCounter_V_new_5_i_phi_fu_342_p4;
    end else begin
        ap_phi_mux_wordCounter_V_new_6_i_phi_fu_384_p4 = ap_phi_reg_pp0_iter0_wordCounter_V_new_6_i_reg_381;
    end
end

always @ (*) begin
    if (((grp_nbreadreq_fu_110_p3 == 1'd1) & (state == 3'd2))) begin
        if ((grp_fu_703_p2 == 1'd0)) begin
            ap_phi_mux_wordCounter_V_new_7_i_phi_fu_270_p4 = grp_fu_693_p2;
        end else if ((grp_fu_703_p2 == 1'd1)) begin
            ap_phi_mux_wordCounter_V_new_7_i_phi_fu_270_p4 = 8'd0;
        end else begin
            ap_phi_mux_wordCounter_V_new_7_i_phi_fu_270_p4 = ap_phi_reg_pp0_iter0_wordCounter_V_new_7_i_reg_267;
        end
    end else begin
        ap_phi_mux_wordCounter_V_new_7_i_phi_fu_270_p4 = ap_phi_reg_pp0_iter0_wordCounter_V_new_7_i_reg_267;
    end
end

always @ (*) begin
    if (((grp_nbreadreq_fu_110_p3 == 1'd1) & (state == 3'd2))) begin
        ap_phi_mux_wordCounter_V_new_8_i_phi_fu_312_p4 = ap_phi_mux_wordCounter_V_new_7_i_phi_fu_270_p4;
    end else begin
        ap_phi_mux_wordCounter_V_new_8_i_phi_fu_312_p4 = ap_phi_reg_pp0_iter0_wordCounter_V_new_8_i_reg_309;
    end
end

always @ (*) begin
    if (((grp_nbreadreq_fu_110_p3 == 1'd1) & (state == 3'd3))) begin
        if ((grp_fu_703_p2 == 1'd0)) begin
            ap_phi_mux_wordCounter_V_new_9_i_phi_fu_195_p4 = grp_fu_693_p2;
        end else if ((grp_fu_703_p2 == 1'd1)) begin
            ap_phi_mux_wordCounter_V_new_9_i_phi_fu_195_p4 = 8'd0;
        end else begin
            ap_phi_mux_wordCounter_V_new_9_i_phi_fu_195_p4 = ap_phi_reg_pp0_iter0_wordCounter_V_new_9_i_reg_192;
        end
    end else begin
        ap_phi_mux_wordCounter_V_new_9_i_phi_fu_195_p4 = ap_phi_reg_pp0_iter0_wordCounter_V_new_9_i_reg_192;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_idle_pp0_0to0 == 1'b1) & (ap_start == 1'b0))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_predicate_op75_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_done_reg == 1'b0)) | ((ap_predicate_op53_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_done_reg == 1'b0)) | ((ap_predicate_op29_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_done_reg == 1'b0)))) begin
        s_axis_mem_read_data_TDATA_blk_n = s_axis_mem_read_data_TVALID_int_regslice;
    end else begin
        s_axis_mem_read_data_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_predicate_op75_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op53_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op29_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        s_axis_mem_read_data_TREADY_int_regslice = 1'b1;
    end else begin
        s_axis_mem_read_data_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_predicate_op131_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_done_reg == 1'b0)) | ((ap_predicate_op108_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_done_reg == 1'b0)) | ((ap_predicate_op98_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_done_reg == 1'b0)))) begin
        s_axis_tx_data_TDATA_blk_n = s_axis_tx_data_TVALID_int_regslice;
    end else begin
        s_axis_tx_data_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_predicate_op131_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op108_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op98_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        s_axis_tx_data_TREADY_int_regslice = 1'b1;
    end else begin
        s_axis_tx_data_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op150_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_done_reg == 1'b0))) begin
        tx_pkgInfoFifo_blk_n = tx_pkgInfoFifo_empty_n;
    end else begin
        tx_pkgInfoFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op150_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tx_pkgInfoFifo_read = 1'b1;
    end else begin
        tx_pkgInfoFifo_read = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op186_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op175_write_state2 == 1'b1)))) begin
        tx_rawPayFifo_blk_n = tx_rawPayFifo_full_n;
    end else begin
        tx_rawPayFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_561)) begin
        if ((ap_predicate_op186_write_state2 == 1'b1)) begin
            tx_rawPayFifo_din = tmp_4_fu_1037_p4;
        end else if ((ap_predicate_op175_write_state2 == 1'b1)) begin
            tx_rawPayFifo_din = tmp_8_fu_1004_p4;
        end else begin
            tx_rawPayFifo_din = 'bx;
        end
    end else begin
        tx_rawPayFifo_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op186_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op175_write_state2 == 1'b1)))) begin
        tx_rawPayFifo_write = 1'b1;
    end else begin
        tx_rawPayFifo_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op180_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op176_write_state2 == 1'b1)))) begin
        tx_rethMerge2rethShift_blk_n = tx_rethMerge2rethShift_full_n;
    end else begin
        tx_rethMerge2rethShift_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_561)) begin
        if ((ap_predicate_op180_write_state2 == 1'b1)) begin
            tx_rethMerge2rethShift_din = tmp_reg_1092;
        end else if ((ap_predicate_op176_write_state2 == 1'b1)) begin
            tx_rethMerge2rethShift_din = tmp_7_reg_1071;
        end else begin
            tx_rethMerge2rethShift_din = 'bx;
        end
    end else begin
        tx_rethMerge2rethShift_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op180_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op176_write_state2 == 1'b1)))) begin
        tx_rethMerge2rethShift_write = 1'b1;
    end else begin
        tx_rethMerge2rethShift_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op183_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op179_write_state2 == 1'b1)))) begin
        tx_split2aethShift_blk_n = tx_split2aethShift_full_n;
    end else begin
        tx_split2aethShift_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_561)) begin
        if ((ap_predicate_op183_write_state2 == 1'b1)) begin
            tx_split2aethShift_din = tmp_5_fu_1026_p4;
        end else if ((ap_predicate_op179_write_state2 == 1'b1)) begin
            tx_split2aethShift_din = tmp_6_fu_1015_p4;
        end else begin
            tx_split2aethShift_din = 'bx;
        end
    end else begin
        tx_split2aethShift_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op183_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op179_write_state2 == 1'b1)))) begin
        tx_split2aethShift_write = 1'b1;
    end else begin
        tx_split2aethShift_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((ap_predicate_op186_write_state2 == 1'b1) & (tx_rawPayFifo_full_n == 1'b0)) | ((ap_predicate_op183_write_state2 == 1'b1) & (tx_split2aethShift_full_n == 1'b0)) | ((ap_predicate_op180_write_state2 == 1'b1) & (tx_rethMerge2rethShift_full_n == 1'b0)) | ((ap_predicate_op179_write_state2 == 1'b1) & (tx_split2aethShift_full_n == 1'b0)) | ((ap_predicate_op176_write_state2 == 1'b1) & (tx_rethMerge2rethShift_full_n == 1'b0)) | ((ap_predicate_op175_write_state2 == 1'b1) & (tx_rawPayFifo_full_n == 1'b0)))) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op150_read_state1 == 1'b1) & (tx_pkgInfoFifo_empty_n == 1'b0)) | ((ap_predicate_op131_read_state1 == 1'b1) & (s_axis_tx_data_TVALID_int_regslice == 1'b0)) | ((s_axis_mem_read_data_TVALID_int_regslice == 1'b0) & (ap_predicate_op75_read_state1 == 1'b1)) | ((s_axis_mem_read_data_TVALID_int_regslice == 1'b0) & (ap_predicate_op53_read_state1 == 1'b1)) | ((s_axis_mem_read_data_TVALID_int_regslice == 1'b0) & (ap_predicate_op29_read_state1 == 1'b1)) | ((s_axis_tx_data_TVALID_int_regslice == 1'b0) & (ap_predicate_op108_read_state1 == 1'b1)) | ((s_axis_tx_data_TVALID_int_regslice == 1'b0) & (ap_predicate_op98_read_state1 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((ap_predicate_op186_write_state2 == 1'b1) & (tx_rawPayFifo_full_n == 1'b0)) | ((ap_predicate_op183_write_state2 == 1'b1) & (tx_split2aethShift_full_n == 1'b0)) | ((ap_predicate_op180_write_state2 == 1'b1) & (tx_rethMerge2rethShift_full_n == 1'b0)) | ((ap_predicate_op179_write_state2 == 1'b1) & (tx_split2aethShift_full_n == 1'b0)) | ((ap_predicate_op176_write_state2 == 1'b1) & (tx_rethMerge2rethShift_full_n == 1'b0)) | ((ap_predicate_op175_write_state2 == 1'b1) & (tx_rawPayFifo_full_n == 1'b0)))) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op150_read_state1 == 1'b1) & (tx_pkgInfoFifo_empty_n == 1'b0)) | ((ap_predicate_op131_read_state1 == 1'b1) & (s_axis_tx_data_TVALID_int_regslice == 1'b0)) | ((s_axis_mem_read_data_TVALID_int_regslice == 1'b0) & (ap_predicate_op75_read_state1 == 1'b1)) | ((s_axis_mem_read_data_TVALID_int_regslice == 1'b0) & (ap_predicate_op53_read_state1 == 1'b1)) | ((s_axis_mem_read_data_TVALID_int_regslice == 1'b0) & (ap_predicate_op29_read_state1 == 1'b1)) | ((s_axis_tx_data_TVALID_int_regslice == 1'b0) & (ap_predicate_op108_read_state1 == 1'b1)) | ((s_axis_tx_data_TVALID_int_regslice == 1'b0) & (ap_predicate_op98_read_state1 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((ap_predicate_op186_write_state2 == 1'b1) & (tx_rawPayFifo_full_n == 1'b0)) | ((ap_predicate_op183_write_state2 == 1'b1) & (tx_split2aethShift_full_n == 1'b0)) | ((ap_predicate_op180_write_state2 == 1'b1) & (tx_rethMerge2rethShift_full_n == 1'b0)) | ((ap_predicate_op179_write_state2 == 1'b1) & (tx_split2aethShift_full_n == 1'b0)) | ((ap_predicate_op176_write_state2 == 1'b1) & (tx_rethMerge2rethShift_full_n == 1'b0)) | ((ap_predicate_op175_write_state2 == 1'b1) & (tx_rawPayFifo_full_n == 1'b0)))) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op150_read_state1 == 1'b1) & (tx_pkgInfoFifo_empty_n == 1'b0)) | ((ap_predicate_op131_read_state1 == 1'b1) & (s_axis_tx_data_TVALID_int_regslice == 1'b0)) | ((s_axis_mem_read_data_TVALID_int_regslice == 1'b0) & (ap_predicate_op75_read_state1 == 1'b1)) | ((s_axis_mem_read_data_TVALID_int_regslice == 1'b0) & (ap_predicate_op53_read_state1 == 1'b1)) | ((s_axis_mem_read_data_TVALID_int_regslice == 1'b0) & (ap_predicate_op29_read_state1 == 1'b1)) | ((s_axis_tx_data_TVALID_int_regslice == 1'b0) & (ap_predicate_op108_read_state1 == 1'b1)) | ((s_axis_tx_data_TVALID_int_regslice == 1'b0) & (ap_predicate_op98_read_state1 == 1'b1)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((ap_predicate_op150_read_state1 == 1'b1) & (tx_pkgInfoFifo_empty_n == 1'b0)) | ((ap_predicate_op131_read_state1 == 1'b1) & (s_axis_tx_data_TVALID_int_regslice == 1'b0)) | ((s_axis_mem_read_data_TVALID_int_regslice == 1'b0) & (ap_predicate_op75_read_state1 == 1'b1)) | ((s_axis_mem_read_data_TVALID_int_regslice == 1'b0) & (ap_predicate_op53_read_state1 == 1'b1)) | ((s_axis_mem_read_data_TVALID_int_regslice == 1'b0) & (ap_predicate_op29_read_state1 == 1'b1)) | ((s_axis_tx_data_TVALID_int_regslice == 1'b0) & (ap_predicate_op108_read_state1 == 1'b1)) | ((s_axis_tx_data_TVALID_int_regslice == 1'b0) & (ap_predicate_op98_read_state1 == 1'b1)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (((ap_predicate_op186_write_state2 == 1'b1) & (tx_rawPayFifo_full_n == 1'b0)) | ((ap_predicate_op183_write_state2 == 1'b1) & (tx_split2aethShift_full_n == 1'b0)) | ((ap_predicate_op180_write_state2 == 1'b1) & (tx_rethMerge2rethShift_full_n == 1'b0)) | ((ap_predicate_op179_write_state2 == 1'b1) & (tx_split2aethShift_full_n == 1'b0)) | ((ap_predicate_op176_write_state2 == 1'b1) & (tx_rethMerge2rethShift_full_n == 1'b0)) | ((ap_predicate_op175_write_state2 == 1'b1) & (tx_rawPayFifo_full_n == 1'b0)));
end

always @ (*) begin
    ap_condition_321 = ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_358 = ((grp_nbreadreq_fu_110_p3 == 1'd1) & (grp_fu_703_p2 == 1'd1) & (state == 3'd3));
end

always @ (*) begin
    ap_condition_362 = ((grp_nbreadreq_fu_110_p3 == 1'd1) & (grp_fu_703_p2 == 1'd0) & (state == 3'd3));
end

always @ (*) begin
    ap_condition_406 = ((grp_nbreadreq_fu_110_p3 == 1'd1) & (grp_fu_703_p2 == 1'd1) & (state == 3'd1));
end

always @ (*) begin
    ap_condition_408 = ((grp_nbreadreq_fu_110_p3 == 1'd1) & (grp_fu_703_p2 == 1'd0) & (state == 3'd1));
end

always @ (*) begin
    ap_condition_429 = ((grp_nbreadreq_fu_124_p3 == 1'd1) & (grp_fu_703_p2 == 1'd1) & (state == 3'd4));
end

always @ (*) begin
    ap_condition_431 = ((grp_nbreadreq_fu_124_p3 == 1'd1) & (grp_fu_703_p2 == 1'd0) & (state == 3'd4));
end

always @ (*) begin
    ap_condition_453 = ((grp_nbreadreq_fu_124_p3 == 1'd1) & (grp_fu_703_p2 == 1'd1) & (state == 3'd6));
end

always @ (*) begin
    ap_condition_455 = ((grp_nbreadreq_fu_124_p3 == 1'd1) & (grp_fu_703_p2 == 1'd0) & (state == 3'd6));
end

always @ (*) begin
    ap_condition_561 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_currWord_last_V_10_reg_246 = 'bx;

assign ap_phi_reg_pp0_iter0_currWord_last_V_11_reg_638 = 'bx;

assign ap_phi_reg_pp0_iter0_currWord_last_V_7_reg_671 = 'bx;

assign ap_phi_reg_pp0_iter0_currWord_last_V_8_reg_660 = 'bx;

assign ap_phi_reg_pp0_iter0_currWord_last_V_9_reg_649 = 'bx;

assign ap_phi_reg_pp0_iter0_state_flag_10_i_reg_349 = 'bx;

assign ap_phi_reg_pp0_iter0_state_flag_13_i_reg_277 = 'bx;

assign ap_phi_reg_pp0_iter0_state_flag_16_i_reg_173 = 'bx;

assign ap_phi_reg_pp0_iter0_state_flag_17_i_reg_202 = 'bx;

assign ap_phi_reg_pp0_iter0_state_flag_20_i_reg_465 = 'bx;

assign ap_phi_reg_pp0_iter0_state_flag_22_i_reg_494 = 'bx;

assign ap_phi_reg_pp0_iter0_state_flag_3_i_reg_392 = 'bx;

assign ap_phi_reg_pp0_iter0_state_flag_4_i_reg_421 = 'bx;

assign ap_phi_reg_pp0_iter0_state_flag_9_i_reg_320 = 'bx;

assign ap_phi_reg_pp0_iter0_state_new_10_i_reg_360 = 'bx;

assign ap_phi_reg_pp0_iter0_state_new_12_i_reg_256 = 'bx;

assign ap_phi_reg_pp0_iter0_state_new_13_i_reg_288 = 'bx;

assign ap_phi_reg_pp0_iter0_state_new_16_i_reg_182 = 'bx;

assign ap_phi_reg_pp0_iter0_state_new_17_i_reg_213 = 'bx;

assign ap_phi_reg_pp0_iter0_state_new_20_i_reg_474 = 'bx;

assign ap_phi_reg_pp0_iter0_state_new_22_i_reg_531 = 'bx;

assign ap_phi_reg_pp0_iter0_state_new_3_i_reg_401 = 'bx;

assign ap_phi_reg_pp0_iter0_state_new_4_i_reg_432 = 'bx;

assign ap_phi_reg_pp0_iter0_state_new_9_i_reg_329 = 'bx;

assign ap_phi_reg_pp0_iter0_wordCounter_V_flag_10_i_reg_224 = 'bx;

assign ap_phi_reg_pp0_iter0_wordCounter_V_flag_13_i_reg_563 = 'bx;

assign ap_phi_reg_pp0_iter0_wordCounter_V_flag_2_i_reg_443 = 'bx;

assign ap_phi_reg_pp0_iter0_wordCounter_V_flag_6_i_reg_370 = 'bx;

assign ap_phi_reg_pp0_iter0_wordCounter_V_flag_8_i_reg_298 = 'bx;

assign ap_phi_reg_pp0_iter0_wordCounter_V_new_10_i_reg_235 = 'bx;

assign ap_phi_reg_pp0_iter0_wordCounter_V_new_11_i_reg_484 = 'bx;

assign ap_phi_reg_pp0_iter0_wordCounter_V_new_13_i_reg_601 = 'bx;

assign ap_phi_reg_pp0_iter0_wordCounter_V_new_1_i_reg_411 = 'bx;

assign ap_phi_reg_pp0_iter0_wordCounter_V_new_2_i_reg_454 = 'bx;

assign ap_phi_reg_pp0_iter0_wordCounter_V_new_5_i_reg_339 = 'bx;

assign ap_phi_reg_pp0_iter0_wordCounter_V_new_6_i_reg_381 = 'bx;

assign ap_phi_reg_pp0_iter0_wordCounter_V_new_7_i_reg_267 = 'bx;

assign ap_phi_reg_pp0_iter0_wordCounter_V_new_8_i_reg_309 = 'bx;

assign ap_phi_reg_pp0_iter0_wordCounter_V_new_9_i_reg_192 = 'bx;

always @ (*) begin
    ap_predicate_op108_read_state1 = ((grp_nbreadreq_fu_124_p3 == 1'd1) & (state == 3'd4));
end

always @ (*) begin
    ap_predicate_op131_read_state1 = ((grp_nbreadreq_fu_124_p3 == 1'd1) & (state == 3'd6));
end

always @ (*) begin
    ap_predicate_op150_read_state1 = (((tmp_i_nbreadreq_fu_138_p3 == 1'd1) & (state == 3'd0)) | ((tmp_i_nbreadreq_fu_138_p3 == 1'd1) & (state == 3'd7)));
end

always @ (*) begin
    ap_predicate_op175_write_state2 = ((tmp_i_143_reg_1052 == 1'd1) & (state_load_reg_1048 == 3'd3));
end

always @ (*) begin
    ap_predicate_op176_write_state2 = ((tmp_9_i_reg_1064 == 1'd1) & (state_load_reg_1048 == 3'd2));
end

always @ (*) begin
    ap_predicate_op179_write_state2 = ((tmp_8_i_reg_1076 == 1'd1) & (state_load_reg_1048 == 3'd1));
end

always @ (*) begin
    ap_predicate_op180_write_state2 = ((tmp_7_i_reg_1088 == 1'd1) & (state_load_reg_1048 == 3'd5));
end

always @ (*) begin
    ap_predicate_op183_write_state2 = ((tmp_6_i_reg_1097 == 1'd1) & (state_load_reg_1048 == 3'd4));
end

always @ (*) begin
    ap_predicate_op186_write_state2 = ((tmp_1_i_reg_1109 == 1'd1) & (state_load_reg_1048 == 3'd6));
end

always @ (*) begin
    ap_predicate_op29_read_state1 = ((grp_nbreadreq_fu_110_p3 == 1'd1) & (state == 3'd3));
end

always @ (*) begin
    ap_predicate_op53_read_state1 = ((grp_nbreadreq_fu_110_p3 == 1'd1) & (state == 3'd2));
end

always @ (*) begin
    ap_predicate_op75_read_state1 = ((grp_nbreadreq_fu_110_p3 == 1'd1) & (state == 3'd1));
end

always @ (*) begin
    ap_predicate_op98_read_state1 = ((grp_nbreadreq_fu_124_p3 == 1'd1) & (state == 3'd5));
end

assign currWord_last_V_3_fu_861_p2 = (grp_fu_739_p3 | grp_fu_703_p2);

assign grp_fu_682_p3 = s_axis_mem_read_data_TDATA_int_regslice[128'd72];

assign grp_fu_693_p2 = (wordCounter_V + 8'd1);

assign grp_fu_703_p2 = ((grp_fu_693_p2 == 8'd176) ? 1'b1 : 1'b0);

assign grp_fu_709_p2 = ($signed(info_words_V) + $signed(29'd536870736));

assign grp_fu_714_p2 = ((info_type == 32'd0) ? 1'b1 : 1'b0);

assign grp_fu_719_p2 = ((grp_fu_709_p2 < 29'd177) ? 1'b1 : 1'b0);

assign grp_fu_725_p2 = (grp_fu_719_p2 & grp_fu_714_p2);

assign grp_fu_732_p2 = ((grp_fu_709_p2 > 29'd176) ? 1'b1 : 1'b0);

assign grp_fu_739_p3 = s_axis_tx_data_TDATA_int_regslice[128'd72];

assign grp_nbreadreq_fu_110_p3 = s_axis_mem_read_data_TVALID_int_regslice;

assign grp_nbreadreq_fu_124_p3 = s_axis_tx_data_TVALID_int_regslice;

assign icmp_ln2134_fu_962_p2 = ((tmp_2_i_fu_936_p4 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln2136_fu_968_p2 = ((trunc_ln2132_fu_926_p1 == 32'd0) ? 1'b1 : 1'b0);

assign or_ln2173_fu_883_p2 = (grp_fu_739_p3 | grp_fu_732_p2);

assign or_ln2213_fu_831_p2 = (grp_fu_732_p2 | grp_fu_682_p3);

assign or_ln2258_fu_783_p2 = (grp_fu_725_p2 | grp_fu_682_p3);

assign or_ln2280_fu_910_p2 = (grp_fu_739_p3 | grp_fu_725_p2);

assign s_axis_mem_read_data_TREADY = regslice_both_s_axis_mem_read_data_U_ack_in;

assign s_axis_tx_data_TREADY = regslice_both_s_axis_tx_data_U_ack_in;

assign select_ln2125_1_fu_801_p3 = ((ap_phi_mux_state_new_12_i_phi_fu_259_p4[0:0] == 1'b1) ? 2'd3 : 2'd0);

assign select_ln2125_fu_838_p3 = ((ap_phi_mux_state_new_9_i_phi_fu_332_p4[0:0] == 1'b1) ? 2'd3 : 2'd0);

assign select_ln2144_fu_983_p3 = ((icmp_ln2136_fu_968_p2[0:0] == 1'b1) ? 3'd1 : 3'd2);

assign select_ln2147_fu_974_p3 = ((icmp_ln2136_fu_968_p2[0:0] == 1'b1) ? 3'd4 : 3'd5);

assign select_ln2173_fu_890_p3 = ((grp_fu_732_p2[0:0] == 1'b1) ? 2'd2 : 2'd0);

assign select_ln2190_fu_852_p3 = ((grp_fu_703_p2[0:0] == 1'b1) ? 8'd0 : grp_fu_693_p2);

assign select_ln2280_fu_917_p3 = ((grp_fu_725_p2[0:0] == 1'b1) ? 3'd4 : 3'd0);

assign sext_ln2180_fu_899_p1 = $signed(ap_phi_mux_state_new_4_i_phi_fu_435_p4);

assign tmp_2_i_fu_936_p4 = {{tx_pkgInfoFifo_dout[63:32]}};

assign tmp_4_fu_1037_p4 = {reg_754[128 - 1:73], |(ap_phi_reg_pp0_iter1_currWord_last_V_7_reg_671), reg_754[71:0]};

assign tmp_5_fu_1026_p4 = {reg_754[128 - 1:73], |(ap_phi_reg_pp0_iter1_currWord_last_V_8_reg_660), reg_754[71:0]};

assign tmp_6_fu_1015_p4 = {reg_750[128 - 1:73], |(ap_phi_reg_pp0_iter1_currWord_last_V_9_reg_649), reg_750[71:0]};

assign tmp_7_fu_810_p4 = {s_axis_mem_read_data_TDATA_int_regslice[128 - 1:73], |(ap_phi_mux_currWord_last_V_10_phi_fu_249_p4), s_axis_mem_read_data_TDATA_int_regslice[71:0]};

assign tmp_8_fu_1004_p4 = {reg_750[128 - 1:73], |(ap_phi_reg_pp0_iter1_currWord_last_V_11_reg_638), reg_750[71:0]};

assign tmp_fu_867_p4 = {s_axis_tx_data_TDATA_int_regslice[128 - 1:73], |(currWord_last_V_3_fu_861_p2), s_axis_tx_data_TDATA_int_regslice[71:0]};

assign tmp_i_nbreadreq_fu_138_p3 = tx_pkgInfoFifo_empty_n;

assign trunc_ln2132_fu_926_p1 = tx_pkgInfoFifo_dout[31:0];

assign zext_ln2220_fu_847_p1 = ap_phi_mux_state_new_10_i_phi_fu_363_p4;

assign zext_ln2243_fu_820_p1 = ap_phi_mux_state_new_13_i_phi_fu_291_p4;

assign zext_ln2265_fu_790_p1 = ap_phi_mux_state_new_17_i_phi_fu_216_p4;

endmodule //rocev2_top_tx_pkg_arbiter_64_s
