<device_list>
     <device name="1VG50" series="Virgo" family="Gemini" package="TBD" pin_count="TBD" speedgrade="-1" core_voltage="0.8V">
        <resource type="io" num="260"/>
        <resource type="lut" num="25600"/>
        <resource type="ff" num="51200"/>
        <resource type="bram" num="56"/>
        <resource type="dsp" num="56"/>
        <internal type="tag_version" name="v1.6.91"/>
        <internal type="vpr_arch" file="gemini_compact_82x68/gemini_vpr.xml"/>
        <internal type="device_size" name="castor62x44_heterogeneous"/>
        <internal type="lut_size" num="6"/>
        <internal type="channel_width" num="160"/>
        <internal type="openfpga_arch" file="gemini_compact_82x68/gemini_openfpga.xml"/>
        <internal type="bitstream_settings" file="gemini_compact_82x68/bitstream_setting.xml"/>
        <internal type="sim_settings" file="gemini_compact_82x68/fixed_sim_openfpga.xml"/>
        <internal type="repack_settings" file="gemini_compact_82x68/fpga_repack_constraints.xml"/>
        <internal type="fabric_key" file="gemini_compact_82x68/fabric_key.xml"/>
        <internal type="pinmap_xml" file=""/>
        <internal type="pcf_xml" file="gemini_compact_82x68/pin_constraints.xml"/>
        <internal type="pinmap_csv" file="gemini_compact_82x68/Gemini_Pin_Table.csv"/>
        <internal type="pb_pin_fixup" name=""/>
        <internal type="plugin_lib" name="synth-rs"/>
        <internal type="plugin_func" name="synth_rs"/>
        <internal type="technology" name="genesis3"/>
        <internal type="synth_type" name="RS"/>
        <internal type="synth_opts" name=""/>
        <internal type="bitstream_enabled" num="false"/>
        <internal type="pin_constraint_enabled" num="false"/>
        <internal type="vpr_opts" name="--allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra"/>
     </device>
     <device name="1GE75" series="Gemini" family="Gemini" package="F784" pin_count="784" speedgrade="-1" core_voltage="0.8V">
        <resource type="io" num="400"/>
        <resource type="lut" num="34848"/>
        <resource type="ff" num="69696"/>
        <resource type="bram" num="154"/>
        <resource type="dsp" num="154"/>
        <internal type="tag_version" name="v1.6.91"/>
        <internal type="vpr_arch" file="gemini_compact_82x68/gemini_vpr.xml"/>
        <internal type="device_size" name="castor82x68_heterogeneous"/>
        <internal type="lut_size" num="6"/>
        <internal type="channel_width" num="160"/>
        <internal type="openfpga_arch" file="gemini_compact_82x68/gemini_openfpga.xml"/>
        <internal type="bitstream_settings" file="gemini_compact_82x68/bitstream_setting.xml"/>
        <internal type="sim_settings" file="gemini_compact_82x68/fixed_sim_openfpga.xml"/>
        <internal type="repack_settings" file="gemini_compact_82x68/fpga_repack_constraints.xml"/>
        <internal type="fabric_key" file="gemini_compact_82x68/fabric_key.xml"/>
        <internal type="pinmap_xml" file=""/>
        <internal type="pcf_xml" file="gemini_compact_82x68/pin_constraints.xml"/>
        <internal type="pinmap_csv" file="gemini_compact_82x68/Gemini_Pin_Table.csv"/>
        <internal type="pb_pin_fixup" name=""/>
        <internal type="plugin_lib" name="synth-rs"/>
        <internal type="plugin_func" name="synth_rs"/>
        <internal type="technology" name="genesis3"/>
        <internal type="synth_type" name="RS"/>
        <internal type="synth_opts" name=""/>
        <internal type="bitstream_enabled" num="false"/>
        <internal type="pin_constraint_enabled" num="false"/>
        <internal type="vpr_opts" name="--allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra"/>
     </device>
</device_list>
 
