// Seed: 2882034278
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_4 = id_2;
  wire id_5;
  wire id_6;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_7;
  wire id_8 = 1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  input wire id_23;
  output wire id_22;
  output wire id_21;
  inout wire id_20;
  inout wire id_19;
  inout wire id_18;
  input wire id_17;
  input wire id_16;
  input wire id_15;
  input wire id_14;
  input wire id_13;
  input wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  id_24(
      .id_0(id_23),
      .id_1(),
      .id_2(1),
      .id_3(id_2 - 1 - 1),
      .id_4(1'b0),
      .id_5(id_7),
      .id_6(1'b0),
      .id_7(1),
      .id_8(id_1),
      .id_9(id_8),
      .id_10(1),
      .id_11({1{id_16}}),
      .id_12(1),
      .id_13(id_15)
  );
  wire id_25;
  nor primCall (
      id_1,
      id_10,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_2,
      id_20,
      id_23,
      id_24,
      id_25,
      id_4,
      id_5,
      id_6,
      id_9
  );
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
