<div id="pf57" class="pf w0 h0" data-page-no="57"><div class="pc pc57 w0 h0"><img class="bi xf yd1e w2 hb5" alt="" src="bg57.png"/><div class="t m0 xf h8 y105 ff3 fs4 fc0 sc0 ls0 ws0">5.7.<span class="_ _1f"> </span>CONTROL-FLO<span class="_ _27"></span>W<span class="_ _2"> </span>INSTRUCTIONS</div><div class="t m0 xf h8 y57 ff3 fs4 fc0 sc0 ls0 ws0">where<span class="_ _6"> </span><span class="ff5">rd<span class="_ _6"> </span></span>indicates<span class="_ _6"> </span>the<span class="_ _6"> </span>target<span class="_ _6"> </span>register<span class="_ _6"> </span>and<span class="_ _6"> </span><span class="ff5">imm<span class="_ _6"> </span></span>the<span class="_ _6"> </span>immediate<span class="_ _2"> </span>v<span class="_ _27"></span>alue<span class="_ _6"> </span>to<span class="_ _6"> </span>b<span class="_ _5"></span>e<span class="_ _6"> </span>loaded<span class="_ _6"> </span>into the<span class="_ _6"> </span>target<span class="_ _6"> </span>register.</div><div class="t m0 xc h8 y86 ff3 fs4 fc0 sc0 ls0 ws0">The<span class="_ _3"> </span><span class="ff7">load<span class="_ _7"> </span>address<span class="_ _7"> </span>instruction<span class="_ _3"> </span></span>(<span class="ff5">la</span>)<span class="_ _b"> </span>is<span class="_ _b"> </span>a<span class="_ _3"> </span>pseudo-instruction<span class="_ _b"> </span>that<span class="_ _3"> </span>loads<span class="_ _b"> </span>a<span class="_ _b"> </span>32-bit<span class="_ _3"> </span>address,<span class="_ _b"> </span>indicated</div><div class="t m0 xf h8 y87 ff3 fs4 fc0 sc0 ls0 ws0">b<span class="_ _1"></span>y<span class="_ _2"> </span>a<span class="_ _2"> </span>lab<span class="_ _5"></span>el,<span class="_ _6"> </span>into<span class="_ _6"> </span>a<span class="_ _2"> </span>register.<span class="_ _7"> </span>The<span class="_ _2"> </span>assembly<span class="_ _6"> </span>syntax<span class="_ _6"> </span>for<span class="_ _2"> </span>this<span class="_ _2"> </span>instruction<span class="_ _2"> </span>is</div><div class="t m0 xf h9 ybd ff5 fs4 fc0 sc0 ls0 ws0">la<span class="_ _18"> </span>rd,<span class="_ _4"> </span>symbol</div><div class="t m0 xf h8 ybe ff3 fs4 fc0 sc0 ls0 ws0">where<span class="_ _2"> </span><span class="ff5">rd<span class="_ _2"> </span></span>indicates<span class="_ _6"> </span>the<span class="_ _2"> </span>target<span class="_ _2"> </span>register<span class="_ _2"> </span>and<span class="_ _2"> </span><span class="ff5">symbol<span class="_ _2"> </span></span>the<span class="_ _2"> </span>name<span class="_ _2"> </span>of<span class="_ _2"> </span>the<span class="_ _2"> </span>lab<span class="_ _5"></span>el.</div><div class="t m0 xc h8 ybf ff3 fs4 fc0 sc0 ls0 ws0">The<span class="_ _2"> </span><span class="ff7">load<span class="_ _b"> </span>global<span class="_ _34"> </span>instructions<span class="_ _2"> </span></span>are<span class="_ _3"> </span>a<span class="_ _3"> </span>set<span class="_ _2"> </span>of<span class="_ _3"> </span>pseudo-instructions<span class="_ _2"> </span>to<span class="_ _3"> </span>facilitate<span class="_ _2"> </span>the<span class="_ _3"> </span>load<span class="_ _3"> </span>of<span class="_ _2"> </span>v<span class="_ _27"></span>alues<span class="_ _3"> </span>from</div><div class="t m0 xf h8 yc0 ff3 fs4 fc0 sc0 ls0 ws0">memory<span class="_ _2"> </span>p<span class="_ _5"></span>ositions<span class="_ _6"> </span>that<span class="_ _2"> </span>are<span class="_ _2"> </span>identiﬁed<span class="_ _6"> </span>by<span class="_ _6"> </span>lab<span class="_ _5"></span>els.<span class="_ _7"> </span>The<span class="_ _2"> </span>assembly<span class="_ _6"> </span>syntax<span class="_ _6"> </span>for<span class="_ _2"> </span>these<span class="_ _2"> </span>instructions<span class="_ _2"> </span>is</div><div class="t m0 xf h9 y226 ff5 fs4 fc0 sc0 ls0 ws0">l{w|h|hu|b|bu}<span class="_ _18"> </span>rd,<span class="_ _4"> </span>symbol</div><div class="t m0 xf h8 yd1f ff3 fs4 fc0 sc0 ls0 ws0">where<span class="_ _2"> </span><span class="ff5">rd<span class="_ _2"> </span></span>indicates<span class="_ _6"> </span>the<span class="_ _2"> </span>target<span class="_ _2"> </span>register<span class="_ _2"> </span>and<span class="_ _2"> </span><span class="ff5">symbol<span class="_ _2"> </span></span>the<span class="_ _2"> </span>name<span class="_ _2"> </span>of<span class="_ _2"> </span>the<span class="_ _2"> </span>lab<span class="_ _5"></span>el.<span class="_ _7"> </span>As<span class="_ _2"> </span>an<span class="_ _2"> </span>example,<span class="_ _2"> </span>instruction</div><div class="t m0 xf h9 y9f4 ff5 fs4 fc0 sc0 ls0 ws0">lh<span class="_ _18"> </span>a0,<span class="_ _4"> </span>var_x</div><div class="t m0 xf h8 y20 ff3 fs4 fc0 sc0 ls0 ws0">loads<span class="_ _34"> </span>a<span class="_ _7"> </span><span class="ff5">halfword<span class="_ _7"> </span></span>datatype<span class="_ _7"> </span>v<span class="_ _27"></span>alue<span class="_ _7"> </span>from<span class="_ _34"> </span>the<span class="_ _7"> </span>memory<span class="_ _7"> </span>p<span class="_ _5"></span>ositions<span class="_ _7"> </span>starting<span class="_ _7"> </span>at<span class="_ _7"> </span>the<span class="_ _34"> </span>address<span class="_ _7"> </span>asso<span class="_ _5"></span>ciated<span class="_ _7"> </span>with</div><div class="t m0 xf h8 y21 ff3 fs4 fc0 sc0 ls0 ws0">lab<span class="_ _5"></span>el<span class="_ _2"> </span>“<span class="ff5">var<span class="_ _3"> </span>x</span>”.<span class="_ _7"> </span>The<span class="_ _2"> </span>loaded<span class="_ _2"> </span>v<span class="_ _27"></span>alue<span class="_ _2"> </span>is<span class="_ _2"> </span>stored<span class="_ _2"> </span>into<span class="_ _6"> </span>register<span class="_ _2"> </span><span class="ff5">a0</span>.<span class="_ _7"> </span>Since<span class="_ _2"> </span>a<span class="_ _3"> </span>label<span class="_ _2"> </span>re<span class="_ _5"></span>presen<span class="_ _27"></span>ts<span class="_ _2"> </span>a<span class="_ _2"> </span>32-bit<span class="_ _2"> </span>address<span class="_ _3"> </span>and</div><div class="t m0 xf h8 y22 ff3 fs4 fc0 sc0 ls0 ws0">ma<span class="_ _1"></span>y not<span class="_ _6"> </span>b<span class="_ _5"></span>e<span class="_ _6"> </span>enco<span class="_ _5"></span>ded as<span class="_ _6"> </span>an<span class="_ _6"> </span>immediate v<span class="_ _27"></span>alue<span class="_ _6"> </span>on<span class="_ _6"> </span>a load<span class="_ _6"> </span>instruction</div><div class="t m0 x5d h12 yd20 ffc fs7 fc0 sc0 ls0 ws0">10</div><div class="t m0 x58 h8 y22 ff3 fs4 fc0 sc0 ls0 ws0">,<span class="_ _38"> </span>the<span class="_ _6"> </span>assembler may generate multiple</div><div class="t m0 xf h8 y23 ff3 fs4 fc0 sc0 ls0 ws0">R<span class="_ _12"></span>V32I<span class="_ _6"> </span>machine instructions<span class="_ _6"> </span>to<span class="_ _6"> </span>p<span class="_ _5"></span>erform<span class="_ _6"> </span>the<span class="_ _2"> </span>load<span class="_ _6"> </span>op<span class="_ _5"></span>eration.<span class="_ _34"> </span>In<span class="_ _6"> </span>this<span class="_ _2"> </span>case,<span class="_ _6"> </span>it<span class="_ _6"> </span>ﬁrst<span class="_ _6"> </span>generates<span class="_ _6"> </span>instructions<span class="_ _6"> </span>to</div><div class="t m0 xf h8 y24 ff3 fs4 fc0 sc0 ls0 ws0">load<span class="_ _2"> </span>the<span class="_ _3"> </span>address<span class="_ _2"> </span>of<span class="_ _3"> </span>the<span class="_ _2"> </span>lab<span class="_ _5"></span>el<span class="_ _2"> </span>into<span class="_ _2"> </span><span class="ff5">rd</span></div><div class="t m0 x148 h12 yd21 ffc fs7 fc0 sc0 ls0 ws0">11</div><div class="t m0 xb0 h8 y24 ff3 fs4 fc0 sc0 ls0 ws0">.<span class="_ _24"> </span>Then,<span class="_ _3"> </span>it<span class="_ _2"> </span>generates<span class="_ _3"> </span>a<span class="_ _2"> </span>machine<span class="_ _2"> </span>load<span class="_ _2"> </span>instruction<span class="_ _3"> </span>to<span class="_ _2"> </span>load<span class="_ _3"> </span>the<span class="_ _2"> </span>v<span class="_ _27"></span>alue</div><div class="t m0 xf h8 y25 ff3 fs4 fc0 sc0 ls0 ws0">from<span class="_ _2"> </span>memory<span class="_ _2"> </span>in<span class="_ _1"></span>to<span class="_ _2"> </span><span class="ff5">rd</span>.</div><div class="t m0 xc h8 y26 ff3 fs4 fc0 sc0 ls0 ws0">The<span class="_ _6"> </span><span class="ff7">store<span class="_ _b"> </span>global<span class="_ _3"> </span>instructions<span class="_ _2"> </span></span>are<span class="_ _2"> </span>a<span class="_ _2"> </span>set<span class="_ _6"> </span>of<span class="_ _2"> </span>pseudo-instructions<span class="_ _2"> </span>to<span class="_ _2"> </span>facilitate<span class="_ _6"> </span>the<span class="_ _2"> </span>store<span class="_ _2"> </span>of<span class="_ _2"> </span>v<span class="_ _27"></span>alues<span class="_ _6"> </span>into</div><div class="t m0 xf h8 y27 ff3 fs4 fc0 sc0 ls0 ws0">memory<span class="_ _2"> </span>p<span class="_ _5"></span>ositions<span class="_ _6"> </span>that<span class="_ _2"> </span>are<span class="_ _2"> </span>identiﬁed<span class="_ _6"> </span>by<span class="_ _6"> </span>lab<span class="_ _5"></span>els.<span class="_ _7"> </span>The<span class="_ _2"> </span>assembly<span class="_ _6"> </span>syntax<span class="_ _6"> </span>for<span class="_ _2"> </span>these<span class="_ _2"> </span>instructions<span class="_ _2"> </span>is</div><div class="t m0 xf h9 ya5 ff5 fs4 fc0 sc0 ls0 ws0">s{w|h|b}<span class="_ _18"> </span>rs,<span class="_ _4"> </span>symbol,<span class="_ _4"> </span>rt</div><div class="t m0 xf h8 yd22 ff3 fs4 fc0 sc0 ls0 ws0">where<span class="_ _24"> </span><span class="ff5">rs<span class="_ _18"> </span></span>indicates<span class="_ _18"> </span>the<span class="_ _24"> </span>source<span class="_ _18"> </span>register,<span class="_ _4"> </span><span class="ff5">symbol<span class="_ _18"> </span></span>indicates<span class="_ _24"> </span>the<span class="_ _18"> </span>name<span class="_ _18"> </span>of<span class="_ _24"> </span>the<span class="_ _18"> </span>lab<span class="_ _5"></span>el,<span class="_ _4"> </span>and<span class="_ _18"> </span><span class="ff5">rt<span class="_ _24"> </span></span>indicates<span class="_ _18"> </span>a</div><div class="t m0 xf h8 ya7 ff3 fs4 fc0 sc0 ls0 ws0">temp<span class="_ _5"></span>orary<span class="_ _6"> </span>register<span class="_ _2"> </span>to<span class="_ _2"> </span>supp<span class="_ _5"></span>ort<span class="_ _2"> </span>the<span class="_ _2"> </span>computation<span class="_ _2"> </span>of<span class="_ _2"> </span>the<span class="_ _2"> </span>address.<span class="_ _7"> </span>As<span class="_ _2"> </span>an<span class="_ _2"> </span>example,<span class="_ _2"> </span>instruction</div><div class="t m0 xf h9 y2d ff5 fs4 fc0 sc0 ls0 ws0">sw<span class="_ _18"> </span>a0,<span class="_ _4"> </span>var_x,<span class="_ _4"> </span>a5</div><div class="t m0 xf h8 yc7 ff3 fs4 fc0 sc0 ls0 ws0">stores<span class="_ _6"> </span>the<span class="_ _6"> </span><span class="ff5">word<span class="_ _6"> </span></span>v<span class="_ _27"></span>alue<span class="_ _6"> </span>from<span class="_ _6"> </span>register<span class="_ _6"> </span><span class="ff5">a0<span class="_ _6"> </span></span>into the<span class="_ _6"> </span>memory<span class="_ _2"> </span>p<span class="_ _5"></span>ositions<span class="_ _6"> </span>starting<span class="_ _6"> </span>at<span class="_ _6"> </span>the<span class="_ _6"> </span>address<span class="_ _6"> </span>asso<span class="_ _5"></span>ciated<span class="_ _6"> </span>with</div><div class="t m0 xf h8 y7d1 ff3 fs4 fc0 sc0 ls0 ws0">lab<span class="_ _5"></span>el<span class="_ _3"> </span>“<span class="ff5">var<span class="_ _b"> </span>x</span>”.<span class="_ _1c"> </span>Similar<span class="_ _b"> </span>to<span class="_ _b"> </span>the<span class="_ _3"> </span>load<span class="_ _b"> </span>global<span class="_ _b"> </span>instructions,<span class="_ _b"> </span>the<span class="_ _b"> </span>lab<span class="_ _5"></span>el<span class="_ _b"> </span>ma<span class="_ _1"></span>y<span class="_ _3"> </span>not<span class="_ _b"> </span>b<span class="_ _5"></span>e<span class="_ _b"> </span>enco<span class="_ _5"></span>ded<span class="_ _b"> </span>as<span class="_ _3"> </span>an<span class="_ _b"> </span>immediate</div><div class="t m0 xf h8 y7d2 ff3 fs4 fc0 sc0 ls0 ws0">v<span class="_ _27"></span>alue,<span class="_ _b"> </span>hence,<span class="_ _b"> </span>the<span class="_ _b"> </span>assem<span class="_ _1"></span>bler<span class="_ _3"> </span>may<span class="_ _3"> </span>generate<span class="_ _b"> </span>multiple<span class="_ _3"> </span>R<span class="_ _12"></span>V32I<span class="_ _b"> </span>mac<span class="_ _1"></span>hine<span class="_ _3"> </span>instructions<span class="_ _b"> </span>so<span class="_ _b"> </span>that<span class="_ _b"> </span>it<span class="_ _3"> </span>can<span class="_ _b"> </span>load<span class="_ _b"> </span>the</div><div class="t m0 xf h8 y7d3 ff3 fs4 fc0 sc0 ls0 ws0">lab<span class="_ _5"></span>el<span class="_ _34"> </span>address<span class="_ _34"> </span>into<span class="_ _b"> </span>a<span class="_ _7"> </span>register<span class="_ _34"> </span>b<span class="_ _5"></span>efore<span class="_ _7"> </span>executing<span class="_ _34"> </span>a<span class="_ _34"> </span>machine<span class="_ _34"> </span>store<span class="_ _34"> </span>instruction.<span class="_ _0"> </span>In<span class="_ _34"> </span>this<span class="_ _34"> </span>case,<span class="_ _7"> </span>how<span class="_ _27"></span>ever,<span class="_ _7"> </span>the</div><div class="t m0 xf h8 y7d4 ff3 fs4 fc0 sc0 ls0 ws0">assem<span class="_ _1"></span>bler<span class="_ _6"> </span>ma<span class="_ _1"></span>y<span class="_ _6"> </span>not<span class="_ _38"> </span>use<span class="_ _6"> </span>the<span class="_ _6"> </span><span class="ff5">rs<span class="_ _6"> </span></span>as<span class="_ _6"> </span>a<span class="_ _6"> </span>temp<span class="_ _5"></span>orary<span class="_ _6"> </span>register,<span class="_ _2"> </span>since<span class="_ _38"> </span>it<span class="_ _6"> </span>would<span class="_ _38"> </span>destroy the<span class="_ _6"> </span>conten<span class="_ _27"></span>ts<span class="_ _6"> </span>of<span class="_ _6"> </span>the<span class="_ _6"> </span>register</div><div class="t m0 xf h8 y8ae ff3 fs4 fc0 sc0 ls0 ws0">b<span class="_ _5"></span>efore<span class="_ _b"> </span>storing<span class="_ _b"> </span>it<span class="_ _b"> </span>on<span class="_ _b"> </span>the<span class="_ _b"> </span>memory<span class="_ _9"></span>.<span class="_ _1c"> </span>F<span class="_ _9"></span>or<span class="_ _b"> </span>this<span class="_ _b"> </span>reason,<span class="_ _34"> </span>the<span class="_ _b"> </span>user<span class="_ _b"> </span>is<span class="_ _b"> </span>required<span class="_ _b"> </span>to<span class="_ _b"> </span>explicitly<span class="_ _b"> </span>indicate<span class="_ _b"> </span>a<span class="_ _b"> </span>general-</div><div class="t m0 xf h8 y7d6 ff3 fs4 fc0 sc0 ls0 ws0">purp<span class="_ _5"></span>ose<span class="_ _7"> </span>register<span class="_ _7"> </span>so<span class="_ _7"> </span>that<span class="_ _24"> </span>the<span class="_ _7"> </span>assembler<span class="_ _34"> </span>may<span class="_ _34"> </span>use<span class="_ _24"> </span>it<span class="_ _7"> </span>as<span class="_ _7"> </span>a<span class="_ _7"> </span>temp<span class="_ _5"></span>orary<span class="_ _7"> </span>when<span class="_ _24"> </span>generating<span class="_ _7"> </span>the<span class="_ _7"> </span>co<span class="_ _5"></span>de<span class="_ _7"> </span>for<span class="_ _24"> </span>the</div><div class="t m0 xf h8 y7d7 ff3 fs4 fc0 sc0 ls0 ws0">pseudo-instruction.</div><div class="t m0 xf he yd23 ff6 fs3 fc0 sc0 ls0 ws0">5.7<span class="_ _37"> </span>Con<span class="_ _27"></span>trol-ﬂo<span class="_ _27"></span>w<span class="_ _2a"> </span>instructions</div><div class="t m0 xf h8 yd24 ff3 fs4 fc0 sc0 ls0 ws0">In RISC-V,<span class="_ _6"> </span>and most<span class="_ _6"> </span>general-purp<span class="_ _5"></span>ose pro<span class="_ _5"></span>cessors,<span class="_ _6"> </span><span class="ff7">the normal<span class="_ _2"> </span>execution<span class="_ _3"> </span>ﬂo<span class="_ _27"></span>w<span class="_ _3"> </span>consists in<span class="_ _2"> </span>executing</span></div><div class="t m0 xf h8 yd25 ff7 fs4 fc0 sc0 ls0 ws0">instructions<span class="_ _2"> </span>in<span class="_ _3"> </span>the<span class="_ _2"> </span>same<span class="_ _3"> </span>order<span class="_ _2"> </span>they<span class="_ _3"> </span>are<span class="_ _2"> </span>organized<span class="_ _3"> </span>on<span class="_ _2"> </span>memory<span class="ff3">.<span class="_ _7"> </span>In<span class="_ _38"> </span>other<span class="_ _6"> </span>words, once<span class="_ _6"> </span>an<span class="_ _6"> </span>instruc-</span></div><div class="t m0 xf h8 yd26 ff3 fs4 fc0 sc0 ls0 ws0">tion<span class="_ _b"> </span>is<span class="_ _b"> </span>executed,<span class="_ _b"> </span>the<span class="_ _b"> </span>pro<span class="_ _5"></span>cessor<span class="_ _b"> </span>fetches<span class="_ _3"> </span>the<span class="_ _34"> </span>instruction<span class="_ _b"> </span>that<span class="_ _b"> </span>is<span class="_ _b"> </span>lo<span class="_ _5"></span>cated<span class="_ _b"> </span>in<span class="_ _b"> </span>the<span class="_ _b"> </span>next<span class="_ _b"> </span>memory<span class="_ _b"> </span>p<span class="_ _5"></span>osition<span class="_ _b"> </span>for</div><div class="t m0 xf h8 yd27 ff3 fs4 fc0 sc0 ls0 ws0">execution.<span class="_ _24"> </span>RISC-V<span class="_ _2"> </span>instructions<span class="_ _2"> </span>are<span class="_ _2"> </span>4-byte<span class="_ _2"> </span>long,<span class="_ _2"> </span>hence,<span class="_ _2"> </span>after<span class="_ _3"> </span>executing<span class="_ _2"> </span>an<span class="_ _2"> </span>instruction<span class="_ _2"> </span>that<span class="_ _3"> </span>is<span class="_ _2"> </span>lo<span class="_ _5"></span>cated<span class="_ _2"> </span>at</div><div class="t m0 xf h8 yd28 ff3 fs4 fc0 sc0 ls0 ws0">address<span class="_ _2"> </span><span class="ff5">0x8000</span>,<span class="_ _6"> </span>the<span class="_ _3"> </span>processor<span class="_ _2"> </span>fetches<span class="_ _6"> </span>the<span class="_ _2"> </span>next<span class="_ _2"> </span>instruction<span class="_ _2"> </span>from<span class="_ _2"> </span>address<span class="_ _2"> </span><span class="ff5">0x8004</span>.</div><div class="t m0 xc h8 yd29 ff7 fs4 fc0 sc0 ls0 ws0">Con<span class="_ _27"></span>trol-ﬂow<span class="_ _8b"> </span>instructions are<span class="_ _8b"> </span>instructions capable<span class="_ _8b"> </span>of c<span class="_ _27"></span>hanging<span class="_ _38"> </span>the<span class="_ _38"> </span>normal<span class="_ _38"> </span>execution ﬂo<span class="_ _27"></span>w<span class="ff3">.</span></div><div class="t m0 xf h8 yd2a ff3 fs4 fc0 sc0 ls0 ws0">In this case, the next instruction to b<span class="_ _5"></span>e executed dep<span class="_ _5"></span>ends on the seman<span class="_ _1"></span>tics of the con<span class="_ _1"></span>trol-ﬂo<span class="_ _1"></span>w instruction.</div><div class="t m0 x3f h1e yd2b fff fsd fc0 sc0 ls0 ws0">10</div><div class="t m0 xc h1f yd2c ff10 fse fc0 sc0 ls0 ws0">The<span class="_ _38"> </span>immediate<span class="_ _38"> </span>ﬁeld<span class="_ _38"> </span>(<span class="ff28">imm</span>)<span class="_ _38"> </span>of<span class="_ _38"> </span>load<span class="_ _38"> </span>and<span class="_ _38"> </span>store<span class="_ _38"> </span>instructions<span class="_ _38"> </span>are<span class="_ _38"> </span>limited<span class="_ _38"> </span>to<span class="_ _38"> </span>v<span class="_ _27"></span>alues<span class="_ _6"> </span>that<span class="_ _38"> </span>can<span class="_ _38"> </span>b<span class="_ _5"></span>e<span class="_ _8b"> </span>represented<span class="_ _38"> </span>as<span class="_ _38"> </span>12-bit<span class="_ _38"> </span>tw<span class="_ _27"></span>o’s-</div><div class="t m0 xf h1f yd2d ff10 fse fc0 sc0 ls0 ws0">complement numbers.</div><div class="t m0 x3f h1e yd2e fff fsd fc0 sc0 ls0 ws0">11</div><div class="t m0 xc h1f yd2f ff10 fse fc0 sc0 ls0 ws0">The<span class="_ _2"> </span>assembler<span class="_ _6"> </span>uses<span class="_ _2"> </span><span class="ff28">rd<span class="_ _2"> </span></span>as<span class="_ _2"> </span>a<span class="_ _2"> </span>temp<span class="_ _5"></span>orary<span class="_ _27"></span>,<span class="_ _2"> </span>since<span class="_ _2"> </span>its<span class="_ _2"> </span>previous<span class="_ _2"> </span>value<span class="_ _6"> </span>will<span class="_ _2"> </span>b<span class="_ _5"></span>e<span class="_ _2"> </span>discarded<span class="_ _2"> </span>anyw<span class="_ _27"></span>ay<span class="_ _6"> </span>after<span class="_ _3"> </span>the<span class="_ _2"> </span>load<span class="_ _2"> </span>op<span class="_ _5"></span>eration<span class="_ _2"> </span>is</div><div class="t m0 xf h1f yd30 ff10 fse fc0 sc0 ls0 ws0">complete.</div><div class="t m0 x2c h8 y33 ff3 fs4 fc0 sc0 ls0 ws0">Prin<span class="_ _1"></span>ted<span class="_ _2"> </span>v<span class="_ _1"></span>ersion<span class="_ _2"> </span>a<span class="_ _1"></span>v<span class="_ _27"></span>ailable<span class="_ _2"> </span>for<span class="_ _6"> </span>purchase<span class="_ _6"> </span>at<span class="_ _2"> </span>Amazon.com</div><div class="t m0 x2d h8 y13b ff3 fs4 fc0 sc0 ls0 ws0">F<span class="_ _9"></span>ree<span class="_ _2"> </span>online<span class="_ _6"> </span>version<span class="_ _6"> </span>at<span class="_ _2"> </span><span class="ff5">http://riscv-<span class="_ _22"></span>programming.org</span></div><div class="t m0 x2e h8 y13c ff3 fs4 fc0 sc0 ls0 ws0">(Generated<span class="_ _2"> </span>on<span class="_ _2"> </span>Septem<span class="_ _1"></span>b<span class="_ _5"></span>er<span class="_ _6"> </span>17,<span class="_ _2"> </span>2025)</div><div class="t m0 xb8 h8 y33 ff3 fs4 fc0 sc0 ls0 ws0">74</div><a class="l" href="#pfb" data-dest-detail='[11,"XYZ",72,170.083,null]'><div class="d m1" style="border-style:none;position:absolute;left:290.687000px;bottom:720.132000px;width:72.885000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfc" data-dest-detail='[12,"XYZ",72,134.218,null]'><div class="d m1" style="border-style:none;position:absolute;left:273.257000px;bottom:707.623000px;width:82.385000px;height:11.955000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfc" data-dest-detail='[12,"XYZ",72,134.218,null]'><div class="d m1" style="border-style:none;position:absolute;left:280.108000px;bottom:644.416000px;width:86.316000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfb" data-dest-detail='[11,"XYZ",72,170.083,null]'><div class="d m1" style="border-style:none;position:absolute;left:186.304000px;bottom:528.849000px;width:72.766000px;height:12.039000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf57" data-dest-detail='[87,"XYZ",87.243,162.062,null]'><div class="d m1" style="border-style:none;position:absolute;left:349.857000px;bottom:528.849000px;width:10.433000px;height:12.039000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf57" data-dest-detail='[87,"XYZ",87.243,143.094,null]'><div class="d m1" style="border-style:none;position:absolute;left:229.536000px;bottom:504.939000px;width:10.433000px;height:12.039000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfc" data-dest-detail='[12,"XYZ",72,134.218,null]'><div class="d m1" style="border-style:none;position:absolute;left:282.130000px;bottom:481.028000px;width:86.315000px;height:10.849000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfb" data-dest-detail='[11,"XYZ",72,170.083,null]'><div class="d m1" style="border-style:none;position:absolute;left:476.894000px;bottom:365.462000px;width:47.378000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfb" data-dest-detail='[11,"XYZ",72,170.083,null]'><div class="d m1" style="border-style:none;position:absolute;left:71.004000px;bottom:353.507000px;width:24.408000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfc" data-dest-detail='[12,"XYZ",72,134.218,null]'><div class="d m1" style="border-style:none;position:absolute;left:71.004000px;bottom:293.731000px;width:82.385000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="https://a.co/d/gUfKWsD"><div class="d m1" style="border-style:none;position:absolute;left:358.258000px;bottom:69.067000px;width:58.171000px;height:10.848000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="http://riscv-programming.org"><div class="d m1" style="border-style:none;position:absolute;left:271.722000px;bottom:56.835000px;width:148.940000px;height:11.125000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
