\hypertarget{struct_s_c_u___c_l_k___type_def}{}\doxysection{S\+C\+U\+\_\+\+C\+L\+K\+\_\+\+Type\+Def Struct Reference}
\label{struct_s_c_u___c_l_k___type_def}\index{SCU\_CLK\_TypeDef@{SCU\_CLK\_TypeDef}}


System Control Unit (S\+C\+U\+\_\+\+C\+LK)  




{\ttfamily \#include $<$X\+M\+C1100.\+h$>$}



Collaboration diagram for S\+C\+U\+\_\+\+C\+L\+K\+\_\+\+Type\+Def\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=181pt]{struct_s_c_u___c_l_k___type_def__coll__graph}
\end{center}
\end{figure}
\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_u___c_l_k___type_def_ae3c19d9b13460c3c982fa9c36be5ccd8}{C\+L\+K\+CR}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_u___c_l_k___type_def_a15b0581e43b2babbd940abd402925206}{P\+W\+R\+S\+V\+CR}}
\item 
\mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_u___c_l_k___type_def_a4bc7692adffd07e09ed1e31a323666a8}{C\+G\+A\+T\+S\+T\+A\+T0}}
\item 
\mbox{\hyperlink{core__cm0_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_u___c_l_k___type_def_a9683c2fc89cae9d4330d363fc452d3d0}{C\+G\+A\+T\+S\+E\+T0}}
\item 
\mbox{\hyperlink{core__cm0_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_u___c_l_k___type_def_a426d2e56b20d1d4f649237c6d4f9dfb7}{C\+G\+A\+T\+C\+L\+R0}}
\item 
\mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_s_c_u___c_l_k___type_def_a2b51f228ed34cc3c98fc7ee44687c9ff}{O\+S\+C\+C\+SR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
System Control Unit (S\+C\+U\+\_\+\+C\+LK) 

Definition at line 526 of file X\+M\+C1100.\+h.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_s_c_u___c_l_k___type_def_a426d2e56b20d1d4f649237c6d4f9dfb7}\label{struct_s_c_u___c_l_k___type_def_a426d2e56b20d1d4f649237c6d4f9dfb7}} 
\index{SCU\_CLK\_TypeDef@{SCU\_CLK\_TypeDef}!CGATCLR0@{CGATCLR0}}
\index{CGATCLR0@{CGATCLR0}!SCU\_CLK\_TypeDef@{SCU\_CLK\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CGATCLR0}{CGATCLR0}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t S\+C\+U\+\_\+\+C\+L\+K\+\_\+\+Type\+Def\+::\+C\+G\+A\+T\+C\+L\+R0}

(@ 0x40010310) Peripheral 0 Clock Gating Clear ~\newline
 

Definition at line 531 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_s_c_u___c_l_k___type_def_a9683c2fc89cae9d4330d363fc452d3d0}\label{struct_s_c_u___c_l_k___type_def_a9683c2fc89cae9d4330d363fc452d3d0}} 
\index{SCU\_CLK\_TypeDef@{SCU\_CLK\_TypeDef}!CGATSET0@{CGATSET0}}
\index{CGATSET0@{CGATSET0}!SCU\_CLK\_TypeDef@{SCU\_CLK\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CGATSET0}{CGATSET0}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t S\+C\+U\+\_\+\+C\+L\+K\+\_\+\+Type\+Def\+::\+C\+G\+A\+T\+S\+E\+T0}

(@ 0x4001030C) Peripheral 0 Clock Gating Set ~\newline
 

Definition at line 530 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_s_c_u___c_l_k___type_def_a4bc7692adffd07e09ed1e31a323666a8}\label{struct_s_c_u___c_l_k___type_def_a4bc7692adffd07e09ed1e31a323666a8}} 
\index{SCU\_CLK\_TypeDef@{SCU\_CLK\_TypeDef}!CGATSTAT0@{CGATSTAT0}}
\index{CGATSTAT0@{CGATSTAT0}!SCU\_CLK\_TypeDef@{SCU\_CLK\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CGATSTAT0}{CGATSTAT0}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t S\+C\+U\+\_\+\+C\+L\+K\+\_\+\+Type\+Def\+::\+C\+G\+A\+T\+S\+T\+A\+T0}

(@ 0x40010308) Peripheral 0 Clock Gating Status ~\newline
 

Definition at line 529 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_s_c_u___c_l_k___type_def_ae3c19d9b13460c3c982fa9c36be5ccd8}\label{struct_s_c_u___c_l_k___type_def_ae3c19d9b13460c3c982fa9c36be5ccd8}} 
\index{SCU\_CLK\_TypeDef@{SCU\_CLK\_TypeDef}!CLKCR@{CLKCR}}
\index{CLKCR@{CLKCR}!SCU\_CLK\_TypeDef@{SCU\_CLK\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CLKCR}{CLKCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+C\+U\+\_\+\+C\+L\+K\+\_\+\+Type\+Def\+::\+C\+L\+K\+CR}

$<$ (@ 0x40010300) S\+C\+U\+\_\+\+C\+LK Structure ~\newline
 (@ 0x40010300) Clock Control Register ~\newline
 

Definition at line 527 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_s_c_u___c_l_k___type_def_a2b51f228ed34cc3c98fc7ee44687c9ff}\label{struct_s_c_u___c_l_k___type_def_a2b51f228ed34cc3c98fc7ee44687c9ff}} 
\index{SCU\_CLK\_TypeDef@{SCU\_CLK\_TypeDef}!OSCCSR@{OSCCSR}}
\index{OSCCSR@{OSCCSR}!SCU\_CLK\_TypeDef@{SCU\_CLK\_TypeDef}}
\doxysubsubsection{\texorpdfstring{OSCCSR}{OSCCSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+C\+U\+\_\+\+C\+L\+K\+\_\+\+Type\+Def\+::\+O\+S\+C\+C\+SR}

(@ 0x40010314) Oscillator Control and Status Register ~\newline
 

Definition at line 532 of file X\+M\+C1100.\+h.

\mbox{\Hypertarget{struct_s_c_u___c_l_k___type_def_a15b0581e43b2babbd940abd402925206}\label{struct_s_c_u___c_l_k___type_def_a15b0581e43b2babbd940abd402925206}} 
\index{SCU\_CLK\_TypeDef@{SCU\_CLK\_TypeDef}!PWRSVCR@{PWRSVCR}}
\index{PWRSVCR@{PWRSVCR}!SCU\_CLK\_TypeDef@{SCU\_CLK\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PWRSVCR}{PWRSVCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t S\+C\+U\+\_\+\+C\+L\+K\+\_\+\+Type\+Def\+::\+P\+W\+R\+S\+V\+CR}

(@ 0x40010304) Power Save Control Register ~\newline
 

Definition at line 528 of file X\+M\+C1100.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Libraries/\+C\+M\+S\+I\+S/\+Infineon/\+X\+M\+C1100\+\_\+series/\+Include/\mbox{\hyperlink{_x_m_c1100_8h}{X\+M\+C1100.\+h}}\end{DoxyCompactItemize}
