<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">verilator-uhdm</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
rc: 10 (means success: 0)
should_fail: 1
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: simulation
mode: simulation
files: <a href="../../../../third_party/tests/ivtest/ivltests/pr1704013.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1704013.v</a>
defines: 
time_elapsed: 1.004s
ram usage: 37996 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmppev3pxa5/scr.sh --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_top --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/pr1704013.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1704013.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/pr1704013.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1704013.v:1</a>: No timescale set for &#34;top&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/pr1704013.v.html#l-9" target="file-frame">third_party/tests/ivtest/ivltests/pr1704013.v:9</a>: No timescale set for &#34;test&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/pr1704013.v.html#l-9" target="file-frame">third_party/tests/ivtest/ivltests/pr1704013.v:9</a>: Compile module &#34;work@test&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/pr1704013.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1704013.v:1</a>: Compile module &#34;work@top&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/pr1704013.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1704013.v:1</a>: Top level module &#34;work@top&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5
+ verilator-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_top --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
design: (work@top), id:36
|vpiName:work@top
|uhdmallPackages:
\_package: builtin, id:37, parent:work@top
  |vpiDefName:builtin
  |vpiFullName:builtin
|uhdmallClasses:
\_class_defn: (builtin::array), id:38
  |vpiName:builtin::array
  |vpiFullName:builtin.builtin::array
|uhdmallClasses:
\_class_defn: (builtin::queue), id:39
  |vpiName:builtin::queue
  |vpiFullName:builtin.builtin::queue
|uhdmallClasses:
\_class_defn: (builtin::string), id:40
  |vpiName:builtin::string
  |vpiFullName:builtin.builtin::string
|uhdmallClasses:
\_class_defn: (builtin::system), id:41
  |vpiName:builtin::system
  |vpiFullName:builtin.builtin::system
|uhdmallModules:
\_module: work@test, id:42, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1704013.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1704013.v</a>, line:9, parent:work@top
  |vpiDefName:work@test
  |vpiFullName:work@test
  |vpiProcess:
  \_always: , id:0, line:16
    |vpiAlwaysType:1
    |vpiStmt:
    \_event_control: , id:1, line:16
      |vpiCondition:
      \_operation: , id:2, line:16
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (clk), id:3, line:16
          |vpiName:clk
          |vpiFullName:work@test.clk
      |vpiStmt:
      \_begin: , id:4, line:16
        |vpiFullName:work@test
        |vpiStmt:
        \_assignment: , id:7, line:17
          |vpiLhs:
          \_ref_obj: (a), id:5, line:17
            |vpiName:a
            |vpiFullName:work@test.a
          |vpiRhs:
          \_ref_obj: (b), id:6, line:17
            |vpiName:b
            |vpiFullName:work@test.b
  |vpiPort:
  \_port: (clk), id:43, line:9
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: , id:49
      |vpiActual:
      \_logic_net: (clk), id:48, line:9
        |vpiName:clk
        |vpiFullName:work@test.clk
  |vpiPort:
  \_port: (a), id:44, line:9
    |vpiName:a
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: , id:52
      |vpiActual:
      \_logic_net: (a), id:46, line:14
        |vpiName:a
        |vpiFullName:work@test.a
        |vpiNetType:48
  |vpiPort:
  \_port: (b), id:45, line:9
    |vpiName:b
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: , id:51
      |vpiActual:
      \_logic_net: (b), id:50, line:9
        |vpiName:b
        |vpiFullName:work@test.b
  |vpiNet:
  \_logic_net: (a), id:46, line:14
  |vpiNet:
  \_logic_net: (clk), id:48, line:9
  |vpiNet:
  \_logic_net: (b), id:50, line:9
|uhdmallModules:
\_module: work@top, id:53, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1704013.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1704013.v</a>, line:1, parent:work@top
  |vpiDefName:work@top
  |vpiFullName:work@top
  |vpiNet:
  \_logic_net: (clk), id:54, line:2
    |vpiName:clk
    |vpiFullName:work@top.clk
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (in), id:55, line:3
    |vpiName:in
    |vpiFullName:work@top.in
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (out), id:56, line:4
    |vpiName:out
    |vpiFullName:work@top.out
    |vpiNetType:1
|uhdmtopModules:
\_module: work@top (work@top), id:57, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1704013.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1704013.v</a>, line:1
  |vpiDefName:work@top
  |vpiName:work@top
  |vpiModule:
  \_module: work@test (t1), id:58, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1704013.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1704013.v</a>, line:6, parent:work@top
    |vpiDefName:work@test
    |vpiName:t1
    |vpiFullName:work@top.t1
    |vpiPort:
    \_port: (clk), id:21, line:9, parent:t1
      |vpiName:clk
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (clk), id:33
        |vpiName:clk
    |vpiPort:
    \_port: (out), id:22, line:9, parent:t1
      |vpiName:out
      |vpiDirection:2
      |vpiHighConn:
      \_ref_obj: (out), id:34
        |vpiName:out
        |vpiActual:
        \_logic_net: (out), id:20, line:4, parent:work@top
          |vpiName:out
          |vpiFullName:work@top.out
          |vpiNetType:1
          |vpiRange:
          \_range: , id:19
            |vpiLeftRange:
            \_constant: , id:17
              |INT:1
            |vpiRightRange:
            \_constant: , id:18
              |INT:0
      |vpiLowConn:
      \_ref_obj: , id:32
        |vpiActual:
        \_logic_net: (a), id:27, line:14, parent:t1
          |vpiName:a
          |vpiFullName:work@top.t1.a
          |vpiNetType:48
          |vpiRange:
          \_range: , id:26
            |vpiLeftRange:
            \_constant: , id:24
              |INT:1
            |vpiRightRange:
            \_constant: , id:25
              |INT:0
    |vpiPort:
    \_port: (in), id:23, line:9, parent:t1
      |vpiName:in
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (in), id:35
        |vpiName:in
    |vpiNet:
    \_logic_net: (a), id:27, line:14, parent:t1
    |vpiInstance:
    \_module: work@top (work@top), id:57, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1704013.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1704013.v</a>, line:1
    |vpiModule:
    \_module: work@top (work@top), id:57, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1704013.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1704013.v</a>, line:1
    |vpiRegArray:
    \_array_var: , id:28
      |vpiReg:
      \_logic_var: (clk), id:29, line:9
        |vpiName:clk
    |vpiRegArray:
    \_array_var: , id:30
      |vpiReg:
      \_logic_var: (b), id:31, line:9
        |vpiName:b
  |vpiNet:
  \_logic_net: (out), id:20, line:4, parent:work@top
  |vpiRegArray:
  \_array_var: , id:8
    |vpiReg:
    \_logic_var: (clk), id:9, line:2
      |vpiName:clk
      |vpiExpr:
      \_constant: , id:10, line:2
        |vpiConstType:7
        |vpiSize:32
        |INT:0
  |vpiRegArray:
  \_array_var: , id:11
    |vpiReg:
    \_logic_var: (in), id:15, line:3
      |vpiName:in
      |vpiRange:
      \_range: , id:14
        |vpiLeftRange:
        \_constant: , id:12
          |INT:1
        |vpiRightRange:
        \_constant: , id:13
          |INT:0
      |vpiExpr:
      \_constant: , id:16, line:3
        |vpiConstType:3
        |vpiSize:2
        |BIN:2&#39;b00

Object: work_test of type 32 @ 9
Object:  of type 1 @ 16
Object:  of type 39 @ 16
Object: clk of type 608 @ 16
Object: work_test of type 4 @ 16
Object:  of type 3 @ 17
Object: b of type 608 @ 17
Object: a of type 608 @ 17
Object: work_top of type 32 @ 1
Object: builtin of type 600 @ 0
Object: work_top of type 32 @ 1
Object: t1 of type 32 @ 6
Object: clk of type 44 @ 9
Object: out of type 44 @ 9
Object:  of type 115 @ 0
Object:  of type 7 @ 0
Object:  of type 7 @ 0
Object: in of type 44 @ 9
Object: a of type 36 @ 14
Object:  of type 115 @ 0
Object:  of type 7 @ 0
Object:  of type 7 @ 0
Object: clk of type 608 @ 0
Object: out of type 608 @ 0
Object: in of type 608 @ 0
Object: out of type 36 @ 4
%Error: Can&#39;t find definition of variable: &#39;b&#39;
%Warning-IMPLICIT: Signal definition not found, creating implicitly: &#39;clk&#39;
                   ... Use &#34;/* verilator lint_off IMPLICIT */&#34; and lint_on around source to disable this message.
%Warning-IMPLICIT: Signal definition not found, creating implicitly: &#39;in&#39;
%Error: Exiting due to 1 error(s)
%Error: Command Failed /home/kbuilder/miniconda/envs/sv-test-env/bin/verilator_bin-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_top --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ exit 10

</pre>
</body>