#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sat Oct 29 14:14:06 2022
# Process ID: 12895
# Current directory: /home/landon/Desktop/Vivado/ECE522/Lab0/even_detector/Vivado
# Command line: vivado
# Log file: /home/landon/Desktop/Vivado/ECE522/Lab0/even_detector/Vivado/vivado.log
# Journal file: /home/landon/Desktop/Vivado/ECE522/Lab0/even_detector/Vivado/vivado.jou
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-62] Preset file /opt/Xilinx/Vivado/2019.2/data/boards/board_files/cora-z7-07s/preset.xml is not available
WARNING: [Board 49-55] Pin file /opt/Xilinx/Vivado/2019.2/data/boards/board_files/cora-z7-07s/part0_pins.xml is not available
WARNING: [Board 49-69] Validation failed for board file /opt/Xilinx/Vivado/2019.2/data/boards/board_files/cora-z7-07s/board.xml:
 Pin Map file does not provide LOC constraints for sys_clkCOMP : digilentinc.com:cora-z7-07s:part0:1.0

CRITICAL WARNING: [Board 49-56] Problem parsing board file - /opt/Xilinx/Vivado/2019.2/data/boards/board_files/cora-z7-07s/board.xml
create_project even_detector /home/landon/Desktop/Vivado/ECE522/Lab0/even_detector/Vivado/even_detector -part xc7z007sclg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
set_property board_part digilentinc.com:cora-z7-07s:part0:1.0 [current_project]
set_property target_language VHDL [current_project]
add_files -norecurse /home/landon/Desktop/Vivado/ECE522/Lab0/even_detector/VHDL/even_detector.vhd
add_files -fileset constrs_1 -norecurse /home/landon/Desktop/Vivado/ECE522/Lab0/even_detector/VHDL/even_detector_cora.xdc
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Sat Oct 29 14:18:24 2022] Launched synth_1...
Run output will be captured here: /home/landon/Desktop/Vivado/ECE522/Lab0/even_detector/Vivado/even_detector/even_detector.runs/synth_1/runme.log
[Sat Oct 29 14:18:25 2022] Launched impl_1...
Run output will be captured here: /home/landon/Desktop/Vivado/ECE522/Lab0/even_detector/Vivado/even_detector/even_detector.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:13:42
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 06 2019-22:41:48
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210370AFD18FA
set_property PROGRAM.FILE {/home/landon/Desktop/Vivado/ECE522/Lab0/even_detector/Vivado/even_detector/even_detector.runs/impl_1/even_detector.bit} [get_hw_devices xc7z007s_1]
current_hw_device [get_hw_devices xc7z007s_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1435] Device xc7z007s (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z007s_1]
set_property PROGRAM.FILE {/home/landon/Desktop/Vivado/ECE522/Lab0/even_detector/Vivado/even_detector/even_detector.runs/impl_1/even_detector.bit} [get_hw_devices xc7z007s_1]
program_hw_devices [get_hw_devices xc7z007s_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z007s_1] 0]
INFO: [Labtools 27-1434] Device xc7z007s (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Sat Oct 29 14:32:43 2022...
