==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/max_pool_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/max_pool_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/flat.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/dense_out.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/dense_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/dense_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/conv_2.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/conv_1.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_lp/cnn.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:01:55 . Memory (MB): peak = 187.047 ; gain = 95.570
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:01:55 . Memory (MB): peak = 187.047 ; gain = 95.570
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:02:12 . Memory (MB): peak = 435.617 ; gain = 344.141
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'hls::exp<15, 7>' into 'soft_max' (cnn_ap_lp/dense_out.cpp:22) automatically.
WARNING: [SYNCHK 200-23] C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:17 ; elapsed = 00:02:13 . Memory (MB): peak = 506.191 ; gain = 414.715
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'exp_reduce::exp<15, 7>' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:29).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DENSE_LOOP' (cnn_ap_lp/dense_2.cpp:9) in function 'dense_2' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:190) in function 'exp_reduce::exp<15, 7>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:197) in function 'exp_reduce::exp<15, 7>' completely with a factor of 22.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:254) in function 'exp_reduce::exp<15, 7>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:260) in function 'exp_reduce::exp<15, 7>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:263) in function 'exp_reduce::exp<15, 7>' completely with a factor of 17.
INFO: [HLS 200-489] Unrolling loop 'FLAT_LOOP' (cnn_ap_lp/dense_2.cpp:13) in function 'dense_2' completely with a factor of 50.
INFO: [XFORM 203-102] Partitioning array 'dense_2_weights.V' in dimension 1 automatically.
INFO: [XFORM 203-101] Partitioning array 'dense_1_out.V' (cnn_ap_lp/cnn.cpp:57) in dimension 1 with a cyclic factor 25.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_1_out.V.0' (cnn_ap_lp/cnn.cpp:57) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_1_out.V.1' (cnn_ap_lp/cnn.cpp:57) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_1_out.V.2' (cnn_ap_lp/cnn.cpp:57) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_1_out.V.3' (cnn_ap_lp/cnn.cpp:57) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_1_out.V.4' (cnn_ap_lp/cnn.cpp:57) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_1_out.V.5' (cnn_ap_lp/cnn.cpp:57) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_1_out.V.6' (cnn_ap_lp/cnn.cpp:57) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_1_out.V.7' (cnn_ap_lp/cnn.cpp:57) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_1_out.V.8' (cnn_ap_lp/cnn.cpp:57) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_1_out.V.9' (cnn_ap_lp/cnn.cpp:57) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_1_out.V.10' (cnn_ap_lp/cnn.cpp:57) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_1_out.V.11' (cnn_ap_lp/cnn.cpp:57) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_1_out.V.12' (cnn_ap_lp/cnn.cpp:57) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_1_out.V.13' (cnn_ap_lp/cnn.cpp:57) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_1_out.V.14' (cnn_ap_lp/cnn.cpp:57) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_1_out.V.15' (cnn_ap_lp/cnn.cpp:57) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_1_out.V.16' (cnn_ap_lp/cnn.cpp:57) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_1_out.V.17' (cnn_ap_lp/cnn.cpp:57) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_1_out.V.18' (cnn_ap_lp/cnn.cpp:57) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_1_out.V.19' (cnn_ap_lp/cnn.cpp:57) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_1_out.V.20' (cnn_ap_lp/cnn.cpp:57) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_1_out.V.21' (cnn_ap_lp/cnn.cpp:57) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_1_out.V.22' (cnn_ap_lp/cnn.cpp:57) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_1_out.V.23' (cnn_ap_lp/cnn.cpp:57) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'dense_1_out.V.24' (cnn_ap_lp/cnn.cpp:57) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'dense_1_out.V.0' (cnn_ap_lp/cnn.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_1_out.V.1' (cnn_ap_lp/cnn.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_1_out.V.2' (cnn_ap_lp/cnn.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_1_out.V.3' (cnn_ap_lp/cnn.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_1_out.V.4' (cnn_ap_lp/cnn.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_1_out.V.5' (cnn_ap_lp/cnn.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_1_out.V.6' (cnn_ap_lp/cnn.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_1_out.V.7' (cnn_ap_lp/cnn.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_1_out.V.8' (cnn_ap_lp/cnn.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_1_out.V.9' (cnn_ap_lp/cnn.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_1_out.V.10' (cnn_ap_lp/cnn.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_1_out.V.11' (cnn_ap_lp/cnn.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_1_out.V.12' (cnn_ap_lp/cnn.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_1_out.V.13' (cnn_ap_lp/cnn.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_1_out.V.14' (cnn_ap_lp/cnn.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_1_out.V.15' (cnn_ap_lp/cnn.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_1_out.V.16' (cnn_ap_lp/cnn.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_1_out.V.17' (cnn_ap_lp/cnn.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_1_out.V.18' (cnn_ap_lp/cnn.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_1_out.V.19' (cnn_ap_lp/cnn.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_1_out.V.20' (cnn_ap_lp/cnn.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_1_out.V.21' (cnn_ap_lp/cnn.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_1_out.V.22' (cnn_ap_lp/cnn.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_1_out.V.23' (cnn_ap_lp/cnn.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_1_out.V.24' (cnn_ap_lp/cnn.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'hls::exp<15, 7>' into 'soft_max' (cnn_ap_lp/dense_out.cpp:22) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:867:1) in function 'exp_reduce::exp<15, 7>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_lp/conv_2.cpp:34:21) to (cnn_ap_lp/conv_2.cpp:34:21) in function 'conv_2'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_lp/conv_1.cpp:29:9) to (cnn_ap_lp/conv_1.cpp:29:9) in function 'conv_1'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_lp/cnn.cpp:27:4) to (cnn_ap_lp/cnn.cpp:25:26) in function 'cnn'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_lp/cnn.cpp:70:33) to (cnn_ap_lp/cnn.cpp:69:25) in function 'cnn'... converting 10 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'exp_reduce::exp<15, 7>' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:1)...11 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:19 ; elapsed = 00:02:16 . Memory (MB): peak = 661.594 ; gain = 570.117
WARNING: [XFORM 203-631] Renaming function 'exp_reduce::exp<15, 7>' to 'exp<15, 7>' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:1)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:02:19 . Memory (MB): peak = 783.367 ; gain = 691.891
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cnn' ...
WARNING: [SYN 201-103] Legalizing function name 'exp<15, 7>' to 'exp_15_7_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 139.627 seconds; current allocated memory: 702.937 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.232 seconds; current allocated memory: 703.485 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.273 seconds; current allocated memory: 703.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 704.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 704.505 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.237 seconds; current allocated memory: 705.032 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.281 seconds; current allocated memory: 705.283 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 705.549 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 705.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 705.835 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 706.657 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.358 seconds; current allocated memory: 707.821 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DENSE_LOOP'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 12.
WARNING: [SCHED 204-21] Estimated clock period (18.46ns) exceeds the target (target clock period: 20ns, clock uncertainty: 2.5ns, effective delay budget: 17.5ns).
WARNING: [SCHED 204-21] The critical path in module 'dense_2' consists of the following:
	'mul' operation of DSP[239] ('mul_ln1192_2', cnn_ap_lp/dense_2.cpp:14) [236]  (3.36 ns)
	'add' operation of DSP[239] ('add_ln1192_2', cnn_ap_lp/dense_2.cpp:14) [239]  (3.02 ns)
	'add' operation of DSP[246] ('add_ln1192_3', cnn_ap_lp/dense_2.cpp:14) [246]  (3.02 ns)
	'add' operation of DSP[253] ('add_ln1192_4', cnn_ap_lp/dense_2.cpp:14) [253]  (3.02 ns)
	'add' operation of DSP[260] ('add_ln1192_5', cnn_ap_lp/dense_2.cpp:14) [260]  (3.02 ns)
	'add' operation of DSP[267] ('add_ln1192_6', cnn_ap_lp/dense_2.cpp:14) [267]  (3.02 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.556 seconds; current allocated memory: 709.045 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.487 seconds; current allocated memory: 710.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_15_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'exp<15, 7>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.504 seconds; current allocated memory: 710.753 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 711.064 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'soft_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 711.259 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 711.510 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.214 seconds; current allocated memory: 711.690 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.166 seconds; current allocated memory: 711.861 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.246 seconds; current allocated memory: 712.427 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.673 seconds; current allocated memory: 713.862 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_V' to 'conv_1_conv_1_weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_bias_V' to 'conv_1_conv_1_biacud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_dcmp_64ns_64ns_1_2_1' to 'cnn_dcmp_64ns_64ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mul_mul_14s_9s_24_1_1' to 'cnn_mul_mul_14s_9eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_dcmp_64ns_64ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mul_mul_14s_9eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
INFO: [HLS 200-111]  Elapsed time: 0.607 seconds; current allocated memory: 715.146 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_1'.
INFO: [HLS 200-111]  Elapsed time: 0.669 seconds; current allocated memory: 715.862 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V' to 'conv_2_conv_2_weifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_bias_V' to 'conv_2_conv_2_biag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mul_mul_10s_14s_25_1_1' to 'cnn_mul_mul_10s_1hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_dcmp_64ns_64ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mul_mul_10s_1hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
INFO: [HLS 200-111]  Elapsed time: 0.421 seconds; current allocated memory: 716.873 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2'.
INFO: [HLS 200-111]  Elapsed time: 0.674 seconds; current allocated memory: 717.495 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'flat'.
INFO: [HLS 200-111]  Elapsed time: 0.369 seconds; current allocated memory: 717.851 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_1_dense_1_weights_V' to 'dense_1_dense_1_wibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_1_dense_1_bias_V' to 'dense_1_dense_1_bjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_9s_14s_22ns_22_1_1' to 'cnn_mac_muladd_9skbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_9skbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_1'.
INFO: [HLS 200-111]  Elapsed time: 0.478 seconds; current allocated memory: 725.114 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_V_0' to 'dense_2_dense_2_wlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_V_1' to 'dense_2_dense_2_wmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_V_2' to 'dense_2_dense_2_wncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_V_3' to 'dense_2_dense_2_wocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_V_4' to 'dense_2_dense_2_wpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_V_5' to 'dense_2_dense_2_wqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_V_6' to 'dense_2_dense_2_wrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_V_7' to 'dense_2_dense_2_wsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_V_8' to 'dense_2_dense_2_wtde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_V_9' to 'dense_2_dense_2_wudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_V_10' to 'dense_2_dense_2_wvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_V_11' to 'dense_2_dense_2_wwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_V_12' to 'dense_2_dense_2_wxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_V_13' to 'dense_2_dense_2_wyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_V_14' to 'dense_2_dense_2_wzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_V_15' to 'dense_2_dense_2_wAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_V_16' to 'dense_2_dense_2_wBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_V_17' to 'dense_2_dense_2_wCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_V_18' to 'dense_2_dense_2_wDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_V_19' to 'dense_2_dense_2_wEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_V_20' to 'dense_2_dense_2_wFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_V_21' to 'dense_2_dense_2_wGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_V_22' to 'dense_2_dense_2_wHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_V_23' to 'dense_2_dense_2_wIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_V_24' to 'dense_2_dense_2_wJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_V_25' to 'dense_2_dense_2_wKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_V_26' to 'dense_2_dense_2_wLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_V_27' to 'dense_2_dense_2_wMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_V_28' to 'dense_2_dense_2_wNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_V_29' to 'dense_2_dense_2_wOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_V_30' to 'dense_2_dense_2_wPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_V_31' to 'dense_2_dense_2_wQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_V_32' to 'dense_2_dense_2_wRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_V_33' to 'dense_2_dense_2_wShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_V_34' to 'dense_2_dense_2_wThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_V_35' to 'dense_2_dense_2_wUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_V_36' to 'dense_2_dense_2_wVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_V_37' to 'dense_2_dense_2_wWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_V_38' to 'dense_2_dense_2_wXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_V_39' to 'dense_2_dense_2_wYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_V_40' to 'dense_2_dense_2_wZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_V_41' to 'dense_2_dense_2_w0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_V_42' to 'dense_2_dense_2_w1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_V_43' to 'dense_2_dense_2_w2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_V_44' to 'dense_2_dense_2_w3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_V_45' to 'dense_2_dense_2_w4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_V_46' to 'dense_2_dense_2_w5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_V_47' to 'dense_2_dense_2_w6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_V_48' to 'dense_2_dense_2_w7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_weights_V_49' to 'dense_2_dense_2_w8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_2_dense_2_bias_V' to 'dense_2_dense_2_b9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mul_mul_14s_8s_22_1_1' to 'cnn_mul_mul_14s_8bak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_14s_9s_22ns_22_1_1' to 'cnn_mac_muladd_14bbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_14s_8s_22ns_22_1_1' to 'cnn_mac_muladd_14bck' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_14bbk': 34 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_14bck': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mul_mul_14s_8bak': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_2'.
INFO: [HLS 200-111]  Elapsed time: 1.887 seconds; current allocated memory: 729.096 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_15_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'exp_15_7_s_f_x_lsb_table_V' to 'exp_15_7_s_f_x_lsbdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_15_7_s_exp_x_msb_2_m_1_tabl' to 'exp_15_7_s_exp_x_bek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_15_7_s_exp_x_msb_1_table_V' to 'exp_15_7_s_exp_x_bfk' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_15_7_s'.
INFO: [HLS 200-111]  Elapsed time: 1.701 seconds; current allocated memory: 730.044 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'soft_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'cnn_sdiv_22ns_14s_14_26_seq_1' to 'cnn_sdiv_22ns_14sbgk' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_sdiv_22ns_14sbgk': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'soft_max'.
INFO: [HLS 200-111]  Elapsed time: 0.516 seconds; current allocated memory: 730.765 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_out_dense_out_weights_V' to 'dense_out_dense_obhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_out_dense_out_bias_V' to 'dense_out_dense_obil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dense_out_dense_array_V' to 'dense_out_dense_abjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_13ns_9s_22ns_22_1_1' to 'cnn_mac_muladd_13bkl' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_13bkl': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_out'.
INFO: [HLS 200-111]  Elapsed time: 0.459 seconds; current allocated memory: 731.265 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/cnn_input' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/prediction_output' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_V' to 'cnn_max_pool_1_oubll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_2_out_V' to 'cnn_max_pool_2_oubml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fpext_32ns_64_2_1' to 'cnn_fpext_32ns_64bnm' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_fpext_32ns_64bnm': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
INFO: [HLS 200-111]  Elapsed time: 0.621 seconds; current allocated memory: 736.842 MB.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weibkb_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_biacud_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weifYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_biag8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_1_dense_1_wibs_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_1_dense_1_bjbC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wlbW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wmb6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wncg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wocq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wpcA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wqcK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wrcU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wsc4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wtde_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wudo_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wvdy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wwdI_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wxdS_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wyd2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wzec_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wAem_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wBew_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wCeG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wDeQ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wEe0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wFfa_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wGfk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wHfu_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wIfE_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wJfO_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wKfY_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wLf8_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wMgi_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wNgs_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wOgC_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wPgM_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wQgW_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wRg6_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wShg_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wThq_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wUhA_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wVhK_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wWhU_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wXh4_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wYie_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_wZio_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_w0iy_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_w1iI_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_w2iS_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_w3i2_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_w4jc_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_w5jm_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_w6jw_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_w7jG_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_w8jQ_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_2_dense_2_b9j0_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_15_7_s_f_x_lsbdk_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_15_7_s_exp_x_bek_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'exp_15_7_s_exp_x_bfk_rom' using distributed ROMs.
INFO: [RTMG 210-282] Generating pipelined core: 'cnn_sdiv_22ns_14sbgk_div'
INFO: [RTMG 210-279] Implementing memory 'dense_out_dense_obhl_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'dense_out_dense_obil_rom' using distributed ROMs.
INFO: [RTMG 210-278] Implementing memory 'dense_out_dense_abjl_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_1_input_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_1_out_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_1_oubll_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_2_out_V_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_2_oubml_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_dense_2_out_V_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:34 ; elapsed = 00:02:44 . Memory (MB): peak = 862.922 ; gain = 771.445
INFO: [VHDL 208-304] Generating VHDL RTL for cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn.
INFO: [HLS 200-112] Total elapsed time: 164.503 seconds; peak allocated memory: 736.842 MB.
