$date
	Mon Jun 12 16:28:56 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module johnson_counter_tb $end
$var wire 4 ! q [3:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module jc $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 1 $ w $end
$var wire 1 % w1 $end
$var wire 4 & q [3:0] $end
$scope module d1 $end
$var wire 1 " clk $end
$var wire 1 $ d $end
$var wire 1 # rst $end
$var reg 1 ' q $end
$var reg 1 ( qbar $end
$upscope $end
$scope module d2 $end
$var wire 1 " clk $end
$var wire 1 ) d $end
$var wire 1 # rst $end
$var reg 1 * q $end
$var reg 1 + qbar $end
$upscope $end
$scope module d3 $end
$var wire 1 " clk $end
$var wire 1 , d $end
$var wire 1 # rst $end
$var reg 1 - q $end
$var reg 1 . qbar $end
$upscope $end
$scope module d4 $end
$var wire 1 " clk $end
$var wire 1 / d $end
$var wire 1 # rst $end
$var reg 1 0 q $end
$var reg 1 1 qbar $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x1
x0
x/
x.
x-
x,
x+
x*
x)
x(
x'
bx &
x%
z$
1#
0"
bx !
$end
#5
1%
0)
0,
0/
0'
1(
0*
1+
0-
1.
b0 !
b0 &
00
11
1"
#10
0"
0#
#15
z)
b0z !
b0z &
z'
x(
1"
#20
0"
1#
