author: Fried, Dror and Tabajara, Lucas M. and Vardi, Moshe Y.
author_list:
- affiliation: []
  family: Fried
  given: Dror
- affiliation: []
  family: Tabajara
  given: Lucas M.
- affiliation: []
  family: Vardi
  given: Moshe Y.
citations:
- author: D Bañeres
  doi: 10.1109/TC.2008.165
  first-page: '512'
  issue: '4'
  journal-title: IEEE Trans. Comput.
  unstructured: 'Bañeres, D., Cortadella, J., Kishinevsky, M.: A recursive paradigm
    to solve Boolean relations. IEEE Trans. Comput. 58(4), 512–527 (2009)'
  volume: '58'
  year: '2009'
- author: M Benedetti
  doi: 10.1007/11532231_27
  first-page: '369'
  series-title: Lecture Notes in Computer Science (Lecture Notes in Artificial Intelligence)
  unstructured: 'Benedetti, M.: sKizzo: a suite to evaluate and certify QBFs. In:
    Nieuwenhuis, R. (ed.) CADE 2005. LNCS (LNAI), vol. 3632, pp. 369–376. Springer,
    Heidelberg (2005)'
  volume-title: Automated Deduction – CADE-20
  year: '2005'
- doi: 10.1109/DATE.2007.364456
  unstructured: 'Bloem, R., Galler, S., Jobstmann, B., Piterman, N., Pnueli, A., Weiglhofer,
    M.: Automatic hardware synthesis from specifications: a case study. In: Proceedings
    of Conference on Design, Automation and Test in Europe, pp. 1188–1193. ACM (2007)'
- unstructured: 'Brayton, R.K., Somenzi, F.: Minimization of Boolean relations. In:
    IEEE International Symposium on Circuits and Systems, pp. 738–743. IEEE (1989)'
- author: R Brayton
  doi: 10.1007/978-3-642-14295-6_5
  first-page: '24'
  series-title: Lecture Notes in Computer Science
  unstructured: 'Brayton, R., Mishchenko, A.: ABC: an academic industrial-strength
    verification tool. In: Touili, T., Cook, B., Jackson, P. (eds.) CAV 2010. LNCS,
    vol. 6174, pp. 24–40. Springer, Heidelberg (2010)'
  volume-title: Computer Aided Verification
  year: '2010'
- author: RE Bryant
  doi: 10.1109/TC.1986.1676819
  first-page: '677'
  issue: '8'
  journal-title: IEEE Trans. Comput.
  unstructured: 'Bryant, R.E.: Graph-based algorithms for Boolean function manipulation.
    IEEE Trans. Comput. 35(8), 677–691 (1986)'
  volume: '35'
  year: '1986'
- author: JR Burch
  doi: 10.1016/0890-5401(92)90017-A
  first-page: '142'
  issue: '2'
  journal-title: Inf. Comput.
  unstructured: 'Burch, J.R., Clarke, E.M., McMillan, K.L., Dill, D.L., Hwang, L.J.:
    Symbolic model checking: 10$$^{20}$$ states and beyond. Inf. Comput. 98(2), 142–170
    (1992)'
  volume: '98'
  year: '1992'
- doi: 10.1145/127601.127702
  unstructured: 'Burch, J.R., Clarke, E.M., Long, D.E.: Representing circuits more
    efficiently in symbolic model checking. In: Proceedings of 28th ACM/IEEE Design
    Automation Conference, pp. 403–407. ACM (1991)'
- author: M Couceiro
  doi: 10.1016/j.disc.2006.06.014
  first-page: '3223'
  issue: '24'
  journal-title: Discrete Math.
  unstructured: 'Couceiro, M., Foldes, S., Lehtonen, E.: Composition of Post classes
    and normal forms of Boolean functions. Discrete Math. 306(24), 3223–3243 (2006)'
  volume: '306'
  year: '2006'
- author: R Ehlers
  doi: 10.1007/978-3-642-14295-6_33
  first-page: '365'
  series-title: Lecture Notes in Computer Science
  unstructured: 'Ehlers, R.: Symbolic bounded synthesis. In: Touili, T., Cook, B.,
    Jackson, P. (eds.) CAV 2010. LNCS, vol. 6174, pp. 365–379. Springer, Heidelberg
    (2010)'
  volume-title: Computer Aided Verification
  year: '2010'
- author: J Gergov
  first-page: '309'
  journal-title: IFIP Congr.
  unstructured: 'Gergov, J., Meinel, C.: Boolean manipulation with free BDDs: an application
    in combinational logic verification. IFIP Congr. 1, 309–314 (1994)'
  volume: '1'
  year: '1994'
- doi: 10.1109/FMCAD.2013.6679395
  unstructured: 'Goldberg, E., Manolios, P.: Quantifier elimination via clause redundancy.
    In: Formal Methods in Computer-Aided Design, FMCAD 2013, Portland, OR, USA, 20–23
    October 2013, pp. 85–92 (2013)'
- author: Y Gurevich
  doi: 10.2307/2273673
  first-page: '1105'
  issue: '4'
  journal-title: J. Symb. Log.
  unstructured: 'Gurevich, Y., Shelah, S.: Rabin’s uniformization problem. J. Symb.
    Log. 48(4), 1105–1119 (1983)'
  volume: '48'
  year: '1983'
- author: GD Hachtel
  unstructured: 'Hachtel, G.D., Somenzi, F.: Logic Synthesis and Verification Algorithms.
    Kluwer Academic Publishers, Boston (1996)'
  volume-title: Logic Synthesis and Verification Algorithms
  year: '1996'
- doi: 10.1109/FMCAD.2014.6987602
  unstructured: 'Heule, M., Seidl, M., Biere, A.: Efficient extraction of Skolem functions
    from QRAT proofs. In: Formal Methods in Computer-Aided Design, FMCAD 2014, Lausanne,
    Switzerland, 21–24 October 2014, pp. 107–114 (2014)'
- author: J-HR Jiang
  doi: 10.1007/978-3-642-02658-4_30
  first-page: '383'
  series-title: Lecture Notes in Computer Science
  unstructured: 'Jiang, J.-H.R.: Quantifier elimination via functional composition.
    In: Bouajjani, A., Maler, O. (eds.) CAV 2009. LNCS, vol. 5643, pp. 383–397. Springer,
    Heidelberg (2009)'
  volume-title: Computer Aided Verification
  year: '2009'
- doi: 10.1145/1687399.1687544
  unstructured: 'Jiang, J.R., Lin, H., Hung, W.: Interpolating functions from large
    Boolean relations. In: 2009 International Conference on Computer-Aided Design
    (ICCAD 2009), 2–5 November 2009, San Jose, CA, USA, pp. 779–784. IEEE (2009)'
- author: B Jobstmann
  doi: 10.1007/978-3-540-73368-3_29
  first-page: '258'
  series-title: Lecture Notes in Computer Science
  unstructured: 'Jobstmann, B., Galler, S., Weiglhofer, M., Bloem, R.: Anzu: a tool
    for property synthesis. In: Damm, W., Hermanns, H. (eds.) CAV 2007. LNCS, vol.
    4590, pp. 258–262. Springer, Heidelberg (2007)'
  volume-title: Computer Aided Verification
  year: '2007'
- doi: 10.1109/FMCAD.2015.7542255
  unstructured: 'John, A.K., Shah, S., Chakraborty, S., Trivedi, A., Akshay, S.: Skolem
    functions for factored formulas. In: Formal Methods in Computer-Aided Design,
    FMCAD 2015, Austin, Texas, USA, 27–30 September 2015, pp. 73–80 (2015)'
- doi: 10.1145/378239.378470
  unstructured: 'Kuehlmann, A., Ganai, M., Paruthi, V.: Circuit-based Boolean reasoning.
    In: Proceedings of Design Automation Conference, pp. 232–237. IEEE (2001)'
- author: JH Kukula
  doi: 10.1007/10722167_12
  first-page: '113'
  series-title: Lecture Notes in Computer Science
  unstructured: 'Kukula, J.H., Shiple, T.R.: Building circuits from relations. In:
    Emerson, E.A., Sistla, A.P. (eds.) CAV 2000. LNCS, vol. 1855, pp. 113–123. Springer,
    Heidelberg (2000)'
  volume-title: Computer Aided Verification
  year: '2000'
- doi: 10.1145/1806596.1806632
  unstructured: 'Kuncak, V., Mayer, M., Piskac, R., Suter, P.: Complete functional
    synthesis. In: Zorn, B.G., Aiken, A. (eds.) Proceedings of the 2010 ACM SIGPLAN
    Conference on Programming Language Design and Implementation, PLDI 2010, Toronto,
    Ontario, Canada, 5–10 June 2010, pp. 316–329. ACM (2010)'
- author: G Pan
  first-page: '25'
  issue: 1–3
  journal-title: J. Autom. Reason.
  unstructured: 'Pan, G., Vardi, M.Y.: Symbolic techniques in satisfiability solving.
    J. Autom. Reason. 35(1–3), 25–50 (2005)'
  volume: '35'
  year: '2005'
- unstructured: 'Paruthi, V., Kuehlmann, A.: Equivalence checking combining a structural
    SAT-solver, BDDs, and simulation. In: Proceedings of the International Conference
    on Computer Design, pp. 459–464. IEEE (2000)'
- author: N Piterman
  doi: 10.1007/11609773_24
  first-page: '364'
  series-title: Lecture Notes in Computer Science
  unstructured: 'Piterman, N., Pnueli, A., Sa’ar, Y.: Synthesis of reactive(1) designs.
    In: Emerson, E.A., Namjoshi, K.S. (eds.) VMCAI 2006. LNCS, vol. 3855, pp. 364–380.
    Springer, Heidelberg (2006)'
  volume-title: Verification, Model Checking, and Abstract Interpretation
  year: '2006'
- doi: 10.1145/75277.75293
  unstructured: 'Pnueli, A., Rosner, R.: On the synthesis of a reactive module. In:
    Proceedings of 16th ACM Symposium on Principles of Programming Languages, pp.
    179–190 (1989)'
- doi: 10.1145/1064978.1065045
  unstructured: 'Solar-Lezama, A., Rabbah, R.M., Bodík, R., Ebcioglu, K.: Programming
    by sketching for bit-streaming programs. In: Proceedings of the ACM Conference
    on Programming Language Design and Implementation, pp. 281–294. ACM (2005)'
- unstructured: "Somenzi, F.: CUDD: CU Decision Diagram Package Release 2.5.0. (2012).\
    \ \n                      http://vlsi.colorado.edu/fabio/CUDD/"
- unstructured: 'Tronci, E.: Automatic synthesis of controllers from formal specifications.
    In: ICFEM, pp. 134–143 (1998)'
doi: 10.1007/978-3-319-41540-6_22
files:
- fried-dror-and-tabajara-lucas-m.-and-vardi-moshe-y.bdd-based-boolean-functional-synthesis2016.pdf
isbn:
- '9783319415390'
- '9783319415406'
journal: Computer Aided Verification
month: 7
pages: 402--421
publisher: Springer International Publishing
ref: BddBasedBooleFried2016
time-added: 2021-07-08-14:58:36
title: BDD-Based Boolean Functional Synthesis
type: inbook
url: http://dx.doi.org/10.1007/978-3-319-41540-6_22
year: 2016
