INFO: [HLS 200-10] Running '/home/hadee/Work/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'hadee' on host 'hadee-UX305FA' (Linux_x86_64 version 4.4.0-148-generic) on Fri May 24 02:24:02 +03 2019
INFO: [HLS 200-10] On os Ubuntu 16.04.6 LTS
INFO: [HLS 200-10] In directory '/home/hadee/Work/Project/FPGA/Zynqconn2'
INFO: [HLS 200-10] Opening project '/home/hadee/Work/Project/FPGA/Zynqconn2/zynqconn'.
INFO: [HLS 200-10] Opening solution '/home/hadee/Work/Project/FPGA/Zynqconn2/zynqconn/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../TB.cpp in debug mode
   Generating csim.exe
out 5.19043
out -7.43896
out 1.4231
out -1.17505
out 6.99854
out -3.85547
out 1.06519
out -0.0773926
out 4.77661
out 4.70288
dimension 1 x 1 x 10 
-----------------------------
 0.118652
-----------------------------
 0
-----------------------------
 0.00244141
-----------------------------
 0
-----------------------------
 0.724609
-----------------------------
 0
-----------------------------
 0.00170898
-----------------------------
 0.000488281
-----------------------------
 0.0783691
-----------------------------
 0.0727539
-------------------------
cross -2.62067 y 1 yhat 0.0727539

0.010878s elapsed.
error 262.067
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
