{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1676834152746 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II 64-Bit " "Running Quartus II 64-Bit Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1676834152746 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 19 19:15:52 2023 " "Processing started: Sun Feb 19 19:15:52 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1676834152746 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1676834152746 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=off --write_settings_files=off RESDMAC -c RESDMAC " "Command: quartus_drc --read_settings_files=off --write_settings_files=off RESDMAC -c RESDMAC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1676834152746 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "TimeQuest Timing Analyzer is analyzing 9 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Design Assistant" 0 -1 1676834152928 ""}
{ "Info" "ISTA_SDC_FOUND" "RESDMAC.sdc " "Reading SDC File: 'RESDMAC.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Design Assistant" 0 -1 1676834152928 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_PLL\|APLL_inst\|altpll_component\|pll\|inclk\[0\]\} -phase 22.50 -duty_cycle 50.00 -name \{u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[0\]\} \{u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{u_PLL\|APLL_inst\|altpll_component\|pll\|inclk\[0\]\} -phase 22.50 -duty_cycle 50.00 -name \{u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[0\]\} \{u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1676834152931 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_PLL\|APLL_inst\|altpll_component\|pll\|inclk\[0\]\} -phase 90.00 -duty_cycle 50.00 -name \{u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[1\]\} \{u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[1\]\} " "create_generated_clock -source \{u_PLL\|APLL_inst\|altpll_component\|pll\|inclk\[0\]\} -phase 90.00 -duty_cycle 50.00 -name \{u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[1\]\} \{u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1676834152931 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_PLL\|APLL_inst\|altpll_component\|pll\|inclk\[0\]\} -phase 135.00 -duty_cycle 50.00 -name \{u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[2\]\} \{u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[2\]\} " "create_generated_clock -source \{u_PLL\|APLL_inst\|altpll_component\|pll\|inclk\[0\]\} -phase 135.00 -duty_cycle 50.00 -name \{u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[2\]\} \{u_PLL\|APLL_inst\|altpll_component\|pll\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1676834152931 ""}  } {  } 0 332110 "%1!s!" 0 0 "Design Assistant" 0 -1 1676834152931 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "int_fifo\|u_full_empty_ctr\|FIFOEMPTY~2\|combout " "Node \"int_fifo\|u_full_empty_ctr\|FIFOEMPTY~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676834152932 ""} { "Warning" "WSTA_SCC_NODE" "int_fifo\|u_full_empty_ctr\|FIFOEMPTY_RST~0\|datac " "Node \"int_fifo\|u_full_empty_ctr\|FIFOEMPTY_RST~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676834152932 ""} { "Warning" "WSTA_SCC_NODE" "int_fifo\|u_full_empty_ctr\|FIFOEMPTY_RST~0\|combout " "Node \"int_fifo\|u_full_empty_ctr\|FIFOEMPTY_RST~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676834152932 ""} { "Warning" "WSTA_SCC_NODE" "int_fifo\|u_full_empty_ctr\|FIFOEMPTY~2\|dataa " "Node \"int_fifo\|u_full_empty_ctr\|FIFOEMPTY~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676834152932 ""}  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 24 -1 0 } } { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 30 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Design Assistant" 0 -1 1676834152932 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[0\] " "Node: registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1676834152933 "|RESDMAC|registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SCSI_SM:u_SCSI_SM\|STATE\[0\] " "Node: SCSI_SM:u_SCSI_SM\|STATE\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1676834152933 "|RESDMAC|SCSI_SM:u_SCSI_SM|STATE[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU_SM:u_CPU_SM\|DECFIFO " "Node: CPU_SM:u_CPU_SM\|DECFIFO was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1676834152933 "|RESDMAC|CPU_SM:u_CPU_SM|DECFIFO"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU_SM:u_CPU_SM\|INCFIFO " "Node: CPU_SM:u_CPU_SM\|INCFIFO was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1676834152933 "|RESDMAC|CPU_SM:u_CPU_SM|INCFIFO"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SCSI_SM:u_SCSI_SM\|RDFIFO_d " "Node: SCSI_SM:u_SCSI_SM\|RDFIFO_d was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1676834152933 "|RESDMAC|SCSI_SM:u_SCSI_SM|RDFIFO_d"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SCSI_SM:u_SCSI_SM\|INCBO_o " "Node: SCSI_SM:u_SCSI_SM\|INCBO_o was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1676834152933 "|RESDMAC|SCSI_SM:u_SCSI_SM|INCBO_o"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADDR\[2\] " "Node: ADDR\[2\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1676834152933 "|RESDMAC|ADDR[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SCSI_SM:u_SCSI_SM\|RIFIFO_d " "Node: SCSI_SM:u_SCSI_SM\|RIFIFO_d was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1676834152933 "|RESDMAC|SCSI_SM:u_SCSI_SM|RIFIFO_d"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU_SM:u_CPU_SM\|PAS " "Node: CPU_SM:u_CPU_SM\|PAS was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1676834152933 "|RESDMAC|CPU_SM:u_CPU_SM|PAS"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU_SM:u_CPU_SM\|INCNO " "Node: CPU_SM:u_CPU_SM\|INCNO was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1676834152933 "|RESDMAC|CPU_SM:u_CPU_SM|INCNO"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LLW " "Node: LLW was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1676834152933 "|RESDMAC|LLW"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CPU_SM:u_CPU_SM\|INCNI " "Node: CPU_SM:u_CPU_SM\|INCNI was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1676834152933 "|RESDMAC|CPU_SM:u_CPU_SM|INCNI"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "LHW " "Node: LHW was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1676834152933 "|RESDMAC|LHW"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SCSI_SM:u_SCSI_SM\|S2CPU_o " "Node: SCSI_SM:u_SCSI_SM\|S2CPU_o was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1676834152933 "|RESDMAC|SCSI_SM:u_SCSI_SM|S2CPU_o"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SCSI_SM:u_SCSI_SM\|nLS2CPU " "Node: SCSI_SM:u_SCSI_SM\|nLS2CPU was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1676834152934 "|RESDMAC|SCSI_SM:u_SCSI_SM|nLS2CPU"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DS_O_ " "Node: DS_O_ was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Design Assistant" 0 -1 1676834152934 "|RESDMAC|DS_O_"}
{ "Critical Warning" "WDRC_REG_LOOP" "Rule A102: Register output should not drive its own control signal directly or through combinational logic 3 " "(Critical) Rule A102: Register output should not drive its own control signal directly or through combinational logic. Found 3 combinational loops related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|FIFOEMPTY~2 " "Node  \"fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|FIFOEMPTY~2\"" {  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 804 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152984 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|UP\[7\] " "Node  \"fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|UP\[7\]\"" {  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 285 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152984 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|FIFOFULL " "Node  \"fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|FIFOFULL\"" {  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 300 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152984 ""}  } {  } 1 308033 "(Critical) %1!s!. Found %2!d! combinational loops related to this rule." 0 0 "Design Assistant" 0 -1 1676834152984 ""}
{ "Critical Warning" "WDRC_GATED_CLOCK" "Rule C101: Gated clock should be implemented according to the Altera standard scheme 14 " "(Critical) Rule C101: Gated clock should be implemented according to the Altera standard scheme. Found 14 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " rtl~0 " "Node  \"rtl~0\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 801 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152985 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " SCSI_SM:u_SCSI_SM\|scsi_sm_outputs:u_scsi_sm_outputs\|SET_DSACK " "Node  \"SCSI_SM:u_SCSI_SM\|scsi_sm_outputs:u_scsi_sm_outputs\|SET_DSACK\"" {  } { { "../RTL/SCSI_SM/scsi_sm_outputs.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/scsi_sm_outputs.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 620 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152985 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|addr_decoder:u_addr_decoder\|ACR_WR " "Node  \"registers:u_registers\|addr_decoder:u_addr_decoder\|ACR_WR\"" {  } { { "../RTL/Registers/addr_decoder.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/addr_decoder.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 779 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152985 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|addr_decoder:u_addr_decoder\|ST_DMA " "Node  \"registers:u_registers\|addr_decoder:u_addr_decoder\|ST_DMA\"" {  } { { "../RTL/Registers/addr_decoder.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/addr_decoder.v" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 781 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152985 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|addr_decoder:u_addr_decoder\|FLUSH_ " "Node  \"registers:u_registers\|addr_decoder:u_addr_decoder\|FLUSH_\"" {  } { { "../RTL/Registers/addr_decoder.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/addr_decoder.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 780 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152985 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|addr_decoder:u_addr_decoder\|ISTR_RD_ " "Node  \"registers:u_registers\|addr_decoder:u_addr_decoder\|ISTR_RD_\"" {  } { { "../RTL/Registers/addr_decoder.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/addr_decoder.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 777 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152985 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " INCNO " "Node  \"INCNO\"" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 128 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 792 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152985 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " INCNI " "Node  \"INCNI\"" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 129 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 793 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152985 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|UUWS " "Node  \"fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|UUWS\"" {  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 305 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152985 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|UMWS " "Node  \"fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|UMWS\"" {  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 306 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152985 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|LMWS " "Node  \"fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|LMWS\"" {  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 307 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152985 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|LLWS " "Node  \"fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|LLWS\"" {  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 308 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152985 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|addr_decoder:u_addr_decoder\|CONTR_WR " "Node  \"registers:u_registers\|addr_decoder:u_addr_decoder\|CONTR_WR\"" {  } { { "../RTL/Registers/addr_decoder.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/addr_decoder.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 778 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152985 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo_byte_ptr:u_byte_ptr\|BO1_CLK " "Node  \"fifo:int_fifo\|fifo_byte_ptr:u_byte_ptr\|BO1_CLK\"" {  } { { "../RTL/FIFO/fifo_byte_ptr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_byte_ptr.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 278 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152985 ""}  } {  } 1 308019 "(Critical) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1676834152985 ""}
{ "Critical Warning" "WDRC_UNIDENTIFIED_LATCH" "Rule A108: Design should not contain latches 9 " "(High) Rule A108: Design should not contain latches. Found 9 latch(es) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|FIFOEMPTY~1 " "Node  \"fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|FIFOEMPTY~1\"" {  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 803 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152986 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[2\]~9 " "Node  \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[2\]~9\"" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 813 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152986 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[4\]~17 " "Node  \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[4\]~17\"" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 819 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152986 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[0\]~1 " "Node  \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[0\]~1\"" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 807 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152986 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[3\]~13 " "Node  \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[3\]~13\"" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 816 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152986 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[5\]~21 " "Node  \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[5\]~21\"" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 822 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152986 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[6\]~25 " "Node  \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[6\]~25\"" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 825 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152986 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[7\]~29 " "Node  \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[7\]~29\"" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 828 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152986 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[1\]~5 " "Node  \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[1\]~5\"" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 810 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152986 ""}  } {  } 1 308055 "(High) %1!s!. Found %2!d! latch(es) related to this rule." 0 0 "Design Assistant" 0 -1 1676834152986 ""}
{ "Critical Warning" "WDRC_CLOCK_SPINES" "Rule C105: Clock signal should be a global signal 25 1 " "(High) Rule C105: Clock signal should be a global signal. (Value defined:25). Found 1 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " SCSI_SM:u_SCSI_SM\|S2CPU_o " "Node  \"SCSI_SM:u_SCSI_SM\|S2CPU_o\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 655 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152987 ""}  } {  } 1 308042 "(High) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1676834152987 ""}
{ "Critical Warning" "WDRC_INTERNAL_RESET" "Rule R101: Combinational logic used as a reset signal should be synchronized 9 " "(High) Rule R101: Combinational logic used as a reset signal should be synchronized. Found 9 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|registers_term:u_registers_term\|CYCLE_END~0 " "Node  \"registers:u_registers\|registers_term:u_registers_term\|CYCLE_END~0\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1378 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152988 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|UP_RST " "Node  \"fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|UP_RST\"" {  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 304 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152988 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " SCSI_SM:u_SCSI_SM\|RDRST_~0 " "Node  \"SCSI_SM:u_SCSI_SM\|RDRST_~0\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1062 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152988 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|FIFOFULL_RST~0 " "Node  \"fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|FIFOFULL_RST~0\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1057 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152988 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " SCSI_SM:u_SCSI_SM\|RIRST_~0 " "Node  \"SCSI_SM:u_SCSI_SM\|RIRST_~0\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1055 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152988 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|CLR_FLUSHFIFO~0 " "Node  \"registers:u_registers\|CLR_FLUSHFIFO~0\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1033 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152988 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|registers_cntr:u_registers_cntr\|CLR_DMAENA~0 " "Node  \"registers:u_registers\|registers_cntr:u_registers_cntr\|CLR_DMAENA~0\"" {  } { { "../RTL/Registers/registers_cntr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers_cntr.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1370 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152988 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|FIFOEMPTY~0 " "Node  \"fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|FIFOEMPTY~0\"" {  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 802 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152988 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|registers_istr:u_registers_istr\|CLR_INT_~0 " "Node  \"registers:u_registers\|registers_istr:u_registers_istr\|CLR_INT_~0\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1387 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152988 ""}  } {  } 1 308024 "(High) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1676834152988 ""}
{ "Critical Warning" "WDRC_ASYNC_SYNC_RESET_RACE" "Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source 19 " "(High) Rule S102: Synchronous port and asynchronous port of the same register should not be driven by the same signal source. Found 19 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[2\] " "Node  \"registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[2\]\"" {  } { { "../RTL/Registers/registers_term.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers_term.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 756 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152989 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[0\] " "Node  \"registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[0\]\"" {  } { { "../RTL/Registers/registers_term.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers_term.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 758 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152989 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[1\] " "Node  \"registers:u_registers\|registers_term:u_registers_term\|TERM_COUNTER\[1\]\"" {  } { { "../RTL/Registers/registers_term.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers_term.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 757 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152989 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|UP\[7\] " "Node  \"fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|UP\[7\]\"" {  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 285 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152989 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[1\]~_emulated " "Node  \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[1\]~_emulated\"" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 812 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152989 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|UP\[3\] " "Node  \"fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|UP\[3\]\"" {  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 289 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152989 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|UP\[4\] " "Node  \"fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|UP\[4\]\"" {  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 288 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152989 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|UP\[2\] " "Node  \"fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|UP\[2\]\"" {  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 290 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152989 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|UP\[1\] " "Node  \"fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|UP\[1\]\"" {  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 291 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152989 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|UP\[6\] " "Node  \"fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|UP\[6\]\"" {  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 286 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152989 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|UP\[5\] " "Node  \"fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|UP\[5\]\"" {  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 287 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152989 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[2\]~_emulated " "Node  \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[2\]~_emulated\"" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 815 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152989 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[4\]~_emulated " "Node  \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[4\]~_emulated\"" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 821 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152989 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|registers_istr:u_registers_istr\|FE " "Node  \"registers:u_registers\|registers_istr:u_registers_istr\|FE\"" {  } { { "../RTL/Registers/registers_istr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers_istr.v" 103 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 772 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152989 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[0\]~_emulated " "Node  \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[0\]~_emulated\"" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 809 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152989 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[3\]~_emulated " "Node  \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[3\]~_emulated\"" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 818 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152989 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[5\]~_emulated " "Node  \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[5\]~_emulated\"" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 824 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152989 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[6\]~_emulated " "Node  \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[6\]~_emulated\"" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 827 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152989 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[7\]~_emulated " "Node  \"datapath:u_datapath\|datapath_scsi:u_datapath_scsi\|SCSI_DATA_LATCHED\[7\]~_emulated\"" {  } { { "../RTL/datapath/datapath_scsi.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_scsi.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 830 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152989 ""}  } {  } 1 308074 "(High) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1676834152989 ""}
{ "Critical Warning" "WDRC_CLK_OTHER_PORT_RACE" "Rule S104: Clock port and any other port of a register should not be driven by the same signal source 4 " "(High) Rule S104: Clock port and any other port of a register should not be driven by the same signal source. Found 4 node(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo_byte_ptr:u_byte_ptr\|BO1 " "Node  \"fifo:int_fifo\|fifo_byte_ptr:u_byte_ptr\|BO1\"" {  } { { "../RTL/FIFO/fifo_byte_ptr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_byte_ptr.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 275 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152990 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|registers_cntr:u_registers_cntr\|CNTR_O\[8\] " "Node  \"registers:u_registers\|registers_cntr:u_registers_cntr\|CNTR_O\[8\]\"" {  } { { "../RTL/Registers/registers_cntr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers_cntr.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 765 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152990 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|registers_istr:u_registers_istr\|INT_P " "Node  \"registers:u_registers\|registers_istr:u_registers_istr\|INT_P\"" {  } { { "../RTL/Registers/registers_istr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers_istr.v" 83 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 770 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152990 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|registers_istr:u_registers_istr\|INT_F " "Node  \"registers:u_registers\|registers_istr:u_registers_istr\|INT_F\"" {  } { { "../RTL/Registers/registers_istr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers_istr.v" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 769 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152990 ""}  } {  } 1 308018 "(High) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1676834152990 ""}
{ "Critical Warning" "WDRC_NO_SYNZER_IN_ASYNC_CLK_DOMAIN" "Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains 2 37 " "(High) Rule D101: Data bits are not synchronized when transferred between asynchronous clock domains. (Value defined:2). Found 37 asynchronous clock domain interface structure(s) related to this rule." { { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " SCSI_SM:u_SCSI_SM\|CCPUREQ " "Node  \"SCSI_SM:u_SCSI_SM\|CCPUREQ\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 647 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152993 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " CPU_SM:u_CPU_SM\|PAS " "Node  \"CPU_SM:u_CPU_SM\|PAS\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 735 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152993 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " SCSI_SM:u_SCSI_SM\|nLS2CPU " "Node  \"SCSI_SM:u_SCSI_SM\|nLS2CPU\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 652 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152993 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " SCSI_SM:u_SCSI_SM\|CDSACK_ " "Node  \"SCSI_SM:u_SCSI_SM\|CDSACK_\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 646 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152993 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|FIFOEMPTY~_emulated " "Node  \"fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|FIFOEMPTY~_emulated\"" {  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 24 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 806 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152993 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|registers_cntr:u_registers_cntr\|CNTR_O\[1\] " "Node  \"registers:u_registers\|registers_cntr:u_registers_cntr\|CNTR_O\[1\]\"" {  } { { "../RTL/Registers/registers_cntr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers_cntr.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 762 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152993 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " CPU_SM:u_CPU_SM\|BGRANT_ " "Node  \"CPU_SM:u_CPU_SM\|BGRANT_\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 79 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 730 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152993 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " CPU_SM:u_CPU_SM\|nCYCLEDONE " "Node  \"CPU_SM:u_CPU_SM\|nCYCLEDONE\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 85 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 733 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152993 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|A1 " "Node  \"registers:u_registers\|A1\"" {  } { { "../RTL/Registers/registers.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers.v" 46 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 786 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152993 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " CPU_SM:u_CPU_SM\|DSACK_LATCHED_\[1\] " "Node  \"CPU_SM:u_CPU_SM\|DSACK_LATCHED_\[1\]\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 304 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 729 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152993 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " CPU_SM:u_CPU_SM\|DSACK_LATCHED_\[0\] " "Node  \"CPU_SM:u_CPU_SM\|DSACK_LATCHED_\[0\]\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 304 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 723 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152993 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|FIFOFULL " "Node  \"fifo:int_fifo\|fifo__full_empty_ctr:u_full_empty_ctr\|FIFOFULL\"" {  } { { "../RTL/FIFO/fifo_full_empty_ctr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_full_empty_ctr.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 300 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152993 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " CPU_SM:u_CPU_SM\|INCFIFO " "Node  \"CPU_SM:u_CPU_SM\|INCFIFO\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 745 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152993 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " CPU_SM:u_CPU_SM\|FLUSHFIFO " "Node  \"CPU_SM:u_CPU_SM\|FLUSHFIFO\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 84 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 732 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152993 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|FLUSHFIFO " "Node  \"registers:u_registers\|FLUSHFIFO\"" {  } { { "../RTL/Registers/registers.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers.v" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 785 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152993 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " CPU_SM:u_CPU_SM\|DMAENA " "Node  \"CPU_SM:u_CPU_SM\|DMAENA\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 731 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152993 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " registers:u_registers\|registers_cntr:u_registers_cntr\|CNTR_O\[8\] " "Node  \"registers:u_registers\|registers_cntr:u_registers_cntr\|CNTR_O\[8\]\"" {  } { { "../RTL/Registers/registers_cntr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/registers_cntr.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 765 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152993 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " CPU_SM:u_CPU_SM\|PLHW " "Node  \"CPU_SM:u_CPU_SM\|PLHW\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 69 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 748 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152993 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " SCSI_SM:u_SCSI_SM\|CDREQ_ " "Node  \"SCSI_SM:u_SCSI_SM\|CDREQ_\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 648 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152993 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " CPU_SM:u_CPU_SM\|PDS " "Node  \"CPU_SM:u_CPU_SM\|PDS\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 68 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 736 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152993 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " datapath:u_datapath\|datapath_input:u_datapath_input\|UD_LATCH\[9\] " "Node  \"datapath:u_datapath\|datapath_input:u_datapath_input\|UD_LATCH\[9\]\"" {  } { { "../RTL/datapath/datapath_input.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_input.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 234 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152993 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " CPU_SM:u_CPU_SM\|PLLW " "Node  \"CPU_SM:u_CPU_SM\|PLLW\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 749 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152993 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " datapath:u_datapath\|datapath_input:u_datapath_input\|UD_LATCH\[1\] " "Node  \"datapath:u_datapath\|datapath_input:u_datapath_input\|UD_LATCH\[1\]\"" {  } { { "../RTL/datapath/datapath_input.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_input.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 226 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152993 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " datapath:u_datapath\|datapath_input:u_datapath_input\|UD_LATCH\[10\] " "Node  \"datapath:u_datapath\|datapath_input:u_datapath_input\|UD_LATCH\[10\]\"" {  } { { "../RTL/datapath/datapath_input.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_input.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 235 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152993 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " datapath:u_datapath\|datapath_input:u_datapath_input\|UD_LATCH\[2\] " "Node  \"datapath:u_datapath\|datapath_input:u_datapath_input\|UD_LATCH\[2\]\"" {  } { { "../RTL/datapath/datapath_input.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_input.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 227 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152993 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " datapath:u_datapath\|datapath_input:u_datapath_input\|UD_LATCH\[12\] " "Node  \"datapath:u_datapath\|datapath_input:u_datapath_input\|UD_LATCH\[12\]\"" {  } { { "../RTL/datapath/datapath_input.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_input.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 237 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152993 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " datapath:u_datapath\|datapath_input:u_datapath_input\|UD_LATCH\[4\] " "Node  \"datapath:u_datapath\|datapath_input:u_datapath_input\|UD_LATCH\[4\]\"" {  } { { "../RTL/datapath/datapath_input.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_input.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 229 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152993 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " datapath:u_datapath\|datapath_input:u_datapath_input\|UD_LATCH\[0\] " "Node  \"datapath:u_datapath\|datapath_input:u_datapath_input\|UD_LATCH\[0\]\"" {  } { { "../RTL/datapath/datapath_input.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_input.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 225 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152993 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " datapath:u_datapath\|datapath_input:u_datapath_input\|UD_LATCH\[8\] " "Node  \"datapath:u_datapath\|datapath_input:u_datapath_input\|UD_LATCH\[8\]\"" {  } { { "../RTL/datapath/datapath_input.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_input.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 233 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152993 ""} { "Critical Warning" "WDRC_NODES_CRITICAL_WARNING" " datapath:u_datapath\|datapath_input:u_datapath_input\|UD_LATCH\[3\] " "Node  \"datapath:u_datapath\|datapath_input:u_datapath_input\|UD_LATCH\[3\]\"" {  } { { "../RTL/datapath/datapath_input.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_input.v" 39 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 228 9224 9983 0}  }  } }  } 1 308012 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152993 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1676834152993 ""}  } {  } 1 308060 "(High) %1!s!. (Value defined:%2!d!). Found %3!d! asynchronous clock domain interface structure(s) related to this rule." 0 0 "Design Assistant" 0 -1 1676834152993 ""}
{ "Warning" "WDRC_GATED_CLK_FANOUT" "Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power 30 10 " "(Medium) Rule C103: Gated clock does not feed at least a pre-defined number of clock ports to effectively save power. (Value defined:30). Found 10 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " rtl~0 " "Node  \"rtl~0\"" {  } { { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 801 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152994 ""} { "Warning" "WDRC_NODES_WARNING" " SCSI_SM:u_SCSI_SM\|scsi_sm_outputs:u_scsi_sm_outputs\|SET_DSACK " "Node  \"SCSI_SM:u_SCSI_SM\|scsi_sm_outputs:u_scsi_sm_outputs\|SET_DSACK\"" {  } { { "../RTL/SCSI_SM/scsi_sm_outputs.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/scsi_sm_outputs.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 620 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152994 ""} { "Warning" "WDRC_NODES_WARNING" " registers:u_registers\|addr_decoder:u_addr_decoder\|ACR_WR " "Node  \"registers:u_registers\|addr_decoder:u_addr_decoder\|ACR_WR\"" {  } { { "../RTL/Registers/addr_decoder.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/addr_decoder.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 779 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152994 ""} { "Warning" "WDRC_NODES_WARNING" " registers:u_registers\|addr_decoder:u_addr_decoder\|ST_DMA " "Node  \"registers:u_registers\|addr_decoder:u_addr_decoder\|ST_DMA\"" {  } { { "../RTL/Registers/addr_decoder.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/addr_decoder.v" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 781 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152994 ""} { "Warning" "WDRC_NODES_WARNING" " registers:u_registers\|addr_decoder:u_addr_decoder\|FLUSH_ " "Node  \"registers:u_registers\|addr_decoder:u_addr_decoder\|FLUSH_\"" {  } { { "../RTL/Registers/addr_decoder.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/addr_decoder.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 780 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152994 ""} { "Warning" "WDRC_NODES_WARNING" " registers:u_registers\|addr_decoder:u_addr_decoder\|ISTR_RD_ " "Node  \"registers:u_registers\|addr_decoder:u_addr_decoder\|ISTR_RD_\"" {  } { { "../RTL/Registers/addr_decoder.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/addr_decoder.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 777 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152994 ""} { "Warning" "WDRC_NODES_WARNING" " INCNO " "Node  \"INCNO\"" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 128 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 792 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152994 ""} { "Warning" "WDRC_NODES_WARNING" " INCNI " "Node  \"INCNI\"" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 129 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 793 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152994 ""} { "Warning" "WDRC_NODES_WARNING" " registers:u_registers\|addr_decoder:u_addr_decoder\|CONTR_WR " "Node  \"registers:u_registers\|addr_decoder:u_addr_decoder\|CONTR_WR\"" {  } { { "../RTL/Registers/addr_decoder.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/addr_decoder.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 778 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152994 ""} { "Warning" "WDRC_NODES_WARNING" " fifo:int_fifo\|fifo_byte_ptr:u_byte_ptr\|BO1_CLK " "Node  \"fifo:int_fifo\|fifo_byte_ptr:u_byte_ptr\|BO1_CLK\"" {  } { { "../RTL/FIFO/fifo_byte_ptr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_byte_ptr.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 278 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152994 ""}  } {  } 0 308017 "(Medium) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1676834152994 ""}
{ "Warning" "WDRC_ILLEGAL_CLOCK_NET" "Rule C104: Clock signal source should drive only clock input ports 7 " "(Medium) Rule C104: Clock signal source should drive only clock input ports. Found 7 nodes related to this rule." { { "Warning" "WDRC_NODES_WARNING" " SCSI_SM:u_SCSI_SM\|INCBO_o " "Node  \"SCSI_SM:u_SCSI_SM\|INCBO_o\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 660 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152994 ""} { "Warning" "WDRC_NODES_WARNING" " CPU_SM:u_CPU_SM\|PAS " "Node  \"CPU_SM:u_CPU_SM\|PAS\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 735 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152994 ""} { "Warning" "WDRC_NODES_WARNING" " CPU_SM:u_CPU_SM\|DECFIFO " "Node  \"CPU_SM:u_CPU_SM\|DECFIFO\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 59 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 740 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152994 ""} { "Warning" "WDRC_NODES_WARNING" " SCSI_SM:u_SCSI_SM\|S2CPU_o " "Node  \"SCSI_SM:u_SCSI_SM\|S2CPU_o\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 655 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152994 ""} { "Warning" "WDRC_NODES_WARNING" " registers:u_registers\|addr_decoder:u_addr_decoder\|ACR_WR " "Node  \"registers:u_registers\|addr_decoder:u_addr_decoder\|ACR_WR\"" {  } { { "../RTL/Registers/addr_decoder.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/addr_decoder.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 779 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152994 ""} { "Warning" "WDRC_NODES_WARNING" " CPU_SM:u_CPU_SM\|INCFIFO " "Node  \"CPU_SM:u_CPU_SM\|INCFIFO\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 745 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152994 ""} { "Warning" "WDRC_NODES_WARNING" " registers:u_registers\|addr_decoder:u_addr_decoder\|ISTR_RD_ " "Node  \"registers:u_registers\|addr_decoder:u_addr_decoder\|ISTR_RD_\"" {  } { { "../RTL/Registers/addr_decoder.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/Registers/addr_decoder.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 777 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152994 ""}  } {  } 0 308040 "(Medium) %1!s!. Found %2!d! nodes related to this rule." 0 0 "Design Assistant" 0 -1 1676834152994 ""}
{ "Warning" "WDRC_EXTERNAL_RESET" "Rule R102: External reset signals should be synchronized using two cascaded registers 1 " "(Medium) Rule R102: External reset signals should be synchronized using two cascaded registers. Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " _RST " "Node  \"_RST\"" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152994 ""}  } {  } 0 308023 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1676834152994 ""}
{ "Warning" "WDRC_RESET_NOT_SYNZED" "Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized 1 " "(Medium) Rule R105: The reset signal that is generated in one clock domain and used in another clock domain should be synchronized. Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " SCSI_SM:u_SCSI_SM\|CRESET_ " "Node  \"SCSI_SM:u_SCSI_SM\|CRESET_\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 645 9224 9983 0}  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152994 ""}  } {  } 0 308027 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1676834152994 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 28 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 28 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " CPU_SM:u_CPU_SM\|STATE\[0\] " "Node  \"CPU_SM:u_CPU_SM\|STATE\[0\]\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 297 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 728 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152994 ""} { "Info" "IDRC_NODES_INFO" " CPU_SM:u_CPU_SM\|STATE\[4\] " "Node  \"CPU_SM:u_CPU_SM\|STATE\[4\]\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 297 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 724 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152994 ""} { "Info" "IDRC_NODES_INFO" " CPU_SM:u_CPU_SM\|STATE\[1\] " "Node  \"CPU_SM:u_CPU_SM\|STATE\[1\]\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 297 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 727 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152994 ""} { "Info" "IDRC_NODES_INFO" " SCSI_SM:u_SCSI_SM\|STATE\[3\] " "Node  \"SCSI_SM:u_SCSI_SM\|STATE\[3\]\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 165 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 638 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152994 ""} { "Info" "IDRC_NODES_INFO" " SCSI_SM:u_SCSI_SM\|CRESET_ " "Node  \"SCSI_SM:u_SCSI_SM\|CRESET_\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 645 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152994 ""} { "Info" "IDRC_NODES_INFO" " _RST " "Node  \"_RST\"" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152994 ""} { "Info" "IDRC_NODES_INFO" " SCSI_SM:u_SCSI_SM\|S2CPU_o " "Node  \"SCSI_SM:u_SCSI_SM\|S2CPU_o\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 655 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152994 ""} { "Info" "IDRC_NODES_INFO" " CPU_SM:u_CPU_SM\|STATE\[2\] " "Node  \"CPU_SM:u_CPU_SM\|STATE\[2\]\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 297 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 726 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152994 ""} { "Info" "IDRC_NODES_INFO" " CPU_SM:u_CPU_SM\|STATE\[3\] " "Node  \"CPU_SM:u_CPU_SM\|STATE\[3\]\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 297 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 725 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152994 ""} { "Info" "IDRC_NODES_INFO" " PLL:u_PLL\|atpll:APLL_inst\|altpll:altpll_component\|_clk1~clkctrl " "Node  \"PLL:u_PLL\|atpll:APLL_inst\|altpll:altpll_component\|_clk1~clkctrl\"" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1521 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152994 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|fifo_3bit_cntr:u_next_out_cntr\|COUNT\[2\] " "Node  \"fifo:int_fifo\|fifo_3bit_cntr:u_next_out_cntr\|COUNT\[2\]\"" {  } { { "../RTL/FIFO/fifo_3bit_cntr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_3bit_cntr.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 798 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152994 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|fifo_3bit_cntr:u_next_out_cntr\|COUNT\[1\] " "Node  \"fifo:int_fifo\|fifo_3bit_cntr:u_next_out_cntr\|COUNT\[1\]\"" {  } { { "../RTL/FIFO/fifo_3bit_cntr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_3bit_cntr.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 799 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152994 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|fifo_3bit_cntr:u_next_out_cntr\|COUNT\[0\] " "Node  \"fifo:int_fifo\|fifo_3bit_cntr:u_next_out_cntr\|COUNT\[0\]\"" {  } { { "../RTL/FIFO/fifo_3bit_cntr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_3bit_cntr.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 797 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152994 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|Decoder0~4 " "Node  \"fifo:int_fifo\|Decoder0~4\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1407 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152994 ""} { "Info" "IDRC_NODES_INFO" " SCSI_SM:u_SCSI_SM\|S2F_o " "Node  \"SCSI_SM:u_SCSI_SM\|S2F_o\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 653 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152994 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|UUWS~clkctrl " "Node  \"fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|UUWS~clkctrl\"" {  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1524 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152994 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|Decoder0~7 " "Node  \"fifo:int_fifo\|Decoder0~7\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1410 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152994 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|Decoder0~5 " "Node  \"fifo:int_fifo\|Decoder0~5\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1408 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152994 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|Decoder0~6 " "Node  \"fifo:int_fifo\|Decoder0~6\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1409 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152994 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|Decoder0~0 " "Node  \"fifo:int_fifo\|Decoder0~0\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1402 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152994 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|Decoder0~3 " "Node  \"fifo:int_fifo\|Decoder0~3\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1406 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152994 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|Decoder0~1 " "Node  \"fifo:int_fifo\|Decoder0~1\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1404 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152994 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|Decoder0~2 " "Node  \"fifo:int_fifo\|Decoder0~2\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1405 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152994 ""} { "Info" "IDRC_NODES_INFO" " CPU_SM:u_CPU_SM\|PAS~clkctrl " "Node  \"CPU_SM:u_CPU_SM\|PAS~clkctrl\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1523 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152994 ""} { "Info" "IDRC_NODES_INFO" " datapath:u_datapath\|datapath_output:u_datapath_output\|DATA\[15\]~3 " "Node  \"datapath:u_datapath\|datapath_output:u_datapath_output\|DATA\[15\]~3\"" {  } { { "../RTL/datapath/datapath_output.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_output.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1072 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152994 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|UMWS~clkctrl " "Node  \"fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|UMWS~clkctrl\"" {  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1525 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152994 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|LMWS~clkctrl " "Node  \"fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|LMWS~clkctrl\"" {  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1526 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152994 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|LLWS~clkctrl " "Node  \"fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|LLWS~clkctrl\"" {  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1520 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834152994 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1676834152994 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|fifo_3bit_cntr:u_next_out_cntr\|COUNT\[1\] " "Node  \"fifo:int_fifo\|fifo_3bit_cntr:u_next_out_cntr\|COUNT\[1\]\"" {  } { { "../RTL/FIFO/fifo_3bit_cntr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_3bit_cntr.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 799 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834153001 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|fifo_3bit_cntr:u_next_out_cntr\|COUNT\[0\] " "Node  \"fifo:int_fifo\|fifo_3bit_cntr:u_next_out_cntr\|COUNT\[0\]\"" {  } { { "../RTL/FIFO/fifo_3bit_cntr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_3bit_cntr.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 797 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834153001 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|LLWS~clkctrl " "Node  \"fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|LLWS~clkctrl\"" {  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1520 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834153001 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|UUWS~clkctrl " "Node  \"fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|UUWS~clkctrl\"" {  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 25 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1524 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834153001 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|UMWS~clkctrl " "Node  \"fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|UMWS~clkctrl\"" {  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 26 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1525 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834153001 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|LMWS~clkctrl " "Node  \"fifo:int_fifo\|fifo_write_strobes:u_write_strobes\|LMWS~clkctrl\"" {  } { { "../RTL/FIFO/fifo_write_strobes.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_write_strobes.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1526 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834153001 ""} { "Info" "IDRC_NODES_INFO" " SCSI_SM:u_SCSI_SM\|S2CPU_o " "Node  \"SCSI_SM:u_SCSI_SM\|S2CPU_o\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 655 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834153001 ""} { "Info" "IDRC_NODES_INFO" " CPU_SM:u_CPU_SM\|STATE\[3\] " "Node  \"CPU_SM:u_CPU_SM\|STATE\[3\]\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 297 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 725 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834153001 ""} { "Info" "IDRC_NODES_INFO" " SCSI_SM:u_SCSI_SM\|S2F_o " "Node  \"SCSI_SM:u_SCSI_SM\|S2F_o\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 653 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834153001 ""} { "Info" "IDRC_NODES_INFO" " PLL:u_PLL\|atpll:APLL_inst\|altpll:altpll_component\|_clk1~clkctrl " "Node  \"PLL:u_PLL\|atpll:APLL_inst\|altpll:altpll_component\|_clk1~clkctrl\"" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1521 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834153001 ""} { "Info" "IDRC_NODES_INFO" " CPU_SM:u_CPU_SM\|STATE\[1\] " "Node  \"CPU_SM:u_CPU_SM\|STATE\[1\]\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 297 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 727 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834153001 ""} { "Info" "IDRC_NODES_INFO" " CPU_SM:u_CPU_SM\|STATE\[4\] " "Node  \"CPU_SM:u_CPU_SM\|STATE\[4\]\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 297 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 724 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834153001 ""} { "Info" "IDRC_NODES_INFO" " SCSI_SM:u_SCSI_SM\|CRESET_ " "Node  \"SCSI_SM:u_SCSI_SM\|CRESET_\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 645 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834153001 ""} { "Info" "IDRC_NODES_INFO" " _RST " "Node  \"_RST\"" {  } { { "../RTL/RESDMAC.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/RESDMAC.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834153001 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|fifo_3bit_cntr:u_next_out_cntr\|COUNT\[2\] " "Node  \"fifo:int_fifo\|fifo_3bit_cntr:u_next_out_cntr\|COUNT\[2\]\"" {  } { { "../RTL/FIFO/fifo_3bit_cntr.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo_3bit_cntr.v" 30 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 798 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834153001 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|Decoder0~2 " "Node  \"fifo:int_fifo\|Decoder0~2\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1405 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834153001 ""} { "Info" "IDRC_NODES_INFO" " datapath:u_datapath\|datapath_output:u_datapath_output\|DATA\[15\]~3 " "Node  \"datapath:u_datapath\|datapath_output:u_datapath_output\|DATA\[15\]~3\"" {  } { { "../RTL/datapath/datapath_output.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/datapath/datapath_output.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1072 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834153001 ""} { "Info" "IDRC_NODES_INFO" " CPU_SM:u_CPU_SM\|STATE\[0\] " "Node  \"CPU_SM:u_CPU_SM\|STATE\[0\]\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 297 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 728 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834153001 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|Decoder0~1 " "Node  \"fifo:int_fifo\|Decoder0~1\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1404 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834153001 ""} { "Info" "IDRC_NODES_INFO" " CPU_SM:u_CPU_SM\|STATE\[2\] " "Node  \"CPU_SM:u_CPU_SM\|STATE\[2\]\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 297 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 726 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834153001 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|Decoder0~3 " "Node  \"fifo:int_fifo\|Decoder0~3\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1406 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834153001 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|Decoder0~4 " "Node  \"fifo:int_fifo\|Decoder0~4\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1407 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834153001 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|Decoder0~7 " "Node  \"fifo:int_fifo\|Decoder0~7\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1410 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834153001 ""} { "Info" "IDRC_NODES_INFO" " CPU_SM:u_CPU_SM\|PAS~clkctrl " "Node  \"CPU_SM:u_CPU_SM\|PAS~clkctrl\"" {  } { { "../RTL/CPU_SM/CPU_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/CPU_SM/CPU_SM.v" 67 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1523 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834153001 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|Decoder0~0 " "Node  \"fifo:int_fifo\|Decoder0~0\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1402 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834153001 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|Decoder0~5 " "Node  \"fifo:int_fifo\|Decoder0~5\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1408 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834153001 ""} { "Info" "IDRC_NODES_INFO" " fifo:int_fifo\|Decoder0~6 " "Node  \"fifo:int_fifo\|Decoder0~6\"" {  } { { "../RTL/FIFO/fifo.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/FIFO/fifo.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 1409 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834153001 ""} { "Info" "IDRC_NODES_INFO" " SCSI_SM:u_SCSI_SM\|STATE\[3\] " "Node  \"SCSI_SM:u_SCSI_SM\|STATE\[3\]\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 165 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 638 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834153001 ""} { "Info" "IDRC_NODES_INFO" " SCSI_SM:u_SCSI_SM\|STATE\[1\] " "Node  \"SCSI_SM:u_SCSI_SM\|STATE\[1\]\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 165 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 640 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834153001 ""} { "Info" "IDRC_NODES_INFO" " SCSI_SM:u_SCSI_SM\|STATE\[4\] " "Node  \"SCSI_SM:u_SCSI_SM\|STATE\[4\]\"" {  } { { "../RTL/SCSI_SM/SCSI_SM.v" "" { Text "C:/Users/mbtay/SDMAC-Replacement/RTL/SCSI_SM/SCSI_SM.v" 165 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mbtay/SDMAC-Replacement/Quartus/" { { 0 { 0 ""} 0 637 9224 9983 0}  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Quartus II" 0 -1 1676834153001 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Quartus II" 0 -1 1676834153001 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1676834153001 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "78 115 " "Design Assistant information: finished post-fitting analysis of current design -- generated 78 information messages and 115 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1676834153001 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 142 s Quartus II 64-Bit " "Quartus II 64-Bit Design Assistant was successful. 0 errors, 142 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4546 " "Peak virtual memory: 4546 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1676834153190 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 19 19:15:53 2023 " "Processing ended: Sun Feb 19 19:15:53 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1676834153190 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1676834153190 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1676834153190 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1676834153190 ""}
