
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -16.34

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.20

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.20

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: u0.u1.d[6]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.w[1][22]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ u0.u1.d[6]$_DFF_P_/CK (DFF_X1)
     1    2.33    0.01    0.06    0.06 ^ u0.u1.d[6]$_DFF_P_/QN (DFF_X1)
                                         _00430_ (net)
                  0.01    0.00    0.06 ^ _15936_/A (XOR2_X1)
     2    3.99    0.01    0.02    0.08 v _15936_/Z (XOR2_X1)
                                         _06766_ (net)
                  0.01    0.00    0.08 v _16028_/B1 (AOI21_X1)
     1    1.24    0.01    0.02    0.11 ^ _16028_/ZN (AOI21_X1)
                                         _00335_ (net)
                  0.01    0.00    0.11 ^ u0.w[1][22]$_DFF_P_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ u0.w[1][22]$_DFF_P_/CK (DFF_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: ld_r$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa21_sr[6]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ ld_r$_DFF_P_/CK (DFF_X1)
     1    7.13    0.02    0.10    0.10 ^ ld_r$_DFF_P_/Q (DFF_X1)
                                         ld_r (net)
                  0.02    0.00    0.10 ^ _18258_/A (BUF_X4)
     5   22.01    0.01    0.03    0.13 ^ _18258_/Z (BUF_X4)
                                         _08970_ (net)
                  0.01    0.00    0.13 ^ _18280_/A (BUF_X4)
    10   39.12    0.02    0.04    0.17 ^ _18280_/Z (BUF_X4)
                                         _08992_ (net)
                  0.02    0.00    0.18 ^ _18304_/A (BUF_X4)
    10   38.79    0.02    0.04    0.22 ^ _18304_/Z (BUF_X4)
                                         _09015_ (net)
                  0.02    0.00    0.22 ^ _18395_/A (BUF_X8)
    10   36.17    0.01    0.03    0.25 ^ _18395_/Z (BUF_X8)
                                         _09102_ (net)
                  0.01    0.00    0.26 ^ _18396_/A (BUF_X2)
    10   32.84    0.04    0.06    0.31 ^ _18396_/Z (BUF_X2)
                                         _09103_ (net)
                  0.04    0.00    0.31 ^ _18428_/A (BUF_X2)
    10   33.87    0.04    0.06    0.38 ^ _18428_/Z (BUF_X2)
                                         _09135_ (net)
                  0.04    0.01    0.38 ^ _25924_/A2 (NAND3_X1)
     1    1.64    0.02    0.03    0.41 v _25924_/ZN (NAND3_X1)
                                         _02933_ (net)
                  0.02    0.00    0.41 v _25926_/A (OAI21_X1)
     1    3.50    0.03    0.03    0.44 ^ _25926_/ZN (OAI21_X1)
                                         _02935_ (net)
                  0.03    0.00    0.44 ^ _25927_/A2 (NOR2_X2)
     4    7.89    0.01    0.02    0.46 v _25927_/ZN (NOR2_X2)
                                         _02936_ (net)
                  0.01    0.00    0.46 v _25928_/A (INV_X1)
     3    5.55    0.01    0.02    0.48 ^ _25928_/ZN (INV_X1)
                                         _02937_ (net)
                  0.01    0.00    0.48 ^ _25929_/A (BUF_X2)
    10   26.54    0.03    0.05    0.53 ^ _25929_/Z (BUF_X2)
                                         _02938_ (net)
                  0.03    0.00    0.53 ^ _25930_/A (BUF_X8)
    17   52.45    0.02    0.04    0.57 ^ _25930_/Z (BUF_X8)
                                         _15164_ (net)
                  0.02    0.00    0.57 ^ _29762_/B (HA_X1)
     2    2.94    0.01    0.04    0.61 ^ _29762_/CO (HA_X1)
                                         _15176_ (net)
                  0.01    0.00    0.61 ^ _25972_/A (CLKBUF_X1)
    10   22.92    0.05    0.08    0.69 ^ _25972_/Z (CLKBUF_X1)
                                         _02976_ (net)
                  0.05    0.00    0.69 ^ _25988_/A (AOI21_X2)
     5   11.13    0.02    0.03    0.72 v _25988_/ZN (AOI21_X2)
                                         _02992_ (net)
                  0.02    0.00    0.72 v _26323_/A2 (NOR3_X1)
     2    3.46    0.04    0.06    0.78 ^ _26323_/ZN (NOR3_X1)
                                         _03323_ (net)
                  0.04    0.00    0.78 ^ _26495_/B2 (OAI21_X1)
     1    2.14    0.02    0.03    0.81 v _26495_/ZN (OAI21_X1)
                                         _03492_ (net)
                  0.02    0.00    0.81 v _26499_/A2 (NAND3_X1)
     1    1.82    0.01    0.02    0.83 ^ _26499_/ZN (NAND3_X1)
                                         _03496_ (net)
                  0.01    0.00    0.83 ^ _26500_/B2 (AOI21_X1)
     1    1.59    0.01    0.02    0.85 v _26500_/ZN (AOI21_X1)
                                         _03497_ (net)
                  0.01    0.00    0.85 v _26531_/A2 (NOR4_X1)
     1    7.17    0.09    0.12    0.97 ^ _26531_/ZN (NOR4_X1)
                                         _00126_ (net)
                  0.09    0.00    0.97 ^ sa21_sr[6]$_DFF_P_/D (DFF_X1)
                                  0.97   data arrival time

                  0.00    0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock network delay (ideal)
                          0.00    0.82   clock reconvergence pessimism
                                  0.82 ^ sa21_sr[6]$_DFF_P_/CK (DFF_X1)
                         -0.05    0.77   library setup time
                                  0.77   data required time
-----------------------------------------------------------------------------
                                  0.77   data required time
                                 -0.97   data arrival time
-----------------------------------------------------------------------------
                                 -0.20   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: ld_r$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa21_sr[6]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ ld_r$_DFF_P_/CK (DFF_X1)
     1    7.13    0.02    0.10    0.10 ^ ld_r$_DFF_P_/Q (DFF_X1)
                                         ld_r (net)
                  0.02    0.00    0.10 ^ _18258_/A (BUF_X4)
     5   22.01    0.01    0.03    0.13 ^ _18258_/Z (BUF_X4)
                                         _08970_ (net)
                  0.01    0.00    0.13 ^ _18280_/A (BUF_X4)
    10   39.12    0.02    0.04    0.17 ^ _18280_/Z (BUF_X4)
                                         _08992_ (net)
                  0.02    0.00    0.18 ^ _18304_/A (BUF_X4)
    10   38.79    0.02    0.04    0.22 ^ _18304_/Z (BUF_X4)
                                         _09015_ (net)
                  0.02    0.00    0.22 ^ _18395_/A (BUF_X8)
    10   36.17    0.01    0.03    0.25 ^ _18395_/Z (BUF_X8)
                                         _09102_ (net)
                  0.01    0.00    0.26 ^ _18396_/A (BUF_X2)
    10   32.84    0.04    0.06    0.31 ^ _18396_/Z (BUF_X2)
                                         _09103_ (net)
                  0.04    0.00    0.31 ^ _18428_/A (BUF_X2)
    10   33.87    0.04    0.06    0.38 ^ _18428_/Z (BUF_X2)
                                         _09135_ (net)
                  0.04    0.01    0.38 ^ _25924_/A2 (NAND3_X1)
     1    1.64    0.02    0.03    0.41 v _25924_/ZN (NAND3_X1)
                                         _02933_ (net)
                  0.02    0.00    0.41 v _25926_/A (OAI21_X1)
     1    3.50    0.03    0.03    0.44 ^ _25926_/ZN (OAI21_X1)
                                         _02935_ (net)
                  0.03    0.00    0.44 ^ _25927_/A2 (NOR2_X2)
     4    7.89    0.01    0.02    0.46 v _25927_/ZN (NOR2_X2)
                                         _02936_ (net)
                  0.01    0.00    0.46 v _25928_/A (INV_X1)
     3    5.55    0.01    0.02    0.48 ^ _25928_/ZN (INV_X1)
                                         _02937_ (net)
                  0.01    0.00    0.48 ^ _25929_/A (BUF_X2)
    10   26.54    0.03    0.05    0.53 ^ _25929_/Z (BUF_X2)
                                         _02938_ (net)
                  0.03    0.00    0.53 ^ _25930_/A (BUF_X8)
    17   52.45    0.02    0.04    0.57 ^ _25930_/Z (BUF_X8)
                                         _15164_ (net)
                  0.02    0.00    0.57 ^ _29762_/B (HA_X1)
     2    2.94    0.01    0.04    0.61 ^ _29762_/CO (HA_X1)
                                         _15176_ (net)
                  0.01    0.00    0.61 ^ _25972_/A (CLKBUF_X1)
    10   22.92    0.05    0.08    0.69 ^ _25972_/Z (CLKBUF_X1)
                                         _02976_ (net)
                  0.05    0.00    0.69 ^ _25988_/A (AOI21_X2)
     5   11.13    0.02    0.03    0.72 v _25988_/ZN (AOI21_X2)
                                         _02992_ (net)
                  0.02    0.00    0.72 v _26323_/A2 (NOR3_X1)
     2    3.46    0.04    0.06    0.78 ^ _26323_/ZN (NOR3_X1)
                                         _03323_ (net)
                  0.04    0.00    0.78 ^ _26495_/B2 (OAI21_X1)
     1    2.14    0.02    0.03    0.81 v _26495_/ZN (OAI21_X1)
                                         _03492_ (net)
                  0.02    0.00    0.81 v _26499_/A2 (NAND3_X1)
     1    1.82    0.01    0.02    0.83 ^ _26499_/ZN (NAND3_X1)
                                         _03496_ (net)
                  0.01    0.00    0.83 ^ _26500_/B2 (AOI21_X1)
     1    1.59    0.01    0.02    0.85 v _26500_/ZN (AOI21_X1)
                                         _03497_ (net)
                  0.01    0.00    0.85 v _26531_/A2 (NOR4_X1)
     1    7.17    0.09    0.12    0.97 ^ _26531_/ZN (NOR4_X1)
                                         _00126_ (net)
                  0.09    0.00    0.97 ^ sa21_sr[6]$_DFF_P_/D (DFF_X1)
                                  0.97   data arrival time

                  0.00    0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock network delay (ideal)
                          0.00    0.82   clock reconvergence pessimism
                                  0.82 ^ sa21_sr[6]$_DFF_P_/CK (DFF_X1)
                         -0.05    0.77   library setup time
                                  0.77   data required time
-----------------------------------------------------------------------------
                                  0.77   data required time
                                 -0.97   data arrival time
-----------------------------------------------------------------------------
                                 -0.20   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_21903_/ZN                             16.02   19.46   -3.44 (VIOLATED)
_17290_/ZN                             10.47   12.77   -2.30 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.05286969617009163

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.2663

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-3.439211368560791

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
16.021699905395508

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.2147

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 2

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 160

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: ld_r$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa21_sr[6]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ ld_r$_DFF_P_/CK (DFF_X1)
   0.10    0.10 ^ ld_r$_DFF_P_/Q (DFF_X1)
   0.03    0.13 ^ _18258_/Z (BUF_X4)
   0.04    0.17 ^ _18280_/Z (BUF_X4)
   0.04    0.22 ^ _18304_/Z (BUF_X4)
   0.04    0.25 ^ _18395_/Z (BUF_X8)
   0.06    0.31 ^ _18396_/Z (BUF_X2)
   0.06    0.38 ^ _18428_/Z (BUF_X2)
   0.04    0.41 v _25924_/ZN (NAND3_X1)
   0.03    0.44 ^ _25926_/ZN (OAI21_X1)
   0.02    0.46 v _25927_/ZN (NOR2_X2)
   0.02    0.48 ^ _25928_/ZN (INV_X1)
   0.05    0.53 ^ _25929_/Z (BUF_X2)
   0.04    0.57 ^ _25930_/Z (BUF_X8)
   0.04    0.61 ^ _29762_/CO (HA_X1)
   0.08    0.69 ^ _25972_/Z (CLKBUF_X1)
   0.03    0.72 v _25988_/ZN (AOI21_X2)
   0.06    0.78 ^ _26323_/ZN (NOR3_X1)
   0.03    0.81 v _26495_/ZN (OAI21_X1)
   0.02    0.83 ^ _26499_/ZN (NAND3_X1)
   0.02    0.85 v _26500_/ZN (AOI21_X1)
   0.12    0.97 ^ _26531_/ZN (NOR4_X1)
   0.00    0.97 ^ sa21_sr[6]$_DFF_P_/D (DFF_X1)
           0.97   data arrival time

   0.82    0.82   clock clk (rise edge)
   0.00    0.82   clock network delay (ideal)
   0.00    0.82   clock reconvergence pessimism
           0.82 ^ sa21_sr[6]$_DFF_P_/CK (DFF_X1)
  -0.05    0.77   library setup time
           0.77   data required time
---------------------------------------------------------
           0.77   data required time
          -0.97   data arrival time
---------------------------------------------------------
          -0.20   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: u0.u1.d[6]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.w[1][22]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ u0.u1.d[6]$_DFF_P_/CK (DFF_X1)
   0.06    0.06 ^ u0.u1.d[6]$_DFF_P_/QN (DFF_X1)
   0.02    0.08 v _15936_/Z (XOR2_X1)
   0.02    0.11 ^ _16028_/ZN (AOI21_X1)
   0.00    0.11 ^ u0.w[1][22]$_DFF_P_/D (DFF_X1)
           0.11   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ u0.w[1][22]$_DFF_P_/CK (DFF_X1)
   0.01    0.01   library hold time
           0.01   data required time
---------------------------------------------------------
           0.01   data required time
          -0.11   data arrival time
---------------------------------------------------------
           0.10   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
0.9706

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.1965

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-20.245209

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.23e-03   1.08e-03   4.44e-05   1.04e-02   2.9%
Combinational          1.67e-01   1.77e-01   5.07e-04   3.44e-01  97.1%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.76e-01   1.78e-01   5.51e-04   3.55e-01 100.0%
                          49.6%      50.2%       0.2%
