=====
SETUP
-13.902
17.106
3.204
cnt_ver_2_s0
6.403
6.635
n261_s7
7.321
7.870
n261_s5
7.871
8.426
n261_s2
8.823
9.378
n261_s9
9.868
10.423
data_out_controlled_2_s1
11.824
12.277
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s10
14.144
14.606
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s4
14.780
15.151
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s9
15.330
15.792
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s3
15.794
16.364
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/n114_s0
16.536
17.106
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/sel_xnor_s0
17.106
=====
SETUP
-13.357
16.561
3.204
cnt_ver_2_s0
6.403
6.635
n261_s7
7.321
7.870
n261_s5
7.871
8.426
n261_s2
8.823
9.378
n261_s9
9.868
10.423
data_out_controlled_2_s1
11.824
12.277
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s10
13.711
14.281
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s4
14.283
14.654
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s9
14.834
15.383
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s3
15.384
15.837
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/n114_s0
15.991
16.561
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/sel_xnor_s0
16.561
=====
SETUP
-13.142
16.346
3.204
cnt_ver_2_s0
6.403
6.635
n261_s7
7.321
7.870
n261_s5
7.871
8.426
n261_s2
8.823
9.378
n261_s9
9.868
10.423
data_out_controlled_2_s1
11.824
12.277
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s9
12.894
13.464
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s6
13.467
14.037
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s10
14.211
14.760
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s3
14.761
15.331
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s1
15.334
15.883
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/n114_s0
15.884
16.346
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/sel_xnor_s0
16.346
=====
SETUP
-12.048
15.252
3.204
cnt_ver_2_s0
6.403
6.635
n261_s7
7.321
7.870
n261_s5
7.871
8.426
n261_s2
8.823
9.378
n261_s9
9.868
10.423
data_out_controlled_5_s1
11.824
12.277
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_5_s0
15.252
=====
SETUP
-11.865
15.069
3.204
cnt_ver_2_s0
6.403
6.635
n261_s7
7.321
7.870
n261_s5
7.871
8.426
n261_s2
8.823
9.378
n261_s9
9.868
10.423
data_out_controlled_4_s1
11.824
12.277
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_4_s0
15.069
=====
SETUP
-11.328
14.532
3.204
cnt_ver_2_s0
6.403
6.635
n261_s7
7.321
7.870
n261_s5
7.871
8.426
n261_s2
8.823
9.378
n261_s9
9.868
10.423
data_out_controlled_2_s1
11.824
12.277
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_2_s0
14.532
=====
SETUP
-11.277
14.481
3.204
cnt_ver_2_s0
6.403
6.635
n261_s7
7.321
7.870
n261_s5
7.871
8.426
n261_s2
8.823
9.378
n261_s9
9.868
10.423
data_out_controlled_3_s1
11.571
12.126
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_3_s0
14.481
=====
SETUP
-11.091
14.295
3.204
cnt_ver_2_s0
6.403
6.635
n261_s7
7.321
7.870
n261_s5
7.871
8.426
n261_s2
8.823
9.378
n261_s9
9.868
10.423
data_out_controlled_1_s1
11.824
12.277
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_1_s0
14.295
=====
SETUP
-11.022
14.227
3.204
cnt_ver_2_s0
6.403
6.635
n261_s7
7.321
7.870
n261_s5
7.871
8.426
n261_s2
8.823
9.378
n261_s9
9.868
10.423
data_out_controlled_4_s1
11.824
12.277
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_4_s0
14.227
=====
SETUP
-10.954
14.159
3.204
u_loader/rd_ptr_1_s1
6.403
6.635
u_loader/mem_mem_14_1_s
8.672
9.189
u_loader/mem_DOL_105_G[0]_s10
10.144
10.699
u_loader/mem_DOL_105_G[0]_s4
10.699
10.802
u_loader/mem_DOL_105_G[0]_s1
10.802
10.905
u_loader/mem_DOL_105_G[0]_s0
10.905
11.008
data_out_controlled_7_s1
11.912
12.283
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_7_s0
14.159
=====
SETUP
-10.926
14.131
3.204
cnt_ver_2_s0
6.403
6.635
n261_s7
7.321
7.870
n261_s5
7.871
8.426
n261_s2
8.823
9.378
n261_s9
9.868
10.423
data_out_controlled_0_s1
11.824
12.277
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_0_s0
14.131
=====
SETUP
-10.753
13.957
3.204
cnt_ver_2_s0
6.403
6.635
n261_s7
7.321
7.870
n261_s5
7.871
8.426
n261_s2
8.823
9.378
n261_s9
9.868
10.423
data_out_controlled_3_s1
11.571
12.126
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_3_s0
13.957
=====
SETUP
-10.667
13.871
3.204
cnt_ver_2_s0
6.403
6.635
n261_s7
7.321
7.870
n261_s5
7.871
8.426
n261_s2
8.823
9.378
n261_s9
9.868
10.423
data_out_controlled_5_s1
11.824
12.277
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_5_s0
13.871
=====
SETUP
-10.562
13.766
3.204
cnt_ver_2_s0
6.403
6.635
n261_s7
7.321
7.870
n261_s5
7.871
8.426
n261_s2
8.823
9.378
n261_s9
9.868
10.423
data_out_controlled_4_s1
11.824
12.277
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_4_s0
13.766
=====
SETUP
-10.556
13.760
3.204
cnt_ver_2_s0
6.403
6.635
n261_s7
7.321
7.870
n261_s5
7.871
8.426
n261_s2
8.823
9.378
n261_s9
9.868
10.423
data_out_controlled_2_s1
11.824
12.277
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_2_s0
13.760
=====
SETUP
-10.533
13.737
3.204
cnt_ver_2_s0
6.403
6.635
n261_s7
7.321
7.870
n261_s5
7.871
8.426
n261_s2
8.823
9.378
n261_s9
9.868
10.423
data_out_controlled_6_s1
11.571
12.126
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_b/din_d_6_s0
13.737
=====
SETUP
-10.511
13.715
3.204
cnt_ver_2_s0
6.403
6.635
n261_s7
7.321
7.870
n261_s5
7.871
8.426
n261_s2
8.823
9.378
n261_s9
9.868
10.423
data_out_controlled_1_s1
11.824
12.277
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_1_s0
13.715
=====
SETUP
-10.462
13.666
3.204
cnt_ver_2_s0
6.403
6.635
n261_s7
7.321
7.870
n261_s5
7.871
8.426
n261_s2
8.823
9.378
n261_s9
9.868
10.423
data_out_controlled_1_s1
11.824
12.277
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_1_s0
13.666
=====
SETUP
-10.420
13.624
3.204
u_loader/rd_ptr_1_s1
6.403
6.635
u_loader/mem_mem_14_1_s
8.672
9.189
u_loader/mem_DOL_105_G[0]_s10
10.144
10.699
u_loader/mem_DOL_105_G[0]_s4
10.699
10.802
u_loader/mem_DOL_105_G[0]_s1
10.802
10.905
u_loader/mem_DOL_105_G[0]_s0
10.905
11.008
data_out_controlled_7_s1
11.912
12.283
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_7_s0
13.624
=====
SETUP
-10.413
13.617
3.204
cnt_ver_2_s0
6.403
6.635
n261_s7
7.321
7.870
n261_s5
7.871
8.426
n261_s2
8.823
9.378
n261_s9
9.868
10.423
data_out_controlled_0_s1
11.824
12.277
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_0_s0
13.617
=====
SETUP
-10.386
13.590
3.204
cnt_ver_2_s0
6.403
6.635
n261_s7
7.321
7.870
n261_s5
7.871
8.426
n261_s2
8.823
9.378
n261_s9
9.868
10.423
data_out_controlled_2_s1
11.824
12.277
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_2_s0
13.590
=====
SETUP
-10.374
13.578
3.204
cnt_ver_2_s0
6.403
6.635
n261_s7
7.321
7.870
n261_s5
7.871
8.426
n261_s2
8.823
9.378
n261_s9
9.868
10.423
data_out_controlled_3_s1
11.571
12.126
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_3_s0
13.578
=====
SETUP
-10.294
13.498
3.204
u_loader/rd_ptr_1_s1
6.403
6.635
u_loader/mem_mem_14_1_s
8.672
9.189
u_loader/mem_DOL_105_G[0]_s10
10.144
10.699
u_loader/mem_DOL_105_G[0]_s4
10.699
10.802
u_loader/mem_DOL_105_G[0]_s1
10.802
10.905
u_loader/mem_DOL_105_G[0]_s0
10.905
11.008
data_out_controlled_7_s1
11.912
12.283
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_7_s0
13.498
=====
SETUP
-10.293
13.497
3.204
cnt_ver_2_s0
6.403
6.635
n261_s7
7.321
7.870
n261_s5
7.871
8.426
n261_s2
8.823
9.378
n261_s9
9.868
10.423
data_out_controlled_5_s1
11.824
12.277
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_r/din_d_5_s0
13.497
=====
SETUP
-10.241
13.445
3.204
cnt_ver_2_s0
6.403
6.635
n261_s7
7.321
7.870
n261_s5
7.871
8.426
n261_s2
8.823
9.378
n261_s9
9.868
10.423
data_out_controlled_6_s1
11.571
12.126
u_DVI_TX_Top/rgb2dvi_inst/TMDS8b10b_inst_g/din_d_6_s0
13.445
=====
HOLD
-1.474
4.215
5.689
clk_i_ibuf
0.000
1.392
run_cnt_24_s0
2.903
3.105
gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0
4.215
=====
HOLD
0.074
5.966
5.892
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_21_s0
5.643
5.844
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_5_s
5.966
=====
HOLD
0.074
5.966
5.892
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_6_s0
5.643
5.844
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s
5.966
=====
HOLD
0.074
5.966
5.892
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_0_s0
5.643
5.844
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s
5.966
=====
HOLD
0.076
5.969
5.892
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_22_s0
5.643
5.845
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_5_s
5.969
=====
HOLD
0.076
5.969
5.892
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_7_s0
5.643
5.845
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_1_s
5.969
=====
HOLD
0.202
6.095
5.892
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_23_s0
5.643
5.845
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_5_s
6.095
=====
HOLD
0.202
6.095
5.892
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_2_s0
5.643
5.845
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s
6.095
=====
HOLD
0.213
6.106
5.892
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_3_s0
5.643
5.845
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_0_s
6.106
=====
HOLD
0.225
6.118
5.892
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_41_s0
5.643
5.845
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_10_s
6.118
=====
HOLD
0.225
6.118
5.892
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_40_s0
5.643
5.845
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_10_s
6.118
=====
HOLD
0.225
6.118
5.892
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_35_s0
5.643
5.845
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_8_s
6.118
=====
HOLD
0.225
6.118
5.892
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_33_s0
5.643
5.845
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_8_s
6.118
=====
HOLD
0.319
5.973
5.653
u_loader/fifo_din_6_s0
5.643
5.845
u_loader/mem_mem_10_1_s
5.973
=====
HOLD
0.319
5.973
5.653
u_loader/fifo_din_5_s0
5.643
5.845
u_loader/mem_mem_10_1_s
5.973
=====
HOLD
0.334
5.987
5.653
u_loader/wr_ptr_1_s1
5.643
5.844
u_loader/mem_mem_8_0_s
5.987
=====
HOLD
0.336
5.990
5.653
u_loader/wr_ptr_3_s1
5.643
5.844
u_loader/mem_mem_8_0_s
5.990
=====
HOLD
0.338
5.991
5.653
u_loader/wr_ptr_2_s1
5.643
5.845
u_loader/mem_mem_8_0_s
5.991
=====
HOLD
0.340
5.993
5.653
u_loader/wr_ptr_0_s1
5.643
5.845
u_loader/mem_mem_8_0_s
5.993
=====
HOLD
0.361
6.648
6.287
gw_gao_inst_0/tck_ibuf
0.000
3.126
gw_gao_inst_0/u_gw_jtag
3.126
3.802
gw_gao_inst_0/u_la0_top/address_counter_4_s0
6.169
6.371
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_5_s
6.648
=====
HOLD
0.363
6.255
5.892
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_34_s0
5.643
5.845
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_8_s
6.255
=====
HOLD
0.364
6.651
6.287
gw_gao_inst_0/tck_ibuf
0.000
3.126
gw_gao_inst_0/u_gw_jtag
3.126
3.802
gw_gao_inst_0/u_la0_top/address_counter_7_s0
6.169
6.371
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_5_s
6.651
=====
HOLD
0.375
6.267
5.892
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_9_s0
5.643
5.845
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_2_s
6.267
=====
HOLD
0.425
6.080
5.654
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1
5.643
5.845
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n553_s1
5.848
6.080
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1
6.080
=====
HOLD
0.425
6.080
5.654
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1
5.643
5.845
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/n544_s2
5.848
6.080
gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1
6.080
