[View]
Entity=testbench_for_serialtoparallel
Architecture=
TopLevelType=2
[file:.\src\Converter.vhd]
Enabled=1
[file:.\src\TestBench\serialtoparallel_TB.vhd]
Enabled=1
LIB=
[file:.\src\TestBench\serialtoparallel_TB_runtest.do]
Enabled=1
[file:.\..\..\..\..\5thsemester\Aminian\CAD3Q2\CAD3Q2\src\untitled.asdb]
Enabled=1
[file:.\..\..\..\..\5thsemester\Aminian\CAD3Q2\CAD3Q2\src\untitled.awc]
Enabled=1
[file:.\src\Converter.vhd]
Enabled=1
[file:.\..\..\..\..\..\5thsemester\Aminian\CAD_HW03_KimiaSedaghati\CAD3Q2\CAD3Q2\src\untitled.asdb]
Enabled=1
[file:.\..\..\..\..\..\5thsemester\Aminian\CAD_HW03_KimiaSedaghati\CAD3Q2\CAD3Q2\src\untitled.awc]
Enabled=1
