module alu(
    input      [31:0]src_a, 
    input      [31:0]src_b,
    input            op,
    output reg [31:0]res
);

always @(*) begin
    case (op)
    `   1'b0: res = src_a;
        1'b1: res = src_a + src_b;
end

endmodule