-- ==============================================================
-- Generated by Dot2Vhdl ver. 2.0
-- File created: Mon Jun 26 11:26:44 2023

-- ==============================================================
library IEEE; 
use IEEE.std_logic_1164.all; 
use IEEE.numeric_std.all; 
use work.customTypes.all; 
-- ==============================================================
entity chaosNCG is 
port (
	clk:  in std_logic;
	rst:  in std_logic;
	start_in:  in std_logic_vector (0 downto 0);
	start_valid:  in std_logic;
	start_ready:  out std_logic;
	end_out:  out std_logic_vector (31 downto 0);
	end_valid:  out std_logic;
	end_ready:  in std_logic;
	I_din : in std_logic_vector (31 downto 0);
	I_valid_in : in std_logic;
	I_ready_out : out std_logic;
	Y_din : in std_logic_vector (31 downto 0);
	Y_valid_in : in std_logic;
	Y_ready_out : out std_logic;
	X_din : in std_logic_vector (31 downto 0);
	X_valid_in : in std_logic;
	X_ready_out : out std_logic;
	A_address0 : out std_logic_vector (31 downto 0);
	A_ce0 : out std_logic;
	A_we0 : out std_logic;
	A_dout0 : out std_logic_vector (31 downto 0);
	A_din0 : in std_logic_vector (31 downto 0);
	A_address1 : out std_logic_vector (31 downto 0);
	A_ce1 : out std_logic;
	A_we1 : out std_logic;
	A_dout1 : out std_logic_vector (31 downto 0);
	A_din1 : in std_logic_vector (31 downto 0);
	M_address0 : out std_logic_vector (31 downto 0);
	M_ce0 : out std_logic;
	M_we0 : out std_logic;
	M_dout0 : out std_logic_vector (31 downto 0);
	M_din0 : in std_logic_vector (31 downto 0);
	M_address1 : out std_logic_vector (31 downto 0);
	M_ce1 : out std_logic;
	M_we1 : out std_logic;
	M_dout1 : out std_logic_vector (31 downto 0);
	M_din1 : in std_logic_vector (31 downto 0));
end;

architecture behavioral of chaosNCG is 

	signal I_clk : std_logic;
	signal I_rst : std_logic;
	signal I_dataInArray_0 : std_logic_vector(31 downto 0);
	signal I_pValidArray_0 : std_logic;
	signal I_readyArray_0 : std_logic;
	signal I_nReadyArray_0 : std_logic;
	signal I_validArray_0 : std_logic;
	signal I_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Y_clk : std_logic;
	signal Y_rst : std_logic;
	signal Y_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Y_pValidArray_0 : std_logic;
	signal Y_readyArray_0 : std_logic;
	signal Y_nReadyArray_0 : std_logic;
	signal Y_validArray_0 : std_logic;
	signal Y_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal X_clk : std_logic;
	signal X_rst : std_logic;
	signal X_dataInArray_0 : std_logic_vector(31 downto 0);
	signal X_pValidArray_0 : std_logic;
	signal X_readyArray_0 : std_logic;
	signal X_nReadyArray_0 : std_logic;
	signal X_validArray_0 : std_logic;
	signal X_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal cst_0_clk : std_logic;
	signal cst_0_rst : std_logic;
	signal cst_0_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_0_pValidArray_0 : std_logic;
	signal cst_0_readyArray_0 : std_logic;
	signal cst_0_nReadyArray_0 : std_logic;
	signal cst_0_validArray_0 : std_logic;
	signal cst_0_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal start_0_clk : std_logic;
	signal start_0_rst : std_logic;
	signal start_0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal start_0_pValidArray_0 : std_logic;
	signal start_0_readyArray_0 : std_logic;
	signal start_0_nReadyArray_0 : std_logic;
	signal start_0_validArray_0 : std_logic;
	signal start_0_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal cst_12_clk : std_logic;
	signal cst_12_rst : std_logic;
	signal cst_12_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_12_pValidArray_0 : std_logic;
	signal cst_12_readyArray_0 : std_logic;
	signal cst_12_nReadyArray_0 : std_logic;
	signal cst_12_validArray_0 : std_logic;
	signal cst_12_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal forkC_6_clk : std_logic;
	signal forkC_6_rst : std_logic;
	signal forkC_6_dataInArray_0 : std_logic_vector(0 downto 0);
	signal forkC_6_pValidArray_0 : std_logic;
	signal forkC_6_readyArray_0 : std_logic;
	signal forkC_6_nReadyArray_0 : std_logic;
	signal forkC_6_validArray_0 : std_logic;
	signal forkC_6_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal forkC_6_nReadyArray_1 : std_logic;
	signal forkC_6_validArray_1 : std_logic;
	signal forkC_6_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal forkC_6_nReadyArray_2 : std_logic;
	signal forkC_6_validArray_2 : std_logic;
	signal forkC_6_dataOutArray_2 : std_logic_vector(0 downto 0);

	signal phi_1_clk : std_logic;
	signal phi_1_rst : std_logic;
	signal phi_1_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phi_1_dataInArray_1 : std_logic_vector(31 downto 0);
	signal phi_1_dataInArray_2 : std_logic_vector(31 downto 0);
	signal phi_1_pValidArray_0 : std_logic;
	signal phi_1_pValidArray_1 : std_logic;
	signal phi_1_pValidArray_2 : std_logic;
	signal phi_1_readyArray_0 : std_logic;
	signal phi_1_readyArray_1 : std_logic;
	signal phi_1_readyArray_2 : std_logic;
	signal phi_1_nReadyArray_0 : std_logic;
	signal phi_1_validArray_0 : std_logic;
	signal phi_1_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal add_2_clk : std_logic;
	signal add_2_rst : std_logic;
	signal add_2_dataInArray_0 : std_logic_vector(31 downto 0);
	signal add_2_dataInArray_1 : std_logic_vector(31 downto 0);
	signal add_2_pValidArray_0 : std_logic;
	signal add_2_pValidArray_1 : std_logic;
	signal add_2_readyArray_0 : std_logic;
	signal add_2_readyArray_1 : std_logic;
	signal add_2_nReadyArray_0 : std_logic;
	signal add_2_validArray_0 : std_logic;
	signal add_2_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal cst_1_clk : std_logic;
	signal cst_1_rst : std_logic;
	signal cst_1_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_1_pValidArray_0 : std_logic;
	signal cst_1_readyArray_0 : std_logic;
	signal cst_1_nReadyArray_0 : std_logic;
	signal cst_1_validArray_0 : std_logic;
	signal cst_1_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal add_3_clk : std_logic;
	signal add_3_rst : std_logic;
	signal add_3_dataInArray_0 : std_logic_vector(31 downto 0);
	signal add_3_dataInArray_1 : std_logic_vector(31 downto 0);
	signal add_3_pValidArray_0 : std_logic;
	signal add_3_pValidArray_1 : std_logic;
	signal add_3_readyArray_0 : std_logic;
	signal add_3_readyArray_1 : std_logic;
	signal add_3_nReadyArray_0 : std_logic;
	signal add_3_validArray_0 : std_logic;
	signal add_3_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal load_6_clk : std_logic;
	signal load_6_rst : std_logic;
	signal load_6_dataInArray_0 : std_logic_vector(31 downto 0);
	signal load_6_dataInArray_1 : std_logic_vector(31 downto 0);
	signal load_6_pValidArray_0 : std_logic;
	signal load_6_pValidArray_1 : std_logic;
	signal load_6_readyArray_0 : std_logic;
	signal load_6_readyArray_1 : std_logic;
	signal load_6_nReadyArray_0 : std_logic;
	signal load_6_validArray_0 : std_logic;
	signal load_6_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal load_6_nReadyArray_1 : std_logic;
	signal load_6_validArray_1 : std_logic;
	signal load_6_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal add_7_clk : std_logic;
	signal add_7_rst : std_logic;
	signal add_7_dataInArray_0 : std_logic_vector(31 downto 0);
	signal add_7_dataInArray_1 : std_logic_vector(31 downto 0);
	signal add_7_pValidArray_0 : std_logic;
	signal add_7_pValidArray_1 : std_logic;
	signal add_7_readyArray_0 : std_logic;
	signal add_7_readyArray_1 : std_logic;
	signal add_7_nReadyArray_0 : std_logic;
	signal add_7_validArray_0 : std_logic;
	signal add_7_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal cst_2_clk : std_logic;
	signal cst_2_rst : std_logic;
	signal cst_2_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_2_pValidArray_0 : std_logic;
	signal cst_2_readyArray_0 : std_logic;
	signal cst_2_nReadyArray_0 : std_logic;
	signal cst_2_validArray_0 : std_logic;
	signal cst_2_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal add_8_clk : std_logic;
	signal add_8_rst : std_logic;
	signal add_8_dataInArray_0 : std_logic_vector(31 downto 0);
	signal add_8_dataInArray_1 : std_logic_vector(31 downto 0);
	signal add_8_pValidArray_0 : std_logic;
	signal add_8_pValidArray_1 : std_logic;
	signal add_8_readyArray_0 : std_logic;
	signal add_8_readyArray_1 : std_logic;
	signal add_8_nReadyArray_0 : std_logic;
	signal add_8_validArray_0 : std_logic;
	signal add_8_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal load_11_clk : std_logic;
	signal load_11_rst : std_logic;
	signal load_11_dataInArray_0 : std_logic_vector(31 downto 0);
	signal load_11_dataInArray_1 : std_logic_vector(31 downto 0);
	signal load_11_pValidArray_0 : std_logic;
	signal load_11_pValidArray_1 : std_logic;
	signal load_11_readyArray_0 : std_logic;
	signal load_11_readyArray_1 : std_logic;
	signal load_11_nReadyArray_0 : std_logic;
	signal load_11_validArray_0 : std_logic;
	signal load_11_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal load_11_nReadyArray_1 : std_logic;
	signal load_11_validArray_1 : std_logic;
	signal load_11_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal load_14_clk : std_logic;
	signal load_14_rst : std_logic;
	signal load_14_dataInArray_0 : std_logic_vector(31 downto 0);
	signal load_14_dataInArray_1 : std_logic_vector(31 downto 0);
	signal load_14_pValidArray_0 : std_logic;
	signal load_14_pValidArray_1 : std_logic;
	signal load_14_readyArray_0 : std_logic;
	signal load_14_readyArray_1 : std_logic;
	signal load_14_nReadyArray_0 : std_logic;
	signal load_14_validArray_0 : std_logic;
	signal load_14_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal load_14_nReadyArray_1 : std_logic;
	signal load_14_validArray_1 : std_logic;
	signal load_14_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal load_17_clk : std_logic;
	signal load_17_rst : std_logic;
	signal load_17_dataInArray_0 : std_logic_vector(31 downto 0);
	signal load_17_dataInArray_1 : std_logic_vector(31 downto 0);
	signal load_17_pValidArray_0 : std_logic;
	signal load_17_pValidArray_1 : std_logic;
	signal load_17_readyArray_0 : std_logic;
	signal load_17_readyArray_1 : std_logic;
	signal load_17_nReadyArray_0 : std_logic;
	signal load_17_validArray_0 : std_logic;
	signal load_17_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal load_17_nReadyArray_1 : std_logic;
	signal load_17_validArray_1 : std_logic;
	signal load_17_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal xor_18_clk : std_logic;
	signal xor_18_rst : std_logic;
	signal xor_18_dataInArray_0 : std_logic_vector(31 downto 0);
	signal xor_18_dataInArray_1 : std_logic_vector(31 downto 0);
	signal xor_18_pValidArray_0 : std_logic;
	signal xor_18_pValidArray_1 : std_logic;
	signal xor_18_readyArray_0 : std_logic;
	signal xor_18_readyArray_1 : std_logic;
	signal xor_18_nReadyArray_0 : std_logic;
	signal xor_18_validArray_0 : std_logic;
	signal xor_18_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal cst_3_clk : std_logic;
	signal cst_3_rst : std_logic;
	signal cst_3_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_3_pValidArray_0 : std_logic;
	signal cst_3_readyArray_0 : std_logic;
	signal cst_3_nReadyArray_0 : std_logic;
	signal cst_3_validArray_0 : std_logic;
	signal cst_3_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal and_19_clk : std_logic;
	signal and_19_rst : std_logic;
	signal and_19_dataInArray_0 : std_logic_vector(31 downto 0);
	signal and_19_dataInArray_1 : std_logic_vector(31 downto 0);
	signal and_19_pValidArray_0 : std_logic;
	signal and_19_pValidArray_1 : std_logic;
	signal and_19_readyArray_0 : std_logic;
	signal and_19_readyArray_1 : std_logic;
	signal and_19_nReadyArray_0 : std_logic;
	signal and_19_validArray_0 : std_logic;
	signal and_19_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal shl_20_clk : std_logic;
	signal shl_20_rst : std_logic;
	signal shl_20_dataInArray_0 : std_logic_vector(31 downto 0);
	signal shl_20_dataInArray_1 : std_logic_vector(31 downto 0);
	signal shl_20_pValidArray_0 : std_logic;
	signal shl_20_pValidArray_1 : std_logic;
	signal shl_20_readyArray_0 : std_logic;
	signal shl_20_readyArray_1 : std_logic;
	signal shl_20_nReadyArray_0 : std_logic;
	signal shl_20_validArray_0 : std_logic;
	signal shl_20_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal cst_4_clk : std_logic;
	signal cst_4_rst : std_logic;
	signal cst_4_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_4_pValidArray_0 : std_logic;
	signal cst_4_readyArray_0 : std_logic;
	signal cst_4_nReadyArray_0 : std_logic;
	signal cst_4_validArray_0 : std_logic;
	signal cst_4_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal and_21_clk : std_logic;
	signal and_21_rst : std_logic;
	signal and_21_dataInArray_0 : std_logic_vector(31 downto 0);
	signal and_21_dataInArray_1 : std_logic_vector(31 downto 0);
	signal and_21_pValidArray_0 : std_logic;
	signal and_21_pValidArray_1 : std_logic;
	signal and_21_readyArray_0 : std_logic;
	signal and_21_readyArray_1 : std_logic;
	signal and_21_nReadyArray_0 : std_logic;
	signal and_21_validArray_0 : std_logic;
	signal and_21_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal cst_5_clk : std_logic;
	signal cst_5_rst : std_logic;
	signal cst_5_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_5_pValidArray_0 : std_logic;
	signal cst_5_readyArray_0 : std_logic;
	signal cst_5_nReadyArray_0 : std_logic;
	signal cst_5_validArray_0 : std_logic;
	signal cst_5_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal sub_22_clk : std_logic;
	signal sub_22_rst : std_logic;
	signal sub_22_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sub_22_dataInArray_1 : std_logic_vector(31 downto 0);
	signal sub_22_pValidArray_0 : std_logic;
	signal sub_22_pValidArray_1 : std_logic;
	signal sub_22_readyArray_0 : std_logic;
	signal sub_22_readyArray_1 : std_logic;
	signal sub_22_nReadyArray_0 : std_logic;
	signal sub_22_validArray_0 : std_logic;
	signal sub_22_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal ashr_23_clk : std_logic;
	signal ashr_23_rst : std_logic;
	signal ashr_23_dataInArray_0 : std_logic_vector(31 downto 0);
	signal ashr_23_dataInArray_1 : std_logic_vector(31 downto 0);
	signal ashr_23_pValidArray_0 : std_logic;
	signal ashr_23_pValidArray_1 : std_logic;
	signal ashr_23_readyArray_0 : std_logic;
	signal ashr_23_readyArray_1 : std_logic;
	signal ashr_23_nReadyArray_0 : std_logic;
	signal ashr_23_validArray_0 : std_logic;
	signal ashr_23_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal or_24_clk : std_logic;
	signal or_24_rst : std_logic;
	signal or_24_dataInArray_0 : std_logic_vector(31 downto 0);
	signal or_24_dataInArray_1 : std_logic_vector(31 downto 0);
	signal or_24_pValidArray_0 : std_logic;
	signal or_24_pValidArray_1 : std_logic;
	signal or_24_readyArray_0 : std_logic;
	signal or_24_readyArray_1 : std_logic;
	signal or_24_nReadyArray_0 : std_logic;
	signal or_24_validArray_0 : std_logic;
	signal or_24_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal xor_25_clk : std_logic;
	signal xor_25_rst : std_logic;
	signal xor_25_dataInArray_0 : std_logic_vector(31 downto 0);
	signal xor_25_dataInArray_1 : std_logic_vector(31 downto 0);
	signal xor_25_pValidArray_0 : std_logic;
	signal xor_25_pValidArray_1 : std_logic;
	signal xor_25_readyArray_0 : std_logic;
	signal xor_25_readyArray_1 : std_logic;
	signal xor_25_nReadyArray_0 : std_logic;
	signal xor_25_validArray_0 : std_logic;
	signal xor_25_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal xor_26_clk : std_logic;
	signal xor_26_rst : std_logic;
	signal xor_26_dataInArray_0 : std_logic_vector(31 downto 0);
	signal xor_26_dataInArray_1 : std_logic_vector(31 downto 0);
	signal xor_26_pValidArray_0 : std_logic;
	signal xor_26_pValidArray_1 : std_logic;
	signal xor_26_readyArray_0 : std_logic;
	signal xor_26_readyArray_1 : std_logic;
	signal xor_26_nReadyArray_0 : std_logic;
	signal xor_26_validArray_0 : std_logic;
	signal xor_26_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal cst_6_clk : std_logic;
	signal cst_6_rst : std_logic;
	signal cst_6_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_6_pValidArray_0 : std_logic;
	signal cst_6_readyArray_0 : std_logic;
	signal cst_6_nReadyArray_0 : std_logic;
	signal cst_6_validArray_0 : std_logic;
	signal cst_6_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal and_27_clk : std_logic;
	signal and_27_rst : std_logic;
	signal and_27_dataInArray_0 : std_logic_vector(31 downto 0);
	signal and_27_dataInArray_1 : std_logic_vector(31 downto 0);
	signal and_27_pValidArray_0 : std_logic;
	signal and_27_pValidArray_1 : std_logic;
	signal and_27_readyArray_0 : std_logic;
	signal and_27_readyArray_1 : std_logic;
	signal and_27_nReadyArray_0 : std_logic;
	signal and_27_validArray_0 : std_logic;
	signal and_27_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal shl_28_clk : std_logic;
	signal shl_28_rst : std_logic;
	signal shl_28_dataInArray_0 : std_logic_vector(31 downto 0);
	signal shl_28_dataInArray_1 : std_logic_vector(31 downto 0);
	signal shl_28_pValidArray_0 : std_logic;
	signal shl_28_pValidArray_1 : std_logic;
	signal shl_28_readyArray_0 : std_logic;
	signal shl_28_readyArray_1 : std_logic;
	signal shl_28_nReadyArray_0 : std_logic;
	signal shl_28_validArray_0 : std_logic;
	signal shl_28_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal cst_7_clk : std_logic;
	signal cst_7_rst : std_logic;
	signal cst_7_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_7_pValidArray_0 : std_logic;
	signal cst_7_readyArray_0 : std_logic;
	signal cst_7_nReadyArray_0 : std_logic;
	signal cst_7_validArray_0 : std_logic;
	signal cst_7_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal and_29_clk : std_logic;
	signal and_29_rst : std_logic;
	signal and_29_dataInArray_0 : std_logic_vector(31 downto 0);
	signal and_29_dataInArray_1 : std_logic_vector(31 downto 0);
	signal and_29_pValidArray_0 : std_logic;
	signal and_29_pValidArray_1 : std_logic;
	signal and_29_readyArray_0 : std_logic;
	signal and_29_readyArray_1 : std_logic;
	signal and_29_nReadyArray_0 : std_logic;
	signal and_29_validArray_0 : std_logic;
	signal and_29_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal cst_8_clk : std_logic;
	signal cst_8_rst : std_logic;
	signal cst_8_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_8_pValidArray_0 : std_logic;
	signal cst_8_readyArray_0 : std_logic;
	signal cst_8_nReadyArray_0 : std_logic;
	signal cst_8_validArray_0 : std_logic;
	signal cst_8_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal sub_30_clk : std_logic;
	signal sub_30_rst : std_logic;
	signal sub_30_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sub_30_dataInArray_1 : std_logic_vector(31 downto 0);
	signal sub_30_pValidArray_0 : std_logic;
	signal sub_30_pValidArray_1 : std_logic;
	signal sub_30_readyArray_0 : std_logic;
	signal sub_30_readyArray_1 : std_logic;
	signal sub_30_nReadyArray_0 : std_logic;
	signal sub_30_validArray_0 : std_logic;
	signal sub_30_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal ashr_31_clk : std_logic;
	signal ashr_31_rst : std_logic;
	signal ashr_31_dataInArray_0 : std_logic_vector(31 downto 0);
	signal ashr_31_dataInArray_1 : std_logic_vector(31 downto 0);
	signal ashr_31_pValidArray_0 : std_logic;
	signal ashr_31_pValidArray_1 : std_logic;
	signal ashr_31_readyArray_0 : std_logic;
	signal ashr_31_readyArray_1 : std_logic;
	signal ashr_31_nReadyArray_0 : std_logic;
	signal ashr_31_validArray_0 : std_logic;
	signal ashr_31_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal or_32_clk : std_logic;
	signal or_32_rst : std_logic;
	signal or_32_dataInArray_0 : std_logic_vector(31 downto 0);
	signal or_32_dataInArray_1 : std_logic_vector(31 downto 0);
	signal or_32_pValidArray_0 : std_logic;
	signal or_32_pValidArray_1 : std_logic;
	signal or_32_readyArray_0 : std_logic;
	signal or_32_readyArray_1 : std_logic;
	signal or_32_nReadyArray_0 : std_logic;
	signal or_32_validArray_0 : std_logic;
	signal or_32_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal add_33_clk : std_logic;
	signal add_33_rst : std_logic;
	signal add_33_dataInArray_0 : std_logic_vector(31 downto 0);
	signal add_33_dataInArray_1 : std_logic_vector(31 downto 0);
	signal add_33_pValidArray_0 : std_logic;
	signal add_33_pValidArray_1 : std_logic;
	signal add_33_readyArray_0 : std_logic;
	signal add_33_readyArray_1 : std_logic;
	signal add_33_nReadyArray_0 : std_logic;
	signal add_33_validArray_0 : std_logic;
	signal add_33_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal load_36_clk : std_logic;
	signal load_36_rst : std_logic;
	signal load_36_dataInArray_0 : std_logic_vector(31 downto 0);
	signal load_36_dataInArray_1 : std_logic_vector(31 downto 0);
	signal load_36_pValidArray_0 : std_logic;
	signal load_36_pValidArray_1 : std_logic;
	signal load_36_readyArray_0 : std_logic;
	signal load_36_readyArray_1 : std_logic;
	signal load_36_nReadyArray_0 : std_logic;
	signal load_36_validArray_0 : std_logic;
	signal load_36_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal load_36_nReadyArray_1 : std_logic;
	signal load_36_validArray_1 : std_logic;
	signal load_36_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal store_0_clk : std_logic;
	signal store_0_rst : std_logic;
	signal store_0_dataInArray_0 : std_logic_vector(31 downto 0);
	signal store_0_dataInArray_1 : std_logic_vector(31 downto 0);
	signal store_0_pValidArray_0 : std_logic;
	signal store_0_pValidArray_1 : std_logic;
	signal store_0_readyArray_0 : std_logic;
	signal store_0_readyArray_1 : std_logic;
	signal store_0_nReadyArray_0 : std_logic;
	signal store_0_validArray_0 : std_logic;
	signal store_0_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal store_0_nReadyArray_1 : std_logic;
	signal store_0_validArray_1 : std_logic;
	signal store_0_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal cst_9_clk : std_logic;
	signal cst_9_rst : std_logic;
	signal cst_9_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_9_pValidArray_0 : std_logic;
	signal cst_9_readyArray_0 : std_logic;
	signal cst_9_nReadyArray_0 : std_logic;
	signal cst_9_validArray_0 : std_logic;
	signal cst_9_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal or_39_clk : std_logic;
	signal or_39_rst : std_logic;
	signal or_39_dataInArray_0 : std_logic_vector(31 downto 0);
	signal or_39_dataInArray_1 : std_logic_vector(31 downto 0);
	signal or_39_pValidArray_0 : std_logic;
	signal or_39_pValidArray_1 : std_logic;
	signal or_39_readyArray_0 : std_logic;
	signal or_39_readyArray_1 : std_logic;
	signal or_39_nReadyArray_0 : std_logic;
	signal or_39_validArray_0 : std_logic;
	signal or_39_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal load_42_clk : std_logic;
	signal load_42_rst : std_logic;
	signal load_42_dataInArray_0 : std_logic_vector(31 downto 0);
	signal load_42_dataInArray_1 : std_logic_vector(31 downto 0);
	signal load_42_pValidArray_0 : std_logic;
	signal load_42_pValidArray_1 : std_logic;
	signal load_42_readyArray_0 : std_logic;
	signal load_42_readyArray_1 : std_logic;
	signal load_42_nReadyArray_0 : std_logic;
	signal load_42_validArray_0 : std_logic;
	signal load_42_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal load_42_nReadyArray_1 : std_logic;
	signal load_42_validArray_1 : std_logic;
	signal load_42_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal store_1_clk : std_logic;
	signal store_1_rst : std_logic;
	signal store_1_dataInArray_0 : std_logic_vector(31 downto 0);
	signal store_1_dataInArray_1 : std_logic_vector(31 downto 0);
	signal store_1_pValidArray_0 : std_logic;
	signal store_1_pValidArray_1 : std_logic;
	signal store_1_readyArray_0 : std_logic;
	signal store_1_readyArray_1 : std_logic;
	signal store_1_nReadyArray_0 : std_logic;
	signal store_1_validArray_0 : std_logic;
	signal store_1_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal store_1_nReadyArray_1 : std_logic;
	signal store_1_validArray_1 : std_logic;
	signal store_1_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal cst_10_clk : std_logic;
	signal cst_10_rst : std_logic;
	signal cst_10_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_10_pValidArray_0 : std_logic;
	signal cst_10_readyArray_0 : std_logic;
	signal cst_10_nReadyArray_0 : std_logic;
	signal cst_10_validArray_0 : std_logic;
	signal cst_10_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal add_45_clk : std_logic;
	signal add_45_rst : std_logic;
	signal add_45_dataInArray_0 : std_logic_vector(31 downto 0);
	signal add_45_dataInArray_1 : std_logic_vector(31 downto 0);
	signal add_45_pValidArray_0 : std_logic;
	signal add_45_pValidArray_1 : std_logic;
	signal add_45_readyArray_0 : std_logic;
	signal add_45_readyArray_1 : std_logic;
	signal add_45_nReadyArray_0 : std_logic;
	signal add_45_validArray_0 : std_logic;
	signal add_45_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal cst_11_clk : std_logic;
	signal cst_11_rst : std_logic;
	signal cst_11_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_11_pValidArray_0 : std_logic;
	signal cst_11_readyArray_0 : std_logic;
	signal cst_11_nReadyArray_0 : std_logic;
	signal cst_11_validArray_0 : std_logic;
	signal cst_11_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal icmp_46_clk : std_logic;
	signal icmp_46_rst : std_logic;
	signal icmp_46_dataInArray_0 : std_logic_vector(31 downto 0);
	signal icmp_46_dataInArray_1 : std_logic_vector(31 downto 0);
	signal icmp_46_pValidArray_0 : std_logic;
	signal icmp_46_pValidArray_1 : std_logic;
	signal icmp_46_readyArray_0 : std_logic;
	signal icmp_46_readyArray_1 : std_logic;
	signal icmp_46_nReadyArray_0 : std_logic;
	signal icmp_46_validArray_0 : std_logic;
	signal icmp_46_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal forkC_0_clk : std_logic;
	signal forkC_0_rst : std_logic;
	signal forkC_0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal forkC_0_pValidArray_0 : std_logic;
	signal forkC_0_readyArray_0 : std_logic;
	signal forkC_0_nReadyArray_0 : std_logic;
	signal forkC_0_validArray_0 : std_logic;
	signal forkC_0_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phi_n0_clk : std_logic;
	signal phi_n0_rst : std_logic;
	signal phi_n0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phi_n0_dataInArray_1 : std_logic_vector(31 downto 0);
	signal phi_n0_dataInArray_2 : std_logic_vector(31 downto 0);
	signal phi_n0_pValidArray_0 : std_logic;
	signal phi_n0_pValidArray_1 : std_logic;
	signal phi_n0_pValidArray_2 : std_logic;
	signal phi_n0_readyArray_0 : std_logic;
	signal phi_n0_readyArray_1 : std_logic;
	signal phi_n0_readyArray_2 : std_logic;
	signal phi_n0_nReadyArray_0 : std_logic;
	signal phi_n0_validArray_0 : std_logic;
	signal phi_n0_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal phi_n2_clk : std_logic;
	signal phi_n2_rst : std_logic;
	signal phi_n2_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phi_n2_dataInArray_1 : std_logic_vector(31 downto 0);
	signal phi_n2_dataInArray_2 : std_logic_vector(31 downto 0);
	signal phi_n2_pValidArray_0 : std_logic;
	signal phi_n2_pValidArray_1 : std_logic;
	signal phi_n2_pValidArray_2 : std_logic;
	signal phi_n2_readyArray_0 : std_logic;
	signal phi_n2_readyArray_1 : std_logic;
	signal phi_n2_readyArray_2 : std_logic;
	signal phi_n2_nReadyArray_0 : std_logic;
	signal phi_n2_validArray_0 : std_logic;
	signal phi_n2_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal phi_n4_clk : std_logic;
	signal phi_n4_rst : std_logic;
	signal phi_n4_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phi_n4_dataInArray_1 : std_logic_vector(31 downto 0);
	signal phi_n4_dataInArray_2 : std_logic_vector(31 downto 0);
	signal phi_n4_pValidArray_0 : std_logic;
	signal phi_n4_pValidArray_1 : std_logic;
	signal phi_n4_pValidArray_2 : std_logic;
	signal phi_n4_readyArray_0 : std_logic;
	signal phi_n4_readyArray_1 : std_logic;
	signal phi_n4_readyArray_2 : std_logic;
	signal phi_n4_nReadyArray_0 : std_logic;
	signal phi_n4_validArray_0 : std_logic;
	signal phi_n4_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal phiC_6_clk : std_logic;
	signal phiC_6_rst : std_logic;
	signal phiC_6_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_6_dataInArray_1 : std_logic_vector(0 downto 0);
	signal phiC_6_dataInArray_2 : std_logic_vector(0 downto 0);
	signal phiC_6_pValidArray_0 : std_logic;
	signal phiC_6_pValidArray_1 : std_logic;
	signal phiC_6_pValidArray_2 : std_logic;
	signal phiC_6_readyArray_0 : std_logic;
	signal phiC_6_readyArray_1 : std_logic;
	signal phiC_6_readyArray_2 : std_logic;
	signal phiC_6_nReadyArray_0 : std_logic;
	signal phiC_6_validArray_0 : std_logic;
	signal phiC_6_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal branch_0_clk : std_logic;
	signal branch_0_rst : std_logic;
	signal branch_0_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_0_dataInArray_1 : std_logic_vector(0 downto 0);
	signal branch_0_pValidArray_0 : std_logic;
	signal branch_0_pValidArray_1 : std_logic;
	signal branch_0_readyArray_0 : std_logic;
	signal branch_0_readyArray_1 : std_logic;
	signal branch_0_nReadyArray_0 : std_logic;
	signal branch_0_validArray_0 : std_logic;
	signal branch_0_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_0_nReadyArray_1 : std_logic;
	signal branch_0_validArray_1 : std_logic;
	signal branch_0_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal phi_n18_clk : std_logic;
	signal phi_n18_rst : std_logic;
	signal phi_n18_dataInArray_0 : std_logic_vector(31 downto 0);
	signal phi_n18_dataInArray_1 : std_logic_vector(31 downto 0);
	signal phi_n18_pValidArray_0 : std_logic;
	signal phi_n18_pValidArray_1 : std_logic;
	signal phi_n18_readyArray_0 : std_logic;
	signal phi_n18_readyArray_1 : std_logic;
	signal phi_n18_nReadyArray_0 : std_logic;
	signal phi_n18_validArray_0 : std_logic;
	signal phi_n18_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal branch_2_clk : std_logic;
	signal branch_2_rst : std_logic;
	signal branch_2_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_2_dataInArray_1 : std_logic_vector(0 downto 0);
	signal branch_2_pValidArray_0 : std_logic;
	signal branch_2_pValidArray_1 : std_logic;
	signal branch_2_readyArray_0 : std_logic;
	signal branch_2_readyArray_1 : std_logic;
	signal branch_2_nReadyArray_0 : std_logic;
	signal branch_2_validArray_0 : std_logic;
	signal branch_2_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_2_nReadyArray_1 : std_logic;
	signal branch_2_validArray_1 : std_logic;
	signal branch_2_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branch_3_clk : std_logic;
	signal branch_3_rst : std_logic;
	signal branch_3_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_3_dataInArray_1 : std_logic_vector(0 downto 0);
	signal branch_3_pValidArray_0 : std_logic;
	signal branch_3_pValidArray_1 : std_logic;
	signal branch_3_readyArray_0 : std_logic;
	signal branch_3_readyArray_1 : std_logic;
	signal branch_3_nReadyArray_0 : std_logic;
	signal branch_3_validArray_0 : std_logic;
	signal branch_3_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_3_nReadyArray_1 : std_logic;
	signal branch_3_validArray_1 : std_logic;
	signal branch_3_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branch_4_clk : std_logic;
	signal branch_4_rst : std_logic;
	signal branch_4_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_4_dataInArray_1 : std_logic_vector(0 downto 0);
	signal branch_4_pValidArray_0 : std_logic;
	signal branch_4_pValidArray_1 : std_logic;
	signal branch_4_readyArray_0 : std_logic;
	signal branch_4_readyArray_1 : std_logic;
	signal branch_4_nReadyArray_0 : std_logic;
	signal branch_4_validArray_0 : std_logic;
	signal branch_4_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_4_nReadyArray_1 : std_logic;
	signal branch_4_validArray_1 : std_logic;
	signal branch_4_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branchC_5_clk : std_logic;
	signal branchC_5_rst : std_logic;
	signal branchC_5_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_5_dataInArray_1 : std_logic_vector(0 downto 0);
	signal branchC_5_pValidArray_0 : std_logic;
	signal branchC_5_pValidArray_1 : std_logic;
	signal branchC_5_readyArray_0 : std_logic;
	signal branchC_5_readyArray_1 : std_logic;
	signal branchC_5_nReadyArray_0 : std_logic;
	signal branchC_5_validArray_0 : std_logic;
	signal branchC_5_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_5_nReadyArray_1 : std_logic;
	signal branchC_5_validArray_1 : std_logic;
	signal branchC_5_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal fork_0_clk : std_logic;
	signal fork_0_rst : std_logic;
	signal fork_0_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_0_pValidArray_0 : std_logic;
	signal fork_0_readyArray_0 : std_logic;
	signal fork_0_nReadyArray_0 : std_logic;
	signal fork_0_validArray_0 : std_logic;
	signal fork_0_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_0_nReadyArray_1 : std_logic;
	signal fork_0_validArray_1 : std_logic;
	signal fork_0_dataOutArray_1 : std_logic_vector(31 downto 0);
	signal fork_0_nReadyArray_2 : std_logic;
	signal fork_0_validArray_2 : std_logic;
	signal fork_0_dataOutArray_2 : std_logic_vector(31 downto 0);
	signal fork_0_nReadyArray_3 : std_logic;
	signal fork_0_validArray_3 : std_logic;
	signal fork_0_dataOutArray_3 : std_logic_vector(31 downto 0);
	signal fork_0_nReadyArray_4 : std_logic;
	signal fork_0_validArray_4 : std_logic;
	signal fork_0_dataOutArray_4 : std_logic_vector(31 downto 0);

	signal fork_1_clk : std_logic;
	signal fork_1_rst : std_logic;
	signal fork_1_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_1_pValidArray_0 : std_logic;
	signal fork_1_readyArray_0 : std_logic;
	signal fork_1_nReadyArray_0 : std_logic;
	signal fork_1_validArray_0 : std_logic;
	signal fork_1_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_1_nReadyArray_1 : std_logic;
	signal fork_1_validArray_1 : std_logic;
	signal fork_1_dataOutArray_1 : std_logic_vector(31 downto 0);
	signal fork_1_nReadyArray_2 : std_logic;
	signal fork_1_validArray_2 : std_logic;
	signal fork_1_dataOutArray_2 : std_logic_vector(31 downto 0);

	signal fork_2_clk : std_logic;
	signal fork_2_rst : std_logic;
	signal fork_2_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_2_pValidArray_0 : std_logic;
	signal fork_2_readyArray_0 : std_logic;
	signal fork_2_nReadyArray_0 : std_logic;
	signal fork_2_validArray_0 : std_logic;
	signal fork_2_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_2_nReadyArray_1 : std_logic;
	signal fork_2_validArray_1 : std_logic;
	signal fork_2_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal fork_3_clk : std_logic;
	signal fork_3_rst : std_logic;
	signal fork_3_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_3_pValidArray_0 : std_logic;
	signal fork_3_readyArray_0 : std_logic;
	signal fork_3_nReadyArray_0 : std_logic;
	signal fork_3_validArray_0 : std_logic;
	signal fork_3_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_3_nReadyArray_1 : std_logic;
	signal fork_3_validArray_1 : std_logic;
	signal fork_3_dataOutArray_1 : std_logic_vector(31 downto 0);
	signal fork_3_nReadyArray_2 : std_logic;
	signal fork_3_validArray_2 : std_logic;
	signal fork_3_dataOutArray_2 : std_logic_vector(31 downto 0);

	signal fork_4_clk : std_logic;
	signal fork_4_rst : std_logic;
	signal fork_4_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_4_pValidArray_0 : std_logic;
	signal fork_4_readyArray_0 : std_logic;
	signal fork_4_nReadyArray_0 : std_logic;
	signal fork_4_validArray_0 : std_logic;
	signal fork_4_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_4_nReadyArray_1 : std_logic;
	signal fork_4_validArray_1 : std_logic;
	signal fork_4_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal fork_5_clk : std_logic;
	signal fork_5_rst : std_logic;
	signal fork_5_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_5_pValidArray_0 : std_logic;
	signal fork_5_readyArray_0 : std_logic;
	signal fork_5_nReadyArray_0 : std_logic;
	signal fork_5_validArray_0 : std_logic;
	signal fork_5_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_5_nReadyArray_1 : std_logic;
	signal fork_5_validArray_1 : std_logic;
	signal fork_5_dataOutArray_1 : std_logic_vector(31 downto 0);
	signal fork_5_nReadyArray_2 : std_logic;
	signal fork_5_validArray_2 : std_logic;
	signal fork_5_dataOutArray_2 : std_logic_vector(31 downto 0);
	signal fork_5_nReadyArray_3 : std_logic;
	signal fork_5_validArray_3 : std_logic;
	signal fork_5_dataOutArray_3 : std_logic_vector(31 downto 0);
	signal fork_5_nReadyArray_4 : std_logic;
	signal fork_5_validArray_4 : std_logic;
	signal fork_5_dataOutArray_4 : std_logic_vector(31 downto 0);
	signal fork_5_nReadyArray_5 : std_logic;
	signal fork_5_validArray_5 : std_logic;
	signal fork_5_dataOutArray_5 : std_logic_vector(31 downto 0);

	signal fork_7_clk : std_logic;
	signal fork_7_rst : std_logic;
	signal fork_7_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_7_pValidArray_0 : std_logic;
	signal fork_7_readyArray_0 : std_logic;
	signal fork_7_nReadyArray_0 : std_logic;
	signal fork_7_validArray_0 : std_logic;
	signal fork_7_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_7_nReadyArray_1 : std_logic;
	signal fork_7_validArray_1 : std_logic;
	signal fork_7_dataOutArray_1 : std_logic_vector(31 downto 0);
	signal fork_7_nReadyArray_2 : std_logic;
	signal fork_7_validArray_2 : std_logic;
	signal fork_7_dataOutArray_2 : std_logic_vector(31 downto 0);

	signal fork_8_clk : std_logic;
	signal fork_8_rst : std_logic;
	signal fork_8_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_8_pValidArray_0 : std_logic;
	signal fork_8_readyArray_0 : std_logic;
	signal fork_8_nReadyArray_0 : std_logic;
	signal fork_8_validArray_0 : std_logic;
	signal fork_8_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_8_nReadyArray_1 : std_logic;
	signal fork_8_validArray_1 : std_logic;
	signal fork_8_dataOutArray_1 : std_logic_vector(31 downto 0);
	signal fork_8_nReadyArray_2 : std_logic;
	signal fork_8_validArray_2 : std_logic;
	signal fork_8_dataOutArray_2 : std_logic_vector(31 downto 0);

	signal fork_9_clk : std_logic;
	signal fork_9_rst : std_logic;
	signal fork_9_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_9_pValidArray_0 : std_logic;
	signal fork_9_readyArray_0 : std_logic;
	signal fork_9_nReadyArray_0 : std_logic;
	signal fork_9_validArray_0 : std_logic;
	signal fork_9_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_9_nReadyArray_1 : std_logic;
	signal fork_9_validArray_1 : std_logic;
	signal fork_9_dataOutArray_1 : std_logic_vector(31 downto 0);
	signal fork_9_nReadyArray_2 : std_logic;
	signal fork_9_validArray_2 : std_logic;
	signal fork_9_dataOutArray_2 : std_logic_vector(31 downto 0);

	signal forkC_10_clk : std_logic;
	signal forkC_10_rst : std_logic;
	signal forkC_10_dataInArray_0 : std_logic_vector(0 downto 0);
	signal forkC_10_pValidArray_0 : std_logic;
	signal forkC_10_readyArray_0 : std_logic;
	signal forkC_10_nReadyArray_0 : std_logic;
	signal forkC_10_validArray_0 : std_logic;
	signal forkC_10_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal forkC_10_nReadyArray_1 : std_logic;
	signal forkC_10_validArray_1 : std_logic;
	signal forkC_10_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal forkC_10_nReadyArray_2 : std_logic;
	signal forkC_10_validArray_2 : std_logic;
	signal forkC_10_dataOutArray_2 : std_logic_vector(0 downto 0);
	signal forkC_10_nReadyArray_3 : std_logic;
	signal forkC_10_validArray_3 : std_logic;
	signal forkC_10_dataOutArray_3 : std_logic_vector(0 downto 0);
	signal forkC_10_nReadyArray_4 : std_logic;
	signal forkC_10_validArray_4 : std_logic;
	signal forkC_10_dataOutArray_4 : std_logic_vector(0 downto 0);
	signal forkC_10_nReadyArray_5 : std_logic;
	signal forkC_10_validArray_5 : std_logic;
	signal forkC_10_dataOutArray_5 : std_logic_vector(0 downto 0);
	signal forkC_10_nReadyArray_6 : std_logic;
	signal forkC_10_validArray_6 : std_logic;
	signal forkC_10_dataOutArray_6 : std_logic_vector(0 downto 0);
	signal forkC_10_nReadyArray_7 : std_logic;
	signal forkC_10_validArray_7 : std_logic;
	signal forkC_10_dataOutArray_7 : std_logic_vector(0 downto 0);
	signal forkC_10_nReadyArray_8 : std_logic;
	signal forkC_10_validArray_8 : std_logic;
	signal forkC_10_dataOutArray_8 : std_logic_vector(0 downto 0);
	signal forkC_10_nReadyArray_9 : std_logic;
	signal forkC_10_validArray_9 : std_logic;
	signal forkC_10_dataOutArray_9 : std_logic_vector(0 downto 0);
	signal forkC_10_nReadyArray_10 : std_logic;
	signal forkC_10_validArray_10 : std_logic;
	signal forkC_10_dataOutArray_10 : std_logic_vector(0 downto 0);
	signal forkC_10_nReadyArray_11 : std_logic;
	signal forkC_10_validArray_11 : std_logic;
	signal forkC_10_dataOutArray_11 : std_logic_vector(0 downto 0);
	signal forkC_10_nReadyArray_12 : std_logic;
	signal forkC_10_validArray_12 : std_logic;
	signal forkC_10_dataOutArray_12 : std_logic_vector(0 downto 0);

	signal fork_11_clk : std_logic;
	signal fork_11_rst : std_logic;
	signal fork_11_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_11_pValidArray_0 : std_logic;
	signal fork_11_readyArray_0 : std_logic;
	signal fork_11_nReadyArray_0 : std_logic;
	signal fork_11_validArray_0 : std_logic;
	signal fork_11_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_11_nReadyArray_1 : std_logic;
	signal fork_11_validArray_1 : std_logic;
	signal fork_11_dataOutArray_1 : std_logic_vector(31 downto 0);
	signal fork_11_nReadyArray_2 : std_logic;
	signal fork_11_validArray_2 : std_logic;
	signal fork_11_dataOutArray_2 : std_logic_vector(31 downto 0);
	signal fork_11_nReadyArray_3 : std_logic;
	signal fork_11_validArray_3 : std_logic;
	signal fork_11_dataOutArray_3 : std_logic_vector(31 downto 0);
	signal fork_11_nReadyArray_4 : std_logic;
	signal fork_11_validArray_4 : std_logic;
	signal fork_11_dataOutArray_4 : std_logic_vector(31 downto 0);

	signal fork_12_clk : std_logic;
	signal fork_12_rst : std_logic;
	signal fork_12_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_12_pValidArray_0 : std_logic;
	signal fork_12_readyArray_0 : std_logic;
	signal fork_12_nReadyArray_0 : std_logic;
	signal fork_12_validArray_0 : std_logic;
	signal fork_12_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_12_nReadyArray_1 : std_logic;
	signal fork_12_validArray_1 : std_logic;
	signal fork_12_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal Buffer_1_clk : std_logic;
	signal Buffer_1_rst : std_logic;
	signal Buffer_1_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_1_pValidArray_0 : std_logic;
	signal Buffer_1_readyArray_0 : std_logic;
	signal Buffer_1_nReadyArray_0 : std_logic;
	signal Buffer_1_validArray_0 : std_logic;
	signal Buffer_1_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_2_clk : std_logic;
	signal Buffer_2_rst : std_logic;
	signal Buffer_2_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_2_pValidArray_0 : std_logic;
	signal Buffer_2_readyArray_0 : std_logic;
	signal Buffer_2_nReadyArray_0 : std_logic;
	signal Buffer_2_validArray_0 : std_logic;
	signal Buffer_2_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_3_clk : std_logic;
	signal Buffer_3_rst : std_logic;
	signal Buffer_3_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_3_pValidArray_0 : std_logic;
	signal Buffer_3_readyArray_0 : std_logic;
	signal Buffer_3_nReadyArray_0 : std_logic;
	signal Buffer_3_validArray_0 : std_logic;
	signal Buffer_3_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_4_clk : std_logic;
	signal Buffer_4_rst : std_logic;
	signal Buffer_4_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_4_pValidArray_0 : std_logic;
	signal Buffer_4_readyArray_0 : std_logic;
	signal Buffer_4_nReadyArray_0 : std_logic;
	signal Buffer_4_validArray_0 : std_logic;
	signal Buffer_4_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_5_clk : std_logic;
	signal Buffer_5_rst : std_logic;
	signal Buffer_5_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_5_pValidArray_0 : std_logic;
	signal Buffer_5_readyArray_0 : std_logic;
	signal Buffer_5_nReadyArray_0 : std_logic;
	signal Buffer_5_validArray_0 : std_logic;
	signal Buffer_5_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_6_clk : std_logic;
	signal Buffer_6_rst : std_logic;
	signal Buffer_6_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_6_pValidArray_0 : std_logic;
	signal Buffer_6_readyArray_0 : std_logic;
	signal Buffer_6_nReadyArray_0 : std_logic;
	signal Buffer_6_validArray_0 : std_logic;
	signal Buffer_6_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_7_clk : std_logic;
	signal Buffer_7_rst : std_logic;
	signal Buffer_7_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_7_pValidArray_0 : std_logic;
	signal Buffer_7_readyArray_0 : std_logic;
	signal Buffer_7_nReadyArray_0 : std_logic;
	signal Buffer_7_validArray_0 : std_logic;
	signal Buffer_7_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_8_clk : std_logic;
	signal Buffer_8_rst : std_logic;
	signal Buffer_8_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_8_pValidArray_0 : std_logic;
	signal Buffer_8_readyArray_0 : std_logic;
	signal Buffer_8_nReadyArray_0 : std_logic;
	signal Buffer_8_validArray_0 : std_logic;
	signal Buffer_8_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal Buffer_9_clk : std_logic;
	signal Buffer_9_rst : std_logic;
	signal Buffer_9_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_9_pValidArray_0 : std_logic;
	signal Buffer_9_readyArray_0 : std_logic;
	signal Buffer_9_nReadyArray_0 : std_logic;
	signal Buffer_9_validArray_0 : std_logic;
	signal Buffer_9_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_10_clk : std_logic;
	signal Buffer_10_rst : std_logic;
	signal Buffer_10_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_10_pValidArray_0 : std_logic;
	signal Buffer_10_readyArray_0 : std_logic;
	signal Buffer_10_nReadyArray_0 : std_logic;
	signal Buffer_10_validArray_0 : std_logic;
	signal Buffer_10_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_11_clk : std_logic;
	signal Buffer_11_rst : std_logic;
	signal Buffer_11_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_11_pValidArray_0 : std_logic;
	signal Buffer_11_readyArray_0 : std_logic;
	signal Buffer_11_nReadyArray_0 : std_logic;
	signal Buffer_11_validArray_0 : std_logic;
	signal Buffer_11_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal Buffer_12_clk : std_logic;
	signal Buffer_12_rst : std_logic;
	signal Buffer_12_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_12_pValidArray_0 : std_logic;
	signal Buffer_12_readyArray_0 : std_logic;
	signal Buffer_12_nReadyArray_0 : std_logic;
	signal Buffer_12_validArray_0 : std_logic;
	signal Buffer_12_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal Buffer_13_clk : std_logic;
	signal Buffer_13_rst : std_logic;
	signal Buffer_13_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_13_pValidArray_0 : std_logic;
	signal Buffer_13_readyArray_0 : std_logic;
	signal Buffer_13_nReadyArray_0 : std_logic;
	signal Buffer_13_validArray_0 : std_logic;
	signal Buffer_13_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal Buffer_14_clk : std_logic;
	signal Buffer_14_rst : std_logic;
	signal Buffer_14_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_14_pValidArray_0 : std_logic;
	signal Buffer_14_readyArray_0 : std_logic;
	signal Buffer_14_nReadyArray_0 : std_logic;
	signal Buffer_14_validArray_0 : std_logic;
	signal Buffer_14_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal Buffer_15_clk : std_logic;
	signal Buffer_15_rst : std_logic;
	signal Buffer_15_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_15_pValidArray_0 : std_logic;
	signal Buffer_15_readyArray_0 : std_logic;
	signal Buffer_15_nReadyArray_0 : std_logic;
	signal Buffer_15_validArray_0 : std_logic;
	signal Buffer_15_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_16_clk : std_logic;
	signal Buffer_16_rst : std_logic;
	signal Buffer_16_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_16_pValidArray_0 : std_logic;
	signal Buffer_16_readyArray_0 : std_logic;
	signal Buffer_16_nReadyArray_0 : std_logic;
	signal Buffer_16_validArray_0 : std_logic;
	signal Buffer_16_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal ret_0_clk : std_logic;
	signal ret_0_rst : std_logic;
	signal ret_0_dataInArray_0 : std_logic_vector(31 downto 0);
	signal ret_0_pValidArray_0 : std_logic;
	signal ret_0_readyArray_0 : std_logic;
	signal ret_0_nReadyArray_0 : std_logic;
	signal ret_0_validArray_0 : std_logic;
	signal ret_0_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal LSQ_A_clk : std_logic;
	signal LSQ_A_rst : std_logic;
	signal LSQ_A_dataInArray_0 : std_logic_vector(0 downto 0);
	signal LSQ_A_dataInArray_1 : std_logic_vector(31 downto 0);
	signal LSQ_A_dataInArray_2 : std_logic_vector(31 downto 0);
	signal LSQ_A_dataInArray_3 : std_logic_vector(31 downto 0);
	signal LSQ_A_dataInArray_4 : std_logic_vector(31 downto 0);
	signal LSQ_A_dataInArray_5 : std_logic_vector(31 downto 0);
	signal LSQ_A_dataInArray_6 : std_logic_vector(31 downto 0);
	signal LSQ_A_pValidArray_0 : std_logic;
	signal LSQ_A_pValidArray_1 : std_logic;
	signal LSQ_A_pValidArray_2 : std_logic;
	signal LSQ_A_pValidArray_3 : std_logic;
	signal LSQ_A_pValidArray_4 : std_logic;
	signal LSQ_A_pValidArray_5 : std_logic;
	signal LSQ_A_pValidArray_6 : std_logic;
	signal LSQ_A_readyArray_0 : std_logic;
	signal LSQ_A_readyArray_1 : std_logic;
	signal LSQ_A_readyArray_2 : std_logic;
	signal LSQ_A_readyArray_3 : std_logic;
	signal LSQ_A_readyArray_4 : std_logic;
	signal LSQ_A_readyArray_5 : std_logic;
	signal LSQ_A_readyArray_6 : std_logic;
	signal LSQ_A_nReadyArray_0 : std_logic;
	signal LSQ_A_validArray_0 : std_logic;
	signal LSQ_A_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal LSQ_A_nReadyArray_1 : std_logic;
	signal LSQ_A_validArray_1 : std_logic;
	signal LSQ_A_dataOutArray_1 : std_logic_vector(31 downto 0);
	signal LSQ_A_nReadyArray_2 : std_logic;
	signal LSQ_A_validArray_2 : std_logic;
	signal LSQ_A_dataOutArray_2 : std_logic_vector(0 downto 0);
	signal LSQ_A_io_queueEmpty : std_logic;
	signal LSQ_A_we0_ce0 : std_logic;
	signal LSQ_A_address0 : std_logic_vector (31 downto 0);
	signal LSQ_A_ce0 : std_logic;
	signal LSQ_A_we0 : std_logic;
	signal LSQ_A_dout0 : std_logic_vector (31 downto 0);
	signal LSQ_A_din0 : std_logic_vector (31 downto 0);
	signal LSQ_A_address1 : std_logic_vector (31 downto 0);
	signal LSQ_A_ce1 : std_logic;
	signal LSQ_A_we1 : std_logic;
	signal LSQ_A_dout1 : std_logic_vector (31 downto 0);
	signal LSQ_A_din1 : std_logic_vector (31 downto 0);
	signal LSQ_A_load_ready : std_logic;
	signal LSQ_A_store_ready : std_logic;

	signal MC_M_clk : std_logic;
	signal MC_M_rst : std_logic;
	signal MC_M_dataInArray_0 : std_logic_vector(31 downto 0);
	signal MC_M_dataInArray_1 : std_logic_vector(31 downto 0);
	signal MC_M_dataInArray_2 : std_logic_vector(31 downto 0);
	signal MC_M_dataInArray_3 : std_logic_vector(31 downto 0);
	signal MC_M_dataInArray_4 : std_logic_vector(31 downto 0);
	signal MC_M_dataInArray_5 : std_logic_vector(31 downto 0);
	signal MC_M_dataInArray_6 : std_logic_vector(31 downto 0);
	signal MC_M_pValidArray_0 : std_logic;
	signal MC_M_pValidArray_1 : std_logic;
	signal MC_M_pValidArray_2 : std_logic;
	signal MC_M_pValidArray_3 : std_logic;
	signal MC_M_pValidArray_4 : std_logic;
	signal MC_M_pValidArray_5 : std_logic;
	signal MC_M_pValidArray_6 : std_logic;
	signal MC_M_readyArray_0 : std_logic;
	signal MC_M_readyArray_1 : std_logic;
	signal MC_M_readyArray_2 : std_logic;
	signal MC_M_readyArray_3 : std_logic;
	signal MC_M_readyArray_4 : std_logic;
	signal MC_M_readyArray_5 : std_logic;
	signal MC_M_readyArray_6 : std_logic;
	signal MC_M_nReadyArray_0 : std_logic;
	signal MC_M_validArray_0 : std_logic;
	signal MC_M_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal MC_M_nReadyArray_1 : std_logic;
	signal MC_M_validArray_1 : std_logic;
	signal MC_M_dataOutArray_1 : std_logic_vector(31 downto 0);
	signal MC_M_nReadyArray_2 : std_logic;
	signal MC_M_validArray_2 : std_logic;
	signal MC_M_dataOutArray_2 : std_logic_vector(31 downto 0);
	signal MC_M_nReadyArray_3 : std_logic;
	signal MC_M_validArray_3 : std_logic;
	signal MC_M_dataOutArray_3 : std_logic_vector(31 downto 0);
	signal MC_M_nReadyArray_4 : std_logic;
	signal MC_M_validArray_4 : std_logic;
	signal MC_M_dataOutArray_4 : std_logic_vector(0 downto 0);
	signal MC_M_we0_ce0 : std_logic;

	signal sink_1_clk : std_logic;
	signal sink_1_rst : std_logic;
	signal sink_1_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sink_1_pValidArray_0 : std_logic;
	signal sink_1_readyArray_0 : std_logic;

	signal sink_2_clk : std_logic;
	signal sink_2_rst : std_logic;
	signal sink_2_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sink_2_pValidArray_0 : std_logic;
	signal sink_2_readyArray_0 : std_logic;

	signal sink_3_clk : std_logic;
	signal sink_3_rst : std_logic;
	signal sink_3_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sink_3_pValidArray_0 : std_logic;
	signal sink_3_readyArray_0 : std_logic;

	signal sink_4_clk : std_logic;
	signal sink_4_rst : std_logic;
	signal sink_4_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_4_pValidArray_0 : std_logic;
	signal sink_4_readyArray_0 : std_logic;

	signal end_0_clk : std_logic;
	signal end_0_rst : std_logic;
	signal end_0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal end_0_dataInArray_1 : std_logic_vector(0 downto 0);
	signal end_0_dataInArray_2 : std_logic_vector(31 downto 0);
	signal end_0_pValidArray_0 : std_logic;
	signal end_0_pValidArray_1 : std_logic;
	signal end_0_pValidArray_2 : std_logic;
	signal end_0_readyArray_0 : std_logic;
	signal end_0_readyArray_1 : std_logic;
	signal end_0_readyArray_2 : std_logic;
	signal end_0_nReadyArray_0 : std_logic;
	signal end_0_validArray_0 : std_logic;
	signal end_0_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal end_0_validArray_1 :  std_logic;
	signal end_0_dataOutArray_1 :  std_logic_vector (31 downto 0);
	signal end_0_nReadyArray_1 :  std_logic;

component LSQ_A
port(
	clock : in std_logic;
	reset : in std_logic;
	io_memIsReadyForLoads : in std_logic;
	io_memIsReadyForStores : in std_logic;
	io_storeDataOut : out std_logic_vector(31 downto 0);
	io_storeAddrOut : out std_logic_vector(31 downto 0);
	io_storeEnable : out std_logic;
	io_bbpValids_0 : in std_logic;
	io_bbReadyToPrevs_0 : out std_logic;
	io_rdPortsPrev_0_ready : out std_logic;
	io_rdPortsPrev_0_valid : in std_logic;
	io_rdPortsPrev_0_bits : in std_logic_vector(31 downto 0);
	io_rdPortsPrev_1_ready : out std_logic;
	io_rdPortsPrev_1_valid : in std_logic;
	io_rdPortsPrev_1_bits : in std_logic_vector(31 downto 0);
	io_wrAddrPorts_0_valid : in std_logic;
	io_wrAddrPorts_0_ready : out std_logic;
	io_wrAddrPorts_0_bits : in std_logic_vector(31 downto 0);
	io_wrDataPorts_0_valid : in std_logic;
	io_wrDataPorts_0_ready : out std_logic;
	io_wrDataPorts_0_bits : in std_logic_vector(31 downto 0);
	io_wrAddrPorts_1_valid : in std_logic;
	io_wrAddrPorts_1_ready : out std_logic;
	io_wrAddrPorts_1_bits : in std_logic_vector(31 downto 0);
	io_wrDataPorts_1_valid : in std_logic;
	io_wrDataPorts_1_ready : out std_logic;
	io_wrDataPorts_1_bits : in std_logic_vector(31 downto 0);
	io_rdPortsNext_0_ready : in std_logic;
	io_rdPortsNext_0_valid : out std_logic;
	io_rdPortsNext_0_bits : out std_logic_vector(31 downto 0);
	io_rdPortsNext_1_ready : in std_logic;
	io_rdPortsNext_1_valid : out std_logic;
	io_rdPortsNext_1_bits : out std_logic_vector(31 downto 0);
	io_Empty_Valid : out std_logic;
	io_loadDataIn : in std_logic_vector(31  downto 0);
	io_loadAddrOut : out std_logic_vector(31  downto 0);
	io_loadEnable : out std_logic
);
end component;

begin


	I_clk <= clk;
	I_rst <= rst;
	I_dataInArray_0 <= I_din;
	I_pValidArray_0 <= start_valid;
	phi_n0_pValidArray_2 <= I_validArray_0;
	I_nReadyArray_0 <= phi_n0_readyArray_2;
	phi_n0_dataInArray_2 <= std_logic_vector (resize(unsigned(I_dataOutArray_0),phi_n0_dataInArray_2'length));

	Y_clk <= clk;
	Y_rst <= rst;
	Y_dataInArray_0 <= Y_din;
	Y_pValidArray_0 <= start_valid;
	phi_n2_pValidArray_2 <= Y_validArray_0;
	Y_nReadyArray_0 <= phi_n2_readyArray_2;
	phi_n2_dataInArray_2 <= std_logic_vector (resize(unsigned(Y_dataOutArray_0),phi_n2_dataInArray_2'length));

	X_clk <= clk;
	X_rst <= rst;
	X_dataInArray_0 <= X_din;
	X_pValidArray_0 <= start_valid;
	phi_n4_pValidArray_2 <= X_validArray_0;
	X_nReadyArray_0 <= phi_n4_readyArray_2;
	phi_n4_dataInArray_2 <= std_logic_vector (resize(unsigned(X_dataOutArray_0),phi_n4_dataInArray_2'length));

	cst_0_clk <= clk;
	cst_0_rst <= rst;
	phi_1_pValidArray_2 <= cst_0_validArray_0;
	cst_0_nReadyArray_0 <= phi_1_readyArray_2;
	phi_1_dataInArray_2 <= std_logic_vector (resize(unsigned(cst_0_dataOutArray_0),phi_1_dataInArray_2'length));

	start_0_clk <= clk;
	start_0_rst <= rst;
	start_0_pValidArray_0 <= start_valid;
	start_ready <= start_0_readyArray_0;
	forkC_6_pValidArray_0 <= start_0_validArray_0;
	start_0_nReadyArray_0 <= forkC_6_readyArray_0;
	forkC_6_dataInArray_0 <= std_logic_vector (resize(unsigned(start_0_dataOutArray_0),forkC_6_dataInArray_0'length));

	cst_12_clk <= clk;
	cst_12_rst <= rst;
	phi_n18_pValidArray_0 <= cst_12_validArray_0;
	cst_12_nReadyArray_0 <= phi_n18_readyArray_0;
	phi_n18_dataInArray_0 <= std_logic_vector (resize(unsigned(cst_12_dataOutArray_0),phi_n18_dataInArray_0'length));

	forkC_6_clk <= clk;
	forkC_6_rst <= rst;
	cst_0_pValidArray_0 <= forkC_6_validArray_0;
	forkC_6_nReadyArray_0 <= cst_0_readyArray_0;
	cst_0_dataInArray_0 <= "00000000000000000000000000000000";
	phiC_6_pValidArray_2 <= forkC_6_validArray_1;
	forkC_6_nReadyArray_1 <= phiC_6_readyArray_2;
	phiC_6_dataInArray_2 <= std_logic_vector (resize(unsigned(forkC_6_dataOutArray_1),phiC_6_dataInArray_2'length));
	cst_12_pValidArray_0 <= forkC_6_validArray_2;
	forkC_6_nReadyArray_2 <= cst_12_readyArray_0;
	cst_12_dataInArray_0 <= "00000000000000000000000000000001";

	phi_1_clk <= clk;
	phi_1_rst <= rst;
	Buffer_1_pValidArray_0 <= phi_1_validArray_0;
	phi_1_nReadyArray_0 <= Buffer_1_readyArray_0;
	Buffer_1_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_1_dataOutArray_0),Buffer_1_dataInArray_0'length));

	add_2_clk <= clk;
	add_2_rst <= rst;
	add_3_pValidArray_0 <= add_2_validArray_0;
	add_2_nReadyArray_0 <= add_3_readyArray_0;
	add_3_dataInArray_0 <= std_logic_vector (resize(unsigned(add_2_dataOutArray_0),add_3_dataInArray_0'length));

	cst_1_clk <= clk;
	cst_1_rst <= rst;
	add_3_pValidArray_1 <= cst_1_validArray_0;
	cst_1_nReadyArray_0 <= add_3_readyArray_1;
	add_3_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_1_dataOutArray_0),add_3_dataInArray_1'length));

	add_3_clk <= clk;
	add_3_rst <= rst;
	load_6_pValidArray_1 <= add_3_validArray_0;
	add_3_nReadyArray_0 <= load_6_readyArray_1;
	load_6_dataInArray_1 <= std_logic_vector (resize(unsigned(add_3_dataOutArray_0),load_6_dataInArray_1'length));

	load_6_clk <= clk;
	load_6_rst <= rst;
	load_14_pValidArray_1 <= load_6_validArray_0;
	load_6_nReadyArray_0 <= load_14_readyArray_1;
	load_14_dataInArray_1 <= std_logic_vector (resize(unsigned(load_6_dataOutArray_0),load_14_dataInArray_1'length));
	MC_M_pValidArray_0 <= load_6_validArray_1;
	load_6_nReadyArray_1 <= MC_M_readyArray_0;
	MC_M_dataInArray_0 <= std_logic_vector (resize(unsigned(load_6_dataOutArray_1),MC_M_dataInArray_0'length));

	add_7_clk <= clk;
	add_7_rst <= rst;
	add_8_pValidArray_0 <= add_7_validArray_0;
	add_7_nReadyArray_0 <= add_8_readyArray_0;
	add_8_dataInArray_0 <= std_logic_vector (resize(unsigned(add_7_dataOutArray_0),add_8_dataInArray_0'length));

	cst_2_clk <= clk;
	cst_2_rst <= rst;
	add_8_pValidArray_1 <= cst_2_validArray_0;
	cst_2_nReadyArray_0 <= add_8_readyArray_1;
	add_8_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_2_dataOutArray_0),add_8_dataInArray_1'length));

	add_8_clk <= clk;
	add_8_rst <= rst;
	load_11_pValidArray_1 <= add_8_validArray_0;
	add_8_nReadyArray_0 <= load_11_readyArray_1;
	load_11_dataInArray_1 <= std_logic_vector (resize(unsigned(add_8_dataOutArray_0),load_11_dataInArray_1'length));

	load_11_clk <= clk;
	load_11_rst <= rst;
	load_17_pValidArray_1 <= load_11_validArray_0;
	load_11_nReadyArray_0 <= load_17_readyArray_1;
	load_17_dataInArray_1 <= std_logic_vector (resize(unsigned(load_11_dataOutArray_0),load_17_dataInArray_1'length));
	MC_M_pValidArray_1 <= load_11_validArray_1;
	load_11_nReadyArray_1 <= MC_M_readyArray_1;
	MC_M_dataInArray_1 <= std_logic_vector (resize(unsigned(load_11_dataOutArray_1),MC_M_dataInArray_1'length));

	load_14_clk <= clk;
	load_14_rst <= rst;
	fork_12_pValidArray_0 <= load_14_validArray_0;
	load_14_nReadyArray_0 <= fork_12_readyArray_0;
	fork_12_dataInArray_0 <= std_logic_vector (resize(unsigned(load_14_dataOutArray_0),fork_12_dataInArray_0'length));
	LSQ_A_pValidArray_1 <= load_14_validArray_1;
	load_14_nReadyArray_1 <= LSQ_A_readyArray_1;
	LSQ_A_dataInArray_1 <= std_logic_vector (resize(unsigned(load_14_dataOutArray_1),LSQ_A_dataInArray_1'length));

	load_17_clk <= clk;
	load_17_rst <= rst;
	xor_18_pValidArray_1 <= load_17_validArray_0;
	load_17_nReadyArray_0 <= xor_18_readyArray_1;
	xor_18_dataInArray_1 <= std_logic_vector (resize(unsigned(load_17_dataOutArray_0),xor_18_dataInArray_1'length));
	LSQ_A_pValidArray_2 <= load_17_validArray_1;
	load_17_nReadyArray_1 <= LSQ_A_readyArray_2;
	LSQ_A_dataInArray_2 <= std_logic_vector (resize(unsigned(load_17_dataOutArray_1),LSQ_A_dataInArray_2'length));

	xor_18_clk <= clk;
	xor_18_rst <= rst;
	fork_1_pValidArray_0 <= xor_18_validArray_0;
	xor_18_nReadyArray_0 <= fork_1_readyArray_0;
	fork_1_dataInArray_0 <= std_logic_vector (resize(unsigned(xor_18_dataOutArray_0),fork_1_dataInArray_0'length));

	cst_3_clk <= clk;
	cst_3_rst <= rst;
	and_19_pValidArray_1 <= cst_3_validArray_0;
	cst_3_nReadyArray_0 <= and_19_readyArray_1;
	and_19_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_3_dataOutArray_0),and_19_dataInArray_1'length));

	and_19_clk <= clk;
	and_19_rst <= rst;
	shl_20_pValidArray_1 <= and_19_validArray_0;
	and_19_nReadyArray_0 <= shl_20_readyArray_1;
	shl_20_dataInArray_1 <= std_logic_vector (resize(unsigned(and_19_dataOutArray_0),shl_20_dataInArray_1'length));

	shl_20_clk <= clk;
	shl_20_rst <= rst;
	or_24_pValidArray_0 <= shl_20_validArray_0;
	shl_20_nReadyArray_0 <= or_24_readyArray_0;
	or_24_dataInArray_0 <= std_logic_vector (resize(unsigned(shl_20_dataOutArray_0),or_24_dataInArray_0'length));

	cst_4_clk <= clk;
	cst_4_rst <= rst;
	and_21_pValidArray_1 <= cst_4_validArray_0;
	cst_4_nReadyArray_0 <= and_21_readyArray_1;
	and_21_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_4_dataOutArray_0),and_21_dataInArray_1'length));

	and_21_clk <= clk;
	and_21_rst <= rst;
	sub_22_pValidArray_1 <= and_21_validArray_0;
	and_21_nReadyArray_0 <= sub_22_readyArray_1;
	sub_22_dataInArray_1 <= std_logic_vector (resize(unsigned(and_21_dataOutArray_0),sub_22_dataInArray_1'length));

	cst_5_clk <= clk;
	cst_5_rst <= rst;
	sub_22_pValidArray_0 <= cst_5_validArray_0;
	cst_5_nReadyArray_0 <= sub_22_readyArray_0;
	sub_22_dataInArray_0 <= std_logic_vector (resize(unsigned(cst_5_dataOutArray_0),sub_22_dataInArray_0'length));

	sub_22_clk <= clk;
	sub_22_rst <= rst;
	ashr_23_pValidArray_1 <= sub_22_validArray_0;
	sub_22_nReadyArray_0 <= ashr_23_readyArray_1;
	ashr_23_dataInArray_1 <= std_logic_vector (resize(unsigned(sub_22_dataOutArray_0),ashr_23_dataInArray_1'length));

	ashr_23_clk <= clk;
	ashr_23_rst <= rst;
	or_24_pValidArray_1 <= ashr_23_validArray_0;
	ashr_23_nReadyArray_0 <= or_24_readyArray_1;
	or_24_dataInArray_1 <= std_logic_vector (resize(unsigned(ashr_23_dataOutArray_0),or_24_dataInArray_1'length));

	or_24_clk <= clk;
	or_24_rst <= rst;
	fork_2_pValidArray_0 <= or_24_validArray_0;
	or_24_nReadyArray_0 <= fork_2_readyArray_0;
	fork_2_dataInArray_0 <= std_logic_vector (resize(unsigned(or_24_dataOutArray_0),fork_2_dataInArray_0'length));

	xor_25_clk <= clk;
	xor_25_rst <= rst;
	store_0_pValidArray_0 <= xor_25_validArray_0;
	xor_25_nReadyArray_0 <= store_0_readyArray_0;
	store_0_dataInArray_0 <= std_logic_vector (resize(unsigned(xor_25_dataOutArray_0),store_0_dataInArray_0'length));

	xor_26_clk <= clk;
	xor_26_rst <= rst;
	Buffer_2_pValidArray_0 <= xor_26_validArray_0;
	xor_26_nReadyArray_0 <= Buffer_2_readyArray_0;
	Buffer_2_dataInArray_0 <= std_logic_vector (resize(unsigned(xor_26_dataOutArray_0),Buffer_2_dataInArray_0'length));

	cst_6_clk <= clk;
	cst_6_rst <= rst;
	Buffer_3_pValidArray_0 <= cst_6_validArray_0;
	cst_6_nReadyArray_0 <= Buffer_3_readyArray_0;
	Buffer_3_dataInArray_0 <= std_logic_vector (resize(unsigned(cst_6_dataOutArray_0),Buffer_3_dataInArray_0'length));

	and_27_clk <= clk;
	and_27_rst <= rst;
	shl_28_pValidArray_1 <= and_27_validArray_0;
	and_27_nReadyArray_0 <= shl_28_readyArray_1;
	shl_28_dataInArray_1 <= std_logic_vector (resize(unsigned(and_27_dataOutArray_0),shl_28_dataInArray_1'length));

	shl_28_clk <= clk;
	shl_28_rst <= rst;
	or_32_pValidArray_0 <= shl_28_validArray_0;
	shl_28_nReadyArray_0 <= or_32_readyArray_0;
	or_32_dataInArray_0 <= std_logic_vector (resize(unsigned(shl_28_dataOutArray_0),or_32_dataInArray_0'length));

	cst_7_clk <= clk;
	cst_7_rst <= rst;
	and_29_pValidArray_1 <= cst_7_validArray_0;
	cst_7_nReadyArray_0 <= and_29_readyArray_1;
	and_29_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_7_dataOutArray_0),and_29_dataInArray_1'length));

	and_29_clk <= clk;
	and_29_rst <= rst;
	sub_30_pValidArray_1 <= and_29_validArray_0;
	and_29_nReadyArray_0 <= sub_30_readyArray_1;
	sub_30_dataInArray_1 <= std_logic_vector (resize(unsigned(and_29_dataOutArray_0),sub_30_dataInArray_1'length));

	cst_8_clk <= clk;
	cst_8_rst <= rst;
	Buffer_4_pValidArray_0 <= cst_8_validArray_0;
	cst_8_nReadyArray_0 <= Buffer_4_readyArray_0;
	Buffer_4_dataInArray_0 <= std_logic_vector (resize(unsigned(cst_8_dataOutArray_0),Buffer_4_dataInArray_0'length));

	sub_30_clk <= clk;
	sub_30_rst <= rst;
	ashr_31_pValidArray_1 <= sub_30_validArray_0;
	sub_30_nReadyArray_0 <= ashr_31_readyArray_1;
	ashr_31_dataInArray_1 <= std_logic_vector (resize(unsigned(sub_30_dataOutArray_0),ashr_31_dataInArray_1'length));

	ashr_31_clk <= clk;
	ashr_31_rst <= rst;
	or_32_pValidArray_1 <= ashr_31_validArray_0;
	ashr_31_nReadyArray_0 <= or_32_readyArray_1;
	or_32_dataInArray_1 <= std_logic_vector (resize(unsigned(ashr_31_dataOutArray_0),or_32_dataInArray_1'length));

	or_32_clk <= clk;
	or_32_rst <= rst;
	add_33_pValidArray_1 <= or_32_validArray_0;
	or_32_nReadyArray_0 <= add_33_readyArray_1;
	add_33_dataInArray_1 <= std_logic_vector (resize(unsigned(or_32_dataOutArray_0),add_33_dataInArray_1'length));

	add_33_clk <= clk;
	add_33_rst <= rst;
	store_1_pValidArray_0 <= add_33_validArray_0;
	add_33_nReadyArray_0 <= store_1_readyArray_0;
	store_1_dataInArray_0 <= std_logic_vector (resize(unsigned(add_33_dataOutArray_0),store_1_dataInArray_0'length));

	load_36_clk <= clk;
	load_36_rst <= rst;
	store_0_pValidArray_1 <= load_36_validArray_0;
	load_36_nReadyArray_0 <= store_0_readyArray_1;
	store_0_dataInArray_1 <= std_logic_vector (resize(unsigned(load_36_dataOutArray_0),store_0_dataInArray_1'length));
	MC_M_pValidArray_2 <= load_36_validArray_1;
	load_36_nReadyArray_1 <= MC_M_readyArray_2;
	MC_M_dataInArray_2 <= std_logic_vector (resize(unsigned(load_36_dataOutArray_1),MC_M_dataInArray_2'length));

	store_0_clk <= clk;
	store_0_rst <= rst;
	LSQ_A_pValidArray_4 <= store_0_validArray_0;
	store_0_nReadyArray_0 <= LSQ_A_readyArray_4;
	LSQ_A_dataInArray_4 <= std_logic_vector (resize(unsigned(store_0_dataOutArray_0),LSQ_A_dataInArray_4'length));
	LSQ_A_pValidArray_3 <= store_0_validArray_1;
	store_0_nReadyArray_1 <= LSQ_A_readyArray_3;
	LSQ_A_dataInArray_3 <= std_logic_vector (resize(unsigned(store_0_dataOutArray_1),LSQ_A_dataInArray_3'length));

	cst_9_clk <= clk;
	cst_9_rst <= rst;
	or_39_pValidArray_1 <= cst_9_validArray_0;
	cst_9_nReadyArray_0 <= or_39_readyArray_1;
	or_39_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_9_dataOutArray_0),or_39_dataInArray_1'length));

	or_39_clk <= clk;
	or_39_rst <= rst;
	load_42_pValidArray_1 <= or_39_validArray_0;
	or_39_nReadyArray_0 <= load_42_readyArray_1;
	load_42_dataInArray_1 <= std_logic_vector (resize(unsigned(or_39_dataOutArray_0),load_42_dataInArray_1'length));

	load_42_clk <= clk;
	load_42_rst <= rst;
	store_1_pValidArray_1 <= load_42_validArray_0;
	load_42_nReadyArray_0 <= store_1_readyArray_1;
	store_1_dataInArray_1 <= std_logic_vector (resize(unsigned(load_42_dataOutArray_0),store_1_dataInArray_1'length));
	MC_M_pValidArray_3 <= load_42_validArray_1;
	load_42_nReadyArray_1 <= MC_M_readyArray_3;
	MC_M_dataInArray_3 <= std_logic_vector (resize(unsigned(load_42_dataOutArray_1),MC_M_dataInArray_3'length));

	store_1_clk <= clk;
	store_1_rst <= rst;
	LSQ_A_pValidArray_6 <= store_1_validArray_0;
	store_1_nReadyArray_0 <= LSQ_A_readyArray_6;
	LSQ_A_dataInArray_6 <= std_logic_vector (resize(unsigned(store_1_dataOutArray_0),LSQ_A_dataInArray_6'length));
	LSQ_A_pValidArray_5 <= store_1_validArray_1;
	store_1_nReadyArray_1 <= LSQ_A_readyArray_5;
	LSQ_A_dataInArray_5 <= std_logic_vector (resize(unsigned(store_1_dataOutArray_1),LSQ_A_dataInArray_5'length));

	cst_10_clk <= clk;
	cst_10_rst <= rst;
	add_45_pValidArray_1 <= cst_10_validArray_0;
	cst_10_nReadyArray_0 <= add_45_readyArray_1;
	add_45_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_10_dataOutArray_0),add_45_dataInArray_1'length));

	add_45_clk <= clk;
	add_45_rst <= rst;
	fork_4_pValidArray_0 <= add_45_validArray_0;
	add_45_nReadyArray_0 <= fork_4_readyArray_0;
	fork_4_dataInArray_0 <= std_logic_vector (resize(unsigned(add_45_dataOutArray_0),fork_4_dataInArray_0'length));

	cst_11_clk <= clk;
	cst_11_rst <= rst;
	icmp_46_pValidArray_1 <= cst_11_validArray_0;
	cst_11_nReadyArray_0 <= icmp_46_readyArray_1;
	icmp_46_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_11_dataOutArray_0),icmp_46_dataInArray_1'length));

	icmp_46_clk <= clk;
	icmp_46_rst <= rst;
	fork_5_pValidArray_0 <= icmp_46_validArray_0;
	icmp_46_nReadyArray_0 <= fork_5_readyArray_0;
	fork_5_dataInArray_0 <= std_logic_vector (resize(unsigned(icmp_46_dataOutArray_0),fork_5_dataInArray_0'length));

	forkC_0_clk <= clk;
	forkC_0_rst <= rst;
	LSQ_A_pValidArray_0 <= forkC_0_validArray_0;
	forkC_0_nReadyArray_0 <= LSQ_A_readyArray_0;
	LSQ_A_dataInArray_0 <= std_logic_vector (resize(unsigned(forkC_0_dataOutArray_0),LSQ_A_dataInArray_0'length));

	phi_n0_clk <= clk;
	phi_n0_rst <= rst;
	Buffer_5_pValidArray_0 <= phi_n0_validArray_0;
	phi_n0_nReadyArray_0 <= Buffer_5_readyArray_0;
	Buffer_5_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n0_dataOutArray_0),Buffer_5_dataInArray_0'length));

	phi_n2_clk <= clk;
	phi_n2_rst <= rst;
	Buffer_6_pValidArray_0 <= phi_n2_validArray_0;
	phi_n2_nReadyArray_0 <= Buffer_6_readyArray_0;
	Buffer_6_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n2_dataOutArray_0),Buffer_6_dataInArray_0'length));

	phi_n4_clk <= clk;
	phi_n4_rst <= rst;
	Buffer_7_pValidArray_0 <= phi_n4_validArray_0;
	phi_n4_nReadyArray_0 <= Buffer_7_readyArray_0;
	Buffer_7_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n4_dataOutArray_0),Buffer_7_dataInArray_0'length));

	phiC_6_clk <= clk;
	phiC_6_rst <= rst;
	Buffer_8_pValidArray_0 <= phiC_6_validArray_0;
	phiC_6_nReadyArray_0 <= Buffer_8_readyArray_0;
	Buffer_8_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_6_dataOutArray_0),Buffer_8_dataInArray_0'length));

	branch_0_clk <= clk;
	branch_0_rst <= rst;
	ret_0_pValidArray_0 <= branch_0_validArray_0;
	branch_0_nReadyArray_0 <= ret_0_readyArray_0;
	ret_0_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_0_dataOutArray_0),ret_0_dataInArray_0'length));
	phi_1_pValidArray_1 <= branch_0_validArray_1;
	branch_0_nReadyArray_1 <= phi_1_readyArray_1;
	phi_1_dataInArray_1 <= std_logic_vector (resize(unsigned(branch_0_dataOutArray_1),phi_1_dataInArray_1'length));

	phi_n18_clk <= clk;
	phi_n18_rst <= rst;
	fork_11_pValidArray_0 <= phi_n18_validArray_0;
	phi_n18_nReadyArray_0 <= fork_11_readyArray_0;
	fork_11_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n18_dataOutArray_0),fork_11_dataInArray_0'length));

	branch_2_clk <= clk;
	branch_2_rst <= rst;
	sink_1_pValidArray_0 <= branch_2_validArray_0;
	branch_2_nReadyArray_0 <= sink_1_readyArray_0;
	sink_1_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_2_dataOutArray_0),sink_1_dataInArray_0'length));
	phi_n0_pValidArray_1 <= branch_2_validArray_1;
	branch_2_nReadyArray_1 <= phi_n0_readyArray_1;
	phi_n0_dataInArray_1 <= std_logic_vector (resize(unsigned(branch_2_dataOutArray_1),phi_n0_dataInArray_1'length));

	branch_3_clk <= clk;
	branch_3_rst <= rst;
	sink_2_pValidArray_0 <= branch_3_validArray_0;
	branch_3_nReadyArray_0 <= sink_2_readyArray_0;
	sink_2_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_3_dataOutArray_0),sink_2_dataInArray_0'length));
	phi_n2_pValidArray_1 <= branch_3_validArray_1;
	branch_3_nReadyArray_1 <= phi_n2_readyArray_1;
	phi_n2_dataInArray_1 <= std_logic_vector (resize(unsigned(branch_3_dataOutArray_1),phi_n2_dataInArray_1'length));

	branch_4_clk <= clk;
	branch_4_rst <= rst;
	sink_3_pValidArray_0 <= branch_4_validArray_0;
	branch_4_nReadyArray_0 <= sink_3_readyArray_0;
	sink_3_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_4_dataOutArray_0),sink_3_dataInArray_0'length));
	phi_n4_pValidArray_1 <= branch_4_validArray_1;
	branch_4_nReadyArray_1 <= phi_n4_readyArray_1;
	phi_n4_dataInArray_1 <= std_logic_vector (resize(unsigned(branch_4_dataOutArray_1),phi_n4_dataInArray_1'length));

	branchC_5_clk <= clk;
	branchC_5_rst <= rst;
	sink_4_pValidArray_0 <= branchC_5_validArray_0;
	branchC_5_nReadyArray_0 <= sink_4_readyArray_0;
	sink_4_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_5_dataOutArray_0),sink_4_dataInArray_0'length));
	phiC_6_pValidArray_1 <= branchC_5_validArray_1;
	branchC_5_nReadyArray_1 <= phiC_6_readyArray_1;
	phiC_6_dataInArray_1 <= std_logic_vector (resize(unsigned(branchC_5_dataOutArray_1),phiC_6_dataInArray_1'length));

	fork_0_clk <= clk;
	fork_0_rst <= rst;
	add_2_pValidArray_0 <= fork_0_validArray_0;
	fork_0_nReadyArray_0 <= add_2_readyArray_0;
	add_2_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_0_dataOutArray_0),add_2_dataInArray_0'length));
	add_7_pValidArray_0 <= fork_0_validArray_1;
	fork_0_nReadyArray_1 <= add_7_readyArray_0;
	add_7_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_0_dataOutArray_1),add_7_dataInArray_0'length));
	or_39_pValidArray_0 <= fork_0_validArray_2;
	fork_0_nReadyArray_2 <= or_39_readyArray_0;
	or_39_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_0_dataOutArray_2),or_39_dataInArray_0'length));
	add_45_pValidArray_0 <= fork_0_validArray_3;
	fork_0_nReadyArray_3 <= add_45_readyArray_0;
	add_45_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_0_dataOutArray_3),add_45_dataInArray_0'length));
	load_36_pValidArray_1 <= fork_0_validArray_4;
	fork_0_nReadyArray_4 <= load_36_readyArray_1;
	load_36_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_0_dataOutArray_4),load_36_dataInArray_1'length));

	fork_1_clk <= clk;
	fork_1_rst <= rst;
	and_19_pValidArray_0 <= fork_1_validArray_0;
	fork_1_nReadyArray_0 <= and_19_readyArray_0;
	and_19_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_1_dataOutArray_0),and_19_dataInArray_0'length));
	and_21_pValidArray_0 <= fork_1_validArray_1;
	fork_1_nReadyArray_1 <= and_21_readyArray_0;
	and_21_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_1_dataOutArray_1),and_21_dataInArray_0'length));
	xor_25_pValidArray_0 <= fork_1_validArray_2;
	fork_1_nReadyArray_2 <= xor_25_readyArray_0;
	xor_25_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_1_dataOutArray_2),xor_25_dataInArray_0'length));

	fork_2_clk <= clk;
	fork_2_rst <= rst;
	xor_25_pValidArray_1 <= fork_2_validArray_0;
	fork_2_nReadyArray_0 <= xor_25_readyArray_1;
	xor_25_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_2_dataOutArray_0),xor_25_dataInArray_1'length));
	xor_26_pValidArray_1 <= fork_2_validArray_1;
	fork_2_nReadyArray_1 <= xor_26_readyArray_1;
	xor_26_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_2_dataOutArray_1),xor_26_dataInArray_1'length));

	fork_3_clk <= clk;
	fork_3_rst <= rst;
	and_27_pValidArray_0 <= fork_3_validArray_0;
	fork_3_nReadyArray_0 <= and_27_readyArray_0;
	and_27_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_3_dataOutArray_0),and_27_dataInArray_0'length));
	and_29_pValidArray_0 <= fork_3_validArray_1;
	fork_3_nReadyArray_1 <= and_29_readyArray_0;
	and_29_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_3_dataOutArray_1),and_29_dataInArray_0'length));
	add_33_pValidArray_0 <= fork_3_validArray_2;
	fork_3_nReadyArray_2 <= add_33_readyArray_0;
	add_33_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_3_dataOutArray_2),add_33_dataInArray_0'length));

	fork_4_clk <= clk;
	fork_4_rst <= rst;
	icmp_46_pValidArray_0 <= fork_4_validArray_0;
	fork_4_nReadyArray_0 <= icmp_46_readyArray_0;
	icmp_46_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_4_dataOutArray_0),icmp_46_dataInArray_0'length));
	branch_0_pValidArray_0 <= fork_4_validArray_1;
	fork_4_nReadyArray_1 <= branch_0_readyArray_0;
	branch_0_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_4_dataOutArray_1),branch_0_dataInArray_0'length));

	fork_5_clk <= clk;
	fork_5_rst <= rst;
	branch_0_pValidArray_1 <= fork_5_validArray_0;
	fork_5_nReadyArray_0 <= branch_0_readyArray_1;
	branch_0_dataInArray_1 <= not std_logic_vector (resize(unsigned(fork_5_dataOutArray_0),branch_0_dataInArray_1'length));
	phi_n18_pValidArray_1 <= fork_5_validArray_1;
	fork_5_nReadyArray_1 <= phi_n18_readyArray_1;
	phi_n18_dataInArray_1 <= not std_logic_vector (resize(unsigned(fork_5_dataOutArray_1),phi_n18_dataInArray_1'length));
	branch_2_pValidArray_1 <= fork_5_validArray_2;
	fork_5_nReadyArray_2 <= branch_2_readyArray_1;
	branch_2_dataInArray_1 <= not std_logic_vector (resize(unsigned(fork_5_dataOutArray_2),branch_2_dataInArray_1'length));
	Buffer_9_pValidArray_0 <= fork_5_validArray_3;
	fork_5_nReadyArray_3 <= Buffer_9_readyArray_0;
	Buffer_9_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_5_dataOutArray_3),Buffer_9_dataInArray_0'length));
	Buffer_10_pValidArray_0 <= fork_5_validArray_4;
	fork_5_nReadyArray_4 <= Buffer_10_readyArray_0;
	Buffer_10_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_5_dataOutArray_4),Buffer_10_dataInArray_0'length));
	branchC_5_pValidArray_1 <= fork_5_validArray_5;
	fork_5_nReadyArray_5 <= branchC_5_readyArray_1;
	branchC_5_dataInArray_1 <= not std_logic_vector (resize(unsigned(fork_5_dataOutArray_5),branchC_5_dataInArray_1'length));

	fork_7_clk <= clk;
	fork_7_rst <= rst;
	add_2_pValidArray_1 <= fork_7_validArray_0;
	fork_7_nReadyArray_0 <= add_2_readyArray_1;
	add_2_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_7_dataOutArray_0),add_2_dataInArray_1'length));
	branch_2_pValidArray_0 <= fork_7_validArray_1;
	fork_7_nReadyArray_1 <= branch_2_readyArray_0;
	branch_2_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_7_dataOutArray_1),branch_2_dataInArray_0'length));
	add_7_pValidArray_1 <= fork_7_validArray_2;
	fork_7_nReadyArray_2 <= add_7_readyArray_1;
	add_7_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_7_dataOutArray_2),add_7_dataInArray_1'length));

	fork_8_clk <= clk;
	fork_8_rst <= rst;
	shl_28_pValidArray_0 <= fork_8_validArray_0;
	fork_8_nReadyArray_0 <= shl_28_readyArray_0;
	shl_28_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_8_dataOutArray_0),shl_28_dataInArray_0'length));
	branch_3_pValidArray_0 <= fork_8_validArray_1;
	fork_8_nReadyArray_1 <= branch_3_readyArray_0;
	branch_3_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_8_dataOutArray_1),branch_3_dataInArray_0'length));
	ashr_31_pValidArray_0 <= fork_8_validArray_2;
	fork_8_nReadyArray_2 <= ashr_31_readyArray_0;
	ashr_31_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_8_dataOutArray_2),ashr_31_dataInArray_0'length));

	fork_9_clk <= clk;
	fork_9_rst <= rst;
	shl_20_pValidArray_0 <= fork_9_validArray_0;
	fork_9_nReadyArray_0 <= shl_20_readyArray_0;
	shl_20_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_9_dataOutArray_0),shl_20_dataInArray_0'length));
	branch_4_pValidArray_0 <= fork_9_validArray_1;
	fork_9_nReadyArray_1 <= branch_4_readyArray_0;
	branch_4_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_9_dataOutArray_1),branch_4_dataInArray_0'length));
	ashr_23_pValidArray_0 <= fork_9_validArray_2;
	fork_9_nReadyArray_2 <= ashr_23_readyArray_0;
	ashr_23_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_9_dataOutArray_2),ashr_23_dataInArray_0'length));

	forkC_10_clk <= clk;
	forkC_10_rst <= rst;
	cst_1_pValidArray_0 <= forkC_10_validArray_0;
	forkC_10_nReadyArray_0 <= cst_1_readyArray_0;
	cst_1_dataInArray_0 <= "00000000000000000000000000000010";
	branchC_5_pValidArray_0 <= forkC_10_validArray_1;
	forkC_10_nReadyArray_1 <= branchC_5_readyArray_0;
	branchC_5_dataInArray_0 <= std_logic_vector (resize(unsigned(forkC_10_dataOutArray_1),branchC_5_dataInArray_0'length));
	cst_2_pValidArray_0 <= forkC_10_validArray_2;
	forkC_10_nReadyArray_2 <= cst_2_readyArray_0;
	cst_2_dataInArray_0 <= "11111111111111111111111111111110";
	Buffer_11_pValidArray_0 <= forkC_10_validArray_3;
	forkC_10_nReadyArray_3 <= Buffer_11_readyArray_0;
	Buffer_11_dataInArray_0 <= std_logic_vector (resize(unsigned(forkC_10_dataOutArray_3),Buffer_11_dataInArray_0'length));
	Buffer_12_pValidArray_0 <= forkC_10_validArray_4;
	forkC_10_nReadyArray_4 <= Buffer_12_readyArray_0;
	Buffer_12_dataInArray_0 <= std_logic_vector (resize(unsigned(forkC_10_dataOutArray_4),Buffer_12_dataInArray_0'length));
	Buffer_13_pValidArray_0 <= forkC_10_validArray_5;
	forkC_10_nReadyArray_5 <= Buffer_13_readyArray_0;
	Buffer_13_dataInArray_0 <= std_logic_vector (resize(unsigned(forkC_10_dataOutArray_5),Buffer_13_dataInArray_0'length));
	cst_6_pValidArray_0 <= forkC_10_validArray_6;
	forkC_10_nReadyArray_6 <= cst_6_readyArray_0;
	cst_6_dataInArray_0 <= "00000000000000000000000000001111";
	Buffer_14_pValidArray_0 <= forkC_10_validArray_7;
	forkC_10_nReadyArray_7 <= Buffer_14_readyArray_0;
	Buffer_14_dataInArray_0 <= std_logic_vector (resize(unsigned(forkC_10_dataOutArray_7),Buffer_14_dataInArray_0'length));
	cst_8_pValidArray_0 <= forkC_10_validArray_8;
	forkC_10_nReadyArray_8 <= cst_8_readyArray_0;
	cst_8_dataInArray_0 <= "00000000000000000000000000010000";
	cst_9_pValidArray_0 <= forkC_10_validArray_9;
	forkC_10_nReadyArray_9 <= cst_9_readyArray_0;
	cst_9_dataInArray_0 <= "00000000000000000000000000000001";
	cst_10_pValidArray_0 <= forkC_10_validArray_10;
	forkC_10_nReadyArray_10 <= cst_10_readyArray_0;
	cst_10_dataInArray_0 <= "00000000000000000000000000000010";
	cst_11_pValidArray_0 <= forkC_10_validArray_11;
	forkC_10_nReadyArray_11 <= cst_11_readyArray_0;
	cst_11_dataInArray_0 <= "00000000000000000000011111010000";
	forkC_0_pValidArray_0 <= forkC_10_validArray_12;
	forkC_10_nReadyArray_12 <= forkC_0_readyArray_0;
	forkC_0_dataInArray_0 <= std_logic_vector (resize(unsigned(forkC_10_dataOutArray_12),forkC_0_dataInArray_0'length));

	fork_11_clk <= clk;
	fork_11_rst <= rst;
	phi_1_pValidArray_0 <= fork_11_validArray_0;
	fork_11_nReadyArray_0 <= phi_1_readyArray_0;
	phi_1_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_11_dataOutArray_0),phi_1_dataInArray_0'length));
	phi_n0_pValidArray_0 <= fork_11_validArray_1;
	fork_11_nReadyArray_1 <= phi_n0_readyArray_0;
	phi_n0_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_11_dataOutArray_1),phi_n0_dataInArray_0'length));
	Buffer_15_pValidArray_0 <= fork_11_validArray_2;
	fork_11_nReadyArray_2 <= Buffer_15_readyArray_0;
	Buffer_15_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_11_dataOutArray_2),Buffer_15_dataInArray_0'length));
	Buffer_16_pValidArray_0 <= fork_11_validArray_3;
	fork_11_nReadyArray_3 <= Buffer_16_readyArray_0;
	Buffer_16_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_11_dataOutArray_3),Buffer_16_dataInArray_0'length));
	phiC_6_pValidArray_0 <= fork_11_validArray_4;
	fork_11_nReadyArray_4 <= phiC_6_readyArray_0;
	phiC_6_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_11_dataOutArray_4),phiC_6_dataInArray_0'length));

	fork_12_clk <= clk;
	fork_12_rst <= rst;
	xor_18_pValidArray_0 <= fork_12_validArray_0;
	fork_12_nReadyArray_0 <= xor_18_readyArray_0;
	xor_18_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_12_dataOutArray_0),xor_18_dataInArray_0'length));
	xor_26_pValidArray_0 <= fork_12_validArray_1;
	fork_12_nReadyArray_1 <= xor_26_readyArray_0;
	xor_26_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_12_dataOutArray_1),xor_26_dataInArray_0'length));

	Buffer_1_clk <= clk;
	Buffer_1_rst <= rst;
	fork_0_pValidArray_0 <= Buffer_1_validArray_0;
	Buffer_1_nReadyArray_0 <= fork_0_readyArray_0;
	fork_0_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_1_dataOutArray_0),fork_0_dataInArray_0'length));

	Buffer_2_clk <= clk;
	Buffer_2_rst <= rst;
	fork_3_pValidArray_0 <= Buffer_2_validArray_0;
	Buffer_2_nReadyArray_0 <= fork_3_readyArray_0;
	fork_3_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_2_dataOutArray_0),fork_3_dataInArray_0'length));

	Buffer_3_clk <= clk;
	Buffer_3_rst <= rst;
	and_27_pValidArray_1 <= Buffer_3_validArray_0;
	Buffer_3_nReadyArray_0 <= and_27_readyArray_1;
	and_27_dataInArray_1 <= std_logic_vector (resize(unsigned(Buffer_3_dataOutArray_0),and_27_dataInArray_1'length));

	Buffer_4_clk <= clk;
	Buffer_4_rst <= rst;
	sub_30_pValidArray_0 <= Buffer_4_validArray_0;
	Buffer_4_nReadyArray_0 <= sub_30_readyArray_0;
	sub_30_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_4_dataOutArray_0),sub_30_dataInArray_0'length));

	Buffer_5_clk <= clk;
	Buffer_5_rst <= rst;
	fork_7_pValidArray_0 <= Buffer_5_validArray_0;
	Buffer_5_nReadyArray_0 <= fork_7_readyArray_0;
	fork_7_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_5_dataOutArray_0),fork_7_dataInArray_0'length));

	Buffer_6_clk <= clk;
	Buffer_6_rst <= rst;
	fork_8_pValidArray_0 <= Buffer_6_validArray_0;
	Buffer_6_nReadyArray_0 <= fork_8_readyArray_0;
	fork_8_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_6_dataOutArray_0),fork_8_dataInArray_0'length));

	Buffer_7_clk <= clk;
	Buffer_7_rst <= rst;
	fork_9_pValidArray_0 <= Buffer_7_validArray_0;
	Buffer_7_nReadyArray_0 <= fork_9_readyArray_0;
	fork_9_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_7_dataOutArray_0),fork_9_dataInArray_0'length));

	Buffer_8_clk <= clk;
	Buffer_8_rst <= rst;
	forkC_10_pValidArray_0 <= Buffer_8_validArray_0;
	Buffer_8_nReadyArray_0 <= forkC_10_readyArray_0;
	forkC_10_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_8_dataOutArray_0),forkC_10_dataInArray_0'length));

	Buffer_9_clk <= clk;
	Buffer_9_rst <= rst;
	branch_3_pValidArray_1 <= Buffer_9_validArray_0;
	Buffer_9_nReadyArray_0 <= branch_3_readyArray_1;
	branch_3_dataInArray_1 <= not std_logic_vector (resize(unsigned(Buffer_9_dataOutArray_0),branch_3_dataInArray_1'length));

	Buffer_10_clk <= clk;
	Buffer_10_rst <= rst;
	branch_4_pValidArray_1 <= Buffer_10_validArray_0;
	Buffer_10_nReadyArray_0 <= branch_4_readyArray_1;
	branch_4_dataInArray_1 <= not std_logic_vector (resize(unsigned(Buffer_10_dataOutArray_0),branch_4_dataInArray_1'length));

	Buffer_11_clk <= clk;
	Buffer_11_rst <= rst;
	cst_3_pValidArray_0 <= Buffer_11_validArray_0;
	Buffer_11_nReadyArray_0 <= cst_3_readyArray_0;
	cst_3_dataInArray_0 <= "00000000000000000000000000001111";

	Buffer_12_clk <= clk;
	Buffer_12_rst <= rst;
	cst_4_pValidArray_0 <= Buffer_12_validArray_0;
	Buffer_12_nReadyArray_0 <= cst_4_readyArray_0;
	cst_4_dataInArray_0 <= "00000000000000000000000000001111";

	Buffer_13_clk <= clk;
	Buffer_13_rst <= rst;
	cst_5_pValidArray_0 <= Buffer_13_validArray_0;
	Buffer_13_nReadyArray_0 <= cst_5_readyArray_0;
	cst_5_dataInArray_0 <= "00000000000000000000000000010000";

	Buffer_14_clk <= clk;
	Buffer_14_rst <= rst;
	cst_7_pValidArray_0 <= Buffer_14_validArray_0;
	Buffer_14_nReadyArray_0 <= cst_7_readyArray_0;
	cst_7_dataInArray_0 <= "00000000000000000000000000001111";

	Buffer_15_clk <= clk;
	Buffer_15_rst <= rst;
	phi_n2_pValidArray_0 <= Buffer_15_validArray_0;
	Buffer_15_nReadyArray_0 <= phi_n2_readyArray_0;
	phi_n2_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_15_dataOutArray_0),phi_n2_dataInArray_0'length));

	Buffer_16_clk <= clk;
	Buffer_16_rst <= rst;
	phi_n4_pValidArray_0 <= Buffer_16_validArray_0;
	Buffer_16_nReadyArray_0 <= phi_n4_readyArray_0;
	phi_n4_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_16_dataOutArray_0),phi_n4_dataInArray_0'length));

	ret_0_clk <= clk;
	ret_0_rst <= rst;
	end_0_pValidArray_2 <= ret_0_validArray_0;
	ret_0_nReadyArray_0 <= end_0_readyArray_2;
	end_0_dataInArray_2 <= std_logic_vector (resize(unsigned(ret_0_dataOutArray_0),end_0_dataInArray_2'length));

	LSQ_A_clk <= clk;
	LSQ_A_rst <= rst;
	LSQ_A_din1 <= A_din1;
	LSQ_A_store_ready <= '1';
	LSQ_A_load_ready <= '1';
	A_address1 <= std_logic_vector (resize(unsigned(LSQ_A_address1),A_address1'length));
	A_ce1 <= LSQ_A_ce1;
	A_address0 <= std_logic_vector (resize(unsigned(LSQ_A_address0),A_address0'length));
	A_ce0 <= LSQ_A_we0_ce0;
	A_we0 <= LSQ_A_we0_ce0;
	A_dout0 <= LSQ_A_dout0;
	load_14_pValidArray_0 <= LSQ_A_validArray_0;
	LSQ_A_nReadyArray_0 <= load_14_readyArray_0;
	load_14_dataInArray_0 <= std_logic_vector (resize(unsigned(LSQ_A_dataOutArray_0),load_14_dataInArray_0'length));
	load_17_pValidArray_0 <= LSQ_A_validArray_1;
	LSQ_A_nReadyArray_1 <= load_17_readyArray_0;
	load_17_dataInArray_0 <= std_logic_vector (resize(unsigned(LSQ_A_dataOutArray_1),load_17_dataInArray_0'length));
	end_0_pValidArray_0 <= LSQ_A_validArray_2;
	LSQ_A_nReadyArray_2 <= end_0_readyArray_0;
	end_0_dataInArray_0 <= std_logic_vector (resize(unsigned(LSQ_A_dataOutArray_2),end_0_dataInArray_0'length));

	MC_M_clk <= clk;
	MC_M_rst <= rst;
	M_ce0 <= MC_M_we0_ce0;
	M_we0 <= MC_M_we0_ce0;
	load_6_pValidArray_0 <= MC_M_validArray_0;
	MC_M_nReadyArray_0 <= load_6_readyArray_0;
	load_6_dataInArray_0 <= std_logic_vector (resize(unsigned(MC_M_dataOutArray_0),load_6_dataInArray_0'length));
	load_11_pValidArray_0 <= MC_M_validArray_1;
	MC_M_nReadyArray_1 <= load_11_readyArray_0;
	load_11_dataInArray_0 <= std_logic_vector (resize(unsigned(MC_M_dataOutArray_1),load_11_dataInArray_0'length));
	load_36_pValidArray_0 <= MC_M_validArray_2;
	MC_M_nReadyArray_2 <= load_36_readyArray_0;
	load_36_dataInArray_0 <= std_logic_vector (resize(unsigned(MC_M_dataOutArray_2),load_36_dataInArray_0'length));
	load_42_pValidArray_0 <= MC_M_validArray_3;
	MC_M_nReadyArray_3 <= load_42_readyArray_0;
	load_42_dataInArray_0 <= std_logic_vector (resize(unsigned(MC_M_dataOutArray_3),load_42_dataInArray_0'length));
	end_0_pValidArray_1 <= MC_M_validArray_4;
	MC_M_nReadyArray_4 <= end_0_readyArray_1;
	end_0_dataInArray_1 <= std_logic_vector (resize(unsigned(MC_M_dataOutArray_4),end_0_dataInArray_1'length));

	sink_1_clk <= clk;
	sink_1_rst <= rst;

	sink_2_clk <= clk;
	sink_2_rst <= rst;

	sink_3_clk <= clk;
	sink_3_rst <= rst;

	sink_4_clk <= clk;
	sink_4_rst <= rst;

	end_0_clk <= clk;
	end_0_rst <= rst;
	end_valid <= end_0_validArray_0;
	end_out <= end_0_dataOutArray_0;
	end_0_nReadyArray_0 <= end_ready;

I: entity work.start_node(arch) generic map (1,1,32,32)
port map (
	clk => I_clk,
	rst => I_rst,
	dataInArray(0) => I_dataInArray_0,
	pValidArray(0) => I_pValidArray_0,
	readyArray(0) => I_readyArray_0,
	nReadyArray(0) => I_nReadyArray_0,
	validArray(0) => I_validArray_0,
	dataOutArray(0) => I_dataOutArray_0
);

Y: entity work.start_node(arch) generic map (1,1,32,32)
port map (
	clk => Y_clk,
	rst => Y_rst,
	dataInArray(0) => Y_dataInArray_0,
	pValidArray(0) => Y_pValidArray_0,
	readyArray(0) => Y_readyArray_0,
	nReadyArray(0) => Y_nReadyArray_0,
	validArray(0) => Y_validArray_0,
	dataOutArray(0) => Y_dataOutArray_0
);

X: entity work.start_node(arch) generic map (1,1,32,32)
port map (
	clk => X_clk,
	rst => X_rst,
	dataInArray(0) => X_dataInArray_0,
	pValidArray(0) => X_pValidArray_0,
	readyArray(0) => X_readyArray_0,
	nReadyArray(0) => X_nReadyArray_0,
	validArray(0) => X_validArray_0,
	dataOutArray(0) => X_dataOutArray_0
);

cst_0: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_0_clk,
	rst => cst_0_rst,
	dataInArray(0) => cst_0_dataInArray_0,
	pValidArray(0) => cst_0_pValidArray_0,
	readyArray(0) => cst_0_readyArray_0,
	nReadyArray(0) => cst_0_nReadyArray_0,
	validArray(0) => cst_0_validArray_0,
	dataOutArray(0) => cst_0_dataOutArray_0
);

start_0: entity work.start_node(arch) generic map (1,1,1,1)
port map (
	clk => start_0_clk,
	rst => start_0_rst,
	dataInArray(0) => start_0_dataInArray_0,
	pValidArray(0) => start_0_pValidArray_0,
	readyArray(0) => start_0_readyArray_0,
	nReadyArray(0) => start_0_nReadyArray_0,
	validArray(0) => start_0_validArray_0,
	dataOutArray(0) => start_0_dataOutArray_0
);

cst_12: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_12_clk,
	rst => cst_12_rst,
	dataInArray(0) => cst_12_dataInArray_0,
	pValidArray(0) => cst_12_pValidArray_0,
	readyArray(0) => cst_12_readyArray_0,
	nReadyArray(0) => cst_12_nReadyArray_0,
	validArray(0) => cst_12_validArray_0,
	dataOutArray(0) => cst_12_dataOutArray_0
);

forkC_6: entity work.fork(arch) generic map (1,3,1,1)
port map (
	clk => forkC_6_clk,
	rst => forkC_6_rst,
	dataInArray(0) => forkC_6_dataInArray_0,
	pValidArray(0) => forkC_6_pValidArray_0,
	readyArray(0) => forkC_6_readyArray_0,
	nReadyArray(0) => forkC_6_nReadyArray_0,
	nReadyArray(1) => forkC_6_nReadyArray_1,
	nReadyArray(2) => forkC_6_nReadyArray_2,
	validArray(0) => forkC_6_validArray_0,
	validArray(1) => forkC_6_validArray_1,
	validArray(2) => forkC_6_validArray_2,
	dataOutArray(0) => forkC_6_dataOutArray_0,
	dataOutArray(1) => forkC_6_dataOutArray_1,
	dataOutArray(2) => forkC_6_dataOutArray_2
);

phi_1: entity work.Mux(arch) generic map (3,1,32,32,1)
port map (
	clk => phi_1_clk,
	rst => phi_1_rst,
	Condition(0) => phi_1_dataInArray_0,
	dataInArray(0) => phi_1_dataInArray_1,
	dataInArray(1) => phi_1_dataInArray_2,
	pValidArray(0) => phi_1_pValidArray_0,
	pValidArray(1) => phi_1_pValidArray_1,
	pValidArray(2) => phi_1_pValidArray_2,
	readyArray(0) => phi_1_readyArray_0,
	readyArray(1) => phi_1_readyArray_1,
	readyArray(2) => phi_1_readyArray_2,
	nReadyArray(0) => phi_1_nReadyArray_0,
	validArray(0) => phi_1_validArray_0,
	dataOutArray(0) => phi_1_dataOutArray_0
);

add_2: entity work.add_op(arch) generic map (2,1,32,32)
port map (
	clk => add_2_clk,
	rst => add_2_rst,
	dataInArray(0) => add_2_dataInArray_0,
	dataInArray(1) => add_2_dataInArray_1,
	pValidArray(0) => add_2_pValidArray_0,
	pValidArray(1) => add_2_pValidArray_1,
	readyArray(0) => add_2_readyArray_0,
	readyArray(1) => add_2_readyArray_1,
	nReadyArray(0) => add_2_nReadyArray_0,
	validArray(0) => add_2_validArray_0,
	dataOutArray(0) => add_2_dataOutArray_0
);

cst_1: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_1_clk,
	rst => cst_1_rst,
	dataInArray(0) => cst_1_dataInArray_0,
	pValidArray(0) => cst_1_pValidArray_0,
	readyArray(0) => cst_1_readyArray_0,
	nReadyArray(0) => cst_1_nReadyArray_0,
	validArray(0) => cst_1_validArray_0,
	dataOutArray(0) => cst_1_dataOutArray_0
);

add_3: entity work.add_op(arch) generic map (2,1,32,32)
port map (
	clk => add_3_clk,
	rst => add_3_rst,
	dataInArray(0) => add_3_dataInArray_0,
	dataInArray(1) => add_3_dataInArray_1,
	pValidArray(0) => add_3_pValidArray_0,
	pValidArray(1) => add_3_pValidArray_1,
	readyArray(0) => add_3_readyArray_0,
	readyArray(1) => add_3_readyArray_1,
	nReadyArray(0) => add_3_nReadyArray_0,
	validArray(0) => add_3_validArray_0,
	dataOutArray(0) => add_3_dataOutArray_0
);

load_6: entity work.mc_load_op(arch) generic map (2,2,32,32)
port map (
	clk => load_6_clk,
	rst => load_6_rst,
	dataInArray(0) => load_6_dataInArray_0,
	input_addr => load_6_dataInArray_1,
	pValidArray(0) => load_6_pValidArray_0,
	pValidArray(1) => load_6_pValidArray_1,
	readyArray(0) => load_6_readyArray_0,
	readyArray(1) => load_6_readyArray_1,
	nReadyArray(0) => load_6_nReadyArray_0,
	nReadyArray(1) => load_6_nReadyArray_1,
	validArray(0) => load_6_validArray_0,
	validArray(1) => load_6_validArray_1,
	dataOutArray(0) => load_6_dataOutArray_0,
	output_addr => load_6_dataOutArray_1
);

add_7: entity work.add_op(arch) generic map (2,1,32,32)
port map (
	clk => add_7_clk,
	rst => add_7_rst,
	dataInArray(0) => add_7_dataInArray_0,
	dataInArray(1) => add_7_dataInArray_1,
	pValidArray(0) => add_7_pValidArray_0,
	pValidArray(1) => add_7_pValidArray_1,
	readyArray(0) => add_7_readyArray_0,
	readyArray(1) => add_7_readyArray_1,
	nReadyArray(0) => add_7_nReadyArray_0,
	validArray(0) => add_7_validArray_0,
	dataOutArray(0) => add_7_dataOutArray_0
);

cst_2: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_2_clk,
	rst => cst_2_rst,
	dataInArray(0) => cst_2_dataInArray_0,
	pValidArray(0) => cst_2_pValidArray_0,
	readyArray(0) => cst_2_readyArray_0,
	nReadyArray(0) => cst_2_nReadyArray_0,
	validArray(0) => cst_2_validArray_0,
	dataOutArray(0) => cst_2_dataOutArray_0
);

add_8: entity work.add_op(arch) generic map (2,1,32,32)
port map (
	clk => add_8_clk,
	rst => add_8_rst,
	dataInArray(0) => add_8_dataInArray_0,
	dataInArray(1) => add_8_dataInArray_1,
	pValidArray(0) => add_8_pValidArray_0,
	pValidArray(1) => add_8_pValidArray_1,
	readyArray(0) => add_8_readyArray_0,
	readyArray(1) => add_8_readyArray_1,
	nReadyArray(0) => add_8_nReadyArray_0,
	validArray(0) => add_8_validArray_0,
	dataOutArray(0) => add_8_dataOutArray_0
);

load_11: entity work.mc_load_op(arch) generic map (2,2,32,32)
port map (
	clk => load_11_clk,
	rst => load_11_rst,
	dataInArray(0) => load_11_dataInArray_0,
	input_addr => load_11_dataInArray_1,
	pValidArray(0) => load_11_pValidArray_0,
	pValidArray(1) => load_11_pValidArray_1,
	readyArray(0) => load_11_readyArray_0,
	readyArray(1) => load_11_readyArray_1,
	nReadyArray(0) => load_11_nReadyArray_0,
	nReadyArray(1) => load_11_nReadyArray_1,
	validArray(0) => load_11_validArray_0,
	validArray(1) => load_11_validArray_1,
	dataOutArray(0) => load_11_dataOutArray_0,
	output_addr => load_11_dataOutArray_1
);

load_14: entity work.lsq_load_op(arch) generic map (2,2,32,32)
port map (
	clk => load_14_clk,
	rst => load_14_rst,
	dataInArray(0) => load_14_dataInArray_0,
	input_addr => load_14_dataInArray_1,
	pValidArray(0) => load_14_pValidArray_0,
	pValidArray(1) => load_14_pValidArray_1,
	readyArray(0) => load_14_readyArray_0,
	readyArray(1) => load_14_readyArray_1,
	nReadyArray(0) => load_14_nReadyArray_0,
	nReadyArray(1) => load_14_nReadyArray_1,
	validArray(0) => load_14_validArray_0,
	validArray(1) => load_14_validArray_1,
	dataOutArray(0) => load_14_dataOutArray_0,
	output_addr => load_14_dataOutArray_1
);

load_17: entity work.lsq_load_op(arch) generic map (2,2,32,32)
port map (
	clk => load_17_clk,
	rst => load_17_rst,
	dataInArray(0) => load_17_dataInArray_0,
	input_addr => load_17_dataInArray_1,
	pValidArray(0) => load_17_pValidArray_0,
	pValidArray(1) => load_17_pValidArray_1,
	readyArray(0) => load_17_readyArray_0,
	readyArray(1) => load_17_readyArray_1,
	nReadyArray(0) => load_17_nReadyArray_0,
	nReadyArray(1) => load_17_nReadyArray_1,
	validArray(0) => load_17_validArray_0,
	validArray(1) => load_17_validArray_1,
	dataOutArray(0) => load_17_dataOutArray_0,
	output_addr => load_17_dataOutArray_1
);

xor_18: entity work.xor_op(arch) generic map (2,1,32,32)
port map (
	clk => xor_18_clk,
	rst => xor_18_rst,
	dataInArray(0) => xor_18_dataInArray_0,
	dataInArray(1) => xor_18_dataInArray_1,
	pValidArray(0) => xor_18_pValidArray_0,
	pValidArray(1) => xor_18_pValidArray_1,
	readyArray(0) => xor_18_readyArray_0,
	readyArray(1) => xor_18_readyArray_1,
	nReadyArray(0) => xor_18_nReadyArray_0,
	validArray(0) => xor_18_validArray_0,
	dataOutArray(0) => xor_18_dataOutArray_0
);

cst_3: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_3_clk,
	rst => cst_3_rst,
	dataInArray(0) => cst_3_dataInArray_0,
	pValidArray(0) => cst_3_pValidArray_0,
	readyArray(0) => cst_3_readyArray_0,
	nReadyArray(0) => cst_3_nReadyArray_0,
	validArray(0) => cst_3_validArray_0,
	dataOutArray(0) => cst_3_dataOutArray_0
);

and_19: entity work.and_op(arch) generic map (2,1,32,32)
port map (
	clk => and_19_clk,
	rst => and_19_rst,
	dataInArray(0) => and_19_dataInArray_0,
	dataInArray(1) => and_19_dataInArray_1,
	pValidArray(0) => and_19_pValidArray_0,
	pValidArray(1) => and_19_pValidArray_1,
	readyArray(0) => and_19_readyArray_0,
	readyArray(1) => and_19_readyArray_1,
	nReadyArray(0) => and_19_nReadyArray_0,
	validArray(0) => and_19_validArray_0,
	dataOutArray(0) => and_19_dataOutArray_0
);

shl_20: entity work.shl_op(arch) generic map (2,1,32,32)
port map (
	clk => shl_20_clk,
	rst => shl_20_rst,
	dataInArray(0) => shl_20_dataInArray_0,
	dataInArray(1) => shl_20_dataInArray_1,
	pValidArray(0) => shl_20_pValidArray_0,
	pValidArray(1) => shl_20_pValidArray_1,
	readyArray(0) => shl_20_readyArray_0,
	readyArray(1) => shl_20_readyArray_1,
	nReadyArray(0) => shl_20_nReadyArray_0,
	validArray(0) => shl_20_validArray_0,
	dataOutArray(0) => shl_20_dataOutArray_0
);

cst_4: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_4_clk,
	rst => cst_4_rst,
	dataInArray(0) => cst_4_dataInArray_0,
	pValidArray(0) => cst_4_pValidArray_0,
	readyArray(0) => cst_4_readyArray_0,
	nReadyArray(0) => cst_4_nReadyArray_0,
	validArray(0) => cst_4_validArray_0,
	dataOutArray(0) => cst_4_dataOutArray_0
);

and_21: entity work.and_op(arch) generic map (2,1,32,32)
port map (
	clk => and_21_clk,
	rst => and_21_rst,
	dataInArray(0) => and_21_dataInArray_0,
	dataInArray(1) => and_21_dataInArray_1,
	pValidArray(0) => and_21_pValidArray_0,
	pValidArray(1) => and_21_pValidArray_1,
	readyArray(0) => and_21_readyArray_0,
	readyArray(1) => and_21_readyArray_1,
	nReadyArray(0) => and_21_nReadyArray_0,
	validArray(0) => and_21_validArray_0,
	dataOutArray(0) => and_21_dataOutArray_0
);

cst_5: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_5_clk,
	rst => cst_5_rst,
	dataInArray(0) => cst_5_dataInArray_0,
	pValidArray(0) => cst_5_pValidArray_0,
	readyArray(0) => cst_5_readyArray_0,
	nReadyArray(0) => cst_5_nReadyArray_0,
	validArray(0) => cst_5_validArray_0,
	dataOutArray(0) => cst_5_dataOutArray_0
);

sub_22: entity work.sub_op(arch) generic map (2,1,32,32)
port map (
	clk => sub_22_clk,
	rst => sub_22_rst,
	dataInArray(0) => sub_22_dataInArray_0,
	dataInArray(1) => sub_22_dataInArray_1,
	pValidArray(0) => sub_22_pValidArray_0,
	pValidArray(1) => sub_22_pValidArray_1,
	readyArray(0) => sub_22_readyArray_0,
	readyArray(1) => sub_22_readyArray_1,
	nReadyArray(0) => sub_22_nReadyArray_0,
	validArray(0) => sub_22_validArray_0,
	dataOutArray(0) => sub_22_dataOutArray_0
);

ashr_23: entity work.ashr_op(arch) generic map (2,1,32,32)
port map (
	clk => ashr_23_clk,
	rst => ashr_23_rst,
	dataInArray(0) => ashr_23_dataInArray_0,
	dataInArray(1) => ashr_23_dataInArray_1,
	pValidArray(0) => ashr_23_pValidArray_0,
	pValidArray(1) => ashr_23_pValidArray_1,
	readyArray(0) => ashr_23_readyArray_0,
	readyArray(1) => ashr_23_readyArray_1,
	nReadyArray(0) => ashr_23_nReadyArray_0,
	validArray(0) => ashr_23_validArray_0,
	dataOutArray(0) => ashr_23_dataOutArray_0
);

or_24: entity work.or_op(arch) generic map (2,1,32,32)
port map (
	clk => or_24_clk,
	rst => or_24_rst,
	dataInArray(0) => or_24_dataInArray_0,
	dataInArray(1) => or_24_dataInArray_1,
	pValidArray(0) => or_24_pValidArray_0,
	pValidArray(1) => or_24_pValidArray_1,
	readyArray(0) => or_24_readyArray_0,
	readyArray(1) => or_24_readyArray_1,
	nReadyArray(0) => or_24_nReadyArray_0,
	validArray(0) => or_24_validArray_0,
	dataOutArray(0) => or_24_dataOutArray_0
);

xor_25: entity work.xor_op(arch) generic map (2,1,32,32)
port map (
	clk => xor_25_clk,
	rst => xor_25_rst,
	dataInArray(0) => xor_25_dataInArray_0,
	dataInArray(1) => xor_25_dataInArray_1,
	pValidArray(0) => xor_25_pValidArray_0,
	pValidArray(1) => xor_25_pValidArray_1,
	readyArray(0) => xor_25_readyArray_0,
	readyArray(1) => xor_25_readyArray_1,
	nReadyArray(0) => xor_25_nReadyArray_0,
	validArray(0) => xor_25_validArray_0,
	dataOutArray(0) => xor_25_dataOutArray_0
);

xor_26: entity work.xor_op(arch) generic map (2,1,32,32)
port map (
	clk => xor_26_clk,
	rst => xor_26_rst,
	dataInArray(0) => xor_26_dataInArray_0,
	dataInArray(1) => xor_26_dataInArray_1,
	pValidArray(0) => xor_26_pValidArray_0,
	pValidArray(1) => xor_26_pValidArray_1,
	readyArray(0) => xor_26_readyArray_0,
	readyArray(1) => xor_26_readyArray_1,
	nReadyArray(0) => xor_26_nReadyArray_0,
	validArray(0) => xor_26_validArray_0,
	dataOutArray(0) => xor_26_dataOutArray_0
);

cst_6: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_6_clk,
	rst => cst_6_rst,
	dataInArray(0) => cst_6_dataInArray_0,
	pValidArray(0) => cst_6_pValidArray_0,
	readyArray(0) => cst_6_readyArray_0,
	nReadyArray(0) => cst_6_nReadyArray_0,
	validArray(0) => cst_6_validArray_0,
	dataOutArray(0) => cst_6_dataOutArray_0
);

and_27: entity work.and_op(arch) generic map (2,1,32,32)
port map (
	clk => and_27_clk,
	rst => and_27_rst,
	dataInArray(0) => and_27_dataInArray_0,
	dataInArray(1) => and_27_dataInArray_1,
	pValidArray(0) => and_27_pValidArray_0,
	pValidArray(1) => and_27_pValidArray_1,
	readyArray(0) => and_27_readyArray_0,
	readyArray(1) => and_27_readyArray_1,
	nReadyArray(0) => and_27_nReadyArray_0,
	validArray(0) => and_27_validArray_0,
	dataOutArray(0) => and_27_dataOutArray_0
);

shl_28: entity work.shl_op(arch) generic map (2,1,32,32)
port map (
	clk => shl_28_clk,
	rst => shl_28_rst,
	dataInArray(0) => shl_28_dataInArray_0,
	dataInArray(1) => shl_28_dataInArray_1,
	pValidArray(0) => shl_28_pValidArray_0,
	pValidArray(1) => shl_28_pValidArray_1,
	readyArray(0) => shl_28_readyArray_0,
	readyArray(1) => shl_28_readyArray_1,
	nReadyArray(0) => shl_28_nReadyArray_0,
	validArray(0) => shl_28_validArray_0,
	dataOutArray(0) => shl_28_dataOutArray_0
);

cst_7: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_7_clk,
	rst => cst_7_rst,
	dataInArray(0) => cst_7_dataInArray_0,
	pValidArray(0) => cst_7_pValidArray_0,
	readyArray(0) => cst_7_readyArray_0,
	nReadyArray(0) => cst_7_nReadyArray_0,
	validArray(0) => cst_7_validArray_0,
	dataOutArray(0) => cst_7_dataOutArray_0
);

and_29: entity work.and_op(arch) generic map (2,1,32,32)
port map (
	clk => and_29_clk,
	rst => and_29_rst,
	dataInArray(0) => and_29_dataInArray_0,
	dataInArray(1) => and_29_dataInArray_1,
	pValidArray(0) => and_29_pValidArray_0,
	pValidArray(1) => and_29_pValidArray_1,
	readyArray(0) => and_29_readyArray_0,
	readyArray(1) => and_29_readyArray_1,
	nReadyArray(0) => and_29_nReadyArray_0,
	validArray(0) => and_29_validArray_0,
	dataOutArray(0) => and_29_dataOutArray_0
);

cst_8: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_8_clk,
	rst => cst_8_rst,
	dataInArray(0) => cst_8_dataInArray_0,
	pValidArray(0) => cst_8_pValidArray_0,
	readyArray(0) => cst_8_readyArray_0,
	nReadyArray(0) => cst_8_nReadyArray_0,
	validArray(0) => cst_8_validArray_0,
	dataOutArray(0) => cst_8_dataOutArray_0
);

sub_30: entity work.sub_op(arch) generic map (2,1,32,32)
port map (
	clk => sub_30_clk,
	rst => sub_30_rst,
	dataInArray(0) => sub_30_dataInArray_0,
	dataInArray(1) => sub_30_dataInArray_1,
	pValidArray(0) => sub_30_pValidArray_0,
	pValidArray(1) => sub_30_pValidArray_1,
	readyArray(0) => sub_30_readyArray_0,
	readyArray(1) => sub_30_readyArray_1,
	nReadyArray(0) => sub_30_nReadyArray_0,
	validArray(0) => sub_30_validArray_0,
	dataOutArray(0) => sub_30_dataOutArray_0
);

ashr_31: entity work.ashr_op(arch) generic map (2,1,32,32)
port map (
	clk => ashr_31_clk,
	rst => ashr_31_rst,
	dataInArray(0) => ashr_31_dataInArray_0,
	dataInArray(1) => ashr_31_dataInArray_1,
	pValidArray(0) => ashr_31_pValidArray_0,
	pValidArray(1) => ashr_31_pValidArray_1,
	readyArray(0) => ashr_31_readyArray_0,
	readyArray(1) => ashr_31_readyArray_1,
	nReadyArray(0) => ashr_31_nReadyArray_0,
	validArray(0) => ashr_31_validArray_0,
	dataOutArray(0) => ashr_31_dataOutArray_0
);

or_32: entity work.or_op(arch) generic map (2,1,32,32)
port map (
	clk => or_32_clk,
	rst => or_32_rst,
	dataInArray(0) => or_32_dataInArray_0,
	dataInArray(1) => or_32_dataInArray_1,
	pValidArray(0) => or_32_pValidArray_0,
	pValidArray(1) => or_32_pValidArray_1,
	readyArray(0) => or_32_readyArray_0,
	readyArray(1) => or_32_readyArray_1,
	nReadyArray(0) => or_32_nReadyArray_0,
	validArray(0) => or_32_validArray_0,
	dataOutArray(0) => or_32_dataOutArray_0
);

add_33: entity work.add_op(arch) generic map (2,1,32,32)
port map (
	clk => add_33_clk,
	rst => add_33_rst,
	dataInArray(0) => add_33_dataInArray_0,
	dataInArray(1) => add_33_dataInArray_1,
	pValidArray(0) => add_33_pValidArray_0,
	pValidArray(1) => add_33_pValidArray_1,
	readyArray(0) => add_33_readyArray_0,
	readyArray(1) => add_33_readyArray_1,
	nReadyArray(0) => add_33_nReadyArray_0,
	validArray(0) => add_33_validArray_0,
	dataOutArray(0) => add_33_dataOutArray_0
);

load_36: entity work.mc_load_op(arch) generic map (2,2,32,32)
port map (
	clk => load_36_clk,
	rst => load_36_rst,
	dataInArray(0) => load_36_dataInArray_0,
	input_addr => load_36_dataInArray_1,
	pValidArray(0) => load_36_pValidArray_0,
	pValidArray(1) => load_36_pValidArray_1,
	readyArray(0) => load_36_readyArray_0,
	readyArray(1) => load_36_readyArray_1,
	nReadyArray(0) => load_36_nReadyArray_0,
	nReadyArray(1) => load_36_nReadyArray_1,
	validArray(0) => load_36_validArray_0,
	validArray(1) => load_36_validArray_1,
	dataOutArray(0) => load_36_dataOutArray_0,
	output_addr => load_36_dataOutArray_1
);

store_0: entity work.lsq_store_op(arch) generic map (2,2,32,32)
port map (
	clk => store_0_clk,
	rst => store_0_rst,
	dataInArray(0) => store_0_dataInArray_0,
	input_addr => store_0_dataInArray_1,
	pValidArray(0) => store_0_pValidArray_0,
	pValidArray(1) => store_0_pValidArray_1,
	readyArray(0) => store_0_readyArray_0,
	readyArray(1) => store_0_readyArray_1,
	nReadyArray(0) => store_0_nReadyArray_0,
	nReadyArray(1) => store_0_nReadyArray_1,
	validArray(0) => store_0_validArray_0,
	validArray(1) => store_0_validArray_1,
	dataOutArray(0) => store_0_dataOutArray_0,
	output_addr => store_0_dataOutArray_1
);

cst_9: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_9_clk,
	rst => cst_9_rst,
	dataInArray(0) => cst_9_dataInArray_0,
	pValidArray(0) => cst_9_pValidArray_0,
	readyArray(0) => cst_9_readyArray_0,
	nReadyArray(0) => cst_9_nReadyArray_0,
	validArray(0) => cst_9_validArray_0,
	dataOutArray(0) => cst_9_dataOutArray_0
);

or_39: entity work.or_op(arch) generic map (2,1,32,32)
port map (
	clk => or_39_clk,
	rst => or_39_rst,
	dataInArray(0) => or_39_dataInArray_0,
	dataInArray(1) => or_39_dataInArray_1,
	pValidArray(0) => or_39_pValidArray_0,
	pValidArray(1) => or_39_pValidArray_1,
	readyArray(0) => or_39_readyArray_0,
	readyArray(1) => or_39_readyArray_1,
	nReadyArray(0) => or_39_nReadyArray_0,
	validArray(0) => or_39_validArray_0,
	dataOutArray(0) => or_39_dataOutArray_0
);

load_42: entity work.mc_load_op(arch) generic map (2,2,32,32)
port map (
	clk => load_42_clk,
	rst => load_42_rst,
	dataInArray(0) => load_42_dataInArray_0,
	input_addr => load_42_dataInArray_1,
	pValidArray(0) => load_42_pValidArray_0,
	pValidArray(1) => load_42_pValidArray_1,
	readyArray(0) => load_42_readyArray_0,
	readyArray(1) => load_42_readyArray_1,
	nReadyArray(0) => load_42_nReadyArray_0,
	nReadyArray(1) => load_42_nReadyArray_1,
	validArray(0) => load_42_validArray_0,
	validArray(1) => load_42_validArray_1,
	dataOutArray(0) => load_42_dataOutArray_0,
	output_addr => load_42_dataOutArray_1
);

store_1: entity work.lsq_store_op(arch) generic map (2,2,32,32)
port map (
	clk => store_1_clk,
	rst => store_1_rst,
	dataInArray(0) => store_1_dataInArray_0,
	input_addr => store_1_dataInArray_1,
	pValidArray(0) => store_1_pValidArray_0,
	pValidArray(1) => store_1_pValidArray_1,
	readyArray(0) => store_1_readyArray_0,
	readyArray(1) => store_1_readyArray_1,
	nReadyArray(0) => store_1_nReadyArray_0,
	nReadyArray(1) => store_1_nReadyArray_1,
	validArray(0) => store_1_validArray_0,
	validArray(1) => store_1_validArray_1,
	dataOutArray(0) => store_1_dataOutArray_0,
	output_addr => store_1_dataOutArray_1
);

cst_10: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_10_clk,
	rst => cst_10_rst,
	dataInArray(0) => cst_10_dataInArray_0,
	pValidArray(0) => cst_10_pValidArray_0,
	readyArray(0) => cst_10_readyArray_0,
	nReadyArray(0) => cst_10_nReadyArray_0,
	validArray(0) => cst_10_validArray_0,
	dataOutArray(0) => cst_10_dataOutArray_0
);

add_45: entity work.add_op(arch) generic map (2,1,32,32)
port map (
	clk => add_45_clk,
	rst => add_45_rst,
	dataInArray(0) => add_45_dataInArray_0,
	dataInArray(1) => add_45_dataInArray_1,
	pValidArray(0) => add_45_pValidArray_0,
	pValidArray(1) => add_45_pValidArray_1,
	readyArray(0) => add_45_readyArray_0,
	readyArray(1) => add_45_readyArray_1,
	nReadyArray(0) => add_45_nReadyArray_0,
	validArray(0) => add_45_validArray_0,
	dataOutArray(0) => add_45_dataOutArray_0
);

cst_11: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_11_clk,
	rst => cst_11_rst,
	dataInArray(0) => cst_11_dataInArray_0,
	pValidArray(0) => cst_11_pValidArray_0,
	readyArray(0) => cst_11_readyArray_0,
	nReadyArray(0) => cst_11_nReadyArray_0,
	validArray(0) => cst_11_validArray_0,
	dataOutArray(0) => cst_11_dataOutArray_0
);

icmp_46: entity work.icmp_ult_op(arch) generic map (2,1,32,1)
port map (
	clk => icmp_46_clk,
	rst => icmp_46_rst,
	dataInArray(0) => icmp_46_dataInArray_0,
	dataInArray(1) => icmp_46_dataInArray_1,
	pValidArray(0) => icmp_46_pValidArray_0,
	pValidArray(1) => icmp_46_pValidArray_1,
	readyArray(0) => icmp_46_readyArray_0,
	readyArray(1) => icmp_46_readyArray_1,
	nReadyArray(0) => icmp_46_nReadyArray_0,
	validArray(0) => icmp_46_validArray_0,
	dataOutArray(0) => icmp_46_dataOutArray_0
);

forkC_0: entity work.fork(arch) generic map (1,1,1,1)
port map (
	clk => forkC_0_clk,
	rst => forkC_0_rst,
	dataInArray(0) => forkC_0_dataInArray_0,
	pValidArray(0) => forkC_0_pValidArray_0,
	readyArray(0) => forkC_0_readyArray_0,
	nReadyArray(0) => forkC_0_nReadyArray_0,
	validArray(0) => forkC_0_validArray_0,
	dataOutArray(0) => forkC_0_dataOutArray_0
);

phi_n0: entity work.Mux(arch) generic map (3,1,32,32,1)
port map (
	clk => phi_n0_clk,
	rst => phi_n0_rst,
	Condition(0) => phi_n0_dataInArray_0,
	dataInArray(0) => phi_n0_dataInArray_1,
	dataInArray(1) => phi_n0_dataInArray_2,
	pValidArray(0) => phi_n0_pValidArray_0,
	pValidArray(1) => phi_n0_pValidArray_1,
	pValidArray(2) => phi_n0_pValidArray_2,
	readyArray(0) => phi_n0_readyArray_0,
	readyArray(1) => phi_n0_readyArray_1,
	readyArray(2) => phi_n0_readyArray_2,
	nReadyArray(0) => phi_n0_nReadyArray_0,
	validArray(0) => phi_n0_validArray_0,
	dataOutArray(0) => phi_n0_dataOutArray_0
);

phi_n2: entity work.Mux(arch) generic map (3,1,32,32,1)
port map (
	clk => phi_n2_clk,
	rst => phi_n2_rst,
	Condition(0) => phi_n2_dataInArray_0,
	dataInArray(0) => phi_n2_dataInArray_1,
	dataInArray(1) => phi_n2_dataInArray_2,
	pValidArray(0) => phi_n2_pValidArray_0,
	pValidArray(1) => phi_n2_pValidArray_1,
	pValidArray(2) => phi_n2_pValidArray_2,
	readyArray(0) => phi_n2_readyArray_0,
	readyArray(1) => phi_n2_readyArray_1,
	readyArray(2) => phi_n2_readyArray_2,
	nReadyArray(0) => phi_n2_nReadyArray_0,
	validArray(0) => phi_n2_validArray_0,
	dataOutArray(0) => phi_n2_dataOutArray_0
);

phi_n4: entity work.Mux(arch) generic map (3,1,32,32,1)
port map (
	clk => phi_n4_clk,
	rst => phi_n4_rst,
	Condition(0) => phi_n4_dataInArray_0,
	dataInArray(0) => phi_n4_dataInArray_1,
	dataInArray(1) => phi_n4_dataInArray_2,
	pValidArray(0) => phi_n4_pValidArray_0,
	pValidArray(1) => phi_n4_pValidArray_1,
	pValidArray(2) => phi_n4_pValidArray_2,
	readyArray(0) => phi_n4_readyArray_0,
	readyArray(1) => phi_n4_readyArray_1,
	readyArray(2) => phi_n4_readyArray_2,
	nReadyArray(0) => phi_n4_nReadyArray_0,
	validArray(0) => phi_n4_validArray_0,
	dataOutArray(0) => phi_n4_dataOutArray_0
);

phiC_6: entity work.Mux(arch) generic map (3,1,1,1,1)
port map (
	clk => phiC_6_clk,
	rst => phiC_6_rst,
	Condition(0) => phiC_6_dataInArray_0,
	dataInArray(0) => phiC_6_dataInArray_1,
	dataInArray(1) => phiC_6_dataInArray_2,
	pValidArray(0) => phiC_6_pValidArray_0,
	pValidArray(1) => phiC_6_pValidArray_1,
	pValidArray(2) => phiC_6_pValidArray_2,
	readyArray(0) => phiC_6_readyArray_0,
	readyArray(1) => phiC_6_readyArray_1,
	readyArray(2) => phiC_6_readyArray_2,
	nReadyArray(0) => phiC_6_nReadyArray_0,
	validArray(0) => phiC_6_validArray_0,
	dataOutArray(0) => phiC_6_dataOutArray_0
);

branch_0: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_0_clk,
	rst => branch_0_rst,
	dataInArray(0) => branch_0_dataInArray_0,
	Condition(0) => branch_0_dataInArray_1,
	pValidArray(0) => branch_0_pValidArray_0,
	pValidArray(1) => branch_0_pValidArray_1,
	readyArray(0) => branch_0_readyArray_0,
	readyArray(1) => branch_0_readyArray_1,
	nReadyArray(0) => branch_0_nReadyArray_0,
	nReadyArray(1) => branch_0_nReadyArray_1,
	validArray(0) => branch_0_validArray_0,
	validArray(1) => branch_0_validArray_1,
	dataOutArray(0) => branch_0_dataOutArray_0,
	dataOutArray(1) => branch_0_dataOutArray_1
);

phi_n18: entity work.merge(arch) generic map (2,1,32,32)
port map (
	clk => phi_n18_clk,
	rst => phi_n18_rst,
	dataInArray(0) => phi_n18_dataInArray_0,
	dataInArray(1) => phi_n18_dataInArray_1,
	pValidArray(0) => phi_n18_pValidArray_0,
	pValidArray(1) => phi_n18_pValidArray_1,
	readyArray(0) => phi_n18_readyArray_0,
	readyArray(1) => phi_n18_readyArray_1,
	nReadyArray(0) => phi_n18_nReadyArray_0,
	validArray(0) => phi_n18_validArray_0,
	dataOutArray(0) => phi_n18_dataOutArray_0
);

branch_2: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_2_clk,
	rst => branch_2_rst,
	dataInArray(0) => branch_2_dataInArray_0,
	Condition(0) => branch_2_dataInArray_1,
	pValidArray(0) => branch_2_pValidArray_0,
	pValidArray(1) => branch_2_pValidArray_1,
	readyArray(0) => branch_2_readyArray_0,
	readyArray(1) => branch_2_readyArray_1,
	nReadyArray(0) => branch_2_nReadyArray_0,
	nReadyArray(1) => branch_2_nReadyArray_1,
	validArray(0) => branch_2_validArray_0,
	validArray(1) => branch_2_validArray_1,
	dataOutArray(0) => branch_2_dataOutArray_0,
	dataOutArray(1) => branch_2_dataOutArray_1
);

branch_3: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_3_clk,
	rst => branch_3_rst,
	dataInArray(0) => branch_3_dataInArray_0,
	Condition(0) => branch_3_dataInArray_1,
	pValidArray(0) => branch_3_pValidArray_0,
	pValidArray(1) => branch_3_pValidArray_1,
	readyArray(0) => branch_3_readyArray_0,
	readyArray(1) => branch_3_readyArray_1,
	nReadyArray(0) => branch_3_nReadyArray_0,
	nReadyArray(1) => branch_3_nReadyArray_1,
	validArray(0) => branch_3_validArray_0,
	validArray(1) => branch_3_validArray_1,
	dataOutArray(0) => branch_3_dataOutArray_0,
	dataOutArray(1) => branch_3_dataOutArray_1
);

branch_4: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_4_clk,
	rst => branch_4_rst,
	dataInArray(0) => branch_4_dataInArray_0,
	Condition(0) => branch_4_dataInArray_1,
	pValidArray(0) => branch_4_pValidArray_0,
	pValidArray(1) => branch_4_pValidArray_1,
	readyArray(0) => branch_4_readyArray_0,
	readyArray(1) => branch_4_readyArray_1,
	nReadyArray(0) => branch_4_nReadyArray_0,
	nReadyArray(1) => branch_4_nReadyArray_1,
	validArray(0) => branch_4_validArray_0,
	validArray(1) => branch_4_validArray_1,
	dataOutArray(0) => branch_4_dataOutArray_0,
	dataOutArray(1) => branch_4_dataOutArray_1
);

branchC_5: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_5_clk,
	rst => branchC_5_rst,
	dataInArray(0) => branchC_5_dataInArray_0,
	Condition(0) => branchC_5_dataInArray_1,
	pValidArray(0) => branchC_5_pValidArray_0,
	pValidArray(1) => branchC_5_pValidArray_1,
	readyArray(0) => branchC_5_readyArray_0,
	readyArray(1) => branchC_5_readyArray_1,
	nReadyArray(0) => branchC_5_nReadyArray_0,
	nReadyArray(1) => branchC_5_nReadyArray_1,
	validArray(0) => branchC_5_validArray_0,
	validArray(1) => branchC_5_validArray_1,
	dataOutArray(0) => branchC_5_dataOutArray_0,
	dataOutArray(1) => branchC_5_dataOutArray_1
);

fork_0: entity work.fork(arch) generic map (1,5,32,32)
port map (
	clk => fork_0_clk,
	rst => fork_0_rst,
	dataInArray(0) => fork_0_dataInArray_0,
	pValidArray(0) => fork_0_pValidArray_0,
	readyArray(0) => fork_0_readyArray_0,
	nReadyArray(0) => fork_0_nReadyArray_0,
	nReadyArray(1) => fork_0_nReadyArray_1,
	nReadyArray(2) => fork_0_nReadyArray_2,
	nReadyArray(3) => fork_0_nReadyArray_3,
	nReadyArray(4) => fork_0_nReadyArray_4,
	validArray(0) => fork_0_validArray_0,
	validArray(1) => fork_0_validArray_1,
	validArray(2) => fork_0_validArray_2,
	validArray(3) => fork_0_validArray_3,
	validArray(4) => fork_0_validArray_4,
	dataOutArray(0) => fork_0_dataOutArray_0,
	dataOutArray(1) => fork_0_dataOutArray_1,
	dataOutArray(2) => fork_0_dataOutArray_2,
	dataOutArray(3) => fork_0_dataOutArray_3,
	dataOutArray(4) => fork_0_dataOutArray_4
);

fork_1: entity work.fork(arch) generic map (1,3,32,32)
port map (
	clk => fork_1_clk,
	rst => fork_1_rst,
	dataInArray(0) => fork_1_dataInArray_0,
	pValidArray(0) => fork_1_pValidArray_0,
	readyArray(0) => fork_1_readyArray_0,
	nReadyArray(0) => fork_1_nReadyArray_0,
	nReadyArray(1) => fork_1_nReadyArray_1,
	nReadyArray(2) => fork_1_nReadyArray_2,
	validArray(0) => fork_1_validArray_0,
	validArray(1) => fork_1_validArray_1,
	validArray(2) => fork_1_validArray_2,
	dataOutArray(0) => fork_1_dataOutArray_0,
	dataOutArray(1) => fork_1_dataOutArray_1,
	dataOutArray(2) => fork_1_dataOutArray_2
);

fork_2: entity work.fork(arch) generic map (1,2,32,32)
port map (
	clk => fork_2_clk,
	rst => fork_2_rst,
	dataInArray(0) => fork_2_dataInArray_0,
	pValidArray(0) => fork_2_pValidArray_0,
	readyArray(0) => fork_2_readyArray_0,
	nReadyArray(0) => fork_2_nReadyArray_0,
	nReadyArray(1) => fork_2_nReadyArray_1,
	validArray(0) => fork_2_validArray_0,
	validArray(1) => fork_2_validArray_1,
	dataOutArray(0) => fork_2_dataOutArray_0,
	dataOutArray(1) => fork_2_dataOutArray_1
);

fork_3: entity work.fork(arch) generic map (1,3,32,32)
port map (
	clk => fork_3_clk,
	rst => fork_3_rst,
	dataInArray(0) => fork_3_dataInArray_0,
	pValidArray(0) => fork_3_pValidArray_0,
	readyArray(0) => fork_3_readyArray_0,
	nReadyArray(0) => fork_3_nReadyArray_0,
	nReadyArray(1) => fork_3_nReadyArray_1,
	nReadyArray(2) => fork_3_nReadyArray_2,
	validArray(0) => fork_3_validArray_0,
	validArray(1) => fork_3_validArray_1,
	validArray(2) => fork_3_validArray_2,
	dataOutArray(0) => fork_3_dataOutArray_0,
	dataOutArray(1) => fork_3_dataOutArray_1,
	dataOutArray(2) => fork_3_dataOutArray_2
);

fork_4: entity work.fork(arch) generic map (1,2,32,32)
port map (
	clk => fork_4_clk,
	rst => fork_4_rst,
	dataInArray(0) => fork_4_dataInArray_0,
	pValidArray(0) => fork_4_pValidArray_0,
	readyArray(0) => fork_4_readyArray_0,
	nReadyArray(0) => fork_4_nReadyArray_0,
	nReadyArray(1) => fork_4_nReadyArray_1,
	validArray(0) => fork_4_validArray_0,
	validArray(1) => fork_4_validArray_1,
	dataOutArray(0) => fork_4_dataOutArray_0,
	dataOutArray(1) => fork_4_dataOutArray_1
);

fork_5: entity work.fork(arch) generic map (1,6,32,32)
port map (
	clk => fork_5_clk,
	rst => fork_5_rst,
	dataInArray(0) => fork_5_dataInArray_0,
	pValidArray(0) => fork_5_pValidArray_0,
	readyArray(0) => fork_5_readyArray_0,
	nReadyArray(0) => fork_5_nReadyArray_0,
	nReadyArray(1) => fork_5_nReadyArray_1,
	nReadyArray(2) => fork_5_nReadyArray_2,
	nReadyArray(3) => fork_5_nReadyArray_3,
	nReadyArray(4) => fork_5_nReadyArray_4,
	nReadyArray(5) => fork_5_nReadyArray_5,
	validArray(0) => fork_5_validArray_0,
	validArray(1) => fork_5_validArray_1,
	validArray(2) => fork_5_validArray_2,
	validArray(3) => fork_5_validArray_3,
	validArray(4) => fork_5_validArray_4,
	validArray(5) => fork_5_validArray_5,
	dataOutArray(0) => fork_5_dataOutArray_0,
	dataOutArray(1) => fork_5_dataOutArray_1,
	dataOutArray(2) => fork_5_dataOutArray_2,
	dataOutArray(3) => fork_5_dataOutArray_3,
	dataOutArray(4) => fork_5_dataOutArray_4,
	dataOutArray(5) => fork_5_dataOutArray_5
);

fork_7: entity work.fork(arch) generic map (1,3,32,32)
port map (
	clk => fork_7_clk,
	rst => fork_7_rst,
	dataInArray(0) => fork_7_dataInArray_0,
	pValidArray(0) => fork_7_pValidArray_0,
	readyArray(0) => fork_7_readyArray_0,
	nReadyArray(0) => fork_7_nReadyArray_0,
	nReadyArray(1) => fork_7_nReadyArray_1,
	nReadyArray(2) => fork_7_nReadyArray_2,
	validArray(0) => fork_7_validArray_0,
	validArray(1) => fork_7_validArray_1,
	validArray(2) => fork_7_validArray_2,
	dataOutArray(0) => fork_7_dataOutArray_0,
	dataOutArray(1) => fork_7_dataOutArray_1,
	dataOutArray(2) => fork_7_dataOutArray_2
);

fork_8: entity work.fork(arch) generic map (1,3,32,32)
port map (
	clk => fork_8_clk,
	rst => fork_8_rst,
	dataInArray(0) => fork_8_dataInArray_0,
	pValidArray(0) => fork_8_pValidArray_0,
	readyArray(0) => fork_8_readyArray_0,
	nReadyArray(0) => fork_8_nReadyArray_0,
	nReadyArray(1) => fork_8_nReadyArray_1,
	nReadyArray(2) => fork_8_nReadyArray_2,
	validArray(0) => fork_8_validArray_0,
	validArray(1) => fork_8_validArray_1,
	validArray(2) => fork_8_validArray_2,
	dataOutArray(0) => fork_8_dataOutArray_0,
	dataOutArray(1) => fork_8_dataOutArray_1,
	dataOutArray(2) => fork_8_dataOutArray_2
);

fork_9: entity work.fork(arch) generic map (1,3,32,32)
port map (
	clk => fork_9_clk,
	rst => fork_9_rst,
	dataInArray(0) => fork_9_dataInArray_0,
	pValidArray(0) => fork_9_pValidArray_0,
	readyArray(0) => fork_9_readyArray_0,
	nReadyArray(0) => fork_9_nReadyArray_0,
	nReadyArray(1) => fork_9_nReadyArray_1,
	nReadyArray(2) => fork_9_nReadyArray_2,
	validArray(0) => fork_9_validArray_0,
	validArray(1) => fork_9_validArray_1,
	validArray(2) => fork_9_validArray_2,
	dataOutArray(0) => fork_9_dataOutArray_0,
	dataOutArray(1) => fork_9_dataOutArray_1,
	dataOutArray(2) => fork_9_dataOutArray_2
);

forkC_10: entity work.fork(arch) generic map (1,13,1,1)
port map (
	clk => forkC_10_clk,
	rst => forkC_10_rst,
	dataInArray(0) => forkC_10_dataInArray_0,
	pValidArray(0) => forkC_10_pValidArray_0,
	readyArray(0) => forkC_10_readyArray_0,
	nReadyArray(0) => forkC_10_nReadyArray_0,
	nReadyArray(1) => forkC_10_nReadyArray_1,
	nReadyArray(2) => forkC_10_nReadyArray_2,
	nReadyArray(3) => forkC_10_nReadyArray_3,
	nReadyArray(4) => forkC_10_nReadyArray_4,
	nReadyArray(5) => forkC_10_nReadyArray_5,
	nReadyArray(6) => forkC_10_nReadyArray_6,
	nReadyArray(7) => forkC_10_nReadyArray_7,
	nReadyArray(8) => forkC_10_nReadyArray_8,
	nReadyArray(9) => forkC_10_nReadyArray_9,
	nReadyArray(10) => forkC_10_nReadyArray_10,
	nReadyArray(11) => forkC_10_nReadyArray_11,
	nReadyArray(12) => forkC_10_nReadyArray_12,
	validArray(0) => forkC_10_validArray_0,
	validArray(1) => forkC_10_validArray_1,
	validArray(2) => forkC_10_validArray_2,
	validArray(3) => forkC_10_validArray_3,
	validArray(4) => forkC_10_validArray_4,
	validArray(5) => forkC_10_validArray_5,
	validArray(6) => forkC_10_validArray_6,
	validArray(7) => forkC_10_validArray_7,
	validArray(8) => forkC_10_validArray_8,
	validArray(9) => forkC_10_validArray_9,
	validArray(10) => forkC_10_validArray_10,
	validArray(11) => forkC_10_validArray_11,
	validArray(12) => forkC_10_validArray_12,
	dataOutArray(0) => forkC_10_dataOutArray_0,
	dataOutArray(1) => forkC_10_dataOutArray_1,
	dataOutArray(2) => forkC_10_dataOutArray_2,
	dataOutArray(3) => forkC_10_dataOutArray_3,
	dataOutArray(4) => forkC_10_dataOutArray_4,
	dataOutArray(5) => forkC_10_dataOutArray_5,
	dataOutArray(6) => forkC_10_dataOutArray_6,
	dataOutArray(7) => forkC_10_dataOutArray_7,
	dataOutArray(8) => forkC_10_dataOutArray_8,
	dataOutArray(9) => forkC_10_dataOutArray_9,
	dataOutArray(10) => forkC_10_dataOutArray_10,
	dataOutArray(11) => forkC_10_dataOutArray_11,
	dataOutArray(12) => forkC_10_dataOutArray_12
);

fork_11: entity work.fork(arch) generic map (1,5,32,32)
port map (
	clk => fork_11_clk,
	rst => fork_11_rst,
	dataInArray(0) => fork_11_dataInArray_0,
	pValidArray(0) => fork_11_pValidArray_0,
	readyArray(0) => fork_11_readyArray_0,
	nReadyArray(0) => fork_11_nReadyArray_0,
	nReadyArray(1) => fork_11_nReadyArray_1,
	nReadyArray(2) => fork_11_nReadyArray_2,
	nReadyArray(3) => fork_11_nReadyArray_3,
	nReadyArray(4) => fork_11_nReadyArray_4,
	validArray(0) => fork_11_validArray_0,
	validArray(1) => fork_11_validArray_1,
	validArray(2) => fork_11_validArray_2,
	validArray(3) => fork_11_validArray_3,
	validArray(4) => fork_11_validArray_4,
	dataOutArray(0) => fork_11_dataOutArray_0,
	dataOutArray(1) => fork_11_dataOutArray_1,
	dataOutArray(2) => fork_11_dataOutArray_2,
	dataOutArray(3) => fork_11_dataOutArray_3,
	dataOutArray(4) => fork_11_dataOutArray_4
);

fork_12: entity work.fork(arch) generic map (1,2,32,32)
port map (
	clk => fork_12_clk,
	rst => fork_12_rst,
	dataInArray(0) => fork_12_dataInArray_0,
	pValidArray(0) => fork_12_pValidArray_0,
	readyArray(0) => fork_12_readyArray_0,
	nReadyArray(0) => fork_12_nReadyArray_0,
	nReadyArray(1) => fork_12_nReadyArray_1,
	validArray(0) => fork_12_validArray_0,
	validArray(1) => fork_12_validArray_1,
	dataOutArray(0) => fork_12_dataOutArray_0,
	dataOutArray(1) => fork_12_dataOutArray_1
);

Buffer_1: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_1_clk,
	rst => Buffer_1_rst,
	dataInArray(0) => Buffer_1_dataInArray_0,
	pValidArray(0) => Buffer_1_pValidArray_0,
	readyArray(0) => Buffer_1_readyArray_0,
	nReadyArray(0) => Buffer_1_nReadyArray_0,
	validArray(0) => Buffer_1_validArray_0,
	dataOutArray(0) => Buffer_1_dataOutArray_0
);

Buffer_2: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_2_clk,
	rst => Buffer_2_rst,
	dataInArray(0) => Buffer_2_dataInArray_0,
	pValidArray(0) => Buffer_2_pValidArray_0,
	readyArray(0) => Buffer_2_readyArray_0,
	nReadyArray(0) => Buffer_2_nReadyArray_0,
	validArray(0) => Buffer_2_validArray_0,
	dataOutArray(0) => Buffer_2_dataOutArray_0
);

Buffer_3: entity work.transpFifo(arch) generic map (1,1,32,32,8)
port map (
	clk => Buffer_3_clk,
	rst => Buffer_3_rst,
	dataInArray(0) => Buffer_3_dataInArray_0,
	pValidArray(0) => Buffer_3_pValidArray_0,
	readyArray(0) => Buffer_3_readyArray_0,
	nReadyArray(0) => Buffer_3_nReadyArray_0,
	validArray(0) => Buffer_3_validArray_0,
	dataOutArray(0) => Buffer_3_dataOutArray_0
);

Buffer_4: entity work.transpFifo(arch) generic map (1,1,32,32,8)
port map (
	clk => Buffer_4_clk,
	rst => Buffer_4_rst,
	dataInArray(0) => Buffer_4_dataInArray_0,
	pValidArray(0) => Buffer_4_pValidArray_0,
	readyArray(0) => Buffer_4_readyArray_0,
	nReadyArray(0) => Buffer_4_nReadyArray_0,
	validArray(0) => Buffer_4_validArray_0,
	dataOutArray(0) => Buffer_4_dataOutArray_0
);

Buffer_5: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_5_clk,
	rst => Buffer_5_rst,
	dataInArray(0) => Buffer_5_dataInArray_0,
	pValidArray(0) => Buffer_5_pValidArray_0,
	readyArray(0) => Buffer_5_readyArray_0,
	nReadyArray(0) => Buffer_5_nReadyArray_0,
	validArray(0) => Buffer_5_validArray_0,
	dataOutArray(0) => Buffer_5_dataOutArray_0
);

Buffer_6: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_6_clk,
	rst => Buffer_6_rst,
	dataInArray(0) => Buffer_6_dataInArray_0,
	pValidArray(0) => Buffer_6_pValidArray_0,
	readyArray(0) => Buffer_6_readyArray_0,
	nReadyArray(0) => Buffer_6_nReadyArray_0,
	validArray(0) => Buffer_6_validArray_0,
	dataOutArray(0) => Buffer_6_dataOutArray_0
);

Buffer_7: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_7_clk,
	rst => Buffer_7_rst,
	dataInArray(0) => Buffer_7_dataInArray_0,
	pValidArray(0) => Buffer_7_pValidArray_0,
	readyArray(0) => Buffer_7_readyArray_0,
	nReadyArray(0) => Buffer_7_nReadyArray_0,
	validArray(0) => Buffer_7_validArray_0,
	dataOutArray(0) => Buffer_7_dataOutArray_0
);

Buffer_8: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_8_clk,
	rst => Buffer_8_rst,
	dataInArray(0) => Buffer_8_dataInArray_0,
	pValidArray(0) => Buffer_8_pValidArray_0,
	readyArray(0) => Buffer_8_readyArray_0,
	nReadyArray(0) => Buffer_8_nReadyArray_0,
	validArray(0) => Buffer_8_validArray_0,
	dataOutArray(0) => Buffer_8_dataOutArray_0
);

Buffer_9: entity work.transpFifo(arch) generic map (1,1,32,32,8)
port map (
	clk => Buffer_9_clk,
	rst => Buffer_9_rst,
	dataInArray(0) => Buffer_9_dataInArray_0,
	pValidArray(0) => Buffer_9_pValidArray_0,
	readyArray(0) => Buffer_9_readyArray_0,
	nReadyArray(0) => Buffer_9_nReadyArray_0,
	validArray(0) => Buffer_9_validArray_0,
	dataOutArray(0) => Buffer_9_dataOutArray_0
);

Buffer_10: entity work.transpFifo(arch) generic map (1,1,32,32,7)
port map (
	clk => Buffer_10_clk,
	rst => Buffer_10_rst,
	dataInArray(0) => Buffer_10_dataInArray_0,
	pValidArray(0) => Buffer_10_pValidArray_0,
	readyArray(0) => Buffer_10_readyArray_0,
	nReadyArray(0) => Buffer_10_nReadyArray_0,
	validArray(0) => Buffer_10_validArray_0,
	dataOutArray(0) => Buffer_10_dataOutArray_0
);

Buffer_11: entity work.transpFifo(arch) generic map (1,1,1,1,7)
port map (
	clk => Buffer_11_clk,
	rst => Buffer_11_rst,
	dataInArray(0) => Buffer_11_dataInArray_0,
	pValidArray(0) => Buffer_11_pValidArray_0,
	readyArray(0) => Buffer_11_readyArray_0,
	nReadyArray(0) => Buffer_11_nReadyArray_0,
	validArray(0) => Buffer_11_validArray_0,
	dataOutArray(0) => Buffer_11_dataOutArray_0
);

Buffer_12: entity work.transpFifo(arch) generic map (1,1,1,1,7)
port map (
	clk => Buffer_12_clk,
	rst => Buffer_12_rst,
	dataInArray(0) => Buffer_12_dataInArray_0,
	pValidArray(0) => Buffer_12_pValidArray_0,
	readyArray(0) => Buffer_12_readyArray_0,
	nReadyArray(0) => Buffer_12_nReadyArray_0,
	validArray(0) => Buffer_12_validArray_0,
	dataOutArray(0) => Buffer_12_dataOutArray_0
);

Buffer_13: entity work.transpFifo(arch) generic map (1,1,1,1,7)
port map (
	clk => Buffer_13_clk,
	rst => Buffer_13_rst,
	dataInArray(0) => Buffer_13_dataInArray_0,
	pValidArray(0) => Buffer_13_pValidArray_0,
	readyArray(0) => Buffer_13_readyArray_0,
	nReadyArray(0) => Buffer_13_nReadyArray_0,
	validArray(0) => Buffer_13_validArray_0,
	dataOutArray(0) => Buffer_13_dataOutArray_0
);

Buffer_14: entity work.transpFifo(arch) generic map (1,1,1,1,8)
port map (
	clk => Buffer_14_clk,
	rst => Buffer_14_rst,
	dataInArray(0) => Buffer_14_dataInArray_0,
	pValidArray(0) => Buffer_14_pValidArray_0,
	readyArray(0) => Buffer_14_readyArray_0,
	nReadyArray(0) => Buffer_14_nReadyArray_0,
	validArray(0) => Buffer_14_validArray_0,
	dataOutArray(0) => Buffer_14_dataOutArray_0
);

Buffer_15: entity work.transpFifo(arch) generic map (1,1,32,32,8)
port map (
	clk => Buffer_15_clk,
	rst => Buffer_15_rst,
	dataInArray(0) => Buffer_15_dataInArray_0,
	pValidArray(0) => Buffer_15_pValidArray_0,
	readyArray(0) => Buffer_15_readyArray_0,
	nReadyArray(0) => Buffer_15_nReadyArray_0,
	validArray(0) => Buffer_15_validArray_0,
	dataOutArray(0) => Buffer_15_dataOutArray_0
);

Buffer_16: entity work.transpFifo(arch) generic map (1,1,32,32,7)
port map (
	clk => Buffer_16_clk,
	rst => Buffer_16_rst,
	dataInArray(0) => Buffer_16_dataInArray_0,
	pValidArray(0) => Buffer_16_pValidArray_0,
	readyArray(0) => Buffer_16_readyArray_0,
	nReadyArray(0) => Buffer_16_nReadyArray_0,
	validArray(0) => Buffer_16_validArray_0,
	dataOutArray(0) => Buffer_16_dataOutArray_0
);

ret_0: entity work.ret_op(arch) generic map (1,1,32,32)
port map (
	clk => ret_0_clk,
	rst => ret_0_rst,
	dataInArray(0) => ret_0_dataInArray_0,
	pValidArray(0) => ret_0_pValidArray_0,
	readyArray(0) => ret_0_readyArray_0,
	nReadyArray(0) => ret_0_nReadyArray_0,
	validArray(0) => ret_0_validArray_0,
	dataOutArray(0) => ret_0_dataOutArray_0
);

c_LSQ_A:LSQ_A
port map (
	clock => LSQ_A_clk,
	reset => LSQ_A_rst,
	io_memIsReadyForLoads => LSQ_A_load_ready,
	io_memIsReadyForStores => LSQ_A_store_ready,
	io_storeDataOut => LSQ_A_dout0,
	io_storeAddrOut => LSQ_A_address0,
	io_storeEnable => LSQ_A_we0_ce0,
	io_loadDataIn => LSQ_A_din1,
	io_loadAddrOut => LSQ_A_address1,
	io_loadEnable => LSQ_A_ce1,
	io_bbReadyToPrevs_0 => LSQ_A_readyArray_0,
	io_bbpValids_0 => LSQ_A_pValidArray_0,
	io_rdPortsPrev_0_ready => LSQ_A_readyArray_1,
	io_rdPortsPrev_1_ready => LSQ_A_readyArray_2,
	io_rdPortsPrev_0_valid => LSQ_A_pValidArray_1,
	io_rdPortsPrev_1_valid => LSQ_A_pValidArray_2,
	io_rdPortsPrev_0_bits => LSQ_A_dataInArray_1,
	io_rdPortsPrev_1_bits => LSQ_A_dataInArray_2,
	io_wrAddrPorts_0_ready => LSQ_A_readyArray_3,
	io_wrAddrPorts_1_ready => LSQ_A_readyArray_5,
	io_wrAddrPorts_0_valid => LSQ_A_pValidArray_3,
	io_wrAddrPorts_1_valid => LSQ_A_pValidArray_5,
	io_wrAddrPorts_0_bits => LSQ_A_dataInArray_3,
	io_wrAddrPorts_1_bits => LSQ_A_dataInArray_5,
	io_wrDataPorts_0_ready => LSQ_A_readyArray_4,
	io_wrDataPorts_1_ready => LSQ_A_readyArray_6,
	io_wrDataPorts_0_valid => LSQ_A_pValidArray_4,
	io_wrDataPorts_1_valid => LSQ_A_pValidArray_6,
	io_wrDataPorts_0_bits => LSQ_A_dataInArray_4,
	io_wrDataPorts_1_bits => LSQ_A_dataInArray_6,
	io_rdPortsNext_0_ready => LSQ_A_nReadyArray_0,
	io_rdPortsNext_1_ready => LSQ_A_nReadyArray_1,
	io_rdPortsNext_0_valid => LSQ_A_validArray_0,
	io_rdPortsNext_1_valid => LSQ_A_validArray_1,
	io_rdPortsNext_0_bits => LSQ_A_dataOutArray_0,
	io_rdPortsNext_1_bits => LSQ_A_dataOutArray_1,
	io_Empty_Valid => LSQ_A_validArray_2

);

MC_M: entity work.MemCont(arch) generic map (32,32,1,4,1)
port map (
	clk => MC_M_clk,
	rst => MC_M_rst,
	io_storeDataOut => M_dout0,
	io_storeAddrOut => M_address0,
	io_storeEnable => MC_M_we0_ce0,
	io_loadDataIn => M_din1,
	io_loadAddrOut => M_address1,
	io_loadEnable => M_ce1,
	io_bbReadyToPrevs(0) => MC_M_readyArray_4,
	io_bbpValids(0) => '0',
	io_bb_stCountArray(0) => x"00000000",
	io_rdPortsPrev_ready(0) => MC_M_readyArray_0,
	io_rdPortsPrev_ready(1) => MC_M_readyArray_1,
	io_rdPortsPrev_ready(2) => MC_M_readyArray_2,
	io_rdPortsPrev_ready(3) => MC_M_readyArray_3,
	io_rdPortsPrev_valid(0) => MC_M_pValidArray_0,
	io_rdPortsPrev_valid(1) => MC_M_pValidArray_1,
	io_rdPortsPrev_valid(2) => MC_M_pValidArray_2,
	io_rdPortsPrev_valid(3) => MC_M_pValidArray_3,
	io_rdPortsPrev_bits(0) => MC_M_dataInArray_0,
	io_rdPortsPrev_bits(1) => MC_M_dataInArray_1,
	io_rdPortsPrev_bits(2) => MC_M_dataInArray_2,
	io_rdPortsPrev_bits(3) => MC_M_dataInArray_3,
	io_wrAddrPorts_ready(0) => MC_M_readyArray_5,
	io_wrAddrPorts_valid(0) => MC_M_pValidArray_5,
	io_wrAddrPorts_bits(0) => MC_M_dataInArray_5,
	io_wrDataPorts_ready(0) => MC_M_readyArray_6,
	io_wrDataPorts_valid(0) => MC_M_pValidArray_6,
	io_wrDataPorts_bits(0) => MC_M_dataInArray_6,
	io_rdPortsNext_ready(0) => MC_M_nReadyArray_0,
	io_rdPortsNext_ready(1) => MC_M_nReadyArray_1,
	io_rdPortsNext_ready(2) => MC_M_nReadyArray_2,
	io_rdPortsNext_ready(3) => MC_M_nReadyArray_3,
	io_rdPortsNext_valid(0) => MC_M_validArray_0,
	io_rdPortsNext_valid(1) => MC_M_validArray_1,
	io_rdPortsNext_valid(2) => MC_M_validArray_2,
	io_rdPortsNext_valid(3) => MC_M_validArray_3,
	io_rdPortsNext_bits(0) => MC_M_dataOutArray_0,
	io_rdPortsNext_bits(1) => MC_M_dataOutArray_1,
	io_rdPortsNext_bits(2) => MC_M_dataOutArray_2,
	io_rdPortsNext_bits(3) => MC_M_dataOutArray_3,
	io_Empty_Valid => MC_M_validArray_4,
	io_Empty_Ready => MC_M_nReadyArray_4

);

sink_1: entity work.sink(arch) generic map (1,0,32,32)
port map (
	clk => sink_1_clk,
	rst => sink_1_rst,
	dataInArray(0) => sink_1_dataInArray_0,
	pValidArray(0) => sink_1_pValidArray_0,
	readyArray(0) => sink_1_readyArray_0
);

sink_2: entity work.sink(arch) generic map (1,0,32,32)
port map (
	clk => sink_2_clk,
	rst => sink_2_rst,
	dataInArray(0) => sink_2_dataInArray_0,
	pValidArray(0) => sink_2_pValidArray_0,
	readyArray(0) => sink_2_readyArray_0
);

sink_3: entity work.sink(arch) generic map (1,0,32,32)
port map (
	clk => sink_3_clk,
	rst => sink_3_rst,
	dataInArray(0) => sink_3_dataInArray_0,
	pValidArray(0) => sink_3_pValidArray_0,
	readyArray(0) => sink_3_readyArray_0
);

sink_4: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_4_clk,
	rst => sink_4_rst,
	dataInArray(0) => sink_4_dataInArray_0,
	pValidArray(0) => sink_4_pValidArray_0,
	readyArray(0) => sink_4_readyArray_0
);

end_0: entity work.end_node(arch) generic map (1,2,1,32,32)
port map (
	clk => end_0_clk,
	rst => end_0_rst,
	dataInArray(0) => end_0_dataInArray_2,
	eValidArray(0) => end_0_pValidArray_0,
	eValidArray(1) => end_0_pValidArray_1,
	pValidArray(0) => end_0_pValidArray_2,
	eReadyArray(0) => end_0_readyArray_0,
	eReadyArray(1) => end_0_readyArray_1,
	readyArray(0) => end_0_readyArray_2,
	dataOutArray(0) => end_0_dataOutArray_0,
	validArray(0) => end_0_validArray_0,
	nReadyArray(0) => end_0_nReadyArray_0
);

end behavioral; 
