// Seed: 332463127
module module_0 (
    input wand id_0,
    output wire id_1,
    input supply0 id_2,
    output wire id_3,
    input supply1 id_4,
    output supply1 id_5,
    input uwire id_6,
    output tri1 id_7,
    input tri0 id_8,
    input wor id_9,
    output supply1 id_10,
    input wire id_11,
    input wor id_12,
    input wor id_13,
    input wire id_14,
    output tri id_15,
    input uwire id_16,
    input wor id_17,
    output wire id_18,
    output uwire id_19
);
  tri  id_21 = id_13;
  wire id_22;
  wire id_23;
  wire id_24;
  assign module_1.id_11 = 0;
endmodule
module module_1 (
    output uwire id_0,
    output wand id_1,
    output wand id_2,
    output tri0 id_3,
    output logic id_4,
    input supply1 id_5,
    output wand id_6,
    input wand id_7,
    output tri id_8,
    input tri0 id_9,
    output wire id_10,
    input wor id_11,
    input wor id_12
    , id_15,
    output tri1 id_13
);
  wire id_16;
  always @(id_12) id_4 <= 1'b0;
  module_0 modCall_1 (
      id_9,
      id_10,
      id_5,
      id_10,
      id_5,
      id_3,
      id_11,
      id_6,
      id_12,
      id_11,
      id_3,
      id_11,
      id_9,
      id_11,
      id_9,
      id_1,
      id_12,
      id_12,
      id_8,
      id_1
  );
endmodule
